Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Feb 25 16:20:47 2023
| Host         : LAPTOP-7PHG5772 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cm3_core_wrapper_control_sets_placed.rpt
| Design       : cm3_core_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   443 |
| Unused register locations in slices containing registers |  1553 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           63 |
|      2 |           49 |
|      3 |           47 |
|      4 |           43 |
|      5 |           25 |
|      6 |           33 |
|      7 |           15 |
|      8 |           58 |
|      9 |            4 |
|     10 |            3 |
|     11 |            1 |
|     12 |            8 |
|     13 |            4 |
|     14 |            1 |
|     15 |            5 |
|    16+ |           84 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             114 |           32 |
| No           | No                    | Yes                    |             261 |          171 |
| No           | Yes                   | No                     |             131 |           47 |
| Yes          | No                    | No                     |            1771 |          841 |
| Yes          | No                    | Yes                    |            1642 |          752 |
| Yes          | Yes                   | No                     |             176 |           53 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|   Clock Signal   |                                                                        Enable Signal                                                                        |                                                                     Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count |
+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ReadXfer_reg_0                                                                               | cm3_core_i/proc_sys_reset_0/U0/mb_reset                                                                                                                 |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/fsr_min_reg[12][1]                                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[1]_3                                               | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/poreset_n_qq_reg                                                  |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we                                  | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fault_lsu_bus_we                               | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_21[0]                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                                             |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/p_28_in                                                       | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_ppb_ahb_to_apb/poreset_n_qq_reg                                                    |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_reg_addr_reg[2]_5                                         | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                                             |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/ahb_en                                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                                             |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_ex_br_det_ex_reg[0][0]                       | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                                             |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/p_1_in88_in                                                   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_word_1_we                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                                             |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/p_1_in88_in                                                   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                                             |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_word_1_we                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[2]_0                                               | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_30[0]                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_8                                             |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_6[0]                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_8                                             |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_rf_de_2_ex_en                                  | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                                             |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[0]_3                                               | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/poreset_n_qq_reg                                                  |                1 |              1 |
|  CLK_IBUF_BUFG   |                                                                                                                                                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_sysresetreq_i_3_n_0                                       |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/p_1_in88_in                                                   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                                             |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_reg_addr_reg[2]_2                                         | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                                             |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/fault_detected_we                                                   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                                             |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/fsr_min_reg[12][1]                                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                                             |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/fault_detected_we                                                   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_reg_addr_reg[2]_2                                         | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                                             |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rst_pc_valid_ex_reg[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |                1 |              1 |
|  CLK_IBUF_BUFG   |                                                                                                                                                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_5                                             |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/E[0]                                                                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg                                   |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/q_reg_2[0]                                                                       | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_ppb_ahb_to_apb/poreset_n_qq_reg                                                    |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/q_reg_2[0]                                                                       | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/poreset_n_qq_reg                                                  |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/fsr_min_reg[12][3]                                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_reg_addr_reg[2]_2                                         | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_sysresetreq_i_3_n_0                                       |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_htrans/req_trans_pulse                                | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg                                   |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/fsr_min_reg[12][3]                                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                                             |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_14[0]                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_7                                             |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_9[0]                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_8                                             |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___77_n_0                                                                         | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___77_n_0                                                                         | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                                             |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_2[0]                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_8                                             |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/E[0]                                                                | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_4                                             |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex[4]_i_3[0]                                                 | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                                             |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex[4]_i_3[0]                                                 | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_5[0]                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_8                                             |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu_ahbintf/str_stat_we                                                  | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                                             |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_18[0]                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_7                                             |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/slp_normal_en                                                      | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                                             |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu_ctl/lsu_op_de                                                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                                             |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/chk_unalgn_we                                  | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                                             |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_10[0]                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_8                                             |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_25[0]                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                                             |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_16[0]                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_7                                             |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/fsr_min_reg[12][3]                                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[3]_3[1]                                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_decode_dcore/E[0]                                                 | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/poreset_n_qq_reg                                                  |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_htrans/req_trans_pulse                                | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_ppb_ahb_to_apb/poreset_n_qq_reg                                                    |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/E[0]                                                   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/fsr_min_reg[12][0]                                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                        |                                                                                                                                                         |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/access_we                                              | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_ppb_ahb_to_apb/poreset_n_qq_reg                                                    |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                           |                                                                                                                                                         |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/fsr_min_reg[12][1]                                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_sysresetreq_i_3_n_0                                       |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/data_valid_we                                          | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                                             |                1 |              1 |
|  SWCLK_IBUF_BUFG |                                                                                                                                                             | cm3_core_i/proc_sys_reset_0/U0/mb_reset                                                                                                                 |                1 |              2 |
|  SWCLK_IBUF_BUFG | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/AcStateEn                                                                   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg                                                        |                1 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_reg_addr_reg[4]_2                                         | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                1 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/fsr_min_reg[12][2]                                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                                             |                1 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_word_2_we                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                                             |                1 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/svc_stall_we                                                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                                             |                1 |              2 |
|  SWCLK_IBUF_BUFG | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddrEn                                                                   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg                                                        |                1 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[3]_3[0]                                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                2 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[2]_0                                               | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                                             |                1 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_input_sel_we                                   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_4                                             |                2 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[3]_3[0]                                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |                1 |              2 |
|  CLK_IBUF_BUFG   |                                                                                                                                                             | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N     |                1 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/int_exit_err_we                                                     | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                                             |                1 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_decode_dcore/E[0]                                                 | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_ppb_ahb_to_apb/poreset_n_qq_reg                                                    |                2 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/fault_fetch_we                                                      | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                                             |                1 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_sequential_APBcurr[1]_i_1_n_0                                                | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg                                   |                1 |              2 |
|  CLK_IBUF_BUFG   |                                                                                                                                                             | cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                        |                1 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_valid_ex_reg_0[0]                    | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                                             |                1 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_mla_track_we                                   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                                             |                1 |              2 |
|  CLK_IBUF_BUFG   |                                                                                                                                                             | cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[1]_i_1__0_n_0                                                    |                2 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[3]_3[2]                                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                                             |                1 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/slp_normal_en                                                      | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                2 |              2 |
|  CLK_IBUF_BUFG   |                                                                                                                                                             | cm3_core_i/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg[1]_i_1_n_0                                                                                      |                2 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/instr_reg_we                                                                       | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_ppb_ahb_to_apb/poreset_n_qq_reg                                                    |                1 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/chk_unalgn_we                                  | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |                1 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/m_valid_i_reg                                                                                | cm3_core_i/proc_sys_reset_0/U0/mb_reset                                                                                                                 |                1 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                 | cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                1 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/fsr_min_reg[12][3]                                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                                             |                2 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_reg_addr_reg[4]_2                                         | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                                             |                1 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_write_i_1_n_0                                  |                                                                                                                                                         |                2 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/opt_demc_trcena_reg_rep__0[0]                      | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |                1 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_size_bb[1]_i_1_n_0                             |                                                                                                                                                         |                2 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[1]_3                                               | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg                                   |                1 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/fsr_min_reg[12][0]                                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                                             |                2 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/int_invoke_reg                                     | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                                             |                1 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_select_oh_reg[6]_2[0]                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_8                                             |                2 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_select_oh_reg[1]_1[0]                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                                             |                1 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                 | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/p_107_in                                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                                             |                2 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/ialu_mcyc_state_ex_reg[2]_0[0]                     | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_4                                             |                1 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                               | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                1 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___277[0]                                         | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                                             |                2 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_ex_br_det_ex_reg[0][0]                       | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                                             |                1 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_haddr_reg_we                                       | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_ppb_ahb_to_apb/poreset_n_qq_reg                                                    |                1 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/lsu_flag_wr_ex                                                     | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                                             |                1 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_lsu_ctl_ex_reg[6]_0[0]                       | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                                             |                1 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_4[0]                 | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/buffered_write_reg[1]_0[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                                             |                1 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_reg_addr_reg[2]_5                                         | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |                1 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_12[0]                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                                             |                2 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/ctl_reg_en                                       | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_5                                             |                2 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/instr_reg_we                                                                       |                                                                                                                                                         |                2 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel                                                                                          | cm3_core_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                          |                1 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                              | cm3_core_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                     |                1 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/p_28_in                                                       | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg                                   |                1 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_ppb_decoder/ppb_hready                                                                 | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_ppb_ahb_to_apb/poreset_n_qq_reg                                                    |                3 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___277[0]                                         | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                                             |                2 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_ppb_ahb_to_apb/apb_reg_we                                                              | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_ppb_ahb_to_apb/poreset_n_qq_reg                                                    |                1 |              3 |
|  CLK_IBUF_BUFG   |                                                                                                                                                             | cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1_n_0                                                       |                1 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_nxt_lvl_reg[0][0]                                              | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                2 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex[4]_i_3[0]                                                 | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_4                                             |                2 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/lsu_flag_wr_ex                                                     | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                                             |                1 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_input_sel_we                                   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |                2 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_decode_dcore/input_port_data_reg[0][0]                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                1 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/E[0]                                         | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                                             |                2 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_reg_addr_reg[4]_4[0]                                      | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                1 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_valid_ex_reg_0[0]                    | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |                1 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_reg_addr_reg[4]_5[0]                                      | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                                             |                1 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[3]_3[1]                                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                                             |                1 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_reg_addr_reg[10]_1[0]                                     | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                1 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_reg_addr_reg[4]_3[0]                                      | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                1 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_reg_addr_reg[4]_1[0]                                      | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                                             |                1 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/airc_we                                                       | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                                             |                1 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_en[0]                                  | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_8                                             |                2 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_select_oh_reg[4]_3[0]                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_7                                             |                1 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_select_oh_reg[6]_3[0]                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_7                                             |                1 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_select_oh_reg[7]_3[0]                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_8                                             |                1 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_select_oh_reg[1]_2[0]                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_5                                             |                1 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_reg_addr_reg[2]_3[0]                                      | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                1 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_select_oh_reg[2]_3[0]                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_5                                             |                3 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_select_oh_reg[3]_3[0]                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_7                                             |                2 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_select_oh_reg[5]_3[0]                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_7                                             |                1 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_htrans/req_trans_pulse                                | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/poreset_n_qq_reg                                                  |                2 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_reg_addr_reg[5]_0[0]                                      | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                                             |                2 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/input_port_data_reg[1][0]                                     | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                                             |                2 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/div_srt_ctl_we                                     | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                                             |                1 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/fsr_min_reg[12][3]                                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_4                                             |                1 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu_ahbintf/str_stat_we                                                  | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |                2 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_reg_addr_reg[2]_1[0]                                      | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                1 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu_ctl/lsu_op_de                                                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |                3 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_msr_ctl_ex_reg[2]_1[0]                                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |                2 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[0]                                                          | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                                             |                1 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/fe_buf_wr_ptr_reg[0][0]                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_4                                             |                1 |              3 |
|  SWCLK_IBUF_BUFG | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSelEn                                                                  | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg                                                        |                1 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_12[0]                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_7                                             |                2 |              3 |
|  SWCLK_IBUF_BUFG | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DapDir_i_1_n_0                                                              | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg                                                        |                1 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_rf_de_2_ex_en                                  | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                                             |                1 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/FSM_sequential_state[3]_i_1_n_0                | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_9                                             |                2 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_habort/q_reg_0[0]                                     | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_ppb_ahb_to_apb/poreset_n_qq_reg                                                    |                3 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                         |                                                                                                                                                         |                2 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_19[0]                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                                             |                2 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[0]_3                                               | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg                                   |                1 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[3]_3[1]                                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |                2 |              4 |
|  SWCLK_IBUF_BUFG | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WireCtrlEn                                                                  | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg                                                        |                2 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_27[0]                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                                             |                1 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_23[0]                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                                             |                2 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[17]                                                       |                                                                                                                                                         |                3 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[14]                                                       |                                                                                                                                                         |                2 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_select_oh_reg[7]_0[0]                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                                             |                2 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_select_oh_reg[7]_0[0]                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_8                                             |                2 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[11]                                                       |                                                                                                                                                         |                1 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_en[3]                                  | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_8                                             |                2 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/ialu_mcyc_state_ex_reg[3][0]               | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                                             |                2 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[3]_3[0]                                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                                             |                3 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_select_oh_reg[5]_2[0]                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_7                                             |                3 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_select_oh_reg[5]_2[0]                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_8                                             |                2 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/E[0]                                                   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                                             |                1 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_5                    |                                                                                                                                                         |                1 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_state_we                                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                2 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_7[0]                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                                             |                2 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsm_ici_remaining_ex[3]_i_1_n_0                    |                                                                                                                                                         |                2 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_3     |                                                                                                                                                         |                2 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/lsu_flag_wr_ex                                                     | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                                             |                2 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/state_reg[3][0]                                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |                3 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_31[0]                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                                             |                1 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_3[0]                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                                             |                1 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_15[0]                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                                             |                1 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/E[0]                                                                | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                                             |                3 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_en[3]                                  | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                                             |                1 |              4 |
|  CLK_IBUF_BUFG   |                                                                                                                                                             | cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                       |                1 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/q_reg_2[0]                                                                       | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg                                   |                3 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_i_1_n_0                                                                            | cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                2 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                      | cm3_core_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                     |                1 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu_ctl/nxt_instr_lsu_ctl_ex[5]                                          |                                                                                                                                                         |                1 |              4 |
|  CLK_IBUF_BUFG   |                                                                                                                                                             | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[8]                                                        |                                                                                                                                                         |                1 |              4 |
|  CLK_IBUF_BUFG   |                                                                                                                                                             | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_0                       |                2 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_habort/q_reg_0[0]                                     | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg                                   |                2 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_11[0]                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                                             |                1 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_18[0]                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                                             |                1 |              5 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_2[0]                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                                             |                2 |              5 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/fsr_min_reg[12][0]                                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                3 |              5 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/fsr_min_reg[12][1]                                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                4 |              5 |
|  SWCLK_IBUF_BUFG | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerCntEn                                                                    | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg                                                        |                1 |              5 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_5                    | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_1                |                3 |              5 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0           | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                             | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_nxt_isr_we                                                     | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                                             |                1 |              5 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                          | cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_1_out                                                                           |                1 |              5 |
|  CLK_IBUF_BUFG   |                                                                                                                                                             | cm3_core_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                          |                1 |              5 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/opt_demc_trcena_reg_rep[0]                             |                                                                                                                                                         |                2 |              5 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_valid_ex_reg_0[0]                    | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_4                                             |                2 |              5 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/slv_state_enable                                       | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg                                   |                3 |              5 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/FSM_sequential_state_reg[3]_2[0]               | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                                             |                4 |              5 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/int_invoke_reg                                     | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_9                                             |                2 |              5 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsu_exit_valid_ex_reg_1[0]                         | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_4                                             |                3 |              5 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[15]                                                       | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/poreset_n_qq_reg                                                  |                2 |              5 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[18]                                                       | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/poreset_n_qq_reg                                                  |                2 |              5 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_3     | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                3 |              5 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_6[0]                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                                             |                3 |              5 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_30[0]                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                                             |                1 |              5 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_14[0]                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                                             |                2 |              5 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_16[0]                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                                             |                3 |              5 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_10[0]                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                                             |                1 |              5 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_22[0]                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                                             |                2 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/hreadyoutd_err_reg_0[0]                                |                                                                                                                                                         |                4 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[3]_3[2]                                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |                3 |              6 |
|  SWCLK_IBUF_BUFG | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountEn                                                                | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg                                                        |                2 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_select_oh_reg[1]_1[0]                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_5                                             |                3 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[9]                                                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/poreset_n_qq_reg                                                  |                2 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_26[0]                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                                             |                3 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_28[0]                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_8                                             |                3 |              6 |
|  CLK_IBUF_BUFG   |                                                                                                                                                             | cm3_core_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                2 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_20[0]                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_5                                             |                3 |              6 |
|  CLK_IBUF_BUFG   |                                                                                                                                                             | cm3_core_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                2 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/state_reg[3][0]                                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_9                                             |                2 |              6 |
|  CLK_IBUF_BUFG   |                                                                                                                                                             | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_0[0]                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_8                                             |                3 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_ppb_ahb_to_apb/apb_pwrite_reg_0[0]                                                     | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_ppb_ahb_to_apb/poreset_n_qq_reg                                                    |                3 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                               | cm3_core_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_24[0]                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_5                                             |                6 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/E[0]                                                                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/poreset_n_qq_reg                                                  |                2 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_8[0]                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_7                                             |                3 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_4[0]                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_7                                             |                5 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu_ctl/lsu_op_de                                                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_9                                             |                4 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[5]_0[0]                                  | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_9                                             |                6 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_select_oh_reg[6]_2[0]                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_7                                             |                3 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsu_exit_valid_ex_reg_0[0]                         | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |                2 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/it_skid_ex_reg[0][0]                               | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_9                                             |                2 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_we                                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_9                                             |                5 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/p_107_in                                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |                4 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/int_invoke_reg                                     | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |                5 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_hprot1_reg_reg_0[0]                                | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/poreset_n_qq_reg                                                  |                4 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/dbg_halted_reg_0[0]                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_4                                             |                3 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/fsr_min_reg[12][2]                                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                2 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/clz_res_reg_we                                     |                                                                                                                                                         |                3 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/E[0]                                               | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                                             |                2 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_25[0]                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_5                                             |                2 |              7 |
|  CLK_IBUF_BUFG   |                                                                                                                                                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_4                                             |                4 |              7 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___277[0]                                         | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_4                                             |                4 |              7 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_9[0]                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_7                                             |                3 |              7 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we                                  | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                                             |                2 |              7 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/access_we                                              | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/poreset_n_qq_reg                                                  |                2 |              7 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fault_lsu_bus_we                               | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                                             |                4 |              7 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_5[0]                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_7                                             |                3 |              7 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/input_port_data_reg[1][0]                                     | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                6 |              7 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_br_dec/instr_ex_br_imm_we                                                | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_4                                             |                2 |              7 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/data_valid_we                                          | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |                4 |              7 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/input_port_data_reg[1]_13[0]                     | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                                             |                3 |              7 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_ppb_decoder/ppb_sel_data_we                                                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_ppb_ahb_to_apb/poreset_n_qq_reg                                                    |                2 |              7 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_21[0]                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_5                                             |                2 |              7 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                         | cm3_core_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                    |                2 |              7 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_select_oh_reg[2]_1[0]                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                                             |                4 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/input_port_data_reg[1]_8[0]                      | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_5                                             |                3 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                    | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_trans_state_we                                      | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |                3 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_select_oh_reg[7]_2[0]                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_8                                             |                3 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_select_oh_reg[2]_2[0]                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_5                                             |                3 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_select_oh_reg[3]_2[0]                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_7                                             |                4 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_select_oh_reg[6]_0[0]                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_8                                             |                3 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_select_oh_reg[4]_2[0]                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_7                                             |                2 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_select_oh_reg[5]_1[0]                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_8                                             |                2 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_select_oh_reg[4]_1[0]                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_7                                             |                3 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/masked_write_buff_we[3]                                |                                                                                                                                                         |                8 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[3]_4[1]                                            |                                                                                                                                                         |                6 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_select_oh_reg[6]_1[0]                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_8                                             |                5 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[3]_4[0]                                            |                                                                                                                                                         |                5 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/masked_write_buff_we[0]                                |                                                                                                                                                         |                6 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_select_oh_reg[1]_0[0]                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                                             |                3 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_select_oh_reg[3]_1[0]                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_7                                             |                2 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/masked_write_buff_we[1]                                |                                                                                                                                                         |                8 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_select_oh_reg[2]_0[0]                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                                             |                4 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_select_oh_reg[7]_1[0]                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_8                                             |                3 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_en[1]                                  | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_8                                             |                2 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_select_oh_reg[4]_0[0]                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_7                                             |                4 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_select_oh_reg[5]_0[0]                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_8                                             |                3 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                           |                                                                                                                                                         |                1 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                                 | cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                1 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_select_oh_reg[3]_0[0]                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_7                                             |                3 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/stick_reload_en[0]                                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                                             |                3 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/stick_reload_en[2]                                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                                             |                4 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/stick_reload_en[1]                                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                4 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/masked_write_buff_we[2]                                |                                                                                                                                                         |                7 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[3]_4[3]                                            |                                                                                                                                                         |                3 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/shared_rwdata1_we                                      |                                                                                                                                                         |                4 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[3]_4[2]                                            |                                                                                                                                                         |                6 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_data_reg018_out                                                                                      |                                                                                                                                                         |                6 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_data_reg022_out                                                                                      |                                                                                                                                                         |                7 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/shared_rwdata2_we                                      |                                                                                                                                                         |                5 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/it_reg_ex_reg[3][0]                                | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                                             |                4 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_data_reg020_out                                                                                      |                                                                                                                                                         |                7 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_data_reg0                                                                                            |                                                                                                                                                         |                6 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_dtcm/buf_data_reg022_out                                                                                      |                                                                                                                                                         |                4 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_en[2]                                  | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_8                                             |                5 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_13[0]                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_7                                             |                2 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/shared_rwdata0_we                                      |                                                                                                                                                         |                5 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/shared_rwdata3_we                                      |                                                                                                                                                         |                5 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_reg_addr_reg[2]_10[0]                                     | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                                             |                2 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_dtcm/buf_data_reg0                                                                                            |                                                                                                                                                         |                2 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/E[0]                                                                | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |                4 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_dtcm/buf_data_reg018_out                                                                                      |                                                                                                                                                         |                4 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_dappwrup/DAPCLKEN                                                                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg                                   |                3 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_1[0]                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_8                                             |                4 |              8 |
|  CLK_IBUF_BUFG   |                                                                                                                                                             | cm3_core_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                     |                3 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_29[0]                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_8                                             |                3 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_we                                  | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                                             |                2 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_dtcm/buf_data_reg020_out                                                                                      |                                                                                                                                                         |                5 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/E[0]                                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                                             |                3 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/haddr_reg_reg[5]_17[0]                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_7                                             |                2 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/fifo_Write_reg                               |                                                                                                                                                         |                1 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_wr_isr_reg[0]                                  | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                                             |                2 |              9 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                               | cm3_core_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                     |                2 |              9 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/ahb_en                                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_5                                             |                3 |              9 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                   | cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                2 |              9 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/input_port_data_reg[1]_13[0]                     | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |                3 |             10 |
|  SWCLK_IBUF_BUFG | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn                                                                  | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg                                                        |                4 |             10 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                                             |                6 |             10 |
|  CLK_IBUF_BUFG   |                                                                                                                                                             | cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                3 |             11 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/FSM_sequential_state_reg[3]_2[0]               | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_4                                             |               11 |             12 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_we                                         |                                                                                                                                                         |                3 |             12 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[12]                                                       | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/poreset_n_qq_reg                                                  |                9 |             12 |
|  SWCLK_IBUF_BUFG | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn                                                                 | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg                                                        |                5 |             12 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg_1[0] |                                                                                                                                                         |                2 |             12 |
|  CLK_IBUF_BUFG   |                                                                                                                                                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_ppb_ahb_to_apb/poreset_n_qq_reg                                                    |                9 |             12 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntEn                                                                         | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_ppb_ahb_to_apb/poreset_n_qq_reg                                                    |                4 |             12 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg_1[0] |                                                                                                                                                         |                2 |             12 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/E[0]                                                                | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                                             |                7 |             13 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/instr_immed_we                                                                     |                                                                                                                                                         |                5 |             13 |
|  CLK_IBUF_BUFG   |                                                                                                                                                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |               12 |             13 |
|  SWCLK_IBUF_BUFG | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSelEn                                                                     | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg                                                        |                3 |             13 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_valid_ex_reg_0[0]                    | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                                             |                4 |             14 |
|  CLK_IBUF_BUFG   |                                                                                                                                                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |               11 |             15 |
|  CLK_IBUF_BUFG   |                                                                                                                                                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                                             |               12 |             15 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/FSM_sequential_state_reg[3]_2[0]               | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                                               |               14 |             15 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de0                                  | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_9                                             |               10 |             15 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                      |                                                                                                                                                         |                7 |             15 |
|  CLK_IBUF_BUFG   |                                                                                                                                                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_9                                             |               14 |             16 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                  | cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                3 |             16 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_en                                                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg                                   |                8 |             16 |
|  CLK_IBUF_BUFG   |                                                                                                                                                             | cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                                |                4 |             16 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu_ctl/lsu_rf_addr_we                                                   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_9                                             |                4 |             16 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de0                                  | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                                             |               11 |             17 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rst_pc_valid_ex_reg[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                                             |                9 |             17 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/itcm_phase_reg_reg_0[0]                                | cm3_core_i/proc_sys_reset_0/U0/mb_reset                                                                                                                 |                5 |             18 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_haddr_reg_reg[19]_0[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_ppb_ahb_to_apb/poreset_n_qq_reg                                                    |                5 |             18 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dtcm_phase_reg_reg[0]                                  | cm3_core_i/proc_sys_reset_0/U0/mb_reset                                                                                                                 |                4 |             18 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/instr_immed_we                                                                     | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___35__0_n_0                                                                  |                7 |             19 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                               | cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                7 |             19 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/q_reg_1                                                                          |                                                                                                                                                         |                7 |             20 |
|  CLK_IBUF_BUFG   |                                                                                                                                                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                                             |               14 |             20 |
|  CLK_IBUF_BUFG   |                                                                                                                                                             | cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                6 |             22 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rst_pc_valid_ex_reg[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_5                                             |                9 |             22 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[0]                                                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/poreset_n_qq_reg                                                  |               12 |             23 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/dbg_halted_reg[0]                                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                                             |               11 |             24 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_remap_we                                                                        |                                                                                                                                                         |                8 |             24 |
|  CLK_IBUF_BUFG   |                                                                                                                                                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg                                   |               12 |             24 |
|  CLK_IBUF_BUFG   |                                                                                                                                                             | cm3_core_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                          |                8 |             26 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rst_pc_valid_ex_reg[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_4                                             |               11 |             26 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_comp6_we                                                                        |                                                                                                                                                         |                9 |             27 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_comp7_we                                                                        |                                                                                                                                                         |                9 |             27 |
|  SWCLK_IBUF_BUFG | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DbgClkEn                                                                    | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg                                                        |               12 |             27 |
|  CLK_IBUF_BUFG   |                                                                                                                                                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/poreset_n_qq_reg                                                  |               19 |             27 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                         | cm3_core_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                          |                6 |             28 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_comp2_we                                                                        |                                                                                                                                                         |                9 |             29 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_comp5_we                                                                        |                                                                                                                                                         |               10 |             29 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/opt_demc_trcena_reg_rep__0[0]                      | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_4                                             |                7 |             29 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_comp0_we                                                                        |                                                                                                                                                         |                9 |             29 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_comp4_we                                                                        |                                                                                                                                                         |               10 |             29 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_comp3_comp[26]_i_1_n_0                                                          |                                                                                                                                                         |                9 |             29 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/aligned_addr[31]_i_5_0[0]                              | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_5                                             |               10 |             29 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_comp1_we                                                                        |                                                                                                                                                         |                7 |             29 |
|  SWCLK_IBUF_BUFG |                                                                                                                                                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg                                                        |               12 |             29 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_pc_lr_ex_reg[0]_3[0]                                        |                                                                                                                                                         |               15 |             30 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_haddr_reg_we                                       | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg                                   |                6 |             30 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_pc_lr_ex_reg[0]_2[0]                                        |                                                                                                                                                         |               15 |             30 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/NewAddr                                                | cm3_core_i/proc_sys_reset_0/U0/mb_reset                                                                                                                 |                8 |             31 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_4[0]  |                                                                                                                                                         |                9 |             31 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_3[0]                 |                                                                                                                                                         |                8 |             31 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                              |                                                                                                                                                         |               11 |             31 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                              |                                                                                                                                                         |                7 |             31 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/instr_rf_rd_b_en_de                                                                | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_9                                             |               15 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/rf_rd_a_en_de                                                                      |                                                                                                                                                         |               17 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___77_n_0                                                                         |                                                                                                                                                         |               14 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___7_n_0                                                                          |                                                                                                                                                         |               11 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/RdbuffEn                                                                         | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_ppb_ahb_to_apb/poreset_n_qq_reg                                                    |                8 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___3_n_0                                                                          |                                                                                                                                                         |               18 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_pc_lr_ex_reg[0]_2[0]                         |                                                                                                                                                         |               20 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[10]                                                       |                                                                                                                                                         |               13 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[16]                                                       |                                                                                                                                                         |               15 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_pc_lr_ex_reg[0]_1[0]                         |                                                                                                                                                         |               19 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_pc_lr_ex_reg[0]_3[0]                         |                                                                                                                                                         |               18 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[13]                                                       |                                                                                                                                                         |               15 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___2_n_0                                                                          |                                                                                                                                                         |               16 |             32 |
|  SWCLK_IBUF_BUFG | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdataEn                                                                 | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg                                                        |                8 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr[31]_i_1_n_0                               |                                                                                                                                                         |               26 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___4_n_0                                                                          |                                                                                                                                                         |               22 |             32 |
|  SWCLK_IBUF_BUFG | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg[31]_i_1_n_0                                                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg                                                        |                9 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___6_n_0                                                                          |                                                                                                                                                         |               14 |             32 |
|  SWCLK_IBUF_BUFG | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg                                                                    |                                                                                                                                                         |               13 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_word_1_we                           |                                                                                                                                                         |               12 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_word_2_we                           |                                                                                                                                                         |               10 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/int_invoke_reg_9[0]                                |                                                                                                                                                         |               20 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_pc_lr_ex_reg[0]_4[0]                                        |                                                                                                                                                         |               22 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/ialu_mcyc_state_ex_reg[3]_4[0]                     |                                                                                                                                                         |               25 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[7]                                                        |                                                                                                                                                         |               12 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_pc_lr_ex_reg[0]_5[0]                                        |                                                                                                                                                         |               13 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___5_n_0                                                                          |                                                                                                                                                         |               19 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___0_n_0                                                                          |                                                                                                                                                         |               19 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___12_n_0                                                                         |                                                                                                                                                         |               12 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_pc_lr_ex_reg[0]_0[0]                         |                                                                                                                                                         |               18 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/div_cnt_ex_reg[5]_0[0]                             |                                                                                                                                                         |               25 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___1_n_0                                                                          |                                                                                                                                                         |               19 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                           |                                                                                                                                                         |                9 |             33 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                     |                                                                                                                                                         |               11 |             34 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                         |                                                                                                                                                         |                9 |             34 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                |                                                                                                                                                         |                9 |             34 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/ialu_mcyc_state_ex_reg[0]_0[0]                     |                                                                                                                                                         |               25 |             35 |
|  CLK_IBUF_BUFG   |                                                                                                                                                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                                             |               30 |             38 |
|  CLK_IBUF_BUFG   |                                                                                                                                                             | cm3_core_i/proc_sys_reset_0/U0/mb_reset                                                                                                                 |               21 |             43 |
|  CLK_IBUF_BUFG   |                                                                                                                                                             |                                                                                                                                                         |               33 |            115 |
+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


