------------------
---  TESTBENCH ---
------------------
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
100,100,100,100,100,100
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/brennan/Vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/brennan/Vivado/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_rpy_to_duty_top glbl -prj rpy_to_duty.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims --initfile /home/brennan/Vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s rpy_to_duty 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brennan/mixer/mixer/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brennan/mixer/mixer/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brennan/mixer/mixer/solution1/sim/vhdl/rpy_to_duty_AXILiteS_s_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rpy_to_duty_AXILiteS_s_axi
INFO: [VRFC 10-307] analyzing entity rpy_to_duty_AXILiteS_s_axi_ram
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brennan/mixer/mixer/solution1/sim/vhdl/rpy_to_duty.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rpy_to_duty
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brennan/mixer/mixer/solution1/sim/vhdl/rpy_to_duty.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_rpy_to_duty_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brennan/mixer/mixer/solution1/sim/vhdl/AESL_axi_slave_AXILiteS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_slave_AXILiteS
Starting static elaboration
ERROR: [VRFC 10-2666] formal port regs_in_v_address0 has no actual or default value [/home/brennan/mixer/mixer/solution1/sim/vhdl/rpy_to_duty_AXILiteS_s_axi.vhd:44]
ERROR: [VRFC 10-2666] formal port regs_in_v_ce0 has no actual or default value [/home/brennan/mixer/mixer/solution1/sim/vhdl/rpy_to_duty_AXILiteS_s_axi.vhd:45]
ERROR: [VRFC 10-2666] formal port regs_in_v_we0 has no actual or default value [/home/brennan/mixer/mixer/solution1/sim/vhdl/rpy_to_duty_AXILiteS_s_axi.vhd:46]
ERROR: [VRFC 10-2666] formal port regs_in_v_d0 has no actual or default value [/home/brennan/mixer/mixer/solution1/sim/vhdl/rpy_to_duty_AXILiteS_s_axi.vhd:47]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
ERROR: Please check the snapshot name which is created during 'xelab',the current snapshot name "xsim.dir/rpy_to_duty/xsimk" does not exist 
