TimeQuest Timing Analyzer report for radioberry
Sun Aug 27 15:04:26 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'spi_sck'
 14. Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 15. Slow 1200mV 85C Model Setup: 'ad9866_clk'
 16. Slow 1200mV 85C Model Setup: 'clk_10mhz'
 17. Slow 1200mV 85C Model Setup: 'spi_ce0'
 18. Slow 1200mV 85C Model Hold: 'spi_sck'
 19. Slow 1200mV 85C Model Hold: 'spi_ce0'
 20. Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 21. Slow 1200mV 85C Model Hold: 'ad9866_clk'
 22. Slow 1200mV 85C Model Hold: 'clk_10mhz'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_clk'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_rxclk'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_txclk'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_sck'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_10mhz'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_ce0'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_ce1'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. MTBF Summary
 36. Synchronizer Summary
 37. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 38. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 39. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
 40. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
 61. Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
 62. Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
 63. Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
 64. Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
 65. Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
 66. Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
 67. Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
 68. Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
 69. Synchronizer Chain #33: Worst-Case MTBF is Greater than 1 Billion Years
 70. Synchronizer Chain #34: Worst-Case MTBF is Greater than 1 Billion Years
 71. Synchronizer Chain #35: Worst-Case MTBF is Greater than 1 Billion Years
 72. Synchronizer Chain #36: Worst-Case MTBF is Greater than 1 Billion Years
 73. Synchronizer Chain #37: Worst-Case MTBF is Greater than 1 Billion Years
 74. Synchronizer Chain #38: Worst-Case MTBF is Greater than 1 Billion Years
 75. Synchronizer Chain #39: Worst-Case MTBF is Greater than 1 Billion Years
 76. Synchronizer Chain #40: Worst-Case MTBF is Greater than 1 Billion Years
 77. Slow 1200mV 0C Model Fmax Summary
 78. Slow 1200mV 0C Model Setup Summary
 79. Slow 1200mV 0C Model Hold Summary
 80. Slow 1200mV 0C Model Recovery Summary
 81. Slow 1200mV 0C Model Removal Summary
 82. Slow 1200mV 0C Model Minimum Pulse Width Summary
 83. Slow 1200mV 0C Model Setup: 'spi_sck'
 84. Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 85. Slow 1200mV 0C Model Setup: 'ad9866_clk'
 86. Slow 1200mV 0C Model Setup: 'clk_10mhz'
 87. Slow 1200mV 0C Model Setup: 'spi_ce0'
 88. Slow 1200mV 0C Model Hold: 'spi_sck'
 89. Slow 1200mV 0C Model Hold: 'spi_ce0'
 90. Slow 1200mV 0C Model Hold: 'ad9866_clk'
 91. Slow 1200mV 0C Model Hold: 'clk_10mhz'
 92. Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 93. Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_clk'
 94. Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_rxclk'
 95. Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_txclk'
 96. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_sck'
 97. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'
 98. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_ce0'
 99. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'
100. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_ce1'
101. Setup Times
102. Hold Times
103. Clock to Output Times
104. Minimum Clock to Output Times
105. MTBF Summary
106. Synchronizer Summary
107. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
108. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
109. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
110. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
111. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
112. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
113. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
114. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
115. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
116. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
117. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
118. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
119. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
120. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
121. Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
122. Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
123. Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
124. Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
125. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
126. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
127. Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
128. Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
129. Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
130. Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
131. Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
132. Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
133. Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
134. Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
135. Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
136. Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
137. Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
138. Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
139. Synchronizer Chain #33: Worst-Case MTBF is Greater than 1 Billion Years
140. Synchronizer Chain #34: Worst-Case MTBF is Greater than 1 Billion Years
141. Synchronizer Chain #35: Worst-Case MTBF is Greater than 1 Billion Years
142. Synchronizer Chain #36: Worst-Case MTBF is Greater than 1 Billion Years
143. Synchronizer Chain #37: Worst-Case MTBF is Greater than 1 Billion Years
144. Synchronizer Chain #38: Worst-Case MTBF is Greater than 1 Billion Years
145. Synchronizer Chain #39: Worst-Case MTBF is Greater than 1 Billion Years
146. Synchronizer Chain #40: Worst-Case MTBF is Greater than 1 Billion Years
147. Fast 1200mV 0C Model Setup Summary
148. Fast 1200mV 0C Model Hold Summary
149. Fast 1200mV 0C Model Recovery Summary
150. Fast 1200mV 0C Model Removal Summary
151. Fast 1200mV 0C Model Minimum Pulse Width Summary
152. Fast 1200mV 0C Model Setup: 'spi_sck'
153. Fast 1200mV 0C Model Setup: 'ad9866_clk'
154. Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
155. Fast 1200mV 0C Model Setup: 'clk_10mhz'
156. Fast 1200mV 0C Model Setup: 'spi_ce0'
157. Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
158. Fast 1200mV 0C Model Hold: 'spi_sck'
159. Fast 1200mV 0C Model Hold: 'spi_ce0'
160. Fast 1200mV 0C Model Hold: 'ad9866_clk'
161. Fast 1200mV 0C Model Hold: 'clk_10mhz'
162. Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_clk'
163. Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_rxclk'
164. Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_txclk'
165. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_sck'
166. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'
167. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_ce0'
168. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'
169. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_ce1'
170. Setup Times
171. Hold Times
172. Clock to Output Times
173. Minimum Clock to Output Times
174. MTBF Summary
175. Synchronizer Summary
176. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
177. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
178. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
179. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
180. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
181. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
182. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
183. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
184. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
185. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
186. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
187. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
188. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
189. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
190. Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
191. Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
192. Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
193. Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
194. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
195. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
196. Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
197. Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
198. Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
199. Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
200. Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
201. Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
202. Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
203. Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
204. Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
205. Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
206. Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
207. Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
208. Synchronizer Chain #33: Worst-Case MTBF is Greater than 1 Billion Years
209. Synchronizer Chain #34: Worst-Case MTBF is Greater than 1 Billion Years
210. Synchronizer Chain #35: Worst-Case MTBF is Greater than 1 Billion Years
211. Synchronizer Chain #36: Worst-Case MTBF is Greater than 1 Billion Years
212. Synchronizer Chain #37: Worst-Case MTBF is Greater than 1 Billion Years
213. Synchronizer Chain #38: Worst-Case MTBF is Greater than 1 Billion Years
214. Synchronizer Chain #39: Worst-Case MTBF is Greater than 1 Billion Years
215. Synchronizer Chain #40: Worst-Case MTBF is Greater than 1 Billion Years
216. Multicorner Timing Analysis Summary
217. Setup Times
218. Hold Times
219. Clock to Output Times
220. Minimum Clock to Output Times
221. Board Trace Model Assignments
222. Input Transition Times
223. Slow Corner Signal Integrity Metrics
224. Fast Corner Signal Integrity Metrics
225. Setup Transfers
226. Hold Transfers
227. Recovery Transfers
228. Removal Transfers
229. Report TCCS
230. Report RSKM
231. Unconstrained Paths
232. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; radioberry                                         ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C25E144C8                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; radioberry.sdc ; OK     ; Sun Aug 27 15:03:58 2017 ;
+----------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                    ;
+----------------------------------+---------+----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+
; Clock Name                       ; Type    ; Period   ; Frequency ; Rise  ; Fall     ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                              ;
+----------------------------------+---------+----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+
; ad9866_clk                       ; Base    ; 13.563   ; 73.73 MHz ; 0.000 ; 6.781    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ad9866_clk }                       ;
; ad9866_rxclk                     ; Base    ; 13.563   ; 73.73 MHz ; 0.000 ; 6.781    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ad9866_rxclk }                     ;
; ad9866_txclk                     ; Base    ; 13.563   ; 73.73 MHz ; 0.000 ; 6.781    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ad9866_txclk }                     ;
; clk_10mhz                        ; Base    ; 100.000  ; 10.0 MHz  ; 0.000 ; 50.000   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_10mhz }                        ;
; spi_ce0                          ; Base    ; 2500.000 ; 0.4 MHz   ; 0.000 ; 1250.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_ce[0] }                        ;
; spi_ce1                          ; Base    ; 2500.000 ; 0.4 MHz   ; 0.000 ; 1250.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_ce[1] }                        ;
; spi_sck                          ; Base    ; 64.000   ; 15.63 MHz ; 0.000 ; 32.000   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_sck }                          ;
; spi_slave:spi_slave_rx_inst|done ; Base    ; 2500.000 ; 0.4 MHz   ; 0.000 ; 1250.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_slave:spi_slave_rx_inst|done } ;
; virt_ad9866_clk                  ; Virtual ; 13.563   ; 73.73 MHz ; 0.000 ; 6.781    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { }                                  ;
; virt_ad9866_rxclk                ; Virtual ; 13.563   ; 73.73 MHz ; 0.000 ; 6.781    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { }                                  ;
+----------------------------------+---------+----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                            ;
+------------+-----------------+------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                              ;
+------------+-----------------+------------+---------------------------------------------------+
; 78.21 MHz  ; 63.75 MHz       ; ad9866_clk ; limit due to minimum port rate restriction (tmin) ;
; 89.99 MHz  ; 89.99 MHz       ; spi_sck    ;                                                   ;
; 140.65 MHz ; 140.65 MHz      ; clk_10mhz  ;                                                   ;
; 195.39 MHz ; 195.39 MHz      ; spi_ce0    ;                                                   ;
+------------+-----------------+------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                         ;
+----------------------------------+----------+---------------+
; Clock                            ; Slack    ; End Point TNS ;
+----------------------------------+----------+---------------+
; spi_sck                          ; -2.272   ; -87.354       ;
; spi_slave:spi_slave_rx_inst|done ; -0.039   ; -0.039        ;
; ad9866_clk                       ; 0.777    ; 0.000         ;
; clk_10mhz                        ; 92.890   ; 0.000         ;
; spi_ce0                          ; 2494.882 ; 0.000         ;
+----------------------------------+----------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                       ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; spi_sck                          ; 0.203 ; 0.000         ;
; spi_ce0                          ; 0.274 ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done ; 0.362 ; 0.000         ;
; ad9866_clk                       ; 0.393 ; 0.000         ;
; clk_10mhz                        ; 0.454 ; 0.000         ;
+----------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary           ;
+----------------------------------+----------+---------------+
; Clock                            ; Slack    ; End Point TNS ;
+----------------------------------+----------+---------------+
; ad9866_clk                       ; -2.123   ; -4.246        ;
; ad9866_rxclk                     ; -2.123   ; -2.123        ;
; ad9866_txclk                     ; -2.123   ; -2.123        ;
; spi_sck                          ; 31.677   ; 0.000         ;
; clk_10mhz                        ; 49.757   ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done ; 1249.515 ; 0.000         ;
; spi_ce0                          ; 1249.643 ; 0.000         ;
; spi_ce1                          ; 2496.000 ; 0.000         ;
+----------------------------------+----------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_sck'                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.272 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44] ; spi_slave:spi_slave_rx_inst|treg[44] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.528     ; 3.735      ;
; -2.207 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44] ; spi_slave:spi_slave_rx_inst|treg[44] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.479     ; 3.719      ;
; -2.155 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23] ; spi_slave:spi_slave_rx_inst|treg[23] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.394     ; 3.752      ;
; -2.150 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24] ; spi_slave:spi_slave_rx_inst|treg[24] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.278     ; 3.863      ;
; -2.117 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29] ; spi_slave:spi_slave_rx_inst|treg[29] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.305     ; 3.803      ;
; -2.065 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46] ; spi_slave:spi_slave_rx_inst|treg[46] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.528     ; 3.528      ;
; -2.048 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19] ; spi_slave:spi_slave_rx_inst|treg[19] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.394     ; 3.645      ;
; -2.033 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45] ; spi_slave:spi_slave_rx_inst|treg[45] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.528     ; 3.496      ;
; -2.011 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]  ; spi_slave:spi_slave_rx_inst|treg[4]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.163     ; 3.839      ;
; -1.986 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21] ; spi_slave:spi_slave_rx_inst|treg[21] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.394     ; 3.583      ;
; -1.986 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35] ; spi_slave:spi_slave_rx_inst|treg[35] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.484     ; 3.493      ;
; -1.978 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21] ; spi_slave:spi_slave_rx_inst|treg[21] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.278     ; 3.691      ;
; -1.964 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34] ; spi_slave:spi_slave_rx_inst|treg[34] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.484     ; 3.471      ;
; -1.958 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36] ; spi_slave:spi_slave_rx_inst|treg[36] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.614     ; 3.335      ;
; -1.954 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37] ; spi_slave:spi_slave_rx_inst|treg[37] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.480     ; 3.465      ;
; -1.953 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21] ; spi_slave:spi_slave_rx_inst|treg[21] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.283     ; 3.661      ;
; -1.949 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30] ; spi_slave:spi_slave_rx_inst|treg[30] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.484     ; 3.456      ;
; -1.936 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47] ; spi_slave:spi_slave_rx_inst|treg[47] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.528     ; 3.399      ;
; -1.926 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]  ; spi_slave:spi_slave_rx_inst|treg[2]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.315     ; 3.602      ;
; -1.911 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47] ; spi_slave:spi_slave_rx_inst|treg[47] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.463     ; 3.439      ;
; -1.879 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]  ; spi_slave:spi_slave_rx_inst|treg[3]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.315     ; 3.555      ;
; -1.870 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19] ; spi_slave:spi_slave_rx_inst|treg[19] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.278     ; 3.583      ;
; -1.867 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31] ; spi_slave:spi_slave_rx_inst|treg[31] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.484     ; 3.374      ;
; -1.863 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43] ; spi_slave:spi_slave_rx_inst|treg[43] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.528     ; 3.326      ;
; -1.860 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]  ; spi_slave:spi_slave_rx_inst|treg[0]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.315     ; 3.536      ;
; -1.848 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40] ; spi_slave:spi_slave_rx_inst|treg[40] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.476     ; 3.363      ;
; -1.841 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38] ; spi_slave:spi_slave_rx_inst|treg[38] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.325     ; 3.507      ;
; -1.835 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32] ; spi_slave:spi_slave_rx_inst|treg[32] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.484     ; 3.342      ;
; -1.829 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40] ; spi_slave:spi_slave_rx_inst|treg[40] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.370     ; 3.450      ;
; -1.829 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43] ; spi_slave:spi_slave_rx_inst|treg[43] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.373     ; 3.447      ;
; -1.824 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19] ; spi_slave:spi_slave_rx_inst|treg[19] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.283     ; 3.532      ;
; -1.820 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20] ; spi_slave:spi_slave_rx_inst|treg[20] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.394     ; 3.417      ;
; -1.812 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17] ; spi_slave:spi_slave_rx_inst|treg[17] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.222     ; 3.581      ;
; -1.808 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18] ; spi_slave:spi_slave_rx_inst|treg[18] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.295     ; 3.504      ;
; -1.808 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]  ; spi_slave:spi_slave_rx_inst|treg[3]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.317     ; 3.482      ;
; -1.807 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28] ; spi_slave:spi_slave_rx_inst|treg[28] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.305     ; 3.493      ;
; -1.794 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22] ; spi_slave:spi_slave_rx_inst|treg[22] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.278     ; 3.507      ;
; -1.782 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]  ; spi_slave:spi_slave_rx_inst|treg[5]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.313     ; 3.460      ;
; -1.751 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17] ; spi_slave:spi_slave_rx_inst|treg[17] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.106     ; 3.636      ;
; -1.741 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]  ; spi_slave:spi_slave_rx_inst|treg[9]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.413     ; 3.319      ;
; -1.734 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23] ; spi_slave:spi_slave_rx_inst|treg[23] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.278     ; 3.447      ;
; -1.728 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22] ; spi_slave:spi_slave_rx_inst|treg[22] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.283     ; 3.436      ;
; -1.727 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34] ; spi_slave:spi_slave_rx_inst|treg[34] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.419     ; 3.299      ;
; -1.716 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39] ; spi_slave:spi_slave_rx_inst|treg[39] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.431     ; 3.276      ;
; -1.709 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41] ; spi_slave:spi_slave_rx_inst|treg[41] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.476     ; 3.224      ;
; -1.693 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]  ; spi_slave:spi_slave_rx_inst|treg[7]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.313     ; 3.371      ;
; -1.688 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]  ; spi_slave:spi_slave_rx_inst|treg[9]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.501     ; 3.178      ;
; -1.683 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20] ; spi_slave:spi_slave_rx_inst|treg[20] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.278     ; 3.396      ;
; -1.682 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33] ; spi_slave:spi_slave_rx_inst|treg[33] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.480     ; 3.193      ;
; -1.681 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15] ; spi_slave:spi_slave_rx_inst|treg[15] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.106     ; 3.566      ;
; -1.680 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40] ; spi_slave:spi_slave_rx_inst|treg[40] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.525     ; 3.146      ;
; -1.679 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16] ; spi_slave:spi_slave_rx_inst|treg[16] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.106     ; 3.564      ;
; -1.678 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42] ; spi_slave:spi_slave_rx_inst|treg[42] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.572     ; 3.097      ;
; -1.677 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]  ; spi_slave:spi_slave_rx_inst|treg[6]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.313     ; 3.355      ;
; -1.676 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]  ; spi_slave:spi_slave_rx_inst|treg[4]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.315     ; 3.352      ;
; -1.675 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14] ; spi_slave:spi_slave_rx_inst|treg[14] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.106     ; 3.560      ;
; -1.669 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11] ; spi_slave:spi_slave_rx_inst|treg[11] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.501     ; 3.159      ;
; -1.652 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36] ; spi_slave:spi_slave_rx_inst|treg[36] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.565     ; 3.078      ;
; -1.637 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10] ; spi_slave:spi_slave_rx_inst|treg[10] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.501     ; 3.127      ;
; -1.634 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46] ; spi_slave:spi_slave_rx_inst|treg[46] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.373     ; 3.252      ;
; -1.628 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]  ; spi_slave:spi_slave_rx_inst|treg[1]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.315     ; 3.304      ;
; -1.626 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44] ; spi_slave:spi_slave_rx_inst|treg[44] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.373     ; 3.244      ;
; -1.615 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20] ; spi_slave:spi_slave_rx_inst|treg[20] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.283     ; 3.323      ;
; -1.614 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37] ; spi_slave:spi_slave_rx_inst|treg[37] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.431     ; 3.174      ;
; -1.613 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34] ; spi_slave:spi_slave_rx_inst|treg[34] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.435     ; 3.169      ;
; -1.611 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34] ; spi_slave:spi_slave_rx_inst|treg[34] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.329     ; 3.273      ;
; -1.607 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30] ; spi_slave:spi_slave_rx_inst|treg[30] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.329     ; 3.269      ;
; -1.604 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15] ; spi_slave:spi_slave_rx_inst|treg[15] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.222     ; 3.373      ;
; -1.604 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11] ; spi_slave:spi_slave_rx_inst|treg[11] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.413     ; 3.182      ;
; -1.602 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]  ; spi_slave:spi_slave_rx_inst|treg[8]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.501     ; 3.092      ;
; -1.582 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]  ; spi_slave:spi_slave_rx_inst|treg[3]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.227     ; 3.346      ;
; -1.581 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12] ; spi_slave:spi_slave_rx_inst|treg[12] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.106     ; 3.466      ;
; -1.578 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]  ; spi_slave:spi_slave_rx_inst|treg[6]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.225     ; 3.344      ;
; -1.575 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28] ; spi_slave:spi_slave_rx_inst|treg[28] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.421     ; 3.145      ;
; -1.572 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29] ; spi_slave:spi_slave_rx_inst|treg[29] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.421     ; 3.142      ;
; -1.572 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38] ; spi_slave:spi_slave_rx_inst|treg[38] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.480     ; 3.083      ;
; -1.565 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25] ; spi_slave:spi_slave_rx_inst|treg[25] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.305     ; 3.251      ;
; -1.563 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41] ; spi_slave:spi_slave_rx_inst|treg[41] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.370     ; 3.184      ;
; -1.562 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38] ; spi_slave:spi_slave_rx_inst|treg[38] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.431     ; 3.122      ;
; -1.555 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24] ; spi_slave:spi_slave_rx_inst|treg[24] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.283     ; 3.263      ;
; -1.550 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45] ; spi_slave:spi_slave_rx_inst|treg[45] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.479     ; 3.062      ;
; -1.550 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18] ; spi_slave:spi_slave_rx_inst|treg[18] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.300     ; 3.241      ;
; -1.546 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47] ; spi_slave:spi_slave_rx_inst|treg[47] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.479     ; 3.058      ;
; -1.544 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27] ; spi_slave:spi_slave_rx_inst|treg[27] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.421     ; 3.114      ;
; -1.544 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]  ; spi_slave:spi_slave_rx_inst|treg[2]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.163     ; 3.372      ;
; -1.542 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18] ; spi_slave:spi_slave_rx_inst|treg[18] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.411     ; 3.122      ;
; -1.535 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24] ; spi_slave:spi_slave_rx_inst|treg[24] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.394     ; 3.132      ;
; -1.534 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41] ; spi_slave:spi_slave_rx_inst|treg[41] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.460     ; 3.065      ;
; -1.524 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10] ; spi_slave:spi_slave_rx_inst|treg[10] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.503     ; 3.012      ;
; -1.510 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10] ; spi_slave:spi_slave_rx_inst|treg[10] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.349     ; 3.152      ;
; -1.508 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25] ; spi_slave:spi_slave_rx_inst|treg[25] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.421     ; 3.078      ;
; -1.506 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39] ; spi_slave:spi_slave_rx_inst|treg[39] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.415     ; 3.082      ;
; -1.503 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46] ; spi_slave:spi_slave_rx_inst|treg[46] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.479     ; 3.015      ;
; -1.487 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13] ; spi_slave:spi_slave_rx_inst|treg[13] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.106     ; 3.372      ;
; -1.487 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33] ; spi_slave:spi_slave_rx_inst|treg[33] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.415     ; 3.063      ;
; -1.486 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39] ; spi_slave:spi_slave_rx_inst|treg[39] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.480     ; 2.997      ;
; -1.484 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32] ; spi_slave:spi_slave_rx_inst|treg[32] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.329     ; 3.146      ;
; -1.480 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]  ; spi_slave:spi_slave_rx_inst|treg[8]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.413     ; 3.058      ;
; -1.478 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22] ; spi_slave:spi_slave_rx_inst|treg[22] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.394     ; 3.075      ;
; -1.471 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]  ; spi_slave:spi_slave_rx_inst|treg[0]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.163     ; 3.299      ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                         ;
+--------+---------------------------------------+-----------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                     ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-----------------------------+--------------+----------------------------------+--------------+------------+------------+
; -0.039 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.087     ; 3.943      ;
; 0.010  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.094     ; 3.887      ;
; 0.021  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.093     ; 3.877      ;
; 0.021  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.093     ; 3.877      ;
; 0.103  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.092     ; 3.796      ;
; 0.103  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.092     ; 3.796      ;
; 0.105  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.091     ; 3.795      ;
; 0.105  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.091     ; 3.795      ;
; 0.105  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.091     ; 3.795      ;
; 0.105  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.091     ; 3.795      ;
; 0.209  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.091     ; 3.691      ;
; 0.209  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.091     ; 3.691      ;
; 0.226  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.091     ; 3.674      ;
; 0.226  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.091     ; 3.674      ;
; 0.226  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.091     ; 3.674      ;
; 0.226  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.091     ; 3.674      ;
; 0.253  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.087     ; 3.651      ;
; 0.302  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.094     ; 3.595      ;
; 0.304  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.093     ; 3.594      ;
; 0.313  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.093     ; 3.585      ;
; 0.313  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.093     ; 3.585      ;
; 0.331  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.075      ; 3.486      ;
; 0.331  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.075      ; 3.486      ;
; 0.331  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.075      ; 3.486      ;
; 0.331  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.075      ; 3.486      ;
; 0.331  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.075      ; 3.486      ;
; 0.331  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.075      ; 3.486      ;
; 0.331  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.075      ; 3.486      ;
; 0.331  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.075      ; 3.486      ;
; 0.331  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.075      ; 3.486      ;
; 0.331  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.075      ; 3.486      ;
; 0.331  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.075      ; 3.486      ;
; 0.331  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.075      ; 3.486      ;
; 0.331  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.075      ; 3.486      ;
; 0.331  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.075      ; 3.486      ;
; 0.331  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.075      ; 3.486      ;
; 0.331  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.075      ; 3.486      ;
; 0.331  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.075      ; 3.486      ;
; 0.331  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.075      ; 3.486      ;
; 0.356  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.094     ; 3.541      ;
; 0.363  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.089     ; 3.539      ;
; 0.363  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.089     ; 3.539      ;
; 0.385  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.096     ; 3.510      ;
; 0.385  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.096     ; 3.510      ;
; 0.395  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[3][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.094     ; 3.502      ;
; 0.395  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.092     ; 3.504      ;
; 0.395  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.092     ; 3.504      ;
; 0.397  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.091     ; 3.503      ;
; 0.397  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.091     ; 3.503      ;
; 0.397  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.091     ; 3.503      ;
; 0.397  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.091     ; 3.503      ;
; 0.425  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.093     ; 3.473      ;
; 0.425  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.093     ; 3.473      ;
; 0.428  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.088     ; 3.475      ;
; 0.439  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.091     ; 3.461      ;
; 0.439  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.091     ; 3.461      ;
; 0.446  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.087     ; 3.458      ;
; 0.446  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.087     ; 3.458      ;
; 0.448  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[3][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.094     ; 3.449      ;
; 0.456  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.091     ; 3.444      ;
; 0.456  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.091     ; 3.444      ;
; 0.456  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.091     ; 3.444      ;
; 0.456  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.091     ; 3.444      ;
; 0.460  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[0][29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.094     ; 3.437      ;
; 0.460  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[0][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.094     ; 3.437      ;
; 0.478  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.096     ; 3.417      ;
; 0.478  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.096     ; 3.417      ;
; 0.478  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.096     ; 3.417      ;
; 0.480  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.096     ; 3.415      ;
; 0.480  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.096     ; 3.415      ;
; 0.486  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.095     ; 3.410      ;
; 0.486  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.095     ; 3.410      ;
; 0.486  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.095     ; 3.410      ;
; 0.491  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.088     ; 3.412      ;
; 0.502  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.093     ; 3.396      ;
; 0.521  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.087     ; 3.383      ;
; 0.525  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.097     ; 3.369      ;
; 0.525  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.097     ; 3.369      ;
; 0.525  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.097     ; 3.369      ;
; 0.525  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.097     ; 3.369      ;
; 0.534  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[0][1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.091     ; 3.366      ;
; 0.534  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[0][10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.091     ; 3.366      ;
; 0.536  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.097     ; 3.358      ;
; 0.536  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.097     ; 3.358      ;
; 0.569  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[0][0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.269     ; 2.904      ;
; 0.569  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[0][1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.269     ; 2.904      ;
; 0.569  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[0][2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.269     ; 2.904      ;
; 0.569  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[0][3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.269     ; 2.904      ;
; 0.569  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[0][4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.269     ; 2.904      ;
; 0.569  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[0][5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.269     ; 2.904      ;
; 0.569  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[0][6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.269     ; 2.904      ;
; 0.569  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[0][7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.269     ; 2.904      ;
; 0.569  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[0][8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.269     ; 2.904      ;
; 0.569  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[0][9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.269     ; 2.904      ;
; 0.569  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[0][10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.269     ; 2.904      ;
; 0.569  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[0][11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.269     ; 2.904      ;
; 0.569  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[0][12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.269     ; 2.904      ;
; 0.569  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[0][13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.269     ; 2.904      ;
; 0.569  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[0][14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.269     ; 2.904      ;
; 0.569  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[0][15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.269     ; 2.904      ;
+--------+---------------------------------------+-----------------------------+--------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ad9866_clk'                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------+---------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                       ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+---------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; 0.777 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[35] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.374      ; 13.181     ;
; 0.806 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[34] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.374      ; 13.152     ;
; 0.909 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[33] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.374      ; 13.049     ;
; 0.952 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[32] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.374      ; 13.006     ;
; 1.009 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[35] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.374      ; 12.949     ;
; 1.037 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[35] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.374      ; 12.921     ;
; 1.038 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[34] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.374      ; 12.920     ;
; 1.066 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[34] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.374      ; 12.892     ;
; 1.111 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[31] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.374      ; 12.847     ;
; 1.134 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[30] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.374      ; 12.824     ;
; 1.141 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[33] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.374      ; 12.817     ;
; 1.169 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[33] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.374      ; 12.789     ;
; 1.184 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[32] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.374      ; 12.774     ;
; 1.212 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[32] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.374      ; 12.746     ;
; 1.257 ; ad9866_clk                                                                   ; ad9866_rxclk                                                  ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 4.525      ;
; 1.257 ; ad9866_clk                                                                   ; ad9866_txclk                                                  ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 4.525      ;
; 1.343 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[31] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.374      ; 12.615     ;
; 1.344 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[25] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.063      ; 12.303     ;
; 1.360 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[35] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.374      ; 12.598     ;
; 1.363 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[29] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.374      ; 12.595     ;
; 1.366 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[30] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.374      ; 12.592     ;
; 1.371 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[31] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.374      ; 12.587     ;
; 1.373 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[35] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.470      ; 12.681     ;
; 1.389 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[34] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.374      ; 12.569     ;
; 1.394 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[30] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.374      ; 12.564     ;
; 1.409 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[35] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.470      ; 12.645     ;
; 1.445 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[34] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.470      ; 12.609     ;
; 1.480 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[28] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.374      ; 12.478     ;
; 1.481 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[34] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.470      ; 12.573     ;
; 1.492 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[33] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.374      ; 12.466     ;
; 1.505 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[33] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.470      ; 12.549     ;
; 1.509 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[27] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.374      ; 12.449     ;
; 1.515 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[24] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.063      ; 12.132     ;
; 1.535 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[32] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.374      ; 12.423     ;
; 1.541 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[33] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.470      ; 12.513     ;
; 1.550 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[2]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[35] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.470      ; 12.504     ;
; 1.576 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[25] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.063      ; 12.071     ;
; 1.578 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[5]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[35] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.361      ; 12.367     ;
; 1.591 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[32] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.470      ; 12.463     ;
; 1.595 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[29] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.374      ; 12.363     ;
; 1.604 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[25] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.063      ; 12.043     ;
; 1.607 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[5]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[34] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.361      ; 12.338     ;
; 1.614 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[6]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[35] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.361      ; 12.331     ;
; 1.622 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[2]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[34] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.470      ; 12.432     ;
; 1.623 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[29] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.374      ; 12.335     ;
; 1.627 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[32] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.470      ; 12.427     ;
; 1.636 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[23] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.063      ; 12.011     ;
; 1.637 ; ad9866_adio[3]                                                               ; adcpipe[2][3]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 4.132      ; 6.496      ;
; 1.643 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[6]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[34] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.361      ; 12.302     ;
; 1.645 ; ad9866_adio[3]                                                               ; adcpipe[0][3]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.638      ; 5.994      ;
; 1.651 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[31] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.470      ; 12.403     ;
; 1.654 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[26] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.374      ; 12.304     ;
; 1.654 ; ad9866_adio[9]                                                               ; adcpipe[3][9]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.577      ; 5.924      ;
; 1.671 ; ad9866_adio[0]                                                               ; adcpipe[1][0]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.576      ; 5.906      ;
; 1.682 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[2]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[33] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.470      ; 12.372     ;
; 1.686 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[1]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[35] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.470      ; 12.368     ;
; 1.687 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[31] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.470      ; 12.367     ;
; 1.694 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[31] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.374      ; 12.264     ;
; 1.710 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[5]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[33] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.361      ; 12.235     ;
; 1.712 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[28] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.374      ; 12.246     ;
; 1.717 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[30] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.374      ; 12.241     ;
; 1.737 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[30] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.470      ; 12.317     ;
; 1.740 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[28] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.374      ; 12.218     ;
; 1.741 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[27] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.374      ; 12.217     ;
; 1.746 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[6]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[33] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.361      ; 12.199     ;
; 1.747 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[24] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.063      ; 11.900     ;
; 1.751 ; ad9866_adio[6]                                                               ; adcpipe[1][6]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.594      ; 5.844      ;
; 1.752 ; ad9866_adio[6]                                                               ; adcpipe[0][6]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.594      ; 5.843      ;
; 1.753 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|reg_q[35]                ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[35] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.383      ; 12.214     ;
; 1.753 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[5]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[32] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.361      ; 12.192     ;
; 1.756 ; ad9866_adio[6]                                                               ; adcpipe[3][6]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.594      ; 5.839      ;
; 1.757 ; ad9866_adio[6]                                                               ; adcpipe[2][6]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.594      ; 5.838      ;
; 1.758 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[1]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[34] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.470      ; 12.296     ;
; 1.768 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[2]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[32] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.470      ; 12.286     ;
; 1.768 ; ad9866_adio[9]                                                               ; adcpipe[0][9]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.638      ; 5.871      ;
; 1.769 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[27] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.374      ; 12.189     ;
; 1.773 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[30] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.470      ; 12.281     ;
; 1.775 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[24] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.063      ; 11.872     ;
; 1.788 ; ad9866_adio[1]                                                               ; adcpipe[3][1]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.902      ; 6.115      ;
; 1.789 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[6]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[32] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.361      ; 12.156     ;
; 1.789 ; ad9866_adio[1]                                                               ; adcpipe[0][1]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.902      ; 6.114      ;
; 1.790 ; ad9866_adio[1]                                                               ; adcpipe[1][1]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.902      ; 6.113      ;
; 1.796 ; ad9866_adio[9]                                                               ; adcpipe[2][9]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.638      ; 5.843      ;
; 1.797 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[29] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.470      ; 12.257     ;
; 1.797 ; ad9866_adio[9]                                                               ; adcpipe[1][9]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.638      ; 5.842      ;
; 1.818 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[1]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[33] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.470      ; 12.236     ;
; 1.828 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[2]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[31] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.470      ; 12.226     ;
; 1.833 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[29] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.470      ; 12.221     ;
; 1.845 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[23] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.063      ; 11.802     ;
; 1.849 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[7]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[35] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.361      ; 12.096     ;
; 1.868 ; ad9866_adio[1]                                                               ; adcpipe[2][1]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 4.047      ; 6.180      ;
; 1.869 ; ad9866_adio[4]                                                               ; adcpipe[3][4]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.325      ; 5.457      ;
; 1.877 ; ad9866_adio[0]                                                               ; adcpipe[0][0]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.959      ; 6.083      ;
; 1.878 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[7]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[34] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.361      ; 12.067     ;
; 1.880 ; ad9866_adio[0]                                                               ; adcpipe[3][0]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.959      ; 6.080      ;
; 1.883 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[28] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.470      ; 12.171     ;
; 1.885 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|reg_q[35]                ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[33] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.383      ; 12.082     ;
; 1.886 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[26] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.374      ; 12.072     ;
; 1.887 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|reg_q[33]                ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[35] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.366      ; 12.063     ;
; 1.890 ; ad9866_adio[2]                                                               ; adcpipe[3][2]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.341      ; 5.452      ;
+-------+------------------------------------------------------------------------------+---------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_10mhz'                                                                                                        ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 92.890 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 7.029      ;
; 92.890 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 7.029      ;
; 92.895 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 7.025      ;
; 92.895 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 7.025      ;
; 92.895 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 7.025      ;
; 92.895 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 7.025      ;
; 92.895 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 7.025      ;
; 92.895 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 7.025      ;
; 92.895 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 7.025      ;
; 92.895 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 7.025      ;
; 92.895 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 7.025      ;
; 92.895 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 7.025      ;
; 92.895 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 7.025      ;
; 93.240 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 6.669      ;
; 93.240 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 6.669      ;
; 93.245 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.665      ;
; 93.245 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.665      ;
; 93.245 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.665      ;
; 93.245 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.665      ;
; 93.245 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.665      ;
; 93.245 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.665      ;
; 93.245 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.665      ;
; 93.245 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.665      ;
; 93.245 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.665      ;
; 93.245 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.665      ;
; 93.245 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.665      ;
; 93.265 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 6.659      ;
; 93.265 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 6.659      ;
; 93.265 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 6.659      ;
; 93.319 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 6.590      ;
; 93.319 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 6.590      ;
; 93.324 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.586      ;
; 93.324 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.586      ;
; 93.324 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.586      ;
; 93.324 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.586      ;
; 93.324 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.586      ;
; 93.324 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.586      ;
; 93.324 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.586      ;
; 93.324 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.586      ;
; 93.324 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.586      ;
; 93.324 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.586      ;
; 93.324 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.586      ;
; 93.575 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 6.334      ;
; 93.575 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 6.334      ;
; 93.580 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.330      ;
; 93.580 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.330      ;
; 93.580 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.330      ;
; 93.580 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.330      ;
; 93.580 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.330      ;
; 93.580 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.330      ;
; 93.580 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.330      ;
; 93.580 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.330      ;
; 93.580 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.330      ;
; 93.580 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.330      ;
; 93.580 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.330      ;
; 93.583 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 6.326      ;
; 93.583 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 6.326      ;
; 93.588 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.322      ;
; 93.588 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.322      ;
; 93.588 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.322      ;
; 93.588 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.322      ;
; 93.588 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.322      ;
; 93.588 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.322      ;
; 93.588 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.322      ;
; 93.588 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.322      ;
; 93.588 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.322      ;
; 93.588 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.322      ;
; 93.588 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.322      ;
; 93.615 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.087     ; 6.299      ;
; 93.615 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.087     ; 6.299      ;
; 93.615 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.087     ; 6.299      ;
; 93.694 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.087     ; 6.220      ;
; 93.694 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.087     ; 6.220      ;
; 93.694 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.087     ; 6.220      ;
; 93.839 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 6.070      ;
; 93.839 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 6.070      ;
; 93.844 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.066      ;
; 93.844 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.066      ;
; 93.844 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.066      ;
; 93.844 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.066      ;
; 93.844 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.066      ;
; 93.844 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.066      ;
; 93.844 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.066      ;
; 93.844 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.066      ;
; 93.844 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.066      ;
; 93.844 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.066      ;
; 93.844 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.066      ;
; 93.950 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.087     ; 5.964      ;
; 93.950 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.087     ; 5.964      ;
; 93.950 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.087     ; 5.964      ;
; 93.958 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.087     ; 5.956      ;
; 93.958 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.087     ; 5.956      ;
; 93.958 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.087     ; 5.956      ;
; 93.961 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 5.948      ;
; 93.961 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 5.948      ;
; 93.966 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 5.944      ;
; 93.966 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 5.944      ;
; 93.966 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 5.944      ;
; 93.966 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 5.944      ;
; 93.966 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 5.944      ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                                             ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                              ; To Node                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2494.882 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.027     ; 5.112      ;
; 2495.130 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.027     ; 4.864      ;
; 2495.229 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.042      ; 4.834      ;
; 2495.298 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.042      ; 4.765      ;
; 2495.480 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.042      ; 4.583      ;
; 2495.602 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.075     ; 4.344      ;
; 2495.763 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.133     ; 4.125      ;
; 2495.880 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.041     ; 4.100      ;
; 2495.882 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.041     ; 4.098      ;
; 2495.906 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.041     ; 4.074      ;
; 2495.908 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.041     ; 4.072      ;
; 2495.968 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.147      ; 4.200      ;
; 2495.993 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.147      ; 4.175      ;
; 2496.011 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.133     ; 3.877      ;
; 2496.064 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.055     ; 3.902      ;
; 2496.073 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.147      ; 4.095      ;
; 2496.098 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.147      ; 4.070      ;
; 2496.107 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.298     ; 3.616      ;
; 2496.108 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.298     ; 3.615      ;
; 2496.150 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.191      ; 4.062      ;
; 2496.174 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.133     ; 3.714      ;
; 2496.175 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.191      ; 4.037      ;
; 2496.188 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.055     ; 3.778      ;
; 2496.240 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2] ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.002      ; 3.783      ;
; 2496.282 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.041     ; 3.698      ;
; 2496.308 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.041     ; 3.672      ;
; 2496.367 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.066     ; 3.588      ;
; 2496.368 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.066     ; 3.587      ;
; 2496.370 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.055     ; 3.596      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]            ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_sck'                                                                                                                      ;
+-------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.203 ; spi_slave:spi_slave_rx_inst|rreg[15] ; spi_slave:spi_slave_rx_inst|rdata[16] ; spi_sck      ; spi_sck     ; 0.000        ; 0.388      ; 0.803      ;
; 0.204 ; spi_slave:spi_slave_rx_inst|rreg[14] ; spi_slave:spi_slave_rx_inst|rdata[15] ; spi_sck      ; spi_sck     ; 0.000        ; 0.388      ; 0.804      ;
; 0.205 ; spi_slave:spi_slave_rx_inst|rreg[23] ; spi_slave:spi_slave_rx_inst|rdata[24] ; spi_sck      ; spi_sck     ; 0.000        ; 0.857      ; 1.274      ;
; 0.234 ; spi_slave:spi_slave_rx_inst|rreg[36] ; spi_slave:spi_slave_rx_inst|rdata[37] ; spi_sck      ; spi_sck     ; 0.000        ; 0.795      ; 1.241      ;
; 0.241 ; spi_slave:spi_slave_rx_inst|rreg[31] ; spi_slave:spi_slave_rx_inst|rdata[32] ; spi_sck      ; spi_sck     ; 0.000        ; 0.795      ; 1.248      ;
; 0.246 ; spi_slave:spi_slave_rx_inst|rreg[33] ; spi_slave:spi_slave_rx_inst|rdata[34] ; spi_sck      ; spi_sck     ; 0.000        ; 0.795      ; 1.253      ;
; 0.399 ; spi_slave:spi_slave_rx_inst|rreg[10] ; spi_slave:spi_slave_rx_inst|rdata[11] ; spi_sck      ; spi_sck     ; 0.000        ; 0.388      ; 0.999      ;
; 0.418 ; spi_slave:spi_slave_rx_inst|rreg[16] ; spi_slave:spi_slave_rx_inst|rdata[17] ; spi_sck      ; spi_sck     ; 0.000        ; 0.388      ; 1.018      ;
; 0.419 ; spi_slave:spi_slave_rx_inst|rreg[12] ; spi_slave:spi_slave_rx_inst|rdata[13] ; spi_sck      ; spi_sck     ; 0.000        ; 0.403      ; 1.034      ;
; 0.472 ; spi_slave:spi_slave_rx_inst|rreg[17] ; spi_slave:spi_slave_rx_inst|rdata[18] ; spi_sck      ; spi_sck     ; 0.000        ; 0.135      ; 0.819      ;
; 0.472 ; spi_slave:spi_slave_rx_inst|rreg[4]  ; spi_slave:spi_slave_rx_inst|rdata[5]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.135      ; 0.819      ;
; 0.474 ; spi_slave:spi_slave_rx_inst|rreg[25] ; spi_slave:spi_slave_rx_inst|rdata[26] ; spi_sck      ; spi_sck     ; 0.000        ; 0.135      ; 0.821      ;
; 0.481 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[17] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.223      ; 3.946      ;
; 0.481 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[16] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.223      ; 3.946      ;
; 0.481 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[15] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.223      ; 3.946      ;
; 0.481 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[13] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.223      ; 3.946      ;
; 0.481 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[11] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.223      ; 3.946      ;
; 0.481 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[2]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.223      ; 3.946      ;
; 0.481 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[25] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.223      ; 3.946      ;
; 0.498 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[24] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.662      ; 4.402      ;
; 0.500 ; spi_slave:spi_slave_rx_inst|rreg[40] ; spi_slave:spi_slave_rx_inst|rdata[41] ; spi_sck      ; spi_sck     ; 0.000        ; 0.105      ; 0.817      ;
; 0.523 ; spi_slave:spi_slave_rx_inst|treg[27] ; spi_slave:spi_slave_rx_inst|treg[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.793      ;
; 0.524 ; spi_slave:spi_slave_rx_inst|treg[14] ; spi_slave:spi_slave_rx_inst|treg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; spi_slave:spi_slave_rx_inst|treg[10] ; spi_slave:spi_slave_rx_inst|treg[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.793      ;
; 0.525 ; spi_slave:spi_slave_rx_inst|treg[37] ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; spi_slave:spi_slave_rx_inst|treg[12] ; spi_slave:spi_slave_rx_inst|treg[13]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.795      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|treg[25] ; spi_slave:spi_slave_rx_inst|treg[26]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.796      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|treg[22] ; spi_slave:spi_slave_rx_inst|treg[23]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|treg[20] ; spi_slave:spi_slave_rx_inst|treg[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|treg[19] ; spi_slave:spi_slave_rx_inst|treg[20]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|treg[8]  ; spi_slave:spi_slave_rx_inst|treg[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|treg[0]  ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.794      ;
; 0.527 ; spi_slave:spi_slave_rx_inst|treg[21] ; spi_slave:spi_slave_rx_inst|treg[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.796      ;
; 0.527 ; spi_slave:spi_slave_rx_inst|treg[9]  ; spi_slave:spi_slave_rx_inst|treg[10]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.796      ;
; 0.528 ; spi_slave:spi_slave_rx_inst|rreg[37] ; spi_slave:spi_slave_rx_inst|rreg[38]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.793      ;
; 0.528 ; spi_slave:spi_slave_rx_inst|treg[6]  ; spi_slave:spi_slave_rx_inst|treg[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.795      ;
; 0.531 ; spi_slave:spi_slave_rx_inst|rreg[38] ; spi_slave:spi_slave_rx_inst|rreg[39]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.796      ;
; 0.537 ; spi_slave:spi_slave_rx_inst|rreg[14] ; spi_slave:spi_slave_rx_inst|rreg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.803      ;
; 0.538 ; spi_slave:spi_slave_rx_inst|rreg[15] ; spi_slave:spi_slave_rx_inst|rreg[16]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.804      ;
; 0.551 ; spi_slave:spi_slave_rx_inst|rreg[23] ; spi_slave:spi_slave_rx_inst|rreg[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.818      ;
; 0.553 ; spi_slave:spi_slave_rx_inst|rreg[41] ; spi_slave:spi_slave_rx_inst|rreg[42]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.819      ;
; 0.553 ; spi_slave:spi_slave_rx_inst|rreg[32] ; spi_slave:spi_slave_rx_inst|rreg[33]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.818      ;
; 0.553 ; spi_slave:spi_slave_rx_inst|rreg[21] ; spi_slave:spi_slave_rx_inst|rreg[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.818      ;
; 0.553 ; spi_slave:spi_slave_rx_inst|rreg[0]  ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.818      ;
; 0.553 ; spi_slave:spi_slave_rx_inst|rreg[34] ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.820      ;
; 0.554 ; spi_slave:spi_slave_rx_inst|rreg[5]  ; spi_slave:spi_slave_rx_inst|rreg[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.821      ;
; 0.555 ; spi_slave:spi_slave_rx_inst|rreg[12] ; spi_slave:spi_slave_rx_inst|rreg[13]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.820      ;
; 0.574 ; spi_slave:spi_slave_rx_inst|rreg[27] ; spi_slave:spi_slave_rx_inst|rdata[28] ; spi_sck      ; spi_sck     ; 0.000        ; 0.419      ; 1.205      ;
; 0.619 ; spi_slave:spi_slave_rx_inst|rreg[24] ; spi_slave:spi_slave_rx_inst|rdata[25] ; spi_sck      ; spi_sck     ; 0.000        ; 0.404      ; 1.235      ;
; 0.663 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[32] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.577      ; 4.482      ;
; 0.663 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[34] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.577      ; 4.482      ;
; 0.663 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[37] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.577      ; 4.482      ;
; 0.666 ; spi_slave:spi_slave_rx_inst|treg[23] ; spi_slave:spi_slave_rx_inst|treg[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.935      ;
; 0.668 ; spi_slave:spi_slave_rx_inst|rreg[20] ; spi_slave:spi_slave_rx_inst|rdata[21] ; spi_sck      ; spi_sck     ; 0.000        ; 0.135      ; 1.015      ;
; 0.668 ; spi_slave:spi_slave_rx_inst|treg[38] ; spi_slave:spi_slave_rx_inst|treg[39]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.938      ;
; 0.670 ; spi_slave:spi_slave_rx_inst|rreg[29] ; spi_slave:spi_slave_rx_inst|rdata[30] ; spi_sck      ; spi_sck     ; 0.000        ; 0.135      ; 1.017      ;
; 0.675 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[42] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.173      ; 4.090      ;
; 0.675 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[43] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.173      ; 4.090      ;
; 0.675 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[19] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.266      ; 4.183      ;
; 0.675 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[9]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.173      ; 4.090      ;
; 0.675 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[6]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.173      ; 4.090      ;
; 0.675 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[3]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.266      ; 4.183      ;
; 0.675 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[1]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.173      ; 4.090      ;
; 0.675 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[29] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.266      ; 4.183      ;
; 0.675 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[28] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.266      ; 4.183      ;
; 0.692 ; spi_slave:spi_slave_rx_inst|rreg[13] ; spi_slave:spi_slave_rx_inst|rreg[14]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.092      ; 0.996      ;
; 0.698 ; spi_slave:spi_slave_rx_inst|rreg[13] ; spi_slave:spi_slave_rx_inst|rdata[14] ; spi_sck      ; spi_sck     ; 0.000        ; 0.105      ; 1.015      ;
; 0.704 ; spi_slave:spi_slave_rx_inst|rreg[4]  ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.097      ; 1.013      ;
; 0.709 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[40] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.938      ; 3.889      ;
; 0.709 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[41] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.938      ; 3.889      ;
; 0.709 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[14] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.938      ; 3.889      ;
; 0.709 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[12] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.938      ; 3.889      ;
; 0.709 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[10] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.938      ; 3.889      ;
; 0.709 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[8]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.938      ; 3.889      ;
; 0.709 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[7]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.938      ; 3.889      ;
; 0.709 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[4]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.938      ; 3.889      ;
; 0.709 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[0]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.938      ; 3.889      ;
; 0.709 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[22] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.938      ; 3.889      ;
; 0.709 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[23] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.938      ; 3.889      ;
; 0.709 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[33] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.938      ; 3.889      ;
; 0.709 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[35] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.938      ; 3.889      ;
; 0.711 ; spi_slave:spi_slave_rx_inst|rreg[11] ; spi_slave:spi_slave_rx_inst|rdata[12] ; spi_sck      ; spi_sck     ; 0.000        ; 0.103      ; 1.026      ;
; 0.717 ; spi_slave:spi_slave_rx_inst|nb[6]    ; spi_slave:spi_slave_rx_inst|nb[6]     ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.978      ;
; 0.717 ; spi_slave:spi_slave_rx_inst|treg[26] ; spi_slave:spi_slave_rx_inst|treg[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.987      ;
; 0.729 ; spi_slave:spi_slave_rx_inst|rreg[36] ; spi_slave:spi_slave_rx_inst|rreg[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.994      ;
; 0.736 ; spi_slave:spi_slave_rx_inst|rreg[10] ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 1.002      ;
; 0.741 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rreg[16]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.912      ; 3.895      ;
; 0.741 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rreg[15]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.912      ; 3.895      ;
; 0.741 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rreg[14]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.912      ; 3.895      ;
; 0.741 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.912      ; 3.895      ;
; 0.741 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rreg[10]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.912      ; 3.895      ;
; 0.741 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rreg[7]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.912      ; 3.895      ;
; 0.741 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rreg[2]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.912      ; 3.895      ;
; 0.741 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rreg[41]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.912      ; 3.895      ;
; 0.741 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rreg[42]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.912      ; 3.895      ;
; 0.751 ; spi_slave:spi_slave_rx_inst|rreg[8]  ; spi_slave:spi_slave_rx_inst|rreg[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 1.018      ;
; 0.752 ; spi_slave:spi_slave_rx_inst|rreg[30] ; spi_slave:spi_slave_rx_inst|rreg[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 1.017      ;
; 0.752 ; spi_slave:spi_slave_rx_inst|rreg[24] ; spi_slave:spi_slave_rx_inst|rreg[25]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 1.019      ;
; 0.755 ; spi_slave:spi_slave_rx_inst|rreg[11] ; spi_slave:spi_slave_rx_inst|rreg[12]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.062      ; 1.029      ;
; 0.763 ; spi_slave:spi_slave_rx_inst|treg[16] ; spi_slave:spi_slave_rx_inst|treg[17]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 1.033      ;
+-------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.274 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.332      ; 0.818      ;
; 0.458 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.133      ; 0.803      ;
; 0.465 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.133      ; 0.810      ;
; 0.485 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.486 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.113      ; 0.811      ;
; 0.507 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.776      ;
; 0.508 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.778      ;
; 0.510 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.780      ;
; 0.534 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.332      ; 1.078      ;
; 0.534 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.804      ;
; 0.536 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.805      ;
; 0.540 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.810      ;
; 0.550 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.819      ;
; 0.550 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.819      ;
; 0.551 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.818      ;
; 0.573 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.041      ; 0.826      ;
; 0.575 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.340      ; 1.169      ;
; 0.582 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.332      ; 1.126      ;
; 0.596 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.334      ; 1.184      ;
; 0.618 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.338      ; 1.210      ;
; 0.627 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.338      ; 1.219      ;
; 0.631 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.308      ; 1.193      ;
; 0.640 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.332      ; 1.184      ;
; 0.646 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.916      ;
; 0.648 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.918      ;
; 0.650 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.920      ;
; 0.651 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.334      ; 1.239      ;
; 0.651 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.920      ;
; 0.670 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.041      ; 0.923      ;
; 0.677 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.277      ; 1.208      ;
; 0.683 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.277      ; 1.214      ;
; 0.688 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.958      ;
; 0.692 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.962      ;
; 0.706 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.976      ;
; 0.707 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.977      ;
; 0.712 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.981      ;
; 0.714 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.041      ; 0.967      ;
; 0.734 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.133      ; 1.079      ;
; 0.748 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.041      ; 1.001      ;
; 0.762 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.032      ;
; 0.764 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.034      ;
; 0.765 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.035      ;
; 0.765 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.034      ;
; 0.770 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.081      ; 1.063      ;
; 0.770 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.113      ; 1.095      ;
; 0.771 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.493      ; 1.518      ;
; 0.776 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.493      ; 1.523      ;
; 0.783 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.053      ;
; 0.784 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.113      ; 1.109      ;
; 0.785 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.055      ;
; 0.790 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.002     ; 1.000      ;
; 0.800 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 1.068      ;
; 0.802 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 1.070      ;
; 0.802 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.041      ; 1.055      ;
; 0.805 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 1.073      ;
; 0.806 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.452      ; 1.512      ;
; 0.807 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.135      ; 1.196      ;
; 0.807 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 1.075      ;
; 0.814 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.224     ; 0.802      ;
; 0.818 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.087      ;
; 0.821 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 1.089      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                         ;
+-------+---------------------------------------+-----------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                     ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-----------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.362 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx_freq[0][26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.424      ; 1.028      ;
; 0.583 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx_freq[0][18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.424      ; 1.249      ;
; 0.777 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx_freq[0][22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.405      ; 1.424      ;
; 0.831 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx_freq[0][23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.405      ; 1.478      ;
; 0.852 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                      ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.417      ; 1.511      ;
; 0.913 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx_freq[0][25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.132      ; 1.287      ;
; 0.955 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx_freq[0][20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.425      ; 1.622      ;
; 0.961 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx_freq[0][30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.424      ; 1.627      ;
; 0.974 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx_freq[0][10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.409      ; 1.625      ;
; 0.979 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx_freq[0][5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.425      ; 1.646      ;
; 0.979 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx_freq[3][7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.409      ; 1.630      ;
; 1.022 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx_freq[0][14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.405      ; 1.669      ;
; 1.031 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx_freq[0][7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.404      ; 1.677      ;
; 1.082 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx_freq[0][6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.179      ; 1.503      ;
; 1.091 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx_freq[0][27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.425      ; 1.758      ;
; 1.094 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx_freq[0][9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.179      ; 1.515      ;
; 1.096 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx_freq[0][1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.183      ; 1.521      ;
; 1.099 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx_freq[0][28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.091      ; 1.432      ;
; 1.111 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx_freq[0][19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.091      ; 1.444      ;
; 1.145 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                      ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.397      ; 1.784      ;
; 1.160 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx_freq[0][0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.273      ; 1.242      ;
; 1.176 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx_freq[1][30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.424      ; 1.842      ;
; 1.192 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx_freq[0][0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.404      ; 1.838      ;
; 1.196 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx_freq[0][4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.273      ; 1.278      ;
; 1.206 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx_freq[0][12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.405      ; 1.853      ;
; 1.212 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                      ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.212     ; 1.242      ;
; 1.221 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx_freq[3][23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.404      ; 1.867      ;
; 1.221 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx_freq[2][23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.404      ; 1.867      ;
; 1.221 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx_freq[0][8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.273      ; 1.303      ;
; 1.232 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx_freq[0][4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.405      ; 1.879      ;
; 1.235 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx_freq[1][4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.405      ; 1.882      ;
; 1.298 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                      ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.397      ; 1.937      ;
; 1.301 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx_freq[1][8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.406      ; 1.949      ;
; 1.305 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx_freq[0][8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.406      ; 1.953      ;
; 1.310 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx_freq[3][1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.178      ; 1.730      ;
; 1.314 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx_freq[2][1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.178      ; 1.734      ;
; 1.330 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx_freq[0][15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.131      ; 1.703      ;
; 1.350 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx_freq[1][29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.588      ; 2.180      ;
; 1.355 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx_freq[2][4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.412      ; 2.009      ;
; 1.400 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx_freq[0][11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.131      ; 1.773      ;
; 1.403 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx_freq[3][20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.429      ; 2.074      ;
; 1.412 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx_freq[3][9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.048      ; 1.269      ;
; 1.413 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx_freq[1][23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.403      ; 2.058      ;
; 1.414 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx_freq[0][11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.000      ; 1.223      ;
; 1.414 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx_speed[1]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.401      ; 2.057      ;
; 1.430 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx_freq[3][27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.426      ; 2.098      ;
; 1.431 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx_freq[2][27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.426      ; 2.099      ;
; 1.433 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx_freq[0][7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.273      ; 1.515      ;
; 1.434 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx_freq[1][27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.427      ; 2.103      ;
; 1.437 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx_freq[0][2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.000      ; 1.246      ;
; 1.444 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx_freq[1][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.424      ; 2.110      ;
; 1.446 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx_freq[2][26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.425      ; 2.113      ;
; 1.449 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx_freq[3][26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.425      ; 2.116      ;
; 1.449 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx_freq[0][10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.273      ; 1.531      ;
; 1.453 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx_freq[0][5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.293      ; 1.555      ;
; 1.459 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx_freq[0][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.426      ; 2.127      ;
; 1.463 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx_freq[0][31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.426      ; 2.131      ;
; 1.465 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx_freq[1][26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.423      ; 2.130      ;
; 1.468 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx_freq[0][16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.000      ; 1.277      ;
; 1.469 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx_freq[3][30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.424      ; 2.135      ;
; 1.470 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx_freq[3][10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.406      ; 2.118      ;
; 1.471 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx_freq[2][30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.424      ; 2.137      ;
; 1.476 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx_freq[0][15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.000      ; 1.285      ;
; 1.483 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx_freq[3][22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.405      ; 2.130      ;
; 1.489 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx_freq[1][11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.586      ; 2.317      ;
; 1.490 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx_freq[0][14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.273      ; 1.572      ;
; 1.499 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx_freq[3][8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.404      ; 2.145      ;
; 1.500 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx_freq[2][22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.404      ; 2.146      ;
; 1.507 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                      ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.201     ; 1.548      ;
; 1.515 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx_freq[3][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.426      ; 2.183      ;
; 1.516 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx_freq[2][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.426      ; 2.184      ;
; 1.516 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx_freq[1][9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.633      ; 2.391      ;
; 1.516 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx_freq[0][17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.000      ; 1.325      ;
; 1.519 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx_freq[3][12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.404      ; 2.165      ;
; 1.521 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx_freq[0][29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.092      ; 1.855      ;
; 1.526 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx_freq[2][25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.131      ; 1.899      ;
; 1.530 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx_freq[3][25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.131      ; 1.903      ;
; 1.535 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx_speed[0]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.401      ; 2.178      ;
; 1.539 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx_freq[0][17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.131      ; 1.912      ;
; 1.543 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx_freq[1][25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.130      ; 1.915      ;
; 1.545 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx_freq[1][10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.408      ; 2.195      ;
; 1.546 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx_freq[2][10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.408      ; 2.196      ;
; 1.546 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx_freq[3][14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.403      ; 2.191      ;
; 1.554 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx_freq[1][5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.432      ; 2.228      ;
; 1.554 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx_freq[2][5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.432      ; 2.228      ;
; 1.558 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx_freq[3][4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.404      ; 2.204      ;
; 1.563 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx_freq[3][18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.429      ; 2.234      ;
; 1.564 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx_freq[1][14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.942      ; 2.748      ;
; 1.573 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx_freq[0][3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.091      ; 1.906      ;
; 1.581 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx_freq[3][11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.132      ; 1.955      ;
; 1.581 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx_freq[2][11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.132      ; 1.955      ;
; 1.590 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx_freq[3][5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.424      ; 2.256      ;
; 1.591 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx_freq[2][8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.412      ; 2.245      ;
; 1.592 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx_freq[2][29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.589      ; 2.423      ;
; 1.597 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx_freq[0][13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.131      ; 1.970      ;
; 1.610 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx_freq[3][15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.130      ; 1.982      ;
; 1.628 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx_freq[3][0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.404      ; 2.274      ;
; 1.632 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx_freq[2][0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.921      ; 2.795      ;
; 1.648 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx_freq[0][12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.273      ; 1.730      ;
; 1.671 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx_freq[1][16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.669      ; 2.582      ;
+-------+---------------------------------------+-----------------------------+--------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.393 ; receiver:NRX[3].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[4]                        ; receiver:NRX[3].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[4]                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.222      ; 0.827      ;
; 0.449 ; receiver:NRX[3].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[35]                       ; receiver:NRX[3].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[35]                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.166      ; 0.827      ;
; 0.449 ; receiver:NRX[3].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[36]                       ; receiver:NRX[3].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[36]                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.166      ; 0.827      ;
; 0.455 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[7]                                                 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.498      ; 1.207      ;
; 0.457 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity6a[0]                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.167      ; 0.836      ;
; 0.460 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[3]                                                 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.745      ; 1.459      ;
; 0.485 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[3]                                                                                    ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[3]                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[1]                                                                                    ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[1]                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|waddr[0]                                                                                     ; receiver:NRX[0].receiver_inst|firX8R8:fir2|waddr[0]                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.495 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.104      ; 0.811      ;
; 0.502 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[1]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.105      ; 0.819      ;
; 0.508 ; receiver:NRX[2].receiver_inst|cordic:cordic_inst|Z[12][1]                                                                               ; receiver:NRX[2].receiver_inst|cordic:cordic_inst|Z[13][2]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.777      ;
; 0.510 ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Z[8][6]                                                                                ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Z[9][6]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.778      ;
; 0.512 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity6a[0]                ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity5                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.778      ;
; 0.513 ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|Z[12][0]                                                                               ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|Z[13][2]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.779      ;
; 0.516 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[1]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.101      ; 0.829      ;
; 0.516 ; receiver:NRX[1].receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[24]                                         ; receiver:NRX[1].receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[24]                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.271      ; 0.999      ;
; 0.520 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[2]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.105      ; 0.837      ;
; 0.524 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[9] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[9] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[9] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Z[2][0]                                                                                ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Z[3][0]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.525 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[1] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[3] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[3] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[7] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[1] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[2] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[8] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[9] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; receiver:NRX[1].receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[20]                                         ; receiver:NRX[1].receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[20]                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.271      ; 1.008      ;
; 0.526 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[5] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[9] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[9] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_10mhz'                                                                                                                                               ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.454 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.456 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.078      ; 0.746      ;
; 0.468 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.078      ; 0.758      ;
; 0.468 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.078      ; 0.758      ;
; 0.527 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.078      ; 0.817      ;
; 0.591 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.078      ; 0.881      ;
; 0.592 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.078      ; 0.882      ;
; 0.593 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.078      ; 0.883      ;
; 0.593 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.078      ; 0.883      ;
; 0.596 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.078      ; 0.886      ;
; 0.702 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.993      ;
; 0.702 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.993      ;
; 0.702 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.993      ;
; 0.703 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.994      ;
; 0.703 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.994      ;
; 0.737 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.737 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.737 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.738 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.029      ;
; 0.738 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.029      ;
; 0.739 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.030      ;
; 0.739 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.030      ;
; 0.740 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.741 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.742 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.033      ;
; 0.742 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.033      ;
; 0.742 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.033      ;
; 0.742 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.033      ;
; 0.743 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.034      ;
; 0.745 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.036      ;
; 0.745 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.036      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.749 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.040      ;
; 0.750 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.041      ;
; 0.751 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.042      ;
; 0.751 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.042      ;
; 0.752 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.043      ;
; 0.761 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.053      ;
; 0.764 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.055      ;
; 0.765 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.078      ; 1.056      ;
; 0.766 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; counter[22]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.058      ;
; 0.774 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.078      ; 1.064      ;
; 0.774 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.078      ; 1.064      ;
; 0.775 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.078      ; 1.065      ;
; 0.782 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.074      ;
; 0.783 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.075      ;
; 0.786 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.078      ; 1.076      ;
; 0.793 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.078      ; 1.083      ;
; 0.798 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.078      ; 1.088      ;
; 0.800 ; ad9866:ad9866_inst|dut1_pc[0]                      ; ad9866:ad9866_inst|dut1_pc[0]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.078      ; 1.090      ;
; 0.802 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.078      ; 1.092      ;
; 0.905 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.196      ;
; 0.910 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.202      ;
; 0.916 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.207      ;
; 0.940 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.078      ; 1.230      ;
; 1.092 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.383      ;
; 1.092 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.383      ;
; 1.093 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.093 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.093 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.094 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.077      ; 1.383      ;
; 1.094 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.385      ;
; 1.094 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.385      ;
; 1.094 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.385      ;
; 1.095 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.386      ;
; 1.095 ; counter[21]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.386      ;
; 1.100 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.391      ;
; 1.101 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; counter[12]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.392      ;
; 1.101 ; counter[2]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.392      ;
; 1.101 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.393      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_clk'                                                                                                            ;
+--------+--------------+----------------+-----------------+------------+------------+-------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock      ; Clock Edge ; Target                                                                        ;
+--------+--------------+----------------+-----------------+------------+------------+-------------------------------------------------------------------------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate       ; ad9866_clk ; Rise       ; ad9866_rxclk                                                                  ;
; -2.123 ; 13.563       ; 15.686         ; Port Rate       ; ad9866_clk ; Rise       ; ad9866_txclk                                                                  ;
; 6.177  ; 6.578        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[0]~_Duplicate_2  ;
; 6.177  ; 6.578        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[10]~_Duplicate_2 ;
; 6.177  ; 6.578        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[11]~_Duplicate_2 ;
; 6.177  ; 6.578        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[12]~_Duplicate_2 ;
; 6.177  ; 6.578        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[13]~_Duplicate_2 ;
; 6.177  ; 6.578        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[14]~_Duplicate_2 ;
; 6.177  ; 6.578        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[15]~_Duplicate_2 ;
; 6.177  ; 6.578        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[16]~_Duplicate_2 ;
; 6.177  ; 6.578        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[17]~_Duplicate_2 ;
; 6.177  ; 6.578        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[1]~_Duplicate_2  ;
; 6.177  ; 6.578        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[2]~_Duplicate_2  ;
; 6.177  ; 6.578        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[3]~_Duplicate_2  ;
; 6.177  ; 6.578        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[4]~_Duplicate_2  ;
; 6.177  ; 6.578        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[5]~_Duplicate_2  ;
; 6.177  ; 6.578        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[6]~_Duplicate_2  ;
; 6.177  ; 6.578        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[7]~_Duplicate_2  ;
; 6.177  ; 6.578        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[8]~_Duplicate_2  ;
; 6.177  ; 6.578        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[9]~_Duplicate_2  ;
; 6.177  ; 6.578        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|reg_q[18]                 ;
; 6.177  ; 6.578        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|reg_q[19]                 ;
; 6.177  ; 6.578        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|reg_q[20]                 ;
; 6.177  ; 6.578        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|reg_q[21]                 ;
; 6.177  ; 6.578        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|reg_q[22]                 ;
; 6.177  ; 6.578        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|reg_q[23]                 ;
; 6.177  ; 6.578        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|reg_q[24]                 ;
; 6.177  ; 6.578        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|reg_q[25]                 ;
; 6.177  ; 6.578        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|reg_q[26]                 ;
; 6.177  ; 6.578        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|reg_q[27]                 ;
; 6.177  ; 6.578        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|reg_q[28]                 ;
; 6.177  ; 6.578        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|reg_q[29]                 ;
; 6.177  ; 6.578        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|reg_q[30]                 ;
; 6.177  ; 6.578        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|reg_q[31]                 ;
; 6.177  ; 6.578        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|reg_q[32]                 ;
; 6.177  ; 6.578        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|reg_q[33]                 ;
; 6.177  ; 6.578        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|reg_q[34]                 ;
; 6.177  ; 6.578        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|reg_q[35]                 ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[0]~_Duplicate_5  ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[10]~_Duplicate_5 ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[11]~_Duplicate_5 ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[12]~_Duplicate_5 ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[13]~_Duplicate_5 ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[14]~_Duplicate_5 ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[15]~_Duplicate_5 ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[16]~_Duplicate_5 ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[17]~_Duplicate_5 ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[1]~_Duplicate_5  ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[2]~_Duplicate_5  ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[3]~_Duplicate_5  ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[4]~_Duplicate_5  ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[5]~_Duplicate_5  ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[6]~_Duplicate_5  ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[7]~_Duplicate_5  ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[8]~_Duplicate_5  ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[9]~_Duplicate_5  ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|reg_q[0]                  ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|reg_q[10]                 ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|reg_q[11]                 ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|reg_q[12]                 ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|reg_q[13]                 ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|reg_q[14]                 ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|reg_q[15]                 ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|reg_q[16]                 ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|reg_q[17]                 ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|reg_q[1]                  ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|reg_q[2]                  ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|reg_q[3]                  ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|reg_q[4]                  ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|reg_q[5]                  ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|reg_q[6]                  ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|reg_q[7]                  ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|reg_q[8]                  ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|reg_q[9]                  ;
; 6.187  ; 6.588        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[0]~_Duplicate_6  ;
; 6.187  ; 6.588        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[10]~_Duplicate_6 ;
; 6.187  ; 6.588        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[11]~_Duplicate_6 ;
; 6.187  ; 6.588        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[12]~_Duplicate_6 ;
; 6.187  ; 6.588        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[13]~_Duplicate_6 ;
; 6.187  ; 6.588        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[14]~_Duplicate_6 ;
; 6.187  ; 6.588        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[15]~_Duplicate_6 ;
; 6.187  ; 6.588        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[16]~_Duplicate_6 ;
; 6.187  ; 6.588        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[17]~_Duplicate_6 ;
; 6.187  ; 6.588        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_6  ;
; 6.187  ; 6.588        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_6  ;
; 6.187  ; 6.588        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_6  ;
; 6.187  ; 6.588        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_6  ;
; 6.187  ; 6.588        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[5]~_Duplicate_6  ;
; 6.187  ; 6.588        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[6]~_Duplicate_6  ;
; 6.187  ; 6.588        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[7]~_Duplicate_6  ;
; 6.187  ; 6.588        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[8]~_Duplicate_6  ;
; 6.187  ; 6.588        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[9]~_Duplicate_6  ;
; 6.187  ; 6.588        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[3].receiver_inst|firX8R8:fir2|fir256:C|reg_q[0]                  ;
; 6.187  ; 6.588        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[3].receiver_inst|firX8R8:fir2|fir256:C|reg_q[10]                 ;
; 6.187  ; 6.588        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[3].receiver_inst|firX8R8:fir2|fir256:C|reg_q[11]                 ;
; 6.187  ; 6.588        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[3].receiver_inst|firX8R8:fir2|fir256:C|reg_q[12]                 ;
; 6.187  ; 6.588        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[3].receiver_inst|firX8R8:fir2|fir256:C|reg_q[13]                 ;
; 6.187  ; 6.588        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[3].receiver_inst|firX8R8:fir2|fir256:C|reg_q[14]                 ;
; 6.187  ; 6.588        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[3].receiver_inst|firX8R8:fir2|fir256:C|reg_q[15]                 ;
; 6.187  ; 6.588        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[3].receiver_inst|firX8R8:fir2|fir256:C|reg_q[16]                 ;
+--------+--------------+----------------+-----------------+------------+------------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_rxclk'                                     ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate ; ad9866_rxclk ; Rise       ; ad9866_rxclk ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_txclk'                                     ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate ; ad9866_txclk ; Rise       ; ad9866_txclk ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_sck'                                                                     ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------+
; 31.677 ; 31.897       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[32] ;
; 31.677 ; 31.897       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[34] ;
; 31.677 ; 31.897       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[37] ;
; 31.701 ; 31.921       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[24] ;
; 31.710 ; 31.930       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[11] ;
; 31.710 ; 31.930       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[13] ;
; 31.710 ; 31.930       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[15] ;
; 31.710 ; 31.930       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[16] ;
; 31.710 ; 31.930       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[17] ;
; 31.710 ; 31.930       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[25] ;
; 31.710 ; 31.930       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[2]  ;
; 31.718 ; 31.938       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[25]  ;
; 31.718 ; 31.938       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[26]  ;
; 31.718 ; 31.938       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[27]  ;
; 31.718 ; 31.938       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[28]  ;
; 31.718 ; 31.938       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[29]  ;
; 31.721 ; 31.941       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[10]  ;
; 31.721 ; 31.941       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[11]  ;
; 31.721 ; 31.941       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[8]   ;
; 31.721 ; 31.941       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[9]   ;
; 31.723 ; 31.943       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[18]  ;
; 31.725 ; 31.945       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[19]  ;
; 31.725 ; 31.945       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[20]  ;
; 31.725 ; 31.945       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[21]  ;
; 31.725 ; 31.945       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[22]  ;
; 31.725 ; 31.945       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[23]  ;
; 31.725 ; 31.945       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[24]  ;
; 31.727 ; 31.947       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[5]   ;
; 31.727 ; 31.947       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[6]   ;
; 31.727 ; 31.947       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[7]   ;
; 31.728 ; 31.948       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[19] ;
; 31.728 ; 31.948       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[28] ;
; 31.728 ; 31.948       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[29] ;
; 31.728 ; 31.948       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[3]  ;
; 31.728 ; 31.948       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[0]   ;
; 31.728 ; 31.948       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[1]   ;
; 31.728 ; 31.948       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[2]   ;
; 31.728 ; 31.948       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[3]   ;
; 31.728 ; 31.948       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[4]   ;
; 31.733 ; 31.953       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[1]  ;
; 31.733 ; 31.953       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[42] ;
; 31.733 ; 31.953       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[43] ;
; 31.733 ; 31.953       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[6]  ;
; 31.733 ; 31.953       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[9]  ;
; 31.733 ; 31.953       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[12]  ;
; 31.733 ; 31.953       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[13]  ;
; 31.733 ; 31.953       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[14]  ;
; 31.733 ; 31.953       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[15]  ;
; 31.733 ; 31.953       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[16]  ;
; 31.733 ; 31.953       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[17]  ;
; 31.739 ; 31.959       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[0]     ;
; 31.739 ; 31.959       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[1]     ;
; 31.739 ; 31.959       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[2]     ;
; 31.739 ; 31.959       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[3]     ;
; 31.739 ; 31.959       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[4]     ;
; 31.739 ; 31.959       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[5]     ;
; 31.739 ; 31.959       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[6]     ;
; 31.743 ; 31.963       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[30]  ;
; 31.743 ; 31.963       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[31]  ;
; 31.743 ; 31.963       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[32]  ;
; 31.743 ; 31.963       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[34]  ;
; 31.743 ; 31.963       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[35]  ;
; 31.747 ; 31.967       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[43]  ;
; 31.747 ; 31.967       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[44]  ;
; 31.747 ; 31.967       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[45]  ;
; 31.747 ; 31.967       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[46]  ;
; 31.747 ; 31.967       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[47]  ;
; 31.750 ; 31.970       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[33]  ;
; 31.750 ; 31.970       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[37]  ;
; 31.750 ; 31.970       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[38]  ;
; 31.750 ; 31.970       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[39]  ;
; 31.753 ; 31.973       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[40]  ;
; 31.753 ; 31.973       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[41]  ;
; 31.758 ; 31.978       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[0]   ;
; 31.758 ; 31.978       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[1]   ;
; 31.758 ; 31.978       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[21]  ;
; 31.758 ; 31.978       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[22]  ;
; 31.758 ; 31.978       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[30]  ;
; 31.758 ; 31.978       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[31]  ;
; 31.758 ; 31.978       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[32]  ;
; 31.758 ; 31.978       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[33]  ;
; 31.758 ; 31.978       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[36]  ;
; 31.758 ; 31.978       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[37]  ;
; 31.758 ; 31.978       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[38]  ;
; 31.758 ; 31.978       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[39]  ;
; 31.761 ; 31.981       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[36]  ;
; 31.763 ; 31.983       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[42]  ;
; 31.767 ; 31.987       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[18]  ;
; 31.774 ; 31.994       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[17]  ;
; 31.774 ; 31.994       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[20]  ;
; 31.774 ; 31.994       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[23]  ;
; 31.774 ; 31.994       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[24]  ;
; 31.774 ; 31.994       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[25]  ;
; 31.774 ; 31.994       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[29]  ;
; 31.774 ; 31.994       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[4]   ;
; 31.775 ; 31.995       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[19]  ;
; 31.775 ; 31.995       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[26]  ;
; 31.775 ; 31.995       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[27]  ;
; 31.775 ; 31.995       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[28]  ;
; 31.777 ; 31.997       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[12]  ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_10mhz'                                                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+
; 49.757 ; 49.945       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[0]  ;
; 49.757 ; 49.945       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[10] ;
; 49.757 ; 49.945       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[11] ;
; 49.757 ; 49.945       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[1]  ;
; 49.757 ; 49.945       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[2]  ;
; 49.757 ; 49.945       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[3]  ;
; 49.757 ; 49.945       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[4]  ;
; 49.757 ; 49.945       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[5]  ;
; 49.757 ; 49.945       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[6]  ;
; 49.757 ; 49.945       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[7]  ;
; 49.757 ; 49.945       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[8]  ;
; 49.757 ; 49.945       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[9]  ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[0]                      ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[1]                      ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[2]                      ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[3]                      ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[4]                      ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[5]                      ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[0]                    ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[10]                   ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[12]                                        ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[13]                                        ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[14]                                        ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[15]                                        ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[16]                                        ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[17]                                        ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[18]                                        ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[19]                                        ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[20]                                        ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[21]                                        ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[22]                                        ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[23]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[14]                   ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[15]                   ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[1]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[2]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[3]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[4]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[5]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[6]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[7]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[8]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[9]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[0]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[10]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[11]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[1]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[2]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[3]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[4]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[5]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[6]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[7]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[8]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[9]                                         ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[0]                ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[1]                ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[2]                ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[3]                ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[11]                   ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[12]                   ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[13]                   ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_state.1                    ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sclk                            ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sen_n                           ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset             ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[12] ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[13] ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[14] ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[15] ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[16] ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[17] ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[18] ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[19] ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[20] ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[21] ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[22] ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[23] ;
; 49.829 ; 50.049       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset             ;
; 49.830 ; 50.050       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[0]                ;
; 49.830 ; 50.050       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[1]                ;
; 49.830 ; 50.050       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[2]                ;
; 49.830 ; 50.050       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[3]                ;
; 49.830 ; 50.050       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[11]                   ;
; 49.830 ; 50.050       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[12]                   ;
; 49.830 ; 50.050       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[13]                   ;
; 49.830 ; 50.050       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_state.1                    ;
; 49.830 ; 50.050       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sclk                            ;
; 49.830 ; 50.050       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sen_n                           ;
; 49.830 ; 50.050       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[12] ;
; 49.830 ; 50.050       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[13] ;
; 49.830 ; 50.050       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[14] ;
; 49.830 ; 50.050       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[15] ;
; 49.830 ; 50.050       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[16] ;
; 49.830 ; 50.050       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[17] ;
; 49.830 ; 50.050       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[18] ;
; 49.830 ; 50.050       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[19] ;
; 49.830 ; 50.050       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[20] ;
; 49.830 ; 50.050       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[21] ;
; 49.830 ; 50.050       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[22] ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'                                                ;
+----------+--------------+----------------+------------------+----------------------------------+------------+----------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target         ;
+----------+--------------+----------------+------------------+----------------------------------+------------+----------------+
; 1249.515 ; 1249.916     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][0]  ;
; 1249.515 ; 1249.916     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][10] ;
; 1249.515 ; 1249.916     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][11] ;
; 1249.515 ; 1249.916     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][12] ;
; 1249.515 ; 1249.916     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][13] ;
; 1249.515 ; 1249.916     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][14] ;
; 1249.515 ; 1249.916     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][15] ;
; 1249.515 ; 1249.916     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][16] ;
; 1249.515 ; 1249.916     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][17] ;
; 1249.515 ; 1249.916     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][1]  ;
; 1249.515 ; 1249.916     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][2]  ;
; 1249.515 ; 1249.916     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][3]  ;
; 1249.515 ; 1249.916     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][4]  ;
; 1249.515 ; 1249.916     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][5]  ;
; 1249.515 ; 1249.916     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][6]  ;
; 1249.515 ; 1249.916     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][7]  ;
; 1249.515 ; 1249.916     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][8]  ;
; 1249.515 ; 1249.916     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][9]  ;
; 1249.515 ; 1249.916     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][0]  ;
; 1249.515 ; 1249.916     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][10] ;
; 1249.515 ; 1249.916     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][11] ;
; 1249.515 ; 1249.916     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][12] ;
; 1249.515 ; 1249.916     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][13] ;
; 1249.515 ; 1249.916     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][14] ;
; 1249.515 ; 1249.916     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][15] ;
; 1249.515 ; 1249.916     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][16] ;
; 1249.515 ; 1249.916     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][17] ;
; 1249.515 ; 1249.916     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][1]  ;
; 1249.515 ; 1249.916     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][2]  ;
; 1249.515 ; 1249.916     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][3]  ;
; 1249.515 ; 1249.916     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][4]  ;
; 1249.515 ; 1249.916     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][5]  ;
; 1249.515 ; 1249.916     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][6]  ;
; 1249.515 ; 1249.916     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][7]  ;
; 1249.515 ; 1249.916     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][8]  ;
; 1249.515 ; 1249.916     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][9]  ;
; 1249.566 ; 1249.967     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][0]  ;
; 1249.566 ; 1249.967     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][10] ;
; 1249.566 ; 1249.967     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][11] ;
; 1249.566 ; 1249.967     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][12] ;
; 1249.566 ; 1249.967     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][13] ;
; 1249.566 ; 1249.967     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][14] ;
; 1249.566 ; 1249.967     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][15] ;
; 1249.566 ; 1249.967     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][16] ;
; 1249.566 ; 1249.967     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][17] ;
; 1249.566 ; 1249.967     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][1]  ;
; 1249.566 ; 1249.967     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][2]  ;
; 1249.566 ; 1249.967     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][3]  ;
; 1249.566 ; 1249.967     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][4]  ;
; 1249.566 ; 1249.967     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][5]  ;
; 1249.566 ; 1249.967     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][6]  ;
; 1249.566 ; 1249.967     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][7]  ;
; 1249.566 ; 1249.967     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][8]  ;
; 1249.566 ; 1249.967     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][9]  ;
; 1249.566 ; 1249.967     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][0]  ;
; 1249.566 ; 1249.967     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][10] ;
; 1249.566 ; 1249.967     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][11] ;
; 1249.566 ; 1249.967     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][12] ;
; 1249.566 ; 1249.967     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][13] ;
; 1249.566 ; 1249.967     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][14] ;
; 1249.566 ; 1249.967     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][15] ;
; 1249.566 ; 1249.967     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][16] ;
; 1249.566 ; 1249.967     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][17] ;
; 1249.566 ; 1249.967     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][1]  ;
; 1249.566 ; 1249.967     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][2]  ;
; 1249.566 ; 1249.967     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][3]  ;
; 1249.566 ; 1249.967     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][4]  ;
; 1249.566 ; 1249.967     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][5]  ;
; 1249.566 ; 1249.967     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][6]  ;
; 1249.566 ; 1249.967     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][7]  ;
; 1249.566 ; 1249.967     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][8]  ;
; 1249.566 ; 1249.967     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][9]  ;
; 1249.613 ; 1250.014     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][0]  ;
; 1249.613 ; 1250.014     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][10] ;
; 1249.613 ; 1250.014     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][11] ;
; 1249.613 ; 1250.014     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][12] ;
; 1249.613 ; 1250.014     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][13] ;
; 1249.613 ; 1250.014     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][14] ;
; 1249.613 ; 1250.014     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][15] ;
; 1249.613 ; 1250.014     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][16] ;
; 1249.613 ; 1250.014     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][17] ;
; 1249.613 ; 1250.014     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][1]  ;
; 1249.613 ; 1250.014     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][2]  ;
; 1249.613 ; 1250.014     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][3]  ;
; 1249.613 ; 1250.014     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][4]  ;
; 1249.613 ; 1250.014     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][5]  ;
; 1249.613 ; 1250.014     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][6]  ;
; 1249.613 ; 1250.014     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][7]  ;
; 1249.613 ; 1250.014     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][8]  ;
; 1249.613 ; 1250.014     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][9]  ;
; 1249.613 ; 1250.014     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][0]  ;
; 1249.613 ; 1250.014     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][10] ;
; 1249.613 ; 1250.014     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][11] ;
; 1249.613 ; 1250.014     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][12] ;
; 1249.613 ; 1250.014     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][13] ;
; 1249.613 ; 1250.014     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][14] ;
; 1249.613 ; 1250.014     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][15] ;
; 1249.613 ; 1250.014     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][16] ;
; 1249.613 ; 1250.014     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][17] ;
; 1249.613 ; 1250.014     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][1]  ;
+----------+--------------+----------------+------------------+----------------------------------+------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_ce0'                                                                                                                                                                        ;
+----------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                 ;
+----------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 1249.643 ; 1249.831     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ;
; 1249.694 ; 1249.929     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ;
; 1249.694 ; 1249.929     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]                          ;
; 1249.694 ; 1249.929     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ;
; 1249.694 ; 1249.929     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]                          ;
; 1249.694 ; 1249.929     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]                          ;
; 1249.694 ; 1249.929     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]                          ;
; 1249.694 ; 1249.929     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ;
; 1249.694 ; 1249.929     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ;
; 1249.694 ; 1249.929     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ;
; 1249.694 ; 1249.929     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ;
; 1249.694 ; 1249.929     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ;
; 1249.694 ; 1249.929     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ;
; 1249.694 ; 1249.929     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ;
; 1249.694 ; 1249.929     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ;
; 1249.694 ; 1249.929     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ;
; 1249.694 ; 1249.929     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ;
; 1249.694 ; 1249.929     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ;
; 1249.694 ; 1249.929     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ;
; 1249.695 ; 1249.930     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; 1249.697 ; 1249.917     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; 1249.698 ; 1249.933     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ;
; 1249.700 ; 1249.935     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ;
; 1249.700 ; 1249.935     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ;
; 1249.700 ; 1249.935     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ;
; 1249.700 ; 1249.935     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ;
; 1249.700 ; 1249.935     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ;
; 1249.700 ; 1249.935     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ;
; 1249.700 ; 1249.935     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ;
; 1249.700 ; 1249.935     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ;
; 1249.700 ; 1249.935     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ;
; 1249.700 ; 1249.935     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ;
; 1249.700 ; 1249.935     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ;
; 1249.700 ; 1249.935     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ;
; 1249.712 ; 1249.947     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ;
; 1249.714 ; 1249.934     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ;
; 1249.714 ; 1249.934     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; 1249.714 ; 1249.934     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; 1249.714 ; 1249.934     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; 1249.714 ; 1249.934     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; 1249.714 ; 1249.934     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; 1249.714 ; 1249.934     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; 1249.714 ; 1249.934     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; 1249.714 ; 1249.934     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; 1249.715 ; 1249.950     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ;
; 1249.715 ; 1249.950     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ;
; 1249.715 ; 1249.950     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ;
; 1249.715 ; 1249.950     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ;
; 1249.715 ; 1249.950     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ;
; 1249.715 ; 1249.950     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ;
; 1249.715 ; 1249.950     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ;
; 1249.715 ; 1249.950     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ;
; 1249.715 ; 1249.950     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ;
; 1249.715 ; 1249.950     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ;
; 1249.715 ; 1249.950     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ;
; 1249.715 ; 1249.950     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ;
; 1249.715 ; 1249.935     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ;
; 1249.715 ; 1249.935     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ;
; 1249.715 ; 1249.935     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ;
; 1249.715 ; 1249.935     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ;
; 1249.715 ; 1249.950     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ;
; 1249.715 ; 1249.935     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; 1249.716 ; 1249.951     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; 1249.717 ; 1249.952     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ;
; 1249.717 ; 1249.952     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]                          ;
; 1249.717 ; 1249.952     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ;
; 1249.717 ; 1249.952     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]                          ;
; 1249.717 ; 1249.952     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]                          ;
; 1249.717 ; 1249.952     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]                          ;
; 1249.717 ; 1249.952     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ;
; 1249.717 ; 1249.952     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ;
; 1249.717 ; 1249.952     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ;
; 1249.717 ; 1249.952     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ;
; 1249.717 ; 1249.952     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ;
; 1249.717 ; 1249.952     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ;
; 1249.717 ; 1249.952     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ;
; 1249.717 ; 1249.952     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ;
; 1249.717 ; 1249.952     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ;
; 1249.717 ; 1249.952     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ;
; 1249.717 ; 1249.952     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ;
; 1249.717 ; 1249.952     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ;
; 1249.717 ; 1249.937     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ;
; 1249.717 ; 1249.937     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ;
; 1249.717 ; 1249.937     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ;
; 1249.717 ; 1249.937     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ;
; 1249.717 ; 1249.937     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ;
; 1249.719 ; 1249.954     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; 1249.720 ; 1249.940     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ;
; 1249.720 ; 1249.955     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ;
; 1249.720 ; 1249.955     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]                          ;
; 1249.720 ; 1249.955     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ;
; 1249.720 ; 1249.955     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]                          ;
; 1249.720 ; 1249.955     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]                          ;
; 1249.720 ; 1249.955     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]                          ;
; 1249.720 ; 1249.955     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ;
; 1249.720 ; 1249.955     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ;
; 1249.720 ; 1249.955     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ;
; 1249.720 ; 1249.955     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ;
; 1249.720 ; 1249.955     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ;
; 1249.720 ; 1249.955     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ;
+----------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_ce1'                                    ;
+----------+--------------+----------------+-----------+---------+------------+-----------+
; Slack    ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target    ;
+----------+--------------+----------------+-----------+---------+------------+-----------+
; 2496.000 ; 2500.000     ; 4.000          ; Port Rate ; spi_ce1 ; Rise       ; spi_ce[1] ;
+----------+--------------+----------------+-----------+---------+------------+-----------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; ad9866_adio[*]   ; ad9866_clk ; 2.126 ; 2.343 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 2.067 ; 2.309 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 1.894 ; 2.192 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 1.823 ; 2.090 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 2.069 ; 2.343 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 1.887 ; 2.111 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 1.822 ; 1.997 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 1.978 ; 2.229 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 1.704 ; 1.939 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 1.703 ; 1.977 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 2.126 ; 2.326 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 1.782 ; 2.057 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 1.245 ; 1.525 ; Rise       ; ad9866_clk      ;
; spi_ce[*]        ; spi_sck    ; 1.384 ; 1.353 ; Rise       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; 1.384 ; 1.353 ; Rise       ; spi_sck         ;
; spi_mosi         ; spi_sck    ; 3.785 ; 4.001 ; Rise       ; spi_sck         ;
; spi_ce[*]        ; spi_sck    ; 2.593 ; 2.848 ; Fall       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; 2.593 ; 2.848 ; Fall       ; spi_sck         ;
+------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ad9866_adio[*]   ; ad9866_clk ; -0.400 ; -0.659 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; -1.111 ; -1.401 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; -1.226 ; -1.509 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; -1.176 ; -1.336 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; -1.150 ; -1.390 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; -0.664 ; -0.915 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; -1.091 ; -1.335 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; -1.424 ; -1.653 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; -0.624 ; -0.925 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; -0.950 ; -1.225 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; -1.426 ; -1.610 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; -0.984 ; -1.186 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; -0.400 ; -0.659 ; Rise       ; ad9866_clk      ;
; spi_ce[*]        ; spi_sck    ; -0.511 ; -0.701 ; Rise       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; -0.511 ; -0.701 ; Rise       ; spi_sck         ;
; spi_mosi         ; spi_sck    ; -3.141 ; -3.318 ; Rise       ; spi_sck         ;
; spi_ce[*]        ; spi_sck    ; -1.783 ; -2.096 ; Fall       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; -1.783 ; -2.096 ; Fall       ; spi_sck         ;
+------------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+--------------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+----------------------------------+--------+--------+------------+----------------------------------+
; ad9866_rxclk ; ad9866_clk                       ; 4.515  ; 4.525  ; Rise       ; ad9866_clk                       ;
; ad9866_txclk ; ad9866_clk                       ; 4.515  ; 4.525  ; Rise       ; ad9866_clk                       ;
; rx_FIFOEmpty ; ad9866_clk                       ; 15.404 ; 14.941 ; Rise       ; ad9866_clk                       ;
; ad9866_rxclk ; ad9866_clk                       ; 4.515  ; 4.525  ; Fall       ; ad9866_clk                       ;
; ad9866_txclk ; ad9866_clk                       ; 4.515  ; 4.525  ; Fall       ; ad9866_clk                       ;
; spi_miso     ; spi_sck                          ; 10.366 ; 10.509 ; Fall       ; spi_sck                          ;
; rx_FIFOEmpty ; spi_slave:spi_slave_rx_inst|done ; 12.735 ; 12.706 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
+--------------+----------------------------------+--------+--------+------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+--------------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+----------------------------------+--------+--------+------------+----------------------------------+
; ad9866_rxclk ; ad9866_clk                       ; 4.453  ; 4.466  ; Rise       ; ad9866_clk                       ;
; ad9866_txclk ; ad9866_clk                       ; 4.453  ; 4.466  ; Rise       ; ad9866_clk                       ;
; rx_FIFOEmpty ; ad9866_clk                       ; 9.803  ; 9.518  ; Rise       ; ad9866_clk                       ;
; ad9866_rxclk ; ad9866_clk                       ; 4.453  ; 4.466  ; Fall       ; ad9866_clk                       ;
; ad9866_txclk ; ad9866_clk                       ; 4.453  ; 4.466  ; Fall       ; ad9866_clk                       ;
; spi_miso     ; spi_sck                          ; 10.174 ; 10.319 ; Fall       ; spi_sck                          ;
; rx_FIFOEmpty ; spi_slave:spi_slave_rx_inst|done ; 9.857  ; 9.595  ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
+--------------+----------------------------------+--------+--------+------------+----------------------------------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 40
Shortest Synchronizer Chain: 9 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 99.940 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                             ; Synchronization Node                                                                                                                   ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 99.940                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 12.650       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4] ;                        ;              ;                  ; 12.464       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4] ;                        ;              ;                  ; 11.788       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ;                        ;              ;                  ; 12.651       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ;                        ;              ;                  ; 12.652       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[4] ;                        ;              ;                  ; 12.440       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 100.003                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 11.875       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[2] ;                        ;              ;                  ; 12.461       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[2] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ;                        ;              ;                  ; 12.436       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 100.033                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 12.461       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[8] ;                        ;              ;                  ; 12.460       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ;                        ;              ;                  ; 12.094       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[8] ;                        ;              ;                  ; 12.437       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 100.267                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[2] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ;                        ;              ;                  ; 12.460       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2] ;                        ;              ;                  ; 12.146       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[2] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ;                        ;              ;                  ; 12.436       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 100.273                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 12.460       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ;                        ;              ;                  ; 12.140       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[6] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[6] ;                        ;              ;                  ; 12.438       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 100.335                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 12.215       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[8] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ;                        ;              ;                  ; 12.439       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[8] ;                        ;              ;                  ; 12.440       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 100.427                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ;                        ;              ;                  ; 12.293       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ;                        ;              ;                  ; 12.462       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[6] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[6] ;                        ;              ;                  ; 12.438       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 100.491                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3] ;                        ;              ;                  ; 12.158       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[3] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[3] ;                        ;              ;                  ; 12.462       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[3] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 100.535                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5] ;                        ;              ;                  ; 12.009       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[5] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 100.559                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 12.435       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 12.461       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[4] ;                        ;              ;                  ; 12.436       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 100.591                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 12.463       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4] ;                        ;              ;                  ; 12.460       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[4] ;                        ;              ;                  ; 12.436       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 100.603                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 12.437       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ;                        ;              ;                  ; 12.465       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[6] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[6] ;                        ;              ;                  ; 12.464       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 100.775                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 12.462       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[2] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[2] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ;                        ;              ;                  ; 12.437       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 100.798                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[3] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[3] ;                        ;              ;                  ; 12.458       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[3] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ;                        ;              ;                  ; 12.463       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 100.808                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5] ;                        ;              ;                  ; 12.464       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ;                        ;              ;                  ; 12.461       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[5] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 100.819                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[9] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[9] ;                        ;              ;                  ; 12.465       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[9] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[9] ;                        ;              ;                  ; 12.464       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[9] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 100.953                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 12.643       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[4] ;                        ;              ;                  ; 12.436       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 100.954                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[0] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[0] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[0] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[0] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[0] ;                        ;              ;                  ; 12.434       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 100.960                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[6] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[6] ;                        ;              ;                  ; 12.437       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 100.969                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[1] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1] ;                        ;              ;                  ; 12.650       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ;                        ;              ;                  ; 12.436       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 100.970                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[3] ;                        ;              ;                  ; 12.643       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[3] ;                        ;              ;                  ; 12.643       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[3] ;                        ;              ;                  ; 12.460       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 100.972                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[2] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[2] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ;                        ;              ;                  ; 12.438       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 100.972                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[0] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[0] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[0] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[0] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[0] ;                        ;              ;                  ; 12.438       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 100.973                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[9] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[9] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[9] ;                        ;              ;                  ; 12.458       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[9] ;                        ;              ;                  ; 12.643       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[9] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 100.978                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[0] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[0] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[0] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[0] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[0] ;                        ;              ;                  ; 12.437       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 100.980                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 12.651       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[0] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[0] ;                        ;              ;                  ; 12.439       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[0] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[0] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[0] ;                        ;              ;                  ; 12.650       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 100.988                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[8] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ;                        ;              ;                  ; 12.650       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ;                        ;              ;                  ; 12.652       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ;                        ;              ;                  ; 12.651       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[8] ;                        ;              ;                  ; 12.439       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 100.990                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[7] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7] ;                        ;              ;                  ; 12.462       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[7] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.001                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5] ;                        ;              ;                  ; 12.463       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[5] ;                        ;              ;                  ; 12.650       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.155                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 12.643       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[7] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[7] ;                        ;              ;                  ; 12.643       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.157                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[1] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ;                        ;              ;                  ; 12.643       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.159                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[1] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1] ;                        ;              ;                  ; 12.643       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.161                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[9] ;                        ;              ;                  ; 12.643       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[9] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[9] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[9] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[9] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.172                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[8] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[8] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.173                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[7] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[7] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.176                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[1] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.179                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[9] ;                        ;              ;                  ; 12.650       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[9] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[9] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[9] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[9] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.179                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[5] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.180                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[7] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ;                        ;              ;                  ; 12.650       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[7] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.184                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[3] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[3] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[3] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                             ;
+------------+-----------------+------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                              ;
+------------+-----------------+------------+---------------------------------------------------+
; 84.75 MHz  ; 63.75 MHz       ; ad9866_clk ; limit due to minimum port rate restriction (tmin) ;
; 93.65 MHz  ; 93.65 MHz       ; spi_sck    ;                                                   ;
; 150.6 MHz  ; 150.6 MHz       ; clk_10mhz  ;                                                   ;
; 207.34 MHz ; 207.34 MHz      ; spi_ce0    ;                                                   ;
+------------+-----------------+------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                          ;
+----------------------------------+----------+---------------+
; Clock                            ; Slack    ; End Point TNS ;
+----------------------------------+----------+---------------+
; spi_sck                          ; -2.075   ; -77.732       ;
; spi_slave:spi_slave_rx_inst|done ; -0.003   ; -0.003        ;
; ad9866_clk                       ; 1.395    ; 0.000         ;
; clk_10mhz                        ; 93.360   ; 0.000         ;
; spi_ce0                          ; 2495.177 ; 0.000         ;
+----------------------------------+----------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                        ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; spi_sck                          ; 0.108 ; 0.000         ;
; spi_ce0                          ; 0.272 ; 0.000         ;
; ad9866_clk                       ; 0.339 ; 0.000         ;
; clk_10mhz                        ; 0.403 ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done ; 0.453 ; 0.000         ;
+----------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary            ;
+----------------------------------+----------+---------------+
; Clock                            ; Slack    ; End Point TNS ;
+----------------------------------+----------+---------------+
; ad9866_clk                       ; -2.123   ; -4.246        ;
; ad9866_rxclk                     ; -2.123   ; -2.123        ;
; ad9866_txclk                     ; -2.123   ; -2.123        ;
; spi_sck                          ; 31.569   ; 0.000         ;
; clk_10mhz                        ; 49.753   ; 0.000         ;
; spi_ce0                          ; 1249.488 ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done ; 1249.559 ; 0.000         ;
; spi_ce1                          ; 2496.000 ; 0.000         ;
+----------------------------------+----------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_sck'                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.075 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44] ; spi_slave:spi_slave_rx_inst|treg[44] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.482     ; 3.585      ;
; -2.015 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44] ; spi_slave:spi_slave_rx_inst|treg[44] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.451     ; 3.556      ;
; -1.974 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24] ; spi_slave:spi_slave_rx_inst|treg[24] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.242     ; 3.724      ;
; -1.896 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29] ; spi_slave:spi_slave_rx_inst|treg[29] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.277     ; 3.611      ;
; -1.887 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23] ; spi_slave:spi_slave_rx_inst|treg[23] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.362     ; 3.517      ;
; -1.861 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46] ; spi_slave:spi_slave_rx_inst|treg[46] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.482     ; 3.371      ;
; -1.828 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19] ; spi_slave:spi_slave_rx_inst|treg[19] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.362     ; 3.458      ;
; -1.826 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45] ; spi_slave:spi_slave_rx_inst|treg[45] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.482     ; 3.336      ;
; -1.790 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35] ; spi_slave:spi_slave_rx_inst|treg[35] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.448     ; 3.334      ;
; -1.776 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]  ; spi_slave:spi_slave_rx_inst|treg[4]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.133     ; 3.635      ;
; -1.756 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47] ; spi_slave:spi_slave_rx_inst|treg[47] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.482     ; 3.266      ;
; -1.745 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34] ; spi_slave:spi_slave_rx_inst|treg[34] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.448     ; 3.289      ;
; -1.740 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30] ; spi_slave:spi_slave_rx_inst|treg[30] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.448     ; 3.284      ;
; -1.728 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37] ; spi_slave:spi_slave_rx_inst|treg[37] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.437     ; 3.283      ;
; -1.726 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21] ; spi_slave:spi_slave_rx_inst|treg[21] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.362     ; 3.356      ;
; -1.720 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21] ; spi_slave:spi_slave_rx_inst|treg[21] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.246     ; 3.466      ;
; -1.713 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21] ; spi_slave:spi_slave_rx_inst|treg[21] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.242     ; 3.463      ;
; -1.712 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36] ; spi_slave:spi_slave_rx_inst|treg[36] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.558     ; 3.146      ;
; -1.696 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31] ; spi_slave:spi_slave_rx_inst|treg[31] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.448     ; 3.240      ;
; -1.696 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47] ; spi_slave:spi_slave_rx_inst|treg[47] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.435     ; 3.253      ;
; -1.695 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]  ; spi_slave:spi_slave_rx_inst|treg[2]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.264     ; 3.423      ;
; -1.681 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43] ; spi_slave:spi_slave_rx_inst|treg[43] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.482     ; 3.191      ;
; -1.668 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19] ; spi_slave:spi_slave_rx_inst|treg[19] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.242     ; 3.418      ;
; -1.666 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32] ; spi_slave:spi_slave_rx_inst|treg[32] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.448     ; 3.210      ;
; -1.650 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40] ; spi_slave:spi_slave_rx_inst|treg[40] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.445     ; 3.197      ;
; -1.647 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]  ; spi_slave:spi_slave_rx_inst|treg[3]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.264     ; 3.375      ;
; -1.646 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17] ; spi_slave:spi_slave_rx_inst|treg[17] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.210     ; 3.428      ;
; -1.641 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43] ; spi_slave:spi_slave_rx_inst|treg[43] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.335     ; 3.298      ;
; -1.638 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18] ; spi_slave:spi_slave_rx_inst|treg[18] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.255     ; 3.375      ;
; -1.633 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]  ; spi_slave:spi_slave_rx_inst|treg[0]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.264     ; 3.361      ;
; -1.625 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19] ; spi_slave:spi_slave_rx_inst|treg[19] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.246     ; 3.371      ;
; -1.624 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38] ; spi_slave:spi_slave_rx_inst|treg[38] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.290     ; 3.326      ;
; -1.617 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22] ; spi_slave:spi_slave_rx_inst|treg[22] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.242     ; 3.367      ;
; -1.600 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20] ; spi_slave:spi_slave_rx_inst|treg[20] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.362     ; 3.230      ;
; -1.596 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17] ; spi_slave:spi_slave_rx_inst|treg[17] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.090     ; 3.498      ;
; -1.594 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40] ; spi_slave:spi_slave_rx_inst|treg[40] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.329     ; 3.257      ;
; -1.593 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]  ; spi_slave:spi_slave_rx_inst|treg[3]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.287     ; 3.298      ;
; -1.591 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28] ; spi_slave:spi_slave_rx_inst|treg[28] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.277     ; 3.306      ;
; -1.585 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]  ; spi_slave:spi_slave_rx_inst|treg[5]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.263     ; 3.314      ;
; -1.549 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34] ; spi_slave:spi_slave_rx_inst|treg[34] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.401     ; 3.140      ;
; -1.529 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39] ; spi_slave:spi_slave_rx_inst|treg[39] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.406     ; 3.115      ;
; -1.526 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]  ; spi_slave:spi_slave_rx_inst|treg[9]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.382     ; 3.136      ;
; -1.521 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22] ; spi_slave:spi_slave_rx_inst|treg[22] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.246     ; 3.267      ;
; -1.516 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15] ; spi_slave:spi_slave_rx_inst|treg[15] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.090     ; 3.418      ;
; -1.516 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41] ; spi_slave:spi_slave_rx_inst|treg[41] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.445     ; 3.063      ;
; -1.509 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42] ; spi_slave:spi_slave_rx_inst|treg[42] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.516     ; 2.985      ;
; -1.506 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23] ; spi_slave:spi_slave_rx_inst|treg[23] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.242     ; 3.256      ;
; -1.492 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20] ; spi_slave:spi_slave_rx_inst|treg[20] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.242     ; 3.242      ;
; -1.484 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16] ; spi_slave:spi_slave_rx_inst|treg[16] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.090     ; 3.386      ;
; -1.483 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14] ; spi_slave:spi_slave_rx_inst|treg[14] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.090     ; 3.385      ;
; -1.476 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]  ; spi_slave:spi_slave_rx_inst|treg[6]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.263     ; 3.205      ;
; -1.476 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]  ; spi_slave:spi_slave_rx_inst|treg[9]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.444     ; 3.024      ;
; -1.473 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]  ; spi_slave:spi_slave_rx_inst|treg[7]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.263     ; 3.202      ;
; -1.473 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40] ; spi_slave:spi_slave_rx_inst|treg[40] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.476     ; 2.989      ;
; -1.471 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]  ; spi_slave:spi_slave_rx_inst|treg[4]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.264     ; 3.199      ;
; -1.461 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11] ; spi_slave:spi_slave_rx_inst|treg[11] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.444     ; 3.009      ;
; -1.452 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10] ; spi_slave:spi_slave_rx_inst|treg[10] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.444     ; 3.000      ;
; -1.446 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36] ; spi_slave:spi_slave_rx_inst|treg[36] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.527     ; 2.911      ;
; -1.438 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33] ; spi_slave:spi_slave_rx_inst|treg[33] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.437     ; 2.993      ;
; -1.429 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15] ; spi_slave:spi_slave_rx_inst|treg[15] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.210     ; 3.211      ;
; -1.428 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]  ; spi_slave:spi_slave_rx_inst|treg[8]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.444     ; 2.976      ;
; -1.426 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34] ; spi_slave:spi_slave_rx_inst|treg[34] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.417     ; 3.001      ;
; -1.425 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44] ; spi_slave:spi_slave_rx_inst|treg[44] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.335     ; 3.082      ;
; -1.421 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46] ; spi_slave:spi_slave_rx_inst|treg[46] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.335     ; 3.078      ;
; -1.415 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37] ; spi_slave:spi_slave_rx_inst|treg[37] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.406     ; 3.001      ;
; -1.412 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38] ; spi_slave:spi_slave_rx_inst|treg[38] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.437     ; 2.967      ;
; -1.411 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12] ; spi_slave:spi_slave_rx_inst|treg[12] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.090     ; 3.313      ;
; -1.409 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]  ; spi_slave:spi_slave_rx_inst|treg[1]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.264     ; 3.137      ;
; -1.405 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25] ; spi_slave:spi_slave_rx_inst|treg[25] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.277     ; 3.120      ;
; -1.403 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11] ; spi_slave:spi_slave_rx_inst|treg[11] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.382     ; 3.013      ;
; -1.396 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30] ; spi_slave:spi_slave_rx_inst|treg[30] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.301     ; 3.087      ;
; -1.392 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34] ; spi_slave:spi_slave_rx_inst|treg[34] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.301     ; 3.083      ;
; -1.387 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38] ; spi_slave:spi_slave_rx_inst|treg[38] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.406     ; 2.973      ;
; -1.387 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20] ; spi_slave:spi_slave_rx_inst|treg[20] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.246     ; 3.133      ;
; -1.386 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]  ; spi_slave:spi_slave_rx_inst|treg[6]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.201     ; 3.177      ;
; -1.381 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28] ; spi_slave:spi_slave_rx_inst|treg[28] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.397     ; 2.976      ;
; -1.379 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18] ; spi_slave:spi_slave_rx_inst|treg[18] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.259     ; 3.112      ;
; -1.378 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27] ; spi_slave:spi_slave_rx_inst|treg[27] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.397     ; 2.973      ;
; -1.373 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29] ; spi_slave:spi_slave_rx_inst|treg[29] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.397     ; 2.968      ;
; -1.371 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]  ; spi_slave:spi_slave_rx_inst|treg[3]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.202     ; 3.161      ;
; -1.370 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41] ; spi_slave:spi_slave_rx_inst|treg[41] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.329     ; 3.033      ;
; -1.360 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45] ; spi_slave:spi_slave_rx_inst|treg[45] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.451     ; 2.901      ;
; -1.356 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41] ; spi_slave:spi_slave_rx_inst|treg[41] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.429     ; 2.919      ;
; -1.355 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24] ; spi_slave:spi_slave_rx_inst|treg[24] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.246     ; 3.101      ;
; -1.354 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24] ; spi_slave:spi_slave_rx_inst|treg[24] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.362     ; 2.984      ;
; -1.353 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18] ; spi_slave:spi_slave_rx_inst|treg[18] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.375     ; 2.970      ;
; -1.352 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47] ; spi_slave:spi_slave_rx_inst|treg[47] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.451     ; 2.893      ;
; -1.349 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10] ; spi_slave:spi_slave_rx_inst|treg[10] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.467     ; 2.874      ;
; -1.338 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25] ; spi_slave:spi_slave_rx_inst|treg[25] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.397     ; 2.933      ;
; -1.335 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13] ; spi_slave:spi_slave_rx_inst|treg[13] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.090     ; 3.237      ;
; -1.332 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]  ; spi_slave:spi_slave_rx_inst|treg[2]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.133     ; 3.191      ;
; -1.308 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39] ; spi_slave:spi_slave_rx_inst|treg[39] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.437     ; 2.863      ;
; -1.304 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10] ; spi_slave:spi_slave_rx_inst|treg[10] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.313     ; 2.983      ;
; -1.302 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46] ; spi_slave:spi_slave_rx_inst|treg[46] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.451     ; 2.843      ;
; -1.301 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39] ; spi_slave:spi_slave_rx_inst|treg[39] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.390     ; 2.903      ;
; -1.298 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32] ; spi_slave:spi_slave_rx_inst|treg[32] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.301     ; 2.989      ;
; -1.298 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22] ; spi_slave:spi_slave_rx_inst|treg[22] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.362     ; 2.928      ;
; -1.293 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]  ; spi_slave:spi_slave_rx_inst|treg[8]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.382     ; 2.903      ;
; -1.290 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27] ; spi_slave:spi_slave_rx_inst|treg[27] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.277     ; 3.005      ;
; -1.281 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14] ; spi_slave:spi_slave_rx_inst|treg[14] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.194     ; 3.079      ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                          ;
+--------+---------------------------------------+-----------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                     ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-----------------------------+--------------+----------------------------------+--------------+------------+------------+
; -0.003 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.243     ; 3.752      ;
; 0.046  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.249     ; 3.697      ;
; 0.059  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.248     ; 3.685      ;
; 0.059  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.248     ; 3.685      ;
; 0.107  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.247     ; 3.638      ;
; 0.107  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.247     ; 3.638      ;
; 0.107  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.247     ; 3.638      ;
; 0.107  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.247     ; 3.638      ;
; 0.112  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.248     ; 3.632      ;
; 0.112  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.248     ; 3.632      ;
; 0.249  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.247     ; 3.496      ;
; 0.249  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.247     ; 3.496      ;
; 0.261  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.247     ; 3.484      ;
; 0.261  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.247     ; 3.484      ;
; 0.261  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.247     ; 3.484      ;
; 0.261  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.247     ; 3.484      ;
; 0.286  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.243     ; 3.463      ;
; 0.332  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.248     ; 3.412      ;
; 0.335  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.249     ; 3.408      ;
; 0.337  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.111     ; 3.311      ;
; 0.337  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.111     ; 3.311      ;
; 0.337  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.111     ; 3.311      ;
; 0.337  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.111     ; 3.311      ;
; 0.337  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.111     ; 3.311      ;
; 0.337  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.111     ; 3.311      ;
; 0.337  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.111     ; 3.311      ;
; 0.337  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.111     ; 3.311      ;
; 0.337  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.111     ; 3.311      ;
; 0.337  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.111     ; 3.311      ;
; 0.337  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.111     ; 3.311      ;
; 0.337  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.111     ; 3.311      ;
; 0.337  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.111     ; 3.311      ;
; 0.337  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.111     ; 3.311      ;
; 0.337  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.111     ; 3.311      ;
; 0.337  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.111     ; 3.311      ;
; 0.337  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.111     ; 3.311      ;
; 0.337  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.111     ; 3.311      ;
; 0.345  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.249     ; 3.398      ;
; 0.348  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.248     ; 3.396      ;
; 0.348  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.248     ; 3.396      ;
; 0.369  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[3][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.249     ; 3.374      ;
; 0.381  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.245     ; 3.366      ;
; 0.381  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.245     ; 3.366      ;
; 0.396  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.247     ; 3.349      ;
; 0.396  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.247     ; 3.349      ;
; 0.396  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.247     ; 3.349      ;
; 0.396  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.247     ; 3.349      ;
; 0.398  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.252     ; 3.342      ;
; 0.398  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.252     ; 3.342      ;
; 0.401  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.248     ; 3.343      ;
; 0.401  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.248     ; 3.343      ;
; 0.434  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[3][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.249     ; 3.309      ;
; 0.443  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.247     ; 3.302      ;
; 0.443  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.247     ; 3.302      ;
; 0.446  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.244     ; 3.302      ;
; 0.455  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.248     ; 3.289      ;
; 0.455  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.248     ; 3.289      ;
; 0.455  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.247     ; 3.290      ;
; 0.455  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.247     ; 3.290      ;
; 0.455  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.247     ; 3.290      ;
; 0.455  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.247     ; 3.290      ;
; 0.464  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.244     ; 3.284      ;
; 0.464  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.244     ; 3.284      ;
; 0.494  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[0][29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.251     ; 3.247      ;
; 0.494  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[0][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.251     ; 3.247      ;
; 0.498  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.252     ; 3.242      ;
; 0.498  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.252     ; 3.242      ;
; 0.500  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.251     ; 3.241      ;
; 0.500  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.251     ; 3.241      ;
; 0.500  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.251     ; 3.241      ;
; 0.504  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.251     ; 3.237      ;
; 0.504  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.251     ; 3.237      ;
; 0.504  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.251     ; 3.237      ;
; 0.522  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.244     ; 3.226      ;
; 0.538  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.248     ; 3.206      ;
; 0.555  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[3][29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.246     ; 3.191      ;
; 0.557  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.252     ; 3.183      ;
; 0.557  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.252     ; 3.183      ;
; 0.557  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.252     ; 3.183      ;
; 0.557  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.252     ; 3.183      ;
; 0.558  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.243     ; 3.191      ;
; 0.580  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.253     ; 3.159      ;
; 0.580  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.253     ; 3.159      ;
; 0.591  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[0][1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.248     ; 3.153      ;
; 0.591  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[0][10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.248     ; 3.153      ;
; 0.599  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.196      ; 3.589      ;
; 0.620  ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[3][29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.246     ; 3.126      ;
; 0.621  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.248     ; 3.123      ;
; 0.626  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.111     ; 3.022      ;
; 0.626  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.111     ; 3.022      ;
; 0.626  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.111     ; 3.022      ;
; 0.626  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.111     ; 3.022      ;
; 0.626  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.111     ; 3.022      ;
; 0.626  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.111     ; 3.022      ;
; 0.626  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.111     ; 3.022      ;
; 0.626  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.111     ; 3.022      ;
; 0.626  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.111     ; 3.022      ;
; 0.626  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.111     ; 3.022      ;
; 0.626  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.111     ; 3.022      ;
; 0.626  ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.111     ; 3.022      ;
+--------+---------------------------------------+-----------------------------+--------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ad9866_clk'                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------+---------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                       ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+---------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; 1.395 ; ad9866_clk                                                                   ; ad9866_rxclk                                                  ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 4.387      ;
; 1.395 ; ad9866_clk                                                                   ; ad9866_txclk                                                  ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 4.387      ;
; 1.763 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[35] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.343      ; 12.165     ;
; 1.870 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[33] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.343      ; 12.058     ;
; 1.880 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[34] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.343      ; 12.048     ;
; 1.949 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[35] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.343      ; 11.979     ;
; 2.006 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[32] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.343      ; 11.922     ;
; 2.034 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[35] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.343      ; 11.894     ;
; 2.056 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[33] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.343      ; 11.872     ;
; 2.058 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[31] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.343      ; 11.870     ;
; 2.066 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[34] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.343      ; 11.862     ;
; 2.141 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[33] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.343      ; 11.787     ;
; 2.150 ; ad9866_adio[9]                                                               ; adcpipe[3][9]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.442      ; 5.294      ;
; 2.151 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[34] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.343      ; 11.777     ;
; 2.156 ; ad9866_adio[3]                                                               ; adcpipe[0][3]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.496      ; 5.342      ;
; 2.163 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[30] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.343      ; 11.765     ;
; 2.189 ; ad9866_adio[0]                                                               ; adcpipe[1][0]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.441      ; 5.254      ;
; 2.192 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[32] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.343      ; 11.736     ;
; 2.192 ; ad9866_adio[3]                                                               ; adcpipe[2][3]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.990      ; 5.800      ;
; 2.196 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[35] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.468      ; 11.857     ;
; 2.219 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[35] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.468      ; 11.834     ;
; 2.244 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[31] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.343      ; 11.684     ;
; 2.249 ; ad9866_adio[9]                                                               ; adcpipe[0][9]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.496      ; 5.249      ;
; 2.270 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[25] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.073      ; 11.388     ;
; 2.277 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[32] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.343      ; 11.651     ;
; 2.278 ; ad9866_adio[6]                                                               ; adcpipe[1][6]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.460      ; 5.184      ;
; 2.279 ; ad9866_adio[6]                                                               ; adcpipe[0][6]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.460      ; 5.183      ;
; 2.283 ; ad9866_adio[6]                                                               ; adcpipe[2][6]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.460      ; 5.179      ;
; 2.283 ; ad9866_adio[6]                                                               ; adcpipe[3][6]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.460      ; 5.179      ;
; 2.288 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[29] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.343      ; 11.640     ;
; 2.288 ; ad9866_adio[9]                                                               ; adcpipe[2][9]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.496      ; 5.210      ;
; 2.289 ; ad9866_adio[9]                                                               ; adcpipe[1][9]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.496      ; 5.209      ;
; 2.297 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[35] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.343      ; 11.631     ;
; 2.303 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[33] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.468      ; 11.750     ;
; 2.322 ; ad9866_adio[4]                                                               ; adcpipe[3][4]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.183      ; 4.863      ;
; 2.326 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[33] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.468      ; 11.727     ;
; 2.329 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[31] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.343      ; 11.599     ;
; 2.334 ; ad9866_adio[1]                                                               ; adcpipe[3][1]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.763      ; 5.431      ;
; 2.336 ; ad9866_adio[1]                                                               ; adcpipe[0][1]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.763      ; 5.429      ;
; 2.337 ; ad9866_adio[1]                                                               ; adcpipe[1][1]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.763      ; 5.428      ;
; 2.342 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[34] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.468      ; 11.711     ;
; 2.347 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[2]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[35] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.468      ; 11.706     ;
; 2.349 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[30] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.343      ; 11.579     ;
; 2.365 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[34] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.468      ; 11.688     ;
; 2.379 ; ad9866_adio[2]                                                               ; adcpipe[3][2]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.210      ; 4.833      ;
; 2.384 ; ad9866_adio[1]                                                               ; adcpipe[2][1]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.890      ; 5.508      ;
; 2.399 ; ad9866_adio[2]                                                               ; adcpipe[1][2]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.559      ; 5.162      ;
; 2.402 ; ad9866_adio[2]                                                               ; adcpipe[2][2]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.559      ; 5.159      ;
; 2.404 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[33] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.343      ; 11.524     ;
; 2.414 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[27] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.343      ; 11.514     ;
; 2.414 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[34] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.343      ; 11.514     ;
; 2.417 ; ad9866_adio[10]                                                              ; adcpipe[1][10]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.478      ; 5.063      ;
; 2.427 ; ad9866_adio[0]                                                               ; adcpipe[0][0]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.832      ; 5.407      ;
; 2.429 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[31] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.468      ; 11.624     ;
; 2.429 ; ad9866_adio[0]                                                               ; adcpipe[3][0]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.832      ; 5.405      ;
; 2.434 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[30] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.343      ; 11.494     ;
; 2.444 ; ad9866_adio[5]                                                               ; adcpipe[2][5]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.521      ; 5.079      ;
; 2.452 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[31] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.468      ; 11.601     ;
; 2.453 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[28] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.343      ; 11.475     ;
; 2.454 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[2]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[33] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.468      ; 11.599     ;
; 2.456 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[25] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.073      ; 11.202     ;
; 2.458 ; ad9866_adio[0]                                                               ; adcpipe[2][0]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.425      ; 4.969      ;
; 2.468 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[32] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.468      ; 11.585     ;
; 2.471 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[1]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[35] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.468      ; 11.582     ;
; 2.474 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[29] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.343      ; 11.454     ;
; 2.481 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[23] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.073      ; 11.177     ;
; 2.482 ; ad9866_adio[5]                                                               ; adcpipe[0][5]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.523      ; 5.043      ;
; 2.487 ; ad9866_adio[8]                                                               ; adcpipe[2][8]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.760      ; 5.275      ;
; 2.488 ; ad9866_adio[8]                                                               ; adcpipe[1][8]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.760      ; 5.274      ;
; 2.491 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[32] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.468      ; 11.562     ;
; 2.492 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[5]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[35] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.333      ; 11.426     ;
; 2.493 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[2]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[34] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.468      ; 11.560     ;
; 2.502 ; ad9866_adio[7]                                                               ; adcpipe[0][7]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.452      ; 4.952      ;
; 2.508 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[24] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.073      ; 11.150     ;
; 2.520 ; ad9866_adio[10]                                                              ; adcpipe[0][10]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.452      ; 4.934      ;
; 2.535 ; ad9866_adio[2]                                                               ; adcpipe[0][2]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.897      ; 5.364      ;
; 2.539 ; ad9866_adio[8]                                                               ; adcpipe[0][8]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.452      ; 4.915      ;
; 2.540 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[32] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.343      ; 11.388     ;
; 2.541 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[25] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.073      ; 11.117     ;
; 2.551 ; ad9866_adio[5]                                                               ; adcpipe[3][5]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.441      ; 4.892      ;
; 2.555 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[29] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.468      ; 11.498     ;
; 2.557 ; ad9866_adio[3]                                                               ; adcpipe[3][3]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.763      ; 5.208      ;
; 2.558 ; ad9866_adio[3]                                                               ; adcpipe[1][3]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.763      ; 5.207      ;
; 2.559 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[29] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.343      ; 11.369     ;
; 2.564 ; ad9866_adio[5]                                                               ; adcpipe[1][5]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.452      ; 4.890      ;
; 2.578 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[1]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[33] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.468      ; 11.475     ;
; 2.578 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[29] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.468      ; 11.475     ;
; 2.579 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[26] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.343      ; 11.349     ;
; 2.580 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[2]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[31] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.468      ; 11.473     ;
; 2.586 ; ad9866_adio[10]                                                              ; adcpipe[2][10]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.358      ; 4.774      ;
; 2.592 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[31] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.343      ; 11.336     ;
; 2.594 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[30] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.468      ; 11.459     ;
; 2.599 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[5]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[33] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.333      ; 11.319     ;
; 2.600 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[27] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.343      ; 11.328     ;
; 2.605 ; ad9866_adio[8]                                                               ; adcpipe[3][8]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.777      ; 5.174      ;
; 2.609 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[5]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[34] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.333      ; 11.309     ;
; 2.617 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[1]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[34] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.468      ; 11.436     ;
; 2.617 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[30] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.468      ; 11.436     ;
; 2.619 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[2]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[32] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.468      ; 11.434     ;
; 2.639 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[28] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.343      ; 11.289     ;
+-------+------------------------------------------------------------------------------+---------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_10mhz'                                                                                                         ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 93.360 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 6.567      ;
; 93.360 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 6.567      ;
; 93.370 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 6.558      ;
; 93.370 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 6.558      ;
; 93.370 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 6.558      ;
; 93.370 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 6.558      ;
; 93.370 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 6.558      ;
; 93.370 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 6.558      ;
; 93.370 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 6.558      ;
; 93.370 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 6.558      ;
; 93.370 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 6.558      ;
; 93.370 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 6.558      ;
; 93.370 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 6.558      ;
; 93.548 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.372      ;
; 93.548 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.372      ;
; 93.558 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.363      ;
; 93.558 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.363      ;
; 93.558 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.363      ;
; 93.558 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.363      ;
; 93.558 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.363      ;
; 93.558 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.363      ;
; 93.558 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.363      ;
; 93.558 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.363      ;
; 93.558 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.363      ;
; 93.558 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.363      ;
; 93.558 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.363      ;
; 93.617 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.303      ;
; 93.617 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.303      ;
; 93.627 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.294      ;
; 93.627 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.294      ;
; 93.627 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.294      ;
; 93.627 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.294      ;
; 93.627 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.294      ;
; 93.627 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.294      ;
; 93.627 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.294      ;
; 93.627 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.294      ;
; 93.627 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.294      ;
; 93.627 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.294      ;
; 93.627 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.294      ;
; 93.720 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 6.212      ;
; 93.720 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 6.212      ;
; 93.720 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 6.212      ;
; 93.869 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.051      ;
; 93.869 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.051      ;
; 93.874 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.046      ;
; 93.874 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.046      ;
; 93.879 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.042      ;
; 93.879 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.042      ;
; 93.879 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.042      ;
; 93.879 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.042      ;
; 93.879 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.042      ;
; 93.879 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.042      ;
; 93.879 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.042      ;
; 93.879 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.042      ;
; 93.879 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.042      ;
; 93.879 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.042      ;
; 93.879 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.042      ;
; 93.884 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.037      ;
; 93.884 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.037      ;
; 93.884 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.037      ;
; 93.884 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.037      ;
; 93.884 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.037      ;
; 93.884 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.037      ;
; 93.884 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.037      ;
; 93.884 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.037      ;
; 93.884 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.037      ;
; 93.884 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.037      ;
; 93.884 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.037      ;
; 93.908 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 6.017      ;
; 93.908 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 6.017      ;
; 93.908 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 6.017      ;
; 93.977 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.948      ;
; 93.977 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.948      ;
; 93.977 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.948      ;
; 94.229 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.696      ;
; 94.229 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.696      ;
; 94.229 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.696      ;
; 94.234 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.691      ;
; 94.234 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.691      ;
; 94.234 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.691      ;
; 94.274 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.646      ;
; 94.274 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.646      ;
; 94.284 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 5.637      ;
; 94.284 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 5.637      ;
; 94.284 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 5.637      ;
; 94.284 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 5.637      ;
; 94.284 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 5.637      ;
; 94.284 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 5.637      ;
; 94.284 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 5.637      ;
; 94.284 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 5.637      ;
; 94.284 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 5.637      ;
; 94.284 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 5.637      ;
; 94.284 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 5.637      ;
; 94.323 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.597      ;
; 94.323 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.597      ;
; 94.333 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 5.588      ;
; 94.333 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 5.588      ;
; 94.333 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 5.588      ;
; 94.333 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 5.588      ;
; 94.333 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 5.588      ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                                                            ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                              ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2495.177 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.009     ; 4.836      ;
; 2495.375 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.009     ; 4.638      ;
; 2495.545 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.046      ; 4.523      ;
; 2495.557 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.046      ; 4.511      ;
; 2495.786 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.046      ; 4.282      ;
; 2495.896 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.060     ; 4.066      ;
; 2496.022 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.112     ; 3.888      ;
; 2496.078 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.043     ; 3.901      ;
; 2496.078 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.043     ; 3.901      ;
; 2496.173 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.043     ; 3.806      ;
; 2496.173 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.043     ; 3.806      ;
; 2496.217 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.131      ; 3.936      ;
; 2496.220 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.112     ; 3.690      ;
; 2496.237 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.131      ; 3.916      ;
; 2496.263 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.131      ; 3.890      ;
; 2496.283 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.131      ; 3.870      ;
; 2496.353 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.049     ; 3.620      ;
; 2496.368 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.241     ; 3.413      ;
; 2496.369 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.241     ; 3.412      ;
; 2496.369 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.168      ; 3.821      ;
; 2496.389 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.168      ; 3.801      ;
; 2496.398 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.049     ; 3.575      ;
; 2496.415 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.112     ; 3.495      ;
; 2496.422 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.004     ; 3.596      ;
; 2496.460 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.043     ; 3.519      ;
; 2496.555 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.043     ; 3.424      ;
; 2496.598 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.040     ; 3.384      ;
; 2496.599 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.040     ; 3.383      ;
; 2496.613 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.112     ; 3.297      ;
; 2496.639 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.049     ; 3.334      ;
; 2496.689 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.215     ; 3.118      ;
; 2496.706 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.060     ; 3.256      ;
; 2496.716 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.032     ; 3.311      ;
; 2496.733 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.049     ; 3.240      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.219     ; 3.101      ;
; 2496.739 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_sck'                                                                                                                       ;
+-------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.108 ; spi_slave:spi_slave_rx_inst|rreg[23] ; spi_slave:spi_slave_rx_inst|rdata[24] ; spi_sck      ; spi_sck     ; 0.000        ; 0.833      ; 1.136      ;
; 0.167 ; spi_slave:spi_slave_rx_inst|rreg[33] ; spi_slave:spi_slave_rx_inst|rdata[34] ; spi_sck      ; spi_sck     ; 0.000        ; 0.763      ; 1.125      ;
; 0.168 ; spi_slave:spi_slave_rx_inst|rreg[15] ; spi_slave:spi_slave_rx_inst|rdata[16] ; spi_sck      ; spi_sck     ; 0.000        ; 0.382      ; 0.745      ;
; 0.168 ; spi_slave:spi_slave_rx_inst|rreg[36] ; spi_slave:spi_slave_rx_inst|rdata[37] ; spi_sck      ; spi_sck     ; 0.000        ; 0.763      ; 1.126      ;
; 0.169 ; spi_slave:spi_slave_rx_inst|rreg[14] ; spi_slave:spi_slave_rx_inst|rdata[15] ; spi_sck      ; spi_sck     ; 0.000        ; 0.382      ; 0.746      ;
; 0.178 ; spi_slave:spi_slave_rx_inst|rreg[31] ; spi_slave:spi_slave_rx_inst|rdata[32] ; spi_sck      ; spi_sck     ; 0.000        ; 0.763      ; 1.136      ;
; 0.326 ; spi_slave:spi_slave_rx_inst|rreg[12] ; spi_slave:spi_slave_rx_inst|rdata[13] ; spi_sck      ; spi_sck     ; 0.000        ; 0.402      ; 0.923      ;
; 0.343 ; spi_slave:spi_slave_rx_inst|rreg[10] ; spi_slave:spi_slave_rx_inst|rdata[11] ; spi_sck      ; spi_sck     ; 0.000        ; 0.382      ; 0.920      ;
; 0.359 ; spi_slave:spi_slave_rx_inst|rreg[16] ; spi_slave:spi_slave_rx_inst|rdata[17] ; spi_sck      ; spi_sck     ; 0.000        ; 0.382      ; 0.936      ;
; 0.378 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[24] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.524      ; 4.127      ;
; 0.398 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[17] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.104      ; 3.727      ;
; 0.398 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[16] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.104      ; 3.727      ;
; 0.398 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[15] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.104      ; 3.727      ;
; 0.398 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[13] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.104      ; 3.727      ;
; 0.398 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[11] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.104      ; 3.727      ;
; 0.398 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[2]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.104      ; 3.727      ;
; 0.398 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[25] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.104      ; 3.727      ;
; 0.434 ; spi_slave:spi_slave_rx_inst|rreg[17] ; spi_slave:spi_slave_rx_inst|rdata[18] ; spi_sck      ; spi_sck     ; 0.000        ; 0.130      ; 0.759      ;
; 0.434 ; spi_slave:spi_slave_rx_inst|rreg[4]  ; spi_slave:spi_slave_rx_inst|rdata[5]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.130      ; 0.759      ;
; 0.436 ; spi_slave:spi_slave_rx_inst|rreg[25] ; spi_slave:spi_slave_rx_inst|rdata[26] ; spi_sck      ; spi_sck     ; 0.000        ; 0.130      ; 0.761      ;
; 0.459 ; spi_slave:spi_slave_rx_inst|rreg[40] ; spi_slave:spi_slave_rx_inst|rdata[41] ; spi_sck      ; spi_sck     ; 0.000        ; 0.103      ; 0.757      ;
; 0.491 ; spi_slave:spi_slave_rx_inst|rreg[37] ; spi_slave:spi_slave_rx_inst|rreg[38]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.735      ;
; 0.491 ; spi_slave:spi_slave_rx_inst|treg[27] ; spi_slave:spi_slave_rx_inst|treg[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.736      ;
; 0.491 ; spi_slave:spi_slave_rx_inst|treg[10] ; spi_slave:spi_slave_rx_inst|treg[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.736      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|treg[25] ; spi_slave:spi_slave_rx_inst|treg[26]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|treg[22] ; spi_slave:spi_slave_rx_inst|treg[23]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|treg[20] ; spi_slave:spi_slave_rx_inst|treg[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|treg[19] ; spi_slave:spi_slave_rx_inst|treg[20]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|treg[14] ; spi_slave:spi_slave_rx_inst|treg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|treg[12] ; spi_slave:spi_slave_rx_inst|treg[13]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|treg[9]  ; spi_slave:spi_slave_rx_inst|treg[10]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|treg[8]  ; spi_slave:spi_slave_rx_inst|treg[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|rreg[38] ; spi_slave:spi_slave_rx_inst|rreg[39]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|treg[37] ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|treg[21] ; spi_slave:spi_slave_rx_inst|treg[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.739      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|treg[6]  ; spi_slave:spi_slave_rx_inst|treg[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.737      ;
; 0.495 ; spi_slave:spi_slave_rx_inst|treg[0]  ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.498 ; spi_slave:spi_slave_rx_inst|rreg[15] ; spi_slave:spi_slave_rx_inst|rreg[16]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.745      ;
; 0.499 ; spi_slave:spi_slave_rx_inst|rreg[14] ; spi_slave:spi_slave_rx_inst|rreg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.746      ;
; 0.506 ; spi_slave:spi_slave_rx_inst|rreg[24] ; spi_slave:spi_slave_rx_inst|rdata[25] ; spi_sck      ; spi_sck     ; 0.000        ; 0.400      ; 1.101      ;
; 0.513 ; spi_slave:spi_slave_rx_inst|rreg[41] ; spi_slave:spi_slave_rx_inst|rreg[42]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.760      ;
; 0.513 ; spi_slave:spi_slave_rx_inst|rreg[23] ; spi_slave:spi_slave_rx_inst|rreg[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.758      ;
; 0.514 ; spi_slave:spi_slave_rx_inst|rreg[0]  ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.758      ;
; 0.514 ; spi_slave:spi_slave_rx_inst|rreg[34] ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.760      ;
; 0.514 ; spi_slave:spi_slave_rx_inst|rreg[5]  ; spi_slave:spi_slave_rx_inst|rreg[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.760      ;
; 0.515 ; spi_slave:spi_slave_rx_inst|rreg[32] ; spi_slave:spi_slave_rx_inst|rreg[33]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.759      ;
; 0.515 ; spi_slave:spi_slave_rx_inst|rreg[21] ; spi_slave:spi_slave_rx_inst|rreg[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.759      ;
; 0.516 ; spi_slave:spi_slave_rx_inst|rreg[12] ; spi_slave:spi_slave_rx_inst|rreg[13]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.760      ;
; 0.541 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[32] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.434      ; 4.200      ;
; 0.541 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[34] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.434      ; 4.200      ;
; 0.541 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[37] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.434      ; 4.200      ;
; 0.549 ; spi_slave:spi_slave_rx_inst|rreg[27] ; spi_slave:spi_slave_rx_inst|rdata[28] ; spi_sck      ; spi_sck     ; 0.000        ; 0.378      ; 1.122      ;
; 0.586 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[42] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.057      ; 3.868      ;
; 0.586 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[43] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.057      ; 3.868      ;
; 0.586 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[9]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.057      ; 3.868      ;
; 0.586 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[6]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.057      ; 3.868      ;
; 0.586 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[1]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.057      ; 3.868      ;
; 0.590 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[19] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.119      ; 3.934      ;
; 0.590 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[3]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.119      ; 3.934      ;
; 0.590 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[29] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.119      ; 3.934      ;
; 0.590 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[28] ; spi_ce0      ; spi_sck     ; 0.000        ; 3.119      ; 3.934      ;
; 0.604 ; spi_slave:spi_slave_rx_inst|rreg[13] ; spi_slave:spi_slave_rx_inst|rreg[14]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.093      ; 0.892      ;
; 0.608 ; spi_slave:spi_slave_rx_inst|rreg[20] ; spi_slave:spi_slave_rx_inst|rdata[21] ; spi_sck      ; spi_sck     ; 0.000        ; 0.130      ; 0.933      ;
; 0.610 ; spi_slave:spi_slave_rx_inst|rreg[29] ; spi_slave:spi_slave_rx_inst|rdata[30] ; spi_sck      ; spi_sck     ; 0.000        ; 0.130      ; 0.935      ;
; 0.621 ; spi_slave:spi_slave_rx_inst|treg[23] ; spi_slave:spi_slave_rx_inst|treg[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.866      ;
; 0.624 ; spi_slave:spi_slave_rx_inst|rreg[4]  ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.093      ; 0.912      ;
; 0.624 ; spi_slave:spi_slave_rx_inst|treg[38] ; spi_slave:spi_slave_rx_inst|treg[39]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.868      ;
; 0.630 ; spi_slave:spi_slave_rx_inst|rreg[11] ; spi_slave:spi_slave_rx_inst|rdata[12] ; spi_sck      ; spi_sck     ; 0.000        ; 0.095      ; 0.920      ;
; 0.635 ; spi_slave:spi_slave_rx_inst|rreg[13] ; spi_slave:spi_slave_rx_inst|rdata[14] ; spi_sck      ; spi_sck     ; 0.000        ; 0.103      ; 0.933      ;
; 0.635 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[40] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.817      ; 3.677      ;
; 0.635 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[41] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.817      ; 3.677      ;
; 0.635 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[14] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.817      ; 3.677      ;
; 0.635 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[12] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.817      ; 3.677      ;
; 0.635 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[10] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.817      ; 3.677      ;
; 0.635 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[8]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.817      ; 3.677      ;
; 0.635 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[7]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.817      ; 3.677      ;
; 0.635 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[4]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.817      ; 3.677      ;
; 0.635 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[0]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.817      ; 3.677      ;
; 0.635 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[22] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.817      ; 3.677      ;
; 0.635 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[23] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.817      ; 3.677      ;
; 0.635 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[33] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.817      ; 3.677      ;
; 0.635 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[35] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.817      ; 3.677      ;
; 0.639 ; spi_slave:spi_slave_rx_inst|treg[26] ; spi_slave:spi_slave_rx_inst|treg[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.884      ;
; 0.647 ; spi_slave:spi_slave_rx_inst|rreg[36] ; spi_slave:spi_slave_rx_inst|rreg[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.891      ;
; 0.648 ; spi_slave:spi_slave_rx_inst|nb[6]    ; spi_slave:spi_slave_rx_inst|nb[6]     ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.887      ;
; 0.675 ; spi_slave:spi_slave_rx_inst|rreg[11] ; spi_slave:spi_slave_rx_inst|rreg[12]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.922      ;
; 0.675 ; spi_slave:spi_slave_rx_inst|rreg[10] ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.922      ;
; 0.689 ; spi_slave:spi_slave_rx_inst|rreg[8]  ; spi_slave:spi_slave_rx_inst|rreg[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.935      ;
; 0.691 ; spi_slave:spi_slave_rx_inst|rreg[30] ; spi_slave:spi_slave_rx_inst|rreg[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.935      ;
; 0.692 ; spi_slave:spi_slave_rx_inst|rreg[24] ; spi_slave:spi_slave_rx_inst|rreg[25]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.937      ;
; 0.697 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[5]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.802      ; 3.724      ;
; 0.697 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[18] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.802      ; 3.724      ;
; 0.697 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[21] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.802      ; 3.724      ;
; 0.697 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[20] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.802      ; 3.724      ;
; 0.697 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[27] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.802      ; 3.724      ;
; 0.697 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[26] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.802      ; 3.724      ;
; 0.697 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[30] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.802      ; 3.724      ;
; 0.697 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[31] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.802      ; 3.724      ;
; 0.697 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[36] ; spi_ce0      ; spi_sck     ; 0.000        ; 2.802      ; 3.724      ;
; 0.710 ; spi_slave:spi_slave_rx_inst|treg[45] ; spi_slave:spi_slave_rx_inst|treg[46]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.954      ;
+-------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.272 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.288      ; 0.755      ;
; 0.430 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.112      ; 0.737      ;
; 0.432 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.436 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.112      ; 0.743      ;
; 0.455 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.096      ; 0.746      ;
; 0.469 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.051      ; 0.715      ;
; 0.470 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.714      ;
; 0.473 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.718      ;
; 0.498 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.743      ;
; 0.498 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.742      ;
; 0.501 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.745      ;
; 0.509 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.753      ;
; 0.510 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.754      ;
; 0.511 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.755      ;
; 0.514 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.288      ; 0.997      ;
; 0.522 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.313      ; 1.065      ;
; 0.523 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.043      ; 0.761      ;
; 0.542 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.307      ; 1.079      ;
; 0.564 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.288      ; 1.047      ;
; 0.588 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.304      ; 1.122      ;
; 0.589 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.304      ; 1.123      ;
; 0.590 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.307      ; 1.127      ;
; 0.597 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.278      ; 1.105      ;
; 0.599 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.844      ;
; 0.601 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.288      ; 1.084      ;
; 0.602 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.051      ; 0.848      ;
; 0.602 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.846      ;
; 0.604 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.848      ;
; 0.612 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.043      ; 0.850      ;
; 0.628 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.260      ; 1.118      ;
; 0.629 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.260      ; 1.119      ;
; 0.644 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.888      ;
; 0.645 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.889      ;
; 0.646 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.889      ;
; 0.654 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.051      ; 0.900      ;
; 0.655 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.051      ; 0.901      ;
; 0.656 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.043      ; 0.894      ;
; 0.679 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.082      ; 0.956      ;
; 0.684 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.043      ; 0.922      ;
; 0.691 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.112      ; 0.998      ;
; 0.695 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.455      ; 1.380      ;
; 0.705 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.004      ; 0.904      ;
; 0.708 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.455      ; 1.393      ;
; 0.710 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.954      ;
; 0.711 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.956      ;
; 0.712 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.051      ; 0.958      ;
; 0.713 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.957      ;
; 0.722 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.133      ; 1.085      ;
; 0.727 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.096      ; 1.018      ;
; 0.730 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.975      ;
; 0.731 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.421      ; 1.382      ;
; 0.735 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.051      ; 0.981      ;
; 0.737 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.043      ; 0.975      ;
; 0.738 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.096      ; 1.029      ;
; 0.745 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.988      ;
; 0.749 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.992      ;
; 0.750 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.994      ;
; 0.751 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.995      ;
; 0.752 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.202     ; 0.745      ;
; 0.765 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 1.008      ;
; 0.765 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 1.008      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.339 ; receiver:NRX[3].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[4]                        ; receiver:NRX[3].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[4]                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.233      ; 0.767      ;
; 0.410 ; receiver:NRX[3].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[36]                       ; receiver:NRX[3].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[36]                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.162      ; 0.767      ;
; 0.411 ; receiver:NRX[3].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[35]                       ; receiver:NRX[3].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[35]                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.162      ; 0.768      ;
; 0.413 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity6a[0]                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.163      ; 0.771      ;
; 0.422 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[3]                                                 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.675      ; 1.327      ;
; 0.430 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[3]                                                                                    ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[3]                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[1]                                                                                    ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[1]                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|waddr[0]                                                                                     ; receiver:NRX[0].receiver_inst|firX8R8:fir2|waddr[0]                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.446 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.104      ; 0.745      ;
; 0.450 ; receiver:NRX[1].receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[24]                                         ; receiver:NRX[1].receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[24]                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.250      ; 0.895      ;
; 0.458 ; receiver:NRX[1].receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[20]                                         ; receiver:NRX[1].receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[20]                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.250      ; 0.903      ;
; 0.466 ; receiver:NRX[2].receiver_inst|cordic:cordic_inst|phase[20]                                                                              ; receiver:NRX[2].receiver_inst|cordic:cordic_inst|Z[0][5]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.436      ; 1.097      ;
; 0.468 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[1]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.103      ; 0.766      ;
; 0.468 ; receiver:NRX[2].receiver_inst|cordic:cordic_inst|Z[12][1]                                                                               ; receiver:NRX[2].receiver_inst|cordic:cordic_inst|Z[13][2]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.715      ;
; 0.470 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity6a[0]                ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity5                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.715      ;
; 0.471 ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|Z[12][0]                                                                               ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|Z[13][2]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.716      ;
; 0.473 ; receiver:NRX[1].receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[23]                                         ; receiver:NRX[1].receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[23]                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.250      ; 0.918      ;
; 0.473 ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Z[8][6]                                                                                ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Z[9][6]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.716      ;
; 0.474 ; receiver:NRX[1].receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[25]                                         ; receiver:NRX[1].receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[25]                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.250      ; 0.919      ;
; 0.474 ; receiver:NRX[1].receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[18]                                         ; receiver:NRX[1].receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[18]                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.250      ; 0.919      ;
; 0.476 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[1]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.098      ; 0.769      ;
; 0.479 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[2]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.103      ; 0.777      ;
; 0.479 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[7]                                                 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.407      ; 1.116      ;
; 0.487 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.735      ;
; 0.487 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.735      ;
; 0.488 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.736      ;
; 0.488 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[9] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[9] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.735      ;
; 0.489 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.737      ;
; 0.489 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.736      ;
; 0.489 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[3] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.736      ;
; 0.489 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[3] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.736      ;
; 0.489 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.737      ;
; 0.489 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.737      ;
; 0.489 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[7] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.737      ;
; 0.489 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[7] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.737      ;
; 0.490 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.738      ;
; 0.490 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.738      ;
; 0.490 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.738      ;
; 0.490 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.738      ;
; 0.490 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.736      ;
; 0.490 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.738      ;
; 0.490 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.738      ;
; 0.490 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.738      ;
; 0.490 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.736      ;
; 0.490 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.736      ;
; 0.490 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[8] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.736      ;
; 0.490 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Z[2][0]                                                                                ; receiver:NRX[0].receiver_inst|cordic:cordic_inst|Z[3][0]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.491 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|counter[8]                                                                          ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|counter[8]                                                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.730      ;
; 0.491 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:H|counter[8]                                                                          ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:H|counter[8]                                                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.730      ;
; 0.491 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:G|counter[8]                                                                          ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:G|counter[8]                                                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.730      ;
; 0.491 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_10mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.403 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.684      ;
; 0.486 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.752      ;
; 0.545 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.811      ;
; 0.545 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.811      ;
; 0.545 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.811      ;
; 0.545 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.811      ;
; 0.547 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.813      ;
; 0.647 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.913      ;
; 0.648 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.914      ;
; 0.648 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.914      ;
; 0.649 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.915      ;
; 0.649 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.915      ;
; 0.683 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.950      ;
; 0.683 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.950      ;
; 0.684 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.951      ;
; 0.684 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.951      ;
; 0.684 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.951      ;
; 0.685 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.952      ;
; 0.686 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.953      ;
; 0.687 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.954      ;
; 0.688 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.955      ;
; 0.688 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.955      ;
; 0.688 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.955      ;
; 0.689 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.955      ;
; 0.689 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.956      ;
; 0.689 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.956      ;
; 0.689 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.956      ;
; 0.690 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.958      ;
; 0.692 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.959      ;
; 0.693 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.959      ;
; 0.694 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.960      ;
; 0.695 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.697 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.963      ;
; 0.698 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.964      ;
; 0.699 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.965      ;
; 0.701 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.967      ;
; 0.702 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.968      ;
; 0.707 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.973      ;
; 0.709 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.976      ;
; 0.711 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.977      ;
; 0.713 ; counter[22]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.979      ;
; 0.714 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.980      ;
; 0.714 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.981      ;
; 0.715 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.981      ;
; 0.718 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.984      ;
; 0.718 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.984      ;
; 0.719 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.985      ;
; 0.731 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.997      ;
; 0.732 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.998      ;
; 0.737 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.003      ;
; 0.740 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.006      ;
; 0.744 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.010      ;
; 0.746 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.012      ;
; 0.747 ; ad9866:ad9866_inst|dut1_pc[0]                      ; ad9866:ad9866_inst|dut1_pc[0]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.013      ;
; 0.840 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.106      ;
; 0.845 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.111      ;
; 0.845 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.112      ;
; 0.864 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 1.129      ;
; 0.993 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.068      ; 1.256      ;
; 0.999 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.068      ; 1.262      ;
; 1.000 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.068      ; 1.263      ;
; 1.002 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.068      ; 1.265      ;
; 1.002 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.068      ; 1.265      ;
; 1.005 ; counter[12]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.272      ;
; 1.005 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.272      ;
; 1.005 ; counter[2]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.272      ;
; 1.006 ; counter[10]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.006 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; counter[18]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.273      ;
; 1.007 ; counter[8]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; counter[14]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; counter[0]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.274      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                          ;
+-------+---------------------------------------+-----------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                     ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-----------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.453 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx_freq[0][26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.244      ; 0.922      ;
; 0.679 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx_freq[0][18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.244      ; 1.148      ;
; 0.835 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx_freq[0][22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.231      ; 1.291      ;
; 0.880 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx_freq[0][23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.231      ; 1.336      ;
; 0.896 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                      ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.237      ; 1.358      ;
; 0.966 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx_freq[0][25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.045     ; 1.146      ;
; 1.005 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx_freq[0][30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.244      ; 1.474      ;
; 1.007 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx_freq[0][20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.245      ; 1.477      ;
; 1.010 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx_freq[0][10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.236      ; 1.471      ;
; 1.015 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx_freq[3][7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.236      ; 1.476      ;
; 1.033 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx_freq[0][5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.245      ; 1.503      ;
; 1.034 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx_freq[0][14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.231      ; 1.490      ;
; 1.073 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx_freq[0][7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.230      ; 1.528      ;
; 1.109 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx_freq[0][27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.245      ; 1.579      ;
; 1.135 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx_freq[0][28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.060     ; 1.300      ;
; 1.136 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx_freq[0][6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.000      ; 1.361      ;
; 1.138 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx_freq[0][1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.005      ; 1.368      ;
; 1.145 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx_freq[0][19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.060     ; 1.310      ;
; 1.147 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx_freq[0][9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.000      ; 1.372      ;
; 1.174 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                      ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.223      ; 1.622      ;
; 1.195 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx_freq[0][0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.094      ; 1.118      ;
; 1.215 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx_freq[1][30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.246      ; 1.686      ;
; 1.219 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx_freq[0][0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.230      ; 1.674      ;
; 1.225 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx_freq[0][12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.231      ; 1.681      ;
; 1.227 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx_freq[0][4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.094      ; 1.150      ;
; 1.243 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx_freq[0][4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.231      ; 1.699      ;
; 1.246 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx_freq[1][4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.231      ; 1.702      ;
; 1.250 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx_freq[3][23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.231      ; 1.706      ;
; 1.250 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx_freq[2][23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.231      ; 1.706      ;
; 1.250 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx_freq[0][8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.094      ; 1.173      ;
; 1.281 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                      ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.364     ; 1.142      ;
; 1.311 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx_freq[1][8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.232      ; 1.768      ;
; 1.312 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                      ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.223      ; 1.760      ;
; 1.315 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx_freq[0][8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.232      ; 1.772      ;
; 1.332 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx_freq[2][4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.239      ; 1.796      ;
; 1.350 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx_freq[3][1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.000      ; 1.575      ;
; 1.354 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx_freq[2][1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.000      ; 1.579      ;
; 1.362 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx_freq[1][29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.412      ; 1.999      ;
; 1.370 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx_freq[0][15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.046     ; 1.549      ;
; 1.392 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx_speed[1]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.228      ; 1.845      ;
; 1.400 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx_freq[3][20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.250      ; 1.875      ;
; 1.406 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx_freq[0][11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.046     ; 1.585      ;
; 1.420 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx_freq[1][23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.231      ; 1.876      ;
; 1.427 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx_freq[1][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.246      ; 1.898      ;
; 1.438 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx_freq[0][7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.094      ; 1.361      ;
; 1.442 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx_freq[3][27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.248      ; 1.915      ;
; 1.443 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx_freq[2][27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.248      ; 1.916      ;
; 1.445 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx_freq[1][27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.248      ; 1.918      ;
; 1.446 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx_freq[2][26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.246      ; 1.917      ;
; 1.448 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx_freq[3][26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.246      ; 1.919      ;
; 1.448 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx_freq[0][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.246      ; 1.919      ;
; 1.450 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx_freq[3][9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.136     ; 1.143      ;
; 1.453 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx_freq[0][10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.094      ; 1.376      ;
; 1.454 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx_freq[0][31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.246      ; 1.925      ;
; 1.454 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx_freq[0][11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.182     ; 1.101      ;
; 1.457 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx_freq[0][5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.108      ; 1.394      ;
; 1.471 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx_freq[3][10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.234      ; 1.930      ;
; 1.475 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx_freq[3][30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.245      ; 1.945      ;
; 1.475 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx_freq[3][22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.232      ; 1.932      ;
; 1.475 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx_freq[0][2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.182     ; 1.122      ;
; 1.478 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx_freq[2][30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.245      ; 1.948      ;
; 1.479 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx_freq[1][26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.244      ; 1.948      ;
; 1.485 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx_freq[0][14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.094      ; 1.408      ;
; 1.487 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx_freq[3][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.248      ; 1.960      ;
; 1.489 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx_freq[2][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.248      ; 1.962      ;
; 1.498 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx_freq[1][9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.424      ; 2.147      ;
; 1.500 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx_freq[3][8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.231      ; 1.956      ;
; 1.500 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx_freq[1][11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.379      ; 2.104      ;
; 1.504 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx_freq[0][16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.182     ; 1.151      ;
; 1.505 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx_freq[2][22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.231      ; 1.961      ;
; 1.510 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx_freq[0][15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.182     ; 1.157      ;
; 1.512 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx_freq[3][12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.231      ; 1.968      ;
; 1.514 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx_freq[1][14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.740      ; 2.479      ;
; 1.517 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx_freq[0][29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.059     ; 1.683      ;
; 1.518 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx_freq[3][14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.231      ; 1.974      ;
; 1.519 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx_speed[0]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.228      ; 1.972      ;
; 1.526 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx_freq[1][5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.253      ; 2.004      ;
; 1.526 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx_freq[2][5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.253      ; 2.004      ;
; 1.530 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx_freq[3][4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.231      ; 1.986      ;
; 1.532 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx_freq[0][17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.046     ; 1.711      ;
; 1.541 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx_freq[3][18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.250      ; 2.016      ;
; 1.547 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx_freq[0][17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.182     ; 1.194      ;
; 1.550 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                      ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.356     ; 1.419      ;
; 1.550 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx_freq[1][10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.235      ; 2.010      ;
; 1.550 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx_freq[2][10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.235      ; 2.010      ;
; 1.552 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx_freq[3][5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.245      ; 2.022      ;
; 1.567 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx_freq[0][3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.060     ; 1.732      ;
; 1.574 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx_freq[2][25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.045     ; 1.754      ;
; 1.575 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx_freq[2][29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.413      ; 2.213      ;
; 1.578 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx_freq[3][25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.045     ; 1.758      ;
; 1.583 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx_freq[0][13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.046     ; 1.762      ;
; 1.593 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx_freq[1][25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.046     ; 1.772      ;
; 1.594 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx_freq[3][11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.044     ; 1.775      ;
; 1.594 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx_freq[2][11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.044     ; 1.775      ;
; 1.595 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx_freq[2][8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.239      ; 2.059      ;
; 1.607 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx_freq[2][0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.720      ; 2.552      ;
; 1.620 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx_freq[0][12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.094      ; 1.543      ;
; 1.621 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx_freq[3][0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.231      ; 2.077      ;
; 1.638 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx_freq[3][15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.046     ; 1.817      ;
; 1.643 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx_freq[1][16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.464      ; 2.332      ;
+-------+---------------------------------------+-----------------------------+--------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_clk'                                                                                                              ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                        ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate        ; ad9866_clk ; Rise       ; ad9866_rxclk                                                                  ;
; -2.123 ; 13.563       ; 15.686         ; Port Rate        ; ad9866_clk ; Rise       ; ad9866_txclk                                                                  ;
; 6.020  ; 6.402        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[0]               ;
; 6.020  ; 6.402        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[10]              ;
; 6.020  ; 6.402        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[11]              ;
; 6.020  ; 6.402        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[12]              ;
; 6.020  ; 6.402        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[13]              ;
; 6.020  ; 6.402        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[14]              ;
; 6.020  ; 6.402        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[15]              ;
; 6.020  ; 6.402        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[16]              ;
; 6.020  ; 6.402        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[17]              ;
; 6.020  ; 6.402        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[1]               ;
; 6.020  ; 6.402        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[2]               ;
; 6.020  ; 6.402        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[3]               ;
; 6.020  ; 6.402        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[4]               ;
; 6.020  ; 6.402        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[5]               ;
; 6.020  ; 6.402        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[6]               ;
; 6.020  ; 6.402        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[7]               ;
; 6.020  ; 6.402        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[8]               ;
; 6.020  ; 6.402        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_coef[9]               ;
; 6.020  ; 6.402        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_q[18]                 ;
; 6.020  ; 6.402        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_q[19]                 ;
; 6.020  ; 6.402        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_q[20]                 ;
; 6.020  ; 6.402        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_q[21]                 ;
; 6.020  ; 6.402        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_q[22]                 ;
; 6.020  ; 6.402        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_q[23]                 ;
; 6.020  ; 6.402        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_q[24]                 ;
; 6.020  ; 6.402        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_q[25]                 ;
; 6.020  ; 6.402        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_q[26]                 ;
; 6.020  ; 6.402        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_q[27]                 ;
; 6.020  ; 6.402        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_q[28]                 ;
; 6.020  ; 6.402        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_q[29]                 ;
; 6.020  ; 6.402        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_q[30]                 ;
; 6.020  ; 6.402        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_q[31]                 ;
; 6.020  ; 6.402        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_q[32]                 ;
; 6.020  ; 6.402        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_q[33]                 ;
; 6.020  ; 6.402        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_q[34]                 ;
; 6.020  ; 6.402        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:A|reg_q[35]                 ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:G|reg_coef[0]~_Duplicate_7  ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:G|reg_coef[10]~_Duplicate_7 ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:G|reg_coef[11]~_Duplicate_7 ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:G|reg_coef[12]~_Duplicate_7 ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:G|reg_coef[13]~_Duplicate_7 ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:G|reg_coef[14]~_Duplicate_7 ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:G|reg_coef[15]~_Duplicate_7 ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:G|reg_coef[16]~_Duplicate_7 ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:G|reg_coef[17]~_Duplicate_7 ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:G|reg_coef[1]~_Duplicate_7  ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:G|reg_coef[2]~_Duplicate_7  ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:G|reg_coef[3]~_Duplicate_7  ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:G|reg_coef[4]~_Duplicate_7  ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:G|reg_coef[5]~_Duplicate_7  ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:G|reg_coef[6]~_Duplicate_7  ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:G|reg_coef[7]~_Duplicate_7  ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:G|reg_coef[8]~_Duplicate_7  ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:G|reg_coef[9]~_Duplicate_7  ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[3].receiver_inst|firX8R8:fir2|fir256:G|reg_q[0]                  ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[3].receiver_inst|firX8R8:fir2|fir256:G|reg_q[10]                 ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[3].receiver_inst|firX8R8:fir2|fir256:G|reg_q[11]                 ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[3].receiver_inst|firX8R8:fir2|fir256:G|reg_q[12]                 ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[3].receiver_inst|firX8R8:fir2|fir256:G|reg_q[13]                 ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[3].receiver_inst|firX8R8:fir2|fir256:G|reg_q[14]                 ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[3].receiver_inst|firX8R8:fir2|fir256:G|reg_q[15]                 ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[3].receiver_inst|firX8R8:fir2|fir256:G|reg_q[16]                 ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[3].receiver_inst|firX8R8:fir2|fir256:G|reg_q[17]                 ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[3].receiver_inst|firX8R8:fir2|fir256:G|reg_q[1]                  ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[3].receiver_inst|firX8R8:fir2|fir256:G|reg_q[2]                  ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[3].receiver_inst|firX8R8:fir2|fir256:G|reg_q[3]                  ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[3].receiver_inst|firX8R8:fir2|fir256:G|reg_q[4]                  ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[3].receiver_inst|firX8R8:fir2|fir256:G|reg_q[5]                  ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[3].receiver_inst|firX8R8:fir2|fir256:G|reg_q[6]                  ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[3].receiver_inst|firX8R8:fir2|fir256:G|reg_q[7]                  ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[3].receiver_inst|firX8R8:fir2|fir256:G|reg_q[8]                  ;
; 6.132  ; 6.514        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[3].receiver_inst|firX8R8:fir2|fir256:G|reg_q[9]                  ;
; 6.144  ; 6.526        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_coef[0]~_Duplicate_5  ;
; 6.144  ; 6.526        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_coef[10]~_Duplicate_5 ;
; 6.144  ; 6.526        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_coef[11]~_Duplicate_5 ;
; 6.144  ; 6.526        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_coef[12]~_Duplicate_5 ;
; 6.144  ; 6.526        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_coef[13]~_Duplicate_5 ;
; 6.144  ; 6.526        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_coef[14]~_Duplicate_5 ;
; 6.144  ; 6.526        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_coef[15]~_Duplicate_5 ;
; 6.144  ; 6.526        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_coef[16]~_Duplicate_5 ;
; 6.144  ; 6.526        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_coef[17]~_Duplicate_5 ;
; 6.144  ; 6.526        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_coef[1]~_Duplicate_5  ;
; 6.144  ; 6.526        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_coef[2]~_Duplicate_5  ;
; 6.144  ; 6.526        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_coef[3]~_Duplicate_5  ;
; 6.144  ; 6.526        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_coef[4]~_Duplicate_5  ;
; 6.144  ; 6.526        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_coef[5]~_Duplicate_5  ;
; 6.144  ; 6.526        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_coef[6]~_Duplicate_5  ;
; 6.144  ; 6.526        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_coef[7]~_Duplicate_5  ;
; 6.144  ; 6.526        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_coef[8]~_Duplicate_5  ;
; 6.144  ; 6.526        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:B|reg_coef[9]~_Duplicate_5  ;
; 6.144  ; 6.526        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[0]~_Duplicate_7  ;
; 6.144  ; 6.526        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[10]~_Duplicate_7 ;
; 6.144  ; 6.526        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[11]~_Duplicate_7 ;
; 6.144  ; 6.526        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[12]~_Duplicate_7 ;
; 6.144  ; 6.526        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[13]~_Duplicate_7 ;
; 6.144  ; 6.526        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[14]~_Duplicate_7 ;
; 6.144  ; 6.526        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[15]~_Duplicate_7 ;
; 6.144  ; 6.526        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:E|reg_coef[16]~_Duplicate_7 ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_rxclk'                                      ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate ; ad9866_rxclk ; Rise       ; ad9866_rxclk ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_txclk'                                      ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate ; ad9866_txclk ; Rise       ; ad9866_txclk ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_sck'                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------+
; 31.569 ; 31.785       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[24] ;
; 31.572 ; 31.788       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[32] ;
; 31.572 ; 31.788       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[34] ;
; 31.572 ; 31.788       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[37] ;
; 31.597 ; 31.813       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[11] ;
; 31.597 ; 31.813       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[13] ;
; 31.597 ; 31.813       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[15] ;
; 31.597 ; 31.813       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[16] ;
; 31.597 ; 31.813       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[17] ;
; 31.597 ; 31.813       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[25] ;
; 31.597 ; 31.813       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[2]  ;
; 31.620 ; 31.836       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[1]  ;
; 31.620 ; 31.836       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[42] ;
; 31.620 ; 31.836       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[43] ;
; 31.620 ; 31.836       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[6]  ;
; 31.620 ; 31.836       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[9]  ;
; 31.655 ; 31.871       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[0]     ;
; 31.655 ; 31.871       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[1]     ;
; 31.655 ; 31.871       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[2]     ;
; 31.655 ; 31.871       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[3]     ;
; 31.655 ; 31.871       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[4]     ;
; 31.655 ; 31.871       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[5]     ;
; 31.655 ; 31.871       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[6]     ;
; 31.663 ; 31.879       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[19] ;
; 31.663 ; 31.879       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[28] ;
; 31.663 ; 31.879       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[29] ;
; 31.663 ; 31.879       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[3]  ;
; 31.668 ; 31.884       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[18]  ;
; 31.682 ; 31.898       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[0]   ;
; 31.682 ; 31.898       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[1]   ;
; 31.682 ; 31.898       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[21]  ;
; 31.682 ; 31.898       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[22]  ;
; 31.682 ; 31.898       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[30]  ;
; 31.682 ; 31.898       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[31]  ;
; 31.682 ; 31.898       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[32]  ;
; 31.682 ; 31.898       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[33]  ;
; 31.682 ; 31.898       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[36]  ;
; 31.682 ; 31.898       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[37]  ;
; 31.682 ; 31.898       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[38]  ;
; 31.682 ; 31.898       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[39]  ;
; 31.685 ; 31.901       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|done      ;
; 31.685 ; 31.901       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[19]  ;
; 31.685 ; 31.901       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[26]  ;
; 31.685 ; 31.901       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[27]  ;
; 31.685 ; 31.901       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[28]  ;
; 31.697 ; 31.913       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[34]  ;
; 31.697 ; 31.913       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[35]  ;
; 31.697 ; 31.913       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[3]   ;
; 31.697 ; 31.913       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[5]   ;
; 31.697 ; 31.913       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[6]   ;
; 31.697 ; 31.913       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[8]   ;
; 31.697 ; 31.913       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[9]   ;
; 31.698 ; 31.914       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[17]  ;
; 31.698 ; 31.914       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[20]  ;
; 31.698 ; 31.914       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[23]  ;
; 31.698 ; 31.914       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[24]  ;
; 31.698 ; 31.914       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[25]  ;
; 31.698 ; 31.914       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[29]  ;
; 31.698 ; 31.914       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[4]   ;
; 31.698 ; 31.882       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[30]  ;
; 31.698 ; 31.882       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[31]  ;
; 31.698 ; 31.882       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[32]  ;
; 31.698 ; 31.882       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[34]  ;
; 31.698 ; 31.882       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[35]  ;
; 31.699 ; 31.915       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[0]  ;
; 31.699 ; 31.915       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[10] ;
; 31.699 ; 31.915       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[12] ;
; 31.699 ; 31.915       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[14] ;
; 31.699 ; 31.915       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[22] ;
; 31.699 ; 31.915       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[23] ;
; 31.699 ; 31.915       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[33] ;
; 31.699 ; 31.915       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[35] ;
; 31.699 ; 31.915       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[40] ;
; 31.699 ; 31.915       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[41] ;
; 31.699 ; 31.915       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[4]  ;
; 31.699 ; 31.915       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[7]  ;
; 31.699 ; 31.915       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[8]  ;
; 31.699 ; 31.883       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[33]  ;
; 31.699 ; 31.883       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[37]  ;
; 31.699 ; 31.883       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[38]  ;
; 31.699 ; 31.883       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[39]  ;
; 31.700 ; 31.884       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[36]  ;
; 31.701 ; 31.917       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[12]  ;
; 31.701 ; 31.917       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[13]  ;
; 31.701 ; 31.917       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[40]  ;
; 31.701 ; 31.885       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[42]  ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[10]  ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[11]  ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[14]  ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[15]  ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[16]  ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[2]   ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[41]  ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[42]  ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[7]   ;
; 31.707 ; 31.891       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[43]  ;
; 31.707 ; 31.891       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[44]  ;
; 31.707 ; 31.891       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[45]  ;
; 31.707 ; 31.891       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[46]  ;
; 31.707 ; 31.891       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[47]  ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'                                                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[0]                      ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[1]                      ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[2]                      ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[3]                      ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[4]                      ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[5]                      ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[14]                   ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[15]                   ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[1]                    ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[2]                    ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[3]                    ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[4]                    ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[5]                    ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[6]                    ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[7]                    ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[8]                    ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[9]                    ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[0]                ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[1]                ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[2]                ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[3]                ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[0]                    ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[10]                   ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[11]                   ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[12]                   ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[13]                   ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_state.1                    ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sclk                            ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sen_n                           ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[0]                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[10]                                        ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[11]                                        ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[12]                                        ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[13]                                        ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[14]                                        ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[15]                                        ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[16]                                        ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[17]                                        ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[18]                                        ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[19]                                        ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[1]                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[20]                                        ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[21]                                        ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[22]                                        ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[23]                                        ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[2]                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[3]                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[4]                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[5]                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[6]                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[7]                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[8]                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[9]                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[0]  ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[10] ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[11] ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[1]  ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[2]  ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[3]  ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[4]  ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[5]  ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[6]  ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[7]  ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[8]  ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[9]  ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset             ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[12] ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[13] ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[14] ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[15] ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[16] ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[17] ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[18] ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[19] ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[20] ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[21] ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[22] ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[23] ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[0]                ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[1]                ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[2]                ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[3]                ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_state.1                    ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sclk                            ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sen_n                           ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[0]                                         ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[10]                                        ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[11]                                        ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[12]                                        ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[13]                                        ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[14]                                        ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[15]                                        ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[16]                                        ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[17]                                        ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[18]                                        ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[19]                                        ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[1]                                         ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[20]                                        ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[21]                                        ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[22]                                        ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_ce0'                                                                                                                                                                        ;
+----------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                                 ;
+----------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 1249.488 ; 1249.672     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ;
; 1249.546 ; 1249.730     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; 1249.588 ; 1249.818     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ;
; 1249.588 ; 1249.818     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]                          ;
; 1249.588 ; 1249.818     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ;
; 1249.588 ; 1249.818     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]                          ;
; 1249.588 ; 1249.818     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]                          ;
; 1249.588 ; 1249.818     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]                          ;
; 1249.588 ; 1249.818     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ;
; 1249.588 ; 1249.818     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ;
; 1249.588 ; 1249.818     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ;
; 1249.588 ; 1249.818     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ;
; 1249.588 ; 1249.818     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ;
; 1249.588 ; 1249.818     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ;
; 1249.588 ; 1249.818     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ;
; 1249.588 ; 1249.818     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ;
; 1249.588 ; 1249.818     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ;
; 1249.588 ; 1249.818     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ;
; 1249.588 ; 1249.818     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ;
; 1249.588 ; 1249.818     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ;
; 1249.590 ; 1249.820     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ;
; 1249.600 ; 1249.830     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ;
; 1249.600 ; 1249.830     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ;
; 1249.600 ; 1249.830     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ;
; 1249.600 ; 1249.830     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ;
; 1249.600 ; 1249.830     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ;
; 1249.600 ; 1249.830     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ;
; 1249.600 ; 1249.830     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ;
; 1249.600 ; 1249.830     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ;
; 1249.600 ; 1249.830     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ;
; 1249.600 ; 1249.830     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ;
; 1249.600 ; 1249.830     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ;
; 1249.600 ; 1249.830     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ;
; 1249.602 ; 1249.832     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; 1249.613 ; 1249.797     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ;
; 1249.613 ; 1249.797     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ;
; 1249.613 ; 1249.797     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ;
; 1249.613 ; 1249.797     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ;
; 1249.613 ; 1249.797     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ;
; 1249.613 ; 1249.797     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ;
; 1249.613 ; 1249.797     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ;
; 1249.642 ; 1249.826     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; 1249.642 ; 1249.826     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; 1249.642 ; 1249.826     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; 1249.647 ; 1249.831     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ;
; 1249.647 ; 1249.831     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ;
; 1249.647 ; 1249.831     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ;
; 1249.647 ; 1249.831     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ;
; 1249.663 ; 1249.893     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ;
; 1249.663 ; 1249.893     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]                          ;
; 1249.663 ; 1249.893     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ;
; 1249.663 ; 1249.893     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]                          ;
; 1249.663 ; 1249.893     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]                          ;
; 1249.663 ; 1249.893     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]                          ;
; 1249.663 ; 1249.893     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ;
; 1249.663 ; 1249.893     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ;
; 1249.663 ; 1249.893     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ;
; 1249.663 ; 1249.893     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ;
; 1249.663 ; 1249.893     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ;
; 1249.663 ; 1249.893     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ;
; 1249.663 ; 1249.893     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ;
; 1249.663 ; 1249.893     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ;
; 1249.663 ; 1249.893     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ;
; 1249.663 ; 1249.893     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ;
; 1249.663 ; 1249.893     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ;
; 1249.663 ; 1249.893     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ;
; 1249.665 ; 1249.895     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ;
; 1249.685 ; 1249.869     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ;
; 1249.685 ; 1249.869     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ;
; 1249.685 ; 1249.869     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ;
; 1249.685 ; 1249.869     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ;
; 1249.688 ; 1249.872     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; 1249.693 ; 1249.923     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ;
; 1249.693 ; 1249.923     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ;
; 1249.693 ; 1249.923     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ;
; 1249.693 ; 1249.923     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ;
; 1249.693 ; 1249.923     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ;
; 1249.693 ; 1249.923     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ;
; 1249.693 ; 1249.923     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ;
; 1249.693 ; 1249.923     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ;
; 1249.693 ; 1249.923     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ;
; 1249.693 ; 1249.923     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ;
; 1249.693 ; 1249.923     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ;
; 1249.693 ; 1249.923     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ;
; 1249.694 ; 1249.878     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ;
; 1249.694 ; 1249.878     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ;
; 1249.694 ; 1249.878     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ;
; 1249.694 ; 1249.878     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ;
; 1249.694 ; 1249.878     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ;
; 1249.694 ; 1249.878     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; 1249.694 ; 1249.878     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; 1249.694 ; 1249.878     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; 1249.694 ; 1249.878     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; 1249.695 ; 1249.925     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; 1249.699 ; 1249.883     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ;
; 1249.699 ; 1249.883     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ;
; 1249.699 ; 1249.883     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ;
; 1249.699 ; 1249.883     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ;
; 1249.699 ; 1249.883     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ;
; 1249.699 ; 1249.883     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
+----------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'                                                 ;
+----------+--------------+----------------+------------------+----------------------------------+------------+----------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target         ;
+----------+--------------+----------------+------------------+----------------------------------+------------+----------------+
; 1249.559 ; 1249.941     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][0]  ;
; 1249.559 ; 1249.941     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][10] ;
; 1249.559 ; 1249.941     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][11] ;
; 1249.559 ; 1249.941     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][12] ;
; 1249.559 ; 1249.941     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][13] ;
; 1249.559 ; 1249.941     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][14] ;
; 1249.559 ; 1249.941     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][15] ;
; 1249.559 ; 1249.941     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][16] ;
; 1249.559 ; 1249.941     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][17] ;
; 1249.559 ; 1249.941     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][1]  ;
; 1249.559 ; 1249.941     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][2]  ;
; 1249.559 ; 1249.941     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][3]  ;
; 1249.559 ; 1249.941     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][4]  ;
; 1249.559 ; 1249.941     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][5]  ;
; 1249.559 ; 1249.941     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][6]  ;
; 1249.559 ; 1249.941     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][7]  ;
; 1249.559 ; 1249.941     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][8]  ;
; 1249.559 ; 1249.941     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][9]  ;
; 1249.559 ; 1249.941     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][0]  ;
; 1249.559 ; 1249.941     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][10] ;
; 1249.559 ; 1249.941     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][11] ;
; 1249.559 ; 1249.941     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][12] ;
; 1249.559 ; 1249.941     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][13] ;
; 1249.559 ; 1249.941     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][14] ;
; 1249.559 ; 1249.941     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][15] ;
; 1249.559 ; 1249.941     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][16] ;
; 1249.559 ; 1249.941     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][17] ;
; 1249.559 ; 1249.941     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][1]  ;
; 1249.559 ; 1249.941     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][2]  ;
; 1249.559 ; 1249.941     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][3]  ;
; 1249.559 ; 1249.941     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][4]  ;
; 1249.559 ; 1249.941     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][5]  ;
; 1249.559 ; 1249.941     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][6]  ;
; 1249.559 ; 1249.941     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][7]  ;
; 1249.559 ; 1249.941     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][8]  ;
; 1249.559 ; 1249.941     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][9]  ;
; 1249.610 ; 1249.992     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][0]  ;
; 1249.610 ; 1249.992     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][10] ;
; 1249.610 ; 1249.992     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][11] ;
; 1249.610 ; 1249.992     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][12] ;
; 1249.610 ; 1249.992     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][13] ;
; 1249.610 ; 1249.992     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][14] ;
; 1249.610 ; 1249.992     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][15] ;
; 1249.610 ; 1249.992     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][16] ;
; 1249.610 ; 1249.992     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][17] ;
; 1249.610 ; 1249.992     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][1]  ;
; 1249.610 ; 1249.992     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][2]  ;
; 1249.610 ; 1249.992     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][3]  ;
; 1249.610 ; 1249.992     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][4]  ;
; 1249.610 ; 1249.992     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][5]  ;
; 1249.610 ; 1249.992     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][6]  ;
; 1249.610 ; 1249.992     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][7]  ;
; 1249.610 ; 1249.992     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][8]  ;
; 1249.610 ; 1249.992     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][9]  ;
; 1249.611 ; 1249.993     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][0]  ;
; 1249.611 ; 1249.993     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][10] ;
; 1249.611 ; 1249.993     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][11] ;
; 1249.611 ; 1249.993     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][12] ;
; 1249.611 ; 1249.993     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][13] ;
; 1249.611 ; 1249.993     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][14] ;
; 1249.611 ; 1249.993     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][15] ;
; 1249.611 ; 1249.993     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][16] ;
; 1249.611 ; 1249.993     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][17] ;
; 1249.611 ; 1249.993     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][1]  ;
; 1249.611 ; 1249.993     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][2]  ;
; 1249.611 ; 1249.993     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][3]  ;
; 1249.611 ; 1249.993     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][4]  ;
; 1249.611 ; 1249.993     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][5]  ;
; 1249.611 ; 1249.993     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][6]  ;
; 1249.611 ; 1249.993     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][7]  ;
; 1249.611 ; 1249.993     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][8]  ;
; 1249.611 ; 1249.993     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][9]  ;
; 1249.612 ; 1249.994     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][0]  ;
; 1249.612 ; 1249.994     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][10] ;
; 1249.612 ; 1249.994     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][11] ;
; 1249.612 ; 1249.994     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][12] ;
; 1249.612 ; 1249.994     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][13] ;
; 1249.612 ; 1249.994     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][14] ;
; 1249.612 ; 1249.994     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][15] ;
; 1249.612 ; 1249.994     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][16] ;
; 1249.612 ; 1249.994     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][17] ;
; 1249.612 ; 1249.994     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][1]  ;
; 1249.612 ; 1249.994     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][2]  ;
; 1249.612 ; 1249.994     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][3]  ;
; 1249.612 ; 1249.994     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][4]  ;
; 1249.612 ; 1249.994     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][5]  ;
; 1249.612 ; 1249.994     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][6]  ;
; 1249.612 ; 1249.994     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][7]  ;
; 1249.612 ; 1249.994     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][8]  ;
; 1249.612 ; 1249.994     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][9]  ;
; 1249.613 ; 1249.995     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][0]  ;
; 1249.613 ; 1249.995     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][10] ;
; 1249.613 ; 1249.995     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][11] ;
; 1249.613 ; 1249.995     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][12] ;
; 1249.613 ; 1249.995     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][13] ;
; 1249.613 ; 1249.995     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][14] ;
; 1249.613 ; 1249.995     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][15] ;
; 1249.613 ; 1249.995     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][16] ;
; 1249.613 ; 1249.995     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][17] ;
; 1249.613 ; 1249.995     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][1]  ;
+----------+--------------+----------------+------------------+----------------------------------+------------+----------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_ce1'                                     ;
+----------+--------------+----------------+-----------+---------+------------+-----------+
; Slack    ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target    ;
+----------+--------------+----------------+-----------+---------+------------+-----------+
; 2496.000 ; 2500.000     ; 4.000          ; Port Rate ; spi_ce1 ; Rise       ; spi_ce[1] ;
+----------+--------------+----------------+-----------+---------+------------+-----------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; ad9866_adio[*]   ; ad9866_clk ; 1.800 ; 1.830 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 1.730 ; 1.791 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 1.552 ; 1.646 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 1.518 ; 1.601 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 1.733 ; 1.824 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 1.577 ; 1.658 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 1.536 ; 1.507 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 1.654 ; 1.702 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 1.363 ; 1.478 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 1.410 ; 1.493 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 1.800 ; 1.830 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 1.426 ; 1.563 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 0.931 ; 1.066 ; Rise       ; ad9866_clk      ;
; spi_ce[*]        ; spi_sck    ; 1.345 ; 1.196 ; Rise       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; 1.345 ; 1.196 ; Rise       ; spi_sck         ;
; spi_mosi         ; spi_sck    ; 3.397 ; 3.338 ; Rise       ; spi_sck         ;
; spi_ce[*]        ; spi_sck    ; 2.383 ; 2.460 ; Fall       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; 2.383 ; 2.460 ; Fall       ; spi_sck         ;
+------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ad9866_adio[*]   ; ad9866_clk ; -0.146 ; -0.279 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; -0.802 ; -0.917 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; -0.947 ; -1.054 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; -0.915 ; -0.857 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; -0.880 ; -0.897 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; -0.434 ; -0.528 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; -0.818 ; -0.917 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; -1.148 ; -1.184 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; -0.330 ; -0.506 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; -0.699 ; -0.850 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; -1.164 ; -1.176 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; -0.710 ; -0.756 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; -0.146 ; -0.279 ; Rise       ; ad9866_clk      ;
; spi_ce[*]        ; spi_sck    ; -0.408 ; -0.550 ; Rise       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; -0.408 ; -0.550 ; Rise       ; spi_sck         ;
; spi_mosi         ; spi_sck    ; -2.802 ; -2.725 ; Rise       ; spi_sck         ;
; spi_ce[*]        ; spi_sck    ; -1.601 ; -1.776 ; Fall       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; -1.601 ; -1.776 ; Fall       ; spi_sck         ;
+------------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+--------------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+----------------------------------+--------+--------+------------+----------------------------------+
; ad9866_rxclk ; ad9866_clk                       ; 4.446  ; 4.387  ; Rise       ; ad9866_clk                       ;
; ad9866_txclk ; ad9866_clk                       ; 4.446  ; 4.387  ; Rise       ; ad9866_clk                       ;
; rx_FIFOEmpty ; ad9866_clk                       ; 14.910 ; 13.982 ; Rise       ; ad9866_clk                       ;
; ad9866_rxclk ; ad9866_clk                       ; 4.446  ; 4.387  ; Fall       ; ad9866_clk                       ;
; ad9866_txclk ; ad9866_clk                       ; 4.446  ; 4.387  ; Fall       ; ad9866_clk                       ;
; spi_miso     ; spi_sck                          ; 10.016 ; 10.050 ; Fall       ; spi_sck                          ;
; rx_FIFOEmpty ; spi_slave:spi_slave_rx_inst|done ; 11.925 ; 11.922 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
+--------------+----------------------------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+
; ad9866_rxclk ; ad9866_clk                       ; 4.388 ; 4.337 ; Rise       ; ad9866_clk                       ;
; ad9866_txclk ; ad9866_clk                       ; 4.388 ; 4.337 ; Rise       ; ad9866_clk                       ;
; rx_FIFOEmpty ; ad9866_clk                       ; 9.502 ; 8.972 ; Rise       ; ad9866_clk                       ;
; ad9866_rxclk ; ad9866_clk                       ; 4.388 ; 4.337 ; Fall       ; ad9866_clk                       ;
; ad9866_txclk ; ad9866_clk                       ; 4.388 ; 4.337 ; Fall       ; ad9866_clk                       ;
; spi_miso     ; spi_sck                          ; 9.844 ; 9.884 ; Fall       ; spi_sck                          ;
; rx_FIFOEmpty ; spi_slave:spi_slave_rx_inst|done ; 9.432 ; 8.872 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 40
Shortest Synchronizer Chain: 9 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 100.685 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                             ; Synchronization Node                                                                                                                   ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 100.685                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4] ;                        ;              ;                  ; 12.569       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4] ;                        ;              ;                  ; 11.881       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[4] ;                        ;              ;                  ; 12.533       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 100.764                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 11.978       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[2] ;                        ;              ;                  ; 12.566       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[2] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ;                        ;              ;                  ; 12.530       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 100.789                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 12.570       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[8] ;                        ;              ;                  ; 12.569       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ;                        ;              ;                  ; 12.158       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[8] ;                        ;              ;                  ; 12.533       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.005                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 12.567       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ;                        ;              ;                  ; 12.203       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[6] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[6] ;                        ;              ;                  ; 12.534       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.010                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[2] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ;                        ;              ;                  ; 12.569       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2] ;                        ;              ;                  ; 12.212       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[2] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ;                        ;              ;                  ; 12.532       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.022                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 12.266       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[8] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ;                        ;              ;                  ; 12.531       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[8] ;                        ;              ;                  ; 12.532       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.177                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ;                        ;              ;                  ; 12.381       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ;                        ;              ;                  ; 12.567       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[6] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[6] ;                        ;              ;                  ; 12.532       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.229                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 12.735       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3] ;                        ;              ;                  ; 12.227       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[3] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[3] ;                        ;              ;                  ; 12.570       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[3] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.277                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 12.743       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5] ;                        ;              ;                  ; 12.100       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[5] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.310                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 12.530       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 12.566       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[4] ;                        ;              ;                  ; 12.530       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.358                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 12.569       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4] ;                        ;              ;                  ; 12.566       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[4] ;                        ;              ;                  ; 12.531       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.372                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 12.532       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ;                        ;              ;                  ; 12.571       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[6] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[6] ;                        ;              ;                  ; 12.570       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.544                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 12.570       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[2] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[2] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ;                        ;              ;                  ; 12.534       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.555                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3] ;                        ;              ;                  ; 12.735       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[3] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[3] ;                        ;              ;                  ; 12.563       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[3] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ;                        ;              ;                  ; 12.568       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.560                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[9] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[9] ;                        ;              ;                  ; 12.568       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[9] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[9] ;                        ;              ;                  ; 12.567       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[9] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.590                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 12.743       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5] ;                        ;              ;                  ; 12.572       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ;                        ;              ;                  ; 12.569       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[5] ;                        ;              ;                  ; 12.743       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.685                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 12.734       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4] ;                        ;              ;                  ; 12.735       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[4] ;                        ;              ;                  ; 12.530       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.704                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[0] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[0] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[0] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[0] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[0] ;                        ;              ;                  ; 12.530       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.705                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[0] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[0] ;                        ;              ;                  ; 12.532       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[0] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[0] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[0] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.708                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[6] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[6] ;                        ;              ;                  ; 12.533       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.710                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[1] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1] ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ;                        ;              ;                  ; 12.532       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.712                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[2] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[2] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ;                        ;              ;                  ; 12.533       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.713                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[0] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[0] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[0] ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[0] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[0] ;                        ;              ;                  ; 12.533       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.718                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[0] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[0] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[0] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[0] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[0] ;                        ;              ;                  ; 12.532       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.720                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[8] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ;                        ;              ;                  ; 12.743       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[8] ;                        ;              ;                  ; 12.533       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.734                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[7] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7] ;                        ;              ;                  ; 12.567       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[7] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.745                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5] ;                        ;              ;                  ; 12.568       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[5] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.746                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[3] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[3] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[3] ;                        ;              ;                  ; 12.569       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.751                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[9] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[9] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[9] ;                        ;              ;                  ; 12.567       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[9] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[9] ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.893                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[1] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ;                        ;              ;                  ; 12.735       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.894                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 12.735       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[7] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7] ;                        ;              ;                  ; 12.735       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[7] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.895                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[7] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ;                        ;              ;                  ; 12.735       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[7] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.897                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[9] ;                        ;              ;                  ; 12.735       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[9] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[9] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[9] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[9] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.898                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[1] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.901                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[7] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[7] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.904                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[3] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[3] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[3] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.907                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[1] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.912                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[8] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[8] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.925                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5] ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[5] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 101.932                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[9] ;                        ;              ;                  ; 12.744       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[9] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[9] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[9] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[9] ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                          ;
+----------------------------------+----------+---------------+
; Clock                            ; Slack    ; End Point TNS ;
+----------------------------------+----------+---------------+
; spi_sck                          ; 0.053    ; 0.000         ;
; ad9866_clk                       ; 2.110    ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done ; 2.351    ; 0.000         ;
; clk_10mhz                        ; 96.902   ; 0.000         ;
; spi_ce0                          ; 2497.802 ; 0.000         ;
+----------------------------------+----------+---------------+


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                         ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; spi_slave:spi_slave_rx_inst|done ; -0.078 ; -0.080        ;
; spi_sck                          ; 0.068  ; 0.000         ;
; spi_ce0                          ; 0.084  ; 0.000         ;
; ad9866_clk                       ; 0.120  ; 0.000         ;
; clk_10mhz                        ; 0.187  ; 0.000         ;
+----------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary            ;
+----------------------------------+----------+---------------+
; Clock                            ; Slack    ; End Point TNS ;
+----------------------------------+----------+---------------+
; ad9866_clk                       ; 3.106    ; 0.000         ;
; ad9866_rxclk                     ; 3.106    ; 0.000         ;
; ad9866_txclk                     ; 3.106    ; 0.000         ;
; spi_sck                          ; 31.069   ; 0.000         ;
; clk_10mhz                        ; 49.269   ; 0.000         ;
; spi_ce0                          ; 1249.074 ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done ; 1249.715 ; 0.000         ;
; spi_ce1                          ; 2496.000 ; 0.000         ;
+----------------------------------+----------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_sck'                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.053 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44] ; spi_slave:spi_slave_rx_inst|treg[44] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.222     ; 1.702      ;
; 0.085 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44] ; spi_slave:spi_slave_rx_inst|treg[44] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.245     ; 1.647      ;
; 0.124 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23] ; spi_slave:spi_slave_rx_inst|treg[23] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.175     ; 1.678      ;
; 0.132 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24] ; spi_slave:spi_slave_rx_inst|treg[24] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.119     ; 1.726      ;
; 0.132 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29] ; spi_slave:spi_slave_rx_inst|treg[29] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.135     ; 1.710      ;
; 0.190 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36] ; spi_slave:spi_slave_rx_inst|treg[36] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.291     ; 1.496      ;
; 0.199 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21] ; spi_slave:spi_slave_rx_inst|treg[21] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.175     ; 1.603      ;
; 0.200 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46] ; spi_slave:spi_slave_rx_inst|treg[46] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.245     ; 1.532      ;
; 0.206 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19] ; spi_slave:spi_slave_rx_inst|treg[19] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.175     ; 1.596      ;
; 0.216 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21] ; spi_slave:spi_slave_rx_inst|treg[21] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.117     ; 1.644      ;
; 0.228 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21] ; spi_slave:spi_slave_rx_inst|treg[21] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.119     ; 1.630      ;
; 0.229 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45] ; spi_slave:spi_slave_rx_inst|treg[45] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.245     ; 1.503      ;
; 0.233 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20] ; spi_slave:spi_slave_rx_inst|treg[20] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.175     ; 1.569      ;
; 0.233 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37] ; spi_slave:spi_slave_rx_inst|treg[37] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.220     ; 1.524      ;
; 0.237 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35] ; spi_slave:spi_slave_rx_inst|treg[35] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.224     ; 1.516      ;
; 0.239 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47] ; spi_slave:spi_slave_rx_inst|treg[47] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.210     ; 1.528      ;
; 0.240 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34] ; spi_slave:spi_slave_rx_inst|treg[34] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.224     ; 1.513      ;
; 0.244 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30] ; spi_slave:spi_slave_rx_inst|treg[30] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.224     ; 1.509      ;
; 0.246 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47] ; spi_slave:spi_slave_rx_inst|treg[47] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.245     ; 1.486      ;
; 0.247 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]  ; spi_slave:spi_slave_rx_inst|treg[4]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.027     ; 1.703      ;
; 0.250 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40] ; spi_slave:spi_slave_rx_inst|treg[40] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.221     ; 1.506      ;
; 0.251 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19] ; spi_slave:spi_slave_rx_inst|treg[19] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.119     ; 1.607      ;
; 0.253 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19] ; spi_slave:spi_slave_rx_inst|treg[19] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.117     ; 1.607      ;
; 0.265 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38] ; spi_slave:spi_slave_rx_inst|treg[38] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.145     ; 1.567      ;
; 0.278 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43] ; spi_slave:spi_slave_rx_inst|treg[43] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.170     ; 1.529      ;
; 0.287 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]  ; spi_slave:spi_slave_rx_inst|treg[3]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.123     ; 1.567      ;
; 0.290 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]  ; spi_slave:spi_slave_rx_inst|treg[9]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.198     ; 1.489      ;
; 0.297 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]  ; spi_slave:spi_slave_rx_inst|treg[2]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.102     ; 1.578      ;
; 0.301 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41] ; spi_slave:spi_slave_rx_inst|treg[41] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.221     ; 1.455      ;
; 0.305 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32] ; spi_slave:spi_slave_rx_inst|treg[32] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.224     ; 1.448      ;
; 0.305 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40] ; spi_slave:spi_slave_rx_inst|treg[40] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.169     ; 1.503      ;
; 0.307 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]  ; spi_slave:spi_slave_rx_inst|treg[0]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.102     ; 1.568      ;
; 0.309 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28] ; spi_slave:spi_slave_rx_inst|treg[28] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.135     ; 1.533      ;
; 0.310 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18] ; spi_slave:spi_slave_rx_inst|treg[18] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.126     ; 1.541      ;
; 0.310 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39] ; spi_slave:spi_slave_rx_inst|treg[39] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.197     ; 1.470      ;
; 0.314 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22] ; spi_slave:spi_slave_rx_inst|treg[22] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.119     ; 1.544      ;
; 0.318 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31] ; spi_slave:spi_slave_rx_inst|treg[31] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.224     ; 1.435      ;
; 0.321 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33] ; spi_slave:spi_slave_rx_inst|treg[33] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.220     ; 1.436      ;
; 0.321 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43] ; spi_slave:spi_slave_rx_inst|treg[43] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.245     ; 1.411      ;
; 0.322 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23] ; spi_slave:spi_slave_rx_inst|treg[23] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.119     ; 1.536      ;
; 0.323 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]  ; spi_slave:spi_slave_rx_inst|treg[3]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.102     ; 1.552      ;
; 0.332 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20] ; spi_slave:spi_slave_rx_inst|treg[20] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.119     ; 1.526      ;
; 0.334 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34] ; spi_slave:spi_slave_rx_inst|treg[34] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.189     ; 1.454      ;
; 0.337 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36] ; spi_slave:spi_slave_rx_inst|treg[36] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.268     ; 1.372      ;
; 0.343 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22] ; spi_slave:spi_slave_rx_inst|treg[22] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.117     ; 1.517      ;
; 0.344 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37] ; spi_slave:spi_slave_rx_inst|treg[37] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.197     ; 1.436      ;
; 0.347 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34] ; spi_slave:spi_slave_rx_inst|treg[34] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.201     ; 1.429      ;
; 0.347 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40] ; spi_slave:spi_slave_rx_inst|treg[40] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.244     ; 1.386      ;
; 0.354 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11] ; spi_slave:spi_slave_rx_inst|treg[11] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.233     ; 1.390      ;
; 0.357 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]  ; spi_slave:spi_slave_rx_inst|treg[5]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.101     ; 1.519      ;
; 0.361 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42] ; spi_slave:spi_slave_rx_inst|treg[42] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.274     ; 1.342      ;
; 0.364 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]  ; spi_slave:spi_slave_rx_inst|treg[9]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.233     ; 1.380      ;
; 0.364 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11] ; spi_slave:spi_slave_rx_inst|treg[11] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.198     ; 1.415      ;
; 0.367 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45] ; spi_slave:spi_slave_rx_inst|treg[45] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.222     ; 1.388      ;
; 0.372 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20] ; spi_slave:spi_slave_rx_inst|treg[20] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.117     ; 1.488      ;
; 0.376 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47] ; spi_slave:spi_slave_rx_inst|treg[47] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.222     ; 1.379      ;
; 0.377 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17] ; spi_slave:spi_slave_rx_inst|treg[17] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.070     ; 1.530      ;
; 0.378 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46] ; spi_slave:spi_slave_rx_inst|treg[46] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.170     ; 1.429      ;
; 0.379 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]  ; spi_slave:spi_slave_rx_inst|treg[4]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.102     ; 1.496      ;
; 0.381 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44] ; spi_slave:spi_slave_rx_inst|treg[44] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.170     ; 1.426      ;
; 0.381 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46] ; spi_slave:spi_slave_rx_inst|treg[46] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.222     ; 1.374      ;
; 0.383 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17] ; spi_slave:spi_slave_rx_inst|treg[17] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.014     ; 1.580      ;
; 0.388 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15] ; spi_slave:spi_slave_rx_inst|treg[15] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.014     ; 1.575      ;
; 0.388 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29] ; spi_slave:spi_slave_rx_inst|treg[29] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.191     ; 1.398      ;
; 0.389 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14] ; spi_slave:spi_slave_rx_inst|treg[14] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.014     ; 1.574      ;
; 0.390 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16] ; spi_slave:spi_slave_rx_inst|treg[16] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.014     ; 1.573      ;
; 0.390 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28] ; spi_slave:spi_slave_rx_inst|treg[28] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.191     ; 1.396      ;
; 0.391 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]  ; spi_slave:spi_slave_rx_inst|treg[6]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.101     ; 1.485      ;
; 0.396 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]  ; spi_slave:spi_slave_rx_inst|treg[8]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.233     ; 1.348      ;
; 0.396 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34] ; spi_slave:spi_slave_rx_inst|treg[34] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.149     ; 1.432      ;
; 0.396 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30] ; spi_slave:spi_slave_rx_inst|treg[30] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.149     ; 1.432      ;
; 0.396 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38] ; spi_slave:spi_slave_rx_inst|treg[38] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.197     ; 1.384      ;
; 0.397 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]  ; spi_slave:spi_slave_rx_inst|treg[7]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.101     ; 1.479      ;
; 0.397 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24] ; spi_slave:spi_slave_rx_inst|treg[24] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.175     ; 1.405      ;
; 0.400 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18] ; spi_slave:spi_slave_rx_inst|treg[18] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.182     ; 1.395      ;
; 0.406 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]  ; spi_slave:spi_slave_rx_inst|treg[6]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.066     ; 1.505      ;
; 0.407 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41] ; spi_slave:spi_slave_rx_inst|treg[41] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.169     ; 1.401      ;
; 0.410 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10] ; spi_slave:spi_slave_rx_inst|treg[10] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.233     ; 1.334      ;
; 0.411 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]  ; spi_slave:spi_slave_rx_inst|treg[1]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.102     ; 1.464      ;
; 0.415 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]  ; spi_slave:spi_slave_rx_inst|treg[8]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.198     ; 1.364      ;
; 0.415 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10] ; spi_slave:spi_slave_rx_inst|treg[10] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.254     ; 1.308      ;
; 0.416 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38] ; spi_slave:spi_slave_rx_inst|treg[38] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.220     ; 1.341      ;
; 0.423 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39] ; spi_slave:spi_slave_rx_inst|treg[39] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.185     ; 1.369      ;
; 0.425 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24] ; spi_slave:spi_slave_rx_inst|treg[24] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.117     ; 1.435      ;
; 0.426 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25] ; spi_slave:spi_slave_rx_inst|treg[25] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.135     ; 1.416      ;
; 0.427 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10] ; spi_slave:spi_slave_rx_inst|treg[10] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.158     ; 1.392      ;
; 0.429 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27] ; spi_slave:spi_slave_rx_inst|treg[27] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.191     ; 1.357      ;
; 0.430 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12] ; spi_slave:spi_slave_rx_inst|treg[12] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.014     ; 1.533      ;
; 0.430 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39] ; spi_slave:spi_slave_rx_inst|treg[39] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.220     ; 1.327      ;
; 0.434 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25] ; spi_slave:spi_slave_rx_inst|treg[25] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.191     ; 1.352      ;
; 0.436 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22] ; spi_slave:spi_slave_rx_inst|treg[22] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.175     ; 1.366      ;
; 0.441 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15] ; spi_slave:spi_slave_rx_inst|treg[15] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.070     ; 1.466      ;
; 0.444 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29] ; spi_slave:spi_slave_rx_inst|treg[29] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.185     ; 1.348      ;
; 0.444 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10] ; spi_slave:spi_slave_rx_inst|treg[10] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.198     ; 1.335      ;
; 0.446 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41] ; spi_slave:spi_slave_rx_inst|treg[41] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.209     ; 1.322      ;
; 0.449 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45] ; spi_slave:spi_slave_rx_inst|treg[45] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.210     ; 1.318      ;
; 0.456 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37] ; spi_slave:spi_slave_rx_inst|treg[37] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.185     ; 1.336      ;
; 0.456 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]  ; spi_slave:spi_slave_rx_inst|treg[3]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.067     ; 1.454      ;
; 0.457 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47] ; spi_slave:spi_slave_rx_inst|treg[47] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.170     ; 1.350      ;
; 0.459 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33] ; spi_slave:spi_slave_rx_inst|treg[33] ; spi_ce0      ; spi_sck     ; 2.000        ; -0.185     ; 1.333      ;
+-------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ad9866_clk'                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------+---------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                       ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+---------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; 2.110 ; ad9866_adio[3]                                                               ; adcpipe[2][3]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.683      ; 3.560      ;
; 2.141 ; ad9866_adio[0]                                                               ; adcpipe[1][0]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.450      ; 3.296      ;
; 2.148 ; ad9866_adio[3]                                                               ; adcpipe[0][3]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.479      ; 3.318      ;
; 2.150 ; ad9866_adio[9]                                                               ; adcpipe[3][9]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.452      ; 3.289      ;
; 2.154 ; ad9866_adio[1]                                                               ; adcpipe[3][1]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.571      ; 3.404      ;
; 2.154 ; ad9866_adio[1]                                                               ; adcpipe[0][1]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.571      ; 3.404      ;
; 2.155 ; ad9866_adio[1]                                                               ; adcpipe[1][1]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.571      ; 3.403      ;
; 2.197 ; ad9866_adio[1]                                                               ; adcpipe[2][1]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.661      ; 3.451      ;
; 2.205 ; ad9866_adio[0]                                                               ; adcpipe[0][0]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.590      ; 3.372      ;
; 2.208 ; ad9866_adio[6]                                                               ; adcpipe[1][6]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.453      ; 3.232      ;
; 2.208 ; ad9866_adio[6]                                                               ; adcpipe[0][6]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.453      ; 3.232      ;
; 2.209 ; ad9866_adio[0]                                                               ; adcpipe[3][0]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.590      ; 3.368      ;
; 2.212 ; ad9866_adio[6]                                                               ; adcpipe[3][6]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.453      ; 3.228      ;
; 2.213 ; ad9866_adio[6]                                                               ; adcpipe[2][6]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.453      ; 3.227      ;
; 2.236 ; ad9866_adio[9]                                                               ; adcpipe[1][9]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.479      ; 3.230      ;
; 2.238 ; ad9866_adio[9]                                                               ; adcpipe[2][9]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.479      ; 3.228      ;
; 2.241 ; ad9866_adio[9]                                                               ; adcpipe[0][9]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.479      ; 3.225      ;
; 2.273 ; ad9866_adio[10]                                                              ; adcpipe[1][10]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.464      ; 3.178      ;
; 2.276 ; ad9866_adio[2]                                                               ; adcpipe[0][2]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.627      ; 3.338      ;
; 2.277 ; ad9866_adio[3]                                                               ; adcpipe[3][3]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.571      ; 3.281      ;
; 2.280 ; ad9866_adio[3]                                                               ; adcpipe[1][3]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.571      ; 3.278      ;
; 2.286 ; ad9866_adio[2]                                                               ; adcpipe[3][2]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.350      ; 3.051      ;
; 2.289 ; ad9866_adio[4]                                                               ; adcpipe[3][4]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.369      ; 3.067      ;
; 2.294 ; ad9866_adio[0]                                                               ; adcpipe[2][0]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.441      ; 3.134      ;
; 2.296 ; ad9866_adio[2]                                                               ; adcpipe[1][2]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.506      ; 3.197      ;
; 2.300 ; ad9866_adio[2]                                                               ; adcpipe[2][2]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.506      ; 3.193      ;
; 2.303 ; ad9866_adio[5]                                                               ; adcpipe[2][5]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.491      ; 3.175      ;
; 2.307 ; ad9866_adio[10]                                                              ; adcpipe[0][10]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.452      ; 3.132      ;
; 2.320 ; ad9866_adio[5]                                                               ; adcpipe[0][5]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.491      ; 3.158      ;
; 2.321 ; ad9866_adio[7]                                                               ; adcpipe[0][7]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.452      ; 3.118      ;
; 2.335 ; ad9866_adio[8]                                                               ; adcpipe[0][8]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.452      ; 3.104      ;
; 2.339 ; ad9866_adio[8]                                                               ; adcpipe[2][8]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.649      ; 3.297      ;
; 2.341 ; ad9866_adio[8]                                                               ; adcpipe[1][8]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.649      ; 3.295      ;
; 2.344 ; ad9866_adio[5]                                                               ; adcpipe[3][5]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.450      ; 3.093      ;
; 2.347 ; ad9866_adio[5]                                                               ; adcpipe[1][5]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.452      ; 3.092      ;
; 2.353 ; ad9866_adio[4]                                                               ; adcpipe[1][4]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.596      ; 3.230      ;
; 2.409 ; ad9866_adio[10]                                                              ; adcpipe[3][10]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.483      ; 3.061      ;
; 2.417 ; ad9866_adio[8]                                                               ; adcpipe[3][8]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.659      ; 3.229      ;
; 2.433 ; ad9866_adio[10]                                                              ; adcpipe[2][10]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.479      ; 3.033      ;
; 2.454 ; ad9866_adio[4]                                                               ; adcpipe[0][4]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.627      ; 3.160      ;
; 2.463 ; ad9866_adio[7]                                                               ; adcpipe[2][7]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.590      ; 3.114      ;
; 2.463 ; ad9866_adio[7]                                                               ; adcpipe[1][7]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.590      ; 3.114      ;
; 2.463 ; ad9866_adio[7]                                                               ; adcpipe[3][7]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.590      ; 3.114      ;
; 2.520 ; ad9866_adio[11]                                                              ; adcpipe[3][11]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.494      ; 2.961      ;
; 2.568 ; ad9866_adio[4]                                                               ; adcpipe[2][4]                                                 ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.699      ; 3.118      ;
; 2.603 ; ad9866_adio[11]                                                              ; adcpipe[2][11]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.680      ; 3.064      ;
; 2.615 ; ad9866_adio[11]                                                              ; adcpipe[1][11]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.491      ; 2.863      ;
; 2.631 ; ad9866_adio[11]                                                              ; adcpipe[0][11]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.616      ; 2.972      ;
; 2.979 ; ad9866_clk                                                                   ; ad9866_rxclk                                                  ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 2.803      ;
; 2.979 ; ad9866_clk                                                                   ; ad9866_txclk                                                  ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 2.803      ;
; 7.649 ; spi_slave:spi_slave_rx_inst|treg[47]                                         ; spi_miso                                                      ; spi_sck         ; ad9866_clk  ; 15.000       ; -2.042     ; 4.279      ;
; 7.917 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[34] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.142      ; 5.795      ;
; 7.943 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[35] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.142      ; 5.769      ;
; 7.981 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[33] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.142      ; 5.731      ;
; 7.985 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[32] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.142      ; 5.727      ;
; 8.049 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[34] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.142      ; 5.663      ;
; 8.049 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[34] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.142      ; 5.663      ;
; 8.064 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[31] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.142      ; 5.648      ;
; 8.068 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[30] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.142      ; 5.644      ;
; 8.075 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[35] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.142      ; 5.637      ;
; 8.075 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[35] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.142      ; 5.637      ;
; 8.113 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[33] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.142      ; 5.599      ;
; 8.113 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[33] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.142      ; 5.599      ;
; 8.117 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[32] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.142      ; 5.595      ;
; 8.117 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[32] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.142      ; 5.595      ;
; 8.158 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[25] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.011     ; 5.401      ;
; 8.175 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[29] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.142      ; 5.537      ;
; 8.196 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[31] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.142      ; 5.516      ;
; 8.196 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[31] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.142      ; 5.516      ;
; 8.200 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[30] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.142      ; 5.512      ;
; 8.200 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[30] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.142      ; 5.512      ;
; 8.204 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[34] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.142      ; 5.508      ;
; 8.204 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[35] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.156      ; 5.522      ;
; 8.208 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[34] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.156      ; 5.518      ;
; 8.217 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[35] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.156      ; 5.509      ;
; 8.221 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[34] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.156      ; 5.505      ;
; 8.228 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[24] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.011     ; 5.331      ;
; 8.230 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[35] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.142      ; 5.482      ;
; 8.232 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[28] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.142      ; 5.480      ;
; 8.238 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[23] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.011     ; 5.321      ;
; 8.243 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[27] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.142      ; 5.469      ;
; 8.268 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[33] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.142      ; 5.444      ;
; 8.272 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[32] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.142      ; 5.440      ;
; 8.272 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[33] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.156      ; 5.454      ;
; 8.276 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[32] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.156      ; 5.450      ;
; 8.285 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[33] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.156      ; 5.441      ;
; 8.289 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[32] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.156      ; 5.437      ;
; 8.290 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[25] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.011     ; 5.269      ;
; 8.290 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[25] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.011     ; 5.269      ;
; 8.299 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[2]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[35] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.156      ; 5.427      ;
; 8.301 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[26] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.142      ; 5.411      ;
; 8.303 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[2]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[34] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.156      ; 5.423      ;
; 8.307 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[29] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.142      ; 5.405      ;
; 8.307 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[29] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.142      ; 5.405      ;
; 8.310 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[6]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[34] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.136      ; 5.396      ;
; 8.320 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[5]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[34] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.136      ; 5.386      ;
; 8.336 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|reg_coef[6]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[35] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.136      ; 5.370      ;
; 8.338 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|reg_q[35]                ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:C|Rmult[35] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.153      ; 5.385      ;
; 8.340 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[31] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.156      ; 5.386      ;
; 8.344 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_7 ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Rmult[30] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.156      ; 5.382      ;
+-------+------------------------------------------------------------------------------+---------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                         ;
+-------+---------------------------------------+-----------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                     ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-----------------------------+--------------+----------------------------------+--------------+------------+------------+
; 2.351 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.162      ; 1.788      ;
; 2.373 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.156      ; 1.760      ;
; 2.373 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.156      ; 1.760      ;
; 2.416 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.155      ; 1.716      ;
; 2.416 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.157      ; 1.718      ;
; 2.416 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.157      ; 1.718      ;
; 2.432 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.157      ; 1.702      ;
; 2.432 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.157      ; 1.702      ;
; 2.432 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.157      ; 1.702      ;
; 2.432 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.157      ; 1.702      ;
; 2.522 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.156      ; 1.611      ;
; 2.524 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.160      ; 1.613      ;
; 2.524 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.160      ; 1.613      ;
; 2.525 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.245      ; 1.582      ;
; 2.525 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.245      ; 1.582      ;
; 2.525 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.245      ; 1.582      ;
; 2.525 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.245      ; 1.582      ;
; 2.525 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.245      ; 1.582      ;
; 2.525 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.245      ; 1.582      ;
; 2.525 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.245      ; 1.582      ;
; 2.525 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.245      ; 1.582      ;
; 2.525 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.245      ; 1.582      ;
; 2.525 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.245      ; 1.582      ;
; 2.525 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.245      ; 1.582      ;
; 2.525 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.245      ; 1.582      ;
; 2.525 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.245      ; 1.582      ;
; 2.525 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.245      ; 1.582      ;
; 2.525 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.245      ; 1.582      ;
; 2.525 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.245      ; 1.582      ;
; 2.525 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.245      ; 1.582      ;
; 2.525 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.245      ; 1.582      ;
; 2.549 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.155      ; 1.583      ;
; 2.563 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.158      ; 1.572      ;
; 2.563 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.158      ; 1.572      ;
; 2.569 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.160      ; 1.568      ;
; 2.570 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.162      ; 1.569      ;
; 2.573 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.157      ; 1.561      ;
; 2.573 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.157      ; 1.561      ;
; 2.573 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.157      ; 1.561      ;
; 2.573 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.157      ; 1.561      ;
; 2.579 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.161      ; 1.559      ;
; 2.579 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.161      ; 1.559      ;
; 2.592 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.153      ; 1.538      ;
; 2.592 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.153      ; 1.538      ;
; 2.592 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.156      ; 1.541      ;
; 2.592 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.156      ; 1.541      ;
; 2.596 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.158      ; 1.539      ;
; 2.596 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.158      ; 1.539      ;
; 2.603 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[3][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.155      ; 1.529      ;
; 2.606 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.157      ; 1.528      ;
; 2.606 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.157      ; 1.528      ;
; 2.606 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.157      ; 1.528      ;
; 2.606 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.157      ; 1.528      ;
; 2.609 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[3][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.155      ; 1.523      ;
; 2.621 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.156      ; 1.512      ;
; 2.621 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.156      ; 1.512      ;
; 2.629 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.157      ; 1.505      ;
; 2.629 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.157      ; 1.505      ;
; 2.629 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.157      ; 1.505      ;
; 2.635 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.155      ; 1.497      ;
; 2.635 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.157      ; 1.499      ;
; 2.635 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.157      ; 1.499      ;
; 2.648 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.360      ; 1.689      ;
; 2.651 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.344      ; 1.670      ;
; 2.651 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.157      ; 1.483      ;
; 2.651 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.157      ; 1.483      ;
; 2.651 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.157      ; 1.483      ;
; 2.651 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[2][19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.157      ; 1.483      ;
; 2.655 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.156      ; 1.478      ;
; 2.655 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.156      ; 1.478      ;
; 2.660 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx_freq[3][28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.088      ; 1.405      ;
; 2.663 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx_freq[2][28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.088      ; 1.402      ;
; 2.667 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.353      ; 1.663      ;
; 2.669 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[2][29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.349      ; 1.657      ;
; 2.677 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[3][29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.159      ; 1.459      ;
; 2.683 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[3][29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.159      ; 1.453      ;
; 2.688 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.156      ; 1.445      ;
; 2.688 ; spi_slave:spi_slave_rx_inst|rdata[42] ; rx_freq[1][19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.156      ; 1.445      ;
; 2.689 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx_freq[2][3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.180      ; 1.353      ;
; 2.689 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.160      ; 1.448      ;
; 2.690 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.153      ; 1.440      ;
; 2.690 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.153      ; 1.440      ;
; 2.690 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.153      ; 1.440      ;
; 2.695 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[1][18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.156      ; 1.438      ;
; 2.701 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[0][29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.157      ; 1.433      ;
; 2.701 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[0][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.157      ; 1.433      ;
; 2.705 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[0][0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.092      ; 1.249      ;
; 2.705 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[0][1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.092      ; 1.249      ;
; 2.705 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[0][2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.092      ; 1.249      ;
; 2.705 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[0][3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.092      ; 1.249      ;
; 2.705 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[0][4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.092      ; 1.249      ;
; 2.705 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[0][5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.092      ; 1.249      ;
; 2.705 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[0][6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.092      ; 1.249      ;
; 2.705 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[0][7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.092      ; 1.249      ;
; 2.705 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[0][8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.092      ; 1.249      ;
; 2.705 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[0][9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.092      ; 1.249      ;
; 2.705 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[0][10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.092      ; 1.249      ;
; 2.705 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[0][11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.092      ; 1.249      ;
; 2.705 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[0][12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.092      ; 1.249      ;
; 2.705 ; spi_slave:spi_slave_rx_inst|rdata[43] ; rx_freq[0][13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.092      ; 1.249      ;
+-------+---------------------------------------+-----------------------------+--------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_10mhz'                                                                                                         ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 96.902 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 3.046      ;
; 96.902 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 3.046      ;
; 96.908 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 3.042      ;
; 96.908 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 3.042      ;
; 96.908 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 3.042      ;
; 96.908 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 3.042      ;
; 96.908 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 3.042      ;
; 96.908 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 3.042      ;
; 96.908 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 3.042      ;
; 96.908 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 3.042      ;
; 96.908 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 3.042      ;
; 96.908 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 3.042      ;
; 96.908 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 3.042      ;
; 97.083 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.869      ;
; 97.083 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.869      ;
; 97.083 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.869      ;
; 97.096 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.045     ; 2.846      ;
; 97.096 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.045     ; 2.846      ;
; 97.102 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.842      ;
; 97.102 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.842      ;
; 97.102 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.842      ;
; 97.102 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.842      ;
; 97.102 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.842      ;
; 97.102 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.842      ;
; 97.102 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.842      ;
; 97.102 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.842      ;
; 97.102 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.842      ;
; 97.102 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.842      ;
; 97.102 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.842      ;
; 97.120 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.045     ; 2.822      ;
; 97.120 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.045     ; 2.822      ;
; 97.126 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.818      ;
; 97.126 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.818      ;
; 97.126 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.818      ;
; 97.126 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.818      ;
; 97.126 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.818      ;
; 97.126 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.818      ;
; 97.126 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.818      ;
; 97.126 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.818      ;
; 97.126 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.818      ;
; 97.126 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.818      ;
; 97.126 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.818      ;
; 97.204 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.045     ; 2.738      ;
; 97.204 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.045     ; 2.738      ;
; 97.210 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.734      ;
; 97.210 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.734      ;
; 97.210 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.734      ;
; 97.210 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.734      ;
; 97.210 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.734      ;
; 97.210 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.734      ;
; 97.210 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.734      ;
; 97.210 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.734      ;
; 97.210 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.734      ;
; 97.210 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.734      ;
; 97.210 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.734      ;
; 97.213 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.045     ; 2.729      ;
; 97.213 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.045     ; 2.729      ;
; 97.219 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.725      ;
; 97.219 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.725      ;
; 97.219 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.725      ;
; 97.219 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.725      ;
; 97.219 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.725      ;
; 97.219 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.725      ;
; 97.219 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.725      ;
; 97.219 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.725      ;
; 97.219 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.725      ;
; 97.219 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.725      ;
; 97.219 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.725      ;
; 97.279 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.041     ; 2.667      ;
; 97.279 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.041     ; 2.667      ;
; 97.279 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.041     ; 2.667      ;
; 97.303 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.041     ; 2.643      ;
; 97.303 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.041     ; 2.643      ;
; 97.303 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.041     ; 2.643      ;
; 97.326 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.045     ; 2.616      ;
; 97.326 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.045     ; 2.616      ;
; 97.335 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.609      ;
; 97.335 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.609      ;
; 97.335 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.609      ;
; 97.335 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.609      ;
; 97.335 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.609      ;
; 97.335 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.609      ;
; 97.335 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.609      ;
; 97.335 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.609      ;
; 97.335 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.609      ;
; 97.335 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.609      ;
; 97.335 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.609      ;
; 97.373 ; ad9866:ad9866_inst|sen_n      ; ad9866:ad9866_inst|dut2_state.1  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.578      ;
; 97.378 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.045     ; 2.564      ;
; 97.378 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.045     ; 2.564      ;
; 97.384 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.560      ;
; 97.384 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.560      ;
; 97.384 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.560      ;
; 97.384 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.560      ;
; 97.384 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.560      ;
; 97.384 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.560      ;
; 97.384 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.560      ;
; 97.384 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.560      ;
; 97.384 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.560      ;
; 97.384 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.560      ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                                                            ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                              ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2497.802 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.016     ; 2.189      ;
; 2497.821 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.016     ; 2.170      ;
; 2497.952 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.017      ; 2.072      ;
; 2497.987 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.017      ; 2.037      ;
; 2498.060 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.017      ; 1.964      ;
; 2498.112 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.041     ; 1.854      ;
; 2498.191 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.064     ; 1.752      ;
; 2498.195 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.036     ; 1.776      ;
; 2498.196 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.036     ; 1.775      ;
; 2498.210 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.064     ; 1.733      ;
; 2498.258 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.036     ; 1.713      ;
; 2498.259 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.036     ; 1.712      ;
; 2498.277 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.085      ; 1.815      ;
; 2498.292 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.085      ; 1.800      ;
; 2498.317 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.027     ; 1.663      ;
; 2498.335 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.001      ; 1.673      ;
; 2498.339 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.085      ; 1.753      ;
; 2498.354 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.085      ; 1.738      ;
; 2498.363 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.164     ; 1.502      ;
; 2498.363 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.064     ; 1.580      ;
; 2498.365 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.036     ; 1.606      ;
; 2498.380 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.027     ; 1.600      ;
; 2498.382 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.064     ; 1.561      ;
; 2498.392 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.153     ; 1.484      ;
; 2498.404 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.130     ; 1.473      ;
; 2498.405 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.130     ; 1.472      ;
; 2498.411 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.108      ; 1.704      ;
; 2498.423 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.573      ;
; 2498.426 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.108      ; 1.689      ;
; 2498.428 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.036     ; 1.543      ;
; 2498.430 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.041     ; 1.536      ;
; 2498.438 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.027     ; 1.542      ;
; 2498.457 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.164     ; 1.408      ;
; 2498.468 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.122     ; 1.417      ;
; 2498.480 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.027     ; 1.500      ;
; 2498.486 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.153     ; 1.390      ;
; 2498.493 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.047     ; 1.489      ;
; 2498.524 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.068     ; 1.415      ;
; 2498.525 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.471      ;
; 2498.535 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.036     ; 1.436      ;
; 2498.535 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.108      ; 1.580      ;
; 2498.538 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.057      ; 1.548      ;
; 2498.542 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.012     ; 1.453      ;
; 2498.543 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.012     ; 1.452      ;
; 2498.552 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.027     ; 1.428      ;
; 2498.553 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.039     ; 1.415      ;
; 2498.553 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.108      ; 1.562      ;
; 2498.585 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.099     ; 1.323      ;
; 2498.589 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.130     ; 1.288      ;
; 2498.590 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.130     ; 1.287      ;
; 2498.592 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.192     ; 1.223      ;
; 2498.593 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.036     ; 1.378      ;
; 2498.594 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.003     ; 1.410      ;
; 2498.601 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.027     ; 1.379      ;
; 2498.612 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.108      ; 1.503      ;
; 2498.614 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.012     ; 1.381      ;
; 2498.615 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.012     ; 1.380      ;
; 2498.624 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.085      ; 1.468      ;
; 2498.628 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.085      ; 1.464      ;
; 2498.630 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.108      ; 1.485      ;
; 2498.640 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.122     ; 1.245      ;
; 2498.641 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.003     ; 1.363      ;
; 2498.644 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.036     ; 1.327      ;
; 2498.647 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.092     ; 1.268      ;
; 2498.649 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.092     ; 1.266      ;
; 2498.686 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.192     ; 1.129      ;
; 2498.686 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.085      ; 1.406      ;
; 2498.687 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.008      ; 1.328      ;
; 2498.689 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.073      ; 1.413      ;
; 2498.690 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.085      ; 1.402      ;
; 2498.693 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.011     ; 1.325      ;
; 2498.694 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                           ;
+--------+---------------------------------------+-----------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                     ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-----------------------------+--------------+----------------------------------+--------------+------------+------------+
; -0.078 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx_freq[0][26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.360      ; 0.396      ;
; -0.002 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx_freq[0][18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.360      ; 0.472      ;
; 0.087  ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx_freq[0][22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.357      ; 0.558      ;
; 0.100  ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx_freq[0][23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.357      ; 0.571      ;
; 0.128  ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                      ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.355      ; 0.597      ;
; 0.138  ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx_freq[0][25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.263      ; 0.515      ;
; 0.145  ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx_freq[0][20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.361      ; 0.620      ;
; 0.152  ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx_freq[0][30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.361      ; 0.627      ;
; 0.184  ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx_freq[0][5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.361      ; 0.659      ;
; 0.187  ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx_freq[0][6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.277      ; 0.578      ;
; 0.199  ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx_freq[0][7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.357      ; 0.670      ;
; 0.199  ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx_freq[0][14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.357      ; 0.670      ;
; 0.201  ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx_freq[0][9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.277      ; 0.592      ;
; 0.226  ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx_freq[0][28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.215      ; 0.555      ;
; 0.226  ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx_freq[0][27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.361      ; 0.701      ;
; 0.230  ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx_freq[0][19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.215      ; 0.559      ;
; 0.235  ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx_freq[0][10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.359      ; 0.708      ;
; 0.238  ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx_freq[3][7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.359      ; 0.711      ;
; 0.240  ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx_freq[0][1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.279      ; 0.633      ;
; 0.252  ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                      ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.105      ; 0.471      ;
; 0.260  ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                      ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.350      ; 0.724      ;
; 0.268  ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx_freq[0][0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.357      ; 0.739      ;
; 0.280  ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx_freq[0][0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.313      ; 0.500      ;
; 0.286  ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx_freq[0][12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.357      ; 0.757      ;
; 0.300  ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx_freq[0][4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.357      ; 0.771      ;
; 0.300  ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx_freq[0][4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.313      ; 0.520      ;
; 0.302  ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx_freq[1][4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.357      ; 0.773      ;
; 0.304  ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx_freq[0][8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.313      ; 0.524      ;
; 0.305  ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx_freq[0][15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.263      ; 0.682      ;
; 0.315  ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx_freq[3][1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.275      ; 0.704      ;
; 0.317  ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx_freq[1][30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.359      ; 0.790      ;
; 0.317  ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx_freq[1][8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.359      ; 0.790      ;
; 0.319  ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx_freq[2][1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.275      ; 0.708      ;
; 0.321  ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx_freq[0][8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.359      ; 0.794      ;
; 0.325  ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                      ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.350      ; 0.789      ;
; 0.326  ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx_freq[3][23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.355      ; 0.795      ;
; 0.326  ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx_freq[2][23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.355      ; 0.795      ;
; 0.337  ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx_freq[0][11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.263      ; 0.714      ;
; 0.370  ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx_freq[2][4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.362      ; 0.846      ;
; 0.372  ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx_freq[3][9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.234      ; 0.513      ;
; 0.374  ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx_freq[0][11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.219      ; 0.500      ;
; 0.375  ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx_freq[0][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.363      ; 0.852      ;
; 0.378  ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx_freq[0][2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.219      ; 0.504      ;
; 0.386  ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx_freq[1][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.359      ; 0.859      ;
; 0.389  ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx_freq[1][11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.450      ; 0.953      ;
; 0.393  ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx_freq[0][29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.217      ; 0.724      ;
; 0.394  ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                      ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.111      ; 0.619      ;
; 0.396  ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx_freq[0][31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.363      ; 0.873      ;
; 0.396  ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx_freq[0][15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.219      ; 0.522      ;
; 0.402  ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx_freq[0][17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.263      ; 0.779      ;
; 0.403  ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx_freq[0][16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.219      ; 0.529      ;
; 0.404  ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx_freq[3][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.361      ; 0.879      ;
; 0.406  ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx_freq[2][26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.363      ; 0.883      ;
; 0.406  ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx_freq[2][21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.361      ; 0.881      ;
; 0.408  ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx_freq[3][26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.363      ; 0.885      ;
; 0.410  ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx_freq[0][17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.219      ; 0.536      ;
; 0.412  ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx_freq[0][10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.313      ; 0.632      ;
; 0.413  ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx_freq[2][25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.264      ; 0.791      ;
; 0.413  ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx_freq[3][22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.359      ; 0.886      ;
; 0.415  ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx_freq[1][25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.262      ; 0.791      ;
; 0.415  ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx_freq[1][23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.354      ; 0.883      ;
; 0.415  ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx_freq[2][22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.358      ; 0.887      ;
; 0.415  ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx_freq[0][7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.313      ; 0.635      ;
; 0.415  ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx_freq[3][14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.354      ; 0.883      ;
; 0.416  ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx_freq[3][25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.264      ; 0.794      ;
; 0.418  ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx_speed[1]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.355      ; 0.887      ;
; 0.419  ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx_freq[3][30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.359      ; 0.892      ;
; 0.420  ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx_freq[1][26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.360      ; 0.894      ;
; 0.422  ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx_freq[2][30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.359      ; 0.895      ;
; 0.425  ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx_freq[1][5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.366      ; 0.905      ;
; 0.425  ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx_freq[2][5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.366      ; 0.905      ;
; 0.427  ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx_freq[1][27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.361      ; 0.902      ;
; 0.428  ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx_freq[0][5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.317      ; 0.652      ;
; 0.429  ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx_freq[1][29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.416      ; 0.959      ;
; 0.429  ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx_freq[2][27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.361      ; 0.904      ;
; 0.430  ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx_freq[3][27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.361      ; 0.905      ;
; 0.430  ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx_freq[0][14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.313      ; 0.650      ;
; 0.432  ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx_freq[3][11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.265      ; 0.811      ;
; 0.432  ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx_freq[2][11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.265      ; 0.811      ;
; 0.433  ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx_freq[3][10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.357      ; 0.904      ;
; 0.439  ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx_freq[1][9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.464      ; 1.017      ;
; 0.441  ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx_freq[0][13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.263      ; 0.818      ;
; 0.443  ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx_freq[3][4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.355      ; 0.912      ;
; 0.446  ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx_freq[3][20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.363      ; 0.923      ;
; 0.446  ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx_freq[0][3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.215      ; 0.775      ;
; 0.446  ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx_freq[3][5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.362      ; 0.922      ;
; 0.446  ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx_freq[3][15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.262      ; 0.822      ;
; 0.455  ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx_freq[0][16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.263      ; 0.832      ;
; 0.464  ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx_freq[3][12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.355      ; 0.933      ;
; 0.464  ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx_freq[1][14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.573      ; 1.151      ;
; 0.466  ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx_freq[3][8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.355      ; 0.935      ;
; 0.474  ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx_speed[0]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.355      ; 0.943      ;
; 0.482  ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx_freq[1][16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.479      ; 1.075      ;
; 0.487  ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx_freq[2][9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.279      ; 0.880      ;
; 0.487  ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx_freq[1][10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.358      ; 0.959      ;
; 0.488  ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx_freq[2][10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.358      ; 0.960      ;
; 0.493  ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx_freq[1][2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.263      ; 0.870      ;
; 0.494  ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx_freq[0][2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.263      ; 0.871      ;
; 0.494  ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx_freq[3][6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.234      ; 0.635      ;
; 0.495  ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx_freq[0][13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.219      ; 0.621      ;
+--------+---------------------------------------+-----------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_sck'                                                                                                                                           ;
+-------+--------------------------------------+---------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                               ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+---------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 0.068 ; spi_slave:spi_slave_rx_inst|rreg[36] ; spi_slave:spi_slave_rx_inst|rdata[37] ; spi_sck                          ; spi_sck     ; 0.000        ; 0.333      ; 0.485      ;
; 0.070 ; spi_slave:spi_slave_rx_inst|rreg[31] ; spi_slave:spi_slave_rx_inst|rdata[32] ; spi_sck                          ; spi_sck     ; 0.000        ; 0.333      ; 0.487      ;
; 0.074 ; spi_slave:spi_slave_rx_inst|rreg[33] ; spi_slave:spi_slave_rx_inst|rdata[34] ; spi_sck                          ; spi_sck     ; 0.000        ; 0.333      ; 0.491      ;
; 0.076 ; spi_slave:spi_slave_rx_inst|rreg[23] ; spi_slave:spi_slave_rx_inst|rdata[24] ; spi_sck                          ; spi_sck     ; 0.000        ; 0.349      ; 0.509      ;
; 0.095 ; spi_slave:spi_slave_rx_inst|rreg[15] ; spi_slave:spi_slave_rx_inst|rdata[16] ; spi_sck                          ; spi_sck     ; 0.000        ; 0.139      ; 0.318      ;
; 0.095 ; spi_slave:spi_slave_rx_inst|rreg[14] ; spi_slave:spi_slave_rx_inst|rdata[15] ; spi_sck                          ; spi_sck     ; 0.000        ; 0.139      ; 0.318      ;
; 0.152 ; nnrx[1]                              ; spi_slave:spi_slave_rx_inst|treg[4]   ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 0.809      ; 1.075      ;
; 0.154 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[7]   ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.213      ; 2.481      ;
; 0.154 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[6]   ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.213      ; 2.481      ;
; 0.154 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[5]   ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.213      ; 2.481      ;
; 0.168 ; spi_slave:spi_slave_rx_inst|rreg[10] ; spi_slave:spi_slave_rx_inst|rdata[11] ; spi_sck                          ; spi_sck     ; 0.000        ; 0.139      ; 0.391      ;
; 0.171 ; spi_slave:spi_slave_rx_inst|rreg[12] ; spi_slave:spi_slave_rx_inst|rdata[13] ; spi_sck                          ; spi_sck     ; 0.000        ; 0.145      ; 0.400      ;
; 0.175 ; spi_slave:spi_slave_rx_inst|rreg[17] ; spi_slave:spi_slave_rx_inst|rdata[18] ; spi_sck                          ; spi_sck     ; 0.000        ; 0.066      ; 0.325      ;
; 0.175 ; spi_slave:spi_slave_rx_inst|rreg[4]  ; spi_slave:spi_slave_rx_inst|rdata[5]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.066      ; 0.325      ;
; 0.178 ; spi_slave:spi_slave_rx_inst|rreg[16] ; spi_slave:spi_slave_rx_inst|rdata[17] ; spi_sck                          ; spi_sck     ; 0.000        ; 0.139      ; 0.401      ;
; 0.178 ; spi_slave:spi_slave_rx_inst|rreg[25] ; spi_slave:spi_slave_rx_inst|rdata[26] ; spi_sck                          ; spi_sck     ; 0.000        ; 0.066      ; 0.328      ;
; 0.180 ; spi_slave:spi_slave_rx_inst|rreg[27] ; spi_slave:spi_slave_rx_inst|rdata[28] ; spi_sck                          ; spi_sck     ; 0.000        ; 0.198      ; 0.462      ;
; 0.190 ; nnrx[1]                              ; spi_slave:spi_slave_rx_inst|treg[0]   ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 0.809      ; 1.113      ;
; 0.198 ; spi_slave:spi_slave_rx_inst|rreg[40] ; spi_slave:spi_slave_rx_inst|rdata[41] ; spi_sck                          ; spi_sck     ; 0.000        ; 0.042      ; 0.324      ;
; 0.200 ; spi_slave:spi_slave_rx_inst|treg[27] ; spi_slave:spi_slave_rx_inst|treg[28]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.029      ; 0.313      ;
; 0.200 ; spi_slave:spi_slave_rx_inst|treg[19] ; spi_slave:spi_slave_rx_inst|treg[20]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.029      ; 0.313      ;
; 0.200 ; spi_slave:spi_slave_rx_inst|treg[12] ; spi_slave:spi_slave_rx_inst|treg[13]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.030      ; 0.314      ;
; 0.200 ; spi_slave:spi_slave_rx_inst|treg[10] ; spi_slave:spi_slave_rx_inst|treg[11]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.029      ; 0.313      ;
; 0.201 ; spi_slave:spi_slave_rx_inst|treg[25] ; spi_slave:spi_slave_rx_inst|treg[26]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.029      ; 0.314      ;
; 0.201 ; spi_slave:spi_slave_rx_inst|treg[22] ; spi_slave:spi_slave_rx_inst|treg[23]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.029      ; 0.314      ;
; 0.201 ; spi_slave:spi_slave_rx_inst|treg[14] ; spi_slave:spi_slave_rx_inst|treg[15]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.030      ; 0.315      ;
; 0.201 ; spi_slave:spi_slave_rx_inst|treg[8]  ; spi_slave:spi_slave_rx_inst|treg[9]   ; spi_sck                          ; spi_sck     ; 0.000        ; 0.029      ; 0.314      ;
; 0.201 ; spi_slave:spi_slave_rx_inst|treg[6]  ; spi_slave:spi_slave_rx_inst|treg[7]   ; spi_sck                          ; spi_sck     ; 0.000        ; 0.029      ; 0.314      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[20] ; spi_slave:spi_slave_rx_inst|treg[21]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.029      ; 0.315      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[9]  ; spi_slave:spi_slave_rx_inst|treg[10]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.029      ; 0.315      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[0]  ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_sck                          ; spi_sck     ; 0.000        ; 0.029      ; 0.315      ;
; 0.203 ; spi_slave:spi_slave_rx_inst|treg[37] ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.028      ; 0.315      ;
; 0.203 ; spi_slave:spi_slave_rx_inst|treg[21] ; spi_slave:spi_slave_rx_inst|treg[22]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.029      ; 0.316      ;
; 0.203 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[4]   ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.212      ; 2.529      ;
; 0.203 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[3]   ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.212      ; 2.529      ;
; 0.203 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[2]   ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.212      ; 2.529      ;
; 0.203 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.212      ; 2.529      ;
; 0.203 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[0]   ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.212      ; 2.529      ;
; 0.205 ; spi_slave:spi_slave_rx_inst|rreg[37] ; spi_slave:spi_slave_rx_inst|rreg[38]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.024      ; 0.313      ;
; 0.207 ; spi_slave:spi_slave_rx_inst|rreg[38] ; spi_slave:spi_slave_rx_inst|rreg[39]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.024      ; 0.315      ;
; 0.209 ; spi_slave:spi_slave_rx_inst|rreg[14] ; spi_slave:spi_slave_rx_inst|rreg[15]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.024      ; 0.317      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[15] ; spi_slave:spi_slave_rx_inst|rreg[16]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.024      ; 0.318      ;
; 0.217 ; spi_slave:spi_slave_rx_inst|rreg[41] ; spi_slave:spi_slave_rx_inst|rreg[42]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.024      ; 0.325      ;
; 0.217 ; spi_slave:spi_slave_rx_inst|rreg[32] ; spi_slave:spi_slave_rx_inst|rreg[33]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.024      ; 0.325      ;
; 0.217 ; spi_slave:spi_slave_rx_inst|rreg[21] ; spi_slave:spi_slave_rx_inst|rreg[22]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.024      ; 0.325      ;
; 0.217 ; spi_slave:spi_slave_rx_inst|rreg[0]  ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_sck                          ; spi_sck     ; 0.000        ; 0.024      ; 0.325      ;
; 0.218 ; spi_slave:spi_slave_rx_inst|rreg[34] ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.024      ; 0.326      ;
; 0.218 ; spi_slave:spi_slave_rx_inst|rreg[23] ; spi_slave:spi_slave_rx_inst|rreg[24]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.023      ; 0.325      ;
; 0.219 ; spi_slave:spi_slave_rx_inst|rreg[12] ; spi_slave:spi_slave_rx_inst|rreg[13]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.023      ; 0.326      ;
; 0.219 ; spi_slave:spi_slave_rx_inst|rreg[5]  ; spi_slave:spi_slave_rx_inst|rreg[6]   ; spi_sck                          ; spi_sck     ; 0.000        ; 0.024      ; 0.327      ;
; 0.223 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[17]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.194      ; 2.531      ;
; 0.223 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[16]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.194      ; 2.531      ;
; 0.223 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[15]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.194      ; 2.531      ;
; 0.223 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[14]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.194      ; 2.531      ;
; 0.223 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[13]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.194      ; 2.531      ;
; 0.223 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[12]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.194      ; 2.531      ;
; 0.228 ; nnrx[1]                              ; spi_slave:spi_slave_rx_inst|treg[7]   ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 0.810      ; 1.152      ;
; 0.233 ; nnrx[0]                              ; spi_slave:spi_slave_rx_inst|treg[4]   ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 0.809      ; 1.156      ;
; 0.236 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[17] ; spi_ce0                          ; spi_sck     ; 0.000        ; 1.268      ; 1.618      ;
; 0.236 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[16] ; spi_ce0                          ; spi_sck     ; 0.000        ; 1.268      ; 1.618      ;
; 0.236 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[15] ; spi_ce0                          ; spi_sck     ; 0.000        ; 1.268      ; 1.618      ;
; 0.236 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[13] ; spi_ce0                          ; spi_sck     ; 0.000        ; 1.268      ; 1.618      ;
; 0.236 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[11] ; spi_ce0                          ; spi_sck     ; 0.000        ; 1.268      ; 1.618      ;
; 0.236 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[2]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 1.268      ; 1.618      ;
; 0.236 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[25] ; spi_ce0                          ; spi_sck     ; 0.000        ; 1.268      ; 1.618      ;
; 0.247 ; spi_slave:spi_slave_rx_inst|rreg[20] ; spi_slave:spi_slave_rx_inst|rdata[21] ; spi_sck                          ; spi_sck     ; 0.000        ; 0.066      ; 0.397      ;
; 0.248 ; spi_slave:spi_slave_rx_inst|rreg[29] ; spi_slave:spi_slave_rx_inst|rdata[30] ; spi_sck                          ; spi_sck     ; 0.000        ; 0.066      ; 0.398      ;
; 0.253 ; nnrx[1]                              ; spi_slave:spi_slave_rx_inst|treg[29]  ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 0.664      ; 1.031      ;
; 0.260 ; spi_slave:spi_slave_rx_inst|treg[23] ; spi_slave:spi_slave_rx_inst|treg[24]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.029      ; 0.373      ;
; 0.261 ; spi_slave:spi_slave_rx_inst|rreg[24] ; spi_slave:spi_slave_rx_inst|rdata[25] ; spi_sck                          ; spi_sck     ; 0.000        ; 0.150      ; 0.495      ;
; 0.261 ; spi_slave:spi_slave_rx_inst|treg[38] ; spi_slave:spi_slave_rx_inst|treg[39]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.028      ; 0.373      ;
; 0.265 ; nnrx[0]                              ; spi_slave:spi_slave_rx_inst|treg[10]  ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 0.673      ; 1.052      ;
; 0.267 ; spi_slave:spi_slave_rx_inst|rreg[13] ; spi_slave:spi_slave_rx_inst|rreg[14]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.038      ; 0.389      ;
; 0.267 ; nnrx[0]                              ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 0.809      ; 1.190      ;
; 0.269 ; spi_slave:spi_slave_rx_inst|treg[26] ; spi_slave:spi_slave_rx_inst|treg[27]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.029      ; 0.382      ;
; 0.270 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rdata[24] ; spi_ce0                          ; spi_sck     ; 0.000        ; 1.460      ; 1.844      ;
; 0.271 ; spi_slave:spi_slave_rx_inst|rreg[11] ; spi_slave:spi_slave_rx_inst|rdata[12] ; spi_sck                          ; spi_sck     ; 0.000        ; 0.041      ; 0.396      ;
; 0.271 ; spi_slave:spi_slave_rx_inst|rreg[13] ; spi_slave:spi_slave_rx_inst|rdata[14] ; spi_sck                          ; spi_sck     ; 0.000        ; 0.042      ; 0.397      ;
; 0.273 ; spi_slave:spi_slave_rx_inst|rreg[4]  ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_sck                          ; spi_sck     ; 0.000        ; 0.038      ; 0.395      ;
; 0.278 ; spi_slave:spi_slave_rx_inst|rreg[36] ; spi_slave:spi_slave_rx_inst|rreg[37]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.024      ; 0.386      ;
; 0.279 ; spi_slave:spi_slave_rx_inst|nb[6]    ; spi_slave:spi_slave_rx_inst|nb[6]     ; spi_sck                          ; spi_sck     ; 0.000        ; 0.022      ; 0.385      ;
; 0.281 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|nb[0]     ; spi_ce0                          ; spi_sck     ; 0.000        ; 1.140      ; 1.535      ;
; 0.281 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|nb[1]     ; spi_ce0                          ; spi_sck     ; 0.000        ; 1.140      ; 1.535      ;
; 0.281 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|nb[2]     ; spi_ce0                          ; spi_sck     ; 0.000        ; 1.140      ; 1.535      ;
; 0.281 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|nb[3]     ; spi_ce0                          ; spi_sck     ; 0.000        ; 1.140      ; 1.535      ;
; 0.281 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|nb[4]     ; spi_ce0                          ; spi_sck     ; 0.000        ; 1.140      ; 1.535      ;
; 0.281 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|nb[5]     ; spi_ce0                          ; spi_sck     ; 0.000        ; 1.140      ; 1.535      ;
; 0.281 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|nb[6]     ; spi_ce0                          ; spi_sck     ; 0.000        ; 1.140      ; 1.535      ;
; 0.283 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|done      ; spi_ce0                          ; spi_sck     ; 0.000        ; 1.180      ; 1.577      ;
; 0.286 ; spi_slave:spi_slave_rx_inst|rreg[10] ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.024      ; 0.394      ;
; 0.287 ; spi_slave:spi_slave_rx_inst|rreg[11] ; spi_slave:spi_slave_rx_inst|rreg[12]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.026      ; 0.397      ;
; 0.287 ; nnrx[1]                              ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 0.809      ; 1.210      ;
; 0.289 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|rreg[18]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 1.161      ; 1.564      ;
; 0.290 ; spi_slave:spi_slave_rx_inst|rreg[30] ; spi_slave:spi_slave_rx_inst|rreg[31]  ; spi_sck                          ; spi_sck     ; 0.000        ; 0.024      ; 0.398      ;
; 0.290 ; spi_slave:spi_slave_rx_inst|rreg[28] ; spi_slave:spi_slave_rx_inst|rdata[29] ; spi_sck                          ; spi_sck     ; 0.000        ; 0.198      ; 0.572      ;
; 0.290 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[36]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 1.994      ; 2.398      ;
; 0.291 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[24]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.084      ; 2.489      ;
; 0.291 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[23]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.084      ; 2.489      ;
; 0.291 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[22]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.084      ; 2.489      ;
; 0.291 ; spi_ce[0]                            ; spi_slave:spi_slave_rx_inst|treg[21]  ; spi_ce0                          ; spi_sck     ; 0.000        ; 2.084      ; 2.489      ;
+-------+--------------------------------------+---------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.084 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.167      ; 0.335      ;
; 0.177 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.064      ; 0.325      ;
; 0.180 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.064      ; 0.328      ;
; 0.185 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.167      ; 0.436      ;
; 0.192 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.331      ;
; 0.199 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.313      ;
; 0.202 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.314      ;
; 0.205 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.167      ; 0.456      ;
; 0.205 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.316      ;
; 0.217 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.036      ; 0.337      ;
; 0.218 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.329      ;
; 0.218 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.330      ;
; 0.220 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.331      ;
; 0.222 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.334      ;
; 0.224 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.335      ;
; 0.227 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.339      ;
; 0.230 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.147      ; 0.481      ;
; 0.239 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.142      ; 0.485      ;
; 0.239 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.151      ; 0.494      ;
; 0.242 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.151      ; 0.497      ;
; 0.245 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.138      ; 0.487      ;
; 0.248 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.167      ; 0.499      ;
; 0.255 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.036      ; 0.375      ;
; 0.260 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.371      ;
; 0.262 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.374      ;
; 0.262 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.373      ;
; 0.263 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.142      ; 0.509      ;
; 0.263 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.375      ;
; 0.266 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.125      ; 0.495      ;
; 0.269 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.125      ; 0.498      ;
; 0.273 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.036      ; 0.393      ;
; 0.276 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.386      ;
; 0.277 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.036      ; 0.397      ;
; 0.286 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.397      ;
; 0.288 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.399      ;
; 0.289 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.064      ; 0.437      ;
; 0.293 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.405      ;
; 0.293 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.405      ;
; 0.295 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.037      ; 0.416      ;
; 0.303 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.231      ; 0.638      ;
; 0.303 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.414      ;
; 0.304 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.416      ;
; 0.304 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.416      ;
; 0.305 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.416      ;
; 0.306 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.036      ; 0.426      ;
; 0.309 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.231      ; 0.644      ;
; 0.309 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.448      ;
; 0.310 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.001     ; 0.393      ;
; 0.312 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.334      ; 0.730      ;
; 0.314 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.425      ;
; 0.317 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.456      ;
; 0.317 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.429      ;
; 0.321 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.431      ;
; 0.322 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.432      ;
; 0.324 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.434      ;
; 0.325 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.211      ; 0.640      ;
; 0.325 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.435      ;
; 0.327 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.437      ;
; 0.328 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.489      ;
; 0.330 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.441      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.120 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[7]                                                 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.271      ; 0.495      ;
; 0.152 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[3]                                                 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.355      ; 0.611      ;
; 0.159 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[7]                                                 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.239      ; 0.502      ;
; 0.172 ; receiver:NRX[3].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[35]                       ; receiver:NRX[3].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[35]                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.074      ; 0.330      ;
; 0.172 ; receiver:NRX[3].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[36]                       ; receiver:NRX[3].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[36]                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.074      ; 0.330      ;
; 0.174 ; receiver:NRX[1].receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[24]                                         ; receiver:NRX[1].receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[24]                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.131      ; 0.389      ;
; 0.175 ; receiver:NRX[2].receiver_inst|cordic:cordic_inst|X[7][17]                                                                               ; receiver:NRX[2].receiver_inst|cordic:cordic_inst|X[8][17]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.122      ; 0.381      ;
; 0.177 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[5]                                                 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.199      ; 0.480      ;
; 0.178 ; receiver:NRX[3].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[36]                                   ; receiver:NRX[3].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[36]                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.134      ; 0.396      ;
; 0.179 ; receiver:NRX[1].receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[20]                                         ; receiver:NRX[1].receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[20]                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.131      ; 0.394      ;
; 0.184 ; receiver:NRX[3].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[38]                                   ; receiver:NRX[3].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[38]                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.134      ; 0.402      ;
; 0.185 ; receiver:NRX[1].receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[23]                                         ; receiver:NRX[1].receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[23]                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.131      ; 0.400      ;
; 0.185 ; receiver:NRX[1].receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[18]                                         ; receiver:NRX[1].receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[18]                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.131      ; 0.400      ;
; 0.186 ; receiver:NRX[1].receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[25]                                         ; receiver:NRX[1].receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[25]                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.131      ; 0.401      ;
; 0.187 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity6a[1]                ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity5                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.110      ; 0.381      ;
; 0.191 ; receiver:NRX[3].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[4]                        ; receiver:NRX[3].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[4]                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.331      ;
; 0.192 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity6a[0]                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.066      ; 0.342      ;
; 0.200 ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[36]                                   ; receiver:NRX[0].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[36]                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.112      ; 0.396      ;
; 0.201 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[3]                                                                                    ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[3]                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[1]                                                                                    ; receiver:NRX[0].receiver_inst|firX8R8:fir2|wstate[1]                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; receiver:NRX[0].receiver_inst|firX8R8:fir2|waddr[0]                                                                                     ; receiver:NRX[0].receiver_inst|firX8R8:fir2|waddr[0]                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.329      ;
; 0.201 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.202 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[1]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.042      ; 0.328      ;
; 0.203 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.313      ;
; 0.203 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.313      ;
; 0.203 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[7] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[9] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.313      ;
; 0.203 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity6a[0]                ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity5                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.313      ;
; 0.204 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[1] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.027      ; 0.315      ;
; 0.204 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[0] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[0] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[0] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]  ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[9] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[9] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[9] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[9] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[9] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_10mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.314      ;
; 0.212 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.332      ;
; 0.244 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.364      ;
; 0.247 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.367      ;
; 0.247 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.367      ;
; 0.248 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.368      ;
; 0.251 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.371      ;
; 0.269 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.388      ;
; 0.269 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.388      ;
; 0.270 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.389      ;
; 0.270 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.389      ;
; 0.292 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.412      ;
; 0.292 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.421      ;
; 0.304 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.423      ;
; 0.304 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.424      ;
; 0.306 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; counter[22]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.428      ;
; 0.310 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.432      ;
; 0.315 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.435      ;
; 0.320 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.440      ;
; 0.321 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.441      ;
; 0.322 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.442      ;
; 0.323 ; ad9866:ad9866_inst|dut1_pc[0]                      ; ad9866:ad9866_inst|dut1_pc[0]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.443      ;
; 0.335 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.454      ;
; 0.341 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.460      ;
; 0.348 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.034      ; 0.466      ;
; 0.351 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.472      ;
; 0.441 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.561      ;
; 0.442 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.561      ;
; 0.442 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; counter[21]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.564      ;
; 0.446 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.566      ;
; 0.446 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.566      ;
; 0.447 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.567      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_clk'                                                                                                                                                ;
+-------+--------------+----------------+-----------------+------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock      ; Clock Edge ; Target                                                                                                            ;
+-------+--------------+----------------+-----------------+------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 3.106 ; 13.563       ; 10.457         ; Port Rate       ; ad9866_clk ; Rise       ; ad9866_rxclk                                                                                                      ;
; 3.106 ; 13.563       ; 10.457         ; Port Rate       ; ad9866_clk ; Rise       ; ad9866_txclk                                                                                                      ;
; 5.758 ; 5.942        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:D|Iaccum[0]                                                     ;
; 5.758 ; 5.942        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:D|Iaccum[10]                                                    ;
; 5.758 ; 5.942        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:D|Iaccum[1]                                                     ;
; 5.758 ; 5.942        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:D|Iaccum[2]                                                     ;
; 5.758 ; 5.942        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:D|Iaccum[3]                                                     ;
; 5.758 ; 5.942        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:D|Iaccum[4]                                                     ;
; 5.758 ; 5.942        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:D|Iaccum[5]                                                     ;
; 5.758 ; 5.942        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:D|Iaccum[6]                                                     ;
; 5.758 ; 5.942        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:D|Iaccum[7]                                                     ;
; 5.758 ; 5.942        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:D|Iaccum[8]                                                     ;
; 5.758 ; 5.942        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:D|Iaccum[9]                                                     ;
; 5.758 ; 5.942        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:D|Imult[21]                                                     ;
; 5.764 ; 5.948        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|Imult[27]                                                     ;
; 5.764 ; 5.948        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|Rmult[11]                                                     ;
; 5.764 ; 5.948        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[3].receiver_inst|firX8R8:fir2|fir256:C|Rmult[17]                                                     ;
; 5.765 ; 5.949        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[3].receiver_inst|firX8R8:fir2|fir256:C|Imult[13]                                                     ;
; 5.765 ; 5.949        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[3].receiver_inst|firX8R8:fir2|fir256:C|Rmult[21]                                                     ;
; 5.771 ; 5.955        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Imult[13]                                                     ;
; 5.771 ; 5.955        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Imult[15]                                                     ;
; 5.771 ; 5.955        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Imult[16]                                                     ;
; 5.771 ; 5.955        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Imult[17]                                                     ;
; 5.771 ; 5.955        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Imult[24]                                                     ;
; 5.771 ; 5.955        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Imult[25]                                                     ;
; 5.771 ; 5.955        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Imult[26]                                                     ;
; 5.771 ; 5.955        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Imult[27]                                                     ;
; 5.771 ; 5.955        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Imult[28]                                                     ;
; 5.771 ; 5.955        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Imult[29]                                                     ;
; 5.771 ; 5.955        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Imult[32]                                                     ;
; 5.771 ; 5.955        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:F|Imult[33]                                                     ;
; 5.771 ; 5.955        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[3].receiver_inst|firX8R8:fir2|fir256:C|Imult[26]                                                     ;
; 5.771 ; 5.955        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[3].receiver_inst|firX8R8:fir2|fir256:C|Imult[29]                                                     ;
; 5.771 ; 5.955        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[3].receiver_inst|firX8R8:fir2|fir256:C|Rmult[23]                                                     ;
; 5.772 ; 5.956        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:E|Raccum[0]                                                     ;
; 5.772 ; 5.956        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:E|Raccum[10]                                                    ;
; 5.772 ; 5.956        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:E|Raccum[1]                                                     ;
; 5.772 ; 5.956        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:E|Raccum[2]                                                     ;
; 5.772 ; 5.956        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:E|Raccum[3]                                                     ;
; 5.772 ; 5.956        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:E|Raccum[4]                                                     ;
; 5.772 ; 5.956        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:E|Raccum[5]                                                     ;
; 5.772 ; 5.956        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:E|Raccum[6]                                                     ;
; 5.772 ; 5.956        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:E|Raccum[8]                                                     ;
; 5.772 ; 5.956        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:E|Raccum[9]                                                     ;
; 5.772 ; 5.956        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:E|Rmult[13]                                                     ;
; 5.772 ; 5.956        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:E|Rmult[17]                                                     ;
; 5.772 ; 5.956        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[2].receiver_inst|firX8R8:fir2|fir256:E|Rmult[20]                                                     ;
; 5.773 ; 5.957        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|Imult[26]                                                     ;
; 5.773 ; 5.957        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|Imult[32]                                                     ;
; 5.773 ; 5.957        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|fir256:C|Rmult[30]                                                     ;
; 5.773 ; 5.957        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|X[7][0]                                                          ;
; 5.773 ; 5.957        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|X[7][1]                                                          ;
; 5.773 ; 5.957        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|X[7][2]                                                          ;
; 5.773 ; 5.957        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|X[7][3]                                                          ;
; 5.773 ; 5.957        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|X[7][4]                                                          ;
; 5.773 ; 5.957        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|X[7][5]                                                          ;
; 5.773 ; 5.957        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|X[7][6]                                                          ;
; 5.773 ; 5.957        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|X[7][7]                                                          ;
; 5.773 ; 5.957        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|Raccum[0]                                                     ;
; 5.773 ; 5.957        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|Raccum[2]                                                     ;
; 5.773 ; 5.957        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|Raccum[3]                                                     ;
; 5.773 ; 5.957        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|Raccum[4]                                                     ;
; 5.773 ; 5.957        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|Raccum[6]                                                     ;
; 5.773 ; 5.957        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|Raccum[7]                                                     ;
; 5.773 ; 5.957        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|Raccum[8]                                                     ;
; 5.773 ; 5.957        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|Raccum[9]                                                     ;
; 5.773 ; 5.957        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|Rmult[14]                                                     ;
; 5.773 ; 5.957        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|Rmult[15]                                                     ;
; 5.773 ; 5.957        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|firX8R8:fir2|fir256:E|Rmult[20]                                                     ;
; 5.777 ; 5.961        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|waddr[1]                                                               ;
; 5.777 ; 5.961        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|waddr[2]                                                               ;
; 5.777 ; 5.961        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|waddr[3]                                                               ;
; 5.777 ; 5.961        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|waddr[4]                                                               ;
; 5.777 ; 5.961        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|waddr[5]                                                               ;
; 5.777 ; 5.961        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|waddr[6]                                                               ;
; 5.777 ; 5.961        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[0].receiver_inst|firX8R8:fir2|waddr[7]                                                               ;
; 5.777 ; 5.961        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[3].receiver_inst|cordic:cordic_inst|Z[0][6]                                                          ;
; 5.778 ; 5.962        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|Y[5][10]                                                         ;
; 5.778 ; 5.962        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|Y[5][11]                                                         ;
; 5.778 ; 5.962        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|Y[5][12]                                                         ;
; 5.778 ; 5.962        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|Y[5][13]                                                         ;
; 5.778 ; 5.962        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|Y[5][14]                                                         ;
; 5.778 ; 5.962        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|Y[5][15]                                                         ;
; 5.778 ; 5.962        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|Y[5][16]                                                         ;
; 5.778 ; 5.962        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|Y[5][17]                                                         ;
; 5.778 ; 5.962        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|Y[5][8]                                                          ;
; 5.778 ; 5.962        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|Y[5][9]                                                          ;
; 5.778 ; 5.962        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[3].receiver_inst|firX8R8:fir2|fir256:C|Imult[19]                                                     ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|X[4][10]                                                         ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|X[4][11]                                                         ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|X[4][12]                                                         ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|X[4][13]                                                         ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|X[4][14]                                                         ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|X[4][15]                                                         ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|X[4][16]                                                         ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|X[4][17]                                                         ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|X[4][8]                                                          ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|cordic:cordic_inst|X[4][9]                                                          ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[11] ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:NRX[1].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[12] ;
+-------+--------------+----------------+-----------------+------------+------------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_rxclk'                                     ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+
; 3.106 ; 13.563       ; 10.457         ; Port Rate ; ad9866_rxclk ; Rise       ; ad9866_rxclk ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+


+----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_txclk'                                     ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+
; 3.106 ; 13.563       ; 10.457         ; Port Rate ; ad9866_txclk ; Rise       ; ad9866_txclk ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_sck'                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------+
; 31.069 ; 31.285       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[0]   ;
; 31.069 ; 31.285       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[1]   ;
; 31.069 ; 31.285       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[2]   ;
; 31.069 ; 31.285       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[3]   ;
; 31.069 ; 31.285       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[4]   ;
; 31.069 ; 31.285       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[5]   ;
; 31.069 ; 31.285       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[6]   ;
; 31.069 ; 31.285       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[7]   ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[12]  ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[13]  ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[14]  ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[15]  ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[16]  ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[17]  ;
; 31.100 ; 31.316       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[25]  ;
; 31.100 ; 31.316       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[26]  ;
; 31.100 ; 31.316       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[27]  ;
; 31.100 ; 31.316       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[28]  ;
; 31.100 ; 31.316       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[29]  ;
; 31.102 ; 31.318       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[30]  ;
; 31.102 ; 31.318       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[31]  ;
; 31.102 ; 31.318       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[32]  ;
; 31.102 ; 31.318       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[33]  ;
; 31.102 ; 31.318       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[34]  ;
; 31.102 ; 31.318       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[35]  ;
; 31.102 ; 31.318       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[37]  ;
; 31.102 ; 31.318       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[38]  ;
; 31.102 ; 31.318       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[39]  ;
; 31.107 ; 31.323       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[10]  ;
; 31.107 ; 31.323       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[11]  ;
; 31.107 ; 31.323       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[8]   ;
; 31.107 ; 31.323       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[9]   ;
; 31.111 ; 31.327       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[18]  ;
; 31.111 ; 31.327       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[19]  ;
; 31.111 ; 31.327       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[20]  ;
; 31.111 ; 31.327       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[21]  ;
; 31.111 ; 31.327       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[22]  ;
; 31.111 ; 31.327       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[23]  ;
; 31.111 ; 31.327       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[24]  ;
; 31.112 ; 31.328       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[40]  ;
; 31.112 ; 31.328       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[41]  ;
; 31.112 ; 31.328       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[43]  ;
; 31.112 ; 31.328       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[44]  ;
; 31.112 ; 31.328       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[45]  ;
; 31.112 ; 31.328       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[46]  ;
; 31.112 ; 31.328       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[47]  ;
; 31.122 ; 31.338       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[36]  ;
; 31.126 ; 31.342       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[42]  ;
; 31.131 ; 31.315       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[24] ;
; 31.157 ; 31.341       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[32] ;
; 31.157 ; 31.341       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[34] ;
; 31.157 ; 31.341       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[37] ;
; 31.162 ; 31.346       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|done      ;
; 31.162 ; 31.346       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[10]  ;
; 31.162 ; 31.346       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[11]  ;
; 31.162 ; 31.346       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[14]  ;
; 31.162 ; 31.346       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[15]  ;
; 31.162 ; 31.346       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[16]  ;
; 31.162 ; 31.346       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[2]   ;
; 31.162 ; 31.346       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[41]  ;
; 31.162 ; 31.346       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[42]  ;
; 31.162 ; 31.346       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[7]   ;
; 31.167 ; 31.351       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[19]  ;
; 31.167 ; 31.351       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[26]  ;
; 31.167 ; 31.351       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[27]  ;
; 31.167 ; 31.351       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[28]  ;
; 31.168 ; 31.352       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[18]  ;
; 31.169 ; 31.353       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[0]  ;
; 31.169 ; 31.353       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[10] ;
; 31.169 ; 31.353       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[12] ;
; 31.169 ; 31.353       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[14] ;
; 31.169 ; 31.353       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[22] ;
; 31.169 ; 31.353       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[23] ;
; 31.169 ; 31.353       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[33] ;
; 31.169 ; 31.353       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[35] ;
; 31.169 ; 31.353       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[40] ;
; 31.169 ; 31.353       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[41] ;
; 31.169 ; 31.353       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[4]  ;
; 31.169 ; 31.353       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[7]  ;
; 31.169 ; 31.353       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[8]  ;
; 31.171 ; 31.355       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[11] ;
; 31.171 ; 31.355       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[13] ;
; 31.171 ; 31.355       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[15] ;
; 31.171 ; 31.355       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[16] ;
; 31.171 ; 31.355       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[17] ;
; 31.171 ; 31.355       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[25] ;
; 31.171 ; 31.355       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[2]  ;
; 31.172 ; 31.356       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[18] ;
; 31.172 ; 31.356       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[20] ;
; 31.172 ; 31.356       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[21] ;
; 31.172 ; 31.356       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[26] ;
; 31.172 ; 31.356       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[27] ;
; 31.172 ; 31.356       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[30] ;
; 31.172 ; 31.356       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[31] ;
; 31.172 ; 31.356       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[36] ;
; 31.172 ; 31.356       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[5]  ;
; 31.172 ; 31.356       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[34]  ;
; 31.172 ; 31.356       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[35]  ;
; 31.172 ; 31.356       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[3]   ;
; 31.172 ; 31.356       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[5]   ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'                                                                                  ;
+--------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------+
; 49.269 ; 49.453       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[0]                      ;
; 49.269 ; 49.453       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[1]                      ;
; 49.269 ; 49.453       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[2]                      ;
; 49.269 ; 49.453       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[3]                      ;
; 49.269 ; 49.453       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[4]                      ;
; 49.269 ; 49.453       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[5]                      ;
; 49.269 ; 49.453       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[0]                    ;
; 49.269 ; 49.453       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[10]                   ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[0]                ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[1]                ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[2]                ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[3]                ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[11]                   ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[12]                   ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[13]                   ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[14]                   ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[15]                   ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[1]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[2]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[3]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[4]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[5]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[6]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[7]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[8]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[9]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_state.1                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sclk                            ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sen_n                           ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[0]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[10]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[11]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[1]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[2]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[3]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[4]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[5]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[6]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[7]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[8]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[9]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset             ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[0]  ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[10] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[11] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[12] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[13] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[14] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[15] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[16] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[17] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[18] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[19] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[1]  ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[20] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[21] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[22] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[23] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[2]  ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[3]  ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[4]  ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[5]  ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[6]  ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[7]  ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[8]  ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[9]  ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[12]                                        ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[13]                                        ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[14]                                        ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[15]                                        ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[16]                                        ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[17]                                        ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[18]                                        ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[19]                                        ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[20]                                        ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[21]                                        ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[22]                                        ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[23]                                        ;
; 49.447 ; 49.447       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; clk_10mhz~input|o                                  ;
; 49.448 ; 49.448       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866_inst|dut1_pc[0]|clk                         ;
; 49.448 ; 49.448       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866_inst|dut1_pc[1]|clk                         ;
; 49.448 ; 49.448       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866_inst|dut1_pc[2]|clk                         ;
; 49.448 ; 49.448       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866_inst|dut1_pc[3]|clk                         ;
; 49.448 ; 49.448       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866_inst|dut1_pc[4]|clk                         ;
; 49.448 ; 49.448       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866_inst|dut1_pc[5]|clk                         ;
; 49.448 ; 49.448       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866_inst|dut2_data[0]|clk                       ;
; 49.448 ; 49.448       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866_inst|dut2_data[10]|clk                      ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866_inst|dut2_bitcount[0]|clk                   ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866_inst|dut2_bitcount[1]|clk                   ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866_inst|dut2_bitcount[2]|clk                   ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866_inst|dut2_bitcount[3]|clk                   ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866_inst|dut2_data[11]|clk                      ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866_inst|dut2_data[12]|clk                      ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866_inst|dut2_data[13]|clk                      ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866_inst|dut2_state.1|clk                       ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866_inst|sclk|clk                               ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866_inst|sen_n|clk                              ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[0]|clk            ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[10]|clk           ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[11]|clk           ;
+--------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_ce0'                                                                                                                                                                         ;
+----------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                 ;
+----------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 1249.074 ; 1249.290     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; 1249.080 ; 1249.296     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ;
; 1249.080 ; 1249.296     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ;
; 1249.080 ; 1249.296     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ;
; 1249.080 ; 1249.296     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ;
; 1249.086 ; 1249.302     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; 1249.089 ; 1249.305     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ;
; 1249.089 ; 1249.305     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ;
; 1249.089 ; 1249.305     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ;
; 1249.089 ; 1249.305     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ;
; 1249.089 ; 1249.305     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ;
; 1249.089 ; 1249.305     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; 1249.089 ; 1249.305     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; 1249.089 ; 1249.305     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; 1249.089 ; 1249.305     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; 1249.089 ; 1249.305     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; 1249.089 ; 1249.305     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; 1249.092 ; 1249.308     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ;
; 1249.092 ; 1249.308     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ;
; 1249.092 ; 1249.308     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ;
; 1249.094 ; 1249.310     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; 1249.094 ; 1249.310     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; 1249.094 ; 1249.310     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; 1249.095 ; 1249.311     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ;
; 1249.095 ; 1249.311     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ;
; 1249.095 ; 1249.311     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ;
; 1249.095 ; 1249.311     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ;
; 1249.095 ; 1249.311     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; 1249.096 ; 1249.312     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ;
; 1249.096 ; 1249.312     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ;
; 1249.097 ; 1249.313     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ;
; 1249.098 ; 1249.314     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ;
; 1249.099 ; 1249.315     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; 1249.099 ; 1249.315     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; 1249.100 ; 1249.316     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; 1249.100 ; 1249.316     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; 1249.100 ; 1249.316     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; 1249.100 ; 1249.316     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; 1249.100 ; 1249.316     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; 1249.100 ; 1249.316     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; 1249.101 ; 1249.317     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ;
; 1249.103 ; 1249.319     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ;
; 1249.103 ; 1249.319     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ;
; 1249.103 ; 1249.319     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ;
; 1249.103 ; 1249.319     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ;
; 1249.103 ; 1249.319     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ;
; 1249.103 ; 1249.319     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; 1249.103 ; 1249.319     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; 1249.103 ; 1249.319     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ;
; 1249.103 ; 1249.319     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ;
; 1249.103 ; 1249.319     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ;
; 1249.103 ; 1249.319     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ;
; 1249.103 ; 1249.319     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ;
; 1249.104 ; 1249.320     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ;
; 1249.104 ; 1249.320     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ;
; 1249.104 ; 1249.320     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ;
; 1249.104 ; 1249.320     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ;
; 1249.106 ; 1249.322     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; 1249.107 ; 1249.323     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; 1249.107 ; 1249.323     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; 1249.108 ; 1249.324     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ;
; 1249.108 ; 1249.324     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; 1249.108 ; 1249.324     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; 1249.109 ; 1249.325     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; 1249.109 ; 1249.325     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; 1249.109 ; 1249.325     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; 1249.109 ; 1249.325     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; 1249.109 ; 1249.325     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; 1249.109 ; 1249.325     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; 1249.110 ; 1249.340     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; 1249.112 ; 1249.342     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ;
; 1249.112 ; 1249.342     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ;
; 1249.112 ; 1249.342     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ;
; 1249.112 ; 1249.342     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ;
; 1249.112 ; 1249.342     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ;
; 1249.112 ; 1249.342     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ;
; 1249.112 ; 1249.342     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ;
; 1249.112 ; 1249.342     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ;
; 1249.112 ; 1249.342     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ;
; 1249.112 ; 1249.342     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ;
; 1249.112 ; 1249.342     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ;
; 1249.112 ; 1249.342     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ;
; 1249.112 ; 1249.342     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; 1249.113 ; 1249.329     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ;
; 1249.113 ; 1249.329     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ;
; 1249.113 ; 1249.329     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ;
; 1249.113 ; 1249.329     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ;
; 1249.113 ; 1249.329     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ;
; 1249.113 ; 1249.329     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; 1249.113 ; 1249.329     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; 1249.113 ; 1249.329     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; 1249.113 ; 1249.329     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; 1249.114 ; 1249.344     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; 1249.114 ; 1249.344     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ;
; 1249.114 ; 1249.344     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ;
; 1249.114 ; 1249.344     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ;
; 1249.114 ; 1249.344     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ;
; 1249.114 ; 1249.344     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ;
; 1249.114 ; 1249.344     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ;
; 1249.114 ; 1249.344     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ;
+----------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'                                                             ;
+----------+--------------+----------------+-----------------+----------------------------------+------------+-----------------------------+
; Slack    ; Actual Width ; Required Width ; Type            ; Clock                            ; Clock Edge ; Target                      ;
+----------+--------------+----------------+-----------------+----------------------------------+------------+-----------------------------+
; 1249.715 ; 1249.899     ; 0.184          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][0]~_Duplicate_1  ;
; 1249.716 ; 1249.900     ; 0.184          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][29]              ;
; 1249.716 ; 1249.900     ; 0.184          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][13]~_Duplicate_1 ;
; 1249.717 ; 1249.901     ; 0.184          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][14]~_Duplicate_1 ;
; 1249.717 ; 1249.901     ; 0.184          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][16]~_Duplicate_1 ;
; 1249.717 ; 1249.901     ; 0.184          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][15]~_Duplicate_1 ;
; 1249.717 ; 1249.901     ; 0.184          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][29]              ;
; 1249.717 ; 1249.901     ; 0.184          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][3]~_Duplicate_1  ;
; 1249.723 ; 1249.902     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][0]               ;
; 1249.723 ; 1249.902     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][10]              ;
; 1249.723 ; 1249.902     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][11]              ;
; 1249.723 ; 1249.902     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][12]              ;
; 1249.723 ; 1249.902     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][13]              ;
; 1249.723 ; 1249.902     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][14]              ;
; 1249.723 ; 1249.902     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][15]              ;
; 1249.723 ; 1249.902     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][16]              ;
; 1249.723 ; 1249.902     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][17]              ;
; 1249.723 ; 1249.902     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][1]               ;
; 1249.723 ; 1249.902     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][2]               ;
; 1249.723 ; 1249.902     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][3]               ;
; 1249.723 ; 1249.902     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][4]               ;
; 1249.723 ; 1249.902     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][5]               ;
; 1249.723 ; 1249.902     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][6]               ;
; 1249.723 ; 1249.902     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][7]               ;
; 1249.723 ; 1249.902     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][8]               ;
; 1249.723 ; 1249.902     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][9]               ;
; 1249.723 ; 1249.902     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][0]               ;
; 1249.723 ; 1249.902     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][10]              ;
; 1249.723 ; 1249.902     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][11]              ;
; 1249.723 ; 1249.902     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][12]              ;
; 1249.723 ; 1249.902     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][13]              ;
; 1249.723 ; 1249.902     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][14]              ;
; 1249.723 ; 1249.902     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][15]              ;
; 1249.723 ; 1249.902     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][16]              ;
; 1249.723 ; 1249.902     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][17]              ;
; 1249.723 ; 1249.902     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][1]               ;
; 1249.723 ; 1249.902     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][2]               ;
; 1249.723 ; 1249.902     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][3]               ;
; 1249.723 ; 1249.902     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][4]               ;
; 1249.723 ; 1249.902     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][5]               ;
; 1249.723 ; 1249.902     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][6]               ;
; 1249.723 ; 1249.902     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][7]               ;
; 1249.723 ; 1249.902     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][8]               ;
; 1249.723 ; 1249.902     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[3][9]               ;
; 1249.727 ; 1249.911     ; 0.184          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][0]~_Duplicate_1  ;
; 1249.727 ; 1249.911     ; 0.184          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][1]~_Duplicate_1  ;
; 1249.727 ; 1249.911     ; 0.184          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][3]~_Duplicate_1  ;
; 1249.732 ; 1249.916     ; 0.184          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][11]~_Duplicate_1 ;
; 1249.732 ; 1249.916     ; 0.184          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][9]~_Duplicate_1  ;
; 1249.733 ; 1249.912     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][0]               ;
; 1249.733 ; 1249.912     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][10]              ;
; 1249.733 ; 1249.912     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][11]              ;
; 1249.733 ; 1249.912     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][12]              ;
; 1249.733 ; 1249.912     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][13]              ;
; 1249.733 ; 1249.912     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][14]              ;
; 1249.733 ; 1249.912     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][15]              ;
; 1249.733 ; 1249.912     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][16]              ;
; 1249.733 ; 1249.912     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][17]              ;
; 1249.733 ; 1249.912     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][1]               ;
; 1249.733 ; 1249.912     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][2]               ;
; 1249.733 ; 1249.912     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][3]               ;
; 1249.733 ; 1249.912     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][4]               ;
; 1249.733 ; 1249.912     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][5]               ;
; 1249.733 ; 1249.912     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][6]               ;
; 1249.733 ; 1249.912     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][7]               ;
; 1249.733 ; 1249.912     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][8]               ;
; 1249.733 ; 1249.912     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[1][9]               ;
; 1249.733 ; 1249.912     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][0]               ;
; 1249.733 ; 1249.912     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][10]              ;
; 1249.733 ; 1249.912     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][11]              ;
; 1249.733 ; 1249.912     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][12]              ;
; 1249.733 ; 1249.912     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][13]              ;
; 1249.733 ; 1249.912     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][14]              ;
; 1249.733 ; 1249.912     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][15]              ;
; 1249.733 ; 1249.912     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][16]              ;
; 1249.733 ; 1249.912     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][17]              ;
; 1249.733 ; 1249.912     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][1]               ;
; 1249.733 ; 1249.912     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][2]               ;
; 1249.733 ; 1249.912     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][3]               ;
; 1249.733 ; 1249.912     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][4]               ;
; 1249.733 ; 1249.912     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][5]               ;
; 1249.733 ; 1249.912     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][6]               ;
; 1249.733 ; 1249.912     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][7]               ;
; 1249.733 ; 1249.912     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][8]               ;
; 1249.733 ; 1249.912     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[2][9]               ;
; 1249.741 ; 1249.925     ; 0.184          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; nnrx[0]                     ;
; 1249.741 ; 1249.925     ; 0.184          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; nnrx[1]                     ;
; 1249.742 ; 1249.926     ; 0.184          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; dither                      ;
; 1249.743 ; 1249.927     ; 0.184          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[1]                      ;
; 1249.743 ; 1249.927     ; 0.184          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[3]                      ;
; 1249.744 ; 1249.928     ; 0.184          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[0]                      ;
; 1249.744 ; 1249.928     ; 0.184          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[2]                      ;
; 1249.744 ; 1249.928     ; 0.184          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[4]                      ;
; 1249.744 ; 1249.928     ; 0.184          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][0]~_Duplicate_1  ;
; 1249.744 ; 1249.928     ; 0.184          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][12]~_Duplicate_1 ;
; 1249.744 ; 1249.928     ; 0.184          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][14]~_Duplicate_1 ;
; 1249.744 ; 1249.928     ; 0.184          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][15]~_Duplicate_1 ;
; 1249.744 ; 1249.928     ; 0.184          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][18]              ;
; 1249.744 ; 1249.928     ; 0.184          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][19]              ;
; 1249.744 ; 1249.928     ; 0.184          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx_freq[0][20]              ;
+----------+--------------+----------------+-----------------+----------------------------------+------------+-----------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_ce1'                                     ;
+----------+--------------+----------------+-----------+---------+------------+-----------+
; Slack    ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target    ;
+----------+--------------+----------------+-----------+---------+------------+-----------+
; 2496.000 ; 2500.000     ; 4.000          ; Port Rate ; spi_ce1 ; Rise       ; spi_ce[1] ;
+----------+--------------+----------------+-----------+---------+------------+-----------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; ad9866_adio[*]   ; ad9866_clk ; 1.033 ; 1.870 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 1.022 ; 1.839 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 0.984 ; 1.826 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 0.904 ; 1.704 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 1.026 ; 1.870 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 0.915 ; 1.691 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 0.867 ; 1.677 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 0.978 ; 1.772 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 0.869 ; 1.659 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 0.870 ; 1.645 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 1.033 ; 1.830 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 0.914 ; 1.707 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 0.679 ; 1.460 ; Rise       ; ad9866_clk      ;
; spi_ce[*]        ; spi_sck    ; 0.579 ; 1.269 ; Rise       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; 0.579 ; 1.269 ; Rise       ; spi_sck         ;
; spi_mosi         ; spi_sck    ; 1.758 ; 2.650 ; Rise       ; spi_sck         ;
; spi_ce[*]        ; spi_sck    ; 0.593 ; 1.404 ; Fall       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; 0.593 ; 1.404 ; Fall       ; spi_sck         ;
+------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ad9866_adio[*]   ; ad9866_clk ; -0.335 ; -1.100 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; -0.649 ; -1.438 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; -0.687 ; -1.513 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; -0.648 ; -1.438 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; -0.631 ; -1.440 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; -0.362 ; -1.154 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; -0.608 ; -1.386 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; -0.736 ; -1.515 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; -0.447 ; -1.215 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; -0.521 ; -1.303 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; -0.716 ; -1.490 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; -0.553 ; -1.303 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; -0.335 ; -1.100 ; Rise       ; ad9866_clk      ;
; spi_ce[*]        ; spi_sck    ; -0.266 ; -0.895 ; Rise       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; -0.266 ; -0.895 ; Rise       ; spi_sck         ;
; spi_mosi         ; spi_sck    ; -1.484 ; -2.341 ; Rise       ; spi_sck         ;
; spi_ce[*]        ; spi_sck    ; -0.184 ; -0.999 ; Fall       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; -0.184 ; -0.999 ; Fall       ; spi_sck         ;
+------------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+
; ad9866_rxclk ; ad9866_clk                       ; 2.167 ; 2.803 ; Rise       ; ad9866_clk                       ;
; ad9866_txclk ; ad9866_clk                       ; 2.167 ; 2.803 ; Rise       ; ad9866_clk                       ;
; rx_FIFOEmpty ; ad9866_clk                       ; 6.640 ; 6.959 ; Rise       ; ad9866_clk                       ;
; ad9866_rxclk ; ad9866_clk                       ; 2.167 ; 2.803 ; Fall       ; ad9866_clk                       ;
; ad9866_txclk ; ad9866_clk                       ; 2.167 ; 2.803 ; Fall       ; ad9866_clk                       ;
; spi_miso     ; spi_sck                          ; 5.919 ; 6.321 ; Fall       ; spi_sck                          ;
; rx_FIFOEmpty ; spi_slave:spi_slave_rx_inst|done ; 5.963 ; 5.862 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+
; ad9866_rxclk ; ad9866_clk                       ; 2.140 ; 2.774 ; Rise       ; ad9866_clk                       ;
; ad9866_txclk ; ad9866_clk                       ; 2.140 ; 2.774 ; Rise       ; ad9866_clk                       ;
; rx_FIFOEmpty ; ad9866_clk                       ; 4.326 ; 4.488 ; Rise       ; ad9866_clk                       ;
; ad9866_rxclk ; ad9866_clk                       ; 2.140 ; 2.774 ; Fall       ; ad9866_clk                       ;
; ad9866_txclk ; ad9866_clk                       ; 2.140 ; 2.774 ; Fall       ; ad9866_clk                       ;
; spi_miso     ; spi_sck                          ; 5.828 ; 6.226 ; Fall       ; spi_sck                          ;
; rx_FIFOEmpty ; spi_slave:spi_slave_rx_inst|done ; 4.474 ; 4.682 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 40
Shortest Synchronizer Chain: 9 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 104.802 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                             ; Synchronization Node                                                                                                                   ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1] ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7] ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7] ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9] ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 104.802                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4] ;                        ;              ;                  ; 13.099       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4] ;                        ;              ;                  ; 12.728       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[4] ;                        ;              ;                  ; 13.106       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 104.862                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 12.790       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[2] ;                        ;              ;                  ; 13.100       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[2] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ;                        ;              ;                  ; 13.107       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 104.920                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 13.099       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[8] ;                        ;              ;                  ; 13.096       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ;                        ;              ;                  ; 12.930       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[8] ;                        ;              ;                  ; 13.109       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.051                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ;                        ;              ;                  ; 12.979       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ;                        ;              ;                  ; 13.099       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[6] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[6] ;                        ;              ;                  ; 13.108       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.060                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[2] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ;                        ;              ;                  ; 13.101       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2] ;                        ;              ;                  ; 12.985       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[2] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ;                        ;              ;                  ; 13.107       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.062                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 13.101       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ;                        ;              ;                  ; 12.981       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[6] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[6] ;                        ;              ;                  ; 13.109       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.062                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5] ;                        ;              ;                  ; 12.849       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[5] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.079                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 13.001       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[8] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ;                        ;              ;                  ; 13.107       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[8] ;                        ;              ;                  ; 13.109       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.098                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3] ;                        ;              ;                  ; 12.961       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[3] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[3] ;                        ;              ;                  ; 13.102       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[3] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.160                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 13.105       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 13.097       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4] ;                        ;              ;                  ; 13.169       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4] ;                        ;              ;                  ; 13.169       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[4] ;                        ;              ;                  ; 13.106       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.164                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 13.100       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4] ;                        ;              ;                  ; 13.097       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[4] ;                        ;              ;                  ; 13.106       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.184                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 13.108       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ;                        ;              ;                  ; 13.103       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[6] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[6] ;                        ;              ;                  ; 13.102       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.236                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3] ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[3] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[3] ;                        ;              ;                  ; 13.096       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[3] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ;                        ;              ;                  ; 13.101       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.237                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[9] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[9] ;                        ;              ;                  ; 13.101       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[9] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[9] ;                        ;              ;                  ; 13.100       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[9] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.246                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5] ;                        ;              ;                  ; 13.102       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ;                        ;              ;                  ; 13.098       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[5] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.257                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 13.101       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[2] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[2] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ;                        ;              ;                  ; 13.110       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.293                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[9] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[9] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[9] ;                        ;              ;                  ; 13.095       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[9] ;                        ;              ;                  ; 13.168       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[9] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.301                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 13.168       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4] ;                        ;              ;                  ; 13.169       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[4] ;                        ;              ;                  ; 13.105       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.302                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[7] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7] ;                        ;              ;                  ; 13.098       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[7] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.306                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[0] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[0] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[0] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[0] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[0] ;                        ;              ;                  ; 13.104       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.307                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 13.169       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[0] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[0] ;                        ;              ;                  ; 13.107       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[0] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[0] ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[0] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.314                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[0] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[0] ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[0] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[0] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[0] ;                        ;              ;                  ; 13.105       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.314                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[1] ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ;                        ;              ;                  ; 13.105       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.317                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5] ;                        ;              ;                  ; 13.101       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[5] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.317                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[3] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[3] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[3] ;                        ;              ;                  ; 13.101       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.317                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[8] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[8] ;                        ;              ;                  ; 13.106       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.318                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[0] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[0] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[0] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[0] ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[0] ;                        ;              ;                  ; 13.108       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.323                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[6] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[6] ;                        ;              ;                  ; 13.109       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.325                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[2] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[2] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ;                        ;              ;                  ; 13.108       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.356                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[7] ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ;                        ;              ;                  ; 13.167       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[7] ;                        ;              ;                  ; 13.169       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ;                        ;              ;                  ; 13.169       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ;                        ;              ;                  ; 13.169       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.369                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[1] ;                        ;              ;                  ; 13.169       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1] ;                        ;              ;                  ; 13.169       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.374                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[1] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ;                        ;              ;                  ; 13.169       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.376                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[1] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1] ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[0].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.377                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[9] ;                        ;              ;                  ; 13.169       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[9] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[9] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[9] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[9] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.382                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[8] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[8] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.383                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[3] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[3] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[3] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.388                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[5] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.389                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[7] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[7] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[2].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.396                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[7] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[7] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ;                        ;              ;                  ; 13.177       ;
;  rxFIFO:NRX[3].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                             ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                             ; 105.399                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                      ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                    ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                              ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                      ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[9] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[9] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[9] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[9] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[9] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:NRX[1].rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ;                        ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                              ;
+-----------------------------------+----------+--------+----------+---------+---------------------+
; Clock                             ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                  ; -2.272   ; -0.078 ; N/A      ; N/A     ; -2.123              ;
;  ad9866_clk                       ; 0.777    ; 0.120  ; N/A      ; N/A     ; -2.123              ;
;  ad9866_rxclk                     ; N/A      ; N/A    ; N/A      ; N/A     ; -2.123              ;
;  ad9866_txclk                     ; N/A      ; N/A    ; N/A      ; N/A     ; -2.123              ;
;  clk_10mhz                        ; 92.890   ; 0.187  ; N/A      ; N/A     ; 49.269              ;
;  spi_ce0                          ; 2494.882 ; 0.084  ; N/A      ; N/A     ; 1249.074            ;
;  spi_ce1                          ; N/A      ; N/A    ; N/A      ; N/A     ; 2496.000            ;
;  spi_sck                          ; -2.272   ; 0.068  ; N/A      ; N/A     ; 31.069              ;
;  spi_slave:spi_slave_rx_inst|done ; -0.039   ; -0.078 ; N/A      ; N/A     ; 1249.515            ;
; Design-wide TNS                   ; -87.393  ; -0.08  ; 0.0      ; 0.0     ; -8.492              ;
;  ad9866_clk                       ; 0.000    ; 0.000  ; N/A      ; N/A     ; -4.246              ;
;  ad9866_rxclk                     ; N/A      ; N/A    ; N/A      ; N/A     ; -2.123              ;
;  ad9866_txclk                     ; N/A      ; N/A    ; N/A      ; N/A     ; -2.123              ;
;  clk_10mhz                        ; 0.000    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  spi_ce0                          ; 0.000    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  spi_ce1                          ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  spi_sck                          ; -87.354  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  spi_slave:spi_slave_rx_inst|done ; -0.039   ; -0.080 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------+----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; ad9866_adio[*]   ; ad9866_clk ; 2.126 ; 2.343 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 2.067 ; 2.309 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 1.894 ; 2.192 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 1.823 ; 2.090 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 2.069 ; 2.343 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 1.887 ; 2.111 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 1.822 ; 1.997 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 1.978 ; 2.229 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 1.704 ; 1.939 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 1.703 ; 1.977 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 2.126 ; 2.326 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 1.782 ; 2.057 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 1.245 ; 1.525 ; Rise       ; ad9866_clk      ;
; spi_ce[*]        ; spi_sck    ; 1.384 ; 1.353 ; Rise       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; 1.384 ; 1.353 ; Rise       ; spi_sck         ;
; spi_mosi         ; spi_sck    ; 3.785 ; 4.001 ; Rise       ; spi_sck         ;
; spi_ce[*]        ; spi_sck    ; 2.593 ; 2.848 ; Fall       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; 2.593 ; 2.848 ; Fall       ; spi_sck         ;
+------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ad9866_adio[*]   ; ad9866_clk ; -0.146 ; -0.279 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; -0.649 ; -0.917 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; -0.687 ; -1.054 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; -0.648 ; -0.857 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; -0.631 ; -0.897 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; -0.362 ; -0.528 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; -0.608 ; -0.917 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; -0.736 ; -1.184 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; -0.330 ; -0.506 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; -0.521 ; -0.850 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; -0.716 ; -1.176 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; -0.553 ; -0.756 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; -0.146 ; -0.279 ; Rise       ; ad9866_clk      ;
; spi_ce[*]        ; spi_sck    ; -0.266 ; -0.550 ; Rise       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; -0.266 ; -0.550 ; Rise       ; spi_sck         ;
; spi_mosi         ; spi_sck    ; -1.484 ; -2.341 ; Rise       ; spi_sck         ;
; spi_ce[*]        ; spi_sck    ; -0.184 ; -0.999 ; Fall       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; -0.184 ; -0.999 ; Fall       ; spi_sck         ;
+------------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+--------------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+----------------------------------+--------+--------+------------+----------------------------------+
; ad9866_rxclk ; ad9866_clk                       ; 4.515  ; 4.525  ; Rise       ; ad9866_clk                       ;
; ad9866_txclk ; ad9866_clk                       ; 4.515  ; 4.525  ; Rise       ; ad9866_clk                       ;
; rx_FIFOEmpty ; ad9866_clk                       ; 15.404 ; 14.941 ; Rise       ; ad9866_clk                       ;
; ad9866_rxclk ; ad9866_clk                       ; 4.515  ; 4.525  ; Fall       ; ad9866_clk                       ;
; ad9866_txclk ; ad9866_clk                       ; 4.515  ; 4.525  ; Fall       ; ad9866_clk                       ;
; spi_miso     ; spi_sck                          ; 10.366 ; 10.509 ; Fall       ; spi_sck                          ;
; rx_FIFOEmpty ; spi_slave:spi_slave_rx_inst|done ; 12.735 ; 12.706 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
+--------------+----------------------------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+
; ad9866_rxclk ; ad9866_clk                       ; 2.140 ; 2.774 ; Rise       ; ad9866_clk                       ;
; ad9866_txclk ; ad9866_clk                       ; 2.140 ; 2.774 ; Rise       ; ad9866_clk                       ;
; rx_FIFOEmpty ; ad9866_clk                       ; 4.326 ; 4.488 ; Rise       ; ad9866_clk                       ;
; ad9866_rxclk ; ad9866_clk                       ; 2.140 ; 2.774 ; Fall       ; ad9866_clk                       ;
; ad9866_txclk ; ad9866_clk                       ; 2.140 ; 2.774 ; Fall       ; ad9866_clk                       ;
; spi_miso     ; spi_sck                          ; 5.828 ; 6.226 ; Fall       ; spi_sck                          ;
; rx_FIFOEmpty ; spi_slave:spi_slave_rx_inst|done ; 4.474 ; 4.682 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[4]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[5]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_miso        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED1      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED2      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED3      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED4      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_FIFOEmpty    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------------------+
; Input Transition Times                                             ;
+-----------------+--------------+-----------------+-----------------+
; Pin             ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------+--------------+-----------------+-----------------+
; spi_ce[1]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_clk      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk_10mhz       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_ce[0]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_sck         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_sdo      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_mosi        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DCLK~   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.00186 V          ; 0.07 V                               ; 0.172 V                              ; 7.27e-09 s                  ; 7.07e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.00186 V         ; 0.07 V                              ; 0.172 V                             ; 7.27e-09 s                 ; 7.07e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.00186 V          ; 0.07 V                               ; 0.172 V                              ; 7.27e-09 s                  ; 7.07e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.00186 V         ; 0.07 V                              ; 0.172 V                             ; 7.27e-09 s                 ; 7.07e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.08 V              ; -0.00185 V          ; 0.026 V                              ; 0.198 V                              ; 7.29e-09 s                  ; 7.15e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.08 V             ; -0.00185 V         ; 0.026 V                             ; 0.198 V                             ; 7.29e-09 s                 ; 7.15e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.08 V              ; -0.00185 V          ; 0.026 V                              ; 0.198 V                              ; 7.29e-09 s                  ; 7.15e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.08 V             ; -0.00185 V         ; 0.026 V                             ; 0.198 V                             ; 7.29e-09 s                 ; 7.15e-09 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED1      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; DEBUG_LED2      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; DEBUG_LED3      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0671 V           ; 0.235 V                              ; 0.176 V                              ; 6.85e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0671 V          ; 0.235 V                             ; 0.176 V                             ; 6.85e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DEBUG_LED4      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; rx_FIFOEmpty    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.00186 V          ; 0.07 V                               ; 0.172 V                              ; 7.27e-09 s                  ; 7.07e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.00186 V         ; 0.07 V                              ; 0.172 V                             ; 7.27e-09 s                 ; 7.07e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.47 V              ; -0.0089 V           ; 0.316 V                              ; 0.302 V                              ; 4.78e-09 s                  ; 4.88e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.47 V             ; -0.0089 V          ; 0.316 V                             ; 0.302 V                             ; 4.78e-09 s                 ; 4.88e-09 s                 ; No                        ; No                        ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.47 V              ; -0.0089 V           ; 0.316 V                              ; 0.302 V                              ; 4.78e-09 s                  ; 4.88e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.47 V             ; -0.0089 V          ; 0.316 V                             ; 0.302 V                             ; 4.78e-09 s                 ; 4.88e-09 s                 ; No                        ; No                        ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.47 V              ; -0.00833 V          ; 0.321 V                              ; 0.308 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.47 V             ; -0.00833 V         ; 0.321 V                             ; 0.308 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; ad9866_pga[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.47 V              ; -0.00833 V          ; 0.321 V                              ; 0.308 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.47 V             ; -0.00833 V         ; 0.321 V                             ; 0.308 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; DEBUG_LED1      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DEBUG_LED2      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DEBUG_LED3      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.6 V               ; -0.129 V            ; 0.303 V                              ; 0.209 V                              ; 4.54e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.6 V              ; -0.129 V           ; 0.303 V                             ; 0.209 V                             ; 4.54e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DEBUG_LED4      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; rx_FIFOEmpty    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.47 V              ; -0.0089 V           ; 0.316 V                              ; 0.302 V                              ; 4.78e-09 s                  ; 4.88e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.47 V             ; -0.0089 V          ; 0.316 V                             ; 0.302 V                             ; 4.78e-09 s                 ; 4.88e-09 s                 ; No                        ; No                        ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                         ;
+----------------------------------+----------------------------------+------------+------------+------------+------------+
; From Clock                       ; To Clock                         ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+----------------------------------+----------------------------------+------------+------------+------------+------------+
; ad9866_clk                       ; ad9866_clk                       ; 7210157    ; 2          ; 0          ; 0          ;
; clk_10mhz                        ; ad9866_clk                       ; false path ; 0          ; 0          ; 0          ;
; spi_ce0                          ; ad9866_clk                       ; false path ; false path ; 0          ; 0          ;
; spi_sck                          ; ad9866_clk                       ; 0          ; 1          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done ; ad9866_clk                       ; false path ; 0          ; 0          ; 0          ;
; virt_ad9866_clk                  ; ad9866_clk                       ; 48         ; 0          ; 0          ; 0          ;
; ad9866_clk                       ; clk_10mhz                        ; false path ; 0          ; 0          ; 0          ;
; clk_10mhz                        ; clk_10mhz                        ; 1747       ; 0          ; 0          ; 0          ;
; spi_ce0                          ; spi_ce0                          ; 0          ; 0          ; 0          ; 660        ;
; spi_slave:spi_slave_rx_inst|done ; spi_ce0                          ; 0          ; 0          ; false path ; 0          ;
; ad9866_clk                       ; spi_sck                          ; 2          ; 0          ; 0          ; 0          ;
; spi_ce0                          ; spi_sck                          ; 93         ; 93         ; 48         ; 240        ;
; spi_sck                          ; spi_sck                          ; 1360       ; 0          ; 336        ; 47         ;
; spi_slave:spi_slave_rx_inst|done ; spi_sck                          ; 0          ; 0          ; 144        ; 0          ;
; spi_ce0                          ; spi_slave:spi_slave_rx_inst|done ; false path ; false path ; false path ; false path ;
; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 610        ; 0          ; 0          ; 0          ;
+----------------------------------+----------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                          ;
+----------------------------------+----------------------------------+------------+------------+------------+------------+
; From Clock                       ; To Clock                         ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+----------------------------------+----------------------------------+------------+------------+------------+------------+
; ad9866_clk                       ; ad9866_clk                       ; 7210157    ; 2          ; 0          ; 0          ;
; clk_10mhz                        ; ad9866_clk                       ; false path ; 0          ; 0          ; 0          ;
; spi_ce0                          ; ad9866_clk                       ; false path ; false path ; 0          ; 0          ;
; spi_sck                          ; ad9866_clk                       ; 0          ; 1          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done ; ad9866_clk                       ; false path ; 0          ; 0          ; 0          ;
; virt_ad9866_clk                  ; ad9866_clk                       ; 48         ; 0          ; 0          ; 0          ;
; ad9866_clk                       ; clk_10mhz                        ; false path ; 0          ; 0          ; 0          ;
; clk_10mhz                        ; clk_10mhz                        ; 1747       ; 0          ; 0          ; 0          ;
; spi_ce0                          ; spi_ce0                          ; 0          ; 0          ; 0          ; 660        ;
; spi_slave:spi_slave_rx_inst|done ; spi_ce0                          ; 0          ; 0          ; false path ; 0          ;
; ad9866_clk                       ; spi_sck                          ; 2          ; 0          ; 0          ; 0          ;
; spi_ce0                          ; spi_sck                          ; 93         ; 93         ; 48         ; 240        ;
; spi_sck                          ; spi_sck                          ; 1360       ; 0          ; 336        ; 47         ;
; spi_slave:spi_slave_rx_inst|done ; spi_sck                          ; 0          ; 0          ; 144        ; 0          ;
; spi_ce0                          ; spi_slave:spi_slave_rx_inst|done ; false path ; false path ; false path ; false path ;
; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 610        ; 0          ; 0          ; 0          ;
+----------------------------------+----------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                            ;
+------------+----------------------------------+------------+----------+------------+----------+
; From Clock ; To Clock                         ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------+----------------------------------+------------+----------+------------+----------+
; clk_10mhz  ; ad9866_clk                       ; false path ; 0        ; 0          ; 0        ;
; clk_10mhz  ; clk_10mhz                        ; 29         ; 0        ; 0          ; 0        ;
; clk_10mhz  ; spi_ce0                          ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_sck                          ; 93         ; 0        ; 48         ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx_inst|done ; false path ; 0        ; false path ; 0        ;
+------------+----------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Removal Transfers                                                                             ;
+------------+----------------------------------+------------+----------+------------+----------+
; From Clock ; To Clock                         ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------+----------------------------------+------------+----------+------------+----------+
; clk_10mhz  ; ad9866_clk                       ; false path ; 0        ; 0          ; 0        ;
; clk_10mhz  ; clk_10mhz                        ; 29         ; 0        ; 0          ; 0        ;
; clk_10mhz  ; spi_ce0                          ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_sck                          ; 93         ; 0        ; 48         ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx_inst|done ; false path ; 0        ; false path ; 0        ;
+------------+----------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 82    ; 82   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sun Aug 27 15:03:54 2017
Info: Command: quartus_sta RadioBerry -c radioberry
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'radioberry.sdc'
Warning (332174): Ignored filter at radioberry.sdc(11): spi_slave:spi_slave_rx2_inst|done could not be matched with a register
Warning (332049): Ignored create_clock at radioberry.sdc(11): Argument <targets> is an empty collection
    Info (332050): create_clock -name {spi_slave:spi_slave_rx2_inst|done} -period 0.400MHz [get_registers {spi_slave:spi_slave_rx2_inst|done}]
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at radioberry.sdc(24): spi_slave:spi_slave_rx2_inst|done could not be matched with a clock
Warning (332174): Ignored filter at radioberry.sdc(47): rx1_FIFOEmpty could not be matched with a port
Warning (332174): Ignored filter at radioberry.sdc(47): rx2_FIFOEmpty could not be matched with a port
Warning (332174): Ignored filter at radioberry.sdc(47): txFIFOFull could not be matched with a port
Warning (332174): Ignored filter at radioberry.sdc(52): spi_slave:spi_slave_rx2_inst|treg[*] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_max_delay at radioberry.sdc(52): Argument <from> is not an object ID
    Info (332050): set_max_delay -from spi_slave:spi_slave_rx2_inst|treg[*] -to spi_miso 15
Warning (332174): Ignored filter at radioberry.sdc(55): transmitter:transmitter_inst|out_data[*] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_max_delay at radioberry.sdc(55): Argument <from> is not an object ID
    Info (332050): set_max_delay -from transmitter:transmitter_inst|out_data[*]    -to ad9866_adio[*] 40
Warning (332049): Ignored set_max_delay at radioberry.sdc(58): Argument <to> is not an object ID
    Info (332050): set_max_delay -from spi_ce[1]    -to spi_slave:spi_slave_rx2_inst|treg[*] 3
Warning (332049): Ignored set_max_delay at radioberry.sdc(60): Argument <from> is not an object ID
    Info (332050): set_max_delay -from spi_slave:spi_slave_rx2_inst|treg[*] -to spi_slave:spi_slave_rx2_inst|treg[*] 2
Warning (332049): Ignored set_max_delay at radioberry.sdc(60): Argument <to> is not an object ID
Warning (332174): Ignored filter at radioberry.sdc(63): spi_slave:spi_slave_rx2_inst|rdata[0] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_max_delay at radioberry.sdc(63): Argument <to> is not an object ID
    Info (332050): set_max_delay -from spi_mosi     -to spi_slave:spi_slave_rx2_inst|rdata[0] 8
Warning (332174): Ignored filter at radioberry.sdc(65): spi_slave:spi_slave_rx2_inst|rreg[0] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_max_delay at radioberry.sdc(65): Argument <to> is not an object ID
    Info (332050): set_max_delay -from spi_mosi     -to spi_slave:spi_slave_rx2_inst|rreg[0] 8
Warning (332174): Ignored filter at radioberry.sdc(69): rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[*] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_max_delay at radioberry.sdc(69): Argument <from> is not an object ID
    Info (332050): set_max_delay -from rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[*]    -to spi_slave:spi_slave_rx_inst|treg[*] 4
Warning (332174): Ignored filter at radioberry.sdc(70): rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[*] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_max_delay at radioberry.sdc(70): Argument <from> is not an object ID
    Info (332050): set_max_delay -from rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[*]    -to spi_slave:spi_slave_rx2_inst|treg[*] 4
Warning (332049): Ignored set_max_delay at radioberry.sdc(70): Argument <to> is not an object ID
Warning (332174): Ignored filter at radioberry.sdc(75): filter[*] could not be matched with a clock or keeper
Warning (332174): Ignored filter at radioberry.sdc(75): ptt_out could not be matched with a clock or keeper
Warning (332174): Ignored filter at radioberry.sdc(78): ptt_in could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at radioberry.sdc(78): Argument <from> is not an object ID
    Info (332050): set_false_path -from {ptt_in} -to *
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.272
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.272             -87.354 spi_sck 
    Info (332119):    -0.039              -0.039 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     0.777               0.000 ad9866_clk 
    Info (332119):    92.890               0.000 clk_10mhz 
    Info (332119):  2494.882               0.000 spi_ce0 
Info (332146): Worst-case hold slack is 0.203
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.203               0.000 spi_sck 
    Info (332119):     0.274               0.000 spi_ce0 
    Info (332119):     0.362               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     0.393               0.000 ad9866_clk 
    Info (332119):     0.454               0.000 clk_10mhz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.123
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.123              -4.246 ad9866_clk 
    Info (332119):    -2.123              -2.123 ad9866_rxclk 
    Info (332119):    -2.123              -2.123 ad9866_txclk 
    Info (332119):    31.677               0.000 spi_sck 
    Info (332119):    49.757               0.000 clk_10mhz 
    Info (332119):  1249.515               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.643               0.000 spi_ce0 
    Info (332119):  2496.000               0.000 spi_ce1 
Info (332114): Report Metastability: Found 40 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 40
    Info (332114): Shortest Synchronizer Chain: 9 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 99.940 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.075
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.075             -77.732 spi_sck 
    Info (332119):    -0.003              -0.003 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     1.395               0.000 ad9866_clk 
    Info (332119):    93.360               0.000 clk_10mhz 
    Info (332119):  2495.177               0.000 spi_ce0 
Info (332146): Worst-case hold slack is 0.108
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.108               0.000 spi_sck 
    Info (332119):     0.272               0.000 spi_ce0 
    Info (332119):     0.339               0.000 ad9866_clk 
    Info (332119):     0.403               0.000 clk_10mhz 
    Info (332119):     0.453               0.000 spi_slave:spi_slave_rx_inst|done 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.123
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.123              -4.246 ad9866_clk 
    Info (332119):    -2.123              -2.123 ad9866_rxclk 
    Info (332119):    -2.123              -2.123 ad9866_txclk 
    Info (332119):    31.569               0.000 spi_sck 
    Info (332119):    49.753               0.000 clk_10mhz 
    Info (332119):  1249.488               0.000 spi_ce0 
    Info (332119):  1249.559               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  2496.000               0.000 spi_ce1 
Info (332114): Report Metastability: Found 40 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 40
    Info (332114): Shortest Synchronizer Chain: 9 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 100.685 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.053
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.053               0.000 spi_sck 
    Info (332119):     2.110               0.000 ad9866_clk 
    Info (332119):     2.351               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):    96.902               0.000 clk_10mhz 
    Info (332119):  2497.802               0.000 spi_ce0 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.078
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.078              -0.080 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     0.068               0.000 spi_sck 
    Info (332119):     0.084               0.000 spi_ce0 
    Info (332119):     0.120               0.000 ad9866_clk 
    Info (332119):     0.187               0.000 clk_10mhz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.106
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.106               0.000 ad9866_clk 
    Info (332119):     3.106               0.000 ad9866_rxclk 
    Info (332119):     3.106               0.000 ad9866_txclk 
    Info (332119):    31.069               0.000 spi_sck 
    Info (332119):    49.269               0.000 clk_10mhz 
    Info (332119):  1249.074               0.000 spi_ce0 
    Info (332119):  1249.715               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  2496.000               0.000 spi_ce1 
Info (332114): Report Metastability: Found 40 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 40
    Info (332114): Shortest Synchronizer Chain: 9 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 104.802 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 811 megabytes
    Info: Processing ended: Sun Aug 27 15:04:26 2017
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:32


