{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 03 01:56:17 2020 " "Info: Processing started: Tue Mar 03 01:56:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off qlab5 -c qlab5 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off qlab5 -c qlab5 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "qlab5.v" "" { Text "E:/study/Labs/Verify/qlab59/qlab5.v" 1 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|virtual_ir_scan_reg register sld_hub:auto_hub\|tdo 153.85 MHz 6.5 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 153.85 MHz between source register \"sld_hub:auto_hub\|virtual_ir_scan_reg\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 6.5 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.983 ns + Longest register register " "Info: + Longest register to register delay is 2.983 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|virtual_ir_scan_reg 1 REG LCFF_X18_Y10_N17 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y10_N17; Fanout = 23; REG Node = 'sld_hub:auto_hub\|virtual_ir_scan_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|virtual_ir_scan_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.650 ns) 1.832 ns sld_hub:auto_hub\|tdo~3 2 COMB LCCOMB_X19_Y9_N24 1 " "Info: 2: + IC(1.182 ns) + CELL(0.650 ns) = 1.832 ns; Loc. = LCCOMB_X19_Y9_N24; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { sld_hub:auto_hub|virtual_ir_scan_reg sld_hub:auto_hub|tdo~3 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.650 ns) 2.875 ns sld_hub:auto_hub\|tdo~5 3 COMB LCCOMB_X19_Y9_N0 1 " "Info: 3: + IC(0.393 ns) + CELL(0.650 ns) = 2.875 ns; Loc. = LCCOMB_X19_Y9_N0; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.043 ns" { sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.983 ns sld_hub:auto_hub\|tdo 4 REG LCFF_X19_Y9_N1 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.983 ns; Loc. = LCFF_X19_Y9_N1; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.408 ns ( 47.20 % ) " "Info: Total cell delay = 1.408 ns ( 47.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.575 ns ( 52.80 % ) " "Info: Total interconnect delay = 1.575 ns ( 52.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.983 ns" { sld_hub:auto_hub|virtual_ir_scan_reg sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.983 ns" { sld_hub:auto_hub|virtual_ir_scan_reg {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 1.182ns 0.393ns 0.000ns } { 0.000ns 0.650ns 0.650ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.320 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.320 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.812 ns) + CELL(0.000 ns) 3.812 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 108 " "Info: 2: + IC(3.812 ns) + CELL(0.000 ns) = 3.812 ns; Loc. = CLKCTRL_G3; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.812 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 5.320 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X19_Y9_N1 2 " "Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 5.320 ns; Loc. = LCFF_X19_Y9_N1; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.52 % ) " "Info: Total cell delay = 0.666 ns ( 12.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.654 ns ( 87.48 % ) " "Info: Total interconnect delay = 4.654 ns ( 87.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.320 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.320 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 3.812ns 0.842ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 5.323 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 5.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.812 ns) + CELL(0.000 ns) 3.812 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 108 " "Info: 2: + IC(3.812 ns) + CELL(0.000 ns) = 3.812 ns; Loc. = CLKCTRL_G3; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.812 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.666 ns) 5.323 ns sld_hub:auto_hub\|virtual_ir_scan_reg 3 REG LCFF_X18_Y10_N17 23 " "Info: 3: + IC(0.845 ns) + CELL(0.666 ns) = 5.323 ns; Loc. = LCFF_X18_Y10_N17; Fanout = 23; REG Node = 'sld_hub:auto_hub\|virtual_ir_scan_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|virtual_ir_scan_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.51 % ) " "Info: Total cell delay = 0.666 ns ( 12.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.657 ns ( 87.49 % ) " "Info: Total interconnect delay = 4.657 ns ( 87.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.323 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|virtual_ir_scan_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.323 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|virtual_ir_scan_reg {} } { 0.000ns 3.812ns 0.845ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.320 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.320 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 3.812ns 0.842ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.323 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|virtual_ir_scan_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.323 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|virtual_ir_scan_reg {} } { 0.000ns 3.812ns 0.845ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.983 ns" { sld_hub:auto_hub|virtual_ir_scan_reg sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.983 ns" { sld_hub:auto_hub|virtual_ir_scan_reg {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 1.182ns 0.393ns 0.000ns } { 0.000ns 0.650ns 0.650ns 0.108ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.320 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.320 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 3.812ns 0.842ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.323 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|virtual_ir_scan_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.323 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|virtual_ir_scan_reg {} } { 0.000ns 3.812ns 0.845ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register cpu_0:cpu\|E_src2\[1\] register cpu_0:cpu\|W_alu_result\[28\] 132.66 MHz 7.538 ns Internal " "Info: Clock \"clk\" has Internal fmax of 132.66 MHz between source register \"cpu_0:cpu\|E_src2\[1\]\" and destination register \"cpu_0:cpu\|W_alu_result\[28\]\" (period= 7.538 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.251 ns + Longest register register " "Info: + Longest register to register delay is 7.251 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu_0:cpu\|E_src2\[1\] 1 REG LCFF_X9_Y13_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y13_N1; Fanout = 6; REG Node = 'cpu_0:cpu\|E_src2\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_0:cpu|E_src2[1] } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.621 ns) 1.764 ns cpu_0:cpu\|Add1~3 2 COMB LCCOMB_X8_Y13_N18 2 " "Info: 2: + IC(1.143 ns) + CELL(0.621 ns) = 1.764 ns; Loc. = LCCOMB_X8_Y13_N18; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { cpu_0:cpu|E_src2[1] cpu_0:cpu|Add1~3 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.850 ns cpu_0:cpu\|Add1~5 3 COMB LCCOMB_X8_Y13_N20 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.850 ns; Loc. = LCCOMB_X8_Y13_N20; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~3 cpu_0:cpu|Add1~5 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.936 ns cpu_0:cpu\|Add1~7 4 COMB LCCOMB_X8_Y13_N22 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.936 ns; Loc. = LCCOMB_X8_Y13_N22; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~5 cpu_0:cpu|Add1~7 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.022 ns cpu_0:cpu\|Add1~9 5 COMB LCCOMB_X8_Y13_N24 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.022 ns; Loc. = LCCOMB_X8_Y13_N24; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~7 cpu_0:cpu|Add1~9 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.108 ns cpu_0:cpu\|Add1~11 6 COMB LCCOMB_X8_Y13_N26 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.108 ns; Loc. = LCCOMB_X8_Y13_N26; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~9 cpu_0:cpu|Add1~11 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.194 ns cpu_0:cpu\|Add1~13 7 COMB LCCOMB_X8_Y13_N28 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.194 ns; Loc. = LCCOMB_X8_Y13_N28; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~11 cpu_0:cpu|Add1~13 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 2.369 ns cpu_0:cpu\|Add1~15 8 COMB LCCOMB_X8_Y13_N30 2 " "Info: 8: + IC(0.000 ns) + CELL(0.175 ns) = 2.369 ns; Loc. = LCCOMB_X8_Y13_N30; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { cpu_0:cpu|Add1~13 cpu_0:cpu|Add1~15 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.455 ns cpu_0:cpu\|Add1~17 9 COMB LCCOMB_X8_Y12_N0 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.455 ns; Loc. = LCCOMB_X8_Y12_N0; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~15 cpu_0:cpu|Add1~17 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.541 ns cpu_0:cpu\|Add1~19 10 COMB LCCOMB_X8_Y12_N2 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.541 ns; Loc. = LCCOMB_X8_Y12_N2; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~17 cpu_0:cpu|Add1~19 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.627 ns cpu_0:cpu\|Add1~21 11 COMB LCCOMB_X8_Y12_N4 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.627 ns; Loc. = LCCOMB_X8_Y12_N4; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~19 cpu_0:cpu|Add1~21 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.713 ns cpu_0:cpu\|Add1~23 12 COMB LCCOMB_X8_Y12_N6 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.713 ns; Loc. = LCCOMB_X8_Y12_N6; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~21 cpu_0:cpu|Add1~23 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.799 ns cpu_0:cpu\|Add1~25 13 COMB LCCOMB_X8_Y12_N8 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.799 ns; Loc. = LCCOMB_X8_Y12_N8; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~23 cpu_0:cpu|Add1~25 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.885 ns cpu_0:cpu\|Add1~27 14 COMB LCCOMB_X8_Y12_N10 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.885 ns; Loc. = LCCOMB_X8_Y12_N10; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~25 cpu_0:cpu|Add1~27 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.971 ns cpu_0:cpu\|Add1~29 15 COMB LCCOMB_X8_Y12_N12 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.971 ns; Loc. = LCCOMB_X8_Y12_N12; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~27 cpu_0:cpu|Add1~29 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.161 ns cpu_0:cpu\|Add1~31 16 COMB LCCOMB_X8_Y12_N14 2 " "Info: 16: + IC(0.000 ns) + CELL(0.190 ns) = 3.161 ns; Loc. = LCCOMB_X8_Y12_N14; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { cpu_0:cpu|Add1~29 cpu_0:cpu|Add1~31 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.247 ns cpu_0:cpu\|Add1~33 17 COMB LCCOMB_X8_Y12_N16 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 3.247 ns; Loc. = LCCOMB_X8_Y12_N16; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~31 cpu_0:cpu|Add1~33 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.333 ns cpu_0:cpu\|Add1~35 18 COMB LCCOMB_X8_Y12_N18 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 3.333 ns; Loc. = LCCOMB_X8_Y12_N18; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~33 cpu_0:cpu|Add1~35 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.419 ns cpu_0:cpu\|Add1~37 19 COMB LCCOMB_X8_Y12_N20 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.419 ns; Loc. = LCCOMB_X8_Y12_N20; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~35 cpu_0:cpu|Add1~37 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.505 ns cpu_0:cpu\|Add1~39 20 COMB LCCOMB_X8_Y12_N22 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 3.505 ns; Loc. = LCCOMB_X8_Y12_N22; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~37 cpu_0:cpu|Add1~39 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.591 ns cpu_0:cpu\|Add1~41 21 COMB LCCOMB_X8_Y12_N24 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 3.591 ns; Loc. = LCCOMB_X8_Y12_N24; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~39 cpu_0:cpu|Add1~41 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.677 ns cpu_0:cpu\|Add1~43 22 COMB LCCOMB_X8_Y12_N26 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 3.677 ns; Loc. = LCCOMB_X8_Y12_N26; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~41 cpu_0:cpu|Add1~43 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.763 ns cpu_0:cpu\|Add1~45 23 COMB LCCOMB_X8_Y12_N28 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.763 ns; Loc. = LCCOMB_X8_Y12_N28; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~43 cpu_0:cpu|Add1~45 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 3.938 ns cpu_0:cpu\|Add1~47 24 COMB LCCOMB_X8_Y12_N30 2 " "Info: 24: + IC(0.000 ns) + CELL(0.175 ns) = 3.938 ns; Loc. = LCCOMB_X8_Y12_N30; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { cpu_0:cpu|Add1~45 cpu_0:cpu|Add1~47 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.024 ns cpu_0:cpu\|Add1~49 25 COMB LCCOMB_X8_Y11_N0 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 4.024 ns; Loc. = LCCOMB_X8_Y11_N0; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~47 cpu_0:cpu|Add1~49 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.110 ns cpu_0:cpu\|Add1~51 26 COMB LCCOMB_X8_Y11_N2 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 4.110 ns; Loc. = LCCOMB_X8_Y11_N2; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~49 cpu_0:cpu|Add1~51 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.196 ns cpu_0:cpu\|Add1~53 27 COMB LCCOMB_X8_Y11_N4 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 4.196 ns; Loc. = LCCOMB_X8_Y11_N4; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~51 cpu_0:cpu|Add1~53 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.282 ns cpu_0:cpu\|Add1~55 28 COMB LCCOMB_X8_Y11_N6 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 4.282 ns; Loc. = LCCOMB_X8_Y11_N6; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~53 cpu_0:cpu|Add1~55 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.788 ns cpu_0:cpu\|Add1~56 29 COMB LCCOMB_X8_Y11_N8 1 " "Info: 29: + IC(0.000 ns) + CELL(0.506 ns) = 4.788 ns; Loc. = LCCOMB_X8_Y11_N8; Fanout = 1; COMB Node = 'cpu_0:cpu\|Add1~56'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { cpu_0:cpu|Add1~55 cpu_0:cpu|Add1~56 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.206 ns) 5.659 ns cpu_0:cpu\|E_alu_result\[28\]~45 30 COMB LCCOMB_X9_Y11_N30 1 " "Info: 30: + IC(0.665 ns) + CELL(0.206 ns) = 5.659 ns; Loc. = LCCOMB_X9_Y11_N30; Fanout = 1; COMB Node = 'cpu_0:cpu\|E_alu_result\[28\]~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.871 ns" { cpu_0:cpu|Add1~56 cpu_0:cpu|E_alu_result[28]~45 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 3258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.370 ns) 7.143 ns cpu_0:cpu\|E_alu_result\[28\]~76 31 COMB LCCOMB_X10_Y9_N4 1 " "Info: 31: + IC(1.114 ns) + CELL(0.370 ns) = 7.143 ns; Loc. = LCCOMB_X10_Y9_N4; Fanout = 1; COMB Node = 'cpu_0:cpu\|E_alu_result\[28\]~76'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { cpu_0:cpu|E_alu_result[28]~45 cpu_0:cpu|E_alu_result[28]~76 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 3258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.251 ns cpu_0:cpu\|W_alu_result\[28\] 32 REG LCFF_X10_Y9_N5 1 " "Info: 32: + IC(0.000 ns) + CELL(0.108 ns) = 7.251 ns; Loc. = LCFF_X10_Y9_N5; Fanout = 1; REG Node = 'cpu_0:cpu\|W_alu_result\[28\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { cpu_0:cpu|E_alu_result[28]~76 cpu_0:cpu|W_alu_result[28] } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4496 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.329 ns ( 59.70 % ) " "Info: Total cell delay = 4.329 ns ( 59.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.922 ns ( 40.30 % ) " "Info: Total interconnect delay = 2.922 ns ( 40.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.251 ns" { cpu_0:cpu|E_src2[1] cpu_0:cpu|Add1~3 cpu_0:cpu|Add1~5 cpu_0:cpu|Add1~7 cpu_0:cpu|Add1~9 cpu_0:cpu|Add1~11 cpu_0:cpu|Add1~13 cpu_0:cpu|Add1~15 cpu_0:cpu|Add1~17 cpu_0:cpu|Add1~19 cpu_0:cpu|Add1~21 cpu_0:cpu|Add1~23 cpu_0:cpu|Add1~25 cpu_0:cpu|Add1~27 cpu_0:cpu|Add1~29 cpu_0:cpu|Add1~31 cpu_0:cpu|Add1~33 cpu_0:cpu|Add1~35 cpu_0:cpu|Add1~37 cpu_0:cpu|Add1~39 cpu_0:cpu|Add1~41 cpu_0:cpu|Add1~43 cpu_0:cpu|Add1~45 cpu_0:cpu|Add1~47 cpu_0:cpu|Add1~49 cpu_0:cpu|Add1~51 cpu_0:cpu|Add1~53 cpu_0:cpu|Add1~55 cpu_0:cpu|Add1~56 cpu_0:cpu|E_alu_result[28]~45 cpu_0:cpu|E_alu_result[28]~76 cpu_0:cpu|W_alu_result[28] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.251 ns" { cpu_0:cpu|E_src2[1] {} cpu_0:cpu|Add1~3 {} cpu_0:cpu|Add1~5 {} cpu_0:cpu|Add1~7 {} cpu_0:cpu|Add1~9 {} cpu_0:cpu|Add1~11 {} cpu_0:cpu|Add1~13 {} cpu_0:cpu|Add1~15 {} cpu_0:cpu|Add1~17 {} cpu_0:cpu|Add1~19 {} cpu_0:cpu|Add1~21 {} cpu_0:cpu|Add1~23 {} cpu_0:cpu|Add1~25 {} cpu_0:cpu|Add1~27 {} cpu_0:cpu|Add1~29 {} cpu_0:cpu|Add1~31 {} cpu_0:cpu|Add1~33 {} cpu_0:cpu|Add1~35 {} cpu_0:cpu|Add1~37 {} cpu_0:cpu|Add1~39 {} cpu_0:cpu|Add1~41 {} cpu_0:cpu|Add1~43 {} cpu_0:cpu|Add1~45 {} cpu_0:cpu|Add1~47 {} cpu_0:cpu|Add1~49 {} cpu_0:cpu|Add1~51 {} cpu_0:cpu|Add1~53 {} cpu_0:cpu|Add1~55 {} cpu_0:cpu|Add1~56 {} cpu_0:cpu|E_alu_result[28]~45 {} cpu_0:cpu|E_alu_result[28]~76 {} cpu_0:cpu|W_alu_result[28] {} } { 0.000ns 1.143ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.665ns 1.114ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.023 ns - Smallest " "Info: - Smallest clock skew is -0.023 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.780 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "qlab5.v" "" { Text "E:/study/Labs/Verify/qlab59/qlab5.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns clk~clkctrl 2 COMB CLKCTRL_G2 920 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 920; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "qlab5.v" "" { Text "E:/study/Labs/Verify/qlab59/qlab5.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.666 ns) 2.780 ns cpu_0:cpu\|W_alu_result\[28\] 3 REG LCFF_X10_Y9_N5 1 " "Info: 3: + IC(0.831 ns) + CELL(0.666 ns) = 2.780 ns; Loc. = LCFF_X10_Y9_N5; Fanout = 1; REG Node = 'cpu_0:cpu\|W_alu_result\[28\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { clk~clkctrl cpu_0:cpu|W_alu_result[28] } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4496 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.96 % ) " "Info: Total cell delay = 1.806 ns ( 64.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 35.04 % ) " "Info: Total interconnect delay = 0.974 ns ( 35.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { clk clk~clkctrl cpu_0:cpu|W_alu_result[28] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.780 ns" { clk {} clk~combout {} clk~clkctrl {} cpu_0:cpu|W_alu_result[28] {} } { 0.000ns 0.000ns 0.143ns 0.831ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.803 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "qlab5.v" "" { Text "E:/study/Labs/Verify/qlab59/qlab5.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns clk~clkctrl 2 COMB CLKCTRL_G2 920 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 920; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "qlab5.v" "" { Text "E:/study/Labs/Verify/qlab59/qlab5.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.666 ns) 2.803 ns cpu_0:cpu\|E_src2\[1\] 3 REG LCFF_X9_Y13_N1 6 " "Info: 3: + IC(0.854 ns) + CELL(0.666 ns) = 2.803 ns; Loc. = LCFF_X9_Y13_N1; Fanout = 6; REG Node = 'cpu_0:cpu\|E_src2\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { clk~clkctrl cpu_0:cpu|E_src2[1] } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.43 % ) " "Info: Total cell delay = 1.806 ns ( 64.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 35.57 % ) " "Info: Total interconnect delay = 0.997 ns ( 35.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.803 ns" { clk clk~clkctrl cpu_0:cpu|E_src2[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.803 ns" { clk {} clk~combout {} clk~clkctrl {} cpu_0:cpu|E_src2[1] {} } { 0.000ns 0.000ns 0.143ns 0.854ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { clk clk~clkctrl cpu_0:cpu|W_alu_result[28] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.780 ns" { clk {} clk~combout {} clk~clkctrl {} cpu_0:cpu|W_alu_result[28] {} } { 0.000ns 0.000ns 0.143ns 0.831ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.803 ns" { clk clk~clkctrl cpu_0:cpu|E_src2[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.803 ns" { clk {} clk~combout {} clk~clkctrl {} cpu_0:cpu|E_src2[1] {} } { 0.000ns 0.000ns 0.143ns 0.854ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4226 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4496 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.251 ns" { cpu_0:cpu|E_src2[1] cpu_0:cpu|Add1~3 cpu_0:cpu|Add1~5 cpu_0:cpu|Add1~7 cpu_0:cpu|Add1~9 cpu_0:cpu|Add1~11 cpu_0:cpu|Add1~13 cpu_0:cpu|Add1~15 cpu_0:cpu|Add1~17 cpu_0:cpu|Add1~19 cpu_0:cpu|Add1~21 cpu_0:cpu|Add1~23 cpu_0:cpu|Add1~25 cpu_0:cpu|Add1~27 cpu_0:cpu|Add1~29 cpu_0:cpu|Add1~31 cpu_0:cpu|Add1~33 cpu_0:cpu|Add1~35 cpu_0:cpu|Add1~37 cpu_0:cpu|Add1~39 cpu_0:cpu|Add1~41 cpu_0:cpu|Add1~43 cpu_0:cpu|Add1~45 cpu_0:cpu|Add1~47 cpu_0:cpu|Add1~49 cpu_0:cpu|Add1~51 cpu_0:cpu|Add1~53 cpu_0:cpu|Add1~55 cpu_0:cpu|Add1~56 cpu_0:cpu|E_alu_result[28]~45 cpu_0:cpu|E_alu_result[28]~76 cpu_0:cpu|W_alu_result[28] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.251 ns" { cpu_0:cpu|E_src2[1] {} cpu_0:cpu|Add1~3 {} cpu_0:cpu|Add1~5 {} cpu_0:cpu|Add1~7 {} cpu_0:cpu|Add1~9 {} cpu_0:cpu|Add1~11 {} cpu_0:cpu|Add1~13 {} cpu_0:cpu|Add1~15 {} cpu_0:cpu|Add1~17 {} cpu_0:cpu|Add1~19 {} cpu_0:cpu|Add1~21 {} cpu_0:cpu|Add1~23 {} cpu_0:cpu|Add1~25 {} cpu_0:cpu|Add1~27 {} cpu_0:cpu|Add1~29 {} cpu_0:cpu|Add1~31 {} cpu_0:cpu|Add1~33 {} cpu_0:cpu|Add1~35 {} cpu_0:cpu|Add1~37 {} cpu_0:cpu|Add1~39 {} cpu_0:cpu|Add1~41 {} cpu_0:cpu|Add1~43 {} cpu_0:cpu|Add1~45 {} cpu_0:cpu|Add1~47 {} cpu_0:cpu|Add1~49 {} cpu_0:cpu|Add1~51 {} cpu_0:cpu|Add1~53 {} cpu_0:cpu|Add1~55 {} cpu_0:cpu|Add1~56 {} cpu_0:cpu|E_alu_result[28]~45 {} cpu_0:cpu|E_alu_result[28]~76 {} cpu_0:cpu|W_alu_result[28] {} } { 0.000ns 1.143ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.665ns 1.114ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.370ns 0.108ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { clk clk~clkctrl cpu_0:cpu|W_alu_result[28] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.780 ns" { clk {} clk~combout {} clk~clkctrl {} cpu_0:cpu|W_alu_result[28] {} } { 0.000ns 0.000ns 0.143ns 0.831ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.803 ns" { clk clk~clkctrl cpu_0:cpu|E_src2[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.803 ns" { clk {} clk~combout {} clk~clkctrl {} cpu_0:cpu|E_src2[1] {} } { 0.000ns 0.000ns 0.143ns 0.854ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "cpu_0:cpu\|cpu_0_rf_module:cpu_0_rf\|altsyncram:the_altsyncram\|altsyncram_1l22:auto_generated\|ram_block1a0~porta_address_reg4 reset_n clk 3.556 ns memory " "Info: tsu for memory \"cpu_0:cpu\|cpu_0_rf_module:cpu_0_rf\|altsyncram:the_altsyncram\|altsyncram_1l22:auto_generated\|ram_block1a0~porta_address_reg4\" (data pin = \"reset_n\", clock pin = \"clk\") is 3.556 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.408 ns + Longest pin memory " "Info: + Longest pin to memory delay is 6.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns reset_n 1 PIN PIN_24 4 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; PIN Node = 'reset_n'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "qlab5.v" "" { Text "E:/study/Labs/Verify/qlab59/qlab5.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(0.589 ns) 3.248 ns cpu_0:cpu\|W_rf_wren_a 2 COMB LCCOMB_X12_Y10_N10 7 " "Info: 2: + IC(1.529 ns) + CELL(0.589 ns) = 3.248 ns; Loc. = LCCOMB_X12_Y10_N10; Fanout = 7; COMB Node = 'cpu_0:cpu\|W_rf_wren_a'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.118 ns" { reset_n cpu_0:cpu|W_rf_wren_a } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 3577 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.624 ns) 4.984 ns cpu_0:cpu\|comb~5 3 COMB LCCOMB_X12_Y12_N2 2 " "Info: 3: + IC(1.112 ns) + CELL(0.624 ns) = 4.984 ns; Loc. = LCCOMB_X12_Y12_N2; Fanout = 2; COMB Node = 'cpu_0:cpu\|comb~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.736 ns" { cpu_0:cpu|W_rf_wren_a cpu_0:cpu|comb~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.176 ns) 6.408 ns cpu_0:cpu\|cpu_0_rf_module:cpu_0_rf\|altsyncram:the_altsyncram\|altsyncram_1l22:auto_generated\|ram_block1a0~porta_address_reg4 4 MEM M4K_X11_Y11 18 " "Info: 4: + IC(1.248 ns) + CELL(0.176 ns) = 6.408 ns; Loc. = M4K_X11_Y11; Fanout = 18; MEM Node = 'cpu_0:cpu\|cpu_0_rf_module:cpu_0_rf\|altsyncram:the_altsyncram\|altsyncram_1l22:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.424 ns" { cpu_0:cpu|comb~5 cpu_0:cpu|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_1l22.tdf" "" { Text "E:/study/Labs/Verify/qlab59/db/altsyncram_1l22.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.519 ns ( 39.31 % ) " "Info: Total cell delay = 2.519 ns ( 39.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.889 ns ( 60.69 % ) " "Info: Total interconnect delay = 3.889 ns ( 60.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.408 ns" { reset_n cpu_0:cpu|W_rf_wren_a cpu_0:cpu|comb~5 cpu_0:cpu|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.408 ns" { reset_n {} reset_n~combout {} cpu_0:cpu|W_rf_wren_a {} cpu_0:cpu|comb~5 {} cpu_0:cpu|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 1.529ns 1.112ns 1.248ns } { 0.000ns 1.130ns 0.589ns 0.624ns 0.176ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_1l22.tdf" "" { Text "E:/study/Labs/Verify/qlab59/db/altsyncram_1l22.tdf" 43 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.898 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 2.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "qlab5.v" "" { Text "E:/study/Labs/Verify/qlab59/qlab5.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns clk~clkctrl 2 COMB CLKCTRL_G2 920 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 920; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "qlab5.v" "" { Text "E:/study/Labs/Verify/qlab59/qlab5.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.835 ns) 2.898 ns cpu_0:cpu\|cpu_0_rf_module:cpu_0_rf\|altsyncram:the_altsyncram\|altsyncram_1l22:auto_generated\|ram_block1a0~porta_address_reg4 3 MEM M4K_X11_Y11 18 " "Info: 3: + IC(0.780 ns) + CELL(0.835 ns) = 2.898 ns; Loc. = M4K_X11_Y11; Fanout = 18; MEM Node = 'cpu_0:cpu\|cpu_0_rf_module:cpu_0_rf\|altsyncram:the_altsyncram\|altsyncram_1l22:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { clk~clkctrl cpu_0:cpu|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_1l22.tdf" "" { Text "E:/study/Labs/Verify/qlab59/db/altsyncram_1l22.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.975 ns ( 68.15 % ) " "Info: Total cell delay = 1.975 ns ( 68.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.923 ns ( 31.85 % ) " "Info: Total interconnect delay = 0.923 ns ( 31.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.898 ns" { clk clk~clkctrl cpu_0:cpu|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.898 ns" { clk {} clk~combout {} clk~clkctrl {} cpu_0:cpu|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 0.143ns 0.780ns } { 0.000ns 1.140ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.408 ns" { reset_n cpu_0:cpu|W_rf_wren_a cpu_0:cpu|comb~5 cpu_0:cpu|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.408 ns" { reset_n {} reset_n~combout {} cpu_0:cpu|W_rf_wren_a {} cpu_0:cpu|comb~5 {} cpu_0:cpu|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 1.529ns 1.112ns 1.248ns } { 0.000ns 1.130ns 0.589ns 0.624ns 0.176ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.898 ns" { clk clk~clkctrl cpu_0:cpu|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.898 ns" { clk {} clk~combout {} clk~clkctrl {} cpu_0:cpu|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 0.143ns 0.780ns } { 0.000ns 1.140ns 0.000ns 0.835ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 3.106 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 3.106 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.106 ns) 3.106 ns altera_reserved_tdo 2 PIN PIN_16 0 " "Info: 2: + IC(0.000 ns) + CELL(3.106 ns) = 3.106 ns; Loc. = PIN_16; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.106 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.106 ns ( 100.00 % ) " "Info: Total cell delay = 3.106 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.106 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.106 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 3.106ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:auto_hub\|irsr_reg\[4\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 2.464 ns register " "Info: th for register \"sld_hub:auto_hub\|irsr_reg\[4\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 2.464 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.322 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.322 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.812 ns) + CELL(0.000 ns) 3.812 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 108 " "Info: 2: + IC(3.812 ns) + CELL(0.000 ns) = 3.812 ns; Loc. = CLKCTRL_G3; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.812 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.666 ns) 5.322 ns sld_hub:auto_hub\|irsr_reg\[4\] 3 REG LCFF_X20_Y9_N9 16 " "Info: 3: + IC(0.844 ns) + CELL(0.666 ns) = 5.322 ns; Loc. = LCFF_X20_Y9_N9; Fanout = 16; REG Node = 'sld_hub:auto_hub\|irsr_reg\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[4] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.51 % ) " "Info: Total cell delay = 0.666 ns ( 12.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.656 ns ( 87.49 % ) " "Info: Total interconnect delay = 4.656 ns ( 87.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.322 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.322 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[4] {} } { 0.000ns 3.812ns 0.844ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.164 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y7_N0 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 9; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.850 ns) + CELL(0.206 ns) 3.056 ns sld_hub:auto_hub\|irsr_reg\[4\]~0 2 COMB LCCOMB_X20_Y9_N8 1 " "Info: 2: + IC(2.850 ns) + CELL(0.206 ns) = 3.056 ns; Loc. = LCCOMB_X20_Y9_N8; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|irsr_reg\[4\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { altera_internal_jtag~TDIUTAP sld_hub:auto_hub|irsr_reg[4]~0 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.164 ns sld_hub:auto_hub\|irsr_reg\[4\] 3 REG LCFF_X20_Y9_N9 16 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.164 ns; Loc. = LCFF_X20_Y9_N9; Fanout = 16; REG Node = 'sld_hub:auto_hub\|irsr_reg\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:auto_hub|irsr_reg[4]~0 sld_hub:auto_hub|irsr_reg[4] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 9.92 % ) " "Info: Total cell delay = 0.314 ns ( 9.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.850 ns ( 90.08 % ) " "Info: Total interconnect delay = 2.850 ns ( 90.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.164 ns" { altera_internal_jtag~TDIUTAP sld_hub:auto_hub|irsr_reg[4]~0 sld_hub:auto_hub|irsr_reg[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.164 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:auto_hub|irsr_reg[4]~0 {} sld_hub:auto_hub|irsr_reg[4] {} } { 0.000ns 2.850ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.322 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.322 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[4] {} } { 0.000ns 3.812ns 0.844ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.164 ns" { altera_internal_jtag~TDIUTAP sld_hub:auto_hub|irsr_reg[4]~0 sld_hub:auto_hub|irsr_reg[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.164 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:auto_hub|irsr_reg[4]~0 {} sld_hub:auto_hub|irsr_reg[4] {} } { 0.000ns 2.850ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 03 01:56:18 2020 " "Info: Processing ended: Tue Mar 03 01:56:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
