--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml game.twx game.ncd -o game.twr game.pcf -ucf Nexys3.ucf

Design file:              game.ncd
Physical constraint file: game.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 336 paths analyzed, 75 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.270ns.
--------------------------------------------------------------------------------

Paths for end point vga_module/CounterX_6 (SLICE_X15Y13.C1), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_module/CounterX_1 (FF)
  Destination:          vga_module/CounterX_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.227ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.152 - 0.160)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_module/CounterX_1 to vga_module/CounterX_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y12.BQ      Tcko                  0.391   vga_module/CounterX<3>
                                                       vga_module/CounterX_1
    SLICE_X11Y12.B1      net (fanout=3)        0.825   vga_module/CounterX<1>
    SLICE_X11Y12.B       Tilo                  0.259   vga_module/CounterY<0>
                                                       vga_module/CounterXmaxed<9>_SW0
    SLICE_X13Y13.C4      net (fanout=5)        0.529   N6
    SLICE_X13Y13.C       Tilo                  0.259   vga_module/vga_HS
                                                       vga_module/CounterXmaxed<9>
    SLICE_X15Y13.C1      net (fanout=10)       0.642   vga_module/CounterXmaxed
    SLICE_X15Y13.CLK     Tas                   0.322   vga_module/CounterX<7>
                                                       vga_module/CounterX_6_rstpot
                                                       vga_module/CounterX_6
    -------------------------------------------------  ---------------------------
    Total                                      3.227ns (1.231ns logic, 1.996ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_module/CounterX_5 (FF)
  Destination:          vga_module/CounterX_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.182ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_module/CounterX_5 to vga_module/CounterX_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y13.BQ      Tcko                  0.391   vga_module/CounterX<7>
                                                       vga_module/CounterX_5
    SLICE_X11Y12.B4      net (fanout=5)        0.780   vga_module/CounterX<5>
    SLICE_X11Y12.B       Tilo                  0.259   vga_module/CounterY<0>
                                                       vga_module/CounterXmaxed<9>_SW0
    SLICE_X13Y13.C4      net (fanout=5)        0.529   N6
    SLICE_X13Y13.C       Tilo                  0.259   vga_module/vga_HS
                                                       vga_module/CounterXmaxed<9>
    SLICE_X15Y13.C1      net (fanout=10)       0.642   vga_module/CounterXmaxed
    SLICE_X15Y13.CLK     Tas                   0.322   vga_module/CounterX<7>
                                                       vga_module/CounterX_6_rstpot
                                                       vga_module/CounterX_6
    -------------------------------------------------  ---------------------------
    Total                                      3.182ns (1.231ns logic, 1.951ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_module/CounterX_2 (FF)
  Destination:          vga_module/CounterX_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.078ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.152 - 0.160)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_module/CounterX_2 to vga_module/CounterX_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y12.CQ      Tcko                  0.391   vga_module/CounterX<3>
                                                       vga_module/CounterX_2
    SLICE_X11Y12.B2      net (fanout=3)        0.676   vga_module/CounterX<2>
    SLICE_X11Y12.B       Tilo                  0.259   vga_module/CounterY<0>
                                                       vga_module/CounterXmaxed<9>_SW0
    SLICE_X13Y13.C4      net (fanout=5)        0.529   N6
    SLICE_X13Y13.C       Tilo                  0.259   vga_module/vga_HS
                                                       vga_module/CounterXmaxed<9>
    SLICE_X15Y13.C1      net (fanout=10)       0.642   vga_module/CounterXmaxed
    SLICE_X15Y13.CLK     Tas                   0.322   vga_module/CounterX<7>
                                                       vga_module/CounterX_6_rstpot
                                                       vga_module/CounterX_6
    -------------------------------------------------  ---------------------------
    Total                                      3.078ns (1.231ns logic, 1.847ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Paths for end point vga_module/CounterX_1 (SLICE_X15Y12.B4), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_module/CounterX_1 (FF)
  Destination:          vga_module/CounterX_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.157ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_module/CounterX_1 to vga_module/CounterX_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y12.BQ      Tcko                  0.391   vga_module/CounterX<3>
                                                       vga_module/CounterX_1
    SLICE_X11Y12.B1      net (fanout=3)        0.825   vga_module/CounterX<1>
    SLICE_X11Y12.B       Tilo                  0.259   vga_module/CounterY<0>
                                                       vga_module/CounterXmaxed<9>_SW0
    SLICE_X13Y13.C4      net (fanout=5)        0.529   N6
    SLICE_X13Y13.C       Tilo                  0.259   vga_module/vga_HS
                                                       vga_module/CounterXmaxed<9>
    SLICE_X15Y12.B4      net (fanout=10)       0.572   vga_module/CounterXmaxed
    SLICE_X15Y12.CLK     Tas                   0.322   vga_module/CounterX<3>
                                                       vga_module/CounterX_1_rstpot
                                                       vga_module/CounterX_1
    -------------------------------------------------  ---------------------------
    Total                                      3.157ns (1.231ns logic, 1.926ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_module/CounterX_5 (FF)
  Destination:          vga_module/CounterX_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.112ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.151 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_module/CounterX_5 to vga_module/CounterX_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y13.BQ      Tcko                  0.391   vga_module/CounterX<7>
                                                       vga_module/CounterX_5
    SLICE_X11Y12.B4      net (fanout=5)        0.780   vga_module/CounterX<5>
    SLICE_X11Y12.B       Tilo                  0.259   vga_module/CounterY<0>
                                                       vga_module/CounterXmaxed<9>_SW0
    SLICE_X13Y13.C4      net (fanout=5)        0.529   N6
    SLICE_X13Y13.C       Tilo                  0.259   vga_module/vga_HS
                                                       vga_module/CounterXmaxed<9>
    SLICE_X15Y12.B4      net (fanout=10)       0.572   vga_module/CounterXmaxed
    SLICE_X15Y12.CLK     Tas                   0.322   vga_module/CounterX<3>
                                                       vga_module/CounterX_1_rstpot
                                                       vga_module/CounterX_1
    -------------------------------------------------  ---------------------------
    Total                                      3.112ns (1.231ns logic, 1.881ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_module/CounterX_2 (FF)
  Destination:          vga_module/CounterX_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.008ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_module/CounterX_2 to vga_module/CounterX_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y12.CQ      Tcko                  0.391   vga_module/CounterX<3>
                                                       vga_module/CounterX_2
    SLICE_X11Y12.B2      net (fanout=3)        0.676   vga_module/CounterX<2>
    SLICE_X11Y12.B       Tilo                  0.259   vga_module/CounterY<0>
                                                       vga_module/CounterXmaxed<9>_SW0
    SLICE_X13Y13.C4      net (fanout=5)        0.529   N6
    SLICE_X13Y13.C       Tilo                  0.259   vga_module/vga_HS
                                                       vga_module/CounterXmaxed<9>
    SLICE_X15Y12.B4      net (fanout=10)       0.572   vga_module/CounterXmaxed
    SLICE_X15Y12.CLK     Tas                   0.322   vga_module/CounterX<3>
                                                       vga_module/CounterX_1_rstpot
                                                       vga_module/CounterX_1
    -------------------------------------------------  ---------------------------
    Total                                      3.008ns (1.231ns logic, 1.777ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point vga_module/CounterX_5 (SLICE_X15Y13.B3), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_module/CounterX_1 (FF)
  Destination:          vga_module/CounterX_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.107ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.152 - 0.160)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_module/CounterX_1 to vga_module/CounterX_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y12.BQ      Tcko                  0.391   vga_module/CounterX<3>
                                                       vga_module/CounterX_1
    SLICE_X11Y12.B1      net (fanout=3)        0.825   vga_module/CounterX<1>
    SLICE_X11Y12.B       Tilo                  0.259   vga_module/CounterY<0>
                                                       vga_module/CounterXmaxed<9>_SW0
    SLICE_X13Y13.C4      net (fanout=5)        0.529   N6
    SLICE_X13Y13.C       Tilo                  0.259   vga_module/vga_HS
                                                       vga_module/CounterXmaxed<9>
    SLICE_X15Y13.B3      net (fanout=10)       0.522   vga_module/CounterXmaxed
    SLICE_X15Y13.CLK     Tas                   0.322   vga_module/CounterX<7>
                                                       vga_module/CounterX_5_rstpot
                                                       vga_module/CounterX_5
    -------------------------------------------------  ---------------------------
    Total                                      3.107ns (1.231ns logic, 1.876ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_module/CounterX_5 (FF)
  Destination:          vga_module/CounterX_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.062ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_module/CounterX_5 to vga_module/CounterX_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y13.BQ      Tcko                  0.391   vga_module/CounterX<7>
                                                       vga_module/CounterX_5
    SLICE_X11Y12.B4      net (fanout=5)        0.780   vga_module/CounterX<5>
    SLICE_X11Y12.B       Tilo                  0.259   vga_module/CounterY<0>
                                                       vga_module/CounterXmaxed<9>_SW0
    SLICE_X13Y13.C4      net (fanout=5)        0.529   N6
    SLICE_X13Y13.C       Tilo                  0.259   vga_module/vga_HS
                                                       vga_module/CounterXmaxed<9>
    SLICE_X15Y13.B3      net (fanout=10)       0.522   vga_module/CounterXmaxed
    SLICE_X15Y13.CLK     Tas                   0.322   vga_module/CounterX<7>
                                                       vga_module/CounterX_5_rstpot
                                                       vga_module/CounterX_5
    -------------------------------------------------  ---------------------------
    Total                                      3.062ns (1.231ns logic, 1.831ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_module/CounterX_2 (FF)
  Destination:          vga_module/CounterX_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.958ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.152 - 0.160)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_module/CounterX_2 to vga_module/CounterX_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y12.CQ      Tcko                  0.391   vga_module/CounterX<3>
                                                       vga_module/CounterX_2
    SLICE_X11Y12.B2      net (fanout=3)        0.676   vga_module/CounterX<2>
    SLICE_X11Y12.B       Tilo                  0.259   vga_module/CounterY<0>
                                                       vga_module/CounterXmaxed<9>_SW0
    SLICE_X13Y13.C4      net (fanout=5)        0.529   N6
    SLICE_X13Y13.C       Tilo                  0.259   vga_module/vga_HS
                                                       vga_module/CounterXmaxed<9>
    SLICE_X15Y13.B3      net (fanout=10)       0.522   vga_module/CounterXmaxed
    SLICE_X15Y13.CLK     Tas                   0.322   vga_module/CounterX<7>
                                                       vga_module/CounterX_5_rstpot
                                                       vga_module/CounterX_5
    -------------------------------------------------  ---------------------------
    Total                                      2.958ns (1.231ns logic, 1.727ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point vga_module/CounterY_0 (SLICE_X11Y12.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_module/CounterY_0 (FF)
  Destination:          vga_module/CounterY_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga_module/CounterY_0 to vga_module/CounterY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.198   vga_module/CounterY<0>
                                                       vga_module/CounterY_0
    SLICE_X11Y12.A6      net (fanout=3)        0.031   vga_module/CounterY<0>
    SLICE_X11Y12.CLK     Tah         (-Th)    -0.215   vga_module/CounterY<0>
                                                       vga_module/CounterY_0_dpot
                                                       vga_module/CounterY_0
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Paths for end point vga_module/vga_HS (SLICE_X13Y13.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_module/CounterX_4 (FF)
  Destination:          vga_module/vga_HS (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.547ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.088 - 0.079)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga_module/CounterX_4 to vga_module/vga_HS
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y13.AQ      Tcko                  0.198   vga_module/CounterX<7>
                                                       vga_module/CounterX_4
    SLICE_X13Y13.D6      net (fanout=5)        0.134   vga_module/CounterX<4>
    SLICE_X13Y13.CLK     Tah         (-Th)    -0.215   vga_module/vga_HS
                                                       vga_module/GND_2_o_GND_2_o_equal_11_o<9>1
                                                       vga_module/vga_HS
    -------------------------------------------------  ---------------------------
    Total                                      0.547ns (0.413ns logic, 0.134ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Paths for end point vga_module/vga_HS (SLICE_X13Y13.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.555ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_module/CounterX_9 (FF)
  Destination:          vga_module/vga_HS (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.555ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga_module/CounterX_9 to vga_module/vga_HS
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.BQ      Tcko                  0.198   vga_module/vga_HS
                                                       vga_module/CounterX_9
    SLICE_X13Y13.D4      net (fanout=6)        0.142   vga_module/CounterX<9>
    SLICE_X13Y13.CLK     Tah         (-Th)    -0.215   vga_module/vga_HS
                                                       vga_module/GND_2_o_GND_2_o_equal_11_o<9>1
                                                       vga_module/vga_HS
    -------------------------------------------------  ---------------------------
    Total                                      0.555ns (0.413ns logic, 0.142ns route)
                                                       (74.4% logic, 25.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: vga_module/CounterY<8>/CLK
  Logical resource: vga_module/CounterY_9/CK
  Location pin: SLICE_X16Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: vga_module/CounterY<8>/CLK
  Logical resource: vga_module/CounterY_8/CK
  Location pin: SLICE_X16Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.270|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 336 paths, 0 nets, and 119 connections

Design statistics:
   Minimum period:   3.270ns{1}   (Maximum frequency: 305.810MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May 16 11:30:56 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 219 MB



