// Seed: 248712415
module module_0 #(
    parameter id_1  = 32'd36,
    parameter id_11 = 32'd57,
    parameter id_2  = 32'd58
);
  wire [ -1 'b0 : 1] _id_1;
  wire [id_1 : id_1] _id_2;
  wire [id_2 : id_1] id_3;
  assign id_1 = id_2;
  logic id_4;
  assign id_1 = id_1;
  assign id_1 = id_4;
  wire id_5;
  wire [1 : -1] id_6;
  wire id_7;
  parameter id_8 = 1;
  wire id_9, id_10, _id_11;
  wire id_12[id_1 : id_1];
  parameter id_13 = 1;
  id_14[{
    -1^id_11
  } : ""] (
      &1
  );
endmodule
module module_1 #(
    parameter id_22 = 32'd70
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16[id_22 :-1],
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    _id_22
);
  input wire _id_22;
  input wire id_21;
  output logic [7:0] id_20;
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  module_0 modCall_1 ();
  output logic [7:0] id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_20[-1'b0] = -1;
endmodule
