// Seed: 1916943336
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    output supply1 id_2,
    input tri id_3,
    output wand id_4,
    input wor id_5,
    input tri1 id_6,
    output wire id_7,
    input tri0 id_8,
    input wor id_9,
    inout supply0 id_10,
    input tri1 id_11,
    output supply0 id_12
);
  assign id_12 = id_1;
  assign id_2 = id_9 < 1'd0;
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    output tri1 id_2,
    input wand id_3,
    input tri0 id_4,
    input supply0 id_5,
    input wire id_6,
    output tri id_7,
    input wire id_8,
    input supply0 id_9,
    input tri0 id_10,
    input supply1 id_11,
    input tri id_12,
    input tri0 id_13,
    input tri id_14 id_21,
    output tri0 id_15,
    output logic id_16,
    input supply1 id_17,
    input tri0 id_18,
    input wand id_19
);
  wire id_22;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_2,
      id_19,
      id_21,
      id_19,
      id_4,
      id_7,
      id_17,
      id_13,
      id_21,
      id_8,
      id_2
  );
  wire id_23;
  logic [7:0] id_24;
  ;
  logic id_25;
  for (id_26 = -1'b0; id_19; id_16 = {id_13{-1 - id_24[1]}}) begin : LABEL_0
    assign id_16 = 1;
  end
  wire id_27;
  assign id_21 = 1;
  assign id_15 = id_3;
  assign id_2  = -1;
endmodule
