INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ip_repo/neural_acc_v1_0_project/neural_acc_v1_0_project.ip_user_files/ip/blk_mem_gen_7/sim/blk_mem_gen_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ip_repo/blk_mem_gen_6/sim/blk_mem_gen_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ip_repo/blk_mem_gen_5/sim/blk_mem_gen_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ip_repo/blk_mem_gen_4_1/sim/blk_mem_gen_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ip_repo/blk_mem_gen_3/sim/blk_mem_gen_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ip_repo/blk_mem_gen_2/sim/blk_mem_gen_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ip_repo/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ip_repo/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ip_repo/backend_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module backend_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ip_repo/frontend_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frontend_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ip_repo/neural_acc_1.0/hdl/neural_acc_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neural_acc_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ip_repo/neural_acc_1.0/hdl/neural_acc_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neural_acc_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ip_repo/neural_acc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neural_acc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ip_repo/neural_acc_v1_0_project/neural_acc_v1_0_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
