// Seed: 1782559309
module module_0 ();
  assign id_1 = id_1[1];
  wire id_3;
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    output logic id_2,
    input wand id_3,
    output supply0 id_4,
    output wor id_5,
    output tri1 id_6,
    input uwire id_7,
    output tri0 id_8,
    output uwire id_9,
    output tri id_10,
    output tri0 id_11,
    output wand id_12,
    input wire id_13,
    output uwire id_14
);
  initial begin
    if (id_7) id_2 <= id_7 & 1;
  end
  module_0();
endmodule
