
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//objdump_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402f20 <.init>:
  402f20:	stp	x29, x30, [sp, #-16]!
  402f24:	mov	x29, sp
  402f28:	bl	4038f0 <ferror@plt+0x60>
  402f2c:	ldp	x29, x30, [sp], #16
  402f30:	ret

Disassembly of section .plt:

0000000000402f40 <memcpy@plt-0x20>:
  402f40:	stp	x16, x30, [sp, #-16]!
  402f44:	adrp	x16, 47e000 <warn@@Base+0x30330>
  402f48:	ldr	x17, [x16, #4088]
  402f4c:	add	x16, x16, #0xff8
  402f50:	br	x17
  402f54:	nop
  402f58:	nop
  402f5c:	nop

0000000000402f60 <memcpy@plt>:
  402f60:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  402f64:	ldr	x17, [x16]
  402f68:	add	x16, x16, #0x0
  402f6c:	br	x17

0000000000402f70 <memmove@plt>:
  402f70:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  402f74:	ldr	x17, [x16, #8]
  402f78:	add	x16, x16, #0x8
  402f7c:	br	x17

0000000000402f80 <cplus_demangle_print@plt>:
  402f80:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  402f84:	ldr	x17, [x16, #16]
  402f88:	add	x16, x16, #0x10
  402f8c:	br	x17

0000000000402f90 <ngettext@plt>:
  402f90:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  402f94:	ldr	x17, [x16, #24]
  402f98:	add	x16, x16, #0x18
  402f9c:	br	x17

0000000000402fa0 <mkstemps@plt>:
  402fa0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  402fa4:	ldr	x17, [x16, #32]
  402fa8:	add	x16, x16, #0x20
  402fac:	br	x17

0000000000402fb0 <cplus_demangle_name_to_style@plt>:
  402fb0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  402fb4:	ldr	x17, [x16, #40]
  402fb8:	add	x16, x16, #0x28
  402fbc:	br	x17

0000000000402fc0 <strtoul@plt>:
  402fc0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  402fc4:	ldr	x17, [x16, #48]
  402fc8:	add	x16, x16, #0x30
  402fcc:	br	x17

0000000000402fd0 <strlen@plt>:
  402fd0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  402fd4:	ldr	x17, [x16, #56]
  402fd8:	add	x16, x16, #0x38
  402fdc:	br	x17

0000000000402fe0 <fputs@plt>:
  402fe0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  402fe4:	ldr	x17, [x16, #64]
  402fe8:	add	x16, x16, #0x40
  402fec:	br	x17

0000000000402ff0 <bfd_scan_vma@plt>:
  402ff0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  402ff4:	ldr	x17, [x16, #72]
  402ff8:	add	x16, x16, #0x48
  402ffc:	br	x17

0000000000403000 <exit@plt>:
  403000:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403004:	ldr	x17, [x16, #80]
  403008:	add	x16, x16, #0x50
  40300c:	br	x17

0000000000403010 <ctf_arc_open_by_name@plt>:
  403010:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403014:	ldr	x17, [x16, #88]
  403018:	add	x16, x16, #0x58
  40301c:	br	x17

0000000000403020 <strnlen@plt>:
  403020:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403024:	ldr	x17, [x16, #96]
  403028:	add	x16, x16, #0x60
  40302c:	br	x17

0000000000403030 <bfd_get_stab_name@plt>:
  403030:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403034:	ldr	x17, [x16, #104]
  403038:	add	x16, x16, #0x68
  40303c:	br	x17

0000000000403040 <ctf_archive_iter@plt>:
  403040:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403044:	ldr	x17, [x16, #112]
  403048:	add	x16, x16, #0x70
  40304c:	br	x17

0000000000403050 <bfd_arch_list@plt>:
  403050:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403054:	ldr	x17, [x16, #120]
  403058:	add	x16, x16, #0x78
  40305c:	br	x17

0000000000403060 <bfd_set_default_target@plt>:
  403060:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403064:	ldr	x17, [x16, #128]
  403068:	add	x16, x16, #0x80
  40306c:	br	x17

0000000000403070 <ctf_errno@plt>:
  403070:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403074:	ldr	x17, [x16, #136]
  403078:	add	x16, x16, #0x88
  40307c:	br	x17

0000000000403080 <ftell@plt>:
  403080:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403084:	ldr	x17, [x16, #144]
  403088:	add	x16, x16, #0x90
  40308c:	br	x17

0000000000403090 <sprintf@plt>:
  403090:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403094:	ldr	x17, [x16, #152]
  403098:	add	x16, x16, #0x98
  40309c:	br	x17

00000000004030a0 <putc@plt>:
  4030a0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4030a4:	ldr	x17, [x16, #160]
  4030a8:	add	x16, x16, #0xa0
  4030ac:	br	x17

00000000004030b0 <fputc@plt>:
  4030b0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4030b4:	ldr	x17, [x16, #168]
  4030b8:	add	x16, x16, #0xa8
  4030bc:	br	x17

00000000004030c0 <filename_cmp@plt>:
  4030c0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4030c4:	ldr	x17, [x16, #176]
  4030c8:	add	x16, x16, #0xb0
  4030cc:	br	x17

00000000004030d0 <cplus_demangle_set_style@plt>:
  4030d0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4030d4:	ldr	x17, [x16, #184]
  4030d8:	add	x16, x16, #0xb8
  4030dc:	br	x17

00000000004030e0 <qsort@plt>:
  4030e0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4030e4:	ldr	x17, [x16, #192]
  4030e8:	add	x16, x16, #0xc0
  4030ec:	br	x17

00000000004030f0 <ctime@plt>:
  4030f0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4030f4:	ldr	x17, [x16, #200]
  4030f8:	add	x16, x16, #0xc8
  4030fc:	br	x17

0000000000403100 <asprintf@plt>:
  403100:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403104:	ldr	x17, [x16, #208]
  403108:	add	x16, x16, #0xd0
  40310c:	br	x17

0000000000403110 <bfd_malloc_and_get_section@plt>:
  403110:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403114:	ldr	x17, [x16, #216]
  403118:	add	x16, x16, #0xd8
  40311c:	br	x17

0000000000403120 <bfd_openr@plt>:
  403120:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403124:	ldr	x17, [x16, #224]
  403128:	add	x16, x16, #0xe0
  40312c:	br	x17

0000000000403130 <lrealpath@plt>:
  403130:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403134:	ldr	x17, [x16, #232]
  403138:	add	x16, x16, #0xe8
  40313c:	br	x17

0000000000403140 <ctf_errmsg@plt>:
  403140:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403144:	ldr	x17, [x16, #240]
  403148:	add	x16, x16, #0xf0
  40314c:	br	x17

0000000000403150 <snprintf@plt>:
  403150:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403154:	ldr	x17, [x16, #248]
  403158:	add	x16, x16, #0xf8
  40315c:	br	x17

0000000000403160 <ctf_dump@plt>:
  403160:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403164:	ldr	x17, [x16, #256]
  403168:	add	x16, x16, #0x100
  40316c:	br	x17

0000000000403170 <bfd_get_section_contents@plt>:
  403170:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403174:	ldr	x17, [x16, #264]
  403178:	add	x16, x16, #0x108
  40317c:	br	x17

0000000000403180 <bfd_get_mtime@plt>:
  403180:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403184:	ldr	x17, [x16, #272]
  403188:	add	x16, x16, #0x110
  40318c:	br	x17

0000000000403190 <fclose@plt>:
  403190:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403194:	ldr	x17, [x16, #280]
  403198:	add	x16, x16, #0x118
  40319c:	br	x17

00000000004031a0 <atoi@plt>:
  4031a0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4031a4:	ldr	x17, [x16, #288]
  4031a8:	add	x16, x16, #0x120
  4031ac:	br	x17

00000000004031b0 <fopen@plt>:
  4031b0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4031b4:	ldr	x17, [x16, #296]
  4031b8:	add	x16, x16, #0x128
  4031bc:	br	x17

00000000004031c0 <malloc@plt>:
  4031c0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4031c4:	ldr	x17, [x16, #304]
  4031c8:	add	x16, x16, #0x130
  4031cc:	br	x17

00000000004031d0 <open@plt>:
  4031d0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4031d4:	ldr	x17, [x16, #312]
  4031d8:	add	x16, x16, #0x138
  4031dc:	br	x17

00000000004031e0 <xrealloc@plt>:
  4031e0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4031e4:	ldr	x17, [x16, #320]
  4031e8:	add	x16, x16, #0x140
  4031ec:	br	x17

00000000004031f0 <ctf_bfdopen_ctfsect@plt>:
  4031f0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4031f4:	ldr	x17, [x16, #328]
  4031f8:	add	x16, x16, #0x148
  4031fc:	br	x17

0000000000403200 <concat@plt>:
  403200:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403204:	ldr	x17, [x16, #336]
  403208:	add	x16, x16, #0x150
  40320c:	br	x17

0000000000403210 <strncmp@plt>:
  403210:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403214:	ldr	x17, [x16, #344]
  403218:	add	x16, x16, #0x158
  40321c:	br	x17

0000000000403220 <bindtextdomain@plt>:
  403220:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403224:	ldr	x17, [x16, #352]
  403228:	add	x16, x16, #0x160
  40322c:	br	x17

0000000000403230 <bfd_target_list@plt>:
  403230:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403234:	ldr	x17, [x16, #360]
  403238:	add	x16, x16, #0x168
  40323c:	br	x17

0000000000403240 <__libc_start_main@plt>:
  403240:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403244:	ldr	x17, [x16, #368]
  403248:	add	x16, x16, #0x170
  40324c:	br	x17

0000000000403250 <bfd_get_error@plt>:
  403250:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403254:	ldr	x17, [x16, #376]
  403258:	add	x16, x16, #0x178
  40325c:	br	x17

0000000000403260 <strcat@plt>:
  403260:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403264:	ldr	x17, [x16, #384]
  403268:	add	x16, x16, #0x180
  40326c:	br	x17

0000000000403270 <disassemble_init_for_target@plt>:
  403270:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403274:	ldr	x17, [x16, #392]
  403278:	add	x16, x16, #0x188
  40327c:	br	x17

0000000000403280 <memset@plt>:
  403280:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403284:	ldr	x17, [x16, #400]
  403288:	add	x16, x16, #0x190
  40328c:	br	x17

0000000000403290 <xmalloc@plt>:
  403290:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403294:	ldr	x17, [x16, #408]
  403298:	add	x16, x16, #0x198
  40329c:	br	x17

00000000004032a0 <bfd_set_error@plt>:
  4032a0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4032a4:	ldr	x17, [x16, #416]
  4032a8:	add	x16, x16, #0x1a0
  4032ac:	br	x17

00000000004032b0 <xmalloc_set_program_name@plt>:
  4032b0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4032b4:	ldr	x17, [x16, #424]
  4032b8:	add	x16, x16, #0x1a8
  4032bc:	br	x17

00000000004032c0 <xstrdup@plt>:
  4032c0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4032c4:	ldr	x17, [x16, #432]
  4032c8:	add	x16, x16, #0x1b0
  4032cc:	br	x17

00000000004032d0 <atof@plt>:
  4032d0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4032d4:	ldr	x17, [x16, #440]
  4032d8:	add	x16, x16, #0x1b8
  4032dc:	br	x17

00000000004032e0 <bfd_get_section_by_name@plt>:
  4032e0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4032e4:	ldr	x17, [x16, #448]
  4032e8:	add	x16, x16, #0x1c0
  4032ec:	br	x17

00000000004032f0 <calloc@plt>:
  4032f0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4032f4:	ldr	x17, [x16, #456]
  4032f8:	add	x16, x16, #0x1c8
  4032fc:	br	x17

0000000000403300 <bfd_get_arch_size@plt>:
  403300:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403304:	ldr	x17, [x16, #464]
  403308:	add	x16, x16, #0x1d0
  40330c:	br	x17

0000000000403310 <bfd_init@plt>:
  403310:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403314:	ldr	x17, [x16, #472]
  403318:	add	x16, x16, #0x1d8
  40331c:	br	x17

0000000000403320 <bfd_get_full_section_contents@plt>:
  403320:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403324:	ldr	x17, [x16, #480]
  403328:	add	x16, x16, #0x1e0
  40332c:	br	x17

0000000000403330 <lbasename@plt>:
  403330:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403334:	ldr	x17, [x16, #488]
  403338:	add	x16, x16, #0x1e8
  40333c:	br	x17

0000000000403340 <getpagesize@plt>:
  403340:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403344:	ldr	x17, [x16, #496]
  403348:	add	x16, x16, #0x1f0
  40334c:	br	x17

0000000000403350 <disassembler_usage@plt>:
  403350:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403354:	ldr	x17, [x16, #504]
  403358:	add	x16, x16, #0x1f8
  40335c:	br	x17

0000000000403360 <getc@plt>:
  403360:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403364:	ldr	x17, [x16, #512]
  403368:	add	x16, x16, #0x200
  40336c:	br	x17

0000000000403370 <strdup@plt>:
  403370:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403374:	ldr	x17, [x16, #520]
  403378:	add	x16, x16, #0x208
  40337c:	br	x17

0000000000403380 <strerror@plt>:
  403380:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403384:	ldr	x17, [x16, #528]
  403388:	add	x16, x16, #0x210
  40338c:	br	x17

0000000000403390 <close@plt>:
  403390:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403394:	ldr	x17, [x16, #536]
  403398:	add	x16, x16, #0x218
  40339c:	br	x17

00000000004033a0 <strrchr@plt>:
  4033a0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4033a4:	ldr	x17, [x16, #544]
  4033a8:	add	x16, x16, #0x220
  4033ac:	br	x17

00000000004033b0 <__gmon_start__@plt>:
  4033b0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4033b4:	ldr	x17, [x16, #552]
  4033b8:	add	x16, x16, #0x228
  4033bc:	br	x17

00000000004033c0 <bfd_set_format@plt>:
  4033c0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4033c4:	ldr	x17, [x16, #560]
  4033c8:	add	x16, x16, #0x230
  4033cc:	br	x17

00000000004033d0 <mkdtemp@plt>:
  4033d0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4033d4:	ldr	x17, [x16, #568]
  4033d8:	add	x16, x16, #0x238
  4033dc:	br	x17

00000000004033e0 <bfd_octets_per_byte@plt>:
  4033e0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4033e4:	ldr	x17, [x16, #576]
  4033e8:	add	x16, x16, #0x240
  4033ec:	br	x17

00000000004033f0 <fseek@plt>:
  4033f0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4033f4:	ldr	x17, [x16, #584]
  4033f8:	add	x16, x16, #0x248
  4033fc:	br	x17

0000000000403400 <abort@plt>:
  403400:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403404:	ldr	x17, [x16, #592]
  403408:	add	x16, x16, #0x250
  40340c:	br	x17

0000000000403410 <cplus_demangle_init_info@plt>:
  403410:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403414:	ldr	x17, [x16, #600]
  403418:	add	x16, x16, #0x258
  40341c:	br	x17

0000000000403420 <access@plt>:
  403420:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403424:	ldr	x17, [x16, #608]
  403428:	add	x16, x16, #0x260
  40342c:	br	x17

0000000000403430 <bfd_close_all_done@plt>:
  403430:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403434:	ldr	x17, [x16, #616]
  403438:	add	x16, x16, #0x268
  40343c:	br	x17

0000000000403440 <bfd_get_file_size@plt>:
  403440:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403444:	ldr	x17, [x16, #624]
  403448:	add	x16, x16, #0x270
  40344c:	br	x17

0000000000403450 <puts@plt>:
  403450:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403454:	ldr	x17, [x16, #632]
  403458:	add	x16, x16, #0x278
  40345c:	br	x17

0000000000403460 <bfd_get_arch@plt>:
  403460:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403464:	ldr	x17, [x16, #640]
  403468:	add	x16, x16, #0x280
  40346c:	br	x17

0000000000403470 <memcmp@plt>:
  403470:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403474:	ldr	x17, [x16, #648]
  403478:	add	x16, x16, #0x288
  40347c:	br	x17

0000000000403480 <textdomain@plt>:
  403480:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403484:	ldr	x17, [x16, #656]
  403488:	add	x16, x16, #0x290
  40348c:	br	x17

0000000000403490 <bfd_cache_section_contents@plt>:
  403490:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403494:	ldr	x17, [x16, #664]
  403498:	add	x16, x16, #0x298
  40349c:	br	x17

00000000004034a0 <getopt_long@plt>:
  4034a0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4034a4:	ldr	x17, [x16, #672]
  4034a8:	add	x16, x16, #0x2a0
  4034ac:	br	x17

00000000004034b0 <strcmp@plt>:
  4034b0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4034b4:	ldr	x17, [x16, #680]
  4034b8:	add	x16, x16, #0x2a8
  4034bc:	br	x17

00000000004034c0 <bfd_printable_arch_mach@plt>:
  4034c0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4034c4:	ldr	x17, [x16, #688]
  4034c8:	add	x16, x16, #0x2b0
  4034cc:	br	x17

00000000004034d0 <bfd_coff_get_auxent@plt>:
  4034d0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4034d4:	ldr	x17, [x16, #696]
  4034d8:	add	x16, x16, #0x2b8
  4034dc:	br	x17

00000000004034e0 <mmap@plt>:
  4034e0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4034e4:	ldr	x17, [x16, #704]
  4034e8:	add	x16, x16, #0x2c0
  4034ec:	br	x17

00000000004034f0 <fread@plt>:
  4034f0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4034f4:	ldr	x17, [x16, #712]
  4034f8:	add	x16, x16, #0x2c8
  4034fc:	br	x17

0000000000403500 <bfd_iterate_over_targets@plt>:
  403500:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403504:	ldr	x17, [x16, #720]
  403508:	add	x16, x16, #0x2d0
  40350c:	br	x17

0000000000403510 <free@plt>:
  403510:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403514:	ldr	x17, [x16, #728]
  403518:	add	x16, x16, #0x2d8
  40351c:	br	x17

0000000000403520 <disassembler@plt>:
  403520:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403524:	ldr	x17, [x16, #736]
  403528:	add	x16, x16, #0x2e0
  40352c:	br	x17

0000000000403530 <bfd_get_mach@plt>:
  403530:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403534:	ldr	x17, [x16, #744]
  403538:	add	x16, x16, #0x2e8
  40353c:	br	x17

0000000000403540 <ctf_file_close@plt>:
  403540:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403544:	ldr	x17, [x16, #752]
  403548:	add	x16, x16, #0x2f0
  40354c:	br	x17

0000000000403550 <strspn@plt>:
  403550:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403554:	ldr	x17, [x16, #760]
  403558:	add	x16, x16, #0x2f8
  40355c:	br	x17

0000000000403560 <strchr@plt>:
  403560:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403564:	ldr	x17, [x16, #768]
  403568:	add	x16, x16, #0x300
  40356c:	br	x17

0000000000403570 <bfd_openw@plt>:
  403570:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403574:	ldr	x17, [x16, #776]
  403578:	add	x16, x16, #0x308
  40357c:	br	x17

0000000000403580 <bfd_coff_get_syment@plt>:
  403580:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403584:	ldr	x17, [x16, #784]
  403588:	add	x16, x16, #0x310
  40358c:	br	x17

0000000000403590 <cplus_demangle@plt>:
  403590:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403594:	ldr	x17, [x16, #792]
  403598:	add	x16, x16, #0x318
  40359c:	br	x17

00000000004035a0 <cplus_demangle_type@plt>:
  4035a0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4035a4:	ldr	x17, [x16, #800]
  4035a8:	add	x16, x16, #0x320
  4035ac:	br	x17

00000000004035b0 <fwrite@plt>:
  4035b0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4035b4:	ldr	x17, [x16, #808]
  4035b8:	add	x16, x16, #0x328
  4035bc:	br	x17

00000000004035c0 <bfd_set_error_program_name@plt>:
  4035c0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4035c4:	ldr	x17, [x16, #816]
  4035c8:	add	x16, x16, #0x330
  4035cc:	br	x17

00000000004035d0 <bfd_demangle@plt>:
  4035d0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4035d4:	ldr	x17, [x16, #824]
  4035d8:	add	x16, x16, #0x338
  4035dc:	br	x17

00000000004035e0 <fflush@plt>:
  4035e0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4035e4:	ldr	x17, [x16, #832]
  4035e8:	add	x16, x16, #0x340
  4035ec:	br	x17

00000000004035f0 <cplus_demangle_mangled_name@plt>:
  4035f0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4035f4:	ldr	x17, [x16, #840]
  4035f8:	add	x16, x16, #0x348
  4035fc:	br	x17

0000000000403600 <bfd_scan_arch@plt>:
  403600:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403604:	ldr	x17, [x16, #848]
  403608:	add	x16, x16, #0x350
  40360c:	br	x17

0000000000403610 <strcpy@plt>:
  403610:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403614:	ldr	x17, [x16, #856]
  403618:	add	x16, x16, #0x358
  40361c:	br	x17

0000000000403620 <bfd_simple_get_relocated_section_contents@plt>:
  403620:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403624:	ldr	x17, [x16, #864]
  403628:	add	x16, x16, #0x360
  40362c:	br	x17

0000000000403630 <ctf_close@plt>:
  403630:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403634:	ldr	x17, [x16, #872]
  403638:	add	x16, x16, #0x368
  40363c:	br	x17

0000000000403640 <read@plt>:
  403640:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403644:	ldr	x17, [x16, #880]
  403648:	add	x16, x16, #0x370
  40364c:	br	x17

0000000000403650 <mkstemp@plt>:
  403650:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403654:	ldr	x17, [x16, #888]
  403658:	add	x16, x16, #0x378
  40365c:	br	x17

0000000000403660 <xexit@plt>:
  403660:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403664:	ldr	x17, [x16, #896]
  403668:	add	x16, x16, #0x380
  40366c:	br	x17

0000000000403670 <bfd_close@plt>:
  403670:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403674:	ldr	x17, [x16, #904]
  403678:	add	x16, x16, #0x388
  40367c:	br	x17

0000000000403680 <disassemble_free_target@plt>:
  403680:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403684:	ldr	x17, [x16, #912]
  403688:	add	x16, x16, #0x390
  40368c:	br	x17

0000000000403690 <bfd_sprintf_vma@plt>:
  403690:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403694:	ldr	x17, [x16, #920]
  403698:	add	x16, x16, #0x398
  40369c:	br	x17

00000000004036a0 <bfd_check_format_matches@plt>:
  4036a0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4036a4:	ldr	x17, [x16, #928]
  4036a8:	add	x16, x16, #0x3a0
  4036ac:	br	x17

00000000004036b0 <__fxstat@plt>:
  4036b0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4036b4:	ldr	x17, [x16, #936]
  4036b8:	add	x16, x16, #0x3a8
  4036bc:	br	x17

00000000004036c0 <strstr@plt>:
  4036c0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4036c4:	ldr	x17, [x16, #944]
  4036c8:	add	x16, x16, #0x3b0
  4036cc:	br	x17

00000000004036d0 <bfd_errmsg@plt>:
  4036d0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4036d4:	ldr	x17, [x16, #952]
  4036d8:	add	x16, x16, #0x3b8
  4036dc:	br	x17

00000000004036e0 <bfd_canonicalize_reloc@plt>:
  4036e0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4036e4:	ldr	x17, [x16, #960]
  4036e8:	add	x16, x16, #0x3c0
  4036ec:	br	x17

00000000004036f0 <vsnprintf@plt>:
  4036f0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4036f4:	ldr	x17, [x16, #968]
  4036f8:	add	x16, x16, #0x3c8
  4036fc:	br	x17

0000000000403700 <remove_whitespace_and_extra_commas@plt>:
  403700:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403704:	ldr	x17, [x16, #976]
  403708:	add	x16, x16, #0x3d0
  40370c:	br	x17

0000000000403710 <strncpy@plt>:
  403710:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403714:	ldr	x17, [x16, #984]
  403718:	add	x16, x16, #0x3d8
  40371c:	br	x17

0000000000403720 <bfd_check_format@plt>:
  403720:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403724:	ldr	x17, [x16, #992]
  403728:	add	x16, x16, #0x3e0
  40372c:	br	x17

0000000000403730 <bfd_openr_next_archived_file@plt>:
  403730:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403734:	ldr	x17, [x16, #1000]
  403738:	add	x16, x16, #0x3e8
  40373c:	br	x17

0000000000403740 <bfd_fprintf_vma@plt>:
  403740:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403744:	ldr	x17, [x16, #1008]
  403748:	add	x16, x16, #0x3f0
  40374c:	br	x17

0000000000403750 <strcspn@plt>:
  403750:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403754:	ldr	x17, [x16, #1016]
  403758:	add	x16, x16, #0x3f8
  40375c:	br	x17

0000000000403760 <bfd_get_reloc_upper_bound@plt>:
  403760:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403764:	ldr	x17, [x16, #1024]
  403768:	add	x16, x16, #0x400
  40376c:	br	x17

0000000000403770 <vfprintf@plt>:
  403770:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403774:	ldr	x17, [x16, #1032]
  403778:	add	x16, x16, #0x408
  40377c:	br	x17

0000000000403780 <printf@plt>:
  403780:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403784:	ldr	x17, [x16, #1040]
  403788:	add	x16, x16, #0x410
  40378c:	br	x17

0000000000403790 <bfd_map_over_sections@plt>:
  403790:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403794:	ldr	x17, [x16, #1048]
  403798:	add	x16, x16, #0x418
  40379c:	br	x17

00000000004037a0 <__assert_fail@plt>:
  4037a0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4037a4:	ldr	x17, [x16, #1056]
  4037a8:	add	x16, x16, #0x420
  4037ac:	br	x17

00000000004037b0 <__errno_location@plt>:
  4037b0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4037b4:	ldr	x17, [x16, #1064]
  4037b8:	add	x16, x16, #0x428
  4037bc:	br	x17

00000000004037c0 <iterative_hash@plt>:
  4037c0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4037c4:	ldr	x17, [x16, #1072]
  4037c8:	add	x16, x16, #0x430
  4037cc:	br	x17

00000000004037d0 <getenv@plt>:
  4037d0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4037d4:	ldr	x17, [x16, #1080]
  4037d8:	add	x16, x16, #0x438
  4037dc:	br	x17

00000000004037e0 <putchar@plt>:
  4037e0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4037e4:	ldr	x17, [x16, #1088]
  4037e8:	add	x16, x16, #0x440
  4037ec:	br	x17

00000000004037f0 <__xstat@plt>:
  4037f0:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  4037f4:	ldr	x17, [x16, #1096]
  4037f8:	add	x16, x16, #0x448
  4037fc:	br	x17

0000000000403800 <bfd_is_local_label@plt>:
  403800:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403804:	ldr	x17, [x16, #1104]
  403808:	add	x16, x16, #0x450
  40380c:	br	x17

0000000000403810 <init_disassemble_info@plt>:
  403810:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403814:	ldr	x17, [x16, #1112]
  403818:	add	x16, x16, #0x458
  40381c:	br	x17

0000000000403820 <xcalloc@plt>:
  403820:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403824:	ldr	x17, [x16, #1120]
  403828:	add	x16, x16, #0x460
  40382c:	br	x17

0000000000403830 <unlink@plt>:
  403830:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403834:	ldr	x17, [x16, #1128]
  403838:	add	x16, x16, #0x468
  40383c:	br	x17

0000000000403840 <gettext@plt>:
  403840:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403844:	ldr	x17, [x16, #1136]
  403848:	add	x16, x16, #0x470
  40384c:	br	x17

0000000000403850 <ctf_import@plt>:
  403850:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403854:	ldr	x17, [x16, #1144]
  403858:	add	x16, x16, #0x478
  40385c:	br	x17

0000000000403860 <bfd_arch_bits_per_address@plt>:
  403860:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403864:	ldr	x17, [x16, #1152]
  403868:	add	x16, x16, #0x480
  40386c:	br	x17

0000000000403870 <fprintf@plt>:
  403870:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403874:	ldr	x17, [x16, #1160]
  403878:	add	x16, x16, #0x488
  40387c:	br	x17

0000000000403880 <setlocale@plt>:
  403880:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403884:	ldr	x17, [x16, #1168]
  403888:	add	x16, x16, #0x490
  40388c:	br	x17

0000000000403890 <ferror@plt>:
  403890:	adrp	x16, 47f000 <memcpy@GLIBC_2.17>
  403894:	ldr	x17, [x16, #1176]
  403898:	add	x16, x16, #0x498
  40389c:	br	x17

Disassembly of section .text:

00000000004038a0 <error@@Base-0x4a330>:
  4038a0:	mov	x29, #0x0                   	// #0
  4038a4:	mov	x30, #0x0                   	// #0
  4038a8:	mov	x5, x0
  4038ac:	ldr	x1, [sp]
  4038b0:	add	x2, sp, #0x8
  4038b4:	mov	x6, sp
  4038b8:	movz	x0, #0x0, lsl #48
  4038bc:	movk	x0, #0x0, lsl #32
  4038c0:	movk	x0, #0x40, lsl #16
  4038c4:	movk	x0, #0xe410
  4038c8:	movz	x3, #0x0, lsl #48
  4038cc:	movk	x3, #0x0, lsl #32
  4038d0:	movk	x3, #0x45, lsl #16
  4038d4:	movk	x3, #0x3388
  4038d8:	movz	x4, #0x0, lsl #48
  4038dc:	movk	x4, #0x0, lsl #32
  4038e0:	movk	x4, #0x45, lsl #16
  4038e4:	movk	x4, #0x3408
  4038e8:	bl	403240 <__libc_start_main@plt>
  4038ec:	bl	403400 <abort@plt>
  4038f0:	adrp	x0, 47e000 <warn@@Base+0x30330>
  4038f4:	ldr	x0, [x0, #4048]
  4038f8:	cbz	x0, 403900 <ferror@plt+0x70>
  4038fc:	b	4033b0 <__gmon_start__@plt>
  403900:	ret
  403904:	nop
  403908:	adrp	x0, 480000 <_sch_istable+0x1478>
  40390c:	add	x0, x0, #0xf08
  403910:	adrp	x1, 480000 <_sch_istable+0x1478>
  403914:	add	x1, x1, #0xf08
  403918:	cmp	x1, x0
  40391c:	b.eq	403934 <ferror@plt+0xa4>  // b.none
  403920:	adrp	x1, 453000 <warn@@Base+0x5330>
  403924:	ldr	x1, [x1, #1096]
  403928:	cbz	x1, 403934 <ferror@plt+0xa4>
  40392c:	mov	x16, x1
  403930:	br	x16
  403934:	ret
  403938:	adrp	x0, 480000 <_sch_istable+0x1478>
  40393c:	add	x0, x0, #0xf08
  403940:	adrp	x1, 480000 <_sch_istable+0x1478>
  403944:	add	x1, x1, #0xf08
  403948:	sub	x1, x1, x0
  40394c:	lsr	x2, x1, #63
  403950:	add	x1, x2, x1, asr #3
  403954:	cmp	xzr, x1, asr #1
  403958:	asr	x1, x1, #1
  40395c:	b.eq	403974 <ferror@plt+0xe4>  // b.none
  403960:	adrp	x2, 453000 <warn@@Base+0x5330>
  403964:	ldr	x2, [x2, #1104]
  403968:	cbz	x2, 403974 <ferror@plt+0xe4>
  40396c:	mov	x16, x2
  403970:	br	x16
  403974:	ret
  403978:	stp	x29, x30, [sp, #-32]!
  40397c:	mov	x29, sp
  403980:	str	x19, [sp, #16]
  403984:	adrp	x19, 481000 <_bfd_std_section+0xd8>
  403988:	ldrb	w0, [x19, #904]
  40398c:	cbnz	w0, 40399c <ferror@plt+0x10c>
  403990:	bl	403908 <ferror@plt+0x78>
  403994:	mov	w0, #0x1                   	// #1
  403998:	strb	w0, [x19, #904]
  40399c:	ldr	x19, [sp, #16]
  4039a0:	ldp	x29, x30, [sp], #32
  4039a4:	ret
  4039a8:	b	403938 <ferror@plt+0xa8>
  4039ac:	sub	sp, sp, #0x10
  4039b0:	str	x0, [sp, #8]
  4039b4:	ldr	x0, [sp, #8]
  4039b8:	ldr	x0, [x0]
  4039bc:	add	sp, sp, #0x10
  4039c0:	ret
  4039c4:	sub	sp, sp, #0x10
  4039c8:	str	x0, [sp, #8]
  4039cc:	ldr	x0, [sp, #8]
  4039d0:	ldr	x0, [x0, #56]
  4039d4:	add	sp, sp, #0x10
  4039d8:	ret
  4039dc:	sub	sp, sp, #0x10
  4039e0:	str	x0, [sp, #8]
  4039e4:	ldr	x0, [sp, #8]
  4039e8:	ldr	x0, [x0, #40]
  4039ec:	add	sp, sp, #0x10
  4039f0:	ret
  4039f4:	sub	sp, sp, #0x10
  4039f8:	str	x0, [sp, #8]
  4039fc:	ldr	x0, [sp, #8]
  403a00:	ldr	w0, [x0, #112]
  403a04:	add	sp, sp, #0x10
  403a08:	ret
  403a0c:	sub	sp, sp, #0x10
  403a10:	str	x0, [sp, #8]
  403a14:	ldr	x0, [sp, #8]
  403a18:	ldr	w0, [x0, #32]
  403a1c:	and	w0, w0, #0x1000
  403a20:	cmp	w0, #0x0
  403a24:	cset	w0, ne  // ne = any
  403a28:	and	w0, w0, #0xff
  403a2c:	add	sp, sp, #0x10
  403a30:	ret
  403a34:	sub	sp, sp, #0x10
  403a38:	str	x0, [sp, #8]
  403a3c:	ldr	x1, [sp, #8]
  403a40:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  403a44:	add	x0, x0, #0x40
  403a48:	cmp	x1, x0
  403a4c:	cset	w0, eq  // eq = none
  403a50:	and	w0, w0, #0xff
  403a54:	add	sp, sp, #0x10
  403a58:	ret
  403a5c:	sub	sp, sp, #0x10
  403a60:	str	x0, [sp, #8]
  403a64:	ldr	x1, [sp, #8]
  403a68:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  403a6c:	add	x0, x0, #0x158
  403a70:	cmp	x1, x0
  403a74:	cset	w0, eq  // eq = none
  403a78:	and	w0, w0, #0xff
  403a7c:	add	sp, sp, #0x10
  403a80:	ret
  403a84:	sub	sp, sp, #0x10
  403a88:	str	x0, [sp, #8]
  403a8c:	ldr	x0, [sp, #8]
  403a90:	ldr	x0, [x0]
  403a94:	add	sp, sp, #0x10
  403a98:	ret
  403a9c:	sub	sp, sp, #0x10
  403aa0:	str	x0, [sp, #8]
  403aa4:	ldr	x0, [sp, #8]
  403aa8:	ldr	w0, [x0, #72]
  403aac:	add	sp, sp, #0x10
  403ab0:	ret
  403ab4:	sub	sp, sp, #0x10
  403ab8:	str	x0, [sp, #8]
  403abc:	ldr	x0, [sp, #8]
  403ac0:	ldr	x0, [x0, #32]
  403ac4:	add	sp, sp, #0x10
  403ac8:	ret
  403acc:	sub	sp, sp, #0x10
  403ad0:	str	x0, [sp, #8]
  403ad4:	ldr	x0, [sp, #8]
  403ad8:	ldr	x0, [x0, #32]
  403adc:	ldr	x1, [x0, #40]
  403ae0:	ldr	x0, [sp, #8]
  403ae4:	ldr	x0, [x0, #16]
  403ae8:	add	x0, x1, x0
  403aec:	add	sp, sp, #0x10
  403af0:	ret
  403af4:	sub	sp, sp, #0x10
  403af8:	str	x0, [sp, #8]
  403afc:	ldr	x0, [sp, #8]
  403b00:	ldr	x0, [x0, #8]
  403b04:	add	sp, sp, #0x10
  403b08:	ret
  403b0c:	sub	sp, sp, #0x10
  403b10:	str	x0, [sp, #8]
  403b14:	ldr	x0, [sp, #8]
  403b18:	ldr	x0, [x0]
  403b1c:	add	sp, sp, #0x10
  403b20:	ret
  403b24:	sub	sp, sp, #0x10
  403b28:	str	x0, [sp, #8]
  403b2c:	ldr	x0, [sp, #8]
  403b30:	ldr	x0, [x0, #8]
  403b34:	ldr	w0, [x0, #8]
  403b38:	add	sp, sp, #0x10
  403b3c:	ret
  403b40:	sub	sp, sp, #0x10
  403b44:	str	x0, [sp, #8]
  403b48:	ldr	x0, [sp, #8]
  403b4c:	ldr	x0, [x0, #8]
  403b50:	ldr	w0, [x0, #12]
  403b54:	cmp	w0, #0x0
  403b58:	cset	w0, eq  // eq = none
  403b5c:	and	w0, w0, #0xff
  403b60:	add	sp, sp, #0x10
  403b64:	ret
  403b68:	sub	sp, sp, #0x10
  403b6c:	str	x0, [sp, #8]
  403b70:	ldr	x0, [sp, #8]
  403b74:	ldr	x0, [x0, #8]
  403b78:	ldr	w0, [x0, #12]
  403b7c:	cmp	w0, #0x1
  403b80:	cset	w0, eq  // eq = none
  403b84:	and	w0, w0, #0xff
  403b88:	add	sp, sp, #0x10
  403b8c:	ret
  403b90:	stp	x29, x30, [sp, #-48]!
  403b94:	mov	x29, sp
  403b98:	str	x0, [sp, #24]
  403b9c:	str	w1, [sp, #20]
  403ba0:	adrp	x0, 453000 <warn@@Base+0x5330>
  403ba4:	add	x0, x0, #0x4c0
  403ba8:	bl	403840 <gettext@plt>
  403bac:	mov	x1, x0
  403bb0:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  403bb4:	add	x0, x0, #0x2f0
  403bb8:	ldr	x0, [x0]
  403bbc:	mov	x2, x0
  403bc0:	ldr	x0, [sp, #24]
  403bc4:	bl	403870 <fprintf@plt>
  403bc8:	adrp	x0, 453000 <warn@@Base+0x5330>
  403bcc:	add	x0, x0, #0x4e8
  403bd0:	bl	403840 <gettext@plt>
  403bd4:	mov	x1, x0
  403bd8:	ldr	x0, [sp, #24]
  403bdc:	bl	403870 <fprintf@plt>
  403be0:	adrp	x0, 453000 <warn@@Base+0x5330>
  403be4:	add	x0, x0, #0x518
  403be8:	bl	403840 <gettext@plt>
  403bec:	mov	x1, x0
  403bf0:	ldr	x0, [sp, #24]
  403bf4:	bl	403870 <fprintf@plt>
  403bf8:	adrp	x0, 453000 <warn@@Base+0x5330>
  403bfc:	add	x0, x0, #0x550
  403c00:	bl	403840 <gettext@plt>
  403c04:	mov	x1, x0
  403c08:	ldr	x0, [sp, #24]
  403c0c:	bl	403870 <fprintf@plt>
  403c10:	ldr	w0, [sp, #20]
  403c14:	cmp	w0, #0x2
  403c18:	b.eq	403cf8 <ferror@plt+0x468>  // b.none
  403c1c:	adrp	x0, 453000 <warn@@Base+0x5330>
  403c20:	add	x0, x0, #0xd18
  403c24:	bl	403840 <gettext@plt>
  403c28:	mov	x1, x0
  403c2c:	ldr	x0, [sp, #24]
  403c30:	bl	403870 <fprintf@plt>
  403c34:	adrp	x0, 453000 <warn@@Base+0x5330>
  403c38:	add	x0, x0, #0xd40
  403c3c:	bl	403840 <gettext@plt>
  403c40:	mov	x1, x0
  403c44:	ldr	x0, [sp, #24]
  403c48:	bl	403870 <fprintf@plt>
  403c4c:	adrp	x0, 454000 <warn@@Base+0x6330>
  403c50:	add	x0, x0, #0x588
  403c54:	bl	403840 <gettext@plt>
  403c58:	mov	x1, x0
  403c5c:	ldr	x0, [sp, #24]
  403c60:	bl	403870 <fprintf@plt>
  403c64:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  403c68:	add	x0, x0, #0x2f0
  403c6c:	ldr	x0, [x0]
  403c70:	ldr	x1, [sp, #24]
  403c74:	bl	44c814 <ferror@plt+0x48f84>
  403c78:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  403c7c:	add	x0, x0, #0x2f0
  403c80:	ldr	x0, [x0]
  403c84:	ldr	x1, [sp, #24]
  403c88:	bl	44c8e8 <ferror@plt+0x49058>
  403c8c:	ldr	x0, [sp, #24]
  403c90:	bl	403350 <disassembler_usage@plt>
  403c94:	mov	x0, #0x0                   	// #0
  403c98:	cmp	x0, #0x0
  403c9c:	b.eq	403cf8 <ferror@plt+0x468>  // b.none
  403ca0:	adrp	x0, 454000 <warn@@Base+0x6330>
  403ca4:	add	x0, x0, #0x7e8
  403ca8:	bl	403840 <gettext@plt>
  403cac:	mov	x1, x0
  403cb0:	ldr	x0, [sp, #24]
  403cb4:	bl	403870 <fprintf@plt>
  403cb8:	adrp	x0, 453000 <warn@@Base+0x5330>
  403cbc:	add	x0, x0, #0x4b8
  403cc0:	str	x0, [sp, #40]
  403cc4:	b	403ce8 <ferror@plt+0x458>
  403cc8:	ldr	x0, [sp, #40]
  403ccc:	ldr	x0, [x0]
  403cd0:	ldr	x1, [x0]
  403cd4:	ldr	x0, [sp, #24]
  403cd8:	blr	x1
  403cdc:	ldr	x0, [sp, #40]
  403ce0:	add	x0, x0, #0x8
  403ce4:	str	x0, [sp, #40]
  403ce8:	ldr	x0, [sp, #40]
  403cec:	ldr	x0, [x0]
  403cf0:	cmp	x0, #0x0
  403cf4:	b.ne	403cc8 <ferror@plt+0x438>  // b.any
  403cf8:	mov	w0, #0x3c                  	// #60
  403cfc:	cmp	w0, #0x0
  403d00:	b.eq	403d30 <ferror@plt+0x4a0>  // b.none
  403d04:	ldr	w0, [sp, #20]
  403d08:	cmp	w0, #0x0
  403d0c:	b.ne	403d30 <ferror@plt+0x4a0>  // b.any
  403d10:	adrp	x0, 454000 <warn@@Base+0x6330>
  403d14:	add	x0, x0, #0x818
  403d18:	bl	403840 <gettext@plt>
  403d1c:	mov	x1, x0
  403d20:	adrp	x0, 454000 <warn@@Base+0x6330>
  403d24:	add	x2, x0, #0x830
  403d28:	ldr	x0, [sp, #24]
  403d2c:	bl	403870 <fprintf@plt>
  403d30:	ldr	w0, [sp, #20]
  403d34:	bl	403000 <exit@plt>
  403d38:	stp	x29, x30, [sp, #-32]!
  403d3c:	mov	x29, sp
  403d40:	str	x0, [sp, #24]
  403d44:	ldr	x0, [sp, #24]
  403d48:	bl	44c21c <ferror@plt+0x4898c>
  403d4c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  403d50:	add	x0, x0, #0x390
  403d54:	mov	w1, #0x1                   	// #1
  403d58:	str	w1, [x0]
  403d5c:	nop
  403d60:	ldp	x29, x30, [sp], #32
  403d64:	ret
  403d68:	stp	x29, x30, [sp, #-64]!
  403d6c:	mov	x29, sp
  403d70:	str	x0, [sp, #24]
  403d74:	ldr	x0, [sp, #24]
  403d78:	str	x0, [sp, #48]
  403d7c:	ldr	x0, [sp, #24]
  403d80:	cmp	x0, #0x0
  403d84:	b.ne	403d94 <ferror@plt+0x504>  // b.any
  403d88:	adrp	x0, 453000 <warn@@Base+0x5330>
  403d8c:	add	x0, x0, #0x4b0
  403d90:	b	403f0c <ferror@plt+0x67c>
  403d94:	ldr	x0, [sp, #24]
  403d98:	add	x1, x0, #0x1
  403d9c:	str	x1, [sp, #24]
  403da0:	ldrb	w0, [x0]
  403da4:	strb	w0, [sp, #47]
  403da8:	ldrb	w0, [sp, #47]
  403dac:	cmp	w0, #0x0
  403db0:	b.ne	403dbc <ferror@plt+0x52c>  // b.any
  403db4:	ldr	x0, [sp, #48]
  403db8:	b	403f0c <ferror@plt+0x67c>
  403dbc:	ldrb	w1, [sp, #47]
  403dc0:	adrp	x0, 47e000 <warn@@Base+0x30330>
  403dc4:	add	x0, x0, #0xb88
  403dc8:	sxtw	x1, w1
  403dcc:	ldrh	w0, [x0, x1, lsl #1]
  403dd0:	and	w0, w0, #0x2
  403dd4:	cmp	w0, #0x0
  403dd8:	b.ne	403de0 <ferror@plt+0x550>  // b.any
  403ddc:	b	403d94 <ferror@plt+0x504>
  403de0:	nop
  403de4:	ldr	x0, [sp, #48]
  403de8:	str	x0, [sp, #24]
  403dec:	ldr	x0, [sp, #24]
  403df0:	bl	402fd0 <strlen@plt>
  403df4:	lsl	x1, x0, #1
  403df8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  403dfc:	add	x0, x0, #0x530
  403e00:	ldr	x0, [x0]
  403e04:	cmp	x1, x0
  403e08:	b.ls	403e58 <ferror@plt+0x5c8>  // b.plast
  403e0c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  403e10:	add	x0, x0, #0x538
  403e14:	ldr	x0, [x0]
  403e18:	bl	403510 <free@plt>
  403e1c:	ldr	x0, [sp, #24]
  403e20:	bl	402fd0 <strlen@plt>
  403e24:	lsl	x1, x0, #1
  403e28:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  403e2c:	add	x0, x0, #0x530
  403e30:	str	x1, [x0]
  403e34:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  403e38:	add	x0, x0, #0x530
  403e3c:	ldr	x0, [x0]
  403e40:	add	x0, x0, #0x1
  403e44:	bl	403290 <xmalloc@plt>
  403e48:	mov	x1, x0
  403e4c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  403e50:	add	x0, x0, #0x538
  403e54:	str	x1, [x0]
  403e58:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  403e5c:	add	x0, x0, #0x538
  403e60:	ldr	x0, [x0]
  403e64:	str	x0, [sp, #56]
  403e68:	ldr	x0, [sp, #24]
  403e6c:	add	x1, x0, #0x1
  403e70:	str	x1, [sp, #24]
  403e74:	ldrb	w0, [x0]
  403e78:	strb	w0, [sp, #46]
  403e7c:	ldrb	w0, [sp, #46]
  403e80:	cmp	w0, #0x0
  403e84:	b.eq	403ef4 <ferror@plt+0x664>  // b.none
  403e88:	ldrb	w1, [sp, #46]
  403e8c:	adrp	x0, 47e000 <warn@@Base+0x30330>
  403e90:	add	x0, x0, #0xb88
  403e94:	sxtw	x1, w1
  403e98:	ldrh	w0, [x0, x1, lsl #1]
  403e9c:	and	w0, w0, #0x2
  403ea0:	cmp	w0, #0x0
  403ea4:	b.ne	403ec0 <ferror@plt+0x630>  // b.any
  403ea8:	ldr	x0, [sp, #56]
  403eac:	add	x1, x0, #0x1
  403eb0:	str	x1, [sp, #56]
  403eb4:	ldrb	w1, [sp, #46]
  403eb8:	strb	w1, [x0]
  403ebc:	b	403e68 <ferror@plt+0x5d8>
  403ec0:	ldr	x0, [sp, #56]
  403ec4:	add	x1, x0, #0x1
  403ec8:	str	x1, [sp, #56]
  403ecc:	mov	w1, #0x5e                  	// #94
  403ed0:	strb	w1, [x0]
  403ed4:	ldr	x0, [sp, #56]
  403ed8:	add	x1, x0, #0x1
  403edc:	str	x1, [sp, #56]
  403ee0:	ldrb	w1, [sp, #46]
  403ee4:	add	w1, w1, #0x40
  403ee8:	and	w1, w1, #0xff
  403eec:	strb	w1, [x0]
  403ef0:	b	403e68 <ferror@plt+0x5d8>
  403ef4:	nop
  403ef8:	ldr	x0, [sp, #56]
  403efc:	strb	wzr, [x0]
  403f00:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  403f04:	add	x0, x0, #0x538
  403f08:	ldr	x0, [x0]
  403f0c:	ldp	x29, x30, [sp], #64
  403f10:	ret
  403f14:	stp	x29, x30, [sp, #-48]!
  403f18:	mov	x29, sp
  403f1c:	str	x0, [sp, #24]
  403f20:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  403f24:	add	x0, x0, #0x480
  403f28:	ldr	x0, [x0]
  403f2c:	cmp	x0, #0x0
  403f30:	b.ne	403f3c <ferror@plt+0x6ac>  // b.any
  403f34:	mov	w0, #0x1                   	// #1
  403f38:	b	403fa4 <ferror@plt+0x714>
  403f3c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  403f40:	add	x0, x0, #0x480
  403f44:	ldr	x0, [x0]
  403f48:	str	x0, [sp, #40]
  403f4c:	b	403f94 <ferror@plt+0x704>
  403f50:	ldr	x0, [sp, #40]
  403f54:	ldr	x2, [x0]
  403f58:	ldr	x0, [sp, #24]
  403f5c:	ldr	x0, [x0]
  403f60:	mov	x1, x0
  403f64:	mov	x0, x2
  403f68:	bl	4034b0 <strcmp@plt>
  403f6c:	cmp	w0, #0x0
  403f70:	b.ne	403f88 <ferror@plt+0x6f8>  // b.any
  403f74:	ldr	x0, [sp, #40]
  403f78:	mov	w1, #0x1                   	// #1
  403f7c:	str	w1, [x0, #8]
  403f80:	mov	w0, #0x1                   	// #1
  403f84:	b	403fa4 <ferror@plt+0x714>
  403f88:	ldr	x0, [sp, #40]
  403f8c:	ldr	x0, [x0, #16]
  403f90:	str	x0, [sp, #40]
  403f94:	ldr	x0, [sp, #40]
  403f98:	cmp	x0, #0x0
  403f9c:	b.ne	403f50 <ferror@plt+0x6c0>  // b.any
  403fa0:	mov	w0, #0x0                   	// #0
  403fa4:	ldp	x29, x30, [sp], #48
  403fa8:	ret
  403fac:	stp	x29, x30, [sp, #-48]!
  403fb0:	mov	x29, sp
  403fb4:	str	x0, [sp, #24]
  403fb8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  403fbc:	add	x0, x0, #0x480
  403fc0:	ldr	x0, [x0]
  403fc4:	str	x0, [sp, #40]
  403fc8:	b	403ff0 <ferror@plt+0x760>
  403fcc:	ldr	x0, [sp, #40]
  403fd0:	ldr	x0, [x0]
  403fd4:	ldr	x1, [sp, #24]
  403fd8:	bl	4034b0 <strcmp@plt>
  403fdc:	cmp	w0, #0x0
  403fe0:	b.eq	404044 <ferror@plt+0x7b4>  // b.none
  403fe4:	ldr	x0, [sp, #40]
  403fe8:	ldr	x0, [x0, #16]
  403fec:	str	x0, [sp, #40]
  403ff0:	ldr	x0, [sp, #40]
  403ff4:	cmp	x0, #0x0
  403ff8:	b.ne	403fcc <ferror@plt+0x73c>  // b.any
  403ffc:	mov	x0, #0x18                  	// #24
  404000:	bl	403290 <xmalloc@plt>
  404004:	str	x0, [sp, #40]
  404008:	ldr	x0, [sp, #40]
  40400c:	ldr	x1, [sp, #24]
  404010:	str	x1, [x0]
  404014:	ldr	x0, [sp, #40]
  404018:	str	wzr, [x0, #8]
  40401c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  404020:	add	x0, x0, #0x480
  404024:	ldr	x1, [x0]
  404028:	ldr	x0, [sp, #40]
  40402c:	str	x1, [x0, #16]
  404030:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  404034:	add	x0, x0, #0x480
  404038:	ldr	x1, [sp, #40]
  40403c:	str	x1, [x0]
  404040:	b	404048 <ferror@plt+0x7b8>
  404044:	nop
  404048:	ldp	x29, x30, [sp], #48
  40404c:	ret
  404050:	stp	x29, x30, [sp, #-48]!
  404054:	mov	x29, sp
  404058:	str	wzr, [sp, #44]
  40405c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  404060:	add	x0, x0, #0x480
  404064:	ldr	x0, [x0]
  404068:	cmp	x0, #0x0
  40406c:	b.eq	404138 <ferror@plt+0x8a8>  // b.none
  404070:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  404074:	add	x0, x0, #0x480
  404078:	ldr	x0, [x0]
  40407c:	str	x0, [sp, #32]
  404080:	b	4040ac <ferror@plt+0x81c>
  404084:	ldr	x0, [sp, #32]
  404088:	ldr	w0, [x0, #8]
  40408c:	cmp	w0, #0x0
  404090:	b.eq	4040a0 <ferror@plt+0x810>  // b.none
  404094:	mov	w0, #0x1                   	// #1
  404098:	str	w0, [sp, #44]
  40409c:	b	4040b8 <ferror@plt+0x828>
  4040a0:	ldr	x0, [sp, #32]
  4040a4:	ldr	x0, [x0, #16]
  4040a8:	str	x0, [sp, #32]
  4040ac:	ldr	x0, [sp, #32]
  4040b0:	cmp	x0, #0x0
  4040b4:	b.ne	404084 <ferror@plt+0x7f4>  // b.any
  4040b8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4040bc:	add	x0, x0, #0x480
  4040c0:	ldr	x0, [x0]
  4040c4:	str	x0, [sp, #32]
  4040c8:	b	404128 <ferror@plt+0x898>
  4040cc:	ldr	w0, [sp, #44]
  4040d0:	cmp	w0, #0x0
  4040d4:	b.ne	40410c <ferror@plt+0x87c>  // b.any
  4040d8:	adrp	x0, 454000 <warn@@Base+0x6330>
  4040dc:	add	x0, x0, #0xb80
  4040e0:	bl	403840 <gettext@plt>
  4040e4:	mov	x2, x0
  4040e8:	ldr	x0, [sp, #32]
  4040ec:	ldr	x0, [x0]
  4040f0:	mov	x1, x0
  4040f4:	mov	x0, x2
  4040f8:	bl	44c650 <ferror@plt+0x48dc0>
  4040fc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  404100:	add	x0, x0, #0x390
  404104:	mov	w1, #0x1                   	// #1
  404108:	str	w1, [x0]
  40410c:	ldr	x0, [sp, #32]
  404110:	ldr	x0, [x0, #16]
  404114:	str	x0, [sp, #24]
  404118:	ldr	x0, [sp, #32]
  40411c:	bl	403510 <free@plt>
  404120:	ldr	x0, [sp, #24]
  404124:	str	x0, [sp, #32]
  404128:	ldr	x0, [sp, #32]
  40412c:	cmp	x0, #0x0
  404130:	b.ne	4040cc <ferror@plt+0x83c>  // b.any
  404134:	b	40413c <ferror@plt+0x8ac>
  404138:	nop
  40413c:	ldp	x29, x30, [sp], #48
  404140:	ret
  404144:	stp	x29, x30, [sp, #-96]!
  404148:	mov	x29, sp
  40414c:	stp	x19, x20, [sp, #16]
  404150:	str	x0, [sp, #56]
  404154:	str	x1, [sp, #48]
  404158:	str	x2, [sp, #40]
  40415c:	adrp	x0, 453000 <warn@@Base+0x5330>
  404160:	add	x0, x0, #0x4b0
  404164:	str	x0, [sp, #88]
  404168:	ldr	x1, [sp, #48]
  40416c:	ldr	x0, [sp, #56]
  404170:	bl	4033e0 <bfd_octets_per_byte@plt>
  404174:	str	w0, [sp, #76]
  404178:	ldr	x0, [sp, #40]
  40417c:	ldr	w0, [x0]
  404180:	str	w0, [sp, #72]
  404184:	ldr	x0, [sp, #48]
  404188:	ldr	w0, [x0, #32]
  40418c:	and	w0, w0, #0x100000
  404190:	cmp	w0, #0x0
  404194:	b.ne	404900 <ferror@plt+0x1070>  // b.any
  404198:	ldr	x0, [sp, #48]
  40419c:	bl	403f14 <ferror@plt+0x684>
  4041a0:	cmp	w0, #0x0
  4041a4:	b.eq	404908 <ferror@plt+0x1078>  // b.none
  4041a8:	ldr	x0, [sp, #48]
  4041ac:	ldr	w19, [x0, #12]
  4041b0:	ldr	x0, [sp, #48]
  4041b4:	bl	4039ac <ferror@plt+0x11c>
  4041b8:	bl	403d68 <ferror@plt+0x4d8>
  4041bc:	mov	x20, x0
  4041c0:	ldr	x0, [sp, #48]
  4041c4:	bl	4039c4 <ferror@plt+0x134>
  4041c8:	mov	x1, x0
  4041cc:	ldr	w0, [sp, #76]
  4041d0:	udiv	x0, x1, x0
  4041d4:	mov	x4, x0
  4041d8:	mov	x3, x20
  4041dc:	ldr	w2, [sp, #72]
  4041e0:	mov	w1, w19
  4041e4:	adrp	x0, 454000 <warn@@Base+0x6330>
  4041e8:	add	x0, x0, #0xbc8
  4041ec:	bl	403780 <printf@plt>
  4041f0:	adrp	x0, 480000 <_sch_istable+0x1478>
  4041f4:	add	x0, x0, #0xf20
  4041f8:	ldr	x19, [x0]
  4041fc:	ldr	x0, [sp, #48]
  404200:	bl	4039dc <ferror@plt+0x14c>
  404204:	mov	x2, x0
  404208:	mov	x1, x19
  40420c:	ldr	x0, [sp, #56]
  404210:	bl	403740 <bfd_fprintf_vma@plt>
  404214:	adrp	x0, 454000 <warn@@Base+0x6330>
  404218:	add	x0, x0, #0xbe0
  40421c:	bl	403780 <printf@plt>
  404220:	adrp	x0, 480000 <_sch_istable+0x1478>
  404224:	add	x0, x0, #0xf20
  404228:	ldr	x1, [x0]
  40422c:	ldr	x0, [sp, #48]
  404230:	ldr	x0, [x0, #48]
  404234:	mov	x2, x0
  404238:	ldr	x0, [sp, #56]
  40423c:	bl	403740 <bfd_fprintf_vma@plt>
  404240:	ldr	x0, [sp, #48]
  404244:	ldr	x0, [x0, #144]
  404248:	mov	x19, x0
  40424c:	ldr	x0, [sp, #48]
  404250:	bl	4039f4 <ferror@plt+0x164>
  404254:	mov	w2, w0
  404258:	mov	x1, x19
  40425c:	adrp	x0, 454000 <warn@@Base+0x6330>
  404260:	add	x0, x0, #0xbe8
  404264:	bl	403780 <printf@plt>
  404268:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40426c:	add	x0, x0, #0x414
  404270:	ldr	w0, [x0]
  404274:	cmp	w0, #0x0
  404278:	b.ne	404288 <ferror@plt+0x9f8>  // b.any
  40427c:	adrp	x0, 454000 <warn@@Base+0x6330>
  404280:	add	x0, x0, #0xbf8
  404284:	bl	403780 <printf@plt>
  404288:	adrp	x0, 454000 <warn@@Base+0x6330>
  40428c:	add	x0, x0, #0xbe0
  404290:	bl	403780 <printf@plt>
  404294:	ldr	x0, [sp, #48]
  404298:	ldr	w0, [x0, #32]
  40429c:	and	w0, w0, #0x100
  4042a0:	cmp	w0, #0x0
  4042a4:	b.eq	4042cc <ferror@plt+0xa3c>  // b.none
  4042a8:	adrp	x0, 454000 <warn@@Base+0x6330>
  4042ac:	add	x2, x0, #0xc10
  4042b0:	ldr	x1, [sp, #88]
  4042b4:	adrp	x0, 454000 <warn@@Base+0x6330>
  4042b8:	add	x0, x0, #0xc20
  4042bc:	bl	403780 <printf@plt>
  4042c0:	adrp	x0, 454000 <warn@@Base+0x6330>
  4042c4:	add	x0, x0, #0xc28
  4042c8:	str	x0, [sp, #88]
  4042cc:	ldr	x0, [sp, #48]
  4042d0:	ldr	w0, [x0, #32]
  4042d4:	and	w0, w0, #0x1
  4042d8:	cmp	w0, #0x0
  4042dc:	b.eq	404304 <ferror@plt+0xa74>  // b.none
  4042e0:	adrp	x0, 454000 <warn@@Base+0x6330>
  4042e4:	add	x2, x0, #0xc30
  4042e8:	ldr	x1, [sp, #88]
  4042ec:	adrp	x0, 454000 <warn@@Base+0x6330>
  4042f0:	add	x0, x0, #0xc20
  4042f4:	bl	403780 <printf@plt>
  4042f8:	adrp	x0, 454000 <warn@@Base+0x6330>
  4042fc:	add	x0, x0, #0xc28
  404300:	str	x0, [sp, #88]
  404304:	ldr	x0, [sp, #48]
  404308:	ldr	w0, [x0, #32]
  40430c:	and	w0, w0, #0x80
  404310:	cmp	w0, #0x0
  404314:	b.eq	40433c <ferror@plt+0xaac>  // b.none
  404318:	adrp	x0, 454000 <warn@@Base+0x6330>
  40431c:	add	x2, x0, #0xc38
  404320:	ldr	x1, [sp, #88]
  404324:	adrp	x0, 454000 <warn@@Base+0x6330>
  404328:	add	x0, x0, #0xc20
  40432c:	bl	403780 <printf@plt>
  404330:	adrp	x0, 454000 <warn@@Base+0x6330>
  404334:	add	x0, x0, #0xc28
  404338:	str	x0, [sp, #88]
  40433c:	ldr	x0, [sp, #48]
  404340:	ldr	w0, [x0, #32]
  404344:	and	w0, w0, #0x2
  404348:	cmp	w0, #0x0
  40434c:	b.eq	404374 <ferror@plt+0xae4>  // b.none
  404350:	adrp	x0, 454000 <warn@@Base+0x6330>
  404354:	add	x2, x0, #0xc48
  404358:	ldr	x1, [sp, #88]
  40435c:	adrp	x0, 454000 <warn@@Base+0x6330>
  404360:	add	x0, x0, #0xc20
  404364:	bl	403780 <printf@plt>
  404368:	adrp	x0, 454000 <warn@@Base+0x6330>
  40436c:	add	x0, x0, #0xc28
  404370:	str	x0, [sp, #88]
  404374:	ldr	x0, [sp, #48]
  404378:	ldr	w0, [x0, #32]
  40437c:	and	w0, w0, #0x4
  404380:	cmp	w0, #0x0
  404384:	b.eq	4043ac <ferror@plt+0xb1c>  // b.none
  404388:	adrp	x0, 454000 <warn@@Base+0x6330>
  40438c:	add	x2, x0, #0xc50
  404390:	ldr	x1, [sp, #88]
  404394:	adrp	x0, 454000 <warn@@Base+0x6330>
  404398:	add	x0, x0, #0xc20
  40439c:	bl	403780 <printf@plt>
  4043a0:	adrp	x0, 454000 <warn@@Base+0x6330>
  4043a4:	add	x0, x0, #0xc28
  4043a8:	str	x0, [sp, #88]
  4043ac:	ldr	x0, [sp, #48]
  4043b0:	ldr	w0, [x0, #32]
  4043b4:	and	w0, w0, #0x8
  4043b8:	cmp	w0, #0x0
  4043bc:	b.eq	4043e4 <ferror@plt+0xb54>  // b.none
  4043c0:	adrp	x0, 454000 <warn@@Base+0x6330>
  4043c4:	add	x2, x0, #0xc58
  4043c8:	ldr	x1, [sp, #88]
  4043cc:	adrp	x0, 454000 <warn@@Base+0x6330>
  4043d0:	add	x0, x0, #0xc20
  4043d4:	bl	403780 <printf@plt>
  4043d8:	adrp	x0, 454000 <warn@@Base+0x6330>
  4043dc:	add	x0, x0, #0xc28
  4043e0:	str	x0, [sp, #88]
  4043e4:	ldr	x0, [sp, #48]
  4043e8:	ldr	w0, [x0, #32]
  4043ec:	and	w0, w0, #0x10
  4043f0:	cmp	w0, #0x0
  4043f4:	b.eq	40441c <ferror@plt+0xb8c>  // b.none
  4043f8:	adrp	x0, 454000 <warn@@Base+0x6330>
  4043fc:	add	x2, x0, #0xc68
  404400:	ldr	x1, [sp, #88]
  404404:	adrp	x0, 454000 <warn@@Base+0x6330>
  404408:	add	x0, x0, #0xc20
  40440c:	bl	403780 <printf@plt>
  404410:	adrp	x0, 454000 <warn@@Base+0x6330>
  404414:	add	x0, x0, #0xc28
  404418:	str	x0, [sp, #88]
  40441c:	ldr	x0, [sp, #48]
  404420:	ldr	w0, [x0, #32]
  404424:	and	w0, w0, #0x20
  404428:	cmp	w0, #0x0
  40442c:	b.eq	404454 <ferror@plt+0xbc4>  // b.none
  404430:	adrp	x0, 454000 <warn@@Base+0x6330>
  404434:	add	x2, x0, #0xc70
  404438:	ldr	x1, [sp, #88]
  40443c:	adrp	x0, 454000 <warn@@Base+0x6330>
  404440:	add	x0, x0, #0xc20
  404444:	bl	403780 <printf@plt>
  404448:	adrp	x0, 454000 <warn@@Base+0x6330>
  40444c:	add	x0, x0, #0xc28
  404450:	str	x0, [sp, #88]
  404454:	ldr	x0, [sp, #48]
  404458:	ldr	w0, [x0, #32]
  40445c:	and	w0, w0, #0x40
  404460:	cmp	w0, #0x0
  404464:	b.eq	40448c <ferror@plt+0xbfc>  // b.none
  404468:	adrp	x0, 454000 <warn@@Base+0x6330>
  40446c:	add	x2, x0, #0xc78
  404470:	ldr	x1, [sp, #88]
  404474:	adrp	x0, 454000 <warn@@Base+0x6330>
  404478:	add	x0, x0, #0xc20
  40447c:	bl	403780 <printf@plt>
  404480:	adrp	x0, 454000 <warn@@Base+0x6330>
  404484:	add	x0, x0, #0xc28
  404488:	str	x0, [sp, #88]
  40448c:	ldr	x0, [sp, #48]
  404490:	ldr	w0, [x0, #32]
  404494:	and	w0, w0, #0x2000
  404498:	cmp	w0, #0x0
  40449c:	b.eq	4044c4 <ferror@plt+0xc34>  // b.none
  4044a0:	adrp	x0, 454000 <warn@@Base+0x6330>
  4044a4:	add	x2, x0, #0xc80
  4044a8:	ldr	x1, [sp, #88]
  4044ac:	adrp	x0, 454000 <warn@@Base+0x6330>
  4044b0:	add	x0, x0, #0xc20
  4044b4:	bl	403780 <printf@plt>
  4044b8:	adrp	x0, 454000 <warn@@Base+0x6330>
  4044bc:	add	x0, x0, #0xc28
  4044c0:	str	x0, [sp, #88]
  4044c4:	ldr	x0, [sp, #48]
  4044c8:	ldr	w0, [x0, #32]
  4044cc:	and	w0, w0, #0x200
  4044d0:	cmp	w0, #0x0
  4044d4:	b.eq	4044fc <ferror@plt+0xc6c>  // b.none
  4044d8:	adrp	x0, 454000 <warn@@Base+0x6330>
  4044dc:	add	x2, x0, #0xc90
  4044e0:	ldr	x1, [sp, #88]
  4044e4:	adrp	x0, 454000 <warn@@Base+0x6330>
  4044e8:	add	x0, x0, #0xc20
  4044ec:	bl	403780 <printf@plt>
  4044f0:	adrp	x0, 454000 <warn@@Base+0x6330>
  4044f4:	add	x0, x0, #0xc28
  4044f8:	str	x0, [sp, #88]
  4044fc:	ldr	x0, [sp, #48]
  404500:	ldr	w0, [x0, #32]
  404504:	and	w0, w0, #0x8000
  404508:	cmp	w0, #0x0
  40450c:	b.eq	404534 <ferror@plt+0xca4>  // b.none
  404510:	adrp	x0, 454000 <warn@@Base+0x6330>
  404514:	add	x2, x0, #0xca0
  404518:	ldr	x1, [sp, #88]
  40451c:	adrp	x0, 454000 <warn@@Base+0x6330>
  404520:	add	x0, x0, #0xc20
  404524:	bl	403780 <printf@plt>
  404528:	adrp	x0, 454000 <warn@@Base+0x6330>
  40452c:	add	x0, x0, #0xc28
  404530:	str	x0, [sp, #88]
  404534:	ldr	x0, [sp, #48]
  404538:	ldr	w0, [x0, #32]
  40453c:	and	w0, w0, #0x10000
  404540:	cmp	w0, #0x0
  404544:	b.eq	40456c <ferror@plt+0xcdc>  // b.none
  404548:	adrp	x0, 454000 <warn@@Base+0x6330>
  40454c:	add	x2, x0, #0xca8
  404550:	ldr	x1, [sp, #88]
  404554:	adrp	x0, 454000 <warn@@Base+0x6330>
  404558:	add	x0, x0, #0xc20
  40455c:	bl	403780 <printf@plt>
  404560:	adrp	x0, 454000 <warn@@Base+0x6330>
  404564:	add	x0, x0, #0xc28
  404568:	str	x0, [sp, #88]
  40456c:	ldr	x0, [sp, #56]
  404570:	bl	403460 <bfd_get_arch@plt>
  404574:	cmp	w0, #0x26
  404578:	b.ne	4045ec <ferror@plt+0xd5c>  // b.any
  40457c:	ldr	x0, [sp, #48]
  404580:	ldr	w0, [x0, #32]
  404584:	and	w0, w0, #0x10000000
  404588:	cmp	w0, #0x0
  40458c:	b.eq	4045b4 <ferror@plt+0xd24>  // b.none
  404590:	adrp	x0, 454000 <warn@@Base+0x6330>
  404594:	add	x2, x0, #0xcb8
  404598:	ldr	x1, [sp, #88]
  40459c:	adrp	x0, 454000 <warn@@Base+0x6330>
  4045a0:	add	x0, x0, #0xc20
  4045a4:	bl	403780 <printf@plt>
  4045a8:	adrp	x0, 454000 <warn@@Base+0x6330>
  4045ac:	add	x0, x0, #0xc28
  4045b0:	str	x0, [sp, #88]
  4045b4:	ldr	x0, [sp, #48]
  4045b8:	ldr	w0, [x0, #32]
  4045bc:	and	w0, w0, #0x20000000
  4045c0:	cmp	w0, #0x0
  4045c4:	b.eq	4045ec <ferror@plt+0xd5c>  // b.none
  4045c8:	adrp	x0, 454000 <warn@@Base+0x6330>
  4045cc:	add	x2, x0, #0xcc0
  4045d0:	ldr	x1, [sp, #88]
  4045d4:	adrp	x0, 454000 <warn@@Base+0x6330>
  4045d8:	add	x0, x0, #0xc20
  4045dc:	bl	403780 <printf@plt>
  4045e0:	adrp	x0, 454000 <warn@@Base+0x6330>
  4045e4:	add	x0, x0, #0xc28
  4045e8:	str	x0, [sp, #88]
  4045ec:	ldr	x0, [sp, #48]
  4045f0:	ldr	w0, [x0, #32]
  4045f4:	and	w0, w0, #0x400000
  4045f8:	cmp	w0, #0x0
  4045fc:	b.eq	404624 <ferror@plt+0xd94>  // b.none
  404600:	adrp	x0, 454000 <warn@@Base+0x6330>
  404604:	add	x2, x0, #0xcc8
  404608:	ldr	x1, [sp, #88]
  40460c:	adrp	x0, 454000 <warn@@Base+0x6330>
  404610:	add	x0, x0, #0xc20
  404614:	bl	403780 <printf@plt>
  404618:	adrp	x0, 454000 <warn@@Base+0x6330>
  40461c:	add	x0, x0, #0xc28
  404620:	str	x0, [sp, #88]
  404624:	ldr	x0, [sp, #56]
  404628:	bl	403b24 <ferror@plt+0x294>
  40462c:	cmp	w0, #0x2
  404630:	b.ne	4046a8 <ferror@plt+0xe18>  // b.any
  404634:	ldr	x0, [sp, #48]
  404638:	ldr	w0, [x0, #32]
  40463c:	and	w0, w0, #0x8000000
  404640:	cmp	w0, #0x0
  404644:	b.eq	40466c <ferror@plt+0xddc>  // b.none
  404648:	adrp	x0, 454000 <warn@@Base+0x6330>
  40464c:	add	x2, x0, #0xcd8
  404650:	ldr	x1, [sp, #88]
  404654:	adrp	x0, 454000 <warn@@Base+0x6330>
  404658:	add	x0, x0, #0xc20
  40465c:	bl	403780 <printf@plt>
  404660:	adrp	x0, 454000 <warn@@Base+0x6330>
  404664:	add	x0, x0, #0xc28
  404668:	str	x0, [sp, #88]
  40466c:	ldr	x0, [sp, #48]
  404670:	ldr	w0, [x0, #32]
  404674:	and	w0, w0, #0x40000000
  404678:	cmp	w0, #0x0
  40467c:	b.eq	404724 <ferror@plt+0xe94>  // b.none
  404680:	adrp	x0, 454000 <warn@@Base+0x6330>
  404684:	add	x2, x0, #0xce0
  404688:	ldr	x1, [sp, #88]
  40468c:	adrp	x0, 454000 <warn@@Base+0x6330>
  404690:	add	x0, x0, #0xc20
  404694:	bl	403780 <printf@plt>
  404698:	adrp	x0, 454000 <warn@@Base+0x6330>
  40469c:	add	x0, x0, #0xc28
  4046a0:	str	x0, [sp, #88]
  4046a4:	b	404724 <ferror@plt+0xe94>
  4046a8:	ldr	x0, [sp, #56]
  4046ac:	bl	403b24 <ferror@plt+0x294>
  4046b0:	cmp	w0, #0x5
  4046b4:	b.ne	404724 <ferror@plt+0xe94>  // b.any
  4046b8:	ldr	x0, [sp, #48]
  4046bc:	ldr	w0, [x0, #32]
  4046c0:	and	w0, w0, #0x40000000
  4046c4:	cmp	w0, #0x0
  4046c8:	b.eq	4046f0 <ferror@plt+0xe60>  // b.none
  4046cc:	adrp	x0, 454000 <warn@@Base+0x6330>
  4046d0:	add	x2, x0, #0xce8
  4046d4:	ldr	x1, [sp, #88]
  4046d8:	adrp	x0, 454000 <warn@@Base+0x6330>
  4046dc:	add	x0, x0, #0xc20
  4046e0:	bl	403780 <printf@plt>
  4046e4:	adrp	x0, 454000 <warn@@Base+0x6330>
  4046e8:	add	x0, x0, #0xc28
  4046ec:	str	x0, [sp, #88]
  4046f0:	ldr	x0, [sp, #48]
  4046f4:	ldr	w0, [x0, #32]
  4046f8:	cmp	w0, #0x0
  4046fc:	b.ge	404724 <ferror@plt+0xe94>  // b.tcont
  404700:	adrp	x0, 454000 <warn@@Base+0x6330>
  404704:	add	x2, x0, #0xcf0
  404708:	ldr	x1, [sp, #88]
  40470c:	adrp	x0, 454000 <warn@@Base+0x6330>
  404710:	add	x0, x0, #0xc20
  404714:	bl	403780 <printf@plt>
  404718:	adrp	x0, 454000 <warn@@Base+0x6330>
  40471c:	add	x0, x0, #0xc28
  404720:	str	x0, [sp, #88]
  404724:	ldr	x0, [sp, #48]
  404728:	ldr	w0, [x0, #32]
  40472c:	and	w0, w0, #0x400
  404730:	cmp	w0, #0x0
  404734:	b.eq	40475c <ferror@plt+0xecc>  // b.none
  404738:	adrp	x0, 454000 <warn@@Base+0x6330>
  40473c:	add	x2, x0, #0xd00
  404740:	ldr	x1, [sp, #88]
  404744:	adrp	x0, 454000 <warn@@Base+0x6330>
  404748:	add	x0, x0, #0xc20
  40474c:	bl	403780 <printf@plt>
  404750:	adrp	x0, 454000 <warn@@Base+0x6330>
  404754:	add	x0, x0, #0xc28
  404758:	str	x0, [sp, #88]
  40475c:	ldr	x0, [sp, #48]
  404760:	ldr	w0, [x0, #32]
  404764:	and	w0, w0, #0x2000000
  404768:	cmp	w0, #0x0
  40476c:	b.eq	404794 <ferror@plt+0xf04>  // b.none
  404770:	adrp	x0, 454000 <warn@@Base+0x6330>
  404774:	add	x2, x0, #0xd10
  404778:	ldr	x1, [sp, #88]
  40477c:	adrp	x0, 454000 <warn@@Base+0x6330>
  404780:	add	x0, x0, #0xc20
  404784:	bl	403780 <printf@plt>
  404788:	adrp	x0, 454000 <warn@@Base+0x6330>
  40478c:	add	x0, x0, #0xc28
  404790:	str	x0, [sp, #88]
  404794:	ldr	x0, [sp, #56]
  404798:	bl	403460 <bfd_get_arch@plt>
  40479c:	cmp	w0, #0x34
  4047a0:	b.ne	4047dc <ferror@plt+0xf4c>  // b.any
  4047a4:	ldr	x0, [sp, #48]
  4047a8:	ldr	w0, [x0, #32]
  4047ac:	and	w0, w0, #0x20000000
  4047b0:	cmp	w0, #0x0
  4047b4:	b.eq	4047dc <ferror@plt+0xf4c>  // b.none
  4047b8:	adrp	x0, 454000 <warn@@Base+0x6330>
  4047bc:	add	x2, x0, #0xd18
  4047c0:	ldr	x1, [sp, #88]
  4047c4:	adrp	x0, 454000 <warn@@Base+0x6330>
  4047c8:	add	x0, x0, #0xc20
  4047cc:	bl	403780 <printf@plt>
  4047d0:	adrp	x0, 454000 <warn@@Base+0x6330>
  4047d4:	add	x0, x0, #0xc28
  4047d8:	str	x0, [sp, #88]
  4047dc:	ldr	x0, [sp, #48]
  4047e0:	ldr	w0, [x0, #32]
  4047e4:	and	w0, w0, #0x20000
  4047e8:	cmp	w0, #0x0
  4047ec:	b.eq	4048f4 <ferror@plt+0x1064>  // b.none
  4047f0:	ldr	x0, [sp, #48]
  4047f4:	ldr	w0, [x0, #32]
  4047f8:	and	w0, w0, #0xc0000
  4047fc:	cmp	w0, #0xc0, lsl #12
  404800:	b.eq	404860 <ferror@plt+0xfd0>  // b.none
  404804:	cmp	w0, #0xc0, lsl #12
  404808:	b.hi	40482c <ferror@plt+0xf9c>  // b.pmore
  40480c:	cmp	w0, #0x80, lsl #12
  404810:	b.eq	404850 <ferror@plt+0xfc0>  // b.none
  404814:	cmp	w0, #0x80, lsl #12
  404818:	b.hi	40482c <ferror@plt+0xf9c>  // b.pmore
  40481c:	cmp	w0, #0x0
  404820:	b.eq	404830 <ferror@plt+0xfa0>  // b.none
  404824:	cmp	w0, #0x40, lsl #12
  404828:	b.eq	404840 <ferror@plt+0xfb0>  // b.none
  40482c:	bl	403400 <abort@plt>
  404830:	adrp	x0, 454000 <warn@@Base+0x6330>
  404834:	add	x0, x0, #0xd20
  404838:	str	x0, [sp, #80]
  40483c:	b	404870 <ferror@plt+0xfe0>
  404840:	adrp	x0, 454000 <warn@@Base+0x6330>
  404844:	add	x0, x0, #0xd38
  404848:	str	x0, [sp, #80]
  40484c:	b	404870 <ferror@plt+0xfe0>
  404850:	adrp	x0, 454000 <warn@@Base+0x6330>
  404854:	add	x0, x0, #0xd50
  404858:	str	x0, [sp, #80]
  40485c:	b	404870 <ferror@plt+0xfe0>
  404860:	adrp	x0, 454000 <warn@@Base+0x6330>
  404864:	add	x0, x0, #0xd68
  404868:	str	x0, [sp, #80]
  40486c:	nop
  404870:	ldr	x2, [sp, #80]
  404874:	ldr	x1, [sp, #88]
  404878:	adrp	x0, 454000 <warn@@Base+0x6330>
  40487c:	add	x0, x0, #0xc20
  404880:	bl	403780 <printf@plt>
  404884:	ldr	x0, [sp, #56]
  404888:	bl	403b24 <ferror@plt+0x294>
  40488c:	cmp	w0, #0x2
  404890:	b.ne	4048b4 <ferror@plt+0x1024>  // b.any
  404894:	ldr	x0, [sp, #48]
  404898:	ldr	x0, [x0, #224]
  40489c:	cmp	x0, #0x0
  4048a0:	b.eq	4048b4 <ferror@plt+0x1024>  // b.none
  4048a4:	ldr	x0, [sp, #48]
  4048a8:	ldr	x0, [x0, #224]
  4048ac:	ldr	x0, [x0, #64]
  4048b0:	b	4048b8 <ferror@plt+0x1028>
  4048b4:	mov	x0, #0x0                   	// #0
  4048b8:	str	x0, [sp, #64]
  4048bc:	ldr	x0, [sp, #64]
  4048c0:	cmp	x0, #0x0
  4048c4:	b.eq	4048e8 <ferror@plt+0x1058>  // b.none
  4048c8:	ldr	x0, [sp, #64]
  4048cc:	ldr	x1, [x0]
  4048d0:	ldr	x0, [sp, #64]
  4048d4:	ldr	x0, [x0, #8]
  4048d8:	mov	x2, x0
  4048dc:	adrp	x0, 454000 <warn@@Base+0x6330>
  4048e0:	add	x0, x0, #0xd80
  4048e4:	bl	403780 <printf@plt>
  4048e8:	adrp	x0, 454000 <warn@@Base+0x6330>
  4048ec:	add	x0, x0, #0xc28
  4048f0:	str	x0, [sp, #88]
  4048f4:	mov	w0, #0xa                   	// #10
  4048f8:	bl	4037e0 <putchar@plt>
  4048fc:	b	40490c <ferror@plt+0x107c>
  404900:	nop
  404904:	b	40490c <ferror@plt+0x107c>
  404908:	nop
  40490c:	ldp	x19, x20, [sp, #16]
  404910:	ldp	x29, x30, [sp], #96
  404914:	ret
  404918:	stp	x29, x30, [sp, #-80]!
  40491c:	mov	x29, sp
  404920:	str	x0, [sp, #40]
  404924:	str	x1, [sp, #32]
  404928:	str	x2, [sp, #24]
  40492c:	ldr	x0, [sp, #24]
  404930:	str	x0, [sp, #72]
  404934:	ldr	x0, [sp, #32]
  404938:	ldr	w0, [x0, #32]
  40493c:	and	w0, w0, #0x100000
  404940:	cmp	w0, #0x0
  404944:	b.ne	404994 <ferror@plt+0x1104>  // b.any
  404948:	ldr	x0, [sp, #32]
  40494c:	bl	403f14 <ferror@plt+0x684>
  404950:	cmp	w0, #0x0
  404954:	b.eq	40499c <ferror@plt+0x110c>  // b.none
  404958:	ldr	x0, [sp, #32]
  40495c:	bl	4039ac <ferror@plt+0x11c>
  404960:	str	x0, [sp, #64]
  404964:	ldr	x0, [sp, #64]
  404968:	bl	402fd0 <strlen@plt>
  40496c:	str	w0, [sp, #60]
  404970:	ldr	x0, [sp, #72]
  404974:	ldr	w0, [x0]
  404978:	ldr	w1, [sp, #60]
  40497c:	cmp	w1, w0
  404980:	b.le	4049a0 <ferror@plt+0x1110>
  404984:	ldr	x0, [sp, #72]
  404988:	ldr	w1, [sp, #60]
  40498c:	str	w1, [x0]
  404990:	b	4049a0 <ferror@plt+0x1110>
  404994:	nop
  404998:	b	4049a0 <ferror@plt+0x1110>
  40499c:	nop
  4049a0:	ldp	x29, x30, [sp], #80
  4049a4:	ret
  4049a8:	stp	x29, x30, [sp, #-48]!
  4049ac:	mov	x29, sp
  4049b0:	str	x0, [sp, #24]
  4049b4:	mov	w0, #0xd                   	// #13
  4049b8:	str	w0, [sp, #40]
  4049bc:	ldr	x0, [sp, #24]
  4049c0:	bl	403300 <bfd_get_arch_size@plt>
  4049c4:	cmp	w0, #0x20
  4049c8:	b.ne	4049d8 <ferror@plt+0x1148>  // b.any
  4049cc:	mov	w0, #0xa                   	// #10
  4049d0:	str	w0, [sp, #44]
  4049d4:	b	4049e0 <ferror@plt+0x1150>
  4049d8:	mov	w0, #0x12                  	// #18
  4049dc:	str	w0, [sp, #44]
  4049e0:	adrp	x0, 454000 <warn@@Base+0x6330>
  4049e4:	add	x0, x0, #0xd98
  4049e8:	bl	403840 <gettext@plt>
  4049ec:	bl	403780 <printf@plt>
  4049f0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4049f4:	add	x0, x0, #0x414
  4049f8:	ldr	w0, [x0]
  4049fc:	cmp	w0, #0x0
  404a00:	b.eq	404a1c <ferror@plt+0x118c>  // b.none
  404a04:	add	x0, sp, #0x28
  404a08:	mov	x2, x0
  404a0c:	adrp	x0, 404000 <ferror@plt+0x770>
  404a10:	add	x1, x0, #0x918
  404a14:	ldr	x0, [sp, #24]
  404a18:	bl	403790 <bfd_map_over_sections@plt>
  404a1c:	adrp	x0, 454000 <warn@@Base+0x6330>
  404a20:	add	x0, x0, #0xda8
  404a24:	bl	403840 <gettext@plt>
  404a28:	mov	x7, x0
  404a2c:	ldr	w1, [sp, #40]
  404a30:	adrp	x0, 454000 <warn@@Base+0x6330>
  404a34:	add	x6, x0, #0xdd8
  404a38:	ldr	w5, [sp, #44]
  404a3c:	adrp	x0, 454000 <warn@@Base+0x6330>
  404a40:	add	x4, x0, #0xde0
  404a44:	ldr	w3, [sp, #44]
  404a48:	adrp	x0, 454000 <warn@@Base+0x6330>
  404a4c:	add	x2, x0, #0xde8
  404a50:	mov	x0, x7
  404a54:	bl	403780 <printf@plt>
  404a58:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  404a5c:	add	x0, x0, #0x414
  404a60:	ldr	w0, [x0]
  404a64:	cmp	w0, #0x0
  404a68:	b.eq	404a7c <ferror@plt+0x11ec>  // b.none
  404a6c:	adrp	x0, 454000 <warn@@Base+0x6330>
  404a70:	add	x0, x0, #0xdf0
  404a74:	bl	403840 <gettext@plt>
  404a78:	bl	403780 <printf@plt>
  404a7c:	mov	w0, #0xa                   	// #10
  404a80:	bl	4037e0 <putchar@plt>
  404a84:	add	x0, sp, #0x28
  404a88:	mov	x2, x0
  404a8c:	adrp	x0, 404000 <ferror@plt+0x770>
  404a90:	add	x1, x0, #0x144
  404a94:	ldr	x0, [sp, #24]
  404a98:	bl	403790 <bfd_map_over_sections@plt>
  404a9c:	nop
  404aa0:	ldp	x29, x30, [sp], #48
  404aa4:	ret
  404aa8:	stp	x29, x30, [sp, #-80]!
  404aac:	mov	x29, sp
  404ab0:	str	x19, [sp, #16]
  404ab4:	str	x0, [sp, #40]
  404ab8:	str	xzr, [sp, #72]
  404abc:	ldr	x0, [sp, #40]
  404ac0:	bl	403a9c <ferror@plt+0x20c>
  404ac4:	and	w0, w0, #0x10
  404ac8:	cmp	w0, #0x0
  404acc:	b.ne	404ae4 <ferror@plt+0x1254>  // b.any
  404ad0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  404ad4:	add	x0, x0, #0x4b0
  404ad8:	str	xzr, [x0]
  404adc:	mov	x0, #0x0                   	// #0
  404ae0:	b	404c30 <ferror@plt+0x13a0>
  404ae4:	ldr	x0, [sp, #40]
  404ae8:	ldr	x0, [x0, #8]
  404aec:	ldr	x1, [x0, #496]
  404af0:	ldr	x0, [sp, #40]
  404af4:	blr	x1
  404af8:	str	x0, [sp, #64]
  404afc:	ldr	x0, [sp, #64]
  404b00:	cmp	x0, #0x0
  404b04:	b.ge	404b3c <ferror@plt+0x12ac>  // b.tcont
  404b08:	adrp	x0, 454000 <warn@@Base+0x6330>
  404b0c:	add	x0, x0, #0xdf8
  404b10:	bl	403840 <gettext@plt>
  404b14:	mov	x19, x0
  404b18:	ldr	x0, [sp, #40]
  404b1c:	bl	403a84 <ferror@plt+0x1f4>
  404b20:	mov	x1, x0
  404b24:	mov	x0, x19
  404b28:	bl	44c650 <ferror@plt+0x48dc0>
  404b2c:	adrp	x0, 454000 <warn@@Base+0x6330>
  404b30:	add	x0, x0, #0xe20
  404b34:	bl	403840 <gettext@plt>
  404b38:	bl	44c4e4 <ferror@plt+0x48c54>
  404b3c:	ldr	x0, [sp, #64]
  404b40:	cmp	x0, #0x0
  404b44:	b.eq	404be4 <ferror@plt+0x1354>  // b.none
  404b48:	ldr	x0, [sp, #40]
  404b4c:	bl	403440 <bfd_get_file_size@plt>
  404b50:	str	x0, [sp, #56]
  404b54:	ldr	x0, [sp, #56]
  404b58:	cmp	x0, #0x0
  404b5c:	b.le	404bd8 <ferror@plt+0x1348>
  404b60:	ldr	x1, [sp, #56]
  404b64:	ldr	x0, [sp, #64]
  404b68:	cmp	x1, x0
  404b6c:	b.ge	404bd8 <ferror@plt+0x1348>  // b.tcont
  404b70:	ldr	x0, [sp, #40]
  404b74:	bl	403b24 <ferror@plt+0x294>
  404b78:	cmp	w0, #0x10
  404b7c:	b.eq	404bd8 <ferror@plt+0x1348>  // b.none
  404b80:	ldr	x0, [sp, #40]
  404b84:	bl	403a84 <ferror@plt+0x1f4>
  404b88:	mov	x19, x0
  404b8c:	adrp	x0, 454000 <warn@@Base+0x6330>
  404b90:	add	x0, x0, #0xe38
  404b94:	bl	403840 <gettext@plt>
  404b98:	ldr	x5, [sp, #56]
  404b9c:	ldr	x4, [sp, #64]
  404ba0:	mov	x3, x0
  404ba4:	mov	x2, #0x0                   	// #0
  404ba8:	ldr	x1, [sp, #40]
  404bac:	mov	x0, x19
  404bb0:	bl	44c2ec <ferror@plt+0x48a5c>
  404bb4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  404bb8:	add	x0, x0, #0x390
  404bbc:	mov	w1, #0x1                   	// #1
  404bc0:	str	w1, [x0]
  404bc4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  404bc8:	add	x0, x0, #0x4b0
  404bcc:	str	xzr, [x0]
  404bd0:	mov	x0, #0x0                   	// #0
  404bd4:	b	404c30 <ferror@plt+0x13a0>
  404bd8:	ldr	x0, [sp, #64]
  404bdc:	bl	403290 <xmalloc@plt>
  404be0:	str	x0, [sp, #72]
  404be4:	ldr	x0, [sp, #40]
  404be8:	ldr	x0, [x0, #8]
  404bec:	ldr	x2, [x0, #504]
  404bf0:	ldr	x1, [sp, #72]
  404bf4:	ldr	x0, [sp, #40]
  404bf8:	blr	x2
  404bfc:	mov	x1, x0
  404c00:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  404c04:	add	x0, x0, #0x4b0
  404c08:	str	x1, [x0]
  404c0c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  404c10:	add	x0, x0, #0x4b0
  404c14:	ldr	x0, [x0]
  404c18:	cmp	x0, #0x0
  404c1c:	b.ge	404c2c <ferror@plt+0x139c>  // b.tcont
  404c20:	ldr	x0, [sp, #40]
  404c24:	bl	403a84 <ferror@plt+0x1f4>
  404c28:	bl	44c4e4 <ferror@plt+0x48c54>
  404c2c:	ldr	x0, [sp, #72]
  404c30:	ldr	x19, [sp, #16]
  404c34:	ldp	x29, x30, [sp], #80
  404c38:	ret
  404c3c:	stp	x29, x30, [sp, #-64]!
  404c40:	mov	x29, sp
  404c44:	str	x19, [sp, #16]
  404c48:	str	x0, [sp, #40]
  404c4c:	str	xzr, [sp, #56]
  404c50:	ldr	x0, [sp, #40]
  404c54:	ldr	x0, [x0, #8]
  404c58:	ldr	x1, [x0, #832]
  404c5c:	ldr	x0, [sp, #40]
  404c60:	blr	x1
  404c64:	str	x0, [sp, #48]
  404c68:	ldr	x0, [sp, #48]
  404c6c:	cmp	x0, #0x0
  404c70:	b.ge	404cdc <ferror@plt+0x144c>  // b.tcont
  404c74:	ldr	x0, [sp, #40]
  404c78:	bl	403a9c <ferror@plt+0x20c>
  404c7c:	and	w0, w0, #0x40
  404c80:	cmp	w0, #0x0
  404c84:	b.ne	404cd0 <ferror@plt+0x1440>  // b.any
  404c88:	adrp	x0, 454000 <warn@@Base+0x6330>
  404c8c:	add	x0, x0, #0xe78
  404c90:	bl	403840 <gettext@plt>
  404c94:	mov	x19, x0
  404c98:	ldr	x0, [sp, #40]
  404c9c:	bl	403a84 <ferror@plt+0x1f4>
  404ca0:	mov	x1, x0
  404ca4:	mov	x0, x19
  404ca8:	bl	44c650 <ferror@plt+0x48dc0>
  404cac:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  404cb0:	add	x0, x0, #0x390
  404cb4:	mov	w1, #0x1                   	// #1
  404cb8:	str	w1, [x0]
  404cbc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  404cc0:	add	x0, x0, #0x4e0
  404cc4:	str	xzr, [x0]
  404cc8:	mov	x0, #0x0                   	// #0
  404ccc:	b	404d40 <ferror@plt+0x14b0>
  404cd0:	ldr	x0, [sp, #40]
  404cd4:	bl	403a84 <ferror@plt+0x1f4>
  404cd8:	bl	44c4e4 <ferror@plt+0x48c54>
  404cdc:	ldr	x0, [sp, #48]
  404ce0:	cmp	x0, #0x0
  404ce4:	b.eq	404cf4 <ferror@plt+0x1464>  // b.none
  404ce8:	ldr	x0, [sp, #48]
  404cec:	bl	403290 <xmalloc@plt>
  404cf0:	str	x0, [sp, #56]
  404cf4:	ldr	x0, [sp, #40]
  404cf8:	ldr	x0, [x0, #8]
  404cfc:	ldr	x2, [x0, #840]
  404d00:	ldr	x1, [sp, #56]
  404d04:	ldr	x0, [sp, #40]
  404d08:	blr	x2
  404d0c:	mov	x1, x0
  404d10:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  404d14:	add	x0, x0, #0x4e0
  404d18:	str	x1, [x0]
  404d1c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  404d20:	add	x0, x0, #0x4e0
  404d24:	ldr	x0, [x0]
  404d28:	cmp	x0, #0x0
  404d2c:	b.ge	404d3c <ferror@plt+0x14ac>  // b.tcont
  404d30:	ldr	x0, [sp, #40]
  404d34:	bl	403a84 <ferror@plt+0x1f4>
  404d38:	bl	44c4e4 <ferror@plt+0x48c54>
  404d3c:	ldr	x0, [sp, #56]
  404d40:	ldr	x19, [sp, #16]
  404d44:	ldp	x29, x30, [sp], #64
  404d48:	ret
  404d4c:	stp	x29, x30, [sp, #-32]!
  404d50:	mov	x29, sp
  404d54:	str	x0, [sp, #24]
  404d58:	mov	x2, #0x4                   	// #4
  404d5c:	adrp	x0, 454000 <warn@@Base+0x6330>
  404d60:	add	x1, x0, #0xe98
  404d64:	ldr	x0, [sp, #24]
  404d68:	bl	403210 <strncmp@plt>
  404d6c:	cmp	w0, #0x0
  404d70:	b.eq	404d8c <ferror@plt+0x14fc>  // b.none
  404d74:	adrp	x0, 454000 <warn@@Base+0x6330>
  404d78:	add	x1, x0, #0xea0
  404d7c:	ldr	x0, [sp, #24]
  404d80:	bl	4034b0 <strcmp@plt>
  404d84:	cmp	w0, #0x0
  404d88:	b.ne	404d94 <ferror@plt+0x1504>  // b.any
  404d8c:	mov	w0, #0x1                   	// #1
  404d90:	b	404d98 <ferror@plt+0x1508>
  404d94:	mov	w0, #0x0                   	// #0
  404d98:	ldp	x29, x30, [sp], #32
  404d9c:	ret
  404da0:	stp	x29, x30, [sp, #-64]!
  404da4:	mov	x29, sp
  404da8:	str	x0, [sp, #24]
  404dac:	str	x1, [sp, #16]
  404db0:	ldr	x0, [sp, #24]
  404db4:	str	x0, [sp, #56]
  404db8:	ldr	x0, [sp, #24]
  404dbc:	str	x0, [sp, #48]
  404dc0:	b	404e70 <ferror@plt+0x15e0>
  404dc4:	ldr	x0, [sp, #56]
  404dc8:	add	x1, x0, #0x8
  404dcc:	str	x1, [sp, #56]
  404dd0:	ldr	x0, [x0]
  404dd4:	str	x0, [sp, #40]
  404dd8:	ldr	x0, [sp, #40]
  404ddc:	ldr	x0, [x0, #8]
  404de0:	cmp	x0, #0x0
  404de4:	b.eq	404e70 <ferror@plt+0x15e0>  // b.none
  404de8:	ldr	x0, [sp, #40]
  404dec:	ldr	x0, [x0, #8]
  404df0:	ldrb	w0, [x0]
  404df4:	cmp	w0, #0x0
  404df8:	b.ne	404e00 <ferror@plt+0x1570>  // b.any
  404dfc:	b	404e70 <ferror@plt+0x15e0>
  404e00:	ldr	x0, [sp, #40]
  404e04:	ldr	w1, [x0, #24]
  404e08:	mov	w0, #0x104                 	// #260
  404e0c:	and	w0, w1, w0
  404e10:	cmp	w0, #0x0
  404e14:	b.eq	404e30 <ferror@plt+0x15a0>  // b.none
  404e18:	ldr	x0, [sp, #40]
  404e1c:	ldr	x0, [x0, #8]
  404e20:	bl	404d4c <ferror@plt+0x14bc>
  404e24:	cmp	w0, #0x0
  404e28:	b.ne	404e30 <ferror@plt+0x15a0>  // b.any
  404e2c:	b	404e70 <ferror@plt+0x15e0>
  404e30:	ldr	x0, [sp, #40]
  404e34:	ldr	x0, [x0, #32]
  404e38:	bl	403a34 <ferror@plt+0x1a4>
  404e3c:	cmp	w0, #0x0
  404e40:	b.ne	404e70 <ferror@plt+0x15e0>  // b.any
  404e44:	ldr	x0, [sp, #40]
  404e48:	ldr	x0, [x0, #32]
  404e4c:	bl	403a0c <ferror@plt+0x17c>
  404e50:	cmp	w0, #0x0
  404e54:	b.eq	404e5c <ferror@plt+0x15cc>  // b.none
  404e58:	b	404e70 <ferror@plt+0x15e0>
  404e5c:	ldr	x0, [sp, #48]
  404e60:	add	x1, x0, #0x8
  404e64:	str	x1, [sp, #48]
  404e68:	ldr	x1, [sp, #40]
  404e6c:	str	x1, [x0]
  404e70:	ldr	x0, [sp, #16]
  404e74:	sub	x0, x0, #0x1
  404e78:	str	x0, [sp, #16]
  404e7c:	ldr	x0, [sp, #16]
  404e80:	cmp	x0, #0x0
  404e84:	b.ge	404dc4 <ferror@plt+0x1534>  // b.tcont
  404e88:	ldr	x1, [sp, #48]
  404e8c:	ldr	x0, [sp, #24]
  404e90:	sub	x0, x1, x0
  404e94:	asr	x0, x0, #3
  404e98:	ldp	x29, x30, [sp], #64
  404e9c:	ret
  404ea0:	stp	x29, x30, [sp, #-144]!
  404ea4:	mov	x29, sp
  404ea8:	str	x19, [sp, #16]
  404eac:	str	x0, [sp, #40]
  404eb0:	str	x1, [sp, #32]
  404eb4:	ldr	x0, [sp, #40]
  404eb8:	ldr	x0, [x0]
  404ebc:	str	x0, [sp, #120]
  404ec0:	ldr	x0, [sp, #32]
  404ec4:	ldr	x0, [x0]
  404ec8:	str	x0, [sp, #112]
  404ecc:	ldr	x0, [sp, #120]
  404ed0:	bl	403acc <ferror@plt+0x23c>
  404ed4:	mov	x19, x0
  404ed8:	ldr	x0, [sp, #112]
  404edc:	bl	403acc <ferror@plt+0x23c>
  404ee0:	cmp	x19, x0
  404ee4:	b.ls	404ef0 <ferror@plt+0x1660>  // b.plast
  404ee8:	mov	w0, #0x1                   	// #1
  404eec:	b	405470 <ferror@plt+0x1be0>
  404ef0:	ldr	x0, [sp, #120]
  404ef4:	bl	403acc <ferror@plt+0x23c>
  404ef8:	mov	x19, x0
  404efc:	ldr	x0, [sp, #112]
  404f00:	bl	403acc <ferror@plt+0x23c>
  404f04:	cmp	x19, x0
  404f08:	b.cs	404f14 <ferror@plt+0x1684>  // b.hs, b.nlast
  404f0c:	mov	w0, #0xffffffff            	// #-1
  404f10:	b	405470 <ferror@plt+0x1be0>
  404f14:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  404f18:	add	x0, x0, #0x510
  404f1c:	ldr	x0, [x0]
  404f20:	ldr	x2, [x0]
  404f24:	ldr	x0, [sp, #120]
  404f28:	ldr	x0, [x0, #32]
  404f2c:	ldr	x0, [x0]
  404f30:	mov	x1, x0
  404f34:	mov	x0, x2
  404f38:	bl	4034b0 <strcmp@plt>
  404f3c:	cmp	w0, #0x0
  404f40:	cset	w0, eq  // eq = none
  404f44:	and	w0, w0, #0xff
  404f48:	str	w0, [sp, #108]
  404f4c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  404f50:	add	x0, x0, #0x510
  404f54:	ldr	x0, [x0]
  404f58:	ldr	x2, [x0]
  404f5c:	ldr	x0, [sp, #112]
  404f60:	ldr	x0, [x0, #32]
  404f64:	ldr	x0, [x0]
  404f68:	mov	x1, x0
  404f6c:	mov	x0, x2
  404f70:	bl	4034b0 <strcmp@plt>
  404f74:	cmp	w0, #0x0
  404f78:	cset	w0, eq  // eq = none
  404f7c:	and	w0, w0, #0xff
  404f80:	str	w0, [sp, #104]
  404f84:	ldr	w0, [sp, #108]
  404f88:	cmp	w0, #0x0
  404f8c:	b.eq	404fa4 <ferror@plt+0x1714>  // b.none
  404f90:	ldr	w0, [sp, #104]
  404f94:	cmp	w0, #0x0
  404f98:	b.ne	404fa4 <ferror@plt+0x1714>  // b.any
  404f9c:	mov	w0, #0xffffffff            	// #-1
  404fa0:	b	405470 <ferror@plt+0x1be0>
  404fa4:	ldr	w0, [sp, #108]
  404fa8:	cmp	w0, #0x0
  404fac:	b.ne	404fc4 <ferror@plt+0x1734>  // b.any
  404fb0:	ldr	w0, [sp, #104]
  404fb4:	cmp	w0, #0x0
  404fb8:	b.eq	404fc4 <ferror@plt+0x1734>  // b.none
  404fbc:	mov	w0, #0x1                   	// #1
  404fc0:	b	405470 <ferror@plt+0x1be0>
  404fc4:	ldr	x0, [sp, #120]
  404fc8:	bl	403af4 <ferror@plt+0x264>
  404fcc:	str	x0, [sp, #96]
  404fd0:	ldr	x0, [sp, #112]
  404fd4:	bl	403af4 <ferror@plt+0x264>
  404fd8:	str	x0, [sp, #88]
  404fdc:	ldr	x0, [sp, #96]
  404fe0:	bl	402fd0 <strlen@plt>
  404fe4:	str	x0, [sp, #80]
  404fe8:	ldr	x0, [sp, #88]
  404fec:	bl	402fd0 <strlen@plt>
  404ff0:	str	x0, [sp, #72]
  404ff4:	adrp	x0, 454000 <warn@@Base+0x6330>
  404ff8:	add	x1, x0, #0xea8
  404ffc:	ldr	x0, [sp, #96]
  405000:	bl	4036c0 <strstr@plt>
  405004:	cmp	x0, #0x0
  405008:	b.ne	405024 <ferror@plt+0x1794>  // b.any
  40500c:	adrp	x0, 454000 <warn@@Base+0x6330>
  405010:	add	x1, x0, #0xeb8
  405014:	ldr	x0, [sp, #96]
  405018:	bl	4036c0 <strstr@plt>
  40501c:	cmp	x0, #0x0
  405020:	b.eq	40502c <ferror@plt+0x179c>  // b.none
  405024:	mov	w0, #0x1                   	// #1
  405028:	b	405030 <ferror@plt+0x17a0>
  40502c:	mov	w0, #0x0                   	// #0
  405030:	str	w0, [sp, #68]
  405034:	adrp	x0, 454000 <warn@@Base+0x6330>
  405038:	add	x1, x0, #0xea8
  40503c:	ldr	x0, [sp, #88]
  405040:	bl	4036c0 <strstr@plt>
  405044:	cmp	x0, #0x0
  405048:	b.ne	405064 <ferror@plt+0x17d4>  // b.any
  40504c:	adrp	x0, 454000 <warn@@Base+0x6330>
  405050:	add	x1, x0, #0xeb8
  405054:	ldr	x0, [sp, #88]
  405058:	bl	4036c0 <strstr@plt>
  40505c:	cmp	x0, #0x0
  405060:	b.eq	40506c <ferror@plt+0x17dc>  // b.none
  405064:	mov	w0, #0x1                   	// #1
  405068:	b	405070 <ferror@plt+0x17e0>
  40506c:	mov	w0, #0x0                   	// #0
  405070:	str	w0, [sp, #64]
  405074:	ldr	w0, [sp, #68]
  405078:	cmp	w0, #0x0
  40507c:	b.eq	405094 <ferror@plt+0x1804>  // b.none
  405080:	ldr	w0, [sp, #64]
  405084:	cmp	w0, #0x0
  405088:	b.ne	405094 <ferror@plt+0x1804>  // b.any
  40508c:	mov	w0, #0x1                   	// #1
  405090:	b	405470 <ferror@plt+0x1be0>
  405094:	ldr	w0, [sp, #68]
  405098:	cmp	w0, #0x0
  40509c:	b.ne	4050b4 <ferror@plt+0x1824>  // b.any
  4050a0:	ldr	w0, [sp, #64]
  4050a4:	cmp	w0, #0x0
  4050a8:	b.eq	4050b4 <ferror@plt+0x1824>  // b.none
  4050ac:	mov	w0, #0xffffffff            	// #-1
  4050b0:	b	405470 <ferror@plt+0x1be0>
  4050b4:	ldr	x0, [sp, #120]
  4050b8:	ldr	w0, [x0, #24]
  4050bc:	and	w0, w0, #0x4000
  4050c0:	cmp	w0, #0x0
  4050c4:	b.ne	405128 <ferror@plt+0x1898>  // b.any
  4050c8:	ldr	x0, [sp, #80]
  4050cc:	cmp	x0, #0x2
  4050d0:	b.ls	405130 <ferror@plt+0x18a0>  // b.plast
  4050d4:	ldr	x0, [sp, #80]
  4050d8:	sub	x0, x0, #0x2
  4050dc:	ldr	x1, [sp, #96]
  4050e0:	add	x0, x1, x0
  4050e4:	ldrb	w0, [x0]
  4050e8:	cmp	w0, #0x2e
  4050ec:	b.ne	405130 <ferror@plt+0x18a0>  // b.any
  4050f0:	ldr	x0, [sp, #80]
  4050f4:	sub	x0, x0, #0x1
  4050f8:	ldr	x1, [sp, #96]
  4050fc:	add	x0, x1, x0
  405100:	ldrb	w0, [x0]
  405104:	cmp	w0, #0x6f
  405108:	b.eq	405128 <ferror@plt+0x1898>  // b.none
  40510c:	ldr	x0, [sp, #80]
  405110:	sub	x0, x0, #0x1
  405114:	ldr	x1, [sp, #96]
  405118:	add	x0, x1, x0
  40511c:	ldrb	w0, [x0]
  405120:	cmp	w0, #0x61
  405124:	b.ne	405130 <ferror@plt+0x18a0>  // b.any
  405128:	mov	w0, #0x1                   	// #1
  40512c:	b	405134 <ferror@plt+0x18a4>
  405130:	mov	w0, #0x0                   	// #0
  405134:	str	w0, [sp, #68]
  405138:	ldr	x0, [sp, #112]
  40513c:	ldr	w0, [x0, #24]
  405140:	and	w0, w0, #0x4000
  405144:	cmp	w0, #0x0
  405148:	b.ne	4051ac <ferror@plt+0x191c>  // b.any
  40514c:	ldr	x0, [sp, #72]
  405150:	cmp	x0, #0x2
  405154:	b.ls	4051b4 <ferror@plt+0x1924>  // b.plast
  405158:	ldr	x0, [sp, #72]
  40515c:	sub	x0, x0, #0x2
  405160:	ldr	x1, [sp, #88]
  405164:	add	x0, x1, x0
  405168:	ldrb	w0, [x0]
  40516c:	cmp	w0, #0x2e
  405170:	b.ne	4051b4 <ferror@plt+0x1924>  // b.any
  405174:	ldr	x0, [sp, #72]
  405178:	sub	x0, x0, #0x1
  40517c:	ldr	x1, [sp, #88]
  405180:	add	x0, x1, x0
  405184:	ldrb	w0, [x0]
  405188:	cmp	w0, #0x6f
  40518c:	b.eq	4051ac <ferror@plt+0x191c>  // b.none
  405190:	ldr	x0, [sp, #72]
  405194:	sub	x0, x0, #0x1
  405198:	ldr	x1, [sp, #88]
  40519c:	add	x0, x1, x0
  4051a0:	ldrb	w0, [x0]
  4051a4:	cmp	w0, #0x61
  4051a8:	b.ne	4051b4 <ferror@plt+0x1924>  // b.any
  4051ac:	mov	w0, #0x1                   	// #1
  4051b0:	b	4051b8 <ferror@plt+0x1928>
  4051b4:	mov	w0, #0x0                   	// #0
  4051b8:	str	w0, [sp, #64]
  4051bc:	ldr	w0, [sp, #68]
  4051c0:	cmp	w0, #0x0
  4051c4:	b.eq	4051dc <ferror@plt+0x194c>  // b.none
  4051c8:	ldr	w0, [sp, #64]
  4051cc:	cmp	w0, #0x0
  4051d0:	b.ne	4051dc <ferror@plt+0x194c>  // b.any
  4051d4:	mov	w0, #0x1                   	// #1
  4051d8:	b	405470 <ferror@plt+0x1be0>
  4051dc:	ldr	w0, [sp, #68]
  4051e0:	cmp	w0, #0x0
  4051e4:	b.ne	4051fc <ferror@plt+0x196c>  // b.any
  4051e8:	ldr	w0, [sp, #64]
  4051ec:	cmp	w0, #0x0
  4051f0:	b.eq	4051fc <ferror@plt+0x196c>  // b.none
  4051f4:	mov	w0, #0xffffffff            	// #-1
  4051f8:	b	405470 <ferror@plt+0x1be0>
  4051fc:	ldr	x0, [sp, #120]
  405200:	ldr	w0, [x0, #24]
  405204:	str	w0, [sp, #60]
  405208:	ldr	x0, [sp, #112]
  40520c:	ldr	w0, [x0, #24]
  405210:	str	w0, [sp, #56]
  405214:	ldr	w1, [sp, #60]
  405218:	ldr	w0, [sp, #56]
  40521c:	eor	w0, w1, w0
  405220:	and	w0, w0, #0x4
  405224:	cmp	w0, #0x0
  405228:	b.eq	40524c <ferror@plt+0x19bc>  // b.none
  40522c:	ldr	w0, [sp, #60]
  405230:	and	w0, w0, #0x4
  405234:	cmp	w0, #0x0
  405238:	b.eq	405244 <ferror@plt+0x19b4>  // b.none
  40523c:	mov	w0, #0x1                   	// #1
  405240:	b	405470 <ferror@plt+0x1be0>
  405244:	mov	w0, #0xffffffff            	// #-1
  405248:	b	405470 <ferror@plt+0x1be0>
  40524c:	ldr	w1, [sp, #60]
  405250:	ldr	w0, [sp, #56]
  405254:	eor	w0, w1, w0
  405258:	and	w0, w0, #0x100
  40525c:	cmp	w0, #0x0
  405260:	b.eq	405284 <ferror@plt+0x19f4>  // b.none
  405264:	ldr	w0, [sp, #60]
  405268:	and	w0, w0, #0x100
  40526c:	cmp	w0, #0x0
  405270:	b.eq	40527c <ferror@plt+0x19ec>  // b.none
  405274:	mov	w0, #0x1                   	// #1
  405278:	b	405470 <ferror@plt+0x1be0>
  40527c:	mov	w0, #0xffffffff            	// #-1
  405280:	b	405470 <ferror@plt+0x1be0>
  405284:	ldr	w1, [sp, #60]
  405288:	ldr	w0, [sp, #56]
  40528c:	eor	w0, w1, w0
  405290:	and	w0, w0, #0x8
  405294:	cmp	w0, #0x0
  405298:	b.eq	4052bc <ferror@plt+0x1a2c>  // b.none
  40529c:	ldr	w0, [sp, #60]
  4052a0:	and	w0, w0, #0x8
  4052a4:	cmp	w0, #0x0
  4052a8:	b.eq	4052b4 <ferror@plt+0x1a24>  // b.none
  4052ac:	mov	w0, #0xffffffff            	// #-1
  4052b0:	b	405470 <ferror@plt+0x1be0>
  4052b4:	mov	w0, #0x1                   	// #1
  4052b8:	b	405470 <ferror@plt+0x1be0>
  4052bc:	ldr	w1, [sp, #60]
  4052c0:	ldr	w0, [sp, #56]
  4052c4:	eor	w0, w1, w0
  4052c8:	and	w0, w0, #0x10000
  4052cc:	cmp	w0, #0x0
  4052d0:	b.eq	4052f4 <ferror@plt+0x1a64>  // b.none
  4052d4:	ldr	w0, [sp, #60]
  4052d8:	and	w0, w0, #0x10000
  4052dc:	cmp	w0, #0x0
  4052e0:	b.eq	4052ec <ferror@plt+0x1a5c>  // b.none
  4052e4:	mov	w0, #0xffffffff            	// #-1
  4052e8:	b	405470 <ferror@plt+0x1be0>
  4052ec:	mov	w0, #0x1                   	// #1
  4052f0:	b	405470 <ferror@plt+0x1be0>
  4052f4:	ldr	w1, [sp, #60]
  4052f8:	ldr	w0, [sp, #56]
  4052fc:	eor	w0, w1, w0
  405300:	and	w0, w0, #0x1
  405304:	cmp	w0, #0x0
  405308:	b.eq	40532c <ferror@plt+0x1a9c>  // b.none
  40530c:	ldr	w0, [sp, #60]
  405310:	and	w0, w0, #0x1
  405314:	cmp	w0, #0x0
  405318:	b.eq	405324 <ferror@plt+0x1a94>  // b.none
  40531c:	mov	w0, #0x1                   	// #1
  405320:	b	405470 <ferror@plt+0x1be0>
  405324:	mov	w0, #0xffffffff            	// #-1
  405328:	b	405470 <ferror@plt+0x1be0>
  40532c:	ldr	w1, [sp, #60]
  405330:	ldr	w0, [sp, #56]
  405334:	eor	w0, w1, w0
  405338:	and	w0, w0, #0x2
  40533c:	cmp	w0, #0x0
  405340:	b.eq	405364 <ferror@plt+0x1ad4>  // b.none
  405344:	ldr	w0, [sp, #60]
  405348:	and	w0, w0, #0x2
  40534c:	cmp	w0, #0x0
  405350:	b.eq	40535c <ferror@plt+0x1acc>  // b.none
  405354:	mov	w0, #0xffffffff            	// #-1
  405358:	b	405470 <ferror@plt+0x1be0>
  40535c:	mov	w0, #0x1                   	// #1
  405360:	b	405470 <ferror@plt+0x1be0>
  405364:	ldr	x0, [sp, #120]
  405368:	bl	403b0c <ferror@plt+0x27c>
  40536c:	bl	403b24 <ferror@plt+0x294>
  405370:	cmp	w0, #0x5
  405374:	b.ne	405414 <ferror@plt+0x1b84>  // b.any
  405378:	ldr	x0, [sp, #112]
  40537c:	bl	403b0c <ferror@plt+0x27c>
  405380:	bl	403b24 <ferror@plt+0x294>
  405384:	cmp	w0, #0x5
  405388:	b.ne	405414 <ferror@plt+0x1b84>  // b.any
  40538c:	str	xzr, [sp, #136]
  405390:	ldr	x0, [sp, #120]
  405394:	ldr	w1, [x0, #24]
  405398:	mov	w0, #0x100                 	// #256
  40539c:	movk	w0, #0x20, lsl #16
  4053a0:	and	w0, w1, w0
  4053a4:	cmp	w0, #0x0
  4053a8:	b.ne	4053b8 <ferror@plt+0x1b28>  // b.any
  4053ac:	ldr	x0, [sp, #120]
  4053b0:	ldr	x0, [x0, #56]
  4053b4:	str	x0, [sp, #136]
  4053b8:	str	xzr, [sp, #128]
  4053bc:	ldr	x0, [sp, #112]
  4053c0:	ldr	w1, [x0, #24]
  4053c4:	mov	w0, #0x100                 	// #256
  4053c8:	movk	w0, #0x20, lsl #16
  4053cc:	and	w0, w1, w0
  4053d0:	cmp	w0, #0x0
  4053d4:	b.ne	4053e4 <ferror@plt+0x1b54>  // b.any
  4053d8:	ldr	x0, [sp, #112]
  4053dc:	ldr	x0, [x0, #56]
  4053e0:	str	x0, [sp, #128]
  4053e4:	ldr	x1, [sp, #136]
  4053e8:	ldr	x0, [sp, #128]
  4053ec:	cmp	x1, x0
  4053f0:	b.eq	405414 <ferror@plt+0x1b84>  // b.none
  4053f4:	ldr	x1, [sp, #136]
  4053f8:	ldr	x0, [sp, #128]
  4053fc:	cmp	x1, x0
  405400:	b.ls	40540c <ferror@plt+0x1b7c>  // b.plast
  405404:	mov	w0, #0xffffffff            	// #-1
  405408:	b	405470 <ferror@plt+0x1be0>
  40540c:	mov	w0, #0x1                   	// #1
  405410:	b	405470 <ferror@plt+0x1be0>
  405414:	ldr	x0, [sp, #96]
  405418:	ldrb	w0, [x0]
  40541c:	cmp	w0, #0x2e
  405420:	b.ne	40543c <ferror@plt+0x1bac>  // b.any
  405424:	ldr	x0, [sp, #88]
  405428:	ldrb	w0, [x0]
  40542c:	cmp	w0, #0x2e
  405430:	b.eq	40543c <ferror@plt+0x1bac>  // b.none
  405434:	mov	w0, #0x1                   	// #1
  405438:	b	405470 <ferror@plt+0x1be0>
  40543c:	ldr	x0, [sp, #96]
  405440:	ldrb	w0, [x0]
  405444:	cmp	w0, #0x2e
  405448:	b.eq	405464 <ferror@plt+0x1bd4>  // b.none
  40544c:	ldr	x0, [sp, #88]
  405450:	ldrb	w0, [x0]
  405454:	cmp	w0, #0x2e
  405458:	b.ne	405464 <ferror@plt+0x1bd4>  // b.any
  40545c:	mov	w0, #0xffffffff            	// #-1
  405460:	b	405470 <ferror@plt+0x1be0>
  405464:	ldr	x1, [sp, #88]
  405468:	ldr	x0, [sp, #96]
  40546c:	bl	4034b0 <strcmp@plt>
  405470:	ldr	x19, [sp, #16]
  405474:	ldp	x29, x30, [sp], #144
  405478:	ret
  40547c:	sub	sp, sp, #0x20
  405480:	str	x0, [sp, #8]
  405484:	str	x1, [sp]
  405488:	ldr	x0, [sp, #8]
  40548c:	ldr	x0, [x0]
  405490:	str	x0, [sp, #24]
  405494:	ldr	x0, [sp]
  405498:	ldr	x0, [x0]
  40549c:	str	x0, [sp, #16]
  4054a0:	ldr	x0, [sp, #24]
  4054a4:	ldr	x1, [x0, #8]
  4054a8:	ldr	x0, [sp, #16]
  4054ac:	ldr	x0, [x0, #8]
  4054b0:	cmp	x1, x0
  4054b4:	b.ls	4054c0 <ferror@plt+0x1c30>  // b.plast
  4054b8:	mov	w0, #0x1                   	// #1
  4054bc:	b	405514 <ferror@plt+0x1c84>
  4054c0:	ldr	x0, [sp, #24]
  4054c4:	ldr	x1, [x0, #8]
  4054c8:	ldr	x0, [sp, #16]
  4054cc:	ldr	x0, [x0, #8]
  4054d0:	cmp	x1, x0
  4054d4:	b.cs	4054e0 <ferror@plt+0x1c50>  // b.hs, b.nlast
  4054d8:	mov	w0, #0xffffffff            	// #-1
  4054dc:	b	405514 <ferror@plt+0x1c84>
  4054e0:	ldr	x1, [sp, #24]
  4054e4:	ldr	x0, [sp, #16]
  4054e8:	cmp	x1, x0
  4054ec:	b.ls	4054f8 <ferror@plt+0x1c68>  // b.plast
  4054f0:	mov	w0, #0x1                   	// #1
  4054f4:	b	405514 <ferror@plt+0x1c84>
  4054f8:	ldr	x1, [sp, #24]
  4054fc:	ldr	x0, [sp, #16]
  405500:	cmp	x1, x0
  405504:	b.cs	405510 <ferror@plt+0x1c80>  // b.hs, b.nlast
  405508:	mov	w0, #0xffffffff            	// #-1
  40550c:	b	405514 <ferror@plt+0x1c84>
  405510:	mov	w0, #0x0                   	// #0
  405514:	add	sp, sp, #0x20
  405518:	ret
  40551c:	stp	x29, x30, [sp, #-96]!
  405520:	mov	x29, sp
  405524:	str	x0, [sp, #40]
  405528:	str	x1, [sp, #32]
  40552c:	str	w2, [sp, #28]
  405530:	ldr	x0, [sp, #32]
  405534:	ldr	x0, [x0, #16]
  405538:	str	x0, [sp, #80]
  40553c:	ldr	x0, [sp, #80]
  405540:	ldr	x0, [x0]
  405544:	add	x1, sp, #0x30
  405548:	ldr	x2, [sp, #40]
  40554c:	bl	403690 <bfd_sprintf_vma@plt>
  405550:	ldr	w0, [sp, #28]
  405554:	cmp	w0, #0x0
  405558:	b.ne	405568 <ferror@plt+0x1cd8>  // b.any
  40555c:	add	x0, sp, #0x30
  405560:	str	x0, [sp, #88]
  405564:	b	4055ac <ferror@plt+0x1d1c>
  405568:	add	x0, sp, #0x30
  40556c:	str	x0, [sp, #88]
  405570:	b	405580 <ferror@plt+0x1cf0>
  405574:	ldr	x0, [sp, #88]
  405578:	add	x0, x0, #0x1
  40557c:	str	x0, [sp, #88]
  405580:	ldr	x0, [sp, #88]
  405584:	ldrb	w0, [x0]
  405588:	cmp	w0, #0x30
  40558c:	b.eq	405574 <ferror@plt+0x1ce4>  // b.none
  405590:	ldr	x0, [sp, #88]
  405594:	ldrb	w0, [x0]
  405598:	cmp	w0, #0x0
  40559c:	b.ne	4055ac <ferror@plt+0x1d1c>  // b.any
  4055a0:	ldr	x0, [sp, #88]
  4055a4:	sub	x0, x0, #0x1
  4055a8:	str	x0, [sp, #88]
  4055ac:	ldr	x0, [sp, #32]
  4055b0:	ldr	x3, [x0]
  4055b4:	ldr	x0, [sp, #32]
  4055b8:	ldr	x4, [x0, #8]
  4055bc:	ldr	x2, [sp, #88]
  4055c0:	adrp	x0, 454000 <warn@@Base+0x6330>
  4055c4:	add	x1, x0, #0xec8
  4055c8:	mov	x0, x4
  4055cc:	blr	x3
  4055d0:	nop
  4055d4:	ldp	x29, x30, [sp], #96
  4055d8:	ret
  4055dc:	stp	x29, x30, [sp, #-80]!
  4055e0:	mov	x29, sp
  4055e4:	str	x0, [sp, #40]
  4055e8:	str	x1, [sp, #32]
  4055ec:	str	x2, [sp, #24]
  4055f0:	str	xzr, [sp, #56]
  4055f4:	str	wzr, [sp, #52]
  4055f8:	str	xzr, [sp, #72]
  4055fc:	ldr	x0, [sp, #24]
  405600:	bl	403af4 <ferror@plt+0x264>
  405604:	str	x0, [sp, #64]
  405608:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40560c:	add	x0, x0, #0x400
  405610:	ldr	w0, [x0]
  405614:	cmp	w0, #0x0
  405618:	b.eq	405660 <ferror@plt+0x1dd0>  // b.none
  40561c:	ldr	x0, [sp, #64]
  405620:	ldrb	w0, [x0]
  405624:	cmp	w0, #0x0
  405628:	b.eq	405660 <ferror@plt+0x1dd0>  // b.none
  40562c:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  405630:	add	x0, x0, #0x4c0
  405634:	ldr	w0, [x0]
  405638:	mov	w2, w0
  40563c:	ldr	x1, [sp, #64]
  405640:	ldr	x0, [sp, #40]
  405644:	bl	4035d0 <bfd_demangle@plt>
  405648:	str	x0, [sp, #72]
  40564c:	ldr	x0, [sp, #72]
  405650:	cmp	x0, #0x0
  405654:	b.eq	405660 <ferror@plt+0x1dd0>  // b.none
  405658:	ldr	x0, [sp, #72]
  40565c:	str	x0, [sp, #64]
  405660:	ldr	x0, [sp, #24]
  405664:	ldr	w1, [x0, #24]
  405668:	mov	w0, #0x100                 	// #256
  40566c:	movk	w0, #0x20, lsl #16
  405670:	and	w0, w1, w0
  405674:	cmp	w0, #0x0
  405678:	b.ne	4056a0 <ferror@plt+0x1e10>  // b.any
  40567c:	ldr	x0, [sp, #40]
  405680:	ldr	x0, [x0, #8]
  405684:	ldr	x3, [x0, #536]
  405688:	add	x0, sp, #0x34
  40568c:	mov	x2, x0
  405690:	ldr	x1, [sp, #24]
  405694:	ldr	x0, [sp, #40]
  405698:	blr	x3
  40569c:	str	x0, [sp, #56]
  4056a0:	ldr	x0, [sp, #24]
  4056a4:	bl	403ab4 <ferror@plt+0x224>
  4056a8:	bl	403a34 <ferror@plt+0x1a4>
  4056ac:	cmp	w0, #0x0
  4056b0:	b.eq	4056bc <ferror@plt+0x1e2c>  // b.none
  4056b4:	mov	w0, #0x1                   	// #1
  4056b8:	str	w0, [sp, #52]
  4056bc:	ldr	x0, [sp, #64]
  4056c0:	bl	403d68 <ferror@plt+0x4d8>
  4056c4:	str	x0, [sp, #64]
  4056c8:	ldr	x0, [sp, #32]
  4056cc:	cmp	x0, #0x0
  4056d0:	b.eq	405758 <ferror@plt+0x1ec8>  // b.none
  4056d4:	ldr	x0, [sp, #32]
  4056d8:	ldr	x3, [x0]
  4056dc:	ldr	x0, [sp, #32]
  4056e0:	ldr	x4, [x0, #8]
  4056e4:	ldr	x2, [sp, #64]
  4056e8:	adrp	x0, 454000 <warn@@Base+0x6330>
  4056ec:	add	x1, x0, #0xec8
  4056f0:	mov	x0, x4
  4056f4:	blr	x3
  4056f8:	ldr	x0, [sp, #56]
  4056fc:	cmp	x0, #0x0
  405700:	b.eq	4057ac <ferror@plt+0x1f1c>  // b.none
  405704:	ldr	x0, [sp, #56]
  405708:	ldrb	w0, [x0]
  40570c:	cmp	w0, #0x0
  405710:	b.eq	4057ac <ferror@plt+0x1f1c>  // b.none
  405714:	ldr	x0, [sp, #32]
  405718:	ldr	x3, [x0]
  40571c:	ldr	x0, [sp, #32]
  405720:	ldr	x4, [x0, #8]
  405724:	ldr	w0, [sp, #52]
  405728:	cmp	w0, #0x0
  40572c:	b.eq	40573c <ferror@plt+0x1eac>  // b.none
  405730:	adrp	x0, 454000 <warn@@Base+0x6330>
  405734:	add	x0, x0, #0xed0
  405738:	b	405744 <ferror@plt+0x1eb4>
  40573c:	adrp	x0, 454000 <warn@@Base+0x6330>
  405740:	add	x0, x0, #0xed8
  405744:	ldr	x2, [sp, #56]
  405748:	mov	x1, x0
  40574c:	mov	x0, x4
  405750:	blr	x3
  405754:	b	4057ac <ferror@plt+0x1f1c>
  405758:	ldr	x1, [sp, #64]
  40575c:	adrp	x0, 454000 <warn@@Base+0x6330>
  405760:	add	x0, x0, #0xec8
  405764:	bl	403780 <printf@plt>
  405768:	ldr	x0, [sp, #56]
  40576c:	cmp	x0, #0x0
  405770:	b.eq	4057ac <ferror@plt+0x1f1c>  // b.none
  405774:	ldr	x0, [sp, #56]
  405778:	ldrb	w0, [x0]
  40577c:	cmp	w0, #0x0
  405780:	b.eq	4057ac <ferror@plt+0x1f1c>  // b.none
  405784:	ldr	w0, [sp, #52]
  405788:	cmp	w0, #0x0
  40578c:	b.eq	40579c <ferror@plt+0x1f0c>  // b.none
  405790:	adrp	x0, 454000 <warn@@Base+0x6330>
  405794:	add	x0, x0, #0xed0
  405798:	b	4057a4 <ferror@plt+0x1f14>
  40579c:	adrp	x0, 454000 <warn@@Base+0x6330>
  4057a0:	add	x0, x0, #0xed8
  4057a4:	ldr	x1, [sp, #56]
  4057a8:	bl	403780 <printf@plt>
  4057ac:	ldr	x0, [sp, #72]
  4057b0:	cmp	x0, #0x0
  4057b4:	b.eq	4057c0 <ferror@plt+0x1f30>  // b.none
  4057b8:	ldr	x0, [sp, #72]
  4057bc:	bl	403510 <free@plt>
  4057c0:	nop
  4057c4:	ldp	x29, x30, [sp], #80
  4057c8:	ret
  4057cc:	stp	x29, x30, [sp, #-80]!
  4057d0:	mov	x29, sp
  4057d4:	str	x19, [sp, #16]
  4057d8:	str	w0, [sp, #76]
  4057dc:	str	x1, [sp, #64]
  4057e0:	str	x2, [sp, #56]
  4057e4:	str	x3, [sp, #48]
  4057e8:	str	x4, [sp, #40]
  4057ec:	ldr	w0, [sp, #76]
  4057f0:	cmp	w0, #0x0
  4057f4:	b.eq	405844 <ferror@plt+0x1fb4>  // b.none
  4057f8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4057fc:	add	x0, x0, #0x4b8
  405800:	ldr	x1, [x0]
  405804:	ldr	x0, [sp, #56]
  405808:	lsl	x0, x0, #3
  40580c:	add	x0, x1, x0
  405810:	ldr	x0, [x0]
  405814:	ldr	x0, [x0, #32]
  405818:	bl	4039ac <ferror@plt+0x11c>
  40581c:	mov	x19, x0
  405820:	ldr	x0, [sp, #48]
  405824:	bl	4039ac <ferror@plt+0x11c>
  405828:	mov	x1, x0
  40582c:	mov	x0, x19
  405830:	bl	4034b0 <strcmp@plt>
  405834:	cmp	w0, #0x0
  405838:	b.eq	405844 <ferror@plt+0x1fb4>  // b.none
  40583c:	mov	w0, #0x0                   	// #0
  405840:	b	405870 <ferror@plt+0x1fe0>
  405844:	ldr	x0, [sp, #40]
  405848:	ldr	x2, [x0, #136]
  40584c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  405850:	add	x0, x0, #0x4b8
  405854:	ldr	x1, [x0]
  405858:	ldr	x0, [sp, #56]
  40585c:	lsl	x0, x0, #3
  405860:	add	x0, x1, x0
  405864:	ldr	x0, [x0]
  405868:	ldr	x1, [sp, #40]
  40586c:	blr	x2
  405870:	ldr	x19, [sp, #16]
  405874:	ldp	x29, x30, [sp], #80
  405878:	ret
  40587c:	stp	x29, x30, [sp, #-208]!
  405880:	mov	x29, sp
  405884:	str	x19, [sp, #16]
  405888:	str	x0, [sp, #56]
  40588c:	str	x1, [sp, #48]
  405890:	str	x2, [sp, #40]
  405894:	str	xzr, [sp, #200]
  405898:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40589c:	add	x0, x0, #0x4c0
  4058a0:	ldr	x0, [x0]
  4058a4:	str	x0, [sp, #192]
  4058a8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4058ac:	add	x0, x0, #0x4c0
  4058b0:	ldr	x0, [x0]
  4058b4:	cmp	x0, #0x0
  4058b8:	b.gt	4058c4 <ferror@plt+0x2034>
  4058bc:	mov	x0, #0x0                   	// #0
  4058c0:	b	405fd4 <ferror@plt+0x2744>
  4058c4:	ldr	x0, [sp, #48]
  4058c8:	ldr	x0, [x0, #16]
  4058cc:	str	x0, [sp, #128]
  4058d0:	ldr	x0, [sp, #128]
  4058d4:	ldr	x0, [x0]
  4058d8:	str	x0, [sp, #120]
  4058dc:	ldr	x0, [sp, #48]
  4058e0:	ldr	x0, [x0, #48]
  4058e4:	str	x0, [sp, #112]
  4058e8:	ldr	x0, [sp, #48]
  4058ec:	ldr	w0, [x0, #180]
  4058f0:	str	w0, [sp, #108]
  4058f4:	b	405988 <ferror@plt+0x20f8>
  4058f8:	ldr	x1, [sp, #192]
  4058fc:	ldr	x0, [sp, #200]
  405900:	add	x0, x1, x0
  405904:	lsr	x1, x0, #63
  405908:	add	x0, x1, x0
  40590c:	asr	x0, x0, #1
  405910:	str	x0, [sp, #184]
  405914:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  405918:	add	x0, x0, #0x4b8
  40591c:	ldr	x1, [x0]
  405920:	ldr	x0, [sp, #184]
  405924:	lsl	x0, x0, #3
  405928:	add	x0, x1, x0
  40592c:	ldr	x0, [x0]
  405930:	str	x0, [sp, #96]
  405934:	ldr	x0, [sp, #96]
  405938:	bl	403acc <ferror@plt+0x23c>
  40593c:	mov	x1, x0
  405940:	ldr	x0, [sp, #56]
  405944:	cmp	x0, x1
  405948:	b.cs	405958 <ferror@plt+0x20c8>  // b.hs, b.nlast
  40594c:	ldr	x0, [sp, #184]
  405950:	str	x0, [sp, #192]
  405954:	b	405988 <ferror@plt+0x20f8>
  405958:	ldr	x0, [sp, #96]
  40595c:	bl	403acc <ferror@plt+0x23c>
  405960:	mov	x1, x0
  405964:	ldr	x0, [sp, #56]
  405968:	cmp	x0, x1
  40596c:	b.ls	40597c <ferror@plt+0x20ec>  // b.plast
  405970:	ldr	x0, [sp, #184]
  405974:	str	x0, [sp, #200]
  405978:	b	405988 <ferror@plt+0x20f8>
  40597c:	ldr	x0, [sp, #184]
  405980:	str	x0, [sp, #200]
  405984:	b	40599c <ferror@plt+0x210c>
  405988:	ldr	x0, [sp, #200]
  40598c:	add	x0, x0, #0x1
  405990:	ldr	x1, [sp, #192]
  405994:	cmp	x1, x0
  405998:	b.gt	4058f8 <ferror@plt+0x2068>
  40599c:	ldr	x0, [sp, #200]
  4059a0:	str	x0, [sp, #184]
  4059a4:	b	4059b4 <ferror@plt+0x2124>
  4059a8:	ldr	x0, [sp, #184]
  4059ac:	sub	x0, x0, #0x1
  4059b0:	str	x0, [sp, #184]
  4059b4:	ldr	x0, [sp, #184]
  4059b8:	cmp	x0, #0x0
  4059bc:	b.le	405a10 <ferror@plt+0x2180>
  4059c0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4059c4:	add	x0, x0, #0x4b8
  4059c8:	ldr	x1, [x0]
  4059cc:	ldr	x0, [sp, #184]
  4059d0:	lsl	x0, x0, #3
  4059d4:	add	x0, x1, x0
  4059d8:	ldr	x0, [x0]
  4059dc:	bl	403acc <ferror@plt+0x23c>
  4059e0:	mov	x19, x0
  4059e4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4059e8:	add	x0, x0, #0x4b8
  4059ec:	ldr	x1, [x0]
  4059f0:	ldr	x0, [sp, #184]
  4059f4:	lsl	x0, x0, #3
  4059f8:	sub	x0, x0, #0x8
  4059fc:	add	x0, x1, x0
  405a00:	ldr	x0, [x0]
  405a04:	bl	403acc <ferror@plt+0x23c>
  405a08:	cmp	x19, x0
  405a0c:	b.eq	4059a8 <ferror@plt+0x2118>  // b.none
  405a10:	ldr	x0, [sp, #184]
  405a14:	str	x0, [sp, #200]
  405a18:	b	405a88 <ferror@plt+0x21f8>
  405a1c:	ldr	x4, [sp, #48]
  405a20:	ldr	x3, [sp, #112]
  405a24:	ldr	x2, [sp, #200]
  405a28:	ldr	x1, [sp, #120]
  405a2c:	mov	w0, #0x1                   	// #1
  405a30:	bl	4057cc <ferror@plt+0x1f3c>
  405a34:	cmp	w0, #0x0
  405a38:	b.eq	405a7c <ferror@plt+0x21ec>  // b.none
  405a3c:	ldr	x0, [sp, #200]
  405a40:	str	x0, [sp, #184]
  405a44:	ldr	x0, [sp, #40]
  405a48:	cmp	x0, #0x0
  405a4c:	b.eq	405a5c <ferror@plt+0x21cc>  // b.none
  405a50:	ldr	x0, [sp, #40]
  405a54:	ldr	x1, [sp, #184]
  405a58:	str	x1, [x0]
  405a5c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  405a60:	add	x0, x0, #0x4b8
  405a64:	ldr	x1, [x0]
  405a68:	ldr	x0, [sp, #184]
  405a6c:	lsl	x0, x0, #3
  405a70:	add	x0, x1, x0
  405a74:	ldr	x0, [x0]
  405a78:	b	405fd4 <ferror@plt+0x2744>
  405a7c:	ldr	x0, [sp, #200]
  405a80:	add	x0, x0, #0x1
  405a84:	str	x0, [sp, #200]
  405a88:	ldr	x1, [sp, #200]
  405a8c:	ldr	x0, [sp, #192]
  405a90:	cmp	x1, x0
  405a94:	b.ge	405ae4 <ferror@plt+0x2254>  // b.tcont
  405a98:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  405a9c:	add	x0, x0, #0x4b8
  405aa0:	ldr	x1, [x0]
  405aa4:	ldr	x0, [sp, #200]
  405aa8:	lsl	x0, x0, #3
  405aac:	add	x0, x1, x0
  405ab0:	ldr	x0, [x0]
  405ab4:	bl	403acc <ferror@plt+0x23c>
  405ab8:	mov	x19, x0
  405abc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  405ac0:	add	x0, x0, #0x4b8
  405ac4:	ldr	x1, [x0]
  405ac8:	ldr	x0, [sp, #184]
  405acc:	lsl	x0, x0, #3
  405ad0:	add	x0, x1, x0
  405ad4:	ldr	x0, [x0]
  405ad8:	bl	403acc <ferror@plt+0x23c>
  405adc:	cmp	x19, x0
  405ae0:	b.eq	405a1c <ferror@plt+0x218c>  // b.none
  405ae4:	ldr	x0, [sp, #128]
  405ae8:	ldr	w0, [x0, #8]
  405aec:	cmp	w0, #0x0
  405af0:	b.ne	405b50 <ferror@plt+0x22c0>  // b.any
  405af4:	ldr	x0, [sp, #120]
  405af8:	ldr	w0, [x0, #72]
  405afc:	and	w0, w0, #0x1
  405b00:	cmp	w0, #0x0
  405b04:	b.eq	405b58 <ferror@plt+0x22c8>  // b.none
  405b08:	ldr	x0, [sp, #112]
  405b0c:	bl	4039dc <ferror@plt+0x14c>
  405b10:	mov	x1, x0
  405b14:	ldr	x0, [sp, #56]
  405b18:	cmp	x0, x1
  405b1c:	b.cc	405b58 <ferror@plt+0x22c8>  // b.lo, b.ul, b.last
  405b20:	ldr	x0, [sp, #112]
  405b24:	bl	4039dc <ferror@plt+0x14c>
  405b28:	mov	x19, x0
  405b2c:	ldr	x0, [sp, #112]
  405b30:	bl	4039c4 <ferror@plt+0x134>
  405b34:	mov	x1, x0
  405b38:	ldr	w0, [sp, #108]
  405b3c:	udiv	x0, x1, x0
  405b40:	add	x0, x19, x0
  405b44:	ldr	x1, [sp, #56]
  405b48:	cmp	x1, x0
  405b4c:	b.cs	405b58 <ferror@plt+0x22c8>  // b.hs, b.nlast
  405b50:	mov	w0, #0x1                   	// #1
  405b54:	b	405b5c <ferror@plt+0x22cc>
  405b58:	mov	w0, #0x0                   	// #0
  405b5c:	str	w0, [sp, #92]
  405b60:	ldr	x4, [sp, #48]
  405b64:	ldr	x3, [sp, #112]
  405b68:	ldr	x2, [sp, #184]
  405b6c:	ldr	x1, [sp, #120]
  405b70:	ldr	w0, [sp, #92]
  405b74:	bl	4057cc <ferror@plt+0x1f3c>
  405b78:	cmp	w0, #0x0
  405b7c:	b.ne	405d00 <ferror@plt+0x2470>  // b.any
  405b80:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  405b84:	add	x0, x0, #0x4c0
  405b88:	ldr	x0, [x0]
  405b8c:	str	x0, [sp, #168]
  405b90:	ldr	x0, [sp, #200]
  405b94:	sub	x0, x0, #0x1
  405b98:	str	x0, [sp, #176]
  405b9c:	b	405c40 <ferror@plt+0x23b0>
  405ba0:	ldr	x4, [sp, #48]
  405ba4:	ldr	x3, [sp, #112]
  405ba8:	ldr	x2, [sp, #176]
  405bac:	ldr	x1, [sp, #120]
  405bb0:	ldr	w0, [sp, #92]
  405bb4:	bl	4057cc <ferror@plt+0x1f3c>
  405bb8:	cmp	w0, #0x0
  405bbc:	b.eq	405c34 <ferror@plt+0x23a4>  // b.none
  405bc0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  405bc4:	add	x0, x0, #0x4c0
  405bc8:	ldr	x0, [x0]
  405bcc:	ldr	x1, [sp, #168]
  405bd0:	cmp	x1, x0
  405bd4:	b.ne	405be0 <ferror@plt+0x2350>  // b.any
  405bd8:	ldr	x0, [sp, #176]
  405bdc:	str	x0, [sp, #168]
  405be0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  405be4:	add	x0, x0, #0x4b8
  405be8:	ldr	x1, [x0]
  405bec:	ldr	x0, [sp, #176]
  405bf0:	lsl	x0, x0, #3
  405bf4:	add	x0, x1, x0
  405bf8:	ldr	x0, [x0]
  405bfc:	bl	403acc <ferror@plt+0x23c>
  405c00:	mov	x19, x0
  405c04:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  405c08:	add	x0, x0, #0x4b8
  405c0c:	ldr	x1, [x0]
  405c10:	ldr	x0, [sp, #168]
  405c14:	lsl	x0, x0, #3
  405c18:	add	x0, x1, x0
  405c1c:	ldr	x0, [x0]
  405c20:	bl	403acc <ferror@plt+0x23c>
  405c24:	cmp	x19, x0
  405c28:	b.ne	405c50 <ferror@plt+0x23c0>  // b.any
  405c2c:	ldr	x0, [sp, #176]
  405c30:	str	x0, [sp, #168]
  405c34:	ldr	x0, [sp, #176]
  405c38:	sub	x0, x0, #0x1
  405c3c:	str	x0, [sp, #176]
  405c40:	ldr	x0, [sp, #176]
  405c44:	cmp	x0, #0x0
  405c48:	b.ge	405ba0 <ferror@plt+0x2310>  // b.tcont
  405c4c:	b	405c54 <ferror@plt+0x23c4>
  405c50:	nop
  405c54:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  405c58:	add	x0, x0, #0x4c0
  405c5c:	ldr	x0, [x0]
  405c60:	ldr	x1, [sp, #168]
  405c64:	cmp	x1, x0
  405c68:	b.eq	405c78 <ferror@plt+0x23e8>  // b.none
  405c6c:	ldr	x0, [sp, #168]
  405c70:	str	x0, [sp, #184]
  405c74:	b	405cd8 <ferror@plt+0x2448>
  405c78:	ldr	x0, [sp, #184]
  405c7c:	add	x0, x0, #0x1
  405c80:	str	x0, [sp, #176]
  405c84:	b	405cc0 <ferror@plt+0x2430>
  405c88:	ldr	x4, [sp, #48]
  405c8c:	ldr	x3, [sp, #112]
  405c90:	ldr	x2, [sp, #176]
  405c94:	ldr	x1, [sp, #120]
  405c98:	ldr	w0, [sp, #92]
  405c9c:	bl	4057cc <ferror@plt+0x1f3c>
  405ca0:	cmp	w0, #0x0
  405ca4:	b.eq	405cb4 <ferror@plt+0x2424>  // b.none
  405ca8:	ldr	x0, [sp, #176]
  405cac:	str	x0, [sp, #184]
  405cb0:	b	405cd8 <ferror@plt+0x2448>
  405cb4:	ldr	x0, [sp, #176]
  405cb8:	add	x0, x0, #0x1
  405cbc:	str	x0, [sp, #176]
  405cc0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  405cc4:	add	x0, x0, #0x4c0
  405cc8:	ldr	x0, [x0]
  405ccc:	ldr	x1, [sp, #176]
  405cd0:	cmp	x1, x0
  405cd4:	b.lt	405c88 <ferror@plt+0x23f8>  // b.tstop
  405cd8:	ldr	x4, [sp, #48]
  405cdc:	ldr	x3, [sp, #112]
  405ce0:	ldr	x2, [sp, #184]
  405ce4:	ldr	x1, [sp, #120]
  405ce8:	ldr	w0, [sp, #92]
  405cec:	bl	4057cc <ferror@plt+0x1f3c>
  405cf0:	cmp	w0, #0x0
  405cf4:	b.ne	405d00 <ferror@plt+0x2470>  // b.any
  405cf8:	mov	x0, #0x0                   	// #0
  405cfc:	b	405fd4 <ferror@plt+0x2744>
  405d00:	ldr	x0, [sp, #128]
  405d04:	ldr	x0, [x0, #24]
  405d08:	str	x0, [sp, #80]
  405d0c:	ldr	w0, [sp, #92]
  405d10:	cmp	w0, #0x0
  405d14:	b.ne	405fa0 <ferror@plt+0x2710>  // b.any
  405d18:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  405d1c:	add	x0, x0, #0x4b8
  405d20:	ldr	x1, [x0]
  405d24:	ldr	x0, [sp, #184]
  405d28:	lsl	x0, x0, #3
  405d2c:	add	x0, x1, x0
  405d30:	ldr	x0, [x0]
  405d34:	ldr	x0, [x0, #16]
  405d38:	ldr	x1, [sp, #56]
  405d3c:	cmp	x1, x0
  405d40:	b.eq	405fa0 <ferror@plt+0x2710>  // b.none
  405d44:	ldr	x0, [sp, #80]
  405d48:	cmp	x0, #0x0
  405d4c:	b.le	405fa0 <ferror@plt+0x2710>
  405d50:	ldr	x0, [sp, #128]
  405d54:	ldr	x0, [x0, #16]
  405d58:	cmp	x0, #0x0
  405d5c:	b.eq	405fa0 <ferror@plt+0x2710>  // b.none
  405d60:	ldr	x0, [sp, #128]
  405d64:	ldr	x0, [x0, #16]
  405d68:	ldr	x0, [x0]
  405d6c:	ldr	x0, [x0, #8]
  405d70:	ldr	x1, [sp, #56]
  405d74:	cmp	x1, x0
  405d78:	b.cc	405fa0 <ferror@plt+0x2710>  // b.lo, b.ul, b.last
  405d7c:	ldr	x0, [sp, #128]
  405d80:	ldr	x1, [x0, #16]
  405d84:	ldr	x0, [sp, #80]
  405d88:	lsl	x0, x0, #3
  405d8c:	sub	x0, x0, #0x8
  405d90:	add	x0, x1, x0
  405d94:	ldr	x0, [x0]
  405d98:	ldr	x0, [x0, #8]
  405d9c:	ldr	x1, [sp, #56]
  405da0:	cmp	x1, x0
  405da4:	b.hi	405fa0 <ferror@plt+0x2710>  // b.pmore
  405da8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  405dac:	add	x0, x0, #0x4b8
  405db0:	ldr	x1, [x0]
  405db4:	ldr	x0, [sp, #184]
  405db8:	lsl	x0, x0, #3
  405dbc:	add	x0, x1, x0
  405dc0:	ldr	x0, [x0]
  405dc4:	ldr	w0, [x0, #24]
  405dc8:	and	w0, w0, #0x200000
  405dcc:	cmp	w0, #0x0
  405dd0:	b.ne	405fa0 <ferror@plt+0x2710>  // b.any
  405dd4:	ldr	x0, [sp, #128]
  405dd8:	ldr	x0, [x0, #16]
  405ddc:	str	x0, [sp, #160]
  405de0:	ldr	x0, [sp, #80]
  405de4:	lsl	x0, x0, #3
  405de8:	sub	x0, x0, #0x8
  405dec:	ldr	x1, [sp, #160]
  405df0:	add	x0, x1, x0
  405df4:	str	x0, [sp, #152]
  405df8:	b	405f80 <ferror@plt+0x26f0>
  405dfc:	ldr	x1, [sp, #152]
  405e00:	ldr	x0, [sp, #160]
  405e04:	sub	x0, x1, x0
  405e08:	asr	x0, x0, #3
  405e0c:	lsr	x1, x0, #63
  405e10:	add	x0, x1, x0
  405e14:	asr	x0, x0, #1
  405e18:	lsl	x0, x0, #3
  405e1c:	ldr	x1, [sp, #160]
  405e20:	add	x0, x1, x0
  405e24:	str	x0, [sp, #144]
  405e28:	ldr	x0, [sp, #144]
  405e2c:	ldr	x0, [x0]
  405e30:	str	x0, [sp, #72]
  405e34:	ldr	x0, [sp, #72]
  405e38:	ldr	x0, [x0, #8]
  405e3c:	ldr	x1, [sp, #56]
  405e40:	cmp	x1, x0
  405e44:	b.ne	405f38 <ferror@plt+0x26a8>  // b.any
  405e48:	ldr	x0, [sp, #144]
  405e4c:	str	x0, [sp, #136]
  405e50:	ldr	x0, [sp, #144]
  405e54:	sub	x0, x0, #0x8
  405e58:	str	x0, [sp, #144]
  405e5c:	b	405e74 <ferror@plt+0x25e4>
  405e60:	ldr	x0, [sp, #144]
  405e64:	str	x0, [sp, #136]
  405e68:	ldr	x0, [sp, #144]
  405e6c:	sub	x0, x0, #0x8
  405e70:	str	x0, [sp, #144]
  405e74:	ldr	x1, [sp, #144]
  405e78:	ldr	x0, [sp, #160]
  405e7c:	cmp	x1, x0
  405e80:	b.cc	405f0c <ferror@plt+0x267c>  // b.lo, b.ul, b.last
  405e84:	ldr	x0, [sp, #144]
  405e88:	ldr	x0, [x0]
  405e8c:	ldr	x0, [x0, #8]
  405e90:	ldr	x1, [sp, #56]
  405e94:	cmp	x1, x0
  405e98:	b.eq	405e60 <ferror@plt+0x25d0>  // b.none
  405e9c:	b	405f0c <ferror@plt+0x267c>
  405ea0:	ldr	x0, [sp, #136]
  405ea4:	ldr	x0, [x0]
  405ea8:	str	x0, [sp, #72]
  405eac:	ldr	x0, [sp, #72]
  405eb0:	ldr	x0, [x0]
  405eb4:	cmp	x0, #0x0
  405eb8:	b.eq	405f00 <ferror@plt+0x2670>  // b.none
  405ebc:	ldr	x0, [sp, #72]
  405ec0:	ldr	x0, [x0]
  405ec4:	ldr	x0, [x0]
  405ec8:	ldr	x0, [x0, #32]
  405ecc:	bl	403a5c <ferror@plt+0x1cc>
  405ed0:	cmp	w0, #0x0
  405ed4:	b.ne	405f00 <ferror@plt+0x2670>  // b.any
  405ed8:	ldr	x0, [sp, #40]
  405edc:	cmp	x0, #0x0
  405ee0:	b.eq	405ef0 <ferror@plt+0x2660>  // b.none
  405ee4:	ldr	x0, [sp, #40]
  405ee8:	ldr	x1, [sp, #184]
  405eec:	str	x1, [x0]
  405ef0:	ldr	x0, [sp, #72]
  405ef4:	ldr	x0, [x0]
  405ef8:	ldr	x0, [x0]
  405efc:	b	405fd4 <ferror@plt+0x2744>
  405f00:	ldr	x0, [sp, #136]
  405f04:	add	x0, x0, #0x8
  405f08:	str	x0, [sp, #136]
  405f0c:	ldr	x1, [sp, #136]
  405f10:	ldr	x0, [sp, #152]
  405f14:	cmp	x1, x0
  405f18:	b.hi	405f94 <ferror@plt+0x2704>  // b.pmore
  405f1c:	ldr	x0, [sp, #136]
  405f20:	ldr	x0, [x0]
  405f24:	ldr	x0, [x0, #8]
  405f28:	ldr	x1, [sp, #56]
  405f2c:	cmp	x1, x0
  405f30:	b.eq	405ea0 <ferror@plt+0x2610>  // b.none
  405f34:	b	405f94 <ferror@plt+0x2704>
  405f38:	ldr	x0, [sp, #72]
  405f3c:	ldr	x0, [x0, #8]
  405f40:	ldr	x1, [sp, #56]
  405f44:	cmp	x1, x0
  405f48:	b.cs	405f58 <ferror@plt+0x26c8>  // b.hs, b.nlast
  405f4c:	ldr	x0, [sp, #144]
  405f50:	str	x0, [sp, #152]
  405f54:	b	405f80 <ferror@plt+0x26f0>
  405f58:	ldr	x0, [sp, #144]
  405f5c:	add	x0, x0, #0x8
  405f60:	ldr	x0, [x0]
  405f64:	ldr	x0, [x0, #8]
  405f68:	ldr	x1, [sp, #56]
  405f6c:	cmp	x1, x0
  405f70:	b.cc	405f9c <ferror@plt+0x270c>  // b.lo, b.ul, b.last
  405f74:	ldr	x0, [sp, #144]
  405f78:	add	x0, x0, #0x8
  405f7c:	str	x0, [sp, #160]
  405f80:	ldr	x1, [sp, #160]
  405f84:	ldr	x0, [sp, #152]
  405f88:	cmp	x1, x0
  405f8c:	b.ls	405dfc <ferror@plt+0x256c>  // b.plast
  405f90:	b	405fa0 <ferror@plt+0x2710>
  405f94:	nop
  405f98:	b	405fa0 <ferror@plt+0x2710>
  405f9c:	nop
  405fa0:	ldr	x0, [sp, #40]
  405fa4:	cmp	x0, #0x0
  405fa8:	b.eq	405fb8 <ferror@plt+0x2728>  // b.none
  405fac:	ldr	x0, [sp, #40]
  405fb0:	ldr	x1, [sp, #184]
  405fb4:	str	x1, [x0]
  405fb8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  405fbc:	add	x0, x0, #0x4b8
  405fc0:	ldr	x1, [x0]
  405fc4:	ldr	x0, [sp, #184]
  405fc8:	lsl	x0, x0, #3
  405fcc:	add	x0, x1, x0
  405fd0:	ldr	x0, [x0]
  405fd4:	ldr	x19, [sp, #16]
  405fd8:	ldp	x29, x30, [sp], #208
  405fdc:	ret
  405fe0:	stp	x29, x30, [sp, #-96]!
  405fe4:	mov	x29, sp
  405fe8:	stp	x19, x20, [sp, #16]
  405fec:	str	x0, [sp, #72]
  405ff0:	str	x1, [sp, #64]
  405ff4:	str	x2, [sp, #56]
  405ff8:	str	x3, [sp, #48]
  405ffc:	str	x4, [sp, #40]
  406000:	str	w5, [sp, #36]
  406004:	ldr	w2, [sp, #36]
  406008:	ldr	x1, [sp, #40]
  40600c:	ldr	x0, [sp, #48]
  406010:	bl	40551c <ferror@plt+0x1c8c>
  406014:	ldr	x0, [sp, #56]
  406018:	cmp	x0, #0x0
  40601c:	b.ne	406114 <ferror@plt+0x2884>  // b.any
  406020:	ldr	x0, [sp, #40]
  406024:	ldr	x19, [x0]
  406028:	ldr	x0, [sp, #40]
  40602c:	ldr	x20, [x0, #8]
  406030:	ldr	x0, [sp, #64]
  406034:	bl	4039ac <ferror@plt+0x11c>
  406038:	bl	403d68 <ferror@plt+0x4d8>
  40603c:	mov	x2, x0
  406040:	adrp	x0, 454000 <warn@@Base+0x6330>
  406044:	add	x1, x0, #0xee0
  406048:	mov	x0, x20
  40604c:	blr	x19
  406050:	ldr	x0, [sp, #64]
  406054:	bl	4039dc <ferror@plt+0x14c>
  406058:	str	x0, [sp, #88]
  40605c:	ldr	x1, [sp, #48]
  406060:	ldr	x0, [sp, #88]
  406064:	cmp	x1, x0
  406068:	b.cs	4060a8 <ferror@plt+0x2818>  // b.hs, b.nlast
  40606c:	ldr	x0, [sp, #40]
  406070:	ldr	x2, [x0]
  406074:	ldr	x0, [sp, #40]
  406078:	ldr	x3, [x0, #8]
  40607c:	adrp	x0, 454000 <warn@@Base+0x6330>
  406080:	add	x1, x0, #0xee8
  406084:	mov	x0, x3
  406088:	blr	x2
  40608c:	ldr	x1, [sp, #88]
  406090:	ldr	x0, [sp, #48]
  406094:	sub	x0, x1, x0
  406098:	mov	w2, #0x1                   	// #1
  40609c:	ldr	x1, [sp, #40]
  4060a0:	bl	40551c <ferror@plt+0x1c8c>
  4060a4:	b	4060f0 <ferror@plt+0x2860>
  4060a8:	ldr	x1, [sp, #48]
  4060ac:	ldr	x0, [sp, #88]
  4060b0:	cmp	x1, x0
  4060b4:	b.ls	4060f0 <ferror@plt+0x2860>  // b.plast
  4060b8:	ldr	x0, [sp, #40]
  4060bc:	ldr	x2, [x0]
  4060c0:	ldr	x0, [sp, #40]
  4060c4:	ldr	x3, [x0, #8]
  4060c8:	adrp	x0, 454000 <warn@@Base+0x6330>
  4060cc:	add	x1, x0, #0xef0
  4060d0:	mov	x0, x3
  4060d4:	blr	x2
  4060d8:	ldr	x1, [sp, #48]
  4060dc:	ldr	x0, [sp, #88]
  4060e0:	sub	x0, x1, x0
  4060e4:	mov	w2, #0x1                   	// #1
  4060e8:	ldr	x1, [sp, #40]
  4060ec:	bl	40551c <ferror@plt+0x1c8c>
  4060f0:	ldr	x0, [sp, #40]
  4060f4:	ldr	x2, [x0]
  4060f8:	ldr	x0, [sp, #40]
  4060fc:	ldr	x3, [x0, #8]
  406100:	adrp	x0, 454000 <warn@@Base+0x6330>
  406104:	add	x1, x0, #0xef8
  406108:	mov	x0, x3
  40610c:	blr	x2
  406110:	b	406260 <ferror@plt+0x29d0>
  406114:	ldr	x0, [sp, #40]
  406118:	ldr	x2, [x0]
  40611c:	ldr	x0, [sp, #40]
  406120:	ldr	x3, [x0, #8]
  406124:	adrp	x0, 454000 <warn@@Base+0x6330>
  406128:	add	x1, x0, #0xf00
  40612c:	mov	x0, x3
  406130:	blr	x2
  406134:	ldr	x2, [sp, #56]
  406138:	ldr	x1, [sp, #40]
  40613c:	ldr	x0, [sp, #72]
  406140:	bl	4055dc <ferror@plt+0x1d4c>
  406144:	ldr	x0, [sp, #56]
  406148:	bl	403acc <ferror@plt+0x23c>
  40614c:	mov	x1, x0
  406150:	ldr	x0, [sp, #48]
  406154:	cmp	x0, x1
  406158:	b.eq	406240 <ferror@plt+0x29b0>  // b.none
  40615c:	ldr	x0, [sp, #72]
  406160:	bl	403a9c <ferror@plt+0x20c>
  406164:	mov	w1, w0
  406168:	mov	w0, #0x42                  	// #66
  40616c:	and	w0, w1, w0
  406170:	cmp	w0, #0x0
  406174:	b.eq	40618c <ferror@plt+0x28fc>  // b.none
  406178:	ldr	x0, [sp, #56]
  40617c:	ldr	x0, [x0, #32]
  406180:	bl	403a34 <ferror@plt+0x1a4>
  406184:	cmp	w0, #0x0
  406188:	b.ne	406240 <ferror@plt+0x29b0>  // b.any
  40618c:	ldr	x0, [sp, #56]
  406190:	bl	403acc <ferror@plt+0x23c>
  406194:	mov	x1, x0
  406198:	ldr	x0, [sp, #48]
  40619c:	cmp	x0, x1
  4061a0:	b.cs	4061e8 <ferror@plt+0x2958>  // b.hs, b.nlast
  4061a4:	ldr	x0, [sp, #40]
  4061a8:	ldr	x2, [x0]
  4061ac:	ldr	x0, [sp, #40]
  4061b0:	ldr	x3, [x0, #8]
  4061b4:	adrp	x0, 454000 <warn@@Base+0x6330>
  4061b8:	add	x1, x0, #0xee8
  4061bc:	mov	x0, x3
  4061c0:	blr	x2
  4061c4:	ldr	x0, [sp, #56]
  4061c8:	bl	403acc <ferror@plt+0x23c>
  4061cc:	mov	x1, x0
  4061d0:	ldr	x0, [sp, #48]
  4061d4:	sub	x0, x1, x0
  4061d8:	mov	w2, #0x1                   	// #1
  4061dc:	ldr	x1, [sp, #40]
  4061e0:	bl	40551c <ferror@plt+0x1c8c>
  4061e4:	b	406240 <ferror@plt+0x29b0>
  4061e8:	ldr	x0, [sp, #56]
  4061ec:	bl	403acc <ferror@plt+0x23c>
  4061f0:	mov	x1, x0
  4061f4:	ldr	x0, [sp, #48]
  4061f8:	cmp	x0, x1
  4061fc:	b.ls	406240 <ferror@plt+0x29b0>  // b.plast
  406200:	ldr	x0, [sp, #40]
  406204:	ldr	x2, [x0]
  406208:	ldr	x0, [sp, #40]
  40620c:	ldr	x3, [x0, #8]
  406210:	adrp	x0, 454000 <warn@@Base+0x6330>
  406214:	add	x1, x0, #0xef0
  406218:	mov	x0, x3
  40621c:	blr	x2
  406220:	ldr	x0, [sp, #56]
  406224:	bl	403acc <ferror@plt+0x23c>
  406228:	mov	x1, x0
  40622c:	ldr	x0, [sp, #48]
  406230:	sub	x0, x0, x1
  406234:	mov	w2, #0x1                   	// #1
  406238:	ldr	x1, [sp, #40]
  40623c:	bl	40551c <ferror@plt+0x1c8c>
  406240:	ldr	x0, [sp, #40]
  406244:	ldr	x2, [x0]
  406248:	ldr	x0, [sp, #40]
  40624c:	ldr	x3, [x0, #8]
  406250:	adrp	x0, 454000 <warn@@Base+0x6330>
  406254:	add	x1, x0, #0xef8
  406258:	mov	x0, x3
  40625c:	blr	x2
  406260:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  406264:	add	x0, x0, #0x43c
  406268:	ldr	w0, [x0]
  40626c:	cmp	w0, #0x0
  406270:	b.eq	4062c4 <ferror@plt+0x2a34>  // b.none
  406274:	ldr	x0, [sp, #40]
  406278:	ldr	x19, [x0]
  40627c:	ldr	x0, [sp, #40]
  406280:	ldr	x20, [x0, #8]
  406284:	adrp	x0, 454000 <warn@@Base+0x6330>
  406288:	add	x0, x0, #0xf08
  40628c:	bl	403840 <gettext@plt>
  406290:	mov	x3, x0
  406294:	ldr	x0, [sp, #64]
  406298:	ldr	x0, [x0, #144]
  40629c:	mov	x2, x0
  4062a0:	ldr	x0, [sp, #64]
  4062a4:	ldr	x0, [x0, #40]
  4062a8:	ldr	x1, [sp, #48]
  4062ac:	sub	x0, x1, x0
  4062b0:	add	x0, x2, x0
  4062b4:	mov	x2, x0
  4062b8:	mov	x1, x3
  4062bc:	mov	x0, x20
  4062c0:	blr	x19
  4062c4:	nop
  4062c8:	ldp	x19, x20, [sp, #16]
  4062cc:	ldp	x29, x30, [sp], #96
  4062d0:	ret
  4062d4:	stp	x29, x30, [sp, #-96]!
  4062d8:	mov	x29, sp
  4062dc:	stp	x19, x20, [sp, #16]
  4062e0:	str	x0, [sp, #56]
  4062e4:	str	x1, [sp, #48]
  4062e8:	str	w2, [sp, #44]
  4062ec:	str	xzr, [sp, #88]
  4062f0:	str	wzr, [sp, #84]
  4062f4:	ldr	x0, [sp, #48]
  4062f8:	ldr	x0, [x0, #16]
  4062fc:	str	x0, [sp, #72]
  406300:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  406304:	add	x0, x0, #0x4c0
  406308:	ldr	x0, [x0]
  40630c:	cmp	x0, #0x0
  406310:	b.gt	4063b4 <ferror@plt+0x2b24>
  406314:	ldr	x0, [sp, #48]
  406318:	ldr	x2, [x0]
  40631c:	ldr	x0, [sp, #48]
  406320:	ldr	x3, [x0, #8]
  406324:	adrp	x0, 454000 <warn@@Base+0x6330>
  406328:	add	x1, x0, #0xf20
  40632c:	mov	x0, x3
  406330:	blr	x2
  406334:	ldr	w2, [sp, #44]
  406338:	ldr	x1, [sp, #48]
  40633c:	ldr	x0, [sp, #56]
  406340:	bl	40551c <ferror@plt+0x1c8c>
  406344:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  406348:	add	x0, x0, #0x43c
  40634c:	ldr	w0, [x0]
  406350:	cmp	w0, #0x0
  406354:	b.eq	406488 <ferror@plt+0x2bf8>  // b.none
  406358:	ldr	x0, [sp, #48]
  40635c:	ldr	x19, [x0]
  406360:	ldr	x0, [sp, #48]
  406364:	ldr	x20, [x0, #8]
  406368:	adrp	x0, 454000 <warn@@Base+0x6330>
  40636c:	add	x0, x0, #0xf08
  406370:	bl	403840 <gettext@plt>
  406374:	mov	x3, x0
  406378:	ldr	x0, [sp, #48]
  40637c:	ldr	x0, [x0, #48]
  406380:	ldr	x0, [x0, #144]
  406384:	mov	x2, x0
  406388:	ldr	x0, [sp, #48]
  40638c:	ldr	x0, [x0, #48]
  406390:	ldr	x0, [x0, #40]
  406394:	ldr	x1, [sp, #56]
  406398:	sub	x0, x1, x0
  40639c:	add	x0, x2, x0
  4063a0:	mov	x2, x0
  4063a4:	mov	x1, x3
  4063a8:	mov	x0, x20
  4063ac:	blr	x19
  4063b0:	b	406488 <ferror@plt+0x2bf8>
  4063b4:	ldr	x0, [sp, #72]
  4063b8:	ldr	x0, [x0, #40]
  4063bc:	cmp	x0, #0x0
  4063c0:	b.eq	406438 <ferror@plt+0x2ba8>  // b.none
  4063c4:	ldr	x0, [sp, #72]
  4063c8:	ldr	x0, [x0, #40]
  4063cc:	ldr	x0, [x0]
  4063d0:	cmp	x0, #0x0
  4063d4:	b.eq	406438 <ferror@plt+0x2ba8>  // b.none
  4063d8:	ldr	x0, [sp, #72]
  4063dc:	ldr	x0, [x0, #40]
  4063e0:	ldr	x0, [x0]
  4063e4:	ldr	x0, [x0]
  4063e8:	cmp	x0, #0x0
  4063ec:	b.eq	406438 <ferror@plt+0x2ba8>  // b.none
  4063f0:	ldr	x0, [sp, #72]
  4063f4:	ldr	x0, [x0, #40]
  4063f8:	ldr	x0, [x0]
  4063fc:	ldr	x0, [x0]
  406400:	str	x0, [sp, #88]
  406404:	ldr	x0, [sp, #88]
  406408:	bl	403acc <ferror@plt+0x23c>
  40640c:	mov	x1, x0
  406410:	ldr	x0, [sp, #56]
  406414:	add	x0, x0, x1
  406418:	str	x0, [sp, #56]
  40641c:	ldr	x0, [sp, #88]
  406420:	bl	403ab4 <ferror@plt+0x224>
  406424:	bl	403a34 <ferror@plt+0x1a4>
  406428:	cmp	w0, #0x0
  40642c:	b.eq	406438 <ferror@plt+0x2ba8>  // b.none
  406430:	mov	w0, #0x1                   	// #1
  406434:	str	w0, [sp, #84]
  406438:	ldr	w0, [sp, #84]
  40643c:	cmp	w0, #0x0
  406440:	b.ne	406458 <ferror@plt+0x2bc8>  // b.any
  406444:	mov	x2, #0x0                   	// #0
  406448:	ldr	x1, [sp, #48]
  40644c:	ldr	x0, [sp, #56]
  406450:	bl	40587c <ferror@plt+0x1fec>
  406454:	str	x0, [sp, #88]
  406458:	ldr	x0, [sp, #72]
  40645c:	ldr	x6, [x0]
  406460:	ldr	x0, [sp, #48]
  406464:	ldr	x0, [x0, #48]
  406468:	ldr	w5, [sp, #44]
  40646c:	ldr	x4, [sp, #48]
  406470:	ldr	x3, [sp, #56]
  406474:	ldr	x2, [sp, #88]
  406478:	mov	x1, x0
  40647c:	mov	x0, x6
  406480:	bl	405fe0 <ferror@plt+0x2750>
  406484:	b	40648c <ferror@plt+0x2bfc>
  406488:	nop
  40648c:	ldp	x19, x20, [sp, #16]
  406490:	ldp	x29, x30, [sp], #96
  406494:	ret
  406498:	stp	x29, x30, [sp, #-32]!
  40649c:	mov	x29, sp
  4064a0:	str	x0, [sp, #24]
  4064a4:	str	x1, [sp, #16]
  4064a8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4064ac:	add	x0, x0, #0x3d0
  4064b0:	ldr	w0, [x0]
  4064b4:	cmp	w0, #0x0
  4064b8:	cset	w0, eq  // eq = none
  4064bc:	and	w0, w0, #0xff
  4064c0:	mov	w2, w0
  4064c4:	ldr	x1, [sp, #16]
  4064c8:	ldr	x0, [sp, #24]
  4064cc:	bl	4062d4 <ferror@plt+0x2a44>
  4064d0:	nop
  4064d4:	ldp	x29, x30, [sp], #32
  4064d8:	ret
  4064dc:	stp	x29, x30, [sp, #-48]!
  4064e0:	mov	x29, sp
  4064e4:	str	x0, [sp, #24]
  4064e8:	str	x1, [sp, #16]
  4064ec:	mov	x2, #0x0                   	// #0
  4064f0:	ldr	x1, [sp, #16]
  4064f4:	ldr	x0, [sp, #24]
  4064f8:	bl	40587c <ferror@plt+0x1fec>
  4064fc:	str	x0, [sp, #40]
  406500:	ldr	x0, [sp, #40]
  406504:	cmp	x0, #0x0
  406508:	b.eq	40652c <ferror@plt+0x2c9c>  // b.none
  40650c:	ldr	x0, [sp, #40]
  406510:	bl	403acc <ferror@plt+0x23c>
  406514:	mov	x1, x0
  406518:	ldr	x0, [sp, #24]
  40651c:	cmp	x0, x1
  406520:	b.ne	40652c <ferror@plt+0x2c9c>  // b.any
  406524:	mov	w0, #0x1                   	// #1
  406528:	b	406530 <ferror@plt+0x2ca0>
  40652c:	mov	w0, #0x0                   	// #0
  406530:	ldp	x29, x30, [sp], #48
  406534:	ret
  406538:	stp	x29, x30, [sp, #-80]!
  40653c:	mov	x29, sp
  406540:	str	x0, [sp, #40]
  406544:	str	x1, [sp, #32]
  406548:	str	x2, [sp, #24]
  40654c:	bl	403340 <getpagesize@plt>
  406550:	str	w0, [sp, #68]
  406554:	mov	w1, #0x0                   	// #0
  406558:	ldr	x0, [sp, #40]
  40655c:	bl	4031d0 <open@plt>
  406560:	str	w0, [sp, #64]
  406564:	ldr	w0, [sp, #64]
  406568:	cmp	w0, #0x0
  40656c:	b.ge	406578 <ferror@plt+0x2ce8>  // b.tcont
  406570:	mov	x0, #0x0                   	// #0
  406574:	b	406674 <ferror@plt+0x2de4>
  406578:	ldr	x1, [sp, #24]
  40657c:	ldr	w0, [sp, #64]
  406580:	bl	453420 <warn@@Base+0x5750>
  406584:	cmp	w0, #0x0
  406588:	b.ge	40659c <ferror@plt+0x2d0c>  // b.tcont
  40658c:	ldr	w0, [sp, #64]
  406590:	bl	403390 <close@plt>
  406594:	mov	x0, #0x0                   	// #0
  406598:	b	406674 <ferror@plt+0x2de4>
  40659c:	ldr	x0, [sp, #24]
  4065a0:	ldr	x0, [x0, #48]
  4065a4:	mov	x1, x0
  4065a8:	ldr	x0, [sp, #32]
  4065ac:	str	x1, [x0]
  4065b0:	ldr	x0, [sp, #32]
  4065b4:	ldr	x1, [x0]
  4065b8:	ldrsw	x0, [sp, #68]
  4065bc:	add	x0, x1, x0
  4065c0:	sub	x1, x0, #0x1
  4065c4:	ldr	w0, [sp, #68]
  4065c8:	neg	w0, w0
  4065cc:	sxtw	x0, w0
  4065d0:	and	x0, x1, x0
  4065d4:	str	x0, [sp, #56]
  4065d8:	mov	x5, #0x0                   	// #0
  4065dc:	ldr	w4, [sp, #64]
  4065e0:	mov	w3, #0x1                   	// #1
  4065e4:	mov	w2, #0x1                   	// #1
  4065e8:	ldr	x1, [sp, #56]
  4065ec:	mov	x0, #0x0                   	// #0
  4065f0:	bl	4034e0 <mmap@plt>
  4065f4:	str	x0, [sp, #72]
  4065f8:	ldr	x0, [sp, #72]
  4065fc:	cmn	x0, #0x1
  406600:	b.eq	406614 <ferror@plt+0x2d84>  // b.none
  406604:	ldr	w0, [sp, #64]
  406608:	bl	403390 <close@plt>
  40660c:	ldr	x0, [sp, #72]
  406610:	b	406674 <ferror@plt+0x2de4>
  406614:	ldr	x0, [sp, #32]
  406618:	ldr	x0, [x0]
  40661c:	bl	4031c0 <malloc@plt>
  406620:	str	x0, [sp, #72]
  406624:	ldr	x0, [sp, #72]
  406628:	cmp	x0, #0x0
  40662c:	b.eq	40665c <ferror@plt+0x2dcc>  // b.none
  406630:	ldr	x0, [sp, #32]
  406634:	ldr	x0, [x0]
  406638:	mov	x2, x0
  40663c:	ldr	x1, [sp, #72]
  406640:	ldr	w0, [sp, #64]
  406644:	bl	403640 <read@plt>
  406648:	mov	x1, x0
  40664c:	ldr	x0, [sp, #32]
  406650:	ldr	x0, [x0]
  406654:	cmp	x1, x0
  406658:	b.eq	406668 <ferror@plt+0x2dd8>  // b.none
  40665c:	ldr	x0, [sp, #72]
  406660:	bl	403510 <free@plt>
  406664:	str	xzr, [sp, #72]
  406668:	ldr	w0, [sp, #64]
  40666c:	bl	403390 <close@plt>
  406670:	ldr	x0, [sp, #72]
  406674:	ldp	x29, x30, [sp], #80
  406678:	ret
  40667c:	stp	x29, x30, [sp, #-112]!
  406680:	mov	x29, sp
  406684:	str	x0, [sp, #40]
  406688:	str	x1, [sp, #32]
  40668c:	str	x2, [sp, #24]
  406690:	mov	w0, #0x2d                  	// #45
  406694:	str	w0, [sp, #92]
  406698:	str	xzr, [sp, #80]
  40669c:	str	xzr, [sp, #72]
  4066a0:	str	wzr, [sp, #88]
  4066a4:	ldr	x0, [sp, #40]
  4066a8:	str	x0, [sp, #96]
  4066ac:	ldr	x1, [sp, #40]
  4066b0:	ldr	x0, [sp, #32]
  4066b4:	add	x0, x1, x0
  4066b8:	str	x0, [sp, #64]
  4066bc:	ldr	x0, [sp, #40]
  4066c0:	str	x0, [sp, #104]
  4066c4:	b	406834 <ferror@plt+0x2fa4>
  4066c8:	ldr	x0, [sp, #104]
  4066cc:	ldrb	w0, [x0]
  4066d0:	cmp	w0, #0xa
  4066d4:	b.ne	406710 <ferror@plt+0x2e80>  // b.any
  4066d8:	ldr	x0, [sp, #104]
  4066dc:	add	x0, x0, #0x1
  4066e0:	ldr	x1, [sp, #64]
  4066e4:	cmp	x1, x0
  4066e8:	b.ls	406754 <ferror@plt+0x2ec4>  // b.plast
  4066ec:	ldr	x0, [sp, #104]
  4066f0:	add	x0, x0, #0x1
  4066f4:	ldrb	w0, [x0]
  4066f8:	cmp	w0, #0xd
  4066fc:	b.ne	406754 <ferror@plt+0x2ec4>  // b.any
  406700:	ldr	x0, [sp, #104]
  406704:	add	x0, x0, #0x1
  406708:	str	x0, [sp, #104]
  40670c:	b	406754 <ferror@plt+0x2ec4>
  406710:	ldr	x0, [sp, #104]
  406714:	ldrb	w0, [x0]
  406718:	cmp	w0, #0xd
  40671c:	b.ne	406824 <ferror@plt+0x2f94>  // b.any
  406720:	ldr	x0, [sp, #104]
  406724:	add	x0, x0, #0x1
  406728:	ldr	x1, [sp, #64]
  40672c:	cmp	x1, x0
  406730:	b.ls	406754 <ferror@plt+0x2ec4>  // b.plast
  406734:	ldr	x0, [sp, #104]
  406738:	add	x0, x0, #0x1
  40673c:	ldrb	w0, [x0]
  406740:	cmp	w0, #0xa
  406744:	b.ne	406754 <ferror@plt+0x2ec4>  // b.any
  406748:	ldr	x0, [sp, #104]
  40674c:	add	x0, x0, #0x1
  406750:	str	x0, [sp, #104]
  406754:	ldr	x0, [sp, #80]
  406758:	cmp	x0, #0x0
  40675c:	b.eq	406778 <ferror@plt+0x2ee8>  // b.none
  406760:	ldr	w0, [sp, #88]
  406764:	add	w0, w0, #0x1
  406768:	mov	w0, w0
  40676c:	ldr	x1, [sp, #72]
  406770:	cmp	x1, x0
  406774:	b.cs	4067f0 <ferror@plt+0x2f60>  // b.hs, b.nlast
  406778:	ldr	w0, [sp, #92]
  40677c:	sub	w0, w0, #0x5
  406780:	str	w0, [sp, #92]
  406784:	ldr	w0, [sp, #92]
  406788:	cmp	w0, #0x1
  40678c:	b.gt	406798 <ferror@plt+0x2f08>
  406790:	mov	w0, #0x1                   	// #1
  406794:	str	w0, [sp, #92]
  406798:	ldrsw	x0, [sp, #92]
  40679c:	ldr	x1, [sp, #32]
  4067a0:	udiv	x0, x1, x0
  4067a4:	add	x0, x0, #0x1
  4067a8:	str	x0, [sp, #72]
  4067ac:	ldr	w0, [sp, #88]
  4067b0:	add	w0, w0, #0x1
  4067b4:	mov	w0, w0
  4067b8:	ldr	x1, [sp, #72]
  4067bc:	cmp	x1, x0
  4067c0:	b.cs	4067d4 <ferror@plt+0x2f44>  // b.hs, b.nlast
  4067c4:	ldr	w0, [sp, #88]
  4067c8:	add	w0, w0, #0x1
  4067cc:	mov	w0, w0
  4067d0:	str	x0, [sp, #72]
  4067d4:	ldr	x0, [sp, #72]
  4067d8:	lsl	x0, x0, #3
  4067dc:	str	x0, [sp, #56]
  4067e0:	ldr	x1, [sp, #56]
  4067e4:	ldr	x0, [sp, #80]
  4067e8:	bl	4031e0 <xrealloc@plt>
  4067ec:	str	x0, [sp, #80]
  4067f0:	ldr	w0, [sp, #88]
  4067f4:	add	w1, w0, #0x1
  4067f8:	str	w1, [sp, #88]
  4067fc:	mov	w0, w0
  406800:	lsl	x0, x0, #3
  406804:	ldr	x1, [sp, #80]
  406808:	add	x0, x1, x0
  40680c:	ldr	x1, [sp, #96]
  406810:	str	x1, [x0]
  406814:	ldr	x0, [sp, #104]
  406818:	add	x0, x0, #0x1
  40681c:	str	x0, [sp, #96]
  406820:	b	406828 <ferror@plt+0x2f98>
  406824:	nop
  406828:	ldr	x0, [sp, #104]
  40682c:	add	x0, x0, #0x1
  406830:	str	x0, [sp, #104]
  406834:	ldr	x1, [sp, #104]
  406838:	ldr	x0, [sp, #64]
  40683c:	cmp	x1, x0
  406840:	b.cc	4066c8 <ferror@plt+0x2e38>  // b.lo, b.ul, b.last
  406844:	ldr	x0, [sp, #24]
  406848:	ldr	w1, [sp, #88]
  40684c:	str	w1, [x0]
  406850:	ldr	x0, [sp, #80]
  406854:	ldp	x29, x30, [sp], #112
  406858:	ret
  40685c:	stp	x29, x30, [sp, #-64]!
  406860:	mov	x29, sp
  406864:	str	x0, [sp, #40]
  406868:	str	x1, [sp, #32]
  40686c:	str	x2, [sp, #24]
  406870:	mov	x0, #0x40                  	// #64
  406874:	bl	403290 <xmalloc@plt>
  406878:	str	x0, [sp, #56]
  40687c:	ldr	x0, [sp, #56]
  406880:	add	x0, x0, #0x20
  406884:	ldr	x2, [sp, #24]
  406888:	mov	x1, x0
  40688c:	ldr	x0, [sp, #32]
  406890:	bl	406538 <ferror@plt+0x2ca8>
  406894:	mov	x1, x0
  406898:	ldr	x0, [sp, #56]
  40689c:	str	x1, [x0, #24]
  4068a0:	ldr	x0, [sp, #56]
  4068a4:	ldr	x0, [x0, #24]
  4068a8:	cmp	x0, #0x0
  4068ac:	b.ne	4068c0 <ferror@plt+0x3030>  // b.any
  4068b0:	ldr	x0, [sp, #56]
  4068b4:	bl	403510 <free@plt>
  4068b8:	mov	x0, #0x0                   	// #0
  4068bc:	b	40694c <ferror@plt+0x30bc>
  4068c0:	ldr	x0, [sp, #56]
  4068c4:	ldr	x3, [x0, #24]
  4068c8:	ldr	x0, [sp, #56]
  4068cc:	ldr	x1, [x0, #32]
  4068d0:	ldr	x0, [sp, #56]
  4068d4:	add	x0, x0, #0x30
  4068d8:	mov	x2, x0
  4068dc:	mov	x0, x3
  4068e0:	bl	40667c <ferror@plt+0x2dec>
  4068e4:	mov	x1, x0
  4068e8:	ldr	x0, [sp, #56]
  4068ec:	str	x1, [x0, #40]
  4068f0:	ldr	x0, [sp, #56]
  4068f4:	str	wzr, [x0, #52]
  4068f8:	ldr	x0, [sp, #56]
  4068fc:	str	wzr, [x0, #56]
  406900:	ldr	x0, [sp, #56]
  406904:	ldr	x1, [sp, #40]
  406908:	str	x1, [x0, #8]
  40690c:	ldr	x0, [sp, #56]
  406910:	ldr	x1, [sp, #32]
  406914:	str	x1, [x0, #16]
  406918:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40691c:	add	x0, x0, #0x528
  406920:	ldr	x1, [x0]
  406924:	ldr	x0, [sp, #56]
  406928:	str	x1, [x0]
  40692c:	ldr	x0, [sp, #56]
  406930:	mov	w1, #0x1                   	// #1
  406934:	str	w1, [x0, #60]
  406938:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40693c:	add	x0, x0, #0x528
  406940:	ldr	x1, [sp, #56]
  406944:	str	x1, [x0]
  406948:	ldr	x0, [sp, #56]
  40694c:	ldp	x29, x30, [sp], #64
  406950:	ret
  406954:	stp	x29, x30, [sp, #-208]!
  406958:	mov	x29, sp
  40695c:	str	x0, [sp, #24]
  406960:	str	x1, [sp, #16]
  406964:	add	x0, sp, #0x28
  406968:	mov	x2, x0
  40696c:	ldr	x1, [sp, #24]
  406970:	ldr	x0, [sp, #24]
  406974:	bl	40685c <ferror@plt+0x2fcc>
  406978:	str	x0, [sp, #200]
  40697c:	ldr	x0, [sp, #200]
  406980:	cmp	x0, #0x0
  406984:	b.ne	406a48 <ferror@plt+0x31b8>  // b.any
  406988:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40698c:	add	x0, x0, #0x490
  406990:	ldr	w0, [x0]
  406994:	cmp	w0, #0x0
  406998:	b.ne	4069a4 <ferror@plt+0x3114>  // b.any
  40699c:	mov	x0, #0x0                   	// #0
  4069a0:	b	406a88 <ferror@plt+0x31f8>
  4069a4:	ldr	x0, [sp, #24]
  4069a8:	bl	403330 <lbasename@plt>
  4069ac:	str	x0, [sp, #184]
  4069b0:	str	wzr, [sp, #196]
  4069b4:	b	406a28 <ferror@plt+0x3198>
  4069b8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4069bc:	add	x0, x0, #0x488
  4069c0:	ldr	x1, [x0]
  4069c4:	ldrsw	x0, [sp, #196]
  4069c8:	lsl	x0, x0, #3
  4069cc:	add	x0, x1, x0
  4069d0:	ldr	x4, [x0]
  4069d4:	mov	x3, #0x0                   	// #0
  4069d8:	ldr	x2, [sp, #184]
  4069dc:	adrp	x0, 454000 <warn@@Base+0x6330>
  4069e0:	add	x1, x0, #0xf28
  4069e4:	mov	x0, x4
  4069e8:	bl	403200 <concat@plt>
  4069ec:	str	x0, [sp, #176]
  4069f0:	add	x0, sp, #0x28
  4069f4:	mov	x2, x0
  4069f8:	ldr	x1, [sp, #176]
  4069fc:	ldr	x0, [sp, #24]
  406a00:	bl	40685c <ferror@plt+0x2fcc>
  406a04:	str	x0, [sp, #200]
  406a08:	ldr	x0, [sp, #200]
  406a0c:	cmp	x0, #0x0
  406a10:	b.ne	406a44 <ferror@plt+0x31b4>  // b.any
  406a14:	ldr	x0, [sp, #176]
  406a18:	bl	403510 <free@plt>
  406a1c:	ldr	w0, [sp, #196]
  406a20:	add	w0, w0, #0x1
  406a24:	str	w0, [sp, #196]
  406a28:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  406a2c:	add	x0, x0, #0x490
  406a30:	ldr	w0, [x0]
  406a34:	ldr	w1, [sp, #196]
  406a38:	cmp	w1, w0
  406a3c:	b.lt	4069b8 <ferror@plt+0x3128>  // b.tstop
  406a40:	b	406a48 <ferror@plt+0x31b8>
  406a44:	nop
  406a48:	ldr	x0, [sp, #200]
  406a4c:	cmp	x0, #0x0
  406a50:	b.eq	406a84 <ferror@plt+0x31f4>  // b.none
  406a54:	ldr	x0, [sp, #16]
  406a58:	bl	403180 <bfd_get_mtime@plt>
  406a5c:	str	x0, [sp, #168]
  406a60:	ldr	x0, [sp, #128]
  406a64:	ldr	x1, [sp, #168]
  406a68:	cmp	x1, x0
  406a6c:	b.ge	406a84 <ferror@plt+0x31f4>  // b.tcont
  406a70:	adrp	x0, 454000 <warn@@Base+0x6330>
  406a74:	add	x0, x0, #0xf30
  406a78:	bl	403840 <gettext@plt>
  406a7c:	ldr	x1, [sp, #24]
  406a80:	bl	44dcd0 <warn@@Base>
  406a84:	ldr	x0, [sp, #200]
  406a88:	ldp	x29, x30, [sp], #208
  406a8c:	ret
  406a90:	stp	x29, x30, [sp, #-48]!
  406a94:	mov	x29, sp
  406a98:	str	x0, [sp, #24]
  406a9c:	str	w1, [sp, #20]
  406aa0:	ldr	w0, [sp, #20]
  406aa4:	sub	w0, w0, #0x1
  406aa8:	str	w0, [sp, #20]
  406aac:	ldr	x0, [sp, #24]
  406ab0:	ldr	w0, [x0, #48]
  406ab4:	ldr	w1, [sp, #20]
  406ab8:	cmp	w1, w0
  406abc:	b.cs	406b70 <ferror@plt+0x32e0>  // b.hs, b.nlast
  406ac0:	ldr	x0, [sp, #24]
  406ac4:	ldr	x1, [x0, #40]
  406ac8:	ldr	w0, [sp, #20]
  406acc:	lsl	x0, x0, #3
  406ad0:	add	x0, x1, x0
  406ad4:	ldr	x0, [x0]
  406ad8:	str	x0, [sp, #40]
  406adc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  406ae0:	add	x0, x0, #0x468
  406ae4:	ldr	x0, [x0]
  406ae8:	cmp	x0, #0x0
  406aec:	b.eq	406b1c <ferror@plt+0x328c>  // b.none
  406af0:	ldr	x0, [sp, #40]
  406af4:	ldrb	w0, [x0]
  406af8:	cmp	w0, #0x0
  406afc:	b.eq	406b1c <ferror@plt+0x328c>  // b.none
  406b00:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  406b04:	add	x0, x0, #0x468
  406b08:	ldr	x0, [x0]
  406b0c:	mov	x1, x0
  406b10:	adrp	x0, 454000 <warn@@Base+0x6330>
  406b14:	add	x0, x0, #0xec8
  406b18:	bl	403780 <printf@plt>
  406b1c:	adrp	x0, 454000 <warn@@Base+0x6330>
  406b20:	add	x1, x0, #0xf60
  406b24:	ldr	x0, [sp, #40]
  406b28:	bl	403750 <strcspn@plt>
  406b2c:	str	x0, [sp, #32]
  406b30:	ldr	x0, [sp, #32]
  406b34:	cmp	x0, #0x0
  406b38:	b.eq	406b64 <ferror@plt+0x32d4>  // b.none
  406b3c:	adrp	x0, 480000 <_sch_istable+0x1478>
  406b40:	add	x0, x0, #0xf20
  406b44:	ldr	x0, [x0]
  406b48:	mov	x3, x0
  406b4c:	mov	x2, #0x1                   	// #1
  406b50:	ldr	x1, [sp, #32]
  406b54:	ldr	x0, [sp, #40]
  406b58:	bl	4035b0 <fwrite@plt>
  406b5c:	cmp	x0, #0x1
  406b60:	b.ne	406b74 <ferror@plt+0x32e4>  // b.any
  406b64:	mov	w0, #0xa                   	// #10
  406b68:	bl	4037e0 <putchar@plt>
  406b6c:	b	406b74 <ferror@plt+0x32e4>
  406b70:	nop
  406b74:	ldp	x29, x30, [sp], #48
  406b78:	ret
  406b7c:	stp	x29, x30, [sp, #-32]!
  406b80:	mov	x29, sp
  406b84:	str	x0, [sp, #24]
  406b88:	str	w1, [sp, #20]
  406b8c:	str	w2, [sp, #16]
  406b90:	ldr	x0, [sp, #24]
  406b94:	ldr	x0, [x0, #24]
  406b98:	cmp	x0, #0x0
  406b9c:	b.eq	406bd0 <ferror@plt+0x3340>  // b.none
  406ba0:	b	406bbc <ferror@plt+0x332c>
  406ba4:	ldr	w1, [sp, #20]
  406ba8:	ldr	x0, [sp, #24]
  406bac:	bl	406a90 <ferror@plt+0x3200>
  406bb0:	ldr	w0, [sp, #20]
  406bb4:	add	w0, w0, #0x1
  406bb8:	str	w0, [sp, #20]
  406bbc:	ldr	w1, [sp, #20]
  406bc0:	ldr	w0, [sp, #16]
  406bc4:	cmp	w1, w0
  406bc8:	b.ls	406ba4 <ferror@plt+0x3314>  // b.plast
  406bcc:	b	406bd4 <ferror@plt+0x3344>
  406bd0:	nop
  406bd4:	ldp	x29, x30, [sp], #32
  406bd8:	ret
  406bdc:	stp	x29, x30, [sp, #-176]!
  406be0:	mov	x29, sp
  406be4:	str	x0, [sp, #40]
  406be8:	str	x1, [sp, #32]
  406bec:	str	x2, [sp, #24]
  406bf0:	str	xzr, [sp, #160]
  406bf4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  406bf8:	add	x0, x0, #0x3d4
  406bfc:	ldr	w0, [x0]
  406c00:	cmp	w0, #0x0
  406c04:	b.ne	406c1c <ferror@plt+0x338c>  // b.any
  406c08:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  406c0c:	add	x0, x0, #0x3d8
  406c10:	ldr	w0, [x0]
  406c14:	cmp	w0, #0x0
  406c18:	b.eq	40729c <ferror@plt+0x3a0c>  // b.none
  406c1c:	ldr	x0, [sp, #40]
  406c20:	ldr	x0, [x0, #8]
  406c24:	ldr	x8, [x0, #568]
  406c28:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  406c2c:	add	x0, x0, #0x4a8
  406c30:	ldr	x0, [x0]
  406c34:	add	x4, sp, #0x50
  406c38:	add	x3, sp, #0x54
  406c3c:	add	x2, sp, #0x58
  406c40:	add	x1, sp, #0x60
  406c44:	mov	x7, x4
  406c48:	mov	x6, x3
  406c4c:	mov	x5, x2
  406c50:	mov	x4, x1
  406c54:	ldr	x3, [sp, #24]
  406c58:	ldr	x2, [sp, #32]
  406c5c:	mov	x1, x0
  406c60:	ldr	x0, [sp, #40]
  406c64:	blr	x8
  406c68:	cmp	w0, #0x0
  406c6c:	b.eq	4072a4 <ferror@plt+0x3a14>  // b.none
  406c70:	ldr	x0, [sp, #96]
  406c74:	cmp	x0, #0x0
  406c78:	b.eq	406c90 <ferror@plt+0x3400>  // b.none
  406c7c:	ldr	x0, [sp, #96]
  406c80:	ldrb	w0, [x0]
  406c84:	cmp	w0, #0x0
  406c88:	b.ne	406c90 <ferror@plt+0x3400>  // b.any
  406c8c:	str	xzr, [sp, #96]
  406c90:	ldr	x0, [sp, #88]
  406c94:	cmp	x0, #0x0
  406c98:	b.eq	406cb0 <ferror@plt+0x3420>  // b.none
  406c9c:	ldr	x0, [sp, #88]
  406ca0:	ldrb	w0, [x0]
  406ca4:	cmp	w0, #0x0
  406ca8:	b.ne	406cb0 <ferror@plt+0x3420>  // b.any
  406cac:	str	xzr, [sp, #88]
  406cb0:	ldr	x0, [sp, #96]
  406cb4:	cmp	x0, #0x0
  406cb8:	b.eq	406e04 <ferror@plt+0x3574>  // b.none
  406cbc:	ldr	x0, [sp, #96]
  406cc0:	ldrb	w0, [x0]
  406cc4:	cmp	w0, #0x2f
  406cc8:	b.ne	406e04 <ferror@plt+0x3574>  // b.any
  406ccc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  406cd0:	add	x0, x0, #0x440
  406cd4:	ldr	x0, [x0]
  406cd8:	cmp	x0, #0x0
  406cdc:	b.eq	406e04 <ferror@plt+0x3574>  // b.none
  406ce0:	ldr	x0, [sp, #96]
  406ce4:	str	x0, [sp, #152]
  406ce8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  406cec:	add	x0, x0, #0x450
  406cf0:	ldr	x1, [x0]
  406cf4:	mov	x0, #0x1001                	// #4097
  406cf8:	add	x0, x1, x0
  406cfc:	bl	403290 <xmalloc@plt>
  406d00:	str	x0, [sp, #160]
  406d04:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  406d08:	add	x0, x0, #0x450
  406d0c:	ldr	x0, [x0]
  406d10:	cmp	x0, #0x0
  406d14:	b.eq	406d3c <ferror@plt+0x34ac>  // b.none
  406d18:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  406d1c:	add	x0, x0, #0x440
  406d20:	ldr	x1, [x0]
  406d24:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  406d28:	add	x0, x0, #0x450
  406d2c:	ldr	x0, [x0]
  406d30:	mov	x2, x0
  406d34:	ldr	x0, [sp, #160]
  406d38:	bl	402f60 <memcpy@plt>
  406d3c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  406d40:	add	x0, x0, #0x450
  406d44:	ldr	x0, [x0]
  406d48:	ldr	x1, [sp, #160]
  406d4c:	add	x0, x1, x0
  406d50:	str	x0, [sp, #104]
  406d54:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  406d58:	add	x0, x0, #0x448
  406d5c:	ldr	w0, [x0]
  406d60:	cmp	w0, #0x0
  406d64:	b.le	406dd4 <ferror@plt+0x3544>
  406d68:	str	wzr, [sp, #148]
  406d6c:	ldr	x0, [sp, #152]
  406d70:	add	x0, x0, #0x1
  406d74:	str	x0, [sp, #136]
  406d78:	b	406dac <ferror@plt+0x351c>
  406d7c:	ldr	x0, [sp, #136]
  406d80:	ldrb	w0, [x0]
  406d84:	cmp	w0, #0x2f
  406d88:	b.ne	406da0 <ferror@plt+0x3510>  // b.any
  406d8c:	ldr	x0, [sp, #136]
  406d90:	str	x0, [sp, #152]
  406d94:	ldr	w0, [sp, #148]
  406d98:	add	w0, w0, #0x1
  406d9c:	str	w0, [sp, #148]
  406da0:	ldr	x0, [sp, #136]
  406da4:	add	x0, x0, #0x1
  406da8:	str	x0, [sp, #136]
  406dac:	ldr	x0, [sp, #136]
  406db0:	ldrb	w0, [x0]
  406db4:	cmp	w0, #0x0
  406db8:	b.eq	406dd4 <ferror@plt+0x3544>  // b.none
  406dbc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  406dc0:	add	x0, x0, #0x448
  406dc4:	ldr	w0, [x0]
  406dc8:	ldr	w1, [sp, #148]
  406dcc:	cmp	w1, w0
  406dd0:	b.lt	406d7c <ferror@plt+0x34ec>  // b.tstop
  406dd4:	mov	x2, #0x1000                	// #4096
  406dd8:	ldr	x1, [sp, #152]
  406ddc:	ldr	x0, [sp, #104]
  406de0:	bl	403710 <strncpy@plt>
  406de4:	ldr	x0, [sp, #104]
  406de8:	add	x0, x0, #0x1, lsl #12
  406dec:	strb	wzr, [x0]
  406df0:	ldr	x0, [sp, #160]
  406df4:	str	x0, [sp, #96]
  406df8:	mov	w0, #0x1                   	// #1
  406dfc:	str	w0, [sp, #172]
  406e00:	b	406e08 <ferror@plt+0x3578>
  406e04:	str	wzr, [sp, #172]
  406e08:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  406e0c:	add	x0, x0, #0x3d4
  406e10:	ldr	w0, [x0]
  406e14:	cmp	w0, #0x0
  406e18:	b.eq	406fd0 <ferror@plt+0x3740>  // b.none
  406e1c:	ldr	x0, [sp, #88]
  406e20:	cmp	x0, #0x0
  406e24:	b.eq	406e88 <ferror@plt+0x35f8>  // b.none
  406e28:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  406e2c:	add	x0, x0, #0x518
  406e30:	ldr	x0, [x0]
  406e34:	cmp	x0, #0x0
  406e38:	b.eq	406e60 <ferror@plt+0x35d0>  // b.none
  406e3c:	ldr	x2, [sp, #88]
  406e40:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  406e44:	add	x0, x0, #0x518
  406e48:	ldr	x0, [x0]
  406e4c:	mov	x1, x0
  406e50:	mov	x0, x2
  406e54:	bl	4034b0 <strcmp@plt>
  406e58:	cmp	w0, #0x0
  406e5c:	b.eq	406e88 <ferror@plt+0x35f8>  // b.none
  406e60:	ldr	x0, [sp, #88]
  406e64:	bl	403d68 <ferror@plt+0x4d8>
  406e68:	mov	x1, x0
  406e6c:	adrp	x0, 454000 <warn@@Base+0x6330>
  406e70:	add	x0, x0, #0xf68
  406e74:	bl	403780 <printf@plt>
  406e78:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  406e7c:	add	x0, x0, #0x520
  406e80:	mov	w1, #0xffffffff            	// #-1
  406e84:	str	w1, [x0]
  406e88:	ldr	w0, [sp, #84]
  406e8c:	cmp	w0, #0x0
  406e90:	b.eq	406f4c <ferror@plt+0x36bc>  // b.none
  406e94:	ldr	w1, [sp, #84]
  406e98:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  406e9c:	add	x0, x0, #0x520
  406ea0:	ldr	w0, [x0]
  406ea4:	cmp	w1, w0
  406ea8:	b.ne	406ec4 <ferror@plt+0x3634>  // b.any
  406eac:	ldr	w1, [sp, #80]
  406eb0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  406eb4:	add	x0, x0, #0x524
  406eb8:	ldr	w0, [x0]
  406ebc:	cmp	w1, w0
  406ec0:	b.eq	406f4c <ferror@plt+0x36bc>  // b.none
  406ec4:	ldr	w0, [sp, #80]
  406ec8:	cmp	w0, #0x0
  406ecc:	b.eq	406f14 <ferror@plt+0x3684>  // b.none
  406ed0:	ldr	x0, [sp, #96]
  406ed4:	cmp	x0, #0x0
  406ed8:	b.eq	406ee8 <ferror@plt+0x3658>  // b.none
  406edc:	ldr	x0, [sp, #96]
  406ee0:	bl	403d68 <ferror@plt+0x4d8>
  406ee4:	b	406ef0 <ferror@plt+0x3660>
  406ee8:	adrp	x0, 454000 <warn@@Base+0x6330>
  406eec:	add	x0, x0, #0xf70
  406ef0:	ldr	w1, [sp, #84]
  406ef4:	ldr	w2, [sp, #80]
  406ef8:	mov	w3, w2
  406efc:	mov	w2, w1
  406f00:	mov	x1, x0
  406f04:	adrp	x0, 454000 <warn@@Base+0x6330>
  406f08:	add	x0, x0, #0xf78
  406f0c:	bl	403780 <printf@plt>
  406f10:	b	406f4c <ferror@plt+0x36bc>
  406f14:	ldr	x0, [sp, #96]
  406f18:	cmp	x0, #0x0
  406f1c:	b.eq	406f2c <ferror@plt+0x369c>  // b.none
  406f20:	ldr	x0, [sp, #96]
  406f24:	bl	403d68 <ferror@plt+0x4d8>
  406f28:	b	406f34 <ferror@plt+0x36a4>
  406f2c:	adrp	x0, 454000 <warn@@Base+0x6330>
  406f30:	add	x0, x0, #0xf70
  406f34:	ldr	w1, [sp, #84]
  406f38:	mov	w2, w1
  406f3c:	mov	x1, x0
  406f40:	adrp	x0, 454000 <warn@@Base+0x6330>
  406f44:	add	x0, x0, #0xf98
  406f48:	bl	403780 <printf@plt>
  406f4c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  406f50:	add	x0, x0, #0x458
  406f54:	ldr	w0, [x0]
  406f58:	cmp	w0, #0x0
  406f5c:	b.eq	406fd0 <ferror@plt+0x3740>  // b.none
  406f60:	b	406f9c <ferror@plt+0x370c>
  406f64:	ldr	x0, [sp, #72]
  406f68:	bl	403d68 <ferror@plt+0x4d8>
  406f6c:	mov	x1, x0
  406f70:	ldr	w0, [sp, #60]
  406f74:	mov	w2, w0
  406f78:	adrp	x0, 454000 <warn@@Base+0x6330>
  406f7c:	add	x0, x0, #0xfa0
  406f80:	bl	403780 <printf@plt>
  406f84:	ldr	x0, [sp, #64]
  406f88:	bl	403d68 <ferror@plt+0x4d8>
  406f8c:	mov	x1, x0
  406f90:	adrp	x0, 454000 <warn@@Base+0x6330>
  406f94:	add	x0, x0, #0xfb8
  406f98:	bl	403780 <printf@plt>
  406f9c:	ldr	x0, [sp, #40]
  406fa0:	ldr	x0, [x0, #8]
  406fa4:	ldr	x4, [x0, #584]
  406fa8:	add	x2, sp, #0x3c
  406fac:	add	x1, sp, #0x40
  406fb0:	add	x0, sp, #0x48
  406fb4:	mov	x3, x2
  406fb8:	mov	x2, x1
  406fbc:	mov	x1, x0
  406fc0:	ldr	x0, [sp, #40]
  406fc4:	blr	x4
  406fc8:	cmp	w0, #0x0
  406fcc:	b.ne	406f64 <ferror@plt+0x36d4>  // b.any
  406fd0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  406fd4:	add	x0, x0, #0x3d8
  406fd8:	ldr	w0, [x0]
  406fdc:	cmp	w0, #0x0
  406fe0:	b.eq	40718c <ferror@plt+0x38fc>  // b.none
  406fe4:	ldr	x0, [sp, #96]
  406fe8:	cmp	x0, #0x0
  406fec:	b.eq	40718c <ferror@plt+0x38fc>  // b.none
  406ff0:	ldr	w0, [sp, #84]
  406ff4:	cmp	w0, #0x0
  406ff8:	b.eq	40718c <ferror@plt+0x38fc>  // b.none
  406ffc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  407000:	add	x0, x0, #0x528
  407004:	str	x0, [sp, #128]
  407008:	b	407034 <ferror@plt+0x37a4>
  40700c:	ldr	x0, [sp, #128]
  407010:	ldr	x0, [x0]
  407014:	ldr	x0, [x0, #8]
  407018:	ldr	x1, [sp, #96]
  40701c:	bl	4030c0 <filename_cmp@plt>
  407020:	cmp	w0, #0x0
  407024:	b.eq	407048 <ferror@plt+0x37b8>  // b.none
  407028:	ldr	x0, [sp, #128]
  40702c:	ldr	x0, [x0]
  407030:	str	x0, [sp, #128]
  407034:	ldr	x0, [sp, #128]
  407038:	ldr	x0, [x0]
  40703c:	cmp	x0, #0x0
  407040:	b.ne	40700c <ferror@plt+0x377c>  // b.any
  407044:	b	40704c <ferror@plt+0x37bc>
  407048:	nop
  40704c:	ldr	x0, [sp, #128]
  407050:	ldr	x0, [x0]
  407054:	str	x0, [sp, #120]
  407058:	ldr	x0, [sp, #120]
  40705c:	cmp	x0, #0x0
  407060:	b.ne	40708c <ferror@plt+0x37fc>  // b.any
  407064:	ldr	w0, [sp, #172]
  407068:	cmp	w0, #0x0
  40706c:	b.eq	40707c <ferror@plt+0x37ec>  // b.none
  407070:	ldr	x0, [sp, #96]
  407074:	bl	4032c0 <xstrdup@plt>
  407078:	str	x0, [sp, #96]
  40707c:	ldr	x0, [sp, #96]
  407080:	ldr	x1, [sp, #40]
  407084:	bl	406954 <ferror@plt+0x30c4>
  407088:	str	x0, [sp, #120]
  40708c:	ldr	x0, [sp, #120]
  407090:	cmp	x0, #0x0
  407094:	b.eq	40718c <ferror@plt+0x38fc>  // b.none
  407098:	ldr	x0, [sp, #120]
  40709c:	ldr	w1, [x0, #52]
  4070a0:	ldr	w0, [sp, #84]
  4070a4:	cmp	w1, w0
  4070a8:	b.eq	40718c <ferror@plt+0x38fc>  // b.none
  4070ac:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4070b0:	add	x0, x0, #0x438
  4070b4:	ldr	w0, [x0]
  4070b8:	cmp	w0, #0x0
  4070bc:	b.eq	4070dc <ferror@plt+0x384c>  // b.none
  4070c0:	ldr	x0, [sp, #120]
  4070c4:	ldr	w0, [x0, #60]
  4070c8:	cmp	w0, #0x0
  4070cc:	b.eq	4070dc <ferror@plt+0x384c>  // b.none
  4070d0:	mov	w0, #0x1                   	// #1
  4070d4:	str	w0, [sp, #116]
  4070d8:	b	407144 <ferror@plt+0x38b4>
  4070dc:	ldr	w0, [sp, #84]
  4070e0:	sub	w0, w0, #0x5
  4070e4:	str	w0, [sp, #116]
  4070e8:	ldr	w0, [sp, #84]
  4070ec:	ldr	w1, [sp, #116]
  4070f0:	cmp	w1, w0
  4070f4:	b.cc	407100 <ferror@plt+0x3870>  // b.lo, b.ul, b.last
  4070f8:	mov	w0, #0x1                   	// #1
  4070fc:	str	w0, [sp, #116]
  407100:	ldr	x0, [sp, #120]
  407104:	ldr	w0, [x0, #56]
  407108:	ldr	w1, [sp, #116]
  40710c:	cmp	w1, w0
  407110:	b.hi	407144 <ferror@plt+0x38b4>  // b.pmore
  407114:	ldr	x0, [sp, #120]
  407118:	ldr	w1, [x0, #56]
  40711c:	ldr	w0, [sp, #84]
  407120:	cmp	w1, w0
  407124:	b.cs	40713c <ferror@plt+0x38ac>  // b.hs, b.nlast
  407128:	ldr	x0, [sp, #120]
  40712c:	ldr	w0, [x0, #56]
  407130:	add	w0, w0, #0x1
  407134:	str	w0, [sp, #116]
  407138:	b	407144 <ferror@plt+0x38b4>
  40713c:	ldr	w0, [sp, #84]
  407140:	str	w0, [sp, #116]
  407144:	ldr	w0, [sp, #84]
  407148:	mov	w2, w0
  40714c:	ldr	w1, [sp, #116]
  407150:	ldr	x0, [sp, #120]
  407154:	bl	406b7c <ferror@plt+0x32ec>
  407158:	ldr	x0, [sp, #120]
  40715c:	ldr	w1, [x0, #56]
  407160:	ldr	w0, [sp, #84]
  407164:	cmp	w1, w0
  407168:	b.cs	407178 <ferror@plt+0x38e8>  // b.hs, b.nlast
  40716c:	ldr	w1, [sp, #84]
  407170:	ldr	x0, [sp, #120]
  407174:	str	w1, [x0, #56]
  407178:	ldr	w1, [sp, #84]
  40717c:	ldr	x0, [sp, #120]
  407180:	str	w1, [x0, #52]
  407184:	ldr	x0, [sp, #120]
  407188:	str	wzr, [x0, #60]
  40718c:	ldr	x0, [sp, #88]
  407190:	cmp	x0, #0x0
  407194:	b.eq	407228 <ferror@plt+0x3998>  // b.none
  407198:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40719c:	add	x0, x0, #0x518
  4071a0:	ldr	x0, [x0]
  4071a4:	cmp	x0, #0x0
  4071a8:	b.eq	4071d0 <ferror@plt+0x3940>  // b.none
  4071ac:	ldr	x2, [sp, #88]
  4071b0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4071b4:	add	x0, x0, #0x518
  4071b8:	ldr	x0, [x0]
  4071bc:	mov	x1, x0
  4071c0:	mov	x0, x2
  4071c4:	bl	4034b0 <strcmp@plt>
  4071c8:	cmp	w0, #0x0
  4071cc:	b.eq	407228 <ferror@plt+0x3998>  // b.none
  4071d0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4071d4:	add	x0, x0, #0x518
  4071d8:	ldr	x0, [x0]
  4071dc:	cmp	x0, #0x0
  4071e0:	b.eq	4071f4 <ferror@plt+0x3964>  // b.none
  4071e4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4071e8:	add	x0, x0, #0x518
  4071ec:	ldr	x0, [x0]
  4071f0:	bl	403510 <free@plt>
  4071f4:	ldr	x0, [sp, #88]
  4071f8:	bl	402fd0 <strlen@plt>
  4071fc:	add	x0, x0, #0x1
  407200:	bl	403290 <xmalloc@plt>
  407204:	mov	x1, x0
  407208:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40720c:	add	x0, x0, #0x518
  407210:	str	x1, [x0]
  407214:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  407218:	add	x0, x0, #0x518
  40721c:	ldr	x0, [x0]
  407220:	ldr	x1, [sp, #88]
  407224:	bl	403610 <strcpy@plt>
  407228:	ldr	w0, [sp, #84]
  40722c:	cmp	w0, #0x0
  407230:	b.eq	40725c <ferror@plt+0x39cc>  // b.none
  407234:	ldr	w1, [sp, #84]
  407238:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40723c:	add	x0, x0, #0x520
  407240:	ldr	w0, [x0]
  407244:	cmp	w1, w0
  407248:	b.eq	40725c <ferror@plt+0x39cc>  // b.none
  40724c:	ldr	w1, [sp, #84]
  407250:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  407254:	add	x0, x0, #0x520
  407258:	str	w1, [x0]
  40725c:	ldr	w1, [sp, #80]
  407260:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  407264:	add	x0, x0, #0x524
  407268:	ldr	w0, [x0]
  40726c:	cmp	w1, w0
  407270:	b.eq	407284 <ferror@plt+0x39f4>  // b.none
  407274:	ldr	w1, [sp, #80]
  407278:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40727c:	add	x0, x0, #0x524
  407280:	str	w1, [x0]
  407284:	ldr	x0, [sp, #160]
  407288:	cmp	x0, #0x0
  40728c:	b.eq	4072a8 <ferror@plt+0x3a18>  // b.none
  407290:	ldr	x0, [sp, #160]
  407294:	bl	403510 <free@plt>
  407298:	b	4072a8 <ferror@plt+0x3a18>
  40729c:	nop
  4072a0:	b	4072a8 <ferror@plt+0x3a18>
  4072a4:	nop
  4072a8:	ldp	x29, x30, [sp], #176
  4072ac:	ret
  4072b0:	stp	x29, x30, [sp, #-288]!
  4072b4:	mov	x29, sp
  4072b8:	str	x0, [sp, #56]
  4072bc:	str	x1, [sp, #48]
  4072c0:	str	x2, [sp, #240]
  4072c4:	str	x3, [sp, #248]
  4072c8:	str	x4, [sp, #256]
  4072cc:	str	x5, [sp, #264]
  4072d0:	str	x6, [sp, #272]
  4072d4:	str	x7, [sp, #280]
  4072d8:	str	q0, [sp, #112]
  4072dc:	str	q1, [sp, #128]
  4072e0:	str	q2, [sp, #144]
  4072e4:	str	q3, [sp, #160]
  4072e8:	str	q4, [sp, #176]
  4072ec:	str	q5, [sp, #192]
  4072f0:	str	q6, [sp, #208]
  4072f4:	str	q7, [sp, #224]
  4072f8:	ldr	x0, [sp, #56]
  4072fc:	ldr	x1, [x0, #16]
  407300:	ldr	x0, [sp, #56]
  407304:	ldr	x0, [x0, #8]
  407308:	sub	x0, x1, x0
  40730c:	str	x0, [sp, #104]
  407310:	add	x0, sp, #0x120
  407314:	str	x0, [sp, #64]
  407318:	add	x0, sp, #0x120
  40731c:	str	x0, [sp, #72]
  407320:	add	x0, sp, #0xf0
  407324:	str	x0, [sp, #80]
  407328:	mov	w0, #0xffffffd0            	// #-48
  40732c:	str	w0, [sp, #88]
  407330:	mov	w0, #0xffffff80            	// #-128
  407334:	str	w0, [sp, #92]
  407338:	ldr	x0, [sp, #56]
  40733c:	ldr	x1, [x0]
  407340:	ldr	x0, [sp, #56]
  407344:	ldr	x0, [x0, #8]
  407348:	add	x4, x1, x0
  40734c:	add	x2, sp, #0x10
  407350:	add	x3, sp, #0x40
  407354:	ldp	x0, x1, [x3]
  407358:	stp	x0, x1, [x2]
  40735c:	ldp	x0, x1, [x3, #16]
  407360:	stp	x0, x1, [x2, #16]
  407364:	add	x0, sp, #0x10
  407368:	mov	x3, x0
  40736c:	ldr	x2, [sp, #48]
  407370:	ldr	x1, [sp, #104]
  407374:	mov	x0, x4
  407378:	bl	4036f0 <vsnprintf@plt>
  40737c:	sxtw	x0, w0
  407380:	str	x0, [sp, #96]
  407384:	ldr	x1, [sp, #104]
  407388:	ldr	x0, [sp, #96]
  40738c:	cmp	x1, x0
  407390:	b.hi	4073dc <ferror@plt+0x3b4c>  // b.pmore
  407394:	ldr	x0, [sp, #56]
  407398:	ldr	x1, [x0, #16]
  40739c:	ldr	x0, [sp, #96]
  4073a0:	add	x0, x1, x0
  4073a4:	lsl	x1, x0, #1
  4073a8:	ldr	x0, [sp, #56]
  4073ac:	str	x1, [x0, #16]
  4073b0:	ldr	x0, [sp, #56]
  4073b4:	ldr	x2, [x0]
  4073b8:	ldr	x0, [sp, #56]
  4073bc:	ldr	x0, [x0, #16]
  4073c0:	mov	x1, x0
  4073c4:	mov	x0, x2
  4073c8:	bl	4031e0 <xrealloc@plt>
  4073cc:	mov	x1, x0
  4073d0:	ldr	x0, [sp, #56]
  4073d4:	str	x1, [x0]
  4073d8:	b	4072f8 <ferror@plt+0x3a68>
  4073dc:	nop
  4073e0:	ldr	x0, [sp, #56]
  4073e4:	ldr	x1, [x0, #8]
  4073e8:	ldr	x0, [sp, #96]
  4073ec:	add	x1, x1, x0
  4073f0:	ldr	x0, [sp, #56]
  4073f4:	str	x1, [x0, #8]
  4073f8:	ldr	x0, [sp, #96]
  4073fc:	ldp	x29, x30, [sp], #288
  407400:	ret
  407404:	stp	x29, x30, [sp, #-64]!
  407408:	mov	x29, sp
  40740c:	str	x0, [sp, #40]
  407410:	str	x1, [sp, #32]
  407414:	str	w2, [sp, #28]
  407418:	mov	x0, #0x38                  	// #56
  40741c:	bl	403290 <xmalloc@plt>
  407420:	str	x0, [sp, #56]
  407424:	ldr	x0, [sp, #56]
  407428:	str	xzr, [x0]
  40742c:	ldr	x0, [sp, #56]
  407430:	str	xzr, [x0, #8]
  407434:	mov	x0, #0x10                  	// #16
  407438:	bl	403290 <xmalloc@plt>
  40743c:	mov	x1, x0
  407440:	ldr	x0, [sp, #56]
  407444:	str	x1, [x0, #16]
  407448:	ldr	x0, [sp, #56]
  40744c:	ldr	x0, [x0, #16]
  407450:	ldr	x1, [sp, #40]
  407454:	str	x1, [x0]
  407458:	ldr	x0, [sp, #56]
  40745c:	mov	x1, #0x1                   	// #1
  407460:	str	x1, [x0, #24]
  407464:	ldr	x0, [sp, #56]
  407468:	mov	x1, #0x2                   	// #2
  40746c:	str	x1, [x0, #32]
  407470:	ldr	x0, [sp, #56]
  407474:	ldr	x1, [sp, #32]
  407478:	str	x1, [x0, #40]
  40747c:	ldr	x0, [sp, #56]
  407480:	ldr	w1, [sp, #28]
  407484:	str	w1, [x0, #48]
  407488:	ldr	x0, [sp, #56]
  40748c:	ldp	x29, x30, [sp], #64
  407490:	ret
  407494:	stp	x29, x30, [sp, #-48]!
  407498:	mov	x29, sp
  40749c:	str	x0, [sp, #24]
  4074a0:	str	xzr, [sp, #40]
  4074a4:	ldr	x0, [sp, #24]
  4074a8:	cmp	x0, #0x0
  4074ac:	b.eq	4074e0 <ferror@plt+0x3c50>  // b.none
  4074b0:	ldr	x0, [sp, #24]
  4074b4:	ldr	x0, [x0]
  4074b8:	str	x0, [sp, #40]
  4074bc:	ldr	x0, [sp, #24]
  4074c0:	ldr	x0, [x0, #16]
  4074c4:	cmp	x0, #0x0
  4074c8:	b.eq	4074d8 <ferror@plt+0x3c48>  // b.none
  4074cc:	ldr	x0, [sp, #24]
  4074d0:	ldr	x0, [x0, #16]
  4074d4:	bl	403510 <free@plt>
  4074d8:	ldr	x0, [sp, #24]
  4074dc:	bl	403510 <free@plt>
  4074e0:	ldr	x0, [sp, #40]
  4074e4:	ldp	x29, x30, [sp], #48
  4074e8:	ret
  4074ec:	sub	sp, sp, #0x20
  4074f0:	str	x0, [sp, #8]
  4074f4:	ldr	x0, [sp, #8]
  4074f8:	ldr	x0, [x0, #40]
  4074fc:	str	x0, [sp, #24]
  407500:	ldr	x0, [sp, #8]
  407504:	ldr	x0, [x0, #24]
  407508:	str	x0, [sp, #16]
  40750c:	b	407550 <ferror@plt+0x3cc0>
  407510:	ldr	x0, [sp, #8]
  407514:	ldr	x1, [x0, #16]
  407518:	ldr	x0, [sp, #16]
  40751c:	lsl	x0, x0, #3
  407520:	add	x0, x1, x0
  407524:	ldr	x0, [x0]
  407528:	ldr	x1, [sp, #24]
  40752c:	cmp	x1, x0
  407530:	b.ls	407550 <ferror@plt+0x3cc0>  // b.plast
  407534:	ldr	x0, [sp, #8]
  407538:	ldr	x1, [x0, #16]
  40753c:	ldr	x0, [sp, #16]
  407540:	lsl	x0, x0, #3
  407544:	add	x0, x1, x0
  407548:	ldr	x0, [x0]
  40754c:	str	x0, [sp, #24]
  407550:	ldr	x0, [sp, #16]
  407554:	sub	x1, x0, #0x1
  407558:	str	x1, [sp, #16]
  40755c:	cmp	x0, #0x0
  407560:	b.ne	407510 <ferror@plt+0x3c80>  // b.any
  407564:	ldr	x0, [sp, #24]
  407568:	add	sp, sp, #0x20
  40756c:	ret
  407570:	sub	sp, sp, #0x20
  407574:	str	x0, [sp, #8]
  407578:	ldr	x0, [sp, #8]
  40757c:	ldr	x0, [x0, #40]
  407580:	str	x0, [sp, #24]
  407584:	ldr	x0, [sp, #8]
  407588:	ldr	x0, [x0, #24]
  40758c:	str	x0, [sp, #16]
  407590:	b	4075d4 <ferror@plt+0x3d44>
  407594:	ldr	x0, [sp, #8]
  407598:	ldr	x1, [x0, #16]
  40759c:	ldr	x0, [sp, #16]
  4075a0:	lsl	x0, x0, #3
  4075a4:	add	x0, x1, x0
  4075a8:	ldr	x0, [x0]
  4075ac:	ldr	x1, [sp, #24]
  4075b0:	cmp	x1, x0
  4075b4:	b.cs	4075d4 <ferror@plt+0x3d44>  // b.hs, b.nlast
  4075b8:	ldr	x0, [sp, #8]
  4075bc:	ldr	x1, [x0, #16]
  4075c0:	ldr	x0, [sp, #16]
  4075c4:	lsl	x0, x0, #3
  4075c8:	add	x0, x1, x0
  4075cc:	ldr	x0, [x0]
  4075d0:	str	x0, [sp, #24]
  4075d4:	ldr	x0, [sp, #16]
  4075d8:	sub	x1, x0, #0x1
  4075dc:	str	x1, [sp, #16]
  4075e0:	cmp	x0, #0x0
  4075e4:	b.ne	407594 <ferror@plt+0x3d04>  // b.any
  4075e8:	ldr	x0, [sp, #24]
  4075ec:	add	sp, sp, #0x20
  4075f0:	ret
  4075f4:	sub	sp, sp, #0x10
  4075f8:	str	x0, [sp, #8]
  4075fc:	ldr	x0, [sp, #8]
  407600:	ldr	x0, [x0, #40]
  407604:	add	sp, sp, #0x10
  407608:	ret
  40760c:	sub	sp, sp, #0x20
  407610:	str	x0, [sp, #8]
  407614:	str	x1, [sp]
  407618:	str	wzr, [sp, #28]
  40761c:	ldr	x0, [sp, #8]
  407620:	ldr	x0, [x0, #24]
  407624:	str	x0, [sp, #16]
  407628:	b	40765c <ferror@plt+0x3dcc>
  40762c:	ldr	x0, [sp, #8]
  407630:	ldr	x1, [x0, #16]
  407634:	ldr	x0, [sp, #16]
  407638:	lsl	x0, x0, #3
  40763c:	add	x0, x1, x0
  407640:	ldr	x0, [x0]
  407644:	ldr	x1, [sp]
  407648:	cmp	x1, x0
  40764c:	b.ne	40765c <ferror@plt+0x3dcc>  // b.any
  407650:	mov	w0, #0x1                   	// #1
  407654:	str	w0, [sp, #28]
  407658:	b	407670 <ferror@plt+0x3de0>
  40765c:	ldr	x0, [sp, #16]
  407660:	sub	x1, x0, #0x1
  407664:	str	x1, [sp, #16]
  407668:	cmp	x0, #0x0
  40766c:	b.ne	40762c <ferror@plt+0x3d9c>  // b.any
  407670:	ldr	w0, [sp, #28]
  407674:	add	sp, sp, #0x20
  407678:	ret
  40767c:	sub	sp, sp, #0x10
  407680:	str	x0, [sp, #8]
  407684:	str	x1, [sp]
  407688:	ldr	x0, [sp, #8]
  40768c:	ldr	x0, [x0, #40]
  407690:	ldr	x1, [sp]
  407694:	cmp	x1, x0
  407698:	cset	w0, eq  // eq = none
  40769c:	and	w0, w0, #0xff
  4076a0:	add	sp, sp, #0x10
  4076a4:	ret
  4076a8:	stp	x29, x30, [sp, #-48]!
  4076ac:	mov	x29, sp
  4076b0:	str	x19, [sp, #16]
  4076b4:	str	x0, [sp, #40]
  4076b8:	ldr	x0, [sp, #40]
  4076bc:	bl	407570 <ferror@plt+0x3ce0>
  4076c0:	mov	x19, x0
  4076c4:	ldr	x0, [sp, #40]
  4076c8:	bl	4074ec <ferror@plt+0x3c5c>
  4076cc:	sub	x0, x19, x0
  4076d0:	ldr	x19, [sp, #16]
  4076d4:	ldp	x29, x30, [sp], #48
  4076d8:	ret
  4076dc:	sub	sp, sp, #0x10
  4076e0:	str	x0, [sp, #8]
  4076e4:	str	x1, [sp]
  4076e8:	ldr	x0, [sp, #8]
  4076ec:	ldr	x0, [x0]
  4076f0:	cmp	x0, #0x0
  4076f4:	b.eq	40770c <ferror@plt+0x3e7c>  // b.none
  4076f8:	ldr	x0, [sp, #8]
  4076fc:	ldr	x0, [x0]
  407700:	ldr	x1, [sp, #8]
  407704:	ldr	x1, [x1, #8]
  407708:	str	x1, [x0, #8]
  40770c:	ldr	x0, [sp, #8]
  407710:	ldr	x0, [x0, #8]
  407714:	cmp	x0, #0x0
  407718:	b.eq	407734 <ferror@plt+0x3ea4>  // b.none
  40771c:	ldr	x0, [sp, #8]
  407720:	ldr	x0, [x0, #8]
  407724:	ldr	x1, [sp, #8]
  407728:	ldr	x1, [x1]
  40772c:	str	x1, [x0]
  407730:	b	407744 <ferror@plt+0x3eb4>
  407734:	ldr	x0, [sp, #8]
  407738:	ldr	x1, [x0]
  40773c:	ldr	x0, [sp]
  407740:	str	x1, [x0]
  407744:	ldr	x0, [sp, #8]
  407748:	str	xzr, [x0]
  40774c:	ldr	x0, [sp, #8]
  407750:	str	xzr, [x0, #8]
  407754:	nop
  407758:	add	sp, sp, #0x10
  40775c:	ret
  407760:	sub	sp, sp, #0x20
  407764:	str	x0, [sp, #24]
  407768:	str	x1, [sp, #16]
  40776c:	str	x2, [sp, #8]
  407770:	ldr	x0, [sp, #24]
  407774:	ldr	x1, [sp, #16]
  407778:	str	x1, [x0]
  40777c:	ldr	x0, [sp, #16]
  407780:	ldr	x1, [x0, #8]
  407784:	ldr	x0, [sp, #24]
  407788:	str	x1, [x0, #8]
  40778c:	ldr	x0, [sp, #16]
  407790:	ldr	x1, [sp, #24]
  407794:	str	x1, [x0, #8]
  407798:	ldr	x0, [sp, #24]
  40779c:	ldr	x0, [x0, #8]
  4077a0:	cmp	x0, #0x0
  4077a4:	b.eq	4077bc <ferror@plt+0x3f2c>  // b.none
  4077a8:	ldr	x0, [sp, #24]
  4077ac:	ldr	x0, [x0, #8]
  4077b0:	ldr	x1, [sp, #24]
  4077b4:	str	x1, [x0]
  4077b8:	b	4077c8 <ferror@plt+0x3f38>
  4077bc:	ldr	x0, [sp, #8]
  4077c0:	ldr	x1, [sp, #24]
  4077c4:	str	x1, [x0]
  4077c8:	nop
  4077cc:	add	sp, sp, #0x20
  4077d0:	ret
  4077d4:	sub	sp, sp, #0x10
  4077d8:	str	x0, [sp, #8]
  4077dc:	str	x1, [sp]
  4077e0:	ldr	x0, [sp]
  4077e4:	ldr	x1, [x0]
  4077e8:	ldr	x0, [sp, #8]
  4077ec:	str	x1, [x0]
  4077f0:	ldr	x0, [sp, #8]
  4077f4:	ldr	x0, [x0]
  4077f8:	cmp	x0, #0x0
  4077fc:	b.eq	407810 <ferror@plt+0x3f80>  // b.none
  407800:	ldr	x0, [sp, #8]
  407804:	ldr	x0, [x0]
  407808:	ldr	x1, [sp, #8]
  40780c:	str	x1, [x0, #8]
  407810:	ldr	x0, [sp, #8]
  407814:	str	xzr, [x0, #8]
  407818:	ldr	x0, [sp]
  40781c:	ldr	x1, [sp, #8]
  407820:	str	x1, [x0]
  407824:	nop
  407828:	add	sp, sp, #0x10
  40782c:	ret
  407830:	stp	x29, x30, [sp, #-48]!
  407834:	mov	x29, sp
  407838:	str	x0, [sp, #40]
  40783c:	str	x1, [sp, #32]
  407840:	str	x2, [sp, #24]
  407844:	ldr	x1, [sp, #24]
  407848:	ldr	x0, [sp, #40]
  40784c:	bl	4076dc <ferror@plt+0x3e4c>
  407850:	ldr	x2, [sp, #24]
  407854:	ldr	x1, [sp, #32]
  407858:	ldr	x0, [sp, #40]
  40785c:	bl	407760 <ferror@plt+0x3ed0>
  407860:	nop
  407864:	ldp	x29, x30, [sp], #48
  407868:	ret
  40786c:	stp	x29, x30, [sp, #-48]!
  407870:	mov	x29, sp
  407874:	str	x19, [sp, #16]
  407878:	str	x0, [sp, #40]
  40787c:	str	x1, [sp, #32]
  407880:	ldr	x0, [sp, #40]
  407884:	bl	407570 <ferror@plt+0x3ce0>
  407888:	mov	x19, x0
  40788c:	ldr	x0, [sp, #32]
  407890:	bl	4074ec <ferror@plt+0x3c5c>
  407894:	cmp	x19, x0
  407898:	b.cc	4078c0 <ferror@plt+0x4030>  // b.lo, b.ul, b.last
  40789c:	ldr	x0, [sp, #40]
  4078a0:	bl	4074ec <ferror@plt+0x3c5c>
  4078a4:	mov	x19, x0
  4078a8:	ldr	x0, [sp, #32]
  4078ac:	bl	407570 <ferror@plt+0x3ce0>
  4078b0:	cmp	x19, x0
  4078b4:	b.hi	4078c0 <ferror@plt+0x4030>  // b.pmore
  4078b8:	mov	w0, #0x1                   	// #1
  4078bc:	b	4078c4 <ferror@plt+0x4034>
  4078c0:	mov	w0, #0x0                   	// #0
  4078c4:	ldr	x19, [sp, #16]
  4078c8:	ldp	x29, x30, [sp], #48
  4078cc:	ret
  4078d0:	stp	x29, x30, [sp, #-80]!
  4078d4:	mov	x29, sp
  4078d8:	str	x0, [sp, #24]
  4078dc:	ldr	x0, [sp, #24]
  4078e0:	ldr	x0, [x0]
  4078e4:	str	x0, [sp, #72]
  4078e8:	b	407a3c <ferror@plt+0x41ac>
  4078ec:	ldr	x0, [sp, #72]
  4078f0:	ldr	x0, [x0]
  4078f4:	str	x0, [sp, #64]
  4078f8:	b	407a24 <ferror@plt+0x4194>
  4078fc:	ldr	x0, [sp, #72]
  407900:	ldr	x1, [x0, #40]
  407904:	ldr	x0, [sp, #64]
  407908:	ldr	x0, [x0, #40]
  40790c:	cmp	x1, x0
  407910:	b.ne	407a18 <ferror@plt+0x4188>  // b.any
  407914:	ldr	x0, [sp, #72]
  407918:	ldr	x1, [x0, #24]
  40791c:	ldr	x0, [sp, #64]
  407920:	ldr	x0, [x0, #24]
  407924:	add	x0, x1, x0
  407928:	str	x0, [sp, #48]
  40792c:	ldr	x0, [sp, #72]
  407930:	ldr	x0, [x0, #32]
  407934:	ldr	x1, [sp, #48]
  407938:	cmp	x1, x0
  40793c:	b.ls	407988 <ferror@plt+0x40f8>  // b.plast
  407940:	ldr	x0, [sp, #72]
  407944:	ldr	x1, [x0, #32]
  407948:	ldr	x0, [sp, #64]
  40794c:	ldr	x0, [x0, #32]
  407950:	add	x1, x1, x0
  407954:	ldr	x0, [sp, #72]
  407958:	str	x1, [x0, #32]
  40795c:	ldr	x0, [sp, #72]
  407960:	ldr	x2, [x0, #16]
  407964:	ldr	x0, [sp, #72]
  407968:	ldr	x0, [x0, #32]
  40796c:	lsl	x0, x0, #3
  407970:	mov	x1, x0
  407974:	mov	x0, x2
  407978:	bl	4031e0 <xrealloc@plt>
  40797c:	mov	x1, x0
  407980:	ldr	x0, [sp, #72]
  407984:	str	x1, [x0, #16]
  407988:	str	xzr, [sp, #56]
  40798c:	b	4079dc <ferror@plt+0x414c>
  407990:	ldr	x0, [sp, #64]
  407994:	ldr	x1, [x0, #16]
  407998:	ldr	x0, [sp, #56]
  40799c:	lsl	x0, x0, #3
  4079a0:	add	x1, x1, x0
  4079a4:	ldr	x0, [sp, #72]
  4079a8:	ldr	x2, [x0, #16]
  4079ac:	ldr	x0, [sp, #72]
  4079b0:	ldr	x0, [x0, #24]
  4079b4:	add	x4, x0, #0x1
  4079b8:	ldr	x3, [sp, #72]
  4079bc:	str	x4, [x3, #24]
  4079c0:	lsl	x0, x0, #3
  4079c4:	add	x0, x2, x0
  4079c8:	ldr	x1, [x1]
  4079cc:	str	x1, [x0]
  4079d0:	ldr	x0, [sp, #56]
  4079d4:	add	x0, x0, #0x1
  4079d8:	str	x0, [sp, #56]
  4079dc:	ldr	x0, [sp, #64]
  4079e0:	ldr	x0, [x0, #24]
  4079e4:	ldr	x1, [sp, #56]
  4079e8:	cmp	x1, x0
  4079ec:	b.cc	407990 <ferror@plt+0x4100>  // b.lo, b.ul, b.last
  4079f0:	ldr	x0, [sp, #64]
  4079f4:	ldr	x0, [x0, #8]
  4079f8:	str	x0, [sp, #40]
  4079fc:	ldr	x1, [sp, #24]
  407a00:	ldr	x0, [sp, #64]
  407a04:	bl	4076dc <ferror@plt+0x3e4c>
  407a08:	ldr	x0, [sp, #64]
  407a0c:	bl	407494 <ferror@plt+0x3c04>
  407a10:	ldr	x0, [sp, #40]
  407a14:	str	x0, [sp, #64]
  407a18:	ldr	x0, [sp, #64]
  407a1c:	ldr	x0, [x0]
  407a20:	str	x0, [sp, #64]
  407a24:	ldr	x0, [sp, #64]
  407a28:	cmp	x0, #0x0
  407a2c:	b.ne	4078fc <ferror@plt+0x406c>  // b.any
  407a30:	ldr	x0, [sp, #72]
  407a34:	ldr	x0, [x0]
  407a38:	str	x0, [sp, #72]
  407a3c:	ldr	x0, [sp, #72]
  407a40:	cmp	x0, #0x0
  407a44:	b.ne	4078ec <ferror@plt+0x405c>  // b.any
  407a48:	nop
  407a4c:	nop
  407a50:	ldp	x29, x30, [sp], #80
  407a54:	ret
  407a58:	stp	x29, x30, [sp, #-96]!
  407a5c:	mov	x29, sp
  407a60:	str	x19, [sp, #16]
  407a64:	str	x0, [sp, #40]
  407a68:	ldr	x0, [sp, #40]
  407a6c:	ldr	x0, [x0]
  407a70:	str	x0, [sp, #88]
  407a74:	b	407b3c <ferror@plt+0x42ac>
  407a78:	ldr	x0, [sp, #88]
  407a7c:	str	x0, [sp, #80]
  407a80:	ldr	x0, [sp, #88]
  407a84:	ldr	x0, [x0]
  407a88:	str	x0, [sp, #72]
  407a8c:	ldr	x0, [sp, #80]
  407a90:	bl	4076a8 <ferror@plt+0x3e18>
  407a94:	str	x0, [sp, #64]
  407a98:	b	407b00 <ferror@plt+0x4270>
  407a9c:	ldr	x0, [sp, #72]
  407aa0:	bl	4076a8 <ferror@plt+0x3e18>
  407aa4:	str	x0, [sp, #56]
  407aa8:	ldr	x1, [sp, #56]
  407aac:	ldr	x0, [sp, #64]
  407ab0:	cmp	x1, x0
  407ab4:	b.cc	407ae4 <ferror@plt+0x4254>  // b.lo, b.ul, b.last
  407ab8:	ldr	x1, [sp, #56]
  407abc:	ldr	x0, [sp, #64]
  407ac0:	cmp	x1, x0
  407ac4:	b.ne	407af4 <ferror@plt+0x4264>  // b.any
  407ac8:	ldr	x0, [sp, #72]
  407acc:	bl	4074ec <ferror@plt+0x3c5c>
  407ad0:	mov	x19, x0
  407ad4:	ldr	x0, [sp, #80]
  407ad8:	bl	4074ec <ferror@plt+0x3c5c>
  407adc:	cmp	x19, x0
  407ae0:	b.cs	407af4 <ferror@plt+0x4264>  // b.hs, b.nlast
  407ae4:	ldr	x0, [sp, #72]
  407ae8:	str	x0, [sp, #80]
  407aec:	ldr	x0, [sp, #56]
  407af0:	str	x0, [sp, #64]
  407af4:	ldr	x0, [sp, #72]
  407af8:	ldr	x0, [x0]
  407afc:	str	x0, [sp, #72]
  407b00:	ldr	x0, [sp, #72]
  407b04:	cmp	x0, #0x0
  407b08:	b.ne	407a9c <ferror@plt+0x420c>  // b.any
  407b0c:	ldr	x1, [sp, #80]
  407b10:	ldr	x0, [sp, #88]
  407b14:	cmp	x1, x0
  407b18:	b.ne	407b2c <ferror@plt+0x429c>  // b.any
  407b1c:	ldr	x0, [sp, #88]
  407b20:	ldr	x0, [x0]
  407b24:	str	x0, [sp, #88]
  407b28:	b	407b3c <ferror@plt+0x42ac>
  407b2c:	ldr	x2, [sp, #40]
  407b30:	ldr	x1, [sp, #88]
  407b34:	ldr	x0, [sp, #80]
  407b38:	bl	407830 <ferror@plt+0x3fa0>
  407b3c:	ldr	x0, [sp, #88]
  407b40:	cmp	x0, #0x0
  407b44:	b.ne	407a78 <ferror@plt+0x41e8>  // b.any
  407b48:	nop
  407b4c:	nop
  407b50:	ldr	x19, [sp, #16]
  407b54:	ldp	x29, x30, [sp], #96
  407b58:	ret
  407b5c:	stp	x29, x30, [sp, #-112]!
  407b60:	mov	x29, sp
  407b64:	str	x0, [sp, #40]
  407b68:	str	w1, [sp, #36]
  407b6c:	str	x2, [sp, #24]
  407b70:	str	x3, [sp, #16]
  407b74:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  407b78:	add	x0, x0, #0x508
  407b7c:	ldr	x0, [x0]
  407b80:	str	x0, [sp, #104]
  407b84:	ldr	w0, [sp, #36]
  407b88:	add	w1, w0, #0x1
  407b8c:	mov	w0, w1
  407b90:	lsl	w0, w0, #1
  407b94:	add	w0, w0, w1
  407b98:	sxtw	x0, w0
  407b9c:	str	x0, [sp, #80]
  407ba0:	ldr	x2, [sp, #80]
  407ba4:	mov	w1, #0x20                  	// #32
  407ba8:	ldr	x0, [sp, #24]
  407bac:	bl	403280 <memset@plt>
  407bb0:	ldr	x2, [sp, #80]
  407bb4:	mov	w1, #0x0                   	// #0
  407bb8:	ldr	x0, [sp, #16]
  407bbc:	bl	403280 <memset@plt>
  407bc0:	b	40800c <ferror@plt+0x477c>
  407bc4:	ldr	x0, [sp, #104]
  407bc8:	bl	407570 <ferror@plt+0x3ce0>
  407bcc:	mov	x1, x0
  407bd0:	ldr	x0, [sp, #40]
  407bd4:	cmp	x0, x1
  407bd8:	b.ls	407c0c <ferror@plt+0x437c>  // b.plast
  407bdc:	ldr	x0, [sp, #104]
  407be0:	str	x0, [sp, #64]
  407be4:	ldr	x0, [sp, #104]
  407be8:	ldr	x0, [x0]
  407bec:	str	x0, [sp, #104]
  407bf0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  407bf4:	add	x1, x0, #0x508
  407bf8:	ldr	x0, [sp, #64]
  407bfc:	bl	4076dc <ferror@plt+0x3e4c>
  407c00:	ldr	x0, [sp, #64]
  407c04:	bl	407494 <ferror@plt+0x3c04>
  407c08:	b	40800c <ferror@plt+0x477c>
  407c0c:	ldr	x0, [sp, #104]
  407c10:	bl	4074ec <ferror@plt+0x3c5c>
  407c14:	mov	x1, x0
  407c18:	ldr	x0, [sp, #40]
  407c1c:	cmp	x0, x1
  407c20:	b.cc	408000 <ferror@plt+0x4770>  // b.lo, b.ul, b.last
  407c24:	ldr	x0, [sp, #104]
  407c28:	bl	4075f4 <ferror@plt+0x3d64>
  407c2c:	str	x0, [sp, #56]
  407c30:	add	x0, sp, #0x38
  407c34:	mov	w2, #0x0                   	// #0
  407c38:	mov	x1, #0x8                   	// #8
  407c3c:	bl	4037c0 <iterative_hash@plt>
  407c40:	strb	w0, [sp, #79]
  407c44:	ldr	x0, [sp, #104]
  407c48:	ldr	w0, [x0, #48]
  407c4c:	ldr	w1, [sp, #36]
  407c50:	sub	w1, w1, w0
  407c54:	mov	w0, w1
  407c58:	lsl	w0, w0, #1
  407c5c:	add	w0, w0, w1
  407c60:	str	w0, [sp, #72]
  407c64:	ldr	x1, [sp, #40]
  407c68:	ldr	x0, [sp, #104]
  407c6c:	bl	40760c <ferror@plt+0x3d7c>
  407c70:	cmp	w0, #0x0
  407c74:	b.eq	407e20 <ferror@plt+0x4590>  // b.none
  407c78:	ldr	w0, [sp, #72]
  407c7c:	add	w0, w0, #0x1
  407c80:	sxtw	x0, w0
  407c84:	str	x0, [sp, #96]
  407c88:	b	407cd8 <ferror@plt+0x4448>
  407c8c:	ldr	x1, [sp, #24]
  407c90:	ldr	x0, [sp, #96]
  407c94:	add	x0, x1, x0
  407c98:	ldrb	w0, [x0]
  407c9c:	cmp	w0, #0x20
  407ca0:	b.ne	407ccc <ferror@plt+0x443c>  // b.any
  407ca4:	ldr	x1, [sp, #24]
  407ca8:	ldr	x0, [sp, #96]
  407cac:	add	x0, x1, x0
  407cb0:	mov	w1, #0x2d                  	// #45
  407cb4:	strb	w1, [x0]
  407cb8:	ldr	x1, [sp, #16]
  407cbc:	ldr	x0, [sp, #96]
  407cc0:	add	x0, x1, x0
  407cc4:	ldrb	w1, [sp, #79]
  407cc8:	strb	w1, [x0]
  407ccc:	ldr	x0, [sp, #96]
  407cd0:	add	x0, x0, #0x1
  407cd4:	str	x0, [sp, #96]
  407cd8:	ldr	x0, [sp, #80]
  407cdc:	sub	x0, x0, #0x1
  407ce0:	ldr	x1, [sp, #96]
  407ce4:	cmp	x1, x0
  407ce8:	b.cc	407c8c <ferror@plt+0x43fc>  // b.lo, b.ul, b.last
  407cec:	ldr	x1, [sp, #24]
  407cf0:	ldr	x0, [sp, #96]
  407cf4:	add	x0, x1, x0
  407cf8:	ldrb	w0, [x0]
  407cfc:	cmp	w0, #0x20
  407d00:	b.ne	407d30 <ferror@plt+0x44a0>  // b.any
  407d04:	ldr	x1, [sp, #24]
  407d08:	ldr	x0, [sp, #96]
  407d0c:	add	x0, x1, x0
  407d10:	mov	w1, #0x2d                  	// #45
  407d14:	strb	w1, [x0]
  407d18:	ldr	x1, [sp, #16]
  407d1c:	ldr	x0, [sp, #96]
  407d20:	add	x0, x1, x0
  407d24:	ldrb	w1, [sp, #79]
  407d28:	strb	w1, [x0]
  407d2c:	b	407d70 <ferror@plt+0x44e0>
  407d30:	ldr	x1, [sp, #24]
  407d34:	ldr	x0, [sp, #96]
  407d38:	add	x0, x1, x0
  407d3c:	ldrb	w0, [x0]
  407d40:	cmp	w0, #0x3e
  407d44:	b.ne	407d70 <ferror@plt+0x44e0>  // b.any
  407d48:	ldr	x1, [sp, #24]
  407d4c:	ldr	x0, [sp, #96]
  407d50:	add	x0, x1, x0
  407d54:	mov	w1, #0x58                  	// #88
  407d58:	strb	w1, [x0]
  407d5c:	ldr	x1, [sp, #16]
  407d60:	ldr	x0, [sp, #96]
  407d64:	add	x0, x1, x0
  407d68:	ldrb	w1, [sp, #79]
  407d6c:	strb	w1, [x0]
  407d70:	ldrsw	x0, [sp, #72]
  407d74:	ldr	x1, [sp, #24]
  407d78:	add	x0, x1, x0
  407d7c:	ldrb	w0, [x0]
  407d80:	cmp	w0, #0x20
  407d84:	b.ne	408000 <ferror@plt+0x4770>  // b.any
  407d88:	ldr	x0, [sp, #104]
  407d8c:	ldr	x0, [x0, #40]
  407d90:	ldr	x1, [sp, #40]
  407d94:	cmp	x1, x0
  407d98:	b.hi	407dd4 <ferror@plt+0x4544>  // b.pmore
  407d9c:	ldr	x0, [sp, #104]
  407da0:	bl	4074ec <ferror@plt+0x3c5c>
  407da4:	mov	x1, x0
  407da8:	ldr	x0, [sp, #40]
  407dac:	cmp	x0, x1
  407db0:	b.ne	407dbc <ferror@plt+0x452c>  // b.any
  407db4:	mov	w0, #0x2f                  	// #47
  407db8:	b	407dc0 <ferror@plt+0x4530>
  407dbc:	mov	w0, #0x2b                  	// #43
  407dc0:	ldrsw	x1, [sp, #72]
  407dc4:	ldr	x2, [sp, #24]
  407dc8:	add	x1, x2, x1
  407dcc:	strb	w0, [x1]
  407dd0:	b	407e08 <ferror@plt+0x4578>
  407dd4:	ldr	x0, [sp, #104]
  407dd8:	bl	407570 <ferror@plt+0x3ce0>
  407ddc:	mov	x1, x0
  407de0:	ldr	x0, [sp, #40]
  407de4:	cmp	x0, x1
  407de8:	b.ne	407df4 <ferror@plt+0x4564>  // b.any
  407dec:	mov	w0, #0x5c                  	// #92
  407df0:	b	407df8 <ferror@plt+0x4568>
  407df4:	mov	w0, #0x2b                  	// #43
  407df8:	ldrsw	x1, [sp, #72]
  407dfc:	ldr	x2, [sp, #24]
  407e00:	add	x1, x2, x1
  407e04:	strb	w0, [x1]
  407e08:	ldrsw	x0, [sp, #72]
  407e0c:	ldr	x1, [sp, #16]
  407e10:	add	x0, x1, x0
  407e14:	ldrb	w1, [sp, #79]
  407e18:	strb	w1, [x0]
  407e1c:	b	408000 <ferror@plt+0x4770>
  407e20:	ldr	x1, [sp, #40]
  407e24:	ldr	x0, [sp, #104]
  407e28:	bl	40767c <ferror@plt+0x3dec>
  407e2c:	cmp	w0, #0x0
  407e30:	b.eq	407fc0 <ferror@plt+0x4730>  // b.none
  407e34:	ldr	w0, [sp, #72]
  407e38:	add	w0, w0, #0x1
  407e3c:	sxtw	x0, w0
  407e40:	str	x0, [sp, #88]
  407e44:	b	407e94 <ferror@plt+0x4604>
  407e48:	ldr	x1, [sp, #24]
  407e4c:	ldr	x0, [sp, #88]
  407e50:	add	x0, x1, x0
  407e54:	ldrb	w0, [x0]
  407e58:	cmp	w0, #0x20
  407e5c:	b.ne	407e88 <ferror@plt+0x45f8>  // b.any
  407e60:	ldr	x1, [sp, #24]
  407e64:	ldr	x0, [sp, #88]
  407e68:	add	x0, x1, x0
  407e6c:	mov	w1, #0x2d                  	// #45
  407e70:	strb	w1, [x0]
  407e74:	ldr	x1, [sp, #16]
  407e78:	ldr	x0, [sp, #88]
  407e7c:	add	x0, x1, x0
  407e80:	ldrb	w1, [sp, #79]
  407e84:	strb	w1, [x0]
  407e88:	ldr	x0, [sp, #88]
  407e8c:	add	x0, x0, #0x1
  407e90:	str	x0, [sp, #88]
  407e94:	ldr	x0, [sp, #80]
  407e98:	sub	x0, x0, #0x1
  407e9c:	ldr	x1, [sp, #88]
  407ea0:	cmp	x1, x0
  407ea4:	b.cc	407e48 <ferror@plt+0x45b8>  // b.lo, b.ul, b.last
  407ea8:	ldr	x1, [sp, #24]
  407eac:	ldr	x0, [sp, #88]
  407eb0:	add	x0, x1, x0
  407eb4:	ldrb	w0, [x0]
  407eb8:	cmp	w0, #0x20
  407ebc:	b.ne	407eec <ferror@plt+0x465c>  // b.any
  407ec0:	ldr	x1, [sp, #24]
  407ec4:	ldr	x0, [sp, #88]
  407ec8:	add	x0, x1, x0
  407ecc:	mov	w1, #0x3e                  	// #62
  407ed0:	strb	w1, [x0]
  407ed4:	ldr	x1, [sp, #16]
  407ed8:	ldr	x0, [sp, #88]
  407edc:	add	x0, x1, x0
  407ee0:	ldrb	w1, [sp, #79]
  407ee4:	strb	w1, [x0]
  407ee8:	b	407f2c <ferror@plt+0x469c>
  407eec:	ldr	x1, [sp, #24]
  407ef0:	ldr	x0, [sp, #88]
  407ef4:	add	x0, x1, x0
  407ef8:	ldrb	w0, [x0]
  407efc:	cmp	w0, #0x2d
  407f00:	b.ne	407f2c <ferror@plt+0x469c>  // b.any
  407f04:	ldr	x1, [sp, #24]
  407f08:	ldr	x0, [sp, #88]
  407f0c:	add	x0, x1, x0
  407f10:	mov	w1, #0x58                  	// #88
  407f14:	strb	w1, [x0]
  407f18:	ldr	x1, [sp, #16]
  407f1c:	ldr	x0, [sp, #88]
  407f20:	add	x0, x1, x0
  407f24:	ldrb	w1, [sp, #79]
  407f28:	strb	w1, [x0]
  407f2c:	ldrsw	x0, [sp, #72]
  407f30:	ldr	x1, [sp, #24]
  407f34:	add	x0, x1, x0
  407f38:	ldrb	w0, [x0]
  407f3c:	cmp	w0, #0x20
  407f40:	b.ne	408000 <ferror@plt+0x4770>  // b.any
  407f44:	ldr	x0, [sp, #104]
  407f48:	bl	4074ec <ferror@plt+0x3c5c>
  407f4c:	mov	x1, x0
  407f50:	ldr	x0, [sp, #40]
  407f54:	cmp	x0, x1
  407f58:	b.ls	407f94 <ferror@plt+0x4704>  // b.plast
  407f5c:	ldr	x0, [sp, #104]
  407f60:	bl	407570 <ferror@plt+0x3ce0>
  407f64:	mov	x1, x0
  407f68:	ldr	x0, [sp, #40]
  407f6c:	cmp	x0, x1
  407f70:	b.cs	407f7c <ferror@plt+0x46ec>  // b.hs, b.nlast
  407f74:	mov	w0, #0x3e                  	// #62
  407f78:	b	407f80 <ferror@plt+0x46f0>
  407f7c:	mov	w0, #0x5c                  	// #92
  407f80:	ldrsw	x1, [sp, #72]
  407f84:	ldr	x2, [sp, #24]
  407f88:	add	x1, x2, x1
  407f8c:	strb	w0, [x1]
  407f90:	b	407fa8 <ferror@plt+0x4718>
  407f94:	ldrsw	x0, [sp, #72]
  407f98:	ldr	x1, [sp, #24]
  407f9c:	add	x0, x1, x0
  407fa0:	mov	w1, #0x2f                  	// #47
  407fa4:	strb	w1, [x0]
  407fa8:	ldrsw	x0, [sp, #72]
  407fac:	ldr	x1, [sp, #16]
  407fb0:	add	x0, x1, x0
  407fb4:	ldrb	w1, [sp, #79]
  407fb8:	strb	w1, [x0]
  407fbc:	b	408000 <ferror@plt+0x4770>
  407fc0:	ldrsw	x0, [sp, #72]
  407fc4:	ldr	x1, [sp, #24]
  407fc8:	add	x0, x1, x0
  407fcc:	ldrb	w0, [x0]
  407fd0:	cmp	w0, #0x20
  407fd4:	b.ne	408000 <ferror@plt+0x4770>  // b.any
  407fd8:	ldrsw	x0, [sp, #72]
  407fdc:	ldr	x1, [sp, #24]
  407fe0:	add	x0, x1, x0
  407fe4:	mov	w1, #0x7c                  	// #124
  407fe8:	strb	w1, [x0]
  407fec:	ldrsw	x0, [sp, #72]
  407ff0:	ldr	x1, [sp, #16]
  407ff4:	add	x0, x1, x0
  407ff8:	ldrb	w1, [sp, #79]
  407ffc:	strb	w1, [x0]
  408000:	ldr	x0, [sp, #104]
  408004:	ldr	x0, [x0]
  408008:	str	x0, [sp, #104]
  40800c:	ldr	x0, [sp, #104]
  408010:	cmp	x0, #0x0
  408014:	b.ne	407bc4 <ferror@plt+0x4334>  // b.any
  408018:	nop
  40801c:	nop
  408020:	ldp	x29, x30, [sp], #112
  408024:	ret
  408028:	stp	x29, x30, [sp, #-240]!
  40802c:	mov	x29, sp
  408030:	str	x0, [sp, #72]
  408034:	str	x1, [sp, #64]
  408038:	str	x2, [sp, #56]
  40803c:	str	x3, [sp, #48]
  408040:	str	x4, [sp, #40]
  408044:	str	x5, [sp, #32]
  408048:	str	x6, [sp, #24]
  40804c:	str	xzr, [sp, #104]
  408050:	ldr	x0, [sp, #72]
  408054:	ldr	w0, [x0, #180]
  408058:	str	w0, [sp, #172]
  40805c:	ldr	w0, [sp, #172]
  408060:	str	w0, [sp, #228]
  408064:	ldr	x0, [sp, #72]
  408068:	ldr	x0, [x0, #16]
  40806c:	str	x0, [sp, #160]
  408070:	ldr	x0, [sp, #72]
  408074:	ldr	x0, [x0, #48]
  408078:	str	x0, [sp, #152]
  40807c:	mov	x0, #0x78                  	// #120
  408080:	str	x0, [sp, #96]
  408084:	ldr	x0, [sp, #96]
  408088:	bl	403290 <xmalloc@plt>
  40808c:	str	x0, [sp, #80]
  408090:	str	xzr, [sp, #88]
  408094:	ldr	x0, [sp, #72]
  408098:	strb	wzr, [x0, #196]
  40809c:	ldr	x0, [sp, #72]
  4080a0:	adrp	x1, 407000 <ferror@plt+0x3770>
  4080a4:	add	x1, x1, #0x2b0
  4080a8:	str	x1, [x0]
  4080ac:	ldr	x0, [sp, #72]
  4080b0:	add	x1, sp, #0x50
  4080b4:	str	x1, [x0, #8]
  4080b8:	ldr	x0, [sp, #56]
  4080bc:	str	x0, [sp, #232]
  4080c0:	b	408384 <ferror@plt+0x4af4>
  4080c4:	ldr	w0, [sp, #228]
  4080c8:	str	w0, [sp, #132]
  4080cc:	str	wzr, [sp, #228]
  4080d0:	str	xzr, [sp, #88]
  4080d4:	ldr	x0, [sp, #72]
  4080d8:	str	wzr, [x0, #168]
  4080dc:	ldr	x0, [sp, #72]
  4080e0:	str	wzr, [x0, #172]
  4080e4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4080e8:	add	x0, x0, #0x408
  4080ec:	ldr	w0, [x0]
  4080f0:	cmp	w0, #0x0
  4080f4:	b.eq	408100 <ferror@plt+0x4870>  // b.none
  4080f8:	mov	w1, #0x40000000            	// #1073741824
  4080fc:	b	408104 <ferror@plt+0x4874>
  408100:	mov	w1, #0x0                   	// #0
  408104:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  408108:	add	x0, x0, #0x414
  40810c:	ldr	w0, [x0]
  408110:	cmp	w0, #0x0
  408114:	b.eq	408120 <ferror@plt+0x4890>  // b.none
  408118:	mov	w0, #0x10000000            	// #268435456
  40811c:	b	408124 <ferror@plt+0x4894>
  408120:	mov	w0, #0x0                   	// #0
  408124:	orr	w0, w1, w0
  408128:	mov	w1, w0
  40812c:	ldr	x0, [sp, #72]
  408130:	str	x1, [x0, #88]
  408134:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  408138:	add	x0, x0, #0x498
  40813c:	ldr	x0, [x0]
  408140:	cmp	x0, #0x0
  408144:	b.eq	40815c <ferror@plt+0x48cc>  // b.none
  408148:	ldr	x0, [sp, #72]
  40814c:	ldr	x0, [x0, #88]
  408150:	orr	x1, x0, #0x20000000
  408154:	ldr	x0, [sp, #72]
  408158:	str	x1, [x0, #88]
  40815c:	ldr	x0, [sp, #72]
  408160:	ldr	w0, [x0, #192]
  408164:	cmp	w0, #0x0
  408168:	b.eq	40821c <ferror@plt+0x498c>  // b.none
  40816c:	ldr	x0, [sp, #160]
  408170:	ldr	x0, [x0]
  408174:	bl	403a9c <ferror@plt+0x20c>
  408178:	and	w0, w0, #0x2
  40817c:	cmp	w0, #0x0
  408180:	b.ne	40821c <ferror@plt+0x498c>  // b.any
  408184:	ldr	x0, [sp, #160]
  408188:	ldr	x0, [x0]
  40818c:	bl	403a9c <ferror@plt+0x20c>
  408190:	and	w0, w0, #0x40
  408194:	cmp	w0, #0x0
  408198:	b.ne	40821c <ferror@plt+0x498c>  // b.any
  40819c:	ldr	x0, [sp, #32]
  4081a0:	ldr	x0, [x0]
  4081a4:	ldr	x1, [sp, #24]
  4081a8:	cmp	x1, x0
  4081ac:	b.ls	40821c <ferror@plt+0x498c>  // b.plast
  4081b0:	ldr	x0, [sp, #32]
  4081b4:	ldr	x0, [x0]
  4081b8:	ldr	x0, [x0]
  4081bc:	ldr	x1, [x0, #8]
  4081c0:	ldr	x2, [sp, #40]
  4081c4:	ldr	x0, [sp, #232]
  4081c8:	add	x0, x2, x0
  4081cc:	sub	x0, x1, x0
  4081d0:	str	x0, [sp, #120]
  4081d4:	ldr	x0, [sp, #120]
  4081d8:	cmp	x0, #0x0
  4081dc:	b.eq	408208 <ferror@plt+0x4978>  // b.none
  4081e0:	ldr	x0, [sp, #120]
  4081e4:	cmp	x0, #0x0
  4081e8:	b.le	40821c <ferror@plt+0x498c>
  4081ec:	ldr	w1, [sp, #132]
  4081f0:	ldr	w0, [sp, #172]
  4081f4:	udiv	w0, w1, w0
  4081f8:	mov	w0, w0
  4081fc:	ldr	x1, [sp, #120]
  408200:	cmp	x1, x0
  408204:	b.ge	40821c <ferror@plt+0x498c>  // b.tcont
  408208:	ldr	x0, [sp, #72]
  40820c:	ldr	x0, [x0, #88]
  408210:	orr	x1, x0, #0x80000000
  408214:	ldr	x0, [sp, #72]
  408218:	str	x1, [x0, #88]
  40821c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  408220:	add	x0, x0, #0x408
  408224:	ldr	w0, [x0]
  408228:	cmp	w0, #0x0
  40822c:	b.ne	408260 <ferror@plt+0x49d0>  // b.any
  408230:	ldr	x0, [sp, #152]
  408234:	ldr	w1, [x0, #32]
  408238:	mov	w0, #0x110                 	// #272
  40823c:	and	w0, w1, w0
  408240:	cmp	w0, #0x110
  408244:	b.ne	408260 <ferror@plt+0x49d0>  // b.any
  408248:	ldr	x0, [sp, #152]
  40824c:	ldr	x1, [x0, #40]
  408250:	ldr	x0, [sp, #48]
  408254:	add	x1, x1, x0
  408258:	ldr	x0, [sp, #72]
  40825c:	str	x1, [x0, #232]
  408260:	ldr	x0, [sp, #72]
  408264:	ldr	x1, [sp, #48]
  408268:	str	x1, [x0, #240]
  40826c:	ldr	x0, [sp, #72]
  408270:	strb	wzr, [x0, #196]
  408274:	ldr	x0, [sp, #152]
  408278:	ldr	x1, [x0, #40]
  40827c:	ldr	x0, [sp, #232]
  408280:	add	x0, x1, x0
  408284:	ldr	x2, [sp, #64]
  408288:	ldr	x1, [sp, #72]
  40828c:	blr	x2
  408290:	str	w0, [sp, #228]
  408294:	ldr	x0, [sp, #72]
  408298:	ldrb	w0, [x0, #196]
  40829c:	cmp	w0, #0x0
  4082a0:	b.eq	408360 <ferror@plt+0x4ad0>  // b.none
  4082a4:	ldr	x0, [sp, #72]
  4082a8:	ldr	w0, [x0, #200]
  4082ac:	cmp	w0, #0x2
  4082b0:	b.eq	4082e4 <ferror@plt+0x4a54>  // b.none
  4082b4:	ldr	x0, [sp, #72]
  4082b8:	ldr	w0, [x0, #200]
  4082bc:	cmp	w0, #0x3
  4082c0:	b.eq	4082e4 <ferror@plt+0x4a54>  // b.none
  4082c4:	ldr	x0, [sp, #72]
  4082c8:	ldr	w0, [x0, #200]
  4082cc:	cmp	w0, #0x4
  4082d0:	b.eq	4082e4 <ferror@plt+0x4a54>  // b.none
  4082d4:	ldr	x0, [sp, #72]
  4082d8:	ldr	w0, [x0, #200]
  4082dc:	cmp	w0, #0x5
  4082e0:	b.ne	408360 <ferror@plt+0x4ad0>  // b.any
  4082e4:	ldr	x0, [sp, #72]
  4082e8:	ldr	x1, [x0, #208]
  4082ec:	ldr	x0, [sp, #152]
  4082f0:	ldr	x2, [x0, #40]
  4082f4:	ldr	x0, [sp, #56]
  4082f8:	add	x0, x2, x0
  4082fc:	cmp	x1, x0
  408300:	b.cc	408360 <ferror@plt+0x4ad0>  // b.lo, b.ul, b.last
  408304:	ldr	x0, [sp, #72]
  408308:	ldr	x1, [x0, #208]
  40830c:	ldr	x0, [sp, #152]
  408310:	ldr	x2, [x0, #40]
  408314:	ldr	x0, [sp, #48]
  408318:	add	x0, x2, x0
  40831c:	cmp	x1, x0
  408320:	b.cs	408360 <ferror@plt+0x4ad0>  // b.hs, b.nlast
  408324:	ldr	x0, [sp, #152]
  408328:	ldr	x1, [x0, #40]
  40832c:	ldr	x0, [sp, #232]
  408330:	add	x3, x1, x0
  408334:	ldr	x0, [sp, #72]
  408338:	ldr	x0, [x0, #208]
  40833c:	mov	w2, #0xffffffff            	// #-1
  408340:	mov	x1, x0
  408344:	mov	x0, x3
  408348:	bl	407404 <ferror@plt+0x3b74>
  40834c:	str	x0, [sp, #112]
  408350:	add	x0, sp, #0x68
  408354:	mov	x1, x0
  408358:	ldr	x0, [sp, #112]
  40835c:	bl	4077d4 <ferror@plt+0x3f44>
  408360:	ldr	x0, [sp, #72]
  408364:	str	xzr, [x0, #232]
  408368:	ldr	w1, [sp, #228]
  40836c:	ldr	w0, [sp, #172]
  408370:	udiv	w0, w1, w0
  408374:	mov	w0, w0
  408378:	ldr	x1, [sp, #232]
  40837c:	add	x0, x1, x0
  408380:	str	x0, [sp, #232]
  408384:	ldr	x1, [sp, #232]
  408388:	ldr	x0, [sp, #48]
  40838c:	cmp	x1, x0
  408390:	b.cc	4080c4 <ferror@plt+0x4834>  // b.lo, b.ul, b.last
  408394:	ldr	x0, [sp, #72]
  408398:	adrp	x1, 403000 <exit@plt>
  40839c:	add	x1, x1, #0x870
  4083a0:	str	x1, [x0]
  4083a4:	adrp	x0, 480000 <_sch_istable+0x1478>
  4083a8:	add	x0, x0, #0xf20
  4083ac:	ldr	x1, [x0]
  4083b0:	ldr	x0, [sp, #72]
  4083b4:	str	x1, [x0, #8]
  4083b8:	ldr	x0, [sp, #80]
  4083bc:	bl	403510 <free@plt>
  4083c0:	add	x0, sp, #0x68
  4083c4:	bl	4078d0 <ferror@plt+0x4040>
  4083c8:	add	x0, sp, #0x68
  4083cc:	bl	407a58 <ferror@plt+0x41c8>
  4083d0:	ldr	x0, [sp, #104]
  4083d4:	str	x0, [sp, #216]
  4083d8:	mov	w0, #0xffffffff            	// #-1
  4083dc:	str	w0, [sp, #212]
  4083e0:	b	4084f8 <ferror@plt+0x4c68>
  4083e4:	ldr	x0, [sp, #216]
  4083e8:	str	x0, [sp, #144]
  4083ec:	ldr	w0, [sp, #212]
  4083f0:	add	w0, w0, #0x1
  4083f4:	str	w0, [sp, #212]
  4083f8:	ldr	x0, [sp, #144]
  4083fc:	ldr	w1, [sp, #212]
  408400:	str	w1, [x0, #48]
  408404:	ldr	x0, [sp, #216]
  408408:	ldr	x0, [x0]
  40840c:	str	x0, [sp, #200]
  408410:	ldr	x0, [sp, #200]
  408414:	str	x0, [sp, #192]
  408418:	b	4084e4 <ferror@plt+0x4c54>
  40841c:	mov	w0, #0x1                   	// #1
  408420:	str	w0, [sp, #188]
  408424:	ldr	x0, [sp, #144]
  408428:	str	x0, [sp, #176]
  40842c:	b	408458 <ferror@plt+0x4bc8>
  408430:	ldr	x1, [sp, #192]
  408434:	ldr	x0, [sp, #176]
  408438:	bl	40786c <ferror@plt+0x3fdc>
  40843c:	cmp	w0, #0x0
  408440:	b.eq	40844c <ferror@plt+0x4bbc>  // b.none
  408444:	str	wzr, [sp, #188]
  408448:	b	408468 <ferror@plt+0x4bd8>
  40844c:	ldr	x0, [sp, #176]
  408450:	ldr	x0, [x0]
  408454:	str	x0, [sp, #176]
  408458:	ldr	x1, [sp, #176]
  40845c:	ldr	x0, [sp, #200]
  408460:	cmp	x1, x0
  408464:	b.ne	408430 <ferror@plt+0x4ba0>  // b.any
  408468:	ldr	w0, [sp, #188]
  40846c:	cmp	w0, #0x0
  408470:	b.eq	4084d8 <ferror@plt+0x4c48>  // b.none
  408474:	ldr	x1, [sp, #192]
  408478:	ldr	x0, [sp, #200]
  40847c:	cmp	x1, x0
  408480:	b.eq	4084b8 <ferror@plt+0x4c28>  // b.none
  408484:	ldr	x0, [sp, #192]
  408488:	ldr	x0, [x0, #8]
  40848c:	str	x0, [sp, #136]
  408490:	add	x0, sp, #0x68
  408494:	mov	x2, x0
  408498:	ldr	x1, [sp, #200]
  40849c:	ldr	x0, [sp, #192]
  4084a0:	bl	407830 <ferror@plt+0x3fa0>
  4084a4:	ldr	x0, [sp, #192]
  4084a8:	str	x0, [sp, #216]
  4084ac:	ldr	x0, [sp, #136]
  4084b0:	str	x0, [sp, #192]
  4084b4:	b	4084cc <ferror@plt+0x4c3c>
  4084b8:	ldr	x0, [sp, #200]
  4084bc:	str	x0, [sp, #216]
  4084c0:	ldr	x0, [sp, #200]
  4084c4:	ldr	x0, [x0]
  4084c8:	str	x0, [sp, #200]
  4084cc:	ldr	x0, [sp, #216]
  4084d0:	ldr	w1, [sp, #212]
  4084d4:	str	w1, [x0, #48]
  4084d8:	ldr	x0, [sp, #192]
  4084dc:	ldr	x0, [x0]
  4084e0:	str	x0, [sp, #192]
  4084e4:	ldr	x0, [sp, #192]
  4084e8:	cmp	x0, #0x0
  4084ec:	b.ne	40841c <ferror@plt+0x4b8c>  // b.any
  4084f0:	ldr	x0, [sp, #200]
  4084f4:	str	x0, [sp, #216]
  4084f8:	ldr	x0, [sp, #216]
  4084fc:	cmp	x0, #0x0
  408500:	b.ne	4083e4 <ferror@plt+0x4b54>  // b.any
  408504:	ldr	x0, [sp, #104]
  408508:	ldp	x29, x30, [sp], #240
  40850c:	ret
  408510:	sub	sp, sp, #0xc0
  408514:	str	x0, [sp, #8]
  408518:	str	x1, [sp]
  40851c:	str	x2, [sp, #144]
  408520:	str	x3, [sp, #152]
  408524:	str	x4, [sp, #160]
  408528:	str	x5, [sp, #168]
  40852c:	str	x6, [sp, #176]
  408530:	str	x7, [sp, #184]
  408534:	str	q0, [sp, #16]
  408538:	str	q1, [sp, #32]
  40853c:	str	q2, [sp, #48]
  408540:	str	q3, [sp, #64]
  408544:	str	q4, [sp, #80]
  408548:	str	q5, [sp, #96]
  40854c:	str	q6, [sp, #112]
  408550:	str	q7, [sp, #128]
  408554:	mov	w0, #0x1                   	// #1
  408558:	add	sp, sp, #0xc0
  40855c:	ret
  408560:	stp	x29, x30, [sp, #-448]!
  408564:	mov	x29, sp
  408568:	str	x0, [sp, #72]
  40856c:	str	x1, [sp, #64]
  408570:	str	w2, [sp, #60]
  408574:	str	x3, [sp, #48]
  408578:	str	x4, [sp, #40]
  40857c:	str	x5, [sp, #32]
  408580:	str	x6, [sp, #24]
  408584:	str	x7, [sp, #16]
  408588:	ldr	x0, [sp, #72]
  40858c:	ldr	w0, [x0, #180]
  408590:	str	w0, [sp, #268]
  408594:	ldr	x0, [sp, #72]
  408598:	ldr	w0, [x0, #184]
  40859c:	str	w0, [sp, #264]
  4085a0:	ldr	x0, [sp, #72]
  4085a4:	ldr	w0, [x0, #188]
  4085a8:	str	w0, [sp, #260]
  4085ac:	ldr	w0, [sp, #268]
  4085b0:	str	w0, [sp, #428]
  4085b4:	ldr	x0, [sp, #72]
  4085b8:	ldr	x0, [x0, #16]
  4085bc:	str	x0, [sp, #248]
  4085c0:	ldr	x0, [sp, #72]
  4085c4:	ldr	x0, [x0, #48]
  4085c8:	str	x0, [sp, #240]
  4085cc:	mov	x0, #0x78                  	// #120
  4085d0:	str	x0, [sp, #184]
  4085d4:	ldr	x0, [sp, #184]
  4085d8:	bl	403290 <xmalloc@plt>
  4085dc:	str	x0, [sp, #168]
  4085e0:	str	xzr, [sp, #176]
  4085e4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4085e8:	add	x0, x0, #0x418
  4085ec:	ldr	w0, [x0]
  4085f0:	cmp	w0, #0x0
  4085f4:	b.eq	40860c <ferror@plt+0x4d7c>  // b.none
  4085f8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4085fc:	add	x0, x0, #0x418
  408600:	ldr	w0, [x0]
  408604:	str	w0, [sp, #444]
  408608:	b	40862c <ferror@plt+0x4d9c>
  40860c:	ldr	w0, [sp, #60]
  408610:	cmp	w0, #0x0
  408614:	b.eq	408624 <ferror@plt+0x4d94>  // b.none
  408618:	mov	w0, #0x4                   	// #4
  40861c:	str	w0, [sp, #444]
  408620:	b	40862c <ferror@plt+0x4d9c>
  408624:	mov	w0, #0x10                  	// #16
  408628:	str	w0, [sp, #444]
  40862c:	str	wzr, [sp, #440]
  408630:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  408634:	add	x0, x0, #0x3d0
  408638:	ldr	w0, [x0]
  40863c:	cmp	w0, #0x0
  408640:	b.ne	4086e4 <ferror@plt+0x4e54>  // b.any
  408644:	ldr	x0, [sp, #248]
  408648:	ldr	x3, [x0]
  40864c:	ldr	x0, [sp, #240]
  408650:	ldr	x1, [x0, #40]
  408654:	ldr	x0, [sp, #240]
  408658:	ldr	x2, [x0, #56]
  40865c:	ldr	w0, [sp, #268]
  408660:	udiv	x0, x2, x0
  408664:	add	x1, x1, x0
  408668:	add	x0, sp, #0x88
  40866c:	mov	x2, x1
  408670:	mov	x1, x0
  408674:	mov	x0, x3
  408678:	bl	403690 <bfd_sprintf_vma@plt>
  40867c:	b	40868c <ferror@plt+0x4dfc>
  408680:	ldr	w0, [sp, #440]
  408684:	add	w0, w0, #0x1
  408688:	str	w0, [sp, #440]
  40868c:	ldrsw	x0, [sp, #440]
  408690:	add	x1, sp, #0x88
  408694:	ldrb	w0, [x1, x0]
  408698:	cmp	w0, #0x30
  40869c:	b.eq	408680 <ferror@plt+0x4df0>  // b.none
  4086a0:	ldrsw	x0, [sp, #440]
  4086a4:	add	x1, sp, #0x88
  4086a8:	ldrb	w0, [x1, x0]
  4086ac:	cmp	w0, #0x0
  4086b0:	b.ne	4086c8 <ferror@plt+0x4e38>  // b.any
  4086b4:	ldr	x0, [sp, #240]
  4086b8:	ldr	x0, [x0, #40]
  4086bc:	cmp	x0, #0x0
  4086c0:	b.eq	4086c8 <ferror@plt+0x4e38>  // b.none
  4086c4:	str	wzr, [sp, #440]
  4086c8:	ldr	w0, [sp, #440]
  4086cc:	cmp	w0, #0x0
  4086d0:	b.eq	4086e4 <ferror@plt+0x4e54>  // b.none
  4086d4:	ldr	w0, [sp, #440]
  4086d8:	sub	w0, w0, #0x1
  4086dc:	and	w0, w0, #0xfffffffc
  4086e0:	str	w0, [sp, #440]
  4086e4:	ldr	x0, [sp, #72]
  4086e8:	strb	wzr, [x0, #196]
  4086ec:	str	xzr, [sp, #416]
  4086f0:	str	xzr, [sp, #408]
  4086f4:	mov	w0, #0xffffffff            	// #-1
  4086f8:	str	w0, [sp, #404]
  4086fc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  408700:	add	x0, x0, #0x508
  408704:	ldr	x0, [x0]
  408708:	cmp	x0, #0x0
  40870c:	b.eq	4087bc <ferror@plt+0x4f2c>  // b.none
  408710:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  408714:	add	x0, x0, #0x508
  408718:	ldr	x0, [x0]
  40871c:	str	x0, [sp, #392]
  408720:	b	408750 <ferror@plt+0x4ec0>
  408724:	ldr	x0, [sp, #392]
  408728:	ldr	w0, [x0, #48]
  40872c:	ldr	w1, [sp, #404]
  408730:	cmp	w1, w0
  408734:	b.ge	408744 <ferror@plt+0x4eb4>  // b.tcont
  408738:	ldr	x0, [sp, #392]
  40873c:	ldr	w0, [x0, #48]
  408740:	str	w0, [sp, #404]
  408744:	ldr	x0, [sp, #392]
  408748:	ldr	x0, [x0]
  40874c:	str	x0, [sp, #392]
  408750:	ldr	x0, [sp, #392]
  408754:	cmp	x0, #0x0
  408758:	b.ne	408724 <ferror@plt+0x4e94>  // b.any
  40875c:	ldr	w0, [sp, #404]
  408760:	add	w1, w0, #0x1
  408764:	mov	w0, w1
  408768:	lsl	w0, w0, #1
  40876c:	add	w0, w0, w1
  408770:	add	w0, w0, #0x1
  408774:	sxtw	x0, w0
  408778:	str	x0, [sp, #232]
  40877c:	ldr	x0, [sp, #232]
  408780:	bl	403290 <xmalloc@plt>
  408784:	str	x0, [sp, #408]
  408788:	ldr	x0, [sp, #232]
  40878c:	sub	x0, x0, #0x1
  408790:	ldr	x1, [sp, #408]
  408794:	add	x0, x1, x0
  408798:	strb	wzr, [x0]
  40879c:	ldr	x0, [sp, #232]
  4087a0:	bl	403290 <xmalloc@plt>
  4087a4:	str	x0, [sp, #416]
  4087a8:	ldr	x0, [sp, #232]
  4087ac:	sub	x0, x0, #0x1
  4087b0:	ldr	x1, [sp, #416]
  4087b4:	add	x0, x1, x0
  4087b8:	strb	wzr, [x0]
  4087bc:	ldr	x0, [sp, #40]
  4087c0:	str	x0, [sp, #432]
  4087c4:	b	409928 <ferror@plt+0x6098>
  4087c8:	str	wzr, [sp, #380]
  4087cc:	str	wzr, [sp, #428]
  4087d0:	ldr	x0, [sp, #248]
  4087d4:	str	xzr, [x0, #40]
  4087d8:	ldr	w0, [sp, #268]
  4087dc:	ldr	x1, [sp, #432]
  4087e0:	mul	x0, x1, x0
  4087e4:	str	x0, [sp, #384]
  4087e8:	b	408810 <ferror@plt+0x4f80>
  4087ec:	ldr	x1, [sp, #48]
  4087f0:	ldr	x0, [sp, #384]
  4087f4:	add	x0, x1, x0
  4087f8:	ldrb	w0, [x0]
  4087fc:	cmp	w0, #0x0
  408800:	b.ne	40882c <ferror@plt+0x4f9c>  // b.any
  408804:	ldr	x0, [sp, #384]
  408808:	add	x0, x0, #0x1
  40880c:	str	x0, [sp, #384]
  408810:	ldr	w1, [sp, #268]
  408814:	ldr	x0, [sp, #32]
  408818:	mul	x0, x1, x0
  40881c:	ldr	x1, [sp, #384]
  408820:	cmp	x1, x0
  408824:	b.cc	4087ec <ferror@plt+0x4f5c>  // b.lo, b.ul, b.last
  408828:	b	408830 <ferror@plt+0x4fa0>
  40882c:	nop
  408830:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  408834:	add	x0, x0, #0x40c
  408838:	ldr	w0, [x0]
  40883c:	cmp	w0, #0x0
  408840:	b.ne	4089b4 <ferror@plt+0x5124>  // b.any
  408844:	ldr	x0, [sp, #72]
  408848:	ldrb	w0, [x0, #196]
  40884c:	cmp	w0, #0x0
  408850:	b.eq	408864 <ferror@plt+0x4fd4>  // b.none
  408854:	ldr	x0, [sp, #72]
  408858:	ldrb	w0, [x0, #197]
  40885c:	cmp	w0, #0x0
  408860:	b.ne	4089b4 <ferror@plt+0x5124>  // b.any
  408864:	ldr	w1, [sp, #268]
  408868:	ldr	x0, [sp, #432]
  40886c:	mul	x0, x1, x0
  408870:	ldr	x1, [sp, #384]
  408874:	sub	x1, x1, x0
  408878:	ldr	w0, [sp, #264]
  40887c:	cmp	x1, x0
  408880:	b.cs	4088bc <ferror@plt+0x502c>  // b.hs, b.nlast
  408884:	ldr	w1, [sp, #268]
  408888:	ldr	x0, [sp, #32]
  40888c:	mul	x0, x1, x0
  408890:	ldr	x1, [sp, #384]
  408894:	cmp	x1, x0
  408898:	b.ne	4089b4 <ferror@plt+0x5124>  // b.any
  40889c:	ldr	w1, [sp, #268]
  4088a0:	ldr	x0, [sp, #432]
  4088a4:	mul	x0, x1, x0
  4088a8:	ldr	x1, [sp, #384]
  4088ac:	sub	x1, x1, x0
  4088b0:	ldr	w0, [sp, #260]
  4088b4:	cmp	x1, x0
  4088b8:	b.cs	4089b4 <ferror@plt+0x5124>  // b.hs, b.nlast
  4088bc:	ldr	w1, [sp, #268]
  4088c0:	ldr	x0, [sp, #32]
  4088c4:	mul	x0, x1, x0
  4088c8:	ldr	x1, [sp, #384]
  4088cc:	cmp	x1, x0
  4088d0:	b.eq	408900 <ferror@plt+0x5070>  // b.none
  4088d4:	ldr	w1, [sp, #268]
  4088d8:	ldr	x0, [sp, #432]
  4088dc:	mul	x1, x1, x0
  4088e0:	ldr	w2, [sp, #268]
  4088e4:	ldr	x0, [sp, #432]
  4088e8:	mul	x0, x2, x0
  4088ec:	ldr	x2, [sp, #384]
  4088f0:	sub	x0, x2, x0
  4088f4:	and	x0, x0, #0xfffffffffffffffc
  4088f8:	add	x0, x1, x0
  4088fc:	str	x0, [sp, #384]
  408900:	ldr	x0, [sp, #384]
  408904:	mov	w1, w0
  408908:	ldr	x0, [sp, #432]
  40890c:	mov	w2, w0
  408910:	ldr	w0, [sp, #268]
  408914:	mul	w0, w2, w0
  408918:	sub	w0, w1, w0
  40891c:	str	w0, [sp, #428]
  408920:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  408924:	add	x0, x0, #0x43c
  408928:	ldr	w0, [x0]
  40892c:	cmp	w0, #0x0
  408930:	b.eq	4089a4 <ferror@plt+0x5114>  // b.none
  408934:	ldr	w1, [sp, #428]
  408938:	ldr	w0, [sp, #268]
  40893c:	udiv	w0, w1, w0
  408940:	mov	w1, w0
  408944:	ldr	x0, [sp, #432]
  408948:	add	x0, x1, x0
  40894c:	ldr	x1, [sp, #32]
  408950:	cmp	x1, x0
  408954:	b.ls	4089a4 <ferror@plt+0x5114>  // b.plast
  408958:	ldr	w1, [sp, #428]
  40895c:	ldr	w0, [sp, #268]
  408960:	udiv	w3, w1, w0
  408964:	ldr	x0, [sp, #240]
  408968:	ldr	x0, [x0, #144]
  40896c:	mov	x2, x0
  408970:	ldr	w1, [sp, #428]
  408974:	ldr	w0, [sp, #268]
  408978:	udiv	w0, w1, w0
  40897c:	mov	w1, w0
  408980:	ldr	x0, [sp, #432]
  408984:	add	x0, x1, x0
  408988:	add	x0, x2, x0
  40898c:	mov	x2, x0
  408990:	mov	w1, w3
  408994:	adrp	x0, 454000 <warn@@Base+0x6330>
  408998:	add	x0, x0, #0xfc0
  40899c:	bl	403780 <printf@plt>
  4089a0:	b	409640 <ferror@plt+0x5db0>
  4089a4:	adrp	x0, 455000 <warn@@Base+0x7330>
  4089a8:	add	x0, x0, #0x0
  4089ac:	bl	403450 <puts@plt>
  4089b0:	b	409640 <ferror@plt+0x5db0>
  4089b4:	str	wzr, [sp, #376]
  4089b8:	str	wzr, [sp, #372]
  4089bc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4089c0:	add	x0, x0, #0x3d4
  4089c4:	ldr	w0, [x0]
  4089c8:	cmp	w0, #0x0
  4089cc:	b.ne	4089e4 <ferror@plt+0x5154>  // b.any
  4089d0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4089d4:	add	x0, x0, #0x3d8
  4089d8:	ldr	w0, [x0]
  4089dc:	cmp	w0, #0x0
  4089e0:	b.eq	4089f8 <ferror@plt+0x5168>  // b.none
  4089e4:	ldr	x0, [sp, #248]
  4089e8:	ldr	x0, [x0]
  4089ec:	ldr	x2, [sp, #432]
  4089f0:	ldr	x1, [sp, #240]
  4089f4:	bl	406bdc <ferror@plt+0x334c>
  4089f8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4089fc:	add	x0, x0, #0x3d0
  408a00:	ldr	w0, [x0]
  408a04:	cmp	w0, #0x0
  408a08:	b.ne	408abc <ferror@plt+0x522c>  // b.any
  408a0c:	ldr	x0, [sp, #248]
  408a10:	ldr	x3, [x0]
  408a14:	ldr	x0, [sp, #240]
  408a18:	ldr	x1, [x0, #40]
  408a1c:	ldr	x0, [sp, #432]
  408a20:	add	x1, x1, x0
  408a24:	add	x0, sp, #0x50
  408a28:	mov	x2, x1
  408a2c:	mov	x1, x0
  408a30:	mov	x0, x3
  408a34:	bl	403690 <bfd_sprintf_vma@plt>
  408a38:	ldrsw	x0, [sp, #440]
  408a3c:	add	x1, sp, #0x50
  408a40:	add	x0, x1, x0
  408a44:	str	x0, [sp, #360]
  408a48:	b	408a64 <ferror@plt+0x51d4>
  408a4c:	ldr	x0, [sp, #360]
  408a50:	mov	w1, #0x20                  	// #32
  408a54:	strb	w1, [x0]
  408a58:	ldr	x0, [sp, #360]
  408a5c:	add	x0, x0, #0x1
  408a60:	str	x0, [sp, #360]
  408a64:	ldr	x0, [sp, #360]
  408a68:	ldrb	w0, [x0]
  408a6c:	cmp	w0, #0x30
  408a70:	b.eq	408a4c <ferror@plt+0x51bc>  // b.none
  408a74:	ldr	x0, [sp, #360]
  408a78:	ldrb	w0, [x0]
  408a7c:	cmp	w0, #0x0
  408a80:	b.ne	408a9c <ferror@plt+0x520c>  // b.any
  408a84:	ldr	x0, [sp, #360]
  408a88:	sub	x0, x0, #0x1
  408a8c:	str	x0, [sp, #360]
  408a90:	ldr	x0, [sp, #360]
  408a94:	mov	w1, #0x30                  	// #48
  408a98:	strb	w1, [x0]
  408a9c:	ldrsw	x0, [sp, #440]
  408aa0:	add	x1, sp, #0x50
  408aa4:	add	x0, x1, x0
  408aa8:	mov	x1, x0
  408aac:	adrp	x0, 455000 <warn@@Base+0x7330>
  408ab0:	add	x0, x0, #0x8
  408ab4:	bl	403780 <printf@plt>
  408ab8:	b	408af0 <ferror@plt+0x5260>
  408abc:	ldr	x0, [sp, #248]
  408ac0:	mov	w1, #0x1                   	// #1
  408ac4:	str	w1, [x0, #8]
  408ac8:	ldr	x0, [sp, #240]
  408acc:	ldr	x1, [x0, #40]
  408ad0:	ldr	x0, [sp, #432]
  408ad4:	add	x0, x1, x0
  408ad8:	ldr	x1, [sp, #72]
  408adc:	bl	406498 <ferror@plt+0x2c08>
  408ae0:	ldr	x0, [sp, #248]
  408ae4:	str	wzr, [x0, #8]
  408ae8:	mov	w0, #0x20                  	// #32
  408aec:	bl	4037e0 <putchar@plt>
  408af0:	ldr	x0, [sp, #408]
  408af4:	cmp	x0, #0x0
  408af8:	b.eq	408c94 <ferror@plt+0x5404>  // b.none
  408afc:	ldr	x0, [sp, #240]
  408b00:	ldr	x1, [x0, #40]
  408b04:	ldr	x0, [sp, #432]
  408b08:	add	x0, x1, x0
  408b0c:	ldr	x3, [sp, #416]
  408b10:	ldr	x2, [sp, #408]
  408b14:	ldr	w1, [sp, #404]
  408b18:	bl	407b5c <ferror@plt+0x42cc>
  408b1c:	ldr	x0, [sp, #408]
  408b20:	bl	402fd0 <strlen@plt>
  408b24:	str	x0, [sp, #224]
  408b28:	strb	wzr, [sp, #359]
  408b2c:	str	xzr, [sp, #344]
  408b30:	b	408c84 <ferror@plt+0x53f4>
  408b34:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  408b38:	add	x0, x0, #0x474
  408b3c:	ldr	w0, [x0]
  408b40:	cmp	w0, #0x0
  408b44:	b.eq	408c4c <ferror@plt+0x53bc>  // b.none
  408b48:	ldr	x1, [sp, #344]
  408b4c:	ldr	x0, [sp, #224]
  408b50:	cmp	x1, x0
  408b54:	b.cs	408b6c <ferror@plt+0x52dc>  // b.hs, b.nlast
  408b58:	ldr	x1, [sp, #416]
  408b5c:	ldr	x0, [sp, #344]
  408b60:	add	x0, x1, x0
  408b64:	ldrb	w0, [x0]
  408b68:	b	408b70 <ferror@plt+0x52e0>
  408b6c:	mov	w0, #0x0                   	// #0
  408b70:	strb	w0, [sp, #223]
  408b74:	ldrb	w1, [sp, #223]
  408b78:	ldrb	w0, [sp, #359]
  408b7c:	cmp	w1, w0
  408b80:	b.eq	408c4c <ferror@plt+0x53bc>  // b.none
  408b84:	ldrb	w0, [sp, #223]
  408b88:	cmp	w0, #0x0
  408b8c:	b.eq	408c38 <ferror@plt+0x53a8>  // b.none
  408b90:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  408b94:	add	x0, x0, #0x478
  408b98:	ldr	w0, [x0]
  408b9c:	cmp	w0, #0x0
  408ba0:	b.eq	408be8 <ferror@plt+0x5358>  // b.none
  408ba4:	ldrb	w0, [sp, #223]
  408ba8:	lsr	w2, w0, #2
  408bac:	mov	w1, #0x12f7                	// #4855
  408bb0:	movk	w1, #0x4bda, lsl #16
  408bb4:	umull	x1, w2, w1
  408bb8:	lsr	x1, x1, #32
  408bbc:	lsr	w2, w1, #3
  408bc0:	mov	w1, #0x6c                  	// #108
  408bc4:	mul	w1, w2, w1
  408bc8:	sub	w0, w0, w1
  408bcc:	and	w0, w0, #0xff
  408bd0:	add	w0, w0, #0x7c
  408bd4:	mov	w1, w0
  408bd8:	adrp	x0, 455000 <warn@@Base+0x7330>
  408bdc:	add	x0, x0, #0x10
  408be0:	bl	403780 <printf@plt>
  408be4:	b	408c44 <ferror@plt+0x53b4>
  408be8:	ldrb	w1, [sp, #223]
  408bec:	mov	w0, #0x4925                	// #18725
  408bf0:	movk	w0, #0x2492, lsl #16
  408bf4:	umull	x0, w1, w0
  408bf8:	lsr	x0, x0, #32
  408bfc:	sub	w2, w1, w0
  408c00:	lsr	w2, w2, #1
  408c04:	add	w0, w2, w0
  408c08:	lsr	w2, w0, #2
  408c0c:	mov	w0, w2
  408c10:	lsl	w0, w0, #3
  408c14:	sub	w0, w0, w2
  408c18:	sub	w0, w1, w0
  408c1c:	and	w0, w0, #0xff
  408c20:	add	w0, w0, #0x1f
  408c24:	mov	w1, w0
  408c28:	adrp	x0, 455000 <warn@@Base+0x7330>
  408c2c:	add	x0, x0, #0x20
  408c30:	bl	403780 <printf@plt>
  408c34:	b	408c44 <ferror@plt+0x53b4>
  408c38:	adrp	x0, 455000 <warn@@Base+0x7330>
  408c3c:	add	x0, x0, #0x28
  408c40:	bl	403780 <printf@plt>
  408c44:	ldrb	w0, [sp, #223]
  408c48:	strb	w0, [sp, #359]
  408c4c:	ldr	x1, [sp, #344]
  408c50:	ldr	x0, [sp, #224]
  408c54:	cmp	x1, x0
  408c58:	b.cs	408c70 <ferror@plt+0x53e0>  // b.hs, b.nlast
  408c5c:	ldr	x1, [sp, #408]
  408c60:	ldr	x0, [sp, #344]
  408c64:	add	x0, x1, x0
  408c68:	ldrb	w0, [x0]
  408c6c:	b	408c74 <ferror@plt+0x53e4>
  408c70:	mov	w0, #0x20                  	// #32
  408c74:	bl	4037e0 <putchar@plt>
  408c78:	ldr	x0, [sp, #344]
  408c7c:	add	x0, x0, #0x1
  408c80:	str	x0, [sp, #344]
  408c84:	ldr	x1, [sp, #344]
  408c88:	ldr	x0, [sp, #224]
  408c8c:	cmp	x1, x0
  408c90:	b.ls	408b34 <ferror@plt+0x52a4>  // b.plast
  408c94:	ldr	w0, [sp, #60]
  408c98:	cmp	w0, #0x0
  408c9c:	b.eq	408fe8 <ferror@plt+0x5758>  // b.none
  408ca0:	str	xzr, [sp, #176]
  408ca4:	ldr	x0, [sp, #72]
  408ca8:	adrp	x1, 407000 <ferror@plt+0x3770>
  408cac:	add	x1, x1, #0x2b0
  408cb0:	str	x1, [x0]
  408cb4:	ldr	x0, [sp, #72]
  408cb8:	add	x1, sp, #0xa8
  408cbc:	str	x1, [x0, #8]
  408cc0:	ldr	x0, [sp, #72]
  408cc4:	str	wzr, [x0, #168]
  408cc8:	ldr	x0, [sp, #72]
  408ccc:	str	wzr, [x0, #172]
  408cd0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  408cd4:	add	x0, x0, #0x408
  408cd8:	ldr	w0, [x0]
  408cdc:	cmp	w0, #0x0
  408ce0:	b.eq	408cec <ferror@plt+0x545c>  // b.none
  408ce4:	mov	w1, #0x40000000            	// #1073741824
  408ce8:	b	408cf0 <ferror@plt+0x5460>
  408cec:	mov	w1, #0x0                   	// #0
  408cf0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  408cf4:	add	x0, x0, #0x414
  408cf8:	ldr	w0, [x0]
  408cfc:	cmp	w0, #0x0
  408d00:	b.eq	408d0c <ferror@plt+0x547c>  // b.none
  408d04:	mov	w0, #0x10000000            	// #268435456
  408d08:	b	408d10 <ferror@plt+0x5480>
  408d0c:	mov	w0, #0x0                   	// #0
  408d10:	orr	w0, w1, w0
  408d14:	mov	w1, w0
  408d18:	ldr	x0, [sp, #72]
  408d1c:	str	x1, [x0, #88]
  408d20:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  408d24:	add	x0, x0, #0x498
  408d28:	ldr	x0, [x0]
  408d2c:	cmp	x0, #0x0
  408d30:	b.eq	408d48 <ferror@plt+0x54b8>  // b.none
  408d34:	ldr	x0, [sp, #72]
  408d38:	ldr	x0, [x0, #88]
  408d3c:	orr	x1, x0, #0x20000000
  408d40:	ldr	x0, [sp, #72]
  408d44:	str	x1, [x0, #88]
  408d48:	ldr	x0, [sp, #72]
  408d4c:	ldr	w0, [x0, #192]
  408d50:	cmp	w0, #0x0
  408d54:	b.eq	408ec4 <ferror@plt+0x5634>  // b.none
  408d58:	ldr	x0, [sp, #248]
  408d5c:	ldr	x0, [x0]
  408d60:	bl	403a9c <ferror@plt+0x20c>
  408d64:	and	w0, w0, #0x2
  408d68:	cmp	w0, #0x0
  408d6c:	b.ne	408ec4 <ferror@plt+0x5634>  // b.any
  408d70:	ldr	x0, [sp, #248]
  408d74:	ldr	x0, [x0]
  408d78:	bl	403a9c <ferror@plt+0x20c>
  408d7c:	and	w0, w0, #0x40
  408d80:	cmp	w0, #0x0
  408d84:	b.ne	408ec4 <ferror@plt+0x5634>  // b.any
  408d88:	ldr	x0, [sp, #16]
  408d8c:	ldr	x0, [x0]
  408d90:	ldr	x1, [sp, #448]
  408d94:	cmp	x1, x0
  408d98:	b.ls	408ec4 <ferror@plt+0x5634>  // b.plast
  408d9c:	str	wzr, [sp, #340]
  408da0:	ldr	x0, [sp, #248]
  408da4:	ldr	x0, [x0]
  408da8:	ldr	x0, [x0, #192]
  408dac:	ldr	w0, [x0, #80]
  408db0:	str	w0, [sp, #216]
  408db4:	ldr	x0, [sp, #16]
  408db8:	ldr	x0, [x0]
  408dbc:	ldr	x0, [x0]
  408dc0:	ldr	x1, [x0, #8]
  408dc4:	ldr	x0, [sp, #24]
  408dc8:	sub	x1, x1, x0
  408dcc:	ldr	x0, [sp, #432]
  408dd0:	sub	x0, x1, x0
  408dd4:	str	x0, [sp, #208]
  408dd8:	ldr	x0, [sp, #208]
  408ddc:	cmp	x0, #0x0
  408de0:	b.le	408e68 <ferror@plt+0x55d8>
  408de4:	ldr	w0, [sp, #216]
  408de8:	cmp	w0, #0x0
  408dec:	b.lt	408e00 <ferror@plt+0x5570>  // b.tstop
  408df0:	ldrsw	x0, [sp, #216]
  408df4:	ldr	x1, [sp, #208]
  408df8:	cmp	x1, x0
  408dfc:	b.gt	408e68 <ferror@plt+0x55d8>
  408e00:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  408e04:	add	x0, x0, #0x418
  408e08:	ldr	w0, [x0]
  408e0c:	cmp	w0, #0x0
  408e10:	b.eq	408e28 <ferror@plt+0x5598>  // b.none
  408e14:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  408e18:	add	x0, x0, #0x418
  408e1c:	ldr	w0, [x0]
  408e20:	str	w0, [sp, #340]
  408e24:	b	408e68 <ferror@plt+0x55d8>
  408e28:	ldr	x0, [sp, #72]
  408e2c:	adrp	x1, 408000 <ferror@plt+0x4770>
  408e30:	add	x1, x1, #0x510
  408e34:	str	x1, [x0]
  408e38:	ldr	x0, [sp, #240]
  408e3c:	ldr	x1, [x0, #40]
  408e40:	ldr	x0, [sp, #432]
  408e44:	add	x0, x1, x0
  408e48:	ldr	x2, [sp, #64]
  408e4c:	ldr	x1, [sp, #72]
  408e50:	blr	x2
  408e54:	str	w0, [sp, #340]
  408e58:	ldr	x0, [sp, #72]
  408e5c:	adrp	x1, 407000 <ferror@plt+0x3770>
  408e60:	add	x1, x1, #0x2b0
  408e64:	str	x1, [x0]
  408e68:	ldr	x0, [sp, #208]
  408e6c:	cmp	x0, #0x0
  408e70:	b.eq	408e9c <ferror@plt+0x560c>  // b.none
  408e74:	ldr	x0, [sp, #208]
  408e78:	cmp	x0, #0x0
  408e7c:	b.le	408ec4 <ferror@plt+0x5634>
  408e80:	ldr	w0, [sp, #268]
  408e84:	ldr	w1, [sp, #340]
  408e88:	sdiv	w0, w1, w0
  408e8c:	sxtw	x0, w0
  408e90:	ldr	x1, [sp, #208]
  408e94:	cmp	x1, x0
  408e98:	b.ge	408ec4 <ferror@plt+0x5634>  // b.tcont
  408e9c:	ldr	x0, [sp, #72]
  408ea0:	ldr	x0, [x0, #88]
  408ea4:	orr	x1, x0, #0x80000000
  408ea8:	ldr	x0, [sp, #72]
  408eac:	str	x1, [x0, #88]
  408eb0:	ldr	x0, [sp, #16]
  408eb4:	ldr	x0, [x0]
  408eb8:	ldr	x1, [x0]
  408ebc:	ldr	x0, [sp, #248]
  408ec0:	str	x1, [x0, #40]
  408ec4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  408ec8:	add	x0, x0, #0x408
  408ecc:	ldr	w0, [x0]
  408ed0:	cmp	w0, #0x0
  408ed4:	b.ne	408f08 <ferror@plt+0x5678>  // b.any
  408ed8:	ldr	x0, [sp, #240]
  408edc:	ldr	w1, [x0, #32]
  408ee0:	mov	w0, #0x110                 	// #272
  408ee4:	and	w0, w1, w0
  408ee8:	cmp	w0, #0x110
  408eec:	b.ne	408f08 <ferror@plt+0x5678>  // b.any
  408ef0:	ldr	x0, [sp, #240]
  408ef4:	ldr	x1, [x0, #40]
  408ef8:	ldr	x0, [sp, #32]
  408efc:	add	x1, x1, x0
  408f00:	ldr	x0, [sp, #72]
  408f04:	str	x1, [x0, #232]
  408f08:	ldr	x0, [sp, #72]
  408f0c:	ldr	x1, [sp, #32]
  408f10:	str	x1, [x0, #240]
  408f14:	ldr	x0, [sp, #240]
  408f18:	ldr	x1, [x0, #40]
  408f1c:	ldr	x0, [sp, #432]
  408f20:	add	x0, x1, x0
  408f24:	ldr	x2, [sp, #64]
  408f28:	ldr	x1, [sp, #72]
  408f2c:	blr	x2
  408f30:	str	w0, [sp, #428]
  408f34:	ldr	x0, [sp, #72]
  408f38:	str	xzr, [x0, #232]
  408f3c:	ldr	x0, [sp, #72]
  408f40:	adrp	x1, 403000 <exit@plt>
  408f44:	add	x1, x1, #0x870
  408f48:	str	x1, [x0]
  408f4c:	adrp	x0, 480000 <_sch_istable+0x1478>
  408f50:	add	x0, x0, #0xf20
  408f54:	ldr	x1, [x0]
  408f58:	ldr	x0, [sp, #72]
  408f5c:	str	x1, [x0, #8]
  408f60:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  408f64:	add	x0, x0, #0x418
  408f68:	ldr	w0, [x0]
  408f6c:	cmp	w0, #0x0
  408f70:	b.ne	408f90 <ferror@plt+0x5700>  // b.any
  408f74:	ldr	x0, [sp, #72]
  408f78:	ldr	w0, [x0, #168]
  408f7c:	cmp	w0, #0x0
  408f80:	b.eq	408f90 <ferror@plt+0x5700>  // b.none
  408f84:	ldr	x0, [sp, #72]
  408f88:	ldr	w0, [x0, #168]
  408f8c:	str	w0, [sp, #444]
  408f90:	ldr	w0, [sp, #268]
  408f94:	ldr	w1, [sp, #428]
  408f98:	cmp	w1, w0
  408f9c:	b.ge	40910c <ferror@plt+0x587c>  // b.tcont
  408fa0:	ldr	x0, [sp, #176]
  408fa4:	cmp	x0, #0x0
  408fa8:	b.eq	408fb4 <ferror@plt+0x5724>  // b.none
  408fac:	ldr	x0, [sp, #168]
  408fb0:	bl	403450 <puts@plt>
  408fb4:	ldr	w0, [sp, #428]
  408fb8:	cmp	w0, #0x0
  408fbc:	b.lt	40993c <ferror@plt+0x60ac>  // b.tstop
  408fc0:	adrp	x0, 455000 <warn@@Base+0x7330>
  408fc4:	add	x0, x0, #0x30
  408fc8:	bl	403840 <gettext@plt>
  408fcc:	ldr	w1, [sp, #428]
  408fd0:	bl	44c650 <ferror@plt+0x48dc0>
  408fd4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  408fd8:	add	x0, x0, #0x390
  408fdc:	mov	w1, #0x1                   	// #1
  408fe0:	str	w1, [x0]
  408fe4:	b	409940 <ferror@plt+0x60b0>
  408fe8:	ldr	w0, [sp, #444]
  408fec:	str	w0, [sp, #428]
  408ff0:	ldr	w1, [sp, #428]
  408ff4:	ldr	w0, [sp, #268]
  408ff8:	udiv	w0, w1, w0
  408ffc:	mov	w1, w0
  409000:	ldr	x0, [sp, #432]
  409004:	add	x0, x1, x0
  409008:	ldr	x1, [sp, #32]
  40900c:	cmp	x1, x0
  409010:	b.cs	409030 <ferror@plt+0x57a0>  // b.hs, b.nlast
  409014:	ldr	x1, [sp, #32]
  409018:	ldr	x0, [sp, #432]
  40901c:	sub	x0, x1, x0
  409020:	mov	w1, w0
  409024:	ldr	w0, [sp, #268]
  409028:	mul	w0, w1, w0
  40902c:	str	w0, [sp, #428]
  409030:	ldr	w0, [sp, #268]
  409034:	ldr	x1, [sp, #432]
  409038:	mul	x0, x1, x0
  40903c:	str	x0, [sp, #328]
  409040:	b	4090d0 <ferror@plt+0x5840>
  409044:	ldr	x1, [sp, #48]
  409048:	ldr	x0, [sp, #328]
  40904c:	add	x0, x1, x0
  409050:	ldrb	w0, [x0]
  409054:	mov	w1, w0
  409058:	adrp	x0, 47e000 <warn@@Base+0x30330>
  40905c:	add	x0, x0, #0xb88
  409060:	sxtw	x1, w1
  409064:	ldrh	w0, [x0, x1, lsl #1]
  409068:	and	w0, w0, #0x10
  40906c:	cmp	w0, #0x0
  409070:	b.eq	4090a4 <ferror@plt+0x5814>  // b.none
  409074:	ldr	x1, [sp, #48]
  409078:	ldr	x0, [sp, #328]
  40907c:	add	x1, x1, x0
  409080:	ldr	w2, [sp, #268]
  409084:	ldr	x0, [sp, #432]
  409088:	mul	x0, x2, x0
  40908c:	ldr	x2, [sp, #328]
  409090:	sub	x0, x2, x0
  409094:	ldrb	w2, [x1]
  409098:	add	x1, sp, #0x50
  40909c:	strb	w2, [x1, x0]
  4090a0:	b	4090c4 <ferror@plt+0x5834>
  4090a4:	ldr	w1, [sp, #268]
  4090a8:	ldr	x0, [sp, #432]
  4090ac:	mul	x0, x1, x0
  4090b0:	ldr	x1, [sp, #328]
  4090b4:	sub	x0, x1, x0
  4090b8:	add	x1, sp, #0x50
  4090bc:	mov	w2, #0x2e                  	// #46
  4090c0:	strb	w2, [x1, x0]
  4090c4:	ldr	x0, [sp, #328]
  4090c8:	add	x0, x0, #0x1
  4090cc:	str	x0, [sp, #328]
  4090d0:	ldr	w1, [sp, #268]
  4090d4:	ldr	x0, [sp, #432]
  4090d8:	mul	x1, x1, x0
  4090dc:	ldrsw	x0, [sp, #428]
  4090e0:	add	x0, x1, x0
  4090e4:	ldr	x1, [sp, #328]
  4090e8:	cmp	x1, x0
  4090ec:	b.cc	409044 <ferror@plt+0x57b4>  // b.lo, b.ul, b.last
  4090f0:	ldr	w1, [sp, #268]
  4090f4:	ldr	x0, [sp, #432]
  4090f8:	mul	x0, x1, x0
  4090fc:	ldr	x1, [sp, #328]
  409100:	sub	x0, x1, x0
  409104:	add	x1, sp, #0x50
  409108:	strb	wzr, [x1, x0]
  40910c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  409110:	add	x0, x0, #0x3d0
  409114:	ldr	w0, [x0]
  409118:	cmp	w0, #0x0
  40911c:	b.eq	40913c <ferror@plt+0x58ac>  // b.none
  409120:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  409124:	add	x0, x0, #0x3dc
  409128:	ldr	w0, [x0]
  40912c:	cmp	w0, #0x0
  409130:	cset	w0, gt
  409134:	and	w0, w0, #0xff
  409138:	b	409154 <ferror@plt+0x58c4>
  40913c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  409140:	add	x0, x0, #0x3dc
  409144:	ldr	w0, [x0]
  409148:	mvn	w0, w0
  40914c:	lsr	w0, w0, #31
  409150:	and	w0, w0, #0xff
  409154:	cmp	w0, #0x0
  409158:	b.eq	409368 <ferror@plt+0x5ad8>  // b.none
  40915c:	ldr	w0, [sp, #428]
  409160:	str	w0, [sp, #372]
  409164:	ldr	w1, [sp, #372]
  409168:	ldr	w0, [sp, #444]
  40916c:	cmp	w1, w0
  409170:	b.le	4091a4 <ferror@plt+0x5914>
  409174:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  409178:	add	x0, x0, #0x3d0
  40917c:	ldr	w0, [x0]
  409180:	cmp	w0, #0x0
  409184:	b.ne	4091a4 <ferror@plt+0x5914>  // b.any
  409188:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40918c:	add	x0, x0, #0x414
  409190:	ldr	w0, [x0]
  409194:	cmp	w0, #0x0
  409198:	b.ne	4091a4 <ferror@plt+0x5914>  // b.any
  40919c:	ldr	w0, [sp, #444]
  4091a0:	str	w0, [sp, #372]
  4091a4:	ldr	x0, [sp, #72]
  4091a8:	ldr	w0, [x0, #172]
  4091ac:	cmp	w0, #0x0
  4091b0:	b.eq	4091c4 <ferror@plt+0x5934>  // b.none
  4091b4:	ldr	x0, [sp, #72]
  4091b8:	ldr	w0, [x0, #172]
  4091bc:	str	w0, [sp, #376]
  4091c0:	b	4091cc <ferror@plt+0x593c>
  4091c4:	mov	w0, #0x1                   	// #1
  4091c8:	str	w0, [sp, #376]
  4091cc:	ldr	w0, [sp, #268]
  4091d0:	ldr	x1, [sp, #432]
  4091d4:	mul	x0, x1, x0
  4091d8:	str	x0, [sp, #320]
  4091dc:	b	4092c8 <ferror@plt+0x5a38>
  4091e0:	ldrsw	x1, [sp, #376]
  4091e4:	ldr	x0, [sp, #320]
  4091e8:	add	x1, x1, x0
  4091ec:	ldr	w2, [sp, #268]
  4091f0:	ldr	x0, [sp, #32]
  4091f4:	mul	x0, x2, x0
  4091f8:	cmp	x1, x0
  4091fc:	b.hi	4092b0 <ferror@plt+0x5a20>  // b.pmore
  409200:	ldr	x0, [sp, #72]
  409204:	ldr	w0, [x0, #176]
  409208:	cmp	w0, #0x1
  40920c:	b.ne	409264 <ferror@plt+0x59d4>  // b.any
  409210:	ldr	w0, [sp, #376]
  409214:	sub	w0, w0, #0x1
  409218:	str	w0, [sp, #316]
  40921c:	b	409254 <ferror@plt+0x59c4>
  409220:	ldrsw	x1, [sp, #316]
  409224:	ldr	x0, [sp, #320]
  409228:	add	x0, x1, x0
  40922c:	ldr	x1, [sp, #48]
  409230:	add	x0, x1, x0
  409234:	ldrb	w0, [x0]
  409238:	mov	w1, w0
  40923c:	adrp	x0, 455000 <warn@@Base+0x7330>
  409240:	add	x0, x0, #0x58
  409244:	bl	403780 <printf@plt>
  409248:	ldr	w0, [sp, #316]
  40924c:	sub	w0, w0, #0x1
  409250:	str	w0, [sp, #316]
  409254:	ldr	w0, [sp, #316]
  409258:	cmp	w0, #0x0
  40925c:	b.ge	409220 <ferror@plt+0x5990>  // b.tcont
  409260:	b	4092b0 <ferror@plt+0x5a20>
  409264:	str	wzr, [sp, #316]
  409268:	b	4092a0 <ferror@plt+0x5a10>
  40926c:	ldrsw	x1, [sp, #316]
  409270:	ldr	x0, [sp, #320]
  409274:	add	x0, x1, x0
  409278:	ldr	x1, [sp, #48]
  40927c:	add	x0, x1, x0
  409280:	ldrb	w0, [x0]
  409284:	mov	w1, w0
  409288:	adrp	x0, 455000 <warn@@Base+0x7330>
  40928c:	add	x0, x0, #0x58
  409290:	bl	403780 <printf@plt>
  409294:	ldr	w0, [sp, #316]
  409298:	add	w0, w0, #0x1
  40929c:	str	w0, [sp, #316]
  4092a0:	ldr	w1, [sp, #316]
  4092a4:	ldr	w0, [sp, #376]
  4092a8:	cmp	w1, w0
  4092ac:	b.lt	40926c <ferror@plt+0x59dc>  // b.tstop
  4092b0:	mov	w0, #0x20                  	// #32
  4092b4:	bl	4037e0 <putchar@plt>
  4092b8:	ldrsw	x0, [sp, #376]
  4092bc:	ldr	x1, [sp, #320]
  4092c0:	add	x0, x1, x0
  4092c4:	str	x0, [sp, #320]
  4092c8:	ldr	w1, [sp, #268]
  4092cc:	ldr	x0, [sp, #432]
  4092d0:	mul	x1, x1, x0
  4092d4:	ldrsw	x0, [sp, #372]
  4092d8:	add	x0, x1, x0
  4092dc:	ldr	x1, [sp, #320]
  4092e0:	cmp	x1, x0
  4092e4:	b.cc	4091e0 <ferror@plt+0x5950>  // b.lo, b.ul, b.last
  4092e8:	b	409334 <ferror@plt+0x5aa4>
  4092ec:	str	wzr, [sp, #312]
  4092f0:	b	40930c <ferror@plt+0x5a7c>
  4092f4:	adrp	x0, 454000 <warn@@Base+0x6330>
  4092f8:	add	x0, x0, #0xbe0
  4092fc:	bl	403780 <printf@plt>
  409300:	ldr	w0, [sp, #312]
  409304:	add	w0, w0, #0x1
  409308:	str	w0, [sp, #312]
  40930c:	ldr	w1, [sp, #312]
  409310:	ldr	w0, [sp, #376]
  409314:	cmp	w1, w0
  409318:	b.lt	4092f4 <ferror@plt+0x5a64>  // b.tstop
  40931c:	mov	w0, #0x20                  	// #32
  409320:	bl	4037e0 <putchar@plt>
  409324:	ldr	w1, [sp, #372]
  409328:	ldr	w0, [sp, #376]
  40932c:	add	w0, w1, w0
  409330:	str	w0, [sp, #372]
  409334:	ldr	w1, [sp, #372]
  409338:	ldr	w0, [sp, #444]
  40933c:	cmp	w1, w0
  409340:	b.lt	4092ec <ferror@plt+0x5a5c>  // b.tstop
  409344:	ldr	w0, [sp, #60]
  409348:	cmp	w0, #0x0
  40934c:	b.eq	40935c <ferror@plt+0x5acc>  // b.none
  409350:	mov	w0, #0x9                   	// #9
  409354:	bl	4037e0 <putchar@plt>
  409358:	b	409368 <ferror@plt+0x5ad8>
  40935c:	adrp	x0, 455000 <warn@@Base+0x7330>
  409360:	add	x0, x0, #0x60
  409364:	bl	403780 <printf@plt>
  409368:	ldr	w0, [sp, #60]
  40936c:	cmp	w0, #0x0
  409370:	b.ne	40938c <ferror@plt+0x5afc>  // b.any
  409374:	add	x0, sp, #0x50
  409378:	mov	x1, x0
  40937c:	adrp	x0, 454000 <warn@@Base+0x6330>
  409380:	add	x0, x0, #0xec8
  409384:	bl	403780 <printf@plt>
  409388:	b	4093ac <ferror@plt+0x5b1c>
  40938c:	ldr	x0, [sp, #176]
  409390:	cmp	x0, #0x0
  409394:	b.eq	4093ac <ferror@plt+0x5b1c>  // b.none
  409398:	ldr	x0, [sp, #168]
  40939c:	mov	x1, x0
  4093a0:	adrp	x0, 454000 <warn@@Base+0x6330>
  4093a4:	add	x0, x0, #0xec8
  4093a8:	bl	403780 <printf@plt>
  4093ac:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4093b0:	add	x0, x0, #0x3d0
  4093b4:	ldr	w0, [x0]
  4093b8:	cmp	w0, #0x0
  4093bc:	b.eq	4093dc <ferror@plt+0x5b4c>  // b.none
  4093c0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4093c4:	add	x0, x0, #0x3dc
  4093c8:	ldr	w0, [x0]
  4093cc:	cmp	w0, #0x0
  4093d0:	cset	w0, gt
  4093d4:	and	w0, w0, #0xff
  4093d8:	b	4093f4 <ferror@plt+0x5b64>
  4093dc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4093e0:	add	x0, x0, #0x3dc
  4093e4:	ldr	w0, [x0]
  4093e8:	mvn	w0, w0
  4093ec:	lsr	w0, w0, #31
  4093f0:	and	w0, w0, #0xff
  4093f4:	cmp	w0, #0x0
  4093f8:	b.eq	409618 <ferror@plt+0x5d88>  // b.none
  4093fc:	b	409608 <ferror@plt+0x5d78>
  409400:	mov	w0, #0xa                   	// #10
  409404:	bl	4037e0 <putchar@plt>
  409408:	ldr	w1, [sp, #268]
  40940c:	ldr	x0, [sp, #432]
  409410:	mul	x1, x1, x0
  409414:	ldrsw	x0, [sp, #372]
  409418:	add	x0, x1, x0
  40941c:	str	x0, [sp, #304]
  409420:	ldr	x0, [sp, #248]
  409424:	ldr	x3, [x0]
  409428:	ldr	x0, [sp, #240]
  40942c:	ldr	x1, [x0, #40]
  409430:	ldr	w0, [sp, #268]
  409434:	ldr	x2, [sp, #304]
  409438:	udiv	x0, x2, x0
  40943c:	add	x1, x1, x0
  409440:	add	x0, sp, #0x50
  409444:	mov	x2, x1
  409448:	mov	x1, x0
  40944c:	mov	x0, x3
  409450:	bl	403690 <bfd_sprintf_vma@plt>
  409454:	ldrsw	x0, [sp, #440]
  409458:	add	x1, sp, #0x50
  40945c:	add	x0, x1, x0
  409460:	str	x0, [sp, #296]
  409464:	b	409480 <ferror@plt+0x5bf0>
  409468:	ldr	x0, [sp, #296]
  40946c:	mov	w1, #0x20                  	// #32
  409470:	strb	w1, [x0]
  409474:	ldr	x0, [sp, #296]
  409478:	add	x0, x0, #0x1
  40947c:	str	x0, [sp, #296]
  409480:	ldr	x0, [sp, #296]
  409484:	ldrb	w0, [x0]
  409488:	cmp	w0, #0x30
  40948c:	b.eq	409468 <ferror@plt+0x5bd8>  // b.none
  409490:	ldr	x0, [sp, #296]
  409494:	ldrb	w0, [x0]
  409498:	cmp	w0, #0x0
  40949c:	b.ne	4094b8 <ferror@plt+0x5c28>  // b.any
  4094a0:	ldr	x0, [sp, #296]
  4094a4:	sub	x0, x0, #0x1
  4094a8:	str	x0, [sp, #296]
  4094ac:	ldr	x0, [sp, #296]
  4094b0:	mov	w1, #0x30                  	// #48
  4094b4:	strb	w1, [x0]
  4094b8:	ldrsw	x0, [sp, #440]
  4094bc:	add	x1, sp, #0x50
  4094c0:	add	x0, x1, x0
  4094c4:	mov	x1, x0
  4094c8:	adrp	x0, 455000 <warn@@Base+0x7330>
  4094cc:	add	x0, x0, #0x8
  4094d0:	bl	403780 <printf@plt>
  4094d4:	ldr	w1, [sp, #372]
  4094d8:	ldr	w0, [sp, #444]
  4094dc:	add	w0, w1, w0
  4094e0:	str	w0, [sp, #372]
  4094e4:	ldr	w1, [sp, #372]
  4094e8:	ldr	w0, [sp, #428]
  4094ec:	cmp	w1, w0
  4094f0:	b.le	4095e8 <ferror@plt+0x5d58>
  4094f4:	ldr	w0, [sp, #428]
  4094f8:	str	w0, [sp, #372]
  4094fc:	b	4095e8 <ferror@plt+0x5d58>
  409500:	ldrsw	x1, [sp, #376]
  409504:	ldr	x0, [sp, #304]
  409508:	add	x1, x1, x0
  40950c:	ldr	w2, [sp, #268]
  409510:	ldr	x0, [sp, #32]
  409514:	mul	x0, x2, x0
  409518:	cmp	x1, x0
  40951c:	b.hi	4095d0 <ferror@plt+0x5d40>  // b.pmore
  409520:	ldr	x0, [sp, #72]
  409524:	ldr	w0, [x0, #176]
  409528:	cmp	w0, #0x1
  40952c:	b.ne	409584 <ferror@plt+0x5cf4>  // b.any
  409530:	ldr	w0, [sp, #376]
  409534:	sub	w0, w0, #0x1
  409538:	str	w0, [sp, #292]
  40953c:	b	409574 <ferror@plt+0x5ce4>
  409540:	ldrsw	x1, [sp, #292]
  409544:	ldr	x0, [sp, #304]
  409548:	add	x0, x1, x0
  40954c:	ldr	x1, [sp, #48]
  409550:	add	x0, x1, x0
  409554:	ldrb	w0, [x0]
  409558:	mov	w1, w0
  40955c:	adrp	x0, 455000 <warn@@Base+0x7330>
  409560:	add	x0, x0, #0x58
  409564:	bl	403780 <printf@plt>
  409568:	ldr	w0, [sp, #292]
  40956c:	sub	w0, w0, #0x1
  409570:	str	w0, [sp, #292]
  409574:	ldr	w0, [sp, #292]
  409578:	cmp	w0, #0x0
  40957c:	b.ge	409540 <ferror@plt+0x5cb0>  // b.tcont
  409580:	b	4095d0 <ferror@plt+0x5d40>
  409584:	str	wzr, [sp, #292]
  409588:	b	4095c0 <ferror@plt+0x5d30>
  40958c:	ldrsw	x1, [sp, #292]
  409590:	ldr	x0, [sp, #304]
  409594:	add	x0, x1, x0
  409598:	ldr	x1, [sp, #48]
  40959c:	add	x0, x1, x0
  4095a0:	ldrb	w0, [x0]
  4095a4:	mov	w1, w0
  4095a8:	adrp	x0, 455000 <warn@@Base+0x7330>
  4095ac:	add	x0, x0, #0x58
  4095b0:	bl	403780 <printf@plt>
  4095b4:	ldr	w0, [sp, #292]
  4095b8:	add	w0, w0, #0x1
  4095bc:	str	w0, [sp, #292]
  4095c0:	ldr	w1, [sp, #292]
  4095c4:	ldr	w0, [sp, #376]
  4095c8:	cmp	w1, w0
  4095cc:	b.lt	40958c <ferror@plt+0x5cfc>  // b.tstop
  4095d0:	mov	w0, #0x20                  	// #32
  4095d4:	bl	4037e0 <putchar@plt>
  4095d8:	ldrsw	x0, [sp, #376]
  4095dc:	ldr	x1, [sp, #304]
  4095e0:	add	x0, x1, x0
  4095e4:	str	x0, [sp, #304]
  4095e8:	ldr	w1, [sp, #268]
  4095ec:	ldr	x0, [sp, #432]
  4095f0:	mul	x1, x1, x0
  4095f4:	ldrsw	x0, [sp, #372]
  4095f8:	add	x0, x1, x0
  4095fc:	ldr	x1, [sp, #304]
  409600:	cmp	x1, x0
  409604:	b.cc	409500 <ferror@plt+0x5c70>  // b.lo, b.ul, b.last
  409608:	ldr	w1, [sp, #372]
  40960c:	ldr	w0, [sp, #428]
  409610:	cmp	w1, w0
  409614:	b.lt	409400 <ferror@plt+0x5b70>  // b.tstop
  409618:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40961c:	add	x0, x0, #0x414
  409620:	ldr	w0, [x0]
  409624:	cmp	w0, #0x0
  409628:	b.ne	409638 <ferror@plt+0x5da8>  // b.any
  40962c:	mov	w0, #0xa                   	// #10
  409630:	bl	4037e0 <putchar@plt>
  409634:	b	4098ac <ferror@plt+0x601c>
  409638:	mov	w0, #0x1                   	// #1
  40963c:	str	w0, [sp, #380]
  409640:	b	4098ac <ferror@plt+0x601c>
  409644:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  409648:	add	x0, x0, #0x3b8
  40964c:	ldr	w0, [x0]
  409650:	cmp	w0, #0x0
  409654:	b.ne	40966c <ferror@plt+0x5ddc>  // b.any
  409658:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40965c:	add	x0, x0, #0x3bc
  409660:	ldr	w0, [x0]
  409664:	cmp	w0, #0x0
  409668:	b.eq	409898 <ferror@plt+0x6008>  // b.none
  40966c:	ldr	x0, [sp, #16]
  409670:	ldr	x0, [x0]
  409674:	ldr	x0, [x0]
  409678:	str	x0, [sp, #200]
  40967c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  409680:	add	x0, x0, #0x414
  409684:	ldr	w0, [x0]
  409688:	cmp	w0, #0x0
  40968c:	b.eq	40969c <ferror@plt+0x5e0c>  // b.none
  409690:	mov	w0, #0x9                   	// #9
  409694:	bl	4037e0 <putchar@plt>
  409698:	b	4096a8 <ferror@plt+0x5e18>
  40969c:	adrp	x0, 455000 <warn@@Base+0x7330>
  4096a0:	add	x0, x0, #0x68
  4096a4:	bl	403780 <printf@plt>
  4096a8:	ldr	x0, [sp, #240]
  4096ac:	ldr	x1, [x0, #40]
  4096b0:	ldr	x0, [sp, #24]
  4096b4:	sub	x1, x1, x0
  4096b8:	ldr	x0, [sp, #200]
  4096bc:	ldr	x0, [x0, #8]
  4096c0:	add	x0, x1, x0
  4096c4:	mov	w2, #0x1                   	// #1
  4096c8:	ldr	x1, [sp, #72]
  4096cc:	bl	40551c <ferror@plt+0x1c8c>
  4096d0:	ldr	x0, [sp, #200]
  4096d4:	ldr	x0, [x0, #24]
  4096d8:	cmp	x0, #0x0
  4096dc:	b.ne	4096f0 <ferror@plt+0x5e60>  // b.any
  4096e0:	adrp	x0, 455000 <warn@@Base+0x7330>
  4096e4:	add	x0, x0, #0x70
  4096e8:	bl	403780 <printf@plt>
  4096ec:	b	409740 <ferror@plt+0x5eb0>
  4096f0:	ldr	x0, [sp, #200]
  4096f4:	ldr	x0, [x0, #24]
  4096f8:	ldr	x0, [x0, #32]
  4096fc:	cmp	x0, #0x0
  409700:	b.eq	409724 <ferror@plt+0x5e94>  // b.none
  409704:	ldr	x0, [sp, #200]
  409708:	ldr	x0, [x0, #24]
  40970c:	ldr	x0, [x0, #32]
  409710:	mov	x1, x0
  409714:	adrp	x0, 455000 <warn@@Base+0x7330>
  409718:	add	x0, x0, #0x80
  40971c:	bl	403780 <printf@plt>
  409720:	b	409740 <ferror@plt+0x5eb0>
  409724:	ldr	x0, [sp, #200]
  409728:	ldr	x0, [x0, #24]
  40972c:	ldr	w0, [x0]
  409730:	mov	w1, w0
  409734:	adrp	x0, 455000 <warn@@Base+0x7330>
  409738:	add	x0, x0, #0x88
  40973c:	bl	403780 <printf@plt>
  409740:	ldr	x0, [sp, #200]
  409744:	ldr	x0, [x0]
  409748:	cmp	x0, #0x0
  40974c:	b.eq	409764 <ferror@plt+0x5ed4>  // b.none
  409750:	ldr	x0, [sp, #200]
  409754:	ldr	x0, [x0]
  409758:	ldr	x0, [x0]
  40975c:	cmp	x0, #0x0
  409760:	b.ne	409774 <ferror@plt+0x5ee4>  // b.any
  409764:	adrp	x0, 455000 <warn@@Base+0x7330>
  409768:	add	x0, x0, #0x90
  40976c:	bl	403780 <printf@plt>
  409770:	b	40982c <ferror@plt+0x5f9c>
  409774:	ldr	x0, [sp, #200]
  409778:	ldr	x0, [x0]
  40977c:	ldr	x0, [x0]
  409780:	bl	403af4 <ferror@plt+0x264>
  409784:	str	x0, [sp, #280]
  409788:	ldr	x0, [sp, #280]
  40978c:	cmp	x0, #0x0
  409790:	b.eq	4097cc <ferror@plt+0x5f3c>  // b.none
  409794:	ldr	x0, [sp, #280]
  409798:	ldrb	w0, [x0]
  40979c:	cmp	w0, #0x0
  4097a0:	b.eq	4097cc <ferror@plt+0x5f3c>  // b.none
  4097a4:	ldr	x0, [sp, #248]
  4097a8:	ldr	x3, [x0]
  4097ac:	ldr	x0, [sp, #200]
  4097b0:	ldr	x0, [x0]
  4097b4:	ldr	x0, [x0]
  4097b8:	mov	x2, x0
  4097bc:	ldr	x1, [sp, #72]
  4097c0:	mov	x0, x3
  4097c4:	bl	4055dc <ferror@plt+0x1d4c>
  4097c8:	b	40982c <ferror@plt+0x5f9c>
  4097cc:	ldr	x0, [sp, #200]
  4097d0:	ldr	x0, [x0]
  4097d4:	ldr	x0, [x0]
  4097d8:	bl	403ab4 <ferror@plt+0x224>
  4097dc:	str	x0, [sp, #192]
  4097e0:	ldr	x0, [sp, #192]
  4097e4:	bl	4039ac <ferror@plt+0x11c>
  4097e8:	str	x0, [sp, #280]
  4097ec:	ldr	x0, [sp, #280]
  4097f0:	cmp	x0, #0x0
  4097f4:	b.eq	409808 <ferror@plt+0x5f78>  // b.none
  4097f8:	ldr	x0, [sp, #280]
  4097fc:	ldrb	w0, [x0]
  409800:	cmp	w0, #0x0
  409804:	b.ne	409814 <ferror@plt+0x5f84>  // b.any
  409808:	adrp	x0, 455000 <warn@@Base+0x7330>
  40980c:	add	x0, x0, #0x90
  409810:	str	x0, [sp, #280]
  409814:	ldr	x0, [sp, #280]
  409818:	bl	403d68 <ferror@plt+0x4d8>
  40981c:	mov	x1, x0
  409820:	adrp	x0, 454000 <warn@@Base+0x6330>
  409824:	add	x0, x0, #0xec8
  409828:	bl	403780 <printf@plt>
  40982c:	ldr	x0, [sp, #200]
  409830:	ldr	x0, [x0, #16]
  409834:	cmp	x0, #0x0
  409838:	b.eq	40988c <ferror@plt+0x5ffc>  // b.none
  40983c:	ldr	x0, [sp, #200]
  409840:	ldr	x0, [x0, #16]
  409844:	str	x0, [sp, #272]
  409848:	ldr	x0, [sp, #272]
  40984c:	cmp	x0, #0x0
  409850:	b.ge	409870 <ferror@plt+0x5fe0>  // b.tcont
  409854:	adrp	x0, 454000 <warn@@Base+0x6330>
  409858:	add	x0, x0, #0xee8
  40985c:	bl	403780 <printf@plt>
  409860:	ldr	x0, [sp, #272]
  409864:	neg	x0, x0
  409868:	str	x0, [sp, #272]
  40986c:	b	40987c <ferror@plt+0x5fec>
  409870:	adrp	x0, 454000 <warn@@Base+0x6330>
  409874:	add	x0, x0, #0xef0
  409878:	bl	403780 <printf@plt>
  40987c:	ldr	x0, [sp, #272]
  409880:	mov	w2, #0x1                   	// #1
  409884:	ldr	x1, [sp, #72]
  409888:	bl	40551c <ferror@plt+0x1c8c>
  40988c:	mov	w0, #0xa                   	// #10
  409890:	bl	4037e0 <putchar@plt>
  409894:	str	wzr, [sp, #380]
  409898:	ldr	x0, [sp, #16]
  40989c:	ldr	x0, [x0]
  4098a0:	add	x1, x0, #0x8
  4098a4:	ldr	x0, [sp, #16]
  4098a8:	str	x1, [x0]
  4098ac:	ldr	x0, [sp, #16]
  4098b0:	ldr	x0, [x0]
  4098b4:	ldr	x1, [sp, #448]
  4098b8:	cmp	x1, x0
  4098bc:	b.ls	4098f8 <ferror@plt+0x6068>  // b.plast
  4098c0:	ldr	x0, [sp, #16]
  4098c4:	ldr	x0, [x0]
  4098c8:	ldr	x0, [x0]
  4098cc:	ldr	x1, [x0, #8]
  4098d0:	ldr	x2, [sp, #24]
  4098d4:	ldr	x0, [sp, #432]
  4098d8:	add	x2, x2, x0
  4098dc:	ldr	w3, [sp, #428]
  4098e0:	ldr	w0, [sp, #268]
  4098e4:	udiv	w0, w3, w0
  4098e8:	mov	w0, w0
  4098ec:	add	x0, x2, x0
  4098f0:	cmp	x1, x0
  4098f4:	b.cc	409644 <ferror@plt+0x5db4>  // b.lo, b.ul, b.last
  4098f8:	ldr	w0, [sp, #380]
  4098fc:	cmp	w0, #0x0
  409900:	b.eq	40990c <ferror@plt+0x607c>  // b.none
  409904:	mov	w0, #0xa                   	// #10
  409908:	bl	4037e0 <putchar@plt>
  40990c:	ldr	w1, [sp, #428]
  409910:	ldr	w0, [sp, #268]
  409914:	udiv	w0, w1, w0
  409918:	mov	w0, w0
  40991c:	ldr	x1, [sp, #432]
  409920:	add	x0, x1, x0
  409924:	str	x0, [sp, #432]
  409928:	ldr	x1, [sp, #432]
  40992c:	ldr	x0, [sp, #32]
  409930:	cmp	x1, x0
  409934:	b.cc	4087c8 <ferror@plt+0x4f38>  // b.lo, b.ul, b.last
  409938:	b	409940 <ferror@plt+0x60b0>
  40993c:	nop
  409940:	ldr	x0, [sp, #168]
  409944:	bl	403510 <free@plt>
  409948:	ldr	x0, [sp, #408]
  40994c:	bl	403510 <free@plt>
  409950:	ldr	x0, [sp, #416]
  409954:	bl	403510 <free@plt>
  409958:	nop
  40995c:	ldp	x29, x30, [sp], #448
  409960:	ret
  409964:	sub	sp, sp, #0x220
  409968:	stp	x29, x30, [sp, #16]
  40996c:	add	x29, sp, #0x10
  409970:	stp	x19, x20, [sp, #32]
  409974:	str	x0, [sp, #72]
  409978:	str	x1, [sp, #64]
  40997c:	str	x2, [sp, #56]
  409980:	str	xzr, [sp, #536]
  409984:	ldr	x0, [sp, #56]
  409988:	str	x0, [sp, #432]
  40998c:	ldr	x0, [sp, #432]
  409990:	ldr	w0, [x0, #180]
  409994:	str	w0, [sp, #428]
  409998:	str	xzr, [sp, #368]
  40999c:	str	xzr, [sp, #416]
  4099a0:	str	xzr, [sp, #360]
  4099a4:	str	xzr, [sp, #528]
  4099a8:	str	xzr, [sp, #512]
  4099ac:	str	xzr, [sp, #352]
  4099b0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4099b4:	add	x0, x0, #0x408
  4099b8:	ldr	w0, [x0]
  4099bc:	cmp	w0, #0x0
  4099c0:	b.ne	4099f0 <ferror@plt+0x6160>  // b.any
  4099c4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4099c8:	add	x0, x0, #0x480
  4099cc:	ldr	x0, [x0]
  4099d0:	cmp	x0, #0x0
  4099d4:	b.ne	4099f0 <ferror@plt+0x6160>  // b.any
  4099d8:	ldr	x0, [sp, #64]
  4099dc:	ldr	w1, [x0, #32]
  4099e0:	mov	w0, #0x110                 	// #272
  4099e4:	and	w0, w1, w0
  4099e8:	cmp	w0, #0x110
  4099ec:	b.ne	40a5d0 <ferror@plt+0x6d40>  // b.any
  4099f0:	ldr	x0, [sp, #64]
  4099f4:	bl	403f14 <ferror@plt+0x684>
  4099f8:	cmp	w0, #0x0
  4099fc:	b.eq	40a5d8 <ferror@plt+0x6d48>  // b.none
  409a00:	ldr	x0, [sp, #64]
  409a04:	bl	4039c4 <ferror@plt+0x134>
  409a08:	str	x0, [sp, #416]
  409a0c:	ldr	x0, [sp, #416]
  409a10:	cmp	x0, #0x0
  409a14:	b.eq	40a5e0 <ferror@plt+0x6d50>  // b.none
  409a18:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  409a1c:	add	x0, x0, #0x4b0
  409a20:	ldr	x0, [x0]
  409a24:	cmn	x0, #0x1
  409a28:	b.eq	409a48 <ferror@plt+0x61b8>  // b.none
  409a2c:	ldr	x0, [sp, #64]
  409a30:	ldr	x1, [x0, #40]
  409a34:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  409a38:	add	x0, x0, #0x4b0
  409a3c:	ldr	x0, [x0]
  409a40:	cmp	x1, x0
  409a44:	b.ls	409a50 <ferror@plt+0x61c0>  // b.plast
  409a48:	str	xzr, [sp, #488]
  409a4c:	b	409a6c <ferror@plt+0x61dc>
  409a50:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  409a54:	add	x0, x0, #0x4b0
  409a58:	ldr	x1, [x0]
  409a5c:	ldr	x0, [sp, #64]
  409a60:	ldr	x0, [x0, #40]
  409a64:	sub	x0, x1, x0
  409a68:	str	x0, [sp, #488]
  409a6c:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  409a70:	add	x0, x0, #0x4b8
  409a74:	ldr	x0, [x0]
  409a78:	cmn	x0, #0x1
  409a7c:	b.ne	409a94 <ferror@plt+0x6204>  // b.any
  409a80:	ldr	w0, [sp, #428]
  409a84:	ldr	x1, [sp, #416]
  409a88:	udiv	x0, x1, x0
  409a8c:	str	x0, [sp, #520]
  409a90:	b	409afc <ferror@plt+0x626c>
  409a94:	ldr	x0, [sp, #64]
  409a98:	ldr	x1, [x0, #40]
  409a9c:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  409aa0:	add	x0, x0, #0x4b8
  409aa4:	ldr	x0, [x0]
  409aa8:	cmp	x1, x0
  409aac:	b.ls	409ab8 <ferror@plt+0x6228>  // b.plast
  409ab0:	str	xzr, [sp, #520]
  409ab4:	b	409ad4 <ferror@plt+0x6244>
  409ab8:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  409abc:	add	x0, x0, #0x4b8
  409ac0:	ldr	x1, [x0]
  409ac4:	ldr	x0, [sp, #64]
  409ac8:	ldr	x0, [x0, #40]
  409acc:	sub	x0, x1, x0
  409ad0:	str	x0, [sp, #520]
  409ad4:	ldr	w0, [sp, #428]
  409ad8:	ldr	x1, [sp, #416]
  409adc:	udiv	x0, x1, x0
  409ae0:	ldr	x1, [sp, #520]
  409ae4:	cmp	x1, x0
  409ae8:	b.ls	409afc <ferror@plt+0x626c>  // b.plast
  409aec:	ldr	w0, [sp, #428]
  409af0:	ldr	x1, [sp, #416]
  409af4:	udiv	x0, x1, x0
  409af8:	str	x0, [sp, #520]
  409afc:	ldr	x1, [sp, #488]
  409b00:	ldr	x0, [sp, #520]
  409b04:	cmp	x1, x0
  409b08:	b.cs	40a5e8 <ferror@plt+0x6d58>  // b.hs, b.nlast
  409b0c:	ldr	x0, [sp, #432]
  409b10:	ldr	x0, [x0, #16]
  409b14:	str	x0, [sp, #408]
  409b18:	ldr	x0, [sp, #408]
  409b1c:	ldr	x0, [x0, #16]
  409b20:	cmp	x0, #0x0
  409b24:	b.eq	409b64 <ferror@plt+0x62d4>  // b.none
  409b28:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  409b2c:	add	x0, x0, #0x3bc
  409b30:	ldr	w0, [x0]
  409b34:	cmp	w0, #0x0
  409b38:	b.eq	409b64 <ferror@plt+0x62d4>  // b.none
  409b3c:	ldr	x0, [sp, #408]
  409b40:	ldr	x0, [x0, #16]
  409b44:	str	x0, [sp, #360]
  409b48:	ldr	x0, [sp, #408]
  409b4c:	ldr	x0, [x0, #24]
  409b50:	str	x0, [sp, #504]
  409b54:	ldr	x0, [sp, #64]
  409b58:	ldr	x0, [x0, #40]
  409b5c:	str	x0, [sp, #496]
  409b60:	b	409c4c <ferror@plt+0x63bc>
  409b64:	str	xzr, [sp, #504]
  409b68:	str	xzr, [sp, #360]
  409b6c:	str	xzr, [sp, #496]
  409b70:	ldr	x0, [sp, #64]
  409b74:	ldr	w0, [x0, #32]
  409b78:	and	w0, w0, #0x4
  409b7c:	cmp	w0, #0x0
  409b80:	b.eq	409c4c <ferror@plt+0x63bc>  // b.none
  409b84:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  409b88:	add	x0, x0, #0x3b8
  409b8c:	ldr	w0, [x0]
  409b90:	cmp	w0, #0x0
  409b94:	b.ne	409ba8 <ferror@plt+0x6318>  // b.any
  409b98:	ldr	x0, [sp, #432]
  409b9c:	ldr	w0, [x0, #192]
  409ba0:	cmp	w0, #0x0
  409ba4:	b.eq	409c4c <ferror@plt+0x63bc>  // b.none
  409ba8:	ldr	x1, [sp, #64]
  409bac:	ldr	x0, [sp, #72]
  409bb0:	bl	403760 <bfd_get_reloc_upper_bound@plt>
  409bb4:	str	x0, [sp, #400]
  409bb8:	ldr	x0, [sp, #400]
  409bbc:	cmp	x0, #0x0
  409bc0:	b.ge	409bd0 <ferror@plt+0x6340>  // b.tcont
  409bc4:	ldr	x0, [sp, #72]
  409bc8:	bl	403a84 <ferror@plt+0x1f4>
  409bcc:	bl	44c4e4 <ferror@plt+0x48c54>
  409bd0:	ldr	x0, [sp, #400]
  409bd4:	cmp	x0, #0x0
  409bd8:	b.le	409c4c <ferror@plt+0x63bc>
  409bdc:	ldr	x0, [sp, #400]
  409be0:	bl	403290 <xmalloc@plt>
  409be4:	str	x0, [sp, #360]
  409be8:	ldr	x0, [sp, #360]
  409bec:	str	x0, [sp, #528]
  409bf0:	ldr	x1, [sp, #360]
  409bf4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  409bf8:	add	x0, x0, #0x4a8
  409bfc:	ldr	x0, [x0]
  409c00:	mov	x3, x0
  409c04:	mov	x2, x1
  409c08:	ldr	x1, [sp, #64]
  409c0c:	ldr	x0, [sp, #72]
  409c10:	bl	4036e0 <bfd_canonicalize_reloc@plt>
  409c14:	str	x0, [sp, #504]
  409c18:	ldr	x0, [sp, #504]
  409c1c:	cmp	x0, #0x0
  409c20:	b.ge	409c30 <ferror@plt+0x63a0>  // b.tcont
  409c24:	ldr	x0, [sp, #72]
  409c28:	bl	403a84 <ferror@plt+0x1f4>
  409c2c:	bl	44c4e4 <ferror@plt+0x48c54>
  409c30:	ldr	x4, [sp, #360]
  409c34:	ldr	x1, [sp, #504]
  409c38:	adrp	x0, 405000 <ferror@plt+0x1770>
  409c3c:	add	x3, x0, #0x47c
  409c40:	mov	x2, #0x8                   	// #8
  409c44:	mov	x0, x4
  409c48:	bl	4030e0 <qsort@plt>
  409c4c:	ldr	x1, [sp, #360]
  409c50:	ldr	x0, [sp, #504]
  409c54:	lsl	x0, x0, #3
  409c58:	add	x0, x1, x0
  409c5c:	str	x0, [sp, #392]
  409c60:	add	x0, sp, #0x170
  409c64:	mov	x2, x0
  409c68:	ldr	x1, [sp, #64]
  409c6c:	ldr	x0, [sp, #72]
  409c70:	bl	403110 <bfd_malloc_and_get_section@plt>
  409c74:	cmp	w0, #0x0
  409c78:	b.ne	409cb0 <ferror@plt+0x6420>  // b.any
  409c7c:	adrp	x0, 455000 <warn@@Base+0x7330>
  409c80:	add	x0, x0, #0xa0
  409c84:	bl	403840 <gettext@plt>
  409c88:	mov	x20, x0
  409c8c:	ldr	x0, [sp, #64]
  409c90:	ldr	x19, [x0]
  409c94:	bl	403250 <bfd_get_error@plt>
  409c98:	bl	4036d0 <bfd_errmsg@plt>
  409c9c:	mov	x2, x0
  409ca0:	mov	x1, x19
  409ca4:	mov	x0, x20
  409ca8:	bl	44c650 <ferror@plt+0x48dc0>
  409cac:	b	40a5ec <ferror@plt+0x6d5c>
  409cb0:	ldr	x1, [sp, #368]
  409cb4:	ldr	x0, [sp, #432]
  409cb8:	str	x1, [x0, #144]
  409cbc:	ldr	x0, [sp, #64]
  409cc0:	ldr	x1, [x0, #40]
  409cc4:	ldr	x0, [sp, #432]
  409cc8:	str	x1, [x0, #152]
  409ccc:	ldr	x0, [sp, #432]
  409cd0:	ldr	x1, [sp, #416]
  409cd4:	str	x1, [x0, #160]
  409cd8:	ldr	x0, [sp, #432]
  409cdc:	ldr	x1, [sp, #64]
  409ce0:	str	x1, [x0, #48]
  409ce4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  409ce8:	add	x0, x0, #0x510
  409cec:	ldr	x1, [sp, #64]
  409cf0:	str	x1, [x0]
  409cf4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  409cf8:	add	x0, x0, #0x4b8
  409cfc:	ldr	x4, [x0]
  409d00:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  409d04:	add	x0, x0, #0x4c0
  409d08:	ldr	x0, [x0]
  409d0c:	mov	x1, x0
  409d10:	adrp	x0, 404000 <ferror@plt+0x770>
  409d14:	add	x3, x0, #0xea0
  409d18:	mov	x2, #0x8                   	// #8
  409d1c:	mov	x0, x4
  409d20:	bl	4030e0 <qsort@plt>
  409d24:	b	409d34 <ferror@plt+0x64a4>
  409d28:	ldr	x0, [sp, #360]
  409d2c:	add	x0, x0, #0x8
  409d30:	str	x0, [sp, #360]
  409d34:	ldr	x0, [sp, #360]
  409d38:	ldr	x1, [sp, #392]
  409d3c:	cmp	x1, x0
  409d40:	b.ls	409d64 <ferror@plt+0x64d4>  // b.plast
  409d44:	ldr	x0, [sp, #360]
  409d48:	ldr	x0, [x0]
  409d4c:	ldr	x1, [x0, #8]
  409d50:	ldr	x2, [sp, #496]
  409d54:	ldr	x0, [sp, #488]
  409d58:	add	x0, x2, x0
  409d5c:	cmp	x1, x0
  409d60:	b.cc	409d28 <ferror@plt+0x6498>  // b.lo, b.ul, b.last
  409d64:	adrp	x0, 455000 <warn@@Base+0x7330>
  409d68:	add	x0, x0, #0xc8
  409d6c:	bl	403840 <gettext@plt>
  409d70:	mov	x19, x0
  409d74:	ldr	x0, [sp, #64]
  409d78:	ldr	x0, [x0]
  409d7c:	bl	403d68 <ferror@plt+0x4d8>
  409d80:	mov	x1, x0
  409d84:	mov	x0, x19
  409d88:	bl	403780 <printf@plt>
  409d8c:	ldr	x0, [sp, #408]
  409d90:	mov	w1, #0x1                   	// #1
  409d94:	str	w1, [x0, #8]
  409d98:	ldr	x0, [sp, #64]
  409d9c:	ldr	x1, [x0, #40]
  409da0:	ldr	x0, [sp, #488]
  409da4:	add	x0, x1, x0
  409da8:	add	x1, sp, #0x160
  409dac:	mov	x2, x1
  409db0:	ldr	x1, [sp, #56]
  409db4:	bl	40587c <ferror@plt+0x1fec>
  409db8:	str	x0, [sp, #512]
  409dbc:	ldr	x0, [sp, #408]
  409dc0:	str	wzr, [x0, #8]
  409dc4:	ldr	x0, [sp, #72]
  409dc8:	bl	403b24 <ferror@plt+0x294>
  409dcc:	cmp	w0, #0x5
  409dd0:	b.ne	409e24 <ferror@plt+0x6594>  // b.any
  409dd4:	ldr	x0, [sp, #72]
  409dd8:	ldr	x0, [x0, #8]
  409ddc:	ldr	x0, [x0, #880]
  409de0:	str	x0, [sp, #384]
  409de4:	ldr	x0, [sp, #384]
  409de8:	cmp	x0, #0x0
  409dec:	b.eq	409e24 <ferror@plt+0x6594>  // b.none
  409df0:	ldr	x0, [sp, #384]
  409df4:	ldrb	w0, [x0, #929]
  409df8:	and	w0, w0, #0x1
  409dfc:	and	w0, w0, #0xff
  409e00:	cmp	w0, #0x0
  409e04:	b.eq	409e24 <ferror@plt+0x6594>  // b.none
  409e08:	ldr	x0, [sp, #384]
  409e0c:	ldr	x0, [x0, #784]
  409e10:	ldrb	w0, [x0, #10]
  409e14:	sub	w0, w0, #0x1
  409e18:	mov	x1, #0x1                   	// #1
  409e1c:	lsl	x0, x1, x0
  409e20:	str	x0, [sp, #536]
  409e24:	ldr	x0, [sp, #408]
  409e28:	ldr	x0, [x0, #48]
  409e2c:	cmp	x0, #0x0
  409e30:	cset	w0, eq  // eq = none
  409e34:	and	w0, w0, #0xff
  409e38:	str	w0, [sp, #484]
  409e3c:	str	wzr, [sp, #480]
  409e40:	b	40a5a0 <ferror@plt+0x6d10>
  409e44:	ldr	x0, [sp, #64]
  409e48:	ldr	x0, [x0, #40]
  409e4c:	ldr	x1, [sp, #488]
  409e50:	add	x0, x1, x0
  409e54:	str	x0, [sp, #376]
  409e58:	ldr	x0, [sp, #536]
  409e5c:	lsl	x0, x0, #1
  409e60:	sub	x1, x0, #0x1
  409e64:	ldr	x0, [sp, #376]
  409e68:	and	x1, x1, x0
  409e6c:	ldr	x0, [sp, #536]
  409e70:	eor	x1, x1, x0
  409e74:	ldr	x0, [sp, #536]
  409e78:	sub	x0, x1, x0
  409e7c:	str	x0, [sp, #376]
  409e80:	ldr	x0, [sp, #512]
  409e84:	cmp	x0, #0x0
  409e88:	b.eq	409f50 <ferror@plt+0x66c0>  // b.none
  409e8c:	ldr	x0, [sp, #512]
  409e90:	bl	403acc <ferror@plt+0x23c>
  409e94:	mov	x1, x0
  409e98:	ldr	x0, [sp, #376]
  409e9c:	cmp	x0, x1
  409ea0:	b.cc	409f50 <ferror@plt+0x66c0>  // b.lo, b.ul, b.last
  409ea4:	ldr	x0, [sp, #352]
  409ea8:	str	w0, [sp, #456]
  409eac:	b	409ebc <ferror@plt+0x662c>
  409eb0:	ldr	w0, [sp, #456]
  409eb4:	add	w0, w0, #0x1
  409eb8:	str	w0, [sp, #456]
  409ebc:	ldrsw	x1, [sp, #456]
  409ec0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  409ec4:	add	x0, x0, #0x4c0
  409ec8:	ldr	x0, [x0]
  409ecc:	cmp	x1, x0
  409ed0:	b.ge	409f04 <ferror@plt+0x6674>  // b.tcont
  409ed4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  409ed8:	add	x0, x0, #0x4b8
  409edc:	ldr	x1, [x0]
  409ee0:	ldrsw	x0, [sp, #456]
  409ee4:	lsl	x0, x0, #3
  409ee8:	add	x0, x1, x0
  409eec:	ldr	x0, [x0]
  409ef0:	bl	403acc <ferror@plt+0x23c>
  409ef4:	mov	x1, x0
  409ef8:	ldr	x0, [sp, #376]
  409efc:	cmp	x0, x1
  409f00:	b.cs	409eb0 <ferror@plt+0x6620>  // b.hs, b.nlast
  409f04:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  409f08:	add	x0, x0, #0x4b8
  409f0c:	ldr	x1, [x0]
  409f10:	ldr	x0, [sp, #352]
  409f14:	lsl	x0, x0, #3
  409f18:	add	x1, x1, x0
  409f1c:	ldr	x0, [sp, #432]
  409f20:	str	x1, [x0, #56]
  409f24:	ldr	w0, [sp, #456]
  409f28:	ldr	x1, [sp, #352]
  409f2c:	sub	w0, w0, w1
  409f30:	mov	w1, w0
  409f34:	ldr	x0, [sp, #432]
  409f38:	str	w1, [x0, #64]
  409f3c:	ldr	x0, [sp, #352]
  409f40:	mov	w1, w0
  409f44:	ldr	x0, [sp, #432]
  409f48:	str	w1, [x0, #80]
  409f4c:	b	409f6c <ferror@plt+0x66dc>
  409f50:	ldr	x0, [sp, #432]
  409f54:	str	xzr, [x0, #56]
  409f58:	ldr	x0, [sp, #432]
  409f5c:	str	wzr, [x0, #64]
  409f60:	ldr	x0, [sp, #432]
  409f64:	mov	w1, #0xffffffff            	// #-1
  409f68:	str	w1, [x0, #80]
  409f6c:	ldr	x0, [sp, #512]
  409f70:	cmp	x0, #0x0
  409f74:	b.eq	40a10c <ferror@plt+0x687c>  // b.none
  409f78:	ldr	x0, [sp, #408]
  409f7c:	ldr	x0, [x0, #48]
  409f80:	cmp	x0, #0x0
  409f84:	b.eq	40a10c <ferror@plt+0x687c>  // b.none
  409f88:	ldr	w0, [sp, #484]
  409f8c:	cmp	w0, #0x0
  409f90:	b.eq	409ffc <ferror@plt+0x676c>  // b.none
  409f94:	ldr	w0, [sp, #480]
  409f98:	cmp	w0, #0x2
  409f9c:	b.eq	409fe0 <ferror@plt+0x6750>  // b.none
  409fa0:	ldr	w0, [sp, #480]
  409fa4:	cmp	w0, #0x2
  409fa8:	b.hi	40a10c <ferror@plt+0x687c>  // b.pmore
  409fac:	ldr	w0, [sp, #480]
  409fb0:	cmp	w0, #0x0
  409fb4:	b.eq	40a0f8 <ferror@plt+0x6868>  // b.none
  409fb8:	ldr	w0, [sp, #480]
  409fbc:	cmp	w0, #0x1
  409fc0:	b.ne	40a10c <ferror@plt+0x687c>  // b.any
  409fc4:	ldr	x0, [sp, #512]
  409fc8:	ldr	w0, [x0, #24]
  409fcc:	and	w0, w0, #0x8
  409fd0:	cmp	w0, #0x0
  409fd4:	b.eq	40a100 <ferror@plt+0x6870>  // b.none
  409fd8:	str	wzr, [sp, #484]
  409fdc:	b	40a100 <ferror@plt+0x6870>
  409fe0:	ldr	x1, [sp, #512]
  409fe4:	ldr	x0, [sp, #72]
  409fe8:	bl	403800 <bfd_is_local_label@plt>
  409fec:	cmp	w0, #0x0
  409ff0:	b.ne	40a108 <ferror@plt+0x6878>  // b.any
  409ff4:	str	wzr, [sp, #484]
  409ff8:	b	40a108 <ferror@plt+0x6878>
  409ffc:	ldr	x0, [sp, #512]
  40a000:	bl	403af4 <ferror@plt+0x264>
  40a004:	str	x0, [sp, #448]
  40a008:	str	xzr, [sp, #440]
  40a00c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a010:	add	x0, x0, #0x400
  40a014:	ldr	w0, [x0]
  40a018:	cmp	w0, #0x0
  40a01c:	b.eq	40a064 <ferror@plt+0x67d4>  // b.none
  40a020:	ldr	x0, [sp, #448]
  40a024:	ldrb	w0, [x0]
  40a028:	cmp	w0, #0x0
  40a02c:	b.eq	40a064 <ferror@plt+0x67d4>  // b.none
  40a030:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40a034:	add	x0, x0, #0x4c0
  40a038:	ldr	w0, [x0]
  40a03c:	mov	w2, w0
  40a040:	ldr	x1, [sp, #448]
  40a044:	ldr	x0, [sp, #72]
  40a048:	bl	4035d0 <bfd_demangle@plt>
  40a04c:	str	x0, [sp, #440]
  40a050:	ldr	x0, [sp, #440]
  40a054:	cmp	x0, #0x0
  40a058:	b.eq	40a064 <ferror@plt+0x67d4>  // b.none
  40a05c:	ldr	x0, [sp, #440]
  40a060:	str	x0, [sp, #448]
  40a064:	ldr	x0, [sp, #408]
  40a068:	ldr	x0, [x0, #48]
  40a06c:	mov	x1, x0
  40a070:	ldr	x0, [sp, #448]
  40a074:	bl	4034b0 <strcmp@plt>
  40a078:	cmp	w0, #0x0
  40a07c:	b.ne	40a0ec <ferror@plt+0x685c>  // b.any
  40a080:	mov	w0, #0x1                   	// #1
  40a084:	str	w0, [sp, #484]
  40a088:	ldr	x0, [sp, #512]
  40a08c:	ldr	w0, [x0, #24]
  40a090:	and	w0, w0, #0x8
  40a094:	cmp	w0, #0x0
  40a098:	b.eq	40a0e4 <ferror@plt+0x6854>  // b.none
  40a09c:	ldr	x0, [sp, #72]
  40a0a0:	bl	403b24 <ferror@plt+0x294>
  40a0a4:	cmp	w0, #0x5
  40a0a8:	b.ne	40a0d8 <ferror@plt+0x6848>  // b.any
  40a0ac:	ldr	x0, [sp, #512]
  40a0b0:	ldr	x0, [x0, #56]
  40a0b4:	cmp	x0, #0x0
  40a0b8:	b.eq	40a0d8 <ferror@plt+0x6848>  // b.none
  40a0bc:	ldr	x0, [sp, #512]
  40a0c0:	ldr	x0, [x0, #56]
  40a0c4:	ldr	x1, [sp, #488]
  40a0c8:	add	x0, x1, x0
  40a0cc:	str	x0, [sp, #520]
  40a0d0:	str	wzr, [sp, #480]
  40a0d4:	b	40a0ec <ferror@plt+0x685c>
  40a0d8:	mov	w0, #0x1                   	// #1
  40a0dc:	str	w0, [sp, #480]
  40a0e0:	b	40a0ec <ferror@plt+0x685c>
  40a0e4:	mov	w0, #0x2                   	// #2
  40a0e8:	str	w0, [sp, #480]
  40a0ec:	ldr	x0, [sp, #440]
  40a0f0:	bl	403510 <free@plt>
  40a0f4:	b	40a10c <ferror@plt+0x687c>
  40a0f8:	nop
  40a0fc:	b	40a10c <ferror@plt+0x687c>
  40a100:	nop
  40a104:	b	40a10c <ferror@plt+0x687c>
  40a108:	nop
  40a10c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a110:	add	x0, x0, #0x3d0
  40a114:	ldr	w0, [x0]
  40a118:	cmp	w0, #0x0
  40a11c:	b.ne	40a188 <ferror@plt+0x68f8>  // b.any
  40a120:	ldr	w0, [sp, #484]
  40a124:	cmp	w0, #0x0
  40a128:	b.eq	40a188 <ferror@plt+0x68f8>  // b.none
  40a12c:	ldr	x0, [sp, #432]
  40a130:	ldr	x2, [x0]
  40a134:	ldr	x0, [sp, #432]
  40a138:	ldr	x3, [x0, #8]
  40a13c:	adrp	x0, 455000 <warn@@Base+0x7330>
  40a140:	add	x1, x0, #0xe8
  40a144:	mov	x0, x3
  40a148:	blr	x2
  40a14c:	mov	w5, #0x0                   	// #0
  40a150:	ldr	x4, [sp, #432]
  40a154:	ldr	x3, [sp, #376]
  40a158:	ldr	x2, [sp, #512]
  40a15c:	ldr	x1, [sp, #64]
  40a160:	ldr	x0, [sp, #72]
  40a164:	bl	405fe0 <ferror@plt+0x2750>
  40a168:	ldr	x0, [sp, #432]
  40a16c:	ldr	x2, [x0]
  40a170:	ldr	x0, [sp, #432]
  40a174:	ldr	x3, [x0, #8]
  40a178:	adrp	x0, 455000 <warn@@Base+0x7330>
  40a17c:	add	x1, x0, #0xf0
  40a180:	mov	x0, x3
  40a184:	blr	x2
  40a188:	ldr	x0, [sp, #512]
  40a18c:	cmp	x0, #0x0
  40a190:	b.eq	40a1b8 <ferror@plt+0x6928>  // b.none
  40a194:	ldr	x0, [sp, #512]
  40a198:	bl	403acc <ferror@plt+0x23c>
  40a19c:	mov	x1, x0
  40a1a0:	ldr	x0, [sp, #376]
  40a1a4:	cmp	x0, x1
  40a1a8:	b.cs	40a1b8 <ferror@plt+0x6928>  // b.hs, b.nlast
  40a1ac:	ldr	x0, [sp, #512]
  40a1b0:	str	x0, [sp, #472]
  40a1b4:	b	40a2dc <ferror@plt+0x6a4c>
  40a1b8:	ldr	x0, [sp, #512]
  40a1bc:	cmp	x0, #0x0
  40a1c0:	b.ne	40a1d8 <ferror@plt+0x6948>  // b.any
  40a1c4:	str	xzr, [sp, #472]
  40a1c8:	b	40a2dc <ferror@plt+0x6a4c>
  40a1cc:	ldr	x0, [sp, #352]
  40a1d0:	add	x0, x0, #0x1
  40a1d4:	str	x0, [sp, #352]
  40a1d8:	ldr	x1, [sp, #352]
  40a1dc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a1e0:	add	x0, x0, #0x4c0
  40a1e4:	ldr	x0, [x0]
  40a1e8:	cmp	x1, x0
  40a1ec:	b.ge	40a29c <ferror@plt+0x6a0c>  // b.tcont
  40a1f0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a1f4:	add	x0, x0, #0x4b8
  40a1f8:	ldr	x1, [x0]
  40a1fc:	ldr	x0, [sp, #352]
  40a200:	lsl	x0, x0, #3
  40a204:	add	x0, x1, x0
  40a208:	ldr	x0, [x0]
  40a20c:	ldr	x0, [x0, #32]
  40a210:	bl	4039ac <ferror@plt+0x11c>
  40a214:	mov	x19, x0
  40a218:	ldr	x0, [sp, #64]
  40a21c:	bl	4039ac <ferror@plt+0x11c>
  40a220:	mov	x1, x0
  40a224:	mov	x0, x19
  40a228:	bl	4034b0 <strcmp@plt>
  40a22c:	cmp	w0, #0x0
  40a230:	b.ne	40a1cc <ferror@plt+0x693c>  // b.any
  40a234:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a238:	add	x0, x0, #0x4b8
  40a23c:	ldr	x1, [x0]
  40a240:	ldr	x0, [sp, #352]
  40a244:	lsl	x0, x0, #3
  40a248:	add	x0, x1, x0
  40a24c:	ldr	x0, [x0]
  40a250:	bl	403acc <ferror@plt+0x23c>
  40a254:	mov	x19, x0
  40a258:	ldr	x0, [sp, #512]
  40a25c:	bl	403acc <ferror@plt+0x23c>
  40a260:	cmp	x19, x0
  40a264:	b.ls	40a1cc <ferror@plt+0x693c>  // b.plast
  40a268:	ldr	x0, [sp, #432]
  40a26c:	ldr	x2, [x0, #136]
  40a270:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a274:	add	x0, x0, #0x4b8
  40a278:	ldr	x1, [x0]
  40a27c:	ldr	x0, [sp, #352]
  40a280:	lsl	x0, x0, #3
  40a284:	add	x0, x1, x0
  40a288:	ldr	x0, [x0]
  40a28c:	ldr	x1, [sp, #432]
  40a290:	blr	x2
  40a294:	cmp	w0, #0x0
  40a298:	b.eq	40a1cc <ferror@plt+0x693c>  // b.none
  40a29c:	ldr	x1, [sp, #352]
  40a2a0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a2a4:	add	x0, x0, #0x4c0
  40a2a8:	ldr	x0, [x0]
  40a2ac:	cmp	x1, x0
  40a2b0:	b.lt	40a2bc <ferror@plt+0x6a2c>  // b.tstop
  40a2b4:	str	xzr, [sp, #472]
  40a2b8:	b	40a2dc <ferror@plt+0x6a4c>
  40a2bc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a2c0:	add	x0, x0, #0x4b8
  40a2c4:	ldr	x1, [x0]
  40a2c8:	ldr	x0, [sp, #352]
  40a2cc:	lsl	x0, x0, #3
  40a2d0:	add	x0, x1, x0
  40a2d4:	ldr	x0, [x0]
  40a2d8:	str	x0, [sp, #472]
  40a2dc:	ldr	x0, [sp, #512]
  40a2e0:	cmp	x0, #0x0
  40a2e4:	b.eq	40a320 <ferror@plt+0x6a90>  // b.none
  40a2e8:	ldr	x0, [sp, #512]
  40a2ec:	bl	403acc <ferror@plt+0x23c>
  40a2f0:	mov	x1, x0
  40a2f4:	ldr	x0, [sp, #376]
  40a2f8:	cmp	x0, x1
  40a2fc:	b.cs	40a320 <ferror@plt+0x6a90>  // b.hs, b.nlast
  40a300:	ldr	x0, [sp, #512]
  40a304:	bl	403acc <ferror@plt+0x23c>
  40a308:	mov	x1, x0
  40a30c:	ldr	x0, [sp, #64]
  40a310:	ldr	x0, [x0, #40]
  40a314:	sub	x0, x1, x0
  40a318:	str	x0, [sp, #464]
  40a31c:	b	40a354 <ferror@plt+0x6ac4>
  40a320:	ldr	x0, [sp, #472]
  40a324:	cmp	x0, #0x0
  40a328:	b.ne	40a338 <ferror@plt+0x6aa8>  // b.any
  40a32c:	ldr	x0, [sp, #520]
  40a330:	str	x0, [sp, #464]
  40a334:	b	40a354 <ferror@plt+0x6ac4>
  40a338:	ldr	x0, [sp, #472]
  40a33c:	bl	403acc <ferror@plt+0x23c>
  40a340:	mov	x1, x0
  40a344:	ldr	x0, [sp, #64]
  40a348:	ldr	x0, [x0, #40]
  40a34c:	sub	x0, x1, x0
  40a350:	str	x0, [sp, #464]
  40a354:	ldr	x1, [sp, #464]
  40a358:	ldr	x0, [sp, #520]
  40a35c:	cmp	x1, x0
  40a360:	b.hi	40a374 <ferror@plt+0x6ae4>  // b.pmore
  40a364:	ldr	x1, [sp, #464]
  40a368:	ldr	x0, [sp, #488]
  40a36c:	cmp	x1, x0
  40a370:	b.hi	40a37c <ferror@plt+0x6aec>  // b.pmore
  40a374:	ldr	x0, [sp, #520]
  40a378:	str	x0, [sp, #464]
  40a37c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a380:	add	x0, x0, #0x408
  40a384:	ldr	w0, [x0]
  40a388:	cmp	w0, #0x0
  40a38c:	b.ne	40a438 <ferror@plt+0x6ba8>  // b.any
  40a390:	ldr	x0, [sp, #512]
  40a394:	cmp	x0, #0x0
  40a398:	b.eq	40a438 <ferror@plt+0x6ba8>  // b.none
  40a39c:	ldr	x0, [sp, #512]
  40a3a0:	ldr	x0, [x0, #32]
  40a3a4:	ldr	x1, [sp, #64]
  40a3a8:	cmp	x1, x0
  40a3ac:	b.ne	40a438 <ferror@plt+0x6ba8>  // b.any
  40a3b0:	ldr	x0, [sp, #512]
  40a3b4:	bl	403acc <ferror@plt+0x23c>
  40a3b8:	mov	x1, x0
  40a3bc:	ldr	x0, [sp, #376]
  40a3c0:	cmp	x0, x1
  40a3c4:	b.cc	40a438 <ferror@plt+0x6ba8>  // b.lo, b.ul, b.last
  40a3c8:	ldr	x0, [sp, #512]
  40a3cc:	ldr	w0, [x0, #24]
  40a3d0:	and	w0, w0, #0x10000
  40a3d4:	cmp	w0, #0x0
  40a3d8:	b.ne	40a424 <ferror@plt+0x6b94>  // b.any
  40a3dc:	ldr	x0, [sp, #512]
  40a3e0:	bl	403af4 <ferror@plt+0x264>
  40a3e4:	mov	x2, x0
  40a3e8:	adrp	x0, 454000 <warn@@Base+0x6330>
  40a3ec:	add	x1, x0, #0xea8
  40a3f0:	mov	x0, x2
  40a3f4:	bl	4036c0 <strstr@plt>
  40a3f8:	cmp	x0, #0x0
  40a3fc:	b.ne	40a424 <ferror@plt+0x6b94>  // b.any
  40a400:	ldr	x0, [sp, #512]
  40a404:	bl	403af4 <ferror@plt+0x264>
  40a408:	mov	x2, x0
  40a40c:	adrp	x0, 454000 <warn@@Base+0x6330>
  40a410:	add	x1, x0, #0xeb8
  40a414:	mov	x0, x2
  40a418:	bl	4036c0 <strstr@plt>
  40a41c:	cmp	x0, #0x0
  40a420:	b.eq	40a438 <ferror@plt+0x6ba8>  // b.none
  40a424:	ldr	x0, [sp, #512]
  40a428:	ldr	w0, [x0, #24]
  40a42c:	and	w0, w0, #0x8
  40a430:	cmp	w0, #0x0
  40a434:	b.eq	40a444 <ferror@plt+0x6bb4>  // b.none
  40a438:	mov	w0, #0x1                   	// #1
  40a43c:	str	w0, [sp, #460]
  40a440:	b	40a448 <ferror@plt+0x6bb8>
  40a444:	str	wzr, [sp, #460]
  40a448:	ldr	w0, [sp, #484]
  40a44c:	cmp	w0, #0x0
  40a450:	b.eq	40a590 <ferror@plt+0x6d00>  // b.none
  40a454:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a458:	add	x0, x0, #0x470
  40a45c:	ldr	w0, [x0]
  40a460:	cmp	w0, #0x0
  40a464:	b.eq	40a520 <ferror@plt+0x6c90>  // b.none
  40a468:	ldr	x0, [sp, #72]
  40a46c:	cmp	x0, #0x0
  40a470:	b.eq	40a520 <ferror@plt+0x6c90>  // b.none
  40a474:	ldr	x0, [sp, #512]
  40a478:	cmp	x0, #0x0
  40a47c:	b.eq	40a520 <ferror@plt+0x6c90>  // b.none
  40a480:	ldr	x0, [sp, #512]
  40a484:	ldr	x0, [x0, #8]
  40a488:	cmp	x0, #0x0
  40a48c:	b.eq	40a520 <ferror@plt+0x6c90>  // b.none
  40a490:	ldr	x0, [sp, #512]
  40a494:	ldr	x0, [x0, #8]
  40a498:	bl	402fd0 <strlen@plt>
  40a49c:	add	x0, x0, #0x28
  40a4a0:	str	x0, [sp, #344]
  40a4a4:	ldr	x0, [sp, #344]
  40a4a8:	bl	403290 <xmalloc@plt>
  40a4ac:	str	x0, [sp, #328]
  40a4b0:	str	xzr, [sp, #336]
  40a4b4:	adrp	x0, 407000 <ferror@plt+0x3770>
  40a4b8:	add	x0, x0, #0x2b0
  40a4bc:	str	x0, [sp, #80]
  40a4c0:	add	x0, sp, #0x148
  40a4c4:	str	x0, [sp, #88]
  40a4c8:	add	x0, sp, #0x50
  40a4cc:	ldr	x2, [sp, #512]
  40a4d0:	mov	x1, x0
  40a4d4:	ldr	x0, [sp, #72]
  40a4d8:	bl	4055dc <ferror@plt+0x1d4c>
  40a4dc:	ldr	x0, [sp, #408]
  40a4e0:	ldr	x0, [x0, #32]
  40a4e4:	add	x1, sp, #0x168
  40a4e8:	ldr	x6, [sp, #392]
  40a4ec:	mov	x5, x1
  40a4f0:	ldr	x4, [sp, #496]
  40a4f4:	ldr	x3, [sp, #464]
  40a4f8:	ldr	x2, [sp, #488]
  40a4fc:	mov	x1, x0
  40a500:	ldr	x0, [sp, #432]
  40a504:	bl	408028 <ferror@plt+0x4798>
  40a508:	mov	x1, x0
  40a50c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a510:	add	x0, x0, #0x508
  40a514:	str	x1, [x0]
  40a518:	ldr	x0, [sp, #328]
  40a51c:	bl	403510 <free@plt>
  40a520:	ldr	x0, [sp, #408]
  40a524:	ldr	x1, [x0, #32]
  40a528:	ldr	x2, [sp, #368]
  40a52c:	add	x3, sp, #0x168
  40a530:	ldr	x0, [sp, #392]
  40a534:	str	x0, [sp]
  40a538:	mov	x7, x3
  40a53c:	ldr	x6, [sp, #496]
  40a540:	ldr	x5, [sp, #464]
  40a544:	ldr	x4, [sp, #488]
  40a548:	mov	x3, x2
  40a54c:	ldr	w2, [sp, #460]
  40a550:	ldr	x0, [sp, #432]
  40a554:	bl	408560 <ferror@plt+0x4cd0>
  40a558:	b	40a57c <ferror@plt+0x6cec>
  40a55c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a560:	add	x0, x0, #0x508
  40a564:	ldr	x0, [x0]
  40a568:	bl	407494 <ferror@plt+0x3c04>
  40a56c:	mov	x1, x0
  40a570:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a574:	add	x0, x0, #0x508
  40a578:	str	x1, [x0]
  40a57c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a580:	add	x0, x0, #0x508
  40a584:	ldr	x0, [x0]
  40a588:	cmp	x0, #0x0
  40a58c:	b.ne	40a55c <ferror@plt+0x6ccc>  // b.any
  40a590:	ldr	x0, [sp, #464]
  40a594:	str	x0, [sp, #488]
  40a598:	ldr	x0, [sp, #472]
  40a59c:	str	x0, [sp, #512]
  40a5a0:	ldr	x1, [sp, #488]
  40a5a4:	ldr	x0, [sp, #520]
  40a5a8:	cmp	x1, x0
  40a5ac:	b.cc	409e44 <ferror@plt+0x65b4>  // b.lo, b.ul, b.last
  40a5b0:	ldr	x0, [sp, #368]
  40a5b4:	bl	403510 <free@plt>
  40a5b8:	ldr	x0, [sp, #528]
  40a5bc:	cmp	x0, #0x0
  40a5c0:	b.eq	40a5ec <ferror@plt+0x6d5c>  // b.none
  40a5c4:	ldr	x0, [sp, #528]
  40a5c8:	bl	403510 <free@plt>
  40a5cc:	b	40a5ec <ferror@plt+0x6d5c>
  40a5d0:	nop
  40a5d4:	b	40a5ec <ferror@plt+0x6d5c>
  40a5d8:	nop
  40a5dc:	b	40a5ec <ferror@plt+0x6d5c>
  40a5e0:	nop
  40a5e4:	b	40a5ec <ferror@plt+0x6d5c>
  40a5e8:	nop
  40a5ec:	ldp	x19, x20, [sp, #32]
  40a5f0:	ldp	x29, x30, [sp, #16]
  40a5f4:	add	sp, sp, #0x220
  40a5f8:	ret
  40a5fc:	stp	x29, x30, [sp, #-384]!
  40a600:	mov	x29, sp
  40a604:	stp	x19, x20, [sp, #16]
  40a608:	str	x0, [sp, #40]
  40a60c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a610:	add	x0, x0, #0x528
  40a614:	str	xzr, [x0]
  40a618:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a61c:	add	x0, x0, #0x518
  40a620:	str	xzr, [x0]
  40a624:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a628:	add	x0, x0, #0x520
  40a62c:	mov	w1, #0xffffffff            	// #-1
  40a630:	str	w1, [x0]
  40a634:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a638:	add	x0, x0, #0x524
  40a63c:	str	wzr, [x0]
  40a640:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a644:	add	x0, x0, #0x4b0
  40a648:	ldr	x0, [x0]
  40a64c:	cmp	x0, #0x0
  40a650:	b.eq	40a664 <ferror@plt+0x6dd4>  // b.none
  40a654:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a658:	add	x0, x0, #0x4b0
  40a65c:	ldr	x0, [x0]
  40a660:	b	40a670 <ferror@plt+0x6de0>
  40a664:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a668:	add	x0, x0, #0x4e0
  40a66c:	ldr	x0, [x0]
  40a670:	adrp	x1, 481000 <_bfd_std_section+0xd8>
  40a674:	add	x1, x1, #0x4c0
  40a678:	str	x0, [x1]
  40a67c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a680:	add	x0, x0, #0x4c0
  40a684:	ldr	x1, [x0]
  40a688:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a68c:	add	x0, x0, #0x4d8
  40a690:	ldr	x0, [x0]
  40a694:	add	x0, x1, x0
  40a698:	lsl	x0, x0, #3
  40a69c:	bl	403290 <xmalloc@plt>
  40a6a0:	mov	x1, x0
  40a6a4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a6a8:	add	x0, x0, #0x4b8
  40a6ac:	str	x1, [x0]
  40a6b0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a6b4:	add	x0, x0, #0x4b8
  40a6b8:	ldr	x3, [x0]
  40a6bc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a6c0:	add	x0, x0, #0x4b0
  40a6c4:	ldr	x0, [x0]
  40a6c8:	cmp	x0, #0x0
  40a6cc:	b.eq	40a6e0 <ferror@plt+0x6e50>  // b.none
  40a6d0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a6d4:	add	x0, x0, #0x4a8
  40a6d8:	ldr	x0, [x0]
  40a6dc:	b	40a6ec <ferror@plt+0x6e5c>
  40a6e0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a6e4:	add	x0, x0, #0x4c8
  40a6e8:	ldr	x0, [x0]
  40a6ec:	adrp	x1, 481000 <_bfd_std_section+0xd8>
  40a6f0:	add	x1, x1, #0x4c0
  40a6f4:	ldr	x1, [x1]
  40a6f8:	lsl	x1, x1, #3
  40a6fc:	mov	x2, x1
  40a700:	mov	x1, x0
  40a704:	mov	x0, x3
  40a708:	bl	402f60 <memcpy@plt>
  40a70c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a710:	add	x0, x0, #0x4b8
  40a714:	ldr	x2, [x0]
  40a718:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a71c:	add	x0, x0, #0x4c0
  40a720:	ldr	x0, [x0]
  40a724:	mov	x1, x0
  40a728:	mov	x0, x2
  40a72c:	bl	404da0 <ferror@plt+0x1510>
  40a730:	mov	x1, x0
  40a734:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a738:	add	x0, x0, #0x4c0
  40a73c:	str	x1, [x0]
  40a740:	str	xzr, [sp, #376]
  40a744:	b	40a7bc <ferror@plt+0x6f2c>
  40a748:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a74c:	add	x0, x0, #0x4d0
  40a750:	ldr	x2, [x0]
  40a754:	ldr	x1, [sp, #376]
  40a758:	mov	x0, x1
  40a75c:	lsl	x0, x0, #1
  40a760:	add	x0, x0, x1
  40a764:	lsl	x0, x0, #4
  40a768:	mov	x3, x0
  40a76c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a770:	add	x0, x0, #0x4b8
  40a774:	ldr	x1, [x0]
  40a778:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a77c:	add	x0, x0, #0x4c0
  40a780:	ldr	x0, [x0]
  40a784:	lsl	x0, x0, #3
  40a788:	add	x0, x1, x0
  40a78c:	add	x1, x2, x3
  40a790:	str	x1, [x0]
  40a794:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a798:	add	x0, x0, #0x4c0
  40a79c:	ldr	x0, [x0]
  40a7a0:	add	x1, x0, #0x1
  40a7a4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a7a8:	add	x0, x0, #0x4c0
  40a7ac:	str	x1, [x0]
  40a7b0:	ldr	x0, [sp, #376]
  40a7b4:	add	x0, x0, #0x1
  40a7b8:	str	x0, [sp, #376]
  40a7bc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a7c0:	add	x0, x0, #0x4d8
  40a7c4:	ldr	x0, [x0]
  40a7c8:	ldr	x1, [sp, #376]
  40a7cc:	cmp	x1, x0
  40a7d0:	b.lt	40a748 <ferror@plt+0x6eb8>  // b.tstop
  40a7d4:	adrp	x0, 480000 <_sch_istable+0x1478>
  40a7d8:	add	x0, x0, #0xf20
  40a7dc:	ldr	x1, [x0]
  40a7e0:	add	x3, sp, #0x68
  40a7e4:	adrp	x0, 403000 <exit@plt>
  40a7e8:	add	x2, x0, #0x870
  40a7ec:	mov	x0, x3
  40a7f0:	bl	403810 <init_disassemble_info@plt>
  40a7f4:	add	x0, sp, #0x30
  40a7f8:	str	x0, [sp, #120]
  40a7fc:	ldr	x0, [sp, #40]
  40a800:	str	x0, [sp, #48]
  40a804:	str	wzr, [sp, #56]
  40a808:	str	xzr, [sp, #64]
  40a80c:	str	xzr, [sp, #72]
  40a810:	str	xzr, [sp, #88]
  40a814:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a818:	add	x0, x0, #0x460
  40a81c:	ldr	x0, [x0]
  40a820:	str	x0, [sp, #96]
  40a824:	adrp	x0, 406000 <ferror@plt+0x2770>
  40a828:	add	x0, x0, #0x498
  40a82c:	str	x0, [sp, #224]
  40a830:	adrp	x0, 406000 <ferror@plt+0x2770>
  40a834:	add	x0, x0, #0x4dc
  40a838:	str	x0, [sp, #232]
  40a83c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a840:	add	x0, x0, #0x498
  40a844:	ldr	x0, [x0]
  40a848:	cmp	x0, #0x0
  40a84c:	b.eq	40a8a4 <ferror@plt+0x7014>  // b.none
  40a850:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a854:	add	x0, x0, #0x498
  40a858:	ldr	x0, [x0]
  40a85c:	bl	403600 <bfd_scan_arch@plt>
  40a860:	str	x0, [sp, #368]
  40a864:	ldr	x0, [sp, #368]
  40a868:	cmp	x0, #0x0
  40a86c:	b.ne	40a898 <ferror@plt+0x7008>  // b.any
  40a870:	adrp	x0, 455000 <warn@@Base+0x7330>
  40a874:	add	x0, x0, #0xf8
  40a878:	bl	403840 <gettext@plt>
  40a87c:	mov	x2, x0
  40a880:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a884:	add	x0, x0, #0x498
  40a888:	ldr	x0, [x0]
  40a88c:	mov	x1, x0
  40a890:	mov	x0, x2
  40a894:	bl	44c5b0 <ferror@plt+0x48d20>
  40a898:	ldr	x0, [sp, #40]
  40a89c:	ldr	x1, [sp, #368]
  40a8a0:	str	x1, [x0, #192]
  40a8a4:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40a8a8:	add	x0, x0, #0x4c4
  40a8ac:	ldr	w0, [x0]
  40a8b0:	cmp	w0, #0x2
  40a8b4:	b.eq	40a8fc <ferror@plt+0x706c>  // b.none
  40a8b8:	mov	x0, #0x378                 	// #888
  40a8bc:	bl	403290 <xmalloc@plt>
  40a8c0:	str	x0, [sp, #360]
  40a8c4:	ldr	x0, [sp, #40]
  40a8c8:	ldr	x0, [x0, #8]
  40a8cc:	mov	x2, #0x378                 	// #888
  40a8d0:	mov	x1, x0
  40a8d4:	ldr	x0, [sp, #360]
  40a8d8:	bl	402f60 <memcpy@plt>
  40a8dc:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40a8e0:	add	x0, x0, #0x4c4
  40a8e4:	ldr	w1, [x0]
  40a8e8:	ldr	x0, [sp, #360]
  40a8ec:	str	w1, [x0, #12]
  40a8f0:	ldr	x0, [sp, #40]
  40a8f4:	ldr	x1, [sp, #360]
  40a8f8:	str	x1, [x0, #8]
  40a8fc:	ldr	x0, [sp, #40]
  40a900:	bl	403460 <bfd_get_arch@plt>
  40a904:	mov	w19, w0
  40a908:	ldr	x0, [sp, #40]
  40a90c:	bl	403b40 <ferror@plt+0x2b0>
  40a910:	mov	w20, w0
  40a914:	ldr	x0, [sp, #40]
  40a918:	bl	403530 <bfd_get_mach@plt>
  40a91c:	ldr	x3, [sp, #40]
  40a920:	mov	x2, x0
  40a924:	mov	w1, w20
  40a928:	mov	w0, w19
  40a92c:	bl	403520 <disassembler@plt>
  40a930:	str	x0, [sp, #80]
  40a934:	ldr	x0, [sp, #80]
  40a938:	cmp	x0, #0x0
  40a93c:	b.ne	40a980 <ferror@plt+0x70f0>  // b.any
  40a940:	adrp	x0, 455000 <warn@@Base+0x7330>
  40a944:	add	x0, x0, #0x118
  40a948:	bl	403840 <gettext@plt>
  40a94c:	mov	x19, x0
  40a950:	ldr	x0, [sp, #40]
  40a954:	bl	403460 <bfd_get_arch@plt>
  40a958:	mov	x1, #0x0                   	// #0
  40a95c:	bl	4034c0 <bfd_printable_arch_mach@plt>
  40a960:	mov	x1, x0
  40a964:	mov	x0, x19
  40a968:	bl	44c650 <ferror@plt+0x48dc0>
  40a96c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a970:	add	x0, x0, #0x390
  40a974:	mov	w1, #0x1                   	// #1
  40a978:	str	w1, [x0]
  40a97c:	b	40ab50 <ferror@plt+0x72c0>
  40a980:	ldr	x0, [sp, #40]
  40a984:	bl	403b24 <ferror@plt+0x294>
  40a988:	str	w0, [sp, #128]
  40a98c:	ldr	x0, [sp, #40]
  40a990:	bl	403460 <bfd_get_arch@plt>
  40a994:	str	w0, [sp, #132]
  40a998:	ldr	x0, [sp, #40]
  40a99c:	bl	403530 <bfd_get_mach@plt>
  40a9a0:	str	x0, [sp, #136]
  40a9a4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40a9a8:	add	x0, x0, #0x4a0
  40a9ac:	ldr	x0, [x0]
  40a9b0:	str	x0, [sp, #328]
  40a9b4:	mov	x1, #0x0                   	// #0
  40a9b8:	ldr	x0, [sp, #40]
  40a9bc:	bl	4033e0 <bfd_octets_per_byte@plt>
  40a9c0:	str	w0, [sp, #284]
  40a9c4:	mov	w0, #0x8                   	// #8
  40a9c8:	str	w0, [sp, #288]
  40a9cc:	mov	w0, #0x3                   	// #3
  40a9d0:	str	w0, [sp, #292]
  40a9d4:	str	wzr, [sp, #296]
  40a9d8:	ldr	x0, [sp, #40]
  40a9dc:	bl	403b40 <ferror@plt+0x2b0>
  40a9e0:	cmp	w0, #0x0
  40a9e4:	b.eq	40a9f8 <ferror@plt+0x7168>  // b.none
  40a9e8:	str	wzr, [sp, #144]
  40a9ec:	ldr	w0, [sp, #144]
  40a9f0:	str	w0, [sp, #280]
  40a9f4:	b	40aa24 <ferror@plt+0x7194>
  40a9f8:	ldr	x0, [sp, #40]
  40a9fc:	bl	403b68 <ferror@plt+0x2d8>
  40aa00:	cmp	w0, #0x0
  40aa04:	b.eq	40aa1c <ferror@plt+0x718c>  // b.none
  40aa08:	mov	w0, #0x1                   	// #1
  40aa0c:	str	w0, [sp, #144]
  40aa10:	ldr	w0, [sp, #144]
  40aa14:	str	w0, [sp, #280]
  40aa18:	b	40aa24 <ferror@plt+0x7194>
  40aa1c:	mov	w0, #0x2                   	// #2
  40aa20:	str	w0, [sp, #144]
  40aa24:	add	x0, sp, #0x68
  40aa28:	bl	403270 <disassemble_init_for_target@plt>
  40aa2c:	ldr	x0, [sp, #40]
  40aa30:	ldr	x0, [x0, #8]
  40aa34:	ldr	x1, [x0, #856]
  40aa38:	ldr	x0, [sp, #40]
  40aa3c:	blr	x1
  40aa40:	str	x0, [sp, #352]
  40aa44:	ldr	x0, [sp, #352]
  40aa48:	cmp	x0, #0x0
  40aa4c:	b.ge	40aa70 <ferror@plt+0x71e0>  // b.tcont
  40aa50:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40aa54:	add	x0, x0, #0x3bc
  40aa58:	ldr	w0, [x0]
  40aa5c:	cmp	w0, #0x0
  40aa60:	b.eq	40aa70 <ferror@plt+0x71e0>  // b.none
  40aa64:	ldr	x0, [sp, #40]
  40aa68:	bl	403a84 <ferror@plt+0x1f4>
  40aa6c:	bl	44c4e4 <ferror@plt+0x48c54>
  40aa70:	ldr	x0, [sp, #352]
  40aa74:	cmp	x0, #0x0
  40aa78:	b.le	40aaec <ferror@plt+0x725c>
  40aa7c:	ldr	x0, [sp, #352]
  40aa80:	bl	403290 <xmalloc@plt>
  40aa84:	str	x0, [sp, #64]
  40aa88:	ldr	x0, [sp, #40]
  40aa8c:	ldr	x0, [x0, #8]
  40aa90:	ldr	x3, [x0, #864]
  40aa94:	ldr	x1, [sp, #64]
  40aa98:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40aa9c:	add	x0, x0, #0x4c8
  40aaa0:	ldr	x0, [x0]
  40aaa4:	mov	x2, x0
  40aaa8:	ldr	x0, [sp, #40]
  40aaac:	blr	x3
  40aab0:	str	x0, [sp, #72]
  40aab4:	ldr	x0, [sp, #72]
  40aab8:	cmp	x0, #0x0
  40aabc:	b.ge	40aacc <ferror@plt+0x723c>  // b.tcont
  40aac0:	ldr	x0, [sp, #40]
  40aac4:	bl	403a84 <ferror@plt+0x1f4>
  40aac8:	bl	44c4e4 <ferror@plt+0x48c54>
  40aacc:	ldr	x4, [sp, #64]
  40aad0:	ldr	x0, [sp, #72]
  40aad4:	mov	x1, x0
  40aad8:	adrp	x0, 405000 <ferror@plt+0x1770>
  40aadc:	add	x3, x0, #0x47c
  40aae0:	mov	x2, #0x8                   	// #8
  40aae4:	mov	x0, x4
  40aae8:	bl	4030e0 <qsort@plt>
  40aaec:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40aaf0:	add	x0, x0, #0x4b8
  40aaf4:	ldr	x0, [x0]
  40aaf8:	str	x0, [sp, #176]
  40aafc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40ab00:	add	x0, x0, #0x4c0
  40ab04:	ldr	x0, [x0]
  40ab08:	str	w0, [sp, #188]
  40ab0c:	add	x0, sp, #0x68
  40ab10:	mov	x2, x0
  40ab14:	adrp	x0, 409000 <ferror@plt+0x5770>
  40ab18:	add	x1, x0, #0x964
  40ab1c:	ldr	x0, [sp, #40]
  40ab20:	bl	403790 <bfd_map_over_sections@plt>
  40ab24:	ldr	x0, [sp, #64]
  40ab28:	cmp	x0, #0x0
  40ab2c:	b.eq	40ab38 <ferror@plt+0x72a8>  // b.none
  40ab30:	ldr	x0, [sp, #64]
  40ab34:	bl	403510 <free@plt>
  40ab38:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40ab3c:	add	x0, x0, #0x4b8
  40ab40:	ldr	x0, [x0]
  40ab44:	bl	403510 <free@plt>
  40ab48:	add	x0, sp, #0x68
  40ab4c:	bl	403680 <disassemble_free_target@plt>
  40ab50:	ldp	x19, x20, [sp, #16]
  40ab54:	ldp	x29, x30, [sp], #384
  40ab58:	ret
  40ab5c:	stp	x29, x30, [sp, #-144]!
  40ab60:	mov	x29, sp
  40ab64:	str	x19, [sp, #16]
  40ab68:	str	w0, [sp, #60]
  40ab6c:	str	x1, [sp, #48]
  40ab70:	str	x2, [sp, #40]
  40ab74:	ldr	w1, [sp, #60]
  40ab78:	mov	x0, x1
  40ab7c:	lsl	x0, x0, #3
  40ab80:	sub	x0, x0, x1
  40ab84:	lsl	x0, x0, #4
  40ab88:	adrp	x1, 47f000 <memcpy@GLIBC_2.17>
  40ab8c:	add	x1, x1, #0xbf0
  40ab90:	add	x0, x0, x1
  40ab94:	str	x0, [sp, #136]
  40ab98:	ldr	x0, [sp, #40]
  40ab9c:	str	x0, [sp, #128]
  40aba0:	ldr	x0, [sp, #136]
  40aba4:	ldr	x0, [x0, #32]
  40aba8:	cmp	x0, #0x0
  40abac:	b.eq	40abe8 <ferror@plt+0x7358>  // b.none
  40abb0:	ldr	x0, [sp, #136]
  40abb4:	ldr	x19, [x0, #24]
  40abb8:	ldr	x0, [sp, #128]
  40abbc:	bl	403a84 <ferror@plt+0x1f4>
  40abc0:	mov	x1, x0
  40abc4:	mov	x0, x19
  40abc8:	bl	4034b0 <strcmp@plt>
  40abcc:	cmp	w0, #0x0
  40abd0:	b.ne	40abdc <ferror@plt+0x734c>  // b.any
  40abd4:	mov	w0, #0x1                   	// #1
  40abd8:	b	40ae9c <ferror@plt+0x760c>
  40abdc:	ldr	x0, [sp, #136]
  40abe0:	ldr	x0, [x0, #32]
  40abe4:	bl	403510 <free@plt>
  40abe8:	ldr	x0, [sp, #128]
  40abec:	bl	403a84 <ferror@plt+0x1f4>
  40abf0:	mov	x1, x0
  40abf4:	ldr	x0, [sp, #136]
  40abf8:	str	x1, [x0, #24]
  40abfc:	ldr	x0, [sp, #136]
  40ac00:	str	xzr, [x0, #64]
  40ac04:	ldr	x0, [sp, #136]
  40ac08:	str	xzr, [x0, #72]
  40ac0c:	ldr	x0, [sp, #48]
  40ac10:	bl	4039dc <ferror@plt+0x14c>
  40ac14:	mov	x1, x0
  40ac18:	ldr	x0, [sp, #136]
  40ac1c:	str	x1, [x0, #40]
  40ac20:	ldr	x0, [sp, #136]
  40ac24:	ldr	x1, [sp, #48]
  40ac28:	str	x1, [x0, #80]
  40ac2c:	ldr	x0, [sp, #48]
  40ac30:	bl	4039c4 <ferror@plt+0x134>
  40ac34:	mov	x1, x0
  40ac38:	ldr	x0, [sp, #136]
  40ac3c:	str	x1, [x0, #48]
  40ac40:	ldr	x0, [sp, #136]
  40ac44:	ldr	x0, [x0, #48]
  40ac48:	add	x0, x0, #0x1
  40ac4c:	str	x0, [sp, #120]
  40ac50:	ldr	x0, [sp, #120]
  40ac54:	str	x0, [sp, #112]
  40ac58:	ldr	x1, [sp, #112]
  40ac5c:	ldr	x0, [sp, #120]
  40ac60:	cmp	x1, x0
  40ac64:	b.ne	40ac74 <ferror@plt+0x73e4>  // b.any
  40ac68:	ldr	x0, [sp, #112]
  40ac6c:	cmp	x0, #0x0
  40ac70:	b.ne	40acc0 <ferror@plt+0x7430>  // b.any
  40ac74:	ldr	x0, [sp, #136]
  40ac78:	str	xzr, [x0, #32]
  40ac7c:	ldr	w0, [sp, #60]
  40ac80:	bl	40b04c <ferror@plt+0x77bc>
  40ac84:	adrp	x0, 455000 <warn@@Base+0x7330>
  40ac88:	add	x0, x0, #0x140
  40ac8c:	bl	403840 <gettext@plt>
  40ac90:	mov	x19, x0
  40ac94:	ldr	x0, [sp, #136]
  40ac98:	ldr	x0, [x0, #16]
  40ac9c:	bl	403d68 <ferror@plt+0x4d8>
  40aca0:	mov	x1, x0
  40aca4:	ldr	x0, [sp, #136]
  40aca8:	ldr	x0, [x0, #48]
  40acac:	mov	x2, x0
  40acb0:	mov	x0, x19
  40acb4:	bl	403780 <printf@plt>
  40acb8:	mov	w0, #0x0                   	// #0
  40acbc:	b	40ae9c <ferror@plt+0x760c>
  40acc0:	ldr	x0, [sp, #112]
  40acc4:	bl	4031c0 <malloc@plt>
  40acc8:	str	x0, [sp, #72]
  40accc:	ldr	x1, [sp, #72]
  40acd0:	ldr	x0, [sp, #136]
  40acd4:	str	x1, [x0, #32]
  40acd8:	ldr	x0, [sp, #136]
  40acdc:	ldr	x0, [x0, #32]
  40ace0:	cmp	x0, #0x0
  40ace4:	b.eq	40ad04 <ferror@plt+0x7474>  // b.none
  40ace8:	add	x0, sp, #0x48
  40acec:	mov	x2, x0
  40acf0:	ldr	x1, [sp, #48]
  40acf4:	ldr	x0, [sp, #128]
  40acf8:	bl	403320 <bfd_get_full_section_contents@plt>
  40acfc:	cmp	w0, #0x0
  40ad00:	b.ne	40ad3c <ferror@plt+0x74ac>  // b.any
  40ad04:	ldr	w0, [sp, #60]
  40ad08:	bl	40b04c <ferror@plt+0x77bc>
  40ad0c:	adrp	x0, 455000 <warn@@Base+0x7330>
  40ad10:	add	x0, x0, #0x170
  40ad14:	bl	403840 <gettext@plt>
  40ad18:	mov	x19, x0
  40ad1c:	ldr	x0, [sp, #136]
  40ad20:	ldr	x0, [x0, #16]
  40ad24:	bl	403d68 <ferror@plt+0x4d8>
  40ad28:	mov	x1, x0
  40ad2c:	mov	x0, x19
  40ad30:	bl	403780 <printf@plt>
  40ad34:	mov	w0, #0x0                   	// #0
  40ad38:	b	40ae9c <ferror@plt+0x760c>
  40ad3c:	ldr	x0, [sp, #136]
  40ad40:	ldr	x1, [x0, #32]
  40ad44:	ldr	x0, [sp, #136]
  40ad48:	ldr	x0, [x0, #48]
  40ad4c:	add	x0, x1, x0
  40ad50:	strb	wzr, [x0]
  40ad54:	ldr	x0, [sp, #128]
  40ad58:	ldr	w1, [x0, #72]
  40ad5c:	mov	w0, #0x42                  	// #66
  40ad60:	and	w0, w1, w0
  40ad64:	cmp	w0, #0x0
  40ad68:	b.ne	40ae98 <ferror@plt+0x7608>  // b.any
  40ad6c:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40ad70:	add	x2, x0, #0xbf0
  40ad74:	ldr	w1, [sp, #60]
  40ad78:	mov	x0, x1
  40ad7c:	lsl	x0, x0, #3
  40ad80:	sub	x0, x0, x1
  40ad84:	lsl	x0, x0, #4
  40ad88:	add	x0, x2, x0
  40ad8c:	ldr	w0, [x0, #104]
  40ad90:	cmp	w0, #0x0
  40ad94:	b.eq	40ae98 <ferror@plt+0x7608>  // b.none
  40ad98:	ldr	x0, [sp, #136]
  40ad9c:	ldr	x0, [x0, #32]
  40ada0:	mov	x1, x0
  40ada4:	ldr	x0, [sp, #48]
  40ada8:	bl	403490 <bfd_cache_section_contents@plt>
  40adac:	ldr	x0, [sp, #136]
  40adb0:	ldr	x1, [x0, #32]
  40adb4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40adb8:	add	x0, x0, #0x4a8
  40adbc:	ldr	x0, [x0]
  40adc0:	mov	x3, x0
  40adc4:	mov	x2, x1
  40adc8:	ldr	x1, [sp, #48]
  40adcc:	ldr	x0, [sp, #128]
  40add0:	bl	403620 <bfd_simple_get_relocated_section_contents@plt>
  40add4:	cmp	x0, #0x0
  40add8:	cset	w0, ne  // ne = any
  40addc:	and	w0, w0, #0xff
  40ade0:	str	w0, [sp, #108]
  40ade4:	ldr	w0, [sp, #108]
  40ade8:	cmp	w0, #0x0
  40adec:	b.ne	40ae28 <ferror@plt+0x7598>  // b.any
  40adf0:	ldr	w0, [sp, #60]
  40adf4:	bl	40b04c <ferror@plt+0x77bc>
  40adf8:	adrp	x0, 455000 <warn@@Base+0x7330>
  40adfc:	add	x0, x0, #0x170
  40ae00:	bl	403840 <gettext@plt>
  40ae04:	mov	x19, x0
  40ae08:	ldr	x0, [sp, #136]
  40ae0c:	ldr	x0, [x0, #16]
  40ae10:	bl	403d68 <ferror@plt+0x4d8>
  40ae14:	mov	x1, x0
  40ae18:	mov	x0, x19
  40ae1c:	bl	403780 <printf@plt>
  40ae20:	mov	w0, #0x0                   	// #0
  40ae24:	b	40ae9c <ferror@plt+0x760c>
  40ae28:	ldr	x1, [sp, #48]
  40ae2c:	ldr	x0, [sp, #128]
  40ae30:	bl	403760 <bfd_get_reloc_upper_bound@plt>
  40ae34:	str	x0, [sp, #96]
  40ae38:	ldr	x0, [sp, #96]
  40ae3c:	cmp	x0, #0x0
  40ae40:	b.le	40ae98 <ferror@plt+0x7608>
  40ae44:	ldr	x0, [sp, #96]
  40ae48:	bl	403290 <xmalloc@plt>
  40ae4c:	str	x0, [sp, #88]
  40ae50:	mov	x3, #0x0                   	// #0
  40ae54:	ldr	x2, [sp, #88]
  40ae58:	ldr	x1, [sp, #48]
  40ae5c:	ldr	x0, [sp, #128]
  40ae60:	bl	4036e0 <bfd_canonicalize_reloc@plt>
  40ae64:	str	x0, [sp, #80]
  40ae68:	ldr	x0, [sp, #80]
  40ae6c:	cmp	x0, #0x0
  40ae70:	b.ne	40ae80 <ferror@plt+0x75f0>  // b.any
  40ae74:	ldr	x0, [sp, #88]
  40ae78:	bl	403510 <free@plt>
  40ae7c:	b	40ae98 <ferror@plt+0x7608>
  40ae80:	ldr	x0, [sp, #136]
  40ae84:	ldr	x1, [sp, #88]
  40ae88:	str	x1, [x0, #64]
  40ae8c:	ldr	x0, [sp, #136]
  40ae90:	ldr	x1, [sp, #80]
  40ae94:	str	x1, [x0, #72]
  40ae98:	mov	w0, #0x1                   	// #1
  40ae9c:	ldr	x19, [sp, #16]
  40aea0:	ldp	x29, x30, [sp], #144
  40aea4:	ret
  40aea8:	sub	sp, sp, #0x20
  40aeac:	str	x0, [sp, #8]
  40aeb0:	str	x1, [sp]
  40aeb4:	ldr	x0, [sp, #8]
  40aeb8:	cmp	x0, #0x0
  40aebc:	b.eq	40aed0 <ferror@plt+0x7640>  // b.none
  40aec0:	ldr	x0, [sp, #8]
  40aec4:	ldr	x0, [x0, #64]
  40aec8:	cmp	x0, #0x0
  40aecc:	b.ne	40aed8 <ferror@plt+0x7648>  // b.any
  40aed0:	mov	w0, #0x0                   	// #0
  40aed4:	b	40af2c <ferror@plt+0x769c>
  40aed8:	ldr	x0, [sp, #8]
  40aedc:	ldr	x0, [x0, #64]
  40aee0:	str	x0, [sp, #24]
  40aee4:	b	40af10 <ferror@plt+0x7680>
  40aee8:	ldr	x0, [sp, #16]
  40aeec:	ldr	x0, [x0, #8]
  40aef0:	ldr	x1, [sp]
  40aef4:	cmp	x1, x0
  40aef8:	b.ne	40af04 <ferror@plt+0x7674>  // b.any
  40aefc:	mov	w0, #0x1                   	// #1
  40af00:	b	40af2c <ferror@plt+0x769c>
  40af04:	ldr	x0, [sp, #24]
  40af08:	add	x0, x0, #0x8
  40af0c:	str	x0, [sp, #24]
  40af10:	ldr	x0, [sp, #24]
  40af14:	ldr	x0, [x0]
  40af18:	str	x0, [sp, #16]
  40af1c:	ldr	x0, [sp, #16]
  40af20:	cmp	x0, #0x0
  40af24:	b.ne	40aee8 <ferror@plt+0x7658>  // b.any
  40af28:	mov	w0, #0x0                   	// #0
  40af2c:	add	sp, sp, #0x20
  40af30:	ret
  40af34:	stp	x29, x30, [sp, #-80]!
  40af38:	mov	x29, sp
  40af3c:	str	x19, [sp, #16]
  40af40:	str	w0, [sp, #44]
  40af44:	str	x1, [sp, #32]
  40af48:	ldr	w1, [sp, #44]
  40af4c:	mov	x0, x1
  40af50:	lsl	x0, x0, #3
  40af54:	sub	x0, x0, x1
  40af58:	lsl	x0, x0, #4
  40af5c:	adrp	x1, 47f000 <memcpy@GLIBC_2.17>
  40af60:	add	x1, x1, #0xbf0
  40af64:	add	x0, x0, x1
  40af68:	str	x0, [sp, #64]
  40af6c:	ldr	x0, [sp, #32]
  40af70:	str	x0, [sp, #56]
  40af74:	ldr	x0, [sp, #64]
  40af78:	ldr	x0, [x0, #32]
  40af7c:	cmp	x0, #0x0
  40af80:	b.eq	40afb0 <ferror@plt+0x7720>  // b.none
  40af84:	ldr	x0, [sp, #64]
  40af88:	ldr	x19, [x0, #24]
  40af8c:	ldr	x0, [sp, #56]
  40af90:	bl	403a84 <ferror@plt+0x1f4>
  40af94:	mov	x1, x0
  40af98:	mov	x0, x19
  40af9c:	bl	4034b0 <strcmp@plt>
  40afa0:	cmp	w0, #0x0
  40afa4:	b.ne	40afb0 <ferror@plt+0x7720>  // b.any
  40afa8:	mov	w0, #0x1                   	// #1
  40afac:	b	40b040 <ferror@plt+0x77b0>
  40afb0:	ldr	x0, [sp, #64]
  40afb4:	ldr	x0, [x0]
  40afb8:	mov	x1, x0
  40afbc:	ldr	x0, [sp, #56]
  40afc0:	bl	4032e0 <bfd_get_section_by_name@plt>
  40afc4:	str	x0, [sp, #72]
  40afc8:	ldr	x0, [sp, #72]
  40afcc:	cmp	x0, #0x0
  40afd0:	b.eq	40afe8 <ferror@plt+0x7758>  // b.none
  40afd4:	ldr	x0, [sp, #64]
  40afd8:	ldr	x1, [x0]
  40afdc:	ldr	x0, [sp, #64]
  40afe0:	str	x1, [x0, #16]
  40afe4:	b	40b01c <ferror@plt+0x778c>
  40afe8:	ldr	x0, [sp, #64]
  40afec:	ldr	x0, [x0, #8]
  40aff0:	mov	x1, x0
  40aff4:	ldr	x0, [sp, #56]
  40aff8:	bl	4032e0 <bfd_get_section_by_name@plt>
  40affc:	str	x0, [sp, #72]
  40b000:	ldr	x0, [sp, #72]
  40b004:	cmp	x0, #0x0
  40b008:	b.eq	40b01c <ferror@plt+0x778c>  // b.none
  40b00c:	ldr	x0, [sp, #64]
  40b010:	ldr	x1, [x0, #8]
  40b014:	ldr	x0, [sp, #64]
  40b018:	str	x1, [x0, #16]
  40b01c:	ldr	x0, [sp, #72]
  40b020:	cmp	x0, #0x0
  40b024:	b.ne	40b030 <ferror@plt+0x77a0>  // b.any
  40b028:	mov	w0, #0x0                   	// #0
  40b02c:	b	40b040 <ferror@plt+0x77b0>
  40b030:	ldr	x2, [sp, #32]
  40b034:	ldr	x1, [sp, #72]
  40b038:	ldr	w0, [sp, #44]
  40b03c:	bl	40ab5c <ferror@plt+0x72cc>
  40b040:	ldr	x19, [sp, #16]
  40b044:	ldp	x29, x30, [sp], #80
  40b048:	ret
  40b04c:	stp	x29, x30, [sp, #-48]!
  40b050:	mov	x29, sp
  40b054:	str	w0, [sp, #28]
  40b058:	ldr	w1, [sp, #28]
  40b05c:	mov	x0, x1
  40b060:	lsl	x0, x0, #3
  40b064:	sub	x0, x0, x1
  40b068:	lsl	x0, x0, #4
  40b06c:	adrp	x1, 47f000 <memcpy@GLIBC_2.17>
  40b070:	add	x1, x1, #0xbf0
  40b074:	add	x0, x0, x1
  40b078:	str	x0, [sp, #40]
  40b07c:	ldr	x0, [sp, #40]
  40b080:	ldr	x0, [x0, #32]
  40b084:	cmp	x0, #0x0
  40b088:	b.eq	40b114 <ferror@plt+0x7884>  // b.none
  40b08c:	ldr	x0, [sp, #40]
  40b090:	ldr	x0, [x0, #80]
  40b094:	cmp	x0, #0x0
  40b098:	b.eq	40b0ec <ferror@plt+0x785c>  // b.none
  40b09c:	ldr	x0, [sp, #40]
  40b0a0:	ldr	x0, [x0, #80]
  40b0a4:	str	x0, [sp, #32]
  40b0a8:	ldr	x0, [sp, #40]
  40b0ac:	ldr	x1, [x0, #32]
  40b0b0:	ldr	x0, [sp, #32]
  40b0b4:	ldr	x0, [x0, #176]
  40b0b8:	cmp	x1, x0
  40b0bc:	b.ne	40b0ec <ferror@plt+0x785c>  // b.any
  40b0c0:	ldr	x0, [sp, #32]
  40b0c4:	str	xzr, [x0, #176]
  40b0c8:	ldr	x0, [sp, #32]
  40b0cc:	ldr	w0, [x0, #32]
  40b0d0:	and	w1, w0, #0xffffbfff
  40b0d4:	ldr	x0, [sp, #32]
  40b0d8:	str	w1, [x0, #32]
  40b0dc:	ldr	x0, [sp, #32]
  40b0e0:	ldrb	w1, [x0, #36]
  40b0e4:	and	w1, w1, #0xffffffcf
  40b0e8:	strb	w1, [x0, #36]
  40b0ec:	ldr	x0, [sp, #40]
  40b0f0:	ldr	x0, [x0, #32]
  40b0f4:	bl	403510 <free@plt>
  40b0f8:	ldr	x0, [sp, #40]
  40b0fc:	str	xzr, [x0, #32]
  40b100:	ldr	x0, [sp, #40]
  40b104:	str	xzr, [x0, #40]
  40b108:	ldr	x0, [sp, #40]
  40b10c:	str	xzr, [x0, #48]
  40b110:	b	40b118 <ferror@plt+0x7888>
  40b114:	nop
  40b118:	ldp	x29, x30, [sp], #48
  40b11c:	ret
  40b120:	stp	x29, x30, [sp, #-48]!
  40b124:	mov	x29, sp
  40b128:	str	x0, [sp, #24]
  40b12c:	ldr	x0, [sp, #24]
  40b130:	str	x0, [sp, #40]
  40b134:	ldr	x0, [sp, #40]
  40b138:	bl	403670 <bfd_close@plt>
  40b13c:	nop
  40b140:	ldp	x29, x30, [sp], #48
  40b144:	ret
  40b148:	stp	x29, x30, [sp, #-48]!
  40b14c:	mov	x29, sp
  40b150:	str	x0, [sp, #24]
  40b154:	mov	x1, #0x0                   	// #0
  40b158:	ldr	x0, [sp, #24]
  40b15c:	bl	403120 <bfd_openr@plt>
  40b160:	str	x0, [sp, #40]
  40b164:	ldr	x0, [sp, #40]
  40b168:	cmp	x0, #0x0
  40b16c:	b.ne	40b178 <ferror@plt+0x78e8>  // b.any
  40b170:	mov	x0, #0x0                   	// #0
  40b174:	b	40b198 <ferror@plt+0x7908>
  40b178:	mov	w1, #0x1                   	// #1
  40b17c:	ldr	x0, [sp, #40]
  40b180:	bl	403720 <bfd_check_format@plt>
  40b184:	cmp	w0, #0x0
  40b188:	b.ne	40b194 <ferror@plt+0x7904>  // b.any
  40b18c:	mov	x0, #0x0                   	// #0
  40b190:	b	40b198 <ferror@plt+0x7908>
  40b194:	ldr	x0, [sp, #40]
  40b198:	ldp	x29, x30, [sp], #48
  40b19c:	ret
  40b1a0:	stp	x29, x30, [sp, #-80]!
  40b1a4:	mov	x29, sp
  40b1a8:	str	x0, [sp, #40]
  40b1ac:	str	x1, [sp, #32]
  40b1b0:	str	x2, [sp, #24]
  40b1b4:	ldr	x0, [sp, #32]
  40b1b8:	bl	4039ac <ferror@plt+0x11c>
  40b1bc:	str	x0, [sp, #56]
  40b1c0:	mov	x2, #0x11                  	// #17
  40b1c4:	adrp	x0, 455000 <warn@@Base+0x7330>
  40b1c8:	add	x1, x0, #0x198
  40b1cc:	ldr	x0, [sp, #56]
  40b1d0:	bl	403210 <strncmp@plt>
  40b1d4:	cmp	w0, #0x0
  40b1d8:	b.ne	40b1ec <ferror@plt+0x795c>  // b.any
  40b1dc:	adrp	x0, 455000 <warn@@Base+0x7330>
  40b1e0:	add	x0, x0, #0x1b0
  40b1e4:	str	x0, [sp, #72]
  40b1e8:	b	40b1f4 <ferror@plt+0x7964>
  40b1ec:	ldr	x0, [sp, #56]
  40b1f0:	str	x0, [sp, #72]
  40b1f4:	str	wzr, [sp, #68]
  40b1f8:	b	40b398 <ferror@plt+0x7b08>
  40b1fc:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40b200:	add	x2, x0, #0xbf0
  40b204:	ldrsw	x1, [sp, #68]
  40b208:	mov	x0, x1
  40b20c:	lsl	x0, x0, #3
  40b210:	sub	x0, x0, x1
  40b214:	lsl	x0, x0, #4
  40b218:	add	x0, x2, x0
  40b21c:	ldr	x0, [x0]
  40b220:	ldr	x1, [sp, #72]
  40b224:	bl	4034b0 <strcmp@plt>
  40b228:	cmp	w0, #0x0
  40b22c:	b.eq	40b264 <ferror@plt+0x79d4>  // b.none
  40b230:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40b234:	add	x2, x0, #0xbf0
  40b238:	ldrsw	x1, [sp, #68]
  40b23c:	mov	x0, x1
  40b240:	lsl	x0, x0, #3
  40b244:	sub	x0, x0, x1
  40b248:	lsl	x0, x0, #4
  40b24c:	add	x0, x2, x0
  40b250:	ldr	x0, [x0, #8]
  40b254:	ldr	x1, [sp, #72]
  40b258:	bl	4034b0 <strcmp@plt>
  40b25c:	cmp	w0, #0x0
  40b260:	b.ne	40b38c <ferror@plt+0x7afc>  // b.any
  40b264:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40b268:	add	x2, x0, #0xbf0
  40b26c:	ldrsw	x1, [sp, #68]
  40b270:	mov	x0, x1
  40b274:	lsl	x0, x0, #3
  40b278:	sub	x0, x0, x1
  40b27c:	lsl	x0, x0, #4
  40b280:	add	x0, x2, x0
  40b284:	ldr	x0, [x0, #96]
  40b288:	cmp	x0, #0x0
  40b28c:	b.eq	40b38c <ferror@plt+0x7afc>  // b.none
  40b290:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40b294:	add	x2, x0, #0xbf0
  40b298:	ldrsw	x1, [sp, #68]
  40b29c:	mov	x0, x1
  40b2a0:	lsl	x0, x0, #3
  40b2a4:	sub	x0, x0, x1
  40b2a8:	lsl	x0, x0, #4
  40b2ac:	add	x0, x2, x0
  40b2b0:	ldr	x0, [x0, #96]
  40b2b4:	ldr	w0, [x0]
  40b2b8:	cmp	w0, #0x0
  40b2bc:	b.eq	40b38c <ferror@plt+0x7afc>  // b.none
  40b2c0:	ldrsw	x1, [sp, #68]
  40b2c4:	mov	x0, x1
  40b2c8:	lsl	x0, x0, #3
  40b2cc:	sub	x0, x0, x1
  40b2d0:	lsl	x0, x0, #4
  40b2d4:	adrp	x1, 47f000 <memcpy@GLIBC_2.17>
  40b2d8:	add	x1, x1, #0xbf0
  40b2dc:	add	x0, x0, x1
  40b2e0:	str	x0, [sp, #48]
  40b2e4:	ldr	x0, [sp, #48]
  40b2e8:	ldr	x0, [x0]
  40b2ec:	ldr	x1, [sp, #72]
  40b2f0:	bl	4034b0 <strcmp@plt>
  40b2f4:	cmp	w0, #0x0
  40b2f8:	b.ne	40b310 <ferror@plt+0x7a80>  // b.any
  40b2fc:	ldr	x0, [sp, #48]
  40b300:	ldr	x1, [x0]
  40b304:	ldr	x0, [sp, #48]
  40b308:	str	x1, [x0, #16]
  40b30c:	b	40b320 <ferror@plt+0x7a90>
  40b310:	ldr	x0, [sp, #48]
  40b314:	ldr	x1, [x0, #8]
  40b318:	ldr	x0, [sp, #48]
  40b31c:	str	x1, [x0, #16]
  40b320:	ldr	w0, [sp, #68]
  40b324:	ldr	x2, [sp, #40]
  40b328:	ldr	x1, [sp, #32]
  40b32c:	bl	40ab5c <ferror@plt+0x72cc>
  40b330:	cmp	w0, #0x0
  40b334:	b.eq	40b3a8 <ferror@plt+0x7b18>  // b.none
  40b338:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40b33c:	add	x2, x0, #0xbf0
  40b340:	ldrsw	x1, [sp, #68]
  40b344:	mov	x0, x1
  40b348:	lsl	x0, x0, #3
  40b34c:	sub	x0, x0, x1
  40b350:	lsl	x0, x0, #4
  40b354:	add	x0, x2, x0
  40b358:	ldr	x2, [x0, #88]
  40b35c:	ldr	x1, [sp, #40]
  40b360:	ldr	x0, [sp, #48]
  40b364:	blr	x2
  40b368:	ldr	w0, [sp, #68]
  40b36c:	cmp	w0, #0x3
  40b370:	b.eq	40b3a8 <ferror@plt+0x7b18>  // b.none
  40b374:	ldr	w0, [sp, #68]
  40b378:	cmp	w0, #0x0
  40b37c:	b.eq	40b3a8 <ferror@plt+0x7b18>  // b.none
  40b380:	ldr	w0, [sp, #68]
  40b384:	bl	40b04c <ferror@plt+0x77bc>
  40b388:	b	40b3a8 <ferror@plt+0x7b18>
  40b38c:	ldr	w0, [sp, #68]
  40b390:	add	w0, w0, #0x1
  40b394:	str	w0, [sp, #68]
  40b398:	ldr	w0, [sp, #68]
  40b39c:	cmp	w0, #0x2a
  40b3a0:	b.le	40b1fc <ferror@plt+0x796c>
  40b3a4:	b	40b3ac <ferror@plt+0x7b1c>
  40b3a8:	nop
  40b3ac:	nop
  40b3b0:	ldp	x29, x30, [sp], #80
  40b3b4:	ret
  40b3b8:	stp	x29, x30, [sp, #-48]!
  40b3bc:	mov	x29, sp
  40b3c0:	str	x19, [sp, #16]
  40b3c4:	str	x0, [sp, #40]
  40b3c8:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  40b3cc:	add	x0, x0, #0x2f8
  40b3d0:	ldr	x0, [x0]
  40b3d4:	cmp	x0, #0x0
  40b3d8:	b.ne	40b404 <ferror@plt+0x7b74>  // b.any
  40b3dc:	adrp	x0, 455000 <warn@@Base+0x7330>
  40b3e0:	add	x0, x0, #0x1c0
  40b3e4:	bl	403840 <gettext@plt>
  40b3e8:	mov	x19, x0
  40b3ec:	ldr	x0, [sp, #40]
  40b3f0:	bl	403a84 <ferror@plt+0x1f4>
  40b3f4:	mov	x1, x0
  40b3f8:	mov	x0, x19
  40b3fc:	bl	44dcd0 <warn@@Base>
  40b400:	b	40b478 <ferror@plt+0x7be8>
  40b404:	ldr	x0, [sp, #40]
  40b408:	bl	403460 <bfd_get_arch@plt>
  40b40c:	cmp	w0, #0x1d
  40b410:	b.ne	40b428 <ferror@plt+0x7b98>  // b.any
  40b414:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  40b418:	add	x0, x0, #0x2bc
  40b41c:	mov	w1, #0x4                   	// #4
  40b420:	str	w1, [x0]
  40b424:	b	40b444 <ferror@plt+0x7bb4>
  40b428:	ldr	x0, [sp, #40]
  40b42c:	bl	403860 <bfd_arch_bits_per_address@plt>
  40b430:	lsr	w1, w0, #3
  40b434:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  40b438:	add	x0, x0, #0x2bc
  40b43c:	str	w1, [x0]
  40b440:	nop
  40b444:	ldr	x0, [sp, #40]
  40b448:	bl	403460 <bfd_get_arch@plt>
  40b44c:	mov	w19, w0
  40b450:	ldr	x0, [sp, #40]
  40b454:	bl	403530 <bfd_get_mach@plt>
  40b458:	mov	x1, x0
  40b45c:	mov	w0, w19
  40b460:	bl	429ab0 <ferror@plt+0x26220>
  40b464:	mov	x2, #0x0                   	// #0
  40b468:	adrp	x0, 40b000 <ferror@plt+0x7770>
  40b46c:	add	x1, x0, #0x1a0
  40b470:	ldr	x0, [sp, #40]
  40b474:	bl	403790 <bfd_map_over_sections@plt>
  40b478:	ldr	x19, [sp, #16]
  40b47c:	ldp	x29, x30, [sp], #48
  40b480:	ret
  40b484:	stp	x29, x30, [sp, #-80]!
  40b488:	mov	x29, sp
  40b48c:	stp	x19, x20, [sp, #16]
  40b490:	str	x0, [sp, #56]
  40b494:	str	x1, [sp, #48]
  40b498:	str	x2, [sp, #40]
  40b49c:	str	x3, [sp, #32]
  40b4a0:	ldr	x1, [sp, #48]
  40b4a4:	ldr	x0, [sp, #56]
  40b4a8:	bl	4032e0 <bfd_get_section_by_name@plt>
  40b4ac:	str	x0, [sp, #72]
  40b4b0:	ldr	x0, [sp, #72]
  40b4b4:	cmp	x0, #0x0
  40b4b8:	b.ne	40b4e8 <ferror@plt+0x7c58>  // b.any
  40b4bc:	adrp	x0, 455000 <warn@@Base+0x7330>
  40b4c0:	add	x0, x0, #0x1f8
  40b4c4:	bl	403840 <gettext@plt>
  40b4c8:	mov	x19, x0
  40b4cc:	ldr	x0, [sp, #48]
  40b4d0:	bl	403d68 <ferror@plt+0x4d8>
  40b4d4:	mov	x1, x0
  40b4d8:	mov	x0, x19
  40b4dc:	bl	403780 <printf@plt>
  40b4e0:	mov	x0, #0x0                   	// #0
  40b4e4:	b	40b594 <ferror@plt+0x7d04>
  40b4e8:	add	x0, sp, #0x40
  40b4ec:	mov	x2, x0
  40b4f0:	ldr	x1, [sp, #72]
  40b4f4:	ldr	x0, [sp, #56]
  40b4f8:	bl	403110 <bfd_malloc_and_get_section@plt>
  40b4fc:	cmp	w0, #0x0
  40b500:	b.ne	40b55c <ferror@plt+0x7ccc>  // b.any
  40b504:	adrp	x0, 455000 <warn@@Base+0x7330>
  40b508:	add	x0, x0, #0x210
  40b50c:	bl	403840 <gettext@plt>
  40b510:	mov	x19, x0
  40b514:	ldr	x0, [sp, #56]
  40b518:	bl	403a84 <ferror@plt+0x1f4>
  40b51c:	mov	x20, x0
  40b520:	bl	403250 <bfd_get_error@plt>
  40b524:	bl	4036d0 <bfd_errmsg@plt>
  40b528:	mov	x3, x0
  40b52c:	mov	x2, x20
  40b530:	ldr	x1, [sp, #48]
  40b534:	mov	x0, x19
  40b538:	bl	44c650 <ferror@plt+0x48dc0>
  40b53c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40b540:	add	x0, x0, #0x390
  40b544:	mov	w1, #0x1                   	// #1
  40b548:	str	w1, [x0]
  40b54c:	ldr	x0, [sp, #64]
  40b550:	bl	403510 <free@plt>
  40b554:	mov	x0, #0x0                   	// #0
  40b558:	b	40b594 <ferror@plt+0x7d04>
  40b55c:	ldr	x0, [sp, #72]
  40b560:	bl	4039c4 <ferror@plt+0x134>
  40b564:	mov	x1, x0
  40b568:	ldr	x0, [sp, #40]
  40b56c:	str	x1, [x0]
  40b570:	ldr	x0, [sp, #32]
  40b574:	cmp	x0, #0x0
  40b578:	b.eq	40b590 <ferror@plt+0x7d00>  // b.none
  40b57c:	ldr	x0, [sp, #72]
  40b580:	ldr	w0, [x0, #196]
  40b584:	mov	w1, w0
  40b588:	ldr	x0, [sp, #32]
  40b58c:	str	x1, [x0]
  40b590:	ldr	x0, [sp, #64]
  40b594:	ldp	x19, x20, [sp, #16]
  40b598:	ldp	x29, x30, [sp], #80
  40b59c:	ret
  40b5a0:	stp	x29, x30, [sp, #-144]!
  40b5a4:	mov	x29, sp
  40b5a8:	str	x19, [sp, #16]
  40b5ac:	str	x0, [sp, #56]
  40b5b0:	str	x1, [sp, #48]
  40b5b4:	str	x2, [sp, #40]
  40b5b8:	str	wzr, [sp, #136]
  40b5bc:	ldr	x0, [sp, #40]
  40b5c0:	ldr	w0, [x0]
  40b5c4:	str	w0, [sp, #132]
  40b5c8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40b5cc:	add	x0, x0, #0x4e8
  40b5d0:	ldr	x0, [x0]
  40b5d4:	str	x0, [sp, #120]
  40b5d8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40b5dc:	add	x0, x0, #0x4f0
  40b5e0:	ldr	x0, [x0]
  40b5e4:	ldr	x1, [sp, #120]
  40b5e8:	add	x0, x1, x0
  40b5ec:	str	x0, [sp, #112]
  40b5f0:	adrp	x0, 455000 <warn@@Base+0x7330>
  40b5f4:	add	x0, x0, #0x238
  40b5f8:	bl	403840 <gettext@plt>
  40b5fc:	mov	x19, x0
  40b600:	ldr	x0, [sp, #48]
  40b604:	bl	403d68 <ferror@plt+0x4d8>
  40b608:	mov	x1, x0
  40b60c:	mov	x0, x19
  40b610:	bl	403780 <printf@plt>
  40b614:	adrp	x0, 455000 <warn@@Base+0x7330>
  40b618:	add	x0, x0, #0x258
  40b61c:	bl	403450 <puts@plt>
  40b620:	mov	w0, #0xffffffff            	// #-1
  40b624:	str	w0, [sp, #140]
  40b628:	b	40b818 <ferror@plt+0x7f88>
  40b62c:	ldr	x0, [sp, #56]
  40b630:	ldr	x0, [x0, #8]
  40b634:	ldr	x1, [x0, #128]
  40b638:	ldr	x0, [sp, #120]
  40b63c:	blr	x1
  40b640:	str	x0, [sp, #104]
  40b644:	ldr	x0, [sp, #120]
  40b648:	add	x0, x0, #0x4
  40b64c:	ldrb	w0, [x0]
  40b650:	strb	w0, [sp, #103]
  40b654:	ldr	x0, [sp, #120]
  40b658:	add	x0, x0, #0x5
  40b65c:	ldrb	w0, [x0]
  40b660:	strb	w0, [sp, #102]
  40b664:	ldr	x0, [sp, #56]
  40b668:	ldr	x0, [x0, #8]
  40b66c:	ldr	x1, [x0, #152]
  40b670:	ldr	x0, [sp, #120]
  40b674:	add	x0, x0, #0x6
  40b678:	blr	x1
  40b67c:	strh	w0, [sp, #100]
  40b680:	ldr	x0, [sp, #56]
  40b684:	ldr	x0, [x0, #8]
  40b688:	ldr	x1, [x0, #128]
  40b68c:	ldr	x0, [sp, #120]
  40b690:	add	x0, x0, #0x8
  40b694:	blr	x1
  40b698:	str	x0, [sp, #88]
  40b69c:	ldr	w1, [sp, #140]
  40b6a0:	adrp	x0, 455000 <warn@@Base+0x7330>
  40b6a4:	add	x0, x0, #0x290
  40b6a8:	bl	403780 <printf@plt>
  40b6ac:	ldrb	w0, [sp, #103]
  40b6b0:	bl	403030 <bfd_get_stab_name@plt>
  40b6b4:	str	x0, [sp, #80]
  40b6b8:	ldr	x0, [sp, #80]
  40b6bc:	cmp	x0, #0x0
  40b6c0:	b.eq	40b6e0 <ferror@plt+0x7e50>  // b.none
  40b6c4:	ldr	x0, [sp, #80]
  40b6c8:	bl	403d68 <ferror@plt+0x4d8>
  40b6cc:	mov	x1, x0
  40b6d0:	adrp	x0, 455000 <warn@@Base+0x7330>
  40b6d4:	add	x0, x0, #0x298
  40b6d8:	bl	403780 <printf@plt>
  40b6dc:	b	40b710 <ferror@plt+0x7e80>
  40b6e0:	ldrb	w0, [sp, #103]
  40b6e4:	cmp	w0, #0x0
  40b6e8:	b.ne	40b6fc <ferror@plt+0x7e6c>  // b.any
  40b6ec:	adrp	x0, 455000 <warn@@Base+0x7330>
  40b6f0:	add	x0, x0, #0x2a0
  40b6f4:	bl	403780 <printf@plt>
  40b6f8:	b	40b710 <ferror@plt+0x7e80>
  40b6fc:	ldrb	w0, [sp, #103]
  40b700:	mov	w1, w0
  40b704:	adrp	x0, 455000 <warn@@Base+0x7330>
  40b708:	add	x0, x0, #0x2a8
  40b70c:	bl	403780 <printf@plt>
  40b710:	ldrb	w0, [sp, #102]
  40b714:	ldrh	w1, [sp, #100]
  40b718:	mov	w2, w1
  40b71c:	mov	w1, w0
  40b720:	adrp	x0, 455000 <warn@@Base+0x7330>
  40b724:	add	x0, x0, #0x2b0
  40b728:	bl	403780 <printf@plt>
  40b72c:	adrp	x0, 480000 <_sch_istable+0x1478>
  40b730:	add	x0, x0, #0xf20
  40b734:	ldr	x0, [x0]
  40b738:	ldr	x2, [sp, #88]
  40b73c:	mov	x1, x0
  40b740:	ldr	x0, [sp, #56]
  40b744:	bl	403740 <bfd_fprintf_vma@plt>
  40b748:	ldr	x1, [sp, #104]
  40b74c:	adrp	x0, 455000 <warn@@Base+0x7330>
  40b750:	add	x0, x0, #0x2c0
  40b754:	bl	403780 <printf@plt>
  40b758:	ldrb	w0, [sp, #103]
  40b75c:	cmp	w0, #0x0
  40b760:	b.ne	40b784 <ferror@plt+0x7ef4>  // b.any
  40b764:	ldr	w0, [sp, #132]
  40b768:	str	w0, [sp, #136]
  40b76c:	ldr	x0, [sp, #88]
  40b770:	mov	w1, w0
  40b774:	ldr	w0, [sp, #132]
  40b778:	add	w0, w0, w1
  40b77c:	str	w0, [sp, #132]
  40b780:	b	40b800 <ferror@plt+0x7f70>
  40b784:	ldr	w0, [sp, #136]
  40b788:	ldr	x1, [sp, #104]
  40b78c:	add	x0, x1, x0
  40b790:	str	x0, [sp, #72]
  40b794:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40b798:	add	x0, x0, #0x500
  40b79c:	ldr	x0, [x0]
  40b7a0:	ldr	x1, [sp, #72]
  40b7a4:	cmp	x1, x0
  40b7a8:	b.cs	40b7f4 <ferror@plt+0x7f64>  // b.hs, b.nlast
  40b7ac:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40b7b0:	add	x0, x0, #0x500
  40b7b4:	ldr	x0, [x0]
  40b7b8:	mov	w1, w0
  40b7bc:	ldr	x0, [sp, #72]
  40b7c0:	sub	w0, w1, w0
  40b7c4:	mov	w3, w0
  40b7c8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40b7cc:	add	x0, x0, #0x4f8
  40b7d0:	ldr	x1, [x0]
  40b7d4:	ldr	x0, [sp, #72]
  40b7d8:	add	x0, x1, x0
  40b7dc:	mov	x2, x0
  40b7e0:	mov	w1, w3
  40b7e4:	adrp	x0, 455000 <warn@@Base+0x7330>
  40b7e8:	add	x0, x0, #0x2c8
  40b7ec:	bl	403780 <printf@plt>
  40b7f0:	b	40b800 <ferror@plt+0x7f70>
  40b7f4:	adrp	x0, 455000 <warn@@Base+0x7330>
  40b7f8:	add	x0, x0, #0x2d0
  40b7fc:	bl	403780 <printf@plt>
  40b800:	ldr	x0, [sp, #120]
  40b804:	add	x0, x0, #0xc
  40b808:	str	x0, [sp, #120]
  40b80c:	ldr	w0, [sp, #140]
  40b810:	add	w0, w0, #0x1
  40b814:	str	w0, [sp, #140]
  40b818:	ldr	x0, [sp, #112]
  40b81c:	sub	x0, x0, #0xc
  40b820:	ldr	x1, [sp, #120]
  40b824:	cmp	x1, x0
  40b828:	b.ls	40b62c <ferror@plt+0x7d9c>  // b.plast
  40b82c:	adrp	x0, 455000 <warn@@Base+0x7330>
  40b830:	add	x0, x0, #0xe8
  40b834:	bl	403450 <puts@plt>
  40b838:	ldr	x0, [sp, #40]
  40b83c:	ldr	w1, [sp, #132]
  40b840:	str	w1, [x0]
  40b844:	nop
  40b848:	ldr	x19, [sp, #16]
  40b84c:	ldp	x29, x30, [sp], #144
  40b850:	ret
  40b854:	stp	x29, x30, [sp, #-64]!
  40b858:	mov	x29, sp
  40b85c:	str	x0, [sp, #40]
  40b860:	str	x1, [sp, #32]
  40b864:	str	x2, [sp, #24]
  40b868:	ldr	x0, [sp, #24]
  40b86c:	str	x0, [sp, #56]
  40b870:	ldr	x0, [sp, #56]
  40b874:	ldr	x0, [x0]
  40b878:	bl	402fd0 <strlen@plt>
  40b87c:	str	w0, [sp, #52]
  40b880:	ldr	x0, [sp, #56]
  40b884:	ldr	x3, [x0]
  40b888:	ldr	x0, [sp, #32]
  40b88c:	ldr	x0, [x0]
  40b890:	ldrsw	x1, [sp, #52]
  40b894:	mov	x2, x1
  40b898:	mov	x1, x0
  40b89c:	mov	x0, x3
  40b8a0:	bl	403210 <strncmp@plt>
  40b8a4:	cmp	w0, #0x0
  40b8a8:	b.ne	40b9cc <ferror@plt+0x813c>  // b.any
  40b8ac:	ldr	x0, [sp, #32]
  40b8b0:	ldr	x1, [x0]
  40b8b4:	ldrsw	x0, [sp, #52]
  40b8b8:	add	x0, x1, x0
  40b8bc:	ldrb	w0, [x0]
  40b8c0:	cmp	w0, #0x0
  40b8c4:	b.eq	40b91c <ferror@plt+0x808c>  // b.none
  40b8c8:	ldr	x0, [sp, #32]
  40b8cc:	ldr	x1, [x0]
  40b8d0:	ldrsw	x0, [sp, #52]
  40b8d4:	add	x0, x1, x0
  40b8d8:	ldrb	w0, [x0]
  40b8dc:	cmp	w0, #0x2e
  40b8e0:	b.ne	40b9cc <ferror@plt+0x813c>  // b.any
  40b8e4:	ldr	x0, [sp, #32]
  40b8e8:	ldr	x1, [x0]
  40b8ec:	ldrsw	x0, [sp, #52]
  40b8f0:	add	x0, x0, #0x1
  40b8f4:	add	x0, x1, x0
  40b8f8:	ldrb	w0, [x0]
  40b8fc:	mov	w1, w0
  40b900:	adrp	x0, 47e000 <warn@@Base+0x30330>
  40b904:	add	x0, x0, #0xb88
  40b908:	sxtw	x1, w1
  40b90c:	ldrh	w0, [x0, x1, lsl #1]
  40b910:	and	w0, w0, #0x4
  40b914:	cmp	w0, #0x0
  40b918:	b.eq	40b9cc <ferror@plt+0x813c>  // b.none
  40b91c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40b920:	add	x0, x0, #0x4f8
  40b924:	ldr	x0, [x0]
  40b928:	cmp	x0, #0x0
  40b92c:	b.ne	40b95c <ferror@plt+0x80cc>  // b.any
  40b930:	ldr	x0, [sp, #56]
  40b934:	ldr	x1, [x0, #8]
  40b938:	mov	x3, #0x0                   	// #0
  40b93c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40b940:	add	x2, x0, #0x500
  40b944:	ldr	x0, [sp, #40]
  40b948:	bl	40b484 <ferror@plt+0x7bf4>
  40b94c:	mov	x1, x0
  40b950:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40b954:	add	x0, x0, #0x4f8
  40b958:	str	x1, [x0]
  40b95c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40b960:	add	x0, x0, #0x4f8
  40b964:	ldr	x0, [x0]
  40b968:	cmp	x0, #0x0
  40b96c:	b.eq	40b9cc <ferror@plt+0x813c>  // b.none
  40b970:	ldr	x0, [sp, #32]
  40b974:	ldr	x1, [x0]
  40b978:	mov	x3, #0x0                   	// #0
  40b97c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40b980:	add	x2, x0, #0x4f0
  40b984:	ldr	x0, [sp, #40]
  40b988:	bl	40b484 <ferror@plt+0x7bf4>
  40b98c:	mov	x1, x0
  40b990:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40b994:	add	x0, x0, #0x4e8
  40b998:	str	x1, [x0]
  40b99c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40b9a0:	add	x0, x0, #0x4e8
  40b9a4:	ldr	x0, [x0]
  40b9a8:	cmp	x0, #0x0
  40b9ac:	b.eq	40b9cc <ferror@plt+0x813c>  // b.none
  40b9b0:	ldr	x0, [sp, #32]
  40b9b4:	ldr	x1, [x0]
  40b9b8:	ldr	x0, [sp, #56]
  40b9bc:	add	x0, x0, #0x10
  40b9c0:	mov	x2, x0
  40b9c4:	ldr	x0, [sp, #40]
  40b9c8:	bl	40b5a0 <ferror@plt+0x7d10>
  40b9cc:	nop
  40b9d0:	ldp	x29, x30, [sp], #64
  40b9d4:	ret
  40b9d8:	stp	x29, x30, [sp, #-80]!
  40b9dc:	mov	x29, sp
  40b9e0:	str	x0, [sp, #40]
  40b9e4:	str	x1, [sp, #32]
  40b9e8:	str	x2, [sp, #24]
  40b9ec:	ldr	x0, [sp, #32]
  40b9f0:	str	x0, [sp, #56]
  40b9f4:	ldr	x0, [sp, #24]
  40b9f8:	str	x0, [sp, #64]
  40b9fc:	str	wzr, [sp, #72]
  40ba00:	add	x0, sp, #0x38
  40ba04:	mov	x2, x0
  40ba08:	adrp	x0, 40b000 <ferror@plt+0x7770>
  40ba0c:	add	x1, x0, #0x854
  40ba10:	ldr	x0, [sp, #40]
  40ba14:	bl	403790 <bfd_map_over_sections@plt>
  40ba18:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40ba1c:	add	x0, x0, #0x4f8
  40ba20:	ldr	x0, [x0]
  40ba24:	bl	403510 <free@plt>
  40ba28:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40ba2c:	add	x0, x0, #0x4f8
  40ba30:	str	xzr, [x0]
  40ba34:	nop
  40ba38:	ldp	x29, x30, [sp], #80
  40ba3c:	ret
  40ba40:	stp	x29, x30, [sp, #-32]!
  40ba44:	mov	x29, sp
  40ba48:	str	x0, [sp, #24]
  40ba4c:	adrp	x0, 455000 <warn@@Base+0x7330>
  40ba50:	add	x2, x0, #0x2d8
  40ba54:	adrp	x0, 455000 <warn@@Base+0x7330>
  40ba58:	add	x1, x0, #0x2e8
  40ba5c:	ldr	x0, [sp, #24]
  40ba60:	bl	40b9d8 <ferror@plt+0x8148>
  40ba64:	adrp	x0, 455000 <warn@@Base+0x7330>
  40ba68:	add	x2, x0, #0x2f0
  40ba6c:	adrp	x0, 455000 <warn@@Base+0x7330>
  40ba70:	add	x1, x0, #0x300
  40ba74:	ldr	x0, [sp, #24]
  40ba78:	bl	40b9d8 <ferror@plt+0x8148>
  40ba7c:	adrp	x0, 455000 <warn@@Base+0x7330>
  40ba80:	add	x2, x0, #0x310
  40ba84:	adrp	x0, 455000 <warn@@Base+0x7330>
  40ba88:	add	x1, x0, #0x320
  40ba8c:	ldr	x0, [sp, #24]
  40ba90:	bl	40b9d8 <ferror@plt+0x8148>
  40ba94:	adrp	x0, 455000 <warn@@Base+0x7330>
  40ba98:	add	x2, x0, #0x330
  40ba9c:	adrp	x0, 455000 <warn@@Base+0x7330>
  40baa0:	add	x1, x0, #0x348
  40baa4:	ldr	x0, [sp, #24]
  40baa8:	bl	40b9d8 <ferror@plt+0x8148>
  40baac:	adrp	x0, 455000 <warn@@Base+0x7330>
  40bab0:	add	x2, x0, #0x358
  40bab4:	adrp	x0, 455000 <warn@@Base+0x7330>
  40bab8:	add	x1, x0, #0x368
  40babc:	ldr	x0, [sp, #24]
  40bac0:	bl	40b9d8 <ferror@plt+0x8148>
  40bac4:	nop
  40bac8:	ldp	x29, x30, [sp], #32
  40bacc:	ret
  40bad0:	stp	x29, x30, [sp, #-64]!
  40bad4:	mov	x29, sp
  40bad8:	stp	x19, x20, [sp, #16]
  40badc:	str	x0, [sp, #40]
  40bae0:	adrp	x0, 453000 <warn@@Base+0x5330>
  40bae4:	add	x0, x0, #0x4b0
  40bae8:	str	x0, [sp, #56]
  40baec:	adrp	x0, 455000 <warn@@Base+0x7330>
  40baf0:	add	x0, x0, #0x378
  40baf4:	bl	403840 <gettext@plt>
  40baf8:	mov	x19, x0
  40bafc:	ldr	x0, [sp, #40]
  40bb00:	bl	403460 <bfd_get_arch@plt>
  40bb04:	mov	w20, w0
  40bb08:	ldr	x0, [sp, #40]
  40bb0c:	bl	403530 <bfd_get_mach@plt>
  40bb10:	mov	x1, x0
  40bb14:	mov	w0, w20
  40bb18:	bl	4034c0 <bfd_printable_arch_mach@plt>
  40bb1c:	mov	x1, x0
  40bb20:	mov	x0, x19
  40bb24:	bl	403780 <printf@plt>
  40bb28:	adrp	x0, 455000 <warn@@Base+0x7330>
  40bb2c:	add	x0, x0, #0x390
  40bb30:	bl	403840 <gettext@plt>
  40bb34:	mov	x2, x0
  40bb38:	ldr	x0, [sp, #40]
  40bb3c:	ldr	w0, [x0, #72]
  40bb40:	and	w0, w0, #0xfff003ff
  40bb44:	mov	w1, w0
  40bb48:	mov	x0, x2
  40bb4c:	bl	403780 <printf@plt>
  40bb50:	ldr	x0, [sp, #40]
  40bb54:	ldr	w0, [x0, #72]
  40bb58:	and	w0, w0, #0x1
  40bb5c:	cmp	w0, #0x0
  40bb60:	b.eq	40bb88 <ferror@plt+0x82f8>  // b.none
  40bb64:	adrp	x0, 455000 <warn@@Base+0x7330>
  40bb68:	add	x2, x0, #0x3a0
  40bb6c:	ldr	x1, [sp, #56]
  40bb70:	adrp	x0, 454000 <warn@@Base+0x6330>
  40bb74:	add	x0, x0, #0xc20
  40bb78:	bl	403780 <printf@plt>
  40bb7c:	adrp	x0, 454000 <warn@@Base+0x6330>
  40bb80:	add	x0, x0, #0xc28
  40bb84:	str	x0, [sp, #56]
  40bb88:	ldr	x0, [sp, #40]
  40bb8c:	ldr	w0, [x0, #72]
  40bb90:	and	w0, w0, #0x2
  40bb94:	cmp	w0, #0x0
  40bb98:	b.eq	40bbc0 <ferror@plt+0x8330>  // b.none
  40bb9c:	adrp	x0, 455000 <warn@@Base+0x7330>
  40bba0:	add	x2, x0, #0x3b0
  40bba4:	ldr	x1, [sp, #56]
  40bba8:	adrp	x0, 454000 <warn@@Base+0x6330>
  40bbac:	add	x0, x0, #0xc20
  40bbb0:	bl	403780 <printf@plt>
  40bbb4:	adrp	x0, 454000 <warn@@Base+0x6330>
  40bbb8:	add	x0, x0, #0xc28
  40bbbc:	str	x0, [sp, #56]
  40bbc0:	ldr	x0, [sp, #40]
  40bbc4:	ldr	w0, [x0, #72]
  40bbc8:	and	w0, w0, #0x4
  40bbcc:	cmp	w0, #0x0
  40bbd0:	b.eq	40bbf8 <ferror@plt+0x8368>  // b.none
  40bbd4:	adrp	x0, 455000 <warn@@Base+0x7330>
  40bbd8:	add	x2, x0, #0x3b8
  40bbdc:	ldr	x1, [sp, #56]
  40bbe0:	adrp	x0, 454000 <warn@@Base+0x6330>
  40bbe4:	add	x0, x0, #0xc20
  40bbe8:	bl	403780 <printf@plt>
  40bbec:	adrp	x0, 454000 <warn@@Base+0x6330>
  40bbf0:	add	x0, x0, #0xc28
  40bbf4:	str	x0, [sp, #56]
  40bbf8:	ldr	x0, [sp, #40]
  40bbfc:	ldr	w0, [x0, #72]
  40bc00:	and	w0, w0, #0x8
  40bc04:	cmp	w0, #0x0
  40bc08:	b.eq	40bc30 <ferror@plt+0x83a0>  // b.none
  40bc0c:	adrp	x0, 455000 <warn@@Base+0x7330>
  40bc10:	add	x2, x0, #0x3c8
  40bc14:	ldr	x1, [sp, #56]
  40bc18:	adrp	x0, 454000 <warn@@Base+0x6330>
  40bc1c:	add	x0, x0, #0xc20
  40bc20:	bl	403780 <printf@plt>
  40bc24:	adrp	x0, 454000 <warn@@Base+0x6330>
  40bc28:	add	x0, x0, #0xc28
  40bc2c:	str	x0, [sp, #56]
  40bc30:	ldr	x0, [sp, #40]
  40bc34:	ldr	w0, [x0, #72]
  40bc38:	and	w0, w0, #0x10
  40bc3c:	cmp	w0, #0x0
  40bc40:	b.eq	40bc68 <ferror@plt+0x83d8>  // b.none
  40bc44:	adrp	x0, 455000 <warn@@Base+0x7330>
  40bc48:	add	x2, x0, #0x3d8
  40bc4c:	ldr	x1, [sp, #56]
  40bc50:	adrp	x0, 454000 <warn@@Base+0x6330>
  40bc54:	add	x0, x0, #0xc20
  40bc58:	bl	403780 <printf@plt>
  40bc5c:	adrp	x0, 454000 <warn@@Base+0x6330>
  40bc60:	add	x0, x0, #0xc28
  40bc64:	str	x0, [sp, #56]
  40bc68:	ldr	x0, [sp, #40]
  40bc6c:	ldr	w0, [x0, #72]
  40bc70:	and	w0, w0, #0x20
  40bc74:	cmp	w0, #0x0
  40bc78:	b.eq	40bca0 <ferror@plt+0x8410>  // b.none
  40bc7c:	adrp	x0, 455000 <warn@@Base+0x7330>
  40bc80:	add	x2, x0, #0x3e8
  40bc84:	ldr	x1, [sp, #56]
  40bc88:	adrp	x0, 454000 <warn@@Base+0x6330>
  40bc8c:	add	x0, x0, #0xc20
  40bc90:	bl	403780 <printf@plt>
  40bc94:	adrp	x0, 454000 <warn@@Base+0x6330>
  40bc98:	add	x0, x0, #0xc28
  40bc9c:	str	x0, [sp, #56]
  40bca0:	ldr	x0, [sp, #40]
  40bca4:	ldr	w0, [x0, #72]
  40bca8:	and	w0, w0, #0x40
  40bcac:	cmp	w0, #0x0
  40bcb0:	b.eq	40bcd8 <ferror@plt+0x8448>  // b.none
  40bcb4:	adrp	x0, 455000 <warn@@Base+0x7330>
  40bcb8:	add	x2, x0, #0x3f8
  40bcbc:	ldr	x1, [sp, #56]
  40bcc0:	adrp	x0, 454000 <warn@@Base+0x6330>
  40bcc4:	add	x0, x0, #0xc20
  40bcc8:	bl	403780 <printf@plt>
  40bccc:	adrp	x0, 454000 <warn@@Base+0x6330>
  40bcd0:	add	x0, x0, #0xc28
  40bcd4:	str	x0, [sp, #56]
  40bcd8:	ldr	x0, [sp, #40]
  40bcdc:	ldr	w0, [x0, #72]
  40bce0:	and	w0, w0, #0x80
  40bce4:	cmp	w0, #0x0
  40bce8:	b.eq	40bd10 <ferror@plt+0x8480>  // b.none
  40bcec:	adrp	x0, 455000 <warn@@Base+0x7330>
  40bcf0:	add	x2, x0, #0x400
  40bcf4:	ldr	x1, [sp, #56]
  40bcf8:	adrp	x0, 454000 <warn@@Base+0x6330>
  40bcfc:	add	x0, x0, #0xc20
  40bd00:	bl	403780 <printf@plt>
  40bd04:	adrp	x0, 454000 <warn@@Base+0x6330>
  40bd08:	add	x0, x0, #0xc28
  40bd0c:	str	x0, [sp, #56]
  40bd10:	ldr	x0, [sp, #40]
  40bd14:	ldr	w0, [x0, #72]
  40bd18:	and	w0, w0, #0x100
  40bd1c:	cmp	w0, #0x0
  40bd20:	b.eq	40bd48 <ferror@plt+0x84b8>  // b.none
  40bd24:	adrp	x0, 455000 <warn@@Base+0x7330>
  40bd28:	add	x2, x0, #0x408
  40bd2c:	ldr	x1, [sp, #56]
  40bd30:	adrp	x0, 454000 <warn@@Base+0x6330>
  40bd34:	add	x0, x0, #0xc20
  40bd38:	bl	403780 <printf@plt>
  40bd3c:	adrp	x0, 454000 <warn@@Base+0x6330>
  40bd40:	add	x0, x0, #0xc28
  40bd44:	str	x0, [sp, #56]
  40bd48:	ldr	x0, [sp, #40]
  40bd4c:	ldr	w0, [x0, #72]
  40bd50:	and	w0, w0, #0x200
  40bd54:	cmp	w0, #0x0
  40bd58:	b.eq	40bd80 <ferror@plt+0x84f0>  // b.none
  40bd5c:	adrp	x0, 455000 <warn@@Base+0x7330>
  40bd60:	add	x2, x0, #0x410
  40bd64:	ldr	x1, [sp, #56]
  40bd68:	adrp	x0, 454000 <warn@@Base+0x6330>
  40bd6c:	add	x0, x0, #0xc20
  40bd70:	bl	403780 <printf@plt>
  40bd74:	adrp	x0, 454000 <warn@@Base+0x6330>
  40bd78:	add	x0, x0, #0xc28
  40bd7c:	str	x0, [sp, #56]
  40bd80:	adrp	x0, 455000 <warn@@Base+0x7330>
  40bd84:	add	x0, x0, #0x428
  40bd88:	bl	403840 <gettext@plt>
  40bd8c:	bl	403780 <printf@plt>
  40bd90:	adrp	x0, 480000 <_sch_istable+0x1478>
  40bd94:	add	x0, x0, #0xf20
  40bd98:	ldr	x1, [x0]
  40bd9c:	ldr	x0, [sp, #40]
  40bda0:	ldr	x0, [x0, #168]
  40bda4:	mov	x2, x0
  40bda8:	ldr	x0, [sp, #40]
  40bdac:	bl	403740 <bfd_fprintf_vma@plt>
  40bdb0:	mov	w0, #0xa                   	// #10
  40bdb4:	bl	4037e0 <putchar@plt>
  40bdb8:	nop
  40bdbc:	ldp	x19, x20, [sp, #16]
  40bdc0:	ldp	x29, x30, [sp], #64
  40bdc4:	ret
  40bdc8:	stp	x29, x30, [sp, #-64]!
  40bdcc:	mov	x29, sp
  40bdd0:	str	w0, [sp, #44]
  40bdd4:	str	x1, [sp, #32]
  40bdd8:	str	x2, [sp, #24]
  40bddc:	ldr	x0, [sp, #24]
  40bde0:	str	x0, [sp, #56]
  40bde4:	add	x4, sp, #0x30
  40bde8:	ldr	x3, [sp, #32]
  40bdec:	ldr	x2, [sp, #56]
  40bdf0:	adrp	x0, 454000 <warn@@Base+0x6330>
  40bdf4:	add	x1, x0, #0xc20
  40bdf8:	mov	x0, x4
  40bdfc:	bl	403100 <asprintf@plt>
  40be00:	cmp	w0, #0x0
  40be04:	b.ge	40be10 <ferror@plt+0x8580>  // b.tcont
  40be08:	ldr	x0, [sp, #32]
  40be0c:	b	40be14 <ferror@plt+0x8584>
  40be10:	ldr	x0, [sp, #48]
  40be14:	ldp	x29, x30, [sp], #64
  40be18:	ret
  40be1c:	sub	sp, sp, #0x40
  40be20:	mov	x3, x8
  40be24:	str	x0, [sp, #24]
  40be28:	str	x1, [sp, #16]
  40be2c:	str	x2, [sp, #8]
  40be30:	ldr	x0, [sp, #24]
  40be34:	str	x0, [sp, #32]
  40be38:	mov	x0, #0x1                   	// #1
  40be3c:	str	x0, [sp, #56]
  40be40:	ldr	x0, [sp, #8]
  40be44:	str	x0, [sp, #48]
  40be48:	ldr	x0, [sp, #16]
  40be4c:	str	x0, [sp, #40]
  40be50:	add	x2, sp, #0x20
  40be54:	ldp	x0, x1, [x2]
  40be58:	stp	x0, x1, [x3]
  40be5c:	ldp	x0, x1, [x2, #16]
  40be60:	stp	x0, x1, [x3, #16]
  40be64:	add	sp, sp, #0x40
  40be68:	ret
  40be6c:	stp	x29, x30, [sp, #-176]!
  40be70:	mov	x29, sp
  40be74:	stp	x19, x20, [sp, #16]
  40be78:	str	x0, [sp, #56]
  40be7c:	str	x1, [sp, #48]
  40be80:	str	x2, [sp, #40]
  40be84:	ldr	x0, [sp, #40]
  40be88:	str	x0, [sp, #152]
  40be8c:	adrp	x0, 455000 <warn@@Base+0x7330>
  40be90:	add	x1, x0, #0x490
  40be94:	add	x0, sp, #0x50
  40be98:	ldp	x2, x3, [x1]
  40be9c:	stp	x2, x3, [x0]
  40bea0:	ldp	x2, x3, [x1, #16]
  40bea4:	stp	x2, x3, [x0, #16]
  40bea8:	ldp	x2, x3, [x1, #32]
  40beac:	stp	x2, x3, [x0, #32]
  40beb0:	ldp	x2, x3, [x1, #48]
  40beb4:	stp	x2, x3, [x0, #48]
  40beb8:	adrp	x0, 455000 <warn@@Base+0x7330>
  40bebc:	add	x1, x0, #0x440
  40bec0:	ldr	x0, [sp, #48]
  40bec4:	bl	4034b0 <strcmp@plt>
  40bec8:	cmp	w0, #0x0
  40becc:	b.eq	40bf00 <ferror@plt+0x8670>  // b.none
  40bed0:	adrp	x0, 455000 <warn@@Base+0x7330>
  40bed4:	add	x0, x0, #0x448
  40bed8:	bl	403840 <gettext@plt>
  40bedc:	mov	x19, x0
  40bee0:	ldr	x0, [sp, #48]
  40bee4:	bl	403d68 <ferror@plt+0x4d8>
  40bee8:	mov	x1, x0
  40beec:	mov	x0, x19
  40bef0:	bl	403780 <printf@plt>
  40bef4:	ldr	x1, [sp, #152]
  40bef8:	ldr	x0, [sp, #56]
  40befc:	bl	403850 <ctf_import@plt>
  40bf00:	str	xzr, [sp, #160]
  40bf04:	add	x0, sp, #0x50
  40bf08:	str	x0, [sp, #168]
  40bf0c:	b	40bfd4 <ferror@plt+0x8744>
  40bf10:	str	xzr, [sp, #72]
  40bf14:	ldr	x0, [sp, #168]
  40bf18:	ldr	x0, [x0]
  40bf1c:	mov	x1, x0
  40bf20:	adrp	x0, 455000 <warn@@Base+0x7330>
  40bf24:	add	x0, x0, #0x468
  40bf28:	bl	403780 <printf@plt>
  40bf2c:	b	40bf40 <ferror@plt+0x86b0>
  40bf30:	ldr	x0, [sp, #144]
  40bf34:	bl	403450 <puts@plt>
  40bf38:	ldr	x0, [sp, #144]
  40bf3c:	bl	403510 <free@plt>
  40bf40:	ldr	x0, [sp, #160]
  40bf44:	mov	w2, w0
  40bf48:	add	x1, sp, #0x48
  40bf4c:	adrp	x0, 455000 <warn@@Base+0x7330>
  40bf50:	add	x4, x0, #0x60
  40bf54:	adrp	x0, 40b000 <ferror@plt+0x7770>
  40bf58:	add	x3, x0, #0xdc8
  40bf5c:	ldr	x0, [sp, #56]
  40bf60:	bl	403160 <ctf_dump@plt>
  40bf64:	str	x0, [sp, #144]
  40bf68:	ldr	x0, [sp, #144]
  40bf6c:	cmp	x0, #0x0
  40bf70:	b.ne	40bf30 <ferror@plt+0x86a0>  // b.any
  40bf74:	ldr	x0, [sp, #56]
  40bf78:	bl	403070 <ctf_errno@plt>
  40bf7c:	cmp	w0, #0x0
  40bf80:	b.eq	40bfbc <ferror@plt+0x872c>  // b.none
  40bf84:	adrp	x0, 455000 <warn@@Base+0x7330>
  40bf88:	add	x0, x0, #0x470
  40bf8c:	bl	403840 <gettext@plt>
  40bf90:	mov	x20, x0
  40bf94:	ldr	x0, [sp, #168]
  40bf98:	ldr	x19, [x0]
  40bf9c:	ldr	x0, [sp, #56]
  40bfa0:	bl	403070 <ctf_errno@plt>
  40bfa4:	bl	403140 <ctf_errmsg@plt>
  40bfa8:	mov	x2, x0
  40bfac:	mov	x1, x19
  40bfb0:	mov	x0, x20
  40bfb4:	bl	44c650 <ferror@plt+0x48dc0>
  40bfb8:	b	40bfe8 <ferror@plt+0x8758>
  40bfbc:	ldr	x0, [sp, #168]
  40bfc0:	add	x0, x0, #0x8
  40bfc4:	str	x0, [sp, #168]
  40bfc8:	ldr	x0, [sp, #160]
  40bfcc:	add	x0, x0, #0x1
  40bfd0:	str	x0, [sp, #160]
  40bfd4:	ldr	x0, [sp, #168]
  40bfd8:	ldr	x0, [x0]
  40bfdc:	ldrb	w0, [x0]
  40bfe0:	cmp	w0, #0x0
  40bfe4:	b.ne	40bf10 <ferror@plt+0x8680>  // b.any
  40bfe8:	mov	w0, #0x0                   	// #0
  40bfec:	ldp	x19, x20, [sp, #16]
  40bff0:	ldp	x29, x30, [sp], #176
  40bff4:	ret
  40bff8:	stp	x29, x30, [sp, #-208]!
  40bffc:	mov	x29, sp
  40c000:	str	x19, [sp, #16]
  40c004:	str	x0, [sp, #88]
  40c008:	str	x1, [sp, #80]
  40c00c:	str	x2, [sp, #72]
  40c010:	str	xzr, [sp, #200]
  40c014:	str	xzr, [sp, #184]
  40c018:	str	xzr, [sp, #176]
  40c01c:	add	x0, sp, #0x98
  40c020:	mov	x3, #0x0                   	// #0
  40c024:	mov	x2, x0
  40c028:	ldr	x1, [sp, #80]
  40c02c:	ldr	x0, [sp, #88]
  40c030:	bl	40b484 <ferror@plt+0x7bf4>
  40c034:	str	x0, [sp, #168]
  40c038:	ldr	x0, [sp, #168]
  40c03c:	cmp	x0, #0x0
  40c040:	b.ne	40c050 <ferror@plt+0x87c0>  // b.any
  40c044:	ldr	x0, [sp, #88]
  40c048:	bl	403a84 <ferror@plt+0x1f4>
  40c04c:	bl	44c4e4 <ferror@plt+0x48c54>
  40c050:	ldr	x0, [sp, #72]
  40c054:	cmp	x0, #0x0
  40c058:	b.eq	40c090 <ferror@plt+0x8800>  // b.none
  40c05c:	add	x0, sp, #0x90
  40c060:	mov	x3, #0x0                   	// #0
  40c064:	mov	x2, x0
  40c068:	ldr	x1, [sp, #72]
  40c06c:	ldr	x0, [sp, #88]
  40c070:	bl	40b484 <ferror@plt+0x7bf4>
  40c074:	str	x0, [sp, #184]
  40c078:	ldr	x0, [sp, #184]
  40c07c:	cmp	x0, #0x0
  40c080:	b.ne	40c090 <ferror@plt+0x8800>  // b.any
  40c084:	ldr	x0, [sp, #88]
  40c088:	bl	403a84 <ferror@plt+0x1f4>
  40c08c:	bl	44c4e4 <ferror@plt+0x48c54>
  40c090:	ldr	x0, [sp, #152]
  40c094:	add	x1, sp, #0x20
  40c098:	mov	x8, x1
  40c09c:	mov	x2, x0
  40c0a0:	ldr	x1, [sp, #168]
  40c0a4:	ldr	x0, [sp, #80]
  40c0a8:	bl	40be1c <ferror@plt+0x858c>
  40c0ac:	add	x2, sp, #0x70
  40c0b0:	add	x3, sp, #0x20
  40c0b4:	ldp	x0, x1, [x3]
  40c0b8:	stp	x0, x1, [x2]
  40c0bc:	ldp	x0, x1, [x3, #16]
  40c0c0:	stp	x0, x1, [x2, #16]
  40c0c4:	add	x1, sp, #0x6c
  40c0c8:	add	x0, sp, #0x70
  40c0cc:	mov	x2, x1
  40c0d0:	mov	x1, x0
  40c0d4:	ldr	x0, [sp, #88]
  40c0d8:	bl	4031f0 <ctf_bfdopen_ctfsect@plt>
  40c0dc:	str	x0, [sp, #160]
  40c0e0:	ldr	x0, [sp, #160]
  40c0e4:	cmp	x0, #0x0
  40c0e8:	b.ne	40c11c <ferror@plt+0x888c>  // b.any
  40c0ec:	adrp	x0, 455000 <warn@@Base+0x7330>
  40c0f0:	add	x0, x0, #0x4d0
  40c0f4:	bl	403840 <gettext@plt>
  40c0f8:	mov	x19, x0
  40c0fc:	ldr	w0, [sp, #108]
  40c100:	bl	403140 <ctf_errmsg@plt>
  40c104:	mov	x1, x0
  40c108:	mov	x0, x19
  40c10c:	bl	44c650 <ferror@plt+0x48dc0>
  40c110:	ldr	x0, [sp, #88]
  40c114:	bl	403a84 <ferror@plt+0x1f4>
  40c118:	bl	44c4e4 <ferror@plt+0x48c54>
  40c11c:	ldr	x0, [sp, #184]
  40c120:	cmp	x0, #0x0
  40c124:	b.eq	40c1c0 <ferror@plt+0x8930>  // b.none
  40c128:	ldr	x0, [sp, #144]
  40c12c:	add	x1, sp, #0x20
  40c130:	mov	x8, x1
  40c134:	mov	x2, x0
  40c138:	ldr	x1, [sp, #184]
  40c13c:	ldr	x0, [sp, #72]
  40c140:	bl	40be1c <ferror@plt+0x858c>
  40c144:	add	x2, sp, #0x70
  40c148:	add	x3, sp, #0x20
  40c14c:	ldp	x0, x1, [x3]
  40c150:	stp	x0, x1, [x2]
  40c154:	ldp	x0, x1, [x3, #16]
  40c158:	stp	x0, x1, [x2, #16]
  40c15c:	add	x1, sp, #0x6c
  40c160:	add	x0, sp, #0x70
  40c164:	mov	x2, x1
  40c168:	mov	x1, x0
  40c16c:	ldr	x0, [sp, #88]
  40c170:	bl	4031f0 <ctf_bfdopen_ctfsect@plt>
  40c174:	str	x0, [sp, #200]
  40c178:	ldr	x0, [sp, #200]
  40c17c:	cmp	x0, #0x0
  40c180:	b.ne	40c1b4 <ferror@plt+0x8924>  // b.any
  40c184:	adrp	x0, 455000 <warn@@Base+0x7330>
  40c188:	add	x0, x0, #0x4d0
  40c18c:	bl	403840 <gettext@plt>
  40c190:	mov	x19, x0
  40c194:	ldr	w0, [sp, #108]
  40c198:	bl	403140 <ctf_errmsg@plt>
  40c19c:	mov	x1, x0
  40c1a0:	mov	x0, x19
  40c1a4:	bl	44c650 <ferror@plt+0x48dc0>
  40c1a8:	ldr	x0, [sp, #88]
  40c1ac:	bl	403a84 <ferror@plt+0x1f4>
  40c1b0:	bl	44c4e4 <ferror@plt+0x48c54>
  40c1b4:	ldr	x0, [sp, #200]
  40c1b8:	str	x0, [sp, #192]
  40c1bc:	b	40c1c8 <ferror@plt+0x8938>
  40c1c0:	ldr	x0, [sp, #160]
  40c1c4:	str	x0, [sp, #192]
  40c1c8:	add	x0, sp, #0x6c
  40c1cc:	mov	x2, x0
  40c1d0:	mov	x1, #0x0                   	// #0
  40c1d4:	ldr	x0, [sp, #192]
  40c1d8:	bl	403010 <ctf_arc_open_by_name@plt>
  40c1dc:	str	x0, [sp, #176]
  40c1e0:	ldr	x0, [sp, #176]
  40c1e4:	cmp	x0, #0x0
  40c1e8:	b.ne	40c21c <ferror@plt+0x898c>  // b.any
  40c1ec:	adrp	x0, 455000 <warn@@Base+0x7330>
  40c1f0:	add	x0, x0, #0x4d0
  40c1f4:	bl	403840 <gettext@plt>
  40c1f8:	mov	x19, x0
  40c1fc:	ldr	w0, [sp, #108]
  40c200:	bl	403140 <ctf_errmsg@plt>
  40c204:	mov	x1, x0
  40c208:	mov	x0, x19
  40c20c:	bl	44c650 <ferror@plt+0x48dc0>
  40c210:	ldr	x0, [sp, #88]
  40c214:	bl	403a84 <ferror@plt+0x1f4>
  40c218:	bl	44c4e4 <ferror@plt+0x48c54>
  40c21c:	adrp	x0, 455000 <warn@@Base+0x7330>
  40c220:	add	x0, x0, #0x4e8
  40c224:	bl	403840 <gettext@plt>
  40c228:	mov	x19, x0
  40c22c:	ldr	x0, [sp, #80]
  40c230:	bl	403d68 <ferror@plt+0x4d8>
  40c234:	mov	x1, x0
  40c238:	mov	x0, x19
  40c23c:	bl	403780 <printf@plt>
  40c240:	ldr	x2, [sp, #176]
  40c244:	adrp	x0, 40b000 <ferror@plt+0x7770>
  40c248:	add	x1, x0, #0xe6c
  40c24c:	ldr	x0, [sp, #160]
  40c250:	bl	403040 <ctf_archive_iter@plt>
  40c254:	ldr	x0, [sp, #176]
  40c258:	bl	403540 <ctf_file_close@plt>
  40c25c:	ldr	x0, [sp, #160]
  40c260:	bl	403630 <ctf_close@plt>
  40c264:	ldr	x0, [sp, #200]
  40c268:	bl	403630 <ctf_close@plt>
  40c26c:	ldr	x0, [sp, #184]
  40c270:	bl	403510 <free@plt>
  40c274:	ldr	x0, [sp, #168]
  40c278:	bl	403510 <free@plt>
  40c27c:	nop
  40c280:	ldr	x19, [sp, #16]
  40c284:	ldp	x29, x30, [sp], #208
  40c288:	ret
  40c28c:	stp	x29, x30, [sp, #-48]!
  40c290:	mov	x29, sp
  40c294:	str	x19, [sp, #16]
  40c298:	str	x0, [sp, #40]
  40c29c:	ldr	x0, [sp, #40]
  40c2a0:	ldr	x0, [x0, #8]
  40c2a4:	ldr	x2, [x0, #368]
  40c2a8:	adrp	x0, 480000 <_sch_istable+0x1478>
  40c2ac:	add	x0, x0, #0xf20
  40c2b0:	ldr	x0, [x0]
  40c2b4:	mov	x1, x0
  40c2b8:	ldr	x0, [sp, #40]
  40c2bc:	blr	x2
  40c2c0:	cmp	w0, #0x0
  40c2c4:	b.ne	40c2ec <ferror@plt+0x8a5c>  // b.any
  40c2c8:	adrp	x0, 455000 <warn@@Base+0x7330>
  40c2cc:	add	x0, x0, #0x508
  40c2d0:	bl	403840 <gettext@plt>
  40c2d4:	mov	x19, x0
  40c2d8:	bl	403250 <bfd_get_error@plt>
  40c2dc:	bl	4036d0 <bfd_errmsg@plt>
  40c2e0:	mov	x1, x0
  40c2e4:	mov	x0, x19
  40c2e8:	bl	44c650 <ferror@plt+0x48dc0>
  40c2ec:	nop
  40c2f0:	ldr	x19, [sp, #16]
  40c2f4:	ldp	x29, x30, [sp], #48
  40c2f8:	ret
  40c2fc:	stp	x29, x30, [sp, #-64]!
  40c300:	mov	x29, sp
  40c304:	str	x0, [sp, #24]
  40c308:	adrp	x0, 453000 <warn@@Base+0x5330>
  40c30c:	add	x0, x0, #0x4b8
  40c310:	str	x0, [sp, #56]
  40c314:	b	40c340 <ferror@plt+0x8ab0>
  40c318:	ldr	x0, [sp, #56]
  40c31c:	ldr	x0, [x0]
  40c320:	ldr	x1, [x0, #8]
  40c324:	ldr	x0, [sp, #24]
  40c328:	blr	x1
  40c32c:	cmp	w0, #0x0
  40c330:	b.ne	40c354 <ferror@plt+0x8ac4>  // b.any
  40c334:	ldr	x0, [sp, #56]
  40c338:	add	x0, x0, #0x8
  40c33c:	str	x0, [sp, #56]
  40c340:	ldr	x0, [sp, #56]
  40c344:	ldr	x0, [x0]
  40c348:	cmp	x0, #0x0
  40c34c:	b.ne	40c318 <ferror@plt+0x8a88>  // b.any
  40c350:	b	40c358 <ferror@plt+0x8ac8>
  40c354:	nop
  40c358:	ldr	x0, [sp, #56]
  40c35c:	ldr	x0, [x0]
  40c360:	cmp	x0, #0x0
  40c364:	b.ne	40c37c <ferror@plt+0x8aec>  // b.any
  40c368:	adrp	x0, 455000 <warn@@Base+0x7330>
  40c36c:	add	x0, x0, #0x530
  40c370:	bl	403840 <gettext@plt>
  40c374:	bl	44c650 <ferror@plt+0x48dc0>
  40c378:	b	40c4a8 <ferror@plt+0x8c18>
  40c37c:	ldr	x0, [sp, #56]
  40c380:	ldr	x0, [x0]
  40c384:	ldr	x0, [x0, #24]
  40c388:	str	x0, [sp, #48]
  40c38c:	b	40c3a4 <ferror@plt+0x8b14>
  40c390:	ldr	x0, [sp, #48]
  40c394:	str	wzr, [x0, #8]
  40c398:	ldr	x0, [sp, #48]
  40c39c:	add	x0, x0, #0x10
  40c3a0:	str	x0, [sp, #48]
  40c3a4:	ldr	x0, [sp, #48]
  40c3a8:	ldr	x0, [x0]
  40c3ac:	cmp	x0, #0x0
  40c3b0:	b.ne	40c390 <ferror@plt+0x8b00>  // b.any
  40c3b4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40c3b8:	add	x0, x0, #0x3c8
  40c3bc:	ldr	x0, [x0]
  40c3c0:	str	x0, [sp, #40]
  40c3c4:	mov	w1, #0x2c                  	// #44
  40c3c8:	ldr	x0, [sp, #40]
  40c3cc:	bl	403560 <strchr@plt>
  40c3d0:	str	x0, [sp, #32]
  40c3d4:	ldr	x0, [sp, #32]
  40c3d8:	cmp	x0, #0x0
  40c3dc:	b.eq	40c3e8 <ferror@plt+0x8b58>  // b.none
  40c3e0:	ldr	x0, [sp, #32]
  40c3e4:	strb	wzr, [x0]
  40c3e8:	ldr	x0, [sp, #56]
  40c3ec:	ldr	x0, [x0]
  40c3f0:	ldr	x0, [x0, #24]
  40c3f4:	str	x0, [sp, #48]
  40c3f8:	b	40c430 <ferror@plt+0x8ba0>
  40c3fc:	ldr	x0, [sp, #48]
  40c400:	ldr	x0, [x0]
  40c404:	ldr	x1, [sp, #40]
  40c408:	bl	4034b0 <strcmp@plt>
  40c40c:	cmp	w0, #0x0
  40c410:	b.ne	40c424 <ferror@plt+0x8b94>  // b.any
  40c414:	ldr	x0, [sp, #48]
  40c418:	mov	w1, #0x1                   	// #1
  40c41c:	str	w1, [x0, #8]
  40c420:	b	40c440 <ferror@plt+0x8bb0>
  40c424:	ldr	x0, [sp, #48]
  40c428:	add	x0, x0, #0x10
  40c42c:	str	x0, [sp, #48]
  40c430:	ldr	x0, [sp, #48]
  40c434:	ldr	x0, [x0]
  40c438:	cmp	x0, #0x0
  40c43c:	b.ne	40c3fc <ferror@plt+0x8b6c>  // b.any
  40c440:	ldr	x0, [sp, #48]
  40c444:	ldr	x0, [x0]
  40c448:	cmp	x0, #0x0
  40c44c:	b.ne	40c464 <ferror@plt+0x8bd4>  // b.any
  40c450:	adrp	x0, 455000 <warn@@Base+0x7330>
  40c454:	add	x0, x0, #0x560
  40c458:	bl	403840 <gettext@plt>
  40c45c:	ldr	x1, [sp, #40]
  40c460:	bl	44c650 <ferror@plt+0x48dc0>
  40c464:	ldr	x0, [sp, #32]
  40c468:	cmp	x0, #0x0
  40c46c:	b.eq	40c488 <ferror@plt+0x8bf8>  // b.none
  40c470:	ldr	x0, [sp, #32]
  40c474:	mov	w1, #0x2c                  	// #44
  40c478:	strb	w1, [x0]
  40c47c:	ldr	x0, [sp, #32]
  40c480:	add	x0, x0, #0x1
  40c484:	str	x0, [sp, #40]
  40c488:	ldr	x0, [sp, #32]
  40c48c:	cmp	x0, #0x0
  40c490:	b.ne	40c3c4 <ferror@plt+0x8b34>  // b.any
  40c494:	ldr	x0, [sp, #56]
  40c498:	ldr	x0, [x0]
  40c49c:	ldr	x1, [x0, #16]
  40c4a0:	ldr	x0, [sp, #24]
  40c4a4:	blr	x1
  40c4a8:	ldp	x29, x30, [sp], #64
  40c4ac:	ret
  40c4b0:	stp	x29, x30, [sp, #-192]!
  40c4b4:	mov	x29, sp
  40c4b8:	stp	x19, x20, [sp, #16]
  40c4bc:	str	x0, [sp, #56]
  40c4c0:	str	x1, [sp, #48]
  40c4c4:	str	x2, [sp, #40]
  40c4c8:	str	xzr, [sp, #128]
  40c4cc:	ldr	x1, [sp, #48]
  40c4d0:	ldr	x0, [sp, #56]
  40c4d4:	bl	4033e0 <bfd_octets_per_byte@plt>
  40c4d8:	str	w0, [sp, #148]
  40c4dc:	mov	w0, #0x10                  	// #16
  40c4e0:	str	w0, [sp, #144]
  40c4e4:	ldr	x0, [sp, #48]
  40c4e8:	ldr	w0, [x0, #32]
  40c4ec:	and	w0, w0, #0x100
  40c4f0:	cmp	w0, #0x0
  40c4f4:	b.eq	40ca84 <ferror@plt+0x91f4>  // b.none
  40c4f8:	ldr	x0, [sp, #48]
  40c4fc:	bl	403f14 <ferror@plt+0x684>
  40c500:	cmp	w0, #0x0
  40c504:	b.eq	40ca8c <ferror@plt+0x91fc>  // b.none
  40c508:	ldr	x0, [sp, #48]
  40c50c:	bl	4039c4 <ferror@plt+0x134>
  40c510:	str	x0, [sp, #136]
  40c514:	ldr	x0, [sp, #136]
  40c518:	cmp	x0, #0x0
  40c51c:	b.eq	40ca94 <ferror@plt+0x9204>  // b.none
  40c520:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40c524:	add	x0, x0, #0x4b0
  40c528:	ldr	x0, [x0]
  40c52c:	cmn	x0, #0x1
  40c530:	b.eq	40c550 <ferror@plt+0x8cc0>  // b.none
  40c534:	ldr	x0, [sp, #48]
  40c538:	ldr	x1, [x0, #40]
  40c53c:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40c540:	add	x0, x0, #0x4b0
  40c544:	ldr	x0, [x0]
  40c548:	cmp	x1, x0
  40c54c:	b.ls	40c558 <ferror@plt+0x8cc8>  // b.plast
  40c550:	str	xzr, [sp, #176]
  40c554:	b	40c574 <ferror@plt+0x8ce4>
  40c558:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40c55c:	add	x0, x0, #0x4b0
  40c560:	ldr	x1, [x0]
  40c564:	ldr	x0, [sp, #48]
  40c568:	ldr	x0, [x0, #40]
  40c56c:	sub	x0, x1, x0
  40c570:	str	x0, [sp, #176]
  40c574:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40c578:	add	x0, x0, #0x4b8
  40c57c:	ldr	x0, [x0]
  40c580:	cmn	x0, #0x1
  40c584:	b.ne	40c59c <ferror@plt+0x8d0c>  // b.any
  40c588:	ldr	w0, [sp, #148]
  40c58c:	ldr	x1, [sp, #136]
  40c590:	udiv	x0, x1, x0
  40c594:	str	x0, [sp, #168]
  40c598:	b	40c604 <ferror@plt+0x8d74>
  40c59c:	ldr	x0, [sp, #48]
  40c5a0:	ldr	x1, [x0, #40]
  40c5a4:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40c5a8:	add	x0, x0, #0x4b8
  40c5ac:	ldr	x0, [x0]
  40c5b0:	cmp	x1, x0
  40c5b4:	b.ls	40c5c0 <ferror@plt+0x8d30>  // b.plast
  40c5b8:	str	xzr, [sp, #168]
  40c5bc:	b	40c5dc <ferror@plt+0x8d4c>
  40c5c0:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40c5c4:	add	x0, x0, #0x4b8
  40c5c8:	ldr	x1, [x0]
  40c5cc:	ldr	x0, [sp, #48]
  40c5d0:	ldr	x0, [x0, #40]
  40c5d4:	sub	x0, x1, x0
  40c5d8:	str	x0, [sp, #168]
  40c5dc:	ldr	w0, [sp, #148]
  40c5e0:	ldr	x1, [sp, #136]
  40c5e4:	udiv	x0, x1, x0
  40c5e8:	ldr	x1, [sp, #168]
  40c5ec:	cmp	x1, x0
  40c5f0:	b.ls	40c604 <ferror@plt+0x8d74>  // b.plast
  40c5f4:	ldr	w0, [sp, #148]
  40c5f8:	ldr	x1, [sp, #136]
  40c5fc:	udiv	x0, x1, x0
  40c600:	str	x0, [sp, #168]
  40c604:	ldr	x1, [sp, #176]
  40c608:	ldr	x0, [sp, #168]
  40c60c:	cmp	x1, x0
  40c610:	b.cs	40ca9c <ferror@plt+0x920c>  // b.hs, b.nlast
  40c614:	adrp	x0, 455000 <warn@@Base+0x7330>
  40c618:	add	x0, x0, #0x588
  40c61c:	bl	403840 <gettext@plt>
  40c620:	mov	x19, x0
  40c624:	ldr	x0, [sp, #48]
  40c628:	ldr	x0, [x0]
  40c62c:	bl	403d68 <ferror@plt+0x4d8>
  40c630:	mov	x1, x0
  40c634:	mov	x0, x19
  40c638:	bl	403780 <printf@plt>
  40c63c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40c640:	add	x0, x0, #0x43c
  40c644:	ldr	w0, [x0]
  40c648:	cmp	w0, #0x0
  40c64c:	b.eq	40c680 <ferror@plt+0x8df0>  // b.none
  40c650:	adrp	x0, 455000 <warn@@Base+0x7330>
  40c654:	add	x0, x0, #0x5a0
  40c658:	bl	403840 <gettext@plt>
  40c65c:	mov	x2, x0
  40c660:	ldr	x0, [sp, #48]
  40c664:	ldr	x0, [x0, #144]
  40c668:	mov	x1, x0
  40c66c:	ldr	x0, [sp, #176]
  40c670:	add	x0, x1, x0
  40c674:	mov	x1, x0
  40c678:	mov	x0, x2
  40c67c:	bl	403780 <printf@plt>
  40c680:	mov	w0, #0xa                   	// #10
  40c684:	bl	4037e0 <putchar@plt>
  40c688:	add	x0, sp, #0x80
  40c68c:	mov	x2, x0
  40c690:	ldr	x1, [sp, #48]
  40c694:	ldr	x0, [sp, #56]
  40c698:	bl	403320 <bfd_get_full_section_contents@plt>
  40c69c:	cmp	w0, #0x0
  40c6a0:	b.ne	40c6d8 <ferror@plt+0x8e48>  // b.any
  40c6a4:	adrp	x0, 455000 <warn@@Base+0x7330>
  40c6a8:	add	x0, x0, #0xa0
  40c6ac:	bl	403840 <gettext@plt>
  40c6b0:	mov	x20, x0
  40c6b4:	ldr	x0, [sp, #48]
  40c6b8:	ldr	x19, [x0]
  40c6bc:	bl	403250 <bfd_get_error@plt>
  40c6c0:	bl	4036d0 <bfd_errmsg@plt>
  40c6c4:	mov	x2, x0
  40c6c8:	mov	x1, x19
  40c6cc:	mov	x0, x20
  40c6d0:	bl	44c650 <ferror@plt+0x48dc0>
  40c6d4:	b	40caa0 <ferror@plt+0x9210>
  40c6d8:	mov	w0, #0x4                   	// #4
  40c6dc:	str	w0, [sp, #160]
  40c6e0:	ldr	x0, [sp, #48]
  40c6e4:	ldr	x1, [x0, #40]
  40c6e8:	ldr	x0, [sp, #176]
  40c6ec:	add	x1, x1, x0
  40c6f0:	add	x0, sp, #0x40
  40c6f4:	mov	x2, x1
  40c6f8:	mov	x1, x0
  40c6fc:	ldr	x0, [sp, #56]
  40c700:	bl	403690 <bfd_sprintf_vma@plt>
  40c704:	add	x0, sp, #0x40
  40c708:	bl	402fd0 <strlen@plt>
  40c70c:	cmp	x0, #0x3f
  40c710:	b.ls	40c718 <ferror@plt+0x8e88>  // b.plast
  40c714:	bl	403400 <abort@plt>
  40c718:	str	wzr, [sp, #164]
  40c71c:	b	40c72c <ferror@plt+0x8e9c>
  40c720:	ldr	w0, [sp, #164]
  40c724:	add	w0, w0, #0x1
  40c728:	str	w0, [sp, #164]
  40c72c:	ldrsw	x0, [sp, #164]
  40c730:	add	x1, sp, #0x40
  40c734:	ldrb	w0, [x1, x0]
  40c738:	cmp	w0, #0x30
  40c73c:	b.ne	40c75c <ferror@plt+0x8ecc>  // b.any
  40c740:	ldr	w0, [sp, #164]
  40c744:	add	w0, w0, #0x1
  40c748:	sxtw	x0, w0
  40c74c:	add	x1, sp, #0x40
  40c750:	ldrb	w0, [x1, x0]
  40c754:	cmp	w0, #0x0
  40c758:	b.ne	40c720 <ferror@plt+0x8e90>  // b.any
  40c75c:	add	x0, sp, #0x40
  40c760:	bl	402fd0 <strlen@plt>
  40c764:	mov	w1, w0
  40c768:	ldr	w0, [sp, #164]
  40c76c:	sub	w0, w1, w0
  40c770:	str	w0, [sp, #164]
  40c774:	ldr	w1, [sp, #164]
  40c778:	ldr	w0, [sp, #160]
  40c77c:	cmp	w1, w0
  40c780:	b.le	40c78c <ferror@plt+0x8efc>
  40c784:	ldr	w0, [sp, #164]
  40c788:	str	w0, [sp, #160]
  40c78c:	ldr	x0, [sp, #48]
  40c790:	ldr	x1, [x0, #40]
  40c794:	ldr	x0, [sp, #168]
  40c798:	add	x0, x1, x0
  40c79c:	sub	x1, x0, #0x1
  40c7a0:	add	x0, sp, #0x40
  40c7a4:	mov	x2, x1
  40c7a8:	mov	x1, x0
  40c7ac:	ldr	x0, [sp, #56]
  40c7b0:	bl	403690 <bfd_sprintf_vma@plt>
  40c7b4:	add	x0, sp, #0x40
  40c7b8:	bl	402fd0 <strlen@plt>
  40c7bc:	cmp	x0, #0x3f
  40c7c0:	b.ls	40c7c8 <ferror@plt+0x8f38>  // b.plast
  40c7c4:	bl	403400 <abort@plt>
  40c7c8:	str	wzr, [sp, #164]
  40c7cc:	b	40c7dc <ferror@plt+0x8f4c>
  40c7d0:	ldr	w0, [sp, #164]
  40c7d4:	add	w0, w0, #0x1
  40c7d8:	str	w0, [sp, #164]
  40c7dc:	ldrsw	x0, [sp, #164]
  40c7e0:	add	x1, sp, #0x40
  40c7e4:	ldrb	w0, [x1, x0]
  40c7e8:	cmp	w0, #0x30
  40c7ec:	b.ne	40c80c <ferror@plt+0x8f7c>  // b.any
  40c7f0:	ldr	w0, [sp, #164]
  40c7f4:	add	w0, w0, #0x1
  40c7f8:	sxtw	x0, w0
  40c7fc:	add	x1, sp, #0x40
  40c800:	ldrb	w0, [x1, x0]
  40c804:	cmp	w0, #0x0
  40c808:	b.ne	40c7d0 <ferror@plt+0x8f40>  // b.any
  40c80c:	add	x0, sp, #0x40
  40c810:	bl	402fd0 <strlen@plt>
  40c814:	mov	w1, w0
  40c818:	ldr	w0, [sp, #164]
  40c81c:	sub	w0, w1, w0
  40c820:	str	w0, [sp, #164]
  40c824:	ldr	w1, [sp, #164]
  40c828:	ldr	w0, [sp, #160]
  40c82c:	cmp	w1, w0
  40c830:	b.le	40c83c <ferror@plt+0x8fac>
  40c834:	ldr	w0, [sp, #164]
  40c838:	str	w0, [sp, #160]
  40c83c:	ldr	x0, [sp, #176]
  40c840:	str	x0, [sp, #184]
  40c844:	b	40ca68 <ferror@plt+0x91d8>
  40c848:	ldr	x0, [sp, #48]
  40c84c:	ldr	x1, [x0, #40]
  40c850:	ldr	x0, [sp, #184]
  40c854:	add	x1, x1, x0
  40c858:	add	x0, sp, #0x40
  40c85c:	mov	x2, x1
  40c860:	mov	x1, x0
  40c864:	ldr	x0, [sp, #56]
  40c868:	bl	403690 <bfd_sprintf_vma@plt>
  40c86c:	add	x0, sp, #0x40
  40c870:	bl	402fd0 <strlen@plt>
  40c874:	str	w0, [sp, #164]
  40c878:	ldr	w0, [sp, #164]
  40c87c:	cmp	w0, #0x3f
  40c880:	b.ls	40c888 <ferror@plt+0x8ff8>  // b.plast
  40c884:	bl	403400 <abort@plt>
  40c888:	mov	w0, #0x20                  	// #32
  40c88c:	bl	4037e0 <putchar@plt>
  40c890:	b	40c8a8 <ferror@plt+0x9018>
  40c894:	mov	w0, #0x30                  	// #48
  40c898:	bl	4037e0 <putchar@plt>
  40c89c:	ldr	w0, [sp, #164]
  40c8a0:	add	w0, w0, #0x1
  40c8a4:	str	w0, [sp, #164]
  40c8a8:	ldr	w1, [sp, #164]
  40c8ac:	ldr	w0, [sp, #160]
  40c8b0:	cmp	w1, w0
  40c8b4:	b.lt	40c894 <ferror@plt+0x9004>  // b.tstop
  40c8b8:	ldrsw	x1, [sp, #164]
  40c8bc:	ldrsw	x0, [sp, #160]
  40c8c0:	sub	x0, x1, x0
  40c8c4:	add	x1, sp, #0x40
  40c8c8:	add	x2, x1, x0
  40c8cc:	adrp	x0, 480000 <_sch_istable+0x1478>
  40c8d0:	add	x0, x0, #0xf20
  40c8d4:	ldr	x0, [x0]
  40c8d8:	mov	x1, x0
  40c8dc:	mov	x0, x2
  40c8e0:	bl	402fe0 <fputs@plt>
  40c8e4:	mov	w0, #0x20                  	// #32
  40c8e8:	bl	4037e0 <putchar@plt>
  40c8ec:	ldr	w0, [sp, #148]
  40c8f0:	ldr	x1, [sp, #184]
  40c8f4:	mul	x0, x1, x0
  40c8f8:	str	x0, [sp, #152]
  40c8fc:	b	40c96c <ferror@plt+0x90dc>
  40c900:	ldr	w1, [sp, #148]
  40c904:	ldr	x0, [sp, #168]
  40c908:	mul	x0, x1, x0
  40c90c:	ldr	x1, [sp, #152]
  40c910:	cmp	x1, x0
  40c914:	b.cs	40c93c <ferror@plt+0x90ac>  // b.hs, b.nlast
  40c918:	ldr	x1, [sp, #128]
  40c91c:	ldr	x0, [sp, #152]
  40c920:	add	x0, x1, x0
  40c924:	ldrb	w0, [x0]
  40c928:	mov	w1, w0
  40c92c:	adrp	x0, 455000 <warn@@Base+0x7330>
  40c930:	add	x0, x0, #0x58
  40c934:	bl	403780 <printf@plt>
  40c938:	b	40c948 <ferror@plt+0x90b8>
  40c93c:	adrp	x0, 454000 <warn@@Base+0x6330>
  40c940:	add	x0, x0, #0xbe0
  40c944:	bl	403780 <printf@plt>
  40c948:	ldr	x0, [sp, #152]
  40c94c:	and	x0, x0, #0x3
  40c950:	cmp	x0, #0x3
  40c954:	b.ne	40c960 <ferror@plt+0x90d0>  // b.any
  40c958:	mov	w0, #0x20                  	// #32
  40c95c:	bl	4037e0 <putchar@plt>
  40c960:	ldr	x0, [sp, #152]
  40c964:	add	x0, x0, #0x1
  40c968:	str	x0, [sp, #152]
  40c96c:	ldr	w1, [sp, #148]
  40c970:	ldr	x0, [sp, #184]
  40c974:	mul	x1, x1, x0
  40c978:	ldrsw	x0, [sp, #144]
  40c97c:	add	x0, x1, x0
  40c980:	ldr	x1, [sp, #152]
  40c984:	cmp	x1, x0
  40c988:	b.cc	40c900 <ferror@plt+0x9070>  // b.lo, b.ul, b.last
  40c98c:	mov	w0, #0x20                  	// #32
  40c990:	bl	4037e0 <putchar@plt>
  40c994:	ldr	w0, [sp, #148]
  40c998:	ldr	x1, [sp, #184]
  40c99c:	mul	x0, x1, x0
  40c9a0:	str	x0, [sp, #152]
  40c9a4:	b	40ca24 <ferror@plt+0x9194>
  40c9a8:	ldr	w1, [sp, #148]
  40c9ac:	ldr	x0, [sp, #168]
  40c9b0:	mul	x0, x1, x0
  40c9b4:	ldr	x1, [sp, #152]
  40c9b8:	cmp	x1, x0
  40c9bc:	b.cc	40c9cc <ferror@plt+0x913c>  // b.lo, b.ul, b.last
  40c9c0:	mov	w0, #0x20                  	// #32
  40c9c4:	bl	4037e0 <putchar@plt>
  40c9c8:	b	40ca18 <ferror@plt+0x9188>
  40c9cc:	ldr	x1, [sp, #128]
  40c9d0:	ldr	x0, [sp, #152]
  40c9d4:	add	x0, x1, x0
  40c9d8:	ldrb	w0, [x0]
  40c9dc:	mov	w1, w0
  40c9e0:	adrp	x0, 47e000 <warn@@Base+0x30330>
  40c9e4:	add	x0, x0, #0xb88
  40c9e8:	sxtw	x1, w1
  40c9ec:	ldrh	w0, [x0, x1, lsl #1]
  40c9f0:	and	w0, w0, #0x10
  40c9f4:	cmp	w0, #0x0
  40c9f8:	b.eq	40ca10 <ferror@plt+0x9180>  // b.none
  40c9fc:	ldr	x1, [sp, #128]
  40ca00:	ldr	x0, [sp, #152]
  40ca04:	add	x0, x1, x0
  40ca08:	ldrb	w0, [x0]
  40ca0c:	b	40ca14 <ferror@plt+0x9184>
  40ca10:	mov	w0, #0x2e                  	// #46
  40ca14:	bl	4037e0 <putchar@plt>
  40ca18:	ldr	x0, [sp, #152]
  40ca1c:	add	x0, x0, #0x1
  40ca20:	str	x0, [sp, #152]
  40ca24:	ldr	w1, [sp, #148]
  40ca28:	ldr	x0, [sp, #184]
  40ca2c:	mul	x1, x1, x0
  40ca30:	ldrsw	x0, [sp, #144]
  40ca34:	add	x0, x1, x0
  40ca38:	ldr	x1, [sp, #152]
  40ca3c:	cmp	x1, x0
  40ca40:	b.cc	40c9a8 <ferror@plt+0x9118>  // b.lo, b.ul, b.last
  40ca44:	mov	w0, #0xa                   	// #10
  40ca48:	bl	4037e0 <putchar@plt>
  40ca4c:	ldr	w1, [sp, #144]
  40ca50:	ldr	w0, [sp, #148]
  40ca54:	udiv	w0, w1, w0
  40ca58:	mov	w0, w0
  40ca5c:	ldr	x1, [sp, #184]
  40ca60:	add	x0, x1, x0
  40ca64:	str	x0, [sp, #184]
  40ca68:	ldr	x1, [sp, #184]
  40ca6c:	ldr	x0, [sp, #168]
  40ca70:	cmp	x1, x0
  40ca74:	b.cc	40c848 <ferror@plt+0x8fb8>  // b.lo, b.ul, b.last
  40ca78:	ldr	x0, [sp, #128]
  40ca7c:	bl	403510 <free@plt>
  40ca80:	b	40caa0 <ferror@plt+0x9210>
  40ca84:	nop
  40ca88:	b	40caa0 <ferror@plt+0x9210>
  40ca8c:	nop
  40ca90:	b	40caa0 <ferror@plt+0x9210>
  40ca94:	nop
  40ca98:	b	40caa0 <ferror@plt+0x9210>
  40ca9c:	nop
  40caa0:	ldp	x19, x20, [sp, #16]
  40caa4:	ldp	x29, x30, [sp], #192
  40caa8:	ret
  40caac:	stp	x29, x30, [sp, #-32]!
  40cab0:	mov	x29, sp
  40cab4:	str	x0, [sp, #24]
  40cab8:	mov	x2, #0x0                   	// #0
  40cabc:	adrp	x0, 40c000 <ferror@plt+0x8770>
  40cac0:	add	x1, x0, #0x4b0
  40cac4:	ldr	x0, [sp, #24]
  40cac8:	bl	403790 <bfd_map_over_sections@plt>
  40cacc:	nop
  40cad0:	ldp	x29, x30, [sp], #32
  40cad4:	ret
  40cad8:	stp	x29, x30, [sp, #-80]!
  40cadc:	mov	x29, sp
  40cae0:	str	x0, [sp, #24]
  40cae4:	str	w1, [sp, #20]
  40cae8:	ldr	w0, [sp, #20]
  40caec:	cmp	w0, #0x0
  40caf0:	b.eq	40cb24 <ferror@plt+0x9294>  // b.none
  40caf4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40caf8:	add	x0, x0, #0x4c8
  40cafc:	ldr	x0, [x0]
  40cb00:	str	x0, [sp, #72]
  40cb04:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40cb08:	add	x0, x0, #0x4e0
  40cb0c:	ldr	x0, [x0]
  40cb10:	str	x0, [sp, #64]
  40cb14:	adrp	x0, 455000 <warn@@Base+0x7330>
  40cb18:	add	x0, x0, #0x5c8
  40cb1c:	bl	403450 <puts@plt>
  40cb20:	b	40cb50 <ferror@plt+0x92c0>
  40cb24:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40cb28:	add	x0, x0, #0x4a8
  40cb2c:	ldr	x0, [x0]
  40cb30:	str	x0, [sp, #72]
  40cb34:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40cb38:	add	x0, x0, #0x4b0
  40cb3c:	ldr	x0, [x0]
  40cb40:	str	x0, [sp, #64]
  40cb44:	adrp	x0, 455000 <warn@@Base+0x7330>
  40cb48:	add	x0, x0, #0x5e0
  40cb4c:	bl	403450 <puts@plt>
  40cb50:	ldr	x0, [sp, #64]
  40cb54:	cmp	x0, #0x0
  40cb58:	b.ne	40cb6c <ferror@plt+0x92dc>  // b.any
  40cb5c:	adrp	x0, 455000 <warn@@Base+0x7330>
  40cb60:	add	x0, x0, #0x5f0
  40cb64:	bl	403840 <gettext@plt>
  40cb68:	bl	403780 <printf@plt>
  40cb6c:	str	xzr, [sp, #56]
  40cb70:	b	40cd50 <ferror@plt+0x94c0>
  40cb74:	ldr	x0, [sp, #72]
  40cb78:	ldr	x0, [x0]
  40cb7c:	cmp	x0, #0x0
  40cb80:	b.ne	40cb9c <ferror@plt+0x930c>  // b.any
  40cb84:	adrp	x0, 455000 <warn@@Base+0x7330>
  40cb88:	add	x0, x0, #0x600
  40cb8c:	bl	403840 <gettext@plt>
  40cb90:	ldr	x1, [sp, #56]
  40cb94:	bl	403780 <printf@plt>
  40cb98:	b	40cd38 <ferror@plt+0x94a8>
  40cb9c:	ldr	x0, [sp, #72]
  40cba0:	ldr	x0, [x0]
  40cba4:	bl	403b0c <ferror@plt+0x27c>
  40cba8:	str	x0, [sp, #48]
  40cbac:	ldr	x0, [sp, #48]
  40cbb0:	cmp	x0, #0x0
  40cbb4:	b.ne	40cbd0 <ferror@plt+0x9340>  // b.any
  40cbb8:	adrp	x0, 455000 <warn@@Base+0x7330>
  40cbbc:	add	x0, x0, #0x628
  40cbc0:	bl	403840 <gettext@plt>
  40cbc4:	ldr	x1, [sp, #56]
  40cbc8:	bl	403780 <printf@plt>
  40cbcc:	b	40cd38 <ferror@plt+0x94a8>
  40cbd0:	ldr	x0, [sp, #72]
  40cbd4:	ldr	x0, [x0]
  40cbd8:	ldr	x0, [x0, #32]
  40cbdc:	bl	403f14 <ferror@plt+0x684>
  40cbe0:	cmp	w0, #0x0
  40cbe4:	b.eq	40cd38 <ferror@plt+0x94a8>  // b.none
  40cbe8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40cbec:	add	x0, x0, #0x428
  40cbf0:	ldr	w0, [x0]
  40cbf4:	cmp	w0, #0x0
  40cbf8:	b.ne	40cc24 <ferror@plt+0x9394>  // b.any
  40cbfc:	ldr	x0, [sp, #48]
  40cc00:	ldr	x0, [x0, #8]
  40cc04:	ldr	x2, [x0, #552]
  40cc08:	ldr	x0, [sp, #72]
  40cc0c:	ldr	x0, [x0]
  40cc10:	mov	x1, x0
  40cc14:	ldr	x0, [sp, #48]
  40cc18:	blr	x2
  40cc1c:	cmp	w0, #0x0
  40cc20:	b.ne	40cd38 <ferror@plt+0x94a8>  // b.any
  40cc24:	ldr	x0, [sp, #72]
  40cc28:	ldr	x0, [x0]
  40cc2c:	ldr	x0, [x0, #8]
  40cc30:	str	x0, [sp, #40]
  40cc34:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40cc38:	add	x0, x0, #0x400
  40cc3c:	ldr	w0, [x0]
  40cc40:	cmp	w0, #0x0
  40cc44:	b.eq	40ccf8 <ferror@plt+0x9468>  // b.none
  40cc48:	ldr	x0, [sp, #40]
  40cc4c:	cmp	x0, #0x0
  40cc50:	b.eq	40ccf8 <ferror@plt+0x9468>  // b.none
  40cc54:	ldr	x0, [sp, #40]
  40cc58:	ldrb	w0, [x0]
  40cc5c:	cmp	w0, #0x0
  40cc60:	b.eq	40ccf8 <ferror@plt+0x9468>  // b.none
  40cc64:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40cc68:	add	x0, x0, #0x4c0
  40cc6c:	ldr	w0, [x0]
  40cc70:	mov	w2, w0
  40cc74:	ldr	x1, [sp, #40]
  40cc78:	ldr	x0, [sp, #48]
  40cc7c:	bl	4035d0 <bfd_demangle@plt>
  40cc80:	str	x0, [sp, #32]
  40cc84:	ldr	x0, [sp, #32]
  40cc88:	cmp	x0, #0x0
  40cc8c:	b.eq	40cca0 <ferror@plt+0x9410>  // b.none
  40cc90:	ldr	x0, [sp, #72]
  40cc94:	ldr	x0, [x0]
  40cc98:	ldr	x1, [sp, #32]
  40cc9c:	str	x1, [x0, #8]
  40cca0:	ldr	x0, [sp, #48]
  40cca4:	ldr	x0, [x0, #8]
  40cca8:	ldr	x4, [x0, #520]
  40ccac:	adrp	x0, 480000 <_sch_istable+0x1478>
  40ccb0:	add	x0, x0, #0xf20
  40ccb4:	ldr	x1, [x0]
  40ccb8:	ldr	x0, [sp, #72]
  40ccbc:	ldr	x0, [x0]
  40ccc0:	mov	w3, #0x2                   	// #2
  40ccc4:	mov	x2, x0
  40ccc8:	ldr	x0, [sp, #48]
  40cccc:	blr	x4
  40ccd0:	ldr	x0, [sp, #32]
  40ccd4:	cmp	x0, #0x0
  40ccd8:	b.eq	40cd2c <ferror@plt+0x949c>  // b.none
  40ccdc:	ldr	x0, [sp, #72]
  40cce0:	ldr	x0, [x0]
  40cce4:	ldr	x1, [sp, #40]
  40cce8:	str	x1, [x0, #8]
  40ccec:	ldr	x0, [sp, #32]
  40ccf0:	bl	403510 <free@plt>
  40ccf4:	b	40cd2c <ferror@plt+0x949c>
  40ccf8:	ldr	x0, [sp, #48]
  40ccfc:	ldr	x0, [x0, #8]
  40cd00:	ldr	x4, [x0, #520]
  40cd04:	adrp	x0, 480000 <_sch_istable+0x1478>
  40cd08:	add	x0, x0, #0xf20
  40cd0c:	ldr	x1, [x0]
  40cd10:	ldr	x0, [sp, #72]
  40cd14:	ldr	x0, [x0]
  40cd18:	mov	w3, #0x2                   	// #2
  40cd1c:	mov	x2, x0
  40cd20:	ldr	x0, [sp, #48]
  40cd24:	blr	x4
  40cd28:	b	40cd30 <ferror@plt+0x94a0>
  40cd2c:	nop
  40cd30:	mov	w0, #0xa                   	// #10
  40cd34:	bl	4037e0 <putchar@plt>
  40cd38:	ldr	x0, [sp, #72]
  40cd3c:	add	x0, x0, #0x8
  40cd40:	str	x0, [sp, #72]
  40cd44:	ldr	x0, [sp, #56]
  40cd48:	add	x0, x0, #0x1
  40cd4c:	str	x0, [sp, #56]
  40cd50:	ldr	x1, [sp, #56]
  40cd54:	ldr	x0, [sp, #64]
  40cd58:	cmp	x1, x0
  40cd5c:	b.lt	40cb74 <ferror@plt+0x92e4>  // b.tstop
  40cd60:	adrp	x0, 455000 <warn@@Base+0x7330>
  40cd64:	add	x0, x0, #0xe8
  40cd68:	bl	403450 <puts@plt>
  40cd6c:	nop
  40cd70:	ldp	x29, x30, [sp], #80
  40cd74:	ret
  40cd78:	stp	x29, x30, [sp, #-192]!
  40cd7c:	mov	x29, sp
  40cd80:	str	x0, [sp, #40]
  40cd84:	str	x1, [sp, #32]
  40cd88:	str	x2, [sp, #24]
  40cd8c:	str	x3, [sp, #16]
  40cd90:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40cd94:	add	x0, x0, #0x540
  40cd98:	ldr	w0, [x0]
  40cd9c:	cmp	w0, #0x0
  40cda0:	b.ne	40cdd4 <ferror@plt+0x9544>  // b.any
  40cda4:	add	x0, sp, #0x48
  40cda8:	mov	x2, #0xffffffffffffffff    	// #-1
  40cdac:	mov	x1, x0
  40cdb0:	ldr	x0, [sp, #40]
  40cdb4:	bl	403690 <bfd_sprintf_vma@plt>
  40cdb8:	add	x0, sp, #0x48
  40cdbc:	bl	402fd0 <strlen@plt>
  40cdc0:	sub	w0, w0, #0x7
  40cdc4:	mov	w1, w0
  40cdc8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40cdcc:	add	x0, x0, #0x540
  40cdd0:	str	w1, [x0]
  40cdd4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40cdd8:	add	x0, x0, #0x540
  40cddc:	ldr	w1, [x0]
  40cde0:	adrp	x0, 453000 <warn@@Base+0x5330>
  40cde4:	add	x4, x0, #0x4b0
  40cde8:	mov	w3, #0xc                   	// #12
  40cdec:	adrp	x0, 453000 <warn@@Base+0x5330>
  40cdf0:	add	x2, x0, #0x4b0
  40cdf4:	adrp	x0, 455000 <warn@@Base+0x7330>
  40cdf8:	add	x0, x0, #0x660
  40cdfc:	bl	403780 <printf@plt>
  40ce00:	str	xzr, [sp, #176]
  40ce04:	str	xzr, [sp, #168]
  40ce08:	str	wzr, [sp, #164]
  40ce0c:	str	wzr, [sp, #160]
  40ce10:	ldr	x0, [sp, #24]
  40ce14:	str	x0, [sp, #184]
  40ce18:	b	40d38c <ferror@plt+0x9afc>
  40ce1c:	ldr	x0, [sp, #184]
  40ce20:	ldr	x0, [x0]
  40ce24:	str	x0, [sp, #112]
  40ce28:	str	xzr, [sp, #136]
  40ce2c:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40ce30:	add	x0, x0, #0x4b0
  40ce34:	ldr	x0, [x0]
  40ce38:	cmn	x0, #0x1
  40ce3c:	b.eq	40ce5c <ferror@plt+0x95cc>  // b.none
  40ce40:	ldr	x0, [sp, #112]
  40ce44:	ldr	x1, [x0, #8]
  40ce48:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40ce4c:	add	x0, x0, #0x4b0
  40ce50:	ldr	x0, [x0]
  40ce54:	cmp	x1, x0
  40ce58:	b.cc	40d368 <ferror@plt+0x9ad8>  // b.lo, b.ul, b.last
  40ce5c:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40ce60:	add	x0, x0, #0x4b8
  40ce64:	ldr	x0, [x0]
  40ce68:	cmn	x0, #0x1
  40ce6c:	b.eq	40ce8c <ferror@plt+0x95fc>  // b.none
  40ce70:	ldr	x0, [sp, #112]
  40ce74:	ldr	x1, [x0, #8]
  40ce78:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40ce7c:	add	x0, x0, #0x4b8
  40ce80:	ldr	x0, [x0]
  40ce84:	cmp	x1, x0
  40ce88:	b.hi	40d370 <ferror@plt+0x9ae0>  // b.pmore
  40ce8c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40ce90:	add	x0, x0, #0x3d4
  40ce94:	ldr	w0, [x0]
  40ce98:	cmp	w0, #0x0
  40ce9c:	b.eq	40d08c <ferror@plt+0x97fc>  // b.none
  40cea0:	ldr	x0, [sp, #32]
  40cea4:	cmp	x0, #0x0
  40cea8:	b.eq	40d08c <ferror@plt+0x97fc>  // b.none
  40ceac:	ldr	x0, [sp, #40]
  40ceb0:	ldr	x0, [x0, #8]
  40ceb4:	ldr	x8, [x0, #568]
  40ceb8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40cebc:	add	x0, x0, #0x4a8
  40cec0:	ldr	x1, [x0]
  40cec4:	ldr	x0, [sp, #112]
  40cec8:	ldr	x0, [x0, #8]
  40cecc:	add	x5, sp, #0x30
  40ced0:	add	x4, sp, #0x34
  40ced4:	add	x3, sp, #0x38
  40ced8:	add	x2, sp, #0x40
  40cedc:	mov	x7, x5
  40cee0:	mov	x6, x4
  40cee4:	mov	x5, x3
  40cee8:	mov	x4, x2
  40ceec:	mov	x3, x0
  40cef0:	ldr	x2, [sp, #32]
  40cef4:	ldr	x0, [sp, #40]
  40cef8:	blr	x8
  40cefc:	cmp	w0, #0x0
  40cf00:	b.eq	40d08c <ferror@plt+0x97fc>  // b.none
  40cf04:	ldr	x0, [sp, #56]
  40cf08:	cmp	x0, #0x0
  40cf0c:	b.eq	40cf68 <ferror@plt+0x96d8>  // b.none
  40cf10:	ldr	x0, [sp, #168]
  40cf14:	cmp	x0, #0x0
  40cf18:	b.eq	40cf30 <ferror@plt+0x96a0>  // b.none
  40cf1c:	ldr	x0, [sp, #56]
  40cf20:	ldr	x1, [sp, #168]
  40cf24:	bl	4034b0 <strcmp@plt>
  40cf28:	cmp	w0, #0x0
  40cf2c:	b.eq	40cf68 <ferror@plt+0x96d8>  // b.none
  40cf30:	ldr	x0, [sp, #56]
  40cf34:	bl	403d68 <ferror@plt+0x4d8>
  40cf38:	mov	x1, x0
  40cf3c:	adrp	x0, 454000 <warn@@Base+0x6330>
  40cf40:	add	x0, x0, #0xf68
  40cf44:	bl	403780 <printf@plt>
  40cf48:	ldr	x0, [sp, #168]
  40cf4c:	cmp	x0, #0x0
  40cf50:	b.eq	40cf5c <ferror@plt+0x96cc>  // b.none
  40cf54:	ldr	x0, [sp, #168]
  40cf58:	bl	403510 <free@plt>
  40cf5c:	ldr	x0, [sp, #56]
  40cf60:	bl	4032c0 <xstrdup@plt>
  40cf64:	str	x0, [sp, #168]
  40cf68:	ldr	w0, [sp, #52]
  40cf6c:	cmp	w0, #0x0
  40cf70:	b.eq	40d08c <ferror@plt+0x97fc>  // b.none
  40cf74:	ldr	w0, [sp, #52]
  40cf78:	ldr	w1, [sp, #164]
  40cf7c:	cmp	w1, w0
  40cf80:	b.ne	40cfc0 <ferror@plt+0x9730>  // b.any
  40cf84:	ldr	x0, [sp, #64]
  40cf88:	cmp	x0, #0x0
  40cf8c:	b.eq	40cfb0 <ferror@plt+0x9720>  // b.none
  40cf90:	ldr	x0, [sp, #176]
  40cf94:	cmp	x0, #0x0
  40cf98:	b.eq	40cfb0 <ferror@plt+0x9720>  // b.none
  40cf9c:	ldr	x0, [sp, #64]
  40cfa0:	ldr	x1, [sp, #176]
  40cfa4:	bl	4030c0 <filename_cmp@plt>
  40cfa8:	cmp	w0, #0x0
  40cfac:	b.ne	40cfc0 <ferror@plt+0x9730>  // b.any
  40cfb0:	ldr	w0, [sp, #48]
  40cfb4:	ldr	w1, [sp, #160]
  40cfb8:	cmp	w1, w0
  40cfbc:	b.eq	40d08c <ferror@plt+0x97fc>  // b.none
  40cfc0:	ldr	w0, [sp, #48]
  40cfc4:	cmp	w0, #0x0
  40cfc8:	b.eq	40d008 <ferror@plt+0x9778>  // b.none
  40cfcc:	ldr	x0, [sp, #64]
  40cfd0:	cmp	x0, #0x0
  40cfd4:	b.eq	40cfe4 <ferror@plt+0x9754>  // b.none
  40cfd8:	ldr	x0, [sp, #64]
  40cfdc:	bl	403d68 <ferror@plt+0x4d8>
  40cfe0:	b	40cfec <ferror@plt+0x975c>
  40cfe4:	adrp	x0, 454000 <warn@@Base+0x6330>
  40cfe8:	add	x0, x0, #0xf70
  40cfec:	ldr	w1, [sp, #52]
  40cff0:	mov	w2, w1
  40cff4:	mov	x1, x0
  40cff8:	adrp	x0, 454000 <warn@@Base+0x6330>
  40cffc:	add	x0, x0, #0xf98
  40d000:	bl	403780 <printf@plt>
  40d004:	b	40d048 <ferror@plt+0x97b8>
  40d008:	ldr	x0, [sp, #64]
  40d00c:	cmp	x0, #0x0
  40d010:	b.eq	40d020 <ferror@plt+0x9790>  // b.none
  40d014:	ldr	x0, [sp, #64]
  40d018:	bl	403d68 <ferror@plt+0x4d8>
  40d01c:	b	40d028 <ferror@plt+0x9798>
  40d020:	adrp	x0, 454000 <warn@@Base+0x6330>
  40d024:	add	x0, x0, #0xf70
  40d028:	ldr	w1, [sp, #52]
  40d02c:	ldr	w2, [sp, #48]
  40d030:	mov	w3, w2
  40d034:	mov	w2, w1
  40d038:	mov	x1, x0
  40d03c:	adrp	x0, 454000 <warn@@Base+0x6330>
  40d040:	add	x0, x0, #0xf78
  40d044:	bl	403780 <printf@plt>
  40d048:	ldr	w0, [sp, #52]
  40d04c:	str	w0, [sp, #164]
  40d050:	ldr	w0, [sp, #48]
  40d054:	str	w0, [sp, #160]
  40d058:	ldr	x0, [sp, #176]
  40d05c:	cmp	x0, #0x0
  40d060:	b.eq	40d06c <ferror@plt+0x97dc>  // b.none
  40d064:	ldr	x0, [sp, #176]
  40d068:	bl	403510 <free@plt>
  40d06c:	ldr	x0, [sp, #64]
  40d070:	cmp	x0, #0x0
  40d074:	b.ne	40d080 <ferror@plt+0x97f0>  // b.any
  40d078:	str	xzr, [sp, #176]
  40d07c:	b	40d08c <ferror@plt+0x97fc>
  40d080:	ldr	x0, [sp, #64]
  40d084:	bl	4032c0 <xstrdup@plt>
  40d088:	str	x0, [sp, #176]
  40d08c:	ldr	x0, [sp, #112]
  40d090:	ldr	x0, [x0]
  40d094:	cmp	x0, #0x0
  40d098:	b.eq	40d0e0 <ferror@plt+0x9850>  // b.none
  40d09c:	ldr	x0, [sp, #112]
  40d0a0:	ldr	x0, [x0]
  40d0a4:	ldr	x0, [x0]
  40d0a8:	cmp	x0, #0x0
  40d0ac:	b.eq	40d0e0 <ferror@plt+0x9850>  // b.none
  40d0b0:	ldr	x0, [sp, #112]
  40d0b4:	ldr	x0, [x0]
  40d0b8:	ldr	x0, [x0]
  40d0bc:	ldr	x0, [x0, #8]
  40d0c0:	str	x0, [sp, #152]
  40d0c4:	ldr	x0, [sp, #112]
  40d0c8:	ldr	x0, [x0]
  40d0cc:	ldr	x0, [x0]
  40d0d0:	ldr	x0, [x0, #32]
  40d0d4:	ldr	x0, [x0]
  40d0d8:	str	x0, [sp, #144]
  40d0dc:	b	40d0e8 <ferror@plt+0x9858>
  40d0e0:	str	xzr, [sp, #152]
  40d0e4:	str	xzr, [sp, #144]
  40d0e8:	adrp	x0, 480000 <_sch_istable+0x1478>
  40d0ec:	add	x0, x0, #0xf20
  40d0f0:	ldr	x1, [x0]
  40d0f4:	ldr	x0, [sp, #112]
  40d0f8:	ldr	x0, [x0, #8]
  40d0fc:	mov	x2, x0
  40d100:	ldr	x0, [sp, #40]
  40d104:	bl	403740 <bfd_fprintf_vma@plt>
  40d108:	ldr	x0, [sp, #112]
  40d10c:	ldr	x0, [x0, #24]
  40d110:	cmp	x0, #0x0
  40d114:	b.ne	40d128 <ferror@plt+0x9898>  // b.any
  40d118:	adrp	x0, 455000 <warn@@Base+0x7330>
  40d11c:	add	x0, x0, #0x680
  40d120:	bl	403780 <printf@plt>
  40d124:	b	40d25c <ferror@plt+0x99cc>
  40d128:	ldr	x0, [sp, #112]
  40d12c:	ldr	x0, [x0, #24]
  40d130:	ldr	x0, [x0, #32]
  40d134:	cmp	x0, #0x0
  40d138:	b.eq	40d240 <ferror@plt+0x99b0>  // b.none
  40d13c:	ldr	x0, [sp, #112]
  40d140:	ldr	x0, [x0, #24]
  40d144:	ldr	x0, [x0, #32]
  40d148:	str	x0, [sp, #128]
  40d14c:	ldr	x0, [sp, #40]
  40d150:	ldr	x0, [x0, #8]
  40d154:	ldr	w0, [x0, #8]
  40d158:	cmp	w0, #0x5
  40d15c:	b.ne	40d22c <ferror@plt+0x999c>  // b.any
  40d160:	ldr	x0, [sp, #40]
  40d164:	ldr	x0, [x0, #248]
  40d168:	ldrh	w0, [x0, #58]
  40d16c:	cmp	w0, #0x2b
  40d170:	b.ne	40d22c <ferror@plt+0x999c>  // b.any
  40d174:	ldr	x0, [sp, #16]
  40d178:	cmp	x0, #0x1
  40d17c:	b.le	40d22c <ferror@plt+0x999c>
  40d180:	ldr	x0, [sp, #112]
  40d184:	ldr	x0, [x0, #24]
  40d188:	ldr	x2, [x0, #32]
  40d18c:	adrp	x0, 455000 <warn@@Base+0x7330>
  40d190:	add	x1, x0, #0x698
  40d194:	mov	x0, x2
  40d198:	bl	4034b0 <strcmp@plt>
  40d19c:	cmp	w0, #0x0
  40d1a0:	b.ne	40d22c <ferror@plt+0x999c>  // b.any
  40d1a4:	ldr	x0, [sp, #184]
  40d1a8:	ldr	x0, [x0, #8]
  40d1ac:	str	x0, [sp, #104]
  40d1b0:	ldr	x0, [sp, #104]
  40d1b4:	cmp	x0, #0x0
  40d1b8:	b.eq	40d22c <ferror@plt+0x999c>  // b.none
  40d1bc:	ldr	x0, [sp, #104]
  40d1c0:	ldr	x0, [x0, #24]
  40d1c4:	cmp	x0, #0x0
  40d1c8:	b.eq	40d22c <ferror@plt+0x999c>  // b.none
  40d1cc:	ldr	x0, [sp, #112]
  40d1d0:	ldr	x1, [x0, #8]
  40d1d4:	ldr	x0, [sp, #104]
  40d1d8:	ldr	x0, [x0, #8]
  40d1dc:	cmp	x1, x0
  40d1e0:	b.ne	40d22c <ferror@plt+0x999c>  // b.any
  40d1e4:	ldr	x0, [sp, #104]
  40d1e8:	ldr	x0, [x0, #24]
  40d1ec:	ldr	x2, [x0, #32]
  40d1f0:	adrp	x0, 455000 <warn@@Base+0x7330>
  40d1f4:	add	x1, x0, #0x6a8
  40d1f8:	mov	x0, x2
  40d1fc:	bl	4034b0 <strcmp@plt>
  40d200:	cmp	w0, #0x0
  40d204:	b.ne	40d22c <ferror@plt+0x999c>  // b.any
  40d208:	adrp	x0, 455000 <warn@@Base+0x7330>
  40d20c:	add	x0, x0, #0x6b8
  40d210:	str	x0, [sp, #128]
  40d214:	ldr	x0, [sp, #104]
  40d218:	ldr	x0, [x0, #16]
  40d21c:	str	x0, [sp, #136]
  40d220:	ldr	x0, [sp, #184]
  40d224:	add	x0, x0, #0x8
  40d228:	str	x0, [sp, #184]
  40d22c:	ldr	x1, [sp, #128]
  40d230:	adrp	x0, 455000 <warn@@Base+0x7330>
  40d234:	add	x0, x0, #0x6c8
  40d238:	bl	403780 <printf@plt>
  40d23c:	b	40d25c <ferror@plt+0x99cc>
  40d240:	ldr	x0, [sp, #112]
  40d244:	ldr	x0, [x0, #24]
  40d248:	ldr	w0, [x0]
  40d24c:	mov	w1, w0
  40d250:	adrp	x0, 455000 <warn@@Base+0x7330>
  40d254:	add	x0, x0, #0x6d8
  40d258:	bl	403780 <printf@plt>
  40d25c:	ldr	x0, [sp, #152]
  40d260:	cmp	x0, #0x0
  40d264:	b.eq	40d288 <ferror@plt+0x99f8>  // b.none
  40d268:	ldr	x0, [sp, #112]
  40d26c:	ldr	x0, [x0]
  40d270:	ldr	x0, [x0]
  40d274:	mov	x2, x0
  40d278:	mov	x1, #0x0                   	// #0
  40d27c:	ldr	x0, [sp, #40]
  40d280:	bl	4055dc <ferror@plt+0x1d4c>
  40d284:	b	40d2b8 <ferror@plt+0x9a28>
  40d288:	ldr	x0, [sp, #144]
  40d28c:	cmp	x0, #0x0
  40d290:	b.ne	40d2a0 <ferror@plt+0x9a10>  // b.any
  40d294:	adrp	x0, 455000 <warn@@Base+0x7330>
  40d298:	add	x0, x0, #0x90
  40d29c:	str	x0, [sp, #144]
  40d2a0:	ldr	x0, [sp, #144]
  40d2a4:	bl	403d68 <ferror@plt+0x4d8>
  40d2a8:	mov	x1, x0
  40d2ac:	adrp	x0, 455000 <warn@@Base+0x7330>
  40d2b0:	add	x0, x0, #0x6e8
  40d2b4:	bl	403780 <printf@plt>
  40d2b8:	ldr	x0, [sp, #112]
  40d2bc:	ldr	x0, [x0, #16]
  40d2c0:	cmp	x0, #0x0
  40d2c4:	b.eq	40d328 <ferror@plt+0x9a98>  // b.none
  40d2c8:	ldr	x0, [sp, #112]
  40d2cc:	ldr	x0, [x0, #16]
  40d2d0:	str	x0, [sp, #120]
  40d2d4:	ldr	x0, [sp, #120]
  40d2d8:	cmp	x0, #0x0
  40d2dc:	b.ge	40d2fc <ferror@plt+0x9a6c>  // b.tcont
  40d2e0:	adrp	x0, 454000 <warn@@Base+0x6330>
  40d2e4:	add	x0, x0, #0xee8
  40d2e8:	bl	403780 <printf@plt>
  40d2ec:	ldr	x0, [sp, #120]
  40d2f0:	neg	x0, x0
  40d2f4:	str	x0, [sp, #120]
  40d2f8:	b	40d308 <ferror@plt+0x9a78>
  40d2fc:	adrp	x0, 454000 <warn@@Base+0x6330>
  40d300:	add	x0, x0, #0xef0
  40d304:	bl	403780 <printf@plt>
  40d308:	adrp	x0, 480000 <_sch_istable+0x1478>
  40d30c:	add	x0, x0, #0xf20
  40d310:	ldr	x0, [x0]
  40d314:	ldr	x1, [sp, #120]
  40d318:	mov	x2, x1
  40d31c:	mov	x1, x0
  40d320:	ldr	x0, [sp, #40]
  40d324:	bl	403740 <bfd_fprintf_vma@plt>
  40d328:	ldr	x0, [sp, #136]
  40d32c:	cmp	x0, #0x0
  40d330:	b.eq	40d35c <ferror@plt+0x9acc>  // b.none
  40d334:	adrp	x0, 454000 <warn@@Base+0x6330>
  40d338:	add	x0, x0, #0xef0
  40d33c:	bl	403780 <printf@plt>
  40d340:	adrp	x0, 480000 <_sch_istable+0x1478>
  40d344:	add	x0, x0, #0xf20
  40d348:	ldr	x0, [x0]
  40d34c:	ldr	x2, [sp, #136]
  40d350:	mov	x1, x0
  40d354:	ldr	x0, [sp, #40]
  40d358:	bl	403740 <bfd_fprintf_vma@plt>
  40d35c:	mov	w0, #0xa                   	// #10
  40d360:	bl	4037e0 <putchar@plt>
  40d364:	b	40d374 <ferror@plt+0x9ae4>
  40d368:	nop
  40d36c:	b	40d374 <ferror@plt+0x9ae4>
  40d370:	nop
  40d374:	ldr	x0, [sp, #184]
  40d378:	add	x0, x0, #0x8
  40d37c:	str	x0, [sp, #184]
  40d380:	ldr	x0, [sp, #16]
  40d384:	sub	x0, x0, #0x1
  40d388:	str	x0, [sp, #16]
  40d38c:	ldr	x0, [sp, #16]
  40d390:	cmp	x0, #0x0
  40d394:	b.eq	40d3a8 <ferror@plt+0x9b18>  // b.none
  40d398:	ldr	x0, [sp, #184]
  40d39c:	ldr	x0, [x0]
  40d3a0:	cmp	x0, #0x0
  40d3a4:	b.ne	40ce1c <ferror@plt+0x958c>  // b.any
  40d3a8:	ldr	x0, [sp, #176]
  40d3ac:	cmp	x0, #0x0
  40d3b0:	b.eq	40d3bc <ferror@plt+0x9b2c>  // b.none
  40d3b4:	ldr	x0, [sp, #176]
  40d3b8:	bl	403510 <free@plt>
  40d3bc:	ldr	x0, [sp, #168]
  40d3c0:	cmp	x0, #0x0
  40d3c4:	b.eq	40d3d0 <ferror@plt+0x9b40>  // b.none
  40d3c8:	ldr	x0, [sp, #168]
  40d3cc:	bl	403510 <free@plt>
  40d3d0:	nop
  40d3d4:	ldp	x29, x30, [sp], #192
  40d3d8:	ret
  40d3dc:	stp	x29, x30, [sp, #-96]!
  40d3e0:	mov	x29, sp
  40d3e4:	str	x19, [sp, #16]
  40d3e8:	str	x0, [sp, #56]
  40d3ec:	str	x1, [sp, #48]
  40d3f0:	str	x2, [sp, #40]
  40d3f4:	str	xzr, [sp, #88]
  40d3f8:	ldr	x0, [sp, #48]
  40d3fc:	bl	403a5c <ferror@plt+0x1cc>
  40d400:	cmp	w0, #0x0
  40d404:	b.ne	40d578 <ferror@plt+0x9ce8>  // b.any
  40d408:	ldr	x0, [sp, #48]
  40d40c:	bl	403a34 <ferror@plt+0x1a4>
  40d410:	cmp	w0, #0x0
  40d414:	b.ne	40d578 <ferror@plt+0x9ce8>  // b.any
  40d418:	ldr	x0, [sp, #48]
  40d41c:	bl	403a0c <ferror@plt+0x17c>
  40d420:	cmp	w0, #0x0
  40d424:	b.ne	40d578 <ferror@plt+0x9ce8>  // b.any
  40d428:	ldr	x0, [sp, #48]
  40d42c:	bl	403f14 <ferror@plt+0x684>
  40d430:	cmp	w0, #0x0
  40d434:	b.eq	40d578 <ferror@plt+0x9ce8>  // b.none
  40d438:	ldr	x0, [sp, #48]
  40d43c:	ldr	w0, [x0, #32]
  40d440:	and	w0, w0, #0x4
  40d444:	cmp	w0, #0x0
  40d448:	b.eq	40d578 <ferror@plt+0x9ce8>  // b.none
  40d44c:	ldr	x0, [sp, #48]
  40d450:	ldr	x0, [x0]
  40d454:	bl	403d68 <ferror@plt+0x4d8>
  40d458:	mov	x1, x0
  40d45c:	adrp	x0, 455000 <warn@@Base+0x7330>
  40d460:	add	x0, x0, #0x6f0
  40d464:	bl	403780 <printf@plt>
  40d468:	ldr	x1, [sp, #48]
  40d46c:	ldr	x0, [sp, #56]
  40d470:	bl	403760 <bfd_get_reloc_upper_bound@plt>
  40d474:	str	x0, [sp, #72]
  40d478:	ldr	x0, [sp, #72]
  40d47c:	cmp	x0, #0x0
  40d480:	b.ne	40d494 <ferror@plt+0x9c04>  // b.any
  40d484:	adrp	x0, 455000 <warn@@Base+0x7330>
  40d488:	add	x0, x0, #0x710
  40d48c:	bl	403450 <puts@plt>
  40d490:	b	40d57c <ferror@plt+0x9cec>
  40d494:	ldr	x0, [sp, #72]
  40d498:	cmp	x0, #0x0
  40d49c:	b.ge	40d4ac <ferror@plt+0x9c1c>  // b.tcont
  40d4a0:	ldr	x0, [sp, #72]
  40d4a4:	str	x0, [sp, #80]
  40d4a8:	b	40d4dc <ferror@plt+0x9c4c>
  40d4ac:	ldr	x0, [sp, #72]
  40d4b0:	bl	403290 <xmalloc@plt>
  40d4b4:	str	x0, [sp, #88]
  40d4b8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40d4bc:	add	x0, x0, #0x4a8
  40d4c0:	ldr	x0, [x0]
  40d4c4:	mov	x3, x0
  40d4c8:	ldr	x2, [sp, #88]
  40d4cc:	ldr	x1, [sp, #48]
  40d4d0:	ldr	x0, [sp, #56]
  40d4d4:	bl	4036e0 <bfd_canonicalize_reloc@plt>
  40d4d8:	str	x0, [sp, #80]
  40d4dc:	ldr	x0, [sp, #80]
  40d4e0:	cmp	x0, #0x0
  40d4e4:	b.ge	40d528 <ferror@plt+0x9c98>  // b.tcont
  40d4e8:	mov	w0, #0xa                   	// #10
  40d4ec:	bl	4037e0 <putchar@plt>
  40d4f0:	adrp	x0, 455000 <warn@@Base+0x7330>
  40d4f4:	add	x0, x0, #0x720
  40d4f8:	bl	403840 <gettext@plt>
  40d4fc:	mov	x19, x0
  40d500:	ldr	x0, [sp, #56]
  40d504:	bl	403a84 <ferror@plt+0x1f4>
  40d508:	bl	403d68 <ferror@plt+0x4d8>
  40d50c:	mov	x1, x0
  40d510:	mov	x0, x19
  40d514:	bl	44c650 <ferror@plt+0x48dc0>
  40d518:	adrp	x0, 454000 <warn@@Base+0x6330>
  40d51c:	add	x0, x0, #0xe20
  40d520:	bl	403840 <gettext@plt>
  40d524:	bl	44c4e4 <ferror@plt+0x48c54>
  40d528:	ldr	x0, [sp, #80]
  40d52c:	cmp	x0, #0x0
  40d530:	b.ne	40d544 <ferror@plt+0x9cb4>  // b.any
  40d534:	adrp	x0, 455000 <warn@@Base+0x7330>
  40d538:	add	x0, x0, #0x710
  40d53c:	bl	403450 <puts@plt>
  40d540:	b	40d56c <ferror@plt+0x9cdc>
  40d544:	mov	w0, #0xa                   	// #10
  40d548:	bl	4037e0 <putchar@plt>
  40d54c:	ldr	x3, [sp, #80]
  40d550:	ldr	x2, [sp, #88]
  40d554:	ldr	x1, [sp, #48]
  40d558:	ldr	x0, [sp, #56]
  40d55c:	bl	40cd78 <ferror@plt+0x94e8>
  40d560:	adrp	x0, 455000 <warn@@Base+0x7330>
  40d564:	add	x0, x0, #0xe8
  40d568:	bl	403450 <puts@plt>
  40d56c:	ldr	x0, [sp, #88]
  40d570:	bl	403510 <free@plt>
  40d574:	b	40d57c <ferror@plt+0x9cec>
  40d578:	nop
  40d57c:	ldr	x19, [sp, #16]
  40d580:	ldp	x29, x30, [sp], #96
  40d584:	ret
  40d588:	stp	x29, x30, [sp, #-32]!
  40d58c:	mov	x29, sp
  40d590:	str	x0, [sp, #24]
  40d594:	mov	x2, #0x0                   	// #0
  40d598:	adrp	x0, 40d000 <ferror@plt+0x9770>
  40d59c:	add	x1, x0, #0x3dc
  40d5a0:	ldr	x0, [sp, #24]
  40d5a4:	bl	403790 <bfd_map_over_sections@plt>
  40d5a8:	nop
  40d5ac:	ldp	x29, x30, [sp], #32
  40d5b0:	ret
  40d5b4:	stp	x29, x30, [sp, #-64]!
  40d5b8:	mov	x29, sp
  40d5bc:	str	x0, [sp, #24]
  40d5c0:	ldr	x0, [sp, #24]
  40d5c4:	ldr	x0, [x0, #8]
  40d5c8:	ldr	x1, [x0, #856]
  40d5cc:	ldr	x0, [sp, #24]
  40d5d0:	blr	x1
  40d5d4:	str	x0, [sp, #56]
  40d5d8:	ldr	x0, [sp, #56]
  40d5dc:	cmp	x0, #0x0
  40d5e0:	b.ge	40d5f0 <ferror@plt+0x9d60>  // b.tcont
  40d5e4:	ldr	x0, [sp, #24]
  40d5e8:	bl	403a84 <ferror@plt+0x1f4>
  40d5ec:	bl	44c4e4 <ferror@plt+0x48c54>
  40d5f0:	adrp	x0, 455000 <warn@@Base+0x7330>
  40d5f4:	add	x0, x0, #0x740
  40d5f8:	bl	403780 <printf@plt>
  40d5fc:	ldr	x0, [sp, #56]
  40d600:	cmp	x0, #0x0
  40d604:	b.ne	40d618 <ferror@plt+0x9d88>  // b.any
  40d608:	adrp	x0, 455000 <warn@@Base+0x7330>
  40d60c:	add	x0, x0, #0x710
  40d610:	bl	403450 <puts@plt>
  40d614:	b	40d6b4 <ferror@plt+0x9e24>
  40d618:	ldr	x0, [sp, #56]
  40d61c:	bl	403290 <xmalloc@plt>
  40d620:	str	x0, [sp, #48]
  40d624:	ldr	x0, [sp, #24]
  40d628:	ldr	x0, [x0, #8]
  40d62c:	ldr	x3, [x0, #864]
  40d630:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40d634:	add	x0, x0, #0x4c8
  40d638:	ldr	x0, [x0]
  40d63c:	mov	x2, x0
  40d640:	ldr	x1, [sp, #48]
  40d644:	ldr	x0, [sp, #24]
  40d648:	blr	x3
  40d64c:	str	x0, [sp, #40]
  40d650:	ldr	x0, [sp, #40]
  40d654:	cmp	x0, #0x0
  40d658:	b.ge	40d668 <ferror@plt+0x9dd8>  // b.tcont
  40d65c:	ldr	x0, [sp, #24]
  40d660:	bl	403a84 <ferror@plt+0x1f4>
  40d664:	bl	44c4e4 <ferror@plt+0x48c54>
  40d668:	ldr	x0, [sp, #40]
  40d66c:	cmp	x0, #0x0
  40d670:	b.ne	40d684 <ferror@plt+0x9df4>  // b.any
  40d674:	adrp	x0, 455000 <warn@@Base+0x7330>
  40d678:	add	x0, x0, #0x710
  40d67c:	bl	403450 <puts@plt>
  40d680:	b	40d6ac <ferror@plt+0x9e1c>
  40d684:	mov	w0, #0xa                   	// #10
  40d688:	bl	4037e0 <putchar@plt>
  40d68c:	ldr	x3, [sp, #40]
  40d690:	ldr	x2, [sp, #48]
  40d694:	mov	x1, #0x0                   	// #0
  40d698:	ldr	x0, [sp, #24]
  40d69c:	bl	40cd78 <ferror@plt+0x94e8>
  40d6a0:	adrp	x0, 455000 <warn@@Base+0x7330>
  40d6a4:	add	x0, x0, #0xe8
  40d6a8:	bl	403450 <puts@plt>
  40d6ac:	ldr	x0, [sp, #48]
  40d6b0:	bl	403510 <free@plt>
  40d6b4:	nop
  40d6b8:	ldp	x29, x30, [sp], #64
  40d6bc:	ret
  40d6c0:	stp	x29, x30, [sp, #-32]!
  40d6c4:	mov	x29, sp
  40d6c8:	str	x0, [sp, #24]
  40d6cc:	ldr	x0, [sp, #24]
  40d6d0:	ldrb	w0, [x0]
  40d6d4:	cmp	w0, #0x0
  40d6d8:	b.eq	40d768 <ferror@plt+0x9ed8>  // b.none
  40d6dc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40d6e0:	add	x0, x0, #0x490
  40d6e4:	ldr	w0, [x0]
  40d6e8:	add	w1, w0, #0x1
  40d6ec:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40d6f0:	add	x0, x0, #0x490
  40d6f4:	str	w1, [x0]
  40d6f8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40d6fc:	add	x0, x0, #0x488
  40d700:	ldr	x2, [x0]
  40d704:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40d708:	add	x0, x0, #0x490
  40d70c:	ldr	w0, [x0]
  40d710:	sxtw	x0, w0
  40d714:	lsl	x0, x0, #3
  40d718:	mov	x1, x0
  40d71c:	mov	x0, x2
  40d720:	bl	4031e0 <xrealloc@plt>
  40d724:	mov	x1, x0
  40d728:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40d72c:	add	x0, x0, #0x488
  40d730:	str	x1, [x0]
  40d734:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40d738:	add	x0, x0, #0x488
  40d73c:	ldr	x1, [x0]
  40d740:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40d744:	add	x0, x0, #0x490
  40d748:	ldr	w0, [x0]
  40d74c:	sxtw	x0, w0
  40d750:	lsl	x0, x0, #3
  40d754:	sub	x0, x0, #0x8
  40d758:	add	x0, x1, x0
  40d75c:	ldr	x1, [sp, #24]
  40d760:	str	x1, [x0]
  40d764:	b	40d76c <ferror@plt+0x9edc>
  40d768:	nop
  40d76c:	ldp	x29, x30, [sp], #32
  40d770:	ret
  40d774:	sub	sp, sp, #0x30
  40d778:	str	x0, [sp, #24]
  40d77c:	str	x1, [sp, #16]
  40d780:	str	x2, [sp, #8]
  40d784:	ldr	x0, [sp, #16]
  40d788:	ldr	w0, [x0, #32]
  40d78c:	and	w0, w0, #0x2000
  40d790:	cmp	w0, #0x0
  40d794:	b.ne	40d7f0 <ferror@plt+0x9f60>  // b.any
  40d798:	ldr	x0, [sp, #8]
  40d79c:	str	x0, [sp, #40]
  40d7a0:	ldr	x0, [sp, #16]
  40d7a4:	ldr	x1, [x0, #40]
  40d7a8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40d7ac:	add	x0, x0, #0x430
  40d7b0:	ldr	x0, [x0]
  40d7b4:	add	x1, x1, x0
  40d7b8:	ldr	x0, [sp, #16]
  40d7bc:	str	x1, [x0, #40]
  40d7c0:	ldr	x0, [sp, #40]
  40d7c4:	ldr	w0, [x0]
  40d7c8:	cmp	w0, #0x0
  40d7cc:	b.eq	40d7f0 <ferror@plt+0x9f60>  // b.none
  40d7d0:	ldr	x0, [sp, #16]
  40d7d4:	ldr	x1, [x0, #48]
  40d7d8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40d7dc:	add	x0, x0, #0x430
  40d7e0:	ldr	x0, [x0]
  40d7e4:	add	x1, x1, x0
  40d7e8:	ldr	x0, [sp, #16]
  40d7ec:	str	x1, [x0, #48]
  40d7f0:	nop
  40d7f4:	add	sp, sp, #0x30
  40d7f8:	ret
  40d7fc:	sub	sp, sp, #0x30
  40d800:	str	x0, [sp, #24]
  40d804:	str	x1, [sp, #16]
  40d808:	str	w2, [sp, #12]
  40d80c:	ldr	w0, [sp, #12]
  40d810:	sub	w0, w0, #0x1
  40d814:	mov	x1, #0x1                   	// #1
  40d818:	lsl	x0, x1, x0
  40d81c:	str	x0, [sp, #40]
  40d820:	ldr	x0, [sp, #40]
  40d824:	lsl	x0, x0, #1
  40d828:	sub	x1, x0, #0x1
  40d82c:	ldr	x0, [sp, #16]
  40d830:	and	x1, x1, x0
  40d834:	ldr	x0, [sp, #40]
  40d838:	eor	x1, x1, x0
  40d83c:	ldr	x0, [sp, #40]
  40d840:	sub	x0, x1, x0
  40d844:	add	sp, sp, #0x30
  40d848:	ret
  40d84c:	stp	x29, x30, [sp, #-112]!
  40d850:	mov	x29, sp
  40d854:	str	x19, [sp, #16]
  40d858:	str	x0, [sp, #40]
  40d85c:	str	w1, [sp, #36]
  40d860:	ldr	x0, [sp, #40]
  40d864:	bl	403b40 <ferror@plt+0x2b0>
  40d868:	cmp	w0, #0x0
  40d86c:	b.eq	40d888 <ferror@plt+0x9ff8>  // b.none
  40d870:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  40d874:	add	x0, x0, #0x2f8
  40d878:	adrp	x1, 44e000 <warn@@Base+0x330>
  40d87c:	add	x1, x1, #0x4a8
  40d880:	str	x1, [x0]
  40d884:	b	40d8bc <ferror@plt+0xa02c>
  40d888:	ldr	x0, [sp, #40]
  40d88c:	bl	403b68 <ferror@plt+0x2d8>
  40d890:	cmp	w0, #0x0
  40d894:	b.eq	40d8b0 <ferror@plt+0xa020>  // b.none
  40d898:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  40d89c:	add	x0, x0, #0x2f8
  40d8a0:	adrp	x1, 44e000 <warn@@Base+0x330>
  40d8a4:	add	x1, x1, #0xac
  40d8a8:	str	x1, [x0]
  40d8ac:	b	40d8bc <ferror@plt+0xa02c>
  40d8b0:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  40d8b4:	add	x0, x0, #0x2f8
  40d8b8:	str	xzr, [x0]
  40d8bc:	ldr	w0, [sp, #36]
  40d8c0:	cmp	w0, #0x0
  40d8c4:	b.eq	40d92c <ferror@plt+0xa09c>  // b.none
  40d8c8:	ldr	x0, [sp, #40]
  40d8cc:	bl	403a84 <ferror@plt+0x1f4>
  40d8d0:	mov	x1, x0
  40d8d4:	ldr	x0, [sp, #40]
  40d8d8:	bl	434030 <ferror@plt+0x307a0>
  40d8dc:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  40d8e0:	add	x0, x0, #0x2ac
  40d8e4:	ldr	w0, [x0]
  40d8e8:	cmp	w0, #0x0
  40d8ec:	b.eq	40d92c <ferror@plt+0xa09c>  // b.none
  40d8f0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40d8f4:	add	x0, x0, #0x548
  40d8f8:	ldr	x0, [x0]
  40d8fc:	str	x0, [sp, #104]
  40d900:	b	40d920 <ferror@plt+0xa090>
  40d904:	ldr	x0, [sp, #104]
  40d908:	ldr	x0, [x0]
  40d90c:	mov	w1, #0x0                   	// #0
  40d910:	bl	40d84c <ferror@plt+0x9fbc>
  40d914:	ldr	x0, [sp, #104]
  40d918:	ldr	x0, [x0, #16]
  40d91c:	str	x0, [sp, #104]
  40d920:	ldr	x0, [sp, #104]
  40d924:	cmp	x0, #0x0
  40d928:	b.ne	40d904 <ferror@plt+0xa074>  // b.any
  40d92c:	ldr	x0, [sp, #40]
  40d930:	bl	403b24 <ferror@plt+0x294>
  40d934:	cmp	w0, #0x5
  40d938:	b.ne	40d9d8 <ferror@plt+0xa148>  // b.any
  40d93c:	ldr	x0, [sp, #40]
  40d940:	ldr	x0, [x0, #8]
  40d944:	ldr	x0, [x0, #880]
  40d948:	str	x0, [sp, #88]
  40d94c:	ldr	x0, [sp, #88]
  40d950:	cmp	x0, #0x0
  40d954:	b.eq	40d9d8 <ferror@plt+0xa148>  // b.none
  40d958:	ldr	x0, [sp, #88]
  40d95c:	ldrb	w0, [x0, #929]
  40d960:	and	w0, w0, #0x1
  40d964:	and	w0, w0, #0xff
  40d968:	cmp	w0, #0x0
  40d96c:	b.eq	40d9d8 <ferror@plt+0xa148>  // b.none
  40d970:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40d974:	add	x0, x0, #0x4b0
  40d978:	ldr	x1, [x0]
  40d97c:	ldr	x0, [sp, #88]
  40d980:	ldr	x0, [x0, #784]
  40d984:	ldrb	w0, [x0, #10]
  40d988:	mov	w2, w0
  40d98c:	ldr	x0, [sp, #40]
  40d990:	bl	40d7fc <ferror@plt+0x9f6c>
  40d994:	mov	x1, x0
  40d998:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40d99c:	add	x0, x0, #0x4b0
  40d9a0:	str	x1, [x0]
  40d9a4:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40d9a8:	add	x0, x0, #0x4b8
  40d9ac:	ldr	x1, [x0]
  40d9b0:	ldr	x0, [sp, #88]
  40d9b4:	ldr	x0, [x0, #784]
  40d9b8:	ldrb	w0, [x0, #10]
  40d9bc:	mov	w2, w0
  40d9c0:	ldr	x0, [sp, #40]
  40d9c4:	bl	40d7fc <ferror@plt+0x9f6c>
  40d9c8:	mov	x1, x0
  40d9cc:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40d9d0:	add	x0, x0, #0x4b8
  40d9d4:	str	x1, [x0]
  40d9d8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40d9dc:	add	x0, x0, #0x430
  40d9e0:	ldr	x0, [x0]
  40d9e4:	cmp	x0, #0x0
  40d9e8:	b.eq	40da14 <ferror@plt+0xa184>  // b.none
  40d9ec:	ldr	x0, [sp, #40]
  40d9f0:	ldr	w0, [x0, #72]
  40d9f4:	and	w0, w0, #0x1
  40d9f8:	str	w0, [sp, #60]
  40d9fc:	add	x0, sp, #0x3c
  40da00:	mov	x2, x0
  40da04:	adrp	x0, 40d000 <ferror@plt+0x9770>
  40da08:	add	x1, x0, #0x774
  40da0c:	ldr	x0, [sp, #40]
  40da10:	bl	403790 <bfd_map_over_sections@plt>
  40da14:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40da18:	add	x0, x0, #0x420
  40da1c:	ldr	w0, [x0]
  40da20:	cmp	w0, #0x0
  40da24:	b.ne	40da74 <ferror@plt+0xa1e4>  // b.any
  40da28:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40da2c:	add	x0, x0, #0x424
  40da30:	ldr	w0, [x0]
  40da34:	cmp	w0, #0x0
  40da38:	b.ne	40da74 <ferror@plt+0xa1e4>  // b.any
  40da3c:	adrp	x0, 455000 <warn@@Base+0x7330>
  40da40:	add	x0, x0, #0x760
  40da44:	bl	403840 <gettext@plt>
  40da48:	mov	x19, x0
  40da4c:	ldr	x0, [sp, #40]
  40da50:	bl	403a84 <ferror@plt+0x1f4>
  40da54:	bl	403d68 <ferror@plt+0x4d8>
  40da58:	mov	x1, x0
  40da5c:	ldr	x0, [sp, #40]
  40da60:	ldr	x0, [x0, #8]
  40da64:	ldr	x0, [x0]
  40da68:	mov	x2, x0
  40da6c:	mov	x0, x19
  40da70:	bl	403780 <printf@plt>
  40da74:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40da78:	add	x0, x0, #0x3c0
  40da7c:	ldr	w0, [x0]
  40da80:	cmp	w0, #0x0
  40da84:	b.eq	40daa4 <ferror@plt+0xa214>  // b.none
  40da88:	adrp	x0, 480000 <_sch_istable+0x1478>
  40da8c:	add	x0, x0, #0xf20
  40da90:	ldr	x0, [x0]
  40da94:	mov	w3, #0x0                   	// #0
  40da98:	mov	w2, #0x1                   	// #1
  40da9c:	ldr	x1, [sp, #40]
  40daa0:	bl	44d190 <ferror@plt+0x49900>
  40daa4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40daa8:	add	x0, x0, #0x3ac
  40daac:	ldr	w0, [x0]
  40dab0:	cmp	w0, #0x0
  40dab4:	b.eq	40dac0 <ferror@plt+0xa230>  // b.none
  40dab8:	ldr	x0, [sp, #40]
  40dabc:	bl	40bad0 <ferror@plt+0x8240>
  40dac0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40dac4:	add	x0, x0, #0x3c4
  40dac8:	ldr	w0, [x0]
  40dacc:	cmp	w0, #0x0
  40dad0:	b.eq	40dadc <ferror@plt+0xa24c>  // b.none
  40dad4:	ldr	x0, [sp, #40]
  40dad8:	bl	40c28c <ferror@plt+0x89fc>
  40dadc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40dae0:	add	x0, x0, #0x3c8
  40dae4:	ldr	x0, [x0]
  40dae8:	cmp	x0, #0x0
  40daec:	b.eq	40daf8 <ferror@plt+0xa268>  // b.none
  40daf0:	ldr	x0, [sp, #40]
  40daf4:	bl	40c2fc <ferror@plt+0x8a6c>
  40daf8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40dafc:	add	x0, x0, #0x420
  40db00:	ldr	w0, [x0]
  40db04:	cmp	w0, #0x0
  40db08:	b.ne	40db28 <ferror@plt+0xa298>  // b.any
  40db0c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40db10:	add	x0, x0, #0x424
  40db14:	ldr	w0, [x0]
  40db18:	cmp	w0, #0x0
  40db1c:	b.ne	40db28 <ferror@plt+0xa298>  // b.any
  40db20:	mov	w0, #0xa                   	// #10
  40db24:	bl	4037e0 <putchar@plt>
  40db28:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40db2c:	add	x0, x0, #0x3b0
  40db30:	ldr	w0, [x0]
  40db34:	cmp	w0, #0x0
  40db38:	b.ne	40db8c <ferror@plt+0xa2fc>  // b.any
  40db3c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40db40:	add	x0, x0, #0x3b8
  40db44:	ldr	w0, [x0]
  40db48:	cmp	w0, #0x0
  40db4c:	b.ne	40db8c <ferror@plt+0xa2fc>  // b.any
  40db50:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40db54:	add	x0, x0, #0x404
  40db58:	ldr	w0, [x0]
  40db5c:	cmp	w0, #0x0
  40db60:	b.ne	40db8c <ferror@plt+0xa2fc>  // b.any
  40db64:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40db68:	add	x0, x0, #0x41c
  40db6c:	ldr	w0, [x0]
  40db70:	cmp	w0, #0x0
  40db74:	b.ne	40db8c <ferror@plt+0xa2fc>  // b.any
  40db78:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40db7c:	add	x0, x0, #0x3e0
  40db80:	ldr	w0, [x0]
  40db84:	cmp	w0, #0x0
  40db88:	b.eq	40dcd4 <ferror@plt+0xa444>  // b.none
  40db8c:	ldr	x0, [sp, #40]
  40db90:	bl	404aa8 <ferror@plt+0x1218>
  40db94:	mov	x1, x0
  40db98:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40db9c:	add	x0, x0, #0x4a8
  40dba0:	str	x1, [x0]
  40dba4:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  40dba8:	add	x0, x0, #0x2ac
  40dbac:	ldr	w0, [x0]
  40dbb0:	cmp	w0, #0x0
  40dbb4:	b.eq	40dcd4 <ferror@plt+0xa444>  // b.none
  40dbb8:	ldr	w0, [sp, #36]
  40dbbc:	cmp	w0, #0x0
  40dbc0:	b.eq	40dcd4 <ferror@plt+0xa444>  // b.none
  40dbc4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40dbc8:	add	x0, x0, #0x548
  40dbcc:	ldr	x0, [x0]
  40dbd0:	str	x0, [sp, #96]
  40dbd4:	b	40dcc8 <ferror@plt+0xa438>
  40dbd8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40dbdc:	add	x0, x0, #0x4b0
  40dbe0:	ldr	x0, [x0]
  40dbe4:	str	x0, [sp, #80]
  40dbe8:	ldr	x0, [sp, #96]
  40dbec:	ldr	x0, [x0]
  40dbf0:	bl	404aa8 <ferror@plt+0x1218>
  40dbf4:	str	x0, [sp, #72]
  40dbf8:	ldr	x0, [sp, #72]
  40dbfc:	cmp	x0, #0x0
  40dc00:	b.eq	40dc9c <ferror@plt+0xa40c>  // b.none
  40dc04:	ldr	x0, [sp, #80]
  40dc08:	cmp	x0, #0x0
  40dc0c:	b.ne	40dc24 <ferror@plt+0xa394>  // b.any
  40dc10:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40dc14:	add	x0, x0, #0x4a8
  40dc18:	ldr	x1, [sp, #72]
  40dc1c:	str	x1, [x0]
  40dc20:	b	40dc9c <ferror@plt+0xa40c>
  40dc24:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40dc28:	add	x0, x0, #0x4a8
  40dc2c:	ldr	x2, [x0]
  40dc30:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40dc34:	add	x0, x0, #0x4b0
  40dc38:	ldr	x1, [x0]
  40dc3c:	ldr	x0, [sp, #80]
  40dc40:	add	x0, x1, x0
  40dc44:	lsl	x0, x0, #3
  40dc48:	mov	x1, x0
  40dc4c:	mov	x0, x2
  40dc50:	bl	4031e0 <xrealloc@plt>
  40dc54:	mov	x1, x0
  40dc58:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40dc5c:	add	x0, x0, #0x4a8
  40dc60:	str	x1, [x0]
  40dc64:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40dc68:	add	x0, x0, #0x4a8
  40dc6c:	ldr	x1, [x0]
  40dc70:	ldr	x0, [sp, #80]
  40dc74:	lsl	x0, x0, #3
  40dc78:	add	x3, x1, x0
  40dc7c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40dc80:	add	x0, x0, #0x4b0
  40dc84:	ldr	x0, [x0]
  40dc88:	lsl	x0, x0, #3
  40dc8c:	mov	x2, x0
  40dc90:	ldr	x1, [sp, #72]
  40dc94:	mov	x0, x3
  40dc98:	bl	402f60 <memcpy@plt>
  40dc9c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40dca0:	add	x0, x0, #0x4b0
  40dca4:	ldr	x1, [x0]
  40dca8:	ldr	x0, [sp, #80]
  40dcac:	add	x1, x1, x0
  40dcb0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40dcb4:	add	x0, x0, #0x4b0
  40dcb8:	str	x1, [x0]
  40dcbc:	ldr	x0, [sp, #96]
  40dcc0:	ldr	x0, [x0, #16]
  40dcc4:	str	x0, [sp, #96]
  40dcc8:	ldr	x0, [sp, #96]
  40dccc:	cmp	x0, #0x0
  40dcd0:	b.ne	40dbd8 <ferror@plt+0xa348>  // b.any
  40dcd4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40dcd8:	add	x0, x0, #0x3a8
  40dcdc:	ldr	w0, [x0]
  40dce0:	cmp	w0, #0x0
  40dce4:	b.eq	40dcf0 <ferror@plt+0xa460>  // b.none
  40dce8:	ldr	x0, [sp, #40]
  40dcec:	bl	4049a8 <ferror@plt+0x1118>
  40dcf0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40dcf4:	add	x0, x0, #0x3b4
  40dcf8:	ldr	w0, [x0]
  40dcfc:	cmp	w0, #0x0
  40dd00:	b.ne	40dd48 <ferror@plt+0xa4b8>  // b.any
  40dd04:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40dd08:	add	x0, x0, #0x3bc
  40dd0c:	ldr	w0, [x0]
  40dd10:	cmp	w0, #0x0
  40dd14:	b.ne	40dd48 <ferror@plt+0xa4b8>  // b.any
  40dd18:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40dd1c:	add	x0, x0, #0x404
  40dd20:	ldr	w0, [x0]
  40dd24:	cmp	w0, #0x0
  40dd28:	b.eq	40dd60 <ferror@plt+0xa4d0>  // b.none
  40dd2c:	ldr	x0, [sp, #40]
  40dd30:	ldr	x0, [x0, #8]
  40dd34:	ldr	x1, [x0, #832]
  40dd38:	ldr	x0, [sp, #40]
  40dd3c:	blr	x1
  40dd40:	cmp	x0, #0x0
  40dd44:	b.le	40dd60 <ferror@plt+0xa4d0>
  40dd48:	ldr	x0, [sp, #40]
  40dd4c:	bl	404c3c <ferror@plt+0x13ac>
  40dd50:	mov	x1, x0
  40dd54:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40dd58:	add	x0, x0, #0x4c8
  40dd5c:	str	x1, [x0]
  40dd60:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40dd64:	add	x0, x0, #0x404
  40dd68:	ldr	w0, [x0]
  40dd6c:	cmp	w0, #0x0
  40dd70:	b.eq	40ddf0 <ferror@plt+0xa560>  // b.none
  40dd74:	ldr	x0, [sp, #40]
  40dd78:	ldr	x0, [x0, #8]
  40dd7c:	ldr	x6, [x0, #848]
  40dd80:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40dd84:	add	x0, x0, #0x4b0
  40dd88:	ldr	x1, [x0]
  40dd8c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40dd90:	add	x0, x0, #0x4a8
  40dd94:	ldr	x2, [x0]
  40dd98:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40dd9c:	add	x0, x0, #0x4e0
  40dda0:	ldr	x3, [x0]
  40dda4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40dda8:	add	x0, x0, #0x4c8
  40ddac:	ldr	x4, [x0]
  40ddb0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40ddb4:	add	x5, x0, #0x4d0
  40ddb8:	ldr	x0, [sp, #40]
  40ddbc:	blr	x6
  40ddc0:	mov	x1, x0
  40ddc4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40ddc8:	add	x0, x0, #0x4d8
  40ddcc:	str	x1, [x0]
  40ddd0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40ddd4:	add	x0, x0, #0x4d8
  40ddd8:	ldr	x0, [x0]
  40dddc:	cmp	x0, #0x0
  40dde0:	b.ge	40ddf0 <ferror@plt+0xa560>  // b.tcont
  40dde4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40dde8:	add	x0, x0, #0x4d8
  40ddec:	str	xzr, [x0]
  40ddf0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40ddf4:	add	x0, x0, #0x3b0
  40ddf8:	ldr	w0, [x0]
  40ddfc:	cmp	w0, #0x0
  40de00:	b.eq	40de10 <ferror@plt+0xa580>  // b.none
  40de04:	mov	w1, #0x0                   	// #0
  40de08:	ldr	x0, [sp, #40]
  40de0c:	bl	40cad8 <ferror@plt+0x9248>
  40de10:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40de14:	add	x0, x0, #0x3b4
  40de18:	ldr	w0, [x0]
  40de1c:	cmp	w0, #0x0
  40de20:	b.eq	40de30 <ferror@plt+0xa5a0>  // b.none
  40de24:	mov	w1, #0x1                   	// #1
  40de28:	ldr	x0, [sp, #40]
  40de2c:	bl	40cad8 <ferror@plt+0x9248>
  40de30:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40de34:	add	x0, x0, #0x3e0
  40de38:	ldr	w0, [x0]
  40de3c:	cmp	w0, #0x0
  40de40:	b.eq	40de4c <ferror@plt+0xa5bc>  // b.none
  40de44:	ldr	x0, [sp, #40]
  40de48:	bl	40b3b8 <ferror@plt+0x7b28>
  40de4c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40de50:	add	x0, x0, #0x3e8
  40de54:	ldr	w0, [x0]
  40de58:	cmp	w0, #0x0
  40de5c:	b.eq	40de84 <ferror@plt+0xa5f4>  // b.none
  40de60:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40de64:	add	x0, x0, #0x3f0
  40de68:	ldr	x1, [x0]
  40de6c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40de70:	add	x0, x0, #0x3f8
  40de74:	ldr	x0, [x0]
  40de78:	mov	x2, x0
  40de7c:	ldr	x0, [sp, #40]
  40de80:	bl	40bff8 <ferror@plt+0x8768>
  40de84:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40de88:	add	x0, x0, #0x3e4
  40de8c:	ldr	w0, [x0]
  40de90:	cmp	w0, #0x0
  40de94:	b.eq	40dea0 <ferror@plt+0xa610>  // b.none
  40de98:	ldr	x0, [sp, #40]
  40de9c:	bl	40ba40 <ferror@plt+0x81b0>
  40dea0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40dea4:	add	x0, x0, #0x3b8
  40dea8:	ldr	w0, [x0]
  40deac:	cmp	w0, #0x0
  40deb0:	b.eq	40ded0 <ferror@plt+0xa640>  // b.none
  40deb4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40deb8:	add	x0, x0, #0x404
  40debc:	ldr	w0, [x0]
  40dec0:	cmp	w0, #0x0
  40dec4:	b.ne	40ded0 <ferror@plt+0xa640>  // b.any
  40dec8:	ldr	x0, [sp, #40]
  40decc:	bl	40d588 <ferror@plt+0x9cf8>
  40ded0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40ded4:	add	x0, x0, #0x3bc
  40ded8:	ldr	w0, [x0]
  40dedc:	cmp	w0, #0x0
  40dee0:	b.eq	40df00 <ferror@plt+0xa670>  // b.none
  40dee4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40dee8:	add	x0, x0, #0x404
  40deec:	ldr	w0, [x0]
  40def0:	cmp	w0, #0x0
  40def4:	b.ne	40df00 <ferror@plt+0xa670>  // b.any
  40def8:	ldr	x0, [sp, #40]
  40defc:	bl	40d5b4 <ferror@plt+0x9d24>
  40df00:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40df04:	add	x0, x0, #0x3a4
  40df08:	ldr	w0, [x0]
  40df0c:	cmp	w0, #0x0
  40df10:	b.eq	40df1c <ferror@plt+0xa68c>  // b.none
  40df14:	ldr	x0, [sp, #40]
  40df18:	bl	40caac <ferror@plt+0x921c>
  40df1c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40df20:	add	x0, x0, #0x404
  40df24:	ldr	w0, [x0]
  40df28:	cmp	w0, #0x0
  40df2c:	b.eq	40df38 <ferror@plt+0xa6a8>  // b.none
  40df30:	ldr	x0, [sp, #40]
  40df34:	bl	40a5fc <ferror@plt+0x6d6c>
  40df38:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40df3c:	add	x0, x0, #0x41c
  40df40:	ldr	w0, [x0]
  40df44:	cmp	w0, #0x0
  40df48:	b.eq	40e03c <ferror@plt+0xa7ac>  // b.none
  40df4c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40df50:	add	x0, x0, #0x4a8
  40df54:	ldr	x1, [x0]
  40df58:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40df5c:	add	x0, x0, #0x4b0
  40df60:	ldr	x0, [x0]
  40df64:	mov	w3, #0x1                   	// #1
  40df68:	mov	x2, x0
  40df6c:	ldr	x0, [sp, #40]
  40df70:	bl	439fa0 <ferror@plt+0x36710>
  40df74:	str	x0, [sp, #64]
  40df78:	ldr	x0, [sp, #64]
  40df7c:	cmp	x0, #0x0
  40df80:	b.eq	40e01c <ferror@plt+0xa78c>  // b.none
  40df84:	adrp	x0, 480000 <_sch_istable+0x1478>
  40df88:	add	x0, x0, #0xf20
  40df8c:	ldr	x6, [x0]
  40df90:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40df94:	add	x0, x0, #0x4a8
  40df98:	ldr	x1, [x0]
  40df9c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40dfa0:	add	x0, x0, #0x420
  40dfa4:	ldr	w0, [x0]
  40dfa8:	cmp	w0, #0x0
  40dfac:	cset	w0, ne  // ne = any
  40dfb0:	and	w0, w0, #0xff
  40dfb4:	mov	w5, w0
  40dfb8:	adrp	x0, 403000 <exit@plt>
  40dfbc:	add	x4, x0, #0x5d0
  40dfc0:	mov	x3, x1
  40dfc4:	ldr	x2, [sp, #40]
  40dfc8:	ldr	x1, [sp, #64]
  40dfcc:	mov	x0, x6
  40dfd0:	bl	434b08 <ferror@plt+0x31278>
  40dfd4:	cmp	w0, #0x0
  40dfd8:	b.ne	40e010 <ferror@plt+0xa780>  // b.any
  40dfdc:	adrp	x0, 455000 <warn@@Base+0x7330>
  40dfe0:	add	x0, x0, #0x780
  40dfe4:	bl	403840 <gettext@plt>
  40dfe8:	mov	x19, x0
  40dfec:	ldr	x0, [sp, #40]
  40dff0:	bl	403a84 <ferror@plt+0x1f4>
  40dff4:	mov	x1, x0
  40dff8:	mov	x0, x19
  40dffc:	bl	44c650 <ferror@plt+0x48dc0>
  40e000:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e004:	add	x0, x0, #0x390
  40e008:	mov	w1, #0x1                   	// #1
  40e00c:	str	w1, [x0]
  40e010:	ldr	x0, [sp, #64]
  40e014:	bl	403510 <free@plt>
  40e018:	b	40e03c <ferror@plt+0xa7ac>
  40e01c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e020:	add	x0, x0, #0x3e0
  40e024:	ldr	w0, [x0]
  40e028:	cmp	w0, #0x0
  40e02c:	b.ne	40e03c <ferror@plt+0xa7ac>  // b.any
  40e030:	bl	434988 <ferror@plt+0x310f8>
  40e034:	ldr	x0, [sp, #40]
  40e038:	bl	40b3b8 <ferror@plt+0x7b28>
  40e03c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e040:	add	x0, x0, #0x4a8
  40e044:	ldr	x0, [x0]
  40e048:	cmp	x0, #0x0
  40e04c:	b.eq	40e06c <ferror@plt+0xa7dc>  // b.none
  40e050:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e054:	add	x0, x0, #0x4a8
  40e058:	ldr	x0, [x0]
  40e05c:	bl	403510 <free@plt>
  40e060:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e064:	add	x0, x0, #0x4a8
  40e068:	str	xzr, [x0]
  40e06c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e070:	add	x0, x0, #0x4c8
  40e074:	ldr	x0, [x0]
  40e078:	cmp	x0, #0x0
  40e07c:	b.eq	40e09c <ferror@plt+0xa80c>  // b.none
  40e080:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e084:	add	x0, x0, #0x4c8
  40e088:	ldr	x0, [x0]
  40e08c:	bl	403510 <free@plt>
  40e090:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e094:	add	x0, x0, #0x4c8
  40e098:	str	xzr, [x0]
  40e09c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e0a0:	add	x0, x0, #0x4d0
  40e0a4:	ldr	x0, [x0]
  40e0a8:	cmp	x0, #0x0
  40e0ac:	b.eq	40e0cc <ferror@plt+0xa83c>  // b.none
  40e0b0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e0b4:	add	x0, x0, #0x4d0
  40e0b8:	ldr	x0, [x0]
  40e0bc:	bl	403510 <free@plt>
  40e0c0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e0c4:	add	x0, x0, #0x4d0
  40e0c8:	str	xzr, [x0]
  40e0cc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e0d0:	add	x0, x0, #0x4b0
  40e0d4:	str	xzr, [x0]
  40e0d8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e0dc:	add	x0, x0, #0x4e0
  40e0e0:	str	xzr, [x0]
  40e0e4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e0e8:	add	x0, x0, #0x4d8
  40e0ec:	str	xzr, [x0]
  40e0f0:	ldr	w0, [sp, #36]
  40e0f4:	cmp	w0, #0x0
  40e0f8:	b.eq	40e100 <ferror@plt+0xa870>  // b.none
  40e0fc:	bl	434378 <ferror@plt+0x30ae8>
  40e100:	nop
  40e104:	ldr	x19, [sp, #16]
  40e108:	ldp	x29, x30, [sp], #112
  40e10c:	ret
  40e110:	stp	x29, x30, [sp, #-48]!
  40e114:	mov	x29, sp
  40e118:	str	x0, [sp, #24]
  40e11c:	add	x0, sp, #0x28
  40e120:	mov	x2, x0
  40e124:	mov	w1, #0x1                   	// #1
  40e128:	ldr	x0, [sp, #24]
  40e12c:	bl	4036a0 <bfd_check_format_matches@plt>
  40e130:	cmp	w0, #0x0
  40e134:	b.eq	40e148 <ferror@plt+0xa8b8>  // b.none
  40e138:	mov	w1, #0x1                   	// #1
  40e13c:	ldr	x0, [sp, #24]
  40e140:	bl	40d84c <ferror@plt+0x9fbc>
  40e144:	b	40e1e4 <ferror@plt+0xa954>
  40e148:	bl	403250 <bfd_get_error@plt>
  40e14c:	cmp	w0, #0xd
  40e150:	b.ne	40e174 <ferror@plt+0xa8e4>  // b.any
  40e154:	ldr	x0, [sp, #24]
  40e158:	bl	403a84 <ferror@plt+0x1f4>
  40e15c:	bl	403d38 <ferror@plt+0x4a8>
  40e160:	ldr	x0, [sp, #40]
  40e164:	bl	44c754 <ferror@plt+0x48ec4>
  40e168:	ldr	x0, [sp, #40]
  40e16c:	bl	403510 <free@plt>
  40e170:	b	40e1e4 <ferror@plt+0xa954>
  40e174:	bl	403250 <bfd_get_error@plt>
  40e178:	cmp	w0, #0xc
  40e17c:	b.eq	40e190 <ferror@plt+0xa900>  // b.none
  40e180:	ldr	x0, [sp, #24]
  40e184:	bl	403a84 <ferror@plt+0x1f4>
  40e188:	bl	403d38 <ferror@plt+0x4a8>
  40e18c:	b	40e1e4 <ferror@plt+0xa954>
  40e190:	add	x0, sp, #0x28
  40e194:	mov	x2, x0
  40e198:	mov	w1, #0x3                   	// #3
  40e19c:	ldr	x0, [sp, #24]
  40e1a0:	bl	4036a0 <bfd_check_format_matches@plt>
  40e1a4:	cmp	w0, #0x0
  40e1a8:	b.eq	40e1bc <ferror@plt+0xa92c>  // b.none
  40e1ac:	mov	w1, #0x1                   	// #1
  40e1b0:	ldr	x0, [sp, #24]
  40e1b4:	bl	40d84c <ferror@plt+0x9fbc>
  40e1b8:	b	40e1e4 <ferror@plt+0xa954>
  40e1bc:	ldr	x0, [sp, #24]
  40e1c0:	bl	403a84 <ferror@plt+0x1f4>
  40e1c4:	bl	403d38 <ferror@plt+0x4a8>
  40e1c8:	bl	403250 <bfd_get_error@plt>
  40e1cc:	cmp	w0, #0xd
  40e1d0:	b.ne	40e1e4 <ferror@plt+0xa954>  // b.any
  40e1d4:	ldr	x0, [sp, #40]
  40e1d8:	bl	44c754 <ferror@plt+0x48ec4>
  40e1dc:	ldr	x0, [sp, #40]
  40e1e0:	bl	403510 <free@plt>
  40e1e4:	ldp	x29, x30, [sp], #48
  40e1e8:	ret
  40e1ec:	stp	x29, x30, [sp, #-64]!
  40e1f0:	mov	x29, sp
  40e1f4:	str	x19, [sp, #16]
  40e1f8:	str	x0, [sp, #40]
  40e1fc:	str	w1, [sp, #36]
  40e200:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e204:	add	x0, x0, #0x3a4
  40e208:	ldr	w0, [x0]
  40e20c:	cmp	w0, #0x0
  40e210:	b.ne	40e228 <ferror@plt+0xa998>  // b.any
  40e214:	ldr	x0, [sp, #40]
  40e218:	ldr	w0, [x0, #72]
  40e21c:	orr	w1, w0, #0x8000
  40e220:	ldr	x0, [sp, #40]
  40e224:	str	w1, [x0, #72]
  40e228:	mov	w1, #0x2                   	// #2
  40e22c:	ldr	x0, [sp, #40]
  40e230:	bl	403720 <bfd_check_format@plt>
  40e234:	cmp	w0, #0x0
  40e238:	b.eq	40e368 <ferror@plt+0xaad8>  // b.none
  40e23c:	str	xzr, [sp, #56]
  40e240:	str	xzr, [sp, #48]
  40e244:	ldr	w0, [sp, #36]
  40e248:	cmp	w0, #0x0
  40e24c:	b.ne	40e27c <ferror@plt+0xa9ec>  // b.any
  40e250:	adrp	x0, 455000 <warn@@Base+0x7330>
  40e254:	add	x0, x0, #0x7b0
  40e258:	bl	403840 <gettext@plt>
  40e25c:	mov	x19, x0
  40e260:	ldr	x0, [sp, #40]
  40e264:	bl	403a84 <ferror@plt+0x1f4>
  40e268:	bl	403d68 <ferror@plt+0x4d8>
  40e26c:	mov	x1, x0
  40e270:	mov	x0, x19
  40e274:	bl	403780 <printf@plt>
  40e278:	b	40e2c0 <ferror@plt+0xaa30>
  40e27c:	ldr	w0, [sp, #36]
  40e280:	cmp	w0, #0x64
  40e284:	b.le	40e298 <ferror@plt+0xaa08>
  40e288:	adrp	x0, 455000 <warn@@Base+0x7330>
  40e28c:	add	x0, x0, #0x7c0
  40e290:	bl	403840 <gettext@plt>
  40e294:	bl	44c5b0 <ferror@plt+0x48d20>
  40e298:	adrp	x0, 455000 <warn@@Base+0x7330>
  40e29c:	add	x0, x0, #0x7e0
  40e2a0:	bl	403840 <gettext@plt>
  40e2a4:	mov	x19, x0
  40e2a8:	ldr	x0, [sp, #40]
  40e2ac:	bl	403a84 <ferror@plt+0x1f4>
  40e2b0:	bl	403d68 <ferror@plt+0x4d8>
  40e2b4:	mov	x1, x0
  40e2b8:	mov	x0, x19
  40e2bc:	bl	403780 <printf@plt>
  40e2c0:	mov	w0, #0x0                   	// #0
  40e2c4:	bl	4032a0 <bfd_set_error@plt>
  40e2c8:	ldr	x1, [sp, #56]
  40e2cc:	ldr	x0, [sp, #40]
  40e2d0:	bl	403730 <bfd_openr_next_archived_file@plt>
  40e2d4:	str	x0, [sp, #56]
  40e2d8:	ldr	x0, [sp, #56]
  40e2dc:	cmp	x0, #0x0
  40e2e0:	b.ne	40e300 <ferror@plt+0xaa70>  // b.any
  40e2e4:	bl	403250 <bfd_get_error@plt>
  40e2e8:	cmp	w0, #0x9
  40e2ec:	b.eq	40e34c <ferror@plt+0xaabc>  // b.none
  40e2f0:	ldr	x0, [sp, #40]
  40e2f4:	bl	403a84 <ferror@plt+0x1f4>
  40e2f8:	bl	403d38 <ferror@plt+0x4a8>
  40e2fc:	b	40e34c <ferror@plt+0xaabc>
  40e300:	ldr	w0, [sp, #36]
  40e304:	add	w0, w0, #0x1
  40e308:	mov	w1, w0
  40e30c:	ldr	x0, [sp, #56]
  40e310:	bl	40e1ec <ferror@plt+0xa95c>
  40e314:	ldr	x0, [sp, #48]
  40e318:	cmp	x0, #0x0
  40e31c:	b.eq	40e340 <ferror@plt+0xaab0>  // b.none
  40e320:	ldr	x0, [sp, #48]
  40e324:	bl	403670 <bfd_close@plt>
  40e328:	ldr	x1, [sp, #56]
  40e32c:	ldr	x0, [sp, #48]
  40e330:	cmp	x1, x0
  40e334:	b.ne	40e340 <ferror@plt+0xaab0>  // b.any
  40e338:	str	xzr, [sp, #48]
  40e33c:	b	40e350 <ferror@plt+0xaac0>
  40e340:	ldr	x0, [sp, #56]
  40e344:	str	x0, [sp, #48]
  40e348:	b	40e2c0 <ferror@plt+0xaa30>
  40e34c:	nop
  40e350:	ldr	x0, [sp, #48]
  40e354:	cmp	x0, #0x0
  40e358:	b.eq	40e370 <ferror@plt+0xaae0>  // b.none
  40e35c:	ldr	x0, [sp, #48]
  40e360:	bl	403670 <bfd_close@plt>
  40e364:	b	40e370 <ferror@plt+0xaae0>
  40e368:	ldr	x0, [sp, #40]
  40e36c:	bl	40e110 <ferror@plt+0xa880>
  40e370:	ldr	x19, [sp, #16]
  40e374:	ldp	x29, x30, [sp], #64
  40e378:	ret
  40e37c:	stp	x29, x30, [sp, #-64]!
  40e380:	mov	x29, sp
  40e384:	str	x0, [sp, #40]
  40e388:	str	x1, [sp, #32]
  40e38c:	str	w2, [sp, #28]
  40e390:	ldr	x0, [sp, #40]
  40e394:	bl	44d4d8 <ferror@plt+0x49c48>
  40e398:	cmp	x0, #0x0
  40e39c:	b.gt	40e3b4 <ferror@plt+0xab24>
  40e3a0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e3a4:	add	x0, x0, #0x390
  40e3a8:	mov	w1, #0x1                   	// #1
  40e3ac:	str	w1, [x0]
  40e3b0:	b	40e408 <ferror@plt+0xab78>
  40e3b4:	ldr	x1, [sp, #32]
  40e3b8:	ldr	x0, [sp, #40]
  40e3bc:	bl	403120 <bfd_openr@plt>
  40e3c0:	str	x0, [sp, #56]
  40e3c4:	ldr	x0, [sp, #56]
  40e3c8:	cmp	x0, #0x0
  40e3cc:	b.ne	40e3dc <ferror@plt+0xab4c>  // b.any
  40e3d0:	ldr	x0, [sp, #40]
  40e3d4:	bl	403d38 <ferror@plt+0x4a8>
  40e3d8:	b	40e408 <ferror@plt+0xab78>
  40e3dc:	mov	w1, #0x0                   	// #0
  40e3e0:	ldr	x0, [sp, #56]
  40e3e4:	bl	40e1ec <ferror@plt+0xa95c>
  40e3e8:	ldr	w0, [sp, #28]
  40e3ec:	cmp	w0, #0x0
  40e3f0:	b.ne	40e400 <ferror@plt+0xab70>  // b.any
  40e3f4:	ldr	x0, [sp, #56]
  40e3f8:	bl	403670 <bfd_close@plt>
  40e3fc:	b	40e408 <ferror@plt+0xab78>
  40e400:	ldr	x0, [sp, #56]
  40e404:	bl	403430 <bfd_close_all_done@plt>
  40e408:	ldp	x29, x30, [sp], #64
  40e40c:	ret
  40e410:	stp	x29, x30, [sp, #-96]!
  40e414:	mov	x29, sp
  40e418:	str	x19, [sp, #16]
  40e41c:	str	w0, [sp, #44]
  40e420:	str	x1, [sp, #32]
  40e424:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e428:	add	x0, x0, #0x398
  40e42c:	ldr	x0, [x0]
  40e430:	str	x0, [sp, #88]
  40e434:	str	wzr, [sp, #84]
  40e438:	adrp	x0, 453000 <warn@@Base+0x5330>
  40e43c:	add	x1, x0, #0x4b0
  40e440:	mov	w0, #0x5                   	// #5
  40e444:	bl	403880 <setlocale@plt>
  40e448:	adrp	x0, 453000 <warn@@Base+0x5330>
  40e44c:	add	x1, x0, #0x4b0
  40e450:	mov	w0, #0x0                   	// #0
  40e454:	bl	403880 <setlocale@plt>
  40e458:	adrp	x0, 455000 <warn@@Base+0x7330>
  40e45c:	add	x1, x0, #0x7f8
  40e460:	adrp	x0, 455000 <warn@@Base+0x7330>
  40e464:	add	x0, x0, #0x810
  40e468:	bl	403220 <bindtextdomain@plt>
  40e46c:	adrp	x0, 455000 <warn@@Base+0x7330>
  40e470:	add	x0, x0, #0x810
  40e474:	bl	403480 <textdomain@plt>
  40e478:	ldr	x0, [sp, #32]
  40e47c:	ldr	x1, [x0]
  40e480:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  40e484:	add	x0, x0, #0x2f0
  40e488:	str	x1, [x0]
  40e48c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  40e490:	add	x0, x0, #0x2f0
  40e494:	ldr	x0, [x0]
  40e498:	bl	4032b0 <xmalloc_set_program_name@plt>
  40e49c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  40e4a0:	add	x0, x0, #0x2f0
  40e4a4:	ldr	x0, [x0]
  40e4a8:	bl	4035c0 <bfd_set_error_program_name@plt>
  40e4ac:	add	x1, sp, #0x20
  40e4b0:	add	x0, sp, #0x2c
  40e4b4:	bl	450288 <warn@@Base+0x25b8>
  40e4b8:	bl	403310 <bfd_init@plt>
  40e4bc:	cmp	w0, #0x118
  40e4c0:	b.eq	40e4d4 <ferror@plt+0xac44>  // b.none
  40e4c4:	adrp	x0, 455000 <warn@@Base+0x7330>
  40e4c8:	add	x0, x0, #0x820
  40e4cc:	bl	403840 <gettext@plt>
  40e4d0:	bl	44c5b0 <ferror@plt+0x48d20>
  40e4d4:	bl	44c6f4 <ferror@plt+0x48e64>
  40e4d8:	b	40f07c <ferror@plt+0xb7ec>
  40e4dc:	ldr	w0, [sp, #68]
  40e4e0:	cmp	w0, #0xa7
  40e4e4:	b.hi	40f068 <ferror@plt+0xb7d8>  // b.pmore
  40e4e8:	adrp	x1, 455000 <warn@@Base+0x7330>
  40e4ec:	add	x1, x1, #0xa70
  40e4f0:	ldr	w0, [x1, w0, uxtw #2]
  40e4f4:	adr	x1, 40e500 <ferror@plt+0xac70>
  40e4f8:	add	x0, x1, w0, sxtw #2
  40e4fc:	br	x0
  40e500:	adrp	x0, 480000 <_sch_istable+0x1478>
  40e504:	add	x0, x0, #0xf10
  40e508:	ldr	x1, [x0]
  40e50c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e510:	add	x0, x0, #0x498
  40e514:	str	x1, [x0]
  40e518:	b	40f07c <ferror@plt+0xb7ec>
  40e51c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e520:	add	x0, x0, #0x4a0
  40e524:	ldr	x0, [x0]
  40e528:	cmp	x0, #0x0
  40e52c:	b.eq	40e568 <ferror@plt+0xacd8>  // b.none
  40e530:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e534:	add	x0, x0, #0x4a0
  40e538:	ldr	x4, [x0]
  40e53c:	adrp	x0, 480000 <_sch_istable+0x1478>
  40e540:	add	x0, x0, #0xf10
  40e544:	ldr	x0, [x0]
  40e548:	mov	x3, #0x0                   	// #0
  40e54c:	mov	x2, x0
  40e550:	adrp	x0, 455000 <warn@@Base+0x7330>
  40e554:	add	x1, x0, #0x848
  40e558:	mov	x0, x4
  40e55c:	bl	403200 <concat@plt>
  40e560:	str	x0, [sp, #72]
  40e564:	b	40e578 <ferror@plt+0xace8>
  40e568:	adrp	x0, 480000 <_sch_istable+0x1478>
  40e56c:	add	x0, x0, #0xf10
  40e570:	ldr	x0, [x0]
  40e574:	str	x0, [sp, #72]
  40e578:	ldr	x0, [sp, #72]
  40e57c:	bl	403700 <remove_whitespace_and_extra_commas@plt>
  40e580:	mov	x1, x0
  40e584:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e588:	add	x0, x0, #0x4a0
  40e58c:	str	x1, [x0]
  40e590:	b	40f07c <ferror@plt+0xb7ec>
  40e594:	adrp	x0, 480000 <_sch_istable+0x1478>
  40e598:	add	x0, x0, #0xf10
  40e59c:	ldr	x0, [x0]
  40e5a0:	bl	403fac <ferror@plt+0x71c>
  40e5a4:	b	40f07c <ferror@plt+0xb7ec>
  40e5a8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e5ac:	add	x0, x0, #0x43c
  40e5b0:	mov	w1, #0x1                   	// #1
  40e5b4:	str	w1, [x0]
  40e5b8:	b	40f07c <ferror@plt+0xb7ec>
  40e5bc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e5c0:	add	x0, x0, #0x3d4
  40e5c4:	mov	w1, #0x1                   	// #1
  40e5c8:	str	w1, [x0]
  40e5cc:	b	40f07c <ferror@plt+0xb7ec>
  40e5d0:	adrp	x0, 480000 <_sch_istable+0x1478>
  40e5d4:	add	x0, x0, #0xf10
  40e5d8:	ldr	x0, [x0]
  40e5dc:	str	x0, [sp, #88]
  40e5e0:	b	40f07c <ferror@plt+0xb7ec>
  40e5e4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e5e8:	add	x0, x0, #0x400
  40e5ec:	mov	w1, #0x1                   	// #1
  40e5f0:	str	w1, [x0]
  40e5f4:	adrp	x0, 480000 <_sch_istable+0x1478>
  40e5f8:	add	x0, x0, #0xf10
  40e5fc:	ldr	x0, [x0]
  40e600:	cmp	x0, #0x0
  40e604:	b.eq	40f07c <ferror@plt+0xb7ec>  // b.none
  40e608:	adrp	x0, 480000 <_sch_istable+0x1478>
  40e60c:	add	x0, x0, #0xf10
  40e610:	ldr	x0, [x0]
  40e614:	bl	402fb0 <cplus_demangle_name_to_style@plt>
  40e618:	str	w0, [sp, #64]
  40e61c:	ldr	w0, [sp, #64]
  40e620:	cmp	w0, #0x0
  40e624:	b.ne	40e650 <ferror@plt+0xadc0>  // b.any
  40e628:	adrp	x0, 455000 <warn@@Base+0x7330>
  40e62c:	add	x0, x0, #0x850
  40e630:	bl	403840 <gettext@plt>
  40e634:	mov	x2, x0
  40e638:	adrp	x0, 480000 <_sch_istable+0x1478>
  40e63c:	add	x0, x0, #0xf10
  40e640:	ldr	x0, [x0]
  40e644:	mov	x1, x0
  40e648:	mov	x0, x2
  40e64c:	bl	44c5b0 <ferror@plt+0x48d20>
  40e650:	ldr	w0, [sp, #64]
  40e654:	bl	4030d0 <cplus_demangle_set_style@plt>
  40e658:	b	40f07c <ferror@plt+0xb7ec>
  40e65c:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40e660:	add	x0, x0, #0x4c0
  40e664:	ldr	w0, [x0]
  40e668:	and	w1, w0, #0xfffbffff
  40e66c:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40e670:	add	x0, x0, #0x4c0
  40e674:	str	w1, [x0]
  40e678:	b	40f07c <ferror@plt+0xb7ec>
  40e67c:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40e680:	add	x0, x0, #0x4c0
  40e684:	ldr	w0, [x0]
  40e688:	orr	w1, w0, #0x40000
  40e68c:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40e690:	add	x0, x0, #0x4c0
  40e694:	str	w1, [x0]
  40e698:	b	40f07c <ferror@plt+0xb7ec>
  40e69c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e6a0:	add	x0, x0, #0x414
  40e6a4:	mov	w1, #0x1                   	// #1
  40e6a8:	str	w1, [x0]
  40e6ac:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e6b0:	add	x0, x0, #0x414
  40e6b4:	ldr	w1, [x0]
  40e6b8:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  40e6bc:	add	x0, x0, #0x2b8
  40e6c0:	str	w1, [x0]
  40e6c4:	b	40f07c <ferror@plt+0xb7ec>
  40e6c8:	adrp	x0, 480000 <_sch_istable+0x1478>
  40e6cc:	add	x0, x0, #0xf10
  40e6d0:	ldr	x2, [x0]
  40e6d4:	adrp	x0, 455000 <warn@@Base+0x7330>
  40e6d8:	add	x1, x0, #0x870
  40e6dc:	mov	x0, x2
  40e6e0:	bl	44d47c <ferror@plt+0x49bec>
  40e6e4:	mov	x1, x0
  40e6e8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e6ec:	add	x0, x0, #0x430
  40e6f0:	str	x1, [x0]
  40e6f4:	b	40f07c <ferror@plt+0xb7ec>
  40e6f8:	adrp	x0, 480000 <_sch_istable+0x1478>
  40e6fc:	add	x0, x0, #0xf10
  40e700:	ldr	x2, [x0]
  40e704:	adrp	x0, 455000 <warn@@Base+0x7330>
  40e708:	add	x1, x0, #0x880
  40e70c:	mov	x0, x2
  40e710:	bl	44d47c <ferror@plt+0x49bec>
  40e714:	mov	x1, x0
  40e718:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40e71c:	add	x0, x0, #0x4b0
  40e720:	str	x1, [x0]
  40e724:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40e728:	add	x0, x0, #0x4b8
  40e72c:	ldr	x0, [x0]
  40e730:	cmn	x0, #0x1
  40e734:	b.eq	40f07c <ferror@plt+0xb7ec>  // b.none
  40e738:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40e73c:	add	x0, x0, #0x4b8
  40e740:	ldr	x1, [x0]
  40e744:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40e748:	add	x0, x0, #0x4b0
  40e74c:	ldr	x0, [x0]
  40e750:	cmp	x1, x0
  40e754:	b.hi	40f07c <ferror@plt+0xb7ec>  // b.pmore
  40e758:	adrp	x0, 455000 <warn@@Base+0x7330>
  40e75c:	add	x0, x0, #0x890
  40e760:	bl	403840 <gettext@plt>
  40e764:	bl	44c5b0 <ferror@plt+0x48d20>
  40e768:	adrp	x0, 480000 <_sch_istable+0x1478>
  40e76c:	add	x0, x0, #0xf10
  40e770:	ldr	x2, [x0]
  40e774:	adrp	x0, 455000 <warn@@Base+0x7330>
  40e778:	add	x1, x0, #0x8d0
  40e77c:	mov	x0, x2
  40e780:	bl	44d47c <ferror@plt+0x49bec>
  40e784:	mov	x1, x0
  40e788:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40e78c:	add	x0, x0, #0x4b8
  40e790:	str	x1, [x0]
  40e794:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40e798:	add	x0, x0, #0x4b0
  40e79c:	ldr	x0, [x0]
  40e7a0:	cmn	x0, #0x1
  40e7a4:	b.eq	40f07c <ferror@plt+0xb7ec>  // b.none
  40e7a8:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40e7ac:	add	x0, x0, #0x4b8
  40e7b0:	ldr	x1, [x0]
  40e7b4:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40e7b8:	add	x0, x0, #0x4b0
  40e7bc:	ldr	x0, [x0]
  40e7c0:	cmp	x1, x0
  40e7c4:	b.hi	40f07c <ferror@plt+0xb7ec>  // b.pmore
  40e7c8:	adrp	x0, 455000 <warn@@Base+0x7330>
  40e7cc:	add	x0, x0, #0x8e0
  40e7d0:	bl	403840 <gettext@plt>
  40e7d4:	bl	44c5b0 <ferror@plt+0x48d20>
  40e7d8:	adrp	x0, 480000 <_sch_istable+0x1478>
  40e7dc:	add	x0, x0, #0xf10
  40e7e0:	ldr	x1, [x0]
  40e7e4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e7e8:	add	x0, x0, #0x440
  40e7ec:	str	x1, [x0]
  40e7f0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e7f4:	add	x0, x0, #0x440
  40e7f8:	ldr	x0, [x0]
  40e7fc:	bl	402fd0 <strlen@plt>
  40e800:	mov	x1, x0
  40e804:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e808:	add	x0, x0, #0x450
  40e80c:	str	x1, [x0]
  40e810:	b	40e830 <ferror@plt+0xafa0>
  40e814:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e818:	add	x0, x0, #0x450
  40e81c:	ldr	x0, [x0]
  40e820:	sub	x1, x0, #0x1
  40e824:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e828:	add	x0, x0, #0x450
  40e82c:	str	x1, [x0]
  40e830:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e834:	add	x0, x0, #0x440
  40e838:	ldr	x1, [x0]
  40e83c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e840:	add	x0, x0, #0x450
  40e844:	ldr	x0, [x0]
  40e848:	sub	x0, x0, #0x1
  40e84c:	add	x0, x1, x0
  40e850:	ldrb	w0, [x0]
  40e854:	cmp	w0, #0x2f
  40e858:	b.eq	40e814 <ferror@plt+0xaf84>  // b.none
  40e85c:	b	40f07c <ferror@plt+0xb7ec>
  40e860:	adrp	x0, 480000 <_sch_istable+0x1478>
  40e864:	add	x0, x0, #0xf10
  40e868:	ldr	x0, [x0]
  40e86c:	bl	4031a0 <atoi@plt>
  40e870:	mov	w1, w0
  40e874:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e878:	add	x0, x0, #0x448
  40e87c:	str	w1, [x0]
  40e880:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e884:	add	x0, x0, #0x448
  40e888:	ldr	w0, [x0]
  40e88c:	cmp	w0, #0x0
  40e890:	b.ge	40f07c <ferror@plt+0xb7ec>  // b.tcont
  40e894:	adrp	x0, 455000 <warn@@Base+0x7330>
  40e898:	add	x0, x0, #0x920
  40e89c:	bl	403840 <gettext@plt>
  40e8a0:	bl	44c5b0 <ferror@plt+0x48d20>
  40e8a4:	adrp	x0, 480000 <_sch_istable+0x1478>
  40e8a8:	add	x0, x0, #0xf10
  40e8ac:	ldr	x0, [x0]
  40e8b0:	mov	w2, #0x0                   	// #0
  40e8b4:	mov	x1, #0x0                   	// #0
  40e8b8:	bl	402fc0 <strtoul@plt>
  40e8bc:	mov	w1, w0
  40e8c0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e8c4:	add	x0, x0, #0x418
  40e8c8:	str	w1, [x0]
  40e8cc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e8d0:	add	x0, x0, #0x418
  40e8d4:	ldr	w0, [x0]
  40e8d8:	cmp	w0, #0x0
  40e8dc:	b.gt	40f07c <ferror@plt+0xb7ec>
  40e8e0:	adrp	x0, 455000 <warn@@Base+0x7330>
  40e8e4:	add	x0, x0, #0x950
  40e8e8:	bl	403840 <gettext@plt>
  40e8ec:	bl	44c5b0 <ferror@plt+0x48d20>
  40e8f0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e8f4:	add	x0, x0, #0x458
  40e8f8:	mov	w1, #0x1                   	// #1
  40e8fc:	str	w1, [x0]
  40e900:	b	40f07c <ferror@plt+0xb7ec>
  40e904:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e908:	add	x0, x0, #0x470
  40e90c:	mov	w1, #0x1                   	// #1
  40e910:	str	w1, [x0]
  40e914:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e918:	add	x0, x0, #0x474
  40e91c:	str	wzr, [x0]
  40e920:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e924:	add	x0, x0, #0x478
  40e928:	str	wzr, [x0]
  40e92c:	adrp	x0, 480000 <_sch_istable+0x1478>
  40e930:	add	x0, x0, #0xf10
  40e934:	ldr	x0, [x0]
  40e938:	cmp	x0, #0x0
  40e93c:	b.eq	40f07c <ferror@plt+0xb7ec>  // b.none
  40e940:	adrp	x0, 480000 <_sch_istable+0x1478>
  40e944:	add	x0, x0, #0xf10
  40e948:	ldr	x2, [x0]
  40e94c:	adrp	x0, 455000 <warn@@Base+0x7330>
  40e950:	add	x1, x0, #0x980
  40e954:	mov	x0, x2
  40e958:	bl	4034b0 <strcmp@plt>
  40e95c:	cmp	w0, #0x0
  40e960:	b.ne	40e978 <ferror@plt+0xb0e8>  // b.any
  40e964:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e968:	add	x0, x0, #0x474
  40e96c:	mov	w1, #0x1                   	// #1
  40e970:	str	w1, [x0]
  40e974:	b	40f07c <ferror@plt+0xb7ec>
  40e978:	adrp	x0, 480000 <_sch_istable+0x1478>
  40e97c:	add	x0, x0, #0xf10
  40e980:	ldr	x2, [x0]
  40e984:	adrp	x0, 455000 <warn@@Base+0x7330>
  40e988:	add	x1, x0, #0x988
  40e98c:	mov	x0, x2
  40e990:	bl	4034b0 <strcmp@plt>
  40e994:	cmp	w0, #0x0
  40e998:	b.ne	40e9c0 <ferror@plt+0xb130>  // b.any
  40e99c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e9a0:	add	x0, x0, #0x474
  40e9a4:	mov	w1, #0x1                   	// #1
  40e9a8:	str	w1, [x0]
  40e9ac:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e9b0:	add	x0, x0, #0x478
  40e9b4:	mov	w1, #0x1                   	// #1
  40e9b8:	str	w1, [x0]
  40e9bc:	b	40f07c <ferror@plt+0xb7ec>
  40e9c0:	adrp	x0, 480000 <_sch_istable+0x1478>
  40e9c4:	add	x0, x0, #0xf10
  40e9c8:	ldr	x2, [x0]
  40e9cc:	adrp	x0, 455000 <warn@@Base+0x7330>
  40e9d0:	add	x1, x0, #0x998
  40e9d4:	mov	x0, x2
  40e9d8:	bl	4034b0 <strcmp@plt>
  40e9dc:	cmp	w0, #0x0
  40e9e0:	b.ne	40e9f4 <ferror@plt+0xb164>  // b.any
  40e9e4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40e9e8:	add	x0, x0, #0x470
  40e9ec:	str	wzr, [x0]
  40e9f0:	b	40f07c <ferror@plt+0xb7ec>
  40e9f4:	adrp	x0, 455000 <warn@@Base+0x7330>
  40e9f8:	add	x0, x0, #0x9a0
  40e9fc:	bl	403840 <gettext@plt>
  40ea00:	bl	403d38 <ferror@plt+0x4a8>
  40ea04:	b	40f07c <ferror@plt+0xb7ec>
  40ea08:	adrp	x0, 480000 <_sch_istable+0x1478>
  40ea0c:	add	x0, x0, #0xf10
  40ea10:	ldr	x2, [x0]
  40ea14:	adrp	x0, 455000 <warn@@Base+0x7330>
  40ea18:	add	x1, x0, #0x9d0
  40ea1c:	mov	x0, x2
  40ea20:	bl	4034b0 <strcmp@plt>
  40ea24:	cmp	w0, #0x0
  40ea28:	b.ne	40ea3c <ferror@plt+0xb1ac>  // b.any
  40ea2c:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40ea30:	add	x0, x0, #0x4c4
  40ea34:	str	wzr, [x0]
  40ea38:	b	40f07c <ferror@plt+0xb7ec>
  40ea3c:	adrp	x0, 480000 <_sch_istable+0x1478>
  40ea40:	add	x0, x0, #0xf10
  40ea44:	ldr	x2, [x0]
  40ea48:	adrp	x0, 455000 <warn@@Base+0x7330>
  40ea4c:	add	x1, x0, #0x9d8
  40ea50:	mov	x0, x2
  40ea54:	bl	4034b0 <strcmp@plt>
  40ea58:	cmp	w0, #0x0
  40ea5c:	b.ne	40ea74 <ferror@plt+0xb1e4>  // b.any
  40ea60:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40ea64:	add	x0, x0, #0x4c4
  40ea68:	mov	w1, #0x1                   	// #1
  40ea6c:	str	w1, [x0]
  40ea70:	b	40f07c <ferror@plt+0xb7ec>
  40ea74:	adrp	x0, 455000 <warn@@Base+0x7330>
  40ea78:	add	x0, x0, #0x9e0
  40ea7c:	bl	403840 <gettext@plt>
  40ea80:	bl	403d38 <ferror@plt+0x4a8>
  40ea84:	adrp	x0, 480000 <_sch_istable+0x1478>
  40ea88:	add	x0, x0, #0xf08
  40ea8c:	ldr	x0, [x0]
  40ea90:	mov	w1, #0x1                   	// #1
  40ea94:	bl	403b90 <ferror@plt+0x300>
  40ea98:	adrp	x0, 480000 <_sch_istable+0x1478>
  40ea9c:	add	x0, x0, #0xf10
  40eaa0:	ldr	x19, [x0]
  40eaa4:	adrp	x0, 480000 <_sch_istable+0x1478>
  40eaa8:	add	x0, x0, #0xf10
  40eaac:	ldr	x0, [x0]
  40eab0:	bl	402fd0 <strlen@plt>
  40eab4:	mov	x2, x0
  40eab8:	adrp	x0, 455000 <warn@@Base+0x7330>
  40eabc:	add	x1, x0, #0x9f8
  40eac0:	mov	x0, x19
  40eac4:	bl	403210 <strncmp@plt>
  40eac8:	cmp	w0, #0x0
  40eacc:	b.ne	40eae0 <ferror@plt+0xb250>  // b.any
  40ead0:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40ead4:	add	x0, x0, #0x4c4
  40ead8:	str	wzr, [x0]
  40eadc:	b	40f07c <ferror@plt+0xb7ec>
  40eae0:	adrp	x0, 480000 <_sch_istable+0x1478>
  40eae4:	add	x0, x0, #0xf10
  40eae8:	ldr	x19, [x0]
  40eaec:	adrp	x0, 480000 <_sch_istable+0x1478>
  40eaf0:	add	x0, x0, #0xf10
  40eaf4:	ldr	x0, [x0]
  40eaf8:	bl	402fd0 <strlen@plt>
  40eafc:	mov	x2, x0
  40eb00:	adrp	x0, 455000 <warn@@Base+0x7330>
  40eb04:	add	x1, x0, #0xa00
  40eb08:	mov	x0, x19
  40eb0c:	bl	403210 <strncmp@plt>
  40eb10:	cmp	w0, #0x0
  40eb14:	b.ne	40eb2c <ferror@plt+0xb29c>  // b.any
  40eb18:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40eb1c:	add	x0, x0, #0x4c4
  40eb20:	mov	w1, #0x1                   	// #1
  40eb24:	str	w1, [x0]
  40eb28:	b	40f07c <ferror@plt+0xb7ec>
  40eb2c:	adrp	x0, 455000 <warn@@Base+0x7330>
  40eb30:	add	x0, x0, #0xa08
  40eb34:	bl	403840 <gettext@plt>
  40eb38:	mov	x2, x0
  40eb3c:	adrp	x0, 480000 <_sch_istable+0x1478>
  40eb40:	add	x0, x0, #0xf10
  40eb44:	ldr	x0, [x0]
  40eb48:	mov	x1, x0
  40eb4c:	mov	x0, x2
  40eb50:	bl	44c650 <ferror@plt+0x48dc0>
  40eb54:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40eb58:	add	x0, x0, #0x390
  40eb5c:	mov	w1, #0x1                   	// #1
  40eb60:	str	w1, [x0]
  40eb64:	adrp	x0, 480000 <_sch_istable+0x1478>
  40eb68:	add	x0, x0, #0xf08
  40eb6c:	ldr	x0, [x0]
  40eb70:	mov	w1, #0x1                   	// #1
  40eb74:	bl	403b90 <ferror@plt+0x300>
  40eb78:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40eb7c:	add	x0, x0, #0x3ac
  40eb80:	mov	w1, #0x1                   	// #1
  40eb84:	str	w1, [x0]
  40eb88:	mov	w0, #0x1                   	// #1
  40eb8c:	str	w0, [sp, #84]
  40eb90:	b	40f07c <ferror@plt+0xb7ec>
  40eb94:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40eb98:	add	x0, x0, #0x410
  40eb9c:	mov	w1, #0x1                   	// #1
  40eba0:	str	w1, [x0]
  40eba4:	mov	w0, #0x1                   	// #1
  40eba8:	str	w0, [sp, #84]
  40ebac:	b	40f07c <ferror@plt+0xb7ec>
  40ebb0:	adrp	x0, 480000 <_sch_istable+0x1478>
  40ebb4:	add	x0, x0, #0xf10
  40ebb8:	ldr	x0, [x0]
  40ebbc:	bl	40d6c0 <ferror@plt+0x9e30>
  40ebc0:	b	40f07c <ferror@plt+0xb7ec>
  40ebc4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40ebc8:	add	x0, x0, #0x3c4
  40ebcc:	mov	w1, #0x1                   	// #1
  40ebd0:	str	w1, [x0]
  40ebd4:	mov	w0, #0x1                   	// #1
  40ebd8:	str	w0, [sp, #84]
  40ebdc:	b	40f07c <ferror@plt+0xb7ec>
  40ebe0:	adrp	x0, 480000 <_sch_istable+0x1478>
  40ebe4:	add	x0, x0, #0xf10
  40ebe8:	ldr	x1, [x0]
  40ebec:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40ebf0:	add	x0, x0, #0x3c8
  40ebf4:	str	x1, [x0]
  40ebf8:	mov	w0, #0x1                   	// #1
  40ebfc:	str	w0, [sp, #84]
  40ec00:	b	40f07c <ferror@plt+0xb7ec>
  40ec04:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40ec08:	add	x0, x0, #0x3c4
  40ec0c:	mov	w1, #0x1                   	// #1
  40ec10:	str	w1, [x0]
  40ec14:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40ec18:	add	x0, x0, #0x3b0
  40ec1c:	mov	w1, #0x1                   	// #1
  40ec20:	str	w1, [x0]
  40ec24:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40ec28:	add	x0, x0, #0x3b8
  40ec2c:	mov	w1, #0x1                   	// #1
  40ec30:	str	w1, [x0]
  40ec34:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40ec38:	add	x0, x0, #0x3ac
  40ec3c:	mov	w1, #0x1                   	// #1
  40ec40:	str	w1, [x0]
  40ec44:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40ec48:	add	x0, x0, #0x3c0
  40ec4c:	mov	w1, #0x1                   	// #1
  40ec50:	str	w1, [x0]
  40ec54:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40ec58:	add	x0, x0, #0x3a8
  40ec5c:	mov	w1, #0x1                   	// #1
  40ec60:	str	w1, [x0]
  40ec64:	mov	w0, #0x1                   	// #1
  40ec68:	str	w0, [sp, #84]
  40ec6c:	b	40f07c <ferror@plt+0xb7ec>
  40ec70:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40ec74:	add	x0, x0, #0x3b0
  40ec78:	mov	w1, #0x1                   	// #1
  40ec7c:	str	w1, [x0]
  40ec80:	mov	w0, #0x1                   	// #1
  40ec84:	str	w0, [sp, #84]
  40ec88:	b	40f07c <ferror@plt+0xb7ec>
  40ec8c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40ec90:	add	x0, x0, #0x3b4
  40ec94:	mov	w1, #0x1                   	// #1
  40ec98:	str	w1, [x0]
  40ec9c:	mov	w0, #0x1                   	// #1
  40eca0:	str	w0, [sp, #84]
  40eca4:	b	40f07c <ferror@plt+0xb7ec>
  40eca8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40ecac:	add	x0, x0, #0x404
  40ecb0:	mov	w1, #0x1                   	// #1
  40ecb4:	str	w1, [x0]
  40ecb8:	mov	w0, #0x1                   	// #1
  40ecbc:	str	w0, [sp, #84]
  40ecc0:	adrp	x0, 480000 <_sch_istable+0x1478>
  40ecc4:	add	x0, x0, #0xf10
  40ecc8:	ldr	x1, [x0]
  40eccc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40ecd0:	add	x0, x0, #0x460
  40ecd4:	str	x1, [x0]
  40ecd8:	b	40f07c <ferror@plt+0xb7ec>
  40ecdc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40ece0:	add	x0, x0, #0x40c
  40ece4:	mov	w1, #0x1                   	// #1
  40ece8:	str	w1, [x0]
  40ecec:	b	40f07c <ferror@plt+0xb7ec>
  40ecf0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40ecf4:	add	x0, x0, #0x404
  40ecf8:	mov	w1, #0x1                   	// #1
  40ecfc:	str	w1, [x0]
  40ed00:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40ed04:	add	x0, x0, #0x408
  40ed08:	mov	w1, #0x1                   	// #1
  40ed0c:	str	w1, [x0]
  40ed10:	mov	w0, #0x1                   	// #1
  40ed14:	str	w0, [sp, #84]
  40ed18:	b	40f07c <ferror@plt+0xb7ec>
  40ed1c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40ed20:	add	x0, x0, #0x404
  40ed24:	mov	w1, #0x1                   	// #1
  40ed28:	str	w1, [x0]
  40ed2c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40ed30:	add	x0, x0, #0x3d8
  40ed34:	mov	w1, #0x1                   	// #1
  40ed38:	str	w1, [x0]
  40ed3c:	mov	w0, #0x1                   	// #1
  40ed40:	str	w0, [sp, #84]
  40ed44:	b	40f07c <ferror@plt+0xb7ec>
  40ed48:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40ed4c:	add	x0, x0, #0x404
  40ed50:	mov	w1, #0x1                   	// #1
  40ed54:	str	w1, [x0]
  40ed58:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40ed5c:	add	x0, x0, #0x3d8
  40ed60:	mov	w1, #0x1                   	// #1
  40ed64:	str	w1, [x0]
  40ed68:	mov	w0, #0x1                   	// #1
  40ed6c:	str	w0, [sp, #84]
  40ed70:	adrp	x0, 480000 <_sch_istable+0x1478>
  40ed74:	add	x0, x0, #0xf10
  40ed78:	ldr	x0, [x0]
  40ed7c:	cmp	x0, #0x0
  40ed80:	b.eq	40edac <ferror@plt+0xb51c>  // b.none
  40ed84:	adrp	x0, 480000 <_sch_istable+0x1478>
  40ed88:	add	x0, x0, #0xf10
  40ed8c:	ldr	x0, [x0]
  40ed90:	bl	403d68 <ferror@plt+0x4d8>
  40ed94:	bl	4032c0 <xstrdup@plt>
  40ed98:	mov	x1, x0
  40ed9c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40eda0:	add	x0, x0, #0x468
  40eda4:	str	x1, [x0]
  40eda8:	b	40f07c <ferror@plt+0xb7ec>
  40edac:	adrp	x0, 455000 <warn@@Base+0x7330>
  40edb0:	add	x0, x0, #0xa28
  40edb4:	bl	4032c0 <xstrdup@plt>
  40edb8:	mov	x1, x0
  40edbc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40edc0:	add	x0, x0, #0x468
  40edc4:	str	x1, [x0]
  40edc8:	b	40f07c <ferror@plt+0xb7ec>
  40edcc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40edd0:	add	x0, x0, #0x41c
  40edd4:	mov	w1, #0x1                   	// #1
  40edd8:	str	w1, [x0]
  40eddc:	mov	w0, #0x1                   	// #1
  40ede0:	str	w0, [sp, #84]
  40ede4:	b	40f07c <ferror@plt+0xb7ec>
  40ede8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40edec:	add	x0, x0, #0x41c
  40edf0:	mov	w1, #0x1                   	// #1
  40edf4:	str	w1, [x0]
  40edf8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40edfc:	add	x0, x0, #0x420
  40ee00:	mov	w1, #0x1                   	// #1
  40ee04:	str	w1, [x0]
  40ee08:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40ee0c:	add	x0, x0, #0x400
  40ee10:	mov	w1, #0x1                   	// #1
  40ee14:	str	w1, [x0]
  40ee18:	mov	w0, #0x1                   	// #1
  40ee1c:	str	w0, [sp, #84]
  40ee20:	b	40f07c <ferror@plt+0xb7ec>
  40ee24:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40ee28:	add	x0, x0, #0x3e0
  40ee2c:	mov	w1, #0x1                   	// #1
  40ee30:	str	w1, [x0]
  40ee34:	mov	w0, #0x1                   	// #1
  40ee38:	str	w0, [sp, #84]
  40ee3c:	adrp	x0, 480000 <_sch_istable+0x1478>
  40ee40:	add	x0, x0, #0xf10
  40ee44:	ldr	x0, [x0]
  40ee48:	cmp	x0, #0x0
  40ee4c:	b.eq	40ee64 <ferror@plt+0xb5d4>  // b.none
  40ee50:	adrp	x0, 480000 <_sch_istable+0x1478>
  40ee54:	add	x0, x0, #0xf10
  40ee58:	ldr	x0, [x0]
  40ee5c:	bl	43473c <ferror@plt+0x30eac>
  40ee60:	b	40f07c <ferror@plt+0xb7ec>
  40ee64:	bl	434988 <ferror@plt+0x310f8>
  40ee68:	b	40f07c <ferror@plt+0xb7ec>
  40ee6c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40ee70:	add	x0, x0, #0x3e0
  40ee74:	mov	w1, #0x1                   	// #1
  40ee78:	str	w1, [x0]
  40ee7c:	mov	w0, #0x1                   	// #1
  40ee80:	str	w0, [sp, #84]
  40ee84:	adrp	x0, 480000 <_sch_istable+0x1478>
  40ee88:	add	x0, x0, #0xf10
  40ee8c:	ldr	x0, [x0]
  40ee90:	cmp	x0, #0x0
  40ee94:	b.eq	40eeac <ferror@plt+0xb61c>  // b.none
  40ee98:	adrp	x0, 480000 <_sch_istable+0x1478>
  40ee9c:	add	x0, x0, #0xf10
  40eea0:	ldr	x0, [x0]
  40eea4:	bl	4345bc <ferror@plt+0x30d2c>
  40eea8:	b	40f07c <ferror@plt+0xb7ec>
  40eeac:	bl	434988 <ferror@plt+0x310f8>
  40eeb0:	b	40f07c <ferror@plt+0xb7ec>
  40eeb4:	adrp	x0, 480000 <_sch_istable+0x1478>
  40eeb8:	add	x0, x0, #0xf10
  40eebc:	ldr	x0, [x0]
  40eec0:	add	x1, sp, #0x38
  40eec4:	mov	w2, #0x0                   	// #0
  40eec8:	bl	402fc0 <strtoul@plt>
  40eecc:	mov	w1, w0
  40eed0:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40eed4:	add	x0, x0, #0xbe8
  40eed8:	str	w1, [x0]
  40eedc:	b	40f07c <ferror@plt+0xb7ec>
  40eee0:	adrp	x0, 480000 <_sch_istable+0x1478>
  40eee4:	add	x0, x0, #0xf10
  40eee8:	ldr	x0, [x0]
  40eeec:	add	x1, sp, #0x30
  40eef0:	mov	w2, #0x0                   	// #0
  40eef4:	bl	402fc0 <strtoul@plt>
  40eef8:	mov	x1, x0
  40eefc:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  40ef00:	add	x0, x0, #0x2e8
  40ef04:	str	x1, [x0]
  40ef08:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40ef0c:	add	x0, x0, #0x424
  40ef10:	mov	w1, #0x1                   	// #1
  40ef14:	str	w1, [x0]
  40ef18:	b	40f07c <ferror@plt+0xb7ec>
  40ef1c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40ef20:	add	x0, x0, #0x550
  40ef24:	mov	w1, #0x1                   	// #1
  40ef28:	str	w1, [x0]
  40ef2c:	b	40f07c <ferror@plt+0xb7ec>
  40ef30:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40ef34:	add	x0, x0, #0x3e8
  40ef38:	mov	w1, #0x1                   	// #1
  40ef3c:	str	w1, [x0]
  40ef40:	adrp	x0, 480000 <_sch_istable+0x1478>
  40ef44:	add	x0, x0, #0xf10
  40ef48:	ldr	x0, [x0]
  40ef4c:	bl	4032c0 <xstrdup@plt>
  40ef50:	mov	x1, x0
  40ef54:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40ef58:	add	x0, x0, #0x3f0
  40ef5c:	str	x1, [x0]
  40ef60:	mov	w0, #0x1                   	// #1
  40ef64:	str	w0, [sp, #84]
  40ef68:	b	40f07c <ferror@plt+0xb7ec>
  40ef6c:	adrp	x0, 480000 <_sch_istable+0x1478>
  40ef70:	add	x0, x0, #0xf10
  40ef74:	ldr	x0, [x0]
  40ef78:	bl	4032c0 <xstrdup@plt>
  40ef7c:	mov	x1, x0
  40ef80:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40ef84:	add	x0, x0, #0x3f8
  40ef88:	str	x1, [x0]
  40ef8c:	b	40f07c <ferror@plt+0xb7ec>
  40ef90:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40ef94:	add	x0, x0, #0x3e4
  40ef98:	mov	w1, #0x1                   	// #1
  40ef9c:	str	w1, [x0]
  40efa0:	mov	w0, #0x1                   	// #1
  40efa4:	str	w0, [sp, #84]
  40efa8:	b	40f07c <ferror@plt+0xb7ec>
  40efac:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40efb0:	add	x0, x0, #0x3a4
  40efb4:	mov	w1, #0x1                   	// #1
  40efb8:	str	w1, [x0]
  40efbc:	mov	w0, #0x1                   	// #1
  40efc0:	str	w0, [sp, #84]
  40efc4:	b	40f07c <ferror@plt+0xb7ec>
  40efc8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40efcc:	add	x0, x0, #0x3b8
  40efd0:	mov	w1, #0x1                   	// #1
  40efd4:	str	w1, [x0]
  40efd8:	mov	w0, #0x1                   	// #1
  40efdc:	str	w0, [sp, #84]
  40efe0:	b	40f07c <ferror@plt+0xb7ec>
  40efe4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40efe8:	add	x0, x0, #0x3bc
  40efec:	mov	w1, #0x1                   	// #1
  40eff0:	str	w1, [x0]
  40eff4:	mov	w0, #0x1                   	// #1
  40eff8:	str	w0, [sp, #84]
  40effc:	b	40f07c <ferror@plt+0xb7ec>
  40f000:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40f004:	add	x0, x0, #0x3c0
  40f008:	mov	w1, #0x1                   	// #1
  40f00c:	str	w1, [x0]
  40f010:	mov	w0, #0x1                   	// #1
  40f014:	str	w0, [sp, #84]
  40f018:	b	40f07c <ferror@plt+0xb7ec>
  40f01c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40f020:	add	x0, x0, #0x3a8
  40f024:	mov	w1, #0x1                   	// #1
  40f028:	str	w1, [x0]
  40f02c:	mov	w0, #0x1                   	// #1
  40f030:	str	w0, [sp, #84]
  40f034:	b	40f07c <ferror@plt+0xb7ec>
  40f038:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40f03c:	add	x0, x0, #0x3a0
  40f040:	mov	w1, #0x1                   	// #1
  40f044:	str	w1, [x0]
  40f048:	mov	w0, #0x1                   	// #1
  40f04c:	str	w0, [sp, #84]
  40f050:	b	40f07c <ferror@plt+0xb7ec>
  40f054:	adrp	x0, 480000 <_sch_istable+0x1478>
  40f058:	add	x0, x0, #0xf20
  40f05c:	ldr	x0, [x0]
  40f060:	mov	w1, #0x0                   	// #0
  40f064:	bl	403b90 <ferror@plt+0x300>
  40f068:	adrp	x0, 480000 <_sch_istable+0x1478>
  40f06c:	add	x0, x0, #0xf08
  40f070:	ldr	x0, [x0]
  40f074:	mov	w1, #0x1                   	// #1
  40f078:	bl	403b90 <ferror@plt+0x300>
  40f07c:	ldr	w5, [sp, #44]
  40f080:	ldr	x1, [sp, #32]
  40f084:	mov	x4, #0x0                   	// #0
  40f088:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  40f08c:	add	x3, x0, #0x4c8
  40f090:	adrp	x0, 455000 <warn@@Base+0x7330>
  40f094:	add	x2, x0, #0xa30
  40f098:	mov	w0, w5
  40f09c:	bl	4034a0 <getopt_long@plt>
  40f0a0:	str	w0, [sp, #68]
  40f0a4:	ldr	w0, [sp, #68]
  40f0a8:	cmn	w0, #0x1
  40f0ac:	b.ne	40e4dc <ferror@plt+0xac4c>  // b.any
  40f0b0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40f0b4:	add	x0, x0, #0x3a0
  40f0b8:	ldr	w0, [x0]
  40f0bc:	cmp	w0, #0x0
  40f0c0:	b.eq	40f0d0 <ferror@plt+0xb840>  // b.none
  40f0c4:	adrp	x0, 455000 <warn@@Base+0x7330>
  40f0c8:	add	x0, x0, #0xa60
  40f0cc:	bl	44d84c <ferror@plt+0x49fbc>
  40f0d0:	ldr	w0, [sp, #84]
  40f0d4:	cmp	w0, #0x0
  40f0d8:	b.ne	40f0f0 <ferror@plt+0xb860>  // b.any
  40f0dc:	adrp	x0, 480000 <_sch_istable+0x1478>
  40f0e0:	add	x0, x0, #0xf08
  40f0e4:	ldr	x0, [x0]
  40f0e8:	mov	w1, #0x2                   	// #2
  40f0ec:	bl	403b90 <ferror@plt+0x300>
  40f0f0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40f0f4:	add	x0, x0, #0x410
  40f0f8:	ldr	w0, [x0]
  40f0fc:	cmp	w0, #0x0
  40f100:	b.eq	40f11c <ferror@plt+0xb88c>  // b.none
  40f104:	bl	44d140 <ferror@plt+0x498b0>
  40f108:	mov	w1, w0
  40f10c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40f110:	add	x0, x0, #0x390
  40f114:	str	w1, [x0]
  40f118:	b	40f1d0 <ferror@plt+0xb940>
  40f11c:	adrp	x0, 480000 <_sch_istable+0x1478>
  40f120:	add	x0, x0, #0xf18
  40f124:	ldr	w1, [x0]
  40f128:	ldr	w0, [sp, #44]
  40f12c:	cmp	w1, w0
  40f130:	b.ne	40f1b8 <ferror@plt+0xb928>  // b.any
  40f134:	mov	w2, #0x1                   	// #1
  40f138:	ldr	x1, [sp, #88]
  40f13c:	adrp	x0, 455000 <warn@@Base+0x7330>
  40f140:	add	x0, x0, #0xa68
  40f144:	bl	40e37c <ferror@plt+0xaaec>
  40f148:	b	40f1d0 <ferror@plt+0xb940>
  40f14c:	ldr	x1, [sp, #32]
  40f150:	adrp	x0, 480000 <_sch_istable+0x1478>
  40f154:	add	x0, x0, #0xf18
  40f158:	ldr	w0, [x0]
  40f15c:	sxtw	x0, w0
  40f160:	lsl	x0, x0, #3
  40f164:	add	x0, x1, x0
  40f168:	ldr	x3, [x0]
  40f16c:	ldr	w0, [sp, #44]
  40f170:	sub	w1, w0, #0x1
  40f174:	adrp	x0, 480000 <_sch_istable+0x1478>
  40f178:	add	x0, x0, #0xf18
  40f17c:	ldr	w0, [x0]
  40f180:	cmp	w1, w0
  40f184:	cset	w0, eq  // eq = none
  40f188:	and	w0, w0, #0xff
  40f18c:	mov	w2, w0
  40f190:	ldr	x1, [sp, #88]
  40f194:	mov	x0, x3
  40f198:	bl	40e37c <ferror@plt+0xaaec>
  40f19c:	adrp	x0, 480000 <_sch_istable+0x1478>
  40f1a0:	add	x0, x0, #0xf18
  40f1a4:	ldr	w0, [x0]
  40f1a8:	add	w1, w0, #0x1
  40f1ac:	adrp	x0, 480000 <_sch_istable+0x1478>
  40f1b0:	add	x0, x0, #0xf18
  40f1b4:	str	w1, [x0]
  40f1b8:	adrp	x0, 480000 <_sch_istable+0x1478>
  40f1bc:	add	x0, x0, #0xf18
  40f1c0:	ldr	w1, [x0]
  40f1c4:	ldr	w0, [sp, #44]
  40f1c8:	cmp	w1, w0
  40f1cc:	b.lt	40f14c <ferror@plt+0xb8bc>  // b.tstop
  40f1d0:	bl	404050 <ferror@plt+0x7c0>
  40f1d4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40f1d8:	add	x0, x0, #0x3f0
  40f1dc:	ldr	x0, [x0]
  40f1e0:	bl	403510 <free@plt>
  40f1e4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40f1e8:	add	x0, x0, #0x3f8
  40f1ec:	ldr	x0, [x0]
  40f1f0:	bl	403510 <free@plt>
  40f1f4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40f1f8:	add	x0, x0, #0x468
  40f1fc:	ldr	x0, [x0]
  40f200:	bl	403510 <free@plt>
  40f204:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40f208:	add	x0, x0, #0x390
  40f20c:	ldr	w0, [x0]
  40f210:	ldr	x19, [sp, #16]
  40f214:	ldp	x29, x30, [sp], #96
  40f218:	ret
  40f21c:	stp	x29, x30, [sp, #-32]!
  40f220:	mov	x29, sp
  40f224:	str	w0, [sp, #28]
  40f228:	ldr	w0, [sp, #28]
  40f22c:	and	w0, w0, #0x1
  40f230:	cmp	w0, #0x0
  40f234:	b.eq	40f24c <ferror@plt+0xb9bc>  // b.none
  40f238:	adrp	x0, 455000 <warn@@Base+0x7330>
  40f23c:	add	x0, x0, #0xd10
  40f240:	bl	403840 <gettext@plt>
  40f244:	bl	44dbd0 <error@@Base>
  40f248:	b	40f26c <ferror@plt+0xb9dc>
  40f24c:	ldr	w0, [sp, #28]
  40f250:	and	w0, w0, #0x2
  40f254:	cmp	w0, #0x0
  40f258:	b.eq	40f26c <ferror@plt+0xb9dc>  // b.none
  40f25c:	adrp	x0, 455000 <warn@@Base+0x7330>
  40f260:	add	x0, x0, #0xd28
  40f264:	bl	403840 <gettext@plt>
  40f268:	bl	44dbd0 <error@@Base>
  40f26c:	nop
  40f270:	ldp	x29, x30, [sp], #32
  40f274:	ret
  40f278:	sub	sp, sp, #0x10
  40f27c:	str	w0, [sp, #12]
  40f280:	ldr	w0, [sp, #12]
  40f284:	and	w0, w0, #0x7
  40f288:	cmp	w0, #0x4
  40f28c:	b.eq	40f2c8 <ferror@plt+0xba38>  // b.none
  40f290:	cmp	w0, #0x4
  40f294:	b.gt	40f2a8 <ferror@plt+0xba18>
  40f298:	cmp	w0, #0x2
  40f29c:	b.eq	40f2b8 <ferror@plt+0xba28>  // b.none
  40f2a0:	cmp	w0, #0x3
  40f2a4:	b.eq	40f2c0 <ferror@plt+0xba30>  // b.none
  40f2a8:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  40f2ac:	add	x0, x0, #0x2bc
  40f2b0:	ldr	w0, [x0]
  40f2b4:	b	40f2cc <ferror@plt+0xba3c>
  40f2b8:	mov	w0, #0x2                   	// #2
  40f2bc:	b	40f2cc <ferror@plt+0xba3c>
  40f2c0:	mov	w0, #0x4                   	// #4
  40f2c4:	b	40f2cc <ferror@plt+0xba3c>
  40f2c8:	mov	w0, #0x8                   	// #8
  40f2cc:	add	sp, sp, #0x10
  40f2d0:	ret
  40f2d4:	stp	x29, x30, [sp, #-80]!
  40f2d8:	mov	x29, sp
  40f2dc:	str	x0, [sp, #40]
  40f2e0:	str	w1, [sp, #36]
  40f2e4:	str	x2, [sp, #24]
  40f2e8:	str	x3, [sp, #16]
  40f2ec:	ldr	x0, [sp, #40]
  40f2f0:	ldr	x0, [x0]
  40f2f4:	str	x0, [sp, #64]
  40f2f8:	ldr	w0, [sp, #36]
  40f2fc:	bl	40f278 <ferror@plt+0xb9e8>
  40f300:	str	w0, [sp, #60]
  40f304:	ldr	w0, [sp, #60]
  40f308:	ldr	x1, [sp, #64]
  40f30c:	add	x0, x1, x0
  40f310:	ldr	x1, [sp, #16]
  40f314:	cmp	x1, x0
  40f318:	b.hi	40f340 <ferror@plt+0xbab0>  // b.pmore
  40f31c:	adrp	x0, 455000 <warn@@Base+0x7330>
  40f320:	add	x0, x0, #0xd48
  40f324:	bl	403840 <gettext@plt>
  40f328:	bl	44dcd0 <warn@@Base>
  40f32c:	ldr	x0, [sp, #40]
  40f330:	ldr	x1, [sp, #16]
  40f334:	str	x1, [x0]
  40f338:	mov	x0, #0x0                   	// #0
  40f33c:	b	40f43c <ferror@plt+0xbbac>
  40f340:	ldr	w0, [sp, #60]
  40f344:	cmp	w0, #0x8
  40f348:	b.ls	40f374 <ferror@plt+0xbae4>  // b.plast
  40f34c:	adrp	x0, 455000 <warn@@Base+0x7330>
  40f350:	add	x0, x0, #0xd78
  40f354:	bl	403840 <gettext@plt>
  40f358:	ldr	w1, [sp, #60]
  40f35c:	bl	44dcd0 <warn@@Base>
  40f360:	ldr	x0, [sp, #40]
  40f364:	ldr	x1, [sp, #16]
  40f368:	str	x1, [x0]
  40f36c:	mov	x0, #0x0                   	// #0
  40f370:	b	40f43c <ferror@plt+0xbbac>
  40f374:	ldr	w0, [sp, #60]
  40f378:	cmp	w0, #0x0
  40f37c:	b.ne	40f3a4 <ferror@plt+0xbb14>  // b.any
  40f380:	adrp	x0, 455000 <warn@@Base+0x7330>
  40f384:	add	x0, x0, #0xda8
  40f388:	bl	403840 <gettext@plt>
  40f38c:	bl	44dcd0 <warn@@Base>
  40f390:	ldr	x0, [sp, #40]
  40f394:	ldr	x1, [sp, #16]
  40f398:	str	x1, [x0]
  40f39c:	mov	x0, #0x0                   	// #0
  40f3a0:	b	40f43c <ferror@plt+0xbbac>
  40f3a4:	ldr	w0, [sp, #36]
  40f3a8:	and	w0, w0, #0x8
  40f3ac:	cmp	w0, #0x0
  40f3b0:	b.eq	40f3cc <ferror@plt+0xbb3c>  // b.none
  40f3b4:	ldr	w0, [sp, #60]
  40f3b8:	mov	w1, w0
  40f3bc:	ldr	x0, [sp, #64]
  40f3c0:	bl	44e8a4 <warn@@Base+0xbd4>
  40f3c4:	str	x0, [sp, #72]
  40f3c8:	b	40f3ec <ferror@plt+0xbb5c>
  40f3cc:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  40f3d0:	add	x0, x0, #0x2f8
  40f3d4:	ldr	x2, [x0]
  40f3d8:	ldr	w0, [sp, #60]
  40f3dc:	mov	w1, w0
  40f3e0:	ldr	x0, [sp, #64]
  40f3e4:	blr	x2
  40f3e8:	str	x0, [sp, #72]
  40f3ec:	ldr	w0, [sp, #36]
  40f3f0:	and	w0, w0, #0x70
  40f3f4:	cmp	w0, #0x10
  40f3f8:	b.ne	40f424 <ferror@plt+0xbb94>  // b.any
  40f3fc:	ldr	x0, [sp, #24]
  40f400:	ldr	x0, [x0, #40]
  40f404:	ldr	x1, [sp, #24]
  40f408:	ldr	x1, [x1, #32]
  40f40c:	ldr	x2, [sp, #64]
  40f410:	sub	x1, x2, x1
  40f414:	add	x0, x0, x1
  40f418:	ldr	x1, [sp, #72]
  40f41c:	add	x0, x1, x0
  40f420:	str	x0, [sp, #72]
  40f424:	ldr	w0, [sp, #60]
  40f428:	ldr	x1, [sp, #64]
  40f42c:	add	x1, x1, x0
  40f430:	ldr	x0, [sp, #40]
  40f434:	str	x1, [x0]
  40f438:	ldr	x0, [sp, #72]
  40f43c:	ldp	x29, x30, [sp], #80
  40f440:	ret
  40f444:	stp	x29, x30, [sp, #-96]!
  40f448:	mov	x29, sp
  40f44c:	str	x0, [sp, #40]
  40f450:	str	x1, [sp, #32]
  40f454:	str	w2, [sp, #28]
  40f458:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40f45c:	add	x0, x0, #0xa04
  40f460:	ldr	w0, [x0]
  40f464:	add	w2, w0, #0x1
  40f468:	adrp	x1, 481000 <_bfd_std_section+0xd8>
  40f46c:	add	x1, x1, #0xa04
  40f470:	str	w2, [x1]
  40f474:	sxtw	x0, w0
  40f478:	lsl	x1, x0, #6
  40f47c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40f480:	add	x0, x0, #0xa08
  40f484:	add	x0, x1, x0
  40f488:	str	x0, [sp, #88]
  40f48c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40f490:	add	x0, x0, #0xa04
  40f494:	ldr	w0, [x0]
  40f498:	and	w1, w0, #0xf
  40f49c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40f4a0:	add	x0, x0, #0xa04
  40f4a4:	str	w1, [x0]
  40f4a8:	ldr	w0, [sp, #28]
  40f4ac:	cmp	w0, #0x0
  40f4b0:	b.eq	40f500 <ferror@plt+0xbc70>  // b.none
  40f4b4:	ldr	x3, [sp, #32]
  40f4b8:	adrp	x0, 455000 <warn@@Base+0x7330>
  40f4bc:	add	x2, x0, #0xdd0
  40f4c0:	mov	x1, #0x40                  	// #64
  40f4c4:	ldr	x0, [sp, #88]
  40f4c8:	bl	403150 <snprintf@plt>
  40f4cc:	ldr	w0, [sp, #28]
  40f4d0:	cmp	w0, #0x8
  40f4d4:	b.ls	40f4e0 <ferror@plt+0xbc50>  // b.plast
  40f4d8:	mov	w0, #0x8                   	// #8
  40f4dc:	str	w0, [sp, #28]
  40f4e0:	mov	w1, #0x8                   	// #8
  40f4e4:	ldr	w0, [sp, #28]
  40f4e8:	sub	w0, w1, w0
  40f4ec:	lsl	w0, w0, #1
  40f4f0:	mov	w0, w0
  40f4f4:	ldr	x1, [sp, #88]
  40f4f8:	add	x0, x1, x0
  40f4fc:	b	40f568 <ferror@plt+0xbcd8>
  40f500:	ldr	x0, [sp, #40]
  40f504:	cmp	x0, #0x0
  40f508:	b.eq	40f530 <ferror@plt+0xbca0>  // b.none
  40f50c:	add	x4, sp, #0x38
  40f510:	ldr	x3, [sp, #40]
  40f514:	adrp	x0, 455000 <warn@@Base+0x7330>
  40f518:	add	x2, x0, #0xde0
  40f51c:	adrp	x0, 455000 <warn@@Base+0x7330>
  40f520:	add	x1, x0, #0xde8
  40f524:	mov	x0, x4
  40f528:	bl	403090 <sprintf@plt>
  40f52c:	b	40f54c <ferror@plt+0xbcbc>
  40f530:	add	x3, sp, #0x38
  40f534:	adrp	x0, 455000 <warn@@Base+0x7330>
  40f538:	add	x2, x0, #0xde0
  40f53c:	adrp	x0, 455000 <warn@@Base+0x7330>
  40f540:	add	x1, x0, #0xdf0
  40f544:	mov	x0, x3
  40f548:	bl	403090 <sprintf@plt>
  40f54c:	add	x0, sp, #0x38
  40f550:	ldr	x3, [sp, #32]
  40f554:	mov	x2, x0
  40f558:	mov	x1, #0x40                  	// #64
  40f55c:	ldr	x0, [sp, #88]
  40f560:	bl	403150 <snprintf@plt>
  40f564:	ldr	x0, [sp, #88]
  40f568:	ldp	x29, x30, [sp], #96
  40f56c:	ret
  40f570:	stp	x29, x30, [sp, #-32]!
  40f574:	mov	x29, sp
  40f578:	str	x0, [sp, #24]
  40f57c:	str	x1, [sp, #16]
  40f580:	mov	w2, #0x0                   	// #0
  40f584:	ldr	x1, [sp, #16]
  40f588:	ldr	x0, [sp, #24]
  40f58c:	bl	40f444 <ferror@plt+0xbbb4>
  40f590:	ldp	x29, x30, [sp], #32
  40f594:	ret
  40f598:	stp	x29, x30, [sp, #-32]!
  40f59c:	mov	x29, sp
  40f5a0:	str	x0, [sp, #24]
  40f5a4:	str	w1, [sp, #20]
  40f5a8:	ldr	w2, [sp, #20]
  40f5ac:	ldr	x1, [sp, #24]
  40f5b0:	mov	x0, #0x0                   	// #0
  40f5b4:	bl	40f444 <ferror@plt+0xbbb4>
  40f5b8:	mov	x1, x0
  40f5bc:	adrp	x0, 455000 <warn@@Base+0x7330>
  40f5c0:	add	x0, x0, #0xdf8
  40f5c4:	bl	403780 <printf@plt>
  40f5c8:	nop
  40f5cc:	ldp	x29, x30, [sp], #32
  40f5d0:	ret
  40f5d4:	stp	x29, x30, [sp, #-48]!
  40f5d8:	mov	x29, sp
  40f5dc:	str	x0, [sp, #24]
  40f5e0:	str	w1, [sp, #20]
  40f5e4:	str	w2, [sp, #16]
  40f5e8:	ldr	w0, [sp, #20]
  40f5ec:	cmp	w0, #0x0
  40f5f0:	b.ne	40f600 <ferror@plt+0xbd70>  // b.any
  40f5f4:	mov	w0, #0x4                   	// #4
  40f5f8:	str	w0, [sp, #44]
  40f5fc:	b	40f60c <ferror@plt+0xbd7c>
  40f600:	ldr	w0, [sp, #20]
  40f604:	lsl	w0, w0, #1
  40f608:	str	w0, [sp, #44]
  40f60c:	ldr	x0, [sp, #24]
  40f610:	cmp	x0, #0x0
  40f614:	b.ne	40f624 <ferror@plt+0xbd94>  // b.any
  40f618:	ldr	w0, [sp, #16]
  40f61c:	cmp	w0, #0x0
  40f620:	b.eq	40f644 <ferror@plt+0xbdb4>  // b.none
  40f624:	ldr	w0, [sp, #44]
  40f628:	sub	w0, w0, #0x1
  40f62c:	ldr	x2, [sp, #24]
  40f630:	mov	w1, w0
  40f634:	adrp	x0, 455000 <warn@@Base+0x7330>
  40f638:	add	x0, x0, #0xe00
  40f63c:	bl	403780 <printf@plt>
  40f640:	b	40f664 <ferror@plt+0xbdd4>
  40f644:	ldr	w0, [sp, #44]
  40f648:	add	w1, w0, #0x1
  40f64c:	adrp	x0, 455000 <warn@@Base+0x7330>
  40f650:	add	x2, x0, #0xe08
  40f654:	adrp	x0, 455000 <warn@@Base+0x7330>
  40f658:	add	x0, x0, #0xe10
  40f65c:	bl	403780 <printf@plt>
  40f660:	nop
  40f664:	nop
  40f668:	ldp	x29, x30, [sp], #48
  40f66c:	ret
  40f670:	stp	x29, x30, [sp, #-64]!
  40f674:	mov	x29, sp
  40f678:	str	x0, [sp, #40]
  40f67c:	str	x1, [sp, #32]
  40f680:	str	x2, [sp, #24]
  40f684:	str	w3, [sp, #20]
  40f688:	str	wzr, [sp, #60]
  40f68c:	ldr	x0, [sp, #40]
  40f690:	cmp	x0, #0x0
  40f694:	b.ne	40f6b4 <ferror@plt+0xbe24>  // b.any
  40f698:	ldr	w1, [sp, #20]
  40f69c:	ldr	x3, [sp, #32]
  40f6a0:	adrp	x0, 455000 <warn@@Base+0x7330>
  40f6a4:	add	x2, x0, #0xe18
  40f6a8:	ldr	x0, [sp, #24]
  40f6ac:	bl	403150 <snprintf@plt>
  40f6b0:	b	40f700 <ferror@plt+0xbe70>
  40f6b4:	ldr	w1, [sp, #20]
  40f6b8:	ldr	x3, [sp, #40]
  40f6bc:	adrp	x0, 455000 <warn@@Base+0x7330>
  40f6c0:	add	x2, x0, #0xe18
  40f6c4:	ldr	x0, [sp, #24]
  40f6c8:	bl	403150 <snprintf@plt>
  40f6cc:	str	w0, [sp, #60]
  40f6d0:	ldrsw	x0, [sp, #60]
  40f6d4:	ldr	x1, [sp, #24]
  40f6d8:	add	x4, x1, x0
  40f6dc:	ldr	w0, [sp, #60]
  40f6e0:	ldr	w1, [sp, #20]
  40f6e4:	sub	w0, w1, w0
  40f6e8:	mov	w1, w0
  40f6ec:	ldr	x3, [sp, #32]
  40f6f0:	adrp	x0, 455000 <warn@@Base+0x7330>
  40f6f4:	add	x2, x0, #0xe20
  40f6f8:	mov	x0, x4
  40f6fc:	bl	403150 <snprintf@plt>
  40f700:	ldr	x0, [sp, #24]
  40f704:	ldp	x29, x30, [sp], #64
  40f708:	ret
  40f70c:	sub	sp, sp, #0x50
  40f710:	str	x0, [sp, #40]
  40f714:	str	x1, [sp, #32]
  40f718:	str	w2, [sp, #28]
  40f71c:	str	x3, [sp, #16]
  40f720:	str	x4, [sp, #8]
  40f724:	str	xzr, [sp, #72]
  40f728:	str	wzr, [sp, #68]
  40f72c:	str	wzr, [sp, #64]
  40f730:	mov	w0, #0x1                   	// #1
  40f734:	str	w0, [sp, #60]
  40f738:	b	40f838 <ferror@plt+0xbfa8>
  40f73c:	ldr	x0, [sp, #40]
  40f740:	add	x1, x0, #0x1
  40f744:	str	x1, [sp, #40]
  40f748:	ldrb	w0, [x0]
  40f74c:	strb	w0, [sp, #59]
  40f750:	ldr	w0, [sp, #68]
  40f754:	add	w0, w0, #0x1
  40f758:	str	w0, [sp, #68]
  40f75c:	ldr	w0, [sp, #64]
  40f760:	cmp	w0, #0x3f
  40f764:	b.hi	40f7bc <ferror@plt+0xbf2c>  // b.pmore
  40f768:	ldrb	w0, [sp, #59]
  40f76c:	and	x1, x0, #0x7f
  40f770:	ldr	w0, [sp, #64]
  40f774:	lsl	x0, x1, x0
  40f778:	ldr	x1, [sp, #72]
  40f77c:	orr	x0, x1, x0
  40f780:	str	x0, [sp, #72]
  40f784:	ldr	w0, [sp, #64]
  40f788:	ldr	x1, [sp, #72]
  40f78c:	lsr	x1, x1, x0
  40f790:	ldrb	w0, [sp, #59]
  40f794:	and	x0, x0, #0x7f
  40f798:	cmp	x1, x0
  40f79c:	b.eq	40f7ac <ferror@plt+0xbf1c>  // b.none
  40f7a0:	ldr	w0, [sp, #60]
  40f7a4:	orr	w0, w0, #0x2
  40f7a8:	str	w0, [sp, #60]
  40f7ac:	ldr	w0, [sp, #64]
  40f7b0:	add	w0, w0, #0x7
  40f7b4:	str	w0, [sp, #64]
  40f7b8:	b	40f7d8 <ferror@plt+0xbf48>
  40f7bc:	ldrb	w0, [sp, #59]
  40f7c0:	and	w0, w0, #0x7f
  40f7c4:	cmp	w0, #0x0
  40f7c8:	b.eq	40f7d8 <ferror@plt+0xbf48>  // b.none
  40f7cc:	ldr	w0, [sp, #60]
  40f7d0:	orr	w0, w0, #0x2
  40f7d4:	str	w0, [sp, #60]
  40f7d8:	ldrsb	w0, [sp, #59]
  40f7dc:	cmp	w0, #0x0
  40f7e0:	b.lt	40f838 <ferror@plt+0xbfa8>  // b.tstop
  40f7e4:	ldr	w0, [sp, #60]
  40f7e8:	and	w0, w0, #0xfffffffe
  40f7ec:	str	w0, [sp, #60]
  40f7f0:	ldr	w0, [sp, #28]
  40f7f4:	cmp	w0, #0x0
  40f7f8:	b.eq	40f84c <ferror@plt+0xbfbc>  // b.none
  40f7fc:	ldr	w0, [sp, #64]
  40f800:	cmp	w0, #0x3f
  40f804:	b.hi	40f84c <ferror@plt+0xbfbc>  // b.pmore
  40f808:	ldrb	w0, [sp, #59]
  40f80c:	and	w0, w0, #0x40
  40f810:	cmp	w0, #0x0
  40f814:	b.eq	40f84c <ferror@plt+0xbfbc>  // b.none
  40f818:	ldr	w0, [sp, #64]
  40f81c:	mov	x1, #0x1                   	// #1
  40f820:	lsl	x0, x1, x0
  40f824:	neg	x0, x0
  40f828:	ldr	x1, [sp, #72]
  40f82c:	orr	x0, x1, x0
  40f830:	str	x0, [sp, #72]
  40f834:	b	40f84c <ferror@plt+0xbfbc>
  40f838:	ldr	x1, [sp, #40]
  40f83c:	ldr	x0, [sp, #32]
  40f840:	cmp	x1, x0
  40f844:	b.cc	40f73c <ferror@plt+0xbeac>  // b.lo, b.ul, b.last
  40f848:	b	40f850 <ferror@plt+0xbfc0>
  40f84c:	nop
  40f850:	ldr	x0, [sp, #16]
  40f854:	cmp	x0, #0x0
  40f858:	b.eq	40f868 <ferror@plt+0xbfd8>  // b.none
  40f85c:	ldr	x0, [sp, #16]
  40f860:	ldr	w1, [sp, #68]
  40f864:	str	w1, [x0]
  40f868:	ldr	x0, [sp, #8]
  40f86c:	cmp	x0, #0x0
  40f870:	b.eq	40f880 <ferror@plt+0xbff0>  // b.none
  40f874:	ldr	x0, [sp, #8]
  40f878:	ldr	w1, [sp, #60]
  40f87c:	str	w1, [x0]
  40f880:	ldr	x0, [sp, #72]
  40f884:	add	sp, sp, #0x50
  40f888:	ret
  40f88c:	sub	sp, sp, #0x10
  40f890:	str	w0, [sp, #12]
  40f894:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40f898:	add	x0, x0, #0x9a8
  40f89c:	str	xzr, [x0]
  40f8a0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40f8a4:	add	x0, x0, #0x9a8
  40f8a8:	str	wzr, [x0, #8]
  40f8ac:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40f8b0:	add	x0, x0, #0x9a8
  40f8b4:	strb	wzr, [x0, #32]
  40f8b8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40f8bc:	add	x0, x0, #0x9a8
  40f8c0:	mov	w1, #0x1                   	// #1
  40f8c4:	str	w1, [x0, #12]
  40f8c8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40f8cc:	add	x0, x0, #0x9a8
  40f8d0:	mov	w1, #0x1                   	// #1
  40f8d4:	str	w1, [x0, #16]
  40f8d8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40f8dc:	add	x0, x0, #0x9a8
  40f8e0:	str	wzr, [x0, #20]
  40f8e4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40f8e8:	add	x0, x0, #0x9a8
  40f8ec:	ldr	w1, [sp, #12]
  40f8f0:	str	w1, [x0, #24]
  40f8f4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40f8f8:	add	x0, x0, #0x9a8
  40f8fc:	str	wzr, [x0, #28]
  40f900:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40f904:	add	x0, x0, #0x9a8
  40f908:	strb	wzr, [x0, #33]
  40f90c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40f910:	add	x0, x0, #0x9a8
  40f914:	str	wzr, [x0, #36]
  40f918:	nop
  40f91c:	add	sp, sp, #0x10
  40f920:	ret
  40f924:	stp	x29, x30, [sp, #-320]!
  40f928:	mov	x29, sp
  40f92c:	str	x19, [sp, #16]
  40f930:	str	x0, [sp, #56]
  40f934:	str	w1, [sp, #52]
  40f938:	str	x2, [sp, #40]
  40f93c:	ldr	x0, [sp, #56]
  40f940:	str	x0, [sp, #296]
  40f944:	add	x1, sp, #0x90
  40f948:	add	x0, sp, #0x94
  40f94c:	mov	x4, x1
  40f950:	mov	x3, x0
  40f954:	mov	w2, #0x0                   	// #0
  40f958:	ldr	x1, [sp, #40]
  40f95c:	ldr	x0, [sp, #56]
  40f960:	bl	40f70c <ferror@plt+0xbe7c>
  40f964:	str	x0, [sp, #288]
  40f968:	ldr	w0, [sp, #148]
  40f96c:	mov	w0, w0
  40f970:	ldr	x1, [sp, #56]
  40f974:	add	x0, x1, x0
  40f978:	str	x0, [sp, #56]
  40f97c:	ldr	x0, [sp, #288]
  40f980:	str	x0, [sp, #280]
  40f984:	ldr	x1, [sp, #280]
  40f988:	ldr	x0, [sp, #288]
  40f98c:	cmp	x1, x0
  40f990:	b.eq	40f9a0 <ferror@plt+0xc110>  // b.none
  40f994:	ldr	w0, [sp, #144]
  40f998:	orr	w0, w0, #0x2
  40f99c:	str	w0, [sp, #144]
  40f9a0:	ldr	w0, [sp, #144]
  40f9a4:	bl	40f21c <ferror@plt+0xb98c>
  40f9a8:	ldr	x1, [sp, #56]
  40f9ac:	ldr	x0, [sp, #296]
  40f9b0:	sub	x0, x1, x0
  40f9b4:	str	x0, [sp, #272]
  40f9b8:	ldr	x0, [sp, #280]
  40f9bc:	cmp	x0, #0x0
  40f9c0:	b.eq	40f9f0 <ferror@plt+0xc160>  // b.none
  40f9c4:	ldr	x1, [sp, #56]
  40f9c8:	ldr	x0, [sp, #40]
  40f9cc:	cmp	x1, x0
  40f9d0:	b.eq	40f9f0 <ferror@plt+0xc160>  // b.none
  40f9d4:	ldr	x1, [sp, #40]
  40f9d8:	ldr	x0, [sp, #56]
  40f9dc:	sub	x0, x1, x0
  40f9e0:	mov	x1, x0
  40f9e4:	ldr	x0, [sp, #280]
  40f9e8:	cmp	x0, x1
  40f9ec:	b.ls	40fa08 <ferror@plt+0xc178>  // b.plast
  40f9f0:	adrp	x0, 455000 <warn@@Base+0x7330>
  40f9f4:	add	x0, x0, #0xe28
  40f9f8:	bl	403840 <gettext@plt>
  40f9fc:	bl	44dcd0 <warn@@Base>
  40fa00:	ldr	x0, [sp, #272]
  40fa04:	b	410418 <ferror@plt+0xcb88>
  40fa08:	ldr	x0, [sp, #56]
  40fa0c:	add	x1, x0, #0x1
  40fa10:	str	x1, [sp, #56]
  40fa14:	ldrb	w0, [x0]
  40fa18:	strb	w0, [sp, #271]
  40fa1c:	adrp	x0, 455000 <warn@@Base+0x7330>
  40fa20:	add	x0, x0, #0xe58
  40fa24:	bl	403840 <gettext@plt>
  40fa28:	mov	x2, x0
  40fa2c:	ldrb	w0, [sp, #271]
  40fa30:	mov	w1, w0
  40fa34:	mov	x0, x2
  40fa38:	bl	403780 <printf@plt>
  40fa3c:	ldrb	w0, [sp, #271]
  40fa40:	cmp	w0, #0x80
  40fa44:	b.eq	410048 <ferror@plt+0xc7b8>  // b.none
  40fa48:	cmp	w0, #0x80
  40fa4c:	b.gt	41036c <ferror@plt+0xcadc>
  40fa50:	cmp	w0, #0x20
  40fa54:	b.eq	410038 <ferror@plt+0xc7a8>  // b.none
  40fa58:	cmp	w0, #0x20
  40fa5c:	b.gt	41036c <ferror@plt+0xcadc>
  40fa60:	cmp	w0, #0x19
  40fa64:	b.eq	410028 <ferror@plt+0xc798>  // b.none
  40fa68:	cmp	w0, #0x19
  40fa6c:	b.gt	41036c <ferror@plt+0xcadc>
  40fa70:	cmp	w0, #0x18
  40fa74:	b.eq	410018 <ferror@plt+0xc788>  // b.none
  40fa78:	cmp	w0, #0x18
  40fa7c:	b.gt	41036c <ferror@plt+0xcadc>
  40fa80:	cmp	w0, #0x17
  40fa84:	b.eq	410008 <ferror@plt+0xc778>  // b.none
  40fa88:	cmp	w0, #0x17
  40fa8c:	b.gt	41036c <ferror@plt+0xcadc>
  40fa90:	cmp	w0, #0x16
  40fa94:	b.eq	40fff8 <ferror@plt+0xc768>  // b.none
  40fa98:	cmp	w0, #0x16
  40fa9c:	b.gt	41036c <ferror@plt+0xcadc>
  40faa0:	cmp	w0, #0x15
  40faa4:	b.eq	40ffe8 <ferror@plt+0xc758>  // b.none
  40faa8:	cmp	w0, #0x15
  40faac:	b.gt	41036c <ferror@plt+0xcadc>
  40fab0:	cmp	w0, #0x14
  40fab4:	b.eq	40ffd8 <ferror@plt+0xc748>  // b.none
  40fab8:	cmp	w0, #0x14
  40fabc:	b.gt	41036c <ferror@plt+0xcadc>
  40fac0:	cmp	w0, #0x13
  40fac4:	b.eq	40ffc8 <ferror@plt+0xc738>  // b.none
  40fac8:	cmp	w0, #0x13
  40facc:	b.gt	41036c <ferror@plt+0xcadc>
  40fad0:	cmp	w0, #0x12
  40fad4:	b.eq	40ffb8 <ferror@plt+0xc728>  // b.none
  40fad8:	cmp	w0, #0x12
  40fadc:	b.gt	41036c <ferror@plt+0xcadc>
  40fae0:	cmp	w0, #0x11
  40fae4:	b.eq	40ffa8 <ferror@plt+0xc718>  // b.none
  40fae8:	cmp	w0, #0x11
  40faec:	b.gt	41036c <ferror@plt+0xcadc>
  40faf0:	cmp	w0, #0x4
  40faf4:	b.eq	40ff14 <ferror@plt+0xc684>  // b.none
  40faf8:	cmp	w0, #0x4
  40fafc:	b.gt	41036c <ferror@plt+0xcadc>
  40fb00:	cmp	w0, #0x3
  40fb04:	b.eq	40fc9c <ferror@plt+0xc40c>  // b.none
  40fb08:	cmp	w0, #0x3
  40fb0c:	b.gt	41036c <ferror@plt+0xcadc>
  40fb10:	cmp	w0, #0x1
  40fb14:	b.eq	40fb24 <ferror@plt+0xc294>  // b.none
  40fb18:	cmp	w0, #0x2
  40fb1c:	b.eq	40fb40 <ferror@plt+0xc2b0>  // b.none
  40fb20:	b	41036c <ferror@plt+0xcadc>
  40fb24:	adrp	x0, 455000 <warn@@Base+0x7330>
  40fb28:	add	x0, x0, #0xe70
  40fb2c:	bl	403840 <gettext@plt>
  40fb30:	bl	403780 <printf@plt>
  40fb34:	ldr	w0, [sp, #52]
  40fb38:	bl	40f88c <ferror@plt+0xbffc>
  40fb3c:	b	41040c <ferror@plt+0xcb7c>
  40fb40:	ldr	x0, [sp, #280]
  40fb44:	sub	x0, x0, #0x1
  40fb48:	cmp	x0, #0x8
  40fb4c:	b.ls	40fb7c <ferror@plt+0xc2ec>  // b.plast
  40fb50:	adrp	x0, 455000 <warn@@Base+0x7330>
  40fb54:	add	x0, x0, #0xe88
  40fb58:	bl	403840 <gettext@plt>
  40fb5c:	mov	x2, x0
  40fb60:	ldr	x0, [sp, #280]
  40fb64:	sub	x0, x0, #0x1
  40fb68:	mov	x1, x0
  40fb6c:	mov	x0, x2
  40fb70:	bl	44dcd0 <warn@@Base>
  40fb74:	str	xzr, [sp, #312]
  40fb78:	b	40fc44 <ferror@plt+0xc3b4>
  40fb7c:	ldr	x0, [sp, #280]
  40fb80:	sub	w0, w0, #0x1
  40fb84:	str	w0, [sp, #308]
  40fb88:	ldr	w0, [sp, #308]
  40fb8c:	cmp	w0, #0x8
  40fb90:	b.ls	40fbc4 <ferror@plt+0xc334>  // b.plast
  40fb94:	ldr	w0, [sp, #308]
  40fb98:	mov	x2, x0
  40fb9c:	adrp	x0, 455000 <warn@@Base+0x7330>
  40fba0:	add	x1, x0, #0xec0
  40fba4:	adrp	x0, 455000 <warn@@Base+0x7330>
  40fba8:	add	x0, x0, #0xf10
  40fbac:	bl	402f90 <ngettext@plt>
  40fbb0:	mov	w2, #0x8                   	// #8
  40fbb4:	ldr	w1, [sp, #308]
  40fbb8:	bl	44dbd0 <error@@Base>
  40fbbc:	mov	w0, #0x8                   	// #8
  40fbc0:	str	w0, [sp, #308]
  40fbc4:	ldr	w0, [sp, #308]
  40fbc8:	ldr	x1, [sp, #56]
  40fbcc:	add	x0, x1, x0
  40fbd0:	ldr	x1, [sp, #40]
  40fbd4:	cmp	x1, x0
  40fbd8:	b.hi	40fc04 <ferror@plt+0xc374>  // b.pmore
  40fbdc:	ldr	x1, [sp, #56]
  40fbe0:	ldr	x0, [sp, #40]
  40fbe4:	cmp	x1, x0
  40fbe8:	b.cs	40fc00 <ferror@plt+0xc370>  // b.hs, b.nlast
  40fbec:	ldr	x1, [sp, #40]
  40fbf0:	ldr	x0, [sp, #56]
  40fbf4:	sub	x0, x1, x0
  40fbf8:	str	w0, [sp, #308]
  40fbfc:	b	40fc04 <ferror@plt+0xc374>
  40fc00:	str	wzr, [sp, #308]
  40fc04:	ldr	w0, [sp, #308]
  40fc08:	cmp	w0, #0x0
  40fc0c:	b.eq	40fc1c <ferror@plt+0xc38c>  // b.none
  40fc10:	ldr	w0, [sp, #308]
  40fc14:	cmp	w0, #0x8
  40fc18:	b.ls	40fc24 <ferror@plt+0xc394>  // b.plast
  40fc1c:	str	xzr, [sp, #312]
  40fc20:	b	40fc44 <ferror@plt+0xc3b4>
  40fc24:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  40fc28:	add	x0, x0, #0x2f8
  40fc2c:	ldr	x2, [x0]
  40fc30:	ldr	w0, [sp, #308]
  40fc34:	mov	w1, w0
  40fc38:	ldr	x0, [sp, #56]
  40fc3c:	blr	x2
  40fc40:	str	x0, [sp, #312]
  40fc44:	adrp	x0, 455000 <warn@@Base+0x7330>
  40fc48:	add	x0, x0, #0xf58
  40fc4c:	bl	403840 <gettext@plt>
  40fc50:	mov	x19, x0
  40fc54:	ldr	x1, [sp, #312]
  40fc58:	adrp	x0, 455000 <warn@@Base+0x7330>
  40fc5c:	add	x0, x0, #0xf70
  40fc60:	bl	40f570 <ferror@plt+0xbce0>
  40fc64:	mov	x1, x0
  40fc68:	mov	x0, x19
  40fc6c:	bl	403780 <printf@plt>
  40fc70:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40fc74:	add	x0, x0, #0x9a8
  40fc78:	ldr	x1, [sp, #312]
  40fc7c:	str	x1, [x0]
  40fc80:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40fc84:	add	x0, x0, #0x9a8
  40fc88:	str	wzr, [x0, #8]
  40fc8c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40fc90:	add	x0, x0, #0x9a8
  40fc94:	strb	wzr, [x0, #32]
  40fc98:	b	41040c <ferror@plt+0xcb7c>
  40fc9c:	adrp	x0, 455000 <warn@@Base+0x7330>
  40fca0:	add	x0, x0, #0xf78
  40fca4:	bl	403840 <gettext@plt>
  40fca8:	bl	403780 <printf@plt>
  40fcac:	adrp	x0, 455000 <warn@@Base+0x7330>
  40fcb0:	add	x0, x0, #0xf98
  40fcb4:	bl	403840 <gettext@plt>
  40fcb8:	bl	403780 <printf@plt>
  40fcbc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40fcc0:	add	x0, x0, #0x9a8
  40fcc4:	ldr	w0, [x0, #36]
  40fcc8:	add	w1, w0, #0x1
  40fccc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40fcd0:	add	x0, x0, #0x9a8
  40fcd4:	str	w1, [x0, #36]
  40fcd8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  40fcdc:	add	x0, x0, #0x9a8
  40fce0:	ldr	w0, [x0, #36]
  40fce4:	mov	w1, w0
  40fce8:	adrp	x0, 455000 <warn@@Base+0x7330>
  40fcec:	add	x0, x0, #0xfb8
  40fcf0:	bl	403780 <printf@plt>
  40fcf4:	ldr	x0, [sp, #56]
  40fcf8:	str	x0, [sp, #184]
  40fcfc:	ldr	x1, [sp, #40]
  40fd00:	ldr	x0, [sp, #56]
  40fd04:	sub	x0, x1, x0
  40fd08:	mov	x1, x0
  40fd0c:	ldr	x0, [sp, #56]
  40fd10:	bl	403020 <strnlen@plt>
  40fd14:	str	x0, [sp, #176]
  40fd18:	ldr	x0, [sp, #176]
  40fd1c:	add	x0, x0, #0x1
  40fd20:	ldr	x1, [sp, #56]
  40fd24:	add	x0, x1, x0
  40fd28:	str	x0, [sp, #56]
  40fd2c:	add	x1, sp, #0x88
  40fd30:	add	x0, sp, #0x8c
  40fd34:	mov	x4, x1
  40fd38:	mov	x3, x0
  40fd3c:	mov	w2, #0x0                   	// #0
  40fd40:	ldr	x1, [sp, #40]
  40fd44:	ldr	x0, [sp, #56]
  40fd48:	bl	40f70c <ferror@plt+0xbe7c>
  40fd4c:	str	x0, [sp, #168]
  40fd50:	ldr	w0, [sp, #140]
  40fd54:	mov	w0, w0
  40fd58:	ldr	x1, [sp, #56]
  40fd5c:	add	x0, x1, x0
  40fd60:	str	x0, [sp, #56]
  40fd64:	ldr	x0, [sp, #168]
  40fd68:	str	x0, [sp, #224]
  40fd6c:	ldr	x1, [sp, #224]
  40fd70:	ldr	x0, [sp, #168]
  40fd74:	cmp	x1, x0
  40fd78:	b.eq	40fd88 <ferror@plt+0xc4f8>  // b.none
  40fd7c:	ldr	w0, [sp, #136]
  40fd80:	orr	w0, w0, #0x2
  40fd84:	str	w0, [sp, #136]
  40fd88:	ldr	w0, [sp, #136]
  40fd8c:	bl	40f21c <ferror@plt+0xb98c>
  40fd90:	ldr	x1, [sp, #224]
  40fd94:	adrp	x0, 455000 <warn@@Base+0x7330>
  40fd98:	add	x0, x0, #0xfc0
  40fd9c:	bl	40f570 <ferror@plt+0xbce0>
  40fda0:	mov	x1, x0
  40fda4:	adrp	x0, 455000 <warn@@Base+0x7330>
  40fda8:	add	x0, x0, #0xfc8
  40fdac:	bl	403780 <printf@plt>
  40fdb0:	add	x1, sp, #0x80
  40fdb4:	add	x0, sp, #0x84
  40fdb8:	mov	x4, x1
  40fdbc:	mov	x3, x0
  40fdc0:	mov	w2, #0x0                   	// #0
  40fdc4:	ldr	x1, [sp, #40]
  40fdc8:	ldr	x0, [sp, #56]
  40fdcc:	bl	40f70c <ferror@plt+0xbe7c>
  40fdd0:	str	x0, [sp, #160]
  40fdd4:	ldr	w0, [sp, #132]
  40fdd8:	mov	w0, w0
  40fddc:	ldr	x1, [sp, #56]
  40fde0:	add	x0, x1, x0
  40fde4:	str	x0, [sp, #56]
  40fde8:	ldr	x0, [sp, #160]
  40fdec:	str	x0, [sp, #224]
  40fdf0:	ldr	x1, [sp, #224]
  40fdf4:	ldr	x0, [sp, #160]
  40fdf8:	cmp	x1, x0
  40fdfc:	b.eq	40fe0c <ferror@plt+0xc57c>  // b.none
  40fe00:	ldr	w0, [sp, #128]
  40fe04:	orr	w0, w0, #0x2
  40fe08:	str	w0, [sp, #128]
  40fe0c:	ldr	w0, [sp, #128]
  40fe10:	bl	40f21c <ferror@plt+0xb98c>
  40fe14:	ldr	x1, [sp, #224]
  40fe18:	adrp	x0, 455000 <warn@@Base+0x7330>
  40fe1c:	add	x0, x0, #0xfc0
  40fe20:	bl	40f570 <ferror@plt+0xbce0>
  40fe24:	mov	x1, x0
  40fe28:	adrp	x0, 455000 <warn@@Base+0x7330>
  40fe2c:	add	x0, x0, #0xfc8
  40fe30:	bl	403780 <printf@plt>
  40fe34:	add	x1, sp, #0x78
  40fe38:	add	x0, sp, #0x7c
  40fe3c:	mov	x4, x1
  40fe40:	mov	x3, x0
  40fe44:	mov	w2, #0x0                   	// #0
  40fe48:	ldr	x1, [sp, #40]
  40fe4c:	ldr	x0, [sp, #56]
  40fe50:	bl	40f70c <ferror@plt+0xbe7c>
  40fe54:	str	x0, [sp, #152]
  40fe58:	ldr	w0, [sp, #124]
  40fe5c:	mov	w0, w0
  40fe60:	ldr	x1, [sp, #56]
  40fe64:	add	x0, x1, x0
  40fe68:	str	x0, [sp, #56]
  40fe6c:	ldr	x0, [sp, #152]
  40fe70:	str	x0, [sp, #224]
  40fe74:	ldr	x1, [sp, #224]
  40fe78:	ldr	x0, [sp, #152]
  40fe7c:	cmp	x1, x0
  40fe80:	b.eq	40fe90 <ferror@plt+0xc600>  // b.none
  40fe84:	ldr	w0, [sp, #120]
  40fe88:	orr	w0, w0, #0x2
  40fe8c:	str	w0, [sp, #120]
  40fe90:	ldr	w0, [sp, #120]
  40fe94:	bl	40f21c <ferror@plt+0xb98c>
  40fe98:	ldr	x1, [sp, #224]
  40fe9c:	adrp	x0, 455000 <warn@@Base+0x7330>
  40fea0:	add	x0, x0, #0xfc0
  40fea4:	bl	40f570 <ferror@plt+0xbce0>
  40fea8:	mov	x1, x0
  40feac:	adrp	x0, 455000 <warn@@Base+0x7330>
  40feb0:	add	x0, x0, #0xfc8
  40feb4:	bl	403780 <printf@plt>
  40feb8:	ldr	x0, [sp, #176]
  40febc:	ldr	x2, [sp, #184]
  40fec0:	mov	w1, w0
  40fec4:	adrp	x0, 455000 <warn@@Base+0x7330>
  40fec8:	add	x0, x0, #0xfd0
  40fecc:	bl	403780 <printf@plt>
  40fed0:	ldr	x1, [sp, #56]
  40fed4:	ldr	x0, [sp, #296]
  40fed8:	sub	x0, x1, x0
  40fedc:	ldr	x2, [sp, #280]
  40fee0:	ldr	x1, [sp, #272]
  40fee4:	add	x1, x2, x1
  40fee8:	cmp	x0, x1
  40feec:	b.ne	40ff00 <ferror@plt+0xc670>  // b.any
  40fef0:	ldr	x1, [sp, #56]
  40fef4:	ldr	x0, [sp, #40]
  40fef8:	cmp	x1, x0
  40fefc:	b.ne	410408 <ferror@plt+0xcb78>  // b.any
  40ff00:	adrp	x0, 455000 <warn@@Base+0x7330>
  40ff04:	add	x0, x0, #0xfd8
  40ff08:	bl	403840 <gettext@plt>
  40ff0c:	bl	44dcd0 <warn@@Base>
  40ff10:	b	410408 <ferror@plt+0xcb78>
  40ff14:	add	x1, sp, #0x70
  40ff18:	add	x0, sp, #0x74
  40ff1c:	mov	x4, x1
  40ff20:	mov	x3, x0
  40ff24:	mov	w2, #0x0                   	// #0
  40ff28:	ldr	x1, [sp, #40]
  40ff2c:	ldr	x0, [sp, #56]
  40ff30:	bl	40f70c <ferror@plt+0xbe7c>
  40ff34:	str	x0, [sp, #192]
  40ff38:	ldr	w0, [sp, #116]
  40ff3c:	mov	w0, w0
  40ff40:	ldr	x1, [sp, #56]
  40ff44:	add	x0, x1, x0
  40ff48:	str	x0, [sp, #56]
  40ff4c:	ldr	x0, [sp, #192]
  40ff50:	str	x0, [sp, #224]
  40ff54:	ldr	x1, [sp, #224]
  40ff58:	ldr	x0, [sp, #192]
  40ff5c:	cmp	x1, x0
  40ff60:	b.eq	40ff70 <ferror@plt+0xc6e0>  // b.none
  40ff64:	ldr	w0, [sp, #112]
  40ff68:	orr	w0, w0, #0x2
  40ff6c:	str	w0, [sp, #112]
  40ff70:	ldr	w0, [sp, #112]
  40ff74:	bl	40f21c <ferror@plt+0xb98c>
  40ff78:	adrp	x0, 456000 <warn@@Base+0x8330>
  40ff7c:	add	x0, x0, #0x0
  40ff80:	bl	403840 <gettext@plt>
  40ff84:	mov	x19, x0
  40ff88:	ldr	x1, [sp, #224]
  40ff8c:	adrp	x0, 455000 <warn@@Base+0x7330>
  40ff90:	add	x0, x0, #0xfc0
  40ff94:	bl	40f570 <ferror@plt+0xbce0>
  40ff98:	mov	x1, x0
  40ff9c:	mov	x0, x19
  40ffa0:	bl	403780 <printf@plt>
  40ffa4:	b	41040c <ferror@plt+0xcb7c>
  40ffa8:	adrp	x0, 456000 <warn@@Base+0x8330>
  40ffac:	add	x0, x0, #0x20
  40ffb0:	bl	403450 <puts@plt>
  40ffb4:	b	41040c <ferror@plt+0xcb7c>
  40ffb8:	adrp	x0, 456000 <warn@@Base+0x8330>
  40ffbc:	add	x0, x0, #0x40
  40ffc0:	bl	403450 <puts@plt>
  40ffc4:	b	41040c <ferror@plt+0xcb7c>
  40ffc8:	adrp	x0, 456000 <warn@@Base+0x8330>
  40ffcc:	add	x0, x0, #0x58
  40ffd0:	bl	403450 <puts@plt>
  40ffd4:	b	41040c <ferror@plt+0xcb7c>
  40ffd8:	adrp	x0, 456000 <warn@@Base+0x8330>
  40ffdc:	add	x0, x0, #0x70
  40ffe0:	bl	403450 <puts@plt>
  40ffe4:	b	41040c <ferror@plt+0xcb7c>
  40ffe8:	adrp	x0, 456000 <warn@@Base+0x8330>
  40ffec:	add	x0, x0, #0x90
  40fff0:	bl	403450 <puts@plt>
  40fff4:	b	41040c <ferror@plt+0xcb7c>
  40fff8:	adrp	x0, 456000 <warn@@Base+0x8330>
  40fffc:	add	x0, x0, #0xb0
  410000:	bl	403450 <puts@plt>
  410004:	b	41040c <ferror@plt+0xcb7c>
  410008:	adrp	x0, 456000 <warn@@Base+0x8330>
  41000c:	add	x0, x0, #0xc8
  410010:	bl	403450 <puts@plt>
  410014:	b	41040c <ferror@plt+0xcb7c>
  410018:	adrp	x0, 456000 <warn@@Base+0x8330>
  41001c:	add	x0, x0, #0xe8
  410020:	bl	403450 <puts@plt>
  410024:	b	41040c <ferror@plt+0xcb7c>
  410028:	adrp	x0, 456000 <warn@@Base+0x8330>
  41002c:	add	x0, x0, #0x108
  410030:	bl	403450 <puts@plt>
  410034:	b	41040c <ferror@plt+0xcb7c>
  410038:	adrp	x0, 456000 <warn@@Base+0x8330>
  41003c:	add	x0, x0, #0x130
  410040:	bl	403450 <puts@plt>
  410044:	b	41040c <ferror@plt+0xcb7c>
  410048:	ldr	x0, [sp, #280]
  41004c:	sub	x0, x0, #0x1
  410050:	ldr	x1, [sp, #56]
  410054:	add	x0, x1, x0
  410058:	str	x0, [sp, #256]
  41005c:	adrp	x0, 456000 <warn@@Base+0x8330>
  410060:	add	x0, x0, #0x148
  410064:	bl	403450 <puts@plt>
  410068:	b	410358 <ferror@plt+0xcac8>
  41006c:	add	x1, sp, #0x68
  410070:	add	x0, sp, #0x6c
  410074:	mov	x4, x1
  410078:	mov	x3, x0
  41007c:	mov	w2, #0x0                   	// #0
  410080:	ldr	x1, [sp, #256]
  410084:	ldr	x0, [sp, #56]
  410088:	bl	40f70c <ferror@plt+0xbe7c>
  41008c:	str	x0, [sp, #248]
  410090:	ldr	w0, [sp, #108]
  410094:	mov	w0, w0
  410098:	ldr	x1, [sp, #56]
  41009c:	add	x0, x1, x0
  4100a0:	str	x0, [sp, #56]
  4100a4:	ldr	x0, [sp, #248]
  4100a8:	str	w0, [sp, #244]
  4100ac:	ldr	w0, [sp, #244]
  4100b0:	ldr	x1, [sp, #248]
  4100b4:	cmp	x1, x0
  4100b8:	b.eq	4100c8 <ferror@plt+0xc838>  // b.none
  4100bc:	ldr	w0, [sp, #104]
  4100c0:	orr	w0, w0, #0x2
  4100c4:	str	w0, [sp, #104]
  4100c8:	ldr	w0, [sp, #104]
  4100cc:	bl	40f21c <ferror@plt+0xb98c>
  4100d0:	ldr	w0, [sp, #244]
  4100d4:	cmp	w0, #0x3
  4100d8:	b.eq	41019c <ferror@plt+0xc90c>  // b.none
  4100dc:	ldr	w0, [sp, #244]
  4100e0:	cmp	w0, #0x3
  4100e4:	b.hi	410338 <ferror@plt+0xcaa8>  // b.pmore
  4100e8:	ldr	w0, [sp, #244]
  4100ec:	cmp	w0, #0x1
  4100f0:	b.eq	410104 <ferror@plt+0xc874>  // b.none
  4100f4:	ldr	w0, [sp, #244]
  4100f8:	cmp	w0, #0x2
  4100fc:	b.eq	410114 <ferror@plt+0xc884>  // b.none
  410100:	b	410338 <ferror@plt+0xcaa8>
  410104:	adrp	x0, 456000 <warn@@Base+0x8330>
  410108:	add	x0, x0, #0x170
  41010c:	bl	403450 <puts@plt>
  410110:	b	410358 <ferror@plt+0xcac8>
  410114:	add	x1, sp, #0x60
  410118:	add	x0, sp, #0x64
  41011c:	mov	x4, x1
  410120:	mov	x3, x0
  410124:	mov	w2, #0x0                   	// #0
  410128:	ldr	x1, [sp, #256]
  41012c:	ldr	x0, [sp, #56]
  410130:	bl	40f70c <ferror@plt+0xbe7c>
  410134:	str	x0, [sp, #200]
  410138:	ldr	w0, [sp, #100]
  41013c:	mov	w0, w0
  410140:	ldr	x1, [sp, #56]
  410144:	add	x0, x1, x0
  410148:	str	x0, [sp, #56]
  41014c:	ldr	x0, [sp, #200]
  410150:	str	x0, [sp, #224]
  410154:	ldr	x1, [sp, #224]
  410158:	ldr	x0, [sp, #200]
  41015c:	cmp	x1, x0
  410160:	b.eq	410170 <ferror@plt+0xc8e0>  // b.none
  410164:	ldr	w0, [sp, #96]
  410168:	orr	w0, w0, #0x2
  41016c:	str	w0, [sp, #96]
  410170:	ldr	w0, [sp, #96]
  410174:	bl	40f21c <ferror@plt+0xb98c>
  410178:	ldr	x1, [sp, #224]
  41017c:	adrp	x0, 455000 <warn@@Base+0x7330>
  410180:	add	x0, x0, #0xfc0
  410184:	bl	40f570 <ferror@plt+0xbce0>
  410188:	mov	x1, x0
  41018c:	adrp	x0, 456000 <warn@@Base+0x8330>
  410190:	add	x0, x0, #0x190
  410194:	bl	403780 <printf@plt>
  410198:	b	410358 <ferror@plt+0xcac8>
  41019c:	adrp	x0, 456000 <warn@@Base+0x8330>
  4101a0:	add	x0, x0, #0x1c0
  4101a4:	bl	403780 <printf@plt>
  4101a8:	add	x1, sp, #0x58
  4101ac:	add	x0, sp, #0x5c
  4101b0:	mov	x4, x1
  4101b4:	mov	x3, x0
  4101b8:	mov	w2, #0x0                   	// #0
  4101bc:	ldr	x1, [sp, #256]
  4101c0:	ldr	x0, [sp, #56]
  4101c4:	bl	40f70c <ferror@plt+0xbe7c>
  4101c8:	str	x0, [sp, #232]
  4101cc:	ldr	w0, [sp, #92]
  4101d0:	mov	w0, w0
  4101d4:	ldr	x1, [sp, #56]
  4101d8:	add	x0, x1, x0
  4101dc:	str	x0, [sp, #56]
  4101e0:	ldr	x0, [sp, #232]
  4101e4:	str	x0, [sp, #224]
  4101e8:	ldr	x1, [sp, #224]
  4101ec:	ldr	x0, [sp, #232]
  4101f0:	cmp	x1, x0
  4101f4:	b.eq	410204 <ferror@plt+0xc974>  // b.none
  4101f8:	ldr	w0, [sp, #88]
  4101fc:	orr	w0, w0, #0x2
  410200:	str	w0, [sp, #88]
  410204:	ldr	w0, [sp, #88]
  410208:	bl	40f21c <ferror@plt+0xb98c>
  41020c:	ldr	x1, [sp, #224]
  410210:	adrp	x0, 455000 <warn@@Base+0x7330>
  410214:	add	x0, x0, #0xfc0
  410218:	bl	40f570 <ferror@plt+0xbce0>
  41021c:	mov	x1, x0
  410220:	adrp	x0, 456000 <warn@@Base+0x8330>
  410224:	add	x0, x0, #0x1e0
  410228:	bl	403780 <printf@plt>
  41022c:	add	x1, sp, #0x50
  410230:	add	x0, sp, #0x54
  410234:	mov	x4, x1
  410238:	mov	x3, x0
  41023c:	mov	w2, #0x0                   	// #0
  410240:	ldr	x1, [sp, #256]
  410244:	ldr	x0, [sp, #56]
  410248:	bl	40f70c <ferror@plt+0xbe7c>
  41024c:	str	x0, [sp, #216]
  410250:	ldr	w0, [sp, #84]
  410254:	mov	w0, w0
  410258:	ldr	x1, [sp, #56]
  41025c:	add	x0, x1, x0
  410260:	str	x0, [sp, #56]
  410264:	ldr	x0, [sp, #216]
  410268:	str	x0, [sp, #224]
  41026c:	ldr	x1, [sp, #224]
  410270:	ldr	x0, [sp, #216]
  410274:	cmp	x1, x0
  410278:	b.eq	410288 <ferror@plt+0xc9f8>  // b.none
  41027c:	ldr	w0, [sp, #80]
  410280:	orr	w0, w0, #0x2
  410284:	str	w0, [sp, #80]
  410288:	ldr	w0, [sp, #80]
  41028c:	bl	40f21c <ferror@plt+0xb98c>
  410290:	ldr	x1, [sp, #224]
  410294:	adrp	x0, 455000 <warn@@Base+0x7330>
  410298:	add	x0, x0, #0xfc0
  41029c:	bl	40f570 <ferror@plt+0xbce0>
  4102a0:	mov	x1, x0
  4102a4:	adrp	x0, 456000 <warn@@Base+0x8330>
  4102a8:	add	x0, x0, #0x1e8
  4102ac:	bl	403780 <printf@plt>
  4102b0:	add	x1, sp, #0x48
  4102b4:	add	x0, sp, #0x4c
  4102b8:	mov	x4, x1
  4102bc:	mov	x3, x0
  4102c0:	mov	w2, #0x0                   	// #0
  4102c4:	ldr	x1, [sp, #256]
  4102c8:	ldr	x0, [sp, #56]
  4102cc:	bl	40f70c <ferror@plt+0xbe7c>
  4102d0:	str	x0, [sp, #208]
  4102d4:	ldr	w0, [sp, #76]
  4102d8:	mov	w0, w0
  4102dc:	ldr	x1, [sp, #56]
  4102e0:	add	x0, x1, x0
  4102e4:	str	x0, [sp, #56]
  4102e8:	ldr	x0, [sp, #208]
  4102ec:	str	x0, [sp, #224]
  4102f0:	ldr	x1, [sp, #224]
  4102f4:	ldr	x0, [sp, #208]
  4102f8:	cmp	x1, x0
  4102fc:	b.eq	41030c <ferror@plt+0xca7c>  // b.none
  410300:	ldr	w0, [sp, #72]
  410304:	orr	w0, w0, #0x2
  410308:	str	w0, [sp, #72]
  41030c:	ldr	w0, [sp, #72]
  410310:	bl	40f21c <ferror@plt+0xb98c>
  410314:	ldr	x1, [sp, #224]
  410318:	adrp	x0, 455000 <warn@@Base+0x7330>
  41031c:	add	x0, x0, #0xfc0
  410320:	bl	40f570 <ferror@plt+0xbce0>
  410324:	mov	x1, x0
  410328:	adrp	x0, 456000 <warn@@Base+0x8330>
  41032c:	add	x0, x0, #0x1f0
  410330:	bl	403780 <printf@plt>
  410334:	b	410358 <ferror@plt+0xcac8>
  410338:	adrp	x0, 456000 <warn@@Base+0x8330>
  41033c:	add	x0, x0, #0x1f8
  410340:	bl	403840 <gettext@plt>
  410344:	ldr	w1, [sp, #244]
  410348:	bl	403780 <printf@plt>
  41034c:	ldr	x0, [sp, #256]
  410350:	str	x0, [sp, #56]
  410354:	nop
  410358:	ldr	x1, [sp, #56]
  41035c:	ldr	x0, [sp, #256]
  410360:	cmp	x1, x0
  410364:	b.cc	41006c <ferror@plt+0xc7dc>  // b.lo, b.ul, b.last
  410368:	b	41040c <ferror@plt+0xcb7c>
  41036c:	ldr	x0, [sp, #280]
  410370:	sub	w0, w0, #0x1
  410374:	str	w0, [sp, #304]
  410378:	ldrsb	w0, [sp, #271]
  41037c:	cmp	w0, #0x0
  410380:	b.ge	410398 <ferror@plt+0xcb08>  // b.tcont
  410384:	adrp	x0, 456000 <warn@@Base+0x8330>
  410388:	add	x0, x0, #0x220
  41038c:	bl	403840 <gettext@plt>
  410390:	bl	403780 <printf@plt>
  410394:	b	4103a8 <ferror@plt+0xcb18>
  410398:	adrp	x0, 456000 <warn@@Base+0x8330>
  41039c:	add	x0, x0, #0x230
  4103a0:	bl	403840 <gettext@plt>
  4103a4:	bl	403780 <printf@plt>
  4103a8:	adrp	x0, 456000 <warn@@Base+0x8330>
  4103ac:	add	x0, x0, #0x240
  4103b0:	bl	403840 <gettext@plt>
  4103b4:	ldr	w1, [sp, #304]
  4103b8:	bl	403780 <printf@plt>
  4103bc:	b	4103ec <ferror@plt+0xcb5c>
  4103c0:	ldr	x0, [sp, #56]
  4103c4:	add	x1, x0, #0x1
  4103c8:	str	x1, [sp, #56]
  4103cc:	ldrb	w0, [x0]
  4103d0:	mov	w1, w0
  4103d4:	adrp	x0, 456000 <warn@@Base+0x8330>
  4103d8:	add	x0, x0, #0x250
  4103dc:	bl	403780 <printf@plt>
  4103e0:	ldr	w0, [sp, #304]
  4103e4:	sub	w0, w0, #0x1
  4103e8:	str	w0, [sp, #304]
  4103ec:	ldr	w0, [sp, #304]
  4103f0:	cmp	w0, #0x0
  4103f4:	b.ne	4103c0 <ferror@plt+0xcb30>  // b.any
  4103f8:	adrp	x0, 456000 <warn@@Base+0x8330>
  4103fc:	add	x0, x0, #0x258
  410400:	bl	403450 <puts@plt>
  410404:	b	41040c <ferror@plt+0xcb7c>
  410408:	nop
  41040c:	ldr	x1, [sp, #280]
  410410:	ldr	x0, [sp, #272]
  410414:	add	x0, x1, x0
  410418:	ldr	x19, [sp, #16]
  41041c:	ldp	x29, x30, [sp], #320
  410420:	ret
  410424:	stp	x29, x30, [sp, #-64]!
  410428:	mov	x29, sp
  41042c:	str	x19, [sp, #16]
  410430:	str	x0, [sp, #40]
  410434:	adrp	x0, 480000 <_sch_istable+0x1478>
  410438:	add	x0, x0, #0x50
  41043c:	str	x0, [sp, #48]
  410440:	ldr	x0, [sp, #48]
  410444:	ldr	x0, [x0, #32]
  410448:	cmp	x0, #0x0
  41044c:	b.ne	410460 <ferror@plt+0xcbd0>  // b.any
  410450:	adrp	x0, 456000 <warn@@Base+0x8330>
  410454:	add	x0, x0, #0x260
  410458:	bl	403840 <gettext@plt>
  41045c:	b	410510 <ferror@plt+0xcc80>
  410460:	ldr	x0, [sp, #48]
  410464:	ldr	x0, [x0, #48]
  410468:	ldr	x1, [sp, #40]
  41046c:	cmp	x1, x0
  410470:	b.cc	4104b0 <ferror@plt+0xcc20>  // b.lo, b.ul, b.last
  410474:	adrp	x0, 456000 <warn@@Base+0x8330>
  410478:	add	x0, x0, #0x278
  41047c:	bl	403840 <gettext@plt>
  410480:	mov	x19, x0
  410484:	ldr	x1, [sp, #40]
  410488:	adrp	x0, 455000 <warn@@Base+0x7330>
  41048c:	add	x0, x0, #0xf70
  410490:	bl	40f570 <ferror@plt+0xbce0>
  410494:	mov	x1, x0
  410498:	mov	x0, x19
  41049c:	bl	44dcd0 <warn@@Base>
  4104a0:	adrp	x0, 456000 <warn@@Base+0x8330>
  4104a4:	add	x0, x0, #0x2a0
  4104a8:	bl	403840 <gettext@plt>
  4104ac:	b	410510 <ferror@plt+0xcc80>
  4104b0:	ldr	x0, [sp, #48]
  4104b4:	ldr	x1, [x0, #32]
  4104b8:	ldr	x0, [sp, #40]
  4104bc:	add	x0, x1, x0
  4104c0:	str	x0, [sp, #56]
  4104c4:	ldr	x0, [sp, #48]
  4104c8:	ldr	x1, [x0, #48]
  4104cc:	ldr	x0, [sp, #40]
  4104d0:	sub	x0, x1, x0
  4104d4:	mov	x1, x0
  4104d8:	ldr	x0, [sp, #56]
  4104dc:	bl	403020 <strnlen@plt>
  4104e0:	mov	x2, x0
  4104e4:	ldr	x0, [sp, #48]
  4104e8:	ldr	x1, [x0, #48]
  4104ec:	ldr	x0, [sp, #40]
  4104f0:	sub	x0, x1, x0
  4104f4:	cmp	x2, x0
  4104f8:	b.ne	41050c <ferror@plt+0xcc7c>  // b.any
  4104fc:	adrp	x0, 456000 <warn@@Base+0x8330>
  410500:	add	x0, x0, #0x2b8
  410504:	bl	403840 <gettext@plt>
  410508:	str	x0, [sp, #56]
  41050c:	ldr	x0, [sp, #56]
  410510:	ldr	x19, [sp, #16]
  410514:	ldp	x29, x30, [sp], #64
  410518:	ret
  41051c:	stp	x29, x30, [sp, #-64]!
  410520:	mov	x29, sp
  410524:	str	x19, [sp, #16]
  410528:	str	x0, [sp, #40]
  41052c:	adrp	x0, 480000 <_sch_istable+0x1478>
  410530:	add	x0, x0, #0xc0
  410534:	str	x0, [sp, #48]
  410538:	ldr	x0, [sp, #48]
  41053c:	ldr	x0, [x0, #32]
  410540:	cmp	x0, #0x0
  410544:	b.ne	410558 <ferror@plt+0xccc8>  // b.any
  410548:	adrp	x0, 456000 <warn@@Base+0x8330>
  41054c:	add	x0, x0, #0x2e8
  410550:	bl	403840 <gettext@plt>
  410554:	b	410608 <ferror@plt+0xcd78>
  410558:	ldr	x0, [sp, #48]
  41055c:	ldr	x0, [x0, #48]
  410560:	ldr	x1, [sp, #40]
  410564:	cmp	x1, x0
  410568:	b.cc	4105a8 <ferror@plt+0xcd18>  // b.lo, b.ul, b.last
  41056c:	adrp	x0, 456000 <warn@@Base+0x8330>
  410570:	add	x0, x0, #0x308
  410574:	bl	403840 <gettext@plt>
  410578:	mov	x19, x0
  41057c:	ldr	x1, [sp, #40]
  410580:	adrp	x0, 455000 <warn@@Base+0x7330>
  410584:	add	x0, x0, #0xf70
  410588:	bl	40f570 <ferror@plt+0xbce0>
  41058c:	mov	x1, x0
  410590:	mov	x0, x19
  410594:	bl	44dcd0 <warn@@Base>
  410598:	adrp	x0, 456000 <warn@@Base+0x8330>
  41059c:	add	x0, x0, #0x2a0
  4105a0:	bl	403840 <gettext@plt>
  4105a4:	b	410608 <ferror@plt+0xcd78>
  4105a8:	ldr	x0, [sp, #48]
  4105ac:	ldr	x1, [x0, #32]
  4105b0:	ldr	x0, [sp, #40]
  4105b4:	add	x0, x1, x0
  4105b8:	str	x0, [sp, #56]
  4105bc:	ldr	x0, [sp, #48]
  4105c0:	ldr	x1, [x0, #48]
  4105c4:	ldr	x0, [sp, #40]
  4105c8:	sub	x0, x1, x0
  4105cc:	mov	x1, x0
  4105d0:	ldr	x0, [sp, #56]
  4105d4:	bl	403020 <strnlen@plt>
  4105d8:	mov	x2, x0
  4105dc:	ldr	x0, [sp, #48]
  4105e0:	ldr	x1, [x0, #48]
  4105e4:	ldr	x0, [sp, #40]
  4105e8:	sub	x0, x1, x0
  4105ec:	cmp	x2, x0
  4105f0:	b.ne	410604 <ferror@plt+0xcd74>  // b.any
  4105f4:	adrp	x0, 456000 <warn@@Base+0x8330>
  4105f8:	add	x0, x0, #0x330
  4105fc:	bl	403840 <gettext@plt>
  410600:	str	x0, [sp, #56]
  410604:	ldr	x0, [sp, #56]
  410608:	ldr	x19, [sp, #16]
  41060c:	ldp	x29, x30, [sp], #64
  410610:	ret
  410614:	stp	x29, x30, [sp, #-112]!
  410618:	mov	x29, sp
  41061c:	str	x19, [sp, #16]
  410620:	str	x0, [sp, #56]
  410624:	str	x1, [sp, #48]
  410628:	str	x2, [sp, #40]
  41062c:	str	w3, [sp, #36]
  410630:	ldr	w0, [sp, #36]
  410634:	cmp	w0, #0x0
  410638:	b.eq	410644 <ferror@plt+0xcdb4>  // b.none
  41063c:	mov	w0, #0x22                  	// #34
  410640:	b	410648 <ferror@plt+0xcdb8>
  410644:	mov	w0, #0xa                   	// #10
  410648:	str	w0, [sp, #92]
  41064c:	ldr	w0, [sp, #36]
  410650:	cmp	w0, #0x0
  410654:	b.eq	410660 <ferror@plt+0xcdd0>  // b.none
  410658:	mov	w0, #0x24                  	// #36
  41065c:	b	410664 <ferror@plt+0xcdd4>
  410660:	mov	w0, #0x23                  	// #35
  410664:	str	w0, [sp, #88]
  410668:	ldr	w1, [sp, #88]
  41066c:	mov	x0, x1
  410670:	lsl	x0, x0, #3
  410674:	sub	x0, x0, x1
  410678:	lsl	x0, x0, #4
  41067c:	adrp	x1, 47f000 <memcpy@GLIBC_2.17>
  410680:	add	x1, x1, #0xbf0
  410684:	add	x0, x0, x1
  410688:	str	x0, [sp, #80]
  41068c:	ldr	w1, [sp, #92]
  410690:	mov	x0, x1
  410694:	lsl	x0, x0, #3
  410698:	sub	x0, x0, x1
  41069c:	lsl	x0, x0, #4
  4106a0:	adrp	x1, 47f000 <memcpy@GLIBC_2.17>
  4106a4:	add	x1, x1, #0xbf0
  4106a8:	add	x0, x0, x1
  4106ac:	str	x0, [sp, #72]
  4106b0:	ldr	x1, [sp, #56]
  4106b4:	ldr	x0, [sp, #40]
  4106b8:	mul	x0, x1, x0
  4106bc:	str	x0, [sp, #104]
  4106c0:	ldr	x0, [sp, #80]
  4106c4:	ldr	x0, [x0, #32]
  4106c8:	cmp	x0, #0x0
  4106cc:	b.ne	4106fc <ferror@plt+0xce6c>  // b.any
  4106d0:	ldr	w0, [sp, #36]
  4106d4:	cmp	w0, #0x0
  4106d8:	b.eq	4106ec <ferror@plt+0xce5c>  // b.none
  4106dc:	adrp	x0, 456000 <warn@@Base+0x8330>
  4106e0:	add	x0, x0, #0x360
  4106e4:	bl	403840 <gettext@plt>
  4106e8:	b	410894 <ferror@plt+0xd004>
  4106ec:	adrp	x0, 456000 <warn@@Base+0x8330>
  4106f0:	add	x0, x0, #0x388
  4106f4:	bl	403840 <gettext@plt>
  4106f8:	b	410894 <ferror@plt+0xd004>
  4106fc:	ldr	x0, [sp, #48]
  410700:	cmp	x0, #0x0
  410704:	b.eq	41071c <ferror@plt+0xce8c>  // b.none
  410708:	ldr	x0, [sp, #48]
  41070c:	ldr	x0, [x0, #56]
  410710:	ldr	x1, [sp, #104]
  410714:	add	x0, x1, x0
  410718:	str	x0, [sp, #104]
  41071c:	ldr	x0, [sp, #80]
  410720:	ldr	x0, [x0, #48]
  410724:	ldr	x1, [sp, #104]
  410728:	cmp	x1, x0
  41072c:	b.cc	41076c <ferror@plt+0xcedc>  // b.lo, b.ul, b.last
  410730:	adrp	x0, 456000 <warn@@Base+0x8330>
  410734:	add	x0, x0, #0x3a8
  410738:	bl	403840 <gettext@plt>
  41073c:	mov	x19, x0
  410740:	ldr	x1, [sp, #104]
  410744:	adrp	x0, 455000 <warn@@Base+0x7330>
  410748:	add	x0, x0, #0xf70
  41074c:	bl	40f570 <ferror@plt+0xbce0>
  410750:	mov	x1, x0
  410754:	mov	x0, x19
  410758:	bl	44dcd0 <warn@@Base>
  41075c:	adrp	x0, 456000 <warn@@Base+0x8330>
  410760:	add	x0, x0, #0x3d8
  410764:	bl	403840 <gettext@plt>
  410768:	b	410894 <ferror@plt+0xd004>
  41076c:	ldr	x0, [sp, #72]
  410770:	ldr	x0, [x0, #32]
  410774:	cmp	x0, #0x0
  410778:	b.ne	4107a8 <ferror@plt+0xcf18>  // b.any
  41077c:	ldr	w0, [sp, #36]
  410780:	cmp	w0, #0x0
  410784:	b.eq	410798 <ferror@plt+0xcf08>  // b.none
  410788:	adrp	x0, 456000 <warn@@Base+0x8330>
  41078c:	add	x0, x0, #0x3f8
  410790:	bl	403840 <gettext@plt>
  410794:	b	410894 <ferror@plt+0xd004>
  410798:	adrp	x0, 456000 <warn@@Base+0x8330>
  41079c:	add	x0, x0, #0x260
  4107a0:	bl	403840 <gettext@plt>
  4107a4:	b	410894 <ferror@plt+0xd004>
  4107a8:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4107ac:	add	x0, x0, #0x2f8
  4107b0:	ldr	x2, [x0]
  4107b4:	ldr	x0, [sp, #80]
  4107b8:	ldr	x1, [x0, #32]
  4107bc:	ldr	x0, [sp, #104]
  4107c0:	add	x0, x1, x0
  4107c4:	ldr	x1, [sp, #40]
  4107c8:	blr	x2
  4107cc:	str	x0, [sp, #64]
  4107d0:	ldr	x0, [sp, #72]
  4107d4:	ldr	x0, [x0, #40]
  4107d8:	ldr	x1, [sp, #64]
  4107dc:	sub	x0, x1, x0
  4107e0:	str	x0, [sp, #64]
  4107e4:	ldr	x0, [sp, #72]
  4107e8:	ldr	x0, [x0, #48]
  4107ec:	ldr	x1, [sp, #64]
  4107f0:	cmp	x1, x0
  4107f4:	b.cc	410834 <ferror@plt+0xcfa4>  // b.lo, b.ul, b.last
  4107f8:	adrp	x0, 456000 <warn@@Base+0x8330>
  4107fc:	add	x0, x0, #0x418
  410800:	bl	403840 <gettext@plt>
  410804:	mov	x19, x0
  410808:	ldr	x1, [sp, #64]
  41080c:	adrp	x0, 455000 <warn@@Base+0x7330>
  410810:	add	x0, x0, #0xf70
  410814:	bl	40f570 <ferror@plt+0xbce0>
  410818:	mov	x1, x0
  41081c:	mov	x0, x19
  410820:	bl	44dcd0 <warn@@Base>
  410824:	adrp	x0, 456000 <warn@@Base+0x8330>
  410828:	add	x0, x0, #0x450
  41082c:	bl	403840 <gettext@plt>
  410830:	b	410894 <ferror@plt+0xd004>
  410834:	ldr	x0, [sp, #72]
  410838:	ldr	x1, [x0, #32]
  41083c:	ldr	x0, [sp, #64]
  410840:	add	x0, x1, x0
  410844:	str	x0, [sp, #96]
  410848:	ldr	x0, [sp, #72]
  41084c:	ldr	x1, [x0, #48]
  410850:	ldr	x0, [sp, #64]
  410854:	sub	x0, x1, x0
  410858:	mov	x1, x0
  41085c:	ldr	x0, [sp, #96]
  410860:	bl	403020 <strnlen@plt>
  410864:	mov	x2, x0
  410868:	ldr	x0, [sp, #72]
  41086c:	ldr	x1, [x0, #48]
  410870:	ldr	x0, [sp, #64]
  410874:	sub	x0, x1, x0
  410878:	cmp	x2, x0
  41087c:	b.ne	410890 <ferror@plt+0xd000>  // b.any
  410880:	adrp	x0, 456000 <warn@@Base+0x8330>
  410884:	add	x0, x0, #0x478
  410888:	bl	403840 <gettext@plt>
  41088c:	str	x0, [sp, #96]
  410890:	ldr	x0, [sp, #96]
  410894:	ldr	x19, [sp, #16]
  410898:	ldp	x29, x30, [sp], #112
  41089c:	ret
  4108a0:	stp	x29, x30, [sp, #-64]!
  4108a4:	mov	x29, sp
  4108a8:	stp	x19, x20, [sp, #16]
  4108ac:	str	x0, [sp, #40]
  4108b0:	str	x1, [sp, #32]
  4108b4:	adrp	x0, 480000 <_sch_istable+0x1478>
  4108b8:	add	x0, x0, #0xc20
  4108bc:	str	x0, [sp, #56]
  4108c0:	ldr	x0, [sp, #56]
  4108c4:	ldr	x0, [x0, #32]
  4108c8:	cmp	x0, #0x0
  4108cc:	b.ne	4108e0 <ferror@plt+0xd050>  // b.any
  4108d0:	adrp	x0, 456000 <warn@@Base+0x8330>
  4108d4:	add	x0, x0, #0x498
  4108d8:	bl	403840 <gettext@plt>
  4108dc:	b	410974 <ferror@plt+0xd0e4>
  4108e0:	ldr	x1, [sp, #40]
  4108e4:	ldr	x0, [sp, #32]
  4108e8:	add	x1, x1, x0
  4108ec:	ldr	x0, [sp, #56]
  4108f0:	ldr	x0, [x0, #48]
  4108f4:	cmp	x1, x0
  4108f8:	b.ls	410940 <ferror@plt+0xd0b0>  // b.plast
  4108fc:	adrp	x0, 456000 <warn@@Base+0x8330>
  410900:	add	x0, x0, #0x4b8
  410904:	bl	403840 <gettext@plt>
  410908:	mov	x20, x0
  41090c:	ldr	x0, [sp, #56]
  410910:	ldr	x19, [x0, #16]
  410914:	ldr	x1, [sp, #40]
  410918:	adrp	x0, 455000 <warn@@Base+0x7330>
  41091c:	add	x0, x0, #0xf70
  410920:	bl	40f570 <ferror@plt+0xbce0>
  410924:	mov	x2, x0
  410928:	mov	x1, x19
  41092c:	mov	x0, x20
  410930:	bl	44dcd0 <warn@@Base>
  410934:	adrp	x0, 456000 <warn@@Base+0x8330>
  410938:	add	x0, x0, #0x4e0
  41093c:	b	410974 <ferror@plt+0xd0e4>
  410940:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  410944:	add	x0, x0, #0x2f8
  410948:	ldr	x2, [x0]
  41094c:	ldr	x0, [sp, #56]
  410950:	ldr	x1, [x0, #32]
  410954:	ldr	x0, [sp, #40]
  410958:	add	x0, x1, x0
  41095c:	ldr	x1, [sp, #32]
  410960:	blr	x2
  410964:	mov	x1, x0
  410968:	adrp	x0, 455000 <warn@@Base+0x7330>
  41096c:	add	x0, x0, #0xf70
  410970:	bl	40f570 <ferror@plt+0xbce0>
  410974:	ldp	x19, x20, [sp, #16]
  410978:	ldp	x29, x30, [sp], #64
  41097c:	ret
  410980:	stp	x29, x30, [sp, #-48]!
  410984:	mov	x29, sp
  410988:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41098c:	add	x0, x0, #0x9d0
  410990:	ldr	x0, [x0]
  410994:	str	x0, [sp, #40]
  410998:	b	4109f0 <ferror@plt+0xd160>
  41099c:	ldr	x0, [sp, #40]
  4109a0:	ldr	x0, [x0, #40]
  4109a4:	str	x0, [sp, #24]
  4109a8:	ldr	x0, [sp, #40]
  4109ac:	ldr	x0, [x0, #24]
  4109b0:	str	x0, [sp, #32]
  4109b4:	b	4109d4 <ferror@plt+0xd144>
  4109b8:	ldr	x0, [sp, #32]
  4109bc:	ldr	x0, [x0, #24]
  4109c0:	str	x0, [sp, #16]
  4109c4:	ldr	x0, [sp, #32]
  4109c8:	bl	403510 <free@plt>
  4109cc:	ldr	x0, [sp, #16]
  4109d0:	str	x0, [sp, #32]
  4109d4:	ldr	x0, [sp, #32]
  4109d8:	cmp	x0, #0x0
  4109dc:	b.ne	4109b8 <ferror@plt+0xd128>  // b.any
  4109e0:	ldr	x0, [sp, #40]
  4109e4:	bl	403510 <free@plt>
  4109e8:	ldr	x0, [sp, #24]
  4109ec:	str	x0, [sp, #40]
  4109f0:	ldr	x0, [sp, #40]
  4109f4:	cmp	x0, #0x0
  4109f8:	b.ne	41099c <ferror@plt+0xd10c>  // b.any
  4109fc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  410a00:	add	x0, x0, #0x9d0
  410a04:	str	xzr, [x0]
  410a08:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  410a0c:	add	x0, x0, #0x9d0
  410a10:	ldr	x1, [x0]
  410a14:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  410a18:	add	x0, x0, #0x9d8
  410a1c:	str	x1, [x0]
  410a20:	nop
  410a24:	ldp	x29, x30, [sp], #48
  410a28:	ret
  410a2c:	stp	x29, x30, [sp, #-64]!
  410a30:	mov	x29, sp
  410a34:	str	x0, [sp, #40]
  410a38:	str	x1, [sp, #32]
  410a3c:	str	w2, [sp, #28]
  410a40:	mov	x0, #0x30                  	// #48
  410a44:	bl	4031c0 <malloc@plt>
  410a48:	str	x0, [sp, #56]
  410a4c:	ldr	x0, [sp, #56]
  410a50:	cmp	x0, #0x0
  410a54:	b.eq	410ae4 <ferror@plt+0xd254>  // b.none
  410a58:	ldr	x0, [sp, #56]
  410a5c:	ldr	x1, [sp, #40]
  410a60:	str	x1, [x0]
  410a64:	ldr	x0, [sp, #56]
  410a68:	ldr	x1, [sp, #32]
  410a6c:	str	x1, [x0, #8]
  410a70:	ldr	x0, [sp, #56]
  410a74:	ldr	w1, [sp, #28]
  410a78:	str	w1, [x0, #16]
  410a7c:	ldr	x0, [sp, #56]
  410a80:	str	xzr, [x0, #24]
  410a84:	ldr	x0, [sp, #56]
  410a88:	str	xzr, [x0, #32]
  410a8c:	ldr	x0, [sp, #56]
  410a90:	str	xzr, [x0, #40]
  410a94:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  410a98:	add	x0, x0, #0x9d0
  410a9c:	ldr	x0, [x0]
  410aa0:	cmp	x0, #0x0
  410aa4:	b.ne	410abc <ferror@plt+0xd22c>  // b.any
  410aa8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  410aac:	add	x0, x0, #0x9d0
  410ab0:	ldr	x1, [sp, #56]
  410ab4:	str	x1, [x0]
  410ab8:	b	410ad0 <ferror@plt+0xd240>
  410abc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  410ac0:	add	x0, x0, #0x9d8
  410ac4:	ldr	x0, [x0]
  410ac8:	ldr	x1, [sp, #56]
  410acc:	str	x1, [x0, #40]
  410ad0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  410ad4:	add	x0, x0, #0x9d8
  410ad8:	ldr	x1, [sp, #56]
  410adc:	str	x1, [x0]
  410ae0:	b	410ae8 <ferror@plt+0xd258>
  410ae4:	nop
  410ae8:	ldp	x29, x30, [sp], #64
  410aec:	ret
  410af0:	stp	x29, x30, [sp, #-64]!
  410af4:	mov	x29, sp
  410af8:	str	x0, [sp, #40]
  410afc:	str	x1, [sp, #32]
  410b00:	str	x2, [sp, #24]
  410b04:	mov	x0, #0x20                  	// #32
  410b08:	bl	4031c0 <malloc@plt>
  410b0c:	str	x0, [sp, #56]
  410b10:	ldr	x0, [sp, #56]
  410b14:	cmp	x0, #0x0
  410b18:	b.eq	410ba8 <ferror@plt+0xd318>  // b.none
  410b1c:	ldr	x0, [sp, #56]
  410b20:	ldr	x1, [sp, #40]
  410b24:	str	x1, [x0]
  410b28:	ldr	x0, [sp, #56]
  410b2c:	ldr	x1, [sp, #32]
  410b30:	str	x1, [x0, #8]
  410b34:	ldr	x0, [sp, #56]
  410b38:	ldr	x1, [sp, #24]
  410b3c:	str	x1, [x0, #16]
  410b40:	ldr	x0, [sp, #56]
  410b44:	str	xzr, [x0, #24]
  410b48:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  410b4c:	add	x0, x0, #0x9d8
  410b50:	ldr	x0, [x0]
  410b54:	ldr	x0, [x0, #24]
  410b58:	cmp	x0, #0x0
  410b5c:	b.ne	410b78 <ferror@plt+0xd2e8>  // b.any
  410b60:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  410b64:	add	x0, x0, #0x9d8
  410b68:	ldr	x0, [x0]
  410b6c:	ldr	x1, [sp, #56]
  410b70:	str	x1, [x0, #24]
  410b74:	b	410b90 <ferror@plt+0xd300>
  410b78:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  410b7c:	add	x0, x0, #0x9d8
  410b80:	ldr	x0, [x0]
  410b84:	ldr	x0, [x0, #32]
  410b88:	ldr	x1, [sp, #56]
  410b8c:	str	x1, [x0, #24]
  410b90:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  410b94:	add	x0, x0, #0x9d8
  410b98:	ldr	x0, [x0]
  410b9c:	ldr	x1, [sp, #56]
  410ba0:	str	x1, [x0, #32]
  410ba4:	b	410bac <ferror@plt+0xd31c>
  410ba8:	nop
  410bac:	ldp	x29, x30, [sp], #64
  410bb0:	ret
  410bb4:	stp	x29, x30, [sp, #-160]!
  410bb8:	mov	x29, sp
  410bbc:	str	x0, [sp, #24]
  410bc0:	str	x1, [sp, #16]
  410bc4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  410bc8:	add	x0, x0, #0x9d0
  410bcc:	ldr	x0, [x0]
  410bd0:	cmp	x0, #0x0
  410bd4:	b.eq	410ea8 <ferror@plt+0xd618>  // b.none
  410bd8:	mov	x0, #0x0                   	// #0
  410bdc:	b	410ecc <ferror@plt+0xd63c>
  410be0:	add	x1, sp, #0x40
  410be4:	add	x0, sp, #0x44
  410be8:	mov	x4, x1
  410bec:	mov	x3, x0
  410bf0:	mov	w2, #0x0                   	// #0
  410bf4:	ldr	x1, [sp, #16]
  410bf8:	ldr	x0, [sp, #24]
  410bfc:	bl	40f70c <ferror@plt+0xbe7c>
  410c00:	str	x0, [sp, #144]
  410c04:	ldr	w0, [sp, #68]
  410c08:	mov	w0, w0
  410c0c:	ldr	x1, [sp, #24]
  410c10:	add	x0, x1, x0
  410c14:	str	x0, [sp, #24]
  410c18:	ldr	x0, [sp, #144]
  410c1c:	str	x0, [sp, #136]
  410c20:	ldr	x1, [sp, #136]
  410c24:	ldr	x0, [sp, #144]
  410c28:	cmp	x1, x0
  410c2c:	b.eq	410c3c <ferror@plt+0xd3ac>  // b.none
  410c30:	ldr	w0, [sp, #64]
  410c34:	orr	w0, w0, #0x2
  410c38:	str	w0, [sp, #64]
  410c3c:	ldr	w0, [sp, #64]
  410c40:	bl	40f21c <ferror@plt+0xb98c>
  410c44:	ldr	x1, [sp, #24]
  410c48:	ldr	x0, [sp, #16]
  410c4c:	cmp	x1, x0
  410c50:	b.ne	410c5c <ferror@plt+0xd3cc>  // b.any
  410c54:	mov	x0, #0x0                   	// #0
  410c58:	b	410ecc <ferror@plt+0xd63c>
  410c5c:	ldr	x0, [sp, #136]
  410c60:	cmp	x0, #0x0
  410c64:	b.ne	410c70 <ferror@plt+0xd3e0>  // b.any
  410c68:	ldr	x0, [sp, #24]
  410c6c:	b	410ecc <ferror@plt+0xd63c>
  410c70:	add	x1, sp, #0x38
  410c74:	add	x0, sp, #0x3c
  410c78:	mov	x4, x1
  410c7c:	mov	x3, x0
  410c80:	mov	w2, #0x0                   	// #0
  410c84:	ldr	x1, [sp, #16]
  410c88:	ldr	x0, [sp, #24]
  410c8c:	bl	40f70c <ferror@plt+0xbe7c>
  410c90:	str	x0, [sp, #128]
  410c94:	ldr	w0, [sp, #60]
  410c98:	mov	w0, w0
  410c9c:	ldr	x1, [sp, #24]
  410ca0:	add	x0, x1, x0
  410ca4:	str	x0, [sp, #24]
  410ca8:	ldr	x0, [sp, #128]
  410cac:	str	x0, [sp, #120]
  410cb0:	ldr	x1, [sp, #120]
  410cb4:	ldr	x0, [sp, #128]
  410cb8:	cmp	x1, x0
  410cbc:	b.eq	410ccc <ferror@plt+0xd43c>  // b.none
  410cc0:	ldr	w0, [sp, #56]
  410cc4:	orr	w0, w0, #0x2
  410cc8:	str	w0, [sp, #56]
  410ccc:	ldr	w0, [sp, #56]
  410cd0:	bl	40f21c <ferror@plt+0xb98c>
  410cd4:	ldr	x1, [sp, #24]
  410cd8:	ldr	x0, [sp, #16]
  410cdc:	cmp	x1, x0
  410ce0:	b.ne	410cec <ferror@plt+0xd45c>  // b.any
  410ce4:	mov	x0, #0x0                   	// #0
  410ce8:	b	410ecc <ferror@plt+0xd63c>
  410cec:	ldr	x0, [sp, #24]
  410cf0:	add	x1, x0, #0x1
  410cf4:	str	x1, [sp, #24]
  410cf8:	ldrb	w0, [x0]
  410cfc:	str	w0, [sp, #116]
  410d00:	ldr	w2, [sp, #116]
  410d04:	ldr	x1, [sp, #120]
  410d08:	ldr	x0, [sp, #136]
  410d0c:	bl	410a2c <ferror@plt+0xd19c>
  410d10:	mov	x0, #0xffffffffffffffff    	// #-1
  410d14:	str	x0, [sp, #152]
  410d18:	add	x1, sp, #0x30
  410d1c:	add	x0, sp, #0x34
  410d20:	mov	x4, x1
  410d24:	mov	x3, x0
  410d28:	mov	w2, #0x0                   	// #0
  410d2c:	ldr	x1, [sp, #16]
  410d30:	ldr	x0, [sp, #24]
  410d34:	bl	40f70c <ferror@plt+0xbe7c>
  410d38:	str	x0, [sp, #104]
  410d3c:	ldr	w0, [sp, #52]
  410d40:	mov	w0, w0
  410d44:	ldr	x1, [sp, #24]
  410d48:	add	x0, x1, x0
  410d4c:	str	x0, [sp, #24]
  410d50:	ldr	x0, [sp, #104]
  410d54:	str	x0, [sp, #96]
  410d58:	ldr	x1, [sp, #96]
  410d5c:	ldr	x0, [sp, #104]
  410d60:	cmp	x1, x0
  410d64:	b.eq	410d74 <ferror@plt+0xd4e4>  // b.none
  410d68:	ldr	w0, [sp, #48]
  410d6c:	orr	w0, w0, #0x2
  410d70:	str	w0, [sp, #48]
  410d74:	ldr	w0, [sp, #48]
  410d78:	bl	40f21c <ferror@plt+0xb98c>
  410d7c:	ldr	x1, [sp, #24]
  410d80:	ldr	x0, [sp, #16]
  410d84:	cmp	x1, x0
  410d88:	b.ne	410d90 <ferror@plt+0xd500>  // b.any
  410d8c:	b	410ea8 <ferror@plt+0xd618>
  410d90:	add	x1, sp, #0x28
  410d94:	add	x0, sp, #0x2c
  410d98:	mov	x4, x1
  410d9c:	mov	x3, x0
  410da0:	mov	w2, #0x0                   	// #0
  410da4:	ldr	x1, [sp, #16]
  410da8:	ldr	x0, [sp, #24]
  410dac:	bl	40f70c <ferror@plt+0xbe7c>
  410db0:	str	x0, [sp, #88]
  410db4:	ldr	w0, [sp, #44]
  410db8:	mov	w0, w0
  410dbc:	ldr	x1, [sp, #24]
  410dc0:	add	x0, x1, x0
  410dc4:	str	x0, [sp, #24]
  410dc8:	ldr	x0, [sp, #88]
  410dcc:	str	x0, [sp, #80]
  410dd0:	ldr	x1, [sp, #80]
  410dd4:	ldr	x0, [sp, #88]
  410dd8:	cmp	x1, x0
  410ddc:	b.eq	410dec <ferror@plt+0xd55c>  // b.none
  410de0:	ldr	w0, [sp, #40]
  410de4:	orr	w0, w0, #0x2
  410de8:	str	w0, [sp, #40]
  410dec:	ldr	w0, [sp, #40]
  410df0:	bl	40f21c <ferror@plt+0xb98c>
  410df4:	ldr	x1, [sp, #24]
  410df8:	ldr	x0, [sp, #16]
  410dfc:	cmp	x1, x0
  410e00:	b.ne	410e08 <ferror@plt+0xd578>  // b.any
  410e04:	b	410ea8 <ferror@plt+0xd618>
  410e08:	ldr	x0, [sp, #80]
  410e0c:	cmp	x0, #0x21
  410e10:	b.ne	410e8c <ferror@plt+0xd5fc>  // b.any
  410e14:	add	x1, sp, #0x20
  410e18:	add	x0, sp, #0x24
  410e1c:	mov	x4, x1
  410e20:	mov	x3, x0
  410e24:	mov	w2, #0x1                   	// #1
  410e28:	ldr	x1, [sp, #16]
  410e2c:	ldr	x0, [sp, #24]
  410e30:	bl	40f70c <ferror@plt+0xbe7c>
  410e34:	str	x0, [sp, #72]
  410e38:	ldr	w0, [sp, #36]
  410e3c:	mov	w0, w0
  410e40:	ldr	x1, [sp, #24]
  410e44:	add	x0, x1, x0
  410e48:	str	x0, [sp, #24]
  410e4c:	ldr	x0, [sp, #72]
  410e50:	str	x0, [sp, #152]
  410e54:	ldr	x1, [sp, #152]
  410e58:	ldr	x0, [sp, #72]
  410e5c:	cmp	x1, x0
  410e60:	b.eq	410e70 <ferror@plt+0xd5e0>  // b.none
  410e64:	ldr	w0, [sp, #32]
  410e68:	orr	w0, w0, #0x2
  410e6c:	str	w0, [sp, #32]
  410e70:	ldr	w0, [sp, #32]
  410e74:	bl	40f21c <ferror@plt+0xb98c>
  410e78:	ldr	x1, [sp, #24]
  410e7c:	ldr	x0, [sp, #16]
  410e80:	cmp	x1, x0
  410e84:	b.ne	410e8c <ferror@plt+0xd5fc>  // b.any
  410e88:	b	410ea8 <ferror@plt+0xd618>
  410e8c:	ldr	x2, [sp, #152]
  410e90:	ldr	x1, [sp, #80]
  410e94:	ldr	x0, [sp, #96]
  410e98:	bl	410af0 <ferror@plt+0xd260>
  410e9c:	ldr	x0, [sp, #96]
  410ea0:	cmp	x0, #0x0
  410ea4:	b.ne	410d10 <ferror@plt+0xd480>  // b.any
  410ea8:	ldr	x1, [sp, #24]
  410eac:	ldr	x0, [sp, #16]
  410eb0:	cmp	x1, x0
  410eb4:	b.cc	410be0 <ferror@plt+0xd350>  // b.lo, b.ul, b.last
  410eb8:	adrp	x0, 456000 <warn@@Base+0x8330>
  410ebc:	add	x0, x0, #0x4f8
  410ec0:	bl	403840 <gettext@plt>
  410ec4:	bl	44dbd0 <error@@Base>
  410ec8:	mov	x0, #0x0                   	// #0
  410ecc:	ldp	x29, x30, [sp], #160
  410ed0:	ret
  410ed4:	stp	x29, x30, [sp, #-48]!
  410ed8:	mov	x29, sp
  410edc:	str	x0, [sp, #24]
  410ee0:	ldr	x0, [sp, #24]
  410ee4:	bl	450b98 <warn@@Base+0x2ec8>
  410ee8:	str	x0, [sp, #40]
  410eec:	ldr	x0, [sp, #40]
  410ef0:	cmp	x0, #0x0
  410ef4:	b.ne	410f70 <ferror@plt+0xd6e0>  // b.any
  410ef8:	ldr	x1, [sp, #24]
  410efc:	mov	x0, #0x407f                	// #16511
  410f00:	cmp	x1, x0
  410f04:	b.ls	410f40 <ferror@plt+0xd6b0>  // b.plast
  410f08:	ldr	x1, [sp, #24]
  410f0c:	mov	x0, #0xffff                	// #65535
  410f10:	cmp	x1, x0
  410f14:	b.hi	410f40 <ferror@plt+0xd6b0>  // b.pmore
  410f18:	adrp	x0, 456000 <warn@@Base+0x8330>
  410f1c:	add	x0, x0, #0x528
  410f20:	bl	403840 <gettext@plt>
  410f24:	ldr	x3, [sp, #24]
  410f28:	mov	x2, x0
  410f2c:	mov	x1, #0x64                  	// #100
  410f30:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  410f34:	add	x0, x0, #0xe08
  410f38:	bl	403150 <snprintf@plt>
  410f3c:	b	410f64 <ferror@plt+0xd6d4>
  410f40:	adrp	x0, 456000 <warn@@Base+0x8330>
  410f44:	add	x0, x0, #0x540
  410f48:	bl	403840 <gettext@plt>
  410f4c:	ldr	x3, [sp, #24]
  410f50:	mov	x2, x0
  410f54:	mov	x1, #0x64                  	// #100
  410f58:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  410f5c:	add	x0, x0, #0xe08
  410f60:	bl	403150 <snprintf@plt>
  410f64:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  410f68:	add	x0, x0, #0xe08
  410f6c:	b	410f74 <ferror@plt+0xd6e4>
  410f70:	ldr	x0, [sp, #40]
  410f74:	ldp	x29, x30, [sp], #48
  410f78:	ret
  410f7c:	stp	x29, x30, [sp, #-48]!
  410f80:	mov	x29, sp
  410f84:	str	x0, [sp, #24]
  410f88:	ldr	x0, [sp, #24]
  410f8c:	cmp	x0, #0x0
  410f90:	b.ne	410fa0 <ferror@plt+0xd710>  // b.any
  410f94:	adrp	x0, 456000 <warn@@Base+0x8330>
  410f98:	add	x0, x0, #0x558
  410f9c:	b	410fec <ferror@plt+0xd75c>
  410fa0:	ldr	x0, [sp, #24]
  410fa4:	bl	451248 <warn@@Base+0x3578>
  410fa8:	str	x0, [sp, #40]
  410fac:	ldr	x0, [sp, #40]
  410fb0:	cmp	x0, #0x0
  410fb4:	b.ne	410fe8 <ferror@plt+0xd758>  // b.any
  410fb8:	adrp	x0, 456000 <warn@@Base+0x8330>
  410fbc:	add	x0, x0, #0x570
  410fc0:	bl	403840 <gettext@plt>
  410fc4:	ldr	x3, [sp, #24]
  410fc8:	mov	x2, x0
  410fcc:	mov	x1, #0x64                  	// #100
  410fd0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  410fd4:	add	x0, x0, #0xe70
  410fd8:	bl	403150 <snprintf@plt>
  410fdc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  410fe0:	add	x0, x0, #0xe70
  410fe4:	b	410fec <ferror@plt+0xd75c>
  410fe8:	ldr	x0, [sp, #40]
  410fec:	ldp	x29, x30, [sp], #48
  410ff0:	ret
  410ff4:	stp	x29, x30, [sp, #-48]!
  410ff8:	mov	x29, sp
  410ffc:	str	x0, [sp, #24]
  411000:	ldr	x0, [sp, #24]
  411004:	bl	452f1c <warn@@Base+0x524c>
  411008:	str	x0, [sp, #40]
  41100c:	ldr	x0, [sp, #40]
  411010:	cmp	x0, #0x0
  411014:	b.ne	411048 <ferror@plt+0xd7b8>  // b.any
  411018:	adrp	x0, 456000 <warn@@Base+0x8330>
  41101c:	add	x0, x0, #0x588
  411020:	bl	403840 <gettext@plt>
  411024:	ldr	x3, [sp, #24]
  411028:	mov	x2, x0
  41102c:	mov	x1, #0x64                  	// #100
  411030:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  411034:	add	x0, x0, #0xed8
  411038:	bl	403150 <snprintf@plt>
  41103c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  411040:	add	x0, x0, #0xed8
  411044:	b	41104c <ferror@plt+0xd7bc>
  411048:	ldr	x0, [sp, #40]
  41104c:	ldp	x29, x30, [sp], #48
  411050:	ret
  411054:	stp	x29, x30, [sp, #-80]!
  411058:	mov	x29, sp
  41105c:	stp	x19, x20, [sp, #16]
  411060:	str	x0, [sp, #56]
  411064:	str	x1, [sp, #48]
  411068:	str	x2, [sp, #40]
  41106c:	strb	w3, [sp, #39]
  411070:	adrp	x0, 456000 <warn@@Base+0x8330>
  411074:	add	x0, x0, #0x5a0
  411078:	bl	403840 <gettext@plt>
  41107c:	mov	x20, x0
  411080:	ldrb	w19, [sp, #39]
  411084:	ldr	x1, [sp, #48]
  411088:	adrp	x0, 455000 <warn@@Base+0x7330>
  41108c:	add	x0, x0, #0xfc0
  411090:	bl	40f570 <ferror@plt+0xbce0>
  411094:	mov	x2, x0
  411098:	mov	w1, w19
  41109c:	mov	x0, x20
  4110a0:	bl	403780 <printf@plt>
  4110a4:	ldr	x1, [sp, #56]
  4110a8:	ldr	x0, [sp, #40]
  4110ac:	cmp	x1, x0
  4110b0:	b.ls	4110bc <ferror@plt+0xd82c>  // b.plast
  4110b4:	ldr	x0, [sp, #40]
  4110b8:	b	411130 <ferror@plt+0xd8a0>
  4110bc:	ldr	x1, [sp, #40]
  4110c0:	ldr	x0, [sp, #56]
  4110c4:	sub	x0, x1, x0
  4110c8:	str	x0, [sp, #72]
  4110cc:	ldr	x0, [sp, #72]
  4110d0:	ldr	x2, [sp, #48]
  4110d4:	ldr	x1, [sp, #48]
  4110d8:	cmp	x2, x0
  4110dc:	csel	x0, x1, x0, ls  // ls = plast
  4110e0:	str	x0, [sp, #48]
  4110e4:	b	411118 <ferror@plt+0xd888>
  4110e8:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4110ec:	add	x0, x0, #0x2f8
  4110f0:	ldr	x2, [x0]
  4110f4:	ldr	x0, [sp, #56]
  4110f8:	add	x1, x0, #0x1
  4110fc:	str	x1, [sp, #56]
  411100:	mov	w1, #0x1                   	// #1
  411104:	blr	x2
  411108:	mov	x1, x0
  41110c:	adrp	x0, 456000 <warn@@Base+0x8330>
  411110:	add	x0, x0, #0x5b8
  411114:	bl	403780 <printf@plt>
  411118:	ldr	x0, [sp, #48]
  41111c:	sub	x1, x0, #0x1
  411120:	str	x1, [sp, #48]
  411124:	cmp	x0, #0x0
  411128:	b.ne	4110e8 <ferror@plt+0xd858>  // b.any
  41112c:	ldr	x0, [sp, #56]
  411130:	ldp	x19, x20, [sp, #16]
  411134:	ldp	x29, x30, [sp], #80
  411138:	ret
  41113c:	sub	sp, sp, #0x250
  411140:	stp	x29, x30, [sp]
  411144:	mov	x29, sp
  411148:	stp	x19, x20, [sp, #16]
  41114c:	str	x0, [sp, #72]
  411150:	str	w1, [sp, #68]
  411154:	str	w2, [sp, #64]
  411158:	str	w3, [sp, #60]
  41115c:	str	x4, [sp, #48]
  411160:	str	x5, [sp, #40]
  411164:	str	x6, [sp, #32]
  411168:	ldr	x1, [sp, #72]
  41116c:	ldr	x0, [sp, #48]
  411170:	add	x0, x1, x0
  411174:	str	x0, [sp, #448]
  411178:	str	wzr, [sp, #572]
  41117c:	b	413960 <ferror@plt+0x100d0>
  411180:	ldr	x0, [sp, #72]
  411184:	add	x1, x0, #0x1
  411188:	str	x1, [sp, #72]
  41118c:	ldrb	w0, [x0]
  411190:	str	w0, [sp, #444]
  411194:	ldr	w0, [sp, #444]
  411198:	sub	w0, w0, #0x3
  41119c:	cmp	w0, #0xfa
  4111a0:	b.hi	4138f4 <ferror@plt+0x10064>  // b.pmore
  4111a4:	adrp	x1, 456000 <warn@@Base+0x8330>
  4111a8:	add	x1, x1, #0xe94
  4111ac:	ldr	w0, [x1, w0, uxtw #2]
  4111b0:	adr	x1, 4111bc <ferror@plt+0xd92c>
  4111b4:	add	x0, x1, w0, sxtw #2
  4111b8:	br	x0
  4111bc:	ldr	w0, [sp, #68]
  4111c0:	str	w0, [sp, #568]
  4111c4:	ldr	w0, [sp, #568]
  4111c8:	cmp	w0, #0x8
  4111cc:	b.ls	411200 <ferror@plt+0xd970>  // b.plast
  4111d0:	ldr	w0, [sp, #568]
  4111d4:	mov	x2, x0
  4111d8:	adrp	x0, 455000 <warn@@Base+0x7330>
  4111dc:	add	x1, x0, #0xec0
  4111e0:	adrp	x0, 455000 <warn@@Base+0x7330>
  4111e4:	add	x0, x0, #0xf10
  4111e8:	bl	402f90 <ngettext@plt>
  4111ec:	mov	w2, #0x8                   	// #8
  4111f0:	ldr	w1, [sp, #568]
  4111f4:	bl	44dbd0 <error@@Base>
  4111f8:	mov	w0, #0x8                   	// #8
  4111fc:	str	w0, [sp, #568]
  411200:	ldr	x1, [sp, #72]
  411204:	ldr	w0, [sp, #568]
  411208:	add	x0, x1, x0
  41120c:	ldr	x1, [sp, #448]
  411210:	cmp	x1, x0
  411214:	b.hi	411240 <ferror@plt+0xd9b0>  // b.pmore
  411218:	ldr	x0, [sp, #72]
  41121c:	ldr	x1, [sp, #448]
  411220:	cmp	x1, x0
  411224:	b.ls	41123c <ferror@plt+0xd9ac>  // b.plast
  411228:	ldr	x0, [sp, #72]
  41122c:	ldr	x1, [sp, #448]
  411230:	sub	x0, x1, x0
  411234:	str	w0, [sp, #568]
  411238:	b	411240 <ferror@plt+0xd9b0>
  41123c:	str	wzr, [sp, #568]
  411240:	ldr	w0, [sp, #568]
  411244:	cmp	w0, #0x0
  411248:	b.eq	411258 <ferror@plt+0xd9c8>  // b.none
  41124c:	ldr	w0, [sp, #568]
  411250:	cmp	w0, #0x8
  411254:	b.ls	411260 <ferror@plt+0xd9d0>  // b.plast
  411258:	str	xzr, [sp, #584]
  41125c:	b	41127c <ferror@plt+0xd9ec>
  411260:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  411264:	add	x0, x0, #0x2f8
  411268:	ldr	x2, [x0]
  41126c:	ldr	x0, [sp, #72]
  411270:	ldr	w1, [sp, #568]
  411274:	blr	x2
  411278:	str	x0, [sp, #584]
  41127c:	ldr	x1, [sp, #72]
  411280:	ldr	w0, [sp, #68]
  411284:	add	x0, x1, x0
  411288:	str	x0, [sp, #72]
  41128c:	ldr	x1, [sp, #584]
  411290:	adrp	x0, 455000 <warn@@Base+0x7330>
  411294:	add	x0, x0, #0xf70
  411298:	bl	40f570 <ferror@plt+0xbce0>
  41129c:	mov	x1, x0
  4112a0:	adrp	x0, 456000 <warn@@Base+0x8330>
  4112a4:	add	x0, x0, #0x5c0
  4112a8:	bl	403780 <printf@plt>
  4112ac:	b	413944 <ferror@plt+0x100b4>
  4112b0:	adrp	x0, 456000 <warn@@Base+0x8330>
  4112b4:	add	x0, x0, #0x5d0
  4112b8:	bl	403780 <printf@plt>
  4112bc:	b	413944 <ferror@plt+0x100b4>
  4112c0:	mov	w0, #0x1                   	// #1
  4112c4:	str	w0, [sp, #564]
  4112c8:	ldr	w0, [sp, #564]
  4112cc:	cmp	w0, #0x8
  4112d0:	b.ls	411304 <ferror@plt+0xda74>  // b.plast
  4112d4:	ldr	w0, [sp, #564]
  4112d8:	mov	x2, x0
  4112dc:	adrp	x0, 455000 <warn@@Base+0x7330>
  4112e0:	add	x1, x0, #0xec0
  4112e4:	adrp	x0, 455000 <warn@@Base+0x7330>
  4112e8:	add	x0, x0, #0xf10
  4112ec:	bl	402f90 <ngettext@plt>
  4112f0:	mov	w2, #0x8                   	// #8
  4112f4:	ldr	w1, [sp, #564]
  4112f8:	bl	44dbd0 <error@@Base>
  4112fc:	mov	w0, #0x8                   	// #8
  411300:	str	w0, [sp, #564]
  411304:	ldr	x1, [sp, #72]
  411308:	ldr	w0, [sp, #564]
  41130c:	add	x0, x1, x0
  411310:	ldr	x1, [sp, #448]
  411314:	cmp	x1, x0
  411318:	b.hi	411344 <ferror@plt+0xdab4>  // b.pmore
  41131c:	ldr	x0, [sp, #72]
  411320:	ldr	x1, [sp, #448]
  411324:	cmp	x1, x0
  411328:	b.ls	411340 <ferror@plt+0xdab0>  // b.plast
  41132c:	ldr	x0, [sp, #72]
  411330:	ldr	x1, [sp, #448]
  411334:	sub	x0, x1, x0
  411338:	str	w0, [sp, #564]
  41133c:	b	411344 <ferror@plt+0xdab4>
  411340:	str	wzr, [sp, #564]
  411344:	ldr	w0, [sp, #564]
  411348:	cmp	w0, #0x0
  41134c:	b.eq	41135c <ferror@plt+0xdacc>  // b.none
  411350:	ldr	w0, [sp, #564]
  411354:	cmp	w0, #0x8
  411358:	b.ls	411364 <ferror@plt+0xdad4>  // b.plast
  41135c:	str	xzr, [sp, #584]
  411360:	b	411380 <ferror@plt+0xdaf0>
  411364:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  411368:	add	x0, x0, #0x2f8
  41136c:	ldr	x2, [x0]
  411370:	ldr	x0, [sp, #72]
  411374:	ldr	w1, [sp, #564]
  411378:	blr	x2
  41137c:	str	x0, [sp, #584]
  411380:	ldr	x0, [sp, #72]
  411384:	add	x0, x0, #0x1
  411388:	str	x0, [sp, #72]
  41138c:	ldr	x1, [sp, #584]
  411390:	adrp	x0, 456000 <warn@@Base+0x8330>
  411394:	add	x0, x0, #0x5e0
  411398:	bl	403780 <printf@plt>
  41139c:	b	413944 <ferror@plt+0x100b4>
  4113a0:	mov	w0, #0x1                   	// #1
  4113a4:	str	w0, [sp, #560]
  4113a8:	ldr	x1, [sp, #72]
  4113ac:	ldr	w0, [sp, #560]
  4113b0:	add	x0, x1, x0
  4113b4:	ldr	x1, [sp, #448]
  4113b8:	cmp	x1, x0
  4113bc:	b.hi	4113e8 <ferror@plt+0xdb58>  // b.pmore
  4113c0:	ldr	x0, [sp, #72]
  4113c4:	ldr	x1, [sp, #448]
  4113c8:	cmp	x1, x0
  4113cc:	b.ls	4113e4 <ferror@plt+0xdb54>  // b.plast
  4113d0:	ldr	x0, [sp, #72]
  4113d4:	ldr	x1, [sp, #448]
  4113d8:	sub	x0, x1, x0
  4113dc:	str	w0, [sp, #560]
  4113e0:	b	4113e8 <ferror@plt+0xdb58>
  4113e4:	str	wzr, [sp, #560]
  4113e8:	ldr	w0, [sp, #560]
  4113ec:	cmp	w0, #0x0
  4113f0:	b.eq	411408 <ferror@plt+0xdb78>  // b.none
  4113f4:	ldr	x0, [sp, #72]
  4113f8:	ldr	w1, [sp, #560]
  4113fc:	bl	44e8a4 <warn@@Base+0xbd4>
  411400:	str	x0, [sp, #576]
  411404:	b	41140c <ferror@plt+0xdb7c>
  411408:	str	xzr, [sp, #576]
  41140c:	ldr	x0, [sp, #72]
  411410:	add	x0, x0, #0x1
  411414:	str	x0, [sp, #72]
  411418:	ldr	x1, [sp, #576]
  41141c:	adrp	x0, 456000 <warn@@Base+0x8330>
  411420:	add	x0, x0, #0x5f8
  411424:	bl	403780 <printf@plt>
  411428:	b	413944 <ferror@plt+0x100b4>
  41142c:	mov	w0, #0x2                   	// #2
  411430:	str	w0, [sp, #556]
  411434:	ldr	w0, [sp, #556]
  411438:	cmp	w0, #0x8
  41143c:	b.ls	411470 <ferror@plt+0xdbe0>  // b.plast
  411440:	ldr	w0, [sp, #556]
  411444:	mov	x2, x0
  411448:	adrp	x0, 455000 <warn@@Base+0x7330>
  41144c:	add	x1, x0, #0xec0
  411450:	adrp	x0, 455000 <warn@@Base+0x7330>
  411454:	add	x0, x0, #0xf10
  411458:	bl	402f90 <ngettext@plt>
  41145c:	mov	w2, #0x8                   	// #8
  411460:	ldr	w1, [sp, #556]
  411464:	bl	44dbd0 <error@@Base>
  411468:	mov	w0, #0x8                   	// #8
  41146c:	str	w0, [sp, #556]
  411470:	ldr	x1, [sp, #72]
  411474:	ldr	w0, [sp, #556]
  411478:	add	x0, x1, x0
  41147c:	ldr	x1, [sp, #448]
  411480:	cmp	x1, x0
  411484:	b.hi	4114b0 <ferror@plt+0xdc20>  // b.pmore
  411488:	ldr	x0, [sp, #72]
  41148c:	ldr	x1, [sp, #448]
  411490:	cmp	x1, x0
  411494:	b.ls	4114ac <ferror@plt+0xdc1c>  // b.plast
  411498:	ldr	x0, [sp, #72]
  41149c:	ldr	x1, [sp, #448]
  4114a0:	sub	x0, x1, x0
  4114a4:	str	w0, [sp, #556]
  4114a8:	b	4114b0 <ferror@plt+0xdc20>
  4114ac:	str	wzr, [sp, #556]
  4114b0:	ldr	w0, [sp, #556]
  4114b4:	cmp	w0, #0x0
  4114b8:	b.eq	4114c8 <ferror@plt+0xdc38>  // b.none
  4114bc:	ldr	w0, [sp, #556]
  4114c0:	cmp	w0, #0x8
  4114c4:	b.ls	4114d0 <ferror@plt+0xdc40>  // b.plast
  4114c8:	str	xzr, [sp, #584]
  4114cc:	b	4114ec <ferror@plt+0xdc5c>
  4114d0:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4114d4:	add	x0, x0, #0x2f8
  4114d8:	ldr	x2, [x0]
  4114dc:	ldr	x0, [sp, #72]
  4114e0:	ldr	w1, [sp, #556]
  4114e4:	blr	x2
  4114e8:	str	x0, [sp, #584]
  4114ec:	ldr	x0, [sp, #72]
  4114f0:	add	x0, x0, #0x2
  4114f4:	str	x0, [sp, #72]
  4114f8:	ldr	x1, [sp, #584]
  4114fc:	adrp	x0, 456000 <warn@@Base+0x8330>
  411500:	add	x0, x0, #0x610
  411504:	bl	403780 <printf@plt>
  411508:	b	413944 <ferror@plt+0x100b4>
  41150c:	mov	w0, #0x2                   	// #2
  411510:	str	w0, [sp, #552]
  411514:	ldr	x1, [sp, #72]
  411518:	ldr	w0, [sp, #552]
  41151c:	add	x0, x1, x0
  411520:	ldr	x1, [sp, #448]
  411524:	cmp	x1, x0
  411528:	b.hi	411554 <ferror@plt+0xdcc4>  // b.pmore
  41152c:	ldr	x0, [sp, #72]
  411530:	ldr	x1, [sp, #448]
  411534:	cmp	x1, x0
  411538:	b.ls	411550 <ferror@plt+0xdcc0>  // b.plast
  41153c:	ldr	x0, [sp, #72]
  411540:	ldr	x1, [sp, #448]
  411544:	sub	x0, x1, x0
  411548:	str	w0, [sp, #552]
  41154c:	b	411554 <ferror@plt+0xdcc4>
  411550:	str	wzr, [sp, #552]
  411554:	ldr	w0, [sp, #552]
  411558:	cmp	w0, #0x0
  41155c:	b.eq	411574 <ferror@plt+0xdce4>  // b.none
  411560:	ldr	x0, [sp, #72]
  411564:	ldr	w1, [sp, #552]
  411568:	bl	44e8a4 <warn@@Base+0xbd4>
  41156c:	str	x0, [sp, #576]
  411570:	b	411578 <ferror@plt+0xdce8>
  411574:	str	xzr, [sp, #576]
  411578:	ldr	x0, [sp, #72]
  41157c:	add	x0, x0, #0x2
  411580:	str	x0, [sp, #72]
  411584:	ldr	x1, [sp, #576]
  411588:	adrp	x0, 456000 <warn@@Base+0x8330>
  41158c:	add	x0, x0, #0x628
  411590:	bl	403780 <printf@plt>
  411594:	b	413944 <ferror@plt+0x100b4>
  411598:	mov	w0, #0x4                   	// #4
  41159c:	str	w0, [sp, #548]
  4115a0:	ldr	w0, [sp, #548]
  4115a4:	cmp	w0, #0x8
  4115a8:	b.ls	4115dc <ferror@plt+0xdd4c>  // b.plast
  4115ac:	ldr	w0, [sp, #548]
  4115b0:	mov	x2, x0
  4115b4:	adrp	x0, 455000 <warn@@Base+0x7330>
  4115b8:	add	x1, x0, #0xec0
  4115bc:	adrp	x0, 455000 <warn@@Base+0x7330>
  4115c0:	add	x0, x0, #0xf10
  4115c4:	bl	402f90 <ngettext@plt>
  4115c8:	mov	w2, #0x8                   	// #8
  4115cc:	ldr	w1, [sp, #548]
  4115d0:	bl	44dbd0 <error@@Base>
  4115d4:	mov	w0, #0x8                   	// #8
  4115d8:	str	w0, [sp, #548]
  4115dc:	ldr	x1, [sp, #72]
  4115e0:	ldr	w0, [sp, #548]
  4115e4:	add	x0, x1, x0
  4115e8:	ldr	x1, [sp, #448]
  4115ec:	cmp	x1, x0
  4115f0:	b.hi	41161c <ferror@plt+0xdd8c>  // b.pmore
  4115f4:	ldr	x0, [sp, #72]
  4115f8:	ldr	x1, [sp, #448]
  4115fc:	cmp	x1, x0
  411600:	b.ls	411618 <ferror@plt+0xdd88>  // b.plast
  411604:	ldr	x0, [sp, #72]
  411608:	ldr	x1, [sp, #448]
  41160c:	sub	x0, x1, x0
  411610:	str	w0, [sp, #548]
  411614:	b	41161c <ferror@plt+0xdd8c>
  411618:	str	wzr, [sp, #548]
  41161c:	ldr	w0, [sp, #548]
  411620:	cmp	w0, #0x0
  411624:	b.eq	411634 <ferror@plt+0xdda4>  // b.none
  411628:	ldr	w0, [sp, #548]
  41162c:	cmp	w0, #0x8
  411630:	b.ls	41163c <ferror@plt+0xddac>  // b.plast
  411634:	str	xzr, [sp, #584]
  411638:	b	411658 <ferror@plt+0xddc8>
  41163c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  411640:	add	x0, x0, #0x2f8
  411644:	ldr	x2, [x0]
  411648:	ldr	x0, [sp, #72]
  41164c:	ldr	w1, [sp, #548]
  411650:	blr	x2
  411654:	str	x0, [sp, #584]
  411658:	ldr	x0, [sp, #72]
  41165c:	add	x0, x0, #0x4
  411660:	str	x0, [sp, #72]
  411664:	ldr	x1, [sp, #584]
  411668:	adrp	x0, 456000 <warn@@Base+0x8330>
  41166c:	add	x0, x0, #0x640
  411670:	bl	403780 <printf@plt>
  411674:	b	413944 <ferror@plt+0x100b4>
  411678:	mov	w0, #0x4                   	// #4
  41167c:	str	w0, [sp, #544]
  411680:	ldr	x1, [sp, #72]
  411684:	ldr	w0, [sp, #544]
  411688:	add	x0, x1, x0
  41168c:	ldr	x1, [sp, #448]
  411690:	cmp	x1, x0
  411694:	b.hi	4116c0 <ferror@plt+0xde30>  // b.pmore
  411698:	ldr	x0, [sp, #72]
  41169c:	ldr	x1, [sp, #448]
  4116a0:	cmp	x1, x0
  4116a4:	b.ls	4116bc <ferror@plt+0xde2c>  // b.plast
  4116a8:	ldr	x0, [sp, #72]
  4116ac:	ldr	x1, [sp, #448]
  4116b0:	sub	x0, x1, x0
  4116b4:	str	w0, [sp, #544]
  4116b8:	b	4116c0 <ferror@plt+0xde30>
  4116bc:	str	wzr, [sp, #544]
  4116c0:	ldr	w0, [sp, #544]
  4116c4:	cmp	w0, #0x0
  4116c8:	b.eq	4116e0 <ferror@plt+0xde50>  // b.none
  4116cc:	ldr	x0, [sp, #72]
  4116d0:	ldr	w1, [sp, #544]
  4116d4:	bl	44e8a4 <warn@@Base+0xbd4>
  4116d8:	str	x0, [sp, #576]
  4116dc:	b	4116e4 <ferror@plt+0xde54>
  4116e0:	str	xzr, [sp, #576]
  4116e4:	ldr	x0, [sp, #72]
  4116e8:	add	x0, x0, #0x4
  4116ec:	str	x0, [sp, #72]
  4116f0:	ldr	x1, [sp, #576]
  4116f4:	adrp	x0, 456000 <warn@@Base+0x8330>
  4116f8:	add	x0, x0, #0x658
  4116fc:	bl	403780 <printf@plt>
  411700:	b	413944 <ferror@plt+0x100b4>
  411704:	mov	w0, #0x4                   	// #4
  411708:	str	w0, [sp, #540]
  41170c:	ldr	w0, [sp, #540]
  411710:	cmp	w0, #0x8
  411714:	b.ls	411748 <ferror@plt+0xdeb8>  // b.plast
  411718:	ldr	w0, [sp, #540]
  41171c:	mov	x2, x0
  411720:	adrp	x0, 455000 <warn@@Base+0x7330>
  411724:	add	x1, x0, #0xec0
  411728:	adrp	x0, 455000 <warn@@Base+0x7330>
  41172c:	add	x0, x0, #0xf10
  411730:	bl	402f90 <ngettext@plt>
  411734:	mov	w2, #0x8                   	// #8
  411738:	ldr	w1, [sp, #540]
  41173c:	bl	44dbd0 <error@@Base>
  411740:	mov	w0, #0x8                   	// #8
  411744:	str	w0, [sp, #540]
  411748:	ldr	x1, [sp, #72]
  41174c:	ldr	w0, [sp, #540]
  411750:	add	x0, x1, x0
  411754:	ldr	x1, [sp, #448]
  411758:	cmp	x1, x0
  41175c:	b.hi	411788 <ferror@plt+0xdef8>  // b.pmore
  411760:	ldr	x0, [sp, #72]
  411764:	ldr	x1, [sp, #448]
  411768:	cmp	x1, x0
  41176c:	b.ls	411784 <ferror@plt+0xdef4>  // b.plast
  411770:	ldr	x0, [sp, #72]
  411774:	ldr	x1, [sp, #448]
  411778:	sub	x0, x1, x0
  41177c:	str	w0, [sp, #540]
  411780:	b	411788 <ferror@plt+0xdef8>
  411784:	str	wzr, [sp, #540]
  411788:	ldr	w0, [sp, #540]
  41178c:	cmp	w0, #0x0
  411790:	b.eq	4117a0 <ferror@plt+0xdf10>  // b.none
  411794:	ldr	w0, [sp, #540]
  411798:	cmp	w0, #0x8
  41179c:	b.ls	4117a8 <ferror@plt+0xdf18>  // b.plast
  4117a0:	str	xzr, [sp, #584]
  4117a4:	b	4117c4 <ferror@plt+0xdf34>
  4117a8:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4117ac:	add	x0, x0, #0x2f8
  4117b0:	ldr	x2, [x0]
  4117b4:	ldr	x0, [sp, #72]
  4117b8:	ldr	w1, [sp, #540]
  4117bc:	blr	x2
  4117c0:	str	x0, [sp, #584]
  4117c4:	ldr	x0, [sp, #72]
  4117c8:	add	x0, x0, #0x4
  4117cc:	str	x0, [sp, #72]
  4117d0:	ldr	x1, [sp, #584]
  4117d4:	adrp	x0, 456000 <warn@@Base+0x8330>
  4117d8:	add	x0, x0, #0x670
  4117dc:	bl	403780 <printf@plt>
  4117e0:	mov	w0, #0x4                   	// #4
  4117e4:	str	w0, [sp, #536]
  4117e8:	ldr	w0, [sp, #536]
  4117ec:	cmp	w0, #0x8
  4117f0:	b.ls	411824 <ferror@plt+0xdf94>  // b.plast
  4117f4:	ldr	w0, [sp, #536]
  4117f8:	mov	x2, x0
  4117fc:	adrp	x0, 455000 <warn@@Base+0x7330>
  411800:	add	x1, x0, #0xec0
  411804:	adrp	x0, 455000 <warn@@Base+0x7330>
  411808:	add	x0, x0, #0xf10
  41180c:	bl	402f90 <ngettext@plt>
  411810:	mov	w2, #0x8                   	// #8
  411814:	ldr	w1, [sp, #536]
  411818:	bl	44dbd0 <error@@Base>
  41181c:	mov	w0, #0x8                   	// #8
  411820:	str	w0, [sp, #536]
  411824:	ldr	x1, [sp, #72]
  411828:	ldr	w0, [sp, #536]
  41182c:	add	x0, x1, x0
  411830:	ldr	x1, [sp, #448]
  411834:	cmp	x1, x0
  411838:	b.hi	411864 <ferror@plt+0xdfd4>  // b.pmore
  41183c:	ldr	x0, [sp, #72]
  411840:	ldr	x1, [sp, #448]
  411844:	cmp	x1, x0
  411848:	b.ls	411860 <ferror@plt+0xdfd0>  // b.plast
  41184c:	ldr	x0, [sp, #72]
  411850:	ldr	x1, [sp, #448]
  411854:	sub	x0, x1, x0
  411858:	str	w0, [sp, #536]
  41185c:	b	411864 <ferror@plt+0xdfd4>
  411860:	str	wzr, [sp, #536]
  411864:	ldr	w0, [sp, #536]
  411868:	cmp	w0, #0x0
  41186c:	b.eq	41187c <ferror@plt+0xdfec>  // b.none
  411870:	ldr	w0, [sp, #536]
  411874:	cmp	w0, #0x8
  411878:	b.ls	411884 <ferror@plt+0xdff4>  // b.plast
  41187c:	str	xzr, [sp, #584]
  411880:	b	4118a0 <ferror@plt+0xe010>
  411884:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  411888:	add	x0, x0, #0x2f8
  41188c:	ldr	x2, [x0]
  411890:	ldr	x0, [sp, #72]
  411894:	ldr	w1, [sp, #536]
  411898:	blr	x2
  41189c:	str	x0, [sp, #584]
  4118a0:	ldr	x0, [sp, #72]
  4118a4:	add	x0, x0, #0x4
  4118a8:	str	x0, [sp, #72]
  4118ac:	ldr	x1, [sp, #584]
  4118b0:	adrp	x0, 456000 <warn@@Base+0x8330>
  4118b4:	add	x0, x0, #0x688
  4118b8:	bl	403780 <printf@plt>
  4118bc:	b	413944 <ferror@plt+0x100b4>
  4118c0:	mov	w0, #0x4                   	// #4
  4118c4:	str	w0, [sp, #532]
  4118c8:	ldr	x1, [sp, #72]
  4118cc:	ldr	w0, [sp, #532]
  4118d0:	add	x0, x1, x0
  4118d4:	ldr	x1, [sp, #448]
  4118d8:	cmp	x1, x0
  4118dc:	b.hi	411908 <ferror@plt+0xe078>  // b.pmore
  4118e0:	ldr	x0, [sp, #72]
  4118e4:	ldr	x1, [sp, #448]
  4118e8:	cmp	x1, x0
  4118ec:	b.ls	411904 <ferror@plt+0xe074>  // b.plast
  4118f0:	ldr	x0, [sp, #72]
  4118f4:	ldr	x1, [sp, #448]
  4118f8:	sub	x0, x1, x0
  4118fc:	str	w0, [sp, #532]
  411900:	b	411908 <ferror@plt+0xe078>
  411904:	str	wzr, [sp, #532]
  411908:	ldr	w0, [sp, #532]
  41190c:	cmp	w0, #0x0
  411910:	b.eq	411928 <ferror@plt+0xe098>  // b.none
  411914:	ldr	x0, [sp, #72]
  411918:	ldr	w1, [sp, #532]
  41191c:	bl	44e8a4 <warn@@Base+0xbd4>
  411920:	str	x0, [sp, #576]
  411924:	b	41192c <ferror@plt+0xe09c>
  411928:	str	xzr, [sp, #576]
  41192c:	ldr	x0, [sp, #72]
  411930:	add	x0, x0, #0x4
  411934:	str	x0, [sp, #72]
  411938:	ldr	x1, [sp, #576]
  41193c:	adrp	x0, 456000 <warn@@Base+0x8330>
  411940:	add	x0, x0, #0x690
  411944:	bl	403780 <printf@plt>
  411948:	mov	w0, #0x4                   	// #4
  41194c:	str	w0, [sp, #528]
  411950:	ldr	x1, [sp, #72]
  411954:	ldr	w0, [sp, #528]
  411958:	add	x0, x1, x0
  41195c:	ldr	x1, [sp, #448]
  411960:	cmp	x1, x0
  411964:	b.hi	411990 <ferror@plt+0xe100>  // b.pmore
  411968:	ldr	x0, [sp, #72]
  41196c:	ldr	x1, [sp, #448]
  411970:	cmp	x1, x0
  411974:	b.ls	41198c <ferror@plt+0xe0fc>  // b.plast
  411978:	ldr	x0, [sp, #72]
  41197c:	ldr	x1, [sp, #448]
  411980:	sub	x0, x1, x0
  411984:	str	w0, [sp, #528]
  411988:	b	411990 <ferror@plt+0xe100>
  41198c:	str	wzr, [sp, #528]
  411990:	ldr	w0, [sp, #528]
  411994:	cmp	w0, #0x0
  411998:	b.eq	4119b0 <ferror@plt+0xe120>  // b.none
  41199c:	ldr	x0, [sp, #72]
  4119a0:	ldr	w1, [sp, #528]
  4119a4:	bl	44e8a4 <warn@@Base+0xbd4>
  4119a8:	str	x0, [sp, #576]
  4119ac:	b	4119b4 <ferror@plt+0xe124>
  4119b0:	str	xzr, [sp, #576]
  4119b4:	ldr	x0, [sp, #72]
  4119b8:	add	x0, x0, #0x4
  4119bc:	str	x0, [sp, #72]
  4119c0:	ldr	x1, [sp, #576]
  4119c4:	adrp	x0, 456000 <warn@@Base+0x8330>
  4119c8:	add	x0, x0, #0x6a8
  4119cc:	bl	403780 <printf@plt>
  4119d0:	b	413944 <ferror@plt+0x100b4>
  4119d4:	ldr	x0, [sp, #72]
  4119d8:	add	x2, sp, #0xf8
  4119dc:	add	x1, sp, #0xfc
  4119e0:	mov	x4, x2
  4119e4:	mov	x3, x1
  4119e8:	mov	w2, #0x0                   	// #0
  4119ec:	ldr	x1, [sp, #448]
  4119f0:	bl	40f70c <ferror@plt+0xbe7c>
  4119f4:	str	x0, [sp, #256]
  4119f8:	ldr	x1, [sp, #72]
  4119fc:	ldr	w0, [sp, #252]
  411a00:	mov	w0, w0
  411a04:	add	x0, x1, x0
  411a08:	str	x0, [sp, #72]
  411a0c:	ldr	x0, [sp, #256]
  411a10:	str	x0, [sp, #584]
  411a14:	ldr	x1, [sp, #584]
  411a18:	ldr	x0, [sp, #256]
  411a1c:	cmp	x1, x0
  411a20:	b.eq	411a30 <ferror@plt+0xe1a0>  // b.none
  411a24:	ldr	w0, [sp, #248]
  411a28:	orr	w0, w0, #0x2
  411a2c:	str	w0, [sp, #248]
  411a30:	ldr	w0, [sp, #248]
  411a34:	bl	40f21c <ferror@plt+0xb98c>
  411a38:	ldr	x1, [sp, #584]
  411a3c:	adrp	x0, 455000 <warn@@Base+0x7330>
  411a40:	add	x0, x0, #0xfc0
  411a44:	bl	40f570 <ferror@plt+0xbce0>
  411a48:	mov	x1, x0
  411a4c:	adrp	x0, 456000 <warn@@Base+0x8330>
  411a50:	add	x0, x0, #0x6b0
  411a54:	bl	403780 <printf@plt>
  411a58:	b	413944 <ferror@plt+0x100b4>
  411a5c:	ldr	x0, [sp, #72]
  411a60:	add	x2, sp, #0xf0
  411a64:	add	x1, sp, #0xf4
  411a68:	mov	x4, x2
  411a6c:	mov	x3, x1
  411a70:	mov	w2, #0x1                   	// #1
  411a74:	ldr	x1, [sp, #448]
  411a78:	bl	40f70c <ferror@plt+0xbe7c>
  411a7c:	str	x0, [sp, #264]
  411a80:	ldr	x1, [sp, #72]
  411a84:	ldr	w0, [sp, #244]
  411a88:	mov	w0, w0
  411a8c:	add	x0, x1, x0
  411a90:	str	x0, [sp, #72]
  411a94:	ldr	x0, [sp, #264]
  411a98:	str	x0, [sp, #576]
  411a9c:	ldr	x1, [sp, #576]
  411aa0:	ldr	x0, [sp, #264]
  411aa4:	cmp	x1, x0
  411aa8:	b.eq	411ab8 <ferror@plt+0xe228>  // b.none
  411aac:	ldr	w0, [sp, #240]
  411ab0:	orr	w0, w0, #0x2
  411ab4:	str	w0, [sp, #240]
  411ab8:	ldr	w0, [sp, #240]
  411abc:	bl	40f21c <ferror@plt+0xb98c>
  411ac0:	ldr	x0, [sp, #576]
  411ac4:	mov	x1, x0
  411ac8:	adrp	x0, 456000 <warn@@Base+0x8330>
  411acc:	add	x0, x0, #0x6c8
  411ad0:	bl	40f570 <ferror@plt+0xbce0>
  411ad4:	mov	x1, x0
  411ad8:	adrp	x0, 456000 <warn@@Base+0x8330>
  411adc:	add	x0, x0, #0x6d0
  411ae0:	bl	403780 <printf@plt>
  411ae4:	b	413944 <ferror@plt+0x100b4>
  411ae8:	adrp	x0, 456000 <warn@@Base+0x8330>
  411aec:	add	x0, x0, #0x6e8
  411af0:	bl	403780 <printf@plt>
  411af4:	b	413944 <ferror@plt+0x100b4>
  411af8:	adrp	x0, 456000 <warn@@Base+0x8330>
  411afc:	add	x0, x0, #0x6f8
  411b00:	bl	403780 <printf@plt>
  411b04:	b	413944 <ferror@plt+0x100b4>
  411b08:	adrp	x0, 456000 <warn@@Base+0x8330>
  411b0c:	add	x0, x0, #0x708
  411b10:	bl	403780 <printf@plt>
  411b14:	b	413944 <ferror@plt+0x100b4>
  411b18:	mov	w0, #0x1                   	// #1
  411b1c:	str	w0, [sp, #524]
  411b20:	ldr	w0, [sp, #524]
  411b24:	cmp	w0, #0x8
  411b28:	b.ls	411b5c <ferror@plt+0xe2cc>  // b.plast
  411b2c:	ldr	w0, [sp, #524]
  411b30:	mov	x2, x0
  411b34:	adrp	x0, 455000 <warn@@Base+0x7330>
  411b38:	add	x1, x0, #0xec0
  411b3c:	adrp	x0, 455000 <warn@@Base+0x7330>
  411b40:	add	x0, x0, #0xf10
  411b44:	bl	402f90 <ngettext@plt>
  411b48:	mov	w2, #0x8                   	// #8
  411b4c:	ldr	w1, [sp, #524]
  411b50:	bl	44dbd0 <error@@Base>
  411b54:	mov	w0, #0x8                   	// #8
  411b58:	str	w0, [sp, #524]
  411b5c:	ldr	x1, [sp, #72]
  411b60:	ldr	w0, [sp, #524]
  411b64:	add	x0, x1, x0
  411b68:	ldr	x1, [sp, #448]
  411b6c:	cmp	x1, x0
  411b70:	b.hi	411b9c <ferror@plt+0xe30c>  // b.pmore
  411b74:	ldr	x0, [sp, #72]
  411b78:	ldr	x1, [sp, #448]
  411b7c:	cmp	x1, x0
  411b80:	b.ls	411b98 <ferror@plt+0xe308>  // b.plast
  411b84:	ldr	x0, [sp, #72]
  411b88:	ldr	x1, [sp, #448]
  411b8c:	sub	x0, x1, x0
  411b90:	str	w0, [sp, #524]
  411b94:	b	411b9c <ferror@plt+0xe30c>
  411b98:	str	wzr, [sp, #524]
  411b9c:	ldr	w0, [sp, #524]
  411ba0:	cmp	w0, #0x0
  411ba4:	b.eq	411bb4 <ferror@plt+0xe324>  // b.none
  411ba8:	ldr	w0, [sp, #524]
  411bac:	cmp	w0, #0x8
  411bb0:	b.ls	411bbc <ferror@plt+0xe32c>  // b.plast
  411bb4:	str	xzr, [sp, #584]
  411bb8:	b	411bd8 <ferror@plt+0xe348>
  411bbc:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  411bc0:	add	x0, x0, #0x2f8
  411bc4:	ldr	x2, [x0]
  411bc8:	ldr	x0, [sp, #72]
  411bcc:	ldr	w1, [sp, #524]
  411bd0:	blr	x2
  411bd4:	str	x0, [sp, #584]
  411bd8:	ldr	x0, [sp, #72]
  411bdc:	add	x0, x0, #0x1
  411be0:	str	x0, [sp, #72]
  411be4:	ldr	x1, [sp, #584]
  411be8:	adrp	x0, 456000 <warn@@Base+0x8330>
  411bec:	add	x0, x0, #0x718
  411bf0:	bl	403780 <printf@plt>
  411bf4:	b	413944 <ferror@plt+0x100b4>
  411bf8:	adrp	x0, 456000 <warn@@Base+0x8330>
  411bfc:	add	x0, x0, #0x728
  411c00:	bl	403780 <printf@plt>
  411c04:	b	413944 <ferror@plt+0x100b4>
  411c08:	adrp	x0, 456000 <warn@@Base+0x8330>
  411c0c:	add	x0, x0, #0x738
  411c10:	bl	403780 <printf@plt>
  411c14:	b	413944 <ferror@plt+0x100b4>
  411c18:	adrp	x0, 456000 <warn@@Base+0x8330>
  411c1c:	add	x0, x0, #0x748
  411c20:	bl	403780 <printf@plt>
  411c24:	b	413944 <ferror@plt+0x100b4>
  411c28:	adrp	x0, 456000 <warn@@Base+0x8330>
  411c2c:	add	x0, x0, #0x758
  411c30:	bl	403780 <printf@plt>
  411c34:	b	413944 <ferror@plt+0x100b4>
  411c38:	adrp	x0, 456000 <warn@@Base+0x8330>
  411c3c:	add	x0, x0, #0x768
  411c40:	bl	403780 <printf@plt>
  411c44:	b	413944 <ferror@plt+0x100b4>
  411c48:	adrp	x0, 456000 <warn@@Base+0x8330>
  411c4c:	add	x0, x0, #0x778
  411c50:	bl	403780 <printf@plt>
  411c54:	b	413944 <ferror@plt+0x100b4>
  411c58:	adrp	x0, 456000 <warn@@Base+0x8330>
  411c5c:	add	x0, x0, #0x788
  411c60:	bl	403780 <printf@plt>
  411c64:	b	413944 <ferror@plt+0x100b4>
  411c68:	adrp	x0, 456000 <warn@@Base+0x8330>
  411c6c:	add	x0, x0, #0x798
  411c70:	bl	403780 <printf@plt>
  411c74:	b	413944 <ferror@plt+0x100b4>
  411c78:	adrp	x0, 456000 <warn@@Base+0x8330>
  411c7c:	add	x0, x0, #0x7a8
  411c80:	bl	403780 <printf@plt>
  411c84:	b	413944 <ferror@plt+0x100b4>
  411c88:	adrp	x0, 456000 <warn@@Base+0x8330>
  411c8c:	add	x0, x0, #0x7b8
  411c90:	bl	403780 <printf@plt>
  411c94:	b	413944 <ferror@plt+0x100b4>
  411c98:	adrp	x0, 456000 <warn@@Base+0x8330>
  411c9c:	add	x0, x0, #0x7c8
  411ca0:	bl	403780 <printf@plt>
  411ca4:	b	413944 <ferror@plt+0x100b4>
  411ca8:	adrp	x0, 456000 <warn@@Base+0x8330>
  411cac:	add	x0, x0, #0x7d8
  411cb0:	bl	403780 <printf@plt>
  411cb4:	b	413944 <ferror@plt+0x100b4>
  411cb8:	adrp	x0, 456000 <warn@@Base+0x8330>
  411cbc:	add	x0, x0, #0x7e8
  411cc0:	bl	403780 <printf@plt>
  411cc4:	b	413944 <ferror@plt+0x100b4>
  411cc8:	ldr	x0, [sp, #72]
  411ccc:	add	x2, sp, #0xe8
  411cd0:	add	x1, sp, #0xec
  411cd4:	mov	x4, x2
  411cd8:	mov	x3, x1
  411cdc:	mov	w2, #0x0                   	// #0
  411ce0:	ldr	x1, [sp, #448]
  411ce4:	bl	40f70c <ferror@plt+0xbe7c>
  411ce8:	str	x0, [sp, #272]
  411cec:	ldr	x1, [sp, #72]
  411cf0:	ldr	w0, [sp, #236]
  411cf4:	mov	w0, w0
  411cf8:	add	x0, x1, x0
  411cfc:	str	x0, [sp, #72]
  411d00:	ldr	x0, [sp, #272]
  411d04:	str	x0, [sp, #584]
  411d08:	ldr	x1, [sp, #584]
  411d0c:	ldr	x0, [sp, #272]
  411d10:	cmp	x1, x0
  411d14:	b.eq	411d24 <ferror@plt+0xe494>  // b.none
  411d18:	ldr	w0, [sp, #232]
  411d1c:	orr	w0, w0, #0x2
  411d20:	str	w0, [sp, #232]
  411d24:	ldr	w0, [sp, #232]
  411d28:	bl	40f21c <ferror@plt+0xb98c>
  411d2c:	ldr	x1, [sp, #584]
  411d30:	adrp	x0, 455000 <warn@@Base+0x7330>
  411d34:	add	x0, x0, #0xfc0
  411d38:	bl	40f570 <ferror@plt+0xbce0>
  411d3c:	mov	x1, x0
  411d40:	adrp	x0, 456000 <warn@@Base+0x8330>
  411d44:	add	x0, x0, #0x7f8
  411d48:	bl	403780 <printf@plt>
  411d4c:	b	413944 <ferror@plt+0x100b4>
  411d50:	adrp	x0, 456000 <warn@@Base+0x8330>
  411d54:	add	x0, x0, #0x810
  411d58:	bl	403780 <printf@plt>
  411d5c:	b	413944 <ferror@plt+0x100b4>
  411d60:	adrp	x0, 456000 <warn@@Base+0x8330>
  411d64:	add	x0, x0, #0x820
  411d68:	bl	403780 <printf@plt>
  411d6c:	b	413944 <ferror@plt+0x100b4>
  411d70:	adrp	x0, 456000 <warn@@Base+0x8330>
  411d74:	add	x0, x0, #0x830
  411d78:	bl	403780 <printf@plt>
  411d7c:	b	413944 <ferror@plt+0x100b4>
  411d80:	adrp	x0, 456000 <warn@@Base+0x8330>
  411d84:	add	x0, x0, #0x840
  411d88:	bl	403780 <printf@plt>
  411d8c:	b	413944 <ferror@plt+0x100b4>
  411d90:	mov	w0, #0x2                   	// #2
  411d94:	str	w0, [sp, #520]
  411d98:	ldr	x1, [sp, #72]
  411d9c:	ldr	w0, [sp, #520]
  411da0:	add	x0, x1, x0
  411da4:	ldr	x1, [sp, #448]
  411da8:	cmp	x1, x0
  411dac:	b.hi	411dd8 <ferror@plt+0xe548>  // b.pmore
  411db0:	ldr	x0, [sp, #72]
  411db4:	ldr	x1, [sp, #448]
  411db8:	cmp	x1, x0
  411dbc:	b.ls	411dd4 <ferror@plt+0xe544>  // b.plast
  411dc0:	ldr	x0, [sp, #72]
  411dc4:	ldr	x1, [sp, #448]
  411dc8:	sub	x0, x1, x0
  411dcc:	str	w0, [sp, #520]
  411dd0:	b	411dd8 <ferror@plt+0xe548>
  411dd4:	str	wzr, [sp, #520]
  411dd8:	ldr	w0, [sp, #520]
  411ddc:	cmp	w0, #0x0
  411de0:	b.eq	411df8 <ferror@plt+0xe568>  // b.none
  411de4:	ldr	x0, [sp, #72]
  411de8:	ldr	w1, [sp, #520]
  411dec:	bl	44e8a4 <warn@@Base+0xbd4>
  411df0:	str	x0, [sp, #576]
  411df4:	b	411dfc <ferror@plt+0xe56c>
  411df8:	str	xzr, [sp, #576]
  411dfc:	ldr	x0, [sp, #72]
  411e00:	add	x0, x0, #0x2
  411e04:	str	x0, [sp, #72]
  411e08:	ldr	x1, [sp, #576]
  411e0c:	adrp	x0, 456000 <warn@@Base+0x8330>
  411e10:	add	x0, x0, #0x850
  411e14:	bl	403780 <printf@plt>
  411e18:	b	413944 <ferror@plt+0x100b4>
  411e1c:	adrp	x0, 456000 <warn@@Base+0x8330>
  411e20:	add	x0, x0, #0x860
  411e24:	bl	403780 <printf@plt>
  411e28:	b	413944 <ferror@plt+0x100b4>
  411e2c:	adrp	x0, 456000 <warn@@Base+0x8330>
  411e30:	add	x0, x0, #0x870
  411e34:	bl	403780 <printf@plt>
  411e38:	b	413944 <ferror@plt+0x100b4>
  411e3c:	adrp	x0, 456000 <warn@@Base+0x8330>
  411e40:	add	x0, x0, #0x880
  411e44:	bl	403780 <printf@plt>
  411e48:	b	413944 <ferror@plt+0x100b4>
  411e4c:	adrp	x0, 456000 <warn@@Base+0x8330>
  411e50:	add	x0, x0, #0x890
  411e54:	bl	403780 <printf@plt>
  411e58:	b	413944 <ferror@plt+0x100b4>
  411e5c:	adrp	x0, 456000 <warn@@Base+0x8330>
  411e60:	add	x0, x0, #0x8a0
  411e64:	bl	403780 <printf@plt>
  411e68:	b	413944 <ferror@plt+0x100b4>
  411e6c:	adrp	x0, 456000 <warn@@Base+0x8330>
  411e70:	add	x0, x0, #0x8b0
  411e74:	bl	403780 <printf@plt>
  411e78:	b	413944 <ferror@plt+0x100b4>
  411e7c:	mov	w0, #0x2                   	// #2
  411e80:	str	w0, [sp, #516]
  411e84:	ldr	x1, [sp, #72]
  411e88:	ldr	w0, [sp, #516]
  411e8c:	add	x0, x1, x0
  411e90:	ldr	x1, [sp, #448]
  411e94:	cmp	x1, x0
  411e98:	b.hi	411ec4 <ferror@plt+0xe634>  // b.pmore
  411e9c:	ldr	x0, [sp, #72]
  411ea0:	ldr	x1, [sp, #448]
  411ea4:	cmp	x1, x0
  411ea8:	b.ls	411ec0 <ferror@plt+0xe630>  // b.plast
  411eac:	ldr	x0, [sp, #72]
  411eb0:	ldr	x1, [sp, #448]
  411eb4:	sub	x0, x1, x0
  411eb8:	str	w0, [sp, #516]
  411ebc:	b	411ec4 <ferror@plt+0xe634>
  411ec0:	str	wzr, [sp, #516]
  411ec4:	ldr	w0, [sp, #516]
  411ec8:	cmp	w0, #0x0
  411ecc:	b.eq	411ee4 <ferror@plt+0xe654>  // b.none
  411ed0:	ldr	x0, [sp, #72]
  411ed4:	ldr	w1, [sp, #516]
  411ed8:	bl	44e8a4 <warn@@Base+0xbd4>
  411edc:	str	x0, [sp, #576]
  411ee0:	b	411ee8 <ferror@plt+0xe658>
  411ee4:	str	xzr, [sp, #576]
  411ee8:	ldr	x0, [sp, #72]
  411eec:	add	x0, x0, #0x2
  411ef0:	str	x0, [sp, #72]
  411ef4:	ldr	x1, [sp, #576]
  411ef8:	adrp	x0, 456000 <warn@@Base+0x8330>
  411efc:	add	x0, x0, #0x8c0
  411f00:	bl	403780 <printf@plt>
  411f04:	b	413944 <ferror@plt+0x100b4>
  411f08:	ldr	w0, [sp, #444]
  411f0c:	sub	w0, w0, #0x30
  411f10:	mov	w1, w0
  411f14:	adrp	x0, 456000 <warn@@Base+0x8330>
  411f18:	add	x0, x0, #0x8d0
  411f1c:	bl	403780 <printf@plt>
  411f20:	b	413944 <ferror@plt+0x100b4>
  411f24:	ldr	w0, [sp, #444]
  411f28:	sub	w19, w0, #0x50
  411f2c:	ldr	w0, [sp, #444]
  411f30:	sub	w0, w0, #0x50
  411f34:	mov	w1, #0x1                   	// #1
  411f38:	bl	429c54 <ferror@plt+0x263c4>
  411f3c:	mov	x2, x0
  411f40:	mov	w1, w19
  411f44:	adrp	x0, 456000 <warn@@Base+0x8330>
  411f48:	add	x0, x0, #0x8e0
  411f4c:	bl	403780 <printf@plt>
  411f50:	b	413944 <ferror@plt+0x100b4>
  411f54:	ldr	x0, [sp, #72]
  411f58:	add	x2, sp, #0xe0
  411f5c:	add	x1, sp, #0xe4
  411f60:	mov	x4, x2
  411f64:	mov	x3, x1
  411f68:	mov	w2, #0x1                   	// #1
  411f6c:	ldr	x1, [sp, #448]
  411f70:	bl	40f70c <ferror@plt+0xbe7c>
  411f74:	str	x0, [sp, #280]
  411f78:	ldr	x1, [sp, #72]
  411f7c:	ldr	w0, [sp, #228]
  411f80:	mov	w0, w0
  411f84:	add	x0, x1, x0
  411f88:	str	x0, [sp, #72]
  411f8c:	ldr	x0, [sp, #280]
  411f90:	str	x0, [sp, #576]
  411f94:	ldr	x1, [sp, #576]
  411f98:	ldr	x0, [sp, #280]
  411f9c:	cmp	x1, x0
  411fa0:	b.eq	411fb0 <ferror@plt+0xe720>  // b.none
  411fa4:	ldr	w0, [sp, #224]
  411fa8:	orr	w0, w0, #0x2
  411fac:	str	w0, [sp, #224]
  411fb0:	ldr	w0, [sp, #224]
  411fb4:	bl	40f21c <ferror@plt+0xb98c>
  411fb8:	ldr	w0, [sp, #444]
  411fbc:	sub	w19, w0, #0x70
  411fc0:	ldr	w0, [sp, #444]
  411fc4:	sub	w0, w0, #0x70
  411fc8:	mov	w1, #0x1                   	// #1
  411fcc:	bl	429c54 <ferror@plt+0x263c4>
  411fd0:	mov	x20, x0
  411fd4:	ldr	x0, [sp, #576]
  411fd8:	mov	x1, x0
  411fdc:	adrp	x0, 456000 <warn@@Base+0x8330>
  411fe0:	add	x0, x0, #0x6c8
  411fe4:	bl	40f570 <ferror@plt+0xbce0>
  411fe8:	mov	x3, x0
  411fec:	mov	x2, x20
  411ff0:	mov	w1, w19
  411ff4:	adrp	x0, 456000 <warn@@Base+0x8330>
  411ff8:	add	x0, x0, #0x8f8
  411ffc:	bl	403780 <printf@plt>
  412000:	b	413944 <ferror@plt+0x100b4>
  412004:	ldr	x0, [sp, #72]
  412008:	add	x2, sp, #0xd8
  41200c:	add	x1, sp, #0xdc
  412010:	mov	x4, x2
  412014:	mov	x3, x1
  412018:	mov	w2, #0x0                   	// #0
  41201c:	ldr	x1, [sp, #448]
  412020:	bl	40f70c <ferror@plt+0xbe7c>
  412024:	str	x0, [sp, #288]
  412028:	ldr	x1, [sp, #72]
  41202c:	ldr	w0, [sp, #220]
  412030:	mov	w0, w0
  412034:	add	x0, x1, x0
  412038:	str	x0, [sp, #72]
  41203c:	ldr	x0, [sp, #288]
  412040:	str	x0, [sp, #584]
  412044:	ldr	x1, [sp, #584]
  412048:	ldr	x0, [sp, #288]
  41204c:	cmp	x1, x0
  412050:	b.eq	412060 <ferror@plt+0xe7d0>  // b.none
  412054:	ldr	w0, [sp, #216]
  412058:	orr	w0, w0, #0x2
  41205c:	str	w0, [sp, #216]
  412060:	ldr	w0, [sp, #216]
  412064:	bl	40f21c <ferror@plt+0xb98c>
  412068:	ldr	x1, [sp, #584]
  41206c:	adrp	x0, 455000 <warn@@Base+0x7330>
  412070:	add	x0, x0, #0xfc0
  412074:	bl	40f570 <ferror@plt+0xbce0>
  412078:	mov	x19, x0
  41207c:	ldr	x0, [sp, #584]
  412080:	mov	w1, #0x1                   	// #1
  412084:	bl	429c54 <ferror@plt+0x263c4>
  412088:	mov	x2, x0
  41208c:	mov	x1, x19
  412090:	adrp	x0, 456000 <warn@@Base+0x8330>
  412094:	add	x0, x0, #0x910
  412098:	bl	403780 <printf@plt>
  41209c:	b	413944 <ferror@plt+0x100b4>
  4120a0:	mov	w0, #0x1                   	// #1
  4120a4:	str	w0, [sp, #572]
  4120a8:	ldr	x0, [sp, #72]
  4120ac:	add	x2, sp, #0xd0
  4120b0:	add	x1, sp, #0xd4
  4120b4:	mov	x4, x2
  4120b8:	mov	x3, x1
  4120bc:	mov	w2, #0x1                   	// #1
  4120c0:	ldr	x1, [sp, #448]
  4120c4:	bl	40f70c <ferror@plt+0xbe7c>
  4120c8:	str	x0, [sp, #296]
  4120cc:	ldr	x1, [sp, #72]
  4120d0:	ldr	w0, [sp, #212]
  4120d4:	mov	w0, w0
  4120d8:	add	x0, x1, x0
  4120dc:	str	x0, [sp, #72]
  4120e0:	ldr	x0, [sp, #296]
  4120e4:	str	x0, [sp, #576]
  4120e8:	ldr	x1, [sp, #576]
  4120ec:	ldr	x0, [sp, #296]
  4120f0:	cmp	x1, x0
  4120f4:	b.eq	412104 <ferror@plt+0xe874>  // b.none
  4120f8:	ldr	w0, [sp, #208]
  4120fc:	orr	w0, w0, #0x2
  412100:	str	w0, [sp, #208]
  412104:	ldr	w0, [sp, #208]
  412108:	bl	40f21c <ferror@plt+0xb98c>
  41210c:	ldr	x0, [sp, #576]
  412110:	mov	x1, x0
  412114:	adrp	x0, 456000 <warn@@Base+0x8330>
  412118:	add	x0, x0, #0x6c8
  41211c:	bl	40f570 <ferror@plt+0xbce0>
  412120:	mov	x1, x0
  412124:	adrp	x0, 456000 <warn@@Base+0x8330>
  412128:	add	x0, x0, #0x928
  41212c:	bl	403780 <printf@plt>
  412130:	b	413944 <ferror@plt+0x100b4>
  412134:	ldr	x0, [sp, #72]
  412138:	add	x2, sp, #0xc8
  41213c:	add	x1, sp, #0xcc
  412140:	mov	x4, x2
  412144:	mov	x3, x1
  412148:	mov	w2, #0x0                   	// #0
  41214c:	ldr	x1, [sp, #448]
  412150:	bl	40f70c <ferror@plt+0xbe7c>
  412154:	str	x0, [sp, #312]
  412158:	ldr	x1, [sp, #72]
  41215c:	ldr	w0, [sp, #204]
  412160:	mov	w0, w0
  412164:	add	x0, x1, x0
  412168:	str	x0, [sp, #72]
  41216c:	ldr	x0, [sp, #312]
  412170:	str	x0, [sp, #584]
  412174:	ldr	x1, [sp, #584]
  412178:	ldr	x0, [sp, #312]
  41217c:	cmp	x1, x0
  412180:	b.eq	412190 <ferror@plt+0xe900>  // b.none
  412184:	ldr	w0, [sp, #200]
  412188:	orr	w0, w0, #0x2
  41218c:	str	w0, [sp, #200]
  412190:	ldr	w0, [sp, #200]
  412194:	bl	40f21c <ferror@plt+0xb98c>
  412198:	ldr	x0, [sp, #72]
  41219c:	add	x2, sp, #0xc0
  4121a0:	add	x1, sp, #0xc4
  4121a4:	mov	x4, x2
  4121a8:	mov	x3, x1
  4121ac:	mov	w2, #0x1                   	// #1
  4121b0:	ldr	x1, [sp, #448]
  4121b4:	bl	40f70c <ferror@plt+0xbe7c>
  4121b8:	str	x0, [sp, #304]
  4121bc:	ldr	x1, [sp, #72]
  4121c0:	ldr	w0, [sp, #196]
  4121c4:	mov	w0, w0
  4121c8:	add	x0, x1, x0
  4121cc:	str	x0, [sp, #72]
  4121d0:	ldr	x0, [sp, #304]
  4121d4:	str	x0, [sp, #576]
  4121d8:	ldr	x1, [sp, #576]
  4121dc:	ldr	x0, [sp, #304]
  4121e0:	cmp	x1, x0
  4121e4:	b.eq	4121f4 <ferror@plt+0xe964>  // b.none
  4121e8:	ldr	w0, [sp, #192]
  4121ec:	orr	w0, w0, #0x2
  4121f0:	str	w0, [sp, #192]
  4121f4:	ldr	w0, [sp, #192]
  4121f8:	bl	40f21c <ferror@plt+0xb98c>
  4121fc:	ldr	x1, [sp, #584]
  412200:	adrp	x0, 455000 <warn@@Base+0x7330>
  412204:	add	x0, x0, #0xfc0
  412208:	bl	40f570 <ferror@plt+0xbce0>
  41220c:	mov	x19, x0
  412210:	ldr	x0, [sp, #584]
  412214:	mov	w1, #0x1                   	// #1
  412218:	bl	429c54 <ferror@plt+0x263c4>
  41221c:	mov	x20, x0
  412220:	ldr	x0, [sp, #576]
  412224:	mov	x1, x0
  412228:	adrp	x0, 456000 <warn@@Base+0x8330>
  41222c:	add	x0, x0, #0x6c8
  412230:	bl	40f570 <ferror@plt+0xbce0>
  412234:	mov	x3, x0
  412238:	mov	x2, x20
  41223c:	mov	x1, x19
  412240:	adrp	x0, 456000 <warn@@Base+0x8330>
  412244:	add	x0, x0, #0x938
  412248:	bl	403780 <printf@plt>
  41224c:	b	413944 <ferror@plt+0x100b4>
  412250:	ldr	x0, [sp, #72]
  412254:	add	x2, sp, #0xb8
  412258:	add	x1, sp, #0xbc
  41225c:	mov	x4, x2
  412260:	mov	x3, x1
  412264:	mov	w2, #0x0                   	// #0
  412268:	ldr	x1, [sp, #448]
  41226c:	bl	40f70c <ferror@plt+0xbe7c>
  412270:	str	x0, [sp, #320]
  412274:	ldr	x1, [sp, #72]
  412278:	ldr	w0, [sp, #188]
  41227c:	mov	w0, w0
  412280:	add	x0, x1, x0
  412284:	str	x0, [sp, #72]
  412288:	ldr	x0, [sp, #320]
  41228c:	str	x0, [sp, #584]
  412290:	ldr	x1, [sp, #584]
  412294:	ldr	x0, [sp, #320]
  412298:	cmp	x1, x0
  41229c:	b.eq	4122ac <ferror@plt+0xea1c>  // b.none
  4122a0:	ldr	w0, [sp, #184]
  4122a4:	orr	w0, w0, #0x2
  4122a8:	str	w0, [sp, #184]
  4122ac:	ldr	w0, [sp, #184]
  4122b0:	bl	40f21c <ferror@plt+0xb98c>
  4122b4:	ldr	x1, [sp, #584]
  4122b8:	adrp	x0, 455000 <warn@@Base+0x7330>
  4122bc:	add	x0, x0, #0xfc0
  4122c0:	bl	40f570 <ferror@plt+0xbce0>
  4122c4:	mov	x1, x0
  4122c8:	adrp	x0, 456000 <warn@@Base+0x8330>
  4122cc:	add	x0, x0, #0x950
  4122d0:	bl	403780 <printf@plt>
  4122d4:	b	413944 <ferror@plt+0x100b4>
  4122d8:	mov	w0, #0x1                   	// #1
  4122dc:	str	w0, [sp, #512]
  4122e0:	ldr	w0, [sp, #512]
  4122e4:	cmp	w0, #0x8
  4122e8:	b.ls	41231c <ferror@plt+0xea8c>  // b.plast
  4122ec:	ldr	w0, [sp, #512]
  4122f0:	mov	x2, x0
  4122f4:	adrp	x0, 455000 <warn@@Base+0x7330>
  4122f8:	add	x1, x0, #0xec0
  4122fc:	adrp	x0, 455000 <warn@@Base+0x7330>
  412300:	add	x0, x0, #0xf10
  412304:	bl	402f90 <ngettext@plt>
  412308:	mov	w2, #0x8                   	// #8
  41230c:	ldr	w1, [sp, #512]
  412310:	bl	44dbd0 <error@@Base>
  412314:	mov	w0, #0x8                   	// #8
  412318:	str	w0, [sp, #512]
  41231c:	ldr	x1, [sp, #72]
  412320:	ldr	w0, [sp, #512]
  412324:	add	x0, x1, x0
  412328:	ldr	x1, [sp, #448]
  41232c:	cmp	x1, x0
  412330:	b.hi	41235c <ferror@plt+0xeacc>  // b.pmore
  412334:	ldr	x0, [sp, #72]
  412338:	ldr	x1, [sp, #448]
  41233c:	cmp	x1, x0
  412340:	b.ls	412358 <ferror@plt+0xeac8>  // b.plast
  412344:	ldr	x0, [sp, #72]
  412348:	ldr	x1, [sp, #448]
  41234c:	sub	x0, x1, x0
  412350:	str	w0, [sp, #512]
  412354:	b	41235c <ferror@plt+0xeacc>
  412358:	str	wzr, [sp, #512]
  41235c:	ldr	w0, [sp, #512]
  412360:	cmp	w0, #0x0
  412364:	b.eq	412374 <ferror@plt+0xeae4>  // b.none
  412368:	ldr	w0, [sp, #512]
  41236c:	cmp	w0, #0x8
  412370:	b.ls	41237c <ferror@plt+0xeaec>  // b.plast
  412374:	str	xzr, [sp, #584]
  412378:	b	412398 <ferror@plt+0xeb08>
  41237c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  412380:	add	x0, x0, #0x2f8
  412384:	ldr	x2, [x0]
  412388:	ldr	x0, [sp, #72]
  41238c:	ldr	w1, [sp, #512]
  412390:	blr	x2
  412394:	str	x0, [sp, #584]
  412398:	ldr	x0, [sp, #72]
  41239c:	add	x0, x0, #0x1
  4123a0:	str	x0, [sp, #72]
  4123a4:	ldr	x0, [sp, #584]
  4123a8:	mov	x1, x0
  4123ac:	adrp	x0, 456000 <warn@@Base+0x8330>
  4123b0:	add	x0, x0, #0x960
  4123b4:	bl	403780 <printf@plt>
  4123b8:	b	413944 <ferror@plt+0x100b4>
  4123bc:	mov	w0, #0x1                   	// #1
  4123c0:	str	w0, [sp, #508]
  4123c4:	ldr	w0, [sp, #508]
  4123c8:	cmp	w0, #0x8
  4123cc:	b.ls	412400 <ferror@plt+0xeb70>  // b.plast
  4123d0:	ldr	w0, [sp, #508]
  4123d4:	mov	x2, x0
  4123d8:	adrp	x0, 455000 <warn@@Base+0x7330>
  4123dc:	add	x1, x0, #0xec0
  4123e0:	adrp	x0, 455000 <warn@@Base+0x7330>
  4123e4:	add	x0, x0, #0xf10
  4123e8:	bl	402f90 <ngettext@plt>
  4123ec:	mov	w2, #0x8                   	// #8
  4123f0:	ldr	w1, [sp, #508]
  4123f4:	bl	44dbd0 <error@@Base>
  4123f8:	mov	w0, #0x8                   	// #8
  4123fc:	str	w0, [sp, #508]
  412400:	ldr	x1, [sp, #72]
  412404:	ldr	w0, [sp, #508]
  412408:	add	x0, x1, x0
  41240c:	ldr	x1, [sp, #448]
  412410:	cmp	x1, x0
  412414:	b.hi	412440 <ferror@plt+0xebb0>  // b.pmore
  412418:	ldr	x0, [sp, #72]
  41241c:	ldr	x1, [sp, #448]
  412420:	cmp	x1, x0
  412424:	b.ls	41243c <ferror@plt+0xebac>  // b.plast
  412428:	ldr	x0, [sp, #72]
  41242c:	ldr	x1, [sp, #448]
  412430:	sub	x0, x1, x0
  412434:	str	w0, [sp, #508]
  412438:	b	412440 <ferror@plt+0xebb0>
  41243c:	str	wzr, [sp, #508]
  412440:	ldr	w0, [sp, #508]
  412444:	cmp	w0, #0x0
  412448:	b.eq	412458 <ferror@plt+0xebc8>  // b.none
  41244c:	ldr	w0, [sp, #508]
  412450:	cmp	w0, #0x8
  412454:	b.ls	412460 <ferror@plt+0xebd0>  // b.plast
  412458:	str	xzr, [sp, #584]
  41245c:	b	41247c <ferror@plt+0xebec>
  412460:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  412464:	add	x0, x0, #0x2f8
  412468:	ldr	x2, [x0]
  41246c:	ldr	x0, [sp, #72]
  412470:	ldr	w1, [sp, #508]
  412474:	blr	x2
  412478:	str	x0, [sp, #584]
  41247c:	ldr	x0, [sp, #72]
  412480:	add	x0, x0, #0x1
  412484:	str	x0, [sp, #72]
  412488:	ldr	x0, [sp, #584]
  41248c:	mov	x1, x0
  412490:	adrp	x0, 456000 <warn@@Base+0x8330>
  412494:	add	x0, x0, #0x978
  412498:	bl	403780 <printf@plt>
  41249c:	b	413944 <ferror@plt+0x100b4>
  4124a0:	adrp	x0, 456000 <warn@@Base+0x8330>
  4124a4:	add	x0, x0, #0x990
  4124a8:	bl	403780 <printf@plt>
  4124ac:	b	413944 <ferror@plt+0x100b4>
  4124b0:	adrp	x0, 456000 <warn@@Base+0x8330>
  4124b4:	add	x0, x0, #0x9a0
  4124b8:	bl	403780 <printf@plt>
  4124bc:	b	413944 <ferror@plt+0x100b4>
  4124c0:	mov	w0, #0x2                   	// #2
  4124c4:	str	w0, [sp, #504]
  4124c8:	ldr	x1, [sp, #72]
  4124cc:	ldr	w0, [sp, #504]
  4124d0:	add	x0, x1, x0
  4124d4:	ldr	x1, [sp, #448]
  4124d8:	cmp	x1, x0
  4124dc:	b.hi	412508 <ferror@plt+0xec78>  // b.pmore
  4124e0:	ldr	x0, [sp, #72]
  4124e4:	ldr	x1, [sp, #448]
  4124e8:	cmp	x1, x0
  4124ec:	b.ls	412504 <ferror@plt+0xec74>  // b.plast
  4124f0:	ldr	x0, [sp, #72]
  4124f4:	ldr	x1, [sp, #448]
  4124f8:	sub	x0, x1, x0
  4124fc:	str	w0, [sp, #504]
  412500:	b	412508 <ferror@plt+0xec78>
  412504:	str	wzr, [sp, #504]
  412508:	ldr	w0, [sp, #504]
  41250c:	cmp	w0, #0x0
  412510:	b.eq	412528 <ferror@plt+0xec98>  // b.none
  412514:	ldr	x0, [sp, #72]
  412518:	ldr	w1, [sp, #504]
  41251c:	bl	44e8a4 <warn@@Base+0xbd4>
  412520:	str	x0, [sp, #576]
  412524:	b	41252c <ferror@plt+0xec9c>
  412528:	str	xzr, [sp, #576]
  41252c:	ldr	x0, [sp, #72]
  412530:	add	x0, x0, #0x2
  412534:	str	x0, [sp, #72]
  412538:	ldr	x1, [sp, #576]
  41253c:	ldr	x0, [sp, #40]
  412540:	add	x0, x1, x0
  412544:	mov	x1, x0
  412548:	adrp	x0, 455000 <warn@@Base+0x7330>
  41254c:	add	x0, x0, #0xf70
  412550:	bl	40f570 <ferror@plt+0xbce0>
  412554:	mov	x1, x0
  412558:	adrp	x0, 456000 <warn@@Base+0x8330>
  41255c:	add	x0, x0, #0x9c0
  412560:	bl	403780 <printf@plt>
  412564:	b	413944 <ferror@plt+0x100b4>
  412568:	mov	w0, #0x4                   	// #4
  41256c:	str	w0, [sp, #500]
  412570:	ldr	x1, [sp, #72]
  412574:	ldr	w0, [sp, #500]
  412578:	add	x0, x1, x0
  41257c:	ldr	x1, [sp, #448]
  412580:	cmp	x1, x0
  412584:	b.hi	4125b0 <ferror@plt+0xed20>  // b.pmore
  412588:	ldr	x0, [sp, #72]
  41258c:	ldr	x1, [sp, #448]
  412590:	cmp	x1, x0
  412594:	b.ls	4125ac <ferror@plt+0xed1c>  // b.plast
  412598:	ldr	x0, [sp, #72]
  41259c:	ldr	x1, [sp, #448]
  4125a0:	sub	x0, x1, x0
  4125a4:	str	w0, [sp, #500]
  4125a8:	b	4125b0 <ferror@plt+0xed20>
  4125ac:	str	wzr, [sp, #500]
  4125b0:	ldr	w0, [sp, #500]
  4125b4:	cmp	w0, #0x0
  4125b8:	b.eq	4125d0 <ferror@plt+0xed40>  // b.none
  4125bc:	ldr	x0, [sp, #72]
  4125c0:	ldr	w1, [sp, #500]
  4125c4:	bl	44e8a4 <warn@@Base+0xbd4>
  4125c8:	str	x0, [sp, #576]
  4125cc:	b	4125d4 <ferror@plt+0xed44>
  4125d0:	str	xzr, [sp, #576]
  4125d4:	ldr	x0, [sp, #72]
  4125d8:	add	x0, x0, #0x4
  4125dc:	str	x0, [sp, #72]
  4125e0:	ldr	x1, [sp, #576]
  4125e4:	ldr	x0, [sp, #40]
  4125e8:	add	x0, x1, x0
  4125ec:	mov	x1, x0
  4125f0:	adrp	x0, 455000 <warn@@Base+0x7330>
  4125f4:	add	x0, x0, #0xf70
  4125f8:	bl	40f570 <ferror@plt+0xbce0>
  4125fc:	mov	x1, x0
  412600:	adrp	x0, 456000 <warn@@Base+0x8330>
  412604:	add	x0, x0, #0x9d8
  412608:	bl	403780 <printf@plt>
  41260c:	b	413944 <ferror@plt+0x100b4>
  412610:	ldr	w0, [sp, #60]
  412614:	cmn	w0, #0x1
  412618:	b.ne	412634 <ferror@plt+0xeda4>  // b.any
  41261c:	adrp	x0, 456000 <warn@@Base+0x8330>
  412620:	add	x0, x0, #0x9f0
  412624:	bl	403840 <gettext@plt>
  412628:	bl	403780 <printf@plt>
  41262c:	ldr	w0, [sp, #572]
  412630:	b	413974 <ferror@plt+0x100e4>
  412634:	ldr	w0, [sp, #60]
  412638:	cmp	w0, #0x2
  41263c:	b.ne	412714 <ferror@plt+0xee84>  // b.any
  412640:	ldr	w0, [sp, #68]
  412644:	str	w0, [sp, #496]
  412648:	ldr	w0, [sp, #496]
  41264c:	cmp	w0, #0x8
  412650:	b.ls	412684 <ferror@plt+0xedf4>  // b.plast
  412654:	ldr	w0, [sp, #496]
  412658:	mov	x2, x0
  41265c:	adrp	x0, 455000 <warn@@Base+0x7330>
  412660:	add	x1, x0, #0xec0
  412664:	adrp	x0, 455000 <warn@@Base+0x7330>
  412668:	add	x0, x0, #0xf10
  41266c:	bl	402f90 <ngettext@plt>
  412670:	mov	w2, #0x8                   	// #8
  412674:	ldr	w1, [sp, #496]
  412678:	bl	44dbd0 <error@@Base>
  41267c:	mov	w0, #0x8                   	// #8
  412680:	str	w0, [sp, #496]
  412684:	ldr	x1, [sp, #72]
  412688:	ldr	w0, [sp, #496]
  41268c:	add	x0, x1, x0
  412690:	ldr	x1, [sp, #448]
  412694:	cmp	x1, x0
  412698:	b.hi	4126c4 <ferror@plt+0xee34>  // b.pmore
  41269c:	ldr	x0, [sp, #72]
  4126a0:	ldr	x1, [sp, #448]
  4126a4:	cmp	x1, x0
  4126a8:	b.ls	4126c0 <ferror@plt+0xee30>  // b.plast
  4126ac:	ldr	x0, [sp, #72]
  4126b0:	ldr	x1, [sp, #448]
  4126b4:	sub	x0, x1, x0
  4126b8:	str	w0, [sp, #496]
  4126bc:	b	4126c4 <ferror@plt+0xee34>
  4126c0:	str	wzr, [sp, #496]
  4126c4:	ldr	w0, [sp, #496]
  4126c8:	cmp	w0, #0x0
  4126cc:	b.eq	4126dc <ferror@plt+0xee4c>  // b.none
  4126d0:	ldr	w0, [sp, #496]
  4126d4:	cmp	w0, #0x8
  4126d8:	b.ls	4126e4 <ferror@plt+0xee54>  // b.plast
  4126dc:	str	xzr, [sp, #584]
  4126e0:	b	412700 <ferror@plt+0xee70>
  4126e4:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4126e8:	add	x0, x0, #0x2f8
  4126ec:	ldr	x2, [x0]
  4126f0:	ldr	x0, [sp, #72]
  4126f4:	ldr	w1, [sp, #496]
  4126f8:	blr	x2
  4126fc:	str	x0, [sp, #584]
  412700:	ldr	x1, [sp, #72]
  412704:	ldr	w0, [sp, #68]
  412708:	add	x0, x1, x0
  41270c:	str	x0, [sp, #72]
  412710:	b	4127e4 <ferror@plt+0xef54>
  412714:	ldr	w0, [sp, #64]
  412718:	str	w0, [sp, #492]
  41271c:	ldr	w0, [sp, #492]
  412720:	cmp	w0, #0x8
  412724:	b.ls	412758 <ferror@plt+0xeec8>  // b.plast
  412728:	ldr	w0, [sp, #492]
  41272c:	mov	x2, x0
  412730:	adrp	x0, 455000 <warn@@Base+0x7330>
  412734:	add	x1, x0, #0xec0
  412738:	adrp	x0, 455000 <warn@@Base+0x7330>
  41273c:	add	x0, x0, #0xf10
  412740:	bl	402f90 <ngettext@plt>
  412744:	mov	w2, #0x8                   	// #8
  412748:	ldr	w1, [sp, #492]
  41274c:	bl	44dbd0 <error@@Base>
  412750:	mov	w0, #0x8                   	// #8
  412754:	str	w0, [sp, #492]
  412758:	ldr	x1, [sp, #72]
  41275c:	ldr	w0, [sp, #492]
  412760:	add	x0, x1, x0
  412764:	ldr	x1, [sp, #448]
  412768:	cmp	x1, x0
  41276c:	b.hi	412798 <ferror@plt+0xef08>  // b.pmore
  412770:	ldr	x0, [sp, #72]
  412774:	ldr	x1, [sp, #448]
  412778:	cmp	x1, x0
  41277c:	b.ls	412794 <ferror@plt+0xef04>  // b.plast
  412780:	ldr	x0, [sp, #72]
  412784:	ldr	x1, [sp, #448]
  412788:	sub	x0, x1, x0
  41278c:	str	w0, [sp, #492]
  412790:	b	412798 <ferror@plt+0xef08>
  412794:	str	wzr, [sp, #492]
  412798:	ldr	w0, [sp, #492]
  41279c:	cmp	w0, #0x0
  4127a0:	b.eq	4127b0 <ferror@plt+0xef20>  // b.none
  4127a4:	ldr	w0, [sp, #492]
  4127a8:	cmp	w0, #0x8
  4127ac:	b.ls	4127b8 <ferror@plt+0xef28>  // b.plast
  4127b0:	str	xzr, [sp, #584]
  4127b4:	b	4127d4 <ferror@plt+0xef44>
  4127b8:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4127bc:	add	x0, x0, #0x2f8
  4127c0:	ldr	x2, [x0]
  4127c4:	ldr	x0, [sp, #72]
  4127c8:	ldr	w1, [sp, #492]
  4127cc:	blr	x2
  4127d0:	str	x0, [sp, #584]
  4127d4:	ldr	x1, [sp, #72]
  4127d8:	ldr	w0, [sp, #64]
  4127dc:	add	x0, x1, x0
  4127e0:	str	x0, [sp, #72]
  4127e4:	ldr	x1, [sp, #584]
  4127e8:	adrp	x0, 455000 <warn@@Base+0x7330>
  4127ec:	add	x0, x0, #0xf70
  4127f0:	bl	40f570 <ferror@plt+0xbce0>
  4127f4:	mov	x1, x0
  4127f8:	adrp	x0, 456000 <warn@@Base+0x8330>
  4127fc:	add	x0, x0, #0xa10
  412800:	bl	403780 <printf@plt>
  412804:	b	413944 <ferror@plt+0x100b4>
  412808:	adrp	x0, 456000 <warn@@Base+0x8330>
  41280c:	add	x0, x0, #0xa28
  412810:	bl	403780 <printf@plt>
  412814:	b	413944 <ferror@plt+0x100b4>
  412818:	adrp	x0, 456000 <warn@@Base+0x8330>
  41281c:	add	x0, x0, #0xa40
  412820:	bl	403780 <printf@plt>
  412824:	b	413944 <ferror@plt+0x100b4>
  412828:	adrp	x0, 456000 <warn@@Base+0x8330>
  41282c:	add	x0, x0, #0xa58
  412830:	bl	403780 <printf@plt>
  412834:	ldr	x0, [sp, #72]
  412838:	add	x2, sp, #0xb0
  41283c:	add	x1, sp, #0xb4
  412840:	mov	x4, x2
  412844:	mov	x3, x1
  412848:	mov	w2, #0x0                   	// #0
  41284c:	ldr	x1, [sp, #448]
  412850:	bl	40f70c <ferror@plt+0xbe7c>
  412854:	str	x0, [sp, #336]
  412858:	ldr	x1, [sp, #72]
  41285c:	ldr	w0, [sp, #180]
  412860:	mov	w0, w0
  412864:	add	x0, x1, x0
  412868:	str	x0, [sp, #72]
  41286c:	ldr	x0, [sp, #336]
  412870:	str	x0, [sp, #584]
  412874:	ldr	x1, [sp, #584]
  412878:	ldr	x0, [sp, #336]
  41287c:	cmp	x1, x0
  412880:	b.eq	412890 <ferror@plt+0xf000>  // b.none
  412884:	ldr	w0, [sp, #176]
  412888:	orr	w0, w0, #0x2
  41288c:	str	w0, [sp, #176]
  412890:	ldr	w0, [sp, #176]
  412894:	bl	40f21c <ferror@plt+0xb98c>
  412898:	adrp	x0, 456000 <warn@@Base+0x8330>
  41289c:	add	x0, x0, #0xa70
  4128a0:	bl	403840 <gettext@plt>
  4128a4:	mov	x19, x0
  4128a8:	ldr	x1, [sp, #584]
  4128ac:	adrp	x0, 455000 <warn@@Base+0x7330>
  4128b0:	add	x0, x0, #0xfc0
  4128b4:	bl	40f570 <ferror@plt+0xbce0>
  4128b8:	mov	x1, x0
  4128bc:	mov	x0, x19
  4128c0:	bl	403780 <printf@plt>
  4128c4:	ldr	x0, [sp, #72]
  4128c8:	add	x2, sp, #0xa8
  4128cc:	add	x1, sp, #0xac
  4128d0:	mov	x4, x2
  4128d4:	mov	x3, x1
  4128d8:	mov	w2, #0x0                   	// #0
  4128dc:	ldr	x1, [sp, #448]
  4128e0:	bl	40f70c <ferror@plt+0xbe7c>
  4128e4:	str	x0, [sp, #328]
  4128e8:	ldr	x1, [sp, #72]
  4128ec:	ldr	w0, [sp, #172]
  4128f0:	mov	w0, w0
  4128f4:	add	x0, x1, x0
  4128f8:	str	x0, [sp, #72]
  4128fc:	ldr	x0, [sp, #328]
  412900:	str	x0, [sp, #584]
  412904:	ldr	x1, [sp, #584]
  412908:	ldr	x0, [sp, #328]
  41290c:	cmp	x1, x0
  412910:	b.eq	412920 <ferror@plt+0xf090>  // b.none
  412914:	ldr	w0, [sp, #168]
  412918:	orr	w0, w0, #0x2
  41291c:	str	w0, [sp, #168]
  412920:	ldr	w0, [sp, #168]
  412924:	bl	40f21c <ferror@plt+0xb98c>
  412928:	adrp	x0, 456000 <warn@@Base+0x8330>
  41292c:	add	x0, x0, #0xa80
  412930:	bl	403840 <gettext@plt>
  412934:	mov	x19, x0
  412938:	ldr	x1, [sp, #584]
  41293c:	adrp	x0, 455000 <warn@@Base+0x7330>
  412940:	add	x0, x0, #0xfc0
  412944:	bl	40f570 <ferror@plt+0xbce0>
  412948:	mov	x1, x0
  41294c:	mov	x0, x19
  412950:	bl	403780 <printf@plt>
  412954:	b	413944 <ferror@plt+0x100b4>
  412958:	adrp	x0, 456000 <warn@@Base+0x8330>
  41295c:	add	x0, x0, #0xa90
  412960:	bl	403780 <printf@plt>
  412964:	b	413944 <ferror@plt+0x100b4>
  412968:	adrp	x0, 456000 <warn@@Base+0x8330>
  41296c:	add	x0, x0, #0xaa8
  412970:	bl	403780 <printf@plt>
  412974:	ldr	x0, [sp, #72]
  412978:	add	x2, sp, #0xa0
  41297c:	add	x1, sp, #0xa4
  412980:	mov	x4, x2
  412984:	mov	x3, x1
  412988:	mov	w2, #0x0                   	// #0
  41298c:	ldr	x1, [sp, #448]
  412990:	bl	40f70c <ferror@plt+0xbe7c>
  412994:	str	x0, [sp, #344]
  412998:	ldr	x1, [sp, #72]
  41299c:	ldr	w0, [sp, #164]
  4129a0:	mov	w0, w0
  4129a4:	add	x0, x1, x0
  4129a8:	str	x0, [sp, #72]
  4129ac:	ldr	x0, [sp, #344]
  4129b0:	str	x0, [sp, #584]
  4129b4:	ldr	x1, [sp, #584]
  4129b8:	ldr	x0, [sp, #344]
  4129bc:	cmp	x1, x0
  4129c0:	b.eq	4129d0 <ferror@plt+0xf140>  // b.none
  4129c4:	ldr	w0, [sp, #160]
  4129c8:	orr	w0, w0, #0x2
  4129cc:	str	w0, [sp, #160]
  4129d0:	ldr	w0, [sp, #160]
  4129d4:	bl	40f21c <ferror@plt+0xb98c>
  4129d8:	ldr	x0, [sp, #72]
  4129dc:	mov	w3, #0x20                  	// #32
  4129e0:	ldr	x2, [sp, #448]
  4129e4:	ldr	x1, [sp, #584]
  4129e8:	bl	411054 <ferror@plt+0xd7c4>
  4129ec:	str	x0, [sp, #72]
  4129f0:	b	413944 <ferror@plt+0x100b4>
  4129f4:	adrp	x0, 456000 <warn@@Base+0x8330>
  4129f8:	add	x0, x0, #0xac0
  4129fc:	bl	403840 <gettext@plt>
  412a00:	bl	403780 <printf@plt>
  412a04:	b	413944 <ferror@plt+0x100b4>
  412a08:	adrp	x0, 456000 <warn@@Base+0x8330>
  412a0c:	add	x0, x0, #0xaf0
  412a10:	bl	403780 <printf@plt>
  412a14:	b	413944 <ferror@plt+0x100b4>
  412a18:	str	wzr, [sp, #488]
  412a1c:	ldr	x0, [sp, #72]
  412a20:	ldr	x1, [sp, #448]
  412a24:	cmp	x1, x0
  412a28:	b.ls	412a40 <ferror@plt+0xf1b0>  // b.plast
  412a2c:	ldr	x0, [sp, #72]
  412a30:	add	x1, x0, #0x1
  412a34:	str	x1, [sp, #72]
  412a38:	ldrb	w0, [x0]
  412a3c:	str	w0, [sp, #488]
  412a40:	add	x0, sp, #0x48
  412a44:	ldr	x3, [sp, #448]
  412a48:	ldr	x2, [sp, #32]
  412a4c:	ldr	w1, [sp, #488]
  412a50:	bl	40f2d4 <ferror@plt+0xba44>
  412a54:	str	x0, [sp, #416]
  412a58:	ldr	w1, [sp, #488]
  412a5c:	adrp	x0, 456000 <warn@@Base+0x8330>
  412a60:	add	x0, x0, #0xb08
  412a64:	bl	403780 <printf@plt>
  412a68:	ldr	w1, [sp, #68]
  412a6c:	ldr	x0, [sp, #416]
  412a70:	bl	40f598 <ferror@plt+0xbd08>
  412a74:	b	413944 <ferror@plt+0x100b4>
  412a78:	ldr	w0, [sp, #60]
  412a7c:	cmn	w0, #0x1
  412a80:	b.ne	412ac8 <ferror@plt+0xf238>  // b.any
  412a84:	adrp	x0, 456000 <warn@@Base+0x8330>
  412a88:	add	x0, x0, #0xb30
  412a8c:	bl	403840 <gettext@plt>
  412a90:	mov	x2, x0
  412a94:	ldr	w0, [sp, #444]
  412a98:	cmp	w0, #0xa0
  412a9c:	b.ne	412aac <ferror@plt+0xf21c>  // b.any
  412aa0:	adrp	x0, 456000 <warn@@Base+0x8330>
  412aa4:	add	x0, x0, #0xb48
  412aa8:	b	412ab4 <ferror@plt+0xf224>
  412aac:	adrp	x0, 456000 <warn@@Base+0x8330>
  412ab0:	add	x0, x0, #0xb60
  412ab4:	mov	x1, x0
  412ab8:	mov	x0, x2
  412abc:	bl	403780 <printf@plt>
  412ac0:	ldr	w0, [sp, #572]
  412ac4:	b	413974 <ferror@plt+0x100e4>
  412ac8:	ldr	w0, [sp, #60]
  412acc:	cmp	w0, #0x2
  412ad0:	b.ne	412ba8 <ferror@plt+0xf318>  // b.any
  412ad4:	ldr	w0, [sp, #68]
  412ad8:	str	w0, [sp, #484]
  412adc:	ldr	w0, [sp, #484]
  412ae0:	cmp	w0, #0x8
  412ae4:	b.ls	412b18 <ferror@plt+0xf288>  // b.plast
  412ae8:	ldr	w0, [sp, #484]
  412aec:	mov	x2, x0
  412af0:	adrp	x0, 455000 <warn@@Base+0x7330>
  412af4:	add	x1, x0, #0xec0
  412af8:	adrp	x0, 455000 <warn@@Base+0x7330>
  412afc:	add	x0, x0, #0xf10
  412b00:	bl	402f90 <ngettext@plt>
  412b04:	mov	w2, #0x8                   	// #8
  412b08:	ldr	w1, [sp, #484]
  412b0c:	bl	44dbd0 <error@@Base>
  412b10:	mov	w0, #0x8                   	// #8
  412b14:	str	w0, [sp, #484]
  412b18:	ldr	x1, [sp, #72]
  412b1c:	ldr	w0, [sp, #484]
  412b20:	add	x0, x1, x0
  412b24:	ldr	x1, [sp, #448]
  412b28:	cmp	x1, x0
  412b2c:	b.hi	412b58 <ferror@plt+0xf2c8>  // b.pmore
  412b30:	ldr	x0, [sp, #72]
  412b34:	ldr	x1, [sp, #448]
  412b38:	cmp	x1, x0
  412b3c:	b.ls	412b54 <ferror@plt+0xf2c4>  // b.plast
  412b40:	ldr	x0, [sp, #72]
  412b44:	ldr	x1, [sp, #448]
  412b48:	sub	x0, x1, x0
  412b4c:	str	w0, [sp, #484]
  412b50:	b	412b58 <ferror@plt+0xf2c8>
  412b54:	str	wzr, [sp, #484]
  412b58:	ldr	w0, [sp, #484]
  412b5c:	cmp	w0, #0x0
  412b60:	b.eq	412b70 <ferror@plt+0xf2e0>  // b.none
  412b64:	ldr	w0, [sp, #484]
  412b68:	cmp	w0, #0x8
  412b6c:	b.ls	412b78 <ferror@plt+0xf2e8>  // b.plast
  412b70:	str	xzr, [sp, #584]
  412b74:	b	412b94 <ferror@plt+0xf304>
  412b78:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  412b7c:	add	x0, x0, #0x2f8
  412b80:	ldr	x2, [x0]
  412b84:	ldr	x0, [sp, #72]
  412b88:	ldr	w1, [sp, #484]
  412b8c:	blr	x2
  412b90:	str	x0, [sp, #584]
  412b94:	ldr	x1, [sp, #72]
  412b98:	ldr	w0, [sp, #68]
  412b9c:	add	x0, x1, x0
  412ba0:	str	x0, [sp, #72]
  412ba4:	b	412c78 <ferror@plt+0xf3e8>
  412ba8:	ldr	w0, [sp, #64]
  412bac:	str	w0, [sp, #480]
  412bb0:	ldr	w0, [sp, #480]
  412bb4:	cmp	w0, #0x8
  412bb8:	b.ls	412bec <ferror@plt+0xf35c>  // b.plast
  412bbc:	ldr	w0, [sp, #480]
  412bc0:	mov	x2, x0
  412bc4:	adrp	x0, 455000 <warn@@Base+0x7330>
  412bc8:	add	x1, x0, #0xec0
  412bcc:	adrp	x0, 455000 <warn@@Base+0x7330>
  412bd0:	add	x0, x0, #0xf10
  412bd4:	bl	402f90 <ngettext@plt>
  412bd8:	mov	w2, #0x8                   	// #8
  412bdc:	ldr	w1, [sp, #480]
  412be0:	bl	44dbd0 <error@@Base>
  412be4:	mov	w0, #0x8                   	// #8
  412be8:	str	w0, [sp, #480]
  412bec:	ldr	x1, [sp, #72]
  412bf0:	ldr	w0, [sp, #480]
  412bf4:	add	x0, x1, x0
  412bf8:	ldr	x1, [sp, #448]
  412bfc:	cmp	x1, x0
  412c00:	b.hi	412c2c <ferror@plt+0xf39c>  // b.pmore
  412c04:	ldr	x0, [sp, #72]
  412c08:	ldr	x1, [sp, #448]
  412c0c:	cmp	x1, x0
  412c10:	b.ls	412c28 <ferror@plt+0xf398>  // b.plast
  412c14:	ldr	x0, [sp, #72]
  412c18:	ldr	x1, [sp, #448]
  412c1c:	sub	x0, x1, x0
  412c20:	str	w0, [sp, #480]
  412c24:	b	412c2c <ferror@plt+0xf39c>
  412c28:	str	wzr, [sp, #480]
  412c2c:	ldr	w0, [sp, #480]
  412c30:	cmp	w0, #0x0
  412c34:	b.eq	412c44 <ferror@plt+0xf3b4>  // b.none
  412c38:	ldr	w0, [sp, #480]
  412c3c:	cmp	w0, #0x8
  412c40:	b.ls	412c4c <ferror@plt+0xf3bc>  // b.plast
  412c44:	str	xzr, [sp, #584]
  412c48:	b	412c68 <ferror@plt+0xf3d8>
  412c4c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  412c50:	add	x0, x0, #0x2f8
  412c54:	ldr	x2, [x0]
  412c58:	ldr	x0, [sp, #72]
  412c5c:	ldr	w1, [sp, #480]
  412c60:	blr	x2
  412c64:	str	x0, [sp, #584]
  412c68:	ldr	x1, [sp, #72]
  412c6c:	ldr	w0, [sp, #64]
  412c70:	add	x0, x1, x0
  412c74:	str	x0, [sp, #72]
  412c78:	ldr	x0, [sp, #72]
  412c7c:	add	x2, sp, #0x98
  412c80:	add	x1, sp, #0x9c
  412c84:	mov	x4, x2
  412c88:	mov	x3, x1
  412c8c:	mov	w2, #0x1                   	// #1
  412c90:	ldr	x1, [sp, #448]
  412c94:	bl	40f70c <ferror@plt+0xbe7c>
  412c98:	str	x0, [sp, #352]
  412c9c:	ldr	x1, [sp, #72]
  412ca0:	ldr	w0, [sp, #156]
  412ca4:	mov	w0, w0
  412ca8:	add	x0, x1, x0
  412cac:	str	x0, [sp, #72]
  412cb0:	ldr	x0, [sp, #352]
  412cb4:	str	x0, [sp, #576]
  412cb8:	ldr	x1, [sp, #576]
  412cbc:	ldr	x0, [sp, #352]
  412cc0:	cmp	x1, x0
  412cc4:	b.eq	412cd4 <ferror@plt+0xf444>  // b.none
  412cc8:	ldr	w0, [sp, #152]
  412ccc:	orr	w0, w0, #0x2
  412cd0:	str	w0, [sp, #152]
  412cd4:	ldr	w0, [sp, #152]
  412cd8:	bl	40f21c <ferror@plt+0xb98c>
  412cdc:	ldr	w0, [sp, #444]
  412ce0:	cmp	w0, #0xa0
  412ce4:	b.ne	412cf4 <ferror@plt+0xf464>  // b.any
  412ce8:	adrp	x0, 456000 <warn@@Base+0x8330>
  412cec:	add	x19, x0, #0xb48
  412cf0:	b	412cfc <ferror@plt+0xf46c>
  412cf4:	adrp	x0, 456000 <warn@@Base+0x8330>
  412cf8:	add	x19, x0, #0xb60
  412cfc:	ldr	x1, [sp, #584]
  412d00:	adrp	x0, 455000 <warn@@Base+0x7330>
  412d04:	add	x0, x0, #0xf70
  412d08:	bl	40f570 <ferror@plt+0xbce0>
  412d0c:	mov	x20, x0
  412d10:	ldr	x0, [sp, #576]
  412d14:	mov	x1, x0
  412d18:	adrp	x0, 456000 <warn@@Base+0x8330>
  412d1c:	add	x0, x0, #0x6c8
  412d20:	bl	40f570 <ferror@plt+0xbce0>
  412d24:	mov	x3, x0
  412d28:	mov	x2, x20
  412d2c:	mov	x1, x19
  412d30:	adrp	x0, 456000 <warn@@Base+0x8330>
  412d34:	add	x0, x0, #0xb80
  412d38:	bl	403780 <printf@plt>
  412d3c:	b	413944 <ferror@plt+0x100b4>
  412d40:	ldr	x0, [sp, #72]
  412d44:	add	x2, sp, #0x90
  412d48:	add	x1, sp, #0x94
  412d4c:	mov	x4, x2
  412d50:	mov	x3, x1
  412d54:	mov	w2, #0x0                   	// #0
  412d58:	ldr	x1, [sp, #448]
  412d5c:	bl	40f70c <ferror@plt+0xbe7c>
  412d60:	str	x0, [sp, #360]
  412d64:	ldr	x1, [sp, #72]
  412d68:	ldr	w0, [sp, #148]
  412d6c:	mov	w0, w0
  412d70:	add	x0, x1, x0
  412d74:	str	x0, [sp, #72]
  412d78:	ldr	x0, [sp, #360]
  412d7c:	str	x0, [sp, #584]
  412d80:	ldr	x1, [sp, #584]
  412d84:	ldr	x0, [sp, #360]
  412d88:	cmp	x1, x0
  412d8c:	b.eq	412d9c <ferror@plt+0xf50c>  // b.none
  412d90:	ldr	w0, [sp, #144]
  412d94:	orr	w0, w0, #0x2
  412d98:	str	w0, [sp, #144]
  412d9c:	ldr	w0, [sp, #144]
  412da0:	bl	40f21c <ferror@plt+0xb98c>
  412da4:	ldr	x0, [sp, #72]
  412da8:	ldr	x1, [sp, #448]
  412dac:	sub	x0, x1, x0
  412db0:	mov	x1, x0
  412db4:	ldr	x0, [sp, #584]
  412db8:	cmp	x0, x1
  412dbc:	b.ls	412dd0 <ferror@plt+0xf540>  // b.plast
  412dc0:	ldr	x0, [sp, #72]
  412dc4:	ldr	x1, [sp, #448]
  412dc8:	sub	x0, x1, x0
  412dcc:	str	x0, [sp, #584]
  412dd0:	ldr	w0, [sp, #444]
  412dd4:	cmp	w0, #0xa3
  412dd8:	b.ne	412de8 <ferror@plt+0xf558>  // b.any
  412ddc:	adrp	x0, 456000 <warn@@Base+0x8330>
  412de0:	add	x0, x0, #0xb90
  412de4:	b	412df0 <ferror@plt+0xf560>
  412de8:	adrp	x0, 456000 <warn@@Base+0x8330>
  412dec:	add	x0, x0, #0xba8
  412df0:	mov	x1, x0
  412df4:	adrp	x0, 456000 <warn@@Base+0x8330>
  412df8:	add	x0, x0, #0xbc0
  412dfc:	bl	403780 <printf@plt>
  412e00:	ldr	x0, [sp, #72]
  412e04:	ldr	x6, [sp, #32]
  412e08:	ldr	x5, [sp, #40]
  412e0c:	ldr	x4, [sp, #584]
  412e10:	ldr	w3, [sp, #60]
  412e14:	ldr	w2, [sp, #64]
  412e18:	ldr	w1, [sp, #68]
  412e1c:	bl	41113c <ferror@plt+0xd8ac>
  412e20:	cmp	w0, #0x0
  412e24:	b.eq	412e30 <ferror@plt+0xf5a0>  // b.none
  412e28:	mov	w0, #0x1                   	// #1
  412e2c:	str	w0, [sp, #572]
  412e30:	mov	w0, #0x29                  	// #41
  412e34:	bl	4037e0 <putchar@plt>
  412e38:	ldr	x1, [sp, #72]
  412e3c:	ldr	x0, [sp, #584]
  412e40:	add	x0, x1, x0
  412e44:	str	x0, [sp, #72]
  412e48:	ldr	x0, [sp, #72]
  412e4c:	ldr	x1, [sp, #448]
  412e50:	cmp	x1, x0
  412e54:	b.cs	413940 <ferror@plt+0x100b0>  // b.hs, b.nlast
  412e58:	ldr	x0, [sp, #448]
  412e5c:	str	x0, [sp, #72]
  412e60:	b	413940 <ferror@plt+0x100b0>
  412e64:	ldr	x0, [sp, #72]
  412e68:	add	x2, sp, #0x88
  412e6c:	add	x1, sp, #0x8c
  412e70:	mov	x4, x2
  412e74:	mov	x3, x1
  412e78:	mov	w2, #0x0                   	// #0
  412e7c:	ldr	x1, [sp, #448]
  412e80:	bl	40f70c <ferror@plt+0xbe7c>
  412e84:	str	x0, [sp, #368]
  412e88:	ldr	x1, [sp, #72]
  412e8c:	ldr	w0, [sp, #140]
  412e90:	mov	w0, w0
  412e94:	add	x0, x1, x0
  412e98:	str	x0, [sp, #72]
  412e9c:	ldr	x0, [sp, #368]
  412ea0:	str	x0, [sp, #584]
  412ea4:	ldr	x1, [sp, #584]
  412ea8:	ldr	x0, [sp, #368]
  412eac:	cmp	x1, x0
  412eb0:	b.eq	412ec0 <ferror@plt+0xf630>  // b.none
  412eb4:	ldr	w0, [sp, #136]
  412eb8:	orr	w0, w0, #0x2
  412ebc:	str	w0, [sp, #136]
  412ec0:	ldr	w0, [sp, #136]
  412ec4:	bl	40f21c <ferror@plt+0xb98c>
  412ec8:	ldr	w0, [sp, #444]
  412ecc:	cmp	w0, #0xa4
  412ed0:	b.ne	412ee0 <ferror@plt+0xf650>  // b.any
  412ed4:	adrp	x0, 456000 <warn@@Base+0x8330>
  412ed8:	add	x19, x0, #0xbc8
  412edc:	b	412ee8 <ferror@plt+0xf658>
  412ee0:	adrp	x0, 456000 <warn@@Base+0x8330>
  412ee4:	add	x19, x0, #0xbe0
  412ee8:	ldr	x1, [sp, #40]
  412eec:	ldr	x0, [sp, #584]
  412ef0:	add	x0, x1, x0
  412ef4:	mov	x1, x0
  412ef8:	adrp	x0, 455000 <warn@@Base+0x7330>
  412efc:	add	x0, x0, #0xf70
  412f00:	bl	40f570 <ferror@plt+0xbce0>
  412f04:	mov	x2, x0
  412f08:	mov	x1, x19
  412f0c:	adrp	x0, 456000 <warn@@Base+0x8330>
  412f10:	add	x0, x0, #0xbf8
  412f14:	bl	403780 <printf@plt>
  412f18:	mov	w0, #0x1                   	// #1
  412f1c:	str	w0, [sp, #476]
  412f20:	ldr	w0, [sp, #476]
  412f24:	cmp	w0, #0x8
  412f28:	b.ls	412f5c <ferror@plt+0xf6cc>  // b.plast
  412f2c:	ldr	w0, [sp, #476]
  412f30:	mov	x2, x0
  412f34:	adrp	x0, 455000 <warn@@Base+0x7330>
  412f38:	add	x1, x0, #0xec0
  412f3c:	adrp	x0, 455000 <warn@@Base+0x7330>
  412f40:	add	x0, x0, #0xf10
  412f44:	bl	402f90 <ngettext@plt>
  412f48:	mov	w2, #0x8                   	// #8
  412f4c:	ldr	w1, [sp, #476]
  412f50:	bl	44dbd0 <error@@Base>
  412f54:	mov	w0, #0x8                   	// #8
  412f58:	str	w0, [sp, #476]
  412f5c:	ldr	x1, [sp, #72]
  412f60:	ldr	w0, [sp, #476]
  412f64:	add	x0, x1, x0
  412f68:	ldr	x1, [sp, #448]
  412f6c:	cmp	x1, x0
  412f70:	b.hi	412f9c <ferror@plt+0xf70c>  // b.pmore
  412f74:	ldr	x0, [sp, #72]
  412f78:	ldr	x1, [sp, #448]
  412f7c:	cmp	x1, x0
  412f80:	b.ls	412f98 <ferror@plt+0xf708>  // b.plast
  412f84:	ldr	x0, [sp, #72]
  412f88:	ldr	x1, [sp, #448]
  412f8c:	sub	x0, x1, x0
  412f90:	str	w0, [sp, #476]
  412f94:	b	412f9c <ferror@plt+0xf70c>
  412f98:	str	wzr, [sp, #476]
  412f9c:	ldr	w0, [sp, #476]
  412fa0:	cmp	w0, #0x0
  412fa4:	b.eq	412fb4 <ferror@plt+0xf724>  // b.none
  412fa8:	ldr	w0, [sp, #476]
  412fac:	cmp	w0, #0x8
  412fb0:	b.ls	412fbc <ferror@plt+0xf72c>  // b.plast
  412fb4:	str	xzr, [sp, #584]
  412fb8:	b	412fd8 <ferror@plt+0xf748>
  412fbc:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  412fc0:	add	x0, x0, #0x2f8
  412fc4:	ldr	x2, [x0]
  412fc8:	ldr	x0, [sp, #72]
  412fcc:	ldr	w1, [sp, #476]
  412fd0:	blr	x2
  412fd4:	str	x0, [sp, #584]
  412fd8:	ldr	x0, [sp, #72]
  412fdc:	add	x0, x0, #0x1
  412fe0:	str	x0, [sp, #72]
  412fe4:	ldr	x0, [sp, #72]
  412fe8:	mov	w3, #0x20                  	// #32
  412fec:	ldr	x2, [sp, #448]
  412ff0:	ldr	x1, [sp, #584]
  412ff4:	bl	411054 <ferror@plt+0xd7c4>
  412ff8:	str	x0, [sp, #72]
  412ffc:	b	413944 <ferror@plt+0x100b4>
  413000:	ldr	x0, [sp, #72]
  413004:	add	x2, sp, #0x80
  413008:	add	x1, sp, #0x84
  41300c:	mov	x4, x2
  413010:	mov	x3, x1
  413014:	mov	w2, #0x0                   	// #0
  413018:	ldr	x1, [sp, #448]
  41301c:	bl	40f70c <ferror@plt+0xbe7c>
  413020:	str	x0, [sp, #384]
  413024:	ldr	x1, [sp, #72]
  413028:	ldr	w0, [sp, #132]
  41302c:	mov	w0, w0
  413030:	add	x0, x1, x0
  413034:	str	x0, [sp, #72]
  413038:	ldr	x0, [sp, #384]
  41303c:	str	x0, [sp, #584]
  413040:	ldr	x1, [sp, #584]
  413044:	ldr	x0, [sp, #384]
  413048:	cmp	x1, x0
  41304c:	b.eq	41305c <ferror@plt+0xf7cc>  // b.none
  413050:	ldr	w0, [sp, #128]
  413054:	orr	w0, w0, #0x2
  413058:	str	w0, [sp, #128]
  41305c:	ldr	w0, [sp, #128]
  413060:	bl	40f21c <ferror@plt+0xb98c>
  413064:	ldr	w0, [sp, #444]
  413068:	cmp	w0, #0xa5
  41306c:	b.ne	41307c <ferror@plt+0xf7ec>  // b.any
  413070:	adrp	x0, 456000 <warn@@Base+0x8330>
  413074:	add	x19, x0, #0xc08
  413078:	b	413084 <ferror@plt+0xf7f4>
  41307c:	adrp	x0, 456000 <warn@@Base+0x8330>
  413080:	add	x19, x0, #0xc20
  413084:	ldr	x1, [sp, #584]
  413088:	adrp	x0, 455000 <warn@@Base+0x7330>
  41308c:	add	x0, x0, #0xfc0
  413090:	bl	40f570 <ferror@plt+0xbce0>
  413094:	mov	x20, x0
  413098:	ldr	x0, [sp, #584]
  41309c:	mov	w1, #0x1                   	// #1
  4130a0:	bl	429c54 <ferror@plt+0x263c4>
  4130a4:	mov	x3, x0
  4130a8:	mov	x2, x20
  4130ac:	mov	x1, x19
  4130b0:	adrp	x0, 456000 <warn@@Base+0x8330>
  4130b4:	add	x0, x0, #0xc38
  4130b8:	bl	403780 <printf@plt>
  4130bc:	ldr	x0, [sp, #72]
  4130c0:	add	x2, sp, #0x78
  4130c4:	add	x1, sp, #0x7c
  4130c8:	mov	x4, x2
  4130cc:	mov	x3, x1
  4130d0:	mov	w2, #0x0                   	// #0
  4130d4:	ldr	x1, [sp, #448]
  4130d8:	bl	40f70c <ferror@plt+0xbe7c>
  4130dc:	str	x0, [sp, #376]
  4130e0:	ldr	x1, [sp, #72]
  4130e4:	ldr	w0, [sp, #124]
  4130e8:	mov	w0, w0
  4130ec:	add	x0, x1, x0
  4130f0:	str	x0, [sp, #72]
  4130f4:	ldr	x0, [sp, #376]
  4130f8:	str	x0, [sp, #584]
  4130fc:	ldr	x1, [sp, #584]
  413100:	ldr	x0, [sp, #376]
  413104:	cmp	x1, x0
  413108:	b.eq	413118 <ferror@plt+0xf888>  // b.none
  41310c:	ldr	w0, [sp, #120]
  413110:	orr	w0, w0, #0x2
  413114:	str	w0, [sp, #120]
  413118:	ldr	w0, [sp, #120]
  41311c:	bl	40f21c <ferror@plt+0xb98c>
  413120:	ldr	x1, [sp, #40]
  413124:	ldr	x0, [sp, #584]
  413128:	add	x0, x1, x0
  41312c:	mov	x1, x0
  413130:	adrp	x0, 455000 <warn@@Base+0x7330>
  413134:	add	x0, x0, #0xf70
  413138:	bl	40f570 <ferror@plt+0xbce0>
  41313c:	mov	x1, x0
  413140:	adrp	x0, 456000 <warn@@Base+0x8330>
  413144:	add	x0, x0, #0xc48
  413148:	bl	403780 <printf@plt>
  41314c:	b	413944 <ferror@plt+0x100b4>
  413150:	mov	w0, #0x1                   	// #1
  413154:	str	w0, [sp, #472]
  413158:	ldr	w0, [sp, #472]
  41315c:	cmp	w0, #0x8
  413160:	b.ls	413194 <ferror@plt+0xf904>  // b.plast
  413164:	ldr	w0, [sp, #472]
  413168:	mov	x2, x0
  41316c:	adrp	x0, 455000 <warn@@Base+0x7330>
  413170:	add	x1, x0, #0xec0
  413174:	adrp	x0, 455000 <warn@@Base+0x7330>
  413178:	add	x0, x0, #0xf10
  41317c:	bl	402f90 <ngettext@plt>
  413180:	mov	w2, #0x8                   	// #8
  413184:	ldr	w1, [sp, #472]
  413188:	bl	44dbd0 <error@@Base>
  41318c:	mov	w0, #0x8                   	// #8
  413190:	str	w0, [sp, #472]
  413194:	ldr	x1, [sp, #72]
  413198:	ldr	w0, [sp, #472]
  41319c:	add	x0, x1, x0
  4131a0:	ldr	x1, [sp, #448]
  4131a4:	cmp	x1, x0
  4131a8:	b.hi	4131d4 <ferror@plt+0xf944>  // b.pmore
  4131ac:	ldr	x0, [sp, #72]
  4131b0:	ldr	x1, [sp, #448]
  4131b4:	cmp	x1, x0
  4131b8:	b.ls	4131d0 <ferror@plt+0xf940>  // b.plast
  4131bc:	ldr	x0, [sp, #72]
  4131c0:	ldr	x1, [sp, #448]
  4131c4:	sub	x0, x1, x0
  4131c8:	str	w0, [sp, #472]
  4131cc:	b	4131d4 <ferror@plt+0xf944>
  4131d0:	str	wzr, [sp, #472]
  4131d4:	ldr	w0, [sp, #472]
  4131d8:	cmp	w0, #0x0
  4131dc:	b.eq	4131ec <ferror@plt+0xf95c>  // b.none
  4131e0:	ldr	w0, [sp, #472]
  4131e4:	cmp	w0, #0x8
  4131e8:	b.ls	4131f4 <ferror@plt+0xf964>  // b.plast
  4131ec:	str	xzr, [sp, #584]
  4131f0:	b	413210 <ferror@plt+0xf980>
  4131f4:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4131f8:	add	x0, x0, #0x2f8
  4131fc:	ldr	x2, [x0]
  413200:	ldr	x0, [sp, #72]
  413204:	ldr	w1, [sp, #472]
  413208:	blr	x2
  41320c:	str	x0, [sp, #584]
  413210:	ldr	x0, [sp, #72]
  413214:	add	x0, x0, #0x1
  413218:	str	x0, [sp, #72]
  41321c:	ldr	w0, [sp, #444]
  413220:	cmp	w0, #0xa6
  413224:	b.ne	413234 <ferror@plt+0xf9a4>  // b.any
  413228:	adrp	x0, 456000 <warn@@Base+0x8330>
  41322c:	add	x0, x0, #0xc50
  413230:	b	41323c <ferror@plt+0xf9ac>
  413234:	adrp	x0, 456000 <warn@@Base+0x8330>
  413238:	add	x0, x0, #0xc68
  41323c:	ldr	x1, [sp, #584]
  413240:	mov	x2, x1
  413244:	mov	x1, x0
  413248:	adrp	x0, 456000 <warn@@Base+0x8330>
  41324c:	add	x0, x0, #0xc80
  413250:	bl	403780 <printf@plt>
  413254:	ldr	x0, [sp, #72]
  413258:	add	x2, sp, #0x70
  41325c:	add	x1, sp, #0x74
  413260:	mov	x4, x2
  413264:	mov	x3, x1
  413268:	mov	w2, #0x0                   	// #0
  41326c:	ldr	x1, [sp, #448]
  413270:	bl	40f70c <ferror@plt+0xbe7c>
  413274:	str	x0, [sp, #392]
  413278:	ldr	x1, [sp, #72]
  41327c:	ldr	w0, [sp, #116]
  413280:	mov	w0, w0
  413284:	add	x0, x1, x0
  413288:	str	x0, [sp, #72]
  41328c:	ldr	x0, [sp, #392]
  413290:	str	x0, [sp, #584]
  413294:	ldr	x1, [sp, #584]
  413298:	ldr	x0, [sp, #392]
  41329c:	cmp	x1, x0
  4132a0:	b.eq	4132b0 <ferror@plt+0xfa20>  // b.none
  4132a4:	ldr	w0, [sp, #112]
  4132a8:	orr	w0, w0, #0x2
  4132ac:	str	w0, [sp, #112]
  4132b0:	ldr	w0, [sp, #112]
  4132b4:	bl	40f21c <ferror@plt+0xb98c>
  4132b8:	ldr	x1, [sp, #40]
  4132bc:	ldr	x0, [sp, #584]
  4132c0:	add	x0, x1, x0
  4132c4:	mov	x1, x0
  4132c8:	adrp	x0, 455000 <warn@@Base+0x7330>
  4132cc:	add	x0, x0, #0xf70
  4132d0:	bl	40f570 <ferror@plt+0xbce0>
  4132d4:	mov	x1, x0
  4132d8:	adrp	x0, 456000 <warn@@Base+0x8330>
  4132dc:	add	x0, x0, #0xc48
  4132e0:	bl	403780 <printf@plt>
  4132e4:	b	413944 <ferror@plt+0x100b4>
  4132e8:	ldr	x0, [sp, #72]
  4132ec:	add	x2, sp, #0x68
  4132f0:	add	x1, sp, #0x6c
  4132f4:	mov	x4, x2
  4132f8:	mov	x3, x1
  4132fc:	mov	w2, #0x0                   	// #0
  413300:	ldr	x1, [sp, #448]
  413304:	bl	40f70c <ferror@plt+0xbe7c>
  413308:	str	x0, [sp, #400]
  41330c:	ldr	x1, [sp, #72]
  413310:	ldr	w0, [sp, #108]
  413314:	mov	w0, w0
  413318:	add	x0, x1, x0
  41331c:	str	x0, [sp, #72]
  413320:	ldr	x0, [sp, #400]
  413324:	str	x0, [sp, #584]
  413328:	ldr	x1, [sp, #584]
  41332c:	ldr	x0, [sp, #400]
  413330:	cmp	x1, x0
  413334:	b.eq	413344 <ferror@plt+0xfab4>  // b.none
  413338:	ldr	w0, [sp, #104]
  41333c:	orr	w0, w0, #0x2
  413340:	str	w0, [sp, #104]
  413344:	ldr	w0, [sp, #104]
  413348:	bl	40f21c <ferror@plt+0xb98c>
  41334c:	ldr	w0, [sp, #444]
  413350:	cmp	w0, #0xa8
  413354:	b.ne	413364 <ferror@plt+0xfad4>  // b.any
  413358:	adrp	x0, 456000 <warn@@Base+0x8330>
  41335c:	add	x19, x0, #0xc88
  413360:	b	41336c <ferror@plt+0xfadc>
  413364:	adrp	x0, 456000 <warn@@Base+0x8330>
  413368:	add	x19, x0, #0xc98
  41336c:	ldr	x0, [sp, #584]
  413370:	cmp	x0, #0x0
  413374:	b.eq	413388 <ferror@plt+0xfaf8>  // b.none
  413378:	ldr	x1, [sp, #40]
  41337c:	ldr	x0, [sp, #584]
  413380:	add	x0, x1, x0
  413384:	b	41338c <ferror@plt+0xfafc>
  413388:	mov	x0, #0x0                   	// #0
  41338c:	mov	x1, x0
  413390:	adrp	x0, 455000 <warn@@Base+0x7330>
  413394:	add	x0, x0, #0xf70
  413398:	bl	40f570 <ferror@plt+0xbce0>
  41339c:	mov	x2, x0
  4133a0:	mov	x1, x19
  4133a4:	adrp	x0, 456000 <warn@@Base+0x8330>
  4133a8:	add	x0, x0, #0xcb0
  4133ac:	bl	403780 <printf@plt>
  4133b0:	b	413944 <ferror@plt+0x100b4>
  4133b4:	ldr	x0, [sp, #72]
  4133b8:	add	x2, sp, #0x60
  4133bc:	add	x1, sp, #0x64
  4133c0:	mov	x4, x2
  4133c4:	mov	x3, x1
  4133c8:	mov	w2, #0x0                   	// #0
  4133cc:	ldr	x1, [sp, #448]
  4133d0:	bl	40f70c <ferror@plt+0xbe7c>
  4133d4:	str	x0, [sp, #408]
  4133d8:	ldr	x1, [sp, #72]
  4133dc:	ldr	w0, [sp, #100]
  4133e0:	mov	w0, w0
  4133e4:	add	x0, x1, x0
  4133e8:	str	x0, [sp, #72]
  4133ec:	ldr	x0, [sp, #408]
  4133f0:	str	x0, [sp, #584]
  4133f4:	ldr	x1, [sp, #584]
  4133f8:	ldr	x0, [sp, #408]
  4133fc:	cmp	x1, x0
  413400:	b.eq	413410 <ferror@plt+0xfb80>  // b.none
  413404:	ldr	w0, [sp, #96]
  413408:	orr	w0, w0, #0x2
  41340c:	str	w0, [sp, #96]
  413410:	ldr	w0, [sp, #96]
  413414:	bl	40f21c <ferror@plt+0xb98c>
  413418:	ldr	w0, [sp, #444]
  41341c:	cmp	w0, #0xa9
  413420:	b.ne	413430 <ferror@plt+0xfba0>  // b.any
  413424:	adrp	x0, 456000 <warn@@Base+0x8330>
  413428:	add	x19, x0, #0xcc0
  41342c:	b	413438 <ferror@plt+0xfba8>
  413430:	adrp	x0, 456000 <warn@@Base+0x8330>
  413434:	add	x19, x0, #0xcd8
  413438:	ldr	x0, [sp, #584]
  41343c:	cmp	x0, #0x0
  413440:	b.eq	413454 <ferror@plt+0xfbc4>  // b.none
  413444:	ldr	x1, [sp, #40]
  413448:	ldr	x0, [sp, #584]
  41344c:	add	x0, x1, x0
  413450:	b	413458 <ferror@plt+0xfbc8>
  413454:	mov	x0, #0x0                   	// #0
  413458:	mov	x1, x0
  41345c:	adrp	x0, 455000 <warn@@Base+0x7330>
  413460:	add	x0, x0, #0xf70
  413464:	bl	40f570 <ferror@plt+0xbce0>
  413468:	mov	x2, x0
  41346c:	mov	x1, x19
  413470:	adrp	x0, 456000 <warn@@Base+0x8330>
  413474:	add	x0, x0, #0xcb0
  413478:	bl	403780 <printf@plt>
  41347c:	b	413944 <ferror@plt+0x100b4>
  413480:	mov	w0, #0x4                   	// #4
  413484:	str	w0, [sp, #468]
  413488:	ldr	w0, [sp, #468]
  41348c:	cmp	w0, #0x8
  413490:	b.ls	4134c4 <ferror@plt+0xfc34>  // b.plast
  413494:	ldr	w0, [sp, #468]
  413498:	mov	x2, x0
  41349c:	adrp	x0, 455000 <warn@@Base+0x7330>
  4134a0:	add	x1, x0, #0xec0
  4134a4:	adrp	x0, 455000 <warn@@Base+0x7330>
  4134a8:	add	x0, x0, #0xf10
  4134ac:	bl	402f90 <ngettext@plt>
  4134b0:	mov	w2, #0x8                   	// #8
  4134b4:	ldr	w1, [sp, #468]
  4134b8:	bl	44dbd0 <error@@Base>
  4134bc:	mov	w0, #0x8                   	// #8
  4134c0:	str	w0, [sp, #468]
  4134c4:	ldr	x1, [sp, #72]
  4134c8:	ldr	w0, [sp, #468]
  4134cc:	add	x0, x1, x0
  4134d0:	ldr	x1, [sp, #448]
  4134d4:	cmp	x1, x0
  4134d8:	b.hi	413504 <ferror@plt+0xfc74>  // b.pmore
  4134dc:	ldr	x0, [sp, #72]
  4134e0:	ldr	x1, [sp, #448]
  4134e4:	cmp	x1, x0
  4134e8:	b.ls	413500 <ferror@plt+0xfc70>  // b.plast
  4134ec:	ldr	x0, [sp, #72]
  4134f0:	ldr	x1, [sp, #448]
  4134f4:	sub	x0, x1, x0
  4134f8:	str	w0, [sp, #468]
  4134fc:	b	413504 <ferror@plt+0xfc74>
  413500:	str	wzr, [sp, #468]
  413504:	ldr	w0, [sp, #468]
  413508:	cmp	w0, #0x0
  41350c:	b.eq	41351c <ferror@plt+0xfc8c>  // b.none
  413510:	ldr	w0, [sp, #468]
  413514:	cmp	w0, #0x8
  413518:	b.ls	413524 <ferror@plt+0xfc94>  // b.plast
  41351c:	str	xzr, [sp, #584]
  413520:	b	413540 <ferror@plt+0xfcb0>
  413524:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  413528:	add	x0, x0, #0x2f8
  41352c:	ldr	x2, [x0]
  413530:	ldr	x0, [sp, #72]
  413534:	ldr	w1, [sp, #468]
  413538:	blr	x2
  41353c:	str	x0, [sp, #584]
  413540:	ldr	x0, [sp, #72]
  413544:	add	x0, x0, #0x4
  413548:	str	x0, [sp, #72]
  41354c:	ldr	x1, [sp, #40]
  413550:	ldr	x0, [sp, #584]
  413554:	add	x0, x1, x0
  413558:	mov	x1, x0
  41355c:	adrp	x0, 455000 <warn@@Base+0x7330>
  413560:	add	x0, x0, #0xf70
  413564:	bl	40f570 <ferror@plt+0xbce0>
  413568:	mov	x1, x0
  41356c:	adrp	x0, 456000 <warn@@Base+0x8330>
  413570:	add	x0, x0, #0xcf0
  413574:	bl	403780 <printf@plt>
  413578:	b	413944 <ferror@plt+0x100b4>
  41357c:	ldr	x0, [sp, #72]
  413580:	add	x2, sp, #0x58
  413584:	add	x1, sp, #0x5c
  413588:	mov	x4, x2
  41358c:	mov	x3, x1
  413590:	mov	w2, #0x0                   	// #0
  413594:	ldr	x1, [sp, #448]
  413598:	bl	40f70c <ferror@plt+0xbe7c>
  41359c:	str	x0, [sp, #424]
  4135a0:	ldr	x1, [sp, #72]
  4135a4:	ldr	w0, [sp, #92]
  4135a8:	mov	w0, w0
  4135ac:	add	x0, x1, x0
  4135b0:	str	x0, [sp, #72]
  4135b4:	ldr	x0, [sp, #424]
  4135b8:	str	x0, [sp, #584]
  4135bc:	ldr	x1, [sp, #584]
  4135c0:	ldr	x0, [sp, #424]
  4135c4:	cmp	x1, x0
  4135c8:	b.eq	4135d8 <ferror@plt+0xfd48>  // b.none
  4135cc:	ldr	w0, [sp, #88]
  4135d0:	orr	w0, w0, #0x2
  4135d4:	str	w0, [sp, #88]
  4135d8:	ldr	w0, [sp, #88]
  4135dc:	bl	40f21c <ferror@plt+0xb98c>
  4135e0:	ldr	x1, [sp, #584]
  4135e4:	adrp	x0, 455000 <warn@@Base+0x7330>
  4135e8:	add	x0, x0, #0xf70
  4135ec:	bl	40f570 <ferror@plt+0xbce0>
  4135f0:	mov	x1, x0
  4135f4:	adrp	x0, 456000 <warn@@Base+0x8330>
  4135f8:	add	x0, x0, #0xd10
  4135fc:	bl	403780 <printf@plt>
  413600:	b	413944 <ferror@plt+0x100b4>
  413604:	ldr	x0, [sp, #72]
  413608:	add	x2, sp, #0x50
  41360c:	add	x1, sp, #0x54
  413610:	mov	x4, x2
  413614:	mov	x3, x1
  413618:	mov	w2, #0x0                   	// #0
  41361c:	ldr	x1, [sp, #448]
  413620:	bl	40f70c <ferror@plt+0xbe7c>
  413624:	str	x0, [sp, #432]
  413628:	ldr	x1, [sp, #72]
  41362c:	ldr	w0, [sp, #84]
  413630:	mov	w0, w0
  413634:	add	x0, x1, x0
  413638:	str	x0, [sp, #72]
  41363c:	ldr	x0, [sp, #432]
  413640:	str	x0, [sp, #584]
  413644:	ldr	x1, [sp, #584]
  413648:	ldr	x0, [sp, #432]
  41364c:	cmp	x1, x0
  413650:	b.eq	413660 <ferror@plt+0xfdd0>  // b.none
  413654:	ldr	w0, [sp, #80]
  413658:	orr	w0, w0, #0x2
  41365c:	str	w0, [sp, #80]
  413660:	ldr	w0, [sp, #80]
  413664:	bl	40f21c <ferror@plt+0xb98c>
  413668:	ldr	x1, [sp, #584]
  41366c:	adrp	x0, 455000 <warn@@Base+0x7330>
  413670:	add	x0, x0, #0xf70
  413674:	bl	40f570 <ferror@plt+0xbce0>
  413678:	mov	x1, x0
  41367c:	adrp	x0, 456000 <warn@@Base+0x8330>
  413680:	add	x0, x0, #0xd30
  413684:	bl	403780 <printf@plt>
  413688:	b	413944 <ferror@plt+0x100b4>
  41368c:	ldr	w0, [sp, #60]
  413690:	cmn	w0, #0x1
  413694:	b.ne	4136b0 <ferror@plt+0xfe20>  // b.any
  413698:	adrp	x0, 456000 <warn@@Base+0x8330>
  41369c:	add	x0, x0, #0xd50
  4136a0:	bl	403840 <gettext@plt>
  4136a4:	bl	403780 <printf@plt>
  4136a8:	ldr	w0, [sp, #572]
  4136ac:	b	413974 <ferror@plt+0x100e4>
  4136b0:	ldr	w0, [sp, #60]
  4136b4:	cmp	w0, #0x2
  4136b8:	b.ne	413790 <ferror@plt+0xff00>  // b.any
  4136bc:	ldr	w0, [sp, #68]
  4136c0:	str	w0, [sp, #464]
  4136c4:	ldr	w0, [sp, #464]
  4136c8:	cmp	w0, #0x8
  4136cc:	b.ls	413700 <ferror@plt+0xfe70>  // b.plast
  4136d0:	ldr	w0, [sp, #464]
  4136d4:	mov	x2, x0
  4136d8:	adrp	x0, 455000 <warn@@Base+0x7330>
  4136dc:	add	x1, x0, #0xec0
  4136e0:	adrp	x0, 455000 <warn@@Base+0x7330>
  4136e4:	add	x0, x0, #0xf10
  4136e8:	bl	402f90 <ngettext@plt>
  4136ec:	mov	w2, #0x8                   	// #8
  4136f0:	ldr	w1, [sp, #464]
  4136f4:	bl	44dbd0 <error@@Base>
  4136f8:	mov	w0, #0x8                   	// #8
  4136fc:	str	w0, [sp, #464]
  413700:	ldr	x1, [sp, #72]
  413704:	ldr	w0, [sp, #464]
  413708:	add	x0, x1, x0
  41370c:	ldr	x1, [sp, #448]
  413710:	cmp	x1, x0
  413714:	b.hi	413740 <ferror@plt+0xfeb0>  // b.pmore
  413718:	ldr	x0, [sp, #72]
  41371c:	ldr	x1, [sp, #448]
  413720:	cmp	x1, x0
  413724:	b.ls	41373c <ferror@plt+0xfeac>  // b.plast
  413728:	ldr	x0, [sp, #72]
  41372c:	ldr	x1, [sp, #448]
  413730:	sub	x0, x1, x0
  413734:	str	w0, [sp, #464]
  413738:	b	413740 <ferror@plt+0xfeb0>
  41373c:	str	wzr, [sp, #464]
  413740:	ldr	w0, [sp, #464]
  413744:	cmp	w0, #0x0
  413748:	b.eq	413758 <ferror@plt+0xfec8>  // b.none
  41374c:	ldr	w0, [sp, #464]
  413750:	cmp	w0, #0x8
  413754:	b.ls	413760 <ferror@plt+0xfed0>  // b.plast
  413758:	str	xzr, [sp, #584]
  41375c:	b	41377c <ferror@plt+0xfeec>
  413760:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  413764:	add	x0, x0, #0x2f8
  413768:	ldr	x2, [x0]
  41376c:	ldr	x0, [sp, #72]
  413770:	ldr	w1, [sp, #464]
  413774:	blr	x2
  413778:	str	x0, [sp, #584]
  41377c:	ldr	x1, [sp, #72]
  413780:	ldr	w0, [sp, #68]
  413784:	add	x0, x1, x0
  413788:	str	x0, [sp, #72]
  41378c:	b	413860 <ferror@plt+0xffd0>
  413790:	ldr	w0, [sp, #64]
  413794:	str	w0, [sp, #460]
  413798:	ldr	w0, [sp, #460]
  41379c:	cmp	w0, #0x8
  4137a0:	b.ls	4137d4 <ferror@plt+0xff44>  // b.plast
  4137a4:	ldr	w0, [sp, #460]
  4137a8:	mov	x2, x0
  4137ac:	adrp	x0, 455000 <warn@@Base+0x7330>
  4137b0:	add	x1, x0, #0xec0
  4137b4:	adrp	x0, 455000 <warn@@Base+0x7330>
  4137b8:	add	x0, x0, #0xf10
  4137bc:	bl	402f90 <ngettext@plt>
  4137c0:	mov	w2, #0x8                   	// #8
  4137c4:	ldr	w1, [sp, #460]
  4137c8:	bl	44dbd0 <error@@Base>
  4137cc:	mov	w0, #0x8                   	// #8
  4137d0:	str	w0, [sp, #460]
  4137d4:	ldr	x1, [sp, #72]
  4137d8:	ldr	w0, [sp, #460]
  4137dc:	add	x0, x1, x0
  4137e0:	ldr	x1, [sp, #448]
  4137e4:	cmp	x1, x0
  4137e8:	b.hi	413814 <ferror@plt+0xff84>  // b.pmore
  4137ec:	ldr	x0, [sp, #72]
  4137f0:	ldr	x1, [sp, #448]
  4137f4:	cmp	x1, x0
  4137f8:	b.ls	413810 <ferror@plt+0xff80>  // b.plast
  4137fc:	ldr	x0, [sp, #72]
  413800:	ldr	x1, [sp, #448]
  413804:	sub	x0, x1, x0
  413808:	str	w0, [sp, #460]
  41380c:	b	413814 <ferror@plt+0xff84>
  413810:	str	wzr, [sp, #460]
  413814:	ldr	w0, [sp, #460]
  413818:	cmp	w0, #0x0
  41381c:	b.eq	41382c <ferror@plt+0xff9c>  // b.none
  413820:	ldr	w0, [sp, #460]
  413824:	cmp	w0, #0x8
  413828:	b.ls	413834 <ferror@plt+0xffa4>  // b.plast
  41382c:	str	xzr, [sp, #584]
  413830:	b	413850 <ferror@plt+0xffc0>
  413834:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  413838:	add	x0, x0, #0x2f8
  41383c:	ldr	x2, [x0]
  413840:	ldr	x0, [sp, #72]
  413844:	ldr	w1, [sp, #460]
  413848:	blr	x2
  41384c:	str	x0, [sp, #584]
  413850:	ldr	x1, [sp, #72]
  413854:	ldr	w0, [sp, #64]
  413858:	add	x0, x1, x0
  41385c:	str	x0, [sp, #72]
  413860:	ldr	x1, [sp, #584]
  413864:	adrp	x0, 455000 <warn@@Base+0x7330>
  413868:	add	x0, x0, #0xf70
  41386c:	bl	40f570 <ferror@plt+0xbce0>
  413870:	mov	x1, x0
  413874:	adrp	x0, 456000 <warn@@Base+0x8330>
  413878:	add	x0, x0, #0xd80
  41387c:	bl	403780 <printf@plt>
  413880:	b	413944 <ferror@plt+0x100b4>
  413884:	adrp	x0, 456000 <warn@@Base+0x8330>
  413888:	add	x0, x0, #0xda8
  41388c:	bl	403780 <printf@plt>
  413890:	b	413944 <ferror@plt+0x100b4>
  413894:	adrp	x0, 456000 <warn@@Base+0x8330>
  413898:	add	x0, x0, #0xdc0
  41389c:	bl	403780 <printf@plt>
  4138a0:	b	413944 <ferror@plt+0x100b4>
  4138a4:	adrp	x0, 456000 <warn@@Base+0x8330>
  4138a8:	add	x0, x0, #0xdd8
  4138ac:	bl	403780 <printf@plt>
  4138b0:	b	413944 <ferror@plt+0x100b4>
  4138b4:	adrp	x0, 456000 <warn@@Base+0x8330>
  4138b8:	add	x0, x0, #0xdf0
  4138bc:	bl	403780 <printf@plt>
  4138c0:	b	413944 <ferror@plt+0x100b4>
  4138c4:	adrp	x0, 456000 <warn@@Base+0x8330>
  4138c8:	add	x0, x0, #0xe08
  4138cc:	bl	403780 <printf@plt>
  4138d0:	b	413944 <ferror@plt+0x100b4>
  4138d4:	adrp	x0, 456000 <warn@@Base+0x8330>
  4138d8:	add	x0, x0, #0xe20
  4138dc:	bl	403780 <printf@plt>
  4138e0:	b	413944 <ferror@plt+0x100b4>
  4138e4:	adrp	x0, 456000 <warn@@Base+0x8330>
  4138e8:	add	x0, x0, #0xe30
  4138ec:	bl	403780 <printf@plt>
  4138f0:	b	413944 <ferror@plt+0x100b4>
  4138f4:	ldr	w0, [sp, #444]
  4138f8:	cmp	w0, #0xdf
  4138fc:	b.ls	413924 <ferror@plt+0x10094>  // b.plast
  413900:	ldr	w0, [sp, #444]
  413904:	cmp	w0, #0xff
  413908:	b.hi	413924 <ferror@plt+0x10094>  // b.pmore
  41390c:	adrp	x0, 456000 <warn@@Base+0x8330>
  413910:	add	x0, x0, #0xe50
  413914:	bl	403840 <gettext@plt>
  413918:	ldr	w1, [sp, #444]
  41391c:	bl	403780 <printf@plt>
  413920:	b	413938 <ferror@plt+0x100a8>
  413924:	adrp	x0, 456000 <warn@@Base+0x8330>
  413928:	add	x0, x0, #0xe70
  41392c:	bl	403840 <gettext@plt>
  413930:	ldr	w1, [sp, #444]
  413934:	bl	403780 <printf@plt>
  413938:	ldr	w0, [sp, #572]
  41393c:	b	413974 <ferror@plt+0x100e4>
  413940:	nop
  413944:	ldr	x0, [sp, #72]
  413948:	ldr	x1, [sp, #448]
  41394c:	cmp	x1, x0
  413950:	b.ls	413960 <ferror@plt+0x100d0>  // b.plast
  413954:	adrp	x0, 456000 <warn@@Base+0x8330>
  413958:	add	x0, x0, #0xe90
  41395c:	bl	403780 <printf@plt>
  413960:	ldr	x0, [sp, #72]
  413964:	ldr	x1, [sp, #448]
  413968:	cmp	x1, x0
  41396c:	b.hi	411180 <ferror@plt+0xd8f0>  // b.pmore
  413970:	ldr	w0, [sp, #572]
  413974:	ldp	x19, x20, [sp, #16]
  413978:	ldp	x29, x30, [sp]
  41397c:	add	sp, sp, #0x250
  413980:	ret
  413984:	sub	sp, sp, #0x20
  413988:	str	x0, [sp, #8]
  41398c:	str	w1, [sp, #4]
  413990:	ldr	w0, [sp, #4]
  413994:	cmp	w0, #0x0
  413998:	b.eq	4139c8 <ferror@plt+0x10138>  // b.none
  41399c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4139a0:	add	x0, x0, #0x5a0
  4139a4:	ldr	x0, [x0]
  4139a8:	str	x0, [sp, #24]
  4139ac:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4139b0:	add	x0, x0, #0x594
  4139b4:	ldr	w0, [x0]
  4139b8:	str	w0, [sp, #20]
  4139bc:	mov	w0, #0x2                   	// #2
  4139c0:	str	w0, [sp, #16]
  4139c4:	b	413a34 <ferror@plt+0x101a4>
  4139c8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4139cc:	add	x0, x0, #0x598
  4139d0:	ldr	x0, [x0]
  4139d4:	str	x0, [sp, #24]
  4139d8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4139dc:	add	x0, x0, #0x590
  4139e0:	ldr	w0, [x0]
  4139e4:	str	w0, [sp, #20]
  4139e8:	mov	w0, #0x1                   	// #1
  4139ec:	str	w0, [sp, #16]
  4139f0:	b	413a34 <ferror@plt+0x101a4>
  4139f4:	ldr	x1, [sp, #24]
  4139f8:	ldr	w0, [sp, #16]
  4139fc:	lsl	x0, x0, #3
  413a00:	add	x0, x1, x0
  413a04:	ldr	x0, [x0, #8]
  413a08:	ldr	x1, [sp, #8]
  413a0c:	cmp	x1, x0
  413a10:	b.ne	413a1c <ferror@plt+0x1018c>  // b.any
  413a14:	ldr	x0, [sp, #24]
  413a18:	b	413a44 <ferror@plt+0x101b4>
  413a1c:	ldr	x0, [sp, #24]
  413a20:	add	x0, x0, #0x88
  413a24:	str	x0, [sp, #24]
  413a28:	ldr	w0, [sp, #20]
  413a2c:	sub	w0, w0, #0x1
  413a30:	str	w0, [sp, #20]
  413a34:	ldr	w0, [sp, #20]
  413a38:	cmp	w0, #0x0
  413a3c:	b.ne	4139f4 <ferror@plt+0x10164>  // b.any
  413a40:	mov	x0, #0x0                   	// #0
  413a44:	add	sp, sp, #0x20
  413a48:	ret
  413a4c:	sub	sp, sp, #0x30
  413a50:	str	x0, [sp, #24]
  413a54:	str	x1, [sp, #16]
  413a58:	str	x2, [sp, #8]
  413a5c:	ldr	x0, [sp, #16]
  413a60:	ldr	x0, [x0]
  413a64:	str	x0, [sp, #40]
  413a68:	ldr	x1, [sp, #40]
  413a6c:	ldr	x0, [sp, #8]
  413a70:	add	x0, x1, x0
  413a74:	str	x0, [sp, #40]
  413a78:	ldr	x0, [sp, #16]
  413a7c:	ldr	x0, [x0]
  413a80:	ldr	x1, [sp, #40]
  413a84:	cmp	x1, x0
  413a88:	b.cs	413aa0 <ferror@plt+0x10210>  // b.hs, b.nlast
  413a8c:	ldr	x0, [sp, #24]
  413a90:	ldr	x0, [x0]
  413a94:	add	x1, x0, #0x1
  413a98:	ldr	x0, [sp, #24]
  413a9c:	str	x1, [x0]
  413aa0:	ldr	x0, [sp, #16]
  413aa4:	ldr	x1, [sp, #40]
  413aa8:	str	x1, [x0]
  413aac:	nop
  413ab0:	add	sp, sp, #0x30
  413ab4:	ret
  413ab8:	stp	x29, x30, [sp, #-80]!
  413abc:	mov	x29, sp
  413ac0:	str	x19, [sp, #16]
  413ac4:	str	x0, [sp, #40]
  413ac8:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  413acc:	add	x0, x0, #0x2ac
  413ad0:	ldr	w0, [x0]
  413ad4:	cmp	w0, #0x0
  413ad8:	b.ne	413ae8 <ferror@plt+0x10258>  // b.any
  413adc:	adrp	x0, 455000 <warn@@Base+0x7330>
  413ae0:	add	x0, x0, #0xe08
  413ae4:	b	413c34 <ferror@plt+0x103a4>
  413ae8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  413aec:	add	x0, x0, #0x548
  413af0:	ldr	x0, [x0]
  413af4:	cmp	x0, #0x0
  413af8:	b.ne	413b0c <ferror@plt+0x1027c>  // b.any
  413afc:	adrp	x0, 457000 <warn@@Base+0x9330>
  413b00:	add	x0, x0, #0x280
  413b04:	bl	403840 <gettext@plt>
  413b08:	b	413c34 <ferror@plt+0x103a4>
  413b0c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  413b10:	add	x0, x0, #0x548
  413b14:	ldr	x0, [x0]
  413b18:	str	x0, [sp, #72]
  413b1c:	b	413bf0 <ferror@plt+0x10360>
  413b20:	ldr	x0, [sp, #72]
  413b24:	ldr	x0, [x0]
  413b28:	mov	x1, x0
  413b2c:	mov	w0, #0x2a                  	// #42
  413b30:	bl	40af34 <ferror@plt+0x76a4>
  413b34:	cmp	w0, #0x0
  413b38:	b.eq	413bd0 <ferror@plt+0x10340>  // b.none
  413b3c:	adrp	x0, 480000 <_sch_istable+0x1478>
  413b40:	add	x0, x0, #0xe50
  413b44:	str	x0, [sp, #64]
  413b48:	ldr	x0, [sp, #64]
  413b4c:	ldr	x0, [x0, #32]
  413b50:	cmp	x0, #0x0
  413b54:	b.eq	413bd8 <ferror@plt+0x10348>  // b.none
  413b58:	ldr	x0, [sp, #64]
  413b5c:	ldr	x0, [x0, #48]
  413b60:	ldr	x1, [sp, #40]
  413b64:	cmp	x1, x0
  413b68:	b.cs	413be0 <ferror@plt+0x10350>  // b.hs, b.nlast
  413b6c:	ldr	x0, [sp, #64]
  413b70:	ldr	x1, [x0, #32]
  413b74:	ldr	x0, [sp, #40]
  413b78:	add	x0, x1, x0
  413b7c:	str	x0, [sp, #56]
  413b80:	ldr	x0, [sp, #64]
  413b84:	ldr	x1, [x0, #48]
  413b88:	ldr	x0, [sp, #40]
  413b8c:	sub	x0, x1, x0
  413b90:	mov	x1, x0
  413b94:	ldr	x0, [sp, #56]
  413b98:	bl	403020 <strnlen@plt>
  413b9c:	mov	x2, x0
  413ba0:	ldr	x0, [sp, #64]
  413ba4:	ldr	x1, [x0, #48]
  413ba8:	ldr	x0, [sp, #40]
  413bac:	sub	x0, x1, x0
  413bb0:	cmp	x2, x0
  413bb4:	b.ne	413bc8 <ferror@plt+0x10338>  // b.any
  413bb8:	adrp	x0, 457000 <warn@@Base+0x9330>
  413bbc:	add	x0, x0, #0x298
  413bc0:	bl	403840 <gettext@plt>
  413bc4:	b	413c34 <ferror@plt+0x103a4>
  413bc8:	ldr	x0, [sp, #56]
  413bcc:	b	413c34 <ferror@plt+0x103a4>
  413bd0:	nop
  413bd4:	b	413be4 <ferror@plt+0x10354>
  413bd8:	nop
  413bdc:	b	413be4 <ferror@plt+0x10354>
  413be0:	nop
  413be4:	ldr	x0, [sp, #72]
  413be8:	ldr	x0, [x0, #16]
  413bec:	str	x0, [sp, #72]
  413bf0:	ldr	x0, [sp, #72]
  413bf4:	cmp	x0, #0x0
  413bf8:	b.ne	413b20 <ferror@plt+0x10290>  // b.any
  413bfc:	adrp	x0, 457000 <warn@@Base+0x9330>
  413c00:	add	x0, x0, #0x2c8
  413c04:	bl	403840 <gettext@plt>
  413c08:	mov	x19, x0
  413c0c:	ldr	x1, [sp, #40]
  413c10:	adrp	x0, 455000 <warn@@Base+0x7330>
  413c14:	add	x0, x0, #0xf70
  413c18:	bl	40f570 <ferror@plt+0xbce0>
  413c1c:	mov	x1, x0
  413c20:	mov	x0, x19
  413c24:	bl	44dcd0 <warn@@Base>
  413c28:	adrp	x0, 456000 <warn@@Base+0x8330>
  413c2c:	add	x0, x0, #0x2a0
  413c30:	bl	403840 <gettext@plt>
  413c34:	ldr	x19, [sp, #16]
  413c38:	ldp	x29, x30, [sp], #80
  413c3c:	ret
  413c40:	stp	x29, x30, [sp, #-48]!
  413c44:	mov	x29, sp
  413c48:	str	x0, [sp, #24]
  413c4c:	ldr	x0, [sp, #24]
  413c50:	cmp	x0, #0x0
  413c54:	b.ne	413c64 <ferror@plt+0x103d4>  // b.any
  413c58:	adrp	x0, 457000 <warn@@Base+0x9330>
  413c5c:	add	x0, x0, #0x318
  413c60:	b	413ccc <ferror@plt+0x1043c>
  413c64:	ldr	x1, [sp, #24]
  413c68:	mov	x0, #0x2001                	// #8193
  413c6c:	cmp	x1, x0
  413c70:	b.ne	413c80 <ferror@plt+0x103f0>  // b.any
  413c74:	adrp	x0, 457000 <warn@@Base+0x9330>
  413c78:	add	x0, x0, #0x328
  413c7c:	b	413ccc <ferror@plt+0x1043c>
  413c80:	ldr	x0, [sp, #24]
  413c84:	bl	451544 <warn@@Base+0x3874>
  413c88:	str	x0, [sp, #40]
  413c8c:	ldr	x0, [sp, #40]
  413c90:	cmp	x0, #0x0
  413c94:	b.ne	413cc8 <ferror@plt+0x10438>  // b.any
  413c98:	adrp	x0, 457000 <warn@@Base+0x9330>
  413c9c:	add	x0, x0, #0x350
  413ca0:	bl	403840 <gettext@plt>
  413ca4:	ldr	x3, [sp, #24]
  413ca8:	mov	x2, x0
  413cac:	mov	x1, #0x64                  	// #100
  413cb0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  413cb4:	add	x0, x0, #0xf40
  413cb8:	bl	403150 <snprintf@plt>
  413cbc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  413cc0:	add	x0, x0, #0xf40
  413cc4:	b	413ccc <ferror@plt+0x1043c>
  413cc8:	ldr	x0, [sp, #40]
  413ccc:	ldp	x29, x30, [sp], #48
  413cd0:	ret
  413cd4:	stp	x29, x30, [sp, #-48]!
  413cd8:	mov	x29, sp
  413cdc:	str	x0, [sp, #24]
  413ce0:	str	w1, [sp, #20]
  413ce4:	mov	x0, #0x18                  	// #24
  413ce8:	bl	403290 <xmalloc@plt>
  413cec:	str	x0, [sp, #40]
  413cf0:	ldr	x0, [sp, #40]
  413cf4:	ldr	w1, [sp, #20]
  413cf8:	str	w1, [x0]
  413cfc:	ldr	x0, [sp, #40]
  413d00:	ldr	x1, [sp, #24]
  413d04:	str	x1, [x0, #8]
  413d08:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  413d0c:	add	x0, x0, #0x570
  413d10:	ldr	x1, [x0]
  413d14:	ldr	x0, [sp, #40]
  413d18:	str	x1, [x0, #16]
  413d1c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  413d20:	add	x0, x0, #0x570
  413d24:	ldr	x1, [sp, #40]
  413d28:	str	x1, [x0]
  413d2c:	nop
  413d30:	ldp	x29, x30, [sp], #48
  413d34:	ret
  413d38:	stp	x29, x30, [sp, #-32]!
  413d3c:	mov	x29, sp
  413d40:	str	x0, [sp, #24]
  413d44:	mov	w1, #0x0                   	// #0
  413d48:	ldr	x0, [sp, #24]
  413d4c:	bl	413cd4 <ferror@plt+0x10444>
  413d50:	nop
  413d54:	ldp	x29, x30, [sp], #32
  413d58:	ret
  413d5c:	stp	x29, x30, [sp, #-32]!
  413d60:	mov	x29, sp
  413d64:	str	x0, [sp, #24]
  413d68:	mov	w1, #0x1                   	// #1
  413d6c:	ldr	x0, [sp, #24]
  413d70:	bl	413cd4 <ferror@plt+0x10444>
  413d74:	nop
  413d78:	ldp	x29, x30, [sp], #32
  413d7c:	ret
  413d80:	stp	x29, x30, [sp, #-32]!
  413d84:	mov	x29, sp
  413d88:	str	x0, [sp, #24]
  413d8c:	mov	w1, #0x2                   	// #2
  413d90:	ldr	x0, [sp, #24]
  413d94:	bl	413cd4 <ferror@plt+0x10444>
  413d98:	nop
  413d9c:	ldp	x29, x30, [sp], #32
  413da0:	ret
  413da4:	stp	x29, x30, [sp, #-32]!
  413da8:	mov	x29, sp
  413dac:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  413db0:	add	x0, x0, #0x570
  413db4:	ldr	x0, [x0]
  413db8:	str	x0, [sp, #24]
  413dbc:	b	413ddc <ferror@plt+0x1054c>
  413dc0:	ldr	x0, [sp, #24]
  413dc4:	ldr	x0, [x0, #16]
  413dc8:	str	x0, [sp, #16]
  413dcc:	ldr	x0, [sp, #24]
  413dd0:	bl	403510 <free@plt>
  413dd4:	ldr	x0, [sp, #16]
  413dd8:	str	x0, [sp, #24]
  413ddc:	ldr	x0, [sp, #24]
  413de0:	cmp	x0, #0x0
  413de4:	b.ne	413dc0 <ferror@plt+0x10530>  // b.any
  413de8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  413dec:	add	x0, x0, #0x570
  413df0:	str	xzr, [x0]
  413df4:	nop
  413df8:	ldp	x29, x30, [sp], #32
  413dfc:	ret
  413e00:	stp	x29, x30, [sp, #-64]!
  413e04:	mov	x29, sp
  413e08:	str	x0, [sp, #40]
  413e0c:	str	x1, [sp, #32]
  413e10:	str	x2, [sp, #24]
  413e14:	ldr	x1, [sp, #24]
  413e18:	ldr	x0, [sp, #40]
  413e1c:	sub	x0, x1, x0
  413e20:	str	x0, [sp, #56]
  413e24:	ldr	x1, [sp, #32]
  413e28:	ldr	x0, [sp, #56]
  413e2c:	cmp	x1, x0
  413e30:	b.ls	413e5c <ferror@plt+0x105cc>  // b.plast
  413e34:	adrp	x0, 457000 <warn@@Base+0x9330>
  413e38:	add	x0, x0, #0x368
  413e3c:	bl	403840 <gettext@plt>
  413e40:	mov	x2, x0
  413e44:	ldr	x0, [sp, #32]
  413e48:	mov	x1, x0
  413e4c:	mov	x0, x2
  413e50:	bl	44dcd0 <warn@@Base>
  413e54:	ldr	x0, [sp, #56]
  413e58:	str	x0, [sp, #32]
  413e5c:	ldr	x0, [sp, #32]
  413e60:	ldp	x29, x30, [sp], #64
  413e64:	ret
  413e68:	stp	x29, x30, [sp, #-192]!
  413e6c:	mov	x29, sp
  413e70:	str	x0, [sp, #72]
  413e74:	str	x1, [sp, #64]
  413e78:	str	x2, [sp, #56]
  413e7c:	str	x3, [sp, #48]
  413e80:	str	x4, [sp, #40]
  413e84:	str	w5, [sp, #36]
  413e88:	str	x6, [sp, #24]
  413e8c:	str	xzr, [sp, #184]
  413e90:	ldr	x0, [sp, #24]
  413e94:	str	xzr, [x0]
  413e98:	ldr	x1, [sp, #72]
  413e9c:	mov	x0, #0x1f21                	// #7969
  413ea0:	cmp	x1, x0
  413ea4:	b.hi	41495c <ferror@plt+0x110cc>  // b.pmore
  413ea8:	ldr	x1, [sp, #72]
  413eac:	mov	x0, #0x1f20                	// #7968
  413eb0:	cmp	x1, x0
  413eb4:	b.cs	4141cc <ferror@plt+0x1093c>  // b.hs, b.nlast
  413eb8:	ldr	x0, [sp, #72]
  413ebc:	cmp	x0, #0x20
  413ec0:	b.hi	413f00 <ferror@plt+0x10670>  // b.pmore
  413ec4:	ldr	x0, [sp, #72]
  413ec8:	cmp	x0, #0x0
  413ecc:	b.eq	41495c <ferror@plt+0x110cc>  // b.none
  413ed0:	ldr	x0, [sp, #72]
  413ed4:	sub	x0, x0, #0x1
  413ed8:	cmp	x0, #0x1f
  413edc:	b.hi	41495c <ferror@plt+0x110cc>  // b.pmore
  413ee0:	cmp	w0, #0x1f
  413ee4:	b.hi	41495c <ferror@plt+0x110cc>  // b.pmore
  413ee8:	adrp	x1, 457000 <warn@@Base+0x9330>
  413eec:	add	x1, x1, #0x390
  413ef0:	ldr	w0, [x1, w0, uxtw #2]
  413ef4:	adr	x1, 413f00 <ferror@plt+0x10670>
  413ef8:	add	x0, x1, w0, sxtw #2
  413efc:	br	x0
  413f00:	ldr	x1, [sp, #72]
  413f04:	mov	x0, #0xffffffffffffe0ff    	// #-7937
  413f08:	add	x0, x1, x0
  413f0c:	cmp	x0, #0x1
  413f10:	b.hi	41495c <ferror@plt+0x110cc>  // b.pmore
  413f14:	b	41459c <ferror@plt+0x10d0c>
  413f18:	ldr	w0, [sp, #36]
  413f1c:	cmp	w0, #0x2
  413f20:	b.ne	413ffc <ferror@plt+0x1076c>  // b.any
  413f24:	ldr	x0, [sp, #48]
  413f28:	str	w0, [sp, #180]
  413f2c:	ldr	w0, [sp, #180]
  413f30:	cmp	w0, #0x8
  413f34:	b.ls	413f68 <ferror@plt+0x106d8>  // b.plast
  413f38:	ldr	w0, [sp, #180]
  413f3c:	mov	x2, x0
  413f40:	adrp	x0, 455000 <warn@@Base+0x7330>
  413f44:	add	x1, x0, #0xec0
  413f48:	adrp	x0, 455000 <warn@@Base+0x7330>
  413f4c:	add	x0, x0, #0xf10
  413f50:	bl	402f90 <ngettext@plt>
  413f54:	mov	w2, #0x8                   	// #8
  413f58:	ldr	w1, [sp, #180]
  413f5c:	bl	44dbd0 <error@@Base>
  413f60:	mov	w0, #0x8                   	// #8
  413f64:	str	w0, [sp, #180]
  413f68:	ldr	w0, [sp, #180]
  413f6c:	ldr	x1, [sp, #64]
  413f70:	add	x0, x1, x0
  413f74:	ldr	x1, [sp, #56]
  413f78:	cmp	x1, x0
  413f7c:	b.hi	413fa8 <ferror@plt+0x10718>  // b.pmore
  413f80:	ldr	x1, [sp, #64]
  413f84:	ldr	x0, [sp, #56]
  413f88:	cmp	x1, x0
  413f8c:	b.cs	413fa4 <ferror@plt+0x10714>  // b.hs, b.nlast
  413f90:	ldr	x1, [sp, #56]
  413f94:	ldr	x0, [sp, #64]
  413f98:	sub	x0, x1, x0
  413f9c:	str	w0, [sp, #180]
  413fa0:	b	413fa8 <ferror@plt+0x10718>
  413fa4:	str	wzr, [sp, #180]
  413fa8:	ldr	w0, [sp, #180]
  413fac:	cmp	w0, #0x0
  413fb0:	b.eq	413fc0 <ferror@plt+0x10730>  // b.none
  413fb4:	ldr	w0, [sp, #180]
  413fb8:	cmp	w0, #0x8
  413fbc:	b.ls	413fc8 <ferror@plt+0x10738>  // b.plast
  413fc0:	str	xzr, [sp, #184]
  413fc4:	b	413fe8 <ferror@plt+0x10758>
  413fc8:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  413fcc:	add	x0, x0, #0x2f8
  413fd0:	ldr	x2, [x0]
  413fd4:	ldr	w0, [sp, #180]
  413fd8:	mov	w1, w0
  413fdc:	ldr	x0, [sp, #64]
  413fe0:	blr	x2
  413fe4:	str	x0, [sp, #184]
  413fe8:	ldr	x1, [sp, #64]
  413fec:	ldr	x0, [sp, #48]
  413ff0:	add	x0, x1, x0
  413ff4:	str	x0, [sp, #64]
  413ff8:	b	414964 <ferror@plt+0x110d4>
  413ffc:	ldr	w0, [sp, #36]
  414000:	cmp	w0, #0x3
  414004:	b.eq	414014 <ferror@plt+0x10784>  // b.none
  414008:	ldr	w0, [sp, #36]
  41400c:	cmp	w0, #0x4
  414010:	b.ne	4140ec <ferror@plt+0x1085c>  // b.any
  414014:	ldr	x0, [sp, #40]
  414018:	str	w0, [sp, #176]
  41401c:	ldr	w0, [sp, #176]
  414020:	cmp	w0, #0x8
  414024:	b.ls	414058 <ferror@plt+0x107c8>  // b.plast
  414028:	ldr	w0, [sp, #176]
  41402c:	mov	x2, x0
  414030:	adrp	x0, 455000 <warn@@Base+0x7330>
  414034:	add	x1, x0, #0xec0
  414038:	adrp	x0, 455000 <warn@@Base+0x7330>
  41403c:	add	x0, x0, #0xf10
  414040:	bl	402f90 <ngettext@plt>
  414044:	mov	w2, #0x8                   	// #8
  414048:	ldr	w1, [sp, #176]
  41404c:	bl	44dbd0 <error@@Base>
  414050:	mov	w0, #0x8                   	// #8
  414054:	str	w0, [sp, #176]
  414058:	ldr	w0, [sp, #176]
  41405c:	ldr	x1, [sp, #64]
  414060:	add	x0, x1, x0
  414064:	ldr	x1, [sp, #56]
  414068:	cmp	x1, x0
  41406c:	b.hi	414098 <ferror@plt+0x10808>  // b.pmore
  414070:	ldr	x1, [sp, #64]
  414074:	ldr	x0, [sp, #56]
  414078:	cmp	x1, x0
  41407c:	b.cs	414094 <ferror@plt+0x10804>  // b.hs, b.nlast
  414080:	ldr	x1, [sp, #56]
  414084:	ldr	x0, [sp, #64]
  414088:	sub	x0, x1, x0
  41408c:	str	w0, [sp, #176]
  414090:	b	414098 <ferror@plt+0x10808>
  414094:	str	wzr, [sp, #176]
  414098:	ldr	w0, [sp, #176]
  41409c:	cmp	w0, #0x0
  4140a0:	b.eq	4140b0 <ferror@plt+0x10820>  // b.none
  4140a4:	ldr	w0, [sp, #176]
  4140a8:	cmp	w0, #0x8
  4140ac:	b.ls	4140b8 <ferror@plt+0x10828>  // b.plast
  4140b0:	str	xzr, [sp, #184]
  4140b4:	b	4140d8 <ferror@plt+0x10848>
  4140b8:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4140bc:	add	x0, x0, #0x2f8
  4140c0:	ldr	x2, [x0]
  4140c4:	ldr	w0, [sp, #176]
  4140c8:	mov	w1, w0
  4140cc:	ldr	x0, [sp, #64]
  4140d0:	blr	x2
  4140d4:	str	x0, [sp, #184]
  4140d8:	ldr	x1, [sp, #64]
  4140dc:	ldr	x0, [sp, #40]
  4140e0:	add	x0, x1, x0
  4140e4:	str	x0, [sp, #64]
  4140e8:	b	414964 <ferror@plt+0x110d4>
  4140ec:	mov	x0, #0x0                   	// #0
  4140f0:	b	41498c <ferror@plt+0x110fc>
  4140f4:	ldr	x0, [sp, #48]
  4140f8:	str	w0, [sp, #172]
  4140fc:	ldr	w0, [sp, #172]
  414100:	cmp	w0, #0x8
  414104:	b.ls	414138 <ferror@plt+0x108a8>  // b.plast
  414108:	ldr	w0, [sp, #172]
  41410c:	mov	x2, x0
  414110:	adrp	x0, 455000 <warn@@Base+0x7330>
  414114:	add	x1, x0, #0xec0
  414118:	adrp	x0, 455000 <warn@@Base+0x7330>
  41411c:	add	x0, x0, #0xf10
  414120:	bl	402f90 <ngettext@plt>
  414124:	mov	w2, #0x8                   	// #8
  414128:	ldr	w1, [sp, #172]
  41412c:	bl	44dbd0 <error@@Base>
  414130:	mov	w0, #0x8                   	// #8
  414134:	str	w0, [sp, #172]
  414138:	ldr	w0, [sp, #172]
  41413c:	ldr	x1, [sp, #64]
  414140:	add	x0, x1, x0
  414144:	ldr	x1, [sp, #56]
  414148:	cmp	x1, x0
  41414c:	b.hi	414178 <ferror@plt+0x108e8>  // b.pmore
  414150:	ldr	x1, [sp, #64]
  414154:	ldr	x0, [sp, #56]
  414158:	cmp	x1, x0
  41415c:	b.cs	414174 <ferror@plt+0x108e4>  // b.hs, b.nlast
  414160:	ldr	x1, [sp, #56]
  414164:	ldr	x0, [sp, #64]
  414168:	sub	x0, x1, x0
  41416c:	str	w0, [sp, #172]
  414170:	b	414178 <ferror@plt+0x108e8>
  414174:	str	wzr, [sp, #172]
  414178:	ldr	w0, [sp, #172]
  41417c:	cmp	w0, #0x0
  414180:	b.eq	414190 <ferror@plt+0x10900>  // b.none
  414184:	ldr	w0, [sp, #172]
  414188:	cmp	w0, #0x8
  41418c:	b.ls	414198 <ferror@plt+0x10908>  // b.plast
  414190:	str	xzr, [sp, #184]
  414194:	b	4141b8 <ferror@plt+0x10928>
  414198:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41419c:	add	x0, x0, #0x2f8
  4141a0:	ldr	x2, [x0]
  4141a4:	ldr	w0, [sp, #172]
  4141a8:	mov	w1, w0
  4141ac:	ldr	x0, [sp, #64]
  4141b0:	blr	x2
  4141b4:	str	x0, [sp, #184]
  4141b8:	ldr	x1, [sp, #64]
  4141bc:	ldr	x0, [sp, #48]
  4141c0:	add	x0, x1, x0
  4141c4:	str	x0, [sp, #64]
  4141c8:	b	414964 <ferror@plt+0x110d4>
  4141cc:	ldr	x0, [sp, #40]
  4141d0:	str	w0, [sp, #168]
  4141d4:	ldr	w0, [sp, #168]
  4141d8:	cmp	w0, #0x8
  4141dc:	b.ls	414210 <ferror@plt+0x10980>  // b.plast
  4141e0:	ldr	w0, [sp, #168]
  4141e4:	mov	x2, x0
  4141e8:	adrp	x0, 455000 <warn@@Base+0x7330>
  4141ec:	add	x1, x0, #0xec0
  4141f0:	adrp	x0, 455000 <warn@@Base+0x7330>
  4141f4:	add	x0, x0, #0xf10
  4141f8:	bl	402f90 <ngettext@plt>
  4141fc:	mov	w2, #0x8                   	// #8
  414200:	ldr	w1, [sp, #168]
  414204:	bl	44dbd0 <error@@Base>
  414208:	mov	w0, #0x8                   	// #8
  41420c:	str	w0, [sp, #168]
  414210:	ldr	w0, [sp, #168]
  414214:	ldr	x1, [sp, #64]
  414218:	add	x0, x1, x0
  41421c:	ldr	x1, [sp, #56]
  414220:	cmp	x1, x0
  414224:	b.hi	414250 <ferror@plt+0x109c0>  // b.pmore
  414228:	ldr	x1, [sp, #64]
  41422c:	ldr	x0, [sp, #56]
  414230:	cmp	x1, x0
  414234:	b.cs	41424c <ferror@plt+0x109bc>  // b.hs, b.nlast
  414238:	ldr	x1, [sp, #56]
  41423c:	ldr	x0, [sp, #64]
  414240:	sub	x0, x1, x0
  414244:	str	w0, [sp, #168]
  414248:	b	414250 <ferror@plt+0x109c0>
  41424c:	str	wzr, [sp, #168]
  414250:	ldr	w0, [sp, #168]
  414254:	cmp	w0, #0x0
  414258:	b.eq	414268 <ferror@plt+0x109d8>  // b.none
  41425c:	ldr	w0, [sp, #168]
  414260:	cmp	w0, #0x8
  414264:	b.ls	414270 <ferror@plt+0x109e0>  // b.plast
  414268:	str	xzr, [sp, #184]
  41426c:	b	414290 <ferror@plt+0x10a00>
  414270:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  414274:	add	x0, x0, #0x2f8
  414278:	ldr	x2, [x0]
  41427c:	ldr	w0, [sp, #168]
  414280:	mov	w1, w0
  414284:	ldr	x0, [sp, #64]
  414288:	blr	x2
  41428c:	str	x0, [sp, #184]
  414290:	ldr	x1, [sp, #64]
  414294:	ldr	x0, [sp, #40]
  414298:	add	x0, x1, x0
  41429c:	str	x0, [sp, #64]
  4142a0:	b	414964 <ferror@plt+0x110d4>
  4142a4:	mov	x0, #0x1                   	// #1
  4142a8:	str	x0, [sp, #184]
  4142ac:	b	414964 <ferror@plt+0x110d4>
  4142b0:	mov	w0, #0x1                   	// #1
  4142b4:	str	w0, [sp, #164]
  4142b8:	ldr	w0, [sp, #164]
  4142bc:	cmp	w0, #0x8
  4142c0:	b.ls	4142f4 <ferror@plt+0x10a64>  // b.plast
  4142c4:	ldr	w0, [sp, #164]
  4142c8:	mov	x2, x0
  4142cc:	adrp	x0, 455000 <warn@@Base+0x7330>
  4142d0:	add	x1, x0, #0xec0
  4142d4:	adrp	x0, 455000 <warn@@Base+0x7330>
  4142d8:	add	x0, x0, #0xf10
  4142dc:	bl	402f90 <ngettext@plt>
  4142e0:	mov	w2, #0x8                   	// #8
  4142e4:	ldr	w1, [sp, #164]
  4142e8:	bl	44dbd0 <error@@Base>
  4142ec:	mov	w0, #0x8                   	// #8
  4142f0:	str	w0, [sp, #164]
  4142f4:	ldr	w0, [sp, #164]
  4142f8:	ldr	x1, [sp, #64]
  4142fc:	add	x0, x1, x0
  414300:	ldr	x1, [sp, #56]
  414304:	cmp	x1, x0
  414308:	b.hi	414334 <ferror@plt+0x10aa4>  // b.pmore
  41430c:	ldr	x1, [sp, #64]
  414310:	ldr	x0, [sp, #56]
  414314:	cmp	x1, x0
  414318:	b.cs	414330 <ferror@plt+0x10aa0>  // b.hs, b.nlast
  41431c:	ldr	x1, [sp, #56]
  414320:	ldr	x0, [sp, #64]
  414324:	sub	x0, x1, x0
  414328:	str	w0, [sp, #164]
  41432c:	b	414334 <ferror@plt+0x10aa4>
  414330:	str	wzr, [sp, #164]
  414334:	ldr	w0, [sp, #164]
  414338:	cmp	w0, #0x0
  41433c:	b.eq	41434c <ferror@plt+0x10abc>  // b.none
  414340:	ldr	w0, [sp, #164]
  414344:	cmp	w0, #0x8
  414348:	b.ls	414354 <ferror@plt+0x10ac4>  // b.plast
  41434c:	str	xzr, [sp, #184]
  414350:	b	414374 <ferror@plt+0x10ae4>
  414354:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  414358:	add	x0, x0, #0x2f8
  41435c:	ldr	x2, [x0]
  414360:	ldr	w0, [sp, #164]
  414364:	mov	w1, w0
  414368:	ldr	x0, [sp, #64]
  41436c:	blr	x2
  414370:	str	x0, [sp, #184]
  414374:	ldr	x0, [sp, #64]
  414378:	add	x0, x0, #0x1
  41437c:	str	x0, [sp, #64]
  414380:	b	414964 <ferror@plt+0x110d4>
  414384:	mov	w0, #0x2                   	// #2
  414388:	str	w0, [sp, #160]
  41438c:	ldr	w0, [sp, #160]
  414390:	cmp	w0, #0x8
  414394:	b.ls	4143c8 <ferror@plt+0x10b38>  // b.plast
  414398:	ldr	w0, [sp, #160]
  41439c:	mov	x2, x0
  4143a0:	adrp	x0, 455000 <warn@@Base+0x7330>
  4143a4:	add	x1, x0, #0xec0
  4143a8:	adrp	x0, 455000 <warn@@Base+0x7330>
  4143ac:	add	x0, x0, #0xf10
  4143b0:	bl	402f90 <ngettext@plt>
  4143b4:	mov	w2, #0x8                   	// #8
  4143b8:	ldr	w1, [sp, #160]
  4143bc:	bl	44dbd0 <error@@Base>
  4143c0:	mov	w0, #0x8                   	// #8
  4143c4:	str	w0, [sp, #160]
  4143c8:	ldr	w0, [sp, #160]
  4143cc:	ldr	x1, [sp, #64]
  4143d0:	add	x0, x1, x0
  4143d4:	ldr	x1, [sp, #56]
  4143d8:	cmp	x1, x0
  4143dc:	b.hi	414408 <ferror@plt+0x10b78>  // b.pmore
  4143e0:	ldr	x1, [sp, #64]
  4143e4:	ldr	x0, [sp, #56]
  4143e8:	cmp	x1, x0
  4143ec:	b.cs	414404 <ferror@plt+0x10b74>  // b.hs, b.nlast
  4143f0:	ldr	x1, [sp, #56]
  4143f4:	ldr	x0, [sp, #64]
  4143f8:	sub	x0, x1, x0
  4143fc:	str	w0, [sp, #160]
  414400:	b	414408 <ferror@plt+0x10b78>
  414404:	str	wzr, [sp, #160]
  414408:	ldr	w0, [sp, #160]
  41440c:	cmp	w0, #0x0
  414410:	b.eq	414420 <ferror@plt+0x10b90>  // b.none
  414414:	ldr	w0, [sp, #160]
  414418:	cmp	w0, #0x8
  41441c:	b.ls	414428 <ferror@plt+0x10b98>  // b.plast
  414420:	str	xzr, [sp, #184]
  414424:	b	414448 <ferror@plt+0x10bb8>
  414428:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41442c:	add	x0, x0, #0x2f8
  414430:	ldr	x2, [x0]
  414434:	ldr	w0, [sp, #160]
  414438:	mov	w1, w0
  41443c:	ldr	x0, [sp, #64]
  414440:	blr	x2
  414444:	str	x0, [sp, #184]
  414448:	ldr	x0, [sp, #64]
  41444c:	add	x0, x0, #0x2
  414450:	str	x0, [sp, #64]
  414454:	b	414964 <ferror@plt+0x110d4>
  414458:	mov	w0, #0x4                   	// #4
  41445c:	str	w0, [sp, #156]
  414460:	ldr	w0, [sp, #156]
  414464:	cmp	w0, #0x8
  414468:	b.ls	41449c <ferror@plt+0x10c0c>  // b.plast
  41446c:	ldr	w0, [sp, #156]
  414470:	mov	x2, x0
  414474:	adrp	x0, 455000 <warn@@Base+0x7330>
  414478:	add	x1, x0, #0xec0
  41447c:	adrp	x0, 455000 <warn@@Base+0x7330>
  414480:	add	x0, x0, #0xf10
  414484:	bl	402f90 <ngettext@plt>
  414488:	mov	w2, #0x8                   	// #8
  41448c:	ldr	w1, [sp, #156]
  414490:	bl	44dbd0 <error@@Base>
  414494:	mov	w0, #0x8                   	// #8
  414498:	str	w0, [sp, #156]
  41449c:	ldr	w0, [sp, #156]
  4144a0:	ldr	x1, [sp, #64]
  4144a4:	add	x0, x1, x0
  4144a8:	ldr	x1, [sp, #56]
  4144ac:	cmp	x1, x0
  4144b0:	b.hi	4144dc <ferror@plt+0x10c4c>  // b.pmore
  4144b4:	ldr	x1, [sp, #64]
  4144b8:	ldr	x0, [sp, #56]
  4144bc:	cmp	x1, x0
  4144c0:	b.cs	4144d8 <ferror@plt+0x10c48>  // b.hs, b.nlast
  4144c4:	ldr	x1, [sp, #56]
  4144c8:	ldr	x0, [sp, #64]
  4144cc:	sub	x0, x1, x0
  4144d0:	str	w0, [sp, #156]
  4144d4:	b	4144dc <ferror@plt+0x10c4c>
  4144d8:	str	wzr, [sp, #156]
  4144dc:	ldr	w0, [sp, #156]
  4144e0:	cmp	w0, #0x0
  4144e4:	b.eq	4144f4 <ferror@plt+0x10c64>  // b.none
  4144e8:	ldr	w0, [sp, #156]
  4144ec:	cmp	w0, #0x8
  4144f0:	b.ls	4144fc <ferror@plt+0x10c6c>  // b.plast
  4144f4:	str	xzr, [sp, #184]
  4144f8:	b	41451c <ferror@plt+0x10c8c>
  4144fc:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  414500:	add	x0, x0, #0x2f8
  414504:	ldr	x2, [x0]
  414508:	ldr	w0, [sp, #156]
  41450c:	mov	w1, w0
  414510:	ldr	x0, [sp, #64]
  414514:	blr	x2
  414518:	str	x0, [sp, #184]
  41451c:	ldr	x0, [sp, #64]
  414520:	add	x0, x0, #0x4
  414524:	str	x0, [sp, #64]
  414528:	b	414964 <ferror@plt+0x110d4>
  41452c:	add	x1, sp, #0x68
  414530:	add	x0, sp, #0x6c
  414534:	mov	x4, x1
  414538:	mov	x3, x0
  41453c:	mov	w2, #0x1                   	// #1
  414540:	ldr	x1, [sp, #56]
  414544:	ldr	x0, [sp, #64]
  414548:	bl	40f70c <ferror@plt+0xbe7c>
  41454c:	str	x0, [sp, #128]
  414550:	ldr	w0, [sp, #108]
  414554:	mov	w0, w0
  414558:	ldr	x1, [sp, #64]
  41455c:	add	x0, x1, x0
  414560:	str	x0, [sp, #64]
  414564:	ldr	x0, [sp, #128]
  414568:	str	x0, [sp, #120]
  41456c:	ldr	x1, [sp, #120]
  414570:	ldr	x0, [sp, #128]
  414574:	cmp	x1, x0
  414578:	b.eq	414588 <ferror@plt+0x10cf8>  // b.none
  41457c:	ldr	w0, [sp, #104]
  414580:	orr	w0, w0, #0x2
  414584:	str	w0, [sp, #104]
  414588:	ldr	w0, [sp, #104]
  41458c:	bl	40f21c <ferror@plt+0xb98c>
  414590:	ldr	x0, [sp, #120]
  414594:	str	x0, [sp, #184]
  414598:	b	414964 <ferror@plt+0x110d4>
  41459c:	add	x1, sp, #0x60
  4145a0:	add	x0, sp, #0x64
  4145a4:	mov	x4, x1
  4145a8:	mov	x3, x0
  4145ac:	mov	w2, #0x0                   	// #0
  4145b0:	ldr	x1, [sp, #56]
  4145b4:	ldr	x0, [sp, #64]
  4145b8:	bl	40f70c <ferror@plt+0xbe7c>
  4145bc:	str	x0, [sp, #136]
  4145c0:	ldr	w0, [sp, #100]
  4145c4:	mov	w0, w0
  4145c8:	ldr	x1, [sp, #64]
  4145cc:	add	x0, x1, x0
  4145d0:	str	x0, [sp, #64]
  4145d4:	ldr	x0, [sp, #136]
  4145d8:	str	x0, [sp, #184]
  4145dc:	ldr	x1, [sp, #184]
  4145e0:	ldr	x0, [sp, #136]
  4145e4:	cmp	x1, x0
  4145e8:	b.eq	4145f8 <ferror@plt+0x10d68>  // b.none
  4145ec:	ldr	w0, [sp, #96]
  4145f0:	orr	w0, w0, #0x2
  4145f4:	str	w0, [sp, #96]
  4145f8:	ldr	w0, [sp, #96]
  4145fc:	bl	40f21c <ferror@plt+0xb98c>
  414600:	b	414964 <ferror@plt+0x110d4>
  414604:	ldr	x0, [sp, #64]
  414608:	add	x0, x0, #0x8
  41460c:	str	x0, [sp, #64]
  414610:	b	414964 <ferror@plt+0x110d4>
  414614:	ldr	x0, [sp, #64]
  414618:	add	x0, x0, #0x10
  41461c:	str	x0, [sp, #64]
  414620:	b	414964 <ferror@plt+0x110d4>
  414624:	ldr	x1, [sp, #56]
  414628:	ldr	x0, [sp, #64]
  41462c:	sub	x0, x1, x0
  414630:	mov	x1, x0
  414634:	ldr	x0, [sp, #64]
  414638:	bl	403020 <strnlen@plt>
  41463c:	add	x0, x0, #0x1
  414640:	ldr	x1, [sp, #64]
  414644:	add	x0, x1, x0
  414648:	str	x0, [sp, #64]
  41464c:	b	414964 <ferror@plt+0x110d4>
  414650:	add	x1, sp, #0x58
  414654:	add	x0, sp, #0x5c
  414658:	mov	x4, x1
  41465c:	mov	x3, x0
  414660:	mov	w2, #0x0                   	// #0
  414664:	ldr	x1, [sp, #56]
  414668:	ldr	x0, [sp, #64]
  41466c:	bl	40f70c <ferror@plt+0xbe7c>
  414670:	str	x0, [sp, #112]
  414674:	ldr	w0, [sp, #92]
  414678:	mov	w0, w0
  41467c:	ldr	x1, [sp, #64]
  414680:	add	x0, x1, x0
  414684:	str	x0, [sp, #64]
  414688:	ldr	x0, [sp, #112]
  41468c:	str	x0, [sp, #184]
  414690:	ldr	x1, [sp, #184]
  414694:	ldr	x0, [sp, #112]
  414698:	cmp	x1, x0
  41469c:	b.eq	4146ac <ferror@plt+0x10e1c>  // b.none
  4146a0:	ldr	w0, [sp, #88]
  4146a4:	orr	w0, w0, #0x2
  4146a8:	str	w0, [sp, #88]
  4146ac:	ldr	w0, [sp, #88]
  4146b0:	bl	40f21c <ferror@plt+0xb98c>
  4146b4:	b	414964 <ferror@plt+0x110d4>
  4146b8:	mov	w0, #0x1                   	// #1
  4146bc:	str	w0, [sp, #152]
  4146c0:	ldr	w0, [sp, #152]
  4146c4:	cmp	w0, #0x8
  4146c8:	b.ls	4146fc <ferror@plt+0x10e6c>  // b.plast
  4146cc:	ldr	w0, [sp, #152]
  4146d0:	mov	x2, x0
  4146d4:	adrp	x0, 455000 <warn@@Base+0x7330>
  4146d8:	add	x1, x0, #0xec0
  4146dc:	adrp	x0, 455000 <warn@@Base+0x7330>
  4146e0:	add	x0, x0, #0xf10
  4146e4:	bl	402f90 <ngettext@plt>
  4146e8:	mov	w2, #0x8                   	// #8
  4146ec:	ldr	w1, [sp, #152]
  4146f0:	bl	44dbd0 <error@@Base>
  4146f4:	mov	w0, #0x8                   	// #8
  4146f8:	str	w0, [sp, #152]
  4146fc:	ldr	w0, [sp, #152]
  414700:	ldr	x1, [sp, #64]
  414704:	add	x0, x1, x0
  414708:	ldr	x1, [sp, #56]
  41470c:	cmp	x1, x0
  414710:	b.hi	41473c <ferror@plt+0x10eac>  // b.pmore
  414714:	ldr	x1, [sp, #64]
  414718:	ldr	x0, [sp, #56]
  41471c:	cmp	x1, x0
  414720:	b.cs	414738 <ferror@plt+0x10ea8>  // b.hs, b.nlast
  414724:	ldr	x1, [sp, #56]
  414728:	ldr	x0, [sp, #64]
  41472c:	sub	x0, x1, x0
  414730:	str	w0, [sp, #152]
  414734:	b	41473c <ferror@plt+0x10eac>
  414738:	str	wzr, [sp, #152]
  41473c:	ldr	w0, [sp, #152]
  414740:	cmp	w0, #0x0
  414744:	b.eq	414754 <ferror@plt+0x10ec4>  // b.none
  414748:	ldr	w0, [sp, #152]
  41474c:	cmp	w0, #0x8
  414750:	b.ls	41475c <ferror@plt+0x10ecc>  // b.plast
  414754:	str	xzr, [sp, #184]
  414758:	b	41477c <ferror@plt+0x10eec>
  41475c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  414760:	add	x0, x0, #0x2f8
  414764:	ldr	x2, [x0]
  414768:	ldr	w0, [sp, #152]
  41476c:	mov	w1, w0
  414770:	ldr	x0, [sp, #64]
  414774:	blr	x2
  414778:	str	x0, [sp, #184]
  41477c:	ldr	x0, [sp, #184]
  414780:	add	x0, x0, #0x1
  414784:	ldr	x1, [sp, #64]
  414788:	add	x0, x1, x0
  41478c:	str	x0, [sp, #64]
  414790:	b	414964 <ferror@plt+0x110d4>
  414794:	mov	w0, #0x2                   	// #2
  414798:	str	w0, [sp, #148]
  41479c:	ldr	w0, [sp, #148]
  4147a0:	cmp	w0, #0x8
  4147a4:	b.ls	4147d8 <ferror@plt+0x10f48>  // b.plast
  4147a8:	ldr	w0, [sp, #148]
  4147ac:	mov	x2, x0
  4147b0:	adrp	x0, 455000 <warn@@Base+0x7330>
  4147b4:	add	x1, x0, #0xec0
  4147b8:	adrp	x0, 455000 <warn@@Base+0x7330>
  4147bc:	add	x0, x0, #0xf10
  4147c0:	bl	402f90 <ngettext@plt>
  4147c4:	mov	w2, #0x8                   	// #8
  4147c8:	ldr	w1, [sp, #148]
  4147cc:	bl	44dbd0 <error@@Base>
  4147d0:	mov	w0, #0x8                   	// #8
  4147d4:	str	w0, [sp, #148]
  4147d8:	ldr	w0, [sp, #148]
  4147dc:	ldr	x1, [sp, #64]
  4147e0:	add	x0, x1, x0
  4147e4:	ldr	x1, [sp, #56]
  4147e8:	cmp	x1, x0
  4147ec:	b.hi	414818 <ferror@plt+0x10f88>  // b.pmore
  4147f0:	ldr	x1, [sp, #64]
  4147f4:	ldr	x0, [sp, #56]
  4147f8:	cmp	x1, x0
  4147fc:	b.cs	414814 <ferror@plt+0x10f84>  // b.hs, b.nlast
  414800:	ldr	x1, [sp, #56]
  414804:	ldr	x0, [sp, #64]
  414808:	sub	x0, x1, x0
  41480c:	str	w0, [sp, #148]
  414810:	b	414818 <ferror@plt+0x10f88>
  414814:	str	wzr, [sp, #148]
  414818:	ldr	w0, [sp, #148]
  41481c:	cmp	w0, #0x0
  414820:	b.eq	414830 <ferror@plt+0x10fa0>  // b.none
  414824:	ldr	w0, [sp, #148]
  414828:	cmp	w0, #0x8
  41482c:	b.ls	414838 <ferror@plt+0x10fa8>  // b.plast
  414830:	str	xzr, [sp, #184]
  414834:	b	414858 <ferror@plt+0x10fc8>
  414838:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41483c:	add	x0, x0, #0x2f8
  414840:	ldr	x2, [x0]
  414844:	ldr	w0, [sp, #148]
  414848:	mov	w1, w0
  41484c:	ldr	x0, [sp, #64]
  414850:	blr	x2
  414854:	str	x0, [sp, #184]
  414858:	ldr	x0, [sp, #184]
  41485c:	add	x0, x0, #0x2
  414860:	ldr	x1, [sp, #64]
  414864:	add	x0, x1, x0
  414868:	str	x0, [sp, #64]
  41486c:	b	414964 <ferror@plt+0x110d4>
  414870:	mov	w0, #0x4                   	// #4
  414874:	str	w0, [sp, #144]
  414878:	ldr	w0, [sp, #144]
  41487c:	cmp	w0, #0x8
  414880:	b.ls	4148b4 <ferror@plt+0x11024>  // b.plast
  414884:	ldr	w0, [sp, #144]
  414888:	mov	x2, x0
  41488c:	adrp	x0, 455000 <warn@@Base+0x7330>
  414890:	add	x1, x0, #0xec0
  414894:	adrp	x0, 455000 <warn@@Base+0x7330>
  414898:	add	x0, x0, #0xf10
  41489c:	bl	402f90 <ngettext@plt>
  4148a0:	mov	w2, #0x8                   	// #8
  4148a4:	ldr	w1, [sp, #144]
  4148a8:	bl	44dbd0 <error@@Base>
  4148ac:	mov	w0, #0x8                   	// #8
  4148b0:	str	w0, [sp, #144]
  4148b4:	ldr	w0, [sp, #144]
  4148b8:	ldr	x1, [sp, #64]
  4148bc:	add	x0, x1, x0
  4148c0:	ldr	x1, [sp, #56]
  4148c4:	cmp	x1, x0
  4148c8:	b.hi	4148f4 <ferror@plt+0x11064>  // b.pmore
  4148cc:	ldr	x1, [sp, #64]
  4148d0:	ldr	x0, [sp, #56]
  4148d4:	cmp	x1, x0
  4148d8:	b.cs	4148f0 <ferror@plt+0x11060>  // b.hs, b.nlast
  4148dc:	ldr	x1, [sp, #56]
  4148e0:	ldr	x0, [sp, #64]
  4148e4:	sub	x0, x1, x0
  4148e8:	str	w0, [sp, #144]
  4148ec:	b	4148f4 <ferror@plt+0x11064>
  4148f0:	str	wzr, [sp, #144]
  4148f4:	ldr	w0, [sp, #144]
  4148f8:	cmp	w0, #0x0
  4148fc:	b.eq	41490c <ferror@plt+0x1107c>  // b.none
  414900:	ldr	w0, [sp, #144]
  414904:	cmp	w0, #0x8
  414908:	b.ls	414914 <ferror@plt+0x11084>  // b.plast
  41490c:	str	xzr, [sp, #184]
  414910:	b	414934 <ferror@plt+0x110a4>
  414914:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  414918:	add	x0, x0, #0x2f8
  41491c:	ldr	x2, [x0]
  414920:	ldr	w0, [sp, #144]
  414924:	mov	w1, w0
  414928:	ldr	x0, [sp, #64]
  41492c:	blr	x2
  414930:	str	x0, [sp, #184]
  414934:	ldr	x0, [sp, #184]
  414938:	add	x0, x0, #0x4
  41493c:	ldr	x1, [sp, #64]
  414940:	add	x0, x1, x0
  414944:	str	x0, [sp, #64]
  414948:	b	414964 <ferror@plt+0x110d4>
  41494c:	ldr	x0, [sp, #64]
  414950:	add	x0, x0, #0x8
  414954:	str	x0, [sp, #64]
  414958:	b	414964 <ferror@plt+0x110d4>
  41495c:	mov	x0, #0x0                   	// #0
  414960:	b	41498c <ferror@plt+0x110fc>
  414964:	ldr	x0, [sp, #24]
  414968:	ldr	x1, [sp, #184]
  41496c:	str	x1, [x0]
  414970:	ldr	x1, [sp, #64]
  414974:	ldr	x0, [sp, #56]
  414978:	cmp	x1, x0
  41497c:	b.ls	414988 <ferror@plt+0x110f8>  // b.plast
  414980:	ldr	x0, [sp, #56]
  414984:	str	x0, [sp, #64]
  414988:	ldr	x0, [sp, #64]
  41498c:	ldp	x29, x30, [sp], #192
  414990:	ret
  414994:	stp	x29, x30, [sp, #-128]!
  414998:	mov	x29, sp
  41499c:	str	x0, [sp, #72]
  4149a0:	str	x1, [sp, #64]
  4149a4:	str	x2, [sp, #56]
  4149a8:	str	x3, [sp, #48]
  4149ac:	str	x4, [sp, #40]
  4149b0:	str	w5, [sp, #36]
  4149b4:	str	x6, [sp, #24]
  4149b8:	str	w7, [sp, #32]
  4149bc:	ldr	x0, [sp, #24]
  4149c0:	str	wzr, [x0]
  4149c4:	add	x1, sp, #0x58
  4149c8:	add	x0, sp, #0x5c
  4149cc:	mov	x4, x1
  4149d0:	mov	x3, x0
  4149d4:	mov	w2, #0x0                   	// #0
  4149d8:	ldr	x1, [sp, #56]
  4149dc:	ldr	x0, [sp, #64]
  4149e0:	bl	40f70c <ferror@plt+0xbe7c>
  4149e4:	str	x0, [sp, #104]
  4149e8:	ldr	w0, [sp, #92]
  4149ec:	mov	w0, w0
  4149f0:	ldr	x1, [sp, #64]
  4149f4:	add	x0, x1, x0
  4149f8:	str	x0, [sp, #64]
  4149fc:	ldr	x0, [sp, #104]
  414a00:	str	x0, [sp, #96]
  414a04:	ldr	x1, [sp, #96]
  414a08:	ldr	x0, [sp, #104]
  414a0c:	cmp	x1, x0
  414a10:	b.eq	414a20 <ferror@plt+0x11190>  // b.none
  414a14:	ldr	w0, [sp, #88]
  414a18:	orr	w0, w0, #0x2
  414a1c:	str	w0, [sp, #88]
  414a20:	ldr	w0, [sp, #88]
  414a24:	bl	40f21c <ferror@plt+0xb98c>
  414a28:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  414a2c:	add	x0, x0, #0x9d0
  414a30:	ldr	x0, [x0]
  414a34:	str	x0, [sp, #120]
  414a38:	b	414a48 <ferror@plt+0x111b8>
  414a3c:	ldr	x0, [sp, #120]
  414a40:	ldr	x0, [x0, #40]
  414a44:	str	x0, [sp, #120]
  414a48:	ldr	x0, [sp, #120]
  414a4c:	cmp	x0, #0x0
  414a50:	b.eq	414a68 <ferror@plt+0x111d8>  // b.none
  414a54:	ldr	x0, [sp, #120]
  414a58:	ldr	x0, [x0]
  414a5c:	ldr	x1, [sp, #96]
  414a60:	cmp	x1, x0
  414a64:	b.ne	414a3c <ferror@plt+0x111ac>  // b.any
  414a68:	ldr	x0, [sp, #120]
  414a6c:	cmp	x0, #0x0
  414a70:	b.eq	414bc0 <ferror@plt+0x11330>  // b.none
  414a74:	ldr	x0, [sp, #120]
  414a78:	ldr	x0, [x0, #24]
  414a7c:	str	x0, [sp, #112]
  414a80:	b	414ba0 <ferror@plt+0x11310>
  414a84:	str	xzr, [sp, #80]
  414a88:	ldr	x0, [sp, #112]
  414a8c:	ldr	x0, [x0, #8]
  414a90:	add	x1, sp, #0x50
  414a94:	mov	x6, x1
  414a98:	ldr	w5, [sp, #36]
  414a9c:	ldr	x4, [sp, #40]
  414aa0:	ldr	x3, [sp, #48]
  414aa4:	ldr	x2, [sp, #56]
  414aa8:	ldr	x1, [sp, #64]
  414aac:	bl	413e68 <ferror@plt+0x105d8>
  414ab0:	str	x0, [sp, #64]
  414ab4:	ldr	x0, [sp, #64]
  414ab8:	cmp	x0, #0x0
  414abc:	b.eq	414bc8 <ferror@plt+0x11338>  // b.none
  414ac0:	ldr	x0, [sp, #112]
  414ac4:	ldr	x0, [x0]
  414ac8:	cmp	x0, #0x3e
  414acc:	b.eq	414b34 <ferror@plt+0x112a4>  // b.none
  414ad0:	cmp	x0, #0x49
  414ad4:	b.ne	414b94 <ferror@plt+0x11304>  // b.any
  414ad8:	ldr	w0, [sp, #32]
  414adc:	cmp	w0, #0x0
  414ae0:	b.ne	414bd0 <ferror@plt+0x11340>  // b.any
  414ae4:	ldr	x1, [sp, #56]
  414ae8:	ldr	x0, [sp, #72]
  414aec:	sub	x0, x1, x0
  414af0:	mov	x1, x0
  414af4:	ldr	x0, [sp, #80]
  414af8:	cmp	x1, x0
  414afc:	b.ls	414bd8 <ferror@plt+0x11348>  // b.plast
  414b00:	ldr	x0, [sp, #80]
  414b04:	ldr	x1, [sp, #72]
  414b08:	add	x0, x1, x0
  414b0c:	mov	w7, #0x1                   	// #1
  414b10:	ldr	x6, [sp, #24]
  414b14:	ldr	w5, [sp, #36]
  414b18:	ldr	x4, [sp, #40]
  414b1c:	ldr	x3, [sp, #48]
  414b20:	ldr	x2, [sp, #56]
  414b24:	mov	x1, x0
  414b28:	ldr	x0, [sp, #72]
  414b2c:	bl	414994 <ferror@plt+0x11104>
  414b30:	b	414b94 <ferror@plt+0x11304>
  414b34:	ldr	x0, [sp, #80]
  414b38:	cmp	x0, #0xe
  414b3c:	cset	w1, hi  // hi = pmore
  414b40:	and	w1, w1, #0xff
  414b44:	cmp	w1, #0x0
  414b48:	b.ne	414b80 <ferror@plt+0x112f0>  // b.any
  414b4c:	mov	w1, w0
  414b50:	mov	x0, #0x1                   	// #1
  414b54:	lsl	x1, x0, x1
  414b58:	mov	x0, #0x4186                	// #16774
  414b5c:	and	x0, x1, x0
  414b60:	cmp	x0, #0x0
  414b64:	cset	w0, ne  // ne = any
  414b68:	and	w0, w0, #0xff
  414b6c:	cmp	w0, #0x0
  414b70:	b.eq	414b80 <ferror@plt+0x112f0>  // b.none
  414b74:	ldr	x0, [sp, #24]
  414b78:	str	wzr, [x0]
  414b7c:	b	414b90 <ferror@plt+0x11300>
  414b80:	ldr	x0, [sp, #24]
  414b84:	mov	w1, #0x1                   	// #1
  414b88:	str	w1, [x0]
  414b8c:	nop
  414b90:	nop
  414b94:	ldr	x0, [sp, #112]
  414b98:	ldr	x0, [x0, #24]
  414b9c:	str	x0, [sp, #112]
  414ba0:	ldr	x0, [sp, #112]
  414ba4:	cmp	x0, #0x0
  414ba8:	b.eq	414bdc <ferror@plt+0x1134c>  // b.none
  414bac:	ldr	x0, [sp, #112]
  414bb0:	ldr	x0, [x0]
  414bb4:	cmp	x0, #0x0
  414bb8:	b.ne	414a84 <ferror@plt+0x111f4>  // b.any
  414bbc:	b	414bdc <ferror@plt+0x1134c>
  414bc0:	nop
  414bc4:	b	414bdc <ferror@plt+0x1134c>
  414bc8:	nop
  414bcc:	b	414bdc <ferror@plt+0x1134c>
  414bd0:	nop
  414bd4:	b	414bdc <ferror@plt+0x1134c>
  414bd8:	nop
  414bdc:	ldp	x29, x30, [sp], #128
  414be0:	ret
  414be4:	stp	x29, x30, [sp, #-64]!
  414be8:	mov	x29, sp
  414bec:	str	x0, [sp, #40]
  414bf0:	str	x1, [sp, #32]
  414bf4:	str	x2, [sp, #24]
  414bf8:	str	w3, [sp, #20]
  414bfc:	add	x0, sp, #0x34
  414c00:	mov	x4, x0
  414c04:	ldr	x3, [sp, #32]
  414c08:	ldr	w2, [sp, #20]
  414c0c:	ldr	x1, [sp, #24]
  414c10:	ldr	x0, [sp, #40]
  414c14:	bl	40f70c <ferror@plt+0xbe7c>
  414c18:	str	x0, [sp, #56]
  414c1c:	ldr	w0, [sp, #52]
  414c20:	cmp	w0, #0x0
  414c24:	b.eq	414c34 <ferror@plt+0x113a4>  // b.none
  414c28:	ldr	w0, [sp, #52]
  414c2c:	bl	40f21c <ferror@plt+0xb98c>
  414c30:	b	414c6c <ferror@plt+0x113dc>
  414c34:	ldr	w0, [sp, #20]
  414c38:	cmp	w0, #0x0
  414c3c:	b.eq	414c4c <ferror@plt+0x113bc>  // b.none
  414c40:	adrp	x0, 456000 <warn@@Base+0x8330>
  414c44:	add	x0, x0, #0x6c8
  414c48:	b	414c54 <ferror@plt+0x113c4>
  414c4c:	adrp	x0, 455000 <warn@@Base+0x7330>
  414c50:	add	x0, x0, #0xfc0
  414c54:	ldr	x1, [sp, #56]
  414c58:	bl	40f570 <ferror@plt+0xbce0>
  414c5c:	mov	x1, x0
  414c60:	adrp	x0, 457000 <warn@@Base+0x9330>
  414c64:	add	x0, x0, #0x410
  414c68:	bl	403780 <printf@plt>
  414c6c:	nop
  414c70:	ldp	x29, x30, [sp], #64
  414c74:	ret
  414c78:	stp	x29, x30, [sp, #-80]!
  414c7c:	mov	x29, sp
  414c80:	str	x0, [sp, #56]
  414c84:	str	x1, [sp, #48]
  414c88:	str	x2, [sp, #40]
  414c8c:	str	x3, [sp, #32]
  414c90:	str	w4, [sp, #28]
  414c94:	ldr	x0, [sp, #48]
  414c98:	cmp	x0, #0x0
  414c9c:	b.ne	414cb0 <ferror@plt+0x11420>  // b.any
  414ca0:	adrp	x0, 457000 <warn@@Base+0x9330>
  414ca4:	add	x0, x0, #0x418
  414ca8:	bl	403780 <printf@plt>
  414cac:	b	4150d4 <ferror@plt+0x11844>
  414cb0:	ldr	x0, [sp, #56]
  414cb4:	cmp	x0, #0x4
  414cb8:	b.hi	414ccc <ferror@plt+0x1143c>  // b.pmore
  414cbc:	ldr	x0, [sp, #56]
  414cc0:	cmp	x0, #0x3
  414cc4:	b.cs	414cdc <ferror@plt+0x1144c>  // b.hs, b.nlast
  414cc8:	b	414d04 <ferror@plt+0x11474>
  414ccc:	ldr	x0, [sp, #56]
  414cd0:	sub	x0, x0, #0x9
  414cd4:	cmp	x0, #0x1
  414cd8:	b.hi	414d04 <ferror@plt+0x11474>  // b.pmore
  414cdc:	ldr	x0, [sp, #48]
  414ce0:	neg	x0, x0
  414ce4:	ldr	x1, [sp, #40]
  414ce8:	add	x0, x1, x0
  414cec:	str	x0, [sp, #40]
  414cf0:	nop
  414cf4:	ldr	x0, [sp, #48]
  414cf8:	cmp	x0, #0x1
  414cfc:	b.hi	414d44 <ferror@plt+0x114b4>  // b.pmore
  414d00:	b	414d24 <ferror@plt+0x11494>
  414d04:	adrp	x0, 457000 <warn@@Base+0x9330>
  414d08:	add	x0, x0, #0x428
  414d0c:	bl	403450 <puts@plt>
  414d10:	adrp	x0, 457000 <warn@@Base+0x9330>
  414d14:	add	x0, x0, #0x438
  414d18:	bl	403840 <gettext@plt>
  414d1c:	bl	44dcd0 <warn@@Base>
  414d20:	b	4150d4 <ferror@plt+0x11844>
  414d24:	adrp	x0, 457000 <warn@@Base+0x9330>
  414d28:	add	x0, x0, #0x428
  414d2c:	bl	403450 <puts@plt>
  414d30:	adrp	x0, 457000 <warn@@Base+0x9330>
  414d34:	add	x0, x0, #0x468
  414d38:	bl	403840 <gettext@plt>
  414d3c:	bl	44dcd0 <warn@@Base>
  414d40:	b	4150d4 <ferror@plt+0x11844>
  414d44:	ldr	w0, [sp, #28]
  414d48:	cmp	w0, #0x0
  414d4c:	b.le	414d78 <ferror@plt+0x114e8>
  414d50:	ldr	w0, [sp, #28]
  414d54:	cmp	w0, #0x100
  414d58:	b.gt	414d78 <ferror@plt+0x114e8>
  414d5c:	ldr	w0, [sp, #28]
  414d60:	sub	w1, w0, #0x1
  414d64:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  414d68:	add	x0, x0, #0x5a8
  414d6c:	sxtw	x1, w1
  414d70:	ldr	w0, [x0, x1, lsl #2]
  414d74:	b	414d7c <ferror@plt+0x114ec>
  414d78:	mov	w0, #0x0                   	// #0
  414d7c:	str	w0, [sp, #68]
  414d80:	mov	w0, #0x28                  	// #40
  414d84:	bl	4037e0 <putchar@plt>
  414d88:	b	4150a0 <ferror@plt+0x11810>
  414d8c:	mov	w0, #0x1                   	// #1
  414d90:	str	w0, [sp, #72]
  414d94:	ldr	w0, [sp, #72]
  414d98:	cmp	w0, #0x1
  414d9c:	b.ls	414dd0 <ferror@plt+0x11540>  // b.plast
  414da0:	ldr	w0, [sp, #72]
  414da4:	mov	x2, x0
  414da8:	adrp	x0, 455000 <warn@@Base+0x7330>
  414dac:	add	x1, x0, #0xec0
  414db0:	adrp	x0, 455000 <warn@@Base+0x7330>
  414db4:	add	x0, x0, #0xf10
  414db8:	bl	402f90 <ngettext@plt>
  414dbc:	mov	w2, #0x1                   	// #1
  414dc0:	ldr	w1, [sp, #72]
  414dc4:	bl	44dbd0 <error@@Base>
  414dc8:	mov	w0, #0x1                   	// #1
  414dcc:	str	w0, [sp, #72]
  414dd0:	ldr	w0, [sp, #72]
  414dd4:	ldr	x1, [sp, #40]
  414dd8:	add	x0, x1, x0
  414ddc:	ldr	x1, [sp, #32]
  414de0:	cmp	x1, x0
  414de4:	b.hi	414e10 <ferror@plt+0x11580>  // b.pmore
  414de8:	ldr	x1, [sp, #40]
  414dec:	ldr	x0, [sp, #32]
  414df0:	cmp	x1, x0
  414df4:	b.cs	414e0c <ferror@plt+0x1157c>  // b.hs, b.nlast
  414df8:	ldr	x1, [sp, #32]
  414dfc:	ldr	x0, [sp, #40]
  414e00:	sub	x0, x1, x0
  414e04:	str	w0, [sp, #72]
  414e08:	b	414e10 <ferror@plt+0x11580>
  414e0c:	str	wzr, [sp, #72]
  414e10:	ldr	w0, [sp, #72]
  414e14:	cmp	w0, #0x0
  414e18:	b.eq	414e28 <ferror@plt+0x11598>  // b.none
  414e1c:	ldr	w0, [sp, #72]
  414e20:	cmp	w0, #0x8
  414e24:	b.ls	414e30 <ferror@plt+0x115a0>  // b.plast
  414e28:	strb	wzr, [sp, #79]
  414e2c:	b	414e50 <ferror@plt+0x115c0>
  414e30:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  414e34:	add	x0, x0, #0x2f8
  414e38:	ldr	x2, [x0]
  414e3c:	ldr	w0, [sp, #72]
  414e40:	mov	w1, w0
  414e44:	ldr	x0, [sp, #40]
  414e48:	blr	x2
  414e4c:	strb	w0, [sp, #79]
  414e50:	ldr	x0, [sp, #48]
  414e54:	sub	x0, x0, #0x1
  414e58:	str	x0, [sp, #48]
  414e5c:	ldr	x0, [sp, #40]
  414e60:	add	x0, x0, #0x1
  414e64:	str	x0, [sp, #40]
  414e68:	ldr	x0, [sp, #48]
  414e6c:	cmp	x0, #0x0
  414e70:	b.ne	414e94 <ferror@plt+0x11604>  // b.any
  414e74:	adrp	x0, 460000 <warn@@Base+0x12330>
  414e78:	add	x3, x0, #0xe20
  414e7c:	mov	w2, #0x811                 	// #2065
  414e80:	adrp	x0, 457000 <warn@@Base+0x9330>
  414e84:	add	x1, x0, #0x498
  414e88:	adrp	x0, 457000 <warn@@Base+0x9330>
  414e8c:	add	x0, x0, #0x4b0
  414e90:	bl	4037a0 <__assert_fail@plt>
  414e94:	ldrb	w0, [sp, #79]
  414e98:	cmp	w0, #0x0
  414e9c:	b.eq	414eac <ferror@plt+0x1161c>  // b.none
  414ea0:	cmp	w0, #0x1
  414ea4:	b.eq	414f3c <ferror@plt+0x116ac>  // b.none
  414ea8:	b	415058 <ferror@plt+0x117c8>
  414eac:	adrp	x0, 457000 <warn@@Base+0x9330>
  414eb0:	add	x0, x0, #0x4c0
  414eb4:	bl	403780 <printf@plt>
  414eb8:	add	x0, sp, #0x40
  414ebc:	ldr	w3, [sp, #68]
  414ec0:	ldr	x2, [sp, #32]
  414ec4:	mov	x1, x0
  414ec8:	ldr	x0, [sp, #40]
  414ecc:	bl	414be4 <ferror@plt+0x11354>
  414ed0:	ldr	w0, [sp, #64]
  414ed4:	mov	w0, w0
  414ed8:	ldr	x1, [sp, #48]
  414edc:	cmp	x1, x0
  414ee0:	b.cc	414ef0 <ferror@plt+0x11660>  // b.lo, b.ul, b.last
  414ee4:	ldr	w0, [sp, #64]
  414ee8:	cmp	w0, #0x0
  414eec:	b.ne	414f10 <ferror@plt+0x11680>  // b.any
  414ef0:	adrp	x0, 460000 <warn@@Base+0x12330>
  414ef4:	add	x3, x0, #0xe20
  414ef8:	mov	w2, #0x817                 	// #2071
  414efc:	adrp	x0, 457000 <warn@@Base+0x9330>
  414f00:	add	x1, x0, #0x498
  414f04:	adrp	x0, 457000 <warn@@Base+0x9330>
  414f08:	add	x0, x0, #0x4c8
  414f0c:	bl	4037a0 <__assert_fail@plt>
  414f10:	ldr	w0, [sp, #64]
  414f14:	mov	w0, w0
  414f18:	ldr	x1, [sp, #48]
  414f1c:	sub	x0, x1, x0
  414f20:	str	x0, [sp, #48]
  414f24:	ldr	w0, [sp, #64]
  414f28:	mov	w0, w0
  414f2c:	ldr	x1, [sp, #40]
  414f30:	add	x0, x1, x0
  414f34:	str	x0, [sp, #40]
  414f38:	b	415088 <ferror@plt+0x117f8>
  414f3c:	adrp	x0, 457000 <warn@@Base+0x9330>
  414f40:	add	x0, x0, #0x4f0
  414f44:	bl	403780 <printf@plt>
  414f48:	add	x0, sp, #0x40
  414f4c:	ldr	w3, [sp, #68]
  414f50:	ldr	x2, [sp, #32]
  414f54:	mov	x1, x0
  414f58:	ldr	x0, [sp, #40]
  414f5c:	bl	414be4 <ferror@plt+0x11354>
  414f60:	ldr	w0, [sp, #64]
  414f64:	mov	w0, w0
  414f68:	ldr	x1, [sp, #48]
  414f6c:	cmp	x1, x0
  414f70:	b.cc	414f80 <ferror@plt+0x116f0>  // b.lo, b.ul, b.last
  414f74:	ldr	w0, [sp, #64]
  414f78:	cmp	w0, #0x0
  414f7c:	b.ne	414fa0 <ferror@plt+0x11710>  // b.any
  414f80:	adrp	x0, 460000 <warn@@Base+0x12330>
  414f84:	add	x3, x0, #0xe20
  414f88:	mov	w2, #0x81f                 	// #2079
  414f8c:	adrp	x0, 457000 <warn@@Base+0x9330>
  414f90:	add	x1, x0, #0x498
  414f94:	adrp	x0, 457000 <warn@@Base+0x9330>
  414f98:	add	x0, x0, #0x4c8
  414f9c:	bl	4037a0 <__assert_fail@plt>
  414fa0:	ldr	w0, [sp, #64]
  414fa4:	mov	w0, w0
  414fa8:	ldr	x1, [sp, #48]
  414fac:	sub	x0, x1, x0
  414fb0:	str	x0, [sp, #48]
  414fb4:	ldr	w0, [sp, #64]
  414fb8:	mov	w0, w0
  414fbc:	ldr	x1, [sp, #40]
  414fc0:	add	x0, x1, x0
  414fc4:	str	x0, [sp, #40]
  414fc8:	adrp	x0, 457000 <warn@@Base+0x9330>
  414fcc:	add	x0, x0, #0x4f8
  414fd0:	bl	403780 <printf@plt>
  414fd4:	add	x0, sp, #0x40
  414fd8:	ldr	w3, [sp, #68]
  414fdc:	ldr	x2, [sp, #32]
  414fe0:	mov	x1, x0
  414fe4:	ldr	x0, [sp, #40]
  414fe8:	bl	414be4 <ferror@plt+0x11354>
  414fec:	ldr	w0, [sp, #64]
  414ff0:	mov	w0, w0
  414ff4:	ldr	x1, [sp, #48]
  414ff8:	cmp	x1, x0
  414ffc:	b.cc	41500c <ferror@plt+0x1177c>  // b.lo, b.ul, b.last
  415000:	ldr	w0, [sp, #64]
  415004:	cmp	w0, #0x0
  415008:	b.ne	41502c <ferror@plt+0x1179c>  // b.any
  41500c:	adrp	x0, 460000 <warn@@Base+0x12330>
  415010:	add	x3, x0, #0xe20
  415014:	mov	w2, #0x825                 	// #2085
  415018:	adrp	x0, 457000 <warn@@Base+0x9330>
  41501c:	add	x1, x0, #0x498
  415020:	adrp	x0, 457000 <warn@@Base+0x9330>
  415024:	add	x0, x0, #0x4c8
  415028:	bl	4037a0 <__assert_fail@plt>
  41502c:	ldr	w0, [sp, #64]
  415030:	mov	w0, w0
  415034:	ldr	x1, [sp, #48]
  415038:	sub	x0, x1, x0
  41503c:	str	x0, [sp, #48]
  415040:	ldr	w0, [sp, #64]
  415044:	mov	w0, w0
  415048:	ldr	x1, [sp, #40]
  41504c:	add	x0, x1, x0
  415050:	str	x0, [sp, #40]
  415054:	b	415088 <ferror@plt+0x117f8>
  415058:	adrp	x0, 457000 <warn@@Base+0x9330>
  41505c:	add	x0, x0, #0x428
  415060:	bl	403450 <puts@plt>
  415064:	adrp	x0, 457000 <warn@@Base+0x9330>
  415068:	add	x0, x0, #0x500
  41506c:	bl	403840 <gettext@plt>
  415070:	mov	x2, x0
  415074:	ldrb	w0, [sp, #79]
  415078:	mov	w1, w0
  41507c:	mov	x0, x2
  415080:	bl	44dcd0 <warn@@Base>
  415084:	b	4150d4 <ferror@plt+0x11844>
  415088:	ldr	x0, [sp, #48]
  41508c:	cmp	x0, #0x0
  415090:	b.eq	4150a0 <ferror@plt+0x11810>  // b.none
  415094:	adrp	x0, 457000 <warn@@Base+0x9330>
  415098:	add	x0, x0, #0x540
  41509c:	bl	403780 <printf@plt>
  4150a0:	ldr	x0, [sp, #48]
  4150a4:	cmp	x0, #0x0
  4150a8:	b.ne	414d8c <ferror@plt+0x114fc>  // b.any
  4150ac:	ldr	w0, [sp, #68]
  4150b0:	cmp	w0, #0x0
  4150b4:	b.eq	4150c8 <ferror@plt+0x11838>  // b.none
  4150b8:	adrp	x0, 457000 <warn@@Base+0x9330>
  4150bc:	add	x0, x0, #0x548
  4150c0:	bl	403780 <printf@plt>
  4150c4:	b	4150d4 <ferror@plt+0x11844>
  4150c8:	adrp	x0, 457000 <warn@@Base+0x9330>
  4150cc:	add	x0, x0, #0x558
  4150d0:	bl	403780 <printf@plt>
  4150d4:	ldp	x29, x30, [sp], #80
  4150d8:	ret
  4150dc:	sub	sp, sp, #0x220
  4150e0:	stp	x29, x30, [sp, #64]
  4150e4:	add	x29, sp, #0x40
  4150e8:	stp	x19, x20, [sp, #80]
  4150ec:	str	x21, [sp, #96]
  4150f0:	str	x0, [sp, #168]
  4150f4:	str	x1, [sp, #160]
  4150f8:	str	x2, [sp, #152]
  4150fc:	str	x3, [sp, #144]
  415100:	str	x4, [sp, #136]
  415104:	str	x5, [sp, #128]
  415108:	str	x6, [sp, #120]
  41510c:	str	x7, [sp, #112]
  415110:	str	xzr, [sp, #352]
  415114:	str	xzr, [sp, #536]
  415118:	ldr	x0, [sp, #136]
  41511c:	str	x0, [sp, #472]
  415120:	ldr	x1, [sp, #136]
  415124:	ldr	x0, [sp, #128]
  415128:	cmp	x1, x0
  41512c:	b.hi	41514c <ferror@plt+0x118bc>  // b.pmore
  415130:	ldr	x1, [sp, #136]
  415134:	ldr	x0, [sp, #128]
  415138:	cmp	x1, x0
  41513c:	b.ne	415164 <ferror@plt+0x118d4>  // b.any
  415140:	ldr	x0, [sp, #160]
  415144:	cmp	x0, #0x19
  415148:	b.eq	415164 <ferror@plt+0x118d4>  // b.none
  41514c:	adrp	x0, 457000 <warn@@Base+0x9330>
  415150:	add	x0, x0, #0x568
  415154:	bl	403840 <gettext@plt>
  415158:	bl	44dcd0 <warn@@Base>
  41515c:	ldr	x0, [sp, #136]
  415160:	b	417f50 <ferror@plt+0x146c0>
  415164:	ldr	x1, [sp, #160]
  415168:	mov	x0, #0x1f21                	// #7969
  41516c:	cmp	x1, x0
  415170:	b.hi	415b70 <ferror@plt+0x122e0>  // b.pmore
  415174:	ldr	x1, [sp, #160]
  415178:	mov	x0, #0x1f20                	// #7968
  41517c:	cmp	x1, x0
  415180:	b.cs	4155d0 <ferror@plt+0x11d40>  // b.hs, b.nlast
  415184:	ldr	x1, [sp, #160]
  415188:	mov	x0, #0x1f02                	// #7938
  41518c:	cmp	x1, x0
  415190:	b.hi	415b70 <ferror@plt+0x122e0>  // b.pmore
  415194:	ldr	x1, [sp, #160]
  415198:	mov	x0, #0x1f01                	// #7937
  41519c:	cmp	x1, x0
  4151a0:	b.cs	4159a0 <ferror@plt+0x12110>  // b.hs, b.nlast
  4151a4:	ldr	x0, [sp, #160]
  4151a8:	cmp	x0, #0x1f
  4151ac:	b.eq	4155d0 <ferror@plt+0x11d40>  // b.none
  4151b0:	ldr	x0, [sp, #160]
  4151b4:	cmp	x0, #0x1f
  4151b8:	b.hi	415b70 <ferror@plt+0x122e0>  // b.pmore
  4151bc:	ldr	x0, [sp, #160]
  4151c0:	cmp	x0, #0x19
  4151c4:	b.eq	4156a8 <ferror@plt+0x11e18>  // b.none
  4151c8:	ldr	x0, [sp, #160]
  4151cc:	cmp	x0, #0x19
  4151d0:	b.hi	415b70 <ferror@plt+0x122e0>  // b.pmore
  4151d4:	ldr	x0, [sp, #160]
  4151d8:	cmp	x0, #0x17
  4151dc:	b.eq	4155d0 <ferror@plt+0x11d40>  // b.none
  4151e0:	ldr	x0, [sp, #160]
  4151e4:	cmp	x0, #0x17
  4151e8:	b.hi	415b70 <ferror@plt+0x122e0>  // b.pmore
  4151ec:	ldr	x0, [sp, #160]
  4151f0:	cmp	x0, #0x16
  4151f4:	b.eq	415a08 <ferror@plt+0x12178>  // b.none
  4151f8:	ldr	x0, [sp, #160]
  4151fc:	cmp	x0, #0x16
  415200:	b.hi	415b70 <ferror@plt+0x122e0>  // b.pmore
  415204:	ldr	x0, [sp, #160]
  415208:	cmp	x0, #0x15
  41520c:	b.eq	4159a0 <ferror@plt+0x12110>  // b.none
  415210:	ldr	x0, [sp, #160]
  415214:	cmp	x0, #0x15
  415218:	b.hi	415b70 <ferror@plt+0x122e0>  // b.pmore
  41521c:	ldr	x0, [sp, #160]
  415220:	cmp	x0, #0x13
  415224:	b.eq	41585c <ferror@plt+0x11fcc>  // b.none
  415228:	ldr	x0, [sp, #160]
  41522c:	cmp	x0, #0x13
  415230:	b.hi	415b70 <ferror@plt+0x122e0>  // b.pmore
  415234:	ldr	x0, [sp, #160]
  415238:	cmp	x0, #0x12
  41523c:	b.eq	415788 <ferror@plt+0x11ef8>  // b.none
  415240:	ldr	x0, [sp, #160]
  415244:	cmp	x0, #0x12
  415248:	b.hi	415b70 <ferror@plt+0x122e0>  // b.pmore
  41524c:	ldr	x0, [sp, #160]
  415250:	cmp	x0, #0x11
  415254:	b.eq	4156b4 <ferror@plt+0x11e24>  // b.none
  415258:	ldr	x0, [sp, #160]
  41525c:	cmp	x0, #0x11
  415260:	b.hi	415b70 <ferror@plt+0x122e0>  // b.pmore
  415264:	ldr	x0, [sp, #160]
  415268:	cmp	x0, #0x10
  41526c:	b.eq	415310 <ferror@plt+0x11a80>  // b.none
  415270:	ldr	x0, [sp, #160]
  415274:	cmp	x0, #0x10
  415278:	b.hi	415b70 <ferror@plt+0x122e0>  // b.pmore
  41527c:	ldr	x0, [sp, #160]
  415280:	cmp	x0, #0xf
  415284:	b.eq	4159a0 <ferror@plt+0x12110>  // b.none
  415288:	ldr	x0, [sp, #160]
  41528c:	cmp	x0, #0xf
  415290:	b.hi	415b70 <ferror@plt+0x122e0>  // b.pmore
  415294:	ldr	x0, [sp, #160]
  415298:	cmp	x0, #0xe
  41529c:	b.eq	4155d0 <ferror@plt+0x11d40>  // b.none
  4152a0:	ldr	x0, [sp, #160]
  4152a4:	cmp	x0, #0xe
  4152a8:	b.hi	415b70 <ferror@plt+0x122e0>  // b.pmore
  4152ac:	ldr	x0, [sp, #160]
  4152b0:	cmp	x0, #0xd
  4152b4:	b.eq	415930 <ferror@plt+0x120a0>  // b.none
  4152b8:	ldr	x0, [sp, #160]
  4152bc:	cmp	x0, #0xd
  4152c0:	b.hi	415b70 <ferror@plt+0x122e0>  // b.pmore
  4152c4:	ldr	x0, [sp, #160]
  4152c8:	cmp	x0, #0xc
  4152cc:	b.hi	415b70 <ferror@plt+0x122e0>  // b.pmore
  4152d0:	ldr	x0, [sp, #160]
  4152d4:	cmp	x0, #0xb
  4152d8:	b.cs	4156b4 <ferror@plt+0x11e24>  // b.hs, b.nlast
  4152dc:	ldr	x0, [sp, #160]
  4152e0:	cmp	x0, #0x6
  4152e4:	b.eq	41585c <ferror@plt+0x11fcc>  // b.none
  4152e8:	ldr	x0, [sp, #160]
  4152ec:	cmp	x0, #0x6
  4152f0:	b.hi	415b70 <ferror@plt+0x122e0>  // b.pmore
  4152f4:	ldr	x0, [sp, #160]
  4152f8:	cmp	x0, #0x1
  4152fc:	b.eq	4154f8 <ferror@plt+0x11c68>  // b.none
  415300:	ldr	x0, [sp, #160]
  415304:	cmp	x0, #0x5
  415308:	b.eq	415788 <ferror@plt+0x11ef8>  // b.none
  41530c:	b	415b70 <ferror@plt+0x122e0>
  415310:	ldr	w0, [sp, #552]
  415314:	cmp	w0, #0x2
  415318:	b.ne	4153f4 <ferror@plt+0x11b64>  // b.any
  41531c:	ldr	x0, [sp, #112]
  415320:	str	w0, [sp, #532]
  415324:	ldr	w0, [sp, #532]
  415328:	cmp	w0, #0x8
  41532c:	b.ls	415360 <ferror@plt+0x11ad0>  // b.plast
  415330:	ldr	w0, [sp, #532]
  415334:	mov	x2, x0
  415338:	adrp	x0, 455000 <warn@@Base+0x7330>
  41533c:	add	x1, x0, #0xec0
  415340:	adrp	x0, 455000 <warn@@Base+0x7330>
  415344:	add	x0, x0, #0xf10
  415348:	bl	402f90 <ngettext@plt>
  41534c:	mov	w2, #0x8                   	// #8
  415350:	ldr	w1, [sp, #532]
  415354:	bl	44dbd0 <error@@Base>
  415358:	mov	w0, #0x8                   	// #8
  41535c:	str	w0, [sp, #532]
  415360:	ldr	w0, [sp, #532]
  415364:	ldr	x1, [sp, #136]
  415368:	add	x0, x1, x0
  41536c:	ldr	x1, [sp, #128]
  415370:	cmp	x1, x0
  415374:	b.hi	4153a0 <ferror@plt+0x11b10>  // b.pmore
  415378:	ldr	x1, [sp, #136]
  41537c:	ldr	x0, [sp, #128]
  415380:	cmp	x1, x0
  415384:	b.cs	41539c <ferror@plt+0x11b0c>  // b.hs, b.nlast
  415388:	ldr	x1, [sp, #128]
  41538c:	ldr	x0, [sp, #136]
  415390:	sub	x0, x1, x0
  415394:	str	w0, [sp, #532]
  415398:	b	4153a0 <ferror@plt+0x11b10>
  41539c:	str	wzr, [sp, #532]
  4153a0:	ldr	w0, [sp, #532]
  4153a4:	cmp	w0, #0x0
  4153a8:	b.eq	4153b8 <ferror@plt+0x11b28>  // b.none
  4153ac:	ldr	w0, [sp, #532]
  4153b0:	cmp	w0, #0x8
  4153b4:	b.ls	4153c0 <ferror@plt+0x11b30>  // b.plast
  4153b8:	str	xzr, [sp, #352]
  4153bc:	b	4153e0 <ferror@plt+0x11b50>
  4153c0:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4153c4:	add	x0, x0, #0x2f8
  4153c8:	ldr	x2, [x0]
  4153cc:	ldr	w0, [sp, #532]
  4153d0:	mov	w1, w0
  4153d4:	ldr	x0, [sp, #136]
  4153d8:	blr	x2
  4153dc:	str	x0, [sp, #352]
  4153e0:	ldr	x1, [sp, #136]
  4153e4:	ldr	x0, [sp, #112]
  4153e8:	add	x0, x1, x0
  4153ec:	str	x0, [sp, #136]
  4153f0:	b	415b74 <ferror@plt+0x122e4>
  4153f4:	ldr	w0, [sp, #552]
  4153f8:	cmp	w0, #0x3
  4153fc:	b.eq	41540c <ferror@plt+0x11b7c>  // b.none
  415400:	ldr	w0, [sp, #552]
  415404:	cmp	w0, #0x4
  415408:	b.ne	4154e4 <ferror@plt+0x11c54>  // b.any
  41540c:	ldr	x0, [sp, #544]
  415410:	str	w0, [sp, #528]
  415414:	ldr	w0, [sp, #528]
  415418:	cmp	w0, #0x8
  41541c:	b.ls	415450 <ferror@plt+0x11bc0>  // b.plast
  415420:	ldr	w0, [sp, #528]
  415424:	mov	x2, x0
  415428:	adrp	x0, 455000 <warn@@Base+0x7330>
  41542c:	add	x1, x0, #0xec0
  415430:	adrp	x0, 455000 <warn@@Base+0x7330>
  415434:	add	x0, x0, #0xf10
  415438:	bl	402f90 <ngettext@plt>
  41543c:	mov	w2, #0x8                   	// #8
  415440:	ldr	w1, [sp, #528]
  415444:	bl	44dbd0 <error@@Base>
  415448:	mov	w0, #0x8                   	// #8
  41544c:	str	w0, [sp, #528]
  415450:	ldr	w0, [sp, #528]
  415454:	ldr	x1, [sp, #136]
  415458:	add	x0, x1, x0
  41545c:	ldr	x1, [sp, #128]
  415460:	cmp	x1, x0
  415464:	b.hi	415490 <ferror@plt+0x11c00>  // b.pmore
  415468:	ldr	x1, [sp, #136]
  41546c:	ldr	x0, [sp, #128]
  415470:	cmp	x1, x0
  415474:	b.cs	41548c <ferror@plt+0x11bfc>  // b.hs, b.nlast
  415478:	ldr	x1, [sp, #128]
  41547c:	ldr	x0, [sp, #136]
  415480:	sub	x0, x1, x0
  415484:	str	w0, [sp, #528]
  415488:	b	415490 <ferror@plt+0x11c00>
  41548c:	str	wzr, [sp, #528]
  415490:	ldr	w0, [sp, #528]
  415494:	cmp	w0, #0x0
  415498:	b.eq	4154a8 <ferror@plt+0x11c18>  // b.none
  41549c:	ldr	w0, [sp, #528]
  4154a0:	cmp	w0, #0x8
  4154a4:	b.ls	4154b0 <ferror@plt+0x11c20>  // b.plast
  4154a8:	str	xzr, [sp, #352]
  4154ac:	b	4154d0 <ferror@plt+0x11c40>
  4154b0:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4154b4:	add	x0, x0, #0x2f8
  4154b8:	ldr	x2, [x0]
  4154bc:	ldr	w0, [sp, #528]
  4154c0:	mov	w1, w0
  4154c4:	ldr	x0, [sp, #136]
  4154c8:	blr	x2
  4154cc:	str	x0, [sp, #352]
  4154d0:	ldr	x1, [sp, #136]
  4154d4:	ldr	x0, [sp, #544]
  4154d8:	add	x0, x1, x0
  4154dc:	str	x0, [sp, #136]
  4154e0:	b	415b74 <ferror@plt+0x122e4>
  4154e4:	adrp	x0, 457000 <warn@@Base+0x9330>
  4154e8:	add	x0, x0, #0x580
  4154ec:	bl	403840 <gettext@plt>
  4154f0:	bl	44dbd0 <error@@Base>
  4154f4:	b	415b74 <ferror@plt+0x122e4>
  4154f8:	ldr	x0, [sp, #112]
  4154fc:	str	w0, [sp, #524]
  415500:	ldr	w0, [sp, #524]
  415504:	cmp	w0, #0x8
  415508:	b.ls	41553c <ferror@plt+0x11cac>  // b.plast
  41550c:	ldr	w0, [sp, #524]
  415510:	mov	x2, x0
  415514:	adrp	x0, 455000 <warn@@Base+0x7330>
  415518:	add	x1, x0, #0xec0
  41551c:	adrp	x0, 455000 <warn@@Base+0x7330>
  415520:	add	x0, x0, #0xf10
  415524:	bl	402f90 <ngettext@plt>
  415528:	mov	w2, #0x8                   	// #8
  41552c:	ldr	w1, [sp, #524]
  415530:	bl	44dbd0 <error@@Base>
  415534:	mov	w0, #0x8                   	// #8
  415538:	str	w0, [sp, #524]
  41553c:	ldr	w0, [sp, #524]
  415540:	ldr	x1, [sp, #136]
  415544:	add	x0, x1, x0
  415548:	ldr	x1, [sp, #128]
  41554c:	cmp	x1, x0
  415550:	b.hi	41557c <ferror@plt+0x11cec>  // b.pmore
  415554:	ldr	x1, [sp, #136]
  415558:	ldr	x0, [sp, #128]
  41555c:	cmp	x1, x0
  415560:	b.cs	415578 <ferror@plt+0x11ce8>  // b.hs, b.nlast
  415564:	ldr	x1, [sp, #128]
  415568:	ldr	x0, [sp, #136]
  41556c:	sub	x0, x1, x0
  415570:	str	w0, [sp, #524]
  415574:	b	41557c <ferror@plt+0x11cec>
  415578:	str	wzr, [sp, #524]
  41557c:	ldr	w0, [sp, #524]
  415580:	cmp	w0, #0x0
  415584:	b.eq	415594 <ferror@plt+0x11d04>  // b.none
  415588:	ldr	w0, [sp, #524]
  41558c:	cmp	w0, #0x8
  415590:	b.ls	41559c <ferror@plt+0x11d0c>  // b.plast
  415594:	str	xzr, [sp, #352]
  415598:	b	4155bc <ferror@plt+0x11d2c>
  41559c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4155a0:	add	x0, x0, #0x2f8
  4155a4:	ldr	x2, [x0]
  4155a8:	ldr	w0, [sp, #524]
  4155ac:	mov	w1, w0
  4155b0:	ldr	x0, [sp, #136]
  4155b4:	blr	x2
  4155b8:	str	x0, [sp, #352]
  4155bc:	ldr	x1, [sp, #136]
  4155c0:	ldr	x0, [sp, #112]
  4155c4:	add	x0, x1, x0
  4155c8:	str	x0, [sp, #136]
  4155cc:	b	415b74 <ferror@plt+0x122e4>
  4155d0:	ldr	x0, [sp, #544]
  4155d4:	str	w0, [sp, #520]
  4155d8:	ldr	w0, [sp, #520]
  4155dc:	cmp	w0, #0x8
  4155e0:	b.ls	415614 <ferror@plt+0x11d84>  // b.plast
  4155e4:	ldr	w0, [sp, #520]
  4155e8:	mov	x2, x0
  4155ec:	adrp	x0, 455000 <warn@@Base+0x7330>
  4155f0:	add	x1, x0, #0xec0
  4155f4:	adrp	x0, 455000 <warn@@Base+0x7330>
  4155f8:	add	x0, x0, #0xf10
  4155fc:	bl	402f90 <ngettext@plt>
  415600:	mov	w2, #0x8                   	// #8
  415604:	ldr	w1, [sp, #520]
  415608:	bl	44dbd0 <error@@Base>
  41560c:	mov	w0, #0x8                   	// #8
  415610:	str	w0, [sp, #520]
  415614:	ldr	w0, [sp, #520]
  415618:	ldr	x1, [sp, #136]
  41561c:	add	x0, x1, x0
  415620:	ldr	x1, [sp, #128]
  415624:	cmp	x1, x0
  415628:	b.hi	415654 <ferror@plt+0x11dc4>  // b.pmore
  41562c:	ldr	x1, [sp, #136]
  415630:	ldr	x0, [sp, #128]
  415634:	cmp	x1, x0
  415638:	b.cs	415650 <ferror@plt+0x11dc0>  // b.hs, b.nlast
  41563c:	ldr	x1, [sp, #128]
  415640:	ldr	x0, [sp, #136]
  415644:	sub	x0, x1, x0
  415648:	str	w0, [sp, #520]
  41564c:	b	415654 <ferror@plt+0x11dc4>
  415650:	str	wzr, [sp, #520]
  415654:	ldr	w0, [sp, #520]
  415658:	cmp	w0, #0x0
  41565c:	b.eq	41566c <ferror@plt+0x11ddc>  // b.none
  415660:	ldr	w0, [sp, #520]
  415664:	cmp	w0, #0x8
  415668:	b.ls	415674 <ferror@plt+0x11de4>  // b.plast
  41566c:	str	xzr, [sp, #352]
  415670:	b	415694 <ferror@plt+0x11e04>
  415674:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  415678:	add	x0, x0, #0x2f8
  41567c:	ldr	x2, [x0]
  415680:	ldr	w0, [sp, #520]
  415684:	mov	w1, w0
  415688:	ldr	x0, [sp, #136]
  41568c:	blr	x2
  415690:	str	x0, [sp, #352]
  415694:	ldr	x1, [sp, #136]
  415698:	ldr	x0, [sp, #544]
  41569c:	add	x0, x1, x0
  4156a0:	str	x0, [sp, #136]
  4156a4:	b	415b74 <ferror@plt+0x122e4>
  4156a8:	mov	x0, #0x1                   	// #1
  4156ac:	str	x0, [sp, #352]
  4156b0:	b	415b74 <ferror@plt+0x122e4>
  4156b4:	mov	w0, #0x1                   	// #1
  4156b8:	str	w0, [sp, #516]
  4156bc:	ldr	w0, [sp, #516]
  4156c0:	cmp	w0, #0x8
  4156c4:	b.ls	4156f8 <ferror@plt+0x11e68>  // b.plast
  4156c8:	ldr	w0, [sp, #516]
  4156cc:	mov	x2, x0
  4156d0:	adrp	x0, 455000 <warn@@Base+0x7330>
  4156d4:	add	x1, x0, #0xec0
  4156d8:	adrp	x0, 455000 <warn@@Base+0x7330>
  4156dc:	add	x0, x0, #0xf10
  4156e0:	bl	402f90 <ngettext@plt>
  4156e4:	mov	w2, #0x8                   	// #8
  4156e8:	ldr	w1, [sp, #516]
  4156ec:	bl	44dbd0 <error@@Base>
  4156f0:	mov	w0, #0x8                   	// #8
  4156f4:	str	w0, [sp, #516]
  4156f8:	ldr	w0, [sp, #516]
  4156fc:	ldr	x1, [sp, #136]
  415700:	add	x0, x1, x0
  415704:	ldr	x1, [sp, #128]
  415708:	cmp	x1, x0
  41570c:	b.hi	415738 <ferror@plt+0x11ea8>  // b.pmore
  415710:	ldr	x1, [sp, #136]
  415714:	ldr	x0, [sp, #128]
  415718:	cmp	x1, x0
  41571c:	b.cs	415734 <ferror@plt+0x11ea4>  // b.hs, b.nlast
  415720:	ldr	x1, [sp, #128]
  415724:	ldr	x0, [sp, #136]
  415728:	sub	x0, x1, x0
  41572c:	str	w0, [sp, #516]
  415730:	b	415738 <ferror@plt+0x11ea8>
  415734:	str	wzr, [sp, #516]
  415738:	ldr	w0, [sp, #516]
  41573c:	cmp	w0, #0x0
  415740:	b.eq	415750 <ferror@plt+0x11ec0>  // b.none
  415744:	ldr	w0, [sp, #516]
  415748:	cmp	w0, #0x8
  41574c:	b.ls	415758 <ferror@plt+0x11ec8>  // b.plast
  415750:	str	xzr, [sp, #352]
  415754:	b	415778 <ferror@plt+0x11ee8>
  415758:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41575c:	add	x0, x0, #0x2f8
  415760:	ldr	x2, [x0]
  415764:	ldr	w0, [sp, #516]
  415768:	mov	w1, w0
  41576c:	ldr	x0, [sp, #136]
  415770:	blr	x2
  415774:	str	x0, [sp, #352]
  415778:	ldr	x0, [sp, #136]
  41577c:	add	x0, x0, #0x1
  415780:	str	x0, [sp, #136]
  415784:	b	415b74 <ferror@plt+0x122e4>
  415788:	mov	w0, #0x2                   	// #2
  41578c:	str	w0, [sp, #512]
  415790:	ldr	w0, [sp, #512]
  415794:	cmp	w0, #0x8
  415798:	b.ls	4157cc <ferror@plt+0x11f3c>  // b.plast
  41579c:	ldr	w0, [sp, #512]
  4157a0:	mov	x2, x0
  4157a4:	adrp	x0, 455000 <warn@@Base+0x7330>
  4157a8:	add	x1, x0, #0xec0
  4157ac:	adrp	x0, 455000 <warn@@Base+0x7330>
  4157b0:	add	x0, x0, #0xf10
  4157b4:	bl	402f90 <ngettext@plt>
  4157b8:	mov	w2, #0x8                   	// #8
  4157bc:	ldr	w1, [sp, #512]
  4157c0:	bl	44dbd0 <error@@Base>
  4157c4:	mov	w0, #0x8                   	// #8
  4157c8:	str	w0, [sp, #512]
  4157cc:	ldr	w0, [sp, #512]
  4157d0:	ldr	x1, [sp, #136]
  4157d4:	add	x0, x1, x0
  4157d8:	ldr	x1, [sp, #128]
  4157dc:	cmp	x1, x0
  4157e0:	b.hi	41580c <ferror@plt+0x11f7c>  // b.pmore
  4157e4:	ldr	x1, [sp, #136]
  4157e8:	ldr	x0, [sp, #128]
  4157ec:	cmp	x1, x0
  4157f0:	b.cs	415808 <ferror@plt+0x11f78>  // b.hs, b.nlast
  4157f4:	ldr	x1, [sp, #128]
  4157f8:	ldr	x0, [sp, #136]
  4157fc:	sub	x0, x1, x0
  415800:	str	w0, [sp, #512]
  415804:	b	41580c <ferror@plt+0x11f7c>
  415808:	str	wzr, [sp, #512]
  41580c:	ldr	w0, [sp, #512]
  415810:	cmp	w0, #0x0
  415814:	b.eq	415824 <ferror@plt+0x11f94>  // b.none
  415818:	ldr	w0, [sp, #512]
  41581c:	cmp	w0, #0x8
  415820:	b.ls	41582c <ferror@plt+0x11f9c>  // b.plast
  415824:	str	xzr, [sp, #352]
  415828:	b	41584c <ferror@plt+0x11fbc>
  41582c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  415830:	add	x0, x0, #0x2f8
  415834:	ldr	x2, [x0]
  415838:	ldr	w0, [sp, #512]
  41583c:	mov	w1, w0
  415840:	ldr	x0, [sp, #136]
  415844:	blr	x2
  415848:	str	x0, [sp, #352]
  41584c:	ldr	x0, [sp, #136]
  415850:	add	x0, x0, #0x2
  415854:	str	x0, [sp, #136]
  415858:	b	415b74 <ferror@plt+0x122e4>
  41585c:	mov	w0, #0x4                   	// #4
  415860:	str	w0, [sp, #508]
  415864:	ldr	w0, [sp, #508]
  415868:	cmp	w0, #0x8
  41586c:	b.ls	4158a0 <ferror@plt+0x12010>  // b.plast
  415870:	ldr	w0, [sp, #508]
  415874:	mov	x2, x0
  415878:	adrp	x0, 455000 <warn@@Base+0x7330>
  41587c:	add	x1, x0, #0xec0
  415880:	adrp	x0, 455000 <warn@@Base+0x7330>
  415884:	add	x0, x0, #0xf10
  415888:	bl	402f90 <ngettext@plt>
  41588c:	mov	w2, #0x8                   	// #8
  415890:	ldr	w1, [sp, #508]
  415894:	bl	44dbd0 <error@@Base>
  415898:	mov	w0, #0x8                   	// #8
  41589c:	str	w0, [sp, #508]
  4158a0:	ldr	w0, [sp, #508]
  4158a4:	ldr	x1, [sp, #136]
  4158a8:	add	x0, x1, x0
  4158ac:	ldr	x1, [sp, #128]
  4158b0:	cmp	x1, x0
  4158b4:	b.hi	4158e0 <ferror@plt+0x12050>  // b.pmore
  4158b8:	ldr	x1, [sp, #136]
  4158bc:	ldr	x0, [sp, #128]
  4158c0:	cmp	x1, x0
  4158c4:	b.cs	4158dc <ferror@plt+0x1204c>  // b.hs, b.nlast
  4158c8:	ldr	x1, [sp, #128]
  4158cc:	ldr	x0, [sp, #136]
  4158d0:	sub	x0, x1, x0
  4158d4:	str	w0, [sp, #508]
  4158d8:	b	4158e0 <ferror@plt+0x12050>
  4158dc:	str	wzr, [sp, #508]
  4158e0:	ldr	w0, [sp, #508]
  4158e4:	cmp	w0, #0x0
  4158e8:	b.eq	4158f8 <ferror@plt+0x12068>  // b.none
  4158ec:	ldr	w0, [sp, #508]
  4158f0:	cmp	w0, #0x8
  4158f4:	b.ls	415900 <ferror@plt+0x12070>  // b.plast
  4158f8:	str	xzr, [sp, #352]
  4158fc:	b	415920 <ferror@plt+0x12090>
  415900:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  415904:	add	x0, x0, #0x2f8
  415908:	ldr	x2, [x0]
  41590c:	ldr	w0, [sp, #508]
  415910:	mov	w1, w0
  415914:	ldr	x0, [sp, #136]
  415918:	blr	x2
  41591c:	str	x0, [sp, #352]
  415920:	ldr	x0, [sp, #136]
  415924:	add	x0, x0, #0x4
  415928:	str	x0, [sp, #136]
  41592c:	b	415b74 <ferror@plt+0x122e4>
  415930:	add	x1, sp, #0x158
  415934:	add	x0, sp, #0x15c
  415938:	mov	x4, x1
  41593c:	mov	x3, x0
  415940:	mov	w2, #0x1                   	// #1
  415944:	ldr	x1, [sp, #128]
  415948:	ldr	x0, [sp, #136]
  41594c:	bl	40f70c <ferror@plt+0xbe7c>
  415950:	str	x0, [sp, #440]
  415954:	ldr	w0, [sp, #348]
  415958:	mov	w0, w0
  41595c:	ldr	x1, [sp, #136]
  415960:	add	x0, x1, x0
  415964:	str	x0, [sp, #136]
  415968:	ldr	x0, [sp, #440]
  41596c:	str	x0, [sp, #432]
  415970:	ldr	x1, [sp, #432]
  415974:	ldr	x0, [sp, #440]
  415978:	cmp	x1, x0
  41597c:	b.eq	41598c <ferror@plt+0x120fc>  // b.none
  415980:	ldr	w0, [sp, #344]
  415984:	orr	w0, w0, #0x2
  415988:	str	w0, [sp, #344]
  41598c:	ldr	w0, [sp, #344]
  415990:	bl	40f21c <ferror@plt+0xb98c>
  415994:	ldr	x0, [sp, #432]
  415998:	str	x0, [sp, #352]
  41599c:	b	415b74 <ferror@plt+0x122e4>
  4159a0:	add	x1, sp, #0x150
  4159a4:	add	x0, sp, #0x154
  4159a8:	mov	x4, x1
  4159ac:	mov	x3, x0
  4159b0:	mov	w2, #0x0                   	// #0
  4159b4:	ldr	x1, [sp, #128]
  4159b8:	ldr	x0, [sp, #136]
  4159bc:	bl	40f70c <ferror@plt+0xbe7c>
  4159c0:	str	x0, [sp, #448]
  4159c4:	ldr	w0, [sp, #340]
  4159c8:	mov	w0, w0
  4159cc:	ldr	x1, [sp, #136]
  4159d0:	add	x0, x1, x0
  4159d4:	str	x0, [sp, #136]
  4159d8:	ldr	x0, [sp, #448]
  4159dc:	str	x0, [sp, #352]
  4159e0:	ldr	x0, [sp, #352]
  4159e4:	ldr	x1, [sp, #448]
  4159e8:	cmp	x1, x0
  4159ec:	b.eq	4159fc <ferror@plt+0x1216c>  // b.none
  4159f0:	ldr	w0, [sp, #336]
  4159f4:	orr	w0, w0, #0x2
  4159f8:	str	w0, [sp, #336]
  4159fc:	ldr	w0, [sp, #336]
  415a00:	bl	40f21c <ferror@plt+0xb98c>
  415a04:	b	415b74 <ferror@plt+0x122e4>
  415a08:	add	x1, sp, #0x148
  415a0c:	add	x0, sp, #0x14c
  415a10:	mov	x4, x1
  415a14:	mov	x3, x0
  415a18:	mov	w2, #0x0                   	// #0
  415a1c:	ldr	x1, [sp, #128]
  415a20:	ldr	x0, [sp, #136]
  415a24:	bl	40f70c <ferror@plt+0xbe7c>
  415a28:	str	x0, [sp, #464]
  415a2c:	ldr	w0, [sp, #332]
  415a30:	mov	w0, w0
  415a34:	ldr	x1, [sp, #136]
  415a38:	add	x0, x1, x0
  415a3c:	str	x0, [sp, #136]
  415a40:	ldr	x0, [sp, #464]
  415a44:	str	x0, [sp, #160]
  415a48:	ldr	x1, [sp, #160]
  415a4c:	ldr	x0, [sp, #464]
  415a50:	cmp	x1, x0
  415a54:	b.eq	415a64 <ferror@plt+0x121d4>  // b.none
  415a58:	ldr	w0, [sp, #328]
  415a5c:	orr	w0, w0, #0x2
  415a60:	str	w0, [sp, #328]
  415a64:	ldr	w0, [sp, #328]
  415a68:	bl	40f21c <ferror@plt+0xb98c>
  415a6c:	ldr	w0, [sp, #568]
  415a70:	cmp	w0, #0x0
  415a74:	b.ne	415a98 <ferror@plt+0x12208>  // b.any
  415a78:	ldrb	w19, [sp, #592]
  415a7c:	ldr	x0, [sp, #160]
  415a80:	bl	410f7c <ferror@plt+0xd6ec>
  415a84:	mov	x2, x0
  415a88:	mov	w1, w19
  415a8c:	adrp	x0, 457000 <warn@@Base+0x9330>
  415a90:	add	x0, x0, #0x5b8
  415a94:	bl	403780 <printf@plt>
  415a98:	ldr	x0, [sp, #160]
  415a9c:	cmp	x0, #0x21
  415aa0:	b.ne	415b08 <ferror@plt+0x12278>  // b.any
  415aa4:	add	x1, sp, #0x140
  415aa8:	add	x0, sp, #0x144
  415aac:	mov	x4, x1
  415ab0:	mov	x3, x0
  415ab4:	mov	w2, #0x1                   	// #1
  415ab8:	ldr	x1, [sp, #128]
  415abc:	ldr	x0, [sp, #136]
  415ac0:	bl	40f70c <ferror@plt+0xbe7c>
  415ac4:	str	x0, [sp, #456]
  415ac8:	ldr	w0, [sp, #324]
  415acc:	mov	w0, w0
  415ad0:	ldr	x1, [sp, #136]
  415ad4:	add	x0, x1, x0
  415ad8:	str	x0, [sp, #136]
  415adc:	ldr	x0, [sp, #456]
  415ae0:	str	x0, [sp, #152]
  415ae4:	ldr	x1, [sp, #152]
  415ae8:	ldr	x0, [sp, #456]
  415aec:	cmp	x1, x0
  415af0:	b.eq	415b00 <ferror@plt+0x12270>  // b.none
  415af4:	ldr	w0, [sp, #320]
  415af8:	orr	w0, w0, #0x2
  415afc:	str	w0, [sp, #320]
  415b00:	ldr	w0, [sp, #320]
  415b04:	bl	40f21c <ferror@plt+0xb98c>
  415b08:	ldr	w0, [sp, #600]
  415b0c:	str	w0, [sp, #56]
  415b10:	ldrb	w0, [sp, #592]
  415b14:	strb	w0, [sp, #48]
  415b18:	ldr	x0, [sp, #584]
  415b1c:	str	x0, [sp, #40]
  415b20:	ldr	x0, [sp, #576]
  415b24:	str	x0, [sp, #32]
  415b28:	ldr	w0, [sp, #568]
  415b2c:	str	w0, [sp, #24]
  415b30:	ldr	x0, [sp, #560]
  415b34:	str	x0, [sp, #16]
  415b38:	ldr	w0, [sp, #552]
  415b3c:	str	w0, [sp, #8]
  415b40:	ldr	x0, [sp, #544]
  415b44:	str	x0, [sp]
  415b48:	ldr	x7, [sp, #112]
  415b4c:	ldr	x6, [sp, #120]
  415b50:	ldr	x5, [sp, #128]
  415b54:	ldr	x4, [sp, #136]
  415b58:	ldr	x3, [sp, #144]
  415b5c:	ldr	x2, [sp, #152]
  415b60:	ldr	x1, [sp, #160]
  415b64:	ldr	x0, [sp, #168]
  415b68:	bl	4150dc <ferror@plt+0x1184c>
  415b6c:	b	417f50 <ferror@plt+0x146c0>
  415b70:	nop
  415b74:	ldr	x1, [sp, #160]
  415b78:	mov	x0, #0x1f21                	// #7969
  415b7c:	cmp	x1, x0
  415b80:	b.eq	4165b4 <ferror@plt+0x12d24>  // b.none
  415b84:	ldr	x1, [sp, #160]
  415b88:	mov	x0, #0x1f21                	// #7969
  415b8c:	cmp	x1, x0
  415b90:	b.hi	4166f4 <ferror@plt+0x12e64>  // b.pmore
  415b94:	ldr	x1, [sp, #160]
  415b98:	mov	x0, #0x1f20                	// #7968
  415b9c:	cmp	x1, x0
  415ba0:	b.eq	415c6c <ferror@plt+0x123dc>  // b.none
  415ba4:	ldr	x1, [sp, #160]
  415ba8:	mov	x0, #0x1f20                	// #7968
  415bac:	cmp	x1, x0
  415bb0:	b.hi	4166f4 <ferror@plt+0x12e64>  // b.pmore
  415bb4:	ldr	x1, [sp, #160]
  415bb8:	mov	x0, #0x1f02                	// #7938
  415bbc:	cmp	x1, x0
  415bc0:	b.eq	416508 <ferror@plt+0x12c78>  // b.none
  415bc4:	ldr	x1, [sp, #160]
  415bc8:	mov	x0, #0x1f02                	// #7938
  415bcc:	cmp	x1, x0
  415bd0:	b.hi	4166f4 <ferror@plt+0x12e64>  // b.pmore
  415bd4:	ldr	x0, [sp, #160]
  415bd8:	cmp	x0, #0x21
  415bdc:	b.hi	415c1c <ferror@plt+0x1238c>  // b.pmore
  415be0:	ldr	x0, [sp, #160]
  415be4:	cmp	x0, #0x0
  415be8:	b.eq	4166f4 <ferror@plt+0x12e64>  // b.none
  415bec:	ldr	x0, [sp, #160]
  415bf0:	sub	x0, x0, #0x1
  415bf4:	cmp	x0, #0x20
  415bf8:	b.hi	4166f4 <ferror@plt+0x12e64>  // b.pmore
  415bfc:	cmp	w0, #0x20
  415c00:	b.hi	4166f4 <ferror@plt+0x12e64>  // b.pmore
  415c04:	adrp	x1, 458000 <warn@@Base+0xa330>
  415c08:	add	x1, x1, #0x50
  415c0c:	ldr	w0, [x1, w0, uxtw #2]
  415c10:	adr	x1, 415c1c <ferror@plt+0x1238c>
  415c14:	add	x0, x1, w0, sxtw #2
  415c18:	br	x0
  415c1c:	ldr	x1, [sp, #160]
  415c20:	mov	x0, #0x1f01                	// #7937
  415c24:	cmp	x1, x0
  415c28:	b.eq	416690 <ferror@plt+0x12e00>  // b.none
  415c2c:	b	4166f4 <ferror@plt+0x12e64>
  415c30:	ldr	w0, [sp, #568]
  415c34:	cmp	w0, #0x0
  415c38:	b.ne	416714 <ferror@plt+0x12e84>  // b.any
  415c3c:	ldrb	w19, [sp, #592]
  415c40:	ldr	x0, [sp, #352]
  415c44:	mov	x1, x0
  415c48:	adrp	x0, 455000 <warn@@Base+0x7330>
  415c4c:	add	x0, x0, #0xf70
  415c50:	bl	40f570 <ferror@plt+0xbce0>
  415c54:	mov	x2, x0
  415c58:	mov	w1, w19
  415c5c:	adrp	x0, 457000 <warn@@Base+0x9330>
  415c60:	add	x0, x0, #0x5c0
  415c64:	bl	403780 <printf@plt>
  415c68:	b	416714 <ferror@plt+0x12e84>
  415c6c:	ldr	w0, [sp, #568]
  415c70:	cmp	w0, #0x0
  415c74:	b.ne	41671c <ferror@plt+0x12e8c>  // b.any
  415c78:	ldrb	w19, [sp, #592]
  415c7c:	ldr	x0, [sp, #352]
  415c80:	mov	x1, x0
  415c84:	adrp	x0, 455000 <warn@@Base+0x7330>
  415c88:	add	x0, x0, #0xf70
  415c8c:	bl	40f570 <ferror@plt+0xbce0>
  415c90:	mov	x2, x0
  415c94:	mov	w1, w19
  415c98:	adrp	x0, 457000 <warn@@Base+0x9330>
  415c9c:	add	x0, x0, #0x5d0
  415ca0:	bl	403780 <printf@plt>
  415ca4:	b	41671c <ferror@plt+0x12e8c>
  415ca8:	ldr	w0, [sp, #568]
  415cac:	cmp	w0, #0x0
  415cb0:	b.ne	416724 <ferror@plt+0x12e94>  // b.any
  415cb4:	ldrb	w19, [sp, #592]
  415cb8:	ldr	x1, [sp, #352]
  415cbc:	ldr	x0, [sp, #120]
  415cc0:	add	x0, x1, x0
  415cc4:	mov	x1, x0
  415cc8:	adrp	x0, 455000 <warn@@Base+0x7330>
  415ccc:	add	x0, x0, #0xf70
  415cd0:	bl	40f570 <ferror@plt+0xbce0>
  415cd4:	mov	x2, x0
  415cd8:	mov	w1, w19
  415cdc:	adrp	x0, 457000 <warn@@Base+0x9330>
  415ce0:	add	x0, x0, #0x5c0
  415ce4:	bl	403780 <printf@plt>
  415ce8:	b	416724 <ferror@plt+0x12e94>
  415cec:	ldr	w0, [sp, #568]
  415cf0:	cmp	w0, #0x0
  415cf4:	b.ne	41672c <ferror@plt+0x12e9c>  // b.any
  415cf8:	ldrb	w19, [sp, #592]
  415cfc:	ldr	x0, [sp, #352]
  415d00:	mov	x1, x0
  415d04:	adrp	x0, 455000 <warn@@Base+0x7330>
  415d08:	add	x0, x0, #0xf70
  415d0c:	bl	40f570 <ferror@plt+0xbce0>
  415d10:	mov	x2, x0
  415d14:	mov	w1, w19
  415d18:	adrp	x0, 457000 <warn@@Base+0x9330>
  415d1c:	add	x0, x0, #0x5e0
  415d20:	bl	403780 <printf@plt>
  415d24:	b	41672c <ferror@plt+0x12e9c>
  415d28:	ldr	w0, [sp, #568]
  415d2c:	cmp	w0, #0x0
  415d30:	b.ne	416734 <ferror@plt+0x12ea4>  // b.any
  415d34:	ldrb	w19, [sp, #592]
  415d38:	ldr	x0, [sp, #352]
  415d3c:	mov	x1, x0
  415d40:	adrp	x0, 456000 <warn@@Base+0x8330>
  415d44:	add	x0, x0, #0x6c8
  415d48:	bl	40f570 <ferror@plt+0xbce0>
  415d4c:	mov	x2, x0
  415d50:	mov	w1, w19
  415d54:	adrp	x0, 457000 <warn@@Base+0x9330>
  415d58:	add	x0, x0, #0x5b8
  415d5c:	bl	403780 <printf@plt>
  415d60:	b	416734 <ferror@plt+0x12ea4>
  415d64:	ldr	w0, [sp, #568]
  415d68:	cmp	w0, #0x0
  415d6c:	b.ne	41673c <ferror@plt+0x12eac>  // b.any
  415d70:	ldrb	w19, [sp, #592]
  415d74:	ldr	x0, [sp, #152]
  415d78:	mov	x1, x0
  415d7c:	adrp	x0, 456000 <warn@@Base+0x8330>
  415d80:	add	x0, x0, #0x6c8
  415d84:	bl	40f570 <ferror@plt+0xbce0>
  415d88:	mov	x2, x0
  415d8c:	mov	w1, w19
  415d90:	adrp	x0, 457000 <warn@@Base+0x9330>
  415d94:	add	x0, x0, #0x5b8
  415d98:	bl	403780 <printf@plt>
  415d9c:	b	41673c <ferror@plt+0x12eac>
  415da0:	ldr	w0, [sp, #568]
  415da4:	cmp	w0, #0x0
  415da8:	b.ne	415e38 <ferror@plt+0x125a8>  // b.any
  415dac:	ldr	x0, [sp, #136]
  415db0:	add	x0, x0, #0x8
  415db4:	ldr	x1, [sp, #128]
  415db8:	cmp	x1, x0
  415dbc:	b.cc	415ddc <ferror@plt+0x1254c>  // b.lo, b.ul, b.last
  415dc0:	add	x1, sp, #0x160
  415dc4:	add	x0, sp, #0x138
  415dc8:	mov	x2, x1
  415dcc:	mov	x1, x0
  415dd0:	ldr	x0, [sp, #136]
  415dd4:	bl	44e98c <warn@@Base+0xcbc>
  415dd8:	b	415de8 <ferror@plt+0x12558>
  415ddc:	str	xzr, [sp, #312]
  415de0:	ldr	x0, [sp, #312]
  415de4:	str	x0, [sp, #352]
  415de8:	ldr	x0, [sp, #352]
  415dec:	str	x0, [sp, #304]
  415df0:	ldr	x0, [sp, #160]
  415df4:	cmp	x0, #0x14
  415df8:	b.ne	415e0c <ferror@plt+0x1257c>  // b.any
  415dfc:	add	x1, sp, #0x130
  415e00:	add	x0, sp, #0x138
  415e04:	ldr	x2, [sp, #120]
  415e08:	bl	413a4c <ferror@plt+0x101bc>
  415e0c:	ldrb	w19, [sp, #592]
  415e10:	ldr	x0, [sp, #312]
  415e14:	ldr	x1, [sp, #304]
  415e18:	add	x2, sp, #0xb0
  415e1c:	mov	w3, #0x40                  	// #64
  415e20:	bl	40f670 <ferror@plt+0xbde0>
  415e24:	mov	x2, x0
  415e28:	mov	w1, w19
  415e2c:	adrp	x0, 457000 <warn@@Base+0x9330>
  415e30:	add	x0, x0, #0x5e0
  415e34:	bl	403780 <printf@plt>
  415e38:	ldr	w0, [sp, #568]
  415e3c:	cmp	w0, #0x0
  415e40:	b.ne	415e6c <ferror@plt+0x125dc>  // b.any
  415e44:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  415e48:	add	x0, x0, #0x2a4
  415e4c:	ldr	w0, [x0]
  415e50:	cmp	w0, #0x0
  415e54:	b.ne	415e6c <ferror@plt+0x125dc>  // b.any
  415e58:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  415e5c:	add	x0, x0, #0x2c8
  415e60:	ldr	w0, [x0]
  415e64:	cmp	w0, #0x0
  415e68:	b.eq	415f44 <ferror@plt+0x126b4>  // b.none
  415e6c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  415e70:	add	x0, x0, #0x55c
  415e74:	ldr	w0, [x0]
  415e78:	cmp	w0, #0x0
  415e7c:	b.ne	415f44 <ferror@plt+0x126b4>  // b.any
  415e80:	mov	w0, #0x8                   	// #8
  415e84:	str	w0, [sp, #504]
  415e88:	ldr	w0, [sp, #504]
  415e8c:	cmp	w0, #0x8
  415e90:	b.ls	415ec4 <ferror@plt+0x12634>  // b.plast
  415e94:	ldr	w0, [sp, #504]
  415e98:	mov	x2, x0
  415e9c:	adrp	x0, 455000 <warn@@Base+0x7330>
  415ea0:	add	x1, x0, #0xec0
  415ea4:	adrp	x0, 455000 <warn@@Base+0x7330>
  415ea8:	add	x0, x0, #0xf10
  415eac:	bl	402f90 <ngettext@plt>
  415eb0:	mov	w2, #0x8                   	// #8
  415eb4:	ldr	w1, [sp, #504]
  415eb8:	bl	44dbd0 <error@@Base>
  415ebc:	mov	w0, #0x8                   	// #8
  415ec0:	str	w0, [sp, #504]
  415ec4:	ldr	w0, [sp, #504]
  415ec8:	ldr	x1, [sp, #136]
  415ecc:	add	x0, x1, x0
  415ed0:	ldr	x1, [sp, #128]
  415ed4:	cmp	x1, x0
  415ed8:	b.hi	415f04 <ferror@plt+0x12674>  // b.pmore
  415edc:	ldr	x1, [sp, #136]
  415ee0:	ldr	x0, [sp, #128]
  415ee4:	cmp	x1, x0
  415ee8:	b.cs	415f00 <ferror@plt+0x12670>  // b.hs, b.nlast
  415eec:	ldr	x1, [sp, #128]
  415ef0:	ldr	x0, [sp, #136]
  415ef4:	sub	x0, x1, x0
  415ef8:	str	w0, [sp, #504]
  415efc:	b	415f04 <ferror@plt+0x12674>
  415f00:	str	wzr, [sp, #504]
  415f04:	ldr	w0, [sp, #504]
  415f08:	cmp	w0, #0x0
  415f0c:	b.eq	415f1c <ferror@plt+0x1268c>  // b.none
  415f10:	ldr	w0, [sp, #504]
  415f14:	cmp	w0, #0x8
  415f18:	b.ls	415f24 <ferror@plt+0x12694>  // b.plast
  415f1c:	str	xzr, [sp, #352]
  415f20:	b	415f44 <ferror@plt+0x126b4>
  415f24:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  415f28:	add	x0, x0, #0x2f8
  415f2c:	ldr	x2, [x0]
  415f30:	ldr	w0, [sp, #504]
  415f34:	mov	w1, w0
  415f38:	ldr	x0, [sp, #136]
  415f3c:	blr	x2
  415f40:	str	x0, [sp, #352]
  415f44:	ldr	x0, [sp, #136]
  415f48:	add	x0, x0, #0x8
  415f4c:	str	x0, [sp, #136]
  415f50:	b	416768 <ferror@plt+0x12ed8>
  415f54:	ldr	w0, [sp, #568]
  415f58:	cmp	w0, #0x0
  415f5c:	b.ne	41607c <ferror@plt+0x127ec>  // b.any
  415f60:	ldr	x0, [sp, #136]
  415f64:	add	x0, x0, #0x8
  415f68:	ldr	x1, [sp, #128]
  415f6c:	cmp	x1, x0
  415f70:	b.cc	415f90 <ferror@plt+0x12700>  // b.lo, b.ul, b.last
  415f74:	add	x1, sp, #0x120
  415f78:	add	x0, sp, #0x128
  415f7c:	mov	x2, x1
  415f80:	mov	x1, x0
  415f84:	ldr	x0, [sp, #136]
  415f88:	bl	44e98c <warn@@Base+0xcbc>
  415f8c:	b	415f9c <ferror@plt+0x1270c>
  415f90:	str	xzr, [sp, #296]
  415f94:	ldr	x0, [sp, #296]
  415f98:	str	x0, [sp, #288]
  415f9c:	ldr	x0, [sp, #136]
  415fa0:	add	x0, x0, #0x10
  415fa4:	ldr	x1, [sp, #128]
  415fa8:	cmp	x1, x0
  415fac:	b.cc	415fc8 <ferror@plt+0x12738>  // b.lo, b.ul, b.last
  415fb0:	ldr	x0, [sp, #136]
  415fb4:	add	x0, x0, #0x8
  415fb8:	add	x2, sp, #0x110
  415fbc:	add	x1, sp, #0x118
  415fc0:	bl	44e98c <warn@@Base+0xcbc>
  415fc4:	b	415fd4 <ferror@plt+0x12744>
  415fc8:	str	xzr, [sp, #280]
  415fcc:	ldr	x0, [sp, #280]
  415fd0:	str	x0, [sp, #272]
  415fd4:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  415fd8:	add	x0, x0, #0x2f8
  415fdc:	ldr	x1, [x0]
  415fe0:	adrp	x0, 44e000 <warn@@Base+0x330>
  415fe4:	add	x0, x0, #0xac
  415fe8:	cmp	x1, x0
  415fec:	b.ne	416050 <ferror@plt+0x127c0>  // b.any
  415ff0:	ldr	x1, [sp, #296]
  415ff4:	ldr	x0, [sp, #280]
  415ff8:	eor	x0, x1, x0
  415ffc:	str	x0, [sp, #296]
  416000:	ldr	x1, [sp, #280]
  416004:	ldr	x0, [sp, #296]
  416008:	eor	x0, x1, x0
  41600c:	str	x0, [sp, #280]
  416010:	ldr	x1, [sp, #296]
  416014:	ldr	x0, [sp, #280]
  416018:	eor	x0, x1, x0
  41601c:	str	x0, [sp, #296]
  416020:	ldr	x1, [sp, #288]
  416024:	ldr	x0, [sp, #272]
  416028:	eor	x0, x1, x0
  41602c:	str	x0, [sp, #288]
  416030:	ldr	x1, [sp, #272]
  416034:	ldr	x0, [sp, #288]
  416038:	eor	x0, x1, x0
  41603c:	str	x0, [sp, #272]
  416040:	ldr	x1, [sp, #288]
  416044:	ldr	x0, [sp, #272]
  416048:	eor	x0, x1, x0
  41604c:	str	x0, [sp, #288]
  416050:	ldr	x0, [sp, #296]
  416054:	ldr	x1, [sp, #288]
  416058:	ldr	x2, [sp, #280]
  41605c:	ldr	x3, [sp, #272]
  416060:	mov	x4, x3
  416064:	mov	x3, x2
  416068:	mov	x2, x1
  41606c:	mov	x1, x0
  416070:	adrp	x0, 457000 <warn@@Base+0x9330>
  416074:	add	x0, x0, #0x5e8
  416078:	bl	403780 <printf@plt>
  41607c:	ldr	x0, [sp, #136]
  416080:	add	x0, x0, #0x10
  416084:	str	x0, [sp, #136]
  416088:	b	416768 <ferror@plt+0x12ed8>
  41608c:	ldr	w0, [sp, #568]
  416090:	cmp	w0, #0x0
  416094:	b.ne	4160c0 <ferror@plt+0x12830>  // b.any
  416098:	ldrb	w4, [sp, #592]
  41609c:	ldr	x1, [sp, #128]
  4160a0:	ldr	x0, [sp, #136]
  4160a4:	sub	x0, x1, x0
  4160a8:	ldr	x3, [sp, #136]
  4160ac:	mov	w2, w0
  4160b0:	mov	w1, w4
  4160b4:	adrp	x0, 457000 <warn@@Base+0x9330>
  4160b8:	add	x0, x0, #0x600
  4160bc:	bl	403780 <printf@plt>
  4160c0:	ldr	x1, [sp, #128]
  4160c4:	ldr	x0, [sp, #136]
  4160c8:	sub	x0, x1, x0
  4160cc:	mov	x1, x0
  4160d0:	ldr	x0, [sp, #136]
  4160d4:	bl	403020 <strnlen@plt>
  4160d8:	add	x0, x0, #0x1
  4160dc:	ldr	x1, [sp, #136]
  4160e0:	add	x0, x1, x0
  4160e4:	str	x0, [sp, #136]
  4160e8:	b	416768 <ferror@plt+0x12ed8>
  4160ec:	add	x1, sp, #0x108
  4160f0:	add	x0, sp, #0x10c
  4160f4:	mov	x4, x1
  4160f8:	mov	x3, x0
  4160fc:	mov	w2, #0x0                   	// #0
  416100:	ldr	x1, [sp, #128]
  416104:	ldr	x0, [sp, #136]
  416108:	bl	40f70c <ferror@plt+0xbe7c>
  41610c:	str	x0, [sp, #408]
  416110:	ldr	w0, [sp, #268]
  416114:	mov	w0, w0
  416118:	ldr	x1, [sp, #136]
  41611c:	add	x0, x1, x0
  416120:	str	x0, [sp, #136]
  416124:	ldr	x0, [sp, #408]
  416128:	str	x0, [sp, #352]
  41612c:	ldr	x0, [sp, #352]
  416130:	ldr	x1, [sp, #408]
  416134:	cmp	x1, x0
  416138:	b.eq	416148 <ferror@plt+0x128b8>  // b.none
  41613c:	ldr	w0, [sp, #264]
  416140:	orr	w0, w0, #0x2
  416144:	str	w0, [sp, #264]
  416148:	ldr	w0, [sp, #264]
  41614c:	bl	40f21c <ferror@plt+0xb98c>
  416150:	ldr	x0, [sp, #136]
  416154:	str	x0, [sp, #536]
  416158:	ldr	x1, [sp, #536]
  41615c:	ldr	x0, [sp, #128]
  416160:	cmp	x1, x0
  416164:	b.cc	416184 <ferror@plt+0x128f4>  // b.lo, b.ul, b.last
  416168:	adrp	x0, 457000 <warn@@Base+0x9330>
  41616c:	add	x0, x0, #0x608
  416170:	bl	403840 <gettext@plt>
  416174:	bl	44dcd0 <warn@@Base>
  416178:	str	xzr, [sp, #352]
  41617c:	ldr	x0, [sp, #128]
  416180:	str	x0, [sp, #536]
  416184:	ldr	x0, [sp, #352]
  416188:	ldr	x2, [sp, #128]
  41618c:	mov	x1, x0
  416190:	ldr	x0, [sp, #536]
  416194:	bl	413e00 <ferror@plt+0x10570>
  416198:	str	x0, [sp, #352]
  41619c:	ldr	w0, [sp, #568]
  4161a0:	cmp	w0, #0x0
  4161a4:	b.eq	4161bc <ferror@plt+0x1292c>  // b.none
  4161a8:	ldr	x0, [sp, #352]
  4161ac:	ldr	x1, [sp, #536]
  4161b0:	add	x0, x1, x0
  4161b4:	str	x0, [sp, #136]
  4161b8:	b	416768 <ferror@plt+0x12ed8>
  4161bc:	ldr	x0, [sp, #352]
  4161c0:	ldrb	w3, [sp, #592]
  4161c4:	ldr	x2, [sp, #128]
  4161c8:	mov	x1, x0
  4161cc:	ldr	x0, [sp, #536]
  4161d0:	bl	411054 <ferror@plt+0xd7c4>
  4161d4:	str	x0, [sp, #136]
  4161d8:	b	416768 <ferror@plt+0x12ed8>
  4161dc:	mov	w0, #0x1                   	// #1
  4161e0:	str	w0, [sp, #500]
  4161e4:	ldr	w0, [sp, #500]
  4161e8:	cmp	w0, #0x8
  4161ec:	b.ls	416220 <ferror@plt+0x12990>  // b.plast
  4161f0:	ldr	w0, [sp, #500]
  4161f4:	mov	x2, x0
  4161f8:	adrp	x0, 455000 <warn@@Base+0x7330>
  4161fc:	add	x1, x0, #0xec0
  416200:	adrp	x0, 455000 <warn@@Base+0x7330>
  416204:	add	x0, x0, #0xf10
  416208:	bl	402f90 <ngettext@plt>
  41620c:	mov	w2, #0x8                   	// #8
  416210:	ldr	w1, [sp, #500]
  416214:	bl	44dbd0 <error@@Base>
  416218:	mov	w0, #0x8                   	// #8
  41621c:	str	w0, [sp, #500]
  416220:	ldr	w0, [sp, #500]
  416224:	ldr	x1, [sp, #136]
  416228:	add	x0, x1, x0
  41622c:	ldr	x1, [sp, #128]
  416230:	cmp	x1, x0
  416234:	b.hi	416260 <ferror@plt+0x129d0>  // b.pmore
  416238:	ldr	x1, [sp, #136]
  41623c:	ldr	x0, [sp, #128]
  416240:	cmp	x1, x0
  416244:	b.cs	41625c <ferror@plt+0x129cc>  // b.hs, b.nlast
  416248:	ldr	x1, [sp, #128]
  41624c:	ldr	x0, [sp, #136]
  416250:	sub	x0, x1, x0
  416254:	str	w0, [sp, #500]
  416258:	b	416260 <ferror@plt+0x129d0>
  41625c:	str	wzr, [sp, #500]
  416260:	ldr	w0, [sp, #500]
  416264:	cmp	w0, #0x0
  416268:	b.eq	416278 <ferror@plt+0x129e8>  // b.none
  41626c:	ldr	w0, [sp, #500]
  416270:	cmp	w0, #0x8
  416274:	b.ls	416280 <ferror@plt+0x129f0>  // b.plast
  416278:	str	xzr, [sp, #352]
  41627c:	b	4162a0 <ferror@plt+0x12a10>
  416280:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  416284:	add	x0, x0, #0x2f8
  416288:	ldr	x2, [x0]
  41628c:	ldr	w0, [sp, #500]
  416290:	mov	w1, w0
  416294:	ldr	x0, [sp, #136]
  416298:	blr	x2
  41629c:	str	x0, [sp, #352]
  4162a0:	ldr	x0, [sp, #136]
  4162a4:	add	x0, x0, #0x1
  4162a8:	str	x0, [sp, #136]
  4162ac:	b	416150 <ferror@plt+0x128c0>
  4162b0:	mov	w0, #0x2                   	// #2
  4162b4:	str	w0, [sp, #496]
  4162b8:	ldr	w0, [sp, #496]
  4162bc:	cmp	w0, #0x8
  4162c0:	b.ls	4162f4 <ferror@plt+0x12a64>  // b.plast
  4162c4:	ldr	w0, [sp, #496]
  4162c8:	mov	x2, x0
  4162cc:	adrp	x0, 455000 <warn@@Base+0x7330>
  4162d0:	add	x1, x0, #0xec0
  4162d4:	adrp	x0, 455000 <warn@@Base+0x7330>
  4162d8:	add	x0, x0, #0xf10
  4162dc:	bl	402f90 <ngettext@plt>
  4162e0:	mov	w2, #0x8                   	// #8
  4162e4:	ldr	w1, [sp, #496]
  4162e8:	bl	44dbd0 <error@@Base>
  4162ec:	mov	w0, #0x8                   	// #8
  4162f0:	str	w0, [sp, #496]
  4162f4:	ldr	w0, [sp, #496]
  4162f8:	ldr	x1, [sp, #136]
  4162fc:	add	x0, x1, x0
  416300:	ldr	x1, [sp, #128]
  416304:	cmp	x1, x0
  416308:	b.hi	416334 <ferror@plt+0x12aa4>  // b.pmore
  41630c:	ldr	x1, [sp, #136]
  416310:	ldr	x0, [sp, #128]
  416314:	cmp	x1, x0
  416318:	b.cs	416330 <ferror@plt+0x12aa0>  // b.hs, b.nlast
  41631c:	ldr	x1, [sp, #128]
  416320:	ldr	x0, [sp, #136]
  416324:	sub	x0, x1, x0
  416328:	str	w0, [sp, #496]
  41632c:	b	416334 <ferror@plt+0x12aa4>
  416330:	str	wzr, [sp, #496]
  416334:	ldr	w0, [sp, #496]
  416338:	cmp	w0, #0x0
  41633c:	b.eq	41634c <ferror@plt+0x12abc>  // b.none
  416340:	ldr	w0, [sp, #496]
  416344:	cmp	w0, #0x8
  416348:	b.ls	416354 <ferror@plt+0x12ac4>  // b.plast
  41634c:	str	xzr, [sp, #352]
  416350:	b	416374 <ferror@plt+0x12ae4>
  416354:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  416358:	add	x0, x0, #0x2f8
  41635c:	ldr	x2, [x0]
  416360:	ldr	w0, [sp, #496]
  416364:	mov	w1, w0
  416368:	ldr	x0, [sp, #136]
  41636c:	blr	x2
  416370:	str	x0, [sp, #352]
  416374:	ldr	x0, [sp, #136]
  416378:	add	x0, x0, #0x2
  41637c:	str	x0, [sp, #136]
  416380:	b	416150 <ferror@plt+0x128c0>
  416384:	mov	w0, #0x4                   	// #4
  416388:	str	w0, [sp, #492]
  41638c:	ldr	w0, [sp, #492]
  416390:	cmp	w0, #0x8
  416394:	b.ls	4163c8 <ferror@plt+0x12b38>  // b.plast
  416398:	ldr	w0, [sp, #492]
  41639c:	mov	x2, x0
  4163a0:	adrp	x0, 455000 <warn@@Base+0x7330>
  4163a4:	add	x1, x0, #0xec0
  4163a8:	adrp	x0, 455000 <warn@@Base+0x7330>
  4163ac:	add	x0, x0, #0xf10
  4163b0:	bl	402f90 <ngettext@plt>
  4163b4:	mov	w2, #0x8                   	// #8
  4163b8:	ldr	w1, [sp, #492]
  4163bc:	bl	44dbd0 <error@@Base>
  4163c0:	mov	w0, #0x8                   	// #8
  4163c4:	str	w0, [sp, #492]
  4163c8:	ldr	w0, [sp, #492]
  4163cc:	ldr	x1, [sp, #136]
  4163d0:	add	x0, x1, x0
  4163d4:	ldr	x1, [sp, #128]
  4163d8:	cmp	x1, x0
  4163dc:	b.hi	416408 <ferror@plt+0x12b78>  // b.pmore
  4163e0:	ldr	x1, [sp, #136]
  4163e4:	ldr	x0, [sp, #128]
  4163e8:	cmp	x1, x0
  4163ec:	b.cs	416404 <ferror@plt+0x12b74>  // b.hs, b.nlast
  4163f0:	ldr	x1, [sp, #128]
  4163f4:	ldr	x0, [sp, #136]
  4163f8:	sub	x0, x1, x0
  4163fc:	str	w0, [sp, #492]
  416400:	b	416408 <ferror@plt+0x12b78>
  416404:	str	wzr, [sp, #492]
  416408:	ldr	w0, [sp, #492]
  41640c:	cmp	w0, #0x0
  416410:	b.eq	416420 <ferror@plt+0x12b90>  // b.none
  416414:	ldr	w0, [sp, #492]
  416418:	cmp	w0, #0x8
  41641c:	b.ls	416428 <ferror@plt+0x12b98>  // b.plast
  416420:	str	xzr, [sp, #352]
  416424:	b	416448 <ferror@plt+0x12bb8>
  416428:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41642c:	add	x0, x0, #0x2f8
  416430:	ldr	x2, [x0]
  416434:	ldr	w0, [sp, #492]
  416438:	mov	w1, w0
  41643c:	ldr	x0, [sp, #136]
  416440:	blr	x2
  416444:	str	x0, [sp, #352]
  416448:	ldr	x0, [sp, #136]
  41644c:	add	x0, x0, #0x4
  416450:	str	x0, [sp, #136]
  416454:	b	416150 <ferror@plt+0x128c0>
  416458:	ldr	w0, [sp, #568]
  41645c:	cmp	w0, #0x0
  416460:	b.ne	416744 <ferror@plt+0x12eb4>  // b.any
  416464:	adrp	x0, 457000 <warn@@Base+0x9330>
  416468:	add	x0, x0, #0x620
  41646c:	bl	403840 <gettext@plt>
  416470:	mov	x20, x0
  416474:	ldrb	w19, [sp, #592]
  416478:	ldr	x0, [sp, #352]
  41647c:	mov	x1, x0
  416480:	adrp	x0, 455000 <warn@@Base+0x7330>
  416484:	add	x0, x0, #0xf70
  416488:	bl	40f570 <ferror@plt+0xbce0>
  41648c:	mov	x21, x0
  416490:	ldr	x0, [sp, #352]
  416494:	bl	410424 <ferror@plt+0xcb94>
  416498:	mov	x3, x0
  41649c:	mov	x2, x21
  4164a0:	mov	w1, w19
  4164a4:	mov	x0, x20
  4164a8:	bl	403780 <printf@plt>
  4164ac:	b	416744 <ferror@plt+0x12eb4>
  4164b0:	ldr	w0, [sp, #568]
  4164b4:	cmp	w0, #0x0
  4164b8:	b.ne	41674c <ferror@plt+0x12ebc>  // b.any
  4164bc:	adrp	x0, 457000 <warn@@Base+0x9330>
  4164c0:	add	x0, x0, #0x648
  4164c4:	bl	403840 <gettext@plt>
  4164c8:	mov	x20, x0
  4164cc:	ldrb	w19, [sp, #592]
  4164d0:	ldr	x0, [sp, #352]
  4164d4:	mov	x1, x0
  4164d8:	adrp	x0, 455000 <warn@@Base+0x7330>
  4164dc:	add	x0, x0, #0xf70
  4164e0:	bl	40f570 <ferror@plt+0xbce0>
  4164e4:	mov	x21, x0
  4164e8:	ldr	x0, [sp, #352]
  4164ec:	bl	41051c <ferror@plt+0xcc8c>
  4164f0:	mov	x3, x0
  4164f4:	mov	x2, x21
  4164f8:	mov	w1, w19
  4164fc:	mov	x0, x20
  416500:	bl	403780 <printf@plt>
  416504:	b	41674c <ferror@plt+0x12ebc>
  416508:	ldr	w0, [sp, #568]
  41650c:	cmp	w0, #0x0
  416510:	b.ne	416754 <ferror@plt+0x12ec4>  // b.any
  416514:	ldr	x0, [sp, #576]
  416518:	ldr	x0, [x0, #16]
  41651c:	mov	w1, #0x2e                  	// #46
  416520:	bl	4033a0 <strrchr@plt>
  416524:	str	x0, [sp, #424]
  416528:	ldr	x0, [sp, #424]
  41652c:	cmp	x0, #0x0
  416530:	b.eq	416554 <ferror@plt+0x12cc4>  // b.none
  416534:	adrp	x0, 457000 <warn@@Base+0x9330>
  416538:	add	x1, x0, #0x678
  41653c:	ldr	x0, [sp, #424]
  416540:	bl	4034b0 <strcmp@plt>
  416544:	cmp	w0, #0x0
  416548:	b.ne	416554 <ferror@plt+0x12cc4>  // b.any
  41654c:	mov	w0, #0x1                   	// #1
  416550:	b	416558 <ferror@plt+0x12cc8>
  416554:	mov	w0, #0x0                   	// #0
  416558:	str	w0, [sp, #420]
  41655c:	adrp	x0, 457000 <warn@@Base+0x9330>
  416560:	add	x0, x0, #0x680
  416564:	bl	403840 <gettext@plt>
  416568:	mov	x20, x0
  41656c:	ldrb	w19, [sp, #592]
  416570:	ldr	x0, [sp, #352]
  416574:	mov	x1, x0
  416578:	adrp	x0, 455000 <warn@@Base+0x7330>
  41657c:	add	x0, x0, #0xf70
  416580:	bl	40f570 <ferror@plt+0xbce0>
  416584:	mov	x21, x0
  416588:	ldr	x0, [sp, #352]
  41658c:	ldr	w3, [sp, #420]
  416590:	ldr	x2, [sp, #544]
  416594:	ldr	x1, [sp, #584]
  416598:	bl	410614 <ferror@plt+0xcd84>
  41659c:	mov	x3, x0
  4165a0:	mov	x2, x21
  4165a4:	mov	w1, w19
  4165a8:	mov	x0, x20
  4165ac:	bl	403780 <printf@plt>
  4165b0:	b	416754 <ferror@plt+0x12ec4>
  4165b4:	ldr	w0, [sp, #568]
  4165b8:	cmp	w0, #0x0
  4165bc:	b.ne	41675c <ferror@plt+0x12ecc>  // b.any
  4165c0:	adrp	x0, 457000 <warn@@Base+0x9330>
  4165c4:	add	x0, x0, #0x6a0
  4165c8:	bl	403840 <gettext@plt>
  4165cc:	mov	x20, x0
  4165d0:	ldrb	w19, [sp, #592]
  4165d4:	ldr	x0, [sp, #352]
  4165d8:	mov	x1, x0
  4165dc:	adrp	x0, 455000 <warn@@Base+0x7330>
  4165e0:	add	x0, x0, #0xf70
  4165e4:	bl	40f570 <ferror@plt+0xbce0>
  4165e8:	mov	x21, x0
  4165ec:	ldr	x0, [sp, #352]
  4165f0:	bl	413ab8 <ferror@plt+0x10228>
  4165f4:	mov	x3, x0
  4165f8:	mov	x2, x21
  4165fc:	mov	w1, w19
  416600:	mov	x0, x20
  416604:	bl	403780 <printf@plt>
  416608:	b	41675c <ferror@plt+0x12ecc>
  41660c:	ldr	w0, [sp, #568]
  416610:	cmp	w0, #0x0
  416614:	b.ne	416680 <ferror@plt+0x12df0>  // b.any
  416618:	ldr	x0, [sp, #136]
  41661c:	add	x0, x0, #0x8
  416620:	ldr	x1, [sp, #128]
  416624:	cmp	x1, x0
  416628:	b.cc	416648 <ferror@plt+0x12db8>  // b.lo, b.ul, b.last
  41662c:	add	x1, sp, #0x160
  416630:	add	x0, sp, #0x100
  416634:	mov	x2, x1
  416638:	mov	x1, x0
  41663c:	ldr	x0, [sp, #136]
  416640:	bl	44e98c <warn@@Base+0xcbc>
  416644:	b	416654 <ferror@plt+0x12dc4>
  416648:	str	xzr, [sp, #256]
  41664c:	ldr	x0, [sp, #256]
  416650:	str	x0, [sp, #352]
  416654:	ldrb	w19, [sp, #592]
  416658:	ldr	x0, [sp, #256]
  41665c:	ldr	x1, [sp, #352]
  416660:	add	x2, sp, #0xb0
  416664:	mov	w3, #0x40                  	// #64
  416668:	bl	40f670 <ferror@plt+0xbde0>
  41666c:	mov	x2, x0
  416670:	mov	w1, w19
  416674:	adrp	x0, 457000 <warn@@Base+0x9330>
  416678:	add	x0, x0, #0x6d0
  41667c:	bl	403780 <printf@plt>
  416680:	ldr	x0, [sp, #136]
  416684:	add	x0, x0, #0x8
  416688:	str	x0, [sp, #136]
  41668c:	b	416768 <ferror@plt+0x12ed8>
  416690:	ldr	w0, [sp, #568]
  416694:	cmp	w0, #0x0
  416698:	b.ne	416764 <ferror@plt+0x12ed4>  // b.any
  41669c:	adrp	x0, 457000 <warn@@Base+0x9330>
  4166a0:	add	x0, x0, #0x6e8
  4166a4:	bl	403840 <gettext@plt>
  4166a8:	mov	x20, x0
  4166ac:	ldrb	w19, [sp, #592]
  4166b0:	ldr	x0, [sp, #352]
  4166b4:	mov	x1, x0
  4166b8:	adrp	x0, 455000 <warn@@Base+0x7330>
  4166bc:	add	x0, x0, #0xf70
  4166c0:	bl	40f570 <ferror@plt+0xbce0>
  4166c4:	mov	x21, x0
  4166c8:	ldr	x1, [sp, #352]
  4166cc:	ldr	x0, [sp, #112]
  4166d0:	mul	x0, x1, x0
  4166d4:	ldr	x1, [sp, #112]
  4166d8:	bl	4108a0 <ferror@plt+0xd010>
  4166dc:	mov	x3, x0
  4166e0:	mov	x2, x21
  4166e4:	mov	w1, w19
  4166e8:	mov	x0, x20
  4166ec:	bl	403780 <printf@plt>
  4166f0:	b	416764 <ferror@plt+0x12ed4>
  4166f4:	adrp	x0, 457000 <warn@@Base+0x9330>
  4166f8:	add	x0, x0, #0x708
  4166fc:	bl	403840 <gettext@plt>
  416700:	ldr	x1, [sp, #160]
  416704:	bl	44dcd0 <warn@@Base>
  416708:	b	416768 <ferror@plt+0x12ed8>
  41670c:	nop
  416710:	b	416768 <ferror@plt+0x12ed8>
  416714:	nop
  416718:	b	416768 <ferror@plt+0x12ed8>
  41671c:	nop
  416720:	b	416768 <ferror@plt+0x12ed8>
  416724:	nop
  416728:	b	416768 <ferror@plt+0x12ed8>
  41672c:	nop
  416730:	b	416768 <ferror@plt+0x12ed8>
  416734:	nop
  416738:	b	416768 <ferror@plt+0x12ed8>
  41673c:	nop
  416740:	b	416768 <ferror@plt+0x12ed8>
  416744:	nop
  416748:	b	416768 <ferror@plt+0x12ed8>
  41674c:	nop
  416750:	b	416768 <ferror@plt+0x12ed8>
  416754:	nop
  416758:	b	416768 <ferror@plt+0x12ed8>
  41675c:	nop
  416760:	b	416768 <ferror@plt+0x12ed8>
  416764:	nop
  416768:	ldr	w0, [sp, #568]
  41676c:	cmp	w0, #0x0
  416770:	b.ne	41679c <ferror@plt+0x12f0c>  // b.any
  416774:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  416778:	add	x0, x0, #0x2a4
  41677c:	ldr	w0, [x0]
  416780:	cmp	w0, #0x0
  416784:	b.ne	41679c <ferror@plt+0x12f0c>  // b.any
  416788:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41678c:	add	x0, x0, #0x2c8
  416790:	ldr	w0, [x0]
  416794:	cmp	w0, #0x0
  416798:	b.eq	416efc <ferror@plt+0x1366c>  // b.none
  41679c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4167a0:	add	x0, x0, #0x55c
  4167a4:	ldr	w0, [x0]
  4167a8:	cmp	w0, #0x0
  4167ac:	b.ne	416efc <ferror@plt+0x1366c>  // b.any
  4167b0:	ldr	x0, [sp, #560]
  4167b4:	cmp	x0, #0x0
  4167b8:	b.eq	416efc <ferror@plt+0x1366c>  // b.none
  4167bc:	ldr	x1, [sp, #168]
  4167c0:	mov	x0, #0x2137                	// #8503
  4167c4:	cmp	x1, x0
  4167c8:	b.eq	4169a8 <ferror@plt+0x13118>  // b.none
  4167cc:	ldr	x1, [sp, #168]
  4167d0:	mov	x0, #0x2137                	// #8503
  4167d4:	cmp	x1, x0
  4167d8:	b.hi	416f04 <ferror@plt+0x13674>  // b.pmore
  4167dc:	ldr	x1, [sp, #168]
  4167e0:	mov	x0, #0x2133                	// #8499
  4167e4:	cmp	x1, x0
  4167e8:	b.eq	416bf8 <ferror@plt+0x13368>  // b.none
  4167ec:	ldr	x1, [sp, #168]
  4167f0:	mov	x0, #0x2133                	// #8499
  4167f4:	cmp	x1, x0
  4167f8:	b.hi	416f04 <ferror@plt+0x13674>  // b.pmore
  4167fc:	ldr	x1, [sp, #168]
  416800:	mov	x0, #0x2132                	// #8498
  416804:	cmp	x1, x0
  416808:	b.eq	416c08 <ferror@plt+0x13378>  // b.none
  41680c:	ldr	x1, [sp, #168]
  416810:	mov	x0, #0x2132                	// #8498
  416814:	cmp	x1, x0
  416818:	b.hi	416f04 <ferror@plt+0x13674>  // b.pmore
  41681c:	ldr	x1, [sp, #168]
  416820:	mov	x0, #0x2131                	// #8497
  416824:	cmp	x1, x0
  416828:	b.eq	416e90 <ferror@plt+0x13600>  // b.none
  41682c:	ldr	x1, [sp, #168]
  416830:	mov	x0, #0x2131                	// #8497
  416834:	cmp	x1, x0
  416838:	b.hi	416f04 <ferror@plt+0x13674>  // b.pmore
  41683c:	ldr	x1, [sp, #168]
  416840:	mov	x0, #0x2130                	// #8496
  416844:	cmp	x1, x0
  416848:	b.eq	416ce8 <ferror@plt+0x13458>  // b.none
  41684c:	ldr	x1, [sp, #168]
  416850:	mov	x0, #0x2130                	// #8496
  416854:	cmp	x1, x0
  416858:	b.hi	416f04 <ferror@plt+0x13674>  // b.pmore
  41685c:	ldr	x1, [sp, #168]
  416860:	mov	x0, #0x2114                	// #8468
  416864:	cmp	x1, x0
  416868:	b.hi	416f04 <ferror@plt+0x13674>  // b.pmore
  41686c:	ldr	x1, [sp, #168]
  416870:	mov	x0, #0x2111                	// #8465
  416874:	cmp	x1, x0
  416878:	b.cs	4169a8 <ferror@plt+0x13118>  // b.hs, b.nlast
  41687c:	ldr	x0, [sp, #168]
  416880:	cmp	x0, #0x86
  416884:	b.hi	416f04 <ferror@plt+0x13674>  // b.pmore
  416888:	ldr	x0, [sp, #168]
  41688c:	cmp	x0, #0x48
  416890:	b.cs	4168c8 <ferror@plt+0x13038>  // b.hs, b.nlast
  416894:	ldr	x0, [sp, #168]
  416898:	cmp	x0, #0x46
  41689c:	b.hi	416f04 <ferror@plt+0x13674>  // b.pmore
  4168a0:	ldr	x0, [sp, #168]
  4168a4:	cmp	x0, #0x19
  4168a8:	b.cs	416930 <ferror@plt+0x130a0>  // b.hs, b.nlast
  4168ac:	ldr	x0, [sp, #168]
  4168b0:	cmp	x0, #0x2
  4168b4:	b.eq	4169a8 <ferror@plt+0x13118>  // b.none
  4168b8:	ldr	x0, [sp, #168]
  4168bc:	cmp	x0, #0x11
  4168c0:	b.eq	416bd4 <ferror@plt+0x13344>  // b.none
  4168c4:	b	416f04 <ferror@plt+0x13674>
  4168c8:	ldr	x0, [sp, #168]
  4168cc:	sub	x0, x0, #0x48
  4168d0:	mov	w1, w0
  4168d4:	mov	x0, #0x1                   	// #1
  4168d8:	lsl	x0, x0, x1
  4168dc:	mov	x1, #0x25                  	// #37
  4168e0:	movk	x1, #0x5840, lsl #48
  4168e4:	and	x1, x0, x1
  4168e8:	cmp	x1, #0x0
  4168ec:	cset	w1, ne  // ne = any
  4168f0:	and	w1, w1, #0xff
  4168f4:	cmp	w1, #0x0
  4168f8:	b.ne	4169a8 <ferror@plt+0x13118>  // b.any
  4168fc:	and	x1, x0, #0x400000000000
  416900:	cmp	x1, #0x0
  416904:	cset	w1, ne  // ne = any
  416908:	and	w1, w1, #0xff
  41690c:	cmp	w1, #0x0
  416910:	b.ne	416ce8 <ferror@plt+0x13458>  // b.any
  416914:	and	x0, x0, #0x2000
  416918:	cmp	x0, #0x0
  41691c:	cset	w0, ne  // ne = any
  416920:	and	w0, w0, #0xff
  416924:	cmp	w0, #0x0
  416928:	b.ne	416c18 <ferror@plt+0x13388>  // b.any
  41692c:	b	416f04 <ferror@plt+0x13674>
  416930:	ldr	x0, [sp, #168]
  416934:	sub	x0, x0, #0x19
  416938:	mov	w1, w0
  41693c:	mov	x0, #0x1                   	// #1
  416940:	lsl	x0, x0, x1
  416944:	mov	x1, #0x1                   	// #1
  416948:	movk	x1, #0x8002, lsl #16
  41694c:	movk	x1, #0x2000, lsl #32
  416950:	and	x1, x0, x1
  416954:	cmp	x1, #0x0
  416958:	cset	w1, ne  // ne = any
  41695c:	and	w1, w1, #0xff
  416960:	cmp	w1, #0x0
  416964:	b.ne	4169a8 <ferror@plt+0x13118>  // b.any
  416968:	and	x1, x0, #0x4
  41696c:	cmp	x1, #0x0
  416970:	cset	w1, ne  // ne = any
  416974:	and	w1, w1, #0xff
  416978:	cmp	w1, #0x0
  41697c:	b.ne	416da8 <ferror@plt+0x13518>  // b.any
  416980:	and	x0, x0, #0x8000000000
  416984:	cmp	x0, #0x0
  416988:	cset	w0, ne  // ne = any
  41698c:	and	w0, w0, #0xff
  416990:	cmp	w0, #0x0
  416994:	b.eq	416f04 <ferror@plt+0x13674>  // b.none
  416998:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41699c:	add	x0, x0, #0x554
  4169a0:	mov	w1, #0x1                   	// #1
  4169a4:	str	w1, [x0]
  4169a8:	ldr	w0, [sp, #552]
  4169ac:	cmp	w0, #0x3
  4169b0:	b.gt	4169cc <ferror@plt+0x1313c>
  4169b4:	ldr	x0, [sp, #160]
  4169b8:	cmp	x0, #0x6
  4169bc:	b.eq	4169d8 <ferror@plt+0x13148>  // b.none
  4169c0:	ldr	x0, [sp, #160]
  4169c4:	cmp	x0, #0x7
  4169c8:	b.eq	4169d8 <ferror@plt+0x13148>  // b.none
  4169cc:	ldr	x0, [sp, #160]
  4169d0:	cmp	x0, #0x17
  4169d4:	b.ne	416f0c <ferror@plt+0x1367c>  // b.any
  4169d8:	ldr	x0, [sp, #560]
  4169dc:	ldr	w0, [x0, #76]
  4169e0:	str	w0, [sp, #396]
  4169e4:	ldr	x0, [sp, #560]
  4169e8:	ldr	w0, [x0, #72]
  4169ec:	str	w0, [sp, #392]
  4169f0:	ldr	w0, [sp, #396]
  4169f4:	cmp	w0, #0x0
  4169f8:	b.eq	416a0c <ferror@plt+0x1317c>  // b.none
  4169fc:	ldr	w1, [sp, #392]
  416a00:	ldr	w0, [sp, #396]
  416a04:	cmp	w1, w0
  416a08:	b.cc	416a84 <ferror@plt+0x131f4>  // b.lo, b.ul, b.last
  416a0c:	ldr	w0, [sp, #396]
  416a10:	add	w0, w0, #0x400
  416a14:	str	w0, [sp, #396]
  416a18:	ldr	x0, [sp, #560]
  416a1c:	ldr	x0, [x0, #48]
  416a20:	ldr	w1, [sp, #396]
  416a24:	mov	x2, #0x8                   	// #8
  416a28:	bl	43357c <ferror@plt+0x2fcec>
  416a2c:	mov	x1, x0
  416a30:	ldr	x0, [sp, #560]
  416a34:	str	x1, [x0, #48]
  416a38:	ldr	x0, [sp, #560]
  416a3c:	ldr	x0, [x0, #56]
  416a40:	ldr	w1, [sp, #396]
  416a44:	mov	x2, #0x8                   	// #8
  416a48:	bl	43357c <ferror@plt+0x2fcec>
  416a4c:	mov	x1, x0
  416a50:	ldr	x0, [sp, #560]
  416a54:	str	x1, [x0, #56]
  416a58:	ldr	x0, [sp, #560]
  416a5c:	ldr	x0, [x0, #64]
  416a60:	ldr	w1, [sp, #396]
  416a64:	mov	x2, #0x4                   	// #4
  416a68:	bl	43357c <ferror@plt+0x2fcec>
  416a6c:	mov	x1, x0
  416a70:	ldr	x0, [sp, #560]
  416a74:	str	x1, [x0, #64]
  416a78:	ldr	x0, [sp, #560]
  416a7c:	ldr	w1, [sp, #396]
  416a80:	str	w1, [x0, #76]
  416a84:	ldr	x0, [sp, #584]
  416a88:	cmp	x0, #0x0
  416a8c:	b.eq	416aa4 <ferror@plt+0x13214>  // b.none
  416a90:	ldr	x0, [sp, #584]
  416a94:	ldr	x1, [x0, #48]
  416a98:	ldr	x0, [sp, #352]
  416a9c:	add	x0, x1, x0
  416aa0:	str	x0, [sp, #352]
  416aa4:	ldr	x0, [sp, #560]
  416aa8:	ldr	x1, [x0, #64]
  416aac:	ldr	w0, [sp, #392]
  416ab0:	lsl	x0, x0, #2
  416ab4:	add	x0, x1, x0
  416ab8:	adrp	x1, 481000 <_bfd_std_section+0xd8>
  416abc:	add	x1, x1, #0x554
  416ac0:	ldr	w1, [x1]
  416ac4:	str	w1, [x0]
  416ac8:	ldr	x1, [sp, #168]
  416acc:	mov	x0, #0x2137                	// #8503
  416ad0:	cmp	x1, x0
  416ad4:	b.eq	416b38 <ferror@plt+0x132a8>  // b.none
  416ad8:	ldr	x0, [sp, #560]
  416adc:	ldr	w1, [x0, #72]
  416ae0:	ldr	x0, [sp, #560]
  416ae4:	ldr	w0, [x0, #80]
  416ae8:	cmp	w1, w0
  416aec:	b.ls	416b04 <ferror@plt+0x13274>  // b.plast
  416af0:	adrp	x0, 457000 <warn@@Base+0x9330>
  416af4:	add	x0, x0, #0x720
  416af8:	bl	403840 <gettext@plt>
  416afc:	bl	44dcd0 <warn@@Base>
  416b00:	b	416f0c <ferror@plt+0x1367c>
  416b04:	ldr	x0, [sp, #560]
  416b08:	ldr	x1, [x0, #48]
  416b0c:	ldr	w0, [sp, #392]
  416b10:	lsl	x0, x0, #3
  416b14:	add	x0, x1, x0
  416b18:	ldr	x1, [sp, #352]
  416b1c:	str	x1, [x0]
  416b20:	ldr	x0, [sp, #560]
  416b24:	ldr	w0, [x0, #72]
  416b28:	add	w1, w0, #0x1
  416b2c:	ldr	x0, [sp, #560]
  416b30:	str	w1, [x0, #72]
  416b34:	b	416f0c <ferror@plt+0x1367c>
  416b38:	ldr	x0, [sp, #560]
  416b3c:	ldr	w0, [x0, #80]
  416b40:	ldr	w1, [sp, #392]
  416b44:	cmp	w1, w0
  416b48:	b.cs	416b6c <ferror@plt+0x132dc>  // b.hs, b.nlast
  416b4c:	adrp	x0, 460000 <warn@@Base+0x12330>
  416b50:	add	x3, x0, #0xe38
  416b54:	mov	w2, #0x9aa                 	// #2474
  416b58:	adrp	x0, 457000 <warn@@Base+0x9330>
  416b5c:	add	x1, x0, #0x498
  416b60:	adrp	x0, 457000 <warn@@Base+0x9330>
  416b64:	add	x0, x0, #0x768
  416b68:	bl	4037a0 <__assert_fail@plt>
  416b6c:	ldr	x0, [sp, #560]
  416b70:	ldr	w0, [x0, #80]
  416b74:	str	w0, [sp, #392]
  416b78:	ldr	x0, [sp, #560]
  416b7c:	ldr	w0, [x0, #72]
  416b80:	ldr	w1, [sp, #392]
  416b84:	cmp	w1, w0
  416b88:	b.ls	416ba0 <ferror@plt+0x13310>  // b.plast
  416b8c:	adrp	x0, 457000 <warn@@Base+0x9330>
  416b90:	add	x0, x0, #0x790
  416b94:	bl	403840 <gettext@plt>
  416b98:	bl	44dcd0 <warn@@Base>
  416b9c:	b	416f0c <ferror@plt+0x1367c>
  416ba0:	ldr	x0, [sp, #560]
  416ba4:	ldr	x1, [x0, #56]
  416ba8:	ldr	w0, [sp, #392]
  416bac:	lsl	x0, x0, #3
  416bb0:	add	x0, x1, x0
  416bb4:	ldr	x1, [sp, #352]
  416bb8:	str	x1, [x0]
  416bbc:	ldr	x0, [sp, #560]
  416bc0:	ldr	w0, [x0, #80]
  416bc4:	add	w1, w0, #0x1
  416bc8:	ldr	x0, [sp, #560]
  416bcc:	str	w1, [x0, #80]
  416bd0:	b	416f0c <ferror@plt+0x1367c>
  416bd4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  416bd8:	add	x0, x0, #0x558
  416bdc:	ldr	w0, [x0]
  416be0:	cmp	w0, #0x0
  416be4:	b.eq	416f14 <ferror@plt+0x13684>  // b.none
  416be8:	ldr	x1, [sp, #352]
  416bec:	ldr	x0, [sp, #560]
  416bf0:	str	x1, [x0, #24]
  416bf4:	b	416f14 <ferror@plt+0x13684>
  416bf8:	ldr	x1, [sp, #352]
  416bfc:	ldr	x0, [sp, #560]
  416c00:	str	x1, [x0, #32]
  416c04:	b	416f38 <ferror@plt+0x136a8>
  416c08:	ldr	x1, [sp, #352]
  416c0c:	ldr	x0, [sp, #560]
  416c10:	str	x1, [x0, #40]
  416c14:	b	416f38 <ferror@plt+0x136a8>
  416c18:	ldr	w0, [sp, #552]
  416c1c:	cmp	w0, #0x3
  416c20:	b.gt	416c3c <ferror@plt+0x133ac>
  416c24:	ldr	x0, [sp, #160]
  416c28:	cmp	x0, #0x6
  416c2c:	b.eq	416c48 <ferror@plt+0x133b8>  // b.none
  416c30:	ldr	x0, [sp, #160]
  416c34:	cmp	x0, #0x7
  416c38:	b.eq	416c48 <ferror@plt+0x133b8>  // b.none
  416c3c:	ldr	x0, [sp, #160]
  416c40:	cmp	x0, #0x17
  416c44:	b.ne	416f1c <ferror@plt+0x1368c>  // b.any
  416c48:	ldr	x0, [sp, #560]
  416c4c:	ldr	w0, [x0, #100]
  416c50:	str	w0, [sp, #404]
  416c54:	ldr	x0, [sp, #560]
  416c58:	ldr	w0, [x0, #96]
  416c5c:	str	w0, [sp, #400]
  416c60:	ldr	w0, [sp, #404]
  416c64:	cmp	w0, #0x0
  416c68:	b.eq	416c7c <ferror@plt+0x133ec>  // b.none
  416c6c:	ldr	w1, [sp, #400]
  416c70:	ldr	w0, [sp, #404]
  416c74:	cmp	w1, w0
  416c78:	b.cc	416cb4 <ferror@plt+0x13424>  // b.lo, b.ul, b.last
  416c7c:	ldr	w0, [sp, #404]
  416c80:	add	w0, w0, #0x400
  416c84:	str	w0, [sp, #404]
  416c88:	ldr	x0, [sp, #560]
  416c8c:	ldr	x0, [x0, #88]
  416c90:	ldr	w1, [sp, #404]
  416c94:	mov	x2, #0x8                   	// #8
  416c98:	bl	43357c <ferror@plt+0x2fcec>
  416c9c:	mov	x1, x0
  416ca0:	ldr	x0, [sp, #560]
  416ca4:	str	x1, [x0, #88]
  416ca8:	ldr	x0, [sp, #560]
  416cac:	ldr	w1, [sp, #404]
  416cb0:	str	w1, [x0, #100]
  416cb4:	ldr	x0, [sp, #560]
  416cb8:	ldr	x1, [x0, #88]
  416cbc:	ldr	w0, [sp, #400]
  416cc0:	lsl	x0, x0, #3
  416cc4:	add	x0, x1, x0
  416cc8:	ldr	x1, [sp, #352]
  416ccc:	str	x1, [x0]
  416cd0:	ldr	x0, [sp, #560]
  416cd4:	ldr	w0, [x0, #96]
  416cd8:	add	w1, w0, #0x1
  416cdc:	ldr	x0, [sp, #560]
  416ce0:	str	w1, [x0, #96]
  416ce4:	b	416f1c <ferror@plt+0x1368c>
  416ce8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  416cec:	add	x0, x0, #0x578
  416cf0:	ldr	w0, [x0]
  416cf4:	cmp	w0, #0x0
  416cf8:	b.eq	416f24 <ferror@plt+0x13694>  // b.none
  416cfc:	ldr	x1, [sp, #160]
  416d00:	mov	x0, #0x1f02                	// #7938
  416d04:	cmp	x1, x0
  416d08:	b.eq	416d44 <ferror@plt+0x134b4>  // b.none
  416d0c:	ldr	x1, [sp, #160]
  416d10:	mov	x0, #0x1f02                	// #7938
  416d14:	cmp	x1, x0
  416d18:	b.hi	416d6c <ferror@plt+0x134dc>  // b.pmore
  416d1c:	ldr	x0, [sp, #160]
  416d20:	cmp	x0, #0x8
  416d24:	b.eq	416d60 <ferror@plt+0x134d0>  // b.none
  416d28:	ldr	x0, [sp, #160]
  416d2c:	cmp	x0, #0xe
  416d30:	b.ne	416d6c <ferror@plt+0x134dc>  // b.any
  416d34:	ldr	x0, [sp, #352]
  416d38:	bl	410424 <ferror@plt+0xcb94>
  416d3c:	bl	413d38 <ferror@plt+0x104a8>
  416d40:	b	416da4 <ferror@plt+0x13514>
  416d44:	ldr	x0, [sp, #352]
  416d48:	mov	w3, #0x0                   	// #0
  416d4c:	ldr	x2, [sp, #544]
  416d50:	ldr	x1, [sp, #584]
  416d54:	bl	410614 <ferror@plt+0xcd84>
  416d58:	bl	413d38 <ferror@plt+0x104a8>
  416d5c:	b	416da4 <ferror@plt+0x13514>
  416d60:	ldr	x0, [sp, #472]
  416d64:	bl	413d38 <ferror@plt+0x104a8>
  416d68:	b	416da4 <ferror@plt+0x13514>
  416d6c:	adrp	x0, 457000 <warn@@Base+0x9330>
  416d70:	add	x0, x0, #0x7d8
  416d74:	bl	403840 <gettext@plt>
  416d78:	mov	x19, x0
  416d7c:	ldr	x0, [sp, #160]
  416d80:	bl	410f7c <ferror@plt+0xd6ec>
  416d84:	mov	x20, x0
  416d88:	ldr	x0, [sp, #168]
  416d8c:	bl	413c40 <ferror@plt+0x103b0>
  416d90:	mov	x2, x0
  416d94:	mov	x1, x20
  416d98:	mov	x0, x19
  416d9c:	bl	44dcd0 <warn@@Base>
  416da0:	nop
  416da4:	b	416f24 <ferror@plt+0x13694>
  416da8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  416dac:	add	x0, x0, #0x578
  416db0:	ldr	w0, [x0]
  416db4:	cmp	w0, #0x0
  416db8:	b.eq	416f2c <ferror@plt+0x1369c>  // b.none
  416dbc:	ldr	x1, [sp, #160]
  416dc0:	mov	x0, #0x1f02                	// #7938
  416dc4:	cmp	x1, x0
  416dc8:	b.eq	416e2c <ferror@plt+0x1359c>  // b.none
  416dcc:	ldr	x1, [sp, #160]
  416dd0:	mov	x0, #0x1f02                	// #7938
  416dd4:	cmp	x1, x0
  416dd8:	b.hi	416e54 <ferror@plt+0x135c4>  // b.pmore
  416ddc:	ldr	x0, [sp, #160]
  416de0:	cmp	x0, #0x1f
  416de4:	b.eq	416e1c <ferror@plt+0x1358c>  // b.none
  416de8:	ldr	x0, [sp, #160]
  416dec:	cmp	x0, #0x1f
  416df0:	b.hi	416e54 <ferror@plt+0x135c4>  // b.pmore
  416df4:	ldr	x0, [sp, #160]
  416df8:	cmp	x0, #0x8
  416dfc:	b.eq	416e48 <ferror@plt+0x135b8>  // b.none
  416e00:	ldr	x0, [sp, #160]
  416e04:	cmp	x0, #0xe
  416e08:	b.ne	416e54 <ferror@plt+0x135c4>  // b.any
  416e0c:	ldr	x0, [sp, #352]
  416e10:	bl	410424 <ferror@plt+0xcb94>
  416e14:	bl	413d5c <ferror@plt+0x104cc>
  416e18:	b	416e8c <ferror@plt+0x135fc>
  416e1c:	ldr	x0, [sp, #352]
  416e20:	bl	41051c <ferror@plt+0xcc8c>
  416e24:	bl	413d5c <ferror@plt+0x104cc>
  416e28:	b	416e8c <ferror@plt+0x135fc>
  416e2c:	ldr	x0, [sp, #352]
  416e30:	mov	w3, #0x0                   	// #0
  416e34:	ldr	x2, [sp, #544]
  416e38:	ldr	x1, [sp, #584]
  416e3c:	bl	410614 <ferror@plt+0xcd84>
  416e40:	bl	413d5c <ferror@plt+0x104cc>
  416e44:	b	416e8c <ferror@plt+0x135fc>
  416e48:	ldr	x0, [sp, #472]
  416e4c:	bl	413d5c <ferror@plt+0x104cc>
  416e50:	b	416e8c <ferror@plt+0x135fc>
  416e54:	adrp	x0, 457000 <warn@@Base+0x9330>
  416e58:	add	x0, x0, #0x7d8
  416e5c:	bl	403840 <gettext@plt>
  416e60:	mov	x19, x0
  416e64:	ldr	x0, [sp, #160]
  416e68:	bl	410f7c <ferror@plt+0xd6ec>
  416e6c:	mov	x20, x0
  416e70:	ldr	x0, [sp, #168]
  416e74:	bl	413c40 <ferror@plt+0x103b0>
  416e78:	mov	x2, x0
  416e7c:	mov	x1, x20
  416e80:	mov	x0, x19
  416e84:	bl	44dcd0 <warn@@Base>
  416e88:	nop
  416e8c:	b	416f2c <ferror@plt+0x1369c>
  416e90:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  416e94:	add	x0, x0, #0x578
  416e98:	ldr	w0, [x0]
  416e9c:	cmp	w0, #0x0
  416ea0:	b.eq	416f34 <ferror@plt+0x136a4>  // b.none
  416ea4:	ldr	x0, [sp, #160]
  416ea8:	cmp	x0, #0x7
  416eac:	b.ne	416ec0 <ferror@plt+0x13630>  // b.any
  416eb0:	ldr	x0, [sp, #136]
  416eb4:	sub	x0, x0, #0x8
  416eb8:	bl	413d80 <ferror@plt+0x104f0>
  416ebc:	b	416ef8 <ferror@plt+0x13668>
  416ec0:	adrp	x0, 457000 <warn@@Base+0x9330>
  416ec4:	add	x0, x0, #0x7d8
  416ec8:	bl	403840 <gettext@plt>
  416ecc:	mov	x19, x0
  416ed0:	ldr	x0, [sp, #160]
  416ed4:	bl	410f7c <ferror@plt+0xd6ec>
  416ed8:	mov	x20, x0
  416edc:	ldr	x0, [sp, #168]
  416ee0:	bl	413c40 <ferror@plt+0x103b0>
  416ee4:	mov	x2, x0
  416ee8:	mov	x1, x20
  416eec:	mov	x0, x19
  416ef0:	bl	44dcd0 <warn@@Base>
  416ef4:	nop
  416ef8:	b	416f34 <ferror@plt+0x136a4>
  416efc:	nop
  416f00:	b	416f38 <ferror@plt+0x136a8>
  416f04:	nop
  416f08:	b	416f38 <ferror@plt+0x136a8>
  416f0c:	nop
  416f10:	b	416f38 <ferror@plt+0x136a8>
  416f14:	nop
  416f18:	b	416f38 <ferror@plt+0x136a8>
  416f1c:	nop
  416f20:	b	416f38 <ferror@plt+0x136a8>
  416f24:	nop
  416f28:	b	416f38 <ferror@plt+0x136a8>
  416f2c:	nop
  416f30:	b	416f38 <ferror@plt+0x136a8>
  416f34:	nop
  416f38:	ldr	w0, [sp, #568]
  416f3c:	cmp	w0, #0x0
  416f40:	b.ne	416f50 <ferror@plt+0x136c0>  // b.any
  416f44:	ldr	x0, [sp, #168]
  416f48:	cmp	x0, #0x0
  416f4c:	b.ne	416f58 <ferror@plt+0x136c8>  // b.any
  416f50:	ldr	x0, [sp, #136]
  416f54:	b	417f50 <ferror@plt+0x146c0>
  416f58:	ldr	x0, [sp, #168]
  416f5c:	cmp	x0, #0x8b
  416f60:	b.hi	416fa0 <ferror@plt+0x13710>  // b.pmore
  416f64:	ldr	x0, [sp, #168]
  416f68:	cmp	x0, #0x2
  416f6c:	b.cc	417f20 <ferror@plt+0x14690>  // b.lo, b.ul, b.last
  416f70:	ldr	x0, [sp, #168]
  416f74:	sub	x0, x0, #0x2
  416f78:	cmp	x0, #0x89
  416f7c:	b.hi	417f20 <ferror@plt+0x14690>  // b.pmore
  416f80:	cmp	w0, #0x89
  416f84:	b.hi	417f20 <ferror@plt+0x14690>  // b.pmore
  416f88:	adrp	x1, 458000 <warn@@Base+0xa330>
  416f8c:	add	x1, x1, #0xd4
  416f90:	ldr	w0, [x1, w0, uxtw #2]
  416f94:	adr	x1, 416fa0 <ferror@plt+0x13710>
  416f98:	add	x0, x1, w0, sxtw #2
  416f9c:	br	x0
  416fa0:	ldr	x1, [sp, #168]
  416fa4:	mov	x0, #0xffffffffffffdeef    	// #-8465
  416fa8:	add	x0, x1, x0
  416fac:	cmp	x0, #0x3
  416fb0:	b.hi	417f20 <ferror@plt+0x14690>  // b.pmore
  416fb4:	b	417c3c <ferror@plt+0x143ac>
  416fb8:	ldr	w0, [sp, #600]
  416fbc:	cmp	w0, #0x0
  416fc0:	b.lt	417f28 <ferror@plt+0x14698>  // b.tstop
  416fc4:	ldr	w0, [sp, #600]
  416fc8:	cmp	w0, #0xff
  416fcc:	b.gt	417f28 <ferror@plt+0x14698>
  416fd0:	ldr	x1, [sp, #128]
  416fd4:	ldr	x0, [sp, #144]
  416fd8:	sub	x0, x1, x0
  416fdc:	mov	x1, x0
  416fe0:	ldr	x0, [sp, #352]
  416fe4:	cmp	x1, x0
  416fe8:	b.ls	417f28 <ferror@plt+0x14698>  // b.plast
  416fec:	str	wzr, [sp, #252]
  416ff0:	ldr	x0, [sp, #352]
  416ff4:	ldr	x1, [sp, #144]
  416ff8:	add	x0, x1, x0
  416ffc:	add	x1, sp, #0xfc
  417000:	mov	w7, #0x0                   	// #0
  417004:	mov	x6, x1
  417008:	ldr	w5, [sp, #552]
  41700c:	ldr	x4, [sp, #544]
  417010:	ldr	x3, [sp, #112]
  417014:	ldr	x2, [sp, #128]
  417018:	mov	x1, x0
  41701c:	ldr	x0, [sp, #144]
  417020:	bl	414994 <ferror@plt+0x11104>
  417024:	ldr	w2, [sp, #252]
  417028:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41702c:	add	x0, x0, #0x5a8
  417030:	ldrsw	x1, [sp, #600]
  417034:	str	w2, [x0, x1, lsl #2]
  417038:	b	417f28 <ferror@plt+0x14698>
  41703c:	mov	w0, #0x9                   	// #9
  417040:	bl	4037e0 <putchar@plt>
  417044:	ldr	x0, [sp, #352]
  417048:	cmp	x0, #0x3
  41704c:	b.eq	4170b8 <ferror@plt+0x13828>  // b.none
  417050:	cmp	x0, #0x3
  417054:	b.hi	4170cc <ferror@plt+0x1383c>  // b.pmore
  417058:	cmp	x0, #0x2
  41705c:	b.eq	4170a4 <ferror@plt+0x13814>  // b.none
  417060:	cmp	x0, #0x2
  417064:	b.hi	4170cc <ferror@plt+0x1383c>  // b.pmore
  417068:	cmp	x0, #0x0
  41706c:	b.eq	41707c <ferror@plt+0x137ec>  // b.none
  417070:	cmp	x0, #0x1
  417074:	b.eq	417090 <ferror@plt+0x13800>  // b.none
  417078:	b	4170cc <ferror@plt+0x1383c>
  41707c:	adrp	x0, 457000 <warn@@Base+0x9330>
  417080:	add	x0, x0, #0x800
  417084:	bl	403840 <gettext@plt>
  417088:	bl	403780 <printf@plt>
  41708c:	b	417100 <ferror@plt+0x13870>
  417090:	adrp	x0, 457000 <warn@@Base+0x9330>
  417094:	add	x0, x0, #0x810
  417098:	bl	403840 <gettext@plt>
  41709c:	bl	403780 <printf@plt>
  4170a0:	b	417100 <ferror@plt+0x13870>
  4170a4:	adrp	x0, 457000 <warn@@Base+0x9330>
  4170a8:	add	x0, x0, #0x820
  4170ac:	bl	403840 <gettext@plt>
  4170b0:	bl	403780 <printf@plt>
  4170b4:	b	417100 <ferror@plt+0x13870>
  4170b8:	adrp	x0, 457000 <warn@@Base+0x9330>
  4170bc:	add	x0, x0, #0x848
  4170c0:	bl	403840 <gettext@plt>
  4170c4:	bl	403780 <printf@plt>
  4170c8:	b	417100 <ferror@plt+0x13870>
  4170cc:	adrp	x0, 457000 <warn@@Base+0x9330>
  4170d0:	add	x0, x0, #0x870
  4170d4:	bl	403840 <gettext@plt>
  4170d8:	mov	x19, x0
  4170dc:	ldr	x0, [sp, #352]
  4170e0:	mov	x1, x0
  4170e4:	adrp	x0, 455000 <warn@@Base+0x7330>
  4170e8:	add	x0, x0, #0xf70
  4170ec:	bl	40f570 <ferror@plt+0xbce0>
  4170f0:	mov	x1, x0
  4170f4:	mov	x0, x19
  4170f8:	bl	403780 <printf@plt>
  4170fc:	nop
  417100:	b	417f4c <ferror@plt+0x146bc>
  417104:	mov	w0, #0x9                   	// #9
  417108:	bl	4037e0 <putchar@plt>
  41710c:	ldr	x0, [sp, #352]
  417110:	mov	x1, #0x8765                	// #34661
  417114:	cmp	x0, x1
  417118:	b.eq	4173c4 <ferror@plt+0x13b34>  // b.none
  41711c:	mov	x1, #0x8765                	// #34661
  417120:	cmp	x0, x1
  417124:	b.hi	4173d4 <ferror@plt+0x13b44>  // b.pmore
  417128:	cmp	x0, #0x24
  41712c:	b.hi	417164 <ferror@plt+0x138d4>  // b.pmore
  417130:	cmp	x0, #0x0
  417134:	b.eq	4173d4 <ferror@plt+0x13b44>  // b.none
  417138:	sub	x0, x0, #0x1
  41713c:	cmp	x0, #0x23
  417140:	b.hi	4173d4 <ferror@plt+0x13b44>  // b.pmore
  417144:	cmp	w0, #0x23
  417148:	b.hi	4173d4 <ferror@plt+0x13b44>  // b.pmore
  41714c:	adrp	x1, 458000 <warn@@Base+0xa330>
  417150:	add	x1, x1, #0x2fc
  417154:	ldr	w0, [x1, w0, uxtw #2]
  417158:	adr	x1, 417164 <ferror@plt+0x138d4>
  41715c:	add	x0, x1, w0, sxtw #2
  417160:	br	x0
  417164:	mov	x1, #0x8001                	// #32769
  417168:	cmp	x0, x1
  41716c:	b.eq	4173b4 <ferror@plt+0x13b24>  // b.none
  417170:	b	4173d4 <ferror@plt+0x13b44>
  417174:	adrp	x0, 457000 <warn@@Base+0x9330>
  417178:	add	x0, x0, #0x898
  41717c:	bl	403780 <printf@plt>
  417180:	b	41745c <ferror@plt+0x13bcc>
  417184:	adrp	x0, 457000 <warn@@Base+0x9330>
  417188:	add	x0, x0, #0x8a8
  41718c:	bl	403780 <printf@plt>
  417190:	b	41745c <ferror@plt+0x13bcc>
  417194:	adrp	x0, 457000 <warn@@Base+0x9330>
  417198:	add	x0, x0, #0x8b8
  41719c:	bl	403780 <printf@plt>
  4171a0:	b	41745c <ferror@plt+0x13bcc>
  4171a4:	adrp	x0, 457000 <warn@@Base+0x9330>
  4171a8:	add	x0, x0, #0x8c0
  4171ac:	bl	403780 <printf@plt>
  4171b0:	b	41745c <ferror@plt+0x13bcc>
  4171b4:	adrp	x0, 457000 <warn@@Base+0x9330>
  4171b8:	add	x0, x0, #0x8c8
  4171bc:	bl	403780 <printf@plt>
  4171c0:	b	41745c <ferror@plt+0x13bcc>
  4171c4:	adrp	x0, 457000 <warn@@Base+0x9330>
  4171c8:	add	x0, x0, #0x8d8
  4171cc:	bl	403780 <printf@plt>
  4171d0:	b	41745c <ferror@plt+0x13bcc>
  4171d4:	adrp	x0, 457000 <warn@@Base+0x9330>
  4171d8:	add	x0, x0, #0x8e8
  4171dc:	bl	403780 <printf@plt>
  4171e0:	b	41745c <ferror@plt+0x13bcc>
  4171e4:	adrp	x0, 457000 <warn@@Base+0x9330>
  4171e8:	add	x0, x0, #0x8f8
  4171ec:	bl	403780 <printf@plt>
  4171f0:	b	41745c <ferror@plt+0x13bcc>
  4171f4:	adrp	x0, 457000 <warn@@Base+0x9330>
  4171f8:	add	x0, x0, #0x908
  4171fc:	bl	403780 <printf@plt>
  417200:	b	41745c <ferror@plt+0x13bcc>
  417204:	adrp	x0, 457000 <warn@@Base+0x9330>
  417208:	add	x0, x0, #0x918
  41720c:	bl	403780 <printf@plt>
  417210:	b	41745c <ferror@plt+0x13bcc>
  417214:	adrp	x0, 457000 <warn@@Base+0x9330>
  417218:	add	x0, x0, #0x928
  41721c:	bl	403780 <printf@plt>
  417220:	b	41745c <ferror@plt+0x13bcc>
  417224:	adrp	x0, 457000 <warn@@Base+0x9330>
  417228:	add	x0, x0, #0x930
  41722c:	bl	403780 <printf@plt>
  417230:	b	41745c <ferror@plt+0x13bcc>
  417234:	adrp	x0, 457000 <warn@@Base+0x9330>
  417238:	add	x0, x0, #0x940
  41723c:	bl	403780 <printf@plt>
  417240:	b	41745c <ferror@plt+0x13bcc>
  417244:	adrp	x0, 457000 <warn@@Base+0x9330>
  417248:	add	x0, x0, #0x950
  41724c:	bl	403780 <printf@plt>
  417250:	b	41745c <ferror@plt+0x13bcc>
  417254:	adrp	x0, 457000 <warn@@Base+0x9330>
  417258:	add	x0, x0, #0x960
  41725c:	bl	403780 <printf@plt>
  417260:	b	41745c <ferror@plt+0x13bcc>
  417264:	adrp	x0, 457000 <warn@@Base+0x9330>
  417268:	add	x0, x0, #0x968
  41726c:	bl	403780 <printf@plt>
  417270:	b	41745c <ferror@plt+0x13bcc>
  417274:	adrp	x0, 457000 <warn@@Base+0x9330>
  417278:	add	x0, x0, #0x978
  41727c:	bl	403780 <printf@plt>
  417280:	b	41745c <ferror@plt+0x13bcc>
  417284:	adrp	x0, 457000 <warn@@Base+0x9330>
  417288:	add	x0, x0, #0x988
  41728c:	bl	403780 <printf@plt>
  417290:	b	41745c <ferror@plt+0x13bcc>
  417294:	adrp	x0, 457000 <warn@@Base+0x9330>
  417298:	add	x0, x0, #0x9a0
  41729c:	bl	403780 <printf@plt>
  4172a0:	b	41745c <ferror@plt+0x13bcc>
  4172a4:	adrp	x0, 457000 <warn@@Base+0x9330>
  4172a8:	add	x0, x0, #0x9a8
  4172ac:	bl	403780 <printf@plt>
  4172b0:	b	41745c <ferror@plt+0x13bcc>
  4172b4:	adrp	x0, 457000 <warn@@Base+0x9330>
  4172b8:	add	x0, x0, #0x9b8
  4172bc:	bl	403780 <printf@plt>
  4172c0:	b	41745c <ferror@plt+0x13bcc>
  4172c4:	adrp	x0, 457000 <warn@@Base+0x9330>
  4172c8:	add	x0, x0, #0x9c8
  4172cc:	bl	403780 <printf@plt>
  4172d0:	b	41745c <ferror@plt+0x13bcc>
  4172d4:	adrp	x0, 457000 <warn@@Base+0x9330>
  4172d8:	add	x0, x0, #0x9d0
  4172dc:	bl	403780 <printf@plt>
  4172e0:	b	41745c <ferror@plt+0x13bcc>
  4172e4:	adrp	x0, 457000 <warn@@Base+0x9330>
  4172e8:	add	x0, x0, #0x9e0
  4172ec:	bl	403780 <printf@plt>
  4172f0:	b	41745c <ferror@plt+0x13bcc>
  4172f4:	adrp	x0, 457000 <warn@@Base+0x9330>
  4172f8:	add	x0, x0, #0x9f0
  4172fc:	bl	403780 <printf@plt>
  417300:	b	41745c <ferror@plt+0x13bcc>
  417304:	adrp	x0, 457000 <warn@@Base+0x9330>
  417308:	add	x0, x0, #0x9f8
  41730c:	bl	403780 <printf@plt>
  417310:	b	41745c <ferror@plt+0x13bcc>
  417314:	adrp	x0, 457000 <warn@@Base+0x9330>
  417318:	add	x0, x0, #0xa00
  41731c:	bl	403780 <printf@plt>
  417320:	b	41745c <ferror@plt+0x13bcc>
  417324:	adrp	x0, 457000 <warn@@Base+0x9330>
  417328:	add	x0, x0, #0xa08
  41732c:	bl	403780 <printf@plt>
  417330:	b	41745c <ferror@plt+0x13bcc>
  417334:	adrp	x0, 457000 <warn@@Base+0x9330>
  417338:	add	x0, x0, #0xa10
  41733c:	bl	403780 <printf@plt>
  417340:	b	41745c <ferror@plt+0x13bcc>
  417344:	adrp	x0, 457000 <warn@@Base+0x9330>
  417348:	add	x0, x0, #0xa18
  41734c:	bl	403780 <printf@plt>
  417350:	b	41745c <ferror@plt+0x13bcc>
  417354:	adrp	x0, 457000 <warn@@Base+0x9330>
  417358:	add	x0, x0, #0xa20
  41735c:	bl	403780 <printf@plt>
  417360:	b	41745c <ferror@plt+0x13bcc>
  417364:	adrp	x0, 457000 <warn@@Base+0x9330>
  417368:	add	x0, x0, #0xa28
  41736c:	bl	403780 <printf@plt>
  417370:	b	41745c <ferror@plt+0x13bcc>
  417374:	adrp	x0, 457000 <warn@@Base+0x9330>
  417378:	add	x0, x0, #0xa30
  41737c:	bl	403780 <printf@plt>
  417380:	b	41745c <ferror@plt+0x13bcc>
  417384:	adrp	x0, 457000 <warn@@Base+0x9330>
  417388:	add	x0, x0, #0xa38
  41738c:	bl	403780 <printf@plt>
  417390:	b	41745c <ferror@plt+0x13bcc>
  417394:	adrp	x0, 457000 <warn@@Base+0x9330>
  417398:	add	x0, x0, #0xa48
  41739c:	bl	403780 <printf@plt>
  4173a0:	b	41745c <ferror@plt+0x13bcc>
  4173a4:	adrp	x0, 457000 <warn@@Base+0x9330>
  4173a8:	add	x0, x0, #0xa58
  4173ac:	bl	403780 <printf@plt>
  4173b0:	b	41745c <ferror@plt+0x13bcc>
  4173b4:	adrp	x0, 457000 <warn@@Base+0x9330>
  4173b8:	add	x0, x0, #0xa68
  4173bc:	bl	403780 <printf@plt>
  4173c0:	b	41745c <ferror@plt+0x13bcc>
  4173c4:	adrp	x0, 457000 <warn@@Base+0x9330>
  4173c8:	add	x0, x0, #0x988
  4173cc:	bl	403780 <printf@plt>
  4173d0:	b	41745c <ferror@plt+0x13bcc>
  4173d4:	ldr	x1, [sp, #352]
  4173d8:	mov	x0, #0x7fff                	// #32767
  4173dc:	cmp	x1, x0
  4173e0:	b.ls	417428 <ferror@plt+0x13b98>  // b.plast
  4173e4:	ldr	x1, [sp, #352]
  4173e8:	mov	x0, #0xffff                	// #65535
  4173ec:	cmp	x1, x0
  4173f0:	b.hi	417428 <ferror@plt+0x13b98>  // b.pmore
  4173f4:	adrp	x0, 457000 <warn@@Base+0x9330>
  4173f8:	add	x0, x0, #0xa80
  4173fc:	bl	403840 <gettext@plt>
  417400:	mov	x19, x0
  417404:	ldr	x0, [sp, #352]
  417408:	mov	x1, x0
  41740c:	adrp	x0, 455000 <warn@@Base+0x7330>
  417410:	add	x0, x0, #0xf70
  417414:	bl	40f570 <ferror@plt+0xbce0>
  417418:	mov	x1, x0
  41741c:	mov	x0, x19
  417420:	bl	403780 <printf@plt>
  417424:	b	417458 <ferror@plt+0x13bc8>
  417428:	adrp	x0, 457000 <warn@@Base+0x9330>
  41742c:	add	x0, x0, #0xaa0
  417430:	bl	403840 <gettext@plt>
  417434:	mov	x19, x0
  417438:	ldr	x0, [sp, #352]
  41743c:	mov	x1, x0
  417440:	adrp	x0, 455000 <warn@@Base+0x7330>
  417444:	add	x0, x0, #0xf70
  417448:	bl	40f570 <ferror@plt+0xbce0>
  41744c:	mov	x1, x0
  417450:	mov	x0, x19
  417454:	bl	403780 <printf@plt>
  417458:	nop
  41745c:	b	417f4c <ferror@plt+0x146bc>
  417460:	mov	w0, #0x9                   	// #9
  417464:	bl	4037e0 <putchar@plt>
  417468:	ldr	x0, [sp, #352]
  41746c:	add	x0, x0, #0x0
  417470:	cmp	x0, #0x86
  417474:	b.hi	417638 <ferror@plt+0x13da8>  // b.pmore
  417478:	cmp	w0, #0x86
  41747c:	b.hi	417638 <ferror@plt+0x13da8>  // b.pmore
  417480:	adrp	x1, 458000 <warn@@Base+0xa330>
  417484:	add	x1, x1, #0x38c
  417488:	ldr	w0, [x1, w0, uxtw #2]
  41748c:	adr	x1, 417498 <ferror@plt+0x13c08>
  417490:	add	x0, x1, w0, sxtw #2
  417494:	br	x0
  417498:	adrp	x0, 457000 <warn@@Base+0x9330>
  41749c:	add	x0, x0, #0xab0
  4174a0:	bl	403780 <printf@plt>
  4174a4:	b	417678 <ferror@plt+0x13de8>
  4174a8:	adrp	x0, 457000 <warn@@Base+0x9330>
  4174ac:	add	x0, x0, #0xab8
  4174b0:	bl	403780 <printf@plt>
  4174b4:	b	417678 <ferror@plt+0x13de8>
  4174b8:	adrp	x0, 457000 <warn@@Base+0x9330>
  4174bc:	add	x0, x0, #0xad0
  4174c0:	bl	403780 <printf@plt>
  4174c4:	b	417678 <ferror@plt+0x13de8>
  4174c8:	adrp	x0, 457000 <warn@@Base+0x9330>
  4174cc:	add	x0, x0, #0xae0
  4174d0:	bl	403780 <printf@plt>
  4174d4:	b	417678 <ferror@plt+0x13de8>
  4174d8:	adrp	x0, 457000 <warn@@Base+0x9330>
  4174dc:	add	x0, x0, #0xaf0
  4174e0:	bl	403780 <printf@plt>
  4174e4:	b	417678 <ferror@plt+0x13de8>
  4174e8:	adrp	x0, 457000 <warn@@Base+0x9330>
  4174ec:	add	x0, x0, #0xaf8
  4174f0:	bl	403780 <printf@plt>
  4174f4:	b	417678 <ferror@plt+0x13de8>
  4174f8:	adrp	x0, 457000 <warn@@Base+0x9330>
  4174fc:	add	x0, x0, #0xb08
  417500:	bl	403780 <printf@plt>
  417504:	b	417678 <ferror@plt+0x13de8>
  417508:	adrp	x0, 457000 <warn@@Base+0x9330>
  41750c:	add	x0, x0, #0xb18
  417510:	bl	403780 <printf@plt>
  417514:	b	417678 <ferror@plt+0x13de8>
  417518:	adrp	x0, 457000 <warn@@Base+0x9330>
  41751c:	add	x0, x0, #0xb28
  417520:	bl	403780 <printf@plt>
  417524:	b	417678 <ferror@plt+0x13de8>
  417528:	adrp	x0, 457000 <warn@@Base+0x9330>
  41752c:	add	x0, x0, #0xb38
  417530:	bl	403780 <printf@plt>
  417534:	b	417678 <ferror@plt+0x13de8>
  417538:	adrp	x0, 457000 <warn@@Base+0x9330>
  41753c:	add	x0, x0, #0xb50
  417540:	bl	403780 <printf@plt>
  417544:	b	417678 <ferror@plt+0x13de8>
  417548:	adrp	x0, 457000 <warn@@Base+0x9330>
  41754c:	add	x0, x0, #0xb60
  417550:	bl	403780 <printf@plt>
  417554:	b	417678 <ferror@plt+0x13de8>
  417558:	adrp	x0, 457000 <warn@@Base+0x9330>
  41755c:	add	x0, x0, #0xb78
  417560:	bl	403780 <printf@plt>
  417564:	b	417678 <ferror@plt+0x13de8>
  417568:	adrp	x0, 457000 <warn@@Base+0x9330>
  41756c:	add	x0, x0, #0xb90
  417570:	bl	403780 <printf@plt>
  417574:	b	417678 <ferror@plt+0x13de8>
  417578:	adrp	x0, 457000 <warn@@Base+0x9330>
  41757c:	add	x0, x0, #0xba0
  417580:	bl	403780 <printf@plt>
  417584:	b	417678 <ferror@plt+0x13de8>
  417588:	adrp	x0, 457000 <warn@@Base+0x9330>
  41758c:	add	x0, x0, #0xbb0
  417590:	bl	403780 <printf@plt>
  417594:	b	417678 <ferror@plt+0x13de8>
  417598:	adrp	x0, 457000 <warn@@Base+0x9330>
  41759c:	add	x0, x0, #0xbc8
  4175a0:	bl	403780 <printf@plt>
  4175a4:	b	417678 <ferror@plt+0x13de8>
  4175a8:	adrp	x0, 457000 <warn@@Base+0x9330>
  4175ac:	add	x0, x0, #0xbe0
  4175b0:	bl	403780 <printf@plt>
  4175b4:	b	417678 <ferror@plt+0x13de8>
  4175b8:	adrp	x0, 457000 <warn@@Base+0x9330>
  4175bc:	add	x0, x0, #0xbe8
  4175c0:	bl	403780 <printf@plt>
  4175c4:	b	417678 <ferror@plt+0x13de8>
  4175c8:	adrp	x0, 457000 <warn@@Base+0x9330>
  4175cc:	add	x0, x0, #0xbf0
  4175d0:	bl	403780 <printf@plt>
  4175d4:	b	417678 <ferror@plt+0x13de8>
  4175d8:	adrp	x0, 457000 <warn@@Base+0x9330>
  4175dc:	add	x0, x0, #0xc00
  4175e0:	bl	403780 <printf@plt>
  4175e4:	b	417678 <ferror@plt+0x13de8>
  4175e8:	adrp	x0, 457000 <warn@@Base+0x9330>
  4175ec:	add	x0, x0, #0xc18
  4175f0:	bl	403780 <printf@plt>
  4175f4:	b	417678 <ferror@plt+0x13de8>
  4175f8:	adrp	x0, 457000 <warn@@Base+0x9330>
  4175fc:	add	x0, x0, #0xc28
  417600:	bl	403780 <printf@plt>
  417604:	b	417678 <ferror@plt+0x13de8>
  417608:	adrp	x0, 457000 <warn@@Base+0x9330>
  41760c:	add	x0, x0, #0xc40
  417610:	bl	403780 <printf@plt>
  417614:	b	417678 <ferror@plt+0x13de8>
  417618:	adrp	x0, 457000 <warn@@Base+0x9330>
  41761c:	add	x0, x0, #0xc58
  417620:	bl	403780 <printf@plt>
  417624:	b	417678 <ferror@plt+0x13de8>
  417628:	adrp	x0, 457000 <warn@@Base+0x9330>
  41762c:	add	x0, x0, #0xc70
  417630:	bl	403780 <printf@plt>
  417634:	b	417678 <ferror@plt+0x13de8>
  417638:	ldr	x0, [sp, #352]
  41763c:	cmp	x0, #0x7f
  417640:	b.ls	417664 <ferror@plt+0x13dd4>  // b.plast
  417644:	ldr	x0, [sp, #352]
  417648:	cmp	x0, #0xff
  41764c:	b.hi	417664 <ferror@plt+0x13dd4>  // b.pmore
  417650:	adrp	x0, 457000 <warn@@Base+0x9330>
  417654:	add	x0, x0, #0xc88
  417658:	bl	403840 <gettext@plt>
  41765c:	bl	403780 <printf@plt>
  417660:	b	417674 <ferror@plt+0x13de4>
  417664:	adrp	x0, 457000 <warn@@Base+0x9330>
  417668:	add	x0, x0, #0xca0
  41766c:	bl	403840 <gettext@plt>
  417670:	bl	403780 <printf@plt>
  417674:	nop
  417678:	b	417f4c <ferror@plt+0x146bc>
  41767c:	mov	w0, #0x9                   	// #9
  417680:	bl	4037e0 <putchar@plt>
  417684:	ldr	x0, [sp, #352]
  417688:	cmp	x0, #0x3
  41768c:	b.eq	4176cc <ferror@plt+0x13e3c>  // b.none
  417690:	cmp	x0, #0x3
  417694:	b.hi	4176dc <ferror@plt+0x13e4c>  // b.pmore
  417698:	cmp	x0, #0x1
  41769c:	b.eq	4176ac <ferror@plt+0x13e1c>  // b.none
  4176a0:	cmp	x0, #0x2
  4176a4:	b.eq	4176bc <ferror@plt+0x13e2c>  // b.none
  4176a8:	b	4176dc <ferror@plt+0x13e4c>
  4176ac:	adrp	x0, 457000 <warn@@Base+0x9330>
  4176b0:	add	x0, x0, #0xcb0
  4176b4:	bl	403780 <printf@plt>
  4176b8:	b	4176f0 <ferror@plt+0x13e60>
  4176bc:	adrp	x0, 457000 <warn@@Base+0x9330>
  4176c0:	add	x0, x0, #0xcc0
  4176c4:	bl	403780 <printf@plt>
  4176c8:	b	4176f0 <ferror@plt+0x13e60>
  4176cc:	adrp	x0, 457000 <warn@@Base+0x9330>
  4176d0:	add	x0, x0, #0xcd0
  4176d4:	bl	403780 <printf@plt>
  4176d8:	b	4176f0 <ferror@plt+0x13e60>
  4176dc:	adrp	x0, 457000 <warn@@Base+0x9330>
  4176e0:	add	x0, x0, #0xce0
  4176e4:	bl	403840 <gettext@plt>
  4176e8:	bl	403780 <printf@plt>
  4176ec:	nop
  4176f0:	b	417f4c <ferror@plt+0x146bc>
  4176f4:	mov	w0, #0x9                   	// #9
  4176f8:	bl	4037e0 <putchar@plt>
  4176fc:	ldr	x0, [sp, #352]
  417700:	cmp	x0, #0x3
  417704:	b.eq	417744 <ferror@plt+0x13eb4>  // b.none
  417708:	cmp	x0, #0x3
  41770c:	b.hi	417754 <ferror@plt+0x13ec4>  // b.pmore
  417710:	cmp	x0, #0x1
  417714:	b.eq	417724 <ferror@plt+0x13e94>  // b.none
  417718:	cmp	x0, #0x2
  41771c:	b.eq	417734 <ferror@plt+0x13ea4>  // b.none
  417720:	b	417754 <ferror@plt+0x13ec4>
  417724:	adrp	x0, 457000 <warn@@Base+0x9330>
  417728:	add	x0, x0, #0xcf8
  41772c:	bl	403780 <printf@plt>
  417730:	b	417768 <ferror@plt+0x13ed8>
  417734:	adrp	x0, 457000 <warn@@Base+0x9330>
  417738:	add	x0, x0, #0xd00
  41773c:	bl	403780 <printf@plt>
  417740:	b	417768 <ferror@plt+0x13ed8>
  417744:	adrp	x0, 457000 <warn@@Base+0x9330>
  417748:	add	x0, x0, #0xd10
  41774c:	bl	403780 <printf@plt>
  417750:	b	417768 <ferror@plt+0x13ed8>
  417754:	adrp	x0, 457000 <warn@@Base+0x9330>
  417758:	add	x0, x0, #0xd20
  41775c:	bl	403840 <gettext@plt>
  417760:	bl	403780 <printf@plt>
  417764:	nop
  417768:	b	417f4c <ferror@plt+0x146bc>
  41776c:	mov	w0, #0x9                   	// #9
  417770:	bl	4037e0 <putchar@plt>
  417774:	ldr	x0, [sp, #352]
  417778:	cmp	x0, #0x2
  41777c:	b.eq	4177bc <ferror@plt+0x13f2c>  // b.none
  417780:	cmp	x0, #0x2
  417784:	b.hi	4177cc <ferror@plt+0x13f3c>  // b.pmore
  417788:	cmp	x0, #0x0
  41778c:	b.eq	41779c <ferror@plt+0x13f0c>  // b.none
  417790:	cmp	x0, #0x1
  417794:	b.eq	4177ac <ferror@plt+0x13f1c>  // b.none
  417798:	b	4177cc <ferror@plt+0x13f3c>
  41779c:	adrp	x0, 457000 <warn@@Base+0x9330>
  4177a0:	add	x0, x0, #0xd38
  4177a4:	bl	403780 <printf@plt>
  4177a8:	b	41780c <ferror@plt+0x13f7c>
  4177ac:	adrp	x0, 457000 <warn@@Base+0x9330>
  4177b0:	add	x0, x0, #0xd48
  4177b4:	bl	403780 <printf@plt>
  4177b8:	b	41780c <ferror@plt+0x13f7c>
  4177bc:	adrp	x0, 457000 <warn@@Base+0x9330>
  4177c0:	add	x0, x0, #0xd50
  4177c4:	bl	403780 <printf@plt>
  4177c8:	b	41780c <ferror@plt+0x13f7c>
  4177cc:	ldr	x0, [sp, #352]
  4177d0:	cmp	x0, #0x3f
  4177d4:	b.ls	4177f8 <ferror@plt+0x13f68>  // b.plast
  4177d8:	ldr	x0, [sp, #352]
  4177dc:	cmp	x0, #0xff
  4177e0:	b.hi	4177f8 <ferror@plt+0x13f68>  // b.pmore
  4177e4:	adrp	x0, 457000 <warn@@Base+0x9330>
  4177e8:	add	x0, x0, #0xd60
  4177ec:	bl	403840 <gettext@plt>
  4177f0:	bl	403780 <printf@plt>
  4177f4:	b	417808 <ferror@plt+0x13f78>
  4177f8:	adrp	x0, 457000 <warn@@Base+0x9330>
  4177fc:	add	x0, x0, #0xd78
  417800:	bl	403840 <gettext@plt>
  417804:	bl	403780 <printf@plt>
  417808:	nop
  41780c:	b	417f4c <ferror@plt+0x146bc>
  417810:	mov	w0, #0x9                   	// #9
  417814:	bl	4037e0 <putchar@plt>
  417818:	ldr	x0, [sp, #352]
  41781c:	cmp	x0, #0x2
  417820:	b.eq	417860 <ferror@plt+0x13fd0>  // b.none
  417824:	cmp	x0, #0x2
  417828:	b.hi	417870 <ferror@plt+0x13fe0>  // b.pmore
  41782c:	cmp	x0, #0x0
  417830:	b.eq	417840 <ferror@plt+0x13fb0>  // b.none
  417834:	cmp	x0, #0x1
  417838:	b.eq	417850 <ferror@plt+0x13fc0>  // b.none
  41783c:	b	417870 <ferror@plt+0x13fe0>
  417840:	adrp	x0, 457000 <warn@@Base+0x9330>
  417844:	add	x0, x0, #0xd90
  417848:	bl	403780 <printf@plt>
  41784c:	b	417884 <ferror@plt+0x13ff4>
  417850:	adrp	x0, 457000 <warn@@Base+0x9330>
  417854:	add	x0, x0, #0xd98
  417858:	bl	403780 <printf@plt>
  41785c:	b	417884 <ferror@plt+0x13ff4>
  417860:	adrp	x0, 457000 <warn@@Base+0x9330>
  417864:	add	x0, x0, #0xda8
  417868:	bl	403780 <printf@plt>
  41786c:	b	417884 <ferror@plt+0x13ff4>
  417870:	adrp	x0, 457000 <warn@@Base+0x9330>
  417874:	add	x0, x0, #0xdb8
  417878:	bl	403840 <gettext@plt>
  41787c:	bl	403780 <printf@plt>
  417880:	nop
  417884:	b	417f4c <ferror@plt+0x146bc>
  417888:	mov	w0, #0x9                   	// #9
  41788c:	bl	4037e0 <putchar@plt>
  417890:	ldr	x0, [sp, #352]
  417894:	cmp	x0, #0x3
  417898:	b.eq	4178f8 <ferror@plt+0x14068>  // b.none
  41789c:	cmp	x0, #0x3
  4178a0:	b.hi	417908 <ferror@plt+0x14078>  // b.pmore
  4178a4:	cmp	x0, #0x2
  4178a8:	b.eq	4178e8 <ferror@plt+0x14058>  // b.none
  4178ac:	cmp	x0, #0x2
  4178b0:	b.hi	417908 <ferror@plt+0x14078>  // b.pmore
  4178b4:	cmp	x0, #0x0
  4178b8:	b.eq	4178c8 <ferror@plt+0x14038>  // b.none
  4178bc:	cmp	x0, #0x1
  4178c0:	b.eq	4178d8 <ferror@plt+0x14048>  // b.none
  4178c4:	b	417908 <ferror@plt+0x14078>
  4178c8:	adrp	x0, 457000 <warn@@Base+0x9330>
  4178cc:	add	x0, x0, #0xdd0
  4178d0:	bl	403780 <printf@plt>
  4178d4:	b	41791c <ferror@plt+0x1408c>
  4178d8:	adrp	x0, 457000 <warn@@Base+0x9330>
  4178dc:	add	x0, x0, #0xde8
  4178e0:	bl	403780 <printf@plt>
  4178e4:	b	41791c <ferror@plt+0x1408c>
  4178e8:	adrp	x0, 457000 <warn@@Base+0x9330>
  4178ec:	add	x0, x0, #0xdf8
  4178f0:	bl	403780 <printf@plt>
  4178f4:	b	41791c <ferror@plt+0x1408c>
  4178f8:	adrp	x0, 457000 <warn@@Base+0x9330>
  4178fc:	add	x0, x0, #0xe08
  417900:	bl	403780 <printf@plt>
  417904:	b	41791c <ferror@plt+0x1408c>
  417908:	adrp	x0, 457000 <warn@@Base+0x9330>
  41790c:	add	x0, x0, #0xe20
  417910:	bl	403840 <gettext@plt>
  417914:	bl	403780 <printf@plt>
  417918:	nop
  41791c:	b	417f4c <ferror@plt+0x146bc>
  417920:	mov	w0, #0x9                   	// #9
  417924:	bl	4037e0 <putchar@plt>
  417928:	ldr	x0, [sp, #352]
  41792c:	cmp	x0, #0x41
  417930:	b.eq	4179f0 <ferror@plt+0x14160>  // b.none
  417934:	cmp	x0, #0x41
  417938:	b.hi	417a00 <ferror@plt+0x14170>  // b.pmore
  41793c:	cmp	x0, #0x40
  417940:	b.eq	4179e0 <ferror@plt+0x14150>  // b.none
  417944:	cmp	x0, #0x40
  417948:	b.hi	417a00 <ferror@plt+0x14170>  // b.pmore
  41794c:	cmp	x0, #0x5
  417950:	b.eq	4179d0 <ferror@plt+0x14140>  // b.none
  417954:	cmp	x0, #0x5
  417958:	b.hi	417a00 <ferror@plt+0x14170>  // b.pmore
  41795c:	cmp	x0, #0x4
  417960:	b.eq	4179c0 <ferror@plt+0x14130>  // b.none
  417964:	cmp	x0, #0x4
  417968:	b.hi	417a00 <ferror@plt+0x14170>  // b.pmore
  41796c:	cmp	x0, #0x3
  417970:	b.eq	4179b0 <ferror@plt+0x14120>  // b.none
  417974:	cmp	x0, #0x3
  417978:	b.hi	417a00 <ferror@plt+0x14170>  // b.pmore
  41797c:	cmp	x0, #0x1
  417980:	b.eq	417990 <ferror@plt+0x14100>  // b.none
  417984:	cmp	x0, #0x2
  417988:	b.eq	4179a0 <ferror@plt+0x14110>  // b.none
  41798c:	b	417a00 <ferror@plt+0x14170>
  417990:	adrp	x0, 457000 <warn@@Base+0x9330>
  417994:	add	x0, x0, #0xe30
  417998:	bl	403780 <printf@plt>
  41799c:	b	417a40 <ferror@plt+0x141b0>
  4179a0:	adrp	x0, 457000 <warn@@Base+0x9330>
  4179a4:	add	x0, x0, #0xe40
  4179a8:	bl	403780 <printf@plt>
  4179ac:	b	417a40 <ferror@plt+0x141b0>
  4179b0:	adrp	x0, 457000 <warn@@Base+0x9330>
  4179b4:	add	x0, x0, #0xe50
  4179b8:	bl	403780 <printf@plt>
  4179bc:	b	417a40 <ferror@plt+0x141b0>
  4179c0:	adrp	x0, 457000 <warn@@Base+0x9330>
  4179c4:	add	x0, x0, #0xe60
  4179c8:	bl	403780 <printf@plt>
  4179cc:	b	417a40 <ferror@plt+0x141b0>
  4179d0:	adrp	x0, 457000 <warn@@Base+0x9330>
  4179d4:	add	x0, x0, #0xe70
  4179d8:	bl	403780 <printf@plt>
  4179dc:	b	417a40 <ferror@plt+0x141b0>
  4179e0:	adrp	x0, 457000 <warn@@Base+0x9330>
  4179e4:	add	x0, x0, #0xe80
  4179e8:	bl	403780 <printf@plt>
  4179ec:	b	417a40 <ferror@plt+0x141b0>
  4179f0:	adrp	x0, 457000 <warn@@Base+0x9330>
  4179f4:	add	x0, x0, #0xe90
  4179f8:	bl	403780 <printf@plt>
  4179fc:	b	417a40 <ferror@plt+0x141b0>
  417a00:	ldr	x0, [sp, #352]
  417a04:	cmp	x0, #0x3f
  417a08:	b.ls	417a2c <ferror@plt+0x1419c>  // b.plast
  417a0c:	ldr	x0, [sp, #352]
  417a10:	cmp	x0, #0xff
  417a14:	b.hi	417a2c <ferror@plt+0x1419c>  // b.pmore
  417a18:	adrp	x0, 457000 <warn@@Base+0x9330>
  417a1c:	add	x0, x0, #0xea8
  417a20:	bl	403840 <gettext@plt>
  417a24:	bl	403780 <printf@plt>
  417a28:	b	417a40 <ferror@plt+0x141b0>
  417a2c:	adrp	x0, 457000 <warn@@Base+0x9330>
  417a30:	add	x0, x0, #0xeb8
  417a34:	bl	403840 <gettext@plt>
  417a38:	bl	403780 <printf@plt>
  417a3c:	b	417f4c <ferror@plt+0x146bc>
  417a40:	b	417f4c <ferror@plt+0x146bc>
  417a44:	mov	w0, #0x9                   	// #9
  417a48:	bl	4037e0 <putchar@plt>
  417a4c:	ldr	x0, [sp, #352]
  417a50:	cmn	x0, #0x1
  417a54:	b.eq	417a7c <ferror@plt+0x141ec>  // b.none
  417a58:	cmp	x0, #0xff
  417a5c:	b.eq	417a7c <ferror@plt+0x141ec>  // b.none
  417a60:	cmp	x0, #0xff
  417a64:	b.hi	417f30 <ferror@plt+0x146a0>  // b.pmore
  417a68:	cmp	x0, #0x0
  417a6c:	b.eq	417a90 <ferror@plt+0x14200>  // b.none
  417a70:	cmp	x0, #0x1
  417a74:	b.eq	417aa0 <ferror@plt+0x14210>  // b.none
  417a78:	b	417f30 <ferror@plt+0x146a0>
  417a7c:	adrp	x0, 457000 <warn@@Base+0x9330>
  417a80:	add	x0, x0, #0xed0
  417a84:	bl	403840 <gettext@plt>
  417a88:	bl	403780 <printf@plt>
  417a8c:	b	417ab0 <ferror@plt+0x14220>
  417a90:	adrp	x0, 457000 <warn@@Base+0x9330>
  417a94:	add	x0, x0, #0xee0
  417a98:	bl	403780 <printf@plt>
  417a9c:	b	417ab0 <ferror@plt+0x14220>
  417aa0:	adrp	x0, 457000 <warn@@Base+0x9330>
  417aa4:	add	x0, x0, #0xef0
  417aa8:	bl	403780 <printf@plt>
  417aac:	nop
  417ab0:	b	417f30 <ferror@plt+0x146a0>
  417ab4:	mov	w0, #0x9                   	// #9
  417ab8:	bl	4037e0 <putchar@plt>
  417abc:	ldr	x0, [sp, #352]
  417ac0:	cmp	x0, #0x5
  417ac4:	b.eq	417b54 <ferror@plt+0x142c4>  // b.none
  417ac8:	cmp	x0, #0x5
  417acc:	b.hi	417b68 <ferror@plt+0x142d8>  // b.pmore
  417ad0:	cmp	x0, #0x4
  417ad4:	b.eq	417b40 <ferror@plt+0x142b0>  // b.none
  417ad8:	cmp	x0, #0x4
  417adc:	b.hi	417b68 <ferror@plt+0x142d8>  // b.pmore
  417ae0:	cmp	x0, #0x3
  417ae4:	b.eq	417b2c <ferror@plt+0x1429c>  // b.none
  417ae8:	cmp	x0, #0x3
  417aec:	b.hi	417b68 <ferror@plt+0x142d8>  // b.pmore
  417af0:	cmp	x0, #0x1
  417af4:	b.eq	417b04 <ferror@plt+0x14274>  // b.none
  417af8:	cmp	x0, #0x2
  417afc:	b.eq	417b18 <ferror@plt+0x14288>  // b.none
  417b00:	b	417b68 <ferror@plt+0x142d8>
  417b04:	adrp	x0, 457000 <warn@@Base+0x9330>
  417b08:	add	x0, x0, #0xb18
  417b0c:	bl	403840 <gettext@plt>
  417b10:	bl	403780 <printf@plt>
  417b14:	b	417b7c <ferror@plt+0x142ec>
  417b18:	adrp	x0, 457000 <warn@@Base+0x9330>
  417b1c:	add	x0, x0, #0xf00
  417b20:	bl	403840 <gettext@plt>
  417b24:	bl	403780 <printf@plt>
  417b28:	b	417b7c <ferror@plt+0x142ec>
  417b2c:	adrp	x0, 457000 <warn@@Base+0x9330>
  417b30:	add	x0, x0, #0xf18
  417b34:	bl	403840 <gettext@plt>
  417b38:	bl	403780 <printf@plt>
  417b3c:	b	417b7c <ferror@plt+0x142ec>
  417b40:	adrp	x0, 457000 <warn@@Base+0x9330>
  417b44:	add	x0, x0, #0xf30
  417b48:	bl	403840 <gettext@plt>
  417b4c:	bl	403780 <printf@plt>
  417b50:	b	417b7c <ferror@plt+0x142ec>
  417b54:	adrp	x0, 457000 <warn@@Base+0x9330>
  417b58:	add	x0, x0, #0xf48
  417b5c:	bl	403840 <gettext@plt>
  417b60:	bl	403780 <printf@plt>
  417b64:	b	417b7c <ferror@plt+0x142ec>
  417b68:	adrp	x0, 457000 <warn@@Base+0x9330>
  417b6c:	add	x0, x0, #0xf60
  417b70:	bl	403840 <gettext@plt>
  417b74:	bl	403780 <printf@plt>
  417b78:	nop
  417b7c:	b	417f4c <ferror@plt+0x146bc>
  417b80:	mov	w0, #0x9                   	// #9
  417b84:	bl	4037e0 <putchar@plt>
  417b88:	ldr	x0, [sp, #352]
  417b8c:	cmp	x0, #0x2
  417b90:	b.eq	417bd8 <ferror@plt+0x14348>  // b.none
  417b94:	cmp	x0, #0x2
  417b98:	b.hi	417bec <ferror@plt+0x1435c>  // b.pmore
  417b9c:	cmp	x0, #0x0
  417ba0:	b.eq	417bb0 <ferror@plt+0x14320>  // b.none
  417ba4:	cmp	x0, #0x1
  417ba8:	b.eq	417bc4 <ferror@plt+0x14334>  // b.none
  417bac:	b	417bec <ferror@plt+0x1435c>
  417bb0:	adrp	x0, 457000 <warn@@Base+0x9330>
  417bb4:	add	x0, x0, #0xf70
  417bb8:	bl	403840 <gettext@plt>
  417bbc:	bl	403780 <printf@plt>
  417bc0:	b	417c00 <ferror@plt+0x14370>
  417bc4:	adrp	x0, 457000 <warn@@Base+0x9330>
  417bc8:	add	x0, x0, #0xf78
  417bcc:	bl	403840 <gettext@plt>
  417bd0:	bl	403780 <printf@plt>
  417bd4:	b	417c00 <ferror@plt+0x14370>
  417bd8:	adrp	x0, 457000 <warn@@Base+0x9330>
  417bdc:	add	x0, x0, #0xf88
  417be0:	bl	403840 <gettext@plt>
  417be4:	bl	403780 <printf@plt>
  417be8:	b	417c00 <ferror@plt+0x14370>
  417bec:	adrp	x0, 457000 <warn@@Base+0x9330>
  417bf0:	add	x0, x0, #0xf60
  417bf4:	bl	403840 <gettext@plt>
  417bf8:	bl	403780 <printf@plt>
  417bfc:	nop
  417c00:	b	417f4c <ferror@plt+0x146bc>
  417c04:	mov	w0, #0x9                   	// #9
  417c08:	bl	4037e0 <putchar@plt>
  417c0c:	ldr	x0, [sp, #352]
  417c10:	ldr	w4, [sp, #600]
  417c14:	ldr	x3, [sp, #128]
  417c18:	ldr	x2, [sp, #136]
  417c1c:	mov	x1, x0
  417c20:	ldr	x0, [sp, #160]
  417c24:	bl	414c78 <ferror@plt+0x113e8>
  417c28:	b	417f4c <ferror@plt+0x146bc>
  417c2c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  417c30:	add	x0, x0, #0x554
  417c34:	mov	w1, #0x1                   	// #1
  417c38:	str	w1, [x0]
  417c3c:	ldr	w0, [sp, #552]
  417c40:	cmp	w0, #0x3
  417c44:	b.gt	417c60 <ferror@plt+0x143d0>
  417c48:	ldr	x0, [sp, #160]
  417c4c:	cmp	x0, #0x6
  417c50:	b.eq	417c6c <ferror@plt+0x143dc>  // b.none
  417c54:	ldr	x0, [sp, #160]
  417c58:	cmp	x0, #0x7
  417c5c:	b.eq	417c6c <ferror@plt+0x143dc>  // b.none
  417c60:	ldr	x0, [sp, #160]
  417c64:	cmp	x0, #0x17
  417c68:	b.ne	417c7c <ferror@plt+0x143ec>  // b.any
  417c6c:	adrp	x0, 457000 <warn@@Base+0x9330>
  417c70:	add	x0, x0, #0xf98
  417c74:	bl	403840 <gettext@plt>
  417c78:	bl	403780 <printf@plt>
  417c7c:	ldr	x0, [sp, #536]
  417c80:	cmp	x0, #0x0
  417c84:	b.eq	417f38 <ferror@plt+0x146a8>  // b.none
  417c88:	adrp	x0, 457000 <warn@@Base+0x9330>
  417c8c:	add	x0, x0, #0xfb0
  417c90:	bl	403780 <printf@plt>
  417c94:	ldr	x0, [sp, #112]
  417c98:	mov	w1, w0
  417c9c:	ldr	x0, [sp, #544]
  417ca0:	mov	w2, w0
  417ca4:	ldr	x0, [sp, #352]
  417ca8:	ldr	x6, [sp, #576]
  417cac:	ldr	x5, [sp, #120]
  417cb0:	mov	x4, x0
  417cb4:	ldr	w3, [sp, #552]
  417cb8:	ldr	x0, [sp, #536]
  417cbc:	bl	41113c <ferror@plt+0xd8ac>
  417cc0:	str	w0, [sp, #364]
  417cc4:	mov	w0, #0x29                  	// #41
  417cc8:	bl	4037e0 <putchar@plt>
  417ccc:	ldr	w0, [sp, #364]
  417cd0:	cmp	w0, #0x0
  417cd4:	b.eq	417f38 <ferror@plt+0x146a8>  // b.none
  417cd8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  417cdc:	add	x0, x0, #0x554
  417ce0:	ldr	w0, [x0]
  417ce4:	cmp	w0, #0x0
  417ce8:	b.ne	417f38 <ferror@plt+0x146a8>  // b.any
  417cec:	adrp	x0, 457000 <warn@@Base+0x9330>
  417cf0:	add	x0, x0, #0xfb8
  417cf4:	bl	403840 <gettext@plt>
  417cf8:	bl	403780 <printf@plt>
  417cfc:	b	417f38 <ferror@plt+0x146a8>
  417d00:	ldr	x0, [sp, #160]
  417d04:	cmp	x0, #0x18
  417d08:	b.ne	417f40 <ferror@plt+0x146b0>  // b.any
  417d0c:	adrp	x0, 457000 <warn@@Base+0x9330>
  417d10:	add	x0, x0, #0xfb0
  417d14:	bl	403780 <printf@plt>
  417d18:	ldr	x0, [sp, #112]
  417d1c:	mov	w1, w0
  417d20:	ldr	x0, [sp, #544]
  417d24:	mov	w2, w0
  417d28:	ldr	x0, [sp, #352]
  417d2c:	ldr	x6, [sp, #576]
  417d30:	ldr	x5, [sp, #120]
  417d34:	mov	x4, x0
  417d38:	ldr	w3, [sp, #552]
  417d3c:	ldr	x0, [sp, #536]
  417d40:	bl	41113c <ferror@plt+0xd8ac>
  417d44:	mov	w0, #0x29                  	// #41
  417d48:	bl	4037e0 <putchar@plt>
  417d4c:	b	417f40 <ferror@plt+0x146b0>
  417d50:	ldr	x0, [sp, #160]
  417d54:	cmp	x0, #0x20
  417d58:	b.eq	417f48 <ferror@plt+0x146b8>  // b.none
  417d5c:	ldr	x1, [sp, #160]
  417d60:	mov	x0, #0x1f20                	// #7968
  417d64:	cmp	x1, x0
  417d68:	b.eq	417f48 <ferror@plt+0x146b8>  // b.none
  417d6c:	ldr	x0, [sp, #160]
  417d70:	cmp	x0, #0x11
  417d74:	b.eq	417d9c <ferror@plt+0x1450c>  // b.none
  417d78:	ldr	x0, [sp, #160]
  417d7c:	cmp	x0, #0x12
  417d80:	b.eq	417d9c <ferror@plt+0x1450c>  // b.none
  417d84:	ldr	x0, [sp, #160]
  417d88:	cmp	x0, #0x13
  417d8c:	b.eq	417d9c <ferror@plt+0x1450c>  // b.none
  417d90:	ldr	x0, [sp, #160]
  417d94:	cmp	x0, #0x15
  417d98:	b.ne	417dac <ferror@plt+0x1451c>  // b.any
  417d9c:	ldr	x1, [sp, #352]
  417da0:	ldr	x0, [sp, #120]
  417da4:	add	x0, x1, x0
  417da8:	str	x0, [sp, #352]
  417dac:	ldr	x0, [sp, #576]
  417db0:	ldr	x1, [x0, #48]
  417db4:	ldr	x0, [sp, #352]
  417db8:	cmp	x1, x0
  417dbc:	b.hi	417e0c <ferror@plt+0x1457c>  // b.pmore
  417dc0:	adrp	x0, 457000 <warn@@Base+0x9330>
  417dc4:	add	x0, x0, #0xfd8
  417dc8:	bl	403840 <gettext@plt>
  417dcc:	mov	x19, x0
  417dd0:	ldr	x0, [sp, #352]
  417dd4:	mov	x1, x0
  417dd8:	adrp	x0, 455000 <warn@@Base+0x7330>
  417ddc:	add	x0, x0, #0xf70
  417de0:	bl	40f570 <ferror@plt+0xbce0>
  417de4:	mov	x3, x0
  417de8:	ldr	x0, [sp, #576]
  417dec:	ldr	x0, [x0, #32]
  417df0:	ldr	x1, [sp, #472]
  417df4:	sub	x0, x1, x0
  417df8:	mov	x2, x0
  417dfc:	mov	x1, x3
  417e00:	mov	x0, x19
  417e04:	bl	44dcd0 <warn@@Base>
  417e08:	b	417f4c <ferror@plt+0x146bc>
  417e0c:	ldr	x0, [sp, #576]
  417e10:	ldr	x1, [x0, #32]
  417e14:	ldr	x0, [sp, #352]
  417e18:	add	x0, x1, x0
  417e1c:	str	x0, [sp, #384]
  417e20:	add	x1, sp, #0xf4
  417e24:	add	x0, sp, #0xf8
  417e28:	mov	x4, x1
  417e2c:	mov	x3, x0
  417e30:	mov	w2, #0x0                   	// #0
  417e34:	ldr	x1, [sp, #128]
  417e38:	ldr	x0, [sp, #384]
  417e3c:	bl	40f70c <ferror@plt+0xbe7c>
  417e40:	str	x0, [sp, #376]
  417e44:	ldr	w0, [sp, #248]
  417e48:	mov	w0, w0
  417e4c:	ldr	x1, [sp, #384]
  417e50:	add	x0, x1, x0
  417e54:	str	x0, [sp, #384]
  417e58:	ldr	x0, [sp, #376]
  417e5c:	str	x0, [sp, #368]
  417e60:	ldr	x1, [sp, #368]
  417e64:	ldr	x0, [sp, #376]
  417e68:	cmp	x1, x0
  417e6c:	b.eq	417e7c <ferror@plt+0x145ec>  // b.none
  417e70:	ldr	w0, [sp, #244]
  417e74:	orr	w0, w0, #0x2
  417e78:	str	w0, [sp, #244]
  417e7c:	ldr	w0, [sp, #244]
  417e80:	bl	40f21c <ferror@plt+0xb98c>
  417e84:	adrp	x0, 458000 <warn@@Base+0xa330>
  417e88:	add	x0, x0, #0x30
  417e8c:	bl	403840 <gettext@plt>
  417e90:	ldr	x1, [sp, #368]
  417e94:	bl	403780 <printf@plt>
  417e98:	ldr	x0, [sp, #160]
  417e9c:	cmp	x0, #0x10
  417ea0:	b.eq	417f14 <ferror@plt+0x14684>  // b.none
  417ea4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  417ea8:	add	x0, x0, #0x9d0
  417eac:	ldr	x0, [x0]
  417eb0:	str	x0, [sp, #480]
  417eb4:	b	417ed8 <ferror@plt+0x14648>
  417eb8:	ldr	x0, [sp, #480]
  417ebc:	ldr	x0, [x0]
  417ec0:	ldr	x1, [sp, #368]
  417ec4:	cmp	x1, x0
  417ec8:	b.eq	417ee8 <ferror@plt+0x14658>  // b.none
  417ecc:	ldr	x0, [sp, #480]
  417ed0:	ldr	x0, [x0, #40]
  417ed4:	str	x0, [sp, #480]
  417ed8:	ldr	x0, [sp, #480]
  417edc:	cmp	x0, #0x0
  417ee0:	b.ne	417eb8 <ferror@plt+0x14628>  // b.any
  417ee4:	b	417eec <ferror@plt+0x1465c>
  417ee8:	nop
  417eec:	ldr	x0, [sp, #480]
  417ef0:	cmp	x0, #0x0
  417ef4:	b.eq	417f14 <ferror@plt+0x14684>  // b.none
  417ef8:	ldr	x0, [sp, #480]
  417efc:	ldr	x0, [x0, #8]
  417f00:	bl	410ed4 <ferror@plt+0xd644>
  417f04:	mov	x1, x0
  417f08:	adrp	x0, 458000 <warn@@Base+0xa330>
  417f0c:	add	x0, x0, #0x48
  417f10:	bl	403780 <printf@plt>
  417f14:	mov	w0, #0x5d                  	// #93
  417f18:	bl	4037e0 <putchar@plt>
  417f1c:	b	417f4c <ferror@plt+0x146bc>
  417f20:	nop
  417f24:	b	417f4c <ferror@plt+0x146bc>
  417f28:	nop
  417f2c:	b	417f4c <ferror@plt+0x146bc>
  417f30:	nop
  417f34:	b	417f4c <ferror@plt+0x146bc>
  417f38:	nop
  417f3c:	b	417f4c <ferror@plt+0x146bc>
  417f40:	nop
  417f44:	b	417f4c <ferror@plt+0x146bc>
  417f48:	nop
  417f4c:	ldr	x0, [sp, #136]
  417f50:	ldp	x19, x20, [sp, #80]
  417f54:	ldr	x21, [sp, #96]
  417f58:	ldp	x29, x30, [sp, #64]
  417f5c:	add	sp, sp, #0x220
  417f60:	ret
  417f64:	sub	sp, sp, #0x90
  417f68:	stp	x29, x30, [sp, #64]
  417f6c:	add	x29, sp, #0x40
  417f70:	str	x0, [sp, #136]
  417f74:	str	x1, [sp, #128]
  417f78:	str	x2, [sp, #120]
  417f7c:	str	x3, [sp, #112]
  417f80:	str	x4, [sp, #104]
  417f84:	str	x5, [sp, #96]
  417f88:	str	x6, [sp, #88]
  417f8c:	str	x7, [sp, #80]
  417f90:	ldr	w0, [sp, #168]
  417f94:	cmp	w0, #0x0
  417f98:	b.ne	417fb4 <ferror@plt+0x14724>  // b.any
  417f9c:	ldr	x0, [sp, #136]
  417fa0:	bl	413c40 <ferror@plt+0x103b0>
  417fa4:	mov	x1, x0
  417fa8:	adrp	x0, 458000 <warn@@Base+0xa330>
  417fac:	add	x0, x0, #0x5a8
  417fb0:	bl	403780 <printf@plt>
  417fb4:	ldr	w0, [sp, #192]
  417fb8:	str	w0, [sp, #56]
  417fbc:	mov	w0, #0x20                  	// #32
  417fc0:	strb	w0, [sp, #48]
  417fc4:	ldr	x0, [sp, #184]
  417fc8:	str	x0, [sp, #40]
  417fcc:	ldr	x0, [sp, #176]
  417fd0:	str	x0, [sp, #32]
  417fd4:	ldr	w0, [sp, #168]
  417fd8:	str	w0, [sp, #24]
  417fdc:	ldr	x0, [sp, #160]
  417fe0:	str	x0, [sp, #16]
  417fe4:	ldr	w0, [sp, #152]
  417fe8:	str	w0, [sp, #8]
  417fec:	ldr	x0, [sp, #144]
  417ff0:	str	x0, [sp]
  417ff4:	ldr	x7, [sp, #80]
  417ff8:	ldr	x6, [sp, #88]
  417ffc:	ldr	x5, [sp, #96]
  418000:	ldr	x4, [sp, #104]
  418004:	ldr	x3, [sp, #112]
  418008:	ldr	x2, [sp, #120]
  41800c:	ldr	x1, [sp, #128]
  418010:	ldr	x0, [sp, #136]
  418014:	bl	4150dc <ferror@plt+0x1184c>
  418018:	str	x0, [sp, #104]
  41801c:	ldr	w0, [sp, #168]
  418020:	cmp	w0, #0x0
  418024:	b.ne	418030 <ferror@plt+0x147a0>  // b.any
  418028:	mov	w0, #0xa                   	// #10
  41802c:	bl	4037e0 <putchar@plt>
  418030:	ldr	x0, [sp, #104]
  418034:	ldp	x29, x30, [sp, #64]
  418038:	add	sp, sp, #0x90
  41803c:	ret
  418040:	stp	x29, x30, [sp, #-48]!
  418044:	mov	x29, sp
  418048:	str	w0, [sp, #28]
  41804c:	str	x1, [sp, #16]
  418050:	ldr	x1, [sp, #16]
  418054:	ldr	w0, [sp, #28]
  418058:	bl	40af34 <ferror@plt+0x76a4>
  41805c:	cmp	w0, #0x0
  418060:	b.eq	418108 <ferror@plt+0x14878>  // b.none
  418064:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  418068:	add	x2, x0, #0xbf0
  41806c:	ldr	w1, [sp, #28]
  418070:	mov	x0, x1
  418074:	lsl	x0, x0, #3
  418078:	sub	x0, x0, x1
  41807c:	lsl	x0, x0, #4
  418080:	add	x0, x2, x0
  418084:	ldr	x0, [x0, #24]
  418088:	cmp	x0, #0x0
  41808c:	b.ne	418100 <ferror@plt+0x14870>  // b.any
  418090:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  418094:	add	x0, x0, #0x548
  418098:	ldr	x0, [x0]
  41809c:	str	x0, [sp, #40]
  4180a0:	b	4180f4 <ferror@plt+0x14864>
  4180a4:	ldr	x0, [sp, #40]
  4180a8:	ldr	x0, [x0]
  4180ac:	ldr	x1, [sp, #16]
  4180b0:	cmp	x1, x0
  4180b4:	b.ne	4180e8 <ferror@plt+0x14858>  // b.any
  4180b8:	ldr	x0, [sp, #40]
  4180bc:	ldr	x2, [x0, #8]
  4180c0:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  4180c4:	add	x3, x0, #0xbf0
  4180c8:	ldr	w1, [sp, #28]
  4180cc:	mov	x0, x1
  4180d0:	lsl	x0, x0, #3
  4180d4:	sub	x0, x0, x1
  4180d8:	lsl	x0, x0, #4
  4180dc:	add	x0, x3, x0
  4180e0:	str	x2, [x0, #24]
  4180e4:	b	418100 <ferror@plt+0x14870>
  4180e8:	ldr	x0, [sp, #40]
  4180ec:	ldr	x0, [x0, #16]
  4180f0:	str	x0, [sp, #40]
  4180f4:	ldr	x0, [sp, #40]
  4180f8:	cmp	x0, #0x0
  4180fc:	b.ne	4180a4 <ferror@plt+0x14814>  // b.any
  418100:	mov	w0, #0x1                   	// #1
  418104:	b	41819c <ferror@plt+0x1490c>
  418108:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41810c:	add	x0, x0, #0x2ac
  418110:	ldr	w0, [x0]
  418114:	cmp	w0, #0x0
  418118:	b.eq	418198 <ferror@plt+0x14908>  // b.none
  41811c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  418120:	add	x0, x0, #0x548
  418124:	ldr	x0, [x0]
  418128:	str	x0, [sp, #32]
  41812c:	b	41818c <ferror@plt+0x148fc>
  418130:	ldr	x0, [sp, #32]
  418134:	ldr	x0, [x0]
  418138:	mov	x1, x0
  41813c:	ldr	w0, [sp, #28]
  418140:	bl	40af34 <ferror@plt+0x76a4>
  418144:	cmp	w0, #0x0
  418148:	b.eq	418180 <ferror@plt+0x148f0>  // b.none
  41814c:	ldr	x0, [sp, #32]
  418150:	ldr	x2, [x0, #8]
  418154:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  418158:	add	x3, x0, #0xbf0
  41815c:	ldr	w1, [sp, #28]
  418160:	mov	x0, x1
  418164:	lsl	x0, x0, #3
  418168:	sub	x0, x0, x1
  41816c:	lsl	x0, x0, #4
  418170:	add	x0, x3, x0
  418174:	str	x2, [x0, #24]
  418178:	mov	w0, #0x1                   	// #1
  41817c:	b	41819c <ferror@plt+0x1490c>
  418180:	ldr	x0, [sp, #32]
  418184:	ldr	x0, [x0, #16]
  418188:	str	x0, [sp, #32]
  41818c:	ldr	x0, [sp, #32]
  418190:	cmp	x0, #0x0
  418194:	b.ne	418130 <ferror@plt+0x148a0>  // b.any
  418198:	mov	w0, #0x0                   	// #0
  41819c:	ldp	x29, x30, [sp], #48
  4181a0:	ret
  4181a4:	stp	x29, x30, [sp, #-32]!
  4181a8:	mov	x29, sp
  4181ac:	str	x0, [sp, #24]
  4181b0:	str	w1, [sp, #20]
  4181b4:	ldr	w0, [sp, #20]
  4181b8:	cmp	w0, #0x0
  4181bc:	b.eq	41823c <ferror@plt+0x149ac>  // b.none
  4181c0:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4181c4:	add	x0, x0, #0x2ac
  4181c8:	ldr	w0, [x0]
  4181cc:	cmp	w0, #0x0
  4181d0:	b.eq	418214 <ferror@plt+0x14984>  // b.none
  4181d4:	ldr	x0, [sp, #24]
  4181d8:	ldr	x0, [x0, #24]
  4181dc:	cmp	x0, #0x0
  4181e0:	b.eq	418214 <ferror@plt+0x14984>  // b.none
  4181e4:	adrp	x0, 458000 <warn@@Base+0xa330>
  4181e8:	add	x0, x0, #0x5b8
  4181ec:	bl	403840 <gettext@plt>
  4181f0:	mov	x3, x0
  4181f4:	ldr	x0, [sp, #24]
  4181f8:	ldr	x1, [x0, #16]
  4181fc:	ldr	x0, [sp, #24]
  418200:	ldr	x0, [x0, #24]
  418204:	mov	x2, x0
  418208:	mov	x0, x3
  41820c:	bl	403780 <printf@plt>
  418210:	b	4182b8 <ferror@plt+0x14a28>
  418214:	adrp	x0, 458000 <warn@@Base+0xa330>
  418218:	add	x0, x0, #0x5f8
  41821c:	bl	403840 <gettext@plt>
  418220:	mov	x2, x0
  418224:	ldr	x0, [sp, #24]
  418228:	ldr	x0, [x0, #16]
  41822c:	mov	x1, x0
  418230:	mov	x0, x2
  418234:	bl	403780 <printf@plt>
  418238:	b	4182b8 <ferror@plt+0x14a28>
  41823c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  418240:	add	x0, x0, #0x2ac
  418244:	ldr	w0, [x0]
  418248:	cmp	w0, #0x0
  41824c:	b.eq	418290 <ferror@plt+0x14a00>  // b.none
  418250:	ldr	x0, [sp, #24]
  418254:	ldr	x0, [x0, #24]
  418258:	cmp	x0, #0x0
  41825c:	b.eq	418290 <ferror@plt+0x14a00>  // b.none
  418260:	adrp	x0, 458000 <warn@@Base+0xa330>
  418264:	add	x0, x0, #0x628
  418268:	bl	403840 <gettext@plt>
  41826c:	mov	x3, x0
  418270:	ldr	x0, [sp, #24]
  418274:	ldr	x1, [x0, #16]
  418278:	ldr	x0, [sp, #24]
  41827c:	ldr	x0, [x0, #24]
  418280:	mov	x2, x0
  418284:	mov	x0, x3
  418288:	bl	403780 <printf@plt>
  41828c:	b	4182b8 <ferror@plt+0x14a28>
  418290:	adrp	x0, 458000 <warn@@Base+0xa330>
  418294:	add	x0, x0, #0x658
  418298:	bl	403840 <gettext@plt>
  41829c:	mov	x2, x0
  4182a0:	ldr	x0, [sp, #24]
  4182a4:	ldr	x0, [x0, #16]
  4182a8:	mov	x1, x0
  4182ac:	mov	x0, x2
  4182b0:	bl	403780 <printf@plt>
  4182b4:	b	4182b8 <ferror@plt+0x14a28>
  4182b8:	nop
  4182bc:	ldp	x29, x30, [sp], #32
  4182c0:	ret
  4182c4:	sub	sp, sp, #0x1f0
  4182c8:	stp	x29, x30, [sp, #64]
  4182cc:	add	x29, sp, #0x40
  4182d0:	stp	x19, x20, [sp, #80]
  4182d4:	str	x0, [sp, #120]
  4182d8:	str	x1, [sp, #112]
  4182dc:	str	w2, [sp, #108]
  4182e0:	str	w3, [sp, #104]
  4182e4:	str	w4, [sp, #100]
  4182e8:	ldr	x0, [sp, #120]
  4182ec:	ldr	x0, [x0, #32]
  4182f0:	str	x0, [sp, #488]
  4182f4:	ldr	x0, [sp, #120]
  4182f8:	ldr	x0, [x0, #48]
  4182fc:	ldr	x1, [sp, #488]
  418300:	add	x0, x1, x0
  418304:	str	x0, [sp, #320]
  418308:	str	wzr, [sp, #472]
  41830c:	ldr	w0, [sp, #104]
  418310:	cmp	w0, #0x0
  418314:	b.ne	418340 <ferror@plt+0x14ab0>  // b.any
  418318:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41831c:	add	x0, x0, #0x2a4
  418320:	ldr	w0, [x0]
  418324:	cmp	w0, #0x0
  418328:	b.ne	418340 <ferror@plt+0x14ab0>  // b.any
  41832c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  418330:	add	x0, x0, #0x2c8
  418334:	ldr	w0, [x0]
  418338:	cmp	w0, #0x0
  41833c:	b.eq	418708 <ferror@plt+0x14e78>  // b.none
  418340:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  418344:	add	x0, x0, #0x55c
  418348:	ldr	w0, [x0]
  41834c:	cmp	w0, #0x0
  418350:	b.ne	418708 <ferror@plt+0x14e78>  // b.any
  418354:	ldr	w0, [sp, #100]
  418358:	cmp	w0, #0x0
  41835c:	b.ne	418708 <ferror@plt+0x14e78>  // b.any
  418360:	ldr	x0, [sp, #488]
  418364:	str	x0, [sp, #480]
  418368:	str	wzr, [sp, #472]
  41836c:	b	418608 <ferror@plt+0x14d78>
  418370:	mov	w0, #0x4                   	// #4
  418374:	str	w0, [sp, #460]
  418378:	ldr	w0, [sp, #460]
  41837c:	cmp	w0, #0x8
  418380:	b.ls	4183b4 <ferror@plt+0x14b24>  // b.plast
  418384:	ldr	w0, [sp, #460]
  418388:	mov	x2, x0
  41838c:	adrp	x0, 455000 <warn@@Base+0x7330>
  418390:	add	x1, x0, #0xec0
  418394:	adrp	x0, 455000 <warn@@Base+0x7330>
  418398:	add	x0, x0, #0xf10
  41839c:	bl	402f90 <ngettext@plt>
  4183a0:	mov	w2, #0x8                   	// #8
  4183a4:	ldr	w1, [sp, #460]
  4183a8:	bl	44dbd0 <error@@Base>
  4183ac:	mov	w0, #0x8                   	// #8
  4183b0:	str	w0, [sp, #460]
  4183b4:	ldr	w0, [sp, #460]
  4183b8:	ldr	x1, [sp, #480]
  4183bc:	add	x0, x1, x0
  4183c0:	ldr	x1, [sp, #320]
  4183c4:	cmp	x1, x0
  4183c8:	b.hi	4183f4 <ferror@plt+0x14b64>  // b.pmore
  4183cc:	ldr	x1, [sp, #480]
  4183d0:	ldr	x0, [sp, #320]
  4183d4:	cmp	x1, x0
  4183d8:	b.cs	4183f0 <ferror@plt+0x14b60>  // b.hs, b.nlast
  4183dc:	ldr	x1, [sp, #320]
  4183e0:	ldr	x0, [sp, #480]
  4183e4:	sub	x0, x1, x0
  4183e8:	str	w0, [sp, #460]
  4183ec:	b	4183f4 <ferror@plt+0x14b64>
  4183f0:	str	wzr, [sp, #460]
  4183f4:	ldr	w0, [sp, #460]
  4183f8:	cmp	w0, #0x0
  4183fc:	b.eq	41840c <ferror@plt+0x14b7c>  // b.none
  418400:	ldr	w0, [sp, #460]
  418404:	cmp	w0, #0x8
  418408:	b.ls	418414 <ferror@plt+0x14b84>  // b.plast
  41840c:	str	xzr, [sp, #464]
  418410:	b	418434 <ferror@plt+0x14ba4>
  418414:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  418418:	add	x0, x0, #0x2f8
  41841c:	ldr	x2, [x0]
  418420:	ldr	w0, [sp, #460]
  418424:	mov	w1, w0
  418428:	ldr	x0, [sp, #480]
  41842c:	blr	x2
  418430:	str	x0, [sp, #464]
  418434:	ldr	x1, [sp, #464]
  418438:	mov	x0, #0xffffffff            	// #4294967295
  41843c:	cmp	x1, x0
  418440:	b.ne	41852c <ferror@plt+0x14c9c>  // b.any
  418444:	mov	w0, #0x8                   	// #8
  418448:	str	w0, [sp, #456]
  41844c:	ldr	w0, [sp, #456]
  418450:	cmp	w0, #0x8
  418454:	b.ls	418488 <ferror@plt+0x14bf8>  // b.plast
  418458:	ldr	w0, [sp, #456]
  41845c:	mov	x2, x0
  418460:	adrp	x0, 455000 <warn@@Base+0x7330>
  418464:	add	x1, x0, #0xec0
  418468:	adrp	x0, 455000 <warn@@Base+0x7330>
  41846c:	add	x0, x0, #0xf10
  418470:	bl	402f90 <ngettext@plt>
  418474:	mov	w2, #0x8                   	// #8
  418478:	ldr	w1, [sp, #456]
  41847c:	bl	44dbd0 <error@@Base>
  418480:	mov	w0, #0x8                   	// #8
  418484:	str	w0, [sp, #456]
  418488:	ldr	w0, [sp, #456]
  41848c:	add	x0, x0, #0x4
  418490:	ldr	x1, [sp, #480]
  418494:	add	x0, x1, x0
  418498:	ldr	x1, [sp, #320]
  41849c:	cmp	x1, x0
  4184a0:	b.hi	4184d4 <ferror@plt+0x14c44>  // b.pmore
  4184a4:	ldr	x0, [sp, #480]
  4184a8:	add	x0, x0, #0x4
  4184ac:	ldr	x1, [sp, #320]
  4184b0:	cmp	x1, x0
  4184b4:	b.ls	4184d0 <ferror@plt+0x14c40>  // b.plast
  4184b8:	ldr	x0, [sp, #480]
  4184bc:	add	x0, x0, #0x4
  4184c0:	ldr	x1, [sp, #320]
  4184c4:	sub	x0, x1, x0
  4184c8:	str	w0, [sp, #456]
  4184cc:	b	4184d4 <ferror@plt+0x14c44>
  4184d0:	str	wzr, [sp, #456]
  4184d4:	ldr	w0, [sp, #456]
  4184d8:	cmp	w0, #0x0
  4184dc:	b.eq	4184ec <ferror@plt+0x14c5c>  // b.none
  4184e0:	ldr	w0, [sp, #456]
  4184e4:	cmp	w0, #0x8
  4184e8:	b.ls	4184f4 <ferror@plt+0x14c64>  // b.plast
  4184ec:	str	xzr, [sp, #464]
  4184f0:	b	418514 <ferror@plt+0x14c84>
  4184f4:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4184f8:	add	x0, x0, #0x2f8
  4184fc:	ldr	x2, [x0]
  418500:	ldr	x0, [sp, #480]
  418504:	add	x0, x0, #0x4
  418508:	ldr	w1, [sp, #456]
  41850c:	blr	x2
  418510:	str	x0, [sp, #464]
  418514:	ldr	x0, [sp, #464]
  418518:	add	x0, x0, #0xc
  41851c:	ldr	x1, [sp, #480]
  418520:	add	x0, x1, x0
  418524:	str	x0, [sp, #480]
  418528:	b	4185a0 <ferror@plt+0x14d10>
  41852c:	ldr	x1, [sp, #464]
  418530:	mov	w0, #0xffffffef            	// #-17
  418534:	cmp	x1, x0
  418538:	b.ls	41858c <ferror@plt+0x14cfc>  // b.plast
  41853c:	ldr	x1, [sp, #464]
  418540:	mov	x0, #0xfffffffe            	// #4294967294
  418544:	cmp	x1, x0
  418548:	b.hi	41858c <ferror@plt+0x14cfc>  // b.pmore
  41854c:	adrp	x0, 458000 <warn@@Base+0xa330>
  418550:	add	x0, x0, #0x678
  418554:	bl	403840 <gettext@plt>
  418558:	mov	x19, x0
  41855c:	ldr	x1, [sp, #464]
  418560:	adrp	x0, 455000 <warn@@Base+0x7330>
  418564:	add	x0, x0, #0xf70
  418568:	bl	40f570 <ferror@plt+0xbce0>
  41856c:	mov	x1, x0
  418570:	ldr	x0, [sp, #120]
  418574:	ldr	x0, [x0, #16]
  418578:	mov	x2, x0
  41857c:	mov	x0, x19
  418580:	bl	44dcd0 <warn@@Base>
  418584:	mov	w0, #0x0                   	// #0
  418588:	b	41a180 <ferror@plt+0x168f0>
  41858c:	ldr	x0, [sp, #464]
  418590:	add	x0, x0, #0x4
  418594:	ldr	x1, [sp, #480]
  418598:	add	x0, x1, x0
  41859c:	str	x0, [sp, #480]
  4185a0:	ldr	x0, [sp, #464]
  4185a4:	cmp	x0, #0x0
  4185a8:	b.le	4185bc <ferror@plt+0x14d2c>
  4185ac:	ldr	x1, [sp, #480]
  4185b0:	ldr	x0, [sp, #488]
  4185b4:	cmp	x1, x0
  4185b8:	b.cs	4185fc <ferror@plt+0x14d6c>  // b.hs, b.nlast
  4185bc:	adrp	x0, 458000 <warn@@Base+0xa330>
  4185c0:	add	x0, x0, #0x6b0
  4185c4:	bl	403840 <gettext@plt>
  4185c8:	mov	x19, x0
  4185cc:	ldr	x1, [sp, #464]
  4185d0:	adrp	x0, 455000 <warn@@Base+0x7330>
  4185d4:	add	x0, x0, #0xf70
  4185d8:	bl	40f570 <ferror@plt+0xbce0>
  4185dc:	mov	x1, x0
  4185e0:	ldr	x0, [sp, #120]
  4185e4:	ldr	x0, [x0, #16]
  4185e8:	mov	x2, x0
  4185ec:	mov	x0, x19
  4185f0:	bl	44dcd0 <warn@@Base>
  4185f4:	mov	w0, #0x0                   	// #0
  4185f8:	b	41a180 <ferror@plt+0x168f0>
  4185fc:	ldr	w0, [sp, #472]
  418600:	add	w0, w0, #0x1
  418604:	str	w0, [sp, #472]
  418608:	ldr	x1, [sp, #480]
  41860c:	ldr	x0, [sp, #320]
  418610:	cmp	x1, x0
  418614:	b.cc	418370 <ferror@plt+0x14ae0>  // b.lo, b.ul, b.last
  418618:	ldr	w0, [sp, #472]
  41861c:	cmp	w0, #0x0
  418620:	b.ne	418650 <ferror@plt+0x14dc0>  // b.any
  418624:	adrp	x0, 458000 <warn@@Base+0xa330>
  418628:	add	x0, x0, #0x6e0
  41862c:	bl	403840 <gettext@plt>
  418630:	mov	x2, x0
  418634:	ldr	x0, [sp, #120]
  418638:	ldr	x0, [x0, #16]
  41863c:	mov	x1, x0
  418640:	mov	x0, x2
  418644:	bl	44dbd0 <error@@Base>
  418648:	mov	w0, #0x0                   	// #0
  41864c:	b	41a180 <ferror@plt+0x168f0>
  418650:	ldr	w0, [sp, #472]
  418654:	mov	x1, #0x68                  	// #104
  418658:	bl	4334b8 <ferror@plt+0x2fc28>
  41865c:	mov	x1, x0
  418660:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  418664:	add	x0, x0, #0x568
  418668:	str	x1, [x0]
  41866c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  418670:	add	x0, x0, #0x568
  418674:	ldr	x0, [x0]
  418678:	cmp	x0, #0x0
  41867c:	b.ne	4186c0 <ferror@plt+0x14e30>  // b.any
  418680:	adrp	x0, 458000 <warn@@Base+0xa330>
  418684:	add	x0, x0, #0x700
  418688:	bl	403840 <gettext@plt>
  41868c:	ldr	w1, [sp, #472]
  418690:	bl	44dbd0 <error@@Base>
  418694:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  418698:	add	x0, x0, #0x55c
  41869c:	str	wzr, [x0]
  4186a0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4186a4:	add	x0, x0, #0x55c
  4186a8:	ldr	w1, [x0]
  4186ac:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4186b0:	add	x0, x0, #0x560
  4186b4:	str	w1, [x0]
  4186b8:	mov	w0, #0x0                   	// #0
  4186bc:	b	41a180 <ferror@plt+0x168f0>
  4186c0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4186c4:	add	x0, x0, #0x568
  4186c8:	ldr	x3, [x0]
  4186cc:	ldr	w1, [sp, #472]
  4186d0:	mov	x0, x1
  4186d4:	lsl	x0, x0, #1
  4186d8:	add	x0, x0, x1
  4186dc:	lsl	x0, x0, #2
  4186e0:	add	x0, x0, x1
  4186e4:	lsl	x0, x0, #3
  4186e8:	mov	x2, x0
  4186ec:	mov	w1, #0x0                   	// #0
  4186f0:	mov	x0, x3
  4186f4:	bl	403280 <memset@plt>
  4186f8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4186fc:	add	x0, x0, #0x560
  418700:	ldr	w1, [sp, #472]
  418704:	str	w1, [x0]
  418708:	ldr	w0, [sp, #104]
  41870c:	cmp	w0, #0x0
  418710:	b.ne	41875c <ferror@plt+0x14ecc>  // b.any
  418714:	ldr	x1, [sp, #112]
  418718:	mov	w0, #0xa                   	// #10
  41871c:	bl	418040 <ferror@plt+0x147b0>
  418720:	ldr	x1, [sp, #112]
  418724:	mov	w0, #0xb                   	// #11
  418728:	bl	418040 <ferror@plt+0x147b0>
  41872c:	ldr	x1, [sp, #112]
  418730:	mov	w0, #0x22                  	// #34
  418734:	bl	418040 <ferror@plt+0x147b0>
  418738:	ldr	x1, [sp, #112]
  41873c:	mov	w0, #0x23                  	// #35
  418740:	bl	418040 <ferror@plt+0x147b0>
  418744:	ldr	x1, [sp, #112]
  418748:	mov	w0, #0x24                  	// #36
  41874c:	bl	418040 <ferror@plt+0x147b0>
  418750:	ldr	x1, [sp, #112]
  418754:	mov	w0, #0x25                  	// #37
  418758:	bl	418040 <ferror@plt+0x147b0>
  41875c:	ldr	x1, [sp, #112]
  418760:	ldr	w0, [sp, #108]
  418764:	bl	418040 <ferror@plt+0x147b0>
  418768:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  41876c:	add	x2, x0, #0xbf0
  418770:	ldr	w1, [sp, #108]
  418774:	mov	x0, x1
  418778:	lsl	x0, x0, #3
  41877c:	sub	x0, x0, x1
  418780:	lsl	x0, x0, #4
  418784:	add	x0, x2, x0
  418788:	ldr	x0, [x0, #32]
  41878c:	cmp	x0, #0x0
  418790:	b.ne	4187dc <ferror@plt+0x14f4c>  // b.any
  418794:	adrp	x0, 458000 <warn@@Base+0xa330>
  418798:	add	x0, x0, #0x738
  41879c:	bl	403840 <gettext@plt>
  4187a0:	mov	x3, x0
  4187a4:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  4187a8:	add	x2, x0, #0xbf0
  4187ac:	ldr	w1, [sp, #108]
  4187b0:	mov	x0, x1
  4187b4:	lsl	x0, x0, #3
  4187b8:	sub	x0, x0, x1
  4187bc:	lsl	x0, x0, #4
  4187c0:	add	x0, x2, x0
  4187c4:	ldr	x0, [x0]
  4187c8:	mov	x1, x0
  4187cc:	mov	x0, x3
  4187d0:	bl	44dcd0 <warn@@Base>
  4187d4:	mov	w0, #0x0                   	// #0
  4187d8:	b	41a180 <ferror@plt+0x168f0>
  4187dc:	ldr	w0, [sp, #104]
  4187e0:	cmp	w0, #0x0
  4187e4:	b.ne	418808 <ferror@plt+0x14f78>  // b.any
  4187e8:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4187ec:	add	x0, x0, #0x2e8
  4187f0:	ldr	x0, [x0]
  4187f4:	cmp	x0, #0x0
  4187f8:	b.ne	418808 <ferror@plt+0x14f78>  // b.any
  4187fc:	mov	w1, #0x0                   	// #0
  418800:	ldr	x0, [sp, #120]
  418804:	bl	4181a4 <ferror@plt+0x14914>
  418808:	ldr	x0, [sp, #488]
  41880c:	str	x0, [sp, #480]
  418810:	str	wzr, [sp, #476]
  418814:	b	41a0c0 <ferror@plt+0x16830>
  418818:	str	xzr, [sp, #240]
  41881c:	str	xzr, [sp, #232]
  418820:	str	xzr, [sp, #408]
  418824:	ldr	x0, [sp, #488]
  418828:	str	x0, [sp, #448]
  41882c:	mov	w0, #0x4                   	// #4
  418830:	str	w0, [sp, #388]
  418834:	ldr	w0, [sp, #388]
  418838:	cmp	w0, #0x8
  41883c:	b.ls	418870 <ferror@plt+0x14fe0>  // b.plast
  418840:	ldr	w0, [sp, #388]
  418844:	mov	x2, x0
  418848:	adrp	x0, 455000 <warn@@Base+0x7330>
  41884c:	add	x1, x0, #0xec0
  418850:	adrp	x0, 455000 <warn@@Base+0x7330>
  418854:	add	x0, x0, #0xf10
  418858:	bl	402f90 <ngettext@plt>
  41885c:	mov	w2, #0x8                   	// #8
  418860:	ldr	w1, [sp, #388]
  418864:	bl	44dbd0 <error@@Base>
  418868:	mov	w0, #0x8                   	// #8
  41886c:	str	w0, [sp, #388]
  418870:	ldr	w0, [sp, #388]
  418874:	ldr	x1, [sp, #448]
  418878:	add	x0, x1, x0
  41887c:	ldr	x1, [sp, #320]
  418880:	cmp	x1, x0
  418884:	b.hi	4188b0 <ferror@plt+0x15020>  // b.pmore
  418888:	ldr	x1, [sp, #448]
  41888c:	ldr	x0, [sp, #320]
  418890:	cmp	x1, x0
  418894:	b.cs	4188ac <ferror@plt+0x1501c>  // b.hs, b.nlast
  418898:	ldr	x1, [sp, #320]
  41889c:	ldr	x0, [sp, #448]
  4188a0:	sub	x0, x1, x0
  4188a4:	str	w0, [sp, #388]
  4188a8:	b	4188b0 <ferror@plt+0x15020>
  4188ac:	str	wzr, [sp, #388]
  4188b0:	ldr	w0, [sp, #388]
  4188b4:	cmp	w0, #0x0
  4188b8:	b.eq	4188c8 <ferror@plt+0x15038>  // b.none
  4188bc:	ldr	w0, [sp, #388]
  4188c0:	cmp	w0, #0x8
  4188c4:	b.ls	4188d0 <ferror@plt+0x15040>  // b.plast
  4188c8:	str	xzr, [sp, #128]
  4188cc:	b	4188f0 <ferror@plt+0x15060>
  4188d0:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4188d4:	add	x0, x0, #0x2f8
  4188d8:	ldr	x2, [x0]
  4188dc:	ldr	w0, [sp, #388]
  4188e0:	mov	w1, w0
  4188e4:	ldr	x0, [sp, #448]
  4188e8:	blr	x2
  4188ec:	str	x0, [sp, #128]
  4188f0:	ldr	x0, [sp, #448]
  4188f4:	add	x0, x0, #0x4
  4188f8:	str	x0, [sp, #448]
  4188fc:	ldr	x1, [sp, #128]
  418900:	mov	x0, #0xffffffff            	// #4294967295
  418904:	cmp	x1, x0
  418908:	b.ne	4189f0 <ferror@plt+0x15160>  // b.any
  41890c:	mov	w0, #0x8                   	// #8
  418910:	str	w0, [sp, #384]
  418914:	ldr	w0, [sp, #384]
  418918:	cmp	w0, #0x8
  41891c:	b.ls	418950 <ferror@plt+0x150c0>  // b.plast
  418920:	ldr	w0, [sp, #384]
  418924:	mov	x2, x0
  418928:	adrp	x0, 455000 <warn@@Base+0x7330>
  41892c:	add	x1, x0, #0xec0
  418930:	adrp	x0, 455000 <warn@@Base+0x7330>
  418934:	add	x0, x0, #0xf10
  418938:	bl	402f90 <ngettext@plt>
  41893c:	mov	w2, #0x8                   	// #8
  418940:	ldr	w1, [sp, #384]
  418944:	bl	44dbd0 <error@@Base>
  418948:	mov	w0, #0x8                   	// #8
  41894c:	str	w0, [sp, #384]
  418950:	ldr	w0, [sp, #384]
  418954:	ldr	x1, [sp, #448]
  418958:	add	x0, x1, x0
  41895c:	ldr	x1, [sp, #320]
  418960:	cmp	x1, x0
  418964:	b.hi	418990 <ferror@plt+0x15100>  // b.pmore
  418968:	ldr	x1, [sp, #448]
  41896c:	ldr	x0, [sp, #320]
  418970:	cmp	x1, x0
  418974:	b.cs	41898c <ferror@plt+0x150fc>  // b.hs, b.nlast
  418978:	ldr	x1, [sp, #320]
  41897c:	ldr	x0, [sp, #448]
  418980:	sub	x0, x1, x0
  418984:	str	w0, [sp, #384]
  418988:	b	418990 <ferror@plt+0x15100>
  41898c:	str	wzr, [sp, #384]
  418990:	ldr	w0, [sp, #384]
  418994:	cmp	w0, #0x0
  418998:	b.eq	4189a8 <ferror@plt+0x15118>  // b.none
  41899c:	ldr	w0, [sp, #384]
  4189a0:	cmp	w0, #0x8
  4189a4:	b.ls	4189b0 <ferror@plt+0x15120>  // b.plast
  4189a8:	str	xzr, [sp, #128]
  4189ac:	b	4189d0 <ferror@plt+0x15140>
  4189b0:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4189b4:	add	x0, x0, #0x2f8
  4189b8:	ldr	x2, [x0]
  4189bc:	ldr	w0, [sp, #384]
  4189c0:	mov	w1, w0
  4189c4:	ldr	x0, [sp, #448]
  4189c8:	blr	x2
  4189cc:	str	x0, [sp, #128]
  4189d0:	ldr	x0, [sp, #448]
  4189d4:	add	x0, x0, #0x8
  4189d8:	str	x0, [sp, #448]
  4189dc:	mov	w0, #0x8                   	// #8
  4189e0:	str	w0, [sp, #424]
  4189e4:	mov	w0, #0xc                   	// #12
  4189e8:	str	w0, [sp, #420]
  4189ec:	b	418a00 <ferror@plt+0x15170>
  4189f0:	mov	w0, #0x4                   	// #4
  4189f4:	str	w0, [sp, #424]
  4189f8:	mov	w0, #0x4                   	// #4
  4189fc:	str	w0, [sp, #420]
  418a00:	mov	w0, #0x2                   	// #2
  418a04:	str	w0, [sp, #380]
  418a08:	ldr	w0, [sp, #380]
  418a0c:	cmp	w0, #0x2
  418a10:	b.ls	418a44 <ferror@plt+0x151b4>  // b.plast
  418a14:	ldr	w0, [sp, #380]
  418a18:	mov	x2, x0
  418a1c:	adrp	x0, 455000 <warn@@Base+0x7330>
  418a20:	add	x1, x0, #0xec0
  418a24:	adrp	x0, 455000 <warn@@Base+0x7330>
  418a28:	add	x0, x0, #0xf10
  418a2c:	bl	402f90 <ngettext@plt>
  418a30:	mov	w2, #0x2                   	// #2
  418a34:	ldr	w1, [sp, #380]
  418a38:	bl	44dbd0 <error@@Base>
  418a3c:	mov	w0, #0x2                   	// #2
  418a40:	str	w0, [sp, #380]
  418a44:	ldr	w0, [sp, #380]
  418a48:	ldr	x1, [sp, #448]
  418a4c:	add	x0, x1, x0
  418a50:	ldr	x1, [sp, #320]
  418a54:	cmp	x1, x0
  418a58:	b.hi	418a84 <ferror@plt+0x151f4>  // b.pmore
  418a5c:	ldr	x1, [sp, #448]
  418a60:	ldr	x0, [sp, #320]
  418a64:	cmp	x1, x0
  418a68:	b.cs	418a80 <ferror@plt+0x151f0>  // b.hs, b.nlast
  418a6c:	ldr	x1, [sp, #320]
  418a70:	ldr	x0, [sp, #448]
  418a74:	sub	x0, x1, x0
  418a78:	str	w0, [sp, #380]
  418a7c:	b	418a84 <ferror@plt+0x151f4>
  418a80:	str	wzr, [sp, #380]
  418a84:	ldr	w0, [sp, #380]
  418a88:	cmp	w0, #0x0
  418a8c:	b.eq	418a9c <ferror@plt+0x1520c>  // b.none
  418a90:	ldr	w0, [sp, #380]
  418a94:	cmp	w0, #0x8
  418a98:	b.ls	418aa4 <ferror@plt+0x15214>  // b.plast
  418a9c:	strh	wzr, [sp, #136]
  418aa0:	b	418ac8 <ferror@plt+0x15238>
  418aa4:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  418aa8:	add	x0, x0, #0x2f8
  418aac:	ldr	x2, [x0]
  418ab0:	ldr	w0, [sp, #380]
  418ab4:	mov	w1, w0
  418ab8:	ldr	x0, [sp, #448]
  418abc:	blr	x2
  418ac0:	and	w0, w0, #0xffff
  418ac4:	strh	w0, [sp, #136]
  418ac8:	ldr	x0, [sp, #448]
  418acc:	add	x0, x0, #0x2
  418ad0:	str	x0, [sp, #448]
  418ad4:	ldr	x1, [sp, #488]
  418ad8:	ldr	x0, [sp, #480]
  418adc:	sub	x0, x1, x0
  418ae0:	str	x0, [sp, #312]
  418ae4:	ldr	w1, [sp, #100]
  418ae8:	ldr	x0, [sp, #312]
  418aec:	bl	413984 <ferror@plt+0x100f4>
  418af0:	str	x0, [sp, #304]
  418af4:	ldrh	w0, [sp, #136]
  418af8:	cmp	w0, #0x4
  418afc:	b.hi	418b14 <ferror@plt+0x15284>  // b.pmore
  418b00:	mov	w0, #0x1                   	// #1
  418b04:	str	w0, [sp, #156]
  418b08:	mov	w0, #0xffffffff            	// #-1
  418b0c:	strb	w0, [sp, #152]
  418b10:	b	418ccc <ferror@plt+0x1543c>
  418b14:	mov	w0, #0x1                   	// #1
  418b18:	str	w0, [sp, #376]
  418b1c:	ldr	w0, [sp, #376]
  418b20:	cmp	w0, #0x4
  418b24:	b.ls	418b58 <ferror@plt+0x152c8>  // b.plast
  418b28:	ldr	w0, [sp, #376]
  418b2c:	mov	x2, x0
  418b30:	adrp	x0, 455000 <warn@@Base+0x7330>
  418b34:	add	x1, x0, #0xec0
  418b38:	adrp	x0, 455000 <warn@@Base+0x7330>
  418b3c:	add	x0, x0, #0xf10
  418b40:	bl	402f90 <ngettext@plt>
  418b44:	mov	w2, #0x4                   	// #4
  418b48:	ldr	w1, [sp, #376]
  418b4c:	bl	44dbd0 <error@@Base>
  418b50:	mov	w0, #0x4                   	// #4
  418b54:	str	w0, [sp, #376]
  418b58:	ldr	w0, [sp, #376]
  418b5c:	ldr	x1, [sp, #448]
  418b60:	add	x0, x1, x0
  418b64:	ldr	x1, [sp, #320]
  418b68:	cmp	x1, x0
  418b6c:	b.hi	418b98 <ferror@plt+0x15308>  // b.pmore
  418b70:	ldr	x1, [sp, #448]
  418b74:	ldr	x0, [sp, #320]
  418b78:	cmp	x1, x0
  418b7c:	b.cs	418b94 <ferror@plt+0x15304>  // b.hs, b.nlast
  418b80:	ldr	x1, [sp, #320]
  418b84:	ldr	x0, [sp, #448]
  418b88:	sub	x0, x1, x0
  418b8c:	str	w0, [sp, #376]
  418b90:	b	418b98 <ferror@plt+0x15308>
  418b94:	str	wzr, [sp, #376]
  418b98:	ldr	w0, [sp, #376]
  418b9c:	cmp	w0, #0x0
  418ba0:	b.eq	418bb0 <ferror@plt+0x15320>  // b.none
  418ba4:	ldr	w0, [sp, #376]
  418ba8:	cmp	w0, #0x8
  418bac:	b.ls	418bb8 <ferror@plt+0x15328>  // b.plast
  418bb0:	str	wzr, [sp, #156]
  418bb4:	b	418bd8 <ferror@plt+0x15348>
  418bb8:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  418bbc:	add	x0, x0, #0x2f8
  418bc0:	ldr	x2, [x0]
  418bc4:	ldr	w0, [sp, #376]
  418bc8:	mov	w1, w0
  418bcc:	ldr	x0, [sp, #448]
  418bd0:	blr	x2
  418bd4:	str	w0, [sp, #156]
  418bd8:	ldr	x0, [sp, #448]
  418bdc:	add	x0, x0, #0x1
  418be0:	str	x0, [sp, #448]
  418be4:	ldr	w0, [sp, #156]
  418be8:	cmp	w0, #0x2
  418bec:	cset	w0, eq  // eq = none
  418bf0:	and	w0, w0, #0xff
  418bf4:	str	w0, [sp, #100]
  418bf8:	mov	w0, #0x1                   	// #1
  418bfc:	str	w0, [sp, #372]
  418c00:	ldr	w0, [sp, #372]
  418c04:	cmp	w0, #0x1
  418c08:	b.ls	418c3c <ferror@plt+0x153ac>  // b.plast
  418c0c:	ldr	w0, [sp, #372]
  418c10:	mov	x2, x0
  418c14:	adrp	x0, 455000 <warn@@Base+0x7330>
  418c18:	add	x1, x0, #0xec0
  418c1c:	adrp	x0, 455000 <warn@@Base+0x7330>
  418c20:	add	x0, x0, #0xf10
  418c24:	bl	402f90 <ngettext@plt>
  418c28:	mov	w2, #0x1                   	// #1
  418c2c:	ldr	w1, [sp, #372]
  418c30:	bl	44dbd0 <error@@Base>
  418c34:	mov	w0, #0x1                   	// #1
  418c38:	str	w0, [sp, #372]
  418c3c:	ldr	w0, [sp, #372]
  418c40:	ldr	x1, [sp, #448]
  418c44:	add	x0, x1, x0
  418c48:	ldr	x1, [sp, #320]
  418c4c:	cmp	x1, x0
  418c50:	b.hi	418c7c <ferror@plt+0x153ec>  // b.pmore
  418c54:	ldr	x1, [sp, #448]
  418c58:	ldr	x0, [sp, #320]
  418c5c:	cmp	x1, x0
  418c60:	b.cs	418c78 <ferror@plt+0x153e8>  // b.hs, b.nlast
  418c64:	ldr	x1, [sp, #320]
  418c68:	ldr	x0, [sp, #448]
  418c6c:	sub	x0, x1, x0
  418c70:	str	w0, [sp, #372]
  418c74:	b	418c7c <ferror@plt+0x153ec>
  418c78:	str	wzr, [sp, #372]
  418c7c:	ldr	w0, [sp, #372]
  418c80:	cmp	w0, #0x0
  418c84:	b.eq	418c94 <ferror@plt+0x15404>  // b.none
  418c88:	ldr	w0, [sp, #372]
  418c8c:	cmp	w0, #0x8
  418c90:	b.ls	418c9c <ferror@plt+0x1540c>  // b.plast
  418c94:	strb	wzr, [sp, #152]
  418c98:	b	418cc0 <ferror@plt+0x15430>
  418c9c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  418ca0:	add	x0, x0, #0x2f8
  418ca4:	ldr	x2, [x0]
  418ca8:	ldr	w0, [sp, #372]
  418cac:	mov	w1, w0
  418cb0:	ldr	x0, [sp, #448]
  418cb4:	blr	x2
  418cb8:	and	w0, w0, #0xff
  418cbc:	strb	w0, [sp, #152]
  418cc0:	ldr	x0, [sp, #448]
  418cc4:	add	x0, x0, #0x1
  418cc8:	str	x0, [sp, #448]
  418ccc:	ldr	w0, [sp, #424]
  418cd0:	str	w0, [sp, #368]
  418cd4:	ldr	w0, [sp, #368]
  418cd8:	cmp	w0, #0x8
  418cdc:	b.ls	418d10 <ferror@plt+0x15480>  // b.plast
  418ce0:	ldr	w0, [sp, #368]
  418ce4:	mov	x2, x0
  418ce8:	adrp	x0, 455000 <warn@@Base+0x7330>
  418cec:	add	x1, x0, #0xec0
  418cf0:	adrp	x0, 455000 <warn@@Base+0x7330>
  418cf4:	add	x0, x0, #0xf10
  418cf8:	bl	402f90 <ngettext@plt>
  418cfc:	mov	w2, #0x8                   	// #8
  418d00:	ldr	w1, [sp, #368]
  418d04:	bl	44dbd0 <error@@Base>
  418d08:	mov	w0, #0x8                   	// #8
  418d0c:	str	w0, [sp, #368]
  418d10:	ldr	w0, [sp, #368]
  418d14:	ldr	x1, [sp, #448]
  418d18:	add	x0, x1, x0
  418d1c:	ldr	x1, [sp, #320]
  418d20:	cmp	x1, x0
  418d24:	b.hi	418d50 <ferror@plt+0x154c0>  // b.pmore
  418d28:	ldr	x1, [sp, #448]
  418d2c:	ldr	x0, [sp, #320]
  418d30:	cmp	x1, x0
  418d34:	b.cs	418d4c <ferror@plt+0x154bc>  // b.hs, b.nlast
  418d38:	ldr	x1, [sp, #320]
  418d3c:	ldr	x0, [sp, #448]
  418d40:	sub	x0, x1, x0
  418d44:	str	w0, [sp, #368]
  418d48:	b	418d50 <ferror@plt+0x154c0>
  418d4c:	str	wzr, [sp, #368]
  418d50:	ldr	w0, [sp, #368]
  418d54:	cmp	w0, #0x0
  418d58:	b.eq	418d68 <ferror@plt+0x154d8>  // b.none
  418d5c:	ldr	w0, [sp, #368]
  418d60:	cmp	w0, #0x8
  418d64:	b.ls	418d70 <ferror@plt+0x154e0>  // b.plast
  418d68:	str	xzr, [sp, #144]
  418d6c:	b	418d90 <ferror@plt+0x15500>
  418d70:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  418d74:	add	x0, x0, #0x2f8
  418d78:	ldr	x2, [x0]
  418d7c:	ldr	w0, [sp, #368]
  418d80:	mov	w1, w0
  418d84:	ldr	x0, [sp, #448]
  418d88:	blr	x2
  418d8c:	str	x0, [sp, #144]
  418d90:	ldr	w0, [sp, #424]
  418d94:	ldr	x1, [sp, #448]
  418d98:	add	x0, x1, x0
  418d9c:	str	x0, [sp, #448]
  418da0:	ldr	x0, [sp, #304]
  418da4:	cmp	x0, #0x0
  418da8:	b.ne	418ddc <ferror@plt+0x1554c>  // b.any
  418dac:	str	xzr, [sp, #400]
  418db0:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  418db4:	add	x2, x0, #0xbf0
  418db8:	ldr	w1, [sp, #108]
  418dbc:	mov	x0, x1
  418dc0:	lsl	x0, x0, #3
  418dc4:	sub	x0, x0, x1
  418dc8:	lsl	x0, x0, #4
  418dcc:	add	x0, x2, x0
  418dd0:	ldr	x0, [x0, #48]
  418dd4:	str	x0, [sp, #392]
  418dd8:	b	418df4 <ferror@plt+0x15564>
  418ddc:	ldr	x0, [sp, #304]
  418de0:	ldr	x0, [x0, #32]
  418de4:	str	x0, [sp, #400]
  418de8:	ldr	x0, [sp, #304]
  418dec:	ldr	x0, [x0, #96]
  418df0:	str	x0, [sp, #392]
  418df4:	ldrh	w0, [sp, #136]
  418df8:	cmp	w0, #0x4
  418dfc:	b.hi	418ed4 <ferror@plt+0x15644>  // b.pmore
  418e00:	mov	w0, #0x1                   	// #1
  418e04:	str	w0, [sp, #364]
  418e08:	ldr	w0, [sp, #364]
  418e0c:	cmp	w0, #0x1
  418e10:	b.ls	418e44 <ferror@plt+0x155b4>  // b.plast
  418e14:	ldr	w0, [sp, #364]
  418e18:	mov	x2, x0
  418e1c:	adrp	x0, 455000 <warn@@Base+0x7330>
  418e20:	add	x1, x0, #0xec0
  418e24:	adrp	x0, 455000 <warn@@Base+0x7330>
  418e28:	add	x0, x0, #0xf10
  418e2c:	bl	402f90 <ngettext@plt>
  418e30:	mov	w2, #0x1                   	// #1
  418e34:	ldr	w1, [sp, #364]
  418e38:	bl	44dbd0 <error@@Base>
  418e3c:	mov	w0, #0x1                   	// #1
  418e40:	str	w0, [sp, #364]
  418e44:	ldr	w0, [sp, #364]
  418e48:	ldr	x1, [sp, #448]
  418e4c:	add	x0, x1, x0
  418e50:	ldr	x1, [sp, #320]
  418e54:	cmp	x1, x0
  418e58:	b.hi	418e84 <ferror@plt+0x155f4>  // b.pmore
  418e5c:	ldr	x1, [sp, #448]
  418e60:	ldr	x0, [sp, #320]
  418e64:	cmp	x1, x0
  418e68:	b.cs	418e80 <ferror@plt+0x155f0>  // b.hs, b.nlast
  418e6c:	ldr	x1, [sp, #320]
  418e70:	ldr	x0, [sp, #448]
  418e74:	sub	x0, x1, x0
  418e78:	str	w0, [sp, #364]
  418e7c:	b	418e84 <ferror@plt+0x155f4>
  418e80:	str	wzr, [sp, #364]
  418e84:	ldr	w0, [sp, #364]
  418e88:	cmp	w0, #0x0
  418e8c:	b.eq	418e9c <ferror@plt+0x1560c>  // b.none
  418e90:	ldr	w0, [sp, #364]
  418e94:	cmp	w0, #0x8
  418e98:	b.ls	418ea4 <ferror@plt+0x15614>  // b.plast
  418e9c:	strb	wzr, [sp, #152]
  418ea0:	b	418ec8 <ferror@plt+0x15638>
  418ea4:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  418ea8:	add	x0, x0, #0x2f8
  418eac:	ldr	x2, [x0]
  418eb0:	ldr	w0, [sp, #364]
  418eb4:	mov	w1, w0
  418eb8:	ldr	x0, [sp, #448]
  418ebc:	blr	x2
  418ec0:	and	w0, w0, #0xff
  418ec4:	strb	w0, [sp, #152]
  418ec8:	ldr	x0, [sp, #448]
  418ecc:	add	x0, x0, #0x1
  418ed0:	str	x0, [sp, #448]
  418ed4:	ldrb	w0, [sp, #152]
  418ed8:	cmp	w0, #0x1
  418edc:	b.ls	418eec <ferror@plt+0x1565c>  // b.plast
  418ee0:	ldrb	w0, [sp, #152]
  418ee4:	cmp	w0, #0x8
  418ee8:	b.ls	418f10 <ferror@plt+0x15680>  // b.plast
  418eec:	adrp	x0, 458000 <warn@@Base+0xa330>
  418ef0:	add	x0, x0, #0x758
  418ef4:	bl	403840 <gettext@plt>
  418ef8:	ldrb	w1, [sp, #152]
  418efc:	ldr	w2, [sp, #424]
  418f00:	bl	44dcd0 <warn@@Base>
  418f04:	ldr	w0, [sp, #424]
  418f08:	and	w0, w0, #0xff
  418f0c:	strb	w0, [sp, #152]
  418f10:	ldr	w0, [sp, #100]
  418f14:	cmp	w0, #0x0
  418f18:	b.eq	419038 <ferror@plt+0x157a8>  // b.none
  418f1c:	ldr	x0, [sp, #448]
  418f20:	add	x0, x0, #0x8
  418f24:	ldr	x1, [sp, #320]
  418f28:	cmp	x1, x0
  418f2c:	b.cc	418f4c <ferror@plt+0x156bc>  // b.lo, b.ul, b.last
  418f30:	add	x1, sp, #0xe8
  418f34:	add	x0, sp, #0xf0
  418f38:	mov	x2, x1
  418f3c:	mov	x1, x0
  418f40:	ldr	x0, [sp, #448]
  418f44:	bl	44e98c <warn@@Base+0xcbc>
  418f48:	b	418f58 <ferror@plt+0x156c8>
  418f4c:	str	xzr, [sp, #240]
  418f50:	ldr	x0, [sp, #240]
  418f54:	str	x0, [sp, #232]
  418f58:	ldr	x0, [sp, #448]
  418f5c:	add	x0, x0, #0x8
  418f60:	str	x0, [sp, #448]
  418f64:	ldr	w0, [sp, #424]
  418f68:	str	w0, [sp, #360]
  418f6c:	ldr	w0, [sp, #360]
  418f70:	cmp	w0, #0x8
  418f74:	b.ls	418fa8 <ferror@plt+0x15718>  // b.plast
  418f78:	ldr	w0, [sp, #360]
  418f7c:	mov	x2, x0
  418f80:	adrp	x0, 455000 <warn@@Base+0x7330>
  418f84:	add	x1, x0, #0xec0
  418f88:	adrp	x0, 455000 <warn@@Base+0x7330>
  418f8c:	add	x0, x0, #0xf10
  418f90:	bl	402f90 <ngettext@plt>
  418f94:	mov	w2, #0x8                   	// #8
  418f98:	ldr	w1, [sp, #360]
  418f9c:	bl	44dbd0 <error@@Base>
  418fa0:	mov	w0, #0x8                   	// #8
  418fa4:	str	w0, [sp, #360]
  418fa8:	ldr	w0, [sp, #360]
  418fac:	ldr	x1, [sp, #448]
  418fb0:	add	x0, x1, x0
  418fb4:	ldr	x1, [sp, #320]
  418fb8:	cmp	x1, x0
  418fbc:	b.hi	418fe8 <ferror@plt+0x15758>  // b.pmore
  418fc0:	ldr	x1, [sp, #448]
  418fc4:	ldr	x0, [sp, #320]
  418fc8:	cmp	x1, x0
  418fcc:	b.cs	418fe4 <ferror@plt+0x15754>  // b.hs, b.nlast
  418fd0:	ldr	x1, [sp, #320]
  418fd4:	ldr	x0, [sp, #448]
  418fd8:	sub	x0, x1, x0
  418fdc:	str	w0, [sp, #360]
  418fe0:	b	418fe8 <ferror@plt+0x15758>
  418fe4:	str	wzr, [sp, #360]
  418fe8:	ldr	w0, [sp, #360]
  418fec:	cmp	w0, #0x0
  418ff0:	b.eq	419000 <ferror@plt+0x15770>  // b.none
  418ff4:	ldr	w0, [sp, #360]
  418ff8:	cmp	w0, #0x8
  418ffc:	b.ls	419008 <ferror@plt+0x15778>  // b.plast
  419000:	str	xzr, [sp, #408]
  419004:	b	419028 <ferror@plt+0x15798>
  419008:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41900c:	add	x0, x0, #0x2f8
  419010:	ldr	x2, [x0]
  419014:	ldr	w0, [sp, #360]
  419018:	mov	w1, w0
  41901c:	ldr	x0, [sp, #448]
  419020:	blr	x2
  419024:	str	x0, [sp, #408]
  419028:	ldr	w0, [sp, #424]
  41902c:	ldr	x1, [sp, #448]
  419030:	add	x0, x1, x0
  419034:	str	x0, [sp, #448]
  419038:	ldr	x1, [sp, #128]
  41903c:	ldr	x0, [sp, #312]
  419040:	add	x1, x1, x0
  419044:	ldr	w0, [sp, #420]
  419048:	add	x1, x1, x0
  41904c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  419050:	add	x0, x0, #0x2e8
  419054:	ldr	x0, [x0]
  419058:	cmp	x1, x0
  41905c:	b.cs	419084 <ferror@plt+0x157f4>  // b.hs, b.nlast
  419060:	ldr	x1, [sp, #128]
  419064:	ldr	x0, [sp, #312]
  419068:	add	x1, x1, x0
  41906c:	ldr	w0, [sp, #420]
  419070:	add	x0, x1, x0
  419074:	ldr	x1, [sp, #480]
  419078:	add	x0, x1, x0
  41907c:	str	x0, [sp, #488]
  419080:	b	41a0b4 <ferror@plt+0x16824>
  419084:	ldr	w0, [sp, #104]
  419088:	cmp	w0, #0x0
  41908c:	b.ne	4190b8 <ferror@plt+0x15828>  // b.any
  419090:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  419094:	add	x0, x0, #0x2a4
  419098:	ldr	w0, [x0]
  41909c:	cmp	w0, #0x0
  4190a0:	b.ne	4190b8 <ferror@plt+0x15828>  // b.any
  4190a4:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4190a8:	add	x0, x0, #0x2c8
  4190ac:	ldr	w0, [x0]
  4190b0:	cmp	w0, #0x0
  4190b4:	b.eq	419398 <ferror@plt+0x15b08>  // b.none
  4190b8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4190bc:	add	x0, x0, #0x55c
  4190c0:	ldr	w0, [x0]
  4190c4:	cmp	w0, #0x0
  4190c8:	b.ne	419398 <ferror@plt+0x15b08>  // b.any
  4190cc:	ldr	w0, [sp, #100]
  4190d0:	cmp	w0, #0x0
  4190d4:	b.ne	419398 <ferror@plt+0x15b08>  // b.any
  4190d8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4190dc:	add	x0, x0, #0x568
  4190e0:	ldr	x2, [x0]
  4190e4:	ldr	w1, [sp, #476]
  4190e8:	mov	x0, x1
  4190ec:	lsl	x0, x0, #1
  4190f0:	add	x0, x0, x1
  4190f4:	lsl	x0, x0, #2
  4190f8:	add	x0, x0, x1
  4190fc:	lsl	x0, x0, #3
  419100:	add	x0, x2, x0
  419104:	ldr	x1, [sp, #312]
  419108:	str	x1, [x0, #16]
  41910c:	ldrb	w3, [sp, #152]
  419110:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  419114:	add	x0, x0, #0x568
  419118:	ldr	x2, [x0]
  41911c:	ldr	w1, [sp, #476]
  419120:	mov	x0, x1
  419124:	lsl	x0, x0, #1
  419128:	add	x0, x0, x1
  41912c:	lsl	x0, x0, #2
  419130:	add	x0, x0, x1
  419134:	lsl	x0, x0, #3
  419138:	add	x0, x2, x0
  41913c:	mov	w1, w3
  419140:	str	w1, [x0]
  419144:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  419148:	add	x0, x0, #0x568
  41914c:	ldr	x2, [x0]
  419150:	ldr	w1, [sp, #476]
  419154:	mov	x0, x1
  419158:	lsl	x0, x0, #1
  41915c:	add	x0, x0, x1
  419160:	lsl	x0, x0, #2
  419164:	add	x0, x0, x1
  419168:	lsl	x0, x0, #3
  41916c:	add	x0, x2, x0
  419170:	ldr	w1, [sp, #424]
  419174:	str	w1, [x0, #4]
  419178:	ldrh	w3, [sp, #136]
  41917c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  419180:	add	x0, x0, #0x568
  419184:	ldr	x2, [x0]
  419188:	ldr	w1, [sp, #476]
  41918c:	mov	x0, x1
  419190:	lsl	x0, x0, #1
  419194:	add	x0, x0, x1
  419198:	lsl	x0, x0, #2
  41919c:	add	x0, x0, x1
  4191a0:	lsl	x0, x0, #3
  4191a4:	add	x0, x2, x0
  4191a8:	mov	w1, w3
  4191ac:	str	w1, [x0, #8]
  4191b0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4191b4:	add	x0, x0, #0x568
  4191b8:	ldr	x2, [x0]
  4191bc:	ldr	w1, [sp, #476]
  4191c0:	mov	x0, x1
  4191c4:	lsl	x0, x0, #1
  4191c8:	add	x0, x0, x1
  4191cc:	lsl	x0, x0, #2
  4191d0:	add	x0, x0, x1
  4191d4:	lsl	x0, x0, #3
  4191d8:	add	x0, x2, x0
  4191dc:	str	xzr, [x0, #24]
  4191e0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4191e4:	add	x0, x0, #0x568
  4191e8:	ldr	x2, [x0]
  4191ec:	ldr	w1, [sp, #476]
  4191f0:	mov	x0, x1
  4191f4:	lsl	x0, x0, #1
  4191f8:	add	x0, x0, x1
  4191fc:	lsl	x0, x0, #2
  419200:	add	x0, x0, x1
  419204:	lsl	x0, x0, #3
  419208:	add	x0, x2, x0
  41920c:	mov	x1, #0xffffffff            	// #4294967295
  419210:	str	x1, [x0, #32]
  419214:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  419218:	add	x0, x0, #0x568
  41921c:	ldr	x2, [x0]
  419220:	ldr	w1, [sp, #476]
  419224:	mov	x0, x1
  419228:	lsl	x0, x0, #1
  41922c:	add	x0, x0, x1
  419230:	lsl	x0, x0, #2
  419234:	add	x0, x0, x1
  419238:	lsl	x0, x0, #3
  41923c:	add	x0, x2, x0
  419240:	mov	x1, #0xffffffff            	// #4294967295
  419244:	str	x1, [x0, #40]
  419248:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41924c:	add	x0, x0, #0x568
  419250:	ldr	x2, [x0]
  419254:	ldr	w1, [sp, #476]
  419258:	mov	x0, x1
  41925c:	lsl	x0, x0, #1
  419260:	add	x0, x0, x1
  419264:	lsl	x0, x0, #2
  419268:	add	x0, x0, x1
  41926c:	lsl	x0, x0, #3
  419270:	add	x0, x2, x0
  419274:	str	xzr, [x0, #48]
  419278:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41927c:	add	x0, x0, #0x568
  419280:	ldr	x2, [x0]
  419284:	ldr	w1, [sp, #476]
  419288:	mov	x0, x1
  41928c:	lsl	x0, x0, #1
  419290:	add	x0, x0, x1
  419294:	lsl	x0, x0, #2
  419298:	add	x0, x0, x1
  41929c:	lsl	x0, x0, #3
  4192a0:	add	x0, x2, x0
  4192a4:	str	xzr, [x0, #64]
  4192a8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4192ac:	add	x0, x0, #0x568
  4192b0:	ldr	x2, [x0]
  4192b4:	ldr	w1, [sp, #476]
  4192b8:	mov	x0, x1
  4192bc:	lsl	x0, x0, #1
  4192c0:	add	x0, x0, x1
  4192c4:	lsl	x0, x0, #2
  4192c8:	add	x0, x0, x1
  4192cc:	lsl	x0, x0, #3
  4192d0:	add	x0, x2, x0
  4192d4:	str	wzr, [x0, #76]
  4192d8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4192dc:	add	x0, x0, #0x568
  4192e0:	ldr	x2, [x0]
  4192e4:	ldr	w1, [sp, #476]
  4192e8:	mov	x0, x1
  4192ec:	lsl	x0, x0, #1
  4192f0:	add	x0, x0, x1
  4192f4:	lsl	x0, x0, #2
  4192f8:	add	x0, x0, x1
  4192fc:	lsl	x0, x0, #3
  419300:	add	x0, x2, x0
  419304:	str	wzr, [x0, #72]
  419308:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41930c:	add	x0, x0, #0x568
  419310:	ldr	x2, [x0]
  419314:	ldr	w1, [sp, #476]
  419318:	mov	x0, x1
  41931c:	lsl	x0, x0, #1
  419320:	add	x0, x0, x1
  419324:	lsl	x0, x0, #2
  419328:	add	x0, x0, x1
  41932c:	lsl	x0, x0, #3
  419330:	add	x0, x2, x0
  419334:	str	xzr, [x0, #88]
  419338:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41933c:	add	x0, x0, #0x568
  419340:	ldr	x2, [x0]
  419344:	ldr	w1, [sp, #476]
  419348:	mov	x0, x1
  41934c:	lsl	x0, x0, #1
  419350:	add	x0, x0, x1
  419354:	lsl	x0, x0, #2
  419358:	add	x0, x0, x1
  41935c:	lsl	x0, x0, #3
  419360:	add	x0, x2, x0
  419364:	str	wzr, [x0, #100]
  419368:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41936c:	add	x0, x0, #0x568
  419370:	ldr	x2, [x0]
  419374:	ldr	w1, [sp, #476]
  419378:	mov	x0, x1
  41937c:	lsl	x0, x0, #1
  419380:	add	x0, x0, x1
  419384:	lsl	x0, x0, #2
  419388:	add	x0, x0, x1
  41938c:	lsl	x0, x0, #3
  419390:	add	x0, x2, x0
  419394:	str	wzr, [x0, #96]
  419398:	ldr	w0, [sp, #104]
  41939c:	cmp	w0, #0x0
  4193a0:	b.ne	41969c <ferror@plt+0x15e0c>  // b.any
  4193a4:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4193a8:	add	x0, x0, #0x2e8
  4193ac:	ldr	x0, [x0]
  4193b0:	cmp	x0, #0x0
  4193b4:	b.ne	41969c <ferror@plt+0x15e0c>  // b.any
  4193b8:	adrp	x0, 458000 <warn@@Base+0xa330>
  4193bc:	add	x0, x0, #0x798
  4193c0:	bl	403840 <gettext@plt>
  4193c4:	mov	x19, x0
  4193c8:	ldr	x1, [sp, #312]
  4193cc:	adrp	x0, 455000 <warn@@Base+0x7330>
  4193d0:	add	x0, x0, #0xf70
  4193d4:	bl	40f570 <ferror@plt+0xbce0>
  4193d8:	mov	x1, x0
  4193dc:	mov	x0, x19
  4193e0:	bl	403780 <printf@plt>
  4193e4:	adrp	x0, 458000 <warn@@Base+0xa330>
  4193e8:	add	x0, x0, #0x7c0
  4193ec:	bl	403840 <gettext@plt>
  4193f0:	mov	x19, x0
  4193f4:	ldr	x0, [sp, #128]
  4193f8:	mov	x1, x0
  4193fc:	adrp	x0, 455000 <warn@@Base+0x7330>
  419400:	add	x0, x0, #0xf70
  419404:	bl	40f570 <ferror@plt+0xbce0>
  419408:	mov	x1, x0
  41940c:	ldr	w0, [sp, #424]
  419410:	cmp	w0, #0x8
  419414:	b.ne	419424 <ferror@plt+0x15b94>  // b.any
  419418:	adrp	x0, 458000 <warn@@Base+0xa330>
  41941c:	add	x0, x0, #0x7e0
  419420:	b	41942c <ferror@plt+0x15b9c>
  419424:	adrp	x0, 458000 <warn@@Base+0xa330>
  419428:	add	x0, x0, #0x7e8
  41942c:	mov	x2, x0
  419430:	mov	x0, x19
  419434:	bl	403780 <printf@plt>
  419438:	adrp	x0, 458000 <warn@@Base+0xa330>
  41943c:	add	x0, x0, #0x7f0
  419440:	bl	403840 <gettext@plt>
  419444:	ldrh	w1, [sp, #136]
  419448:	bl	403780 <printf@plt>
  41944c:	adrp	x0, 458000 <warn@@Base+0xa330>
  419450:	add	x0, x0, #0x808
  419454:	bl	403840 <gettext@plt>
  419458:	mov	x19, x0
  41945c:	ldr	x0, [sp, #144]
  419460:	mov	x1, x0
  419464:	adrp	x0, 455000 <warn@@Base+0x7330>
  419468:	add	x0, x0, #0xf70
  41946c:	bl	40f570 <ferror@plt+0xbce0>
  419470:	mov	x1, x0
  419474:	mov	x0, x19
  419478:	bl	403780 <printf@plt>
  41947c:	adrp	x0, 458000 <warn@@Base+0xa330>
  419480:	add	x0, x0, #0x820
  419484:	bl	403840 <gettext@plt>
  419488:	ldrb	w1, [sp, #152]
  41948c:	bl	403780 <printf@plt>
  419490:	ldr	w0, [sp, #100]
  419494:	cmp	w0, #0x0
  419498:	b.eq	4194f8 <ferror@plt+0x15c68>  // b.none
  41949c:	adrp	x0, 458000 <warn@@Base+0xa330>
  4194a0:	add	x0, x0, #0x838
  4194a4:	bl	403840 <gettext@plt>
  4194a8:	mov	x19, x0
  4194ac:	ldr	x0, [sp, #240]
  4194b0:	ldr	x1, [sp, #232]
  4194b4:	add	x2, sp, #0xa0
  4194b8:	mov	w3, #0x40                  	// #64
  4194bc:	bl	40f670 <ferror@plt+0xbde0>
  4194c0:	mov	x1, x0
  4194c4:	mov	x0, x19
  4194c8:	bl	403780 <printf@plt>
  4194cc:	adrp	x0, 458000 <warn@@Base+0xa330>
  4194d0:	add	x0, x0, #0x850
  4194d4:	bl	403840 <gettext@plt>
  4194d8:	mov	x19, x0
  4194dc:	ldr	x1, [sp, #408]
  4194e0:	adrp	x0, 455000 <warn@@Base+0x7330>
  4194e4:	add	x0, x0, #0xf70
  4194e8:	bl	40f570 <ferror@plt+0xbce0>
  4194ec:	mov	x1, x0
  4194f0:	mov	x0, x19
  4194f4:	bl	403780 <printf@plt>
  4194f8:	ldr	x0, [sp, #304]
  4194fc:	cmp	x0, #0x0
  419500:	b.eq	41969c <ferror@plt+0x15e0c>  // b.none
  419504:	ldr	x0, [sp, #304]
  419508:	add	x0, x0, #0x8
  41950c:	str	x0, [sp, #296]
  419510:	ldr	x0, [sp, #304]
  419514:	add	x0, x0, #0x48
  419518:	str	x0, [sp, #288]
  41951c:	adrp	x0, 458000 <warn@@Base+0xa330>
  419520:	add	x0, x0, #0x868
  419524:	bl	403840 <gettext@plt>
  419528:	bl	403780 <printf@plt>
  41952c:	adrp	x0, 458000 <warn@@Base+0xa330>
  419530:	add	x0, x0, #0x888
  419534:	bl	403840 <gettext@plt>
  419538:	mov	x19, x0
  41953c:	ldr	x0, [sp, #296]
  419540:	add	x0, x0, #0x18
  419544:	ldr	x0, [x0]
  419548:	mov	x1, x0
  41954c:	adrp	x0, 455000 <warn@@Base+0x7330>
  419550:	add	x0, x0, #0xf70
  419554:	bl	40f570 <ferror@plt+0xbce0>
  419558:	mov	x20, x0
  41955c:	ldr	x0, [sp, #288]
  419560:	add	x0, x0, #0x18
  419564:	ldr	x0, [x0]
  419568:	mov	x1, x0
  41956c:	adrp	x0, 455000 <warn@@Base+0x7330>
  419570:	add	x0, x0, #0xf70
  419574:	bl	40f570 <ferror@plt+0xbce0>
  419578:	mov	x2, x0
  41957c:	mov	x1, x20
  419580:	mov	x0, x19
  419584:	bl	403780 <printf@plt>
  419588:	adrp	x0, 458000 <warn@@Base+0xa330>
  41958c:	add	x0, x0, #0x8b8
  419590:	bl	403840 <gettext@plt>
  419594:	mov	x19, x0
  419598:	ldr	x0, [sp, #296]
  41959c:	add	x0, x0, #0x20
  4195a0:	ldr	x0, [x0]
  4195a4:	mov	x1, x0
  4195a8:	adrp	x0, 455000 <warn@@Base+0x7330>
  4195ac:	add	x0, x0, #0xf70
  4195b0:	bl	40f570 <ferror@plt+0xbce0>
  4195b4:	mov	x20, x0
  4195b8:	ldr	x0, [sp, #288]
  4195bc:	add	x0, x0, #0x20
  4195c0:	ldr	x0, [x0]
  4195c4:	mov	x1, x0
  4195c8:	adrp	x0, 455000 <warn@@Base+0x7330>
  4195cc:	add	x0, x0, #0xf70
  4195d0:	bl	40f570 <ferror@plt+0xbce0>
  4195d4:	mov	x2, x0
  4195d8:	mov	x1, x20
  4195dc:	mov	x0, x19
  4195e0:	bl	403780 <printf@plt>
  4195e4:	adrp	x0, 458000 <warn@@Base+0xa330>
  4195e8:	add	x0, x0, #0x8e8
  4195ec:	bl	403840 <gettext@plt>
  4195f0:	mov	x19, x0
  4195f4:	ldr	x0, [sp, #296]
  4195f8:	add	x0, x0, #0x28
  4195fc:	ldr	x0, [x0]
  419600:	mov	x1, x0
  419604:	adrp	x0, 455000 <warn@@Base+0x7330>
  419608:	add	x0, x0, #0xf70
  41960c:	bl	40f570 <ferror@plt+0xbce0>
  419610:	mov	x20, x0
  419614:	ldr	x0, [sp, #288]
  419618:	add	x0, x0, #0x28
  41961c:	ldr	x0, [x0]
  419620:	mov	x1, x0
  419624:	adrp	x0, 455000 <warn@@Base+0x7330>
  419628:	add	x0, x0, #0xf70
  41962c:	bl	40f570 <ferror@plt+0xbce0>
  419630:	mov	x2, x0
  419634:	mov	x1, x20
  419638:	mov	x0, x19
  41963c:	bl	403780 <printf@plt>
  419640:	adrp	x0, 458000 <warn@@Base+0xa330>
  419644:	add	x0, x0, #0x918
  419648:	bl	403840 <gettext@plt>
  41964c:	mov	x19, x0
  419650:	ldr	x0, [sp, #296]
  419654:	add	x0, x0, #0x30
  419658:	ldr	x0, [x0]
  41965c:	mov	x1, x0
  419660:	adrp	x0, 455000 <warn@@Base+0x7330>
  419664:	add	x0, x0, #0xf70
  419668:	bl	40f570 <ferror@plt+0xbce0>
  41966c:	mov	x20, x0
  419670:	ldr	x0, [sp, #288]
  419674:	add	x0, x0, #0x30
  419678:	ldr	x0, [x0]
  41967c:	mov	x1, x0
  419680:	adrp	x0, 455000 <warn@@Base+0x7330>
  419684:	add	x0, x0, #0xf70
  419688:	bl	40f570 <ferror@plt+0xbce0>
  41968c:	mov	x2, x0
  419690:	mov	x1, x20
  419694:	mov	x0, x19
  419698:	bl	403780 <printf@plt>
  41969c:	ldr	w0, [sp, #420]
  4196a0:	ldr	x1, [sp, #312]
  4196a4:	add	x0, x1, x0
  4196a8:	str	x0, [sp, #280]
  4196ac:	ldr	x1, [sp, #128]
  4196b0:	ldr	x0, [sp, #280]
  4196b4:	add	x0, x1, x0
  4196b8:	ldr	x1, [sp, #280]
  4196bc:	cmp	x1, x0
  4196c0:	b.hi	4196e0 <ferror@plt+0x15e50>  // b.pmore
  4196c4:	ldr	x1, [sp, #128]
  4196c8:	ldr	x0, [sp, #280]
  4196cc:	add	x1, x1, x0
  4196d0:	ldr	x0, [sp, #120]
  4196d4:	ldr	x0, [x0, #48]
  4196d8:	cmp	x1, x0
  4196dc:	b.ls	41972c <ferror@plt+0x15e9c>  // b.plast
  4196e0:	adrp	x0, 458000 <warn@@Base+0xa330>
  4196e4:	add	x0, x0, #0x948
  4196e8:	bl	403840 <gettext@plt>
  4196ec:	mov	x20, x0
  4196f0:	ldr	x0, [sp, #120]
  4196f4:	ldr	x19, [x0, #16]
  4196f8:	ldr	x0, [sp, #128]
  4196fc:	mov	x1, x0
  419700:	adrp	x0, 455000 <warn@@Base+0x7330>
  419704:	add	x0, x0, #0xf70
  419708:	bl	40f570 <ferror@plt+0xbce0>
  41970c:	mov	x3, x0
  419710:	ldr	x2, [sp, #312]
  419714:	mov	x1, x19
  419718:	mov	x0, x20
  41971c:	bl	44dcd0 <warn@@Base>
  419720:	ldr	w0, [sp, #476]
  419724:	str	w0, [sp, #472]
  419728:	b	41a0d0 <ferror@plt+0x16840>
  41972c:	ldr	x0, [sp, #448]
  419730:	str	x0, [sp, #440]
  419734:	ldr	x1, [sp, #128]
  419738:	ldr	w0, [sp, #420]
  41973c:	add	x0, x1, x0
  419740:	ldr	x1, [sp, #488]
  419744:	add	x0, x1, x0
  419748:	str	x0, [sp, #488]
  41974c:	ldrh	w0, [sp, #136]
  419750:	cmp	w0, #0x1
  419754:	b.ls	419764 <ferror@plt+0x15ed4>  // b.plast
  419758:	ldrh	w0, [sp, #136]
  41975c:	cmp	w0, #0x5
  419760:	b.ls	41979c <ferror@plt+0x15f0c>  // b.plast
  419764:	adrp	x0, 458000 <warn@@Base+0xa330>
  419768:	add	x0, x0, #0x988
  41976c:	bl	403840 <gettext@plt>
  419770:	mov	x19, x0
  419774:	ldr	x1, [sp, #312]
  419778:	adrp	x0, 455000 <warn@@Base+0x7330>
  41977c:	add	x0, x0, #0xf70
  419780:	bl	40f570 <ferror@plt+0xbce0>
  419784:	ldrh	w1, [sp, #136]
  419788:	mov	w2, w1
  41978c:	mov	x1, x0
  419790:	mov	x0, x19
  419794:	bl	44dcd0 <warn@@Base>
  419798:	b	41a0b4 <ferror@plt+0x16824>
  41979c:	ldr	w0, [sp, #156]
  4197a0:	cmp	w0, #0x1
  4197a4:	b.eq	4197ec <ferror@plt+0x15f5c>  // b.none
  4197a8:	ldr	w0, [sp, #156]
  4197ac:	cmp	w0, #0x2
  4197b0:	b.eq	4197ec <ferror@plt+0x15f5c>  // b.none
  4197b4:	adrp	x0, 458000 <warn@@Base+0xa330>
  4197b8:	add	x0, x0, #0x9d0
  4197bc:	bl	403840 <gettext@plt>
  4197c0:	mov	x19, x0
  4197c4:	ldr	x1, [sp, #312]
  4197c8:	adrp	x0, 455000 <warn@@Base+0x7330>
  4197cc:	add	x0, x0, #0xf70
  4197d0:	bl	40f570 <ferror@plt+0xbce0>
  4197d4:	mov	x1, x0
  4197d8:	ldr	w0, [sp, #156]
  4197dc:	mov	w2, w0
  4197e0:	mov	x0, x19
  4197e4:	bl	44dcd0 <warn@@Base>
  4197e8:	b	41a0b4 <ferror@plt+0x16824>
  4197ec:	bl	410980 <ferror@plt+0xd0f0>
  4197f0:	ldr	x0, [sp, #144]
  4197f4:	ldr	x1, [sp, #392]
  4197f8:	cmp	x1, x0
  4197fc:	b.hi	419828 <ferror@plt+0x15f98>  // b.pmore
  419800:	adrp	x0, 458000 <warn@@Base+0xa330>
  419804:	add	x0, x0, #0xa10
  419808:	bl	403840 <gettext@plt>
  41980c:	mov	x3, x0
  419810:	ldr	x0, [sp, #144]
  419814:	ldr	x2, [sp, #392]
  419818:	mov	x1, x0
  41981c:	mov	x0, x3
  419820:	bl	44dcd0 <warn@@Base>
  419824:	b	419928 <ferror@plt+0x16098>
  419828:	ldr	x1, [sp, #400]
  41982c:	ldr	x0, [sp, #392]
  419830:	add	x2, x1, x0
  419834:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  419838:	add	x3, x0, #0xbf0
  41983c:	ldr	w1, [sp, #108]
  419840:	mov	x0, x1
  419844:	lsl	x0, x0, #3
  419848:	sub	x0, x0, x1
  41984c:	lsl	x0, x0, #4
  419850:	add	x0, x3, x0
  419854:	ldr	x0, [x0, #48]
  419858:	cmp	x2, x0
  41985c:	b.ls	4198b4 <ferror@plt+0x16024>  // b.plast
  419860:	adrp	x0, 458000 <warn@@Base+0xa330>
  419864:	add	x0, x0, #0xa68
  419868:	bl	403840 <gettext@plt>
  41986c:	mov	x4, x0
  419870:	ldr	x1, [sp, #400]
  419874:	ldr	x0, [sp, #392]
  419878:	add	x3, x1, x0
  41987c:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  419880:	add	x2, x0, #0xbf0
  419884:	ldr	w1, [sp, #108]
  419888:	mov	x0, x1
  41988c:	lsl	x0, x0, #3
  419890:	sub	x0, x0, x1
  419894:	lsl	x0, x0, #4
  419898:	add	x0, x2, x0
  41989c:	ldr	x0, [x0, #48]
  4198a0:	mov	x2, x0
  4198a4:	mov	x1, x3
  4198a8:	mov	x0, x4
  4198ac:	bl	44dcd0 <warn@@Base>
  4198b0:	b	419928 <ferror@plt+0x16098>
  4198b4:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  4198b8:	add	x2, x0, #0xbf0
  4198bc:	ldr	w1, [sp, #108]
  4198c0:	mov	x0, x1
  4198c4:	lsl	x0, x0, #3
  4198c8:	sub	x0, x0, x1
  4198cc:	lsl	x0, x0, #4
  4198d0:	add	x0, x2, x0
  4198d4:	ldr	x1, [x0, #32]
  4198d8:	ldr	x2, [sp, #144]
  4198dc:	ldr	x0, [sp, #400]
  4198e0:	add	x0, x2, x0
  4198e4:	add	x3, x1, x0
  4198e8:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  4198ec:	add	x2, x0, #0xbf0
  4198f0:	ldr	w1, [sp, #108]
  4198f4:	mov	x0, x1
  4198f8:	lsl	x0, x0, #3
  4198fc:	sub	x0, x0, x1
  419900:	lsl	x0, x0, #4
  419904:	add	x0, x2, x0
  419908:	ldr	x1, [x0, #32]
  41990c:	ldr	x2, [sp, #400]
  419910:	ldr	x0, [sp, #392]
  419914:	add	x0, x2, x0
  419918:	add	x0, x1, x0
  41991c:	mov	x1, x0
  419920:	mov	x0, x3
  419924:	bl	410bb4 <ferror@plt+0xd324>
  419928:	str	wzr, [sp, #436]
  41992c:	ldr	w0, [sp, #436]
  419930:	str	w0, [sp, #432]
  419934:	mov	w0, #0xffffffff            	// #-1
  419938:	str	w0, [sp, #428]
  41993c:	b	41a09c <ferror@plt+0x1680c>
  419940:	mov	w0, #0x1                   	// #1
  419944:	str	w0, [sp, #340]
  419948:	ldr	x1, [sp, #440]
  41994c:	ldr	x0, [sp, #480]
  419950:	sub	x0, x1, x0
  419954:	str	x0, [sp, #272]
  419958:	add	x1, sp, #0xe0
  41995c:	add	x0, sp, #0xe4
  419960:	mov	x4, x1
  419964:	mov	x3, x0
  419968:	mov	w2, #0x0                   	// #0
  41996c:	ldr	x1, [sp, #488]
  419970:	ldr	x0, [sp, #440]
  419974:	bl	40f70c <ferror@plt+0xbe7c>
  419978:	str	x0, [sp, #264]
  41997c:	ldr	w0, [sp, #228]
  419980:	mov	w0, w0
  419984:	ldr	x1, [sp, #440]
  419988:	add	x0, x1, x0
  41998c:	str	x0, [sp, #440]
  419990:	ldr	x0, [sp, #264]
  419994:	str	x0, [sp, #256]
  419998:	ldr	x1, [sp, #256]
  41999c:	ldr	x0, [sp, #264]
  4199a0:	cmp	x1, x0
  4199a4:	b.eq	4199b4 <ferror@plt+0x16124>  // b.none
  4199a8:	ldr	w0, [sp, #224]
  4199ac:	orr	w0, w0, #0x2
  4199b0:	str	w0, [sp, #224]
  4199b4:	ldr	w0, [sp, #224]
  4199b8:	bl	40f21c <ferror@plt+0xb98c>
  4199bc:	ldr	x0, [sp, #256]
  4199c0:	cmp	x0, #0x0
  4199c4:	b.ne	419b5c <ferror@plt+0x162cc>  // b.any
  4199c8:	ldr	w0, [sp, #436]
  4199cc:	cmp	w0, #0x0
  4199d0:	b.ne	419a34 <ferror@plt+0x161a4>  // b.any
  4199d4:	ldr	x1, [sp, #488]
  4199d8:	ldr	x0, [sp, #320]
  4199dc:	cmp	x1, x0
  4199e0:	b.ne	419a34 <ferror@plt+0x161a4>  // b.any
  4199e4:	ldr	x0, [sp, #440]
  4199e8:	str	x0, [sp, #328]
  4199ec:	b	419a0c <ferror@plt+0x1617c>
  4199f0:	ldr	x0, [sp, #328]
  4199f4:	ldrb	w0, [x0]
  4199f8:	cmp	w0, #0x0
  4199fc:	b.ne	419a20 <ferror@plt+0x16190>  // b.any
  419a00:	ldr	x0, [sp, #328]
  419a04:	add	x0, x0, #0x1
  419a08:	str	x0, [sp, #328]
  419a0c:	ldr	x1, [sp, #328]
  419a10:	ldr	x0, [sp, #488]
  419a14:	cmp	x1, x0
  419a18:	b.cc	4199f0 <ferror@plt+0x16160>  // b.lo, b.ul, b.last
  419a1c:	b	419a24 <ferror@plt+0x16194>
  419a20:	nop
  419a24:	ldr	x1, [sp, #328]
  419a28:	ldr	x0, [sp, #488]
  419a2c:	cmp	x1, x0
  419a30:	b.eq	41a0b0 <ferror@plt+0x16820>  // b.none
  419a34:	ldr	w0, [sp, #104]
  419a38:	cmp	w0, #0x0
  419a3c:	b.ne	419a9c <ferror@plt+0x1620c>  // b.any
  419a40:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  419a44:	add	x0, x0, #0x2e8
  419a48:	ldr	x0, [x0]
  419a4c:	ldr	x1, [sp, #272]
  419a50:	cmp	x1, x0
  419a54:	b.cc	419a9c <ferror@plt+0x1620c>  // b.lo, b.ul, b.last
  419a58:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  419a5c:	add	x0, x0, #0xbe8
  419a60:	ldr	w0, [x0]
  419a64:	cmn	w0, #0x1
  419a68:	b.eq	419a84 <ferror@plt+0x161f4>  // b.none
  419a6c:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  419a70:	add	x0, x0, #0xbe8
  419a74:	ldr	w0, [x0]
  419a78:	ldr	w1, [sp, #436]
  419a7c:	cmp	w1, w0
  419a80:	b.ge	419a9c <ferror@plt+0x1620c>  // b.tcont
  419a84:	adrp	x0, 458000 <warn@@Base+0xa330>
  419a88:	add	x0, x0, #0xac0
  419a8c:	bl	403840 <gettext@plt>
  419a90:	ldr	x2, [sp, #272]
  419a94:	ldr	w1, [sp, #436]
  419a98:	bl	403780 <printf@plt>
  419a9c:	ldr	w0, [sp, #436]
  419aa0:	sub	w0, w0, #0x1
  419aa4:	str	w0, [sp, #436]
  419aa8:	ldr	w0, [sp, #436]
  419aac:	cmp	w0, #0x0
  419ab0:	b.ge	419b30 <ferror@plt+0x162a0>  // b.tcont
  419ab4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  419ab8:	add	x0, x0, #0xfa4
  419abc:	ldr	w0, [x0]
  419ac0:	cmp	w0, #0x2
  419ac4:	b.hi	419b30 <ferror@plt+0x162a0>  // b.pmore
  419ac8:	adrp	x0, 458000 <warn@@Base+0xa330>
  419acc:	add	x0, x0, #0xae0
  419ad0:	bl	403840 <gettext@plt>
  419ad4:	mov	x3, x0
  419ad8:	ldr	x0, [sp, #120]
  419adc:	ldr	x0, [x0, #16]
  419ae0:	mov	x2, x0
  419ae4:	ldr	x1, [sp, #272]
  419ae8:	mov	x0, x3
  419aec:	bl	44dcd0 <warn@@Base>
  419af0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  419af4:	add	x0, x0, #0xfa4
  419af8:	ldr	w0, [x0]
  419afc:	add	w1, w0, #0x1
  419b00:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  419b04:	add	x0, x0, #0xfa4
  419b08:	str	w1, [x0]
  419b0c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  419b10:	add	x0, x0, #0xfa4
  419b14:	ldr	w0, [x0]
  419b18:	cmp	w0, #0x3
  419b1c:	b.ne	419b30 <ferror@plt+0x162a0>  // b.any
  419b20:	adrp	x0, 458000 <warn@@Base+0xa330>
  419b24:	add	x0, x0, #0xb28
  419b28:	bl	403840 <gettext@plt>
  419b2c:	bl	44dcd0 <warn@@Base>
  419b30:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  419b34:	add	x0, x0, #0x2e8
  419b38:	ldr	x0, [x0]
  419b3c:	cmp	x0, #0x0
  419b40:	b.eq	41a09c <ferror@plt+0x1680c>  // b.none
  419b44:	ldr	w1, [sp, #436]
  419b48:	ldr	w0, [sp, #428]
  419b4c:	cmp	w1, w0
  419b50:	b.ge	41a09c <ferror@plt+0x1680c>  // b.tcont
  419b54:	mov	w0, #0x1                   	// #1
  419b58:	b	41a180 <ferror@plt+0x168f0>
  419b5c:	ldr	w0, [sp, #104]
  419b60:	cmp	w0, #0x0
  419b64:	b.ne	419c84 <ferror@plt+0x163f4>  // b.any
  419b68:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  419b6c:	add	x0, x0, #0x2e8
  419b70:	ldr	x0, [x0]
  419b74:	cmp	x0, #0x0
  419b78:	b.eq	419b9c <ferror@plt+0x1630c>  // b.none
  419b7c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  419b80:	add	x0, x0, #0x2e8
  419b84:	ldr	x0, [x0]
  419b88:	ldr	x1, [sp, #272]
  419b8c:	cmp	x1, x0
  419b90:	b.cs	419b9c <ferror@plt+0x1630c>  // b.hs, b.nlast
  419b94:	str	wzr, [sp, #340]
  419b98:	b	419c84 <ferror@plt+0x163f4>
  419b9c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  419ba0:	add	x0, x0, #0x2e8
  419ba4:	ldr	x0, [x0]
  419ba8:	cmp	x0, #0x0
  419bac:	b.eq	419bd0 <ferror@plt+0x16340>  // b.none
  419bb0:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  419bb4:	add	x0, x0, #0x2e8
  419bb8:	ldr	x0, [x0]
  419bbc:	ldr	x1, [sp, #272]
  419bc0:	cmp	x1, x0
  419bc4:	b.ne	419bd0 <ferror@plt+0x16340>  // b.any
  419bc8:	ldr	w0, [sp, #436]
  419bcc:	str	w0, [sp, #428]
  419bd0:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  419bd4:	add	x0, x0, #0xbe8
  419bd8:	ldr	w0, [x0]
  419bdc:	cmn	w0, #0x1
  419be0:	b.eq	419bfc <ferror@plt+0x1636c>  // b.none
  419be4:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  419be8:	add	x0, x0, #0xbe8
  419bec:	ldr	w0, [x0]
  419bf0:	ldr	w1, [sp, #436]
  419bf4:	cmp	w1, w0
  419bf8:	b.ge	419c04 <ferror@plt+0x16374>  // b.tcont
  419bfc:	mov	w0, #0x1                   	// #1
  419c00:	b	419c08 <ferror@plt+0x16378>
  419c04:	mov	w0, #0x0                   	// #0
  419c08:	str	w0, [sp, #340]
  419c0c:	ldr	w0, [sp, #340]
  419c10:	cmp	w0, #0x0
  419c14:	b.eq	419c38 <ferror@plt+0x163a8>  // b.none
  419c18:	adrp	x0, 458000 <warn@@Base+0xa330>
  419c1c:	add	x0, x0, #0xb68
  419c20:	bl	403840 <gettext@plt>
  419c24:	ldr	x3, [sp, #256]
  419c28:	ldr	x2, [sp, #272]
  419c2c:	ldr	w1, [sp, #436]
  419c30:	bl	403780 <printf@plt>
  419c34:	b	419c7c <ferror@plt+0x163ec>
  419c38:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  419c3c:	add	x0, x0, #0xbe8
  419c40:	ldr	w0, [x0]
  419c44:	cmn	w0, #0x1
  419c48:	b.eq	419c64 <ferror@plt+0x163d4>  // b.none
  419c4c:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  419c50:	add	x0, x0, #0xbe8
  419c54:	ldr	w0, [x0]
  419c58:	ldr	w1, [sp, #432]
  419c5c:	cmp	w1, w0
  419c60:	b.ge	419c7c <ferror@plt+0x163ec>  // b.tcont
  419c64:	adrp	x0, 458000 <warn@@Base+0xa330>
  419c68:	add	x0, x0, #0xb88
  419c6c:	bl	403840 <gettext@plt>
  419c70:	ldr	x2, [sp, #272]
  419c74:	ldr	w1, [sp, #436]
  419c78:	bl	403780 <printf@plt>
  419c7c:	ldr	w0, [sp, #436]
  419c80:	str	w0, [sp, #432]
  419c84:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  419c88:	add	x0, x0, #0x9d0
  419c8c:	ldr	x0, [x0]
  419c90:	str	x0, [sp, #352]
  419c94:	b	419ca4 <ferror@plt+0x16414>
  419c98:	ldr	x0, [sp, #352]
  419c9c:	ldr	x0, [x0, #40]
  419ca0:	str	x0, [sp, #352]
  419ca4:	ldr	x0, [sp, #352]
  419ca8:	cmp	x0, #0x0
  419cac:	b.eq	419cc4 <ferror@plt+0x16434>  // b.none
  419cb0:	ldr	x0, [sp, #352]
  419cb4:	ldr	x0, [x0]
  419cb8:	ldr	x1, [sp, #256]
  419cbc:	cmp	x1, x0
  419cc0:	b.ne	419c98 <ferror@plt+0x16408>  // b.any
  419cc4:	ldr	x0, [sp, #352]
  419cc8:	cmp	x0, #0x0
  419ccc:	b.ne	419d20 <ferror@plt+0x16490>  // b.any
  419cd0:	ldr	w0, [sp, #104]
  419cd4:	cmp	w0, #0x0
  419cd8:	b.ne	419d00 <ferror@plt+0x16470>  // b.any
  419cdc:	ldr	w0, [sp, #340]
  419ce0:	cmp	w0, #0x0
  419ce4:	b.eq	419d00 <ferror@plt+0x16470>  // b.none
  419ce8:	mov	w0, #0xa                   	// #10
  419cec:	bl	4037e0 <putchar@plt>
  419cf0:	adrp	x0, 480000 <_sch_istable+0x1478>
  419cf4:	add	x0, x0, #0xf20
  419cf8:	ldr	x0, [x0]
  419cfc:	bl	4035e0 <fflush@plt>
  419d00:	adrp	x0, 458000 <warn@@Base+0xa330>
  419d04:	add	x0, x0, #0xba0
  419d08:	bl	403840 <gettext@plt>
  419d0c:	ldr	x2, [sp, #256]
  419d10:	ldr	x1, [sp, #272]
  419d14:	bl	44dcd0 <warn@@Base>
  419d18:	mov	w0, #0x0                   	// #0
  419d1c:	b	41a180 <ferror@plt+0x168f0>
  419d20:	ldr	w0, [sp, #104]
  419d24:	cmp	w0, #0x0
  419d28:	b.ne	419d54 <ferror@plt+0x164c4>  // b.any
  419d2c:	ldr	w0, [sp, #340]
  419d30:	cmp	w0, #0x0
  419d34:	b.eq	419d54 <ferror@plt+0x164c4>  // b.none
  419d38:	ldr	x0, [sp, #352]
  419d3c:	ldr	x0, [x0, #8]
  419d40:	bl	410ed4 <ferror@plt+0xd644>
  419d44:	mov	x1, x0
  419d48:	adrp	x0, 458000 <warn@@Base+0xa330>
  419d4c:	add	x0, x0, #0xbf0
  419d50:	bl	403780 <printf@plt>
  419d54:	ldr	x0, [sp, #352]
  419d58:	ldr	x0, [x0, #8]
  419d5c:	cmp	x0, #0x2e
  419d60:	b.eq	419db0 <ferror@plt+0x16520>  // b.none
  419d64:	cmp	x0, #0x2e
  419d68:	b.hi	419d7c <ferror@plt+0x164ec>  // b.pmore
  419d6c:	cmp	x0, #0x3
  419d70:	b.eq	419db0 <ferror@plt+0x16520>  // b.none
  419d74:	cmp	x0, #0x11
  419d78:	b.eq	419d8c <ferror@plt+0x164fc>  // b.none
  419d7c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  419d80:	add	x0, x0, #0x558
  419d84:	str	wzr, [x0]
  419d88:	b	419dcc <ferror@plt+0x1653c>
  419d8c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  419d90:	add	x0, x0, #0x558
  419d94:	mov	w1, #0x1                   	// #1
  419d98:	str	w1, [x0]
  419d9c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  419da0:	add	x0, x0, #0x578
  419da4:	ldr	w1, [sp, #104]
  419da8:	str	w1, [x0]
  419dac:	b	419dcc <ferror@plt+0x1653c>
  419db0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  419db4:	add	x0, x0, #0x558
  419db8:	str	wzr, [x0]
  419dbc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  419dc0:	add	x0, x0, #0x554
  419dc4:	str	wzr, [x0]
  419dc8:	nop
  419dcc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  419dd0:	add	x0, x0, #0x568
  419dd4:	ldr	x0, [x0]
  419dd8:	cmp	x0, #0x0
  419ddc:	b.eq	419e28 <ferror@plt+0x16598>  // b.none
  419de0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  419de4:	add	x0, x0, #0x560
  419de8:	ldr	w0, [x0]
  419dec:	ldr	w1, [sp, #476]
  419df0:	cmp	w1, w0
  419df4:	b.cs	419e28 <ferror@plt+0x16598>  // b.hs, b.nlast
  419df8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  419dfc:	add	x0, x0, #0x568
  419e00:	ldr	x2, [x0]
  419e04:	ldr	w1, [sp, #476]
  419e08:	mov	x0, x1
  419e0c:	lsl	x0, x0, #1
  419e10:	add	x0, x0, x1
  419e14:	lsl	x0, x0, #2
  419e18:	add	x0, x0, x1
  419e1c:	lsl	x0, x0, #3
  419e20:	add	x0, x2, x0
  419e24:	b	419e2c <ferror@plt+0x1659c>
  419e28:	mov	x0, #0x0                   	// #0
  419e2c:	str	x0, [sp, #248]
  419e30:	ldr	x0, [sp, #248]
  419e34:	cmp	x0, #0x0
  419e38:	b.eq	419e74 <ferror@plt+0x165e4>  // b.none
  419e3c:	ldr	x0, [sp, #248]
  419e40:	ldr	w1, [x0, #72]
  419e44:	ldr	x0, [sp, #248]
  419e48:	ldr	w0, [x0, #80]
  419e4c:	cmp	w1, w0
  419e50:	b.eq	419e74 <ferror@plt+0x165e4>  // b.none
  419e54:	adrp	x0, 460000 <warn@@Base+0x12330>
  419e58:	add	x3, x0, #0xe58
  419e5c:	mov	w2, #0xdad                 	// #3501
  419e60:	adrp	x0, 457000 <warn@@Base+0x9330>
  419e64:	add	x1, x0, #0x498
  419e68:	adrp	x0, 458000 <warn@@Base+0xa330>
  419e6c:	add	x0, x0, #0xbf8
  419e70:	bl	4037a0 <__assert_fail@plt>
  419e74:	ldr	x0, [sp, #352]
  419e78:	ldr	x0, [x0, #24]
  419e7c:	str	x0, [sp, #344]
  419e80:	b	419f68 <ferror@plt+0x166d8>
  419e84:	ldr	w0, [sp, #104]
  419e88:	cmp	w0, #0x0
  419e8c:	b.ne	419eb8 <ferror@plt+0x16628>  // b.any
  419e90:	ldr	w0, [sp, #340]
  419e94:	cmp	w0, #0x0
  419e98:	b.eq	419eb8 <ferror@plt+0x16628>  // b.none
  419e9c:	ldr	x1, [sp, #440]
  419ea0:	ldr	x0, [sp, #480]
  419ea4:	sub	x0, x1, x0
  419ea8:	mov	x1, x0
  419eac:	adrp	x0, 458000 <warn@@Base+0xa330>
  419eb0:	add	x0, x0, #0xc48
  419eb4:	bl	403780 <printf@plt>
  419eb8:	ldr	x0, [sp, #344]
  419ebc:	ldr	x8, [x0]
  419ec0:	ldr	x0, [sp, #344]
  419ec4:	ldr	x9, [x0, #8]
  419ec8:	ldr	x0, [sp, #344]
  419ecc:	ldr	x10, [x0, #16]
  419ed0:	ldrb	w0, [sp, #152]
  419ed4:	and	x3, x0, #0xff
  419ed8:	ldr	w1, [sp, #424]
  419edc:	ldrh	w0, [sp, #136]
  419ee0:	mov	w4, w0
  419ee4:	ldr	w0, [sp, #104]
  419ee8:	cmp	w0, #0x0
  419eec:	b.ne	419efc <ferror@plt+0x1666c>  // b.any
  419ef0:	ldr	w0, [sp, #340]
  419ef4:	cmp	w0, #0x0
  419ef8:	b.ne	419f04 <ferror@plt+0x16674>  // b.any
  419efc:	mov	w0, #0x1                   	// #1
  419f00:	b	419f08 <ferror@plt+0x16678>
  419f04:	mov	w0, #0x0                   	// #0
  419f08:	ldr	w2, [sp, #436]
  419f0c:	str	w2, [sp, #48]
  419f10:	ldr	x2, [sp, #304]
  419f14:	str	x2, [sp, #40]
  419f18:	ldr	x2, [sp, #120]
  419f1c:	str	x2, [sp, #32]
  419f20:	str	w0, [sp, #24]
  419f24:	ldr	x0, [sp, #248]
  419f28:	str	x0, [sp, #16]
  419f2c:	str	w4, [sp, #8]
  419f30:	str	x1, [sp]
  419f34:	mov	x7, x3
  419f38:	ldr	x6, [sp, #312]
  419f3c:	ldr	x5, [sp, #320]
  419f40:	ldr	x4, [sp, #440]
  419f44:	ldr	x3, [sp, #480]
  419f48:	mov	x2, x10
  419f4c:	mov	x1, x9
  419f50:	mov	x0, x8
  419f54:	bl	417f64 <ferror@plt+0x146d4>
  419f58:	str	x0, [sp, #440]
  419f5c:	ldr	x0, [sp, #344]
  419f60:	ldr	x0, [x0, #24]
  419f64:	str	x0, [sp, #344]
  419f68:	ldr	x0, [sp, #344]
  419f6c:	cmp	x0, #0x0
  419f70:	b.eq	419f84 <ferror@plt+0x166f4>  // b.none
  419f74:	ldr	x0, [sp, #344]
  419f78:	ldr	x0, [x0]
  419f7c:	cmp	x0, #0x0
  419f80:	b.ne	419e84 <ferror@plt+0x165f4>  // b.any
  419f84:	ldr	x0, [sp, #248]
  419f88:	cmp	x0, #0x0
  419f8c:	b.eq	41a080 <ferror@plt+0x167f0>  // b.none
  419f90:	ldr	x0, [sp, #248]
  419f94:	ldr	w1, [x0, #72]
  419f98:	ldr	x0, [sp, #248]
  419f9c:	ldr	w0, [x0, #80]
  419fa0:	sub	w0, w1, w0
  419fa4:	cmn	w0, #0x1
  419fa8:	b.eq	41a02c <ferror@plt+0x1679c>  // b.none
  419fac:	cmp	w0, #0x0
  419fb0:	b.eq	41a074 <ferror@plt+0x167e4>  // b.none
  419fb4:	cmp	w0, #0x1
  419fb8:	b.ne	41a054 <ferror@plt+0x167c4>  // b.any
  419fbc:	ldr	x0, [sp, #248]
  419fc0:	ldr	x1, [x0, #56]
  419fc4:	ldr	x0, [sp, #248]
  419fc8:	ldr	w0, [x0, #80]
  419fcc:	mov	w0, w0
  419fd0:	lsl	x0, x0, #3
  419fd4:	add	x0, x1, x0
  419fd8:	mov	x1, #0xffffffffffffffff    	// #-1
  419fdc:	str	x1, [x0]
  419fe0:	ldr	x0, [sp, #248]
  419fe4:	ldr	w0, [x0, #80]
  419fe8:	add	w1, w0, #0x1
  419fec:	ldr	x0, [sp, #248]
  419ff0:	str	w1, [x0, #80]
  419ff4:	ldr	x0, [sp, #248]
  419ff8:	ldr	w1, [x0, #80]
  419ffc:	ldr	x0, [sp, #248]
  41a000:	ldr	w0, [x0, #72]
  41a004:	cmp	w1, w0
  41a008:	b.eq	41a07c <ferror@plt+0x167ec>  // b.none
  41a00c:	adrp	x0, 460000 <warn@@Base+0x12330>
  41a010:	add	x3, x0, #0xe58
  41a014:	mov	w2, #0xdd2                 	// #3538
  41a018:	adrp	x0, 457000 <warn@@Base+0x9330>
  41a01c:	add	x1, x0, #0x498
  41a020:	adrp	x0, 458000 <warn@@Base+0xa330>
  41a024:	add	x0, x0, #0xc58
  41a028:	bl	4037a0 <__assert_fail@plt>
  41a02c:	adrp	x0, 458000 <warn@@Base+0xa330>
  41a030:	add	x0, x0, #0xc98
  41a034:	bl	403840 <gettext@plt>
  41a038:	bl	44dcd0 <warn@@Base>
  41a03c:	ldr	x0, [sp, #248]
  41a040:	ldr	w0, [x0, #80]
  41a044:	sub	w1, w0, #0x1
  41a048:	ldr	x0, [sp, #248]
  41a04c:	str	w1, [x0, #80]
  41a050:	b	41a080 <ferror@plt+0x167f0>
  41a054:	adrp	x0, 460000 <warn@@Base+0x12330>
  41a058:	add	x3, x0, #0xe58
  41a05c:	mov	w2, #0xddf                 	// #3551
  41a060:	adrp	x0, 457000 <warn@@Base+0x9330>
  41a064:	add	x1, x0, #0x498
  41a068:	adrp	x0, 458000 <warn@@Base+0xa330>
  41a06c:	add	x0, x0, #0xcc0
  41a070:	bl	4037a0 <__assert_fail@plt>
  41a074:	nop
  41a078:	b	41a080 <ferror@plt+0x167f0>
  41a07c:	nop
  41a080:	ldr	x0, [sp, #352]
  41a084:	ldr	w0, [x0, #16]
  41a088:	cmp	w0, #0x0
  41a08c:	b.eq	41a09c <ferror@plt+0x1680c>  // b.none
  41a090:	ldr	w0, [sp, #436]
  41a094:	add	w0, w0, #0x1
  41a098:	str	w0, [sp, #436]
  41a09c:	ldr	x1, [sp, #440]
  41a0a0:	ldr	x0, [sp, #488]
  41a0a4:	cmp	x1, x0
  41a0a8:	b.cc	419940 <ferror@plt+0x160b0>  // b.lo, b.ul, b.last
  41a0ac:	b	41a0b4 <ferror@plt+0x16824>
  41a0b0:	nop
  41a0b4:	ldr	w0, [sp, #476]
  41a0b8:	add	w0, w0, #0x1
  41a0bc:	str	w0, [sp, #476]
  41a0c0:	ldr	x1, [sp, #488]
  41a0c4:	ldr	x0, [sp, #320]
  41a0c8:	cmp	x1, x0
  41a0cc:	b.cc	418818 <ferror@plt+0x14f88>  // b.lo, b.ul, b.last
  41a0d0:	ldr	w0, [sp, #104]
  41a0d4:	cmp	w0, #0x0
  41a0d8:	b.ne	41a104 <ferror@plt+0x16874>  // b.any
  41a0dc:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41a0e0:	add	x0, x0, #0x2a4
  41a0e4:	ldr	w0, [x0]
  41a0e8:	cmp	w0, #0x0
  41a0ec:	b.ne	41a104 <ferror@plt+0x16874>  // b.any
  41a0f0:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41a0f4:	add	x0, x0, #0x2c8
  41a0f8:	ldr	w0, [x0]
  41a0fc:	cmp	w0, #0x0
  41a100:	b.eq	41a168 <ferror@plt+0x168d8>  // b.none
  41a104:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41a108:	add	x0, x0, #0x55c
  41a10c:	ldr	w0, [x0]
  41a110:	cmp	w0, #0x0
  41a114:	b.ne	41a168 <ferror@plt+0x168d8>  // b.any
  41a118:	ldr	w0, [sp, #100]
  41a11c:	cmp	w0, #0x0
  41a120:	b.ne	41a168 <ferror@plt+0x168d8>  // b.any
  41a124:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41a128:	add	x0, x0, #0x560
  41a12c:	ldr	w0, [x0]
  41a130:	ldr	w1, [sp, #472]
  41a134:	cmp	w1, w0
  41a138:	b.ls	41a158 <ferror@plt+0x168c8>  // b.plast
  41a13c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41a140:	add	x0, x0, #0x560
  41a144:	ldr	w1, [x0]
  41a148:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41a14c:	add	x0, x0, #0x55c
  41a150:	str	w1, [x0]
  41a154:	b	41a168 <ferror@plt+0x168d8>
  41a158:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41a15c:	add	x0, x0, #0x55c
  41a160:	ldr	w1, [sp, #472]
  41a164:	str	w1, [x0]
  41a168:	ldr	w0, [sp, #104]
  41a16c:	cmp	w0, #0x0
  41a170:	b.ne	41a17c <ferror@plt+0x168ec>  // b.any
  41a174:	mov	w0, #0xa                   	// #10
  41a178:	bl	4037e0 <putchar@plt>
  41a17c:	mov	w0, #0x1                   	// #1
  41a180:	ldp	x19, x20, [sp, #80]
  41a184:	ldp	x29, x30, [sp, #64]
  41a188:	add	sp, sp, #0x1f0
  41a18c:	ret
  41a190:	stp	x29, x30, [sp, #-32]!
  41a194:	mov	x29, sp
  41a198:	str	x0, [sp, #24]
  41a19c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41a1a0:	add	x0, x0, #0x55c
  41a1a4:	ldr	w0, [x0]
  41a1a8:	cmn	w0, #0x1
  41a1ac:	b.ne	41a1b8 <ferror@plt+0x16928>  // b.any
  41a1b0:	mov	w0, #0x0                   	// #0
  41a1b4:	b	41a288 <ferror@plt+0x169f8>
  41a1b8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41a1bc:	add	x0, x0, #0x55c
  41a1c0:	ldr	w0, [x0]
  41a1c4:	cmp	w0, #0x0
  41a1c8:	b.eq	41a1dc <ferror@plt+0x1694c>  // b.none
  41a1cc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41a1d0:	add	x0, x0, #0x55c
  41a1d4:	ldr	w0, [x0]
  41a1d8:	b	41a288 <ferror@plt+0x169f8>
  41a1dc:	ldr	x0, [sp, #24]
  41a1e0:	bl	433298 <ferror@plt+0x2fa08>
  41a1e4:	ldr	x1, [sp, #24]
  41a1e8:	mov	w0, #0x3                   	// #3
  41a1ec:	bl	418040 <ferror@plt+0x147b0>
  41a1f0:	cmp	w0, #0x0
  41a1f4:	b.eq	41a22c <ferror@plt+0x1699c>  // b.none
  41a1f8:	mov	w4, #0x0                   	// #0
  41a1fc:	mov	w3, #0x1                   	// #1
  41a200:	mov	w2, #0x0                   	// #0
  41a204:	ldr	x1, [sp, #24]
  41a208:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  41a20c:	add	x0, x0, #0xd40
  41a210:	bl	4182c4 <ferror@plt+0x14a34>
  41a214:	cmp	w0, #0x0
  41a218:	b.eq	41a22c <ferror@plt+0x1699c>  // b.none
  41a21c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41a220:	add	x0, x0, #0x55c
  41a224:	ldr	w0, [x0]
  41a228:	b	41a288 <ferror@plt+0x169f8>
  41a22c:	ldr	x1, [sp, #24]
  41a230:	mov	w0, #0x1b                  	// #27
  41a234:	bl	418040 <ferror@plt+0x147b0>
  41a238:	cmp	w0, #0x0
  41a23c:	b.eq	41a274 <ferror@plt+0x169e4>  // b.none
  41a240:	mov	w4, #0x0                   	// #0
  41a244:	mov	w3, #0x1                   	// #1
  41a248:	mov	w2, #0x1c                  	// #28
  41a24c:	ldr	x1, [sp, #24]
  41a250:	adrp	x0, 480000 <_sch_istable+0x1478>
  41a254:	add	x0, x0, #0x7c0
  41a258:	bl	4182c4 <ferror@plt+0x14a34>
  41a25c:	cmp	w0, #0x0
  41a260:	b.eq	41a274 <ferror@plt+0x169e4>  // b.none
  41a264:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41a268:	add	x0, x0, #0x55c
  41a26c:	ldr	w0, [x0]
  41a270:	b	41a288 <ferror@plt+0x169f8>
  41a274:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41a278:	add	x0, x0, #0x55c
  41a27c:	mov	w1, #0xffffffff            	// #-1
  41a280:	str	w1, [x0]
  41a284:	mov	w0, #0x0                   	// #0
  41a288:	ldp	x29, x30, [sp], #32
  41a28c:	ret
  41a290:	stp	x29, x30, [sp, #-160]!
  41a294:	mov	x29, sp
  41a298:	str	x19, [sp, #16]
  41a29c:	str	x0, [sp, #72]
  41a2a0:	str	x1, [sp, #64]
  41a2a4:	str	x2, [sp, #56]
  41a2a8:	str	x3, [sp, #48]
  41a2ac:	str	x4, [sp, #40]
  41a2b0:	ldr	x0, [sp, #64]
  41a2b4:	str	x0, [sp, #152]
  41a2b8:	mov	w0, #0x4                   	// #4
  41a2bc:	str	w0, [sp, #140]
  41a2c0:	ldr	w0, [sp, #140]
  41a2c4:	cmp	w0, #0x8
  41a2c8:	b.ls	41a2fc <ferror@plt+0x16a6c>  // b.plast
  41a2cc:	ldr	w0, [sp, #140]
  41a2d0:	mov	x2, x0
  41a2d4:	adrp	x0, 455000 <warn@@Base+0x7330>
  41a2d8:	add	x1, x0, #0xec0
  41a2dc:	adrp	x0, 455000 <warn@@Base+0x7330>
  41a2e0:	add	x0, x0, #0xf10
  41a2e4:	bl	402f90 <ngettext@plt>
  41a2e8:	mov	w2, #0x8                   	// #8
  41a2ec:	ldr	w1, [sp, #140]
  41a2f0:	bl	44dbd0 <error@@Base>
  41a2f4:	mov	w0, #0x8                   	// #8
  41a2f8:	str	w0, [sp, #140]
  41a2fc:	ldr	w0, [sp, #140]
  41a300:	ldr	x1, [sp, #152]
  41a304:	add	x0, x1, x0
  41a308:	ldr	x1, [sp, #56]
  41a30c:	cmp	x1, x0
  41a310:	b.hi	41a33c <ferror@plt+0x16aac>  // b.pmore
  41a314:	ldr	x1, [sp, #152]
  41a318:	ldr	x0, [sp, #56]
  41a31c:	cmp	x1, x0
  41a320:	b.cs	41a338 <ferror@plt+0x16aa8>  // b.hs, b.nlast
  41a324:	ldr	x1, [sp, #56]
  41a328:	ldr	x0, [sp, #152]
  41a32c:	sub	x0, x1, x0
  41a330:	str	w0, [sp, #140]
  41a334:	b	41a33c <ferror@plt+0x16aac>
  41a338:	str	wzr, [sp, #140]
  41a33c:	ldr	w0, [sp, #140]
  41a340:	cmp	w0, #0x0
  41a344:	b.eq	41a354 <ferror@plt+0x16ac4>  // b.none
  41a348:	ldr	w0, [sp, #140]
  41a34c:	cmp	w0, #0x8
  41a350:	b.ls	41a360 <ferror@plt+0x16ad0>  // b.plast
  41a354:	ldr	x0, [sp, #48]
  41a358:	str	xzr, [x0]
  41a35c:	b	41a388 <ferror@plt+0x16af8>
  41a360:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41a364:	add	x0, x0, #0x2f8
  41a368:	ldr	x2, [x0]
  41a36c:	ldr	w0, [sp, #140]
  41a370:	mov	w1, w0
  41a374:	ldr	x0, [sp, #152]
  41a378:	blr	x2
  41a37c:	mov	x1, x0
  41a380:	ldr	x0, [sp, #48]
  41a384:	str	x1, [x0]
  41a388:	ldr	x0, [sp, #152]
  41a38c:	add	x0, x0, #0x4
  41a390:	str	x0, [sp, #152]
  41a394:	ldr	x0, [sp, #48]
  41a398:	ldr	x1, [x0]
  41a39c:	mov	x0, #0xffffffff            	// #4294967295
  41a3a0:	cmp	x1, x0
  41a3a4:	b.ne	41a49c <ferror@plt+0x16c0c>  // b.any
  41a3a8:	mov	w0, #0x8                   	// #8
  41a3ac:	str	w0, [sp, #136]
  41a3b0:	ldr	w0, [sp, #136]
  41a3b4:	cmp	w0, #0x8
  41a3b8:	b.ls	41a3ec <ferror@plt+0x16b5c>  // b.plast
  41a3bc:	ldr	w0, [sp, #136]
  41a3c0:	mov	x2, x0
  41a3c4:	adrp	x0, 455000 <warn@@Base+0x7330>
  41a3c8:	add	x1, x0, #0xec0
  41a3cc:	adrp	x0, 455000 <warn@@Base+0x7330>
  41a3d0:	add	x0, x0, #0xf10
  41a3d4:	bl	402f90 <ngettext@plt>
  41a3d8:	mov	w2, #0x8                   	// #8
  41a3dc:	ldr	w1, [sp, #136]
  41a3e0:	bl	44dbd0 <error@@Base>
  41a3e4:	mov	w0, #0x8                   	// #8
  41a3e8:	str	w0, [sp, #136]
  41a3ec:	ldr	w0, [sp, #136]
  41a3f0:	ldr	x1, [sp, #152]
  41a3f4:	add	x0, x1, x0
  41a3f8:	ldr	x1, [sp, #56]
  41a3fc:	cmp	x1, x0
  41a400:	b.hi	41a42c <ferror@plt+0x16b9c>  // b.pmore
  41a404:	ldr	x1, [sp, #152]
  41a408:	ldr	x0, [sp, #56]
  41a40c:	cmp	x1, x0
  41a410:	b.cs	41a428 <ferror@plt+0x16b98>  // b.hs, b.nlast
  41a414:	ldr	x1, [sp, #56]
  41a418:	ldr	x0, [sp, #152]
  41a41c:	sub	x0, x1, x0
  41a420:	str	w0, [sp, #136]
  41a424:	b	41a42c <ferror@plt+0x16b9c>
  41a428:	str	wzr, [sp, #136]
  41a42c:	ldr	w0, [sp, #136]
  41a430:	cmp	w0, #0x0
  41a434:	b.eq	41a444 <ferror@plt+0x16bb4>  // b.none
  41a438:	ldr	w0, [sp, #136]
  41a43c:	cmp	w0, #0x8
  41a440:	b.ls	41a450 <ferror@plt+0x16bc0>  // b.plast
  41a444:	ldr	x0, [sp, #48]
  41a448:	str	xzr, [x0]
  41a44c:	b	41a478 <ferror@plt+0x16be8>
  41a450:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41a454:	add	x0, x0, #0x2f8
  41a458:	ldr	x2, [x0]
  41a45c:	ldr	w0, [sp, #136]
  41a460:	mov	w1, w0
  41a464:	ldr	x0, [sp, #152]
  41a468:	blr	x2
  41a46c:	mov	x1, x0
  41a470:	ldr	x0, [sp, #48]
  41a474:	str	x1, [x0]
  41a478:	ldr	x0, [sp, #152]
  41a47c:	add	x0, x0, #0x8
  41a480:	str	x0, [sp, #152]
  41a484:	ldr	x0, [sp, #48]
  41a488:	mov	w1, #0x8                   	// #8
  41a48c:	str	w1, [x0, #36]
  41a490:	mov	w0, #0xc                   	// #12
  41a494:	str	w0, [sp, #148]
  41a498:	b	41a4b0 <ferror@plt+0x16c20>
  41a49c:	ldr	x0, [sp, #48]
  41a4a0:	mov	w1, #0x4                   	// #4
  41a4a4:	str	w1, [x0, #36]
  41a4a8:	mov	w0, #0x4                   	// #4
  41a4ac:	str	w0, [sp, #148]
  41a4b0:	ldr	x0, [sp, #48]
  41a4b4:	ldr	x1, [x0]
  41a4b8:	ldr	w0, [sp, #148]
  41a4bc:	add	x1, x1, x0
  41a4c0:	ldr	x0, [sp, #72]
  41a4c4:	ldr	x0, [x0, #48]
  41a4c8:	cmp	x1, x0
  41a4cc:	b.ls	41a554 <ferror@plt+0x16cc4>  // b.plast
  41a4d0:	ldr	x0, [sp, #72]
  41a4d4:	ldr	x0, [x0, #32]
  41a4d8:	ldr	x1, [sp, #152]
  41a4dc:	sub	x1, x1, x0
  41a4e0:	ldr	x0, [sp, #48]
  41a4e4:	ldr	w0, [x0, #36]
  41a4e8:	mov	w0, w0
  41a4ec:	sub	x0, x1, x0
  41a4f0:	mov	x1, x0
  41a4f4:	ldr	x0, [sp, #72]
  41a4f8:	bl	40aea8 <ferror@plt+0x7618>
  41a4fc:	cmp	w0, #0x0
  41a500:	b.eq	41a528 <ferror@plt+0x16c98>  // b.none
  41a504:	ldr	x1, [sp, #56]
  41a508:	ldr	x0, [sp, #64]
  41a50c:	sub	x1, x1, x0
  41a510:	ldr	w0, [sp, #148]
  41a514:	sub	x0, x1, x0
  41a518:	mov	x1, x0
  41a51c:	ldr	x0, [sp, #48]
  41a520:	str	x1, [x0]
  41a524:	b	41a554 <ferror@plt+0x16cc4>
  41a528:	adrp	x0, 458000 <warn@@Base+0xa330>
  41a52c:	add	x0, x0, #0xcc8
  41a530:	bl	403840 <gettext@plt>
  41a534:	mov	x2, x0
  41a538:	ldr	x0, [sp, #48]
  41a53c:	ldr	x0, [x0]
  41a540:	mov	x1, x0
  41a544:	mov	x0, x2
  41a548:	bl	44dcd0 <warn@@Base>
  41a54c:	mov	x0, #0x0                   	// #0
  41a550:	b	41aefc <ferror@plt+0x1766c>
  41a554:	mov	w0, #0x2                   	// #2
  41a558:	str	w0, [sp, #132]
  41a55c:	ldr	w0, [sp, #132]
  41a560:	cmp	w0, #0x2
  41a564:	b.ls	41a598 <ferror@plt+0x16d08>  // b.plast
  41a568:	ldr	w0, [sp, #132]
  41a56c:	mov	x2, x0
  41a570:	adrp	x0, 455000 <warn@@Base+0x7330>
  41a574:	add	x1, x0, #0xec0
  41a578:	adrp	x0, 455000 <warn@@Base+0x7330>
  41a57c:	add	x0, x0, #0xf10
  41a580:	bl	402f90 <ngettext@plt>
  41a584:	mov	w2, #0x2                   	// #2
  41a588:	ldr	w1, [sp, #132]
  41a58c:	bl	44dbd0 <error@@Base>
  41a590:	mov	w0, #0x2                   	// #2
  41a594:	str	w0, [sp, #132]
  41a598:	ldr	w0, [sp, #132]
  41a59c:	ldr	x1, [sp, #152]
  41a5a0:	add	x0, x1, x0
  41a5a4:	ldr	x1, [sp, #56]
  41a5a8:	cmp	x1, x0
  41a5ac:	b.hi	41a5d8 <ferror@plt+0x16d48>  // b.pmore
  41a5b0:	ldr	x1, [sp, #152]
  41a5b4:	ldr	x0, [sp, #56]
  41a5b8:	cmp	x1, x0
  41a5bc:	b.cs	41a5d4 <ferror@plt+0x16d44>  // b.hs, b.nlast
  41a5c0:	ldr	x1, [sp, #56]
  41a5c4:	ldr	x0, [sp, #152]
  41a5c8:	sub	x0, x1, x0
  41a5cc:	str	w0, [sp, #132]
  41a5d0:	b	41a5d8 <ferror@plt+0x16d48>
  41a5d4:	str	wzr, [sp, #132]
  41a5d8:	ldr	w0, [sp, #132]
  41a5dc:	cmp	w0, #0x0
  41a5e0:	b.eq	41a5f0 <ferror@plt+0x16d60>  // b.none
  41a5e4:	ldr	w0, [sp, #132]
  41a5e8:	cmp	w0, #0x8
  41a5ec:	b.ls	41a5fc <ferror@plt+0x16d6c>  // b.plast
  41a5f0:	ldr	x0, [sp, #48]
  41a5f4:	strh	wzr, [x0, #8]
  41a5f8:	b	41a624 <ferror@plt+0x16d94>
  41a5fc:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41a600:	add	x0, x0, #0x2f8
  41a604:	ldr	x2, [x0]
  41a608:	ldr	w0, [sp, #132]
  41a60c:	mov	w1, w0
  41a610:	ldr	x0, [sp, #152]
  41a614:	blr	x2
  41a618:	and	w1, w0, #0xffff
  41a61c:	ldr	x0, [sp, #48]
  41a620:	strh	w1, [x0, #8]
  41a624:	ldr	x0, [sp, #152]
  41a628:	add	x0, x0, #0x2
  41a62c:	str	x0, [sp, #152]
  41a630:	ldr	x0, [sp, #48]
  41a634:	ldrh	w0, [x0, #8]
  41a638:	cmp	w0, #0x2
  41a63c:	b.eq	41a688 <ferror@plt+0x16df8>  // b.none
  41a640:	ldr	x0, [sp, #48]
  41a644:	ldrh	w0, [x0, #8]
  41a648:	cmp	w0, #0x3
  41a64c:	b.eq	41a688 <ferror@plt+0x16df8>  // b.none
  41a650:	ldr	x0, [sp, #48]
  41a654:	ldrh	w0, [x0, #8]
  41a658:	cmp	w0, #0x4
  41a65c:	b.eq	41a688 <ferror@plt+0x16df8>  // b.none
  41a660:	ldr	x0, [sp, #48]
  41a664:	ldrh	w0, [x0, #8]
  41a668:	cmp	w0, #0x5
  41a66c:	b.eq	41a688 <ferror@plt+0x16df8>  // b.none
  41a670:	adrp	x0, 458000 <warn@@Base+0xa330>
  41a674:	add	x0, x0, #0xd20
  41a678:	bl	403840 <gettext@plt>
  41a67c:	bl	44dcd0 <warn@@Base>
  41a680:	mov	x0, #0x0                   	// #0
  41a684:	b	41aefc <ferror@plt+0x1766c>
  41a688:	ldr	x0, [sp, #48]
  41a68c:	ldrh	w0, [x0, #8]
  41a690:	cmp	w0, #0x4
  41a694:	b.ls	41a878 <ferror@plt+0x16fe8>  // b.plast
  41a698:	mov	w0, #0x1                   	// #1
  41a69c:	str	w0, [sp, #128]
  41a6a0:	ldr	w0, [sp, #128]
  41a6a4:	cmp	w0, #0x1
  41a6a8:	b.ls	41a6dc <ferror@plt+0x16e4c>  // b.plast
  41a6ac:	ldr	w0, [sp, #128]
  41a6b0:	mov	x2, x0
  41a6b4:	adrp	x0, 455000 <warn@@Base+0x7330>
  41a6b8:	add	x1, x0, #0xec0
  41a6bc:	adrp	x0, 455000 <warn@@Base+0x7330>
  41a6c0:	add	x0, x0, #0xf10
  41a6c4:	bl	402f90 <ngettext@plt>
  41a6c8:	mov	w2, #0x1                   	// #1
  41a6cc:	ldr	w1, [sp, #128]
  41a6d0:	bl	44dbd0 <error@@Base>
  41a6d4:	mov	w0, #0x1                   	// #1
  41a6d8:	str	w0, [sp, #128]
  41a6dc:	ldr	w0, [sp, #128]
  41a6e0:	ldr	x1, [sp, #152]
  41a6e4:	add	x0, x1, x0
  41a6e8:	ldr	x1, [sp, #56]
  41a6ec:	cmp	x1, x0
  41a6f0:	b.hi	41a71c <ferror@plt+0x16e8c>  // b.pmore
  41a6f4:	ldr	x1, [sp, #152]
  41a6f8:	ldr	x0, [sp, #56]
  41a6fc:	cmp	x1, x0
  41a700:	b.cs	41a718 <ferror@plt+0x16e88>  // b.hs, b.nlast
  41a704:	ldr	x1, [sp, #56]
  41a708:	ldr	x0, [sp, #152]
  41a70c:	sub	x0, x1, x0
  41a710:	str	w0, [sp, #128]
  41a714:	b	41a71c <ferror@plt+0x16e8c>
  41a718:	str	wzr, [sp, #128]
  41a71c:	ldr	w0, [sp, #128]
  41a720:	cmp	w0, #0x0
  41a724:	b.eq	41a734 <ferror@plt+0x16ea4>  // b.none
  41a728:	ldr	w0, [sp, #128]
  41a72c:	cmp	w0, #0x8
  41a730:	b.ls	41a73c <ferror@plt+0x16eac>  // b.plast
  41a734:	strb	wzr, [sp, #95]
  41a738:	b	41a75c <ferror@plt+0x16ecc>
  41a73c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41a740:	add	x0, x0, #0x2f8
  41a744:	ldr	x2, [x0]
  41a748:	ldr	w0, [sp, #128]
  41a74c:	mov	w1, w0
  41a750:	ldr	x0, [sp, #152]
  41a754:	blr	x2
  41a758:	strb	w0, [sp, #95]
  41a75c:	ldr	x0, [sp, #152]
  41a760:	add	x0, x0, #0x1
  41a764:	str	x0, [sp, #152]
  41a768:	mov	w0, #0x1                   	// #1
  41a76c:	str	w0, [sp, #124]
  41a770:	ldr	w0, [sp, #124]
  41a774:	cmp	w0, #0x1
  41a778:	b.ls	41a7ac <ferror@plt+0x16f1c>  // b.plast
  41a77c:	ldr	w0, [sp, #124]
  41a780:	mov	x2, x0
  41a784:	adrp	x0, 455000 <warn@@Base+0x7330>
  41a788:	add	x1, x0, #0xec0
  41a78c:	adrp	x0, 455000 <warn@@Base+0x7330>
  41a790:	add	x0, x0, #0xf10
  41a794:	bl	402f90 <ngettext@plt>
  41a798:	mov	w2, #0x1                   	// #1
  41a79c:	ldr	w1, [sp, #124]
  41a7a0:	bl	44dbd0 <error@@Base>
  41a7a4:	mov	w0, #0x1                   	// #1
  41a7a8:	str	w0, [sp, #124]
  41a7ac:	ldr	w0, [sp, #124]
  41a7b0:	ldr	x1, [sp, #152]
  41a7b4:	add	x0, x1, x0
  41a7b8:	ldr	x1, [sp, #56]
  41a7bc:	cmp	x1, x0
  41a7c0:	b.hi	41a7ec <ferror@plt+0x16f5c>  // b.pmore
  41a7c4:	ldr	x1, [sp, #152]
  41a7c8:	ldr	x0, [sp, #56]
  41a7cc:	cmp	x1, x0
  41a7d0:	b.cs	41a7e8 <ferror@plt+0x16f58>  // b.hs, b.nlast
  41a7d4:	ldr	x1, [sp, #56]
  41a7d8:	ldr	x0, [sp, #152]
  41a7dc:	sub	x0, x1, x0
  41a7e0:	str	w0, [sp, #124]
  41a7e4:	b	41a7ec <ferror@plt+0x16f5c>
  41a7e8:	str	wzr, [sp, #124]
  41a7ec:	ldr	w0, [sp, #124]
  41a7f0:	cmp	w0, #0x0
  41a7f4:	b.eq	41a804 <ferror@plt+0x16f74>  // b.none
  41a7f8:	ldr	w0, [sp, #124]
  41a7fc:	cmp	w0, #0x8
  41a800:	b.ls	41a80c <ferror@plt+0x16f7c>  // b.plast
  41a804:	strb	wzr, [sp, #147]
  41a808:	b	41a82c <ferror@plt+0x16f9c>
  41a80c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41a810:	add	x0, x0, #0x2f8
  41a814:	ldr	x2, [x0]
  41a818:	ldr	w0, [sp, #124]
  41a81c:	mov	w1, w0
  41a820:	ldr	x0, [sp, #152]
  41a824:	blr	x2
  41a828:	strb	w0, [sp, #147]
  41a82c:	ldr	x0, [sp, #152]
  41a830:	add	x0, x0, #0x1
  41a834:	str	x0, [sp, #152]
  41a838:	ldrb	w0, [sp, #147]
  41a83c:	cmp	w0, #0x0
  41a840:	b.eq	41a878 <ferror@plt+0x16fe8>  // b.none
  41a844:	adrp	x0, 458000 <warn@@Base+0xa330>
  41a848:	add	x0, x0, #0xd68
  41a84c:	bl	403840 <gettext@plt>
  41a850:	mov	x3, x0
  41a854:	ldr	x0, [sp, #72]
  41a858:	ldr	x0, [x0, #16]
  41a85c:	ldrb	w1, [sp, #147]
  41a860:	mov	w2, w1
  41a864:	mov	x1, x0
  41a868:	mov	x0, x3
  41a86c:	bl	44dcd0 <warn@@Base>
  41a870:	mov	x0, #0x0                   	// #0
  41a874:	b	41aefc <ferror@plt+0x1766c>
  41a878:	ldr	x0, [sp, #48]
  41a87c:	ldr	w0, [x0, #36]
  41a880:	str	w0, [sp, #120]
  41a884:	ldr	w0, [sp, #120]
  41a888:	cmp	w0, #0x8
  41a88c:	b.ls	41a8c0 <ferror@plt+0x17030>  // b.plast
  41a890:	ldr	w0, [sp, #120]
  41a894:	mov	x2, x0
  41a898:	adrp	x0, 455000 <warn@@Base+0x7330>
  41a89c:	add	x1, x0, #0xec0
  41a8a0:	adrp	x0, 455000 <warn@@Base+0x7330>
  41a8a4:	add	x0, x0, #0xf10
  41a8a8:	bl	402f90 <ngettext@plt>
  41a8ac:	mov	w2, #0x8                   	// #8
  41a8b0:	ldr	w1, [sp, #120]
  41a8b4:	bl	44dbd0 <error@@Base>
  41a8b8:	mov	w0, #0x8                   	// #8
  41a8bc:	str	w0, [sp, #120]
  41a8c0:	ldr	w0, [sp, #120]
  41a8c4:	ldr	x1, [sp, #152]
  41a8c8:	add	x0, x1, x0
  41a8cc:	ldr	x1, [sp, #56]
  41a8d0:	cmp	x1, x0
  41a8d4:	b.hi	41a900 <ferror@plt+0x17070>  // b.pmore
  41a8d8:	ldr	x1, [sp, #152]
  41a8dc:	ldr	x0, [sp, #56]
  41a8e0:	cmp	x1, x0
  41a8e4:	b.cs	41a8fc <ferror@plt+0x1706c>  // b.hs, b.nlast
  41a8e8:	ldr	x1, [sp, #56]
  41a8ec:	ldr	x0, [sp, #152]
  41a8f0:	sub	x0, x1, x0
  41a8f4:	str	w0, [sp, #120]
  41a8f8:	b	41a900 <ferror@plt+0x17070>
  41a8fc:	str	wzr, [sp, #120]
  41a900:	ldr	w0, [sp, #120]
  41a904:	cmp	w0, #0x0
  41a908:	b.eq	41a918 <ferror@plt+0x17088>  // b.none
  41a90c:	ldr	w0, [sp, #120]
  41a910:	cmp	w0, #0x8
  41a914:	b.ls	41a924 <ferror@plt+0x17094>  // b.plast
  41a918:	ldr	x0, [sp, #48]
  41a91c:	str	xzr, [x0, #16]
  41a920:	b	41a94c <ferror@plt+0x170bc>
  41a924:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41a928:	add	x0, x0, #0x2f8
  41a92c:	ldr	x2, [x0]
  41a930:	ldr	w0, [sp, #120]
  41a934:	mov	w1, w0
  41a938:	ldr	x0, [sp, #152]
  41a93c:	blr	x2
  41a940:	mov	x1, x0
  41a944:	ldr	x0, [sp, #48]
  41a948:	str	x1, [x0, #16]
  41a94c:	ldr	x0, [sp, #48]
  41a950:	ldr	w0, [x0, #36]
  41a954:	mov	w0, w0
  41a958:	ldr	x1, [sp, #152]
  41a95c:	add	x0, x1, x0
  41a960:	str	x0, [sp, #152]
  41a964:	mov	w0, #0x1                   	// #1
  41a968:	str	w0, [sp, #116]
  41a96c:	ldr	w0, [sp, #116]
  41a970:	cmp	w0, #0x1
  41a974:	b.ls	41a9a8 <ferror@plt+0x17118>  // b.plast
  41a978:	ldr	w0, [sp, #116]
  41a97c:	mov	x2, x0
  41a980:	adrp	x0, 455000 <warn@@Base+0x7330>
  41a984:	add	x1, x0, #0xec0
  41a988:	adrp	x0, 455000 <warn@@Base+0x7330>
  41a98c:	add	x0, x0, #0xf10
  41a990:	bl	402f90 <ngettext@plt>
  41a994:	mov	w2, #0x1                   	// #1
  41a998:	ldr	w1, [sp, #116]
  41a99c:	bl	44dbd0 <error@@Base>
  41a9a0:	mov	w0, #0x1                   	// #1
  41a9a4:	str	w0, [sp, #116]
  41a9a8:	ldr	w0, [sp, #116]
  41a9ac:	ldr	x1, [sp, #152]
  41a9b0:	add	x0, x1, x0
  41a9b4:	ldr	x1, [sp, #56]
  41a9b8:	cmp	x1, x0
  41a9bc:	b.hi	41a9e8 <ferror@plt+0x17158>  // b.pmore
  41a9c0:	ldr	x1, [sp, #152]
  41a9c4:	ldr	x0, [sp, #56]
  41a9c8:	cmp	x1, x0
  41a9cc:	b.cs	41a9e4 <ferror@plt+0x17154>  // b.hs, b.nlast
  41a9d0:	ldr	x1, [sp, #56]
  41a9d4:	ldr	x0, [sp, #152]
  41a9d8:	sub	x0, x1, x0
  41a9dc:	str	w0, [sp, #116]
  41a9e0:	b	41a9e8 <ferror@plt+0x17158>
  41a9e4:	str	wzr, [sp, #116]
  41a9e8:	ldr	w0, [sp, #116]
  41a9ec:	cmp	w0, #0x0
  41a9f0:	b.eq	41aa00 <ferror@plt+0x17170>  // b.none
  41a9f4:	ldr	w0, [sp, #116]
  41a9f8:	cmp	w0, #0x8
  41a9fc:	b.ls	41aa0c <ferror@plt+0x1717c>  // b.plast
  41aa00:	ldr	x0, [sp, #48]
  41aa04:	strb	wzr, [x0, #24]
  41aa08:	b	41aa34 <ferror@plt+0x171a4>
  41aa0c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41aa10:	add	x0, x0, #0x2f8
  41aa14:	ldr	x2, [x0]
  41aa18:	ldr	w0, [sp, #116]
  41aa1c:	mov	w1, w0
  41aa20:	ldr	x0, [sp, #152]
  41aa24:	blr	x2
  41aa28:	and	w1, w0, #0xff
  41aa2c:	ldr	x0, [sp, #48]
  41aa30:	strb	w1, [x0, #24]
  41aa34:	ldr	x0, [sp, #152]
  41aa38:	add	x0, x0, #0x1
  41aa3c:	str	x0, [sp, #152]
  41aa40:	ldr	x0, [sp, #48]
  41aa44:	ldrh	w0, [x0, #8]
  41aa48:	cmp	w0, #0x3
  41aa4c:	b.ls	41ab54 <ferror@plt+0x172c4>  // b.plast
  41aa50:	mov	w0, #0x1                   	// #1
  41aa54:	str	w0, [sp, #112]
  41aa58:	ldr	w0, [sp, #112]
  41aa5c:	cmp	w0, #0x1
  41aa60:	b.ls	41aa94 <ferror@plt+0x17204>  // b.plast
  41aa64:	ldr	w0, [sp, #112]
  41aa68:	mov	x2, x0
  41aa6c:	adrp	x0, 455000 <warn@@Base+0x7330>
  41aa70:	add	x1, x0, #0xec0
  41aa74:	adrp	x0, 455000 <warn@@Base+0x7330>
  41aa78:	add	x0, x0, #0xf10
  41aa7c:	bl	402f90 <ngettext@plt>
  41aa80:	mov	w2, #0x1                   	// #1
  41aa84:	ldr	w1, [sp, #112]
  41aa88:	bl	44dbd0 <error@@Base>
  41aa8c:	mov	w0, #0x1                   	// #1
  41aa90:	str	w0, [sp, #112]
  41aa94:	ldr	w0, [sp, #112]
  41aa98:	ldr	x1, [sp, #152]
  41aa9c:	add	x0, x1, x0
  41aaa0:	ldr	x1, [sp, #56]
  41aaa4:	cmp	x1, x0
  41aaa8:	b.hi	41aad4 <ferror@plt+0x17244>  // b.pmore
  41aaac:	ldr	x1, [sp, #152]
  41aab0:	ldr	x0, [sp, #56]
  41aab4:	cmp	x1, x0
  41aab8:	b.cs	41aad0 <ferror@plt+0x17240>  // b.hs, b.nlast
  41aabc:	ldr	x1, [sp, #56]
  41aac0:	ldr	x0, [sp, #152]
  41aac4:	sub	x0, x1, x0
  41aac8:	str	w0, [sp, #112]
  41aacc:	b	41aad4 <ferror@plt+0x17244>
  41aad0:	str	wzr, [sp, #112]
  41aad4:	ldr	w0, [sp, #112]
  41aad8:	cmp	w0, #0x0
  41aadc:	b.eq	41aaec <ferror@plt+0x1725c>  // b.none
  41aae0:	ldr	w0, [sp, #112]
  41aae4:	cmp	w0, #0x8
  41aae8:	b.ls	41aaf8 <ferror@plt+0x17268>  // b.plast
  41aaec:	ldr	x0, [sp, #48]
  41aaf0:	strb	wzr, [x0, #25]
  41aaf4:	b	41ab20 <ferror@plt+0x17290>
  41aaf8:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41aafc:	add	x0, x0, #0x2f8
  41ab00:	ldr	x2, [x0]
  41ab04:	ldr	w0, [sp, #112]
  41ab08:	mov	w1, w0
  41ab0c:	ldr	x0, [sp, #152]
  41ab10:	blr	x2
  41ab14:	and	w1, w0, #0xff
  41ab18:	ldr	x0, [sp, #48]
  41ab1c:	strb	w1, [x0, #25]
  41ab20:	ldr	x0, [sp, #152]
  41ab24:	add	x0, x0, #0x1
  41ab28:	str	x0, [sp, #152]
  41ab2c:	ldr	x0, [sp, #48]
  41ab30:	ldrb	w0, [x0, #25]
  41ab34:	cmp	w0, #0x0
  41ab38:	b.ne	41ab60 <ferror@plt+0x172d0>  // b.any
  41ab3c:	adrp	x0, 458000 <warn@@Base+0xa330>
  41ab40:	add	x0, x0, #0xda8
  41ab44:	bl	403840 <gettext@plt>
  41ab48:	bl	44dcd0 <warn@@Base>
  41ab4c:	mov	x0, #0x0                   	// #0
  41ab50:	b	41aefc <ferror@plt+0x1766c>
  41ab54:	ldr	x0, [sp, #48]
  41ab58:	mov	w1, #0x1                   	// #1
  41ab5c:	strb	w1, [x0, #25]
  41ab60:	mov	w0, #0x1                   	// #1
  41ab64:	str	w0, [sp, #108]
  41ab68:	ldr	w0, [sp, #108]
  41ab6c:	cmp	w0, #0x1
  41ab70:	b.ls	41aba4 <ferror@plt+0x17314>  // b.plast
  41ab74:	ldr	w0, [sp, #108]
  41ab78:	mov	x2, x0
  41ab7c:	adrp	x0, 455000 <warn@@Base+0x7330>
  41ab80:	add	x1, x0, #0xec0
  41ab84:	adrp	x0, 455000 <warn@@Base+0x7330>
  41ab88:	add	x0, x0, #0xf10
  41ab8c:	bl	402f90 <ngettext@plt>
  41ab90:	mov	w2, #0x1                   	// #1
  41ab94:	ldr	w1, [sp, #108]
  41ab98:	bl	44dbd0 <error@@Base>
  41ab9c:	mov	w0, #0x1                   	// #1
  41aba0:	str	w0, [sp, #108]
  41aba4:	ldr	w0, [sp, #108]
  41aba8:	ldr	x1, [sp, #152]
  41abac:	add	x0, x1, x0
  41abb0:	ldr	x1, [sp, #56]
  41abb4:	cmp	x1, x0
  41abb8:	b.hi	41abe4 <ferror@plt+0x17354>  // b.pmore
  41abbc:	ldr	x1, [sp, #152]
  41abc0:	ldr	x0, [sp, #56]
  41abc4:	cmp	x1, x0
  41abc8:	b.cs	41abe0 <ferror@plt+0x17350>  // b.hs, b.nlast
  41abcc:	ldr	x1, [sp, #56]
  41abd0:	ldr	x0, [sp, #152]
  41abd4:	sub	x0, x1, x0
  41abd8:	str	w0, [sp, #108]
  41abdc:	b	41abe4 <ferror@plt+0x17354>
  41abe0:	str	wzr, [sp, #108]
  41abe4:	ldr	w0, [sp, #108]
  41abe8:	cmp	w0, #0x0
  41abec:	b.eq	41abfc <ferror@plt+0x1736c>  // b.none
  41abf0:	ldr	w0, [sp, #108]
  41abf4:	cmp	w0, #0x8
  41abf8:	b.ls	41ac08 <ferror@plt+0x17378>  // b.plast
  41abfc:	ldr	x0, [sp, #48]
  41ac00:	strb	wzr, [x0, #26]
  41ac04:	b	41ac30 <ferror@plt+0x173a0>
  41ac08:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41ac0c:	add	x0, x0, #0x2f8
  41ac10:	ldr	x2, [x0]
  41ac14:	ldr	w0, [sp, #108]
  41ac18:	mov	w1, w0
  41ac1c:	ldr	x0, [sp, #152]
  41ac20:	blr	x2
  41ac24:	and	w1, w0, #0xff
  41ac28:	ldr	x0, [sp, #48]
  41ac2c:	strb	w1, [x0, #26]
  41ac30:	ldr	x0, [sp, #152]
  41ac34:	add	x0, x0, #0x1
  41ac38:	str	x0, [sp, #152]
  41ac3c:	mov	w0, #0x1                   	// #1
  41ac40:	str	w0, [sp, #104]
  41ac44:	ldr	w0, [sp, #104]
  41ac48:	ldr	x1, [sp, #152]
  41ac4c:	add	x0, x1, x0
  41ac50:	ldr	x1, [sp, #56]
  41ac54:	cmp	x1, x0
  41ac58:	b.hi	41ac84 <ferror@plt+0x173f4>  // b.pmore
  41ac5c:	ldr	x1, [sp, #152]
  41ac60:	ldr	x0, [sp, #56]
  41ac64:	cmp	x1, x0
  41ac68:	b.cs	41ac80 <ferror@plt+0x173f0>  // b.hs, b.nlast
  41ac6c:	ldr	x1, [sp, #56]
  41ac70:	ldr	x0, [sp, #152]
  41ac74:	sub	x0, x1, x0
  41ac78:	str	w0, [sp, #104]
  41ac7c:	b	41ac84 <ferror@plt+0x173f4>
  41ac80:	str	wzr, [sp, #104]
  41ac84:	ldr	w0, [sp, #104]
  41ac88:	cmp	w0, #0x0
  41ac8c:	b.eq	41acb0 <ferror@plt+0x17420>  // b.none
  41ac90:	ldr	w0, [sp, #104]
  41ac94:	mov	w1, w0
  41ac98:	ldr	x0, [sp, #152]
  41ac9c:	bl	44e8a4 <warn@@Base+0xbd4>
  41aca0:	mov	w1, w0
  41aca4:	ldr	x0, [sp, #48]
  41aca8:	str	w1, [x0, #28]
  41acac:	b	41acb8 <ferror@plt+0x17428>
  41acb0:	ldr	x0, [sp, #48]
  41acb4:	str	wzr, [x0, #28]
  41acb8:	ldr	x0, [sp, #152]
  41acbc:	add	x0, x0, #0x1
  41acc0:	str	x0, [sp, #152]
  41acc4:	mov	w0, #0x1                   	// #1
  41acc8:	str	w0, [sp, #100]
  41accc:	ldr	w0, [sp, #100]
  41acd0:	cmp	w0, #0x1
  41acd4:	b.ls	41ad08 <ferror@plt+0x17478>  // b.plast
  41acd8:	ldr	w0, [sp, #100]
  41acdc:	mov	x2, x0
  41ace0:	adrp	x0, 455000 <warn@@Base+0x7330>
  41ace4:	add	x1, x0, #0xec0
  41ace8:	adrp	x0, 455000 <warn@@Base+0x7330>
  41acec:	add	x0, x0, #0xf10
  41acf0:	bl	402f90 <ngettext@plt>
  41acf4:	mov	w2, #0x1                   	// #1
  41acf8:	ldr	w1, [sp, #100]
  41acfc:	bl	44dbd0 <error@@Base>
  41ad00:	mov	w0, #0x1                   	// #1
  41ad04:	str	w0, [sp, #100]
  41ad08:	ldr	w0, [sp, #100]
  41ad0c:	ldr	x1, [sp, #152]
  41ad10:	add	x0, x1, x0
  41ad14:	ldr	x1, [sp, #56]
  41ad18:	cmp	x1, x0
  41ad1c:	b.hi	41ad48 <ferror@plt+0x174b8>  // b.pmore
  41ad20:	ldr	x1, [sp, #152]
  41ad24:	ldr	x0, [sp, #56]
  41ad28:	cmp	x1, x0
  41ad2c:	b.cs	41ad44 <ferror@plt+0x174b4>  // b.hs, b.nlast
  41ad30:	ldr	x1, [sp, #56]
  41ad34:	ldr	x0, [sp, #152]
  41ad38:	sub	x0, x1, x0
  41ad3c:	str	w0, [sp, #100]
  41ad40:	b	41ad48 <ferror@plt+0x174b8>
  41ad44:	str	wzr, [sp, #100]
  41ad48:	ldr	w0, [sp, #100]
  41ad4c:	cmp	w0, #0x0
  41ad50:	b.eq	41ad60 <ferror@plt+0x174d0>  // b.none
  41ad54:	ldr	w0, [sp, #100]
  41ad58:	cmp	w0, #0x8
  41ad5c:	b.ls	41ad6c <ferror@plt+0x174dc>  // b.plast
  41ad60:	ldr	x0, [sp, #48]
  41ad64:	strb	wzr, [x0, #32]
  41ad68:	b	41ad94 <ferror@plt+0x17504>
  41ad6c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41ad70:	add	x0, x0, #0x2f8
  41ad74:	ldr	x2, [x0]
  41ad78:	ldr	w0, [sp, #100]
  41ad7c:	mov	w1, w0
  41ad80:	ldr	x0, [sp, #152]
  41ad84:	blr	x2
  41ad88:	and	w1, w0, #0xff
  41ad8c:	ldr	x0, [sp, #48]
  41ad90:	strb	w1, [x0, #32]
  41ad94:	ldr	x0, [sp, #152]
  41ad98:	add	x0, x0, #0x1
  41ad9c:	str	x0, [sp, #152]
  41ada0:	mov	w0, #0x1                   	// #1
  41ada4:	str	w0, [sp, #96]
  41ada8:	ldr	w0, [sp, #96]
  41adac:	cmp	w0, #0x1
  41adb0:	b.ls	41ade4 <ferror@plt+0x17554>  // b.plast
  41adb4:	ldr	w0, [sp, #96]
  41adb8:	mov	x2, x0
  41adbc:	adrp	x0, 455000 <warn@@Base+0x7330>
  41adc0:	add	x1, x0, #0xec0
  41adc4:	adrp	x0, 455000 <warn@@Base+0x7330>
  41adc8:	add	x0, x0, #0xf10
  41adcc:	bl	402f90 <ngettext@plt>
  41add0:	mov	w2, #0x1                   	// #1
  41add4:	ldr	w1, [sp, #96]
  41add8:	bl	44dbd0 <error@@Base>
  41addc:	mov	w0, #0x1                   	// #1
  41ade0:	str	w0, [sp, #96]
  41ade4:	ldr	w0, [sp, #96]
  41ade8:	ldr	x1, [sp, #152]
  41adec:	add	x0, x1, x0
  41adf0:	ldr	x1, [sp, #56]
  41adf4:	cmp	x1, x0
  41adf8:	b.hi	41ae24 <ferror@plt+0x17594>  // b.pmore
  41adfc:	ldr	x1, [sp, #152]
  41ae00:	ldr	x0, [sp, #56]
  41ae04:	cmp	x1, x0
  41ae08:	b.cs	41ae20 <ferror@plt+0x17590>  // b.hs, b.nlast
  41ae0c:	ldr	x1, [sp, #56]
  41ae10:	ldr	x0, [sp, #152]
  41ae14:	sub	x0, x1, x0
  41ae18:	str	w0, [sp, #96]
  41ae1c:	b	41ae24 <ferror@plt+0x17594>
  41ae20:	str	wzr, [sp, #96]
  41ae24:	ldr	w0, [sp, #96]
  41ae28:	cmp	w0, #0x0
  41ae2c:	b.eq	41ae3c <ferror@plt+0x175ac>  // b.none
  41ae30:	ldr	w0, [sp, #96]
  41ae34:	cmp	w0, #0x8
  41ae38:	b.ls	41ae48 <ferror@plt+0x175b8>  // b.plast
  41ae3c:	ldr	x0, [sp, #48]
  41ae40:	strb	wzr, [x0, #33]
  41ae44:	b	41ae70 <ferror@plt+0x175e0>
  41ae48:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41ae4c:	add	x0, x0, #0x2f8
  41ae50:	ldr	x2, [x0]
  41ae54:	ldr	w0, [sp, #96]
  41ae58:	mov	w1, w0
  41ae5c:	ldr	x0, [sp, #152]
  41ae60:	blr	x2
  41ae64:	and	w1, w0, #0xff
  41ae68:	ldr	x0, [sp, #48]
  41ae6c:	strb	w1, [x0, #33]
  41ae70:	ldr	x0, [sp, #152]
  41ae74:	add	x0, x0, #0x1
  41ae78:	str	x0, [sp, #152]
  41ae7c:	ldr	x0, [sp, #48]
  41ae80:	ldr	x1, [x0]
  41ae84:	ldr	w0, [sp, #148]
  41ae88:	add	x0, x1, x0
  41ae8c:	ldr	x1, [sp, #64]
  41ae90:	add	x1, x1, x0
  41ae94:	ldr	x0, [sp, #40]
  41ae98:	str	x1, [x0]
  41ae9c:	ldr	x0, [sp, #40]
  41aea0:	ldr	x0, [x0]
  41aea4:	ldr	x1, [sp, #56]
  41aea8:	cmp	x1, x0
  41aeac:	b.cs	41aef8 <ferror@plt+0x17668>  // b.hs, b.nlast
  41aeb0:	adrp	x0, 458000 <warn@@Base+0xa330>
  41aeb4:	add	x0, x0, #0xdd0
  41aeb8:	bl	403840 <gettext@plt>
  41aebc:	mov	x19, x0
  41aec0:	ldr	x0, [sp, #48]
  41aec4:	ldr	x0, [x0]
  41aec8:	mov	x1, x0
  41aecc:	adrp	x0, 455000 <warn@@Base+0x7330>
  41aed0:	add	x0, x0, #0xfc0
  41aed4:	bl	40f570 <ferror@plt+0xbce0>
  41aed8:	mov	x1, x0
  41aedc:	mov	x0, x19
  41aee0:	bl	44dcd0 <warn@@Base>
  41aee4:	ldr	x0, [sp, #40]
  41aee8:	ldr	x1, [sp, #56]
  41aeec:	str	x1, [x0]
  41aef0:	mov	x0, #0x0                   	// #0
  41aef4:	b	41aefc <ferror@plt+0x1766c>
  41aef8:	ldr	x0, [sp, #152]
  41aefc:	ldr	x19, [sp, #16]
  41af00:	ldp	x29, x30, [sp], #160
  41af04:	ret
  41af08:	sub	sp, sp, #0x140
  41af0c:	stp	x29, x30, [sp, #64]
  41af10:	add	x29, sp, #0x40
  41af14:	str	x19, [sp, #80]
  41af18:	str	x0, [sp, #136]
  41af1c:	str	x1, [sp, #128]
  41af20:	str	x2, [sp, #120]
  41af24:	str	x3, [sp, #112]
  41af28:	str	x4, [sp, #104]
  41af2c:	str	w5, [sp, #100]
  41af30:	str	wzr, [sp, #280]
  41af34:	mov	w0, #0x1                   	// #1
  41af38:	str	w0, [sp, #276]
  41af3c:	ldr	w0, [sp, #276]
  41af40:	cmp	w0, #0x1
  41af44:	b.ls	41af78 <ferror@plt+0x176e8>  // b.plast
  41af48:	ldr	w0, [sp, #276]
  41af4c:	mov	x2, x0
  41af50:	adrp	x0, 455000 <warn@@Base+0x7330>
  41af54:	add	x1, x0, #0xec0
  41af58:	adrp	x0, 455000 <warn@@Base+0x7330>
  41af5c:	add	x0, x0, #0xf10
  41af60:	bl	402f90 <ngettext@plt>
  41af64:	mov	w2, #0x1                   	// #1
  41af68:	ldr	w1, [sp, #276]
  41af6c:	bl	44dbd0 <error@@Base>
  41af70:	mov	w0, #0x1                   	// #1
  41af74:	str	w0, [sp, #276]
  41af78:	ldr	w0, [sp, #276]
  41af7c:	ldr	x1, [sp, #136]
  41af80:	add	x0, x1, x0
  41af84:	ldr	x1, [sp, #120]
  41af88:	cmp	x1, x0
  41af8c:	b.hi	41afb8 <ferror@plt+0x17728>  // b.pmore
  41af90:	ldr	x1, [sp, #136]
  41af94:	ldr	x0, [sp, #120]
  41af98:	cmp	x1, x0
  41af9c:	b.cs	41afb4 <ferror@plt+0x17724>  // b.hs, b.nlast
  41afa0:	ldr	x1, [sp, #120]
  41afa4:	ldr	x0, [sp, #136]
  41afa8:	sub	x0, x1, x0
  41afac:	str	w0, [sp, #276]
  41afb0:	b	41afb8 <ferror@plt+0x17728>
  41afb4:	str	wzr, [sp, #276]
  41afb8:	ldr	w0, [sp, #276]
  41afbc:	cmp	w0, #0x0
  41afc0:	b.eq	41afd0 <ferror@plt+0x17740>  // b.none
  41afc4:	ldr	w0, [sp, #276]
  41afc8:	cmp	w0, #0x8
  41afcc:	b.ls	41afd8 <ferror@plt+0x17748>  // b.plast
  41afd0:	strb	wzr, [sp, #319]
  41afd4:	b	41aff8 <ferror@plt+0x17768>
  41afd8:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41afdc:	add	x0, x0, #0x2f8
  41afe0:	ldr	x2, [x0]
  41afe4:	ldr	w0, [sp, #276]
  41afe8:	mov	w1, w0
  41afec:	ldr	x0, [sp, #136]
  41aff0:	blr	x2
  41aff4:	strb	w0, [sp, #319]
  41aff8:	ldr	x0, [sp, #136]
  41affc:	add	x0, x0, #0x1
  41b000:	str	x0, [sp, #136]
  41b004:	ldr	x0, [sp, #136]
  41b008:	str	x0, [sp, #264]
  41b00c:	strb	wzr, [sp, #303]
  41b010:	b	41b0c8 <ferror@plt+0x17838>
  41b014:	add	x0, sp, #0xbc
  41b018:	mov	x4, #0x0                   	// #0
  41b01c:	mov	x3, x0
  41b020:	mov	w2, #0x0                   	// #0
  41b024:	ldr	x1, [sp, #120]
  41b028:	ldr	x0, [sp, #136]
  41b02c:	bl	40f70c <ferror@plt+0xbe7c>
  41b030:	ldr	w0, [sp, #188]
  41b034:	mov	w0, w0
  41b038:	ldr	x1, [sp, #136]
  41b03c:	add	x0, x1, x0
  41b040:	str	x0, [sp, #136]
  41b044:	add	x0, sp, #0xb8
  41b048:	mov	x4, #0x0                   	// #0
  41b04c:	mov	x3, x0
  41b050:	mov	w2, #0x0                   	// #0
  41b054:	ldr	x1, [sp, #120]
  41b058:	ldr	x0, [sp, #136]
  41b05c:	bl	40f70c <ferror@plt+0xbe7c>
  41b060:	ldr	w0, [sp, #184]
  41b064:	mov	w0, w0
  41b068:	ldr	x1, [sp, #136]
  41b06c:	add	x0, x1, x0
  41b070:	str	x0, [sp, #136]
  41b074:	ldr	x1, [sp, #136]
  41b078:	ldr	x0, [sp, #120]
  41b07c:	cmp	x1, x0
  41b080:	b.ne	41b0bc <ferror@plt+0x1782c>  // b.any
  41b084:	ldr	w0, [sp, #100]
  41b088:	cmp	w0, #0x0
  41b08c:	b.eq	41b0a4 <ferror@plt+0x17814>  // b.none
  41b090:	adrp	x0, 458000 <warn@@Base+0xa330>
  41b094:	add	x0, x0, #0xe00
  41b098:	bl	403840 <gettext@plt>
  41b09c:	bl	44dcd0 <warn@@Base>
  41b0a0:	b	41b0b4 <ferror@plt+0x17824>
  41b0a4:	adrp	x0, 458000 <warn@@Base+0xa330>
  41b0a8:	add	x0, x0, #0xe28
  41b0ac:	bl	403840 <gettext@plt>
  41b0b0:	bl	44dcd0 <warn@@Base>
  41b0b4:	ldr	x0, [sp, #136]
  41b0b8:	b	41b69c <ferror@plt+0x17e0c>
  41b0bc:	ldrb	w0, [sp, #303]
  41b0c0:	add	w0, w0, #0x1
  41b0c4:	strb	w0, [sp, #303]
  41b0c8:	ldrb	w1, [sp, #303]
  41b0cc:	ldrb	w0, [sp, #319]
  41b0d0:	cmp	w1, w0
  41b0d4:	b.cc	41b014 <ferror@plt+0x17784>  // b.lo, b.ul, b.last
  41b0d8:	add	x1, sp, #0xb0
  41b0dc:	add	x0, sp, #0xb4
  41b0e0:	mov	x4, x1
  41b0e4:	mov	x3, x0
  41b0e8:	mov	w2, #0x0                   	// #0
  41b0ec:	ldr	x1, [sp, #120]
  41b0f0:	ldr	x0, [sp, #136]
  41b0f4:	bl	40f70c <ferror@plt+0xbe7c>
  41b0f8:	str	x0, [sp, #256]
  41b0fc:	ldr	w0, [sp, #180]
  41b100:	mov	w0, w0
  41b104:	ldr	x1, [sp, #136]
  41b108:	add	x0, x1, x0
  41b10c:	str	x0, [sp, #136]
  41b110:	ldr	x0, [sp, #256]
  41b114:	str	x0, [sp, #248]
  41b118:	ldr	x1, [sp, #248]
  41b11c:	ldr	x0, [sp, #256]
  41b120:	cmp	x1, x0
  41b124:	b.eq	41b134 <ferror@plt+0x178a4>  // b.none
  41b128:	ldr	w0, [sp, #176]
  41b12c:	orr	w0, w0, #0x2
  41b130:	str	w0, [sp, #176]
  41b134:	ldr	w0, [sp, #176]
  41b138:	bl	40f21c <ferror@plt+0xb98c>
  41b13c:	ldr	x1, [sp, #136]
  41b140:	ldr	x0, [sp, #120]
  41b144:	cmp	x1, x0
  41b148:	b.ne	41b184 <ferror@plt+0x178f4>  // b.any
  41b14c:	ldr	w0, [sp, #100]
  41b150:	cmp	w0, #0x0
  41b154:	b.eq	41b16c <ferror@plt+0x178dc>  // b.none
  41b158:	adrp	x0, 458000 <warn@@Base+0xa330>
  41b15c:	add	x0, x0, #0xe50
  41b160:	bl	403840 <gettext@plt>
  41b164:	bl	44dcd0 <warn@@Base>
  41b168:	b	41b17c <ferror@plt+0x178ec>
  41b16c:	adrp	x0, 458000 <warn@@Base+0xa330>
  41b170:	add	x0, x0, #0xe68
  41b174:	bl	403840 <gettext@plt>
  41b178:	bl	44dcd0 <warn@@Base>
  41b17c:	ldr	x0, [sp, #136]
  41b180:	b	41b69c <ferror@plt+0x17e0c>
  41b184:	ldr	x0, [sp, #248]
  41b188:	cmp	x0, #0x0
  41b18c:	b.ne	41b1c8 <ferror@plt+0x17938>  // b.any
  41b190:	ldr	w0, [sp, #100]
  41b194:	cmp	w0, #0x0
  41b198:	b.eq	41b1b0 <ferror@plt+0x17920>  // b.none
  41b19c:	adrp	x0, 458000 <warn@@Base+0xa330>
  41b1a0:	add	x0, x0, #0xe80
  41b1a4:	bl	403840 <gettext@plt>
  41b1a8:	bl	403780 <printf@plt>
  41b1ac:	b	41b1c0 <ferror@plt+0x17930>
  41b1b0:	adrp	x0, 458000 <warn@@Base+0xa330>
  41b1b4:	add	x0, x0, #0xea8
  41b1b8:	bl	403840 <gettext@plt>
  41b1bc:	bl	403780 <printf@plt>
  41b1c0:	ldr	x0, [sp, #136]
  41b1c4:	b	41b69c <ferror@plt+0x17e0c>
  41b1c8:	ldr	w0, [sp, #100]
  41b1cc:	cmp	w0, #0x0
  41b1d0:	b.eq	41b200 <ferror@plt+0x17970>  // b.none
  41b1d4:	adrp	x0, 458000 <warn@@Base+0xa330>
  41b1d8:	add	x0, x0, #0xed0
  41b1dc:	bl	403840 <gettext@plt>
  41b1e0:	mov	x2, x0
  41b1e4:	ldr	x1, [sp, #136]
  41b1e8:	ldr	x0, [sp, #128]
  41b1ec:	sub	x0, x1, x0
  41b1f0:	mov	x1, x0
  41b1f4:	mov	x0, x2
  41b1f8:	bl	403780 <printf@plt>
  41b1fc:	b	41b228 <ferror@plt+0x17998>
  41b200:	adrp	x0, 458000 <warn@@Base+0xa330>
  41b204:	add	x0, x0, #0xef8
  41b208:	bl	403840 <gettext@plt>
  41b20c:	mov	x2, x0
  41b210:	ldr	x1, [sp, #136]
  41b214:	ldr	x0, [sp, #128]
  41b218:	sub	x0, x1, x0
  41b21c:	mov	x1, x0
  41b220:	mov	x0, x2
  41b224:	bl	403780 <printf@plt>
  41b228:	adrp	x0, 458000 <warn@@Base+0xa330>
  41b22c:	add	x0, x0, #0xf20
  41b230:	bl	403840 <gettext@plt>
  41b234:	bl	403780 <printf@plt>
  41b238:	str	wzr, [sp, #284]
  41b23c:	b	41b438 <ferror@plt+0x17ba8>
  41b240:	ldr	x0, [sp, #264]
  41b244:	str	x0, [sp, #304]
  41b248:	strb	wzr, [sp, #303]
  41b24c:	b	41b41c <ferror@plt+0x17b8c>
  41b250:	add	x1, sp, #0xa8
  41b254:	add	x0, sp, #0xac
  41b258:	mov	x4, x1
  41b25c:	mov	x3, x0
  41b260:	mov	w2, #0x0                   	// #0
  41b264:	ldr	x1, [sp, #120]
  41b268:	ldr	x0, [sp, #304]
  41b26c:	bl	40f70c <ferror@plt+0xbe7c>
  41b270:	str	x0, [sp, #200]
  41b274:	ldr	w0, [sp, #172]
  41b278:	mov	w0, w0
  41b27c:	ldr	x1, [sp, #304]
  41b280:	add	x0, x1, x0
  41b284:	str	x0, [sp, #304]
  41b288:	ldr	x0, [sp, #200]
  41b28c:	str	x0, [sp, #192]
  41b290:	ldr	x1, [sp, #192]
  41b294:	ldr	x0, [sp, #200]
  41b298:	cmp	x1, x0
  41b29c:	b.eq	41b2ac <ferror@plt+0x17a1c>  // b.none
  41b2a0:	ldr	w0, [sp, #168]
  41b2a4:	orr	w0, w0, #0x2
  41b2a8:	str	w0, [sp, #168]
  41b2ac:	ldr	w0, [sp, #168]
  41b2b0:	bl	40f21c <ferror@plt+0xb98c>
  41b2b4:	ldr	x0, [sp, #192]
  41b2b8:	cmp	x0, #0x1
  41b2bc:	cset	w0, ne  // ne = any
  41b2c0:	and	w1, w0, #0xff
  41b2c4:	ldr	w0, [sp, #284]
  41b2c8:	cmp	w0, #0x1
  41b2cc:	cset	w0, eq  // eq = none
  41b2d0:	and	w0, w0, #0xff
  41b2d4:	eor	w0, w1, w0
  41b2d8:	and	w0, w0, #0xff
  41b2dc:	cmp	w0, #0x0
  41b2e0:	b.eq	41b3dc <ferror@plt+0x17b4c>  // b.none
  41b2e4:	ldr	x0, [sp, #192]
  41b2e8:	cmp	x0, #0x5
  41b2ec:	b.eq	41b398 <ferror@plt+0x17b08>  // b.none
  41b2f0:	ldr	x0, [sp, #192]
  41b2f4:	cmp	x0, #0x5
  41b2f8:	b.hi	41b3ac <ferror@plt+0x17b1c>  // b.pmore
  41b2fc:	ldr	x0, [sp, #192]
  41b300:	cmp	x0, #0x4
  41b304:	b.eq	41b384 <ferror@plt+0x17af4>  // b.none
  41b308:	ldr	x0, [sp, #192]
  41b30c:	cmp	x0, #0x4
  41b310:	b.hi	41b3ac <ferror@plt+0x17b1c>  // b.pmore
  41b314:	ldr	x0, [sp, #192]
  41b318:	cmp	x0, #0x3
  41b31c:	b.eq	41b370 <ferror@plt+0x17ae0>  // b.none
  41b320:	ldr	x0, [sp, #192]
  41b324:	cmp	x0, #0x3
  41b328:	b.hi	41b3ac <ferror@plt+0x17b1c>  // b.pmore
  41b32c:	ldr	x0, [sp, #192]
  41b330:	cmp	x0, #0x1
  41b334:	b.eq	41b348 <ferror@plt+0x17ab8>  // b.none
  41b338:	ldr	x0, [sp, #192]
  41b33c:	cmp	x0, #0x2
  41b340:	b.eq	41b35c <ferror@plt+0x17acc>  // b.none
  41b344:	b	41b3ac <ferror@plt+0x17b1c>
  41b348:	adrp	x0, 458000 <warn@@Base+0xa330>
  41b34c:	add	x0, x0, #0xf28
  41b350:	bl	403840 <gettext@plt>
  41b354:	bl	403780 <printf@plt>
  41b358:	b	41b3e0 <ferror@plt+0x17b50>
  41b35c:	adrp	x0, 458000 <warn@@Base+0xa330>
  41b360:	add	x0, x0, #0xf30
  41b364:	bl	403840 <gettext@plt>
  41b368:	bl	403780 <printf@plt>
  41b36c:	b	41b3e0 <ferror@plt+0x17b50>
  41b370:	adrp	x0, 458000 <warn@@Base+0xa330>
  41b374:	add	x0, x0, #0xf38
  41b378:	bl	403840 <gettext@plt>
  41b37c:	bl	403780 <printf@plt>
  41b380:	b	41b3e0 <ferror@plt+0x17b50>
  41b384:	adrp	x0, 458000 <warn@@Base+0xa330>
  41b388:	add	x0, x0, #0xf40
  41b38c:	bl	403840 <gettext@plt>
  41b390:	bl	403780 <printf@plt>
  41b394:	b	41b3e0 <ferror@plt+0x17b50>
  41b398:	adrp	x0, 458000 <warn@@Base+0xa330>
  41b39c:	add	x0, x0, #0xf48
  41b3a0:	bl	403840 <gettext@plt>
  41b3a4:	bl	403780 <printf@plt>
  41b3a8:	b	41b3e0 <ferror@plt+0x17b50>
  41b3ac:	adrp	x0, 458000 <warn@@Base+0xa330>
  41b3b0:	add	x0, x0, #0xf50
  41b3b4:	bl	403840 <gettext@plt>
  41b3b8:	mov	x19, x0
  41b3bc:	ldr	x1, [sp, #192]
  41b3c0:	adrp	x0, 455000 <warn@@Base+0x7330>
  41b3c4:	add	x0, x0, #0xfc0
  41b3c8:	bl	40f570 <ferror@plt+0xbce0>
  41b3cc:	mov	x1, x0
  41b3d0:	mov	x0, x19
  41b3d4:	bl	403780 <printf@plt>
  41b3d8:	b	41b3e0 <ferror@plt+0x17b50>
  41b3dc:	nop
  41b3e0:	add	x0, sp, #0xa4
  41b3e4:	mov	x4, #0x0                   	// #0
  41b3e8:	mov	x3, x0
  41b3ec:	mov	w2, #0x0                   	// #0
  41b3f0:	ldr	x1, [sp, #120]
  41b3f4:	ldr	x0, [sp, #304]
  41b3f8:	bl	40f70c <ferror@plt+0xbe7c>
  41b3fc:	ldr	w0, [sp, #164]
  41b400:	mov	w0, w0
  41b404:	ldr	x1, [sp, #304]
  41b408:	add	x0, x1, x0
  41b40c:	str	x0, [sp, #304]
  41b410:	ldrb	w0, [sp, #303]
  41b414:	add	w0, w0, #0x1
  41b418:	strb	w0, [sp, #303]
  41b41c:	ldrb	w1, [sp, #303]
  41b420:	ldrb	w0, [sp, #319]
  41b424:	cmp	w1, w0
  41b428:	b.cc	41b250 <ferror@plt+0x179c0>  // b.lo, b.ul, b.last
  41b42c:	ldr	w0, [sp, #284]
  41b430:	add	w0, w0, #0x1
  41b434:	str	w0, [sp, #284]
  41b438:	ldr	w0, [sp, #284]
  41b43c:	cmp	w0, #0x1
  41b440:	b.ls	41b240 <ferror@plt+0x179b0>  // b.plast
  41b444:	mov	w0, #0xa                   	// #10
  41b448:	bl	4037e0 <putchar@plt>
  41b44c:	str	xzr, [sp, #288]
  41b450:	b	41b688 <ferror@plt+0x17df8>
  41b454:	ldr	x0, [sp, #136]
  41b458:	str	x0, [sp, #240]
  41b45c:	ldr	w0, [sp, #280]
  41b460:	add	w1, w0, #0x1
  41b464:	str	w1, [sp, #280]
  41b468:	mov	w1, w0
  41b46c:	adrp	x0, 458000 <warn@@Base+0xa330>
  41b470:	add	x0, x0, #0xf78
  41b474:	bl	403780 <printf@plt>
  41b478:	str	wzr, [sp, #284]
  41b47c:	b	41b620 <ferror@plt+0x17d90>
  41b480:	ldr	x0, [sp, #264]
  41b484:	str	x0, [sp, #304]
  41b488:	ldr	x0, [sp, #240]
  41b48c:	str	x0, [sp, #136]
  41b490:	strb	wzr, [sp, #303]
  41b494:	b	41b604 <ferror@plt+0x17d74>
  41b498:	add	x1, sp, #0x9c
  41b49c:	add	x0, sp, #0xa0
  41b4a0:	mov	x4, x1
  41b4a4:	mov	x3, x0
  41b4a8:	mov	w2, #0x0                   	// #0
  41b4ac:	ldr	x1, [sp, #120]
  41b4b0:	ldr	x0, [sp, #304]
  41b4b4:	bl	40f70c <ferror@plt+0xbe7c>
  41b4b8:	str	x0, [sp, #232]
  41b4bc:	ldr	w0, [sp, #160]
  41b4c0:	mov	w0, w0
  41b4c4:	ldr	x1, [sp, #304]
  41b4c8:	add	x0, x1, x0
  41b4cc:	str	x0, [sp, #304]
  41b4d0:	ldr	x0, [sp, #232]
  41b4d4:	str	x0, [sp, #224]
  41b4d8:	ldr	x1, [sp, #224]
  41b4dc:	ldr	x0, [sp, #232]
  41b4e0:	cmp	x1, x0
  41b4e4:	b.eq	41b4f4 <ferror@plt+0x17c64>  // b.none
  41b4e8:	ldr	w0, [sp, #156]
  41b4ec:	orr	w0, w0, #0x2
  41b4f0:	str	w0, [sp, #156]
  41b4f4:	ldr	w0, [sp, #156]
  41b4f8:	bl	40f21c <ferror@plt+0xb98c>
  41b4fc:	add	x1, sp, #0x94
  41b500:	add	x0, sp, #0x98
  41b504:	mov	x4, x1
  41b508:	mov	x3, x0
  41b50c:	mov	w2, #0x0                   	// #0
  41b510:	ldr	x1, [sp, #120]
  41b514:	ldr	x0, [sp, #304]
  41b518:	bl	40f70c <ferror@plt+0xbe7c>
  41b51c:	str	x0, [sp, #216]
  41b520:	ldr	w0, [sp, #152]
  41b524:	mov	w0, w0
  41b528:	ldr	x1, [sp, #304]
  41b52c:	add	x0, x1, x0
  41b530:	str	x0, [sp, #304]
  41b534:	ldr	x0, [sp, #216]
  41b538:	str	x0, [sp, #208]
  41b53c:	ldr	x1, [sp, #208]
  41b540:	ldr	x0, [sp, #216]
  41b544:	cmp	x1, x0
  41b548:	b.eq	41b558 <ferror@plt+0x17cc8>  // b.none
  41b54c:	ldr	w0, [sp, #148]
  41b550:	orr	w0, w0, #0x2
  41b554:	str	w0, [sp, #148]
  41b558:	ldr	w0, [sp, #148]
  41b55c:	bl	40f21c <ferror@plt+0xb98c>
  41b560:	ldr	x0, [sp, #112]
  41b564:	ldr	w0, [x0, #36]
  41b568:	mov	w0, w0
  41b56c:	ldr	x1, [sp, #112]
  41b570:	ldrh	w1, [x1, #8]
  41b574:	mov	w3, w1
  41b578:	ldr	x1, [sp, #224]
  41b57c:	cmp	x1, #0x1
  41b580:	cset	w1, eq  // eq = none
  41b584:	and	w2, w1, #0xff
  41b588:	ldr	w1, [sp, #284]
  41b58c:	cmp	w1, #0x1
  41b590:	cset	w1, eq  // eq = none
  41b594:	and	w1, w1, #0xff
  41b598:	eor	w1, w2, w1
  41b59c:	and	w1, w1, #0xff
  41b5a0:	mov	w2, w1
  41b5a4:	mov	w1, #0xffffffff            	// #-1
  41b5a8:	str	w1, [sp, #56]
  41b5ac:	mov	w1, #0x9                   	// #9
  41b5b0:	strb	w1, [sp, #48]
  41b5b4:	str	xzr, [sp, #40]
  41b5b8:	ldr	x1, [sp, #104]
  41b5bc:	str	x1, [sp, #32]
  41b5c0:	str	w2, [sp, #24]
  41b5c4:	str	xzr, [sp, #16]
  41b5c8:	str	w3, [sp, #8]
  41b5cc:	str	x0, [sp]
  41b5d0:	mov	x7, #0x0                   	// #0
  41b5d4:	mov	x6, #0x0                   	// #0
  41b5d8:	ldr	x5, [sp, #120]
  41b5dc:	ldr	x4, [sp, #136]
  41b5e0:	ldr	x3, [sp, #128]
  41b5e4:	mov	x2, #0x0                   	// #0
  41b5e8:	ldr	x1, [sp, #208]
  41b5ec:	mov	x0, #0x0                   	// #0
  41b5f0:	bl	4150dc <ferror@plt+0x1184c>
  41b5f4:	str	x0, [sp, #136]
  41b5f8:	ldrb	w0, [sp, #303]
  41b5fc:	add	w0, w0, #0x1
  41b600:	strb	w0, [sp, #303]
  41b604:	ldrb	w1, [sp, #303]
  41b608:	ldrb	w0, [sp, #319]
  41b60c:	cmp	w1, w0
  41b610:	b.cc	41b498 <ferror@plt+0x17c08>  // b.lo, b.ul, b.last
  41b614:	ldr	w0, [sp, #284]
  41b618:	add	w0, w0, #0x1
  41b61c:	str	w0, [sp, #284]
  41b620:	ldr	w0, [sp, #284]
  41b624:	cmp	w0, #0x1
  41b628:	b.ls	41b480 <ferror@plt+0x17bf0>  // b.plast
  41b62c:	ldr	x1, [sp, #136]
  41b630:	ldr	x0, [sp, #120]
  41b634:	cmp	x1, x0
  41b638:	b.ne	41b674 <ferror@plt+0x17de4>  // b.any
  41b63c:	ldr	w0, [sp, #100]
  41b640:	cmp	w0, #0x0
  41b644:	b.eq	41b65c <ferror@plt+0x17dcc>  // b.none
  41b648:	adrp	x0, 458000 <warn@@Base+0xa330>
  41b64c:	add	x0, x0, #0xf80
  41b650:	bl	403840 <gettext@plt>
  41b654:	bl	44dcd0 <warn@@Base>
  41b658:	b	41b66c <ferror@plt+0x17ddc>
  41b65c:	adrp	x0, 458000 <warn@@Base+0xa330>
  41b660:	add	x0, x0, #0xfa0
  41b664:	bl	403840 <gettext@plt>
  41b668:	bl	44dcd0 <warn@@Base>
  41b66c:	ldr	x0, [sp, #136]
  41b670:	b	41b69c <ferror@plt+0x17e0c>
  41b674:	mov	w0, #0xa                   	// #10
  41b678:	bl	4037e0 <putchar@plt>
  41b67c:	ldr	x0, [sp, #288]
  41b680:	add	x0, x0, #0x1
  41b684:	str	x0, [sp, #288]
  41b688:	ldr	x1, [sp, #288]
  41b68c:	ldr	x0, [sp, #248]
  41b690:	cmp	x1, x0
  41b694:	b.cc	41b454 <ferror@plt+0x17bc4>  // b.lo, b.ul, b.last
  41b698:	ldr	x0, [sp, #136]
  41b69c:	ldr	x19, [sp, #80]
  41b6a0:	ldp	x29, x30, [sp, #64]
  41b6a4:	add	sp, sp, #0x140
  41b6a8:	ret
  41b6ac:	stp	x29, x30, [sp, #-400]!
  41b6b0:	mov	x29, sp
  41b6b4:	stp	x19, x20, [sp, #16]
  41b6b8:	stp	x21, x22, [sp, #32]
  41b6bc:	str	x23, [sp, #48]
  41b6c0:	str	x0, [sp, #88]
  41b6c4:	str	x1, [sp, #80]
  41b6c8:	str	x2, [sp, #72]
  41b6cc:	str	x3, [sp, #64]
  41b6d0:	ldr	x0, [sp, #88]
  41b6d4:	ldr	x0, [x0, #32]
  41b6d8:	str	x0, [sp, #360]
  41b6dc:	str	wzr, [sp, #356]
  41b6e0:	mov	w1, #0x1                   	// #1
  41b6e4:	ldr	x0, [sp, #88]
  41b6e8:	bl	4181a4 <ferror@plt+0x14914>
  41b6ec:	b	41ce28 <ferror@plt+0x19598>
  41b6f0:	ldr	x0, [sp, #88]
  41b6f4:	ldr	x3, [x0, #16]
  41b6f8:	mov	x2, #0xc                   	// #12
  41b6fc:	adrp	x0, 458000 <warn@@Base+0xa330>
  41b700:	add	x1, x0, #0xfc0
  41b704:	mov	x0, x3
  41b708:	bl	403210 <strncmp@plt>
  41b70c:	cmp	w0, #0x0
  41b710:	b.ne	41b794 <ferror@plt+0x17f04>  // b.any
  41b714:	ldr	x0, [sp, #88]
  41b718:	ldr	x2, [x0, #16]
  41b71c:	adrp	x0, 458000 <warn@@Base+0xa330>
  41b720:	add	x1, x0, #0xfd0
  41b724:	mov	x0, x2
  41b728:	bl	4034b0 <strcmp@plt>
  41b72c:	cmp	w0, #0x0
  41b730:	b.eq	41b794 <ferror@plt+0x17f04>  // b.none
  41b734:	ldr	x0, [sp, #72]
  41b738:	str	x0, [sp, #208]
  41b73c:	str	xzr, [sp, #392]
  41b740:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41b744:	add	x1, x0, #0xfa8
  41b748:	add	x0, sp, #0x60
  41b74c:	ldp	x2, x3, [x1]
  41b750:	stp	x2, x3, [x0]
  41b754:	ldp	x2, x3, [x1, #16]
  41b758:	stp	x2, x3, [x0, #16]
  41b75c:	ldr	x1, [x1, #32]
  41b760:	str	x1, [x0, #32]
  41b764:	ldrb	w0, [sp, #128]
  41b768:	cmp	w0, #0x0
  41b76c:	b.ne	41b788 <ferror@plt+0x17ef8>  // b.any
  41b770:	adrp	x0, 458000 <warn@@Base+0xa330>
  41b774:	add	x0, x0, #0xfe0
  41b778:	bl	403840 <gettext@plt>
  41b77c:	bl	44dcd0 <warn@@Base>
  41b780:	mov	w0, #0x0                   	// #0
  41b784:	b	41ce44 <ferror@plt+0x195b4>
  41b788:	ldrb	w0, [sp, #122]
  41b78c:	bl	40f88c <ferror@plt+0xbffc>
  41b790:	b	41be18 <ferror@plt+0x18588>
  41b794:	add	x1, sp, #0xd0
  41b798:	add	x0, sp, #0x60
  41b79c:	mov	x4, x1
  41b7a0:	mov	x3, x0
  41b7a4:	ldr	x2, [sp, #72]
  41b7a8:	ldr	x1, [sp, #80]
  41b7ac:	ldr	x0, [sp, #88]
  41b7b0:	bl	41a290 <ferror@plt+0x16a00>
  41b7b4:	str	x0, [sp, #344]
  41b7b8:	ldr	x0, [sp, #344]
  41b7bc:	cmp	x0, #0x0
  41b7c0:	b.ne	41b7cc <ferror@plt+0x17f3c>  // b.any
  41b7c4:	mov	w0, #0x0                   	// #0
  41b7c8:	b	41ce44 <ferror@plt+0x195b4>
  41b7cc:	adrp	x0, 459000 <warn@@Base+0xb330>
  41b7d0:	add	x0, x0, #0x38
  41b7d4:	bl	403840 <gettext@plt>
  41b7d8:	mov	x2, x0
  41b7dc:	ldr	x1, [sp, #80]
  41b7e0:	ldr	x0, [sp, #360]
  41b7e4:	sub	x0, x1, x0
  41b7e8:	mov	x1, x0
  41b7ec:	mov	x0, x2
  41b7f0:	bl	403780 <printf@plt>
  41b7f4:	adrp	x0, 459000 <warn@@Base+0xb330>
  41b7f8:	add	x0, x0, #0x60
  41b7fc:	bl	403840 <gettext@plt>
  41b800:	ldr	x1, [sp, #96]
  41b804:	bl	403780 <printf@plt>
  41b808:	adrp	x0, 459000 <warn@@Base+0xb330>
  41b80c:	add	x0, x0, #0x88
  41b810:	bl	403840 <gettext@plt>
  41b814:	ldrh	w1, [sp, #104]
  41b818:	bl	403780 <printf@plt>
  41b81c:	adrp	x0, 459000 <warn@@Base+0xb330>
  41b820:	add	x0, x0, #0xb0
  41b824:	bl	403840 <gettext@plt>
  41b828:	ldr	x1, [sp, #112]
  41b82c:	bl	403780 <printf@plt>
  41b830:	adrp	x0, 459000 <warn@@Base+0xb330>
  41b834:	add	x0, x0, #0xd8
  41b838:	bl	403840 <gettext@plt>
  41b83c:	ldrb	w1, [sp, #120]
  41b840:	bl	403780 <printf@plt>
  41b844:	ldrh	w0, [sp, #104]
  41b848:	cmp	w0, #0x3
  41b84c:	b.ls	41b864 <ferror@plt+0x17fd4>  // b.plast
  41b850:	adrp	x0, 459000 <warn@@Base+0xb330>
  41b854:	add	x0, x0, #0x100
  41b858:	bl	403840 <gettext@plt>
  41b85c:	ldrb	w1, [sp, #121]
  41b860:	bl	403780 <printf@plt>
  41b864:	adrp	x0, 459000 <warn@@Base+0xb330>
  41b868:	add	x0, x0, #0x128
  41b86c:	bl	403840 <gettext@plt>
  41b870:	ldrb	w1, [sp, #122]
  41b874:	bl	403780 <printf@plt>
  41b878:	adrp	x0, 459000 <warn@@Base+0xb330>
  41b87c:	add	x0, x0, #0x150
  41b880:	bl	403840 <gettext@plt>
  41b884:	mov	x2, x0
  41b888:	ldr	w0, [sp, #124]
  41b88c:	mov	w1, w0
  41b890:	mov	x0, x2
  41b894:	bl	403780 <printf@plt>
  41b898:	adrp	x0, 459000 <warn@@Base+0xb330>
  41b89c:	add	x0, x0, #0x178
  41b8a0:	bl	403840 <gettext@plt>
  41b8a4:	ldrb	w1, [sp, #128]
  41b8a8:	bl	403780 <printf@plt>
  41b8ac:	adrp	x0, 459000 <warn@@Base+0xb330>
  41b8b0:	add	x0, x0, #0x1a0
  41b8b4:	bl	403840 <gettext@plt>
  41b8b8:	ldrb	w1, [sp, #129]
  41b8bc:	bl	403780 <printf@plt>
  41b8c0:	ldrb	w0, [sp, #128]
  41b8c4:	cmp	w0, #0x0
  41b8c8:	b.ne	41b8e4 <ferror@plt+0x18054>  // b.any
  41b8cc:	adrp	x0, 459000 <warn@@Base+0xb330>
  41b8d0:	add	x0, x0, #0x1c8
  41b8d4:	bl	403840 <gettext@plt>
  41b8d8:	bl	44dcd0 <warn@@Base>
  41b8dc:	mov	w0, #0x1                   	// #1
  41b8e0:	strb	w0, [sp, #128]
  41b8e4:	ldrb	w0, [sp, #122]
  41b8e8:	bl	40f88c <ferror@plt+0xbffc>
  41b8ec:	ldr	x0, [sp, #344]
  41b8f0:	str	x0, [sp, #392]
  41b8f4:	ldrb	w0, [sp, #129]
  41b8f8:	and	x0, x0, #0xff
  41b8fc:	ldr	x1, [sp, #392]
  41b900:	add	x0, x1, x0
  41b904:	ldr	x1, [sp, #72]
  41b908:	cmp	x1, x0
  41b90c:	b.hi	41b928 <ferror@plt+0x18098>  // b.pmore
  41b910:	adrp	x0, 459000 <warn@@Base+0xb330>
  41b914:	add	x0, x0, #0x1f8
  41b918:	bl	403840 <gettext@plt>
  41b91c:	bl	44dcd0 <warn@@Base>
  41b920:	mov	w0, #0x0                   	// #0
  41b924:	b	41ce44 <ferror@plt+0x195b4>
  41b928:	adrp	x0, 459000 <warn@@Base+0xb330>
  41b92c:	add	x0, x0, #0x228
  41b930:	bl	403840 <gettext@plt>
  41b934:	bl	403780 <printf@plt>
  41b938:	mov	w0, #0x1                   	// #1
  41b93c:	str	w0, [sp, #388]
  41b940:	b	41b9a8 <ferror@plt+0x18118>
  41b944:	ldrsw	x0, [sp, #388]
  41b948:	sub	x0, x0, #0x1
  41b94c:	ldr	x1, [sp, #392]
  41b950:	add	x0, x1, x0
  41b954:	ldrb	w0, [x0]
  41b958:	and	x0, x0, #0xff
  41b95c:	mov	x2, x0
  41b960:	adrp	x0, 459000 <warn@@Base+0xb330>
  41b964:	add	x1, x0, #0x238
  41b968:	adrp	x0, 459000 <warn@@Base+0xb330>
  41b96c:	add	x0, x0, #0x258
  41b970:	bl	402f90 <ngettext@plt>
  41b974:	mov	x3, x0
  41b978:	ldrsw	x0, [sp, #388]
  41b97c:	sub	x0, x0, #0x1
  41b980:	ldr	x1, [sp, #392]
  41b984:	add	x0, x1, x0
  41b988:	ldrb	w0, [x0]
  41b98c:	mov	w2, w0
  41b990:	ldr	w1, [sp, #388]
  41b994:	mov	x0, x3
  41b998:	bl	403780 <printf@plt>
  41b99c:	ldr	w0, [sp, #388]
  41b9a0:	add	w0, w0, #0x1
  41b9a4:	str	w0, [sp, #388]
  41b9a8:	ldrb	w0, [sp, #129]
  41b9ac:	mov	w1, w0
  41b9b0:	ldr	w0, [sp, #388]
  41b9b4:	cmp	w0, w1
  41b9b8:	b.lt	41b944 <ferror@plt+0x180b4>  // b.tstop
  41b9bc:	ldrb	w0, [sp, #129]
  41b9c0:	and	x0, x0, #0xff
  41b9c4:	sub	x0, x0, #0x1
  41b9c8:	ldr	x1, [sp, #392]
  41b9cc:	add	x0, x1, x0
  41b9d0:	str	x0, [sp, #80]
  41b9d4:	ldrh	w0, [sp, #104]
  41b9d8:	cmp	w0, #0x4
  41b9dc:	b.ls	41ba38 <ferror@plt+0x181a8>  // b.plast
  41b9e0:	ldr	x1, [sp, #64]
  41b9e4:	mov	w0, #0xb                   	// #11
  41b9e8:	bl	418040 <ferror@plt+0x147b0>
  41b9ec:	add	x0, sp, #0x60
  41b9f0:	mov	w5, #0x1                   	// #1
  41b9f4:	ldr	x4, [sp, #88]
  41b9f8:	mov	x3, x0
  41b9fc:	ldr	x2, [sp, #72]
  41ba00:	ldr	x1, [sp, #360]
  41ba04:	ldr	x0, [sp, #80]
  41ba08:	bl	41af08 <ferror@plt+0x17678>
  41ba0c:	str	x0, [sp, #80]
  41ba10:	add	x0, sp, #0x60
  41ba14:	mov	w5, #0x0                   	// #0
  41ba18:	ldr	x4, [sp, #88]
  41ba1c:	mov	x3, x0
  41ba20:	ldr	x2, [sp, #72]
  41ba24:	ldr	x1, [sp, #360]
  41ba28:	ldr	x0, [sp, #80]
  41ba2c:	bl	41af08 <ferror@plt+0x17678>
  41ba30:	str	x0, [sp, #80]
  41ba34:	b	41bde8 <ferror@plt+0x18558>
  41ba38:	ldr	x0, [sp, #80]
  41ba3c:	ldrb	w0, [x0]
  41ba40:	cmp	w0, #0x0
  41ba44:	b.ne	41ba5c <ferror@plt+0x181cc>  // b.any
  41ba48:	adrp	x0, 458000 <warn@@Base+0xa330>
  41ba4c:	add	x0, x0, #0xe80
  41ba50:	bl	403840 <gettext@plt>
  41ba54:	bl	403780 <printf@plt>
  41ba58:	b	41bb18 <ferror@plt+0x18288>
  41ba5c:	str	wzr, [sp, #384]
  41ba60:	adrp	x0, 458000 <warn@@Base+0xa330>
  41ba64:	add	x0, x0, #0xed0
  41ba68:	bl	403840 <gettext@plt>
  41ba6c:	mov	x2, x0
  41ba70:	ldr	x1, [sp, #80]
  41ba74:	ldr	x0, [sp, #360]
  41ba78:	sub	x0, x1, x0
  41ba7c:	mov	x1, x0
  41ba80:	mov	x0, x2
  41ba84:	bl	403780 <printf@plt>
  41ba88:	b	41bae4 <ferror@plt+0x18254>
  41ba8c:	ldr	w0, [sp, #384]
  41ba90:	add	w0, w0, #0x1
  41ba94:	str	w0, [sp, #384]
  41ba98:	ldr	x1, [sp, #72]
  41ba9c:	ldr	x0, [sp, #80]
  41baa0:	sub	x0, x1, x0
  41baa4:	ldr	x3, [sp, #80]
  41baa8:	mov	w2, w0
  41baac:	ldr	w1, [sp, #384]
  41bab0:	adrp	x0, 459000 <warn@@Base+0xb330>
  41bab4:	add	x0, x0, #0x270
  41bab8:	bl	403780 <printf@plt>
  41babc:	ldr	x1, [sp, #72]
  41bac0:	ldr	x0, [sp, #80]
  41bac4:	sub	x0, x1, x0
  41bac8:	mov	x1, x0
  41bacc:	ldr	x0, [sp, #80]
  41bad0:	bl	403020 <strnlen@plt>
  41bad4:	add	x0, x0, #0x1
  41bad8:	ldr	x1, [sp, #80]
  41badc:	add	x0, x1, x0
  41bae0:	str	x0, [sp, #80]
  41bae4:	ldr	x1, [sp, #80]
  41bae8:	ldr	x0, [sp, #72]
  41baec:	cmp	x1, x0
  41baf0:	b.cs	41bb04 <ferror@plt+0x18274>  // b.hs, b.nlast
  41baf4:	ldr	x0, [sp, #80]
  41baf8:	ldrb	w0, [x0]
  41bafc:	cmp	w0, #0x0
  41bb00:	b.ne	41ba8c <ferror@plt+0x181fc>  // b.any
  41bb04:	ldr	x0, [sp, #72]
  41bb08:	sub	x0, x0, #0x1
  41bb0c:	ldr	x1, [sp, #80]
  41bb10:	cmp	x1, x0
  41bb14:	b.cs	41ce3c <ferror@plt+0x195ac>  // b.hs, b.nlast
  41bb18:	ldr	x0, [sp, #80]
  41bb1c:	add	x0, x0, #0x1
  41bb20:	str	x0, [sp, #80]
  41bb24:	ldr	x0, [sp, #80]
  41bb28:	ldrb	w0, [x0]
  41bb2c:	cmp	w0, #0x0
  41bb30:	b.ne	41bb48 <ferror@plt+0x182b8>  // b.any
  41bb34:	adrp	x0, 458000 <warn@@Base+0xa330>
  41bb38:	add	x0, x0, #0xea8
  41bb3c:	bl	403840 <gettext@plt>
  41bb40:	bl	403780 <printf@plt>
  41bb44:	b	41bddc <ferror@plt+0x1854c>
  41bb48:	adrp	x0, 458000 <warn@@Base+0xa330>
  41bb4c:	add	x0, x0, #0xef8
  41bb50:	bl	403840 <gettext@plt>
  41bb54:	mov	x2, x0
  41bb58:	ldr	x1, [sp, #80]
  41bb5c:	ldr	x0, [sp, #360]
  41bb60:	sub	x0, x1, x0
  41bb64:	mov	x1, x0
  41bb68:	mov	x0, x2
  41bb6c:	bl	403780 <printf@plt>
  41bb70:	adrp	x0, 455000 <warn@@Base+0x7330>
  41bb74:	add	x0, x0, #0xf98
  41bb78:	bl	403840 <gettext@plt>
  41bb7c:	bl	403780 <printf@plt>
  41bb80:	b	41bdbc <ferror@plt+0x1852c>
  41bb84:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41bb88:	add	x0, x0, #0x9a8
  41bb8c:	ldr	w0, [x0, #36]
  41bb90:	add	w1, w0, #0x1
  41bb94:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41bb98:	add	x0, x0, #0x9a8
  41bb9c:	str	w1, [x0, #36]
  41bba0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41bba4:	add	x0, x0, #0x9a8
  41bba8:	ldr	w0, [x0, #36]
  41bbac:	mov	w1, w0
  41bbb0:	adrp	x0, 459000 <warn@@Base+0xb330>
  41bbb4:	add	x0, x0, #0x280
  41bbb8:	bl	403780 <printf@plt>
  41bbbc:	ldr	x0, [sp, #80]
  41bbc0:	str	x0, [sp, #336]
  41bbc4:	ldr	x1, [sp, #72]
  41bbc8:	ldr	x0, [sp, #80]
  41bbcc:	sub	x0, x1, x0
  41bbd0:	mov	x1, x0
  41bbd4:	ldr	x0, [sp, #80]
  41bbd8:	bl	403020 <strnlen@plt>
  41bbdc:	add	x0, x0, #0x1
  41bbe0:	ldr	x1, [sp, #80]
  41bbe4:	add	x0, x1, x0
  41bbe8:	str	x0, [sp, #80]
  41bbec:	add	x1, sp, #0xc8
  41bbf0:	add	x0, sp, #0xcc
  41bbf4:	mov	x4, x1
  41bbf8:	mov	x3, x0
  41bbfc:	mov	w2, #0x0                   	// #0
  41bc00:	ldr	x1, [sp, #72]
  41bc04:	ldr	x0, [sp, #80]
  41bc08:	bl	40f70c <ferror@plt+0xbe7c>
  41bc0c:	str	x0, [sp, #328]
  41bc10:	ldr	w0, [sp, #204]
  41bc14:	mov	w0, w0
  41bc18:	ldr	x1, [sp, #80]
  41bc1c:	add	x0, x1, x0
  41bc20:	str	x0, [sp, #80]
  41bc24:	ldr	x0, [sp, #328]
  41bc28:	str	x0, [sp, #320]
  41bc2c:	ldr	x1, [sp, #320]
  41bc30:	ldr	x0, [sp, #328]
  41bc34:	cmp	x1, x0
  41bc38:	b.eq	41bc48 <ferror@plt+0x183b8>  // b.none
  41bc3c:	ldr	w0, [sp, #200]
  41bc40:	orr	w0, w0, #0x2
  41bc44:	str	w0, [sp, #200]
  41bc48:	ldr	w0, [sp, #200]
  41bc4c:	bl	40f21c <ferror@plt+0xb98c>
  41bc50:	ldr	x1, [sp, #320]
  41bc54:	adrp	x0, 455000 <warn@@Base+0x7330>
  41bc58:	add	x0, x0, #0xfc0
  41bc5c:	bl	40f570 <ferror@plt+0xbce0>
  41bc60:	mov	x1, x0
  41bc64:	adrp	x0, 455000 <warn@@Base+0x7330>
  41bc68:	add	x0, x0, #0xfc8
  41bc6c:	bl	403780 <printf@plt>
  41bc70:	add	x1, sp, #0xc0
  41bc74:	add	x0, sp, #0xc4
  41bc78:	mov	x4, x1
  41bc7c:	mov	x3, x0
  41bc80:	mov	w2, #0x0                   	// #0
  41bc84:	ldr	x1, [sp, #72]
  41bc88:	ldr	x0, [sp, #80]
  41bc8c:	bl	40f70c <ferror@plt+0xbe7c>
  41bc90:	str	x0, [sp, #312]
  41bc94:	ldr	w0, [sp, #196]
  41bc98:	mov	w0, w0
  41bc9c:	ldr	x1, [sp, #80]
  41bca0:	add	x0, x1, x0
  41bca4:	str	x0, [sp, #80]
  41bca8:	ldr	x0, [sp, #312]
  41bcac:	str	x0, [sp, #320]
  41bcb0:	ldr	x1, [sp, #320]
  41bcb4:	ldr	x0, [sp, #312]
  41bcb8:	cmp	x1, x0
  41bcbc:	b.eq	41bccc <ferror@plt+0x1843c>  // b.none
  41bcc0:	ldr	w0, [sp, #192]
  41bcc4:	orr	w0, w0, #0x2
  41bcc8:	str	w0, [sp, #192]
  41bccc:	ldr	w0, [sp, #192]
  41bcd0:	bl	40f21c <ferror@plt+0xb98c>
  41bcd4:	ldr	x1, [sp, #320]
  41bcd8:	adrp	x0, 455000 <warn@@Base+0x7330>
  41bcdc:	add	x0, x0, #0xfc0
  41bce0:	bl	40f570 <ferror@plt+0xbce0>
  41bce4:	mov	x1, x0
  41bce8:	adrp	x0, 455000 <warn@@Base+0x7330>
  41bcec:	add	x0, x0, #0xfc8
  41bcf0:	bl	403780 <printf@plt>
  41bcf4:	add	x1, sp, #0xb8
  41bcf8:	add	x0, sp, #0xbc
  41bcfc:	mov	x4, x1
  41bd00:	mov	x3, x0
  41bd04:	mov	w2, #0x0                   	// #0
  41bd08:	ldr	x1, [sp, #72]
  41bd0c:	ldr	x0, [sp, #80]
  41bd10:	bl	40f70c <ferror@plt+0xbe7c>
  41bd14:	str	x0, [sp, #304]
  41bd18:	ldr	w0, [sp, #188]
  41bd1c:	mov	w0, w0
  41bd20:	ldr	x1, [sp, #80]
  41bd24:	add	x0, x1, x0
  41bd28:	str	x0, [sp, #80]
  41bd2c:	ldr	x0, [sp, #304]
  41bd30:	str	x0, [sp, #320]
  41bd34:	ldr	x1, [sp, #320]
  41bd38:	ldr	x0, [sp, #304]
  41bd3c:	cmp	x1, x0
  41bd40:	b.eq	41bd50 <ferror@plt+0x184c0>  // b.none
  41bd44:	ldr	w0, [sp, #184]
  41bd48:	orr	w0, w0, #0x2
  41bd4c:	str	w0, [sp, #184]
  41bd50:	ldr	w0, [sp, #184]
  41bd54:	bl	40f21c <ferror@plt+0xb98c>
  41bd58:	ldr	x1, [sp, #320]
  41bd5c:	adrp	x0, 455000 <warn@@Base+0x7330>
  41bd60:	add	x0, x0, #0xfc0
  41bd64:	bl	40f570 <ferror@plt+0xbce0>
  41bd68:	mov	x1, x0
  41bd6c:	adrp	x0, 455000 <warn@@Base+0x7330>
  41bd70:	add	x0, x0, #0xfc8
  41bd74:	bl	403780 <printf@plt>
  41bd78:	ldr	x1, [sp, #72]
  41bd7c:	ldr	x0, [sp, #336]
  41bd80:	sub	x0, x1, x0
  41bd84:	ldr	x2, [sp, #336]
  41bd88:	mov	w1, w0
  41bd8c:	adrp	x0, 459000 <warn@@Base+0xb330>
  41bd90:	add	x0, x0, #0x288
  41bd94:	bl	403780 <printf@plt>
  41bd98:	ldr	x1, [sp, #80]
  41bd9c:	ldr	x0, [sp, #72]
  41bda0:	cmp	x1, x0
  41bda4:	b.ne	41bdbc <ferror@plt+0x1852c>  // b.any
  41bda8:	adrp	x0, 459000 <warn@@Base+0xb330>
  41bdac:	add	x0, x0, #0x290
  41bdb0:	bl	403840 <gettext@plt>
  41bdb4:	bl	44dcd0 <warn@@Base>
  41bdb8:	b	41bddc <ferror@plt+0x1854c>
  41bdbc:	ldr	x1, [sp, #80]
  41bdc0:	ldr	x0, [sp, #72]
  41bdc4:	cmp	x1, x0
  41bdc8:	b.cs	41bddc <ferror@plt+0x1854c>  // b.hs, b.nlast
  41bdcc:	ldr	x0, [sp, #80]
  41bdd0:	ldrb	w0, [x0]
  41bdd4:	cmp	w0, #0x0
  41bdd8:	b.ne	41bb84 <ferror@plt+0x182f4>  // b.any
  41bddc:	ldr	x0, [sp, #80]
  41bde0:	add	x0, x0, #0x1
  41bde4:	str	x0, [sp, #80]
  41bde8:	mov	w0, #0xa                   	// #10
  41bdec:	bl	4037e0 <putchar@plt>
  41bdf0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41bdf4:	add	x0, x0, #0xfa8
  41bdf8:	mov	x1, x0
  41bdfc:	add	x0, sp, #0x60
  41be00:	ldp	x2, x3, [x0]
  41be04:	stp	x2, x3, [x1]
  41be08:	ldp	x2, x3, [x0, #16]
  41be0c:	stp	x2, x3, [x1, #16]
  41be10:	ldr	x0, [x0, #32]
  41be14:	str	x0, [x1, #32]
  41be18:	ldr	x0, [sp, #208]
  41be1c:	ldr	x1, [sp, #80]
  41be20:	cmp	x1, x0
  41be24:	b.cc	41be3c <ferror@plt+0x185ac>  // b.lo, b.ul, b.last
  41be28:	adrp	x0, 459000 <warn@@Base+0xb330>
  41be2c:	add	x0, x0, #0x2b0
  41be30:	bl	403840 <gettext@plt>
  41be34:	bl	403780 <printf@plt>
  41be38:	b	41ce28 <ferror@plt+0x19598>
  41be3c:	adrp	x0, 459000 <warn@@Base+0xb330>
  41be40:	add	x0, x0, #0x2d0
  41be44:	bl	403840 <gettext@plt>
  41be48:	bl	403780 <printf@plt>
  41be4c:	b	41ce10 <ferror@plt+0x19580>
  41be50:	ldr	x1, [sp, #80]
  41be54:	ldr	x0, [sp, #360]
  41be58:	sub	x0, x1, x0
  41be5c:	mov	x1, x0
  41be60:	adrp	x0, 459000 <warn@@Base+0xb330>
  41be64:	add	x0, x0, #0x2f0
  41be68:	bl	403780 <printf@plt>
  41be6c:	ldr	x0, [sp, #80]
  41be70:	add	x1, x0, #0x1
  41be74:	str	x1, [sp, #80]
  41be78:	ldrb	w0, [x0]
  41be7c:	strb	w0, [sp, #303]
  41be80:	ldrb	w0, [sp, #129]
  41be84:	ldrb	w1, [sp, #303]
  41be88:	cmp	w1, w0
  41be8c:	b.cc	41c1f0 <ferror@plt+0x18960>  // b.lo, b.ul, b.last
  41be90:	ldrb	w0, [sp, #129]
  41be94:	ldrb	w1, [sp, #303]
  41be98:	sub	w0, w1, w0
  41be9c:	strb	w0, [sp, #303]
  41bea0:	ldrb	w0, [sp, #128]
  41bea4:	ldrb	w1, [sp, #303]
  41bea8:	udiv	w0, w1, w0
  41beac:	and	w0, w0, #0xff
  41beb0:	and	x0, x0, #0xff
  41beb4:	str	x0, [sp, #376]
  41beb8:	ldrb	w0, [sp, #121]
  41bebc:	cmp	w0, #0x1
  41bec0:	b.ne	41bfa4 <ferror@plt+0x18714>  // b.any
  41bec4:	ldrb	w0, [sp, #120]
  41bec8:	and	x0, x0, #0xff
  41becc:	ldr	x1, [sp, #376]
  41bed0:	mul	x0, x1, x0
  41bed4:	str	x0, [sp, #376]
  41bed8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41bedc:	add	x0, x0, #0x9a8
  41bee0:	ldr	x1, [x0]
  41bee4:	ldr	x0, [sp, #376]
  41bee8:	add	x1, x1, x0
  41beec:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41bef0:	add	x0, x0, #0x9a8
  41bef4:	str	x1, [x0]
  41bef8:	ldr	x0, [sp, #376]
  41befc:	cmp	x0, #0x0
  41bf00:	b.eq	41bf10 <ferror@plt+0x18680>  // b.none
  41bf04:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41bf08:	add	x0, x0, #0x9a8
  41bf0c:	str	wzr, [x0, #8]
  41bf10:	adrp	x0, 459000 <warn@@Base+0xb330>
  41bf14:	add	x0, x0, #0x300
  41bf18:	bl	403840 <gettext@plt>
  41bf1c:	mov	x20, x0
  41bf20:	ldrb	w19, [sp, #303]
  41bf24:	ldr	x1, [sp, #376]
  41bf28:	adrp	x0, 455000 <warn@@Base+0x7330>
  41bf2c:	add	x0, x0, #0xfc0
  41bf30:	bl	40f570 <ferror@plt+0xbce0>
  41bf34:	mov	x21, x0
  41bf38:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41bf3c:	add	x0, x0, #0x9a8
  41bf40:	ldr	x0, [x0]
  41bf44:	mov	x1, x0
  41bf48:	adrp	x0, 455000 <warn@@Base+0x7330>
  41bf4c:	add	x0, x0, #0xf70
  41bf50:	bl	40f570 <ferror@plt+0xbce0>
  41bf54:	mov	x22, x0
  41bf58:	ldr	w0, [sp, #356]
  41bf5c:	cmp	w0, #0x0
  41bf60:	b.eq	41bf80 <ferror@plt+0x186f0>  // b.none
  41bf64:	ldr	x0, [sp, #376]
  41bf68:	cmp	x0, #0x0
  41bf6c:	b.eq	41bf80 <ferror@plt+0x186f0>  // b.none
  41bf70:	adrp	x0, 459000 <warn@@Base+0xb330>
  41bf74:	add	x0, x0, #0x338
  41bf78:	bl	403840 <gettext@plt>
  41bf7c:	b	41bf88 <ferror@plt+0x186f8>
  41bf80:	adrp	x0, 455000 <warn@@Base+0x7330>
  41bf84:	add	x0, x0, #0xe08
  41bf88:	mov	x4, x0
  41bf8c:	mov	x3, x22
  41bf90:	mov	x2, x21
  41bf94:	mov	w1, w19
  41bf98:	mov	x0, x20
  41bf9c:	bl	403780 <printf@plt>
  41bfa0:	b	41c0f0 <ferror@plt+0x18860>
  41bfa4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41bfa8:	add	x0, x0, #0x9a8
  41bfac:	ldrb	w0, [x0, #32]
  41bfb0:	and	x1, x0, #0xff
  41bfb4:	ldr	x0, [sp, #376]
  41bfb8:	add	x1, x1, x0
  41bfbc:	ldrb	w0, [sp, #121]
  41bfc0:	and	x0, x0, #0xff
  41bfc4:	udiv	x0, x1, x0
  41bfc8:	mov	w1, w0
  41bfcc:	ldrb	w0, [sp, #120]
  41bfd0:	mul	w0, w1, w0
  41bfd4:	str	w0, [sp, #220]
  41bfd8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41bfdc:	add	x0, x0, #0x9a8
  41bfe0:	ldr	x1, [x0]
  41bfe4:	ldr	w0, [sp, #220]
  41bfe8:	add	x1, x1, x0
  41bfec:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41bff0:	add	x0, x0, #0x9a8
  41bff4:	str	x1, [x0]
  41bff8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41bffc:	add	x0, x0, #0x9a8
  41c000:	ldrb	w0, [x0, #32]
  41c004:	and	x1, x0, #0xff
  41c008:	ldr	x0, [sp, #376]
  41c00c:	add	x0, x1, x0
  41c010:	ldrb	w1, [sp, #121]
  41c014:	and	x1, x1, #0xff
  41c018:	udiv	x2, x0, x1
  41c01c:	mul	x1, x2, x1
  41c020:	sub	x0, x0, x1
  41c024:	and	w1, w0, #0xff
  41c028:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c02c:	add	x0, x0, #0x9a8
  41c030:	strb	w1, [x0, #32]
  41c034:	ldr	w0, [sp, #220]
  41c038:	cmp	w0, #0x0
  41c03c:	b.eq	41c04c <ferror@plt+0x187bc>  // b.none
  41c040:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c044:	add	x0, x0, #0x9a8
  41c048:	str	wzr, [x0, #8]
  41c04c:	adrp	x0, 459000 <warn@@Base+0xb330>
  41c050:	add	x0, x0, #0x348
  41c054:	bl	403840 <gettext@plt>
  41c058:	mov	x20, x0
  41c05c:	ldrb	w19, [sp, #303]
  41c060:	ldr	x1, [sp, #376]
  41c064:	adrp	x0, 455000 <warn@@Base+0x7330>
  41c068:	add	x0, x0, #0xfc0
  41c06c:	bl	40f570 <ferror@plt+0xbce0>
  41c070:	mov	x21, x0
  41c074:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c078:	add	x0, x0, #0x9a8
  41c07c:	ldr	x0, [x0]
  41c080:	mov	x1, x0
  41c084:	adrp	x0, 455000 <warn@@Base+0x7330>
  41c088:	add	x0, x0, #0xf70
  41c08c:	bl	40f570 <ferror@plt+0xbce0>
  41c090:	mov	x22, x0
  41c094:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c098:	add	x0, x0, #0x9a8
  41c09c:	ldrb	w0, [x0, #32]
  41c0a0:	mov	w23, w0
  41c0a4:	ldr	w0, [sp, #356]
  41c0a8:	cmp	w0, #0x0
  41c0ac:	b.eq	41c0cc <ferror@plt+0x1883c>  // b.none
  41c0b0:	ldr	w0, [sp, #220]
  41c0b4:	cmp	w0, #0x0
  41c0b8:	b.eq	41c0cc <ferror@plt+0x1883c>  // b.none
  41c0bc:	adrp	x0, 459000 <warn@@Base+0xb330>
  41c0c0:	add	x0, x0, #0x338
  41c0c4:	bl	403840 <gettext@plt>
  41c0c8:	b	41c0d4 <ferror@plt+0x18844>
  41c0cc:	adrp	x0, 455000 <warn@@Base+0x7330>
  41c0d0:	add	x0, x0, #0xe08
  41c0d4:	mov	x5, x0
  41c0d8:	mov	w4, w23
  41c0dc:	mov	x3, x22
  41c0e0:	mov	x2, x21
  41c0e4:	mov	w1, w19
  41c0e8:	mov	x0, x20
  41c0ec:	bl	403780 <printf@plt>
  41c0f0:	ldrb	w1, [sp, #128]
  41c0f4:	ldrb	w0, [sp, #303]
  41c0f8:	udiv	w2, w0, w1
  41c0fc:	mul	w1, w2, w1
  41c100:	sub	w0, w0, w1
  41c104:	and	w0, w0, #0xff
  41c108:	mov	w1, w0
  41c10c:	ldr	w0, [sp, #124]
  41c110:	add	w0, w1, w0
  41c114:	sxtw	x0, w0
  41c118:	str	x0, [sp, #272]
  41c11c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c120:	add	x0, x0, #0x9a8
  41c124:	ldr	w0, [x0, #16]
  41c128:	ldr	x1, [sp, #272]
  41c12c:	add	w1, w0, w1
  41c130:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c134:	add	x0, x0, #0x9a8
  41c138:	str	w1, [x0, #16]
  41c13c:	adrp	x0, 459000 <warn@@Base+0xb330>
  41c140:	add	x0, x0, #0x388
  41c144:	bl	403840 <gettext@plt>
  41c148:	mov	x19, x0
  41c14c:	ldr	x0, [sp, #272]
  41c150:	mov	x1, x0
  41c154:	adrp	x0, 456000 <warn@@Base+0x8330>
  41c158:	add	x0, x0, #0x6c8
  41c15c:	bl	40f570 <ferror@plt+0xbce0>
  41c160:	mov	x1, x0
  41c164:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c168:	add	x0, x0, #0x9a8
  41c16c:	ldr	w0, [x0, #16]
  41c170:	mov	w2, w0
  41c174:	mov	x0, x19
  41c178:	bl	403780 <printf@plt>
  41c17c:	ldr	w0, [sp, #356]
  41c180:	cmp	w0, #0x0
  41c184:	b.ne	41c19c <ferror@plt+0x1890c>  // b.any
  41c188:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c18c:	add	x0, x0, #0x9a8
  41c190:	ldr	w0, [x0, #8]
  41c194:	cmp	w0, #0x0
  41c198:	b.eq	41c1c8 <ferror@plt+0x18938>  // b.none
  41c19c:	adrp	x0, 459000 <warn@@Base+0xb330>
  41c1a0:	add	x0, x0, #0x3a0
  41c1a4:	bl	403840 <gettext@plt>
  41c1a8:	mov	x2, x0
  41c1ac:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c1b0:	add	x0, x0, #0x9a8
  41c1b4:	ldr	w0, [x0, #8]
  41c1b8:	mov	w1, w0
  41c1bc:	mov	x0, x2
  41c1c0:	bl	403780 <printf@plt>
  41c1c4:	b	41c1d0 <ferror@plt+0x18940>
  41c1c8:	mov	w0, #0xa                   	// #10
  41c1cc:	bl	4037e0 <putchar@plt>
  41c1d0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c1d4:	add	x0, x0, #0x9a8
  41c1d8:	ldr	w0, [x0, #8]
  41c1dc:	add	w1, w0, #0x1
  41c1e0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c1e4:	add	x0, x0, #0x9a8
  41c1e8:	str	w1, [x0, #8]
  41c1ec:	b	41ce10 <ferror@plt+0x19580>
  41c1f0:	ldrb	w0, [sp, #303]
  41c1f4:	cmp	w0, #0xc
  41c1f8:	b.eq	41cc68 <ferror@plt+0x193d8>  // b.none
  41c1fc:	cmp	w0, #0xc
  41c200:	b.gt	41ccfc <ferror@plt+0x1946c>
  41c204:	cmp	w0, #0xb
  41c208:	b.eq	41cc54 <ferror@plt+0x193c4>  // b.none
  41c20c:	cmp	w0, #0xb
  41c210:	b.gt	41ccfc <ferror@plt+0x1946c>
  41c214:	cmp	w0, #0xa
  41c218:	b.eq	41cc40 <ferror@plt+0x193b0>  // b.none
  41c21c:	cmp	w0, #0xa
  41c220:	b.gt	41ccfc <ferror@plt+0x1946c>
  41c224:	cmp	w0, #0x9
  41c228:	b.eq	41caf0 <ferror@plt+0x19260>  // b.none
  41c22c:	cmp	w0, #0x9
  41c230:	b.gt	41ccfc <ferror@plt+0x1946c>
  41c234:	cmp	w0, #0x8
  41c238:	b.eq	41c8a4 <ferror@plt+0x19014>  // b.none
  41c23c:	cmp	w0, #0x8
  41c240:	b.gt	41ccfc <ferror@plt+0x1946c>
  41c244:	cmp	w0, #0x7
  41c248:	b.eq	41c880 <ferror@plt+0x18ff0>  // b.none
  41c24c:	cmp	w0, #0x7
  41c250:	b.gt	41ccfc <ferror@plt+0x1946c>
  41c254:	cmp	w0, #0x6
  41c258:	b.eq	41c80c <ferror@plt+0x18f7c>  // b.none
  41c25c:	cmp	w0, #0x6
  41c260:	b.gt	41ccfc <ferror@plt+0x1946c>
  41c264:	cmp	w0, #0x5
  41c268:	b.eq	41c764 <ferror@plt+0x18ed4>  // b.none
  41c26c:	cmp	w0, #0x5
  41c270:	b.gt	41ccfc <ferror@plt+0x1946c>
  41c274:	cmp	w0, #0x4
  41c278:	b.eq	41c6bc <ferror@plt+0x18e2c>  // b.none
  41c27c:	cmp	w0, #0x4
  41c280:	b.gt	41ccfc <ferror@plt+0x1946c>
  41c284:	cmp	w0, #0x3
  41c288:	b.eq	41c5f4 <ferror@plt+0x18d64>  // b.none
  41c28c:	cmp	w0, #0x3
  41c290:	b.gt	41ccfc <ferror@plt+0x1946c>
  41c294:	cmp	w0, #0x2
  41c298:	b.eq	41c364 <ferror@plt+0x18ad4>  // b.none
  41c29c:	cmp	w0, #0x2
  41c2a0:	b.gt	41ccfc <ferror@plt+0x1946c>
  41c2a4:	cmp	w0, #0x0
  41c2a8:	b.eq	41c2b8 <ferror@plt+0x18a28>  // b.none
  41c2ac:	cmp	w0, #0x1
  41c2b0:	b.eq	41c2e0 <ferror@plt+0x18a50>  // b.none
  41c2b4:	b	41ccfc <ferror@plt+0x1946c>
  41c2b8:	ldrb	w0, [sp, #122]
  41c2bc:	ldr	x2, [sp, #72]
  41c2c0:	mov	w1, w0
  41c2c4:	ldr	x0, [sp, #80]
  41c2c8:	bl	40f924 <ferror@plt+0xc094>
  41c2cc:	mov	x1, x0
  41c2d0:	ldr	x0, [sp, #80]
  41c2d4:	add	x0, x0, x1
  41c2d8:	str	x0, [sp, #80]
  41c2dc:	b	41ce10 <ferror@plt+0x19580>
  41c2e0:	adrp	x0, 459000 <warn@@Base+0xb330>
  41c2e4:	add	x0, x0, #0x3b0
  41c2e8:	bl	403840 <gettext@plt>
  41c2ec:	bl	403780 <printf@plt>
  41c2f0:	ldr	w0, [sp, #356]
  41c2f4:	cmp	w0, #0x0
  41c2f8:	b.ne	41c310 <ferror@plt+0x18a80>  // b.any
  41c2fc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c300:	add	x0, x0, #0x9a8
  41c304:	ldr	w0, [x0, #8]
  41c308:	cmp	w0, #0x0
  41c30c:	b.eq	41c33c <ferror@plt+0x18aac>  // b.none
  41c310:	adrp	x0, 459000 <warn@@Base+0xb330>
  41c314:	add	x0, x0, #0x3a0
  41c318:	bl	403840 <gettext@plt>
  41c31c:	mov	x2, x0
  41c320:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c324:	add	x0, x0, #0x9a8
  41c328:	ldr	w0, [x0, #8]
  41c32c:	mov	w1, w0
  41c330:	mov	x0, x2
  41c334:	bl	403780 <printf@plt>
  41c338:	b	41c344 <ferror@plt+0x18ab4>
  41c33c:	mov	w0, #0xa                   	// #10
  41c340:	bl	4037e0 <putchar@plt>
  41c344:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c348:	add	x0, x0, #0x9a8
  41c34c:	ldr	w0, [x0, #8]
  41c350:	add	w1, w0, #0x1
  41c354:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c358:	add	x0, x0, #0x9a8
  41c35c:	str	w1, [x0, #8]
  41c360:	b	41ce10 <ferror@plt+0x19580>
  41c364:	add	x1, sp, #0xb0
  41c368:	add	x0, sp, #0xb4
  41c36c:	mov	x4, x1
  41c370:	mov	x3, x0
  41c374:	mov	w2, #0x0                   	// #0
  41c378:	ldr	x1, [sp, #72]
  41c37c:	ldr	x0, [sp, #80]
  41c380:	bl	40f70c <ferror@plt+0xbe7c>
  41c384:	str	x0, [sp, #240]
  41c388:	ldr	w0, [sp, #180]
  41c38c:	mov	w0, w0
  41c390:	ldr	x1, [sp, #80]
  41c394:	add	x0, x1, x0
  41c398:	str	x0, [sp, #80]
  41c39c:	ldr	x0, [sp, #240]
  41c3a0:	str	x0, [sp, #376]
  41c3a4:	ldr	x1, [sp, #376]
  41c3a8:	ldr	x0, [sp, #240]
  41c3ac:	cmp	x1, x0
  41c3b0:	b.eq	41c3c0 <ferror@plt+0x18b30>  // b.none
  41c3b4:	ldr	w0, [sp, #176]
  41c3b8:	orr	w0, w0, #0x2
  41c3bc:	str	w0, [sp, #176]
  41c3c0:	ldr	w0, [sp, #176]
  41c3c4:	bl	40f21c <ferror@plt+0xb98c>
  41c3c8:	ldrb	w0, [sp, #121]
  41c3cc:	cmp	w0, #0x1
  41c3d0:	b.ne	41c4ac <ferror@plt+0x18c1c>  // b.any
  41c3d4:	ldrb	w0, [sp, #120]
  41c3d8:	and	x0, x0, #0xff
  41c3dc:	ldr	x1, [sp, #376]
  41c3e0:	mul	x0, x1, x0
  41c3e4:	str	x0, [sp, #376]
  41c3e8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c3ec:	add	x0, x0, #0x9a8
  41c3f0:	ldr	x1, [x0]
  41c3f4:	ldr	x0, [sp, #376]
  41c3f8:	add	x1, x1, x0
  41c3fc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c400:	add	x0, x0, #0x9a8
  41c404:	str	x1, [x0]
  41c408:	ldr	x0, [sp, #376]
  41c40c:	cmp	x0, #0x0
  41c410:	b.eq	41c420 <ferror@plt+0x18b90>  // b.none
  41c414:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c418:	add	x0, x0, #0x9a8
  41c41c:	str	wzr, [x0, #8]
  41c420:	adrp	x0, 459000 <warn@@Base+0xb330>
  41c424:	add	x0, x0, #0x3b8
  41c428:	bl	403840 <gettext@plt>
  41c42c:	mov	x19, x0
  41c430:	ldr	x1, [sp, #376]
  41c434:	adrp	x0, 455000 <warn@@Base+0x7330>
  41c438:	add	x0, x0, #0xfc0
  41c43c:	bl	40f570 <ferror@plt+0xbce0>
  41c440:	mov	x20, x0
  41c444:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c448:	add	x0, x0, #0x9a8
  41c44c:	ldr	x0, [x0]
  41c450:	mov	x1, x0
  41c454:	adrp	x0, 455000 <warn@@Base+0x7330>
  41c458:	add	x0, x0, #0xf70
  41c45c:	bl	40f570 <ferror@plt+0xbce0>
  41c460:	mov	x21, x0
  41c464:	ldr	w0, [sp, #356]
  41c468:	cmp	w0, #0x0
  41c46c:	b.eq	41c48c <ferror@plt+0x18bfc>  // b.none
  41c470:	ldr	x0, [sp, #376]
  41c474:	cmp	x0, #0x0
  41c478:	b.eq	41c48c <ferror@plt+0x18bfc>  // b.none
  41c47c:	adrp	x0, 459000 <warn@@Base+0xb330>
  41c480:	add	x0, x0, #0x338
  41c484:	bl	403840 <gettext@plt>
  41c488:	b	41c494 <ferror@plt+0x18c04>
  41c48c:	adrp	x0, 455000 <warn@@Base+0x7330>
  41c490:	add	x0, x0, #0xe08
  41c494:	mov	x3, x0
  41c498:	mov	x2, x21
  41c49c:	mov	x1, x20
  41c4a0:	mov	x0, x19
  41c4a4:	bl	403780 <printf@plt>
  41c4a8:	b	41ce10 <ferror@plt+0x19580>
  41c4ac:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c4b0:	add	x0, x0, #0x9a8
  41c4b4:	ldrb	w0, [x0, #32]
  41c4b8:	and	x1, x0, #0xff
  41c4bc:	ldr	x0, [sp, #376]
  41c4c0:	add	x1, x1, x0
  41c4c4:	ldrb	w0, [sp, #121]
  41c4c8:	and	x0, x0, #0xff
  41c4cc:	udiv	x0, x1, x0
  41c4d0:	mov	w1, w0
  41c4d4:	ldrb	w0, [sp, #120]
  41c4d8:	mul	w0, w1, w0
  41c4dc:	str	w0, [sp, #236]
  41c4e0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c4e4:	add	x0, x0, #0x9a8
  41c4e8:	ldr	x1, [x0]
  41c4ec:	ldr	w0, [sp, #236]
  41c4f0:	add	x1, x1, x0
  41c4f4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c4f8:	add	x0, x0, #0x9a8
  41c4fc:	str	x1, [x0]
  41c500:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c504:	add	x0, x0, #0x9a8
  41c508:	ldrb	w0, [x0, #32]
  41c50c:	and	x1, x0, #0xff
  41c510:	ldr	x0, [sp, #376]
  41c514:	add	x0, x1, x0
  41c518:	ldrb	w1, [sp, #121]
  41c51c:	and	x1, x1, #0xff
  41c520:	udiv	x2, x0, x1
  41c524:	mul	x1, x2, x1
  41c528:	sub	x0, x0, x1
  41c52c:	and	w1, w0, #0xff
  41c530:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c534:	add	x0, x0, #0x9a8
  41c538:	strb	w1, [x0, #32]
  41c53c:	ldr	w0, [sp, #236]
  41c540:	cmp	w0, #0x0
  41c544:	b.eq	41c554 <ferror@plt+0x18cc4>  // b.none
  41c548:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c54c:	add	x0, x0, #0x9a8
  41c550:	str	wzr, [x0, #8]
  41c554:	adrp	x0, 459000 <warn@@Base+0xb330>
  41c558:	add	x0, x0, #0x3d8
  41c55c:	bl	403840 <gettext@plt>
  41c560:	mov	x19, x0
  41c564:	ldr	x1, [sp, #376]
  41c568:	adrp	x0, 455000 <warn@@Base+0x7330>
  41c56c:	add	x0, x0, #0xfc0
  41c570:	bl	40f570 <ferror@plt+0xbce0>
  41c574:	mov	x20, x0
  41c578:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c57c:	add	x0, x0, #0x9a8
  41c580:	ldr	x0, [x0]
  41c584:	mov	x1, x0
  41c588:	adrp	x0, 455000 <warn@@Base+0x7330>
  41c58c:	add	x0, x0, #0xf70
  41c590:	bl	40f570 <ferror@plt+0xbce0>
  41c594:	mov	x21, x0
  41c598:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c59c:	add	x0, x0, #0x9a8
  41c5a0:	ldrb	w0, [x0, #32]
  41c5a4:	mov	w22, w0
  41c5a8:	ldr	w0, [sp, #356]
  41c5ac:	cmp	w0, #0x0
  41c5b0:	b.eq	41c5d0 <ferror@plt+0x18d40>  // b.none
  41c5b4:	ldr	w0, [sp, #236]
  41c5b8:	cmp	w0, #0x0
  41c5bc:	b.eq	41c5d0 <ferror@plt+0x18d40>  // b.none
  41c5c0:	adrp	x0, 459000 <warn@@Base+0xb330>
  41c5c4:	add	x0, x0, #0x338
  41c5c8:	bl	403840 <gettext@plt>
  41c5cc:	b	41c5d8 <ferror@plt+0x18d48>
  41c5d0:	adrp	x0, 455000 <warn@@Base+0x7330>
  41c5d4:	add	x0, x0, #0xe08
  41c5d8:	mov	x4, x0
  41c5dc:	mov	w3, w22
  41c5e0:	mov	x2, x21
  41c5e4:	mov	x1, x20
  41c5e8:	mov	x0, x19
  41c5ec:	bl	403780 <printf@plt>
  41c5f0:	b	41ce10 <ferror@plt+0x19580>
  41c5f4:	add	x1, sp, #0xa8
  41c5f8:	add	x0, sp, #0xac
  41c5fc:	mov	x4, x1
  41c600:	mov	x3, x0
  41c604:	mov	w2, #0x1                   	// #1
  41c608:	ldr	x1, [sp, #72]
  41c60c:	ldr	x0, [sp, #80]
  41c610:	bl	40f70c <ferror@plt+0xbe7c>
  41c614:	str	x0, [sp, #248]
  41c618:	ldr	w0, [sp, #172]
  41c61c:	mov	w0, w0
  41c620:	ldr	x1, [sp, #80]
  41c624:	add	x0, x1, x0
  41c628:	str	x0, [sp, #80]
  41c62c:	ldr	x0, [sp, #248]
  41c630:	str	x0, [sp, #272]
  41c634:	ldr	x1, [sp, #272]
  41c638:	ldr	x0, [sp, #248]
  41c63c:	cmp	x1, x0
  41c640:	b.eq	41c650 <ferror@plt+0x18dc0>  // b.none
  41c644:	ldr	w0, [sp, #168]
  41c648:	orr	w0, w0, #0x2
  41c64c:	str	w0, [sp, #168]
  41c650:	ldr	w0, [sp, #168]
  41c654:	bl	40f21c <ferror@plt+0xb98c>
  41c658:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c65c:	add	x0, x0, #0x9a8
  41c660:	ldr	w0, [x0, #16]
  41c664:	ldr	x1, [sp, #272]
  41c668:	add	w1, w0, w1
  41c66c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c670:	add	x0, x0, #0x9a8
  41c674:	str	w1, [x0, #16]
  41c678:	adrp	x0, 459000 <warn@@Base+0xb330>
  41c67c:	add	x0, x0, #0x400
  41c680:	bl	403840 <gettext@plt>
  41c684:	mov	x19, x0
  41c688:	ldr	x0, [sp, #272]
  41c68c:	mov	x1, x0
  41c690:	adrp	x0, 456000 <warn@@Base+0x8330>
  41c694:	add	x0, x0, #0x6c8
  41c698:	bl	40f570 <ferror@plt+0xbce0>
  41c69c:	mov	x1, x0
  41c6a0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c6a4:	add	x0, x0, #0x9a8
  41c6a8:	ldr	w0, [x0, #16]
  41c6ac:	mov	w2, w0
  41c6b0:	mov	x0, x19
  41c6b4:	bl	403780 <printf@plt>
  41c6b8:	b	41ce10 <ferror@plt+0x19580>
  41c6bc:	add	x1, sp, #0xa0
  41c6c0:	add	x0, sp, #0xa4
  41c6c4:	mov	x4, x1
  41c6c8:	mov	x3, x0
  41c6cc:	mov	w2, #0x0                   	// #0
  41c6d0:	ldr	x1, [sp, #72]
  41c6d4:	ldr	x0, [sp, #80]
  41c6d8:	bl	40f70c <ferror@plt+0xbe7c>
  41c6dc:	str	x0, [sp, #256]
  41c6e0:	ldr	w0, [sp, #164]
  41c6e4:	mov	w0, w0
  41c6e8:	ldr	x1, [sp, #80]
  41c6ec:	add	x0, x1, x0
  41c6f0:	str	x0, [sp, #80]
  41c6f4:	ldr	x0, [sp, #256]
  41c6f8:	str	x0, [sp, #376]
  41c6fc:	ldr	x1, [sp, #376]
  41c700:	ldr	x0, [sp, #256]
  41c704:	cmp	x1, x0
  41c708:	b.eq	41c718 <ferror@plt+0x18e88>  // b.none
  41c70c:	ldr	w0, [sp, #160]
  41c710:	orr	w0, w0, #0x2
  41c714:	str	w0, [sp, #160]
  41c718:	ldr	w0, [sp, #160]
  41c71c:	bl	40f21c <ferror@plt+0xb98c>
  41c720:	adrp	x0, 459000 <warn@@Base+0xb330>
  41c724:	add	x0, x0, #0x420
  41c728:	bl	403840 <gettext@plt>
  41c72c:	mov	x19, x0
  41c730:	ldr	x1, [sp, #376]
  41c734:	adrp	x0, 455000 <warn@@Base+0x7330>
  41c738:	add	x0, x0, #0xfc0
  41c73c:	bl	40f570 <ferror@plt+0xbce0>
  41c740:	mov	x1, x0
  41c744:	mov	x0, x19
  41c748:	bl	403780 <printf@plt>
  41c74c:	ldr	x0, [sp, #376]
  41c750:	mov	w1, w0
  41c754:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c758:	add	x0, x0, #0x9a8
  41c75c:	str	w1, [x0, #12]
  41c760:	b	41ce10 <ferror@plt+0x19580>
  41c764:	add	x1, sp, #0x98
  41c768:	add	x0, sp, #0x9c
  41c76c:	mov	x4, x1
  41c770:	mov	x3, x0
  41c774:	mov	w2, #0x0                   	// #0
  41c778:	ldr	x1, [sp, #72]
  41c77c:	ldr	x0, [sp, #80]
  41c780:	bl	40f70c <ferror@plt+0xbe7c>
  41c784:	str	x0, [sp, #264]
  41c788:	ldr	w0, [sp, #156]
  41c78c:	mov	w0, w0
  41c790:	ldr	x1, [sp, #80]
  41c794:	add	x0, x1, x0
  41c798:	str	x0, [sp, #80]
  41c79c:	ldr	x0, [sp, #264]
  41c7a0:	str	x0, [sp, #376]
  41c7a4:	ldr	x1, [sp, #376]
  41c7a8:	ldr	x0, [sp, #264]
  41c7ac:	cmp	x1, x0
  41c7b0:	b.eq	41c7c0 <ferror@plt+0x18f30>  // b.none
  41c7b4:	ldr	w0, [sp, #152]
  41c7b8:	orr	w0, w0, #0x2
  41c7bc:	str	w0, [sp, #152]
  41c7c0:	ldr	w0, [sp, #152]
  41c7c4:	bl	40f21c <ferror@plt+0xb98c>
  41c7c8:	adrp	x0, 459000 <warn@@Base+0xb330>
  41c7cc:	add	x0, x0, #0x458
  41c7d0:	bl	403840 <gettext@plt>
  41c7d4:	mov	x19, x0
  41c7d8:	ldr	x1, [sp, #376]
  41c7dc:	adrp	x0, 455000 <warn@@Base+0x7330>
  41c7e0:	add	x0, x0, #0xfc0
  41c7e4:	bl	40f570 <ferror@plt+0xbce0>
  41c7e8:	mov	x1, x0
  41c7ec:	mov	x0, x19
  41c7f0:	bl	403780 <printf@plt>
  41c7f4:	ldr	x0, [sp, #376]
  41c7f8:	mov	w1, w0
  41c7fc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c800:	add	x0, x0, #0x9a8
  41c804:	str	w1, [x0, #20]
  41c808:	b	41ce10 <ferror@plt+0x19580>
  41c80c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c810:	add	x0, x0, #0x9a8
  41c814:	ldr	w0, [x0, #24]
  41c818:	sxtw	x0, w0
  41c81c:	str	x0, [sp, #272]
  41c820:	ldr	x0, [sp, #272]
  41c824:	cmp	x0, #0x0
  41c828:	cset	w0, eq  // eq = none
  41c82c:	and	w0, w0, #0xff
  41c830:	and	x0, x0, #0xff
  41c834:	str	x0, [sp, #272]
  41c838:	adrp	x0, 459000 <warn@@Base+0xb330>
  41c83c:	add	x0, x0, #0x470
  41c840:	bl	403840 <gettext@plt>
  41c844:	mov	x19, x0
  41c848:	ldr	x0, [sp, #272]
  41c84c:	mov	x1, x0
  41c850:	adrp	x0, 456000 <warn@@Base+0x8330>
  41c854:	add	x0, x0, #0x6c8
  41c858:	bl	40f570 <ferror@plt+0xbce0>
  41c85c:	mov	x1, x0
  41c860:	mov	x0, x19
  41c864:	bl	403780 <printf@plt>
  41c868:	ldr	x0, [sp, #272]
  41c86c:	mov	w1, w0
  41c870:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c874:	add	x0, x0, #0x9a8
  41c878:	str	w1, [x0, #24]
  41c87c:	b	41ce10 <ferror@plt+0x19580>
  41c880:	adrp	x0, 459000 <warn@@Base+0xb330>
  41c884:	add	x0, x0, #0x488
  41c888:	bl	403840 <gettext@plt>
  41c88c:	bl	403780 <printf@plt>
  41c890:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c894:	add	x0, x0, #0x9a8
  41c898:	mov	w1, #0x1                   	// #1
  41c89c:	str	w1, [x0, #28]
  41c8a0:	b	41ce10 <ferror@plt+0x19580>
  41c8a4:	ldrb	w0, [sp, #129]
  41c8a8:	mov	w1, w0
  41c8ac:	mov	w0, #0xff                  	// #255
  41c8b0:	sub	w0, w0, w1
  41c8b4:	ldrb	w1, [sp, #128]
  41c8b8:	sdiv	w0, w0, w1
  41c8bc:	sxtw	x0, w0
  41c8c0:	str	x0, [sp, #376]
  41c8c4:	ldrb	w0, [sp, #121]
  41c8c8:	cmp	w0, #0x0
  41c8cc:	b.eq	41c9a8 <ferror@plt+0x19118>  // b.none
  41c8d0:	ldrb	w0, [sp, #120]
  41c8d4:	and	x0, x0, #0xff
  41c8d8:	ldr	x1, [sp, #376]
  41c8dc:	mul	x0, x1, x0
  41c8e0:	str	x0, [sp, #376]
  41c8e4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c8e8:	add	x0, x0, #0x9a8
  41c8ec:	ldr	x1, [x0]
  41c8f0:	ldr	x0, [sp, #376]
  41c8f4:	add	x1, x1, x0
  41c8f8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c8fc:	add	x0, x0, #0x9a8
  41c900:	str	x1, [x0]
  41c904:	ldr	x0, [sp, #376]
  41c908:	cmp	x0, #0x0
  41c90c:	b.eq	41c91c <ferror@plt+0x1908c>  // b.none
  41c910:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c914:	add	x0, x0, #0x9a8
  41c918:	str	wzr, [x0, #8]
  41c91c:	adrp	x0, 459000 <warn@@Base+0xb330>
  41c920:	add	x0, x0, #0x4a0
  41c924:	bl	403840 <gettext@plt>
  41c928:	mov	x19, x0
  41c92c:	ldr	x1, [sp, #376]
  41c930:	adrp	x0, 455000 <warn@@Base+0x7330>
  41c934:	add	x0, x0, #0xfc0
  41c938:	bl	40f570 <ferror@plt+0xbce0>
  41c93c:	mov	x20, x0
  41c940:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c944:	add	x0, x0, #0x9a8
  41c948:	ldr	x0, [x0]
  41c94c:	mov	x1, x0
  41c950:	adrp	x0, 455000 <warn@@Base+0x7330>
  41c954:	add	x0, x0, #0xf70
  41c958:	bl	40f570 <ferror@plt+0xbce0>
  41c95c:	mov	x21, x0
  41c960:	ldr	w0, [sp, #356]
  41c964:	cmp	w0, #0x0
  41c968:	b.eq	41c988 <ferror@plt+0x190f8>  // b.none
  41c96c:	ldr	x0, [sp, #376]
  41c970:	cmp	x0, #0x0
  41c974:	b.eq	41c988 <ferror@plt+0x190f8>  // b.none
  41c978:	adrp	x0, 459000 <warn@@Base+0xb330>
  41c97c:	add	x0, x0, #0x338
  41c980:	bl	403840 <gettext@plt>
  41c984:	b	41c990 <ferror@plt+0x19100>
  41c988:	adrp	x0, 455000 <warn@@Base+0x7330>
  41c98c:	add	x0, x0, #0xe08
  41c990:	mov	x3, x0
  41c994:	mov	x2, x21
  41c998:	mov	x1, x20
  41c99c:	mov	x0, x19
  41c9a0:	bl	403780 <printf@plt>
  41c9a4:	b	41ce10 <ferror@plt+0x19580>
  41c9a8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c9ac:	add	x0, x0, #0x9a8
  41c9b0:	ldrb	w0, [x0, #32]
  41c9b4:	and	x1, x0, #0xff
  41c9b8:	ldr	x0, [sp, #376]
  41c9bc:	add	x1, x1, x0
  41c9c0:	ldrb	w0, [sp, #121]
  41c9c4:	and	x0, x0, #0xff
  41c9c8:	udiv	x0, x1, x0
  41c9cc:	mov	w1, w0
  41c9d0:	ldrb	w0, [sp, #120]
  41c9d4:	mul	w0, w1, w0
  41c9d8:	str	w0, [sp, #284]
  41c9dc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c9e0:	add	x0, x0, #0x9a8
  41c9e4:	ldr	x1, [x0]
  41c9e8:	ldr	w0, [sp, #284]
  41c9ec:	add	x1, x1, x0
  41c9f0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41c9f4:	add	x0, x0, #0x9a8
  41c9f8:	str	x1, [x0]
  41c9fc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41ca00:	add	x0, x0, #0x9a8
  41ca04:	ldrb	w0, [x0, #32]
  41ca08:	and	x1, x0, #0xff
  41ca0c:	ldr	x0, [sp, #376]
  41ca10:	add	x0, x1, x0
  41ca14:	ldrb	w1, [sp, #121]
  41ca18:	and	x1, x1, #0xff
  41ca1c:	udiv	x2, x0, x1
  41ca20:	mul	x1, x2, x1
  41ca24:	sub	x0, x0, x1
  41ca28:	and	w1, w0, #0xff
  41ca2c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41ca30:	add	x0, x0, #0x9a8
  41ca34:	strb	w1, [x0, #32]
  41ca38:	ldr	w0, [sp, #284]
  41ca3c:	cmp	w0, #0x0
  41ca40:	b.eq	41ca50 <ferror@plt+0x191c0>  // b.none
  41ca44:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41ca48:	add	x0, x0, #0x9a8
  41ca4c:	str	wzr, [x0, #8]
  41ca50:	adrp	x0, 459000 <warn@@Base+0xb330>
  41ca54:	add	x0, x0, #0x4c8
  41ca58:	bl	403840 <gettext@plt>
  41ca5c:	mov	x19, x0
  41ca60:	ldr	x1, [sp, #376]
  41ca64:	adrp	x0, 455000 <warn@@Base+0x7330>
  41ca68:	add	x0, x0, #0xfc0
  41ca6c:	bl	40f570 <ferror@plt+0xbce0>
  41ca70:	mov	x20, x0
  41ca74:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41ca78:	add	x0, x0, #0x9a8
  41ca7c:	ldr	x0, [x0]
  41ca80:	mov	x1, x0
  41ca84:	adrp	x0, 455000 <warn@@Base+0x7330>
  41ca88:	add	x0, x0, #0xf70
  41ca8c:	bl	40f570 <ferror@plt+0xbce0>
  41ca90:	mov	x21, x0
  41ca94:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41ca98:	add	x0, x0, #0x9a8
  41ca9c:	ldrb	w0, [x0, #32]
  41caa0:	mov	w22, w0
  41caa4:	ldr	w0, [sp, #356]
  41caa8:	cmp	w0, #0x0
  41caac:	b.eq	41cacc <ferror@plt+0x1923c>  // b.none
  41cab0:	ldr	w0, [sp, #284]
  41cab4:	cmp	w0, #0x0
  41cab8:	b.eq	41cacc <ferror@plt+0x1923c>  // b.none
  41cabc:	adrp	x0, 459000 <warn@@Base+0xb330>
  41cac0:	add	x0, x0, #0x338
  41cac4:	bl	403840 <gettext@plt>
  41cac8:	b	41cad4 <ferror@plt+0x19244>
  41cacc:	adrp	x0, 455000 <warn@@Base+0x7330>
  41cad0:	add	x0, x0, #0xe08
  41cad4:	mov	x4, x0
  41cad8:	mov	w3, w22
  41cadc:	mov	x2, x21
  41cae0:	mov	x1, x20
  41cae4:	mov	x0, x19
  41cae8:	bl	403780 <printf@plt>
  41caec:	b	41ce10 <ferror@plt+0x19580>
  41caf0:	mov	w0, #0x2                   	// #2
  41caf4:	str	w0, [sp, #372]
  41caf8:	ldr	w0, [sp, #372]
  41cafc:	cmp	w0, #0x8
  41cb00:	b.ls	41cb34 <ferror@plt+0x192a4>  // b.plast
  41cb04:	ldr	w0, [sp, #372]
  41cb08:	mov	x2, x0
  41cb0c:	adrp	x0, 455000 <warn@@Base+0x7330>
  41cb10:	add	x1, x0, #0xec0
  41cb14:	adrp	x0, 455000 <warn@@Base+0x7330>
  41cb18:	add	x0, x0, #0xf10
  41cb1c:	bl	402f90 <ngettext@plt>
  41cb20:	mov	w2, #0x8                   	// #8
  41cb24:	ldr	w1, [sp, #372]
  41cb28:	bl	44dbd0 <error@@Base>
  41cb2c:	mov	w0, #0x8                   	// #8
  41cb30:	str	w0, [sp, #372]
  41cb34:	ldr	w0, [sp, #372]
  41cb38:	ldr	x1, [sp, #80]
  41cb3c:	add	x0, x1, x0
  41cb40:	ldr	x1, [sp, #72]
  41cb44:	cmp	x1, x0
  41cb48:	b.hi	41cb74 <ferror@plt+0x192e4>  // b.pmore
  41cb4c:	ldr	x1, [sp, #80]
  41cb50:	ldr	x0, [sp, #72]
  41cb54:	cmp	x1, x0
  41cb58:	b.cs	41cb70 <ferror@plt+0x192e0>  // b.hs, b.nlast
  41cb5c:	ldr	x1, [sp, #72]
  41cb60:	ldr	x0, [sp, #80]
  41cb64:	sub	x0, x1, x0
  41cb68:	str	w0, [sp, #372]
  41cb6c:	b	41cb74 <ferror@plt+0x192e4>
  41cb70:	str	wzr, [sp, #372]
  41cb74:	ldr	w0, [sp, #372]
  41cb78:	cmp	w0, #0x0
  41cb7c:	b.eq	41cb8c <ferror@plt+0x192fc>  // b.none
  41cb80:	ldr	w0, [sp, #372]
  41cb84:	cmp	w0, #0x8
  41cb88:	b.ls	41cb94 <ferror@plt+0x19304>  // b.plast
  41cb8c:	str	xzr, [sp, #376]
  41cb90:	b	41cbb4 <ferror@plt+0x19324>
  41cb94:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41cb98:	add	x0, x0, #0x2f8
  41cb9c:	ldr	x2, [x0]
  41cba0:	ldr	w0, [sp, #372]
  41cba4:	mov	w1, w0
  41cba8:	ldr	x0, [sp, #80]
  41cbac:	blr	x2
  41cbb0:	str	x0, [sp, #376]
  41cbb4:	ldr	x0, [sp, #80]
  41cbb8:	add	x0, x0, #0x2
  41cbbc:	str	x0, [sp, #80]
  41cbc0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41cbc4:	add	x0, x0, #0x9a8
  41cbc8:	ldr	x1, [x0]
  41cbcc:	ldr	x0, [sp, #376]
  41cbd0:	add	x1, x1, x0
  41cbd4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41cbd8:	add	x0, x0, #0x9a8
  41cbdc:	str	x1, [x0]
  41cbe0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41cbe4:	add	x0, x0, #0x9a8
  41cbe8:	strb	wzr, [x0, #32]
  41cbec:	adrp	x0, 459000 <warn@@Base+0xb330>
  41cbf0:	add	x0, x0, #0x4f8
  41cbf4:	bl	403840 <gettext@plt>
  41cbf8:	mov	x19, x0
  41cbfc:	ldr	x1, [sp, #376]
  41cc00:	adrp	x0, 455000 <warn@@Base+0x7330>
  41cc04:	add	x0, x0, #0xfc0
  41cc08:	bl	40f570 <ferror@plt+0xbce0>
  41cc0c:	mov	x20, x0
  41cc10:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41cc14:	add	x0, x0, #0x9a8
  41cc18:	ldr	x0, [x0]
  41cc1c:	mov	x1, x0
  41cc20:	adrp	x0, 455000 <warn@@Base+0x7330>
  41cc24:	add	x0, x0, #0xf70
  41cc28:	bl	40f570 <ferror@plt+0xbce0>
  41cc2c:	mov	x2, x0
  41cc30:	mov	x1, x20
  41cc34:	mov	x0, x19
  41cc38:	bl	403780 <printf@plt>
  41cc3c:	b	41ce10 <ferror@plt+0x19580>
  41cc40:	adrp	x0, 459000 <warn@@Base+0xb330>
  41cc44:	add	x0, x0, #0x528
  41cc48:	bl	403840 <gettext@plt>
  41cc4c:	bl	403780 <printf@plt>
  41cc50:	b	41ce10 <ferror@plt+0x19580>
  41cc54:	adrp	x0, 459000 <warn@@Base+0xb330>
  41cc58:	add	x0, x0, #0x548
  41cc5c:	bl	403840 <gettext@plt>
  41cc60:	bl	403780 <printf@plt>
  41cc64:	b	41ce10 <ferror@plt+0x19580>
  41cc68:	add	x1, sp, #0x90
  41cc6c:	add	x0, sp, #0x94
  41cc70:	mov	x4, x1
  41cc74:	mov	x3, x0
  41cc78:	mov	w2, #0x0                   	// #0
  41cc7c:	ldr	x1, [sp, #72]
  41cc80:	ldr	x0, [sp, #80]
  41cc84:	bl	40f70c <ferror@plt+0xbe7c>
  41cc88:	str	x0, [sp, #288]
  41cc8c:	ldr	w0, [sp, #148]
  41cc90:	mov	w0, w0
  41cc94:	ldr	x1, [sp, #80]
  41cc98:	add	x0, x1, x0
  41cc9c:	str	x0, [sp, #80]
  41cca0:	ldr	x0, [sp, #288]
  41cca4:	str	x0, [sp, #376]
  41cca8:	ldr	x1, [sp, #376]
  41ccac:	ldr	x0, [sp, #288]
  41ccb0:	cmp	x1, x0
  41ccb4:	b.eq	41ccc4 <ferror@plt+0x19434>  // b.none
  41ccb8:	ldr	w0, [sp, #144]
  41ccbc:	orr	w0, w0, #0x2
  41ccc0:	str	w0, [sp, #144]
  41ccc4:	ldr	w0, [sp, #144]
  41ccc8:	bl	40f21c <ferror@plt+0xb98c>
  41cccc:	adrp	x0, 459000 <warn@@Base+0xb330>
  41ccd0:	add	x0, x0, #0x568
  41ccd4:	bl	403840 <gettext@plt>
  41ccd8:	mov	x19, x0
  41ccdc:	ldr	x1, [sp, #376]
  41cce0:	adrp	x0, 455000 <warn@@Base+0x7330>
  41cce4:	add	x0, x0, #0xfc0
  41cce8:	bl	40f570 <ferror@plt+0xbce0>
  41ccec:	mov	x1, x0
  41ccf0:	mov	x0, x19
  41ccf4:	bl	403780 <printf@plt>
  41ccf8:	b	41ce10 <ferror@plt+0x19580>
  41ccfc:	adrp	x0, 459000 <warn@@Base+0xb330>
  41cd00:	add	x0, x0, #0x580
  41cd04:	bl	403840 <gettext@plt>
  41cd08:	mov	x2, x0
  41cd0c:	ldrb	w0, [sp, #303]
  41cd10:	mov	w1, w0
  41cd14:	mov	x0, x2
  41cd18:	bl	403780 <printf@plt>
  41cd1c:	ldr	x0, [sp, #392]
  41cd20:	cmp	x0, #0x0
  41cd24:	b.eq	41ce04 <ferror@plt+0x19574>  // b.none
  41cd28:	ldrb	w0, [sp, #303]
  41cd2c:	sub	x0, x0, #0x1
  41cd30:	ldr	x1, [sp, #392]
  41cd34:	add	x0, x1, x0
  41cd38:	ldrb	w0, [x0]
  41cd3c:	str	w0, [sp, #388]
  41cd40:	b	41cdf8 <ferror@plt+0x19568>
  41cd44:	add	x1, sp, #0x88
  41cd48:	add	x0, sp, #0x8c
  41cd4c:	mov	x4, x1
  41cd50:	mov	x3, x0
  41cd54:	mov	w2, #0x0                   	// #0
  41cd58:	ldr	x1, [sp, #72]
  41cd5c:	ldr	x0, [sp, #80]
  41cd60:	bl	40f70c <ferror@plt+0xbe7c>
  41cd64:	str	x0, [sp, #224]
  41cd68:	ldr	w0, [sp, #140]
  41cd6c:	mov	w0, w0
  41cd70:	ldr	x1, [sp, #80]
  41cd74:	add	x0, x1, x0
  41cd78:	str	x0, [sp, #80]
  41cd7c:	ldr	x0, [sp, #224]
  41cd80:	str	x0, [sp, #376]
  41cd84:	ldr	x1, [sp, #376]
  41cd88:	ldr	x0, [sp, #224]
  41cd8c:	cmp	x1, x0
  41cd90:	b.eq	41cda0 <ferror@plt+0x19510>  // b.none
  41cd94:	ldr	w0, [sp, #136]
  41cd98:	orr	w0, w0, #0x2
  41cd9c:	str	w0, [sp, #136]
  41cda0:	ldr	w0, [sp, #136]
  41cda4:	bl	40f21c <ferror@plt+0xb98c>
  41cda8:	ldr	x1, [sp, #376]
  41cdac:	adrp	x0, 455000 <warn@@Base+0x7330>
  41cdb0:	add	x0, x0, #0xf70
  41cdb4:	bl	40f570 <ferror@plt+0xbce0>
  41cdb8:	mov	x1, x0
  41cdbc:	ldr	w0, [sp, #388]
  41cdc0:	cmp	w0, #0x1
  41cdc4:	b.ne	41cdd4 <ferror@plt+0x19544>  // b.any
  41cdc8:	adrp	x0, 455000 <warn@@Base+0x7330>
  41cdcc:	add	x0, x0, #0xe08
  41cdd0:	b	41cddc <ferror@plt+0x1954c>
  41cdd4:	adrp	x0, 457000 <warn@@Base+0x9330>
  41cdd8:	add	x0, x0, #0x540
  41cddc:	mov	x2, x0
  41cde0:	adrp	x0, 459000 <warn@@Base+0xb330>
  41cde4:	add	x0, x0, #0x5a8
  41cde8:	bl	403780 <printf@plt>
  41cdec:	ldr	w0, [sp, #388]
  41cdf0:	sub	w0, w0, #0x1
  41cdf4:	str	w0, [sp, #388]
  41cdf8:	ldr	w0, [sp, #388]
  41cdfc:	cmp	w0, #0x0
  41ce00:	b.gt	41cd44 <ferror@plt+0x194b4>
  41ce04:	mov	w0, #0xa                   	// #10
  41ce08:	bl	4037e0 <putchar@plt>
  41ce0c:	nop
  41ce10:	ldr	x0, [sp, #208]
  41ce14:	ldr	x1, [sp, #80]
  41ce18:	cmp	x1, x0
  41ce1c:	b.cc	41be50 <ferror@plt+0x185c0>  // b.lo, b.ul, b.last
  41ce20:	mov	w0, #0xa                   	// #10
  41ce24:	bl	4037e0 <putchar@plt>
  41ce28:	ldr	x1, [sp, #80]
  41ce2c:	ldr	x0, [sp, #72]
  41ce30:	cmp	x1, x0
  41ce34:	b.cc	41b6f0 <ferror@plt+0x17e60>  // b.lo, b.ul, b.last
  41ce38:	b	41ce40 <ferror@plt+0x195b0>
  41ce3c:	nop
  41ce40:	mov	w0, #0x1                   	// #1
  41ce44:	ldp	x19, x20, [sp, #16]
  41ce48:	ldp	x21, x22, [sp, #32]
  41ce4c:	ldr	x23, [sp, #48]
  41ce50:	ldp	x29, x30, [sp], #400
  41ce54:	ret
  41ce58:	sub	sp, sp, #0x390
  41ce5c:	stp	x29, x30, [sp, #64]
  41ce60:	add	x29, sp, #0x40
  41ce64:	str	x19, [sp, #80]
  41ce68:	str	x0, [sp, #136]
  41ce6c:	str	x1, [sp, #128]
  41ce70:	str	x2, [sp, #120]
  41ce74:	str	x3, [sp, #112]
  41ce78:	str	x4, [sp, #104]
  41ce7c:	mov	w1, #0x0                   	// #0
  41ce80:	ldr	x0, [sp, #136]
  41ce84:	bl	4181a4 <ferror@plt+0x14914>
  41ce88:	b	41f70c <ferror@plt+0x1be7c>
  41ce8c:	str	xzr, [sp, #888]
  41ce90:	str	wzr, [sp, #884]
  41ce94:	str	xzr, [sp, #872]
  41ce98:	str	xzr, [sp, #864]
  41ce9c:	ldr	x0, [sp, #136]
  41cea0:	ldr	x3, [x0, #16]
  41cea4:	mov	x2, #0xc                   	// #12
  41cea8:	adrp	x0, 458000 <warn@@Base+0xa330>
  41ceac:	add	x1, x0, #0xfc0
  41ceb0:	mov	x0, x3
  41ceb4:	bl	403210 <strncmp@plt>
  41ceb8:	cmp	w0, #0x0
  41cebc:	b.ne	41cf40 <ferror@plt+0x196b0>  // b.any
  41cec0:	ldr	x0, [sp, #136]
  41cec4:	ldr	x2, [x0, #16]
  41cec8:	adrp	x0, 458000 <warn@@Base+0xa330>
  41cecc:	add	x1, x0, #0xfd0
  41ced0:	mov	x0, x2
  41ced4:	bl	4034b0 <strcmp@plt>
  41ced8:	cmp	w0, #0x0
  41cedc:	b.eq	41cf40 <ferror@plt+0x196b0>  // b.none
  41cee0:	ldr	x0, [sp, #112]
  41cee4:	str	x0, [sp, #376]
  41cee8:	str	xzr, [sp, #904]
  41ceec:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41cef0:	add	x1, x0, #0xfd0
  41cef4:	add	x0, sp, #0x90
  41cef8:	ldp	x2, x3, [x1]
  41cefc:	stp	x2, x3, [x0]
  41cf00:	ldp	x2, x3, [x1, #16]
  41cf04:	stp	x2, x3, [x0, #16]
  41cf08:	ldr	x1, [x1, #32]
  41cf0c:	str	x1, [x0, #32]
  41cf10:	ldrb	w0, [sp, #176]
  41cf14:	cmp	w0, #0x0
  41cf18:	b.ne	41cf34 <ferror@plt+0x196a4>  // b.any
  41cf1c:	adrp	x0, 458000 <warn@@Base+0xa330>
  41cf20:	add	x0, x0, #0xfe0
  41cf24:	bl	403840 <gettext@plt>
  41cf28:	bl	44dcd0 <warn@@Base>
  41cf2c:	mov	w0, #0x0                   	// #0
  41cf30:	b	41f720 <ferror@plt+0x1be90>
  41cf34:	ldrb	w0, [sp, #170]
  41cf38:	bl	40f88c <ferror@plt+0xbffc>
  41cf3c:	b	41e2f0 <ferror@plt+0x1aa60>
  41cf40:	add	x1, sp, #0x178
  41cf44:	add	x0, sp, #0x90
  41cf48:	mov	x4, x1
  41cf4c:	mov	x3, x0
  41cf50:	ldr	x2, [sp, #112]
  41cf54:	ldr	x1, [sp, #120]
  41cf58:	ldr	x0, [sp, #136]
  41cf5c:	bl	41a290 <ferror@plt+0x16a00>
  41cf60:	str	x0, [sp, #704]
  41cf64:	ldr	x0, [sp, #704]
  41cf68:	cmp	x0, #0x0
  41cf6c:	b.ne	41cf78 <ferror@plt+0x196e8>  // b.any
  41cf70:	mov	w0, #0x0                   	// #0
  41cf74:	b	41f720 <ferror@plt+0x1be90>
  41cf78:	ldrb	w0, [sp, #176]
  41cf7c:	cmp	w0, #0x0
  41cf80:	b.ne	41cf9c <ferror@plt+0x1970c>  // b.any
  41cf84:	adrp	x0, 459000 <warn@@Base+0xb330>
  41cf88:	add	x0, x0, #0x1c8
  41cf8c:	bl	403840 <gettext@plt>
  41cf90:	bl	44dcd0 <warn@@Base>
  41cf94:	mov	w0, #0x1                   	// #1
  41cf98:	strb	w0, [sp, #176]
  41cf9c:	ldrb	w0, [sp, #170]
  41cfa0:	bl	40f88c <ferror@plt+0xbffc>
  41cfa4:	ldr	x0, [sp, #704]
  41cfa8:	str	x0, [sp, #904]
  41cfac:	ldrb	w0, [sp, #177]
  41cfb0:	and	x0, x0, #0xff
  41cfb4:	sub	x0, x0, #0x1
  41cfb8:	ldr	x1, [sp, #904]
  41cfbc:	add	x0, x1, x0
  41cfc0:	str	x0, [sp, #120]
  41cfc4:	ldr	x1, [sp, #120]
  41cfc8:	ldr	x0, [sp, #112]
  41cfcc:	cmp	x1, x0
  41cfd0:	b.cc	41cff0 <ferror@plt+0x19760>  // b.lo, b.ul, b.last
  41cfd4:	adrp	x0, 459000 <warn@@Base+0xb330>
  41cfd8:	add	x0, x0, #0x5b0
  41cfdc:	bl	403840 <gettext@plt>
  41cfe0:	ldrb	w1, [sp, #177]
  41cfe4:	bl	44dcd0 <warn@@Base>
  41cfe8:	mov	w0, #0x0                   	// #0
  41cfec:	b	41f720 <ferror@plt+0x1be90>
  41cff0:	ldrh	w0, [sp, #152]
  41cff4:	cmp	w0, #0x4
  41cff8:	b.ls	41dc6c <ferror@plt+0x1a3dc>  // b.plast
  41cffc:	ldr	x1, [sp, #104]
  41d000:	mov	w0, #0xb                   	// #11
  41d004:	bl	418040 <ferror@plt+0x147b0>
  41d008:	mov	w0, #0x1                   	// #1
  41d00c:	str	w0, [sp, #828]
  41d010:	ldr	w0, [sp, #828]
  41d014:	cmp	w0, #0x1
  41d018:	b.ls	41d04c <ferror@plt+0x197bc>  // b.plast
  41d01c:	ldr	w0, [sp, #828]
  41d020:	mov	x2, x0
  41d024:	adrp	x0, 455000 <warn@@Base+0x7330>
  41d028:	add	x1, x0, #0xec0
  41d02c:	adrp	x0, 455000 <warn@@Base+0x7330>
  41d030:	add	x0, x0, #0xf10
  41d034:	bl	402f90 <ngettext@plt>
  41d038:	mov	w2, #0x1                   	// #1
  41d03c:	ldr	w1, [sp, #828]
  41d040:	bl	44dbd0 <error@@Base>
  41d044:	mov	w0, #0x1                   	// #1
  41d048:	str	w0, [sp, #828]
  41d04c:	ldr	w0, [sp, #828]
  41d050:	ldr	x1, [sp, #120]
  41d054:	add	x0, x1, x0
  41d058:	ldr	x1, [sp, #112]
  41d05c:	cmp	x1, x0
  41d060:	b.hi	41d08c <ferror@plt+0x197fc>  // b.pmore
  41d064:	ldr	x1, [sp, #120]
  41d068:	ldr	x0, [sp, #112]
  41d06c:	cmp	x1, x0
  41d070:	b.cs	41d088 <ferror@plt+0x197f8>  // b.hs, b.nlast
  41d074:	ldr	x1, [sp, #112]
  41d078:	ldr	x0, [sp, #120]
  41d07c:	sub	x0, x1, x0
  41d080:	str	w0, [sp, #828]
  41d084:	b	41d08c <ferror@plt+0x197fc>
  41d088:	str	wzr, [sp, #828]
  41d08c:	ldr	w0, [sp, #828]
  41d090:	cmp	w0, #0x0
  41d094:	b.eq	41d0a4 <ferror@plt+0x19814>  // b.none
  41d098:	ldr	w0, [sp, #828]
  41d09c:	cmp	w0, #0x8
  41d0a0:	b.ls	41d0ac <ferror@plt+0x1981c>  // b.plast
  41d0a4:	strb	wzr, [sp, #863]
  41d0a8:	b	41d0cc <ferror@plt+0x1983c>
  41d0ac:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41d0b0:	add	x0, x0, #0x2f8
  41d0b4:	ldr	x2, [x0]
  41d0b8:	ldr	w0, [sp, #828]
  41d0bc:	mov	w1, w0
  41d0c0:	ldr	x0, [sp, #120]
  41d0c4:	blr	x2
  41d0c8:	strb	w0, [sp, #863]
  41d0cc:	ldr	x0, [sp, #120]
  41d0d0:	add	x0, x0, #0x1
  41d0d4:	str	x0, [sp, #120]
  41d0d8:	ldr	x0, [sp, #120]
  41d0dc:	str	x0, [sp, #672]
  41d0e0:	str	xzr, [sp, #840]
  41d0e4:	b	41d154 <ferror@plt+0x198c4>
  41d0e8:	add	x0, sp, #0x174
  41d0ec:	mov	x4, #0x0                   	// #0
  41d0f0:	mov	x3, x0
  41d0f4:	mov	w2, #0x0                   	// #0
  41d0f8:	ldr	x1, [sp, #112]
  41d0fc:	ldr	x0, [sp, #120]
  41d100:	bl	40f70c <ferror@plt+0xbe7c>
  41d104:	ldr	w0, [sp, #372]
  41d108:	mov	w0, w0
  41d10c:	ldr	x1, [sp, #120]
  41d110:	add	x0, x1, x0
  41d114:	str	x0, [sp, #120]
  41d118:	add	x0, sp, #0x170
  41d11c:	mov	x4, #0x0                   	// #0
  41d120:	mov	x3, x0
  41d124:	mov	w2, #0x0                   	// #0
  41d128:	ldr	x1, [sp, #112]
  41d12c:	ldr	x0, [sp, #120]
  41d130:	bl	40f70c <ferror@plt+0xbe7c>
  41d134:	ldr	w0, [sp, #368]
  41d138:	mov	w0, w0
  41d13c:	ldr	x1, [sp, #120]
  41d140:	add	x0, x1, x0
  41d144:	str	x0, [sp, #120]
  41d148:	ldr	x0, [sp, #840]
  41d14c:	add	x0, x0, #0x1
  41d150:	str	x0, [sp, #840]
  41d154:	ldrb	w0, [sp, #863]
  41d158:	ldr	x1, [sp, #840]
  41d15c:	cmp	x1, x0
  41d160:	b.cc	41d0e8 <ferror@plt+0x19858>  // b.lo, b.ul, b.last
  41d164:	add	x1, sp, #0x168
  41d168:	add	x0, sp, #0x16c
  41d16c:	mov	x4, x1
  41d170:	mov	x3, x0
  41d174:	mov	w2, #0x0                   	// #0
  41d178:	ldr	x1, [sp, #112]
  41d17c:	ldr	x0, [sp, #120]
  41d180:	bl	40f70c <ferror@plt+0xbe7c>
  41d184:	str	x0, [sp, #664]
  41d188:	ldr	w0, [sp, #364]
  41d18c:	mov	w0, w0
  41d190:	ldr	x1, [sp, #120]
  41d194:	add	x0, x1, x0
  41d198:	str	x0, [sp, #120]
  41d19c:	ldr	x0, [sp, #664]
  41d1a0:	str	x0, [sp, #864]
  41d1a4:	ldr	x1, [sp, #864]
  41d1a8:	ldr	x0, [sp, #664]
  41d1ac:	cmp	x1, x0
  41d1b0:	b.eq	41d1c0 <ferror@plt+0x19930>  // b.none
  41d1b4:	ldr	w0, [sp, #360]
  41d1b8:	orr	w0, w0, #0x2
  41d1bc:	str	w0, [sp, #360]
  41d1c0:	ldr	w0, [sp, #360]
  41d1c4:	bl	40f21c <ferror@plt+0xb98c>
  41d1c8:	ldr	x1, [sp, #120]
  41d1cc:	ldr	x0, [sp, #112]
  41d1d0:	cmp	x1, x0
  41d1d4:	b.ne	41d1ec <ferror@plt+0x1995c>  // b.any
  41d1d8:	adrp	x0, 459000 <warn@@Base+0xb330>
  41d1dc:	add	x0, x0, #0x5e8
  41d1e0:	bl	403840 <gettext@plt>
  41d1e4:	bl	44dcd0 <warn@@Base>
  41d1e8:	b	41f71c <ferror@plt+0x1be8c>
  41d1ec:	ldr	x0, [sp, #864]
  41d1f0:	lsl	x0, x0, #3
  41d1f4:	bl	403290 <xmalloc@plt>
  41d1f8:	str	x0, [sp, #872]
  41d1fc:	str	xzr, [sp, #832]
  41d200:	b	41d4e0 <ferror@plt+0x19c50>
  41d204:	ldr	x0, [sp, #832]
  41d208:	lsl	x0, x0, #3
  41d20c:	ldr	x1, [sp, #872]
  41d210:	add	x0, x1, x0
  41d214:	str	x0, [sp, #656]
  41d218:	ldr	x0, [sp, #672]
  41d21c:	str	x0, [sp, #848]
  41d220:	str	xzr, [sp, #840]
  41d224:	b	41d4a0 <ferror@plt+0x19c10>
  41d228:	add	x1, sp, #0x160
  41d22c:	add	x0, sp, #0x164
  41d230:	mov	x4, x1
  41d234:	mov	x3, x0
  41d238:	mov	w2, #0x0                   	// #0
  41d23c:	ldr	x1, [sp, #112]
  41d240:	ldr	x0, [sp, #848]
  41d244:	bl	40f70c <ferror@plt+0xbe7c>
  41d248:	str	x0, [sp, #648]
  41d24c:	ldr	w0, [sp, #356]
  41d250:	mov	w0, w0
  41d254:	ldr	x1, [sp, #848]
  41d258:	add	x0, x1, x0
  41d25c:	str	x0, [sp, #848]
  41d260:	ldr	x0, [sp, #648]
  41d264:	str	x0, [sp, #640]
  41d268:	ldr	x1, [sp, #640]
  41d26c:	ldr	x0, [sp, #648]
  41d270:	cmp	x1, x0
  41d274:	b.eq	41d284 <ferror@plt+0x199f4>  // b.none
  41d278:	ldr	w0, [sp, #352]
  41d27c:	orr	w0, w0, #0x2
  41d280:	str	w0, [sp, #352]
  41d284:	ldr	w0, [sp, #352]
  41d288:	bl	40f21c <ferror@plt+0xb98c>
  41d28c:	add	x1, sp, #0x158
  41d290:	add	x0, sp, #0x15c
  41d294:	mov	x4, x1
  41d298:	mov	x3, x0
  41d29c:	mov	w2, #0x0                   	// #0
  41d2a0:	ldr	x1, [sp, #112]
  41d2a4:	ldr	x0, [sp, #848]
  41d2a8:	bl	40f70c <ferror@plt+0xbe7c>
  41d2ac:	str	x0, [sp, #632]
  41d2b0:	ldr	w0, [sp, #348]
  41d2b4:	mov	w0, w0
  41d2b8:	ldr	x1, [sp, #848]
  41d2bc:	add	x0, x1, x0
  41d2c0:	str	x0, [sp, #848]
  41d2c4:	ldr	x0, [sp, #632]
  41d2c8:	str	x0, [sp, #624]
  41d2cc:	ldr	x1, [sp, #624]
  41d2d0:	ldr	x0, [sp, #632]
  41d2d4:	cmp	x1, x0
  41d2d8:	b.eq	41d2e8 <ferror@plt+0x19a58>  // b.none
  41d2dc:	ldr	w0, [sp, #344]
  41d2e0:	orr	w0, w0, #0x2
  41d2e4:	str	w0, [sp, #344]
  41d2e8:	ldr	w0, [sp, #344]
  41d2ec:	bl	40f21c <ferror@plt+0xb98c>
  41d2f0:	ldr	x1, [sp, #120]
  41d2f4:	ldr	x0, [sp, #112]
  41d2f8:	cmp	x1, x0
  41d2fc:	b.ne	41d314 <ferror@plt+0x19a84>  // b.any
  41d300:	adrp	x0, 459000 <warn@@Base+0xb330>
  41d304:	add	x0, x0, #0x5e8
  41d308:	bl	403840 <gettext@plt>
  41d30c:	bl	44dcd0 <warn@@Base>
  41d310:	b	41d4b0 <ferror@plt+0x19c20>
  41d314:	ldr	x0, [sp, #640]
  41d318:	cmp	x0, #0x1
  41d31c:	b.ne	41d42c <ferror@plt+0x19b9c>  // b.any
  41d320:	ldr	x0, [sp, #624]
  41d324:	cmp	x0, #0x8
  41d328:	b.eq	41d33c <ferror@plt+0x19aac>  // b.none
  41d32c:	ldr	x0, [sp, #624]
  41d330:	cmp	x0, #0x1f
  41d334:	b.eq	41d34c <ferror@plt+0x19abc>  // b.none
  41d338:	b	41d428 <ferror@plt+0x19b98>
  41d33c:	ldr	x0, [sp, #656]
  41d340:	ldr	x1, [sp, #120]
  41d344:	str	x1, [x0]
  41d348:	b	41d428 <ferror@plt+0x19b98>
  41d34c:	ldr	w0, [sp, #180]
  41d350:	str	w0, [sp, #812]
  41d354:	ldr	w0, [sp, #812]
  41d358:	cmp	w0, #0x8
  41d35c:	b.ls	41d390 <ferror@plt+0x19b00>  // b.plast
  41d360:	ldr	w0, [sp, #812]
  41d364:	mov	x2, x0
  41d368:	adrp	x0, 455000 <warn@@Base+0x7330>
  41d36c:	add	x1, x0, #0xec0
  41d370:	adrp	x0, 455000 <warn@@Base+0x7330>
  41d374:	add	x0, x0, #0xf10
  41d378:	bl	402f90 <ngettext@plt>
  41d37c:	mov	w2, #0x8                   	// #8
  41d380:	ldr	w1, [sp, #812]
  41d384:	bl	44dbd0 <error@@Base>
  41d388:	mov	w0, #0x8                   	// #8
  41d38c:	str	w0, [sp, #812]
  41d390:	ldr	w0, [sp, #812]
  41d394:	ldr	x1, [sp, #120]
  41d398:	add	x0, x1, x0
  41d39c:	ldr	x1, [sp, #112]
  41d3a0:	cmp	x1, x0
  41d3a4:	b.hi	41d3d0 <ferror@plt+0x19b40>  // b.pmore
  41d3a8:	ldr	x1, [sp, #120]
  41d3ac:	ldr	x0, [sp, #112]
  41d3b0:	cmp	x1, x0
  41d3b4:	b.cs	41d3cc <ferror@plt+0x19b3c>  // b.hs, b.nlast
  41d3b8:	ldr	x1, [sp, #112]
  41d3bc:	ldr	x0, [sp, #120]
  41d3c0:	sub	x0, x1, x0
  41d3c4:	str	w0, [sp, #812]
  41d3c8:	b	41d3d0 <ferror@plt+0x19b40>
  41d3cc:	str	wzr, [sp, #812]
  41d3d0:	ldr	w0, [sp, #812]
  41d3d4:	cmp	w0, #0x0
  41d3d8:	b.eq	41d3e8 <ferror@plt+0x19b58>  // b.none
  41d3dc:	ldr	w0, [sp, #812]
  41d3e0:	cmp	w0, #0x8
  41d3e4:	b.ls	41d3f0 <ferror@plt+0x19b60>  // b.plast
  41d3e8:	str	xzr, [sp, #816]
  41d3ec:	b	41d410 <ferror@plt+0x19b80>
  41d3f0:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41d3f4:	add	x0, x0, #0x2f8
  41d3f8:	ldr	x2, [x0]
  41d3fc:	ldr	w0, [sp, #812]
  41d400:	mov	w1, w0
  41d404:	ldr	x0, [sp, #120]
  41d408:	blr	x2
  41d40c:	str	x0, [sp, #816]
  41d410:	ldr	x0, [sp, #816]
  41d414:	bl	41051c <ferror@plt+0xcc8c>
  41d418:	mov	x1, x0
  41d41c:	ldr	x0, [sp, #656]
  41d420:	str	x1, [x0]
  41d424:	nop
  41d428:	nop
  41d42c:	ldr	w0, [sp, #180]
  41d430:	mov	w0, w0
  41d434:	ldrh	w1, [sp, #152]
  41d438:	mov	w2, w1
  41d43c:	mov	w1, #0xffffffff            	// #-1
  41d440:	str	w1, [sp, #56]
  41d444:	mov	w1, #0x9                   	// #9
  41d448:	strb	w1, [sp, #48]
  41d44c:	str	xzr, [sp, #40]
  41d450:	ldr	x1, [sp, #136]
  41d454:	str	x1, [sp, #32]
  41d458:	mov	w1, #0x1                   	// #1
  41d45c:	str	w1, [sp, #24]
  41d460:	str	xzr, [sp, #16]
  41d464:	str	w2, [sp, #8]
  41d468:	str	x0, [sp]
  41d46c:	mov	x7, #0x0                   	// #0
  41d470:	mov	x6, #0x0                   	// #0
  41d474:	ldr	x5, [sp, #112]
  41d478:	ldr	x4, [sp, #120]
  41d47c:	ldr	x3, [sp, #128]
  41d480:	mov	x2, #0x0                   	// #0
  41d484:	ldr	x1, [sp, #624]
  41d488:	mov	x0, #0x0                   	// #0
  41d48c:	bl	4150dc <ferror@plt+0x1184c>
  41d490:	str	x0, [sp, #120]
  41d494:	ldr	x0, [sp, #840]
  41d498:	add	x0, x0, #0x1
  41d49c:	str	x0, [sp, #840]
  41d4a0:	ldrb	w0, [sp, #863]
  41d4a4:	ldr	x1, [sp, #840]
  41d4a8:	cmp	x1, x0
  41d4ac:	b.cc	41d228 <ferror@plt+0x19998>  // b.lo, b.ul, b.last
  41d4b0:	ldr	x1, [sp, #120]
  41d4b4:	ldr	x0, [sp, #112]
  41d4b8:	cmp	x1, x0
  41d4bc:	b.ne	41d4d4 <ferror@plt+0x19c44>  // b.any
  41d4c0:	adrp	x0, 459000 <warn@@Base+0xb330>
  41d4c4:	add	x0, x0, #0x5e8
  41d4c8:	bl	403840 <gettext@plt>
  41d4cc:	bl	44dcd0 <warn@@Base>
  41d4d0:	b	41d4f0 <ferror@plt+0x19c60>
  41d4d4:	ldr	x0, [sp, #832]
  41d4d8:	add	x0, x0, #0x1
  41d4dc:	str	x0, [sp, #832]
  41d4e0:	ldr	x1, [sp, #832]
  41d4e4:	ldr	x0, [sp, #864]
  41d4e8:	cmp	x1, x0
  41d4ec:	b.cc	41d204 <ferror@plt+0x19974>  // b.lo, b.ul, b.last
  41d4f0:	mov	w0, #0x1                   	// #1
  41d4f4:	str	w0, [sp, #808]
  41d4f8:	ldr	w0, [sp, #808]
  41d4fc:	cmp	w0, #0x1
  41d500:	b.ls	41d534 <ferror@plt+0x19ca4>  // b.plast
  41d504:	ldr	w0, [sp, #808]
  41d508:	mov	x2, x0
  41d50c:	adrp	x0, 455000 <warn@@Base+0x7330>
  41d510:	add	x1, x0, #0xec0
  41d514:	adrp	x0, 455000 <warn@@Base+0x7330>
  41d518:	add	x0, x0, #0xf10
  41d51c:	bl	402f90 <ngettext@plt>
  41d520:	mov	w2, #0x1                   	// #1
  41d524:	ldr	w1, [sp, #808]
  41d528:	bl	44dbd0 <error@@Base>
  41d52c:	mov	w0, #0x1                   	// #1
  41d530:	str	w0, [sp, #808]
  41d534:	ldr	w0, [sp, #808]
  41d538:	ldr	x1, [sp, #120]
  41d53c:	add	x0, x1, x0
  41d540:	ldr	x1, [sp, #112]
  41d544:	cmp	x1, x0
  41d548:	b.hi	41d574 <ferror@plt+0x19ce4>  // b.pmore
  41d54c:	ldr	x1, [sp, #120]
  41d550:	ldr	x0, [sp, #112]
  41d554:	cmp	x1, x0
  41d558:	b.cs	41d570 <ferror@plt+0x19ce0>  // b.hs, b.nlast
  41d55c:	ldr	x1, [sp, #112]
  41d560:	ldr	x0, [sp, #120]
  41d564:	sub	x0, x1, x0
  41d568:	str	w0, [sp, #808]
  41d56c:	b	41d574 <ferror@plt+0x19ce4>
  41d570:	str	wzr, [sp, #808]
  41d574:	ldr	w0, [sp, #808]
  41d578:	cmp	w0, #0x0
  41d57c:	b.eq	41d58c <ferror@plt+0x19cfc>  // b.none
  41d580:	ldr	w0, [sp, #808]
  41d584:	cmp	w0, #0x8
  41d588:	b.ls	41d594 <ferror@plt+0x19d04>  // b.plast
  41d58c:	strb	wzr, [sp, #863]
  41d590:	b	41d5b4 <ferror@plt+0x19d24>
  41d594:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41d598:	add	x0, x0, #0x2f8
  41d59c:	ldr	x2, [x0]
  41d5a0:	ldr	w0, [sp, #808]
  41d5a4:	mov	w1, w0
  41d5a8:	ldr	x0, [sp, #120]
  41d5ac:	blr	x2
  41d5b0:	strb	w0, [sp, #863]
  41d5b4:	ldr	x0, [sp, #120]
  41d5b8:	add	x0, x0, #0x1
  41d5bc:	str	x0, [sp, #120]
  41d5c0:	ldr	x0, [sp, #120]
  41d5c4:	str	x0, [sp, #672]
  41d5c8:	str	xzr, [sp, #840]
  41d5cc:	b	41d63c <ferror@plt+0x19dac>
  41d5d0:	add	x0, sp, #0x154
  41d5d4:	mov	x4, #0x0                   	// #0
  41d5d8:	mov	x3, x0
  41d5dc:	mov	w2, #0x0                   	// #0
  41d5e0:	ldr	x1, [sp, #112]
  41d5e4:	ldr	x0, [sp, #120]
  41d5e8:	bl	40f70c <ferror@plt+0xbe7c>
  41d5ec:	ldr	w0, [sp, #340]
  41d5f0:	mov	w0, w0
  41d5f4:	ldr	x1, [sp, #120]
  41d5f8:	add	x0, x1, x0
  41d5fc:	str	x0, [sp, #120]
  41d600:	add	x0, sp, #0x150
  41d604:	mov	x4, #0x0                   	// #0
  41d608:	mov	x3, x0
  41d60c:	mov	w2, #0x0                   	// #0
  41d610:	ldr	x1, [sp, #112]
  41d614:	ldr	x0, [sp, #120]
  41d618:	bl	40f70c <ferror@plt+0xbe7c>
  41d61c:	ldr	w0, [sp, #336]
  41d620:	mov	w0, w0
  41d624:	ldr	x1, [sp, #120]
  41d628:	add	x0, x1, x0
  41d62c:	str	x0, [sp, #120]
  41d630:	ldr	x0, [sp, #840]
  41d634:	add	x0, x0, #0x1
  41d638:	str	x0, [sp, #840]
  41d63c:	ldrb	w0, [sp, #863]
  41d640:	ldr	x1, [sp, #840]
  41d644:	cmp	x1, x0
  41d648:	b.cc	41d5d0 <ferror@plt+0x19d40>  // b.lo, b.ul, b.last
  41d64c:	add	x1, sp, #0x148
  41d650:	add	x0, sp, #0x14c
  41d654:	mov	x4, x1
  41d658:	mov	x3, x0
  41d65c:	mov	w2, #0x0                   	// #0
  41d660:	ldr	x1, [sp, #112]
  41d664:	ldr	x0, [sp, #120]
  41d668:	bl	40f70c <ferror@plt+0xbe7c>
  41d66c:	str	x0, [sp, #616]
  41d670:	ldr	w0, [sp, #332]
  41d674:	mov	w0, w0
  41d678:	ldr	x1, [sp, #120]
  41d67c:	add	x0, x1, x0
  41d680:	str	x0, [sp, #120]
  41d684:	ldr	x0, [sp, #616]
  41d688:	str	w0, [sp, #884]
  41d68c:	ldr	w0, [sp, #884]
  41d690:	ldr	x1, [sp, #616]
  41d694:	cmp	x1, x0
  41d698:	b.eq	41d6a8 <ferror@plt+0x19e18>  // b.none
  41d69c:	ldr	w0, [sp, #328]
  41d6a0:	orr	w0, w0, #0x2
  41d6a4:	str	w0, [sp, #328]
  41d6a8:	ldr	w0, [sp, #328]
  41d6ac:	bl	40f21c <ferror@plt+0xb98c>
  41d6b0:	ldr	x1, [sp, #120]
  41d6b4:	ldr	x0, [sp, #112]
  41d6b8:	cmp	x1, x0
  41d6bc:	b.ne	41d6d4 <ferror@plt+0x19e44>  // b.any
  41d6c0:	adrp	x0, 458000 <warn@@Base+0xa330>
  41d6c4:	add	x0, x0, #0xe68
  41d6c8:	bl	403840 <gettext@plt>
  41d6cc:	bl	44dcd0 <warn@@Base>
  41d6d0:	b	41f71c <ferror@plt+0x1be8c>
  41d6d4:	ldr	w1, [sp, #884]
  41d6d8:	mov	x0, x1
  41d6dc:	lsl	x0, x0, #1
  41d6e0:	add	x0, x0, x1
  41d6e4:	lsl	x0, x0, #3
  41d6e8:	mov	x1, x0
  41d6ec:	mov	x0, #0x1                   	// #1
  41d6f0:	bl	403820 <xcalloc@plt>
  41d6f4:	str	x0, [sp, #888]
  41d6f8:	str	xzr, [sp, #832]
  41d6fc:	b	41dc58 <ferror@plt+0x1a3c8>
  41d700:	ldr	x1, [sp, #832]
  41d704:	mov	x0, x1
  41d708:	lsl	x0, x0, #1
  41d70c:	add	x0, x0, x1
  41d710:	lsl	x0, x0, #3
  41d714:	mov	x1, x0
  41d718:	ldr	x0, [sp, #888]
  41d71c:	add	x0, x0, x1
  41d720:	str	x0, [sp, #608]
  41d724:	ldr	x0, [sp, #672]
  41d728:	str	x0, [sp, #848]
  41d72c:	str	xzr, [sp, #840]
  41d730:	b	41dc18 <ferror@plt+0x1a388>
  41d734:	add	x1, sp, #0x140
  41d738:	add	x0, sp, #0x144
  41d73c:	mov	x4, x1
  41d740:	mov	x3, x0
  41d744:	mov	w2, #0x0                   	// #0
  41d748:	ldr	x1, [sp, #112]
  41d74c:	ldr	x0, [sp, #848]
  41d750:	bl	40f70c <ferror@plt+0xbe7c>
  41d754:	str	x0, [sp, #600]
  41d758:	ldr	w0, [sp, #324]
  41d75c:	mov	w0, w0
  41d760:	ldr	x1, [sp, #848]
  41d764:	add	x0, x1, x0
  41d768:	str	x0, [sp, #848]
  41d76c:	ldr	x0, [sp, #600]
  41d770:	str	x0, [sp, #592]
  41d774:	ldr	x1, [sp, #592]
  41d778:	ldr	x0, [sp, #600]
  41d77c:	cmp	x1, x0
  41d780:	b.eq	41d790 <ferror@plt+0x19f00>  // b.none
  41d784:	ldr	w0, [sp, #320]
  41d788:	orr	w0, w0, #0x2
  41d78c:	str	w0, [sp, #320]
  41d790:	ldr	w0, [sp, #320]
  41d794:	bl	40f21c <ferror@plt+0xb98c>
  41d798:	add	x1, sp, #0x138
  41d79c:	add	x0, sp, #0x13c
  41d7a0:	mov	x4, x1
  41d7a4:	mov	x3, x0
  41d7a8:	mov	w2, #0x0                   	// #0
  41d7ac:	ldr	x1, [sp, #112]
  41d7b0:	ldr	x0, [sp, #848]
  41d7b4:	bl	40f70c <ferror@plt+0xbe7c>
  41d7b8:	str	x0, [sp, #584]
  41d7bc:	ldr	w0, [sp, #316]
  41d7c0:	mov	w0, w0
  41d7c4:	ldr	x1, [sp, #848]
  41d7c8:	add	x0, x1, x0
  41d7cc:	str	x0, [sp, #848]
  41d7d0:	ldr	x0, [sp, #584]
  41d7d4:	str	x0, [sp, #576]
  41d7d8:	ldr	x1, [sp, #576]
  41d7dc:	ldr	x0, [sp, #584]
  41d7e0:	cmp	x1, x0
  41d7e4:	b.eq	41d7f4 <ferror@plt+0x19f64>  // b.none
  41d7e8:	ldr	w0, [sp, #312]
  41d7ec:	orr	w0, w0, #0x2
  41d7f0:	str	w0, [sp, #312]
  41d7f4:	ldr	w0, [sp, #312]
  41d7f8:	bl	40f21c <ferror@plt+0xb98c>
  41d7fc:	ldr	x1, [sp, #120]
  41d800:	ldr	x0, [sp, #112]
  41d804:	cmp	x1, x0
  41d808:	b.ne	41d820 <ferror@plt+0x19f90>  // b.any
  41d80c:	adrp	x0, 458000 <warn@@Base+0xa330>
  41d810:	add	x0, x0, #0xe68
  41d814:	bl	403840 <gettext@plt>
  41d818:	bl	44dcd0 <warn@@Base>
  41d81c:	b	41dc28 <ferror@plt+0x1a398>
  41d820:	ldr	x0, [sp, #592]
  41d824:	cmp	x0, #0x1
  41d828:	b.eq	41d83c <ferror@plt+0x19fac>  // b.none
  41d82c:	ldr	x0, [sp, #592]
  41d830:	cmp	x0, #0x2
  41d834:	b.eq	41d948 <ferror@plt+0x1a0b8>  // b.none
  41d838:	b	41dba4 <ferror@plt+0x1a314>
  41d83c:	ldr	x0, [sp, #576]
  41d840:	cmp	x0, #0x8
  41d844:	b.eq	41d858 <ferror@plt+0x19fc8>  // b.none
  41d848:	ldr	x0, [sp, #576]
  41d84c:	cmp	x0, #0x1f
  41d850:	b.eq	41d868 <ferror@plt+0x19fd8>  // b.none
  41d854:	b	41dba4 <ferror@plt+0x1a314>
  41d858:	ldr	x0, [sp, #608]
  41d85c:	ldr	x1, [sp, #120]
  41d860:	str	x1, [x0]
  41d864:	b	41d944 <ferror@plt+0x1a0b4>
  41d868:	ldr	w0, [sp, #180]
  41d86c:	str	w0, [sp, #796]
  41d870:	ldr	w0, [sp, #796]
  41d874:	cmp	w0, #0x8
  41d878:	b.ls	41d8ac <ferror@plt+0x1a01c>  // b.plast
  41d87c:	ldr	w0, [sp, #796]
  41d880:	mov	x2, x0
  41d884:	adrp	x0, 455000 <warn@@Base+0x7330>
  41d888:	add	x1, x0, #0xec0
  41d88c:	adrp	x0, 455000 <warn@@Base+0x7330>
  41d890:	add	x0, x0, #0xf10
  41d894:	bl	402f90 <ngettext@plt>
  41d898:	mov	w2, #0x8                   	// #8
  41d89c:	ldr	w1, [sp, #796]
  41d8a0:	bl	44dbd0 <error@@Base>
  41d8a4:	mov	w0, #0x8                   	// #8
  41d8a8:	str	w0, [sp, #796]
  41d8ac:	ldr	w0, [sp, #796]
  41d8b0:	ldr	x1, [sp, #120]
  41d8b4:	add	x0, x1, x0
  41d8b8:	ldr	x1, [sp, #112]
  41d8bc:	cmp	x1, x0
  41d8c0:	b.hi	41d8ec <ferror@plt+0x1a05c>  // b.pmore
  41d8c4:	ldr	x1, [sp, #120]
  41d8c8:	ldr	x0, [sp, #112]
  41d8cc:	cmp	x1, x0
  41d8d0:	b.cs	41d8e8 <ferror@plt+0x1a058>  // b.hs, b.nlast
  41d8d4:	ldr	x1, [sp, #112]
  41d8d8:	ldr	x0, [sp, #120]
  41d8dc:	sub	x0, x1, x0
  41d8e0:	str	w0, [sp, #796]
  41d8e4:	b	41d8ec <ferror@plt+0x1a05c>
  41d8e8:	str	wzr, [sp, #796]
  41d8ec:	ldr	w0, [sp, #796]
  41d8f0:	cmp	w0, #0x0
  41d8f4:	b.eq	41d904 <ferror@plt+0x1a074>  // b.none
  41d8f8:	ldr	w0, [sp, #796]
  41d8fc:	cmp	w0, #0x8
  41d900:	b.ls	41d90c <ferror@plt+0x1a07c>  // b.plast
  41d904:	str	xzr, [sp, #800]
  41d908:	b	41d92c <ferror@plt+0x1a09c>
  41d90c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41d910:	add	x0, x0, #0x2f8
  41d914:	ldr	x2, [x0]
  41d918:	ldr	w0, [sp, #796]
  41d91c:	mov	w1, w0
  41d920:	ldr	x0, [sp, #120]
  41d924:	blr	x2
  41d928:	str	x0, [sp, #800]
  41d92c:	ldr	x0, [sp, #800]
  41d930:	bl	41051c <ferror@plt+0xcc8c>
  41d934:	mov	x1, x0
  41d938:	ldr	x0, [sp, #608]
  41d93c:	str	x1, [x0]
  41d940:	nop
  41d944:	b	41dba4 <ferror@plt+0x1a314>
  41d948:	ldr	x0, [sp, #576]
  41d94c:	cmp	x0, #0xf
  41d950:	b.eq	41db20 <ferror@plt+0x1a290>  // b.none
  41d954:	ldr	x0, [sp, #576]
  41d958:	cmp	x0, #0xf
  41d95c:	b.hi	41dba0 <ferror@plt+0x1a310>  // b.pmore
  41d960:	ldr	x0, [sp, #576]
  41d964:	cmp	x0, #0x5
  41d968:	b.eq	41da4c <ferror@plt+0x1a1bc>  // b.none
  41d96c:	ldr	x0, [sp, #576]
  41d970:	cmp	x0, #0xb
  41d974:	b.ne	41dba0 <ferror@plt+0x1a310>  // b.any
  41d978:	mov	w0, #0x1                   	// #1
  41d97c:	str	w0, [sp, #792]
  41d980:	ldr	w0, [sp, #792]
  41d984:	cmp	w0, #0x4
  41d988:	b.ls	41d9bc <ferror@plt+0x1a12c>  // b.plast
  41d98c:	ldr	w0, [sp, #792]
  41d990:	mov	x2, x0
  41d994:	adrp	x0, 455000 <warn@@Base+0x7330>
  41d998:	add	x1, x0, #0xec0
  41d99c:	adrp	x0, 455000 <warn@@Base+0x7330>
  41d9a0:	add	x0, x0, #0xf10
  41d9a4:	bl	402f90 <ngettext@plt>
  41d9a8:	mov	w2, #0x4                   	// #4
  41d9ac:	ldr	w1, [sp, #792]
  41d9b0:	bl	44dbd0 <error@@Base>
  41d9b4:	mov	w0, #0x4                   	// #4
  41d9b8:	str	w0, [sp, #792]
  41d9bc:	ldr	w0, [sp, #792]
  41d9c0:	ldr	x1, [sp, #120]
  41d9c4:	add	x0, x1, x0
  41d9c8:	ldr	x1, [sp, #112]
  41d9cc:	cmp	x1, x0
  41d9d0:	b.hi	41d9fc <ferror@plt+0x1a16c>  // b.pmore
  41d9d4:	ldr	x1, [sp, #120]
  41d9d8:	ldr	x0, [sp, #112]
  41d9dc:	cmp	x1, x0
  41d9e0:	b.cs	41d9f8 <ferror@plt+0x1a168>  // b.hs, b.nlast
  41d9e4:	ldr	x1, [sp, #112]
  41d9e8:	ldr	x0, [sp, #120]
  41d9ec:	sub	x0, x1, x0
  41d9f0:	str	w0, [sp, #792]
  41d9f4:	b	41d9fc <ferror@plt+0x1a16c>
  41d9f8:	str	wzr, [sp, #792]
  41d9fc:	ldr	w0, [sp, #792]
  41da00:	cmp	w0, #0x0
  41da04:	b.eq	41da14 <ferror@plt+0x1a184>  // b.none
  41da08:	ldr	w0, [sp, #792]
  41da0c:	cmp	w0, #0x8
  41da10:	b.ls	41da20 <ferror@plt+0x1a190>  // b.plast
  41da14:	ldr	x0, [sp, #608]
  41da18:	str	wzr, [x0, #8]
  41da1c:	b	41dba0 <ferror@plt+0x1a310>
  41da20:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41da24:	add	x0, x0, #0x2f8
  41da28:	ldr	x2, [x0]
  41da2c:	ldr	w0, [sp, #792]
  41da30:	mov	w1, w0
  41da34:	ldr	x0, [sp, #120]
  41da38:	blr	x2
  41da3c:	mov	w1, w0
  41da40:	ldr	x0, [sp, #608]
  41da44:	str	w1, [x0, #8]
  41da48:	b	41dba0 <ferror@plt+0x1a310>
  41da4c:	mov	w0, #0x2                   	// #2
  41da50:	str	w0, [sp, #788]
  41da54:	ldr	w0, [sp, #788]
  41da58:	cmp	w0, #0x4
  41da5c:	b.ls	41da90 <ferror@plt+0x1a200>  // b.plast
  41da60:	ldr	w0, [sp, #788]
  41da64:	mov	x2, x0
  41da68:	adrp	x0, 455000 <warn@@Base+0x7330>
  41da6c:	add	x1, x0, #0xec0
  41da70:	adrp	x0, 455000 <warn@@Base+0x7330>
  41da74:	add	x0, x0, #0xf10
  41da78:	bl	402f90 <ngettext@plt>
  41da7c:	mov	w2, #0x4                   	// #4
  41da80:	ldr	w1, [sp, #788]
  41da84:	bl	44dbd0 <error@@Base>
  41da88:	mov	w0, #0x4                   	// #4
  41da8c:	str	w0, [sp, #788]
  41da90:	ldr	w0, [sp, #788]
  41da94:	ldr	x1, [sp, #120]
  41da98:	add	x0, x1, x0
  41da9c:	ldr	x1, [sp, #112]
  41daa0:	cmp	x1, x0
  41daa4:	b.hi	41dad0 <ferror@plt+0x1a240>  // b.pmore
  41daa8:	ldr	x1, [sp, #120]
  41daac:	ldr	x0, [sp, #112]
  41dab0:	cmp	x1, x0
  41dab4:	b.cs	41dacc <ferror@plt+0x1a23c>  // b.hs, b.nlast
  41dab8:	ldr	x1, [sp, #112]
  41dabc:	ldr	x0, [sp, #120]
  41dac0:	sub	x0, x1, x0
  41dac4:	str	w0, [sp, #788]
  41dac8:	b	41dad0 <ferror@plt+0x1a240>
  41dacc:	str	wzr, [sp, #788]
  41dad0:	ldr	w0, [sp, #788]
  41dad4:	cmp	w0, #0x0
  41dad8:	b.eq	41dae8 <ferror@plt+0x1a258>  // b.none
  41dadc:	ldr	w0, [sp, #788]
  41dae0:	cmp	w0, #0x8
  41dae4:	b.ls	41daf4 <ferror@plt+0x1a264>  // b.plast
  41dae8:	ldr	x0, [sp, #608]
  41daec:	str	wzr, [x0, #8]
  41daf0:	b	41dba0 <ferror@plt+0x1a310>
  41daf4:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41daf8:	add	x0, x0, #0x2f8
  41dafc:	ldr	x2, [x0]
  41db00:	ldr	w0, [sp, #788]
  41db04:	mov	w1, w0
  41db08:	ldr	x0, [sp, #120]
  41db0c:	blr	x2
  41db10:	mov	w1, w0
  41db14:	ldr	x0, [sp, #608]
  41db18:	str	w1, [x0, #8]
  41db1c:	b	41dba0 <ferror@plt+0x1a310>
  41db20:	ldr	x0, [sp, #120]
  41db24:	str	x0, [sp, #568]
  41db28:	add	x1, sp, #0x130
  41db2c:	add	x0, sp, #0x134
  41db30:	mov	x4, x1
  41db34:	mov	x3, x0
  41db38:	mov	w2, #0x0                   	// #0
  41db3c:	ldr	x1, [sp, #112]
  41db40:	ldr	x0, [sp, #568]
  41db44:	bl	40f70c <ferror@plt+0xbe7c>
  41db48:	str	x0, [sp, #560]
  41db4c:	ldr	w0, [sp, #308]
  41db50:	mov	w0, w0
  41db54:	ldr	x1, [sp, #568]
  41db58:	add	x0, x1, x0
  41db5c:	str	x0, [sp, #568]
  41db60:	ldr	x0, [sp, #560]
  41db64:	mov	w1, w0
  41db68:	ldr	x0, [sp, #608]
  41db6c:	str	w1, [x0, #8]
  41db70:	ldr	x0, [sp, #608]
  41db74:	ldr	w0, [x0, #8]
  41db78:	mov	w0, w0
  41db7c:	ldr	x1, [sp, #560]
  41db80:	cmp	x1, x0
  41db84:	b.eq	41db94 <ferror@plt+0x1a304>  // b.none
  41db88:	ldr	w0, [sp, #304]
  41db8c:	orr	w0, w0, #0x2
  41db90:	str	w0, [sp, #304]
  41db94:	ldr	w0, [sp, #304]
  41db98:	bl	40f21c <ferror@plt+0xb98c>
  41db9c:	nop
  41dba0:	nop
  41dba4:	ldr	w0, [sp, #180]
  41dba8:	mov	w0, w0
  41dbac:	ldrh	w1, [sp, #152]
  41dbb0:	mov	w2, w1
  41dbb4:	mov	w1, #0xffffffff            	// #-1
  41dbb8:	str	w1, [sp, #56]
  41dbbc:	mov	w1, #0x9                   	// #9
  41dbc0:	strb	w1, [sp, #48]
  41dbc4:	str	xzr, [sp, #40]
  41dbc8:	ldr	x1, [sp, #136]
  41dbcc:	str	x1, [sp, #32]
  41dbd0:	mov	w1, #0x1                   	// #1
  41dbd4:	str	w1, [sp, #24]
  41dbd8:	str	xzr, [sp, #16]
  41dbdc:	str	w2, [sp, #8]
  41dbe0:	str	x0, [sp]
  41dbe4:	mov	x7, #0x0                   	// #0
  41dbe8:	mov	x6, #0x0                   	// #0
  41dbec:	ldr	x5, [sp, #112]
  41dbf0:	ldr	x4, [sp, #120]
  41dbf4:	ldr	x3, [sp, #128]
  41dbf8:	mov	x2, #0x0                   	// #0
  41dbfc:	ldr	x1, [sp, #576]
  41dc00:	mov	x0, #0x0                   	// #0
  41dc04:	bl	4150dc <ferror@plt+0x1184c>
  41dc08:	str	x0, [sp, #120]
  41dc0c:	ldr	x0, [sp, #840]
  41dc10:	add	x0, x0, #0x1
  41dc14:	str	x0, [sp, #840]
  41dc18:	ldrb	w0, [sp, #863]
  41dc1c:	ldr	x1, [sp, #840]
  41dc20:	cmp	x1, x0
  41dc24:	b.cc	41d734 <ferror@plt+0x19ea4>  // b.lo, b.ul, b.last
  41dc28:	ldr	x1, [sp, #120]
  41dc2c:	ldr	x0, [sp, #112]
  41dc30:	cmp	x1, x0
  41dc34:	b.ne	41dc4c <ferror@plt+0x1a3bc>  // b.any
  41dc38:	adrp	x0, 458000 <warn@@Base+0xa330>
  41dc3c:	add	x0, x0, #0xe68
  41dc40:	bl	403840 <gettext@plt>
  41dc44:	bl	44dcd0 <warn@@Base>
  41dc48:	b	41e154 <ferror@plt+0x1a8c4>
  41dc4c:	ldr	x0, [sp, #832]
  41dc50:	add	x0, x0, #0x1
  41dc54:	str	x0, [sp, #832]
  41dc58:	ldr	w0, [sp, #884]
  41dc5c:	ldr	x1, [sp, #832]
  41dc60:	cmp	x1, x0
  41dc64:	b.cc	41d700 <ferror@plt+0x19e70>  // b.lo, b.ul, b.last
  41dc68:	b	41e154 <ferror@plt+0x1a8c4>
  41dc6c:	ldr	x0, [sp, #120]
  41dc70:	ldrb	w0, [x0]
  41dc74:	cmp	w0, #0x0
  41dc78:	b.eq	41dd78 <ferror@plt+0x1a4e8>  // b.none
  41dc7c:	ldr	x0, [sp, #120]
  41dc80:	str	x0, [sp, #776]
  41dc84:	b	41dcbc <ferror@plt+0x1a42c>
  41dc88:	ldr	x1, [sp, #112]
  41dc8c:	ldr	x0, [sp, #120]
  41dc90:	sub	x0, x1, x0
  41dc94:	mov	x1, x0
  41dc98:	ldr	x0, [sp, #120]
  41dc9c:	bl	403020 <strnlen@plt>
  41dca0:	add	x0, x0, #0x1
  41dca4:	ldr	x1, [sp, #120]
  41dca8:	add	x0, x1, x0
  41dcac:	str	x0, [sp, #120]
  41dcb0:	ldr	x0, [sp, #864]
  41dcb4:	add	x0, x0, #0x1
  41dcb8:	str	x0, [sp, #864]
  41dcbc:	ldr	x1, [sp, #120]
  41dcc0:	ldr	x0, [sp, #112]
  41dcc4:	cmp	x1, x0
  41dcc8:	b.cs	41dcdc <ferror@plt+0x1a44c>  // b.hs, b.nlast
  41dccc:	ldr	x0, [sp, #120]
  41dcd0:	ldrb	w0, [x0]
  41dcd4:	cmp	w0, #0x0
  41dcd8:	b.ne	41dc88 <ferror@plt+0x1a3f8>  // b.any
  41dcdc:	ldr	x1, [sp, #120]
  41dce0:	ldr	x0, [sp, #112]
  41dce4:	cmp	x1, x0
  41dce8:	b.cc	41dd04 <ferror@plt+0x1a474>  // b.lo, b.ul, b.last
  41dcec:	adrp	x0, 459000 <warn@@Base+0xb330>
  41dcf0:	add	x0, x0, #0x608
  41dcf4:	bl	403840 <gettext@plt>
  41dcf8:	bl	44dcd0 <warn@@Base>
  41dcfc:	str	xzr, [sp, #864]
  41dd00:	b	41f71c <ferror@plt+0x1be8c>
  41dd04:	ldr	x0, [sp, #864]
  41dd08:	lsl	x0, x0, #3
  41dd0c:	bl	403290 <xmalloc@plt>
  41dd10:	str	x0, [sp, #872]
  41dd14:	str	wzr, [sp, #900]
  41dd18:	b	41dd68 <ferror@plt+0x1a4d8>
  41dd1c:	ldrsw	x0, [sp, #900]
  41dd20:	lsl	x0, x0, #3
  41dd24:	ldr	x1, [sp, #872]
  41dd28:	add	x0, x1, x0
  41dd2c:	ldr	x1, [sp, #776]
  41dd30:	str	x1, [x0]
  41dd34:	ldr	x1, [sp, #776]
  41dd38:	ldr	x0, [sp, #112]
  41dd3c:	sub	x0, x1, x0
  41dd40:	mov	x1, x0
  41dd44:	ldr	x0, [sp, #776]
  41dd48:	bl	403020 <strnlen@plt>
  41dd4c:	add	x0, x0, #0x1
  41dd50:	ldr	x1, [sp, #776]
  41dd54:	add	x0, x1, x0
  41dd58:	str	x0, [sp, #776]
  41dd5c:	ldr	w0, [sp, #900]
  41dd60:	add	w0, w0, #0x1
  41dd64:	str	w0, [sp, #900]
  41dd68:	ldr	x0, [sp, #776]
  41dd6c:	ldrb	w0, [x0]
  41dd70:	cmp	w0, #0x0
  41dd74:	b.ne	41dd1c <ferror@plt+0x1a48c>  // b.any
  41dd78:	ldr	x0, [sp, #120]
  41dd7c:	add	x0, x0, #0x1
  41dd80:	str	x0, [sp, #120]
  41dd84:	ldr	x1, [sp, #120]
  41dd88:	ldr	x0, [sp, #112]
  41dd8c:	cmp	x1, x0
  41dd90:	b.cs	41e148 <ferror@plt+0x1a8b8>  // b.hs, b.nlast
  41dd94:	ldr	x0, [sp, #120]
  41dd98:	ldrb	w0, [x0]
  41dd9c:	cmp	w0, #0x0
  41dda0:	b.eq	41e148 <ferror@plt+0x1a8b8>  // b.none
  41dda4:	ldr	x0, [sp, #120]
  41dda8:	str	x0, [sp, #768]
  41ddac:	b	41de74 <ferror@plt+0x1a5e4>
  41ddb0:	ldr	x1, [sp, #112]
  41ddb4:	ldr	x0, [sp, #120]
  41ddb8:	sub	x0, x1, x0
  41ddbc:	mov	x1, x0
  41ddc0:	ldr	x0, [sp, #120]
  41ddc4:	bl	403020 <strnlen@plt>
  41ddc8:	add	x0, x0, #0x1
  41ddcc:	ldr	x1, [sp, #120]
  41ddd0:	add	x0, x1, x0
  41ddd4:	str	x0, [sp, #120]
  41ddd8:	add	x0, sp, #0x12c
  41dddc:	mov	x4, #0x0                   	// #0
  41dde0:	mov	x3, x0
  41dde4:	mov	w2, #0x0                   	// #0
  41dde8:	ldr	x1, [sp, #112]
  41ddec:	ldr	x0, [sp, #120]
  41ddf0:	bl	40f70c <ferror@plt+0xbe7c>
  41ddf4:	ldr	w0, [sp, #300]
  41ddf8:	mov	w0, w0
  41ddfc:	ldr	x1, [sp, #120]
  41de00:	add	x0, x1, x0
  41de04:	str	x0, [sp, #120]
  41de08:	add	x0, sp, #0x128
  41de0c:	mov	x4, #0x0                   	// #0
  41de10:	mov	x3, x0
  41de14:	mov	w2, #0x0                   	// #0
  41de18:	ldr	x1, [sp, #112]
  41de1c:	ldr	x0, [sp, #120]
  41de20:	bl	40f70c <ferror@plt+0xbe7c>
  41de24:	ldr	w0, [sp, #296]
  41de28:	mov	w0, w0
  41de2c:	ldr	x1, [sp, #120]
  41de30:	add	x0, x1, x0
  41de34:	str	x0, [sp, #120]
  41de38:	add	x0, sp, #0x124
  41de3c:	mov	x4, #0x0                   	// #0
  41de40:	mov	x3, x0
  41de44:	mov	w2, #0x0                   	// #0
  41de48:	ldr	x1, [sp, #112]
  41de4c:	ldr	x0, [sp, #120]
  41de50:	bl	40f70c <ferror@plt+0xbe7c>
  41de54:	ldr	w0, [sp, #292]
  41de58:	mov	w0, w0
  41de5c:	ldr	x1, [sp, #120]
  41de60:	add	x0, x1, x0
  41de64:	str	x0, [sp, #120]
  41de68:	ldr	w0, [sp, #884]
  41de6c:	add	w0, w0, #0x1
  41de70:	str	w0, [sp, #884]
  41de74:	ldr	x1, [sp, #120]
  41de78:	ldr	x0, [sp, #112]
  41de7c:	cmp	x1, x0
  41de80:	b.cs	41de94 <ferror@plt+0x1a604>  // b.hs, b.nlast
  41de84:	ldr	x0, [sp, #120]
  41de88:	ldrb	w0, [x0]
  41de8c:	cmp	w0, #0x0
  41de90:	b.ne	41ddb0 <ferror@plt+0x1a520>  // b.any
  41de94:	ldr	x1, [sp, #120]
  41de98:	ldr	x0, [sp, #112]
  41de9c:	cmp	x1, x0
  41dea0:	b.cc	41debc <ferror@plt+0x1a62c>  // b.lo, b.ul, b.last
  41dea4:	adrp	x0, 459000 <warn@@Base+0xb330>
  41dea8:	add	x0, x0, #0x630
  41deac:	bl	403840 <gettext@plt>
  41deb0:	bl	44dcd0 <warn@@Base>
  41deb4:	str	wzr, [sp, #884]
  41deb8:	b	41f71c <ferror@plt+0x1be8c>
  41debc:	ldr	w1, [sp, #884]
  41dec0:	mov	x0, x1
  41dec4:	lsl	x0, x0, #1
  41dec8:	add	x0, x0, x1
  41decc:	lsl	x0, x0, #3
  41ded0:	bl	403290 <xmalloc@plt>
  41ded4:	str	x0, [sp, #888]
  41ded8:	str	wzr, [sp, #900]
  41dedc:	b	41e134 <ferror@plt+0x1a8a4>
  41dee0:	ldrsw	x1, [sp, #900]
  41dee4:	mov	x0, x1
  41dee8:	lsl	x0, x0, #1
  41deec:	add	x0, x0, x1
  41def0:	lsl	x0, x0, #3
  41def4:	mov	x1, x0
  41def8:	ldr	x0, [sp, #888]
  41defc:	add	x0, x0, x1
  41df00:	ldr	x1, [sp, #768]
  41df04:	str	x1, [x0]
  41df08:	ldr	x1, [sp, #112]
  41df0c:	ldr	x0, [sp, #768]
  41df10:	sub	x0, x1, x0
  41df14:	mov	x1, x0
  41df18:	ldr	x0, [sp, #768]
  41df1c:	bl	403020 <strnlen@plt>
  41df20:	add	x0, x0, #0x1
  41df24:	ldr	x1, [sp, #768]
  41df28:	add	x0, x1, x0
  41df2c:	str	x0, [sp, #768]
  41df30:	add	x1, sp, #0x11c
  41df34:	add	x0, sp, #0x120
  41df38:	mov	x4, x1
  41df3c:	mov	x3, x0
  41df40:	mov	w2, #0x0                   	// #0
  41df44:	ldr	x1, [sp, #112]
  41df48:	ldr	x0, [sp, #768]
  41df4c:	bl	40f70c <ferror@plt+0xbe7c>
  41df50:	str	x0, [sp, #696]
  41df54:	ldr	w0, [sp, #288]
  41df58:	mov	w0, w0
  41df5c:	ldr	x1, [sp, #768]
  41df60:	add	x0, x1, x0
  41df64:	str	x0, [sp, #768]
  41df68:	ldrsw	x1, [sp, #900]
  41df6c:	mov	x0, x1
  41df70:	lsl	x0, x0, #1
  41df74:	add	x0, x0, x1
  41df78:	lsl	x0, x0, #3
  41df7c:	mov	x1, x0
  41df80:	ldr	x0, [sp, #888]
  41df84:	add	x0, x0, x1
  41df88:	ldr	x1, [sp, #696]
  41df8c:	str	w1, [x0, #8]
  41df90:	ldrsw	x1, [sp, #900]
  41df94:	mov	x0, x1
  41df98:	lsl	x0, x0, #1
  41df9c:	add	x0, x0, x1
  41dfa0:	lsl	x0, x0, #3
  41dfa4:	mov	x1, x0
  41dfa8:	ldr	x0, [sp, #888]
  41dfac:	add	x0, x0, x1
  41dfb0:	ldr	w0, [x0, #8]
  41dfb4:	mov	w0, w0
  41dfb8:	ldr	x1, [sp, #696]
  41dfbc:	cmp	x1, x0
  41dfc0:	b.eq	41dfd0 <ferror@plt+0x1a740>  // b.none
  41dfc4:	ldr	w0, [sp, #284]
  41dfc8:	orr	w0, w0, #0x2
  41dfcc:	str	w0, [sp, #284]
  41dfd0:	ldr	w0, [sp, #284]
  41dfd4:	bl	40f21c <ferror@plt+0xb98c>
  41dfd8:	add	x1, sp, #0x114
  41dfdc:	add	x0, sp, #0x118
  41dfe0:	mov	x4, x1
  41dfe4:	mov	x3, x0
  41dfe8:	mov	w2, #0x0                   	// #0
  41dfec:	ldr	x1, [sp, #112]
  41dff0:	ldr	x0, [sp, #768]
  41dff4:	bl	40f70c <ferror@plt+0xbe7c>
  41dff8:	str	x0, [sp, #688]
  41dffc:	ldr	w0, [sp, #280]
  41e000:	mov	w0, w0
  41e004:	ldr	x1, [sp, #768]
  41e008:	add	x0, x1, x0
  41e00c:	str	x0, [sp, #768]
  41e010:	ldrsw	x1, [sp, #900]
  41e014:	mov	x0, x1
  41e018:	lsl	x0, x0, #1
  41e01c:	add	x0, x0, x1
  41e020:	lsl	x0, x0, #3
  41e024:	mov	x1, x0
  41e028:	ldr	x0, [sp, #888]
  41e02c:	add	x0, x0, x1
  41e030:	ldr	x1, [sp, #688]
  41e034:	str	w1, [x0, #12]
  41e038:	ldrsw	x1, [sp, #900]
  41e03c:	mov	x0, x1
  41e040:	lsl	x0, x0, #1
  41e044:	add	x0, x0, x1
  41e048:	lsl	x0, x0, #3
  41e04c:	mov	x1, x0
  41e050:	ldr	x0, [sp, #888]
  41e054:	add	x0, x0, x1
  41e058:	ldr	w0, [x0, #12]
  41e05c:	mov	w0, w0
  41e060:	ldr	x1, [sp, #688]
  41e064:	cmp	x1, x0
  41e068:	b.eq	41e078 <ferror@plt+0x1a7e8>  // b.none
  41e06c:	ldr	w0, [sp, #276]
  41e070:	orr	w0, w0, #0x2
  41e074:	str	w0, [sp, #276]
  41e078:	ldr	w0, [sp, #276]
  41e07c:	bl	40f21c <ferror@plt+0xb98c>
  41e080:	add	x1, sp, #0x10c
  41e084:	add	x0, sp, #0x110
  41e088:	mov	x4, x1
  41e08c:	mov	x3, x0
  41e090:	mov	w2, #0x0                   	// #0
  41e094:	ldr	x1, [sp, #112]
  41e098:	ldr	x0, [sp, #768]
  41e09c:	bl	40f70c <ferror@plt+0xbe7c>
  41e0a0:	str	x0, [sp, #680]
  41e0a4:	ldr	w0, [sp, #272]
  41e0a8:	mov	w0, w0
  41e0ac:	ldr	x1, [sp, #768]
  41e0b0:	add	x0, x1, x0
  41e0b4:	str	x0, [sp, #768]
  41e0b8:	ldrsw	x1, [sp, #900]
  41e0bc:	mov	x0, x1
  41e0c0:	lsl	x0, x0, #1
  41e0c4:	add	x0, x0, x1
  41e0c8:	lsl	x0, x0, #3
  41e0cc:	mov	x1, x0
  41e0d0:	ldr	x0, [sp, #888]
  41e0d4:	add	x0, x0, x1
  41e0d8:	ldr	x1, [sp, #680]
  41e0dc:	str	w1, [x0, #16]
  41e0e0:	ldrsw	x1, [sp, #900]
  41e0e4:	mov	x0, x1
  41e0e8:	lsl	x0, x0, #1
  41e0ec:	add	x0, x0, x1
  41e0f0:	lsl	x0, x0, #3
  41e0f4:	mov	x1, x0
  41e0f8:	ldr	x0, [sp, #888]
  41e0fc:	add	x0, x0, x1
  41e100:	ldr	w0, [x0, #16]
  41e104:	mov	w0, w0
  41e108:	ldr	x1, [sp, #680]
  41e10c:	cmp	x1, x0
  41e110:	b.eq	41e120 <ferror@plt+0x1a890>  // b.none
  41e114:	ldr	w0, [sp, #268]
  41e118:	orr	w0, w0, #0x2
  41e11c:	str	w0, [sp, #268]
  41e120:	ldr	w0, [sp, #268]
  41e124:	bl	40f21c <ferror@plt+0xb98c>
  41e128:	ldr	w0, [sp, #900]
  41e12c:	add	w0, w0, #0x1
  41e130:	str	w0, [sp, #900]
  41e134:	ldr	x0, [sp, #768]
  41e138:	ldrb	w0, [x0]
  41e13c:	cmp	w0, #0x0
  41e140:	b.ne	41dee0 <ferror@plt+0x1a650>  // b.any
  41e144:	str	wzr, [sp, #900]
  41e148:	ldr	x0, [sp, #120]
  41e14c:	add	x0, x0, #0x1
  41e150:	str	x0, [sp, #120]
  41e154:	ldr	x0, [sp, #888]
  41e158:	cmp	x0, #0x0
  41e15c:	b.eq	41e2b8 <ferror@plt+0x1aa28>  // b.none
  41e160:	ldr	x0, [sp, #872]
  41e164:	cmp	x0, #0x0
  41e168:	b.ne	41e194 <ferror@plt+0x1a904>  // b.any
  41e16c:	adrp	x0, 459000 <warn@@Base+0xb330>
  41e170:	add	x0, x0, #0x650
  41e174:	bl	403840 <gettext@plt>
  41e178:	mov	x2, x0
  41e17c:	ldr	x0, [sp, #888]
  41e180:	ldr	x0, [x0]
  41e184:	mov	x1, x0
  41e188:	mov	x0, x2
  41e18c:	bl	403780 <printf@plt>
  41e190:	b	41e2b8 <ferror@plt+0x1aa28>
  41e194:	ldr	x0, [sp, #888]
  41e198:	ldr	w0, [x0, #8]
  41e19c:	str	w0, [sp, #556]
  41e1a0:	ldr	w0, [sp, #556]
  41e1a4:	cmp	w0, #0x0
  41e1a8:	b.ne	41e1bc <ferror@plt+0x1a92c>  // b.any
  41e1ac:	adrp	x0, 459000 <warn@@Base+0xb330>
  41e1b0:	add	x0, x0, #0x660
  41e1b4:	str	x0, [sp, #760]
  41e1b8:	b	41e250 <ferror@plt+0x1a9c0>
  41e1bc:	ldr	x0, [sp, #864]
  41e1c0:	cmp	x0, #0x0
  41e1c4:	b.ne	41e1dc <ferror@plt+0x1a94c>  // b.any
  41e1c8:	adrp	x0, 459000 <warn@@Base+0xb330>
  41e1cc:	add	x0, x0, #0x668
  41e1d0:	bl	403840 <gettext@plt>
  41e1d4:	str	x0, [sp, #760]
  41e1d8:	b	41e250 <ferror@plt+0x1a9c0>
  41e1dc:	ldr	w0, [sp, #556]
  41e1e0:	ldr	x1, [sp, #864]
  41e1e4:	cmp	x1, x0
  41e1e8:	b.cs	41e230 <ferror@plt+0x1a9a0>  // b.hs, b.nlast
  41e1ec:	adrp	x0, 459000 <warn@@Base+0xb330>
  41e1f0:	add	x0, x0, #0x678
  41e1f4:	bl	403840 <gettext@plt>
  41e1f8:	mov	x19, x0
  41e1fc:	ldr	x1, [sp, #864]
  41e200:	adrp	x0, 455000 <warn@@Base+0x7330>
  41e204:	add	x0, x0, #0xfc0
  41e208:	bl	40f570 <ferror@plt+0xbce0>
  41e20c:	mov	x2, x0
  41e210:	ldr	w1, [sp, #556]
  41e214:	mov	x0, x19
  41e218:	bl	44dcd0 <warn@@Base>
  41e21c:	adrp	x0, 457000 <warn@@Base+0x9330>
  41e220:	add	x0, x0, #0x428
  41e224:	bl	403840 <gettext@plt>
  41e228:	str	x0, [sp, #760]
  41e22c:	b	41e250 <ferror@plt+0x1a9c0>
  41e230:	ldr	w0, [sp, #556]
  41e234:	sub	w0, w0, #0x1
  41e238:	mov	w0, w0
  41e23c:	lsl	x0, x0, #3
  41e240:	ldr	x1, [sp, #872]
  41e244:	add	x0, x1, x0
  41e248:	ldr	x0, [x0]
  41e24c:	str	x0, [sp, #760]
  41e250:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41e254:	add	x0, x0, #0x2b8
  41e258:	ldr	w0, [x0]
  41e25c:	cmp	w0, #0x0
  41e260:	b.ne	41e274 <ferror@plt+0x1a9e4>  // b.any
  41e264:	ldr	x0, [sp, #760]
  41e268:	bl	402fd0 <strlen@plt>
  41e26c:	cmp	x0, #0x4b
  41e270:	b.hi	41e2a0 <ferror@plt+0x1aa10>  // b.pmore
  41e274:	adrp	x0, 459000 <warn@@Base+0xb330>
  41e278:	add	x0, x0, #0x6a8
  41e27c:	bl	403840 <gettext@plt>
  41e280:	mov	x3, x0
  41e284:	ldr	x0, [sp, #888]
  41e288:	ldr	x0, [x0]
  41e28c:	mov	x2, x0
  41e290:	ldr	x1, [sp, #760]
  41e294:	mov	x0, x3
  41e298:	bl	403780 <printf@plt>
  41e29c:	b	41e2b8 <ferror@plt+0x1aa28>
  41e2a0:	ldr	x0, [sp, #888]
  41e2a4:	ldr	x0, [x0]
  41e2a8:	mov	x1, x0
  41e2ac:	adrp	x0, 459000 <warn@@Base+0xb330>
  41e2b0:	add	x0, x0, #0x6b8
  41e2b4:	bl	403780 <printf@plt>
  41e2b8:	adrp	x0, 459000 <warn@@Base+0xb330>
  41e2bc:	add	x0, x0, #0x6c0
  41e2c0:	bl	403840 <gettext@plt>
  41e2c4:	bl	403780 <printf@plt>
  41e2c8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41e2cc:	add	x0, x0, #0xfd0
  41e2d0:	mov	x1, x0
  41e2d4:	add	x0, sp, #0x90
  41e2d8:	ldp	x2, x3, [x0]
  41e2dc:	stp	x2, x3, [x1]
  41e2e0:	ldp	x2, x3, [x0, #16]
  41e2e4:	stp	x2, x3, [x1, #16]
  41e2e8:	ldr	x0, [x0, #32]
  41e2ec:	str	x0, [x1, #32]
  41e2f0:	b	41f6bc <ferror@plt+0x1be2c>
  41e2f4:	str	wzr, [sp, #740]
  41e2f8:	ldr	x0, [sp, #120]
  41e2fc:	add	x1, x0, #0x1
  41e300:	str	x1, [sp, #120]
  41e304:	ldrb	w0, [x0]
  41e308:	strb	w0, [sp, #555]
  41e30c:	ldrb	w0, [sp, #555]
  41e310:	str	w0, [sp, #756]
  41e314:	ldrb	w0, [sp, #177]
  41e318:	ldrb	w1, [sp, #555]
  41e31c:	cmp	w1, w0
  41e320:	b.cc	41e4a4 <ferror@plt+0x1ac14>  // b.lo, b.ul, b.last
  41e324:	ldrb	w0, [sp, #177]
  41e328:	ldrb	w1, [sp, #555]
  41e32c:	sub	w0, w1, w0
  41e330:	strb	w0, [sp, #555]
  41e334:	ldrb	w0, [sp, #176]
  41e338:	ldrb	w1, [sp, #555]
  41e33c:	udiv	w0, w1, w0
  41e340:	and	w0, w0, #0xff
  41e344:	and	x0, x0, #0xff
  41e348:	str	x0, [sp, #744]
  41e34c:	ldrb	w0, [sp, #169]
  41e350:	cmp	w0, #0x1
  41e354:	b.ne	41e3a8 <ferror@plt+0x1ab18>  // b.any
  41e358:	ldrb	w0, [sp, #168]
  41e35c:	and	x0, x0, #0xff
  41e360:	ldr	x1, [sp, #744]
  41e364:	mul	x0, x1, x0
  41e368:	str	x0, [sp, #744]
  41e36c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41e370:	add	x0, x0, #0x9a8
  41e374:	ldr	x1, [x0]
  41e378:	ldr	x0, [sp, #744]
  41e37c:	add	x1, x1, x0
  41e380:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41e384:	add	x0, x0, #0x9a8
  41e388:	str	x1, [x0]
  41e38c:	ldr	x0, [sp, #744]
  41e390:	cmp	x0, #0x0
  41e394:	b.eq	41e450 <ferror@plt+0x1abc0>  // b.none
  41e398:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41e39c:	add	x0, x0, #0x9a8
  41e3a0:	str	wzr, [x0, #8]
  41e3a4:	b	41e450 <ferror@plt+0x1abc0>
  41e3a8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41e3ac:	add	x0, x0, #0x9a8
  41e3b0:	ldrb	w0, [x0, #32]
  41e3b4:	and	x1, x0, #0xff
  41e3b8:	ldr	x0, [sp, #744]
  41e3bc:	add	x1, x1, x0
  41e3c0:	ldrb	w0, [sp, #169]
  41e3c4:	and	x0, x0, #0xff
  41e3c8:	udiv	x0, x1, x0
  41e3cc:	mov	w1, w0
  41e3d0:	ldrb	w0, [sp, #168]
  41e3d4:	mul	w0, w1, w0
  41e3d8:	str	w0, [sp, #404]
  41e3dc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41e3e0:	add	x0, x0, #0x9a8
  41e3e4:	ldr	x1, [x0]
  41e3e8:	ldr	w0, [sp, #404]
  41e3ec:	add	x1, x1, x0
  41e3f0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41e3f4:	add	x0, x0, #0x9a8
  41e3f8:	str	x1, [x0]
  41e3fc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41e400:	add	x0, x0, #0x9a8
  41e404:	ldrb	w0, [x0, #32]
  41e408:	and	x1, x0, #0xff
  41e40c:	ldr	x0, [sp, #744]
  41e410:	add	x0, x1, x0
  41e414:	ldrb	w1, [sp, #169]
  41e418:	and	x1, x1, #0xff
  41e41c:	udiv	x2, x0, x1
  41e420:	mul	x1, x2, x1
  41e424:	sub	x0, x0, x1
  41e428:	and	w1, w0, #0xff
  41e42c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41e430:	add	x0, x0, #0x9a8
  41e434:	strb	w1, [x0, #32]
  41e438:	ldr	w0, [sp, #404]
  41e43c:	cmp	w0, #0x0
  41e440:	b.eq	41e450 <ferror@plt+0x1abc0>  // b.none
  41e444:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41e448:	add	x0, x0, #0x9a8
  41e44c:	str	wzr, [x0, #8]
  41e450:	ldrb	w1, [sp, #176]
  41e454:	ldrb	w0, [sp, #555]
  41e458:	udiv	w2, w0, w1
  41e45c:	mul	w1, w2, w1
  41e460:	sub	w0, w0, w1
  41e464:	and	w0, w0, #0xff
  41e468:	mov	w1, w0
  41e46c:	ldr	w0, [sp, #172]
  41e470:	add	w0, w1, w0
  41e474:	str	w0, [sp, #536]
  41e478:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41e47c:	add	x0, x0, #0x9a8
  41e480:	ldr	w1, [x0, #16]
  41e484:	ldr	w0, [sp, #536]
  41e488:	add	w1, w1, w0
  41e48c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41e490:	add	x0, x0, #0x9a8
  41e494:	str	w1, [x0, #16]
  41e498:	mov	w0, #0x1                   	// #1
  41e49c:	str	w0, [sp, #740]
  41e4a0:	b	41f38c <ferror@plt+0x1bafc>
  41e4a4:	ldrb	w0, [sp, #555]
  41e4a8:	cmp	w0, #0xc
  41e4ac:	b.eq	41f1d8 <ferror@plt+0x1b948>  // b.none
  41e4b0:	cmp	w0, #0xc
  41e4b4:	b.gt	41f254 <ferror@plt+0x1b9c4>
  41e4b8:	cmp	w0, #0xb
  41e4bc:	b.eq	41f368 <ferror@plt+0x1bad8>  // b.none
  41e4c0:	cmp	w0, #0xb
  41e4c4:	b.gt	41f254 <ferror@plt+0x1b9c4>
  41e4c8:	cmp	w0, #0xa
  41e4cc:	b.eq	41f370 <ferror@plt+0x1bae0>  // b.none
  41e4d0:	cmp	w0, #0xa
  41e4d4:	b.gt	41f254 <ferror@plt+0x1b9c4>
  41e4d8:	cmp	w0, #0x9
  41e4dc:	b.eq	41f0d8 <ferror@plt+0x1b848>  // b.none
  41e4e0:	cmp	w0, #0x9
  41e4e4:	b.gt	41f254 <ferror@plt+0x1b9c4>
  41e4e8:	cmp	w0, #0x8
  41e4ec:	b.eq	41efb0 <ferror@plt+0x1b720>  // b.none
  41e4f0:	cmp	w0, #0x8
  41e4f4:	b.gt	41f254 <ferror@plt+0x1b9c4>
  41e4f8:	cmp	w0, #0x7
  41e4fc:	b.eq	41ef9c <ferror@plt+0x1b70c>  // b.none
  41e500:	cmp	w0, #0x7
  41e504:	b.gt	41f254 <ferror@plt+0x1b9c4>
  41e508:	cmp	w0, #0x6
  41e50c:	b.eq	41ef64 <ferror@plt+0x1b6d4>  // b.none
  41e510:	cmp	w0, #0x6
  41e514:	b.gt	41f254 <ferror@plt+0x1b9c4>
  41e518:	cmp	w0, #0x5
  41e51c:	b.eq	41eee8 <ferror@plt+0x1b658>  // b.none
  41e520:	cmp	w0, #0x5
  41e524:	b.gt	41f254 <ferror@plt+0x1b9c4>
  41e528:	cmp	w0, #0x4
  41e52c:	b.eq	41ec5c <ferror@plt+0x1b3cc>  // b.none
  41e530:	cmp	w0, #0x4
  41e534:	b.gt	41f254 <ferror@plt+0x1b9c4>
  41e538:	cmp	w0, #0x3
  41e53c:	b.eq	41ebd4 <ferror@plt+0x1b344>  // b.none
  41e540:	cmp	w0, #0x3
  41e544:	b.gt	41f254 <ferror@plt+0x1b9c4>
  41e548:	cmp	w0, #0x2
  41e54c:	b.eq	41ea68 <ferror@plt+0x1b1d8>  // b.none
  41e550:	cmp	w0, #0x2
  41e554:	b.gt	41f254 <ferror@plt+0x1b9c4>
  41e558:	cmp	w0, #0x0
  41e55c:	b.eq	41e56c <ferror@plt+0x1acdc>  // b.none
  41e560:	cmp	w0, #0x1
  41e564:	b.eq	41f378 <ferror@plt+0x1bae8>  // b.none
  41e568:	b	41f254 <ferror@plt+0x1b9c4>
  41e56c:	ldr	x0, [sp, #120]
  41e570:	str	x0, [sp, #480]
  41e574:	ldr	x0, [sp, #376]
  41e578:	add	x2, sp, #0x104
  41e57c:	add	x1, sp, #0x108
  41e580:	mov	x4, x2
  41e584:	mov	x3, x1
  41e588:	mov	w2, #0x0                   	// #0
  41e58c:	mov	x1, x0
  41e590:	ldr	x0, [sp, #480]
  41e594:	bl	40f70c <ferror@plt+0xbe7c>
  41e598:	str	x0, [sp, #472]
  41e59c:	ldr	w0, [sp, #264]
  41e5a0:	mov	w0, w0
  41e5a4:	ldr	x1, [sp, #480]
  41e5a8:	add	x0, x1, x0
  41e5ac:	str	x0, [sp, #480]
  41e5b0:	ldr	x0, [sp, #472]
  41e5b4:	str	w0, [sp, #468]
  41e5b8:	ldr	w0, [sp, #468]
  41e5bc:	ldr	x1, [sp, #472]
  41e5c0:	cmp	x1, x0
  41e5c4:	b.eq	41e5d4 <ferror@plt+0x1ad44>  // b.none
  41e5c8:	ldr	w0, [sp, #260]
  41e5cc:	orr	w0, w0, #0x2
  41e5d0:	str	w0, [sp, #260]
  41e5d4:	ldr	w0, [sp, #260]
  41e5d8:	bl	40f21c <ferror@plt+0xb98c>
  41e5dc:	ldr	w0, [sp, #468]
  41e5e0:	ldr	x1, [sp, #480]
  41e5e4:	add	x0, x1, x0
  41e5e8:	str	x0, [sp, #456]
  41e5ec:	ldr	w0, [sp, #468]
  41e5f0:	cmp	w0, #0x0
  41e5f4:	b.eq	41e608 <ferror@plt+0x1ad78>  // b.none
  41e5f8:	ldr	x0, [sp, #376]
  41e5fc:	ldr	x1, [sp, #456]
  41e600:	cmp	x1, x0
  41e604:	b.ls	41e61c <ferror@plt+0x1ad8c>  // b.plast
  41e608:	adrp	x0, 455000 <warn@@Base+0x7330>
  41e60c:	add	x0, x0, #0xe28
  41e610:	bl	403840 <gettext@plt>
  41e614:	bl	44dcd0 <warn@@Base>
  41e618:	b	41f38c <ferror@plt+0x1bafc>
  41e61c:	ldr	x0, [sp, #480]
  41e620:	add	x1, x0, #0x1
  41e624:	str	x1, [sp, #480]
  41e628:	ldrb	w0, [x0]
  41e62c:	strb	w0, [sp, #455]
  41e630:	ldrb	w0, [sp, #455]
  41e634:	str	w0, [sp, #756]
  41e638:	ldr	w0, [sp, #756]
  41e63c:	neg	w0, w0
  41e640:	str	w0, [sp, #756]
  41e644:	ldrb	w0, [sp, #455]
  41e648:	cmp	w0, #0x16
  41e64c:	b.eq	41ea50 <ferror@plt+0x1b1c0>  // b.none
  41e650:	cmp	w0, #0x16
  41e654:	b.gt	41ea1c <ferror@plt+0x1b18c>
  41e658:	cmp	w0, #0x4
  41e65c:	b.eq	41ea50 <ferror@plt+0x1b1c0>  // b.none
  41e660:	cmp	w0, #0x4
  41e664:	b.gt	41ea1c <ferror@plt+0x1b18c>
  41e668:	cmp	w0, #0x3
  41e66c:	b.eq	41e78c <ferror@plt+0x1aefc>  // b.none
  41e670:	cmp	w0, #0x3
  41e674:	b.gt	41ea1c <ferror@plt+0x1b18c>
  41e678:	cmp	w0, #0x1
  41e67c:	b.eq	41ea58 <ferror@plt+0x1b1c8>  // b.none
  41e680:	cmp	w0, #0x2
  41e684:	b.ne	41ea1c <ferror@plt+0x1b18c>  // b.any
  41e688:	ldr	x1, [sp, #456]
  41e68c:	ldr	x0, [sp, #480]
  41e690:	sub	x0, x1, x0
  41e694:	str	w0, [sp, #736]
  41e698:	ldr	w0, [sp, #736]
  41e69c:	cmp	w0, #0x8
  41e6a0:	b.ls	41e6d4 <ferror@plt+0x1ae44>  // b.plast
  41e6a4:	ldr	w0, [sp, #736]
  41e6a8:	mov	x2, x0
  41e6ac:	adrp	x0, 455000 <warn@@Base+0x7330>
  41e6b0:	add	x1, x0, #0xec0
  41e6b4:	adrp	x0, 455000 <warn@@Base+0x7330>
  41e6b8:	add	x0, x0, #0xf10
  41e6bc:	bl	402f90 <ngettext@plt>
  41e6c0:	mov	w2, #0x8                   	// #8
  41e6c4:	ldr	w1, [sp, #736]
  41e6c8:	bl	44dbd0 <error@@Base>
  41e6cc:	mov	w0, #0x8                   	// #8
  41e6d0:	str	w0, [sp, #736]
  41e6d4:	ldr	w0, [sp, #736]
  41e6d8:	ldr	x1, [sp, #480]
  41e6dc:	add	x0, x1, x0
  41e6e0:	ldr	x1, [sp, #456]
  41e6e4:	cmp	x1, x0
  41e6e8:	b.hi	41e714 <ferror@plt+0x1ae84>  // b.pmore
  41e6ec:	ldr	x1, [sp, #480]
  41e6f0:	ldr	x0, [sp, #456]
  41e6f4:	cmp	x1, x0
  41e6f8:	b.cs	41e710 <ferror@plt+0x1ae80>  // b.hs, b.nlast
  41e6fc:	ldr	x1, [sp, #456]
  41e700:	ldr	x0, [sp, #480]
  41e704:	sub	x0, x1, x0
  41e708:	str	w0, [sp, #736]
  41e70c:	b	41e714 <ferror@plt+0x1ae84>
  41e710:	str	wzr, [sp, #736]
  41e714:	ldr	w0, [sp, #736]
  41e718:	cmp	w0, #0x0
  41e71c:	b.eq	41e72c <ferror@plt+0x1ae9c>  // b.none
  41e720:	ldr	w0, [sp, #736]
  41e724:	cmp	w0, #0x8
  41e728:	b.ls	41e73c <ferror@plt+0x1aeac>  // b.plast
  41e72c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41e730:	add	x0, x0, #0x9a8
  41e734:	str	xzr, [x0]
  41e738:	b	41e768 <ferror@plt+0x1aed8>
  41e73c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41e740:	add	x0, x0, #0x2f8
  41e744:	ldr	x2, [x0]
  41e748:	ldr	w0, [sp, #736]
  41e74c:	mov	w1, w0
  41e750:	ldr	x0, [sp, #480]
  41e754:	blr	x2
  41e758:	mov	x1, x0
  41e75c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41e760:	add	x0, x0, #0x9a8
  41e764:	str	x1, [x0]
  41e768:	ldr	x0, [sp, #456]
  41e76c:	str	x0, [sp, #480]
  41e770:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41e774:	add	x0, x0, #0x9a8
  41e778:	strb	wzr, [x0, #32]
  41e77c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41e780:	add	x0, x0, #0x9a8
  41e784:	str	wzr, [x0, #8]
  41e788:	b	41ea5c <ferror@plt+0x1b1cc>
  41e78c:	ldr	w0, [sp, #884]
  41e790:	add	w0, w0, #0x1
  41e794:	mov	w1, w0
  41e798:	mov	x0, x1
  41e79c:	lsl	x0, x0, #1
  41e7a0:	add	x0, x0, x1
  41e7a4:	lsl	x0, x0, #3
  41e7a8:	mov	x1, x0
  41e7ac:	ldr	x0, [sp, #888]
  41e7b0:	bl	4031e0 <xrealloc@plt>
  41e7b4:	str	x0, [sp, #888]
  41e7b8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41e7bc:	add	x0, x0, #0x9a8
  41e7c0:	ldr	w0, [x0, #36]
  41e7c4:	add	w1, w0, #0x1
  41e7c8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41e7cc:	add	x0, x0, #0x9a8
  41e7d0:	str	w1, [x0, #36]
  41e7d4:	ldr	w1, [sp, #884]
  41e7d8:	mov	x0, x1
  41e7dc:	lsl	x0, x0, #1
  41e7e0:	add	x0, x0, x1
  41e7e4:	lsl	x0, x0, #3
  41e7e8:	mov	x1, x0
  41e7ec:	ldr	x0, [sp, #888]
  41e7f0:	add	x0, x0, x1
  41e7f4:	ldr	x1, [sp, #480]
  41e7f8:	str	x1, [x0]
  41e7fc:	ldr	x0, [sp, #480]
  41e800:	bl	402fd0 <strlen@plt>
  41e804:	add	x0, x0, #0x1
  41e808:	ldr	x1, [sp, #480]
  41e80c:	add	x0, x1, x0
  41e810:	str	x0, [sp, #480]
  41e814:	add	x1, sp, #0xfc
  41e818:	add	x0, sp, #0x100
  41e81c:	mov	x4, x1
  41e820:	mov	x3, x0
  41e824:	mov	w2, #0x0                   	// #0
  41e828:	ldr	x1, [sp, #456]
  41e82c:	ldr	x0, [sp, #480]
  41e830:	bl	40f70c <ferror@plt+0xbe7c>
  41e834:	str	x0, [sp, #440]
  41e838:	ldr	w0, [sp, #256]
  41e83c:	mov	w0, w0
  41e840:	ldr	x1, [sp, #480]
  41e844:	add	x0, x1, x0
  41e848:	str	x0, [sp, #480]
  41e84c:	ldr	w1, [sp, #884]
  41e850:	mov	x0, x1
  41e854:	lsl	x0, x0, #1
  41e858:	add	x0, x0, x1
  41e85c:	lsl	x0, x0, #3
  41e860:	mov	x1, x0
  41e864:	ldr	x0, [sp, #888]
  41e868:	add	x0, x0, x1
  41e86c:	ldr	x1, [sp, #440]
  41e870:	str	w1, [x0, #8]
  41e874:	ldr	w1, [sp, #884]
  41e878:	mov	x0, x1
  41e87c:	lsl	x0, x0, #1
  41e880:	add	x0, x0, x1
  41e884:	lsl	x0, x0, #3
  41e888:	mov	x1, x0
  41e88c:	ldr	x0, [sp, #888]
  41e890:	add	x0, x0, x1
  41e894:	ldr	w0, [x0, #8]
  41e898:	mov	w0, w0
  41e89c:	ldr	x1, [sp, #440]
  41e8a0:	cmp	x1, x0
  41e8a4:	b.eq	41e8b4 <ferror@plt+0x1b024>  // b.none
  41e8a8:	ldr	w0, [sp, #252]
  41e8ac:	orr	w0, w0, #0x2
  41e8b0:	str	w0, [sp, #252]
  41e8b4:	ldr	w0, [sp, #252]
  41e8b8:	bl	40f21c <ferror@plt+0xb98c>
  41e8bc:	add	x1, sp, #0xf4
  41e8c0:	add	x0, sp, #0xf8
  41e8c4:	mov	x4, x1
  41e8c8:	mov	x3, x0
  41e8cc:	mov	w2, #0x0                   	// #0
  41e8d0:	ldr	x1, [sp, #456]
  41e8d4:	ldr	x0, [sp, #480]
  41e8d8:	bl	40f70c <ferror@plt+0xbe7c>
  41e8dc:	str	x0, [sp, #432]
  41e8e0:	ldr	w0, [sp, #248]
  41e8e4:	mov	w0, w0
  41e8e8:	ldr	x1, [sp, #480]
  41e8ec:	add	x0, x1, x0
  41e8f0:	str	x0, [sp, #480]
  41e8f4:	ldr	w1, [sp, #884]
  41e8f8:	mov	x0, x1
  41e8fc:	lsl	x0, x0, #1
  41e900:	add	x0, x0, x1
  41e904:	lsl	x0, x0, #3
  41e908:	mov	x1, x0
  41e90c:	ldr	x0, [sp, #888]
  41e910:	add	x0, x0, x1
  41e914:	ldr	x1, [sp, #432]
  41e918:	str	w1, [x0, #12]
  41e91c:	ldr	w1, [sp, #884]
  41e920:	mov	x0, x1
  41e924:	lsl	x0, x0, #1
  41e928:	add	x0, x0, x1
  41e92c:	lsl	x0, x0, #3
  41e930:	mov	x1, x0
  41e934:	ldr	x0, [sp, #888]
  41e938:	add	x0, x0, x1
  41e93c:	ldr	w0, [x0, #12]
  41e940:	mov	w0, w0
  41e944:	ldr	x1, [sp, #432]
  41e948:	cmp	x1, x0
  41e94c:	b.eq	41e95c <ferror@plt+0x1b0cc>  // b.none
  41e950:	ldr	w0, [sp, #244]
  41e954:	orr	w0, w0, #0x2
  41e958:	str	w0, [sp, #244]
  41e95c:	ldr	w0, [sp, #244]
  41e960:	bl	40f21c <ferror@plt+0xb98c>
  41e964:	add	x1, sp, #0xec
  41e968:	add	x0, sp, #0xf0
  41e96c:	mov	x4, x1
  41e970:	mov	x3, x0
  41e974:	mov	w2, #0x0                   	// #0
  41e978:	ldr	x1, [sp, #456]
  41e97c:	ldr	x0, [sp, #480]
  41e980:	bl	40f70c <ferror@plt+0xbe7c>
  41e984:	str	x0, [sp, #424]
  41e988:	ldr	w0, [sp, #240]
  41e98c:	mov	w0, w0
  41e990:	ldr	x1, [sp, #480]
  41e994:	add	x0, x1, x0
  41e998:	str	x0, [sp, #480]
  41e99c:	ldr	w1, [sp, #884]
  41e9a0:	mov	x0, x1
  41e9a4:	lsl	x0, x0, #1
  41e9a8:	add	x0, x0, x1
  41e9ac:	lsl	x0, x0, #3
  41e9b0:	mov	x1, x0
  41e9b4:	ldr	x0, [sp, #888]
  41e9b8:	add	x0, x0, x1
  41e9bc:	ldr	x1, [sp, #424]
  41e9c0:	str	w1, [x0, #16]
  41e9c4:	ldr	w1, [sp, #884]
  41e9c8:	mov	x0, x1
  41e9cc:	lsl	x0, x0, #1
  41e9d0:	add	x0, x0, x1
  41e9d4:	lsl	x0, x0, #3
  41e9d8:	mov	x1, x0
  41e9dc:	ldr	x0, [sp, #888]
  41e9e0:	add	x0, x0, x1
  41e9e4:	ldr	w0, [x0, #16]
  41e9e8:	mov	w0, w0
  41e9ec:	ldr	x1, [sp, #424]
  41e9f0:	cmp	x1, x0
  41e9f4:	b.eq	41ea04 <ferror@plt+0x1b174>  // b.none
  41e9f8:	ldr	w0, [sp, #236]
  41e9fc:	orr	w0, w0, #0x2
  41ea00:	str	w0, [sp, #236]
  41ea04:	ldr	w0, [sp, #236]
  41ea08:	bl	40f21c <ferror@plt+0xb98c>
  41ea0c:	ldr	w0, [sp, #884]
  41ea10:	add	w0, w0, #0x1
  41ea14:	str	w0, [sp, #884]
  41ea18:	b	41ea5c <ferror@plt+0x1b1cc>
  41ea1c:	adrp	x0, 459000 <warn@@Base+0xb330>
  41ea20:	add	x0, x0, #0x718
  41ea24:	bl	403840 <gettext@plt>
  41ea28:	mov	x4, x0
  41ea2c:	ldrb	w3, [sp, #455]
  41ea30:	ldr	x1, [sp, #480]
  41ea34:	ldr	x0, [sp, #120]
  41ea38:	sub	x0, x1, x0
  41ea3c:	mov	x2, x0
  41ea40:	mov	w1, w3
  41ea44:	mov	x0, x4
  41ea48:	bl	403780 <printf@plt>
  41ea4c:	b	41ea5c <ferror@plt+0x1b1cc>
  41ea50:	nop
  41ea54:	b	41ea5c <ferror@plt+0x1b1cc>
  41ea58:	nop
  41ea5c:	ldr	x0, [sp, #456]
  41ea60:	str	x0, [sp, #120]
  41ea64:	b	41f38c <ferror@plt+0x1bafc>
  41ea68:	add	x1, sp, #0xe4
  41ea6c:	add	x0, sp, #0xe8
  41ea70:	mov	x4, x1
  41ea74:	mov	x3, x0
  41ea78:	mov	w2, #0x0                   	// #0
  41ea7c:	ldr	x1, [sp, #112]
  41ea80:	ldr	x0, [sp, #120]
  41ea84:	bl	40f70c <ferror@plt+0xbe7c>
  41ea88:	str	x0, [sp, #496]
  41ea8c:	ldr	w0, [sp, #232]
  41ea90:	mov	w0, w0
  41ea94:	ldr	x1, [sp, #120]
  41ea98:	add	x0, x1, x0
  41ea9c:	str	x0, [sp, #120]
  41eaa0:	ldr	x0, [sp, #496]
  41eaa4:	str	x0, [sp, #744]
  41eaa8:	ldr	x1, [sp, #744]
  41eaac:	ldr	x0, [sp, #496]
  41eab0:	cmp	x1, x0
  41eab4:	b.eq	41eac4 <ferror@plt+0x1b234>  // b.none
  41eab8:	ldr	w0, [sp, #228]
  41eabc:	orr	w0, w0, #0x2
  41eac0:	str	w0, [sp, #228]
  41eac4:	ldr	w0, [sp, #228]
  41eac8:	bl	40f21c <ferror@plt+0xb98c>
  41eacc:	ldrb	w0, [sp, #169]
  41ead0:	cmp	w0, #0x1
  41ead4:	b.ne	41eb28 <ferror@plt+0x1b298>  // b.any
  41ead8:	ldrb	w0, [sp, #168]
  41eadc:	and	x0, x0, #0xff
  41eae0:	ldr	x1, [sp, #744]
  41eae4:	mul	x0, x1, x0
  41eae8:	str	x0, [sp, #744]
  41eaec:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41eaf0:	add	x0, x0, #0x9a8
  41eaf4:	ldr	x1, [x0]
  41eaf8:	ldr	x0, [sp, #744]
  41eafc:	add	x1, x1, x0
  41eb00:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41eb04:	add	x0, x0, #0x9a8
  41eb08:	str	x1, [x0]
  41eb0c:	ldr	x0, [sp, #744]
  41eb10:	cmp	x0, #0x0
  41eb14:	b.eq	41f380 <ferror@plt+0x1baf0>  // b.none
  41eb18:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41eb1c:	add	x0, x0, #0x9a8
  41eb20:	str	wzr, [x0, #8]
  41eb24:	b	41f380 <ferror@plt+0x1baf0>
  41eb28:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41eb2c:	add	x0, x0, #0x9a8
  41eb30:	ldrb	w0, [x0, #32]
  41eb34:	and	x1, x0, #0xff
  41eb38:	ldr	x0, [sp, #744]
  41eb3c:	add	x1, x1, x0
  41eb40:	ldrb	w0, [sp, #169]
  41eb44:	and	x0, x0, #0xff
  41eb48:	udiv	x0, x1, x0
  41eb4c:	mov	w1, w0
  41eb50:	ldrb	w0, [sp, #168]
  41eb54:	mul	w0, w1, w0
  41eb58:	str	w0, [sp, #492]
  41eb5c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41eb60:	add	x0, x0, #0x9a8
  41eb64:	ldr	x1, [x0]
  41eb68:	ldr	w0, [sp, #492]
  41eb6c:	add	x1, x1, x0
  41eb70:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41eb74:	add	x0, x0, #0x9a8
  41eb78:	str	x1, [x0]
  41eb7c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41eb80:	add	x0, x0, #0x9a8
  41eb84:	ldrb	w0, [x0, #32]
  41eb88:	and	x1, x0, #0xff
  41eb8c:	ldr	x0, [sp, #744]
  41eb90:	add	x0, x1, x0
  41eb94:	ldrb	w1, [sp, #169]
  41eb98:	and	x1, x1, #0xff
  41eb9c:	udiv	x2, x0, x1
  41eba0:	mul	x1, x2, x1
  41eba4:	sub	x0, x0, x1
  41eba8:	and	w1, w0, #0xff
  41ebac:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41ebb0:	add	x0, x0, #0x9a8
  41ebb4:	strb	w1, [x0, #32]
  41ebb8:	ldr	w0, [sp, #492]
  41ebbc:	cmp	w0, #0x0
  41ebc0:	b.eq	41f380 <ferror@plt+0x1baf0>  // b.none
  41ebc4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41ebc8:	add	x0, x0, #0x9a8
  41ebcc:	str	wzr, [x0, #8]
  41ebd0:	b	41f380 <ferror@plt+0x1baf0>
  41ebd4:	add	x1, sp, #0xdc
  41ebd8:	add	x0, sp, #0xe0
  41ebdc:	mov	x4, x1
  41ebe0:	mov	x3, x0
  41ebe4:	mov	w2, #0x1                   	// #1
  41ebe8:	ldr	x1, [sp, #112]
  41ebec:	ldr	x0, [sp, #120]
  41ebf0:	bl	40f70c <ferror@plt+0xbe7c>
  41ebf4:	str	x0, [sp, #504]
  41ebf8:	ldr	w0, [sp, #224]
  41ebfc:	mov	w0, w0
  41ec00:	ldr	x1, [sp, #120]
  41ec04:	add	x0, x1, x0
  41ec08:	str	x0, [sp, #120]
  41ec0c:	ldr	x0, [sp, #504]
  41ec10:	str	w0, [sp, #536]
  41ec14:	ldrsw	x0, [sp, #536]
  41ec18:	ldr	x1, [sp, #504]
  41ec1c:	cmp	x1, x0
  41ec20:	b.eq	41ec30 <ferror@plt+0x1b3a0>  // b.none
  41ec24:	ldr	w0, [sp, #220]
  41ec28:	orr	w0, w0, #0x2
  41ec2c:	str	w0, [sp, #220]
  41ec30:	ldr	w0, [sp, #220]
  41ec34:	bl	40f21c <ferror@plt+0xb98c>
  41ec38:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41ec3c:	add	x0, x0, #0x9a8
  41ec40:	ldr	w1, [x0, #16]
  41ec44:	ldr	w0, [sp, #536]
  41ec48:	add	w1, w1, w0
  41ec4c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41ec50:	add	x0, x0, #0x9a8
  41ec54:	str	w1, [x0, #16]
  41ec58:	b	41f38c <ferror@plt+0x1bafc>
  41ec5c:	add	x1, sp, #0xd4
  41ec60:	add	x0, sp, #0xd8
  41ec64:	mov	x4, x1
  41ec68:	mov	x3, x0
  41ec6c:	mov	w2, #0x0                   	// #0
  41ec70:	ldr	x1, [sp, #112]
  41ec74:	ldr	x0, [sp, #120]
  41ec78:	bl	40f70c <ferror@plt+0xbe7c>
  41ec7c:	str	x0, [sp, #520]
  41ec80:	ldr	w0, [sp, #216]
  41ec84:	mov	w0, w0
  41ec88:	ldr	x1, [sp, #120]
  41ec8c:	add	x0, x1, x0
  41ec90:	str	x0, [sp, #120]
  41ec94:	ldr	x0, [sp, #520]
  41ec98:	str	x0, [sp, #744]
  41ec9c:	ldr	x1, [sp, #744]
  41eca0:	ldr	x0, [sp, #520]
  41eca4:	cmp	x1, x0
  41eca8:	b.eq	41ecb8 <ferror@plt+0x1b428>  // b.none
  41ecac:	ldr	w0, [sp, #212]
  41ecb0:	orr	w0, w0, #0x2
  41ecb4:	str	w0, [sp, #212]
  41ecb8:	ldr	w0, [sp, #212]
  41ecbc:	bl	40f21c <ferror@plt+0xb98c>
  41ecc0:	ldr	x0, [sp, #744]
  41ecc4:	mov	w1, w0
  41ecc8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41eccc:	add	x0, x0, #0x9a8
  41ecd0:	str	w1, [x0, #12]
  41ecd4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41ecd8:	add	x0, x0, #0x9a8
  41ecdc:	ldr	w0, [x0, #12]
  41ece0:	sub	w0, w0, #0x1
  41ece4:	str	w0, [sp, #516]
  41ece8:	ldr	x0, [sp, #888]
  41ecec:	cmp	x0, #0x0
  41ecf0:	b.eq	41ed00 <ferror@plt+0x1b470>  // b.none
  41ecf4:	ldr	w0, [sp, #884]
  41ecf8:	cmp	w0, #0x0
  41ecfc:	b.ne	41ed18 <ferror@plt+0x1b488>  // b.any
  41ed00:	adrp	x0, 459000 <warn@@Base+0xb330>
  41ed04:	add	x0, x0, #0x738
  41ed08:	bl	403840 <gettext@plt>
  41ed0c:	ldr	w1, [sp, #516]
  41ed10:	bl	403780 <printf@plt>
  41ed14:	b	41eee4 <ferror@plt+0x1b654>
  41ed18:	ldr	w1, [sp, #516]
  41ed1c:	ldr	w0, [sp, #884]
  41ed20:	cmp	w1, w0
  41ed24:	b.cc	41ed68 <ferror@plt+0x1b4d8>  // b.lo, b.ul, b.last
  41ed28:	adrp	x0, 459000 <warn@@Base+0xb330>
  41ed2c:	add	x0, x0, #0x758
  41ed30:	bl	403840 <gettext@plt>
  41ed34:	mov	x3, x0
  41ed38:	ldr	w0, [sp, #516]
  41ed3c:	add	w0, w0, #0x1
  41ed40:	ldr	w2, [sp, #884]
  41ed44:	mov	w1, w0
  41ed48:	mov	x0, x3
  41ed4c:	bl	44dcd0 <warn@@Base>
  41ed50:	adrp	x0, 459000 <warn@@Base+0xb330>
  41ed54:	add	x0, x0, #0x780
  41ed58:	bl	403840 <gettext@plt>
  41ed5c:	ldr	w1, [sp, #516]
  41ed60:	bl	403780 <printf@plt>
  41ed64:	b	41f38c <ferror@plt+0x1bafc>
  41ed68:	ldr	w1, [sp, #516]
  41ed6c:	mov	x0, x1
  41ed70:	lsl	x0, x0, #1
  41ed74:	add	x0, x0, x1
  41ed78:	lsl	x0, x0, #3
  41ed7c:	mov	x1, x0
  41ed80:	ldr	x0, [sp, #888]
  41ed84:	add	x0, x0, x1
  41ed88:	ldr	w0, [x0, #8]
  41ed8c:	str	w0, [sp, #512]
  41ed90:	ldr	w0, [sp, #512]
  41ed94:	cmp	w0, #0x0
  41ed98:	b.ne	41edd4 <ferror@plt+0x1b544>  // b.any
  41ed9c:	ldr	w1, [sp, #516]
  41eda0:	mov	x0, x1
  41eda4:	lsl	x0, x0, #1
  41eda8:	add	x0, x0, x1
  41edac:	lsl	x0, x0, #3
  41edb0:	mov	x1, x0
  41edb4:	ldr	x0, [sp, #888]
  41edb8:	add	x0, x0, x1
  41edbc:	ldr	x0, [x0]
  41edc0:	mov	x1, x0
  41edc4:	adrp	x0, 459000 <warn@@Base+0xb330>
  41edc8:	add	x0, x0, #0x7a8
  41edcc:	bl	403780 <printf@plt>
  41edd0:	b	41f38c <ferror@plt+0x1bafc>
  41edd4:	ldr	x0, [sp, #872]
  41edd8:	cmp	x0, #0x0
  41eddc:	b.eq	41edec <ferror@plt+0x1b55c>  // b.none
  41ede0:	ldr	x0, [sp, #864]
  41ede4:	cmp	x0, #0x0
  41ede8:	b.ne	41ee34 <ferror@plt+0x1b5a4>  // b.any
  41edec:	adrp	x0, 459000 <warn@@Base+0xb330>
  41edf0:	add	x0, x0, #0x7b8
  41edf4:	bl	403840 <gettext@plt>
  41edf8:	mov	x3, x0
  41edfc:	ldr	w1, [sp, #516]
  41ee00:	mov	x0, x1
  41ee04:	lsl	x0, x0, #1
  41ee08:	add	x0, x0, x1
  41ee0c:	lsl	x0, x0, #3
  41ee10:	mov	x1, x0
  41ee14:	ldr	x0, [sp, #888]
  41ee18:	add	x0, x0, x1
  41ee1c:	ldr	x0, [x0]
  41ee20:	ldr	w2, [sp, #512]
  41ee24:	mov	x1, x0
  41ee28:	mov	x0, x3
  41ee2c:	bl	403780 <printf@plt>
  41ee30:	b	41eee4 <ferror@plt+0x1b654>
  41ee34:	ldr	w0, [sp, #512]
  41ee38:	ldr	x1, [sp, #864]
  41ee3c:	cmp	x1, x0
  41ee40:	b.cs	41ee8c <ferror@plt+0x1b5fc>  // b.hs, b.nlast
  41ee44:	adrp	x0, 459000 <warn@@Base+0xb330>
  41ee48:	add	x0, x0, #0x678
  41ee4c:	bl	403840 <gettext@plt>
  41ee50:	mov	x19, x0
  41ee54:	ldr	x1, [sp, #864]
  41ee58:	adrp	x0, 455000 <warn@@Base+0x7330>
  41ee5c:	add	x0, x0, #0xfc0
  41ee60:	bl	40f570 <ferror@plt+0xbce0>
  41ee64:	mov	x2, x0
  41ee68:	ldr	w1, [sp, #512]
  41ee6c:	mov	x0, x19
  41ee70:	bl	44dcd0 <warn@@Base>
  41ee74:	adrp	x0, 459000 <warn@@Base+0xb330>
  41ee78:	add	x0, x0, #0x7e8
  41ee7c:	bl	403840 <gettext@plt>
  41ee80:	ldr	w1, [sp, #512]
  41ee84:	bl	403780 <printf@plt>
  41ee88:	b	41f38c <ferror@plt+0x1bafc>
  41ee8c:	ldr	w0, [sp, #512]
  41ee90:	sub	w0, w0, #0x1
  41ee94:	mov	w0, w0
  41ee98:	lsl	x0, x0, #3
  41ee9c:	ldr	x1, [sp, #872]
  41eea0:	add	x0, x1, x0
  41eea4:	ldr	x3, [x0]
  41eea8:	ldr	w1, [sp, #516]
  41eeac:	mov	x0, x1
  41eeb0:	lsl	x0, x0, #1
  41eeb4:	add	x0, x0, x1
  41eeb8:	lsl	x0, x0, #3
  41eebc:	mov	x1, x0
  41eec0:	ldr	x0, [sp, #888]
  41eec4:	add	x0, x0, x1
  41eec8:	ldr	x0, [x0]
  41eecc:	mov	x2, x0
  41eed0:	mov	x1, x3
  41eed4:	adrp	x0, 459000 <warn@@Base+0xb330>
  41eed8:	add	x0, x0, #0x818
  41eedc:	bl	403780 <printf@plt>
  41eee0:	b	41f38c <ferror@plt+0x1bafc>
  41eee4:	b	41f38c <ferror@plt+0x1bafc>
  41eee8:	add	x1, sp, #0xcc
  41eeec:	add	x0, sp, #0xd0
  41eef0:	mov	x4, x1
  41eef4:	mov	x3, x0
  41eef8:	mov	w2, #0x0                   	// #0
  41eefc:	ldr	x1, [sp, #112]
  41ef00:	ldr	x0, [sp, #120]
  41ef04:	bl	40f70c <ferror@plt+0xbe7c>
  41ef08:	str	x0, [sp, #528]
  41ef0c:	ldr	w0, [sp, #208]
  41ef10:	mov	w0, w0
  41ef14:	ldr	x1, [sp, #120]
  41ef18:	add	x0, x1, x0
  41ef1c:	str	x0, [sp, #120]
  41ef20:	ldr	x0, [sp, #528]
  41ef24:	str	x0, [sp, #744]
  41ef28:	ldr	x1, [sp, #744]
  41ef2c:	ldr	x0, [sp, #528]
  41ef30:	cmp	x1, x0
  41ef34:	b.eq	41ef44 <ferror@plt+0x1b6b4>  // b.none
  41ef38:	ldr	w0, [sp, #204]
  41ef3c:	orr	w0, w0, #0x2
  41ef40:	str	w0, [sp, #204]
  41ef44:	ldr	w0, [sp, #204]
  41ef48:	bl	40f21c <ferror@plt+0xb98c>
  41ef4c:	ldr	x0, [sp, #744]
  41ef50:	mov	w1, w0
  41ef54:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41ef58:	add	x0, x0, #0x9a8
  41ef5c:	str	w1, [x0, #20]
  41ef60:	b	41f38c <ferror@plt+0x1bafc>
  41ef64:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41ef68:	add	x0, x0, #0x9a8
  41ef6c:	ldr	w0, [x0, #24]
  41ef70:	str	w0, [sp, #536]
  41ef74:	ldr	w0, [sp, #536]
  41ef78:	cmp	w0, #0x0
  41ef7c:	cset	w0, eq  // eq = none
  41ef80:	and	w0, w0, #0xff
  41ef84:	str	w0, [sp, #536]
  41ef88:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41ef8c:	add	x0, x0, #0x9a8
  41ef90:	ldr	w1, [sp, #536]
  41ef94:	str	w1, [x0, #24]
  41ef98:	b	41f38c <ferror@plt+0x1bafc>
  41ef9c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41efa0:	add	x0, x0, #0x9a8
  41efa4:	mov	w1, #0x1                   	// #1
  41efa8:	str	w1, [x0, #28]
  41efac:	b	41f38c <ferror@plt+0x1bafc>
  41efb0:	ldrb	w0, [sp, #177]
  41efb4:	mov	w1, w0
  41efb8:	mov	w0, #0xff                  	// #255
  41efbc:	sub	w0, w0, w1
  41efc0:	ldrb	w1, [sp, #176]
  41efc4:	sdiv	w0, w0, w1
  41efc8:	sxtw	x0, w0
  41efcc:	str	x0, [sp, #744]
  41efd0:	ldrb	w0, [sp, #169]
  41efd4:	cmp	w0, #0x1
  41efd8:	b.ne	41f02c <ferror@plt+0x1b79c>  // b.any
  41efdc:	ldrb	w0, [sp, #168]
  41efe0:	and	x0, x0, #0xff
  41efe4:	ldr	x1, [sp, #744]
  41efe8:	mul	x0, x1, x0
  41efec:	str	x0, [sp, #744]
  41eff0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41eff4:	add	x0, x0, #0x9a8
  41eff8:	ldr	x1, [x0]
  41effc:	ldr	x0, [sp, #744]
  41f000:	add	x1, x1, x0
  41f004:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41f008:	add	x0, x0, #0x9a8
  41f00c:	str	x1, [x0]
  41f010:	ldr	x0, [sp, #744]
  41f014:	cmp	x0, #0x0
  41f018:	b.eq	41f388 <ferror@plt+0x1baf8>  // b.none
  41f01c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41f020:	add	x0, x0, #0x9a8
  41f024:	str	wzr, [x0, #8]
  41f028:	b	41f388 <ferror@plt+0x1baf8>
  41f02c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41f030:	add	x0, x0, #0x9a8
  41f034:	ldrb	w0, [x0, #32]
  41f038:	and	x1, x0, #0xff
  41f03c:	ldr	x0, [sp, #744]
  41f040:	add	x1, x1, x0
  41f044:	ldrb	w0, [sp, #169]
  41f048:	and	x0, x0, #0xff
  41f04c:	udiv	x0, x1, x0
  41f050:	mov	w1, w0
  41f054:	ldrb	w0, [sp, #168]
  41f058:	mul	w0, w1, w0
  41f05c:	str	w0, [sp, #540]
  41f060:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41f064:	add	x0, x0, #0x9a8
  41f068:	ldr	x1, [x0]
  41f06c:	ldr	w0, [sp, #540]
  41f070:	add	x1, x1, x0
  41f074:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41f078:	add	x0, x0, #0x9a8
  41f07c:	str	x1, [x0]
  41f080:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41f084:	add	x0, x0, #0x9a8
  41f088:	ldrb	w0, [x0, #32]
  41f08c:	and	x1, x0, #0xff
  41f090:	ldr	x0, [sp, #744]
  41f094:	add	x0, x1, x0
  41f098:	ldrb	w1, [sp, #169]
  41f09c:	and	x1, x1, #0xff
  41f0a0:	udiv	x2, x0, x1
  41f0a4:	mul	x1, x2, x1
  41f0a8:	sub	x0, x0, x1
  41f0ac:	and	w1, w0, #0xff
  41f0b0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41f0b4:	add	x0, x0, #0x9a8
  41f0b8:	strb	w1, [x0, #32]
  41f0bc:	ldr	w0, [sp, #540]
  41f0c0:	cmp	w0, #0x0
  41f0c4:	b.eq	41f388 <ferror@plt+0x1baf8>  // b.none
  41f0c8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41f0cc:	add	x0, x0, #0x9a8
  41f0d0:	str	wzr, [x0, #8]
  41f0d4:	b	41f388 <ferror@plt+0x1baf8>
  41f0d8:	mov	w0, #0x2                   	// #2
  41f0dc:	str	w0, [sp, #732]
  41f0e0:	ldr	w0, [sp, #732]
  41f0e4:	cmp	w0, #0x8
  41f0e8:	b.ls	41f11c <ferror@plt+0x1b88c>  // b.plast
  41f0ec:	ldr	w0, [sp, #732]
  41f0f0:	mov	x2, x0
  41f0f4:	adrp	x0, 455000 <warn@@Base+0x7330>
  41f0f8:	add	x1, x0, #0xec0
  41f0fc:	adrp	x0, 455000 <warn@@Base+0x7330>
  41f100:	add	x0, x0, #0xf10
  41f104:	bl	402f90 <ngettext@plt>
  41f108:	mov	w2, #0x8                   	// #8
  41f10c:	ldr	w1, [sp, #732]
  41f110:	bl	44dbd0 <error@@Base>
  41f114:	mov	w0, #0x8                   	// #8
  41f118:	str	w0, [sp, #732]
  41f11c:	ldr	w0, [sp, #732]
  41f120:	ldr	x1, [sp, #120]
  41f124:	add	x0, x1, x0
  41f128:	ldr	x1, [sp, #112]
  41f12c:	cmp	x1, x0
  41f130:	b.hi	41f15c <ferror@plt+0x1b8cc>  // b.pmore
  41f134:	ldr	x1, [sp, #120]
  41f138:	ldr	x0, [sp, #112]
  41f13c:	cmp	x1, x0
  41f140:	b.cs	41f158 <ferror@plt+0x1b8c8>  // b.hs, b.nlast
  41f144:	ldr	x1, [sp, #112]
  41f148:	ldr	x0, [sp, #120]
  41f14c:	sub	x0, x1, x0
  41f150:	str	w0, [sp, #732]
  41f154:	b	41f15c <ferror@plt+0x1b8cc>
  41f158:	str	wzr, [sp, #732]
  41f15c:	ldr	w0, [sp, #732]
  41f160:	cmp	w0, #0x0
  41f164:	b.eq	41f174 <ferror@plt+0x1b8e4>  // b.none
  41f168:	ldr	w0, [sp, #732]
  41f16c:	cmp	w0, #0x8
  41f170:	b.ls	41f17c <ferror@plt+0x1b8ec>  // b.plast
  41f174:	str	xzr, [sp, #744]
  41f178:	b	41f19c <ferror@plt+0x1b90c>
  41f17c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41f180:	add	x0, x0, #0x2f8
  41f184:	ldr	x2, [x0]
  41f188:	ldr	w0, [sp, #732]
  41f18c:	mov	w1, w0
  41f190:	ldr	x0, [sp, #120]
  41f194:	blr	x2
  41f198:	str	x0, [sp, #744]
  41f19c:	ldr	x0, [sp, #120]
  41f1a0:	add	x0, x0, #0x2
  41f1a4:	str	x0, [sp, #120]
  41f1a8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41f1ac:	add	x0, x0, #0x9a8
  41f1b0:	ldr	x1, [x0]
  41f1b4:	ldr	x0, [sp, #744]
  41f1b8:	add	x1, x1, x0
  41f1bc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41f1c0:	add	x0, x0, #0x9a8
  41f1c4:	str	x1, [x0]
  41f1c8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41f1cc:	add	x0, x0, #0x9a8
  41f1d0:	strb	wzr, [x0, #32]
  41f1d4:	b	41f38c <ferror@plt+0x1bafc>
  41f1d8:	add	x1, sp, #0xc4
  41f1dc:	add	x0, sp, #0xc8
  41f1e0:	mov	x4, x1
  41f1e4:	mov	x3, x0
  41f1e8:	mov	w2, #0x0                   	// #0
  41f1ec:	ldr	x1, [sp, #112]
  41f1f0:	ldr	x0, [sp, #120]
  41f1f4:	bl	40f70c <ferror@plt+0xbe7c>
  41f1f8:	str	x0, [sp, #544]
  41f1fc:	ldr	w0, [sp, #200]
  41f200:	mov	w0, w0
  41f204:	ldr	x1, [sp, #120]
  41f208:	add	x0, x1, x0
  41f20c:	str	x0, [sp, #120]
  41f210:	ldr	x0, [sp, #544]
  41f214:	str	x0, [sp, #744]
  41f218:	ldr	x1, [sp, #744]
  41f21c:	ldr	x0, [sp, #544]
  41f220:	cmp	x1, x0
  41f224:	b.eq	41f234 <ferror@plt+0x1b9a4>  // b.none
  41f228:	ldr	w0, [sp, #196]
  41f22c:	orr	w0, w0, #0x2
  41f230:	str	w0, [sp, #196]
  41f234:	ldr	w0, [sp, #196]
  41f238:	bl	40f21c <ferror@plt+0xb98c>
  41f23c:	adrp	x0, 459000 <warn@@Base+0xb330>
  41f240:	add	x0, x0, #0x828
  41f244:	bl	403840 <gettext@plt>
  41f248:	ldr	x1, [sp, #744]
  41f24c:	bl	403780 <printf@plt>
  41f250:	b	41f38c <ferror@plt+0x1bafc>
  41f254:	adrp	x0, 459000 <warn@@Base+0xb330>
  41f258:	add	x0, x0, #0x580
  41f25c:	bl	403840 <gettext@plt>
  41f260:	mov	x2, x0
  41f264:	ldrb	w0, [sp, #555]
  41f268:	mov	w1, w0
  41f26c:	mov	x0, x2
  41f270:	bl	403780 <printf@plt>
  41f274:	ldr	x0, [sp, #904]
  41f278:	cmp	x0, #0x0
  41f27c:	b.eq	41f35c <ferror@plt+0x1bacc>  // b.none
  41f280:	ldrb	w0, [sp, #555]
  41f284:	sub	x0, x0, #0x1
  41f288:	ldr	x1, [sp, #904]
  41f28c:	add	x0, x1, x0
  41f290:	ldrb	w0, [x0]
  41f294:	str	w0, [sp, #900]
  41f298:	b	41f350 <ferror@plt+0x1bac0>
  41f29c:	add	x1, sp, #0xbc
  41f2a0:	add	x0, sp, #0xc0
  41f2a4:	mov	x4, x1
  41f2a8:	mov	x3, x0
  41f2ac:	mov	w2, #0x0                   	// #0
  41f2b0:	ldr	x1, [sp, #112]
  41f2b4:	ldr	x0, [sp, #120]
  41f2b8:	bl	40f70c <ferror@plt+0xbe7c>
  41f2bc:	str	x0, [sp, #416]
  41f2c0:	ldr	w0, [sp, #192]
  41f2c4:	mov	w0, w0
  41f2c8:	ldr	x1, [sp, #120]
  41f2cc:	add	x0, x1, x0
  41f2d0:	str	x0, [sp, #120]
  41f2d4:	ldr	x0, [sp, #416]
  41f2d8:	str	x0, [sp, #408]
  41f2dc:	ldr	x1, [sp, #408]
  41f2e0:	ldr	x0, [sp, #416]
  41f2e4:	cmp	x1, x0
  41f2e8:	b.eq	41f2f8 <ferror@plt+0x1ba68>  // b.none
  41f2ec:	ldr	w0, [sp, #188]
  41f2f0:	orr	w0, w0, #0x2
  41f2f4:	str	w0, [sp, #188]
  41f2f8:	ldr	w0, [sp, #188]
  41f2fc:	bl	40f21c <ferror@plt+0xb98c>
  41f300:	ldr	x1, [sp, #408]
  41f304:	adrp	x0, 455000 <warn@@Base+0x7330>
  41f308:	add	x0, x0, #0xf70
  41f30c:	bl	40f570 <ferror@plt+0xbce0>
  41f310:	mov	x1, x0
  41f314:	ldr	w0, [sp, #900]
  41f318:	cmp	w0, #0x1
  41f31c:	b.ne	41f32c <ferror@plt+0x1ba9c>  // b.any
  41f320:	adrp	x0, 455000 <warn@@Base+0x7330>
  41f324:	add	x0, x0, #0xe08
  41f328:	b	41f334 <ferror@plt+0x1baa4>
  41f32c:	adrp	x0, 457000 <warn@@Base+0x9330>
  41f330:	add	x0, x0, #0x540
  41f334:	mov	x2, x0
  41f338:	adrp	x0, 459000 <warn@@Base+0xb330>
  41f33c:	add	x0, x0, #0x5a8
  41f340:	bl	403780 <printf@plt>
  41f344:	ldr	w0, [sp, #900]
  41f348:	sub	w0, w0, #0x1
  41f34c:	str	w0, [sp, #900]
  41f350:	ldr	w0, [sp, #900]
  41f354:	cmp	w0, #0x0
  41f358:	b.gt	41f29c <ferror@plt+0x1ba0c>
  41f35c:	mov	w0, #0xa                   	// #10
  41f360:	bl	4037e0 <putchar@plt>
  41f364:	b	41f38c <ferror@plt+0x1bafc>
  41f368:	nop
  41f36c:	b	41f38c <ferror@plt+0x1bafc>
  41f370:	nop
  41f374:	b	41f38c <ferror@plt+0x1bafc>
  41f378:	nop
  41f37c:	b	41f38c <ferror@plt+0x1bafc>
  41f380:	nop
  41f384:	b	41f38c <ferror@plt+0x1bafc>
  41f388:	nop
  41f38c:	ldr	w0, [sp, #740]
  41f390:	cmp	w0, #0x0
  41f394:	b.ne	41f3b0 <ferror@plt+0x1bb20>  // b.any
  41f398:	ldr	w0, [sp, #756]
  41f39c:	cmn	w0, #0x1
  41f3a0:	b.eq	41f3b0 <ferror@plt+0x1bb20>  // b.none
  41f3a4:	ldr	w0, [sp, #756]
  41f3a8:	cmp	w0, #0x1
  41f3ac:	b.ne	41f6bc <ferror@plt+0x1be2c>  // b.any
  41f3b0:	mov	w0, #0x23                  	// #35
  41f3b4:	str	w0, [sp, #400]
  41f3b8:	str	xzr, [sp, #712]
  41f3bc:	ldr	x0, [sp, #888]
  41f3c0:	cmp	x0, #0x0
  41f3c4:	b.eq	41f440 <ferror@plt+0x1bbb0>  // b.none
  41f3c8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41f3cc:	add	x0, x0, #0x9a8
  41f3d0:	ldr	w0, [x0, #12]
  41f3d4:	sub	w0, w0, #0x1
  41f3d8:	str	w0, [sp, #396]
  41f3dc:	ldr	w1, [sp, #396]
  41f3e0:	ldr	w0, [sp, #884]
  41f3e4:	cmp	w1, w0
  41f3e8:	b.cc	41f414 <ferror@plt+0x1bb84>  // b.lo, b.ul, b.last
  41f3ec:	adrp	x0, 459000 <warn@@Base+0xb330>
  41f3f0:	add	x0, x0, #0x840
  41f3f4:	bl	403840 <gettext@plt>
  41f3f8:	ldr	w1, [sp, #396]
  41f3fc:	bl	44dcd0 <warn@@Base>
  41f400:	adrp	x0, 457000 <warn@@Base+0x9330>
  41f404:	add	x0, x0, #0x428
  41f408:	bl	403840 <gettext@plt>
  41f40c:	str	x0, [sp, #720]
  41f410:	b	41f450 <ferror@plt+0x1bbc0>
  41f414:	ldr	w1, [sp, #396]
  41f418:	mov	x0, x1
  41f41c:	lsl	x0, x0, #1
  41f420:	add	x0, x0, x1
  41f424:	lsl	x0, x0, #3
  41f428:	mov	x1, x0
  41f42c:	ldr	x0, [sp, #888]
  41f430:	add	x0, x0, x1
  41f434:	ldr	x0, [x0]
  41f438:	str	x0, [sp, #720]
  41f43c:	b	41f450 <ferror@plt+0x1bbc0>
  41f440:	adrp	x0, 459000 <warn@@Base+0xb330>
  41f444:	add	x0, x0, #0x668
  41f448:	bl	403840 <gettext@plt>
  41f44c:	str	x0, [sp, #720]
  41f450:	ldr	x0, [sp, #720]
  41f454:	bl	402fd0 <strlen@plt>
  41f458:	str	x0, [sp, #384]
  41f45c:	ldr	w0, [sp, #400]
  41f460:	ldr	x1, [sp, #384]
  41f464:	cmp	x1, x0
  41f468:	b.ls	41f4c4 <ferror@plt+0x1bc34>  // b.plast
  41f46c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41f470:	add	x0, x0, #0x2b8
  41f474:	ldr	w0, [x0]
  41f478:	cmp	w0, #0x0
  41f47c:	b.ne	41f4c4 <ferror@plt+0x1bc34>  // b.any
  41f480:	ldr	w0, [sp, #400]
  41f484:	add	w0, w0, #0x1
  41f488:	mov	w0, w0
  41f48c:	bl	403290 <xmalloc@plt>
  41f490:	str	x0, [sp, #712]
  41f494:	ldr	w0, [sp, #400]
  41f498:	ldr	x1, [sp, #384]
  41f49c:	sub	x0, x1, x0
  41f4a0:	ldr	x1, [sp, #720]
  41f4a4:	add	x1, x1, x0
  41f4a8:	ldr	w0, [sp, #400]
  41f4ac:	add	w0, w0, #0x1
  41f4b0:	mov	w0, w0
  41f4b4:	mov	x2, x0
  41f4b8:	ldr	x0, [sp, #712]
  41f4bc:	bl	403710 <strncpy@plt>
  41f4c0:	b	41f4ec <ferror@plt+0x1bc5c>
  41f4c4:	ldr	x0, [sp, #384]
  41f4c8:	add	x0, x0, #0x1
  41f4cc:	bl	403290 <xmalloc@plt>
  41f4d0:	str	x0, [sp, #712]
  41f4d4:	ldr	x0, [sp, #384]
  41f4d8:	add	x0, x0, #0x1
  41f4dc:	mov	x2, x0
  41f4e0:	ldr	x1, [sp, #720]
  41f4e4:	ldr	x0, [sp, #712]
  41f4e8:	bl	403710 <strncpy@plt>
  41f4ec:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41f4f0:	add	x0, x0, #0x2b8
  41f4f4:	ldr	w0, [x0]
  41f4f8:	cmp	w0, #0x0
  41f4fc:	b.eq	41f510 <ferror@plt+0x1bc80>  // b.none
  41f500:	ldr	w0, [sp, #400]
  41f504:	ldr	x1, [sp, #384]
  41f508:	cmp	x1, x0
  41f50c:	b.hi	41f594 <ferror@plt+0x1bd04>  // b.pmore
  41f510:	ldrb	w0, [sp, #169]
  41f514:	cmp	w0, #0x1
  41f518:	b.ne	41f550 <ferror@plt+0x1bcc0>  // b.any
  41f51c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41f520:	add	x0, x0, #0x9a8
  41f524:	ldr	w1, [x0, #16]
  41f528:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41f52c:	add	x0, x0, #0x9a8
  41f530:	ldr	x0, [x0]
  41f534:	mov	x3, x0
  41f538:	mov	w2, w1
  41f53c:	ldr	x1, [sp, #712]
  41f540:	adrp	x0, 459000 <warn@@Base+0xb330>
  41f544:	add	x0, x0, #0x868
  41f548:	bl	403780 <printf@plt>
  41f54c:	b	41f614 <ferror@plt+0x1bd84>
  41f550:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41f554:	add	x0, x0, #0x9a8
  41f558:	ldr	w1, [x0, #16]
  41f55c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41f560:	add	x0, x0, #0x9a8
  41f564:	ldr	x2, [x0]
  41f568:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41f56c:	add	x0, x0, #0x9a8
  41f570:	ldrb	w0, [x0, #32]
  41f574:	mov	w4, w0
  41f578:	mov	x3, x2
  41f57c:	mov	w2, w1
  41f580:	ldr	x1, [sp, #712]
  41f584:	adrp	x0, 459000 <warn@@Base+0xb330>
  41f588:	add	x0, x0, #0x880
  41f58c:	bl	403780 <printf@plt>
  41f590:	b	41f614 <ferror@plt+0x1bd84>
  41f594:	ldrb	w0, [sp, #169]
  41f598:	cmp	w0, #0x1
  41f59c:	b.ne	41f5d4 <ferror@plt+0x1bd44>  // b.any
  41f5a0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41f5a4:	add	x0, x0, #0x9a8
  41f5a8:	ldr	w1, [x0, #16]
  41f5ac:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41f5b0:	add	x0, x0, #0x9a8
  41f5b4:	ldr	x0, [x0]
  41f5b8:	mov	x3, x0
  41f5bc:	mov	w2, w1
  41f5c0:	ldr	x1, [sp, #712]
  41f5c4:	adrp	x0, 459000 <warn@@Base+0xb330>
  41f5c8:	add	x0, x0, #0x898
  41f5cc:	bl	403780 <printf@plt>
  41f5d0:	b	41f614 <ferror@plt+0x1bd84>
  41f5d4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41f5d8:	add	x0, x0, #0x9a8
  41f5dc:	ldr	w1, [x0, #16]
  41f5e0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41f5e4:	add	x0, x0, #0x9a8
  41f5e8:	ldr	x2, [x0]
  41f5ec:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41f5f0:	add	x0, x0, #0x9a8
  41f5f4:	ldrb	w0, [x0, #32]
  41f5f8:	mov	w4, w0
  41f5fc:	mov	x3, x2
  41f600:	mov	w2, w1
  41f604:	ldr	x1, [sp, #712]
  41f608:	adrp	x0, 459000 <warn@@Base+0xb330>
  41f60c:	add	x0, x0, #0x8b0
  41f610:	bl	403780 <printf@plt>
  41f614:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41f618:	add	x0, x0, #0x9a8
  41f61c:	ldr	w0, [x0, #8]
  41f620:	cmp	w0, #0x0
  41f624:	b.eq	41f648 <ferror@plt+0x1bdb8>  // b.none
  41f628:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41f62c:	add	x0, x0, #0x9a8
  41f630:	ldr	w0, [x0, #8]
  41f634:	mov	w1, w0
  41f638:	adrp	x0, 459000 <warn@@Base+0xb330>
  41f63c:	add	x0, x0, #0x8c8
  41f640:	bl	403780 <printf@plt>
  41f644:	b	41f654 <ferror@plt+0x1bdc4>
  41f648:	adrp	x0, 459000 <warn@@Base+0xb330>
  41f64c:	add	x0, x0, #0x8d0
  41f650:	bl	403780 <printf@plt>
  41f654:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41f658:	add	x0, x0, #0x9a8
  41f65c:	ldr	w0, [x0, #24]
  41f660:	cmp	w0, #0x0
  41f664:	b.eq	41f674 <ferror@plt+0x1bde4>  // b.none
  41f668:	adrp	x0, 459000 <warn@@Base+0xb330>
  41f66c:	add	x0, x0, #0x8e0
  41f670:	bl	403780 <printf@plt>
  41f674:	mov	w0, #0xa                   	// #10
  41f678:	bl	4037e0 <putchar@plt>
  41f67c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41f680:	add	x0, x0, #0x9a8
  41f684:	ldr	w0, [x0, #8]
  41f688:	add	w1, w0, #0x1
  41f68c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41f690:	add	x0, x0, #0x9a8
  41f694:	str	w1, [x0, #8]
  41f698:	ldr	w0, [sp, #756]
  41f69c:	cmn	w0, #0x1
  41f6a0:	b.ne	41f6b4 <ferror@plt+0x1be24>  // b.any
  41f6a4:	ldrb	w0, [sp, #170]
  41f6a8:	bl	40f88c <ferror@plt+0xbffc>
  41f6ac:	mov	w0, #0xa                   	// #10
  41f6b0:	bl	4037e0 <putchar@plt>
  41f6b4:	ldr	x0, [sp, #712]
  41f6b8:	bl	403510 <free@plt>
  41f6bc:	ldr	x0, [sp, #376]
  41f6c0:	ldr	x1, [sp, #120]
  41f6c4:	cmp	x1, x0
  41f6c8:	b.cc	41e2f4 <ferror@plt+0x1aa64>  // b.lo, b.ul, b.last
  41f6cc:	ldr	x0, [sp, #888]
  41f6d0:	cmp	x0, #0x0
  41f6d4:	b.eq	41f6e8 <ferror@plt+0x1be58>  // b.none
  41f6d8:	ldr	x0, [sp, #888]
  41f6dc:	bl	403510 <free@plt>
  41f6e0:	str	xzr, [sp, #888]
  41f6e4:	str	wzr, [sp, #884]
  41f6e8:	ldr	x0, [sp, #872]
  41f6ec:	cmp	x0, #0x0
  41f6f0:	b.eq	41f704 <ferror@plt+0x1be74>  // b.none
  41f6f4:	ldr	x0, [sp, #872]
  41f6f8:	bl	403510 <free@plt>
  41f6fc:	str	xzr, [sp, #872]
  41f700:	str	xzr, [sp, #864]
  41f704:	mov	w0, #0xa                   	// #10
  41f708:	bl	4037e0 <putchar@plt>
  41f70c:	ldr	x1, [sp, #120]
  41f710:	ldr	x0, [sp, #112]
  41f714:	cmp	x1, x0
  41f718:	b.cc	41ce8c <ferror@plt+0x195fc>  // b.lo, b.ul, b.last
  41f71c:	mov	w0, #0x1                   	// #1
  41f720:	ldr	x19, [sp, #80]
  41f724:	ldp	x29, x30, [sp, #64]
  41f728:	add	sp, sp, #0x390
  41f72c:	ret
  41f730:	stp	x29, x30, [sp, #-64]!
  41f734:	mov	x29, sp
  41f738:	str	x0, [sp, #24]
  41f73c:	str	x1, [sp, #16]
  41f740:	ldr	x0, [sp, #24]
  41f744:	ldr	x0, [x0, #32]
  41f748:	str	x0, [sp, #48]
  41f74c:	ldr	x0, [sp, #24]
  41f750:	ldr	x0, [x0, #48]
  41f754:	ldr	x1, [sp, #48]
  41f758:	add	x0, x1, x0
  41f75c:	str	x0, [sp, #40]
  41f760:	mov	w0, #0x1                   	// #1
  41f764:	str	w0, [sp, #60]
  41f768:	mov	w0, #0x1                   	// #1
  41f76c:	str	w0, [sp, #56]
  41f770:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41f774:	add	x0, x0, #0x2c4
  41f778:	ldr	w0, [x0]
  41f77c:	cmp	w0, #0x0
  41f780:	b.ne	41f7a0 <ferror@plt+0x1bf10>  // b.any
  41f784:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41f788:	add	x0, x0, #0x2c4
  41f78c:	ldr	w0, [x0]
  41f790:	orr	w1, w0, #0x1
  41f794:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41f798:	add	x0, x0, #0x2c4
  41f79c:	str	w1, [x0]
  41f7a0:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41f7a4:	add	x0, x0, #0x2c4
  41f7a8:	ldr	w0, [x0]
  41f7ac:	and	w0, w0, #0x1
  41f7b0:	cmp	w0, #0x0
  41f7b4:	b.eq	41f7d0 <ferror@plt+0x1bf40>  // b.none
  41f7b8:	ldr	x3, [sp, #16]
  41f7bc:	ldr	x2, [sp, #40]
  41f7c0:	ldr	x1, [sp, #48]
  41f7c4:	ldr	x0, [sp, #24]
  41f7c8:	bl	41b6ac <ferror@plt+0x17e1c>
  41f7cc:	str	w0, [sp, #60]
  41f7d0:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41f7d4:	add	x0, x0, #0x2c4
  41f7d8:	ldr	w0, [x0]
  41f7dc:	and	w0, w0, #0x2
  41f7e0:	cmp	w0, #0x0
  41f7e4:	b.eq	41f804 <ferror@plt+0x1bf74>  // b.none
  41f7e8:	ldr	x4, [sp, #16]
  41f7ec:	ldr	x3, [sp, #40]
  41f7f0:	ldr	x2, [sp, #48]
  41f7f4:	ldr	x1, [sp, #48]
  41f7f8:	ldr	x0, [sp, #24]
  41f7fc:	bl	41ce58 <ferror@plt+0x195c8>
  41f800:	str	w0, [sp, #56]
  41f804:	ldr	w0, [sp, #60]
  41f808:	cmp	w0, #0x0
  41f80c:	b.eq	41f81c <ferror@plt+0x1bf8c>  // b.none
  41f810:	ldr	w0, [sp, #56]
  41f814:	cmp	w0, #0x0
  41f818:	b.ne	41f824 <ferror@plt+0x1bf94>  // b.any
  41f81c:	mov	w0, #0x0                   	// #0
  41f820:	b	41f828 <ferror@plt+0x1bf98>
  41f824:	mov	w0, #0x1                   	// #1
  41f828:	ldp	x29, x30, [sp], #64
  41f82c:	ret
  41f830:	sub	sp, sp, #0x20
  41f834:	str	x0, [sp, #8]
  41f838:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41f83c:	add	x0, x0, #0x55c
  41f840:	ldr	w0, [x0]
  41f844:	cmn	w0, #0x1
  41f848:	b.ne	41f854 <ferror@plt+0x1bfc4>  // b.any
  41f84c:	mov	x0, #0x0                   	// #0
  41f850:	b	41f8f0 <ferror@plt+0x1c060>
  41f854:	str	wzr, [sp, #28]
  41f858:	b	41f8d4 <ferror@plt+0x1c044>
  41f85c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41f860:	add	x0, x0, #0x568
  41f864:	ldr	x2, [x0]
  41f868:	ldr	w1, [sp, #28]
  41f86c:	mov	x0, x1
  41f870:	lsl	x0, x0, #1
  41f874:	add	x0, x0, x1
  41f878:	lsl	x0, x0, #2
  41f87c:	add	x0, x0, x1
  41f880:	lsl	x0, x0, #3
  41f884:	add	x0, x2, x0
  41f888:	ldr	x0, [x0, #16]
  41f88c:	ldr	x1, [sp, #8]
  41f890:	cmp	x1, x0
  41f894:	b.ne	41f8c8 <ferror@plt+0x1c038>  // b.any
  41f898:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41f89c:	add	x0, x0, #0x568
  41f8a0:	ldr	x2, [x0]
  41f8a4:	ldr	w1, [sp, #28]
  41f8a8:	mov	x0, x1
  41f8ac:	lsl	x0, x0, #1
  41f8b0:	add	x0, x0, x1
  41f8b4:	lsl	x0, x0, #2
  41f8b8:	add	x0, x0, x1
  41f8bc:	lsl	x0, x0, #3
  41f8c0:	add	x0, x2, x0
  41f8c4:	b	41f8f0 <ferror@plt+0x1c060>
  41f8c8:	ldr	w0, [sp, #28]
  41f8cc:	add	w0, w0, #0x1
  41f8d0:	str	w0, [sp, #28]
  41f8d4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41f8d8:	add	x0, x0, #0x55c
  41f8dc:	ldr	w0, [x0]
  41f8e0:	ldr	w1, [sp, #28]
  41f8e4:	cmp	w1, w0
  41f8e8:	b.cc	41f85c <ferror@plt+0x1bfcc>  // b.lo, b.ul, b.last
  41f8ec:	mov	x0, #0x0                   	// #0
  41f8f0:	add	sp, sp, #0x20
  41f8f4:	ret
  41f8f8:	stp	x29, x30, [sp, #-32]!
  41f8fc:	mov	x29, sp
  41f900:	str	w0, [sp, #28]
  41f904:	adrp	x0, 460000 <warn@@Base+0x12330>
  41f908:	add	x0, x0, #0xec0
  41f90c:	ldr	w1, [sp, #28]
  41f910:	ldr	x0, [x0, x1, lsl #3]
  41f914:	bl	403840 <gettext@plt>
  41f918:	ldp	x29, x30, [sp], #32
  41f91c:	ret
  41f920:	stp	x29, x30, [sp, #-240]!
  41f924:	mov	x29, sp
  41f928:	stp	x19, x20, [sp, #16]
  41f92c:	str	x21, [sp, #32]
  41f930:	str	x0, [sp, #72]
  41f934:	str	x1, [sp, #64]
  41f938:	str	w2, [sp, #60]
  41f93c:	ldr	x0, [sp, #72]
  41f940:	ldr	x0, [x0, #32]
  41f944:	str	x0, [sp, #232]
  41f948:	ldr	x0, [sp, #72]
  41f94c:	ldr	x0, [x0, #48]
  41f950:	ldr	x1, [sp, #232]
  41f954:	add	x0, x1, x0
  41f958:	str	x0, [sp, #152]
  41f95c:	ldr	x0, [sp, #64]
  41f960:	bl	41a190 <ferror@plt+0x16900>
  41f964:	mov	w1, #0x0                   	// #0
  41f968:	ldr	x0, [sp, #72]
  41f96c:	bl	4181a4 <ferror@plt+0x14914>
  41f970:	b	420270 <ferror@plt+0x1c9e0>
  41f974:	mov	w0, #0x4                   	// #4
  41f978:	str	w0, [sp, #212]
  41f97c:	ldr	w0, [sp, #212]
  41f980:	cmp	w0, #0x8
  41f984:	b.ls	41f9b8 <ferror@plt+0x1c128>  // b.plast
  41f988:	ldr	w0, [sp, #212]
  41f98c:	mov	x2, x0
  41f990:	adrp	x0, 455000 <warn@@Base+0x7330>
  41f994:	add	x1, x0, #0xec0
  41f998:	adrp	x0, 455000 <warn@@Base+0x7330>
  41f99c:	add	x0, x0, #0xf10
  41f9a0:	bl	402f90 <ngettext@plt>
  41f9a4:	mov	w2, #0x8                   	// #8
  41f9a8:	ldr	w1, [sp, #212]
  41f9ac:	bl	44dbd0 <error@@Base>
  41f9b0:	mov	w0, #0x8                   	// #8
  41f9b4:	str	w0, [sp, #212]
  41f9b8:	ldr	w0, [sp, #212]
  41f9bc:	ldr	x1, [sp, #232]
  41f9c0:	add	x0, x1, x0
  41f9c4:	ldr	x1, [sp, #152]
  41f9c8:	cmp	x1, x0
  41f9cc:	b.hi	41f9f8 <ferror@plt+0x1c168>  // b.pmore
  41f9d0:	ldr	x1, [sp, #232]
  41f9d4:	ldr	x0, [sp, #152]
  41f9d8:	cmp	x1, x0
  41f9dc:	b.cs	41f9f4 <ferror@plt+0x1c164>  // b.hs, b.nlast
  41f9e0:	ldr	x1, [sp, #152]
  41f9e4:	ldr	x0, [sp, #232]
  41f9e8:	sub	x0, x1, x0
  41f9ec:	str	w0, [sp, #212]
  41f9f0:	b	41f9f8 <ferror@plt+0x1c168>
  41f9f4:	str	wzr, [sp, #212]
  41f9f8:	ldr	w0, [sp, #212]
  41f9fc:	cmp	w0, #0x0
  41fa00:	b.eq	41fa10 <ferror@plt+0x1c180>  // b.none
  41fa04:	ldr	w0, [sp, #212]
  41fa08:	cmp	w0, #0x8
  41fa0c:	b.ls	41fa18 <ferror@plt+0x1c188>  // b.plast
  41fa10:	str	xzr, [sp, #88]
  41fa14:	b	41fa38 <ferror@plt+0x1c1a8>
  41fa18:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41fa1c:	add	x0, x0, #0x2f8
  41fa20:	ldr	x2, [x0]
  41fa24:	ldr	w0, [sp, #212]
  41fa28:	mov	w1, w0
  41fa2c:	ldr	x0, [sp, #232]
  41fa30:	blr	x2
  41fa34:	str	x0, [sp, #88]
  41fa38:	ldr	x0, [sp, #232]
  41fa3c:	add	x0, x0, #0x4
  41fa40:	str	x0, [sp, #232]
  41fa44:	ldr	x1, [sp, #88]
  41fa48:	mov	x0, #0xffffffff            	// #4294967295
  41fa4c:	cmp	x1, x0
  41fa50:	b.ne	41fb38 <ferror@plt+0x1c2a8>  // b.any
  41fa54:	mov	w0, #0x8                   	// #8
  41fa58:	str	w0, [sp, #208]
  41fa5c:	ldr	w0, [sp, #208]
  41fa60:	cmp	w0, #0x8
  41fa64:	b.ls	41fa98 <ferror@plt+0x1c208>  // b.plast
  41fa68:	ldr	w0, [sp, #208]
  41fa6c:	mov	x2, x0
  41fa70:	adrp	x0, 455000 <warn@@Base+0x7330>
  41fa74:	add	x1, x0, #0xec0
  41fa78:	adrp	x0, 455000 <warn@@Base+0x7330>
  41fa7c:	add	x0, x0, #0xf10
  41fa80:	bl	402f90 <ngettext@plt>
  41fa84:	mov	w2, #0x8                   	// #8
  41fa88:	ldr	w1, [sp, #208]
  41fa8c:	bl	44dbd0 <error@@Base>
  41fa90:	mov	w0, #0x8                   	// #8
  41fa94:	str	w0, [sp, #208]
  41fa98:	ldr	w0, [sp, #208]
  41fa9c:	ldr	x1, [sp, #232]
  41faa0:	add	x0, x1, x0
  41faa4:	ldr	x1, [sp, #152]
  41faa8:	cmp	x1, x0
  41faac:	b.hi	41fad8 <ferror@plt+0x1c248>  // b.pmore
  41fab0:	ldr	x1, [sp, #232]
  41fab4:	ldr	x0, [sp, #152]
  41fab8:	cmp	x1, x0
  41fabc:	b.cs	41fad4 <ferror@plt+0x1c244>  // b.hs, b.nlast
  41fac0:	ldr	x1, [sp, #152]
  41fac4:	ldr	x0, [sp, #232]
  41fac8:	sub	x0, x1, x0
  41facc:	str	w0, [sp, #208]
  41fad0:	b	41fad8 <ferror@plt+0x1c248>
  41fad4:	str	wzr, [sp, #208]
  41fad8:	ldr	w0, [sp, #208]
  41fadc:	cmp	w0, #0x0
  41fae0:	b.eq	41faf0 <ferror@plt+0x1c260>  // b.none
  41fae4:	ldr	w0, [sp, #208]
  41fae8:	cmp	w0, #0x8
  41faec:	b.ls	41faf8 <ferror@plt+0x1c268>  // b.plast
  41faf0:	str	xzr, [sp, #88]
  41faf4:	b	41fb18 <ferror@plt+0x1c288>
  41faf8:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41fafc:	add	x0, x0, #0x2f8
  41fb00:	ldr	x2, [x0]
  41fb04:	ldr	w0, [sp, #208]
  41fb08:	mov	w1, w0
  41fb0c:	ldr	x0, [sp, #232]
  41fb10:	blr	x2
  41fb14:	str	x0, [sp, #88]
  41fb18:	ldr	x0, [sp, #232]
  41fb1c:	add	x0, x0, #0x8
  41fb20:	str	x0, [sp, #232]
  41fb24:	mov	w0, #0x8                   	// #8
  41fb28:	str	w0, [sp, #220]
  41fb2c:	mov	w0, #0xc                   	// #12
  41fb30:	str	w0, [sp, #216]
  41fb34:	b	41fb48 <ferror@plt+0x1c2b8>
  41fb38:	mov	w0, #0x4                   	// #4
  41fb3c:	str	w0, [sp, #220]
  41fb40:	mov	w0, #0x4                   	// #4
  41fb44:	str	w0, [sp, #216]
  41fb48:	ldr	x0, [sp, #72]
  41fb4c:	ldr	x0, [x0, #32]
  41fb50:	ldr	x1, [sp, #232]
  41fb54:	sub	x0, x1, x0
  41fb58:	str	x0, [sp, #144]
  41fb5c:	ldr	x1, [sp, #88]
  41fb60:	ldr	x0, [sp, #144]
  41fb64:	add	x0, x1, x0
  41fb68:	ldr	x1, [sp, #144]
  41fb6c:	cmp	x1, x0
  41fb70:	b.hi	41fb90 <ferror@plt+0x1c300>  // b.pmore
  41fb74:	ldr	x1, [sp, #88]
  41fb78:	ldr	x0, [sp, #144]
  41fb7c:	add	x1, x1, x0
  41fb80:	ldr	x0, [sp, #72]
  41fb84:	ldr	x0, [x0, #48]
  41fb88:	cmp	x1, x0
  41fb8c:	b.ls	41fbe0 <ferror@plt+0x1c350>  // b.plast
  41fb90:	adrp	x0, 458000 <warn@@Base+0xa330>
  41fb94:	add	x0, x0, #0x948
  41fb98:	bl	403840 <gettext@plt>
  41fb9c:	mov	x21, x0
  41fba0:	ldr	x0, [sp, #72]
  41fba4:	ldr	x19, [x0, #16]
  41fba8:	ldr	w0, [sp, #216]
  41fbac:	ldr	x1, [sp, #144]
  41fbb0:	sub	x20, x1, x0
  41fbb4:	ldr	x0, [sp, #88]
  41fbb8:	mov	x1, x0
  41fbbc:	adrp	x0, 455000 <warn@@Base+0x7330>
  41fbc0:	add	x0, x0, #0xf70
  41fbc4:	bl	40f570 <ferror@plt+0xbce0>
  41fbc8:	mov	x3, x0
  41fbcc:	mov	x2, x20
  41fbd0:	mov	x1, x19
  41fbd4:	mov	x0, x21
  41fbd8:	bl	44dcd0 <warn@@Base>
  41fbdc:	b	420280 <ferror@plt+0x1c9f0>
  41fbe0:	ldr	x0, [sp, #232]
  41fbe4:	str	x0, [sp, #224]
  41fbe8:	ldr	x0, [sp, #88]
  41fbec:	ldr	x1, [sp, #232]
  41fbf0:	add	x0, x1, x0
  41fbf4:	str	x0, [sp, #232]
  41fbf8:	mov	w0, #0x2                   	// #2
  41fbfc:	str	w0, [sp, #204]
  41fc00:	ldr	w0, [sp, #204]
  41fc04:	cmp	w0, #0x2
  41fc08:	b.ls	41fc3c <ferror@plt+0x1c3ac>  // b.plast
  41fc0c:	ldr	w0, [sp, #204]
  41fc10:	mov	x2, x0
  41fc14:	adrp	x0, 455000 <warn@@Base+0x7330>
  41fc18:	add	x1, x0, #0xec0
  41fc1c:	adrp	x0, 455000 <warn@@Base+0x7330>
  41fc20:	add	x0, x0, #0xf10
  41fc24:	bl	402f90 <ngettext@plt>
  41fc28:	mov	w2, #0x2                   	// #2
  41fc2c:	ldr	w1, [sp, #204]
  41fc30:	bl	44dbd0 <error@@Base>
  41fc34:	mov	w0, #0x2                   	// #2
  41fc38:	str	w0, [sp, #204]
  41fc3c:	ldr	w0, [sp, #204]
  41fc40:	ldr	x1, [sp, #224]
  41fc44:	add	x0, x1, x0
  41fc48:	ldr	x1, [sp, #152]
  41fc4c:	cmp	x1, x0
  41fc50:	b.hi	41fc7c <ferror@plt+0x1c3ec>  // b.pmore
  41fc54:	ldr	x1, [sp, #224]
  41fc58:	ldr	x0, [sp, #152]
  41fc5c:	cmp	x1, x0
  41fc60:	b.cs	41fc78 <ferror@plt+0x1c3e8>  // b.hs, b.nlast
  41fc64:	ldr	x1, [sp, #152]
  41fc68:	ldr	x0, [sp, #224]
  41fc6c:	sub	x0, x1, x0
  41fc70:	str	w0, [sp, #204]
  41fc74:	b	41fc7c <ferror@plt+0x1c3ec>
  41fc78:	str	wzr, [sp, #204]
  41fc7c:	ldr	w0, [sp, #204]
  41fc80:	cmp	w0, #0x0
  41fc84:	b.eq	41fc94 <ferror@plt+0x1c404>  // b.none
  41fc88:	ldr	w0, [sp, #204]
  41fc8c:	cmp	w0, #0x8
  41fc90:	b.ls	41fc9c <ferror@plt+0x1c40c>  // b.plast
  41fc94:	strh	wzr, [sp, #96]
  41fc98:	b	41fcc0 <ferror@plt+0x1c430>
  41fc9c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41fca0:	add	x0, x0, #0x2f8
  41fca4:	ldr	x2, [x0]
  41fca8:	ldr	w0, [sp, #204]
  41fcac:	mov	w1, w0
  41fcb0:	ldr	x0, [sp, #224]
  41fcb4:	blr	x2
  41fcb8:	and	w0, w0, #0xffff
  41fcbc:	strh	w0, [sp, #96]
  41fcc0:	ldr	x0, [sp, #224]
  41fcc4:	add	x0, x0, #0x2
  41fcc8:	str	x0, [sp, #224]
  41fccc:	ldr	w0, [sp, #220]
  41fcd0:	str	w0, [sp, #200]
  41fcd4:	ldr	w0, [sp, #200]
  41fcd8:	cmp	w0, #0x8
  41fcdc:	b.ls	41fd10 <ferror@plt+0x1c480>  // b.plast
  41fce0:	ldr	w0, [sp, #200]
  41fce4:	mov	x2, x0
  41fce8:	adrp	x0, 455000 <warn@@Base+0x7330>
  41fcec:	add	x1, x0, #0xec0
  41fcf0:	adrp	x0, 455000 <warn@@Base+0x7330>
  41fcf4:	add	x0, x0, #0xf10
  41fcf8:	bl	402f90 <ngettext@plt>
  41fcfc:	mov	w2, #0x8                   	// #8
  41fd00:	ldr	w1, [sp, #200]
  41fd04:	bl	44dbd0 <error@@Base>
  41fd08:	mov	w0, #0x8                   	// #8
  41fd0c:	str	w0, [sp, #200]
  41fd10:	ldr	w0, [sp, #200]
  41fd14:	ldr	x1, [sp, #224]
  41fd18:	add	x0, x1, x0
  41fd1c:	ldr	x1, [sp, #152]
  41fd20:	cmp	x1, x0
  41fd24:	b.hi	41fd50 <ferror@plt+0x1c4c0>  // b.pmore
  41fd28:	ldr	x1, [sp, #224]
  41fd2c:	ldr	x0, [sp, #152]
  41fd30:	cmp	x1, x0
  41fd34:	b.cs	41fd4c <ferror@plt+0x1c4bc>  // b.hs, b.nlast
  41fd38:	ldr	x1, [sp, #152]
  41fd3c:	ldr	x0, [sp, #224]
  41fd40:	sub	x0, x1, x0
  41fd44:	str	w0, [sp, #200]
  41fd48:	b	41fd50 <ferror@plt+0x1c4c0>
  41fd4c:	str	wzr, [sp, #200]
  41fd50:	ldr	w0, [sp, #200]
  41fd54:	cmp	w0, #0x0
  41fd58:	b.eq	41fd68 <ferror@plt+0x1c4d8>  // b.none
  41fd5c:	ldr	w0, [sp, #200]
  41fd60:	cmp	w0, #0x8
  41fd64:	b.ls	41fd70 <ferror@plt+0x1c4e0>  // b.plast
  41fd68:	str	xzr, [sp, #104]
  41fd6c:	b	41fd90 <ferror@plt+0x1c500>
  41fd70:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41fd74:	add	x0, x0, #0x2f8
  41fd78:	ldr	x2, [x0]
  41fd7c:	ldr	w0, [sp, #200]
  41fd80:	mov	w1, w0
  41fd84:	ldr	x0, [sp, #224]
  41fd88:	blr	x2
  41fd8c:	str	x0, [sp, #104]
  41fd90:	ldr	w0, [sp, #220]
  41fd94:	ldr	x1, [sp, #224]
  41fd98:	add	x0, x1, x0
  41fd9c:	str	x0, [sp, #224]
  41fda0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41fda4:	add	x0, x0, #0x55c
  41fda8:	ldr	w0, [x0]
  41fdac:	cmn	w0, #0x1
  41fdb0:	b.eq	41fe00 <ferror@plt+0x1c570>  // b.none
  41fdb4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41fdb8:	add	x0, x0, #0x55c
  41fdbc:	ldr	w0, [x0]
  41fdc0:	cmp	w0, #0x0
  41fdc4:	b.eq	41fe00 <ferror@plt+0x1c570>  // b.none
  41fdc8:	ldr	x0, [sp, #104]
  41fdcc:	bl	41f830 <ferror@plt+0x1bfa0>
  41fdd0:	cmp	x0, #0x0
  41fdd4:	b.ne	41fe00 <ferror@plt+0x1c570>  // b.any
  41fdd8:	adrp	x0, 459000 <warn@@Base+0xb330>
  41fddc:	add	x0, x0, #0x8f0
  41fde0:	bl	403840 <gettext@plt>
  41fde4:	mov	x3, x0
  41fde8:	ldr	x1, [sp, #104]
  41fdec:	ldr	x0, [sp, #72]
  41fdf0:	ldr	x0, [x0, #16]
  41fdf4:	mov	x2, x0
  41fdf8:	mov	x0, x3
  41fdfc:	bl	44dcd0 <warn@@Base>
  41fe00:	ldr	w0, [sp, #220]
  41fe04:	str	w0, [sp, #196]
  41fe08:	ldr	w0, [sp, #196]
  41fe0c:	cmp	w0, #0x8
  41fe10:	b.ls	41fe44 <ferror@plt+0x1c5b4>  // b.plast
  41fe14:	ldr	w0, [sp, #196]
  41fe18:	mov	x2, x0
  41fe1c:	adrp	x0, 455000 <warn@@Base+0x7330>
  41fe20:	add	x1, x0, #0xec0
  41fe24:	adrp	x0, 455000 <warn@@Base+0x7330>
  41fe28:	add	x0, x0, #0xf10
  41fe2c:	bl	402f90 <ngettext@plt>
  41fe30:	mov	w2, #0x8                   	// #8
  41fe34:	ldr	w1, [sp, #196]
  41fe38:	bl	44dbd0 <error@@Base>
  41fe3c:	mov	w0, #0x8                   	// #8
  41fe40:	str	w0, [sp, #196]
  41fe44:	ldr	w0, [sp, #196]
  41fe48:	ldr	x1, [sp, #224]
  41fe4c:	add	x0, x1, x0
  41fe50:	ldr	x1, [sp, #152]
  41fe54:	cmp	x1, x0
  41fe58:	b.hi	41fe84 <ferror@plt+0x1c5f4>  // b.pmore
  41fe5c:	ldr	x1, [sp, #224]
  41fe60:	ldr	x0, [sp, #152]
  41fe64:	cmp	x1, x0
  41fe68:	b.cs	41fe80 <ferror@plt+0x1c5f0>  // b.hs, b.nlast
  41fe6c:	ldr	x1, [sp, #152]
  41fe70:	ldr	x0, [sp, #224]
  41fe74:	sub	x0, x1, x0
  41fe78:	str	w0, [sp, #196]
  41fe7c:	b	41fe84 <ferror@plt+0x1c5f4>
  41fe80:	str	wzr, [sp, #196]
  41fe84:	ldr	w0, [sp, #196]
  41fe88:	cmp	w0, #0x0
  41fe8c:	b.eq	41fe9c <ferror@plt+0x1c60c>  // b.none
  41fe90:	ldr	w0, [sp, #196]
  41fe94:	cmp	w0, #0x8
  41fe98:	b.ls	41fea4 <ferror@plt+0x1c614>  // b.plast
  41fe9c:	str	xzr, [sp, #112]
  41fea0:	b	41fec4 <ferror@plt+0x1c634>
  41fea4:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  41fea8:	add	x0, x0, #0x2f8
  41feac:	ldr	x2, [x0]
  41feb0:	ldr	w0, [sp, #196]
  41feb4:	mov	w1, w0
  41feb8:	ldr	x0, [sp, #224]
  41febc:	blr	x2
  41fec0:	str	x0, [sp, #112]
  41fec4:	ldr	w0, [sp, #220]
  41fec8:	ldr	x1, [sp, #224]
  41fecc:	add	x0, x1, x0
  41fed0:	str	x0, [sp, #224]
  41fed4:	adrp	x0, 459000 <warn@@Base+0xb330>
  41fed8:	add	x0, x0, #0x940
  41fedc:	bl	403840 <gettext@plt>
  41fee0:	ldr	x1, [sp, #88]
  41fee4:	bl	403780 <printf@plt>
  41fee8:	adrp	x0, 459000 <warn@@Base+0xb330>
  41feec:	add	x0, x0, #0x970
  41fef0:	bl	403840 <gettext@plt>
  41fef4:	ldrh	w1, [sp, #96]
  41fef8:	bl	403780 <printf@plt>
  41fefc:	adrp	x0, 459000 <warn@@Base+0xb330>
  41ff00:	add	x0, x0, #0x9a0
  41ff04:	bl	403840 <gettext@plt>
  41ff08:	mov	x2, x0
  41ff0c:	ldr	x0, [sp, #104]
  41ff10:	mov	x1, x0
  41ff14:	mov	x0, x2
  41ff18:	bl	403780 <printf@plt>
  41ff1c:	adrp	x0, 459000 <warn@@Base+0xb330>
  41ff20:	add	x0, x0, #0x9d0
  41ff24:	bl	403840 <gettext@plt>
  41ff28:	ldr	x1, [sp, #112]
  41ff2c:	bl	403780 <printf@plt>
  41ff30:	ldrh	w0, [sp, #96]
  41ff34:	cmp	w0, #0x2
  41ff38:	b.eq	41ff80 <ferror@plt+0x1c6f0>  // b.none
  41ff3c:	ldrh	w0, [sp, #96]
  41ff40:	cmp	w0, #0x3
  41ff44:	b.eq	41ff80 <ferror@plt+0x1c6f0>  // b.none
  41ff48:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41ff4c:	add	x0, x0, #0xff8
  41ff50:	ldr	w0, [x0]
  41ff54:	cmp	w0, #0x0
  41ff58:	b.ne	420270 <ferror@plt+0x1c9e0>  // b.any
  41ff5c:	adrp	x0, 459000 <warn@@Base+0xb330>
  41ff60:	add	x0, x0, #0xa00
  41ff64:	bl	403840 <gettext@plt>
  41ff68:	bl	44dcd0 <warn@@Base>
  41ff6c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  41ff70:	add	x0, x0, #0xff8
  41ff74:	mov	w1, #0x1                   	// #1
  41ff78:	str	w1, [x0]
  41ff7c:	b	420270 <ferror@plt+0x1c9e0>
  41ff80:	ldr	w0, [sp, #60]
  41ff84:	cmp	w0, #0x0
  41ff88:	b.eq	41ffa0 <ferror@plt+0x1c710>  // b.none
  41ff8c:	adrp	x0, 459000 <warn@@Base+0xb330>
  41ff90:	add	x0, x0, #0xa38
  41ff94:	bl	403840 <gettext@plt>
  41ff98:	bl	403780 <printf@plt>
  41ff9c:	b	41ffb0 <ferror@plt+0x1c720>
  41ffa0:	adrp	x0, 459000 <warn@@Base+0xb330>
  41ffa4:	add	x0, x0, #0xa60
  41ffa8:	bl	403840 <gettext@plt>
  41ffac:	bl	403780 <printf@plt>
  41ffb0:	ldr	w0, [sp, #220]
  41ffb4:	str	w0, [sp, #172]
  41ffb8:	ldr	w0, [sp, #172]
  41ffbc:	cmp	w0, #0x8
  41ffc0:	b.ls	41fff4 <ferror@plt+0x1c764>  // b.plast
  41ffc4:	ldr	w0, [sp, #172]
  41ffc8:	mov	x2, x0
  41ffcc:	adrp	x0, 455000 <warn@@Base+0x7330>
  41ffd0:	add	x1, x0, #0xec0
  41ffd4:	adrp	x0, 455000 <warn@@Base+0x7330>
  41ffd8:	add	x0, x0, #0xf10
  41ffdc:	bl	402f90 <ngettext@plt>
  41ffe0:	mov	w2, #0x8                   	// #8
  41ffe4:	ldr	w1, [sp, #172]
  41ffe8:	bl	44dbd0 <error@@Base>
  41ffec:	mov	w0, #0x8                   	// #8
  41fff0:	str	w0, [sp, #172]
  41fff4:	ldr	w0, [sp, #172]
  41fff8:	ldr	x1, [sp, #224]
  41fffc:	add	x0, x1, x0
  420000:	ldr	x1, [sp, #152]
  420004:	cmp	x1, x0
  420008:	b.hi	420034 <ferror@plt+0x1c7a4>  // b.pmore
  42000c:	ldr	x1, [sp, #224]
  420010:	ldr	x0, [sp, #152]
  420014:	cmp	x1, x0
  420018:	b.cs	420030 <ferror@plt+0x1c7a0>  // b.hs, b.nlast
  42001c:	ldr	x1, [sp, #152]
  420020:	ldr	x0, [sp, #224]
  420024:	sub	x0, x1, x0
  420028:	str	w0, [sp, #172]
  42002c:	b	420034 <ferror@plt+0x1c7a4>
  420030:	str	wzr, [sp, #172]
  420034:	ldr	w0, [sp, #172]
  420038:	cmp	w0, #0x0
  42003c:	b.eq	42004c <ferror@plt+0x1c7bc>  // b.none
  420040:	ldr	w0, [sp, #172]
  420044:	cmp	w0, #0x8
  420048:	b.ls	420054 <ferror@plt+0x1c7c4>  // b.plast
  42004c:	str	xzr, [sp, #176]
  420050:	b	420074 <ferror@plt+0x1c7e4>
  420054:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  420058:	add	x0, x0, #0x2f8
  42005c:	ldr	x2, [x0]
  420060:	ldr	w0, [sp, #172]
  420064:	mov	w1, w0
  420068:	ldr	x0, [sp, #224]
  42006c:	blr	x2
  420070:	str	x0, [sp, #176]
  420074:	ldr	x0, [sp, #176]
  420078:	cmp	x0, #0x0
  42007c:	b.ne	420084 <ferror@plt+0x1c7f4>  // b.any
  420080:	b	420270 <ferror@plt+0x1c9e0>
  420084:	ldr	w0, [sp, #220]
  420088:	ldr	x1, [sp, #224]
  42008c:	add	x0, x1, x0
  420090:	str	x0, [sp, #224]
  420094:	ldr	x1, [sp, #224]
  420098:	ldr	x0, [sp, #152]
  42009c:	cmp	x1, x0
  4200a0:	b.cc	4200a8 <ferror@plt+0x1c818>  // b.lo, b.ul, b.last
  4200a4:	b	420270 <ferror@plt+0x1c9e0>
  4200a8:	ldr	x1, [sp, #152]
  4200ac:	ldr	x0, [sp, #224]
  4200b0:	sub	x0, x1, x0
  4200b4:	sub	x0, x0, #0x1
  4200b8:	str	x0, [sp, #184]
  4200bc:	ldr	w0, [sp, #60]
  4200c0:	cmp	w0, #0x0
  4200c4:	b.eq	420228 <ferror@plt+0x1c998>  // b.none
  4200c8:	mov	w0, #0x1                   	// #1
  4200cc:	str	w0, [sp, #164]
  4200d0:	ldr	w0, [sp, #164]
  4200d4:	cmp	w0, #0x4
  4200d8:	b.ls	42010c <ferror@plt+0x1c87c>  // b.plast
  4200dc:	ldr	w0, [sp, #164]
  4200e0:	mov	x2, x0
  4200e4:	adrp	x0, 455000 <warn@@Base+0x7330>
  4200e8:	add	x1, x0, #0xec0
  4200ec:	adrp	x0, 455000 <warn@@Base+0x7330>
  4200f0:	add	x0, x0, #0xf10
  4200f4:	bl	402f90 <ngettext@plt>
  4200f8:	mov	w2, #0x4                   	// #4
  4200fc:	ldr	w1, [sp, #164]
  420100:	bl	44dbd0 <error@@Base>
  420104:	mov	w0, #0x4                   	// #4
  420108:	str	w0, [sp, #164]
  42010c:	ldr	w0, [sp, #164]
  420110:	ldr	x1, [sp, #224]
  420114:	add	x0, x1, x0
  420118:	ldr	x1, [sp, #152]
  42011c:	cmp	x1, x0
  420120:	b.hi	42014c <ferror@plt+0x1c8bc>  // b.pmore
  420124:	ldr	x1, [sp, #224]
  420128:	ldr	x0, [sp, #152]
  42012c:	cmp	x1, x0
  420130:	b.cs	420148 <ferror@plt+0x1c8b8>  // b.hs, b.nlast
  420134:	ldr	x1, [sp, #152]
  420138:	ldr	x0, [sp, #224]
  42013c:	sub	x0, x1, x0
  420140:	str	w0, [sp, #164]
  420144:	b	42014c <ferror@plt+0x1c8bc>
  420148:	str	wzr, [sp, #164]
  42014c:	ldr	w0, [sp, #164]
  420150:	cmp	w0, #0x0
  420154:	b.eq	420164 <ferror@plt+0x1c8d4>  // b.none
  420158:	ldr	w0, [sp, #164]
  42015c:	cmp	w0, #0x8
  420160:	b.ls	42016c <ferror@plt+0x1c8dc>  // b.plast
  420164:	str	wzr, [sp, #168]
  420168:	b	42018c <ferror@plt+0x1c8fc>
  42016c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  420170:	add	x0, x0, #0x2f8
  420174:	ldr	x2, [x0]
  420178:	ldr	w0, [sp, #164]
  42017c:	mov	w1, w0
  420180:	ldr	x0, [sp, #224]
  420184:	blr	x2
  420188:	str	w0, [sp, #168]
  42018c:	ldr	x0, [sp, #224]
  420190:	add	x0, x0, #0x1
  420194:	str	x0, [sp, #224]
  420198:	ldr	x0, [sp, #184]
  42019c:	sub	x0, x0, #0x1
  4201a0:	str	x0, [sp, #184]
  4201a4:	ldr	w0, [sp, #168]
  4201a8:	lsl	w0, w0, #24
  4201ac:	str	w0, [sp, #168]
  4201b0:	ldr	w0, [sp, #168]
  4201b4:	lsr	w0, w0, #28
  4201b8:	and	w0, w0, #0x7
  4201bc:	str	w0, [sp, #140]
  4201c0:	ldr	w0, [sp, #140]
  4201c4:	bl	41f8f8 <ferror@plt+0x1c068>
  4201c8:	str	x0, [sp, #128]
  4201cc:	ldr	w0, [sp, #168]
  4201d0:	lsr	w0, w0, #31
  4201d4:	str	w0, [sp, #124]
  4201d8:	ldr	w0, [sp, #124]
  4201dc:	cmp	w0, #0x0
  4201e0:	b.eq	4201f4 <ferror@plt+0x1c964>  // b.none
  4201e4:	adrp	x0, 459000 <warn@@Base+0xb330>
  4201e8:	add	x0, x0, #0xa78
  4201ec:	bl	403840 <gettext@plt>
  4201f0:	b	420200 <ferror@plt+0x1c970>
  4201f4:	adrp	x0, 459000 <warn@@Base+0xb330>
  4201f8:	add	x0, x0, #0xa80
  4201fc:	bl	403840 <gettext@plt>
  420200:	ldr	x1, [sp, #184]
  420204:	ldr	x5, [sp, #224]
  420208:	mov	w4, w1
  42020c:	ldr	x3, [sp, #128]
  420210:	mov	x2, x0
  420214:	ldr	x1, [sp, #176]
  420218:	adrp	x0, 459000 <warn@@Base+0xb330>
  42021c:	add	x0, x0, #0xa88
  420220:	bl	403780 <printf@plt>
  420224:	b	420244 <ferror@plt+0x1c9b4>
  420228:	ldr	x0, [sp, #184]
  42022c:	ldr	x3, [sp, #224]
  420230:	mov	w2, w0
  420234:	ldr	x1, [sp, #176]
  420238:	adrp	x0, 459000 <warn@@Base+0xb330>
  42023c:	add	x0, x0, #0xaa8
  420240:	bl	403780 <printf@plt>
  420244:	ldr	x1, [sp, #184]
  420248:	ldr	x0, [sp, #224]
  42024c:	bl	403020 <strnlen@plt>
  420250:	add	x0, x0, #0x1
  420254:	ldr	x1, [sp, #224]
  420258:	add	x0, x1, x0
  42025c:	str	x0, [sp, #224]
  420260:	ldr	x1, [sp, #224]
  420264:	ldr	x0, [sp, #152]
  420268:	cmp	x1, x0
  42026c:	b.cc	41ffb0 <ferror@plt+0x1c720>  // b.lo, b.ul, b.last
  420270:	ldr	x1, [sp, #232]
  420274:	ldr	x0, [sp, #152]
  420278:	cmp	x1, x0
  42027c:	b.cc	41f974 <ferror@plt+0x1c0e4>  // b.lo, b.ul, b.last
  420280:	mov	w0, #0xa                   	// #10
  420284:	bl	4037e0 <putchar@plt>
  420288:	mov	w0, #0x1                   	// #1
  42028c:	ldp	x19, x20, [sp, #16]
  420290:	ldr	x21, [sp, #32]
  420294:	ldp	x29, x30, [sp], #240
  420298:	ret
  42029c:	stp	x29, x30, [sp, #-32]!
  4202a0:	mov	x29, sp
  4202a4:	str	x0, [sp, #24]
  4202a8:	str	x1, [sp, #16]
  4202ac:	mov	w2, #0x0                   	// #0
  4202b0:	ldr	x1, [sp, #16]
  4202b4:	ldr	x0, [sp, #24]
  4202b8:	bl	41f920 <ferror@plt+0x1c090>
  4202bc:	ldp	x29, x30, [sp], #32
  4202c0:	ret
  4202c4:	stp	x29, x30, [sp, #-32]!
  4202c8:	mov	x29, sp
  4202cc:	str	x0, [sp, #24]
  4202d0:	str	x1, [sp, #16]
  4202d4:	mov	w2, #0x1                   	// #1
  4202d8:	ldr	x1, [sp, #16]
  4202dc:	ldr	x0, [sp, #24]
  4202e0:	bl	41f920 <ferror@plt+0x1c090>
  4202e4:	ldp	x29, x30, [sp], #32
  4202e8:	ret
  4202ec:	stp	x29, x30, [sp, #-176]!
  4202f0:	mov	x29, sp
  4202f4:	str	x0, [sp, #24]
  4202f8:	str	x1, [sp, #16]
  4202fc:	ldr	x0, [sp, #24]
  420300:	ldr	x0, [x0, #32]
  420304:	str	x0, [sp, #160]
  420308:	ldr	x0, [sp, #24]
  42030c:	ldr	x0, [x0, #48]
  420310:	ldr	x1, [sp, #160]
  420314:	add	x0, x1, x0
  420318:	str	x0, [sp, #152]
  42031c:	ldr	x0, [sp, #160]
  420320:	str	x0, [sp, #168]
  420324:	mov	w1, #0x0                   	// #0
  420328:	ldr	x0, [sp, #24]
  42032c:	bl	4181a4 <ferror@plt+0x14914>
  420330:	b	4206b8 <ferror@plt+0x1ce28>
  420334:	ldr	x0, [sp, #168]
  420338:	ldrb	w0, [x0]
  42033c:	str	w0, [sp, #148]
  420340:	ldr	x0, [sp, #168]
  420344:	add	x0, x0, #0x1
  420348:	str	x0, [sp, #168]
  42034c:	ldr	w0, [sp, #148]
  420350:	cmp	w0, #0xff
  420354:	b.eq	420608 <ferror@plt+0x1cd78>  // b.none
  420358:	ldr	w0, [sp, #148]
  42035c:	cmp	w0, #0xff
  420360:	b.hi	4206b8 <ferror@plt+0x1ce28>  // b.pmore
  420364:	ldr	w0, [sp, #148]
  420368:	cmp	w0, #0x4
  42036c:	b.eq	420494 <ferror@plt+0x1cc04>  // b.none
  420370:	ldr	w0, [sp, #148]
  420374:	cmp	w0, #0x4
  420378:	b.hi	4206b8 <ferror@plt+0x1ce28>  // b.pmore
  42037c:	ldr	w0, [sp, #148]
  420380:	cmp	w0, #0x3
  420384:	b.eq	4203b0 <ferror@plt+0x1cb20>  // b.none
  420388:	ldr	w0, [sp, #148]
  42038c:	cmp	w0, #0x3
  420390:	b.hi	4206b8 <ferror@plt+0x1ce28>  // b.pmore
  420394:	ldr	w0, [sp, #148]
  420398:	cmp	w0, #0x1
  42039c:	b.eq	4204a8 <ferror@plt+0x1cc18>  // b.none
  4203a0:	ldr	w0, [sp, #148]
  4203a4:	cmp	w0, #0x2
  4203a8:	b.eq	420558 <ferror@plt+0x1ccc8>  // b.none
  4203ac:	b	4206b8 <ferror@plt+0x1ce28>
  4203b0:	add	x1, sp, #0x40
  4203b4:	add	x0, sp, #0x44
  4203b8:	mov	x4, x1
  4203bc:	mov	x3, x0
  4203c0:	mov	w2, #0x0                   	// #0
  4203c4:	ldr	x1, [sp, #152]
  4203c8:	ldr	x0, [sp, #168]
  4203cc:	bl	40f70c <ferror@plt+0xbe7c>
  4203d0:	str	x0, [sp, #112]
  4203d4:	ldr	w0, [sp, #68]
  4203d8:	mov	w0, w0
  4203dc:	ldr	x1, [sp, #168]
  4203e0:	add	x0, x1, x0
  4203e4:	str	x0, [sp, #168]
  4203e8:	ldr	x0, [sp, #112]
  4203ec:	str	w0, [sp, #108]
  4203f0:	ldr	w0, [sp, #108]
  4203f4:	ldr	x1, [sp, #112]
  4203f8:	cmp	x1, x0
  4203fc:	b.eq	42040c <ferror@plt+0x1cb7c>  // b.none
  420400:	ldr	w0, [sp, #64]
  420404:	orr	w0, w0, #0x2
  420408:	str	w0, [sp, #64]
  42040c:	ldr	w0, [sp, #64]
  420410:	bl	40f21c <ferror@plt+0xb98c>
  420414:	add	x1, sp, #0x38
  420418:	add	x0, sp, #0x3c
  42041c:	mov	x4, x1
  420420:	mov	x3, x0
  420424:	mov	w2, #0x0                   	// #0
  420428:	ldr	x1, [sp, #152]
  42042c:	ldr	x0, [sp, #168]
  420430:	bl	40f70c <ferror@plt+0xbe7c>
  420434:	str	x0, [sp, #96]
  420438:	ldr	w0, [sp, #60]
  42043c:	mov	w0, w0
  420440:	ldr	x1, [sp, #168]
  420444:	add	x0, x1, x0
  420448:	str	x0, [sp, #168]
  42044c:	ldr	x0, [sp, #96]
  420450:	str	w0, [sp, #92]
  420454:	ldr	w0, [sp, #92]
  420458:	ldr	x1, [sp, #96]
  42045c:	cmp	x1, x0
  420460:	b.eq	420470 <ferror@plt+0x1cbe0>  // b.none
  420464:	ldr	w0, [sp, #56]
  420468:	orr	w0, w0, #0x2
  42046c:	str	w0, [sp, #56]
  420470:	ldr	w0, [sp, #56]
  420474:	bl	40f21c <ferror@plt+0xb98c>
  420478:	adrp	x0, 459000 <warn@@Base+0xb330>
  42047c:	add	x0, x0, #0xab8
  420480:	bl	403840 <gettext@plt>
  420484:	ldr	w2, [sp, #92]
  420488:	ldr	w1, [sp, #108]
  42048c:	bl	403780 <printf@plt>
  420490:	b	4206b8 <ferror@plt+0x1ce28>
  420494:	adrp	x0, 459000 <warn@@Base+0xb330>
  420498:	add	x0, x0, #0xaf0
  42049c:	bl	403840 <gettext@plt>
  4204a0:	bl	403780 <printf@plt>
  4204a4:	b	4206b8 <ferror@plt+0x1ce28>
  4204a8:	add	x1, sp, #0x30
  4204ac:	add	x0, sp, #0x34
  4204b0:	mov	x4, x1
  4204b4:	mov	x3, x0
  4204b8:	mov	w2, #0x0                   	// #0
  4204bc:	ldr	x1, [sp, #152]
  4204c0:	ldr	x0, [sp, #168]
  4204c4:	bl	40f70c <ferror@plt+0xbe7c>
  4204c8:	str	x0, [sp, #72]
  4204cc:	ldr	w0, [sp, #52]
  4204d0:	mov	w0, w0
  4204d4:	ldr	x1, [sp, #168]
  4204d8:	add	x0, x1, x0
  4204dc:	str	x0, [sp, #168]
  4204e0:	ldr	x0, [sp, #72]
  4204e4:	str	w0, [sp, #108]
  4204e8:	ldr	w0, [sp, #108]
  4204ec:	ldr	x1, [sp, #72]
  4204f0:	cmp	x1, x0
  4204f4:	b.eq	420504 <ferror@plt+0x1cc74>  // b.none
  4204f8:	ldr	w0, [sp, #48]
  4204fc:	orr	w0, w0, #0x2
  420500:	str	w0, [sp, #48]
  420504:	ldr	w0, [sp, #48]
  420508:	bl	40f21c <ferror@plt+0xb98c>
  42050c:	ldr	x0, [sp, #168]
  420510:	str	x0, [sp, #120]
  420514:	ldr	x1, [sp, #152]
  420518:	ldr	x0, [sp, #120]
  42051c:	sub	x0, x1, x0
  420520:	mov	x1, x0
  420524:	ldr	x0, [sp, #120]
  420528:	bl	403020 <strnlen@plt>
  42052c:	add	x0, x0, #0x1
  420530:	ldr	x1, [sp, #168]
  420534:	add	x0, x1, x0
  420538:	str	x0, [sp, #168]
  42053c:	adrp	x0, 459000 <warn@@Base+0xb330>
  420540:	add	x0, x0, #0xb08
  420544:	bl	403840 <gettext@plt>
  420548:	ldr	x2, [sp, #120]
  42054c:	ldr	w1, [sp, #108]
  420550:	bl	403780 <printf@plt>
  420554:	b	4206b8 <ferror@plt+0x1ce28>
  420558:	add	x1, sp, #0x28
  42055c:	add	x0, sp, #0x2c
  420560:	mov	x4, x1
  420564:	mov	x3, x0
  420568:	mov	w2, #0x0                   	// #0
  42056c:	ldr	x1, [sp, #152]
  420570:	ldr	x0, [sp, #168]
  420574:	bl	40f70c <ferror@plt+0xbe7c>
  420578:	str	x0, [sp, #80]
  42057c:	ldr	w0, [sp, #44]
  420580:	mov	w0, w0
  420584:	ldr	x1, [sp, #168]
  420588:	add	x0, x1, x0
  42058c:	str	x0, [sp, #168]
  420590:	ldr	x0, [sp, #80]
  420594:	str	w0, [sp, #108]
  420598:	ldr	w0, [sp, #108]
  42059c:	ldr	x1, [sp, #80]
  4205a0:	cmp	x1, x0
  4205a4:	b.eq	4205b4 <ferror@plt+0x1cd24>  // b.none
  4205a8:	ldr	w0, [sp, #40]
  4205ac:	orr	w0, w0, #0x2
  4205b0:	str	w0, [sp, #40]
  4205b4:	ldr	w0, [sp, #40]
  4205b8:	bl	40f21c <ferror@plt+0xb98c>
  4205bc:	ldr	x0, [sp, #168]
  4205c0:	str	x0, [sp, #120]
  4205c4:	ldr	x1, [sp, #152]
  4205c8:	ldr	x0, [sp, #120]
  4205cc:	sub	x0, x1, x0
  4205d0:	mov	x1, x0
  4205d4:	ldr	x0, [sp, #120]
  4205d8:	bl	403020 <strnlen@plt>
  4205dc:	add	x0, x0, #0x1
  4205e0:	ldr	x1, [sp, #168]
  4205e4:	add	x0, x1, x0
  4205e8:	str	x0, [sp, #168]
  4205ec:	adrp	x0, 459000 <warn@@Base+0xb330>
  4205f0:	add	x0, x0, #0xb38
  4205f4:	bl	403840 <gettext@plt>
  4205f8:	ldr	x2, [sp, #120]
  4205fc:	ldr	w1, [sp, #108]
  420600:	bl	403780 <printf@plt>
  420604:	b	4206b8 <ferror@plt+0x1ce28>
  420608:	add	x1, sp, #0x20
  42060c:	add	x0, sp, #0x24
  420610:	mov	x4, x1
  420614:	mov	x3, x0
  420618:	mov	w2, #0x0                   	// #0
  42061c:	ldr	x1, [sp, #152]
  420620:	ldr	x0, [sp, #168]
  420624:	bl	40f70c <ferror@plt+0xbe7c>
  420628:	str	x0, [sp, #136]
  42062c:	ldr	w0, [sp, #36]
  420630:	mov	w0, w0
  420634:	ldr	x1, [sp, #168]
  420638:	add	x0, x1, x0
  42063c:	str	x0, [sp, #168]
  420640:	ldr	x0, [sp, #136]
  420644:	str	w0, [sp, #132]
  420648:	ldr	w0, [sp, #132]
  42064c:	ldr	x1, [sp, #136]
  420650:	cmp	x1, x0
  420654:	b.eq	420664 <ferror@plt+0x1cdd4>  // b.none
  420658:	ldr	w0, [sp, #32]
  42065c:	orr	w0, w0, #0x2
  420660:	str	w0, [sp, #32]
  420664:	ldr	w0, [sp, #32]
  420668:	bl	40f21c <ferror@plt+0xb98c>
  42066c:	ldr	x0, [sp, #168]
  420670:	str	x0, [sp, #120]
  420674:	ldr	x1, [sp, #152]
  420678:	ldr	x0, [sp, #120]
  42067c:	sub	x0, x1, x0
  420680:	mov	x1, x0
  420684:	ldr	x0, [sp, #120]
  420688:	bl	403020 <strnlen@plt>
  42068c:	add	x0, x0, #0x1
  420690:	ldr	x1, [sp, #168]
  420694:	add	x0, x1, x0
  420698:	str	x0, [sp, #168]
  42069c:	adrp	x0, 459000 <warn@@Base+0xb330>
  4206a0:	add	x0, x0, #0xb68
  4206a4:	bl	403840 <gettext@plt>
  4206a8:	ldr	x2, [sp, #120]
  4206ac:	ldr	w1, [sp, #132]
  4206b0:	bl	403780 <printf@plt>
  4206b4:	nop
  4206b8:	ldr	x1, [sp, #168]
  4206bc:	ldr	x0, [sp, #152]
  4206c0:	cmp	x1, x0
  4206c4:	b.cc	420334 <ferror@plt+0x1caa4>  // b.lo, b.ul, b.last
  4206c8:	mov	w0, #0x1                   	// #1
  4206cc:	ldp	x29, x30, [sp], #176
  4206d0:	ret
  4206d4:	stp	x29, x30, [sp, #-176]!
  4206d8:	mov	x29, sp
  4206dc:	str	x0, [sp, #40]
  4206e0:	str	x1, [sp, #32]
  4206e4:	str	x2, [sp, #24]
  4206e8:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  4206ec:	add	x0, x0, #0xdb0
  4206f0:	str	x0, [sp, #104]
  4206f4:	ldr	x0, [sp, #24]
  4206f8:	str	xzr, [x0]
  4206fc:	ldr	x0, [sp, #104]
  420700:	ldr	x0, [x0, #32]
  420704:	cmp	x0, #0x0
  420708:	b.eq	42072c <ferror@plt+0x1ce9c>  // b.none
  42070c:	ldr	x0, [sp, #104]
  420710:	ldr	x0, [x0, #48]
  420714:	ldr	x1, [sp, #40]
  420718:	cmp	x1, x0
  42071c:	b.cs	42072c <ferror@plt+0x1ce9c>  // b.hs, b.nlast
  420720:	ldr	x0, [sp, #32]
  420724:	cmp	x0, #0x0
  420728:	b.ne	420734 <ferror@plt+0x1cea4>  // b.any
  42072c:	mov	x0, #0x0                   	// #0
  420730:	b	420e98 <ferror@plt+0x1d608>
  420734:	ldr	x0, [sp, #104]
  420738:	ldr	x1, [x0, #32]
  42073c:	ldr	x0, [sp, #40]
  420740:	add	x0, x1, x0
  420744:	str	x0, [sp, #168]
  420748:	ldr	x0, [sp, #104]
  42074c:	ldr	x1, [x0, #32]
  420750:	ldr	x0, [sp, #104]
  420754:	ldr	x0, [x0, #48]
  420758:	add	x0, x1, x0
  42075c:	str	x0, [sp, #96]
  420760:	mov	w0, #0x4                   	// #4
  420764:	str	w0, [sp, #124]
  420768:	ldr	w0, [sp, #124]
  42076c:	cmp	w0, #0x8
  420770:	b.ls	4207a4 <ferror@plt+0x1cf14>  // b.plast
  420774:	ldr	w0, [sp, #124]
  420778:	mov	x2, x0
  42077c:	adrp	x0, 455000 <warn@@Base+0x7330>
  420780:	add	x1, x0, #0xec0
  420784:	adrp	x0, 455000 <warn@@Base+0x7330>
  420788:	add	x0, x0, #0xf10
  42078c:	bl	402f90 <ngettext@plt>
  420790:	mov	w2, #0x8                   	// #8
  420794:	ldr	w1, [sp, #124]
  420798:	bl	44dbd0 <error@@Base>
  42079c:	mov	w0, #0x8                   	// #8
  4207a0:	str	w0, [sp, #124]
  4207a4:	ldr	w0, [sp, #124]
  4207a8:	ldr	x1, [sp, #168]
  4207ac:	add	x0, x1, x0
  4207b0:	ldr	x1, [sp, #96]
  4207b4:	cmp	x1, x0
  4207b8:	b.hi	4207e4 <ferror@plt+0x1cf54>  // b.pmore
  4207bc:	ldr	x1, [sp, #168]
  4207c0:	ldr	x0, [sp, #96]
  4207c4:	cmp	x1, x0
  4207c8:	b.cs	4207e0 <ferror@plt+0x1cf50>  // b.hs, b.nlast
  4207cc:	ldr	x1, [sp, #96]
  4207d0:	ldr	x0, [sp, #168]
  4207d4:	sub	x0, x1, x0
  4207d8:	str	w0, [sp, #124]
  4207dc:	b	4207e4 <ferror@plt+0x1cf54>
  4207e0:	str	wzr, [sp, #124]
  4207e4:	ldr	w0, [sp, #124]
  4207e8:	cmp	w0, #0x0
  4207ec:	b.eq	4207fc <ferror@plt+0x1cf6c>  // b.none
  4207f0:	ldr	w0, [sp, #124]
  4207f4:	cmp	w0, #0x8
  4207f8:	b.ls	420804 <ferror@plt+0x1cf74>  // b.plast
  4207fc:	str	xzr, [sp, #136]
  420800:	b	420824 <ferror@plt+0x1cf94>
  420804:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  420808:	add	x0, x0, #0x2f8
  42080c:	ldr	x2, [x0]
  420810:	ldr	w0, [sp, #124]
  420814:	mov	w1, w0
  420818:	ldr	x0, [sp, #168]
  42081c:	blr	x2
  420820:	str	x0, [sp, #136]
  420824:	ldr	x0, [sp, #168]
  420828:	add	x0, x0, #0x4
  42082c:	str	x0, [sp, #168]
  420830:	ldr	x1, [sp, #136]
  420834:	mov	x0, #0xffffffff            	// #4294967295
  420838:	cmp	x1, x0
  42083c:	b.ne	420924 <ferror@plt+0x1d094>  // b.any
  420840:	mov	w0, #0x8                   	// #8
  420844:	str	w0, [sp, #120]
  420848:	ldr	w0, [sp, #120]
  42084c:	cmp	w0, #0x8
  420850:	b.ls	420884 <ferror@plt+0x1cff4>  // b.plast
  420854:	ldr	w0, [sp, #120]
  420858:	mov	x2, x0
  42085c:	adrp	x0, 455000 <warn@@Base+0x7330>
  420860:	add	x1, x0, #0xec0
  420864:	adrp	x0, 455000 <warn@@Base+0x7330>
  420868:	add	x0, x0, #0xf10
  42086c:	bl	402f90 <ngettext@plt>
  420870:	mov	w2, #0x8                   	// #8
  420874:	ldr	w1, [sp, #120]
  420878:	bl	44dbd0 <error@@Base>
  42087c:	mov	w0, #0x8                   	// #8
  420880:	str	w0, [sp, #120]
  420884:	ldr	w0, [sp, #120]
  420888:	ldr	x1, [sp, #168]
  42088c:	add	x0, x1, x0
  420890:	ldr	x1, [sp, #96]
  420894:	cmp	x1, x0
  420898:	b.hi	4208c4 <ferror@plt+0x1d034>  // b.pmore
  42089c:	ldr	x1, [sp, #168]
  4208a0:	ldr	x0, [sp, #96]
  4208a4:	cmp	x1, x0
  4208a8:	b.cs	4208c0 <ferror@plt+0x1d030>  // b.hs, b.nlast
  4208ac:	ldr	x1, [sp, #96]
  4208b0:	ldr	x0, [sp, #168]
  4208b4:	sub	x0, x1, x0
  4208b8:	str	w0, [sp, #120]
  4208bc:	b	4208c4 <ferror@plt+0x1d034>
  4208c0:	str	wzr, [sp, #120]
  4208c4:	ldr	w0, [sp, #120]
  4208c8:	cmp	w0, #0x0
  4208cc:	b.eq	4208dc <ferror@plt+0x1d04c>  // b.none
  4208d0:	ldr	w0, [sp, #120]
  4208d4:	cmp	w0, #0x8
  4208d8:	b.ls	4208e4 <ferror@plt+0x1d054>  // b.plast
  4208dc:	str	xzr, [sp, #136]
  4208e0:	b	420904 <ferror@plt+0x1d074>
  4208e4:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4208e8:	add	x0, x0, #0x2f8
  4208ec:	ldr	x2, [x0]
  4208f0:	ldr	w0, [sp, #120]
  4208f4:	mov	w1, w0
  4208f8:	ldr	x0, [sp, #168]
  4208fc:	blr	x2
  420900:	str	x0, [sp, #136]
  420904:	ldr	x0, [sp, #168]
  420908:	add	x0, x0, #0x8
  42090c:	str	x0, [sp, #168]
  420910:	mov	w0, #0x8                   	// #8
  420914:	str	w0, [sp, #156]
  420918:	mov	w0, #0xc                   	// #12
  42091c:	str	w0, [sp, #152]
  420920:	b	420934 <ferror@plt+0x1d0a4>
  420924:	mov	w0, #0x4                   	// #4
  420928:	str	w0, [sp, #156]
  42092c:	mov	w0, #0x4                   	// #4
  420930:	str	w0, [sp, #152]
  420934:	ldr	w1, [sp, #152]
  420938:	ldr	x0, [sp, #136]
  42093c:	add	x0, x1, x0
  420940:	ldr	x1, [sp, #136]
  420944:	cmp	x1, x0
  420948:	b.hi	420968 <ferror@plt+0x1d0d8>  // b.pmore
  42094c:	ldr	w1, [sp, #152]
  420950:	ldr	x0, [sp, #136]
  420954:	add	x1, x1, x0
  420958:	ldr	x0, [sp, #104]
  42095c:	ldr	x0, [x0, #48]
  420960:	cmp	x1, x0
  420964:	b.ls	420970 <ferror@plt+0x1d0e0>  // b.plast
  420968:	mov	x0, #0x0                   	// #0
  42096c:	b	420e98 <ferror@plt+0x1d608>
  420970:	mov	w0, #0x2                   	// #2
  420974:	str	w0, [sp, #116]
  420978:	ldr	w0, [sp, #116]
  42097c:	cmp	w0, #0x4
  420980:	b.ls	4209b4 <ferror@plt+0x1d124>  // b.plast
  420984:	ldr	w0, [sp, #116]
  420988:	mov	x2, x0
  42098c:	adrp	x0, 455000 <warn@@Base+0x7330>
  420990:	add	x1, x0, #0xec0
  420994:	adrp	x0, 455000 <warn@@Base+0x7330>
  420998:	add	x0, x0, #0xf10
  42099c:	bl	402f90 <ngettext@plt>
  4209a0:	mov	w2, #0x4                   	// #4
  4209a4:	ldr	w1, [sp, #116]
  4209a8:	bl	44dbd0 <error@@Base>
  4209ac:	mov	w0, #0x4                   	// #4
  4209b0:	str	w0, [sp, #116]
  4209b4:	ldr	w0, [sp, #116]
  4209b8:	ldr	x1, [sp, #168]
  4209bc:	add	x0, x1, x0
  4209c0:	ldr	x1, [sp, #96]
  4209c4:	cmp	x1, x0
  4209c8:	b.hi	4209f4 <ferror@plt+0x1d164>  // b.pmore
  4209cc:	ldr	x1, [sp, #168]
  4209d0:	ldr	x0, [sp, #96]
  4209d4:	cmp	x1, x0
  4209d8:	b.cs	4209f0 <ferror@plt+0x1d160>  // b.hs, b.nlast
  4209dc:	ldr	x1, [sp, #96]
  4209e0:	ldr	x0, [sp, #168]
  4209e4:	sub	x0, x1, x0
  4209e8:	str	w0, [sp, #116]
  4209ec:	b	4209f4 <ferror@plt+0x1d164>
  4209f0:	str	wzr, [sp, #116]
  4209f4:	ldr	w0, [sp, #116]
  4209f8:	cmp	w0, #0x0
  4209fc:	b.eq	420a0c <ferror@plt+0x1d17c>  // b.none
  420a00:	ldr	w0, [sp, #116]
  420a04:	cmp	w0, #0x8
  420a08:	b.ls	420a14 <ferror@plt+0x1d184>  // b.plast
  420a0c:	str	wzr, [sp, #148]
  420a10:	b	420a34 <ferror@plt+0x1d1a4>
  420a14:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  420a18:	add	x0, x0, #0x2f8
  420a1c:	ldr	x2, [x0]
  420a20:	ldr	w0, [sp, #116]
  420a24:	mov	w1, w0
  420a28:	ldr	x0, [sp, #168]
  420a2c:	blr	x2
  420a30:	str	w0, [sp, #148]
  420a34:	ldr	x0, [sp, #168]
  420a38:	add	x0, x0, #0x2
  420a3c:	str	x0, [sp, #168]
  420a40:	ldr	w0, [sp, #148]
  420a44:	cmp	w0, #0x2
  420a48:	b.eq	420a6c <ferror@plt+0x1d1dc>  // b.none
  420a4c:	ldr	w0, [sp, #148]
  420a50:	cmp	w0, #0x3
  420a54:	b.eq	420a6c <ferror@plt+0x1d1dc>  // b.none
  420a58:	ldr	w0, [sp, #148]
  420a5c:	cmp	w0, #0x4
  420a60:	b.eq	420a6c <ferror@plt+0x1d1dc>  // b.none
  420a64:	mov	x0, #0x0                   	// #0
  420a68:	b	420e98 <ferror@plt+0x1d608>
  420a6c:	ldr	w0, [sp, #156]
  420a70:	add	w0, w0, #0x1
  420a74:	mov	w0, w0
  420a78:	ldr	x1, [sp, #168]
  420a7c:	add	x0, x1, x0
  420a80:	str	x0, [sp, #168]
  420a84:	ldr	w0, [sp, #148]
  420a88:	cmp	w0, #0x3
  420a8c:	b.ls	420a9c <ferror@plt+0x1d20c>  // b.plast
  420a90:	ldr	x0, [sp, #168]
  420a94:	add	x0, x0, #0x1
  420a98:	str	x0, [sp, #168]
  420a9c:	ldr	x0, [sp, #168]
  420aa0:	add	x0, x0, #0x3
  420aa4:	str	x0, [sp, #168]
  420aa8:	mov	w0, #0x1                   	// #1
  420aac:	str	w0, [sp, #112]
  420ab0:	ldr	w0, [sp, #112]
  420ab4:	cmp	w0, #0x4
  420ab8:	b.ls	420aec <ferror@plt+0x1d25c>  // b.plast
  420abc:	ldr	w0, [sp, #112]
  420ac0:	mov	x2, x0
  420ac4:	adrp	x0, 455000 <warn@@Base+0x7330>
  420ac8:	add	x1, x0, #0xec0
  420acc:	adrp	x0, 455000 <warn@@Base+0x7330>
  420ad0:	add	x0, x0, #0xf10
  420ad4:	bl	402f90 <ngettext@plt>
  420ad8:	mov	w2, #0x4                   	// #4
  420adc:	ldr	w1, [sp, #112]
  420ae0:	bl	44dbd0 <error@@Base>
  420ae4:	mov	w0, #0x4                   	// #4
  420ae8:	str	w0, [sp, #112]
  420aec:	ldr	w0, [sp, #112]
  420af0:	ldr	x1, [sp, #168]
  420af4:	add	x0, x1, x0
  420af8:	ldr	x1, [sp, #96]
  420afc:	cmp	x1, x0
  420b00:	b.hi	420b2c <ferror@plt+0x1d29c>  // b.pmore
  420b04:	ldr	x1, [sp, #168]
  420b08:	ldr	x0, [sp, #96]
  420b0c:	cmp	x1, x0
  420b10:	b.cs	420b28 <ferror@plt+0x1d298>  // b.hs, b.nlast
  420b14:	ldr	x1, [sp, #96]
  420b18:	ldr	x0, [sp, #168]
  420b1c:	sub	x0, x1, x0
  420b20:	str	w0, [sp, #112]
  420b24:	b	420b2c <ferror@plt+0x1d29c>
  420b28:	str	wzr, [sp, #112]
  420b2c:	ldr	w0, [sp, #112]
  420b30:	cmp	w0, #0x0
  420b34:	b.eq	420b44 <ferror@plt+0x1d2b4>  // b.none
  420b38:	ldr	w0, [sp, #112]
  420b3c:	cmp	w0, #0x8
  420b40:	b.ls	420b4c <ferror@plt+0x1d2bc>  // b.plast
  420b44:	str	wzr, [sp, #144]
  420b48:	b	420b6c <ferror@plt+0x1d2dc>
  420b4c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  420b50:	add	x0, x0, #0x2f8
  420b54:	ldr	x2, [x0]
  420b58:	ldr	w0, [sp, #112]
  420b5c:	mov	w1, w0
  420b60:	ldr	x0, [sp, #168]
  420b64:	blr	x2
  420b68:	str	w0, [sp, #144]
  420b6c:	ldr	x0, [sp, #168]
  420b70:	add	x0, x0, #0x1
  420b74:	str	x0, [sp, #168]
  420b78:	ldr	w0, [sp, #144]
  420b7c:	cmp	w0, #0x0
  420b80:	b.ne	420b8c <ferror@plt+0x1d2fc>  // b.any
  420b84:	mov	x0, #0x0                   	// #0
  420b88:	b	420e98 <ferror@plt+0x1d608>
  420b8c:	ldr	w0, [sp, #144]
  420b90:	sub	w0, w0, #0x1
  420b94:	mov	w0, w0
  420b98:	ldr	x1, [sp, #168]
  420b9c:	add	x0, x1, x0
  420ba0:	str	x0, [sp, #168]
  420ba4:	ldr	x1, [sp, #168]
  420ba8:	ldr	x0, [sp, #96]
  420bac:	cmp	x1, x0
  420bb0:	b.cc	420bbc <ferror@plt+0x1d32c>  // b.lo, b.ul, b.last
  420bb4:	mov	x0, #0x0                   	// #0
  420bb8:	b	420e98 <ferror@plt+0x1d608>
  420bbc:	ldr	x0, [sp, #168]
  420bc0:	str	x0, [sp, #160]
  420bc4:	b	420c08 <ferror@plt+0x1d378>
  420bc8:	ldr	x1, [sp, #96]
  420bcc:	ldr	x0, [sp, #168]
  420bd0:	sub	x0, x1, x0
  420bd4:	mov	x1, x0
  420bd8:	ldr	x0, [sp, #168]
  420bdc:	bl	403020 <strnlen@plt>
  420be0:	add	x0, x0, #0x1
  420be4:	ldr	x1, [sp, #168]
  420be8:	add	x0, x1, x0
  420bec:	str	x0, [sp, #168]
  420bf0:	ldr	x1, [sp, #168]
  420bf4:	ldr	x0, [sp, #96]
  420bf8:	cmp	x1, x0
  420bfc:	b.cc	420c08 <ferror@plt+0x1d378>  // b.lo, b.ul, b.last
  420c00:	mov	x0, #0x0                   	// #0
  420c04:	b	420e98 <ferror@plt+0x1d608>
  420c08:	ldr	x0, [sp, #168]
  420c0c:	ldrb	w0, [x0]
  420c10:	cmp	w0, #0x0
  420c14:	b.ne	420bc8 <ferror@plt+0x1d338>  // b.any
  420c18:	ldr	x0, [sp, #168]
  420c1c:	add	x0, x0, #0x1
  420c20:	str	x0, [sp, #168]
  420c24:	b	420cec <ferror@plt+0x1d45c>
  420c28:	ldr	x1, [sp, #96]
  420c2c:	ldr	x0, [sp, #168]
  420c30:	sub	x0, x1, x0
  420c34:	mov	x1, x0
  420c38:	ldr	x0, [sp, #168]
  420c3c:	bl	403020 <strnlen@plt>
  420c40:	add	x0, x0, #0x1
  420c44:	ldr	x1, [sp, #168]
  420c48:	add	x0, x1, x0
  420c4c:	str	x0, [sp, #168]
  420c50:	add	x0, sp, #0x4c
  420c54:	mov	x4, #0x0                   	// #0
  420c58:	mov	x3, x0
  420c5c:	mov	w2, #0x0                   	// #0
  420c60:	ldr	x1, [sp, #96]
  420c64:	ldr	x0, [sp, #168]
  420c68:	bl	40f70c <ferror@plt+0xbe7c>
  420c6c:	ldr	w0, [sp, #76]
  420c70:	mov	w0, w0
  420c74:	ldr	x1, [sp, #168]
  420c78:	add	x0, x1, x0
  420c7c:	str	x0, [sp, #168]
  420c80:	add	x0, sp, #0x48
  420c84:	mov	x4, #0x0                   	// #0
  420c88:	mov	x3, x0
  420c8c:	mov	w2, #0x0                   	// #0
  420c90:	ldr	x1, [sp, #96]
  420c94:	ldr	x0, [sp, #168]
  420c98:	bl	40f70c <ferror@plt+0xbe7c>
  420c9c:	ldr	w0, [sp, #72]
  420ca0:	mov	w0, w0
  420ca4:	ldr	x1, [sp, #168]
  420ca8:	add	x0, x1, x0
  420cac:	str	x0, [sp, #168]
  420cb0:	add	x0, sp, #0x44
  420cb4:	mov	x4, #0x0                   	// #0
  420cb8:	mov	x3, x0
  420cbc:	mov	w2, #0x0                   	// #0
  420cc0:	ldr	x1, [sp, #96]
  420cc4:	ldr	x0, [sp, #168]
  420cc8:	bl	40f70c <ferror@plt+0xbe7c>
  420ccc:	ldr	w0, [sp, #68]
  420cd0:	mov	w0, w0
  420cd4:	ldr	x1, [sp, #168]
  420cd8:	add	x0, x1, x0
  420cdc:	str	x0, [sp, #168]
  420ce0:	ldr	x0, [sp, #32]
  420ce4:	sub	x0, x0, #0x1
  420ce8:	str	x0, [sp, #32]
  420cec:	ldr	x1, [sp, #168]
  420cf0:	ldr	x0, [sp, #96]
  420cf4:	cmp	x1, x0
  420cf8:	b.cs	420d18 <ferror@plt+0x1d488>  // b.hs, b.nlast
  420cfc:	ldr	x0, [sp, #168]
  420d00:	ldrb	w0, [x0]
  420d04:	cmp	w0, #0x0
  420d08:	b.eq	420d18 <ferror@plt+0x1d488>  // b.none
  420d0c:	ldr	x0, [sp, #32]
  420d10:	cmp	x0, #0x1
  420d14:	b.hi	420c28 <ferror@plt+0x1d398>  // b.pmore
  420d18:	ldr	x1, [sp, #168]
  420d1c:	ldr	x0, [sp, #96]
  420d20:	cmp	x1, x0
  420d24:	b.cs	420d38 <ferror@plt+0x1d4a8>  // b.hs, b.nlast
  420d28:	ldr	x0, [sp, #168]
  420d2c:	ldrb	w0, [x0]
  420d30:	cmp	w0, #0x0
  420d34:	b.ne	420d40 <ferror@plt+0x1d4b0>  // b.any
  420d38:	mov	x0, #0x0                   	// #0
  420d3c:	b	420e98 <ferror@plt+0x1d608>
  420d40:	ldr	x0, [sp, #168]
  420d44:	str	x0, [sp, #88]
  420d48:	ldr	x1, [sp, #96]
  420d4c:	ldr	x0, [sp, #168]
  420d50:	sub	x0, x1, x0
  420d54:	mov	x1, x0
  420d58:	ldr	x0, [sp, #168]
  420d5c:	bl	403020 <strnlen@plt>
  420d60:	add	x0, x0, #0x1
  420d64:	ldr	x1, [sp, #168]
  420d68:	add	x0, x1, x0
  420d6c:	str	x0, [sp, #168]
  420d70:	ldr	x1, [sp, #168]
  420d74:	ldr	x0, [sp, #96]
  420d78:	cmp	x1, x0
  420d7c:	b.cc	420d88 <ferror@plt+0x1d4f8>  // b.lo, b.ul, b.last
  420d80:	mov	x0, #0x0                   	// #0
  420d84:	b	420e98 <ferror@plt+0x1d608>
  420d88:	add	x1, sp, #0x3c
  420d8c:	add	x0, sp, #0x40
  420d90:	mov	x4, x1
  420d94:	mov	x3, x0
  420d98:	mov	w2, #0x0                   	// #0
  420d9c:	ldr	x1, [sp, #96]
  420da0:	ldr	x0, [sp, #168]
  420da4:	bl	40f70c <ferror@plt+0xbe7c>
  420da8:	str	x0, [sp, #80]
  420dac:	ldr	w0, [sp, #64]
  420db0:	mov	w0, w0
  420db4:	ldr	x1, [sp, #168]
  420db8:	add	x0, x1, x0
  420dbc:	str	x0, [sp, #168]
  420dc0:	ldr	x0, [sp, #80]
  420dc4:	str	x0, [sp, #128]
  420dc8:	ldr	x1, [sp, #128]
  420dcc:	ldr	x0, [sp, #80]
  420dd0:	cmp	x1, x0
  420dd4:	b.eq	420de4 <ferror@plt+0x1d554>  // b.none
  420dd8:	ldr	w0, [sp, #60]
  420ddc:	orr	w0, w0, #0x2
  420de0:	str	w0, [sp, #60]
  420de4:	ldr	w0, [sp, #60]
  420de8:	bl	40f21c <ferror@plt+0xb98c>
  420dec:	ldr	x0, [sp, #128]
  420df0:	cmp	x0, #0x0
  420df4:	b.ne	420e34 <ferror@plt+0x1d5a4>  // b.any
  420df8:	ldr	x0, [sp, #88]
  420dfc:	b	420e98 <ferror@plt+0x1d608>
  420e00:	ldr	x1, [sp, #96]
  420e04:	ldr	x0, [sp, #160]
  420e08:	sub	x0, x1, x0
  420e0c:	mov	x1, x0
  420e10:	ldr	x0, [sp, #160]
  420e14:	bl	403020 <strnlen@plt>
  420e18:	add	x0, x0, #0x1
  420e1c:	ldr	x1, [sp, #160]
  420e20:	add	x0, x1, x0
  420e24:	str	x0, [sp, #160]
  420e28:	ldr	x0, [sp, #128]
  420e2c:	sub	x0, x0, #0x1
  420e30:	str	x0, [sp, #128]
  420e34:	ldr	x1, [sp, #160]
  420e38:	ldr	x0, [sp, #96]
  420e3c:	cmp	x1, x0
  420e40:	b.cs	420e60 <ferror@plt+0x1d5d0>  // b.hs, b.nlast
  420e44:	ldr	x0, [sp, #160]
  420e48:	ldrb	w0, [x0]
  420e4c:	cmp	w0, #0x0
  420e50:	b.eq	420e60 <ferror@plt+0x1d5d0>  // b.none
  420e54:	ldr	x0, [sp, #128]
  420e58:	cmp	x0, #0x1
  420e5c:	b.hi	420e00 <ferror@plt+0x1d570>  // b.pmore
  420e60:	ldr	x1, [sp, #160]
  420e64:	ldr	x0, [sp, #96]
  420e68:	cmp	x1, x0
  420e6c:	b.cs	420e80 <ferror@plt+0x1d5f0>  // b.hs, b.nlast
  420e70:	ldr	x0, [sp, #160]
  420e74:	ldrb	w0, [x0]
  420e78:	cmp	w0, #0x0
  420e7c:	b.ne	420e88 <ferror@plt+0x1d5f8>  // b.any
  420e80:	mov	x0, #0x0                   	// #0
  420e84:	b	420e98 <ferror@plt+0x1d608>
  420e88:	ldr	x0, [sp, #24]
  420e8c:	ldr	x1, [sp, #160]
  420e90:	str	x1, [x0]
  420e94:	ldr	x0, [sp, #88]
  420e98:	ldp	x29, x30, [sp], #176
  420e9c:	ret
  420ea0:	sub	sp, sp, #0xa00
  420ea4:	stp	x29, x30, [sp, #64]
  420ea8:	add	x29, sp, #0x40
  420eac:	str	x19, [sp, #80]
  420eb0:	str	x0, [sp, #104]
  420eb4:	str	x1, [sp, #96]
  420eb8:	ldr	x0, [sp, #104]
  420ebc:	ldr	x0, [x0, #32]
  420ec0:	str	x0, [sp, #2392]
  420ec4:	ldr	x0, [sp, #104]
  420ec8:	ldr	x0, [x0, #48]
  420ecc:	ldr	x1, [sp, #2392]
  420ed0:	add	x0, x1, x0
  420ed4:	str	x0, [sp, #2384]
  420ed8:	ldr	x0, [sp, #2392]
  420edc:	str	x0, [sp, #2552]
  420ee0:	ldr	x1, [sp, #96]
  420ee4:	mov	w0, #0xa                   	// #10
  420ee8:	bl	418040 <ferror@plt+0x147b0>
  420eec:	ldr	x1, [sp, #96]
  420ef0:	mov	w0, #0x4                   	// #4
  420ef4:	bl	418040 <ferror@plt+0x147b0>
  420ef8:	mov	w1, #0x0                   	// #0
  420efc:	ldr	x0, [sp, #104]
  420f00:	bl	4181a4 <ferror@plt+0x14914>
  420f04:	b	422568 <ferror@plt+0x1ecd8>
  420f08:	mov	w0, #0x4                   	// #4
  420f0c:	str	w0, [sp, #2540]
  420f10:	str	xzr, [sp, #2528]
  420f14:	ldr	x1, [sp, #2552]
  420f18:	ldr	x0, [sp, #2392]
  420f1c:	sub	x0, x1, x0
  420f20:	str	x0, [sp, #2376]
  420f24:	str	xzr, [sp, #2512]
  420f28:	mov	w0, #0x2                   	// #2
  420f2c:	str	w0, [sp, #2508]
  420f30:	ldr	w0, [sp, #2508]
  420f34:	cmp	w0, #0x4
  420f38:	b.ls	420f6c <ferror@plt+0x1d6dc>  // b.plast
  420f3c:	ldr	w0, [sp, #2508]
  420f40:	mov	x2, x0
  420f44:	adrp	x0, 455000 <warn@@Base+0x7330>
  420f48:	add	x1, x0, #0xec0
  420f4c:	adrp	x0, 455000 <warn@@Base+0x7330>
  420f50:	add	x0, x0, #0xf10
  420f54:	bl	402f90 <ngettext@plt>
  420f58:	mov	w2, #0x4                   	// #4
  420f5c:	ldr	w1, [sp, #2508]
  420f60:	bl	44dbd0 <error@@Base>
  420f64:	mov	w0, #0x4                   	// #4
  420f68:	str	w0, [sp, #2508]
  420f6c:	ldr	w0, [sp, #2508]
  420f70:	ldr	x1, [sp, #2552]
  420f74:	add	x0, x1, x0
  420f78:	ldr	x1, [sp, #2384]
  420f7c:	cmp	x1, x0
  420f80:	b.hi	420fac <ferror@plt+0x1d71c>  // b.pmore
  420f84:	ldr	x1, [sp, #2552]
  420f88:	ldr	x0, [sp, #2384]
  420f8c:	cmp	x1, x0
  420f90:	b.cs	420fa8 <ferror@plt+0x1d718>  // b.hs, b.nlast
  420f94:	ldr	x1, [sp, #2384]
  420f98:	ldr	x0, [sp, #2552]
  420f9c:	sub	x0, x1, x0
  420fa0:	str	w0, [sp, #2508]
  420fa4:	b	420fac <ferror@plt+0x1d71c>
  420fa8:	str	wzr, [sp, #2508]
  420fac:	ldr	w0, [sp, #2508]
  420fb0:	cmp	w0, #0x0
  420fb4:	b.eq	420fc4 <ferror@plt+0x1d734>  // b.none
  420fb8:	ldr	w0, [sp, #2508]
  420fbc:	cmp	w0, #0x8
  420fc0:	b.ls	420fcc <ferror@plt+0x1d73c>  // b.plast
  420fc4:	str	wzr, [sp, #2548]
  420fc8:	b	420fec <ferror@plt+0x1d75c>
  420fcc:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  420fd0:	add	x0, x0, #0x2f8
  420fd4:	ldr	x2, [x0]
  420fd8:	ldr	w0, [sp, #2508]
  420fdc:	mov	w1, w0
  420fe0:	ldr	x0, [sp, #2552]
  420fe4:	blr	x2
  420fe8:	str	w0, [sp, #2548]
  420fec:	ldr	x0, [sp, #2552]
  420ff0:	add	x0, x0, #0x2
  420ff4:	str	x0, [sp, #2552]
  420ff8:	ldr	w0, [sp, #2548]
  420ffc:	cmp	w0, #0x4
  421000:	b.eq	42103c <ferror@plt+0x1d7ac>  // b.none
  421004:	ldr	w0, [sp, #2548]
  421008:	cmp	w0, #0x5
  42100c:	b.eq	42103c <ferror@plt+0x1d7ac>  // b.none
  421010:	adrp	x0, 459000 <warn@@Base+0xb330>
  421014:	add	x0, x0, #0xba0
  421018:	bl	403840 <gettext@plt>
  42101c:	mov	x2, x0
  421020:	ldr	x0, [sp, #104]
  421024:	ldr	x0, [x0, #16]
  421028:	mov	x1, x0
  42102c:	mov	x0, x2
  421030:	bl	44dbd0 <error@@Base>
  421034:	mov	w0, #0x0                   	// #0
  421038:	b	42257c <ferror@plt+0x1ecec>
  42103c:	mov	w0, #0x1                   	// #1
  421040:	str	w0, [sp, #2504]
  421044:	ldr	w0, [sp, #2504]
  421048:	cmp	w0, #0x4
  42104c:	b.ls	421080 <ferror@plt+0x1d7f0>  // b.plast
  421050:	ldr	w0, [sp, #2504]
  421054:	mov	x2, x0
  421058:	adrp	x0, 455000 <warn@@Base+0x7330>
  42105c:	add	x1, x0, #0xec0
  421060:	adrp	x0, 455000 <warn@@Base+0x7330>
  421064:	add	x0, x0, #0xf10
  421068:	bl	402f90 <ngettext@plt>
  42106c:	mov	w2, #0x4                   	// #4
  421070:	ldr	w1, [sp, #2504]
  421074:	bl	44dbd0 <error@@Base>
  421078:	mov	w0, #0x4                   	// #4
  42107c:	str	w0, [sp, #2504]
  421080:	ldr	w0, [sp, #2504]
  421084:	ldr	x1, [sp, #2552]
  421088:	add	x0, x1, x0
  42108c:	ldr	x1, [sp, #2384]
  421090:	cmp	x1, x0
  421094:	b.hi	4210c0 <ferror@plt+0x1d830>  // b.pmore
  421098:	ldr	x1, [sp, #2552]
  42109c:	ldr	x0, [sp, #2384]
  4210a0:	cmp	x1, x0
  4210a4:	b.cs	4210bc <ferror@plt+0x1d82c>  // b.hs, b.nlast
  4210a8:	ldr	x1, [sp, #2384]
  4210ac:	ldr	x0, [sp, #2552]
  4210b0:	sub	x0, x1, x0
  4210b4:	str	w0, [sp, #2504]
  4210b8:	b	4210c0 <ferror@plt+0x1d830>
  4210bc:	str	wzr, [sp, #2504]
  4210c0:	ldr	w0, [sp, #2504]
  4210c4:	cmp	w0, #0x0
  4210c8:	b.eq	4210d8 <ferror@plt+0x1d848>  // b.none
  4210cc:	ldr	w0, [sp, #2504]
  4210d0:	cmp	w0, #0x8
  4210d4:	b.ls	4210e0 <ferror@plt+0x1d850>  // b.plast
  4210d8:	str	wzr, [sp, #2544]
  4210dc:	b	421100 <ferror@plt+0x1d870>
  4210e0:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4210e4:	add	x0, x0, #0x2f8
  4210e8:	ldr	x2, [x0]
  4210ec:	ldr	w0, [sp, #2504]
  4210f0:	mov	w1, w0
  4210f4:	ldr	x0, [sp, #2552]
  4210f8:	blr	x2
  4210fc:	str	w0, [sp, #2544]
  421100:	ldr	x0, [sp, #2552]
  421104:	add	x0, x0, #0x1
  421108:	str	x0, [sp, #2552]
  42110c:	ldr	w0, [sp, #2544]
  421110:	and	w0, w0, #0x1
  421114:	cmp	w0, #0x0
  421118:	b.eq	421124 <ferror@plt+0x1d894>  // b.none
  42111c:	mov	w0, #0x8                   	// #8
  421120:	str	w0, [sp, #2540]
  421124:	adrp	x0, 459000 <warn@@Base+0xb330>
  421128:	add	x0, x0, #0x38
  42112c:	bl	403840 <gettext@plt>
  421130:	ldr	x1, [sp, #2376]
  421134:	bl	403780 <printf@plt>
  421138:	adrp	x0, 459000 <warn@@Base+0xb330>
  42113c:	add	x0, x0, #0xbe8
  421140:	bl	403840 <gettext@plt>
  421144:	ldr	w1, [sp, #2548]
  421148:	bl	403780 <printf@plt>
  42114c:	adrp	x0, 459000 <warn@@Base+0xb330>
  421150:	add	x0, x0, #0xc10
  421154:	bl	403840 <gettext@plt>
  421158:	ldr	w1, [sp, #2540]
  42115c:	bl	403780 <printf@plt>
  421160:	ldr	w0, [sp, #2544]
  421164:	and	w0, w0, #0x2
  421168:	cmp	w0, #0x0
  42116c:	b.eq	421258 <ferror@plt+0x1d9c8>  // b.none
  421170:	ldr	w0, [sp, #2540]
  421174:	str	w0, [sp, #2500]
  421178:	ldr	w0, [sp, #2500]
  42117c:	cmp	w0, #0x8
  421180:	b.ls	4211b4 <ferror@plt+0x1d924>  // b.plast
  421184:	ldr	w0, [sp, #2500]
  421188:	mov	x2, x0
  42118c:	adrp	x0, 455000 <warn@@Base+0x7330>
  421190:	add	x1, x0, #0xec0
  421194:	adrp	x0, 455000 <warn@@Base+0x7330>
  421198:	add	x0, x0, #0xf10
  42119c:	bl	402f90 <ngettext@plt>
  4211a0:	mov	w2, #0x8                   	// #8
  4211a4:	ldr	w1, [sp, #2500]
  4211a8:	bl	44dbd0 <error@@Base>
  4211ac:	mov	w0, #0x8                   	// #8
  4211b0:	str	w0, [sp, #2500]
  4211b4:	ldr	w0, [sp, #2500]
  4211b8:	ldr	x1, [sp, #2552]
  4211bc:	add	x0, x1, x0
  4211c0:	ldr	x1, [sp, #2384]
  4211c4:	cmp	x1, x0
  4211c8:	b.hi	4211f4 <ferror@plt+0x1d964>  // b.pmore
  4211cc:	ldr	x1, [sp, #2552]
  4211d0:	ldr	x0, [sp, #2384]
  4211d4:	cmp	x1, x0
  4211d8:	b.cs	4211f0 <ferror@plt+0x1d960>  // b.hs, b.nlast
  4211dc:	ldr	x1, [sp, #2384]
  4211e0:	ldr	x0, [sp, #2552]
  4211e4:	sub	x0, x1, x0
  4211e8:	str	w0, [sp, #2500]
  4211ec:	b	4211f4 <ferror@plt+0x1d964>
  4211f0:	str	wzr, [sp, #2500]
  4211f4:	ldr	w0, [sp, #2500]
  4211f8:	cmp	w0, #0x0
  4211fc:	b.eq	42120c <ferror@plt+0x1d97c>  // b.none
  421200:	ldr	w0, [sp, #2500]
  421204:	cmp	w0, #0x8
  421208:	b.ls	421214 <ferror@plt+0x1d984>  // b.plast
  42120c:	str	xzr, [sp, #2528]
  421210:	b	421234 <ferror@plt+0x1d9a4>
  421214:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  421218:	add	x0, x0, #0x2f8
  42121c:	ldr	x2, [x0]
  421220:	ldr	w0, [sp, #2500]
  421224:	mov	w1, w0
  421228:	ldr	x0, [sp, #2552]
  42122c:	blr	x2
  421230:	str	x0, [sp, #2528]
  421234:	ldr	w0, [sp, #2540]
  421238:	ldr	x1, [sp, #2552]
  42123c:	add	x0, x1, x0
  421240:	str	x0, [sp, #2552]
  421244:	adrp	x0, 459000 <warn@@Base+0xb330>
  421248:	add	x0, x0, #0xc38
  42124c:	bl	403840 <gettext@plt>
  421250:	ldr	x1, [sp, #2528]
  421254:	bl	403780 <printf@plt>
  421258:	ldr	w0, [sp, #2544]
  42125c:	and	w0, w0, #0x4
  421260:	cmp	w0, #0x0
  421264:	b.eq	4216a8 <ferror@plt+0x1de18>  // b.none
  421268:	mov	w0, #0x1                   	// #1
  42126c:	str	w0, [sp, #2476]
  421270:	ldr	w0, [sp, #2476]
  421274:	cmp	w0, #0x4
  421278:	b.ls	4212ac <ferror@plt+0x1da1c>  // b.plast
  42127c:	ldr	w0, [sp, #2476]
  421280:	mov	x2, x0
  421284:	adrp	x0, 455000 <warn@@Base+0x7330>
  421288:	add	x1, x0, #0xec0
  42128c:	adrp	x0, 455000 <warn@@Base+0x7330>
  421290:	add	x0, x0, #0xf10
  421294:	bl	402f90 <ngettext@plt>
  421298:	mov	w2, #0x4                   	// #4
  42129c:	ldr	w1, [sp, #2476]
  4212a0:	bl	44dbd0 <error@@Base>
  4212a4:	mov	w0, #0x4                   	// #4
  4212a8:	str	w0, [sp, #2476]
  4212ac:	ldr	w0, [sp, #2476]
  4212b0:	ldr	x1, [sp, #2552]
  4212b4:	add	x0, x1, x0
  4212b8:	ldr	x1, [sp, #2384]
  4212bc:	cmp	x1, x0
  4212c0:	b.hi	4212ec <ferror@plt+0x1da5c>  // b.pmore
  4212c4:	ldr	x1, [sp, #2552]
  4212c8:	ldr	x0, [sp, #2384]
  4212cc:	cmp	x1, x0
  4212d0:	b.cs	4212e8 <ferror@plt+0x1da58>  // b.hs, b.nlast
  4212d4:	ldr	x1, [sp, #2384]
  4212d8:	ldr	x0, [sp, #2552]
  4212dc:	sub	x0, x1, x0
  4212e0:	str	w0, [sp, #2476]
  4212e4:	b	4212ec <ferror@plt+0x1da5c>
  4212e8:	str	wzr, [sp, #2476]
  4212ec:	ldr	w0, [sp, #2476]
  4212f0:	cmp	w0, #0x0
  4212f4:	b.eq	421304 <ferror@plt+0x1da74>  // b.none
  4212f8:	ldr	w0, [sp, #2476]
  4212fc:	cmp	w0, #0x8
  421300:	b.ls	42130c <ferror@plt+0x1da7c>  // b.plast
  421304:	str	wzr, [sp, #2492]
  421308:	b	42132c <ferror@plt+0x1da9c>
  42130c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  421310:	add	x0, x0, #0x2f8
  421314:	ldr	x2, [x0]
  421318:	ldr	w0, [sp, #2476]
  42131c:	mov	w1, w0
  421320:	ldr	x0, [sp, #2552]
  421324:	blr	x2
  421328:	str	w0, [sp, #2492]
  42132c:	ldr	x0, [sp, #2552]
  421330:	add	x0, x0, #0x1
  421334:	str	x0, [sp, #2552]
  421338:	add	x0, sp, #0xd0
  42133c:	mov	x2, #0x800                 	// #2048
  421340:	mov	w1, #0x0                   	// #0
  421344:	bl	403280 <memset@plt>
  421348:	add	x0, sp, #0xd0
  42134c:	str	x0, [sp, #2512]
  421350:	ldr	w0, [sp, #2492]
  421354:	cmp	w0, #0x0
  421358:	b.eq	4216a8 <ferror@plt+0x1de18>  // b.none
  42135c:	adrp	x0, 459000 <warn@@Base+0xb330>
  421360:	add	x0, x0, #0xc60
  421364:	bl	403840 <gettext@plt>
  421368:	bl	403780 <printf@plt>
  42136c:	str	wzr, [sp, #2496]
  421370:	b	421698 <ferror@plt+0x1de08>
  421374:	mov	w0, #0x1                   	// #1
  421378:	str	w0, [sp, #2472]
  42137c:	ldr	w0, [sp, #2472]
  421380:	cmp	w0, #0x4
  421384:	b.ls	4213b8 <ferror@plt+0x1db28>  // b.plast
  421388:	ldr	w0, [sp, #2472]
  42138c:	mov	x2, x0
  421390:	adrp	x0, 455000 <warn@@Base+0x7330>
  421394:	add	x1, x0, #0xec0
  421398:	adrp	x0, 455000 <warn@@Base+0x7330>
  42139c:	add	x0, x0, #0xf10
  4213a0:	bl	402f90 <ngettext@plt>
  4213a4:	mov	w2, #0x4                   	// #4
  4213a8:	ldr	w1, [sp, #2472]
  4213ac:	bl	44dbd0 <error@@Base>
  4213b0:	mov	w0, #0x4                   	// #4
  4213b4:	str	w0, [sp, #2472]
  4213b8:	ldr	w0, [sp, #2472]
  4213bc:	ldr	x1, [sp, #2552]
  4213c0:	add	x0, x1, x0
  4213c4:	ldr	x1, [sp, #2384]
  4213c8:	cmp	x1, x0
  4213cc:	b.hi	4213f8 <ferror@plt+0x1db68>  // b.pmore
  4213d0:	ldr	x1, [sp, #2552]
  4213d4:	ldr	x0, [sp, #2384]
  4213d8:	cmp	x1, x0
  4213dc:	b.cs	4213f4 <ferror@plt+0x1db64>  // b.hs, b.nlast
  4213e0:	ldr	x1, [sp, #2384]
  4213e4:	ldr	x0, [sp, #2552]
  4213e8:	sub	x0, x1, x0
  4213ec:	str	w0, [sp, #2472]
  4213f0:	b	4213f8 <ferror@plt+0x1db68>
  4213f4:	str	wzr, [sp, #2472]
  4213f8:	ldr	w0, [sp, #2472]
  4213fc:	cmp	w0, #0x0
  421400:	b.eq	421410 <ferror@plt+0x1db80>  // b.none
  421404:	ldr	w0, [sp, #2472]
  421408:	cmp	w0, #0x8
  42140c:	b.ls	421418 <ferror@plt+0x1db88>  // b.plast
  421410:	str	wzr, [sp, #2488]
  421414:	b	421438 <ferror@plt+0x1dba8>
  421418:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42141c:	add	x0, x0, #0x2f8
  421420:	ldr	x2, [x0]
  421424:	ldr	w0, [sp, #2472]
  421428:	mov	w1, w0
  42142c:	ldr	x0, [sp, #2552]
  421430:	blr	x2
  421434:	str	w0, [sp, #2488]
  421438:	ldr	x0, [sp, #2552]
  42143c:	add	x0, x0, #0x1
  421440:	str	x0, [sp, #2552]
  421444:	ldr	w0, [sp, #2488]
  421448:	lsl	x0, x0, #3
  42144c:	ldr	x1, [sp, #2512]
  421450:	add	x0, x1, x0
  421454:	ldr	x1, [sp, #2552]
  421458:	str	x1, [x0]
  42145c:	add	x1, sp, #0xc8
  421460:	add	x0, sp, #0xcc
  421464:	mov	x4, x1
  421468:	mov	x3, x0
  42146c:	mov	w2, #0x0                   	// #0
  421470:	ldr	x1, [sp, #2384]
  421474:	ldr	x0, [sp, #2552]
  421478:	bl	40f70c <ferror@plt+0xbe7c>
  42147c:	str	x0, [sp, #2368]
  421480:	ldr	w0, [sp, #204]
  421484:	mov	w0, w0
  421488:	ldr	x1, [sp, #2552]
  42148c:	add	x0, x1, x0
  421490:	str	x0, [sp, #2552]
  421494:	ldr	x0, [sp, #2368]
  421498:	str	x0, [sp, #2360]
  42149c:	ldr	x1, [sp, #2360]
  4214a0:	ldr	x0, [sp, #2368]
  4214a4:	cmp	x1, x0
  4214a8:	b.eq	4214b8 <ferror@plt+0x1dc28>  // b.none
  4214ac:	ldr	w0, [sp, #200]
  4214b0:	orr	w0, w0, #0x2
  4214b4:	str	w0, [sp, #200]
  4214b8:	ldr	w0, [sp, #200]
  4214bc:	bl	40f21c <ferror@plt+0xb98c>
  4214c0:	ldr	x0, [sp, #2360]
  4214c4:	cmp	x0, #0x0
  4214c8:	b.ne	4214e4 <ferror@plt+0x1dc54>  // b.any
  4214cc:	adrp	x0, 459000 <warn@@Base+0xb330>
  4214d0:	add	x0, x0, #0xc80
  4214d4:	bl	403840 <gettext@plt>
  4214d8:	ldr	w1, [sp, #2488]
  4214dc:	bl	403780 <printf@plt>
  4214e0:	b	42168c <ferror@plt+0x1ddfc>
  4214e4:	adrp	x0, 459000 <warn@@Base+0xb330>
  4214e8:	add	x0, x0, #0xca8
  4214ec:	bl	403840 <gettext@plt>
  4214f0:	ldr	w1, [sp, #2488]
  4214f4:	bl	403780 <printf@plt>
  4214f8:	str	xzr, [sp, #2480]
  4214fc:	b	42167c <ferror@plt+0x1ddec>
  421500:	mov	w0, #0x1                   	// #1
  421504:	str	w0, [sp, #2464]
  421508:	ldr	w0, [sp, #2464]
  42150c:	cmp	w0, #0x4
  421510:	b.ls	421544 <ferror@plt+0x1dcb4>  // b.plast
  421514:	ldr	w0, [sp, #2464]
  421518:	mov	x2, x0
  42151c:	adrp	x0, 455000 <warn@@Base+0x7330>
  421520:	add	x1, x0, #0xec0
  421524:	adrp	x0, 455000 <warn@@Base+0x7330>
  421528:	add	x0, x0, #0xf10
  42152c:	bl	402f90 <ngettext@plt>
  421530:	mov	w2, #0x4                   	// #4
  421534:	ldr	w1, [sp, #2464]
  421538:	bl	44dbd0 <error@@Base>
  42153c:	mov	w0, #0x4                   	// #4
  421540:	str	w0, [sp, #2464]
  421544:	ldr	w0, [sp, #2464]
  421548:	ldr	x1, [sp, #2552]
  42154c:	add	x0, x1, x0
  421550:	ldr	x1, [sp, #2384]
  421554:	cmp	x1, x0
  421558:	b.hi	421584 <ferror@plt+0x1dcf4>  // b.pmore
  42155c:	ldr	x1, [sp, #2552]
  421560:	ldr	x0, [sp, #2384]
  421564:	cmp	x1, x0
  421568:	b.cs	421580 <ferror@plt+0x1dcf0>  // b.hs, b.nlast
  42156c:	ldr	x1, [sp, #2384]
  421570:	ldr	x0, [sp, #2552]
  421574:	sub	x0, x1, x0
  421578:	str	w0, [sp, #2464]
  42157c:	b	421584 <ferror@plt+0x1dcf4>
  421580:	str	wzr, [sp, #2464]
  421584:	ldr	w0, [sp, #2464]
  421588:	cmp	w0, #0x0
  42158c:	b.eq	42159c <ferror@plt+0x1dd0c>  // b.none
  421590:	ldr	w0, [sp, #2464]
  421594:	cmp	w0, #0x8
  421598:	b.ls	4215a4 <ferror@plt+0x1dd14>  // b.plast
  42159c:	str	wzr, [sp, #2468]
  4215a0:	b	4215c4 <ferror@plt+0x1dd34>
  4215a4:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4215a8:	add	x0, x0, #0x2f8
  4215ac:	ldr	x2, [x0]
  4215b0:	ldr	w0, [sp, #2464]
  4215b4:	mov	w1, w0
  4215b8:	ldr	x0, [sp, #2552]
  4215bc:	blr	x2
  4215c0:	str	w0, [sp, #2468]
  4215c4:	ldr	x0, [sp, #2552]
  4215c8:	add	x0, x0, #0x1
  4215cc:	str	x0, [sp, #2552]
  4215d0:	ldr	w0, [sp, #2468]
  4215d4:	bl	410f7c <ferror@plt+0xd6ec>
  4215d8:	mov	x3, x0
  4215dc:	ldr	x0, [sp, #2360]
  4215e0:	sub	x0, x0, #0x1
  4215e4:	ldr	x1, [sp, #2480]
  4215e8:	cmp	x1, x0
  4215ec:	b.ne	4215fc <ferror@plt+0x1dd6c>  // b.any
  4215f0:	adrp	x0, 459000 <warn@@Base+0xb330>
  4215f4:	add	x0, x0, #0xcc8
  4215f8:	b	421604 <ferror@plt+0x1dd74>
  4215fc:	adrp	x0, 457000 <warn@@Base+0x9330>
  421600:	add	x0, x0, #0x540
  421604:	mov	x2, x0
  421608:	mov	x1, x3
  42160c:	adrp	x0, 459000 <warn@@Base+0xb330>
  421610:	add	x0, x0, #0xcd0
  421614:	bl	403780 <printf@plt>
  421618:	ldr	w0, [sp, #2468]
  42161c:	cmp	w0, #0xf
  421620:	b.hi	421634 <ferror@plt+0x1dda4>  // b.pmore
  421624:	ldr	w0, [sp, #2468]
  421628:	cmp	w0, #0x3
  42162c:	b.cs	42166c <ferror@plt+0x1dddc>  // b.hs, b.nlast
  421630:	b	421640 <ferror@plt+0x1ddb0>
  421634:	ldr	w0, [sp, #2468]
  421638:	cmp	w0, #0x17
  42163c:	b.eq	42166c <ferror@plt+0x1dddc>  // b.none
  421640:	adrp	x0, 459000 <warn@@Base+0xb330>
  421644:	add	x0, x0, #0xcd8
  421648:	bl	403840 <gettext@plt>
  42164c:	mov	x19, x0
  421650:	ldr	w0, [sp, #2468]
  421654:	bl	410f7c <ferror@plt+0xd6ec>
  421658:	mov	x1, x0
  42165c:	mov	x0, x19
  421660:	bl	44dbd0 <error@@Base>
  421664:	mov	w0, #0x0                   	// #0
  421668:	b	42257c <ferror@plt+0x1ecec>
  42166c:	nop
  421670:	ldr	x0, [sp, #2480]
  421674:	add	x0, x0, #0x1
  421678:	str	x0, [sp, #2480]
  42167c:	ldr	x1, [sp, #2480]
  421680:	ldr	x0, [sp, #2360]
  421684:	cmp	x1, x0
  421688:	b.cc	421500 <ferror@plt+0x1dc70>  // b.lo, b.ul, b.last
  42168c:	ldr	w0, [sp, #2496]
  421690:	add	w0, w0, #0x1
  421694:	str	w0, [sp, #2496]
  421698:	ldr	w1, [sp, #2496]
  42169c:	ldr	w0, [sp, #2492]
  4216a0:	cmp	w1, w0
  4216a4:	b.cc	421374 <ferror@plt+0x1dae4>  // b.lo, b.ul, b.last
  4216a8:	mov	w0, #0xa                   	// #10
  4216ac:	bl	4037e0 <putchar@plt>
  4216b0:	ldr	x1, [sp, #2552]
  4216b4:	ldr	x0, [sp, #2384]
  4216b8:	cmp	x1, x0
  4216bc:	b.cc	4216d8 <ferror@plt+0x1de48>  // b.lo, b.ul, b.last
  4216c0:	adrp	x0, 459000 <warn@@Base+0xb330>
  4216c4:	add	x0, x0, #0xd00
  4216c8:	bl	403840 <gettext@plt>
  4216cc:	bl	44dbd0 <error@@Base>
  4216d0:	mov	w0, #0x0                   	// #0
  4216d4:	b	42257c <ferror@plt+0x1ecec>
  4216d8:	mov	w0, #0x1                   	// #1
  4216dc:	str	w0, [sp, #2456]
  4216e0:	ldr	w0, [sp, #2456]
  4216e4:	cmp	w0, #0x4
  4216e8:	b.ls	42171c <ferror@plt+0x1de8c>  // b.plast
  4216ec:	ldr	w0, [sp, #2456]
  4216f0:	mov	x2, x0
  4216f4:	adrp	x0, 455000 <warn@@Base+0x7330>
  4216f8:	add	x1, x0, #0xec0
  4216fc:	adrp	x0, 455000 <warn@@Base+0x7330>
  421700:	add	x0, x0, #0xf10
  421704:	bl	402f90 <ngettext@plt>
  421708:	mov	w2, #0x4                   	// #4
  42170c:	ldr	w1, [sp, #2456]
  421710:	bl	44dbd0 <error@@Base>
  421714:	mov	w0, #0x4                   	// #4
  421718:	str	w0, [sp, #2456]
  42171c:	ldr	w0, [sp, #2456]
  421720:	ldr	x1, [sp, #2552]
  421724:	add	x0, x1, x0
  421728:	ldr	x1, [sp, #2384]
  42172c:	cmp	x1, x0
  421730:	b.hi	42175c <ferror@plt+0x1decc>  // b.pmore
  421734:	ldr	x1, [sp, #2552]
  421738:	ldr	x0, [sp, #2384]
  42173c:	cmp	x1, x0
  421740:	b.cs	421758 <ferror@plt+0x1dec8>  // b.hs, b.nlast
  421744:	ldr	x1, [sp, #2384]
  421748:	ldr	x0, [sp, #2552]
  42174c:	sub	x0, x1, x0
  421750:	str	w0, [sp, #2456]
  421754:	b	42175c <ferror@plt+0x1decc>
  421758:	str	wzr, [sp, #2456]
  42175c:	ldr	w0, [sp, #2456]
  421760:	cmp	w0, #0x0
  421764:	b.eq	421774 <ferror@plt+0x1dee4>  // b.none
  421768:	ldr	w0, [sp, #2456]
  42176c:	cmp	w0, #0x8
  421770:	b.ls	42177c <ferror@plt+0x1deec>  // b.plast
  421774:	str	wzr, [sp, #2460]
  421778:	b	42179c <ferror@plt+0x1df0c>
  42177c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  421780:	add	x0, x0, #0x2f8
  421784:	ldr	x2, [x0]
  421788:	ldr	w0, [sp, #2456]
  42178c:	mov	w1, w0
  421790:	ldr	x0, [sp, #2552]
  421794:	blr	x2
  421798:	str	w0, [sp, #2460]
  42179c:	ldr	x0, [sp, #2552]
  4217a0:	add	x0, x0, #0x1
  4217a4:	str	x0, [sp, #2552]
  4217a8:	ldr	w0, [sp, #2460]
  4217ac:	cmp	w0, #0x0
  4217b0:	b.eq	42255c <ferror@plt+0x1eccc>  // b.none
  4217b4:	ldr	w0, [sp, #2460]
  4217b8:	cmp	w0, #0xa
  4217bc:	b.eq	4221fc <ferror@plt+0x1e96c>  // b.none
  4217c0:	ldr	w0, [sp, #2460]
  4217c4:	cmp	w0, #0xa
  4217c8:	b.hi	4222e8 <ferror@plt+0x1ea58>  // b.pmore
  4217cc:	ldr	w0, [sp, #2460]
  4217d0:	cmp	w0, #0x9
  4217d4:	b.eq	4220a8 <ferror@plt+0x1e818>  // b.none
  4217d8:	ldr	w0, [sp, #2460]
  4217dc:	cmp	w0, #0x9
  4217e0:	b.hi	4222e8 <ferror@plt+0x1ea58>  // b.pmore
  4217e4:	ldr	w0, [sp, #2460]
  4217e8:	cmp	w0, #0x8
  4217ec:	b.eq	421f54 <ferror@plt+0x1e6c4>  // b.none
  4217f0:	ldr	w0, [sp, #2460]
  4217f4:	cmp	w0, #0x8
  4217f8:	b.hi	4222e8 <ferror@plt+0x1ea58>  // b.pmore
  4217fc:	ldr	w0, [sp, #2460]
  421800:	cmp	w0, #0x7
  421804:	b.eq	421e68 <ferror@plt+0x1e5d8>  // b.none
  421808:	ldr	w0, [sp, #2460]
  42180c:	cmp	w0, #0x7
  421810:	b.hi	4222e8 <ferror@plt+0x1ea58>  // b.pmore
  421814:	ldr	w0, [sp, #2460]
  421818:	cmp	w0, #0x6
  42181c:	b.eq	421d08 <ferror@plt+0x1e478>  // b.none
  421820:	ldr	w0, [sp, #2460]
  421824:	cmp	w0, #0x6
  421828:	b.hi	4222e8 <ferror@plt+0x1ea58>  // b.pmore
  42182c:	ldr	w0, [sp, #2460]
  421830:	cmp	w0, #0x5
  421834:	b.eq	421ba8 <ferror@plt+0x1e318>  // b.none
  421838:	ldr	w0, [sp, #2460]
  42183c:	cmp	w0, #0x5
  421840:	b.hi	4222e8 <ferror@plt+0x1ea58>  // b.pmore
  421844:	ldr	w0, [sp, #2460]
  421848:	cmp	w0, #0x4
  42184c:	b.eq	421a34 <ferror@plt+0x1e1a4>  // b.none
  421850:	ldr	w0, [sp, #2460]
  421854:	cmp	w0, #0x4
  421858:	b.hi	4222e8 <ferror@plt+0x1ea58>  // b.pmore
  42185c:	ldr	w0, [sp, #2460]
  421860:	cmp	w0, #0x3
  421864:	b.eq	421890 <ferror@plt+0x1e000>  // b.none
  421868:	ldr	w0, [sp, #2460]
  42186c:	cmp	w0, #0x3
  421870:	b.hi	4222e8 <ferror@plt+0x1ea58>  // b.pmore
  421874:	ldr	w0, [sp, #2460]
  421878:	cmp	w0, #0x1
  42187c:	b.eq	421a48 <ferror@plt+0x1e1b8>  // b.none
  421880:	ldr	w0, [sp, #2460]
  421884:	cmp	w0, #0x2
  421888:	b.eq	421af8 <ferror@plt+0x1e268>  // b.none
  42188c:	b	4222e8 <ferror@plt+0x1ea58>
  421890:	str	xzr, [sp, #2448]
  421894:	str	xzr, [sp, #192]
  421898:	add	x1, sp, #0xb8
  42189c:	add	x0, sp, #0xbc
  4218a0:	mov	x4, x1
  4218a4:	mov	x3, x0
  4218a8:	mov	w2, #0x0                   	// #0
  4218ac:	ldr	x1, [sp, #2384]
  4218b0:	ldr	x0, [sp, #2552]
  4218b4:	bl	40f70c <ferror@plt+0xbe7c>
  4218b8:	str	x0, [sp, #2304]
  4218bc:	ldr	w0, [sp, #188]
  4218c0:	mov	w0, w0
  4218c4:	ldr	x1, [sp, #2552]
  4218c8:	add	x0, x1, x0
  4218cc:	str	x0, [sp, #2552]
  4218d0:	ldr	x0, [sp, #2304]
  4218d4:	str	w0, [sp, #2348]
  4218d8:	ldr	w0, [sp, #2348]
  4218dc:	ldr	x1, [sp, #2304]
  4218e0:	cmp	x1, x0
  4218e4:	b.eq	4218f4 <ferror@plt+0x1e064>  // b.none
  4218e8:	ldr	w0, [sp, #184]
  4218ec:	orr	w0, w0, #0x2
  4218f0:	str	w0, [sp, #184]
  4218f4:	ldr	w0, [sp, #184]
  4218f8:	bl	40f21c <ferror@plt+0xb98c>
  4218fc:	add	x1, sp, #0xb0
  421900:	add	x0, sp, #0xb4
  421904:	mov	x4, x1
  421908:	mov	x3, x0
  42190c:	mov	w2, #0x0                   	// #0
  421910:	ldr	x1, [sp, #2384]
  421914:	ldr	x0, [sp, #2552]
  421918:	bl	40f70c <ferror@plt+0xbe7c>
  42191c:	str	x0, [sp, #2296]
  421920:	ldr	w0, [sp, #180]
  421924:	mov	w0, w0
  421928:	ldr	x1, [sp, #2552]
  42192c:	add	x0, x1, x0
  421930:	str	x0, [sp, #2552]
  421934:	ldr	x0, [sp, #2296]
  421938:	str	w0, [sp, #2292]
  42193c:	ldr	w0, [sp, #2292]
  421940:	ldr	x1, [sp, #2296]
  421944:	cmp	x1, x0
  421948:	b.eq	421958 <ferror@plt+0x1e0c8>  // b.none
  42194c:	ldr	w0, [sp, #176]
  421950:	orr	w0, w0, #0x2
  421954:	str	w0, [sp, #176]
  421958:	ldr	w0, [sp, #176]
  42195c:	bl	40f21c <ferror@plt+0xb98c>
  421960:	ldr	w0, [sp, #2544]
  421964:	and	w0, w0, #0x2
  421968:	cmp	w0, #0x0
  42196c:	b.ne	421984 <ferror@plt+0x1e0f4>  // b.any
  421970:	adrp	x0, 459000 <warn@@Base+0xb330>
  421974:	add	x0, x0, #0xd30
  421978:	bl	403840 <gettext@plt>
  42197c:	bl	44dbd0 <error@@Base>
  421980:	b	4219a0 <ferror@plt+0x1e110>
  421984:	ldr	w0, [sp, #2292]
  421988:	add	x1, sp, #0xc0
  42198c:	mov	x2, x1
  421990:	mov	x1, x0
  421994:	ldr	x0, [sp, #2528]
  421998:	bl	4206d4 <ferror@plt+0x1ce44>
  42199c:	str	x0, [sp, #2448]
  4219a0:	ldr	x0, [sp, #2448]
  4219a4:	cmp	x0, #0x0
  4219a8:	b.ne	4219c8 <ferror@plt+0x1e138>  // b.any
  4219ac:	adrp	x0, 459000 <warn@@Base+0xb330>
  4219b0:	add	x0, x0, #0xd70
  4219b4:	bl	403840 <gettext@plt>
  4219b8:	ldr	w2, [sp, #2292]
  4219bc:	ldr	w1, [sp, #2348]
  4219c0:	bl	403780 <printf@plt>
  4219c4:	b	422558 <ferror@plt+0x1ecc8>
  4219c8:	adrp	x0, 459000 <warn@@Base+0xb330>
  4219cc:	add	x0, x0, #0xda0
  4219d0:	bl	403840 <gettext@plt>
  4219d4:	mov	x6, x0
  4219d8:	ldr	x0, [sp, #192]
  4219dc:	cmp	x0, #0x0
  4219e0:	b.eq	4219ec <ferror@plt+0x1e15c>  // b.none
  4219e4:	ldr	x0, [sp, #192]
  4219e8:	b	4219f4 <ferror@plt+0x1e164>
  4219ec:	adrp	x0, 455000 <warn@@Base+0x7330>
  4219f0:	add	x0, x0, #0xe08
  4219f4:	ldr	x1, [sp, #192]
  4219f8:	cmp	x1, #0x0
  4219fc:	b.eq	421a0c <ferror@plt+0x1e17c>  // b.none
  421a00:	adrp	x1, 459000 <warn@@Base+0xb330>
  421a04:	add	x1, x1, #0xde0
  421a08:	b	421a14 <ferror@plt+0x1e184>
  421a0c:	adrp	x1, 455000 <warn@@Base+0x7330>
  421a10:	add	x1, x1, #0xe08
  421a14:	ldr	x5, [sp, #2448]
  421a18:	mov	x4, x1
  421a1c:	mov	x3, x0
  421a20:	ldr	w2, [sp, #2292]
  421a24:	ldr	w1, [sp, #2348]
  421a28:	mov	x0, x6
  421a2c:	bl	403780 <printf@plt>
  421a30:	b	422558 <ferror@plt+0x1ecc8>
  421a34:	adrp	x0, 459000 <warn@@Base+0xb330>
  421a38:	add	x0, x0, #0xde8
  421a3c:	bl	403840 <gettext@plt>
  421a40:	bl	403780 <printf@plt>
  421a44:	b	422558 <ferror@plt+0x1ecc8>
  421a48:	add	x1, sp, #0xa8
  421a4c:	add	x0, sp, #0xac
  421a50:	mov	x4, x1
  421a54:	mov	x3, x0
  421a58:	mov	w2, #0x0                   	// #0
  421a5c:	ldr	x1, [sp, #2384]
  421a60:	ldr	x0, [sp, #2552]
  421a64:	bl	40f70c <ferror@plt+0xbe7c>
  421a68:	str	x0, [sp, #2272]
  421a6c:	ldr	w0, [sp, #172]
  421a70:	mov	w0, w0
  421a74:	ldr	x1, [sp, #2552]
  421a78:	add	x0, x1, x0
  421a7c:	str	x0, [sp, #2552]
  421a80:	ldr	x0, [sp, #2272]
  421a84:	str	w0, [sp, #2348]
  421a88:	ldr	w0, [sp, #2348]
  421a8c:	ldr	x1, [sp, #2272]
  421a90:	cmp	x1, x0
  421a94:	b.eq	421aa4 <ferror@plt+0x1e214>  // b.none
  421a98:	ldr	w0, [sp, #168]
  421a9c:	orr	w0, w0, #0x2
  421aa0:	str	w0, [sp, #168]
  421aa4:	ldr	w0, [sp, #168]
  421aa8:	bl	40f21c <ferror@plt+0xb98c>
  421aac:	ldr	x0, [sp, #2552]
  421ab0:	str	x0, [sp, #2320]
  421ab4:	ldr	x1, [sp, #2384]
  421ab8:	ldr	x0, [sp, #2320]
  421abc:	sub	x0, x1, x0
  421ac0:	mov	x1, x0
  421ac4:	ldr	x0, [sp, #2320]
  421ac8:	bl	403020 <strnlen@plt>
  421acc:	add	x0, x0, #0x1
  421ad0:	ldr	x1, [sp, #2552]
  421ad4:	add	x0, x1, x0
  421ad8:	str	x0, [sp, #2552]
  421adc:	adrp	x0, 459000 <warn@@Base+0xb330>
  421ae0:	add	x0, x0, #0xe00
  421ae4:	bl	403840 <gettext@plt>
  421ae8:	ldr	x2, [sp, #2320]
  421aec:	ldr	w1, [sp, #2348]
  421af0:	bl	403780 <printf@plt>
  421af4:	b	422558 <ferror@plt+0x1ecc8>
  421af8:	add	x1, sp, #0xa0
  421afc:	add	x0, sp, #0xa4
  421b00:	mov	x4, x1
  421b04:	mov	x3, x0
  421b08:	mov	w2, #0x0                   	// #0
  421b0c:	ldr	x1, [sp, #2384]
  421b10:	ldr	x0, [sp, #2552]
  421b14:	bl	40f70c <ferror@plt+0xbe7c>
  421b18:	str	x0, [sp, #2280]
  421b1c:	ldr	w0, [sp, #164]
  421b20:	mov	w0, w0
  421b24:	ldr	x1, [sp, #2552]
  421b28:	add	x0, x1, x0
  421b2c:	str	x0, [sp, #2552]
  421b30:	ldr	x0, [sp, #2280]
  421b34:	str	w0, [sp, #2348]
  421b38:	ldr	w0, [sp, #2348]
  421b3c:	ldr	x1, [sp, #2280]
  421b40:	cmp	x1, x0
  421b44:	b.eq	421b54 <ferror@plt+0x1e2c4>  // b.none
  421b48:	ldr	w0, [sp, #160]
  421b4c:	orr	w0, w0, #0x2
  421b50:	str	w0, [sp, #160]
  421b54:	ldr	w0, [sp, #160]
  421b58:	bl	40f21c <ferror@plt+0xb98c>
  421b5c:	ldr	x0, [sp, #2552]
  421b60:	str	x0, [sp, #2320]
  421b64:	ldr	x1, [sp, #2384]
  421b68:	ldr	x0, [sp, #2320]
  421b6c:	sub	x0, x1, x0
  421b70:	mov	x1, x0
  421b74:	ldr	x0, [sp, #2320]
  421b78:	bl	403020 <strnlen@plt>
  421b7c:	add	x0, x0, #0x1
  421b80:	ldr	x1, [sp, #2552]
  421b84:	add	x0, x1, x0
  421b88:	str	x0, [sp, #2552]
  421b8c:	adrp	x0, 459000 <warn@@Base+0xb330>
  421b90:	add	x0, x0, #0xe30
  421b94:	bl	403840 <gettext@plt>
  421b98:	ldr	x2, [sp, #2320]
  421b9c:	ldr	w1, [sp, #2348]
  421ba0:	bl	403780 <printf@plt>
  421ba4:	b	422558 <ferror@plt+0x1ecc8>
  421ba8:	add	x1, sp, #0x98
  421bac:	add	x0, sp, #0x9c
  421bb0:	mov	x4, x1
  421bb4:	mov	x3, x0
  421bb8:	mov	w2, #0x0                   	// #0
  421bbc:	ldr	x1, [sp, #2384]
  421bc0:	ldr	x0, [sp, #2552]
  421bc4:	bl	40f70c <ferror@plt+0xbe7c>
  421bc8:	str	x0, [sp, #2312]
  421bcc:	ldr	w0, [sp, #156]
  421bd0:	mov	w0, w0
  421bd4:	ldr	x1, [sp, #2552]
  421bd8:	add	x0, x1, x0
  421bdc:	str	x0, [sp, #2552]
  421be0:	ldr	x0, [sp, #2312]
  421be4:	str	w0, [sp, #2348]
  421be8:	ldr	w0, [sp, #2348]
  421bec:	ldr	x1, [sp, #2312]
  421bf0:	cmp	x1, x0
  421bf4:	b.eq	421c04 <ferror@plt+0x1e374>  // b.none
  421bf8:	ldr	w0, [sp, #152]
  421bfc:	orr	w0, w0, #0x2
  421c00:	str	w0, [sp, #152]
  421c04:	ldr	w0, [sp, #152]
  421c08:	bl	40f21c <ferror@plt+0xb98c>
  421c0c:	ldr	w0, [sp, #2540]
  421c10:	str	w0, [sp, #2444]
  421c14:	ldr	w0, [sp, #2444]
  421c18:	cmp	w0, #0x8
  421c1c:	b.ls	421c50 <ferror@plt+0x1e3c0>  // b.plast
  421c20:	ldr	w0, [sp, #2444]
  421c24:	mov	x2, x0
  421c28:	adrp	x0, 455000 <warn@@Base+0x7330>
  421c2c:	add	x1, x0, #0xec0
  421c30:	adrp	x0, 455000 <warn@@Base+0x7330>
  421c34:	add	x0, x0, #0xf10
  421c38:	bl	402f90 <ngettext@plt>
  421c3c:	mov	w2, #0x8                   	// #8
  421c40:	ldr	w1, [sp, #2444]
  421c44:	bl	44dbd0 <error@@Base>
  421c48:	mov	w0, #0x8                   	// #8
  421c4c:	str	w0, [sp, #2444]
  421c50:	ldr	w0, [sp, #2444]
  421c54:	ldr	x1, [sp, #2552]
  421c58:	add	x0, x1, x0
  421c5c:	ldr	x1, [sp, #2384]
  421c60:	cmp	x1, x0
  421c64:	b.hi	421c90 <ferror@plt+0x1e400>  // b.pmore
  421c68:	ldr	x1, [sp, #2552]
  421c6c:	ldr	x0, [sp, #2384]
  421c70:	cmp	x1, x0
  421c74:	b.cs	421c8c <ferror@plt+0x1e3fc>  // b.hs, b.nlast
  421c78:	ldr	x1, [sp, #2384]
  421c7c:	ldr	x0, [sp, #2552]
  421c80:	sub	x0, x1, x0
  421c84:	str	w0, [sp, #2444]
  421c88:	b	421c90 <ferror@plt+0x1e400>
  421c8c:	str	wzr, [sp, #2444]
  421c90:	ldr	w0, [sp, #2444]
  421c94:	cmp	w0, #0x0
  421c98:	b.eq	421ca8 <ferror@plt+0x1e418>  // b.none
  421c9c:	ldr	w0, [sp, #2444]
  421ca0:	cmp	w0, #0x8
  421ca4:	b.ls	421cb0 <ferror@plt+0x1e420>  // b.plast
  421ca8:	str	xzr, [sp, #2520]
  421cac:	b	421cd0 <ferror@plt+0x1e440>
  421cb0:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  421cb4:	add	x0, x0, #0x2f8
  421cb8:	ldr	x2, [x0]
  421cbc:	ldr	w0, [sp, #2444]
  421cc0:	mov	w1, w0
  421cc4:	ldr	x0, [sp, #2552]
  421cc8:	blr	x2
  421ccc:	str	x0, [sp, #2520]
  421cd0:	ldr	w0, [sp, #2540]
  421cd4:	ldr	x1, [sp, #2552]
  421cd8:	add	x0, x1, x0
  421cdc:	str	x0, [sp, #2552]
  421ce0:	ldr	x0, [sp, #2520]
  421ce4:	bl	410424 <ferror@plt+0xcb94>
  421ce8:	str	x0, [sp, #2320]
  421cec:	adrp	x0, 459000 <warn@@Base+0xb330>
  421cf0:	add	x0, x0, #0xe60
  421cf4:	bl	403840 <gettext@plt>
  421cf8:	ldr	x2, [sp, #2320]
  421cfc:	ldr	w1, [sp, #2348]
  421d00:	bl	403780 <printf@plt>
  421d04:	b	422558 <ferror@plt+0x1ecc8>
  421d08:	add	x1, sp, #0x90
  421d0c:	add	x0, sp, #0x94
  421d10:	mov	x4, x1
  421d14:	mov	x3, x0
  421d18:	mov	w2, #0x0                   	// #0
  421d1c:	ldr	x1, [sp, #2384]
  421d20:	ldr	x0, [sp, #2552]
  421d24:	bl	40f70c <ferror@plt+0xbe7c>
  421d28:	str	x0, [sp, #2328]
  421d2c:	ldr	w0, [sp, #148]
  421d30:	mov	w0, w0
  421d34:	ldr	x1, [sp, #2552]
  421d38:	add	x0, x1, x0
  421d3c:	str	x0, [sp, #2552]
  421d40:	ldr	x0, [sp, #2328]
  421d44:	str	w0, [sp, #2348]
  421d48:	ldr	w0, [sp, #2348]
  421d4c:	ldr	x1, [sp, #2328]
  421d50:	cmp	x1, x0
  421d54:	b.eq	421d64 <ferror@plt+0x1e4d4>  // b.none
  421d58:	ldr	w0, [sp, #144]
  421d5c:	orr	w0, w0, #0x2
  421d60:	str	w0, [sp, #144]
  421d64:	ldr	w0, [sp, #144]
  421d68:	bl	40f21c <ferror@plt+0xb98c>
  421d6c:	ldr	w0, [sp, #2540]
  421d70:	str	w0, [sp, #2440]
  421d74:	ldr	w0, [sp, #2440]
  421d78:	cmp	w0, #0x8
  421d7c:	b.ls	421db0 <ferror@plt+0x1e520>  // b.plast
  421d80:	ldr	w0, [sp, #2440]
  421d84:	mov	x2, x0
  421d88:	adrp	x0, 455000 <warn@@Base+0x7330>
  421d8c:	add	x1, x0, #0xec0
  421d90:	adrp	x0, 455000 <warn@@Base+0x7330>
  421d94:	add	x0, x0, #0xf10
  421d98:	bl	402f90 <ngettext@plt>
  421d9c:	mov	w2, #0x8                   	// #8
  421da0:	ldr	w1, [sp, #2440]
  421da4:	bl	44dbd0 <error@@Base>
  421da8:	mov	w0, #0x8                   	// #8
  421dac:	str	w0, [sp, #2440]
  421db0:	ldr	w0, [sp, #2440]
  421db4:	ldr	x1, [sp, #2552]
  421db8:	add	x0, x1, x0
  421dbc:	ldr	x1, [sp, #2384]
  421dc0:	cmp	x1, x0
  421dc4:	b.hi	421df0 <ferror@plt+0x1e560>  // b.pmore
  421dc8:	ldr	x1, [sp, #2552]
  421dcc:	ldr	x0, [sp, #2384]
  421dd0:	cmp	x1, x0
  421dd4:	b.cs	421dec <ferror@plt+0x1e55c>  // b.hs, b.nlast
  421dd8:	ldr	x1, [sp, #2384]
  421ddc:	ldr	x0, [sp, #2552]
  421de0:	sub	x0, x1, x0
  421de4:	str	w0, [sp, #2440]
  421de8:	b	421df0 <ferror@plt+0x1e560>
  421dec:	str	wzr, [sp, #2440]
  421df0:	ldr	w0, [sp, #2440]
  421df4:	cmp	w0, #0x0
  421df8:	b.eq	421e08 <ferror@plt+0x1e578>  // b.none
  421dfc:	ldr	w0, [sp, #2440]
  421e00:	cmp	w0, #0x8
  421e04:	b.ls	421e10 <ferror@plt+0x1e580>  // b.plast
  421e08:	str	xzr, [sp, #2520]
  421e0c:	b	421e30 <ferror@plt+0x1e5a0>
  421e10:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  421e14:	add	x0, x0, #0x2f8
  421e18:	ldr	x2, [x0]
  421e1c:	ldr	w0, [sp, #2440]
  421e20:	mov	w1, w0
  421e24:	ldr	x0, [sp, #2552]
  421e28:	blr	x2
  421e2c:	str	x0, [sp, #2520]
  421e30:	ldr	w0, [sp, #2540]
  421e34:	ldr	x1, [sp, #2552]
  421e38:	add	x0, x1, x0
  421e3c:	str	x0, [sp, #2552]
  421e40:	ldr	x0, [sp, #2520]
  421e44:	bl	410424 <ferror@plt+0xcb94>
  421e48:	str	x0, [sp, #2320]
  421e4c:	adrp	x0, 459000 <warn@@Base+0xb330>
  421e50:	add	x0, x0, #0xe90
  421e54:	bl	403840 <gettext@plt>
  421e58:	ldr	x2, [sp, #2320]
  421e5c:	ldr	w1, [sp, #2348]
  421e60:	bl	403780 <printf@plt>
  421e64:	b	422558 <ferror@plt+0x1ecc8>
  421e68:	ldr	w0, [sp, #2540]
  421e6c:	str	w0, [sp, #2436]
  421e70:	ldr	w0, [sp, #2436]
  421e74:	cmp	w0, #0x8
  421e78:	b.ls	421eac <ferror@plt+0x1e61c>  // b.plast
  421e7c:	ldr	w0, [sp, #2436]
  421e80:	mov	x2, x0
  421e84:	adrp	x0, 455000 <warn@@Base+0x7330>
  421e88:	add	x1, x0, #0xec0
  421e8c:	adrp	x0, 455000 <warn@@Base+0x7330>
  421e90:	add	x0, x0, #0xf10
  421e94:	bl	402f90 <ngettext@plt>
  421e98:	mov	w2, #0x8                   	// #8
  421e9c:	ldr	w1, [sp, #2436]
  421ea0:	bl	44dbd0 <error@@Base>
  421ea4:	mov	w0, #0x8                   	// #8
  421ea8:	str	w0, [sp, #2436]
  421eac:	ldr	w0, [sp, #2436]
  421eb0:	ldr	x1, [sp, #2552]
  421eb4:	add	x0, x1, x0
  421eb8:	ldr	x1, [sp, #2384]
  421ebc:	cmp	x1, x0
  421ec0:	b.hi	421eec <ferror@plt+0x1e65c>  // b.pmore
  421ec4:	ldr	x1, [sp, #2552]
  421ec8:	ldr	x0, [sp, #2384]
  421ecc:	cmp	x1, x0
  421ed0:	b.cs	421ee8 <ferror@plt+0x1e658>  // b.hs, b.nlast
  421ed4:	ldr	x1, [sp, #2384]
  421ed8:	ldr	x0, [sp, #2552]
  421edc:	sub	x0, x1, x0
  421ee0:	str	w0, [sp, #2436]
  421ee4:	b	421eec <ferror@plt+0x1e65c>
  421ee8:	str	wzr, [sp, #2436]
  421eec:	ldr	w0, [sp, #2436]
  421ef0:	cmp	w0, #0x0
  421ef4:	b.eq	421f04 <ferror@plt+0x1e674>  // b.none
  421ef8:	ldr	w0, [sp, #2436]
  421efc:	cmp	w0, #0x8
  421f00:	b.ls	421f0c <ferror@plt+0x1e67c>  // b.plast
  421f04:	str	xzr, [sp, #2520]
  421f08:	b	421f2c <ferror@plt+0x1e69c>
  421f0c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  421f10:	add	x0, x0, #0x2f8
  421f14:	ldr	x2, [x0]
  421f18:	ldr	w0, [sp, #2436]
  421f1c:	mov	w1, w0
  421f20:	ldr	x0, [sp, #2552]
  421f24:	blr	x2
  421f28:	str	x0, [sp, #2520]
  421f2c:	ldr	w0, [sp, #2540]
  421f30:	ldr	x1, [sp, #2552]
  421f34:	add	x0, x1, x0
  421f38:	str	x0, [sp, #2552]
  421f3c:	adrp	x0, 459000 <warn@@Base+0xb330>
  421f40:	add	x0, x0, #0xec0
  421f44:	bl	403840 <gettext@plt>
  421f48:	ldr	x1, [sp, #2520]
  421f4c:	bl	403780 <printf@plt>
  421f50:	b	422558 <ferror@plt+0x1ecc8>
  421f54:	add	x1, sp, #0x88
  421f58:	add	x0, sp, #0x8c
  421f5c:	mov	x4, x1
  421f60:	mov	x3, x0
  421f64:	mov	w2, #0x0                   	// #0
  421f68:	ldr	x1, [sp, #2384]
  421f6c:	ldr	x0, [sp, #2552]
  421f70:	bl	40f70c <ferror@plt+0xbe7c>
  421f74:	str	x0, [sp, #2336]
  421f78:	ldr	w0, [sp, #140]
  421f7c:	mov	w0, w0
  421f80:	ldr	x1, [sp, #2552]
  421f84:	add	x0, x1, x0
  421f88:	str	x0, [sp, #2552]
  421f8c:	ldr	x0, [sp, #2336]
  421f90:	str	w0, [sp, #2348]
  421f94:	ldr	w0, [sp, #2348]
  421f98:	ldr	x1, [sp, #2336]
  421f9c:	cmp	x1, x0
  421fa0:	b.eq	421fb0 <ferror@plt+0x1e720>  // b.none
  421fa4:	ldr	w0, [sp, #136]
  421fa8:	orr	w0, w0, #0x2
  421fac:	str	w0, [sp, #136]
  421fb0:	ldr	w0, [sp, #136]
  421fb4:	bl	40f21c <ferror@plt+0xb98c>
  421fb8:	ldr	w0, [sp, #2540]
  421fbc:	str	w0, [sp, #2432]
  421fc0:	ldr	w0, [sp, #2432]
  421fc4:	cmp	w0, #0x8
  421fc8:	b.ls	421ffc <ferror@plt+0x1e76c>  // b.plast
  421fcc:	ldr	w0, [sp, #2432]
  421fd0:	mov	x2, x0
  421fd4:	adrp	x0, 455000 <warn@@Base+0x7330>
  421fd8:	add	x1, x0, #0xec0
  421fdc:	adrp	x0, 455000 <warn@@Base+0x7330>
  421fe0:	add	x0, x0, #0xf10
  421fe4:	bl	402f90 <ngettext@plt>
  421fe8:	mov	w2, #0x8                   	// #8
  421fec:	ldr	w1, [sp, #2432]
  421ff0:	bl	44dbd0 <error@@Base>
  421ff4:	mov	w0, #0x8                   	// #8
  421ff8:	str	w0, [sp, #2432]
  421ffc:	ldr	w0, [sp, #2432]
  422000:	ldr	x1, [sp, #2552]
  422004:	add	x0, x1, x0
  422008:	ldr	x1, [sp, #2384]
  42200c:	cmp	x1, x0
  422010:	b.hi	42203c <ferror@plt+0x1e7ac>  // b.pmore
  422014:	ldr	x1, [sp, #2552]
  422018:	ldr	x0, [sp, #2384]
  42201c:	cmp	x1, x0
  422020:	b.cs	422038 <ferror@plt+0x1e7a8>  // b.hs, b.nlast
  422024:	ldr	x1, [sp, #2384]
  422028:	ldr	x0, [sp, #2552]
  42202c:	sub	x0, x1, x0
  422030:	str	w0, [sp, #2432]
  422034:	b	42203c <ferror@plt+0x1e7ac>
  422038:	str	wzr, [sp, #2432]
  42203c:	ldr	w0, [sp, #2432]
  422040:	cmp	w0, #0x0
  422044:	b.eq	422054 <ferror@plt+0x1e7c4>  // b.none
  422048:	ldr	w0, [sp, #2432]
  42204c:	cmp	w0, #0x8
  422050:	b.ls	42205c <ferror@plt+0x1e7cc>  // b.plast
  422054:	str	xzr, [sp, #2520]
  422058:	b	42207c <ferror@plt+0x1e7ec>
  42205c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  422060:	add	x0, x0, #0x2f8
  422064:	ldr	x2, [x0]
  422068:	ldr	w0, [sp, #2432]
  42206c:	mov	w1, w0
  422070:	ldr	x0, [sp, #2552]
  422074:	blr	x2
  422078:	str	x0, [sp, #2520]
  42207c:	ldr	w0, [sp, #2540]
  422080:	ldr	x1, [sp, #2552]
  422084:	add	x0, x1, x0
  422088:	str	x0, [sp, #2552]
  42208c:	adrp	x0, 459000 <warn@@Base+0xb330>
  422090:	add	x0, x0, #0xee8
  422094:	bl	403840 <gettext@plt>
  422098:	ldr	x2, [sp, #2520]
  42209c:	ldr	w1, [sp, #2348]
  4220a0:	bl	403780 <printf@plt>
  4220a4:	b	422558 <ferror@plt+0x1ecc8>
  4220a8:	add	x1, sp, #0x80
  4220ac:	add	x0, sp, #0x84
  4220b0:	mov	x4, x1
  4220b4:	mov	x3, x0
  4220b8:	mov	w2, #0x0                   	// #0
  4220bc:	ldr	x1, [sp, #2384]
  4220c0:	ldr	x0, [sp, #2552]
  4220c4:	bl	40f70c <ferror@plt+0xbe7c>
  4220c8:	str	x0, [sp, #2352]
  4220cc:	ldr	w0, [sp, #132]
  4220d0:	mov	w0, w0
  4220d4:	ldr	x1, [sp, #2552]
  4220d8:	add	x0, x1, x0
  4220dc:	str	x0, [sp, #2552]
  4220e0:	ldr	x0, [sp, #2352]
  4220e4:	str	w0, [sp, #2348]
  4220e8:	ldr	w0, [sp, #2348]
  4220ec:	ldr	x1, [sp, #2352]
  4220f0:	cmp	x1, x0
  4220f4:	b.eq	422104 <ferror@plt+0x1e874>  // b.none
  4220f8:	ldr	w0, [sp, #128]
  4220fc:	orr	w0, w0, #0x2
  422100:	str	w0, [sp, #128]
  422104:	ldr	w0, [sp, #128]
  422108:	bl	40f21c <ferror@plt+0xb98c>
  42210c:	ldr	w0, [sp, #2540]
  422110:	str	w0, [sp, #2428]
  422114:	ldr	w0, [sp, #2428]
  422118:	cmp	w0, #0x8
  42211c:	b.ls	422150 <ferror@plt+0x1e8c0>  // b.plast
  422120:	ldr	w0, [sp, #2428]
  422124:	mov	x2, x0
  422128:	adrp	x0, 455000 <warn@@Base+0x7330>
  42212c:	add	x1, x0, #0xec0
  422130:	adrp	x0, 455000 <warn@@Base+0x7330>
  422134:	add	x0, x0, #0xf10
  422138:	bl	402f90 <ngettext@plt>
  42213c:	mov	w2, #0x8                   	// #8
  422140:	ldr	w1, [sp, #2428]
  422144:	bl	44dbd0 <error@@Base>
  422148:	mov	w0, #0x8                   	// #8
  42214c:	str	w0, [sp, #2428]
  422150:	ldr	w0, [sp, #2428]
  422154:	ldr	x1, [sp, #2552]
  422158:	add	x0, x1, x0
  42215c:	ldr	x1, [sp, #2384]
  422160:	cmp	x1, x0
  422164:	b.hi	422190 <ferror@plt+0x1e900>  // b.pmore
  422168:	ldr	x1, [sp, #2552]
  42216c:	ldr	x0, [sp, #2384]
  422170:	cmp	x1, x0
  422174:	b.cs	42218c <ferror@plt+0x1e8fc>  // b.hs, b.nlast
  422178:	ldr	x1, [sp, #2384]
  42217c:	ldr	x0, [sp, #2552]
  422180:	sub	x0, x1, x0
  422184:	str	w0, [sp, #2428]
  422188:	b	422190 <ferror@plt+0x1e900>
  42218c:	str	wzr, [sp, #2428]
  422190:	ldr	w0, [sp, #2428]
  422194:	cmp	w0, #0x0
  422198:	b.eq	4221a8 <ferror@plt+0x1e918>  // b.none
  42219c:	ldr	w0, [sp, #2428]
  4221a0:	cmp	w0, #0x8
  4221a4:	b.ls	4221b0 <ferror@plt+0x1e920>  // b.plast
  4221a8:	str	xzr, [sp, #2520]
  4221ac:	b	4221d0 <ferror@plt+0x1e940>
  4221b0:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4221b4:	add	x0, x0, #0x2f8
  4221b8:	ldr	x2, [x0]
  4221bc:	ldr	w0, [sp, #2428]
  4221c0:	mov	w1, w0
  4221c4:	ldr	x0, [sp, #2552]
  4221c8:	blr	x2
  4221cc:	str	x0, [sp, #2520]
  4221d0:	ldr	w0, [sp, #2540]
  4221d4:	ldr	x1, [sp, #2552]
  4221d8:	add	x0, x1, x0
  4221dc:	str	x0, [sp, #2552]
  4221e0:	adrp	x0, 459000 <warn@@Base+0xb330>
  4221e4:	add	x0, x0, #0xf28
  4221e8:	bl	403840 <gettext@plt>
  4221ec:	ldr	x2, [sp, #2520]
  4221f0:	ldr	w1, [sp, #2348]
  4221f4:	bl	403780 <printf@plt>
  4221f8:	b	422558 <ferror@plt+0x1ecc8>
  4221fc:	ldr	w0, [sp, #2540]
  422200:	str	w0, [sp, #2424]
  422204:	ldr	w0, [sp, #2424]
  422208:	cmp	w0, #0x8
  42220c:	b.ls	422240 <ferror@plt+0x1e9b0>  // b.plast
  422210:	ldr	w0, [sp, #2424]
  422214:	mov	x2, x0
  422218:	adrp	x0, 455000 <warn@@Base+0x7330>
  42221c:	add	x1, x0, #0xec0
  422220:	adrp	x0, 455000 <warn@@Base+0x7330>
  422224:	add	x0, x0, #0xf10
  422228:	bl	402f90 <ngettext@plt>
  42222c:	mov	w2, #0x8                   	// #8
  422230:	ldr	w1, [sp, #2424]
  422234:	bl	44dbd0 <error@@Base>
  422238:	mov	w0, #0x8                   	// #8
  42223c:	str	w0, [sp, #2424]
  422240:	ldr	w0, [sp, #2424]
  422244:	ldr	x1, [sp, #2552]
  422248:	add	x0, x1, x0
  42224c:	ldr	x1, [sp, #2384]
  422250:	cmp	x1, x0
  422254:	b.hi	422280 <ferror@plt+0x1e9f0>  // b.pmore
  422258:	ldr	x1, [sp, #2552]
  42225c:	ldr	x0, [sp, #2384]
  422260:	cmp	x1, x0
  422264:	b.cs	42227c <ferror@plt+0x1e9ec>  // b.hs, b.nlast
  422268:	ldr	x1, [sp, #2384]
  42226c:	ldr	x0, [sp, #2552]
  422270:	sub	x0, x1, x0
  422274:	str	w0, [sp, #2424]
  422278:	b	422280 <ferror@plt+0x1e9f0>
  42227c:	str	wzr, [sp, #2424]
  422280:	ldr	w0, [sp, #2424]
  422284:	cmp	w0, #0x0
  422288:	b.eq	422298 <ferror@plt+0x1ea08>  // b.none
  42228c:	ldr	w0, [sp, #2424]
  422290:	cmp	w0, #0x8
  422294:	b.ls	4222a0 <ferror@plt+0x1ea10>  // b.plast
  422298:	str	xzr, [sp, #2520]
  42229c:	b	4222c0 <ferror@plt+0x1ea30>
  4222a0:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4222a4:	add	x0, x0, #0x2f8
  4222a8:	ldr	x2, [x0]
  4222ac:	ldr	w0, [sp, #2424]
  4222b0:	mov	w1, w0
  4222b4:	ldr	x0, [sp, #2552]
  4222b8:	blr	x2
  4222bc:	str	x0, [sp, #2520]
  4222c0:	ldr	w0, [sp, #2540]
  4222c4:	ldr	x1, [sp, #2552]
  4222c8:	add	x0, x1, x0
  4222cc:	str	x0, [sp, #2552]
  4222d0:	adrp	x0, 459000 <warn@@Base+0xb330>
  4222d4:	add	x0, x0, #0xf60
  4222d8:	bl	403840 <gettext@plt>
  4222dc:	ldr	x1, [sp, #2520]
  4222e0:	bl	403780 <printf@plt>
  4222e4:	b	422558 <ferror@plt+0x1ecc8>
  4222e8:	ldr	x0, [sp, #2512]
  4222ec:	cmp	x0, #0x0
  4222f0:	b.eq	422310 <ferror@plt+0x1ea80>  // b.none
  4222f4:	ldr	w0, [sp, #2460]
  4222f8:	lsl	x0, x0, #3
  4222fc:	ldr	x1, [sp, #2512]
  422300:	add	x0, x1, x0
  422304:	ldr	x0, [x0]
  422308:	cmp	x0, #0x0
  42230c:	b.ne	42232c <ferror@plt+0x1ea9c>  // b.any
  422310:	adrp	x0, 459000 <warn@@Base+0xb330>
  422314:	add	x0, x0, #0xf88
  422318:	bl	403840 <gettext@plt>
  42231c:	ldr	w1, [sp, #2460]
  422320:	bl	44dbd0 <error@@Base>
  422324:	mov	w0, #0x0                   	// #0
  422328:	b	42257c <ferror@plt+0x1ecec>
  42232c:	ldr	w0, [sp, #2460]
  422330:	lsl	x0, x0, #3
  422334:	ldr	x1, [sp, #2512]
  422338:	add	x0, x1, x0
  42233c:	ldr	x0, [x0]
  422340:	str	x0, [sp, #2408]
  422344:	add	x1, sp, #0x78
  422348:	add	x0, sp, #0x7c
  42234c:	mov	x4, x1
  422350:	mov	x3, x0
  422354:	mov	w2, #0x0                   	// #0
  422358:	ldr	x1, [sp, #2384]
  42235c:	ldr	x0, [sp, #2408]
  422360:	bl	40f70c <ferror@plt+0xbe7c>
  422364:	str	x0, [sp, #2264]
  422368:	ldr	w0, [sp, #124]
  42236c:	mov	w0, w0
  422370:	ldr	x1, [sp, #2408]
  422374:	add	x0, x1, x0
  422378:	str	x0, [sp, #2408]
  42237c:	ldr	x0, [sp, #2264]
  422380:	str	x0, [sp, #2256]
  422384:	ldr	x1, [sp, #2256]
  422388:	ldr	x0, [sp, #2264]
  42238c:	cmp	x1, x0
  422390:	b.eq	4223a0 <ferror@plt+0x1eb10>  // b.none
  422394:	ldr	w0, [sp, #120]
  422398:	orr	w0, w0, #0x2
  42239c:	str	w0, [sp, #120]
  4223a0:	ldr	w0, [sp, #120]
  4223a4:	bl	40f21c <ferror@plt+0xb98c>
  4223a8:	ldr	x0, [sp, #2256]
  4223ac:	cmp	x0, #0x0
  4223b0:	b.ne	4223cc <ferror@plt+0x1eb3c>  // b.any
  4223b4:	adrp	x0, 459000 <warn@@Base+0xb330>
  4223b8:	add	x0, x0, #0xfb0
  4223bc:	bl	403840 <gettext@plt>
  4223c0:	ldr	w1, [sp, #2460]
  4223c4:	bl	403780 <printf@plt>
  4223c8:	b	422558 <ferror@plt+0x1ecc8>
  4223cc:	adrp	x0, 459000 <warn@@Base+0xb330>
  4223d0:	add	x0, x0, #0xfc0
  4223d4:	bl	403840 <gettext@plt>
  4223d8:	ldr	w1, [sp, #2460]
  4223dc:	bl	403780 <printf@plt>
  4223e0:	str	xzr, [sp, #2416]
  4223e4:	b	42253c <ferror@plt+0x1ecac>
  4223e8:	mov	w0, #0x1                   	// #1
  4223ec:	str	w0, [sp, #2400]
  4223f0:	ldr	w0, [sp, #2400]
  4223f4:	cmp	w0, #0x4
  4223f8:	b.ls	42242c <ferror@plt+0x1eb9c>  // b.plast
  4223fc:	ldr	w0, [sp, #2400]
  422400:	mov	x2, x0
  422404:	adrp	x0, 455000 <warn@@Base+0x7330>
  422408:	add	x1, x0, #0xec0
  42240c:	adrp	x0, 455000 <warn@@Base+0x7330>
  422410:	add	x0, x0, #0xf10
  422414:	bl	402f90 <ngettext@plt>
  422418:	mov	w2, #0x4                   	// #4
  42241c:	ldr	w1, [sp, #2400]
  422420:	bl	44dbd0 <error@@Base>
  422424:	mov	w0, #0x4                   	// #4
  422428:	str	w0, [sp, #2400]
  42242c:	ldr	w0, [sp, #2400]
  422430:	ldr	x1, [sp, #2408]
  422434:	add	x0, x1, x0
  422438:	ldr	x1, [sp, #2384]
  42243c:	cmp	x1, x0
  422440:	b.hi	42246c <ferror@plt+0x1ebdc>  // b.pmore
  422444:	ldr	x1, [sp, #2408]
  422448:	ldr	x0, [sp, #2384]
  42244c:	cmp	x1, x0
  422450:	b.cs	422468 <ferror@plt+0x1ebd8>  // b.hs, b.nlast
  422454:	ldr	x1, [sp, #2384]
  422458:	ldr	x0, [sp, #2408]
  42245c:	sub	x0, x1, x0
  422460:	str	w0, [sp, #2400]
  422464:	b	42246c <ferror@plt+0x1ebdc>
  422468:	str	wzr, [sp, #2400]
  42246c:	ldr	w0, [sp, #2400]
  422470:	cmp	w0, #0x0
  422474:	b.eq	422484 <ferror@plt+0x1ebf4>  // b.none
  422478:	ldr	w0, [sp, #2400]
  42247c:	cmp	w0, #0x8
  422480:	b.ls	42248c <ferror@plt+0x1ebfc>  // b.plast
  422484:	str	wzr, [sp, #2404]
  422488:	b	4224ac <ferror@plt+0x1ec1c>
  42248c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  422490:	add	x0, x0, #0x2f8
  422494:	ldr	x2, [x0]
  422498:	ldr	w0, [sp, #2400]
  42249c:	mov	w1, w0
  4224a0:	ldr	x0, [sp, #2408]
  4224a4:	blr	x2
  4224a8:	str	w0, [sp, #2404]
  4224ac:	ldr	x0, [sp, #2408]
  4224b0:	add	x0, x0, #0x1
  4224b4:	str	x0, [sp, #2408]
  4224b8:	ldrsw	x8, [sp, #2404]
  4224bc:	ldr	w0, [sp, #2540]
  4224c0:	ldr	w1, [sp, #2548]
  4224c4:	mov	w2, #0xffffffff            	// #-1
  4224c8:	str	w2, [sp, #56]
  4224cc:	mov	w2, #0x20                  	// #32
  4224d0:	strb	w2, [sp, #48]
  4224d4:	str	xzr, [sp, #40]
  4224d8:	str	xzr, [sp, #32]
  4224dc:	str	wzr, [sp, #24]
  4224e0:	str	xzr, [sp, #16]
  4224e4:	str	w1, [sp, #8]
  4224e8:	str	x0, [sp]
  4224ec:	mov	x7, #0x0                   	// #0
  4224f0:	mov	x6, #0x0                   	// #0
  4224f4:	ldr	x5, [sp, #2384]
  4224f8:	ldr	x4, [sp, #2552]
  4224fc:	ldr	x3, [sp, #2392]
  422500:	mov	x2, #0x0                   	// #0
  422504:	mov	x1, x8
  422508:	mov	x0, #0x0                   	// #0
  42250c:	bl	4150dc <ferror@plt+0x1184c>
  422510:	str	x0, [sp, #2552]
  422514:	ldr	x0, [sp, #2256]
  422518:	sub	x0, x0, #0x1
  42251c:	ldr	x1, [sp, #2416]
  422520:	cmp	x1, x0
  422524:	b.eq	422530 <ferror@plt+0x1eca0>  // b.none
  422528:	mov	w0, #0x2c                  	// #44
  42252c:	bl	4037e0 <putchar@plt>
  422530:	ldr	x0, [sp, #2416]
  422534:	add	x0, x0, #0x1
  422538:	str	x0, [sp, #2416]
  42253c:	ldr	x1, [sp, #2416]
  422540:	ldr	x0, [sp, #2256]
  422544:	cmp	x1, x0
  422548:	b.cc	4223e8 <ferror@plt+0x1eb58>  // b.lo, b.ul, b.last
  42254c:	mov	w0, #0xa                   	// #10
  422550:	bl	4037e0 <putchar@plt>
  422554:	nop
  422558:	b	4216b0 <ferror@plt+0x1de20>
  42255c:	nop
  422560:	mov	w0, #0xa                   	// #10
  422564:	bl	4037e0 <putchar@plt>
  422568:	ldr	x1, [sp, #2552]
  42256c:	ldr	x0, [sp, #2384]
  422570:	cmp	x1, x0
  422574:	b.cc	420f08 <ferror@plt+0x1d678>  // b.lo, b.ul, b.last
  422578:	mov	w0, #0x1                   	// #1
  42257c:	ldr	x19, [sp, #80]
  422580:	ldp	x29, x30, [sp, #64]
  422584:	add	sp, sp, #0xa00
  422588:	ret
  42258c:	stp	x29, x30, [sp, #-96]!
  422590:	mov	x29, sp
  422594:	stp	x19, x20, [sp, #16]
  422598:	str	x0, [sp, #40]
  42259c:	str	x1, [sp, #32]
  4225a0:	ldr	x0, [sp, #40]
  4225a4:	ldr	x0, [x0, #32]
  4225a8:	str	x0, [sp, #80]
  4225ac:	ldr	x0, [sp, #40]
  4225b0:	ldr	x0, [x0, #48]
  4225b4:	ldr	x1, [sp, #80]
  4225b8:	add	x0, x1, x0
  4225bc:	str	x0, [sp, #64]
  4225c0:	mov	w1, #0x0                   	// #0
  4225c4:	ldr	x0, [sp, #40]
  4225c8:	bl	4181a4 <ferror@plt+0x14914>
  4225cc:	bl	410980 <ferror@plt+0xd0f0>
  4225d0:	ldr	x0, [sp, #80]
  4225d4:	str	x0, [sp, #56]
  4225d8:	ldr	x1, [sp, #64]
  4225dc:	ldr	x0, [sp, #80]
  4225e0:	bl	410bb4 <ferror@plt+0xd324>
  4225e4:	str	x0, [sp, #80]
  4225e8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4225ec:	add	x0, x0, #0x9d0
  4225f0:	ldr	x0, [x0]
  4225f4:	cmp	x0, #0x0
  4225f8:	b.eq	42273c <ferror@plt+0x1eeac>  // b.none
  4225fc:	adrp	x0, 459000 <warn@@Base+0xb330>
  422600:	add	x0, x0, #0xfd8
  422604:	bl	403840 <gettext@plt>
  422608:	mov	x2, x0
  42260c:	ldr	x0, [sp, #40]
  422610:	ldr	x0, [x0, #32]
  422614:	ldr	x1, [sp, #56]
  422618:	sub	x0, x1, x0
  42261c:	mov	x1, x0
  422620:	mov	x0, x2
  422624:	bl	403780 <printf@plt>
  422628:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  42262c:	add	x0, x0, #0x9d0
  422630:	ldr	x0, [x0]
  422634:	str	x0, [sp, #88]
  422638:	b	42272c <ferror@plt+0x1ee9c>
  42263c:	ldr	x0, [sp, #88]
  422640:	ldr	x19, [x0]
  422644:	ldr	x0, [sp, #88]
  422648:	ldr	x0, [x0, #8]
  42264c:	bl	410ed4 <ferror@plt+0xd644>
  422650:	mov	x20, x0
  422654:	ldr	x0, [sp, #88]
  422658:	ldr	w0, [x0, #16]
  42265c:	cmp	w0, #0x0
  422660:	b.eq	422674 <ferror@plt+0x1ede4>  // b.none
  422664:	adrp	x0, 459000 <warn@@Base+0xb330>
  422668:	add	x0, x0, #0xff0
  42266c:	bl	403840 <gettext@plt>
  422670:	b	422680 <ferror@plt+0x1edf0>
  422674:	adrp	x0, 45a000 <warn@@Base+0xc330>
  422678:	add	x0, x0, #0x0
  42267c:	bl	403840 <gettext@plt>
  422680:	mov	x3, x0
  422684:	mov	x2, x20
  422688:	mov	x1, x19
  42268c:	adrp	x0, 45a000 <warn@@Base+0xc330>
  422690:	add	x0, x0, #0x10
  422694:	bl	403780 <printf@plt>
  422698:	ldr	x0, [sp, #88]
  42269c:	ldr	x0, [x0, #24]
  4226a0:	str	x0, [sp, #72]
  4226a4:	b	422714 <ferror@plt+0x1ee84>
  4226a8:	ldr	x0, [sp, #72]
  4226ac:	ldr	x0, [x0]
  4226b0:	bl	413c40 <ferror@plt+0x103b0>
  4226b4:	mov	x19, x0
  4226b8:	ldr	x0, [sp, #72]
  4226bc:	ldr	x0, [x0, #8]
  4226c0:	bl	410f7c <ferror@plt+0xd6ec>
  4226c4:	mov	x2, x0
  4226c8:	mov	x1, x19
  4226cc:	adrp	x0, 45a000 <warn@@Base+0xc330>
  4226d0:	add	x0, x0, #0x28
  4226d4:	bl	403780 <printf@plt>
  4226d8:	ldr	x0, [sp, #72]
  4226dc:	ldr	x0, [x0, #8]
  4226e0:	cmp	x0, #0x21
  4226e4:	b.ne	422700 <ferror@plt+0x1ee70>  // b.any
  4226e8:	ldr	x0, [sp, #72]
  4226ec:	ldr	x0, [x0, #16]
  4226f0:	mov	x1, x0
  4226f4:	adrp	x0, 45a000 <warn@@Base+0xc330>
  4226f8:	add	x0, x0, #0x38
  4226fc:	bl	403780 <printf@plt>
  422700:	mov	w0, #0xa                   	// #10
  422704:	bl	4037e0 <putchar@plt>
  422708:	ldr	x0, [sp, #72]
  42270c:	ldr	x0, [x0, #24]
  422710:	str	x0, [sp, #72]
  422714:	ldr	x0, [sp, #72]
  422718:	cmp	x0, #0x0
  42271c:	b.ne	4226a8 <ferror@plt+0x1ee18>  // b.any
  422720:	ldr	x0, [sp, #88]
  422724:	ldr	x0, [x0, #40]
  422728:	str	x0, [sp, #88]
  42272c:	ldr	x0, [sp, #88]
  422730:	cmp	x0, #0x0
  422734:	b.ne	42263c <ferror@plt+0x1edac>  // b.any
  422738:	b	422740 <ferror@plt+0x1eeb0>
  42273c:	nop
  422740:	ldr	x0, [sp, #80]
  422744:	cmp	x0, #0x0
  422748:	b.ne	4225cc <ferror@plt+0x1ed3c>  // b.any
  42274c:	mov	w0, #0xa                   	// #10
  422750:	bl	4037e0 <putchar@plt>
  422754:	mov	w0, #0x1                   	// #1
  422758:	ldp	x19, x20, [sp, #16]
  42275c:	ldp	x29, x30, [sp], #96
  422760:	ret
  422764:	sub	sp, sp, #0x20
  422768:	str	x0, [sp, #8]
  42276c:	str	w1, [sp, #4]
  422770:	ldr	w0, [sp, #4]
  422774:	lsl	w0, w0, #3
  422778:	sub	w0, w0, #0x1
  42277c:	mov	x1, #0xfffffffffffffffe    	// #-2
  422780:	lsl	x0, x1, x0
  422784:	mvn	x0, x0
  422788:	str	x0, [sp, #24]
  42278c:	ldr	x1, [sp, #8]
  422790:	ldr	x0, [sp, #24]
  422794:	and	x0, x1, x0
  422798:	ldr	x1, [sp, #24]
  42279c:	cmp	x1, x0
  4227a0:	cset	w0, eq  // eq = none
  4227a4:	and	w0, w0, #0xff
  4227a8:	add	sp, sp, #0x20
  4227ac:	ret
  4227b0:	stp	x29, x30, [sp, #-128]!
  4227b4:	mov	x29, sp
  4227b8:	str	x0, [sp, #40]
  4227bc:	str	x1, [sp, #32]
  4227c0:	str	w2, [sp, #28]
  4227c4:	str	x3, [sp, #16]
  4227c8:	ldr	x0, [sp, #32]
  4227cc:	ldr	x0, [x0]
  4227d0:	str	x0, [sp, #120]
  4227d4:	ldr	x0, [sp, #40]
  4227d8:	ldr	x1, [x0, #32]
  4227dc:	ldr	x0, [sp, #40]
  4227e0:	ldr	x0, [x0, #48]
  4227e4:	add	x0, x1, x0
  4227e8:	str	x0, [sp, #112]
  4227ec:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4227f0:	add	x0, x0, #0x568
  4227f4:	ldr	x2, [x0]
  4227f8:	ldr	w1, [sp, #28]
  4227fc:	mov	x0, x1
  422800:	lsl	x0, x0, #1
  422804:	add	x0, x0, x1
  422808:	lsl	x0, x0, #2
  42280c:	add	x0, x0, x1
  422810:	lsl	x0, x0, #3
  422814:	add	x0, x2, x0
  422818:	ldr	w0, [x0]
  42281c:	str	w0, [sp, #108]
  422820:	ldr	x1, [sp, #16]
  422824:	ldr	x0, [sp, #112]
  422828:	cmp	x1, x0
  42282c:	b.cs	422838 <ferror@plt+0x1efa8>  // b.hs, b.nlast
  422830:	ldr	x0, [sp, #16]
  422834:	str	x0, [sp, #112]
  422838:	mov	w0, #0xa                   	// #10
  42283c:	bl	4037e0 <putchar@plt>
  422840:	b	422970 <ferror@plt+0x1f0e0>
  422844:	ldr	x0, [sp, #40]
  422848:	ldr	x0, [x0, #32]
  42284c:	ldr	x1, [sp, #120]
  422850:	sub	x0, x1, x0
  422854:	str	x0, [sp, #96]
  422858:	add	x1, sp, #0x38
  42285c:	add	x0, sp, #0x3c
  422860:	mov	x4, x1
  422864:	mov	x3, x0
  422868:	mov	w2, #0x0                   	// #0
  42286c:	ldr	x1, [sp, #112]
  422870:	ldr	x0, [sp, #120]
  422874:	bl	40f70c <ferror@plt+0xbe7c>
  422878:	str	x0, [sp, #88]
  42287c:	ldr	w0, [sp, #60]
  422880:	mov	w0, w0
  422884:	ldr	x1, [sp, #120]
  422888:	add	x0, x1, x0
  42288c:	str	x0, [sp, #120]
  422890:	ldr	x0, [sp, #88]
  422894:	str	x0, [sp, #80]
  422898:	ldr	x1, [sp, #80]
  42289c:	ldr	x0, [sp, #88]
  4228a0:	cmp	x1, x0
  4228a4:	b.eq	4228b4 <ferror@plt+0x1f024>  // b.none
  4228a8:	ldr	w0, [sp, #56]
  4228ac:	orr	w0, w0, #0x2
  4228b0:	str	w0, [sp, #56]
  4228b4:	ldr	w0, [sp, #56]
  4228b8:	bl	40f21c <ferror@plt+0xb98c>
  4228bc:	ldr	x1, [sp, #120]
  4228c0:	ldr	x0, [sp, #112]
  4228c4:	cmp	x1, x0
  4228c8:	b.eq	422984 <ferror@plt+0x1f0f4>  // b.none
  4228cc:	add	x1, sp, #0x30
  4228d0:	add	x0, sp, #0x34
  4228d4:	mov	x4, x1
  4228d8:	mov	x3, x0
  4228dc:	mov	w2, #0x0                   	// #0
  4228e0:	ldr	x1, [sp, #112]
  4228e4:	ldr	x0, [sp, #120]
  4228e8:	bl	40f70c <ferror@plt+0xbe7c>
  4228ec:	str	x0, [sp, #72]
  4228f0:	ldr	w0, [sp, #52]
  4228f4:	mov	w0, w0
  4228f8:	ldr	x1, [sp, #120]
  4228fc:	add	x0, x1, x0
  422900:	str	x0, [sp, #120]
  422904:	ldr	x0, [sp, #72]
  422908:	str	x0, [sp, #64]
  42290c:	ldr	x1, [sp, #64]
  422910:	ldr	x0, [sp, #72]
  422914:	cmp	x1, x0
  422918:	b.eq	422928 <ferror@plt+0x1f098>  // b.none
  42291c:	ldr	w0, [sp, #48]
  422920:	orr	w0, w0, #0x2
  422924:	str	w0, [sp, #48]
  422928:	ldr	w0, [sp, #48]
  42292c:	bl	40f21c <ferror@plt+0xb98c>
  422930:	ldr	x1, [sp, #96]
  422934:	adrp	x0, 45a000 <warn@@Base+0xc330>
  422938:	add	x0, x0, #0x40
  42293c:	bl	403780 <printf@plt>
  422940:	mov	w2, #0x1                   	// #1
  422944:	ldr	w1, [sp, #108]
  422948:	ldr	x0, [sp, #80]
  42294c:	bl	40f5d4 <ferror@plt+0xbd44>
  422950:	mov	w2, #0x1                   	// #1
  422954:	ldr	w1, [sp, #108]
  422958:	ldr	x0, [sp, #64]
  42295c:	bl	40f5d4 <ferror@plt+0xbd44>
  422960:	adrp	x0, 45a000 <warn@@Base+0xc330>
  422964:	add	x0, x0, #0x50
  422968:	bl	403840 <gettext@plt>
  42296c:	bl	403780 <printf@plt>
  422970:	ldr	x1, [sp, #120]
  422974:	ldr	x0, [sp, #112]
  422978:	cmp	x1, x0
  42297c:	b.cc	422844 <ferror@plt+0x1efb4>  // b.lo, b.ul, b.last
  422980:	b	422988 <ferror@plt+0x1f0f8>
  422984:	nop
  422988:	mov	w0, #0xa                   	// #10
  42298c:	bl	4037e0 <putchar@plt>
  422990:	ldr	x0, [sp, #32]
  422994:	ldr	x1, [sp, #120]
  422998:	str	x1, [x0]
  42299c:	nop
  4229a0:	ldp	x29, x30, [sp], #128
  4229a4:	ret
  4229a8:	stp	x29, x30, [sp, #-224]!
  4229ac:	mov	x29, sp
  4229b0:	str	x0, [sp, #56]
  4229b4:	str	x1, [sp, #48]
  4229b8:	str	w2, [sp, #44]
  4229bc:	str	x3, [sp, #32]
  4229c0:	str	x4, [sp, #24]
  4229c4:	str	x5, [sp, #16]
  4229c8:	str	w6, [sp, #40]
  4229cc:	ldr	x0, [sp, #48]
  4229d0:	ldr	x0, [x0]
  4229d4:	str	x0, [sp, #216]
  4229d8:	ldr	x0, [sp, #16]
  4229dc:	ldr	x0, [x0]
  4229e0:	str	x0, [sp, #208]
  4229e4:	ldr	x0, [sp, #56]
  4229e8:	ldr	x1, [x0, #32]
  4229ec:	ldr	x0, [sp, #56]
  4229f0:	ldr	x0, [x0, #48]
  4229f4:	add	x0, x1, x0
  4229f8:	str	x0, [sp, #144]
  4229fc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  422a00:	add	x0, x0, #0x55c
  422a04:	ldr	w0, [x0]
  422a08:	ldr	w1, [sp, #44]
  422a0c:	cmp	w1, w0
  422a10:	b.cc	422a2c <ferror@plt+0x1f19c>  // b.lo, b.ul, b.last
  422a14:	adrp	x0, 45a000 <warn@@Base+0xc330>
  422a18:	add	x0, x0, #0x68
  422a1c:	bl	403840 <gettext@plt>
  422a20:	ldr	w1, [sp, #44]
  422a24:	bl	44dcd0 <warn@@Base>
  422a28:	b	4231d4 <ferror@plt+0x1f944>
  422a2c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  422a30:	add	x0, x0, #0x568
  422a34:	ldr	x2, [x0]
  422a38:	ldr	w1, [sp, #44]
  422a3c:	mov	x0, x1
  422a40:	lsl	x0, x0, #1
  422a44:	add	x0, x0, x1
  422a48:	lsl	x0, x0, #2
  422a4c:	add	x0, x0, x1
  422a50:	lsl	x0, x0, #3
  422a54:	add	x0, x2, x0
  422a58:	ldr	x0, [x0, #16]
  422a5c:	str	x0, [sp, #136]
  422a60:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  422a64:	add	x0, x0, #0x568
  422a68:	ldr	x2, [x0]
  422a6c:	ldr	w1, [sp, #44]
  422a70:	mov	x0, x1
  422a74:	lsl	x0, x0, #1
  422a78:	add	x0, x0, x1
  422a7c:	lsl	x0, x0, #2
  422a80:	add	x0, x0, x1
  422a84:	lsl	x0, x0, #3
  422a88:	add	x0, x2, x0
  422a8c:	ldr	w0, [x0]
  422a90:	str	w0, [sp, #132]
  422a94:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  422a98:	add	x0, x0, #0x568
  422a9c:	ldr	x2, [x0]
  422aa0:	ldr	w1, [sp, #44]
  422aa4:	mov	x0, x1
  422aa8:	lsl	x0, x0, #1
  422aac:	add	x0, x0, x1
  422ab0:	lsl	x0, x0, #2
  422ab4:	add	x0, x0, x1
  422ab8:	lsl	x0, x0, #3
  422abc:	add	x0, x2, x0
  422ac0:	ldr	w0, [x0, #4]
  422ac4:	str	w0, [sp, #128]
  422ac8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  422acc:	add	x0, x0, #0x568
  422ad0:	ldr	x2, [x0]
  422ad4:	ldr	w1, [sp, #44]
  422ad8:	mov	x0, x1
  422adc:	lsl	x0, x0, #1
  422ae0:	add	x0, x0, x1
  422ae4:	lsl	x0, x0, #2
  422ae8:	add	x0, x0, x1
  422aec:	lsl	x0, x0, #3
  422af0:	add	x0, x2, x0
  422af4:	ldr	w0, [x0, #8]
  422af8:	str	w0, [sp, #124]
  422afc:	ldr	w0, [sp, #132]
  422b00:	cmp	w0, #0x1
  422b04:	b.ls	422b14 <ferror@plt+0x1f284>  // b.plast
  422b08:	ldr	w0, [sp, #132]
  422b0c:	cmp	w0, #0x8
  422b10:	b.ls	422b30 <ferror@plt+0x1f2a0>  // b.plast
  422b14:	adrp	x0, 45a000 <warn@@Base+0xc330>
  422b18:	add	x0, x0, #0xa8
  422b1c:	bl	403840 <gettext@plt>
  422b20:	ldr	w2, [sp, #44]
  422b24:	ldr	w1, [sp, #132]
  422b28:	bl	44dcd0 <warn@@Base>
  422b2c:	b	4231d4 <ferror@plt+0x1f944>
  422b30:	ldr	x0, [sp, #48]
  422b34:	ldr	x0, [x0]
  422b38:	ldr	x1, [sp, #216]
  422b3c:	sub	x0, x1, x0
  422b40:	mov	x1, x0
  422b44:	ldr	x0, [sp, #32]
  422b48:	add	x0, x0, x1
  422b4c:	str	x0, [sp, #112]
  422b50:	mov	x0, #0xffffffffffffffff    	// #-1
  422b54:	str	x0, [sp, #176]
  422b58:	mov	x0, #0xffffffffffffffff    	// #-1
  422b5c:	str	x0, [sp, #168]
  422b60:	ldr	w0, [sp, #132]
  422b64:	lsl	w0, w0, #1
  422b68:	mov	w0, w0
  422b6c:	ldr	x1, [sp, #216]
  422b70:	add	x0, x1, x0
  422b74:	ldr	x1, [sp, #144]
  422b78:	cmp	x1, x0
  422b7c:	b.cs	422b98 <ferror@plt+0x1f308>  // b.hs, b.nlast
  422b80:	adrp	x0, 45a000 <warn@@Base+0xc330>
  422b84:	add	x0, x0, #0xe0
  422b88:	bl	403840 <gettext@plt>
  422b8c:	ldr	x1, [sp, #32]
  422b90:	bl	44dcd0 <warn@@Base>
  422b94:	b	4231bc <ferror@plt+0x1f92c>
  422b98:	ldr	x1, [sp, #112]
  422b9c:	adrp	x0, 45a000 <warn@@Base+0xc330>
  422ba0:	add	x0, x0, #0x40
  422ba4:	bl	403780 <printf@plt>
  422ba8:	ldr	w0, [sp, #132]
  422bac:	str	w0, [sp, #164]
  422bb0:	ldr	w0, [sp, #164]
  422bb4:	cmp	w0, #0x8
  422bb8:	b.ls	422bec <ferror@plt+0x1f35c>  // b.plast
  422bbc:	ldr	w0, [sp, #164]
  422bc0:	mov	x2, x0
  422bc4:	adrp	x0, 455000 <warn@@Base+0x7330>
  422bc8:	add	x1, x0, #0xec0
  422bcc:	adrp	x0, 455000 <warn@@Base+0x7330>
  422bd0:	add	x0, x0, #0xf10
  422bd4:	bl	402f90 <ngettext@plt>
  422bd8:	mov	w2, #0x8                   	// #8
  422bdc:	ldr	w1, [sp, #164]
  422be0:	bl	44dbd0 <error@@Base>
  422be4:	mov	w0, #0x8                   	// #8
  422be8:	str	w0, [sp, #164]
  422bec:	ldr	w0, [sp, #164]
  422bf0:	ldr	x1, [sp, #216]
  422bf4:	add	x0, x1, x0
  422bf8:	ldr	x1, [sp, #144]
  422bfc:	cmp	x1, x0
  422c00:	b.hi	422c2c <ferror@plt+0x1f39c>  // b.pmore
  422c04:	ldr	x1, [sp, #216]
  422c08:	ldr	x0, [sp, #144]
  422c0c:	cmp	x1, x0
  422c10:	b.cs	422c28 <ferror@plt+0x1f398>  // b.hs, b.nlast
  422c14:	ldr	x1, [sp, #144]
  422c18:	ldr	x0, [sp, #216]
  422c1c:	sub	x0, x1, x0
  422c20:	str	w0, [sp, #164]
  422c24:	b	422c2c <ferror@plt+0x1f39c>
  422c28:	str	wzr, [sp, #164]
  422c2c:	ldr	w0, [sp, #164]
  422c30:	cmp	w0, #0x0
  422c34:	b.eq	422c44 <ferror@plt+0x1f3b4>  // b.none
  422c38:	ldr	w0, [sp, #164]
  422c3c:	cmp	w0, #0x8
  422c40:	b.ls	422c4c <ferror@plt+0x1f3bc>  // b.plast
  422c44:	str	xzr, [sp, #200]
  422c48:	b	422c6c <ferror@plt+0x1f3dc>
  422c4c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  422c50:	add	x0, x0, #0x2f8
  422c54:	ldr	x2, [x0]
  422c58:	ldr	w0, [sp, #164]
  422c5c:	mov	w1, w0
  422c60:	ldr	x0, [sp, #216]
  422c64:	blr	x2
  422c68:	str	x0, [sp, #200]
  422c6c:	ldr	w0, [sp, #132]
  422c70:	ldr	x1, [sp, #216]
  422c74:	add	x0, x1, x0
  422c78:	str	x0, [sp, #216]
  422c7c:	ldr	w0, [sp, #132]
  422c80:	str	w0, [sp, #160]
  422c84:	ldr	w0, [sp, #160]
  422c88:	cmp	w0, #0x8
  422c8c:	b.ls	422cc0 <ferror@plt+0x1f430>  // b.plast
  422c90:	ldr	w0, [sp, #160]
  422c94:	mov	x2, x0
  422c98:	adrp	x0, 455000 <warn@@Base+0x7330>
  422c9c:	add	x1, x0, #0xec0
  422ca0:	adrp	x0, 455000 <warn@@Base+0x7330>
  422ca4:	add	x0, x0, #0xf10
  422ca8:	bl	402f90 <ngettext@plt>
  422cac:	mov	w2, #0x8                   	// #8
  422cb0:	ldr	w1, [sp, #160]
  422cb4:	bl	44dbd0 <error@@Base>
  422cb8:	mov	w0, #0x8                   	// #8
  422cbc:	str	w0, [sp, #160]
  422cc0:	ldr	w0, [sp, #160]
  422cc4:	ldr	x1, [sp, #216]
  422cc8:	add	x0, x1, x0
  422ccc:	ldr	x1, [sp, #144]
  422cd0:	cmp	x1, x0
  422cd4:	b.hi	422d00 <ferror@plt+0x1f470>  // b.pmore
  422cd8:	ldr	x1, [sp, #216]
  422cdc:	ldr	x0, [sp, #144]
  422ce0:	cmp	x1, x0
  422ce4:	b.cs	422cfc <ferror@plt+0x1f46c>  // b.hs, b.nlast
  422ce8:	ldr	x1, [sp, #144]
  422cec:	ldr	x0, [sp, #216]
  422cf0:	sub	x0, x1, x0
  422cf4:	str	w0, [sp, #160]
  422cf8:	b	422d00 <ferror@plt+0x1f470>
  422cfc:	str	wzr, [sp, #160]
  422d00:	ldr	w0, [sp, #160]
  422d04:	cmp	w0, #0x0
  422d08:	b.eq	422d18 <ferror@plt+0x1f488>  // b.none
  422d0c:	ldr	w0, [sp, #160]
  422d10:	cmp	w0, #0x8
  422d14:	b.ls	422d20 <ferror@plt+0x1f490>  // b.plast
  422d18:	str	xzr, [sp, #192]
  422d1c:	b	422d40 <ferror@plt+0x1f4b0>
  422d20:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  422d24:	add	x0, x0, #0x2f8
  422d28:	ldr	x2, [x0]
  422d2c:	ldr	w0, [sp, #160]
  422d30:	mov	w1, w0
  422d34:	ldr	x0, [sp, #216]
  422d38:	blr	x2
  422d3c:	str	x0, [sp, #192]
  422d40:	ldr	w0, [sp, #132]
  422d44:	ldr	x1, [sp, #216]
  422d48:	add	x0, x1, x0
  422d4c:	str	x0, [sp, #216]
  422d50:	ldr	x0, [sp, #200]
  422d54:	cmp	x0, #0x0
  422d58:	b.ne	422db0 <ferror@plt+0x1f520>  // b.any
  422d5c:	ldr	x0, [sp, #192]
  422d60:	cmp	x0, #0x0
  422d64:	b.ne	422db0 <ferror@plt+0x1f520>  // b.any
  422d68:	ldr	x1, [sp, #112]
  422d6c:	ldr	x0, [sp, #56]
  422d70:	bl	40aea8 <ferror@plt+0x7618>
  422d74:	cmp	w0, #0x0
  422d78:	b.ne	422db0 <ferror@plt+0x1f520>  // b.any
  422d7c:	ldr	w1, [sp, #132]
  422d80:	ldr	x0, [sp, #112]
  422d84:	add	x0, x1, x0
  422d88:	mov	x1, x0
  422d8c:	ldr	x0, [sp, #56]
  422d90:	bl	40aea8 <ferror@plt+0x7618>
  422d94:	cmp	w0, #0x0
  422d98:	b.ne	422db0 <ferror@plt+0x1f520>  // b.any
  422d9c:	adrp	x0, 45a000 <warn@@Base+0xc330>
  422da0:	add	x0, x0, #0x120
  422da4:	bl	403840 <gettext@plt>
  422da8:	bl	403780 <printf@plt>
  422dac:	b	4231bc <ferror@plt+0x1f92c>
  422db0:	ldr	w1, [sp, #132]
  422db4:	ldr	x0, [sp, #200]
  422db8:	bl	422764 <ferror@plt+0x1eed4>
  422dbc:	cmp	w0, #0x0
  422dc0:	b.eq	422e0c <ferror@plt+0x1f57c>  // b.none
  422dc4:	ldr	w1, [sp, #132]
  422dc8:	ldr	x0, [sp, #192]
  422dcc:	bl	422764 <ferror@plt+0x1eed4>
  422dd0:	cmp	w0, #0x0
  422dd4:	b.ne	422e0c <ferror@plt+0x1f57c>  // b.any
  422dd8:	ldr	x0, [sp, #192]
  422ddc:	str	x0, [sp, #24]
  422de0:	ldr	w1, [sp, #132]
  422de4:	ldr	x0, [sp, #200]
  422de8:	bl	40f598 <ferror@plt+0xbd08>
  422dec:	ldr	w1, [sp, #132]
  422df0:	ldr	x0, [sp, #192]
  422df4:	bl	40f598 <ferror@plt+0xbd08>
  422df8:	adrp	x0, 45a000 <warn@@Base+0xc330>
  422dfc:	add	x0, x0, #0x130
  422e00:	bl	403840 <gettext@plt>
  422e04:	bl	403780 <printf@plt>
  422e08:	b	4231b8 <ferror@plt+0x1f928>
  422e0c:	ldr	x0, [sp, #208]
  422e10:	cmp	x0, #0x0
  422e14:	b.eq	422f48 <ferror@plt+0x1f6b8>  // b.none
  422e18:	ldr	x0, [sp, #48]
  422e1c:	ldr	x0, [x0]
  422e20:	ldr	x1, [sp, #208]
  422e24:	sub	x0, x1, x0
  422e28:	mov	x1, x0
  422e2c:	ldr	x0, [sp, #32]
  422e30:	add	x0, x0, x1
  422e34:	str	x0, [sp, #112]
  422e38:	add	x1, sp, #0x54
  422e3c:	add	x0, sp, #0x58
  422e40:	mov	x4, x1
  422e44:	mov	x3, x0
  422e48:	mov	w2, #0x0                   	// #0
  422e4c:	ldr	x1, [sp, #144]
  422e50:	ldr	x0, [sp, #208]
  422e54:	bl	40f70c <ferror@plt+0xbe7c>
  422e58:	str	x0, [sp, #104]
  422e5c:	ldr	w0, [sp, #88]
  422e60:	mov	w0, w0
  422e64:	ldr	x1, [sp, #208]
  422e68:	add	x0, x1, x0
  422e6c:	str	x0, [sp, #208]
  422e70:	ldr	x0, [sp, #104]
  422e74:	str	x0, [sp, #176]
  422e78:	ldr	x1, [sp, #176]
  422e7c:	ldr	x0, [sp, #104]
  422e80:	cmp	x1, x0
  422e84:	b.eq	422e94 <ferror@plt+0x1f604>  // b.none
  422e88:	ldr	w0, [sp, #84]
  422e8c:	orr	w0, w0, #0x2
  422e90:	str	w0, [sp, #84]
  422e94:	ldr	w0, [sp, #84]
  422e98:	bl	40f21c <ferror@plt+0xb98c>
  422e9c:	mov	w2, #0x1                   	// #1
  422ea0:	ldr	w1, [sp, #132]
  422ea4:	ldr	x0, [sp, #176]
  422ea8:	bl	40f5d4 <ferror@plt+0xbd44>
  422eac:	add	x1, sp, #0x4c
  422eb0:	add	x0, sp, #0x50
  422eb4:	mov	x4, x1
  422eb8:	mov	x3, x0
  422ebc:	mov	w2, #0x0                   	// #0
  422ec0:	ldr	x1, [sp, #144]
  422ec4:	ldr	x0, [sp, #208]
  422ec8:	bl	40f70c <ferror@plt+0xbe7c>
  422ecc:	str	x0, [sp, #96]
  422ed0:	ldr	w0, [sp, #80]
  422ed4:	mov	w0, w0
  422ed8:	ldr	x1, [sp, #208]
  422edc:	add	x0, x1, x0
  422ee0:	str	x0, [sp, #208]
  422ee4:	ldr	x0, [sp, #96]
  422ee8:	str	x0, [sp, #168]
  422eec:	ldr	x1, [sp, #168]
  422ef0:	ldr	x0, [sp, #96]
  422ef4:	cmp	x1, x0
  422ef8:	b.eq	422f08 <ferror@plt+0x1f678>  // b.none
  422efc:	ldr	w0, [sp, #76]
  422f00:	orr	w0, w0, #0x2
  422f04:	str	w0, [sp, #76]
  422f08:	ldr	w0, [sp, #76]
  422f0c:	bl	40f21c <ferror@plt+0xb98c>
  422f10:	mov	w2, #0x1                   	// #1
  422f14:	ldr	w1, [sp, #132]
  422f18:	ldr	x0, [sp, #168]
  422f1c:	bl	40f5d4 <ferror@plt+0xbd44>
  422f20:	adrp	x0, 45a000 <warn@@Base+0xc330>
  422f24:	add	x0, x0, #0x140
  422f28:	bl	403840 <gettext@plt>
  422f2c:	mov	x4, x0
  422f30:	adrp	x0, 455000 <warn@@Base+0x7330>
  422f34:	add	x3, x0, #0xe08
  422f38:	mov	w2, #0x8                   	// #8
  422f3c:	ldr	x1, [sp, #112]
  422f40:	mov	x0, x4
  422f44:	bl	403780 <printf@plt>
  422f48:	ldr	x0, [sp, #216]
  422f4c:	add	x0, x0, #0x2
  422f50:	ldr	x1, [sp, #144]
  422f54:	cmp	x1, x0
  422f58:	b.cs	422f74 <ferror@plt+0x1f6e4>  // b.hs, b.nlast
  422f5c:	adrp	x0, 45a000 <warn@@Base+0xc330>
  422f60:	add	x0, x0, #0xe0
  422f64:	bl	403840 <gettext@plt>
  422f68:	ldr	x1, [sp, #32]
  422f6c:	bl	44dcd0 <warn@@Base>
  422f70:	b	4231bc <ferror@plt+0x1f92c>
  422f74:	mov	w0, #0x2                   	// #2
  422f78:	str	w0, [sp, #156]
  422f7c:	ldr	w0, [sp, #156]
  422f80:	cmp	w0, #0x2
  422f84:	b.ls	422fb8 <ferror@plt+0x1f728>  // b.plast
  422f88:	ldr	w0, [sp, #156]
  422f8c:	mov	x2, x0
  422f90:	adrp	x0, 455000 <warn@@Base+0x7330>
  422f94:	add	x1, x0, #0xec0
  422f98:	adrp	x0, 455000 <warn@@Base+0x7330>
  422f9c:	add	x0, x0, #0xf10
  422fa0:	bl	402f90 <ngettext@plt>
  422fa4:	mov	w2, #0x2                   	// #2
  422fa8:	ldr	w1, [sp, #156]
  422fac:	bl	44dbd0 <error@@Base>
  422fb0:	mov	w0, #0x2                   	// #2
  422fb4:	str	w0, [sp, #156]
  422fb8:	ldr	w0, [sp, #156]
  422fbc:	ldr	x1, [sp, #216]
  422fc0:	add	x0, x1, x0
  422fc4:	ldr	x1, [sp, #144]
  422fc8:	cmp	x1, x0
  422fcc:	b.hi	422ff8 <ferror@plt+0x1f768>  // b.pmore
  422fd0:	ldr	x1, [sp, #216]
  422fd4:	ldr	x0, [sp, #144]
  422fd8:	cmp	x1, x0
  422fdc:	b.cs	422ff4 <ferror@plt+0x1f764>  // b.hs, b.nlast
  422fe0:	ldr	x1, [sp, #144]
  422fe4:	ldr	x0, [sp, #216]
  422fe8:	sub	x0, x1, x0
  422fec:	str	w0, [sp, #156]
  422ff0:	b	422ff8 <ferror@plt+0x1f768>
  422ff4:	str	wzr, [sp, #156]
  422ff8:	ldr	w0, [sp, #156]
  422ffc:	cmp	w0, #0x0
  423000:	b.eq	423010 <ferror@plt+0x1f780>  // b.none
  423004:	ldr	w0, [sp, #156]
  423008:	cmp	w0, #0x8
  42300c:	b.ls	423018 <ferror@plt+0x1f788>  // b.plast
  423010:	strh	wzr, [sp, #190]
  423014:	b	423038 <ferror@plt+0x1f7a8>
  423018:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42301c:	add	x0, x0, #0x2f8
  423020:	ldr	x2, [x0]
  423024:	ldr	w0, [sp, #156]
  423028:	mov	w1, w0
  42302c:	ldr	x0, [sp, #216]
  423030:	blr	x2
  423034:	strh	w0, [sp, #190]
  423038:	ldr	x0, [sp, #216]
  42303c:	add	x0, x0, #0x2
  423040:	str	x0, [sp, #216]
  423044:	ldrh	w0, [sp, #190]
  423048:	ldr	x1, [sp, #216]
  42304c:	add	x0, x1, x0
  423050:	ldr	x1, [sp, #144]
  423054:	cmp	x1, x0
  423058:	b.cs	423074 <ferror@plt+0x1f7e4>  // b.hs, b.nlast
  42305c:	adrp	x0, 45a000 <warn@@Base+0xc330>
  423060:	add	x0, x0, #0xe0
  423064:	bl	403840 <gettext@plt>
  423068:	ldr	x1, [sp, #32]
  42306c:	bl	44dcd0 <warn@@Base>
  423070:	b	4231bc <ferror@plt+0x1f92c>
  423074:	ldr	x1, [sp, #200]
  423078:	ldr	x0, [sp, #24]
  42307c:	add	x0, x1, x0
  423080:	ldr	w1, [sp, #132]
  423084:	bl	40f598 <ferror@plt+0xbd08>
  423088:	ldr	x1, [sp, #192]
  42308c:	ldr	x0, [sp, #24]
  423090:	add	x0, x1, x0
  423094:	ldr	w1, [sp, #132]
  423098:	bl	40f598 <ferror@plt+0xbd08>
  42309c:	mov	w0, #0x28                  	// #40
  4230a0:	bl	4037e0 <putchar@plt>
  4230a4:	ldrh	w0, [sp, #190]
  4230a8:	ldr	x6, [sp, #56]
  4230ac:	ldr	x5, [sp, #136]
  4230b0:	mov	x4, x0
  4230b4:	ldr	w3, [sp, #124]
  4230b8:	ldr	w2, [sp, #128]
  4230bc:	ldr	w1, [sp, #132]
  4230c0:	ldr	x0, [sp, #216]
  4230c4:	bl	41113c <ferror@plt+0xd8ac>
  4230c8:	str	w0, [sp, #92]
  4230cc:	mov	w0, #0x29                  	// #41
  4230d0:	bl	4037e0 <putchar@plt>
  4230d4:	ldr	w0, [sp, #92]
  4230d8:	cmp	w0, #0x0
  4230dc:	b.eq	4230fc <ferror@plt+0x1f86c>  // b.none
  4230e0:	ldr	w0, [sp, #40]
  4230e4:	cmp	w0, #0x0
  4230e8:	b.ne	4230fc <ferror@plt+0x1f86c>  // b.any
  4230ec:	adrp	x0, 457000 <warn@@Base+0x9330>
  4230f0:	add	x0, x0, #0xfb8
  4230f4:	bl	403840 <gettext@plt>
  4230f8:	bl	403780 <printf@plt>
  4230fc:	ldr	x1, [sp, #200]
  423100:	ldr	x0, [sp, #192]
  423104:	cmp	x1, x0
  423108:	b.ne	423148 <ferror@plt+0x1f8b8>  // b.any
  42310c:	ldr	x1, [sp, #176]
  423110:	ldr	x0, [sp, #168]
  423114:	cmp	x1, x0
  423118:	b.ne	423148 <ferror@plt+0x1f8b8>  // b.any
  42311c:	adrp	x0, 45a000 <warn@@Base+0xc330>
  423120:	add	x0, x0, #0x160
  423124:	bl	403840 <gettext@plt>
  423128:	mov	x2, x0
  42312c:	adrp	x0, 480000 <_sch_istable+0x1478>
  423130:	add	x0, x0, #0xf20
  423134:	ldr	x0, [x0]
  423138:	mov	x1, x0
  42313c:	mov	x0, x2
  423140:	bl	402fe0 <fputs@plt>
  423144:	b	4231a0 <ferror@plt+0x1f910>
  423148:	ldr	x1, [sp, #200]
  42314c:	ldr	x0, [sp, #192]
  423150:	cmp	x1, x0
  423154:	b.hi	423178 <ferror@plt+0x1f8e8>  // b.pmore
  423158:	ldr	x1, [sp, #200]
  42315c:	ldr	x0, [sp, #192]
  423160:	cmp	x1, x0
  423164:	b.ne	4231a0 <ferror@plt+0x1f910>  // b.any
  423168:	ldr	x1, [sp, #176]
  42316c:	ldr	x0, [sp, #168]
  423170:	cmp	x1, x0
  423174:	b.ls	4231a0 <ferror@plt+0x1f910>  // b.plast
  423178:	adrp	x0, 45a000 <warn@@Base+0xc330>
  42317c:	add	x0, x0, #0x170
  423180:	bl	403840 <gettext@plt>
  423184:	mov	x2, x0
  423188:	adrp	x0, 480000 <_sch_istable+0x1478>
  42318c:	add	x0, x0, #0xf20
  423190:	ldr	x0, [x0]
  423194:	mov	x1, x0
  423198:	mov	x0, x2
  42319c:	bl	402fe0 <fputs@plt>
  4231a0:	mov	w0, #0xa                   	// #10
  4231a4:	bl	4037e0 <putchar@plt>
  4231a8:	ldrh	w0, [sp, #190]
  4231ac:	ldr	x1, [sp, #216]
  4231b0:	add	x0, x1, x0
  4231b4:	str	x0, [sp, #216]
  4231b8:	b	422b30 <ferror@plt+0x1f2a0>
  4231bc:	ldr	x0, [sp, #48]
  4231c0:	ldr	x1, [sp, #216]
  4231c4:	str	x1, [x0]
  4231c8:	ldr	x0, [sp, #16]
  4231cc:	ldr	x1, [sp, #208]
  4231d0:	str	x1, [x0]
  4231d4:	ldp	x29, x30, [sp], #224
  4231d8:	ret
  4231dc:	stp	x29, x30, [sp, #-304]!
  4231e0:	mov	x29, sp
  4231e4:	str	x0, [sp, #56]
  4231e8:	str	x1, [sp, #48]
  4231ec:	str	w2, [sp, #44]
  4231f0:	str	x3, [sp, #32]
  4231f4:	str	x4, [sp, #24]
  4231f8:	str	x5, [sp, #16]
  4231fc:	str	w6, [sp, #40]
  423200:	ldr	x0, [sp, #48]
  423204:	ldr	x0, [x0]
  423208:	str	x0, [sp, #296]
  42320c:	ldr	x0, [sp, #16]
  423210:	ldr	x0, [x0]
  423214:	str	x0, [sp, #288]
  423218:	ldr	x0, [sp, #56]
  42321c:	ldr	x1, [x0, #32]
  423220:	ldr	x0, [sp, #56]
  423224:	ldr	x0, [x0, #48]
  423228:	add	x0, x1, x0
  42322c:	str	x0, [sp, #232]
  423230:	mov	x0, #0xffffffffffffffff    	// #-1
  423234:	str	x0, [sp, #280]
  423238:	mov	x0, #0xffffffffffffffff    	// #-1
  42323c:	str	x0, [sp, #272]
  423240:	mov	x0, #0xffffffffffffffff    	// #-1
  423244:	str	x0, [sp, #264]
  423248:	mov	x0, #0xffffffffffffffff    	// #-1
  42324c:	str	x0, [sp, #256]
  423250:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  423254:	add	x0, x0, #0x55c
  423258:	ldr	w0, [x0]
  42325c:	ldr	w1, [sp, #44]
  423260:	cmp	w1, w0
  423264:	b.cc	423280 <ferror@plt+0x1f9f0>  // b.lo, b.ul, b.last
  423268:	adrp	x0, 45a000 <warn@@Base+0xc330>
  42326c:	add	x0, x0, #0x180
  423270:	bl	403840 <gettext@plt>
  423274:	ldr	w1, [sp, #44]
  423278:	bl	44dcd0 <warn@@Base>
  42327c:	b	423b98 <ferror@plt+0x20308>
  423280:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  423284:	add	x0, x0, #0x568
  423288:	ldr	x2, [x0]
  42328c:	ldr	w1, [sp, #44]
  423290:	mov	x0, x1
  423294:	lsl	x0, x0, #1
  423298:	add	x0, x0, x1
  42329c:	lsl	x0, x0, #2
  4232a0:	add	x0, x0, x1
  4232a4:	lsl	x0, x0, #3
  4232a8:	add	x0, x2, x0
  4232ac:	ldr	x0, [x0, #16]
  4232b0:	str	x0, [sp, #224]
  4232b4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4232b8:	add	x0, x0, #0x568
  4232bc:	ldr	x2, [x0]
  4232c0:	ldr	w1, [sp, #44]
  4232c4:	mov	x0, x1
  4232c8:	lsl	x0, x0, #1
  4232cc:	add	x0, x0, x1
  4232d0:	lsl	x0, x0, #2
  4232d4:	add	x0, x0, x1
  4232d8:	lsl	x0, x0, #3
  4232dc:	add	x0, x2, x0
  4232e0:	ldr	w0, [x0]
  4232e4:	str	w0, [sp, #220]
  4232e8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4232ec:	add	x0, x0, #0x568
  4232f0:	ldr	x2, [x0]
  4232f4:	ldr	w1, [sp, #44]
  4232f8:	mov	x0, x1
  4232fc:	lsl	x0, x0, #1
  423300:	add	x0, x0, x1
  423304:	lsl	x0, x0, #2
  423308:	add	x0, x0, x1
  42330c:	lsl	x0, x0, #3
  423310:	add	x0, x2, x0
  423314:	ldr	w0, [x0, #4]
  423318:	str	w0, [sp, #216]
  42331c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  423320:	add	x0, x0, #0x568
  423324:	ldr	x2, [x0]
  423328:	ldr	w1, [sp, #44]
  42332c:	mov	x0, x1
  423330:	lsl	x0, x0, #1
  423334:	add	x0, x0, x1
  423338:	lsl	x0, x0, #2
  42333c:	add	x0, x0, x1
  423340:	lsl	x0, x0, #3
  423344:	add	x0, x2, x0
  423348:	ldr	w0, [x0, #8]
  42334c:	str	w0, [sp, #212]
  423350:	ldr	w0, [sp, #220]
  423354:	cmp	w0, #0x1
  423358:	b.ls	423368 <ferror@plt+0x1fad8>  // b.plast
  42335c:	ldr	w0, [sp, #220]
  423360:	cmp	w0, #0x8
  423364:	b.ls	423384 <ferror@plt+0x1faf4>  // b.plast
  423368:	adrp	x0, 45a000 <warn@@Base+0xc330>
  42336c:	add	x0, x0, #0xa8
  423370:	bl	403840 <gettext@plt>
  423374:	ldr	w2, [sp, #44]
  423378:	ldr	w1, [sp, #220]
  42337c:	bl	44dcd0 <warn@@Base>
  423380:	b	423b98 <ferror@plt+0x20308>
  423384:	ldr	x0, [sp, #48]
  423388:	ldr	x0, [x0]
  42338c:	ldr	x1, [sp, #296]
  423390:	sub	x0, x1, x0
  423394:	mov	x1, x0
  423398:	ldr	x0, [sp, #32]
  42339c:	add	x0, x0, x1
  4233a0:	str	x0, [sp, #200]
  4233a4:	ldr	x0, [sp, #296]
  4233a8:	add	x0, x0, #0x1
  4233ac:	ldr	x1, [sp, #232]
  4233b0:	cmp	x1, x0
  4233b4:	b.cs	4233d0 <ferror@plt+0x1fb40>  // b.hs, b.nlast
  4233b8:	adrp	x0, 45a000 <warn@@Base+0xc330>
  4233bc:	add	x0, x0, #0xe0
  4233c0:	bl	403840 <gettext@plt>
  4233c4:	ldr	x1, [sp, #32]
  4233c8:	bl	44dcd0 <warn@@Base>
  4233cc:	b	423b50 <ferror@plt+0x202c0>
  4233d0:	ldr	x1, [sp, #200]
  4233d4:	adrp	x0, 45a000 <warn@@Base+0xc330>
  4233d8:	add	x0, x0, #0x40
  4233dc:	bl	403780 <printf@plt>
  4233e0:	mov	w0, #0x1                   	// #1
  4233e4:	str	w0, [sp, #248]
  4233e8:	ldr	w0, [sp, #248]
  4233ec:	cmp	w0, #0x4
  4233f0:	b.ls	423424 <ferror@plt+0x1fb94>  // b.plast
  4233f4:	ldr	w0, [sp, #248]
  4233f8:	mov	x2, x0
  4233fc:	adrp	x0, 455000 <warn@@Base+0x7330>
  423400:	add	x1, x0, #0xec0
  423404:	adrp	x0, 455000 <warn@@Base+0x7330>
  423408:	add	x0, x0, #0xf10
  42340c:	bl	402f90 <ngettext@plt>
  423410:	mov	w2, #0x4                   	// #4
  423414:	ldr	w1, [sp, #248]
  423418:	bl	44dbd0 <error@@Base>
  42341c:	mov	w0, #0x4                   	// #4
  423420:	str	w0, [sp, #248]
  423424:	ldr	w0, [sp, #248]
  423428:	ldr	x1, [sp, #296]
  42342c:	add	x0, x1, x0
  423430:	ldr	x1, [sp, #232]
  423434:	cmp	x1, x0
  423438:	b.hi	423464 <ferror@plt+0x1fbd4>  // b.pmore
  42343c:	ldr	x1, [sp, #296]
  423440:	ldr	x0, [sp, #232]
  423444:	cmp	x1, x0
  423448:	b.cs	423460 <ferror@plt+0x1fbd0>  // b.hs, b.nlast
  42344c:	ldr	x1, [sp, #232]
  423450:	ldr	x0, [sp, #296]
  423454:	sub	x0, x1, x0
  423458:	str	w0, [sp, #248]
  42345c:	b	423464 <ferror@plt+0x1fbd4>
  423460:	str	wzr, [sp, #248]
  423464:	ldr	w0, [sp, #248]
  423468:	cmp	w0, #0x0
  42346c:	b.eq	42347c <ferror@plt+0x1fbec>  // b.none
  423470:	ldr	w0, [sp, #248]
  423474:	cmp	w0, #0x8
  423478:	b.ls	423484 <ferror@plt+0x1fbf4>  // b.plast
  42347c:	str	wzr, [sp, #252]
  423480:	b	4234a4 <ferror@plt+0x1fc14>
  423484:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  423488:	add	x0, x0, #0x2f8
  42348c:	ldr	x2, [x0]
  423490:	ldr	w0, [sp, #248]
  423494:	mov	w1, w0
  423498:	ldr	x0, [sp, #296]
  42349c:	blr	x2
  4234a0:	str	w0, [sp, #252]
  4234a4:	ldr	x0, [sp, #296]
  4234a8:	add	x0, x0, #0x1
  4234ac:	str	x0, [sp, #296]
  4234b0:	ldr	x0, [sp, #288]
  4234b4:	cmp	x0, #0x0
  4234b8:	b.eq	4235f8 <ferror@plt+0x1fd68>  // b.none
  4234bc:	ldr	w0, [sp, #252]
  4234c0:	cmp	w0, #0x4
  4234c4:	b.ne	4235f8 <ferror@plt+0x1fd68>  // b.any
  4234c8:	ldr	x0, [sp, #48]
  4234cc:	ldr	x0, [x0]
  4234d0:	ldr	x1, [sp, #288]
  4234d4:	sub	x0, x1, x0
  4234d8:	mov	x1, x0
  4234dc:	ldr	x0, [sp, #32]
  4234e0:	add	x0, x0, x1
  4234e4:	str	x0, [sp, #200]
  4234e8:	add	x1, sp, #0x7c
  4234ec:	add	x0, sp, #0x80
  4234f0:	mov	x4, x1
  4234f4:	mov	x3, x0
  4234f8:	mov	w2, #0x0                   	// #0
  4234fc:	ldr	x1, [sp, #232]
  423500:	ldr	x0, [sp, #288]
  423504:	bl	40f70c <ferror@plt+0xbe7c>
  423508:	str	x0, [sp, #192]
  42350c:	ldr	w0, [sp, #128]
  423510:	mov	w0, w0
  423514:	ldr	x1, [sp, #288]
  423518:	add	x0, x1, x0
  42351c:	str	x0, [sp, #288]
  423520:	ldr	x0, [sp, #192]
  423524:	str	x0, [sp, #272]
  423528:	ldr	x1, [sp, #272]
  42352c:	ldr	x0, [sp, #192]
  423530:	cmp	x1, x0
  423534:	b.eq	423544 <ferror@plt+0x1fcb4>  // b.none
  423538:	ldr	w0, [sp, #124]
  42353c:	orr	w0, w0, #0x2
  423540:	str	w0, [sp, #124]
  423544:	ldr	w0, [sp, #124]
  423548:	bl	40f21c <ferror@plt+0xb98c>
  42354c:	mov	w2, #0x1                   	// #1
  423550:	ldr	w1, [sp, #220]
  423554:	ldr	x0, [sp, #272]
  423558:	bl	40f5d4 <ferror@plt+0xbd44>
  42355c:	add	x1, sp, #0x74
  423560:	add	x0, sp, #0x78
  423564:	mov	x4, x1
  423568:	mov	x3, x0
  42356c:	mov	w2, #0x0                   	// #0
  423570:	ldr	x1, [sp, #232]
  423574:	ldr	x0, [sp, #288]
  423578:	bl	40f70c <ferror@plt+0xbe7c>
  42357c:	str	x0, [sp, #184]
  423580:	ldr	w0, [sp, #120]
  423584:	mov	w0, w0
  423588:	ldr	x1, [sp, #288]
  42358c:	add	x0, x1, x0
  423590:	str	x0, [sp, #288]
  423594:	ldr	x0, [sp, #184]
  423598:	str	x0, [sp, #256]
  42359c:	ldr	x1, [sp, #256]
  4235a0:	ldr	x0, [sp, #184]
  4235a4:	cmp	x1, x0
  4235a8:	b.eq	4235b8 <ferror@plt+0x1fd28>  // b.none
  4235ac:	ldr	w0, [sp, #116]
  4235b0:	orr	w0, w0, #0x2
  4235b4:	str	w0, [sp, #116]
  4235b8:	ldr	w0, [sp, #116]
  4235bc:	bl	40f21c <ferror@plt+0xb98c>
  4235c0:	mov	w2, #0x1                   	// #1
  4235c4:	ldr	w1, [sp, #220]
  4235c8:	ldr	x0, [sp, #256]
  4235cc:	bl	40f5d4 <ferror@plt+0xbd44>
  4235d0:	adrp	x0, 45a000 <warn@@Base+0xc330>
  4235d4:	add	x0, x0, #0x140
  4235d8:	bl	403840 <gettext@plt>
  4235dc:	mov	x4, x0
  4235e0:	adrp	x0, 455000 <warn@@Base+0x7330>
  4235e4:	add	x3, x0, #0xe08
  4235e8:	mov	w2, #0x8                   	// #8
  4235ec:	ldr	x1, [sp, #200]
  4235f0:	mov	x0, x4
  4235f4:	bl	403780 <printf@plt>
  4235f8:	ldr	w0, [sp, #252]
  4235fc:	cmp	w0, #0x9
  423600:	b.eq	423818 <ferror@plt+0x1ff88>  // b.none
  423604:	ldr	w0, [sp, #252]
  423608:	cmp	w0, #0x9
  42360c:	b.hi	423930 <ferror@plt+0x200a0>  // b.pmore
  423610:	ldr	w0, [sp, #252]
  423614:	cmp	w0, #0x6
  423618:	b.eq	423724 <ferror@plt+0x1fe94>  // b.none
  42361c:	ldr	w0, [sp, #252]
  423620:	cmp	w0, #0x6
  423624:	b.hi	423930 <ferror@plt+0x200a0>  // b.pmore
  423628:	ldr	w0, [sp, #252]
  42362c:	cmp	w0, #0x0
  423630:	b.eq	423644 <ferror@plt+0x1fdb4>  // b.none
  423634:	ldr	w0, [sp, #252]
  423638:	cmp	w0, #0x4
  42363c:	b.eq	423658 <ferror@plt+0x1fdc8>  // b.none
  423640:	b	423930 <ferror@plt+0x200a0>
  423644:	adrp	x0, 45a000 <warn@@Base+0xc330>
  423648:	add	x0, x0, #0x120
  42364c:	bl	403840 <gettext@plt>
  423650:	bl	403780 <printf@plt>
  423654:	b	423948 <ferror@plt+0x200b8>
  423658:	add	x1, sp, #0x6c
  42365c:	add	x0, sp, #0x70
  423660:	mov	x4, x1
  423664:	mov	x3, x0
  423668:	mov	w2, #0x0                   	// #0
  42366c:	ldr	x1, [sp, #232]
  423670:	ldr	x0, [sp, #296]
  423674:	bl	40f70c <ferror@plt+0xbe7c>
  423678:	str	x0, [sp, #160]
  42367c:	ldr	w0, [sp, #112]
  423680:	mov	w0, w0
  423684:	ldr	x1, [sp, #296]
  423688:	add	x0, x1, x0
  42368c:	str	x0, [sp, #296]
  423690:	ldr	x0, [sp, #160]
  423694:	str	x0, [sp, #280]
  423698:	ldr	x1, [sp, #280]
  42369c:	ldr	x0, [sp, #160]
  4236a0:	cmp	x1, x0
  4236a4:	b.eq	4236b4 <ferror@plt+0x1fe24>  // b.none
  4236a8:	ldr	w0, [sp, #108]
  4236ac:	orr	w0, w0, #0x2
  4236b0:	str	w0, [sp, #108]
  4236b4:	ldr	w0, [sp, #108]
  4236b8:	bl	40f21c <ferror@plt+0xb98c>
  4236bc:	add	x1, sp, #0x64
  4236c0:	add	x0, sp, #0x68
  4236c4:	mov	x4, x1
  4236c8:	mov	x3, x0
  4236cc:	mov	w2, #0x0                   	// #0
  4236d0:	ldr	x1, [sp, #232]
  4236d4:	ldr	x0, [sp, #296]
  4236d8:	bl	40f70c <ferror@plt+0xbe7c>
  4236dc:	str	x0, [sp, #152]
  4236e0:	ldr	w0, [sp, #104]
  4236e4:	mov	w0, w0
  4236e8:	ldr	x1, [sp, #296]
  4236ec:	add	x0, x1, x0
  4236f0:	str	x0, [sp, #296]
  4236f4:	ldr	x0, [sp, #152]
  4236f8:	str	x0, [sp, #264]
  4236fc:	ldr	x1, [sp, #264]
  423700:	ldr	x0, [sp, #152]
  423704:	cmp	x1, x0
  423708:	b.eq	423718 <ferror@plt+0x1fe88>  // b.none
  42370c:	ldr	w0, [sp, #100]
  423710:	orr	w0, w0, #0x2
  423714:	str	w0, [sp, #100]
  423718:	ldr	w0, [sp, #100]
  42371c:	bl	40f21c <ferror@plt+0xb98c>
  423720:	b	423948 <ferror@plt+0x200b8>
  423724:	ldr	w0, [sp, #220]
  423728:	str	w0, [sp, #244]
  42372c:	ldr	w0, [sp, #244]
  423730:	cmp	w0, #0x8
  423734:	b.ls	423768 <ferror@plt+0x1fed8>  // b.plast
  423738:	ldr	w0, [sp, #244]
  42373c:	mov	x2, x0
  423740:	adrp	x0, 455000 <warn@@Base+0x7330>
  423744:	add	x1, x0, #0xec0
  423748:	adrp	x0, 455000 <warn@@Base+0x7330>
  42374c:	add	x0, x0, #0xf10
  423750:	bl	402f90 <ngettext@plt>
  423754:	mov	w2, #0x8                   	// #8
  423758:	ldr	w1, [sp, #244]
  42375c:	bl	44dbd0 <error@@Base>
  423760:	mov	w0, #0x8                   	// #8
  423764:	str	w0, [sp, #244]
  423768:	ldr	w0, [sp, #244]
  42376c:	ldr	x1, [sp, #296]
  423770:	add	x0, x1, x0
  423774:	ldr	x1, [sp, #232]
  423778:	cmp	x1, x0
  42377c:	b.hi	4237a8 <ferror@plt+0x1ff18>  // b.pmore
  423780:	ldr	x1, [sp, #296]
  423784:	ldr	x0, [sp, #232]
  423788:	cmp	x1, x0
  42378c:	b.cs	4237a4 <ferror@plt+0x1ff14>  // b.hs, b.nlast
  423790:	ldr	x1, [sp, #232]
  423794:	ldr	x0, [sp, #296]
  423798:	sub	x0, x1, x0
  42379c:	str	w0, [sp, #244]
  4237a0:	b	4237a8 <ferror@plt+0x1ff18>
  4237a4:	str	wzr, [sp, #244]
  4237a8:	ldr	w0, [sp, #244]
  4237ac:	cmp	w0, #0x0
  4237b0:	b.eq	4237c0 <ferror@plt+0x1ff30>  // b.none
  4237b4:	ldr	w0, [sp, #244]
  4237b8:	cmp	w0, #0x8
  4237bc:	b.ls	4237c8 <ferror@plt+0x1ff38>  // b.plast
  4237c0:	str	xzr, [sp, #24]
  4237c4:	b	4237e8 <ferror@plt+0x1ff58>
  4237c8:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4237cc:	add	x0, x0, #0x2f8
  4237d0:	ldr	x2, [x0]
  4237d4:	ldr	w0, [sp, #244]
  4237d8:	mov	w1, w0
  4237dc:	ldr	x0, [sp, #296]
  4237e0:	blr	x2
  4237e4:	str	x0, [sp, #24]
  4237e8:	ldr	w0, [sp, #220]
  4237ec:	ldr	x1, [sp, #296]
  4237f0:	add	x0, x1, x0
  4237f4:	str	x0, [sp, #296]
  4237f8:	ldr	w1, [sp, #220]
  4237fc:	ldr	x0, [sp, #24]
  423800:	bl	40f598 <ferror@plt+0xbd08>
  423804:	adrp	x0, 45a000 <warn@@Base+0xc330>
  423808:	add	x0, x0, #0x130
  42380c:	bl	403840 <gettext@plt>
  423810:	bl	403780 <printf@plt>
  423814:	b	423948 <ferror@plt+0x200b8>
  423818:	ldr	x0, [sp, #288]
  42381c:	cmp	x0, #0x0
  423820:	b.eq	423834 <ferror@plt+0x1ffa4>  // b.none
  423824:	adrp	x0, 45a000 <warn@@Base+0xc330>
  423828:	add	x0, x0, #0x1c0
  42382c:	bl	403840 <gettext@plt>
  423830:	bl	403780 <printf@plt>
  423834:	add	x1, sp, #0x5c
  423838:	add	x0, sp, #0x60
  42383c:	mov	x4, x1
  423840:	mov	x3, x0
  423844:	mov	w2, #0x0                   	// #0
  423848:	ldr	x1, [sp, #232]
  42384c:	ldr	x0, [sp, #296]
  423850:	bl	40f70c <ferror@plt+0xbe7c>
  423854:	str	x0, [sp, #176]
  423858:	ldr	w0, [sp, #96]
  42385c:	mov	w0, w0
  423860:	ldr	x1, [sp, #296]
  423864:	add	x0, x1, x0
  423868:	str	x0, [sp, #296]
  42386c:	ldr	x0, [sp, #176]
  423870:	str	x0, [sp, #272]
  423874:	ldr	x1, [sp, #272]
  423878:	ldr	x0, [sp, #176]
  42387c:	cmp	x1, x0
  423880:	b.eq	423890 <ferror@plt+0x20000>  // b.none
  423884:	ldr	w0, [sp, #92]
  423888:	orr	w0, w0, #0x2
  42388c:	str	w0, [sp, #92]
  423890:	ldr	w0, [sp, #92]
  423894:	bl	40f21c <ferror@plt+0xb98c>
  423898:	mov	w2, #0x1                   	// #1
  42389c:	ldr	w1, [sp, #220]
  4238a0:	ldr	x0, [sp, #272]
  4238a4:	bl	40f5d4 <ferror@plt+0xbd44>
  4238a8:	add	x1, sp, #0x54
  4238ac:	add	x0, sp, #0x58
  4238b0:	mov	x4, x1
  4238b4:	mov	x3, x0
  4238b8:	mov	w2, #0x0                   	// #0
  4238bc:	ldr	x1, [sp, #232]
  4238c0:	ldr	x0, [sp, #296]
  4238c4:	bl	40f70c <ferror@plt+0xbe7c>
  4238c8:	str	x0, [sp, #168]
  4238cc:	ldr	w0, [sp, #88]
  4238d0:	mov	w0, w0
  4238d4:	ldr	x1, [sp, #296]
  4238d8:	add	x0, x1, x0
  4238dc:	str	x0, [sp, #296]
  4238e0:	ldr	x0, [sp, #168]
  4238e4:	str	x0, [sp, #256]
  4238e8:	ldr	x1, [sp, #256]
  4238ec:	ldr	x0, [sp, #168]
  4238f0:	cmp	x1, x0
  4238f4:	b.eq	423904 <ferror@plt+0x20074>  // b.none
  4238f8:	ldr	w0, [sp, #84]
  4238fc:	orr	w0, w0, #0x2
  423900:	str	w0, [sp, #84]
  423904:	ldr	w0, [sp, #84]
  423908:	bl	40f21c <ferror@plt+0xb98c>
  42390c:	mov	w2, #0x1                   	// #1
  423910:	ldr	w1, [sp, #220]
  423914:	ldr	x0, [sp, #256]
  423918:	bl	40f5d4 <ferror@plt+0xbd44>
  42391c:	adrp	x0, 45a000 <warn@@Base+0xc330>
  423920:	add	x0, x0, #0x1f8
  423924:	bl	403840 <gettext@plt>
  423928:	bl	403780 <printf@plt>
  42392c:	b	423b48 <ferror@plt+0x202b8>
  423930:	adrp	x0, 45a000 <warn@@Base+0xc330>
  423934:	add	x0, x0, #0x208
  423938:	bl	403840 <gettext@plt>
  42393c:	ldr	w1, [sp, #252]
  423940:	bl	44dbd0 <error@@Base>
  423944:	b	423b98 <ferror@plt+0x20308>
  423948:	ldr	w0, [sp, #252]
  42394c:	cmp	w0, #0x0
  423950:	b.eq	423b4c <ferror@plt+0x202bc>  // b.none
  423954:	ldr	w0, [sp, #252]
  423958:	cmp	w0, #0x4
  42395c:	b.ne	423b44 <ferror@plt+0x202b4>  // b.any
  423960:	ldr	x0, [sp, #296]
  423964:	add	x0, x0, #0x2
  423968:	ldr	x1, [sp, #232]
  42396c:	cmp	x1, x0
  423970:	b.cs	42398c <ferror@plt+0x200fc>  // b.hs, b.nlast
  423974:	adrp	x0, 45a000 <warn@@Base+0xc330>
  423978:	add	x0, x0, #0xe0
  42397c:	bl	403840 <gettext@plt>
  423980:	ldr	x1, [sp, #32]
  423984:	bl	44dcd0 <warn@@Base>
  423988:	b	423b50 <ferror@plt+0x202c0>
  42398c:	add	x1, sp, #0x4c
  423990:	add	x0, sp, #0x50
  423994:	mov	x4, x1
  423998:	mov	x3, x0
  42399c:	mov	w2, #0x0                   	// #0
  4239a0:	ldr	x1, [sp, #232]
  4239a4:	ldr	x0, [sp, #296]
  4239a8:	bl	40f70c <ferror@plt+0xbe7c>
  4239ac:	str	x0, [sp, #144]
  4239b0:	ldr	w0, [sp, #80]
  4239b4:	mov	w0, w0
  4239b8:	ldr	x1, [sp, #296]
  4239bc:	add	x0, x1, x0
  4239c0:	str	x0, [sp, #296]
  4239c4:	ldr	x0, [sp, #144]
  4239c8:	str	x0, [sp, #136]
  4239cc:	ldr	x1, [sp, #136]
  4239d0:	ldr	x0, [sp, #144]
  4239d4:	cmp	x1, x0
  4239d8:	b.eq	4239e8 <ferror@plt+0x20158>  // b.none
  4239dc:	ldr	w0, [sp, #76]
  4239e0:	orr	w0, w0, #0x2
  4239e4:	str	w0, [sp, #76]
  4239e8:	ldr	w0, [sp, #76]
  4239ec:	bl	40f21c <ferror@plt+0xb98c>
  4239f0:	ldr	x1, [sp, #280]
  4239f4:	ldr	x0, [sp, #24]
  4239f8:	add	x0, x1, x0
  4239fc:	ldr	w1, [sp, #220]
  423a00:	bl	40f598 <ferror@plt+0xbd08>
  423a04:	ldr	x1, [sp, #264]
  423a08:	ldr	x0, [sp, #24]
  423a0c:	add	x0, x1, x0
  423a10:	ldr	w1, [sp, #220]
  423a14:	bl	40f598 <ferror@plt+0xbd08>
  423a18:	mov	w0, #0x28                  	// #40
  423a1c:	bl	4037e0 <putchar@plt>
  423a20:	ldr	x6, [sp, #56]
  423a24:	ldr	x5, [sp, #224]
  423a28:	ldr	x4, [sp, #136]
  423a2c:	ldr	w3, [sp, #212]
  423a30:	ldr	w2, [sp, #216]
  423a34:	ldr	w1, [sp, #220]
  423a38:	ldr	x0, [sp, #296]
  423a3c:	bl	41113c <ferror@plt+0xd8ac>
  423a40:	str	w0, [sp, #132]
  423a44:	mov	w0, #0x29                  	// #41
  423a48:	bl	4037e0 <putchar@plt>
  423a4c:	ldr	w0, [sp, #132]
  423a50:	cmp	w0, #0x0
  423a54:	b.eq	423a74 <ferror@plt+0x201e4>  // b.none
  423a58:	ldr	w0, [sp, #40]
  423a5c:	cmp	w0, #0x0
  423a60:	b.ne	423a74 <ferror@plt+0x201e4>  // b.any
  423a64:	adrp	x0, 457000 <warn@@Base+0x9330>
  423a68:	add	x0, x0, #0xfb8
  423a6c:	bl	403840 <gettext@plt>
  423a70:	bl	403780 <printf@plt>
  423a74:	ldr	x1, [sp, #280]
  423a78:	ldr	x0, [sp, #264]
  423a7c:	cmp	x1, x0
  423a80:	b.ne	423ac0 <ferror@plt+0x20230>  // b.any
  423a84:	ldr	x1, [sp, #272]
  423a88:	ldr	x0, [sp, #256]
  423a8c:	cmp	x1, x0
  423a90:	b.ne	423ac0 <ferror@plt+0x20230>  // b.any
  423a94:	adrp	x0, 45a000 <warn@@Base+0xc330>
  423a98:	add	x0, x0, #0x160
  423a9c:	bl	403840 <gettext@plt>
  423aa0:	mov	x2, x0
  423aa4:	adrp	x0, 480000 <_sch_istable+0x1478>
  423aa8:	add	x0, x0, #0xf20
  423aac:	ldr	x0, [x0]
  423ab0:	mov	x1, x0
  423ab4:	mov	x0, x2
  423ab8:	bl	402fe0 <fputs@plt>
  423abc:	b	423b18 <ferror@plt+0x20288>
  423ac0:	ldr	x1, [sp, #280]
  423ac4:	ldr	x0, [sp, #264]
  423ac8:	cmp	x1, x0
  423acc:	b.hi	423af0 <ferror@plt+0x20260>  // b.pmore
  423ad0:	ldr	x1, [sp, #280]
  423ad4:	ldr	x0, [sp, #264]
  423ad8:	cmp	x1, x0
  423adc:	b.ne	423b18 <ferror@plt+0x20288>  // b.any
  423ae0:	ldr	x1, [sp, #272]
  423ae4:	ldr	x0, [sp, #256]
  423ae8:	cmp	x1, x0
  423aec:	b.ls	423b18 <ferror@plt+0x20288>  // b.plast
  423af0:	adrp	x0, 45a000 <warn@@Base+0xc330>
  423af4:	add	x0, x0, #0x170
  423af8:	bl	403840 <gettext@plt>
  423afc:	mov	x2, x0
  423b00:	adrp	x0, 480000 <_sch_istable+0x1478>
  423b04:	add	x0, x0, #0xf20
  423b08:	ldr	x0, [x0]
  423b0c:	mov	x1, x0
  423b10:	mov	x0, x2
  423b14:	bl	402fe0 <fputs@plt>
  423b18:	mov	w0, #0xa                   	// #10
  423b1c:	bl	4037e0 <putchar@plt>
  423b20:	ldr	x1, [sp, #296]
  423b24:	ldr	x0, [sp, #136]
  423b28:	add	x0, x1, x0
  423b2c:	str	x0, [sp, #296]
  423b30:	mov	x0, #0xffffffffffffffff    	// #-1
  423b34:	str	x0, [sp, #256]
  423b38:	ldr	x0, [sp, #256]
  423b3c:	str	x0, [sp, #272]
  423b40:	b	423384 <ferror@plt+0x1faf4>
  423b44:	nop
  423b48:	b	423384 <ferror@plt+0x1faf4>
  423b4c:	nop
  423b50:	mov	x0, #0xffffffffffffffff    	// #-1
  423b54:	ldr	x1, [sp, #272]
  423b58:	cmp	x1, x0
  423b5c:	b.ne	423b70 <ferror@plt+0x202e0>  // b.any
  423b60:	mov	x0, #0xffffffffffffffff    	// #-1
  423b64:	ldr	x1, [sp, #256]
  423b68:	cmp	x1, x0
  423b6c:	b.eq	423b80 <ferror@plt+0x202f0>  // b.none
  423b70:	adrp	x0, 45a000 <warn@@Base+0xc330>
  423b74:	add	x0, x0, #0x230
  423b78:	bl	403840 <gettext@plt>
  423b7c:	bl	403780 <printf@plt>
  423b80:	ldr	x0, [sp, #48]
  423b84:	ldr	x1, [sp, #296]
  423b88:	str	x1, [x0]
  423b8c:	ldr	x0, [sp, #16]
  423b90:	ldr	x1, [sp, #288]
  423b94:	str	x1, [x0]
  423b98:	ldp	x29, x30, [sp], #304
  423b9c:	ret
  423ba0:	stp	x29, x30, [sp, #-32]!
  423ba4:	mov	x29, sp
  423ba8:	str	w0, [sp, #28]
  423bac:	str	w1, [sp, #24]
  423bb0:	ldr	w3, [sp, #28]
  423bb4:	adrp	x0, 45a000 <warn@@Base+0xc330>
  423bb8:	add	x2, x0, #0x258
  423bbc:	mov	x1, #0xf                   	// #15
  423bc0:	adrp	x0, 482000 <_bfd_std_section+0x10d8>
  423bc4:	add	x0, x0, #0x0
  423bc8:	bl	403150 <snprintf@plt>
  423bcc:	adrp	x0, 482000 <_bfd_std_section+0x10d8>
  423bd0:	add	x2, x0, #0x0
  423bd4:	ldr	w1, [sp, #24]
  423bd8:	adrp	x0, 45a000 <warn@@Base+0xc330>
  423bdc:	add	x0, x0, #0x260
  423be0:	bl	403780 <printf@plt>
  423be4:	nop
  423be8:	ldp	x29, x30, [sp], #32
  423bec:	ret
  423bf0:	stp	x29, x30, [sp, #-272]!
  423bf4:	mov	x29, sp
  423bf8:	str	x0, [sp, #56]
  423bfc:	str	x1, [sp, #48]
  423c00:	str	w2, [sp, #44]
  423c04:	str	x3, [sp, #32]
  423c08:	str	x4, [sp, #24]
  423c0c:	str	w5, [sp, #40]
  423c10:	ldr	x0, [sp, #48]
  423c14:	ldr	x0, [x0]
  423c18:	str	x0, [sp, #264]
  423c1c:	ldr	x0, [sp, #24]
  423c20:	ldr	x0, [x0]
  423c24:	str	x0, [sp, #256]
  423c28:	ldr	x0, [sp, #56]
  423c2c:	ldr	x1, [x0, #32]
  423c30:	ldr	x0, [sp, #56]
  423c34:	ldr	x0, [x0, #48]
  423c38:	add	x0, x1, x0
  423c3c:	str	x0, [sp, #216]
  423c40:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  423c44:	add	x0, x0, #0x55c
  423c48:	ldr	w0, [x0]
  423c4c:	ldr	w1, [sp, #44]
  423c50:	cmp	w1, w0
  423c54:	b.cc	423c70 <ferror@plt+0x203e0>  // b.lo, b.ul, b.last
  423c58:	adrp	x0, 45a000 <warn@@Base+0xc330>
  423c5c:	add	x0, x0, #0x268
  423c60:	bl	403840 <gettext@plt>
  423c64:	ldr	w1, [sp, #44]
  423c68:	bl	44dcd0 <warn@@Base>
  423c6c:	b	42471c <ferror@plt+0x20e8c>
  423c70:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  423c74:	add	x0, x0, #0x568
  423c78:	ldr	x2, [x0]
  423c7c:	ldr	w1, [sp, #44]
  423c80:	mov	x0, x1
  423c84:	lsl	x0, x0, #1
  423c88:	add	x0, x0, x1
  423c8c:	lsl	x0, x0, #2
  423c90:	add	x0, x0, x1
  423c94:	lsl	x0, x0, #3
  423c98:	add	x0, x2, x0
  423c9c:	ldr	x0, [x0, #16]
  423ca0:	str	x0, [sp, #208]
  423ca4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  423ca8:	add	x0, x0, #0x568
  423cac:	ldr	x2, [x0]
  423cb0:	ldr	w1, [sp, #44]
  423cb4:	mov	x0, x1
  423cb8:	lsl	x0, x0, #1
  423cbc:	add	x0, x0, x1
  423cc0:	lsl	x0, x0, #2
  423cc4:	add	x0, x0, x1
  423cc8:	lsl	x0, x0, #3
  423ccc:	add	x0, x2, x0
  423cd0:	ldr	w0, [x0]
  423cd4:	str	w0, [sp, #204]
  423cd8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  423cdc:	add	x0, x0, #0x568
  423ce0:	ldr	x2, [x0]
  423ce4:	ldr	w1, [sp, #44]
  423ce8:	mov	x0, x1
  423cec:	lsl	x0, x0, #1
  423cf0:	add	x0, x0, x1
  423cf4:	lsl	x0, x0, #2
  423cf8:	add	x0, x0, x1
  423cfc:	lsl	x0, x0, #3
  423d00:	add	x0, x2, x0
  423d04:	ldr	w0, [x0, #4]
  423d08:	str	w0, [sp, #200]
  423d0c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  423d10:	add	x0, x0, #0x568
  423d14:	ldr	x2, [x0]
  423d18:	ldr	w1, [sp, #44]
  423d1c:	mov	x0, x1
  423d20:	lsl	x0, x0, #1
  423d24:	add	x0, x0, x1
  423d28:	lsl	x0, x0, #2
  423d2c:	add	x0, x0, x1
  423d30:	lsl	x0, x0, #3
  423d34:	add	x0, x2, x0
  423d38:	ldr	w0, [x0, #8]
  423d3c:	str	w0, [sp, #196]
  423d40:	ldr	w0, [sp, #204]
  423d44:	cmp	w0, #0x1
  423d48:	b.ls	423d58 <ferror@plt+0x204c8>  // b.plast
  423d4c:	ldr	w0, [sp, #204]
  423d50:	cmp	w0, #0x8
  423d54:	b.ls	423d74 <ferror@plt+0x204e4>  // b.plast
  423d58:	adrp	x0, 45a000 <warn@@Base+0xc330>
  423d5c:	add	x0, x0, #0xa8
  423d60:	bl	403840 <gettext@plt>
  423d64:	ldr	w2, [sp, #44]
  423d68:	ldr	w1, [sp, #204]
  423d6c:	bl	44dcd0 <warn@@Base>
  423d70:	b	42471c <ferror@plt+0x20e8c>
  423d74:	ldr	x0, [sp, #48]
  423d78:	ldr	x0, [x0]
  423d7c:	ldr	x1, [sp, #264]
  423d80:	sub	x0, x1, x0
  423d84:	mov	x1, x0
  423d88:	ldr	x0, [sp, #32]
  423d8c:	add	x0, x1, x0
  423d90:	mov	x1, x0
  423d94:	adrp	x0, 45a000 <warn@@Base+0xc330>
  423d98:	add	x0, x0, #0x40
  423d9c:	bl	403780 <printf@plt>
  423da0:	ldr	x1, [sp, #264]
  423da4:	ldr	x0, [sp, #216]
  423da8:	cmp	x1, x0
  423dac:	b.cc	423dc8 <ferror@plt+0x20538>  // b.lo, b.ul, b.last
  423db0:	adrp	x0, 45a000 <warn@@Base+0xc330>
  423db4:	add	x0, x0, #0xe0
  423db8:	bl	403840 <gettext@plt>
  423dbc:	ldr	x1, [sp, #32]
  423dc0:	bl	44dcd0 <warn@@Base>
  423dc4:	b	424704 <ferror@plt+0x20e74>
  423dc8:	mov	w0, #0x1                   	// #1
  423dcc:	str	w0, [sp, #240]
  423dd0:	ldr	w0, [sp, #240]
  423dd4:	cmp	w0, #0x4
  423dd8:	b.ls	423e0c <ferror@plt+0x2057c>  // b.plast
  423ddc:	ldr	w0, [sp, #240]
  423de0:	mov	x2, x0
  423de4:	adrp	x0, 455000 <warn@@Base+0x7330>
  423de8:	add	x1, x0, #0xec0
  423dec:	adrp	x0, 455000 <warn@@Base+0x7330>
  423df0:	add	x0, x0, #0xf10
  423df4:	bl	402f90 <ngettext@plt>
  423df8:	mov	w2, #0x4                   	// #4
  423dfc:	ldr	w1, [sp, #240]
  423e00:	bl	44dbd0 <error@@Base>
  423e04:	mov	w0, #0x4                   	// #4
  423e08:	str	w0, [sp, #240]
  423e0c:	ldr	w0, [sp, #240]
  423e10:	ldr	x1, [sp, #264]
  423e14:	add	x0, x1, x0
  423e18:	ldr	x1, [sp, #216]
  423e1c:	cmp	x1, x0
  423e20:	b.hi	423e4c <ferror@plt+0x205bc>  // b.pmore
  423e24:	ldr	x1, [sp, #264]
  423e28:	ldr	x0, [sp, #216]
  423e2c:	cmp	x1, x0
  423e30:	b.cs	423e48 <ferror@plt+0x205b8>  // b.hs, b.nlast
  423e34:	ldr	x1, [sp, #216]
  423e38:	ldr	x0, [sp, #264]
  423e3c:	sub	x0, x1, x0
  423e40:	str	w0, [sp, #240]
  423e44:	b	423e4c <ferror@plt+0x205bc>
  423e48:	str	wzr, [sp, #240]
  423e4c:	ldr	w0, [sp, #240]
  423e50:	cmp	w0, #0x0
  423e54:	b.eq	423e64 <ferror@plt+0x205d4>  // b.none
  423e58:	ldr	w0, [sp, #240]
  423e5c:	cmp	w0, #0x8
  423e60:	b.ls	423e6c <ferror@plt+0x205dc>  // b.plast
  423e64:	str	wzr, [sp, #252]
  423e68:	b	423e8c <ferror@plt+0x205fc>
  423e6c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  423e70:	add	x0, x0, #0x2f8
  423e74:	ldr	x2, [x0]
  423e78:	ldr	w0, [sp, #240]
  423e7c:	mov	w1, w0
  423e80:	ldr	x0, [sp, #264]
  423e84:	blr	x2
  423e88:	str	w0, [sp, #252]
  423e8c:	ldr	x0, [sp, #264]
  423e90:	add	x0, x0, #0x1
  423e94:	str	x0, [sp, #264]
  423e98:	ldr	x0, [sp, #256]
  423e9c:	cmp	x0, #0x0
  423ea0:	b.eq	423fec <ferror@plt+0x2075c>  // b.none
  423ea4:	ldr	w0, [sp, #252]
  423ea8:	sub	w0, w0, #0x2
  423eac:	cmp	w0, #0x2
  423eb0:	b.hi	423fe8 <ferror@plt+0x20758>  // b.pmore
  423eb4:	ldr	x0, [sp, #48]
  423eb8:	ldr	x0, [x0]
  423ebc:	ldr	x1, [sp, #256]
  423ec0:	sub	x0, x1, x0
  423ec4:	mov	x1, x0
  423ec8:	ldr	x0, [sp, #32]
  423ecc:	add	x0, x0, x1
  423ed0:	str	x0, [sp, #184]
  423ed4:	add	x1, sp, #0x70
  423ed8:	add	x0, sp, #0x74
  423edc:	mov	x4, x1
  423ee0:	mov	x3, x0
  423ee4:	mov	w2, #0x0                   	// #0
  423ee8:	ldr	x1, [sp, #216]
  423eec:	ldr	x0, [sp, #256]
  423ef0:	bl	40f70c <ferror@plt+0xbe7c>
  423ef4:	str	x0, [sp, #176]
  423ef8:	ldr	w0, [sp, #116]
  423efc:	mov	w0, w0
  423f00:	ldr	x1, [sp, #256]
  423f04:	add	x0, x1, x0
  423f08:	str	x0, [sp, #256]
  423f0c:	ldr	x0, [sp, #176]
  423f10:	str	x0, [sp, #168]
  423f14:	ldr	x1, [sp, #168]
  423f18:	ldr	x0, [sp, #176]
  423f1c:	cmp	x1, x0
  423f20:	b.eq	423f30 <ferror@plt+0x206a0>  // b.none
  423f24:	ldr	w0, [sp, #112]
  423f28:	orr	w0, w0, #0x2
  423f2c:	str	w0, [sp, #112]
  423f30:	ldr	w0, [sp, #112]
  423f34:	bl	40f21c <ferror@plt+0xb98c>
  423f38:	mov	w2, #0x1                   	// #1
  423f3c:	mov	w1, #0x8                   	// #8
  423f40:	ldr	x0, [sp, #168]
  423f44:	bl	40f5d4 <ferror@plt+0xbd44>
  423f48:	add	x1, sp, #0x68
  423f4c:	add	x0, sp, #0x6c
  423f50:	mov	x4, x1
  423f54:	mov	x3, x0
  423f58:	mov	w2, #0x0                   	// #0
  423f5c:	ldr	x1, [sp, #216]
  423f60:	ldr	x0, [sp, #256]
  423f64:	bl	40f70c <ferror@plt+0xbe7c>
  423f68:	str	x0, [sp, #160]
  423f6c:	ldr	w0, [sp, #108]
  423f70:	mov	w0, w0
  423f74:	ldr	x1, [sp, #256]
  423f78:	add	x0, x1, x0
  423f7c:	str	x0, [sp, #256]
  423f80:	ldr	x0, [sp, #160]
  423f84:	str	x0, [sp, #168]
  423f88:	ldr	x1, [sp, #168]
  423f8c:	ldr	x0, [sp, #160]
  423f90:	cmp	x1, x0
  423f94:	b.eq	423fa4 <ferror@plt+0x20714>  // b.none
  423f98:	ldr	w0, [sp, #104]
  423f9c:	orr	w0, w0, #0x2
  423fa0:	str	w0, [sp, #104]
  423fa4:	ldr	w0, [sp, #104]
  423fa8:	bl	40f21c <ferror@plt+0xb98c>
  423fac:	mov	w2, #0x1                   	// #1
  423fb0:	mov	w1, #0x8                   	// #8
  423fb4:	ldr	x0, [sp, #168]
  423fb8:	bl	40f5d4 <ferror@plt+0xbd44>
  423fbc:	adrp	x0, 45a000 <warn@@Base+0xc330>
  423fc0:	add	x0, x0, #0x140
  423fc4:	bl	403840 <gettext@plt>
  423fc8:	mov	x4, x0
  423fcc:	adrp	x0, 455000 <warn@@Base+0x7330>
  423fd0:	add	x3, x0, #0xe08
  423fd4:	mov	w2, #0x8                   	// #8
  423fd8:	ldr	x1, [sp, #184]
  423fdc:	mov	x0, x4
  423fe0:	bl	403780 <printf@plt>
  423fe4:	b	423fec <ferror@plt+0x2075c>
  423fe8:	nop
  423fec:	ldr	w0, [sp, #252]
  423ff0:	cmp	w0, #0x4
  423ff4:	b.eq	424368 <ferror@plt+0x20ad8>  // b.none
  423ff8:	ldr	w0, [sp, #252]
  423ffc:	cmp	w0, #0x4
  424000:	b.gt	42452c <ferror@plt+0x20c9c>
  424004:	ldr	w0, [sp, #252]
  424008:	cmp	w0, #0x3
  42400c:	b.eq	424214 <ferror@plt+0x20984>  // b.none
  424010:	ldr	w0, [sp, #252]
  424014:	cmp	w0, #0x3
  424018:	b.gt	42452c <ferror@plt+0x20c9c>
  42401c:	ldr	w0, [sp, #252]
  424020:	cmp	w0, #0x2
  424024:	b.eq	424130 <ferror@plt+0x208a0>  // b.none
  424028:	ldr	w0, [sp, #252]
  42402c:	cmp	w0, #0x2
  424030:	b.gt	42452c <ferror@plt+0x20c9c>
  424034:	ldr	w0, [sp, #252]
  424038:	cmp	w0, #0x0
  42403c:	b.eq	424050 <ferror@plt+0x207c0>  // b.none
  424040:	ldr	w0, [sp, #252]
  424044:	cmp	w0, #0x1
  424048:	b.eq	42407c <ferror@plt+0x207ec>  // b.none
  42404c:	b	42452c <ferror@plt+0x20c9c>
  424050:	ldr	x0, [sp, #48]
  424054:	ldr	x1, [sp, #264]
  424058:	str	x1, [x0]
  42405c:	ldr	x0, [sp, #24]
  424060:	ldr	x1, [sp, #256]
  424064:	str	x1, [x0]
  424068:	adrp	x0, 45a000 <warn@@Base+0xc330>
  42406c:	add	x0, x0, #0x120
  424070:	bl	403840 <gettext@plt>
  424074:	bl	403780 <printf@plt>
  424078:	b	42471c <ferror@plt+0x20e8c>
  42407c:	add	x1, sp, #0x60
  424080:	add	x0, sp, #0x64
  424084:	mov	x4, x1
  424088:	mov	x3, x0
  42408c:	mov	w2, #0x0                   	// #0
  424090:	ldr	x1, [sp, #216]
  424094:	ldr	x0, [sp, #264]
  424098:	bl	40f70c <ferror@plt+0xbe7c>
  42409c:	str	x0, [sp, #120]
  4240a0:	ldr	w0, [sp, #100]
  4240a4:	mov	w0, w0
  4240a8:	ldr	x1, [sp, #264]
  4240ac:	add	x0, x1, x0
  4240b0:	str	x0, [sp, #264]
  4240b4:	ldr	x0, [sp, #120]
  4240b8:	str	w0, [sp, #244]
  4240bc:	ldr	w0, [sp, #244]
  4240c0:	ldr	x1, [sp, #120]
  4240c4:	cmp	x1, x0
  4240c8:	b.eq	4240d8 <ferror@plt+0x20848>  // b.none
  4240cc:	ldr	w0, [sp, #96]
  4240d0:	orr	w0, w0, #0x2
  4240d4:	str	w0, [sp, #96]
  4240d8:	ldr	w0, [sp, #96]
  4240dc:	bl	40f21c <ferror@plt+0xb98c>
  4240e0:	mov	w1, #0x8                   	// #8
  4240e4:	ldr	w0, [sp, #244]
  4240e8:	bl	423ba0 <ferror@plt+0x20310>
  4240ec:	ldr	x0, [sp, #256]
  4240f0:	cmp	x0, #0x0
  4240f4:	b.eq	424100 <ferror@plt+0x20870>  // b.none
  4240f8:	mov	w0, #0x15                  	// #21
  4240fc:	b	424104 <ferror@plt+0x20874>
  424100:	mov	w0, #0x9                   	// #9
  424104:	adrp	x1, 455000 <warn@@Base+0x7330>
  424108:	add	x2, x1, #0xe08
  42410c:	mov	w1, w0
  424110:	adrp	x0, 455000 <warn@@Base+0x7330>
  424114:	add	x0, x0, #0xe10
  424118:	bl	403780 <printf@plt>
  42411c:	adrp	x0, 45a000 <warn@@Base+0xc330>
  424120:	add	x0, x0, #0x2a0
  424124:	bl	403840 <gettext@plt>
  424128:	bl	403780 <printf@plt>
  42412c:	b	424700 <ferror@plt+0x20e70>
  424130:	add	x1, sp, #0x58
  424134:	add	x0, sp, #0x5c
  424138:	mov	x4, x1
  42413c:	mov	x3, x0
  424140:	mov	w2, #0x0                   	// #0
  424144:	ldr	x1, [sp, #216]
  424148:	ldr	x0, [sp, #264]
  42414c:	bl	40f70c <ferror@plt+0xbe7c>
  424150:	str	x0, [sp, #144]
  424154:	ldr	w0, [sp, #92]
  424158:	mov	w0, w0
  42415c:	ldr	x1, [sp, #264]
  424160:	add	x0, x1, x0
  424164:	str	x0, [sp, #264]
  424168:	ldr	x0, [sp, #144]
  42416c:	str	w0, [sp, #244]
  424170:	ldr	w0, [sp, #244]
  424174:	ldr	x1, [sp, #144]
  424178:	cmp	x1, x0
  42417c:	b.eq	42418c <ferror@plt+0x208fc>  // b.none
  424180:	ldr	w0, [sp, #88]
  424184:	orr	w0, w0, #0x2
  424188:	str	w0, [sp, #88]
  42418c:	ldr	w0, [sp, #88]
  424190:	bl	40f21c <ferror@plt+0xb98c>
  424194:	mov	w1, #0x8                   	// #8
  424198:	ldr	w0, [sp, #244]
  42419c:	bl	423ba0 <ferror@plt+0x20310>
  4241a0:	add	x1, sp, #0x50
  4241a4:	add	x0, sp, #0x54
  4241a8:	mov	x4, x1
  4241ac:	mov	x3, x0
  4241b0:	mov	w2, #0x0                   	// #0
  4241b4:	ldr	x1, [sp, #216]
  4241b8:	ldr	x0, [sp, #264]
  4241bc:	bl	40f70c <ferror@plt+0xbe7c>
  4241c0:	str	x0, [sp, #136]
  4241c4:	ldr	w0, [sp, #84]
  4241c8:	mov	w0, w0
  4241cc:	ldr	x1, [sp, #264]
  4241d0:	add	x0, x1, x0
  4241d4:	str	x0, [sp, #264]
  4241d8:	ldr	x0, [sp, #136]
  4241dc:	str	w0, [sp, #244]
  4241e0:	ldr	w0, [sp, #244]
  4241e4:	ldr	x1, [sp, #136]
  4241e8:	cmp	x1, x0
  4241ec:	b.eq	4241fc <ferror@plt+0x2096c>  // b.none
  4241f0:	ldr	w0, [sp, #80]
  4241f4:	orr	w0, w0, #0x2
  4241f8:	str	w0, [sp, #80]
  4241fc:	ldr	w0, [sp, #80]
  424200:	bl	40f21c <ferror@plt+0xb98c>
  424204:	mov	w1, #0x8                   	// #8
  424208:	ldr	w0, [sp, #244]
  42420c:	bl	423ba0 <ferror@plt+0x20310>
  424210:	b	42455c <ferror@plt+0x20ccc>
  424214:	add	x1, sp, #0x48
  424218:	add	x0, sp, #0x4c
  42421c:	mov	x4, x1
  424220:	mov	x3, x0
  424224:	mov	w2, #0x0                   	// #0
  424228:	ldr	x1, [sp, #216]
  42422c:	ldr	x0, [sp, #264]
  424230:	bl	40f70c <ferror@plt+0xbe7c>
  424234:	str	x0, [sp, #152]
  424238:	ldr	w0, [sp, #76]
  42423c:	mov	w0, w0
  424240:	ldr	x1, [sp, #264]
  424244:	add	x0, x1, x0
  424248:	str	x0, [sp, #264]
  42424c:	ldr	x0, [sp, #152]
  424250:	str	w0, [sp, #244]
  424254:	ldr	w0, [sp, #244]
  424258:	ldr	x1, [sp, #152]
  42425c:	cmp	x1, x0
  424260:	b.eq	424270 <ferror@plt+0x209e0>  // b.none
  424264:	ldr	w0, [sp, #72]
  424268:	orr	w0, w0, #0x2
  42426c:	str	w0, [sp, #72]
  424270:	ldr	w0, [sp, #72]
  424274:	bl	40f21c <ferror@plt+0xb98c>
  424278:	mov	w1, #0x8                   	// #8
  42427c:	ldr	w0, [sp, #244]
  424280:	bl	423ba0 <ferror@plt+0x20310>
  424284:	mov	w0, #0x4                   	// #4
  424288:	str	w0, [sp, #236]
  42428c:	ldr	w0, [sp, #236]
  424290:	cmp	w0, #0x4
  424294:	b.ls	4242c8 <ferror@plt+0x20a38>  // b.plast
  424298:	ldr	w0, [sp, #236]
  42429c:	mov	x2, x0
  4242a0:	adrp	x0, 455000 <warn@@Base+0x7330>
  4242a4:	add	x1, x0, #0xec0
  4242a8:	adrp	x0, 455000 <warn@@Base+0x7330>
  4242ac:	add	x0, x0, #0xf10
  4242b0:	bl	402f90 <ngettext@plt>
  4242b4:	mov	w2, #0x4                   	// #4
  4242b8:	ldr	w1, [sp, #236]
  4242bc:	bl	44dbd0 <error@@Base>
  4242c0:	mov	w0, #0x4                   	// #4
  4242c4:	str	w0, [sp, #236]
  4242c8:	ldr	w0, [sp, #236]
  4242cc:	ldr	x1, [sp, #264]
  4242d0:	add	x0, x1, x0
  4242d4:	ldr	x1, [sp, #216]
  4242d8:	cmp	x1, x0
  4242dc:	b.hi	424308 <ferror@plt+0x20a78>  // b.pmore
  4242e0:	ldr	x1, [sp, #264]
  4242e4:	ldr	x0, [sp, #216]
  4242e8:	cmp	x1, x0
  4242ec:	b.cs	424304 <ferror@plt+0x20a74>  // b.hs, b.nlast
  4242f0:	ldr	x1, [sp, #216]
  4242f4:	ldr	x0, [sp, #264]
  4242f8:	sub	x0, x1, x0
  4242fc:	str	w0, [sp, #236]
  424300:	b	424308 <ferror@plt+0x20a78>
  424304:	str	wzr, [sp, #236]
  424308:	ldr	w0, [sp, #236]
  42430c:	cmp	w0, #0x0
  424310:	b.eq	424320 <ferror@plt+0x20a90>  // b.none
  424314:	ldr	w0, [sp, #236]
  424318:	cmp	w0, #0x8
  42431c:	b.ls	424328 <ferror@plt+0x20a98>  // b.plast
  424320:	str	wzr, [sp, #244]
  424324:	b	424348 <ferror@plt+0x20ab8>
  424328:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42432c:	add	x0, x0, #0x2f8
  424330:	ldr	x2, [x0]
  424334:	ldr	w0, [sp, #236]
  424338:	mov	w1, w0
  42433c:	ldr	x0, [sp, #264]
  424340:	blr	x2
  424344:	str	w0, [sp, #244]
  424348:	ldr	x0, [sp, #264]
  42434c:	add	x0, x0, #0x4
  424350:	str	x0, [sp, #264]
  424354:	ldr	w1, [sp, #244]
  424358:	adrp	x0, 45a000 <warn@@Base+0xc330>
  42435c:	add	x0, x0, #0x2c0
  424360:	bl	403780 <printf@plt>
  424364:	b	42455c <ferror@plt+0x20ccc>
  424368:	mov	w0, #0x4                   	// #4
  42436c:	str	w0, [sp, #232]
  424370:	ldr	w0, [sp, #232]
  424374:	cmp	w0, #0x4
  424378:	b.ls	4243ac <ferror@plt+0x20b1c>  // b.plast
  42437c:	ldr	w0, [sp, #232]
  424380:	mov	x2, x0
  424384:	adrp	x0, 455000 <warn@@Base+0x7330>
  424388:	add	x1, x0, #0xec0
  42438c:	adrp	x0, 455000 <warn@@Base+0x7330>
  424390:	add	x0, x0, #0xf10
  424394:	bl	402f90 <ngettext@plt>
  424398:	mov	w2, #0x4                   	// #4
  42439c:	ldr	w1, [sp, #232]
  4243a0:	bl	44dbd0 <error@@Base>
  4243a4:	mov	w0, #0x4                   	// #4
  4243a8:	str	w0, [sp, #232]
  4243ac:	ldr	w0, [sp, #232]
  4243b0:	ldr	x1, [sp, #264]
  4243b4:	add	x0, x1, x0
  4243b8:	ldr	x1, [sp, #216]
  4243bc:	cmp	x1, x0
  4243c0:	b.hi	4243ec <ferror@plt+0x20b5c>  // b.pmore
  4243c4:	ldr	x1, [sp, #264]
  4243c8:	ldr	x0, [sp, #216]
  4243cc:	cmp	x1, x0
  4243d0:	b.cs	4243e8 <ferror@plt+0x20b58>  // b.hs, b.nlast
  4243d4:	ldr	x1, [sp, #216]
  4243d8:	ldr	x0, [sp, #264]
  4243dc:	sub	x0, x1, x0
  4243e0:	str	w0, [sp, #232]
  4243e4:	b	4243ec <ferror@plt+0x20b5c>
  4243e8:	str	wzr, [sp, #232]
  4243ec:	ldr	w0, [sp, #232]
  4243f0:	cmp	w0, #0x0
  4243f4:	b.eq	424404 <ferror@plt+0x20b74>  // b.none
  4243f8:	ldr	w0, [sp, #232]
  4243fc:	cmp	w0, #0x8
  424400:	b.ls	42440c <ferror@plt+0x20b7c>  // b.plast
  424404:	str	wzr, [sp, #244]
  424408:	b	42442c <ferror@plt+0x20b9c>
  42440c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  424410:	add	x0, x0, #0x2f8
  424414:	ldr	x2, [x0]
  424418:	ldr	w0, [sp, #232]
  42441c:	mov	w1, w0
  424420:	ldr	x0, [sp, #264]
  424424:	blr	x2
  424428:	str	w0, [sp, #244]
  42442c:	ldr	x0, [sp, #264]
  424430:	add	x0, x0, #0x4
  424434:	str	x0, [sp, #264]
  424438:	ldr	w1, [sp, #244]
  42443c:	adrp	x0, 45a000 <warn@@Base+0xc330>
  424440:	add	x0, x0, #0x2c0
  424444:	bl	403780 <printf@plt>
  424448:	mov	w0, #0x4                   	// #4
  42444c:	str	w0, [sp, #228]
  424450:	ldr	w0, [sp, #228]
  424454:	cmp	w0, #0x4
  424458:	b.ls	42448c <ferror@plt+0x20bfc>  // b.plast
  42445c:	ldr	w0, [sp, #228]
  424460:	mov	x2, x0
  424464:	adrp	x0, 455000 <warn@@Base+0x7330>
  424468:	add	x1, x0, #0xec0
  42446c:	adrp	x0, 455000 <warn@@Base+0x7330>
  424470:	add	x0, x0, #0xf10
  424474:	bl	402f90 <ngettext@plt>
  424478:	mov	w2, #0x4                   	// #4
  42447c:	ldr	w1, [sp, #228]
  424480:	bl	44dbd0 <error@@Base>
  424484:	mov	w0, #0x4                   	// #4
  424488:	str	w0, [sp, #228]
  42448c:	ldr	w0, [sp, #228]
  424490:	ldr	x1, [sp, #264]
  424494:	add	x0, x1, x0
  424498:	ldr	x1, [sp, #216]
  42449c:	cmp	x1, x0
  4244a0:	b.hi	4244cc <ferror@plt+0x20c3c>  // b.pmore
  4244a4:	ldr	x1, [sp, #264]
  4244a8:	ldr	x0, [sp, #216]
  4244ac:	cmp	x1, x0
  4244b0:	b.cs	4244c8 <ferror@plt+0x20c38>  // b.hs, b.nlast
  4244b4:	ldr	x1, [sp, #216]
  4244b8:	ldr	x0, [sp, #264]
  4244bc:	sub	x0, x1, x0
  4244c0:	str	w0, [sp, #228]
  4244c4:	b	4244cc <ferror@plt+0x20c3c>
  4244c8:	str	wzr, [sp, #228]
  4244cc:	ldr	w0, [sp, #228]
  4244d0:	cmp	w0, #0x0
  4244d4:	b.eq	4244e4 <ferror@plt+0x20c54>  // b.none
  4244d8:	ldr	w0, [sp, #228]
  4244dc:	cmp	w0, #0x8
  4244e0:	b.ls	4244ec <ferror@plt+0x20c5c>  // b.plast
  4244e4:	str	wzr, [sp, #244]
  4244e8:	b	42450c <ferror@plt+0x20c7c>
  4244ec:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4244f0:	add	x0, x0, #0x2f8
  4244f4:	ldr	x2, [x0]
  4244f8:	ldr	w0, [sp, #228]
  4244fc:	mov	w1, w0
  424500:	ldr	x0, [sp, #264]
  424504:	blr	x2
  424508:	str	w0, [sp, #244]
  42450c:	ldr	x0, [sp, #264]
  424510:	add	x0, x0, #0x4
  424514:	str	x0, [sp, #264]
  424518:	ldr	w1, [sp, #244]
  42451c:	adrp	x0, 45a000 <warn@@Base+0xc330>
  424520:	add	x0, x0, #0x2c0
  424524:	bl	403780 <printf@plt>
  424528:	b	42455c <ferror@plt+0x20ccc>
  42452c:	adrp	x0, 45a000 <warn@@Base+0xc330>
  424530:	add	x0, x0, #0x2c8
  424534:	bl	403840 <gettext@plt>
  424538:	ldr	w1, [sp, #252]
  42453c:	bl	44dcd0 <warn@@Base>
  424540:	ldr	x0, [sp, #48]
  424544:	ldr	x1, [sp, #264]
  424548:	str	x1, [x0]
  42454c:	ldr	x0, [sp, #24]
  424550:	ldr	x1, [sp, #256]
  424554:	str	x1, [x0]
  424558:	b	42471c <ferror@plt+0x20e8c>
  42455c:	ldr	x0, [sp, #264]
  424560:	add	x0, x0, #0x2
  424564:	ldr	x1, [sp, #216]
  424568:	cmp	x1, x0
  42456c:	b.cs	424588 <ferror@plt+0x20cf8>  // b.hs, b.nlast
  424570:	adrp	x0, 45a000 <warn@@Base+0xc330>
  424574:	add	x0, x0, #0xe0
  424578:	bl	403840 <gettext@plt>
  42457c:	ldr	x1, [sp, #32]
  424580:	bl	44dcd0 <warn@@Base>
  424584:	b	424704 <ferror@plt+0x20e74>
  424588:	mov	w0, #0x2                   	// #2
  42458c:	str	w0, [sp, #224]
  424590:	ldr	w0, [sp, #224]
  424594:	cmp	w0, #0x2
  424598:	b.ls	4245cc <ferror@plt+0x20d3c>  // b.plast
  42459c:	ldr	w0, [sp, #224]
  4245a0:	mov	x2, x0
  4245a4:	adrp	x0, 455000 <warn@@Base+0x7330>
  4245a8:	add	x1, x0, #0xec0
  4245ac:	adrp	x0, 455000 <warn@@Base+0x7330>
  4245b0:	add	x0, x0, #0xf10
  4245b4:	bl	402f90 <ngettext@plt>
  4245b8:	mov	w2, #0x2                   	// #2
  4245bc:	ldr	w1, [sp, #224]
  4245c0:	bl	44dbd0 <error@@Base>
  4245c4:	mov	w0, #0x2                   	// #2
  4245c8:	str	w0, [sp, #224]
  4245cc:	ldr	w0, [sp, #224]
  4245d0:	ldr	x1, [sp, #264]
  4245d4:	add	x0, x1, x0
  4245d8:	ldr	x1, [sp, #216]
  4245dc:	cmp	x1, x0
  4245e0:	b.hi	42460c <ferror@plt+0x20d7c>  // b.pmore
  4245e4:	ldr	x1, [sp, #264]
  4245e8:	ldr	x0, [sp, #216]
  4245ec:	cmp	x1, x0
  4245f0:	b.cs	424608 <ferror@plt+0x20d78>  // b.hs, b.nlast
  4245f4:	ldr	x1, [sp, #216]
  4245f8:	ldr	x0, [sp, #264]
  4245fc:	sub	x0, x1, x0
  424600:	str	w0, [sp, #224]
  424604:	b	42460c <ferror@plt+0x20d7c>
  424608:	str	wzr, [sp, #224]
  42460c:	ldr	w0, [sp, #224]
  424610:	cmp	w0, #0x0
  424614:	b.eq	424624 <ferror@plt+0x20d94>  // b.none
  424618:	ldr	w0, [sp, #224]
  42461c:	cmp	w0, #0x8
  424620:	b.ls	42462c <ferror@plt+0x20d9c>  // b.plast
  424624:	strh	wzr, [sp, #250]
  424628:	b	42464c <ferror@plt+0x20dbc>
  42462c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  424630:	add	x0, x0, #0x2f8
  424634:	ldr	x2, [x0]
  424638:	ldr	w0, [sp, #224]
  42463c:	mov	w1, w0
  424640:	ldr	x0, [sp, #264]
  424644:	blr	x2
  424648:	strh	w0, [sp, #250]
  42464c:	ldr	x0, [sp, #264]
  424650:	add	x0, x0, #0x2
  424654:	str	x0, [sp, #264]
  424658:	ldrh	w0, [sp, #250]
  42465c:	ldr	x1, [sp, #264]
  424660:	add	x0, x1, x0
  424664:	ldr	x1, [sp, #216]
  424668:	cmp	x1, x0
  42466c:	b.cs	424688 <ferror@plt+0x20df8>  // b.hs, b.nlast
  424670:	adrp	x0, 45a000 <warn@@Base+0xc330>
  424674:	add	x0, x0, #0xe0
  424678:	bl	403840 <gettext@plt>
  42467c:	ldr	x1, [sp, #32]
  424680:	bl	44dcd0 <warn@@Base>
  424684:	b	424704 <ferror@plt+0x20e74>
  424688:	mov	w0, #0x28                  	// #40
  42468c:	bl	4037e0 <putchar@plt>
  424690:	ldrh	w0, [sp, #250]
  424694:	ldr	x6, [sp, #56]
  424698:	ldr	x5, [sp, #208]
  42469c:	mov	x4, x0
  4246a0:	ldr	w3, [sp, #196]
  4246a4:	ldr	w2, [sp, #200]
  4246a8:	ldr	w1, [sp, #204]
  4246ac:	ldr	x0, [sp, #264]
  4246b0:	bl	41113c <ferror@plt+0xd8ac>
  4246b4:	str	w0, [sp, #132]
  4246b8:	mov	w0, #0x29                  	// #41
  4246bc:	bl	4037e0 <putchar@plt>
  4246c0:	ldr	w0, [sp, #132]
  4246c4:	cmp	w0, #0x0
  4246c8:	b.eq	4246e8 <ferror@plt+0x20e58>  // b.none
  4246cc:	ldr	w0, [sp, #40]
  4246d0:	cmp	w0, #0x0
  4246d4:	b.ne	4246e8 <ferror@plt+0x20e58>  // b.any
  4246d8:	adrp	x0, 457000 <warn@@Base+0x9330>
  4246dc:	add	x0, x0, #0xfb8
  4246e0:	bl	403840 <gettext@plt>
  4246e4:	bl	403780 <printf@plt>
  4246e8:	mov	w0, #0xa                   	// #10
  4246ec:	bl	4037e0 <putchar@plt>
  4246f0:	ldrh	w0, [sp, #250]
  4246f4:	ldr	x1, [sp, #264]
  4246f8:	add	x0, x1, x0
  4246fc:	str	x0, [sp, #264]
  424700:	b	423d74 <ferror@plt+0x204e4>
  424704:	ldr	x0, [sp, #48]
  424708:	ldr	x1, [sp, #264]
  42470c:	str	x1, [x0]
  424710:	ldr	x0, [sp, #24]
  424714:	ldr	x1, [sp, #256]
  424718:	str	x1, [x0]
  42471c:	ldp	x29, x30, [sp], #272
  424720:	ret
  424724:	sub	sp, sp, #0x30
  424728:	str	x0, [sp, #8]
  42472c:	str	x1, [sp]
  424730:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  424734:	add	x0, x0, #0x9e0
  424738:	ldr	x1, [x0]
  42473c:	ldr	x0, [sp, #8]
  424740:	ldr	w0, [x0]
  424744:	mov	w0, w0
  424748:	lsl	x0, x0, #3
  42474c:	add	x0, x1, x0
  424750:	ldr	x0, [x0]
  424754:	str	x0, [sp, #40]
  424758:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  42475c:	add	x0, x0, #0x9e0
  424760:	ldr	x1, [x0]
  424764:	ldr	x0, [sp]
  424768:	ldr	w0, [x0]
  42476c:	mov	w0, w0
  424770:	lsl	x0, x0, #3
  424774:	add	x0, x1, x0
  424778:	ldr	x0, [x0]
  42477c:	str	x0, [sp, #32]
  424780:	ldr	x1, [sp, #40]
  424784:	ldr	x0, [sp, #32]
  424788:	cmp	x1, x0
  42478c:	cset	w0, hi  // hi = pmore
  424790:	and	w0, w0, #0xff
  424794:	mov	w2, w0
  424798:	ldr	x1, [sp, #32]
  42479c:	ldr	x0, [sp, #40]
  4247a0:	cmp	x1, x0
  4247a4:	cset	w0, hi  // hi = pmore
  4247a8:	and	w0, w0, #0xff
  4247ac:	sub	w0, w2, w0
  4247b0:	str	w0, [sp, #28]
  4247b4:	ldr	w0, [sp, #28]
  4247b8:	cmp	w0, #0x0
  4247bc:	b.eq	4247c8 <ferror@plt+0x20f38>  // b.none
  4247c0:	ldr	w0, [sp, #28]
  4247c4:	b	424850 <ferror@plt+0x20fc0>
  4247c8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4247cc:	add	x0, x0, #0x9e8
  4247d0:	ldr	x1, [x0]
  4247d4:	ldr	x0, [sp, #8]
  4247d8:	ldr	w0, [x0]
  4247dc:	mov	w0, w0
  4247e0:	lsl	x0, x0, #3
  4247e4:	add	x0, x1, x0
  4247e8:	ldr	x0, [x0]
  4247ec:	str	x0, [sp, #40]
  4247f0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4247f4:	add	x0, x0, #0x9e8
  4247f8:	ldr	x1, [x0]
  4247fc:	ldr	x0, [sp]
  424800:	ldr	w0, [x0]
  424804:	mov	w0, w0
  424808:	lsl	x0, x0, #3
  42480c:	add	x0, x1, x0
  424810:	ldr	x0, [x0]
  424814:	str	x0, [sp, #32]
  424818:	ldr	x1, [sp, #40]
  42481c:	ldr	x0, [sp, #32]
  424820:	cmp	x1, x0
  424824:	cset	w0, hi  // hi = pmore
  424828:	and	w0, w0, #0xff
  42482c:	mov	w2, w0
  424830:	ldr	x1, [sp, #32]
  424834:	ldr	x0, [sp, #40]
  424838:	cmp	x1, x0
  42483c:	cset	w0, hi  // hi = pmore
  424840:	and	w0, w0, #0xff
  424844:	sub	w0, w2, w0
  424848:	str	w0, [sp, #28]
  42484c:	ldr	w0, [sp, #28]
  424850:	add	sp, sp, #0x30
  424854:	ret
  424858:	stp	x29, x30, [sp, #-288]!
  42485c:	mov	x29, sp
  424860:	stp	x19, x20, [sp, #16]
  424864:	str	x0, [sp, #40]
  424868:	str	x1, [sp, #32]
  42486c:	ldr	x0, [sp, #40]
  424870:	ldr	x0, [x0, #32]
  424874:	str	x0, [sp, #56]
  424878:	str	xzr, [sp, #48]
  42487c:	ldr	x0, [sp, #56]
  424880:	str	x0, [sp, #144]
  424884:	str	wzr, [sp, #284]
  424888:	str	xzr, [sp, #272]
  42488c:	str	xzr, [sp, #264]
  424890:	str	wzr, [sp, #260]
  424894:	str	wzr, [sp, #248]
  424898:	mov	w0, #0x1                   	// #1
  42489c:	str	w0, [sp, #244]
  4248a0:	ldr	x0, [sp, #56]
  4248a4:	str	x0, [sp, #136]
  4248a8:	ldr	x0, [sp, #48]
  4248ac:	str	x0, [sp, #232]
  4248b0:	str	xzr, [sp, #224]
  4248b4:	ldr	x0, [sp, #40]
  4248b8:	ldr	x0, [x0, #16]
  4248bc:	mov	w1, #0x2e                  	// #46
  4248c0:	bl	4033a0 <strrchr@plt>
  4248c4:	str	x0, [sp, #128]
  4248c8:	str	wzr, [sp, #220]
  4248cc:	ldr	x0, [sp, #40]
  4248d0:	ldr	x2, [x0, #16]
  4248d4:	adrp	x0, 45a000 <warn@@Base+0xc330>
  4248d8:	add	x1, x0, #0x2f0
  4248dc:	mov	x0, x2
  4248e0:	bl	4036c0 <strstr@plt>
  4248e4:	cmp	x0, #0x0
  4248e8:	cset	w0, ne  // ne = any
  4248ec:	and	w0, w0, #0xff
  4248f0:	str	w0, [sp, #124]
  4248f4:	str	xzr, [sp, #208]
  4248f8:	ldr	x0, [sp, #128]
  4248fc:	cmp	x0, #0x0
  424900:	b.eq	424924 <ferror@plt+0x21094>  // b.none
  424904:	adrp	x0, 457000 <warn@@Base+0x9330>
  424908:	add	x1, x0, #0x678
  42490c:	ldr	x0, [sp, #128]
  424910:	bl	4034b0 <strcmp@plt>
  424914:	cmp	w0, #0x0
  424918:	b.ne	424924 <ferror@plt+0x21094>  // b.any
  42491c:	mov	w0, #0x1                   	// #1
  424920:	str	w0, [sp, #220]
  424924:	ldr	x0, [sp, #40]
  424928:	ldr	x0, [x0, #48]
  42492c:	str	x0, [sp, #112]
  424930:	ldr	x0, [sp, #112]
  424934:	cmp	x0, #0x0
  424938:	b.ne	424968 <ferror@plt+0x210d8>  // b.any
  42493c:	adrp	x0, 45a000 <warn@@Base+0xc330>
  424940:	add	x0, x0, #0x300
  424944:	bl	403840 <gettext@plt>
  424948:	mov	x2, x0
  42494c:	ldr	x0, [sp, #40]
  424950:	ldr	x0, [x0, #16]
  424954:	mov	x1, x0
  424958:	mov	x0, x2
  42495c:	bl	403780 <printf@plt>
  424960:	mov	w0, #0x0                   	// #0
  424964:	b	425bd8 <ferror@plt+0x22348>
  424968:	ldr	w0, [sp, #124]
  42496c:	cmp	w0, #0x0
  424970:	b.eq	424f4c <ferror@plt+0x216bc>  // b.none
  424974:	ldr	x0, [sp, #144]
  424978:	str	x0, [sp, #200]
  42497c:	ldr	x0, [sp, #40]
  424980:	ldr	x0, [x0, #48]
  424984:	ldr	x1, [sp, #144]
  424988:	add	x0, x1, x0
  42498c:	str	x0, [sp, #104]
  424990:	mov	w0, #0x4                   	// #4
  424994:	str	w0, [sp, #180]
  424998:	ldr	w0, [sp, #180]
  42499c:	cmp	w0, #0x8
  4249a0:	b.ls	4249d4 <ferror@plt+0x21144>  // b.plast
  4249a4:	ldr	w0, [sp, #180]
  4249a8:	mov	x2, x0
  4249ac:	adrp	x0, 455000 <warn@@Base+0x7330>
  4249b0:	add	x1, x0, #0xec0
  4249b4:	adrp	x0, 455000 <warn@@Base+0x7330>
  4249b8:	add	x0, x0, #0xf10
  4249bc:	bl	402f90 <ngettext@plt>
  4249c0:	mov	w2, #0x8                   	// #8
  4249c4:	ldr	w1, [sp, #180]
  4249c8:	bl	44dbd0 <error@@Base>
  4249cc:	mov	w0, #0x8                   	// #8
  4249d0:	str	w0, [sp, #180]
  4249d4:	ldr	w0, [sp, #180]
  4249d8:	ldr	x1, [sp, #200]
  4249dc:	add	x0, x1, x0
  4249e0:	ldr	x1, [sp, #104]
  4249e4:	cmp	x1, x0
  4249e8:	b.hi	424a14 <ferror@plt+0x21184>  // b.pmore
  4249ec:	ldr	x1, [sp, #200]
  4249f0:	ldr	x0, [sp, #104]
  4249f4:	cmp	x1, x0
  4249f8:	b.cs	424a10 <ferror@plt+0x21180>  // b.hs, b.nlast
  4249fc:	ldr	x1, [sp, #104]
  424a00:	ldr	x0, [sp, #200]
  424a04:	sub	x0, x1, x0
  424a08:	str	w0, [sp, #180]
  424a0c:	b	424a14 <ferror@plt+0x21184>
  424a10:	str	wzr, [sp, #180]
  424a14:	ldr	w0, [sp, #180]
  424a18:	cmp	w0, #0x0
  424a1c:	b.eq	424a2c <ferror@plt+0x2119c>  // b.none
  424a20:	ldr	w0, [sp, #180]
  424a24:	cmp	w0, #0x8
  424a28:	b.ls	424a34 <ferror@plt+0x211a4>  // b.plast
  424a2c:	str	xzr, [sp, #192]
  424a30:	b	424a54 <ferror@plt+0x211c4>
  424a34:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  424a38:	add	x0, x0, #0x2f8
  424a3c:	ldr	x2, [x0]
  424a40:	ldr	w0, [sp, #180]
  424a44:	mov	w1, w0
  424a48:	ldr	x0, [sp, #200]
  424a4c:	blr	x2
  424a50:	str	x0, [sp, #192]
  424a54:	ldr	x0, [sp, #200]
  424a58:	add	x0, x0, #0x4
  424a5c:	str	x0, [sp, #200]
  424a60:	ldr	x1, [sp, #192]
  424a64:	mov	x0, #0xffffffff            	// #4294967295
  424a68:	cmp	x1, x0
  424a6c:	b.ne	424b40 <ferror@plt+0x212b0>  // b.any
  424a70:	mov	w0, #0x8                   	// #8
  424a74:	str	w0, [sp, #176]
  424a78:	ldr	w0, [sp, #176]
  424a7c:	cmp	w0, #0x8
  424a80:	b.ls	424ab4 <ferror@plt+0x21224>  // b.plast
  424a84:	ldr	w0, [sp, #176]
  424a88:	mov	x2, x0
  424a8c:	adrp	x0, 455000 <warn@@Base+0x7330>
  424a90:	add	x1, x0, #0xec0
  424a94:	adrp	x0, 455000 <warn@@Base+0x7330>
  424a98:	add	x0, x0, #0xf10
  424a9c:	bl	402f90 <ngettext@plt>
  424aa0:	mov	w2, #0x8                   	// #8
  424aa4:	ldr	w1, [sp, #176]
  424aa8:	bl	44dbd0 <error@@Base>
  424aac:	mov	w0, #0x8                   	// #8
  424ab0:	str	w0, [sp, #176]
  424ab4:	ldr	w0, [sp, #176]
  424ab8:	ldr	x1, [sp, #200]
  424abc:	add	x0, x1, x0
  424ac0:	ldr	x1, [sp, #104]
  424ac4:	cmp	x1, x0
  424ac8:	b.hi	424af4 <ferror@plt+0x21264>  // b.pmore
  424acc:	ldr	x1, [sp, #200]
  424ad0:	ldr	x0, [sp, #104]
  424ad4:	cmp	x1, x0
  424ad8:	b.cs	424af0 <ferror@plt+0x21260>  // b.hs, b.nlast
  424adc:	ldr	x1, [sp, #104]
  424ae0:	ldr	x0, [sp, #200]
  424ae4:	sub	x0, x1, x0
  424ae8:	str	w0, [sp, #176]
  424aec:	b	424af4 <ferror@plt+0x21264>
  424af0:	str	wzr, [sp, #176]
  424af4:	ldr	w0, [sp, #176]
  424af8:	cmp	w0, #0x0
  424afc:	b.eq	424b0c <ferror@plt+0x2127c>  // b.none
  424b00:	ldr	w0, [sp, #176]
  424b04:	cmp	w0, #0x8
  424b08:	b.ls	424b14 <ferror@plt+0x21284>  // b.plast
  424b0c:	str	xzr, [sp, #192]
  424b10:	b	424b34 <ferror@plt+0x212a4>
  424b14:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  424b18:	add	x0, x0, #0x2f8
  424b1c:	ldr	x2, [x0]
  424b20:	ldr	w0, [sp, #176]
  424b24:	mov	w1, w0
  424b28:	ldr	x0, [sp, #200]
  424b2c:	blr	x2
  424b30:	str	x0, [sp, #192]
  424b34:	ldr	x0, [sp, #200]
  424b38:	add	x0, x0, #0x8
  424b3c:	str	x0, [sp, #200]
  424b40:	mov	w0, #0x2                   	// #2
  424b44:	str	w0, [sp, #172]
  424b48:	ldr	w0, [sp, #172]
  424b4c:	cmp	w0, #0x2
  424b50:	b.ls	424b84 <ferror@plt+0x212f4>  // b.plast
  424b54:	ldr	w0, [sp, #172]
  424b58:	mov	x2, x0
  424b5c:	adrp	x0, 455000 <warn@@Base+0x7330>
  424b60:	add	x1, x0, #0xec0
  424b64:	adrp	x0, 455000 <warn@@Base+0x7330>
  424b68:	add	x0, x0, #0xf10
  424b6c:	bl	402f90 <ngettext@plt>
  424b70:	mov	w2, #0x2                   	// #2
  424b74:	ldr	w1, [sp, #172]
  424b78:	bl	44dbd0 <error@@Base>
  424b7c:	mov	w0, #0x2                   	// #2
  424b80:	str	w0, [sp, #172]
  424b84:	ldr	w0, [sp, #172]
  424b88:	ldr	x1, [sp, #200]
  424b8c:	add	x0, x1, x0
  424b90:	ldr	x1, [sp, #104]
  424b94:	cmp	x1, x0
  424b98:	b.hi	424bc4 <ferror@plt+0x21334>  // b.pmore
  424b9c:	ldr	x1, [sp, #200]
  424ba0:	ldr	x0, [sp, #104]
  424ba4:	cmp	x1, x0
  424ba8:	b.cs	424bc0 <ferror@plt+0x21330>  // b.hs, b.nlast
  424bac:	ldr	x1, [sp, #104]
  424bb0:	ldr	x0, [sp, #200]
  424bb4:	sub	x0, x1, x0
  424bb8:	str	w0, [sp, #172]
  424bbc:	b	424bc4 <ferror@plt+0x21334>
  424bc0:	str	wzr, [sp, #172]
  424bc4:	ldr	w0, [sp, #172]
  424bc8:	cmp	w0, #0x0
  424bcc:	b.eq	424bdc <ferror@plt+0x2134c>  // b.none
  424bd0:	ldr	w0, [sp, #172]
  424bd4:	cmp	w0, #0x8
  424bd8:	b.ls	424be4 <ferror@plt+0x21354>  // b.plast
  424bdc:	strh	wzr, [sp, #190]
  424be0:	b	424c04 <ferror@plt+0x21374>
  424be4:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  424be8:	add	x0, x0, #0x2f8
  424bec:	ldr	x2, [x0]
  424bf0:	ldr	w0, [sp, #172]
  424bf4:	mov	w1, w0
  424bf8:	ldr	x0, [sp, #200]
  424bfc:	blr	x2
  424c00:	strh	w0, [sp, #190]
  424c04:	ldr	x0, [sp, #200]
  424c08:	add	x0, x0, #0x2
  424c0c:	str	x0, [sp, #200]
  424c10:	ldrh	w0, [sp, #190]
  424c14:	cmp	w0, #0x5
  424c18:	b.eq	424c50 <ferror@plt+0x213c0>  // b.none
  424c1c:	adrp	x0, 45a000 <warn@@Base+0xc330>
  424c20:	add	x0, x0, #0x320
  424c24:	bl	403840 <gettext@plt>
  424c28:	mov	x3, x0
  424c2c:	ldr	x0, [sp, #40]
  424c30:	ldr	x0, [x0, #16]
  424c34:	ldrh	w1, [sp, #190]
  424c38:	mov	w2, w1
  424c3c:	mov	x1, x0
  424c40:	mov	x0, x3
  424c44:	bl	44dcd0 <warn@@Base>
  424c48:	mov	w0, #0x0                   	// #0
  424c4c:	b	425bd8 <ferror@plt+0x22348>
  424c50:	mov	w0, #0x1                   	// #1
  424c54:	str	w0, [sp, #168]
  424c58:	ldr	w0, [sp, #168]
  424c5c:	cmp	w0, #0x1
  424c60:	b.ls	424c94 <ferror@plt+0x21404>  // b.plast
  424c64:	ldr	w0, [sp, #168]
  424c68:	mov	x2, x0
  424c6c:	adrp	x0, 455000 <warn@@Base+0x7330>
  424c70:	add	x1, x0, #0xec0
  424c74:	adrp	x0, 455000 <warn@@Base+0x7330>
  424c78:	add	x0, x0, #0xf10
  424c7c:	bl	402f90 <ngettext@plt>
  424c80:	mov	w2, #0x1                   	// #1
  424c84:	ldr	w1, [sp, #168]
  424c88:	bl	44dbd0 <error@@Base>
  424c8c:	mov	w0, #0x1                   	// #1
  424c90:	str	w0, [sp, #168]
  424c94:	ldr	w0, [sp, #168]
  424c98:	ldr	x1, [sp, #200]
  424c9c:	add	x0, x1, x0
  424ca0:	ldr	x1, [sp, #104]
  424ca4:	cmp	x1, x0
  424ca8:	b.hi	424cd4 <ferror@plt+0x21444>  // b.pmore
  424cac:	ldr	x1, [sp, #200]
  424cb0:	ldr	x0, [sp, #104]
  424cb4:	cmp	x1, x0
  424cb8:	b.cs	424cd0 <ferror@plt+0x21440>  // b.hs, b.nlast
  424cbc:	ldr	x1, [sp, #104]
  424cc0:	ldr	x0, [sp, #200]
  424cc4:	sub	x0, x1, x0
  424cc8:	str	w0, [sp, #168]
  424ccc:	b	424cd4 <ferror@plt+0x21444>
  424cd0:	str	wzr, [sp, #168]
  424cd4:	ldr	w0, [sp, #168]
  424cd8:	cmp	w0, #0x0
  424cdc:	b.eq	424cec <ferror@plt+0x2145c>  // b.none
  424ce0:	ldr	w0, [sp, #168]
  424ce4:	cmp	w0, #0x8
  424ce8:	b.ls	424cf4 <ferror@plt+0x21464>  // b.plast
  424cec:	strb	wzr, [sp, #103]
  424cf0:	b	424d14 <ferror@plt+0x21484>
  424cf4:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  424cf8:	add	x0, x0, #0x2f8
  424cfc:	ldr	x2, [x0]
  424d00:	ldr	w0, [sp, #168]
  424d04:	mov	w1, w0
  424d08:	ldr	x0, [sp, #200]
  424d0c:	blr	x2
  424d10:	strb	w0, [sp, #103]
  424d14:	ldr	x0, [sp, #200]
  424d18:	add	x0, x0, #0x1
  424d1c:	str	x0, [sp, #200]
  424d20:	mov	w0, #0x1                   	// #1
  424d24:	str	w0, [sp, #164]
  424d28:	ldr	w0, [sp, #164]
  424d2c:	cmp	w0, #0x1
  424d30:	b.ls	424d64 <ferror@plt+0x214d4>  // b.plast
  424d34:	ldr	w0, [sp, #164]
  424d38:	mov	x2, x0
  424d3c:	adrp	x0, 455000 <warn@@Base+0x7330>
  424d40:	add	x1, x0, #0xec0
  424d44:	adrp	x0, 455000 <warn@@Base+0x7330>
  424d48:	add	x0, x0, #0xf10
  424d4c:	bl	402f90 <ngettext@plt>
  424d50:	mov	w2, #0x1                   	// #1
  424d54:	ldr	w1, [sp, #164]
  424d58:	bl	44dbd0 <error@@Base>
  424d5c:	mov	w0, #0x1                   	// #1
  424d60:	str	w0, [sp, #164]
  424d64:	ldr	w0, [sp, #164]
  424d68:	ldr	x1, [sp, #200]
  424d6c:	add	x0, x1, x0
  424d70:	ldr	x1, [sp, #104]
  424d74:	cmp	x1, x0
  424d78:	b.hi	424da4 <ferror@plt+0x21514>  // b.pmore
  424d7c:	ldr	x1, [sp, #200]
  424d80:	ldr	x0, [sp, #104]
  424d84:	cmp	x1, x0
  424d88:	b.cs	424da0 <ferror@plt+0x21510>  // b.hs, b.nlast
  424d8c:	ldr	x1, [sp, #104]
  424d90:	ldr	x0, [sp, #200]
  424d94:	sub	x0, x1, x0
  424d98:	str	w0, [sp, #164]
  424d9c:	b	424da4 <ferror@plt+0x21514>
  424da0:	str	wzr, [sp, #164]
  424da4:	ldr	w0, [sp, #164]
  424da8:	cmp	w0, #0x0
  424dac:	b.eq	424dbc <ferror@plt+0x2152c>  // b.none
  424db0:	ldr	w0, [sp, #164]
  424db4:	cmp	w0, #0x8
  424db8:	b.ls	424dc4 <ferror@plt+0x21534>  // b.plast
  424dbc:	strb	wzr, [sp, #189]
  424dc0:	b	424de4 <ferror@plt+0x21554>
  424dc4:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  424dc8:	add	x0, x0, #0x2f8
  424dcc:	ldr	x2, [x0]
  424dd0:	ldr	w0, [sp, #164]
  424dd4:	mov	w1, w0
  424dd8:	ldr	x0, [sp, #200]
  424ddc:	blr	x2
  424de0:	strb	w0, [sp, #189]
  424de4:	ldr	x0, [sp, #200]
  424de8:	add	x0, x0, #0x1
  424dec:	str	x0, [sp, #200]
  424df0:	ldrb	w0, [sp, #189]
  424df4:	cmp	w0, #0x0
  424df8:	b.eq	424e30 <ferror@plt+0x215a0>  // b.none
  424dfc:	adrp	x0, 458000 <warn@@Base+0xa330>
  424e00:	add	x0, x0, #0xd68
  424e04:	bl	403840 <gettext@plt>
  424e08:	mov	x3, x0
  424e0c:	ldr	x0, [sp, #40]
  424e10:	ldr	x0, [x0, #16]
  424e14:	ldrb	w1, [sp, #189]
  424e18:	mov	w2, w1
  424e1c:	mov	x1, x0
  424e20:	mov	x0, x3
  424e24:	bl	44dcd0 <warn@@Base>
  424e28:	mov	w0, #0x0                   	// #0
  424e2c:	b	425bd8 <ferror@plt+0x22348>
  424e30:	mov	w0, #0x4                   	// #4
  424e34:	str	w0, [sp, #160]
  424e38:	ldr	w0, [sp, #160]
  424e3c:	cmp	w0, #0x4
  424e40:	b.ls	424e74 <ferror@plt+0x215e4>  // b.plast
  424e44:	ldr	w0, [sp, #160]
  424e48:	mov	x2, x0
  424e4c:	adrp	x0, 455000 <warn@@Base+0x7330>
  424e50:	add	x1, x0, #0xec0
  424e54:	adrp	x0, 455000 <warn@@Base+0x7330>
  424e58:	add	x0, x0, #0xf10
  424e5c:	bl	402f90 <ngettext@plt>
  424e60:	mov	w2, #0x4                   	// #4
  424e64:	ldr	w1, [sp, #160]
  424e68:	bl	44dbd0 <error@@Base>
  424e6c:	mov	w0, #0x4                   	// #4
  424e70:	str	w0, [sp, #160]
  424e74:	ldr	w0, [sp, #160]
  424e78:	ldr	x1, [sp, #200]
  424e7c:	add	x0, x1, x0
  424e80:	ldr	x1, [sp, #104]
  424e84:	cmp	x1, x0
  424e88:	b.hi	424eb4 <ferror@plt+0x21624>  // b.pmore
  424e8c:	ldr	x1, [sp, #200]
  424e90:	ldr	x0, [sp, #104]
  424e94:	cmp	x1, x0
  424e98:	b.cs	424eb0 <ferror@plt+0x21620>  // b.hs, b.nlast
  424e9c:	ldr	x1, [sp, #104]
  424ea0:	ldr	x0, [sp, #200]
  424ea4:	sub	x0, x1, x0
  424ea8:	str	w0, [sp, #160]
  424eac:	b	424eb4 <ferror@plt+0x21624>
  424eb0:	str	wzr, [sp, #160]
  424eb4:	ldr	w0, [sp, #160]
  424eb8:	cmp	w0, #0x0
  424ebc:	b.eq	424ecc <ferror@plt+0x2163c>  // b.none
  424ec0:	ldr	w0, [sp, #160]
  424ec4:	cmp	w0, #0x8
  424ec8:	b.ls	424ed4 <ferror@plt+0x21644>  // b.plast
  424ecc:	str	wzr, [sp, #184]
  424ed0:	b	424ef4 <ferror@plt+0x21664>
  424ed4:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  424ed8:	add	x0, x0, #0x2f8
  424edc:	ldr	x2, [x0]
  424ee0:	ldr	w0, [sp, #160]
  424ee4:	mov	w1, w0
  424ee8:	ldr	x0, [sp, #200]
  424eec:	blr	x2
  424ef0:	str	w0, [sp, #184]
  424ef4:	ldr	x0, [sp, #200]
  424ef8:	add	x0, x0, #0x4
  424efc:	str	x0, [sp, #200]
  424f00:	ldr	w0, [sp, #184]
  424f04:	cmp	w0, #0x0
  424f08:	b.eq	424f3c <ferror@plt+0x216ac>  // b.none
  424f0c:	adrp	x0, 45a000 <warn@@Base+0xc330>
  424f10:	add	x0, x0, #0x368
  424f14:	bl	403840 <gettext@plt>
  424f18:	mov	x3, x0
  424f1c:	ldr	x0, [sp, #40]
  424f20:	ldr	x0, [x0, #16]
  424f24:	ldr	w2, [sp, #184]
  424f28:	mov	x1, x0
  424f2c:	mov	x0, x3
  424f30:	bl	44dcd0 <warn@@Base>
  424f34:	mov	w0, #0x0                   	// #0
  424f38:	b	425bd8 <ferror@plt+0x22348>
  424f3c:	ldr	x1, [sp, #200]
  424f40:	ldr	x0, [sp, #144]
  424f44:	sub	x0, x1, x0
  424f48:	str	x0, [sp, #208]
  424f4c:	ldr	x0, [sp, #32]
  424f50:	bl	41a190 <ferror@plt+0x16900>
  424f54:	cmp	w0, #0x0
  424f58:	b.ne	424f88 <ferror@plt+0x216f8>  // b.any
  424f5c:	adrp	x0, 45a000 <warn@@Base+0xc330>
  424f60:	add	x0, x0, #0x3a8
  424f64:	bl	403840 <gettext@plt>
  424f68:	mov	x2, x0
  424f6c:	ldr	x0, [sp, #40]
  424f70:	ldr	x0, [x0, #16]
  424f74:	mov	x1, x0
  424f78:	mov	x0, x2
  424f7c:	bl	44dcd0 <warn@@Base>
  424f80:	mov	w0, #0x0                   	// #0
  424f84:	b	425bd8 <ferror@plt+0x22348>
  424f88:	str	wzr, [sp, #256]
  424f8c:	b	425230 <ferror@plt+0x219a0>
  424f90:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  424f94:	add	x0, x0, #0x568
  424f98:	ldr	x2, [x0]
  424f9c:	ldr	w1, [sp, #256]
  424fa0:	mov	x0, x1
  424fa4:	lsl	x0, x0, #1
  424fa8:	add	x0, x0, x1
  424fac:	lsl	x0, x0, #2
  424fb0:	add	x0, x0, x1
  424fb4:	lsl	x0, x0, #3
  424fb8:	add	x0, x2, x0
  424fbc:	ldr	w0, [x0, #72]
  424fc0:	str	w0, [sp, #68]
  424fc4:	ldr	w1, [sp, #68]
  424fc8:	ldr	w0, [sp, #284]
  424fcc:	cmp	w1, w0
  424fd0:	b.ls	424fdc <ferror@plt+0x2174c>  // b.plast
  424fd4:	ldr	w0, [sp, #68]
  424fd8:	str	w0, [sp, #284]
  424fdc:	ldr	w0, [sp, #244]
  424fe0:	cmp	w0, #0x0
  424fe4:	b.eq	425224 <ferror@plt+0x21994>  // b.none
  424fe8:	ldr	w0, [sp, #68]
  424fec:	cmp	w0, #0x0
  424ff0:	b.eq	425224 <ferror@plt+0x21994>  // b.none
  424ff4:	ldr	w0, [sp, #248]
  424ff8:	cmp	w0, #0x0
  424ffc:	b.ne	42508c <ferror@plt+0x217fc>  // b.any
  425000:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  425004:	add	x0, x0, #0x568
  425008:	ldr	x2, [x0]
  42500c:	ldr	w1, [sp, #256]
  425010:	mov	x0, x1
  425014:	lsl	x0, x0, #1
  425018:	add	x0, x0, x1
  42501c:	lsl	x0, x0, #2
  425020:	add	x0, x0, x1
  425024:	lsl	x0, x0, #3
  425028:	add	x0, x2, x0
  42502c:	ldr	x0, [x0, #48]
  425030:	ldr	x0, [x0]
  425034:	str	x0, [sp, #272]
  425038:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  42503c:	add	x0, x0, #0x568
  425040:	ldr	x2, [x0]
  425044:	ldr	w1, [sp, #256]
  425048:	mov	x0, x1
  42504c:	lsl	x0, x0, #1
  425050:	add	x0, x0, x1
  425054:	lsl	x0, x0, #2
  425058:	add	x0, x0, x1
  42505c:	lsl	x0, x0, #3
  425060:	add	x0, x2, x0
  425064:	ldr	x0, [x0, #56]
  425068:	ldr	x0, [x0]
  42506c:	str	x0, [sp, #264]
  425070:	ldr	w0, [sp, #256]
  425074:	str	w0, [sp, #260]
  425078:	mov	w0, #0x1                   	// #1
  42507c:	str	w0, [sp, #248]
  425080:	mov	w0, #0x1                   	// #1
  425084:	str	w0, [sp, #252]
  425088:	b	425214 <ferror@plt+0x21984>
  42508c:	str	wzr, [sp, #252]
  425090:	b	425214 <ferror@plt+0x21984>
  425094:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  425098:	add	x0, x0, #0x568
  42509c:	ldr	x2, [x0]
  4250a0:	ldr	w1, [sp, #256]
  4250a4:	mov	x0, x1
  4250a8:	lsl	x0, x0, #1
  4250ac:	add	x0, x0, x1
  4250b0:	lsl	x0, x0, #2
  4250b4:	add	x0, x0, x1
  4250b8:	lsl	x0, x0, #3
  4250bc:	add	x0, x2, x0
  4250c0:	ldr	x1, [x0, #48]
  4250c4:	ldr	w0, [sp, #252]
  4250c8:	lsl	x0, x0, #3
  4250cc:	add	x0, x1, x0
  4250d0:	ldr	x0, [x0]
  4250d4:	ldr	x1, [sp, #272]
  4250d8:	cmp	x1, x0
  4250dc:	b.hi	425178 <ferror@plt+0x218e8>  // b.pmore
  4250e0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4250e4:	add	x0, x0, #0x568
  4250e8:	ldr	x2, [x0]
  4250ec:	ldr	w1, [sp, #256]
  4250f0:	mov	x0, x1
  4250f4:	lsl	x0, x0, #1
  4250f8:	add	x0, x0, x1
  4250fc:	lsl	x0, x0, #2
  425100:	add	x0, x0, x1
  425104:	lsl	x0, x0, #3
  425108:	add	x0, x2, x0
  42510c:	ldr	x1, [x0, #48]
  425110:	ldr	w0, [sp, #252]
  425114:	lsl	x0, x0, #3
  425118:	add	x0, x1, x0
  42511c:	ldr	x0, [x0]
  425120:	ldr	x1, [sp, #272]
  425124:	cmp	x1, x0
  425128:	b.ne	425180 <ferror@plt+0x218f0>  // b.any
  42512c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  425130:	add	x0, x0, #0x568
  425134:	ldr	x2, [x0]
  425138:	ldr	w1, [sp, #256]
  42513c:	mov	x0, x1
  425140:	lsl	x0, x0, #1
  425144:	add	x0, x0, x1
  425148:	lsl	x0, x0, #2
  42514c:	add	x0, x0, x1
  425150:	lsl	x0, x0, #3
  425154:	add	x0, x2, x0
  425158:	ldr	x1, [x0, #56]
  42515c:	ldr	w0, [sp, #252]
  425160:	lsl	x0, x0, #3
  425164:	add	x0, x1, x0
  425168:	ldr	x0, [x0]
  42516c:	ldr	x1, [sp, #264]
  425170:	cmp	x1, x0
  425174:	b.ls	425180 <ferror@plt+0x218f0>  // b.plast
  425178:	str	wzr, [sp, #244]
  42517c:	b	425224 <ferror@plt+0x21994>
  425180:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  425184:	add	x0, x0, #0x568
  425188:	ldr	x2, [x0]
  42518c:	ldr	w1, [sp, #256]
  425190:	mov	x0, x1
  425194:	lsl	x0, x0, #1
  425198:	add	x0, x0, x1
  42519c:	lsl	x0, x0, #2
  4251a0:	add	x0, x0, x1
  4251a4:	lsl	x0, x0, #3
  4251a8:	add	x0, x2, x0
  4251ac:	ldr	x1, [x0, #48]
  4251b0:	ldr	w0, [sp, #252]
  4251b4:	lsl	x0, x0, #3
  4251b8:	add	x0, x1, x0
  4251bc:	ldr	x0, [x0]
  4251c0:	str	x0, [sp, #272]
  4251c4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4251c8:	add	x0, x0, #0x568
  4251cc:	ldr	x2, [x0]
  4251d0:	ldr	w1, [sp, #256]
  4251d4:	mov	x0, x1
  4251d8:	lsl	x0, x0, #1
  4251dc:	add	x0, x0, x1
  4251e0:	lsl	x0, x0, #2
  4251e4:	add	x0, x0, x1
  4251e8:	lsl	x0, x0, #3
  4251ec:	add	x0, x2, x0
  4251f0:	ldr	x1, [x0, #56]
  4251f4:	ldr	w0, [sp, #252]
  4251f8:	lsl	x0, x0, #3
  4251fc:	add	x0, x1, x0
  425200:	ldr	x0, [x0]
  425204:	str	x0, [sp, #264]
  425208:	ldr	w0, [sp, #252]
  42520c:	add	w0, w0, #0x1
  425210:	str	w0, [sp, #252]
  425214:	ldr	w1, [sp, #252]
  425218:	ldr	w0, [sp, #68]
  42521c:	cmp	w1, w0
  425220:	b.cc	425094 <ferror@plt+0x21804>  // b.lo, b.ul, b.last
  425224:	ldr	w0, [sp, #256]
  425228:	add	w0, w0, #0x1
  42522c:	str	w0, [sp, #256]
  425230:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  425234:	add	x0, x0, #0x55c
  425238:	ldr	w0, [x0]
  42523c:	ldr	w1, [sp, #256]
  425240:	cmp	w1, w0
  425244:	b.cc	424f90 <ferror@plt+0x21700>  // b.lo, b.ul, b.last
  425248:	ldr	w0, [sp, #248]
  42524c:	cmp	w0, #0x0
  425250:	b.ne	425264 <ferror@plt+0x219d4>  // b.any
  425254:	adrp	x0, 45a000 <warn@@Base+0xc330>
  425258:	add	x0, x0, #0x400
  42525c:	bl	403840 <gettext@plt>
  425260:	bl	44dbd0 <error@@Base>
  425264:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  425268:	add	x0, x0, #0x568
  42526c:	ldr	x2, [x0]
  425270:	ldr	w1, [sp, #260]
  425274:	mov	x0, x1
  425278:	lsl	x0, x0, #1
  42527c:	add	x0, x0, x1
  425280:	lsl	x0, x0, #2
  425284:	add	x0, x0, x1
  425288:	lsl	x0, x0, #3
  42528c:	add	x0, x2, x0
  425290:	ldr	w0, [x0, #72]
  425294:	cmp	w0, #0x0
  425298:	b.eq	425388 <ferror@plt+0x21af8>  // b.none
  42529c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4252a0:	add	x0, x0, #0x568
  4252a4:	ldr	x2, [x0]
  4252a8:	ldr	w1, [sp, #260]
  4252ac:	mov	x0, x1
  4252b0:	lsl	x0, x0, #1
  4252b4:	add	x0, x0, x1
  4252b8:	lsl	x0, x0, #2
  4252bc:	add	x0, x0, x1
  4252c0:	lsl	x0, x0, #3
  4252c4:	add	x0, x2, x0
  4252c8:	ldr	x0, [x0, #48]
  4252cc:	ldr	x0, [x0]
  4252d0:	ldr	x1, [sp, #208]
  4252d4:	cmp	x1, x0
  4252d8:	b.eq	425388 <ferror@plt+0x21af8>  // b.none
  4252dc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4252e0:	add	x0, x0, #0x568
  4252e4:	ldr	x2, [x0]
  4252e8:	ldr	w1, [sp, #260]
  4252ec:	mov	x0, x1
  4252f0:	lsl	x0, x0, #1
  4252f4:	add	x0, x0, x1
  4252f8:	lsl	x0, x0, #2
  4252fc:	add	x0, x0, x1
  425300:	lsl	x0, x0, #3
  425304:	add	x0, x2, x0
  425308:	ldr	x0, [x0, #56]
  42530c:	ldr	x0, [x0]
  425310:	ldr	x1, [sp, #208]
  425314:	cmp	x1, x0
  425318:	b.eq	425388 <ferror@plt+0x21af8>  // b.none
  42531c:	adrp	x0, 45a000 <warn@@Base+0xc330>
  425320:	add	x0, x0, #0x430
  425324:	bl	403840 <gettext@plt>
  425328:	mov	x20, x0
  42532c:	ldr	x0, [sp, #40]
  425330:	ldr	x19, [x0, #16]
  425334:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  425338:	add	x0, x0, #0x568
  42533c:	ldr	x2, [x0]
  425340:	ldr	w1, [sp, #260]
  425344:	mov	x0, x1
  425348:	lsl	x0, x0, #1
  42534c:	add	x0, x0, x1
  425350:	lsl	x0, x0, #2
  425354:	add	x0, x0, x1
  425358:	lsl	x0, x0, #3
  42535c:	add	x0, x2, x0
  425360:	ldr	x0, [x0, #48]
  425364:	ldr	x0, [x0]
  425368:	mov	x1, x0
  42536c:	adrp	x0, 455000 <warn@@Base+0x7330>
  425370:	add	x0, x0, #0xf70
  425374:	bl	40f570 <ferror@plt+0xbce0>
  425378:	mov	x2, x0
  42537c:	mov	x1, x19
  425380:	mov	x0, x20
  425384:	bl	44dcd0 <warn@@Base>
  425388:	ldr	w0, [sp, #244]
  42538c:	cmp	w0, #0x0
  425390:	b.ne	4253a4 <ferror@plt+0x21b14>  // b.any
  425394:	ldr	w0, [sp, #284]
  425398:	mov	x1, #0x4                   	// #4
  42539c:	bl	433500 <ferror@plt+0x2fc70>
  4253a0:	str	x0, [sp, #224]
  4253a4:	mov	w1, #0x0                   	// #0
  4253a8:	ldr	x0, [sp, #40]
  4253ac:	bl	4181a4 <ferror@plt+0x14914>
  4253b0:	mov	x1, #0x0                   	// #0
  4253b4:	ldr	x0, [sp, #40]
  4253b8:	bl	40aea8 <ferror@plt+0x7618>
  4253bc:	cmp	w0, #0x0
  4253c0:	b.eq	4253d4 <ferror@plt+0x21b44>  // b.none
  4253c4:	adrp	x0, 45a000 <warn@@Base+0xc330>
  4253c8:	add	x0, x0, #0x460
  4253cc:	bl	403840 <gettext@plt>
  4253d0:	bl	403780 <printf@plt>
  4253d4:	adrp	x0, 45a000 <warn@@Base+0xc330>
  4253d8:	add	x0, x0, #0x4b8
  4253dc:	bl	403840 <gettext@plt>
  4253e0:	bl	403780 <printf@plt>
  4253e4:	str	wzr, [sp, #248]
  4253e8:	ldr	w0, [sp, #260]
  4253ec:	str	w0, [sp, #256]
  4253f0:	b	425b24 <ferror@plt+0x22294>
  4253f4:	ldr	w0, [sp, #244]
  4253f8:	cmp	w0, #0x0
  4253fc:	b.ne	425528 <ferror@plt+0x21c98>  // b.any
  425400:	str	wzr, [sp, #156]
  425404:	b	42542c <ferror@plt+0x21b9c>
  425408:	ldr	w0, [sp, #156]
  42540c:	lsl	x0, x0, #2
  425410:	ldr	x1, [sp, #224]
  425414:	add	x0, x1, x0
  425418:	ldr	w1, [sp, #156]
  42541c:	str	w1, [x0]
  425420:	ldr	w0, [sp, #156]
  425424:	add	w0, w0, #0x1
  425428:	str	w0, [sp, #156]
  42542c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  425430:	add	x0, x0, #0x568
  425434:	ldr	x2, [x0]
  425438:	ldr	w1, [sp, #256]
  42543c:	mov	x0, x1
  425440:	lsl	x0, x0, #1
  425444:	add	x0, x0, x1
  425448:	lsl	x0, x0, #2
  42544c:	add	x0, x0, x1
  425450:	lsl	x0, x0, #3
  425454:	add	x0, x2, x0
  425458:	ldr	w0, [x0, #72]
  42545c:	ldr	w1, [sp, #156]
  425460:	cmp	w1, w0
  425464:	b.cc	425408 <ferror@plt+0x21b78>  // b.lo, b.ul, b.last
  425468:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  42546c:	add	x0, x0, #0x568
  425470:	ldr	x2, [x0]
  425474:	ldr	w1, [sp, #256]
  425478:	mov	x0, x1
  42547c:	lsl	x0, x0, #1
  425480:	add	x0, x0, x1
  425484:	lsl	x0, x0, #2
  425488:	add	x0, x0, x1
  42548c:	lsl	x0, x0, #3
  425490:	add	x0, x2, x0
  425494:	ldr	x1, [x0, #48]
  425498:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  42549c:	add	x0, x0, #0x9e0
  4254a0:	str	x1, [x0]
  4254a4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4254a8:	add	x0, x0, #0x568
  4254ac:	ldr	x2, [x0]
  4254b0:	ldr	w1, [sp, #256]
  4254b4:	mov	x0, x1
  4254b8:	lsl	x0, x0, #1
  4254bc:	add	x0, x0, x1
  4254c0:	lsl	x0, x0, #2
  4254c4:	add	x0, x0, x1
  4254c8:	lsl	x0, x0, #3
  4254cc:	add	x0, x2, x0
  4254d0:	ldr	x1, [x0, #56]
  4254d4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4254d8:	add	x0, x0, #0x9e8
  4254dc:	str	x1, [x0]
  4254e0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4254e4:	add	x0, x0, #0x568
  4254e8:	ldr	x2, [x0]
  4254ec:	ldr	w1, [sp, #256]
  4254f0:	mov	x0, x1
  4254f4:	lsl	x0, x0, #1
  4254f8:	add	x0, x0, x1
  4254fc:	lsl	x0, x0, #2
  425500:	add	x0, x0, x1
  425504:	lsl	x0, x0, #3
  425508:	add	x0, x2, x0
  42550c:	ldr	w0, [x0, #72]
  425510:	mov	w1, w0
  425514:	adrp	x0, 424000 <ferror@plt+0x20770>
  425518:	add	x3, x0, #0x724
  42551c:	mov	x2, #0x4                   	// #4
  425520:	ldr	x0, [sp, #224]
  425524:	bl	4030e0 <qsort@plt>
  425528:	mov	w0, #0x1                   	// #1
  42552c:	str	w0, [sp, #152]
  425530:	str	wzr, [sp, #156]
  425534:	b	425adc <ferror@plt+0x2224c>
  425538:	ldr	w0, [sp, #244]
  42553c:	cmp	w0, #0x0
  425540:	b.ne	42555c <ferror@plt+0x21ccc>  // b.any
  425544:	ldr	w0, [sp, #156]
  425548:	lsl	x0, x0, #2
  42554c:	ldr	x1, [sp, #224]
  425550:	add	x0, x1, x0
  425554:	ldr	w0, [x0]
  425558:	b	425560 <ferror@plt+0x21cd0>
  42555c:	ldr	w0, [sp, #156]
  425560:	str	w0, [sp, #252]
  425564:	ldr	w0, [sp, #156]
  425568:	cmp	w0, #0x0
  42556c:	b.eq	4256f8 <ferror@plt+0x21e68>  // b.none
  425570:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  425574:	add	x0, x0, #0x568
  425578:	ldr	x2, [x0]
  42557c:	ldr	w1, [sp, #256]
  425580:	mov	x0, x1
  425584:	lsl	x0, x0, #1
  425588:	add	x0, x0, x1
  42558c:	lsl	x0, x0, #2
  425590:	add	x0, x0, x1
  425594:	lsl	x0, x0, #3
  425598:	add	x0, x2, x0
  42559c:	ldr	x1, [x0, #48]
  4255a0:	ldr	w0, [sp, #244]
  4255a4:	cmp	w0, #0x0
  4255a8:	b.eq	4255c0 <ferror@plt+0x21d30>  // b.none
  4255ac:	ldr	w0, [sp, #156]
  4255b0:	sub	w0, w0, #0x1
  4255b4:	mov	w0, w0
  4255b8:	lsl	x0, x0, #3
  4255bc:	b	4255e4 <ferror@plt+0x21d54>
  4255c0:	ldr	w0, [sp, #156]
  4255c4:	sub	w0, w0, #0x1
  4255c8:	mov	w0, w0
  4255cc:	lsl	x0, x0, #2
  4255d0:	ldr	x2, [sp, #224]
  4255d4:	add	x0, x2, x0
  4255d8:	ldr	w0, [x0]
  4255dc:	mov	w0, w0
  4255e0:	lsl	x0, x0, #3
  4255e4:	add	x0, x1, x0
  4255e8:	ldr	x2, [x0]
  4255ec:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4255f0:	add	x0, x0, #0x568
  4255f4:	ldr	x3, [x0]
  4255f8:	ldr	w1, [sp, #256]
  4255fc:	mov	x0, x1
  425600:	lsl	x0, x0, #1
  425604:	add	x0, x0, x1
  425608:	lsl	x0, x0, #2
  42560c:	add	x0, x0, x1
  425610:	lsl	x0, x0, #3
  425614:	add	x0, x3, x0
  425618:	ldr	x1, [x0, #48]
  42561c:	ldr	w0, [sp, #252]
  425620:	lsl	x0, x0, #3
  425624:	add	x0, x1, x0
  425628:	ldr	x0, [x0]
  42562c:	cmp	x2, x0
  425630:	b.ne	4256f8 <ferror@plt+0x21e68>  // b.any
  425634:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  425638:	add	x0, x0, #0x568
  42563c:	ldr	x2, [x0]
  425640:	ldr	w1, [sp, #256]
  425644:	mov	x0, x1
  425648:	lsl	x0, x0, #1
  42564c:	add	x0, x0, x1
  425650:	lsl	x0, x0, #2
  425654:	add	x0, x0, x1
  425658:	lsl	x0, x0, #3
  42565c:	add	x0, x2, x0
  425660:	ldr	x1, [x0, #56]
  425664:	ldr	w0, [sp, #244]
  425668:	cmp	w0, #0x0
  42566c:	b.eq	425684 <ferror@plt+0x21df4>  // b.none
  425670:	ldr	w0, [sp, #156]
  425674:	sub	w0, w0, #0x1
  425678:	mov	w0, w0
  42567c:	lsl	x0, x0, #3
  425680:	b	4256a8 <ferror@plt+0x21e18>
  425684:	ldr	w0, [sp, #156]
  425688:	sub	w0, w0, #0x1
  42568c:	mov	w0, w0
  425690:	lsl	x0, x0, #2
  425694:	ldr	x2, [sp, #224]
  425698:	add	x0, x2, x0
  42569c:	ldr	w0, [x0]
  4256a0:	mov	w0, w0
  4256a4:	lsl	x0, x0, #3
  4256a8:	add	x0, x1, x0
  4256ac:	ldr	x2, [x0]
  4256b0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4256b4:	add	x0, x0, #0x568
  4256b8:	ldr	x3, [x0]
  4256bc:	ldr	w1, [sp, #256]
  4256c0:	mov	x0, x1
  4256c4:	lsl	x0, x0, #1
  4256c8:	add	x0, x0, x1
  4256cc:	lsl	x0, x0, #2
  4256d0:	add	x0, x0, x1
  4256d4:	lsl	x0, x0, #3
  4256d8:	add	x0, x3, x0
  4256dc:	ldr	x1, [x0, #56]
  4256e0:	ldr	w0, [sp, #252]
  4256e4:	lsl	x0, x0, #3
  4256e8:	add	x0, x1, x0
  4256ec:	ldr	x0, [x0]
  4256f0:	cmp	x2, x0
  4256f4:	b.eq	425acc <ferror@plt+0x2223c>  // b.none
  4256f8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4256fc:	add	x0, x0, #0x568
  425700:	ldr	x2, [x0]
  425704:	ldr	w1, [sp, #256]
  425708:	mov	x0, x1
  42570c:	lsl	x0, x0, #1
  425710:	add	x0, x0, x1
  425714:	lsl	x0, x0, #2
  425718:	add	x0, x0, x1
  42571c:	lsl	x0, x0, #3
  425720:	add	x0, x2, x0
  425724:	ldr	x1, [x0, #64]
  425728:	ldr	w0, [sp, #252]
  42572c:	lsl	x0, x0, #2
  425730:	add	x0, x1, x0
  425734:	ldr	w0, [x0]
  425738:	str	w0, [sp, #96]
  42573c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  425740:	add	x0, x0, #0x568
  425744:	ldr	x2, [x0]
  425748:	ldr	w1, [sp, #256]
  42574c:	mov	x0, x1
  425750:	lsl	x0, x0, #1
  425754:	add	x0, x0, x1
  425758:	lsl	x0, x0, #2
  42575c:	add	x0, x0, x1
  425760:	lsl	x0, x0, #3
  425764:	add	x0, x2, x0
  425768:	ldr	x1, [x0, #48]
  42576c:	ldr	w0, [sp, #252]
  425770:	lsl	x0, x0, #3
  425774:	add	x0, x1, x0
  425778:	ldr	x0, [x0]
  42577c:	str	x0, [sp, #88]
  425780:	ldr	x1, [sp, #144]
  425784:	ldr	x0, [sp, #88]
  425788:	add	x0, x1, x0
  42578c:	str	x0, [sp, #136]
  425790:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  425794:	add	x0, x0, #0x568
  425798:	ldr	x2, [x0]
  42579c:	ldr	w1, [sp, #256]
  4257a0:	mov	x0, x1
  4257a4:	lsl	x0, x0, #1
  4257a8:	add	x0, x0, x1
  4257ac:	lsl	x0, x0, #2
  4257b0:	add	x0, x0, x1
  4257b4:	lsl	x0, x0, #3
  4257b8:	add	x0, x2, x0
  4257bc:	ldr	x1, [x0, #56]
  4257c0:	ldr	w0, [sp, #252]
  4257c4:	lsl	x0, x0, #3
  4257c8:	add	x0, x1, x0
  4257cc:	ldr	x0, [x0]
  4257d0:	str	x0, [sp, #80]
  4257d4:	mov	x0, #0xffffffffffffffff    	// #-1
  4257d8:	ldr	x1, [sp, #80]
  4257dc:	cmp	x1, x0
  4257e0:	b.eq	4257f8 <ferror@plt+0x21f68>  // b.none
  4257e4:	ldr	x1, [sp, #144]
  4257e8:	ldr	x0, [sp, #80]
  4257ec:	add	x0, x1, x0
  4257f0:	str	x0, [sp, #232]
  4257f4:	b	4257fc <ferror@plt+0x21f6c>
  4257f8:	str	xzr, [sp, #232]
  4257fc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  425800:	add	x0, x0, #0x568
  425804:	ldr	x2, [x0]
  425808:	ldr	w1, [sp, #256]
  42580c:	mov	x0, x1
  425810:	lsl	x0, x0, #1
  425814:	add	x0, x0, x1
  425818:	lsl	x0, x0, #2
  42581c:	add	x0, x0, x1
  425820:	lsl	x0, x0, #3
  425824:	add	x0, x2, x0
  425828:	ldr	x0, [x0, #24]
  42582c:	str	x0, [sp, #72]
  425830:	ldr	x0, [sp, #232]
  425834:	cmp	x0, #0x0
  425838:	b.eq	425884 <ferror@plt+0x21ff4>  // b.none
  42583c:	ldr	x1, [sp, #232]
  425840:	ldr	x0, [sp, #136]
  425844:	cmp	x1, x0
  425848:	b.cs	425884 <ferror@plt+0x21ff4>  // b.hs, b.nlast
  42584c:	ldr	x0, [sp, #232]
  425850:	str	x0, [sp, #48]
  425854:	add	x0, sp, #0x30
  425858:	ldr	x3, [sp, #136]
  42585c:	ldr	w2, [sp, #256]
  425860:	mov	x1, x0
  425864:	ldr	x0, [sp, #40]
  425868:	bl	4227b0 <ferror@plt+0x1ef20>
  42586c:	ldr	x0, [sp, #56]
  425870:	ldr	x1, [sp, #232]
  425874:	cmp	x1, x0
  425878:	b.ne	425884 <ferror@plt+0x21ff4>  // b.any
  42587c:	ldr	x0, [sp, #48]
  425880:	str	x0, [sp, #56]
  425884:	ldr	w0, [sp, #248]
  425888:	cmp	w0, #0x0
  42588c:	b.eq	42589c <ferror@plt+0x2200c>  // b.none
  425890:	ldr	w0, [sp, #152]
  425894:	cmp	w0, #0x0
  425898:	b.ne	4258a8 <ferror@plt+0x22018>  // b.any
  42589c:	mov	w0, #0x1                   	// #1
  4258a0:	str	w0, [sp, #248]
  4258a4:	b	425924 <ferror@plt+0x22094>
  4258a8:	ldr	x0, [sp, #56]
  4258ac:	ldr	x1, [sp, #136]
  4258b0:	cmp	x1, x0
  4258b4:	b.ls	4258e8 <ferror@plt+0x22058>  // b.plast
  4258b8:	adrp	x0, 45a000 <warn@@Base+0xc330>
  4258bc:	add	x0, x0, #0x4f8
  4258c0:	bl	403840 <gettext@plt>
  4258c4:	mov	x3, x0
  4258c8:	ldr	x1, [sp, #56]
  4258cc:	ldr	x0, [sp, #144]
  4258d0:	sub	x0, x1, x0
  4258d4:	ldr	x2, [sp, #88]
  4258d8:	mov	x1, x0
  4258dc:	mov	x0, x3
  4258e0:	bl	44dcd0 <warn@@Base>
  4258e4:	b	425924 <ferror@plt+0x22094>
  4258e8:	ldr	x0, [sp, #56]
  4258ec:	ldr	x1, [sp, #136]
  4258f0:	cmp	x1, x0
  4258f4:	b.cs	425924 <ferror@plt+0x22094>  // b.hs, b.nlast
  4258f8:	adrp	x0, 45a000 <warn@@Base+0xc330>
  4258fc:	add	x0, x0, #0x530
  425900:	bl	403840 <gettext@plt>
  425904:	mov	x3, x0
  425908:	ldr	x1, [sp, #56]
  42590c:	ldr	x0, [sp, #144]
  425910:	sub	x0, x1, x0
  425914:	ldr	x2, [sp, #88]
  425918:	mov	x1, x0
  42591c:	mov	x0, x3
  425920:	bl	44dcd0 <warn@@Base>
  425924:	ldr	x0, [sp, #136]
  425928:	str	x0, [sp, #56]
  42592c:	ldr	x0, [sp, #232]
  425930:	str	x0, [sp, #48]
  425934:	ldr	x1, [sp, #88]
  425938:	ldr	x0, [sp, #112]
  42593c:	cmp	x1, x0
  425940:	b.cc	42595c <ferror@plt+0x220cc>  // b.lo, b.ul, b.last
  425944:	adrp	x0, 45a000 <warn@@Base+0xc330>
  425948:	add	x0, x0, #0x570
  42594c:	bl	403840 <gettext@plt>
  425950:	ldr	x1, [sp, #88]
  425954:	bl	44dcd0 <warn@@Base>
  425958:	b	425ad0 <ferror@plt+0x22240>
  42595c:	ldr	x0, [sp, #232]
  425960:	cmp	x0, #0x0
  425964:	b.eq	425990 <ferror@plt+0x22100>  // b.none
  425968:	ldr	x1, [sp, #80]
  42596c:	ldr	x0, [sp, #112]
  425970:	cmp	x1, x0
  425974:	b.cc	425990 <ferror@plt+0x22100>  // b.lo, b.ul, b.last
  425978:	adrp	x0, 45a000 <warn@@Base+0xc330>
  42597c:	add	x0, x0, #0x5a8
  425980:	bl	403840 <gettext@plt>
  425984:	ldr	x1, [sp, #80]
  425988:	bl	44dcd0 <warn@@Base>
  42598c:	b	425ad0 <ferror@plt+0x22240>
  425990:	ldr	w0, [sp, #124]
  425994:	cmp	w0, #0x0
  425998:	b.ne	4259fc <ferror@plt+0x2216c>  // b.any
  42599c:	ldr	w0, [sp, #220]
  4259a0:	cmp	w0, #0x0
  4259a4:	b.eq	4259d0 <ferror@plt+0x22140>  // b.none
  4259a8:	add	x1, sp, #0x30
  4259ac:	add	x0, sp, #0x38
  4259b0:	ldr	w5, [sp, #96]
  4259b4:	mov	x4, x1
  4259b8:	ldr	x3, [sp, #88]
  4259bc:	ldr	w2, [sp, #256]
  4259c0:	mov	x1, x0
  4259c4:	ldr	x0, [sp, #40]
  4259c8:	bl	423bf0 <ferror@plt+0x20360>
  4259cc:	b	425a44 <ferror@plt+0x221b4>
  4259d0:	add	x1, sp, #0x30
  4259d4:	add	x0, sp, #0x38
  4259d8:	ldr	w6, [sp, #96]
  4259dc:	mov	x5, x1
  4259e0:	ldr	x4, [sp, #72]
  4259e4:	ldr	x3, [sp, #88]
  4259e8:	ldr	w2, [sp, #256]
  4259ec:	mov	x1, x0
  4259f0:	ldr	x0, [sp, #40]
  4259f4:	bl	4229a8 <ferror@plt+0x1f118>
  4259f8:	b	425a44 <ferror@plt+0x221b4>
  4259fc:	ldr	w0, [sp, #220]
  425a00:	cmp	w0, #0x0
  425a04:	b.eq	425a1c <ferror@plt+0x2218c>  // b.none
  425a08:	adrp	x0, 45a000 <warn@@Base+0xc330>
  425a0c:	add	x0, x0, #0x5e8
  425a10:	bl	403840 <gettext@plt>
  425a14:	bl	44dcd0 <warn@@Base>
  425a18:	b	425a44 <ferror@plt+0x221b4>
  425a1c:	add	x1, sp, #0x30
  425a20:	add	x0, sp, #0x38
  425a24:	ldr	w6, [sp, #96]
  425a28:	mov	x5, x1
  425a2c:	ldr	x4, [sp, #72]
  425a30:	ldr	x3, [sp, #88]
  425a34:	ldr	w2, [sp, #256]
  425a38:	mov	x1, x0
  425a3c:	ldr	x0, [sp, #40]
  425a40:	bl	4231dc <ferror@plt+0x1f94c>
  425a44:	ldr	w0, [sp, #152]
  425a48:	cmp	w0, #0x0
  425a4c:	b.eq	425a90 <ferror@plt+0x22200>  // b.none
  425a50:	ldr	x0, [sp, #232]
  425a54:	cmp	x0, #0x0
  425a58:	b.eq	425a90 <ferror@plt+0x22200>  // b.none
  425a5c:	ldr	x0, [sp, #56]
  425a60:	ldr	x1, [sp, #232]
  425a64:	cmp	x1, x0
  425a68:	b.eq	425a90 <ferror@plt+0x22200>  // b.none
  425a6c:	ldr	x0, [sp, #48]
  425a70:	ldr	x1, [sp, #136]
  425a74:	cmp	x1, x0
  425a78:	b.eq	425a90 <ferror@plt+0x22200>  // b.none
  425a7c:	str	wzr, [sp, #152]
  425a80:	adrp	x0, 45a000 <warn@@Base+0xc330>
  425a84:	add	x0, x0, #0x608
  425a88:	bl	403840 <gettext@plt>
  425a8c:	bl	44dcd0 <warn@@Base>
  425a90:	ldr	x0, [sp, #232]
  425a94:	cmp	x0, #0x0
  425a98:	b.eq	425ad0 <ferror@plt+0x22240>  // b.none
  425a9c:	ldr	x0, [sp, #56]
  425aa0:	ldr	x1, [sp, #232]
  425aa4:	cmp	x1, x0
  425aa8:	b.ne	425ad0 <ferror@plt+0x22240>  // b.any
  425aac:	ldr	x1, [sp, #48]
  425ab0:	add	x0, sp, #0x38
  425ab4:	mov	x3, x1
  425ab8:	ldr	w2, [sp, #256]
  425abc:	mov	x1, x0
  425ac0:	ldr	x0, [sp, #40]
  425ac4:	bl	4227b0 <ferror@plt+0x1ef20>
  425ac8:	b	425ad0 <ferror@plt+0x22240>
  425acc:	nop
  425ad0:	ldr	w0, [sp, #156]
  425ad4:	add	w0, w0, #0x1
  425ad8:	str	w0, [sp, #156]
  425adc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  425ae0:	add	x0, x0, #0x568
  425ae4:	ldr	x2, [x0]
  425ae8:	ldr	w1, [sp, #256]
  425aec:	mov	x0, x1
  425af0:	lsl	x0, x0, #1
  425af4:	add	x0, x0, x1
  425af8:	lsl	x0, x0, #2
  425afc:	add	x0, x0, x1
  425b00:	lsl	x0, x0, #3
  425b04:	add	x0, x2, x0
  425b08:	ldr	w0, [x0, #72]
  425b0c:	ldr	w1, [sp, #156]
  425b10:	cmp	w1, w0
  425b14:	b.cc	425538 <ferror@plt+0x21ca8>  // b.lo, b.ul, b.last
  425b18:	ldr	w0, [sp, #256]
  425b1c:	add	w0, w0, #0x1
  425b20:	str	w0, [sp, #256]
  425b24:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  425b28:	add	x0, x0, #0x55c
  425b2c:	ldr	w0, [x0]
  425b30:	ldr	w1, [sp, #256]
  425b34:	cmp	w1, w0
  425b38:	b.cc	4253f4 <ferror@plt+0x21b64>  // b.lo, b.ul, b.last
  425b3c:	ldr	x0, [sp, #40]
  425b40:	ldr	x1, [x0, #32]
  425b44:	ldr	x0, [sp, #40]
  425b48:	ldr	x0, [x0, #48]
  425b4c:	add	x1, x1, x0
  425b50:	ldr	x0, [sp, #56]
  425b54:	cmp	x1, x0
  425b58:	b.ls	425bc4 <ferror@plt+0x22334>  // b.plast
  425b5c:	ldr	x0, [sp, #40]
  425b60:	ldr	x1, [x0, #32]
  425b64:	ldr	x0, [sp, #40]
  425b68:	ldr	x0, [x0, #48]
  425b6c:	add	x1, x1, x0
  425b70:	ldr	x0, [sp, #56]
  425b74:	sub	x0, x1, x0
  425b78:	mov	x2, x0
  425b7c:	adrp	x0, 45a000 <warn@@Base+0xc330>
  425b80:	add	x1, x0, #0x650
  425b84:	adrp	x0, 45a000 <warn@@Base+0xc330>
  425b88:	add	x0, x0, #0x688
  425b8c:	bl	402f90 <ngettext@plt>
  425b90:	mov	x3, x0
  425b94:	ldr	x0, [sp, #40]
  425b98:	ldr	x1, [x0, #32]
  425b9c:	ldr	x0, [sp, #40]
  425ba0:	ldr	x0, [x0, #48]
  425ba4:	add	x1, x1, x0
  425ba8:	ldr	x0, [sp, #56]
  425bac:	sub	x1, x1, x0
  425bb0:	ldr	x0, [sp, #40]
  425bb4:	ldr	x0, [x0, #16]
  425bb8:	mov	x2, x0
  425bbc:	mov	x0, x3
  425bc0:	bl	44dcd0 <warn@@Base>
  425bc4:	mov	w0, #0xa                   	// #10
  425bc8:	bl	4037e0 <putchar@plt>
  425bcc:	ldr	x0, [sp, #224]
  425bd0:	bl	403510 <free@plt>
  425bd4:	mov	w0, #0x1                   	// #1
  425bd8:	ldp	x19, x20, [sp, #16]
  425bdc:	ldp	x29, x30, [sp], #288
  425be0:	ret
  425be4:	stp	x29, x30, [sp, #-80]!
  425be8:	mov	x29, sp
  425bec:	str	x0, [sp, #24]
  425bf0:	str	x1, [sp, #16]
  425bf4:	ldr	x0, [sp, #24]
  425bf8:	ldr	x0, [x0, #32]
  425bfc:	str	x0, [sp, #72]
  425c00:	ldr	x0, [sp, #24]
  425c04:	ldr	x0, [x0, #48]
  425c08:	str	x0, [sp, #64]
  425c0c:	ldr	x0, [sp, #24]
  425c10:	ldr	x0, [x0, #40]
  425c14:	str	x0, [sp, #56]
  425c18:	ldr	x0, [sp, #64]
  425c1c:	cmp	x0, #0x0
  425c20:	b.ne	425c50 <ferror@plt+0x223c0>  // b.any
  425c24:	adrp	x0, 45a000 <warn@@Base+0xc330>
  425c28:	add	x0, x0, #0x300
  425c2c:	bl	403840 <gettext@plt>
  425c30:	mov	x2, x0
  425c34:	ldr	x0, [sp, #24]
  425c38:	ldr	x0, [x0, #16]
  425c3c:	mov	x1, x0
  425c40:	mov	x0, x2
  425c44:	bl	403780 <printf@plt>
  425c48:	mov	w0, #0x0                   	// #0
  425c4c:	b	425db4 <ferror@plt+0x22524>
  425c50:	mov	w1, #0x0                   	// #0
  425c54:	ldr	x0, [sp, #24]
  425c58:	bl	4181a4 <ferror@plt+0x14914>
  425c5c:	b	425d9c <ferror@plt+0x2250c>
  425c60:	ldr	x2, [sp, #64]
  425c64:	ldr	x1, [sp, #64]
  425c68:	mov	x0, #0x10                  	// #16
  425c6c:	cmp	x2, #0x10
  425c70:	csel	x0, x1, x0, ls  // ls = plast
  425c74:	str	w0, [sp, #48]
  425c78:	ldr	x1, [sp, #56]
  425c7c:	adrp	x0, 45a000 <warn@@Base+0xc330>
  425c80:	add	x0, x0, #0x6c0
  425c84:	bl	403780 <printf@plt>
  425c88:	str	wzr, [sp, #52]
  425c8c:	b	425cf4 <ferror@plt+0x22464>
  425c90:	ldr	w1, [sp, #52]
  425c94:	ldr	w0, [sp, #48]
  425c98:	cmp	w1, w0
  425c9c:	b.ge	425cc4 <ferror@plt+0x22434>  // b.tcont
  425ca0:	ldrsw	x0, [sp, #52]
  425ca4:	ldr	x1, [sp, #72]
  425ca8:	add	x0, x1, x0
  425cac:	ldrb	w0, [x0]
  425cb0:	mov	w1, w0
  425cb4:	adrp	x0, 45a000 <warn@@Base+0xc330>
  425cb8:	add	x0, x0, #0x6d0
  425cbc:	bl	403780 <printf@plt>
  425cc0:	b	425cd0 <ferror@plt+0x22440>
  425cc4:	adrp	x0, 45a000 <warn@@Base+0xc330>
  425cc8:	add	x0, x0, #0x6d8
  425ccc:	bl	403780 <printf@plt>
  425cd0:	ldr	w0, [sp, #52]
  425cd4:	and	w0, w0, #0x3
  425cd8:	cmp	w0, #0x3
  425cdc:	b.ne	425ce8 <ferror@plt+0x22458>  // b.any
  425ce0:	mov	w0, #0x20                  	// #32
  425ce4:	bl	4037e0 <putchar@plt>
  425ce8:	ldr	w0, [sp, #52]
  425cec:	add	w0, w0, #0x1
  425cf0:	str	w0, [sp, #52]
  425cf4:	ldr	w0, [sp, #52]
  425cf8:	cmp	w0, #0xf
  425cfc:	b.le	425c90 <ferror@plt+0x22400>
  425d00:	str	wzr, [sp, #52]
  425d04:	b	425d54 <ferror@plt+0x224c4>
  425d08:	ldrsw	x0, [sp, #52]
  425d0c:	ldr	x1, [sp, #72]
  425d10:	add	x0, x1, x0
  425d14:	ldrb	w0, [x0]
  425d18:	str	w0, [sp, #44]
  425d1c:	ldr	w0, [sp, #44]
  425d20:	cmp	w0, #0x1f
  425d24:	b.le	425d40 <ferror@plt+0x224b0>
  425d28:	ldr	w0, [sp, #44]
  425d2c:	cmp	w0, #0x7f
  425d30:	b.gt	425d40 <ferror@plt+0x224b0>
  425d34:	ldr	w0, [sp, #44]
  425d38:	bl	4037e0 <putchar@plt>
  425d3c:	b	425d48 <ferror@plt+0x224b8>
  425d40:	mov	w0, #0x2e                  	// #46
  425d44:	bl	4037e0 <putchar@plt>
  425d48:	ldr	w0, [sp, #52]
  425d4c:	add	w0, w0, #0x1
  425d50:	str	w0, [sp, #52]
  425d54:	ldr	w1, [sp, #52]
  425d58:	ldr	w0, [sp, #48]
  425d5c:	cmp	w1, w0
  425d60:	b.lt	425d08 <ferror@plt+0x22478>  // b.tstop
  425d64:	mov	w0, #0xa                   	// #10
  425d68:	bl	4037e0 <putchar@plt>
  425d6c:	ldrsw	x0, [sp, #48]
  425d70:	ldr	x1, [sp, #72]
  425d74:	add	x0, x1, x0
  425d78:	str	x0, [sp, #72]
  425d7c:	ldrsw	x0, [sp, #48]
  425d80:	ldr	x1, [sp, #56]
  425d84:	add	x0, x1, x0
  425d88:	str	x0, [sp, #56]
  425d8c:	ldrsw	x0, [sp, #48]
  425d90:	ldr	x1, [sp, #64]
  425d94:	sub	x0, x1, x0
  425d98:	str	x0, [sp, #64]
  425d9c:	ldr	x0, [sp, #64]
  425da0:	cmp	x0, #0x0
  425da4:	b.ne	425c60 <ferror@plt+0x223d0>  // b.any
  425da8:	mov	w0, #0xa                   	// #10
  425dac:	bl	4037e0 <putchar@plt>
  425db0:	mov	w0, #0x1                   	// #1
  425db4:	ldp	x29, x30, [sp], #80
  425db8:	ret
  425dbc:	stp	x29, x30, [sp, #-32]!
  425dc0:	mov	x29, sp
  425dc4:	str	x0, [sp, #24]
  425dc8:	str	x1, [sp, #16]
  425dcc:	ldr	x0, [sp, #24]
  425dd0:	ldr	w0, [x0, #56]
  425dd4:	mov	w4, #0x0                   	// #0
  425dd8:	mov	w3, #0x0                   	// #0
  425ddc:	mov	w2, w0
  425de0:	ldr	x1, [sp, #16]
  425de4:	ldr	x0, [sp, #24]
  425de8:	bl	4182c4 <ferror@plt+0x14a34>
  425dec:	ldp	x29, x30, [sp], #32
  425df0:	ret
  425df4:	stp	x29, x30, [sp, #-32]!
  425df8:	mov	x29, sp
  425dfc:	str	x0, [sp, #24]
  425e00:	str	x1, [sp, #16]
  425e04:	ldr	x0, [sp, #24]
  425e08:	ldr	w0, [x0, #56]
  425e0c:	mov	w4, #0x1                   	// #1
  425e10:	mov	w3, #0x0                   	// #0
  425e14:	mov	w2, w0
  425e18:	ldr	x1, [sp, #16]
  425e1c:	ldr	x0, [sp, #24]
  425e20:	bl	4182c4 <ferror@plt+0x14a34>
  425e24:	ldp	x29, x30, [sp], #32
  425e28:	ret
  425e2c:	stp	x29, x30, [sp, #-32]!
  425e30:	mov	x29, sp
  425e34:	str	x0, [sp, #24]
  425e38:	str	x1, [sp, #16]
  425e3c:	ldr	x0, [sp, #24]
  425e40:	ldr	w0, [x0, #56]
  425e44:	mov	w4, #0x1                   	// #1
  425e48:	mov	w3, #0x0                   	// #0
  425e4c:	mov	w2, w0
  425e50:	ldr	x1, [sp, #16]
  425e54:	ldr	x0, [sp, #24]
  425e58:	bl	4182c4 <ferror@plt+0x14a34>
  425e5c:	ldp	x29, x30, [sp], #32
  425e60:	ret
  425e64:	stp	x29, x30, [sp, #-208]!
  425e68:	mov	x29, sp
  425e6c:	stp	x19, x20, [sp, #16]
  425e70:	str	x21, [sp, #32]
  425e74:	str	x0, [sp, #56]
  425e78:	str	x1, [sp, #48]
  425e7c:	ldr	x0, [sp, #56]
  425e80:	ldr	x0, [x0, #32]
  425e84:	str	x0, [sp, #200]
  425e88:	ldr	x0, [sp, #56]
  425e8c:	ldr	x0, [x0, #48]
  425e90:	ldr	x1, [sp, #200]
  425e94:	add	x0, x1, x0
  425e98:	str	x0, [sp, #120]
  425e9c:	mov	w1, #0x0                   	// #0
  425ea0:	ldr	x0, [sp, #56]
  425ea4:	bl	4181a4 <ferror@plt+0x14914>
  425ea8:	ldr	x0, [sp, #48]
  425eac:	bl	41a190 <ferror@plt+0x16900>
  425eb0:	b	4268a0 <ferror@plt+0x23010>
  425eb4:	ldr	x0, [sp, #200]
  425eb8:	str	x0, [sp, #192]
  425ebc:	mov	w0, #0x4                   	// #4
  425ec0:	str	w0, [sp, #156]
  425ec4:	ldr	w0, [sp, #156]
  425ec8:	cmp	w0, #0x8
  425ecc:	b.ls	425f00 <ferror@plt+0x22670>  // b.plast
  425ed0:	ldr	w0, [sp, #156]
  425ed4:	mov	x2, x0
  425ed8:	adrp	x0, 455000 <warn@@Base+0x7330>
  425edc:	add	x1, x0, #0xec0
  425ee0:	adrp	x0, 455000 <warn@@Base+0x7330>
  425ee4:	add	x0, x0, #0xf10
  425ee8:	bl	402f90 <ngettext@plt>
  425eec:	mov	w2, #0x8                   	// #8
  425ef0:	ldr	w1, [sp, #156]
  425ef4:	bl	44dbd0 <error@@Base>
  425ef8:	mov	w0, #0x8                   	// #8
  425efc:	str	w0, [sp, #156]
  425f00:	ldr	w0, [sp, #156]
  425f04:	ldr	x1, [sp, #192]
  425f08:	add	x0, x1, x0
  425f0c:	ldr	x1, [sp, #120]
  425f10:	cmp	x1, x0
  425f14:	b.hi	425f40 <ferror@plt+0x226b0>  // b.pmore
  425f18:	ldr	x1, [sp, #192]
  425f1c:	ldr	x0, [sp, #120]
  425f20:	cmp	x1, x0
  425f24:	b.cs	425f3c <ferror@plt+0x226ac>  // b.hs, b.nlast
  425f28:	ldr	x1, [sp, #120]
  425f2c:	ldr	x0, [sp, #192]
  425f30:	sub	x0, x1, x0
  425f34:	str	w0, [sp, #156]
  425f38:	b	425f40 <ferror@plt+0x226b0>
  425f3c:	str	wzr, [sp, #156]
  425f40:	ldr	w0, [sp, #156]
  425f44:	cmp	w0, #0x0
  425f48:	b.eq	425f58 <ferror@plt+0x226c8>  // b.none
  425f4c:	ldr	w0, [sp, #156]
  425f50:	cmp	w0, #0x8
  425f54:	b.ls	425f60 <ferror@plt+0x226d0>  // b.plast
  425f58:	str	xzr, [sp, #72]
  425f5c:	b	425f80 <ferror@plt+0x226f0>
  425f60:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  425f64:	add	x0, x0, #0x2f8
  425f68:	ldr	x2, [x0]
  425f6c:	ldr	w0, [sp, #156]
  425f70:	mov	w1, w0
  425f74:	ldr	x0, [sp, #192]
  425f78:	blr	x2
  425f7c:	str	x0, [sp, #72]
  425f80:	ldr	x0, [sp, #192]
  425f84:	add	x0, x0, #0x4
  425f88:	str	x0, [sp, #192]
  425f8c:	ldr	x1, [sp, #72]
  425f90:	mov	x0, #0xffffffff            	// #4294967295
  425f94:	cmp	x1, x0
  425f98:	b.ne	426080 <ferror@plt+0x227f0>  // b.any
  425f9c:	mov	w0, #0x8                   	// #8
  425fa0:	str	w0, [sp, #152]
  425fa4:	ldr	w0, [sp, #152]
  425fa8:	cmp	w0, #0x8
  425fac:	b.ls	425fe0 <ferror@plt+0x22750>  // b.plast
  425fb0:	ldr	w0, [sp, #152]
  425fb4:	mov	x2, x0
  425fb8:	adrp	x0, 455000 <warn@@Base+0x7330>
  425fbc:	add	x1, x0, #0xec0
  425fc0:	adrp	x0, 455000 <warn@@Base+0x7330>
  425fc4:	add	x0, x0, #0xf10
  425fc8:	bl	402f90 <ngettext@plt>
  425fcc:	mov	w2, #0x8                   	// #8
  425fd0:	ldr	w1, [sp, #152]
  425fd4:	bl	44dbd0 <error@@Base>
  425fd8:	mov	w0, #0x8                   	// #8
  425fdc:	str	w0, [sp, #152]
  425fe0:	ldr	w0, [sp, #152]
  425fe4:	ldr	x1, [sp, #192]
  425fe8:	add	x0, x1, x0
  425fec:	ldr	x1, [sp, #120]
  425ff0:	cmp	x1, x0
  425ff4:	b.hi	426020 <ferror@plt+0x22790>  // b.pmore
  425ff8:	ldr	x1, [sp, #192]
  425ffc:	ldr	x0, [sp, #120]
  426000:	cmp	x1, x0
  426004:	b.cs	42601c <ferror@plt+0x2278c>  // b.hs, b.nlast
  426008:	ldr	x1, [sp, #120]
  42600c:	ldr	x0, [sp, #192]
  426010:	sub	x0, x1, x0
  426014:	str	w0, [sp, #152]
  426018:	b	426020 <ferror@plt+0x22790>
  42601c:	str	wzr, [sp, #152]
  426020:	ldr	w0, [sp, #152]
  426024:	cmp	w0, #0x0
  426028:	b.eq	426038 <ferror@plt+0x227a8>  // b.none
  42602c:	ldr	w0, [sp, #152]
  426030:	cmp	w0, #0x8
  426034:	b.ls	426040 <ferror@plt+0x227b0>  // b.plast
  426038:	str	xzr, [sp, #72]
  42603c:	b	426060 <ferror@plt+0x227d0>
  426040:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  426044:	add	x0, x0, #0x2f8
  426048:	ldr	x2, [x0]
  42604c:	ldr	w0, [sp, #152]
  426050:	mov	w1, w0
  426054:	ldr	x0, [sp, #192]
  426058:	blr	x2
  42605c:	str	x0, [sp, #72]
  426060:	ldr	x0, [sp, #192]
  426064:	add	x0, x0, #0x8
  426068:	str	x0, [sp, #192]
  42606c:	mov	w0, #0x8                   	// #8
  426070:	str	w0, [sp, #164]
  426074:	mov	w0, #0xc                   	// #12
  426078:	str	w0, [sp, #160]
  42607c:	b	426090 <ferror@plt+0x22800>
  426080:	mov	w0, #0x4                   	// #4
  426084:	str	w0, [sp, #164]
  426088:	mov	w0, #0x4                   	// #4
  42608c:	str	w0, [sp, #160]
  426090:	ldr	x0, [sp, #56]
  426094:	ldr	x0, [x0, #32]
  426098:	ldr	x1, [sp, #192]
  42609c:	sub	x0, x1, x0
  4260a0:	str	x0, [sp, #112]
  4260a4:	ldr	x1, [sp, #72]
  4260a8:	ldr	x0, [sp, #112]
  4260ac:	add	x0, x1, x0
  4260b0:	ldr	x1, [sp, #112]
  4260b4:	cmp	x1, x0
  4260b8:	b.hi	4260d8 <ferror@plt+0x22848>  // b.pmore
  4260bc:	ldr	x1, [sp, #72]
  4260c0:	ldr	x0, [sp, #112]
  4260c4:	add	x1, x1, x0
  4260c8:	ldr	x0, [sp, #56]
  4260cc:	ldr	x0, [x0, #48]
  4260d0:	cmp	x1, x0
  4260d4:	b.ls	426128 <ferror@plt+0x22898>  // b.plast
  4260d8:	adrp	x0, 458000 <warn@@Base+0xa330>
  4260dc:	add	x0, x0, #0x948
  4260e0:	bl	403840 <gettext@plt>
  4260e4:	mov	x21, x0
  4260e8:	ldr	x0, [sp, #56]
  4260ec:	ldr	x19, [x0, #16]
  4260f0:	ldr	w0, [sp, #160]
  4260f4:	ldr	x1, [sp, #112]
  4260f8:	sub	x20, x1, x0
  4260fc:	ldr	x0, [sp, #72]
  426100:	mov	x1, x0
  426104:	adrp	x0, 455000 <warn@@Base+0x7330>
  426108:	add	x0, x0, #0xf70
  42610c:	bl	40f570 <ferror@plt+0xbce0>
  426110:	mov	x3, x0
  426114:	mov	x2, x20
  426118:	mov	x1, x19
  42611c:	mov	x0, x21
  426120:	bl	44dcd0 <warn@@Base>
  426124:	b	4268b8 <ferror@plt+0x23028>
  426128:	mov	w0, #0x2                   	// #2
  42612c:	str	w0, [sp, #148]
  426130:	ldr	w0, [sp, #148]
  426134:	cmp	w0, #0x2
  426138:	b.ls	42616c <ferror@plt+0x228dc>  // b.plast
  42613c:	ldr	w0, [sp, #148]
  426140:	mov	x2, x0
  426144:	adrp	x0, 455000 <warn@@Base+0x7330>
  426148:	add	x1, x0, #0xec0
  42614c:	adrp	x0, 455000 <warn@@Base+0x7330>
  426150:	add	x0, x0, #0xf10
  426154:	bl	402f90 <ngettext@plt>
  426158:	mov	w2, #0x2                   	// #2
  42615c:	ldr	w1, [sp, #148]
  426160:	bl	44dbd0 <error@@Base>
  426164:	mov	w0, #0x2                   	// #2
  426168:	str	w0, [sp, #148]
  42616c:	ldr	w0, [sp, #148]
  426170:	ldr	x1, [sp, #192]
  426174:	add	x0, x1, x0
  426178:	ldr	x1, [sp, #120]
  42617c:	cmp	x1, x0
  426180:	b.hi	4261ac <ferror@plt+0x2291c>  // b.pmore
  426184:	ldr	x1, [sp, #192]
  426188:	ldr	x0, [sp, #120]
  42618c:	cmp	x1, x0
  426190:	b.cs	4261a8 <ferror@plt+0x22918>  // b.hs, b.nlast
  426194:	ldr	x1, [sp, #120]
  426198:	ldr	x0, [sp, #192]
  42619c:	sub	x0, x1, x0
  4261a0:	str	w0, [sp, #148]
  4261a4:	b	4261ac <ferror@plt+0x2291c>
  4261a8:	str	wzr, [sp, #148]
  4261ac:	ldr	w0, [sp, #148]
  4261b0:	cmp	w0, #0x0
  4261b4:	b.eq	4261c4 <ferror@plt+0x22934>  // b.none
  4261b8:	ldr	w0, [sp, #148]
  4261bc:	cmp	w0, #0x8
  4261c0:	b.ls	4261cc <ferror@plt+0x2293c>  // b.plast
  4261c4:	strh	wzr, [sp, #80]
  4261c8:	b	4261f0 <ferror@plt+0x22960>
  4261cc:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4261d0:	add	x0, x0, #0x2f8
  4261d4:	ldr	x2, [x0]
  4261d8:	ldr	w0, [sp, #148]
  4261dc:	mov	w1, w0
  4261e0:	ldr	x0, [sp, #192]
  4261e4:	blr	x2
  4261e8:	and	w0, w0, #0xffff
  4261ec:	strh	w0, [sp, #80]
  4261f0:	ldr	x0, [sp, #192]
  4261f4:	add	x0, x0, #0x2
  4261f8:	str	x0, [sp, #192]
  4261fc:	ldr	w0, [sp, #164]
  426200:	str	w0, [sp, #144]
  426204:	ldr	w0, [sp, #144]
  426208:	cmp	w0, #0x8
  42620c:	b.ls	426240 <ferror@plt+0x229b0>  // b.plast
  426210:	ldr	w0, [sp, #144]
  426214:	mov	x2, x0
  426218:	adrp	x0, 455000 <warn@@Base+0x7330>
  42621c:	add	x1, x0, #0xec0
  426220:	adrp	x0, 455000 <warn@@Base+0x7330>
  426224:	add	x0, x0, #0xf10
  426228:	bl	402f90 <ngettext@plt>
  42622c:	mov	w2, #0x8                   	// #8
  426230:	ldr	w1, [sp, #144]
  426234:	bl	44dbd0 <error@@Base>
  426238:	mov	w0, #0x8                   	// #8
  42623c:	str	w0, [sp, #144]
  426240:	ldr	w0, [sp, #144]
  426244:	ldr	x1, [sp, #192]
  426248:	add	x0, x1, x0
  42624c:	ldr	x1, [sp, #120]
  426250:	cmp	x1, x0
  426254:	b.hi	426280 <ferror@plt+0x229f0>  // b.pmore
  426258:	ldr	x1, [sp, #192]
  42625c:	ldr	x0, [sp, #120]
  426260:	cmp	x1, x0
  426264:	b.cs	42627c <ferror@plt+0x229ec>  // b.hs, b.nlast
  426268:	ldr	x1, [sp, #120]
  42626c:	ldr	x0, [sp, #192]
  426270:	sub	x0, x1, x0
  426274:	str	w0, [sp, #144]
  426278:	b	426280 <ferror@plt+0x229f0>
  42627c:	str	wzr, [sp, #144]
  426280:	ldr	w0, [sp, #144]
  426284:	cmp	w0, #0x0
  426288:	b.eq	426298 <ferror@plt+0x22a08>  // b.none
  42628c:	ldr	w0, [sp, #144]
  426290:	cmp	w0, #0x8
  426294:	b.ls	4262a0 <ferror@plt+0x22a10>  // b.plast
  426298:	str	xzr, [sp, #88]
  42629c:	b	4262c0 <ferror@plt+0x22a30>
  4262a0:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4262a4:	add	x0, x0, #0x2f8
  4262a8:	ldr	x2, [x0]
  4262ac:	ldr	w0, [sp, #144]
  4262b0:	mov	w1, w0
  4262b4:	ldr	x0, [sp, #192]
  4262b8:	blr	x2
  4262bc:	str	x0, [sp, #88]
  4262c0:	ldr	w0, [sp, #164]
  4262c4:	ldr	x1, [sp, #192]
  4262c8:	add	x0, x1, x0
  4262cc:	str	x0, [sp, #192]
  4262d0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4262d4:	add	x0, x0, #0x55c
  4262d8:	ldr	w0, [x0]
  4262dc:	cmn	w0, #0x1
  4262e0:	b.eq	426330 <ferror@plt+0x22aa0>  // b.none
  4262e4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4262e8:	add	x0, x0, #0x55c
  4262ec:	ldr	w0, [x0]
  4262f0:	cmp	w0, #0x0
  4262f4:	b.eq	426330 <ferror@plt+0x22aa0>  // b.none
  4262f8:	ldr	x0, [sp, #88]
  4262fc:	bl	41f830 <ferror@plt+0x1bfa0>
  426300:	cmp	x0, #0x0
  426304:	b.ne	426330 <ferror@plt+0x22aa0>  // b.any
  426308:	adrp	x0, 459000 <warn@@Base+0xb330>
  42630c:	add	x0, x0, #0x8f0
  426310:	bl	403840 <gettext@plt>
  426314:	mov	x3, x0
  426318:	ldr	x1, [sp, #88]
  42631c:	ldr	x0, [sp, #56]
  426320:	ldr	x0, [x0, #16]
  426324:	mov	x2, x0
  426328:	mov	x0, x3
  42632c:	bl	44dcd0 <warn@@Base>
  426330:	mov	w0, #0x1                   	// #1
  426334:	str	w0, [sp, #140]
  426338:	ldr	w0, [sp, #140]
  42633c:	cmp	w0, #0x1
  426340:	b.ls	426374 <ferror@plt+0x22ae4>  // b.plast
  426344:	ldr	w0, [sp, #140]
  426348:	mov	x2, x0
  42634c:	adrp	x0, 455000 <warn@@Base+0x7330>
  426350:	add	x1, x0, #0xec0
  426354:	adrp	x0, 455000 <warn@@Base+0x7330>
  426358:	add	x0, x0, #0xf10
  42635c:	bl	402f90 <ngettext@plt>
  426360:	mov	w2, #0x1                   	// #1
  426364:	ldr	w1, [sp, #140]
  426368:	bl	44dbd0 <error@@Base>
  42636c:	mov	w0, #0x1                   	// #1
  426370:	str	w0, [sp, #140]
  426374:	ldr	w0, [sp, #140]
  426378:	ldr	x1, [sp, #192]
  42637c:	add	x0, x1, x0
  426380:	ldr	x1, [sp, #120]
  426384:	cmp	x1, x0
  426388:	b.hi	4263b4 <ferror@plt+0x22b24>  // b.pmore
  42638c:	ldr	x1, [sp, #192]
  426390:	ldr	x0, [sp, #120]
  426394:	cmp	x1, x0
  426398:	b.cs	4263b0 <ferror@plt+0x22b20>  // b.hs, b.nlast
  42639c:	ldr	x1, [sp, #120]
  4263a0:	ldr	x0, [sp, #192]
  4263a4:	sub	x0, x1, x0
  4263a8:	str	w0, [sp, #140]
  4263ac:	b	4263b4 <ferror@plt+0x22b24>
  4263b0:	str	wzr, [sp, #140]
  4263b4:	ldr	w0, [sp, #140]
  4263b8:	cmp	w0, #0x0
  4263bc:	b.eq	4263cc <ferror@plt+0x22b3c>  // b.none
  4263c0:	ldr	w0, [sp, #140]
  4263c4:	cmp	w0, #0x8
  4263c8:	b.ls	4263d4 <ferror@plt+0x22b44>  // b.plast
  4263cc:	strb	wzr, [sp, #96]
  4263d0:	b	4263f8 <ferror@plt+0x22b68>
  4263d4:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4263d8:	add	x0, x0, #0x2f8
  4263dc:	ldr	x2, [x0]
  4263e0:	ldr	w0, [sp, #140]
  4263e4:	mov	w1, w0
  4263e8:	ldr	x0, [sp, #192]
  4263ec:	blr	x2
  4263f0:	and	w0, w0, #0xff
  4263f4:	strb	w0, [sp, #96]
  4263f8:	ldr	x0, [sp, #192]
  4263fc:	add	x0, x0, #0x1
  426400:	str	x0, [sp, #192]
  426404:	mov	w0, #0x1                   	// #1
  426408:	str	w0, [sp, #136]
  42640c:	ldr	w0, [sp, #136]
  426410:	cmp	w0, #0x1
  426414:	b.ls	426448 <ferror@plt+0x22bb8>  // b.plast
  426418:	ldr	w0, [sp, #136]
  42641c:	mov	x2, x0
  426420:	adrp	x0, 455000 <warn@@Base+0x7330>
  426424:	add	x1, x0, #0xec0
  426428:	adrp	x0, 455000 <warn@@Base+0x7330>
  42642c:	add	x0, x0, #0xf10
  426430:	bl	402f90 <ngettext@plt>
  426434:	mov	w2, #0x1                   	// #1
  426438:	ldr	w1, [sp, #136]
  42643c:	bl	44dbd0 <error@@Base>
  426440:	mov	w0, #0x1                   	// #1
  426444:	str	w0, [sp, #136]
  426448:	ldr	w0, [sp, #136]
  42644c:	ldr	x1, [sp, #192]
  426450:	add	x0, x1, x0
  426454:	ldr	x1, [sp, #120]
  426458:	cmp	x1, x0
  42645c:	b.hi	426488 <ferror@plt+0x22bf8>  // b.pmore
  426460:	ldr	x1, [sp, #192]
  426464:	ldr	x0, [sp, #120]
  426468:	cmp	x1, x0
  42646c:	b.cs	426484 <ferror@plt+0x22bf4>  // b.hs, b.nlast
  426470:	ldr	x1, [sp, #120]
  426474:	ldr	x0, [sp, #192]
  426478:	sub	x0, x1, x0
  42647c:	str	w0, [sp, #136]
  426480:	b	426488 <ferror@plt+0x22bf8>
  426484:	str	wzr, [sp, #136]
  426488:	ldr	w0, [sp, #136]
  42648c:	cmp	w0, #0x0
  426490:	b.eq	4264a0 <ferror@plt+0x22c10>  // b.none
  426494:	ldr	w0, [sp, #136]
  426498:	cmp	w0, #0x8
  42649c:	b.ls	4264a8 <ferror@plt+0x22c18>  // b.plast
  4264a0:	strb	wzr, [sp, #97]
  4264a4:	b	4264cc <ferror@plt+0x22c3c>
  4264a8:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4264ac:	add	x0, x0, #0x2f8
  4264b0:	ldr	x2, [x0]
  4264b4:	ldr	w0, [sp, #136]
  4264b8:	mov	w1, w0
  4264bc:	ldr	x0, [sp, #192]
  4264c0:	blr	x2
  4264c4:	and	w0, w0, #0xff
  4264c8:	strb	w0, [sp, #97]
  4264cc:	ldr	x0, [sp, #192]
  4264d0:	add	x0, x0, #0x1
  4264d4:	str	x0, [sp, #192]
  4264d8:	ldrh	w0, [sp, #80]
  4264dc:	cmp	w0, #0x2
  4264e0:	b.eq	426510 <ferror@plt+0x22c80>  // b.none
  4264e4:	ldrh	w0, [sp, #80]
  4264e8:	cmp	w0, #0x3
  4264ec:	b.eq	426510 <ferror@plt+0x22c80>  // b.none
  4264f0:	ldrh	w0, [sp, #80]
  4264f4:	cmp	w0, #0x0
  4264f8:	b.eq	4268b4 <ferror@plt+0x23024>  // b.none
  4264fc:	adrp	x0, 45a000 <warn@@Base+0xc330>
  426500:	add	x0, x0, #0x6e0
  426504:	bl	403840 <gettext@plt>
  426508:	bl	44dcd0 <warn@@Base>
  42650c:	b	4268b4 <ferror@plt+0x23024>
  426510:	adrp	x0, 45a000 <warn@@Base+0xc330>
  426514:	add	x0, x0, #0x718
  426518:	bl	403840 <gettext@plt>
  42651c:	ldr	x1, [sp, #72]
  426520:	bl	403780 <printf@plt>
  426524:	adrp	x0, 45a000 <warn@@Base+0xc330>
  426528:	add	x0, x0, #0x740
  42652c:	bl	403840 <gettext@plt>
  426530:	ldrh	w1, [sp, #80]
  426534:	bl	403780 <printf@plt>
  426538:	adrp	x0, 45a000 <warn@@Base+0xc330>
  42653c:	add	x0, x0, #0x760
  426540:	bl	403840 <gettext@plt>
  426544:	mov	x2, x0
  426548:	ldr	x0, [sp, #88]
  42654c:	mov	x1, x0
  426550:	mov	x0, x2
  426554:	bl	403780 <printf@plt>
  426558:	adrp	x0, 45a000 <warn@@Base+0xc330>
  42655c:	add	x0, x0, #0x788
  426560:	bl	403840 <gettext@plt>
  426564:	ldrb	w1, [sp, #96]
  426568:	bl	403780 <printf@plt>
  42656c:	adrp	x0, 45a000 <warn@@Base+0xc330>
  426570:	add	x0, x0, #0x7a8
  426574:	bl	403840 <gettext@plt>
  426578:	ldrb	w1, [sp, #97]
  42657c:	bl	403780 <printf@plt>
  426580:	ldrb	w1, [sp, #96]
  426584:	ldrb	w0, [sp, #97]
  426588:	add	w0, w1, w0
  42658c:	strb	w0, [sp, #111]
  426590:	ldrb	w0, [sp, #111]
  426594:	cmp	w0, #0x0
  426598:	b.eq	4265a8 <ferror@plt+0x22d18>  // b.none
  42659c:	ldrb	w0, [sp, #111]
  4265a0:	cmp	w0, #0x8
  4265a4:	b.ls	4265d0 <ferror@plt+0x22d40>  // b.plast
  4265a8:	adrp	x0, 45a000 <warn@@Base+0xc330>
  4265ac:	add	x0, x0, #0x7c8
  4265b0:	bl	403840 <gettext@plt>
  4265b4:	mov	x2, x0
  4265b8:	ldr	x0, [sp, #56]
  4265bc:	ldr	x0, [x0, #16]
  4265c0:	mov	x1, x0
  4265c4:	mov	x0, x2
  4265c8:	bl	44dbd0 <error@@Base>
  4265cc:	b	4268b8 <ferror@plt+0x23028>
  4265d0:	ldrb	w1, [sp, #111]
  4265d4:	ldrb	w0, [sp, #111]
  4265d8:	sub	w0, w0, #0x1
  4265dc:	and	w0, w1, w0
  4265e0:	cmp	w0, #0x0
  4265e4:	b.eq	4265fc <ferror@plt+0x22d6c>  // b.none
  4265e8:	adrp	x0, 45a000 <warn@@Base+0xc330>
  4265ec:	add	x0, x0, #0x7f0
  4265f0:	bl	403840 <gettext@plt>
  4265f4:	bl	44dcd0 <warn@@Base>
  4265f8:	b	4268b8 <ferror@plt+0x23028>
  4265fc:	ldrb	w0, [sp, #111]
  426600:	cmp	w0, #0x4
  426604:	b.ls	42661c <ferror@plt+0x22d8c>  // b.plast
  426608:	adrp	x0, 45a000 <warn@@Base+0xc330>
  42660c:	add	x0, x0, #0x828
  426610:	bl	403840 <gettext@plt>
  426614:	bl	403780 <printf@plt>
  426618:	b	42662c <ferror@plt+0x22d9c>
  42661c:	adrp	x0, 45a000 <warn@@Base+0xc330>
  426620:	add	x0, x0, #0x848
  426624:	bl	403840 <gettext@plt>
  426628:	bl	403780 <printf@plt>
  42662c:	ldr	x0, [sp, #192]
  426630:	str	x0, [sp, #184]
  426634:	ldr	x1, [sp, #192]
  426638:	ldr	x0, [sp, #200]
  42663c:	sub	x0, x1, x0
  426640:	ldrb	w1, [sp, #111]
  426644:	lsl	w1, w1, #1
  426648:	sxtw	x1, w1
  42664c:	sdiv	x2, x0, x1
  426650:	mul	x1, x2, x1
  426654:	sub	x0, x0, x1
  426658:	str	w0, [sp, #104]
  42665c:	ldr	w0, [sp, #104]
  426660:	cmp	w0, #0x0
  426664:	b.eq	426688 <ferror@plt+0x22df8>  // b.none
  426668:	ldrb	w0, [sp, #111]
  42666c:	lsl	w1, w0, #1
  426670:	ldr	w0, [sp, #104]
  426674:	sub	w0, w1, w0
  426678:	sxtw	x0, w0
  42667c:	ldr	x1, [sp, #184]
  426680:	add	x0, x1, x0
  426684:	str	x0, [sp, #184]
  426688:	ldr	x1, [sp, #72]
  42668c:	ldr	w0, [sp, #160]
  426690:	add	x0, x1, x0
  426694:	ldr	x1, [sp, #200]
  426698:	add	x0, x1, x0
  42669c:	str	x0, [sp, #200]
  4266a0:	b	426880 <ferror@plt+0x22ff0>
  4266a4:	ldrb	w0, [sp, #111]
  4266a8:	str	w0, [sp, #132]
  4266ac:	ldr	w0, [sp, #132]
  4266b0:	cmp	w0, #0x8
  4266b4:	b.ls	4266e8 <ferror@plt+0x22e58>  // b.plast
  4266b8:	ldr	w0, [sp, #132]
  4266bc:	mov	x2, x0
  4266c0:	adrp	x0, 455000 <warn@@Base+0x7330>
  4266c4:	add	x1, x0, #0xec0
  4266c8:	adrp	x0, 455000 <warn@@Base+0x7330>
  4266cc:	add	x0, x0, #0xf10
  4266d0:	bl	402f90 <ngettext@plt>
  4266d4:	mov	w2, #0x8                   	// #8
  4266d8:	ldr	w1, [sp, #132]
  4266dc:	bl	44dbd0 <error@@Base>
  4266e0:	mov	w0, #0x8                   	// #8
  4266e4:	str	w0, [sp, #132]
  4266e8:	ldr	w0, [sp, #132]
  4266ec:	ldr	x1, [sp, #184]
  4266f0:	add	x0, x1, x0
  4266f4:	ldr	x1, [sp, #120]
  4266f8:	cmp	x1, x0
  4266fc:	b.hi	426728 <ferror@plt+0x22e98>  // b.pmore
  426700:	ldr	x1, [sp, #184]
  426704:	ldr	x0, [sp, #120]
  426708:	cmp	x1, x0
  42670c:	b.cs	426724 <ferror@plt+0x22e94>  // b.hs, b.nlast
  426710:	ldr	x1, [sp, #120]
  426714:	ldr	x0, [sp, #184]
  426718:	sub	x0, x1, x0
  42671c:	str	w0, [sp, #132]
  426720:	b	426728 <ferror@plt+0x22e98>
  426724:	str	wzr, [sp, #132]
  426728:	ldr	w0, [sp, #132]
  42672c:	cmp	w0, #0x0
  426730:	b.eq	426740 <ferror@plt+0x22eb0>  // b.none
  426734:	ldr	w0, [sp, #132]
  426738:	cmp	w0, #0x8
  42673c:	b.ls	426748 <ferror@plt+0x22eb8>  // b.plast
  426740:	str	xzr, [sp, #168]
  426744:	b	426768 <ferror@plt+0x22ed8>
  426748:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42674c:	add	x0, x0, #0x2f8
  426750:	ldr	x2, [x0]
  426754:	ldr	w0, [sp, #132]
  426758:	mov	w1, w0
  42675c:	ldr	x0, [sp, #184]
  426760:	blr	x2
  426764:	str	x0, [sp, #168]
  426768:	ldrb	w0, [sp, #111]
  42676c:	ldr	x1, [sp, #184]
  426770:	add	x0, x1, x0
  426774:	str	x0, [sp, #184]
  426778:	ldrb	w0, [sp, #111]
  42677c:	str	w0, [sp, #128]
  426780:	ldr	w0, [sp, #128]
  426784:	cmp	w0, #0x8
  426788:	b.ls	4267bc <ferror@plt+0x22f2c>  // b.plast
  42678c:	ldr	w0, [sp, #128]
  426790:	mov	x2, x0
  426794:	adrp	x0, 455000 <warn@@Base+0x7330>
  426798:	add	x1, x0, #0xec0
  42679c:	adrp	x0, 455000 <warn@@Base+0x7330>
  4267a0:	add	x0, x0, #0xf10
  4267a4:	bl	402f90 <ngettext@plt>
  4267a8:	mov	w2, #0x8                   	// #8
  4267ac:	ldr	w1, [sp, #128]
  4267b0:	bl	44dbd0 <error@@Base>
  4267b4:	mov	w0, #0x8                   	// #8
  4267b8:	str	w0, [sp, #128]
  4267bc:	ldr	w0, [sp, #128]
  4267c0:	ldr	x1, [sp, #184]
  4267c4:	add	x0, x1, x0
  4267c8:	ldr	x1, [sp, #120]
  4267cc:	cmp	x1, x0
  4267d0:	b.hi	4267fc <ferror@plt+0x22f6c>  // b.pmore
  4267d4:	ldr	x1, [sp, #184]
  4267d8:	ldr	x0, [sp, #120]
  4267dc:	cmp	x1, x0
  4267e0:	b.cs	4267f8 <ferror@plt+0x22f68>  // b.hs, b.nlast
  4267e4:	ldr	x1, [sp, #120]
  4267e8:	ldr	x0, [sp, #184]
  4267ec:	sub	x0, x1, x0
  4267f0:	str	w0, [sp, #128]
  4267f4:	b	4267fc <ferror@plt+0x22f6c>
  4267f8:	str	wzr, [sp, #128]
  4267fc:	ldr	w0, [sp, #128]
  426800:	cmp	w0, #0x0
  426804:	b.eq	426814 <ferror@plt+0x22f84>  // b.none
  426808:	ldr	w0, [sp, #128]
  42680c:	cmp	w0, #0x8
  426810:	b.ls	42681c <ferror@plt+0x22f8c>  // b.plast
  426814:	str	xzr, [sp, #176]
  426818:	b	42683c <ferror@plt+0x22fac>
  42681c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  426820:	add	x0, x0, #0x2f8
  426824:	ldr	x2, [x0]
  426828:	ldr	w0, [sp, #128]
  42682c:	mov	w1, w0
  426830:	ldr	x0, [sp, #184]
  426834:	blr	x2
  426838:	str	x0, [sp, #176]
  42683c:	ldrb	w0, [sp, #111]
  426840:	ldr	x1, [sp, #184]
  426844:	add	x0, x1, x0
  426848:	str	x0, [sp, #184]
  42684c:	adrp	x0, 45a000 <warn@@Base+0xc330>
  426850:	add	x0, x0, #0x860
  426854:	bl	403780 <printf@plt>
  426858:	ldrb	w0, [sp, #111]
  42685c:	mov	w1, w0
  426860:	ldr	x0, [sp, #168]
  426864:	bl	40f598 <ferror@plt+0xbd08>
  426868:	ldrb	w0, [sp, #111]
  42686c:	mov	w1, w0
  426870:	ldr	x0, [sp, #176]
  426874:	bl	40f598 <ferror@plt+0xbd08>
  426878:	mov	w0, #0xa                   	// #10
  42687c:	bl	4037e0 <putchar@plt>
  426880:	ldrb	w0, [sp, #111]
  426884:	lsl	w0, w0, #1
  426888:	sxtw	x0, w0
  42688c:	ldr	x1, [sp, #184]
  426890:	add	x0, x1, x0
  426894:	ldr	x1, [sp, #200]
  426898:	cmp	x1, x0
  42689c:	b.cs	4266a4 <ferror@plt+0x22e14>  // b.hs, b.nlast
  4268a0:	ldr	x1, [sp, #200]
  4268a4:	ldr	x0, [sp, #120]
  4268a8:	cmp	x1, x0
  4268ac:	b.cc	425eb4 <ferror@plt+0x22624>  // b.lo, b.ul, b.last
  4268b0:	b	4268b8 <ferror@plt+0x23028>
  4268b4:	nop
  4268b8:	mov	w0, #0xa                   	// #10
  4268bc:	bl	4037e0 <putchar@plt>
  4268c0:	mov	w0, #0x1                   	// #1
  4268c4:	ldp	x19, x20, [sp, #16]
  4268c8:	ldr	x21, [sp, #32]
  4268cc:	ldp	x29, x30, [sp], #208
  4268d0:	ret
  4268d4:	sub	sp, sp, #0x20
  4268d8:	str	x0, [sp, #8]
  4268dc:	str	x1, [sp]
  4268e0:	ldr	x0, [sp, #8]
  4268e4:	ldr	x0, [x0]
  4268e8:	str	x0, [sp, #24]
  4268ec:	ldr	x0, [sp]
  4268f0:	ldr	x0, [x0]
  4268f4:	str	x0, [sp, #16]
  4268f8:	ldr	x0, [sp, #24]
  4268fc:	ldr	x0, [x0, #32]
  426900:	mov	w1, w0
  426904:	ldr	x0, [sp, #16]
  426908:	ldr	x0, [x0, #32]
  42690c:	sub	w0, w1, w0
  426910:	add	sp, sp, #0x20
  426914:	ret
  426918:	stp	x29, x30, [sp, #-112]!
  42691c:	mov	x29, sp
  426920:	str	x19, [sp, #16]
  426924:	str	x0, [sp, #40]
  426928:	str	x1, [sp, #32]
  42692c:	ldr	x0, [sp, #40]
  426930:	ldr	x0, [x0, #48]
  426934:	cmp	x0, #0x0
  426938:	b.ne	426968 <ferror@plt+0x230d8>  // b.any
  42693c:	adrp	x0, 45a000 <warn@@Base+0xc330>
  426940:	add	x0, x0, #0x300
  426944:	bl	403840 <gettext@plt>
  426948:	mov	x2, x0
  42694c:	ldr	x0, [sp, #40]
  426950:	ldr	x0, [x0, #16]
  426954:	mov	x1, x0
  426958:	mov	x0, x2
  42695c:	bl	403780 <printf@plt>
  426960:	mov	w0, #0x0                   	// #0
  426964:	b	426cf0 <ferror@plt+0x23460>
  426968:	ldr	x0, [sp, #32]
  42696c:	bl	41a190 <ferror@plt+0x16900>
  426970:	cmp	w0, #0x0
  426974:	b.ne	4269a4 <ferror@plt+0x23114>  // b.any
  426978:	adrp	x0, 45a000 <warn@@Base+0xc330>
  42697c:	add	x0, x0, #0x3a8
  426980:	bl	403840 <gettext@plt>
  426984:	mov	x2, x0
  426988:	ldr	x0, [sp, #40]
  42698c:	ldr	x0, [x0, #16]
  426990:	mov	x1, x0
  426994:	mov	x0, x2
  426998:	bl	44dcd0 <warn@@Base>
  42699c:	mov	w0, #0x0                   	// #0
  4269a0:	b	426cf0 <ferror@plt+0x23460>
  4269a4:	mov	w1, #0x0                   	// #0
  4269a8:	ldr	x0, [sp, #40]
  4269ac:	bl	4181a4 <ferror@plt+0x14914>
  4269b0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4269b4:	add	x0, x0, #0x55c
  4269b8:	ldr	w0, [x0]
  4269bc:	add	w0, w0, #0x1
  4269c0:	mov	w0, w0
  4269c4:	mov	x1, #0x8                   	// #8
  4269c8:	bl	403820 <xcalloc@plt>
  4269cc:	str	x0, [sp, #80]
  4269d0:	str	wzr, [sp, #96]
  4269d4:	str	wzr, [sp, #100]
  4269d8:	b	426b08 <ferror@plt+0x23278>
  4269dc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4269e0:	add	x0, x0, #0x568
  4269e4:	ldr	x2, [x0]
  4269e8:	ldr	w1, [sp, #100]
  4269ec:	mov	x0, x1
  4269f0:	lsl	x0, x0, #1
  4269f4:	add	x0, x0, x1
  4269f8:	lsl	x0, x0, #2
  4269fc:	add	x0, x0, x1
  426a00:	lsl	x0, x0, #3
  426a04:	add	x0, x2, x0
  426a08:	ldr	x1, [x0, #32]
  426a0c:	mov	x0, #0xffffffff            	// #4294967295
  426a10:	cmp	x1, x0
  426a14:	b.eq	426afc <ferror@plt+0x2326c>  // b.none
  426a18:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  426a1c:	add	x0, x0, #0x568
  426a20:	ldr	x2, [x0]
  426a24:	ldr	w1, [sp, #100]
  426a28:	mov	x0, x1
  426a2c:	lsl	x0, x0, #1
  426a30:	add	x0, x0, x1
  426a34:	lsl	x0, x0, #2
  426a38:	add	x0, x0, x1
  426a3c:	lsl	x0, x0, #3
  426a40:	add	x0, x2, x0
  426a44:	ldr	x1, [x0, #32]
  426a48:	ldr	x0, [sp, #40]
  426a4c:	ldr	x0, [x0, #48]
  426a50:	cmp	x1, x0
  426a54:	b.cc	426aac <ferror@plt+0x2321c>  // b.lo, b.ul, b.last
  426a58:	adrp	x0, 45a000 <warn@@Base+0xc330>
  426a5c:	add	x0, x0, #0x868
  426a60:	bl	403840 <gettext@plt>
  426a64:	mov	x3, x0
  426a68:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  426a6c:	add	x0, x0, #0x568
  426a70:	ldr	x2, [x0]
  426a74:	ldr	w1, [sp, #100]
  426a78:	mov	x0, x1
  426a7c:	lsl	x0, x0, #1
  426a80:	add	x0, x0, x1
  426a84:	lsl	x0, x0, #2
  426a88:	add	x0, x0, x1
  426a8c:	lsl	x0, x0, #3
  426a90:	add	x0, x2, x0
  426a94:	ldr	x0, [x0, #32]
  426a98:	ldr	w2, [sp, #100]
  426a9c:	mov	x1, x0
  426aa0:	mov	x0, x3
  426aa4:	bl	44dcd0 <warn@@Base>
  426aa8:	b	426afc <ferror@plt+0x2326c>
  426aac:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  426ab0:	add	x0, x0, #0x568
  426ab4:	ldr	x2, [x0]
  426ab8:	ldr	w1, [sp, #100]
  426abc:	mov	x0, x1
  426ac0:	lsl	x0, x0, #1
  426ac4:	add	x0, x0, x1
  426ac8:	lsl	x0, x0, #2
  426acc:	add	x0, x0, x1
  426ad0:	lsl	x0, x0, #3
  426ad4:	mov	x3, x0
  426ad8:	ldr	w0, [sp, #96]
  426adc:	add	w1, w0, #0x1
  426ae0:	str	w1, [sp, #96]
  426ae4:	mov	w0, w0
  426ae8:	lsl	x0, x0, #3
  426aec:	ldr	x1, [sp, #80]
  426af0:	add	x0, x1, x0
  426af4:	add	x1, x2, x3
  426af8:	str	x1, [x0]
  426afc:	ldr	w0, [sp, #100]
  426b00:	add	w0, w0, #0x1
  426b04:	str	w0, [sp, #100]
  426b08:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  426b0c:	add	x0, x0, #0x55c
  426b10:	ldr	w0, [x0]
  426b14:	ldr	w1, [sp, #100]
  426b18:	cmp	w1, w0
  426b1c:	b.cc	4269dc <ferror@plt+0x2314c>  // b.lo, b.ul, b.last
  426b20:	ldr	w0, [sp, #96]
  426b24:	lsl	x0, x0, #3
  426b28:	ldr	x1, [sp, #80]
  426b2c:	add	x19, x1, x0
  426b30:	mov	x0, #0x68                  	// #104
  426b34:	bl	403290 <xmalloc@plt>
  426b38:	str	x0, [x19]
  426b3c:	ldr	w0, [sp, #96]
  426b40:	lsl	x0, x0, #3
  426b44:	ldr	x1, [sp, #80]
  426b48:	add	x0, x1, x0
  426b4c:	ldr	x0, [x0]
  426b50:	ldr	x1, [sp, #40]
  426b54:	ldr	x1, [x1, #48]
  426b58:	str	x1, [x0, #32]
  426b5c:	ldr	w1, [sp, #96]
  426b60:	adrp	x0, 426000 <ferror@plt+0x22770>
  426b64:	add	x3, x0, #0x8d4
  426b68:	mov	x2, #0x8                   	// #8
  426b6c:	ldr	x0, [sp, #80]
  426b70:	bl	4030e0 <qsort@plt>
  426b74:	str	wzr, [sp, #100]
  426b78:	b	426ccc <ferror@plt+0x2343c>
  426b7c:	ldr	w0, [sp, #100]
  426b80:	lsl	x0, x0, #3
  426b84:	ldr	x1, [sp, #80]
  426b88:	add	x0, x1, x0
  426b8c:	ldr	x0, [x0]
  426b90:	ldr	w0, [x0]
  426b94:	str	w0, [sp, #76]
  426b98:	adrp	x0, 45a000 <warn@@Base+0xc330>
  426b9c:	add	x0, x0, #0x8a0
  426ba0:	bl	403840 <gettext@plt>
  426ba4:	mov	x19, x0
  426ba8:	ldr	w0, [sp, #100]
  426bac:	lsl	x0, x0, #3
  426bb0:	ldr	x1, [sp, #80]
  426bb4:	add	x0, x1, x0
  426bb8:	ldr	x0, [x0]
  426bbc:	ldr	x0, [x0, #16]
  426bc0:	mov	x1, x0
  426bc4:	adrp	x0, 455000 <warn@@Base+0x7330>
  426bc8:	add	x0, x0, #0xf70
  426bcc:	bl	40f570 <ferror@plt+0xbce0>
  426bd0:	mov	x1, x0
  426bd4:	mov	x0, x19
  426bd8:	bl	403780 <printf@plt>
  426bdc:	adrp	x0, 45a000 <warn@@Base+0xc330>
  426be0:	add	x0, x0, #0x8c8
  426be4:	bl	403840 <gettext@plt>
  426be8:	bl	403780 <printf@plt>
  426bec:	ldr	x0, [sp, #40]
  426bf0:	ldr	x1, [x0, #32]
  426bf4:	ldr	w0, [sp, #100]
  426bf8:	lsl	x0, x0, #3
  426bfc:	ldr	x2, [sp, #80]
  426c00:	add	x0, x2, x0
  426c04:	ldr	x0, [x0]
  426c08:	ldr	x0, [x0, #32]
  426c0c:	add	x0, x1, x0
  426c10:	str	x0, [sp, #104]
  426c14:	ldr	x0, [sp, #40]
  426c18:	ldr	x1, [x0, #32]
  426c1c:	ldr	w0, [sp, #100]
  426c20:	add	w0, w0, #0x1
  426c24:	mov	w0, w0
  426c28:	lsl	x0, x0, #3
  426c2c:	ldr	x2, [sp, #80]
  426c30:	add	x0, x2, x0
  426c34:	ldr	x0, [x0]
  426c38:	ldr	x0, [x0, #32]
  426c3c:	add	x0, x1, x0
  426c40:	str	x0, [sp, #64]
  426c44:	str	wzr, [sp, #92]
  426c48:	b	426cb0 <ferror@plt+0x23420>
  426c4c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  426c50:	add	x0, x0, #0x2f8
  426c54:	ldr	x2, [x0]
  426c58:	ldr	w0, [sp, #76]
  426c5c:	mov	w1, w0
  426c60:	ldr	x0, [sp, #104]
  426c64:	blr	x2
  426c68:	str	x0, [sp, #56]
  426c6c:	adrp	x0, 45a000 <warn@@Base+0xc330>
  426c70:	add	x0, x0, #0x8d8
  426c74:	bl	403840 <gettext@plt>
  426c78:	ldr	w1, [sp, #92]
  426c7c:	bl	403780 <printf@plt>
  426c80:	ldr	w1, [sp, #76]
  426c84:	ldr	x0, [sp, #56]
  426c88:	bl	40f598 <ferror@plt+0xbd08>
  426c8c:	mov	w0, #0xa                   	// #10
  426c90:	bl	4037e0 <putchar@plt>
  426c94:	ldr	w0, [sp, #76]
  426c98:	ldr	x1, [sp, #104]
  426c9c:	add	x0, x1, x0
  426ca0:	str	x0, [sp, #104]
  426ca4:	ldr	w0, [sp, #92]
  426ca8:	add	w0, w0, #0x1
  426cac:	str	w0, [sp, #92]
  426cb0:	ldr	x1, [sp, #104]
  426cb4:	ldr	x0, [sp, #64]
  426cb8:	cmp	x1, x0
  426cbc:	b.cc	426c4c <ferror@plt+0x233bc>  // b.lo, b.ul, b.last
  426cc0:	ldr	w0, [sp, #100]
  426cc4:	add	w0, w0, #0x1
  426cc8:	str	w0, [sp, #100]
  426ccc:	ldr	w1, [sp, #100]
  426cd0:	ldr	w0, [sp, #96]
  426cd4:	cmp	w1, w0
  426cd8:	b.cc	426b7c <ferror@plt+0x232ec>  // b.lo, b.ul, b.last
  426cdc:	mov	w0, #0xa                   	// #10
  426ce0:	bl	4037e0 <putchar@plt>
  426ce4:	ldr	x0, [sp, #80]
  426ce8:	bl	403510 <free@plt>
  426cec:	mov	w0, #0x1                   	// #1
  426cf0:	ldr	x19, [sp, #16]
  426cf4:	ldp	x29, x30, [sp], #112
  426cf8:	ret
  426cfc:	stp	x29, x30, [sp, #-32]!
  426d00:	mov	x29, sp
  426d04:	str	x0, [sp, #24]
  426d08:	str	x1, [sp, #16]
  426d0c:	ldr	x0, [sp, #24]
  426d10:	ldr	x0, [x0, #48]
  426d14:	cmp	x0, #0x0
  426d18:	b.ne	426d48 <ferror@plt+0x234b8>  // b.any
  426d1c:	adrp	x0, 45a000 <warn@@Base+0xc330>
  426d20:	add	x0, x0, #0x300
  426d24:	bl	403840 <gettext@plt>
  426d28:	mov	x2, x0
  426d2c:	ldr	x0, [sp, #24]
  426d30:	ldr	x0, [x0, #16]
  426d34:	mov	x1, x0
  426d38:	mov	x0, x2
  426d3c:	bl	403780 <printf@plt>
  426d40:	mov	w0, #0x0                   	// #0
  426d44:	b	426d4c <ferror@plt+0x234bc>
  426d48:	mov	w0, #0x1                   	// #1
  426d4c:	ldp	x29, x30, [sp], #32
  426d50:	ret
  426d54:	sub	sp, sp, #0x30
  426d58:	str	x0, [sp, #8]
  426d5c:	str	x1, [sp]
  426d60:	ldr	x0, [sp, #8]
  426d64:	str	x0, [sp, #40]
  426d68:	ldr	x0, [sp]
  426d6c:	str	x0, [sp, #32]
  426d70:	ldr	x0, [sp, #40]
  426d74:	ldr	x0, [x0]
  426d78:	str	x0, [sp, #24]
  426d7c:	ldr	x0, [sp, #32]
  426d80:	ldr	x0, [x0]
  426d84:	str	x0, [sp, #16]
  426d88:	ldr	x1, [sp, #24]
  426d8c:	ldr	x0, [sp, #16]
  426d90:	cmp	x1, x0
  426d94:	cset	w0, hi  // hi = pmore
  426d98:	and	w0, w0, #0xff
  426d9c:	mov	w2, w0
  426da0:	ldr	x1, [sp, #16]
  426da4:	ldr	x0, [sp, #24]
  426da8:	cmp	x1, x0
  426dac:	cset	w0, hi  // hi = pmore
  426db0:	and	w0, w0, #0xff
  426db4:	sub	w0, w2, w0
  426db8:	add	sp, sp, #0x30
  426dbc:	ret
  426dc0:	stp	x29, x30, [sp, #-96]!
  426dc4:	mov	x29, sp
  426dc8:	str	x0, [sp, #56]
  426dcc:	str	x1, [sp, #48]
  426dd0:	str	w2, [sp, #44]
  426dd4:	str	x3, [sp, #32]
  426dd8:	str	x4, [sp, #24]
  426ddc:	b	42707c <ferror@plt+0x237ec>
  426de0:	ldr	w0, [sp, #44]
  426de4:	str	w0, [sp, #76]
  426de8:	ldr	w0, [sp, #76]
  426dec:	cmp	w0, #0x8
  426df0:	b.ls	426e24 <ferror@plt+0x23594>  // b.plast
  426df4:	ldr	w0, [sp, #76]
  426df8:	mov	x2, x0
  426dfc:	adrp	x0, 455000 <warn@@Base+0x7330>
  426e00:	add	x1, x0, #0xec0
  426e04:	adrp	x0, 455000 <warn@@Base+0x7330>
  426e08:	add	x0, x0, #0xf10
  426e0c:	bl	402f90 <ngettext@plt>
  426e10:	mov	w2, #0x8                   	// #8
  426e14:	ldr	w1, [sp, #76]
  426e18:	bl	44dbd0 <error@@Base>
  426e1c:	mov	w0, #0x8                   	// #8
  426e20:	str	w0, [sp, #76]
  426e24:	ldr	w0, [sp, #76]
  426e28:	ldr	x1, [sp, #56]
  426e2c:	add	x0, x1, x0
  426e30:	ldr	x1, [sp, #48]
  426e34:	cmp	x1, x0
  426e38:	b.hi	426e64 <ferror@plt+0x235d4>  // b.pmore
  426e3c:	ldr	x1, [sp, #56]
  426e40:	ldr	x0, [sp, #48]
  426e44:	cmp	x1, x0
  426e48:	b.cs	426e60 <ferror@plt+0x235d0>  // b.hs, b.nlast
  426e4c:	ldr	x1, [sp, #48]
  426e50:	ldr	x0, [sp, #56]
  426e54:	sub	x0, x1, x0
  426e58:	str	w0, [sp, #76]
  426e5c:	b	426e64 <ferror@plt+0x235d4>
  426e60:	str	wzr, [sp, #76]
  426e64:	ldr	w0, [sp, #76]
  426e68:	cmp	w0, #0x0
  426e6c:	b.eq	426e7c <ferror@plt+0x235ec>  // b.none
  426e70:	ldr	w0, [sp, #76]
  426e74:	cmp	w0, #0x8
  426e78:	b.ls	426e84 <ferror@plt+0x235f4>  // b.plast
  426e7c:	str	xzr, [sp, #88]
  426e80:	b	426ea4 <ferror@plt+0x23614>
  426e84:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  426e88:	add	x0, x0, #0x2f8
  426e8c:	ldr	x2, [x0]
  426e90:	ldr	w0, [sp, #76]
  426e94:	mov	w1, w0
  426e98:	ldr	x0, [sp, #56]
  426e9c:	blr	x2
  426ea0:	str	x0, [sp, #88]
  426ea4:	ldr	w0, [sp, #44]
  426ea8:	ldr	x1, [sp, #56]
  426eac:	add	x0, x1, x0
  426eb0:	str	x0, [sp, #56]
  426eb4:	ldr	x1, [sp, #56]
  426eb8:	ldr	x0, [sp, #48]
  426ebc:	cmp	x1, x0
  426ec0:	b.cs	427090 <ferror@plt+0x23800>  // b.hs, b.nlast
  426ec4:	ldr	w0, [sp, #44]
  426ec8:	str	w0, [sp, #72]
  426ecc:	ldr	w0, [sp, #72]
  426ed0:	ldr	x1, [sp, #56]
  426ed4:	add	x0, x1, x0
  426ed8:	ldr	x1, [sp, #48]
  426edc:	cmp	x1, x0
  426ee0:	b.hi	426f0c <ferror@plt+0x2367c>  // b.pmore
  426ee4:	ldr	x1, [sp, #56]
  426ee8:	ldr	x0, [sp, #48]
  426eec:	cmp	x1, x0
  426ef0:	b.cs	426f08 <ferror@plt+0x23678>  // b.hs, b.nlast
  426ef4:	ldr	x1, [sp, #48]
  426ef8:	ldr	x0, [sp, #56]
  426efc:	sub	x0, x1, x0
  426f00:	str	w0, [sp, #72]
  426f04:	b	426f0c <ferror@plt+0x2367c>
  426f08:	str	wzr, [sp, #72]
  426f0c:	ldr	w0, [sp, #72]
  426f10:	cmp	w0, #0x0
  426f14:	b.eq	426f30 <ferror@plt+0x236a0>  // b.none
  426f18:	ldr	w0, [sp, #72]
  426f1c:	mov	w1, w0
  426f20:	ldr	x0, [sp, #56]
  426f24:	bl	44e8a4 <warn@@Base+0xbd4>
  426f28:	str	x0, [sp, #80]
  426f2c:	b	426f34 <ferror@plt+0x236a4>
  426f30:	str	xzr, [sp, #80]
  426f34:	ldr	w0, [sp, #44]
  426f38:	ldr	x1, [sp, #56]
  426f3c:	add	x0, x1, x0
  426f40:	str	x0, [sp, #56]
  426f44:	ldr	x1, [sp, #32]
  426f48:	adrp	x0, 45a000 <warn@@Base+0xc330>
  426f4c:	add	x0, x0, #0x40
  426f50:	bl	403780 <printf@plt>
  426f54:	ldr	x0, [sp, #88]
  426f58:	cmp	x0, #0x0
  426f5c:	b.ne	426f80 <ferror@plt+0x236f0>  // b.any
  426f60:	ldr	x0, [sp, #80]
  426f64:	cmp	x0, #0x0
  426f68:	b.ne	426f80 <ferror@plt+0x236f0>  // b.any
  426f6c:	adrp	x0, 45a000 <warn@@Base+0xc330>
  426f70:	add	x0, x0, #0x120
  426f74:	bl	403840 <gettext@plt>
  426f78:	bl	403780 <printf@plt>
  426f7c:	b	427094 <ferror@plt+0x23804>
  426f80:	ldr	w1, [sp, #44]
  426f84:	ldr	x0, [sp, #88]
  426f88:	bl	422764 <ferror@plt+0x1eed4>
  426f8c:	cmp	w0, #0x0
  426f90:	b.eq	426fd8 <ferror@plt+0x23748>  // b.none
  426f94:	ldr	w1, [sp, #44]
  426f98:	ldr	x0, [sp, #80]
  426f9c:	bl	422764 <ferror@plt+0x1eed4>
  426fa0:	cmp	w0, #0x0
  426fa4:	b.ne	426fd8 <ferror@plt+0x23748>  // b.any
  426fa8:	ldr	x0, [sp, #80]
  426fac:	str	x0, [sp, #24]
  426fb0:	ldr	w1, [sp, #44]
  426fb4:	ldr	x0, [sp, #88]
  426fb8:	bl	40f598 <ferror@plt+0xbd08>
  426fbc:	ldr	w1, [sp, #44]
  426fc0:	ldr	x0, [sp, #80]
  426fc4:	bl	40f598 <ferror@plt+0xbd08>
  426fc8:	adrp	x0, 45a000 <warn@@Base+0xc330>
  426fcc:	add	x0, x0, #0x8e0
  426fd0:	bl	403450 <puts@plt>
  426fd4:	b	42707c <ferror@plt+0x237ec>
  426fd8:	ldr	x1, [sp, #88]
  426fdc:	ldr	x0, [sp, #24]
  426fe0:	add	x0, x1, x0
  426fe4:	ldr	w1, [sp, #44]
  426fe8:	bl	40f598 <ferror@plt+0xbd08>
  426fec:	ldr	x1, [sp, #80]
  426ff0:	ldr	x0, [sp, #24]
  426ff4:	add	x0, x1, x0
  426ff8:	ldr	w1, [sp, #44]
  426ffc:	bl	40f598 <ferror@plt+0xbd08>
  427000:	ldr	x1, [sp, #88]
  427004:	ldr	x0, [sp, #80]
  427008:	cmp	x1, x0
  42700c:	b.ne	42703c <ferror@plt+0x237ac>  // b.any
  427010:	adrp	x0, 45a000 <warn@@Base+0xc330>
  427014:	add	x0, x0, #0x8f0
  427018:	bl	403840 <gettext@plt>
  42701c:	mov	x2, x0
  427020:	adrp	x0, 480000 <_sch_istable+0x1478>
  427024:	add	x0, x0, #0xf20
  427028:	ldr	x0, [x0]
  42702c:	mov	x1, x0
  427030:	mov	x0, x2
  427034:	bl	402fe0 <fputs@plt>
  427038:	b	427074 <ferror@plt+0x237e4>
  42703c:	ldr	x1, [sp, #88]
  427040:	ldr	x0, [sp, #80]
  427044:	cmp	x1, x0
  427048:	b.ls	427074 <ferror@plt+0x237e4>  // b.plast
  42704c:	adrp	x0, 45a000 <warn@@Base+0xc330>
  427050:	add	x0, x0, #0x900
  427054:	bl	403840 <gettext@plt>
  427058:	mov	x2, x0
  42705c:	adrp	x0, 480000 <_sch_istable+0x1478>
  427060:	add	x0, x0, #0xf20
  427064:	ldr	x0, [x0]
  427068:	mov	x1, x0
  42706c:	mov	x0, x2
  427070:	bl	402fe0 <fputs@plt>
  427074:	mov	w0, #0xa                   	// #10
  427078:	bl	4037e0 <putchar@plt>
  42707c:	ldr	x1, [sp, #56]
  427080:	ldr	x0, [sp, #48]
  427084:	cmp	x1, x0
  427088:	b.cc	426de0 <ferror@plt+0x23550>  // b.lo, b.ul, b.last
  42708c:	b	427094 <ferror@plt+0x23804>
  427090:	nop
  427094:	nop
  427098:	ldp	x29, x30, [sp], #96
  42709c:	ret
  4270a0:	stp	x29, x30, [sp, #-192]!
  4270a4:	mov	x29, sp
  4270a8:	str	x0, [sp, #56]
  4270ac:	str	x1, [sp, #48]
  4270b0:	str	w2, [sp, #44]
  4270b4:	str	x3, [sp, #32]
  4270b8:	str	x4, [sp, #24]
  4270bc:	ldr	x0, [sp, #56]
  4270c0:	str	x0, [sp, #136]
  4270c4:	ldr	x1, [sp, #56]
  4270c8:	ldr	x0, [sp, #136]
  4270cc:	sub	x0, x1, x0
  4270d0:	mov	x1, x0
  4270d4:	ldr	x0, [sp, #32]
  4270d8:	add	x0, x0, x1
  4270dc:	str	x0, [sp, #128]
  4270e0:	mov	x0, #0xffffffffffffffff    	// #-1
  4270e4:	str	x0, [sp, #176]
  4270e8:	mov	x0, #0xffffffffffffffff    	// #-1
  4270ec:	str	x0, [sp, #168]
  4270f0:	ldr	x0, [sp, #56]
  4270f4:	add	x0, x0, #0x1
  4270f8:	ldr	x1, [sp, #48]
  4270fc:	cmp	x1, x0
  427100:	b.cs	42711c <ferror@plt+0x2388c>  // b.hs, b.nlast
  427104:	adrp	x0, 45a000 <warn@@Base+0xc330>
  427108:	add	x0, x0, #0x910
  42710c:	bl	403840 <gettext@plt>
  427110:	ldr	x1, [sp, #32]
  427114:	bl	44dcd0 <warn@@Base>
  427118:	b	427814 <ferror@plt+0x23f84>
  42711c:	ldr	x1, [sp, #128]
  427120:	adrp	x0, 45a000 <warn@@Base+0xc330>
  427124:	add	x0, x0, #0x40
  427128:	bl	403780 <printf@plt>
  42712c:	mov	w0, #0x1                   	// #1
  427130:	str	w0, [sp, #164]
  427134:	ldr	w0, [sp, #164]
  427138:	cmp	w0, #0x4
  42713c:	b.ls	427170 <ferror@plt+0x238e0>  // b.plast
  427140:	ldr	w0, [sp, #164]
  427144:	mov	x2, x0
  427148:	adrp	x0, 455000 <warn@@Base+0x7330>
  42714c:	add	x1, x0, #0xec0
  427150:	adrp	x0, 455000 <warn@@Base+0x7330>
  427154:	add	x0, x0, #0xf10
  427158:	bl	402f90 <ngettext@plt>
  42715c:	mov	w2, #0x4                   	// #4
  427160:	ldr	w1, [sp, #164]
  427164:	bl	44dbd0 <error@@Base>
  427168:	mov	w0, #0x4                   	// #4
  42716c:	str	w0, [sp, #164]
  427170:	ldr	w0, [sp, #164]
  427174:	ldr	x1, [sp, #56]
  427178:	add	x0, x1, x0
  42717c:	ldr	x1, [sp, #48]
  427180:	cmp	x1, x0
  427184:	b.hi	4271b0 <ferror@plt+0x23920>  // b.pmore
  427188:	ldr	x1, [sp, #56]
  42718c:	ldr	x0, [sp, #48]
  427190:	cmp	x1, x0
  427194:	b.cs	4271ac <ferror@plt+0x2391c>  // b.hs, b.nlast
  427198:	ldr	x1, [sp, #48]
  42719c:	ldr	x0, [sp, #56]
  4271a0:	sub	x0, x1, x0
  4271a4:	str	w0, [sp, #164]
  4271a8:	b	4271b0 <ferror@plt+0x23920>
  4271ac:	str	wzr, [sp, #164]
  4271b0:	ldr	w0, [sp, #164]
  4271b4:	cmp	w0, #0x0
  4271b8:	b.eq	4271c8 <ferror@plt+0x23938>  // b.none
  4271bc:	ldr	w0, [sp, #164]
  4271c0:	cmp	w0, #0x8
  4271c4:	b.ls	4271d0 <ferror@plt+0x23940>  // b.plast
  4271c8:	str	wzr, [sp, #188]
  4271cc:	b	4271f0 <ferror@plt+0x23960>
  4271d0:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4271d4:	add	x0, x0, #0x2f8
  4271d8:	ldr	x2, [x0]
  4271dc:	ldr	w0, [sp, #164]
  4271e0:	mov	w1, w0
  4271e4:	ldr	x0, [sp, #56]
  4271e8:	blr	x2
  4271ec:	str	w0, [sp, #188]
  4271f0:	ldr	x0, [sp, #56]
  4271f4:	add	x0, x0, #0x1
  4271f8:	str	x0, [sp, #56]
  4271fc:	ldr	w0, [sp, #188]
  427200:	cmp	w0, #0x7
  427204:	b.eq	427368 <ferror@plt+0x23ad8>  // b.none
  427208:	ldr	w0, [sp, #188]
  42720c:	cmp	w0, #0x7
  427210:	b.hi	42772c <ferror@plt+0x23e9c>  // b.pmore
  427214:	ldr	w0, [sp, #188]
  427218:	cmp	w0, #0x6
  42721c:	b.eq	427580 <ferror@plt+0x23cf0>  // b.none
  427220:	ldr	w0, [sp, #188]
  427224:	cmp	w0, #0x6
  427228:	b.hi	42772c <ferror@plt+0x23e9c>  // b.pmore
  42722c:	ldr	w0, [sp, #188]
  427230:	cmp	w0, #0x5
  427234:	b.eq	427274 <ferror@plt+0x239e4>  // b.none
  427238:	ldr	w0, [sp, #188]
  42723c:	cmp	w0, #0x5
  427240:	b.hi	42772c <ferror@plt+0x23e9c>  // b.pmore
  427244:	ldr	w0, [sp, #188]
  427248:	cmp	w0, #0x0
  42724c:	b.eq	427260 <ferror@plt+0x239d0>  // b.none
  427250:	ldr	w0, [sp, #188]
  427254:	cmp	w0, #0x4
  427258:	b.eq	4274b4 <ferror@plt+0x23c24>  // b.none
  42725c:	b	42772c <ferror@plt+0x23e9c>
  427260:	adrp	x0, 45a000 <warn@@Base+0xc330>
  427264:	add	x0, x0, #0x120
  427268:	bl	403840 <gettext@plt>
  42726c:	bl	403780 <printf@plt>
  427270:	b	427748 <ferror@plt+0x23eb8>
  427274:	ldr	w0, [sp, #44]
  427278:	str	w0, [sp, #160]
  42727c:	ldr	w0, [sp, #160]
  427280:	cmp	w0, #0x8
  427284:	b.ls	4272b8 <ferror@plt+0x23a28>  // b.plast
  427288:	ldr	w0, [sp, #160]
  42728c:	mov	x2, x0
  427290:	adrp	x0, 455000 <warn@@Base+0x7330>
  427294:	add	x1, x0, #0xec0
  427298:	adrp	x0, 455000 <warn@@Base+0x7330>
  42729c:	add	x0, x0, #0xf10
  4272a0:	bl	402f90 <ngettext@plt>
  4272a4:	mov	w2, #0x8                   	// #8
  4272a8:	ldr	w1, [sp, #160]
  4272ac:	bl	44dbd0 <error@@Base>
  4272b0:	mov	w0, #0x8                   	// #8
  4272b4:	str	w0, [sp, #160]
  4272b8:	ldr	w0, [sp, #160]
  4272bc:	ldr	x1, [sp, #56]
  4272c0:	add	x0, x1, x0
  4272c4:	ldr	x1, [sp, #48]
  4272c8:	cmp	x1, x0
  4272cc:	b.hi	4272f8 <ferror@plt+0x23a68>  // b.pmore
  4272d0:	ldr	x1, [sp, #56]
  4272d4:	ldr	x0, [sp, #48]
  4272d8:	cmp	x1, x0
  4272dc:	b.cs	4272f4 <ferror@plt+0x23a64>  // b.hs, b.nlast
  4272e0:	ldr	x1, [sp, #48]
  4272e4:	ldr	x0, [sp, #56]
  4272e8:	sub	x0, x1, x0
  4272ec:	str	w0, [sp, #160]
  4272f0:	b	4272f8 <ferror@plt+0x23a68>
  4272f4:	str	wzr, [sp, #160]
  4272f8:	ldr	w0, [sp, #160]
  4272fc:	cmp	w0, #0x0
  427300:	b.eq	427310 <ferror@plt+0x23a80>  // b.none
  427304:	ldr	w0, [sp, #160]
  427308:	cmp	w0, #0x8
  42730c:	b.ls	427318 <ferror@plt+0x23a88>  // b.plast
  427310:	str	xzr, [sp, #24]
  427314:	b	427338 <ferror@plt+0x23aa8>
  427318:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42731c:	add	x0, x0, #0x2f8
  427320:	ldr	x2, [x0]
  427324:	ldr	w0, [sp, #160]
  427328:	mov	w1, w0
  42732c:	ldr	x0, [sp, #56]
  427330:	blr	x2
  427334:	str	x0, [sp, #24]
  427338:	ldr	w0, [sp, #44]
  42733c:	ldr	x1, [sp, #56]
  427340:	add	x0, x1, x0
  427344:	str	x0, [sp, #56]
  427348:	ldr	w1, [sp, #44]
  42734c:	ldr	x0, [sp, #24]
  427350:	bl	40f598 <ferror@plt+0xbd08>
  427354:	adrp	x0, 45a000 <warn@@Base+0xc330>
  427358:	add	x0, x0, #0x130
  42735c:	bl	403840 <gettext@plt>
  427360:	bl	403780 <printf@plt>
  427364:	b	427748 <ferror@plt+0x23eb8>
  427368:	ldr	w0, [sp, #44]
  42736c:	str	w0, [sp, #156]
  427370:	ldr	w0, [sp, #156]
  427374:	cmp	w0, #0x8
  427378:	b.ls	4273ac <ferror@plt+0x23b1c>  // b.plast
  42737c:	ldr	w0, [sp, #156]
  427380:	mov	x2, x0
  427384:	adrp	x0, 455000 <warn@@Base+0x7330>
  427388:	add	x1, x0, #0xec0
  42738c:	adrp	x0, 455000 <warn@@Base+0x7330>
  427390:	add	x0, x0, #0xf10
  427394:	bl	402f90 <ngettext@plt>
  427398:	mov	w2, #0x8                   	// #8
  42739c:	ldr	w1, [sp, #156]
  4273a0:	bl	44dbd0 <error@@Base>
  4273a4:	mov	w0, #0x8                   	// #8
  4273a8:	str	w0, [sp, #156]
  4273ac:	ldr	w0, [sp, #156]
  4273b0:	ldr	x1, [sp, #56]
  4273b4:	add	x0, x1, x0
  4273b8:	ldr	x1, [sp, #48]
  4273bc:	cmp	x1, x0
  4273c0:	b.hi	4273ec <ferror@plt+0x23b5c>  // b.pmore
  4273c4:	ldr	x1, [sp, #56]
  4273c8:	ldr	x0, [sp, #48]
  4273cc:	cmp	x1, x0
  4273d0:	b.cs	4273e8 <ferror@plt+0x23b58>  // b.hs, b.nlast
  4273d4:	ldr	x1, [sp, #48]
  4273d8:	ldr	x0, [sp, #56]
  4273dc:	sub	x0, x1, x0
  4273e0:	str	w0, [sp, #156]
  4273e4:	b	4273ec <ferror@plt+0x23b5c>
  4273e8:	str	wzr, [sp, #156]
  4273ec:	ldr	w0, [sp, #156]
  4273f0:	cmp	w0, #0x0
  4273f4:	b.eq	427404 <ferror@plt+0x23b74>  // b.none
  4273f8:	ldr	w0, [sp, #156]
  4273fc:	cmp	w0, #0x8
  427400:	b.ls	42740c <ferror@plt+0x23b7c>  // b.plast
  427404:	str	xzr, [sp, #176]
  427408:	b	42742c <ferror@plt+0x23b9c>
  42740c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  427410:	add	x0, x0, #0x2f8
  427414:	ldr	x2, [x0]
  427418:	ldr	w0, [sp, #156]
  42741c:	mov	w1, w0
  427420:	ldr	x0, [sp, #56]
  427424:	blr	x2
  427428:	str	x0, [sp, #176]
  42742c:	ldr	w0, [sp, #44]
  427430:	ldr	x1, [sp, #56]
  427434:	add	x0, x1, x0
  427438:	str	x0, [sp, #56]
  42743c:	add	x1, sp, #0x58
  427440:	add	x0, sp, #0x5c
  427444:	mov	x4, x1
  427448:	mov	x3, x0
  42744c:	mov	w2, #0x0                   	// #0
  427450:	ldr	x1, [sp, #48]
  427454:	ldr	x0, [sp, #56]
  427458:	bl	40f70c <ferror@plt+0xbe7c>
  42745c:	str	x0, [sp, #120]
  427460:	ldr	w0, [sp, #92]
  427464:	mov	w0, w0
  427468:	ldr	x1, [sp, #56]
  42746c:	add	x0, x1, x0
  427470:	str	x0, [sp, #56]
  427474:	ldr	x0, [sp, #120]
  427478:	str	x0, [sp, #112]
  42747c:	ldr	x1, [sp, #112]
  427480:	ldr	x0, [sp, #120]
  427484:	cmp	x1, x0
  427488:	b.eq	427498 <ferror@plt+0x23c08>  // b.none
  42748c:	ldr	w0, [sp, #88]
  427490:	orr	w0, w0, #0x2
  427494:	str	w0, [sp, #88]
  427498:	ldr	w0, [sp, #88]
  42749c:	bl	40f21c <ferror@plt+0xb98c>
  4274a0:	ldr	x1, [sp, #176]
  4274a4:	ldr	x0, [sp, #112]
  4274a8:	add	x0, x1, x0
  4274ac:	str	x0, [sp, #168]
  4274b0:	b	427748 <ferror@plt+0x23eb8>
  4274b4:	add	x1, sp, #0x50
  4274b8:	add	x0, sp, #0x54
  4274bc:	mov	x4, x1
  4274c0:	mov	x3, x0
  4274c4:	mov	w2, #0x0                   	// #0
  4274c8:	ldr	x1, [sp, #48]
  4274cc:	ldr	x0, [sp, #56]
  4274d0:	bl	40f70c <ferror@plt+0xbe7c>
  4274d4:	str	x0, [sp, #104]
  4274d8:	ldr	w0, [sp, #84]
  4274dc:	mov	w0, w0
  4274e0:	ldr	x1, [sp, #56]
  4274e4:	add	x0, x1, x0
  4274e8:	str	x0, [sp, #56]
  4274ec:	ldr	x0, [sp, #104]
  4274f0:	str	x0, [sp, #176]
  4274f4:	ldr	x1, [sp, #176]
  4274f8:	ldr	x0, [sp, #104]
  4274fc:	cmp	x1, x0
  427500:	b.eq	427510 <ferror@plt+0x23c80>  // b.none
  427504:	ldr	w0, [sp, #80]
  427508:	orr	w0, w0, #0x2
  42750c:	str	w0, [sp, #80]
  427510:	ldr	w0, [sp, #80]
  427514:	bl	40f21c <ferror@plt+0xb98c>
  427518:	add	x1, sp, #0x48
  42751c:	add	x0, sp, #0x4c
  427520:	mov	x4, x1
  427524:	mov	x3, x0
  427528:	mov	w2, #0x0                   	// #0
  42752c:	ldr	x1, [sp, #48]
  427530:	ldr	x0, [sp, #56]
  427534:	bl	40f70c <ferror@plt+0xbe7c>
  427538:	str	x0, [sp, #96]
  42753c:	ldr	w0, [sp, #76]
  427540:	mov	w0, w0
  427544:	ldr	x1, [sp, #56]
  427548:	add	x0, x1, x0
  42754c:	str	x0, [sp, #56]
  427550:	ldr	x0, [sp, #96]
  427554:	str	x0, [sp, #168]
  427558:	ldr	x1, [sp, #168]
  42755c:	ldr	x0, [sp, #96]
  427560:	cmp	x1, x0
  427564:	b.eq	427574 <ferror@plt+0x23ce4>  // b.none
  427568:	ldr	w0, [sp, #72]
  42756c:	orr	w0, w0, #0x2
  427570:	str	w0, [sp, #72]
  427574:	ldr	w0, [sp, #72]
  427578:	bl	40f21c <ferror@plt+0xb98c>
  42757c:	b	427748 <ferror@plt+0x23eb8>
  427580:	ldr	w0, [sp, #44]
  427584:	str	w0, [sp, #152]
  427588:	ldr	w0, [sp, #152]
  42758c:	cmp	w0, #0x8
  427590:	b.ls	4275c4 <ferror@plt+0x23d34>  // b.plast
  427594:	ldr	w0, [sp, #152]
  427598:	mov	x2, x0
  42759c:	adrp	x0, 455000 <warn@@Base+0x7330>
  4275a0:	add	x1, x0, #0xec0
  4275a4:	adrp	x0, 455000 <warn@@Base+0x7330>
  4275a8:	add	x0, x0, #0xf10
  4275ac:	bl	402f90 <ngettext@plt>
  4275b0:	mov	w2, #0x8                   	// #8
  4275b4:	ldr	w1, [sp, #152]
  4275b8:	bl	44dbd0 <error@@Base>
  4275bc:	mov	w0, #0x8                   	// #8
  4275c0:	str	w0, [sp, #152]
  4275c4:	ldr	w0, [sp, #152]
  4275c8:	ldr	x1, [sp, #56]
  4275cc:	add	x0, x1, x0
  4275d0:	ldr	x1, [sp, #48]
  4275d4:	cmp	x1, x0
  4275d8:	b.hi	427604 <ferror@plt+0x23d74>  // b.pmore
  4275dc:	ldr	x1, [sp, #56]
  4275e0:	ldr	x0, [sp, #48]
  4275e4:	cmp	x1, x0
  4275e8:	b.cs	427600 <ferror@plt+0x23d70>  // b.hs, b.nlast
  4275ec:	ldr	x1, [sp, #48]
  4275f0:	ldr	x0, [sp, #56]
  4275f4:	sub	x0, x1, x0
  4275f8:	str	w0, [sp, #152]
  4275fc:	b	427604 <ferror@plt+0x23d74>
  427600:	str	wzr, [sp, #152]
  427604:	ldr	w0, [sp, #152]
  427608:	cmp	w0, #0x0
  42760c:	b.eq	42761c <ferror@plt+0x23d8c>  // b.none
  427610:	ldr	w0, [sp, #152]
  427614:	cmp	w0, #0x8
  427618:	b.ls	427624 <ferror@plt+0x23d94>  // b.plast
  42761c:	str	xzr, [sp, #176]
  427620:	b	427644 <ferror@plt+0x23db4>
  427624:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  427628:	add	x0, x0, #0x2f8
  42762c:	ldr	x2, [x0]
  427630:	ldr	w0, [sp, #152]
  427634:	mov	w1, w0
  427638:	ldr	x0, [sp, #56]
  42763c:	blr	x2
  427640:	str	x0, [sp, #176]
  427644:	ldr	w0, [sp, #44]
  427648:	ldr	x1, [sp, #56]
  42764c:	add	x0, x1, x0
  427650:	str	x0, [sp, #56]
  427654:	ldr	w0, [sp, #44]
  427658:	str	w0, [sp, #148]
  42765c:	ldr	w0, [sp, #148]
  427660:	cmp	w0, #0x8
  427664:	b.ls	427698 <ferror@plt+0x23e08>  // b.plast
  427668:	ldr	w0, [sp, #148]
  42766c:	mov	x2, x0
  427670:	adrp	x0, 455000 <warn@@Base+0x7330>
  427674:	add	x1, x0, #0xec0
  427678:	adrp	x0, 455000 <warn@@Base+0x7330>
  42767c:	add	x0, x0, #0xf10
  427680:	bl	402f90 <ngettext@plt>
  427684:	mov	w2, #0x8                   	// #8
  427688:	ldr	w1, [sp, #148]
  42768c:	bl	44dbd0 <error@@Base>
  427690:	mov	w0, #0x8                   	// #8
  427694:	str	w0, [sp, #148]
  427698:	ldr	w0, [sp, #148]
  42769c:	ldr	x1, [sp, #56]
  4276a0:	add	x0, x1, x0
  4276a4:	ldr	x1, [sp, #48]
  4276a8:	cmp	x1, x0
  4276ac:	b.hi	4276d8 <ferror@plt+0x23e48>  // b.pmore
  4276b0:	ldr	x1, [sp, #56]
  4276b4:	ldr	x0, [sp, #48]
  4276b8:	cmp	x1, x0
  4276bc:	b.cs	4276d4 <ferror@plt+0x23e44>  // b.hs, b.nlast
  4276c0:	ldr	x1, [sp, #48]
  4276c4:	ldr	x0, [sp, #56]
  4276c8:	sub	x0, x1, x0
  4276cc:	str	w0, [sp, #148]
  4276d0:	b	4276d8 <ferror@plt+0x23e48>
  4276d4:	str	wzr, [sp, #148]
  4276d8:	ldr	w0, [sp, #148]
  4276dc:	cmp	w0, #0x0
  4276e0:	b.eq	4276f0 <ferror@plt+0x23e60>  // b.none
  4276e4:	ldr	w0, [sp, #148]
  4276e8:	cmp	w0, #0x8
  4276ec:	b.ls	4276f8 <ferror@plt+0x23e68>  // b.plast
  4276f0:	str	xzr, [sp, #168]
  4276f4:	b	427718 <ferror@plt+0x23e88>
  4276f8:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4276fc:	add	x0, x0, #0x2f8
  427700:	ldr	x2, [x0]
  427704:	ldr	w0, [sp, #148]
  427708:	mov	w1, w0
  42770c:	ldr	x0, [sp, #56]
  427710:	blr	x2
  427714:	str	x0, [sp, #168]
  427718:	ldr	w0, [sp, #44]
  42771c:	ldr	x1, [sp, #56]
  427720:	add	x0, x1, x0
  427724:	str	x0, [sp, #56]
  427728:	b	427748 <ferror@plt+0x23eb8>
  42772c:	adrp	x0, 45a000 <warn@@Base+0xc330>
  427730:	add	x0, x0, #0x948
  427734:	bl	403840 <gettext@plt>
  427738:	ldr	w1, [sp, #188]
  42773c:	bl	44dbd0 <error@@Base>
  427740:	str	wzr, [sp, #188]
  427744:	nop
  427748:	ldr	w0, [sp, #188]
  42774c:	cmp	w0, #0x0
  427750:	b.eq	427810 <ferror@plt+0x23f80>  // b.none
  427754:	ldr	w0, [sp, #188]
  427758:	cmp	w0, #0x5
  42775c:	b.eq	427808 <ferror@plt+0x23f78>  // b.none
  427760:	ldr	x1, [sp, #176]
  427764:	ldr	x0, [sp, #24]
  427768:	add	x0, x1, x0
  42776c:	ldr	w1, [sp, #44]
  427770:	bl	40f598 <ferror@plt+0xbd08>
  427774:	ldr	x1, [sp, #168]
  427778:	ldr	x0, [sp, #24]
  42777c:	add	x0, x1, x0
  427780:	ldr	w1, [sp, #44]
  427784:	bl	40f598 <ferror@plt+0xbd08>
  427788:	ldr	x1, [sp, #176]
  42778c:	ldr	x0, [sp, #168]
  427790:	cmp	x1, x0
  427794:	b.ne	4277c4 <ferror@plt+0x23f34>  // b.any
  427798:	adrp	x0, 45a000 <warn@@Base+0xc330>
  42779c:	add	x0, x0, #0x8f0
  4277a0:	bl	403840 <gettext@plt>
  4277a4:	mov	x2, x0
  4277a8:	adrp	x0, 480000 <_sch_istable+0x1478>
  4277ac:	add	x0, x0, #0xf20
  4277b0:	ldr	x0, [x0]
  4277b4:	mov	x1, x0
  4277b8:	mov	x0, x2
  4277bc:	bl	402fe0 <fputs@plt>
  4277c0:	b	4277fc <ferror@plt+0x23f6c>
  4277c4:	ldr	x1, [sp, #176]
  4277c8:	ldr	x0, [sp, #168]
  4277cc:	cmp	x1, x0
  4277d0:	b.ls	4277fc <ferror@plt+0x23f6c>  // b.plast
  4277d4:	adrp	x0, 45a000 <warn@@Base+0xc330>
  4277d8:	add	x0, x0, #0x900
  4277dc:	bl	403840 <gettext@plt>
  4277e0:	mov	x2, x0
  4277e4:	adrp	x0, 480000 <_sch_istable+0x1478>
  4277e8:	add	x0, x0, #0xf20
  4277ec:	ldr	x0, [x0]
  4277f0:	mov	x1, x0
  4277f4:	mov	x0, x2
  4277f8:	bl	402fe0 <fputs@plt>
  4277fc:	mov	w0, #0xa                   	// #10
  427800:	bl	4037e0 <putchar@plt>
  427804:	b	4270c4 <ferror@plt+0x23834>
  427808:	nop
  42780c:	b	4270c4 <ferror@plt+0x23834>
  427810:	nop
  427814:	nop
  427818:	ldp	x29, x30, [sp], #192
  42781c:	ret
  427820:	stp	x29, x30, [sp, #-224]!
  427824:	mov	x29, sp
  427828:	str	x0, [sp, #24]
  42782c:	str	x1, [sp, #16]
  427830:	ldr	x0, [sp, #24]
  427834:	ldr	x0, [x0, #32]
  427838:	str	x0, [sp, #216]
  42783c:	ldr	x0, [sp, #216]
  427840:	str	x0, [sp, #208]
  427844:	ldr	x0, [sp, #24]
  427848:	ldr	x0, [x0, #48]
  42784c:	str	x0, [sp, #120]
  427850:	ldr	x0, [sp, #216]
  427854:	str	x0, [sp, #112]
  427858:	ldr	x1, [sp, #216]
  42785c:	ldr	x0, [sp, #120]
  427860:	add	x0, x1, x0
  427864:	str	x0, [sp, #104]
  427868:	ldr	x0, [sp, #24]
  42786c:	ldr	x2, [x0, #16]
  427870:	adrp	x0, 45a000 <warn@@Base+0xc330>
  427874:	add	x1, x0, #0x970
  427878:	mov	x0, x2
  42787c:	bl	4036c0 <strstr@plt>
  427880:	cmp	x0, #0x0
  427884:	cset	w0, ne  // ne = any
  427888:	and	w0, w0, #0xff
  42788c:	str	w0, [sp, #100]
  427890:	strb	wzr, [sp, #191]
  427894:	ldr	x0, [sp, #120]
  427898:	cmp	x0, #0x0
  42789c:	b.ne	4278cc <ferror@plt+0x2403c>  // b.any
  4278a0:	adrp	x0, 45a000 <warn@@Base+0xc330>
  4278a4:	add	x0, x0, #0x300
  4278a8:	bl	403840 <gettext@plt>
  4278ac:	mov	x2, x0
  4278b0:	ldr	x0, [sp, #24]
  4278b4:	ldr	x0, [x0, #16]
  4278b8:	mov	x1, x0
  4278bc:	mov	x0, x2
  4278c0:	bl	403780 <printf@plt>
  4278c4:	mov	w0, #0x0                   	// #0
  4278c8:	b	428388 <ferror@plt+0x24af8>
  4278cc:	ldr	w0, [sp, #100]
  4278d0:	cmp	w0, #0x0
  4278d4:	b.eq	427f18 <ferror@plt+0x24688>  // b.none
  4278d8:	mov	w0, #0x4                   	// #4
  4278dc:	str	w0, [sp, #152]
  4278e0:	ldr	w0, [sp, #152]
  4278e4:	cmp	w0, #0x8
  4278e8:	b.ls	42791c <ferror@plt+0x2408c>  // b.plast
  4278ec:	ldr	w0, [sp, #152]
  4278f0:	mov	x2, x0
  4278f4:	adrp	x0, 455000 <warn@@Base+0x7330>
  4278f8:	add	x1, x0, #0xec0
  4278fc:	adrp	x0, 455000 <warn@@Base+0x7330>
  427900:	add	x0, x0, #0xf10
  427904:	bl	402f90 <ngettext@plt>
  427908:	mov	w2, #0x8                   	// #8
  42790c:	ldr	w1, [sp, #152]
  427910:	bl	44dbd0 <error@@Base>
  427914:	mov	w0, #0x8                   	// #8
  427918:	str	w0, [sp, #152]
  42791c:	ldr	w0, [sp, #152]
  427920:	ldr	x1, [sp, #216]
  427924:	add	x0, x1, x0
  427928:	ldr	x1, [sp, #104]
  42792c:	cmp	x1, x0
  427930:	b.hi	42795c <ferror@plt+0x240cc>  // b.pmore
  427934:	ldr	x1, [sp, #216]
  427938:	ldr	x0, [sp, #104]
  42793c:	cmp	x1, x0
  427940:	b.cs	427958 <ferror@plt+0x240c8>  // b.hs, b.nlast
  427944:	ldr	x1, [sp, #104]
  427948:	ldr	x0, [sp, #216]
  42794c:	sub	x0, x1, x0
  427950:	str	w0, [sp, #152]
  427954:	b	42795c <ferror@plt+0x240cc>
  427958:	str	wzr, [sp, #152]
  42795c:	ldr	w0, [sp, #152]
  427960:	cmp	w0, #0x0
  427964:	b.eq	427974 <ferror@plt+0x240e4>  // b.none
  427968:	ldr	w0, [sp, #152]
  42796c:	cmp	w0, #0x8
  427970:	b.ls	42797c <ferror@plt+0x240ec>  // b.plast
  427974:	str	xzr, [sp, #176]
  427978:	b	42799c <ferror@plt+0x2410c>
  42797c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  427980:	add	x0, x0, #0x2f8
  427984:	ldr	x2, [x0]
  427988:	ldr	w0, [sp, #152]
  42798c:	mov	w1, w0
  427990:	ldr	x0, [sp, #216]
  427994:	blr	x2
  427998:	str	x0, [sp, #176]
  42799c:	ldr	x0, [sp, #216]
  4279a0:	add	x0, x0, #0x4
  4279a4:	str	x0, [sp, #216]
  4279a8:	ldr	x1, [sp, #176]
  4279ac:	mov	x0, #0xffffffff            	// #4294967295
  4279b0:	cmp	x1, x0
  4279b4:	b.ne	427a9c <ferror@plt+0x2420c>  // b.any
  4279b8:	mov	w0, #0x8                   	// #8
  4279bc:	str	w0, [sp, #148]
  4279c0:	ldr	w0, [sp, #148]
  4279c4:	cmp	w0, #0x8
  4279c8:	b.ls	4279fc <ferror@plt+0x2416c>  // b.plast
  4279cc:	ldr	w0, [sp, #148]
  4279d0:	mov	x2, x0
  4279d4:	adrp	x0, 455000 <warn@@Base+0x7330>
  4279d8:	add	x1, x0, #0xec0
  4279dc:	adrp	x0, 455000 <warn@@Base+0x7330>
  4279e0:	add	x0, x0, #0xf10
  4279e4:	bl	402f90 <ngettext@plt>
  4279e8:	mov	w2, #0x8                   	// #8
  4279ec:	ldr	w1, [sp, #148]
  4279f0:	bl	44dbd0 <error@@Base>
  4279f4:	mov	w0, #0x8                   	// #8
  4279f8:	str	w0, [sp, #148]
  4279fc:	ldr	w0, [sp, #148]
  427a00:	ldr	x1, [sp, #216]
  427a04:	add	x0, x1, x0
  427a08:	ldr	x1, [sp, #104]
  427a0c:	cmp	x1, x0
  427a10:	b.hi	427a3c <ferror@plt+0x241ac>  // b.pmore
  427a14:	ldr	x1, [sp, #216]
  427a18:	ldr	x0, [sp, #104]
  427a1c:	cmp	x1, x0
  427a20:	b.cs	427a38 <ferror@plt+0x241a8>  // b.hs, b.nlast
  427a24:	ldr	x1, [sp, #104]
  427a28:	ldr	x0, [sp, #216]
  427a2c:	sub	x0, x1, x0
  427a30:	str	w0, [sp, #148]
  427a34:	b	427a3c <ferror@plt+0x241ac>
  427a38:	str	wzr, [sp, #148]
  427a3c:	ldr	w0, [sp, #148]
  427a40:	cmp	w0, #0x0
  427a44:	b.eq	427a54 <ferror@plt+0x241c4>  // b.none
  427a48:	ldr	w0, [sp, #148]
  427a4c:	cmp	w0, #0x8
  427a50:	b.ls	427a5c <ferror@plt+0x241cc>  // b.plast
  427a54:	str	xzr, [sp, #176]
  427a58:	b	427a7c <ferror@plt+0x241ec>
  427a5c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  427a60:	add	x0, x0, #0x2f8
  427a64:	ldr	x2, [x0]
  427a68:	ldr	w0, [sp, #148]
  427a6c:	mov	w1, w0
  427a70:	ldr	x0, [sp, #216]
  427a74:	blr	x2
  427a78:	str	x0, [sp, #176]
  427a7c:	ldr	x0, [sp, #216]
  427a80:	add	x0, x0, #0x8
  427a84:	str	x0, [sp, #216]
  427a88:	mov	w0, #0x8                   	// #8
  427a8c:	str	w0, [sp, #164]
  427a90:	mov	w0, #0xc                   	// #12
  427a94:	str	w0, [sp, #172]
  427a98:	b	427aac <ferror@plt+0x2421c>
  427a9c:	mov	w0, #0x4                   	// #4
  427aa0:	str	w0, [sp, #164]
  427aa4:	mov	w0, #0x4                   	// #4
  427aa8:	str	w0, [sp, #172]
  427aac:	ldr	w1, [sp, #172]
  427ab0:	ldr	x0, [sp, #176]
  427ab4:	add	x1, x1, x0
  427ab8:	ldr	x0, [sp, #24]
  427abc:	ldr	x0, [x0, #48]
  427ac0:	cmp	x1, x0
  427ac4:	b.ls	427b38 <ferror@plt+0x242a8>  // b.plast
  427ac8:	ldr	x0, [sp, #24]
  427acc:	ldr	x0, [x0, #32]
  427ad0:	ldr	x1, [sp, #216]
  427ad4:	sub	x1, x1, x0
  427ad8:	ldr	w0, [sp, #164]
  427adc:	sub	x0, x1, x0
  427ae0:	mov	x1, x0
  427ae4:	ldr	x0, [sp, #24]
  427ae8:	bl	40aea8 <ferror@plt+0x7618>
  427aec:	cmp	w0, #0x0
  427af0:	b.eq	427b10 <ferror@plt+0x24280>  // b.none
  427af4:	ldr	x1, [sp, #104]
  427af8:	ldr	x0, [sp, #216]
  427afc:	sub	x1, x1, x0
  427b00:	ldr	w0, [sp, #172]
  427b04:	sub	x0, x1, x0
  427b08:	str	x0, [sp, #176]
  427b0c:	b	427b38 <ferror@plt+0x242a8>
  427b10:	adrp	x0, 45a000 <warn@@Base+0xc330>
  427b14:	add	x0, x0, #0x980
  427b18:	bl	403840 <gettext@plt>
  427b1c:	mov	x2, x0
  427b20:	ldr	x0, [sp, #176]
  427b24:	mov	x1, x0
  427b28:	mov	x0, x2
  427b2c:	bl	44dcd0 <warn@@Base>
  427b30:	mov	w0, #0x0                   	// #0
  427b34:	b	428388 <ferror@plt+0x24af8>
  427b38:	mov	w0, #0x2                   	// #2
  427b3c:	str	w0, [sp, #144]
  427b40:	ldr	w0, [sp, #144]
  427b44:	cmp	w0, #0x2
  427b48:	b.ls	427b7c <ferror@plt+0x242ec>  // b.plast
  427b4c:	ldr	w0, [sp, #144]
  427b50:	mov	x2, x0
  427b54:	adrp	x0, 455000 <warn@@Base+0x7330>
  427b58:	add	x1, x0, #0xec0
  427b5c:	adrp	x0, 455000 <warn@@Base+0x7330>
  427b60:	add	x0, x0, #0xf10
  427b64:	bl	402f90 <ngettext@plt>
  427b68:	mov	w2, #0x2                   	// #2
  427b6c:	ldr	w1, [sp, #144]
  427b70:	bl	44dbd0 <error@@Base>
  427b74:	mov	w0, #0x2                   	// #2
  427b78:	str	w0, [sp, #144]
  427b7c:	ldr	w0, [sp, #144]
  427b80:	ldr	x1, [sp, #216]
  427b84:	add	x0, x1, x0
  427b88:	ldr	x1, [sp, #104]
  427b8c:	cmp	x1, x0
  427b90:	b.hi	427bbc <ferror@plt+0x2432c>  // b.pmore
  427b94:	ldr	x1, [sp, #216]
  427b98:	ldr	x0, [sp, #104]
  427b9c:	cmp	x1, x0
  427ba0:	b.cs	427bb8 <ferror@plt+0x24328>  // b.hs, b.nlast
  427ba4:	ldr	x1, [sp, #104]
  427ba8:	ldr	x0, [sp, #216]
  427bac:	sub	x0, x1, x0
  427bb0:	str	w0, [sp, #144]
  427bb4:	b	427bbc <ferror@plt+0x2432c>
  427bb8:	str	wzr, [sp, #144]
  427bbc:	ldr	w0, [sp, #144]
  427bc0:	cmp	w0, #0x0
  427bc4:	b.eq	427bd4 <ferror@plt+0x24344>  // b.none
  427bc8:	ldr	w0, [sp, #144]
  427bcc:	cmp	w0, #0x8
  427bd0:	b.ls	427bdc <ferror@plt+0x2434c>  // b.plast
  427bd4:	strh	wzr, [sp, #158]
  427bd8:	b	427bfc <ferror@plt+0x2436c>
  427bdc:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  427be0:	add	x0, x0, #0x2f8
  427be4:	ldr	x2, [x0]
  427be8:	ldr	w0, [sp, #144]
  427bec:	mov	w1, w0
  427bf0:	ldr	x0, [sp, #216]
  427bf4:	blr	x2
  427bf8:	strh	w0, [sp, #158]
  427bfc:	ldr	x0, [sp, #216]
  427c00:	add	x0, x0, #0x2
  427c04:	str	x0, [sp, #216]
  427c08:	ldrh	w0, [sp, #158]
  427c0c:	cmp	w0, #0x5
  427c10:	b.eq	427c2c <ferror@plt+0x2439c>  // b.none
  427c14:	adrp	x0, 45a000 <warn@@Base+0xc330>
  427c18:	add	x0, x0, #0x9e0
  427c1c:	bl	403840 <gettext@plt>
  427c20:	bl	44dcd0 <warn@@Base>
  427c24:	mov	w0, #0x0                   	// #0
  427c28:	b	428388 <ferror@plt+0x24af8>
  427c2c:	mov	w0, #0x1                   	// #1
  427c30:	str	w0, [sp, #140]
  427c34:	ldr	w0, [sp, #140]
  427c38:	cmp	w0, #0x1
  427c3c:	b.ls	427c70 <ferror@plt+0x243e0>  // b.plast
  427c40:	ldr	w0, [sp, #140]
  427c44:	mov	x2, x0
  427c48:	adrp	x0, 455000 <warn@@Base+0x7330>
  427c4c:	add	x1, x0, #0xec0
  427c50:	adrp	x0, 455000 <warn@@Base+0x7330>
  427c54:	add	x0, x0, #0xf10
  427c58:	bl	402f90 <ngettext@plt>
  427c5c:	mov	w2, #0x1                   	// #1
  427c60:	ldr	w1, [sp, #140]
  427c64:	bl	44dbd0 <error@@Base>
  427c68:	mov	w0, #0x1                   	// #1
  427c6c:	str	w0, [sp, #140]
  427c70:	ldr	w0, [sp, #140]
  427c74:	ldr	x1, [sp, #216]
  427c78:	add	x0, x1, x0
  427c7c:	ldr	x1, [sp, #104]
  427c80:	cmp	x1, x0
  427c84:	b.hi	427cb0 <ferror@plt+0x24420>  // b.pmore
  427c88:	ldr	x1, [sp, #216]
  427c8c:	ldr	x0, [sp, #104]
  427c90:	cmp	x1, x0
  427c94:	b.cs	427cac <ferror@plt+0x2441c>  // b.hs, b.nlast
  427c98:	ldr	x1, [sp, #104]
  427c9c:	ldr	x0, [sp, #216]
  427ca0:	sub	x0, x1, x0
  427ca4:	str	w0, [sp, #140]
  427ca8:	b	427cb0 <ferror@plt+0x24420>
  427cac:	str	wzr, [sp, #140]
  427cb0:	ldr	w0, [sp, #140]
  427cb4:	cmp	w0, #0x0
  427cb8:	b.eq	427cc8 <ferror@plt+0x24438>  // b.none
  427cbc:	ldr	w0, [sp, #140]
  427cc0:	cmp	w0, #0x8
  427cc4:	b.ls	427cd0 <ferror@plt+0x24440>  // b.plast
  427cc8:	strb	wzr, [sp, #191]
  427ccc:	b	427cf0 <ferror@plt+0x24460>
  427cd0:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  427cd4:	add	x0, x0, #0x2f8
  427cd8:	ldr	x2, [x0]
  427cdc:	ldr	w0, [sp, #140]
  427ce0:	mov	w1, w0
  427ce4:	ldr	x0, [sp, #216]
  427ce8:	blr	x2
  427cec:	strb	w0, [sp, #191]
  427cf0:	ldr	x0, [sp, #216]
  427cf4:	add	x0, x0, #0x1
  427cf8:	str	x0, [sp, #216]
  427cfc:	mov	w0, #0x1                   	// #1
  427d00:	str	w0, [sp, #136]
  427d04:	ldr	w0, [sp, #136]
  427d08:	cmp	w0, #0x1
  427d0c:	b.ls	427d40 <ferror@plt+0x244b0>  // b.plast
  427d10:	ldr	w0, [sp, #136]
  427d14:	mov	x2, x0
  427d18:	adrp	x0, 455000 <warn@@Base+0x7330>
  427d1c:	add	x1, x0, #0xec0
  427d20:	adrp	x0, 455000 <warn@@Base+0x7330>
  427d24:	add	x0, x0, #0xf10
  427d28:	bl	402f90 <ngettext@plt>
  427d2c:	mov	w2, #0x1                   	// #1
  427d30:	ldr	w1, [sp, #136]
  427d34:	bl	44dbd0 <error@@Base>
  427d38:	mov	w0, #0x1                   	// #1
  427d3c:	str	w0, [sp, #136]
  427d40:	ldr	w0, [sp, #136]
  427d44:	ldr	x1, [sp, #216]
  427d48:	add	x0, x1, x0
  427d4c:	ldr	x1, [sp, #104]
  427d50:	cmp	x1, x0
  427d54:	b.hi	427d80 <ferror@plt+0x244f0>  // b.pmore
  427d58:	ldr	x1, [sp, #216]
  427d5c:	ldr	x0, [sp, #104]
  427d60:	cmp	x1, x0
  427d64:	b.cs	427d7c <ferror@plt+0x244ec>  // b.hs, b.nlast
  427d68:	ldr	x1, [sp, #104]
  427d6c:	ldr	x0, [sp, #216]
  427d70:	sub	x0, x1, x0
  427d74:	str	w0, [sp, #136]
  427d78:	b	427d80 <ferror@plt+0x244f0>
  427d7c:	str	wzr, [sp, #136]
  427d80:	ldr	w0, [sp, #136]
  427d84:	cmp	w0, #0x0
  427d88:	b.eq	427d98 <ferror@plt+0x24508>  // b.none
  427d8c:	ldr	w0, [sp, #136]
  427d90:	cmp	w0, #0x8
  427d94:	b.ls	427da0 <ferror@plt+0x24510>  // b.plast
  427d98:	strb	wzr, [sp, #171]
  427d9c:	b	427dc0 <ferror@plt+0x24530>
  427da0:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  427da4:	add	x0, x0, #0x2f8
  427da8:	ldr	x2, [x0]
  427dac:	ldr	w0, [sp, #136]
  427db0:	mov	w1, w0
  427db4:	ldr	x0, [sp, #216]
  427db8:	blr	x2
  427dbc:	strb	w0, [sp, #171]
  427dc0:	ldr	x0, [sp, #216]
  427dc4:	add	x0, x0, #0x1
  427dc8:	str	x0, [sp, #216]
  427dcc:	ldrb	w0, [sp, #171]
  427dd0:	cmp	w0, #0x0
  427dd4:	b.eq	427e0c <ferror@plt+0x2457c>  // b.none
  427dd8:	adrp	x0, 458000 <warn@@Base+0xa330>
  427ddc:	add	x0, x0, #0xd68
  427de0:	bl	403840 <gettext@plt>
  427de4:	mov	x3, x0
  427de8:	ldr	x0, [sp, #24]
  427dec:	ldr	x0, [x0, #16]
  427df0:	ldrb	w1, [sp, #171]
  427df4:	mov	w2, w1
  427df8:	mov	x1, x0
  427dfc:	mov	x0, x3
  427e00:	bl	44dcd0 <warn@@Base>
  427e04:	mov	w0, #0x0                   	// #0
  427e08:	b	428388 <ferror@plt+0x24af8>
  427e0c:	mov	w0, #0x4                   	// #4
  427e10:	str	w0, [sp, #132]
  427e14:	ldr	w0, [sp, #132]
  427e18:	cmp	w0, #0x4
  427e1c:	b.ls	427e50 <ferror@plt+0x245c0>  // b.plast
  427e20:	ldr	w0, [sp, #132]
  427e24:	mov	x2, x0
  427e28:	adrp	x0, 455000 <warn@@Base+0x7330>
  427e2c:	add	x1, x0, #0xec0
  427e30:	adrp	x0, 455000 <warn@@Base+0x7330>
  427e34:	add	x0, x0, #0xf10
  427e38:	bl	402f90 <ngettext@plt>
  427e3c:	mov	w2, #0x4                   	// #4
  427e40:	ldr	w1, [sp, #132]
  427e44:	bl	44dbd0 <error@@Base>
  427e48:	mov	w0, #0x4                   	// #4
  427e4c:	str	w0, [sp, #132]
  427e50:	ldr	w0, [sp, #132]
  427e54:	ldr	x1, [sp, #216]
  427e58:	add	x0, x1, x0
  427e5c:	ldr	x1, [sp, #104]
  427e60:	cmp	x1, x0
  427e64:	b.hi	427e90 <ferror@plt+0x24600>  // b.pmore
  427e68:	ldr	x1, [sp, #216]
  427e6c:	ldr	x0, [sp, #104]
  427e70:	cmp	x1, x0
  427e74:	b.cs	427e8c <ferror@plt+0x245fc>  // b.hs, b.nlast
  427e78:	ldr	x1, [sp, #104]
  427e7c:	ldr	x0, [sp, #216]
  427e80:	sub	x0, x1, x0
  427e84:	str	w0, [sp, #132]
  427e88:	b	427e90 <ferror@plt+0x24600>
  427e8c:	str	wzr, [sp, #132]
  427e90:	ldr	w0, [sp, #132]
  427e94:	cmp	w0, #0x0
  427e98:	b.eq	427ea8 <ferror@plt+0x24618>  // b.none
  427e9c:	ldr	w0, [sp, #132]
  427ea0:	cmp	w0, #0x8
  427ea4:	b.ls	427eb0 <ferror@plt+0x24620>  // b.plast
  427ea8:	str	wzr, [sp, #160]
  427eac:	b	427ed0 <ferror@plt+0x24640>
  427eb0:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  427eb4:	add	x0, x0, #0x2f8
  427eb8:	ldr	x2, [x0]
  427ebc:	ldr	w0, [sp, #132]
  427ec0:	mov	w1, w0
  427ec4:	ldr	x0, [sp, #216]
  427ec8:	blr	x2
  427ecc:	str	w0, [sp, #160]
  427ed0:	ldr	x0, [sp, #216]
  427ed4:	add	x0, x0, #0x4
  427ed8:	str	x0, [sp, #216]
  427edc:	ldr	w0, [sp, #160]
  427ee0:	cmp	w0, #0x0
  427ee4:	b.eq	427f18 <ferror@plt+0x24688>  // b.none
  427ee8:	adrp	x0, 45a000 <warn@@Base+0xc330>
  427eec:	add	x0, x0, #0xa28
  427ef0:	bl	403840 <gettext@plt>
  427ef4:	mov	x3, x0
  427ef8:	ldr	x0, [sp, #24]
  427efc:	ldr	x0, [x0, #16]
  427f00:	ldr	w2, [sp, #160]
  427f04:	mov	x1, x0
  427f08:	mov	x0, x3
  427f0c:	bl	44dcd0 <warn@@Base>
  427f10:	mov	w0, #0x0                   	// #0
  427f14:	b	428388 <ferror@plt+0x24af8>
  427f18:	ldr	x0, [sp, #16]
  427f1c:	bl	41a190 <ferror@plt+0x16900>
  427f20:	cmp	w0, #0x0
  427f24:	b.ne	427f54 <ferror@plt+0x246c4>  // b.any
  427f28:	adrp	x0, 45a000 <warn@@Base+0xc330>
  427f2c:	add	x0, x0, #0x3a8
  427f30:	bl	403840 <gettext@plt>
  427f34:	mov	x2, x0
  427f38:	ldr	x0, [sp, #24]
  427f3c:	ldr	x0, [x0, #16]
  427f40:	mov	x1, x0
  427f44:	mov	x0, x2
  427f48:	bl	44dcd0 <warn@@Base>
  427f4c:	mov	w0, #0x0                   	// #0
  427f50:	b	428388 <ferror@plt+0x24af8>
  427f54:	str	wzr, [sp, #204]
  427f58:	str	wzr, [sp, #200]
  427f5c:	b	427fa8 <ferror@plt+0x24718>
  427f60:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  427f64:	add	x0, x0, #0x568
  427f68:	ldr	x2, [x0]
  427f6c:	ldr	w1, [sp, #200]
  427f70:	mov	x0, x1
  427f74:	lsl	x0, x0, #1
  427f78:	add	x0, x0, x1
  427f7c:	lsl	x0, x0, #2
  427f80:	add	x0, x0, x1
  427f84:	lsl	x0, x0, #3
  427f88:	add	x0, x2, x0
  427f8c:	ldr	w0, [x0, #96]
  427f90:	ldr	w1, [sp, #204]
  427f94:	add	w0, w1, w0
  427f98:	str	w0, [sp, #204]
  427f9c:	ldr	w0, [sp, #200]
  427fa0:	add	w0, w0, #0x1
  427fa4:	str	w0, [sp, #200]
  427fa8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  427fac:	add	x0, x0, #0x55c
  427fb0:	ldr	w0, [x0]
  427fb4:	ldr	w1, [sp, #200]
  427fb8:	cmp	w1, w0
  427fbc:	b.cc	427f60 <ferror@plt+0x246d0>  // b.lo, b.ul, b.last
  427fc0:	ldr	w0, [sp, #204]
  427fc4:	cmp	w0, #0x0
  427fc8:	b.ne	427fe4 <ferror@plt+0x24754>  // b.any
  427fcc:	adrp	x0, 45a000 <warn@@Base+0xc330>
  427fd0:	add	x0, x0, #0xa68
  427fd4:	bl	403840 <gettext@plt>
  427fd8:	bl	403780 <printf@plt>
  427fdc:	mov	w0, #0x1                   	// #1
  427fe0:	b	428388 <ferror@plt+0x24af8>
  427fe4:	ldr	w0, [sp, #204]
  427fe8:	lsl	x0, x0, #4
  427fec:	bl	403290 <xmalloc@plt>
  427ff0:	str	x0, [sp, #88]
  427ff4:	ldr	x0, [sp, #88]
  427ff8:	str	x0, [sp, #192]
  427ffc:	str	wzr, [sp, #200]
  428000:	b	4280a0 <ferror@plt+0x24810>
  428004:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  428008:	add	x0, x0, #0x568
  42800c:	ldr	x2, [x0]
  428010:	ldr	w1, [sp, #200]
  428014:	mov	x0, x1
  428018:	lsl	x0, x0, #1
  42801c:	add	x0, x0, x1
  428020:	lsl	x0, x0, #2
  428024:	add	x0, x0, x1
  428028:	lsl	x0, x0, #3
  42802c:	add	x0, x2, x0
  428030:	str	x0, [sp, #32]
  428034:	str	wzr, [sp, #128]
  428038:	b	428080 <ferror@plt+0x247f0>
  42803c:	ldr	x0, [sp, #32]
  428040:	ldr	x1, [x0, #88]
  428044:	ldr	w0, [sp, #128]
  428048:	lsl	x0, x0, #3
  42804c:	add	x0, x1, x0
  428050:	ldr	x1, [x0]
  428054:	ldr	x0, [sp, #192]
  428058:	str	x1, [x0]
  42805c:	ldr	x0, [sp, #192]
  428060:	ldr	x1, [sp, #32]
  428064:	str	x1, [x0, #8]
  428068:	ldr	x0, [sp, #192]
  42806c:	add	x0, x0, #0x10
  428070:	str	x0, [sp, #192]
  428074:	ldr	w0, [sp, #128]
  428078:	add	w0, w0, #0x1
  42807c:	str	w0, [sp, #128]
  428080:	ldr	x0, [sp, #32]
  428084:	ldr	w0, [x0, #96]
  428088:	ldr	w1, [sp, #128]
  42808c:	cmp	w1, w0
  428090:	b.cc	42803c <ferror@plt+0x247ac>  // b.lo, b.ul, b.last
  428094:	ldr	w0, [sp, #200]
  428098:	add	w0, w0, #0x1
  42809c:	str	w0, [sp, #200]
  4280a0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4280a4:	add	x0, x0, #0x55c
  4280a8:	ldr	w0, [x0]
  4280ac:	ldr	w1, [sp, #200]
  4280b0:	cmp	w1, w0
  4280b4:	b.cc	428004 <ferror@plt+0x24774>  // b.lo, b.ul, b.last
  4280b8:	ldr	w1, [sp, #204]
  4280bc:	adrp	x0, 426000 <ferror@plt+0x22770>
  4280c0:	add	x3, x0, #0xd54
  4280c4:	mov	x2, #0x10                  	// #16
  4280c8:	ldr	x0, [sp, #88]
  4280cc:	bl	4030e0 <qsort@plt>
  4280d0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4280d4:	add	x0, x0, #0x550
  4280d8:	ldr	w0, [x0]
  4280dc:	cmp	w0, #0x0
  4280e0:	b.eq	428120 <ferror@plt+0x24890>  // b.none
  4280e4:	ldr	x0, [sp, #88]
  4280e8:	ldr	x0, [x0]
  4280ec:	cmp	x0, #0x0
  4280f0:	b.eq	428120 <ferror@plt+0x24890>  // b.none
  4280f4:	adrp	x0, 45a000 <warn@@Base+0xc330>
  4280f8:	add	x0, x0, #0xa90
  4280fc:	bl	403840 <gettext@plt>
  428100:	mov	x3, x0
  428104:	ldr	x0, [sp, #24]
  428108:	ldr	x1, [x0, #16]
  42810c:	ldr	x0, [sp, #88]
  428110:	ldr	x0, [x0]
  428114:	mov	x2, x0
  428118:	mov	x0, x3
  42811c:	bl	44dcd0 <warn@@Base>
  428120:	mov	w1, #0x0                   	// #0
  428124:	ldr	x0, [sp, #24]
  428128:	bl	4181a4 <ferror@plt+0x14914>
  42812c:	adrp	x0, 45a000 <warn@@Base+0xc330>
  428130:	add	x0, x0, #0xac0
  428134:	bl	403840 <gettext@plt>
  428138:	bl	403780 <printf@plt>
  42813c:	str	wzr, [sp, #200]
  428140:	b	428364 <ferror@plt+0x24ad4>
  428144:	ldr	w0, [sp, #200]
  428148:	lsl	x0, x0, #4
  42814c:	ldr	x1, [sp, #88]
  428150:	add	x0, x1, x0
  428154:	str	x0, [sp, #80]
  428158:	ldr	x0, [sp, #80]
  42815c:	ldr	x0, [x0, #8]
  428160:	str	x0, [sp, #72]
  428164:	ldr	w0, [sp, #100]
  428168:	cmp	w0, #0x0
  42816c:	b.eq	428178 <ferror@plt+0x248e8>  // b.none
  428170:	ldrb	w0, [sp, #191]
  428174:	b	428180 <ferror@plt+0x248f0>
  428178:	ldr	x0, [sp, #72]
  42817c:	ldr	w0, [x0]
  428180:	str	w0, [sp, #68]
  428184:	ldr	x0, [sp, #80]
  428188:	ldr	x0, [x0]
  42818c:	str	x0, [sp, #56]
  428190:	ldr	x1, [sp, #112]
  428194:	ldr	x0, [sp, #56]
  428198:	add	x0, x1, x0
  42819c:	str	x0, [sp, #48]
  4281a0:	ldr	x0, [sp, #72]
  4281a4:	ldr	x0, [x0, #24]
  4281a8:	str	x0, [sp, #40]
  4281ac:	ldr	w0, [sp, #68]
  4281b0:	cmp	w0, #0x1
  4281b4:	b.ls	4281c4 <ferror@plt+0x24934>  // b.plast
  4281b8:	ldr	w0, [sp, #68]
  4281bc:	cmp	w0, #0x8
  4281c0:	b.ls	4281e0 <ferror@plt+0x24950>  // b.plast
  4281c4:	adrp	x0, 45a000 <warn@@Base+0xc330>
  4281c8:	add	x0, x0, #0xae0
  4281cc:	bl	403840 <gettext@plt>
  4281d0:	ldr	x2, [sp, #56]
  4281d4:	ldr	w1, [sp, #68]
  4281d8:	bl	44dcd0 <warn@@Base>
  4281dc:	b	428358 <ferror@plt+0x24ac8>
  4281e0:	ldr	x1, [sp, #48]
  4281e4:	ldr	x0, [sp, #112]
  4281e8:	cmp	x1, x0
  4281ec:	b.cc	428200 <ferror@plt+0x24970>  // b.lo, b.ul, b.last
  4281f0:	ldr	x1, [sp, #48]
  4281f4:	ldr	x0, [sp, #104]
  4281f8:	cmp	x1, x0
  4281fc:	b.cc	42821c <ferror@plt+0x2498c>  // b.lo, b.ul, b.last
  428200:	adrp	x0, 45a000 <warn@@Base+0xc330>
  428204:	add	x0, x0, #0xb20
  428208:	bl	403840 <gettext@plt>
  42820c:	ldr	w2, [sp, #200]
  428210:	ldr	x1, [sp, #56]
  428214:	bl	44dcd0 <warn@@Base>
  428218:	b	428358 <ferror@plt+0x24ac8>
  42821c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  428220:	add	x0, x0, #0x550
  428224:	ldr	w0, [x0]
  428228:	cmp	w0, #0x0
  42822c:	b.eq	428308 <ferror@plt+0x24a78>  // b.none
  428230:	ldr	w0, [sp, #200]
  428234:	cmp	w0, #0x0
  428238:	b.eq	428308 <ferror@plt+0x24a78>  // b.none
  42823c:	ldr	x1, [sp, #216]
  428240:	ldr	x0, [sp, #48]
  428244:	cmp	x1, x0
  428248:	b.cs	42829c <ferror@plt+0x24a0c>  // b.hs, b.nlast
  42824c:	adrp	x0, 45a000 <warn@@Base+0xc330>
  428250:	add	x0, x0, #0xb50
  428254:	bl	403840 <gettext@plt>
  428258:	mov	x4, x0
  42825c:	ldr	x1, [sp, #216]
  428260:	ldr	x0, [sp, #112]
  428264:	sub	x0, x1, x0
  428268:	mov	x5, x0
  42826c:	ldr	x1, [sp, #48]
  428270:	ldr	x0, [sp, #112]
  428274:	sub	x0, x1, x0
  428278:	mov	x1, x0
  42827c:	ldr	x0, [sp, #24]
  428280:	ldr	x0, [x0, #16]
  428284:	mov	x3, x0
  428288:	mov	x2, x1
  42828c:	mov	x1, x5
  428290:	mov	x0, x4
  428294:	bl	44dcd0 <warn@@Base>
  428298:	b	428308 <ferror@plt+0x24a78>
  42829c:	ldr	x1, [sp, #216]
  4282a0:	ldr	x0, [sp, #48]
  4282a4:	cmp	x1, x0
  4282a8:	b.ls	428308 <ferror@plt+0x24a78>  // b.plast
  4282ac:	ldr	x1, [sp, #48]
  4282b0:	ldr	x0, [sp, #208]
  4282b4:	cmp	x1, x0
  4282b8:	b.eq	428354 <ferror@plt+0x24ac4>  // b.none
  4282bc:	adrp	x0, 45a000 <warn@@Base+0xc330>
  4282c0:	add	x0, x0, #0xb80
  4282c4:	bl	403840 <gettext@plt>
  4282c8:	mov	x4, x0
  4282cc:	ldr	x1, [sp, #216]
  4282d0:	ldr	x0, [sp, #112]
  4282d4:	sub	x0, x1, x0
  4282d8:	mov	x5, x0
  4282dc:	ldr	x1, [sp, #48]
  4282e0:	ldr	x0, [sp, #112]
  4282e4:	sub	x0, x1, x0
  4282e8:	mov	x1, x0
  4282ec:	ldr	x0, [sp, #24]
  4282f0:	ldr	x0, [x0, #16]
  4282f4:	mov	x3, x0
  4282f8:	mov	x2, x1
  4282fc:	mov	x1, x5
  428300:	mov	x0, x4
  428304:	bl	44dcd0 <warn@@Base>
  428308:	ldr	x0, [sp, #48]
  42830c:	str	x0, [sp, #216]
  428310:	ldr	x0, [sp, #48]
  428314:	str	x0, [sp, #208]
  428318:	ldr	w0, [sp, #100]
  42831c:	cmp	w0, #0x0
  428320:	b.eq	428330 <ferror@plt+0x24aa0>  // b.none
  428324:	adrp	x0, 427000 <ferror@plt+0x23770>
  428328:	add	x5, x0, #0xa0
  42832c:	b	428338 <ferror@plt+0x24aa8>
  428330:	adrp	x0, 426000 <ferror@plt+0x22770>
  428334:	add	x5, x0, #0xdc0
  428338:	ldr	x4, [sp, #40]
  42833c:	ldr	x3, [sp, #56]
  428340:	ldr	w2, [sp, #68]
  428344:	ldr	x1, [sp, #104]
  428348:	ldr	x0, [sp, #216]
  42834c:	blr	x5
  428350:	b	428358 <ferror@plt+0x24ac8>
  428354:	nop
  428358:	ldr	w0, [sp, #200]
  42835c:	add	w0, w0, #0x1
  428360:	str	w0, [sp, #200]
  428364:	ldr	w1, [sp, #200]
  428368:	ldr	w0, [sp, #204]
  42836c:	cmp	w1, w0
  428370:	b.cc	428144 <ferror@plt+0x248b4>  // b.lo, b.ul, b.last
  428374:	mov	w0, #0xa                   	// #10
  428378:	bl	4037e0 <putchar@plt>
  42837c:	ldr	x0, [sp, #88]
  428380:	bl	403510 <free@plt>
  428384:	mov	w0, #0x1                   	// #1
  428388:	ldp	x29, x30, [sp], #224
  42838c:	ret
  428390:	stp	x29, x30, [sp, #-48]!
  428394:	mov	x29, sp
  428398:	str	x0, [sp, #24]
  42839c:	str	w1, [sp, #20]
  4283a0:	ldr	x0, [sp, #24]
  4283a4:	ldr	w0, [x0, #16]
  4283a8:	str	w0, [sp, #44]
  4283ac:	ldr	x0, [sp, #24]
  4283b0:	ldr	w0, [x0, #16]
  4283b4:	ldr	w1, [sp, #20]
  4283b8:	cmp	w1, w0
  4283bc:	b.cs	4283c8 <ferror@plt+0x24b38>  // b.hs, b.nlast
  4283c0:	mov	w0, #0x0                   	// #0
  4283c4:	b	428578 <ferror@plt+0x24ce8>
  4283c8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4283cc:	add	x0, x0, #0xa00
  4283d0:	ldr	w0, [x0]
  4283d4:	cmp	w0, #0x0
  4283d8:	b.eq	4283fc <ferror@plt+0x24b6c>  // b.none
  4283dc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4283e0:	add	x0, x0, #0xa00
  4283e4:	ldr	w0, [x0]
  4283e8:	ldr	w1, [sp, #20]
  4283ec:	cmp	w1, w0
  4283f0:	b.ls	4283fc <ferror@plt+0x24b6c>  // b.plast
  4283f4:	mov	w0, #0xffffffff            	// #-1
  4283f8:	b	428578 <ferror@plt+0x24ce8>
  4283fc:	ldr	w0, [sp, #20]
  428400:	add	w1, w0, #0x1
  428404:	ldr	x0, [sp, #24]
  428408:	str	w1, [x0, #16]
  42840c:	ldr	x0, [sp, #24]
  428410:	ldr	w0, [x0, #16]
  428414:	cmp	w0, #0x0
  428418:	b.ne	428424 <ferror@plt+0x24b94>  // b.any
  42841c:	mov	w0, #0xffffffff            	// #-1
  428420:	b	428578 <ferror@plt+0x24ce8>
  428424:	ldr	x0, [sp, #24]
  428428:	ldr	w0, [x0, #16]
  42842c:	cmp	w0, #0x400
  428430:	b.ls	42846c <ferror@plt+0x24bdc>  // b.plast
  428434:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  428438:	add	x0, x0, #0xa00
  42843c:	ldr	w0, [x0]
  428440:	cmp	w0, #0x0
  428444:	b.ne	42846c <ferror@plt+0x24bdc>  // b.any
  428448:	adrp	x0, 45a000 <warn@@Base+0xc330>
  42844c:	add	x0, x0, #0xbb8
  428450:	bl	403840 <gettext@plt>
  428454:	ldr	w1, [sp, #20]
  428458:	bl	44dbd0 <error@@Base>
  42845c:	ldr	x0, [sp, #24]
  428460:	str	wzr, [x0, #16]
  428464:	mov	w0, #0xffffffff            	// #-1
  428468:	b	428578 <ferror@plt+0x24ce8>
  42846c:	ldr	x0, [sp, #24]
  428470:	ldr	x3, [x0, #24]
  428474:	ldr	x0, [sp, #24]
  428478:	ldr	w0, [x0, #16]
  42847c:	mov	w0, w0
  428480:	mov	x2, #0x2                   	// #2
  428484:	mov	x1, x0
  428488:	mov	x0, x3
  42848c:	bl	43357c <ferror@plt+0x2fcec>
  428490:	mov	x1, x0
  428494:	ldr	x0, [sp, #24]
  428498:	str	x1, [x0, #24]
  42849c:	ldr	x0, [sp, #24]
  4284a0:	ldr	x3, [x0, #32]
  4284a4:	ldr	x0, [sp, #24]
  4284a8:	ldr	w0, [x0, #16]
  4284ac:	mov	w0, w0
  4284b0:	mov	x2, #0x4                   	// #4
  4284b4:	mov	x1, x0
  4284b8:	mov	x0, x3
  4284bc:	bl	43357c <ferror@plt+0x2fcec>
  4284c0:	mov	x1, x0
  4284c4:	ldr	x0, [sp, #24]
  4284c8:	str	x1, [x0, #32]
  4284cc:	ldr	x0, [sp, #24]
  4284d0:	ldr	x0, [x0, #24]
  4284d4:	cmp	x0, #0x0
  4284d8:	b.eq	4284ec <ferror@plt+0x24c5c>  // b.none
  4284dc:	ldr	x0, [sp, #24]
  4284e0:	ldr	x0, [x0, #32]
  4284e4:	cmp	x0, #0x0
  4284e8:	b.ne	428560 <ferror@plt+0x24cd0>  // b.any
  4284ec:	adrp	x0, 45a000 <warn@@Base+0xc330>
  4284f0:	add	x0, x0, #0xbe0
  4284f4:	bl	403840 <gettext@plt>
  4284f8:	mov	x2, x0
  4284fc:	ldr	x0, [sp, #24]
  428500:	ldr	w0, [x0, #16]
  428504:	mov	w1, w0
  428508:	mov	x0, x2
  42850c:	bl	44dbd0 <error@@Base>
  428510:	ldr	x0, [sp, #24]
  428514:	str	wzr, [x0, #16]
  428518:	mov	w0, #0xffffffff            	// #-1
  42851c:	b	428578 <ferror@plt+0x24ce8>
  428520:	ldr	x0, [sp, #24]
  428524:	ldr	x1, [x0, #24]
  428528:	ldr	w0, [sp, #44]
  42852c:	lsl	x0, x0, #1
  428530:	add	x0, x1, x0
  428534:	mov	w1, #0xffffffff            	// #-1
  428538:	strh	w1, [x0]
  42853c:	ldr	x0, [sp, #24]
  428540:	ldr	x1, [x0, #32]
  428544:	ldr	w0, [sp, #44]
  428548:	lsl	x0, x0, #2
  42854c:	add	x0, x1, x0
  428550:	str	wzr, [x0]
  428554:	ldr	w0, [sp, #44]
  428558:	add	w0, w0, #0x1
  42855c:	str	w0, [sp, #44]
  428560:	ldr	x0, [sp, #24]
  428564:	ldr	w0, [x0, #16]
  428568:	ldr	w1, [sp, #44]
  42856c:	cmp	w1, w0
  428570:	b.cc	428520 <ferror@plt+0x24c90>  // b.lo, b.ul, b.last
  428574:	mov	w0, #0x1                   	// #1
  428578:	ldp	x29, x30, [sp], #48
  42857c:	ret
  428580:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  428584:	add	x0, x0, #0x9f8
  428588:	adrp	x1, 45a000 <warn@@Base+0xc330>
  42858c:	add	x1, x1, #0xdc8
  428590:	str	x1, [x0]
  428594:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  428598:	add	x0, x0, #0xa00
  42859c:	mov	w1, #0x65                  	// #101
  4285a0:	str	w1, [x0]
  4285a4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4285a8:	add	x0, x0, #0x9f0
  4285ac:	adrp	x1, 429000 <ferror@plt+0x25770>
  4285b0:	add	x1, x1, #0xbd0
  4285b4:	str	x1, [x0]
  4285b8:	nop
  4285bc:	ret
  4285c0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4285c4:	add	x0, x0, #0x9f8
  4285c8:	adrp	x1, 45b000 <warn@@Base+0xd330>
  4285cc:	add	x1, x1, #0xf0
  4285d0:	str	x1, [x0]
  4285d4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4285d8:	add	x0, x0, #0xa00
  4285dc:	mov	w1, #0x65                  	// #101
  4285e0:	str	w1, [x0]
  4285e4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4285e8:	add	x0, x0, #0x9f0
  4285ec:	adrp	x1, 429000 <ferror@plt+0x25770>
  4285f0:	add	x1, x1, #0xbd0
  4285f4:	str	x1, [x0]
  4285f8:	nop
  4285fc:	ret
  428600:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  428604:	add	x0, x0, #0x9f8
  428608:	adrp	x1, 45b000 <warn@@Base+0xd330>
  42860c:	add	x1, x1, #0x578
  428610:	str	x1, [x0]
  428614:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  428618:	add	x0, x0, #0xa00
  42861c:	mov	w1, #0x7e                  	// #126
  428620:	str	w1, [x0]
  428624:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  428628:	add	x0, x0, #0x9f0
  42862c:	adrp	x1, 429000 <ferror@plt+0x25770>
  428630:	add	x1, x1, #0xbd0
  428634:	str	x1, [x0]
  428638:	nop
  42863c:	ret
  428640:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  428644:	add	x0, x0, #0x9f8
  428648:	adrp	x1, 45b000 <warn@@Base+0xd330>
  42864c:	add	x1, x1, #0xd00
  428650:	str	x1, [x0]
  428654:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  428658:	add	x0, x0, #0xa00
  42865c:	mov	w1, #0x80                  	// #128
  428660:	str	w1, [x0]
  428664:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  428668:	add	x0, x0, #0x9f0
  42866c:	adrp	x1, 429000 <ferror@plt+0x25770>
  428670:	add	x1, x1, #0xbd0
  428674:	str	x1, [x0]
  428678:	nop
  42867c:	ret
  428680:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  428684:	add	x0, x0, #0x9f8
  428688:	adrp	x1, 45c000 <warn@@Base+0xe330>
  42868c:	add	x1, x1, #0x290
  428690:	str	x1, [x0]
  428694:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  428698:	add	x0, x0, #0xa00
  42869c:	mov	w1, #0x54                  	// #84
  4286a0:	str	w1, [x0]
  4286a4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4286a8:	add	x0, x0, #0x9f0
  4286ac:	adrp	x1, 429000 <ferror@plt+0x25770>
  4286b0:	add	x1, x1, #0xbd0
  4286b4:	str	x1, [x0]
  4286b8:	nop
  4286bc:	ret
  4286c0:	stp	x29, x30, [sp, #-48]!
  4286c4:	mov	x29, sp
  4286c8:	str	w0, [sp, #28]
  4286cc:	str	xzr, [sp, #40]
  4286d0:	ldr	w0, [sp, #28]
  4286d4:	cmp	w0, #0x3f
  4286d8:	b.hi	4286f4 <ferror@plt+0x24e64>  // b.pmore
  4286dc:	adrp	x0, 45c000 <warn@@Base+0xe330>
  4286e0:	add	x0, x0, #0x6e8
  4286e4:	ldr	w1, [sp, #28]
  4286e8:	ldr	x0, [x0, x1, lsl #3]
  4286ec:	str	x0, [sp, #40]
  4286f0:	b	429980 <ferror@plt+0x260f0>
  4286f4:	ldr	w0, [sp, #28]
  4286f8:	cmp	w0, #0xfff
  4286fc:	b.ls	42997c <ferror@plt+0x260ec>  // b.plast
  428700:	ldr	w1, [sp, #28]
  428704:	mov	w0, #0x1fff                	// #8191
  428708:	cmp	w1, w0
  42870c:	b.hi	42997c <ferror@plt+0x260ec>  // b.pmore
  428710:	ldr	w1, [sp, #28]
  428714:	mov	w0, #0x1f14                	// #7956
  428718:	cmp	w1, w0
  42871c:	b.eq	428fe8 <ferror@plt+0x25758>  // b.none
  428720:	ldr	w1, [sp, #28]
  428724:	mov	w0, #0x1f14                	// #7956
  428728:	cmp	w1, w0
  42872c:	b.hi	429948 <ferror@plt+0x260b8>  // b.pmore
  428730:	ldr	w1, [sp, #28]
  428734:	mov	w0, #0x1f13                	// #7955
  428738:	cmp	w1, w0
  42873c:	b.eq	428fd8 <ferror@plt+0x25748>  // b.none
  428740:	ldr	w1, [sp, #28]
  428744:	mov	w0, #0x1f13                	// #7955
  428748:	cmp	w1, w0
  42874c:	b.hi	429948 <ferror@plt+0x260b8>  // b.pmore
  428750:	ldr	w1, [sp, #28]
  428754:	mov	w0, #0x1f12                	// #7954
  428758:	cmp	w1, w0
  42875c:	b.eq	428fc8 <ferror@plt+0x25738>  // b.none
  428760:	ldr	w1, [sp, #28]
  428764:	mov	w0, #0x1f12                	// #7954
  428768:	cmp	w1, w0
  42876c:	b.hi	429948 <ferror@plt+0x260b8>  // b.pmore
  428770:	ldr	w1, [sp, #28]
  428774:	mov	w0, #0x1f11                	// #7953
  428778:	cmp	w1, w0
  42877c:	b.eq	428fb8 <ferror@plt+0x25728>  // b.none
  428780:	ldr	w1, [sp, #28]
  428784:	mov	w0, #0x1f11                	// #7953
  428788:	cmp	w1, w0
  42878c:	b.hi	429948 <ferror@plt+0x260b8>  // b.pmore
  428790:	ldr	w1, [sp, #28]
  428794:	mov	w0, #0x1c9f                	// #7327
  428798:	cmp	w1, w0
  42879c:	b.hi	429948 <ferror@plt+0x260b8>  // b.pmore
  4287a0:	ldr	w1, [sp, #28]
  4287a4:	mov	w0, #0x1b00                	// #6912
  4287a8:	cmp	w1, w0
  4287ac:	b.cs	4289f0 <ferror@plt+0x25160>  // b.hs, b.nlast
  4287b0:	ldr	w1, [sp, #28]
  4287b4:	mov	w0, #0x17b2                	// #6066
  4287b8:	cmp	w1, w0
  4287bc:	b.eq	429808 <ferror@plt+0x25f78>  // b.none
  4287c0:	ldr	w1, [sp, #28]
  4287c4:	mov	w0, #0x17b2                	// #6066
  4287c8:	cmp	w1, w0
  4287cc:	b.hi	429948 <ferror@plt+0x260b8>  // b.pmore
  4287d0:	ldr	w1, [sp, #28]
  4287d4:	mov	w0, #0x17b1                	// #6065
  4287d8:	cmp	w1, w0
  4287dc:	b.eq	4297f8 <ferror@plt+0x25f68>  // b.none
  4287e0:	ldr	w1, [sp, #28]
  4287e4:	mov	w0, #0x17b1                	// #6065
  4287e8:	cmp	w1, w0
  4287ec:	b.hi	429948 <ferror@plt+0x260b8>  // b.pmore
  4287f0:	ldr	w1, [sp, #28]
  4287f4:	mov	w0, #0x17b0                	// #6064
  4287f8:	cmp	w1, w0
  4287fc:	b.eq	4297e8 <ferror@plt+0x25f58>  // b.none
  428800:	ldr	w1, [sp, #28]
  428804:	mov	w0, #0x17b0                	// #6064
  428808:	cmp	w1, w0
  42880c:	b.hi	429948 <ferror@plt+0x260b8>  // b.pmore
  428810:	ldr	w1, [sp, #28]
  428814:	mov	w0, #0x17a3                	// #6051
  428818:	cmp	w1, w0
  42881c:	b.eq	4297d8 <ferror@plt+0x25f48>  // b.none
  428820:	ldr	w1, [sp, #28]
  428824:	mov	w0, #0x17a3                	// #6051
  428828:	cmp	w1, w0
  42882c:	b.hi	429948 <ferror@plt+0x260b8>  // b.pmore
  428830:	ldr	w1, [sp, #28]
  428834:	mov	w0, #0x17a2                	// #6050
  428838:	cmp	w1, w0
  42883c:	b.eq	4297c8 <ferror@plt+0x25f38>  // b.none
  428840:	ldr	w1, [sp, #28]
  428844:	mov	w0, #0x17a2                	// #6050
  428848:	cmp	w1, w0
  42884c:	b.hi	429948 <ferror@plt+0x260b8>  // b.pmore
  428850:	ldr	w1, [sp, #28]
  428854:	mov	w0, #0x17a1                	// #6049
  428858:	cmp	w1, w0
  42885c:	b.eq	4297b8 <ferror@plt+0x25f28>  // b.none
  428860:	ldr	w1, [sp, #28]
  428864:	mov	w0, #0x17a1                	// #6049
  428868:	cmp	w1, w0
  42886c:	b.hi	429948 <ferror@plt+0x260b8>  // b.pmore
  428870:	ldr	w1, [sp, #28]
  428874:	mov	w0, #0x17a0                	// #6048
  428878:	cmp	w1, w0
  42887c:	b.eq	4297a8 <ferror@plt+0x25f18>  // b.none
  428880:	ldr	w1, [sp, #28]
  428884:	mov	w0, #0x17a0                	// #6048
  428888:	cmp	w1, w0
  42888c:	b.hi	429948 <ferror@plt+0x260b8>  // b.pmore
  428890:	ldr	w1, [sp, #28]
  428894:	mov	w0, #0x13bf                	// #5055
  428898:	cmp	w1, w0
  42889c:	b.hi	429948 <ferror@plt+0x260b8>  // b.pmore
  4288a0:	ldr	w1, [sp, #28]
  4288a4:	mov	w0, #0x1100                	// #4352
  4288a8:	cmp	w1, w0
  4288ac:	b.cs	428a1c <ferror@plt+0x2518c>  // b.hs, b.nlast
  4288b0:	ldr	w1, [sp, #28]
  4288b4:	mov	w0, #0x1044                	// #4164
  4288b8:	cmp	w1, w0
  4288bc:	b.eq	428ab8 <ferror@plt+0x25228>  // b.none
  4288c0:	ldr	w1, [sp, #28]
  4288c4:	mov	w0, #0x1044                	// #4164
  4288c8:	cmp	w1, w0
  4288cc:	b.hi	429948 <ferror@plt+0x260b8>  // b.pmore
  4288d0:	ldr	w1, [sp, #28]
  4288d4:	mov	w0, #0x1043                	// #4163
  4288d8:	cmp	w1, w0
  4288dc:	b.eq	428aa8 <ferror@plt+0x25218>  // b.none
  4288e0:	ldr	w1, [sp, #28]
  4288e4:	mov	w0, #0x1043                	// #4163
  4288e8:	cmp	w1, w0
  4288ec:	b.hi	429948 <ferror@plt+0x260b8>  // b.pmore
  4288f0:	ldr	w1, [sp, #28]
  4288f4:	mov	w0, #0x1042                	// #4162
  4288f8:	cmp	w1, w0
  4288fc:	b.eq	428a98 <ferror@plt+0x25208>  // b.none
  428900:	ldr	w1, [sp, #28]
  428904:	mov	w0, #0x1042                	// #4162
  428908:	cmp	w1, w0
  42890c:	b.hi	429948 <ferror@plt+0x260b8>  // b.pmore
  428910:	ldr	w1, [sp, #28]
  428914:	mov	w0, #0x1041                	// #4161
  428918:	cmp	w1, w0
  42891c:	b.eq	428a88 <ferror@plt+0x251f8>  // b.none
  428920:	ldr	w1, [sp, #28]
  428924:	mov	w0, #0x1041                	// #4161
  428928:	cmp	w1, w0
  42892c:	b.hi	429948 <ferror@plt+0x260b8>  // b.pmore
  428930:	ldr	w1, [sp, #28]
  428934:	mov	w0, #0x1040                	// #4160
  428938:	cmp	w1, w0
  42893c:	b.eq	428a78 <ferror@plt+0x251e8>  // b.none
  428940:	ldr	w1, [sp, #28]
  428944:	mov	w0, #0x1040                	// #4160
  428948:	cmp	w1, w0
  42894c:	b.hi	429948 <ferror@plt+0x260b8>  // b.pmore
  428950:	ldr	w1, [sp, #28]
  428954:	mov	w0, #0x1005                	// #4101
  428958:	cmp	w1, w0
  42895c:	b.eq	428a68 <ferror@plt+0x251d8>  // b.none
  428960:	ldr	w1, [sp, #28]
  428964:	mov	w0, #0x1005                	// #4101
  428968:	cmp	w1, w0
  42896c:	b.hi	429948 <ferror@plt+0x260b8>  // b.pmore
  428970:	ldr	w1, [sp, #28]
  428974:	mov	w0, #0x1004                	// #4100
  428978:	cmp	w1, w0
  42897c:	b.eq	428a58 <ferror@plt+0x251c8>  // b.none
  428980:	ldr	w1, [sp, #28]
  428984:	mov	w0, #0x1004                	// #4100
  428988:	cmp	w1, w0
  42898c:	b.hi	429948 <ferror@plt+0x260b8>  // b.pmore
  428990:	ldr	w1, [sp, #28]
  428994:	mov	w0, #0x1003                	// #4099
  428998:	cmp	w1, w0
  42899c:	b.eq	428ae8 <ferror@plt+0x25258>  // b.none
  4289a0:	ldr	w1, [sp, #28]
  4289a4:	mov	w0, #0x1003                	// #4099
  4289a8:	cmp	w1, w0
  4289ac:	b.hi	429948 <ferror@plt+0x260b8>  // b.pmore
  4289b0:	ldr	w1, [sp, #28]
  4289b4:	mov	w0, #0x1002                	// #4098
  4289b8:	cmp	w1, w0
  4289bc:	b.eq	428ad8 <ferror@plt+0x25248>  // b.none
  4289c0:	ldr	w1, [sp, #28]
  4289c4:	mov	w0, #0x1002                	// #4098
  4289c8:	cmp	w1, w0
  4289cc:	b.hi	429948 <ferror@plt+0x260b8>  // b.pmore
  4289d0:	ldr	w0, [sp, #28]
  4289d4:	cmp	w0, #0x1, lsl #12
  4289d8:	b.eq	428a48 <ferror@plt+0x251b8>  // b.none
  4289dc:	ldr	w1, [sp, #28]
  4289e0:	mov	w0, #0x1001                	// #4097
  4289e4:	cmp	w1, w0
  4289e8:	b.eq	428ac8 <ferror@plt+0x25238>  // b.none
  4289ec:	b	429948 <ferror@plt+0x260b8>
  4289f0:	ldr	w1, [sp, #28]
  4289f4:	mov	w0, #0xffffe500            	// #-6912
  4289f8:	add	w0, w1, w0
  4289fc:	cmp	w0, #0x19f
  428a00:	b.hi	429948 <ferror@plt+0x260b8>  // b.pmore
  428a04:	adrp	x1, 45d000 <warn@@Base+0xf330>
  428a08:	add	x1, x1, #0x5f0
  428a0c:	ldr	w0, [x1, w0, uxtw #2]
  428a10:	adr	x1, 428a1c <ferror@plt+0x2518c>
  428a14:	add	x0, x1, w0, sxtw #2
  428a18:	br	x0
  428a1c:	ldr	w1, [sp, #28]
  428a20:	mov	w0, #0xffffef00            	// #-4352
  428a24:	add	w0, w1, w0
  428a28:	cmp	w0, #0x2bf
  428a2c:	b.hi	429948 <ferror@plt+0x260b8>  // b.pmore
  428a30:	adrp	x1, 45d000 <warn@@Base+0xf330>
  428a34:	add	x1, x1, #0xc70
  428a38:	ldr	w0, [x1, w0, uxtw #2]
  428a3c:	adr	x1, 428a48 <ferror@plt+0x251b8>
  428a40:	add	x0, x1, w0, sxtw #2
  428a44:	br	x0
  428a48:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428a4c:	add	x0, x0, #0x8e8
  428a50:	str	x0, [sp, #40]
  428a54:	b	429980 <ferror@plt+0x260f0>
  428a58:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428a5c:	add	x0, x0, #0x8f0
  428a60:	str	x0, [sp, #40]
  428a64:	b	429980 <ferror@plt+0x260f0>
  428a68:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428a6c:	add	x0, x0, #0x8f8
  428a70:	str	x0, [sp, #40]
  428a74:	b	429980 <ferror@plt+0x260f0>
  428a78:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428a7c:	add	x0, x0, #0x900
  428a80:	str	x0, [sp, #40]
  428a84:	b	429980 <ferror@plt+0x260f0>
  428a88:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428a8c:	add	x0, x0, #0x910
  428a90:	str	x0, [sp, #40]
  428a94:	b	429980 <ferror@plt+0x260f0>
  428a98:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428a9c:	add	x0, x0, #0x918
  428aa0:	str	x0, [sp, #40]
  428aa4:	b	429980 <ferror@plt+0x260f0>
  428aa8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428aac:	add	x0, x0, #0x920
  428ab0:	str	x0, [sp, #40]
  428ab4:	b	429980 <ferror@plt+0x260f0>
  428ab8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428abc:	add	x0, x0, #0x928
  428ac0:	str	x0, [sp, #40]
  428ac4:	b	429980 <ferror@plt+0x260f0>
  428ac8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428acc:	add	x0, x0, #0x930
  428ad0:	str	x0, [sp, #40]
  428ad4:	b	429980 <ferror@plt+0x260f0>
  428ad8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428adc:	add	x0, x0, #0x938
  428ae0:	str	x0, [sp, #40]
  428ae4:	b	429980 <ferror@plt+0x260f0>
  428ae8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428aec:	add	x0, x0, #0x940
  428af0:	str	x0, [sp, #40]
  428af4:	b	429980 <ferror@plt+0x260f0>
  428af8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428afc:	add	x0, x0, #0x948
  428b00:	str	x0, [sp, #40]
  428b04:	b	429980 <ferror@plt+0x260f0>
  428b08:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428b0c:	add	x0, x0, #0x950
  428b10:	str	x0, [sp, #40]
  428b14:	b	429980 <ferror@plt+0x260f0>
  428b18:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428b1c:	add	x0, x0, #0x958
  428b20:	str	x0, [sp, #40]
  428b24:	b	429980 <ferror@plt+0x260f0>
  428b28:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428b2c:	add	x0, x0, #0x960
  428b30:	str	x0, [sp, #40]
  428b34:	b	429980 <ferror@plt+0x260f0>
  428b38:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428b3c:	add	x0, x0, #0x970
  428b40:	str	x0, [sp, #40]
  428b44:	b	429980 <ferror@plt+0x260f0>
  428b48:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428b4c:	add	x0, x0, #0x980
  428b50:	str	x0, [sp, #40]
  428b54:	b	429980 <ferror@plt+0x260f0>
  428b58:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428b5c:	add	x0, x0, #0x990
  428b60:	str	x0, [sp, #40]
  428b64:	b	429980 <ferror@plt+0x260f0>
  428b68:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428b6c:	add	x0, x0, #0x9a0
  428b70:	str	x0, [sp, #40]
  428b74:	b	429980 <ferror@plt+0x260f0>
  428b78:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428b7c:	add	x0, x0, #0x9b0
  428b80:	str	x0, [sp, #40]
  428b84:	b	429980 <ferror@plt+0x260f0>
  428b88:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428b8c:	add	x0, x0, #0x9c0
  428b90:	str	x0, [sp, #40]
  428b94:	b	429980 <ferror@plt+0x260f0>
  428b98:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428b9c:	add	x0, x0, #0x9d0
  428ba0:	str	x0, [sp, #40]
  428ba4:	b	429980 <ferror@plt+0x260f0>
  428ba8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428bac:	add	x0, x0, #0x9e0
  428bb0:	str	x0, [sp, #40]
  428bb4:	b	429980 <ferror@plt+0x260f0>
  428bb8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428bbc:	add	x0, x0, #0x9f0
  428bc0:	str	x0, [sp, #40]
  428bc4:	b	429980 <ferror@plt+0x260f0>
  428bc8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428bcc:	add	x0, x0, #0xa00
  428bd0:	str	x0, [sp, #40]
  428bd4:	b	429980 <ferror@plt+0x260f0>
  428bd8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428bdc:	add	x0, x0, #0xa10
  428be0:	str	x0, [sp, #40]
  428be4:	b	429980 <ferror@plt+0x260f0>
  428be8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428bec:	add	x0, x0, #0xa20
  428bf0:	str	x0, [sp, #40]
  428bf4:	b	429980 <ferror@plt+0x260f0>
  428bf8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428bfc:	add	x0, x0, #0xa30
  428c00:	str	x0, [sp, #40]
  428c04:	b	429980 <ferror@plt+0x260f0>
  428c08:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428c0c:	add	x0, x0, #0xa40
  428c10:	str	x0, [sp, #40]
  428c14:	b	429980 <ferror@plt+0x260f0>
  428c18:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428c1c:	add	x0, x0, #0xa50
  428c20:	str	x0, [sp, #40]
  428c24:	b	429980 <ferror@plt+0x260f0>
  428c28:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428c2c:	add	x0, x0, #0xa60
  428c30:	str	x0, [sp, #40]
  428c34:	b	429980 <ferror@plt+0x260f0>
  428c38:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428c3c:	add	x0, x0, #0xa70
  428c40:	str	x0, [sp, #40]
  428c44:	b	429980 <ferror@plt+0x260f0>
  428c48:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428c4c:	add	x0, x0, #0xa80
  428c50:	str	x0, [sp, #40]
  428c54:	b	429980 <ferror@plt+0x260f0>
  428c58:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428c5c:	add	x0, x0, #0xa90
  428c60:	str	x0, [sp, #40]
  428c64:	b	429980 <ferror@plt+0x260f0>
  428c68:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428c6c:	add	x0, x0, #0xaa0
  428c70:	str	x0, [sp, #40]
  428c74:	b	429980 <ferror@plt+0x260f0>
  428c78:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428c7c:	add	x0, x0, #0xab0
  428c80:	str	x0, [sp, #40]
  428c84:	b	429980 <ferror@plt+0x260f0>
  428c88:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428c8c:	add	x0, x0, #0xac0
  428c90:	str	x0, [sp, #40]
  428c94:	b	429980 <ferror@plt+0x260f0>
  428c98:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428c9c:	add	x0, x0, #0xad0
  428ca0:	str	x0, [sp, #40]
  428ca4:	b	429980 <ferror@plt+0x260f0>
  428ca8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428cac:	add	x0, x0, #0xae0
  428cb0:	str	x0, [sp, #40]
  428cb4:	b	429980 <ferror@plt+0x260f0>
  428cb8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428cbc:	add	x0, x0, #0xaf0
  428cc0:	str	x0, [sp, #40]
  428cc4:	b	429980 <ferror@plt+0x260f0>
  428cc8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428ccc:	add	x0, x0, #0xb00
  428cd0:	str	x0, [sp, #40]
  428cd4:	b	429980 <ferror@plt+0x260f0>
  428cd8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428cdc:	add	x0, x0, #0xb10
  428ce0:	str	x0, [sp, #40]
  428ce4:	b	429980 <ferror@plt+0x260f0>
  428ce8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428cec:	add	x0, x0, #0xb20
  428cf0:	str	x0, [sp, #40]
  428cf4:	b	429980 <ferror@plt+0x260f0>
  428cf8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428cfc:	add	x0, x0, #0xb30
  428d00:	str	x0, [sp, #40]
  428d04:	b	429980 <ferror@plt+0x260f0>
  428d08:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428d0c:	add	x0, x0, #0xb38
  428d10:	str	x0, [sp, #40]
  428d14:	b	429980 <ferror@plt+0x260f0>
  428d18:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428d1c:	add	x0, x0, #0xb40
  428d20:	str	x0, [sp, #40]
  428d24:	b	429980 <ferror@plt+0x260f0>
  428d28:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428d2c:	add	x0, x0, #0xb50
  428d30:	str	x0, [sp, #40]
  428d34:	b	429980 <ferror@plt+0x260f0>
  428d38:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428d3c:	add	x0, x0, #0xb60
  428d40:	str	x0, [sp, #40]
  428d44:	b	429980 <ferror@plt+0x260f0>
  428d48:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428d4c:	add	x0, x0, #0xb70
  428d50:	str	x0, [sp, #40]
  428d54:	b	429980 <ferror@plt+0x260f0>
  428d58:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428d5c:	add	x0, x0, #0xb80
  428d60:	str	x0, [sp, #40]
  428d64:	b	429980 <ferror@plt+0x260f0>
  428d68:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428d6c:	add	x0, x0, #0xb90
  428d70:	str	x0, [sp, #40]
  428d74:	b	429980 <ferror@plt+0x260f0>
  428d78:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428d7c:	add	x0, x0, #0xba0
  428d80:	str	x0, [sp, #40]
  428d84:	b	429980 <ferror@plt+0x260f0>
  428d88:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428d8c:	add	x0, x0, #0xbb0
  428d90:	str	x0, [sp, #40]
  428d94:	b	429980 <ferror@plt+0x260f0>
  428d98:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428d9c:	add	x0, x0, #0xbc0
  428da0:	str	x0, [sp, #40]
  428da4:	b	429980 <ferror@plt+0x260f0>
  428da8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428dac:	add	x0, x0, #0xbd0
  428db0:	str	x0, [sp, #40]
  428db4:	b	429980 <ferror@plt+0x260f0>
  428db8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428dbc:	add	x0, x0, #0xbe0
  428dc0:	str	x0, [sp, #40]
  428dc4:	b	429980 <ferror@plt+0x260f0>
  428dc8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428dcc:	add	x0, x0, #0xbf0
  428dd0:	str	x0, [sp, #40]
  428dd4:	b	429980 <ferror@plt+0x260f0>
  428dd8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428ddc:	add	x0, x0, #0xc00
  428de0:	str	x0, [sp, #40]
  428de4:	b	429980 <ferror@plt+0x260f0>
  428de8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428dec:	add	x0, x0, #0xc10
  428df0:	str	x0, [sp, #40]
  428df4:	b	429980 <ferror@plt+0x260f0>
  428df8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428dfc:	add	x0, x0, #0xc20
  428e00:	str	x0, [sp, #40]
  428e04:	b	429980 <ferror@plt+0x260f0>
  428e08:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428e0c:	add	x0, x0, #0xc30
  428e10:	str	x0, [sp, #40]
  428e14:	b	429980 <ferror@plt+0x260f0>
  428e18:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428e1c:	add	x0, x0, #0xc40
  428e20:	str	x0, [sp, #40]
  428e24:	b	429980 <ferror@plt+0x260f0>
  428e28:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428e2c:	add	x0, x0, #0xc50
  428e30:	str	x0, [sp, #40]
  428e34:	b	429980 <ferror@plt+0x260f0>
  428e38:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428e3c:	add	x0, x0, #0xc60
  428e40:	str	x0, [sp, #40]
  428e44:	b	429980 <ferror@plt+0x260f0>
  428e48:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428e4c:	add	x0, x0, #0xc70
  428e50:	str	x0, [sp, #40]
  428e54:	b	429980 <ferror@plt+0x260f0>
  428e58:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428e5c:	add	x0, x0, #0xc80
  428e60:	str	x0, [sp, #40]
  428e64:	b	429980 <ferror@plt+0x260f0>
  428e68:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428e6c:	add	x0, x0, #0xc90
  428e70:	str	x0, [sp, #40]
  428e74:	b	429980 <ferror@plt+0x260f0>
  428e78:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428e7c:	add	x0, x0, #0xca0
  428e80:	str	x0, [sp, #40]
  428e84:	b	429980 <ferror@plt+0x260f0>
  428e88:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428e8c:	add	x0, x0, #0xcb0
  428e90:	str	x0, [sp, #40]
  428e94:	b	429980 <ferror@plt+0x260f0>
  428e98:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428e9c:	add	x0, x0, #0xcc0
  428ea0:	str	x0, [sp, #40]
  428ea4:	b	429980 <ferror@plt+0x260f0>
  428ea8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428eac:	add	x0, x0, #0xcd0
  428eb0:	str	x0, [sp, #40]
  428eb4:	b	429980 <ferror@plt+0x260f0>
  428eb8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428ebc:	add	x0, x0, #0xce0
  428ec0:	str	x0, [sp, #40]
  428ec4:	b	429980 <ferror@plt+0x260f0>
  428ec8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428ecc:	add	x0, x0, #0xcf0
  428ed0:	str	x0, [sp, #40]
  428ed4:	b	429980 <ferror@plt+0x260f0>
  428ed8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428edc:	add	x0, x0, #0xd00
  428ee0:	str	x0, [sp, #40]
  428ee4:	b	429980 <ferror@plt+0x260f0>
  428ee8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428eec:	add	x0, x0, #0xd10
  428ef0:	str	x0, [sp, #40]
  428ef4:	b	429980 <ferror@plt+0x260f0>
  428ef8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428efc:	add	x0, x0, #0xd20
  428f00:	str	x0, [sp, #40]
  428f04:	b	429980 <ferror@plt+0x260f0>
  428f08:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428f0c:	add	x0, x0, #0xd28
  428f10:	str	x0, [sp, #40]
  428f14:	b	429980 <ferror@plt+0x260f0>
  428f18:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428f1c:	add	x0, x0, #0xd30
  428f20:	str	x0, [sp, #40]
  428f24:	b	429980 <ferror@plt+0x260f0>
  428f28:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428f2c:	add	x0, x0, #0xd38
  428f30:	str	x0, [sp, #40]
  428f34:	b	429980 <ferror@plt+0x260f0>
  428f38:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428f3c:	add	x0, x0, #0xd40
  428f40:	str	x0, [sp, #40]
  428f44:	b	429980 <ferror@plt+0x260f0>
  428f48:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428f4c:	add	x0, x0, #0xd48
  428f50:	str	x0, [sp, #40]
  428f54:	b	429980 <ferror@plt+0x260f0>
  428f58:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428f5c:	add	x0, x0, #0xd58
  428f60:	str	x0, [sp, #40]
  428f64:	b	429980 <ferror@plt+0x260f0>
  428f68:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428f6c:	add	x0, x0, #0xd68
  428f70:	str	x0, [sp, #40]
  428f74:	b	429980 <ferror@plt+0x260f0>
  428f78:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428f7c:	add	x0, x0, #0xd70
  428f80:	str	x0, [sp, #40]
  428f84:	b	429980 <ferror@plt+0x260f0>
  428f88:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428f8c:	add	x0, x0, #0xd78
  428f90:	str	x0, [sp, #40]
  428f94:	b	429980 <ferror@plt+0x260f0>
  428f98:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428f9c:	add	x0, x0, #0xd80
  428fa0:	str	x0, [sp, #40]
  428fa4:	b	429980 <ferror@plt+0x260f0>
  428fa8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428fac:	add	x0, x0, #0xd88
  428fb0:	str	x0, [sp, #40]
  428fb4:	b	429980 <ferror@plt+0x260f0>
  428fb8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428fbc:	add	x0, x0, #0xd90
  428fc0:	str	x0, [sp, #40]
  428fc4:	b	429980 <ferror@plt+0x260f0>
  428fc8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428fcc:	add	x0, x0, #0xda0
  428fd0:	str	x0, [sp, #40]
  428fd4:	b	429980 <ferror@plt+0x260f0>
  428fd8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428fdc:	add	x0, x0, #0xda8
  428fe0:	str	x0, [sp, #40]
  428fe4:	b	429980 <ferror@plt+0x260f0>
  428fe8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428fec:	add	x0, x0, #0xdb0
  428ff0:	str	x0, [sp, #40]
  428ff4:	b	429980 <ferror@plt+0x260f0>
  428ff8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  428ffc:	add	x0, x0, #0xdb8
  429000:	str	x0, [sp, #40]
  429004:	b	429980 <ferror@plt+0x260f0>
  429008:	adrp	x0, 45c000 <warn@@Base+0xe330>
  42900c:	add	x0, x0, #0xdc0
  429010:	str	x0, [sp, #40]
  429014:	b	429980 <ferror@plt+0x260f0>
  429018:	adrp	x0, 45c000 <warn@@Base+0xe330>
  42901c:	add	x0, x0, #0xdc8
  429020:	str	x0, [sp, #40]
  429024:	b	429980 <ferror@plt+0x260f0>
  429028:	adrp	x0, 45c000 <warn@@Base+0xe330>
  42902c:	add	x0, x0, #0xdd0
  429030:	str	x0, [sp, #40]
  429034:	b	429980 <ferror@plt+0x260f0>
  429038:	adrp	x0, 45c000 <warn@@Base+0xe330>
  42903c:	add	x0, x0, #0xdd8
  429040:	str	x0, [sp, #40]
  429044:	b	429980 <ferror@plt+0x260f0>
  429048:	adrp	x0, 45c000 <warn@@Base+0xe330>
  42904c:	add	x0, x0, #0xde0
  429050:	str	x0, [sp, #40]
  429054:	b	429980 <ferror@plt+0x260f0>
  429058:	adrp	x0, 45c000 <warn@@Base+0xe330>
  42905c:	add	x0, x0, #0xde8
  429060:	str	x0, [sp, #40]
  429064:	b	429980 <ferror@plt+0x260f0>
  429068:	adrp	x0, 45c000 <warn@@Base+0xe330>
  42906c:	add	x0, x0, #0xdf8
  429070:	str	x0, [sp, #40]
  429074:	b	429980 <ferror@plt+0x260f0>
  429078:	adrp	x0, 45c000 <warn@@Base+0xe330>
  42907c:	add	x0, x0, #0xe08
  429080:	str	x0, [sp, #40]
  429084:	b	429980 <ferror@plt+0x260f0>
  429088:	adrp	x0, 45c000 <warn@@Base+0xe330>
  42908c:	add	x0, x0, #0xe10
  429090:	str	x0, [sp, #40]
  429094:	b	429980 <ferror@plt+0x260f0>
  429098:	adrp	x0, 45c000 <warn@@Base+0xe330>
  42909c:	add	x0, x0, #0xe18
  4290a0:	str	x0, [sp, #40]
  4290a4:	b	429980 <ferror@plt+0x260f0>
  4290a8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  4290ac:	add	x0, x0, #0xe20
  4290b0:	str	x0, [sp, #40]
  4290b4:	b	429980 <ferror@plt+0x260f0>
  4290b8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  4290bc:	add	x0, x0, #0xe28
  4290c0:	str	x0, [sp, #40]
  4290c4:	b	429980 <ferror@plt+0x260f0>
  4290c8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  4290cc:	add	x0, x0, #0xe30
  4290d0:	str	x0, [sp, #40]
  4290d4:	b	429980 <ferror@plt+0x260f0>
  4290d8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  4290dc:	add	x0, x0, #0xe38
  4290e0:	str	x0, [sp, #40]
  4290e4:	b	429980 <ferror@plt+0x260f0>
  4290e8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  4290ec:	add	x0, x0, #0xe40
  4290f0:	str	x0, [sp, #40]
  4290f4:	b	429980 <ferror@plt+0x260f0>
  4290f8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  4290fc:	add	x0, x0, #0xe48
  429100:	str	x0, [sp, #40]
  429104:	b	429980 <ferror@plt+0x260f0>
  429108:	adrp	x0, 45c000 <warn@@Base+0xe330>
  42910c:	add	x0, x0, #0xe58
  429110:	str	x0, [sp, #40]
  429114:	b	429980 <ferror@plt+0x260f0>
  429118:	adrp	x0, 45c000 <warn@@Base+0xe330>
  42911c:	add	x0, x0, #0xe68
  429120:	str	x0, [sp, #40]
  429124:	b	429980 <ferror@plt+0x260f0>
  429128:	adrp	x0, 45c000 <warn@@Base+0xe330>
  42912c:	add	x0, x0, #0xe78
  429130:	str	x0, [sp, #40]
  429134:	b	429980 <ferror@plt+0x260f0>
  429138:	adrp	x0, 45c000 <warn@@Base+0xe330>
  42913c:	add	x0, x0, #0xe88
  429140:	str	x0, [sp, #40]
  429144:	b	429980 <ferror@plt+0x260f0>
  429148:	adrp	x0, 45c000 <warn@@Base+0xe330>
  42914c:	add	x0, x0, #0xe98
  429150:	str	x0, [sp, #40]
  429154:	b	429980 <ferror@plt+0x260f0>
  429158:	adrp	x0, 45c000 <warn@@Base+0xe330>
  42915c:	add	x0, x0, #0xea8
  429160:	str	x0, [sp, #40]
  429164:	b	429980 <ferror@plt+0x260f0>
  429168:	adrp	x0, 45c000 <warn@@Base+0xe330>
  42916c:	add	x0, x0, #0xeb8
  429170:	str	x0, [sp, #40]
  429174:	b	429980 <ferror@plt+0x260f0>
  429178:	adrp	x0, 45c000 <warn@@Base+0xe330>
  42917c:	add	x0, x0, #0xec8
  429180:	str	x0, [sp, #40]
  429184:	b	429980 <ferror@plt+0x260f0>
  429188:	adrp	x0, 45c000 <warn@@Base+0xe330>
  42918c:	add	x0, x0, #0xed8
  429190:	str	x0, [sp, #40]
  429194:	b	429980 <ferror@plt+0x260f0>
  429198:	adrp	x0, 45c000 <warn@@Base+0xe330>
  42919c:	add	x0, x0, #0xee8
  4291a0:	str	x0, [sp, #40]
  4291a4:	b	429980 <ferror@plt+0x260f0>
  4291a8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  4291ac:	add	x0, x0, #0xef8
  4291b0:	str	x0, [sp, #40]
  4291b4:	b	429980 <ferror@plt+0x260f0>
  4291b8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  4291bc:	add	x0, x0, #0xf08
  4291c0:	str	x0, [sp, #40]
  4291c4:	b	429980 <ferror@plt+0x260f0>
  4291c8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  4291cc:	add	x0, x0, #0xf18
  4291d0:	str	x0, [sp, #40]
  4291d4:	b	429980 <ferror@plt+0x260f0>
  4291d8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  4291dc:	add	x0, x0, #0xf28
  4291e0:	str	x0, [sp, #40]
  4291e4:	b	429980 <ferror@plt+0x260f0>
  4291e8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  4291ec:	add	x0, x0, #0xf38
  4291f0:	str	x0, [sp, #40]
  4291f4:	b	429980 <ferror@plt+0x260f0>
  4291f8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  4291fc:	add	x0, x0, #0xf48
  429200:	str	x0, [sp, #40]
  429204:	b	429980 <ferror@plt+0x260f0>
  429208:	adrp	x0, 45c000 <warn@@Base+0xe330>
  42920c:	add	x0, x0, #0xf50
  429210:	str	x0, [sp, #40]
  429214:	b	429980 <ferror@plt+0x260f0>
  429218:	adrp	x0, 45c000 <warn@@Base+0xe330>
  42921c:	add	x0, x0, #0xf60
  429220:	str	x0, [sp, #40]
  429224:	b	429980 <ferror@plt+0x260f0>
  429228:	adrp	x0, 45c000 <warn@@Base+0xe330>
  42922c:	add	x0, x0, #0xf70
  429230:	str	x0, [sp, #40]
  429234:	b	429980 <ferror@plt+0x260f0>
  429238:	adrp	x0, 45c000 <warn@@Base+0xe330>
  42923c:	add	x0, x0, #0xf80
  429240:	str	x0, [sp, #40]
  429244:	b	429980 <ferror@plt+0x260f0>
  429248:	adrp	x0, 45c000 <warn@@Base+0xe330>
  42924c:	add	x0, x0, #0xf90
  429250:	str	x0, [sp, #40]
  429254:	b	429980 <ferror@plt+0x260f0>
  429258:	adrp	x0, 45c000 <warn@@Base+0xe330>
  42925c:	add	x0, x0, #0xfa0
  429260:	str	x0, [sp, #40]
  429264:	b	429980 <ferror@plt+0x260f0>
  429268:	adrp	x0, 45c000 <warn@@Base+0xe330>
  42926c:	add	x0, x0, #0xfb0
  429270:	str	x0, [sp, #40]
  429274:	b	429980 <ferror@plt+0x260f0>
  429278:	adrp	x0, 45c000 <warn@@Base+0xe330>
  42927c:	add	x0, x0, #0xfc0
  429280:	str	x0, [sp, #40]
  429284:	b	429980 <ferror@plt+0x260f0>
  429288:	adrp	x0, 45c000 <warn@@Base+0xe330>
  42928c:	add	x0, x0, #0xfd0
  429290:	str	x0, [sp, #40]
  429294:	b	429980 <ferror@plt+0x260f0>
  429298:	adrp	x0, 45c000 <warn@@Base+0xe330>
  42929c:	add	x0, x0, #0xfe0
  4292a0:	str	x0, [sp, #40]
  4292a4:	b	429980 <ferror@plt+0x260f0>
  4292a8:	adrp	x0, 45c000 <warn@@Base+0xe330>
  4292ac:	add	x0, x0, #0xff0
  4292b0:	str	x0, [sp, #40]
  4292b4:	b	429980 <ferror@plt+0x260f0>
  4292b8:	adrp	x0, 45d000 <warn@@Base+0xf330>
  4292bc:	add	x0, x0, #0x0
  4292c0:	str	x0, [sp, #40]
  4292c4:	b	429980 <ferror@plt+0x260f0>
  4292c8:	adrp	x0, 45d000 <warn@@Base+0xf330>
  4292cc:	add	x0, x0, #0x10
  4292d0:	str	x0, [sp, #40]
  4292d4:	b	429980 <ferror@plt+0x260f0>
  4292d8:	adrp	x0, 45d000 <warn@@Base+0xf330>
  4292dc:	add	x0, x0, #0x20
  4292e0:	str	x0, [sp, #40]
  4292e4:	b	429980 <ferror@plt+0x260f0>
  4292e8:	adrp	x0, 45d000 <warn@@Base+0xf330>
  4292ec:	add	x0, x0, #0x30
  4292f0:	str	x0, [sp, #40]
  4292f4:	b	429980 <ferror@plt+0x260f0>
  4292f8:	adrp	x0, 45d000 <warn@@Base+0xf330>
  4292fc:	add	x0, x0, #0x40
  429300:	str	x0, [sp, #40]
  429304:	b	429980 <ferror@plt+0x260f0>
  429308:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42930c:	add	x0, x0, #0x50
  429310:	str	x0, [sp, #40]
  429314:	b	429980 <ferror@plt+0x260f0>
  429318:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42931c:	add	x0, x0, #0x60
  429320:	str	x0, [sp, #40]
  429324:	b	429980 <ferror@plt+0x260f0>
  429328:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42932c:	add	x0, x0, #0x70
  429330:	str	x0, [sp, #40]
  429334:	b	429980 <ferror@plt+0x260f0>
  429338:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42933c:	add	x0, x0, #0x80
  429340:	str	x0, [sp, #40]
  429344:	b	429980 <ferror@plt+0x260f0>
  429348:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42934c:	add	x0, x0, #0x90
  429350:	str	x0, [sp, #40]
  429354:	b	429980 <ferror@plt+0x260f0>
  429358:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42935c:	add	x0, x0, #0xa0
  429360:	str	x0, [sp, #40]
  429364:	b	429980 <ferror@plt+0x260f0>
  429368:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42936c:	add	x0, x0, #0xb0
  429370:	str	x0, [sp, #40]
  429374:	b	429980 <ferror@plt+0x260f0>
  429378:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42937c:	add	x0, x0, #0xc0
  429380:	str	x0, [sp, #40]
  429384:	b	429980 <ferror@plt+0x260f0>
  429388:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42938c:	add	x0, x0, #0xd0
  429390:	str	x0, [sp, #40]
  429394:	b	429980 <ferror@plt+0x260f0>
  429398:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42939c:	add	x0, x0, #0xe0
  4293a0:	str	x0, [sp, #40]
  4293a4:	b	429980 <ferror@plt+0x260f0>
  4293a8:	adrp	x0, 45d000 <warn@@Base+0xf330>
  4293ac:	add	x0, x0, #0xf0
  4293b0:	str	x0, [sp, #40]
  4293b4:	b	429980 <ferror@plt+0x260f0>
  4293b8:	adrp	x0, 45d000 <warn@@Base+0xf330>
  4293bc:	add	x0, x0, #0x100
  4293c0:	str	x0, [sp, #40]
  4293c4:	b	429980 <ferror@plt+0x260f0>
  4293c8:	adrp	x0, 45d000 <warn@@Base+0xf330>
  4293cc:	add	x0, x0, #0x110
  4293d0:	str	x0, [sp, #40]
  4293d4:	b	429980 <ferror@plt+0x260f0>
  4293d8:	adrp	x0, 45d000 <warn@@Base+0xf330>
  4293dc:	add	x0, x0, #0x120
  4293e0:	str	x0, [sp, #40]
  4293e4:	b	429980 <ferror@plt+0x260f0>
  4293e8:	adrp	x0, 45d000 <warn@@Base+0xf330>
  4293ec:	add	x0, x0, #0x130
  4293f0:	str	x0, [sp, #40]
  4293f4:	b	429980 <ferror@plt+0x260f0>
  4293f8:	adrp	x0, 45d000 <warn@@Base+0xf330>
  4293fc:	add	x0, x0, #0x138
  429400:	str	x0, [sp, #40]
  429404:	b	429980 <ferror@plt+0x260f0>
  429408:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42940c:	add	x0, x0, #0x148
  429410:	str	x0, [sp, #40]
  429414:	b	429980 <ferror@plt+0x260f0>
  429418:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42941c:	add	x0, x0, #0x158
  429420:	str	x0, [sp, #40]
  429424:	b	429980 <ferror@plt+0x260f0>
  429428:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42942c:	add	x0, x0, #0x168
  429430:	str	x0, [sp, #40]
  429434:	b	429980 <ferror@plt+0x260f0>
  429438:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42943c:	add	x0, x0, #0x178
  429440:	str	x0, [sp, #40]
  429444:	b	429980 <ferror@plt+0x260f0>
  429448:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42944c:	add	x0, x0, #0x188
  429450:	str	x0, [sp, #40]
  429454:	b	429980 <ferror@plt+0x260f0>
  429458:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42945c:	add	x0, x0, #0x198
  429460:	str	x0, [sp, #40]
  429464:	b	429980 <ferror@plt+0x260f0>
  429468:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42946c:	add	x0, x0, #0x1a8
  429470:	str	x0, [sp, #40]
  429474:	b	429980 <ferror@plt+0x260f0>
  429478:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42947c:	add	x0, x0, #0x1b8
  429480:	str	x0, [sp, #40]
  429484:	b	429980 <ferror@plt+0x260f0>
  429488:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42948c:	add	x0, x0, #0x1c8
  429490:	str	x0, [sp, #40]
  429494:	b	429980 <ferror@plt+0x260f0>
  429498:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42949c:	add	x0, x0, #0x1d8
  4294a0:	str	x0, [sp, #40]
  4294a4:	b	429980 <ferror@plt+0x260f0>
  4294a8:	adrp	x0, 45d000 <warn@@Base+0xf330>
  4294ac:	add	x0, x0, #0x1e8
  4294b0:	str	x0, [sp, #40]
  4294b4:	b	429980 <ferror@plt+0x260f0>
  4294b8:	adrp	x0, 45d000 <warn@@Base+0xf330>
  4294bc:	add	x0, x0, #0x1f8
  4294c0:	str	x0, [sp, #40]
  4294c4:	b	429980 <ferror@plt+0x260f0>
  4294c8:	adrp	x0, 45d000 <warn@@Base+0xf330>
  4294cc:	add	x0, x0, #0x208
  4294d0:	str	x0, [sp, #40]
  4294d4:	b	429980 <ferror@plt+0x260f0>
  4294d8:	adrp	x0, 45d000 <warn@@Base+0xf330>
  4294dc:	add	x0, x0, #0x218
  4294e0:	str	x0, [sp, #40]
  4294e4:	b	429980 <ferror@plt+0x260f0>
  4294e8:	adrp	x0, 45d000 <warn@@Base+0xf330>
  4294ec:	add	x0, x0, #0x228
  4294f0:	str	x0, [sp, #40]
  4294f4:	b	429980 <ferror@plt+0x260f0>
  4294f8:	adrp	x0, 45d000 <warn@@Base+0xf330>
  4294fc:	add	x0, x0, #0x238
  429500:	str	x0, [sp, #40]
  429504:	b	429980 <ferror@plt+0x260f0>
  429508:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42950c:	add	x0, x0, #0x248
  429510:	str	x0, [sp, #40]
  429514:	b	429980 <ferror@plt+0x260f0>
  429518:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42951c:	add	x0, x0, #0x258
  429520:	str	x0, [sp, #40]
  429524:	b	429980 <ferror@plt+0x260f0>
  429528:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42952c:	add	x0, x0, #0x268
  429530:	str	x0, [sp, #40]
  429534:	b	429980 <ferror@plt+0x260f0>
  429538:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42953c:	add	x0, x0, #0x278
  429540:	str	x0, [sp, #40]
  429544:	b	429980 <ferror@plt+0x260f0>
  429548:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42954c:	add	x0, x0, #0x288
  429550:	str	x0, [sp, #40]
  429554:	b	429980 <ferror@plt+0x260f0>
  429558:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42955c:	add	x0, x0, #0x298
  429560:	str	x0, [sp, #40]
  429564:	b	429980 <ferror@plt+0x260f0>
  429568:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42956c:	add	x0, x0, #0x2a8
  429570:	str	x0, [sp, #40]
  429574:	b	429980 <ferror@plt+0x260f0>
  429578:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42957c:	add	x0, x0, #0x2b8
  429580:	str	x0, [sp, #40]
  429584:	b	429980 <ferror@plt+0x260f0>
  429588:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42958c:	add	x0, x0, #0x2c8
  429590:	str	x0, [sp, #40]
  429594:	b	429980 <ferror@plt+0x260f0>
  429598:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42959c:	add	x0, x0, #0x2d8
  4295a0:	str	x0, [sp, #40]
  4295a4:	b	429980 <ferror@plt+0x260f0>
  4295a8:	adrp	x0, 45d000 <warn@@Base+0xf330>
  4295ac:	add	x0, x0, #0x2e8
  4295b0:	str	x0, [sp, #40]
  4295b4:	b	429980 <ferror@plt+0x260f0>
  4295b8:	adrp	x0, 45d000 <warn@@Base+0xf330>
  4295bc:	add	x0, x0, #0x2f8
  4295c0:	str	x0, [sp, #40]
  4295c4:	b	429980 <ferror@plt+0x260f0>
  4295c8:	adrp	x0, 45d000 <warn@@Base+0xf330>
  4295cc:	add	x0, x0, #0x308
  4295d0:	str	x0, [sp, #40]
  4295d4:	b	429980 <ferror@plt+0x260f0>
  4295d8:	adrp	x0, 45d000 <warn@@Base+0xf330>
  4295dc:	add	x0, x0, #0x318
  4295e0:	str	x0, [sp, #40]
  4295e4:	b	429980 <ferror@plt+0x260f0>
  4295e8:	adrp	x0, 45d000 <warn@@Base+0xf330>
  4295ec:	add	x0, x0, #0x328
  4295f0:	str	x0, [sp, #40]
  4295f4:	b	429980 <ferror@plt+0x260f0>
  4295f8:	adrp	x0, 45d000 <warn@@Base+0xf330>
  4295fc:	add	x0, x0, #0x338
  429600:	str	x0, [sp, #40]
  429604:	b	429980 <ferror@plt+0x260f0>
  429608:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42960c:	add	x0, x0, #0x348
  429610:	str	x0, [sp, #40]
  429614:	b	429980 <ferror@plt+0x260f0>
  429618:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42961c:	add	x0, x0, #0x358
  429620:	str	x0, [sp, #40]
  429624:	b	429980 <ferror@plt+0x260f0>
  429628:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42962c:	add	x0, x0, #0x368
  429630:	str	x0, [sp, #40]
  429634:	b	429980 <ferror@plt+0x260f0>
  429638:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42963c:	add	x0, x0, #0x378
  429640:	str	x0, [sp, #40]
  429644:	b	429980 <ferror@plt+0x260f0>
  429648:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42964c:	add	x0, x0, #0x388
  429650:	str	x0, [sp, #40]
  429654:	b	429980 <ferror@plt+0x260f0>
  429658:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42965c:	add	x0, x0, #0x398
  429660:	str	x0, [sp, #40]
  429664:	b	429980 <ferror@plt+0x260f0>
  429668:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42966c:	add	x0, x0, #0x3a8
  429670:	str	x0, [sp, #40]
  429674:	b	429980 <ferror@plt+0x260f0>
  429678:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42967c:	add	x0, x0, #0x3b8
  429680:	str	x0, [sp, #40]
  429684:	b	429980 <ferror@plt+0x260f0>
  429688:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42968c:	add	x0, x0, #0x3c8
  429690:	str	x0, [sp, #40]
  429694:	b	429980 <ferror@plt+0x260f0>
  429698:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42969c:	add	x0, x0, #0x3d8
  4296a0:	str	x0, [sp, #40]
  4296a4:	b	429980 <ferror@plt+0x260f0>
  4296a8:	adrp	x0, 45d000 <warn@@Base+0xf330>
  4296ac:	add	x0, x0, #0x3e8
  4296b0:	str	x0, [sp, #40]
  4296b4:	b	429980 <ferror@plt+0x260f0>
  4296b8:	adrp	x0, 45d000 <warn@@Base+0xf330>
  4296bc:	add	x0, x0, #0x3f8
  4296c0:	str	x0, [sp, #40]
  4296c4:	b	429980 <ferror@plt+0x260f0>
  4296c8:	adrp	x0, 45d000 <warn@@Base+0xf330>
  4296cc:	add	x0, x0, #0x408
  4296d0:	str	x0, [sp, #40]
  4296d4:	b	429980 <ferror@plt+0x260f0>
  4296d8:	adrp	x0, 45d000 <warn@@Base+0xf330>
  4296dc:	add	x0, x0, #0x418
  4296e0:	str	x0, [sp, #40]
  4296e4:	b	429980 <ferror@plt+0x260f0>
  4296e8:	adrp	x0, 45d000 <warn@@Base+0xf330>
  4296ec:	add	x0, x0, #0x428
  4296f0:	str	x0, [sp, #40]
  4296f4:	b	429980 <ferror@plt+0x260f0>
  4296f8:	adrp	x0, 45d000 <warn@@Base+0xf330>
  4296fc:	add	x0, x0, #0x438
  429700:	str	x0, [sp, #40]
  429704:	b	429980 <ferror@plt+0x260f0>
  429708:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42970c:	add	x0, x0, #0x448
  429710:	str	x0, [sp, #40]
  429714:	b	429980 <ferror@plt+0x260f0>
  429718:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42971c:	add	x0, x0, #0x458
  429720:	str	x0, [sp, #40]
  429724:	b	429980 <ferror@plt+0x260f0>
  429728:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42972c:	add	x0, x0, #0x468
  429730:	str	x0, [sp, #40]
  429734:	b	429980 <ferror@plt+0x260f0>
  429738:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42973c:	add	x0, x0, #0x478
  429740:	str	x0, [sp, #40]
  429744:	b	429980 <ferror@plt+0x260f0>
  429748:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42974c:	add	x0, x0, #0x488
  429750:	str	x0, [sp, #40]
  429754:	b	429980 <ferror@plt+0x260f0>
  429758:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42975c:	add	x0, x0, #0x498
  429760:	str	x0, [sp, #40]
  429764:	b	429980 <ferror@plt+0x260f0>
  429768:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42976c:	add	x0, x0, #0x4a8
  429770:	str	x0, [sp, #40]
  429774:	b	429980 <ferror@plt+0x260f0>
  429778:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42977c:	add	x0, x0, #0x4b8
  429780:	str	x0, [sp, #40]
  429784:	b	429980 <ferror@plt+0x260f0>
  429788:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42978c:	add	x0, x0, #0x4c8
  429790:	str	x0, [sp, #40]
  429794:	b	429980 <ferror@plt+0x260f0>
  429798:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42979c:	add	x0, x0, #0x4d8
  4297a0:	str	x0, [sp, #40]
  4297a4:	b	429980 <ferror@plt+0x260f0>
  4297a8:	adrp	x0, 45d000 <warn@@Base+0xf330>
  4297ac:	add	x0, x0, #0x4e8
  4297b0:	str	x0, [sp, #40]
  4297b4:	b	429980 <ferror@plt+0x260f0>
  4297b8:	adrp	x0, 45d000 <warn@@Base+0xf330>
  4297bc:	add	x0, x0, #0x4f0
  4297c0:	str	x0, [sp, #40]
  4297c4:	b	429980 <ferror@plt+0x260f0>
  4297c8:	adrp	x0, 45d000 <warn@@Base+0xf330>
  4297cc:	add	x0, x0, #0x4f8
  4297d0:	str	x0, [sp, #40]
  4297d4:	b	429980 <ferror@plt+0x260f0>
  4297d8:	adrp	x0, 45d000 <warn@@Base+0xf330>
  4297dc:	add	x0, x0, #0x500
  4297e0:	str	x0, [sp, #40]
  4297e4:	b	429980 <ferror@plt+0x260f0>
  4297e8:	adrp	x0, 45d000 <warn@@Base+0xf330>
  4297ec:	add	x0, x0, #0x508
  4297f0:	str	x0, [sp, #40]
  4297f4:	b	429980 <ferror@plt+0x260f0>
  4297f8:	adrp	x0, 45d000 <warn@@Base+0xf330>
  4297fc:	add	x0, x0, #0x510
  429800:	str	x0, [sp, #40]
  429804:	b	429980 <ferror@plt+0x260f0>
  429808:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42980c:	add	x0, x0, #0x518
  429810:	str	x0, [sp, #40]
  429814:	b	429980 <ferror@plt+0x260f0>
  429818:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42981c:	add	x0, x0, #0x528
  429820:	str	x0, [sp, #40]
  429824:	b	429980 <ferror@plt+0x260f0>
  429828:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42982c:	add	x0, x0, #0x530
  429830:	str	x0, [sp, #40]
  429834:	b	429980 <ferror@plt+0x260f0>
  429838:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42983c:	add	x0, x0, #0x538
  429840:	str	x0, [sp, #40]
  429844:	b	429980 <ferror@plt+0x260f0>
  429848:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42984c:	add	x0, x0, #0x540
  429850:	str	x0, [sp, #40]
  429854:	b	429980 <ferror@plt+0x260f0>
  429858:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42985c:	add	x0, x0, #0x548
  429860:	str	x0, [sp, #40]
  429864:	b	429980 <ferror@plt+0x260f0>
  429868:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42986c:	add	x0, x0, #0x550
  429870:	str	x0, [sp, #40]
  429874:	b	429980 <ferror@plt+0x260f0>
  429878:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42987c:	add	x0, x0, #0x560
  429880:	str	x0, [sp, #40]
  429884:	b	429980 <ferror@plt+0x260f0>
  429888:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42988c:	add	x0, x0, #0x568
  429890:	str	x0, [sp, #40]
  429894:	b	429980 <ferror@plt+0x260f0>
  429898:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42989c:	add	x0, x0, #0x570
  4298a0:	str	x0, [sp, #40]
  4298a4:	b	429980 <ferror@plt+0x260f0>
  4298a8:	adrp	x0, 45d000 <warn@@Base+0xf330>
  4298ac:	add	x0, x0, #0x580
  4298b0:	str	x0, [sp, #40]
  4298b4:	b	429980 <ferror@plt+0x260f0>
  4298b8:	adrp	x0, 45d000 <warn@@Base+0xf330>
  4298bc:	add	x0, x0, #0x588
  4298c0:	str	x0, [sp, #40]
  4298c4:	b	429980 <ferror@plt+0x260f0>
  4298c8:	adrp	x0, 45d000 <warn@@Base+0xf330>
  4298cc:	add	x0, x0, #0x590
  4298d0:	str	x0, [sp, #40]
  4298d4:	b	429980 <ferror@plt+0x260f0>
  4298d8:	adrp	x0, 45d000 <warn@@Base+0xf330>
  4298dc:	add	x0, x0, #0x598
  4298e0:	str	x0, [sp, #40]
  4298e4:	b	429980 <ferror@plt+0x260f0>
  4298e8:	adrp	x0, 45d000 <warn@@Base+0xf330>
  4298ec:	add	x0, x0, #0x5a0
  4298f0:	str	x0, [sp, #40]
  4298f4:	b	429980 <ferror@plt+0x260f0>
  4298f8:	adrp	x0, 45d000 <warn@@Base+0xf330>
  4298fc:	add	x0, x0, #0x5a8
  429900:	str	x0, [sp, #40]
  429904:	b	429980 <ferror@plt+0x260f0>
  429908:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42990c:	add	x0, x0, #0x5b0
  429910:	str	x0, [sp, #40]
  429914:	b	429980 <ferror@plt+0x260f0>
  429918:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42991c:	add	x0, x0, #0x5b8
  429920:	str	x0, [sp, #40]
  429924:	b	429980 <ferror@plt+0x260f0>
  429928:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42992c:	add	x0, x0, #0x5c8
  429930:	str	x0, [sp, #40]
  429934:	b	429980 <ferror@plt+0x260f0>
  429938:	adrp	x0, 45d000 <warn@@Base+0xf330>
  42993c:	add	x0, x0, #0x5d8
  429940:	str	x0, [sp, #40]
  429944:	b	429980 <ferror@plt+0x260f0>
  429948:	ldr	w0, [sp, #28]
  42994c:	sub	w0, w0, #0x1, lsl #12
  429950:	mov	w3, w0
  429954:	adrp	x0, 45d000 <warn@@Base+0xf330>
  429958:	add	x2, x0, #0x5e8
  42995c:	mov	x1, #0xa                   	// #10
  429960:	adrp	x0, 482000 <_bfd_std_section+0x10d8>
  429964:	add	x0, x0, #0x10
  429968:	bl	403150 <snprintf@plt>
  42996c:	adrp	x0, 482000 <_bfd_std_section+0x10d8>
  429970:	add	x0, x0, #0x10
  429974:	str	x0, [sp, #40]
  429978:	b	429980 <ferror@plt+0x260f0>
  42997c:	nop
  429980:	ldr	x0, [sp, #40]
  429984:	ldp	x29, x30, [sp], #48
  429988:	ret
  42998c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  429990:	add	x0, x0, #0x9f8
  429994:	str	xzr, [x0]
  429998:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  42999c:	add	x0, x0, #0xa00
  4299a0:	mov	w1, #0x2000                	// #8192
  4299a4:	str	w1, [x0]
  4299a8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4299ac:	add	x0, x0, #0x9f0
  4299b0:	adrp	x1, 428000 <ferror@plt+0x24770>
  4299b4:	add	x1, x1, #0x6c0
  4299b8:	str	x1, [x0]
  4299bc:	nop
  4299c0:	ret
  4299c4:	stp	x29, x30, [sp, #-32]!
  4299c8:	mov	x29, sp
  4299cc:	str	w0, [sp, #28]
  4299d0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4299d4:	add	x0, x0, #0x9f0
  4299d8:	str	xzr, [x0]
  4299dc:	ldr	w0, [sp, #28]
  4299e0:	cmp	w0, #0xf3
  4299e4:	b.eq	429a98 <ferror@plt+0x26208>  // b.none
  4299e8:	ldr	w0, [sp, #28]
  4299ec:	cmp	w0, #0xf3
  4299f0:	b.hi	429aa0 <ferror@plt+0x26210>  // b.pmore
  4299f4:	ldr	w0, [sp, #28]
  4299f8:	cmp	w0, #0xb7
  4299fc:	b.eq	429a88 <ferror@plt+0x261f8>  // b.none
  429a00:	ldr	w0, [sp, #28]
  429a04:	cmp	w0, #0xb7
  429a08:	b.hi	429aa0 <ferror@plt+0x26210>  // b.pmore
  429a0c:	ldr	w0, [sp, #28]
  429a10:	cmp	w0, #0xb5
  429a14:	b.hi	429aa0 <ferror@plt+0x26210>  // b.pmore
  429a18:	ldr	w0, [sp, #28]
  429a1c:	cmp	w0, #0xb4
  429a20:	b.cs	429a80 <ferror@plt+0x261f0>  // b.hs, b.nlast
  429a24:	ldr	w0, [sp, #28]
  429a28:	cmp	w0, #0x3e
  429a2c:	b.eq	429a80 <ferror@plt+0x261f0>  // b.none
  429a30:	ldr	w0, [sp, #28]
  429a34:	cmp	w0, #0x3e
  429a38:	b.hi	429aa0 <ferror@plt+0x26210>  // b.pmore
  429a3c:	ldr	w0, [sp, #28]
  429a40:	cmp	w0, #0x16
  429a44:	b.eq	429a90 <ferror@plt+0x26200>  // b.none
  429a48:	ldr	w0, [sp, #28]
  429a4c:	cmp	w0, #0x16
  429a50:	b.hi	429aa0 <ferror@plt+0x26210>  // b.pmore
  429a54:	ldr	w0, [sp, #28]
  429a58:	cmp	w0, #0x3
  429a5c:	b.eq	429a70 <ferror@plt+0x261e0>  // b.none
  429a60:	ldr	w0, [sp, #28]
  429a64:	cmp	w0, #0x6
  429a68:	b.eq	429a78 <ferror@plt+0x261e8>  // b.none
  429a6c:	b	429aa0 <ferror@plt+0x26210>
  429a70:	bl	428580 <ferror@plt+0x24cf0>
  429a74:	b	429aa4 <ferror@plt+0x26214>
  429a78:	bl	4285c0 <ferror@plt+0x24d30>
  429a7c:	b	429aa4 <ferror@plt+0x26214>
  429a80:	bl	428600 <ferror@plt+0x24d70>
  429a84:	b	429aa4 <ferror@plt+0x26214>
  429a88:	bl	428640 <ferror@plt+0x24db0>
  429a8c:	b	429aa4 <ferror@plt+0x26214>
  429a90:	bl	428680 <ferror@plt+0x24df0>
  429a94:	b	429aa4 <ferror@plt+0x26214>
  429a98:	bl	42998c <ferror@plt+0x260fc>
  429a9c:	b	429aa4 <ferror@plt+0x26214>
  429aa0:	nop
  429aa4:	nop
  429aa8:	ldp	x29, x30, [sp], #32
  429aac:	ret
  429ab0:	stp	x29, x30, [sp, #-32]!
  429ab4:	mov	x29, sp
  429ab8:	str	w0, [sp, #28]
  429abc:	str	x1, [sp, #16]
  429ac0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  429ac4:	add	x0, x0, #0x9f0
  429ac8:	str	xzr, [x0]
  429acc:	ldr	w0, [sp, #28]
  429ad0:	cmp	w0, #0x52
  429ad4:	b.eq	429ba8 <ferror@plt+0x26318>  // b.none
  429ad8:	ldr	w0, [sp, #28]
  429adc:	cmp	w0, #0x52
  429ae0:	b.hi	429bc0 <ferror@plt+0x26330>  // b.pmore
  429ae4:	ldr	w0, [sp, #28]
  429ae8:	cmp	w0, #0x45
  429aec:	b.eq	429bb0 <ferror@plt+0x26320>  // b.none
  429af0:	ldr	w0, [sp, #28]
  429af4:	cmp	w0, #0x45
  429af8:	b.hi	429bc0 <ferror@plt+0x26330>  // b.pmore
  429afc:	ldr	w0, [sp, #28]
  429b00:	cmp	w0, #0x42
  429b04:	b.eq	429bb8 <ferror@plt+0x26328>  // b.none
  429b08:	ldr	w0, [sp, #28]
  429b0c:	cmp	w0, #0x42
  429b10:	b.hi	429bc0 <ferror@plt+0x26330>  // b.pmore
  429b14:	ldr	w0, [sp, #28]
  429b18:	cmp	w0, #0x8
  429b1c:	b.eq	429b30 <ferror@plt+0x262a0>  // b.none
  429b20:	ldr	w0, [sp, #28]
  429b24:	cmp	w0, #0xb
  429b28:	b.eq	429ba0 <ferror@plt+0x26310>  // b.none
  429b2c:	b	429bc0 <ferror@plt+0x26330>
  429b30:	ldr	x0, [sp, #16]
  429b34:	cmp	x0, #0x90
  429b38:	b.eq	429b8c <ferror@plt+0x262fc>  // b.none
  429b3c:	ldr	x0, [sp, #16]
  429b40:	cmp	x0, #0x90
  429b44:	b.hi	429b94 <ferror@plt+0x26304>  // b.pmore
  429b48:	ldr	x0, [sp, #16]
  429b4c:	cmp	x0, #0x88
  429b50:	b.eq	429b8c <ferror@plt+0x262fc>  // b.none
  429b54:	ldr	x0, [sp, #16]
  429b58:	cmp	x0, #0x88
  429b5c:	b.hi	429b94 <ferror@plt+0x26304>  // b.pmore
  429b60:	ldr	x0, [sp, #16]
  429b64:	cmp	x0, #0x9
  429b68:	b.hi	429b7c <ferror@plt+0x262ec>  // b.pmore
  429b6c:	ldr	x0, [sp, #16]
  429b70:	cmp	x0, #0x8
  429b74:	b.cs	429b8c <ferror@plt+0x262fc>  // b.hs, b.nlast
  429b78:	b	429b94 <ferror@plt+0x26304>
  429b7c:	ldr	x0, [sp, #16]
  429b80:	sub	x0, x0, #0x10
  429b84:	cmp	x0, #0x1
  429b88:	b.hi	429b94 <ferror@plt+0x26304>  // b.pmore
  429b8c:	bl	428600 <ferror@plt+0x24d70>
  429b90:	b	429b9c <ferror@plt+0x2630c>
  429b94:	bl	428580 <ferror@plt+0x24cf0>
  429b98:	nop
  429b9c:	b	429bc4 <ferror@plt+0x26334>
  429ba0:	bl	4285c0 <ferror@plt+0x24d30>
  429ba4:	b	429bc4 <ferror@plt+0x26334>
  429ba8:	bl	428640 <ferror@plt+0x24db0>
  429bac:	b	429bc4 <ferror@plt+0x26334>
  429bb0:	bl	428680 <ferror@plt+0x24df0>
  429bb4:	b	429bc4 <ferror@plt+0x26334>
  429bb8:	bl	42998c <ferror@plt+0x260fc>
  429bbc:	b	429bc4 <ferror@plt+0x26334>
  429bc0:	nop
  429bc4:	nop
  429bc8:	ldp	x29, x30, [sp], #32
  429bcc:	ret
  429bd0:	sub	sp, sp, #0x10
  429bd4:	str	w0, [sp, #12]
  429bd8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  429bdc:	add	x0, x0, #0x9f8
  429be0:	ldr	x0, [x0]
  429be4:	cmp	x0, #0x0
  429be8:	b.eq	429c48 <ferror@plt+0x263b8>  // b.none
  429bec:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  429bf0:	add	x0, x0, #0xa00
  429bf4:	ldr	w0, [x0]
  429bf8:	ldr	w1, [sp, #12]
  429bfc:	cmp	w1, w0
  429c00:	b.cs	429c48 <ferror@plt+0x263b8>  // b.hs, b.nlast
  429c04:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  429c08:	add	x0, x0, #0x9f8
  429c0c:	ldr	x1, [x0]
  429c10:	ldr	w0, [sp, #12]
  429c14:	lsl	x0, x0, #3
  429c18:	add	x0, x1, x0
  429c1c:	ldr	x0, [x0]
  429c20:	cmp	x0, #0x0
  429c24:	b.eq	429c48 <ferror@plt+0x263b8>  // b.none
  429c28:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  429c2c:	add	x0, x0, #0x9f8
  429c30:	ldr	x1, [x0]
  429c34:	ldr	w0, [sp, #12]
  429c38:	lsl	x0, x0, #3
  429c3c:	add	x0, x1, x0
  429c40:	ldr	x0, [x0]
  429c44:	b	429c4c <ferror@plt+0x263bc>
  429c48:	mov	x0, #0x0                   	// #0
  429c4c:	add	sp, sp, #0x10
  429c50:	ret
  429c54:	stp	x29, x30, [sp, #-48]!
  429c58:	mov	x29, sp
  429c5c:	str	w0, [sp, #28]
  429c60:	str	w1, [sp, #24]
  429c64:	str	xzr, [sp, #40]
  429c68:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  429c6c:	add	x0, x0, #0x9f0
  429c70:	ldr	x0, [x0]
  429c74:	cmp	x0, #0x0
  429c78:	b.eq	429c94 <ferror@plt+0x26404>  // b.none
  429c7c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  429c80:	add	x0, x0, #0x9f0
  429c84:	ldr	x1, [x0]
  429c88:	ldr	w0, [sp, #28]
  429c8c:	blr	x1
  429c90:	str	x0, [sp, #40]
  429c94:	ldr	x0, [sp, #40]
  429c98:	cmp	x0, #0x0
  429c9c:	b.eq	429cd8 <ferror@plt+0x26448>  // b.none
  429ca0:	ldr	w0, [sp, #24]
  429ca4:	cmp	w0, #0x0
  429ca8:	b.eq	429cb4 <ferror@plt+0x26424>  // b.none
  429cac:	ldr	x0, [sp, #40]
  429cb0:	b	429cfc <ferror@plt+0x2646c>
  429cb4:	ldr	x4, [sp, #40]
  429cb8:	ldr	w3, [sp, #28]
  429cbc:	adrp	x0, 45e000 <warn@@Base+0x10330>
  429cc0:	add	x2, x0, #0x770
  429cc4:	mov	x1, #0x40                  	// #64
  429cc8:	adrp	x0, 482000 <_bfd_std_section+0x10d8>
  429ccc:	add	x0, x0, #0x20
  429cd0:	bl	403150 <snprintf@plt>
  429cd4:	b	429cf4 <ferror@plt+0x26464>
  429cd8:	ldr	w3, [sp, #28]
  429cdc:	adrp	x0, 45e000 <warn@@Base+0x10330>
  429ce0:	add	x2, x0, #0x780
  429ce4:	mov	x1, #0x40                  	// #64
  429ce8:	adrp	x0, 482000 <_bfd_std_section+0x10d8>
  429cec:	add	x0, x0, #0x20
  429cf0:	bl	403150 <snprintf@plt>
  429cf4:	adrp	x0, 482000 <_bfd_std_section+0x10d8>
  429cf8:	add	x0, x0, #0x20
  429cfc:	ldp	x29, x30, [sp], #48
  429d00:	ret
  429d04:	stp	x29, x30, [sp, #-160]!
  429d08:	mov	x29, sp
  429d0c:	str	x0, [sp, #40]
  429d10:	str	x1, [sp, #32]
  429d14:	str	x2, [sp, #24]
  429d18:	ldr	x0, [sp, #24]
  429d1c:	ldr	w1, [x0]
  429d20:	ldr	x0, [sp, #40]
  429d24:	ldr	w0, [x0, #16]
  429d28:	cmp	w1, w0
  429d2c:	b.eq	429d40 <ferror@plt+0x264b0>  // b.none
  429d30:	ldr	x0, [sp, #40]
  429d34:	ldr	w1, [x0, #16]
  429d38:	ldr	x0, [sp, #24]
  429d3c:	str	w1, [x0]
  429d40:	ldr	x0, [sp, #32]
  429d44:	ldr	w0, [x0]
  429d48:	cmp	w0, #0x0
  429d4c:	b.eq	429e14 <ferror@plt+0x26584>  // b.none
  429d50:	ldr	x0, [sp, #32]
  429d54:	str	wzr, [x0]
  429d58:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  429d5c:	add	x0, x0, #0x2bc
  429d60:	ldr	w0, [x0]
  429d64:	lsl	w1, w0, #1
  429d68:	adrp	x0, 480000 <_sch_istable+0x1478>
  429d6c:	add	x0, x0, #0xec0
  429d70:	ldr	x0, [x0]
  429d74:	mov	x2, x0
  429d78:	adrp	x0, 45e000 <warn@@Base+0x10330>
  429d7c:	add	x0, x0, #0x788
  429d80:	bl	403780 <printf@plt>
  429d84:	str	wzr, [sp, #156]
  429d88:	b	429df8 <ferror@plt+0x26568>
  429d8c:	ldr	x0, [sp, #40]
  429d90:	ldr	x1, [x0, #24]
  429d94:	ldr	w0, [sp, #156]
  429d98:	lsl	x0, x0, #1
  429d9c:	add	x0, x1, x0
  429da0:	ldrsh	w0, [x0]
  429da4:	cmn	w0, #0x1
  429da8:	b.eq	429dec <ferror@plt+0x2655c>  // b.none
  429dac:	ldr	x0, [sp, #40]
  429db0:	ldr	w0, [x0, #88]
  429db4:	ldr	w1, [sp, #156]
  429db8:	cmp	w1, w0
  429dbc:	b.ne	429dd0 <ferror@plt+0x26540>  // b.any
  429dc0:	adrp	x0, 45e000 <warn@@Base+0x10330>
  429dc4:	add	x0, x0, #0x798
  429dc8:	bl	403780 <printf@plt>
  429dcc:	b	429dec <ferror@plt+0x2655c>
  429dd0:	mov	w1, #0x1                   	// #1
  429dd4:	ldr	w0, [sp, #156]
  429dd8:	bl	429c54 <ferror@plt+0x263c4>
  429ddc:	mov	x1, x0
  429de0:	adrp	x0, 45e000 <warn@@Base+0x10330>
  429de4:	add	x0, x0, #0x7a0
  429de8:	bl	403780 <printf@plt>
  429dec:	ldr	w0, [sp, #156]
  429df0:	add	w0, w0, #0x1
  429df4:	str	w0, [sp, #156]
  429df8:	ldr	x0, [sp, #24]
  429dfc:	ldr	w0, [x0]
  429e00:	ldr	w1, [sp, #156]
  429e04:	cmp	w1, w0
  429e08:	b.cc	429d8c <ferror@plt+0x264fc>  // b.lo, b.ul, b.last
  429e0c:	mov	w0, #0xa                   	// #10
  429e10:	bl	4037e0 <putchar@plt>
  429e14:	ldr	x0, [sp, #40]
  429e18:	ldr	x2, [x0, #56]
  429e1c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  429e20:	add	x0, x0, #0x2bc
  429e24:	ldr	w0, [x0]
  429e28:	mov	w1, w0
  429e2c:	mov	x0, x2
  429e30:	bl	40f598 <ferror@plt+0xbd08>
  429e34:	ldr	x0, [sp, #40]
  429e38:	ldrb	w0, [x0, #93]
  429e3c:	cmp	w0, #0x0
  429e40:	b.eq	429e58 <ferror@plt+0x265c8>  // b.none
  429e44:	add	x0, sp, #0x38
  429e48:	mov	w1, #0x7865                	// #30821
  429e4c:	movk	w1, #0x70, lsl #16
  429e50:	str	w1, [x0]
  429e54:	b	429e90 <ferror@plt+0x26600>
  429e58:	ldr	x0, [sp, #40]
  429e5c:	ldr	w0, [x0, #72]
  429e60:	mov	w1, #0x1                   	// #1
  429e64:	bl	429c54 <ferror@plt+0x263c4>
  429e68:	mov	x1, x0
  429e6c:	ldr	x0, [sp, #40]
  429e70:	ldr	x0, [x0, #80]
  429e74:	add	x4, sp, #0x38
  429e78:	mov	w3, w0
  429e7c:	mov	x2, x1
  429e80:	adrp	x0, 45e000 <warn@@Base+0x10330>
  429e84:	add	x1, x0, #0x7a8
  429e88:	mov	x0, x4
  429e8c:	bl	403090 <sprintf@plt>
  429e90:	add	x0, sp, #0x38
  429e94:	mov	x1, x0
  429e98:	adrp	x0, 45e000 <warn@@Base+0x10330>
  429e9c:	add	x0, x0, #0x7b0
  429ea0:	bl	403780 <printf@plt>
  429ea4:	str	wzr, [sp, #156]
  429ea8:	b	42a078 <ferror@plt+0x267e8>
  429eac:	ldr	x0, [sp, #40]
  429eb0:	ldr	x1, [x0, #24]
  429eb4:	ldr	w0, [sp, #156]
  429eb8:	lsl	x0, x0, #1
  429ebc:	add	x0, x1, x0
  429ec0:	ldrsh	w0, [x0]
  429ec4:	cmn	w0, #0x1
  429ec8:	b.eq	42a06c <ferror@plt+0x267dc>  // b.none
  429ecc:	ldr	x0, [sp, #40]
  429ed0:	ldr	x1, [x0, #24]
  429ed4:	ldr	w0, [sp, #156]
  429ed8:	lsl	x0, x0, #1
  429edc:	add	x0, x1, x0
  429ee0:	ldrsh	w0, [x0]
  429ee4:	cmp	w0, #0x80
  429ee8:	b.eq	429f68 <ferror@plt+0x266d8>  // b.none
  429eec:	cmp	w0, #0x80
  429ef0:	b.gt	42a044 <ferror@plt+0x267b4>
  429ef4:	cmp	w0, #0x16
  429ef8:	b.eq	42a020 <ferror@plt+0x26790>  // b.none
  429efc:	cmp	w0, #0x16
  429f00:	b.gt	42a044 <ferror@plt+0x267b4>
  429f04:	cmp	w0, #0x14
  429f08:	b.eq	429f9c <ferror@plt+0x2670c>  // b.none
  429f0c:	cmp	w0, #0x14
  429f10:	b.gt	42a044 <ferror@plt+0x267b4>
  429f14:	cmp	w0, #0x10
  429f18:	b.eq	42a00c <ferror@plt+0x2677c>  // b.none
  429f1c:	cmp	w0, #0x10
  429f20:	b.gt	42a044 <ferror@plt+0x267b4>
  429f24:	cmp	w0, #0x9
  429f28:	b.eq	429fd0 <ferror@plt+0x26740>  // b.none
  429f2c:	cmp	w0, #0x9
  429f30:	b.gt	42a044 <ferror@plt+0x267b4>
  429f34:	cmp	w0, #0x7
  429f38:	b.eq	429f48 <ferror@plt+0x266b8>  // b.none
  429f3c:	cmp	w0, #0x8
  429f40:	b.eq	429f58 <ferror@plt+0x266c8>  // b.none
  429f44:	b	42a044 <ferror@plt+0x267b4>
  429f48:	add	x0, sp, #0x38
  429f4c:	mov	w1, #0x75                  	// #117
  429f50:	strh	w1, [x0]
  429f54:	b	42a058 <ferror@plt+0x267c8>
  429f58:	add	x0, sp, #0x38
  429f5c:	mov	w1, #0x73                  	// #115
  429f60:	strh	w1, [x0]
  429f64:	b	42a058 <ferror@plt+0x267c8>
  429f68:	ldr	x0, [sp, #40]
  429f6c:	ldr	x1, [x0, #32]
  429f70:	ldr	w0, [sp, #156]
  429f74:	lsl	x0, x0, #2
  429f78:	add	x0, x1, x0
  429f7c:	ldr	w0, [x0]
  429f80:	add	x3, sp, #0x38
  429f84:	mov	w2, w0
  429f88:	adrp	x0, 45e000 <warn@@Base+0x10330>
  429f8c:	add	x1, x0, #0x7b8
  429f90:	mov	x0, x3
  429f94:	bl	403090 <sprintf@plt>
  429f98:	b	42a058 <ferror@plt+0x267c8>
  429f9c:	ldr	x0, [sp, #40]
  429fa0:	ldr	x1, [x0, #32]
  429fa4:	ldr	w0, [sp, #156]
  429fa8:	lsl	x0, x0, #2
  429fac:	add	x0, x1, x0
  429fb0:	ldr	w0, [x0]
  429fb4:	add	x3, sp, #0x38
  429fb8:	mov	w2, w0
  429fbc:	adrp	x0, 45e000 <warn@@Base+0x10330>
  429fc0:	add	x1, x0, #0x7c0
  429fc4:	mov	x0, x3
  429fc8:	bl	403090 <sprintf@plt>
  429fcc:	b	42a058 <ferror@plt+0x267c8>
  429fd0:	ldr	x0, [sp, #40]
  429fd4:	ldr	x1, [x0, #32]
  429fd8:	ldr	w0, [sp, #156]
  429fdc:	lsl	x0, x0, #2
  429fe0:	add	x0, x1, x0
  429fe4:	ldr	w0, [x0]
  429fe8:	mov	w1, #0x0                   	// #0
  429fec:	bl	429c54 <ferror@plt+0x263c4>
  429ff0:	add	x3, sp, #0x38
  429ff4:	mov	x2, x0
  429ff8:	adrp	x0, 457000 <warn@@Base+0x9330>
  429ffc:	add	x1, x0, #0x410
  42a000:	mov	x0, x3
  42a004:	bl	403090 <sprintf@plt>
  42a008:	b	42a058 <ferror@plt+0x267c8>
  42a00c:	add	x0, sp, #0x38
  42a010:	mov	w1, #0x7865                	// #30821
  42a014:	movk	w1, #0x70, lsl #16
  42a018:	str	w1, [x0]
  42a01c:	b	42a058 <ferror@plt+0x267c8>
  42a020:	add	x2, sp, #0x38
  42a024:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42a028:	add	x1, x0, #0x7c8
  42a02c:	mov	x0, x2
  42a030:	ldr	w2, [x1]
  42a034:	str	w2, [x0]
  42a038:	ldrb	w1, [x1, #4]
  42a03c:	strb	w1, [x0, #4]
  42a040:	b	42a058 <ferror@plt+0x267c8>
  42a044:	add	x0, sp, #0x38
  42a048:	mov	w1, #0x2f6e                	// #12142
  42a04c:	movk	w1, #0x61, lsl #16
  42a050:	str	w1, [x0]
  42a054:	nop
  42a058:	add	x0, sp, #0x38
  42a05c:	mov	x1, x0
  42a060:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42a064:	add	x0, x0, #0x7a0
  42a068:	bl	403780 <printf@plt>
  42a06c:	ldr	w0, [sp, #156]
  42a070:	add	w0, w0, #0x1
  42a074:	str	w0, [sp, #156]
  42a078:	ldr	x0, [sp, #40]
  42a07c:	ldr	w0, [x0, #16]
  42a080:	ldr	w1, [sp, #156]
  42a084:	cmp	w1, w0
  42a088:	b.cc	429eac <ferror@plt+0x2661c>  // b.lo, b.ul, b.last
  42a08c:	mov	w0, #0xa                   	// #10
  42a090:	bl	4037e0 <putchar@plt>
  42a094:	nop
  42a098:	ldp	x29, x30, [sp], #160
  42a09c:	ret
  42a0a0:	stp	x29, x30, [sp, #-224]!
  42a0a4:	mov	x29, sp
  42a0a8:	str	x19, [sp, #16]
  42a0ac:	str	x0, [sp, #72]
  42a0b0:	str	x1, [sp, #64]
  42a0b4:	str	x2, [sp, #56]
  42a0b8:	str	x3, [sp, #48]
  42a0bc:	str	x4, [sp, #40]
  42a0c0:	str	x5, [sp, #32]
  42a0c4:	str	xzr, [sp, #216]
  42a0c8:	str	xzr, [sp, #208]
  42a0cc:	ldr	x0, [sp, #56]
  42a0d0:	str	xzr, [x0]
  42a0d4:	ldr	x1, [sp, #72]
  42a0d8:	ldr	x0, [sp, #64]
  42a0dc:	cmp	x1, x0
  42a0e0:	b.cc	42a0ec <ferror@plt+0x2685c>  // b.lo, b.ul, b.last
  42a0e4:	ldr	x0, [sp, #64]
  42a0e8:	b	42a93c <ferror@plt+0x270ac>
  42a0ec:	mov	x0, #0x60                  	// #96
  42a0f0:	bl	403290 <xmalloc@plt>
  42a0f4:	str	x0, [sp, #168]
  42a0f8:	mov	x2, #0x60                  	// #96
  42a0fc:	mov	w1, #0x0                   	// #0
  42a100:	ldr	x0, [sp, #168]
  42a104:	bl	403280 <memset@plt>
  42a108:	mov	x0, #0x2                   	// #2
  42a10c:	bl	403290 <xmalloc@plt>
  42a110:	mov	x1, x0
  42a114:	ldr	x0, [sp, #168]
  42a118:	str	x1, [x0, #24]
  42a11c:	mov	x0, #0x4                   	// #4
  42a120:	bl	403290 <xmalloc@plt>
  42a124:	mov	x1, x0
  42a128:	ldr	x0, [sp, #168]
  42a12c:	str	x1, [x0, #32]
  42a130:	ldr	x0, [sp, #72]
  42a134:	add	x1, x0, #0x1
  42a138:	str	x1, [sp, #72]
  42a13c:	ldrb	w0, [x0]
  42a140:	str	w0, [sp, #164]
  42a144:	ldr	x0, [sp, #168]
  42a148:	ldr	x1, [sp, #72]
  42a14c:	str	x1, [x0, #40]
  42a150:	b	42a16c <ferror@plt+0x268dc>
  42a154:	ldr	x0, [sp, #72]
  42a158:	add	x1, x0, #0x1
  42a15c:	str	x1, [sp, #72]
  42a160:	ldrb	w0, [x0]
  42a164:	cmp	w0, #0x0
  42a168:	b.eq	42a180 <ferror@plt+0x268f0>  // b.none
  42a16c:	ldr	x1, [sp, #72]
  42a170:	ldr	x0, [sp, #64]
  42a174:	cmp	x1, x0
  42a178:	b.cc	42a154 <ferror@plt+0x268c4>  // b.lo, b.ul, b.last
  42a17c:	b	42a184 <ferror@plt+0x268f4>
  42a180:	nop
  42a184:	ldr	x1, [sp, #72]
  42a188:	ldr	x0, [sp, #64]
  42a18c:	cmp	x1, x0
  42a190:	b.ne	42a1a8 <ferror@plt+0x26918>  // b.any
  42a194:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42a198:	add	x0, x0, #0x7d0
  42a19c:	bl	403840 <gettext@plt>
  42a1a0:	bl	44dcd0 <warn@@Base>
  42a1a4:	b	42a918 <ferror@plt+0x27088>
  42a1a8:	ldr	x0, [sp, #168]
  42a1ac:	ldr	x2, [x0, #40]
  42a1b0:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42a1b4:	add	x1, x0, #0x7f8
  42a1b8:	mov	x0, x2
  42a1bc:	bl	4034b0 <strcmp@plt>
  42a1c0:	cmp	w0, #0x0
  42a1c4:	b.ne	42a1e4 <ferror@plt+0x26954>  // b.any
  42a1c8:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42a1cc:	add	x0, x0, #0x2bc
  42a1d0:	ldr	w0, [x0]
  42a1d4:	mov	w0, w0
  42a1d8:	ldr	x1, [sp, #72]
  42a1dc:	add	x0, x1, x0
  42a1e0:	str	x0, [sp, #72]
  42a1e4:	ldr	w0, [sp, #164]
  42a1e8:	cmp	w0, #0x3
  42a1ec:	b.le	42a464 <ferror@plt+0x26bd4>
  42a1f0:	mov	w0, #0x1                   	// #1
  42a1f4:	str	w0, [sp, #204]
  42a1f8:	ldr	w0, [sp, #204]
  42a1fc:	cmp	w0, #0x1
  42a200:	b.ls	42a234 <ferror@plt+0x269a4>  // b.plast
  42a204:	ldr	w0, [sp, #204]
  42a208:	mov	x2, x0
  42a20c:	adrp	x0, 455000 <warn@@Base+0x7330>
  42a210:	add	x1, x0, #0xec0
  42a214:	adrp	x0, 455000 <warn@@Base+0x7330>
  42a218:	add	x0, x0, #0xf10
  42a21c:	bl	402f90 <ngettext@plt>
  42a220:	mov	w2, #0x1                   	// #1
  42a224:	ldr	w1, [sp, #204]
  42a228:	bl	44dbd0 <error@@Base>
  42a22c:	mov	w0, #0x1                   	// #1
  42a230:	str	w0, [sp, #204]
  42a234:	ldr	w0, [sp, #204]
  42a238:	ldr	x1, [sp, #72]
  42a23c:	add	x0, x1, x0
  42a240:	ldr	x1, [sp, #64]
  42a244:	cmp	x1, x0
  42a248:	b.hi	42a274 <ferror@plt+0x269e4>  // b.pmore
  42a24c:	ldr	x1, [sp, #72]
  42a250:	ldr	x0, [sp, #64]
  42a254:	cmp	x1, x0
  42a258:	b.cs	42a270 <ferror@plt+0x269e0>  // b.hs, b.nlast
  42a25c:	ldr	x1, [sp, #64]
  42a260:	ldr	x0, [sp, #72]
  42a264:	sub	x0, x1, x0
  42a268:	str	w0, [sp, #204]
  42a26c:	b	42a274 <ferror@plt+0x269e4>
  42a270:	str	wzr, [sp, #204]
  42a274:	ldr	w0, [sp, #204]
  42a278:	cmp	w0, #0x0
  42a27c:	b.eq	42a28c <ferror@plt+0x269fc>  // b.none
  42a280:	ldr	w0, [sp, #204]
  42a284:	cmp	w0, #0x8
  42a288:	b.ls	42a298 <ferror@plt+0x26a08>  // b.plast
  42a28c:	ldr	x0, [sp, #168]
  42a290:	strb	wzr, [x0, #94]
  42a294:	b	42a2c0 <ferror@plt+0x26a30>
  42a298:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42a29c:	add	x0, x0, #0x2f8
  42a2a0:	ldr	x2, [x0]
  42a2a4:	ldr	w0, [sp, #204]
  42a2a8:	mov	w1, w0
  42a2ac:	ldr	x0, [sp, #72]
  42a2b0:	blr	x2
  42a2b4:	and	w1, w0, #0xff
  42a2b8:	ldr	x0, [sp, #168]
  42a2bc:	strb	w1, [x0, #94]
  42a2c0:	ldr	x0, [sp, #72]
  42a2c4:	add	x0, x0, #0x1
  42a2c8:	str	x0, [sp, #72]
  42a2cc:	ldr	x0, [sp, #168]
  42a2d0:	ldrb	w0, [x0, #94]
  42a2d4:	cmp	w0, #0x0
  42a2d8:	b.eq	42a2ec <ferror@plt+0x26a5c>  // b.none
  42a2dc:	ldr	x0, [sp, #168]
  42a2e0:	ldrb	w0, [x0, #94]
  42a2e4:	cmp	w0, #0x8
  42a2e8:	b.ls	42a314 <ferror@plt+0x26a84>  // b.plast
  42a2ec:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42a2f0:	add	x0, x0, #0x800
  42a2f4:	bl	403840 <gettext@plt>
  42a2f8:	mov	x2, x0
  42a2fc:	ldr	x0, [sp, #168]
  42a300:	ldrb	w0, [x0, #94]
  42a304:	mov	w1, w0
  42a308:	mov	x0, x2
  42a30c:	bl	44dcd0 <warn@@Base>
  42a310:	b	42a918 <ferror@plt+0x27088>
  42a314:	mov	w0, #0x1                   	// #1
  42a318:	str	w0, [sp, #200]
  42a31c:	ldr	w0, [sp, #200]
  42a320:	cmp	w0, #0x1
  42a324:	b.ls	42a358 <ferror@plt+0x26ac8>  // b.plast
  42a328:	ldr	w0, [sp, #200]
  42a32c:	mov	x2, x0
  42a330:	adrp	x0, 455000 <warn@@Base+0x7330>
  42a334:	add	x1, x0, #0xec0
  42a338:	adrp	x0, 455000 <warn@@Base+0x7330>
  42a33c:	add	x0, x0, #0xf10
  42a340:	bl	402f90 <ngettext@plt>
  42a344:	mov	w2, #0x1                   	// #1
  42a348:	ldr	w1, [sp, #200]
  42a34c:	bl	44dbd0 <error@@Base>
  42a350:	mov	w0, #0x1                   	// #1
  42a354:	str	w0, [sp, #200]
  42a358:	ldr	w0, [sp, #200]
  42a35c:	ldr	x1, [sp, #72]
  42a360:	add	x0, x1, x0
  42a364:	ldr	x1, [sp, #64]
  42a368:	cmp	x1, x0
  42a36c:	b.hi	42a398 <ferror@plt+0x26b08>  // b.pmore
  42a370:	ldr	x1, [sp, #72]
  42a374:	ldr	x0, [sp, #64]
  42a378:	cmp	x1, x0
  42a37c:	b.cs	42a394 <ferror@plt+0x26b04>  // b.hs, b.nlast
  42a380:	ldr	x1, [sp, #64]
  42a384:	ldr	x0, [sp, #72]
  42a388:	sub	x0, x1, x0
  42a38c:	str	w0, [sp, #200]
  42a390:	b	42a398 <ferror@plt+0x26b08>
  42a394:	str	wzr, [sp, #200]
  42a398:	ldr	w0, [sp, #200]
  42a39c:	cmp	w0, #0x0
  42a3a0:	b.eq	42a3b0 <ferror@plt+0x26b20>  // b.none
  42a3a4:	ldr	w0, [sp, #200]
  42a3a8:	cmp	w0, #0x8
  42a3ac:	b.ls	42a3bc <ferror@plt+0x26b2c>  // b.plast
  42a3b0:	ldr	x0, [sp, #168]
  42a3b4:	strb	wzr, [x0, #95]
  42a3b8:	b	42a3e4 <ferror@plt+0x26b54>
  42a3bc:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42a3c0:	add	x0, x0, #0x2f8
  42a3c4:	ldr	x2, [x0]
  42a3c8:	ldr	w0, [sp, #200]
  42a3cc:	mov	w1, w0
  42a3d0:	ldr	x0, [sp, #72]
  42a3d4:	blr	x2
  42a3d8:	and	w1, w0, #0xff
  42a3dc:	ldr	x0, [sp, #168]
  42a3e0:	strb	w1, [x0, #95]
  42a3e4:	ldr	x0, [sp, #72]
  42a3e8:	add	x0, x0, #0x1
  42a3ec:	str	x0, [sp, #72]
  42a3f0:	ldr	x0, [sp, #168]
  42a3f4:	ldrb	w0, [x0, #95]
  42a3f8:	cmp	w0, #0x8
  42a3fc:	b.hi	42a420 <ferror@plt+0x26b90>  // b.pmore
  42a400:	ldr	x0, [sp, #168]
  42a404:	ldrb	w0, [x0, #95]
  42a408:	mov	w1, w0
  42a40c:	ldr	x0, [sp, #168]
  42a410:	ldrb	w0, [x0, #94]
  42a414:	add	w0, w1, w0
  42a418:	cmp	w0, #0x8
  42a41c:	b.le	42a448 <ferror@plt+0x26bb8>
  42a420:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42a424:	add	x0, x0, #0x828
  42a428:	bl	403840 <gettext@plt>
  42a42c:	mov	x2, x0
  42a430:	ldr	x0, [sp, #168]
  42a434:	ldrb	w0, [x0, #95]
  42a438:	mov	w1, w0
  42a43c:	mov	x0, x2
  42a440:	bl	44dcd0 <warn@@Base>
  42a444:	b	42a918 <ferror@plt+0x27088>
  42a448:	ldr	x0, [sp, #168]
  42a44c:	ldrb	w0, [x0, #94]
  42a450:	mov	w1, w0
  42a454:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42a458:	add	x0, x0, #0x2bc
  42a45c:	str	w1, [x0]
  42a460:	b	42a484 <ferror@plt+0x26bf4>
  42a464:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42a468:	add	x0, x0, #0x2bc
  42a46c:	ldr	w0, [x0]
  42a470:	and	w1, w0, #0xff
  42a474:	ldr	x0, [sp, #168]
  42a478:	strb	w1, [x0, #94]
  42a47c:	ldr	x0, [sp, #168]
  42a480:	strb	wzr, [x0, #95]
  42a484:	add	x1, sp, #0x70
  42a488:	add	x0, sp, #0x74
  42a48c:	mov	x4, x1
  42a490:	mov	x3, x0
  42a494:	mov	w2, #0x0                   	// #0
  42a498:	ldr	x1, [sp, #64]
  42a49c:	ldr	x0, [sp, #72]
  42a4a0:	bl	40f70c <ferror@plt+0xbe7c>
  42a4a4:	str	x0, [sp, #152]
  42a4a8:	ldr	w0, [sp, #116]
  42a4ac:	mov	w0, w0
  42a4b0:	ldr	x1, [sp, #72]
  42a4b4:	add	x0, x1, x0
  42a4b8:	str	x0, [sp, #72]
  42a4bc:	ldr	x0, [sp, #152]
  42a4c0:	mov	w1, w0
  42a4c4:	ldr	x0, [sp, #168]
  42a4c8:	str	w1, [x0, #48]
  42a4cc:	ldr	x0, [sp, #168]
  42a4d0:	ldr	w0, [x0, #48]
  42a4d4:	mov	w0, w0
  42a4d8:	ldr	x1, [sp, #152]
  42a4dc:	cmp	x1, x0
  42a4e0:	b.eq	42a4f0 <ferror@plt+0x26c60>  // b.none
  42a4e4:	ldr	w0, [sp, #112]
  42a4e8:	orr	w0, w0, #0x2
  42a4ec:	str	w0, [sp, #112]
  42a4f0:	ldr	w0, [sp, #112]
  42a4f4:	bl	40f21c <ferror@plt+0xb98c>
  42a4f8:	add	x1, sp, #0x68
  42a4fc:	add	x0, sp, #0x6c
  42a500:	mov	x4, x1
  42a504:	mov	x3, x0
  42a508:	mov	w2, #0x1                   	// #1
  42a50c:	ldr	x1, [sp, #64]
  42a510:	ldr	x0, [sp, #72]
  42a514:	bl	40f70c <ferror@plt+0xbe7c>
  42a518:	str	x0, [sp, #144]
  42a51c:	ldr	w0, [sp, #108]
  42a520:	mov	w0, w0
  42a524:	ldr	x1, [sp, #72]
  42a528:	add	x0, x1, x0
  42a52c:	str	x0, [sp, #72]
  42a530:	ldr	x0, [sp, #144]
  42a534:	mov	w1, w0
  42a538:	ldr	x0, [sp, #168]
  42a53c:	str	w1, [x0, #52]
  42a540:	ldr	x0, [sp, #168]
  42a544:	ldr	w0, [x0, #52]
  42a548:	sxtw	x0, w0
  42a54c:	ldr	x1, [sp, #144]
  42a550:	cmp	x1, x0
  42a554:	b.eq	42a564 <ferror@plt+0x26cd4>  // b.none
  42a558:	ldr	w0, [sp, #104]
  42a55c:	orr	w0, w0, #0x2
  42a560:	str	w0, [sp, #104]
  42a564:	ldr	w0, [sp, #104]
  42a568:	bl	40f21c <ferror@plt+0xb98c>
  42a56c:	ldr	w0, [sp, #164]
  42a570:	cmp	w0, #0x1
  42a574:	b.ne	42a658 <ferror@plt+0x26dc8>  // b.any
  42a578:	mov	w0, #0x1                   	// #1
  42a57c:	str	w0, [sp, #196]
  42a580:	ldr	w0, [sp, #196]
  42a584:	cmp	w0, #0x4
  42a588:	b.ls	42a5bc <ferror@plt+0x26d2c>  // b.plast
  42a58c:	ldr	w0, [sp, #196]
  42a590:	mov	x2, x0
  42a594:	adrp	x0, 455000 <warn@@Base+0x7330>
  42a598:	add	x1, x0, #0xec0
  42a59c:	adrp	x0, 455000 <warn@@Base+0x7330>
  42a5a0:	add	x0, x0, #0xf10
  42a5a4:	bl	402f90 <ngettext@plt>
  42a5a8:	mov	w2, #0x4                   	// #4
  42a5ac:	ldr	w1, [sp, #196]
  42a5b0:	bl	44dbd0 <error@@Base>
  42a5b4:	mov	w0, #0x4                   	// #4
  42a5b8:	str	w0, [sp, #196]
  42a5bc:	ldr	w0, [sp, #196]
  42a5c0:	ldr	x1, [sp, #72]
  42a5c4:	add	x0, x1, x0
  42a5c8:	ldr	x1, [sp, #64]
  42a5cc:	cmp	x1, x0
  42a5d0:	b.hi	42a5fc <ferror@plt+0x26d6c>  // b.pmore
  42a5d4:	ldr	x1, [sp, #72]
  42a5d8:	ldr	x0, [sp, #64]
  42a5dc:	cmp	x1, x0
  42a5e0:	b.cs	42a5f8 <ferror@plt+0x26d68>  // b.hs, b.nlast
  42a5e4:	ldr	x1, [sp, #64]
  42a5e8:	ldr	x0, [sp, #72]
  42a5ec:	sub	x0, x1, x0
  42a5f0:	str	w0, [sp, #196]
  42a5f4:	b	42a5fc <ferror@plt+0x26d6c>
  42a5f8:	str	wzr, [sp, #196]
  42a5fc:	ldr	w0, [sp, #196]
  42a600:	cmp	w0, #0x0
  42a604:	b.eq	42a614 <ferror@plt+0x26d84>  // b.none
  42a608:	ldr	w0, [sp, #196]
  42a60c:	cmp	w0, #0x8
  42a610:	b.ls	42a620 <ferror@plt+0x26d90>  // b.plast
  42a614:	ldr	x0, [sp, #168]
  42a618:	str	wzr, [x0, #88]
  42a61c:	b	42a648 <ferror@plt+0x26db8>
  42a620:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42a624:	add	x0, x0, #0x2f8
  42a628:	ldr	x2, [x0]
  42a62c:	ldr	w0, [sp, #196]
  42a630:	mov	w1, w0
  42a634:	ldr	x0, [sp, #72]
  42a638:	blr	x2
  42a63c:	mov	w1, w0
  42a640:	ldr	x0, [sp, #168]
  42a644:	str	w1, [x0, #88]
  42a648:	ldr	x0, [sp, #72]
  42a64c:	add	x0, x0, #0x1
  42a650:	str	x0, [sp, #72]
  42a654:	b	42a6cc <ferror@plt+0x26e3c>
  42a658:	add	x1, sp, #0x60
  42a65c:	add	x0, sp, #0x64
  42a660:	mov	x4, x1
  42a664:	mov	x3, x0
  42a668:	mov	w2, #0x0                   	// #0
  42a66c:	ldr	x1, [sp, #64]
  42a670:	ldr	x0, [sp, #72]
  42a674:	bl	40f70c <ferror@plt+0xbe7c>
  42a678:	str	x0, [sp, #136]
  42a67c:	ldr	w0, [sp, #100]
  42a680:	mov	w0, w0
  42a684:	ldr	x1, [sp, #72]
  42a688:	add	x0, x1, x0
  42a68c:	str	x0, [sp, #72]
  42a690:	ldr	x0, [sp, #136]
  42a694:	mov	w1, w0
  42a698:	ldr	x0, [sp, #168]
  42a69c:	str	w1, [x0, #88]
  42a6a0:	ldr	x0, [sp, #168]
  42a6a4:	ldr	w0, [x0, #88]
  42a6a8:	mov	w0, w0
  42a6ac:	ldr	x1, [sp, #136]
  42a6b0:	cmp	x1, x0
  42a6b4:	b.eq	42a6c4 <ferror@plt+0x26e34>  // b.none
  42a6b8:	ldr	w0, [sp, #96]
  42a6bc:	orr	w0, w0, #0x2
  42a6c0:	str	w0, [sp, #96]
  42a6c4:	ldr	w0, [sp, #96]
  42a6c8:	bl	40f21c <ferror@plt+0xb98c>
  42a6cc:	ldr	x0, [sp, #168]
  42a6d0:	ldr	x0, [x0, #40]
  42a6d4:	ldrb	w0, [x0]
  42a6d8:	cmp	w0, #0x7a
  42a6dc:	b.ne	42a7bc <ferror@plt+0x26f2c>  // b.any
  42a6e0:	add	x1, sp, #0x58
  42a6e4:	add	x0, sp, #0x5c
  42a6e8:	mov	x4, x1
  42a6ec:	mov	x3, x0
  42a6f0:	mov	w2, #0x0                   	// #0
  42a6f4:	ldr	x1, [sp, #64]
  42a6f8:	ldr	x0, [sp, #72]
  42a6fc:	bl	40f70c <ferror@plt+0xbe7c>
  42a700:	str	x0, [sp, #128]
  42a704:	ldr	w0, [sp, #92]
  42a708:	mov	w0, w0
  42a70c:	ldr	x1, [sp, #72]
  42a710:	add	x0, x1, x0
  42a714:	str	x0, [sp, #72]
  42a718:	ldr	x0, [sp, #128]
  42a71c:	str	x0, [sp, #208]
  42a720:	ldr	x1, [sp, #208]
  42a724:	ldr	x0, [sp, #128]
  42a728:	cmp	x1, x0
  42a72c:	b.eq	42a73c <ferror@plt+0x26eac>  // b.none
  42a730:	ldr	w0, [sp, #88]
  42a734:	orr	w0, w0, #0x2
  42a738:	str	w0, [sp, #88]
  42a73c:	ldr	w0, [sp, #88]
  42a740:	bl	40f21c <ferror@plt+0xb98c>
  42a744:	ldr	x0, [sp, #72]
  42a748:	str	x0, [sp, #216]
  42a74c:	ldr	x1, [sp, #64]
  42a750:	ldr	x0, [sp, #72]
  42a754:	sub	x0, x1, x0
  42a758:	mov	x1, x0
  42a75c:	ldr	x0, [sp, #208]
  42a760:	cmp	x0, x1
  42a764:	b.ls	42a7ac <ferror@plt+0x26f1c>  // b.plast
  42a768:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42a76c:	add	x0, x0, #0x850
  42a770:	bl	403840 <gettext@plt>
  42a774:	mov	x19, x0
  42a778:	ldr	x1, [sp, #208]
  42a77c:	adrp	x0, 455000 <warn@@Base+0x7330>
  42a780:	add	x0, x0, #0xf70
  42a784:	bl	40f570 <ferror@plt+0xbce0>
  42a788:	mov	x3, x0
  42a78c:	ldr	x1, [sp, #64]
  42a790:	ldr	x0, [sp, #72]
  42a794:	sub	x0, x1, x0
  42a798:	mov	x2, x0
  42a79c:	mov	x1, x3
  42a7a0:	mov	x0, x19
  42a7a4:	bl	44dcd0 <warn@@Base>
  42a7a8:	b	42a918 <ferror@plt+0x27088>
  42a7ac:	ldr	x1, [sp, #72]
  42a7b0:	ldr	x0, [sp, #208]
  42a7b4:	add	x0, x1, x0
  42a7b8:	str	x0, [sp, #72]
  42a7bc:	ldr	x0, [sp, #208]
  42a7c0:	cmp	x0, #0x0
  42a7c4:	b.eq	42a8c8 <ferror@plt+0x27038>  // b.none
  42a7c8:	ldr	x0, [sp, #168]
  42a7cc:	ldr	x0, [x0, #40]
  42a7d0:	add	x0, x0, #0x1
  42a7d4:	str	x0, [sp, #184]
  42a7d8:	ldr	x0, [sp, #216]
  42a7dc:	str	x0, [sp, #176]
  42a7e0:	ldr	x1, [sp, #176]
  42a7e4:	ldr	x0, [sp, #208]
  42a7e8:	add	x0, x1, x0
  42a7ec:	str	x0, [sp, #120]
  42a7f0:	b	42a8a0 <ferror@plt+0x27010>
  42a7f4:	ldr	x0, [sp, #184]
  42a7f8:	ldrb	w0, [x0]
  42a7fc:	cmp	w0, #0x4c
  42a800:	b.ne	42a814 <ferror@plt+0x26f84>  // b.any
  42a804:	ldr	x0, [sp, #176]
  42a808:	add	x0, x0, #0x1
  42a80c:	str	x0, [sp, #176]
  42a810:	b	42a894 <ferror@plt+0x27004>
  42a814:	ldr	x0, [sp, #184]
  42a818:	ldrb	w0, [x0]
  42a81c:	cmp	w0, #0x50
  42a820:	b.ne	42a848 <ferror@plt+0x26fb8>  // b.any
  42a824:	ldr	x0, [sp, #176]
  42a828:	ldrb	w0, [x0]
  42a82c:	bl	40f278 <ferror@plt+0xb9e8>
  42a830:	add	w0, w0, #0x1
  42a834:	mov	w0, w0
  42a838:	ldr	x1, [sp, #176]
  42a83c:	add	x0, x1, x0
  42a840:	str	x0, [sp, #176]
  42a844:	b	42a894 <ferror@plt+0x27004>
  42a848:	ldr	x0, [sp, #184]
  42a84c:	ldrb	w0, [x0]
  42a850:	cmp	w0, #0x52
  42a854:	b.ne	42a874 <ferror@plt+0x26fe4>  // b.any
  42a858:	ldr	x0, [sp, #176]
  42a85c:	add	x1, x0, #0x1
  42a860:	str	x1, [sp, #176]
  42a864:	ldrb	w1, [x0]
  42a868:	ldr	x0, [sp, #168]
  42a86c:	strb	w1, [x0, #92]
  42a870:	b	42a894 <ferror@plt+0x27004>
  42a874:	ldr	x0, [sp, #184]
  42a878:	ldrb	w0, [x0]
  42a87c:	cmp	w0, #0x53
  42a880:	b.eq	42a894 <ferror@plt+0x27004>  // b.none
  42a884:	ldr	x0, [sp, #184]
  42a888:	ldrb	w0, [x0]
  42a88c:	cmp	w0, #0x42
  42a890:	b.ne	42a8c4 <ferror@plt+0x27034>  // b.any
  42a894:	ldr	x0, [sp, #184]
  42a898:	add	x0, x0, #0x1
  42a89c:	str	x0, [sp, #184]
  42a8a0:	ldr	x1, [sp, #184]
  42a8a4:	ldr	x0, [sp, #64]
  42a8a8:	cmp	x1, x0
  42a8ac:	b.cs	42a8c8 <ferror@plt+0x27038>  // b.hs, b.nlast
  42a8b0:	ldr	x1, [sp, #176]
  42a8b4:	ldr	x0, [sp, #120]
  42a8b8:	cmp	x1, x0
  42a8bc:	b.cc	42a7f4 <ferror@plt+0x26f64>  // b.lo, b.ul, b.last
  42a8c0:	b	42a8c8 <ferror@plt+0x27038>
  42a8c4:	nop
  42a8c8:	ldr	x0, [sp, #56]
  42a8cc:	ldr	x1, [sp, #168]
  42a8d0:	str	x1, [x0]
  42a8d4:	ldr	x0, [sp, #48]
  42a8d8:	cmp	x0, #0x0
  42a8dc:	b.eq	42a8ec <ferror@plt+0x2705c>  // b.none
  42a8e0:	ldr	x0, [sp, #48]
  42a8e4:	ldr	w1, [sp, #164]
  42a8e8:	str	w1, [x0]
  42a8ec:	ldr	x0, [sp, #40]
  42a8f0:	cmp	x0, #0x0
  42a8f4:	b.eq	42a910 <ferror@plt+0x27080>  // b.none
  42a8f8:	ldr	x0, [sp, #40]
  42a8fc:	ldr	x1, [sp, #208]
  42a900:	str	x1, [x0]
  42a904:	ldr	x0, [sp, #32]
  42a908:	ldr	x1, [sp, #216]
  42a90c:	str	x1, [x0]
  42a910:	ldr	x0, [sp, #72]
  42a914:	b	42a93c <ferror@plt+0x270ac>
  42a918:	ldr	x0, [sp, #168]
  42a91c:	ldr	x0, [x0, #32]
  42a920:	bl	403510 <free@plt>
  42a924:	ldr	x0, [sp, #168]
  42a928:	ldr	x0, [x0, #24]
  42a92c:	bl	403510 <free@plt>
  42a930:	ldr	x0, [sp, #168]
  42a934:	bl	403510 <free@plt>
  42a938:	ldr	x0, [sp, #64]
  42a93c:	ldr	x19, [sp, #16]
  42a940:	ldp	x29, x30, [sp], #224
  42a944:	ret
  42a948:	stp	x29, x30, [sp, #-48]!
  42a94c:	mov	x29, sp
  42a950:	str	x0, [sp, #40]
  42a954:	str	x1, [sp, #32]
  42a958:	str	x2, [sp, #24]
  42a95c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42a960:	add	x0, x0, #0x2b8
  42a964:	ldr	w0, [x0]
  42a968:	cmp	w0, #0x0
  42a96c:	b.ne	42a998 <ferror@plt+0x27108>  // b.any
  42a970:	mov	x1, #0x50                  	// #80
  42a974:	ldr	x0, [sp, #40]
  42a978:	sub	x1, x1, x0
  42a97c:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  42a980:	movk	x0, #0xaaab
  42a984:	umulh	x0, x1, x0
  42a988:	lsr	x0, x0, #1
  42a98c:	ldr	x1, [sp, #24]
  42a990:	cmp	x1, x0
  42a994:	b.cs	42a9e0 <ferror@plt+0x27150>  // b.hs, b.nlast
  42a998:	str	xzr, [sp, #40]
  42a99c:	b	42a9cc <ferror@plt+0x2713c>
  42a9a0:	ldr	x1, [sp, #32]
  42a9a4:	ldr	x0, [sp, #40]
  42a9a8:	add	x0, x1, x0
  42a9ac:	ldrb	w0, [x0]
  42a9b0:	mov	w1, w0
  42a9b4:	adrp	x0, 456000 <warn@@Base+0x8330>
  42a9b8:	add	x0, x0, #0x250
  42a9bc:	bl	403780 <printf@plt>
  42a9c0:	ldr	x0, [sp, #40]
  42a9c4:	add	x0, x0, #0x1
  42a9c8:	str	x0, [sp, #40]
  42a9cc:	ldr	x1, [sp, #40]
  42a9d0:	ldr	x0, [sp, #24]
  42a9d4:	cmp	x1, x0
  42a9d8:	b.cc	42a9a0 <ferror@plt+0x27110>  // b.lo, b.ul, b.last
  42a9dc:	b	42aa70 <ferror@plt+0x271e0>
  42a9e0:	str	xzr, [sp, #40]
  42a9e4:	b	42aa5c <ferror@plt+0x271cc>
  42a9e8:	ldr	x2, [sp, #40]
  42a9ec:	mov	x0, #0x4ec5                	// #20165
  42a9f0:	movk	x0, #0xc4ec, lsl #16
  42a9f4:	movk	x0, #0xec4e, lsl #32
  42a9f8:	movk	x0, #0x4ec4, lsl #48
  42a9fc:	umulh	x0, x2, x0
  42aa00:	lsr	x1, x0, #3
  42aa04:	mov	x0, x1
  42aa08:	lsl	x0, x0, #1
  42aa0c:	add	x0, x0, x1
  42aa10:	lsl	x0, x0, #2
  42aa14:	add	x0, x0, x1
  42aa18:	lsl	x0, x0, #1
  42aa1c:	sub	x1, x2, x0
  42aa20:	cmp	x1, #0x0
  42aa24:	b.ne	42aa30 <ferror@plt+0x271a0>  // b.any
  42aa28:	mov	w0, #0xa                   	// #10
  42aa2c:	bl	4037e0 <putchar@plt>
  42aa30:	ldr	x1, [sp, #32]
  42aa34:	ldr	x0, [sp, #40]
  42aa38:	add	x0, x1, x0
  42aa3c:	ldrb	w0, [x0]
  42aa40:	mov	w1, w0
  42aa44:	adrp	x0, 456000 <warn@@Base+0x8330>
  42aa48:	add	x0, x0, #0x250
  42aa4c:	bl	403780 <printf@plt>
  42aa50:	ldr	x0, [sp, #40]
  42aa54:	add	x0, x0, #0x1
  42aa58:	str	x0, [sp, #40]
  42aa5c:	ldr	x1, [sp, #40]
  42aa60:	ldr	x0, [sp, #24]
  42aa64:	cmp	x1, x0
  42aa68:	b.cc	42a9e8 <ferror@plt+0x27158>  // b.lo, b.ul, b.last
  42aa6c:	nop
  42aa70:	nop
  42aa74:	ldp	x29, x30, [sp], #48
  42aa78:	ret
  42aa7c:	stp	x29, x30, [sp, #-48]!
  42aa80:	mov	x29, sp
  42aa84:	str	x0, [sp, #24]
  42aa88:	str	x1, [sp, #16]
  42aa8c:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42aa90:	add	x0, x0, #0x890
  42aa94:	bl	403840 <gettext@plt>
  42aa98:	bl	403780 <printf@plt>
  42aa9c:	sxtw	x0, w0
  42aaa0:	str	x0, [sp, #40]
  42aaa4:	ldr	x2, [sp, #16]
  42aaa8:	ldr	x1, [sp, #24]
  42aaac:	ldr	x0, [sp, #40]
  42aab0:	bl	42a948 <ferror@plt+0x270b8>
  42aab4:	nop
  42aab8:	ldp	x29, x30, [sp], #48
  42aabc:	ret
  42aac0:	sub	sp, sp, #0x480
  42aac4:	stp	x29, x30, [sp]
  42aac8:	mov	x29, sp
  42aacc:	stp	x19, x20, [sp, #16]
  42aad0:	str	x0, [sp, #40]
  42aad4:	str	x1, [sp, #32]
  42aad8:	ldr	x0, [sp, #40]
  42aadc:	ldr	x0, [x0, #32]
  42aae0:	str	x0, [sp, #472]
  42aae4:	ldr	x1, [sp, #472]
  42aae8:	ldr	x0, [sp, #40]
  42aaec:	ldr	x0, [x0, #48]
  42aaf0:	add	x0, x1, x0
  42aaf4:	str	x0, [sp, #952]
  42aaf8:	ldr	x0, [sp, #472]
  42aafc:	str	x0, [sp, #944]
  42ab00:	str	xzr, [sp, #1144]
  42ab04:	str	xzr, [sp, #1136]
  42ab08:	str	xzr, [sp, #1128]
  42ab0c:	ldr	x0, [sp, #40]
  42ab10:	ldr	x2, [x0, #16]
  42ab14:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42ab18:	add	x1, x0, #0x8b0
  42ab1c:	mov	x0, x2
  42ab20:	bl	4034b0 <strcmp@plt>
  42ab24:	cmp	w0, #0x0
  42ab28:	cset	w0, eq  // eq = none
  42ab2c:	and	w0, w0, #0xff
  42ab30:	str	w0, [sp, #940]
  42ab34:	str	wzr, [sp, #468]
  42ab38:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42ab3c:	add	x0, x0, #0x8c0
  42ab40:	bl	403840 <gettext@plt>
  42ab44:	str	x0, [sp, #928]
  42ab48:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42ab4c:	add	x0, x0, #0x2bc
  42ab50:	ldr	w0, [x0]
  42ab54:	str	w0, [sp, #924]
  42ab58:	mov	w1, #0x0                   	// #0
  42ab5c:	ldr	x0, [sp, #40]
  42ab60:	bl	4181a4 <ferror@plt+0x14914>
  42ab64:	b	42ed64 <ferror@plt+0x2b4d4>
  42ab68:	mov	w0, #0x1                   	// #1
  42ab6c:	str	w0, [sp, #452]
  42ab70:	str	xzr, [sp, #440]
  42ab74:	str	xzr, [sp, #432]
  42ab78:	ldr	w0, [sp, #924]
  42ab7c:	str	w0, [sp, #1092]
  42ab80:	ldr	x0, [sp, #472]
  42ab84:	str	x0, [sp, #912]
  42ab88:	mov	w0, #0x4                   	// #4
  42ab8c:	str	w0, [sp, #1076]
  42ab90:	ldr	w0, [sp, #1076]
  42ab94:	cmp	w0, #0x8
  42ab98:	b.ls	42abcc <ferror@plt+0x2733c>  // b.plast
  42ab9c:	ldr	w0, [sp, #1076]
  42aba0:	mov	x2, x0
  42aba4:	adrp	x0, 455000 <warn@@Base+0x7330>
  42aba8:	add	x1, x0, #0xec0
  42abac:	adrp	x0, 455000 <warn@@Base+0x7330>
  42abb0:	add	x0, x0, #0xf10
  42abb4:	bl	402f90 <ngettext@plt>
  42abb8:	mov	w2, #0x8                   	// #8
  42abbc:	ldr	w1, [sp, #1076]
  42abc0:	bl	44dbd0 <error@@Base>
  42abc4:	mov	w0, #0x8                   	// #8
  42abc8:	str	w0, [sp, #1076]
  42abcc:	ldr	x1, [sp, #472]
  42abd0:	ldr	w0, [sp, #1076]
  42abd4:	add	x0, x1, x0
  42abd8:	ldr	x1, [sp, #952]
  42abdc:	cmp	x1, x0
  42abe0:	b.hi	42ac0c <ferror@plt+0x2737c>  // b.pmore
  42abe4:	ldr	x0, [sp, #472]
  42abe8:	ldr	x1, [sp, #952]
  42abec:	cmp	x1, x0
  42abf0:	b.ls	42ac08 <ferror@plt+0x27378>  // b.plast
  42abf4:	ldr	x0, [sp, #472]
  42abf8:	ldr	x1, [sp, #952]
  42abfc:	sub	x0, x1, x0
  42ac00:	str	w0, [sp, #1076]
  42ac04:	b	42ac0c <ferror@plt+0x2737c>
  42ac08:	str	wzr, [sp, #1076]
  42ac0c:	ldr	w0, [sp, #1076]
  42ac10:	cmp	w0, #0x0
  42ac14:	b.eq	42ac24 <ferror@plt+0x27394>  // b.none
  42ac18:	ldr	w0, [sp, #1076]
  42ac1c:	cmp	w0, #0x8
  42ac20:	b.ls	42ac2c <ferror@plt+0x2739c>  // b.plast
  42ac24:	str	xzr, [sp, #1112]
  42ac28:	b	42ac48 <ferror@plt+0x273b8>
  42ac2c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42ac30:	add	x0, x0, #0x2f8
  42ac34:	ldr	x2, [x0]
  42ac38:	ldr	x0, [sp, #472]
  42ac3c:	ldr	w1, [sp, #1076]
  42ac40:	blr	x2
  42ac44:	str	x0, [sp, #1112]
  42ac48:	ldr	x0, [sp, #472]
  42ac4c:	add	x0, x0, #0x4
  42ac50:	str	x0, [sp, #472]
  42ac54:	ldr	x0, [sp, #1112]
  42ac58:	cmp	x0, #0x0
  42ac5c:	b.ne	42acb0 <ferror@plt+0x27420>  // b.any
  42ac60:	ldr	x1, [sp, #912]
  42ac64:	ldr	x0, [sp, #944]
  42ac68:	sub	x0, x1, x0
  42ac6c:	mov	x1, x0
  42ac70:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42ac74:	add	x0, x0, #0x8d0
  42ac78:	bl	403780 <printf@plt>
  42ac7c:	b	42ac8c <ferror@plt+0x273fc>
  42ac80:	ldr	x0, [sp, #472]
  42ac84:	add	x0, x0, #0x1
  42ac88:	str	x0, [sp, #472]
  42ac8c:	ldr	x0, [sp, #472]
  42ac90:	ldr	x1, [sp, #952]
  42ac94:	cmp	x1, x0
  42ac98:	b.ls	42ed64 <ferror@plt+0x2b4d4>  // b.plast
  42ac9c:	ldr	x0, [sp, #472]
  42aca0:	ldrb	w0, [x0]
  42aca4:	cmp	w0, #0x0
  42aca8:	b.eq	42ac80 <ferror@plt+0x273f0>  // b.none
  42acac:	b	42ed64 <ferror@plt+0x2b4d4>
  42acb0:	ldr	x1, [sp, #1112]
  42acb4:	mov	x0, #0xffffffff            	// #4294967295
  42acb8:	cmp	x1, x0
  42acbc:	b.ne	42ada0 <ferror@plt+0x27510>  // b.any
  42acc0:	mov	w0, #0x8                   	// #8
  42acc4:	str	w0, [sp, #1072]
  42acc8:	ldr	w0, [sp, #1072]
  42accc:	cmp	w0, #0x8
  42acd0:	b.ls	42ad04 <ferror@plt+0x27474>  // b.plast
  42acd4:	ldr	w0, [sp, #1072]
  42acd8:	mov	x2, x0
  42acdc:	adrp	x0, 455000 <warn@@Base+0x7330>
  42ace0:	add	x1, x0, #0xec0
  42ace4:	adrp	x0, 455000 <warn@@Base+0x7330>
  42ace8:	add	x0, x0, #0xf10
  42acec:	bl	402f90 <ngettext@plt>
  42acf0:	mov	w2, #0x8                   	// #8
  42acf4:	ldr	w1, [sp, #1072]
  42acf8:	bl	44dbd0 <error@@Base>
  42acfc:	mov	w0, #0x8                   	// #8
  42ad00:	str	w0, [sp, #1072]
  42ad04:	ldr	x1, [sp, #472]
  42ad08:	ldr	w0, [sp, #1072]
  42ad0c:	add	x0, x1, x0
  42ad10:	ldr	x1, [sp, #952]
  42ad14:	cmp	x1, x0
  42ad18:	b.hi	42ad44 <ferror@plt+0x274b4>  // b.pmore
  42ad1c:	ldr	x0, [sp, #472]
  42ad20:	ldr	x1, [sp, #952]
  42ad24:	cmp	x1, x0
  42ad28:	b.ls	42ad40 <ferror@plt+0x274b0>  // b.plast
  42ad2c:	ldr	x0, [sp, #472]
  42ad30:	ldr	x1, [sp, #952]
  42ad34:	sub	x0, x1, x0
  42ad38:	str	w0, [sp, #1072]
  42ad3c:	b	42ad44 <ferror@plt+0x274b4>
  42ad40:	str	wzr, [sp, #1072]
  42ad44:	ldr	w0, [sp, #1072]
  42ad48:	cmp	w0, #0x0
  42ad4c:	b.eq	42ad5c <ferror@plt+0x274cc>  // b.none
  42ad50:	ldr	w0, [sp, #1072]
  42ad54:	cmp	w0, #0x8
  42ad58:	b.ls	42ad64 <ferror@plt+0x274d4>  // b.plast
  42ad5c:	str	xzr, [sp, #1112]
  42ad60:	b	42ad80 <ferror@plt+0x274f0>
  42ad64:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42ad68:	add	x0, x0, #0x2f8
  42ad6c:	ldr	x2, [x0]
  42ad70:	ldr	x0, [sp, #472]
  42ad74:	ldr	w1, [sp, #1072]
  42ad78:	blr	x2
  42ad7c:	str	x0, [sp, #1112]
  42ad80:	ldr	x0, [sp, #472]
  42ad84:	add	x0, x0, #0x8
  42ad88:	str	x0, [sp, #472]
  42ad8c:	mov	w0, #0x8                   	// #8
  42ad90:	str	w0, [sp, #1088]
  42ad94:	mov	w0, #0xc                   	// #12
  42ad98:	str	w0, [sp, #1084]
  42ad9c:	b	42adb0 <ferror@plt+0x27520>
  42ada0:	mov	w0, #0x4                   	// #4
  42ada4:	str	w0, [sp, #1088]
  42ada8:	mov	w0, #0x4                   	// #4
  42adac:	str	w0, [sp, #1084]
  42adb0:	ldr	w1, [sp, #1084]
  42adb4:	ldr	x0, [sp, #1112]
  42adb8:	add	x0, x1, x0
  42adbc:	ldr	x1, [sp, #912]
  42adc0:	add	x0, x1, x0
  42adc4:	str	x0, [sp, #1120]
  42adc8:	ldr	x1, [sp, #1120]
  42adcc:	ldr	x0, [sp, #952]
  42add0:	cmp	x1, x0
  42add4:	b.hi	42ade8 <ferror@plt+0x27558>  // b.pmore
  42add8:	ldr	x0, [sp, #472]
  42addc:	ldr	x1, [sp, #1120]
  42ade0:	cmp	x1, x0
  42ade4:	b.cs	42ae24 <ferror@plt+0x27594>  // b.hs, b.nlast
  42ade8:	ldr	w2, [sp, #1088]
  42adec:	ldr	x1, [sp, #1112]
  42adf0:	mov	x0, #0x0                   	// #0
  42adf4:	bl	40f444 <ferror@plt+0xbbb4>
  42adf8:	mov	x3, x0
  42adfc:	ldr	x1, [sp, #912]
  42ae00:	ldr	x0, [sp, #944]
  42ae04:	sub	x0, x1, x0
  42ae08:	mov	x2, x0
  42ae0c:	mov	x1, x3
  42ae10:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42ae14:	add	x0, x0, #0x8f0
  42ae18:	bl	44dcd0 <warn@@Base>
  42ae1c:	ldr	x0, [sp, #952]
  42ae20:	str	x0, [sp, #1120]
  42ae24:	ldr	w0, [sp, #1088]
  42ae28:	str	w0, [sp, #1068]
  42ae2c:	ldr	w0, [sp, #1068]
  42ae30:	cmp	w0, #0x8
  42ae34:	b.ls	42ae68 <ferror@plt+0x275d8>  // b.plast
  42ae38:	ldr	w0, [sp, #1068]
  42ae3c:	mov	x2, x0
  42ae40:	adrp	x0, 455000 <warn@@Base+0x7330>
  42ae44:	add	x1, x0, #0xec0
  42ae48:	adrp	x0, 455000 <warn@@Base+0x7330>
  42ae4c:	add	x0, x0, #0xf10
  42ae50:	bl	402f90 <ngettext@plt>
  42ae54:	mov	w2, #0x8                   	// #8
  42ae58:	ldr	w1, [sp, #1068]
  42ae5c:	bl	44dbd0 <error@@Base>
  42ae60:	mov	w0, #0x8                   	// #8
  42ae64:	str	w0, [sp, #1068]
  42ae68:	ldr	x1, [sp, #472]
  42ae6c:	ldr	w0, [sp, #1068]
  42ae70:	add	x0, x1, x0
  42ae74:	ldr	x1, [sp, #952]
  42ae78:	cmp	x1, x0
  42ae7c:	b.hi	42aea8 <ferror@plt+0x27618>  // b.pmore
  42ae80:	ldr	x0, [sp, #472]
  42ae84:	ldr	x1, [sp, #952]
  42ae88:	cmp	x1, x0
  42ae8c:	b.ls	42aea4 <ferror@plt+0x27614>  // b.plast
  42ae90:	ldr	x0, [sp, #472]
  42ae94:	ldr	x1, [sp, #952]
  42ae98:	sub	x0, x1, x0
  42ae9c:	str	w0, [sp, #1068]
  42aea0:	b	42aea8 <ferror@plt+0x27618>
  42aea4:	str	wzr, [sp, #1068]
  42aea8:	ldr	w0, [sp, #1068]
  42aeac:	cmp	w0, #0x0
  42aeb0:	b.eq	42aec0 <ferror@plt+0x27630>  // b.none
  42aeb4:	ldr	w0, [sp, #1068]
  42aeb8:	cmp	w0, #0x8
  42aebc:	b.ls	42aec8 <ferror@plt+0x27638>  // b.plast
  42aec0:	str	xzr, [sp, #1104]
  42aec4:	b	42aee4 <ferror@plt+0x27654>
  42aec8:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42aecc:	add	x0, x0, #0x2f8
  42aed0:	ldr	x2, [x0]
  42aed4:	ldr	x0, [sp, #472]
  42aed8:	ldr	w1, [sp, #1068]
  42aedc:	blr	x2
  42aee0:	str	x0, [sp, #1104]
  42aee4:	ldr	x1, [sp, #472]
  42aee8:	ldr	w0, [sp, #1088]
  42aeec:	add	x0, x1, x0
  42aef0:	str	x0, [sp, #472]
  42aef4:	ldr	w0, [sp, #940]
  42aef8:	cmp	w0, #0x0
  42aefc:	b.eq	42af14 <ferror@plt+0x27684>  // b.none
  42af00:	ldr	x0, [sp, #1104]
  42af04:	cmp	x0, #0x0
  42af08:	cset	w0, eq  // eq = none
  42af0c:	and	w0, w0, #0xff
  42af10:	b	42af5c <ferror@plt+0x276cc>
  42af14:	ldr	w0, [sp, #1088]
  42af18:	cmp	w0, #0x4
  42af1c:	b.ne	42af30 <ferror@plt+0x276a0>  // b.any
  42af20:	ldr	x1, [sp, #1104]
  42af24:	mov	x0, #0xffffffff            	// #4294967295
  42af28:	cmp	x1, x0
  42af2c:	b.eq	42af48 <ferror@plt+0x276b8>  // b.none
  42af30:	ldr	w0, [sp, #1088]
  42af34:	cmp	w0, #0x8
  42af38:	b.ne	42af50 <ferror@plt+0x276c0>  // b.any
  42af3c:	ldr	x0, [sp, #1104]
  42af40:	cmn	x0, #0x1
  42af44:	b.ne	42af50 <ferror@plt+0x276c0>  // b.any
  42af48:	mov	w0, #0x1                   	// #1
  42af4c:	b	42af54 <ferror@plt+0x276c4>
  42af50:	mov	w0, #0x0                   	// #0
  42af54:	and	w0, w0, #0x1
  42af58:	and	w0, w0, #0xff
  42af5c:	cmp	w0, #0x0
  42af60:	b.eq	42b1a0 <ferror@plt+0x27910>  // b.none
  42af64:	ldr	x0, [sp, #472]
  42af68:	add	x4, sp, #0x1b8
  42af6c:	add	x3, sp, #0x1b0
  42af70:	add	x2, sp, #0x1ac
  42af74:	add	x1, sp, #0x1c8
  42af78:	mov	x5, x4
  42af7c:	mov	x4, x3
  42af80:	mov	x3, x2
  42af84:	mov	x2, x1
  42af88:	ldr	x1, [sp, #952]
  42af8c:	bl	42a0a0 <ferror@plt+0x26810>
  42af90:	str	x0, [sp, #472]
  42af94:	ldr	x0, [sp, #456]
  42af98:	cmp	x0, #0x0
  42af9c:	b.eq	42ed78 <ferror@plt+0x2b4e8>  // b.none
  42afa0:	ldr	x0, [sp, #456]
  42afa4:	str	x0, [sp, #1096]
  42afa8:	ldr	x0, [sp, #1096]
  42afac:	ldr	x1, [sp, #1144]
  42afb0:	str	x1, [x0]
  42afb4:	ldr	x0, [sp, #1096]
  42afb8:	str	x0, [sp, #1144]
  42afbc:	ldr	x0, [sp, #1096]
  42afc0:	ldr	x1, [sp, #912]
  42afc4:	str	x1, [x0, #8]
  42afc8:	ldr	w0, [sp, #468]
  42afcc:	cmp	w0, #0x0
  42afd0:	b.eq	42afe0 <ferror@plt+0x27750>  // b.none
  42afd4:	ldr	w0, [sp, #468]
  42afd8:	sub	w0, w0, #0x1
  42afdc:	b	42afe4 <ferror@plt+0x27754>
  42afe0:	mov	w0, #0x0                   	// #0
  42afe4:	str	w0, [sp, #1064]
  42afe8:	ldr	x0, [sp, #1096]
  42afec:	ldr	w0, [x0, #88]
  42aff0:	ldr	w1, [sp, #1064]
  42aff4:	cmp	w1, w0
  42aff8:	b.cs	42b008 <ferror@plt+0x27778>  // b.hs, b.nlast
  42affc:	ldr	x0, [sp, #1096]
  42b000:	ldr	w0, [x0, #88]
  42b004:	str	w0, [sp, #1064]
  42b008:	ldr	w1, [sp, #1064]
  42b00c:	ldr	x0, [sp, #1096]
  42b010:	bl	428390 <ferror@plt+0x24b00>
  42b014:	cmp	w0, #0x0
  42b018:	b.lt	42ed80 <ferror@plt+0x2b4f0>  // b.tstop
  42b01c:	ldr	x0, [sp, #1096]
  42b020:	ldrb	w0, [x0, #92]
  42b024:	cmp	w0, #0x0
  42b028:	b.eq	42b03c <ferror@plt+0x277ac>  // b.none
  42b02c:	ldr	x0, [sp, #1096]
  42b030:	ldrb	w0, [x0, #92]
  42b034:	bl	40f278 <ferror@plt+0xb9e8>
  42b038:	str	w0, [sp, #1092]
  42b03c:	ldr	x1, [sp, #912]
  42b040:	ldr	x0, [sp, #944]
  42b044:	sub	x0, x1, x0
  42b048:	mov	x1, x0
  42b04c:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42b050:	add	x0, x0, #0x918
  42b054:	bl	403780 <printf@plt>
  42b058:	ldr	x0, [sp, #1096]
  42b05c:	ldrb	w0, [x0, #94]
  42b060:	mov	w1, w0
  42b064:	ldr	x0, [sp, #1112]
  42b068:	bl	40f598 <ferror@plt+0xbd08>
  42b06c:	ldr	w1, [sp, #1088]
  42b070:	ldr	x0, [sp, #1104]
  42b074:	bl	40f598 <ferror@plt+0xbd08>
  42b078:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42b07c:	add	x0, x0, #0x2d8
  42b080:	ldr	w0, [x0]
  42b084:	cmp	w0, #0x0
  42b088:	b.eq	42b0c0 <ferror@plt+0x27830>  // b.none
  42b08c:	ldr	x0, [sp, #1096]
  42b090:	ldr	x1, [x0, #40]
  42b094:	ldr	x0, [sp, #1096]
  42b098:	ldr	w2, [x0, #48]
  42b09c:	ldr	x0, [sp, #1096]
  42b0a0:	ldr	w3, [x0, #52]
  42b0a4:	ldr	x0, [sp, #1096]
  42b0a8:	ldr	w0, [x0, #88]
  42b0ac:	mov	w4, w0
  42b0b0:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42b0b4:	add	x0, x0, #0x920
  42b0b8:	bl	403780 <printf@plt>
  42b0bc:	b	42bdc0 <ferror@plt+0x28530>
  42b0c0:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42b0c4:	add	x0, x0, #0x940
  42b0c8:	bl	403450 <puts@plt>
  42b0cc:	ldr	w0, [sp, #428]
  42b0d0:	mov	w1, w0
  42b0d4:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42b0d8:	add	x0, x0, #0x948
  42b0dc:	bl	403780 <printf@plt>
  42b0e0:	ldr	x0, [sp, #1096]
  42b0e4:	ldr	x0, [x0, #40]
  42b0e8:	mov	x1, x0
  42b0ec:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42b0f0:	add	x0, x0, #0x968
  42b0f4:	bl	403780 <printf@plt>
  42b0f8:	ldr	w0, [sp, #428]
  42b0fc:	cmp	w0, #0x3
  42b100:	b.le	42b134 <ferror@plt+0x278a4>
  42b104:	ldr	x0, [sp, #1096]
  42b108:	ldrb	w0, [x0, #94]
  42b10c:	mov	w1, w0
  42b110:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42b114:	add	x0, x0, #0x988
  42b118:	bl	403780 <printf@plt>
  42b11c:	ldr	x0, [sp, #1096]
  42b120:	ldrb	w0, [x0, #95]
  42b124:	mov	w1, w0
  42b128:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42b12c:	add	x0, x0, #0x9a8
  42b130:	bl	403780 <printf@plt>
  42b134:	ldr	x0, [sp, #1096]
  42b138:	ldr	w0, [x0, #48]
  42b13c:	mov	w1, w0
  42b140:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42b144:	add	x0, x0, #0x9c8
  42b148:	bl	403780 <printf@plt>
  42b14c:	ldr	x0, [sp, #1096]
  42b150:	ldr	w0, [x0, #52]
  42b154:	mov	w1, w0
  42b158:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42b15c:	add	x0, x0, #0x9e8
  42b160:	bl	403780 <printf@plt>
  42b164:	ldr	x0, [sp, #1096]
  42b168:	ldr	w0, [x0, #88]
  42b16c:	mov	w1, w0
  42b170:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42b174:	add	x0, x0, #0xa08
  42b178:	bl	403780 <printf@plt>
  42b17c:	ldr	x0, [sp, #432]
  42b180:	cmp	x0, #0x0
  42b184:	b.eq	42b194 <ferror@plt+0x27904>  // b.none
  42b188:	ldr	x0, [sp, #440]
  42b18c:	ldr	x1, [sp, #432]
  42b190:	bl	42aa7c <ferror@plt+0x271ec>
  42b194:	mov	w0, #0xa                   	// #10
  42b198:	bl	4037e0 <putchar@plt>
  42b19c:	b	42bdc0 <ferror@plt+0x28530>
  42b1a0:	ldr	w0, [sp, #940]
  42b1a4:	cmp	w0, #0x0
  42b1a8:	b.eq	42b1ec <ferror@plt+0x2795c>  // b.none
  42b1ac:	ldr	w0, [sp, #1088]
  42b1b0:	lsl	w0, w0, #3
  42b1b4:	sub	w0, w0, #0x1
  42b1b8:	mov	x1, #0x1                   	// #1
  42b1bc:	lsl	x0, x1, x0
  42b1c0:	str	x0, [sp, #904]
  42b1c4:	ldr	x1, [sp, #472]
  42b1c8:	ldr	x2, [sp, #1104]
  42b1cc:	ldr	x0, [sp, #904]
  42b1d0:	eor	x0, x2, x0
  42b1d4:	ldr	x2, [sp, #904]
  42b1d8:	sub	x0, x2, x0
  42b1dc:	sub	x0, x0, #0x4
  42b1e0:	add	x0, x1, x0
  42b1e4:	str	x0, [sp, #1056]
  42b1e8:	b	42b1fc <ferror@plt+0x2796c>
  42b1ec:	ldr	x1, [sp, #944]
  42b1f0:	ldr	x0, [sp, #1104]
  42b1f4:	add	x0, x1, x0
  42b1f8:	str	x0, [sp, #1056]
  42b1fc:	ldr	x1, [sp, #1056]
  42b200:	ldr	x0, [sp, #912]
  42b204:	cmp	x1, x0
  42b208:	b.hi	42b248 <ferror@plt+0x279b8>  // b.pmore
  42b20c:	ldr	x0, [sp, #1144]
  42b210:	str	x0, [sp, #456]
  42b214:	b	42b238 <ferror@plt+0x279a8>
  42b218:	ldr	x0, [sp, #456]
  42b21c:	ldr	x0, [x0, #8]
  42b220:	ldr	x1, [sp, #1056]
  42b224:	cmp	x1, x0
  42b228:	b.eq	42b6a4 <ferror@plt+0x27e14>  // b.none
  42b22c:	ldr	x0, [sp, #456]
  42b230:	ldr	x0, [x0]
  42b234:	str	x0, [sp, #456]
  42b238:	ldr	x0, [sp, #456]
  42b23c:	cmp	x0, #0x0
  42b240:	b.ne	42b218 <ferror@plt+0x27988>  // b.any
  42b244:	b	42b6a8 <ferror@plt+0x27e18>
  42b248:	ldr	x0, [sp, #1136]
  42b24c:	str	x0, [sp, #456]
  42b250:	b	42b274 <ferror@plt+0x279e4>
  42b254:	ldr	x0, [sp, #456]
  42b258:	ldr	x0, [x0, #8]
  42b25c:	ldr	x1, [sp, #1056]
  42b260:	cmp	x1, x0
  42b264:	b.eq	42b284 <ferror@plt+0x279f4>  // b.none
  42b268:	ldr	x0, [sp, #456]
  42b26c:	ldr	x0, [x0]
  42b270:	str	x0, [sp, #456]
  42b274:	ldr	x0, [sp, #456]
  42b278:	cmp	x0, #0x0
  42b27c:	b.ne	42b254 <ferror@plt+0x279c4>  // b.any
  42b280:	b	42b288 <ferror@plt+0x279f8>
  42b284:	nop
  42b288:	ldr	x0, [sp, #456]
  42b28c:	cmp	x0, #0x0
  42b290:	b.ne	42b6a8 <ferror@plt+0x27e18>  // b.any
  42b294:	ldr	x0, [sp, #1056]
  42b298:	str	x0, [sp, #1032]
  42b29c:	mov	w0, #0x4                   	// #4
  42b2a0:	str	w0, [sp, #1044]
  42b2a4:	mov	w0, #0x4                   	// #4
  42b2a8:	str	w0, [sp, #1028]
  42b2ac:	ldr	w0, [sp, #1028]
  42b2b0:	cmp	w0, #0x8
  42b2b4:	b.ls	42b2e8 <ferror@plt+0x27a58>  // b.plast
  42b2b8:	ldr	w0, [sp, #1028]
  42b2bc:	mov	x2, x0
  42b2c0:	adrp	x0, 455000 <warn@@Base+0x7330>
  42b2c4:	add	x1, x0, #0xec0
  42b2c8:	adrp	x0, 455000 <warn@@Base+0x7330>
  42b2cc:	add	x0, x0, #0xf10
  42b2d0:	bl	402f90 <ngettext@plt>
  42b2d4:	mov	w2, #0x8                   	// #8
  42b2d8:	ldr	w1, [sp, #1028]
  42b2dc:	bl	44dbd0 <error@@Base>
  42b2e0:	mov	w0, #0x8                   	// #8
  42b2e4:	str	w0, [sp, #1028]
  42b2e8:	ldr	w0, [sp, #1028]
  42b2ec:	ldr	x1, [sp, #1032]
  42b2f0:	add	x0, x1, x0
  42b2f4:	ldr	x1, [sp, #952]
  42b2f8:	cmp	x1, x0
  42b2fc:	b.hi	42b328 <ferror@plt+0x27a98>  // b.pmore
  42b300:	ldr	x1, [sp, #1032]
  42b304:	ldr	x0, [sp, #952]
  42b308:	cmp	x1, x0
  42b30c:	b.cs	42b324 <ferror@plt+0x27a94>  // b.hs, b.nlast
  42b310:	ldr	x1, [sp, #952]
  42b314:	ldr	x0, [sp, #1032]
  42b318:	sub	x0, x1, x0
  42b31c:	str	w0, [sp, #1028]
  42b320:	b	42b328 <ferror@plt+0x27a98>
  42b324:	str	wzr, [sp, #1028]
  42b328:	ldr	w0, [sp, #1028]
  42b32c:	cmp	w0, #0x0
  42b330:	b.eq	42b340 <ferror@plt+0x27ab0>  // b.none
  42b334:	ldr	w0, [sp, #1028]
  42b338:	cmp	w0, #0x8
  42b33c:	b.ls	42b348 <ferror@plt+0x27ab8>  // b.plast
  42b340:	str	xzr, [sp, #1112]
  42b344:	b	42b368 <ferror@plt+0x27ad8>
  42b348:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42b34c:	add	x0, x0, #0x2f8
  42b350:	ldr	x2, [x0]
  42b354:	ldr	w0, [sp, #1028]
  42b358:	mov	w1, w0
  42b35c:	ldr	x0, [sp, #1032]
  42b360:	blr	x2
  42b364:	str	x0, [sp, #1112]
  42b368:	ldr	x0, [sp, #1032]
  42b36c:	add	x0, x0, #0x4
  42b370:	str	x0, [sp, #1032]
  42b374:	ldr	x1, [sp, #1112]
  42b378:	mov	x0, #0xffffffff            	// #4294967295
  42b37c:	cmp	x1, x0
  42b380:	b.ne	42b45c <ferror@plt+0x27bcc>  // b.any
  42b384:	mov	w0, #0x8                   	// #8
  42b388:	str	w0, [sp, #1024]
  42b38c:	ldr	w0, [sp, #1024]
  42b390:	cmp	w0, #0x8
  42b394:	b.ls	42b3c8 <ferror@plt+0x27b38>  // b.plast
  42b398:	ldr	w0, [sp, #1024]
  42b39c:	mov	x2, x0
  42b3a0:	adrp	x0, 455000 <warn@@Base+0x7330>
  42b3a4:	add	x1, x0, #0xec0
  42b3a8:	adrp	x0, 455000 <warn@@Base+0x7330>
  42b3ac:	add	x0, x0, #0xf10
  42b3b0:	bl	402f90 <ngettext@plt>
  42b3b4:	mov	w2, #0x8                   	// #8
  42b3b8:	ldr	w1, [sp, #1024]
  42b3bc:	bl	44dbd0 <error@@Base>
  42b3c0:	mov	w0, #0x8                   	// #8
  42b3c4:	str	w0, [sp, #1024]
  42b3c8:	ldr	w0, [sp, #1024]
  42b3cc:	ldr	x1, [sp, #1032]
  42b3d0:	add	x0, x1, x0
  42b3d4:	ldr	x1, [sp, #952]
  42b3d8:	cmp	x1, x0
  42b3dc:	b.hi	42b408 <ferror@plt+0x27b78>  // b.pmore
  42b3e0:	ldr	x1, [sp, #1032]
  42b3e4:	ldr	x0, [sp, #952]
  42b3e8:	cmp	x1, x0
  42b3ec:	b.cs	42b404 <ferror@plt+0x27b74>  // b.hs, b.nlast
  42b3f0:	ldr	x1, [sp, #952]
  42b3f4:	ldr	x0, [sp, #1032]
  42b3f8:	sub	x0, x1, x0
  42b3fc:	str	w0, [sp, #1024]
  42b400:	b	42b408 <ferror@plt+0x27b78>
  42b404:	str	wzr, [sp, #1024]
  42b408:	ldr	w0, [sp, #1024]
  42b40c:	cmp	w0, #0x0
  42b410:	b.eq	42b420 <ferror@plt+0x27b90>  // b.none
  42b414:	ldr	w0, [sp, #1024]
  42b418:	cmp	w0, #0x8
  42b41c:	b.ls	42b428 <ferror@plt+0x27b98>  // b.plast
  42b420:	str	xzr, [sp, #1112]
  42b424:	b	42b448 <ferror@plt+0x27bb8>
  42b428:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42b42c:	add	x0, x0, #0x2f8
  42b430:	ldr	x2, [x0]
  42b434:	ldr	w0, [sp, #1024]
  42b438:	mov	w1, w0
  42b43c:	ldr	x0, [sp, #1032]
  42b440:	blr	x2
  42b444:	str	x0, [sp, #1112]
  42b448:	ldr	x0, [sp, #1032]
  42b44c:	add	x0, x0, #0x8
  42b450:	str	x0, [sp, #1032]
  42b454:	mov	w0, #0x8                   	// #8
  42b458:	str	w0, [sp, #1044]
  42b45c:	ldr	x0, [sp, #1112]
  42b460:	cmp	x0, #0x0
  42b464:	b.eq	42b6a8 <ferror@plt+0x27e18>  // b.none
  42b468:	ldr	w0, [sp, #1044]
  42b46c:	str	w0, [sp, #1012]
  42b470:	ldr	w0, [sp, #1012]
  42b474:	cmp	w0, #0x8
  42b478:	b.ls	42b4ac <ferror@plt+0x27c1c>  // b.plast
  42b47c:	ldr	w0, [sp, #1012]
  42b480:	mov	x2, x0
  42b484:	adrp	x0, 455000 <warn@@Base+0x7330>
  42b488:	add	x1, x0, #0xec0
  42b48c:	adrp	x0, 455000 <warn@@Base+0x7330>
  42b490:	add	x0, x0, #0xf10
  42b494:	bl	402f90 <ngettext@plt>
  42b498:	mov	w2, #0x8                   	// #8
  42b49c:	ldr	w1, [sp, #1012]
  42b4a0:	bl	44dbd0 <error@@Base>
  42b4a4:	mov	w0, #0x8                   	// #8
  42b4a8:	str	w0, [sp, #1012]
  42b4ac:	ldr	w0, [sp, #1012]
  42b4b0:	ldr	x1, [sp, #1032]
  42b4b4:	add	x0, x1, x0
  42b4b8:	ldr	x1, [sp, #952]
  42b4bc:	cmp	x1, x0
  42b4c0:	b.hi	42b4ec <ferror@plt+0x27c5c>  // b.pmore
  42b4c4:	ldr	x1, [sp, #1032]
  42b4c8:	ldr	x0, [sp, #952]
  42b4cc:	cmp	x1, x0
  42b4d0:	b.cs	42b4e8 <ferror@plt+0x27c58>  // b.hs, b.nlast
  42b4d4:	ldr	x1, [sp, #952]
  42b4d8:	ldr	x0, [sp, #1032]
  42b4dc:	sub	x0, x1, x0
  42b4e0:	str	w0, [sp, #1012]
  42b4e4:	b	42b4ec <ferror@plt+0x27c5c>
  42b4e8:	str	wzr, [sp, #1012]
  42b4ec:	ldr	w0, [sp, #1012]
  42b4f0:	cmp	w0, #0x0
  42b4f4:	b.eq	42b504 <ferror@plt+0x27c74>  // b.none
  42b4f8:	ldr	w0, [sp, #1012]
  42b4fc:	cmp	w0, #0x8
  42b500:	b.ls	42b50c <ferror@plt+0x27c7c>  // b.plast
  42b504:	str	xzr, [sp, #1016]
  42b508:	b	42b52c <ferror@plt+0x27c9c>
  42b50c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42b510:	add	x0, x0, #0x2f8
  42b514:	ldr	x2, [x0]
  42b518:	ldr	w0, [sp, #1012]
  42b51c:	mov	w1, w0
  42b520:	ldr	x0, [sp, #1032]
  42b524:	blr	x2
  42b528:	str	x0, [sp, #1016]
  42b52c:	ldr	w0, [sp, #1044]
  42b530:	ldr	x1, [sp, #1032]
  42b534:	add	x0, x1, x0
  42b538:	str	x0, [sp, #1032]
  42b53c:	ldr	w0, [sp, #940]
  42b540:	cmp	w0, #0x0
  42b544:	b.eq	42b55c <ferror@plt+0x27ccc>  // b.none
  42b548:	ldr	x0, [sp, #1016]
  42b54c:	cmp	x0, #0x0
  42b550:	cset	w0, eq  // eq = none
  42b554:	and	w0, w0, #0xff
  42b558:	b	42b5a4 <ferror@plt+0x27d14>
  42b55c:	ldr	w0, [sp, #1044]
  42b560:	cmp	w0, #0x4
  42b564:	b.ne	42b578 <ferror@plt+0x27ce8>  // b.any
  42b568:	ldr	x1, [sp, #1016]
  42b56c:	mov	x0, #0xffffffff            	// #4294967295
  42b570:	cmp	x1, x0
  42b574:	b.eq	42b590 <ferror@plt+0x27d00>  // b.none
  42b578:	ldr	w0, [sp, #1044]
  42b57c:	cmp	w0, #0x8
  42b580:	b.ne	42b598 <ferror@plt+0x27d08>  // b.any
  42b584:	ldr	x0, [sp, #1016]
  42b588:	cmn	x0, #0x1
  42b58c:	b.ne	42b598 <ferror@plt+0x27d08>  // b.any
  42b590:	mov	w0, #0x1                   	// #1
  42b594:	b	42b59c <ferror@plt+0x27d0c>
  42b598:	mov	w0, #0x0                   	// #0
  42b59c:	and	w0, w0, #0x1
  42b5a0:	and	w0, w0, #0xff
  42b5a4:	cmp	w0, #0x0
  42b5a8:	b.eq	42b6a8 <ferror@plt+0x27e18>  // b.none
  42b5ac:	add	x3, sp, #0x1b8
  42b5b0:	add	x2, sp, #0x1b0
  42b5b4:	add	x1, sp, #0x1a8
  42b5b8:	add	x0, sp, #0x1c8
  42b5bc:	mov	x5, x3
  42b5c0:	mov	x4, x2
  42b5c4:	mov	x3, x1
  42b5c8:	mov	x2, x0
  42b5cc:	ldr	x1, [sp, #952]
  42b5d0:	ldr	x0, [sp, #1032]
  42b5d4:	bl	42a0a0 <ferror@plt+0x26810>
  42b5d8:	ldr	x0, [sp, #456]
  42b5dc:	cmp	x0, #0x0
  42b5e0:	b.ne	42b5f8 <ferror@plt+0x27d68>  // b.any
  42b5e4:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42b5e8:	add	x0, x0, #0xa28
  42b5ec:	bl	403840 <gettext@plt>
  42b5f0:	bl	44dcd0 <warn@@Base>
  42b5f4:	b	42ed84 <ferror@plt+0x2b4f4>
  42b5f8:	ldr	x0, [sp, #456]
  42b5fc:	ldr	x1, [sp, #1136]
  42b600:	str	x1, [x0]
  42b604:	ldr	x0, [sp, #456]
  42b608:	str	x0, [sp, #1136]
  42b60c:	ldr	x0, [sp, #456]
  42b610:	ldr	x1, [sp, #1056]
  42b614:	str	x1, [x0, #8]
  42b618:	ldr	w0, [sp, #468]
  42b61c:	cmp	w0, #0x0
  42b620:	b.eq	42b630 <ferror@plt+0x27da0>  // b.none
  42b624:	ldr	w0, [sp, #468]
  42b628:	sub	w0, w0, #0x1
  42b62c:	b	42b634 <ferror@plt+0x27da4>
  42b630:	mov	w0, #0x0                   	// #0
  42b634:	str	w0, [sp, #1008]
  42b638:	ldr	x0, [sp, #456]
  42b63c:	ldr	w0, [x0, #88]
  42b640:	ldr	w1, [sp, #1008]
  42b644:	cmp	w1, w0
  42b648:	b.cs	42b658 <ferror@plt+0x27dc8>  // b.hs, b.nlast
  42b64c:	ldr	x0, [sp, #456]
  42b650:	ldr	w0, [x0, #88]
  42b654:	str	w0, [sp, #1008]
  42b658:	ldr	x0, [sp, #456]
  42b65c:	ldr	w1, [sp, #1008]
  42b660:	bl	428390 <ferror@plt+0x24b00>
  42b664:	cmp	w0, #0x0
  42b668:	b.ge	42b680 <ferror@plt+0x27df0>  // b.tcont
  42b66c:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42b670:	add	x0, x0, #0xa48
  42b674:	bl	403840 <gettext@plt>
  42b678:	bl	44dcd0 <warn@@Base>
  42b67c:	b	42ed84 <ferror@plt+0x2b4f4>
  42b680:	ldr	x0, [sp, #456]
  42b684:	ldrb	w0, [x0, #92]
  42b688:	cmp	w0, #0x0
  42b68c:	b.eq	42b6a8 <ferror@plt+0x27e18>  // b.none
  42b690:	ldr	x0, [sp, #456]
  42b694:	ldrb	w0, [x0, #92]
  42b698:	bl	40f278 <ferror@plt+0xb9e8>
  42b69c:	str	w0, [sp, #1092]
  42b6a0:	b	42b6a8 <ferror@plt+0x27e18>
  42b6a4:	nop
  42b6a8:	adrp	x0, 482000 <_bfd_std_section+0x10d8>
  42b6ac:	add	x0, x0, #0x60
  42b6b0:	str	x0, [sp, #1096]
  42b6b4:	mov	x2, #0x60                  	// #96
  42b6b8:	mov	w1, #0x0                   	// #0
  42b6bc:	ldr	x0, [sp, #1096]
  42b6c0:	bl	403280 <memset@plt>
  42b6c4:	ldr	x0, [sp, #456]
  42b6c8:	cmp	x0, #0x0
  42b6cc:	b.ne	42b7bc <ferror@plt+0x27f2c>  // b.any
  42b6d0:	ldr	w2, [sp, #1088]
  42b6d4:	ldr	x1, [sp, #1104]
  42b6d8:	mov	x0, #0x0                   	// #0
  42b6dc:	bl	40f444 <ferror@plt+0xbbb4>
  42b6e0:	mov	x3, x0
  42b6e4:	ldr	x1, [sp, #912]
  42b6e8:	ldr	x0, [sp, #944]
  42b6ec:	sub	x0, x1, x0
  42b6f0:	mov	x2, x0
  42b6f4:	mov	x1, x3
  42b6f8:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42b6fc:	add	x0, x0, #0xa60
  42b700:	bl	44dcd0 <warn@@Base>
  42b704:	ldr	x0, [sp, #1096]
  42b708:	str	wzr, [x0, #16]
  42b70c:	mov	x0, #0x2                   	// #2
  42b710:	bl	403290 <xmalloc@plt>
  42b714:	mov	x1, x0
  42b718:	ldr	x0, [sp, #1096]
  42b71c:	str	x1, [x0, #24]
  42b720:	mov	x0, #0x4                   	// #4
  42b724:	bl	403290 <xmalloc@plt>
  42b728:	mov	x1, x0
  42b72c:	ldr	x0, [sp, #1096]
  42b730:	str	x1, [x0, #32]
  42b734:	ldr	w0, [sp, #468]
  42b738:	cmp	w0, #0x0
  42b73c:	b.eq	42b74c <ferror@plt+0x27ebc>  // b.none
  42b740:	ldr	w0, [sp, #468]
  42b744:	sub	w0, w0, #0x1
  42b748:	b	42b750 <ferror@plt+0x27ec0>
  42b74c:	mov	w0, #0x0                   	// #0
  42b750:	mov	w1, w0
  42b754:	ldr	x0, [sp, #1096]
  42b758:	bl	428390 <ferror@plt+0x24b00>
  42b75c:	cmp	w0, #0x0
  42b760:	b.ge	42b778 <ferror@plt+0x27ee8>  // b.tcont
  42b764:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42b768:	add	x0, x0, #0xa48
  42b76c:	bl	403840 <gettext@plt>
  42b770:	bl	44dcd0 <warn@@Base>
  42b774:	b	42ed84 <ferror@plt+0x2b4f4>
  42b778:	ldr	x0, [sp, #1096]
  42b77c:	str	x0, [sp, #456]
  42b780:	ldr	x0, [sp, #1096]
  42b784:	adrp	x1, 455000 <warn@@Base+0x7330>
  42b788:	add	x1, x1, #0xe08
  42b78c:	str	x1, [x0, #40]
  42b790:	ldr	x0, [sp, #1096]
  42b794:	strb	wzr, [x0, #92]
  42b798:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42b79c:	add	x0, x0, #0x2bc
  42b7a0:	ldr	w0, [x0]
  42b7a4:	and	w1, w0, #0xff
  42b7a8:	ldr	x0, [sp, #1096]
  42b7ac:	strb	w1, [x0, #94]
  42b7b0:	ldr	x0, [sp, #1096]
  42b7b4:	strb	wzr, [x0, #95]
  42b7b8:	b	42b950 <ferror@plt+0x280c0>
  42b7bc:	ldr	x0, [sp, #456]
  42b7c0:	ldr	w1, [x0, #16]
  42b7c4:	ldr	x0, [sp, #1096]
  42b7c8:	str	w1, [x0, #16]
  42b7cc:	ldr	x0, [sp, #1096]
  42b7d0:	ldr	w0, [x0, #16]
  42b7d4:	mov	w0, w0
  42b7d8:	mov	x1, #0x2                   	// #2
  42b7dc:	bl	433500 <ferror@plt+0x2fc70>
  42b7e0:	mov	x1, x0
  42b7e4:	ldr	x0, [sp, #1096]
  42b7e8:	str	x1, [x0, #24]
  42b7ec:	ldr	x0, [sp, #1096]
  42b7f0:	ldr	w0, [x0, #16]
  42b7f4:	mov	w0, w0
  42b7f8:	mov	x1, #0x4                   	// #4
  42b7fc:	bl	433500 <ferror@plt+0x2fc70>
  42b800:	mov	x1, x0
  42b804:	ldr	x0, [sp, #1096]
  42b808:	str	x1, [x0, #32]
  42b80c:	ldr	x0, [sp, #1096]
  42b810:	ldr	x3, [x0, #24]
  42b814:	ldr	x0, [sp, #456]
  42b818:	ldr	x1, [x0, #24]
  42b81c:	ldr	x0, [sp, #1096]
  42b820:	ldr	w0, [x0, #16]
  42b824:	mov	w0, w0
  42b828:	lsl	x0, x0, #1
  42b82c:	mov	x2, x0
  42b830:	mov	x0, x3
  42b834:	bl	402f60 <memcpy@plt>
  42b838:	ldr	x0, [sp, #1096]
  42b83c:	ldr	x3, [x0, #32]
  42b840:	ldr	x0, [sp, #456]
  42b844:	ldr	x1, [x0, #32]
  42b848:	ldr	x0, [sp, #1096]
  42b84c:	ldr	w0, [x0, #16]
  42b850:	mov	w0, w0
  42b854:	lsl	x0, x0, #2
  42b858:	mov	x2, x0
  42b85c:	mov	x0, x3
  42b860:	bl	402f60 <memcpy@plt>
  42b864:	ldr	x0, [sp, #456]
  42b868:	ldr	x1, [x0, #40]
  42b86c:	ldr	x0, [sp, #1096]
  42b870:	str	x1, [x0, #40]
  42b874:	ldr	x0, [sp, #456]
  42b878:	ldrb	w1, [x0, #94]
  42b87c:	ldr	x0, [sp, #1096]
  42b880:	strb	w1, [x0, #94]
  42b884:	ldr	x0, [sp, #456]
  42b888:	ldrb	w0, [x0, #94]
  42b88c:	mov	w1, w0
  42b890:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42b894:	add	x0, x0, #0x2bc
  42b898:	str	w1, [x0]
  42b89c:	ldr	x0, [sp, #456]
  42b8a0:	ldrb	w1, [x0, #95]
  42b8a4:	ldr	x0, [sp, #1096]
  42b8a8:	strb	w1, [x0, #95]
  42b8ac:	ldr	x0, [sp, #456]
  42b8b0:	ldr	w1, [x0, #48]
  42b8b4:	ldr	x0, [sp, #1096]
  42b8b8:	str	w1, [x0, #48]
  42b8bc:	ldr	x0, [sp, #456]
  42b8c0:	ldr	w1, [x0, #52]
  42b8c4:	ldr	x0, [sp, #1096]
  42b8c8:	str	w1, [x0, #52]
  42b8cc:	ldr	x0, [sp, #456]
  42b8d0:	ldr	w1, [x0, #72]
  42b8d4:	ldr	x0, [sp, #1096]
  42b8d8:	str	w1, [x0, #72]
  42b8dc:	ldr	x0, [sp, #456]
  42b8e0:	ldr	x1, [x0, #80]
  42b8e4:	ldr	x0, [sp, #1096]
  42b8e8:	str	x1, [x0, #80]
  42b8ec:	ldr	x0, [sp, #456]
  42b8f0:	ldr	w1, [x0, #88]
  42b8f4:	ldr	x0, [sp, #1096]
  42b8f8:	str	w1, [x0, #88]
  42b8fc:	ldr	w0, [sp, #468]
  42b900:	cmp	w0, #0x0
  42b904:	b.eq	42b914 <ferror@plt+0x28084>  // b.none
  42b908:	ldr	w0, [sp, #468]
  42b90c:	sub	w0, w0, #0x1
  42b910:	b	42b918 <ferror@plt+0x28088>
  42b914:	mov	w0, #0x0                   	// #0
  42b918:	mov	w1, w0
  42b91c:	ldr	x0, [sp, #1096]
  42b920:	bl	428390 <ferror@plt+0x24b00>
  42b924:	cmp	w0, #0x0
  42b928:	b.ge	42b940 <ferror@plt+0x280b0>  // b.tcont
  42b92c:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42b930:	add	x0, x0, #0xa48
  42b934:	bl	403840 <gettext@plt>
  42b938:	bl	44dcd0 <warn@@Base>
  42b93c:	b	42ed84 <ferror@plt+0x2b4f4>
  42b940:	ldr	x0, [sp, #456]
  42b944:	ldrb	w1, [x0, #92]
  42b948:	ldr	x0, [sp, #1096]
  42b94c:	strb	w1, [x0, #92]
  42b950:	ldr	x0, [sp, #1096]
  42b954:	ldrb	w0, [x0, #92]
  42b958:	cmp	w0, #0x0
  42b95c:	b.eq	42b970 <ferror@plt+0x280e0>  // b.none
  42b960:	ldr	x0, [sp, #1096]
  42b964:	ldrb	w0, [x0, #92]
  42b968:	bl	40f278 <ferror@plt+0xb9e8>
  42b96c:	str	w0, [sp, #1092]
  42b970:	str	xzr, [sp, #1048]
  42b974:	ldr	x0, [sp, #1096]
  42b978:	ldrb	w0, [x0, #95]
  42b97c:	cmp	w0, #0x0
  42b980:	b.eq	42baa0 <ferror@plt+0x28210>  // b.none
  42b984:	ldr	x0, [sp, #1096]
  42b988:	ldrb	w0, [x0, #95]
  42b98c:	cmp	w0, #0x8
  42b990:	b.ls	42b9c4 <ferror@plt+0x28134>  // b.plast
  42b994:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42b998:	add	x0, x0, #0xa90
  42b99c:	bl	403840 <gettext@plt>
  42b9a0:	mov	x2, x0
  42b9a4:	ldr	x0, [sp, #1096]
  42b9a8:	ldrb	w0, [x0, #95]
  42b9ac:	mov	w1, w0
  42b9b0:	mov	x0, x2
  42b9b4:	bl	44dcd0 <warn@@Base>
  42b9b8:	ldr	x0, [sp, #1096]
  42b9bc:	mov	w1, #0x4                   	// #4
  42b9c0:	strb	w1, [x0, #95]
  42b9c4:	ldr	x0, [sp, #1096]
  42b9c8:	ldrb	w0, [x0, #95]
  42b9cc:	str	w0, [sp, #1004]
  42b9d0:	ldr	w0, [sp, #1004]
  42b9d4:	cmp	w0, #0x8
  42b9d8:	b.ls	42ba0c <ferror@plt+0x2817c>  // b.plast
  42b9dc:	ldr	w0, [sp, #1004]
  42b9e0:	mov	x2, x0
  42b9e4:	adrp	x0, 455000 <warn@@Base+0x7330>
  42b9e8:	add	x1, x0, #0xec0
  42b9ec:	adrp	x0, 455000 <warn@@Base+0x7330>
  42b9f0:	add	x0, x0, #0xf10
  42b9f4:	bl	402f90 <ngettext@plt>
  42b9f8:	mov	w2, #0x8                   	// #8
  42b9fc:	ldr	w1, [sp, #1004]
  42ba00:	bl	44dbd0 <error@@Base>
  42ba04:	mov	w0, #0x8                   	// #8
  42ba08:	str	w0, [sp, #1004]
  42ba0c:	ldr	x1, [sp, #472]
  42ba10:	ldr	w0, [sp, #1004]
  42ba14:	add	x0, x1, x0
  42ba18:	ldr	x1, [sp, #952]
  42ba1c:	cmp	x1, x0
  42ba20:	b.hi	42ba4c <ferror@plt+0x281bc>  // b.pmore
  42ba24:	ldr	x0, [sp, #472]
  42ba28:	ldr	x1, [sp, #952]
  42ba2c:	cmp	x1, x0
  42ba30:	b.ls	42ba48 <ferror@plt+0x281b8>  // b.plast
  42ba34:	ldr	x0, [sp, #472]
  42ba38:	ldr	x1, [sp, #952]
  42ba3c:	sub	x0, x1, x0
  42ba40:	str	w0, [sp, #1004]
  42ba44:	b	42ba4c <ferror@plt+0x281bc>
  42ba48:	str	wzr, [sp, #1004]
  42ba4c:	ldr	w0, [sp, #1004]
  42ba50:	cmp	w0, #0x0
  42ba54:	b.eq	42ba64 <ferror@plt+0x281d4>  // b.none
  42ba58:	ldr	w0, [sp, #1004]
  42ba5c:	cmp	w0, #0x8
  42ba60:	b.ls	42ba6c <ferror@plt+0x281dc>  // b.plast
  42ba64:	str	xzr, [sp, #1048]
  42ba68:	b	42ba88 <ferror@plt+0x281f8>
  42ba6c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42ba70:	add	x0, x0, #0x2f8
  42ba74:	ldr	x2, [x0]
  42ba78:	ldr	x0, [sp, #472]
  42ba7c:	ldr	w1, [sp, #1004]
  42ba80:	blr	x2
  42ba84:	str	x0, [sp, #1048]
  42ba88:	ldr	x1, [sp, #472]
  42ba8c:	ldr	x0, [sp, #1096]
  42ba90:	ldrb	w0, [x0, #95]
  42ba94:	and	x0, x0, #0xff
  42ba98:	add	x0, x1, x0
  42ba9c:	str	x0, [sp, #472]
  42baa0:	ldr	x0, [sp, #1096]
  42baa4:	ldrb	w0, [x0, #92]
  42baa8:	mov	w1, w0
  42baac:	add	x0, sp, #0x1d8
  42bab0:	ldr	x3, [sp, #952]
  42bab4:	ldr	x2, [sp, #40]
  42bab8:	bl	40f2d4 <ferror@plt+0xba44>
  42babc:	mov	x1, x0
  42bac0:	ldr	x0, [sp, #1096]
  42bac4:	str	x1, [x0, #56]
  42bac8:	ldr	w0, [sp, #1092]
  42bacc:	str	w0, [sp, #1000]
  42bad0:	ldr	w0, [sp, #1000]
  42bad4:	cmp	w0, #0x8
  42bad8:	b.ls	42bb0c <ferror@plt+0x2827c>  // b.plast
  42badc:	ldr	w0, [sp, #1000]
  42bae0:	mov	x2, x0
  42bae4:	adrp	x0, 455000 <warn@@Base+0x7330>
  42bae8:	add	x1, x0, #0xec0
  42baec:	adrp	x0, 455000 <warn@@Base+0x7330>
  42baf0:	add	x0, x0, #0xf10
  42baf4:	bl	402f90 <ngettext@plt>
  42baf8:	mov	w2, #0x8                   	// #8
  42bafc:	ldr	w1, [sp, #1000]
  42bb00:	bl	44dbd0 <error@@Base>
  42bb04:	mov	w0, #0x8                   	// #8
  42bb08:	str	w0, [sp, #1000]
  42bb0c:	ldr	x1, [sp, #472]
  42bb10:	ldr	w0, [sp, #1000]
  42bb14:	add	x0, x1, x0
  42bb18:	ldr	x1, [sp, #952]
  42bb1c:	cmp	x1, x0
  42bb20:	b.hi	42bb4c <ferror@plt+0x282bc>  // b.pmore
  42bb24:	ldr	x0, [sp, #472]
  42bb28:	ldr	x1, [sp, #952]
  42bb2c:	cmp	x1, x0
  42bb30:	b.ls	42bb48 <ferror@plt+0x282b8>  // b.plast
  42bb34:	ldr	x0, [sp, #472]
  42bb38:	ldr	x1, [sp, #952]
  42bb3c:	sub	x0, x1, x0
  42bb40:	str	w0, [sp, #1000]
  42bb44:	b	42bb4c <ferror@plt+0x282bc>
  42bb48:	str	wzr, [sp, #1000]
  42bb4c:	ldr	w0, [sp, #1000]
  42bb50:	cmp	w0, #0x0
  42bb54:	b.eq	42bb64 <ferror@plt+0x282d4>  // b.none
  42bb58:	ldr	w0, [sp, #1000]
  42bb5c:	cmp	w0, #0x8
  42bb60:	b.ls	42bb70 <ferror@plt+0x282e0>  // b.plast
  42bb64:	ldr	x0, [sp, #1096]
  42bb68:	str	xzr, [x0, #64]
  42bb6c:	b	42bb94 <ferror@plt+0x28304>
  42bb70:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42bb74:	add	x0, x0, #0x2f8
  42bb78:	ldr	x2, [x0]
  42bb7c:	ldr	x0, [sp, #472]
  42bb80:	ldr	w1, [sp, #1000]
  42bb84:	blr	x2
  42bb88:	mov	x1, x0
  42bb8c:	ldr	x0, [sp, #1096]
  42bb90:	str	x1, [x0, #64]
  42bb94:	ldr	x1, [sp, #472]
  42bb98:	ldr	w0, [sp, #1092]
  42bb9c:	add	x0, x1, x0
  42bba0:	str	x0, [sp, #472]
  42bba4:	ldr	x0, [sp, #456]
  42bba8:	ldr	x0, [x0, #40]
  42bbac:	ldrb	w0, [x0]
  42bbb0:	cmp	w0, #0x7a
  42bbb4:	b.ne	42bca4 <ferror@plt+0x28414>  // b.any
  42bbb8:	ldr	x0, [sp, #472]
  42bbbc:	add	x2, sp, #0x1a0
  42bbc0:	add	x1, sp, #0x1a4
  42bbc4:	mov	x4, x2
  42bbc8:	mov	x3, x1
  42bbcc:	mov	w2, #0x0                   	// #0
  42bbd0:	ldr	x1, [sp, #952]
  42bbd4:	bl	40f70c <ferror@plt+0xbe7c>
  42bbd8:	str	x0, [sp, #896]
  42bbdc:	ldr	x1, [sp, #472]
  42bbe0:	ldr	w0, [sp, #420]
  42bbe4:	mov	w0, w0
  42bbe8:	add	x0, x1, x0
  42bbec:	str	x0, [sp, #472]
  42bbf0:	ldr	x0, [sp, #896]
  42bbf4:	str	x0, [sp, #432]
  42bbf8:	ldr	x0, [sp, #432]
  42bbfc:	ldr	x1, [sp, #896]
  42bc00:	cmp	x1, x0
  42bc04:	b.eq	42bc14 <ferror@plt+0x28384>  // b.none
  42bc08:	ldr	w0, [sp, #416]
  42bc0c:	orr	w0, w0, #0x2
  42bc10:	str	w0, [sp, #416]
  42bc14:	ldr	w0, [sp, #416]
  42bc18:	bl	40f21c <ferror@plt+0xb98c>
  42bc1c:	ldr	x0, [sp, #472]
  42bc20:	str	x0, [sp, #440]
  42bc24:	ldr	x0, [sp, #472]
  42bc28:	ldr	x1, [sp, #952]
  42bc2c:	sub	x0, x1, x0
  42bc30:	mov	x1, x0
  42bc34:	ldr	x0, [sp, #432]
  42bc38:	cmp	x1, x0
  42bc3c:	b.cs	42bc94 <ferror@plt+0x28404>  // b.hs, b.nlast
  42bc40:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42bc44:	add	x0, x0, #0x850
  42bc48:	bl	403840 <gettext@plt>
  42bc4c:	mov	x19, x0
  42bc50:	ldr	x0, [sp, #432]
  42bc54:	mov	x1, x0
  42bc58:	adrp	x0, 455000 <warn@@Base+0x7330>
  42bc5c:	add	x0, x0, #0xf70
  42bc60:	bl	40f570 <ferror@plt+0xbce0>
  42bc64:	mov	x3, x0
  42bc68:	ldr	x0, [sp, #472]
  42bc6c:	ldr	x1, [sp, #952]
  42bc70:	sub	x0, x1, x0
  42bc74:	mov	x2, x0
  42bc78:	mov	x1, x3
  42bc7c:	mov	x0, x19
  42bc80:	bl	44dcd0 <warn@@Base>
  42bc84:	ldr	x0, [sp, #952]
  42bc88:	str	x0, [sp, #472]
  42bc8c:	str	xzr, [sp, #440]
  42bc90:	str	xzr, [sp, #432]
  42bc94:	ldr	x1, [sp, #472]
  42bc98:	ldr	x0, [sp, #432]
  42bc9c:	add	x0, x1, x0
  42bca0:	str	x0, [sp, #472]
  42bca4:	ldr	x1, [sp, #912]
  42bca8:	ldr	x0, [sp, #944]
  42bcac:	sub	x0, x1, x0
  42bcb0:	mov	x20, x0
  42bcb4:	ldr	x0, [sp, #1096]
  42bcb8:	ldrb	w0, [x0, #94]
  42bcbc:	mov	w2, w0
  42bcc0:	ldr	x1, [sp, #1112]
  42bcc4:	mov	x0, #0x0                   	// #0
  42bcc8:	bl	40f444 <ferror@plt+0xbbb4>
  42bccc:	mov	x19, x0
  42bcd0:	ldr	w2, [sp, #1088]
  42bcd4:	ldr	x1, [sp, #1104]
  42bcd8:	mov	x0, #0x0                   	// #0
  42bcdc:	bl	40f444 <ferror@plt+0xbbb4>
  42bce0:	mov	x2, x0
  42bce4:	ldr	x0, [sp, #456]
  42bce8:	ldr	x1, [x0, #8]
  42bcec:	ldr	x0, [sp, #944]
  42bcf0:	sub	x0, x1, x0
  42bcf4:	mov	x4, x0
  42bcf8:	mov	x3, x2
  42bcfc:	mov	x2, x19
  42bd00:	mov	x1, x20
  42bd04:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42bd08:	add	x0, x0, #0xac8
  42bd0c:	bl	403780 <printf@plt>
  42bd10:	ldr	x0, [sp, #1096]
  42bd14:	ldrb	w0, [x0, #95]
  42bd18:	cmp	w0, #0x0
  42bd1c:	b.eq	42bd30 <ferror@plt+0x284a0>  // b.none
  42bd20:	ldr	x1, [sp, #1048]
  42bd24:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42bd28:	add	x0, x0, #0xae8
  42bd2c:	bl	403780 <printf@plt>
  42bd30:	ldr	x0, [sp, #1096]
  42bd34:	ldr	x1, [x0, #56]
  42bd38:	ldr	x0, [sp, #1096]
  42bd3c:	ldrb	w0, [x0, #94]
  42bd40:	mov	w2, w0
  42bd44:	mov	x0, #0x0                   	// #0
  42bd48:	bl	40f444 <ferror@plt+0xbbb4>
  42bd4c:	mov	x19, x0
  42bd50:	ldr	x0, [sp, #1096]
  42bd54:	ldr	x1, [x0, #56]
  42bd58:	ldr	x0, [sp, #1096]
  42bd5c:	ldr	x0, [x0, #64]
  42bd60:	add	x1, x1, x0
  42bd64:	ldr	x0, [sp, #1096]
  42bd68:	ldrb	w0, [x0, #94]
  42bd6c:	mov	w2, w0
  42bd70:	mov	x0, #0x0                   	// #0
  42bd74:	bl	40f444 <ferror@plt+0xbbb4>
  42bd78:	mov	x2, x0
  42bd7c:	mov	x1, x19
  42bd80:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42bd84:	add	x0, x0, #0xaf0
  42bd88:	bl	403780 <printf@plt>
  42bd8c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42bd90:	add	x0, x0, #0x2d8
  42bd94:	ldr	w0, [x0]
  42bd98:	cmp	w0, #0x0
  42bd9c:	b.ne	42bdc0 <ferror@plt+0x28530>  // b.any
  42bda0:	ldr	x0, [sp, #432]
  42bda4:	cmp	x0, #0x0
  42bda8:	b.eq	42bdc0 <ferror@plt+0x28530>  // b.none
  42bdac:	ldr	x0, [sp, #440]
  42bdb0:	ldr	x1, [sp, #432]
  42bdb4:	bl	42aa7c <ferror@plt+0x271ec>
  42bdb8:	mov	w0, #0xa                   	// #10
  42bdbc:	bl	4037e0 <putchar@plt>
  42bdc0:	ldr	x0, [sp, #472]
  42bdc4:	str	x0, [sp, #888]
  42bdc8:	b	42c794 <ferror@plt+0x28f04>
  42bdcc:	ldr	x0, [sp, #472]
  42bdd0:	add	x1, x0, #0x1
  42bdd4:	str	x1, [sp, #472]
  42bdd8:	ldrb	w0, [x0]
  42bddc:	str	w0, [sp, #996]
  42bde0:	ldr	w0, [sp, #996]
  42bde4:	and	w0, w0, #0x3f
  42bde8:	str	w0, [sp, #588]
  42bdec:	ldr	w0, [sp, #996]
  42bdf0:	and	w0, w0, #0xc0
  42bdf4:	cmp	w0, #0x0
  42bdf8:	b.eq	42be08 <ferror@plt+0x28578>  // b.none
  42bdfc:	ldr	w0, [sp, #996]
  42be00:	and	w0, w0, #0xc0
  42be04:	str	w0, [sp, #996]
  42be08:	ldr	w0, [sp, #996]
  42be0c:	sub	w0, w0, #0x1
  42be10:	cmp	w0, #0xbf
  42be14:	b.hi	42c790 <ferror@plt+0x28f00>  // b.pmore
  42be18:	adrp	x1, 45f000 <warn@@Base+0x11330>
  42be1c:	add	x1, x1, #0xac
  42be20:	ldr	w0, [x1, w0, uxtw #2]
  42be24:	adr	x1, 42be30 <ferror@plt+0x285a0>
  42be28:	add	x0, x1, w0, sxtw #2
  42be2c:	br	x0
  42be30:	ldr	x0, [sp, #472]
  42be34:	add	x1, sp, #0x19c
  42be38:	mov	x4, #0x0                   	// #0
  42be3c:	mov	x3, x1
  42be40:	mov	w2, #0x0                   	// #0
  42be44:	ldr	x1, [sp, #952]
  42be48:	bl	40f70c <ferror@plt+0xbe7c>
  42be4c:	ldr	x1, [sp, #472]
  42be50:	ldr	w0, [sp, #412]
  42be54:	mov	w0, w0
  42be58:	add	x0, x1, x0
  42be5c:	str	x0, [sp, #472]
  42be60:	ldr	w1, [sp, #588]
  42be64:	ldr	x0, [sp, #1096]
  42be68:	bl	428390 <ferror@plt+0x24b00>
  42be6c:	cmp	w0, #0x0
  42be70:	b.lt	42c794 <ferror@plt+0x28f04>  // b.tstop
  42be74:	ldr	x0, [sp, #1096]
  42be78:	ldr	x1, [x0, #24]
  42be7c:	ldr	w0, [sp, #588]
  42be80:	lsl	x0, x0, #1
  42be84:	add	x0, x1, x0
  42be88:	mov	w1, #0x7                   	// #7
  42be8c:	strh	w1, [x0]
  42be90:	b	42c794 <ferror@plt+0x28f04>
  42be94:	ldr	w1, [sp, #588]
  42be98:	ldr	x0, [sp, #1096]
  42be9c:	bl	428390 <ferror@plt+0x24b00>
  42bea0:	cmp	w0, #0x0
  42bea4:	b.lt	42c794 <ferror@plt+0x28f04>  // b.tstop
  42bea8:	ldr	x0, [sp, #1096]
  42beac:	ldr	x1, [x0, #24]
  42beb0:	ldr	w0, [sp, #588]
  42beb4:	lsl	x0, x0, #1
  42beb8:	add	x0, x1, x0
  42bebc:	mov	w1, #0x7                   	// #7
  42bec0:	strh	w1, [x0]
  42bec4:	b	42c794 <ferror@plt+0x28f04>
  42bec8:	ldr	x1, [sp, #472]
  42becc:	ldr	w0, [sp, #1092]
  42bed0:	add	x0, x1, x0
  42bed4:	str	x0, [sp, #472]
  42bed8:	b	42c794 <ferror@plt+0x28f04>
  42bedc:	ldr	x0, [sp, #472]
  42bee0:	add	x0, x0, #0x1
  42bee4:	str	x0, [sp, #472]
  42bee8:	b	42c794 <ferror@plt+0x28f04>
  42beec:	ldr	x0, [sp, #472]
  42bef0:	add	x0, x0, #0x2
  42bef4:	str	x0, [sp, #472]
  42bef8:	b	42c794 <ferror@plt+0x28f04>
  42befc:	ldr	x0, [sp, #472]
  42bf00:	add	x0, x0, #0x4
  42bf04:	str	x0, [sp, #472]
  42bf08:	b	42c794 <ferror@plt+0x28f04>
  42bf0c:	ldr	x0, [sp, #472]
  42bf10:	add	x2, sp, #0x194
  42bf14:	add	x1, sp, #0x198
  42bf18:	mov	x4, x2
  42bf1c:	mov	x3, x1
  42bf20:	mov	w2, #0x0                   	// #0
  42bf24:	ldr	x1, [sp, #952]
  42bf28:	bl	40f70c <ferror@plt+0xbe7c>
  42bf2c:	str	x0, [sp, #480]
  42bf30:	ldr	x1, [sp, #472]
  42bf34:	ldr	w0, [sp, #408]
  42bf38:	mov	w0, w0
  42bf3c:	add	x0, x1, x0
  42bf40:	str	x0, [sp, #472]
  42bf44:	ldr	x0, [sp, #480]
  42bf48:	str	w0, [sp, #572]
  42bf4c:	ldr	w0, [sp, #572]
  42bf50:	ldr	x1, [sp, #480]
  42bf54:	cmp	x1, x0
  42bf58:	b.eq	42bf68 <ferror@plt+0x286d8>  // b.none
  42bf5c:	ldr	w0, [sp, #404]
  42bf60:	orr	w0, w0, #0x2
  42bf64:	str	w0, [sp, #404]
  42bf68:	ldr	w0, [sp, #404]
  42bf6c:	bl	40f21c <ferror@plt+0xb98c>
  42bf70:	ldr	x0, [sp, #472]
  42bf74:	add	x1, sp, #0x190
  42bf78:	mov	x4, #0x0                   	// #0
  42bf7c:	mov	x3, x1
  42bf80:	mov	w2, #0x0                   	// #0
  42bf84:	ldr	x1, [sp, #952]
  42bf88:	bl	40f70c <ferror@plt+0xbe7c>
  42bf8c:	ldr	x1, [sp, #472]
  42bf90:	ldr	w0, [sp, #400]
  42bf94:	mov	w0, w0
  42bf98:	add	x0, x1, x0
  42bf9c:	str	x0, [sp, #472]
  42bfa0:	ldr	w1, [sp, #572]
  42bfa4:	ldr	x0, [sp, #1096]
  42bfa8:	bl	428390 <ferror@plt+0x24b00>
  42bfac:	cmp	w0, #0x0
  42bfb0:	b.lt	42c794 <ferror@plt+0x28f04>  // b.tstop
  42bfb4:	ldr	x0, [sp, #1096]
  42bfb8:	ldr	x1, [x0, #24]
  42bfbc:	ldr	w0, [sp, #572]
  42bfc0:	lsl	x0, x0, #1
  42bfc4:	add	x0, x1, x0
  42bfc8:	mov	w1, #0x7                   	// #7
  42bfcc:	strh	w1, [x0]
  42bfd0:	b	42c794 <ferror@plt+0x28f04>
  42bfd4:	ldr	x0, [sp, #472]
  42bfd8:	add	x2, sp, #0x188
  42bfdc:	add	x1, sp, #0x18c
  42bfe0:	mov	x4, x2
  42bfe4:	mov	x3, x1
  42bfe8:	mov	w2, #0x0                   	// #0
  42bfec:	ldr	x1, [sp, #952]
  42bff0:	bl	40f70c <ferror@plt+0xbe7c>
  42bff4:	str	x0, [sp, #488]
  42bff8:	ldr	x1, [sp, #472]
  42bffc:	ldr	w0, [sp, #396]
  42c000:	mov	w0, w0
  42c004:	add	x0, x1, x0
  42c008:	str	x0, [sp, #472]
  42c00c:	ldr	x0, [sp, #488]
  42c010:	str	w0, [sp, #572]
  42c014:	ldr	w0, [sp, #572]
  42c018:	ldr	x1, [sp, #488]
  42c01c:	cmp	x1, x0
  42c020:	b.eq	42c030 <ferror@plt+0x287a0>  // b.none
  42c024:	ldr	w0, [sp, #392]
  42c028:	orr	w0, w0, #0x2
  42c02c:	str	w0, [sp, #392]
  42c030:	ldr	w0, [sp, #392]
  42c034:	bl	40f21c <ferror@plt+0xb98c>
  42c038:	ldr	w1, [sp, #572]
  42c03c:	ldr	x0, [sp, #1096]
  42c040:	bl	428390 <ferror@plt+0x24b00>
  42c044:	cmp	w0, #0x0
  42c048:	b.lt	42c794 <ferror@plt+0x28f04>  // b.tstop
  42c04c:	ldr	x0, [sp, #1096]
  42c050:	ldr	x1, [x0, #24]
  42c054:	ldr	w0, [sp, #572]
  42c058:	lsl	x0, x0, #1
  42c05c:	add	x0, x1, x0
  42c060:	mov	w1, #0x7                   	// #7
  42c064:	strh	w1, [x0]
  42c068:	b	42c794 <ferror@plt+0x28f04>
  42c06c:	ldr	x0, [sp, #472]
  42c070:	add	x2, sp, #0x180
  42c074:	add	x1, sp, #0x184
  42c078:	mov	x4, x2
  42c07c:	mov	x3, x1
  42c080:	mov	w2, #0x0                   	// #0
  42c084:	ldr	x1, [sp, #952]
  42c088:	bl	40f70c <ferror@plt+0xbe7c>
  42c08c:	str	x0, [sp, #496]
  42c090:	ldr	x1, [sp, #472]
  42c094:	ldr	w0, [sp, #388]
  42c098:	mov	w0, w0
  42c09c:	add	x0, x1, x0
  42c0a0:	str	x0, [sp, #472]
  42c0a4:	ldr	x0, [sp, #496]
  42c0a8:	str	w0, [sp, #572]
  42c0ac:	ldr	w0, [sp, #572]
  42c0b0:	ldr	x1, [sp, #496]
  42c0b4:	cmp	x1, x0
  42c0b8:	b.eq	42c0c8 <ferror@plt+0x28838>  // b.none
  42c0bc:	ldr	w0, [sp, #384]
  42c0c0:	orr	w0, w0, #0x2
  42c0c4:	str	w0, [sp, #384]
  42c0c8:	ldr	w0, [sp, #384]
  42c0cc:	bl	40f21c <ferror@plt+0xb98c>
  42c0d0:	ldr	w1, [sp, #572]
  42c0d4:	ldr	x0, [sp, #1096]
  42c0d8:	bl	428390 <ferror@plt+0x24b00>
  42c0dc:	cmp	w0, #0x0
  42c0e0:	b.lt	42c794 <ferror@plt+0x28f04>  // b.tstop
  42c0e4:	ldr	x0, [sp, #1096]
  42c0e8:	ldr	x1, [x0, #24]
  42c0ec:	ldr	w0, [sp, #572]
  42c0f0:	lsl	x0, x0, #1
  42c0f4:	add	x0, x1, x0
  42c0f8:	mov	w1, #0x7                   	// #7
  42c0fc:	strh	w1, [x0]
  42c100:	b	42c794 <ferror@plt+0x28f04>
  42c104:	ldr	x0, [sp, #472]
  42c108:	add	x2, sp, #0x178
  42c10c:	add	x1, sp, #0x17c
  42c110:	mov	x4, x2
  42c114:	mov	x3, x1
  42c118:	mov	w2, #0x0                   	// #0
  42c11c:	ldr	x1, [sp, #952]
  42c120:	bl	40f70c <ferror@plt+0xbe7c>
  42c124:	str	x0, [sp, #504]
  42c128:	ldr	x1, [sp, #472]
  42c12c:	ldr	w0, [sp, #380]
  42c130:	mov	w0, w0
  42c134:	add	x0, x1, x0
  42c138:	str	x0, [sp, #472]
  42c13c:	ldr	x0, [sp, #504]
  42c140:	str	w0, [sp, #572]
  42c144:	ldr	w0, [sp, #572]
  42c148:	ldr	x1, [sp, #504]
  42c14c:	cmp	x1, x0
  42c150:	b.eq	42c160 <ferror@plt+0x288d0>  // b.none
  42c154:	ldr	w0, [sp, #376]
  42c158:	orr	w0, w0, #0x2
  42c15c:	str	w0, [sp, #376]
  42c160:	ldr	w0, [sp, #376]
  42c164:	bl	40f21c <ferror@plt+0xb98c>
  42c168:	ldr	w1, [sp, #572]
  42c16c:	ldr	x0, [sp, #1096]
  42c170:	bl	428390 <ferror@plt+0x24b00>
  42c174:	cmp	w0, #0x0
  42c178:	b.lt	42c794 <ferror@plt+0x28f04>  // b.tstop
  42c17c:	ldr	x0, [sp, #1096]
  42c180:	ldr	x1, [x0, #24]
  42c184:	ldr	w0, [sp, #572]
  42c188:	lsl	x0, x0, #1
  42c18c:	add	x0, x1, x0
  42c190:	mov	w1, #0x7                   	// #7
  42c194:	strh	w1, [x0]
  42c198:	b	42c794 <ferror@plt+0x28f04>
  42c19c:	ldr	x0, [sp, #472]
  42c1a0:	add	x2, sp, #0x170
  42c1a4:	add	x1, sp, #0x174
  42c1a8:	mov	x4, x2
  42c1ac:	mov	x3, x1
  42c1b0:	mov	w2, #0x0                   	// #0
  42c1b4:	ldr	x1, [sp, #952]
  42c1b8:	bl	40f70c <ferror@plt+0xbe7c>
  42c1bc:	str	x0, [sp, #512]
  42c1c0:	ldr	x1, [sp, #472]
  42c1c4:	ldr	w0, [sp, #372]
  42c1c8:	mov	w0, w0
  42c1cc:	add	x0, x1, x0
  42c1d0:	str	x0, [sp, #472]
  42c1d4:	ldr	x0, [sp, #512]
  42c1d8:	str	w0, [sp, #572]
  42c1dc:	ldr	w0, [sp, #572]
  42c1e0:	ldr	x1, [sp, #512]
  42c1e4:	cmp	x1, x0
  42c1e8:	b.eq	42c1f8 <ferror@plt+0x28968>  // b.none
  42c1ec:	ldr	w0, [sp, #368]
  42c1f0:	orr	w0, w0, #0x2
  42c1f4:	str	w0, [sp, #368]
  42c1f8:	ldr	w0, [sp, #368]
  42c1fc:	bl	40f21c <ferror@plt+0xb98c>
  42c200:	ldr	x0, [sp, #472]
  42c204:	add	x1, sp, #0x16c
  42c208:	mov	x4, #0x0                   	// #0
  42c20c:	mov	x3, x1
  42c210:	mov	w2, #0x0                   	// #0
  42c214:	ldr	x1, [sp, #952]
  42c218:	bl	40f70c <ferror@plt+0xbe7c>
  42c21c:	ldr	x1, [sp, #472]
  42c220:	ldr	w0, [sp, #364]
  42c224:	mov	w0, w0
  42c228:	add	x0, x1, x0
  42c22c:	str	x0, [sp, #472]
  42c230:	ldr	w1, [sp, #572]
  42c234:	ldr	x0, [sp, #1096]
  42c238:	bl	428390 <ferror@plt+0x24b00>
  42c23c:	cmp	w0, #0x0
  42c240:	b.lt	42c794 <ferror@plt+0x28f04>  // b.tstop
  42c244:	ldr	x0, [sp, #1096]
  42c248:	ldr	x1, [x0, #24]
  42c24c:	ldr	w0, [sp, #572]
  42c250:	lsl	x0, x0, #1
  42c254:	add	x0, x1, x0
  42c258:	mov	w1, #0x7                   	// #7
  42c25c:	strh	w1, [x0]
  42c260:	b	42c794 <ferror@plt+0x28f04>
  42c264:	ldr	x0, [sp, #472]
  42c268:	add	x1, sp, #0x168
  42c26c:	mov	x4, #0x0                   	// #0
  42c270:	mov	x3, x1
  42c274:	mov	w2, #0x0                   	// #0
  42c278:	ldr	x1, [sp, #952]
  42c27c:	bl	40f70c <ferror@plt+0xbe7c>
  42c280:	ldr	x1, [sp, #472]
  42c284:	ldr	w0, [sp, #360]
  42c288:	mov	w0, w0
  42c28c:	add	x0, x1, x0
  42c290:	str	x0, [sp, #472]
  42c294:	ldr	x0, [sp, #472]
  42c298:	add	x1, sp, #0x164
  42c29c:	mov	x4, #0x0                   	// #0
  42c2a0:	mov	x3, x1
  42c2a4:	mov	w2, #0x0                   	// #0
  42c2a8:	ldr	x1, [sp, #952]
  42c2ac:	bl	40f70c <ferror@plt+0xbe7c>
  42c2b0:	ldr	x1, [sp, #472]
  42c2b4:	ldr	w0, [sp, #356]
  42c2b8:	mov	w0, w0
  42c2bc:	add	x0, x1, x0
  42c2c0:	str	x0, [sp, #472]
  42c2c4:	b	42c794 <ferror@plt+0x28f04>
  42c2c8:	ldr	x0, [sp, #472]
  42c2cc:	add	x1, sp, #0x160
  42c2d0:	mov	x4, #0x0                   	// #0
  42c2d4:	mov	x3, x1
  42c2d8:	mov	w2, #0x0                   	// #0
  42c2dc:	ldr	x1, [sp, #952]
  42c2e0:	bl	40f70c <ferror@plt+0xbe7c>
  42c2e4:	ldr	x1, [sp, #472]
  42c2e8:	ldr	w0, [sp, #352]
  42c2ec:	mov	w0, w0
  42c2f0:	add	x0, x1, x0
  42c2f4:	str	x0, [sp, #472]
  42c2f8:	b	42c794 <ferror@plt+0x28f04>
  42c2fc:	ldr	x0, [sp, #472]
  42c300:	add	x1, sp, #0x15c
  42c304:	mov	x4, #0x0                   	// #0
  42c308:	mov	x3, x1
  42c30c:	mov	w2, #0x0                   	// #0
  42c310:	ldr	x1, [sp, #952]
  42c314:	bl	40f70c <ferror@plt+0xbe7c>
  42c318:	ldr	x1, [sp, #472]
  42c31c:	ldr	w0, [sp, #348]
  42c320:	mov	w0, w0
  42c324:	add	x0, x1, x0
  42c328:	str	x0, [sp, #472]
  42c32c:	b	42c794 <ferror@plt+0x28f04>
  42c330:	ldr	x0, [sp, #472]
  42c334:	add	x2, sp, #0x154
  42c338:	add	x1, sp, #0x158
  42c33c:	mov	x4, x2
  42c340:	mov	x3, x1
  42c344:	mov	w2, #0x0                   	// #0
  42c348:	ldr	x1, [sp, #952]
  42c34c:	bl	40f70c <ferror@plt+0xbe7c>
  42c350:	str	x0, [sp, #520]
  42c354:	ldr	x1, [sp, #472]
  42c358:	ldr	w0, [sp, #344]
  42c35c:	mov	w0, w0
  42c360:	add	x0, x1, x0
  42c364:	str	x0, [sp, #472]
  42c368:	ldr	x0, [sp, #520]
  42c36c:	str	x0, [sp, #536]
  42c370:	ldr	x1, [sp, #536]
  42c374:	ldr	x0, [sp, #520]
  42c378:	cmp	x1, x0
  42c37c:	b.eq	42c38c <ferror@plt+0x28afc>  // b.none
  42c380:	ldr	w0, [sp, #340]
  42c384:	orr	w0, w0, #0x2
  42c388:	str	w0, [sp, #340]
  42c38c:	ldr	w0, [sp, #340]
  42c390:	bl	40f21c <ferror@plt+0xb98c>
  42c394:	ldr	x1, [sp, #472]
  42c398:	ldr	x0, [sp, #536]
  42c39c:	add	x0, x1, x0
  42c3a0:	str	x0, [sp, #528]
  42c3a4:	ldr	x0, [sp, #472]
  42c3a8:	ldr	x1, [sp, #528]
  42c3ac:	cmp	x1, x0
  42c3b0:	b.cs	42c3d4 <ferror@plt+0x28b44>  // b.hs, b.nlast
  42c3b4:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42c3b8:	add	x0, x0, #0xaf8
  42c3bc:	bl	403840 <gettext@plt>
  42c3c0:	ldr	x1, [sp, #536]
  42c3c4:	bl	44dcd0 <warn@@Base>
  42c3c8:	ldr	x0, [sp, #1120]
  42c3cc:	str	x0, [sp, #472]
  42c3d0:	b	42c794 <ferror@plt+0x28f04>
  42c3d4:	ldr	x0, [sp, #528]
  42c3d8:	str	x0, [sp, #472]
  42c3dc:	b	42c794 <ferror@plt+0x28f04>
  42c3e0:	ldr	x0, [sp, #472]
  42c3e4:	add	x2, sp, #0x14c
  42c3e8:	add	x1, sp, #0x150
  42c3ec:	mov	x4, x2
  42c3f0:	mov	x3, x1
  42c3f4:	mov	w2, #0x0                   	// #0
  42c3f8:	ldr	x1, [sp, #952]
  42c3fc:	bl	40f70c <ferror@plt+0xbe7c>
  42c400:	str	x0, [sp, #552]
  42c404:	ldr	x1, [sp, #472]
  42c408:	ldr	w0, [sp, #336]
  42c40c:	mov	w0, w0
  42c410:	add	x0, x1, x0
  42c414:	str	x0, [sp, #472]
  42c418:	ldr	x0, [sp, #552]
  42c41c:	str	w0, [sp, #572]
  42c420:	ldr	w0, [sp, #572]
  42c424:	ldr	x1, [sp, #552]
  42c428:	cmp	x1, x0
  42c42c:	b.eq	42c43c <ferror@plt+0x28bac>  // b.none
  42c430:	ldr	w0, [sp, #332]
  42c434:	orr	w0, w0, #0x2
  42c438:	str	w0, [sp, #332]
  42c43c:	ldr	w0, [sp, #332]
  42c440:	bl	40f21c <ferror@plt+0xb98c>
  42c444:	ldr	x0, [sp, #472]
  42c448:	add	x2, sp, #0x144
  42c44c:	add	x1, sp, #0x148
  42c450:	mov	x4, x2
  42c454:	mov	x3, x1
  42c458:	mov	w2, #0x0                   	// #0
  42c45c:	ldr	x1, [sp, #952]
  42c460:	bl	40f70c <ferror@plt+0xbe7c>
  42c464:	str	x0, [sp, #544]
  42c468:	ldr	x1, [sp, #472]
  42c46c:	ldr	w0, [sp, #328]
  42c470:	mov	w0, w0
  42c474:	add	x0, x1, x0
  42c478:	str	x0, [sp, #472]
  42c47c:	ldr	x0, [sp, #544]
  42c480:	str	x0, [sp, #536]
  42c484:	ldr	x1, [sp, #536]
  42c488:	ldr	x0, [sp, #544]
  42c48c:	cmp	x1, x0
  42c490:	b.eq	42c4a0 <ferror@plt+0x28c10>  // b.none
  42c494:	ldr	w0, [sp, #324]
  42c498:	orr	w0, w0, #0x2
  42c49c:	str	w0, [sp, #324]
  42c4a0:	ldr	w0, [sp, #324]
  42c4a4:	bl	40f21c <ferror@plt+0xb98c>
  42c4a8:	ldr	x1, [sp, #472]
  42c4ac:	ldr	x0, [sp, #536]
  42c4b0:	add	x0, x1, x0
  42c4b4:	str	x0, [sp, #528]
  42c4b8:	ldr	x0, [sp, #472]
  42c4bc:	ldr	x1, [sp, #528]
  42c4c0:	cmp	x1, x0
  42c4c4:	b.cs	42c4e8 <ferror@plt+0x28c58>  // b.hs, b.nlast
  42c4c8:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42c4cc:	add	x0, x0, #0xb20
  42c4d0:	bl	403840 <gettext@plt>
  42c4d4:	ldr	x1, [sp, #536]
  42c4d8:	bl	44dcd0 <warn@@Base>
  42c4dc:	ldr	x0, [sp, #1120]
  42c4e0:	str	x0, [sp, #472]
  42c4e4:	b	42c4f0 <ferror@plt+0x28c60>
  42c4e8:	ldr	x0, [sp, #528]
  42c4ec:	str	x0, [sp, #472]
  42c4f0:	ldr	w1, [sp, #572]
  42c4f4:	ldr	x0, [sp, #1096]
  42c4f8:	bl	428390 <ferror@plt+0x24b00>
  42c4fc:	cmp	w0, #0x0
  42c500:	b.lt	42c794 <ferror@plt+0x28f04>  // b.tstop
  42c504:	ldr	x0, [sp, #1096]
  42c508:	ldr	x1, [x0, #24]
  42c50c:	ldr	w0, [sp, #572]
  42c510:	lsl	x0, x0, #1
  42c514:	add	x0, x1, x0
  42c518:	mov	w1, #0x7                   	// #7
  42c51c:	strh	w1, [x0]
  42c520:	b	42c794 <ferror@plt+0x28f04>
  42c524:	ldr	x0, [sp, #472]
  42c528:	add	x2, sp, #0x13c
  42c52c:	add	x1, sp, #0x140
  42c530:	mov	x4, x2
  42c534:	mov	x3, x1
  42c538:	mov	w2, #0x0                   	// #0
  42c53c:	ldr	x1, [sp, #952]
  42c540:	bl	40f70c <ferror@plt+0xbe7c>
  42c544:	str	x0, [sp, #560]
  42c548:	ldr	x1, [sp, #472]
  42c54c:	ldr	w0, [sp, #320]
  42c550:	mov	w0, w0
  42c554:	add	x0, x1, x0
  42c558:	str	x0, [sp, #472]
  42c55c:	ldr	x0, [sp, #560]
  42c560:	str	w0, [sp, #572]
  42c564:	ldr	w0, [sp, #572]
  42c568:	ldr	x1, [sp, #560]
  42c56c:	cmp	x1, x0
  42c570:	b.eq	42c580 <ferror@plt+0x28cf0>  // b.none
  42c574:	ldr	w0, [sp, #316]
  42c578:	orr	w0, w0, #0x2
  42c57c:	str	w0, [sp, #316]
  42c580:	ldr	w0, [sp, #316]
  42c584:	bl	40f21c <ferror@plt+0xb98c>
  42c588:	ldr	x0, [sp, #472]
  42c58c:	add	x1, sp, #0x138
  42c590:	mov	x4, #0x0                   	// #0
  42c594:	mov	x3, x1
  42c598:	mov	w2, #0x1                   	// #1
  42c59c:	ldr	x1, [sp, #952]
  42c5a0:	bl	40f70c <ferror@plt+0xbe7c>
  42c5a4:	ldr	x1, [sp, #472]
  42c5a8:	ldr	w0, [sp, #312]
  42c5ac:	mov	w0, w0
  42c5b0:	add	x0, x1, x0
  42c5b4:	str	x0, [sp, #472]
  42c5b8:	ldr	w1, [sp, #572]
  42c5bc:	ldr	x0, [sp, #1096]
  42c5c0:	bl	428390 <ferror@plt+0x24b00>
  42c5c4:	cmp	w0, #0x0
  42c5c8:	b.lt	42c794 <ferror@plt+0x28f04>  // b.tstop
  42c5cc:	ldr	x0, [sp, #1096]
  42c5d0:	ldr	x1, [x0, #24]
  42c5d4:	ldr	w0, [sp, #572]
  42c5d8:	lsl	x0, x0, #1
  42c5dc:	add	x0, x1, x0
  42c5e0:	mov	w1, #0x7                   	// #7
  42c5e4:	strh	w1, [x0]
  42c5e8:	b	42c794 <ferror@plt+0x28f04>
  42c5ec:	ldr	x0, [sp, #472]
  42c5f0:	add	x1, sp, #0x134
  42c5f4:	mov	x4, #0x0                   	// #0
  42c5f8:	mov	x3, x1
  42c5fc:	mov	w2, #0x0                   	// #0
  42c600:	ldr	x1, [sp, #952]
  42c604:	bl	40f70c <ferror@plt+0xbe7c>
  42c608:	ldr	x1, [sp, #472]
  42c60c:	ldr	w0, [sp, #308]
  42c610:	mov	w0, w0
  42c614:	add	x0, x1, x0
  42c618:	str	x0, [sp, #472]
  42c61c:	ldr	x0, [sp, #472]
  42c620:	add	x1, sp, #0x130
  42c624:	mov	x4, #0x0                   	// #0
  42c628:	mov	x3, x1
  42c62c:	mov	w2, #0x1                   	// #1
  42c630:	ldr	x1, [sp, #952]
  42c634:	bl	40f70c <ferror@plt+0xbe7c>
  42c638:	ldr	x1, [sp, #472]
  42c63c:	ldr	w0, [sp, #304]
  42c640:	mov	w0, w0
  42c644:	add	x0, x1, x0
  42c648:	str	x0, [sp, #472]
  42c64c:	b	42c794 <ferror@plt+0x28f04>
  42c650:	ldr	x0, [sp, #472]
  42c654:	add	x1, sp, #0x12c
  42c658:	mov	x4, #0x0                   	// #0
  42c65c:	mov	x3, x1
  42c660:	mov	w2, #0x1                   	// #1
  42c664:	ldr	x1, [sp, #952]
  42c668:	bl	40f70c <ferror@plt+0xbe7c>
  42c66c:	ldr	x1, [sp, #472]
  42c670:	ldr	w0, [sp, #300]
  42c674:	mov	w0, w0
  42c678:	add	x0, x1, x0
  42c67c:	str	x0, [sp, #472]
  42c680:	b	42c794 <ferror@plt+0x28f04>
  42c684:	ldr	x0, [sp, #472]
  42c688:	add	x0, x0, #0x8
  42c68c:	str	x0, [sp, #472]
  42c690:	b	42c794 <ferror@plt+0x28f04>
  42c694:	ldr	x0, [sp, #472]
  42c698:	add	x1, sp, #0x128
  42c69c:	mov	x4, #0x0                   	// #0
  42c6a0:	mov	x3, x1
  42c6a4:	mov	w2, #0x0                   	// #0
  42c6a8:	ldr	x1, [sp, #952]
  42c6ac:	bl	40f70c <ferror@plt+0xbe7c>
  42c6b0:	ldr	x1, [sp, #472]
  42c6b4:	ldr	w0, [sp, #296]
  42c6b8:	mov	w0, w0
  42c6bc:	add	x0, x1, x0
  42c6c0:	str	x0, [sp, #472]
  42c6c4:	b	42c794 <ferror@plt+0x28f04>
  42c6c8:	ldr	x0, [sp, #472]
  42c6cc:	add	x2, sp, #0x120
  42c6d0:	add	x1, sp, #0x124
  42c6d4:	mov	x4, x2
  42c6d8:	mov	x3, x1
  42c6dc:	mov	w2, #0x0                   	// #0
  42c6e0:	ldr	x1, [sp, #952]
  42c6e4:	bl	40f70c <ferror@plt+0xbe7c>
  42c6e8:	str	x0, [sp, #576]
  42c6ec:	ldr	x1, [sp, #472]
  42c6f0:	ldr	w0, [sp, #292]
  42c6f4:	mov	w0, w0
  42c6f8:	add	x0, x1, x0
  42c6fc:	str	x0, [sp, #472]
  42c700:	ldr	x0, [sp, #576]
  42c704:	str	w0, [sp, #572]
  42c708:	ldr	w0, [sp, #572]
  42c70c:	ldr	x1, [sp, #576]
  42c710:	cmp	x1, x0
  42c714:	b.eq	42c724 <ferror@plt+0x28e94>  // b.none
  42c718:	ldr	w0, [sp, #288]
  42c71c:	orr	w0, w0, #0x2
  42c720:	str	w0, [sp, #288]
  42c724:	ldr	w0, [sp, #288]
  42c728:	bl	40f21c <ferror@plt+0xb98c>
  42c72c:	ldr	x0, [sp, #472]
  42c730:	add	x1, sp, #0x11c
  42c734:	mov	x4, #0x0                   	// #0
  42c738:	mov	x3, x1
  42c73c:	mov	w2, #0x0                   	// #0
  42c740:	ldr	x1, [sp, #952]
  42c744:	bl	40f70c <ferror@plt+0xbe7c>
  42c748:	ldr	x1, [sp, #472]
  42c74c:	ldr	w0, [sp, #284]
  42c750:	mov	w0, w0
  42c754:	add	x0, x1, x0
  42c758:	str	x0, [sp, #472]
  42c75c:	ldr	w1, [sp, #572]
  42c760:	ldr	x0, [sp, #1096]
  42c764:	bl	428390 <ferror@plt+0x24b00>
  42c768:	cmp	w0, #0x0
  42c76c:	b.lt	42c794 <ferror@plt+0x28f04>  // b.tstop
  42c770:	ldr	x0, [sp, #1096]
  42c774:	ldr	x1, [x0, #24]
  42c778:	ldr	w0, [sp, #572]
  42c77c:	lsl	x0, x0, #1
  42c780:	add	x0, x1, x0
  42c784:	mov	w1, #0x7                   	// #7
  42c788:	strh	w1, [x0]
  42c78c:	b	42c794 <ferror@plt+0x28f04>
  42c790:	nop
  42c794:	ldr	x0, [sp, #472]
  42c798:	ldr	x1, [sp, #1120]
  42c79c:	cmp	x1, x0
  42c7a0:	b.hi	42bdcc <ferror@plt+0x2853c>  // b.pmore
  42c7a4:	ldr	x0, [sp, #888]
  42c7a8:	str	x0, [sp, #472]
  42c7ac:	mov	w0, #0x1                   	// #1
  42c7b0:	str	w0, [sp, #1080]
  42c7b4:	b	42eca4 <ferror@plt+0x2b414>
  42c7b8:	adrp	x0, 455000 <warn@@Base+0x7330>
  42c7bc:	add	x0, x0, #0xe08
  42c7c0:	str	x0, [sp, #976]
  42c7c4:	ldr	x0, [sp, #472]
  42c7c8:	add	x1, x0, #0x1
  42c7cc:	str	x1, [sp, #472]
  42c7d0:	ldrb	w0, [x0]
  42c7d4:	str	w0, [sp, #992]
  42c7d8:	ldr	w0, [sp, #992]
  42c7dc:	and	w0, w0, #0x3f
  42c7e0:	str	w0, [sp, #884]
  42c7e4:	ldr	w0, [sp, #992]
  42c7e8:	and	w0, w0, #0xc0
  42c7ec:	cmp	w0, #0x0
  42c7f0:	b.eq	42c800 <ferror@plt+0x28f70>  // b.none
  42c7f4:	ldr	w0, [sp, #992]
  42c7f8:	and	w0, w0, #0xc0
  42c7fc:	str	w0, [sp, #992]
  42c800:	ldr	w0, [sp, #992]
  42c804:	cmp	w0, #0x0
  42c808:	b.eq	42c810 <ferror@plt+0x28f80>  // b.none
  42c80c:	str	wzr, [sp, #1080]
  42c810:	ldr	w0, [sp, #992]
  42c814:	cmp	w0, #0xc0
  42c818:	b.hi	42ec58 <ferror@plt+0x2b3c8>  // b.pmore
  42c81c:	adrp	x1, 45f000 <warn@@Base+0x11330>
  42c820:	add	x1, x1, #0x3ac
  42c824:	ldr	w0, [x1, w0, uxtw #2]
  42c828:	adr	x1, 42c834 <ferror@plt+0x28fa4>
  42c82c:	add	x0, x1, w0, sxtw #2
  42c830:	br	x0
  42c834:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42c838:	add	x0, x0, #0x2d8
  42c83c:	ldr	w0, [x0]
  42c840:	cmp	w0, #0x0
  42c844:	b.eq	42c864 <ferror@plt+0x28fd4>  // b.none
  42c848:	add	x1, sp, #0x1d4
  42c84c:	add	x0, sp, #0x1c4
  42c850:	mov	x2, x1
  42c854:	mov	x1, x0
  42c858:	ldr	x0, [sp, #1096]
  42c85c:	bl	429d04 <ferror@plt+0x26474>
  42c860:	b	42c8bc <ferror@plt+0x2902c>
  42c864:	ldr	x0, [sp, #1096]
  42c868:	ldr	w1, [x0, #48]
  42c86c:	ldr	w0, [sp, #884]
  42c870:	mul	w19, w1, w0
  42c874:	ldr	x0, [sp, #1096]
  42c878:	ldr	x1, [x0, #56]
  42c87c:	ldr	x0, [sp, #1096]
  42c880:	ldr	w2, [x0, #48]
  42c884:	ldr	w0, [sp, #884]
  42c888:	mul	w0, w2, w0
  42c88c:	mov	w0, w0
  42c890:	add	x1, x1, x0
  42c894:	ldr	x0, [sp, #1096]
  42c898:	ldrb	w0, [x0, #94]
  42c89c:	mov	w2, w0
  42c8a0:	mov	x0, #0x0                   	// #0
  42c8a4:	bl	40f444 <ferror@plt+0xbbb4>
  42c8a8:	mov	x2, x0
  42c8ac:	mov	w1, w19
  42c8b0:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42c8b4:	add	x0, x0, #0xb48
  42c8b8:	bl	403780 <printf@plt>
  42c8bc:	ldr	x0, [sp, #1096]
  42c8c0:	ldr	x1, [x0, #56]
  42c8c4:	ldr	x0, [sp, #1096]
  42c8c8:	ldr	w2, [x0, #48]
  42c8cc:	ldr	w0, [sp, #884]
  42c8d0:	mul	w0, w2, w0
  42c8d4:	mov	w0, w0
  42c8d8:	add	x1, x1, x0
  42c8dc:	ldr	x0, [sp, #1096]
  42c8e0:	str	x1, [x0, #56]
  42c8e4:	b	42eca4 <ferror@plt+0x2b414>
  42c8e8:	ldr	x0, [sp, #472]
  42c8ec:	add	x2, sp, #0x114
  42c8f0:	add	x1, sp, #0x118
  42c8f4:	mov	x4, x2
  42c8f8:	mov	x3, x1
  42c8fc:	mov	w2, #0x0                   	// #0
  42c900:	ldr	x1, [sp, #952]
  42c904:	bl	40f70c <ferror@plt+0xbe7c>
  42c908:	str	x0, [sp, #872]
  42c90c:	ldr	x1, [sp, #472]
  42c910:	ldr	w0, [sp, #280]
  42c914:	mov	w0, w0
  42c918:	add	x0, x1, x0
  42c91c:	str	x0, [sp, #472]
  42c920:	ldr	x0, [sp, #872]
  42c924:	str	x0, [sp, #864]
  42c928:	ldr	x1, [sp, #864]
  42c92c:	ldr	x0, [sp, #872]
  42c930:	cmp	x1, x0
  42c934:	b.eq	42c944 <ferror@plt+0x290b4>  // b.none
  42c938:	ldr	w0, [sp, #276]
  42c93c:	orr	w0, w0, #0x2
  42c940:	str	w0, [sp, #276]
  42c944:	ldr	w0, [sp, #276]
  42c948:	bl	40f21c <ferror@plt+0xb98c>
  42c94c:	ldr	x0, [sp, #1096]
  42c950:	ldr	w0, [x0, #16]
  42c954:	ldr	w1, [sp, #884]
  42c958:	cmp	w1, w0
  42c95c:	b.cc	42c968 <ferror@plt+0x290d8>  // b.lo, b.ul, b.last
  42c960:	ldr	x0, [sp, #928]
  42c964:	str	x0, [sp, #976]
  42c968:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42c96c:	add	x0, x0, #0x2d8
  42c970:	ldr	w0, [x0]
  42c974:	cmp	w0, #0x0
  42c978:	b.eq	42c98c <ferror@plt+0x290fc>  // b.none
  42c97c:	ldr	x0, [sp, #976]
  42c980:	ldrb	w0, [x0]
  42c984:	cmp	w0, #0x0
  42c988:	b.eq	42c9c4 <ferror@plt+0x29134>  // b.none
  42c98c:	mov	w1, #0x0                   	// #0
  42c990:	ldr	w0, [sp, #884]
  42c994:	bl	429c54 <ferror@plt+0x263c4>
  42c998:	mov	x2, x0
  42c99c:	ldr	x0, [sp, #1096]
  42c9a0:	ldr	w0, [x0, #52]
  42c9a4:	sxtw	x1, w0
  42c9a8:	ldr	x0, [sp, #864]
  42c9ac:	mul	x0, x1, x0
  42c9b0:	mov	x3, x0
  42c9b4:	ldr	x1, [sp, #976]
  42c9b8:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42c9bc:	add	x0, x0, #0xb68
  42c9c0:	bl	403780 <printf@plt>
  42c9c4:	ldr	x0, [sp, #976]
  42c9c8:	ldrb	w0, [x0]
  42c9cc:	cmp	w0, #0x0
  42c9d0:	b.ne	42eca4 <ferror@plt+0x2b414>  // b.any
  42c9d4:	ldr	x0, [sp, #1096]
  42c9d8:	ldr	x1, [x0, #24]
  42c9dc:	ldr	w0, [sp, #884]
  42c9e0:	lsl	x0, x0, #1
  42c9e4:	add	x0, x1, x0
  42c9e8:	mov	w1, #0x80                  	// #128
  42c9ec:	strh	w1, [x0]
  42c9f0:	ldr	x0, [sp, #1096]
  42c9f4:	ldr	w0, [x0, #52]
  42c9f8:	sxtw	x0, w0
  42c9fc:	mov	w1, w0
  42ca00:	ldr	x0, [sp, #864]
  42ca04:	mul	w2, w1, w0
  42ca08:	ldr	x0, [sp, #1096]
  42ca0c:	ldr	x1, [x0, #32]
  42ca10:	ldr	w0, [sp, #884]
  42ca14:	lsl	x0, x0, #2
  42ca18:	add	x0, x1, x0
  42ca1c:	mov	w1, w2
  42ca20:	str	w1, [x0]
  42ca24:	b	42eca4 <ferror@plt+0x2b414>
  42ca28:	ldr	x0, [sp, #1096]
  42ca2c:	ldr	w0, [x0, #16]
  42ca30:	ldr	w1, [sp, #884]
  42ca34:	cmp	w1, w0
  42ca38:	b.cc	42ca44 <ferror@plt+0x291b4>  // b.lo, b.ul, b.last
  42ca3c:	ldr	x0, [sp, #928]
  42ca40:	str	x0, [sp, #976]
  42ca44:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42ca48:	add	x0, x0, #0x2d8
  42ca4c:	ldr	w0, [x0]
  42ca50:	cmp	w0, #0x0
  42ca54:	b.eq	42ca68 <ferror@plt+0x291d8>  // b.none
  42ca58:	ldr	x0, [sp, #976]
  42ca5c:	ldrb	w0, [x0]
  42ca60:	cmp	w0, #0x0
  42ca64:	b.eq	42ca88 <ferror@plt+0x291f8>  // b.none
  42ca68:	mov	w1, #0x0                   	// #0
  42ca6c:	ldr	w0, [sp, #884]
  42ca70:	bl	429c54 <ferror@plt+0x263c4>
  42ca74:	mov	x2, x0
  42ca78:	ldr	x1, [sp, #976]
  42ca7c:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42ca80:	add	x0, x0, #0xb90
  42ca84:	bl	403780 <printf@plt>
  42ca88:	ldr	x0, [sp, #976]
  42ca8c:	ldrb	w0, [x0]
  42ca90:	cmp	w0, #0x0
  42ca94:	b.eq	42ca9c <ferror@plt+0x2920c>  // b.none
  42ca98:	b	42eca4 <ferror@plt+0x2b414>
  42ca9c:	ldr	x0, [sp, #456]
  42caa0:	ldr	w0, [x0, #16]
  42caa4:	ldr	w1, [sp, #884]
  42caa8:	cmp	w1, w0
  42caac:	b.cs	42cae4 <ferror@plt+0x29254>  // b.hs, b.nlast
  42cab0:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42cab4:	add	x0, x0, #0x2d8
  42cab8:	ldr	w0, [x0]
  42cabc:	cmp	w0, #0x0
  42cac0:	b.eq	42cb1c <ferror@plt+0x2928c>  // b.none
  42cac4:	ldr	x0, [sp, #456]
  42cac8:	ldr	x1, [x0, #24]
  42cacc:	ldr	w0, [sp, #884]
  42cad0:	lsl	x0, x0, #1
  42cad4:	add	x0, x1, x0
  42cad8:	ldrsh	w0, [x0]
  42cadc:	cmn	w0, #0x1
  42cae0:	b.ne	42cb1c <ferror@plt+0x2928c>  // b.any
  42cae4:	ldr	x0, [sp, #1096]
  42cae8:	ldr	x1, [x0, #24]
  42caec:	ldr	w0, [sp, #884]
  42caf0:	lsl	x0, x0, #1
  42caf4:	add	x0, x1, x0
  42caf8:	mov	w1, #0x7                   	// #7
  42cafc:	strh	w1, [x0]
  42cb00:	ldr	x0, [sp, #1096]
  42cb04:	ldr	x1, [x0, #32]
  42cb08:	ldr	w0, [sp, #884]
  42cb0c:	lsl	x0, x0, #2
  42cb10:	add	x0, x1, x0
  42cb14:	str	wzr, [x0]
  42cb18:	b	42cb7c <ferror@plt+0x292ec>
  42cb1c:	ldr	x0, [sp, #456]
  42cb20:	ldr	x1, [x0, #24]
  42cb24:	ldr	w0, [sp, #884]
  42cb28:	lsl	x0, x0, #1
  42cb2c:	add	x1, x1, x0
  42cb30:	ldr	x0, [sp, #1096]
  42cb34:	ldr	x2, [x0, #24]
  42cb38:	ldr	w0, [sp, #884]
  42cb3c:	lsl	x0, x0, #1
  42cb40:	add	x0, x2, x0
  42cb44:	ldrsh	w1, [x1]
  42cb48:	strh	w1, [x0]
  42cb4c:	ldr	x0, [sp, #456]
  42cb50:	ldr	x1, [x0, #32]
  42cb54:	ldr	w0, [sp, #884]
  42cb58:	lsl	x0, x0, #2
  42cb5c:	add	x1, x1, x0
  42cb60:	ldr	x0, [sp, #1096]
  42cb64:	ldr	x2, [x0, #32]
  42cb68:	ldr	w0, [sp, #884]
  42cb6c:	lsl	x0, x0, #2
  42cb70:	add	x0, x2, x0
  42cb74:	ldr	w1, [x1]
  42cb78:	str	w1, [x0]
  42cb7c:	b	42eca4 <ferror@plt+0x2b414>
  42cb80:	ldr	x0, [sp, #1096]
  42cb84:	ldrb	w0, [x0, #92]
  42cb88:	mov	w1, w0
  42cb8c:	add	x0, sp, #0x1d8
  42cb90:	ldr	x3, [sp, #1120]
  42cb94:	ldr	x2, [sp, #40]
  42cb98:	bl	40f2d4 <ferror@plt+0xba44>
  42cb9c:	str	x0, [sp, #592]
  42cba0:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42cba4:	add	x0, x0, #0x2d8
  42cba8:	ldr	w0, [x0]
  42cbac:	cmp	w0, #0x0
  42cbb0:	b.eq	42cbd0 <ferror@plt+0x29340>  // b.none
  42cbb4:	add	x1, sp, #0x1d4
  42cbb8:	add	x0, sp, #0x1c4
  42cbbc:	mov	x2, x1
  42cbc0:	mov	x1, x0
  42cbc4:	ldr	x0, [sp, #1096]
  42cbc8:	bl	429d04 <ferror@plt+0x26474>
  42cbcc:	b	42cbf8 <ferror@plt+0x29368>
  42cbd0:	ldr	x0, [sp, #1096]
  42cbd4:	ldrb	w0, [x0, #94]
  42cbd8:	mov	w2, w0
  42cbdc:	ldr	x1, [sp, #592]
  42cbe0:	mov	x0, #0x0                   	// #0
  42cbe4:	bl	40f444 <ferror@plt+0xbbb4>
  42cbe8:	mov	x1, x0
  42cbec:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42cbf0:	add	x0, x0, #0xba8
  42cbf4:	bl	403780 <printf@plt>
  42cbf8:	ldr	x0, [sp, #1096]
  42cbfc:	ldr	x1, [sp, #592]
  42cc00:	str	x1, [x0, #56]
  42cc04:	b	42eca4 <ferror@plt+0x2b414>
  42cc08:	mov	w0, #0x1                   	// #1
  42cc0c:	str	w0, [sp, #972]
  42cc10:	ldr	w0, [sp, #972]
  42cc14:	cmp	w0, #0x8
  42cc18:	b.ls	42cc4c <ferror@plt+0x293bc>  // b.plast
  42cc1c:	ldr	w0, [sp, #972]
  42cc20:	mov	x2, x0
  42cc24:	adrp	x0, 455000 <warn@@Base+0x7330>
  42cc28:	add	x1, x0, #0xec0
  42cc2c:	adrp	x0, 455000 <warn@@Base+0x7330>
  42cc30:	add	x0, x0, #0xf10
  42cc34:	bl	402f90 <ngettext@plt>
  42cc38:	mov	w2, #0x8                   	// #8
  42cc3c:	ldr	w1, [sp, #972]
  42cc40:	bl	44dbd0 <error@@Base>
  42cc44:	mov	w0, #0x8                   	// #8
  42cc48:	str	w0, [sp, #972]
  42cc4c:	ldr	x1, [sp, #472]
  42cc50:	ldr	w0, [sp, #972]
  42cc54:	add	x0, x1, x0
  42cc58:	ldr	x1, [sp, #952]
  42cc5c:	cmp	x1, x0
  42cc60:	b.hi	42cc8c <ferror@plt+0x293fc>  // b.pmore
  42cc64:	ldr	x0, [sp, #472]
  42cc68:	ldr	x1, [sp, #952]
  42cc6c:	cmp	x1, x0
  42cc70:	b.ls	42cc88 <ferror@plt+0x293f8>  // b.plast
  42cc74:	ldr	x0, [sp, #472]
  42cc78:	ldr	x1, [sp, #952]
  42cc7c:	sub	x0, x1, x0
  42cc80:	str	w0, [sp, #972]
  42cc84:	b	42cc8c <ferror@plt+0x293fc>
  42cc88:	str	wzr, [sp, #972]
  42cc8c:	ldr	w0, [sp, #972]
  42cc90:	cmp	w0, #0x0
  42cc94:	b.eq	42cca4 <ferror@plt+0x29414>  // b.none
  42cc98:	ldr	w0, [sp, #972]
  42cc9c:	cmp	w0, #0x8
  42cca0:	b.ls	42ccac <ferror@plt+0x2941c>  // b.plast
  42cca4:	str	xzr, [sp, #984]
  42cca8:	b	42ccc8 <ferror@plt+0x29438>
  42ccac:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42ccb0:	add	x0, x0, #0x2f8
  42ccb4:	ldr	x2, [x0]
  42ccb8:	ldr	x0, [sp, #472]
  42ccbc:	ldr	w1, [sp, #972]
  42ccc0:	blr	x2
  42ccc4:	str	x0, [sp, #984]
  42ccc8:	ldr	x0, [sp, #472]
  42cccc:	add	x0, x0, #0x1
  42ccd0:	str	x0, [sp, #472]
  42ccd4:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42ccd8:	add	x0, x0, #0x2d8
  42ccdc:	ldr	w0, [x0]
  42cce0:	cmp	w0, #0x0
  42cce4:	b.eq	42cd04 <ferror@plt+0x29474>  // b.none
  42cce8:	add	x1, sp, #0x1d4
  42ccec:	add	x0, sp, #0x1c4
  42ccf0:	mov	x2, x1
  42ccf4:	mov	x1, x0
  42ccf8:	ldr	x0, [sp, #1096]
  42ccfc:	bl	429d04 <ferror@plt+0x26474>
  42cd00:	b	42cd60 <ferror@plt+0x294d0>
  42cd04:	ldr	x0, [sp, #1096]
  42cd08:	ldr	w0, [x0, #48]
  42cd0c:	mov	w1, w0
  42cd10:	ldr	x0, [sp, #984]
  42cd14:	mul	x19, x1, x0
  42cd18:	ldr	x0, [sp, #1096]
  42cd1c:	ldr	x1, [x0, #56]
  42cd20:	ldr	x0, [sp, #1096]
  42cd24:	ldr	w0, [x0, #48]
  42cd28:	mov	w2, w0
  42cd2c:	ldr	x0, [sp, #984]
  42cd30:	mul	x0, x2, x0
  42cd34:	add	x1, x1, x0
  42cd38:	ldr	x0, [sp, #1096]
  42cd3c:	ldrb	w0, [x0, #94]
  42cd40:	mov	w2, w0
  42cd44:	mov	x0, #0x0                   	// #0
  42cd48:	bl	40f444 <ferror@plt+0xbbb4>
  42cd4c:	mov	x2, x0
  42cd50:	mov	x1, x19
  42cd54:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42cd58:	add	x0, x0, #0xbc0
  42cd5c:	bl	403780 <printf@plt>
  42cd60:	ldr	x0, [sp, #1096]
  42cd64:	ldr	x1, [x0, #56]
  42cd68:	ldr	x0, [sp, #1096]
  42cd6c:	ldr	w0, [x0, #48]
  42cd70:	mov	w2, w0
  42cd74:	ldr	x0, [sp, #984]
  42cd78:	mul	x0, x2, x0
  42cd7c:	add	x1, x1, x0
  42cd80:	ldr	x0, [sp, #1096]
  42cd84:	str	x1, [x0, #56]
  42cd88:	b	42eca4 <ferror@plt+0x2b414>
  42cd8c:	mov	w0, #0x2                   	// #2
  42cd90:	str	w0, [sp, #968]
  42cd94:	ldr	w0, [sp, #968]
  42cd98:	cmp	w0, #0x8
  42cd9c:	b.ls	42cdd0 <ferror@plt+0x29540>  // b.plast
  42cda0:	ldr	w0, [sp, #968]
  42cda4:	mov	x2, x0
  42cda8:	adrp	x0, 455000 <warn@@Base+0x7330>
  42cdac:	add	x1, x0, #0xec0
  42cdb0:	adrp	x0, 455000 <warn@@Base+0x7330>
  42cdb4:	add	x0, x0, #0xf10
  42cdb8:	bl	402f90 <ngettext@plt>
  42cdbc:	mov	w2, #0x8                   	// #8
  42cdc0:	ldr	w1, [sp, #968]
  42cdc4:	bl	44dbd0 <error@@Base>
  42cdc8:	mov	w0, #0x8                   	// #8
  42cdcc:	str	w0, [sp, #968]
  42cdd0:	ldr	x1, [sp, #472]
  42cdd4:	ldr	w0, [sp, #968]
  42cdd8:	add	x0, x1, x0
  42cddc:	ldr	x1, [sp, #1120]
  42cde0:	cmp	x1, x0
  42cde4:	b.hi	42ce10 <ferror@plt+0x29580>  // b.pmore
  42cde8:	ldr	x0, [sp, #472]
  42cdec:	ldr	x1, [sp, #1120]
  42cdf0:	cmp	x1, x0
  42cdf4:	b.ls	42ce0c <ferror@plt+0x2957c>  // b.plast
  42cdf8:	ldr	x0, [sp, #472]
  42cdfc:	ldr	x1, [sp, #1120]
  42ce00:	sub	x0, x1, x0
  42ce04:	str	w0, [sp, #968]
  42ce08:	b	42ce10 <ferror@plt+0x29580>
  42ce0c:	str	wzr, [sp, #968]
  42ce10:	ldr	w0, [sp, #968]
  42ce14:	cmp	w0, #0x0
  42ce18:	b.eq	42ce28 <ferror@plt+0x29598>  // b.none
  42ce1c:	ldr	w0, [sp, #968]
  42ce20:	cmp	w0, #0x8
  42ce24:	b.ls	42ce30 <ferror@plt+0x295a0>  // b.plast
  42ce28:	str	xzr, [sp, #984]
  42ce2c:	b	42ce4c <ferror@plt+0x295bc>
  42ce30:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42ce34:	add	x0, x0, #0x2f8
  42ce38:	ldr	x2, [x0]
  42ce3c:	ldr	x0, [sp, #472]
  42ce40:	ldr	w1, [sp, #968]
  42ce44:	blr	x2
  42ce48:	str	x0, [sp, #984]
  42ce4c:	ldr	x0, [sp, #472]
  42ce50:	add	x0, x0, #0x2
  42ce54:	str	x0, [sp, #472]
  42ce58:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42ce5c:	add	x0, x0, #0x2d8
  42ce60:	ldr	w0, [x0]
  42ce64:	cmp	w0, #0x0
  42ce68:	b.eq	42ce88 <ferror@plt+0x295f8>  // b.none
  42ce6c:	add	x1, sp, #0x1d4
  42ce70:	add	x0, sp, #0x1c4
  42ce74:	mov	x2, x1
  42ce78:	mov	x1, x0
  42ce7c:	ldr	x0, [sp, #1096]
  42ce80:	bl	429d04 <ferror@plt+0x26474>
  42ce84:	b	42cee4 <ferror@plt+0x29654>
  42ce88:	ldr	x0, [sp, #1096]
  42ce8c:	ldr	w0, [x0, #48]
  42ce90:	mov	w1, w0
  42ce94:	ldr	x0, [sp, #984]
  42ce98:	mul	x19, x1, x0
  42ce9c:	ldr	x0, [sp, #1096]
  42cea0:	ldr	x1, [x0, #56]
  42cea4:	ldr	x0, [sp, #1096]
  42cea8:	ldr	w0, [x0, #48]
  42ceac:	mov	w2, w0
  42ceb0:	ldr	x0, [sp, #984]
  42ceb4:	mul	x0, x2, x0
  42ceb8:	add	x1, x1, x0
  42cebc:	ldr	x0, [sp, #1096]
  42cec0:	ldrb	w0, [x0, #94]
  42cec4:	mov	w2, w0
  42cec8:	mov	x0, #0x0                   	// #0
  42cecc:	bl	40f444 <ferror@plt+0xbbb4>
  42ced0:	mov	x2, x0
  42ced4:	mov	x1, x19
  42ced8:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42cedc:	add	x0, x0, #0xbe8
  42cee0:	bl	403780 <printf@plt>
  42cee4:	ldr	x0, [sp, #1096]
  42cee8:	ldr	x1, [x0, #56]
  42ceec:	ldr	x0, [sp, #1096]
  42cef0:	ldr	w0, [x0, #48]
  42cef4:	mov	w2, w0
  42cef8:	ldr	x0, [sp, #984]
  42cefc:	mul	x0, x2, x0
  42cf00:	add	x1, x1, x0
  42cf04:	ldr	x0, [sp, #1096]
  42cf08:	str	x1, [x0, #56]
  42cf0c:	b	42eca4 <ferror@plt+0x2b414>
  42cf10:	mov	w0, #0x4                   	// #4
  42cf14:	str	w0, [sp, #964]
  42cf18:	ldr	w0, [sp, #964]
  42cf1c:	cmp	w0, #0x8
  42cf20:	b.ls	42cf54 <ferror@plt+0x296c4>  // b.plast
  42cf24:	ldr	w0, [sp, #964]
  42cf28:	mov	x2, x0
  42cf2c:	adrp	x0, 455000 <warn@@Base+0x7330>
  42cf30:	add	x1, x0, #0xec0
  42cf34:	adrp	x0, 455000 <warn@@Base+0x7330>
  42cf38:	add	x0, x0, #0xf10
  42cf3c:	bl	402f90 <ngettext@plt>
  42cf40:	mov	w2, #0x8                   	// #8
  42cf44:	ldr	w1, [sp, #964]
  42cf48:	bl	44dbd0 <error@@Base>
  42cf4c:	mov	w0, #0x8                   	// #8
  42cf50:	str	w0, [sp, #964]
  42cf54:	ldr	x1, [sp, #472]
  42cf58:	ldr	w0, [sp, #964]
  42cf5c:	add	x0, x1, x0
  42cf60:	ldr	x1, [sp, #1120]
  42cf64:	cmp	x1, x0
  42cf68:	b.hi	42cf94 <ferror@plt+0x29704>  // b.pmore
  42cf6c:	ldr	x0, [sp, #472]
  42cf70:	ldr	x1, [sp, #1120]
  42cf74:	cmp	x1, x0
  42cf78:	b.ls	42cf90 <ferror@plt+0x29700>  // b.plast
  42cf7c:	ldr	x0, [sp, #472]
  42cf80:	ldr	x1, [sp, #1120]
  42cf84:	sub	x0, x1, x0
  42cf88:	str	w0, [sp, #964]
  42cf8c:	b	42cf94 <ferror@plt+0x29704>
  42cf90:	str	wzr, [sp, #964]
  42cf94:	ldr	w0, [sp, #964]
  42cf98:	cmp	w0, #0x0
  42cf9c:	b.eq	42cfac <ferror@plt+0x2971c>  // b.none
  42cfa0:	ldr	w0, [sp, #964]
  42cfa4:	cmp	w0, #0x8
  42cfa8:	b.ls	42cfb4 <ferror@plt+0x29724>  // b.plast
  42cfac:	str	xzr, [sp, #984]
  42cfb0:	b	42cfd0 <ferror@plt+0x29740>
  42cfb4:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42cfb8:	add	x0, x0, #0x2f8
  42cfbc:	ldr	x2, [x0]
  42cfc0:	ldr	x0, [sp, #472]
  42cfc4:	ldr	w1, [sp, #964]
  42cfc8:	blr	x2
  42cfcc:	str	x0, [sp, #984]
  42cfd0:	ldr	x0, [sp, #472]
  42cfd4:	add	x0, x0, #0x4
  42cfd8:	str	x0, [sp, #472]
  42cfdc:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42cfe0:	add	x0, x0, #0x2d8
  42cfe4:	ldr	w0, [x0]
  42cfe8:	cmp	w0, #0x0
  42cfec:	b.eq	42d00c <ferror@plt+0x2977c>  // b.none
  42cff0:	add	x1, sp, #0x1d4
  42cff4:	add	x0, sp, #0x1c4
  42cff8:	mov	x2, x1
  42cffc:	mov	x1, x0
  42d000:	ldr	x0, [sp, #1096]
  42d004:	bl	429d04 <ferror@plt+0x26474>
  42d008:	b	42d068 <ferror@plt+0x297d8>
  42d00c:	ldr	x0, [sp, #1096]
  42d010:	ldr	w0, [x0, #48]
  42d014:	mov	w1, w0
  42d018:	ldr	x0, [sp, #984]
  42d01c:	mul	x19, x1, x0
  42d020:	ldr	x0, [sp, #1096]
  42d024:	ldr	x1, [x0, #56]
  42d028:	ldr	x0, [sp, #1096]
  42d02c:	ldr	w0, [x0, #48]
  42d030:	mov	w2, w0
  42d034:	ldr	x0, [sp, #984]
  42d038:	mul	x0, x2, x0
  42d03c:	add	x1, x1, x0
  42d040:	ldr	x0, [sp, #1096]
  42d044:	ldrb	w0, [x0, #94]
  42d048:	mov	w2, w0
  42d04c:	mov	x0, #0x0                   	// #0
  42d050:	bl	40f444 <ferror@plt+0xbbb4>
  42d054:	mov	x2, x0
  42d058:	mov	x1, x19
  42d05c:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42d060:	add	x0, x0, #0xc10
  42d064:	bl	403780 <printf@plt>
  42d068:	ldr	x0, [sp, #1096]
  42d06c:	ldr	x1, [x0, #56]
  42d070:	ldr	x0, [sp, #1096]
  42d074:	ldr	w0, [x0, #48]
  42d078:	mov	w2, w0
  42d07c:	ldr	x0, [sp, #984]
  42d080:	mul	x0, x2, x0
  42d084:	add	x1, x1, x0
  42d088:	ldr	x0, [sp, #1096]
  42d08c:	str	x1, [x0, #56]
  42d090:	b	42eca4 <ferror@plt+0x2b414>
  42d094:	ldr	x0, [sp, #472]
  42d098:	add	x2, sp, #0x10c
  42d09c:	add	x1, sp, #0x110
  42d0a0:	mov	x4, x2
  42d0a4:	mov	x3, x1
  42d0a8:	mov	w2, #0x0                   	// #0
  42d0ac:	ldr	x1, [sp, #952]
  42d0b0:	bl	40f70c <ferror@plt+0xbe7c>
  42d0b4:	str	x0, [sp, #608]
  42d0b8:	ldr	x1, [sp, #472]
  42d0bc:	ldr	w0, [sp, #272]
  42d0c0:	mov	w0, w0
  42d0c4:	add	x0, x1, x0
  42d0c8:	str	x0, [sp, #472]
  42d0cc:	ldr	x0, [sp, #608]
  42d0d0:	str	w0, [sp, #852]
  42d0d4:	ldr	w0, [sp, #852]
  42d0d8:	ldr	x1, [sp, #608]
  42d0dc:	cmp	x1, x0
  42d0e0:	b.eq	42d0f0 <ferror@plt+0x29860>  // b.none
  42d0e4:	ldr	w0, [sp, #268]
  42d0e8:	orr	w0, w0, #0x2
  42d0ec:	str	w0, [sp, #268]
  42d0f0:	ldr	w0, [sp, #268]
  42d0f4:	bl	40f21c <ferror@plt+0xb98c>
  42d0f8:	ldr	x0, [sp, #472]
  42d0fc:	add	x2, sp, #0x104
  42d100:	add	x1, sp, #0x108
  42d104:	mov	x4, x2
  42d108:	mov	x3, x1
  42d10c:	mov	w2, #0x0                   	// #0
  42d110:	ldr	x1, [sp, #952]
  42d114:	bl	40f70c <ferror@plt+0xbe7c>
  42d118:	str	x0, [sp, #600]
  42d11c:	ldr	x1, [sp, #472]
  42d120:	ldr	w0, [sp, #264]
  42d124:	mov	w0, w0
  42d128:	add	x0, x1, x0
  42d12c:	str	x0, [sp, #472]
  42d130:	ldr	x0, [sp, #600]
  42d134:	str	x0, [sp, #864]
  42d138:	ldr	x1, [sp, #864]
  42d13c:	ldr	x0, [sp, #600]
  42d140:	cmp	x1, x0
  42d144:	b.eq	42d154 <ferror@plt+0x298c4>  // b.none
  42d148:	ldr	w0, [sp, #260]
  42d14c:	orr	w0, w0, #0x2
  42d150:	str	w0, [sp, #260]
  42d154:	ldr	w0, [sp, #260]
  42d158:	bl	40f21c <ferror@plt+0xb98c>
  42d15c:	ldr	x0, [sp, #1096]
  42d160:	ldr	w0, [x0, #16]
  42d164:	ldr	w1, [sp, #852]
  42d168:	cmp	w1, w0
  42d16c:	b.cc	42d178 <ferror@plt+0x298e8>  // b.lo, b.ul, b.last
  42d170:	ldr	x0, [sp, #928]
  42d174:	str	x0, [sp, #976]
  42d178:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42d17c:	add	x0, x0, #0x2d8
  42d180:	ldr	w0, [x0]
  42d184:	cmp	w0, #0x0
  42d188:	b.eq	42d19c <ferror@plt+0x2990c>  // b.none
  42d18c:	ldr	x0, [sp, #976]
  42d190:	ldrb	w0, [x0]
  42d194:	cmp	w0, #0x0
  42d198:	b.eq	42d1d4 <ferror@plt+0x29944>  // b.none
  42d19c:	mov	w1, #0x0                   	// #0
  42d1a0:	ldr	w0, [sp, #852]
  42d1a4:	bl	429c54 <ferror@plt+0x263c4>
  42d1a8:	mov	x2, x0
  42d1ac:	ldr	x0, [sp, #1096]
  42d1b0:	ldr	w0, [x0, #52]
  42d1b4:	sxtw	x1, w0
  42d1b8:	ldr	x0, [sp, #864]
  42d1bc:	mul	x0, x1, x0
  42d1c0:	mov	x3, x0
  42d1c4:	ldr	x1, [sp, #976]
  42d1c8:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42d1cc:	add	x0, x0, #0xc38
  42d1d0:	bl	403780 <printf@plt>
  42d1d4:	ldr	x0, [sp, #976]
  42d1d8:	ldrb	w0, [x0]
  42d1dc:	cmp	w0, #0x0
  42d1e0:	b.ne	42eca4 <ferror@plt+0x2b414>  // b.any
  42d1e4:	ldr	x0, [sp, #1096]
  42d1e8:	ldr	x1, [x0, #24]
  42d1ec:	ldr	w0, [sp, #852]
  42d1f0:	lsl	x0, x0, #1
  42d1f4:	add	x0, x1, x0
  42d1f8:	mov	w1, #0x80                  	// #128
  42d1fc:	strh	w1, [x0]
  42d200:	ldr	x0, [sp, #1096]
  42d204:	ldr	w0, [x0, #52]
  42d208:	sxtw	x0, w0
  42d20c:	mov	w1, w0
  42d210:	ldr	x0, [sp, #864]
  42d214:	mul	w2, w1, w0
  42d218:	ldr	x0, [sp, #1096]
  42d21c:	ldr	x1, [x0, #32]
  42d220:	ldr	w0, [sp, #852]
  42d224:	lsl	x0, x0, #2
  42d228:	add	x0, x1, x0
  42d22c:	mov	w1, w2
  42d230:	str	w1, [x0]
  42d234:	b	42eca4 <ferror@plt+0x2b414>
  42d238:	ldr	x0, [sp, #472]
  42d23c:	add	x2, sp, #0xfc
  42d240:	add	x1, sp, #0x100
  42d244:	mov	x4, x2
  42d248:	mov	x3, x1
  42d24c:	mov	w2, #0x0                   	// #0
  42d250:	ldr	x1, [sp, #952]
  42d254:	bl	40f70c <ferror@plt+0xbe7c>
  42d258:	str	x0, [sp, #768]
  42d25c:	ldr	x1, [sp, #472]
  42d260:	ldr	w0, [sp, #256]
  42d264:	mov	w0, w0
  42d268:	add	x0, x1, x0
  42d26c:	str	x0, [sp, #472]
  42d270:	ldr	x0, [sp, #768]
  42d274:	str	w0, [sp, #852]
  42d278:	ldr	w0, [sp, #852]
  42d27c:	ldr	x1, [sp, #768]
  42d280:	cmp	x1, x0
  42d284:	b.eq	42d294 <ferror@plt+0x29a04>  // b.none
  42d288:	ldr	w0, [sp, #252]
  42d28c:	orr	w0, w0, #0x2
  42d290:	str	w0, [sp, #252]
  42d294:	ldr	w0, [sp, #252]
  42d298:	bl	40f21c <ferror@plt+0xb98c>
  42d29c:	ldr	x0, [sp, #472]
  42d2a0:	add	x2, sp, #0xf4
  42d2a4:	add	x1, sp, #0xf8
  42d2a8:	mov	x4, x2
  42d2ac:	mov	x3, x1
  42d2b0:	mov	w2, #0x0                   	// #0
  42d2b4:	ldr	x1, [sp, #952]
  42d2b8:	bl	40f70c <ferror@plt+0xbe7c>
  42d2bc:	str	x0, [sp, #760]
  42d2c0:	ldr	x1, [sp, #472]
  42d2c4:	ldr	w0, [sp, #248]
  42d2c8:	mov	w0, w0
  42d2cc:	add	x0, x1, x0
  42d2d0:	str	x0, [sp, #472]
  42d2d4:	ldr	x0, [sp, #760]
  42d2d8:	str	x0, [sp, #864]
  42d2dc:	ldr	x1, [sp, #864]
  42d2e0:	ldr	x0, [sp, #760]
  42d2e4:	cmp	x1, x0
  42d2e8:	b.eq	42d2f8 <ferror@plt+0x29a68>  // b.none
  42d2ec:	ldr	w0, [sp, #244]
  42d2f0:	orr	w0, w0, #0x2
  42d2f4:	str	w0, [sp, #244]
  42d2f8:	ldr	w0, [sp, #244]
  42d2fc:	bl	40f21c <ferror@plt+0xb98c>
  42d300:	ldr	x0, [sp, #1096]
  42d304:	ldr	w0, [x0, #16]
  42d308:	ldr	w1, [sp, #852]
  42d30c:	cmp	w1, w0
  42d310:	b.cc	42d31c <ferror@plt+0x29a8c>  // b.lo, b.ul, b.last
  42d314:	ldr	x0, [sp, #928]
  42d318:	str	x0, [sp, #976]
  42d31c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42d320:	add	x0, x0, #0x2d8
  42d324:	ldr	w0, [x0]
  42d328:	cmp	w0, #0x0
  42d32c:	b.eq	42d340 <ferror@plt+0x29ab0>  // b.none
  42d330:	ldr	x0, [sp, #976]
  42d334:	ldrb	w0, [x0]
  42d338:	cmp	w0, #0x0
  42d33c:	b.eq	42d378 <ferror@plt+0x29ae8>  // b.none
  42d340:	mov	w1, #0x0                   	// #0
  42d344:	ldr	w0, [sp, #852]
  42d348:	bl	429c54 <ferror@plt+0x263c4>
  42d34c:	mov	x2, x0
  42d350:	ldr	x0, [sp, #1096]
  42d354:	ldr	w0, [x0, #52]
  42d358:	sxtw	x1, w0
  42d35c:	ldr	x0, [sp, #864]
  42d360:	mul	x0, x1, x0
  42d364:	mov	x3, x0
  42d368:	ldr	x1, [sp, #976]
  42d36c:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42d370:	add	x0, x0, #0xc68
  42d374:	bl	403780 <printf@plt>
  42d378:	ldr	x0, [sp, #976]
  42d37c:	ldrb	w0, [x0]
  42d380:	cmp	w0, #0x0
  42d384:	b.ne	42eca4 <ferror@plt+0x2b414>  // b.any
  42d388:	ldr	x0, [sp, #1096]
  42d38c:	ldr	x1, [x0, #24]
  42d390:	ldr	w0, [sp, #852]
  42d394:	lsl	x0, x0, #1
  42d398:	add	x0, x1, x0
  42d39c:	mov	w1, #0x14                  	// #20
  42d3a0:	strh	w1, [x0]
  42d3a4:	ldr	x0, [sp, #1096]
  42d3a8:	ldr	w0, [x0, #52]
  42d3ac:	sxtw	x0, w0
  42d3b0:	mov	w1, w0
  42d3b4:	ldr	x0, [sp, #864]
  42d3b8:	mul	w2, w1, w0
  42d3bc:	ldr	x0, [sp, #1096]
  42d3c0:	ldr	x1, [x0, #32]
  42d3c4:	ldr	w0, [sp, #852]
  42d3c8:	lsl	x0, x0, #2
  42d3cc:	add	x0, x1, x0
  42d3d0:	mov	w1, w2
  42d3d4:	str	w1, [x0]
  42d3d8:	b	42eca4 <ferror@plt+0x2b414>
  42d3dc:	ldr	x0, [sp, #472]
  42d3e0:	add	x2, sp, #0xec
  42d3e4:	add	x1, sp, #0xf0
  42d3e8:	mov	x4, x2
  42d3ec:	mov	x3, x1
  42d3f0:	mov	w2, #0x0                   	// #0
  42d3f4:	ldr	x1, [sp, #952]
  42d3f8:	bl	40f70c <ferror@plt+0xbe7c>
  42d3fc:	str	x0, [sp, #616]
  42d400:	ldr	x1, [sp, #472]
  42d404:	ldr	w0, [sp, #240]
  42d408:	mov	w0, w0
  42d40c:	add	x0, x1, x0
  42d410:	str	x0, [sp, #472]
  42d414:	ldr	x0, [sp, #616]
  42d418:	str	w0, [sp, #852]
  42d41c:	ldr	w0, [sp, #852]
  42d420:	ldr	x1, [sp, #616]
  42d424:	cmp	x1, x0
  42d428:	b.eq	42d438 <ferror@plt+0x29ba8>  // b.none
  42d42c:	ldr	w0, [sp, #236]
  42d430:	orr	w0, w0, #0x2
  42d434:	str	w0, [sp, #236]
  42d438:	ldr	w0, [sp, #236]
  42d43c:	bl	40f21c <ferror@plt+0xb98c>
  42d440:	ldr	x0, [sp, #1096]
  42d444:	ldr	w0, [x0, #16]
  42d448:	ldr	w1, [sp, #852]
  42d44c:	cmp	w1, w0
  42d450:	b.cc	42d45c <ferror@plt+0x29bcc>  // b.lo, b.ul, b.last
  42d454:	ldr	x0, [sp, #928]
  42d458:	str	x0, [sp, #976]
  42d45c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42d460:	add	x0, x0, #0x2d8
  42d464:	ldr	w0, [x0]
  42d468:	cmp	w0, #0x0
  42d46c:	b.eq	42d480 <ferror@plt+0x29bf0>  // b.none
  42d470:	ldr	x0, [sp, #976]
  42d474:	ldrb	w0, [x0]
  42d478:	cmp	w0, #0x0
  42d47c:	b.eq	42d4a0 <ferror@plt+0x29c10>  // b.none
  42d480:	mov	w1, #0x0                   	// #0
  42d484:	ldr	w0, [sp, #852]
  42d488:	bl	429c54 <ferror@plt+0x263c4>
  42d48c:	mov	x2, x0
  42d490:	ldr	x1, [sp, #976]
  42d494:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42d498:	add	x0, x0, #0xc90
  42d49c:	bl	403780 <printf@plt>
  42d4a0:	ldr	x0, [sp, #976]
  42d4a4:	ldrb	w0, [x0]
  42d4a8:	cmp	w0, #0x0
  42d4ac:	b.eq	42d4b4 <ferror@plt+0x29c24>  // b.none
  42d4b0:	b	42eca4 <ferror@plt+0x2b414>
  42d4b4:	ldr	x0, [sp, #456]
  42d4b8:	ldr	w0, [x0, #16]
  42d4bc:	ldr	w1, [sp, #852]
  42d4c0:	cmp	w1, w0
  42d4c4:	b.cc	42d500 <ferror@plt+0x29c70>  // b.lo, b.ul, b.last
  42d4c8:	ldr	x0, [sp, #1096]
  42d4cc:	ldr	x1, [x0, #24]
  42d4d0:	ldr	w0, [sp, #852]
  42d4d4:	lsl	x0, x0, #1
  42d4d8:	add	x0, x1, x0
  42d4dc:	mov	w1, #0x7                   	// #7
  42d4e0:	strh	w1, [x0]
  42d4e4:	ldr	x0, [sp, #1096]
  42d4e8:	ldr	x1, [x0, #32]
  42d4ec:	ldr	w0, [sp, #852]
  42d4f0:	lsl	x0, x0, #2
  42d4f4:	add	x0, x1, x0
  42d4f8:	str	wzr, [x0]
  42d4fc:	b	42eca4 <ferror@plt+0x2b414>
  42d500:	ldr	x0, [sp, #456]
  42d504:	ldr	x1, [x0, #24]
  42d508:	ldr	w0, [sp, #852]
  42d50c:	lsl	x0, x0, #1
  42d510:	add	x1, x1, x0
  42d514:	ldr	x0, [sp, #1096]
  42d518:	ldr	x2, [x0, #24]
  42d51c:	ldr	w0, [sp, #852]
  42d520:	lsl	x0, x0, #1
  42d524:	add	x0, x2, x0
  42d528:	ldrsh	w1, [x1]
  42d52c:	strh	w1, [x0]
  42d530:	ldr	x0, [sp, #456]
  42d534:	ldr	x1, [x0, #32]
  42d538:	ldr	w0, [sp, #852]
  42d53c:	lsl	x0, x0, #2
  42d540:	add	x1, x1, x0
  42d544:	ldr	x0, [sp, #1096]
  42d548:	ldr	x2, [x0, #32]
  42d54c:	ldr	w0, [sp, #852]
  42d550:	lsl	x0, x0, #2
  42d554:	add	x0, x2, x0
  42d558:	ldr	w1, [x1]
  42d55c:	str	w1, [x0]
  42d560:	b	42eca4 <ferror@plt+0x2b414>
  42d564:	ldr	x0, [sp, #472]
  42d568:	add	x2, sp, #0xe4
  42d56c:	add	x1, sp, #0xe8
  42d570:	mov	x4, x2
  42d574:	mov	x3, x1
  42d578:	mov	w2, #0x0                   	// #0
  42d57c:	ldr	x1, [sp, #952]
  42d580:	bl	40f70c <ferror@plt+0xbe7c>
  42d584:	str	x0, [sp, #624]
  42d588:	ldr	x1, [sp, #472]
  42d58c:	ldr	w0, [sp, #232]
  42d590:	mov	w0, w0
  42d594:	add	x0, x1, x0
  42d598:	str	x0, [sp, #472]
  42d59c:	ldr	x0, [sp, #624]
  42d5a0:	str	w0, [sp, #852]
  42d5a4:	ldr	w0, [sp, #852]
  42d5a8:	ldr	x1, [sp, #624]
  42d5ac:	cmp	x1, x0
  42d5b0:	b.eq	42d5c0 <ferror@plt+0x29d30>  // b.none
  42d5b4:	ldr	w0, [sp, #228]
  42d5b8:	orr	w0, w0, #0x2
  42d5bc:	str	w0, [sp, #228]
  42d5c0:	ldr	w0, [sp, #228]
  42d5c4:	bl	40f21c <ferror@plt+0xb98c>
  42d5c8:	ldr	x0, [sp, #1096]
  42d5cc:	ldr	w0, [x0, #16]
  42d5d0:	ldr	w1, [sp, #852]
  42d5d4:	cmp	w1, w0
  42d5d8:	b.cc	42d5e4 <ferror@plt+0x29d54>  // b.lo, b.ul, b.last
  42d5dc:	ldr	x0, [sp, #928]
  42d5e0:	str	x0, [sp, #976]
  42d5e4:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42d5e8:	add	x0, x0, #0x2d8
  42d5ec:	ldr	w0, [x0]
  42d5f0:	cmp	w0, #0x0
  42d5f4:	b.eq	42d608 <ferror@plt+0x29d78>  // b.none
  42d5f8:	ldr	x0, [sp, #976]
  42d5fc:	ldrb	w0, [x0]
  42d600:	cmp	w0, #0x0
  42d604:	b.eq	42d628 <ferror@plt+0x29d98>  // b.none
  42d608:	mov	w1, #0x0                   	// #0
  42d60c:	ldr	w0, [sp, #852]
  42d610:	bl	429c54 <ferror@plt+0x263c4>
  42d614:	mov	x2, x0
  42d618:	ldr	x1, [sp, #976]
  42d61c:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42d620:	add	x0, x0, #0xcb8
  42d624:	bl	403780 <printf@plt>
  42d628:	ldr	x0, [sp, #976]
  42d62c:	ldrb	w0, [x0]
  42d630:	cmp	w0, #0x0
  42d634:	b.ne	42eca4 <ferror@plt+0x2b414>  // b.any
  42d638:	ldr	x0, [sp, #1096]
  42d63c:	ldr	x1, [x0, #24]
  42d640:	ldr	w0, [sp, #852]
  42d644:	lsl	x0, x0, #1
  42d648:	add	x0, x1, x0
  42d64c:	mov	w1, #0x7                   	// #7
  42d650:	strh	w1, [x0]
  42d654:	ldr	x0, [sp, #1096]
  42d658:	ldr	x1, [x0, #32]
  42d65c:	ldr	w0, [sp, #852]
  42d660:	lsl	x0, x0, #2
  42d664:	add	x0, x1, x0
  42d668:	str	wzr, [x0]
  42d66c:	b	42eca4 <ferror@plt+0x2b414>
  42d670:	ldr	x0, [sp, #472]
  42d674:	add	x2, sp, #0xdc
  42d678:	add	x1, sp, #0xe0
  42d67c:	mov	x4, x2
  42d680:	mov	x3, x1
  42d684:	mov	w2, #0x0                   	// #0
  42d688:	ldr	x1, [sp, #952]
  42d68c:	bl	40f70c <ferror@plt+0xbe7c>
  42d690:	str	x0, [sp, #632]
  42d694:	ldr	x1, [sp, #472]
  42d698:	ldr	w0, [sp, #224]
  42d69c:	mov	w0, w0
  42d6a0:	add	x0, x1, x0
  42d6a4:	str	x0, [sp, #472]
  42d6a8:	ldr	x0, [sp, #632]
  42d6ac:	str	w0, [sp, #852]
  42d6b0:	ldr	w0, [sp, #852]
  42d6b4:	ldr	x1, [sp, #632]
  42d6b8:	cmp	x1, x0
  42d6bc:	b.eq	42d6cc <ferror@plt+0x29e3c>  // b.none
  42d6c0:	ldr	w0, [sp, #220]
  42d6c4:	orr	w0, w0, #0x2
  42d6c8:	str	w0, [sp, #220]
  42d6cc:	ldr	w0, [sp, #220]
  42d6d0:	bl	40f21c <ferror@plt+0xb98c>
  42d6d4:	ldr	x0, [sp, #1096]
  42d6d8:	ldr	w0, [x0, #16]
  42d6dc:	ldr	w1, [sp, #852]
  42d6e0:	cmp	w1, w0
  42d6e4:	b.cc	42d6f0 <ferror@plt+0x29e60>  // b.lo, b.ul, b.last
  42d6e8:	ldr	x0, [sp, #928]
  42d6ec:	str	x0, [sp, #976]
  42d6f0:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42d6f4:	add	x0, x0, #0x2d8
  42d6f8:	ldr	w0, [x0]
  42d6fc:	cmp	w0, #0x0
  42d700:	b.eq	42d714 <ferror@plt+0x29e84>  // b.none
  42d704:	ldr	x0, [sp, #976]
  42d708:	ldrb	w0, [x0]
  42d70c:	cmp	w0, #0x0
  42d710:	b.eq	42d734 <ferror@plt+0x29ea4>  // b.none
  42d714:	mov	w1, #0x0                   	// #0
  42d718:	ldr	w0, [sp, #852]
  42d71c:	bl	429c54 <ferror@plt+0x263c4>
  42d720:	mov	x2, x0
  42d724:	ldr	x1, [sp, #976]
  42d728:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42d72c:	add	x0, x0, #0xcd8
  42d730:	bl	403780 <printf@plt>
  42d734:	ldr	x0, [sp, #976]
  42d738:	ldrb	w0, [x0]
  42d73c:	cmp	w0, #0x0
  42d740:	b.ne	42eca4 <ferror@plt+0x2b414>  // b.any
  42d744:	ldr	x0, [sp, #1096]
  42d748:	ldr	x1, [x0, #24]
  42d74c:	ldr	w0, [sp, #852]
  42d750:	lsl	x0, x0, #1
  42d754:	add	x0, x1, x0
  42d758:	mov	w1, #0x8                   	// #8
  42d75c:	strh	w1, [x0]
  42d760:	ldr	x0, [sp, #1096]
  42d764:	ldr	x1, [x0, #32]
  42d768:	ldr	w0, [sp, #852]
  42d76c:	lsl	x0, x0, #2
  42d770:	add	x0, x1, x0
  42d774:	str	wzr, [x0]
  42d778:	b	42eca4 <ferror@plt+0x2b414>
  42d77c:	ldr	x0, [sp, #472]
  42d780:	add	x2, sp, #0xd4
  42d784:	add	x1, sp, #0xd8
  42d788:	mov	x4, x2
  42d78c:	mov	x3, x1
  42d790:	mov	w2, #0x0                   	// #0
  42d794:	ldr	x1, [sp, #952]
  42d798:	bl	40f70c <ferror@plt+0xbe7c>
  42d79c:	str	x0, [sp, #648]
  42d7a0:	ldr	x1, [sp, #472]
  42d7a4:	ldr	w0, [sp, #216]
  42d7a8:	mov	w0, w0
  42d7ac:	add	x0, x1, x0
  42d7b0:	str	x0, [sp, #472]
  42d7b4:	ldr	x0, [sp, #648]
  42d7b8:	str	w0, [sp, #852]
  42d7bc:	ldr	w0, [sp, #852]
  42d7c0:	ldr	x1, [sp, #648]
  42d7c4:	cmp	x1, x0
  42d7c8:	b.eq	42d7d8 <ferror@plt+0x29f48>  // b.none
  42d7cc:	ldr	w0, [sp, #212]
  42d7d0:	orr	w0, w0, #0x2
  42d7d4:	str	w0, [sp, #212]
  42d7d8:	ldr	w0, [sp, #212]
  42d7dc:	bl	40f21c <ferror@plt+0xb98c>
  42d7e0:	ldr	x0, [sp, #472]
  42d7e4:	add	x2, sp, #0xcc
  42d7e8:	add	x1, sp, #0xd0
  42d7ec:	mov	x4, x2
  42d7f0:	mov	x3, x1
  42d7f4:	mov	w2, #0x0                   	// #0
  42d7f8:	ldr	x1, [sp, #952]
  42d7fc:	bl	40f70c <ferror@plt+0xbe7c>
  42d800:	str	x0, [sp, #640]
  42d804:	ldr	x1, [sp, #472]
  42d808:	ldr	w0, [sp, #208]
  42d80c:	mov	w0, w0
  42d810:	add	x0, x1, x0
  42d814:	str	x0, [sp, #472]
  42d818:	ldr	x0, [sp, #640]
  42d81c:	str	x0, [sp, #864]
  42d820:	ldr	x1, [sp, #864]
  42d824:	ldr	x0, [sp, #640]
  42d828:	cmp	x1, x0
  42d82c:	b.eq	42d83c <ferror@plt+0x29fac>  // b.none
  42d830:	ldr	w0, [sp, #204]
  42d834:	orr	w0, w0, #0x2
  42d838:	str	w0, [sp, #204]
  42d83c:	ldr	w0, [sp, #204]
  42d840:	bl	40f21c <ferror@plt+0xb98c>
  42d844:	ldr	x0, [sp, #1096]
  42d848:	ldr	w0, [x0, #16]
  42d84c:	ldr	w1, [sp, #852]
  42d850:	cmp	w1, w0
  42d854:	b.cc	42d860 <ferror@plt+0x29fd0>  // b.lo, b.ul, b.last
  42d858:	ldr	x0, [sp, #928]
  42d85c:	str	x0, [sp, #976]
  42d860:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42d864:	add	x0, x0, #0x2d8
  42d868:	ldr	w0, [x0]
  42d86c:	cmp	w0, #0x0
  42d870:	b.eq	42d884 <ferror@plt+0x29ff4>  // b.none
  42d874:	ldr	x0, [sp, #976]
  42d878:	ldrb	w0, [x0]
  42d87c:	cmp	w0, #0x0
  42d880:	b.eq	42d8b4 <ferror@plt+0x2a024>  // b.none
  42d884:	mov	w1, #0x0                   	// #0
  42d888:	ldr	w0, [sp, #852]
  42d88c:	bl	429c54 <ferror@plt+0x263c4>
  42d890:	mov	x2, x0
  42d894:	ldr	x1, [sp, #976]
  42d898:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42d89c:	add	x0, x0, #0xcf8
  42d8a0:	bl	403780 <printf@plt>
  42d8a4:	ldr	x0, [sp, #864]
  42d8a8:	mov	w1, #0x0                   	// #0
  42d8ac:	bl	429c54 <ferror@plt+0x263c4>
  42d8b0:	bl	403450 <puts@plt>
  42d8b4:	ldr	x0, [sp, #976]
  42d8b8:	ldrb	w0, [x0]
  42d8bc:	cmp	w0, #0x0
  42d8c0:	b.ne	42eca4 <ferror@plt+0x2b414>  // b.any
  42d8c4:	ldr	x0, [sp, #1096]
  42d8c8:	ldr	x1, [x0, #24]
  42d8cc:	ldr	w0, [sp, #852]
  42d8d0:	lsl	x0, x0, #1
  42d8d4:	add	x0, x1, x0
  42d8d8:	mov	w1, #0x9                   	// #9
  42d8dc:	strh	w1, [x0]
  42d8e0:	ldr	x0, [sp, #1096]
  42d8e4:	ldr	x1, [x0, #32]
  42d8e8:	ldr	w0, [sp, #852]
  42d8ec:	lsl	x0, x0, #2
  42d8f0:	add	x0, x1, x0
  42d8f4:	ldr	x1, [sp, #864]
  42d8f8:	str	w1, [x0]
  42d8fc:	b	42eca4 <ferror@plt+0x2b414>
  42d900:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42d904:	add	x0, x0, #0x2d8
  42d908:	ldr	w0, [x0]
  42d90c:	cmp	w0, #0x0
  42d910:	b.ne	42d920 <ferror@plt+0x2a090>  // b.any
  42d914:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42d918:	add	x0, x0, #0xd18
  42d91c:	bl	403450 <puts@plt>
  42d920:	mov	x0, #0x60                  	// #96
  42d924:	bl	403290 <xmalloc@plt>
  42d928:	str	x0, [sp, #656]
  42d92c:	ldr	x0, [sp, #1096]
  42d930:	ldr	x1, [x0, #80]
  42d934:	ldr	x0, [sp, #656]
  42d938:	str	x1, [x0, #80]
  42d93c:	ldr	x0, [sp, #1096]
  42d940:	ldr	w1, [x0, #72]
  42d944:	ldr	x0, [sp, #656]
  42d948:	str	w1, [x0, #72]
  42d94c:	ldr	x0, [sp, #1096]
  42d950:	ldr	w1, [x0, #88]
  42d954:	ldr	x0, [sp, #656]
  42d958:	str	w1, [x0, #88]
  42d95c:	ldr	x0, [sp, #1096]
  42d960:	ldrb	w1, [x0, #93]
  42d964:	ldr	x0, [sp, #656]
  42d968:	strb	w1, [x0, #93]
  42d96c:	ldr	x0, [sp, #1096]
  42d970:	ldr	w1, [x0, #16]
  42d974:	ldr	x0, [sp, #656]
  42d978:	str	w1, [x0, #16]
  42d97c:	ldr	x0, [sp, #656]
  42d980:	ldr	w0, [x0, #16]
  42d984:	mov	w0, w0
  42d988:	mov	x1, #0x2                   	// #2
  42d98c:	bl	433500 <ferror@plt+0x2fc70>
  42d990:	mov	x1, x0
  42d994:	ldr	x0, [sp, #656]
  42d998:	str	x1, [x0, #24]
  42d99c:	ldr	x0, [sp, #656]
  42d9a0:	ldr	w0, [x0, #16]
  42d9a4:	mov	w0, w0
  42d9a8:	mov	x1, #0x4                   	// #4
  42d9ac:	bl	433500 <ferror@plt+0x2fc70>
  42d9b0:	mov	x1, x0
  42d9b4:	ldr	x0, [sp, #656]
  42d9b8:	str	x1, [x0, #32]
  42d9bc:	ldr	x0, [sp, #656]
  42d9c0:	ldr	x3, [x0, #24]
  42d9c4:	ldr	x0, [sp, #1096]
  42d9c8:	ldr	x1, [x0, #24]
  42d9cc:	ldr	x0, [sp, #656]
  42d9d0:	ldr	w0, [x0, #16]
  42d9d4:	mov	w0, w0
  42d9d8:	lsl	x0, x0, #1
  42d9dc:	mov	x2, x0
  42d9e0:	mov	x0, x3
  42d9e4:	bl	402f60 <memcpy@plt>
  42d9e8:	ldr	x0, [sp, #656]
  42d9ec:	ldr	x3, [x0, #32]
  42d9f0:	ldr	x0, [sp, #1096]
  42d9f4:	ldr	x1, [x0, #32]
  42d9f8:	ldr	x0, [sp, #656]
  42d9fc:	ldr	w0, [x0, #16]
  42da00:	mov	w0, w0
  42da04:	lsl	x0, x0, #2
  42da08:	mov	x2, x0
  42da0c:	mov	x0, x3
  42da10:	bl	402f60 <memcpy@plt>
  42da14:	ldr	x0, [sp, #656]
  42da18:	ldr	x1, [sp, #1128]
  42da1c:	str	x1, [x0]
  42da20:	ldr	x0, [sp, #656]
  42da24:	str	x0, [sp, #1128]
  42da28:	b	42eca4 <ferror@plt+0x2b414>
  42da2c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42da30:	add	x0, x0, #0x2d8
  42da34:	ldr	w0, [x0]
  42da38:	cmp	w0, #0x0
  42da3c:	b.ne	42da4c <ferror@plt+0x2a1bc>  // b.any
  42da40:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42da44:	add	x0, x0, #0xd30
  42da48:	bl	403450 <puts@plt>
  42da4c:	ldr	x0, [sp, #1128]
  42da50:	str	x0, [sp, #656]
  42da54:	ldr	x0, [sp, #656]
  42da58:	cmp	x0, #0x0
  42da5c:	b.eq	42db64 <ferror@plt+0x2a2d4>  // b.none
  42da60:	ldr	x0, [sp, #656]
  42da64:	ldr	x0, [x0]
  42da68:	str	x0, [sp, #1128]
  42da6c:	ldr	x0, [sp, #656]
  42da70:	ldr	x1, [x0, #80]
  42da74:	ldr	x0, [sp, #1096]
  42da78:	str	x1, [x0, #80]
  42da7c:	ldr	x0, [sp, #656]
  42da80:	ldr	w1, [x0, #72]
  42da84:	ldr	x0, [sp, #1096]
  42da88:	str	w1, [x0, #72]
  42da8c:	ldr	x0, [sp, #656]
  42da90:	ldr	w1, [x0, #88]
  42da94:	ldr	x0, [sp, #1096]
  42da98:	str	w1, [x0, #88]
  42da9c:	ldr	x0, [sp, #656]
  42daa0:	ldrb	w1, [x0, #93]
  42daa4:	ldr	x0, [sp, #1096]
  42daa8:	strb	w1, [x0, #93]
  42daac:	ldr	x0, [sp, #656]
  42dab0:	ldr	w0, [x0, #16]
  42dab4:	sub	w0, w0, #0x1
  42dab8:	mov	w1, w0
  42dabc:	ldr	x0, [sp, #1096]
  42dac0:	bl	428390 <ferror@plt+0x24b00>
  42dac4:	cmp	w0, #0x0
  42dac8:	b.ge	42dae8 <ferror@plt+0x2a258>  // b.tcont
  42dacc:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42dad0:	add	x0, x0, #0xd48
  42dad4:	bl	403840 <gettext@plt>
  42dad8:	bl	44dcd0 <warn@@Base>
  42dadc:	ldr	x0, [sp, #1096]
  42dae0:	str	wzr, [x0, #16]
  42dae4:	b	42eca4 <ferror@plt+0x2b414>
  42dae8:	ldr	x0, [sp, #1096]
  42daec:	ldr	x3, [x0, #24]
  42daf0:	ldr	x0, [sp, #656]
  42daf4:	ldr	x1, [x0, #24]
  42daf8:	ldr	x0, [sp, #656]
  42dafc:	ldr	w0, [x0, #16]
  42db00:	mov	w0, w0
  42db04:	lsl	x0, x0, #1
  42db08:	mov	x2, x0
  42db0c:	mov	x0, x3
  42db10:	bl	402f60 <memcpy@plt>
  42db14:	ldr	x0, [sp, #1096]
  42db18:	ldr	x3, [x0, #32]
  42db1c:	ldr	x0, [sp, #656]
  42db20:	ldr	x1, [x0, #32]
  42db24:	ldr	x0, [sp, #656]
  42db28:	ldr	w0, [x0, #16]
  42db2c:	mov	w0, w0
  42db30:	lsl	x0, x0, #2
  42db34:	mov	x2, x0
  42db38:	mov	x0, x3
  42db3c:	bl	402f60 <memcpy@plt>
  42db40:	ldr	x0, [sp, #656]
  42db44:	ldr	x0, [x0, #24]
  42db48:	bl	403510 <free@plt>
  42db4c:	ldr	x0, [sp, #656]
  42db50:	ldr	x0, [x0, #32]
  42db54:	bl	403510 <free@plt>
  42db58:	ldr	x0, [sp, #656]
  42db5c:	bl	403510 <free@plt>
  42db60:	b	42eca4 <ferror@plt+0x2b414>
  42db64:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42db68:	add	x0, x0, #0x2d8
  42db6c:	ldr	w0, [x0]
  42db70:	cmp	w0, #0x0
  42db74:	b.eq	42eca4 <ferror@plt+0x2b414>  // b.none
  42db78:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42db7c:	add	x0, x0, #0xd78
  42db80:	bl	403450 <puts@plt>
  42db84:	b	42eca4 <ferror@plt+0x2b414>
  42db88:	ldr	x0, [sp, #472]
  42db8c:	add	x2, sp, #0xc4
  42db90:	add	x1, sp, #0xc8
  42db94:	mov	x4, x2
  42db98:	mov	x3, x1
  42db9c:	mov	w2, #0x0                   	// #0
  42dba0:	ldr	x1, [sp, #952]
  42dba4:	bl	40f70c <ferror@plt+0xbe7c>
  42dba8:	str	x0, [sp, #672]
  42dbac:	ldr	x1, [sp, #472]
  42dbb0:	ldr	w0, [sp, #200]
  42dbb4:	mov	w0, w0
  42dbb8:	add	x0, x1, x0
  42dbbc:	str	x0, [sp, #472]
  42dbc0:	ldr	x0, [sp, #672]
  42dbc4:	mov	w1, w0
  42dbc8:	ldr	x0, [sp, #1096]
  42dbcc:	str	w1, [x0, #72]
  42dbd0:	ldr	x0, [sp, #1096]
  42dbd4:	ldr	w0, [x0, #72]
  42dbd8:	mov	w0, w0
  42dbdc:	ldr	x1, [sp, #672]
  42dbe0:	cmp	x1, x0
  42dbe4:	b.eq	42dbf4 <ferror@plt+0x2a364>  // b.none
  42dbe8:	ldr	w0, [sp, #196]
  42dbec:	orr	w0, w0, #0x2
  42dbf0:	str	w0, [sp, #196]
  42dbf4:	ldr	w0, [sp, #196]
  42dbf8:	bl	40f21c <ferror@plt+0xb98c>
  42dbfc:	ldr	x0, [sp, #472]
  42dc00:	add	x2, sp, #0xbc
  42dc04:	add	x1, sp, #0xc0
  42dc08:	mov	x4, x2
  42dc0c:	mov	x3, x1
  42dc10:	mov	w2, #0x0                   	// #0
  42dc14:	ldr	x1, [sp, #952]
  42dc18:	bl	40f70c <ferror@plt+0xbe7c>
  42dc1c:	str	x0, [sp, #664]
  42dc20:	ldr	x1, [sp, #472]
  42dc24:	ldr	w0, [sp, #192]
  42dc28:	mov	w0, w0
  42dc2c:	add	x0, x1, x0
  42dc30:	str	x0, [sp, #472]
  42dc34:	ldr	x0, [sp, #1096]
  42dc38:	ldr	x1, [sp, #664]
  42dc3c:	str	x1, [x0, #80]
  42dc40:	ldr	x0, [sp, #1096]
  42dc44:	ldr	x0, [x0, #80]
  42dc48:	ldr	x1, [sp, #664]
  42dc4c:	cmp	x1, x0
  42dc50:	b.eq	42dc60 <ferror@plt+0x2a3d0>  // b.none
  42dc54:	ldr	w0, [sp, #188]
  42dc58:	orr	w0, w0, #0x2
  42dc5c:	str	w0, [sp, #188]
  42dc60:	ldr	w0, [sp, #188]
  42dc64:	bl	40f21c <ferror@plt+0xb98c>
  42dc68:	ldr	x0, [sp, #1096]
  42dc6c:	strb	wzr, [x0, #93]
  42dc70:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42dc74:	add	x0, x0, #0x2d8
  42dc78:	ldr	w0, [x0]
  42dc7c:	cmp	w0, #0x0
  42dc80:	b.ne	42eca4 <ferror@plt+0x2b414>  // b.any
  42dc84:	ldr	x0, [sp, #1096]
  42dc88:	ldr	w0, [x0, #72]
  42dc8c:	mov	w1, #0x0                   	// #0
  42dc90:	bl	429c54 <ferror@plt+0x263c4>
  42dc94:	mov	x1, x0
  42dc98:	ldr	x0, [sp, #1096]
  42dc9c:	ldr	x0, [x0, #80]
  42dca0:	mov	w2, w0
  42dca4:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42dca8:	add	x0, x0, #0xd98
  42dcac:	bl	403780 <printf@plt>
  42dcb0:	b	42eca4 <ferror@plt+0x2b414>
  42dcb4:	ldr	x0, [sp, #472]
  42dcb8:	add	x2, sp, #0xb4
  42dcbc:	add	x1, sp, #0xb8
  42dcc0:	mov	x4, x2
  42dcc4:	mov	x3, x1
  42dcc8:	mov	w2, #0x0                   	// #0
  42dccc:	ldr	x1, [sp, #952]
  42dcd0:	bl	40f70c <ferror@plt+0xbe7c>
  42dcd4:	str	x0, [sp, #680]
  42dcd8:	ldr	x1, [sp, #472]
  42dcdc:	ldr	w0, [sp, #184]
  42dce0:	mov	w0, w0
  42dce4:	add	x0, x1, x0
  42dce8:	str	x0, [sp, #472]
  42dcec:	ldr	x0, [sp, #680]
  42dcf0:	mov	w1, w0
  42dcf4:	ldr	x0, [sp, #1096]
  42dcf8:	str	w1, [x0, #72]
  42dcfc:	ldr	x0, [sp, #1096]
  42dd00:	ldr	w0, [x0, #72]
  42dd04:	mov	w0, w0
  42dd08:	ldr	x1, [sp, #680]
  42dd0c:	cmp	x1, x0
  42dd10:	b.eq	42dd20 <ferror@plt+0x2a490>  // b.none
  42dd14:	ldr	w0, [sp, #180]
  42dd18:	orr	w0, w0, #0x2
  42dd1c:	str	w0, [sp, #180]
  42dd20:	ldr	w0, [sp, #180]
  42dd24:	bl	40f21c <ferror@plt+0xb98c>
  42dd28:	ldr	x0, [sp, #1096]
  42dd2c:	strb	wzr, [x0, #93]
  42dd30:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42dd34:	add	x0, x0, #0x2d8
  42dd38:	ldr	w0, [x0]
  42dd3c:	cmp	w0, #0x0
  42dd40:	b.ne	42eca4 <ferror@plt+0x2b414>  // b.any
  42dd44:	ldr	x0, [sp, #1096]
  42dd48:	ldr	w0, [x0, #72]
  42dd4c:	mov	w1, #0x0                   	// #0
  42dd50:	bl	429c54 <ferror@plt+0x263c4>
  42dd54:	mov	x1, x0
  42dd58:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42dd5c:	add	x0, x0, #0xdb8
  42dd60:	bl	403780 <printf@plt>
  42dd64:	b	42eca4 <ferror@plt+0x2b414>
  42dd68:	ldr	x0, [sp, #472]
  42dd6c:	add	x2, sp, #0xac
  42dd70:	add	x1, sp, #0xb0
  42dd74:	mov	x4, x2
  42dd78:	mov	x3, x1
  42dd7c:	mov	w2, #0x0                   	// #0
  42dd80:	ldr	x1, [sp, #952]
  42dd84:	bl	40f70c <ferror@plt+0xbe7c>
  42dd88:	str	x0, [sp, #688]
  42dd8c:	ldr	x1, [sp, #472]
  42dd90:	ldr	w0, [sp, #176]
  42dd94:	mov	w0, w0
  42dd98:	add	x0, x1, x0
  42dd9c:	str	x0, [sp, #472]
  42dda0:	ldr	x0, [sp, #1096]
  42dda4:	ldr	x1, [sp, #688]
  42dda8:	str	x1, [x0, #80]
  42ddac:	ldr	x0, [sp, #1096]
  42ddb0:	ldr	x0, [x0, #80]
  42ddb4:	ldr	x1, [sp, #688]
  42ddb8:	cmp	x1, x0
  42ddbc:	b.eq	42ddcc <ferror@plt+0x2a53c>  // b.none
  42ddc0:	ldr	w0, [sp, #172]
  42ddc4:	orr	w0, w0, #0x2
  42ddc8:	str	w0, [sp, #172]
  42ddcc:	ldr	w0, [sp, #172]
  42ddd0:	bl	40f21c <ferror@plt+0xb98c>
  42ddd4:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42ddd8:	add	x0, x0, #0x2d8
  42dddc:	ldr	w0, [x0]
  42dde0:	cmp	w0, #0x0
  42dde4:	b.ne	42eca4 <ferror@plt+0x2b414>  // b.any
  42dde8:	ldr	x0, [sp, #1096]
  42ddec:	ldr	x0, [x0, #80]
  42ddf0:	mov	w1, w0
  42ddf4:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42ddf8:	add	x0, x0, #0xdd8
  42ddfc:	bl	403780 <printf@plt>
  42de00:	b	42eca4 <ferror@plt+0x2b414>
  42de04:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42de08:	add	x0, x0, #0x2d8
  42de0c:	ldr	w0, [x0]
  42de10:	cmp	w0, #0x0
  42de14:	b.ne	42eca4 <ferror@plt+0x2b414>  // b.any
  42de18:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42de1c:	add	x0, x0, #0xdf8
  42de20:	bl	403450 <puts@plt>
  42de24:	b	42eca4 <ferror@plt+0x2b414>
  42de28:	ldr	x0, [sp, #472]
  42de2c:	add	x2, sp, #0xa4
  42de30:	add	x1, sp, #0xa8
  42de34:	mov	x4, x2
  42de38:	mov	x3, x1
  42de3c:	mov	w2, #0x0                   	// #0
  42de40:	ldr	x1, [sp, #952]
  42de44:	bl	40f70c <ferror@plt+0xbe7c>
  42de48:	str	x0, [sp, #696]
  42de4c:	ldr	x1, [sp, #472]
  42de50:	ldr	w0, [sp, #168]
  42de54:	mov	w0, w0
  42de58:	add	x0, x1, x0
  42de5c:	str	x0, [sp, #472]
  42de60:	ldr	x0, [sp, #696]
  42de64:	str	x0, [sp, #816]
  42de68:	ldr	x1, [sp, #816]
  42de6c:	ldr	x0, [sp, #696]
  42de70:	cmp	x1, x0
  42de74:	b.eq	42de84 <ferror@plt+0x2a5f4>  // b.none
  42de78:	ldr	w0, [sp, #164]
  42de7c:	orr	w0, w0, #0x2
  42de80:	str	w0, [sp, #164]
  42de84:	ldr	w0, [sp, #164]
  42de88:	bl	40f21c <ferror@plt+0xb98c>
  42de8c:	ldr	x0, [sp, #472]
  42de90:	ldr	x1, [sp, #1120]
  42de94:	cmp	x1, x0
  42de98:	b.ls	42deb8 <ferror@plt+0x2a628>  // b.plast
  42de9c:	ldr	x0, [sp, #472]
  42dea0:	ldr	x1, [sp, #1120]
  42dea4:	sub	x0, x1, x0
  42dea8:	mov	x1, x0
  42deac:	ldr	x0, [sp, #816]
  42deb0:	cmp	x0, x1
  42deb4:	b.ls	42ded0 <ferror@plt+0x2a640>  // b.plast
  42deb8:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42debc:	add	x0, x0, #0xe08
  42dec0:	bl	403840 <gettext@plt>
  42dec4:	ldr	x1, [sp, #816]
  42dec8:	bl	403780 <printf@plt>
  42decc:	b	42eca4 <ferror@plt+0x2b414>
  42ded0:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42ded4:	add	x0, x0, #0x2d8
  42ded8:	ldr	w0, [x0]
  42dedc:	cmp	w0, #0x0
  42dee0:	b.ne	42df2c <ferror@plt+0x2a69c>  // b.any
  42dee4:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42dee8:	add	x0, x0, #0xe38
  42deec:	bl	403780 <printf@plt>
  42def0:	ldr	x7, [sp, #472]
  42def4:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42def8:	add	x0, x0, #0x2bc
  42defc:	ldr	w0, [x0]
  42df00:	ldr	x6, [sp, #40]
  42df04:	mov	x5, #0x0                   	// #0
  42df08:	ldr	x4, [sp, #816]
  42df0c:	mov	w3, #0xffffffff            	// #-1
  42df10:	mov	w2, #0x0                   	// #0
  42df14:	mov	w1, w0
  42df18:	mov	x0, x7
  42df1c:	bl	41113c <ferror@plt+0xd8ac>
  42df20:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42df24:	add	x0, x0, #0xe58
  42df28:	bl	403450 <puts@plt>
  42df2c:	ldr	x0, [sp, #1096]
  42df30:	mov	w1, #0x1                   	// #1
  42df34:	strb	w1, [x0, #93]
  42df38:	ldr	x1, [sp, #472]
  42df3c:	ldr	x0, [sp, #816]
  42df40:	add	x0, x1, x0
  42df44:	str	x0, [sp, #472]
  42df48:	b	42eca4 <ferror@plt+0x2b414>
  42df4c:	ldr	x0, [sp, #472]
  42df50:	add	x2, sp, #0x9c
  42df54:	add	x1, sp, #0xa0
  42df58:	mov	x4, x2
  42df5c:	mov	x3, x1
  42df60:	mov	w2, #0x0                   	// #0
  42df64:	ldr	x1, [sp, #952]
  42df68:	bl	40f70c <ferror@plt+0xbe7c>
  42df6c:	str	x0, [sp, #712]
  42df70:	ldr	x1, [sp, #472]
  42df74:	ldr	w0, [sp, #160]
  42df78:	mov	w0, w0
  42df7c:	add	x0, x1, x0
  42df80:	str	x0, [sp, #472]
  42df84:	ldr	x0, [sp, #712]
  42df88:	str	w0, [sp, #852]
  42df8c:	ldr	w0, [sp, #852]
  42df90:	ldr	x1, [sp, #712]
  42df94:	cmp	x1, x0
  42df98:	b.eq	42dfa8 <ferror@plt+0x2a718>  // b.none
  42df9c:	ldr	w0, [sp, #156]
  42dfa0:	orr	w0, w0, #0x2
  42dfa4:	str	w0, [sp, #156]
  42dfa8:	ldr	w0, [sp, #156]
  42dfac:	bl	40f21c <ferror@plt+0xb98c>
  42dfb0:	ldr	x0, [sp, #472]
  42dfb4:	add	x2, sp, #0x94
  42dfb8:	add	x1, sp, #0x98
  42dfbc:	mov	x4, x2
  42dfc0:	mov	x3, x1
  42dfc4:	mov	w2, #0x0                   	// #0
  42dfc8:	ldr	x1, [sp, #952]
  42dfcc:	bl	40f70c <ferror@plt+0xbe7c>
  42dfd0:	str	x0, [sp, #704]
  42dfd4:	ldr	x1, [sp, #472]
  42dfd8:	ldr	w0, [sp, #152]
  42dfdc:	mov	w0, w0
  42dfe0:	add	x0, x1, x0
  42dfe4:	str	x0, [sp, #472]
  42dfe8:	ldr	x0, [sp, #704]
  42dfec:	str	x0, [sp, #816]
  42dff0:	ldr	x1, [sp, #816]
  42dff4:	ldr	x0, [sp, #704]
  42dff8:	cmp	x1, x0
  42dffc:	b.eq	42e00c <ferror@plt+0x2a77c>  // b.none
  42e000:	ldr	w0, [sp, #148]
  42e004:	orr	w0, w0, #0x2
  42e008:	str	w0, [sp, #148]
  42e00c:	ldr	w0, [sp, #148]
  42e010:	bl	40f21c <ferror@plt+0xb98c>
  42e014:	ldr	x0, [sp, #1096]
  42e018:	ldr	w0, [x0, #16]
  42e01c:	ldr	w1, [sp, #852]
  42e020:	cmp	w1, w0
  42e024:	b.cc	42e030 <ferror@plt+0x2a7a0>  // b.lo, b.ul, b.last
  42e028:	ldr	x0, [sp, #928]
  42e02c:	str	x0, [sp, #976]
  42e030:	ldr	x1, [sp, #472]
  42e034:	ldr	x0, [sp, #816]
  42e038:	add	x0, x1, x0
  42e03c:	str	x0, [sp, #792]
  42e040:	ldr	x0, [sp, #472]
  42e044:	ldr	x1, [sp, #1120]
  42e048:	cmp	x1, x0
  42e04c:	b.ls	42e070 <ferror@plt+0x2a7e0>  // b.plast
  42e050:	ldr	x1, [sp, #792]
  42e054:	ldr	x0, [sp, #1120]
  42e058:	cmp	x1, x0
  42e05c:	b.hi	42e070 <ferror@plt+0x2a7e0>  // b.pmore
  42e060:	ldr	x0, [sp, #472]
  42e064:	ldr	x1, [sp, #792]
  42e068:	cmp	x1, x0
  42e06c:	b.cs	42e088 <ferror@plt+0x2a7f8>  // b.hs, b.nlast
  42e070:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42e074:	add	x0, x0, #0xe60
  42e078:	bl	403840 <gettext@plt>
  42e07c:	ldr	x1, [sp, #816]
  42e080:	bl	403780 <printf@plt>
  42e084:	b	42eca4 <ferror@plt+0x2b414>
  42e088:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42e08c:	add	x0, x0, #0x2d8
  42e090:	ldr	w0, [x0]
  42e094:	cmp	w0, #0x0
  42e098:	b.eq	42e0ac <ferror@plt+0x2a81c>  // b.none
  42e09c:	ldr	x0, [sp, #976]
  42e0a0:	ldrb	w0, [x0]
  42e0a4:	cmp	w0, #0x0
  42e0a8:	b.eq	42e108 <ferror@plt+0x2a878>  // b.none
  42e0ac:	mov	w1, #0x0                   	// #0
  42e0b0:	ldr	w0, [sp, #852]
  42e0b4:	bl	429c54 <ferror@plt+0x263c4>
  42e0b8:	mov	x2, x0
  42e0bc:	ldr	x1, [sp, #976]
  42e0c0:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42e0c4:	add	x0, x0, #0xe88
  42e0c8:	bl	403780 <printf@plt>
  42e0cc:	ldr	x7, [sp, #472]
  42e0d0:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42e0d4:	add	x0, x0, #0x2bc
  42e0d8:	ldr	w0, [x0]
  42e0dc:	ldr	x6, [sp, #40]
  42e0e0:	mov	x5, #0x0                   	// #0
  42e0e4:	ldr	x4, [sp, #816]
  42e0e8:	mov	w3, #0xffffffff            	// #-1
  42e0ec:	mov	w2, #0x0                   	// #0
  42e0f0:	mov	w1, w0
  42e0f4:	mov	x0, x7
  42e0f8:	bl	41113c <ferror@plt+0xd8ac>
  42e0fc:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42e100:	add	x0, x0, #0xe58
  42e104:	bl	403450 <puts@plt>
  42e108:	ldr	x0, [sp, #976]
  42e10c:	ldrb	w0, [x0]
  42e110:	cmp	w0, #0x0
  42e114:	b.ne	42e134 <ferror@plt+0x2a8a4>  // b.any
  42e118:	ldr	x0, [sp, #1096]
  42e11c:	ldr	x1, [x0, #24]
  42e120:	ldr	w0, [sp, #852]
  42e124:	lsl	x0, x0, #1
  42e128:	add	x0, x1, x0
  42e12c:	mov	w1, #0x10                  	// #16
  42e130:	strh	w1, [x0]
  42e134:	ldr	x0, [sp, #792]
  42e138:	str	x0, [sp, #472]
  42e13c:	b	42eca4 <ferror@plt+0x2b414>
  42e140:	ldr	x0, [sp, #472]
  42e144:	add	x2, sp, #0x8c
  42e148:	add	x1, sp, #0x90
  42e14c:	mov	x4, x2
  42e150:	mov	x3, x1
  42e154:	mov	w2, #0x0                   	// #0
  42e158:	ldr	x1, [sp, #952]
  42e15c:	bl	40f70c <ferror@plt+0xbe7c>
  42e160:	str	x0, [sp, #808]
  42e164:	ldr	x1, [sp, #472]
  42e168:	ldr	w0, [sp, #144]
  42e16c:	mov	w0, w0
  42e170:	add	x0, x1, x0
  42e174:	str	x0, [sp, #472]
  42e178:	ldr	x0, [sp, #808]
  42e17c:	str	w0, [sp, #852]
  42e180:	ldr	w0, [sp, #852]
  42e184:	ldr	x1, [sp, #808]
  42e188:	cmp	x1, x0
  42e18c:	b.eq	42e19c <ferror@plt+0x2a90c>  // b.none
  42e190:	ldr	w0, [sp, #140]
  42e194:	orr	w0, w0, #0x2
  42e198:	str	w0, [sp, #140]
  42e19c:	ldr	w0, [sp, #140]
  42e1a0:	bl	40f21c <ferror@plt+0xb98c>
  42e1a4:	ldr	x0, [sp, #472]
  42e1a8:	add	x2, sp, #0x84
  42e1ac:	add	x1, sp, #0x88
  42e1b0:	mov	x4, x2
  42e1b4:	mov	x3, x1
  42e1b8:	mov	w2, #0x0                   	// #0
  42e1bc:	ldr	x1, [sp, #952]
  42e1c0:	bl	40f70c <ferror@plt+0xbe7c>
  42e1c4:	str	x0, [sp, #800]
  42e1c8:	ldr	x1, [sp, #472]
  42e1cc:	ldr	w0, [sp, #136]
  42e1d0:	mov	w0, w0
  42e1d4:	add	x0, x1, x0
  42e1d8:	str	x0, [sp, #472]
  42e1dc:	ldr	x0, [sp, #800]
  42e1e0:	str	x0, [sp, #816]
  42e1e4:	ldr	x1, [sp, #816]
  42e1e8:	ldr	x0, [sp, #800]
  42e1ec:	cmp	x1, x0
  42e1f0:	b.eq	42e200 <ferror@plt+0x2a970>  // b.none
  42e1f4:	ldr	w0, [sp, #132]
  42e1f8:	orr	w0, w0, #0x2
  42e1fc:	str	w0, [sp, #132]
  42e200:	ldr	w0, [sp, #132]
  42e204:	bl	40f21c <ferror@plt+0xb98c>
  42e208:	ldr	x0, [sp, #1096]
  42e20c:	ldr	w0, [x0, #16]
  42e210:	ldr	w1, [sp, #852]
  42e214:	cmp	w1, w0
  42e218:	b.cc	42e224 <ferror@plt+0x2a994>  // b.lo, b.ul, b.last
  42e21c:	ldr	x0, [sp, #928]
  42e220:	str	x0, [sp, #976]
  42e224:	ldr	x1, [sp, #472]
  42e228:	ldr	x0, [sp, #816]
  42e22c:	add	x0, x1, x0
  42e230:	str	x0, [sp, #792]
  42e234:	ldr	x0, [sp, #472]
  42e238:	ldr	x1, [sp, #1120]
  42e23c:	cmp	x1, x0
  42e240:	b.ls	42e264 <ferror@plt+0x2a9d4>  // b.plast
  42e244:	ldr	x1, [sp, #792]
  42e248:	ldr	x0, [sp, #1120]
  42e24c:	cmp	x1, x0
  42e250:	b.hi	42e264 <ferror@plt+0x2a9d4>  // b.pmore
  42e254:	ldr	x0, [sp, #472]
  42e258:	ldr	x1, [sp, #792]
  42e25c:	cmp	x1, x0
  42e260:	b.cs	42e278 <ferror@plt+0x2a9e8>  // b.hs, b.nlast
  42e264:	ldr	x1, [sp, #816]
  42e268:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42e26c:	add	x0, x0, #0xea8
  42e270:	bl	403780 <printf@plt>
  42e274:	b	42eca4 <ferror@plt+0x2b414>
  42e278:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42e27c:	add	x0, x0, #0x2d8
  42e280:	ldr	w0, [x0]
  42e284:	cmp	w0, #0x0
  42e288:	b.eq	42e29c <ferror@plt+0x2aa0c>  // b.none
  42e28c:	ldr	x0, [sp, #976]
  42e290:	ldrb	w0, [x0]
  42e294:	cmp	w0, #0x0
  42e298:	b.eq	42e2f8 <ferror@plt+0x2aa68>  // b.none
  42e29c:	mov	w1, #0x0                   	// #0
  42e2a0:	ldr	w0, [sp, #852]
  42e2a4:	bl	429c54 <ferror@plt+0x263c4>
  42e2a8:	mov	x2, x0
  42e2ac:	ldr	x1, [sp, #976]
  42e2b0:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42e2b4:	add	x0, x0, #0xed8
  42e2b8:	bl	403780 <printf@plt>
  42e2bc:	ldr	x7, [sp, #472]
  42e2c0:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42e2c4:	add	x0, x0, #0x2bc
  42e2c8:	ldr	w0, [x0]
  42e2cc:	ldr	x6, [sp, #40]
  42e2d0:	mov	x5, #0x0                   	// #0
  42e2d4:	ldr	x4, [sp, #816]
  42e2d8:	mov	w3, #0xffffffff            	// #-1
  42e2dc:	mov	w2, #0x0                   	// #0
  42e2e0:	mov	w1, w0
  42e2e4:	mov	x0, x7
  42e2e8:	bl	41113c <ferror@plt+0xd8ac>
  42e2ec:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42e2f0:	add	x0, x0, #0xe58
  42e2f4:	bl	403450 <puts@plt>
  42e2f8:	ldr	x0, [sp, #976]
  42e2fc:	ldrb	w0, [x0]
  42e300:	cmp	w0, #0x0
  42e304:	b.ne	42e324 <ferror@plt+0x2aa94>  // b.any
  42e308:	ldr	x0, [sp, #1096]
  42e30c:	ldr	x1, [x0, #24]
  42e310:	ldr	w0, [sp, #852]
  42e314:	lsl	x0, x0, #1
  42e318:	add	x0, x1, x0
  42e31c:	mov	w1, #0x16                  	// #22
  42e320:	strh	w1, [x0]
  42e324:	ldr	x0, [sp, #792]
  42e328:	str	x0, [sp, #472]
  42e32c:	b	42eca4 <ferror@plt+0x2b414>
  42e330:	ldr	x0, [sp, #472]
  42e334:	add	x2, sp, #0x7c
  42e338:	add	x1, sp, #0x80
  42e33c:	mov	x4, x2
  42e340:	mov	x3, x1
  42e344:	mov	w2, #0x0                   	// #0
  42e348:	ldr	x1, [sp, #952]
  42e34c:	bl	40f70c <ferror@plt+0xbe7c>
  42e350:	str	x0, [sp, #728]
  42e354:	ldr	x1, [sp, #472]
  42e358:	ldr	w0, [sp, #128]
  42e35c:	mov	w0, w0
  42e360:	add	x0, x1, x0
  42e364:	str	x0, [sp, #472]
  42e368:	ldr	x0, [sp, #728]
  42e36c:	str	w0, [sp, #852]
  42e370:	ldr	w0, [sp, #852]
  42e374:	ldr	x1, [sp, #728]
  42e378:	cmp	x1, x0
  42e37c:	b.eq	42e38c <ferror@plt+0x2aafc>  // b.none
  42e380:	ldr	w0, [sp, #124]
  42e384:	orr	w0, w0, #0x2
  42e388:	str	w0, [sp, #124]
  42e38c:	ldr	w0, [sp, #124]
  42e390:	bl	40f21c <ferror@plt+0xb98c>
  42e394:	ldr	x0, [sp, #472]
  42e398:	add	x2, sp, #0x74
  42e39c:	add	x1, sp, #0x78
  42e3a0:	mov	x4, x2
  42e3a4:	mov	x3, x1
  42e3a8:	mov	w2, #0x1                   	// #1
  42e3ac:	ldr	x1, [sp, #952]
  42e3b0:	bl	40f70c <ferror@plt+0xbe7c>
  42e3b4:	str	x0, [sp, #720]
  42e3b8:	ldr	x1, [sp, #472]
  42e3bc:	ldr	w0, [sp, #120]
  42e3c0:	mov	w0, w0
  42e3c4:	add	x0, x1, x0
  42e3c8:	str	x0, [sp, #472]
  42e3cc:	ldr	x0, [sp, #720]
  42e3d0:	str	x0, [sp, #832]
  42e3d4:	ldr	x1, [sp, #832]
  42e3d8:	ldr	x0, [sp, #720]
  42e3dc:	cmp	x1, x0
  42e3e0:	b.eq	42e3f0 <ferror@plt+0x2ab60>  // b.none
  42e3e4:	ldr	w0, [sp, #116]
  42e3e8:	orr	w0, w0, #0x2
  42e3ec:	str	w0, [sp, #116]
  42e3f0:	ldr	w0, [sp, #116]
  42e3f4:	bl	40f21c <ferror@plt+0xb98c>
  42e3f8:	ldr	w1, [sp, #852]
  42e3fc:	ldr	x0, [sp, #1096]
  42e400:	bl	428390 <ferror@plt+0x24b00>
  42e404:	cmp	w0, #0x0
  42e408:	b.ge	42e414 <ferror@plt+0x2ab84>  // b.tcont
  42e40c:	ldr	x0, [sp, #928]
  42e410:	str	x0, [sp, #976]
  42e414:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42e418:	add	x0, x0, #0x2d8
  42e41c:	ldr	w0, [x0]
  42e420:	cmp	w0, #0x0
  42e424:	b.eq	42e438 <ferror@plt+0x2aba8>  // b.none
  42e428:	ldr	x0, [sp, #976]
  42e42c:	ldrb	w0, [x0]
  42e430:	cmp	w0, #0x0
  42e434:	b.eq	42e470 <ferror@plt+0x2abe0>  // b.none
  42e438:	mov	w1, #0x0                   	// #0
  42e43c:	ldr	w0, [sp, #852]
  42e440:	bl	429c54 <ferror@plt+0x263c4>
  42e444:	mov	x2, x0
  42e448:	ldr	x0, [sp, #1096]
  42e44c:	ldr	w0, [x0, #52]
  42e450:	sxtw	x1, w0
  42e454:	ldr	x0, [sp, #832]
  42e458:	mul	x0, x1, x0
  42e45c:	mov	x3, x0
  42e460:	ldr	x1, [sp, #976]
  42e464:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42e468:	add	x0, x0, #0xef8
  42e46c:	bl	403780 <printf@plt>
  42e470:	ldr	x0, [sp, #976]
  42e474:	ldrb	w0, [x0]
  42e478:	cmp	w0, #0x0
  42e47c:	b.ne	42eca4 <ferror@plt+0x2b414>  // b.any
  42e480:	ldr	x0, [sp, #1096]
  42e484:	ldr	x1, [x0, #24]
  42e488:	ldr	w0, [sp, #852]
  42e48c:	lsl	x0, x0, #1
  42e490:	add	x0, x1, x0
  42e494:	mov	w1, #0x80                  	// #128
  42e498:	strh	w1, [x0]
  42e49c:	ldr	x0, [sp, #1096]
  42e4a0:	ldr	w0, [x0, #52]
  42e4a4:	mov	w1, w0
  42e4a8:	ldr	x0, [sp, #832]
  42e4ac:	mul	w2, w1, w0
  42e4b0:	ldr	x0, [sp, #1096]
  42e4b4:	ldr	x1, [x0, #32]
  42e4b8:	ldr	w0, [sp, #852]
  42e4bc:	lsl	x0, x0, #2
  42e4c0:	add	x0, x1, x0
  42e4c4:	mov	w1, w2
  42e4c8:	str	w1, [x0]
  42e4cc:	b	42eca4 <ferror@plt+0x2b414>
  42e4d0:	ldr	x0, [sp, #472]
  42e4d4:	add	x2, sp, #0x6c
  42e4d8:	add	x1, sp, #0x70
  42e4dc:	mov	x4, x2
  42e4e0:	mov	x3, x1
  42e4e4:	mov	w2, #0x0                   	// #0
  42e4e8:	ldr	x1, [sp, #952]
  42e4ec:	bl	40f70c <ferror@plt+0xbe7c>
  42e4f0:	str	x0, [sp, #784]
  42e4f4:	ldr	x1, [sp, #472]
  42e4f8:	ldr	w0, [sp, #112]
  42e4fc:	mov	w0, w0
  42e500:	add	x0, x1, x0
  42e504:	str	x0, [sp, #472]
  42e508:	ldr	x0, [sp, #784]
  42e50c:	str	w0, [sp, #852]
  42e510:	ldr	w0, [sp, #852]
  42e514:	ldr	x1, [sp, #784]
  42e518:	cmp	x1, x0
  42e51c:	b.eq	42e52c <ferror@plt+0x2ac9c>  // b.none
  42e520:	ldr	w0, [sp, #108]
  42e524:	orr	w0, w0, #0x2
  42e528:	str	w0, [sp, #108]
  42e52c:	ldr	w0, [sp, #108]
  42e530:	bl	40f21c <ferror@plt+0xb98c>
  42e534:	ldr	x0, [sp, #472]
  42e538:	add	x2, sp, #0x64
  42e53c:	add	x1, sp, #0x68
  42e540:	mov	x4, x2
  42e544:	mov	x3, x1
  42e548:	mov	w2, #0x1                   	// #1
  42e54c:	ldr	x1, [sp, #952]
  42e550:	bl	40f70c <ferror@plt+0xbe7c>
  42e554:	str	x0, [sp, #776]
  42e558:	ldr	x1, [sp, #472]
  42e55c:	ldr	w0, [sp, #104]
  42e560:	mov	w0, w0
  42e564:	add	x0, x1, x0
  42e568:	str	x0, [sp, #472]
  42e56c:	ldr	x0, [sp, #776]
  42e570:	str	x0, [sp, #832]
  42e574:	ldr	x1, [sp, #832]
  42e578:	ldr	x0, [sp, #776]
  42e57c:	cmp	x1, x0
  42e580:	b.eq	42e590 <ferror@plt+0x2ad00>  // b.none
  42e584:	ldr	w0, [sp, #100]
  42e588:	orr	w0, w0, #0x2
  42e58c:	str	w0, [sp, #100]
  42e590:	ldr	w0, [sp, #100]
  42e594:	bl	40f21c <ferror@plt+0xb98c>
  42e598:	ldr	w1, [sp, #852]
  42e59c:	ldr	x0, [sp, #1096]
  42e5a0:	bl	428390 <ferror@plt+0x24b00>
  42e5a4:	cmp	w0, #0x0
  42e5a8:	b.ge	42e5b4 <ferror@plt+0x2ad24>  // b.tcont
  42e5ac:	ldr	x0, [sp, #928]
  42e5b0:	str	x0, [sp, #976]
  42e5b4:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42e5b8:	add	x0, x0, #0x2d8
  42e5bc:	ldr	w0, [x0]
  42e5c0:	cmp	w0, #0x0
  42e5c4:	b.eq	42e5d8 <ferror@plt+0x2ad48>  // b.none
  42e5c8:	ldr	x0, [sp, #976]
  42e5cc:	ldrb	w0, [x0]
  42e5d0:	cmp	w0, #0x0
  42e5d4:	b.eq	42e610 <ferror@plt+0x2ad80>  // b.none
  42e5d8:	mov	w1, #0x0                   	// #0
  42e5dc:	ldr	w0, [sp, #852]
  42e5e0:	bl	429c54 <ferror@plt+0x263c4>
  42e5e4:	mov	x2, x0
  42e5e8:	ldr	x0, [sp, #1096]
  42e5ec:	ldr	w0, [x0, #52]
  42e5f0:	sxtw	x1, w0
  42e5f4:	ldr	x0, [sp, #832]
  42e5f8:	mul	x0, x1, x0
  42e5fc:	mov	x3, x0
  42e600:	ldr	x1, [sp, #976]
  42e604:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42e608:	add	x0, x0, #0xf28
  42e60c:	bl	403780 <printf@plt>
  42e610:	ldr	x0, [sp, #976]
  42e614:	ldrb	w0, [x0]
  42e618:	cmp	w0, #0x0
  42e61c:	b.ne	42eca4 <ferror@plt+0x2b414>  // b.any
  42e620:	ldr	x0, [sp, #1096]
  42e624:	ldr	x1, [x0, #24]
  42e628:	ldr	w0, [sp, #852]
  42e62c:	lsl	x0, x0, #1
  42e630:	add	x0, x1, x0
  42e634:	mov	w1, #0x14                  	// #20
  42e638:	strh	w1, [x0]
  42e63c:	ldr	x0, [sp, #1096]
  42e640:	ldr	w0, [x0, #52]
  42e644:	mov	w1, w0
  42e648:	ldr	x0, [sp, #832]
  42e64c:	mul	w2, w1, w0
  42e650:	ldr	x0, [sp, #1096]
  42e654:	ldr	x1, [x0, #32]
  42e658:	ldr	w0, [sp, #852]
  42e65c:	lsl	x0, x0, #2
  42e660:	add	x0, x1, x0
  42e664:	mov	w1, w2
  42e668:	str	w1, [x0]
  42e66c:	b	42eca4 <ferror@plt+0x2b414>
  42e670:	ldr	x0, [sp, #472]
  42e674:	add	x2, sp, #0x5c
  42e678:	add	x1, sp, #0x60
  42e67c:	mov	x4, x2
  42e680:	mov	x3, x1
  42e684:	mov	w2, #0x0                   	// #0
  42e688:	ldr	x1, [sp, #952]
  42e68c:	bl	40f70c <ferror@plt+0xbe7c>
  42e690:	str	x0, [sp, #744]
  42e694:	ldr	x1, [sp, #472]
  42e698:	ldr	w0, [sp, #96]
  42e69c:	mov	w0, w0
  42e6a0:	add	x0, x1, x0
  42e6a4:	str	x0, [sp, #472]
  42e6a8:	ldr	x0, [sp, #744]
  42e6ac:	mov	w1, w0
  42e6b0:	ldr	x0, [sp, #1096]
  42e6b4:	str	w1, [x0, #72]
  42e6b8:	ldr	x0, [sp, #1096]
  42e6bc:	ldr	w0, [x0, #72]
  42e6c0:	mov	w0, w0
  42e6c4:	ldr	x1, [sp, #744]
  42e6c8:	cmp	x1, x0
  42e6cc:	b.eq	42e6dc <ferror@plt+0x2ae4c>  // b.none
  42e6d0:	ldr	w0, [sp, #92]
  42e6d4:	orr	w0, w0, #0x2
  42e6d8:	str	w0, [sp, #92]
  42e6dc:	ldr	w0, [sp, #92]
  42e6e0:	bl	40f21c <ferror@plt+0xb98c>
  42e6e4:	ldr	x0, [sp, #472]
  42e6e8:	add	x2, sp, #0x54
  42e6ec:	add	x1, sp, #0x58
  42e6f0:	mov	x4, x2
  42e6f4:	mov	x3, x1
  42e6f8:	mov	w2, #0x0                   	// #0
  42e6fc:	ldr	x1, [sp, #952]
  42e700:	bl	40f70c <ferror@plt+0xbe7c>
  42e704:	str	x0, [sp, #736]
  42e708:	ldr	x1, [sp, #472]
  42e70c:	ldr	w0, [sp, #88]
  42e710:	mov	w0, w0
  42e714:	add	x0, x1, x0
  42e718:	str	x0, [sp, #472]
  42e71c:	ldr	x0, [sp, #1096]
  42e720:	ldr	x1, [sp, #736]
  42e724:	str	x1, [x0, #80]
  42e728:	ldr	x0, [sp, #1096]
  42e72c:	ldr	x0, [x0, #80]
  42e730:	ldr	x1, [sp, #736]
  42e734:	cmp	x1, x0
  42e738:	b.eq	42e748 <ferror@plt+0x2aeb8>  // b.none
  42e73c:	ldr	w0, [sp, #84]
  42e740:	orr	w0, w0, #0x2
  42e744:	str	w0, [sp, #84]
  42e748:	ldr	w0, [sp, #84]
  42e74c:	bl	40f21c <ferror@plt+0xb98c>
  42e750:	ldr	x0, [sp, #1096]
  42e754:	ldr	x1, [x0, #80]
  42e758:	ldr	x0, [sp, #1096]
  42e75c:	ldr	w0, [x0, #52]
  42e760:	sxtw	x0, w0
  42e764:	mul	x1, x1, x0
  42e768:	ldr	x0, [sp, #1096]
  42e76c:	str	x1, [x0, #80]
  42e770:	ldr	x0, [sp, #1096]
  42e774:	strb	wzr, [x0, #93]
  42e778:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42e77c:	add	x0, x0, #0x2d8
  42e780:	ldr	w0, [x0]
  42e784:	cmp	w0, #0x0
  42e788:	b.ne	42eca4 <ferror@plt+0x2b414>  // b.any
  42e78c:	ldr	x0, [sp, #1096]
  42e790:	ldr	w0, [x0, #72]
  42e794:	mov	w1, #0x0                   	// #0
  42e798:	bl	429c54 <ferror@plt+0x263c4>
  42e79c:	mov	x1, x0
  42e7a0:	ldr	x0, [sp, #1096]
  42e7a4:	ldr	x0, [x0, #80]
  42e7a8:	mov	w2, w0
  42e7ac:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42e7b0:	add	x0, x0, #0xf58
  42e7b4:	bl	403780 <printf@plt>
  42e7b8:	b	42eca4 <ferror@plt+0x2b414>
  42e7bc:	ldr	x0, [sp, #472]
  42e7c0:	add	x2, sp, #0x4c
  42e7c4:	add	x1, sp, #0x50
  42e7c8:	mov	x4, x2
  42e7cc:	mov	x3, x1
  42e7d0:	mov	w2, #0x0                   	// #0
  42e7d4:	ldr	x1, [sp, #952]
  42e7d8:	bl	40f70c <ferror@plt+0xbe7c>
  42e7dc:	str	x0, [sp, #752]
  42e7e0:	ldr	x1, [sp, #472]
  42e7e4:	ldr	w0, [sp, #80]
  42e7e8:	mov	w0, w0
  42e7ec:	add	x0, x1, x0
  42e7f0:	str	x0, [sp, #472]
  42e7f4:	ldr	x0, [sp, #1096]
  42e7f8:	ldr	x1, [sp, #752]
  42e7fc:	str	x1, [x0, #80]
  42e800:	ldr	x0, [sp, #1096]
  42e804:	ldr	x0, [x0, #80]
  42e808:	ldr	x1, [sp, #752]
  42e80c:	cmp	x1, x0
  42e810:	b.eq	42e820 <ferror@plt+0x2af90>  // b.none
  42e814:	ldr	w0, [sp, #76]
  42e818:	orr	w0, w0, #0x2
  42e81c:	str	w0, [sp, #76]
  42e820:	ldr	w0, [sp, #76]
  42e824:	bl	40f21c <ferror@plt+0xb98c>
  42e828:	ldr	x0, [sp, #1096]
  42e82c:	ldr	x1, [x0, #80]
  42e830:	ldr	x0, [sp, #1096]
  42e834:	ldr	w0, [x0, #52]
  42e838:	sxtw	x0, w0
  42e83c:	mul	x1, x1, x0
  42e840:	ldr	x0, [sp, #1096]
  42e844:	str	x1, [x0, #80]
  42e848:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42e84c:	add	x0, x0, #0x2d8
  42e850:	ldr	w0, [x0]
  42e854:	cmp	w0, #0x0
  42e858:	b.ne	42eca4 <ferror@plt+0x2b414>  // b.any
  42e85c:	ldr	x0, [sp, #1096]
  42e860:	ldr	x0, [x0, #80]
  42e864:	mov	w1, w0
  42e868:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42e86c:	add	x0, x0, #0xf78
  42e870:	bl	403780 <printf@plt>
  42e874:	b	42eca4 <ferror@plt+0x2b414>
  42e878:	mov	w0, #0x8                   	// #8
  42e87c:	str	w0, [sp, #960]
  42e880:	ldr	w0, [sp, #960]
  42e884:	cmp	w0, #0x8
  42e888:	b.ls	42e8bc <ferror@plt+0x2b02c>  // b.plast
  42e88c:	ldr	w0, [sp, #960]
  42e890:	mov	x2, x0
  42e894:	adrp	x0, 455000 <warn@@Base+0x7330>
  42e898:	add	x1, x0, #0xec0
  42e89c:	adrp	x0, 455000 <warn@@Base+0x7330>
  42e8a0:	add	x0, x0, #0xf10
  42e8a4:	bl	402f90 <ngettext@plt>
  42e8a8:	mov	w2, #0x8                   	// #8
  42e8ac:	ldr	w1, [sp, #960]
  42e8b0:	bl	44dbd0 <error@@Base>
  42e8b4:	mov	w0, #0x8                   	// #8
  42e8b8:	str	w0, [sp, #960]
  42e8bc:	ldr	x1, [sp, #472]
  42e8c0:	ldr	w0, [sp, #960]
  42e8c4:	add	x0, x1, x0
  42e8c8:	ldr	x1, [sp, #1120]
  42e8cc:	cmp	x1, x0
  42e8d0:	b.hi	42e8fc <ferror@plt+0x2b06c>  // b.pmore
  42e8d4:	ldr	x0, [sp, #472]
  42e8d8:	ldr	x1, [sp, #1120]
  42e8dc:	cmp	x1, x0
  42e8e0:	b.ls	42e8f8 <ferror@plt+0x2b068>  // b.plast
  42e8e4:	ldr	x0, [sp, #472]
  42e8e8:	ldr	x1, [sp, #1120]
  42e8ec:	sub	x0, x1, x0
  42e8f0:	str	w0, [sp, #960]
  42e8f4:	b	42e8fc <ferror@plt+0x2b06c>
  42e8f8:	str	wzr, [sp, #960]
  42e8fc:	ldr	w0, [sp, #960]
  42e900:	cmp	w0, #0x0
  42e904:	b.eq	42e914 <ferror@plt+0x2b084>  // b.none
  42e908:	ldr	w0, [sp, #960]
  42e90c:	cmp	w0, #0x8
  42e910:	b.ls	42e91c <ferror@plt+0x2b08c>  // b.plast
  42e914:	str	xzr, [sp, #984]
  42e918:	b	42e938 <ferror@plt+0x2b0a8>
  42e91c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42e920:	add	x0, x0, #0x2f8
  42e924:	ldr	x2, [x0]
  42e928:	ldr	x0, [sp, #472]
  42e92c:	ldr	w1, [sp, #960]
  42e930:	blr	x2
  42e934:	str	x0, [sp, #984]
  42e938:	ldr	x0, [sp, #472]
  42e93c:	add	x0, x0, #0x8
  42e940:	str	x0, [sp, #472]
  42e944:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42e948:	add	x0, x0, #0x2d8
  42e94c:	ldr	w0, [x0]
  42e950:	cmp	w0, #0x0
  42e954:	b.eq	42e974 <ferror@plt+0x2b0e4>  // b.none
  42e958:	add	x1, sp, #0x1d4
  42e95c:	add	x0, sp, #0x1c4
  42e960:	mov	x2, x1
  42e964:	mov	x1, x0
  42e968:	ldr	x0, [sp, #1096]
  42e96c:	bl	429d04 <ferror@plt+0x26474>
  42e970:	b	42e9d0 <ferror@plt+0x2b140>
  42e974:	ldr	x0, [sp, #1096]
  42e978:	ldr	w0, [x0, #48]
  42e97c:	mov	w1, w0
  42e980:	ldr	x0, [sp, #984]
  42e984:	mul	x19, x1, x0
  42e988:	ldr	x0, [sp, #1096]
  42e98c:	ldr	x1, [x0, #56]
  42e990:	ldr	x0, [sp, #1096]
  42e994:	ldr	w0, [x0, #48]
  42e998:	mov	w2, w0
  42e99c:	ldr	x0, [sp, #984]
  42e9a0:	mul	x0, x2, x0
  42e9a4:	add	x1, x1, x0
  42e9a8:	ldr	x0, [sp, #1096]
  42e9ac:	ldrb	w0, [x0, #94]
  42e9b0:	mov	w2, w0
  42e9b4:	mov	x0, #0x0                   	// #0
  42e9b8:	bl	40f444 <ferror@plt+0xbbb4>
  42e9bc:	mov	x2, x0
  42e9c0:	mov	x1, x19
  42e9c4:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42e9c8:	add	x0, x0, #0xf98
  42e9cc:	bl	403780 <printf@plt>
  42e9d0:	ldr	x0, [sp, #1096]
  42e9d4:	ldr	x1, [x0, #56]
  42e9d8:	ldr	x0, [sp, #1096]
  42e9dc:	ldr	w0, [x0, #48]
  42e9e0:	mov	w2, w0
  42e9e4:	ldr	x0, [sp, #984]
  42e9e8:	mul	x0, x2, x0
  42e9ec:	add	x1, x1, x0
  42e9f0:	ldr	x0, [sp, #1096]
  42e9f4:	str	x1, [x0, #56]
  42e9f8:	b	42eca4 <ferror@plt+0x2b414>
  42e9fc:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42ea00:	add	x0, x0, #0x2d8
  42ea04:	ldr	w0, [x0]
  42ea08:	cmp	w0, #0x0
  42ea0c:	b.ne	42eca4 <ferror@plt+0x2b414>  // b.any
  42ea10:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42ea14:	add	x0, x0, #0xfc0
  42ea18:	bl	403450 <puts@plt>
  42ea1c:	b	42eca4 <ferror@plt+0x2b414>
  42ea20:	ldr	x0, [sp, #472]
  42ea24:	add	x2, sp, #0x44
  42ea28:	add	x1, sp, #0x48
  42ea2c:	mov	x4, x2
  42ea30:	mov	x3, x1
  42ea34:	mov	w2, #0x0                   	// #0
  42ea38:	ldr	x1, [sp, #952]
  42ea3c:	bl	40f70c <ferror@plt+0xbe7c>
  42ea40:	str	x0, [sp, #824]
  42ea44:	ldr	x1, [sp, #472]
  42ea48:	ldr	w0, [sp, #72]
  42ea4c:	mov	w0, w0
  42ea50:	add	x0, x1, x0
  42ea54:	str	x0, [sp, #472]
  42ea58:	ldr	x0, [sp, #824]
  42ea5c:	str	x0, [sp, #816]
  42ea60:	ldr	x1, [sp, #816]
  42ea64:	ldr	x0, [sp, #824]
  42ea68:	cmp	x1, x0
  42ea6c:	b.eq	42ea7c <ferror@plt+0x2b1ec>  // b.none
  42ea70:	ldr	w0, [sp, #68]
  42ea74:	orr	w0, w0, #0x2
  42ea78:	str	w0, [sp, #68]
  42ea7c:	ldr	w0, [sp, #68]
  42ea80:	bl	40f21c <ferror@plt+0xb98c>
  42ea84:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42ea88:	add	x0, x0, #0x2d8
  42ea8c:	ldr	w0, [x0]
  42ea90:	cmp	w0, #0x0
  42ea94:	b.ne	42eca4 <ferror@plt+0x2b414>  // b.any
  42ea98:	ldr	x1, [sp, #816]
  42ea9c:	adrp	x0, 45e000 <warn@@Base+0x10330>
  42eaa0:	add	x0, x0, #0xfe0
  42eaa4:	bl	403780 <printf@plt>
  42eaa8:	b	42eca4 <ferror@plt+0x2b414>
  42eaac:	ldr	x0, [sp, #472]
  42eab0:	add	x2, sp, #0x3c
  42eab4:	add	x1, sp, #0x40
  42eab8:	mov	x4, x2
  42eabc:	mov	x3, x1
  42eac0:	mov	w2, #0x0                   	// #0
  42eac4:	ldr	x1, [sp, #952]
  42eac8:	bl	40f70c <ferror@plt+0xbe7c>
  42eacc:	str	x0, [sp, #856]
  42ead0:	ldr	x1, [sp, #472]
  42ead4:	ldr	w0, [sp, #64]
  42ead8:	mov	w0, w0
  42eadc:	add	x0, x1, x0
  42eae0:	str	x0, [sp, #472]
  42eae4:	ldr	x0, [sp, #856]
  42eae8:	str	w0, [sp, #852]
  42eaec:	ldr	w0, [sp, #852]
  42eaf0:	ldr	x1, [sp, #856]
  42eaf4:	cmp	x1, x0
  42eaf8:	b.eq	42eb08 <ferror@plt+0x2b278>  // b.none
  42eafc:	ldr	w0, [sp, #60]
  42eb00:	orr	w0, w0, #0x2
  42eb04:	str	w0, [sp, #60]
  42eb08:	ldr	w0, [sp, #60]
  42eb0c:	bl	40f21c <ferror@plt+0xb98c>
  42eb10:	ldr	x0, [sp, #472]
  42eb14:	add	x2, sp, #0x34
  42eb18:	add	x1, sp, #0x38
  42eb1c:	mov	x4, x2
  42eb20:	mov	x3, x1
  42eb24:	mov	w2, #0x1                   	// #1
  42eb28:	ldr	x1, [sp, #952]
  42eb2c:	bl	40f70c <ferror@plt+0xbe7c>
  42eb30:	str	x0, [sp, #840]
  42eb34:	ldr	x1, [sp, #472]
  42eb38:	ldr	w0, [sp, #56]
  42eb3c:	mov	w0, w0
  42eb40:	add	x0, x1, x0
  42eb44:	str	x0, [sp, #472]
  42eb48:	ldr	x0, [sp, #840]
  42eb4c:	str	x0, [sp, #832]
  42eb50:	ldr	x1, [sp, #832]
  42eb54:	ldr	x0, [sp, #840]
  42eb58:	cmp	x1, x0
  42eb5c:	b.eq	42eb6c <ferror@plt+0x2b2dc>  // b.none
  42eb60:	ldr	w0, [sp, #52]
  42eb64:	orr	w0, w0, #0x2
  42eb68:	str	w0, [sp, #52]
  42eb6c:	ldr	w0, [sp, #52]
  42eb70:	bl	40f21c <ferror@plt+0xb98c>
  42eb74:	ldr	x0, [sp, #832]
  42eb78:	neg	x0, x0
  42eb7c:	str	x0, [sp, #832]
  42eb80:	ldr	w1, [sp, #852]
  42eb84:	ldr	x0, [sp, #1096]
  42eb88:	bl	428390 <ferror@plt+0x24b00>
  42eb8c:	cmp	w0, #0x0
  42eb90:	b.ge	42eb9c <ferror@plt+0x2b30c>  // b.tcont
  42eb94:	ldr	x0, [sp, #928]
  42eb98:	str	x0, [sp, #976]
  42eb9c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42eba0:	add	x0, x0, #0x2d8
  42eba4:	ldr	w0, [x0]
  42eba8:	cmp	w0, #0x0
  42ebac:	b.eq	42ebc0 <ferror@plt+0x2b330>  // b.none
  42ebb0:	ldr	x0, [sp, #976]
  42ebb4:	ldrb	w0, [x0]
  42ebb8:	cmp	w0, #0x0
  42ebbc:	b.eq	42ebf8 <ferror@plt+0x2b368>  // b.none
  42ebc0:	mov	w1, #0x0                   	// #0
  42ebc4:	ldr	w0, [sp, #852]
  42ebc8:	bl	429c54 <ferror@plt+0x263c4>
  42ebcc:	mov	x2, x0
  42ebd0:	ldr	x0, [sp, #1096]
  42ebd4:	ldr	w0, [x0, #52]
  42ebd8:	sxtw	x1, w0
  42ebdc:	ldr	x0, [sp, #832]
  42ebe0:	mul	x0, x1, x0
  42ebe4:	mov	x3, x0
  42ebe8:	ldr	x1, [sp, #976]
  42ebec:	adrp	x0, 45f000 <warn@@Base+0x11330>
  42ebf0:	add	x0, x0, #0x0
  42ebf4:	bl	403780 <printf@plt>
  42ebf8:	ldr	x0, [sp, #976]
  42ebfc:	ldrb	w0, [x0]
  42ec00:	cmp	w0, #0x0
  42ec04:	b.ne	42eca4 <ferror@plt+0x2b414>  // b.any
  42ec08:	ldr	x0, [sp, #1096]
  42ec0c:	ldr	x1, [x0, #24]
  42ec10:	ldr	w0, [sp, #852]
  42ec14:	lsl	x0, x0, #1
  42ec18:	add	x0, x1, x0
  42ec1c:	mov	w1, #0x80                  	// #128
  42ec20:	strh	w1, [x0]
  42ec24:	ldr	x0, [sp, #1096]
  42ec28:	ldr	w0, [x0, #52]
  42ec2c:	mov	w1, w0
  42ec30:	ldr	x0, [sp, #832]
  42ec34:	mul	w2, w1, w0
  42ec38:	ldr	x0, [sp, #1096]
  42ec3c:	ldr	x1, [x0, #32]
  42ec40:	ldr	w0, [sp, #852]
  42ec44:	lsl	x0, x0, #2
  42ec48:	add	x0, x1, x0
  42ec4c:	mov	w1, w2
  42ec50:	str	w1, [x0]
  42ec54:	b	42eca4 <ferror@plt+0x2b414>
  42ec58:	ldr	w0, [sp, #992]
  42ec5c:	cmp	w0, #0x1b
  42ec60:	b.ls	42ec88 <ferror@plt+0x2b3f8>  // b.plast
  42ec64:	ldr	w0, [sp, #992]
  42ec68:	cmp	w0, #0x3f
  42ec6c:	b.hi	42ec88 <ferror@plt+0x2b3f8>  // b.pmore
  42ec70:	adrp	x0, 45f000 <warn@@Base+0x11330>
  42ec74:	add	x0, x0, #0x38
  42ec78:	bl	403840 <gettext@plt>
  42ec7c:	ldr	w1, [sp, #992]
  42ec80:	bl	403780 <printf@plt>
  42ec84:	b	42ec9c <ferror@plt+0x2b40c>
  42ec88:	adrp	x0, 45f000 <warn@@Base+0x11330>
  42ec8c:	add	x0, x0, #0x68
  42ec90:	bl	403840 <gettext@plt>
  42ec94:	ldr	w1, [sp, #992]
  42ec98:	bl	44dcd0 <warn@@Base>
  42ec9c:	ldr	x0, [sp, #1120]
  42eca0:	str	x0, [sp, #472]
  42eca4:	ldr	x0, [sp, #472]
  42eca8:	ldr	x1, [sp, #1120]
  42ecac:	cmp	x1, x0
  42ecb0:	b.hi	42c7b8 <ferror@plt+0x28f28>  // b.pmore
  42ecb4:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42ecb8:	add	x0, x0, #0x2d8
  42ecbc:	ldr	w0, [x0]
  42ecc0:	cmp	w0, #0x0
  42ecc4:	b.eq	42ecec <ferror@plt+0x2b45c>  // b.none
  42ecc8:	ldr	w0, [sp, #1080]
  42eccc:	cmp	w0, #0x0
  42ecd0:	b.ne	42ecec <ferror@plt+0x2b45c>  // b.any
  42ecd4:	add	x1, sp, #0x1d4
  42ecd8:	add	x0, sp, #0x1c4
  42ecdc:	mov	x2, x1
  42ece0:	mov	x1, x0
  42ece4:	ldr	x0, [sp, #1096]
  42ece8:	bl	429d04 <ferror@plt+0x26474>
  42ecec:	adrp	x0, 482000 <_bfd_std_section+0x10d8>
  42ecf0:	add	x0, x0, #0x60
  42ecf4:	ldr	x0, [x0, #24]
  42ecf8:	cmp	x0, #0x0
  42ecfc:	b.eq	42ed1c <ferror@plt+0x2b48c>  // b.none
  42ed00:	adrp	x0, 482000 <_bfd_std_section+0x10d8>
  42ed04:	add	x0, x0, #0x60
  42ed08:	ldr	x0, [x0, #24]
  42ed0c:	bl	403510 <free@plt>
  42ed10:	adrp	x0, 482000 <_bfd_std_section+0x10d8>
  42ed14:	add	x0, x0, #0x60
  42ed18:	str	xzr, [x0, #24]
  42ed1c:	adrp	x0, 482000 <_bfd_std_section+0x10d8>
  42ed20:	add	x0, x0, #0x60
  42ed24:	ldr	x0, [x0, #32]
  42ed28:	cmp	x0, #0x0
  42ed2c:	b.eq	42ed4c <ferror@plt+0x2b4bc>  // b.none
  42ed30:	adrp	x0, 482000 <_bfd_std_section+0x10d8>
  42ed34:	add	x0, x0, #0x60
  42ed38:	ldr	x0, [x0, #32]
  42ed3c:	bl	403510 <free@plt>
  42ed40:	adrp	x0, 482000 <_bfd_std_section+0x10d8>
  42ed44:	add	x0, x0, #0x60
  42ed48:	str	xzr, [x0, #32]
  42ed4c:	ldr	x0, [sp, #1120]
  42ed50:	str	x0, [sp, #472]
  42ed54:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42ed58:	add	x0, x0, #0x2bc
  42ed5c:	ldr	w1, [sp, #924]
  42ed60:	str	w1, [x0]
  42ed64:	ldr	x0, [sp, #472]
  42ed68:	ldr	x1, [sp, #952]
  42ed6c:	cmp	x1, x0
  42ed70:	b.hi	42ab68 <ferror@plt+0x272d8>  // b.pmore
  42ed74:	b	42ed84 <ferror@plt+0x2b4f4>
  42ed78:	nop
  42ed7c:	b	42ed84 <ferror@plt+0x2b4f4>
  42ed80:	nop
  42ed84:	mov	w0, #0xa                   	// #10
  42ed88:	bl	4037e0 <putchar@plt>
  42ed8c:	b	42edcc <ferror@plt+0x2b53c>
  42ed90:	ldr	x0, [sp, #1128]
  42ed94:	str	x0, [sp, #656]
  42ed98:	ldr	x0, [sp, #656]
  42ed9c:	ldr	x0, [x0]
  42eda0:	str	x0, [sp, #1128]
  42eda4:	ldr	x0, [sp, #656]
  42eda8:	ldr	x0, [x0, #24]
  42edac:	bl	403510 <free@plt>
  42edb0:	ldr	x0, [sp, #656]
  42edb4:	ldr	x0, [x0, #32]
  42edb8:	bl	403510 <free@plt>
  42edbc:	ldr	x0, [sp, #656]
  42edc0:	str	xzr, [x0]
  42edc4:	ldr	x0, [sp, #656]
  42edc8:	bl	403510 <free@plt>
  42edcc:	ldr	x0, [sp, #1128]
  42edd0:	cmp	x0, #0x0
  42edd4:	b.ne	42ed90 <ferror@plt+0x2b500>  // b.any
  42edd8:	b	42ee18 <ferror@plt+0x2b588>
  42eddc:	ldr	x0, [sp, #1144]
  42ede0:	str	x0, [sp, #656]
  42ede4:	ldr	x0, [sp, #656]
  42ede8:	ldr	x0, [x0]
  42edec:	str	x0, [sp, #1144]
  42edf0:	ldr	x0, [sp, #656]
  42edf4:	ldr	x0, [x0, #24]
  42edf8:	bl	403510 <free@plt>
  42edfc:	ldr	x0, [sp, #656]
  42ee00:	ldr	x0, [x0, #32]
  42ee04:	bl	403510 <free@plt>
  42ee08:	ldr	x0, [sp, #656]
  42ee0c:	str	xzr, [x0]
  42ee10:	ldr	x0, [sp, #656]
  42ee14:	bl	403510 <free@plt>
  42ee18:	ldr	x0, [sp, #1144]
  42ee1c:	cmp	x0, #0x0
  42ee20:	b.ne	42eddc <ferror@plt+0x2b54c>  // b.any
  42ee24:	b	42ee64 <ferror@plt+0x2b5d4>
  42ee28:	ldr	x0, [sp, #1136]
  42ee2c:	str	x0, [sp, #656]
  42ee30:	ldr	x0, [sp, #656]
  42ee34:	ldr	x0, [x0]
  42ee38:	str	x0, [sp, #1136]
  42ee3c:	ldr	x0, [sp, #656]
  42ee40:	ldr	x0, [x0, #24]
  42ee44:	bl	403510 <free@plt>
  42ee48:	ldr	x0, [sp, #656]
  42ee4c:	ldr	x0, [x0, #32]
  42ee50:	bl	403510 <free@plt>
  42ee54:	ldr	x0, [sp, #656]
  42ee58:	str	xzr, [x0]
  42ee5c:	ldr	x0, [sp, #656]
  42ee60:	bl	403510 <free@plt>
  42ee64:	ldr	x0, [sp, #1136]
  42ee68:	cmp	x0, #0x0
  42ee6c:	b.ne	42ee28 <ferror@plt+0x2b598>  // b.any
  42ee70:	mov	w0, #0x1                   	// #1
  42ee74:	ldp	x19, x20, [sp, #16]
  42ee78:	ldp	x29, x30, [sp]
  42ee7c:	add	sp, sp, #0x480
  42ee80:	ret
  42ee84:	sub	sp, sp, #0x2e0
  42ee88:	stp	x29, x30, [sp, #64]
  42ee8c:	add	x29, sp, #0x40
  42ee90:	stp	x19, x20, [sp, #80]
  42ee94:	str	x21, [sp, #96]
  42ee98:	str	x0, [sp, #120]
  42ee9c:	str	x1, [sp, #112]
  42eea0:	ldr	x0, [sp, #120]
  42eea4:	ldr	x0, [x0, #32]
  42eea8:	str	x0, [sp, #728]
  42eeac:	ldr	x0, [sp, #120]
  42eeb0:	ldr	x1, [x0, #32]
  42eeb4:	ldr	x0, [sp, #120]
  42eeb8:	ldr	x0, [x0, #48]
  42eebc:	add	x0, x1, x0
  42eec0:	str	x0, [sp, #408]
  42eec4:	mov	w1, #0x0                   	// #0
  42eec8:	ldr	x0, [sp, #120]
  42eecc:	bl	4181a4 <ferror@plt+0x14914>
  42eed0:	ldr	x1, [sp, #112]
  42eed4:	mov	w0, #0xa                   	// #10
  42eed8:	bl	418040 <ferror@plt+0x147b0>
  42eedc:	b	430ae4 <ferror@plt+0x2d254>
  42eee0:	ldr	x0, [sp, #728]
  42eee4:	str	x0, [sp, #400]
  42eee8:	mov	w0, #0x4                   	// #4
  42eeec:	str	w0, [sp, #672]
  42eef0:	ldr	w0, [sp, #672]
  42eef4:	cmp	w0, #0x8
  42eef8:	b.ls	42ef2c <ferror@plt+0x2b69c>  // b.plast
  42eefc:	ldr	w0, [sp, #672]
  42ef00:	mov	x2, x0
  42ef04:	adrp	x0, 455000 <warn@@Base+0x7330>
  42ef08:	add	x1, x0, #0xec0
  42ef0c:	adrp	x0, 455000 <warn@@Base+0x7330>
  42ef10:	add	x0, x0, #0xf10
  42ef14:	bl	402f90 <ngettext@plt>
  42ef18:	mov	w2, #0x8                   	// #8
  42ef1c:	ldr	w1, [sp, #672]
  42ef20:	bl	44dbd0 <error@@Base>
  42ef24:	mov	w0, #0x8                   	// #8
  42ef28:	str	w0, [sp, #672]
  42ef2c:	ldr	w0, [sp, #672]
  42ef30:	ldr	x1, [sp, #728]
  42ef34:	add	x0, x1, x0
  42ef38:	ldr	x1, [sp, #408]
  42ef3c:	cmp	x1, x0
  42ef40:	b.hi	42ef6c <ferror@plt+0x2b6dc>  // b.pmore
  42ef44:	ldr	x1, [sp, #728]
  42ef48:	ldr	x0, [sp, #408]
  42ef4c:	cmp	x1, x0
  42ef50:	b.cs	42ef68 <ferror@plt+0x2b6d8>  // b.hs, b.nlast
  42ef54:	ldr	x1, [sp, #408]
  42ef58:	ldr	x0, [sp, #728]
  42ef5c:	sub	x0, x1, x0
  42ef60:	str	w0, [sp, #672]
  42ef64:	b	42ef6c <ferror@plt+0x2b6dc>
  42ef68:	str	wzr, [sp, #672]
  42ef6c:	ldr	w0, [sp, #672]
  42ef70:	cmp	w0, #0x0
  42ef74:	b.eq	42ef84 <ferror@plt+0x2b6f4>  // b.none
  42ef78:	ldr	w0, [sp, #672]
  42ef7c:	cmp	w0, #0x8
  42ef80:	b.ls	42ef8c <ferror@plt+0x2b6fc>  // b.plast
  42ef84:	str	xzr, [sp, #720]
  42ef88:	b	42efac <ferror@plt+0x2b71c>
  42ef8c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42ef90:	add	x0, x0, #0x2f8
  42ef94:	ldr	x2, [x0]
  42ef98:	ldr	w0, [sp, #672]
  42ef9c:	mov	w1, w0
  42efa0:	ldr	x0, [sp, #728]
  42efa4:	blr	x2
  42efa8:	str	x0, [sp, #720]
  42efac:	ldr	x0, [sp, #728]
  42efb0:	add	x0, x0, #0x4
  42efb4:	str	x0, [sp, #728]
  42efb8:	ldr	x1, [sp, #720]
  42efbc:	mov	x0, #0xffffffff            	// #4294967295
  42efc0:	cmp	x1, x0
  42efc4:	b.ne	42f0a4 <ferror@plt+0x2b814>  // b.any
  42efc8:	mov	w0, #0x8                   	// #8
  42efcc:	str	w0, [sp, #668]
  42efd0:	ldr	w0, [sp, #668]
  42efd4:	cmp	w0, #0x8
  42efd8:	b.ls	42f00c <ferror@plt+0x2b77c>  // b.plast
  42efdc:	ldr	w0, [sp, #668]
  42efe0:	mov	x2, x0
  42efe4:	adrp	x0, 455000 <warn@@Base+0x7330>
  42efe8:	add	x1, x0, #0xec0
  42efec:	adrp	x0, 455000 <warn@@Base+0x7330>
  42eff0:	add	x0, x0, #0xf10
  42eff4:	bl	402f90 <ngettext@plt>
  42eff8:	mov	w2, #0x8                   	// #8
  42effc:	ldr	w1, [sp, #668]
  42f000:	bl	44dbd0 <error@@Base>
  42f004:	mov	w0, #0x8                   	// #8
  42f008:	str	w0, [sp, #668]
  42f00c:	ldr	w0, [sp, #668]
  42f010:	ldr	x1, [sp, #728]
  42f014:	add	x0, x1, x0
  42f018:	ldr	x1, [sp, #408]
  42f01c:	cmp	x1, x0
  42f020:	b.hi	42f04c <ferror@plt+0x2b7bc>  // b.pmore
  42f024:	ldr	x1, [sp, #728]
  42f028:	ldr	x0, [sp, #408]
  42f02c:	cmp	x1, x0
  42f030:	b.cs	42f048 <ferror@plt+0x2b7b8>  // b.hs, b.nlast
  42f034:	ldr	x1, [sp, #408]
  42f038:	ldr	x0, [sp, #728]
  42f03c:	sub	x0, x1, x0
  42f040:	str	w0, [sp, #668]
  42f044:	b	42f04c <ferror@plt+0x2b7bc>
  42f048:	str	wzr, [sp, #668]
  42f04c:	ldr	w0, [sp, #668]
  42f050:	cmp	w0, #0x0
  42f054:	b.eq	42f064 <ferror@plt+0x2b7d4>  // b.none
  42f058:	ldr	w0, [sp, #668]
  42f05c:	cmp	w0, #0x8
  42f060:	b.ls	42f06c <ferror@plt+0x2b7dc>  // b.plast
  42f064:	str	xzr, [sp, #720]
  42f068:	b	42f08c <ferror@plt+0x2b7fc>
  42f06c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42f070:	add	x0, x0, #0x2f8
  42f074:	ldr	x2, [x0]
  42f078:	ldr	w0, [sp, #668]
  42f07c:	mov	w1, w0
  42f080:	ldr	x0, [sp, #728]
  42f084:	blr	x2
  42f088:	str	x0, [sp, #720]
  42f08c:	ldr	x0, [sp, #728]
  42f090:	add	x0, x0, #0x8
  42f094:	str	x0, [sp, #728]
  42f098:	mov	w0, #0x8                   	// #8
  42f09c:	str	w0, [sp, #716]
  42f0a0:	b	42f0ac <ferror@plt+0x2b81c>
  42f0a4:	mov	w0, #0x4                   	// #4
  42f0a8:	str	w0, [sp, #716]
  42f0ac:	ldr	x1, [sp, #728]
  42f0b0:	ldr	x0, [sp, #720]
  42f0b4:	add	x0, x1, x0
  42f0b8:	str	x0, [sp, #392]
  42f0bc:	ldr	x0, [sp, #120]
  42f0c0:	ldr	x0, [x0, #32]
  42f0c4:	ldr	x1, [sp, #728]
  42f0c8:	sub	x0, x1, x0
  42f0cc:	str	x0, [sp, #384]
  42f0d0:	ldr	x1, [sp, #384]
  42f0d4:	ldr	x0, [sp, #720]
  42f0d8:	add	x0, x1, x0
  42f0dc:	ldr	x1, [sp, #384]
  42f0e0:	cmp	x1, x0
  42f0e4:	b.hi	42f104 <ferror@plt+0x2b874>  // b.pmore
  42f0e8:	ldr	x1, [sp, #384]
  42f0ec:	ldr	x0, [sp, #720]
  42f0f0:	add	x1, x1, x0
  42f0f4:	ldr	x0, [sp, #120]
  42f0f8:	ldr	x0, [x0, #48]
  42f0fc:	cmp	x1, x0
  42f100:	b.ls	42f15c <ferror@plt+0x2b8cc>  // b.plast
  42f104:	adrp	x0, 458000 <warn@@Base+0xa330>
  42f108:	add	x0, x0, #0x948
  42f10c:	bl	403840 <gettext@plt>
  42f110:	mov	x20, x0
  42f114:	ldr	x0, [sp, #120]
  42f118:	ldr	x19, [x0, #16]
  42f11c:	ldr	x0, [sp, #120]
  42f120:	ldr	x0, [x0, #32]
  42f124:	ldr	x1, [sp, #400]
  42f128:	sub	x0, x1, x0
  42f12c:	mov	x21, x0
  42f130:	ldr	x1, [sp, #720]
  42f134:	adrp	x0, 455000 <warn@@Base+0x7330>
  42f138:	add	x0, x0, #0xf70
  42f13c:	bl	40f570 <ferror@plt+0xbce0>
  42f140:	mov	x3, x0
  42f144:	mov	x2, x21
  42f148:	mov	x1, x19
  42f14c:	mov	x0, x20
  42f150:	bl	44dcd0 <warn@@Base>
  42f154:	mov	w0, #0x0                   	// #0
  42f158:	b	430af8 <ferror@plt+0x2d268>
  42f15c:	mov	w0, #0x2                   	// #2
  42f160:	str	w0, [sp, #664]
  42f164:	ldr	w0, [sp, #664]
  42f168:	cmp	w0, #0x2
  42f16c:	b.ls	42f1a0 <ferror@plt+0x2b910>  // b.plast
  42f170:	ldr	w0, [sp, #664]
  42f174:	mov	x2, x0
  42f178:	adrp	x0, 455000 <warn@@Base+0x7330>
  42f17c:	add	x1, x0, #0xec0
  42f180:	adrp	x0, 455000 <warn@@Base+0x7330>
  42f184:	add	x0, x0, #0xf10
  42f188:	bl	402f90 <ngettext@plt>
  42f18c:	mov	w2, #0x2                   	// #2
  42f190:	ldr	w1, [sp, #664]
  42f194:	bl	44dbd0 <error@@Base>
  42f198:	mov	w0, #0x2                   	// #2
  42f19c:	str	w0, [sp, #664]
  42f1a0:	ldr	w0, [sp, #664]
  42f1a4:	ldr	x1, [sp, #728]
  42f1a8:	add	x0, x1, x0
  42f1ac:	ldr	x1, [sp, #392]
  42f1b0:	cmp	x1, x0
  42f1b4:	b.hi	42f1e0 <ferror@plt+0x2b950>  // b.pmore
  42f1b8:	ldr	x1, [sp, #728]
  42f1bc:	ldr	x0, [sp, #392]
  42f1c0:	cmp	x1, x0
  42f1c4:	b.cs	42f1dc <ferror@plt+0x2b94c>  // b.hs, b.nlast
  42f1c8:	ldr	x1, [sp, #392]
  42f1cc:	ldr	x0, [sp, #728]
  42f1d0:	sub	x0, x1, x0
  42f1d4:	str	w0, [sp, #664]
  42f1d8:	b	42f1e0 <ferror@plt+0x2b950>
  42f1dc:	str	wzr, [sp, #664]
  42f1e0:	ldr	w0, [sp, #664]
  42f1e4:	cmp	w0, #0x0
  42f1e8:	b.eq	42f1f8 <ferror@plt+0x2b968>  // b.none
  42f1ec:	ldr	w0, [sp, #664]
  42f1f0:	cmp	w0, #0x8
  42f1f4:	b.ls	42f200 <ferror@plt+0x2b970>  // b.plast
  42f1f8:	strh	wzr, [sp, #714]
  42f1fc:	b	42f220 <ferror@plt+0x2b990>
  42f200:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42f204:	add	x0, x0, #0x2f8
  42f208:	ldr	x2, [x0]
  42f20c:	ldr	w0, [sp, #664]
  42f210:	mov	w1, w0
  42f214:	ldr	x0, [sp, #728]
  42f218:	blr	x2
  42f21c:	strh	w0, [sp, #714]
  42f220:	ldr	x0, [sp, #728]
  42f224:	add	x0, x0, #0x2
  42f228:	str	x0, [sp, #728]
  42f22c:	adrp	x0, 45f000 <warn@@Base+0x11330>
  42f230:	add	x0, x0, #0x6b0
  42f234:	bl	403840 <gettext@plt>
  42f238:	mov	x2, x0
  42f23c:	ldrh	w0, [sp, #714]
  42f240:	mov	x1, x0
  42f244:	mov	x0, x2
  42f248:	bl	403780 <printf@plt>
  42f24c:	ldrh	w0, [sp, #714]
  42f250:	cmp	w0, #0x5
  42f254:	b.eq	42f270 <ferror@plt+0x2b9e0>  // b.none
  42f258:	adrp	x0, 45f000 <warn@@Base+0x11330>
  42f25c:	add	x0, x0, #0x6c0
  42f260:	bl	403840 <gettext@plt>
  42f264:	bl	44dcd0 <warn@@Base>
  42f268:	mov	w0, #0x0                   	// #0
  42f26c:	b	430af8 <ferror@plt+0x2d268>
  42f270:	mov	w0, #0x2                   	// #2
  42f274:	str	w0, [sp, #660]
  42f278:	ldr	w0, [sp, #660]
  42f27c:	cmp	w0, #0x2
  42f280:	b.ls	42f2b4 <ferror@plt+0x2ba24>  // b.plast
  42f284:	ldr	w0, [sp, #660]
  42f288:	mov	x2, x0
  42f28c:	adrp	x0, 455000 <warn@@Base+0x7330>
  42f290:	add	x1, x0, #0xec0
  42f294:	adrp	x0, 455000 <warn@@Base+0x7330>
  42f298:	add	x0, x0, #0xf10
  42f29c:	bl	402f90 <ngettext@plt>
  42f2a0:	mov	w2, #0x2                   	// #2
  42f2a4:	ldr	w1, [sp, #660]
  42f2a8:	bl	44dbd0 <error@@Base>
  42f2ac:	mov	w0, #0x2                   	// #2
  42f2b0:	str	w0, [sp, #660]
  42f2b4:	ldr	w0, [sp, #660]
  42f2b8:	ldr	x1, [sp, #728]
  42f2bc:	add	x0, x1, x0
  42f2c0:	ldr	x1, [sp, #392]
  42f2c4:	cmp	x1, x0
  42f2c8:	b.hi	42f2f4 <ferror@plt+0x2ba64>  // b.pmore
  42f2cc:	ldr	x1, [sp, #728]
  42f2d0:	ldr	x0, [sp, #392]
  42f2d4:	cmp	x1, x0
  42f2d8:	b.cs	42f2f0 <ferror@plt+0x2ba60>  // b.hs, b.nlast
  42f2dc:	ldr	x1, [sp, #392]
  42f2e0:	ldr	x0, [sp, #728]
  42f2e4:	sub	x0, x1, x0
  42f2e8:	str	w0, [sp, #660]
  42f2ec:	b	42f2f4 <ferror@plt+0x2ba64>
  42f2f0:	str	wzr, [sp, #660]
  42f2f4:	ldr	w0, [sp, #660]
  42f2f8:	cmp	w0, #0x0
  42f2fc:	b.eq	42f30c <ferror@plt+0x2ba7c>  // b.none
  42f300:	ldr	w0, [sp, #660]
  42f304:	cmp	w0, #0x8
  42f308:	b.ls	42f314 <ferror@plt+0x2ba84>  // b.plast
  42f30c:	strh	wzr, [sp, #712]
  42f310:	b	42f334 <ferror@plt+0x2baa4>
  42f314:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42f318:	add	x0, x0, #0x2f8
  42f31c:	ldr	x2, [x0]
  42f320:	ldr	w0, [sp, #660]
  42f324:	mov	w1, w0
  42f328:	ldr	x0, [sp, #728]
  42f32c:	blr	x2
  42f330:	strh	w0, [sp, #712]
  42f334:	ldr	x0, [sp, #728]
  42f338:	add	x0, x0, #0x2
  42f33c:	str	x0, [sp, #728]
  42f340:	ldrh	w0, [sp, #712]
  42f344:	cmp	w0, #0x0
  42f348:	b.eq	42f36c <ferror@plt+0x2badc>  // b.none
  42f34c:	adrp	x0, 45f000 <warn@@Base+0x11330>
  42f350:	add	x0, x0, #0x700
  42f354:	bl	403840 <gettext@plt>
  42f358:	mov	x2, x0
  42f35c:	ldrh	w0, [sp, #712]
  42f360:	mov	w1, w0
  42f364:	mov	x0, x2
  42f368:	bl	44dcd0 <warn@@Base>
  42f36c:	mov	w0, #0x4                   	// #4
  42f370:	str	w0, [sp, #656]
  42f374:	ldr	w0, [sp, #656]
  42f378:	cmp	w0, #0x4
  42f37c:	b.ls	42f3b0 <ferror@plt+0x2bb20>  // b.plast
  42f380:	ldr	w0, [sp, #656]
  42f384:	mov	x2, x0
  42f388:	adrp	x0, 455000 <warn@@Base+0x7330>
  42f38c:	add	x1, x0, #0xec0
  42f390:	adrp	x0, 455000 <warn@@Base+0x7330>
  42f394:	add	x0, x0, #0xf10
  42f398:	bl	402f90 <ngettext@plt>
  42f39c:	mov	w2, #0x4                   	// #4
  42f3a0:	ldr	w1, [sp, #656]
  42f3a4:	bl	44dbd0 <error@@Base>
  42f3a8:	mov	w0, #0x4                   	// #4
  42f3ac:	str	w0, [sp, #656]
  42f3b0:	ldr	w0, [sp, #656]
  42f3b4:	ldr	x1, [sp, #728]
  42f3b8:	add	x0, x1, x0
  42f3bc:	ldr	x1, [sp, #392]
  42f3c0:	cmp	x1, x0
  42f3c4:	b.hi	42f3f0 <ferror@plt+0x2bb60>  // b.pmore
  42f3c8:	ldr	x1, [sp, #728]
  42f3cc:	ldr	x0, [sp, #392]
  42f3d0:	cmp	x1, x0
  42f3d4:	b.cs	42f3ec <ferror@plt+0x2bb5c>  // b.hs, b.nlast
  42f3d8:	ldr	x1, [sp, #392]
  42f3dc:	ldr	x0, [sp, #728]
  42f3e0:	sub	x0, x1, x0
  42f3e4:	str	w0, [sp, #656]
  42f3e8:	b	42f3f0 <ferror@plt+0x2bb60>
  42f3ec:	str	wzr, [sp, #656]
  42f3f0:	ldr	w0, [sp, #656]
  42f3f4:	cmp	w0, #0x0
  42f3f8:	b.eq	42f408 <ferror@plt+0x2bb78>  // b.none
  42f3fc:	ldr	w0, [sp, #656]
  42f400:	cmp	w0, #0x8
  42f404:	b.ls	42f410 <ferror@plt+0x2bb80>  // b.plast
  42f408:	str	wzr, [sp, #708]
  42f40c:	b	42f430 <ferror@plt+0x2bba0>
  42f410:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42f414:	add	x0, x0, #0x2f8
  42f418:	ldr	x2, [x0]
  42f41c:	ldr	w0, [sp, #656]
  42f420:	mov	w1, w0
  42f424:	ldr	x0, [sp, #728]
  42f428:	blr	x2
  42f42c:	str	w0, [sp, #708]
  42f430:	ldr	x0, [sp, #728]
  42f434:	add	x0, x0, #0x4
  42f438:	str	x0, [sp, #728]
  42f43c:	ldr	w0, [sp, #708]
  42f440:	cmp	w0, #0x0
  42f444:	b.ne	42f458 <ferror@plt+0x2bbc8>  // b.any
  42f448:	adrp	x0, 45f000 <warn@@Base+0x11330>
  42f44c:	add	x0, x0, #0x738
  42f450:	bl	403840 <gettext@plt>
  42f454:	bl	44dcd0 <warn@@Base>
  42f458:	mov	w0, #0x4                   	// #4
  42f45c:	str	w0, [sp, #652]
  42f460:	ldr	w0, [sp, #652]
  42f464:	cmp	w0, #0x4
  42f468:	b.ls	42f49c <ferror@plt+0x2bc0c>  // b.plast
  42f46c:	ldr	w0, [sp, #652]
  42f470:	mov	x2, x0
  42f474:	adrp	x0, 455000 <warn@@Base+0x7330>
  42f478:	add	x1, x0, #0xec0
  42f47c:	adrp	x0, 455000 <warn@@Base+0x7330>
  42f480:	add	x0, x0, #0xf10
  42f484:	bl	402f90 <ngettext@plt>
  42f488:	mov	w2, #0x4                   	// #4
  42f48c:	ldr	w1, [sp, #652]
  42f490:	bl	44dbd0 <error@@Base>
  42f494:	mov	w0, #0x4                   	// #4
  42f498:	str	w0, [sp, #652]
  42f49c:	ldr	w0, [sp, #652]
  42f4a0:	ldr	x1, [sp, #728]
  42f4a4:	add	x0, x1, x0
  42f4a8:	ldr	x1, [sp, #392]
  42f4ac:	cmp	x1, x0
  42f4b0:	b.hi	42f4dc <ferror@plt+0x2bc4c>  // b.pmore
  42f4b4:	ldr	x1, [sp, #728]
  42f4b8:	ldr	x0, [sp, #392]
  42f4bc:	cmp	x1, x0
  42f4c0:	b.cs	42f4d8 <ferror@plt+0x2bc48>  // b.hs, b.nlast
  42f4c4:	ldr	x1, [sp, #392]
  42f4c8:	ldr	x0, [sp, #728]
  42f4cc:	sub	x0, x1, x0
  42f4d0:	str	w0, [sp, #652]
  42f4d4:	b	42f4dc <ferror@plt+0x2bc4c>
  42f4d8:	str	wzr, [sp, #652]
  42f4dc:	ldr	w0, [sp, #652]
  42f4e0:	cmp	w0, #0x0
  42f4e4:	b.eq	42f4f4 <ferror@plt+0x2bc64>  // b.none
  42f4e8:	ldr	w0, [sp, #652]
  42f4ec:	cmp	w0, #0x8
  42f4f0:	b.ls	42f4fc <ferror@plt+0x2bc6c>  // b.plast
  42f4f4:	str	wzr, [sp, #704]
  42f4f8:	b	42f51c <ferror@plt+0x2bc8c>
  42f4fc:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42f500:	add	x0, x0, #0x2f8
  42f504:	ldr	x2, [x0]
  42f508:	ldr	w0, [sp, #652]
  42f50c:	mov	w1, w0
  42f510:	ldr	x0, [sp, #728]
  42f514:	blr	x2
  42f518:	str	w0, [sp, #704]
  42f51c:	ldr	x0, [sp, #728]
  42f520:	add	x0, x0, #0x4
  42f524:	str	x0, [sp, #728]
  42f528:	mov	w0, #0x4                   	// #4
  42f52c:	str	w0, [sp, #648]
  42f530:	ldr	w0, [sp, #648]
  42f534:	cmp	w0, #0x4
  42f538:	b.ls	42f56c <ferror@plt+0x2bcdc>  // b.plast
  42f53c:	ldr	w0, [sp, #648]
  42f540:	mov	x2, x0
  42f544:	adrp	x0, 455000 <warn@@Base+0x7330>
  42f548:	add	x1, x0, #0xec0
  42f54c:	adrp	x0, 455000 <warn@@Base+0x7330>
  42f550:	add	x0, x0, #0xf10
  42f554:	bl	402f90 <ngettext@plt>
  42f558:	mov	w2, #0x4                   	// #4
  42f55c:	ldr	w1, [sp, #648]
  42f560:	bl	44dbd0 <error@@Base>
  42f564:	mov	w0, #0x4                   	// #4
  42f568:	str	w0, [sp, #648]
  42f56c:	ldr	w0, [sp, #648]
  42f570:	ldr	x1, [sp, #728]
  42f574:	add	x0, x1, x0
  42f578:	ldr	x1, [sp, #392]
  42f57c:	cmp	x1, x0
  42f580:	b.hi	42f5ac <ferror@plt+0x2bd1c>  // b.pmore
  42f584:	ldr	x1, [sp, #728]
  42f588:	ldr	x0, [sp, #392]
  42f58c:	cmp	x1, x0
  42f590:	b.cs	42f5a8 <ferror@plt+0x2bd18>  // b.hs, b.nlast
  42f594:	ldr	x1, [sp, #392]
  42f598:	ldr	x0, [sp, #728]
  42f59c:	sub	x0, x1, x0
  42f5a0:	str	w0, [sp, #648]
  42f5a4:	b	42f5ac <ferror@plt+0x2bd1c>
  42f5a8:	str	wzr, [sp, #648]
  42f5ac:	ldr	w0, [sp, #648]
  42f5b0:	cmp	w0, #0x0
  42f5b4:	b.eq	42f5c4 <ferror@plt+0x2bd34>  // b.none
  42f5b8:	ldr	w0, [sp, #648]
  42f5bc:	cmp	w0, #0x8
  42f5c0:	b.ls	42f5cc <ferror@plt+0x2bd3c>  // b.plast
  42f5c4:	str	wzr, [sp, #700]
  42f5c8:	b	42f5ec <ferror@plt+0x2bd5c>
  42f5cc:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42f5d0:	add	x0, x0, #0x2f8
  42f5d4:	ldr	x2, [x0]
  42f5d8:	ldr	w0, [sp, #648]
  42f5dc:	mov	w1, w0
  42f5e0:	ldr	x0, [sp, #728]
  42f5e4:	blr	x2
  42f5e8:	str	w0, [sp, #700]
  42f5ec:	ldr	x0, [sp, #728]
  42f5f0:	add	x0, x0, #0x4
  42f5f4:	str	x0, [sp, #728]
  42f5f8:	mov	w0, #0x4                   	// #4
  42f5fc:	str	w0, [sp, #644]
  42f600:	ldr	w0, [sp, #644]
  42f604:	cmp	w0, #0x4
  42f608:	b.ls	42f63c <ferror@plt+0x2bdac>  // b.plast
  42f60c:	ldr	w0, [sp, #644]
  42f610:	mov	x2, x0
  42f614:	adrp	x0, 455000 <warn@@Base+0x7330>
  42f618:	add	x1, x0, #0xec0
  42f61c:	adrp	x0, 455000 <warn@@Base+0x7330>
  42f620:	add	x0, x0, #0xf10
  42f624:	bl	402f90 <ngettext@plt>
  42f628:	mov	w2, #0x4                   	// #4
  42f62c:	ldr	w1, [sp, #644]
  42f630:	bl	44dbd0 <error@@Base>
  42f634:	mov	w0, #0x4                   	// #4
  42f638:	str	w0, [sp, #644]
  42f63c:	ldr	w0, [sp, #644]
  42f640:	ldr	x1, [sp, #728]
  42f644:	add	x0, x1, x0
  42f648:	ldr	x1, [sp, #392]
  42f64c:	cmp	x1, x0
  42f650:	b.hi	42f67c <ferror@plt+0x2bdec>  // b.pmore
  42f654:	ldr	x1, [sp, #728]
  42f658:	ldr	x0, [sp, #392]
  42f65c:	cmp	x1, x0
  42f660:	b.cs	42f678 <ferror@plt+0x2bde8>  // b.hs, b.nlast
  42f664:	ldr	x1, [sp, #392]
  42f668:	ldr	x0, [sp, #728]
  42f66c:	sub	x0, x1, x0
  42f670:	str	w0, [sp, #644]
  42f674:	b	42f67c <ferror@plt+0x2bdec>
  42f678:	str	wzr, [sp, #644]
  42f67c:	ldr	w0, [sp, #644]
  42f680:	cmp	w0, #0x0
  42f684:	b.eq	42f694 <ferror@plt+0x2be04>  // b.none
  42f688:	ldr	w0, [sp, #644]
  42f68c:	cmp	w0, #0x8
  42f690:	b.ls	42f69c <ferror@plt+0x2be0c>  // b.plast
  42f694:	str	wzr, [sp, #696]
  42f698:	b	42f6bc <ferror@plt+0x2be2c>
  42f69c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42f6a0:	add	x0, x0, #0x2f8
  42f6a4:	ldr	x2, [x0]
  42f6a8:	ldr	w0, [sp, #644]
  42f6ac:	mov	w1, w0
  42f6b0:	ldr	x0, [sp, #728]
  42f6b4:	blr	x2
  42f6b8:	str	w0, [sp, #696]
  42f6bc:	ldr	x0, [sp, #728]
  42f6c0:	add	x0, x0, #0x4
  42f6c4:	str	x0, [sp, #728]
  42f6c8:	mov	w0, #0x4                   	// #4
  42f6cc:	str	w0, [sp, #640]
  42f6d0:	ldr	w0, [sp, #640]
  42f6d4:	cmp	w0, #0x4
  42f6d8:	b.ls	42f70c <ferror@plt+0x2be7c>  // b.plast
  42f6dc:	ldr	w0, [sp, #640]
  42f6e0:	mov	x2, x0
  42f6e4:	adrp	x0, 455000 <warn@@Base+0x7330>
  42f6e8:	add	x1, x0, #0xec0
  42f6ec:	adrp	x0, 455000 <warn@@Base+0x7330>
  42f6f0:	add	x0, x0, #0xf10
  42f6f4:	bl	402f90 <ngettext@plt>
  42f6f8:	mov	w2, #0x4                   	// #4
  42f6fc:	ldr	w1, [sp, #640]
  42f700:	bl	44dbd0 <error@@Base>
  42f704:	mov	w0, #0x4                   	// #4
  42f708:	str	w0, [sp, #640]
  42f70c:	ldr	w0, [sp, #640]
  42f710:	ldr	x1, [sp, #728]
  42f714:	add	x0, x1, x0
  42f718:	ldr	x1, [sp, #392]
  42f71c:	cmp	x1, x0
  42f720:	b.hi	42f74c <ferror@plt+0x2bebc>  // b.pmore
  42f724:	ldr	x1, [sp, #728]
  42f728:	ldr	x0, [sp, #392]
  42f72c:	cmp	x1, x0
  42f730:	b.cs	42f748 <ferror@plt+0x2beb8>  // b.hs, b.nlast
  42f734:	ldr	x1, [sp, #392]
  42f738:	ldr	x0, [sp, #728]
  42f73c:	sub	x0, x1, x0
  42f740:	str	w0, [sp, #640]
  42f744:	b	42f74c <ferror@plt+0x2bebc>
  42f748:	str	wzr, [sp, #640]
  42f74c:	ldr	w0, [sp, #640]
  42f750:	cmp	w0, #0x0
  42f754:	b.eq	42f764 <ferror@plt+0x2bed4>  // b.none
  42f758:	ldr	w0, [sp, #640]
  42f75c:	cmp	w0, #0x8
  42f760:	b.ls	42f76c <ferror@plt+0x2bedc>  // b.plast
  42f764:	str	wzr, [sp, #692]
  42f768:	b	42f78c <ferror@plt+0x2befc>
  42f76c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42f770:	add	x0, x0, #0x2f8
  42f774:	ldr	x2, [x0]
  42f778:	ldr	w0, [sp, #640]
  42f77c:	mov	w1, w0
  42f780:	ldr	x0, [sp, #728]
  42f784:	blr	x2
  42f788:	str	w0, [sp, #692]
  42f78c:	ldr	x0, [sp, #728]
  42f790:	add	x0, x0, #0x4
  42f794:	str	x0, [sp, #728]
  42f798:	mov	w0, #0x4                   	// #4
  42f79c:	str	w0, [sp, #636]
  42f7a0:	ldr	w0, [sp, #636]
  42f7a4:	cmp	w0, #0x4
  42f7a8:	b.ls	42f7dc <ferror@plt+0x2bf4c>  // b.plast
  42f7ac:	ldr	w0, [sp, #636]
  42f7b0:	mov	x2, x0
  42f7b4:	adrp	x0, 455000 <warn@@Base+0x7330>
  42f7b8:	add	x1, x0, #0xec0
  42f7bc:	adrp	x0, 455000 <warn@@Base+0x7330>
  42f7c0:	add	x0, x0, #0xf10
  42f7c4:	bl	402f90 <ngettext@plt>
  42f7c8:	mov	w2, #0x4                   	// #4
  42f7cc:	ldr	w1, [sp, #636]
  42f7d0:	bl	44dbd0 <error@@Base>
  42f7d4:	mov	w0, #0x4                   	// #4
  42f7d8:	str	w0, [sp, #636]
  42f7dc:	ldr	w0, [sp, #636]
  42f7e0:	ldr	x1, [sp, #728]
  42f7e4:	add	x0, x1, x0
  42f7e8:	ldr	x1, [sp, #392]
  42f7ec:	cmp	x1, x0
  42f7f0:	b.hi	42f81c <ferror@plt+0x2bf8c>  // b.pmore
  42f7f4:	ldr	x1, [sp, #728]
  42f7f8:	ldr	x0, [sp, #392]
  42f7fc:	cmp	x1, x0
  42f800:	b.cs	42f818 <ferror@plt+0x2bf88>  // b.hs, b.nlast
  42f804:	ldr	x1, [sp, #392]
  42f808:	ldr	x0, [sp, #728]
  42f80c:	sub	x0, x1, x0
  42f810:	str	w0, [sp, #636]
  42f814:	b	42f81c <ferror@plt+0x2bf8c>
  42f818:	str	wzr, [sp, #636]
  42f81c:	ldr	w0, [sp, #636]
  42f820:	cmp	w0, #0x0
  42f824:	b.eq	42f834 <ferror@plt+0x2bfa4>  // b.none
  42f828:	ldr	w0, [sp, #636]
  42f82c:	cmp	w0, #0x8
  42f830:	b.ls	42f83c <ferror@plt+0x2bfac>  // b.plast
  42f834:	str	wzr, [sp, #688]
  42f838:	b	42f85c <ferror@plt+0x2bfcc>
  42f83c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42f840:	add	x0, x0, #0x2f8
  42f844:	ldr	x2, [x0]
  42f848:	ldr	w0, [sp, #636]
  42f84c:	mov	w1, w0
  42f850:	ldr	x0, [sp, #728]
  42f854:	blr	x2
  42f858:	str	w0, [sp, #688]
  42f85c:	ldr	x0, [sp, #728]
  42f860:	add	x0, x0, #0x4
  42f864:	str	x0, [sp, #728]
  42f868:	mov	w0, #0x4                   	// #4
  42f86c:	str	w0, [sp, #632]
  42f870:	ldr	w0, [sp, #632]
  42f874:	cmp	w0, #0x4
  42f878:	b.ls	42f8ac <ferror@plt+0x2c01c>  // b.plast
  42f87c:	ldr	w0, [sp, #632]
  42f880:	mov	x2, x0
  42f884:	adrp	x0, 455000 <warn@@Base+0x7330>
  42f888:	add	x1, x0, #0xec0
  42f88c:	adrp	x0, 455000 <warn@@Base+0x7330>
  42f890:	add	x0, x0, #0xf10
  42f894:	bl	402f90 <ngettext@plt>
  42f898:	mov	w2, #0x4                   	// #4
  42f89c:	ldr	w1, [sp, #632]
  42f8a0:	bl	44dbd0 <error@@Base>
  42f8a4:	mov	w0, #0x4                   	// #4
  42f8a8:	str	w0, [sp, #632]
  42f8ac:	ldr	w0, [sp, #632]
  42f8b0:	ldr	x1, [sp, #728]
  42f8b4:	add	x0, x1, x0
  42f8b8:	ldr	x1, [sp, #392]
  42f8bc:	cmp	x1, x0
  42f8c0:	b.hi	42f8ec <ferror@plt+0x2c05c>  // b.pmore
  42f8c4:	ldr	x1, [sp, #728]
  42f8c8:	ldr	x0, [sp, #392]
  42f8cc:	cmp	x1, x0
  42f8d0:	b.cs	42f8e8 <ferror@plt+0x2c058>  // b.hs, b.nlast
  42f8d4:	ldr	x1, [sp, #392]
  42f8d8:	ldr	x0, [sp, #728]
  42f8dc:	sub	x0, x1, x0
  42f8e0:	str	w0, [sp, #632]
  42f8e4:	b	42f8ec <ferror@plt+0x2c05c>
  42f8e8:	str	wzr, [sp, #632]
  42f8ec:	ldr	w0, [sp, #632]
  42f8f0:	cmp	w0, #0x0
  42f8f4:	b.eq	42f904 <ferror@plt+0x2c074>  // b.none
  42f8f8:	ldr	w0, [sp, #632]
  42f8fc:	cmp	w0, #0x8
  42f900:	b.ls	42f90c <ferror@plt+0x2c07c>  // b.plast
  42f904:	str	wzr, [sp, #684]
  42f908:	b	42f92c <ferror@plt+0x2c09c>
  42f90c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42f910:	add	x0, x0, #0x2f8
  42f914:	ldr	x2, [x0]
  42f918:	ldr	w0, [sp, #632]
  42f91c:	mov	w1, w0
  42f920:	ldr	x0, [sp, #728]
  42f924:	blr	x2
  42f928:	str	w0, [sp, #684]
  42f92c:	ldr	x0, [sp, #728]
  42f930:	add	x0, x0, #0x4
  42f934:	str	x0, [sp, #728]
  42f938:	ldr	w0, [sp, #684]
  42f93c:	and	w0, w0, #0x3
  42f940:	cmp	w0, #0x0
  42f944:	b.eq	42f974 <ferror@plt+0x2c0e4>  // b.none
  42f948:	adrp	x0, 45f000 <warn@@Base+0x11330>
  42f94c:	add	x0, x0, #0x770
  42f950:	bl	403840 <gettext@plt>
  42f954:	ldr	w1, [sp, #684]
  42f958:	bl	44dcd0 <warn@@Base>
  42f95c:	ldr	w0, [sp, #684]
  42f960:	neg	w0, w0
  42f964:	and	w0, w0, #0x3
  42f968:	ldr	w1, [sp, #684]
  42f96c:	add	w0, w1, w0
  42f970:	str	w0, [sp, #684]
  42f974:	adrp	x0, 45f000 <warn@@Base+0x11330>
  42f978:	add	x0, x0, #0x7c8
  42f97c:	bl	403840 <gettext@plt>
  42f980:	bl	403780 <printf@plt>
  42f984:	mov	w0, #0x1                   	// #1
  42f988:	str	w0, [sp, #676]
  42f98c:	ldr	x0, [sp, #728]
  42f990:	str	x0, [sp, #376]
  42f994:	str	wzr, [sp, #680]
  42f998:	b	42fabc <ferror@plt+0x2c22c>
  42f99c:	mov	w0, #0x1                   	// #1
  42f9a0:	str	w0, [sp, #624]
  42f9a4:	ldr	w0, [sp, #624]
  42f9a8:	cmp	w0, #0x1
  42f9ac:	b.ls	42f9e0 <ferror@plt+0x2c150>  // b.plast
  42f9b0:	ldr	w0, [sp, #624]
  42f9b4:	mov	x2, x0
  42f9b8:	adrp	x0, 455000 <warn@@Base+0x7330>
  42f9bc:	add	x1, x0, #0xec0
  42f9c0:	adrp	x0, 455000 <warn@@Base+0x7330>
  42f9c4:	add	x0, x0, #0xf10
  42f9c8:	bl	402f90 <ngettext@plt>
  42f9cc:	mov	w2, #0x1                   	// #1
  42f9d0:	ldr	w1, [sp, #624]
  42f9d4:	bl	44dbd0 <error@@Base>
  42f9d8:	mov	w0, #0x1                   	// #1
  42f9dc:	str	w0, [sp, #624]
  42f9e0:	ldr	w0, [sp, #624]
  42f9e4:	ldr	x1, [sp, #728]
  42f9e8:	add	x0, x1, x0
  42f9ec:	ldr	x1, [sp, #392]
  42f9f0:	cmp	x1, x0
  42f9f4:	b.hi	42fa20 <ferror@plt+0x2c190>  // b.pmore
  42f9f8:	ldr	x1, [sp, #728]
  42f9fc:	ldr	x0, [sp, #392]
  42fa00:	cmp	x1, x0
  42fa04:	b.cs	42fa1c <ferror@plt+0x2c18c>  // b.hs, b.nlast
  42fa08:	ldr	x1, [sp, #392]
  42fa0c:	ldr	x0, [sp, #728]
  42fa10:	sub	x0, x1, x0
  42fa14:	str	w0, [sp, #624]
  42fa18:	b	42fa20 <ferror@plt+0x2c190>
  42fa1c:	str	wzr, [sp, #624]
  42fa20:	ldr	w0, [sp, #624]
  42fa24:	cmp	w0, #0x0
  42fa28:	b.eq	42fa38 <ferror@plt+0x2c1a8>  // b.none
  42fa2c:	ldr	w0, [sp, #624]
  42fa30:	cmp	w0, #0x8
  42fa34:	b.ls	42fa40 <ferror@plt+0x2c1b0>  // b.plast
  42fa38:	strb	wzr, [sp, #631]
  42fa3c:	b	42fa60 <ferror@plt+0x2c1d0>
  42fa40:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42fa44:	add	x0, x0, #0x2f8
  42fa48:	ldr	x2, [x0]
  42fa4c:	ldr	w0, [sp, #624]
  42fa50:	mov	w1, w0
  42fa54:	ldr	x0, [sp, #728]
  42fa58:	blr	x2
  42fa5c:	strb	w0, [sp, #631]
  42fa60:	ldr	x0, [sp, #728]
  42fa64:	add	x0, x0, #0x1
  42fa68:	str	x0, [sp, #728]
  42fa6c:	ldrb	w0, [sp, #631]
  42fa70:	mov	w1, w0
  42fa74:	adrp	x0, 456000 <warn@@Base+0x8330>
  42fa78:	add	x0, x0, #0x250
  42fa7c:	bl	403780 <printf@plt>
  42fa80:	ldrb	w0, [sp, #631]
  42fa84:	cmp	w0, #0x0
  42fa88:	b.eq	42fab0 <ferror@plt+0x2c220>  // b.none
  42fa8c:	ldrb	w1, [sp, #631]
  42fa90:	adrp	x0, 47e000 <warn@@Base+0x30330>
  42fa94:	add	x0, x0, #0xb88
  42fa98:	sxtw	x1, w1
  42fa9c:	ldrh	w0, [x0, x1, lsl #1]
  42faa0:	and	w0, w0, #0x10
  42faa4:	cmp	w0, #0x0
  42faa8:	b.ne	42fab0 <ferror@plt+0x2c220>  // b.any
  42faac:	str	wzr, [sp, #676]
  42fab0:	ldr	w0, [sp, #680]
  42fab4:	add	w0, w0, #0x1
  42fab8:	str	w0, [sp, #680]
  42fabc:	ldr	w1, [sp, #680]
  42fac0:	ldr	w0, [sp, #684]
  42fac4:	cmp	w1, w0
  42fac8:	b.cc	42f99c <ferror@plt+0x2c10c>  // b.lo, b.ul, b.last
  42facc:	ldr	w0, [sp, #676]
  42fad0:	cmp	w0, #0x0
  42fad4:	b.eq	42fb40 <ferror@plt+0x2c2b0>  // b.none
  42fad8:	adrp	x0, 45f000 <warn@@Base+0x11330>
  42fadc:	add	x0, x0, #0x7e0
  42fae0:	bl	403780 <printf@plt>
  42fae4:	str	wzr, [sp, #680]
  42fae8:	b	42fb0c <ferror@plt+0x2c27c>
  42faec:	ldr	w0, [sp, #680]
  42faf0:	ldr	x1, [sp, #376]
  42faf4:	add	x0, x1, x0
  42faf8:	ldrb	w0, [x0]
  42fafc:	bl	4037e0 <putchar@plt>
  42fb00:	ldr	w0, [sp, #680]
  42fb04:	add	w0, w0, #0x1
  42fb08:	str	w0, [sp, #680]
  42fb0c:	ldr	w1, [sp, #680]
  42fb10:	ldr	w0, [sp, #684]
  42fb14:	cmp	w1, w0
  42fb18:	b.cs	42fb34 <ferror@plt+0x2c2a4>  // b.hs, b.nlast
  42fb1c:	ldr	w0, [sp, #680]
  42fb20:	ldr	x1, [sp, #376]
  42fb24:	add	x0, x1, x0
  42fb28:	ldrb	w0, [x0]
  42fb2c:	cmp	w0, #0x0
  42fb30:	b.ne	42faec <ferror@plt+0x2c25c>  // b.any
  42fb34:	adrp	x0, 45f000 <warn@@Base+0x11330>
  42fb38:	add	x0, x0, #0x7e8
  42fb3c:	bl	403780 <printf@plt>
  42fb40:	mov	w0, #0xa                   	// #10
  42fb44:	bl	4037e0 <putchar@plt>
  42fb48:	adrp	x0, 45f000 <warn@@Base+0x11330>
  42fb4c:	add	x0, x0, #0x7f0
  42fb50:	bl	403840 <gettext@plt>
  42fb54:	bl	403780 <printf@plt>
  42fb58:	str	wzr, [sp, #680]
  42fb5c:	b	42fc58 <ferror@plt+0x2c3c8>
  42fb60:	ldr	w0, [sp, #716]
  42fb64:	str	w0, [sp, #612]
  42fb68:	ldr	w0, [sp, #612]
  42fb6c:	cmp	w0, #0x8
  42fb70:	b.ls	42fba4 <ferror@plt+0x2c314>  // b.plast
  42fb74:	ldr	w0, [sp, #612]
  42fb78:	mov	x2, x0
  42fb7c:	adrp	x0, 455000 <warn@@Base+0x7330>
  42fb80:	add	x1, x0, #0xec0
  42fb84:	adrp	x0, 455000 <warn@@Base+0x7330>
  42fb88:	add	x0, x0, #0xf10
  42fb8c:	bl	402f90 <ngettext@plt>
  42fb90:	mov	w2, #0x8                   	// #8
  42fb94:	ldr	w1, [sp, #612]
  42fb98:	bl	44dbd0 <error@@Base>
  42fb9c:	mov	w0, #0x8                   	// #8
  42fba0:	str	w0, [sp, #612]
  42fba4:	ldr	w0, [sp, #612]
  42fba8:	ldr	x1, [sp, #728]
  42fbac:	add	x0, x1, x0
  42fbb0:	ldr	x1, [sp, #392]
  42fbb4:	cmp	x1, x0
  42fbb8:	b.hi	42fbe4 <ferror@plt+0x2c354>  // b.pmore
  42fbbc:	ldr	x1, [sp, #728]
  42fbc0:	ldr	x0, [sp, #392]
  42fbc4:	cmp	x1, x0
  42fbc8:	b.cs	42fbe0 <ferror@plt+0x2c350>  // b.hs, b.nlast
  42fbcc:	ldr	x1, [sp, #392]
  42fbd0:	ldr	x0, [sp, #728]
  42fbd4:	sub	x0, x1, x0
  42fbd8:	str	w0, [sp, #612]
  42fbdc:	b	42fbe4 <ferror@plt+0x2c354>
  42fbe0:	str	wzr, [sp, #612]
  42fbe4:	ldr	w0, [sp, #612]
  42fbe8:	cmp	w0, #0x0
  42fbec:	b.eq	42fbfc <ferror@plt+0x2c36c>  // b.none
  42fbf0:	ldr	w0, [sp, #612]
  42fbf4:	cmp	w0, #0x8
  42fbf8:	b.ls	42fc04 <ferror@plt+0x2c374>  // b.plast
  42fbfc:	str	xzr, [sp, #616]
  42fc00:	b	42fc24 <ferror@plt+0x2c394>
  42fc04:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42fc08:	add	x0, x0, #0x2f8
  42fc0c:	ldr	x2, [x0]
  42fc10:	ldr	w0, [sp, #612]
  42fc14:	mov	w1, w0
  42fc18:	ldr	x0, [sp, #728]
  42fc1c:	blr	x2
  42fc20:	str	x0, [sp, #616]
  42fc24:	ldr	w0, [sp, #716]
  42fc28:	ldr	x1, [sp, #728]
  42fc2c:	add	x0, x1, x0
  42fc30:	str	x0, [sp, #728]
  42fc34:	adrp	x0, 45f000 <warn@@Base+0x11330>
  42fc38:	add	x0, x0, #0x800
  42fc3c:	bl	403840 <gettext@plt>
  42fc40:	ldr	x2, [sp, #616]
  42fc44:	ldr	w1, [sp, #680]
  42fc48:	bl	403780 <printf@plt>
  42fc4c:	ldr	w0, [sp, #680]
  42fc50:	add	w0, w0, #0x1
  42fc54:	str	w0, [sp, #680]
  42fc58:	ldr	w1, [sp, #680]
  42fc5c:	ldr	w0, [sp, #708]
  42fc60:	cmp	w1, w0
  42fc64:	b.cc	42fb60 <ferror@plt+0x2c2d0>  // b.lo, b.ul, b.last
  42fc68:	mov	w0, #0xa                   	// #10
  42fc6c:	bl	4037e0 <putchar@plt>
  42fc70:	adrp	x0, 45f000 <warn@@Base+0x11330>
  42fc74:	add	x0, x0, #0x810
  42fc78:	bl	403840 <gettext@plt>
  42fc7c:	bl	403780 <printf@plt>
  42fc80:	str	wzr, [sp, #680]
  42fc84:	b	42fd80 <ferror@plt+0x2c4f0>
  42fc88:	ldr	w0, [sp, #716]
  42fc8c:	str	w0, [sp, #596]
  42fc90:	ldr	w0, [sp, #596]
  42fc94:	cmp	w0, #0x8
  42fc98:	b.ls	42fccc <ferror@plt+0x2c43c>  // b.plast
  42fc9c:	ldr	w0, [sp, #596]
  42fca0:	mov	x2, x0
  42fca4:	adrp	x0, 455000 <warn@@Base+0x7330>
  42fca8:	add	x1, x0, #0xec0
  42fcac:	adrp	x0, 455000 <warn@@Base+0x7330>
  42fcb0:	add	x0, x0, #0xf10
  42fcb4:	bl	402f90 <ngettext@plt>
  42fcb8:	mov	w2, #0x8                   	// #8
  42fcbc:	ldr	w1, [sp, #596]
  42fcc0:	bl	44dbd0 <error@@Base>
  42fcc4:	mov	w0, #0x8                   	// #8
  42fcc8:	str	w0, [sp, #596]
  42fccc:	ldr	w0, [sp, #596]
  42fcd0:	ldr	x1, [sp, #728]
  42fcd4:	add	x0, x1, x0
  42fcd8:	ldr	x1, [sp, #392]
  42fcdc:	cmp	x1, x0
  42fce0:	b.hi	42fd0c <ferror@plt+0x2c47c>  // b.pmore
  42fce4:	ldr	x1, [sp, #728]
  42fce8:	ldr	x0, [sp, #392]
  42fcec:	cmp	x1, x0
  42fcf0:	b.cs	42fd08 <ferror@plt+0x2c478>  // b.hs, b.nlast
  42fcf4:	ldr	x1, [sp, #392]
  42fcf8:	ldr	x0, [sp, #728]
  42fcfc:	sub	x0, x1, x0
  42fd00:	str	w0, [sp, #596]
  42fd04:	b	42fd0c <ferror@plt+0x2c47c>
  42fd08:	str	wzr, [sp, #596]
  42fd0c:	ldr	w0, [sp, #596]
  42fd10:	cmp	w0, #0x0
  42fd14:	b.eq	42fd24 <ferror@plt+0x2c494>  // b.none
  42fd18:	ldr	w0, [sp, #596]
  42fd1c:	cmp	w0, #0x8
  42fd20:	b.ls	42fd2c <ferror@plt+0x2c49c>  // b.plast
  42fd24:	str	xzr, [sp, #600]
  42fd28:	b	42fd4c <ferror@plt+0x2c4bc>
  42fd2c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42fd30:	add	x0, x0, #0x2f8
  42fd34:	ldr	x2, [x0]
  42fd38:	ldr	w0, [sp, #596]
  42fd3c:	mov	w1, w0
  42fd40:	ldr	x0, [sp, #728]
  42fd44:	blr	x2
  42fd48:	str	x0, [sp, #600]
  42fd4c:	ldr	w0, [sp, #716]
  42fd50:	ldr	x1, [sp, #728]
  42fd54:	add	x0, x1, x0
  42fd58:	str	x0, [sp, #728]
  42fd5c:	adrp	x0, 45f000 <warn@@Base+0x11330>
  42fd60:	add	x0, x0, #0x800
  42fd64:	bl	403840 <gettext@plt>
  42fd68:	ldr	x2, [sp, #600]
  42fd6c:	ldr	w1, [sp, #680]
  42fd70:	bl	403780 <printf@plt>
  42fd74:	ldr	w0, [sp, #680]
  42fd78:	add	w0, w0, #0x1
  42fd7c:	str	w0, [sp, #680]
  42fd80:	ldr	w1, [sp, #680]
  42fd84:	ldr	w0, [sp, #704]
  42fd88:	cmp	w1, w0
  42fd8c:	b.cc	42fc88 <ferror@plt+0x2c3f8>  // b.lo, b.ul, b.last
  42fd90:	mov	w0, #0xa                   	// #10
  42fd94:	bl	4037e0 <putchar@plt>
  42fd98:	adrp	x0, 45f000 <warn@@Base+0x11330>
  42fd9c:	add	x0, x0, #0x820
  42fda0:	bl	403840 <gettext@plt>
  42fda4:	bl	403780 <printf@plt>
  42fda8:	str	wzr, [sp, #680]
  42fdac:	b	42feb4 <ferror@plt+0x2c624>
  42fdb0:	mov	w0, #0x8                   	// #8
  42fdb4:	str	w0, [sp, #580]
  42fdb8:	ldr	w0, [sp, #580]
  42fdbc:	cmp	w0, #0x8
  42fdc0:	b.ls	42fdf4 <ferror@plt+0x2c564>  // b.plast
  42fdc4:	ldr	w0, [sp, #580]
  42fdc8:	mov	x2, x0
  42fdcc:	adrp	x0, 455000 <warn@@Base+0x7330>
  42fdd0:	add	x1, x0, #0xec0
  42fdd4:	adrp	x0, 455000 <warn@@Base+0x7330>
  42fdd8:	add	x0, x0, #0xf10
  42fddc:	bl	402f90 <ngettext@plt>
  42fde0:	mov	w2, #0x8                   	// #8
  42fde4:	ldr	w1, [sp, #580]
  42fde8:	bl	44dbd0 <error@@Base>
  42fdec:	mov	w0, #0x8                   	// #8
  42fdf0:	str	w0, [sp, #580]
  42fdf4:	ldr	w0, [sp, #580]
  42fdf8:	ldr	x1, [sp, #728]
  42fdfc:	add	x0, x1, x0
  42fe00:	ldr	x1, [sp, #392]
  42fe04:	cmp	x1, x0
  42fe08:	b.hi	42fe34 <ferror@plt+0x2c5a4>  // b.pmore
  42fe0c:	ldr	x1, [sp, #728]
  42fe10:	ldr	x0, [sp, #392]
  42fe14:	cmp	x1, x0
  42fe18:	b.cs	42fe30 <ferror@plt+0x2c5a0>  // b.hs, b.nlast
  42fe1c:	ldr	x1, [sp, #392]
  42fe20:	ldr	x0, [sp, #728]
  42fe24:	sub	x0, x1, x0
  42fe28:	str	w0, [sp, #580]
  42fe2c:	b	42fe34 <ferror@plt+0x2c5a4>
  42fe30:	str	wzr, [sp, #580]
  42fe34:	ldr	w0, [sp, #580]
  42fe38:	cmp	w0, #0x0
  42fe3c:	b.eq	42fe4c <ferror@plt+0x2c5bc>  // b.none
  42fe40:	ldr	w0, [sp, #580]
  42fe44:	cmp	w0, #0x8
  42fe48:	b.ls	42fe54 <ferror@plt+0x2c5c4>  // b.plast
  42fe4c:	str	xzr, [sp, #584]
  42fe50:	b	42fe74 <ferror@plt+0x2c5e4>
  42fe54:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  42fe58:	add	x0, x0, #0x2f8
  42fe5c:	ldr	x2, [x0]
  42fe60:	ldr	w0, [sp, #580]
  42fe64:	mov	w1, w0
  42fe68:	ldr	x0, [sp, #728]
  42fe6c:	blr	x2
  42fe70:	str	x0, [sp, #584]
  42fe74:	ldr	x0, [sp, #728]
  42fe78:	add	x0, x0, #0x8
  42fe7c:	str	x0, [sp, #728]
  42fe80:	adrp	x0, 45f000 <warn@@Base+0x11330>
  42fe84:	add	x0, x0, #0x838
  42fe88:	bl	403840 <gettext@plt>
  42fe8c:	ldr	w1, [sp, #680]
  42fe90:	bl	403780 <printf@plt>
  42fe94:	mov	w1, #0x8                   	// #8
  42fe98:	ldr	x0, [sp, #584]
  42fe9c:	bl	40f598 <ferror@plt+0xbd08>
  42fea0:	mov	w0, #0xa                   	// #10
  42fea4:	bl	4037e0 <putchar@plt>
  42fea8:	ldr	w0, [sp, #680]
  42feac:	add	w0, w0, #0x1
  42feb0:	str	w0, [sp, #680]
  42feb4:	ldr	w1, [sp, #680]
  42feb8:	ldr	w0, [sp, #700]
  42febc:	cmp	w1, w0
  42fec0:	b.cc	42fdb0 <ferror@plt+0x2c520>  // b.lo, b.ul, b.last
  42fec4:	mov	w0, #0xa                   	// #10
  42fec8:	bl	4037e0 <putchar@plt>
  42fecc:	ldr	x0, [sp, #728]
  42fed0:	str	x0, [sp, #368]
  42fed4:	ldr	w0, [sp, #696]
  42fed8:	lsl	x0, x0, #2
  42fedc:	ldr	x1, [sp, #728]
  42fee0:	add	x0, x1, x0
  42fee4:	str	x0, [sp, #728]
  42fee8:	ldr	x0, [sp, #728]
  42feec:	str	x0, [sp, #360]
  42fef0:	ldr	w0, [sp, #692]
  42fef4:	lsl	x0, x0, #2
  42fef8:	ldr	x1, [sp, #728]
  42fefc:	add	x0, x1, x0
  42ff00:	str	x0, [sp, #728]
  42ff04:	ldr	x0, [sp, #728]
  42ff08:	str	x0, [sp, #352]
  42ff0c:	ldr	w1, [sp, #692]
  42ff10:	ldr	w0, [sp, #716]
  42ff14:	mul	w0, w1, w0
  42ff18:	mov	w0, w0
  42ff1c:	ldr	x1, [sp, #728]
  42ff20:	add	x0, x1, x0
  42ff24:	str	x0, [sp, #728]
  42ff28:	ldr	x0, [sp, #728]
  42ff2c:	str	x0, [sp, #344]
  42ff30:	ldr	w1, [sp, #692]
  42ff34:	ldr	w0, [sp, #716]
  42ff38:	mul	w0, w1, w0
  42ff3c:	mov	w0, w0
  42ff40:	ldr	x1, [sp, #728]
  42ff44:	add	x0, x1, x0
  42ff48:	str	x0, [sp, #728]
  42ff4c:	ldr	x0, [sp, #728]
  42ff50:	str	x0, [sp, #336]
  42ff54:	ldr	w0, [sp, #688]
  42ff58:	ldr	x1, [sp, #728]
  42ff5c:	add	x0, x1, x0
  42ff60:	str	x0, [sp, #728]
  42ff64:	ldr	x0, [sp, #728]
  42ff68:	str	x0, [sp, #328]
  42ff6c:	ldr	x0, [sp, #728]
  42ff70:	str	x0, [sp, #320]
  42ff74:	ldr	x1, [sp, #728]
  42ff78:	ldr	x0, [sp, #392]
  42ff7c:	cmp	x1, x0
  42ff80:	b.ls	42ffdc <ferror@plt+0x2c74c>  // b.plast
  42ff84:	adrp	x0, 45f000 <warn@@Base+0x11330>
  42ff88:	add	x0, x0, #0x840
  42ff8c:	bl	403840 <gettext@plt>
  42ff90:	mov	x5, x0
  42ff94:	ldr	x0, [sp, #120]
  42ff98:	ldr	x0, [x0, #32]
  42ff9c:	ldr	x1, [sp, #728]
  42ffa0:	sub	x4, x1, x0
  42ffa4:	ldr	x0, [sp, #120]
  42ffa8:	ldr	x0, [x0, #32]
  42ffac:	ldr	x1, [sp, #392]
  42ffb0:	sub	x2, x1, x0
  42ffb4:	ldr	x0, [sp, #120]
  42ffb8:	ldr	x0, [x0, #32]
  42ffbc:	ldr	x1, [sp, #400]
  42ffc0:	sub	x0, x1, x0
  42ffc4:	mov	x3, x0
  42ffc8:	mov	x1, x4
  42ffcc:	mov	x0, x5
  42ffd0:	bl	44dcd0 <warn@@Base>
  42ffd4:	mov	w0, #0x0                   	// #0
  42ffd8:	b	430af8 <ferror@plt+0x2d268>
  42ffdc:	str	xzr, [sp, #568]
  42ffe0:	str	xzr, [sp, #560]
  42ffe4:	b	430024 <ferror@plt+0x2c794>
  42ffe8:	ldr	x0, [sp, #560]
  42ffec:	lsl	x0, x0, #2
  42fff0:	ldr	x1, [sp, #368]
  42fff4:	add	x0, x1, x0
  42fff8:	ldr	w0, [x0]
  42fffc:	str	w0, [sp, #200]
  430000:	ldr	w0, [sp, #200]
  430004:	cmp	w0, #0x0
  430008:	b.eq	430018 <ferror@plt+0x2c788>  // b.none
  43000c:	ldr	x0, [sp, #568]
  430010:	add	x0, x0, #0x1
  430014:	str	x0, [sp, #568]
  430018:	ldr	x0, [sp, #560]
  43001c:	add	x0, x0, #0x1
  430020:	str	x0, [sp, #560]
  430024:	ldr	w0, [sp, #696]
  430028:	ldr	x1, [sp, #560]
  43002c:	cmp	x1, x0
  430030:	b.cc	42ffe8 <ferror@plt+0x2c758>  // b.lo, b.ul, b.last
  430034:	ldr	w0, [sp, #696]
  430038:	mov	x2, x0
  43003c:	adrp	x0, 45f000 <warn@@Base+0x11330>
  430040:	add	x1, x0, #0x898
  430044:	adrp	x0, 45f000 <warn@@Base+0x11330>
  430048:	add	x0, x0, #0x8b8
  43004c:	bl	402f90 <ngettext@plt>
  430050:	mov	x3, x0
  430054:	ldr	w0, [sp, #696]
  430058:	mov	x2, x0
  43005c:	ldr	x1, [sp, #568]
  430060:	mov	x0, x3
  430064:	bl	403780 <printf@plt>
  430068:	str	wzr, [sp, #556]
  43006c:	str	xzr, [sp, #544]
  430070:	str	xzr, [sp, #536]
  430074:	str	xzr, [sp, #528]
  430078:	str	xzr, [sp, #520]
  43007c:	b	430128 <ferror@plt+0x2c898>
  430080:	ldr	x0, [sp, #520]
  430084:	lsl	x0, x0, #2
  430088:	ldr	x1, [sp, #360]
  43008c:	add	x0, x1, x0
  430090:	ldr	w0, [x0]
  430094:	str	w0, [sp, #204]
  430098:	ldr	x0, [sp, #520]
  43009c:	cmp	x0, #0x0
  4300a0:	b.eq	430114 <ferror@plt+0x2c884>  // b.none
  4300a4:	ldr	w0, [sp, #556]
  4300a8:	ldr	w1, [sp, #696]
  4300ac:	udiv	w2, w0, w1
  4300b0:	ldr	w1, [sp, #696]
  4300b4:	mul	w1, w2, w1
  4300b8:	sub	w1, w0, w1
  4300bc:	ldr	w0, [sp, #204]
  4300c0:	ldr	w2, [sp, #696]
  4300c4:	udiv	w3, w0, w2
  4300c8:	ldr	w2, [sp, #696]
  4300cc:	mul	w2, w3, w2
  4300d0:	sub	w0, w0, w2
  4300d4:	cmp	w1, w0
  4300d8:	b.ne	430110 <ferror@plt+0x2c880>  // b.any
  4300dc:	ldr	x0, [sp, #544]
  4300e0:	add	x0, x0, #0x1
  4300e4:	str	x0, [sp, #544]
  4300e8:	ldr	x0, [sp, #528]
  4300ec:	add	x0, x0, #0x1
  4300f0:	str	x0, [sp, #528]
  4300f4:	ldr	x0, [sp, #536]
  4300f8:	ldr	x2, [sp, #528]
  4300fc:	ldr	x1, [sp, #528]
  430100:	cmp	x2, x0
  430104:	csel	x0, x1, x0, cs  // cs = hs, nlast
  430108:	str	x0, [sp, #536]
  43010c:	b	430114 <ferror@plt+0x2c884>
  430110:	str	xzr, [sp, #528]
  430114:	ldr	w0, [sp, #204]
  430118:	str	w0, [sp, #556]
  43011c:	ldr	x0, [sp, #520]
  430120:	add	x0, x0, #0x1
  430124:	str	x0, [sp, #520]
  430128:	ldr	w0, [sp, #692]
  43012c:	ldr	x1, [sp, #520]
  430130:	cmp	x1, x0
  430134:	b.cc	430080 <ferror@plt+0x2c7f0>  // b.lo, b.ul, b.last
  430138:	adrp	x0, 45f000 <warn@@Base+0x11330>
  43013c:	add	x0, x0, #0x8d8
  430140:	bl	403840 <gettext@plt>
  430144:	mov	x4, x0
  430148:	ldr	w0, [sp, #692]
  43014c:	ldr	x3, [sp, #536]
  430150:	ldr	x2, [sp, #544]
  430154:	mov	x1, x0
  430158:	mov	x0, x4
  43015c:	bl	403780 <printf@plt>
  430160:	ldr	w1, [sp, #692]
  430164:	ldr	x2, [sp, #568]
  430168:	ldr	x0, [sp, #544]
  43016c:	add	x0, x2, x0
  430170:	cmp	x1, x0
  430174:	b.eq	430198 <ferror@plt+0x2c908>  // b.none
  430178:	adrp	x0, 460000 <warn@@Base+0x12330>
  43017c:	add	x3, x0, #0xf08
  430180:	mov	w2, #0x2308                	// #8968
  430184:	adrp	x0, 457000 <warn@@Base+0x9330>
  430188:	add	x1, x0, #0x498
  43018c:	adrp	x0, 45f000 <warn@@Base+0x11330>
  430190:	add	x0, x0, #0x928
  430194:	bl	4037a0 <__assert_fail@plt>
  430198:	str	xzr, [sp, #512]
  43019c:	str	xzr, [sp, #504]
  4301a0:	str	xzr, [sp, #496]
  4301a4:	ldr	x0, [sp, #336]
  4301a8:	str	x0, [sp, #488]
  4301ac:	add	x1, sp, #0xc0
  4301b0:	add	x0, sp, #0xc4
  4301b4:	mov	x4, x1
  4301b8:	mov	x3, x0
  4301bc:	mov	w2, #0x0                   	// #0
  4301c0:	ldr	x1, [sp, #328]
  4301c4:	ldr	x0, [sp, #488]
  4301c8:	bl	40f70c <ferror@plt+0xbe7c>
  4301cc:	str	x0, [sp, #312]
  4301d0:	ldr	w0, [sp, #196]
  4301d4:	mov	w0, w0
  4301d8:	ldr	x1, [sp, #488]
  4301dc:	add	x0, x1, x0
  4301e0:	str	x0, [sp, #488]
  4301e4:	ldr	x0, [sp, #312]
  4301e8:	str	x0, [sp, #304]
  4301ec:	ldr	x1, [sp, #304]
  4301f0:	ldr	x0, [sp, #312]
  4301f4:	cmp	x1, x0
  4301f8:	b.eq	430208 <ferror@plt+0x2c978>  // b.none
  4301fc:	ldr	w0, [sp, #192]
  430200:	orr	w0, w0, #0x2
  430204:	str	w0, [sp, #192]
  430208:	ldr	w0, [sp, #192]
  43020c:	bl	40f21c <ferror@plt+0xb98c>
  430210:	ldr	x0, [sp, #304]
  430214:	cmp	x0, #0x0
  430218:	b.eq	43045c <ferror@plt+0x2cbcc>  // b.none
  43021c:	ldr	x1, [sp, #504]
  430220:	ldr	x0, [sp, #496]
  430224:	cmp	x1, x0
  430228:	b.ne	43025c <ferror@plt+0x2c9cc>  // b.any
  43022c:	ldr	x0, [sp, #496]
  430230:	lsl	x0, x0, #1
  430234:	mov	x1, #0x100                 	// #256
  430238:	cmp	x0, #0x100
  43023c:	csel	x0, x0, x1, cs  // cs = hs, nlast
  430240:	str	x0, [sp, #496]
  430244:	ldr	x0, [sp, #496]
  430248:	lsl	x0, x0, #4
  43024c:	mov	x1, x0
  430250:	ldr	x0, [sp, #512]
  430254:	bl	4031e0 <xrealloc@plt>
  430258:	str	x0, [sp, #512]
  43025c:	ldr	x1, [sp, #504]
  430260:	ldr	x0, [sp, #496]
  430264:	cmp	x1, x0
  430268:	b.cc	43028c <ferror@plt+0x2c9fc>  // b.lo, b.ul, b.last
  43026c:	adrp	x0, 460000 <warn@@Base+0x12330>
  430270:	add	x3, x0, #0xf08
  430274:	mov	w2, #0x2323                	// #8995
  430278:	adrp	x0, 457000 <warn@@Base+0x9330>
  43027c:	add	x1, x0, #0x498
  430280:	adrp	x0, 45f000 <warn@@Base+0x11330>
  430284:	add	x0, x0, #0x958
  430288:	bl	4037a0 <__assert_fail@plt>
  43028c:	ldr	x0, [sp, #512]
  430290:	str	x0, [sp, #480]
  430294:	b	4302f0 <ferror@plt+0x2ca60>
  430298:	ldr	x0, [sp, #480]
  43029c:	ldr	x0, [x0]
  4302a0:	ldr	x1, [sp, #304]
  4302a4:	cmp	x1, x0
  4302a8:	b.ne	4302e4 <ferror@plt+0x2ca54>  // b.any
  4302ac:	adrp	x0, 45f000 <warn@@Base+0x11330>
  4302b0:	add	x0, x0, #0x988
  4302b4:	bl	403840 <gettext@plt>
  4302b8:	mov	x4, x0
  4302bc:	ldr	x3, [sp, #304]
  4302c0:	ldr	x0, [sp, #120]
  4302c4:	ldr	x0, [x0, #32]
  4302c8:	ldr	x1, [sp, #400]
  4302cc:	sub	x0, x1, x0
  4302d0:	mov	x2, x0
  4302d4:	mov	x1, x3
  4302d8:	mov	x0, x4
  4302dc:	bl	44dcd0 <warn@@Base>
  4302e0:	b	43030c <ferror@plt+0x2ca7c>
  4302e4:	ldr	x0, [sp, #480]
  4302e8:	add	x0, x0, #0x10
  4302ec:	str	x0, [sp, #480]
  4302f0:	ldr	x0, [sp, #504]
  4302f4:	lsl	x0, x0, #4
  4302f8:	ldr	x1, [sp, #512]
  4302fc:	add	x0, x1, x0
  430300:	ldr	x1, [sp, #480]
  430304:	cmp	x1, x0
  430308:	b.cc	430298 <ferror@plt+0x2ca08>  // b.lo, b.ul, b.last
  43030c:	ldr	x0, [sp, #504]
  430310:	add	x1, x0, #0x1
  430314:	str	x1, [sp, #504]
  430318:	lsl	x0, x0, #4
  43031c:	ldr	x1, [sp, #512]
  430320:	add	x0, x1, x0
  430324:	str	x0, [sp, #480]
  430328:	ldr	x0, [sp, #480]
  43032c:	ldr	x1, [sp, #304]
  430330:	str	x1, [x0]
  430334:	ldr	x0, [sp, #480]
  430338:	ldr	x1, [sp, #488]
  43033c:	str	x1, [x0, #8]
  430340:	add	x0, sp, #0xbc
  430344:	mov	x4, #0x0                   	// #0
  430348:	mov	x3, x0
  43034c:	mov	w2, #0x0                   	// #0
  430350:	ldr	x1, [sp, #328]
  430354:	ldr	x0, [sp, #488]
  430358:	bl	40f70c <ferror@plt+0xbe7c>
  43035c:	ldr	w0, [sp, #188]
  430360:	mov	w0, w0
  430364:	ldr	x1, [sp, #488]
  430368:	add	x0, x1, x0
  43036c:	str	x0, [sp, #488]
  430370:	add	x1, sp, #0xb4
  430374:	add	x0, sp, #0xb8
  430378:	mov	x4, x1
  43037c:	mov	x3, x0
  430380:	mov	w2, #0x0                   	// #0
  430384:	ldr	x1, [sp, #328]
  430388:	ldr	x0, [sp, #488]
  43038c:	bl	40f70c <ferror@plt+0xbe7c>
  430390:	str	x0, [sp, #296]
  430394:	ldr	w0, [sp, #184]
  430398:	mov	w0, w0
  43039c:	ldr	x1, [sp, #488]
  4303a0:	add	x0, x1, x0
  4303a4:	str	x0, [sp, #488]
  4303a8:	ldr	x0, [sp, #296]
  4303ac:	str	x0, [sp, #288]
  4303b0:	ldr	x1, [sp, #288]
  4303b4:	ldr	x0, [sp, #296]
  4303b8:	cmp	x1, x0
  4303bc:	b.eq	4303cc <ferror@plt+0x2cb3c>  // b.none
  4303c0:	ldr	w0, [sp, #180]
  4303c4:	orr	w0, w0, #0x2
  4303c8:	str	w0, [sp, #180]
  4303cc:	ldr	w0, [sp, #180]
  4303d0:	bl	40f21c <ferror@plt+0xb98c>
  4303d4:	add	x1, sp, #0xac
  4303d8:	add	x0, sp, #0xb0
  4303dc:	mov	x4, x1
  4303e0:	mov	x3, x0
  4303e4:	mov	w2, #0x0                   	// #0
  4303e8:	ldr	x1, [sp, #328]
  4303ec:	ldr	x0, [sp, #488]
  4303f0:	bl	40f70c <ferror@plt+0xbe7c>
  4303f4:	str	x0, [sp, #280]
  4303f8:	ldr	w0, [sp, #176]
  4303fc:	mov	w0, w0
  430400:	ldr	x1, [sp, #488]
  430404:	add	x0, x1, x0
  430408:	str	x0, [sp, #488]
  43040c:	ldr	x0, [sp, #280]
  430410:	str	x0, [sp, #272]
  430414:	ldr	x1, [sp, #272]
  430418:	ldr	x0, [sp, #280]
  43041c:	cmp	x1, x0
  430420:	b.eq	430430 <ferror@plt+0x2cba0>  // b.none
  430424:	ldr	w0, [sp, #172]
  430428:	orr	w0, w0, #0x2
  43042c:	str	w0, [sp, #172]
  430430:	ldr	w0, [sp, #172]
  430434:	bl	40f21c <ferror@plt+0xb98c>
  430438:	ldr	x0, [sp, #288]
  43043c:	cmp	x0, #0x0
  430440:	b.ne	430370 <ferror@plt+0x2cae0>  // b.any
  430444:	ldr	x0, [sp, #272]
  430448:	cmp	x0, #0x0
  43044c:	b.eq	430454 <ferror@plt+0x2cbc4>  // b.none
  430450:	b	430370 <ferror@plt+0x2cae0>
  430454:	nop
  430458:	b	4301ac <ferror@plt+0x2c91c>
  43045c:	nop
  430460:	adrp	x0, 45f000 <warn@@Base+0x11330>
  430464:	add	x0, x0, #0x9d0
  430468:	bl	403840 <gettext@plt>
  43046c:	bl	403780 <printf@plt>
  430470:	str	wzr, [sp, #476]
  430474:	b	430ac4 <ferror@plt+0x2d234>
  430478:	ldr	w0, [sp, #716]
  43047c:	str	w0, [sp, #452]
  430480:	ldr	w0, [sp, #452]
  430484:	cmp	w0, #0x8
  430488:	b.ls	4304bc <ferror@plt+0x2cc2c>  // b.plast
  43048c:	ldr	w0, [sp, #452]
  430490:	mov	x2, x0
  430494:	adrp	x0, 455000 <warn@@Base+0x7330>
  430498:	add	x1, x0, #0xec0
  43049c:	adrp	x0, 455000 <warn@@Base+0x7330>
  4304a0:	add	x0, x0, #0xf10
  4304a4:	bl	402f90 <ngettext@plt>
  4304a8:	mov	w2, #0x8                   	// #8
  4304ac:	ldr	w1, [sp, #452]
  4304b0:	bl	44dbd0 <error@@Base>
  4304b4:	mov	w0, #0x8                   	// #8
  4304b8:	str	w0, [sp, #452]
  4304bc:	ldr	w1, [sp, #476]
  4304c0:	ldr	w0, [sp, #716]
  4304c4:	mul	w0, w1, w0
  4304c8:	mov	w1, w0
  4304cc:	ldr	w0, [sp, #452]
  4304d0:	add	x0, x1, x0
  4304d4:	ldr	x1, [sp, #352]
  4304d8:	add	x0, x1, x0
  4304dc:	ldr	x1, [sp, #392]
  4304e0:	cmp	x1, x0
  4304e4:	b.hi	430538 <ferror@plt+0x2cca8>  // b.pmore
  4304e8:	ldr	w1, [sp, #476]
  4304ec:	ldr	w0, [sp, #716]
  4304f0:	mul	w0, w1, w0
  4304f4:	mov	w0, w0
  4304f8:	ldr	x1, [sp, #352]
  4304fc:	add	x0, x1, x0
  430500:	ldr	x1, [sp, #392]
  430504:	cmp	x1, x0
  430508:	b.ls	430534 <ferror@plt+0x2cca4>  // b.plast
  43050c:	ldr	w1, [sp, #476]
  430510:	ldr	w0, [sp, #716]
  430514:	mul	w0, w1, w0
  430518:	mov	w0, w0
  43051c:	ldr	x1, [sp, #352]
  430520:	add	x0, x1, x0
  430524:	ldr	x1, [sp, #392]
  430528:	sub	x0, x1, x0
  43052c:	str	w0, [sp, #452]
  430530:	b	430538 <ferror@plt+0x2cca8>
  430534:	str	wzr, [sp, #452]
  430538:	ldr	w0, [sp, #452]
  43053c:	cmp	w0, #0x0
  430540:	b.eq	430550 <ferror@plt+0x2ccc0>  // b.none
  430544:	ldr	w0, [sp, #452]
  430548:	cmp	w0, #0x8
  43054c:	b.ls	430558 <ferror@plt+0x2ccc8>  // b.plast
  430550:	str	xzr, [sp, #464]
  430554:	b	430588 <ferror@plt+0x2ccf8>
  430558:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  43055c:	add	x0, x0, #0x2f8
  430560:	ldr	x2, [x0]
  430564:	ldr	w1, [sp, #476]
  430568:	ldr	w0, [sp, #716]
  43056c:	mul	w0, w1, w0
  430570:	mov	w0, w0
  430574:	ldr	x1, [sp, #352]
  430578:	add	x0, x1, x0
  43057c:	ldr	w1, [sp, #452]
  430580:	blr	x2
  430584:	str	x0, [sp, #464]
  430588:	ldr	w0, [sp, #716]
  43058c:	str	w0, [sp, #448]
  430590:	ldr	w0, [sp, #448]
  430594:	cmp	w0, #0x8
  430598:	b.ls	4305cc <ferror@plt+0x2cd3c>  // b.plast
  43059c:	ldr	w0, [sp, #448]
  4305a0:	mov	x2, x0
  4305a4:	adrp	x0, 455000 <warn@@Base+0x7330>
  4305a8:	add	x1, x0, #0xec0
  4305ac:	adrp	x0, 455000 <warn@@Base+0x7330>
  4305b0:	add	x0, x0, #0xf10
  4305b4:	bl	402f90 <ngettext@plt>
  4305b8:	mov	w2, #0x8                   	// #8
  4305bc:	ldr	w1, [sp, #448]
  4305c0:	bl	44dbd0 <error@@Base>
  4305c4:	mov	w0, #0x8                   	// #8
  4305c8:	str	w0, [sp, #448]
  4305cc:	ldr	w1, [sp, #476]
  4305d0:	ldr	w0, [sp, #716]
  4305d4:	mul	w0, w1, w0
  4305d8:	mov	w1, w0
  4305dc:	ldr	w0, [sp, #448]
  4305e0:	add	x0, x1, x0
  4305e4:	ldr	x1, [sp, #344]
  4305e8:	add	x0, x1, x0
  4305ec:	ldr	x1, [sp, #392]
  4305f0:	cmp	x1, x0
  4305f4:	b.hi	430648 <ferror@plt+0x2cdb8>  // b.pmore
  4305f8:	ldr	w1, [sp, #476]
  4305fc:	ldr	w0, [sp, #716]
  430600:	mul	w0, w1, w0
  430604:	mov	w0, w0
  430608:	ldr	x1, [sp, #344]
  43060c:	add	x0, x1, x0
  430610:	ldr	x1, [sp, #392]
  430614:	cmp	x1, x0
  430618:	b.ls	430644 <ferror@plt+0x2cdb4>  // b.plast
  43061c:	ldr	w1, [sp, #476]
  430620:	ldr	w0, [sp, #716]
  430624:	mul	w0, w1, w0
  430628:	mov	w0, w0
  43062c:	ldr	x1, [sp, #344]
  430630:	add	x0, x1, x0
  430634:	ldr	x1, [sp, #392]
  430638:	sub	x0, x1, x0
  43063c:	str	w0, [sp, #448]
  430640:	b	430648 <ferror@plt+0x2cdb8>
  430644:	str	wzr, [sp, #448]
  430648:	ldr	w0, [sp, #448]
  43064c:	cmp	w0, #0x0
  430650:	b.eq	430660 <ferror@plt+0x2cdd0>  // b.none
  430654:	ldr	w0, [sp, #448]
  430658:	cmp	w0, #0x8
  43065c:	b.ls	430668 <ferror@plt+0x2cdd8>  // b.plast
  430660:	str	xzr, [sp, #456]
  430664:	b	430698 <ferror@plt+0x2ce08>
  430668:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  43066c:	add	x0, x0, #0x2f8
  430670:	ldr	x2, [x0]
  430674:	ldr	w1, [sp, #476]
  430678:	ldr	w0, [sp, #716]
  43067c:	mul	w0, w1, w0
  430680:	mov	w0, w0
  430684:	ldr	x1, [sp, #344]
  430688:	add	x0, x1, x0
  43068c:	ldr	w1, [sp, #448]
  430690:	blr	x2
  430694:	str	x0, [sp, #456]
  430698:	ldr	w0, [sp, #476]
  43069c:	lsl	x0, x0, #2
  4306a0:	ldr	x1, [sp, #360]
  4306a4:	add	x0, x1, x0
  4306a8:	ldr	w19, [x0]
  4306ac:	ldr	x0, [sp, #464]
  4306b0:	bl	410424 <ferror@plt+0xcb94>
  4306b4:	mov	x3, x0
  4306b8:	mov	w2, w19
  4306bc:	ldr	w1, [sp, #476]
  4306c0:	adrp	x0, 45f000 <warn@@Base+0x11330>
  4306c4:	add	x0, x0, #0x9e0
  4306c8:	bl	403780 <printf@plt>
  4306cc:	ldr	x1, [sp, #320]
  4306d0:	ldr	x0, [sp, #456]
  4306d4:	add	x0, x1, x0
  4306d8:	str	x0, [sp, #440]
  4306dc:	mov	w0, #0xfffffffe            	// #-2
  4306e0:	str	w0, [sp, #436]
  4306e4:	mov	x0, #0xffffffffffffffff    	// #-1
  4306e8:	str	x0, [sp, #424]
  4306ec:	add	x1, sp, #0xa4
  4306f0:	add	x0, sp, #0xa8
  4306f4:	mov	x4, x1
  4306f8:	mov	x3, x0
  4306fc:	mov	w2, #0x0                   	// #0
  430700:	ldr	x1, [sp, #392]
  430704:	ldr	x0, [sp, #440]
  430708:	bl	40f70c <ferror@plt+0xbe7c>
  43070c:	str	x0, [sp, #264]
  430710:	ldr	w0, [sp, #168]
  430714:	mov	w0, w0
  430718:	ldr	x1, [sp, #440]
  43071c:	add	x0, x1, x0
  430720:	str	x0, [sp, #440]
  430724:	ldr	x0, [sp, #264]
  430728:	str	x0, [sp, #256]
  43072c:	ldr	x1, [sp, #256]
  430730:	ldr	x0, [sp, #264]
  430734:	cmp	x1, x0
  430738:	b.eq	430748 <ferror@plt+0x2ceb8>  // b.none
  43073c:	ldr	w0, [sp, #164]
  430740:	orr	w0, w0, #0x2
  430744:	str	w0, [sp, #164]
  430748:	ldr	w0, [sp, #164]
  43074c:	bl	40f21c <ferror@plt+0xb98c>
  430750:	ldr	w0, [sp, #436]
  430754:	cmn	w0, #0x1
  430758:	b.ne	43077c <ferror@plt+0x2ceec>  // b.any
  43075c:	ldr	x0, [sp, #256]
  430760:	str	x0, [sp, #424]
  430764:	str	wzr, [sp, #436]
  430768:	ldr	x1, [sp, #320]
  43076c:	ldr	x0, [sp, #456]
  430770:	add	x0, x1, x0
  430774:	str	x0, [sp, #440]
  430778:	b	430a8c <ferror@plt+0x2d1fc>
  43077c:	ldr	x0, [sp, #256]
  430780:	cmp	x0, #0x0
  430784:	b.eq	430a90 <ferror@plt+0x2d200>  // b.none
  430788:	ldr	w0, [sp, #436]
  43078c:	cmp	w0, #0x0
  430790:	b.lt	4307d4 <ferror@plt+0x2cf44>  // b.tstop
  430794:	ldr	w0, [sp, #436]
  430798:	cmp	w0, #0x0
  43079c:	b.ne	4307b8 <ferror@plt+0x2cf28>  // b.any
  4307a0:	ldr	x0, [sp, #424]
  4307a4:	cmp	x0, #0x0
  4307a8:	b.ne	4307b8 <ferror@plt+0x2cf28>  // b.any
  4307ac:	adrp	x0, 45f000 <warn@@Base+0x11330>
  4307b0:	add	x0, x0, #0x9f0
  4307b4:	b	4307c0 <ferror@plt+0x2cf30>
  4307b8:	adrp	x0, 45f000 <warn@@Base+0x11330>
  4307bc:	add	x0, x0, #0x9f8
  4307c0:	ldr	x2, [sp, #256]
  4307c4:	mov	x1, x0
  4307c8:	adrp	x0, 45f000 <warn@@Base+0x11330>
  4307cc:	add	x0, x0, #0xa00
  4307d0:	bl	403780 <printf@plt>
  4307d4:	ldr	x0, [sp, #512]
  4307d8:	str	x0, [sp, #416]
  4307dc:	b	430800 <ferror@plt+0x2cf70>
  4307e0:	ldr	x0, [sp, #416]
  4307e4:	ldr	x0, [x0]
  4307e8:	ldr	x1, [sp, #256]
  4307ec:	cmp	x1, x0
  4307f0:	b.eq	430820 <ferror@plt+0x2cf90>  // b.none
  4307f4:	ldr	x0, [sp, #416]
  4307f8:	add	x0, x0, #0x10
  4307fc:	str	x0, [sp, #416]
  430800:	ldr	x0, [sp, #504]
  430804:	lsl	x0, x0, #4
  430808:	ldr	x1, [sp, #512]
  43080c:	add	x0, x1, x0
  430810:	ldr	x1, [sp, #416]
  430814:	cmp	x1, x0
  430818:	b.cc	4307e0 <ferror@plt+0x2cf50>  // b.lo, b.ul, b.last
  43081c:	b	430824 <ferror@plt+0x2cf94>
  430820:	nop
  430824:	ldr	x0, [sp, #504]
  430828:	lsl	x0, x0, #4
  43082c:	ldr	x1, [sp, #512]
  430830:	add	x0, x1, x0
  430834:	ldr	x1, [sp, #416]
  430838:	cmp	x1, x0
  43083c:	b.cc	430878 <ferror@plt+0x2cfe8>  // b.lo, b.ul, b.last
  430840:	adrp	x0, 45f000 <warn@@Base+0x11330>
  430844:	add	x0, x0, #0xa08
  430848:	bl	403840 <gettext@plt>
  43084c:	mov	x4, x0
  430850:	ldr	x3, [sp, #256]
  430854:	ldr	x0, [sp, #120]
  430858:	ldr	x0, [x0, #32]
  43085c:	ldr	x1, [sp, #400]
  430860:	sub	x0, x1, x0
  430864:	mov	x2, x0
  430868:	mov	x1, x3
  43086c:	mov	x0, x4
  430870:	bl	44dcd0 <warn@@Base>
  430874:	b	430a94 <ferror@plt+0x2d204>
  430878:	ldr	x0, [sp, #416]
  43087c:	ldr	x0, [x0, #8]
  430880:	str	x0, [sp, #488]
  430884:	add	x1, sp, #0x9c
  430888:	add	x0, sp, #0xa0
  43088c:	mov	x4, x1
  430890:	mov	x3, x0
  430894:	mov	w2, #0x0                   	// #0
  430898:	ldr	x1, [sp, #328]
  43089c:	ldr	x0, [sp, #488]
  4308a0:	bl	40f70c <ferror@plt+0xbe7c>
  4308a4:	str	x0, [sp, #248]
  4308a8:	ldr	w0, [sp, #160]
  4308ac:	mov	w0, w0
  4308b0:	ldr	x1, [sp, #488]
  4308b4:	add	x0, x1, x0
  4308b8:	str	x0, [sp, #488]
  4308bc:	ldr	x0, [sp, #248]
  4308c0:	str	x0, [sp, #240]
  4308c4:	ldr	x1, [sp, #240]
  4308c8:	ldr	x0, [sp, #248]
  4308cc:	cmp	x1, x0
  4308d0:	b.eq	4308e0 <ferror@plt+0x2d050>  // b.none
  4308d4:	ldr	w0, [sp, #156]
  4308d8:	orr	w0, w0, #0x2
  4308dc:	str	w0, [sp, #156]
  4308e0:	ldr	w0, [sp, #156]
  4308e4:	bl	40f21c <ferror@plt+0xb98c>
  4308e8:	ldr	w0, [sp, #436]
  4308ec:	cmp	w0, #0x0
  4308f0:	b.lt	43090c <ferror@plt+0x2d07c>  // b.tstop
  4308f4:	ldr	x0, [sp, #240]
  4308f8:	bl	410ed4 <ferror@plt+0xd644>
  4308fc:	mov	x1, x0
  430900:	adrp	x0, 45f000 <warn@@Base+0x11330>
  430904:	add	x0, x0, #0xa50
  430908:	bl	403780 <printf@plt>
  43090c:	add	x1, sp, #0x94
  430910:	add	x0, sp, #0x98
  430914:	mov	x4, x1
  430918:	mov	x3, x0
  43091c:	mov	w2, #0x0                   	// #0
  430920:	ldr	x1, [sp, #328]
  430924:	ldr	x0, [sp, #488]
  430928:	bl	40f70c <ferror@plt+0xbe7c>
  43092c:	str	x0, [sp, #232]
  430930:	ldr	w0, [sp, #152]
  430934:	mov	w0, w0
  430938:	ldr	x1, [sp, #488]
  43093c:	add	x0, x1, x0
  430940:	str	x0, [sp, #488]
  430944:	ldr	x0, [sp, #232]
  430948:	str	x0, [sp, #224]
  43094c:	ldr	x1, [sp, #224]
  430950:	ldr	x0, [sp, #232]
  430954:	cmp	x1, x0
  430958:	b.eq	430968 <ferror@plt+0x2d0d8>  // b.none
  43095c:	ldr	w0, [sp, #148]
  430960:	orr	w0, w0, #0x2
  430964:	str	w0, [sp, #148]
  430968:	ldr	w0, [sp, #148]
  43096c:	bl	40f21c <ferror@plt+0xb98c>
  430970:	add	x1, sp, #0x8c
  430974:	add	x0, sp, #0x90
  430978:	mov	x4, x1
  43097c:	mov	x3, x0
  430980:	mov	w2, #0x0                   	// #0
  430984:	ldr	x1, [sp, #328]
  430988:	ldr	x0, [sp, #488]
  43098c:	bl	40f70c <ferror@plt+0xbe7c>
  430990:	str	x0, [sp, #216]
  430994:	ldr	w0, [sp, #144]
  430998:	mov	w0, w0
  43099c:	ldr	x1, [sp, #488]
  4309a0:	add	x0, x1, x0
  4309a4:	str	x0, [sp, #488]
  4309a8:	ldr	x0, [sp, #216]
  4309ac:	str	x0, [sp, #208]
  4309b0:	ldr	x1, [sp, #208]
  4309b4:	ldr	x0, [sp, #216]
  4309b8:	cmp	x1, x0
  4309bc:	b.eq	4309cc <ferror@plt+0x2d13c>  // b.none
  4309c0:	ldr	w0, [sp, #140]
  4309c4:	orr	w0, w0, #0x2
  4309c8:	str	w0, [sp, #140]
  4309cc:	ldr	w0, [sp, #140]
  4309d0:	bl	40f21c <ferror@plt+0xb98c>
  4309d4:	ldr	x0, [sp, #224]
  4309d8:	cmp	x0, #0x0
  4309dc:	b.ne	4309ec <ferror@plt+0x2d15c>  // b.any
  4309e0:	ldr	x0, [sp, #208]
  4309e4:	cmp	x0, #0x0
  4309e8:	b.eq	430a7c <ferror@plt+0x2d1ec>  // b.none
  4309ec:	ldr	w0, [sp, #436]
  4309f0:	cmp	w0, #0x0
  4309f4:	b.lt	430a10 <ferror@plt+0x2d180>  // b.tstop
  4309f8:	ldr	x0, [sp, #224]
  4309fc:	bl	410ff4 <ferror@plt+0xd764>
  430a00:	mov	x1, x0
  430a04:	adrp	x0, 45f000 <warn@@Base+0x11330>
  430a08:	add	x0, x0, #0xa50
  430a0c:	bl	403780 <printf@plt>
  430a10:	ldr	w0, [sp, #716]
  430a14:	ldrh	w1, [sp, #714]
  430a18:	ldr	w2, [sp, #436]
  430a1c:	lsr	w2, w2, #31
  430a20:	and	w2, w2, #0xff
  430a24:	mov	w3, w2
  430a28:	mov	w2, #0xffffffff            	// #-1
  430a2c:	str	w2, [sp, #56]
  430a30:	mov	w2, #0x3d                  	// #61
  430a34:	strb	w2, [sp, #48]
  430a38:	str	xzr, [sp, #40]
  430a3c:	str	xzr, [sp, #32]
  430a40:	str	w3, [sp, #24]
  430a44:	str	xzr, [sp, #16]
  430a48:	str	w1, [sp, #8]
  430a4c:	str	x0, [sp]
  430a50:	mov	x7, #0x0                   	// #0
  430a54:	mov	x6, #0x0                   	// #0
  430a58:	ldr	x5, [sp, #392]
  430a5c:	ldr	x4, [sp, #440]
  430a60:	ldr	x3, [sp, #400]
  430a64:	mov	x2, #0x0                   	// #0
  430a68:	ldr	x1, [sp, #208]
  430a6c:	mov	x0, #0x0                   	// #0
  430a70:	bl	4150dc <ferror@plt+0x1184c>
  430a74:	str	x0, [sp, #440]
  430a78:	b	43090c <ferror@plt+0x2d07c>
  430a7c:	nop
  430a80:	ldr	w0, [sp, #436]
  430a84:	add	w0, w0, #0x1
  430a88:	str	w0, [sp, #436]
  430a8c:	b	4306ec <ferror@plt+0x2ce5c>
  430a90:	nop
  430a94:	ldr	w0, [sp, #436]
  430a98:	cmp	w0, #0x0
  430a9c:	b.gt	430ab0 <ferror@plt+0x2d220>
  430aa0:	adrp	x0, 45f000 <warn@@Base+0x11330>
  430aa4:	add	x0, x0, #0xa58
  430aa8:	bl	403840 <gettext@plt>
  430aac:	bl	403780 <printf@plt>
  430ab0:	mov	w0, #0xa                   	// #10
  430ab4:	bl	4037e0 <putchar@plt>
  430ab8:	ldr	w0, [sp, #476]
  430abc:	add	w0, w0, #0x1
  430ac0:	str	w0, [sp, #476]
  430ac4:	ldr	w1, [sp, #476]
  430ac8:	ldr	w0, [sp, #692]
  430acc:	cmp	w1, w0
  430ad0:	b.cc	430478 <ferror@plt+0x2cbe8>  // b.lo, b.ul, b.last
  430ad4:	ldr	x0, [sp, #512]
  430ad8:	bl	403510 <free@plt>
  430adc:	ldr	x0, [sp, #392]
  430ae0:	str	x0, [sp, #728]
  430ae4:	ldr	x1, [sp, #728]
  430ae8:	ldr	x0, [sp, #408]
  430aec:	cmp	x1, x0
  430af0:	b.cc	42eee0 <ferror@plt+0x2b650>  // b.lo, b.ul, b.last
  430af4:	mov	w0, #0x1                   	// #1
  430af8:	ldp	x19, x20, [sp, #80]
  430afc:	ldr	x21, [sp, #96]
  430b00:	ldp	x29, x30, [sp, #64]
  430b04:	add	sp, sp, #0x2e0
  430b08:	ret
  430b0c:	stp	x29, x30, [sp, #-80]!
  430b10:	mov	x29, sp
  430b14:	str	x0, [sp, #24]
  430b18:	str	x1, [sp, #16]
  430b1c:	mov	w1, #0x0                   	// #0
  430b20:	ldr	x0, [sp, #24]
  430b24:	bl	4181a4 <ferror@plt+0x14914>
  430b28:	ldr	x0, [sp, #24]
  430b2c:	ldr	x0, [x0, #32]
  430b30:	str	x0, [sp, #72]
  430b34:	ldr	x0, [sp, #24]
  430b38:	ldr	x0, [x0, #48]
  430b3c:	mov	x1, x0
  430b40:	ldr	x0, [sp, #72]
  430b44:	bl	403020 <strnlen@plt>
  430b48:	str	w0, [sp, #68]
  430b4c:	ldr	w1, [sp, #68]
  430b50:	ldr	x0, [sp, #24]
  430b54:	ldr	x0, [x0, #48]
  430b58:	cmp	x1, x0
  430b5c:	b.ne	430b78 <ferror@plt+0x2d2e8>  // b.any
  430b60:	adrp	x0, 45f000 <warn@@Base+0x11330>
  430b64:	add	x0, x0, #0xa68
  430b68:	bl	403840 <gettext@plt>
  430b6c:	bl	44dcd0 <warn@@Base>
  430b70:	mov	w0, #0x0                   	// #0
  430b74:	b	430d44 <ferror@plt+0x2d4b4>
  430b78:	adrp	x0, 45f000 <warn@@Base+0x11330>
  430b7c:	add	x0, x0, #0xa98
  430b80:	bl	403840 <gettext@plt>
  430b84:	ldr	x1, [sp, #72]
  430b88:	bl	403780 <printf@plt>
  430b8c:	ldr	x0, [sp, #24]
  430b90:	ldr	x3, [x0, #16]
  430b94:	mov	x2, #0xe                   	// #14
  430b98:	adrp	x0, 45f000 <warn@@Base+0x11330>
  430b9c:	add	x1, x0, #0xab8
  430ba0:	mov	x0, x3
  430ba4:	bl	403210 <strncmp@plt>
  430ba8:	cmp	w0, #0x0
  430bac:	b.ne	430c90 <ferror@plt+0x2d400>  // b.any
  430bb0:	ldr	w0, [sp, #68]
  430bb4:	add	w0, w0, #0x1
  430bb8:	str	w0, [sp, #36]
  430bbc:	ldr	w0, [sp, #36]
  430bc0:	add	w0, w0, #0x3
  430bc4:	and	w0, w0, #0xfffffffc
  430bc8:	str	w0, [sp, #36]
  430bcc:	ldr	w0, [sp, #36]
  430bd0:	add	w0, w0, #0x4
  430bd4:	mov	w1, w0
  430bd8:	ldr	x0, [sp, #24]
  430bdc:	ldr	x0, [x0, #48]
  430be0:	cmp	x1, x0
  430be4:	b.ls	430c00 <ferror@plt+0x2d370>  // b.plast
  430be8:	adrp	x0, 45f000 <warn@@Base+0x11330>
  430bec:	add	x0, x0, #0xac8
  430bf0:	bl	403840 <gettext@plt>
  430bf4:	bl	44dcd0 <warn@@Base>
  430bf8:	mov	w0, #0x0                   	// #0
  430bfc:	b	430d44 <ferror@plt+0x2d4b4>
  430c00:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  430c04:	add	x0, x0, #0x2f8
  430c08:	ldr	x2, [x0]
  430c0c:	ldr	w0, [sp, #36]
  430c10:	ldr	x1, [sp, #72]
  430c14:	add	x0, x1, x0
  430c18:	mov	w1, #0x4                   	// #4
  430c1c:	blr	x2
  430c20:	str	w0, [sp, #32]
  430c24:	adrp	x0, 45f000 <warn@@Base+0x11330>
  430c28:	add	x0, x0, #0xae8
  430c2c:	bl	403840 <gettext@plt>
  430c30:	ldr	w1, [sp, #32]
  430c34:	bl	403780 <printf@plt>
  430c38:	ldr	w0, [sp, #36]
  430c3c:	add	w0, w0, #0x4
  430c40:	mov	w1, w0
  430c44:	ldr	x0, [sp, #24]
  430c48:	ldr	x0, [x0, #48]
  430c4c:	cmp	x1, x0
  430c50:	b.cs	430d38 <ferror@plt+0x2d4a8>  // b.hs, b.nlast
  430c54:	adrp	x0, 45f000 <warn@@Base+0x11330>
  430c58:	add	x0, x0, #0xb00
  430c5c:	bl	403840 <gettext@plt>
  430c60:	mov	x2, x0
  430c64:	ldr	x0, [sp, #24]
  430c68:	ldr	x1, [x0, #48]
  430c6c:	ldr	w0, [sp, #36]
  430c70:	add	w0, w0, #0x4
  430c74:	mov	w0, w0
  430c78:	sub	x0, x1, x0
  430c7c:	mov	x1, x0
  430c80:	mov	x0, x2
  430c84:	bl	44dcd0 <warn@@Base>
  430c88:	mov	w0, #0x0                   	// #0
  430c8c:	b	430d44 <ferror@plt+0x2d4b4>
  430c90:	ldr	x0, [sp, #24]
  430c94:	ldr	x1, [x0, #32]
  430c98:	ldr	w0, [sp, #68]
  430c9c:	add	x0, x0, #0x1
  430ca0:	add	x0, x1, x0
  430ca4:	str	x0, [sp, #56]
  430ca8:	ldr	x0, [sp, #24]
  430cac:	ldr	x1, [x0, #48]
  430cb0:	ldr	w0, [sp, #68]
  430cb4:	add	w0, w0, #0x1
  430cb8:	mov	w0, w0
  430cbc:	sub	x0, x1, x0
  430cc0:	str	x0, [sp, #48]
  430cc4:	ldr	x0, [sp, #48]
  430cc8:	cmp	x0, #0x13
  430ccc:	b.hi	430cf8 <ferror@plt+0x2d468>  // b.pmore
  430cd0:	adrp	x0, 45f000 <warn@@Base+0x11330>
  430cd4:	add	x0, x0, #0xb40
  430cd8:	bl	403840 <gettext@plt>
  430cdc:	mov	x2, x0
  430ce0:	ldr	x0, [sp, #48]
  430ce4:	mov	x1, x0
  430ce8:	mov	x0, x2
  430cec:	bl	44dcd0 <warn@@Base>
  430cf0:	mov	w0, #0x0                   	// #0
  430cf4:	b	430d44 <ferror@plt+0x2d4b4>
  430cf8:	adrp	x0, 45f000 <warn@@Base+0x11330>
  430cfc:	add	x0, x0, #0xb68
  430d00:	bl	403840 <gettext@plt>
  430d04:	mov	x2, x0
  430d08:	ldr	x0, [sp, #48]
  430d0c:	mov	x1, x0
  430d10:	mov	x0, x2
  430d14:	bl	403780 <printf@plt>
  430d18:	sxtw	x0, w0
  430d1c:	str	x0, [sp, #40]
  430d20:	ldr	x2, [sp, #48]
  430d24:	ldr	x1, [sp, #56]
  430d28:	ldr	x0, [sp, #40]
  430d2c:	bl	42a948 <ferror@plt+0x270b8>
  430d30:	mov	w0, #0xa                   	// #10
  430d34:	bl	4037e0 <putchar@plt>
  430d38:	mov	w0, #0xa                   	// #10
  430d3c:	bl	4037e0 <putchar@plt>
  430d40:	mov	w0, #0x1                   	// #1
  430d44:	ldp	x29, x30, [sp], #80
  430d48:	ret
  430d4c:	stp	x29, x30, [sp, #-240]!
  430d50:	mov	x29, sp
  430d54:	str	x19, [sp, #16]
  430d58:	str	x0, [sp, #40]
  430d5c:	str	x1, [sp, #32]
  430d60:	ldr	x0, [sp, #40]
  430d64:	ldr	x0, [x0, #32]
  430d68:	str	x0, [sp, #224]
  430d6c:	mov	w1, #0x0                   	// #0
  430d70:	ldr	x0, [sp, #40]
  430d74:	bl	4181a4 <ferror@plt+0x14914>
  430d78:	ldr	x0, [sp, #40]
  430d7c:	ldr	x0, [x0, #48]
  430d80:	cmp	x0, #0x17
  430d84:	b.hi	430db4 <ferror@plt+0x2d524>  // b.pmore
  430d88:	adrp	x0, 45f000 <warn@@Base+0x11330>
  430d8c:	add	x0, x0, #0xb88
  430d90:	bl	403840 <gettext@plt>
  430d94:	mov	x2, x0
  430d98:	ldr	x0, [sp, #40]
  430d9c:	ldr	x0, [x0, #16]
  430da0:	mov	x1, x0
  430da4:	mov	x0, x2
  430da8:	bl	44dcd0 <warn@@Base>
  430dac:	mov	w0, #0x0                   	// #0
  430db0:	b	43177c <ferror@plt+0x2deec>
  430db4:	mov	w1, #0x4                   	// #4
  430db8:	ldr	x0, [sp, #224]
  430dbc:	bl	44e0ac <warn@@Base+0x3dc>
  430dc0:	str	w0, [sp, #220]
  430dc4:	adrp	x0, 45f000 <warn@@Base+0x11330>
  430dc8:	add	x0, x0, #0x6b0
  430dcc:	bl	403840 <gettext@plt>
  430dd0:	mov	x2, x0
  430dd4:	ldr	w0, [sp, #220]
  430dd8:	mov	x1, x0
  430ddc:	mov	x0, x2
  430de0:	bl	403780 <printf@plt>
  430de4:	ldr	w0, [sp, #220]
  430de8:	cmp	w0, #0x2
  430dec:	b.ls	430dfc <ferror@plt+0x2d56c>  // b.plast
  430df0:	ldr	w0, [sp, #220]
  430df4:	cmp	w0, #0x8
  430df8:	b.ls	430e24 <ferror@plt+0x2d594>  // b.plast
  430dfc:	adrp	x0, 45f000 <warn@@Base+0x11330>
  430e00:	add	x0, x0, #0xbb0
  430e04:	bl	403840 <gettext@plt>
  430e08:	mov	x2, x0
  430e0c:	ldr	w0, [sp, #220]
  430e10:	mov	x1, x0
  430e14:	mov	x0, x2
  430e18:	bl	44dcd0 <warn@@Base>
  430e1c:	mov	w0, #0x0                   	// #0
  430e20:	b	43177c <ferror@plt+0x2deec>
  430e24:	ldr	w0, [sp, #220]
  430e28:	cmp	w0, #0x3
  430e2c:	b.hi	430e40 <ferror@plt+0x2d5b0>  // b.pmore
  430e30:	adrp	x0, 45f000 <warn@@Base+0x11330>
  430e34:	add	x0, x0, #0xbd0
  430e38:	bl	403840 <gettext@plt>
  430e3c:	bl	44dcd0 <warn@@Base>
  430e40:	ldr	w0, [sp, #220]
  430e44:	cmp	w0, #0x4
  430e48:	b.hi	430e5c <ferror@plt+0x2d5cc>  // b.pmore
  430e4c:	adrp	x0, 45f000 <warn@@Base+0x11330>
  430e50:	add	x0, x0, #0xc08
  430e54:	bl	403840 <gettext@plt>
  430e58:	bl	44dcd0 <warn@@Base>
  430e5c:	ldr	w0, [sp, #220]
  430e60:	cmp	w0, #0x5
  430e64:	b.hi	430e78 <ferror@plt+0x2d5e8>  // b.pmore
  430e68:	adrp	x0, 45f000 <warn@@Base+0x11330>
  430e6c:	add	x0, x0, #0xc40
  430e70:	bl	403840 <gettext@plt>
  430e74:	bl	44dcd0 <warn@@Base>
  430e78:	ldr	w0, [sp, #220]
  430e7c:	cmp	w0, #0x6
  430e80:	b.hi	430e94 <ferror@plt+0x2d604>  // b.pmore
  430e84:	adrp	x0, 45f000 <warn@@Base+0x11330>
  430e88:	add	x0, x0, #0xc70
  430e8c:	bl	403840 <gettext@plt>
  430e90:	bl	44dcd0 <warn@@Base>
  430e94:	ldr	x0, [sp, #224]
  430e98:	add	x0, x0, #0x4
  430e9c:	mov	w1, #0x4                   	// #4
  430ea0:	bl	44e0ac <warn@@Base+0x3dc>
  430ea4:	str	w0, [sp, #216]
  430ea8:	ldr	x0, [sp, #224]
  430eac:	add	x0, x0, #0x8
  430eb0:	mov	w1, #0x4                   	// #4
  430eb4:	bl	44e0ac <warn@@Base+0x3dc>
  430eb8:	str	w0, [sp, #212]
  430ebc:	ldr	x0, [sp, #224]
  430ec0:	add	x0, x0, #0xc
  430ec4:	mov	w1, #0x4                   	// #4
  430ec8:	bl	44e0ac <warn@@Base+0x3dc>
  430ecc:	str	w0, [sp, #208]
  430ed0:	ldr	x0, [sp, #224]
  430ed4:	add	x0, x0, #0x10
  430ed8:	mov	w1, #0x4                   	// #4
  430edc:	bl	44e0ac <warn@@Base+0x3dc>
  430ee0:	str	w0, [sp, #204]
  430ee4:	ldr	x0, [sp, #224]
  430ee8:	add	x0, x0, #0x14
  430eec:	mov	w1, #0x4                   	// #4
  430ef0:	bl	44e0ac <warn@@Base+0x3dc>
  430ef4:	str	w0, [sp, #200]
  430ef8:	ldr	w1, [sp, #216]
  430efc:	ldr	x0, [sp, #40]
  430f00:	ldr	x0, [x0, #48]
  430f04:	cmp	x1, x0
  430f08:	b.hi	430f5c <ferror@plt+0x2d6cc>  // b.pmore
  430f0c:	ldr	w1, [sp, #212]
  430f10:	ldr	x0, [sp, #40]
  430f14:	ldr	x0, [x0, #48]
  430f18:	cmp	x1, x0
  430f1c:	b.hi	430f5c <ferror@plt+0x2d6cc>  // b.pmore
  430f20:	ldr	w1, [sp, #208]
  430f24:	ldr	x0, [sp, #40]
  430f28:	ldr	x0, [x0, #48]
  430f2c:	cmp	x1, x0
  430f30:	b.hi	430f5c <ferror@plt+0x2d6cc>  // b.pmore
  430f34:	ldr	w1, [sp, #204]
  430f38:	ldr	x0, [sp, #40]
  430f3c:	ldr	x0, [x0, #48]
  430f40:	cmp	x1, x0
  430f44:	b.hi	430f5c <ferror@plt+0x2d6cc>  // b.pmore
  430f48:	ldr	w1, [sp, #200]
  430f4c:	ldr	x0, [sp, #40]
  430f50:	ldr	x0, [x0, #48]
  430f54:	cmp	x1, x0
  430f58:	b.ls	430f88 <ferror@plt+0x2d6f8>  // b.plast
  430f5c:	adrp	x0, 45f000 <warn@@Base+0x11330>
  430f60:	add	x0, x0, #0xca0
  430f64:	bl	403840 <gettext@plt>
  430f68:	mov	x2, x0
  430f6c:	ldr	x0, [sp, #40]
  430f70:	ldr	x0, [x0, #16]
  430f74:	mov	x1, x0
  430f78:	mov	x0, x2
  430f7c:	bl	44dcd0 <warn@@Base>
  430f80:	mov	w0, #0x0                   	// #0
  430f84:	b	43177c <ferror@plt+0x2deec>
  430f88:	ldr	w1, [sp, #212]
  430f8c:	ldr	w0, [sp, #216]
  430f90:	cmp	w1, w0
  430f94:	b.cs	430fb8 <ferror@plt+0x2d728>  // b.hs, b.nlast
  430f98:	adrp	x0, 45f000 <warn@@Base+0x11330>
  430f9c:	add	x0, x0, #0xcc8
  430fa0:	bl	403840 <gettext@plt>
  430fa4:	ldr	w2, [sp, #216]
  430fa8:	ldr	w1, [sp, #212]
  430fac:	bl	44dcd0 <warn@@Base>
  430fb0:	mov	w0, #0x0                   	// #0
  430fb4:	b	43177c <ferror@plt+0x2deec>
  430fb8:	ldr	w1, [sp, #212]
  430fbc:	ldr	w0, [sp, #216]
  430fc0:	sub	w0, w1, w0
  430fc4:	lsr	w0, w0, #3
  430fc8:	str	w0, [sp, #196]
  430fcc:	ldr	w1, [sp, #208]
  430fd0:	ldr	w0, [sp, #212]
  430fd4:	cmp	w1, w0
  430fd8:	b.cs	430ffc <ferror@plt+0x2d76c>  // b.hs, b.nlast
  430fdc:	adrp	x0, 45f000 <warn@@Base+0x11330>
  430fe0:	add	x0, x0, #0xcf8
  430fe4:	bl	403840 <gettext@plt>
  430fe8:	ldr	w2, [sp, #212]
  430fec:	ldr	w1, [sp, #208]
  430ff0:	bl	44dcd0 <warn@@Base>
  430ff4:	mov	w0, #0x0                   	// #0
  430ff8:	b	43177c <ferror@plt+0x2deec>
  430ffc:	ldr	w1, [sp, #208]
  431000:	ldr	w0, [sp, #212]
  431004:	sub	w0, w1, w0
  431008:	lsr	w0, w0, #3
  43100c:	str	w0, [sp, #192]
  431010:	ldr	w1, [sp, #204]
  431014:	ldr	w0, [sp, #208]
  431018:	cmp	w1, w0
  43101c:	b.cs	431040 <ferror@plt+0x2d7b0>  // b.hs, b.nlast
  431020:	adrp	x0, 45f000 <warn@@Base+0x11330>
  431024:	add	x0, x0, #0xd30
  431028:	bl	403840 <gettext@plt>
  43102c:	ldr	w2, [sp, #208]
  431030:	ldr	w1, [sp, #204]
  431034:	bl	44dcd0 <warn@@Base>
  431038:	mov	w0, #0x0                   	// #0
  43103c:	b	43177c <ferror@plt+0x2deec>
  431040:	ldr	w1, [sp, #204]
  431044:	ldr	w0, [sp, #208]
  431048:	sub	w0, w1, w0
  43104c:	str	w0, [sp, #188]
  431050:	ldr	w1, [sp, #200]
  431054:	ldr	w0, [sp, #204]
  431058:	cmp	w1, w0
  43105c:	b.cs	431080 <ferror@plt+0x2d7f0>  // b.hs, b.nlast
  431060:	adrp	x0, 45f000 <warn@@Base+0x11330>
  431064:	add	x0, x0, #0xd78
  431068:	bl	403840 <gettext@plt>
  43106c:	ldr	w2, [sp, #204]
  431070:	ldr	w1, [sp, #200]
  431074:	bl	44dcd0 <warn@@Base>
  431078:	mov	w0, #0x0                   	// #0
  43107c:	b	43177c <ferror@plt+0x2deec>
  431080:	ldr	w1, [sp, #200]
  431084:	ldr	w0, [sp, #204]
  431088:	sub	w0, w1, w0
  43108c:	lsr	w0, w0, #3
  431090:	str	w0, [sp, #184]
  431094:	ldr	w0, [sp, #216]
  431098:	ldr	x1, [sp, #224]
  43109c:	add	x0, x1, x0
  4310a0:	str	x0, [sp, #176]
  4310a4:	ldr	w0, [sp, #212]
  4310a8:	ldr	x1, [sp, #224]
  4310ac:	add	x0, x1, x0
  4310b0:	str	x0, [sp, #168]
  4310b4:	ldr	w0, [sp, #208]
  4310b8:	ldr	x1, [sp, #224]
  4310bc:	add	x0, x1, x0
  4310c0:	str	x0, [sp, #160]
  4310c4:	ldr	w0, [sp, #204]
  4310c8:	ldr	x1, [sp, #224]
  4310cc:	add	x0, x1, x0
  4310d0:	str	x0, [sp, #152]
  4310d4:	ldr	w0, [sp, #200]
  4310d8:	ldr	x1, [sp, #224]
  4310dc:	add	x0, x1, x0
  4310e0:	str	x0, [sp, #144]
  4310e4:	ldr	w0, [sp, #188]
  4310e8:	ldr	x1, [sp, #160]
  4310ec:	add	x1, x1, x0
  4310f0:	ldr	x0, [sp, #40]
  4310f4:	ldr	x2, [x0, #32]
  4310f8:	ldr	x0, [sp, #40]
  4310fc:	ldr	x0, [x0, #48]
  431100:	add	x0, x2, x0
  431104:	cmp	x1, x0
  431108:	b.ls	431124 <ferror@plt+0x2d894>  // b.plast
  43110c:	adrp	x0, 45f000 <warn@@Base+0x11330>
  431110:	add	x0, x0, #0xdc0
  431114:	bl	403840 <gettext@plt>
  431118:	bl	44dcd0 <warn@@Base>
  43111c:	mov	w0, #0x0                   	// #0
  431120:	b	43177c <ferror@plt+0x2deec>
  431124:	adrp	x0, 45f000 <warn@@Base+0x11330>
  431128:	add	x0, x0, #0xdf0
  43112c:	bl	403840 <gettext@plt>
  431130:	bl	403780 <printf@plt>
  431134:	str	wzr, [sp, #236]
  431138:	b	4311c8 <ferror@plt+0x2d938>
  43113c:	ldr	w0, [sp, #236]
  431140:	lsl	w0, w0, #3
  431144:	mov	w0, w0
  431148:	ldr	x1, [sp, #176]
  43114c:	add	x0, x1, x0
  431150:	mov	w1, #0x8                   	// #8
  431154:	bl	44e0ac <warn@@Base+0x3dc>
  431158:	str	x0, [sp, #56]
  43115c:	ldr	w0, [sp, #236]
  431160:	lsl	w0, w0, #3
  431164:	mov	w0, w0
  431168:	add	x0, x0, #0x8
  43116c:	ldr	x1, [sp, #176]
  431170:	add	x0, x1, x0
  431174:	mov	w1, #0x8                   	// #8
  431178:	bl	44e0ac <warn@@Base+0x3dc>
  43117c:	str	x0, [sp, #48]
  431180:	adrp	x0, 45f000 <warn@@Base+0x11330>
  431184:	add	x0, x0, #0xe00
  431188:	bl	403840 <gettext@plt>
  43118c:	mov	x5, x0
  431190:	ldr	w0, [sp, #236]
  431194:	lsr	w4, w0, #1
  431198:	ldr	x1, [sp, #56]
  43119c:	ldr	x0, [sp, #48]
  4311a0:	add	x0, x1, x0
  4311a4:	sub	x0, x0, #0x1
  4311a8:	mov	x3, x0
  4311ac:	ldr	x2, [sp, #56]
  4311b0:	mov	w1, w4
  4311b4:	mov	x0, x5
  4311b8:	bl	403780 <printf@plt>
  4311bc:	ldr	w0, [sp, #236]
  4311c0:	add	w0, w0, #0x2
  4311c4:	str	w0, [sp, #236]
  4311c8:	ldr	w1, [sp, #236]
  4311cc:	ldr	w0, [sp, #196]
  4311d0:	cmp	w1, w0
  4311d4:	b.cc	43113c <ferror@plt+0x2d8ac>  // b.lo, b.ul, b.last
  4311d8:	adrp	x0, 45f000 <warn@@Base+0x11330>
  4311dc:	add	x0, x0, #0xe18
  4311e0:	bl	403840 <gettext@plt>
  4311e4:	bl	403780 <printf@plt>
  4311e8:	str	wzr, [sp, #236]
  4311ec:	b	4312b4 <ferror@plt+0x2da24>
  4311f0:	ldr	w0, [sp, #236]
  4311f4:	lsl	w0, w0, #3
  4311f8:	mov	w0, w0
  4311fc:	ldr	x1, [sp, #168]
  431200:	add	x0, x1, x0
  431204:	mov	w1, #0x8                   	// #8
  431208:	bl	44e0ac <warn@@Base+0x3dc>
  43120c:	str	x0, [sp, #80]
  431210:	ldr	w0, [sp, #236]
  431214:	lsl	w0, w0, #3
  431218:	mov	w0, w0
  43121c:	add	x0, x0, #0x8
  431220:	ldr	x1, [sp, #168]
  431224:	add	x0, x1, x0
  431228:	mov	w1, #0x8                   	// #8
  43122c:	bl	44e0ac <warn@@Base+0x3dc>
  431230:	str	x0, [sp, #72]
  431234:	ldr	w0, [sp, #236]
  431238:	lsl	w0, w0, #3
  43123c:	mov	w0, w0
  431240:	add	x0, x0, #0x10
  431244:	ldr	x1, [sp, #168]
  431248:	add	x0, x1, x0
  43124c:	mov	w1, #0x8                   	// #8
  431250:	bl	44e0ac <warn@@Base+0x3dc>
  431254:	str	x0, [sp, #64]
  431258:	adrp	x0, 45f000 <warn@@Base+0x11330>
  43125c:	add	x0, x0, #0xe28
  431260:	bl	403840 <gettext@plt>
  431264:	mov	x4, x0
  431268:	ldr	w1, [sp, #236]
  43126c:	mov	w0, #0xaaab                	// #43691
  431270:	movk	w0, #0xaaaa, lsl #16
  431274:	umull	x0, w1, w0
  431278:	lsr	x0, x0, #32
  43127c:	lsr	w0, w0, #1
  431280:	ldr	x3, [sp, #72]
  431284:	ldr	x2, [sp, #80]
  431288:	mov	w1, w0
  43128c:	mov	x0, x4
  431290:	bl	403780 <printf@plt>
  431294:	mov	w1, #0x8                   	// #8
  431298:	ldr	x0, [sp, #64]
  43129c:	bl	40f598 <ferror@plt+0xbd08>
  4312a0:	mov	w0, #0xa                   	// #10
  4312a4:	bl	4037e0 <putchar@plt>
  4312a8:	ldr	w0, [sp, #236]
  4312ac:	add	w0, w0, #0x3
  4312b0:	str	w0, [sp, #236]
  4312b4:	ldr	w1, [sp, #236]
  4312b8:	ldr	w0, [sp, #192]
  4312bc:	cmp	w1, w0
  4312c0:	b.cc	4311f0 <ferror@plt+0x2d960>  // b.lo, b.ul, b.last
  4312c4:	adrp	x0, 45f000 <warn@@Base+0x11330>
  4312c8:	add	x0, x0, #0xe40
  4312cc:	bl	403840 <gettext@plt>
  4312d0:	bl	403780 <printf@plt>
  4312d4:	str	wzr, [sp, #236]
  4312d8:	b	431370 <ferror@plt+0x2dae0>
  4312dc:	ldr	w0, [sp, #236]
  4312e0:	ldr	x1, [sp, #160]
  4312e4:	add	x0, x1, x0
  4312e8:	mov	w1, #0x8                   	// #8
  4312ec:	bl	44e0ac <warn@@Base+0x3dc>
  4312f0:	str	x0, [sp, #136]
  4312f4:	ldr	w0, [sp, #236]
  4312f8:	add	x0, x0, #0x8
  4312fc:	ldr	x1, [sp, #160]
  431300:	add	x0, x1, x0
  431304:	mov	w1, #0x8                   	// #8
  431308:	bl	44e0ac <warn@@Base+0x3dc>
  43130c:	str	x0, [sp, #128]
  431310:	ldr	w0, [sp, #236]
  431314:	add	x0, x0, #0x10
  431318:	ldr	x1, [sp, #160]
  43131c:	add	x0, x1, x0
  431320:	mov	w1, #0x4                   	// #4
  431324:	bl	44e0ac <warn@@Base+0x3dc>
  431328:	str	w0, [sp, #124]
  43132c:	mov	w1, #0x8                   	// #8
  431330:	ldr	x0, [sp, #136]
  431334:	bl	40f598 <ferror@plt+0xbd08>
  431338:	mov	w1, #0x8                   	// #8
  43133c:	ldr	x0, [sp, #128]
  431340:	bl	40f598 <ferror@plt+0xbd08>
  431344:	adrp	x0, 45f000 <warn@@Base+0x11330>
  431348:	add	x0, x0, #0xe58
  43134c:	bl	403840 <gettext@plt>
  431350:	mov	x2, x0
  431354:	ldr	w0, [sp, #124]
  431358:	mov	x1, x0
  43135c:	mov	x0, x2
  431360:	bl	403780 <printf@plt>
  431364:	ldr	w0, [sp, #236]
  431368:	add	w0, w0, #0x14
  43136c:	str	w0, [sp, #236]
  431370:	ldr	w1, [sp, #236]
  431374:	ldr	w0, [sp, #188]
  431378:	cmp	w1, w0
  43137c:	b.cs	431394 <ferror@plt+0x2db04>  // b.hs, b.nlast
  431380:	ldr	w0, [sp, #188]
  431384:	sub	w0, w0, #0x14
  431388:	ldr	w1, [sp, #236]
  43138c:	cmp	w1, w0
  431390:	b.ls	4312dc <ferror@plt+0x2da4c>  // b.plast
  431394:	adrp	x0, 45f000 <warn@@Base+0x11330>
  431398:	add	x0, x0, #0x9d0
  43139c:	bl	403840 <gettext@plt>
  4313a0:	bl	403780 <printf@plt>
  4313a4:	str	wzr, [sp, #236]
  4313a8:	b	431768 <ferror@plt+0x2ded8>
  4313ac:	ldr	w0, [sp, #236]
  4313b0:	lsl	w0, w0, #3
  4313b4:	mov	w0, w0
  4313b8:	ldr	x1, [sp, #152]
  4313bc:	add	x0, x1, x0
  4313c0:	mov	w1, #0x4                   	// #4
  4313c4:	bl	44e0ac <warn@@Base+0x3dc>
  4313c8:	str	w0, [sp, #120]
  4313cc:	ldr	w0, [sp, #236]
  4313d0:	lsl	w0, w0, #3
  4313d4:	mov	w0, w0
  4313d8:	add	x0, x0, #0x4
  4313dc:	ldr	x1, [sp, #152]
  4313e0:	add	x0, x1, x0
  4313e4:	mov	w1, #0x4                   	// #4
  4313e8:	bl	44e0ac <warn@@Base+0x3dc>
  4313ec:	str	w0, [sp, #116]
  4313f0:	ldr	w0, [sp, #120]
  4313f4:	cmp	w0, #0x0
  4313f8:	b.ne	431408 <ferror@plt+0x2db78>  // b.any
  4313fc:	ldr	w0, [sp, #116]
  431400:	cmp	w0, #0x0
  431404:	b.eq	43175c <ferror@plt+0x2decc>  // b.none
  431408:	ldr	w0, [sp, #120]
  43140c:	ldr	x1, [sp, #144]
  431410:	add	x0, x1, x0
  431414:	str	x0, [sp, #104]
  431418:	ldr	x1, [sp, #104]
  43141c:	ldr	x0, [sp, #144]
  431420:	cmp	x1, x0
  431424:	b.cc	431448 <ferror@plt+0x2dbb8>  // b.lo, b.ul, b.last
  431428:	ldr	x0, [sp, #40]
  43142c:	ldr	x1, [x0, #32]
  431430:	ldr	x0, [sp, #40]
  431434:	ldr	x0, [x0, #48]
  431438:	add	x0, x1, x0
  43143c:	ldr	x1, [sp, #104]
  431440:	cmp	x1, x0
  431444:	b.cc	43147c <ferror@plt+0x2dbec>  // b.lo, b.ul, b.last
  431448:	adrp	x0, 45f000 <warn@@Base+0x11330>
  43144c:	add	x0, x0, #0xe60
  431450:	bl	403840 <gettext@plt>
  431454:	ldr	w2, [sp, #120]
  431458:	ldr	w1, [sp, #236]
  43145c:	bl	403780 <printf@plt>
  431460:	adrp	x0, 45f000 <warn@@Base+0x11330>
  431464:	add	x0, x0, #0xe80
  431468:	bl	403840 <gettext@plt>
  43146c:	ldr	w2, [sp, #236]
  431470:	ldr	w1, [sp, #120]
  431474:	bl	44dcd0 <warn@@Base>
  431478:	b	4314bc <ferror@plt+0x2dc2c>
  43147c:	ldr	x0, [sp, #40]
  431480:	ldr	x0, [x0, #48]
  431484:	mov	w2, w0
  431488:	ldr	w1, [sp, #200]
  43148c:	ldr	w0, [sp, #120]
  431490:	add	w0, w1, w0
  431494:	sub	w0, w2, w0
  431498:	mov	w2, w0
  43149c:	ldr	w0, [sp, #120]
  4314a0:	ldr	x1, [sp, #144]
  4314a4:	add	x0, x1, x0
  4314a8:	mov	x3, x0
  4314ac:	ldr	w1, [sp, #236]
  4314b0:	adrp	x0, 45f000 <warn@@Base+0x11330>
  4314b4:	add	x0, x0, #0xec0
  4314b8:	bl	403780 <printf@plt>
  4314bc:	ldr	w0, [sp, #116]
  4314c0:	ldr	x1, [sp, #144]
  4314c4:	add	x0, x1, x0
  4314c8:	str	x0, [sp, #104]
  4314cc:	ldr	x1, [sp, #104]
  4314d0:	ldr	x0, [sp, #144]
  4314d4:	cmp	x1, x0
  4314d8:	b.cc	431500 <ferror@plt+0x2dc70>  // b.lo, b.ul, b.last
  4314dc:	ldr	x0, [sp, #40]
  4314e0:	ldr	x1, [x0, #32]
  4314e4:	ldr	x0, [sp, #40]
  4314e8:	ldr	x0, [x0, #48]
  4314ec:	sub	x0, x0, #0x3
  4314f0:	add	x0, x1, x0
  4314f4:	ldr	x1, [sp, #104]
  4314f8:	cmp	x1, x0
  4314fc:	b.cc	431530 <ferror@plt+0x2dca0>  // b.lo, b.ul, b.last
  431500:	adrp	x0, 45f000 <warn@@Base+0x11330>
  431504:	add	x0, x0, #0xed0
  431508:	bl	403840 <gettext@plt>
  43150c:	ldr	w1, [sp, #116]
  431510:	bl	403780 <printf@plt>
  431514:	adrp	x0, 45f000 <warn@@Base+0x11330>
  431518:	add	x0, x0, #0xef0
  43151c:	bl	403840 <gettext@plt>
  431520:	ldr	w2, [sp, #236]
  431524:	ldr	w1, [sp, #116]
  431528:	bl	44dcd0 <warn@@Base>
  43152c:	b	43175c <ferror@plt+0x2decc>
  431530:	mov	w1, #0x4                   	// #4
  431534:	ldr	x0, [sp, #104]
  431538:	bl	44e0ac <warn@@Base+0x3dc>
  43153c:	str	w0, [sp, #100]
  431540:	ldr	w1, [sp, #116]
  431544:	ldr	w0, [sp, #100]
  431548:	lsl	w0, w0, #2
  43154c:	mov	w0, w0
  431550:	add	x0, x1, x0
  431554:	add	x0, x0, #0x4
  431558:	ldr	x1, [sp, #144]
  43155c:	add	x0, x1, x0
  431560:	str	x0, [sp, #104]
  431564:	ldr	w0, [sp, #100]
  431568:	lsl	w0, w0, #2
  43156c:	ldr	w1, [sp, #100]
  431570:	cmp	w1, w0
  431574:	b.hi	4315a8 <ferror@plt+0x2dd18>  // b.pmore
  431578:	ldr	x0, [sp, #40]
  43157c:	ldr	x1, [x0, #32]
  431580:	ldr	x0, [sp, #40]
  431584:	ldr	x0, [x0, #48]
  431588:	add	x0, x1, x0
  43158c:	ldr	x1, [sp, #104]
  431590:	cmp	x1, x0
  431594:	b.cs	4315a8 <ferror@plt+0x2dd18>  // b.hs, b.nlast
  431598:	ldr	x1, [sp, #104]
  43159c:	ldr	x0, [sp, #144]
  4315a0:	cmp	x1, x0
  4315a4:	b.cs	4315d4 <ferror@plt+0x2dd44>  // b.hs, b.nlast
  4315a8:	ldr	w1, [sp, #100]
  4315ac:	adrp	x0, 45f000 <warn@@Base+0x11330>
  4315b0:	add	x0, x0, #0xf38
  4315b4:	bl	403780 <printf@plt>
  4315b8:	adrp	x0, 45f000 <warn@@Base+0x11330>
  4315bc:	add	x0, x0, #0xf58
  4315c0:	bl	403840 <gettext@plt>
  4315c4:	ldr	w2, [sp, #236]
  4315c8:	ldr	w1, [sp, #100]
  4315cc:	bl	44dcd0 <warn@@Base>
  4315d0:	b	43175c <ferror@plt+0x2decc>
  4315d4:	ldr	w0, [sp, #100]
  4315d8:	cmp	w0, #0x1
  4315dc:	b.ls	4315e8 <ferror@plt+0x2dd58>  // b.plast
  4315e0:	mov	w0, #0xa                   	// #10
  4315e4:	bl	4037e0 <putchar@plt>
  4315e8:	str	wzr, [sp, #232]
  4315ec:	b	431738 <ferror@plt+0x2dea8>
  4315f0:	ldr	w1, [sp, #116]
  4315f4:	ldr	w0, [sp, #232]
  4315f8:	lsl	w0, w0, #2
  4315fc:	mov	w0, w0
  431600:	add	x0, x1, x0
  431604:	add	x0, x0, #0x4
  431608:	ldr	x1, [sp, #144]
  43160c:	add	x0, x1, x0
  431610:	mov	w1, #0x4                   	// #4
  431614:	bl	44e0ac <warn@@Base+0x3dc>
  431618:	str	w0, [sp, #96]
  43161c:	ldr	w0, [sp, #96]
  431620:	lsr	w0, w0, #31
  431624:	str	w0, [sp, #92]
  431628:	ldr	w0, [sp, #96]
  43162c:	lsr	w0, w0, #28
  431630:	and	w0, w0, #0x7
  431634:	str	w0, [sp, #88]
  431638:	ldr	w0, [sp, #96]
  43163c:	and	w0, w0, #0xffffff
  431640:	str	w0, [sp, #96]
  431644:	ldr	w0, [sp, #196]
  431648:	lsr	w0, w0, #1
  43164c:	ldr	w1, [sp, #96]
  431650:	cmp	w1, w0
  431654:	b.cc	43169c <ferror@plt+0x2de0c>  // b.lo, b.ul, b.last
  431658:	ldr	w0, [sp, #100]
  43165c:	cmp	w0, #0x1
  431660:	b.ls	43166c <ferror@plt+0x2dddc>  // b.plast
  431664:	mov	w0, #0x9                   	// #9
  431668:	b	431670 <ferror@plt+0x2dde0>
  43166c:	mov	w0, #0x20                  	// #32
  431670:	ldr	w1, [sp, #196]
  431674:	lsr	w1, w1, #1
  431678:	ldr	w2, [sp, #96]
  43167c:	sub	w1, w2, w1
  431680:	mov	w1, w1
  431684:	mov	x2, x1
  431688:	mov	w1, w0
  43168c:	adrp	x0, 45f000 <warn@@Base+0x11330>
  431690:	add	x0, x0, #0xf90
  431694:	bl	403780 <printf@plt>
  431698:	b	4316cc <ferror@plt+0x2de3c>
  43169c:	ldr	w0, [sp, #100]
  4316a0:	cmp	w0, #0x1
  4316a4:	b.ls	4316b0 <ferror@plt+0x2de20>  // b.plast
  4316a8:	mov	w0, #0x9                   	// #9
  4316ac:	b	4316b4 <ferror@plt+0x2de24>
  4316b0:	mov	w0, #0x20                  	// #32
  4316b4:	ldr	w1, [sp, #96]
  4316b8:	mov	x2, x1
  4316bc:	mov	w1, w0
  4316c0:	adrp	x0, 45f000 <warn@@Base+0x11330>
  4316c4:	add	x0, x0, #0xf98
  4316c8:	bl	403780 <printf@plt>
  4316cc:	ldr	w0, [sp, #92]
  4316d0:	cmp	w0, #0x0
  4316d4:	b.eq	4316ec <ferror@plt+0x2de5c>  // b.none
  4316d8:	adrp	x0, 45f000 <warn@@Base+0x11330>
  4316dc:	add	x0, x0, #0xfa0
  4316e0:	bl	403840 <gettext@plt>
  4316e4:	mov	x19, x0
  4316e8:	b	4316fc <ferror@plt+0x2de6c>
  4316ec:	adrp	x0, 45f000 <warn@@Base+0x11330>
  4316f0:	add	x0, x0, #0xfa8
  4316f4:	bl	403840 <gettext@plt>
  4316f8:	mov	x19, x0
  4316fc:	ldr	w0, [sp, #88]
  431700:	bl	41f8f8 <ferror@plt+0x1c068>
  431704:	mov	x2, x0
  431708:	mov	x1, x19
  43170c:	adrp	x0, 45f000 <warn@@Base+0x11330>
  431710:	add	x0, x0, #0xfb0
  431714:	bl	403780 <printf@plt>
  431718:	ldr	w0, [sp, #100]
  43171c:	cmp	w0, #0x1
  431720:	b.ls	43172c <ferror@plt+0x2de9c>  // b.plast
  431724:	mov	w0, #0xa                   	// #10
  431728:	bl	4037e0 <putchar@plt>
  43172c:	ldr	w0, [sp, #232]
  431730:	add	w0, w0, #0x1
  431734:	str	w0, [sp, #232]
  431738:	ldr	w1, [sp, #232]
  43173c:	ldr	w0, [sp, #100]
  431740:	cmp	w1, w0
  431744:	b.cc	4315f0 <ferror@plt+0x2dd60>  // b.lo, b.ul, b.last
  431748:	ldr	w0, [sp, #100]
  43174c:	cmp	w0, #0x1
  431750:	b.hi	43175c <ferror@plt+0x2decc>  // b.pmore
  431754:	mov	w0, #0xa                   	// #10
  431758:	bl	4037e0 <putchar@plt>
  43175c:	ldr	w0, [sp, #236]
  431760:	add	w0, w0, #0x1
  431764:	str	w0, [sp, #236]
  431768:	ldr	w1, [sp, #236]
  43176c:	ldr	w0, [sp, #184]
  431770:	cmp	w1, w0
  431774:	b.cc	4313ac <ferror@plt+0x2db1c>  // b.lo, b.ul, b.last
  431778:	mov	w0, #0x1                   	// #1
  43177c:	ldr	x19, [sp, #16]
  431780:	ldp	x29, x30, [sp], #240
  431784:	ret
  431788:	stp	x29, x30, [sp, #-32]!
  43178c:	mov	x29, sp
  431790:	str	w0, [sp, #28]
  431794:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  431798:	add	x0, x0, #0x580
  43179c:	ldr	x0, [x0]
  4317a0:	cmp	x0, #0x0
  4317a4:	b.ne	4317f0 <ferror@plt+0x2df60>  // b.any
  4317a8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4317ac:	add	x0, x0, #0x588
  4317b0:	ldr	w1, [sp, #28]
  4317b4:	str	w1, [x0]
  4317b8:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4317bc:	add	x0, x0, #0x58c
  4317c0:	str	wzr, [x0]
  4317c4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4317c8:	add	x0, x0, #0x588
  4317cc:	ldr	w0, [x0]
  4317d0:	mov	w0, w0
  4317d4:	mov	x1, #0x4                   	// #4
  4317d8:	bl	433500 <ferror@plt+0x2fc70>
  4317dc:	mov	x1, x0
  4317e0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4317e4:	add	x0, x0, #0x580
  4317e8:	str	x1, [x0]
  4317ec:	b	43184c <ferror@plt+0x2dfbc>
  4317f0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4317f4:	add	x0, x0, #0x58c
  4317f8:	ldr	w1, [x0]
  4317fc:	ldr	w0, [sp, #28]
  431800:	add	w1, w1, w0
  431804:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  431808:	add	x0, x0, #0x588
  43180c:	str	w1, [x0]
  431810:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  431814:	add	x0, x0, #0x580
  431818:	ldr	x3, [x0]
  43181c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  431820:	add	x0, x0, #0x588
  431824:	ldr	w0, [x0]
  431828:	mov	w0, w0
  43182c:	mov	x2, #0x4                   	// #4
  431830:	mov	x1, x0
  431834:	mov	x0, x3
  431838:	bl	43357c <ferror@plt+0x2fcec>
  43183c:	mov	x1, x0
  431840:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  431844:	add	x0, x0, #0x580
  431848:	str	x1, [x0]
  43184c:	nop
  431850:	ldp	x29, x30, [sp], #32
  431854:	ret
  431858:	stp	x29, x30, [sp, #-32]!
  43185c:	mov	x29, sp
  431860:	str	w0, [sp, #28]
  431864:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  431868:	add	x0, x0, #0x58c
  43186c:	ldr	w1, [x0]
  431870:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  431874:	add	x0, x0, #0x588
  431878:	ldr	w0, [x0]
  43187c:	cmp	w1, w0
  431880:	b.cc	431898 <ferror@plt+0x2e008>  // b.lo, b.ul, b.last
  431884:	adrp	x0, 45f000 <warn@@Base+0x11330>
  431888:	add	x0, x0, #0xfc0
  43188c:	bl	403840 <gettext@plt>
  431890:	bl	44dbd0 <error@@Base>
  431894:	b	4318d4 <ferror@plt+0x2e044>
  431898:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  43189c:	add	x0, x0, #0x580
  4318a0:	ldr	x1, [x0]
  4318a4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4318a8:	add	x0, x0, #0x58c
  4318ac:	ldr	w0, [x0]
  4318b0:	add	w3, w0, #0x1
  4318b4:	adrp	x2, 481000 <_bfd_std_section+0xd8>
  4318b8:	add	x2, x2, #0x58c
  4318bc:	str	w3, [x2]
  4318c0:	mov	w0, w0
  4318c4:	lsl	x0, x0, #2
  4318c8:	add	x0, x1, x0
  4318cc:	ldr	w1, [sp, #28]
  4318d0:	str	w1, [x0]
  4318d4:	ldp	x29, x30, [sp], #32
  4318d8:	ret
  4318dc:	stp	x29, x30, [sp, #-16]!
  4318e0:	mov	x29, sp
  4318e4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4318e8:	add	x0, x0, #0x58c
  4318ec:	ldr	w1, [x0]
  4318f0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4318f4:	add	x0, x0, #0x588
  4318f8:	ldr	w0, [x0]
  4318fc:	cmp	w1, w0
  431900:	b.cc	431918 <ferror@plt+0x2e088>  // b.lo, b.ul, b.last
  431904:	adrp	x0, 45f000 <warn@@Base+0x11330>
  431908:	add	x0, x0, #0xfc0
  43190c:	bl	403840 <gettext@plt>
  431910:	bl	44dbd0 <error@@Base>
  431914:	b	431950 <ferror@plt+0x2e0c0>
  431918:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  43191c:	add	x0, x0, #0x580
  431920:	ldr	x1, [x0]
  431924:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  431928:	add	x0, x0, #0x58c
  43192c:	ldr	w0, [x0]
  431930:	add	w3, w0, #0x1
  431934:	adrp	x2, 481000 <_bfd_std_section+0xd8>
  431938:	add	x2, x2, #0x58c
  43193c:	str	w3, [x2]
  431940:	mov	w0, w0
  431944:	lsl	x0, x0, #2
  431948:	add	x0, x1, x0
  43194c:	str	wzr, [x0]
  431950:	ldp	x29, x30, [sp], #16
  431954:	ret
  431958:	stp	x29, x30, [sp, #-32]!
  43195c:	mov	x29, sp
  431960:	str	w0, [sp, #28]
  431964:	ldr	w0, [sp, #28]
  431968:	cmp	w0, #0x8
  43196c:	b.eq	431a64 <ferror@plt+0x2e1d4>  // b.none
  431970:	ldr	w0, [sp, #28]
  431974:	cmp	w0, #0x8
  431978:	b.hi	431a70 <ferror@plt+0x2e1e0>  // b.pmore
  43197c:	ldr	w0, [sp, #28]
  431980:	cmp	w0, #0x7
  431984:	b.eq	431a58 <ferror@plt+0x2e1c8>  // b.none
  431988:	ldr	w0, [sp, #28]
  43198c:	cmp	w0, #0x7
  431990:	b.hi	431a70 <ferror@plt+0x2e1e0>  // b.pmore
  431994:	ldr	w0, [sp, #28]
  431998:	cmp	w0, #0x6
  43199c:	b.eq	431a4c <ferror@plt+0x2e1bc>  // b.none
  4319a0:	ldr	w0, [sp, #28]
  4319a4:	cmp	w0, #0x6
  4319a8:	b.hi	431a70 <ferror@plt+0x2e1e0>  // b.pmore
  4319ac:	ldr	w0, [sp, #28]
  4319b0:	cmp	w0, #0x5
  4319b4:	b.eq	431a40 <ferror@plt+0x2e1b0>  // b.none
  4319b8:	ldr	w0, [sp, #28]
  4319bc:	cmp	w0, #0x5
  4319c0:	b.hi	431a70 <ferror@plt+0x2e1e0>  // b.pmore
  4319c4:	ldr	w0, [sp, #28]
  4319c8:	cmp	w0, #0x4
  4319cc:	b.eq	431a34 <ferror@plt+0x2e1a4>  // b.none
  4319d0:	ldr	w0, [sp, #28]
  4319d4:	cmp	w0, #0x4
  4319d8:	b.hi	431a70 <ferror@plt+0x2e1e0>  // b.pmore
  4319dc:	ldr	w0, [sp, #28]
  4319e0:	cmp	w0, #0x3
  4319e4:	b.eq	431a28 <ferror@plt+0x2e198>  // b.none
  4319e8:	ldr	w0, [sp, #28]
  4319ec:	cmp	w0, #0x3
  4319f0:	b.hi	431a70 <ferror@plt+0x2e1e0>  // b.pmore
  4319f4:	ldr	w0, [sp, #28]
  4319f8:	cmp	w0, #0x1
  4319fc:	b.eq	431a10 <ferror@plt+0x2e180>  // b.none
  431a00:	ldr	w0, [sp, #28]
  431a04:	cmp	w0, #0x2
  431a08:	b.eq	431a1c <ferror@plt+0x2e18c>  // b.none
  431a0c:	b	431a70 <ferror@plt+0x2e1e0>
  431a10:	adrp	x0, 45f000 <warn@@Base+0x11330>
  431a14:	add	x0, x0, #0xff8
  431a18:	b	431a98 <ferror@plt+0x2e208>
  431a1c:	adrp	x0, 460000 <warn@@Base+0x12330>
  431a20:	add	x0, x0, #0x0
  431a24:	b	431a98 <ferror@plt+0x2e208>
  431a28:	adrp	x0, 460000 <warn@@Base+0x12330>
  431a2c:	add	x0, x0, #0x8
  431a30:	b	431a98 <ferror@plt+0x2e208>
  431a34:	adrp	x0, 460000 <warn@@Base+0x12330>
  431a38:	add	x0, x0, #0x10
  431a3c:	b	431a98 <ferror@plt+0x2e208>
  431a40:	adrp	x0, 460000 <warn@@Base+0x12330>
  431a44:	add	x0, x0, #0x18
  431a48:	b	431a98 <ferror@plt+0x2e208>
  431a4c:	adrp	x0, 460000 <warn@@Base+0x12330>
  431a50:	add	x0, x0, #0x20
  431a54:	b	431a98 <ferror@plt+0x2e208>
  431a58:	adrp	x0, 460000 <warn@@Base+0x12330>
  431a5c:	add	x0, x0, #0x28
  431a60:	b	431a98 <ferror@plt+0x2e208>
  431a64:	adrp	x0, 460000 <warn@@Base+0x12330>
  431a68:	add	x0, x0, #0x30
  431a6c:	b	431a98 <ferror@plt+0x2e208>
  431a70:	nop
  431a74:	ldr	w3, [sp, #28]
  431a78:	adrp	x0, 460000 <warn@@Base+0x12330>
  431a7c:	add	x2, x0, #0x38
  431a80:	mov	x1, #0x10                  	// #16
  431a84:	adrp	x0, 482000 <_bfd_std_section+0x10d8>
  431a88:	add	x0, x0, #0xc0
  431a8c:	bl	403150 <snprintf@plt>
  431a90:	adrp	x0, 482000 <_bfd_std_section+0x10d8>
  431a94:	add	x0, x0, #0xc0
  431a98:	ldp	x29, x30, [sp], #32
  431a9c:	ret
  431aa0:	stp	x29, x30, [sp, #-352]!
  431aa4:	mov	x29, sp
  431aa8:	str	x19, [sp, #16]
  431aac:	str	x0, [sp, #40]
  431ab0:	str	w1, [sp, #36]
  431ab4:	ldr	x0, [sp, #40]
  431ab8:	ldr	x0, [x0, #32]
  431abc:	str	x0, [sp, #192]
  431ac0:	ldr	x0, [sp, #40]
  431ac4:	ldr	x0, [x0, #48]
  431ac8:	ldr	x1, [sp, #192]
  431acc:	add	x0, x1, x0
  431ad0:	str	x0, [sp, #184]
  431ad4:	str	wzr, [sp, #328]
  431ad8:	ldr	x0, [sp, #192]
  431adc:	cmp	x0, #0x0
  431ae0:	b.ne	431b10 <ferror@plt+0x2e280>  // b.any
  431ae4:	adrp	x0, 460000 <warn@@Base+0x12330>
  431ae8:	add	x0, x0, #0x40
  431aec:	bl	403840 <gettext@plt>
  431af0:	mov	x2, x0
  431af4:	ldr	x0, [sp, #40]
  431af8:	ldr	x0, [x0, #16]
  431afc:	mov	x1, x0
  431b00:	mov	x0, x2
  431b04:	bl	44dcd0 <warn@@Base>
  431b08:	mov	w0, #0x0                   	// #0
  431b0c:	b	43328c <ferror@plt+0x2f9fc>
  431b10:	ldr	x0, [sp, #40]
  431b14:	ldr	x0, [x0, #48]
  431b18:	cmp	x0, #0x17
  431b1c:	b.hi	431b4c <ferror@plt+0x2e2bc>  // b.pmore
  431b20:	adrp	x0, 460000 <warn@@Base+0x12330>
  431b24:	add	x0, x0, #0x58
  431b28:	bl	403840 <gettext@plt>
  431b2c:	mov	x2, x0
  431b30:	ldr	x0, [sp, #40]
  431b34:	ldr	x0, [x0, #16]
  431b38:	mov	x1, x0
  431b3c:	mov	x0, x2
  431b40:	bl	44dcd0 <warn@@Base>
  431b44:	mov	w0, #0x0                   	// #0
  431b48:	b	43328c <ferror@plt+0x2f9fc>
  431b4c:	mov	w0, #0x4                   	// #4
  431b50:	str	w0, [sp, #308]
  431b54:	ldr	w0, [sp, #308]
  431b58:	cmp	w0, #0x4
  431b5c:	b.ls	431b90 <ferror@plt+0x2e300>  // b.plast
  431b60:	ldr	w0, [sp, #308]
  431b64:	mov	x2, x0
  431b68:	adrp	x0, 455000 <warn@@Base+0x7330>
  431b6c:	add	x1, x0, #0xec0
  431b70:	adrp	x0, 455000 <warn@@Base+0x7330>
  431b74:	add	x0, x0, #0xf10
  431b78:	bl	402f90 <ngettext@plt>
  431b7c:	mov	w2, #0x4                   	// #4
  431b80:	ldr	w1, [sp, #308]
  431b84:	bl	44dbd0 <error@@Base>
  431b88:	mov	w0, #0x4                   	// #4
  431b8c:	str	w0, [sp, #308]
  431b90:	ldr	w0, [sp, #308]
  431b94:	ldr	x1, [sp, #192]
  431b98:	add	x0, x1, x0
  431b9c:	ldr	x1, [sp, #184]
  431ba0:	cmp	x1, x0
  431ba4:	b.hi	431bd0 <ferror@plt+0x2e340>  // b.pmore
  431ba8:	ldr	x1, [sp, #192]
  431bac:	ldr	x0, [sp, #184]
  431bb0:	cmp	x1, x0
  431bb4:	b.cs	431bcc <ferror@plt+0x2e33c>  // b.hs, b.nlast
  431bb8:	ldr	x1, [sp, #184]
  431bbc:	ldr	x0, [sp, #192]
  431bc0:	sub	x0, x1, x0
  431bc4:	str	w0, [sp, #308]
  431bc8:	b	431bd0 <ferror@plt+0x2e340>
  431bcc:	str	wzr, [sp, #308]
  431bd0:	ldr	w0, [sp, #308]
  431bd4:	cmp	w0, #0x0
  431bd8:	b.eq	431be8 <ferror@plt+0x2e358>  // b.none
  431bdc:	ldr	w0, [sp, #308]
  431be0:	cmp	w0, #0x8
  431be4:	b.ls	431bf0 <ferror@plt+0x2e360>  // b.plast
  431be8:	str	wzr, [sp, #332]
  431bec:	b	431c10 <ferror@plt+0x2e380>
  431bf0:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  431bf4:	add	x0, x0, #0x2f8
  431bf8:	ldr	x2, [x0]
  431bfc:	ldr	w0, [sp, #308]
  431c00:	mov	w1, w0
  431c04:	ldr	x0, [sp, #192]
  431c08:	blr	x2
  431c0c:	str	w0, [sp, #332]
  431c10:	ldr	w0, [sp, #332]
  431c14:	cmp	w0, #0x1
  431c18:	b.ls	431cec <ferror@plt+0x2e45c>  // b.plast
  431c1c:	mov	w0, #0x4                   	// #4
  431c20:	str	w0, [sp, #304]
  431c24:	ldr	w0, [sp, #304]
  431c28:	cmp	w0, #0x4
  431c2c:	b.ls	431c60 <ferror@plt+0x2e3d0>  // b.plast
  431c30:	ldr	w0, [sp, #304]
  431c34:	mov	x2, x0
  431c38:	adrp	x0, 455000 <warn@@Base+0x7330>
  431c3c:	add	x1, x0, #0xec0
  431c40:	adrp	x0, 455000 <warn@@Base+0x7330>
  431c44:	add	x0, x0, #0xf10
  431c48:	bl	402f90 <ngettext@plt>
  431c4c:	mov	w2, #0x4                   	// #4
  431c50:	ldr	w1, [sp, #304]
  431c54:	bl	44dbd0 <error@@Base>
  431c58:	mov	w0, #0x4                   	// #4
  431c5c:	str	w0, [sp, #304]
  431c60:	ldr	w0, [sp, #304]
  431c64:	add	x0, x0, #0x4
  431c68:	ldr	x1, [sp, #192]
  431c6c:	add	x0, x1, x0
  431c70:	ldr	x1, [sp, #184]
  431c74:	cmp	x1, x0
  431c78:	b.hi	431cac <ferror@plt+0x2e41c>  // b.pmore
  431c7c:	ldr	x0, [sp, #192]
  431c80:	add	x0, x0, #0x4
  431c84:	ldr	x1, [sp, #184]
  431c88:	cmp	x1, x0
  431c8c:	b.ls	431ca8 <ferror@plt+0x2e418>  // b.plast
  431c90:	ldr	x0, [sp, #192]
  431c94:	add	x0, x0, #0x4
  431c98:	ldr	x1, [sp, #184]
  431c9c:	sub	x0, x1, x0
  431ca0:	str	w0, [sp, #304]
  431ca4:	b	431cac <ferror@plt+0x2e41c>
  431ca8:	str	wzr, [sp, #304]
  431cac:	ldr	w0, [sp, #304]
  431cb0:	cmp	w0, #0x0
  431cb4:	b.eq	431cc4 <ferror@plt+0x2e434>  // b.none
  431cb8:	ldr	w0, [sp, #304]
  431cbc:	cmp	w0, #0x8
  431cc0:	b.ls	431ccc <ferror@plt+0x2e43c>  // b.plast
  431cc4:	str	wzr, [sp, #328]
  431cc8:	b	431cec <ferror@plt+0x2e45c>
  431ccc:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  431cd0:	add	x0, x0, #0x2f8
  431cd4:	ldr	x2, [x0]
  431cd8:	ldr	x0, [sp, #192]
  431cdc:	add	x0, x0, #0x4
  431ce0:	ldr	w1, [sp, #304]
  431ce4:	blr	x2
  431ce8:	str	w0, [sp, #328]
  431cec:	mov	w0, #0x4                   	// #4
  431cf0:	str	w0, [sp, #300]
  431cf4:	ldr	w0, [sp, #300]
  431cf8:	cmp	w0, #0x4
  431cfc:	b.ls	431d30 <ferror@plt+0x2e4a0>  // b.plast
  431d00:	ldr	w0, [sp, #300]
  431d04:	mov	x2, x0
  431d08:	adrp	x0, 455000 <warn@@Base+0x7330>
  431d0c:	add	x1, x0, #0xec0
  431d10:	adrp	x0, 455000 <warn@@Base+0x7330>
  431d14:	add	x0, x0, #0xf10
  431d18:	bl	402f90 <ngettext@plt>
  431d1c:	mov	w2, #0x4                   	// #4
  431d20:	ldr	w1, [sp, #300]
  431d24:	bl	44dbd0 <error@@Base>
  431d28:	mov	w0, #0x4                   	// #4
  431d2c:	str	w0, [sp, #300]
  431d30:	ldr	w0, [sp, #300]
  431d34:	add	x0, x0, #0x8
  431d38:	ldr	x1, [sp, #192]
  431d3c:	add	x0, x1, x0
  431d40:	ldr	x1, [sp, #184]
  431d44:	cmp	x1, x0
  431d48:	b.hi	431d7c <ferror@plt+0x2e4ec>  // b.pmore
  431d4c:	ldr	x0, [sp, #192]
  431d50:	add	x0, x0, #0x8
  431d54:	ldr	x1, [sp, #184]
  431d58:	cmp	x1, x0
  431d5c:	b.ls	431d78 <ferror@plt+0x2e4e8>  // b.plast
  431d60:	ldr	x0, [sp, #192]
  431d64:	add	x0, x0, #0x8
  431d68:	ldr	x1, [sp, #184]
  431d6c:	sub	x0, x1, x0
  431d70:	str	w0, [sp, #300]
  431d74:	b	431d7c <ferror@plt+0x2e4ec>
  431d78:	str	wzr, [sp, #300]
  431d7c:	ldr	w0, [sp, #300]
  431d80:	cmp	w0, #0x0
  431d84:	b.eq	431d94 <ferror@plt+0x2e504>  // b.none
  431d88:	ldr	w0, [sp, #300]
  431d8c:	cmp	w0, #0x8
  431d90:	b.ls	431d9c <ferror@plt+0x2e50c>  // b.plast
  431d94:	str	wzr, [sp, #324]
  431d98:	b	431dbc <ferror@plt+0x2e52c>
  431d9c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  431da0:	add	x0, x0, #0x2f8
  431da4:	ldr	x2, [x0]
  431da8:	ldr	x0, [sp, #192]
  431dac:	add	x0, x0, #0x8
  431db0:	ldr	w1, [sp, #300]
  431db4:	blr	x2
  431db8:	str	w0, [sp, #324]
  431dbc:	mov	w0, #0x4                   	// #4
  431dc0:	str	w0, [sp, #296]
  431dc4:	ldr	w0, [sp, #296]
  431dc8:	cmp	w0, #0x4
  431dcc:	b.ls	431e00 <ferror@plt+0x2e570>  // b.plast
  431dd0:	ldr	w0, [sp, #296]
  431dd4:	mov	x2, x0
  431dd8:	adrp	x0, 455000 <warn@@Base+0x7330>
  431ddc:	add	x1, x0, #0xec0
  431de0:	adrp	x0, 455000 <warn@@Base+0x7330>
  431de4:	add	x0, x0, #0xf10
  431de8:	bl	402f90 <ngettext@plt>
  431dec:	mov	w2, #0x4                   	// #4
  431df0:	ldr	w1, [sp, #296]
  431df4:	bl	44dbd0 <error@@Base>
  431df8:	mov	w0, #0x4                   	// #4
  431dfc:	str	w0, [sp, #296]
  431e00:	ldr	w0, [sp, #296]
  431e04:	add	x0, x0, #0xc
  431e08:	ldr	x1, [sp, #192]
  431e0c:	add	x0, x1, x0
  431e10:	ldr	x1, [sp, #184]
  431e14:	cmp	x1, x0
  431e18:	b.hi	431e4c <ferror@plt+0x2e5bc>  // b.pmore
  431e1c:	ldr	x0, [sp, #192]
  431e20:	add	x0, x0, #0xc
  431e24:	ldr	x1, [sp, #184]
  431e28:	cmp	x1, x0
  431e2c:	b.ls	431e48 <ferror@plt+0x2e5b8>  // b.plast
  431e30:	ldr	x0, [sp, #192]
  431e34:	add	x0, x0, #0xc
  431e38:	ldr	x1, [sp, #184]
  431e3c:	sub	x0, x1, x0
  431e40:	str	w0, [sp, #296]
  431e44:	b	431e4c <ferror@plt+0x2e5bc>
  431e48:	str	wzr, [sp, #296]
  431e4c:	ldr	w0, [sp, #296]
  431e50:	cmp	w0, #0x0
  431e54:	b.eq	431e64 <ferror@plt+0x2e5d4>  // b.none
  431e58:	ldr	w0, [sp, #296]
  431e5c:	cmp	w0, #0x8
  431e60:	b.ls	431e6c <ferror@plt+0x2e5dc>  // b.plast
  431e64:	str	wzr, [sp, #320]
  431e68:	b	431e8c <ferror@plt+0x2e5fc>
  431e6c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  431e70:	add	x0, x0, #0x2f8
  431e74:	ldr	x2, [x0]
  431e78:	ldr	x0, [sp, #192]
  431e7c:	add	x0, x0, #0xc
  431e80:	ldr	w1, [sp, #296]
  431e84:	blr	x2
  431e88:	str	w0, [sp, #320]
  431e8c:	ldr	x0, [sp, #192]
  431e90:	add	x0, x0, #0x10
  431e94:	str	x0, [sp, #344]
  431e98:	ldr	w0, [sp, #320]
  431e9c:	lsl	x0, x0, #3
  431ea0:	ldr	x1, [sp, #344]
  431ea4:	add	x0, x1, x0
  431ea8:	str	x0, [sp, #336]
  431eac:	ldr	w0, [sp, #320]
  431eb0:	lsl	x0, x0, #2
  431eb4:	ldr	x1, [sp, #336]
  431eb8:	add	x0, x1, x0
  431ebc:	str	x0, [sp, #176]
  431ec0:	ldr	w0, [sp, #36]
  431ec4:	cmp	w0, #0x0
  431ec8:	b.eq	431f34 <ferror@plt+0x2e6a4>  // b.none
  431ecc:	mov	w1, #0x0                   	// #0
  431ed0:	ldr	x0, [sp, #40]
  431ed4:	bl	4181a4 <ferror@plt+0x14914>
  431ed8:	adrp	x0, 460000 <warn@@Base+0x12330>
  431edc:	add	x0, x0, #0x90
  431ee0:	bl	403840 <gettext@plt>
  431ee4:	ldr	w1, [sp, #332]
  431ee8:	bl	403780 <printf@plt>
  431eec:	ldr	w0, [sp, #332]
  431ef0:	cmp	w0, #0x1
  431ef4:	b.ls	431f0c <ferror@plt+0x2e67c>  // b.plast
  431ef8:	adrp	x0, 460000 <warn@@Base+0x12330>
  431efc:	add	x0, x0, #0xb0
  431f00:	bl	403840 <gettext@plt>
  431f04:	ldr	w1, [sp, #328]
  431f08:	bl	403780 <printf@plt>
  431f0c:	adrp	x0, 460000 <warn@@Base+0x12330>
  431f10:	add	x0, x0, #0xd0
  431f14:	bl	403840 <gettext@plt>
  431f18:	ldr	w1, [sp, #324]
  431f1c:	bl	403780 <printf@plt>
  431f20:	adrp	x0, 460000 <warn@@Base+0x12330>
  431f24:	add	x0, x0, #0xf0
  431f28:	bl	403840 <gettext@plt>
  431f2c:	ldr	w1, [sp, #320]
  431f30:	bl	403780 <printf@plt>
  431f34:	ldr	x1, [sp, #344]
  431f38:	ldr	x0, [sp, #192]
  431f3c:	cmp	x1, x0
  431f40:	b.cc	431f94 <ferror@plt+0x2e704>  // b.lo, b.ul, b.last
  431f44:	ldr	x1, [sp, #344]
  431f48:	ldr	x0, [sp, #184]
  431f4c:	cmp	x1, x0
  431f50:	b.hi	431f94 <ferror@plt+0x2e704>  // b.pmore
  431f54:	ldr	x1, [sp, #336]
  431f58:	ldr	x0, [sp, #344]
  431f5c:	cmp	x1, x0
  431f60:	b.cc	431f94 <ferror@plt+0x2e704>  // b.lo, b.ul, b.last
  431f64:	ldr	x1, [sp, #336]
  431f68:	ldr	x0, [sp, #184]
  431f6c:	cmp	x1, x0
  431f70:	b.hi	431f94 <ferror@plt+0x2e704>  // b.pmore
  431f74:	ldr	x1, [sp, #176]
  431f78:	ldr	x0, [sp, #336]
  431f7c:	cmp	x1, x0
  431f80:	b.cc	431f94 <ferror@plt+0x2e704>  // b.lo, b.ul, b.last
  431f84:	ldr	x1, [sp, #176]
  431f88:	ldr	x0, [sp, #184]
  431f8c:	cmp	x1, x0
  431f90:	b.ls	431fd4 <ferror@plt+0x2e744>  // b.plast
  431f94:	ldr	w0, [sp, #320]
  431f98:	mov	x2, x0
  431f9c:	adrp	x0, 460000 <warn@@Base+0x12330>
  431fa0:	add	x1, x0, #0x110
  431fa4:	adrp	x0, 460000 <warn@@Base+0x12330>
  431fa8:	add	x0, x0, #0x138
  431fac:	bl	402f90 <ngettext@plt>
  431fb0:	mov	x3, x0
  431fb4:	ldr	x0, [sp, #40]
  431fb8:	ldr	x0, [x0, #16]
  431fbc:	ldr	w2, [sp, #320]
  431fc0:	mov	x1, x0
  431fc4:	mov	x0, x3
  431fc8:	bl	44dcd0 <warn@@Base>
  431fcc:	mov	w0, #0x0                   	// #0
  431fd0:	b	43328c <ferror@plt+0x2f9fc>
  431fd4:	ldr	w0, [sp, #332]
  431fd8:	cmp	w0, #0x1
  431fdc:	b.ne	432348 <ferror@plt+0x2eab8>  // b.any
  431fe0:	ldr	w0, [sp, #36]
  431fe4:	cmp	w0, #0x0
  431fe8:	b.ne	43200c <ferror@plt+0x2e77c>  // b.any
  431fec:	ldr	x1, [sp, #184]
  431ff0:	ldr	x0, [sp, #176]
  431ff4:	sub	x0, x1, x0
  431ff8:	add	x1, x0, #0x3
  431ffc:	cmp	x0, #0x0
  432000:	csel	x0, x1, x0, lt  // lt = tstop
  432004:	asr	x0, x0, #2
  432008:	bl	431788 <ferror@plt+0x2def8>
  43200c:	str	wzr, [sp, #316]
  432010:	b	432334 <ferror@plt+0x2eaa4>
  432014:	ldr	x0, [sp, #344]
  432018:	add	x0, x0, #0x8
  43201c:	ldr	x1, [sp, #184]
  432020:	cmp	x1, x0
  432024:	b.cc	432044 <ferror@plt+0x2e7b4>  // b.lo, b.ul, b.last
  432028:	add	x1, sp, #0x70
  43202c:	add	x0, sp, #0x78
  432030:	mov	x2, x1
  432034:	mov	x1, x0
  432038:	ldr	x0, [sp, #344]
  43203c:	bl	44e98c <warn@@Base+0xcbc>
  432040:	b	432050 <ferror@plt+0x2e7c0>
  432044:	str	xzr, [sp, #120]
  432048:	ldr	x0, [sp, #120]
  43204c:	str	x0, [sp, #112]
  432050:	ldr	x0, [sp, #120]
  432054:	cmp	x0, #0x0
  432058:	b.ne	432068 <ferror@plt+0x2e7d8>  // b.any
  43205c:	ldr	x0, [sp, #112]
  432060:	cmp	x0, #0x0
  432064:	b.eq	432310 <ferror@plt+0x2ea80>  // b.none
  432068:	mov	w0, #0x4                   	// #4
  43206c:	str	w0, [sp, #280]
  432070:	ldr	w0, [sp, #280]
  432074:	cmp	w0, #0x4
  432078:	b.ls	4320ac <ferror@plt+0x2e81c>  // b.plast
  43207c:	ldr	w0, [sp, #280]
  432080:	mov	x2, x0
  432084:	adrp	x0, 455000 <warn@@Base+0x7330>
  432088:	add	x1, x0, #0xec0
  43208c:	adrp	x0, 455000 <warn@@Base+0x7330>
  432090:	add	x0, x0, #0xf10
  432094:	bl	402f90 <ngettext@plt>
  432098:	mov	w2, #0x4                   	// #4
  43209c:	ldr	w1, [sp, #280]
  4320a0:	bl	44dbd0 <error@@Base>
  4320a4:	mov	w0, #0x4                   	// #4
  4320a8:	str	w0, [sp, #280]
  4320ac:	ldr	w0, [sp, #280]
  4320b0:	ldr	x1, [sp, #336]
  4320b4:	add	x0, x1, x0
  4320b8:	ldr	x1, [sp, #184]
  4320bc:	cmp	x1, x0
  4320c0:	b.hi	4320ec <ferror@plt+0x2e85c>  // b.pmore
  4320c4:	ldr	x1, [sp, #336]
  4320c8:	ldr	x0, [sp, #184]
  4320cc:	cmp	x1, x0
  4320d0:	b.cs	4320e8 <ferror@plt+0x2e858>  // b.hs, b.nlast
  4320d4:	ldr	x1, [sp, #184]
  4320d8:	ldr	x0, [sp, #336]
  4320dc:	sub	x0, x1, x0
  4320e0:	str	w0, [sp, #280]
  4320e4:	b	4320ec <ferror@plt+0x2e85c>
  4320e8:	str	wzr, [sp, #280]
  4320ec:	ldr	w0, [sp, #280]
  4320f0:	cmp	w0, #0x0
  4320f4:	b.eq	432104 <ferror@plt+0x2e874>  // b.none
  4320f8:	ldr	w0, [sp, #280]
  4320fc:	cmp	w0, #0x8
  432100:	b.ls	43210c <ferror@plt+0x2e87c>  // b.plast
  432104:	str	wzr, [sp, #312]
  432108:	b	43212c <ferror@plt+0x2e89c>
  43210c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  432110:	add	x0, x0, #0x2f8
  432114:	ldr	x2, [x0]
  432118:	ldr	w0, [sp, #280]
  43211c:	mov	w1, w0
  432120:	ldr	x0, [sp, #336]
  432124:	blr	x2
  432128:	str	w0, [sp, #312]
  43212c:	ldr	w0, [sp, #312]
  432130:	lsl	w0, w0, #2
  432134:	mov	w0, w0
  432138:	ldr	x1, [sp, #176]
  43213c:	add	x0, x1, x0
  432140:	str	x0, [sp, #288]
  432144:	ldr	x1, [sp, #288]
  432148:	ldr	x0, [sp, #176]
  43214c:	cmp	x1, x0
  432150:	b.cs	43216c <ferror@plt+0x2e8dc>  // b.hs, b.nlast
  432154:	adrp	x0, 460000 <warn@@Base+0x12330>
  432158:	add	x0, x0, #0x160
  43215c:	bl	403840 <gettext@plt>
  432160:	bl	44dcd0 <warn@@Base>
  432164:	mov	w0, #0x0                   	// #0
  432168:	b	43328c <ferror@plt+0x2f9fc>
  43216c:	ldr	w0, [sp, #36]
  432170:	cmp	w0, #0x0
  432174:	b.eq	4321ac <ferror@plt+0x2e91c>  // b.none
  432178:	adrp	x0, 460000 <warn@@Base+0x12330>
  43217c:	add	x0, x0, #0x198
  432180:	bl	403840 <gettext@plt>
  432184:	mov	x19, x0
  432188:	ldr	x0, [sp, #120]
  43218c:	ldr	x1, [sp, #112]
  432190:	add	x2, sp, #0x30
  432194:	mov	w3, #0x40                  	// #64
  432198:	bl	40f670 <ferror@plt+0xbde0>
  43219c:	mov	x2, x0
  4321a0:	ldr	w1, [sp, #316]
  4321a4:	mov	x0, x19
  4321a8:	bl	403780 <printf@plt>
  4321ac:	ldr	x1, [sp, #288]
  4321b0:	ldr	x0, [sp, #184]
  4321b4:	cmp	x1, x0
  4321b8:	b.cc	4321e8 <ferror@plt+0x2e958>  // b.lo, b.ul, b.last
  4321bc:	adrp	x0, 460000 <warn@@Base+0x12330>
  4321c0:	add	x0, x0, #0x1c0
  4321c4:	bl	403840 <gettext@plt>
  4321c8:	mov	x2, x0
  4321cc:	ldr	x0, [sp, #40]
  4321d0:	ldr	x0, [x0, #16]
  4321d4:	mov	x1, x0
  4321d8:	mov	x0, x2
  4321dc:	bl	44dcd0 <warn@@Base>
  4321e0:	mov	w0, #0x0                   	// #0
  4321e4:	b	43328c <ferror@plt+0x2f9fc>
  4321e8:	mov	w0, #0x4                   	// #4
  4321ec:	str	w0, [sp, #276]
  4321f0:	ldr	w0, [sp, #276]
  4321f4:	cmp	w0, #0x4
  4321f8:	b.ls	43222c <ferror@plt+0x2e99c>  // b.plast
  4321fc:	ldr	w0, [sp, #276]
  432200:	mov	x2, x0
  432204:	adrp	x0, 455000 <warn@@Base+0x7330>
  432208:	add	x1, x0, #0xec0
  43220c:	adrp	x0, 455000 <warn@@Base+0x7330>
  432210:	add	x0, x0, #0xf10
  432214:	bl	402f90 <ngettext@plt>
  432218:	mov	w2, #0x4                   	// #4
  43221c:	ldr	w1, [sp, #276]
  432220:	bl	44dbd0 <error@@Base>
  432224:	mov	w0, #0x4                   	// #4
  432228:	str	w0, [sp, #276]
  43222c:	ldr	w0, [sp, #276]
  432230:	ldr	x1, [sp, #288]
  432234:	add	x0, x1, x0
  432238:	ldr	x1, [sp, #184]
  43223c:	cmp	x1, x0
  432240:	b.hi	43226c <ferror@plt+0x2e9dc>  // b.pmore
  432244:	ldr	x1, [sp, #288]
  432248:	ldr	x0, [sp, #184]
  43224c:	cmp	x1, x0
  432250:	b.cs	432268 <ferror@plt+0x2e9d8>  // b.hs, b.nlast
  432254:	ldr	x1, [sp, #184]
  432258:	ldr	x0, [sp, #288]
  43225c:	sub	x0, x1, x0
  432260:	str	w0, [sp, #276]
  432264:	b	43226c <ferror@plt+0x2e9dc>
  432268:	str	wzr, [sp, #276]
  43226c:	ldr	w0, [sp, #276]
  432270:	cmp	w0, #0x0
  432274:	b.eq	432284 <ferror@plt+0x2e9f4>  // b.none
  432278:	ldr	w0, [sp, #276]
  43227c:	cmp	w0, #0x8
  432280:	b.ls	43228c <ferror@plt+0x2e9fc>  // b.plast
  432284:	str	wzr, [sp, #284]
  432288:	b	4322ac <ferror@plt+0x2ea1c>
  43228c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  432290:	add	x0, x0, #0x2f8
  432294:	ldr	x2, [x0]
  432298:	ldr	w0, [sp, #276]
  43229c:	mov	w1, w0
  4322a0:	ldr	x0, [sp, #288]
  4322a4:	blr	x2
  4322a8:	str	w0, [sp, #284]
  4322ac:	ldr	w0, [sp, #284]
  4322b0:	cmp	w0, #0x0
  4322b4:	b.eq	4322f0 <ferror@plt+0x2ea60>  // b.none
  4322b8:	ldr	w0, [sp, #36]
  4322bc:	cmp	w0, #0x0
  4322c0:	b.eq	4322d8 <ferror@plt+0x2ea48>  // b.none
  4322c4:	ldr	w1, [sp, #284]
  4322c8:	adrp	x0, 460000 <warn@@Base+0x12330>
  4322cc:	add	x0, x0, #0x1e8
  4322d0:	bl	403780 <printf@plt>
  4322d4:	b	4322e0 <ferror@plt+0x2ea50>
  4322d8:	ldr	w0, [sp, #284]
  4322dc:	bl	431858 <ferror@plt+0x2dfc8>
  4322e0:	ldr	x0, [sp, #288]
  4322e4:	add	x0, x0, #0x4
  4322e8:	str	x0, [sp, #288]
  4322ec:	b	4321ac <ferror@plt+0x2e91c>
  4322f0:	nop
  4322f4:	ldr	w0, [sp, #36]
  4322f8:	cmp	w0, #0x0
  4322fc:	b.eq	43230c <ferror@plt+0x2ea7c>  // b.none
  432300:	mov	w0, #0xa                   	// #10
  432304:	bl	4037e0 <putchar@plt>
  432308:	b	432310 <ferror@plt+0x2ea80>
  43230c:	bl	4318dc <ferror@plt+0x2e04c>
  432310:	ldr	x0, [sp, #344]
  432314:	add	x0, x0, #0x8
  432318:	str	x0, [sp, #344]
  43231c:	ldr	x0, [sp, #336]
  432320:	add	x0, x0, #0x4
  432324:	str	x0, [sp, #336]
  432328:	ldr	w0, [sp, #316]
  43232c:	add	w0, w0, #0x1
  432330:	str	w0, [sp, #316]
  432334:	ldr	w1, [sp, #316]
  432338:	ldr	w0, [sp, #320]
  43233c:	cmp	w1, w0
  432340:	b.cc	432014 <ferror@plt+0x2e784>  // b.lo, b.ul, b.last
  432344:	b	433274 <ferror@plt+0x2f9e4>
  432348:	ldr	w0, [sp, #332]
  43234c:	cmp	w0, #0x2
  432350:	b.ne	433254 <ferror@plt+0x2f9c4>  // b.any
  432354:	ldr	x0, [sp, #344]
  432358:	str	x0, [sp, #256]
  43235c:	ldr	x0, [sp, #336]
  432360:	str	x0, [sp, #248]
  432364:	ldr	w0, [sp, #328]
  432368:	lsl	x0, x0, #2
  43236c:	ldr	x1, [sp, #176]
  432370:	add	x0, x1, x0
  432374:	str	x0, [sp, #168]
  432378:	ldr	w1, [sp, #324]
  43237c:	ldr	w0, [sp, #328]
  432380:	mul	x0, x1, x0
  432384:	lsl	x0, x0, #2
  432388:	ldr	x1, [sp, #168]
  43238c:	add	x0, x1, x0
  432390:	str	x0, [sp, #160]
  432394:	ldr	w1, [sp, #324]
  432398:	ldr	w0, [sp, #328]
  43239c:	mul	x0, x1, x0
  4323a0:	lsl	x0, x0, #2
  4323a4:	ldr	x1, [sp, #160]
  4323a8:	add	x0, x1, x0
  4323ac:	str	x0, [sp, #152]
  4323b0:	str	xzr, [sp, #240]
  4323b4:	ldr	x0, [sp, #40]
  4323b8:	ldr	x2, [x0, #16]
  4323bc:	adrp	x0, 460000 <warn@@Base+0x12330>
  4323c0:	add	x1, x0, #0x1f0
  4323c4:	mov	x0, x2
  4323c8:	bl	4034b0 <strcmp@plt>
  4323cc:	cmp	w0, #0x0
  4323d0:	cset	w0, eq  // eq = none
  4323d4:	and	w0, w0, #0xff
  4323d8:	str	w0, [sp, #148]
  4323dc:	ldr	w0, [sp, #328]
  4323e0:	cmp	w0, #0x0
  4323e4:	b.eq	43249c <ferror@plt+0x2ec0c>  // b.none
  4323e8:	ldr	w1, [sp, #324]
  4323ec:	ldr	w0, [sp, #328]
  4323f0:	mul	x0, x1, x0
  4323f4:	lsl	x1, x0, #2
  4323f8:	ldr	w0, [sp, #328]
  4323fc:	lsl	x0, x0, #2
  432400:	udiv	x1, x1, x0
  432404:	ldr	w0, [sp, #324]
  432408:	cmp	x1, x0
  43240c:	b.ne	432470 <ferror@plt+0x2ebe0>  // b.any
  432410:	ldr	x1, [sp, #168]
  432414:	ldr	x0, [sp, #176]
  432418:	cmp	x1, x0
  43241c:	b.cc	432470 <ferror@plt+0x2ebe0>  // b.lo, b.ul, b.last
  432420:	ldr	x1, [sp, #168]
  432424:	ldr	x0, [sp, #184]
  432428:	cmp	x1, x0
  43242c:	b.hi	432470 <ferror@plt+0x2ebe0>  // b.pmore
  432430:	ldr	x1, [sp, #160]
  432434:	ldr	x0, [sp, #168]
  432438:	cmp	x1, x0
  43243c:	b.cc	432470 <ferror@plt+0x2ebe0>  // b.lo, b.ul, b.last
  432440:	ldr	x1, [sp, #160]
  432444:	ldr	x0, [sp, #184]
  432448:	cmp	x1, x0
  43244c:	b.hi	432470 <ferror@plt+0x2ebe0>  // b.pmore
  432450:	ldr	x1, [sp, #152]
  432454:	ldr	x0, [sp, #160]
  432458:	cmp	x1, x0
  43245c:	b.cc	432470 <ferror@plt+0x2ebe0>  // b.lo, b.ul, b.last
  432460:	ldr	x1, [sp, #152]
  432464:	ldr	x0, [sp, #184]
  432468:	cmp	x1, x0
  43246c:	b.ls	43249c <ferror@plt+0x2ec0c>  // b.plast
  432470:	adrp	x0, 460000 <warn@@Base+0x12330>
  432474:	add	x0, x0, #0x200
  432478:	bl	403840 <gettext@plt>
  43247c:	mov	x2, x0
  432480:	ldr	x0, [sp, #40]
  432484:	ldr	x0, [x0, #16]
  432488:	mov	x1, x0
  43248c:	mov	x0, x2
  432490:	bl	44dcd0 <warn@@Base>
  432494:	mov	w0, #0x0                   	// #0
  432498:	b	43328c <ferror@plt+0x2f9fc>
  43249c:	ldr	w0, [sp, #36]
  4324a0:	cmp	w0, #0x0
  4324a4:	b.eq	4324f4 <ferror@plt+0x2ec64>  // b.none
  4324a8:	adrp	x0, 460000 <warn@@Base+0x12330>
  4324ac:	add	x0, x0, #0x238
  4324b0:	bl	403840 <gettext@plt>
  4324b4:	bl	403780 <printf@plt>
  4324b8:	ldr	w0, [sp, #148]
  4324bc:	cmp	w0, #0x0
  4324c0:	b.eq	4324d4 <ferror@plt+0x2ec44>  // b.none
  4324c4:	adrp	x0, 460000 <warn@@Base+0x12330>
  4324c8:	add	x0, x0, #0x248
  4324cc:	bl	403840 <gettext@plt>
  4324d0:	b	4324e0 <ferror@plt+0x2ec50>
  4324d4:	adrp	x0, 460000 <warn@@Base+0x12330>
  4324d8:	add	x0, x0, #0x258
  4324dc:	bl	403840 <gettext@plt>
  4324e0:	mov	x1, x0
  4324e4:	adrp	x0, 460000 <warn@@Base+0x12330>
  4324e8:	add	x0, x0, #0x260
  4324ec:	bl	403780 <printf@plt>
  4324f0:	b	43257c <ferror@plt+0x2ecec>
  4324f4:	ldr	w0, [sp, #148]
  4324f8:	cmp	w0, #0x0
  4324fc:	b.eq	432540 <ferror@plt+0x2ecb0>  // b.none
  432500:	ldr	w1, [sp, #324]
  432504:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  432508:	add	x0, x0, #0x594
  43250c:	str	w1, [x0]
  432510:	ldr	w0, [sp, #324]
  432514:	mov	x1, #0x88                  	// #136
  432518:	bl	4335f0 <ferror@plt+0x2fd60>
  43251c:	mov	x1, x0
  432520:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  432524:	add	x0, x0, #0x5a0
  432528:	str	x1, [x0]
  43252c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  432530:	add	x0, x0, #0x5a0
  432534:	ldr	x0, [x0]
  432538:	str	x0, [sp, #240]
  43253c:	b	43257c <ferror@plt+0x2ecec>
  432540:	ldr	w1, [sp, #324]
  432544:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  432548:	add	x0, x0, #0x590
  43254c:	str	w1, [x0]
  432550:	ldr	w0, [sp, #324]
  432554:	mov	x1, #0x88                  	// #136
  432558:	bl	4335f0 <ferror@plt+0x2fd60>
  43255c:	mov	x1, x0
  432560:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  432564:	add	x0, x0, #0x598
  432568:	str	x1, [x0]
  43256c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  432570:	add	x0, x0, #0x598
  432574:	ldr	x0, [x0]
  432578:	str	x0, [sp, #240]
  43257c:	ldr	w0, [sp, #36]
  432580:	cmp	w0, #0x0
  432584:	b.eq	4326cc <ferror@plt+0x2ee3c>  // b.none
  432588:	str	wzr, [sp, #312]
  43258c:	b	4326b4 <ferror@plt+0x2ee24>
  432590:	mov	w0, #0x4                   	// #4
  432594:	str	w0, [sp, #232]
  432598:	ldr	w0, [sp, #232]
  43259c:	cmp	w0, #0x4
  4325a0:	b.ls	4325d4 <ferror@plt+0x2ed44>  // b.plast
  4325a4:	ldr	w0, [sp, #232]
  4325a8:	mov	x2, x0
  4325ac:	adrp	x0, 455000 <warn@@Base+0x7330>
  4325b0:	add	x1, x0, #0xec0
  4325b4:	adrp	x0, 455000 <warn@@Base+0x7330>
  4325b8:	add	x0, x0, #0xf10
  4325bc:	bl	402f90 <ngettext@plt>
  4325c0:	mov	w2, #0x4                   	// #4
  4325c4:	ldr	w1, [sp, #232]
  4325c8:	bl	44dbd0 <error@@Base>
  4325cc:	mov	w0, #0x4                   	// #4
  4325d0:	str	w0, [sp, #232]
  4325d4:	ldr	w0, [sp, #312]
  4325d8:	lsl	w0, w0, #2
  4325dc:	mov	w1, w0
  4325e0:	ldr	w0, [sp, #232]
  4325e4:	add	x0, x1, x0
  4325e8:	ldr	x1, [sp, #176]
  4325ec:	add	x0, x1, x0
  4325f0:	ldr	x1, [sp, #184]
  4325f4:	cmp	x1, x0
  4325f8:	b.hi	432644 <ferror@plt+0x2edb4>  // b.pmore
  4325fc:	ldr	w0, [sp, #312]
  432600:	lsl	w0, w0, #2
  432604:	mov	w0, w0
  432608:	ldr	x1, [sp, #176]
  43260c:	add	x0, x1, x0
  432610:	ldr	x1, [sp, #184]
  432614:	cmp	x1, x0
  432618:	b.ls	432640 <ferror@plt+0x2edb0>  // b.plast
  43261c:	ldr	w0, [sp, #312]
  432620:	lsl	w0, w0, #2
  432624:	mov	w0, w0
  432628:	ldr	x1, [sp, #176]
  43262c:	add	x0, x1, x0
  432630:	ldr	x1, [sp, #184]
  432634:	sub	x0, x1, x0
  432638:	str	w0, [sp, #232]
  43263c:	b	432644 <ferror@plt+0x2edb4>
  432640:	str	wzr, [sp, #232]
  432644:	ldr	w0, [sp, #232]
  432648:	cmp	w0, #0x0
  43264c:	b.eq	43265c <ferror@plt+0x2edcc>  // b.none
  432650:	ldr	w0, [sp, #232]
  432654:	cmp	w0, #0x8
  432658:	b.ls	432664 <ferror@plt+0x2edd4>  // b.plast
  43265c:	str	wzr, [sp, #268]
  432660:	b	432690 <ferror@plt+0x2ee00>
  432664:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  432668:	add	x0, x0, #0x2f8
  43266c:	ldr	x2, [x0]
  432670:	ldr	w0, [sp, #312]
  432674:	lsl	w0, w0, #2
  432678:	mov	w0, w0
  43267c:	ldr	x1, [sp, #176]
  432680:	add	x0, x1, x0
  432684:	ldr	w1, [sp, #232]
  432688:	blr	x2
  43268c:	str	w0, [sp, #268]
  432690:	ldr	w0, [sp, #268]
  432694:	bl	431958 <ferror@plt+0x2e0c8>
  432698:	mov	x1, x0
  43269c:	adrp	x0, 460000 <warn@@Base+0x12330>
  4326a0:	add	x0, x0, #0x270
  4326a4:	bl	403780 <printf@plt>
  4326a8:	ldr	w0, [sp, #312]
  4326ac:	add	w0, w0, #0x1
  4326b0:	str	w0, [sp, #312]
  4326b4:	ldr	w1, [sp, #312]
  4326b8:	ldr	w0, [sp, #328]
  4326bc:	cmp	w1, w0
  4326c0:	b.cc	432590 <ferror@plt+0x2ed00>  // b.lo, b.ul, b.last
  4326c4:	mov	w0, #0xa                   	// #10
  4326c8:	bl	4037e0 <putchar@plt>
  4326cc:	str	wzr, [sp, #316]
  4326d0:	b	432c10 <ferror@plt+0x2f380>
  4326d4:	ldr	x0, [sp, #256]
  4326d8:	add	x0, x0, #0x8
  4326dc:	ldr	x1, [sp, #184]
  4326e0:	cmp	x1, x0
  4326e4:	b.cc	432704 <ferror@plt+0x2ee74>  // b.lo, b.ul, b.last
  4326e8:	add	x1, sp, #0x70
  4326ec:	add	x0, sp, #0x78
  4326f0:	mov	x2, x1
  4326f4:	mov	x1, x0
  4326f8:	ldr	x0, [sp, #256]
  4326fc:	bl	44e98c <warn@@Base+0xcbc>
  432700:	b	432710 <ferror@plt+0x2ee80>
  432704:	str	xzr, [sp, #120]
  432708:	ldr	x0, [sp, #120]
  43270c:	str	x0, [sp, #112]
  432710:	mov	w0, #0x4                   	// #4
  432714:	str	w0, [sp, #228]
  432718:	ldr	w0, [sp, #228]
  43271c:	cmp	w0, #0x4
  432720:	b.ls	432754 <ferror@plt+0x2eec4>  // b.plast
  432724:	ldr	w0, [sp, #228]
  432728:	mov	x2, x0
  43272c:	adrp	x0, 455000 <warn@@Base+0x7330>
  432730:	add	x1, x0, #0xec0
  432734:	adrp	x0, 455000 <warn@@Base+0x7330>
  432738:	add	x0, x0, #0xf10
  43273c:	bl	402f90 <ngettext@plt>
  432740:	mov	w2, #0x4                   	// #4
  432744:	ldr	w1, [sp, #228]
  432748:	bl	44dbd0 <error@@Base>
  43274c:	mov	w0, #0x4                   	// #4
  432750:	str	w0, [sp, #228]
  432754:	ldr	w0, [sp, #228]
  432758:	ldr	x1, [sp, #248]
  43275c:	add	x0, x1, x0
  432760:	ldr	x1, [sp, #184]
  432764:	cmp	x1, x0
  432768:	b.hi	432794 <ferror@plt+0x2ef04>  // b.pmore
  43276c:	ldr	x1, [sp, #248]
  432770:	ldr	x0, [sp, #184]
  432774:	cmp	x1, x0
  432778:	b.cs	432790 <ferror@plt+0x2ef00>  // b.hs, b.nlast
  43277c:	ldr	x1, [sp, #184]
  432780:	ldr	x0, [sp, #248]
  432784:	sub	x0, x1, x0
  432788:	str	w0, [sp, #228]
  43278c:	b	432794 <ferror@plt+0x2ef04>
  432790:	str	wzr, [sp, #228]
  432794:	ldr	w0, [sp, #228]
  432798:	cmp	w0, #0x0
  43279c:	b.eq	4327ac <ferror@plt+0x2ef1c>  // b.none
  4327a0:	ldr	w0, [sp, #228]
  4327a4:	cmp	w0, #0x8
  4327a8:	b.ls	4327b4 <ferror@plt+0x2ef24>  // b.plast
  4327ac:	str	wzr, [sp, #236]
  4327b0:	b	4327d4 <ferror@plt+0x2ef44>
  4327b4:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4327b8:	add	x0, x0, #0x2f8
  4327bc:	ldr	x2, [x0]
  4327c0:	ldr	w0, [sp, #228]
  4327c4:	mov	w1, w0
  4327c8:	ldr	x0, [sp, #248]
  4327cc:	blr	x2
  4327d0:	str	w0, [sp, #236]
  4327d4:	ldr	w0, [sp, #236]
  4327d8:	cmp	w0, #0x0
  4327dc:	b.eq	432bec <ferror@plt+0x2f35c>  // b.none
  4327e0:	ldr	w1, [sp, #236]
  4327e4:	ldr	w0, [sp, #324]
  4327e8:	cmp	w1, w0
  4327ec:	b.ls	432810 <ferror@plt+0x2ef80>  // b.plast
  4327f0:	adrp	x0, 460000 <warn@@Base+0x12330>
  4327f4:	add	x0, x0, #0x278
  4327f8:	bl	403840 <gettext@plt>
  4327fc:	ldr	w2, [sp, #324]
  432800:	ldr	w1, [sp, #236]
  432804:	bl	44dcd0 <warn@@Base>
  432808:	mov	w0, #0x0                   	// #0
  43280c:	b	43328c <ferror@plt+0x2f9fc>
  432810:	ldr	w0, [sp, #36]
  432814:	cmp	w0, #0x0
  432818:	b.ne	432890 <ferror@plt+0x2f000>  // b.any
  43281c:	mov	x0, #0x8                   	// #8
  432820:	str	x0, [sp, #128]
  432824:	ldr	x1, [sp, #256]
  432828:	ldr	x0, [sp, #128]
  43282c:	add	x0, x1, x0
  432830:	ldr	x1, [sp, #184]
  432834:	cmp	x1, x0
  432838:	b.ls	432874 <ferror@plt+0x2efe4>  // b.plast
  43283c:	ldr	w0, [sp, #236]
  432840:	sub	w0, w0, #0x1
  432844:	mov	w1, w0
  432848:	mov	x0, x1
  43284c:	lsl	x0, x0, #4
  432850:	add	x0, x0, x1
  432854:	lsl	x0, x0, #3
  432858:	mov	x1, x0
  43285c:	ldr	x0, [sp, #240]
  432860:	add	x0, x0, x1
  432864:	ldr	x2, [sp, #128]
  432868:	ldr	x1, [sp, #256]
  43286c:	bl	402f60 <memcpy@plt>
  432870:	b	432890 <ferror@plt+0x2f000>
  432874:	adrp	x0, 460000 <warn@@Base+0x12330>
  432878:	add	x0, x0, #0x2b8
  43287c:	bl	403840 <gettext@plt>
  432880:	ldr	x1, [sp, #256]
  432884:	bl	44dcd0 <warn@@Base>
  432888:	mov	w0, #0x0                   	// #0
  43288c:	b	43328c <ferror@plt+0x2f9fc>
  432890:	ldr	w0, [sp, #236]
  432894:	sub	w1, w0, #0x1
  432898:	ldr	w0, [sp, #328]
  43289c:	mul	w0, w1, w0
  4328a0:	lsl	w0, w0, #2
  4328a4:	mov	w0, w0
  4328a8:	ldr	x1, [sp, #168]
  4328ac:	add	x0, x1, x0
  4328b0:	str	x0, [sp, #136]
  4328b4:	ldr	x1, [sp, #136]
  4328b8:	ldr	x0, [sp, #168]
  4328bc:	cmp	x1, x0
  4328c0:	b.cc	4328d4 <ferror@plt+0x2f044>  // b.lo, b.ul, b.last
  4328c4:	ldr	x1, [sp, #136]
  4328c8:	ldr	x0, [sp, #184]
  4328cc:	cmp	x1, x0
  4328d0:	b.ls	4328f4 <ferror@plt+0x2f064>  // b.plast
  4328d4:	adrp	x0, 460000 <warn@@Base+0x12330>
  4328d8:	add	x0, x0, #0x2f0
  4328dc:	bl	403840 <gettext@plt>
  4328e0:	ldr	w2, [sp, #328]
  4328e4:	ldr	w1, [sp, #236]
  4328e8:	bl	44dcd0 <warn@@Base>
  4328ec:	mov	w0, #0x0                   	// #0
  4328f0:	b	43328c <ferror@plt+0x2f9fc>
  4328f4:	ldr	w0, [sp, #36]
  4328f8:	cmp	w0, #0x0
  4328fc:	b.eq	432934 <ferror@plt+0x2f0a4>  // b.none
  432900:	adrp	x0, 460000 <warn@@Base+0x12330>
  432904:	add	x0, x0, #0x330
  432908:	bl	403840 <gettext@plt>
  43290c:	mov	x19, x0
  432910:	ldr	x0, [sp, #120]
  432914:	ldr	x1, [sp, #112]
  432918:	add	x2, sp, #0x30
  43291c:	mov	w3, #0x40                  	// #64
  432920:	bl	40f670 <ferror@plt+0xbde0>
  432924:	mov	x2, x0
  432928:	ldr	w1, [sp, #316]
  43292c:	mov	x0, x19
  432930:	bl	403780 <printf@plt>
  432934:	str	wzr, [sp, #312]
  432938:	b	432bc8 <ferror@plt+0x2f338>
  43293c:	mov	w0, #0x4                   	// #4
  432940:	str	w0, [sp, #224]
  432944:	ldr	w0, [sp, #224]
  432948:	cmp	w0, #0x4
  43294c:	b.ls	432980 <ferror@plt+0x2f0f0>  // b.plast
  432950:	ldr	w0, [sp, #224]
  432954:	mov	x2, x0
  432958:	adrp	x0, 455000 <warn@@Base+0x7330>
  43295c:	add	x1, x0, #0xec0
  432960:	adrp	x0, 455000 <warn@@Base+0x7330>
  432964:	add	x0, x0, #0xf10
  432968:	bl	402f90 <ngettext@plt>
  43296c:	mov	w2, #0x4                   	// #4
  432970:	ldr	w1, [sp, #224]
  432974:	bl	44dbd0 <error@@Base>
  432978:	mov	w0, #0x4                   	// #4
  43297c:	str	w0, [sp, #224]
  432980:	ldr	w0, [sp, #312]
  432984:	lsl	w0, w0, #2
  432988:	mov	w1, w0
  43298c:	ldr	w0, [sp, #224]
  432990:	add	x0, x1, x0
  432994:	ldr	x1, [sp, #136]
  432998:	add	x0, x1, x0
  43299c:	ldr	x1, [sp, #184]
  4329a0:	cmp	x1, x0
  4329a4:	b.hi	4329f0 <ferror@plt+0x2f160>  // b.pmore
  4329a8:	ldr	w0, [sp, #312]
  4329ac:	lsl	w0, w0, #2
  4329b0:	mov	w0, w0
  4329b4:	ldr	x1, [sp, #136]
  4329b8:	add	x0, x1, x0
  4329bc:	ldr	x1, [sp, #184]
  4329c0:	cmp	x1, x0
  4329c4:	b.ls	4329ec <ferror@plt+0x2f15c>  // b.plast
  4329c8:	ldr	w0, [sp, #312]
  4329cc:	lsl	w0, w0, #2
  4329d0:	mov	w0, w0
  4329d4:	ldr	x1, [sp, #136]
  4329d8:	add	x0, x1, x0
  4329dc:	ldr	x1, [sp, #184]
  4329e0:	sub	x0, x1, x0
  4329e4:	str	w0, [sp, #224]
  4329e8:	b	4329f0 <ferror@plt+0x2f160>
  4329ec:	str	wzr, [sp, #224]
  4329f0:	ldr	w0, [sp, #224]
  4329f4:	cmp	w0, #0x0
  4329f8:	b.eq	432a08 <ferror@plt+0x2f178>  // b.none
  4329fc:	ldr	w0, [sp, #224]
  432a00:	cmp	w0, #0x8
  432a04:	b.ls	432a10 <ferror@plt+0x2f180>  // b.plast
  432a08:	str	wzr, [sp, #272]
  432a0c:	b	432a3c <ferror@plt+0x2f1ac>
  432a10:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  432a14:	add	x0, x0, #0x2f8
  432a18:	ldr	x2, [x0]
  432a1c:	ldr	w0, [sp, #312]
  432a20:	lsl	w0, w0, #2
  432a24:	mov	w0, w0
  432a28:	ldr	x1, [sp, #136]
  432a2c:	add	x0, x1, x0
  432a30:	ldr	w1, [sp, #224]
  432a34:	blr	x2
  432a38:	str	w0, [sp, #272]
  432a3c:	ldr	w0, [sp, #36]
  432a40:	cmp	w0, #0x0
  432a44:	b.eq	432a5c <ferror@plt+0x2f1cc>  // b.none
  432a48:	ldr	w1, [sp, #272]
  432a4c:	adrp	x0, 460000 <warn@@Base+0x12330>
  432a50:	add	x0, x0, #0x340
  432a54:	bl	403780 <printf@plt>
  432a58:	b	432bbc <ferror@plt+0x2f32c>
  432a5c:	mov	w0, #0x4                   	// #4
  432a60:	str	w0, [sp, #220]
  432a64:	ldr	w0, [sp, #220]
  432a68:	cmp	w0, #0x4
  432a6c:	b.ls	432aa0 <ferror@plt+0x2f210>  // b.plast
  432a70:	ldr	w0, [sp, #220]
  432a74:	mov	x2, x0
  432a78:	adrp	x0, 455000 <warn@@Base+0x7330>
  432a7c:	add	x1, x0, #0xec0
  432a80:	adrp	x0, 455000 <warn@@Base+0x7330>
  432a84:	add	x0, x0, #0xf10
  432a88:	bl	402f90 <ngettext@plt>
  432a8c:	mov	w2, #0x4                   	// #4
  432a90:	ldr	w1, [sp, #220]
  432a94:	bl	44dbd0 <error@@Base>
  432a98:	mov	w0, #0x4                   	// #4
  432a9c:	str	w0, [sp, #220]
  432aa0:	ldr	w0, [sp, #312]
  432aa4:	lsl	w0, w0, #2
  432aa8:	mov	w1, w0
  432aac:	ldr	w0, [sp, #220]
  432ab0:	add	x0, x1, x0
  432ab4:	ldr	x1, [sp, #176]
  432ab8:	add	x0, x1, x0
  432abc:	ldr	x1, [sp, #184]
  432ac0:	cmp	x1, x0
  432ac4:	b.hi	432b10 <ferror@plt+0x2f280>  // b.pmore
  432ac8:	ldr	w0, [sp, #312]
  432acc:	lsl	w0, w0, #2
  432ad0:	mov	w0, w0
  432ad4:	ldr	x1, [sp, #176]
  432ad8:	add	x0, x1, x0
  432adc:	ldr	x1, [sp, #184]
  432ae0:	cmp	x1, x0
  432ae4:	b.ls	432b0c <ferror@plt+0x2f27c>  // b.plast
  432ae8:	ldr	w0, [sp, #312]
  432aec:	lsl	w0, w0, #2
  432af0:	mov	w0, w0
  432af4:	ldr	x1, [sp, #176]
  432af8:	add	x0, x1, x0
  432afc:	ldr	x1, [sp, #184]
  432b00:	sub	x0, x1, x0
  432b04:	str	w0, [sp, #220]
  432b08:	b	432b10 <ferror@plt+0x2f280>
  432b0c:	str	wzr, [sp, #220]
  432b10:	ldr	w0, [sp, #220]
  432b14:	cmp	w0, #0x0
  432b18:	b.eq	432b28 <ferror@plt+0x2f298>  // b.none
  432b1c:	ldr	w0, [sp, #220]
  432b20:	cmp	w0, #0x8
  432b24:	b.ls	432b30 <ferror@plt+0x2f2a0>  // b.plast
  432b28:	str	wzr, [sp, #268]
  432b2c:	b	432b5c <ferror@plt+0x2f2cc>
  432b30:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  432b34:	add	x0, x0, #0x2f8
  432b38:	ldr	x2, [x0]
  432b3c:	ldr	w0, [sp, #312]
  432b40:	lsl	w0, w0, #2
  432b44:	mov	w0, w0
  432b48:	ldr	x1, [sp, #176]
  432b4c:	add	x0, x1, x0
  432b50:	ldr	w1, [sp, #220]
  432b54:	blr	x2
  432b58:	str	w0, [sp, #268]
  432b5c:	ldr	w0, [sp, #268]
  432b60:	cmp	w0, #0x7
  432b64:	b.ls	432b80 <ferror@plt+0x2f2f0>  // b.plast
  432b68:	adrp	x0, 460000 <warn@@Base+0x12330>
  432b6c:	add	x0, x0, #0x348
  432b70:	bl	403840 <gettext@plt>
  432b74:	ldr	w1, [sp, #268]
  432b78:	bl	44dcd0 <warn@@Base>
  432b7c:	b	432bbc <ferror@plt+0x2f32c>
  432b80:	ldr	w0, [sp, #236]
  432b84:	sub	w0, w0, #0x1
  432b88:	mov	w1, w0
  432b8c:	mov	x0, x1
  432b90:	lsl	x0, x0, #4
  432b94:	add	x0, x0, x1
  432b98:	lsl	x0, x0, #3
  432b9c:	mov	x1, x0
  432ba0:	ldr	x0, [sp, #240]
  432ba4:	add	x2, x0, x1
  432ba8:	ldr	w1, [sp, #272]
  432bac:	ldr	w0, [sp, #268]
  432bb0:	lsl	x0, x0, #3
  432bb4:	add	x0, x2, x0
  432bb8:	str	x1, [x0, #8]
  432bbc:	ldr	w0, [sp, #312]
  432bc0:	add	w0, w0, #0x1
  432bc4:	str	w0, [sp, #312]
  432bc8:	ldr	w1, [sp, #312]
  432bcc:	ldr	w0, [sp, #328]
  432bd0:	cmp	w1, w0
  432bd4:	b.cc	43293c <ferror@plt+0x2f0ac>  // b.lo, b.ul, b.last
  432bd8:	ldr	w0, [sp, #36]
  432bdc:	cmp	w0, #0x0
  432be0:	b.eq	432bec <ferror@plt+0x2f35c>  // b.none
  432be4:	mov	w0, #0xa                   	// #10
  432be8:	bl	4037e0 <putchar@plt>
  432bec:	ldr	x0, [sp, #256]
  432bf0:	add	x0, x0, #0x8
  432bf4:	str	x0, [sp, #256]
  432bf8:	ldr	x0, [sp, #248]
  432bfc:	add	x0, x0, #0x4
  432c00:	str	x0, [sp, #248]
  432c04:	ldr	w0, [sp, #316]
  432c08:	add	w0, w0, #0x1
  432c0c:	str	w0, [sp, #316]
  432c10:	ldr	w1, [sp, #316]
  432c14:	ldr	w0, [sp, #320]
  432c18:	cmp	w1, w0
  432c1c:	b.cc	4326d4 <ferror@plt+0x2ee44>  // b.lo, b.ul, b.last
  432c20:	ldr	x0, [sp, #344]
  432c24:	str	x0, [sp, #256]
  432c28:	ldr	x0, [sp, #336]
  432c2c:	str	x0, [sp, #248]
  432c30:	ldr	w0, [sp, #36]
  432c34:	cmp	w0, #0x0
  432c38:	b.eq	432c8c <ferror@plt+0x2f3fc>  // b.none
  432c3c:	mov	w0, #0xa                   	// #10
  432c40:	bl	4037e0 <putchar@plt>
  432c44:	adrp	x0, 460000 <warn@@Base+0x12330>
  432c48:	add	x0, x0, #0x378
  432c4c:	bl	403840 <gettext@plt>
  432c50:	bl	403780 <printf@plt>
  432c54:	ldr	w0, [sp, #148]
  432c58:	cmp	w0, #0x0
  432c5c:	b.eq	432c70 <ferror@plt+0x2f3e0>  // b.none
  432c60:	adrp	x0, 460000 <warn@@Base+0x12330>
  432c64:	add	x0, x0, #0x248
  432c68:	bl	403840 <gettext@plt>
  432c6c:	b	432c7c <ferror@plt+0x2f3ec>
  432c70:	adrp	x0, 460000 <warn@@Base+0x12330>
  432c74:	add	x0, x0, #0x258
  432c78:	bl	403840 <gettext@plt>
  432c7c:	mov	x1, x0
  432c80:	adrp	x0, 460000 <warn@@Base+0x12330>
  432c84:	add	x0, x0, #0x260
  432c88:	bl	403780 <printf@plt>
  432c8c:	str	wzr, [sp, #312]
  432c90:	b	432dc4 <ferror@plt+0x2f534>
  432c94:	mov	w0, #0x4                   	// #4
  432c98:	str	w0, [sp, #216]
  432c9c:	ldr	w0, [sp, #216]
  432ca0:	cmp	w0, #0x4
  432ca4:	b.ls	432cd8 <ferror@plt+0x2f448>  // b.plast
  432ca8:	ldr	w0, [sp, #216]
  432cac:	mov	x2, x0
  432cb0:	adrp	x0, 455000 <warn@@Base+0x7330>
  432cb4:	add	x1, x0, #0xec0
  432cb8:	adrp	x0, 455000 <warn@@Base+0x7330>
  432cbc:	add	x0, x0, #0xf10
  432cc0:	bl	402f90 <ngettext@plt>
  432cc4:	mov	w2, #0x4                   	// #4
  432cc8:	ldr	w1, [sp, #216]
  432ccc:	bl	44dbd0 <error@@Base>
  432cd0:	mov	w0, #0x4                   	// #4
  432cd4:	str	w0, [sp, #216]
  432cd8:	ldr	w0, [sp, #312]
  432cdc:	lsl	w0, w0, #2
  432ce0:	mov	w1, w0
  432ce4:	ldr	w0, [sp, #216]
  432ce8:	add	x0, x1, x0
  432cec:	ldr	x1, [sp, #176]
  432cf0:	add	x0, x1, x0
  432cf4:	ldr	x1, [sp, #184]
  432cf8:	cmp	x1, x0
  432cfc:	b.hi	432d48 <ferror@plt+0x2f4b8>  // b.pmore
  432d00:	ldr	w0, [sp, #312]
  432d04:	lsl	w0, w0, #2
  432d08:	mov	w0, w0
  432d0c:	ldr	x1, [sp, #176]
  432d10:	add	x0, x1, x0
  432d14:	ldr	x1, [sp, #184]
  432d18:	cmp	x1, x0
  432d1c:	b.ls	432d44 <ferror@plt+0x2f4b4>  // b.plast
  432d20:	ldr	w0, [sp, #312]
  432d24:	lsl	w0, w0, #2
  432d28:	mov	w0, w0
  432d2c:	ldr	x1, [sp, #176]
  432d30:	add	x0, x1, x0
  432d34:	ldr	x1, [sp, #184]
  432d38:	sub	x0, x1, x0
  432d3c:	str	w0, [sp, #216]
  432d40:	b	432d48 <ferror@plt+0x2f4b8>
  432d44:	str	wzr, [sp, #216]
  432d48:	ldr	w0, [sp, #216]
  432d4c:	cmp	w0, #0x0
  432d50:	b.eq	432d60 <ferror@plt+0x2f4d0>  // b.none
  432d54:	ldr	w0, [sp, #216]
  432d58:	cmp	w0, #0x8
  432d5c:	b.ls	432d68 <ferror@plt+0x2f4d8>  // b.plast
  432d60:	str	wzr, [sp, #272]
  432d64:	b	432d94 <ferror@plt+0x2f504>
  432d68:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  432d6c:	add	x0, x0, #0x2f8
  432d70:	ldr	x2, [x0]
  432d74:	ldr	w0, [sp, #312]
  432d78:	lsl	w0, w0, #2
  432d7c:	mov	w0, w0
  432d80:	ldr	x1, [sp, #176]
  432d84:	add	x0, x1, x0
  432d88:	ldr	w1, [sp, #216]
  432d8c:	blr	x2
  432d90:	str	w0, [sp, #272]
  432d94:	ldr	w0, [sp, #36]
  432d98:	cmp	w0, #0x0
  432d9c:	b.eq	432db8 <ferror@plt+0x2f528>  // b.none
  432da0:	ldr	w0, [sp, #272]
  432da4:	bl	431958 <ferror@plt+0x2e0c8>
  432da8:	mov	x1, x0
  432dac:	adrp	x0, 460000 <warn@@Base+0x12330>
  432db0:	add	x0, x0, #0x270
  432db4:	bl	403780 <printf@plt>
  432db8:	ldr	w0, [sp, #312]
  432dbc:	add	w0, w0, #0x1
  432dc0:	str	w0, [sp, #312]
  432dc4:	ldr	w1, [sp, #312]
  432dc8:	ldr	w0, [sp, #328]
  432dcc:	cmp	w1, w0
  432dd0:	b.cc	432c94 <ferror@plt+0x2f404>  // b.lo, b.ul, b.last
  432dd4:	ldr	w0, [sp, #36]
  432dd8:	cmp	w0, #0x0
  432ddc:	b.eq	432de8 <ferror@plt+0x2f558>  // b.none
  432de0:	mov	w0, #0xa                   	// #10
  432de4:	bl	4037e0 <putchar@plt>
  432de8:	str	wzr, [sp, #316]
  432dec:	b	433240 <ferror@plt+0x2f9b0>
  432df0:	ldr	x0, [sp, #256]
  432df4:	add	x0, x0, #0x8
  432df8:	ldr	x1, [sp, #184]
  432dfc:	cmp	x1, x0
  432e00:	b.cc	432e20 <ferror@plt+0x2f590>  // b.lo, b.ul, b.last
  432e04:	add	x1, sp, #0x70
  432e08:	add	x0, sp, #0x78
  432e0c:	mov	x2, x1
  432e10:	mov	x1, x0
  432e14:	ldr	x0, [sp, #256]
  432e18:	bl	44e98c <warn@@Base+0xcbc>
  432e1c:	b	432e2c <ferror@plt+0x2f59c>
  432e20:	str	xzr, [sp, #120]
  432e24:	ldr	x0, [sp, #120]
  432e28:	str	x0, [sp, #112]
  432e2c:	mov	w0, #0x4                   	// #4
  432e30:	str	w0, [sp, #212]
  432e34:	ldr	w0, [sp, #212]
  432e38:	cmp	w0, #0x4
  432e3c:	b.ls	432e70 <ferror@plt+0x2f5e0>  // b.plast
  432e40:	ldr	w0, [sp, #212]
  432e44:	mov	x2, x0
  432e48:	adrp	x0, 455000 <warn@@Base+0x7330>
  432e4c:	add	x1, x0, #0xec0
  432e50:	adrp	x0, 455000 <warn@@Base+0x7330>
  432e54:	add	x0, x0, #0xf10
  432e58:	bl	402f90 <ngettext@plt>
  432e5c:	mov	w2, #0x4                   	// #4
  432e60:	ldr	w1, [sp, #212]
  432e64:	bl	44dbd0 <error@@Base>
  432e68:	mov	w0, #0x4                   	// #4
  432e6c:	str	w0, [sp, #212]
  432e70:	ldr	w0, [sp, #212]
  432e74:	ldr	x1, [sp, #248]
  432e78:	add	x0, x1, x0
  432e7c:	ldr	x1, [sp, #184]
  432e80:	cmp	x1, x0
  432e84:	b.hi	432eb0 <ferror@plt+0x2f620>  // b.pmore
  432e88:	ldr	x1, [sp, #248]
  432e8c:	ldr	x0, [sp, #184]
  432e90:	cmp	x1, x0
  432e94:	b.cs	432eac <ferror@plt+0x2f61c>  // b.hs, b.nlast
  432e98:	ldr	x1, [sp, #184]
  432e9c:	ldr	x0, [sp, #248]
  432ea0:	sub	x0, x1, x0
  432ea4:	str	w0, [sp, #212]
  432ea8:	b	432eb0 <ferror@plt+0x2f620>
  432eac:	str	wzr, [sp, #212]
  432eb0:	ldr	w0, [sp, #212]
  432eb4:	cmp	w0, #0x0
  432eb8:	b.eq	432ec8 <ferror@plt+0x2f638>  // b.none
  432ebc:	ldr	w0, [sp, #212]
  432ec0:	cmp	w0, #0x8
  432ec4:	b.ls	432ed0 <ferror@plt+0x2f640>  // b.plast
  432ec8:	str	wzr, [sp, #236]
  432ecc:	b	432ef0 <ferror@plt+0x2f660>
  432ed0:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  432ed4:	add	x0, x0, #0x2f8
  432ed8:	ldr	x2, [x0]
  432edc:	ldr	w0, [sp, #212]
  432ee0:	mov	w1, w0
  432ee4:	ldr	x0, [sp, #248]
  432ee8:	blr	x2
  432eec:	str	w0, [sp, #236]
  432ef0:	ldr	w0, [sp, #236]
  432ef4:	cmp	w0, #0x0
  432ef8:	b.eq	43321c <ferror@plt+0x2f98c>  // b.none
  432efc:	ldr	w0, [sp, #236]
  432f00:	sub	w1, w0, #0x1
  432f04:	ldr	w0, [sp, #328]
  432f08:	mul	w0, w1, w0
  432f0c:	lsl	w0, w0, #2
  432f10:	mov	w0, w0
  432f14:	ldr	x1, [sp, #160]
  432f18:	add	x0, x1, x0
  432f1c:	str	x0, [sp, #136]
  432f20:	ldr	w0, [sp, #36]
  432f24:	cmp	w0, #0x0
  432f28:	b.eq	432f60 <ferror@plt+0x2f6d0>  // b.none
  432f2c:	adrp	x0, 460000 <warn@@Base+0x12330>
  432f30:	add	x0, x0, #0x330
  432f34:	bl	403840 <gettext@plt>
  432f38:	mov	x19, x0
  432f3c:	ldr	x0, [sp, #120]
  432f40:	ldr	x1, [sp, #112]
  432f44:	add	x2, sp, #0x30
  432f48:	mov	w3, #0x40                  	// #64
  432f4c:	bl	40f670 <ferror@plt+0xbde0>
  432f50:	mov	x2, x0
  432f54:	ldr	w1, [sp, #316]
  432f58:	mov	x0, x19
  432f5c:	bl	403780 <printf@plt>
  432f60:	str	wzr, [sp, #312]
  432f64:	b	4331f8 <ferror@plt+0x2f968>
  432f68:	mov	w0, #0x4                   	// #4
  432f6c:	str	w0, [sp, #208]
  432f70:	ldr	w0, [sp, #208]
  432f74:	cmp	w0, #0x4
  432f78:	b.ls	432fac <ferror@plt+0x2f71c>  // b.plast
  432f7c:	ldr	w0, [sp, #208]
  432f80:	mov	x2, x0
  432f84:	adrp	x0, 455000 <warn@@Base+0x7330>
  432f88:	add	x1, x0, #0xec0
  432f8c:	adrp	x0, 455000 <warn@@Base+0x7330>
  432f90:	add	x0, x0, #0xf10
  432f94:	bl	402f90 <ngettext@plt>
  432f98:	mov	w2, #0x4                   	// #4
  432f9c:	ldr	w1, [sp, #208]
  432fa0:	bl	44dbd0 <error@@Base>
  432fa4:	mov	w0, #0x4                   	// #4
  432fa8:	str	w0, [sp, #208]
  432fac:	ldr	w0, [sp, #312]
  432fb0:	lsl	w0, w0, #2
  432fb4:	mov	w1, w0
  432fb8:	ldr	w0, [sp, #208]
  432fbc:	add	x0, x1, x0
  432fc0:	ldr	x1, [sp, #136]
  432fc4:	add	x0, x1, x0
  432fc8:	ldr	x1, [sp, #184]
  432fcc:	cmp	x1, x0
  432fd0:	b.hi	43301c <ferror@plt+0x2f78c>  // b.pmore
  432fd4:	ldr	w0, [sp, #312]
  432fd8:	lsl	w0, w0, #2
  432fdc:	mov	w0, w0
  432fe0:	ldr	x1, [sp, #136]
  432fe4:	add	x0, x1, x0
  432fe8:	ldr	x1, [sp, #184]
  432fec:	cmp	x1, x0
  432ff0:	b.ls	433018 <ferror@plt+0x2f788>  // b.plast
  432ff4:	ldr	w0, [sp, #312]
  432ff8:	lsl	w0, w0, #2
  432ffc:	mov	w0, w0
  433000:	ldr	x1, [sp, #136]
  433004:	add	x0, x1, x0
  433008:	ldr	x1, [sp, #184]
  43300c:	sub	x0, x1, x0
  433010:	str	w0, [sp, #208]
  433014:	b	43301c <ferror@plt+0x2f78c>
  433018:	str	wzr, [sp, #208]
  43301c:	ldr	w0, [sp, #208]
  433020:	cmp	w0, #0x0
  433024:	b.eq	433034 <ferror@plt+0x2f7a4>  // b.none
  433028:	ldr	w0, [sp, #208]
  43302c:	cmp	w0, #0x8
  433030:	b.ls	43303c <ferror@plt+0x2f7ac>  // b.plast
  433034:	str	wzr, [sp, #272]
  433038:	b	433068 <ferror@plt+0x2f7d8>
  43303c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  433040:	add	x0, x0, #0x2f8
  433044:	ldr	x2, [x0]
  433048:	ldr	w0, [sp, #312]
  43304c:	lsl	w0, w0, #2
  433050:	mov	w0, w0
  433054:	ldr	x1, [sp, #136]
  433058:	add	x0, x1, x0
  43305c:	ldr	w1, [sp, #208]
  433060:	blr	x2
  433064:	str	w0, [sp, #272]
  433068:	ldr	w0, [sp, #36]
  43306c:	cmp	w0, #0x0
  433070:	b.eq	433088 <ferror@plt+0x2f7f8>  // b.none
  433074:	ldr	w1, [sp, #272]
  433078:	adrp	x0, 460000 <warn@@Base+0x12330>
  43307c:	add	x0, x0, #0x340
  433080:	bl	403780 <printf@plt>
  433084:	b	4331ec <ferror@plt+0x2f95c>
  433088:	mov	w0, #0x4                   	// #4
  43308c:	str	w0, [sp, #204]
  433090:	ldr	w0, [sp, #204]
  433094:	cmp	w0, #0x4
  433098:	b.ls	4330cc <ferror@plt+0x2f83c>  // b.plast
  43309c:	ldr	w0, [sp, #204]
  4330a0:	mov	x2, x0
  4330a4:	adrp	x0, 455000 <warn@@Base+0x7330>
  4330a8:	add	x1, x0, #0xec0
  4330ac:	adrp	x0, 455000 <warn@@Base+0x7330>
  4330b0:	add	x0, x0, #0xf10
  4330b4:	bl	402f90 <ngettext@plt>
  4330b8:	mov	w2, #0x4                   	// #4
  4330bc:	ldr	w1, [sp, #204]
  4330c0:	bl	44dbd0 <error@@Base>
  4330c4:	mov	w0, #0x4                   	// #4
  4330c8:	str	w0, [sp, #204]
  4330cc:	ldr	w0, [sp, #312]
  4330d0:	lsl	w0, w0, #2
  4330d4:	mov	w1, w0
  4330d8:	ldr	w0, [sp, #204]
  4330dc:	add	x0, x1, x0
  4330e0:	ldr	x1, [sp, #176]
  4330e4:	add	x0, x1, x0
  4330e8:	ldr	x1, [sp, #184]
  4330ec:	cmp	x1, x0
  4330f0:	b.hi	43313c <ferror@plt+0x2f8ac>  // b.pmore
  4330f4:	ldr	w0, [sp, #312]
  4330f8:	lsl	w0, w0, #2
  4330fc:	mov	w0, w0
  433100:	ldr	x1, [sp, #176]
  433104:	add	x0, x1, x0
  433108:	ldr	x1, [sp, #184]
  43310c:	cmp	x1, x0
  433110:	b.ls	433138 <ferror@plt+0x2f8a8>  // b.plast
  433114:	ldr	w0, [sp, #312]
  433118:	lsl	w0, w0, #2
  43311c:	mov	w0, w0
  433120:	ldr	x1, [sp, #176]
  433124:	add	x0, x1, x0
  433128:	ldr	x1, [sp, #184]
  43312c:	sub	x0, x1, x0
  433130:	str	w0, [sp, #204]
  433134:	b	43313c <ferror@plt+0x2f8ac>
  433138:	str	wzr, [sp, #204]
  43313c:	ldr	w0, [sp, #204]
  433140:	cmp	w0, #0x0
  433144:	b.eq	433154 <ferror@plt+0x2f8c4>  // b.none
  433148:	ldr	w0, [sp, #204]
  43314c:	cmp	w0, #0x8
  433150:	b.ls	43315c <ferror@plt+0x2f8cc>  // b.plast
  433154:	str	wzr, [sp, #268]
  433158:	b	433188 <ferror@plt+0x2f8f8>
  43315c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  433160:	add	x0, x0, #0x2f8
  433164:	ldr	x2, [x0]
  433168:	ldr	w0, [sp, #312]
  43316c:	lsl	w0, w0, #2
  433170:	mov	w0, w0
  433174:	ldr	x1, [sp, #176]
  433178:	add	x0, x1, x0
  43317c:	ldr	w1, [sp, #204]
  433180:	blr	x2
  433184:	str	w0, [sp, #268]
  433188:	ldr	w0, [sp, #268]
  43318c:	cmp	w0, #0x7
  433190:	b.ls	4331ac <ferror@plt+0x2f91c>  // b.plast
  433194:	adrp	x0, 460000 <warn@@Base+0x12330>
  433198:	add	x0, x0, #0x348
  43319c:	bl	403840 <gettext@plt>
  4331a0:	ldr	w1, [sp, #268]
  4331a4:	bl	44dcd0 <warn@@Base>
  4331a8:	b	4331ec <ferror@plt+0x2f95c>
  4331ac:	ldr	w0, [sp, #236]
  4331b0:	sub	w0, w0, #0x1
  4331b4:	mov	w1, w0
  4331b8:	mov	x0, x1
  4331bc:	lsl	x0, x0, #4
  4331c0:	add	x0, x0, x1
  4331c4:	lsl	x0, x0, #3
  4331c8:	mov	x1, x0
  4331cc:	ldr	x0, [sp, #240]
  4331d0:	add	x2, x0, x1
  4331d4:	ldr	w1, [sp, #272]
  4331d8:	ldr	w0, [sp, #268]
  4331dc:	add	x0, x0, #0x8
  4331e0:	lsl	x0, x0, #3
  4331e4:	add	x0, x2, x0
  4331e8:	str	x1, [x0, #8]
  4331ec:	ldr	w0, [sp, #312]
  4331f0:	add	w0, w0, #0x1
  4331f4:	str	w0, [sp, #312]
  4331f8:	ldr	w1, [sp, #312]
  4331fc:	ldr	w0, [sp, #328]
  433200:	cmp	w1, w0
  433204:	b.cc	432f68 <ferror@plt+0x2f6d8>  // b.lo, b.ul, b.last
  433208:	ldr	w0, [sp, #36]
  43320c:	cmp	w0, #0x0
  433210:	b.eq	43321c <ferror@plt+0x2f98c>  // b.none
  433214:	mov	w0, #0xa                   	// #10
  433218:	bl	4037e0 <putchar@plt>
  43321c:	ldr	x0, [sp, #256]
  433220:	add	x0, x0, #0x8
  433224:	str	x0, [sp, #256]
  433228:	ldr	x0, [sp, #248]
  43322c:	add	x0, x0, #0x4
  433230:	str	x0, [sp, #248]
  433234:	ldr	w0, [sp, #316]
  433238:	add	w0, w0, #0x1
  43323c:	str	w0, [sp, #316]
  433240:	ldr	w1, [sp, #316]
  433244:	ldr	w0, [sp, #320]
  433248:	cmp	w1, w0
  43324c:	b.cc	432df0 <ferror@plt+0x2f560>  // b.lo, b.ul, b.last
  433250:	b	433274 <ferror@plt+0x2f9e4>
  433254:	ldr	w0, [sp, #36]
  433258:	cmp	w0, #0x0
  43325c:	b.eq	433274 <ferror@plt+0x2f9e4>  // b.none
  433260:	adrp	x0, 460000 <warn@@Base+0x12330>
  433264:	add	x0, x0, #0x388
  433268:	bl	403840 <gettext@plt>
  43326c:	ldr	w1, [sp, #332]
  433270:	bl	403780 <printf@plt>
  433274:	ldr	w0, [sp, #36]
  433278:	cmp	w0, #0x0
  43327c:	b.eq	433288 <ferror@plt+0x2f9f8>  // b.none
  433280:	mov	w0, #0xa                   	// #10
  433284:	bl	4037e0 <putchar@plt>
  433288:	mov	w0, #0x1                   	// #1
  43328c:	ldr	x19, [sp, #16]
  433290:	ldp	x29, x30, [sp], #352
  433294:	ret
  433298:	stp	x29, x30, [sp, #-32]!
  43329c:	mov	x29, sp
  4332a0:	str	x0, [sp, #24]
  4332a4:	adrp	x0, 480000 <_sch_istable+0x1478>
  4332a8:	add	x0, x0, #0xec8
  4332ac:	ldr	w0, [x0]
  4332b0:	cmn	w0, #0x1
  4332b4:	b.ne	433338 <ferror@plt+0x2faa8>  // b.any
  4332b8:	adrp	x0, 480000 <_sch_istable+0x1478>
  4332bc:	add	x0, x0, #0xec8
  4332c0:	mov	w1, #0x1                   	// #1
  4332c4:	str	w1, [x0]
  4332c8:	ldr	x1, [sp, #24]
  4332cc:	mov	w0, #0x26                  	// #38
  4332d0:	bl	418040 <ferror@plt+0x147b0>
  4332d4:	cmp	w0, #0x0
  4332d8:	b.eq	433300 <ferror@plt+0x2fa70>  // b.none
  4332dc:	mov	w1, #0x0                   	// #0
  4332e0:	adrp	x0, 480000 <_sch_istable+0x1478>
  4332e4:	add	x0, x0, #0xc90
  4332e8:	bl	431aa0 <ferror@plt+0x2e210>
  4332ec:	cmp	w0, #0x0
  4332f0:	b.ne	433300 <ferror@plt+0x2fa70>  // b.any
  4332f4:	adrp	x0, 480000 <_sch_istable+0x1478>
  4332f8:	add	x0, x0, #0xec8
  4332fc:	str	wzr, [x0]
  433300:	ldr	x1, [sp, #24]
  433304:	mov	w0, #0x27                  	// #39
  433308:	bl	418040 <ferror@plt+0x147b0>
  43330c:	cmp	w0, #0x0
  433310:	b.eq	433338 <ferror@plt+0x2faa8>  // b.none
  433314:	mov	w1, #0x0                   	// #0
  433318:	adrp	x0, 480000 <_sch_istable+0x1478>
  43331c:	add	x0, x0, #0xd00
  433320:	bl	431aa0 <ferror@plt+0x2e210>
  433324:	cmp	w0, #0x0
  433328:	b.ne	433338 <ferror@plt+0x2faa8>  // b.any
  43332c:	adrp	x0, 480000 <_sch_istable+0x1478>
  433330:	add	x0, x0, #0xec8
  433334:	str	wzr, [x0]
  433338:	adrp	x0, 480000 <_sch_istable+0x1478>
  43333c:	add	x0, x0, #0xec8
  433340:	ldr	w0, [x0]
  433344:	ldp	x29, x30, [sp], #32
  433348:	ret
  43334c:	stp	x29, x30, [sp, #-48]!
  433350:	mov	x29, sp
  433354:	str	x0, [sp, #24]
  433358:	str	w1, [sp, #20]
  43335c:	ldr	x0, [sp, #24]
  433360:	bl	433298 <ferror@plt+0x2fa08>
  433364:	cmp	w0, #0x0
  433368:	b.ne	433374 <ferror@plt+0x2fae4>  // b.any
  43336c:	mov	x0, #0x0                   	// #0
  433370:	b	43344c <ferror@plt+0x2fbbc>
  433374:	str	wzr, [sp, #44]
  433378:	b	4333b0 <ferror@plt+0x2fb20>
  43337c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  433380:	add	x0, x0, #0x580
  433384:	ldr	x1, [x0]
  433388:	ldr	w0, [sp, #44]
  43338c:	lsl	x0, x0, #2
  433390:	add	x0, x1, x0
  433394:	ldr	w0, [x0]
  433398:	ldr	w1, [sp, #20]
  43339c:	cmp	w1, w0
  4333a0:	b.eq	4333cc <ferror@plt+0x2fb3c>  // b.none
  4333a4:	ldr	w0, [sp, #44]
  4333a8:	add	w0, w0, #0x1
  4333ac:	str	w0, [sp, #44]
  4333b0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4333b4:	add	x0, x0, #0x58c
  4333b8:	ldr	w0, [x0]
  4333bc:	ldr	w1, [sp, #44]
  4333c0:	cmp	w1, w0
  4333c4:	b.cc	43337c <ferror@plt+0x2faec>  // b.lo, b.ul, b.last
  4333c8:	b	4333d0 <ferror@plt+0x2fb40>
  4333cc:	nop
  4333d0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4333d4:	add	x0, x0, #0x58c
  4333d8:	ldr	w0, [x0]
  4333dc:	ldr	w1, [sp, #44]
  4333e0:	cmp	w1, w0
  4333e4:	b.cc	4333fc <ferror@plt+0x2fb6c>  // b.lo, b.ul, b.last
  4333e8:	mov	x0, #0x0                   	// #0
  4333ec:	b	43344c <ferror@plt+0x2fbbc>
  4333f0:	ldr	w0, [sp, #44]
  4333f4:	sub	w0, w0, #0x1
  4333f8:	str	w0, [sp, #44]
  4333fc:	ldr	w0, [sp, #44]
  433400:	cmp	w0, #0x0
  433404:	b.eq	433434 <ferror@plt+0x2fba4>  // b.none
  433408:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  43340c:	add	x0, x0, #0x580
  433410:	ldr	x1, [x0]
  433414:	ldr	w0, [sp, #44]
  433418:	sub	w0, w0, #0x1
  43341c:	mov	w0, w0
  433420:	lsl	x0, x0, #2
  433424:	add	x0, x1, x0
  433428:	ldr	w0, [x0]
  43342c:	cmp	w0, #0x0
  433430:	b.ne	4333f0 <ferror@plt+0x2fb60>  // b.any
  433434:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  433438:	add	x0, x0, #0x580
  43343c:	ldr	x1, [x0]
  433440:	ldr	w0, [sp, #44]
  433444:	lsl	x0, x0, #2
  433448:	add	x0, x1, x0
  43344c:	ldp	x29, x30, [sp], #48
  433450:	ret
  433454:	stp	x29, x30, [sp, #-32]!
  433458:	mov	x29, sp
  43345c:	str	x0, [sp, #24]
  433460:	str	x1, [sp, #16]
  433464:	mov	w1, #0x1                   	// #1
  433468:	ldr	x0, [sp, #24]
  43346c:	bl	431aa0 <ferror@plt+0x2e210>
  433470:	ldp	x29, x30, [sp], #32
  433474:	ret
  433478:	stp	x29, x30, [sp, #-32]!
  43347c:	mov	x29, sp
  433480:	str	x0, [sp, #24]
  433484:	str	x1, [sp, #16]
  433488:	adrp	x0, 460000 <warn@@Base+0x12330>
  43348c:	add	x0, x0, #0x3a8
  433490:	bl	403840 <gettext@plt>
  433494:	mov	x2, x0
  433498:	ldr	x0, [sp, #24]
  43349c:	ldr	x0, [x0, #16]
  4334a0:	mov	x1, x0
  4334a4:	mov	x0, x2
  4334a8:	bl	403780 <printf@plt>
  4334ac:	mov	w0, #0x1                   	// #1
  4334b0:	ldp	x29, x30, [sp], #32
  4334b4:	ret
  4334b8:	stp	x29, x30, [sp, #-32]!
  4334bc:	mov	x29, sp
  4334c0:	str	x0, [sp, #24]
  4334c4:	str	x1, [sp, #16]
  4334c8:	mov	x1, #0xffffffffffffffff    	// #-1
  4334cc:	ldr	x0, [sp, #16]
  4334d0:	udiv	x0, x1, x0
  4334d4:	ldr	x1, [sp, #24]
  4334d8:	cmp	x1, x0
  4334dc:	b.cc	4334e8 <ferror@plt+0x2fc58>  // b.lo, b.ul, b.last
  4334e0:	mov	x0, #0x0                   	// #0
  4334e4:	b	4334f8 <ferror@plt+0x2fc68>
  4334e8:	ldr	x1, [sp, #24]
  4334ec:	ldr	x0, [sp, #16]
  4334f0:	mul	x0, x1, x0
  4334f4:	bl	403290 <xmalloc@plt>
  4334f8:	ldp	x29, x30, [sp], #32
  4334fc:	ret
  433500:	stp	x29, x30, [sp, #-48]!
  433504:	mov	x29, sp
  433508:	str	x19, [sp, #16]
  43350c:	str	x0, [sp, #40]
  433510:	str	x1, [sp, #32]
  433514:	mov	x1, #0xffffffffffffffff    	// #-1
  433518:	ldr	x0, [sp, #32]
  43351c:	udiv	x0, x1, x0
  433520:	ldr	x1, [sp, #40]
  433524:	cmp	x1, x0
  433528:	b.cc	433560 <ferror@plt+0x2fcd0>  // b.lo, b.ul, b.last
  43352c:	adrp	x0, 480000 <_sch_istable+0x1478>
  433530:	add	x0, x0, #0xf08
  433534:	ldr	x19, [x0]
  433538:	adrp	x0, 460000 <warn@@Base+0x12330>
  43353c:	add	x0, x0, #0x3f0
  433540:	bl	403840 <gettext@plt>
  433544:	mov	x1, x0
  433548:	ldr	x0, [sp, #40]
  43354c:	mov	x2, x0
  433550:	mov	x0, x19
  433554:	bl	403870 <fprintf@plt>
  433558:	mov	w0, #0x1                   	// #1
  43355c:	bl	403660 <xexit@plt>
  433560:	ldr	x1, [sp, #40]
  433564:	ldr	x0, [sp, #32]
  433568:	mul	x0, x1, x0
  43356c:	bl	403290 <xmalloc@plt>
  433570:	ldr	x19, [sp, #16]
  433574:	ldp	x29, x30, [sp], #48
  433578:	ret
  43357c:	stp	x29, x30, [sp, #-48]!
  433580:	mov	x29, sp
  433584:	str	x0, [sp, #40]
  433588:	str	x1, [sp, #32]
  43358c:	str	x2, [sp, #24]
  433590:	mov	x1, #0xffffffffffffffff    	// #-1
  433594:	ldr	x0, [sp, #24]
  433598:	udiv	x0, x1, x0
  43359c:	ldr	x1, [sp, #32]
  4335a0:	cmp	x1, x0
  4335a4:	b.cc	4335d0 <ferror@plt+0x2fd40>  // b.lo, b.ul, b.last
  4335a8:	adrp	x0, 460000 <warn@@Base+0x12330>
  4335ac:	add	x0, x0, #0x440
  4335b0:	bl	403840 <gettext@plt>
  4335b4:	mov	x2, x0
  4335b8:	ldr	x0, [sp, #32]
  4335bc:	mov	x1, x0
  4335c0:	mov	x0, x2
  4335c4:	bl	44dbd0 <error@@Base>
  4335c8:	mov	w0, #0x1                   	// #1
  4335cc:	bl	403660 <xexit@plt>
  4335d0:	ldr	x1, [sp, #32]
  4335d4:	ldr	x0, [sp, #24]
  4335d8:	mul	x0, x1, x0
  4335dc:	mov	x1, x0
  4335e0:	ldr	x0, [sp, #40]
  4335e4:	bl	4031e0 <xrealloc@plt>
  4335e8:	ldp	x29, x30, [sp], #48
  4335ec:	ret
  4335f0:	stp	x29, x30, [sp, #-32]!
  4335f4:	mov	x29, sp
  4335f8:	str	x0, [sp, #24]
  4335fc:	str	x1, [sp, #16]
  433600:	mov	x1, #0xffffffffffffffff    	// #-1
  433604:	ldr	x0, [sp, #16]
  433608:	udiv	x0, x1, x0
  43360c:	ldr	x1, [sp, #24]
  433610:	cmp	x1, x0
  433614:	b.cc	433640 <ferror@plt+0x2fdb0>  // b.lo, b.ul, b.last
  433618:	adrp	x0, 460000 <warn@@Base+0x12330>
  43361c:	add	x0, x0, #0x490
  433620:	bl	403840 <gettext@plt>
  433624:	mov	x2, x0
  433628:	ldr	x0, [sp, #24]
  43362c:	mov	x1, x0
  433630:	mov	x0, x2
  433634:	bl	44dbd0 <error@@Base>
  433638:	mov	w0, #0x1                   	// #1
  43363c:	bl	403660 <xexit@plt>
  433640:	ldr	x1, [sp, #16]
  433644:	ldr	x0, [sp, #24]
  433648:	bl	403820 <xcalloc@plt>
  43364c:	ldp	x29, x30, [sp], #32
  433650:	ret
  433654:	sub	sp, sp, #0x30
  433658:	str	x0, [sp, #24]
  43365c:	str	x1, [sp, #16]
  433660:	str	x2, [sp, #8]
  433664:	ldr	x0, [sp, #24]
  433668:	mvn	x0, x0
  43366c:	and	x0, x0, #0xffffffff
  433670:	str	x0, [sp, #24]
  433674:	ldr	x1, [sp, #16]
  433678:	ldr	x0, [sp, #8]
  43367c:	add	x0, x1, x0
  433680:	str	x0, [sp, #40]
  433684:	b	4336c8 <ferror@plt+0x2fe38>
  433688:	ldr	x0, [sp, #16]
  43368c:	ldrb	w0, [x0]
  433690:	and	x1, x0, #0xff
  433694:	ldr	x0, [sp, #24]
  433698:	eor	x0, x1, x0
  43369c:	and	x1, x0, #0xff
  4336a0:	adrp	x0, 460000 <warn@@Base+0x12330>
  4336a4:	add	x0, x0, #0xf20
  4336a8:	ldr	x1, [x0, x1, lsl #3]
  4336ac:	ldr	x0, [sp, #24]
  4336b0:	lsr	x0, x0, #8
  4336b4:	eor	x0, x1, x0
  4336b8:	str	x0, [sp, #24]
  4336bc:	ldr	x0, [sp, #16]
  4336c0:	add	x0, x0, #0x1
  4336c4:	str	x0, [sp, #16]
  4336c8:	ldr	x1, [sp, #16]
  4336cc:	ldr	x0, [sp, #40]
  4336d0:	cmp	x1, x0
  4336d4:	b.cc	433688 <ferror@plt+0x2fdf8>  // b.lo, b.ul, b.last
  4336d8:	ldr	x0, [sp, #24]
  4336dc:	mvn	x0, x0
  4336e0:	and	x0, x0, #0xffffffff
  4336e4:	add	sp, sp, #0x30
  4336e8:	ret
  4336ec:	stp	x29, x30, [sp, #-64]!
  4336f0:	mov	x29, sp
  4336f4:	str	x0, [sp, #24]
  4336f8:	str	x1, [sp, #16]
  4336fc:	str	xzr, [sp, #56]
  433700:	ldr	x0, [sp, #24]
  433704:	bl	40b148 <ferror@plt+0x78b8>
  433708:	str	x0, [sp, #48]
  43370c:	ldr	x0, [sp, #48]
  433710:	cmp	x0, #0x0
  433714:	b.ne	433720 <ferror@plt+0x2fe90>  // b.any
  433718:	mov	w0, #0x0                   	// #0
  43371c:	b	4337e8 <ferror@plt+0x2ff58>
  433720:	adrp	x0, 460000 <warn@@Base+0x12330>
  433724:	add	x1, x0, #0x4e8
  433728:	ldr	x0, [sp, #24]
  43372c:	bl	4031b0 <fopen@plt>
  433730:	str	x0, [sp, #40]
  433734:	ldr	x0, [sp, #40]
  433738:	cmp	x0, #0x0
  43373c:	b.ne	43377c <ferror@plt+0x2feec>  // b.any
  433740:	ldr	x0, [sp, #48]
  433744:	bl	40b120 <ferror@plt+0x7890>
  433748:	adrp	x0, 460000 <warn@@Base+0x12330>
  43374c:	add	x0, x0, #0x4f0
  433750:	bl	403840 <gettext@plt>
  433754:	ldr	x1, [sp, #24]
  433758:	bl	44dcd0 <warn@@Base>
  43375c:	mov	w0, #0x0                   	// #0
  433760:	b	4337e8 <ferror@plt+0x2ff58>
  433764:	ldr	x2, [sp, #32]
  433768:	adrp	x0, 482000 <_bfd_std_section+0x10d8>
  43376c:	add	x1, x0, #0xd0
  433770:	ldr	x0, [sp, #56]
  433774:	bl	433654 <ferror@plt+0x2fdc4>
  433778:	str	x0, [sp, #56]
  43377c:	ldr	x3, [sp, #40]
  433780:	mov	x2, #0x2000                	// #8192
  433784:	mov	x1, #0x1                   	// #1
  433788:	adrp	x0, 482000 <_bfd_std_section+0x10d8>
  43378c:	add	x0, x0, #0xd0
  433790:	bl	4034f0 <fread@plt>
  433794:	str	x0, [sp, #32]
  433798:	ldr	x0, [sp, #32]
  43379c:	cmp	x0, #0x0
  4337a0:	b.ne	433764 <ferror@plt+0x2fed4>  // b.any
  4337a4:	ldr	x0, [sp, #40]
  4337a8:	bl	403190 <fclose@plt>
  4337ac:	ldr	x0, [sp, #16]
  4337b0:	ldr	x0, [x0]
  4337b4:	ldr	x1, [sp, #56]
  4337b8:	cmp	x1, x0
  4337bc:	b.eq	4337e4 <ferror@plt+0x2ff54>  // b.none
  4337c0:	ldr	x0, [sp, #48]
  4337c4:	bl	40b120 <ferror@plt+0x7890>
  4337c8:	adrp	x0, 460000 <warn@@Base+0x12330>
  4337cc:	add	x0, x0, #0x520
  4337d0:	bl	403840 <gettext@plt>
  4337d4:	ldr	x1, [sp, #24]
  4337d8:	bl	44dcd0 <warn@@Base>
  4337dc:	mov	w0, #0x0                   	// #0
  4337e0:	b	4337e8 <ferror@plt+0x2ff58>
  4337e4:	mov	w0, #0x1                   	// #1
  4337e8:	ldp	x29, x30, [sp], #64
  4337ec:	ret
  4337f0:	stp	x29, x30, [sp, #-64]!
  4337f4:	mov	x29, sp
  4337f8:	str	x0, [sp, #24]
  4337fc:	str	x1, [sp, #16]
  433800:	ldr	x0, [sp, #16]
  433804:	str	x0, [sp, #56]
  433808:	ldr	x0, [sp, #24]
  43380c:	ldr	x0, [x0, #32]
  433810:	str	x0, [sp, #48]
  433814:	ldr	x0, [sp, #24]
  433818:	ldr	x0, [x0, #48]
  43381c:	mov	x1, x0
  433820:	ldr	x0, [sp, #48]
  433824:	bl	403020 <strnlen@plt>
  433828:	add	w0, w0, #0x1
  43382c:	str	w0, [sp, #44]
  433830:	ldr	w0, [sp, #44]
  433834:	add	w0, w0, #0x3
  433838:	and	w0, w0, #0xfffffffc
  43383c:	str	w0, [sp, #44]
  433840:	ldr	w0, [sp, #44]
  433844:	add	w0, w0, #0x4
  433848:	mov	w1, w0
  43384c:	ldr	x0, [sp, #24]
  433850:	ldr	x0, [x0, #48]
  433854:	cmp	x1, x0
  433858:	b.ls	433864 <ferror@plt+0x2ffd4>  // b.plast
  43385c:	mov	x0, #0x0                   	// #0
  433860:	b	433898 <ferror@plt+0x30008>
  433864:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  433868:	add	x0, x0, #0x2f8
  43386c:	ldr	x2, [x0]
  433870:	ldr	x0, [sp, #24]
  433874:	ldr	x1, [x0, #32]
  433878:	ldr	w0, [sp, #44]
  43387c:	add	x0, x1, x0
  433880:	mov	w1, #0x4                   	// #4
  433884:	blr	x2
  433888:	mov	x1, x0
  43388c:	ldr	x0, [sp, #56]
  433890:	str	x1, [x0]
  433894:	ldr	x0, [sp, #48]
  433898:	ldp	x29, x30, [sp], #64
  43389c:	ret
  4338a0:	stp	x29, x30, [sp, #-48]!
  4338a4:	mov	x29, sp
  4338a8:	str	x0, [sp, #24]
  4338ac:	str	x1, [sp, #16]
  4338b0:	ldr	x0, [sp, #24]
  4338b4:	bl	40b148 <ferror@plt+0x78b8>
  4338b8:	str	x0, [sp, #40]
  4338bc:	ldr	x0, [sp, #40]
  4338c0:	cmp	x0, #0x0
  4338c4:	b.ne	4338d0 <ferror@plt+0x30040>  // b.any
  4338c8:	mov	w0, #0x0                   	// #0
  4338cc:	b	4338d4 <ferror@plt+0x30044>
  4338d0:	mov	w0, #0x1                   	// #1
  4338d4:	ldp	x29, x30, [sp], #48
  4338d8:	ret
  4338dc:	stp	x29, x30, [sp, #-64]!
  4338e0:	mov	x29, sp
  4338e4:	str	x0, [sp, #24]
  4338e8:	str	x1, [sp, #16]
  4338ec:	ldr	x0, [sp, #24]
  4338f0:	ldr	x0, [x0, #32]
  4338f4:	str	x0, [sp, #56]
  4338f8:	ldr	x0, [sp, #24]
  4338fc:	ldr	x0, [x0, #48]
  433900:	mov	x1, x0
  433904:	ldr	x0, [sp, #56]
  433908:	bl	403020 <strnlen@plt>
  43390c:	add	x0, x0, #0x1
  433910:	str	x0, [sp, #48]
  433914:	ldr	x0, [sp, #24]
  433918:	ldr	x0, [x0, #48]
  43391c:	ldr	x1, [sp, #48]
  433920:	cmp	x1, x0
  433924:	b.cc	433930 <ferror@plt+0x300a0>  // b.lo, b.ul, b.last
  433928:	mov	x0, #0x0                   	// #0
  43392c:	b	4339b0 <ferror@plt+0x30120>
  433930:	ldr	x0, [sp, #24]
  433934:	ldr	x1, [x0, #48]
  433938:	ldr	x0, [sp, #48]
  43393c:	sub	x0, x1, x0
  433940:	str	x0, [sp, #40]
  433944:	ldr	x0, [sp, #40]
  433948:	cmp	x0, #0x13
  43394c:	b.hi	433958 <ferror@plt+0x300c8>  // b.pmore
  433950:	mov	x0, #0x0                   	// #0
  433954:	b	4339b0 <ferror@plt+0x30120>
  433958:	mov	x1, #0x10                  	// #16
  43395c:	mov	x0, #0x1                   	// #1
  433960:	bl	4032f0 <calloc@plt>
  433964:	str	x0, [sp, #32]
  433968:	ldr	x0, [sp, #32]
  43396c:	cmp	x0, #0x0
  433970:	b.ne	43397c <ferror@plt+0x300ec>  // b.any
  433974:	mov	x0, #0x0                   	// #0
  433978:	b	4339b0 <ferror@plt+0x30120>
  43397c:	ldr	x0, [sp, #32]
  433980:	ldr	x1, [sp, #40]
  433984:	str	x1, [x0]
  433988:	ldr	x0, [sp, #24]
  43398c:	ldr	x1, [x0, #32]
  433990:	ldr	x0, [sp, #48]
  433994:	add	x1, x1, x0
  433998:	ldr	x0, [sp, #32]
  43399c:	str	x1, [x0, #8]
  4339a0:	ldr	x0, [sp, #16]
  4339a4:	ldr	x1, [sp, #32]
  4339a8:	str	x1, [x0]
  4339ac:	ldr	x0, [sp, #56]
  4339b0:	ldp	x29, x30, [sp], #64
  4339b4:	ret
  4339b8:	stp	x29, x30, [sp, #-48]!
  4339bc:	mov	x29, sp
  4339c0:	str	x0, [sp, #24]
  4339c4:	str	x1, [sp, #16]
  4339c8:	mov	x0, #0x18                  	// #24
  4339cc:	bl	403290 <xmalloc@plt>
  4339d0:	str	x0, [sp, #40]
  4339d4:	ldr	x0, [sp, #40]
  4339d8:	ldr	x1, [sp, #24]
  4339dc:	str	x1, [x0, #8]
  4339e0:	ldr	x0, [sp, #40]
  4339e4:	ldr	x1, [sp, #16]
  4339e8:	str	x1, [x0]
  4339ec:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4339f0:	add	x0, x0, #0x548
  4339f4:	ldr	x1, [x0]
  4339f8:	ldr	x0, [sp, #40]
  4339fc:	str	x1, [x0, #16]
  433a00:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  433a04:	add	x0, x0, #0x548
  433a08:	ldr	x1, [sp, #40]
  433a0c:	str	x1, [x0]
  433a10:	nop
  433a14:	ldp	x29, x30, [sp], #48
  433a18:	ret
  433a1c:	stp	x29, x30, [sp, #-112]!
  433a20:	mov	x29, sp
  433a24:	str	x0, [sp, #56]
  433a28:	str	x1, [sp, #48]
  433a2c:	str	x2, [sp, #40]
  433a30:	str	x3, [sp, #32]
  433a34:	str	x4, [sp, #24]
  433a38:	str	x5, [sp, #16]
  433a3c:	ldr	x2, [sp, #40]
  433a40:	ldr	x1, [sp, #24]
  433a44:	ldr	x0, [sp, #48]
  433a48:	blr	x2
  433a4c:	str	x0, [sp, #96]
  433a50:	ldr	x0, [sp, #96]
  433a54:	cmp	x0, #0x0
  433a58:	b.ne	433aa4 <ferror@plt+0x30214>  // b.any
  433a5c:	adrp	x0, 460000 <warn@@Base+0x12330>
  433a60:	add	x0, x0, #0x568
  433a64:	bl	403840 <gettext@plt>
  433a68:	mov	x2, x0
  433a6c:	ldr	x0, [sp, #48]
  433a70:	ldr	x0, [x0, #16]
  433a74:	cmp	x0, #0x0
  433a78:	b.eq	433a88 <ferror@plt+0x301f8>  // b.none
  433a7c:	ldr	x0, [sp, #48]
  433a80:	ldr	x0, [x0, #16]
  433a84:	b	433a90 <ferror@plt+0x30200>
  433a88:	ldr	x0, [sp, #48]
  433a8c:	ldr	x0, [x0]
  433a90:	mov	x1, x0
  433a94:	mov	x0, x2
  433a98:	bl	44dcd0 <warn@@Base>
  433a9c:	mov	x0, #0x0                   	// #0
  433aa0:	b	433f64 <ferror@plt+0x306d4>
  433aa4:	ldr	x0, [sp, #56]
  433aa8:	bl	403130 <lrealpath@plt>
  433aac:	str	x0, [sp, #88]
  433ab0:	ldr	x0, [sp, #88]
  433ab4:	bl	402fd0 <strlen@plt>
  433ab8:	str	x0, [sp, #104]
  433abc:	b	433ae8 <ferror@plt+0x30258>
  433ac0:	ldr	x0, [sp, #104]
  433ac4:	sub	x0, x0, #0x1
  433ac8:	ldr	x1, [sp, #88]
  433acc:	add	x0, x1, x0
  433ad0:	ldrb	w0, [x0]
  433ad4:	cmp	w0, #0x2f
  433ad8:	b.eq	433af8 <ferror@plt+0x30268>  // b.none
  433adc:	ldr	x0, [sp, #104]
  433ae0:	sub	x0, x0, #0x1
  433ae4:	str	x0, [sp, #104]
  433ae8:	ldr	x0, [sp, #104]
  433aec:	cmp	x0, #0x0
  433af0:	b.ne	433ac0 <ferror@plt+0x30230>  // b.any
  433af4:	b	433afc <ferror@plt+0x3026c>
  433af8:	nop
  433afc:	ldr	x1, [sp, #88]
  433b00:	ldr	x0, [sp, #104]
  433b04:	add	x0, x1, x0
  433b08:	strb	wzr, [x0]
  433b0c:	ldr	x0, [sp, #96]
  433b10:	bl	402fd0 <strlen@plt>
  433b14:	mov	x1, x0
  433b18:	ldr	x0, [sp, #104]
  433b1c:	add	x0, x1, x0
  433b20:	add	x0, x0, #0x33
  433b24:	bl	4031c0 <malloc@plt>
  433b28:	str	x0, [sp, #80]
  433b2c:	ldr	x0, [sp, #80]
  433b30:	cmp	x0, #0x0
  433b34:	b.ne	433b58 <ferror@plt+0x302c8>  // b.any
  433b38:	adrp	x0, 460000 <warn@@Base+0x12330>
  433b3c:	add	x0, x0, #0x588
  433b40:	bl	403840 <gettext@plt>
  433b44:	bl	44dcd0 <warn@@Base>
  433b48:	ldr	x0, [sp, #88]
  433b4c:	bl	403510 <free@plt>
  433b50:	mov	x0, #0x0                   	// #0
  433b54:	b	433f64 <ferror@plt+0x306d4>
  433b58:	ldr	x2, [sp, #96]
  433b5c:	adrp	x0, 457000 <warn@@Base+0x9330>
  433b60:	add	x1, x0, #0x410
  433b64:	ldr	x0, [sp, #80]
  433b68:	bl	403090 <sprintf@plt>
  433b6c:	ldr	x2, [sp, #32]
  433b70:	ldr	x1, [sp, #24]
  433b74:	ldr	x0, [sp, #80]
  433b78:	blr	x2
  433b7c:	cmp	w0, #0x0
  433b80:	b.ne	433ebc <ferror@plt+0x3062c>  // b.any
  433b84:	ldr	x2, [sp, #96]
  433b88:	adrp	x0, 460000 <warn@@Base+0x12330>
  433b8c:	add	x1, x0, #0x598
  433b90:	ldr	x0, [sp, #80]
  433b94:	bl	403090 <sprintf@plt>
  433b98:	ldr	x2, [sp, #32]
  433b9c:	ldr	x1, [sp, #24]
  433ba0:	ldr	x0, [sp, #80]
  433ba4:	blr	x2
  433ba8:	cmp	w0, #0x0
  433bac:	b.ne	433ec4 <ferror@plt+0x30634>  // b.any
  433bb0:	ldr	x3, [sp, #96]
  433bb4:	ldr	x2, [sp, #88]
  433bb8:	adrp	x0, 459000 <warn@@Base+0xb330>
  433bbc:	add	x1, x0, #0xcd0
  433bc0:	ldr	x0, [sp, #80]
  433bc4:	bl	403090 <sprintf@plt>
  433bc8:	ldr	x2, [sp, #32]
  433bcc:	ldr	x1, [sp, #24]
  433bd0:	ldr	x0, [sp, #80]
  433bd4:	blr	x2
  433bd8:	cmp	w0, #0x0
  433bdc:	b.ne	433ecc <ferror@plt+0x3063c>  // b.any
  433be0:	ldr	x3, [sp, #96]
  433be4:	ldr	x2, [sp, #88]
  433be8:	adrp	x0, 460000 <warn@@Base+0x12330>
  433bec:	add	x1, x0, #0x5a8
  433bf0:	ldr	x0, [sp, #80]
  433bf4:	bl	403090 <sprintf@plt>
  433bf8:	ldr	x2, [sp, #32]
  433bfc:	ldr	x1, [sp, #24]
  433c00:	ldr	x0, [sp, #80]
  433c04:	blr	x2
  433c08:	cmp	w0, #0x0
  433c0c:	b.ne	433ed4 <ferror@plt+0x30644>  // b.any
  433c10:	ldr	x3, [sp, #96]
  433c14:	adrp	x0, 460000 <warn@@Base+0x12330>
  433c18:	add	x2, x0, #0x5b8
  433c1c:	adrp	x0, 460000 <warn@@Base+0x12330>
  433c20:	add	x1, x0, #0x5c8
  433c24:	ldr	x0, [sp, #80]
  433c28:	bl	403090 <sprintf@plt>
  433c2c:	ldr	x2, [sp, #32]
  433c30:	ldr	x1, [sp, #24]
  433c34:	ldr	x0, [sp, #80]
  433c38:	blr	x2
  433c3c:	cmp	w0, #0x0
  433c40:	b.ne	433edc <ferror@plt+0x3064c>  // b.any
  433c44:	ldr	x4, [sp, #96]
  433c48:	ldr	x3, [sp, #88]
  433c4c:	adrp	x0, 460000 <warn@@Base+0x12330>
  433c50:	add	x2, x0, #0x5b8
  433c54:	adrp	x0, 460000 <warn@@Base+0x12330>
  433c58:	add	x1, x0, #0x5d0
  433c5c:	ldr	x0, [sp, #80]
  433c60:	bl	403090 <sprintf@plt>
  433c64:	ldr	x2, [sp, #32]
  433c68:	ldr	x1, [sp, #24]
  433c6c:	ldr	x0, [sp, #80]
  433c70:	blr	x2
  433c74:	cmp	w0, #0x0
  433c78:	b.ne	433ee4 <ferror@plt+0x30654>  // b.any
  433c7c:	ldr	x3, [sp, #96]
  433c80:	adrp	x0, 460000 <warn@@Base+0x12330>
  433c84:	add	x2, x0, #0x5e0
  433c88:	adrp	x0, 460000 <warn@@Base+0x12330>
  433c8c:	add	x1, x0, #0x5c8
  433c90:	ldr	x0, [sp, #80]
  433c94:	bl	403090 <sprintf@plt>
  433c98:	ldr	x2, [sp, #32]
  433c9c:	ldr	x1, [sp, #24]
  433ca0:	ldr	x0, [sp, #80]
  433ca4:	blr	x2
  433ca8:	cmp	w0, #0x0
  433cac:	b.ne	433eec <ferror@plt+0x3065c>  // b.any
  433cb0:	ldr	x2, [sp, #80]
  433cb4:	adrp	x0, 460000 <warn@@Base+0x12330>
  433cb8:	add	x1, x0, #0x5f8
  433cbc:	mov	x0, x2
  433cc0:	ldr	x2, [x1]
  433cc4:	str	x2, [x0]
  433cc8:	ldur	w1, [x1, #7]
  433ccc:	stur	w1, [x0, #7]
  433cd0:	mov	x0, #0x9                   	// #9
  433cd4:	str	x0, [sp, #72]
  433cd8:	ldr	x0, [sp, #72]
  433cdc:	cmp	x0, #0x0
  433ce0:	b.eq	433d1c <ferror@plt+0x3048c>  // b.none
  433ce4:	adrp	x0, 460000 <warn@@Base+0x12330>
  433ce8:	add	x1, x0, #0x5f8
  433cec:	ldr	x0, [sp, #72]
  433cf0:	add	x0, x1, x0
  433cf4:	ldrb	w0, [x0]
  433cf8:	cmp	w0, #0x2f
  433cfc:	b.eq	433d1c <ferror@plt+0x3048c>  // b.none
  433d00:	ldr	x0, [sp, #80]
  433d04:	bl	402fd0 <strlen@plt>
  433d08:	mov	x1, x0
  433d0c:	ldr	x0, [sp, #80]
  433d10:	add	x0, x0, x1
  433d14:	mov	w1, #0x2f                  	// #47
  433d18:	strh	w1, [x0]
  433d1c:	ldr	x1, [sp, #96]
  433d20:	ldr	x0, [sp, #80]
  433d24:	bl	403260 <strcat@plt>
  433d28:	ldr	x2, [sp, #32]
  433d2c:	ldr	x1, [sp, #24]
  433d30:	ldr	x0, [sp, #80]
  433d34:	blr	x2
  433d38:	cmp	w0, #0x0
  433d3c:	b.ne	433ef4 <ferror@plt+0x30664>  // b.any
  433d40:	adrp	x0, 460000 <warn@@Base+0x12330>
  433d44:	add	x0, x0, #0x608
  433d48:	bl	403840 <gettext@plt>
  433d4c:	ldr	x1, [sp, #96]
  433d50:	bl	44dcd0 <warn@@Base>
  433d54:	adrp	x0, 460000 <warn@@Base+0x12330>
  433d58:	add	x0, x0, #0x638
  433d5c:	bl	403840 <gettext@plt>
  433d60:	ldr	x1, [sp, #80]
  433d64:	bl	44dcd0 <warn@@Base>
  433d68:	ldr	x3, [sp, #96]
  433d6c:	adrp	x0, 460000 <warn@@Base+0x12330>
  433d70:	add	x2, x0, #0x5e0
  433d74:	adrp	x0, 460000 <warn@@Base+0x12330>
  433d78:	add	x1, x0, #0x5c8
  433d7c:	ldr	x0, [sp, #80]
  433d80:	bl	403090 <sprintf@plt>
  433d84:	adrp	x0, 460000 <warn@@Base+0x12330>
  433d88:	add	x0, x0, #0x638
  433d8c:	bl	403840 <gettext@plt>
  433d90:	ldr	x1, [sp, #80]
  433d94:	bl	44dcd0 <warn@@Base>
  433d98:	ldr	x4, [sp, #96]
  433d9c:	ldr	x3, [sp, #88]
  433da0:	adrp	x0, 460000 <warn@@Base+0x12330>
  433da4:	add	x2, x0, #0x5b8
  433da8:	adrp	x0, 460000 <warn@@Base+0x12330>
  433dac:	add	x1, x0, #0x5d0
  433db0:	ldr	x0, [sp, #80]
  433db4:	bl	403090 <sprintf@plt>
  433db8:	adrp	x0, 460000 <warn@@Base+0x12330>
  433dbc:	add	x0, x0, #0x638
  433dc0:	bl	403840 <gettext@plt>
  433dc4:	ldr	x1, [sp, #80]
  433dc8:	bl	44dcd0 <warn@@Base>
  433dcc:	ldr	x3, [sp, #96]
  433dd0:	adrp	x0, 460000 <warn@@Base+0x12330>
  433dd4:	add	x2, x0, #0x5b8
  433dd8:	adrp	x0, 460000 <warn@@Base+0x12330>
  433ddc:	add	x1, x0, #0x5c8
  433de0:	ldr	x0, [sp, #80]
  433de4:	bl	403090 <sprintf@plt>
  433de8:	adrp	x0, 460000 <warn@@Base+0x12330>
  433dec:	add	x0, x0, #0x638
  433df0:	bl	403840 <gettext@plt>
  433df4:	ldr	x1, [sp, #80]
  433df8:	bl	44dcd0 <warn@@Base>
  433dfc:	ldr	x3, [sp, #96]
  433e00:	ldr	x2, [sp, #88]
  433e04:	adrp	x0, 460000 <warn@@Base+0x12330>
  433e08:	add	x1, x0, #0x5a8
  433e0c:	ldr	x0, [sp, #80]
  433e10:	bl	403090 <sprintf@plt>
  433e14:	adrp	x0, 460000 <warn@@Base+0x12330>
  433e18:	add	x0, x0, #0x638
  433e1c:	bl	403840 <gettext@plt>
  433e20:	ldr	x1, [sp, #80]
  433e24:	bl	44dcd0 <warn@@Base>
  433e28:	ldr	x3, [sp, #96]
  433e2c:	ldr	x2, [sp, #88]
  433e30:	adrp	x0, 459000 <warn@@Base+0xb330>
  433e34:	add	x1, x0, #0xcd0
  433e38:	ldr	x0, [sp, #80]
  433e3c:	bl	403090 <sprintf@plt>
  433e40:	adrp	x0, 460000 <warn@@Base+0x12330>
  433e44:	add	x0, x0, #0x638
  433e48:	bl	403840 <gettext@plt>
  433e4c:	ldr	x1, [sp, #80]
  433e50:	bl	44dcd0 <warn@@Base>
  433e54:	ldr	x2, [sp, #96]
  433e58:	adrp	x0, 460000 <warn@@Base+0x12330>
  433e5c:	add	x1, x0, #0x598
  433e60:	ldr	x0, [sp, #80]
  433e64:	bl	403090 <sprintf@plt>
  433e68:	adrp	x0, 460000 <warn@@Base+0x12330>
  433e6c:	add	x0, x0, #0x638
  433e70:	bl	403840 <gettext@plt>
  433e74:	ldr	x1, [sp, #80]
  433e78:	bl	44dcd0 <warn@@Base>
  433e7c:	ldr	x2, [sp, #96]
  433e80:	adrp	x0, 457000 <warn@@Base+0x9330>
  433e84:	add	x1, x0, #0x410
  433e88:	ldr	x0, [sp, #80]
  433e8c:	bl	403090 <sprintf@plt>
  433e90:	adrp	x0, 460000 <warn@@Base+0x12330>
  433e94:	add	x0, x0, #0x638
  433e98:	bl	403840 <gettext@plt>
  433e9c:	ldr	x1, [sp, #80]
  433ea0:	bl	44dcd0 <warn@@Base>
  433ea4:	ldr	x0, [sp, #88]
  433ea8:	bl	403510 <free@plt>
  433eac:	ldr	x0, [sp, #80]
  433eb0:	bl	403510 <free@plt>
  433eb4:	mov	x0, #0x0                   	// #0
  433eb8:	b	433f64 <ferror@plt+0x306d4>
  433ebc:	nop
  433ec0:	b	433ef8 <ferror@plt+0x30668>
  433ec4:	nop
  433ec8:	b	433ef8 <ferror@plt+0x30668>
  433ecc:	nop
  433ed0:	b	433ef8 <ferror@plt+0x30668>
  433ed4:	nop
  433ed8:	b	433ef8 <ferror@plt+0x30668>
  433edc:	nop
  433ee0:	b	433ef8 <ferror@plt+0x30668>
  433ee4:	nop
  433ee8:	b	433ef8 <ferror@plt+0x30668>
  433eec:	nop
  433ef0:	b	433ef8 <ferror@plt+0x30668>
  433ef4:	nop
  433ef8:	ldr	x0, [sp, #88]
  433efc:	bl	403510 <free@plt>
  433f00:	ldr	x0, [sp, #80]
  433f04:	bl	40b148 <ferror@plt+0x78b8>
  433f08:	str	x0, [sp, #64]
  433f0c:	ldr	x0, [sp, #64]
  433f10:	cmp	x0, #0x0
  433f14:	b.ne	433f3c <ferror@plt+0x306ac>  // b.any
  433f18:	adrp	x0, 460000 <warn@@Base+0x12330>
  433f1c:	add	x0, x0, #0x648
  433f20:	bl	403840 <gettext@plt>
  433f24:	ldr	x1, [sp, #80]
  433f28:	bl	44dcd0 <warn@@Base>
  433f2c:	ldr	x0, [sp, #80]
  433f30:	bl	403510 <free@plt>
  433f34:	mov	x0, #0x0                   	// #0
  433f38:	b	433f64 <ferror@plt+0x306d4>
  433f3c:	adrp	x0, 460000 <warn@@Base+0x12330>
  433f40:	add	x0, x0, #0x670
  433f44:	bl	403840 <gettext@plt>
  433f48:	ldr	x2, [sp, #80]
  433f4c:	ldr	x1, [sp, #56]
  433f50:	bl	403780 <printf@plt>
  433f54:	ldr	x1, [sp, #64]
  433f58:	ldr	x0, [sp, #80]
  433f5c:	bl	4339b8 <ferror@plt+0x30128>
  433f60:	ldr	x0, [sp, #64]
  433f64:	ldp	x29, x30, [sp], #112
  433f68:	ret
  433f6c:	stp	x29, x30, [sp, #-64]!
  433f70:	mov	x29, sp
  433f74:	str	x0, [sp, #40]
  433f78:	str	x1, [sp, #32]
  433f7c:	str	x2, [sp, #24]
  433f80:	str	x3, [sp, #16]
  433f84:	mov	x3, #0x0                   	// #0
  433f88:	ldr	x2, [sp, #32]
  433f8c:	adrp	x0, 459000 <warn@@Base+0xb330>
  433f90:	add	x1, x0, #0xde0
  433f94:	ldr	x0, [sp, #24]
  433f98:	bl	403200 <concat@plt>
  433f9c:	str	x0, [sp, #56]
  433fa0:	ldr	x0, [sp, #56]
  433fa4:	cmp	x0, #0x0
  433fa8:	b.ne	433fc4 <ferror@plt+0x30734>  // b.any
  433fac:	adrp	x0, 460000 <warn@@Base+0x12330>
  433fb0:	add	x0, x0, #0x6a0
  433fb4:	bl	403840 <gettext@plt>
  433fb8:	bl	44dcd0 <warn@@Base>
  433fbc:	mov	x0, #0x0                   	// #0
  433fc0:	b	434028 <ferror@plt+0x30798>
  433fc4:	ldr	x0, [sp, #56]
  433fc8:	bl	40b148 <ferror@plt+0x78b8>
  433fcc:	str	x0, [sp, #48]
  433fd0:	ldr	x0, [sp, #48]
  433fd4:	cmp	x0, #0x0
  433fd8:	b.ne	434000 <ferror@plt+0x30770>  // b.any
  433fdc:	adrp	x0, 460000 <warn@@Base+0x12330>
  433fe0:	add	x0, x0, #0x6c8
  433fe4:	bl	403840 <gettext@plt>
  433fe8:	ldr	x1, [sp, #56]
  433fec:	bl	44dcd0 <warn@@Base>
  433ff0:	ldr	x0, [sp, #56]
  433ff4:	bl	403510 <free@plt>
  433ff8:	mov	x0, #0x0                   	// #0
  433ffc:	b	434028 <ferror@plt+0x30798>
  434000:	adrp	x0, 460000 <warn@@Base+0x12330>
  434004:	add	x0, x0, #0x6e8
  434008:	bl	403840 <gettext@plt>
  43400c:	ldr	x2, [sp, #56]
  434010:	ldr	x1, [sp, #40]
  434014:	bl	403780 <printf@plt>
  434018:	ldr	x1, [sp, #48]
  43401c:	ldr	x0, [sp, #56]
  434020:	bl	4339b8 <ferror@plt+0x30128>
  434024:	ldr	x0, [sp, #48]
  434028:	ldp	x29, x30, [sp], #64
  43402c:	ret
  434030:	stp	x29, x30, [sp, #-96]!
  434034:	mov	x29, sp
  434038:	str	x19, [sp, #16]
  43403c:	str	x0, [sp, #40]
  434040:	str	x1, [sp, #32]
  434044:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  434048:	add	x0, x0, #0x2ac
  43404c:	ldr	w0, [x0]
  434050:	cmp	w0, #0x0
  434054:	b.ne	434074 <ferror@plt+0x307e4>  // b.any
  434058:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  43405c:	add	x0, x0, #0x2dc
  434060:	ldr	w0, [x0]
  434064:	cmp	w0, #0x0
  434068:	b.ne	434074 <ferror@plt+0x307e4>  // b.any
  43406c:	mov	w0, #0x0                   	// #0
  434070:	b	43436c <ferror@plt+0x30adc>
  434074:	ldr	x1, [sp, #40]
  434078:	mov	w0, #0xa                   	// #10
  43407c:	bl	40af34 <ferror@plt+0x76a4>
  434080:	cmp	w0, #0x0
  434084:	b.eq	4342a4 <ferror@plt+0x30a14>  // b.none
  434088:	ldr	x1, [sp, #40]
  43408c:	mov	w0, #0x0                   	// #0
  434090:	bl	40af34 <ferror@plt+0x76a4>
  434094:	cmp	w0, #0x0
  434098:	b.eq	4342a4 <ferror@plt+0x30a14>  // b.none
  43409c:	ldr	x1, [sp, #40]
  4340a0:	mov	w0, #0x3                   	// #3
  4340a4:	bl	40af34 <ferror@plt+0x76a4>
  4340a8:	cmp	w0, #0x0
  4340ac:	b.eq	4342a4 <ferror@plt+0x30a14>  // b.none
  4340b0:	bl	413da4 <ferror@plt+0x10514>
  4340b4:	mov	w4, #0x0                   	// #0
  4340b8:	mov	w3, #0x1                   	// #1
  4340bc:	mov	w2, #0x0                   	// #0
  4340c0:	ldr	x1, [sp, #40]
  4340c4:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  4340c8:	add	x0, x0, #0xd40
  4340cc:	bl	4182c4 <ferror@plt+0x14a34>
  4340d0:	cmp	w0, #0x0
  4340d4:	b.eq	4342a4 <ferror@plt+0x30a14>  // b.none
  4340d8:	str	wzr, [sp, #92]
  4340dc:	str	xzr, [sp, #72]
  4340e0:	str	xzr, [sp, #64]
  4340e4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4340e8:	add	x0, x0, #0x570
  4340ec:	ldr	x0, [x0]
  4340f0:	str	x0, [sp, #80]
  4340f4:	b	434298 <ferror@plt+0x30a08>
  4340f8:	ldr	x0, [sp, #80]
  4340fc:	ldr	w0, [x0]
  434100:	cmp	w0, #0x2
  434104:	b.eq	434264 <ferror@plt+0x309d4>  // b.none
  434108:	cmp	w0, #0x2
  43410c:	b.hi	434274 <ferror@plt+0x309e4>  // b.pmore
  434110:	cmp	w0, #0x0
  434114:	b.eq	434124 <ferror@plt+0x30894>  // b.none
  434118:	cmp	w0, #0x1
  43411c:	b.eq	434254 <ferror@plt+0x309c4>  // b.none
  434120:	b	434274 <ferror@plt+0x309e4>
  434124:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  434128:	add	x0, x0, #0x2dc
  43412c:	ldr	w0, [x0]
  434130:	cmp	w0, #0x0
  434134:	b.eq	434220 <ferror@plt+0x30990>  // b.none
  434138:	ldr	w0, [sp, #92]
  43413c:	cmp	w0, #0x0
  434140:	b.ne	434174 <ferror@plt+0x308e4>  // b.any
  434144:	adrp	x0, 460000 <warn@@Base+0x12330>
  434148:	add	x0, x0, #0x718
  43414c:	bl	403840 <gettext@plt>
  434150:	mov	x2, x0
  434154:	adrp	x0, 47f000 <memcpy@GLIBC_2.17>
  434158:	add	x0, x0, #0xbf0
  43415c:	ldr	x0, [x0, #336]
  434160:	mov	x1, x0
  434164:	mov	x0, x2
  434168:	bl	403780 <printf@plt>
  43416c:	mov	w0, #0x1                   	// #1
  434170:	str	w0, [sp, #92]
  434174:	adrp	x0, 460000 <warn@@Base+0x12330>
  434178:	add	x0, x0, #0x750
  43417c:	bl	403840 <gettext@plt>
  434180:	mov	x2, x0
  434184:	ldr	x0, [sp, #80]
  434188:	ldr	x0, [x0, #8]
  43418c:	mov	x1, x0
  434190:	mov	x0, x2
  434194:	bl	403780 <printf@plt>
  434198:	adrp	x0, 460000 <warn@@Base+0x12330>
  43419c:	add	x0, x0, #0x768
  4341a0:	bl	403840 <gettext@plt>
  4341a4:	mov	x19, x0
  4341a8:	ldr	x0, [sp, #72]
  4341ac:	cmp	x0, #0x0
  4341b0:	b.ne	4341c4 <ferror@plt+0x30934>  // b.any
  4341b4:	adrp	x0, 460000 <warn@@Base+0x12330>
  4341b8:	add	x0, x0, #0x780
  4341bc:	bl	403840 <gettext@plt>
  4341c0:	b	4341c8 <ferror@plt+0x30938>
  4341c4:	ldr	x0, [sp, #72]
  4341c8:	mov	x1, x0
  4341cc:	mov	x0, x19
  4341d0:	bl	403780 <printf@plt>
  4341d4:	ldr	x0, [sp, #64]
  4341d8:	cmp	x0, #0x0
  4341dc:	b.eq	434204 <ferror@plt+0x30974>  // b.none
  4341e0:	adrp	x0, 460000 <warn@@Base+0x12330>
  4341e4:	add	x0, x0, #0x790
  4341e8:	bl	403840 <gettext@plt>
  4341ec:	bl	403780 <printf@plt>
  4341f0:	sxtw	x0, w0
  4341f4:	mov	x2, #0x8                   	// #8
  4341f8:	ldr	x1, [sp, #64]
  4341fc:	bl	42a948 <ferror@plt+0x270b8>
  434200:	b	434214 <ferror@plt+0x30984>
  434204:	adrp	x0, 460000 <warn@@Base+0x12330>
  434208:	add	x0, x0, #0x7a0
  43420c:	bl	403840 <gettext@plt>
  434210:	bl	403780 <printf@plt>
  434214:	adrp	x0, 459000 <warn@@Base+0xb330>
  434218:	add	x0, x0, #0xcc8
  43421c:	bl	403450 <puts@plt>
  434220:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  434224:	add	x0, x0, #0x2ac
  434228:	ldr	w0, [x0]
  43422c:	cmp	w0, #0x0
  434230:	b.eq	434288 <ferror@plt+0x309f8>  // b.none
  434234:	ldr	x0, [sp, #80]
  434238:	ldr	x0, [x0, #8]
  43423c:	ldr	x3, [sp, #64]
  434240:	ldr	x2, [sp, #72]
  434244:	mov	x1, x0
  434248:	ldr	x0, [sp, #32]
  43424c:	bl	433f6c <ferror@plt+0x306dc>
  434250:	b	434288 <ferror@plt+0x309f8>
  434254:	ldr	x0, [sp, #80]
  434258:	ldr	x0, [x0, #8]
  43425c:	str	x0, [sp, #72]
  434260:	b	43428c <ferror@plt+0x309fc>
  434264:	ldr	x0, [sp, #80]
  434268:	ldr	x0, [x0, #8]
  43426c:	str	x0, [sp, #64]
  434270:	b	43428c <ferror@plt+0x309fc>
  434274:	adrp	x0, 460000 <warn@@Base+0x12330>
  434278:	add	x0, x0, #0x7b8
  43427c:	bl	403840 <gettext@plt>
  434280:	bl	44dbd0 <error@@Base>
  434284:	b	43428c <ferror@plt+0x309fc>
  434288:	nop
  43428c:	ldr	x0, [sp, #80]
  434290:	ldr	x0, [x0, #16]
  434294:	str	x0, [sp, #80]
  434298:	ldr	x0, [sp, #80]
  43429c:	cmp	x0, #0x0
  4342a0:	b.ne	4340f8 <ferror@plt+0x30868>  // b.any
  4342a4:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4342a8:	add	x0, x0, #0x2ac
  4342ac:	ldr	w0, [x0]
  4342b0:	cmp	w0, #0x0
  4342b4:	b.ne	4342c0 <ferror@plt+0x30a30>  // b.any
  4342b8:	mov	w0, #0x0                   	// #0
  4342bc:	b	43436c <ferror@plt+0x30adc>
  4342c0:	ldr	x1, [sp, #40]
  4342c4:	mov	w0, #0x29                  	// #41
  4342c8:	bl	40af34 <ferror@plt+0x76a4>
  4342cc:	cmp	w0, #0x0
  4342d0:	b.eq	434300 <ferror@plt+0x30a70>  // b.none
  4342d4:	add	x0, sp, #0x38
  4342d8:	ldr	x5, [sp, #40]
  4342dc:	mov	x4, x0
  4342e0:	adrp	x0, 433000 <ferror@plt+0x2f770>
  4342e4:	add	x3, x0, #0x8a0
  4342e8:	adrp	x0, 433000 <ferror@plt+0x2f770>
  4342ec:	add	x2, x0, #0x8dc
  4342f0:	adrp	x0, 480000 <_sch_istable+0x1478>
  4342f4:	add	x1, x0, #0xde0
  4342f8:	ldr	x0, [sp, #32]
  4342fc:	bl	433a1c <ferror@plt+0x3018c>
  434300:	ldr	x1, [sp, #40]
  434304:	mov	w0, #0x28                  	// #40
  434308:	bl	40af34 <ferror@plt+0x76a4>
  43430c:	cmp	w0, #0x0
  434310:	b.eq	434340 <ferror@plt+0x30ab0>  // b.none
  434314:	add	x0, sp, #0x30
  434318:	ldr	x5, [sp, #40]
  43431c:	mov	x4, x0
  434320:	adrp	x0, 433000 <ferror@plt+0x2f770>
  434324:	add	x3, x0, #0x6ec
  434328:	adrp	x0, 433000 <ferror@plt+0x2f770>
  43432c:	add	x2, x0, #0x7f0
  434330:	adrp	x0, 480000 <_sch_istable+0x1478>
  434334:	add	x1, x0, #0xd70
  434338:	ldr	x0, [sp, #32]
  43433c:	bl	433a1c <ferror@plt+0x3018c>
  434340:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  434344:	add	x0, x0, #0x548
  434348:	ldr	x0, [x0]
  43434c:	cmp	x0, #0x0
  434350:	b.eq	43435c <ferror@plt+0x30acc>  // b.none
  434354:	mov	w0, #0x1                   	// #1
  434358:	b	43436c <ferror@plt+0x30adc>
  43435c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  434360:	add	x0, x0, #0x2ac
  434364:	str	wzr, [x0]
  434368:	mov	w0, #0x0                   	// #0
  43436c:	ldr	x19, [sp, #16]
  434370:	ldp	x29, x30, [sp], #96
  434374:	ret
  434378:	stp	x29, x30, [sp, #-48]!
  43437c:	mov	x29, sp
  434380:	bl	410980 <ferror@plt+0xd0f0>
  434384:	str	wzr, [sp, #44]
  434388:	b	4343a0 <ferror@plt+0x30b10>
  43438c:	ldr	w0, [sp, #44]
  434390:	bl	40b04c <ferror@plt+0x77bc>
  434394:	ldr	w0, [sp, #44]
  434398:	add	w0, w0, #0x1
  43439c:	str	w0, [sp, #44]
  4343a0:	ldr	w0, [sp, #44]
  4343a4:	cmp	w0, #0x2a
  4343a8:	b.ls	43438c <ferror@plt+0x30afc>  // b.plast
  4343ac:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4343b0:	add	x0, x0, #0x568
  4343b4:	ldr	x0, [x0]
  4343b8:	cmp	x0, #0x0
  4343bc:	b.eq	43454c <ferror@plt+0x30cbc>  // b.none
  4343c0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4343c4:	add	x0, x0, #0x55c
  4343c8:	ldr	w0, [x0]
  4343cc:	cmn	w0, #0x1
  4343d0:	b.eq	43450c <ferror@plt+0x30c7c>  // b.none
  4343d4:	str	wzr, [sp, #44]
  4343d8:	b	4344f4 <ferror@plt+0x30c64>
  4343dc:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4343e0:	add	x0, x0, #0x568
  4343e4:	ldr	x2, [x0]
  4343e8:	ldr	w1, [sp, #44]
  4343ec:	mov	x0, x1
  4343f0:	lsl	x0, x0, #1
  4343f4:	add	x0, x0, x1
  4343f8:	lsl	x0, x0, #2
  4343fc:	add	x0, x0, x1
  434400:	lsl	x0, x0, #3
  434404:	add	x0, x2, x0
  434408:	ldr	w0, [x0, #76]
  43440c:	cmp	w0, #0x0
  434410:	b.ne	43447c <ferror@plt+0x30bec>  // b.any
  434414:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  434418:	add	x0, x0, #0x568
  43441c:	ldr	x2, [x0]
  434420:	ldr	w1, [sp, #44]
  434424:	mov	x0, x1
  434428:	lsl	x0, x0, #1
  43442c:	add	x0, x0, x1
  434430:	lsl	x0, x0, #2
  434434:	add	x0, x0, x1
  434438:	lsl	x0, x0, #3
  43443c:	add	x0, x2, x0
  434440:	ldr	x0, [x0, #48]
  434444:	bl	403510 <free@plt>
  434448:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  43444c:	add	x0, x0, #0x568
  434450:	ldr	x2, [x0]
  434454:	ldr	w1, [sp, #44]
  434458:	mov	x0, x1
  43445c:	lsl	x0, x0, #1
  434460:	add	x0, x0, x1
  434464:	lsl	x0, x0, #2
  434468:	add	x0, x0, x1
  43446c:	lsl	x0, x0, #3
  434470:	add	x0, x2, x0
  434474:	ldr	x0, [x0, #64]
  434478:	bl	403510 <free@plt>
  43447c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  434480:	add	x0, x0, #0x568
  434484:	ldr	x2, [x0]
  434488:	ldr	w1, [sp, #44]
  43448c:	mov	x0, x1
  434490:	lsl	x0, x0, #1
  434494:	add	x0, x0, x1
  434498:	lsl	x0, x0, #2
  43449c:	add	x0, x0, x1
  4344a0:	lsl	x0, x0, #3
  4344a4:	add	x0, x2, x0
  4344a8:	ldr	w0, [x0, #100]
  4344ac:	cmp	w0, #0x0
  4344b0:	b.ne	4344e8 <ferror@plt+0x30c58>  // b.any
  4344b4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4344b8:	add	x0, x0, #0x568
  4344bc:	ldr	x2, [x0]
  4344c0:	ldr	w1, [sp, #44]
  4344c4:	mov	x0, x1
  4344c8:	lsl	x0, x0, #1
  4344cc:	add	x0, x0, x1
  4344d0:	lsl	x0, x0, #2
  4344d4:	add	x0, x0, x1
  4344d8:	lsl	x0, x0, #3
  4344dc:	add	x0, x2, x0
  4344e0:	ldr	x0, [x0, #88]
  4344e4:	bl	403510 <free@plt>
  4344e8:	ldr	w0, [sp, #44]
  4344ec:	add	w0, w0, #0x1
  4344f0:	str	w0, [sp, #44]
  4344f4:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4344f8:	add	x0, x0, #0x55c
  4344fc:	ldr	w0, [x0]
  434500:	ldr	w1, [sp, #44]
  434504:	cmp	w1, w0
  434508:	b.cc	4343dc <ferror@plt+0x30b4c>  // b.lo, b.ul, b.last
  43450c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  434510:	add	x0, x0, #0x568
  434514:	ldr	x0, [x0]
  434518:	bl	403510 <free@plt>
  43451c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  434520:	add	x0, x0, #0x568
  434524:	str	xzr, [x0]
  434528:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  43452c:	add	x0, x0, #0x55c
  434530:	str	wzr, [x0]
  434534:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  434538:	add	x0, x0, #0x55c
  43453c:	ldr	w1, [x0]
  434540:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  434544:	add	x0, x0, #0x560
  434548:	str	w1, [x0]
  43454c:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  434550:	add	x0, x0, #0x548
  434554:	ldr	x0, [x0]
  434558:	str	x0, [sp, #32]
  43455c:	b	434594 <ferror@plt+0x30d04>
  434560:	ldr	x0, [sp, #32]
  434564:	ldr	x0, [x0]
  434568:	bl	40b120 <ferror@plt+0x7890>
  43456c:	ldr	x0, [sp, #32]
  434570:	ldr	x0, [x0, #8]
  434574:	bl	403510 <free@plt>
  434578:	ldr	x0, [sp, #32]
  43457c:	ldr	x0, [x0, #16]
  434580:	str	x0, [sp, #24]
  434584:	ldr	x0, [sp, #32]
  434588:	bl	403510 <free@plt>
  43458c:	ldr	x0, [sp, #24]
  434590:	str	x0, [sp, #32]
  434594:	ldr	x0, [sp, #32]
  434598:	cmp	x0, #0x0
  43459c:	b.ne	434560 <ferror@plt+0x30cd0>  // b.any
  4345a0:	adrp	x0, 481000 <_bfd_std_section+0xd8>
  4345a4:	add	x0, x0, #0x548
  4345a8:	str	xzr, [x0]
  4345ac:	bl	413da4 <ferror@plt+0x10514>
  4345b0:	nop
  4345b4:	ldp	x29, x30, [sp], #48
  4345b8:	ret
  4345bc:	stp	x29, x30, [sp, #-64]!
  4345c0:	mov	x29, sp
  4345c4:	str	x0, [sp, #24]
  4345c8:	ldr	x0, [sp, #24]
  4345cc:	str	x0, [sp, #56]
  4345d0:	b	434718 <ferror@plt+0x30e88>
  4345d4:	adrp	x0, 461000 <warn@@Base+0x13330>
  4345d8:	add	x0, x0, #0x800
  4345dc:	str	x0, [sp, #48]
  4345e0:	b	4346ac <ferror@plt+0x30e1c>
  4345e4:	ldr	x0, [sp, #48]
  4345e8:	ldr	x0, [x0]
  4345ec:	bl	402fd0 <strlen@plt>
  4345f0:	str	x0, [sp, #40]
  4345f4:	ldr	x0, [sp, #48]
  4345f8:	ldr	x0, [x0]
  4345fc:	ldr	x2, [sp, #40]
  434600:	mov	x1, x0
  434604:	ldr	x0, [sp, #56]
  434608:	bl	403210 <strncmp@plt>
  43460c:	cmp	w0, #0x0
  434610:	b.ne	4346a0 <ferror@plt+0x30e10>  // b.any
  434614:	ldr	x1, [sp, #56]
  434618:	ldr	x0, [sp, #40]
  43461c:	add	x0, x1, x0
  434620:	ldrb	w0, [x0]
  434624:	cmp	w0, #0x2c
  434628:	b.eq	434644 <ferror@plt+0x30db4>  // b.none
  43462c:	ldr	x1, [sp, #56]
  434630:	ldr	x0, [sp, #40]
  434634:	add	x0, x1, x0
  434638:	ldrb	w0, [x0]
  43463c:	cmp	w0, #0x0
  434640:	b.ne	4346a0 <ferror@plt+0x30e10>  // b.any
  434644:	ldr	x0, [sp, #48]
  434648:	ldr	x0, [x0, #8]
  43464c:	ldr	w2, [x0]
  434650:	ldr	x0, [sp, #48]
  434654:	ldr	w1, [x0, #16]
  434658:	ldr	x0, [sp, #48]
  43465c:	ldr	x0, [x0, #8]
  434660:	orr	w1, w2, w1
  434664:	str	w1, [x0]
  434668:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  43466c:	add	x0, x0, #0x2d8
  434670:	ldr	w0, [x0]
  434674:	cmp	w0, #0x0
  434678:	b.eq	43468c <ferror@plt+0x30dfc>  // b.none
  43467c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  434680:	add	x0, x0, #0x29c
  434684:	mov	w1, #0x1                   	// #1
  434688:	str	w1, [x0]
  43468c:	ldr	x1, [sp, #56]
  434690:	ldr	x0, [sp, #40]
  434694:	add	x0, x1, x0
  434698:	str	x0, [sp, #56]
  43469c:	b	4346bc <ferror@plt+0x30e2c>
  4346a0:	ldr	x0, [sp, #48]
  4346a4:	add	x0, x0, #0x18
  4346a8:	str	x0, [sp, #48]
  4346ac:	ldr	x0, [sp, #48]
  4346b0:	ldr	x0, [x0]
  4346b4:	cmp	x0, #0x0
  4346b8:	b.ne	4345e4 <ferror@plt+0x30d54>  // b.any
  4346bc:	ldr	x0, [sp, #48]
  4346c0:	ldr	x0, [x0]
  4346c4:	cmp	x0, #0x0
  4346c8:	b.ne	4346fc <ferror@plt+0x30e6c>  // b.any
  4346cc:	adrp	x0, 460000 <warn@@Base+0x12330>
  4346d0:	add	x0, x0, #0x7d8
  4346d4:	bl	403840 <gettext@plt>
  4346d8:	ldr	x1, [sp, #56]
  4346dc:	bl	44dcd0 <warn@@Base>
  4346e0:	mov	w1, #0x2c                  	// #44
  4346e4:	ldr	x0, [sp, #56]
  4346e8:	bl	403560 <strchr@plt>
  4346ec:	str	x0, [sp, #56]
  4346f0:	ldr	x0, [sp, #56]
  4346f4:	cmp	x0, #0x0
  4346f8:	b.eq	43472c <ferror@plt+0x30e9c>  // b.none
  4346fc:	ldr	x0, [sp, #56]
  434700:	ldrb	w0, [x0]
  434704:	cmp	w0, #0x2c
  434708:	b.ne	434718 <ferror@plt+0x30e88>  // b.any
  43470c:	ldr	x0, [sp, #56]
  434710:	add	x0, x0, #0x1
  434714:	str	x0, [sp, #56]
  434718:	ldr	x0, [sp, #56]
  43471c:	ldrb	w0, [x0]
  434720:	cmp	w0, #0x0
  434724:	b.ne	4345d4 <ferror@plt+0x30d44>  // b.any
  434728:	b	434730 <ferror@plt+0x30ea0>
  43472c:	nop
  434730:	nop
  434734:	ldp	x29, x30, [sp], #64
  434738:	ret
  43473c:	stp	x29, x30, [sp, #-48]!
  434740:	mov	x29, sp
  434744:	str	x0, [sp, #24]
  434748:	str	wzr, [sp, #44]
  43474c:	b	434960 <ferror@plt+0x310d0>
  434750:	ldr	w0, [sp, #44]
  434754:	add	w1, w0, #0x1
  434758:	str	w1, [sp, #44]
  43475c:	mov	w0, w0
  434760:	ldr	x1, [sp, #24]
  434764:	add	x0, x1, x0
  434768:	ldrb	w0, [x0]
  43476c:	sub	w0, w0, #0x41
  434770:	cmp	w0, #0x34
  434774:	b.hi	434948 <ferror@plt+0x310b8>  // b.pmore
  434778:	adrp	x1, 460000 <warn@@Base+0x12330>
  43477c:	add	x1, x1, #0x7f8
  434780:	ldr	w0, [x1, w0, uxtw #2]
  434784:	adr	x1, 434790 <ferror@plt+0x30f00>
  434788:	add	x0, x1, w0, sxtw #2
  43478c:	br	x0
  434790:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  434794:	add	x0, x0, #0x2b0
  434798:	mov	w1, #0x1                   	// #1
  43479c:	str	w1, [x0]
  4347a0:	b	434960 <ferror@plt+0x310d0>
  4347a4:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4347a8:	add	x0, x0, #0x2a8
  4347ac:	mov	w1, #0x1                   	// #1
  4347b0:	str	w1, [x0]
  4347b4:	b	434960 <ferror@plt+0x310d0>
  4347b8:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4347bc:	add	x0, x0, #0x2e4
  4347c0:	mov	w1, #0x1                   	// #1
  4347c4:	str	w1, [x0]
  4347c8:	b	434960 <ferror@plt+0x310d0>
  4347cc:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4347d0:	add	x0, x0, #0x2d8
  4347d4:	mov	w1, #0x1                   	// #1
  4347d8:	str	w1, [x0]
  4347dc:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4347e0:	add	x0, x0, #0x29c
  4347e4:	mov	w1, #0x1                   	// #1
  4347e8:	str	w1, [x0]
  4347ec:	b	434960 <ferror@plt+0x310d0>
  4347f0:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4347f4:	add	x0, x0, #0x2e0
  4347f8:	mov	w1, #0x1                   	// #1
  4347fc:	str	w1, [x0]
  434800:	b	434960 <ferror@plt+0x310d0>
  434804:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  434808:	add	x0, x0, #0x294
  43480c:	mov	w1, #0x1                   	// #1
  434810:	str	w1, [x0]
  434814:	b	434960 <ferror@plt+0x310d0>
  434818:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  43481c:	add	x0, x0, #0x2ac
  434820:	mov	w1, #0x1                   	// #1
  434824:	str	w1, [x0]
  434828:	b	434960 <ferror@plt+0x310d0>
  43482c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  434830:	add	x0, x0, #0x2dc
  434834:	mov	w1, #0x1                   	// #1
  434838:	str	w1, [x0]
  43483c:	b	434960 <ferror@plt+0x310d0>
  434840:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  434844:	add	x0, x0, #0x2c4
  434848:	ldr	w0, [x0]
  43484c:	orr	w1, w0, #0x1
  434850:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  434854:	add	x0, x0, #0x2c4
  434858:	str	w1, [x0]
  43485c:	b	434960 <ferror@plt+0x310d0>
  434860:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  434864:	add	x0, x0, #0x2c4
  434868:	ldr	w0, [x0]
  43486c:	orr	w1, w0, #0x2
  434870:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  434874:	add	x0, x0, #0x2c4
  434878:	str	w1, [x0]
  43487c:	b	434960 <ferror@plt+0x310d0>
  434880:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  434884:	add	x0, x0, #0x2d4
  434888:	mov	w1, #0x1                   	// #1
  43488c:	str	w1, [x0]
  434890:	b	434960 <ferror@plt+0x310d0>
  434894:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  434898:	add	x0, x0, #0x2a4
  43489c:	mov	w1, #0x1                   	// #1
  4348a0:	str	w1, [x0]
  4348a4:	b	434960 <ferror@plt+0x310d0>
  4348a8:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4348ac:	add	x0, x0, #0x2a0
  4348b0:	mov	w1, #0x1                   	// #1
  4348b4:	str	w1, [x0]
  4348b8:	b	434960 <ferror@plt+0x310d0>
  4348bc:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4348c0:	add	x0, x0, #0x2c8
  4348c4:	mov	w1, #0x1                   	// #1
  4348c8:	str	w1, [x0]
  4348cc:	b	434960 <ferror@plt+0x310d0>
  4348d0:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4348d4:	add	x0, x0, #0x298
  4348d8:	mov	w1, #0x1                   	// #1
  4348dc:	str	w1, [x0]
  4348e0:	b	434960 <ferror@plt+0x310d0>
  4348e4:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4348e8:	add	x0, x0, #0x290
  4348ec:	mov	w1, #0x1                   	// #1
  4348f0:	str	w1, [x0]
  4348f4:	b	434960 <ferror@plt+0x310d0>
  4348f8:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4348fc:	add	x0, x0, #0x2b4
  434900:	mov	w1, #0x1                   	// #1
  434904:	str	w1, [x0]
  434908:	b	434960 <ferror@plt+0x310d0>
  43490c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  434910:	add	x0, x0, #0x2d0
  434914:	mov	w1, #0x1                   	// #1
  434918:	str	w1, [x0]
  43491c:	b	434960 <ferror@plt+0x310d0>
  434920:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  434924:	add	x0, x0, #0x2cc
  434928:	mov	w1, #0x1                   	// #1
  43492c:	str	w1, [x0]
  434930:	b	434960 <ferror@plt+0x310d0>
  434934:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  434938:	add	x0, x0, #0x2c0
  43493c:	mov	w1, #0x1                   	// #1
  434940:	str	w1, [x0]
  434944:	b	434960 <ferror@plt+0x310d0>
  434948:	adrp	x0, 460000 <warn@@Base+0x12330>
  43494c:	add	x0, x0, #0x7d8
  434950:	bl	403840 <gettext@plt>
  434954:	ldr	x1, [sp, #24]
  434958:	bl	44dcd0 <warn@@Base>
  43495c:	nop
  434960:	ldr	w0, [sp, #44]
  434964:	ldr	x1, [sp, #24]
  434968:	add	x0, x1, x0
  43496c:	ldrb	w0, [x0]
  434970:	cmp	w0, #0x0
  434974:	b.ne	434750 <ferror@plt+0x30ec0>  // b.any
  434978:	nop
  43497c:	nop
  434980:	ldp	x29, x30, [sp], #48
  434984:	ret
  434988:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  43498c:	add	x0, x0, #0x294
  434990:	mov	w1, #0x1                   	// #1
  434994:	str	w1, [x0]
  434998:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  43499c:	add	x0, x0, #0x2a8
  4349a0:	mov	w1, #0x1                   	// #1
  4349a4:	str	w1, [x0]
  4349a8:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4349ac:	add	x0, x0, #0x2c4
  4349b0:	mov	w1, #0x1                   	// #1
  4349b4:	str	w1, [x0]
  4349b8:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4349bc:	add	x0, x0, #0x2a0
  4349c0:	mov	w1, #0x1                   	// #1
  4349c4:	str	w1, [x0]
  4349c8:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4349cc:	add	x0, x0, #0x2d0
  4349d0:	mov	w1, #0x1                   	// #1
  4349d4:	str	w1, [x0]
  4349d8:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4349dc:	add	x0, x0, #0x298
  4349e0:	mov	w1, #0x1                   	// #1
  4349e4:	str	w1, [x0]
  4349e8:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4349ec:	add	x0, x0, #0x2c8
  4349f0:	mov	w1, #0x1                   	// #1
  4349f4:	str	w1, [x0]
  4349f8:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4349fc:	add	x0, x0, #0x29c
  434a00:	mov	w1, #0x1                   	// #1
  434a04:	str	w1, [x0]
  434a08:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  434a0c:	add	x0, x0, #0x2d4
  434a10:	mov	w1, #0x1                   	// #1
  434a14:	str	w1, [x0]
  434a18:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  434a1c:	add	x0, x0, #0x290
  434a20:	mov	w1, #0x1                   	// #1
  434a24:	str	w1, [x0]
  434a28:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  434a2c:	add	x0, x0, #0x2a4
  434a30:	mov	w1, #0x1                   	// #1
  434a34:	str	w1, [x0]
  434a38:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  434a3c:	add	x0, x0, #0x2e0
  434a40:	mov	w1, #0x1                   	// #1
  434a44:	str	w1, [x0]
  434a48:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  434a4c:	add	x0, x0, #0x2cc
  434a50:	mov	w1, #0x1                   	// #1
  434a54:	str	w1, [x0]
  434a58:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  434a5c:	add	x0, x0, #0x2c0
  434a60:	mov	w1, #0x1                   	// #1
  434a64:	str	w1, [x0]
  434a68:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  434a6c:	add	x0, x0, #0x2b4
  434a70:	mov	w1, #0x1                   	// #1
  434a74:	str	w1, [x0]
  434a78:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  434a7c:	add	x0, x0, #0x2b0
  434a80:	mov	w1, #0x1                   	// #1
  434a84:	str	w1, [x0]
  434a88:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  434a8c:	add	x0, x0, #0x2e4
  434a90:	mov	w1, #0x1                   	// #1
  434a94:	str	w1, [x0]
  434a98:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  434a9c:	add	x0, x0, #0x2ac
  434aa0:	mov	w1, #0x1                   	// #1
  434aa4:	str	w1, [x0]
  434aa8:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  434aac:	add	x0, x0, #0x2dc
  434ab0:	mov	w1, #0x1                   	// #1
  434ab4:	str	w1, [x0]
  434ab8:	nop
  434abc:	ret
  434ac0:	sub	sp, sp, #0x10
  434ac4:	str	x0, [sp, #8]
  434ac8:	ldr	x0, [sp, #8]
  434acc:	ldr	x0, [x0, #56]
  434ad0:	add	sp, sp, #0x10
  434ad4:	ret
  434ad8:	sub	sp, sp, #0x10
  434adc:	str	x0, [sp, #8]
  434ae0:	ldr	x0, [sp, #8]
  434ae4:	ldr	x0, [x0, #40]
  434ae8:	add	sp, sp, #0x10
  434aec:	ret
  434af0:	sub	sp, sp, #0x10
  434af4:	str	x0, [sp, #8]
  434af8:	ldr	x0, [sp, #8]
  434afc:	ldr	w0, [x0, #32]
  434b00:	add	sp, sp, #0x10
  434b04:	ret
  434b08:	stp	x29, x30, [sp, #-128]!
  434b0c:	mov	x29, sp
  434b10:	str	x0, [sp, #56]
  434b14:	str	x1, [sp, #48]
  434b18:	str	x2, [sp, #40]
  434b1c:	str	x3, [sp, #32]
  434b20:	str	x4, [sp, #24]
  434b24:	str	w5, [sp, #20]
  434b28:	ldr	x0, [sp, #56]
  434b2c:	str	x0, [sp, #64]
  434b30:	str	wzr, [sp, #72]
  434b34:	str	xzr, [sp, #80]
  434b38:	str	wzr, [sp, #88]
  434b3c:	str	xzr, [sp, #96]
  434b40:	ldr	x0, [sp, #40]
  434b44:	str	x0, [sp, #104]
  434b48:	ldr	x0, [sp, #32]
  434b4c:	str	x0, [sp, #112]
  434b50:	ldr	x0, [sp, #24]
  434b54:	str	x0, [sp, #120]
  434b58:	ldr	w0, [sp, #20]
  434b5c:	cmp	w0, #0x0
  434b60:	b.eq	434bc4 <ferror@plt+0x31334>  // b.none
  434b64:	ldr	x3, [sp, #56]
  434b68:	mov	x2, #0x26                  	// #38
  434b6c:	mov	x1, #0x1                   	// #1
  434b70:	adrp	x0, 461000 <warn@@Base+0x13330>
  434b74:	add	x0, x0, #0xd00
  434b78:	bl	4035b0 <fwrite@plt>
  434b7c:	ldr	x3, [sp, #56]
  434b80:	mov	x2, #0x2b                  	// #43
  434b84:	mov	x1, #0x1                   	// #1
  434b88:	adrp	x0, 461000 <warn@@Base+0x13330>
  434b8c:	add	x0, x0, #0xd28
  434b90:	bl	4035b0 <fwrite@plt>
  434b94:	ldr	x3, [sp, #56]
  434b98:	mov	x2, #0x48                  	// #72
  434b9c:	mov	x1, #0x1                   	// #1
  434ba0:	adrp	x0, 461000 <warn@@Base+0x13330>
  434ba4:	add	x0, x0, #0xd58
  434ba8:	bl	4035b0 <fwrite@plt>
  434bac:	ldr	x3, [sp, #56]
  434bb0:	mov	x2, #0x2f                  	// #47
  434bb4:	mov	x1, #0x1                   	// #1
  434bb8:	adrp	x0, 461000 <warn@@Base+0x13330>
  434bbc:	add	x0, x0, #0xda8
  434bc0:	bl	4035b0 <fwrite@plt>
  434bc4:	ldr	w0, [sp, #20]
  434bc8:	cmp	w0, #0x0
  434bcc:	b.eq	434bec <ferror@plt+0x3135c>  // b.none
  434bd0:	add	x0, sp, #0x40
  434bd4:	mov	x2, x0
  434bd8:	adrp	x0, 461000 <warn@@Base+0x13330>
  434bdc:	add	x1, x0, #0xba0
  434be0:	ldr	x0, [sp, #48]
  434be4:	bl	43d76c <ferror@plt+0x39edc>
  434be8:	b	434c04 <ferror@plt+0x31374>
  434bec:	add	x0, sp, #0x40
  434bf0:	mov	x2, x0
  434bf4:	adrp	x0, 461000 <warn@@Base+0x13330>
  434bf8:	add	x1, x0, #0xa40
  434bfc:	ldr	x0, [sp, #48]
  434c00:	bl	43d76c <ferror@plt+0x39edc>
  434c04:	ldp	x29, x30, [sp], #128
  434c08:	ret
  434c0c:	stp	x29, x30, [sp, #-48]!
  434c10:	mov	x29, sp
  434c14:	str	x0, [sp, #24]
  434c18:	str	wzr, [sp, #44]
  434c1c:	b	434c40 <ferror@plt+0x313b0>
  434c20:	ldr	x0, [sp, #24]
  434c24:	ldr	x0, [x0]
  434c28:	mov	x1, x0
  434c2c:	mov	w0, #0x20                  	// #32
  434c30:	bl	4030a0 <putc@plt>
  434c34:	ldr	w0, [sp, #44]
  434c38:	add	w0, w0, #0x1
  434c3c:	str	w0, [sp, #44]
  434c40:	ldr	x0, [sp, #24]
  434c44:	ldr	w0, [x0, #8]
  434c48:	ldr	w1, [sp, #44]
  434c4c:	cmp	w1, w0
  434c50:	b.cc	434c20 <ferror@plt+0x31390>  // b.lo, b.ul, b.last
  434c54:	nop
  434c58:	nop
  434c5c:	ldp	x29, x30, [sp], #48
  434c60:	ret
  434c64:	stp	x29, x30, [sp, #-48]!
  434c68:	mov	x29, sp
  434c6c:	str	x0, [sp, #24]
  434c70:	str	x1, [sp, #16]
  434c74:	ldr	x0, [sp, #16]
  434c78:	cmp	x0, #0x0
  434c7c:	b.ne	434c88 <ferror@plt+0x313f8>  // b.any
  434c80:	mov	w0, #0x0                   	// #0
  434c84:	b	434cec <ferror@plt+0x3145c>
  434c88:	mov	x0, #0x38                  	// #56
  434c8c:	bl	403290 <xmalloc@plt>
  434c90:	str	x0, [sp, #40]
  434c94:	mov	x2, #0x38                  	// #56
  434c98:	mov	w1, #0x0                   	// #0
  434c9c:	ldr	x0, [sp, #40]
  434ca0:	bl	403280 <memset@plt>
  434ca4:	ldr	x0, [sp, #16]
  434ca8:	bl	4032c0 <xstrdup@plt>
  434cac:	mov	x1, x0
  434cb0:	ldr	x0, [sp, #40]
  434cb4:	str	x1, [x0, #8]
  434cb8:	ldr	x0, [sp, #40]
  434cbc:	mov	w1, #0x3                   	// #3
  434cc0:	str	w1, [x0, #16]
  434cc4:	ldr	x0, [sp, #40]
  434cc8:	str	xzr, [x0, #24]
  434ccc:	ldr	x0, [sp, #24]
  434cd0:	ldr	x1, [x0, #16]
  434cd4:	ldr	x0, [sp, #40]
  434cd8:	str	x1, [x0]
  434cdc:	ldr	x0, [sp, #24]
  434ce0:	ldr	x1, [sp, #40]
  434ce4:	str	x1, [x0, #16]
  434ce8:	mov	w0, #0x1                   	// #1
  434cec:	ldp	x29, x30, [sp], #48
  434cf0:	ret
  434cf4:	stp	x29, x30, [sp, #-64]!
  434cf8:	mov	x29, sp
  434cfc:	str	x19, [sp, #16]
  434d00:	str	x0, [sp, #40]
  434d04:	str	x1, [sp, #32]
  434d08:	ldr	x0, [sp, #40]
  434d0c:	ldr	x0, [x0, #16]
  434d10:	cmp	x0, #0x0
  434d14:	b.ne	434d38 <ferror@plt+0x314a8>  // b.any
  434d18:	adrp	x0, 462000 <warn@@Base+0x14330>
  434d1c:	add	x3, x0, #0x668
  434d20:	mov	w2, #0x16a                 	// #362
  434d24:	adrp	x0, 461000 <warn@@Base+0x13330>
  434d28:	add	x1, x0, #0xdd8
  434d2c:	adrp	x0, 461000 <warn@@Base+0x13330>
  434d30:	add	x0, x0, #0xdf0
  434d34:	bl	4037a0 <__assert_fail@plt>
  434d38:	ldr	x0, [sp, #32]
  434d3c:	bl	402fd0 <strlen@plt>
  434d40:	mov	x19, x0
  434d44:	ldr	x0, [sp, #40]
  434d48:	ldr	x0, [x0, #16]
  434d4c:	ldr	x0, [x0, #8]
  434d50:	bl	402fd0 <strlen@plt>
  434d54:	add	x0, x19, x0
  434d58:	add	x0, x0, #0x1
  434d5c:	bl	403290 <xmalloc@plt>
  434d60:	str	x0, [sp, #56]
  434d64:	ldr	x0, [sp, #40]
  434d68:	ldr	x0, [x0, #16]
  434d6c:	ldr	x0, [x0, #8]
  434d70:	mov	x3, x0
  434d74:	ldr	x2, [sp, #32]
  434d78:	adrp	x0, 461000 <warn@@Base+0x13330>
  434d7c:	add	x1, x0, #0xe08
  434d80:	ldr	x0, [sp, #56]
  434d84:	bl	403090 <sprintf@plt>
  434d88:	ldr	x0, [sp, #40]
  434d8c:	ldr	x0, [x0, #16]
  434d90:	ldr	x0, [x0, #8]
  434d94:	bl	403510 <free@plt>
  434d98:	ldr	x0, [sp, #40]
  434d9c:	ldr	x0, [x0, #16]
  434da0:	ldr	x1, [sp, #56]
  434da4:	str	x1, [x0, #8]
  434da8:	mov	w0, #0x1                   	// #1
  434dac:	ldr	x19, [sp, #16]
  434db0:	ldp	x29, x30, [sp], #64
  434db4:	ret
  434db8:	stp	x29, x30, [sp, #-64]!
  434dbc:	mov	x29, sp
  434dc0:	stp	x19, x20, [sp, #16]
  434dc4:	str	x0, [sp, #40]
  434dc8:	str	x1, [sp, #32]
  434dcc:	ldr	x0, [sp, #32]
  434dd0:	cmp	x0, #0x0
  434dd4:	b.ne	434de0 <ferror@plt+0x31550>  // b.any
  434dd8:	mov	w0, #0x0                   	// #0
  434ddc:	b	434e78 <ferror@plt+0x315e8>
  434de0:	ldr	x0, [sp, #40]
  434de4:	ldr	x0, [x0, #16]
  434de8:	cmp	x0, #0x0
  434dec:	b.ne	434e10 <ferror@plt+0x31580>  // b.any
  434df0:	adrp	x0, 462000 <warn@@Base+0x14330>
  434df4:	add	x3, x0, #0x678
  434df8:	mov	w2, #0x17e                 	// #382
  434dfc:	adrp	x0, 461000 <warn@@Base+0x13330>
  434e00:	add	x1, x0, #0xdd8
  434e04:	adrp	x0, 461000 <warn@@Base+0x13330>
  434e08:	add	x0, x0, #0xdf0
  434e0c:	bl	4037a0 <__assert_fail@plt>
  434e10:	ldr	x0, [sp, #40]
  434e14:	ldr	x0, [x0, #16]
  434e18:	ldr	x0, [x0, #8]
  434e1c:	bl	402fd0 <strlen@plt>
  434e20:	str	w0, [sp, #60]
  434e24:	ldr	x0, [sp, #40]
  434e28:	ldr	x0, [x0, #16]
  434e2c:	ldr	x20, [x0, #8]
  434e30:	ldr	w19, [sp, #60]
  434e34:	ldr	x0, [sp, #32]
  434e38:	bl	402fd0 <strlen@plt>
  434e3c:	add	x0, x19, x0
  434e40:	add	x1, x0, #0x1
  434e44:	ldr	x0, [sp, #40]
  434e48:	ldr	x19, [x0, #16]
  434e4c:	mov	x0, x20
  434e50:	bl	4031e0 <xrealloc@plt>
  434e54:	str	x0, [x19, #8]
  434e58:	ldr	x0, [sp, #40]
  434e5c:	ldr	x0, [x0, #16]
  434e60:	ldr	x1, [x0, #8]
  434e64:	ldr	w0, [sp, #60]
  434e68:	add	x0, x1, x0
  434e6c:	ldr	x1, [sp, #32]
  434e70:	bl	403610 <strcpy@plt>
  434e74:	mov	w0, #0x1                   	// #1
  434e78:	ldp	x19, x20, [sp, #16]
  434e7c:	ldp	x29, x30, [sp], #64
  434e80:	ret
  434e84:	stp	x29, x30, [sp, #-64]!
  434e88:	mov	x29, sp
  434e8c:	stp	x19, x20, [sp, #16]
  434e90:	str	x0, [sp, #40]
  434e94:	str	x1, [sp, #32]
  434e98:	ldr	x0, [sp, #32]
  434e9c:	cmp	x0, #0x0
  434ea0:	b.ne	434eac <ferror@plt+0x3161c>  // b.any
  434ea4:	mov	w0, #0x0                   	// #0
  434ea8:	b	434f60 <ferror@plt+0x316d0>
  434eac:	ldr	x0, [sp, #40]
  434eb0:	ldr	x0, [x0, #16]
  434eb4:	cmp	x0, #0x0
  434eb8:	b.ne	434edc <ferror@plt+0x3164c>  // b.any
  434ebc:	adrp	x0, 462000 <warn@@Base+0x14330>
  434ec0:	add	x3, x0, #0x688
  434ec4:	mov	w2, #0x192                 	// #402
  434ec8:	adrp	x0, 461000 <warn@@Base+0x13330>
  434ecc:	add	x1, x0, #0xdd8
  434ed0:	adrp	x0, 461000 <warn@@Base+0x13330>
  434ed4:	add	x0, x0, #0xdf0
  434ed8:	bl	4037a0 <__assert_fail@plt>
  434edc:	ldr	x0, [sp, #40]
  434ee0:	ldr	x0, [x0, #16]
  434ee4:	ldr	x0, [x0, #40]
  434ee8:	cmp	x0, #0x0
  434eec:	b.eq	434f04 <ferror@plt+0x31674>  // b.none
  434ef0:	ldr	x0, [sp, #40]
  434ef4:	ldr	x0, [x0, #16]
  434ef8:	ldr	x0, [x0, #40]
  434efc:	bl	402fd0 <strlen@plt>
  434f00:	b	434f08 <ferror@plt+0x31678>
  434f04:	mov	w0, #0x0                   	// #0
  434f08:	str	w0, [sp, #60]
  434f0c:	ldr	x0, [sp, #40]
  434f10:	ldr	x0, [x0, #16]
  434f14:	ldr	x20, [x0, #40]
  434f18:	ldr	w19, [sp, #60]
  434f1c:	ldr	x0, [sp, #32]
  434f20:	bl	402fd0 <strlen@plt>
  434f24:	add	x0, x19, x0
  434f28:	add	x1, x0, #0x1
  434f2c:	ldr	x0, [sp, #40]
  434f30:	ldr	x19, [x0, #16]
  434f34:	mov	x0, x20
  434f38:	bl	4031e0 <xrealloc@plt>
  434f3c:	str	x0, [x19, #40]
  434f40:	ldr	x0, [sp, #40]
  434f44:	ldr	x0, [x0, #16]
  434f48:	ldr	x1, [x0, #40]
  434f4c:	ldr	w0, [sp, #60]
  434f50:	add	x0, x1, x0
  434f54:	ldr	x1, [sp, #32]
  434f58:	bl	403610 <strcpy@plt>
  434f5c:	mov	w0, #0x1                   	// #1
  434f60:	ldp	x19, x20, [sp, #16]
  434f64:	ldp	x29, x30, [sp], #64
  434f68:	ret
  434f6c:	stp	x29, x30, [sp, #-64]!
  434f70:	mov	x29, sp
  434f74:	str	x19, [sp, #16]
  434f78:	str	x0, [sp, #40]
  434f7c:	str	x1, [sp, #32]
  434f80:	ldr	x0, [sp, #40]
  434f84:	ldr	x0, [x0, #16]
  434f88:	cmp	x0, #0x0
  434f8c:	b.ne	434fb0 <ferror@plt+0x31720>  // b.any
  434f90:	adrp	x0, 462000 <warn@@Base+0x14330>
  434f94:	add	x3, x0, #0x698
  434f98:	mov	w2, #0x1a5                 	// #421
  434f9c:	adrp	x0, 461000 <warn@@Base+0x13330>
  434fa0:	add	x1, x0, #0xdd8
  434fa4:	adrp	x0, 461000 <warn@@Base+0x13330>
  434fa8:	add	x0, x0, #0xdf0
  434fac:	bl	4037a0 <__assert_fail@plt>
  434fb0:	ldr	x0, [sp, #40]
  434fb4:	ldr	x0, [x0, #16]
  434fb8:	ldr	x0, [x0, #8]
  434fbc:	mov	w1, #0x7c                  	// #124
  434fc0:	bl	403560 <strchr@plt>
  434fc4:	str	x0, [sp, #56]
  434fc8:	ldr	x0, [sp, #56]
  434fcc:	cmp	x0, #0x0
  434fd0:	b.eq	435090 <ferror@plt+0x31800>  // b.none
  434fd4:	ldr	x0, [sp, #40]
  434fd8:	ldr	x0, [x0, #16]
  434fdc:	ldr	x0, [x0, #8]
  434fe0:	bl	402fd0 <strlen@plt>
  434fe4:	mov	x19, x0
  434fe8:	ldr	x0, [sp, #32]
  434fec:	bl	402fd0 <strlen@plt>
  434ff0:	add	x0, x19, x0
  434ff4:	bl	403290 <xmalloc@plt>
  434ff8:	str	x0, [sp, #48]
  434ffc:	ldr	x0, [sp, #40]
  435000:	ldr	x0, [x0, #16]
  435004:	ldr	x3, [x0, #8]
  435008:	ldr	x0, [sp, #40]
  43500c:	ldr	x0, [x0, #16]
  435010:	ldr	x0, [x0, #8]
  435014:	ldr	x1, [sp, #56]
  435018:	sub	x0, x1, x0
  43501c:	mov	x2, x0
  435020:	mov	x1, x3
  435024:	ldr	x0, [sp, #48]
  435028:	bl	402f60 <memcpy@plt>
  43502c:	ldr	x0, [sp, #40]
  435030:	ldr	x0, [x0, #16]
  435034:	ldr	x0, [x0, #8]
  435038:	ldr	x1, [sp, #56]
  43503c:	sub	x0, x1, x0
  435040:	mov	x1, x0
  435044:	ldr	x0, [sp, #48]
  435048:	add	x0, x0, x1
  43504c:	ldr	x1, [sp, #32]
  435050:	bl	403610 <strcpy@plt>
  435054:	ldr	x0, [sp, #56]
  435058:	add	x0, x0, #0x1
  43505c:	mov	x1, x0
  435060:	ldr	x0, [sp, #48]
  435064:	bl	403260 <strcat@plt>
  435068:	ldr	x0, [sp, #40]
  43506c:	ldr	x0, [x0, #16]
  435070:	ldr	x0, [x0, #8]
  435074:	bl	403510 <free@plt>
  435078:	ldr	x0, [sp, #40]
  43507c:	ldr	x0, [x0, #16]
  435080:	ldr	x1, [sp, #48]
  435084:	str	x1, [x0, #8]
  435088:	mov	w0, #0x1                   	// #1
  43508c:	b	435164 <ferror@plt+0x318d4>
  435090:	mov	w1, #0x7c                  	// #124
  435094:	ldr	x0, [sp, #32]
  435098:	bl	403560 <strchr@plt>
  43509c:	cmp	x0, #0x0
  4350a0:	b.eq	435114 <ferror@plt+0x31884>  // b.none
  4350a4:	ldr	x0, [sp, #40]
  4350a8:	ldr	x0, [x0, #16]
  4350ac:	ldr	x0, [x0, #8]
  4350b0:	mov	w1, #0x7b                  	// #123
  4350b4:	bl	403560 <strchr@plt>
  4350b8:	cmp	x0, #0x0
  4350bc:	b.ne	4350dc <ferror@plt+0x3184c>  // b.any
  4350c0:	ldr	x0, [sp, #40]
  4350c4:	ldr	x0, [x0, #16]
  4350c8:	ldr	x0, [x0, #8]
  4350cc:	mov	w1, #0x28                  	// #40
  4350d0:	bl	403560 <strchr@plt>
  4350d4:	cmp	x0, #0x0
  4350d8:	b.eq	435114 <ferror@plt+0x31884>  // b.none
  4350dc:	adrp	x0, 461000 <warn@@Base+0x13330>
  4350e0:	add	x1, x0, #0xe10
  4350e4:	ldr	x0, [sp, #40]
  4350e8:	bl	434cf4 <ferror@plt+0x31464>
  4350ec:	cmp	w0, #0x0
  4350f0:	b.eq	43510c <ferror@plt+0x3187c>  // b.none
  4350f4:	adrp	x0, 461000 <warn@@Base+0x13330>
  4350f8:	add	x1, x0, #0xe18
  4350fc:	ldr	x0, [sp, #40]
  435100:	bl	434db8 <ferror@plt+0x31528>
  435104:	cmp	w0, #0x0
  435108:	b.ne	435114 <ferror@plt+0x31884>  // b.any
  43510c:	mov	w0, #0x0                   	// #0
  435110:	b	435164 <ferror@plt+0x318d4>
  435114:	ldr	x0, [sp, #32]
  435118:	ldrb	w0, [x0]
  43511c:	cmp	w0, #0x0
  435120:	b.ne	43512c <ferror@plt+0x3189c>  // b.any
  435124:	mov	w0, #0x1                   	// #1
  435128:	b	435164 <ferror@plt+0x318d4>
  43512c:	adrp	x0, 461000 <warn@@Base+0x13330>
  435130:	add	x1, x0, #0xe20
  435134:	ldr	x0, [sp, #40]
  435138:	bl	434db8 <ferror@plt+0x31528>
  43513c:	cmp	w0, #0x0
  435140:	b.eq	435160 <ferror@plt+0x318d0>  // b.none
  435144:	ldr	x1, [sp, #32]
  435148:	ldr	x0, [sp, #40]
  43514c:	bl	434db8 <ferror@plt+0x31528>
  435150:	cmp	w0, #0x0
  435154:	b.eq	435160 <ferror@plt+0x318d0>  // b.none
  435158:	mov	w0, #0x1                   	// #1
  43515c:	b	435164 <ferror@plt+0x318d4>
  435160:	mov	w0, #0x0                   	// #0
  435164:	ldr	x19, [sp, #16]
  435168:	ldp	x29, x30, [sp], #64
  43516c:	ret
  435170:	stp	x29, x30, [sp, #-48]!
  435174:	mov	x29, sp
  435178:	str	x0, [sp, #24]
  43517c:	str	wzr, [sp, #44]
  435180:	b	4351b0 <ferror@plt+0x31920>
  435184:	adrp	x0, 461000 <warn@@Base+0x13330>
  435188:	add	x1, x0, #0xe20
  43518c:	ldr	x0, [sp, #24]
  435190:	bl	434db8 <ferror@plt+0x31528>
  435194:	cmp	w0, #0x0
  435198:	b.ne	4351a4 <ferror@plt+0x31914>  // b.any
  43519c:	mov	w0, #0x0                   	// #0
  4351a0:	b	4351c8 <ferror@plt+0x31938>
  4351a4:	ldr	w0, [sp, #44]
  4351a8:	add	w0, w0, #0x1
  4351ac:	str	w0, [sp, #44]
  4351b0:	ldr	x0, [sp, #24]
  4351b4:	ldr	w0, [x0, #8]
  4351b8:	ldr	w1, [sp, #44]
  4351bc:	cmp	w1, w0
  4351c0:	b.cc	435184 <ferror@plt+0x318f4>  // b.lo, b.ul, b.last
  4351c4:	mov	w0, #0x1                   	// #1
  4351c8:	ldp	x29, x30, [sp], #48
  4351cc:	ret
  4351d0:	stp	x29, x30, [sp, #-48]!
  4351d4:	mov	x29, sp
  4351d8:	str	x0, [sp, #24]
  4351dc:	ldr	x0, [sp, #24]
  4351e0:	ldr	x0, [x0, #16]
  4351e4:	cmp	x0, #0x0
  4351e8:	b.ne	43520c <ferror@plt+0x3197c>  // b.any
  4351ec:	adrp	x0, 462000 <warn@@Base+0x14330>
  4351f0:	add	x3, x0, #0x6a8
  4351f4:	mov	w2, #0x1e0                 	// #480
  4351f8:	adrp	x0, 461000 <warn@@Base+0x13330>
  4351fc:	add	x1, x0, #0xdd8
  435200:	adrp	x0, 461000 <warn@@Base+0x13330>
  435204:	add	x0, x0, #0xdf0
  435208:	bl	4037a0 <__assert_fail@plt>
  43520c:	ldr	x0, [sp, #24]
  435210:	ldr	x0, [x0, #16]
  435214:	str	x0, [sp, #40]
  435218:	ldr	x0, [sp, #40]
  43521c:	ldr	x1, [x0]
  435220:	ldr	x0, [sp, #24]
  435224:	str	x1, [x0, #16]
  435228:	ldr	x0, [sp, #40]
  43522c:	ldr	x0, [x0, #8]
  435230:	str	x0, [sp, #32]
  435234:	ldr	x0, [sp, #40]
  435238:	bl	403510 <free@plt>
  43523c:	ldr	x0, [sp, #32]
  435240:	ldp	x29, x30, [sp], #48
  435244:	ret
  435248:	stp	x29, x30, [sp, #-48]!
  43524c:	mov	x29, sp
  435250:	str	x0, [sp, #40]
  435254:	str	x1, [sp, #32]
  435258:	str	w2, [sp, #28]
  43525c:	str	w3, [sp, #24]
  435260:	ldr	w0, [sp, #24]
  435264:	cmp	w0, #0x0
  435268:	b.eq	435284 <ferror@plt+0x319f4>  // b.none
  43526c:	ldr	x2, [sp, #40]
  435270:	adrp	x0, 461000 <warn@@Base+0x13330>
  435274:	add	x1, x0, #0xe28
  435278:	ldr	x0, [sp, #32]
  43527c:	bl	403090 <sprintf@plt>
  435280:	b	4352c0 <ferror@plt+0x31a30>
  435284:	ldr	w0, [sp, #28]
  435288:	cmp	w0, #0x0
  43528c:	b.eq	4352a8 <ferror@plt+0x31a18>  // b.none
  435290:	ldr	x2, [sp, #40]
  435294:	adrp	x0, 461000 <warn@@Base+0x13330>
  435298:	add	x1, x0, #0xe30
  43529c:	ldr	x0, [sp, #32]
  4352a0:	bl	403090 <sprintf@plt>
  4352a4:	b	4352c0 <ferror@plt+0x31a30>
  4352a8:	ldr	x0, [sp, #40]
  4352ac:	mov	x2, x0
  4352b0:	adrp	x0, 461000 <warn@@Base+0x13330>
  4352b4:	add	x1, x0, #0xe38
  4352b8:	ldr	x0, [sp, #32]
  4352bc:	bl	403090 <sprintf@plt>
  4352c0:	nop
  4352c4:	ldp	x29, x30, [sp], #48
  4352c8:	ret
  4352cc:	stp	x29, x30, [sp, #-48]!
  4352d0:	mov	x29, sp
  4352d4:	str	x0, [sp, #24]
  4352d8:	str	x1, [sp, #16]
  4352dc:	ldr	x0, [sp, #24]
  4352e0:	str	x0, [sp, #40]
  4352e4:	ldr	x0, [sp, #40]
  4352e8:	ldr	w0, [x0, #8]
  4352ec:	cmp	w0, #0x0
  4352f0:	b.eq	435314 <ferror@plt+0x31a84>  // b.none
  4352f4:	adrp	x0, 462000 <warn@@Base+0x14330>
  4352f8:	add	x3, x0, #0x6b8
  4352fc:	mov	w2, #0x21b                 	// #539
  435300:	adrp	x0, 461000 <warn@@Base+0x13330>
  435304:	add	x1, x0, #0xdd8
  435308:	adrp	x0, 461000 <warn@@Base+0x13330>
  43530c:	add	x0, x0, #0xe40
  435310:	bl	4037a0 <__assert_fail@plt>
  435314:	ldr	x0, [sp, #40]
  435318:	ldr	x3, [x0]
  43531c:	ldr	x2, [sp, #16]
  435320:	adrp	x0, 461000 <warn@@Base+0x13330>
  435324:	add	x1, x0, #0xe58
  435328:	mov	x0, x3
  43532c:	bl	403870 <fprintf@plt>
  435330:	mov	w0, #0x1                   	// #1
  435334:	ldp	x29, x30, [sp], #48
  435338:	ret
  43533c:	stp	x29, x30, [sp, #-48]!
  435340:	mov	x29, sp
  435344:	str	x0, [sp, #24]
  435348:	str	x1, [sp, #16]
  43534c:	ldr	x0, [sp, #24]
  435350:	str	x0, [sp, #40]
  435354:	ldr	x0, [sp, #40]
  435358:	ldr	w0, [x0, #8]
  43535c:	cmp	w0, #0x0
  435360:	b.eq	435384 <ferror@plt+0x31af4>  // b.none
  435364:	adrp	x0, 462000 <warn@@Base+0x14330>
  435368:	add	x3, x0, #0x6d8
  43536c:	mov	w2, #0x229                 	// #553
  435370:	adrp	x0, 461000 <warn@@Base+0x13330>
  435374:	add	x1, x0, #0xdd8
  435378:	adrp	x0, 461000 <warn@@Base+0x13330>
  43537c:	add	x0, x0, #0xe40
  435380:	bl	4037a0 <__assert_fail@plt>
  435384:	ldr	x0, [sp, #40]
  435388:	ldr	x3, [x0]
  43538c:	ldr	x2, [sp, #16]
  435390:	adrp	x0, 461000 <warn@@Base+0x13330>
  435394:	add	x1, x0, #0xe60
  435398:	mov	x0, x3
  43539c:	bl	403870 <fprintf@plt>
  4353a0:	mov	w0, #0x1                   	// #1
  4353a4:	ldp	x29, x30, [sp], #48
  4353a8:	ret
  4353ac:	stp	x29, x30, [sp, #-48]!
  4353b0:	mov	x29, sp
  4353b4:	str	x0, [sp, #24]
  4353b8:	ldr	x0, [sp, #24]
  4353bc:	str	x0, [sp, #40]
  4353c0:	adrp	x0, 461000 <warn@@Base+0x13330>
  4353c4:	add	x1, x0, #0xe68
  4353c8:	ldr	x0, [sp, #40]
  4353cc:	bl	434c64 <ferror@plt+0x313d4>
  4353d0:	ldp	x29, x30, [sp], #48
  4353d4:	ret
  4353d8:	stp	x29, x30, [sp, #-48]!
  4353dc:	mov	x29, sp
  4353e0:	str	x0, [sp, #24]
  4353e4:	ldr	x0, [sp, #24]
  4353e8:	str	x0, [sp, #40]
  4353ec:	adrp	x0, 461000 <warn@@Base+0x13330>
  4353f0:	add	x1, x0, #0xe78
  4353f4:	ldr	x0, [sp, #40]
  4353f8:	bl	434c64 <ferror@plt+0x313d4>
  4353fc:	ldp	x29, x30, [sp], #48
  435400:	ret
  435404:	stp	x29, x30, [sp, #-80]!
  435408:	mov	x29, sp
  43540c:	str	x0, [sp, #24]
  435410:	str	w1, [sp, #20]
  435414:	str	w2, [sp, #16]
  435418:	ldr	x0, [sp, #24]
  43541c:	str	x0, [sp, #72]
  435420:	ldr	w0, [sp, #16]
  435424:	cmp	w0, #0x0
  435428:	b.eq	435438 <ferror@plt+0x31ba8>  // b.none
  43542c:	adrp	x0, 461000 <warn@@Base+0x13330>
  435430:	add	x0, x0, #0xe80
  435434:	b	435440 <ferror@plt+0x31bb0>
  435438:	adrp	x0, 461000 <warn@@Base+0x13330>
  43543c:	add	x0, x0, #0xe88
  435440:	ldr	w1, [sp, #20]
  435444:	lsl	w1, w1, #3
  435448:	add	x4, sp, #0x20
  43544c:	mov	w3, w1
  435450:	mov	x2, x0
  435454:	adrp	x0, 461000 <warn@@Base+0x13330>
  435458:	add	x1, x0, #0xe90
  43545c:	mov	x0, x4
  435460:	bl	403090 <sprintf@plt>
  435464:	add	x0, sp, #0x20
  435468:	mov	x1, x0
  43546c:	ldr	x0, [sp, #72]
  435470:	bl	434c64 <ferror@plt+0x313d4>
  435474:	ldp	x29, x30, [sp], #80
  435478:	ret
  43547c:	stp	x29, x30, [sp, #-80]!
  435480:	mov	x29, sp
  435484:	str	x0, [sp, #24]
  435488:	str	w1, [sp, #20]
  43548c:	ldr	x0, [sp, #24]
  435490:	str	x0, [sp, #72]
  435494:	ldr	w0, [sp, #20]
  435498:	cmp	w0, #0x4
  43549c:	b.ne	4354b4 <ferror@plt+0x31c24>  // b.any
  4354a0:	adrp	x0, 461000 <warn@@Base+0x13330>
  4354a4:	add	x1, x0, #0xe98
  4354a8:	ldr	x0, [sp, #72]
  4354ac:	bl	434c64 <ferror@plt+0x313d4>
  4354b0:	b	435504 <ferror@plt+0x31c74>
  4354b4:	ldr	w0, [sp, #20]
  4354b8:	cmp	w0, #0x8
  4354bc:	b.ne	4354d4 <ferror@plt+0x31c44>  // b.any
  4354c0:	adrp	x0, 461000 <warn@@Base+0x13330>
  4354c4:	add	x1, x0, #0xea0
  4354c8:	ldr	x0, [sp, #72]
  4354cc:	bl	434c64 <ferror@plt+0x313d4>
  4354d0:	b	435504 <ferror@plt+0x31c74>
  4354d4:	ldr	w0, [sp, #20]
  4354d8:	lsl	w0, w0, #3
  4354dc:	add	x3, sp, #0x20
  4354e0:	mov	w2, w0
  4354e4:	adrp	x0, 461000 <warn@@Base+0x13330>
  4354e8:	add	x1, x0, #0xea8
  4354ec:	mov	x0, x3
  4354f0:	bl	403090 <sprintf@plt>
  4354f4:	add	x0, sp, #0x20
  4354f8:	mov	x1, x0
  4354fc:	ldr	x0, [sp, #72]
  435500:	bl	434c64 <ferror@plt+0x313d4>
  435504:	ldp	x29, x30, [sp], #80
  435508:	ret
  43550c:	stp	x29, x30, [sp, #-48]!
  435510:	mov	x29, sp
  435514:	str	x0, [sp, #24]
  435518:	str	w1, [sp, #20]
  43551c:	ldr	x0, [sp, #24]
  435520:	str	x0, [sp, #40]
  435524:	ldr	w1, [sp, #20]
  435528:	ldr	x0, [sp, #24]
  43552c:	bl	43547c <ferror@plt+0x31bec>
  435530:	cmp	w0, #0x0
  435534:	b.ne	435540 <ferror@plt+0x31cb0>  // b.any
  435538:	mov	w0, #0x0                   	// #0
  43553c:	b	435550 <ferror@plt+0x31cc0>
  435540:	adrp	x0, 461000 <warn@@Base+0x13330>
  435544:	add	x1, x0, #0xeb0
  435548:	ldr	x0, [sp, #40]
  43554c:	bl	434cf4 <ferror@plt+0x31464>
  435550:	ldp	x29, x30, [sp], #48
  435554:	ret
  435558:	stp	x29, x30, [sp, #-80]!
  43555c:	mov	x29, sp
  435560:	str	x0, [sp, #24]
  435564:	str	w1, [sp, #20]
  435568:	ldr	x0, [sp, #24]
  43556c:	str	x0, [sp, #72]
  435570:	ldr	w0, [sp, #20]
  435574:	lsl	w0, w0, #3
  435578:	add	x3, sp, #0x20
  43557c:	mov	w2, w0
  435580:	adrp	x0, 461000 <warn@@Base+0x13330>
  435584:	add	x1, x0, #0xec0
  435588:	mov	x0, x3
  43558c:	bl	403090 <sprintf@plt>
  435590:	add	x0, sp, #0x20
  435594:	mov	x1, x0
  435598:	ldr	x0, [sp, #72]
  43559c:	bl	434c64 <ferror@plt+0x313d4>
  4355a0:	ldp	x29, x30, [sp], #80
  4355a4:	ret
  4355a8:	stp	x29, x30, [sp, #-96]!
  4355ac:	mov	x29, sp
  4355b0:	str	x0, [sp, #40]
  4355b4:	str	x1, [sp, #32]
  4355b8:	str	x2, [sp, #24]
  4355bc:	str	x3, [sp, #16]
  4355c0:	ldr	x0, [sp, #40]
  4355c4:	str	x0, [sp, #72]
  4355c8:	adrp	x0, 461000 <warn@@Base+0x13330>
  4355cc:	add	x1, x0, #0xec8
  4355d0:	ldr	x0, [sp, #72]
  4355d4:	bl	434c64 <ferror@plt+0x313d4>
  4355d8:	cmp	w0, #0x0
  4355dc:	b.ne	4355e8 <ferror@plt+0x31d58>  // b.any
  4355e0:	mov	w0, #0x0                   	// #0
  4355e4:	b	4357c0 <ferror@plt+0x31f30>
  4355e8:	ldr	x0, [sp, #32]
  4355ec:	cmp	x0, #0x0
  4355f0:	b.eq	435628 <ferror@plt+0x31d98>  // b.none
  4355f4:	ldr	x1, [sp, #32]
  4355f8:	ldr	x0, [sp, #72]
  4355fc:	bl	434db8 <ferror@plt+0x31528>
  435600:	cmp	w0, #0x0
  435604:	b.eq	435620 <ferror@plt+0x31d90>  // b.none
  435608:	adrp	x0, 461000 <warn@@Base+0x13330>
  43560c:	add	x1, x0, #0xe20
  435610:	ldr	x0, [sp, #72]
  435614:	bl	434db8 <ferror@plt+0x31528>
  435618:	cmp	w0, #0x0
  43561c:	b.ne	435628 <ferror@plt+0x31d98>  // b.any
  435620:	mov	w0, #0x0                   	// #0
  435624:	b	4357c0 <ferror@plt+0x31f30>
  435628:	adrp	x0, 461000 <warn@@Base+0x13330>
  43562c:	add	x1, x0, #0xed0
  435630:	ldr	x0, [sp, #72]
  435634:	bl	434db8 <ferror@plt+0x31528>
  435638:	cmp	w0, #0x0
  43563c:	b.ne	435648 <ferror@plt+0x31db8>  // b.any
  435640:	mov	w0, #0x0                   	// #0
  435644:	b	4357c0 <ferror@plt+0x31f30>
  435648:	ldr	x0, [sp, #24]
  43564c:	cmp	x0, #0x0
  435650:	b.ne	435674 <ferror@plt+0x31de4>  // b.any
  435654:	adrp	x0, 461000 <warn@@Base+0x13330>
  435658:	add	x1, x0, #0xed8
  43565c:	ldr	x0, [sp, #72]
  435660:	bl	434db8 <ferror@plt+0x31528>
  435664:	cmp	w0, #0x0
  435668:	b.ne	4357b0 <ferror@plt+0x31f20>  // b.any
  43566c:	mov	w0, #0x0                   	// #0
  435670:	b	4357c0 <ferror@plt+0x31f30>
  435674:	str	xzr, [sp, #80]
  435678:	str	wzr, [sp, #92]
  43567c:	b	435794 <ferror@plt+0x31f04>
  435680:	ldr	w0, [sp, #92]
  435684:	cmp	w0, #0x0
  435688:	b.eq	4356ac <ferror@plt+0x31e1c>  // b.none
  43568c:	adrp	x0, 461000 <warn@@Base+0x13330>
  435690:	add	x1, x0, #0xee8
  435694:	ldr	x0, [sp, #72]
  435698:	bl	434db8 <ferror@plt+0x31528>
  43569c:	cmp	w0, #0x0
  4356a0:	b.ne	4356ac <ferror@plt+0x31e1c>  // b.any
  4356a4:	mov	w0, #0x0                   	// #0
  4356a8:	b	4357c0 <ferror@plt+0x31f30>
  4356ac:	ldr	w0, [sp, #92]
  4356b0:	lsl	x0, x0, #3
  4356b4:	ldr	x1, [sp, #24]
  4356b8:	add	x0, x1, x0
  4356bc:	ldr	x0, [x0]
  4356c0:	mov	x1, x0
  4356c4:	ldr	x0, [sp, #72]
  4356c8:	bl	434db8 <ferror@plt+0x31528>
  4356cc:	cmp	w0, #0x0
  4356d0:	b.ne	4356dc <ferror@plt+0x31e4c>  // b.any
  4356d4:	mov	w0, #0x0                   	// #0
  4356d8:	b	4357c0 <ferror@plt+0x31f30>
  4356dc:	ldr	w0, [sp, #92]
  4356e0:	lsl	x0, x0, #3
  4356e4:	ldr	x1, [sp, #16]
  4356e8:	add	x0, x1, x0
  4356ec:	ldr	x0, [x0]
  4356f0:	ldr	x1, [sp, #80]
  4356f4:	cmp	x1, x0
  4356f8:	b.eq	43577c <ferror@plt+0x31eec>  // b.none
  4356fc:	ldr	w0, [sp, #92]
  435700:	lsl	x0, x0, #3
  435704:	ldr	x1, [sp, #16]
  435708:	add	x0, x1, x0
  43570c:	ldr	x0, [x0]
  435710:	mov	x4, x0
  435714:	add	x0, sp, #0x30
  435718:	mov	w3, #0x0                   	// #0
  43571c:	mov	w2, #0x0                   	// #0
  435720:	mov	x1, x0
  435724:	mov	x0, x4
  435728:	bl	435248 <ferror@plt+0x319b8>
  43572c:	adrp	x0, 461000 <warn@@Base+0x13330>
  435730:	add	x1, x0, #0xef0
  435734:	ldr	x0, [sp, #72]
  435738:	bl	434db8 <ferror@plt+0x31528>
  43573c:	cmp	w0, #0x0
  435740:	b.eq	43575c <ferror@plt+0x31ecc>  // b.none
  435744:	add	x0, sp, #0x30
  435748:	mov	x1, x0
  43574c:	ldr	x0, [sp, #72]
  435750:	bl	434db8 <ferror@plt+0x31528>
  435754:	cmp	w0, #0x0
  435758:	b.ne	435764 <ferror@plt+0x31ed4>  // b.any
  43575c:	mov	w0, #0x0                   	// #0
  435760:	b	4357c0 <ferror@plt+0x31f30>
  435764:	ldr	w0, [sp, #92]
  435768:	lsl	x0, x0, #3
  43576c:	ldr	x1, [sp, #16]
  435770:	add	x0, x1, x0
  435774:	ldr	x0, [x0]
  435778:	str	x0, [sp, #80]
  43577c:	ldr	x0, [sp, #80]
  435780:	add	x0, x0, #0x1
  435784:	str	x0, [sp, #80]
  435788:	ldr	w0, [sp, #92]
  43578c:	add	w0, w0, #0x1
  435790:	str	w0, [sp, #92]
  435794:	ldr	w0, [sp, #92]
  435798:	lsl	x0, x0, #3
  43579c:	ldr	x1, [sp, #24]
  4357a0:	add	x0, x1, x0
  4357a4:	ldr	x0, [x0]
  4357a8:	cmp	x0, #0x0
  4357ac:	b.ne	435680 <ferror@plt+0x31df0>  // b.any
  4357b0:	adrp	x0, 461000 <warn@@Base+0x13330>
  4357b4:	add	x1, x0, #0xef8
  4357b8:	ldr	x0, [sp, #72]
  4357bc:	bl	434db8 <ferror@plt+0x31528>
  4357c0:	ldp	x29, x30, [sp], #96
  4357c4:	ret
  4357c8:	stp	x29, x30, [sp, #-48]!
  4357cc:	mov	x29, sp
  4357d0:	str	x0, [sp, #24]
  4357d4:	ldr	x0, [sp, #24]
  4357d8:	str	x0, [sp, #40]
  4357dc:	ldr	x0, [sp, #40]
  4357e0:	ldr	x0, [x0, #16]
  4357e4:	cmp	x0, #0x0
  4357e8:	b.ne	43580c <ferror@plt+0x31f7c>  // b.any
  4357ec:	adrp	x0, 462000 <warn@@Base+0x14330>
  4357f0:	add	x3, x0, #0x6e8
  4357f4:	mov	w2, #0x2bd                 	// #701
  4357f8:	adrp	x0, 461000 <warn@@Base+0x13330>
  4357fc:	add	x1, x0, #0xdd8
  435800:	adrp	x0, 461000 <warn@@Base+0x13330>
  435804:	add	x0, x0, #0xdf0
  435808:	bl	4037a0 <__assert_fail@plt>
  43580c:	ldr	x0, [sp, #40]
  435810:	ldr	x0, [x0, #16]
  435814:	ldr	x0, [x0, #8]
  435818:	mov	w1, #0x7c                  	// #124
  43581c:	bl	403560 <strchr@plt>
  435820:	str	x0, [sp, #32]
  435824:	ldr	x0, [sp, #32]
  435828:	cmp	x0, #0x0
  43582c:	b.eq	435858 <ferror@plt+0x31fc8>  // b.none
  435830:	ldr	x0, [sp, #32]
  435834:	add	x0, x0, #0x1
  435838:	ldrb	w0, [x0]
  43583c:	cmp	w0, #0x5b
  435840:	b.ne	435858 <ferror@plt+0x31fc8>  // b.any
  435844:	adrp	x0, 461000 <warn@@Base+0x13330>
  435848:	add	x1, x0, #0xf00
  43584c:	ldr	x0, [sp, #40]
  435850:	bl	434f6c <ferror@plt+0x316dc>
  435854:	b	435868 <ferror@plt+0x31fd8>
  435858:	adrp	x0, 461000 <warn@@Base+0x13330>
  43585c:	add	x1, x0, #0xf08
  435860:	ldr	x0, [sp, #40]
  435864:	bl	434f6c <ferror@plt+0x316dc>
  435868:	ldp	x29, x30, [sp], #48
  43586c:	ret
  435870:	stp	x29, x30, [sp, #-96]!
  435874:	mov	x29, sp
  435878:	str	x19, [sp, #16]
  43587c:	str	x0, [sp, #40]
  435880:	str	w1, [sp, #36]
  435884:	str	w2, [sp, #32]
  435888:	ldr	x0, [sp, #40]
  43588c:	str	x0, [sp, #64]
  435890:	ldr	x0, [sp, #64]
  435894:	ldr	x0, [x0, #16]
  435898:	cmp	x0, #0x0
  43589c:	b.ne	4358c0 <ferror@plt+0x32030>  // b.any
  4358a0:	adrp	x0, 462000 <warn@@Base+0x14330>
  4358a4:	add	x3, x0, #0x6f8
  4358a8:	mov	w2, #0x2cf                 	// #719
  4358ac:	adrp	x0, 461000 <warn@@Base+0x13330>
  4358b0:	add	x1, x0, #0xdd8
  4358b4:	adrp	x0, 461000 <warn@@Base+0x13330>
  4358b8:	add	x0, x0, #0xdf0
  4358bc:	bl	4037a0 <__assert_fail@plt>
  4358c0:	mov	w0, #0xa                   	// #10
  4358c4:	str	w0, [sp, #84]
  4358c8:	ldr	w0, [sp, #36]
  4358cc:	cmp	w0, #0x0
  4358d0:	b.gt	4358e8 <ferror@plt+0x32058>
  4358d4:	str	xzr, [sp, #88]
  4358d8:	ldr	w0, [sp, #84]
  4358dc:	add	w0, w0, #0xf
  4358e0:	str	w0, [sp, #84]
  4358e4:	b	4359d4 <ferror@plt+0x32144>
  4358e8:	ldrsw	x0, [sp, #36]
  4358ec:	lsl	x0, x0, #3
  4358f0:	bl	403290 <xmalloc@plt>
  4358f4:	str	x0, [sp, #88]
  4358f8:	ldr	w0, [sp, #36]
  4358fc:	sub	w0, w0, #0x1
  435900:	str	w0, [sp, #80]
  435904:	b	4359b0 <ferror@plt+0x32120>
  435908:	adrp	x0, 461000 <warn@@Base+0x13330>
  43590c:	add	x1, x0, #0xe88
  435910:	ldr	x0, [sp, #64]
  435914:	bl	434f6c <ferror@plt+0x316dc>
  435918:	cmp	w0, #0x0
  43591c:	b.ne	435930 <ferror@plt+0x320a0>  // b.any
  435920:	ldr	x0, [sp, #88]
  435924:	bl	403510 <free@plt>
  435928:	mov	w0, #0x0                   	// #0
  43592c:	b	435b74 <ferror@plt+0x322e4>
  435930:	ldrsw	x0, [sp, #80]
  435934:	lsl	x0, x0, #3
  435938:	ldr	x1, [sp, #88]
  43593c:	add	x19, x1, x0
  435940:	ldr	x0, [sp, #64]
  435944:	bl	4351d0 <ferror@plt+0x31940>
  435948:	str	x0, [x19]
  43594c:	ldrsw	x0, [sp, #80]
  435950:	lsl	x0, x0, #3
  435954:	ldr	x1, [sp, #88]
  435958:	add	x0, x1, x0
  43595c:	ldr	x0, [x0]
  435960:	cmp	x0, #0x0
  435964:	b.ne	435978 <ferror@plt+0x320e8>  // b.any
  435968:	ldr	x0, [sp, #88]
  43596c:	bl	403510 <free@plt>
  435970:	mov	w0, #0x0                   	// #0
  435974:	b	435b74 <ferror@plt+0x322e4>
  435978:	ldrsw	x0, [sp, #80]
  43597c:	lsl	x0, x0, #3
  435980:	ldr	x1, [sp, #88]
  435984:	add	x0, x1, x0
  435988:	ldr	x0, [x0]
  43598c:	bl	402fd0 <strlen@plt>
  435990:	mov	w1, w0
  435994:	ldr	w0, [sp, #84]
  435998:	add	w0, w1, w0
  43599c:	add	w0, w0, #0x2
  4359a0:	str	w0, [sp, #84]
  4359a4:	ldr	w0, [sp, #80]
  4359a8:	sub	w0, w0, #0x1
  4359ac:	str	w0, [sp, #80]
  4359b0:	ldr	w0, [sp, #80]
  4359b4:	cmp	w0, #0x0
  4359b8:	b.ge	435908 <ferror@plt+0x32078>  // b.tcont
  4359bc:	ldr	w0, [sp, #32]
  4359c0:	cmp	w0, #0x0
  4359c4:	b.eq	4359d4 <ferror@plt+0x32144>  // b.none
  4359c8:	ldr	w0, [sp, #84]
  4359cc:	add	w0, w0, #0x5
  4359d0:	str	w0, [sp, #84]
  4359d4:	ldr	w0, [sp, #84]
  4359d8:	bl	403290 <xmalloc@plt>
  4359dc:	str	x0, [sp, #56]
  4359e0:	mov	x2, #0x6                   	// #6
  4359e4:	adrp	x0, 461000 <warn@@Base+0x13330>
  4359e8:	add	x1, x0, #0xf10
  4359ec:	ldr	x0, [sp, #56]
  4359f0:	bl	402f60 <memcpy@plt>
  4359f4:	ldr	w0, [sp, #36]
  4359f8:	cmp	w0, #0x0
  4359fc:	b.ge	435a34 <ferror@plt+0x321a4>  // b.tcont
  435a00:	ldr	x0, [sp, #56]
  435a04:	bl	402fd0 <strlen@plt>
  435a08:	mov	x1, x0
  435a0c:	ldr	x0, [sp, #56]
  435a10:	add	x2, x0, x1
  435a14:	adrp	x0, 461000 <warn@@Base+0x13330>
  435a18:	add	x1, x0, #0xf18
  435a1c:	mov	x0, x2
  435a20:	ldr	x2, [x1]
  435a24:	str	x2, [x0]
  435a28:	ldur	x1, [x1, #6]
  435a2c:	stur	x1, [x0, #6]
  435a30:	b	435b30 <ferror@plt+0x322a0>
  435a34:	str	wzr, [sp, #76]
  435a38:	b	435aa4 <ferror@plt+0x32214>
  435a3c:	ldr	w0, [sp, #76]
  435a40:	cmp	w0, #0x0
  435a44:	b.le	435a78 <ferror@plt+0x321e8>
  435a48:	ldr	x0, [sp, #56]
  435a4c:	bl	402fd0 <strlen@plt>
  435a50:	mov	x1, x0
  435a54:	ldr	x0, [sp, #56]
  435a58:	add	x2, x0, x1
  435a5c:	adrp	x0, 461000 <warn@@Base+0x13330>
  435a60:	add	x1, x0, #0xee8
  435a64:	mov	x0, x2
  435a68:	ldrh	w2, [x1]
  435a6c:	strh	w2, [x0]
  435a70:	ldrb	w1, [x1, #2]
  435a74:	strb	w1, [x0, #2]
  435a78:	ldrsw	x0, [sp, #76]
  435a7c:	lsl	x0, x0, #3
  435a80:	ldr	x1, [sp, #88]
  435a84:	add	x0, x1, x0
  435a88:	ldr	x0, [x0]
  435a8c:	mov	x1, x0
  435a90:	ldr	x0, [sp, #56]
  435a94:	bl	403260 <strcat@plt>
  435a98:	ldr	w0, [sp, #76]
  435a9c:	add	w0, w0, #0x1
  435aa0:	str	w0, [sp, #76]
  435aa4:	ldr	w1, [sp, #76]
  435aa8:	ldr	w0, [sp, #36]
  435aac:	cmp	w1, w0
  435ab0:	b.lt	435a3c <ferror@plt+0x321ac>  // b.tstop
  435ab4:	ldr	w0, [sp, #32]
  435ab8:	cmp	w0, #0x0
  435abc:	b.eq	435b1c <ferror@plt+0x3228c>  // b.none
  435ac0:	ldr	w0, [sp, #76]
  435ac4:	cmp	w0, #0x0
  435ac8:	b.le	435afc <ferror@plt+0x3226c>
  435acc:	ldr	x0, [sp, #56]
  435ad0:	bl	402fd0 <strlen@plt>
  435ad4:	mov	x1, x0
  435ad8:	ldr	x0, [sp, #56]
  435adc:	add	x2, x0, x1
  435ae0:	adrp	x0, 461000 <warn@@Base+0x13330>
  435ae4:	add	x1, x0, #0xee8
  435ae8:	mov	x0, x2
  435aec:	ldrh	w2, [x1]
  435af0:	strh	w2, [x0]
  435af4:	ldrb	w1, [x1, #2]
  435af8:	strb	w1, [x0, #2]
  435afc:	ldr	x0, [sp, #56]
  435b00:	bl	402fd0 <strlen@plt>
  435b04:	mov	x1, x0
  435b08:	ldr	x0, [sp, #56]
  435b0c:	add	x0, x0, x1
  435b10:	mov	w1, #0x2e2e                	// #11822
  435b14:	movk	w1, #0x2e, lsl #16
  435b18:	str	w1, [x0]
  435b1c:	ldr	w0, [sp, #36]
  435b20:	cmp	w0, #0x0
  435b24:	b.le	435b30 <ferror@plt+0x322a0>
  435b28:	ldr	x0, [sp, #88]
  435b2c:	bl	403510 <free@plt>
  435b30:	ldr	x0, [sp, #56]
  435b34:	bl	402fd0 <strlen@plt>
  435b38:	mov	x1, x0
  435b3c:	ldr	x0, [sp, #56]
  435b40:	add	x0, x0, x1
  435b44:	mov	w1, #0x29                  	// #41
  435b48:	strh	w1, [x0]
  435b4c:	ldr	x1, [sp, #56]
  435b50:	ldr	x0, [sp, #64]
  435b54:	bl	434f6c <ferror@plt+0x316dc>
  435b58:	cmp	w0, #0x0
  435b5c:	b.ne	435b68 <ferror@plt+0x322d8>  // b.any
  435b60:	mov	w0, #0x0                   	// #0
  435b64:	b	435b74 <ferror@plt+0x322e4>
  435b68:	ldr	x0, [sp, #56]
  435b6c:	bl	403510 <free@plt>
  435b70:	mov	w0, #0x1                   	// #1
  435b74:	ldr	x19, [sp, #16]
  435b78:	ldp	x29, x30, [sp], #96
  435b7c:	ret
  435b80:	stp	x29, x30, [sp, #-48]!
  435b84:	mov	x29, sp
  435b88:	str	x0, [sp, #24]
  435b8c:	ldr	x0, [sp, #24]
  435b90:	str	x0, [sp, #40]
  435b94:	ldr	x0, [sp, #40]
  435b98:	ldr	x0, [x0, #16]
  435b9c:	cmp	x0, #0x0
  435ba0:	b.ne	435bc4 <ferror@plt+0x32334>  // b.any
  435ba4:	adrp	x0, 462000 <warn@@Base+0x14330>
  435ba8:	add	x3, x0, #0x710
  435bac:	mov	w2, #0x31c                 	// #796
  435bb0:	adrp	x0, 461000 <warn@@Base+0x13330>
  435bb4:	add	x1, x0, #0xdd8
  435bb8:	adrp	x0, 461000 <warn@@Base+0x13330>
  435bbc:	add	x0, x0, #0xdf0
  435bc0:	bl	4037a0 <__assert_fail@plt>
  435bc4:	adrp	x0, 461000 <warn@@Base+0x13330>
  435bc8:	add	x1, x0, #0xf28
  435bcc:	ldr	x0, [sp, #40]
  435bd0:	bl	434f6c <ferror@plt+0x316dc>
  435bd4:	ldp	x29, x30, [sp], #48
  435bd8:	ret
  435bdc:	stp	x29, x30, [sp, #-112]!
  435be0:	mov	x29, sp
  435be4:	str	x0, [sp, #40]
  435be8:	str	x1, [sp, #32]
  435bec:	str	x2, [sp, #24]
  435bf0:	ldr	x0, [sp, #40]
  435bf4:	str	x0, [sp, #104]
  435bf8:	ldr	x0, [sp, #104]
  435bfc:	ldr	x0, [x0, #16]
  435c00:	cmp	x0, #0x0
  435c04:	b.ne	435c28 <ferror@plt+0x32398>  // b.any
  435c08:	adrp	x0, 462000 <warn@@Base+0x14330>
  435c0c:	add	x3, x0, #0x728
  435c10:	mov	w2, #0x329                 	// #809
  435c14:	adrp	x0, 461000 <warn@@Base+0x13330>
  435c18:	add	x1, x0, #0xdd8
  435c1c:	adrp	x0, 461000 <warn@@Base+0x13330>
  435c20:	add	x0, x0, #0xdf0
  435c24:	bl	4037a0 <__assert_fail@plt>
  435c28:	adrp	x0, 461000 <warn@@Base+0x13330>
  435c2c:	add	x1, x0, #0xe88
  435c30:	ldr	x0, [sp, #104]
  435c34:	bl	434f6c <ferror@plt+0x316dc>
  435c38:	cmp	w0, #0x0
  435c3c:	b.ne	435c48 <ferror@plt+0x323b8>  // b.any
  435c40:	mov	w0, #0x0                   	// #0
  435c44:	b	435cf4 <ferror@plt+0x32464>
  435c48:	ldr	x0, [sp, #32]
  435c4c:	add	x1, sp, #0x50
  435c50:	mov	w3, #0x0                   	// #0
  435c54:	mov	w2, #0x0                   	// #0
  435c58:	bl	435248 <ferror@plt+0x319b8>
  435c5c:	ldr	x0, [sp, #24]
  435c60:	add	x1, sp, #0x38
  435c64:	mov	w3, #0x0                   	// #0
  435c68:	mov	w2, #0x0                   	// #0
  435c6c:	bl	435248 <ferror@plt+0x319b8>
  435c70:	adrp	x0, 461000 <warn@@Base+0x13330>
  435c74:	add	x1, x0, #0xf30
  435c78:	ldr	x0, [sp, #104]
  435c7c:	bl	434cf4 <ferror@plt+0x31464>
  435c80:	cmp	w0, #0x0
  435c84:	b.eq	435cf0 <ferror@plt+0x32460>  // b.none
  435c88:	adrp	x0, 461000 <warn@@Base+0x13330>
  435c8c:	add	x1, x0, #0xf38
  435c90:	ldr	x0, [sp, #104]
  435c94:	bl	434db8 <ferror@plt+0x31528>
  435c98:	cmp	w0, #0x0
  435c9c:	b.eq	435cf0 <ferror@plt+0x32460>  // b.none
  435ca0:	add	x0, sp, #0x50
  435ca4:	mov	x1, x0
  435ca8:	ldr	x0, [sp, #104]
  435cac:	bl	434db8 <ferror@plt+0x31528>
  435cb0:	cmp	w0, #0x0
  435cb4:	b.eq	435cf0 <ferror@plt+0x32460>  // b.none
  435cb8:	adrp	x0, 461000 <warn@@Base+0x13330>
  435cbc:	add	x1, x0, #0xf40
  435cc0:	ldr	x0, [sp, #104]
  435cc4:	bl	434db8 <ferror@plt+0x31528>
  435cc8:	cmp	w0, #0x0
  435ccc:	b.eq	435cf0 <ferror@plt+0x32460>  // b.none
  435cd0:	add	x0, sp, #0x38
  435cd4:	mov	x1, x0
  435cd8:	ldr	x0, [sp, #104]
  435cdc:	bl	434db8 <ferror@plt+0x31528>
  435ce0:	cmp	w0, #0x0
  435ce4:	b.eq	435cf0 <ferror@plt+0x32460>  // b.none
  435ce8:	mov	w0, #0x1                   	// #1
  435cec:	b	435cf4 <ferror@plt+0x32464>
  435cf0:	mov	w0, #0x0                   	// #0
  435cf4:	ldp	x29, x30, [sp], #112
  435cf8:	ret
  435cfc:	stp	x29, x30, [sp, #-176]!
  435d00:	mov	x29, sp
  435d04:	str	x0, [sp, #40]
  435d08:	str	x1, [sp, #32]
  435d0c:	str	x2, [sp, #24]
  435d10:	str	w3, [sp, #20]
  435d14:	ldr	x0, [sp, #40]
  435d18:	str	x0, [sp, #168]
  435d1c:	ldr	x0, [sp, #168]
  435d20:	bl	4351d0 <ferror@plt+0x31940>
  435d24:	str	x0, [sp, #160]
  435d28:	ldr	x0, [sp, #160]
  435d2c:	cmp	x0, #0x0
  435d30:	b.ne	435d3c <ferror@plt+0x324ac>  // b.any
  435d34:	mov	w0, #0x0                   	// #0
  435d38:	b	435e98 <ferror@plt+0x32608>
  435d3c:	ldr	x0, [sp, #32]
  435d40:	cmp	x0, #0x0
  435d44:	b.ne	435db0 <ferror@plt+0x32520>  // b.any
  435d48:	ldr	x0, [sp, #24]
  435d4c:	cmn	x0, #0x1
  435d50:	b.ne	435d6c <ferror@plt+0x324dc>  // b.any
  435d54:	add	x2, sp, #0x38
  435d58:	adrp	x0, 461000 <warn@@Base+0x13330>
  435d5c:	add	x1, x0, #0xf48
  435d60:	mov	x0, x2
  435d64:	bl	403090 <sprintf@plt>
  435d68:	b	435dfc <ferror@plt+0x3256c>
  435d6c:	ldr	x0, [sp, #24]
  435d70:	add	x0, x0, #0x1
  435d74:	mov	x4, x0
  435d78:	add	x0, sp, #0x70
  435d7c:	mov	w3, #0x0                   	// #0
  435d80:	mov	w2, #0x0                   	// #0
  435d84:	mov	x1, x0
  435d88:	mov	x0, x4
  435d8c:	bl	435248 <ferror@plt+0x319b8>
  435d90:	add	x0, sp, #0x70
  435d94:	add	x3, sp, #0x38
  435d98:	mov	x2, x0
  435d9c:	adrp	x0, 461000 <warn@@Base+0x13330>
  435da0:	add	x1, x0, #0xf50
  435da4:	mov	x0, x3
  435da8:	bl	403090 <sprintf@plt>
  435dac:	b	435dfc <ferror@plt+0x3256c>
  435db0:	ldr	x0, [sp, #32]
  435db4:	add	x1, sp, #0x88
  435db8:	mov	w3, #0x0                   	// #0
  435dbc:	mov	w2, #0x0                   	// #0
  435dc0:	bl	435248 <ferror@plt+0x319b8>
  435dc4:	ldr	x0, [sp, #24]
  435dc8:	add	x1, sp, #0x70
  435dcc:	mov	w3, #0x0                   	// #0
  435dd0:	mov	w2, #0x0                   	// #0
  435dd4:	bl	435248 <ferror@plt+0x319b8>
  435dd8:	add	x1, sp, #0x70
  435ddc:	add	x0, sp, #0x88
  435de0:	add	x4, sp, #0x38
  435de4:	mov	x3, x1
  435de8:	mov	x2, x0
  435dec:	adrp	x0, 461000 <warn@@Base+0x13330>
  435df0:	add	x1, x0, #0xf58
  435df4:	mov	x0, x4
  435df8:	bl	403090 <sprintf@plt>
  435dfc:	add	x0, sp, #0x38
  435e00:	mov	x1, x0
  435e04:	ldr	x0, [sp, #168]
  435e08:	bl	434f6c <ferror@plt+0x316dc>
  435e0c:	cmp	w0, #0x0
  435e10:	b.ne	435e1c <ferror@plt+0x3258c>  // b.any
  435e14:	mov	w0, #0x0                   	// #0
  435e18:	b	435e98 <ferror@plt+0x32608>
  435e1c:	adrp	x0, 461000 <warn@@Base+0x13330>
  435e20:	add	x1, x0, #0xf68
  435e24:	ldr	x0, [sp, #160]
  435e28:	bl	4034b0 <strcmp@plt>
  435e2c:	cmp	w0, #0x0
  435e30:	b.eq	435e68 <ferror@plt+0x325d8>  // b.none
  435e34:	adrp	x0, 461000 <warn@@Base+0x13330>
  435e38:	add	x1, x0, #0xf40
  435e3c:	ldr	x0, [sp, #168]
  435e40:	bl	434db8 <ferror@plt+0x31528>
  435e44:	cmp	w0, #0x0
  435e48:	b.eq	435e60 <ferror@plt+0x325d0>  // b.none
  435e4c:	ldr	x1, [sp, #160]
  435e50:	ldr	x0, [sp, #168]
  435e54:	bl	434db8 <ferror@plt+0x31528>
  435e58:	cmp	w0, #0x0
  435e5c:	b.ne	435e68 <ferror@plt+0x325d8>  // b.any
  435e60:	mov	w0, #0x0                   	// #0
  435e64:	b	435e98 <ferror@plt+0x32608>
  435e68:	ldr	w0, [sp, #20]
  435e6c:	cmp	w0, #0x0
  435e70:	b.eq	435e94 <ferror@plt+0x32604>  // b.none
  435e74:	adrp	x0, 461000 <warn@@Base+0x13330>
  435e78:	add	x1, x0, #0xf70
  435e7c:	ldr	x0, [sp, #168]
  435e80:	bl	434db8 <ferror@plt+0x31528>
  435e84:	cmp	w0, #0x0
  435e88:	b.ne	435e94 <ferror@plt+0x32604>  // b.any
  435e8c:	mov	w0, #0x0                   	// #0
  435e90:	b	435e98 <ferror@plt+0x32608>
  435e94:	mov	w0, #0x1                   	// #1
  435e98:	ldp	x29, x30, [sp], #176
  435e9c:	ret
  435ea0:	stp	x29, x30, [sp, #-48]!
  435ea4:	mov	x29, sp
  435ea8:	str	x0, [sp, #24]
  435eac:	str	w1, [sp, #20]
  435eb0:	ldr	x0, [sp, #24]
  435eb4:	str	x0, [sp, #40]
  435eb8:	adrp	x0, 461000 <warn@@Base+0x13330>
  435ebc:	add	x1, x0, #0xe88
  435ec0:	ldr	x0, [sp, #40]
  435ec4:	bl	434f6c <ferror@plt+0x316dc>
  435ec8:	cmp	w0, #0x0
  435ecc:	b.ne	435ed8 <ferror@plt+0x32648>  // b.any
  435ed0:	mov	w0, #0x0                   	// #0
  435ed4:	b	435f40 <ferror@plt+0x326b0>
  435ed8:	adrp	x0, 461000 <warn@@Base+0x13330>
  435edc:	add	x1, x0, #0xf80
  435ee0:	ldr	x0, [sp, #40]
  435ee4:	bl	434cf4 <ferror@plt+0x31464>
  435ee8:	cmp	w0, #0x0
  435eec:	b.eq	435f08 <ferror@plt+0x32678>  // b.none
  435ef0:	adrp	x0, 461000 <warn@@Base+0x13330>
  435ef4:	add	x1, x0, #0xef8
  435ef8:	ldr	x0, [sp, #40]
  435efc:	bl	434db8 <ferror@plt+0x31528>
  435f00:	cmp	w0, #0x0
  435f04:	b.ne	435f10 <ferror@plt+0x32680>  // b.any
  435f08:	mov	w0, #0x0                   	// #0
  435f0c:	b	435f40 <ferror@plt+0x326b0>
  435f10:	ldr	w0, [sp, #20]
  435f14:	cmp	w0, #0x0
  435f18:	b.eq	435f3c <ferror@plt+0x326ac>  // b.none
  435f1c:	adrp	x0, 461000 <warn@@Base+0x13330>
  435f20:	add	x1, x0, #0xf88
  435f24:	ldr	x0, [sp, #40]
  435f28:	bl	434db8 <ferror@plt+0x31528>
  435f2c:	cmp	w0, #0x0
  435f30:	b.ne	435f3c <ferror@plt+0x326ac>  // b.any
  435f34:	mov	w0, #0x0                   	// #0
  435f38:	b	435f40 <ferror@plt+0x326b0>
  435f3c:	mov	w0, #0x1                   	// #1
  435f40:	ldp	x29, x30, [sp], #48
  435f44:	ret
  435f48:	stp	x29, x30, [sp, #-48]!
  435f4c:	mov	x29, sp
  435f50:	str	x0, [sp, #24]
  435f54:	ldr	x0, [sp, #24]
  435f58:	str	x0, [sp, #40]
  435f5c:	adrp	x0, 461000 <warn@@Base+0x13330>
  435f60:	add	x1, x0, #0xe88
  435f64:	ldr	x0, [sp, #40]
  435f68:	bl	434f6c <ferror@plt+0x316dc>
  435f6c:	cmp	w0, #0x0
  435f70:	b.ne	435f7c <ferror@plt+0x326ec>  // b.any
  435f74:	mov	w0, #0x0                   	// #0
  435f78:	b	436004 <ferror@plt+0x32774>
  435f7c:	ldr	x0, [sp, #40]
  435f80:	bl	4351d0 <ferror@plt+0x31940>
  435f84:	str	x0, [sp, #32]
  435f88:	ldr	x0, [sp, #32]
  435f8c:	cmp	x0, #0x0
  435f90:	b.ne	435f9c <ferror@plt+0x3270c>  // b.any
  435f94:	mov	w0, #0x0                   	// #0
  435f98:	b	436004 <ferror@plt+0x32774>
  435f9c:	adrp	x0, 461000 <warn@@Base+0x13330>
  435fa0:	add	x1, x0, #0xe88
  435fa4:	ldr	x0, [sp, #40]
  435fa8:	bl	434f6c <ferror@plt+0x316dc>
  435fac:	cmp	w0, #0x0
  435fb0:	b.eq	436000 <ferror@plt+0x32770>  // b.none
  435fb4:	adrp	x0, 461000 <warn@@Base+0x13330>
  435fb8:	add	x1, x0, #0xe20
  435fbc:	ldr	x0, [sp, #40]
  435fc0:	bl	434cf4 <ferror@plt+0x31464>
  435fc4:	cmp	w0, #0x0
  435fc8:	b.eq	436000 <ferror@plt+0x32770>  // b.none
  435fcc:	ldr	x1, [sp, #32]
  435fd0:	ldr	x0, [sp, #40]
  435fd4:	bl	434cf4 <ferror@plt+0x31464>
  435fd8:	cmp	w0, #0x0
  435fdc:	b.eq	436000 <ferror@plt+0x32770>  // b.none
  435fe0:	adrp	x0, 461000 <warn@@Base+0x13330>
  435fe4:	add	x1, x0, #0xf98
  435fe8:	ldr	x0, [sp, #40]
  435fec:	bl	434db8 <ferror@plt+0x31528>
  435ff0:	cmp	w0, #0x0
  435ff4:	b.eq	436000 <ferror@plt+0x32770>  // b.none
  435ff8:	mov	w0, #0x1                   	// #1
  435ffc:	b	436004 <ferror@plt+0x32774>
  436000:	mov	w0, #0x0                   	// #0
  436004:	ldp	x29, x30, [sp], #48
  436008:	ret
  43600c:	stp	x29, x30, [sp, #-112]!
  436010:	mov	x29, sp
  436014:	str	x19, [sp, #16]
  436018:	str	x0, [sp, #56]
  43601c:	str	w1, [sp, #52]
  436020:	str	w2, [sp, #48]
  436024:	str	w3, [sp, #44]
  436028:	ldr	x0, [sp, #56]
  43602c:	str	x0, [sp, #72]
  436030:	mov	w0, #0xa                   	// #10
  436034:	str	w0, [sp, #108]
  436038:	ldr	w0, [sp, #52]
  43603c:	cmp	w0, #0x0
  436040:	b.ne	43604c <ferror@plt+0x327bc>  // b.any
  436044:	str	xzr, [sp, #96]
  436048:	b	436128 <ferror@plt+0x32898>
  43604c:	adrp	x0, 461000 <warn@@Base+0x13330>
  436050:	add	x1, x0, #0xe88
  436054:	ldr	x0, [sp, #72]
  436058:	bl	434f6c <ferror@plt+0x316dc>
  43605c:	cmp	w0, #0x0
  436060:	b.ne	43606c <ferror@plt+0x327dc>  // b.any
  436064:	mov	w0, #0x0                   	// #0
  436068:	b	436414 <ferror@plt+0x32b84>
  43606c:	ldr	x0, [sp, #72]
  436070:	bl	4351d0 <ferror@plt+0x31940>
  436074:	str	x0, [sp, #96]
  436078:	ldr	x0, [sp, #96]
  43607c:	cmp	x0, #0x0
  436080:	b.ne	43608c <ferror@plt+0x327fc>  // b.any
  436084:	mov	w0, #0x0                   	// #0
  436088:	b	436414 <ferror@plt+0x32b84>
  43608c:	mov	x2, #0x6                   	// #6
  436090:	adrp	x0, 461000 <warn@@Base+0x13330>
  436094:	add	x1, x0, #0xfa0
  436098:	ldr	x0, [sp, #96]
  43609c:	bl	403210 <strncmp@plt>
  4360a0:	cmp	w0, #0x0
  4360a4:	b.ne	4360d0 <ferror@plt+0x32840>  // b.any
  4360a8:	ldr	x0, [sp, #96]
  4360ac:	add	x0, x0, #0x6
  4360b0:	mov	w1, #0x20                  	// #32
  4360b4:	bl	403560 <strchr@plt>
  4360b8:	cmp	x0, #0x0
  4360bc:	b.ne	4360d0 <ferror@plt+0x32840>  // b.any
  4360c0:	ldr	x0, [sp, #96]
  4360c4:	add	x0, x0, #0x6
  4360c8:	str	x0, [sp, #96]
  4360cc:	b	436110 <ferror@plt+0x32880>
  4360d0:	mov	x2, #0xc                   	// #12
  4360d4:	adrp	x0, 461000 <warn@@Base+0x13330>
  4360d8:	add	x1, x0, #0xfa8
  4360dc:	ldr	x0, [sp, #96]
  4360e0:	bl	403210 <strncmp@plt>
  4360e4:	cmp	w0, #0x0
  4360e8:	b.ne	436110 <ferror@plt+0x32880>  // b.any
  4360ec:	ldr	x0, [sp, #96]
  4360f0:	add	x0, x0, #0xc
  4360f4:	mov	w1, #0x20                  	// #32
  4360f8:	bl	403560 <strchr@plt>
  4360fc:	cmp	x0, #0x0
  436100:	b.ne	436110 <ferror@plt+0x32880>  // b.any
  436104:	ldr	x0, [sp, #96]
  436108:	add	x0, x0, #0xc
  43610c:	str	x0, [sp, #96]
  436110:	ldr	x0, [sp, #96]
  436114:	bl	402fd0 <strlen@plt>
  436118:	mov	w1, w0
  43611c:	ldr	w0, [sp, #108]
  436120:	add	w0, w0, w1
  436124:	str	w0, [sp, #108]
  436128:	ldr	w0, [sp, #48]
  43612c:	cmp	w0, #0x0
  436130:	b.gt	436148 <ferror@plt+0x328b8>
  436134:	str	xzr, [sp, #88]
  436138:	ldr	w0, [sp, #108]
  43613c:	add	w0, w0, #0xf
  436140:	str	w0, [sp, #108]
  436144:	b	436234 <ferror@plt+0x329a4>
  436148:	ldrsw	x0, [sp, #48]
  43614c:	lsl	x0, x0, #3
  436150:	bl	403290 <xmalloc@plt>
  436154:	str	x0, [sp, #88]
  436158:	ldr	w0, [sp, #48]
  43615c:	sub	w0, w0, #0x1
  436160:	str	w0, [sp, #84]
  436164:	b	436210 <ferror@plt+0x32980>
  436168:	adrp	x0, 461000 <warn@@Base+0x13330>
  43616c:	add	x1, x0, #0xe88
  436170:	ldr	x0, [sp, #72]
  436174:	bl	434f6c <ferror@plt+0x316dc>
  436178:	cmp	w0, #0x0
  43617c:	b.ne	436190 <ferror@plt+0x32900>  // b.any
  436180:	ldr	x0, [sp, #88]
  436184:	bl	403510 <free@plt>
  436188:	mov	w0, #0x0                   	// #0
  43618c:	b	436414 <ferror@plt+0x32b84>
  436190:	ldrsw	x0, [sp, #84]
  436194:	lsl	x0, x0, #3
  436198:	ldr	x1, [sp, #88]
  43619c:	add	x19, x1, x0
  4361a0:	ldr	x0, [sp, #72]
  4361a4:	bl	4351d0 <ferror@plt+0x31940>
  4361a8:	str	x0, [x19]
  4361ac:	ldrsw	x0, [sp, #84]
  4361b0:	lsl	x0, x0, #3
  4361b4:	ldr	x1, [sp, #88]
  4361b8:	add	x0, x1, x0
  4361bc:	ldr	x0, [x0]
  4361c0:	cmp	x0, #0x0
  4361c4:	b.ne	4361d8 <ferror@plt+0x32948>  // b.any
  4361c8:	ldr	x0, [sp, #88]
  4361cc:	bl	403510 <free@plt>
  4361d0:	mov	w0, #0x0                   	// #0
  4361d4:	b	436414 <ferror@plt+0x32b84>
  4361d8:	ldrsw	x0, [sp, #84]
  4361dc:	lsl	x0, x0, #3
  4361e0:	ldr	x1, [sp, #88]
  4361e4:	add	x0, x1, x0
  4361e8:	ldr	x0, [x0]
  4361ec:	bl	402fd0 <strlen@plt>
  4361f0:	mov	w1, w0
  4361f4:	ldr	w0, [sp, #108]
  4361f8:	add	w0, w1, w0
  4361fc:	add	w0, w0, #0x2
  436200:	str	w0, [sp, #108]
  436204:	ldr	w0, [sp, #84]
  436208:	sub	w0, w0, #0x1
  43620c:	str	w0, [sp, #84]
  436210:	ldr	w0, [sp, #84]
  436214:	cmp	w0, #0x0
  436218:	b.ge	436168 <ferror@plt+0x328d8>  // b.tcont
  43621c:	ldr	w0, [sp, #44]
  436220:	cmp	w0, #0x0
  436224:	b.eq	436234 <ferror@plt+0x329a4>  // b.none
  436228:	ldr	w0, [sp, #108]
  43622c:	add	w0, w0, #0x5
  436230:	str	w0, [sp, #108]
  436234:	ldr	w0, [sp, #108]
  436238:	bl	403290 <xmalloc@plt>
  43623c:	str	x0, [sp, #64]
  436240:	ldr	w0, [sp, #52]
  436244:	cmp	w0, #0x0
  436248:	b.ne	436258 <ferror@plt+0x329c8>  // b.any
  43624c:	ldr	x0, [sp, #64]
  436250:	strb	wzr, [x0]
  436254:	b	436264 <ferror@plt+0x329d4>
  436258:	ldr	x1, [sp, #96]
  43625c:	ldr	x0, [sp, #64]
  436260:	bl	403610 <strcpy@plt>
  436264:	ldr	x0, [sp, #64]
  436268:	bl	402fd0 <strlen@plt>
  43626c:	mov	x1, x0
  436270:	ldr	x0, [sp, #64]
  436274:	add	x2, x0, x1
  436278:	adrp	x0, 461000 <warn@@Base+0x13330>
  43627c:	add	x1, x0, #0xfb8
  436280:	mov	x0, x2
  436284:	ldr	w2, [x1]
  436288:	str	w2, [x0]
  43628c:	ldrh	w1, [x1, #4]
  436290:	strh	w1, [x0, #4]
  436294:	ldr	w0, [sp, #48]
  436298:	cmp	w0, #0x0
  43629c:	b.ge	4362d4 <ferror@plt+0x32a44>  // b.tcont
  4362a0:	ldr	x0, [sp, #64]
  4362a4:	bl	402fd0 <strlen@plt>
  4362a8:	mov	x1, x0
  4362ac:	ldr	x0, [sp, #64]
  4362b0:	add	x2, x0, x1
  4362b4:	adrp	x0, 461000 <warn@@Base+0x13330>
  4362b8:	add	x1, x0, #0xf18
  4362bc:	mov	x0, x2
  4362c0:	ldr	x2, [x1]
  4362c4:	str	x2, [x0]
  4362c8:	ldur	x1, [x1, #6]
  4362cc:	stur	x1, [x0, #6]
  4362d0:	b	4363d0 <ferror@plt+0x32b40>
  4362d4:	str	wzr, [sp, #80]
  4362d8:	b	436344 <ferror@plt+0x32ab4>
  4362dc:	ldr	w0, [sp, #80]
  4362e0:	cmp	w0, #0x0
  4362e4:	b.le	436318 <ferror@plt+0x32a88>
  4362e8:	ldr	x0, [sp, #64]
  4362ec:	bl	402fd0 <strlen@plt>
  4362f0:	mov	x1, x0
  4362f4:	ldr	x0, [sp, #64]
  4362f8:	add	x2, x0, x1
  4362fc:	adrp	x0, 461000 <warn@@Base+0x13330>
  436300:	add	x1, x0, #0xee8
  436304:	mov	x0, x2
  436308:	ldrh	w2, [x1]
  43630c:	strh	w2, [x0]
  436310:	ldrb	w1, [x1, #2]
  436314:	strb	w1, [x0, #2]
  436318:	ldrsw	x0, [sp, #80]
  43631c:	lsl	x0, x0, #3
  436320:	ldr	x1, [sp, #88]
  436324:	add	x0, x1, x0
  436328:	ldr	x0, [x0]
  43632c:	mov	x1, x0
  436330:	ldr	x0, [sp, #64]
  436334:	bl	403260 <strcat@plt>
  436338:	ldr	w0, [sp, #80]
  43633c:	add	w0, w0, #0x1
  436340:	str	w0, [sp, #80]
  436344:	ldr	w1, [sp, #80]
  436348:	ldr	w0, [sp, #48]
  43634c:	cmp	w1, w0
  436350:	b.lt	4362dc <ferror@plt+0x32a4c>  // b.tstop
  436354:	ldr	w0, [sp, #44]
  436358:	cmp	w0, #0x0
  43635c:	b.eq	4363bc <ferror@plt+0x32b2c>  // b.none
  436360:	ldr	w0, [sp, #80]
  436364:	cmp	w0, #0x0
  436368:	b.le	43639c <ferror@plt+0x32b0c>
  43636c:	ldr	x0, [sp, #64]
  436370:	bl	402fd0 <strlen@plt>
  436374:	mov	x1, x0
  436378:	ldr	x0, [sp, #64]
  43637c:	add	x2, x0, x1
  436380:	adrp	x0, 461000 <warn@@Base+0x13330>
  436384:	add	x1, x0, #0xee8
  436388:	mov	x0, x2
  43638c:	ldrh	w2, [x1]
  436390:	strh	w2, [x0]
  436394:	ldrb	w1, [x1, #2]
  436398:	strb	w1, [x0, #2]
  43639c:	ldr	x0, [sp, #64]
  4363a0:	bl	402fd0 <strlen@plt>
  4363a4:	mov	x1, x0
  4363a8:	ldr	x0, [sp, #64]
  4363ac:	add	x0, x0, x1
  4363b0:	mov	w1, #0x2e2e                	// #11822
  4363b4:	movk	w1, #0x2e, lsl #16
  4363b8:	str	w1, [x0]
  4363bc:	ldr	w0, [sp, #48]
  4363c0:	cmp	w0, #0x0
  4363c4:	b.le	4363d0 <ferror@plt+0x32b40>
  4363c8:	ldr	x0, [sp, #88]
  4363cc:	bl	403510 <free@plt>
  4363d0:	ldr	x0, [sp, #64]
  4363d4:	bl	402fd0 <strlen@plt>
  4363d8:	mov	x1, x0
  4363dc:	ldr	x0, [sp, #64]
  4363e0:	add	x0, x0, x1
  4363e4:	mov	w1, #0x29                  	// #41
  4363e8:	strh	w1, [x0]
  4363ec:	ldr	x1, [sp, #64]
  4363f0:	ldr	x0, [sp, #72]
  4363f4:	bl	434f6c <ferror@plt+0x316dc>
  4363f8:	cmp	w0, #0x0
  4363fc:	b.ne	436408 <ferror@plt+0x32b78>  // b.any
  436400:	mov	w0, #0x0                   	// #0
  436404:	b	436414 <ferror@plt+0x32b84>
  436408:	ldr	x0, [sp, #64]
  43640c:	bl	403510 <free@plt>
  436410:	mov	w0, #0x1                   	// #1
  436414:	ldr	x19, [sp, #16]
  436418:	ldp	x29, x30, [sp], #112
  43641c:	ret
  436420:	stp	x29, x30, [sp, #-48]!
  436424:	mov	x29, sp
  436428:	str	x0, [sp, #24]
  43642c:	ldr	x0, [sp, #24]
  436430:	str	x0, [sp, #40]
  436434:	adrp	x0, 461000 <warn@@Base+0x13330>
  436438:	add	x1, x0, #0xfc0
  43643c:	ldr	x0, [sp, #40]
  436440:	bl	434f6c <ferror@plt+0x316dc>
  436444:	ldp	x29, x30, [sp], #48
  436448:	ret
  43644c:	stp	x29, x30, [sp, #-48]!
  436450:	mov	x29, sp
  436454:	str	x0, [sp, #24]
  436458:	ldr	x0, [sp, #24]
  43645c:	str	x0, [sp, #40]
  436460:	adrp	x0, 461000 <warn@@Base+0x13330>
  436464:	add	x1, x0, #0xfc8
  436468:	ldr	x0, [sp, #40]
  43646c:	bl	434f6c <ferror@plt+0x316dc>
  436470:	ldp	x29, x30, [sp], #48
  436474:	ret
  436478:	stp	x29, x30, [sp, #-112]!
  43647c:	mov	x29, sp
  436480:	str	x0, [sp, #40]
  436484:	str	x1, [sp, #32]
  436488:	str	w2, [sp, #28]
  43648c:	str	w3, [sp, #24]
  436490:	str	w4, [sp, #20]
  436494:	ldr	x0, [sp, #40]
  436498:	str	x0, [sp, #104]
  43649c:	ldr	x0, [sp, #104]
  4364a0:	ldr	w0, [x0, #8]
  4364a4:	add	w1, w0, #0x2
  4364a8:	ldr	x0, [sp, #104]
  4364ac:	str	w1, [x0, #8]
  4364b0:	ldr	w0, [sp, #24]
  4364b4:	cmp	w0, #0x0
  4364b8:	b.eq	4364c8 <ferror@plt+0x32c38>  // b.none
  4364bc:	adrp	x0, 461000 <warn@@Base+0x13330>
  4364c0:	add	x0, x0, #0xfd8
  4364c4:	b	4364d0 <ferror@plt+0x32c40>
  4364c8:	adrp	x0, 461000 <warn@@Base+0x13330>
  4364cc:	add	x0, x0, #0xfe0
  4364d0:	mov	x1, x0
  4364d4:	ldr	x0, [sp, #104]
  4364d8:	bl	434c64 <ferror@plt+0x313d4>
  4364dc:	cmp	w0, #0x0
  4364e0:	b.ne	4364ec <ferror@plt+0x32c5c>  // b.any
  4364e4:	mov	w0, #0x0                   	// #0
  4364e8:	b	436680 <ferror@plt+0x32df0>
  4364ec:	ldr	x0, [sp, #32]
  4364f0:	cmp	x0, #0x0
  4364f4:	b.eq	436514 <ferror@plt+0x32c84>  // b.none
  4364f8:	ldr	x1, [sp, #32]
  4364fc:	ldr	x0, [sp, #104]
  436500:	bl	434db8 <ferror@plt+0x31528>
  436504:	cmp	w0, #0x0
  436508:	b.ne	43654c <ferror@plt+0x32cbc>  // b.any
  43650c:	mov	w0, #0x0                   	// #0
  436510:	b	436680 <ferror@plt+0x32df0>
  436514:	add	x3, sp, #0x50
  436518:	ldr	w2, [sp, #28]
  43651c:	adrp	x0, 461000 <warn@@Base+0x13330>
  436520:	add	x1, x0, #0xfe8
  436524:	mov	x0, x3
  436528:	bl	403090 <sprintf@plt>
  43652c:	add	x0, sp, #0x50
  436530:	mov	x1, x0
  436534:	ldr	x0, [sp, #104]
  436538:	bl	434db8 <ferror@plt+0x31528>
  43653c:	cmp	w0, #0x0
  436540:	b.ne	43654c <ferror@plt+0x32cbc>  // b.any
  436544:	mov	w0, #0x0                   	// #0
  436548:	b	436680 <ferror@plt+0x32df0>
  43654c:	adrp	x0, 461000 <warn@@Base+0x13330>
  436550:	add	x1, x0, #0xff8
  436554:	ldr	x0, [sp, #104]
  436558:	bl	434db8 <ferror@plt+0x31528>
  43655c:	cmp	w0, #0x0
  436560:	b.ne	43656c <ferror@plt+0x32cdc>  // b.any
  436564:	mov	w0, #0x0                   	// #0
  436568:	b	436680 <ferror@plt+0x32df0>
  43656c:	ldr	w0, [sp, #20]
  436570:	cmp	w0, #0x0
  436574:	b.ne	436584 <ferror@plt+0x32cf4>  // b.any
  436578:	ldr	x0, [sp, #32]
  43657c:	cmp	x0, #0x0
  436580:	b.eq	43664c <ferror@plt+0x32dbc>  // b.none
  436584:	adrp	x0, 462000 <warn@@Base+0x14330>
  436588:	add	x1, x0, #0x0
  43658c:	ldr	x0, [sp, #104]
  436590:	bl	434db8 <ferror@plt+0x31528>
  436594:	cmp	w0, #0x0
  436598:	b.ne	4365a4 <ferror@plt+0x32d14>  // b.any
  43659c:	mov	w0, #0x0                   	// #0
  4365a0:	b	436680 <ferror@plt+0x32df0>
  4365a4:	ldr	w0, [sp, #20]
  4365a8:	cmp	w0, #0x0
  4365ac:	b.eq	4365e8 <ferror@plt+0x32d58>  // b.none
  4365b0:	add	x3, sp, #0x30
  4365b4:	ldr	w2, [sp, #20]
  4365b8:	adrp	x0, 462000 <warn@@Base+0x14330>
  4365bc:	add	x1, x0, #0x8
  4365c0:	mov	x0, x3
  4365c4:	bl	403090 <sprintf@plt>
  4365c8:	add	x0, sp, #0x30
  4365cc:	mov	x1, x0
  4365d0:	ldr	x0, [sp, #104]
  4365d4:	bl	434db8 <ferror@plt+0x31528>
  4365d8:	cmp	w0, #0x0
  4365dc:	b.ne	4365e8 <ferror@plt+0x32d58>  // b.any
  4365e0:	mov	w0, #0x0                   	// #0
  4365e4:	b	436680 <ferror@plt+0x32df0>
  4365e8:	ldr	x0, [sp, #32]
  4365ec:	cmp	x0, #0x0
  4365f0:	b.eq	43662c <ferror@plt+0x32d9c>  // b.none
  4365f4:	add	x3, sp, #0x30
  4365f8:	ldr	w2, [sp, #28]
  4365fc:	adrp	x0, 462000 <warn@@Base+0x14330>
  436600:	add	x1, x0, #0x18
  436604:	mov	x0, x3
  436608:	bl	403090 <sprintf@plt>
  43660c:	add	x0, sp, #0x30
  436610:	mov	x1, x0
  436614:	ldr	x0, [sp, #104]
  436618:	bl	434db8 <ferror@plt+0x31528>
  43661c:	cmp	w0, #0x0
  436620:	b.ne	43662c <ferror@plt+0x32d9c>  // b.any
  436624:	mov	w0, #0x0                   	// #0
  436628:	b	436680 <ferror@plt+0x32df0>
  43662c:	adrp	x0, 462000 <warn@@Base+0x14330>
  436630:	add	x1, x0, #0x20
  436634:	ldr	x0, [sp, #104]
  436638:	bl	434db8 <ferror@plt+0x31528>
  43663c:	cmp	w0, #0x0
  436640:	b.ne	43664c <ferror@plt+0x32dbc>  // b.any
  436644:	mov	w0, #0x0                   	// #0
  436648:	b	436680 <ferror@plt+0x32df0>
  43664c:	adrp	x0, 462000 <warn@@Base+0x14330>
  436650:	add	x1, x0, #0x28
  436654:	ldr	x0, [sp, #104]
  436658:	bl	434db8 <ferror@plt+0x31528>
  43665c:	cmp	w0, #0x0
  436660:	b.ne	43666c <ferror@plt+0x32ddc>  // b.any
  436664:	mov	w0, #0x0                   	// #0
  436668:	b	436680 <ferror@plt+0x32df0>
  43666c:	ldr	x0, [sp, #104]
  436670:	ldr	x0, [x0, #16]
  436674:	str	wzr, [x0, #16]
  436678:	ldr	x0, [sp, #104]
  43667c:	bl	435170 <ferror@plt+0x318e0>
  436680:	ldp	x29, x30, [sp], #112
  436684:	ret
  436688:	stp	x29, x30, [sp, #-64]!
  43668c:	mov	x29, sp
  436690:	str	x0, [sp, #24]
  436694:	str	w1, [sp, #20]
  436698:	str	xzr, [sp, #56]
  43669c:	ldr	x0, [sp, #24]
  4366a0:	ldr	x0, [x0, #16]
  4366a4:	cmp	x0, #0x0
  4366a8:	b.ne	4366cc <ferror@plt+0x32e3c>  // b.any
  4366ac:	adrp	x0, 462000 <warn@@Base+0x14330>
  4366b0:	add	x3, x0, #0x738
  4366b4:	mov	w2, #0x453                 	// #1107
  4366b8:	adrp	x0, 461000 <warn@@Base+0x13330>
  4366bc:	add	x1, x0, #0xdd8
  4366c0:	adrp	x0, 461000 <warn@@Base+0x13330>
  4366c4:	add	x0, x0, #0xdf0
  4366c8:	bl	4037a0 <__assert_fail@plt>
  4366cc:	ldr	x0, [sp, #24]
  4366d0:	ldr	x0, [x0, #16]
  4366d4:	ldr	w0, [x0, #16]
  4366d8:	ldr	w1, [sp, #20]
  4366dc:	cmp	w1, w0
  4366e0:	b.ne	4366ec <ferror@plt+0x32e5c>  // b.any
  4366e4:	mov	w0, #0x1                   	// #1
  4366e8:	b	436848 <ferror@plt+0x32fb8>
  4366ec:	ldr	w0, [sp, #20]
  4366f0:	cmp	w0, #0x3
  4366f4:	b.eq	436768 <ferror@plt+0x32ed8>  // b.none
  4366f8:	ldr	w0, [sp, #20]
  4366fc:	cmp	w0, #0x3
  436700:	b.hi	436778 <ferror@plt+0x32ee8>  // b.pmore
  436704:	ldr	w0, [sp, #20]
  436708:	cmp	w0, #0x2
  43670c:	b.eq	436748 <ferror@plt+0x32eb8>  // b.none
  436710:	ldr	w0, [sp, #20]
  436714:	cmp	w0, #0x2
  436718:	b.hi	436778 <ferror@plt+0x32ee8>  // b.pmore
  43671c:	ldr	w0, [sp, #20]
  436720:	cmp	w0, #0x0
  436724:	b.eq	436738 <ferror@plt+0x32ea8>  // b.none
  436728:	ldr	w0, [sp, #20]
  43672c:	cmp	w0, #0x1
  436730:	b.eq	436758 <ferror@plt+0x32ec8>  // b.none
  436734:	b	436778 <ferror@plt+0x32ee8>
  436738:	adrp	x0, 462000 <warn@@Base+0x14330>
  43673c:	add	x0, x0, #0x30
  436740:	str	x0, [sp, #56]
  436744:	b	43677c <ferror@plt+0x32eec>
  436748:	adrp	x0, 462000 <warn@@Base+0x14330>
  43674c:	add	x0, x0, #0x38
  436750:	str	x0, [sp, #56]
  436754:	b	43677c <ferror@plt+0x32eec>
  436758:	adrp	x0, 462000 <warn@@Base+0x14330>
  43675c:	add	x0, x0, #0x40
  436760:	str	x0, [sp, #56]
  436764:	b	43677c <ferror@plt+0x32eec>
  436768:	adrp	x0, 462000 <warn@@Base+0x14330>
  43676c:	add	x0, x0, #0x50
  436770:	str	x0, [sp, #56]
  436774:	b	43677c <ferror@plt+0x32eec>
  436778:	bl	403400 <abort@plt>
  43677c:	ldr	x0, [sp, #24]
  436780:	ldr	x0, [x0, #16]
  436784:	ldr	x0, [x0, #8]
  436788:	str	x0, [sp, #48]
  43678c:	ldr	x0, [sp, #48]
  436790:	bl	402fd0 <strlen@plt>
  436794:	str	w0, [sp, #44]
  436798:	ldr	w0, [sp, #44]
  43679c:	sub	w0, w0, #0x1
  4367a0:	mov	w0, w0
  4367a4:	ldr	x1, [sp, #48]
  4367a8:	add	x0, x1, x0
  4367ac:	ldrb	w0, [x0]
  4367b0:	cmp	w0, #0x20
  4367b4:	b.eq	4367d8 <ferror@plt+0x32f48>  // b.none
  4367b8:	adrp	x0, 462000 <warn@@Base+0x14330>
  4367bc:	add	x3, x0, #0x738
  4367c0:	mov	w2, #0x470                 	// #1136
  4367c4:	adrp	x0, 461000 <warn@@Base+0x13330>
  4367c8:	add	x1, x0, #0xdd8
  4367cc:	adrp	x0, 462000 <warn@@Base+0x14330>
  4367d0:	add	x0, x0, #0x60
  4367d4:	bl	4037a0 <__assert_fail@plt>
  4367d8:	ldr	w0, [sp, #44]
  4367dc:	sub	w0, w0, #0x1
  4367e0:	mov	w0, w0
  4367e4:	ldr	x1, [sp, #48]
  4367e8:	add	x0, x1, x0
  4367ec:	strb	wzr, [x0]
  4367f0:	ldr	x1, [sp, #56]
  4367f4:	ldr	x0, [sp, #24]
  4367f8:	bl	434db8 <ferror@plt+0x31528>
  4367fc:	cmp	w0, #0x0
  436800:	b.eq	43682c <ferror@plt+0x32f9c>  // b.none
  436804:	adrp	x0, 462000 <warn@@Base+0x14330>
  436808:	add	x1, x0, #0x78
  43680c:	ldr	x0, [sp, #24]
  436810:	bl	434db8 <ferror@plt+0x31528>
  436814:	cmp	w0, #0x0
  436818:	b.eq	43682c <ferror@plt+0x32f9c>  // b.none
  43681c:	ldr	x0, [sp, #24]
  436820:	bl	435170 <ferror@plt+0x318e0>
  436824:	cmp	w0, #0x0
  436828:	b.ne	436834 <ferror@plt+0x32fa4>  // b.any
  43682c:	mov	w0, #0x0                   	// #0
  436830:	b	436848 <ferror@plt+0x32fb8>
  436834:	ldr	x0, [sp, #24]
  436838:	ldr	x0, [x0, #16]
  43683c:	ldr	w1, [sp, #20]
  436840:	str	w1, [x0, #16]
  436844:	mov	w0, #0x1                   	// #1
  436848:	ldp	x29, x30, [sp], #64
  43684c:	ret
  436850:	stp	x29, x30, [sp, #-112]!
  436854:	mov	x29, sp
  436858:	str	x0, [sp, #56]
  43685c:	str	x1, [sp, #48]
  436860:	str	x2, [sp, #40]
  436864:	str	x3, [sp, #32]
  436868:	str	w4, [sp, #28]
  43686c:	ldr	x0, [sp, #56]
  436870:	str	x0, [sp, #104]
  436874:	ldr	x1, [sp, #48]
  436878:	ldr	x0, [sp, #104]
  43687c:	bl	434f6c <ferror@plt+0x316dc>
  436880:	cmp	w0, #0x0
  436884:	b.ne	436890 <ferror@plt+0x33000>  // b.any
  436888:	mov	w0, #0x0                   	// #0
  43688c:	b	4369e4 <ferror@plt+0x33154>
  436890:	adrp	x0, 462000 <warn@@Base+0x14330>
  436894:	add	x1, x0, #0x80
  436898:	ldr	x0, [sp, #104]
  43689c:	bl	434db8 <ferror@plt+0x31528>
  4368a0:	cmp	w0, #0x0
  4368a4:	b.ne	4368b0 <ferror@plt+0x33020>  // b.any
  4368a8:	mov	w0, #0x0                   	// #0
  4368ac:	b	4369e4 <ferror@plt+0x33154>
  4368b0:	ldr	x0, [sp, #32]
  4368b4:	cmp	x0, #0x0
  4368b8:	b.eq	436924 <ferror@plt+0x33094>  // b.none
  4368bc:	add	x0, sp, #0x48
  4368c0:	mov	w3, #0x0                   	// #0
  4368c4:	mov	w2, #0x1                   	// #1
  4368c8:	mov	x1, x0
  4368cc:	ldr	x0, [sp, #32]
  4368d0:	bl	435248 <ferror@plt+0x319b8>
  4368d4:	adrp	x0, 462000 <warn@@Base+0x14330>
  4368d8:	add	x1, x0, #0x88
  4368dc:	ldr	x0, [sp, #104]
  4368e0:	bl	434db8 <ferror@plt+0x31528>
  4368e4:	cmp	w0, #0x0
  4368e8:	b.eq	43691c <ferror@plt+0x3308c>  // b.none
  4368ec:	add	x0, sp, #0x48
  4368f0:	mov	x1, x0
  4368f4:	ldr	x0, [sp, #104]
  4368f8:	bl	434db8 <ferror@plt+0x31528>
  4368fc:	cmp	w0, #0x0
  436900:	b.eq	43691c <ferror@plt+0x3308c>  // b.none
  436904:	adrp	x0, 461000 <warn@@Base+0x13330>
  436908:	add	x1, x0, #0xee8
  43690c:	ldr	x0, [sp, #104]
  436910:	bl	434db8 <ferror@plt+0x31528>
  436914:	cmp	w0, #0x0
  436918:	b.ne	436924 <ferror@plt+0x33094>  // b.any
  43691c:	mov	w0, #0x0                   	// #0
  436920:	b	4369e4 <ferror@plt+0x33154>
  436924:	add	x0, sp, #0x48
  436928:	mov	w3, #0x0                   	// #0
  43692c:	mov	w2, #0x1                   	// #1
  436930:	mov	x1, x0
  436934:	ldr	x0, [sp, #40]
  436938:	bl	435248 <ferror@plt+0x319b8>
  43693c:	adrp	x0, 462000 <warn@@Base+0x14330>
  436940:	add	x1, x0, #0x98
  436944:	ldr	x0, [sp, #104]
  436948:	bl	434db8 <ferror@plt+0x31528>
  43694c:	cmp	w0, #0x0
  436950:	b.eq	436994 <ferror@plt+0x33104>  // b.none
  436954:	add	x0, sp, #0x48
  436958:	mov	x1, x0
  43695c:	ldr	x0, [sp, #104]
  436960:	bl	434db8 <ferror@plt+0x31528>
  436964:	cmp	w0, #0x0
  436968:	b.eq	436994 <ferror@plt+0x33104>  // b.none
  43696c:	adrp	x0, 462000 <warn@@Base+0x14330>
  436970:	add	x1, x0, #0xa0
  436974:	ldr	x0, [sp, #104]
  436978:	bl	434db8 <ferror@plt+0x31528>
  43697c:	cmp	w0, #0x0
  436980:	b.eq	436994 <ferror@plt+0x33104>  // b.none
  436984:	ldr	x0, [sp, #104]
  436988:	bl	435170 <ferror@plt+0x318e0>
  43698c:	cmp	w0, #0x0
  436990:	b.ne	43699c <ferror@plt+0x3310c>  // b.any
  436994:	mov	w0, #0x0                   	// #0
  436998:	b	4369e4 <ferror@plt+0x33154>
  43699c:	ldr	x0, [sp, #104]
  4369a0:	bl	4351d0 <ferror@plt+0x31940>
  4369a4:	str	x0, [sp, #96]
  4369a8:	ldr	x0, [sp, #96]
  4369ac:	cmp	x0, #0x0
  4369b0:	b.ne	4369bc <ferror@plt+0x3312c>  // b.any
  4369b4:	mov	w0, #0x0                   	// #0
  4369b8:	b	4369e4 <ferror@plt+0x33154>
  4369bc:	ldr	w1, [sp, #28]
  4369c0:	ldr	x0, [sp, #104]
  4369c4:	bl	436688 <ferror@plt+0x32df8>
  4369c8:	cmp	w0, #0x0
  4369cc:	b.ne	4369d8 <ferror@plt+0x33148>  // b.any
  4369d0:	mov	w0, #0x0                   	// #0
  4369d4:	b	4369e4 <ferror@plt+0x33154>
  4369d8:	ldr	x1, [sp, #96]
  4369dc:	ldr	x0, [sp, #104]
  4369e0:	bl	434db8 <ferror@plt+0x31528>
  4369e4:	ldp	x29, x30, [sp], #112
  4369e8:	ret
  4369ec:	stp	x29, x30, [sp, #-64]!
  4369f0:	mov	x29, sp
  4369f4:	str	x19, [sp, #16]
  4369f8:	str	x0, [sp, #40]
  4369fc:	ldr	x0, [sp, #40]
  436a00:	str	x0, [sp, #56]
  436a04:	ldr	x0, [sp, #56]
  436a08:	ldr	x0, [x0, #16]
  436a0c:	cmp	x0, #0x0
  436a10:	b.ne	436a34 <ferror@plt+0x331a4>  // b.any
  436a14:	adrp	x0, 462000 <warn@@Base+0x14330>
  436a18:	add	x3, x0, #0x750
  436a1c:	mov	w2, #0x4af                 	// #1199
  436a20:	adrp	x0, 461000 <warn@@Base+0x13330>
  436a24:	add	x1, x0, #0xdd8
  436a28:	adrp	x0, 461000 <warn@@Base+0x13330>
  436a2c:	add	x0, x0, #0xdf0
  436a30:	bl	4037a0 <__assert_fail@plt>
  436a34:	ldr	x0, [sp, #56]
  436a38:	ldr	w0, [x0, #8]
  436a3c:	cmp	w0, #0x1
  436a40:	b.hi	436a64 <ferror@plt+0x331d4>  // b.pmore
  436a44:	adrp	x0, 462000 <warn@@Base+0x14330>
  436a48:	add	x3, x0, #0x750
  436a4c:	mov	w2, #0x4b0                 	// #1200
  436a50:	adrp	x0, 461000 <warn@@Base+0x13330>
  436a54:	add	x1, x0, #0xdd8
  436a58:	adrp	x0, 462000 <warn@@Base+0x14330>
  436a5c:	add	x0, x0, #0xa8
  436a60:	bl	4037a0 <__assert_fail@plt>
  436a64:	ldr	x0, [sp, #56]
  436a68:	ldr	w0, [x0, #8]
  436a6c:	sub	w1, w0, #0x2
  436a70:	ldr	x0, [sp, #56]
  436a74:	str	w1, [x0, #8]
  436a78:	ldr	x0, [sp, #56]
  436a7c:	ldr	x0, [x0, #16]
  436a80:	ldr	x19, [x0, #8]
  436a84:	ldr	x0, [sp, #56]
  436a88:	ldr	x0, [x0, #16]
  436a8c:	ldr	x0, [x0, #8]
  436a90:	bl	402fd0 <strlen@plt>
  436a94:	sub	x0, x0, #0x2
  436a98:	add	x0, x19, x0
  436a9c:	str	x0, [sp, #48]
  436aa0:	ldr	x0, [sp, #48]
  436aa4:	ldrb	w0, [x0]
  436aa8:	cmp	w0, #0x20
  436aac:	b.ne	436ad8 <ferror@plt+0x33248>  // b.any
  436ab0:	ldr	x0, [sp, #48]
  436ab4:	add	x0, x0, #0x1
  436ab8:	ldrb	w0, [x0]
  436abc:	cmp	w0, #0x20
  436ac0:	b.ne	436ad8 <ferror@plt+0x33248>  // b.any
  436ac4:	ldr	x0, [sp, #48]
  436ac8:	add	x0, x0, #0x2
  436acc:	ldrb	w0, [x0]
  436ad0:	cmp	w0, #0x0
  436ad4:	b.eq	436af8 <ferror@plt+0x33268>  // b.none
  436ad8:	adrp	x0, 462000 <warn@@Base+0x14330>
  436adc:	add	x3, x0, #0x750
  436ae0:	mov	w2, #0x4b6                 	// #1206
  436ae4:	adrp	x0, 461000 <warn@@Base+0x13330>
  436ae8:	add	x1, x0, #0xdd8
  436aec:	adrp	x0, 462000 <warn@@Base+0x14330>
  436af0:	add	x0, x0, #0xc0
  436af4:	bl	4037a0 <__assert_fail@plt>
  436af8:	ldr	x0, [sp, #48]
  436afc:	add	x1, x0, #0x1
  436b00:	str	x1, [sp, #48]
  436b04:	mov	w1, #0x7d                  	// #125
  436b08:	strb	w1, [x0]
  436b0c:	ldr	x0, [sp, #48]
  436b10:	strb	wzr, [x0]
  436b14:	mov	w0, #0x1                   	// #1
  436b18:	ldr	x19, [sp, #16]
  436b1c:	ldp	x29, x30, [sp], #64
  436b20:	ret
  436b24:	stp	x29, x30, [sp, #-160]!
  436b28:	mov	x29, sp
  436b2c:	str	x0, [sp, #56]
  436b30:	str	x1, [sp, #48]
  436b34:	str	w2, [sp, #44]
  436b38:	str	w3, [sp, #40]
  436b3c:	str	w4, [sp, #36]
  436b40:	str	w5, [sp, #32]
  436b44:	str	w6, [sp, #28]
  436b48:	ldr	x0, [sp, #56]
  436b4c:	str	x0, [sp, #144]
  436b50:	str	xzr, [sp, #152]
  436b54:	ldr	x0, [sp, #144]
  436b58:	ldr	w0, [x0, #8]
  436b5c:	add	w1, w0, #0x2
  436b60:	ldr	x0, [sp, #144]
  436b64:	str	w1, [x0, #8]
  436b68:	ldr	w0, [sp, #32]
  436b6c:	cmp	w0, #0x0
  436b70:	b.eq	436ba0 <ferror@plt+0x33310>  // b.none
  436b74:	ldr	w0, [sp, #28]
  436b78:	cmp	w0, #0x0
  436b7c:	b.ne	436ba0 <ferror@plt+0x33310>  // b.any
  436b80:	ldr	x0, [sp, #144]
  436b84:	bl	4351d0 <ferror@plt+0x31940>
  436b88:	str	x0, [sp, #152]
  436b8c:	ldr	x0, [sp, #152]
  436b90:	cmp	x0, #0x0
  436b94:	b.ne	436ba0 <ferror@plt+0x33310>  // b.any
  436b98:	mov	w0, #0x0                   	// #0
  436b9c:	b	436e3c <ferror@plt+0x335ac>
  436ba0:	ldr	w0, [sp, #40]
  436ba4:	cmp	w0, #0x0
  436ba8:	b.eq	436bb8 <ferror@plt+0x33328>  // b.none
  436bac:	adrp	x0, 461000 <warn@@Base+0x13330>
  436bb0:	add	x0, x0, #0xfa0
  436bb4:	b	436bc0 <ferror@plt+0x33330>
  436bb8:	adrp	x0, 461000 <warn@@Base+0x13330>
  436bbc:	add	x0, x0, #0xfa8
  436bc0:	mov	x1, x0
  436bc4:	ldr	x0, [sp, #144]
  436bc8:	bl	434c64 <ferror@plt+0x313d4>
  436bcc:	cmp	w0, #0x0
  436bd0:	b.ne	436bdc <ferror@plt+0x3334c>  // b.any
  436bd4:	mov	w0, #0x0                   	// #0
  436bd8:	b	436e3c <ferror@plt+0x335ac>
  436bdc:	ldr	x0, [sp, #48]
  436be0:	cmp	x0, #0x0
  436be4:	b.eq	436c04 <ferror@plt+0x33374>  // b.none
  436be8:	ldr	x1, [sp, #48]
  436bec:	ldr	x0, [sp, #144]
  436bf0:	bl	434db8 <ferror@plt+0x31528>
  436bf4:	cmp	w0, #0x0
  436bf8:	b.ne	436c3c <ferror@plt+0x333ac>  // b.any
  436bfc:	mov	w0, #0x0                   	// #0
  436c00:	b	436e3c <ferror@plt+0x335ac>
  436c04:	add	x3, sp, #0x78
  436c08:	ldr	w2, [sp, #44]
  436c0c:	adrp	x0, 461000 <warn@@Base+0x13330>
  436c10:	add	x1, x0, #0xfe8
  436c14:	mov	x0, x3
  436c18:	bl	403090 <sprintf@plt>
  436c1c:	add	x0, sp, #0x78
  436c20:	mov	x1, x0
  436c24:	ldr	x0, [sp, #144]
  436c28:	bl	434db8 <ferror@plt+0x31528>
  436c2c:	cmp	w0, #0x0
  436c30:	b.ne	436c3c <ferror@plt+0x333ac>  // b.any
  436c34:	mov	w0, #0x0                   	// #0
  436c38:	b	436e3c <ferror@plt+0x335ac>
  436c3c:	adrp	x0, 461000 <warn@@Base+0x13330>
  436c40:	add	x1, x0, #0xff8
  436c44:	ldr	x0, [sp, #144]
  436c48:	bl	434db8 <ferror@plt+0x31528>
  436c4c:	cmp	w0, #0x0
  436c50:	b.ne	436c5c <ferror@plt+0x333cc>  // b.any
  436c54:	mov	w0, #0x0                   	// #0
  436c58:	b	436e3c <ferror@plt+0x335ac>
  436c5c:	ldr	w0, [sp, #36]
  436c60:	cmp	w0, #0x0
  436c64:	b.ne	436c8c <ferror@plt+0x333fc>  // b.any
  436c68:	ldr	w0, [sp, #32]
  436c6c:	cmp	w0, #0x0
  436c70:	b.ne	436c8c <ferror@plt+0x333fc>  // b.any
  436c74:	ldr	w0, [sp, #28]
  436c78:	cmp	w0, #0x0
  436c7c:	b.ne	436c8c <ferror@plt+0x333fc>  // b.any
  436c80:	ldr	x0, [sp, #48]
  436c84:	cmp	x0, #0x0
  436c88:	b.eq	436df8 <ferror@plt+0x33568>  // b.none
  436c8c:	adrp	x0, 462000 <warn@@Base+0x14330>
  436c90:	add	x1, x0, #0x0
  436c94:	ldr	x0, [sp, #144]
  436c98:	bl	434db8 <ferror@plt+0x31528>
  436c9c:	cmp	w0, #0x0
  436ca0:	b.ne	436cac <ferror@plt+0x3341c>  // b.any
  436ca4:	mov	w0, #0x0                   	// #0
  436ca8:	b	436e3c <ferror@plt+0x335ac>
  436cac:	ldr	w0, [sp, #36]
  436cb0:	cmp	w0, #0x0
  436cb4:	b.eq	436d08 <ferror@plt+0x33478>  // b.none
  436cb8:	add	x3, sp, #0x60
  436cbc:	ldr	w2, [sp, #36]
  436cc0:	adrp	x0, 462000 <warn@@Base+0x14330>
  436cc4:	add	x1, x0, #0xf0
  436cc8:	mov	x0, x3
  436ccc:	bl	403090 <sprintf@plt>
  436cd0:	adrp	x0, 462000 <warn@@Base+0x14330>
  436cd4:	add	x1, x0, #0xf8
  436cd8:	ldr	x0, [sp, #144]
  436cdc:	bl	434db8 <ferror@plt+0x31528>
  436ce0:	cmp	w0, #0x0
  436ce4:	b.eq	436d00 <ferror@plt+0x33470>  // b.none
  436ce8:	add	x0, sp, #0x60
  436cec:	mov	x1, x0
  436cf0:	ldr	x0, [sp, #144]
  436cf4:	bl	434db8 <ferror@plt+0x31528>
  436cf8:	cmp	w0, #0x0
  436cfc:	b.ne	436d08 <ferror@plt+0x33478>  // b.any
  436d00:	mov	w0, #0x0                   	// #0
  436d04:	b	436e3c <ferror@plt+0x335ac>
  436d08:	ldr	w0, [sp, #32]
  436d0c:	cmp	w0, #0x0
  436d10:	b.eq	436d94 <ferror@plt+0x33504>  // b.none
  436d14:	adrp	x0, 462000 <warn@@Base+0x14330>
  436d18:	add	x1, x0, #0x100
  436d1c:	ldr	x0, [sp, #144]
  436d20:	bl	434db8 <ferror@plt+0x31528>
  436d24:	cmp	w0, #0x0
  436d28:	b.ne	436d34 <ferror@plt+0x334a4>  // b.any
  436d2c:	mov	w0, #0x0                   	// #0
  436d30:	b	436e3c <ferror@plt+0x335ac>
  436d34:	ldr	w0, [sp, #28]
  436d38:	cmp	w0, #0x0
  436d3c:	b.eq	436d60 <ferror@plt+0x334d0>  // b.none
  436d40:	adrp	x0, 462000 <warn@@Base+0x14330>
  436d44:	add	x1, x0, #0x110
  436d48:	ldr	x0, [sp, #144]
  436d4c:	bl	434db8 <ferror@plt+0x31528>
  436d50:	cmp	w0, #0x0
  436d54:	b.ne	436d94 <ferror@plt+0x33504>  // b.any
  436d58:	mov	w0, #0x0                   	// #0
  436d5c:	b	436e3c <ferror@plt+0x335ac>
  436d60:	ldr	x1, [sp, #152]
  436d64:	ldr	x0, [sp, #144]
  436d68:	bl	434db8 <ferror@plt+0x31528>
  436d6c:	cmp	w0, #0x0
  436d70:	b.eq	436d8c <ferror@plt+0x334fc>  // b.none
  436d74:	adrp	x0, 461000 <warn@@Base+0x13330>
  436d78:	add	x1, x0, #0xe20
  436d7c:	ldr	x0, [sp, #144]
  436d80:	bl	434db8 <ferror@plt+0x31528>
  436d84:	cmp	w0, #0x0
  436d88:	b.ne	436d94 <ferror@plt+0x33504>  // b.any
  436d8c:	mov	w0, #0x0                   	// #0
  436d90:	b	436e3c <ferror@plt+0x335ac>
  436d94:	ldr	x0, [sp, #48]
  436d98:	cmp	x0, #0x0
  436d9c:	b.eq	436dd8 <ferror@plt+0x33548>  // b.none
  436da0:	add	x3, sp, #0x40
  436da4:	ldr	w2, [sp, #44]
  436da8:	adrp	x0, 462000 <warn@@Base+0x14330>
  436dac:	add	x1, x0, #0x18
  436db0:	mov	x0, x3
  436db4:	bl	403090 <sprintf@plt>
  436db8:	add	x0, sp, #0x40
  436dbc:	mov	x1, x0
  436dc0:	ldr	x0, [sp, #144]
  436dc4:	bl	434db8 <ferror@plt+0x31528>
  436dc8:	cmp	w0, #0x0
  436dcc:	b.ne	436dd8 <ferror@plt+0x33548>  // b.any
  436dd0:	mov	w0, #0x0                   	// #0
  436dd4:	b	436e3c <ferror@plt+0x335ac>
  436dd8:	adrp	x0, 462000 <warn@@Base+0x14330>
  436ddc:	add	x1, x0, #0x20
  436de0:	ldr	x0, [sp, #144]
  436de4:	bl	434db8 <ferror@plt+0x31528>
  436de8:	cmp	w0, #0x0
  436dec:	b.ne	436df8 <ferror@plt+0x33568>  // b.any
  436df0:	mov	w0, #0x0                   	// #0
  436df4:	b	436e3c <ferror@plt+0x335ac>
  436df8:	ldr	x0, [sp, #144]
  436dfc:	ldr	x0, [x0, #16]
  436e00:	mov	w1, #0x2                   	// #2
  436e04:	str	w1, [x0, #16]
  436e08:	adrp	x0, 462000 <warn@@Base+0x14330>
  436e0c:	add	x1, x0, #0x28
  436e10:	ldr	x0, [sp, #144]
  436e14:	bl	434db8 <ferror@plt+0x31528>
  436e18:	cmp	w0, #0x0
  436e1c:	b.eq	436e38 <ferror@plt+0x335a8>  // b.none
  436e20:	ldr	x0, [sp, #144]
  436e24:	bl	435170 <ferror@plt+0x318e0>
  436e28:	cmp	w0, #0x0
  436e2c:	b.eq	436e38 <ferror@plt+0x335a8>  // b.none
  436e30:	mov	w0, #0x1                   	// #1
  436e34:	b	436e3c <ferror@plt+0x335ac>
  436e38:	mov	w0, #0x0                   	// #0
  436e3c:	ldp	x29, x30, [sp], #160
  436e40:	ret
  436e44:	stp	x29, x30, [sp, #-64]!
  436e48:	mov	x29, sp
  436e4c:	str	x0, [sp, #40]
  436e50:	str	x1, [sp, #32]
  436e54:	str	x2, [sp, #24]
  436e58:	str	w3, [sp, #20]
  436e5c:	ldr	x0, [sp, #40]
  436e60:	str	x0, [sp, #56]
  436e64:	ldr	x1, [sp, #32]
  436e68:	ldr	x0, [sp, #56]
  436e6c:	bl	434f6c <ferror@plt+0x316dc>
  436e70:	cmp	w0, #0x0
  436e74:	b.ne	436e80 <ferror@plt+0x335f0>  // b.any
  436e78:	mov	w0, #0x0                   	// #0
  436e7c:	b	436f3c <ferror@plt+0x336ac>
  436e80:	adrp	x0, 462000 <warn@@Base+0x14330>
  436e84:	add	x1, x0, #0x118
  436e88:	ldr	x0, [sp, #56]
  436e8c:	bl	434cf4 <ferror@plt+0x31464>
  436e90:	cmp	w0, #0x0
  436e94:	b.eq	436eec <ferror@plt+0x3365c>  // b.none
  436e98:	adrp	x0, 462000 <warn@@Base+0x14330>
  436e9c:	add	x1, x0, #0x80
  436ea0:	ldr	x0, [sp, #56]
  436ea4:	bl	434db8 <ferror@plt+0x31528>
  436ea8:	cmp	w0, #0x0
  436eac:	b.eq	436eec <ferror@plt+0x3365c>  // b.none
  436eb0:	ldr	x1, [sp, #24]
  436eb4:	ldr	x0, [sp, #56]
  436eb8:	bl	434db8 <ferror@plt+0x31528>
  436ebc:	cmp	w0, #0x0
  436ec0:	b.eq	436eec <ferror@plt+0x3365c>  // b.none
  436ec4:	adrp	x0, 462000 <warn@@Base+0x14330>
  436ec8:	add	x1, x0, #0xa0
  436ecc:	ldr	x0, [sp, #56]
  436ed0:	bl	434db8 <ferror@plt+0x31528>
  436ed4:	cmp	w0, #0x0
  436ed8:	b.eq	436eec <ferror@plt+0x3365c>  // b.none
  436edc:	ldr	x0, [sp, #56]
  436ee0:	bl	435170 <ferror@plt+0x318e0>
  436ee4:	cmp	w0, #0x0
  436ee8:	b.ne	436ef4 <ferror@plt+0x33664>  // b.any
  436eec:	mov	w0, #0x0                   	// #0
  436ef0:	b	436f3c <ferror@plt+0x336ac>
  436ef4:	ldr	x0, [sp, #56]
  436ef8:	bl	4351d0 <ferror@plt+0x31940>
  436efc:	str	x0, [sp, #48]
  436f00:	ldr	x0, [sp, #48]
  436f04:	cmp	x0, #0x0
  436f08:	b.ne	436f14 <ferror@plt+0x33684>  // b.any
  436f0c:	mov	w0, #0x0                   	// #0
  436f10:	b	436f3c <ferror@plt+0x336ac>
  436f14:	ldr	w1, [sp, #20]
  436f18:	ldr	x0, [sp, #56]
  436f1c:	bl	436688 <ferror@plt+0x32df8>
  436f20:	cmp	w0, #0x0
  436f24:	b.ne	436f30 <ferror@plt+0x336a0>  // b.any
  436f28:	mov	w0, #0x0                   	// #0
  436f2c:	b	436f3c <ferror@plt+0x336ac>
  436f30:	ldr	x1, [sp, #48]
  436f34:	ldr	x0, [sp, #56]
  436f38:	bl	434db8 <ferror@plt+0x31528>
  436f3c:	ldp	x29, x30, [sp], #64
  436f40:	ret
  436f44:	stp	x29, x30, [sp, #-144]!
  436f48:	mov	x29, sp
  436f4c:	str	x19, [sp, #16]
  436f50:	str	x0, [sp, #56]
  436f54:	str	x1, [sp, #48]
  436f58:	str	w2, [sp, #44]
  436f5c:	str	w3, [sp, #40]
  436f60:	ldr	x0, [sp, #56]
  436f64:	str	x0, [sp, #112]
  436f68:	ldr	x0, [sp, #112]
  436f6c:	ldr	x0, [x0, #16]
  436f70:	cmp	x0, #0x0
  436f74:	b.eq	436f8c <ferror@plt+0x336fc>  // b.none
  436f78:	ldr	x0, [sp, #112]
  436f7c:	ldr	x0, [x0, #16]
  436f80:	ldr	x0, [x0]
  436f84:	cmp	x0, #0x0
  436f88:	b.ne	436fac <ferror@plt+0x3371c>  // b.any
  436f8c:	adrp	x0, 462000 <warn@@Base+0x14330>
  436f90:	add	x3, x0, #0x768
  436f94:	mov	w2, #0x53f                 	// #1343
  436f98:	adrp	x0, 461000 <warn@@Base+0x13330>
  436f9c:	add	x1, x0, #0xdd8
  436fa0:	adrp	x0, 462000 <warn@@Base+0x14330>
  436fa4:	add	x0, x0, #0x120
  436fa8:	bl	4037a0 <__assert_fail@plt>
  436fac:	adrp	x0, 461000 <warn@@Base+0x13330>
  436fb0:	add	x1, x0, #0xe88
  436fb4:	ldr	x0, [sp, #112]
  436fb8:	bl	434f6c <ferror@plt+0x316dc>
  436fbc:	cmp	w0, #0x0
  436fc0:	b.ne	436fcc <ferror@plt+0x3373c>  // b.any
  436fc4:	mov	w0, #0x0                   	// #0
  436fc8:	b	43731c <ferror@plt+0x33a8c>
  436fcc:	ldr	x0, [sp, #112]
  436fd0:	bl	4351d0 <ferror@plt+0x31940>
  436fd4:	str	x0, [sp, #136]
  436fd8:	ldr	x0, [sp, #136]
  436fdc:	cmp	x0, #0x0
  436fe0:	b.ne	436fec <ferror@plt+0x3375c>  // b.any
  436fe4:	mov	w0, #0x0                   	// #0
  436fe8:	b	43731c <ferror@plt+0x33a8c>
  436fec:	mov	x2, #0x6                   	// #6
  436ff0:	adrp	x0, 461000 <warn@@Base+0x13330>
  436ff4:	add	x1, x0, #0xfa0
  436ff8:	ldr	x0, [sp, #136]
  436ffc:	bl	403210 <strncmp@plt>
  437000:	cmp	w0, #0x0
  437004:	b.ne	437014 <ferror@plt+0x33784>  // b.any
  437008:	ldr	x0, [sp, #136]
  43700c:	add	x0, x0, #0x6
  437010:	str	x0, [sp, #136]
  437014:	ldr	x1, [sp, #136]
  437018:	ldr	x0, [sp, #112]
  43701c:	bl	434c64 <ferror@plt+0x313d4>
  437020:	cmp	w0, #0x0
  437024:	b.ne	437030 <ferror@plt+0x337a0>  // b.any
  437028:	mov	w0, #0x0                   	// #0
  43702c:	b	43731c <ferror@plt+0x33a8c>
  437030:	ldr	w0, [sp, #44]
  437034:	cmp	w0, #0x0
  437038:	b.eq	43705c <ferror@plt+0x337cc>  // b.none
  43703c:	adrp	x0, 462000 <warn@@Base+0x14330>
  437040:	add	x1, x0, #0x158
  437044:	ldr	x0, [sp, #112]
  437048:	bl	434cf4 <ferror@plt+0x31464>
  43704c:	cmp	w0, #0x0
  437050:	b.ne	43705c <ferror@plt+0x337cc>  // b.any
  437054:	mov	w0, #0x0                   	// #0
  437058:	b	43731c <ferror@plt+0x33a8c>
  43705c:	ldr	w0, [sp, #40]
  437060:	cmp	w0, #0x2
  437064:	b.eq	4370b0 <ferror@plt+0x33820>  // b.none
  437068:	ldr	w0, [sp, #40]
  43706c:	cmp	w0, #0x2
  437070:	b.hi	4370c0 <ferror@plt+0x33830>  // b.pmore
  437074:	ldr	w0, [sp, #40]
  437078:	cmp	w0, #0x0
  43707c:	b.eq	437090 <ferror@plt+0x33800>  // b.none
  437080:	ldr	w0, [sp, #40]
  437084:	cmp	w0, #0x1
  437088:	b.eq	4370a0 <ferror@plt+0x33810>  // b.none
  43708c:	b	4370c0 <ferror@plt+0x33830>
  437090:	adrp	x0, 462000 <warn@@Base+0x14330>
  437094:	add	x0, x0, #0x168
  437098:	str	x0, [sp, #128]
  43709c:	b	4370d0 <ferror@plt+0x33840>
  4370a0:	adrp	x0, 462000 <warn@@Base+0x14330>
  4370a4:	add	x0, x0, #0x170
  4370a8:	str	x0, [sp, #128]
  4370ac:	b	4370d0 <ferror@plt+0x33840>
  4370b0:	adrp	x0, 462000 <warn@@Base+0x14330>
  4370b4:	add	x0, x0, #0x180
  4370b8:	str	x0, [sp, #128]
  4370bc:	b	4370d0 <ferror@plt+0x33840>
  4370c0:	adrp	x0, 462000 <warn@@Base+0x14330>
  4370c4:	add	x0, x0, #0x190
  4370c8:	str	x0, [sp, #128]
  4370cc:	nop
  4370d0:	ldr	x1, [sp, #128]
  4370d4:	ldr	x0, [sp, #112]
  4370d8:	bl	434cf4 <ferror@plt+0x31464>
  4370dc:	cmp	w0, #0x0
  4370e0:	b.ne	4370ec <ferror@plt+0x3385c>  // b.any
  4370e4:	mov	w0, #0x0                   	// #0
  4370e8:	b	43731c <ferror@plt+0x33a8c>
  4370ec:	ldr	x0, [sp, #48]
  4370f0:	cmp	x0, #0x0
  4370f4:	b.eq	437160 <ferror@plt+0x338d0>  // b.none
  4370f8:	add	x0, sp, #0x48
  4370fc:	mov	w3, #0x0                   	// #0
  437100:	mov	w2, #0x1                   	// #1
  437104:	mov	x1, x0
  437108:	ldr	x0, [sp, #48]
  43710c:	bl	435248 <ferror@plt+0x319b8>
  437110:	adrp	x0, 462000 <warn@@Base+0x14330>
  437114:	add	x1, x0, #0x1b0
  437118:	ldr	x0, [sp, #112]
  43711c:	bl	434db8 <ferror@plt+0x31528>
  437120:	cmp	w0, #0x0
  437124:	b.eq	437158 <ferror@plt+0x338c8>  // b.none
  437128:	add	x0, sp, #0x48
  43712c:	mov	x1, x0
  437130:	ldr	x0, [sp, #112]
  437134:	bl	434db8 <ferror@plt+0x31528>
  437138:	cmp	w0, #0x0
  43713c:	b.eq	437158 <ferror@plt+0x338c8>  // b.none
  437140:	adrp	x0, 462000 <warn@@Base+0x14330>
  437144:	add	x1, x0, #0x20
  437148:	ldr	x0, [sp, #112]
  43714c:	bl	434db8 <ferror@plt+0x31528>
  437150:	cmp	w0, #0x0
  437154:	b.ne	437160 <ferror@plt+0x338d0>  // b.any
  437158:	mov	w0, #0x0                   	// #0
  43715c:	b	43731c <ferror@plt+0x33a8c>
  437160:	ldr	x0, [sp, #112]
  437164:	ldr	x0, [x0, #16]
  437168:	ldr	x0, [x0]
  43716c:	ldr	x0, [x0, #8]
  437170:	mov	w1, #0x7b                  	// #123
  437174:	bl	403560 <strchr@plt>
  437178:	str	x0, [sp, #104]
  43717c:	ldr	x0, [sp, #104]
  437180:	cmp	x0, #0x0
  437184:	b.ne	4371a8 <ferror@plt+0x33918>  // b.any
  437188:	adrp	x0, 462000 <warn@@Base+0x14330>
  43718c:	add	x3, x0, #0x768
  437190:	mov	w2, #0x577                 	// #1399
  437194:	adrp	x0, 461000 <warn@@Base+0x13330>
  437198:	add	x1, x0, #0xdd8
  43719c:	adrp	x0, 462000 <warn@@Base+0x14330>
  4371a0:	add	x0, x0, #0x1c0
  4371a4:	bl	4037a0 <__assert_fail@plt>
  4371a8:	ldr	x0, [sp, #104]
  4371ac:	sub	x0, x0, #0x1
  4371b0:	str	x0, [sp, #104]
  4371b4:	ldr	x0, [sp, #112]
  4371b8:	ldr	x0, [x0, #16]
  4371bc:	ldr	x0, [x0]
  4371c0:	ldr	x0, [x0, #8]
  4371c4:	str	x0, [sp, #120]
  4371c8:	b	4371e8 <ferror@plt+0x33958>
  4371cc:	ldr	x0, [sp, #120]
  4371d0:	ldrb	w0, [x0]
  4371d4:	cmp	w0, #0x3a
  4371d8:	b.eq	4371fc <ferror@plt+0x3396c>  // b.none
  4371dc:	ldr	x0, [sp, #120]
  4371e0:	add	x0, x0, #0x1
  4371e4:	str	x0, [sp, #120]
  4371e8:	ldr	x1, [sp, #120]
  4371ec:	ldr	x0, [sp, #104]
  4371f0:	cmp	x1, x0
  4371f4:	b.ne	4371cc <ferror@plt+0x3393c>  // b.any
  4371f8:	b	437200 <ferror@plt+0x33970>
  4371fc:	nop
  437200:	ldr	x1, [sp, #120]
  437204:	ldr	x0, [sp, #104]
  437208:	cmp	x1, x0
  43720c:	b.ne	43721c <ferror@plt+0x3398c>  // b.any
  437210:	adrp	x0, 462000 <warn@@Base+0x14330>
  437214:	add	x0, x0, #0x1d0
  437218:	b	437224 <ferror@plt+0x33994>
  43721c:	adrp	x0, 461000 <warn@@Base+0x13330>
  437220:	add	x0, x0, #0xee8
  437224:	mov	x1, x0
  437228:	ldr	x0, [sp, #112]
  43722c:	bl	434cf4 <ferror@plt+0x31464>
  437230:	cmp	w0, #0x0
  437234:	b.ne	437240 <ferror@plt+0x339b0>  // b.any
  437238:	mov	w0, #0x0                   	// #0
  43723c:	b	43731c <ferror@plt+0x33a8c>
  437240:	ldr	x0, [sp, #112]
  437244:	bl	4351d0 <ferror@plt+0x31940>
  437248:	str	x0, [sp, #136]
  43724c:	ldr	x0, [sp, #136]
  437250:	cmp	x0, #0x0
  437254:	b.ne	437260 <ferror@plt+0x339d0>  // b.any
  437258:	mov	w0, #0x0                   	// #0
  43725c:	b	43731c <ferror@plt+0x33a8c>
  437260:	ldr	x0, [sp, #112]
  437264:	ldr	x0, [x0, #16]
  437268:	ldr	x0, [x0, #8]
  43726c:	bl	402fd0 <strlen@plt>
  437270:	mov	x19, x0
  437274:	ldr	x0, [sp, #136]
  437278:	bl	402fd0 <strlen@plt>
  43727c:	add	x0, x19, x0
  437280:	add	x0, x0, #0x1
  437284:	bl	403290 <xmalloc@plt>
  437288:	str	x0, [sp, #96]
  43728c:	ldr	x0, [sp, #112]
  437290:	ldr	x0, [x0, #16]
  437294:	ldr	x3, [x0, #8]
  437298:	ldr	x0, [sp, #112]
  43729c:	ldr	x0, [x0, #16]
  4372a0:	ldr	x0, [x0, #8]
  4372a4:	ldr	x1, [sp, #104]
  4372a8:	sub	x0, x1, x0
  4372ac:	mov	x2, x0
  4372b0:	mov	x1, x3
  4372b4:	ldr	x0, [sp, #96]
  4372b8:	bl	402f60 <memcpy@plt>
  4372bc:	ldr	x0, [sp, #112]
  4372c0:	ldr	x0, [x0, #16]
  4372c4:	ldr	x0, [x0, #8]
  4372c8:	ldr	x1, [sp, #104]
  4372cc:	sub	x0, x1, x0
  4372d0:	mov	x1, x0
  4372d4:	ldr	x0, [sp, #96]
  4372d8:	add	x0, x0, x1
  4372dc:	ldr	x1, [sp, #136]
  4372e0:	bl	403610 <strcpy@plt>
  4372e4:	ldr	x1, [sp, #104]
  4372e8:	ldr	x0, [sp, #96]
  4372ec:	bl	403260 <strcat@plt>
  4372f0:	ldr	x0, [sp, #112]
  4372f4:	ldr	x0, [x0, #16]
  4372f8:	ldr	x0, [x0, #8]
  4372fc:	bl	403510 <free@plt>
  437300:	ldr	x0, [sp, #112]
  437304:	ldr	x0, [x0, #16]
  437308:	ldr	x1, [sp, #96]
  43730c:	str	x1, [x0, #8]
  437310:	ldr	x0, [sp, #136]
  437314:	bl	403510 <free@plt>
  437318:	mov	w0, #0x1                   	// #1
  43731c:	ldr	x19, [sp, #16]
  437320:	ldp	x29, x30, [sp], #144
  437324:	ret
  437328:	stp	x29, x30, [sp, #-48]!
  43732c:	mov	x29, sp
  437330:	str	x0, [sp, #24]
  437334:	str	x1, [sp, #16]
  437338:	ldr	x0, [sp, #24]
  43733c:	str	x0, [sp, #40]
  437340:	ldr	x0, [sp, #40]
  437344:	ldr	x0, [x0, #16]
  437348:	cmp	x0, #0x0
  43734c:	b.ne	437370 <ferror@plt+0x33ae0>  // b.any
  437350:	adrp	x0, 462000 <warn@@Base+0x14330>
  437354:	add	x3, x0, #0x780
  437358:	mov	w2, #0x59a                 	// #1434
  43735c:	adrp	x0, 461000 <warn@@Base+0x13330>
  437360:	add	x1, x0, #0xdd8
  437364:	adrp	x0, 461000 <warn@@Base+0x13330>
  437368:	add	x0, x0, #0xdf0
  43736c:	bl	4037a0 <__assert_fail@plt>
  437370:	ldr	x0, [sp, #40]
  437374:	ldr	x0, [x0, #16]
  437378:	ldr	x1, [sp, #16]
  43737c:	str	x1, [x0, #24]
  437380:	mov	w0, #0x1                   	// #1
  437384:	ldp	x29, x30, [sp], #48
  437388:	ret
  43738c:	stp	x29, x30, [sp, #-112]!
  437390:	mov	x29, sp
  437394:	str	x0, [sp, #56]
  437398:	str	x1, [sp, #48]
  43739c:	str	w2, [sp, #44]
  4373a0:	str	w3, [sp, #40]
  4373a4:	str	w4, [sp, #36]
  4373a8:	str	x5, [sp, #24]
  4373ac:	str	w6, [sp, #32]
  4373b0:	ldr	x0, [sp, #56]
  4373b4:	str	x0, [sp, #96]
  4373b8:	ldr	x0, [sp, #96]
  4373bc:	ldr	x0, [x0, #16]
  4373c0:	cmp	x0, #0x0
  4373c4:	b.ne	4373e8 <ferror@plt+0x33b58>  // b.any
  4373c8:	adrp	x0, 462000 <warn@@Base+0x14330>
  4373cc:	add	x3, x0, #0x798
  4373d0:	mov	w2, #0x5ab                 	// #1451
  4373d4:	adrp	x0, 461000 <warn@@Base+0x13330>
  4373d8:	add	x1, x0, #0xdd8
  4373dc:	adrp	x0, 461000 <warn@@Base+0x13330>
  4373e0:	add	x0, x0, #0xdf0
  4373e4:	bl	4037a0 <__assert_fail@plt>
  4373e8:	ldr	x0, [sp, #96]
  4373ec:	ldr	x0, [x0, #16]
  4373f0:	ldr	x0, [x0]
  4373f4:	cmp	x0, #0x0
  4373f8:	b.ne	43741c <ferror@plt+0x33b8c>  // b.any
  4373fc:	adrp	x0, 462000 <warn@@Base+0x14330>
  437400:	add	x3, x0, #0x798
  437404:	mov	w2, #0x5ac                 	// #1452
  437408:	adrp	x0, 461000 <warn@@Base+0x13330>
  43740c:	add	x1, x0, #0xdd8
  437410:	adrp	x0, 462000 <warn@@Base+0x14330>
  437414:	add	x0, x0, #0x1d8
  437418:	bl	4037a0 <__assert_fail@plt>
  43741c:	ldr	w0, [sp, #36]
  437420:	cmp	w0, #0x0
  437424:	b.eq	437448 <ferror@plt+0x33bb8>  // b.none
  437428:	adrp	x0, 462000 <warn@@Base+0x14330>
  43742c:	add	x1, x0, #0x1f8
  437430:	ldr	x0, [sp, #96]
  437434:	bl	434db8 <ferror@plt+0x31528>
  437438:	cmp	w0, #0x0
  43743c:	b.ne	437448 <ferror@plt+0x33bb8>  // b.any
  437440:	mov	w0, #0x0                   	// #0
  437444:	b	437688 <ferror@plt+0x33df8>
  437448:	ldr	w0, [sp, #40]
  43744c:	cmp	w0, #0x0
  437450:	b.eq	437474 <ferror@plt+0x33be4>  // b.none
  437454:	adrp	x0, 462000 <warn@@Base+0x14330>
  437458:	add	x1, x0, #0x208
  43745c:	ldr	x0, [sp, #96]
  437460:	bl	434db8 <ferror@plt+0x31528>
  437464:	cmp	w0, #0x0
  437468:	b.ne	437474 <ferror@plt+0x33be4>  // b.any
  43746c:	mov	w0, #0x0                   	// #0
  437470:	b	437688 <ferror@plt+0x33df8>
  437474:	ldr	w0, [sp, #32]
  437478:	cmp	w0, #0x0
  43747c:	b.eq	437498 <ferror@plt+0x33c08>  // b.none
  437480:	ldr	x0, [sp, #96]
  437484:	ldr	x0, [x0, #16]
  437488:	ldr	x0, [x0]
  43748c:	ldr	x0, [x0]
  437490:	ldr	x0, [x0, #24]
  437494:	b	4374a8 <ferror@plt+0x33c18>
  437498:	ldr	x0, [sp, #96]
  43749c:	ldr	x0, [x0, #16]
  4374a0:	ldr	x0, [x0]
  4374a4:	ldr	x0, [x0, #24]
  4374a8:	mov	x1, x0
  4374ac:	ldr	x0, [sp, #96]
  4374b0:	bl	434f6c <ferror@plt+0x316dc>
  4374b4:	cmp	w0, #0x0
  4374b8:	b.ne	4374c4 <ferror@plt+0x33c34>  // b.any
  4374bc:	mov	w0, #0x0                   	// #0
  4374c0:	b	437688 <ferror@plt+0x33df8>
  4374c4:	ldr	x0, [sp, #96]
  4374c8:	bl	4351d0 <ferror@plt+0x31940>
  4374cc:	str	x0, [sp, #88]
  4374d0:	ldr	x0, [sp, #88]
  4374d4:	cmp	x0, #0x0
  4374d8:	b.ne	4374e4 <ferror@plt+0x33c54>  // b.any
  4374dc:	mov	w0, #0x0                   	// #0
  4374e0:	b	437688 <ferror@plt+0x33df8>
  4374e4:	ldr	w0, [sp, #32]
  4374e8:	cmp	w0, #0x0
  4374ec:	b.ne	4374f8 <ferror@plt+0x33c68>  // b.any
  4374f0:	str	xzr, [sp, #104]
  4374f4:	b	437518 <ferror@plt+0x33c88>
  4374f8:	ldr	x0, [sp, #96]
  4374fc:	bl	4351d0 <ferror@plt+0x31940>
  437500:	str	x0, [sp, #104]
  437504:	ldr	x0, [sp, #104]
  437508:	cmp	x0, #0x0
  43750c:	b.ne	437518 <ferror@plt+0x33c88>  // b.any
  437510:	mov	w0, #0x0                   	// #0
  437514:	b	437688 <ferror@plt+0x33df8>
  437518:	ldr	w1, [sp, #44]
  43751c:	ldr	x0, [sp, #96]
  437520:	bl	436688 <ferror@plt+0x32df8>
  437524:	cmp	w0, #0x0
  437528:	b.ne	437534 <ferror@plt+0x33ca4>  // b.any
  43752c:	mov	w0, #0x0                   	// #0
  437530:	b	437688 <ferror@plt+0x33df8>
  437534:	ldr	x1, [sp, #88]
  437538:	ldr	x0, [sp, #96]
  43753c:	bl	434db8 <ferror@plt+0x31528>
  437540:	cmp	w0, #0x0
  437544:	b.eq	43758c <ferror@plt+0x33cfc>  // b.none
  437548:	adrp	x0, 462000 <warn@@Base+0x14330>
  43754c:	add	x1, x0, #0x210
  437550:	ldr	x0, [sp, #96]
  437554:	bl	434db8 <ferror@plt+0x31528>
  437558:	cmp	w0, #0x0
  43755c:	b.eq	43758c <ferror@plt+0x33cfc>  // b.none
  437560:	ldr	x1, [sp, #48]
  437564:	ldr	x0, [sp, #96]
  437568:	bl	434db8 <ferror@plt+0x31528>
  43756c:	cmp	w0, #0x0
  437570:	b.eq	43758c <ferror@plt+0x33cfc>  // b.none
  437574:	adrp	x0, 461000 <warn@@Base+0x13330>
  437578:	add	x1, x0, #0xe20
  43757c:	ldr	x0, [sp, #96]
  437580:	bl	434db8 <ferror@plt+0x31528>
  437584:	cmp	w0, #0x0
  437588:	b.ne	437594 <ferror@plt+0x33d04>  // b.any
  43758c:	mov	w0, #0x0                   	// #0
  437590:	b	437688 <ferror@plt+0x33df8>
  437594:	ldr	w0, [sp, #32]
  437598:	cmp	w0, #0x0
  43759c:	b.ne	4375ac <ferror@plt+0x33d1c>  // b.any
  4375a0:	ldr	x0, [sp, #24]
  4375a4:	cmp	x0, #0x0
  4375a8:	b.eq	437654 <ferror@plt+0x33dc4>  // b.none
  4375ac:	ldr	w0, [sp, #32]
  4375b0:	cmp	w0, #0x0
  4375b4:	b.eq	437604 <ferror@plt+0x33d74>  // b.none
  4375b8:	adrp	x0, 462000 <warn@@Base+0x14330>
  4375bc:	add	x1, x0, #0x218
  4375c0:	ldr	x0, [sp, #96]
  4375c4:	bl	434db8 <ferror@plt+0x31528>
  4375c8:	cmp	w0, #0x0
  4375cc:	b.eq	4375fc <ferror@plt+0x33d6c>  // b.none
  4375d0:	ldr	x1, [sp, #104]
  4375d4:	ldr	x0, [sp, #96]
  4375d8:	bl	434db8 <ferror@plt+0x31528>
  4375dc:	cmp	w0, #0x0
  4375e0:	b.eq	4375fc <ferror@plt+0x33d6c>  // b.none
  4375e4:	adrp	x0, 461000 <warn@@Base+0x13330>
  4375e8:	add	x1, x0, #0xe20
  4375ec:	ldr	x0, [sp, #96]
  4375f0:	bl	434db8 <ferror@plt+0x31528>
  4375f4:	cmp	w0, #0x0
  4375f8:	b.ne	437604 <ferror@plt+0x33d74>  // b.any
  4375fc:	mov	w0, #0x0                   	// #0
  437600:	b	437688 <ferror@plt+0x33df8>
  437604:	add	x0, sp, #0x40
  437608:	mov	w3, #0x0                   	// #0
  43760c:	mov	w2, #0x1                   	// #1
  437610:	mov	x1, x0
  437614:	ldr	x0, [sp, #24]
  437618:	bl	435248 <ferror@plt+0x319b8>
  43761c:	adrp	x0, 462000 <warn@@Base+0x14330>
  437620:	add	x1, x0, #0x228
  437624:	ldr	x0, [sp, #96]
  437628:	bl	434db8 <ferror@plt+0x31528>
  43762c:	cmp	w0, #0x0
  437630:	b.eq	43764c <ferror@plt+0x33dbc>  // b.none
  437634:	add	x0, sp, #0x40
  437638:	mov	x1, x0
  43763c:	ldr	x0, [sp, #96]
  437640:	bl	434db8 <ferror@plt+0x31528>
  437644:	cmp	w0, #0x0
  437648:	b.ne	437654 <ferror@plt+0x33dc4>  // b.any
  43764c:	mov	w0, #0x0                   	// #0
  437650:	b	437688 <ferror@plt+0x33df8>
  437654:	adrp	x0, 462000 <warn@@Base+0x14330>
  437658:	add	x1, x0, #0x238
  43765c:	ldr	x0, [sp, #96]
  437660:	bl	434db8 <ferror@plt+0x31528>
  437664:	cmp	w0, #0x0
  437668:	b.eq	437684 <ferror@plt+0x33df4>  // b.none
  43766c:	ldr	x0, [sp, #96]
  437670:	bl	435170 <ferror@plt+0x318e0>
  437674:	cmp	w0, #0x0
  437678:	b.eq	437684 <ferror@plt+0x33df4>  // b.none
  43767c:	mov	w0, #0x1                   	// #1
  437680:	b	437688 <ferror@plt+0x33df8>
  437684:	mov	w0, #0x0                   	// #0
  437688:	ldp	x29, x30, [sp], #112
  43768c:	ret
  437690:	stp	x29, x30, [sp, #-64]!
  437694:	mov	x29, sp
  437698:	str	x0, [sp, #40]
  43769c:	str	x1, [sp, #32]
  4376a0:	str	w2, [sp, #28]
  4376a4:	str	w3, [sp, #24]
  4376a8:	str	w4, [sp, #20]
  4376ac:	ldr	x0, [sp, #40]
  4376b0:	str	x0, [sp, #56]
  4376b4:	ldr	x0, [sp, #56]
  4376b8:	ldr	x0, [x0, #16]
  4376bc:	cmp	x0, #0x0
  4376c0:	b.ne	4376e4 <ferror@plt+0x33e54>  // b.any
  4376c4:	adrp	x0, 462000 <warn@@Base+0x14330>
  4376c8:	add	x3, x0, #0x7b0
  4376cc:	mov	w2, #0x5f9                 	// #1529
  4376d0:	adrp	x0, 461000 <warn@@Base+0x13330>
  4376d4:	add	x1, x0, #0xdd8
  4376d8:	adrp	x0, 461000 <warn@@Base+0x13330>
  4376dc:	add	x0, x0, #0xdf0
  4376e0:	bl	4037a0 <__assert_fail@plt>
  4376e4:	ldr	x0, [sp, #56]
  4376e8:	ldr	x0, [x0, #16]
  4376ec:	ldr	x0, [x0]
  4376f0:	cmp	x0, #0x0
  4376f4:	b.ne	437718 <ferror@plt+0x33e88>  // b.any
  4376f8:	adrp	x0, 462000 <warn@@Base+0x14330>
  4376fc:	add	x3, x0, #0x7b0
  437700:	mov	w2, #0x5fa                 	// #1530
  437704:	adrp	x0, 461000 <warn@@Base+0x13330>
  437708:	add	x1, x0, #0xdd8
  43770c:	adrp	x0, 462000 <warn@@Base+0x14330>
  437710:	add	x0, x0, #0x1d8
  437714:	bl	4037a0 <__assert_fail@plt>
  437718:	ldr	x0, [sp, #56]
  43771c:	ldr	x0, [x0, #16]
  437720:	ldr	x0, [x0]
  437724:	ldr	x0, [x0, #24]
  437728:	cmp	x0, #0x0
  43772c:	b.ne	437750 <ferror@plt+0x33ec0>  // b.any
  437730:	adrp	x0, 462000 <warn@@Base+0x14330>
  437734:	add	x3, x0, #0x7b0
  437738:	mov	w2, #0x5fb                 	// #1531
  43773c:	adrp	x0, 461000 <warn@@Base+0x13330>
  437740:	add	x1, x0, #0xdd8
  437744:	adrp	x0, 462000 <warn@@Base+0x14330>
  437748:	add	x0, x0, #0x240
  43774c:	bl	4037a0 <__assert_fail@plt>
  437750:	ldr	w0, [sp, #20]
  437754:	cmp	w0, #0x0
  437758:	b.eq	43777c <ferror@plt+0x33eec>  // b.none
  43775c:	adrp	x0, 462000 <warn@@Base+0x14330>
  437760:	add	x1, x0, #0x1f8
  437764:	ldr	x0, [sp, #56]
  437768:	bl	434db8 <ferror@plt+0x31528>
  43776c:	cmp	w0, #0x0
  437770:	b.ne	43777c <ferror@plt+0x33eec>  // b.any
  437774:	mov	w0, #0x0                   	// #0
  437778:	b	4378a4 <ferror@plt+0x34014>
  43777c:	ldr	w0, [sp, #24]
  437780:	cmp	w0, #0x0
  437784:	b.eq	4377a8 <ferror@plt+0x33f18>  // b.none
  437788:	adrp	x0, 462000 <warn@@Base+0x14330>
  43778c:	add	x1, x0, #0x208
  437790:	ldr	x0, [sp, #56]
  437794:	bl	434db8 <ferror@plt+0x31528>
  437798:	cmp	w0, #0x0
  43779c:	b.ne	4377a8 <ferror@plt+0x33f18>  // b.any
  4377a0:	mov	w0, #0x0                   	// #0
  4377a4:	b	4378a4 <ferror@plt+0x34014>
  4377a8:	adrp	x0, 462000 <warn@@Base+0x14330>
  4377ac:	add	x1, x0, #0x118
  4377b0:	ldr	x0, [sp, #56]
  4377b4:	bl	434cf4 <ferror@plt+0x31464>
  4377b8:	cmp	w0, #0x0
  4377bc:	b.ne	4377c8 <ferror@plt+0x33f38>  // b.any
  4377c0:	mov	w0, #0x0                   	// #0
  4377c4:	b	4378a4 <ferror@plt+0x34014>
  4377c8:	ldr	x0, [sp, #56]
  4377cc:	ldr	x0, [x0, #16]
  4377d0:	ldr	x0, [x0]
  4377d4:	ldr	x0, [x0, #24]
  4377d8:	mov	x1, x0
  4377dc:	ldr	x0, [sp, #56]
  4377e0:	bl	434f6c <ferror@plt+0x316dc>
  4377e4:	cmp	w0, #0x0
  4377e8:	b.ne	4377f4 <ferror@plt+0x33f64>  // b.any
  4377ec:	mov	w0, #0x0                   	// #0
  4377f0:	b	4378a4 <ferror@plt+0x34014>
  4377f4:	ldr	x0, [sp, #56]
  4377f8:	bl	4351d0 <ferror@plt+0x31940>
  4377fc:	str	x0, [sp, #48]
  437800:	ldr	x0, [sp, #48]
  437804:	cmp	x0, #0x0
  437808:	b.ne	437814 <ferror@plt+0x33f84>  // b.any
  43780c:	mov	w0, #0x0                   	// #0
  437810:	b	4378a4 <ferror@plt+0x34014>
  437814:	ldr	w1, [sp, #28]
  437818:	ldr	x0, [sp, #56]
  43781c:	bl	436688 <ferror@plt+0x32df8>
  437820:	cmp	w0, #0x0
  437824:	b.ne	437830 <ferror@plt+0x33fa0>  // b.any
  437828:	mov	w0, #0x0                   	// #0
  43782c:	b	4378a4 <ferror@plt+0x34014>
  437830:	ldr	x1, [sp, #48]
  437834:	ldr	x0, [sp, #56]
  437838:	bl	434db8 <ferror@plt+0x31528>
  43783c:	cmp	w0, #0x0
  437840:	b.eq	4378a0 <ferror@plt+0x34010>  // b.none
  437844:	adrp	x0, 462000 <warn@@Base+0x14330>
  437848:	add	x1, x0, #0x210
  43784c:	ldr	x0, [sp, #56]
  437850:	bl	434db8 <ferror@plt+0x31528>
  437854:	cmp	w0, #0x0
  437858:	b.eq	4378a0 <ferror@plt+0x34010>  // b.none
  43785c:	ldr	x1, [sp, #32]
  437860:	ldr	x0, [sp, #56]
  437864:	bl	434db8 <ferror@plt+0x31528>
  437868:	cmp	w0, #0x0
  43786c:	b.eq	4378a0 <ferror@plt+0x34010>  // b.none
  437870:	adrp	x0, 462000 <warn@@Base+0x14330>
  437874:	add	x1, x0, #0x238
  437878:	ldr	x0, [sp, #56]
  43787c:	bl	434db8 <ferror@plt+0x31528>
  437880:	cmp	w0, #0x0
  437884:	b.eq	4378a0 <ferror@plt+0x34010>  // b.none
  437888:	ldr	x0, [sp, #56]
  43788c:	bl	435170 <ferror@plt+0x318e0>
  437890:	cmp	w0, #0x0
  437894:	b.eq	4378a0 <ferror@plt+0x34010>  // b.none
  437898:	mov	w0, #0x1                   	// #1
  43789c:	b	4378a4 <ferror@plt+0x34014>
  4378a0:	mov	w0, #0x0                   	// #0
  4378a4:	ldp	x29, x30, [sp], #64
  4378a8:	ret
  4378ac:	sub	sp, sp, #0x20
  4378b0:	str	x0, [sp, #8]
  4378b4:	ldr	x0, [sp, #8]
  4378b8:	str	x0, [sp, #24]
  4378bc:	ldr	x0, [sp, #24]
  4378c0:	ldr	x0, [x0, #16]
  4378c4:	str	xzr, [x0, #24]
  4378c8:	mov	w0, #0x1                   	// #1
  4378cc:	add	sp, sp, #0x20
  4378d0:	ret
  4378d4:	stp	x29, x30, [sp, #-32]!
  4378d8:	mov	x29, sp
  4378dc:	str	x0, [sp, #24]
  4378e0:	ldr	x0, [sp, #24]
  4378e4:	bl	4369ec <ferror@plt+0x3315c>
  4378e8:	ldp	x29, x30, [sp], #32
  4378ec:	ret
  4378f0:	stp	x29, x30, [sp, #-48]!
  4378f4:	mov	x29, sp
  4378f8:	str	x0, [sp, #24]
  4378fc:	str	x1, [sp, #16]
  437900:	ldr	x0, [sp, #24]
  437904:	str	x0, [sp, #40]
  437908:	ldr	x1, [sp, #16]
  43790c:	ldr	x0, [sp, #40]
  437910:	bl	434c64 <ferror@plt+0x313d4>
  437914:	ldp	x29, x30, [sp], #48
  437918:	ret
  43791c:	stp	x29, x30, [sp, #-96]!
  437920:	mov	x29, sp
  437924:	str	x0, [sp, #40]
  437928:	str	x1, [sp, #32]
  43792c:	str	w2, [sp, #28]
  437930:	str	w3, [sp, #24]
  437934:	ldr	x0, [sp, #40]
  437938:	str	x0, [sp, #72]
  43793c:	ldr	w0, [sp, #24]
  437940:	cmp	w0, #0xb
  437944:	b.eq	4379c0 <ferror@plt+0x34130>  // b.none
  437948:	ldr	w0, [sp, #24]
  43794c:	cmp	w0, #0xb
  437950:	b.hi	4379f0 <ferror@plt+0x34160>  // b.pmore
  437954:	ldr	w0, [sp, #24]
  437958:	cmp	w0, #0xa
  43795c:	b.eq	4379e0 <ferror@plt+0x34150>  // b.none
  437960:	ldr	w0, [sp, #24]
  437964:	cmp	w0, #0xa
  437968:	b.hi	4379f0 <ferror@plt+0x34160>  // b.pmore
  43796c:	ldr	w0, [sp, #24]
  437970:	cmp	w0, #0x9
  437974:	b.eq	4379d0 <ferror@plt+0x34140>  // b.none
  437978:	ldr	w0, [sp, #24]
  43797c:	cmp	w0, #0x9
  437980:	b.hi	4379f0 <ferror@plt+0x34160>  // b.pmore
  437984:	ldr	w0, [sp, #24]
  437988:	cmp	w0, #0x7
  43798c:	b.eq	4379a0 <ferror@plt+0x34110>  // b.none
  437990:	ldr	w0, [sp, #24]
  437994:	cmp	w0, #0x8
  437998:	b.eq	4379b0 <ferror@plt+0x34120>  // b.none
  43799c:	b	4379f0 <ferror@plt+0x34160>
  4379a0:	adrp	x0, 461000 <warn@@Base+0x13330>
  4379a4:	add	x0, x0, #0xfd8
  4379a8:	str	x0, [sp, #88]
  4379ac:	b	4379f4 <ferror@plt+0x34164>
  4379b0:	adrp	x0, 461000 <warn@@Base+0x13330>
  4379b4:	add	x0, x0, #0xfe0
  4379b8:	str	x0, [sp, #88]
  4379bc:	b	4379f4 <ferror@plt+0x34164>
  4379c0:	adrp	x0, 461000 <warn@@Base+0x13330>
  4379c4:	add	x0, x0, #0xec8
  4379c8:	str	x0, [sp, #88]
  4379cc:	b	4379f4 <ferror@plt+0x34164>
  4379d0:	adrp	x0, 461000 <warn@@Base+0x13330>
  4379d4:	add	x0, x0, #0xfa0
  4379d8:	str	x0, [sp, #88]
  4379dc:	b	4379f4 <ferror@plt+0x34164>
  4379e0:	adrp	x0, 461000 <warn@@Base+0x13330>
  4379e4:	add	x0, x0, #0xfa8
  4379e8:	str	x0, [sp, #88]
  4379ec:	b	4379f4 <ferror@plt+0x34164>
  4379f0:	bl	403400 <abort@plt>
  4379f4:	ldr	x1, [sp, #88]
  4379f8:	ldr	x0, [sp, #72]
  4379fc:	bl	434c64 <ferror@plt+0x313d4>
  437a00:	cmp	w0, #0x0
  437a04:	b.ne	437a10 <ferror@plt+0x34180>  // b.any
  437a08:	mov	w0, #0x0                   	// #0
  437a0c:	b	437ab8 <ferror@plt+0x34228>
  437a10:	ldr	x0, [sp, #32]
  437a14:	cmp	x0, #0x0
  437a18:	b.eq	437a28 <ferror@plt+0x34198>  // b.none
  437a1c:	ldr	x0, [sp, #32]
  437a20:	str	x0, [sp, #80]
  437a24:	b	437a48 <ferror@plt+0x341b8>
  437a28:	add	x3, sp, #0x30
  437a2c:	ldr	w2, [sp, #28]
  437a30:	adrp	x0, 461000 <warn@@Base+0x13330>
  437a34:	add	x1, x0, #0xfe8
  437a38:	mov	x0, x3
  437a3c:	bl	403090 <sprintf@plt>
  437a40:	add	x0, sp, #0x30
  437a44:	str	x0, [sp, #80]
  437a48:	ldr	x1, [sp, #80]
  437a4c:	ldr	x0, [sp, #72]
  437a50:	bl	434db8 <ferror@plt+0x31528>
  437a54:	cmp	w0, #0x0
  437a58:	b.ne	437a64 <ferror@plt+0x341d4>  // b.any
  437a5c:	mov	w0, #0x0                   	// #0
  437a60:	b	437ab8 <ferror@plt+0x34228>
  437a64:	ldr	x0, [sp, #32]
  437a68:	cmp	x0, #0x0
  437a6c:	b.eq	437ab4 <ferror@plt+0x34224>  // b.none
  437a70:	ldr	w0, [sp, #24]
  437a74:	cmp	w0, #0xb
  437a78:	b.eq	437ab4 <ferror@plt+0x34224>  // b.none
  437a7c:	add	x3, sp, #0x30
  437a80:	ldr	w2, [sp, #28]
  437a84:	adrp	x0, 462000 <warn@@Base+0x14330>
  437a88:	add	x1, x0, #0x268
  437a8c:	mov	x0, x3
  437a90:	bl	403090 <sprintf@plt>
  437a94:	add	x0, sp, #0x30
  437a98:	mov	x1, x0
  437a9c:	ldr	x0, [sp, #72]
  437aa0:	bl	434db8 <ferror@plt+0x31528>
  437aa4:	cmp	w0, #0x0
  437aa8:	b.ne	437ab4 <ferror@plt+0x34224>  // b.any
  437aac:	mov	w0, #0x0                   	// #0
  437ab0:	b	437ab8 <ferror@plt+0x34228>
  437ab4:	mov	w0, #0x1                   	// #1
  437ab8:	ldp	x29, x30, [sp], #96
  437abc:	ret
  437ac0:	stp	x29, x30, [sp, #-48]!
  437ac4:	mov	x29, sp
  437ac8:	str	x0, [sp, #24]
  437acc:	str	x1, [sp, #16]
  437ad0:	ldr	x0, [sp, #24]
  437ad4:	str	x0, [sp, #40]
  437ad8:	ldr	x1, [sp, #16]
  437adc:	ldr	x0, [sp, #40]
  437ae0:	bl	434f6c <ferror@plt+0x316dc>
  437ae4:	cmp	w0, #0x0
  437ae8:	b.ne	437af4 <ferror@plt+0x34264>  // b.any
  437aec:	mov	w0, #0x0                   	// #0
  437af0:	b	437b44 <ferror@plt+0x342b4>
  437af4:	ldr	x0, [sp, #40]
  437af8:	bl	4351d0 <ferror@plt+0x31940>
  437afc:	str	x0, [sp, #32]
  437b00:	ldr	x0, [sp, #32]
  437b04:	cmp	x0, #0x0
  437b08:	b.ne	437b14 <ferror@plt+0x34284>  // b.any
  437b0c:	mov	w0, #0x0                   	// #0
  437b10:	b	437b44 <ferror@plt+0x342b4>
  437b14:	ldr	x0, [sp, #40]
  437b18:	bl	434c0c <ferror@plt+0x3137c>
  437b1c:	ldr	x0, [sp, #40]
  437b20:	ldr	x3, [x0]
  437b24:	ldr	x2, [sp, #32]
  437b28:	adrp	x0, 462000 <warn@@Base+0x14330>
  437b2c:	add	x1, x0, #0x278
  437b30:	mov	x0, x3
  437b34:	bl	403870 <fprintf@plt>
  437b38:	ldr	x0, [sp, #32]
  437b3c:	bl	403510 <free@plt>
  437b40:	mov	w0, #0x1                   	// #1
  437b44:	ldp	x29, x30, [sp], #48
  437b48:	ret
  437b4c:	stp	x29, x30, [sp, #-48]!
  437b50:	mov	x29, sp
  437b54:	str	x0, [sp, #24]
  437b58:	str	x1, [sp, #16]
  437b5c:	ldr	x0, [sp, #24]
  437b60:	str	x0, [sp, #40]
  437b64:	ldr	x0, [sp, #40]
  437b68:	bl	4351d0 <ferror@plt+0x31940>
  437b6c:	str	x0, [sp, #32]
  437b70:	ldr	x0, [sp, #32]
  437b74:	cmp	x0, #0x0
  437b78:	b.ne	437b84 <ferror@plt+0x342f4>  // b.any
  437b7c:	mov	w0, #0x0                   	// #0
  437b80:	b	437bb4 <ferror@plt+0x34324>
  437b84:	ldr	x0, [sp, #40]
  437b88:	bl	434c0c <ferror@plt+0x3137c>
  437b8c:	ldr	x0, [sp, #40]
  437b90:	ldr	x3, [x0]
  437b94:	ldr	x2, [sp, #32]
  437b98:	adrp	x0, 462000 <warn@@Base+0x14330>
  437b9c:	add	x1, x0, #0x288
  437ba0:	mov	x0, x3
  437ba4:	bl	403870 <fprintf@plt>
  437ba8:	ldr	x0, [sp, #32]
  437bac:	bl	403510 <free@plt>
  437bb0:	mov	w0, #0x1                   	// #1
  437bb4:	ldp	x29, x30, [sp], #48
  437bb8:	ret
  437bbc:	stp	x29, x30, [sp, #-80]!
  437bc0:	mov	x29, sp
  437bc4:	str	x0, [sp, #40]
  437bc8:	str	x1, [sp, #32]
  437bcc:	str	x2, [sp, #24]
  437bd0:	ldr	x0, [sp, #40]
  437bd4:	str	x0, [sp, #72]
  437bd8:	ldr	x0, [sp, #72]
  437bdc:	bl	434c0c <ferror@plt+0x3137c>
  437be0:	add	x0, sp, #0x30
  437be4:	mov	w3, #0x0                   	// #0
  437be8:	mov	w2, #0x0                   	// #0
  437bec:	mov	x1, x0
  437bf0:	ldr	x0, [sp, #24]
  437bf4:	bl	435248 <ferror@plt+0x319b8>
  437bf8:	ldr	x0, [sp, #72]
  437bfc:	ldr	x4, [x0]
  437c00:	add	x0, sp, #0x30
  437c04:	mov	x3, x0
  437c08:	ldr	x2, [sp, #32]
  437c0c:	adrp	x0, 462000 <warn@@Base+0x14330>
  437c10:	add	x1, x0, #0x290
  437c14:	mov	x0, x4
  437c18:	bl	403870 <fprintf@plt>
  437c1c:	mov	w0, #0x1                   	// #1
  437c20:	ldp	x29, x30, [sp], #80
  437c24:	ret
  437c28:	stp	x29, x30, [sp, #-64]!
  437c2c:	mov	x29, sp
  437c30:	str	x0, [sp, #40]
  437c34:	str	x1, [sp, #32]
  437c38:	str	d0, [sp, #24]
  437c3c:	ldr	x0, [sp, #40]
  437c40:	str	x0, [sp, #56]
  437c44:	ldr	x0, [sp, #56]
  437c48:	bl	434c0c <ferror@plt+0x3137c>
  437c4c:	ldr	x0, [sp, #56]
  437c50:	ldr	x3, [x0]
  437c54:	ldr	d0, [sp, #24]
  437c58:	ldr	x2, [sp, #32]
  437c5c:	adrp	x0, 462000 <warn@@Base+0x14330>
  437c60:	add	x1, x0, #0x2a8
  437c64:	mov	x0, x3
  437c68:	bl	403870 <fprintf@plt>
  437c6c:	mov	w0, #0x1                   	// #1
  437c70:	ldp	x29, x30, [sp], #64
  437c74:	ret
  437c78:	stp	x29, x30, [sp, #-96]!
  437c7c:	mov	x29, sp
  437c80:	str	x0, [sp, #40]
  437c84:	str	x1, [sp, #32]
  437c88:	str	x2, [sp, #24]
  437c8c:	ldr	x0, [sp, #40]
  437c90:	str	x0, [sp, #88]
  437c94:	ldr	x0, [sp, #88]
  437c98:	bl	4351d0 <ferror@plt+0x31940>
  437c9c:	str	x0, [sp, #80]
  437ca0:	ldr	x0, [sp, #80]
  437ca4:	cmp	x0, #0x0
  437ca8:	b.ne	437cb4 <ferror@plt+0x34424>  // b.any
  437cac:	mov	w0, #0x0                   	// #0
  437cb0:	b	437d08 <ferror@plt+0x34478>
  437cb4:	ldr	x0, [sp, #88]
  437cb8:	bl	434c0c <ferror@plt+0x3137c>
  437cbc:	add	x0, sp, #0x38
  437cc0:	mov	w3, #0x0                   	// #0
  437cc4:	mov	w2, #0x0                   	// #0
  437cc8:	mov	x1, x0
  437ccc:	ldr	x0, [sp, #24]
  437cd0:	bl	435248 <ferror@plt+0x319b8>
  437cd4:	ldr	x0, [sp, #88]
  437cd8:	ldr	x5, [x0]
  437cdc:	add	x0, sp, #0x38
  437ce0:	mov	x4, x0
  437ce4:	ldr	x3, [sp, #32]
  437ce8:	ldr	x2, [sp, #80]
  437cec:	adrp	x0, 462000 <warn@@Base+0x14330>
  437cf0:	add	x1, x0, #0x2c0
  437cf4:	mov	x0, x5
  437cf8:	bl	403870 <fprintf@plt>
  437cfc:	ldr	x0, [sp, #80]
  437d00:	bl	403510 <free@plt>
  437d04:	mov	w0, #0x1                   	// #1
  437d08:	ldp	x29, x30, [sp], #96
  437d0c:	ret
  437d10:	stp	x29, x30, [sp, #-96]!
  437d14:	mov	x29, sp
  437d18:	str	x0, [sp, #40]
  437d1c:	str	x1, [sp, #32]
  437d20:	str	w2, [sp, #28]
  437d24:	str	x3, [sp, #16]
  437d28:	ldr	x0, [sp, #40]
  437d2c:	str	x0, [sp, #88]
  437d30:	ldr	x1, [sp, #32]
  437d34:	ldr	x0, [sp, #88]
  437d38:	bl	434f6c <ferror@plt+0x316dc>
  437d3c:	cmp	w0, #0x0
  437d40:	b.ne	437d4c <ferror@plt+0x344bc>  // b.any
  437d44:	mov	w0, #0x0                   	// #0
  437d48:	b	437e30 <ferror@plt+0x345a0>
  437d4c:	ldr	x0, [sp, #88]
  437d50:	bl	4351d0 <ferror@plt+0x31940>
  437d54:	str	x0, [sp, #80]
  437d58:	ldr	x0, [sp, #80]
  437d5c:	cmp	x0, #0x0
  437d60:	b.ne	437d6c <ferror@plt+0x344dc>  // b.any
  437d64:	mov	w0, #0x0                   	// #0
  437d68:	b	437e30 <ferror@plt+0x345a0>
  437d6c:	ldr	x0, [sp, #88]
  437d70:	bl	434c0c <ferror@plt+0x3137c>
  437d74:	ldr	w0, [sp, #28]
  437d78:	cmp	w0, #0x3
  437d7c:	b.hi	437d90 <ferror@plt+0x34500>  // b.pmore
  437d80:	ldr	w0, [sp, #28]
  437d84:	cmp	w0, #0x2
  437d88:	b.cs	437da0 <ferror@plt+0x34510>  // b.hs, b.nlast
  437d8c:	b	437de8 <ferror@plt+0x34558>
  437d90:	ldr	w0, [sp, #28]
  437d94:	cmp	w0, #0x5
  437d98:	b.eq	437dc4 <ferror@plt+0x34534>  // b.none
  437d9c:	b	437de8 <ferror@plt+0x34558>
  437da0:	ldr	x0, [sp, #88]
  437da4:	ldr	x0, [x0]
  437da8:	mov	x3, x0
  437dac:	mov	x2, #0x7                   	// #7
  437db0:	mov	x1, #0x1                   	// #1
  437db4:	adrp	x0, 462000 <warn@@Base+0x14330>
  437db8:	add	x0, x0, #0x118
  437dbc:	bl	4035b0 <fwrite@plt>
  437dc0:	b	437de8 <ferror@plt+0x34558>
  437dc4:	ldr	x0, [sp, #88]
  437dc8:	ldr	x0, [x0]
  437dcc:	mov	x3, x0
  437dd0:	mov	x2, #0x9                   	// #9
  437dd4:	mov	x1, #0x1                   	// #1
  437dd8:	adrp	x0, 462000 <warn@@Base+0x14330>
  437ddc:	add	x0, x0, #0x2d8
  437de0:	bl	4035b0 <fwrite@plt>
  437de4:	nop
  437de8:	add	x0, sp, #0x38
  437dec:	mov	w3, #0x1                   	// #1
  437df0:	mov	w2, #0x1                   	// #1
  437df4:	mov	x1, x0
  437df8:	ldr	x0, [sp, #16]
  437dfc:	bl	435248 <ferror@plt+0x319b8>
  437e00:	ldr	x0, [sp, #88]
  437e04:	ldr	x4, [x0]
  437e08:	add	x0, sp, #0x38
  437e0c:	mov	x3, x0
  437e10:	ldr	x2, [sp, #80]
  437e14:	adrp	x0, 462000 <warn@@Base+0x14330>
  437e18:	add	x1, x0, #0x2e8
  437e1c:	mov	x0, x4
  437e20:	bl	403870 <fprintf@plt>
  437e24:	ldr	x0, [sp, #80]
  437e28:	bl	403510 <free@plt>
  437e2c:	mov	w0, #0x1                   	// #1
  437e30:	ldp	x29, x30, [sp], #96
  437e34:	ret
  437e38:	stp	x29, x30, [sp, #-64]!
  437e3c:	mov	x29, sp
  437e40:	str	x0, [sp, #40]
  437e44:	str	x1, [sp, #32]
  437e48:	str	w2, [sp, #28]
  437e4c:	ldr	x0, [sp, #40]
  437e50:	str	x0, [sp, #56]
  437e54:	ldr	x1, [sp, #32]
  437e58:	ldr	x0, [sp, #56]
  437e5c:	bl	434f6c <ferror@plt+0x316dc>
  437e60:	cmp	w0, #0x0
  437e64:	b.ne	437e70 <ferror@plt+0x345e0>  // b.any
  437e68:	mov	w0, #0x0                   	// #0
  437e6c:	b	437ef0 <ferror@plt+0x34660>
  437e70:	ldr	x0, [sp, #56]
  437e74:	bl	4351d0 <ferror@plt+0x31940>
  437e78:	str	x0, [sp, #48]
  437e7c:	ldr	x0, [sp, #48]
  437e80:	cmp	x0, #0x0
  437e84:	b.ne	437e90 <ferror@plt+0x34600>  // b.any
  437e88:	mov	w0, #0x0                   	// #0
  437e8c:	b	437ef0 <ferror@plt+0x34660>
  437e90:	ldr	x0, [sp, #56]
  437e94:	bl	434c0c <ferror@plt+0x3137c>
  437e98:	ldr	w0, [sp, #28]
  437e9c:	cmp	w0, #0x0
  437ea0:	b.ne	437ec4 <ferror@plt+0x34634>  // b.any
  437ea4:	ldr	x0, [sp, #56]
  437ea8:	ldr	x0, [x0]
  437eac:	mov	x3, x0
  437eb0:	mov	x2, #0x7                   	// #7
  437eb4:	mov	x1, #0x1                   	// #1
  437eb8:	adrp	x0, 462000 <warn@@Base+0x14330>
  437ebc:	add	x0, x0, #0x118
  437ec0:	bl	4035b0 <fwrite@plt>
  437ec4:	ldr	x0, [sp, #56]
  437ec8:	ldr	x3, [x0]
  437ecc:	ldr	x2, [sp, #48]
  437ed0:	adrp	x0, 462000 <warn@@Base+0x14330>
  437ed4:	add	x1, x0, #0x2f8
  437ed8:	mov	x0, x3
  437edc:	bl	403870 <fprintf@plt>
  437ee0:	ldr	x0, [sp, #56]
  437ee4:	mov	w1, #0x1                   	// #1
  437ee8:	str	w1, [x0, #24]
  437eec:	mov	w0, #0x1                   	// #1
  437ef0:	ldp	x29, x30, [sp], #64
  437ef4:	ret
  437ef8:	stp	x29, x30, [sp, #-96]!
  437efc:	mov	x29, sp
  437f00:	str	x0, [sp, #40]
  437f04:	str	x1, [sp, #32]
  437f08:	str	w2, [sp, #28]
  437f0c:	str	x3, [sp, #16]
  437f10:	ldr	x0, [sp, #40]
  437f14:	str	x0, [sp, #88]
  437f18:	ldr	w0, [sp, #28]
  437f1c:	cmp	w0, #0x3
  437f20:	b.eq	437f30 <ferror@plt+0x346a0>  // b.none
  437f24:	ldr	w0, [sp, #28]
  437f28:	cmp	w0, #0x4
  437f2c:	b.ne	437f48 <ferror@plt+0x346b8>  // b.any
  437f30:	ldr	x0, [sp, #40]
  437f34:	bl	435b80 <ferror@plt+0x322f0>
  437f38:	cmp	w0, #0x0
  437f3c:	b.ne	437f48 <ferror@plt+0x346b8>  // b.any
  437f40:	mov	w0, #0x0                   	// #0
  437f44:	b	438048 <ferror@plt+0x347b8>
  437f48:	ldr	x1, [sp, #32]
  437f4c:	ldr	x0, [sp, #88]
  437f50:	bl	434f6c <ferror@plt+0x316dc>
  437f54:	cmp	w0, #0x0
  437f58:	b.ne	437f64 <ferror@plt+0x346d4>  // b.any
  437f5c:	mov	w0, #0x0                   	// #0
  437f60:	b	438048 <ferror@plt+0x347b8>
  437f64:	ldr	x0, [sp, #88]
  437f68:	bl	4351d0 <ferror@plt+0x31940>
  437f6c:	str	x0, [sp, #80]
  437f70:	ldr	x0, [sp, #80]
  437f74:	cmp	x0, #0x0
  437f78:	b.ne	437f84 <ferror@plt+0x346f4>  // b.any
  437f7c:	mov	w0, #0x0                   	// #0
  437f80:	b	438048 <ferror@plt+0x347b8>
  437f84:	ldr	x0, [sp, #88]
  437f88:	ldr	w0, [x0, #24]
  437f8c:	cmp	w0, #0x1
  437f90:	b.eq	437fb4 <ferror@plt+0x34724>  // b.none
  437f94:	ldr	x0, [sp, #88]
  437f98:	ldr	x0, [x0]
  437f9c:	mov	x3, x0
  437fa0:	mov	x2, #0x2                   	// #2
  437fa4:	mov	x1, #0x1                   	// #1
  437fa8:	adrp	x0, 461000 <warn@@Base+0x13330>
  437fac:	add	x0, x0, #0xee8
  437fb0:	bl	4035b0 <fwrite@plt>
  437fb4:	ldr	w0, [sp, #28]
  437fb8:	cmp	w0, #0x2
  437fbc:	b.eq	437fcc <ferror@plt+0x3473c>  // b.none
  437fc0:	ldr	w0, [sp, #28]
  437fc4:	cmp	w0, #0x4
  437fc8:	b.ne	437fec <ferror@plt+0x3475c>  // b.any
  437fcc:	ldr	x0, [sp, #88]
  437fd0:	ldr	x0, [x0]
  437fd4:	mov	x3, x0
  437fd8:	mov	x2, #0x9                   	// #9
  437fdc:	mov	x1, #0x1                   	// #1
  437fe0:	adrp	x0, 462000 <warn@@Base+0x14330>
  437fe4:	add	x0, x0, #0x2d8
  437fe8:	bl	4035b0 <fwrite@plt>
  437fec:	add	x0, sp, #0x38
  437ff0:	mov	w3, #0x1                   	// #1
  437ff4:	mov	w2, #0x1                   	// #1
  437ff8:	mov	x1, x0
  437ffc:	ldr	x0, [sp, #16]
  438000:	bl	435248 <ferror@plt+0x319b8>
  438004:	ldr	x0, [sp, #88]
  438008:	ldr	x4, [x0]
  43800c:	add	x0, sp, #0x38
  438010:	mov	x3, x0
  438014:	ldr	x2, [sp, #80]
  438018:	adrp	x0, 462000 <warn@@Base+0x14330>
  43801c:	add	x1, x0, #0x300
  438020:	mov	x0, x4
  438024:	bl	403870 <fprintf@plt>
  438028:	ldr	x0, [sp, #80]
  43802c:	bl	403510 <free@plt>
  438030:	ldr	x0, [sp, #88]
  438034:	ldr	w0, [x0, #24]
  438038:	add	w1, w0, #0x1
  43803c:	ldr	x0, [sp, #88]
  438040:	str	w1, [x0, #24]
  438044:	mov	w0, #0x1                   	// #1
  438048:	ldp	x29, x30, [sp], #96
  43804c:	ret
  438050:	stp	x29, x30, [sp, #-64]!
  438054:	mov	x29, sp
  438058:	str	x0, [sp, #24]
  43805c:	str	x1, [sp, #16]
  438060:	ldr	x0, [sp, #24]
  438064:	str	x0, [sp, #56]
  438068:	ldr	x0, [sp, #56]
  43806c:	ldr	w0, [x0, #24]
  438070:	cmp	w0, #0x0
  438074:	b.le	4380a0 <ferror@plt+0x34810>
  438078:	ldr	x0, [sp, #56]
  43807c:	ldr	x0, [x0]
  438080:	mov	x3, x0
  438084:	mov	x2, #0x2                   	// #2
  438088:	mov	x1, #0x1                   	// #1
  43808c:	adrp	x0, 462000 <warn@@Base+0x14330>
  438090:	add	x0, x0, #0x310
  438094:	bl	4035b0 <fwrite@plt>
  438098:	ldr	x0, [sp, #56]
  43809c:	str	wzr, [x0, #24]
  4380a0:	ldr	x0, [sp, #56]
  4380a4:	bl	434c0c <ferror@plt+0x3137c>
  4380a8:	add	x0, sp, #0x20
  4380ac:	mov	w3, #0x1                   	// #1
  4380b0:	mov	w2, #0x1                   	// #1
  4380b4:	mov	x1, x0
  4380b8:	ldr	x0, [sp, #16]
  4380bc:	bl	435248 <ferror@plt+0x319b8>
  4380c0:	ldr	x0, [sp, #56]
  4380c4:	ldr	x3, [x0]
  4380c8:	add	x0, sp, #0x20
  4380cc:	mov	x2, x0
  4380d0:	adrp	x0, 462000 <warn@@Base+0x14330>
  4380d4:	add	x1, x0, #0x318
  4380d8:	mov	x0, x3
  4380dc:	bl	403870 <fprintf@plt>
  4380e0:	ldr	x0, [sp, #56]
  4380e4:	ldr	w0, [x0, #8]
  4380e8:	add	w1, w0, #0x2
  4380ec:	ldr	x0, [sp, #56]
  4380f0:	str	w1, [x0, #8]
  4380f4:	mov	w0, #0x1                   	// #1
  4380f8:	ldp	x29, x30, [sp], #64
  4380fc:	ret
  438100:	stp	x29, x30, [sp, #-80]!
  438104:	mov	x29, sp
  438108:	str	x0, [sp, #40]
  43810c:	str	x1, [sp, #32]
  438110:	str	x2, [sp, #24]
  438114:	str	x3, [sp, #16]
  438118:	ldr	x0, [sp, #40]
  43811c:	str	x0, [sp, #72]
  438120:	ldr	x0, [sp, #72]
  438124:	bl	434c0c <ferror@plt+0x3137c>
  438128:	add	x0, sp, #0x30
  43812c:	mov	w3, #0x1                   	// #1
  438130:	mov	w2, #0x1                   	// #1
  438134:	mov	x1, x0
  438138:	ldr	x0, [sp, #16]
  43813c:	bl	435248 <ferror@plt+0x319b8>
  438140:	ldr	x0, [sp, #72]
  438144:	ldr	x5, [x0]
  438148:	add	x0, sp, #0x30
  43814c:	mov	x4, x0
  438150:	ldr	x3, [sp, #24]
  438154:	ldr	x2, [sp, #32]
  438158:	adrp	x0, 462000 <warn@@Base+0x14330>
  43815c:	add	x1, x0, #0x328
  438160:	mov	x0, x5
  438164:	bl	403870 <fprintf@plt>
  438168:	mov	w0, #0x1                   	// #1
  43816c:	ldp	x29, x30, [sp], #80
  438170:	ret
  438174:	stp	x29, x30, [sp, #-64]!
  438178:	mov	x29, sp
  43817c:	str	x0, [sp, #24]
  438180:	str	x1, [sp, #16]
  438184:	ldr	x0, [sp, #24]
  438188:	str	x0, [sp, #56]
  43818c:	ldr	x0, [sp, #56]
  438190:	ldr	w0, [x0, #8]
  438194:	sub	w1, w0, #0x2
  438198:	ldr	x0, [sp, #56]
  43819c:	str	w1, [x0, #8]
  4381a0:	ldr	x0, [sp, #56]
  4381a4:	bl	434c0c <ferror@plt+0x3137c>
  4381a8:	add	x0, sp, #0x20
  4381ac:	mov	w3, #0x1                   	// #1
  4381b0:	mov	w2, #0x1                   	// #1
  4381b4:	mov	x1, x0
  4381b8:	ldr	x0, [sp, #16]
  4381bc:	bl	435248 <ferror@plt+0x319b8>
  4381c0:	ldr	x0, [sp, #56]
  4381c4:	ldr	x3, [x0]
  4381c8:	add	x0, sp, #0x20
  4381cc:	mov	x2, x0
  4381d0:	adrp	x0, 462000 <warn@@Base+0x14330>
  4381d4:	add	x1, x0, #0x348
  4381d8:	mov	x0, x3
  4381dc:	bl	403870 <fprintf@plt>
  4381e0:	mov	w0, #0x1                   	// #1
  4381e4:	ldp	x29, x30, [sp], #64
  4381e8:	ret
  4381ec:	sub	sp, sp, #0x10
  4381f0:	str	x0, [sp, #8]
  4381f4:	mov	w0, #0x1                   	// #1
  4381f8:	add	sp, sp, #0x10
  4381fc:	ret
  438200:	stp	x29, x30, [sp, #-80]!
  438204:	mov	x29, sp
  438208:	str	x0, [sp, #40]
  43820c:	str	x1, [sp, #32]
  438210:	str	x2, [sp, #24]
  438214:	ldr	x0, [sp, #24]
  438218:	str	x0, [sp, #72]
  43821c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  438220:	add	x0, x0, #0xec
  438224:	ldr	w0, [x0]
  438228:	cmp	w0, #0x0
  43822c:	b.ne	4382f8 <ferror@plt+0x34a68>  // b.any
  438230:	ldr	x0, [sp, #32]
  438234:	bl	434af0 <ferror@plt+0x31260>
  438238:	and	w0, w0, #0x1
  43823c:	cmp	w0, #0x0
  438240:	b.eq	438300 <ferror@plt+0x34a70>  // b.none
  438244:	ldr	x0, [sp, #32]
  438248:	bl	434ad8 <ferror@plt+0x31248>
  43824c:	str	x0, [sp, #64]
  438250:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  438254:	add	x0, x0, #0xd0
  438258:	ldr	x0, [x0]
  43825c:	ldr	x1, [sp, #64]
  438260:	cmp	x1, x0
  438264:	b.hi	438308 <ferror@plt+0x34a78>  // b.pmore
  438268:	ldr	x0, [sp, #32]
  43826c:	bl	434ac0 <ferror@plt+0x31230>
  438270:	str	x0, [sp, #56]
  438274:	ldr	x1, [sp, #64]
  438278:	ldr	x0, [sp, #56]
  43827c:	add	x1, x1, x0
  438280:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  438284:	add	x0, x0, #0xd0
  438288:	ldr	x0, [x0]
  43828c:	cmp	x1, x0
  438290:	b.ls	438310 <ferror@plt+0x34a80>  // b.plast
  438294:	ldr	x0, [sp, #40]
  438298:	ldr	x0, [x0, #8]
  43829c:	ldr	x8, [x0, #568]
  4382a0:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4382a4:	add	x0, x0, #0xd0
  4382a8:	ldr	x1, [x0]
  4382ac:	ldr	x0, [sp, #64]
  4382b0:	sub	x1, x1, x0
  4382b4:	mov	x7, #0x0                   	// #0
  4382b8:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4382bc:	add	x6, x0, #0xe8
  4382c0:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4382c4:	add	x5, x0, #0xe0
  4382c8:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4382cc:	add	x4, x0, #0xd8
  4382d0:	mov	x3, x1
  4382d4:	ldr	x2, [sp, #32]
  4382d8:	ldr	x1, [sp, #72]
  4382dc:	ldr	x0, [sp, #40]
  4382e0:	blr	x8
  4382e4:	mov	w1, w0
  4382e8:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4382ec:	add	x0, x0, #0xec
  4382f0:	str	w1, [x0]
  4382f4:	b	438314 <ferror@plt+0x34a84>
  4382f8:	nop
  4382fc:	b	438314 <ferror@plt+0x34a84>
  438300:	nop
  438304:	b	438314 <ferror@plt+0x34a84>
  438308:	nop
  43830c:	b	438314 <ferror@plt+0x34a84>
  438310:	nop
  438314:	ldp	x29, x30, [sp], #80
  438318:	ret
  43831c:	stp	x29, x30, [sp, #-48]!
  438320:	mov	x29, sp
  438324:	str	x0, [sp, #40]
  438328:	str	x1, [sp, #32]
  43832c:	str	x2, [sp, #24]
  438330:	str	x3, [sp, #16]
  438334:	mov	w2, #0x10                  	// #16
  438338:	mov	x1, #0x0                   	// #0
  43833c:	ldr	x0, [sp, #32]
  438340:	bl	402ff0 <bfd_scan_vma@plt>
  438344:	mov	x1, x0
  438348:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  43834c:	add	x0, x0, #0xd0
  438350:	str	x1, [x0]
  438354:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  438358:	add	x0, x0, #0xec
  43835c:	str	wzr, [x0]
  438360:	ldr	x2, [sp, #16]
  438364:	adrp	x0, 438000 <ferror@plt+0x34770>
  438368:	add	x1, x0, #0x200
  43836c:	ldr	x0, [sp, #40]
  438370:	bl	403790 <bfd_map_over_sections@plt>
  438374:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  438378:	add	x0, x0, #0xec
  43837c:	ldr	w0, [x0]
  438380:	cmp	w0, #0x0
  438384:	b.ne	4383a4 <ferror@plt+0x34b14>  // b.any
  438388:	ldr	x3, [sp, #24]
  43838c:	mov	x2, #0x2                   	// #2
  438390:	mov	x1, #0x1                   	// #1
  438394:	adrp	x0, 462000 <warn@@Base+0x14330>
  438398:	add	x0, x0, #0x358
  43839c:	bl	4035b0 <fwrite@plt>
  4383a0:	b	4383c4 <ferror@plt+0x34b34>
  4383a4:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4383a8:	add	x0, x0, #0xe8
  4383ac:	ldr	w0, [x0]
  4383b0:	mov	w2, w0
  4383b4:	adrp	x0, 462000 <warn@@Base+0x14330>
  4383b8:	add	x1, x0, #0xf0
  4383bc:	ldr	x0, [sp, #24]
  4383c0:	bl	403870 <fprintf@plt>
  4383c4:	nop
  4383c8:	ldp	x29, x30, [sp], #48
  4383cc:	ret
  4383d0:	stp	x29, x30, [sp, #-48]!
  4383d4:	mov	x29, sp
  4383d8:	str	x0, [sp, #24]
  4383dc:	str	x1, [sp, #16]
  4383e0:	ldr	x0, [sp, #24]
  4383e4:	str	x0, [sp, #40]
  4383e8:	ldr	x0, [sp, #40]
  4383ec:	ldr	x0, [x0, #32]
  4383f0:	bl	403510 <free@plt>
  4383f4:	ldr	x0, [sp, #16]
  4383f8:	bl	403370 <strdup@plt>
  4383fc:	mov	x1, x0
  438400:	ldr	x0, [sp, #40]
  438404:	str	x1, [x0, #32]
  438408:	mov	w0, #0x1                   	// #1
  43840c:	ldp	x29, x30, [sp], #48
  438410:	ret
  438414:	stp	x29, x30, [sp, #-48]!
  438418:	mov	x29, sp
  43841c:	str	x0, [sp, #24]
  438420:	str	x1, [sp, #16]
  438424:	ldr	x0, [sp, #24]
  438428:	str	x0, [sp, #40]
  43842c:	ldr	x0, [sp, #40]
  438430:	ldr	x0, [x0, #32]
  438434:	bl	403510 <free@plt>
  438438:	ldr	x0, [sp, #16]
  43843c:	bl	403370 <strdup@plt>
  438440:	mov	x1, x0
  438444:	ldr	x0, [sp, #40]
  438448:	str	x1, [x0, #32]
  43844c:	mov	w0, #0x1                   	// #1
  438450:	ldp	x29, x30, [sp], #48
  438454:	ret
  438458:	stp	x29, x30, [sp, #-96]!
  43845c:	mov	x29, sp
  438460:	str	x0, [sp, #40]
  438464:	str	x1, [sp, #32]
  438468:	str	x2, [sp, #24]
  43846c:	str	x3, [sp, #16]
  438470:	ldr	x0, [sp, #40]
  438474:	str	x0, [sp, #80]
  438478:	ldr	x3, [sp, #16]
  43847c:	ldr	x2, [sp, #24]
  438480:	ldr	x1, [sp, #32]
  438484:	ldr	x0, [sp, #40]
  438488:	bl	4355a8 <ferror@plt+0x31d18>
  43848c:	cmp	w0, #0x0
  438490:	b.ne	43849c <ferror@plt+0x34c0c>  // b.any
  438494:	mov	w0, #0x0                   	// #0
  438498:	b	4385b8 <ferror@plt+0x34d28>
  43849c:	ldr	x0, [sp, #32]
  4384a0:	cmp	x0, #0x0
  4384a4:	b.eq	4384b0 <ferror@plt+0x34c20>  // b.none
  4384a8:	ldr	x0, [sp, #32]
  4384ac:	b	4384b8 <ferror@plt+0x34c28>
  4384b0:	adrp	x0, 462000 <warn@@Base+0x14330>
  4384b4:	add	x0, x0, #0x360
  4384b8:	str	x0, [sp, #72]
  4384bc:	ldr	x0, [sp, #32]
  4384c0:	cmp	x0, #0x0
  4384c4:	b.eq	438500 <ferror@plt+0x34c70>  // b.none
  4384c8:	ldr	x0, [sp, #80]
  4384cc:	ldr	x5, [x0]
  4384d0:	ldr	x0, [sp, #80]
  4384d4:	ldr	x1, [x0, #32]
  4384d8:	ldr	x0, [sp, #80]
  4384dc:	ldr	x0, [x0, #16]
  4384e0:	ldr	x0, [x0, #8]
  4384e4:	mov	x4, x0
  4384e8:	mov	x3, x1
  4384ec:	ldr	x2, [sp, #32]
  4384f0:	adrp	x0, 462000 <warn@@Base+0x14330>
  4384f4:	add	x1, x0, #0x368
  4384f8:	mov	x0, x5
  4384fc:	bl	403870 <fprintf@plt>
  438500:	ldr	x0, [sp, #24]
  438504:	cmp	x0, #0x0
  438508:	b.eq	4385b4 <ferror@plt+0x34d24>  // b.none
  43850c:	str	wzr, [sp, #92]
  438510:	b	438598 <ferror@plt+0x34d08>
  438514:	ldr	w0, [sp, #92]
  438518:	lsl	x0, x0, #3
  43851c:	ldr	x1, [sp, #16]
  438520:	add	x0, x1, x0
  438524:	ldr	x0, [x0]
  438528:	mov	x4, x0
  43852c:	add	x0, sp, #0x30
  438530:	mov	w3, #0x0                   	// #0
  438534:	mov	w2, #0x0                   	// #0
  438538:	mov	x1, x0
  43853c:	mov	x0, x4
  438540:	bl	435248 <ferror@plt+0x319b8>
  438544:	ldr	x0, [sp, #80]
  438548:	ldr	x6, [x0]
  43854c:	ldr	w0, [sp, #92]
  438550:	lsl	x0, x0, #3
  438554:	ldr	x1, [sp, #24]
  438558:	add	x0, x1, x0
  43855c:	ldr	x1, [x0]
  438560:	ldr	x0, [sp, #80]
  438564:	ldr	x0, [x0, #32]
  438568:	add	x2, sp, #0x30
  43856c:	mov	x5, x2
  438570:	ldr	x4, [sp, #72]
  438574:	mov	x3, x0
  438578:	mov	x2, x1
  43857c:	adrp	x0, 462000 <warn@@Base+0x14330>
  438580:	add	x1, x0, #0x388
  438584:	mov	x0, x6
  438588:	bl	403870 <fprintf@plt>
  43858c:	ldr	w0, [sp, #92]
  438590:	add	w0, w0, #0x1
  438594:	str	w0, [sp, #92]
  438598:	ldr	w0, [sp, #92]
  43859c:	lsl	x0, x0, #3
  4385a0:	ldr	x1, [sp, #24]
  4385a4:	add	x0, x1, x0
  4385a8:	ldr	x0, [x0]
  4385ac:	cmp	x0, #0x0
  4385b0:	b.ne	438514 <ferror@plt+0x34c84>  // b.any
  4385b4:	mov	w0, #0x1                   	// #1
  4385b8:	ldp	x29, x30, [sp], #96
  4385bc:	ret
  4385c0:	stp	x29, x30, [sp, #-96]!
  4385c4:	mov	x29, sp
  4385c8:	str	x0, [sp, #40]
  4385cc:	str	x1, [sp, #32]
  4385d0:	str	w2, [sp, #28]
  4385d4:	str	w3, [sp, #24]
  4385d8:	str	w4, [sp, #20]
  4385dc:	ldr	x0, [sp, #40]
  4385e0:	str	x0, [sp, #80]
  4385e4:	ldr	x0, [sp, #32]
  4385e8:	cmp	x0, #0x0
  4385ec:	b.eq	4385fc <ferror@plt+0x34d6c>  // b.none
  4385f0:	ldr	x0, [sp, #32]
  4385f4:	str	x0, [sp, #88]
  4385f8:	b	43861c <ferror@plt+0x34d8c>
  4385fc:	add	x0, sp, #0x38
  438600:	str	x0, [sp, #88]
  438604:	add	x3, sp, #0x38
  438608:	ldr	w2, [sp, #28]
  43860c:	adrp	x0, 461000 <warn@@Base+0x13330>
  438610:	add	x1, x0, #0xfe8
  438614:	mov	x0, x3
  438618:	bl	403090 <sprintf@plt>
  43861c:	ldr	x1, [sp, #88]
  438620:	ldr	x0, [sp, #80]
  438624:	bl	434c64 <ferror@plt+0x313d4>
  438628:	cmp	w0, #0x0
  43862c:	b.ne	438638 <ferror@plt+0x34da8>  // b.any
  438630:	mov	w0, #0x0                   	// #0
  438634:	b	4386b4 <ferror@plt+0x34e24>
  438638:	ldr	w0, [sp, #24]
  43863c:	cmp	w0, #0x0
  438640:	b.eq	438650 <ferror@plt+0x34dc0>  // b.none
  438644:	adrp	x0, 462000 <warn@@Base+0x14330>
  438648:	add	x0, x0, #0x3b0
  43864c:	b	438658 <ferror@plt+0x34dc8>
  438650:	adrp	x0, 462000 <warn@@Base+0x14330>
  438654:	add	x0, x0, #0x3b8
  438658:	ldr	x1, [sp, #80]
  43865c:	ldr	x1, [x1, #16]
  438660:	str	x0, [x1, #32]
  438664:	ldr	x0, [sp, #80]
  438668:	ldr	x5, [x0]
  43866c:	ldr	x0, [sp, #80]
  438670:	ldr	x1, [x0, #32]
  438674:	ldr	x0, [sp, #80]
  438678:	ldr	x0, [x0, #16]
  43867c:	ldr	x0, [x0, #32]
  438680:	ldrb	w0, [x0]
  438684:	mov	w4, w0
  438688:	mov	x3, x1
  43868c:	ldr	x2, [sp, #88]
  438690:	adrp	x0, 462000 <warn@@Base+0x14330>
  438694:	add	x1, x0, #0x3c0
  438698:	mov	x0, x5
  43869c:	bl	403870 <fprintf@plt>
  4386a0:	ldr	x0, [sp, #80]
  4386a4:	ldr	x0, [x0, #16]
  4386a8:	str	wzr, [x0, #16]
  4386ac:	ldr	x0, [sp, #80]
  4386b0:	bl	435170 <ferror@plt+0x318e0>
  4386b4:	ldp	x29, x30, [sp], #96
  4386b8:	ret
  4386bc:	stp	x29, x30, [sp, #-32]!
  4386c0:	mov	x29, sp
  4386c4:	str	x0, [sp, #24]
  4386c8:	str	w1, [sp, #20]
  4386cc:	ldr	x0, [sp, #24]
  4386d0:	ldr	x0, [x0, #16]
  4386d4:	cmp	x0, #0x0
  4386d8:	b.ne	4386fc <ferror@plt+0x34e6c>  // b.any
  4386dc:	adrp	x0, 462000 <warn@@Base+0x14330>
  4386e0:	add	x3, x0, #0x7d0
  4386e4:	mov	w2, #0x80c                 	// #2060
  4386e8:	adrp	x0, 461000 <warn@@Base+0x13330>
  4386ec:	add	x1, x0, #0xdd8
  4386f0:	adrp	x0, 461000 <warn@@Base+0x13330>
  4386f4:	add	x0, x0, #0xdf0
  4386f8:	bl	4037a0 <__assert_fail@plt>
  4386fc:	ldr	x0, [sp, #24]
  438700:	ldr	x0, [x0, #16]
  438704:	ldr	w0, [x0, #16]
  438708:	ldr	w1, [sp, #20]
  43870c:	cmp	w1, w0
  438710:	b.ne	43871c <ferror@plt+0x34e8c>  // b.any
  438714:	mov	w0, #0x1                   	// #1
  438718:	b	438764 <ferror@plt+0x34ed4>
  43871c:	ldr	x0, [sp, #24]
  438720:	ldr	x0, [x0, #16]
  438724:	ldr	w0, [x0, #16]
  438728:	cmp	w0, #0x3
  43872c:	b.ne	438750 <ferror@plt+0x34ec0>  // b.any
  438730:	adrp	x0, 462000 <warn@@Base+0x14330>
  438734:	add	x3, x0, #0x7d0
  438738:	mov	w2, #0x811                 	// #2065
  43873c:	adrp	x0, 461000 <warn@@Base+0x13330>
  438740:	add	x1, x0, #0xdd8
  438744:	adrp	x0, 462000 <warn@@Base+0x14330>
  438748:	add	x0, x0, #0x3d8
  43874c:	bl	4037a0 <__assert_fail@plt>
  438750:	ldr	x0, [sp, #24]
  438754:	ldr	x0, [x0, #16]
  438758:	ldr	w1, [sp, #20]
  43875c:	str	w1, [x0, #16]
  438760:	mov	w0, #0x1                   	// #1
  438764:	ldp	x29, x30, [sp], #32
  438768:	ret
  43876c:	stp	x29, x30, [sp, #-112]!
  438770:	mov	x29, sp
  438774:	stp	x19, x20, [sp, #16]
  438778:	stp	x21, x22, [sp, #32]
  43877c:	str	x0, [sp, #88]
  438780:	str	x1, [sp, #80]
  438784:	str	x2, [sp, #72]
  438788:	str	x3, [sp, #64]
  43878c:	str	w4, [sp, #60]
  438790:	ldr	x0, [sp, #88]
  438794:	str	x0, [sp, #104]
  438798:	ldr	x0, [sp, #104]
  43879c:	bl	4351d0 <ferror@plt+0x31940>
  4387a0:	str	x0, [sp, #96]
  4387a4:	ldr	x0, [sp, #96]
  4387a8:	cmp	x0, #0x0
  4387ac:	b.ne	4387b8 <ferror@plt+0x34f28>  // b.any
  4387b0:	mov	w0, #0x0                   	// #0
  4387b4:	b	438848 <ferror@plt+0x34fb8>
  4387b8:	ldr	w1, [sp, #60]
  4387bc:	ldr	x0, [sp, #104]
  4387c0:	bl	4386bc <ferror@plt+0x34e2c>
  4387c4:	cmp	w0, #0x0
  4387c8:	b.ne	4387d4 <ferror@plt+0x34f44>  // b.any
  4387cc:	mov	w0, #0x0                   	// #0
  4387d0:	b	438848 <ferror@plt+0x34fb8>
  4387d4:	ldr	x0, [sp, #80]
  4387d8:	ldrb	w0, [x0]
  4387dc:	cmp	w0, #0x0
  4387e0:	b.ne	4387ec <ferror@plt+0x34f5c>  // b.any
  4387e4:	mov	w0, #0x1                   	// #1
  4387e8:	b	438848 <ferror@plt+0x34fb8>
  4387ec:	ldr	x0, [sp, #104]
  4387f0:	ldr	x19, [x0]
  4387f4:	ldr	x0, [sp, #104]
  4387f8:	ldr	x20, [x0, #32]
  4387fc:	ldr	x0, [sp, #104]
  438800:	ldr	x0, [x0, #16]
  438804:	ldr	x21, [x0, #32]
  438808:	ldr	x0, [sp, #104]
  43880c:	ldr	x0, [x0, #16]
  438810:	ldr	x22, [x0, #8]
  438814:	ldr	w0, [sp, #60]
  438818:	bl	439e94 <ferror@plt+0x36604>
  43881c:	mov	x7, x0
  438820:	mov	x6, x22
  438824:	mov	x5, x21
  438828:	ldr	x4, [sp, #96]
  43882c:	mov	x3, x20
  438830:	ldr	x2, [sp, #80]
  438834:	adrp	x0, 462000 <warn@@Base+0x14330>
  438838:	add	x1, x0, #0x410
  43883c:	mov	x0, x19
  438840:	bl	403870 <fprintf@plt>
  438844:	mov	w0, #0x1                   	// #1
  438848:	ldp	x19, x20, [sp, #16]
  43884c:	ldp	x21, x22, [sp, #32]
  438850:	ldp	x29, x30, [sp], #112
  438854:	ret
  438858:	stp	x29, x30, [sp, #-32]!
  43885c:	mov	x29, sp
  438860:	str	x0, [sp, #24]
  438864:	ldr	x0, [sp, #24]
  438868:	ldr	x0, [x0, #16]
  43886c:	cmp	x0, #0x0
  438870:	b.ne	438894 <ferror@plt+0x35004>  // b.any
  438874:	adrp	x0, 462000 <warn@@Base+0x14330>
  438878:	add	x3, x0, #0x7e8
  43887c:	mov	w2, #0x839                 	// #2105
  438880:	adrp	x0, 461000 <warn@@Base+0x13330>
  438884:	add	x1, x0, #0xdd8
  438888:	adrp	x0, 462000 <warn@@Base+0x14330>
  43888c:	add	x0, x0, #0x440
  438890:	bl	4037a0 <__assert_fail@plt>
  438894:	mov	w0, #0x1                   	// #1
  438898:	ldp	x29, x30, [sp], #32
  43889c:	ret
  4388a0:	stp	x29, x30, [sp, #-112]!
  4388a4:	mov	x29, sp
  4388a8:	str	x0, [sp, #56]
  4388ac:	str	x1, [sp, #48]
  4388b0:	str	w2, [sp, #44]
  4388b4:	str	w3, [sp, #40]
  4388b8:	str	w4, [sp, #36]
  4388bc:	str	w5, [sp, #32]
  4388c0:	str	w6, [sp, #28]
  4388c4:	ldr	x0, [sp, #56]
  4388c8:	str	x0, [sp, #88]
  4388cc:	str	xzr, [sp, #104]
  4388d0:	ldr	x0, [sp, #88]
  4388d4:	ldr	w0, [x0, #8]
  4388d8:	add	w1, w0, #0x2
  4388dc:	ldr	x0, [sp, #88]
  4388e0:	str	w1, [x0, #8]
  4388e4:	ldr	w0, [sp, #32]
  4388e8:	cmp	w0, #0x0
  4388ec:	b.eq	43891c <ferror@plt+0x3508c>  // b.none
  4388f0:	ldr	w0, [sp, #28]
  4388f4:	cmp	w0, #0x0
  4388f8:	b.ne	43891c <ferror@plt+0x3508c>  // b.any
  4388fc:	ldr	x0, [sp, #88]
  438900:	bl	4351d0 <ferror@plt+0x31940>
  438904:	str	x0, [sp, #104]
  438908:	ldr	x0, [sp, #104]
  43890c:	cmp	x0, #0x0
  438910:	b.ne	43891c <ferror@plt+0x3508c>  // b.any
  438914:	mov	w0, #0x0                   	// #0
  438918:	b	438a84 <ferror@plt+0x351f4>
  43891c:	ldr	x0, [sp, #48]
  438920:	cmp	x0, #0x0
  438924:	b.eq	438934 <ferror@plt+0x350a4>  // b.none
  438928:	ldr	x0, [sp, #48]
  43892c:	str	x0, [sp, #96]
  438930:	b	438954 <ferror@plt+0x350c4>
  438934:	add	x3, sp, #0x40
  438938:	ldr	w2, [sp, #44]
  43893c:	adrp	x0, 461000 <warn@@Base+0x13330>
  438940:	add	x1, x0, #0xfe8
  438944:	mov	x0, x3
  438948:	bl	403090 <sprintf@plt>
  43894c:	add	x0, sp, #0x40
  438950:	str	x0, [sp, #96]
  438954:	ldr	x1, [sp, #96]
  438958:	ldr	x0, [sp, #88]
  43895c:	bl	434c64 <ferror@plt+0x313d4>
  438960:	cmp	w0, #0x0
  438964:	b.ne	438970 <ferror@plt+0x350e0>  // b.any
  438968:	mov	w0, #0x0                   	// #0
  43896c:	b	438a84 <ferror@plt+0x351f4>
  438970:	ldr	w0, [sp, #40]
  438974:	cmp	w0, #0x0
  438978:	b.eq	438988 <ferror@plt+0x350f8>  // b.none
  43897c:	adrp	x0, 462000 <warn@@Base+0x14330>
  438980:	add	x0, x0, #0x468
  438984:	b	438990 <ferror@plt+0x35100>
  438988:	adrp	x0, 462000 <warn@@Base+0x14330>
  43898c:	add	x0, x0, #0x470
  438990:	ldr	x1, [sp, #88]
  438994:	ldr	x1, [x1, #16]
  438998:	str	x0, [x1, #32]
  43899c:	ldr	x0, [sp, #88]
  4389a0:	ldr	x0, [x0, #16]
  4389a4:	str	xzr, [x0, #40]
  4389a8:	ldr	x0, [sp, #88]
  4389ac:	ldr	x0, [x0, #16]
  4389b0:	str	wzr, [x0, #48]
  4389b4:	ldr	w0, [sp, #36]
  4389b8:	cmp	w0, #0x0
  4389bc:	b.ne	4389e4 <ferror@plt+0x35154>  // b.any
  4389c0:	ldr	w0, [sp, #32]
  4389c4:	cmp	w0, #0x0
  4389c8:	b.ne	4389e4 <ferror@plt+0x35154>  // b.any
  4389cc:	ldr	w0, [sp, #28]
  4389d0:	cmp	w0, #0x0
  4389d4:	b.ne	4389e4 <ferror@plt+0x35154>  // b.any
  4389d8:	ldr	x0, [sp, #48]
  4389dc:	cmp	x0, #0x0
  4389e0:	b.eq	438a70 <ferror@plt+0x351e0>  // b.none
  4389e4:	ldr	w0, [sp, #32]
  4389e8:	cmp	w0, #0x0
  4389ec:	b.eq	438a70 <ferror@plt+0x351e0>  // b.none
  4389f0:	adrp	x0, 462000 <warn@@Base+0x14330>
  4389f4:	add	x1, x0, #0x100
  4389f8:	ldr	x0, [sp, #88]
  4389fc:	bl	434db8 <ferror@plt+0x31528>
  438a00:	cmp	w0, #0x0
  438a04:	b.ne	438a10 <ferror@plt+0x35180>  // b.any
  438a08:	mov	w0, #0x0                   	// #0
  438a0c:	b	438a84 <ferror@plt+0x351f4>
  438a10:	ldr	w0, [sp, #28]
  438a14:	cmp	w0, #0x0
  438a18:	b.eq	438a3c <ferror@plt+0x351ac>  // b.none
  438a1c:	adrp	x0, 462000 <warn@@Base+0x14330>
  438a20:	add	x1, x0, #0x110
  438a24:	ldr	x0, [sp, #88]
  438a28:	bl	434db8 <ferror@plt+0x31528>
  438a2c:	cmp	w0, #0x0
  438a30:	b.ne	438a70 <ferror@plt+0x351e0>  // b.any
  438a34:	mov	w0, #0x0                   	// #0
  438a38:	b	438a84 <ferror@plt+0x351f4>
  438a3c:	ldr	x1, [sp, #104]
  438a40:	ldr	x0, [sp, #88]
  438a44:	bl	434db8 <ferror@plt+0x31528>
  438a48:	cmp	w0, #0x0
  438a4c:	b.eq	438a68 <ferror@plt+0x351d8>  // b.none
  438a50:	adrp	x0, 461000 <warn@@Base+0x13330>
  438a54:	add	x1, x0, #0xe20
  438a58:	ldr	x0, [sp, #88]
  438a5c:	bl	434db8 <ferror@plt+0x31528>
  438a60:	cmp	w0, #0x0
  438a64:	b.ne	438a70 <ferror@plt+0x351e0>  // b.any
  438a68:	mov	w0, #0x0                   	// #0
  438a6c:	b	438a84 <ferror@plt+0x351f4>
  438a70:	ldr	x0, [sp, #88]
  438a74:	ldr	x0, [x0, #16]
  438a78:	mov	w1, #0x2                   	// #2
  438a7c:	str	w1, [x0, #16]
  438a80:	mov	w0, #0x1                   	// #1
  438a84:	ldp	x29, x30, [sp], #112
  438a88:	ret
  438a8c:	stp	x29, x30, [sp, #-112]!
  438a90:	mov	x29, sp
  438a94:	stp	x19, x20, [sp, #16]
  438a98:	str	x21, [sp, #32]
  438a9c:	str	x0, [sp, #72]
  438aa0:	str	x1, [sp, #64]
  438aa4:	str	x2, [sp, #56]
  438aa8:	str	w3, [sp, #52]
  438aac:	ldr	x0, [sp, #72]
  438ab0:	str	x0, [sp, #104]
  438ab4:	ldr	x0, [sp, #64]
  438ab8:	bl	402fd0 <strlen@plt>
  438abc:	str	w0, [sp, #100]
  438ac0:	ldr	x0, [sp, #104]
  438ac4:	ldr	x0, [x0, #16]
  438ac8:	ldr	x0, [x0]
  438acc:	ldr	x0, [x0, #8]
  438ad0:	bl	402fd0 <strlen@plt>
  438ad4:	str	w0, [sp, #96]
  438ad8:	ldr	w1, [sp, #100]
  438adc:	ldr	w0, [sp, #96]
  438ae0:	add	w0, w1, w0
  438ae4:	add	w0, w0, #0x3
  438ae8:	sxtw	x0, w0
  438aec:	bl	403290 <xmalloc@plt>
  438af0:	str	x0, [sp, #88]
  438af4:	ldr	x0, [sp, #88]
  438af8:	cmp	x0, #0x0
  438afc:	b.ne	438b08 <ferror@plt+0x35278>  // b.any
  438b00:	mov	w0, #0x0                   	// #0
  438b04:	b	438c2c <ferror@plt+0x3539c>
  438b08:	ldr	x0, [sp, #104]
  438b0c:	ldr	x0, [x0, #16]
  438b10:	ldr	x0, [x0]
  438b14:	ldr	x0, [x0, #8]
  438b18:	ldr	x3, [sp, #64]
  438b1c:	mov	x2, x0
  438b20:	adrp	x0, 462000 <warn@@Base+0x14330>
  438b24:	add	x1, x0, #0x480
  438b28:	ldr	x0, [sp, #88]
  438b2c:	bl	403090 <sprintf@plt>
  438b30:	ldr	x1, [sp, #88]
  438b34:	ldr	x0, [sp, #104]
  438b38:	bl	434f6c <ferror@plt+0x316dc>
  438b3c:	cmp	w0, #0x0
  438b40:	b.ne	438b54 <ferror@plt+0x352c4>  // b.any
  438b44:	ldr	x0, [sp, #88]
  438b48:	bl	403510 <free@plt>
  438b4c:	mov	w0, #0x0                   	// #0
  438b50:	b	438c2c <ferror@plt+0x3539c>
  438b54:	adrp	x0, 462000 <warn@@Base+0x14330>
  438b58:	add	x1, x0, #0x118
  438b5c:	ldr	x0, [sp, #104]
  438b60:	bl	434cf4 <ferror@plt+0x31464>
  438b64:	cmp	w0, #0x0
  438b68:	b.ne	438b7c <ferror@plt+0x352ec>  // b.any
  438b6c:	ldr	x0, [sp, #88]
  438b70:	bl	403510 <free@plt>
  438b74:	mov	w0, #0x0                   	// #0
  438b78:	b	438c2c <ferror@plt+0x3539c>
  438b7c:	ldr	x0, [sp, #104]
  438b80:	bl	4351d0 <ferror@plt+0x31940>
  438b84:	str	x0, [sp, #80]
  438b88:	ldr	x0, [sp, #80]
  438b8c:	cmp	x0, #0x0
  438b90:	b.ne	438ba4 <ferror@plt+0x35314>  // b.any
  438b94:	ldr	x0, [sp, #88]
  438b98:	bl	403510 <free@plt>
  438b9c:	mov	w0, #0x0                   	// #0
  438ba0:	b	438c2c <ferror@plt+0x3539c>
  438ba4:	ldr	w1, [sp, #52]
  438ba8:	ldr	x0, [sp, #104]
  438bac:	bl	4386bc <ferror@plt+0x34e2c>
  438bb0:	cmp	w0, #0x0
  438bb4:	b.ne	438bd0 <ferror@plt+0x35340>  // b.any
  438bb8:	ldr	x0, [sp, #80]
  438bbc:	bl	403510 <free@plt>
  438bc0:	ldr	x0, [sp, #88]
  438bc4:	bl	403510 <free@plt>
  438bc8:	mov	w0, #0x0                   	// #0
  438bcc:	b	438c2c <ferror@plt+0x3539c>
  438bd0:	ldr	x0, [sp, #104]
  438bd4:	ldr	x19, [x0]
  438bd8:	ldr	x0, [sp, #104]
  438bdc:	ldr	x20, [x0, #32]
  438be0:	ldr	x0, [sp, #104]
  438be4:	ldr	x0, [x0, #16]
  438be8:	ldr	x21, [x0, #8]
  438bec:	ldr	w0, [sp, #52]
  438bf0:	bl	439e94 <ferror@plt+0x36604>
  438bf4:	mov	x6, x0
  438bf8:	mov	x5, x21
  438bfc:	ldr	x4, [sp, #80]
  438c00:	mov	x3, x20
  438c04:	ldr	x2, [sp, #64]
  438c08:	adrp	x0, 462000 <warn@@Base+0x14330>
  438c0c:	add	x1, x0, #0x488
  438c10:	mov	x0, x19
  438c14:	bl	403870 <fprintf@plt>
  438c18:	ldr	x0, [sp, #80]
  438c1c:	bl	403510 <free@plt>
  438c20:	ldr	x0, [sp, #88]
  438c24:	bl	403510 <free@plt>
  438c28:	mov	w0, #0x1                   	// #1
  438c2c:	ldp	x19, x20, [sp, #16]
  438c30:	ldr	x21, [sp, #32]
  438c34:	ldp	x29, x30, [sp], #112
  438c38:	ret
  438c3c:	stp	x29, x30, [sp, #-80]!
  438c40:	mov	x29, sp
  438c44:	str	x0, [sp, #40]
  438c48:	str	x1, [sp, #32]
  438c4c:	str	w2, [sp, #28]
  438c50:	str	w3, [sp, #24]
  438c54:	ldr	x0, [sp, #40]
  438c58:	str	x0, [sp, #56]
  438c5c:	ldr	x0, [sp, #56]
  438c60:	ldr	x0, [x0, #16]
  438c64:	cmp	x0, #0x0
  438c68:	b.eq	438c80 <ferror@plt+0x353f0>  // b.none
  438c6c:	ldr	x0, [sp, #56]
  438c70:	ldr	x0, [x0, #16]
  438c74:	ldr	x0, [x0]
  438c78:	cmp	x0, #0x0
  438c7c:	b.ne	438ca0 <ferror@plt+0x35410>  // b.any
  438c80:	adrp	x0, 462000 <warn@@Base+0x14330>
  438c84:	add	x3, x0, #0x800
  438c88:	mov	w2, #0x8bb                 	// #2235
  438c8c:	adrp	x0, 461000 <warn@@Base+0x13330>
  438c90:	add	x1, x0, #0xdd8
  438c94:	adrp	x0, 462000 <warn@@Base+0x14330>
  438c98:	add	x0, x0, #0x120
  438c9c:	bl	4037a0 <__assert_fail@plt>
  438ca0:	ldr	x0, [sp, #56]
  438ca4:	bl	4351d0 <ferror@plt+0x31940>
  438ca8:	str	x0, [sp, #72]
  438cac:	ldr	x0, [sp, #72]
  438cb0:	cmp	x0, #0x0
  438cb4:	b.ne	438cc0 <ferror@plt+0x35430>  // b.any
  438cb8:	mov	w0, #0x0                   	// #0
  438cbc:	b	438e50 <ferror@plt+0x355c0>
  438cc0:	mov	x2, #0x6                   	// #6
  438cc4:	adrp	x0, 461000 <warn@@Base+0x13330>
  438cc8:	add	x1, x0, #0xfa0
  438ccc:	ldr	x0, [sp, #72]
  438cd0:	bl	403210 <strncmp@plt>
  438cd4:	cmp	w0, #0x0
  438cd8:	b.ne	438ce8 <ferror@plt+0x35458>  // b.any
  438cdc:	ldr	x0, [sp, #72]
  438ce0:	add	x0, x0, #0x6
  438ce4:	str	x0, [sp, #72]
  438ce8:	ldr	x1, [sp, #72]
  438cec:	ldr	x0, [sp, #56]
  438cf0:	bl	434c64 <ferror@plt+0x313d4>
  438cf4:	cmp	w0, #0x0
  438cf8:	b.ne	438d04 <ferror@plt+0x35474>  // b.any
  438cfc:	mov	w0, #0x0                   	// #0
  438d00:	b	438e50 <ferror@plt+0x355c0>
  438d04:	ldr	w0, [sp, #28]
  438d08:	cmp	w0, #0x0
  438d0c:	b.eq	438d30 <ferror@plt+0x354a0>  // b.none
  438d10:	adrp	x0, 462000 <warn@@Base+0x14330>
  438d14:	add	x1, x0, #0x158
  438d18:	ldr	x0, [sp, #56]
  438d1c:	bl	434cf4 <ferror@plt+0x31464>
  438d20:	cmp	w0, #0x0
  438d24:	b.ne	438d30 <ferror@plt+0x354a0>  // b.any
  438d28:	mov	w0, #0x0                   	// #0
  438d2c:	b	438e50 <ferror@plt+0x355c0>
  438d30:	ldr	w0, [sp, #24]
  438d34:	cmp	w0, #0x2
  438d38:	b.eq	438d84 <ferror@plt+0x354f4>  // b.none
  438d3c:	ldr	w0, [sp, #24]
  438d40:	cmp	w0, #0x2
  438d44:	b.hi	438d94 <ferror@plt+0x35504>  // b.pmore
  438d48:	ldr	w0, [sp, #24]
  438d4c:	cmp	w0, #0x0
  438d50:	b.eq	438d64 <ferror@plt+0x354d4>  // b.none
  438d54:	ldr	w0, [sp, #24]
  438d58:	cmp	w0, #0x1
  438d5c:	b.eq	438d74 <ferror@plt+0x354e4>  // b.none
  438d60:	b	438d94 <ferror@plt+0x35504>
  438d64:	adrp	x0, 462000 <warn@@Base+0x14330>
  438d68:	add	x0, x0, #0x168
  438d6c:	str	x0, [sp, #64]
  438d70:	b	438da4 <ferror@plt+0x35514>
  438d74:	adrp	x0, 462000 <warn@@Base+0x14330>
  438d78:	add	x0, x0, #0x170
  438d7c:	str	x0, [sp, #64]
  438d80:	b	438da4 <ferror@plt+0x35514>
  438d84:	adrp	x0, 462000 <warn@@Base+0x14330>
  438d88:	add	x0, x0, #0x180
  438d8c:	str	x0, [sp, #64]
  438d90:	b	438da4 <ferror@plt+0x35514>
  438d94:	adrp	x0, 462000 <warn@@Base+0x14330>
  438d98:	add	x0, x0, #0x190
  438d9c:	str	x0, [sp, #64]
  438da0:	nop
  438da4:	ldr	x1, [sp, #64]
  438da8:	ldr	x0, [sp, #56]
  438dac:	bl	434cf4 <ferror@plt+0x31464>
  438db0:	cmp	w0, #0x0
  438db4:	b.ne	438dc0 <ferror@plt+0x35530>  // b.any
  438db8:	mov	w0, #0x0                   	// #0
  438dbc:	b	438e50 <ferror@plt+0x355c0>
  438dc0:	ldr	x0, [sp, #56]
  438dc4:	bl	4351d0 <ferror@plt+0x31940>
  438dc8:	str	x0, [sp, #72]
  438dcc:	ldr	x0, [sp, #72]
  438dd0:	cmp	x0, #0x0
  438dd4:	b.ne	438de0 <ferror@plt+0x35550>  // b.any
  438dd8:	mov	w0, #0x0                   	// #0
  438ddc:	b	438e50 <ferror@plt+0x355c0>
  438de0:	ldr	x0, [sp, #56]
  438de4:	ldr	x0, [x0, #16]
  438de8:	ldr	w0, [x0, #48]
  438dec:	cmp	w0, #0x0
  438df0:	b.eq	438e14 <ferror@plt+0x35584>  // b.none
  438df4:	adrp	x0, 461000 <warn@@Base+0x13330>
  438df8:	add	x1, x0, #0xee8
  438dfc:	ldr	x0, [sp, #56]
  438e00:	bl	434e84 <ferror@plt+0x315f4>
  438e04:	cmp	w0, #0x0
  438e08:	b.ne	438e14 <ferror@plt+0x35584>  // b.any
  438e0c:	mov	w0, #0x0                   	// #0
  438e10:	b	438e50 <ferror@plt+0x355c0>
  438e14:	ldr	x1, [sp, #72]
  438e18:	ldr	x0, [sp, #56]
  438e1c:	bl	434e84 <ferror@plt+0x315f4>
  438e20:	cmp	w0, #0x0
  438e24:	b.ne	438e30 <ferror@plt+0x355a0>  // b.any
  438e28:	mov	w0, #0x0                   	// #0
  438e2c:	b	438e50 <ferror@plt+0x355c0>
  438e30:	ldr	x0, [sp, #56]
  438e34:	ldr	x0, [x0, #16]
  438e38:	ldr	w1, [x0, #48]
  438e3c:	add	w1, w1, #0x1
  438e40:	str	w1, [x0, #48]
  438e44:	ldr	x0, [sp, #72]
  438e48:	bl	403510 <free@plt>
  438e4c:	mov	w0, #0x1                   	// #1
  438e50:	ldp	x29, x30, [sp], #80
  438e54:	ret
  438e58:	stp	x29, x30, [sp, #-96]!
  438e5c:	mov	x29, sp
  438e60:	str	x0, [sp, #56]
  438e64:	str	x1, [sp, #48]
  438e68:	str	w2, [sp, #44]
  438e6c:	str	w3, [sp, #40]
  438e70:	str	w4, [sp, #36]
  438e74:	str	x5, [sp, #24]
  438e78:	str	w6, [sp, #32]
  438e7c:	ldr	x0, [sp, #56]
  438e80:	str	x0, [sp, #80]
  438e84:	ldr	x0, [sp, #80]
  438e88:	ldr	x0, [x0, #16]
  438e8c:	cmp	x0, #0x0
  438e90:	b.ne	438eb4 <ferror@plt+0x35624>  // b.any
  438e94:	adrp	x0, 462000 <warn@@Base+0x14330>
  438e98:	add	x3, x0, #0x818
  438e9c:	mov	w2, #0x900                 	// #2304
  438ea0:	adrp	x0, 461000 <warn@@Base+0x13330>
  438ea4:	add	x1, x0, #0xdd8
  438ea8:	adrp	x0, 461000 <warn@@Base+0x13330>
  438eac:	add	x0, x0, #0xdf0
  438eb0:	bl	4037a0 <__assert_fail@plt>
  438eb4:	ldr	x0, [sp, #80]
  438eb8:	ldr	x0, [x0, #16]
  438ebc:	ldr	x0, [x0]
  438ec0:	cmp	x0, #0x0
  438ec4:	b.ne	438ee8 <ferror@plt+0x35658>  // b.any
  438ec8:	adrp	x0, 462000 <warn@@Base+0x14330>
  438ecc:	add	x3, x0, #0x818
  438ed0:	mov	w2, #0x901                 	// #2305
  438ed4:	adrp	x0, 461000 <warn@@Base+0x13330>
  438ed8:	add	x1, x0, #0xdd8
  438edc:	adrp	x0, 462000 <warn@@Base+0x14330>
  438ee0:	add	x0, x0, #0x1d8
  438ee4:	bl	4037a0 <__assert_fail@plt>
  438ee8:	ldr	w0, [sp, #36]
  438eec:	cmp	w0, #0x0
  438ef0:	b.eq	438f14 <ferror@plt+0x35684>  // b.none
  438ef4:	adrp	x0, 462000 <warn@@Base+0x14330>
  438ef8:	add	x1, x0, #0x1f8
  438efc:	ldr	x0, [sp, #80]
  438f00:	bl	434db8 <ferror@plt+0x31528>
  438f04:	cmp	w0, #0x0
  438f08:	b.ne	438f14 <ferror@plt+0x35684>  // b.any
  438f0c:	mov	w0, #0x0                   	// #0
  438f10:	b	439098 <ferror@plt+0x35808>
  438f14:	ldr	w0, [sp, #40]
  438f18:	cmp	w0, #0x0
  438f1c:	b.eq	438f40 <ferror@plt+0x356b0>  // b.none
  438f20:	adrp	x0, 462000 <warn@@Base+0x14330>
  438f24:	add	x1, x0, #0x208
  438f28:	ldr	x0, [sp, #80]
  438f2c:	bl	434db8 <ferror@plt+0x31528>
  438f30:	cmp	w0, #0x0
  438f34:	b.ne	438f40 <ferror@plt+0x356b0>  // b.any
  438f38:	mov	w0, #0x0                   	// #0
  438f3c:	b	439098 <ferror@plt+0x35808>
  438f40:	ldr	w0, [sp, #32]
  438f44:	cmp	w0, #0x0
  438f48:	b.eq	438f64 <ferror@plt+0x356d4>  // b.none
  438f4c:	ldr	x0, [sp, #80]
  438f50:	ldr	x0, [x0, #16]
  438f54:	ldr	x0, [x0]
  438f58:	ldr	x0, [x0]
  438f5c:	ldr	x0, [x0, #24]
  438f60:	b	438f74 <ferror@plt+0x356e4>
  438f64:	ldr	x0, [sp, #80]
  438f68:	ldr	x0, [x0, #16]
  438f6c:	ldr	x0, [x0]
  438f70:	ldr	x0, [x0, #24]
  438f74:	bl	403370 <strdup@plt>
  438f78:	str	x0, [sp, #72]
  438f7c:	ldr	x1, [sp, #72]
  438f80:	ldr	x0, [sp, #80]
  438f84:	bl	434f6c <ferror@plt+0x316dc>
  438f88:	cmp	w0, #0x0
  438f8c:	b.ne	438fa0 <ferror@plt+0x35710>  // b.any
  438f90:	ldr	x0, [sp, #72]
  438f94:	bl	403510 <free@plt>
  438f98:	mov	w0, #0x0                   	// #0
  438f9c:	b	439098 <ferror@plt+0x35808>
  438fa0:	ldr	x0, [sp, #80]
  438fa4:	bl	4351d0 <ferror@plt+0x31940>
  438fa8:	str	x0, [sp, #64]
  438fac:	ldr	x0, [sp, #64]
  438fb0:	cmp	x0, #0x0
  438fb4:	b.ne	438fc8 <ferror@plt+0x35738>  // b.any
  438fb8:	ldr	x0, [sp, #72]
  438fbc:	bl	403510 <free@plt>
  438fc0:	mov	w0, #0x0                   	// #0
  438fc4:	b	439098 <ferror@plt+0x35808>
  438fc8:	ldr	w0, [sp, #32]
  438fcc:	cmp	w0, #0x0
  438fd0:	b.ne	438fdc <ferror@plt+0x3574c>  // b.any
  438fd4:	str	xzr, [sp, #88]
  438fd8:	b	43900c <ferror@plt+0x3577c>
  438fdc:	ldr	x0, [sp, #80]
  438fe0:	bl	4351d0 <ferror@plt+0x31940>
  438fe4:	str	x0, [sp, #88]
  438fe8:	ldr	x0, [sp, #88]
  438fec:	cmp	x0, #0x0
  438ff0:	b.ne	43900c <ferror@plt+0x3577c>  // b.any
  438ff4:	ldr	x0, [sp, #64]
  438ff8:	bl	403510 <free@plt>
  438ffc:	ldr	x0, [sp, #72]
  439000:	bl	403510 <free@plt>
  439004:	mov	w0, #0x0                   	// #0
  439008:	b	439098 <ferror@plt+0x35808>
  43900c:	ldr	w1, [sp, #44]
  439010:	ldr	x0, [sp, #80]
  439014:	bl	4386bc <ferror@plt+0x34e2c>
  439018:	cmp	w0, #0x0
  43901c:	b.ne	439040 <ferror@plt+0x357b0>  // b.any
  439020:	ldr	x0, [sp, #64]
  439024:	bl	403510 <free@plt>
  439028:	ldr	x0, [sp, #72]
  43902c:	bl	403510 <free@plt>
  439030:	ldr	x0, [sp, #88]
  439034:	bl	403510 <free@plt>
  439038:	mov	w0, #0x0                   	// #0
  43903c:	b	439098 <ferror@plt+0x35808>
  439040:	ldr	x0, [sp, #80]
  439044:	ldr	x6, [x0]
  439048:	ldr	x0, [sp, #80]
  43904c:	ldr	x1, [x0, #32]
  439050:	ldr	x0, [sp, #80]
  439054:	ldr	x0, [x0, #16]
  439058:	ldr	x0, [x0, #8]
  43905c:	mov	x5, x0
  439060:	ldr	x4, [sp, #64]
  439064:	mov	x3, x1
  439068:	ldr	x2, [sp, #72]
  43906c:	adrp	x0, 462000 <warn@@Base+0x14330>
  439070:	add	x1, x0, #0x4b8
  439074:	mov	x0, x6
  439078:	bl	403870 <fprintf@plt>
  43907c:	ldr	x0, [sp, #64]
  439080:	bl	403510 <free@plt>
  439084:	ldr	x0, [sp, #72]
  439088:	bl	403510 <free@plt>
  43908c:	ldr	x0, [sp, #88]
  439090:	bl	403510 <free@plt>
  439094:	mov	w0, #0x1                   	// #1
  439098:	ldp	x29, x30, [sp], #96
  43909c:	ret
  4390a0:	stp	x29, x30, [sp, #-112]!
  4390a4:	mov	x29, sp
  4390a8:	stp	x19, x20, [sp, #16]
  4390ac:	str	x21, [sp, #32]
  4390b0:	str	x0, [sp, #72]
  4390b4:	str	x1, [sp, #64]
  4390b8:	str	w2, [sp, #60]
  4390bc:	str	w3, [sp, #56]
  4390c0:	str	w4, [sp, #52]
  4390c4:	ldr	x0, [sp, #72]
  4390c8:	str	x0, [sp, #104]
  4390cc:	ldr	x0, [sp, #104]
  4390d0:	ldr	x0, [x0, #16]
  4390d4:	cmp	x0, #0x0
  4390d8:	b.ne	4390fc <ferror@plt+0x3586c>  // b.any
  4390dc:	adrp	x0, 462000 <warn@@Base+0x14330>
  4390e0:	add	x3, x0, #0x830
  4390e4:	mov	w2, #0x94d                 	// #2381
  4390e8:	adrp	x0, 461000 <warn@@Base+0x13330>
  4390ec:	add	x1, x0, #0xdd8
  4390f0:	adrp	x0, 461000 <warn@@Base+0x13330>
  4390f4:	add	x0, x0, #0xdf0
  4390f8:	bl	4037a0 <__assert_fail@plt>
  4390fc:	ldr	x0, [sp, #104]
  439100:	ldr	x0, [x0, #16]
  439104:	ldr	x0, [x0]
  439108:	cmp	x0, #0x0
  43910c:	b.ne	439130 <ferror@plt+0x358a0>  // b.any
  439110:	adrp	x0, 462000 <warn@@Base+0x14330>
  439114:	add	x3, x0, #0x830
  439118:	mov	w2, #0x94e                 	// #2382
  43911c:	adrp	x0, 461000 <warn@@Base+0x13330>
  439120:	add	x1, x0, #0xdd8
  439124:	adrp	x0, 462000 <warn@@Base+0x14330>
  439128:	add	x0, x0, #0x1d8
  43912c:	bl	4037a0 <__assert_fail@plt>
  439130:	ldr	x0, [sp, #104]
  439134:	ldr	x0, [x0, #16]
  439138:	ldr	x0, [x0]
  43913c:	ldr	x0, [x0, #24]
  439140:	cmp	x0, #0x0
  439144:	b.ne	439168 <ferror@plt+0x358d8>  // b.any
  439148:	adrp	x0, 462000 <warn@@Base+0x14330>
  43914c:	add	x3, x0, #0x830
  439150:	mov	w2, #0x94f                 	// #2383
  439154:	adrp	x0, 461000 <warn@@Base+0x13330>
  439158:	add	x1, x0, #0xdd8
  43915c:	adrp	x0, 462000 <warn@@Base+0x14330>
  439160:	add	x0, x0, #0x240
  439164:	bl	4037a0 <__assert_fail@plt>
  439168:	ldr	w0, [sp, #52]
  43916c:	cmp	w0, #0x0
  439170:	b.eq	439194 <ferror@plt+0x35904>  // b.none
  439174:	adrp	x0, 462000 <warn@@Base+0x14330>
  439178:	add	x1, x0, #0x1f8
  43917c:	ldr	x0, [sp, #104]
  439180:	bl	434db8 <ferror@plt+0x31528>
  439184:	cmp	w0, #0x0
  439188:	b.ne	439194 <ferror@plt+0x35904>  // b.any
  43918c:	mov	w0, #0x0                   	// #0
  439190:	b	4392dc <ferror@plt+0x35a4c>
  439194:	ldr	w0, [sp, #56]
  439198:	cmp	w0, #0x0
  43919c:	b.eq	4391c0 <ferror@plt+0x35930>  // b.none
  4391a0:	adrp	x0, 462000 <warn@@Base+0x14330>
  4391a4:	add	x1, x0, #0x208
  4391a8:	ldr	x0, [sp, #104]
  4391ac:	bl	434db8 <ferror@plt+0x31528>
  4391b0:	cmp	w0, #0x0
  4391b4:	b.ne	4391c0 <ferror@plt+0x35930>  // b.any
  4391b8:	mov	w0, #0x0                   	// #0
  4391bc:	b	4392dc <ferror@plt+0x35a4c>
  4391c0:	adrp	x0, 462000 <warn@@Base+0x14330>
  4391c4:	add	x1, x0, #0x118
  4391c8:	ldr	x0, [sp, #104]
  4391cc:	bl	434cf4 <ferror@plt+0x31464>
  4391d0:	cmp	w0, #0x0
  4391d4:	b.ne	4391e0 <ferror@plt+0x35950>  // b.any
  4391d8:	mov	w0, #0x0                   	// #0
  4391dc:	b	4392dc <ferror@plt+0x35a4c>
  4391e0:	ldr	x0, [sp, #104]
  4391e4:	ldr	x0, [x0, #16]
  4391e8:	ldr	x0, [x0]
  4391ec:	ldr	x0, [x0, #24]
  4391f0:	bl	403370 <strdup@plt>
  4391f4:	str	x0, [sp, #96]
  4391f8:	ldr	x0, [sp, #104]
  4391fc:	ldr	x0, [x0, #16]
  439200:	ldr	x0, [x0]
  439204:	ldr	x0, [x0, #24]
  439208:	mov	x1, x0
  43920c:	ldr	x0, [sp, #104]
  439210:	bl	434f6c <ferror@plt+0x316dc>
  439214:	cmp	w0, #0x0
  439218:	b.ne	43922c <ferror@plt+0x3599c>  // b.any
  43921c:	ldr	x0, [sp, #96]
  439220:	bl	403510 <free@plt>
  439224:	mov	w0, #0x0                   	// #0
  439228:	b	4392dc <ferror@plt+0x35a4c>
  43922c:	ldr	x0, [sp, #104]
  439230:	bl	4351d0 <ferror@plt+0x31940>
  439234:	str	x0, [sp, #88]
  439238:	ldr	x0, [sp, #88]
  43923c:	cmp	x0, #0x0
  439240:	b.ne	439254 <ferror@plt+0x359c4>  // b.any
  439244:	ldr	x0, [sp, #96]
  439248:	bl	403510 <free@plt>
  43924c:	mov	w0, #0x0                   	// #0
  439250:	b	4392dc <ferror@plt+0x35a4c>
  439254:	ldr	w1, [sp, #60]
  439258:	ldr	x0, [sp, #104]
  43925c:	bl	4386bc <ferror@plt+0x34e2c>
  439260:	cmp	w0, #0x0
  439264:	b.ne	439280 <ferror@plt+0x359f0>  // b.any
  439268:	ldr	x0, [sp, #88]
  43926c:	bl	403510 <free@plt>
  439270:	ldr	x0, [sp, #96]
  439274:	bl	403510 <free@plt>
  439278:	mov	w0, #0x0                   	// #0
  43927c:	b	4392dc <ferror@plt+0x35a4c>
  439280:	ldr	x0, [sp, #104]
  439284:	ldr	x19, [x0]
  439288:	ldr	x0, [sp, #104]
  43928c:	ldr	x20, [x0, #32]
  439290:	ldr	x0, [sp, #104]
  439294:	ldr	x0, [x0, #16]
  439298:	ldr	x21, [x0, #8]
  43929c:	ldr	w0, [sp, #60]
  4392a0:	bl	439e94 <ferror@plt+0x36604>
  4392a4:	mov	x6, x0
  4392a8:	mov	x5, x21
  4392ac:	ldr	x4, [sp, #88]
  4392b0:	mov	x3, x20
  4392b4:	ldr	x2, [sp, #96]
  4392b8:	adrp	x0, 462000 <warn@@Base+0x14330>
  4392bc:	add	x1, x0, #0x4e0
  4392c0:	mov	x0, x19
  4392c4:	bl	403870 <fprintf@plt>
  4392c8:	ldr	x0, [sp, #88]
  4392cc:	bl	403510 <free@plt>
  4392d0:	ldr	x0, [sp, #96]
  4392d4:	bl	403510 <free@plt>
  4392d8:	mov	w0, #0x1                   	// #1
  4392dc:	ldp	x19, x20, [sp, #16]
  4392e0:	ldr	x21, [sp, #32]
  4392e4:	ldp	x29, x30, [sp], #112
  4392e8:	ret
  4392ec:	stp	x29, x30, [sp, #-48]!
  4392f0:	mov	x29, sp
  4392f4:	str	x0, [sp, #24]
  4392f8:	ldr	x0, [sp, #24]
  4392fc:	str	x0, [sp, #40]
  439300:	ldr	x0, [sp, #40]
  439304:	ldr	x5, [x0]
  439308:	ldr	x0, [sp, #40]
  43930c:	ldr	x0, [x0, #16]
  439310:	ldr	x1, [x0, #8]
  439314:	ldr	x0, [sp, #40]
  439318:	ldr	x2, [x0, #32]
  43931c:	ldr	x0, [sp, #40]
  439320:	ldr	x0, [x0, #16]
  439324:	ldr	x0, [x0, #32]
  439328:	mov	x4, x0
  43932c:	mov	x3, x2
  439330:	mov	x2, x1
  439334:	adrp	x0, 462000 <warn@@Base+0x14330>
  439338:	add	x1, x0, #0x510
  43933c:	mov	x0, x5
  439340:	bl	403870 <fprintf@plt>
  439344:	ldr	x0, [sp, #40]
  439348:	ldr	x0, [x0, #16]
  43934c:	ldr	w0, [x0, #48]
  439350:	cmp	w0, #0x0
  439354:	b.eq	439390 <ferror@plt+0x35b00>  // b.none
  439358:	ldr	x0, [sp, #40]
  43935c:	ldr	x3, [x0]
  439360:	ldr	x0, [sp, #40]
  439364:	ldr	x0, [x0, #16]
  439368:	ldr	x0, [x0, #40]
  43936c:	mov	x2, x0
  439370:	adrp	x0, 462000 <warn@@Base+0x14330>
  439374:	add	x1, x0, #0x530
  439378:	mov	x0, x3
  43937c:	bl	403870 <fprintf@plt>
  439380:	ldr	x0, [sp, #40]
  439384:	ldr	x0, [x0, #16]
  439388:	ldr	x0, [x0, #40]
  43938c:	bl	403510 <free@plt>
  439390:	ldr	x0, [sp, #40]
  439394:	ldr	x0, [x0]
  439398:	mov	x1, x0
  43939c:	mov	w0, #0xa                   	// #10
  4393a0:	bl	4030b0 <fputc@plt>
  4393a4:	ldr	x0, [sp, #24]
  4393a8:	bl	438858 <ferror@plt+0x34fc8>
  4393ac:	ldp	x29, x30, [sp], #48
  4393b0:	ret
  4393b4:	stp	x29, x30, [sp, #-96]!
  4393b8:	mov	x29, sp
  4393bc:	str	x0, [sp, #40]
  4393c0:	str	x1, [sp, #32]
  4393c4:	str	w2, [sp, #28]
  4393c8:	str	w3, [sp, #24]
  4393cc:	ldr	x0, [sp, #40]
  4393d0:	str	x0, [sp, #72]
  4393d4:	ldr	w0, [sp, #24]
  4393d8:	cmp	w0, #0xb
  4393dc:	b.eq	439458 <ferror@plt+0x35bc8>  // b.none
  4393e0:	ldr	w0, [sp, #24]
  4393e4:	cmp	w0, #0xb
  4393e8:	b.hi	439488 <ferror@plt+0x35bf8>  // b.pmore
  4393ec:	ldr	w0, [sp, #24]
  4393f0:	cmp	w0, #0xa
  4393f4:	b.eq	439478 <ferror@plt+0x35be8>  // b.none
  4393f8:	ldr	w0, [sp, #24]
  4393fc:	cmp	w0, #0xa
  439400:	b.hi	439488 <ferror@plt+0x35bf8>  // b.pmore
  439404:	ldr	w0, [sp, #24]
  439408:	cmp	w0, #0x9
  43940c:	b.eq	439468 <ferror@plt+0x35bd8>  // b.none
  439410:	ldr	w0, [sp, #24]
  439414:	cmp	w0, #0x9
  439418:	b.hi	439488 <ferror@plt+0x35bf8>  // b.pmore
  43941c:	ldr	w0, [sp, #24]
  439420:	cmp	w0, #0x7
  439424:	b.eq	439438 <ferror@plt+0x35ba8>  // b.none
  439428:	ldr	w0, [sp, #24]
  43942c:	cmp	w0, #0x8
  439430:	b.eq	439448 <ferror@plt+0x35bb8>  // b.none
  439434:	b	439488 <ferror@plt+0x35bf8>
  439438:	adrp	x0, 461000 <warn@@Base+0x13330>
  43943c:	add	x0, x0, #0xfd8
  439440:	str	x0, [sp, #88]
  439444:	b	43948c <ferror@plt+0x35bfc>
  439448:	adrp	x0, 461000 <warn@@Base+0x13330>
  43944c:	add	x0, x0, #0xfe0
  439450:	str	x0, [sp, #88]
  439454:	b	43948c <ferror@plt+0x35bfc>
  439458:	adrp	x0, 461000 <warn@@Base+0x13330>
  43945c:	add	x0, x0, #0xec8
  439460:	str	x0, [sp, #88]
  439464:	b	43948c <ferror@plt+0x35bfc>
  439468:	adrp	x0, 461000 <warn@@Base+0x13330>
  43946c:	add	x0, x0, #0xfa0
  439470:	str	x0, [sp, #88]
  439474:	b	43948c <ferror@plt+0x35bfc>
  439478:	adrp	x0, 461000 <warn@@Base+0x13330>
  43947c:	add	x0, x0, #0xfa8
  439480:	str	x0, [sp, #88]
  439484:	b	43948c <ferror@plt+0x35bfc>
  439488:	bl	403400 <abort@plt>
  43948c:	ldr	x1, [sp, #88]
  439490:	ldr	x0, [sp, #72]
  439494:	bl	434c64 <ferror@plt+0x313d4>
  439498:	cmp	w0, #0x0
  43949c:	b.ne	4394a8 <ferror@plt+0x35c18>  // b.any
  4394a0:	mov	w0, #0x0                   	// #0
  4394a4:	b	439500 <ferror@plt+0x35c70>
  4394a8:	ldr	x0, [sp, #32]
  4394ac:	cmp	x0, #0x0
  4394b0:	b.eq	4394c0 <ferror@plt+0x35c30>  // b.none
  4394b4:	ldr	x0, [sp, #32]
  4394b8:	str	x0, [sp, #80]
  4394bc:	b	4394e0 <ferror@plt+0x35c50>
  4394c0:	add	x3, sp, #0x30
  4394c4:	ldr	w2, [sp, #28]
  4394c8:	adrp	x0, 461000 <warn@@Base+0x13330>
  4394cc:	add	x1, x0, #0xfe8
  4394d0:	mov	x0, x3
  4394d4:	bl	403090 <sprintf@plt>
  4394d8:	add	x0, sp, #0x30
  4394dc:	str	x0, [sp, #80]
  4394e0:	ldr	x1, [sp, #80]
  4394e4:	ldr	x0, [sp, #72]
  4394e8:	bl	434db8 <ferror@plt+0x31528>
  4394ec:	cmp	w0, #0x0
  4394f0:	b.ne	4394fc <ferror@plt+0x35c6c>  // b.any
  4394f4:	mov	w0, #0x0                   	// #0
  4394f8:	b	439500 <ferror@plt+0x35c70>
  4394fc:	mov	w0, #0x1                   	// #1
  439500:	ldp	x29, x30, [sp], #96
  439504:	ret
  439508:	stp	x29, x30, [sp, #-48]!
  43950c:	mov	x29, sp
  439510:	str	x0, [sp, #24]
  439514:	str	x1, [sp, #16]
  439518:	ldr	x0, [sp, #24]
  43951c:	str	x0, [sp, #40]
  439520:	ldr	x0, [sp, #40]
  439524:	bl	4351d0 <ferror@plt+0x31940>
  439528:	str	x0, [sp, #32]
  43952c:	ldr	x0, [sp, #32]
  439530:	cmp	x0, #0x0
  439534:	b.ne	439540 <ferror@plt+0x35cb0>  // b.any
  439538:	mov	w0, #0x0                   	// #0
  43953c:	b	439578 <ferror@plt+0x35ce8>
  439540:	ldr	x0, [sp, #40]
  439544:	ldr	x5, [x0]
  439548:	ldr	x0, [sp, #40]
  43954c:	ldr	x0, [x0, #32]
  439550:	ldr	x4, [sp, #32]
  439554:	mov	x3, x0
  439558:	ldr	x2, [sp, #16]
  43955c:	adrp	x0, 462000 <warn@@Base+0x14330>
  439560:	add	x1, x0, #0x540
  439564:	mov	x0, x5
  439568:	bl	403870 <fprintf@plt>
  43956c:	ldr	x0, [sp, #32]
  439570:	bl	403510 <free@plt>
  439574:	mov	w0, #0x1                   	// #1
  439578:	ldp	x29, x30, [sp], #48
  43957c:	ret
  439580:	stp	x29, x30, [sp, #-48]!
  439584:	mov	x29, sp
  439588:	str	x0, [sp, #24]
  43958c:	str	x1, [sp, #16]
  439590:	ldr	x0, [sp, #24]
  439594:	str	x0, [sp, #40]
  439598:	ldr	x0, [sp, #40]
  43959c:	bl	4351d0 <ferror@plt+0x31940>
  4395a0:	str	x0, [sp, #32]
  4395a4:	ldr	x0, [sp, #32]
  4395a8:	cmp	x0, #0x0
  4395ac:	b.ne	4395b8 <ferror@plt+0x35d28>  // b.any
  4395b0:	mov	w0, #0x0                   	// #0
  4395b4:	b	4395c4 <ferror@plt+0x35d34>
  4395b8:	ldr	x0, [sp, #32]
  4395bc:	bl	403510 <free@plt>
  4395c0:	mov	w0, #0x1                   	// #1
  4395c4:	ldp	x29, x30, [sp], #48
  4395c8:	ret
  4395cc:	stp	x29, x30, [sp, #-80]!
  4395d0:	mov	x29, sp
  4395d4:	str	x0, [sp, #40]
  4395d8:	str	x1, [sp, #32]
  4395dc:	str	x2, [sp, #24]
  4395e0:	ldr	x0, [sp, #40]
  4395e4:	str	x0, [sp, #72]
  4395e8:	ldr	x0, [sp, #72]
  4395ec:	bl	434c0c <ferror@plt+0x3137c>
  4395f0:	add	x0, sp, #0x30
  4395f4:	mov	w3, #0x0                   	// #0
  4395f8:	mov	w2, #0x0                   	// #0
  4395fc:	mov	x1, x0
  439600:	ldr	x0, [sp, #24]
  439604:	bl	435248 <ferror@plt+0x319b8>
  439608:	ldr	x0, [sp, #72]
  43960c:	ldr	x5, [x0]
  439610:	ldr	x0, [sp, #72]
  439614:	ldr	x0, [x0, #32]
  439618:	add	x1, sp, #0x30
  43961c:	mov	x4, x1
  439620:	mov	x3, x0
  439624:	ldr	x2, [sp, #32]
  439628:	adrp	x0, 462000 <warn@@Base+0x14330>
  43962c:	add	x1, x0, #0x560
  439630:	mov	x0, x5
  439634:	bl	403870 <fprintf@plt>
  439638:	mov	w0, #0x1                   	// #1
  43963c:	ldp	x29, x30, [sp], #80
  439640:	ret
  439644:	stp	x29, x30, [sp, #-64]!
  439648:	mov	x29, sp
  43964c:	str	x0, [sp, #40]
  439650:	str	x1, [sp, #32]
  439654:	str	d0, [sp, #24]
  439658:	ldr	x0, [sp, #40]
  43965c:	str	x0, [sp, #56]
  439660:	ldr	x0, [sp, #56]
  439664:	bl	434c0c <ferror@plt+0x3137c>
  439668:	ldr	x0, [sp, #56]
  43966c:	ldr	x4, [x0]
  439670:	ldr	x0, [sp, #56]
  439674:	ldr	x0, [x0, #32]
  439678:	ldr	d0, [sp, #24]
  43967c:	mov	x3, x0
  439680:	ldr	x2, [sp, #32]
  439684:	adrp	x0, 462000 <warn@@Base+0x14330>
  439688:	add	x1, x0, #0x590
  43968c:	mov	x0, x4
  439690:	bl	403870 <fprintf@plt>
  439694:	mov	w0, #0x1                   	// #1
  439698:	ldp	x29, x30, [sp], #64
  43969c:	ret
  4396a0:	stp	x29, x30, [sp, #-96]!
  4396a4:	mov	x29, sp
  4396a8:	str	x0, [sp, #40]
  4396ac:	str	x1, [sp, #32]
  4396b0:	str	x2, [sp, #24]
  4396b4:	ldr	x0, [sp, #40]
  4396b8:	str	x0, [sp, #88]
  4396bc:	ldr	x0, [sp, #88]
  4396c0:	bl	4351d0 <ferror@plt+0x31940>
  4396c4:	str	x0, [sp, #80]
  4396c8:	ldr	x0, [sp, #80]
  4396cc:	cmp	x0, #0x0
  4396d0:	b.ne	4396dc <ferror@plt+0x35e4c>  // b.any
  4396d4:	mov	w0, #0x0                   	// #0
  4396d8:	b	43973c <ferror@plt+0x35eac>
  4396dc:	ldr	x0, [sp, #88]
  4396e0:	bl	434c0c <ferror@plt+0x3137c>
  4396e4:	add	x0, sp, #0x38
  4396e8:	mov	w3, #0x0                   	// #0
  4396ec:	mov	w2, #0x0                   	// #0
  4396f0:	mov	x1, x0
  4396f4:	ldr	x0, [sp, #24]
  4396f8:	bl	435248 <ferror@plt+0x319b8>
  4396fc:	ldr	x0, [sp, #88]
  439700:	ldr	x6, [x0]
  439704:	ldr	x0, [sp, #88]
  439708:	ldr	x0, [x0, #32]
  43970c:	add	x1, sp, #0x38
  439710:	mov	x5, x1
  439714:	ldr	x4, [sp, #80]
  439718:	mov	x3, x0
  43971c:	ldr	x2, [sp, #32]
  439720:	adrp	x0, 462000 <warn@@Base+0x14330>
  439724:	add	x1, x0, #0x5c0
  439728:	mov	x0, x6
  43972c:	bl	403870 <fprintf@plt>
  439730:	ldr	x0, [sp, #80]
  439734:	bl	403510 <free@plt>
  439738:	mov	w0, #0x1                   	// #1
  43973c:	ldp	x29, x30, [sp], #96
  439740:	ret
  439744:	stp	x29, x30, [sp, #-96]!
  439748:	mov	x29, sp
  43974c:	str	x0, [sp, #40]
  439750:	str	x1, [sp, #32]
  439754:	str	w2, [sp, #28]
  439758:	str	x3, [sp, #16]
  43975c:	ldr	x0, [sp, #40]
  439760:	str	x0, [sp, #72]
  439764:	ldr	x0, [sp, #72]
  439768:	bl	4351d0 <ferror@plt+0x31940>
  43976c:	str	x0, [sp, #64]
  439770:	ldr	x0, [sp, #64]
  439774:	cmp	x0, #0x0
  439778:	b.ne	439784 <ferror@plt+0x35ef4>  // b.any
  43977c:	mov	w0, #0x0                   	// #0
  439780:	b	43991c <ferror@plt+0x3608c>
  439784:	str	xzr, [sp, #88]
  439788:	ldr	x0, [sp, #72]
  43978c:	ldr	x0, [x0, #56]
  439790:	cmp	x0, #0x0
  439794:	b.eq	4397c8 <ferror@plt+0x35f38>  // b.none
  439798:	ldr	x0, [sp, #72]
  43979c:	ldr	x3, [x0, #56]
  4397a0:	ldr	x0, [sp, #72]
  4397a4:	ldr	x4, [x0, #40]
  4397a8:	adrp	x0, 480000 <_sch_istable+0x1478>
  4397ac:	add	x0, x0, #0xecc
  4397b0:	ldr	w0, [x0]
  4397b4:	mov	w2, w0
  4397b8:	ldr	x1, [sp, #32]
  4397bc:	mov	x0, x4
  4397c0:	blr	x3
  4397c4:	str	x0, [sp, #88]
  4397c8:	str	xzr, [sp, #80]
  4397cc:	ldr	x0, [sp, #88]
  4397d0:	cmp	x0, #0x0
  4397d4:	b.eq	439820 <ferror@plt+0x35f90>  // b.none
  4397d8:	adrp	x0, 462000 <warn@@Base+0x14330>
  4397dc:	add	x1, x0, #0x5f0
  4397e0:	ldr	x0, [sp, #88]
  4397e4:	bl	4036c0 <strstr@plt>
  4397e8:	str	x0, [sp, #56]
  4397ec:	ldr	x0, [sp, #56]
  4397f0:	cmp	x0, #0x0
  4397f4:	b.eq	439818 <ferror@plt+0x35f88>  // b.none
  4397f8:	ldr	x0, [sp, #56]
  4397fc:	strb	wzr, [x0]
  439800:	ldr	x0, [sp, #56]
  439804:	add	x0, x0, #0x2
  439808:	str	x0, [sp, #32]
  43980c:	ldr	x0, [sp, #88]
  439810:	str	x0, [sp, #80]
  439814:	b	439820 <ferror@plt+0x35f90>
  439818:	ldr	x0, [sp, #88]
  43981c:	str	x0, [sp, #32]
  439820:	ldr	x0, [sp, #72]
  439824:	ldr	x5, [x0]
  439828:	ldr	x0, [sp, #72]
  43982c:	ldr	x0, [x0, #32]
  439830:	ldr	x4, [sp, #64]
  439834:	mov	x3, x0
  439838:	ldr	x2, [sp, #32]
  43983c:	adrp	x0, 462000 <warn@@Base+0x14330>
  439840:	add	x1, x0, #0x5f8
  439844:	mov	x0, x5
  439848:	bl	403870 <fprintf@plt>
  43984c:	ldr	w0, [sp, #28]
  439850:	cmp	w0, #0x3
  439854:	b.hi	439868 <ferror@plt+0x35fd8>  // b.pmore
  439858:	ldr	w0, [sp, #28]
  43985c:	cmp	w0, #0x2
  439860:	b.cs	439878 <ferror@plt+0x35fe8>  // b.hs, b.nlast
  439864:	b	4398c0 <ferror@plt+0x36030>
  439868:	ldr	w0, [sp, #28]
  43986c:	cmp	w0, #0x5
  439870:	b.eq	43989c <ferror@plt+0x3600c>  // b.none
  439874:	b	4398c0 <ferror@plt+0x36030>
  439878:	ldr	x0, [sp, #72]
  43987c:	ldr	x0, [x0]
  439880:	mov	x3, x0
  439884:	mov	x2, #0x6                   	// #6
  439888:	mov	x1, #0x1                   	// #1
  43988c:	adrp	x0, 462000 <warn@@Base+0x14330>
  439890:	add	x0, x0, #0x618
  439894:	bl	4035b0 <fwrite@plt>
  439898:	b	4398c0 <ferror@plt+0x36030>
  43989c:	ldr	x0, [sp, #72]
  4398a0:	ldr	x0, [x0]
  4398a4:	mov	x3, x0
  4398a8:	mov	x2, #0xa                   	// #10
  4398ac:	mov	x1, #0x1                   	// #1
  4398b0:	adrp	x0, 462000 <warn@@Base+0x14330>
  4398b4:	add	x0, x0, #0x620
  4398b8:	bl	4035b0 <fwrite@plt>
  4398bc:	nop
  4398c0:	ldr	x0, [sp, #80]
  4398c4:	cmp	x0, #0x0
  4398c8:	b.eq	4398e8 <ferror@plt+0x36058>  // b.none
  4398cc:	ldr	x0, [sp, #72]
  4398d0:	ldr	x3, [x0]
  4398d4:	ldr	x2, [sp, #80]
  4398d8:	adrp	x0, 462000 <warn@@Base+0x14330>
  4398dc:	add	x1, x0, #0x630
  4398e0:	mov	x0, x3
  4398e4:	bl	403870 <fprintf@plt>
  4398e8:	ldr	x0, [sp, #88]
  4398ec:	cmp	x0, #0x0
  4398f0:	b.eq	4398fc <ferror@plt+0x3606c>  // b.none
  4398f4:	ldr	x0, [sp, #88]
  4398f8:	bl	403510 <free@plt>
  4398fc:	ldr	x0, [sp, #72]
  439900:	ldr	x0, [x0]
  439904:	mov	x1, x0
  439908:	mov	w0, #0xa                   	// #10
  43990c:	bl	4030b0 <fputc@plt>
  439910:	ldr	x0, [sp, #64]
  439914:	bl	403510 <free@plt>
  439918:	mov	w0, #0x1                   	// #1
  43991c:	ldp	x29, x30, [sp], #96
  439920:	ret
  439924:	stp	x29, x30, [sp, #-96]!
  439928:	mov	x29, sp
  43992c:	str	x19, [sp, #16]
  439930:	str	x0, [sp, #56]
  439934:	str	x1, [sp, #48]
  439938:	str	w2, [sp, #44]
  43993c:	ldr	x0, [sp, #56]
  439940:	str	x0, [sp, #80]
  439944:	ldr	w0, [sp, #44]
  439948:	cmp	w0, #0x0
  43994c:	b.ne	439968 <ferror@plt+0x360d8>  // b.any
  439950:	ldr	x0, [sp, #80]
  439954:	ldr	x0, [x0, #16]
  439958:	adrp	x1, 462000 <warn@@Base+0x14330>
  43995c:	add	x1, x1, #0x640
  439960:	str	x1, [x0, #32]
  439964:	b	439974 <ferror@plt+0x360e4>
  439968:	ldr	x0, [sp, #80]
  43996c:	ldr	x0, [x0, #16]
  439970:	str	xzr, [x0, #32]
  439974:	str	xzr, [sp, #88]
  439978:	ldr	x0, [sp, #80]
  43997c:	ldr	x0, [x0, #56]
  439980:	cmp	x0, #0x0
  439984:	b.eq	4399b8 <ferror@plt+0x36128>  // b.none
  439988:	ldr	x0, [sp, #80]
  43998c:	ldr	x3, [x0, #56]
  439990:	ldr	x0, [sp, #80]
  439994:	ldr	x4, [x0, #40]
  439998:	adrp	x0, 480000 <_sch_istable+0x1478>
  43999c:	add	x0, x0, #0xecc
  4399a0:	ldr	w0, [x0]
  4399a4:	mov	w2, w0
  4399a8:	ldr	x1, [sp, #48]
  4399ac:	mov	x0, x4
  4399b0:	blr	x3
  4399b4:	str	x0, [sp, #88]
  4399b8:	ldr	x0, [sp, #88]
  4399bc:	cmp	x0, #0x0
  4399c0:	b.eq	4399cc <ferror@plt+0x3613c>  // b.none
  4399c4:	ldr	x0, [sp, #88]
  4399c8:	b	4399d0 <ferror@plt+0x36140>
  4399cc:	ldr	x0, [sp, #48]
  4399d0:	mov	x1, x0
  4399d4:	ldr	x0, [sp, #80]
  4399d8:	bl	434f6c <ferror@plt+0x316dc>
  4399dc:	cmp	w0, #0x0
  4399e0:	b.ne	4399ec <ferror@plt+0x3615c>  // b.any
  4399e4:	mov	w0, #0x0                   	// #0
  4399e8:	b	439ae4 <ferror@plt+0x36254>
  4399ec:	ldr	x0, [sp, #80]
  4399f0:	ldr	x0, [x0, #16]
  4399f4:	str	xzr, [x0, #24]
  4399f8:	ldr	x0, [sp, #88]
  4399fc:	cmp	x0, #0x0
  439a00:	b.eq	439a8c <ferror@plt+0x361fc>  // b.none
  439a04:	adrp	x0, 462000 <warn@@Base+0x14330>
  439a08:	add	x1, x0, #0x5f0
  439a0c:	ldr	x0, [sp, #88]
  439a10:	bl	4036c0 <strstr@plt>
  439a14:	str	x0, [sp, #72]
  439a18:	ldr	x0, [sp, #72]
  439a1c:	cmp	x0, #0x0
  439a20:	b.eq	439a4c <ferror@plt+0x361bc>  // b.none
  439a24:	ldr	x0, [sp, #80]
  439a28:	ldr	x0, [x0, #16]
  439a2c:	ldr	x1, [sp, #88]
  439a30:	str	x1, [x0, #24]
  439a34:	ldr	x0, [sp, #72]
  439a38:	strb	wzr, [x0]
  439a3c:	ldr	x0, [sp, #72]
  439a40:	add	x0, x0, #0x2
  439a44:	str	x0, [sp, #48]
  439a48:	b	439a68 <ferror@plt+0x361d8>
  439a4c:	ldr	x0, [sp, #80]
  439a50:	ldr	x0, [x0, #16]
  439a54:	adrp	x1, 461000 <warn@@Base+0x13330>
  439a58:	add	x1, x1, #0xe88
  439a5c:	str	x1, [x0, #24]
  439a60:	ldr	x0, [sp, #88]
  439a64:	str	x0, [sp, #48]
  439a68:	mov	w1, #0x28                  	// #40
  439a6c:	ldr	x0, [sp, #48]
  439a70:	bl	403560 <strchr@plt>
  439a74:	str	x0, [sp, #72]
  439a78:	ldr	x0, [sp, #72]
  439a7c:	cmp	x0, #0x0
  439a80:	b.eq	439a8c <ferror@plt+0x361fc>  // b.none
  439a84:	ldr	x0, [sp, #72]
  439a88:	strb	wzr, [x0]
  439a8c:	ldr	x0, [sp, #80]
  439a90:	ldr	x19, [x0, #16]
  439a94:	ldr	x0, [sp, #48]
  439a98:	bl	403370 <strdup@plt>
  439a9c:	str	x0, [x19, #40]
  439aa0:	ldr	x0, [sp, #80]
  439aa4:	ldr	x0, [x0, #16]
  439aa8:	ldr	x0, [x0, #24]
  439aac:	cmp	x0, #0x0
  439ab0:	b.ne	439ad4 <ferror@plt+0x36244>  // b.any
  439ab4:	adrp	x0, 461000 <warn@@Base+0x13330>
  439ab8:	add	x1, x0, #0xe10
  439abc:	ldr	x0, [sp, #80]
  439ac0:	bl	434db8 <ferror@plt+0x31528>
  439ac4:	cmp	w0, #0x0
  439ac8:	b.ne	439ad4 <ferror@plt+0x36244>  // b.any
  439acc:	mov	w0, #0x0                   	// #0
  439ad0:	b	439ae4 <ferror@plt+0x36254>
  439ad4:	ldr	x0, [sp, #80]
  439ad8:	mov	w1, #0x1                   	// #1
  439adc:	str	w1, [x0, #24]
  439ae0:	mov	w0, #0x1                   	// #1
  439ae4:	ldr	x19, [sp, #16]
  439ae8:	ldp	x29, x30, [sp], #96
  439aec:	ret
  439af0:	stp	x29, x30, [sp, #-64]!
  439af4:	mov	x29, sp
  439af8:	str	x0, [sp, #40]
  439afc:	str	x1, [sp, #32]
  439b00:	str	w2, [sp, #28]
  439b04:	str	x3, [sp, #16]
  439b08:	ldr	x0, [sp, #40]
  439b0c:	str	x0, [sp, #56]
  439b10:	ldr	w0, [sp, #28]
  439b14:	cmp	w0, #0x3
  439b18:	b.eq	439b28 <ferror@plt+0x36298>  // b.none
  439b1c:	ldr	w0, [sp, #28]
  439b20:	cmp	w0, #0x4
  439b24:	b.ne	439b40 <ferror@plt+0x362b0>  // b.any
  439b28:	ldr	x0, [sp, #40]
  439b2c:	bl	435b80 <ferror@plt+0x322f0>
  439b30:	cmp	w0, #0x0
  439b34:	b.ne	439b40 <ferror@plt+0x362b0>  // b.any
  439b38:	mov	w0, #0x0                   	// #0
  439b3c:	b	439c34 <ferror@plt+0x363a4>
  439b40:	ldr	x1, [sp, #32]
  439b44:	ldr	x0, [sp, #56]
  439b48:	bl	434f6c <ferror@plt+0x316dc>
  439b4c:	cmp	w0, #0x0
  439b50:	b.ne	439b5c <ferror@plt+0x362cc>  // b.any
  439b54:	mov	w0, #0x0                   	// #0
  439b58:	b	439c34 <ferror@plt+0x363a4>
  439b5c:	ldr	x0, [sp, #56]
  439b60:	bl	4351d0 <ferror@plt+0x31940>
  439b64:	str	x0, [sp, #48]
  439b68:	ldr	x0, [sp, #48]
  439b6c:	cmp	x0, #0x0
  439b70:	b.ne	439b7c <ferror@plt+0x362ec>  // b.any
  439b74:	mov	w0, #0x0                   	// #0
  439b78:	b	439c34 <ferror@plt+0x363a4>
  439b7c:	ldr	x0, [sp, #56]
  439b80:	ldr	x0, [x0, #16]
  439b84:	ldr	x0, [x0, #24]
  439b88:	cmp	x0, #0x0
  439b8c:	b.ne	439c14 <ferror@plt+0x36384>  // b.any
  439b90:	ldr	x0, [sp, #56]
  439b94:	ldr	w0, [x0, #24]
  439b98:	cmp	w0, #0x1
  439b9c:	b.eq	439bc0 <ferror@plt+0x36330>  // b.none
  439ba0:	adrp	x0, 461000 <warn@@Base+0x13330>
  439ba4:	add	x1, x0, #0xee8
  439ba8:	ldr	x0, [sp, #56]
  439bac:	bl	434db8 <ferror@plt+0x31528>
  439bb0:	cmp	w0, #0x0
  439bb4:	b.ne	439bc0 <ferror@plt+0x36330>  // b.any
  439bb8:	mov	w0, #0x0                   	// #0
  439bbc:	b	439c34 <ferror@plt+0x363a4>
  439bc0:	ldr	w0, [sp, #28]
  439bc4:	cmp	w0, #0x2
  439bc8:	b.eq	439bd8 <ferror@plt+0x36348>  // b.none
  439bcc:	ldr	w0, [sp, #28]
  439bd0:	cmp	w0, #0x4
  439bd4:	b.ne	439bf8 <ferror@plt+0x36368>  // b.any
  439bd8:	adrp	x0, 462000 <warn@@Base+0x14330>
  439bdc:	add	x1, x0, #0x2d8
  439be0:	ldr	x0, [sp, #56]
  439be4:	bl	434db8 <ferror@plt+0x31528>
  439be8:	cmp	w0, #0x0
  439bec:	b.ne	439bf8 <ferror@plt+0x36368>  // b.any
  439bf0:	mov	w0, #0x0                   	// #0
  439bf4:	b	439c34 <ferror@plt+0x363a4>
  439bf8:	ldr	x1, [sp, #48]
  439bfc:	ldr	x0, [sp, #56]
  439c00:	bl	434db8 <ferror@plt+0x31528>
  439c04:	cmp	w0, #0x0
  439c08:	b.ne	439c14 <ferror@plt+0x36384>  // b.any
  439c0c:	mov	w0, #0x0                   	// #0
  439c10:	b	439c34 <ferror@plt+0x363a4>
  439c14:	ldr	x0, [sp, #48]
  439c18:	bl	403510 <free@plt>
  439c1c:	ldr	x0, [sp, #56]
  439c20:	ldr	w0, [x0, #24]
  439c24:	add	w1, w0, #0x1
  439c28:	ldr	x0, [sp, #56]
  439c2c:	str	w1, [x0, #24]
  439c30:	mov	w0, #0x1                   	// #1
  439c34:	ldp	x29, x30, [sp], #64
  439c38:	ret
  439c3c:	stp	x29, x30, [sp, #-96]!
  439c40:	mov	x29, sp
  439c44:	str	x0, [sp, #24]
  439c48:	str	x1, [sp, #16]
  439c4c:	ldr	x0, [sp, #24]
  439c50:	str	x0, [sp, #72]
  439c54:	ldr	x0, [sp, #72]
  439c58:	ldr	w0, [x0, #24]
  439c5c:	cmp	w0, #0x0
  439c60:	b.le	439e50 <ferror@plt+0x365c0>
  439c64:	ldr	x0, [sp, #72]
  439c68:	str	wzr, [x0, #24]
  439c6c:	ldr	x0, [sp, #72]
  439c70:	ldr	x4, [x0]
  439c74:	ldr	x0, [sp, #72]
  439c78:	ldr	x0, [x0, #16]
  439c7c:	ldr	x1, [x0, #40]
  439c80:	ldr	x0, [sp, #72]
  439c84:	ldr	x0, [x0, #32]
  439c88:	mov	x3, x0
  439c8c:	mov	x2, x1
  439c90:	adrp	x0, 462000 <warn@@Base+0x14330>
  439c94:	add	x1, x0, #0x648
  439c98:	mov	x0, x4
  439c9c:	bl	403870 <fprintf@plt>
  439ca0:	ldr	x0, [sp, #72]
  439ca4:	ldr	x0, [x0, #16]
  439ca8:	ldr	x0, [x0, #40]
  439cac:	bl	403510 <free@plt>
  439cb0:	add	x0, sp, #0x20
  439cb4:	mov	w3, #0x1                   	// #1
  439cb8:	mov	w2, #0x1                   	// #1
  439cbc:	mov	x1, x0
  439cc0:	ldr	x0, [sp, #16]
  439cc4:	bl	435248 <ferror@plt+0x319b8>
  439cc8:	ldr	x0, [sp, #72]
  439ccc:	ldr	x4, [x0, #40]
  439cd0:	ldr	x0, [sp, #72]
  439cd4:	ldr	x1, [x0]
  439cd8:	ldr	x0, [sp, #72]
  439cdc:	ldr	x2, [x0, #48]
  439ce0:	add	x0, sp, #0x20
  439ce4:	mov	x3, x2
  439ce8:	mov	x2, x1
  439cec:	mov	x1, x0
  439cf0:	mov	x0, x4
  439cf4:	bl	43831c <ferror@plt+0x34a8c>
  439cf8:	ldr	x0, [sp, #72]
  439cfc:	ldr	x0, [x0, #16]
  439d00:	ldr	x0, [x0, #32]
  439d04:	cmp	x0, #0x0
  439d08:	cset	w0, ne  // ne = any
  439d0c:	and	w0, w0, #0xff
  439d10:	str	w0, [sp, #68]
  439d14:	ldr	x0, [sp, #72]
  439d18:	ldr	x0, [x0, #16]
  439d1c:	ldr	x0, [x0, #24]
  439d20:	cmp	x0, #0x0
  439d24:	b.eq	439d5c <ferror@plt+0x364cc>  // b.none
  439d28:	ldr	x0, [sp, #72]
  439d2c:	ldr	x0, [x0, #16]
  439d30:	ldr	x0, [x0, #24]
  439d34:	ldrb	w0, [x0]
  439d38:	cmp	w0, #0x0
  439d3c:	b.eq	439d5c <ferror@plt+0x364cc>  // b.none
  439d40:	mov	w0, #0x6d                  	// #109
  439d44:	strb	w0, [sp, #95]
  439d48:	ldr	x0, [sp, #72]
  439d4c:	ldr	x0, [x0, #16]
  439d50:	ldr	x0, [x0, #24]
  439d54:	str	x0, [sp, #80]
  439d58:	b	439d9c <ferror@plt+0x3650c>
  439d5c:	mov	w0, #0x66                  	// #102
  439d60:	strb	w0, [sp, #95]
  439d64:	str	xzr, [sp, #80]
  439d68:	ldr	x0, [sp, #72]
  439d6c:	ldr	x0, [x0, #16]
  439d70:	ldr	x0, [x0, #24]
  439d74:	cmp	x0, #0x0
  439d78:	b.ne	439d9c <ferror@plt+0x3650c>  // b.any
  439d7c:	adrp	x0, 461000 <warn@@Base+0x13330>
  439d80:	add	x1, x0, #0xe18
  439d84:	ldr	x0, [sp, #72]
  439d88:	bl	434db8 <ferror@plt+0x31528>
  439d8c:	cmp	w0, #0x0
  439d90:	b.ne	439d9c <ferror@plt+0x3650c>  // b.any
  439d94:	mov	w0, #0x0                   	// #0
  439d98:	b	439e54 <ferror@plt+0x365c4>
  439d9c:	ldr	x0, [sp, #72]
  439da0:	bl	4351d0 <ferror@plt+0x31940>
  439da4:	str	x0, [sp, #56]
  439da8:	ldr	x0, [sp, #56]
  439dac:	cmp	x0, #0x0
  439db0:	b.ne	439dbc <ferror@plt+0x3652c>  // b.any
  439db4:	mov	w0, #0x0                   	// #0
  439db8:	b	439e54 <ferror@plt+0x365c4>
  439dbc:	ldr	x0, [sp, #72]
  439dc0:	ldr	x4, [x0]
  439dc4:	ldrb	w0, [sp, #95]
  439dc8:	ldr	x3, [sp, #56]
  439dcc:	mov	w2, w0
  439dd0:	adrp	x0, 462000 <warn@@Base+0x14330>
  439dd4:	add	x1, x0, #0x650
  439dd8:	mov	x0, x4
  439ddc:	bl	403870 <fprintf@plt>
  439de0:	ldr	w0, [sp, #68]
  439de4:	cmp	w0, #0x0
  439de8:	b.eq	439e0c <ferror@plt+0x3657c>  // b.none
  439dec:	ldr	x0, [sp, #72]
  439df0:	ldr	x0, [x0]
  439df4:	mov	x3, x0
  439df8:	mov	x2, #0x6                   	// #6
  439dfc:	mov	x1, #0x1                   	// #1
  439e00:	adrp	x0, 462000 <warn@@Base+0x14330>
  439e04:	add	x0, x0, #0x618
  439e08:	bl	4035b0 <fwrite@plt>
  439e0c:	ldr	x0, [sp, #80]
  439e10:	cmp	x0, #0x0
  439e14:	b.eq	439e3c <ferror@plt+0x365ac>  // b.none
  439e18:	ldr	x0, [sp, #72]
  439e1c:	ldr	x3, [x0]
  439e20:	ldr	x2, [sp, #80]
  439e24:	adrp	x0, 462000 <warn@@Base+0x14330>
  439e28:	add	x1, x0, #0x630
  439e2c:	mov	x0, x3
  439e30:	bl	403870 <fprintf@plt>
  439e34:	ldr	x0, [sp, #80]
  439e38:	bl	403510 <free@plt>
  439e3c:	ldr	x0, [sp, #72]
  439e40:	ldr	x0, [x0]
  439e44:	mov	x1, x0
  439e48:	mov	w0, #0xa                   	// #10
  439e4c:	bl	4030b0 <fputc@plt>
  439e50:	mov	w0, #0x1                   	// #1
  439e54:	ldp	x29, x30, [sp], #96
  439e58:	ret
  439e5c:	sub	sp, sp, #0x20
  439e60:	str	x0, [sp, #24]
  439e64:	str	x1, [sp, #16]
  439e68:	str	x2, [sp, #8]
  439e6c:	str	x3, [sp]
  439e70:	mov	w0, #0x1                   	// #1
  439e74:	add	sp, sp, #0x20
  439e78:	ret
  439e7c:	sub	sp, sp, #0x10
  439e80:	str	x0, [sp, #8]
  439e84:	str	x1, [sp]
  439e88:	mov	w0, #0x1                   	// #1
  439e8c:	add	sp, sp, #0x10
  439e90:	ret
  439e94:	stp	x29, x30, [sp, #-48]!
  439e98:	mov	x29, sp
  439e9c:	str	w0, [sp, #28]
  439ea0:	ldr	w0, [sp, #28]
  439ea4:	cmp	w0, #0x3
  439ea8:	b.eq	439f1c <ferror@plt+0x3668c>  // b.none
  439eac:	ldr	w0, [sp, #28]
  439eb0:	cmp	w0, #0x3
  439eb4:	b.hi	439f2c <ferror@plt+0x3669c>  // b.pmore
  439eb8:	ldr	w0, [sp, #28]
  439ebc:	cmp	w0, #0x2
  439ec0:	b.eq	439efc <ferror@plt+0x3666c>  // b.none
  439ec4:	ldr	w0, [sp, #28]
  439ec8:	cmp	w0, #0x2
  439ecc:	b.hi	439f2c <ferror@plt+0x3669c>  // b.pmore
  439ed0:	ldr	w0, [sp, #28]
  439ed4:	cmp	w0, #0x0
  439ed8:	b.eq	439eec <ferror@plt+0x3665c>  // b.none
  439edc:	ldr	w0, [sp, #28]
  439ee0:	cmp	w0, #0x1
  439ee4:	b.eq	439f0c <ferror@plt+0x3667c>  // b.none
  439ee8:	b	439f2c <ferror@plt+0x3669c>
  439eec:	adrp	x0, 462000 <warn@@Base+0x14330>
  439ef0:	add	x0, x0, #0x30
  439ef4:	str	x0, [sp, #40]
  439ef8:	b	439f30 <ferror@plt+0x366a0>
  439efc:	adrp	x0, 462000 <warn@@Base+0x14330>
  439f00:	add	x0, x0, #0x38
  439f04:	str	x0, [sp, #40]
  439f08:	b	439f30 <ferror@plt+0x366a0>
  439f0c:	adrp	x0, 462000 <warn@@Base+0x14330>
  439f10:	add	x0, x0, #0x40
  439f14:	str	x0, [sp, #40]
  439f18:	b	439f30 <ferror@plt+0x366a0>
  439f1c:	adrp	x0, 462000 <warn@@Base+0x14330>
  439f20:	add	x0, x0, #0x50
  439f24:	str	x0, [sp, #40]
  439f28:	b	439f30 <ferror@plt+0x366a0>
  439f2c:	bl	403400 <abort@plt>
  439f30:	ldr	x0, [sp, #40]
  439f34:	ldp	x29, x30, [sp], #48
  439f38:	ret
  439f3c:	sub	sp, sp, #0x10
  439f40:	str	x0, [sp, #8]
  439f44:	ldr	x0, [sp, #8]
  439f48:	ldr	x0, [x0, #56]
  439f4c:	add	sp, sp, #0x10
  439f50:	ret
  439f54:	sub	sp, sp, #0x10
  439f58:	str	x0, [sp, #8]
  439f5c:	ldr	x0, [sp, #8]
  439f60:	ldr	x0, [x0]
  439f64:	add	sp, sp, #0x10
  439f68:	ret
  439f6c:	sub	sp, sp, #0x10
  439f70:	str	x0, [sp, #8]
  439f74:	ldr	x0, [sp, #8]
  439f78:	ldr	x0, [x0, #8]
  439f7c:	add	sp, sp, #0x10
  439f80:	ret
  439f84:	sub	sp, sp, #0x10
  439f88:	str	x0, [sp, #8]
  439f8c:	ldr	x0, [sp, #8]
  439f90:	ldr	x0, [x0, #8]
  439f94:	ldr	w0, [x0, #8]
  439f98:	add	sp, sp, #0x10
  439f9c:	ret
  439fa0:	stp	x29, x30, [sp, #-80]!
  439fa4:	mov	x29, sp
  439fa8:	str	x19, [sp, #16]
  439fac:	str	x0, [sp, #56]
  439fb0:	str	x1, [sp, #48]
  439fb4:	str	x2, [sp, #40]
  439fb8:	str	w3, [sp, #36]
  439fbc:	bl	43afac <ferror@plt+0x3771c>
  439fc0:	str	x0, [sp, #72]
  439fc4:	ldr	x0, [sp, #72]
  439fc8:	cmp	x0, #0x0
  439fcc:	b.ne	439fd8 <ferror@plt+0x36748>  // b.any
  439fd0:	mov	x0, #0x0                   	// #0
  439fd4:	b	43a0dc <ferror@plt+0x3684c>
  439fd8:	add	x0, sp, #0x44
  439fdc:	mov	x4, x0
  439fe0:	ldr	x3, [sp, #72]
  439fe4:	ldr	x2, [sp, #40]
  439fe8:	ldr	x1, [sp, #48]
  439fec:	ldr	x0, [sp, #56]
  439ff0:	bl	43a0e8 <ferror@plt+0x36858>
  439ff4:	cmp	w0, #0x0
  439ff8:	b.ne	43a004 <ferror@plt+0x36774>  // b.any
  439ffc:	mov	x0, #0x0                   	// #0
  43a000:	b	43a0dc <ferror@plt+0x3684c>
  43a004:	ldr	x0, [sp, #56]
  43a008:	bl	439f84 <ferror@plt+0x366f4>
  43a00c:	cmp	w0, #0x1
  43a010:	b.ne	43a040 <ferror@plt+0x367b0>  // b.any
  43a014:	add	x0, sp, #0x44
  43a018:	mov	x4, x0
  43a01c:	ldr	x3, [sp, #72]
  43a020:	ldr	x2, [sp, #40]
  43a024:	ldr	x1, [sp, #48]
  43a028:	ldr	x0, [sp, #56]
  43a02c:	bl	43a718 <ferror@plt+0x36e88>
  43a030:	cmp	w0, #0x0
  43a034:	b.ne	43a040 <ferror@plt+0x367b0>  // b.any
  43a038:	mov	x0, #0x0                   	// #0
  43a03c:	b	43a0dc <ferror@plt+0x3684c>
  43a040:	ldr	w0, [sp, #68]
  43a044:	cmp	w0, #0x0
  43a048:	b.ne	43a094 <ferror@plt+0x36804>  // b.any
  43a04c:	ldr	x0, [sp, #56]
  43a050:	bl	439f84 <ferror@plt+0x366f4>
  43a054:	cmp	w0, #0x2
  43a058:	b.ne	43a094 <ferror@plt+0x36804>  // b.any
  43a05c:	ldr	x0, [sp, #40]
  43a060:	cmp	x0, #0x0
  43a064:	b.le	43a094 <ferror@plt+0x36804>
  43a068:	ldr	x3, [sp, #72]
  43a06c:	ldr	x2, [sp, #40]
  43a070:	ldr	x1, [sp, #48]
  43a074:	ldr	x0, [sp, #56]
  43a078:	bl	44ba5c <ferror@plt+0x481cc>
  43a07c:	cmp	w0, #0x0
  43a080:	b.ne	43a08c <ferror@plt+0x367fc>  // b.any
  43a084:	mov	x0, #0x0                   	// #0
  43a088:	b	43a0dc <ferror@plt+0x3684c>
  43a08c:	mov	w0, #0x1                   	// #1
  43a090:	str	w0, [sp, #68]
  43a094:	ldr	w0, [sp, #68]
  43a098:	cmp	w0, #0x0
  43a09c:	b.ne	43a0d8 <ferror@plt+0x36848>  // b.any
  43a0a0:	ldr	w0, [sp, #36]
  43a0a4:	cmp	w0, #0x0
  43a0a8:	b.ne	43a0d0 <ferror@plt+0x36840>  // b.any
  43a0ac:	adrp	x0, 462000 <warn@@Base+0x14330>
  43a0b0:	add	x0, x0, #0x850
  43a0b4:	bl	403840 <gettext@plt>
  43a0b8:	mov	x19, x0
  43a0bc:	ldr	x0, [sp, #56]
  43a0c0:	bl	439f54 <ferror@plt+0x366c4>
  43a0c4:	mov	x1, x0
  43a0c8:	mov	x0, x19
  43a0cc:	bl	44c650 <ferror@plt+0x48dc0>
  43a0d0:	mov	x0, #0x0                   	// #0
  43a0d4:	b	43a0dc <ferror@plt+0x3684c>
  43a0d8:	ldr	x0, [sp, #72]
  43a0dc:	ldr	x19, [sp, #16]
  43a0e0:	ldp	x29, x30, [sp], #80
  43a0e4:	ret
  43a0e8:	stp	x29, x30, [sp, #-240]!
  43a0ec:	mov	x29, sp
  43a0f0:	stp	x19, x20, [sp, #16]
  43a0f4:	str	x21, [sp, #32]
  43a0f8:	str	x0, [sp, #88]
  43a0fc:	str	x1, [sp, #80]
  43a100:	str	x2, [sp, #72]
  43a104:	str	x3, [sp, #64]
  43a108:	str	x4, [sp, #56]
  43a10c:	ldr	x0, [sp, #56]
  43a110:	str	wzr, [x0]
  43a114:	str	xzr, [sp, #224]
  43a118:	str	wzr, [sp, #236]
  43a11c:	b	43a6d0 <ferror@plt+0x36e40>
  43a120:	adrp	x0, 480000 <_sch_istable+0x1478>
  43a124:	add	x1, x0, #0xed0
  43a128:	ldr	w0, [sp, #236]
  43a12c:	lsl	x0, x0, #4
  43a130:	add	x0, x1, x0
  43a134:	ldr	x0, [x0]
  43a138:	mov	x1, x0
  43a13c:	ldr	x0, [sp, #88]
  43a140:	bl	4032e0 <bfd_get_section_by_name@plt>
  43a144:	str	x0, [sp, #176]
  43a148:	adrp	x0, 480000 <_sch_istable+0x1478>
  43a14c:	add	x1, x0, #0xed0
  43a150:	ldr	w0, [sp, #236]
  43a154:	lsl	x0, x0, #4
  43a158:	add	x0, x1, x0
  43a15c:	ldr	x0, [x0, #8]
  43a160:	mov	x1, x0
  43a164:	ldr	x0, [sp, #88]
  43a168:	bl	4032e0 <bfd_get_section_by_name@plt>
  43a16c:	str	x0, [sp, #168]
  43a170:	ldr	x0, [sp, #176]
  43a174:	cmp	x0, #0x0
  43a178:	b.eq	43a6c4 <ferror@plt+0x36e34>  // b.none
  43a17c:	ldr	x0, [sp, #168]
  43a180:	cmp	x0, #0x0
  43a184:	b.eq	43a6c4 <ferror@plt+0x36e34>  // b.none
  43a188:	ldr	x0, [sp, #176]
  43a18c:	bl	439f3c <ferror@plt+0x366ac>
  43a190:	str	x0, [sp, #160]
  43a194:	ldr	x0, [sp, #160]
  43a198:	bl	403290 <xmalloc@plt>
  43a19c:	str	x0, [sp, #152]
  43a1a0:	ldr	x4, [sp, #160]
  43a1a4:	mov	x3, #0x0                   	// #0
  43a1a8:	ldr	x2, [sp, #152]
  43a1ac:	ldr	x1, [sp, #176]
  43a1b0:	ldr	x0, [sp, #88]
  43a1b4:	bl	403170 <bfd_get_section_contents@plt>
  43a1b8:	cmp	w0, #0x0
  43a1bc:	b.ne	43a22c <ferror@plt+0x3699c>  // b.any
  43a1c0:	adrp	x0, 480000 <_sch_istable+0x1478>
  43a1c4:	add	x0, x0, #0xf08
  43a1c8:	ldr	x19, [x0]
  43a1cc:	ldr	x0, [sp, #88]
  43a1d0:	bl	439f54 <ferror@plt+0x366c4>
  43a1d4:	mov	x21, x0
  43a1d8:	adrp	x0, 480000 <_sch_istable+0x1478>
  43a1dc:	add	x1, x0, #0xed0
  43a1e0:	ldr	w0, [sp, #236]
  43a1e4:	lsl	x0, x0, #4
  43a1e8:	add	x0, x1, x0
  43a1ec:	ldr	x20, [x0]
  43a1f0:	bl	403250 <bfd_get_error@plt>
  43a1f4:	bl	4036d0 <bfd_errmsg@plt>
  43a1f8:	mov	x4, x0
  43a1fc:	mov	x3, x20
  43a200:	mov	x2, x21
  43a204:	adrp	x0, 462000 <warn@@Base+0x14330>
  43a208:	add	x1, x0, #0x878
  43a20c:	mov	x0, x19
  43a210:	bl	403870 <fprintf@plt>
  43a214:	ldr	x0, [sp, #224]
  43a218:	bl	403510 <free@plt>
  43a21c:	ldr	x0, [sp, #152]
  43a220:	bl	403510 <free@plt>
  43a224:	mov	w0, #0x0                   	// #0
  43a228:	b	43a708 <ferror@plt+0x36e78>
  43a22c:	ldr	x0, [sp, #168]
  43a230:	bl	439f3c <ferror@plt+0x366ac>
  43a234:	str	x0, [sp, #144]
  43a238:	ldr	x0, [sp, #144]
  43a23c:	add	x0, x0, #0x1
  43a240:	bl	403290 <xmalloc@plt>
  43a244:	str	x0, [sp, #136]
  43a248:	ldr	x4, [sp, #144]
  43a24c:	mov	x3, #0x0                   	// #0
  43a250:	ldr	x2, [sp, #136]
  43a254:	ldr	x1, [sp, #168]
  43a258:	ldr	x0, [sp, #88]
  43a25c:	bl	403170 <bfd_get_section_contents@plt>
  43a260:	cmp	w0, #0x0
  43a264:	b.ne	43a2dc <ferror@plt+0x36a4c>  // b.any
  43a268:	adrp	x0, 480000 <_sch_istable+0x1478>
  43a26c:	add	x0, x0, #0xf08
  43a270:	ldr	x19, [x0]
  43a274:	ldr	x0, [sp, #88]
  43a278:	bl	439f54 <ferror@plt+0x366c4>
  43a27c:	mov	x21, x0
  43a280:	adrp	x0, 480000 <_sch_istable+0x1478>
  43a284:	add	x1, x0, #0xed0
  43a288:	ldr	w0, [sp, #236]
  43a28c:	lsl	x0, x0, #4
  43a290:	add	x0, x1, x0
  43a294:	ldr	x20, [x0, #8]
  43a298:	bl	403250 <bfd_get_error@plt>
  43a29c:	bl	4036d0 <bfd_errmsg@plt>
  43a2a0:	mov	x4, x0
  43a2a4:	mov	x3, x20
  43a2a8:	mov	x2, x21
  43a2ac:	adrp	x0, 462000 <warn@@Base+0x14330>
  43a2b0:	add	x1, x0, #0x878
  43a2b4:	mov	x0, x19
  43a2b8:	bl	403870 <fprintf@plt>
  43a2bc:	ldr	x0, [sp, #224]
  43a2c0:	bl	403510 <free@plt>
  43a2c4:	ldr	x0, [sp, #136]
  43a2c8:	bl	403510 <free@plt>
  43a2cc:	ldr	x0, [sp, #152]
  43a2d0:	bl	403510 <free@plt>
  43a2d4:	mov	w0, #0x0                   	// #0
  43a2d8:	b	43a708 <ferror@plt+0x36e78>
  43a2dc:	ldr	x1, [sp, #136]
  43a2e0:	ldr	x0, [sp, #144]
  43a2e4:	add	x0, x1, x0
  43a2e8:	strb	wzr, [x0]
  43a2ec:	ldr	x0, [sp, #224]
  43a2f0:	cmp	x0, #0x0
  43a2f4:	b.ne	43a338 <ferror@plt+0x36aa8>  // b.any
  43a2f8:	ldr	x4, [sp, #72]
  43a2fc:	ldr	x3, [sp, #80]
  43a300:	mov	w2, #0x1                   	// #1
  43a304:	ldr	x1, [sp, #88]
  43a308:	ldr	x0, [sp, #64]
  43a30c:	bl	4409dc <ferror@plt+0x3d14c>
  43a310:	str	x0, [sp, #224]
  43a314:	ldr	x0, [sp, #224]
  43a318:	cmp	x0, #0x0
  43a31c:	b.ne	43a338 <ferror@plt+0x36aa8>  // b.any
  43a320:	ldr	x0, [sp, #136]
  43a324:	bl	403510 <free@plt>
  43a328:	ldr	x0, [sp, #152]
  43a32c:	bl	403510 <free@plt>
  43a330:	mov	w0, #0x0                   	// #0
  43a334:	b	43a708 <ferror@plt+0x36e78>
  43a338:	ldr	x0, [sp, #56]
  43a33c:	mov	w1, #0x1                   	// #1
  43a340:	str	w1, [x0]
  43a344:	str	xzr, [sp, #208]
  43a348:	str	xzr, [sp, #200]
  43a34c:	ldr	x0, [sp, #152]
  43a350:	str	x0, [sp, #216]
  43a354:	b	43a69c <ferror@plt+0x36e0c>
  43a358:	ldr	x0, [sp, #88]
  43a35c:	ldr	x0, [x0, #8]
  43a360:	ldr	x1, [x0, #56]
  43a364:	ldr	x0, [sp, #216]
  43a368:	blr	x1
  43a36c:	str	w0, [sp, #132]
  43a370:	ldr	x0, [sp, #216]
  43a374:	add	x0, x0, #0x4
  43a378:	ldrb	w0, [x0]
  43a37c:	str	w0, [sp, #128]
  43a380:	ldr	x0, [sp, #216]
  43a384:	add	x0, x0, #0x5
  43a388:	ldrb	w0, [x0]
  43a38c:	str	w0, [sp, #124]
  43a390:	ldr	x0, [sp, #88]
  43a394:	ldr	x0, [x0, #8]
  43a398:	ldr	x1, [x0, #80]
  43a39c:	ldr	x0, [sp, #216]
  43a3a0:	add	x0, x0, #0x6
  43a3a4:	blr	x1
  43a3a8:	str	w0, [sp, #120]
  43a3ac:	ldr	x0, [sp, #88]
  43a3b0:	ldr	x0, [x0, #8]
  43a3b4:	ldr	x1, [x0, #56]
  43a3b8:	ldr	x0, [sp, #216]
  43a3bc:	add	x0, x0, #0x8
  43a3c0:	blr	x1
  43a3c4:	str	x0, [sp, #112]
  43a3c8:	ldr	w0, [sp, #128]
  43a3cc:	cmp	w0, #0x0
  43a3d0:	b.ne	43a3f0 <ferror@plt+0x36b60>  // b.any
  43a3d4:	ldr	x0, [sp, #200]
  43a3d8:	str	x0, [sp, #208]
  43a3dc:	ldr	x1, [sp, #200]
  43a3e0:	ldr	x0, [sp, #112]
  43a3e4:	add	x0, x1, x0
  43a3e8:	str	x0, [sp, #200]
  43a3ec:	b	43a690 <ferror@plt+0x36e00>
  43a3f0:	ldr	w1, [sp, #132]
  43a3f4:	ldr	x0, [sp, #208]
  43a3f8:	add	x0, x1, x0
  43a3fc:	ldr	x1, [sp, #144]
  43a400:	cmp	x1, x0
  43a404:	b.hi	43a498 <ferror@plt+0x36c08>  // b.pmore
  43a408:	adrp	x0, 480000 <_sch_istable+0x1478>
  43a40c:	add	x0, x0, #0xf08
  43a410:	ldr	x19, [x0]
  43a414:	adrp	x0, 462000 <warn@@Base+0x14330>
  43a418:	add	x0, x0, #0x888
  43a41c:	bl	403840 <gettext@plt>
  43a420:	mov	x20, x0
  43a424:	ldr	x0, [sp, #88]
  43a428:	bl	439f54 <ferror@plt+0x366c4>
  43a42c:	mov	x7, x0
  43a430:	adrp	x0, 480000 <_sch_istable+0x1478>
  43a434:	add	x1, x0, #0xed0
  43a438:	ldr	w0, [sp, #236]
  43a43c:	lsl	x0, x0, #4
  43a440:	add	x0, x1, x0
  43a444:	ldr	x2, [x0]
  43a448:	ldr	x1, [sp, #216]
  43a44c:	ldr	x0, [sp, #152]
  43a450:	sub	x0, x1, x0
  43a454:	mov	x1, #0xaaab                	// #43691
  43a458:	movk	x1, #0xaaaa, lsl #16
  43a45c:	movk	x1, #0xaaaa, lsl #32
  43a460:	movk	x1, #0x2aaa, lsl #48
  43a464:	smulh	x1, x0, x1
  43a468:	asr	x1, x1, #1
  43a46c:	asr	x0, x0, #63
  43a470:	sub	x0, x1, x0
  43a474:	ldr	w6, [sp, #128]
  43a478:	ldr	w5, [sp, #132]
  43a47c:	mov	x4, x0
  43a480:	mov	x3, x2
  43a484:	mov	x2, x7
  43a488:	mov	x1, x20
  43a48c:	mov	x0, x19
  43a490:	bl	403870 <fprintf@plt>
  43a494:	b	43a690 <ferror@plt+0x36e00>
  43a498:	ldr	w1, [sp, #132]
  43a49c:	ldr	x0, [sp, #208]
  43a4a0:	add	x0, x1, x0
  43a4a4:	ldr	x1, [sp, #136]
  43a4a8:	add	x0, x1, x0
  43a4ac:	str	x0, [sp, #184]
  43a4b0:	str	xzr, [sp, #192]
  43a4b4:	b	43a5d8 <ferror@plt+0x36d48>
  43a4b8:	ldr	x0, [sp, #216]
  43a4bc:	add	x0, x0, #0xc
  43a4c0:	str	x0, [sp, #216]
  43a4c4:	ldr	x0, [sp, #104]
  43a4c8:	sub	x0, x0, #0x1
  43a4cc:	ldr	x1, [sp, #184]
  43a4d0:	add	x0, x1, x0
  43a4d4:	str	x0, [sp, #96]
  43a4d8:	ldr	x0, [sp, #96]
  43a4dc:	strb	wzr, [x0]
  43a4e0:	ldr	x0, [sp, #88]
  43a4e4:	ldr	x0, [x0, #8]
  43a4e8:	ldr	x1, [x0, #56]
  43a4ec:	ldr	x0, [sp, #216]
  43a4f0:	blr	x1
  43a4f4:	mov	w1, w0
  43a4f8:	ldr	x0, [sp, #208]
  43a4fc:	add	w0, w1, w0
  43a500:	str	w0, [sp, #132]
  43a504:	ldr	w0, [sp, #132]
  43a508:	ldr	x1, [sp, #144]
  43a50c:	cmp	x1, x0
  43a510:	b.hi	43a59c <ferror@plt+0x36d0c>  // b.pmore
  43a514:	adrp	x0, 480000 <_sch_istable+0x1478>
  43a518:	add	x0, x0, #0xf08
  43a51c:	ldr	x19, [x0]
  43a520:	adrp	x0, 462000 <warn@@Base+0x14330>
  43a524:	add	x0, x0, #0x8c8
  43a528:	bl	403840 <gettext@plt>
  43a52c:	mov	x20, x0
  43a530:	ldr	x0, [sp, #88]
  43a534:	bl	439f54 <ferror@plt+0x366c4>
  43a538:	mov	x5, x0
  43a53c:	adrp	x0, 480000 <_sch_istable+0x1478>
  43a540:	add	x1, x0, #0xed0
  43a544:	ldr	w0, [sp, #236]
  43a548:	lsl	x0, x0, #4
  43a54c:	add	x0, x1, x0
  43a550:	ldr	x2, [x0]
  43a554:	ldr	x1, [sp, #216]
  43a558:	ldr	x0, [sp, #152]
  43a55c:	sub	x0, x1, x0
  43a560:	mov	x1, #0xaaab                	// #43691
  43a564:	movk	x1, #0xaaaa, lsl #16
  43a568:	movk	x1, #0xaaaa, lsl #32
  43a56c:	movk	x1, #0x2aaa, lsl #48
  43a570:	smulh	x1, x0, x1
  43a574:	asr	x1, x1, #1
  43a578:	asr	x0, x0, #63
  43a57c:	sub	x0, x1, x0
  43a580:	mov	x4, x0
  43a584:	mov	x3, x2
  43a588:	mov	x2, x5
  43a58c:	mov	x1, x20
  43a590:	mov	x0, x19
  43a594:	bl	403870 <fprintf@plt>
  43a598:	b	43a628 <ferror@plt+0x36d98>
  43a59c:	ldr	w0, [sp, #132]
  43a5a0:	ldr	x1, [sp, #136]
  43a5a4:	add	x0, x1, x0
  43a5a8:	mov	x2, #0x0                   	// #0
  43a5ac:	mov	x1, x0
  43a5b0:	ldr	x0, [sp, #184]
  43a5b4:	bl	403200 <concat@plt>
  43a5b8:	str	x0, [sp, #184]
  43a5bc:	ldr	x0, [sp, #96]
  43a5c0:	mov	w1, #0x5c                  	// #92
  43a5c4:	strb	w1, [x0]
  43a5c8:	ldr	x0, [sp, #192]
  43a5cc:	bl	403510 <free@plt>
  43a5d0:	ldr	x0, [sp, #184]
  43a5d4:	str	x0, [sp, #192]
  43a5d8:	ldr	x0, [sp, #184]
  43a5dc:	bl	402fd0 <strlen@plt>
  43a5e0:	str	x0, [sp, #104]
  43a5e4:	ldr	x0, [sp, #104]
  43a5e8:	cmp	x0, #0x0
  43a5ec:	b.eq	43a628 <ferror@plt+0x36d98>  // b.none
  43a5f0:	ldr	x0, [sp, #104]
  43a5f4:	sub	x0, x0, #0x1
  43a5f8:	ldr	x1, [sp, #184]
  43a5fc:	add	x0, x1, x0
  43a600:	ldrb	w0, [x0]
  43a604:	cmp	w0, #0x5c
  43a608:	b.ne	43a628 <ferror@plt+0x36d98>  // b.any
  43a60c:	ldr	x0, [sp, #216]
  43a610:	add	x1, x0, #0xc
  43a614:	ldr	x2, [sp, #152]
  43a618:	ldr	x0, [sp, #160]
  43a61c:	add	x0, x2, x0
  43a620:	cmp	x1, x0
  43a624:	b.cc	43a4b8 <ferror@plt+0x36c28>  // b.lo, b.ul, b.last
  43a628:	ldr	x3, [sp, #184]
  43a62c:	ldr	x2, [sp, #112]
  43a630:	ldr	w1, [sp, #120]
  43a634:	ldr	w0, [sp, #128]
  43a638:	bl	43a988 <ferror@plt+0x370f8>
  43a63c:	ldr	x5, [sp, #184]
  43a640:	ldr	x4, [sp, #112]
  43a644:	ldr	w3, [sp, #120]
  43a648:	ldr	w2, [sp, #128]
  43a64c:	ldr	x1, [sp, #224]
  43a650:	ldr	x0, [sp, #64]
  43a654:	bl	440b8c <ferror@plt+0x3d2fc>
  43a658:	cmp	w0, #0x0
  43a65c:	b.ne	43a690 <ferror@plt+0x36e00>  // b.any
  43a660:	bl	43ab24 <ferror@plt+0x37294>
  43a664:	bl	43ad48 <ferror@plt+0x374b8>
  43a668:	ldr	x0, [sp, #192]
  43a66c:	bl	403510 <free@plt>
  43a670:	ldr	x0, [sp, #224]
  43a674:	bl	403510 <free@plt>
  43a678:	ldr	x0, [sp, #152]
  43a67c:	bl	403510 <free@plt>
  43a680:	ldr	x0, [sp, #136]
  43a684:	bl	403510 <free@plt>
  43a688:	mov	w0, #0x0                   	// #0
  43a68c:	b	43a708 <ferror@plt+0x36e78>
  43a690:	ldr	x0, [sp, #216]
  43a694:	add	x0, x0, #0xc
  43a698:	str	x0, [sp, #216]
  43a69c:	ldr	x0, [sp, #160]
  43a6a0:	sub	x0, x0, #0xc
  43a6a4:	ldr	x1, [sp, #152]
  43a6a8:	add	x0, x1, x0
  43a6ac:	ldr	x1, [sp, #216]
  43a6b0:	cmp	x1, x0
  43a6b4:	b.ls	43a358 <ferror@plt+0x36ac8>  // b.plast
  43a6b8:	bl	43ad48 <ferror@plt+0x374b8>
  43a6bc:	ldr	x0, [sp, #152]
  43a6c0:	bl	403510 <free@plt>
  43a6c4:	ldr	w0, [sp, #236]
  43a6c8:	add	w0, w0, #0x1
  43a6cc:	str	w0, [sp, #236]
  43a6d0:	ldr	w0, [sp, #236]
  43a6d4:	cmp	w0, #0x2
  43a6d8:	b.ls	43a120 <ferror@plt+0x36890>  // b.plast
  43a6dc:	ldr	x0, [sp, #224]
  43a6e0:	cmp	x0, #0x0
  43a6e4:	b.eq	43a704 <ferror@plt+0x36e74>  // b.none
  43a6e8:	ldr	x1, [sp, #224]
  43a6ec:	ldr	x0, [sp, #64]
  43a6f0:	bl	440a88 <ferror@plt+0x3d1f8>
  43a6f4:	cmp	w0, #0x0
  43a6f8:	b.ne	43a704 <ferror@plt+0x36e74>  // b.any
  43a6fc:	mov	w0, #0x0                   	// #0
  43a700:	b	43a708 <ferror@plt+0x36e78>
  43a704:	mov	w0, #0x1                   	// #1
  43a708:	ldp	x19, x20, [sp, #16]
  43a70c:	ldr	x21, [sp, #32]
  43a710:	ldp	x29, x30, [sp], #240
  43a714:	ret
  43a718:	stp	x29, x30, [sp, #-160]!
  43a71c:	mov	x29, sp
  43a720:	str	x0, [sp, #56]
  43a724:	str	x1, [sp, #48]
  43a728:	str	x2, [sp, #40]
  43a72c:	str	x3, [sp, #32]
  43a730:	str	x4, [sp, #24]
  43a734:	str	xzr, [sp, #152]
  43a738:	ldr	x0, [sp, #40]
  43a73c:	lsl	x0, x0, #3
  43a740:	ldr	x1, [sp, #48]
  43a744:	add	x0, x1, x0
  43a748:	str	x0, [sp, #120]
  43a74c:	ldr	x0, [sp, #48]
  43a750:	str	x0, [sp, #144]
  43a754:	b	43a940 <ferror@plt+0x370b0>
  43a758:	ldr	x0, [sp, #56]
  43a75c:	ldr	x0, [x0, #8]
  43a760:	ldr	x3, [x0, #528]
  43a764:	ldr	x0, [sp, #144]
  43a768:	ldr	x0, [x0]
  43a76c:	add	x1, sp, #0x40
  43a770:	mov	x2, x1
  43a774:	mov	x1, x0
  43a778:	ldr	x0, [sp, #56]
  43a77c:	blr	x3
  43a780:	ldrb	w0, [sp, #72]
  43a784:	cmp	w0, #0x2d
  43a788:	b.ne	43a934 <ferror@plt+0x370a4>  // b.any
  43a78c:	ldr	x0, [sp, #152]
  43a790:	cmp	x0, #0x0
  43a794:	b.ne	43a7c8 <ferror@plt+0x36f38>  // b.any
  43a798:	ldr	x4, [sp, #40]
  43a79c:	ldr	x3, [sp, #48]
  43a7a0:	mov	w2, #0x0                   	// #0
  43a7a4:	ldr	x1, [sp, #56]
  43a7a8:	ldr	x0, [sp, #32]
  43a7ac:	bl	4409dc <ferror@plt+0x3d14c>
  43a7b0:	str	x0, [sp, #152]
  43a7b4:	ldr	x0, [sp, #152]
  43a7b8:	cmp	x0, #0x0
  43a7bc:	b.ne	43a7c8 <ferror@plt+0x36f38>  // b.any
  43a7c0:	mov	w0, #0x0                   	// #0
  43a7c4:	b	43a980 <ferror@plt+0x370f0>
  43a7c8:	ldr	x0, [sp, #24]
  43a7cc:	mov	w1, #0x1                   	// #1
  43a7d0:	str	w1, [x0]
  43a7d4:	ldr	x0, [sp, #80]
  43a7d8:	str	x0, [sp, #136]
  43a7dc:	ldr	x0, [sp, #136]
  43a7e0:	cmp	x0, #0x0
  43a7e4:	b.eq	43a7f8 <ferror@plt+0x36f68>  // b.none
  43a7e8:	ldr	x0, [sp, #136]
  43a7ec:	ldrb	w0, [x0]
  43a7f0:	cmp	w0, #0x0
  43a7f4:	b.ne	43a800 <ferror@plt+0x36f70>  // b.any
  43a7f8:	mov	w0, #0x0                   	// #0
  43a7fc:	b	43a980 <ferror@plt+0x370f0>
  43a800:	str	xzr, [sp, #128]
  43a804:	b	43a884 <ferror@plt+0x36ff4>
  43a808:	ldr	x0, [sp, #144]
  43a80c:	add	x0, x0, #0x8
  43a810:	str	x0, [sp, #144]
  43a814:	ldr	x0, [sp, #136]
  43a818:	bl	4032c0 <xstrdup@plt>
  43a81c:	str	x0, [sp, #112]
  43a820:	ldr	x0, [sp, #112]
  43a824:	bl	402fd0 <strlen@plt>
  43a828:	sub	x0, x0, #0x1
  43a82c:	ldr	x1, [sp, #112]
  43a830:	add	x0, x1, x0
  43a834:	strb	wzr, [x0]
  43a838:	ldr	x0, [sp, #144]
  43a83c:	ldr	x0, [x0]
  43a840:	bl	439f6c <ferror@plt+0x366dc>
  43a844:	mov	x2, #0x0                   	// #0
  43a848:	mov	x1, x0
  43a84c:	ldr	x0, [sp, #112]
  43a850:	bl	403200 <concat@plt>
  43a854:	str	x0, [sp, #104]
  43a858:	ldr	x0, [sp, #112]
  43a85c:	bl	403510 <free@plt>
  43a860:	ldr	x0, [sp, #128]
  43a864:	cmp	x0, #0x0
  43a868:	b.eq	43a874 <ferror@plt+0x36fe4>  // b.none
  43a86c:	ldr	x0, [sp, #128]
  43a870:	bl	403510 <free@plt>
  43a874:	ldr	x0, [sp, #104]
  43a878:	str	x0, [sp, #128]
  43a87c:	ldr	x0, [sp, #104]
  43a880:	str	x0, [sp, #136]
  43a884:	ldr	x0, [sp, #136]
  43a888:	ldrb	w0, [x0]
  43a88c:	cmp	w0, #0x0
  43a890:	b.eq	43a8c8 <ferror@plt+0x37038>  // b.none
  43a894:	ldr	x0, [sp, #136]
  43a898:	bl	402fd0 <strlen@plt>
  43a89c:	sub	x0, x0, #0x1
  43a8a0:	ldr	x1, [sp, #136]
  43a8a4:	add	x0, x1, x0
  43a8a8:	ldrb	w0, [x0]
  43a8ac:	cmp	w0, #0x5c
  43a8b0:	b.ne	43a8c8 <ferror@plt+0x37038>  // b.any
  43a8b4:	ldr	x0, [sp, #144]
  43a8b8:	add	x0, x0, #0x8
  43a8bc:	ldr	x1, [sp, #120]
  43a8c0:	cmp	x1, x0
  43a8c4:	b.hi	43a808 <ferror@plt+0x36f78>  // b.pmore
  43a8c8:	ldrb	w0, [sp, #88]
  43a8cc:	mov	w4, w0
  43a8d0:	ldrsh	w0, [sp, #90]
  43a8d4:	mov	w1, w0
  43a8d8:	ldr	x0, [sp, #64]
  43a8dc:	ldr	x3, [sp, #136]
  43a8e0:	mov	x2, x0
  43a8e4:	mov	w0, w4
  43a8e8:	bl	43a988 <ferror@plt+0x370f8>
  43a8ec:	ldrb	w0, [sp, #88]
  43a8f0:	mov	w1, w0
  43a8f4:	ldrsh	w0, [sp, #90]
  43a8f8:	mov	w2, w0
  43a8fc:	ldr	x0, [sp, #64]
  43a900:	ldr	x5, [sp, #136]
  43a904:	mov	x4, x0
  43a908:	mov	w3, w2
  43a90c:	mov	w2, w1
  43a910:	ldr	x1, [sp, #152]
  43a914:	ldr	x0, [sp, #32]
  43a918:	bl	440b8c <ferror@plt+0x3d2fc>
  43a91c:	cmp	w0, #0x0
  43a920:	b.ne	43a934 <ferror@plt+0x370a4>  // b.any
  43a924:	bl	43ab24 <ferror@plt+0x37294>
  43a928:	bl	43ad48 <ferror@plt+0x374b8>
  43a92c:	mov	w0, #0x0                   	// #0
  43a930:	b	43a980 <ferror@plt+0x370f0>
  43a934:	ldr	x0, [sp, #144]
  43a938:	add	x0, x0, #0x8
  43a93c:	str	x0, [sp, #144]
  43a940:	ldr	x1, [sp, #144]
  43a944:	ldr	x0, [sp, #120]
  43a948:	cmp	x1, x0
  43a94c:	b.cc	43a758 <ferror@plt+0x36ec8>  // b.lo, b.ul, b.last
  43a950:	bl	43ad48 <ferror@plt+0x374b8>
  43a954:	ldr	x0, [sp, #152]
  43a958:	cmp	x0, #0x0
  43a95c:	b.eq	43a97c <ferror@plt+0x370ec>  // b.none
  43a960:	ldr	x1, [sp, #152]
  43a964:	ldr	x0, [sp, #32]
  43a968:	bl	440a88 <ferror@plt+0x3d1f8>
  43a96c:	cmp	w0, #0x0
  43a970:	b.ne	43a97c <ferror@plt+0x370ec>  // b.any
  43a974:	mov	w0, #0x0                   	// #0
  43a978:	b	43a980 <ferror@plt+0x370f0>
  43a97c:	mov	w0, #0x1                   	// #1
  43a980:	ldp	x29, x30, [sp], #160
  43a984:	ret
  43a988:	stp	x29, x30, [sp, #-64]!
  43a98c:	mov	x29, sp
  43a990:	str	x19, [sp, #16]
  43a994:	str	w0, [sp, #60]
  43a998:	str	w1, [sp, #56]
  43a99c:	str	x2, [sp, #48]
  43a9a0:	str	x3, [sp, #40]
  43a9a4:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  43a9a8:	add	x0, x0, #0x270
  43a9ac:	ldr	w1, [x0]
  43a9b0:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  43a9b4:	add	x2, x0, #0xf0
  43a9b8:	sxtw	x1, w1
  43a9bc:	mov	x0, x1
  43a9c0:	lsl	x0, x0, #1
  43a9c4:	add	x0, x0, x1
  43a9c8:	lsl	x0, x0, #3
  43a9cc:	add	x0, x2, x0
  43a9d0:	ldr	x0, [x0, #16]
  43a9d4:	cmp	x0, #0x0
  43a9d8:	b.eq	43aa10 <ferror@plt+0x37180>  // b.none
  43a9dc:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  43a9e0:	add	x0, x0, #0x270
  43a9e4:	ldr	w1, [x0]
  43a9e8:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  43a9ec:	add	x2, x0, #0xf0
  43a9f0:	sxtw	x1, w1
  43a9f4:	mov	x0, x1
  43a9f8:	lsl	x0, x0, #1
  43a9fc:	add	x0, x0, x1
  43aa00:	lsl	x0, x0, #3
  43aa04:	add	x0, x2, x0
  43aa08:	ldr	x0, [x0, #16]
  43aa0c:	bl	403510 <free@plt>
  43aa10:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  43aa14:	add	x0, x0, #0x270
  43aa18:	ldr	w1, [x0]
  43aa1c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  43aa20:	add	x2, x0, #0xf0
  43aa24:	sxtw	x1, w1
  43aa28:	mov	x0, x1
  43aa2c:	lsl	x0, x0, #1
  43aa30:	add	x0, x0, x1
  43aa34:	lsl	x0, x0, #3
  43aa38:	add	x0, x2, x0
  43aa3c:	ldr	w1, [sp, #60]
  43aa40:	str	w1, [x0]
  43aa44:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  43aa48:	add	x0, x0, #0x270
  43aa4c:	ldr	w1, [x0]
  43aa50:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  43aa54:	add	x2, x0, #0xf0
  43aa58:	sxtw	x1, w1
  43aa5c:	mov	x0, x1
  43aa60:	lsl	x0, x0, #1
  43aa64:	add	x0, x0, x1
  43aa68:	lsl	x0, x0, #3
  43aa6c:	add	x0, x2, x0
  43aa70:	ldr	w1, [sp, #56]
  43aa74:	str	w1, [x0, #4]
  43aa78:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  43aa7c:	add	x0, x0, #0x270
  43aa80:	ldr	w1, [x0]
  43aa84:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  43aa88:	add	x2, x0, #0xf0
  43aa8c:	sxtw	x1, w1
  43aa90:	mov	x0, x1
  43aa94:	lsl	x0, x0, #1
  43aa98:	add	x0, x0, x1
  43aa9c:	lsl	x0, x0, #3
  43aaa0:	add	x0, x2, x0
  43aaa4:	ldr	x1, [sp, #48]
  43aaa8:	str	x1, [x0, #8]
  43aaac:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  43aab0:	add	x0, x0, #0x270
  43aab4:	ldr	w19, [x0]
  43aab8:	ldr	x0, [sp, #40]
  43aabc:	bl	4032c0 <xstrdup@plt>
  43aac0:	mov	x3, x0
  43aac4:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  43aac8:	add	x2, x0, #0xf0
  43aacc:	sxtw	x1, w19
  43aad0:	mov	x0, x1
  43aad4:	lsl	x0, x0, #1
  43aad8:	add	x0, x0, x1
  43aadc:	lsl	x0, x0, #3
  43aae0:	add	x0, x2, x0
  43aae4:	str	x3, [x0, #16]
  43aae8:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  43aaec:	add	x0, x0, #0x270
  43aaf0:	ldr	w0, [x0]
  43aaf4:	add	w0, w0, #0x1
  43aaf8:	negs	w1, w0
  43aafc:	and	w0, w0, #0xf
  43ab00:	and	w1, w1, #0xf
  43ab04:	csneg	w1, w0, w1, mi  // mi = first
  43ab08:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  43ab0c:	add	x0, x0, #0x270
  43ab10:	str	w1, [x0]
  43ab14:	nop
  43ab18:	ldr	x19, [sp, #16]
  43ab1c:	ldp	x29, x30, [sp], #64
  43ab20:	ret
  43ab24:	stp	x29, x30, [sp, #-64]!
  43ab28:	mov	x29, sp
  43ab2c:	str	x19, [sp, #16]
  43ab30:	adrp	x0, 480000 <_sch_istable+0x1478>
  43ab34:	add	x0, x0, #0xf08
  43ab38:	ldr	x19, [x0]
  43ab3c:	adrp	x0, 462000 <warn@@Base+0x14330>
  43ab40:	add	x0, x0, #0x8f0
  43ab44:	bl	403840 <gettext@plt>
  43ab48:	mov	x1, x0
  43ab4c:	mov	x0, x19
  43ab50:	bl	403870 <fprintf@plt>
  43ab54:	adrp	x0, 480000 <_sch_istable+0x1478>
  43ab58:	add	x0, x0, #0xf08
  43ab5c:	ldr	x0, [x0]
  43ab60:	mov	x3, x0
  43ab64:	mov	x2, #0x1e                  	// #30
  43ab68:	mov	x1, #0x1                   	// #1
  43ab6c:	adrp	x0, 462000 <warn@@Base+0x14330>
  43ab70:	add	x0, x0, #0x918
  43ab74:	bl	4035b0 <fwrite@plt>
  43ab78:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  43ab7c:	add	x0, x0, #0x270
  43ab80:	ldr	w0, [x0]
  43ab84:	str	w0, [sp, #60]
  43ab88:	ldrsw	x1, [sp, #60]
  43ab8c:	mov	x0, x1
  43ab90:	lsl	x0, x0, #1
  43ab94:	add	x0, x0, x1
  43ab98:	lsl	x0, x0, #3
  43ab9c:	mov	x1, x0
  43aba0:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  43aba4:	add	x0, x0, #0xf0
  43aba8:	add	x0, x1, x0
  43abac:	str	x0, [sp, #48]
  43abb0:	ldr	x0, [sp, #48]
  43abb4:	ldr	x0, [x0, #16]
  43abb8:	cmp	x0, #0x0
  43abbc:	b.eq	43ad00 <ferror@plt+0x37470>  // b.none
  43abc0:	ldr	x0, [sp, #48]
  43abc4:	ldr	w0, [x0]
  43abc8:	bl	403030 <bfd_get_stab_name@plt>
  43abcc:	str	x0, [sp, #40]
  43abd0:	ldr	x0, [sp, #40]
  43abd4:	cmp	x0, #0x0
  43abd8:	b.eq	43ac00 <ferror@plt+0x37370>  // b.none
  43abdc:	adrp	x0, 480000 <_sch_istable+0x1478>
  43abe0:	add	x0, x0, #0xf08
  43abe4:	ldr	x3, [x0]
  43abe8:	ldr	x2, [sp, #40]
  43abec:	adrp	x0, 462000 <warn@@Base+0x14330>
  43abf0:	add	x1, x0, #0x938
  43abf4:	mov	x0, x3
  43abf8:	bl	403870 <fprintf@plt>
  43abfc:	b	43ac60 <ferror@plt+0x373d0>
  43ac00:	ldr	x0, [sp, #48]
  43ac04:	ldr	w0, [x0]
  43ac08:	cmp	w0, #0x0
  43ac0c:	b.ne	43ac38 <ferror@plt+0x373a8>  // b.any
  43ac10:	adrp	x0, 480000 <_sch_istable+0x1478>
  43ac14:	add	x0, x0, #0xf08
  43ac18:	ldr	x0, [x0]
  43ac1c:	mov	x3, x0
  43ac20:	mov	x2, #0x6                   	// #6
  43ac24:	mov	x1, #0x1                   	// #1
  43ac28:	adrp	x0, 462000 <warn@@Base+0x14330>
  43ac2c:	add	x0, x0, #0x940
  43ac30:	bl	4035b0 <fwrite@plt>
  43ac34:	b	43ac60 <ferror@plt+0x373d0>
  43ac38:	adrp	x0, 480000 <_sch_istable+0x1478>
  43ac3c:	add	x0, x0, #0xf08
  43ac40:	ldr	x3, [x0]
  43ac44:	ldr	x0, [sp, #48]
  43ac48:	ldr	w0, [x0]
  43ac4c:	mov	w2, w0
  43ac50:	adrp	x0, 462000 <warn@@Base+0x14330>
  43ac54:	add	x1, x0, #0x948
  43ac58:	mov	x0, x3
  43ac5c:	bl	403870 <fprintf@plt>
  43ac60:	adrp	x0, 480000 <_sch_istable+0x1478>
  43ac64:	add	x0, x0, #0xf08
  43ac68:	ldr	x3, [x0]
  43ac6c:	ldr	x0, [sp, #48]
  43ac70:	ldr	w0, [x0, #4]
  43ac74:	mov	w2, w0
  43ac78:	adrp	x0, 462000 <warn@@Base+0x14330>
  43ac7c:	add	x1, x0, #0x950
  43ac80:	mov	x0, x3
  43ac84:	bl	403870 <fprintf@plt>
  43ac88:	adrp	x0, 480000 <_sch_istable+0x1478>
  43ac8c:	add	x0, x0, #0xf08
  43ac90:	ldr	x3, [x0]
  43ac94:	ldr	x0, [sp, #48]
  43ac98:	ldr	x0, [x0, #8]
  43ac9c:	mov	x2, x0
  43aca0:	adrp	x0, 462000 <warn@@Base+0x14330>
  43aca4:	add	x1, x0, #0x958
  43aca8:	mov	x0, x3
  43acac:	bl	403870 <fprintf@plt>
  43acb0:	ldr	x0, [sp, #48]
  43acb4:	ldr	w0, [x0]
  43acb8:	cmp	w0, #0x0
  43acbc:	b.eq	43ace8 <ferror@plt+0x37458>  // b.none
  43acc0:	adrp	x0, 480000 <_sch_istable+0x1478>
  43acc4:	add	x0, x0, #0xf08
  43acc8:	ldr	x3, [x0]
  43accc:	ldr	x0, [sp, #48]
  43acd0:	ldr	x0, [x0, #16]
  43acd4:	mov	x2, x0
  43acd8:	adrp	x0, 462000 <warn@@Base+0x14330>
  43acdc:	add	x1, x0, #0x960
  43ace0:	mov	x0, x3
  43ace4:	bl	403870 <fprintf@plt>
  43ace8:	adrp	x0, 480000 <_sch_istable+0x1478>
  43acec:	add	x0, x0, #0xf08
  43acf0:	ldr	x0, [x0]
  43acf4:	mov	x1, x0
  43acf8:	mov	w0, #0xa                   	// #10
  43acfc:	bl	4030b0 <fputc@plt>
  43ad00:	ldr	w0, [sp, #60]
  43ad04:	add	w0, w0, #0x1
  43ad08:	negs	w1, w0
  43ad0c:	and	w0, w0, #0xf
  43ad10:	and	w1, w1, #0xf
  43ad14:	csneg	w0, w0, w1, mi  // mi = first
  43ad18:	str	w0, [sp, #60]
  43ad1c:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  43ad20:	add	x0, x0, #0x270
  43ad24:	ldr	w0, [x0]
  43ad28:	ldr	w1, [sp, #60]
  43ad2c:	cmp	w1, w0
  43ad30:	b.ne	43ab88 <ferror@plt+0x372f8>  // b.any
  43ad34:	nop
  43ad38:	nop
  43ad3c:	ldr	x19, [sp, #16]
  43ad40:	ldp	x29, x30, [sp], #64
  43ad44:	ret
  43ad48:	stp	x29, x30, [sp, #-32]!
  43ad4c:	mov	x29, sp
  43ad50:	str	wzr, [sp, #28]
  43ad54:	b	43addc <ferror@plt+0x3754c>
  43ad58:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  43ad5c:	add	x2, x0, #0xf0
  43ad60:	ldrsw	x1, [sp, #28]
  43ad64:	mov	x0, x1
  43ad68:	lsl	x0, x0, #1
  43ad6c:	add	x0, x0, x1
  43ad70:	lsl	x0, x0, #3
  43ad74:	add	x0, x2, x0
  43ad78:	ldr	x0, [x0, #16]
  43ad7c:	cmp	x0, #0x0
  43ad80:	b.eq	43add0 <ferror@plt+0x37540>  // b.none
  43ad84:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  43ad88:	add	x2, x0, #0xf0
  43ad8c:	ldrsw	x1, [sp, #28]
  43ad90:	mov	x0, x1
  43ad94:	lsl	x0, x0, #1
  43ad98:	add	x0, x0, x1
  43ad9c:	lsl	x0, x0, #3
  43ada0:	add	x0, x2, x0
  43ada4:	ldr	x0, [x0, #16]
  43ada8:	bl	403510 <free@plt>
  43adac:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  43adb0:	add	x2, x0, #0xf0
  43adb4:	ldrsw	x1, [sp, #28]
  43adb8:	mov	x0, x1
  43adbc:	lsl	x0, x0, #1
  43adc0:	add	x0, x0, x1
  43adc4:	lsl	x0, x0, #3
  43adc8:	add	x0, x2, x0
  43adcc:	str	xzr, [x0, #16]
  43add0:	ldr	w0, [sp, #28]
  43add4:	add	w0, w0, #0x1
  43add8:	str	w0, [sp, #28]
  43addc:	ldr	w0, [sp, #28]
  43ade0:	cmp	w0, #0xf
  43ade4:	b.le	43ad58 <ferror@plt+0x374c8>
  43ade8:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  43adec:	add	x0, x0, #0x270
  43adf0:	str	wzr, [x0]
  43adf4:	nop
  43adf8:	ldp	x29, x30, [sp], #32
  43adfc:	ret
  43ae00:	stp	x29, x30, [sp, #-32]!
  43ae04:	mov	x29, sp
  43ae08:	str	x0, [sp, #24]
  43ae0c:	adrp	x0, 480000 <_sch_istable+0x1478>
  43ae10:	add	x0, x0, #0xf08
  43ae14:	ldr	x3, [x0]
  43ae18:	ldr	x2, [sp, #24]
  43ae1c:	adrp	x0, 462000 <warn@@Base+0x14330>
  43ae20:	add	x1, x0, #0x9c8
  43ae24:	mov	x0, x3
  43ae28:	bl	403870 <fprintf@plt>
  43ae2c:	nop
  43ae30:	ldp	x29, x30, [sp], #32
  43ae34:	ret
  43ae38:	stp	x29, x30, [sp, #-64]!
  43ae3c:	mov	x29, sp
  43ae40:	str	x0, [sp, #40]
  43ae44:	str	x1, [sp, #32]
  43ae48:	str	x2, [sp, #24]
  43ae4c:	str	w3, [sp, #20]
  43ae50:	str	w4, [sp, #16]
  43ae54:	mov	x0, #0x28                  	// #40
  43ae58:	bl	403290 <xmalloc@plt>
  43ae5c:	str	x0, [sp, #48]
  43ae60:	mov	x2, #0x28                  	// #40
  43ae64:	mov	w1, #0x0                   	// #0
  43ae68:	ldr	x0, [sp, #48]
  43ae6c:	bl	403280 <memset@plt>
  43ae70:	ldr	x0, [sp, #48]
  43ae74:	ldr	x1, [sp, #24]
  43ae78:	str	x1, [x0, #8]
  43ae7c:	ldr	x0, [sp, #48]
  43ae80:	ldr	w1, [sp, #20]
  43ae84:	str	w1, [x0, #20]
  43ae88:	ldr	x0, [sp, #48]
  43ae8c:	ldr	w1, [sp, #16]
  43ae90:	str	w1, [x0, #24]
  43ae94:	ldr	x0, [sp, #32]
  43ae98:	ldr	x0, [x0]
  43ae9c:	str	x0, [sp, #56]
  43aea0:	ldr	x0, [sp, #56]
  43aea4:	cmp	x0, #0x0
  43aea8:	b.ne	43aee0 <ferror@plt+0x37650>  // b.any
  43aeac:	mov	x0, #0x10                  	// #16
  43aeb0:	bl	403290 <xmalloc@plt>
  43aeb4:	str	x0, [sp, #56]
  43aeb8:	mov	x2, #0x10                  	// #16
  43aebc:	mov	w1, #0x0                   	// #0
  43aec0:	ldr	x0, [sp, #56]
  43aec4:	bl	403280 <memset@plt>
  43aec8:	ldr	x1, [sp, #56]
  43aecc:	ldr	x0, [sp, #56]
  43aed0:	str	x1, [x0, #8]
  43aed4:	ldr	x0, [sp, #32]
  43aed8:	ldr	x1, [sp, #56]
  43aedc:	str	x1, [x0]
  43aee0:	ldr	x0, [sp, #56]
  43aee4:	ldr	x0, [x0, #8]
  43aee8:	ldr	x1, [sp, #48]
  43aeec:	str	x1, [x0]
  43aef0:	ldr	x1, [sp, #48]
  43aef4:	ldr	x0, [sp, #56]
  43aef8:	str	x1, [x0, #8]
  43aefc:	ldr	x0, [sp, #48]
  43af00:	ldp	x29, x30, [sp], #64
  43af04:	ret
  43af08:	stp	x29, x30, [sp, #-64]!
  43af0c:	mov	x29, sp
  43af10:	str	x0, [sp, #40]
  43af14:	str	x1, [sp, #32]
  43af18:	str	w2, [sp, #28]
  43af1c:	str	w3, [sp, #24]
  43af20:	ldr	x0, [sp, #40]
  43af24:	ldr	x0, [x0, #8]
  43af28:	cmp	x0, #0x0
  43af2c:	b.eq	43af40 <ferror@plt+0x376b0>  // b.none
  43af30:	ldr	x0, [sp, #40]
  43af34:	ldr	x0, [x0, #16]
  43af38:	cmp	x0, #0x0
  43af3c:	b.ne	43af58 <ferror@plt+0x376c8>  // b.any
  43af40:	adrp	x0, 462000 <warn@@Base+0x14330>
  43af44:	add	x0, x0, #0x9d0
  43af48:	bl	403840 <gettext@plt>
  43af4c:	bl	43ae00 <ferror@plt+0x37570>
  43af50:	mov	x0, #0x0                   	// #0
  43af54:	b	43afa4 <ferror@plt+0x37714>
  43af58:	ldr	x0, [sp, #40]
  43af5c:	ldr	x0, [x0, #32]
  43af60:	cmp	x0, #0x0
  43af64:	b.eq	43af7c <ferror@plt+0x376ec>  // b.none
  43af68:	ldr	x0, [sp, #40]
  43af6c:	ldr	x0, [x0, #32]
  43af70:	add	x0, x0, #0x28
  43af74:	str	x0, [sp, #56]
  43af78:	b	43af8c <ferror@plt+0x376fc>
  43af7c:	ldr	x0, [sp, #40]
  43af80:	ldr	x0, [x0, #16]
  43af84:	add	x0, x0, #0x10
  43af88:	str	x0, [sp, #56]
  43af8c:	ldr	w4, [sp, #24]
  43af90:	ldr	w3, [sp, #28]
  43af94:	ldr	x2, [sp, #32]
  43af98:	ldr	x1, [sp, #56]
  43af9c:	ldr	x0, [sp, #40]
  43afa0:	bl	43ae38 <ferror@plt+0x375a8>
  43afa4:	ldp	x29, x30, [sp], #64
  43afa8:	ret
  43afac:	stp	x29, x30, [sp, #-32]!
  43afb0:	mov	x29, sp
  43afb4:	mov	x0, #0x60                  	// #96
  43afb8:	bl	403290 <xmalloc@plt>
  43afbc:	str	x0, [sp, #24]
  43afc0:	mov	x2, #0x60                  	// #96
  43afc4:	mov	w1, #0x0                   	// #0
  43afc8:	ldr	x0, [sp, #24]
  43afcc:	bl	403280 <memset@plt>
  43afd0:	ldr	x0, [sp, #24]
  43afd4:	ldp	x29, x30, [sp], #32
  43afd8:	ret
  43afdc:	stp	x29, x30, [sp, #-64]!
  43afe0:	mov	x29, sp
  43afe4:	str	x0, [sp, #24]
  43afe8:	str	x1, [sp, #16]
  43afec:	ldr	x0, [sp, #24]
  43aff0:	str	x0, [sp, #56]
  43aff4:	ldr	x0, [sp, #16]
  43aff8:	cmp	x0, #0x0
  43affc:	b.ne	43b00c <ferror@plt+0x3777c>  // b.any
  43b000:	adrp	x0, 462000 <warn@@Base+0x14330>
  43b004:	add	x0, x0, #0xa00
  43b008:	str	x0, [sp, #16]
  43b00c:	mov	x0, #0x18                  	// #24
  43b010:	bl	403290 <xmalloc@plt>
  43b014:	str	x0, [sp, #48]
  43b018:	mov	x2, #0x18                  	// #24
  43b01c:	mov	w1, #0x0                   	// #0
  43b020:	ldr	x0, [sp, #48]
  43b024:	bl	403280 <memset@plt>
  43b028:	ldr	x0, [sp, #48]
  43b02c:	ldr	x1, [sp, #16]
  43b030:	str	x1, [x0, #8]
  43b034:	mov	x0, #0x18                  	// #24
  43b038:	bl	403290 <xmalloc@plt>
  43b03c:	str	x0, [sp, #40]
  43b040:	mov	x2, #0x18                  	// #24
  43b044:	mov	w1, #0x0                   	// #0
  43b048:	ldr	x0, [sp, #40]
  43b04c:	bl	403280 <memset@plt>
  43b050:	ldr	x0, [sp, #40]
  43b054:	ldr	x1, [sp, #48]
  43b058:	str	x1, [x0, #8]
  43b05c:	ldr	x0, [sp, #56]
  43b060:	ldr	x1, [sp, #48]
  43b064:	str	x1, [x0, #16]
  43b068:	ldr	x0, [sp, #56]
  43b06c:	ldr	x0, [x0, #8]
  43b070:	cmp	x0, #0x0
  43b074:	b.eq	43b08c <ferror@plt+0x377fc>  // b.none
  43b078:	ldr	x0, [sp, #56]
  43b07c:	ldr	x0, [x0, #8]
  43b080:	ldr	x1, [sp, #40]
  43b084:	str	x1, [x0]
  43b088:	b	43b0c8 <ferror@plt+0x37838>
  43b08c:	ldr	x0, [sp, #56]
  43b090:	ldr	x0, [x0]
  43b094:	cmp	x0, #0x0
  43b098:	b.eq	43b0bc <ferror@plt+0x3782c>  // b.none
  43b09c:	adrp	x0, 462000 <warn@@Base+0x14330>
  43b0a0:	add	x3, x0, #0xf28
  43b0a4:	mov	w2, #0x2bb                 	// #699
  43b0a8:	adrp	x0, 462000 <warn@@Base+0x14330>
  43b0ac:	add	x1, x0, #0xa08
  43b0b0:	adrp	x0, 462000 <warn@@Base+0x14330>
  43b0b4:	add	x0, x0, #0xa20
  43b0b8:	bl	4037a0 <__assert_fail@plt>
  43b0bc:	ldr	x0, [sp, #56]
  43b0c0:	ldr	x1, [sp, #40]
  43b0c4:	str	x1, [x0]
  43b0c8:	ldr	x0, [sp, #56]
  43b0cc:	ldr	x1, [sp, #40]
  43b0d0:	str	x1, [x0, #8]
  43b0d4:	ldr	x0, [sp, #56]
  43b0d8:	str	xzr, [x0, #24]
  43b0dc:	ldr	x0, [sp, #56]
  43b0e0:	str	xzr, [x0, #32]
  43b0e4:	ldr	x0, [sp, #56]
  43b0e8:	str	xzr, [x0, #40]
  43b0ec:	mov	w0, #0x1                   	// #1
  43b0f0:	ldp	x29, x30, [sp], #64
  43b0f4:	ret
  43b0f8:	stp	x29, x30, [sp, #-64]!
  43b0fc:	mov	x29, sp
  43b100:	str	x0, [sp, #24]
  43b104:	str	x1, [sp, #16]
  43b108:	ldr	x0, [sp, #24]
  43b10c:	str	x0, [sp, #40]
  43b110:	ldr	x0, [sp, #16]
  43b114:	cmp	x0, #0x0
  43b118:	b.ne	43b128 <ferror@plt+0x37898>  // b.any
  43b11c:	adrp	x0, 462000 <warn@@Base+0x14330>
  43b120:	add	x0, x0, #0xa00
  43b124:	str	x0, [sp, #16]
  43b128:	ldr	x0, [sp, #40]
  43b12c:	ldr	x0, [x0, #8]
  43b130:	cmp	x0, #0x0
  43b134:	b.ne	43b150 <ferror@plt+0x378c0>  // b.any
  43b138:	adrp	x0, 462000 <warn@@Base+0x14330>
  43b13c:	add	x0, x0, #0xa38
  43b140:	bl	403840 <gettext@plt>
  43b144:	bl	43ae00 <ferror@plt+0x37570>
  43b148:	mov	w0, #0x0                   	// #0
  43b14c:	b	43b218 <ferror@plt+0x37988>
  43b150:	ldr	x0, [sp, #40]
  43b154:	ldr	x0, [x0, #8]
  43b158:	ldr	x0, [x0, #8]
  43b15c:	str	x0, [sp, #56]
  43b160:	b	43b19c <ferror@plt+0x3790c>
  43b164:	ldr	x0, [sp, #56]
  43b168:	ldr	x0, [x0, #8]
  43b16c:	ldr	x1, [sp, #16]
  43b170:	bl	4030c0 <filename_cmp@plt>
  43b174:	cmp	w0, #0x0
  43b178:	b.ne	43b190 <ferror@plt+0x37900>  // b.any
  43b17c:	ldr	x0, [sp, #40]
  43b180:	ldr	x1, [sp, #56]
  43b184:	str	x1, [x0, #16]
  43b188:	mov	w0, #0x1                   	// #1
  43b18c:	b	43b218 <ferror@plt+0x37988>
  43b190:	ldr	x0, [sp, #56]
  43b194:	ldr	x0, [x0]
  43b198:	str	x0, [sp, #56]
  43b19c:	ldr	x0, [sp, #56]
  43b1a0:	cmp	x0, #0x0
  43b1a4:	b.ne	43b164 <ferror@plt+0x378d4>  // b.any
  43b1a8:	mov	x0, #0x18                  	// #24
  43b1ac:	bl	403290 <xmalloc@plt>
  43b1b0:	str	x0, [sp, #56]
  43b1b4:	mov	x2, #0x18                  	// #24
  43b1b8:	mov	w1, #0x0                   	// #0
  43b1bc:	ldr	x0, [sp, #56]
  43b1c0:	bl	403280 <memset@plt>
  43b1c4:	ldr	x0, [sp, #56]
  43b1c8:	ldr	x1, [sp, #16]
  43b1cc:	str	x1, [x0, #8]
  43b1d0:	ldr	x0, [sp, #40]
  43b1d4:	ldr	x0, [x0, #16]
  43b1d8:	str	x0, [sp, #48]
  43b1dc:	b	43b1ec <ferror@plt+0x3795c>
  43b1e0:	ldr	x0, [sp, #48]
  43b1e4:	ldr	x0, [x0]
  43b1e8:	str	x0, [sp, #48]
  43b1ec:	ldr	x0, [sp, #48]
  43b1f0:	ldr	x0, [x0]
  43b1f4:	cmp	x0, #0x0
  43b1f8:	b.ne	43b1e0 <ferror@plt+0x37950>  // b.any
  43b1fc:	ldr	x0, [sp, #48]
  43b200:	ldr	x1, [sp, #56]
  43b204:	str	x1, [x0]
  43b208:	ldr	x0, [sp, #40]
  43b20c:	ldr	x1, [sp, #56]
  43b210:	str	x1, [x0, #16]
  43b214:	mov	w0, #0x1                   	// #1
  43b218:	ldp	x29, x30, [sp], #64
  43b21c:	ret
  43b220:	stp	x29, x30, [sp, #-96]!
  43b224:	mov	x29, sp
  43b228:	str	x0, [sp, #56]
  43b22c:	str	x1, [sp, #48]
  43b230:	str	x2, [sp, #40]
  43b234:	str	w3, [sp, #36]
  43b238:	str	x4, [sp, #24]
  43b23c:	ldr	x0, [sp, #56]
  43b240:	str	x0, [sp, #88]
  43b244:	ldr	x0, [sp, #48]
  43b248:	cmp	x0, #0x0
  43b24c:	b.ne	43b25c <ferror@plt+0x379cc>  // b.any
  43b250:	adrp	x0, 462000 <warn@@Base+0x14330>
  43b254:	add	x0, x0, #0xa00
  43b258:	str	x0, [sp, #48]
  43b25c:	ldr	x0, [sp, #40]
  43b260:	cmp	x0, #0x0
  43b264:	b.ne	43b270 <ferror@plt+0x379e0>  // b.any
  43b268:	mov	w0, #0x0                   	// #0
  43b26c:	b	43b378 <ferror@plt+0x37ae8>
  43b270:	ldr	x0, [sp, #88]
  43b274:	ldr	x0, [x0, #8]
  43b278:	cmp	x0, #0x0
  43b27c:	b.ne	43b298 <ferror@plt+0x37a08>  // b.any
  43b280:	adrp	x0, 462000 <warn@@Base+0x14330>
  43b284:	add	x0, x0, #0xa68
  43b288:	bl	403840 <gettext@plt>
  43b28c:	bl	43ae00 <ferror@plt+0x37570>
  43b290:	mov	w0, #0x0                   	// #0
  43b294:	b	43b378 <ferror@plt+0x37ae8>
  43b298:	mov	x0, #0x18                  	// #24
  43b29c:	bl	403290 <xmalloc@plt>
  43b2a0:	str	x0, [sp, #80]
  43b2a4:	mov	x2, #0x18                  	// #24
  43b2a8:	mov	w1, #0x0                   	// #0
  43b2ac:	ldr	x0, [sp, #80]
  43b2b0:	bl	403280 <memset@plt>
  43b2b4:	ldr	x0, [sp, #80]
  43b2b8:	ldr	x1, [sp, #40]
  43b2bc:	str	x1, [x0]
  43b2c0:	mov	x0, #0x30                  	// #48
  43b2c4:	bl	403290 <xmalloc@plt>
  43b2c8:	str	x0, [sp, #72]
  43b2cc:	mov	x2, #0x30                  	// #48
  43b2d0:	mov	w1, #0x0                   	// #0
  43b2d4:	ldr	x0, [sp, #72]
  43b2d8:	bl	403280 <memset@plt>
  43b2dc:	ldr	x0, [sp, #72]
  43b2e0:	ldr	x1, [sp, #24]
  43b2e4:	str	x1, [x0, #24]
  43b2e8:	ldr	x0, [sp, #72]
  43b2ec:	mov	x1, #0xffffffffffffffff    	// #-1
  43b2f0:	str	x1, [x0, #32]
  43b2f4:	ldr	x0, [sp, #80]
  43b2f8:	ldr	x1, [sp, #72]
  43b2fc:	str	x1, [x0, #16]
  43b300:	ldr	x0, [sp, #88]
  43b304:	ldr	x1, [sp, #80]
  43b308:	str	x1, [x0, #24]
  43b30c:	ldr	x0, [sp, #88]
  43b310:	ldr	x1, [sp, #72]
  43b314:	str	x1, [x0, #32]
  43b318:	ldr	x0, [sp, #88]
  43b31c:	ldr	x0, [x0, #16]
  43b320:	add	x1, x0, #0x10
  43b324:	ldr	w0, [sp, #36]
  43b328:	cmp	w0, #0x0
  43b32c:	b.eq	43b338 <ferror@plt+0x37aa8>  // b.none
  43b330:	mov	w0, #0x2                   	// #2
  43b334:	b	43b33c <ferror@plt+0x37aac>
  43b338:	mov	w0, #0x1                   	// #1
  43b33c:	mov	w4, w0
  43b340:	mov	w3, #0x3                   	// #3
  43b344:	ldr	x2, [sp, #48]
  43b348:	ldr	x0, [sp, #88]
  43b34c:	bl	43ae38 <ferror@plt+0x375a8>
  43b350:	str	x0, [sp, #64]
  43b354:	ldr	x0, [sp, #64]
  43b358:	cmp	x0, #0x0
  43b35c:	b.ne	43b368 <ferror@plt+0x37ad8>  // b.any
  43b360:	mov	w0, #0x0                   	// #0
  43b364:	b	43b378 <ferror@plt+0x37ae8>
  43b368:	ldr	x0, [sp, #64]
  43b36c:	ldr	x1, [sp, #80]
  43b370:	str	x1, [x0, #32]
  43b374:	mov	w0, #0x1                   	// #1
  43b378:	ldp	x29, x30, [sp], #96
  43b37c:	ret
  43b380:	stp	x29, x30, [sp, #-96]!
  43b384:	mov	x29, sp
  43b388:	str	x0, [sp, #56]
  43b38c:	str	x1, [sp, #48]
  43b390:	str	x2, [sp, #40]
  43b394:	str	w3, [sp, #36]
  43b398:	str	x4, [sp, #24]
  43b39c:	ldr	x0, [sp, #56]
  43b3a0:	str	x0, [sp, #80]
  43b3a4:	ldr	x0, [sp, #48]
  43b3a8:	cmp	x0, #0x0
  43b3ac:	b.eq	43b3bc <ferror@plt+0x37b2c>  // b.none
  43b3b0:	ldr	x0, [sp, #40]
  43b3b4:	cmp	x0, #0x0
  43b3b8:	b.ne	43b3c4 <ferror@plt+0x37b34>  // b.any
  43b3bc:	mov	w0, #0x0                   	// #0
  43b3c0:	b	43b488 <ferror@plt+0x37bf8>
  43b3c4:	ldr	x0, [sp, #80]
  43b3c8:	ldr	x0, [x0, #8]
  43b3cc:	cmp	x0, #0x0
  43b3d0:	b.eq	43b3e4 <ferror@plt+0x37b54>  // b.none
  43b3d4:	ldr	x0, [sp, #80]
  43b3d8:	ldr	x0, [x0, #24]
  43b3dc:	cmp	x0, #0x0
  43b3e0:	b.ne	43b3fc <ferror@plt+0x37b6c>  // b.any
  43b3e4:	adrp	x0, 462000 <warn@@Base+0x14330>
  43b3e8:	add	x0, x0, #0xaa0
  43b3ec:	bl	403840 <gettext@plt>
  43b3f0:	bl	43ae00 <ferror@plt+0x37570>
  43b3f4:	mov	w0, #0x0                   	// #0
  43b3f8:	b	43b488 <ferror@plt+0x37bf8>
  43b3fc:	mov	x0, #0x28                  	// #40
  43b400:	bl	403290 <xmalloc@plt>
  43b404:	str	x0, [sp, #72]
  43b408:	mov	x2, #0x28                  	// #40
  43b40c:	mov	w1, #0x0                   	// #0
  43b410:	ldr	x0, [sp, #72]
  43b414:	bl	403280 <memset@plt>
  43b418:	ldr	x0, [sp, #72]
  43b41c:	ldr	x1, [sp, #48]
  43b420:	str	x1, [x0, #8]
  43b424:	ldr	x0, [sp, #72]
  43b428:	ldr	x1, [sp, #40]
  43b42c:	str	x1, [x0, #16]
  43b430:	ldr	x0, [sp, #72]
  43b434:	ldr	w1, [sp, #36]
  43b438:	str	w1, [x0, #24]
  43b43c:	ldr	x0, [sp, #72]
  43b440:	ldr	x1, [sp, #24]
  43b444:	str	x1, [x0, #32]
  43b448:	ldr	x0, [sp, #80]
  43b44c:	ldr	x0, [x0, #24]
  43b450:	add	x0, x0, #0x8
  43b454:	str	x0, [sp, #88]
  43b458:	b	43b468 <ferror@plt+0x37bd8>
  43b45c:	ldr	x0, [sp, #88]
  43b460:	ldr	x0, [x0]
  43b464:	str	x0, [sp, #88]
  43b468:	ldr	x0, [sp, #88]
  43b46c:	ldr	x0, [x0]
  43b470:	cmp	x0, #0x0
  43b474:	b.ne	43b45c <ferror@plt+0x37bcc>  // b.any
  43b478:	ldr	x0, [sp, #88]
  43b47c:	ldr	x1, [sp, #72]
  43b480:	str	x1, [x0]
  43b484:	mov	w0, #0x1                   	// #1
  43b488:	ldp	x29, x30, [sp], #96
  43b48c:	ret
  43b490:	stp	x29, x30, [sp, #-48]!
  43b494:	mov	x29, sp
  43b498:	str	x0, [sp, #24]
  43b49c:	str	x1, [sp, #16]
  43b4a0:	ldr	x0, [sp, #24]
  43b4a4:	str	x0, [sp, #40]
  43b4a8:	ldr	x0, [sp, #40]
  43b4ac:	ldr	x0, [x0, #8]
  43b4b0:	cmp	x0, #0x0
  43b4b4:	b.eq	43b4d8 <ferror@plt+0x37c48>  // b.none
  43b4b8:	ldr	x0, [sp, #40]
  43b4bc:	ldr	x0, [x0, #32]
  43b4c0:	cmp	x0, #0x0
  43b4c4:	b.eq	43b4d8 <ferror@plt+0x37c48>  // b.none
  43b4c8:	ldr	x0, [sp, #40]
  43b4cc:	ldr	x0, [x0, #24]
  43b4d0:	cmp	x0, #0x0
  43b4d4:	b.ne	43b4f0 <ferror@plt+0x37c60>  // b.any
  43b4d8:	adrp	x0, 462000 <warn@@Base+0x14330>
  43b4dc:	add	x0, x0, #0xad0
  43b4e0:	bl	403840 <gettext@plt>
  43b4e4:	bl	43ae00 <ferror@plt+0x37570>
  43b4e8:	mov	w0, #0x0                   	// #0
  43b4ec:	b	43b540 <ferror@plt+0x37cb0>
  43b4f0:	ldr	x0, [sp, #40]
  43b4f4:	ldr	x0, [x0, #32]
  43b4f8:	ldr	x0, [x0, #8]
  43b4fc:	cmp	x0, #0x0
  43b500:	b.eq	43b51c <ferror@plt+0x37c8c>  // b.none
  43b504:	adrp	x0, 462000 <warn@@Base+0x14330>
  43b508:	add	x0, x0, #0xaf8
  43b50c:	bl	403840 <gettext@plt>
  43b510:	bl	43ae00 <ferror@plt+0x37570>
  43b514:	mov	w0, #0x0                   	// #0
  43b518:	b	43b540 <ferror@plt+0x37cb0>
  43b51c:	ldr	x0, [sp, #40]
  43b520:	ldr	x0, [x0, #32]
  43b524:	ldr	x1, [sp, #16]
  43b528:	str	x1, [x0, #32]
  43b52c:	ldr	x0, [sp, #40]
  43b530:	str	xzr, [x0, #24]
  43b534:	ldr	x0, [sp, #40]
  43b538:	str	xzr, [x0, #32]
  43b53c:	mov	w0, #0x1                   	// #1
  43b540:	ldp	x29, x30, [sp], #48
  43b544:	ret
  43b548:	stp	x29, x30, [sp, #-64]!
  43b54c:	mov	x29, sp
  43b550:	str	x0, [sp, #24]
  43b554:	str	x1, [sp, #16]
  43b558:	ldr	x0, [sp, #24]
  43b55c:	str	x0, [sp, #48]
  43b560:	ldr	x0, [sp, #48]
  43b564:	ldr	x0, [x0, #8]
  43b568:	cmp	x0, #0x0
  43b56c:	b.eq	43b580 <ferror@plt+0x37cf0>  // b.none
  43b570:	ldr	x0, [sp, #48]
  43b574:	ldr	x0, [x0, #32]
  43b578:	cmp	x0, #0x0
  43b57c:	b.ne	43b598 <ferror@plt+0x37d08>  // b.any
  43b580:	adrp	x0, 462000 <warn@@Base+0x14330>
  43b584:	add	x0, x0, #0xb28
  43b588:	bl	403840 <gettext@plt>
  43b58c:	bl	43ae00 <ferror@plt+0x37570>
  43b590:	mov	w0, #0x0                   	// #0
  43b594:	b	43b628 <ferror@plt+0x37d98>
  43b598:	mov	x0, #0x30                  	// #48
  43b59c:	bl	403290 <xmalloc@plt>
  43b5a0:	str	x0, [sp, #40]
  43b5a4:	mov	x2, #0x30                  	// #48
  43b5a8:	mov	w1, #0x0                   	// #0
  43b5ac:	ldr	x0, [sp, #40]
  43b5b0:	bl	403280 <memset@plt>
  43b5b4:	ldr	x0, [sp, #48]
  43b5b8:	ldr	x1, [x0, #32]
  43b5bc:	ldr	x0, [sp, #40]
  43b5c0:	str	x1, [x0, #8]
  43b5c4:	ldr	x0, [sp, #40]
  43b5c8:	ldr	x1, [sp, #16]
  43b5cc:	str	x1, [x0, #24]
  43b5d0:	ldr	x0, [sp, #40]
  43b5d4:	mov	x1, #0xffffffffffffffff    	// #-1
  43b5d8:	str	x1, [x0, #32]
  43b5dc:	ldr	x0, [sp, #48]
  43b5e0:	ldr	x0, [x0, #32]
  43b5e4:	add	x0, x0, #0x10
  43b5e8:	str	x0, [sp, #56]
  43b5ec:	b	43b5fc <ferror@plt+0x37d6c>
  43b5f0:	ldr	x0, [sp, #56]
  43b5f4:	ldr	x0, [x0]
  43b5f8:	str	x0, [sp, #56]
  43b5fc:	ldr	x0, [sp, #56]
  43b600:	ldr	x0, [x0]
  43b604:	cmp	x0, #0x0
  43b608:	b.ne	43b5f0 <ferror@plt+0x37d60>  // b.any
  43b60c:	ldr	x0, [sp, #56]
  43b610:	ldr	x1, [sp, #40]
  43b614:	str	x1, [x0]
  43b618:	ldr	x0, [sp, #48]
  43b61c:	ldr	x1, [sp, #40]
  43b620:	str	x1, [x0, #32]
  43b624:	mov	w0, #0x1                   	// #1
  43b628:	ldp	x29, x30, [sp], #64
  43b62c:	ret
  43b630:	stp	x29, x30, [sp, #-48]!
  43b634:	mov	x29, sp
  43b638:	str	x0, [sp, #24]
  43b63c:	str	x1, [sp, #16]
  43b640:	ldr	x0, [sp, #24]
  43b644:	str	x0, [sp, #40]
  43b648:	ldr	x0, [sp, #40]
  43b64c:	ldr	x0, [x0, #8]
  43b650:	cmp	x0, #0x0
  43b654:	b.eq	43b668 <ferror@plt+0x37dd8>  // b.none
  43b658:	ldr	x0, [sp, #40]
  43b65c:	ldr	x0, [x0, #32]
  43b660:	cmp	x0, #0x0
  43b664:	b.ne	43b680 <ferror@plt+0x37df0>  // b.any
  43b668:	adrp	x0, 462000 <warn@@Base+0x14330>
  43b66c:	add	x0, x0, #0xb50
  43b670:	bl	403840 <gettext@plt>
  43b674:	bl	43ae00 <ferror@plt+0x37570>
  43b678:	mov	w0, #0x0                   	// #0
  43b67c:	b	43b6d4 <ferror@plt+0x37e44>
  43b680:	ldr	x0, [sp, #40]
  43b684:	ldr	x0, [x0, #32]
  43b688:	ldr	x0, [x0, #8]
  43b68c:	str	x0, [sp, #32]
  43b690:	ldr	x0, [sp, #32]
  43b694:	cmp	x0, #0x0
  43b698:	b.ne	43b6b4 <ferror@plt+0x37e24>  // b.any
  43b69c:	adrp	x0, 462000 <warn@@Base+0x14330>
  43b6a0:	add	x0, x0, #0xb78
  43b6a4:	bl	403840 <gettext@plt>
  43b6a8:	bl	43ae00 <ferror@plt+0x37570>
  43b6ac:	mov	w0, #0x0                   	// #0
  43b6b0:	b	43b6d4 <ferror@plt+0x37e44>
  43b6b4:	ldr	x0, [sp, #40]
  43b6b8:	ldr	x0, [x0, #32]
  43b6bc:	ldr	x1, [sp, #16]
  43b6c0:	str	x1, [x0, #32]
  43b6c4:	ldr	x0, [sp, #40]
  43b6c8:	ldr	x1, [sp, #32]
  43b6cc:	str	x1, [x0, #32]
  43b6d0:	mov	w0, #0x1                   	// #1
  43b6d4:	ldp	x29, x30, [sp], #48
  43b6d8:	ret
  43b6dc:	stp	x29, x30, [sp, #-80]!
  43b6e0:	mov	x29, sp
  43b6e4:	str	x0, [sp, #40]
  43b6e8:	str	x1, [sp, #32]
  43b6ec:	str	x2, [sp, #24]
  43b6f0:	ldr	x0, [sp, #40]
  43b6f4:	str	x0, [sp, #64]
  43b6f8:	ldr	x0, [sp, #64]
  43b6fc:	ldr	x0, [x0, #8]
  43b700:	cmp	x0, #0x0
  43b704:	b.ne	43b720 <ferror@plt+0x37e90>  // b.any
  43b708:	adrp	x0, 462000 <warn@@Base+0x14330>
  43b70c:	add	x0, x0, #0xbb0
  43b710:	bl	403840 <gettext@plt>
  43b714:	bl	43ae00 <ferror@plt+0x37570>
  43b718:	mov	w0, #0x0                   	// #0
  43b71c:	b	43b878 <ferror@plt+0x37fe8>
  43b720:	ldr	x0, [sp, #64]
  43b724:	ldr	x0, [x0, #40]
  43b728:	str	x0, [sp, #56]
  43b72c:	ldr	x0, [sp, #56]
  43b730:	cmp	x0, #0x0
  43b734:	b.eq	43b7b8 <ferror@plt+0x37f28>  // b.none
  43b738:	ldr	x0, [sp, #56]
  43b73c:	ldr	x1, [x0, #8]
  43b740:	ldr	x0, [sp, #64]
  43b744:	ldr	x0, [x0, #16]
  43b748:	cmp	x1, x0
  43b74c:	b.ne	43b7b8 <ferror@plt+0x37f28>  // b.any
  43b750:	str	wzr, [sp, #76]
  43b754:	b	43b7ac <ferror@plt+0x37f1c>
  43b758:	ldr	x0, [sp, #56]
  43b75c:	ldr	w1, [sp, #76]
  43b760:	add	x1, x1, #0x2
  43b764:	ldr	x0, [x0, x1, lsl #3]
  43b768:	cmn	x0, #0x1
  43b76c:	b.ne	43b7a0 <ferror@plt+0x37f10>  // b.any
  43b770:	ldr	x0, [sp, #56]
  43b774:	ldr	w1, [sp, #76]
  43b778:	add	x1, x1, #0x2
  43b77c:	ldr	x2, [sp, #32]
  43b780:	str	x2, [x0, x1, lsl #3]
  43b784:	ldr	x0, [sp, #56]
  43b788:	ldr	w1, [sp, #76]
  43b78c:	add	x1, x1, #0xc
  43b790:	ldr	x2, [sp, #24]
  43b794:	str	x2, [x0, x1, lsl #3]
  43b798:	mov	w0, #0x1                   	// #1
  43b79c:	b	43b878 <ferror@plt+0x37fe8>
  43b7a0:	ldr	w0, [sp, #76]
  43b7a4:	add	w0, w0, #0x1
  43b7a8:	str	w0, [sp, #76]
  43b7ac:	ldr	w0, [sp, #76]
  43b7b0:	cmp	w0, #0x9
  43b7b4:	b.ls	43b758 <ferror@plt+0x37ec8>  // b.plast
  43b7b8:	mov	x0, #0xb0                  	// #176
  43b7bc:	bl	403290 <xmalloc@plt>
  43b7c0:	str	x0, [sp, #56]
  43b7c4:	mov	x2, #0xb0                  	// #176
  43b7c8:	mov	w1, #0x0                   	// #0
  43b7cc:	ldr	x0, [sp, #56]
  43b7d0:	bl	403280 <memset@plt>
  43b7d4:	ldr	x0, [sp, #64]
  43b7d8:	ldr	x1, [x0, #16]
  43b7dc:	ldr	x0, [sp, #56]
  43b7e0:	str	x1, [x0, #8]
  43b7e4:	ldr	x0, [sp, #56]
  43b7e8:	ldr	x1, [sp, #32]
  43b7ec:	str	x1, [x0, #16]
  43b7f0:	ldr	x0, [sp, #56]
  43b7f4:	ldr	x1, [sp, #24]
  43b7f8:	str	x1, [x0, #96]
  43b7fc:	mov	w0, #0x1                   	// #1
  43b800:	str	w0, [sp, #76]
  43b804:	b	43b828 <ferror@plt+0x37f98>
  43b808:	ldr	x0, [sp, #56]
  43b80c:	ldr	w1, [sp, #76]
  43b810:	add	x1, x1, #0x2
  43b814:	mov	x2, #0xffffffffffffffff    	// #-1
  43b818:	str	x2, [x0, x1, lsl #3]
  43b81c:	ldr	w0, [sp, #76]
  43b820:	add	w0, w0, #0x1
  43b824:	str	w0, [sp, #76]
  43b828:	ldr	w0, [sp, #76]
  43b82c:	cmp	w0, #0x9
  43b830:	b.ls	43b808 <ferror@plt+0x37f78>  // b.plast
  43b834:	ldr	x0, [sp, #64]
  43b838:	ldr	x0, [x0, #40]
  43b83c:	cmp	x0, #0x0
  43b840:	b.eq	43b858 <ferror@plt+0x37fc8>  // b.none
  43b844:	ldr	x0, [sp, #64]
  43b848:	ldr	x0, [x0, #40]
  43b84c:	ldr	x1, [sp, #56]
  43b850:	str	x1, [x0]
  43b854:	b	43b868 <ferror@plt+0x37fd8>
  43b858:	ldr	x0, [sp, #64]
  43b85c:	ldr	x0, [x0, #8]
  43b860:	ldr	x1, [sp, #56]
  43b864:	str	x1, [x0, #16]
  43b868:	ldr	x0, [sp, #64]
  43b86c:	ldr	x1, [sp, #56]
  43b870:	str	x1, [x0, #40]
  43b874:	mov	w0, #0x1                   	// #1
  43b878:	ldp	x29, x30, [sp], #80
  43b87c:	ret
  43b880:	stp	x29, x30, [sp, #-32]!
  43b884:	mov	x29, sp
  43b888:	str	x0, [sp, #24]
  43b88c:	str	x1, [sp, #16]
  43b890:	adrp	x0, 462000 <warn@@Base+0x14330>
  43b894:	add	x0, x0, #0xbd8
  43b898:	bl	403840 <gettext@plt>
  43b89c:	bl	43ae00 <ferror@plt+0x37570>
  43b8a0:	mov	w0, #0x0                   	// #0
  43b8a4:	ldp	x29, x30, [sp], #32
  43b8a8:	ret
  43b8ac:	stp	x29, x30, [sp, #-32]!
  43b8b0:	mov	x29, sp
  43b8b4:	str	x0, [sp, #24]
  43b8b8:	str	x1, [sp, #16]
  43b8bc:	adrp	x0, 462000 <warn@@Base+0x14330>
  43b8c0:	add	x0, x0, #0xc08
  43b8c4:	bl	403840 <gettext@plt>
  43b8c8:	bl	43ae00 <ferror@plt+0x37570>
  43b8cc:	mov	w0, #0x0                   	// #0
  43b8d0:	ldp	x29, x30, [sp], #32
  43b8d4:	ret
  43b8d8:	stp	x29, x30, [sp, #-64]!
  43b8dc:	mov	x29, sp
  43b8e0:	str	x0, [sp, #40]
  43b8e4:	str	x1, [sp, #32]
  43b8e8:	str	x2, [sp, #24]
  43b8ec:	ldr	x0, [sp, #40]
  43b8f0:	str	x0, [sp, #56]
  43b8f4:	ldr	x0, [sp, #32]
  43b8f8:	cmp	x0, #0x0
  43b8fc:	b.ne	43b908 <ferror@plt+0x38078>  // b.any
  43b900:	mov	w0, #0x0                   	// #0
  43b904:	b	43b944 <ferror@plt+0x380b4>
  43b908:	mov	w3, #0x3                   	// #3
  43b90c:	mov	w2, #0x4                   	// #4
  43b910:	ldr	x1, [sp, #32]
  43b914:	ldr	x0, [sp, #56]
  43b918:	bl	43af08 <ferror@plt+0x37678>
  43b91c:	str	x0, [sp, #48]
  43b920:	ldr	x0, [sp, #48]
  43b924:	cmp	x0, #0x0
  43b928:	b.ne	43b934 <ferror@plt+0x380a4>  // b.any
  43b92c:	mov	w0, #0x0                   	// #0
  43b930:	b	43b944 <ferror@plt+0x380b4>
  43b934:	ldr	x0, [sp, #48]
  43b938:	ldr	x1, [sp, #24]
  43b93c:	str	x1, [x0, #32]
  43b940:	mov	w0, #0x1                   	// #1
  43b944:	ldp	x29, x30, [sp], #64
  43b948:	ret
  43b94c:	stp	x29, x30, [sp, #-64]!
  43b950:	mov	x29, sp
  43b954:	str	x0, [sp, #40]
  43b958:	str	x1, [sp, #32]
  43b95c:	str	d0, [sp, #24]
  43b960:	ldr	x0, [sp, #40]
  43b964:	str	x0, [sp, #56]
  43b968:	ldr	x0, [sp, #32]
  43b96c:	cmp	x0, #0x0
  43b970:	b.ne	43b97c <ferror@plt+0x380ec>  // b.any
  43b974:	mov	w0, #0x0                   	// #0
  43b978:	b	43b9b8 <ferror@plt+0x38128>
  43b97c:	mov	w3, #0x3                   	// #3
  43b980:	mov	w2, #0x5                   	// #5
  43b984:	ldr	x1, [sp, #32]
  43b988:	ldr	x0, [sp, #56]
  43b98c:	bl	43af08 <ferror@plt+0x37678>
  43b990:	str	x0, [sp, #48]
  43b994:	ldr	x0, [sp, #48]
  43b998:	cmp	x0, #0x0
  43b99c:	b.ne	43b9a8 <ferror@plt+0x38118>  // b.any
  43b9a0:	mov	w0, #0x0                   	// #0
  43b9a4:	b	43b9b8 <ferror@plt+0x38128>
  43b9a8:	ldr	x0, [sp, #48]
  43b9ac:	ldr	d0, [sp, #24]
  43b9b0:	str	d0, [x0, #32]
  43b9b4:	mov	w0, #0x1                   	// #1
  43b9b8:	ldp	x29, x30, [sp], #64
  43b9bc:	ret
  43b9c0:	stp	x29, x30, [sp, #-80]!
  43b9c4:	mov	x29, sp
  43b9c8:	str	x0, [sp, #40]
  43b9cc:	str	x1, [sp, #32]
  43b9d0:	str	x2, [sp, #24]
  43b9d4:	str	x3, [sp, #16]
  43b9d8:	ldr	x0, [sp, #40]
  43b9dc:	str	x0, [sp, #72]
  43b9e0:	ldr	x0, [sp, #32]
  43b9e4:	cmp	x0, #0x0
  43b9e8:	b.eq	43b9f8 <ferror@plt+0x38168>  // b.none
  43b9ec:	ldr	x0, [sp, #24]
  43b9f0:	cmp	x0, #0x0
  43b9f4:	b.ne	43ba00 <ferror@plt+0x38170>  // b.any
  43b9f8:	mov	w0, #0x0                   	// #0
  43b9fc:	b	43ba70 <ferror@plt+0x381e0>
  43ba00:	mov	w3, #0x3                   	// #3
  43ba04:	mov	w2, #0x6                   	// #6
  43ba08:	ldr	x1, [sp, #32]
  43ba0c:	ldr	x0, [sp, #72]
  43ba10:	bl	43af08 <ferror@plt+0x37678>
  43ba14:	str	x0, [sp, #64]
  43ba18:	ldr	x0, [sp, #64]
  43ba1c:	cmp	x0, #0x0
  43ba20:	b.ne	43ba2c <ferror@plt+0x3819c>  // b.any
  43ba24:	mov	w0, #0x0                   	// #0
  43ba28:	b	43ba70 <ferror@plt+0x381e0>
  43ba2c:	mov	x0, #0x10                  	// #16
  43ba30:	bl	403290 <xmalloc@plt>
  43ba34:	str	x0, [sp, #56]
  43ba38:	mov	x2, #0x10                  	// #16
  43ba3c:	mov	w1, #0x0                   	// #0
  43ba40:	ldr	x0, [sp, #56]
  43ba44:	bl	403280 <memset@plt>
  43ba48:	ldr	x0, [sp, #56]
  43ba4c:	ldr	x1, [sp, #24]
  43ba50:	str	x1, [x0]
  43ba54:	ldr	x0, [sp, #56]
  43ba58:	ldr	x1, [sp, #16]
  43ba5c:	str	x1, [x0, #8]
  43ba60:	ldr	x0, [sp, #64]
  43ba64:	ldr	x1, [sp, #56]
  43ba68:	str	x1, [x0, #32]
  43ba6c:	mov	w0, #0x1                   	// #1
  43ba70:	ldp	x29, x30, [sp], #80
  43ba74:	ret
  43ba78:	stp	x29, x30, [sp, #-48]!
  43ba7c:	mov	x29, sp
  43ba80:	str	x0, [sp, #40]
  43ba84:	str	x1, [sp, #32]
  43ba88:	str	x2, [sp, #24]
  43ba8c:	str	x3, [sp, #16]
  43ba90:	adrp	x0, 462000 <warn@@Base+0x14330>
  43ba94:	add	x0, x0, #0xc30
  43ba98:	bl	403840 <gettext@plt>
  43ba9c:	bl	43ae00 <ferror@plt+0x37570>
  43baa0:	mov	w0, #0x0                   	// #0
  43baa4:	ldp	x29, x30, [sp], #48
  43baa8:	ret
  43baac:	stp	x29, x30, [sp, #-112]!
  43bab0:	mov	x29, sp
  43bab4:	str	x0, [sp, #56]
  43bab8:	str	x1, [sp, #48]
  43babc:	str	x2, [sp, #40]
  43bac0:	str	w3, [sp, #36]
  43bac4:	str	x4, [sp, #24]
  43bac8:	ldr	x0, [sp, #56]
  43bacc:	str	x0, [sp, #88]
  43bad0:	ldr	x0, [sp, #48]
  43bad4:	cmp	x0, #0x0
  43bad8:	b.eq	43bae8 <ferror@plt+0x38258>  // b.none
  43badc:	ldr	x0, [sp, #40]
  43bae0:	cmp	x0, #0x0
  43bae4:	b.ne	43baf0 <ferror@plt+0x38260>  // b.any
  43bae8:	mov	w0, #0x0                   	// #0
  43baec:	b	43bc2c <ferror@plt+0x3839c>
  43baf0:	ldr	x0, [sp, #88]
  43baf4:	ldr	x0, [x0, #8]
  43baf8:	cmp	x0, #0x0
  43bafc:	b.eq	43bb10 <ferror@plt+0x38280>  // b.none
  43bb00:	ldr	x0, [sp, #88]
  43bb04:	ldr	x0, [x0, #16]
  43bb08:	cmp	x0, #0x0
  43bb0c:	b.ne	43bb28 <ferror@plt+0x38298>  // b.any
  43bb10:	adrp	x0, 462000 <warn@@Base+0x14330>
  43bb14:	add	x0, x0, #0xc58
  43bb18:	bl	403840 <gettext@plt>
  43bb1c:	bl	43ae00 <ferror@plt+0x37570>
  43bb20:	mov	w0, #0x0                   	// #0
  43bb24:	b	43bc2c <ferror@plt+0x3839c>
  43bb28:	ldr	w0, [sp, #36]
  43bb2c:	cmp	w0, #0x1
  43bb30:	b.eq	43bb40 <ferror@plt+0x382b0>  // b.none
  43bb34:	ldr	w0, [sp, #36]
  43bb38:	cmp	w0, #0x2
  43bb3c:	b.ne	43bb74 <ferror@plt+0x382e4>  // b.any
  43bb40:	ldr	x0, [sp, #88]
  43bb44:	ldr	x0, [x0, #16]
  43bb48:	add	x0, x0, #0x10
  43bb4c:	str	x0, [sp, #104]
  43bb50:	ldr	w0, [sp, #36]
  43bb54:	cmp	w0, #0x1
  43bb58:	b.ne	43bb68 <ferror@plt+0x382d8>  // b.any
  43bb5c:	mov	w0, #0x2                   	// #2
  43bb60:	str	w0, [sp, #100]
  43bb64:	b	43bbac <ferror@plt+0x3831c>
  43bb68:	mov	w0, #0x1                   	// #1
  43bb6c:	str	w0, [sp, #100]
  43bb70:	b	43bbac <ferror@plt+0x3831c>
  43bb74:	ldr	x0, [sp, #88]
  43bb78:	ldr	x0, [x0, #32]
  43bb7c:	cmp	x0, #0x0
  43bb80:	b.ne	43bb98 <ferror@plt+0x38308>  // b.any
  43bb84:	ldr	x0, [sp, #88]
  43bb88:	ldr	x0, [x0, #16]
  43bb8c:	add	x0, x0, #0x10
  43bb90:	str	x0, [sp, #104]
  43bb94:	b	43bba8 <ferror@plt+0x38318>
  43bb98:	ldr	x0, [sp, #88]
  43bb9c:	ldr	x0, [x0, #32]
  43bba0:	add	x0, x0, #0x28
  43bba4:	str	x0, [sp, #104]
  43bba8:	str	wzr, [sp, #100]
  43bbac:	ldr	w4, [sp, #100]
  43bbb0:	mov	w3, #0x2                   	// #2
  43bbb4:	ldr	x2, [sp, #48]
  43bbb8:	ldr	x1, [sp, #104]
  43bbbc:	ldr	x0, [sp, #88]
  43bbc0:	bl	43ae38 <ferror@plt+0x375a8>
  43bbc4:	str	x0, [sp, #80]
  43bbc8:	ldr	x0, [sp, #80]
  43bbcc:	cmp	x0, #0x0
  43bbd0:	b.ne	43bbdc <ferror@plt+0x3834c>  // b.any
  43bbd4:	mov	w0, #0x0                   	// #0
  43bbd8:	b	43bc2c <ferror@plt+0x3839c>
  43bbdc:	mov	x0, #0x18                  	// #24
  43bbe0:	bl	403290 <xmalloc@plt>
  43bbe4:	str	x0, [sp, #72]
  43bbe8:	mov	x2, #0x18                  	// #24
  43bbec:	mov	w1, #0x0                   	// #0
  43bbf0:	ldr	x0, [sp, #72]
  43bbf4:	bl	403280 <memset@plt>
  43bbf8:	ldr	x0, [sp, #72]
  43bbfc:	ldr	w1, [sp, #36]
  43bc00:	str	w1, [x0]
  43bc04:	ldr	x0, [sp, #72]
  43bc08:	ldr	x1, [sp, #40]
  43bc0c:	str	x1, [x0, #8]
  43bc10:	ldr	x0, [sp, #72]
  43bc14:	ldr	x1, [sp, #24]
  43bc18:	str	x1, [x0, #16]
  43bc1c:	ldr	x0, [sp, #80]
  43bc20:	ldr	x1, [sp, #72]
  43bc24:	str	x1, [x0, #32]
  43bc28:	mov	w0, #0x1                   	// #1
  43bc2c:	ldp	x29, x30, [sp], #112
  43bc30:	ret
  43bc34:	stp	x29, x30, [sp, #-48]!
  43bc38:	mov	x29, sp
  43bc3c:	str	x0, [sp, #24]
  43bc40:	str	w1, [sp, #20]
  43bc44:	str	w2, [sp, #16]
  43bc48:	mov	x0, #0x18                  	// #24
  43bc4c:	bl	403290 <xmalloc@plt>
  43bc50:	str	x0, [sp, #40]
  43bc54:	mov	x2, #0x18                  	// #24
  43bc58:	mov	w1, #0x0                   	// #0
  43bc5c:	ldr	x0, [sp, #40]
  43bc60:	bl	403280 <memset@plt>
  43bc64:	ldr	x0, [sp, #40]
  43bc68:	ldr	w1, [sp, #20]
  43bc6c:	str	w1, [x0]
  43bc70:	ldr	x0, [sp, #40]
  43bc74:	ldr	w1, [sp, #16]
  43bc78:	str	w1, [x0, #4]
  43bc7c:	ldr	x0, [sp, #40]
  43bc80:	ldp	x29, x30, [sp], #48
  43bc84:	ret
  43bc88:	stp	x29, x30, [sp, #-80]!
  43bc8c:	mov	x29, sp
  43bc90:	str	x0, [sp, #40]
  43bc94:	str	x1, [sp, #32]
  43bc98:	str	x2, [sp, #24]
  43bc9c:	ldr	x0, [sp, #40]
  43bca0:	str	x0, [sp, #72]
  43bca4:	mov	w2, #0x0                   	// #0
  43bca8:	mov	w1, #0x1                   	// #1
  43bcac:	ldr	x0, [sp, #72]
  43bcb0:	bl	43bc34 <ferror@plt+0x383a4>
  43bcb4:	str	x0, [sp, #64]
  43bcb8:	ldr	x0, [sp, #64]
  43bcbc:	cmp	x0, #0x0
  43bcc0:	b.ne	43bccc <ferror@plt+0x3843c>  // b.any
  43bcc4:	mov	x0, #0x0                   	// #0
  43bcc8:	b	43bd10 <ferror@plt+0x38480>
  43bccc:	mov	x0, #0x10                  	// #16
  43bcd0:	bl	403290 <xmalloc@plt>
  43bcd4:	str	x0, [sp, #56]
  43bcd8:	mov	x2, #0x10                  	// #16
  43bcdc:	mov	w1, #0x0                   	// #0
  43bce0:	ldr	x0, [sp, #56]
  43bce4:	bl	403280 <memset@plt>
  43bce8:	ldr	x0, [sp, #56]
  43bcec:	ldr	x1, [sp, #32]
  43bcf0:	str	x1, [x0]
  43bcf4:	ldr	x0, [sp, #56]
  43bcf8:	ldr	x1, [sp, #24]
  43bcfc:	str	x1, [x0, #8]
  43bd00:	ldr	x0, [sp, #64]
  43bd04:	ldr	x1, [sp, #56]
  43bd08:	str	x1, [x0, #16]
  43bd0c:	ldr	x0, [sp, #64]
  43bd10:	ldp	x29, x30, [sp], #80
  43bd14:	ret
  43bd18:	stp	x29, x30, [sp, #-48]!
  43bd1c:	mov	x29, sp
  43bd20:	str	x0, [sp, #24]
  43bd24:	ldr	x0, [sp, #24]
  43bd28:	str	x0, [sp, #40]
  43bd2c:	mov	w2, #0x0                   	// #0
  43bd30:	mov	w1, #0x2                   	// #2
  43bd34:	ldr	x0, [sp, #40]
  43bd38:	bl	43bc34 <ferror@plt+0x383a4>
  43bd3c:	ldp	x29, x30, [sp], #48
  43bd40:	ret
  43bd44:	stp	x29, x30, [sp, #-48]!
  43bd48:	mov	x29, sp
  43bd4c:	str	x0, [sp, #24]
  43bd50:	str	w1, [sp, #20]
  43bd54:	str	w2, [sp, #16]
  43bd58:	ldr	x0, [sp, #24]
  43bd5c:	str	x0, [sp, #40]
  43bd60:	ldr	w2, [sp, #20]
  43bd64:	mov	w1, #0x3                   	// #3
  43bd68:	ldr	x0, [sp, #40]
  43bd6c:	bl	43bc34 <ferror@plt+0x383a4>
  43bd70:	str	x0, [sp, #32]
  43bd74:	ldr	x0, [sp, #32]
  43bd78:	cmp	x0, #0x0
  43bd7c:	b.ne	43bd88 <ferror@plt+0x384f8>  // b.any
  43bd80:	mov	x0, #0x0                   	// #0
  43bd84:	b	43bd98 <ferror@plt+0x38508>
  43bd88:	ldr	x0, [sp, #32]
  43bd8c:	ldr	w1, [sp, #16]
  43bd90:	str	w1, [x0, #16]
  43bd94:	ldr	x0, [sp, #32]
  43bd98:	ldp	x29, x30, [sp], #48
  43bd9c:	ret
  43bda0:	stp	x29, x30, [sp, #-48]!
  43bda4:	mov	x29, sp
  43bda8:	str	x0, [sp, #24]
  43bdac:	str	w1, [sp, #20]
  43bdb0:	ldr	x0, [sp, #24]
  43bdb4:	str	x0, [sp, #40]
  43bdb8:	ldr	w2, [sp, #20]
  43bdbc:	mov	w1, #0x4                   	// #4
  43bdc0:	ldr	x0, [sp, #40]
  43bdc4:	bl	43bc34 <ferror@plt+0x383a4>
  43bdc8:	ldp	x29, x30, [sp], #48
  43bdcc:	ret
  43bdd0:	stp	x29, x30, [sp, #-48]!
  43bdd4:	mov	x29, sp
  43bdd8:	str	x0, [sp, #24]
  43bddc:	str	w1, [sp, #20]
  43bde0:	ldr	x0, [sp, #24]
  43bde4:	str	x0, [sp, #40]
  43bde8:	ldr	w2, [sp, #20]
  43bdec:	mov	w1, #0x6                   	// #6
  43bdf0:	ldr	x0, [sp, #40]
  43bdf4:	bl	43bc34 <ferror@plt+0x383a4>
  43bdf8:	ldp	x29, x30, [sp], #48
  43bdfc:	ret
  43be00:	stp	x29, x30, [sp, #-48]!
  43be04:	mov	x29, sp
  43be08:	str	x0, [sp, #24]
  43be0c:	str	w1, [sp, #20]
  43be10:	ldr	x0, [sp, #24]
  43be14:	str	x0, [sp, #40]
  43be18:	ldr	w2, [sp, #20]
  43be1c:	mov	w1, #0x5                   	// #5
  43be20:	ldr	x0, [sp, #40]
  43be24:	bl	43bc34 <ferror@plt+0x383a4>
  43be28:	ldp	x29, x30, [sp], #48
  43be2c:	ret
  43be30:	stp	x29, x30, [sp, #-80]!
  43be34:	mov	x29, sp
  43be38:	str	x0, [sp, #40]
  43be3c:	str	w1, [sp, #36]
  43be40:	str	x2, [sp, #24]
  43be44:	str	x3, [sp, #16]
  43be48:	ldr	x0, [sp, #40]
  43be4c:	str	x0, [sp, #72]
  43be50:	ldr	w0, [sp, #36]
  43be54:	cmp	w0, #0x0
  43be58:	b.eq	43be64 <ferror@plt+0x385d4>  // b.none
  43be5c:	mov	w0, #0x7                   	// #7
  43be60:	b	43be68 <ferror@plt+0x385d8>
  43be64:	mov	w0, #0x8                   	// #8
  43be68:	ldr	x1, [sp, #24]
  43be6c:	mov	w2, w1
  43be70:	mov	w1, w0
  43be74:	ldr	x0, [sp, #72]
  43be78:	bl	43bc34 <ferror@plt+0x383a4>
  43be7c:	str	x0, [sp, #64]
  43be80:	ldr	x0, [sp, #64]
  43be84:	cmp	x0, #0x0
  43be88:	b.ne	43be94 <ferror@plt+0x38604>  // b.any
  43be8c:	mov	x0, #0x0                   	// #0
  43be90:	b	43becc <ferror@plt+0x3863c>
  43be94:	mov	x0, #0x28                  	// #40
  43be98:	bl	403290 <xmalloc@plt>
  43be9c:	str	x0, [sp, #56]
  43bea0:	mov	x2, #0x28                  	// #40
  43bea4:	mov	w1, #0x0                   	// #0
  43bea8:	ldr	x0, [sp, #56]
  43beac:	bl	403280 <memset@plt>
  43beb0:	ldr	x0, [sp, #56]
  43beb4:	ldr	x1, [sp, #16]
  43beb8:	str	x1, [x0]
  43bebc:	ldr	x0, [sp, #64]
  43bec0:	ldr	x1, [sp, #56]
  43bec4:	str	x1, [x0, #16]
  43bec8:	ldr	x0, [sp, #64]
  43becc:	ldp	x29, x30, [sp], #80
  43bed0:	ret
  43bed4:	stp	x29, x30, [sp, #-112]!
  43bed8:	mov	x29, sp
  43bedc:	str	x0, [sp, #72]
  43bee0:	str	w1, [sp, #68]
  43bee4:	str	x2, [sp, #56]
  43bee8:	str	x3, [sp, #48]
  43beec:	str	x4, [sp, #40]
  43bef0:	str	x5, [sp, #32]
  43bef4:	str	x6, [sp, #24]
  43bef8:	str	w7, [sp, #64]
  43befc:	ldr	x0, [sp, #72]
  43bf00:	str	x0, [sp, #104]
  43bf04:	ldr	w0, [sp, #68]
  43bf08:	cmp	w0, #0x0
  43bf0c:	b.eq	43bf18 <ferror@plt+0x38688>  // b.none
  43bf10:	mov	w0, #0x9                   	// #9
  43bf14:	b	43bf1c <ferror@plt+0x3868c>
  43bf18:	mov	w0, #0xa                   	// #10
  43bf1c:	ldr	x1, [sp, #56]
  43bf20:	mov	w2, w1
  43bf24:	mov	w1, w0
  43bf28:	ldr	x0, [sp, #104]
  43bf2c:	bl	43bc34 <ferror@plt+0x383a4>
  43bf30:	str	x0, [sp, #96]
  43bf34:	ldr	x0, [sp, #96]
  43bf38:	cmp	x0, #0x0
  43bf3c:	b.ne	43bf48 <ferror@plt+0x386b8>  // b.any
  43bf40:	mov	x0, #0x0                   	// #0
  43bf44:	b	43bfc0 <ferror@plt+0x38730>
  43bf48:	mov	x0, #0x28                  	// #40
  43bf4c:	bl	403290 <xmalloc@plt>
  43bf50:	str	x0, [sp, #88]
  43bf54:	mov	x2, #0x28                  	// #40
  43bf58:	mov	w1, #0x0                   	// #0
  43bf5c:	ldr	x0, [sp, #88]
  43bf60:	bl	403280 <memset@plt>
  43bf64:	ldr	x0, [sp, #88]
  43bf68:	ldr	x1, [sp, #48]
  43bf6c:	str	x1, [x0]
  43bf70:	ldr	x0, [sp, #88]
  43bf74:	ldr	x1, [sp, #40]
  43bf78:	str	x1, [x0, #16]
  43bf7c:	ldr	x0, [sp, #88]
  43bf80:	ldr	x1, [sp, #32]
  43bf84:	str	x1, [x0, #24]
  43bf88:	ldr	w0, [sp, #64]
  43bf8c:	cmp	w0, #0x0
  43bf90:	b.eq	43bfa4 <ferror@plt+0x38714>  // b.none
  43bf94:	ldr	x0, [sp, #88]
  43bf98:	ldr	x1, [sp, #96]
  43bf9c:	str	x1, [x0, #32]
  43bfa0:	b	43bfb0 <ferror@plt+0x38720>
  43bfa4:	ldr	x0, [sp, #88]
  43bfa8:	ldr	x1, [sp, #24]
  43bfac:	str	x1, [x0, #32]
  43bfb0:	ldr	x0, [sp, #96]
  43bfb4:	ldr	x1, [sp, #88]
  43bfb8:	str	x1, [x0, #16]
  43bfbc:	ldr	x0, [sp, #96]
  43bfc0:	ldp	x29, x30, [sp], #112
  43bfc4:	ret
  43bfc8:	stp	x29, x30, [sp, #-80]!
  43bfcc:	mov	x29, sp
  43bfd0:	str	x0, [sp, #40]
  43bfd4:	str	x1, [sp, #32]
  43bfd8:	str	x2, [sp, #24]
  43bfdc:	ldr	x0, [sp, #40]
  43bfe0:	str	x0, [sp, #72]
  43bfe4:	mov	w2, #0x0                   	// #0
  43bfe8:	mov	w1, #0xb                   	// #11
  43bfec:	ldr	x0, [sp, #72]
  43bff0:	bl	43bc34 <ferror@plt+0x383a4>
  43bff4:	str	x0, [sp, #64]
  43bff8:	ldr	x0, [sp, #64]
  43bffc:	cmp	x0, #0x0
  43c000:	b.ne	43c00c <ferror@plt+0x3877c>  // b.any
  43c004:	mov	x0, #0x0                   	// #0
  43c008:	b	43c050 <ferror@plt+0x387c0>
  43c00c:	mov	x0, #0x10                  	// #16
  43c010:	bl	403290 <xmalloc@plt>
  43c014:	str	x0, [sp, #56]
  43c018:	mov	x2, #0x10                  	// #16
  43c01c:	mov	w1, #0x0                   	// #0
  43c020:	ldr	x0, [sp, #56]
  43c024:	bl	403280 <memset@plt>
  43c028:	ldr	x0, [sp, #56]
  43c02c:	ldr	x1, [sp, #32]
  43c030:	str	x1, [x0]
  43c034:	ldr	x0, [sp, #56]
  43c038:	ldr	x1, [sp, #24]
  43c03c:	str	x1, [x0, #8]
  43c040:	ldr	x0, [sp, #64]
  43c044:	ldr	x1, [sp, #56]
  43c048:	str	x1, [x0, #16]
  43c04c:	ldr	x0, [sp, #64]
  43c050:	ldp	x29, x30, [sp], #80
  43c054:	ret
  43c058:	stp	x29, x30, [sp, #-48]!
  43c05c:	mov	x29, sp
  43c060:	str	x0, [sp, #24]
  43c064:	str	x1, [sp, #16]
  43c068:	ldr	x0, [sp, #24]
  43c06c:	str	x0, [sp, #40]
  43c070:	ldr	x0, [sp, #16]
  43c074:	cmp	x0, #0x0
  43c078:	b.ne	43c084 <ferror@plt+0x387f4>  // b.any
  43c07c:	mov	x0, #0x0                   	// #0
  43c080:	b	43c0e4 <ferror@plt+0x38854>
  43c084:	ldr	x0, [sp, #16]
  43c088:	ldr	x0, [x0, #8]
  43c08c:	cmp	x0, #0x0
  43c090:	b.eq	43c0a0 <ferror@plt+0x38810>  // b.none
  43c094:	ldr	x0, [sp, #16]
  43c098:	ldr	x0, [x0, #8]
  43c09c:	b	43c0e4 <ferror@plt+0x38854>
  43c0a0:	mov	w2, #0x0                   	// #0
  43c0a4:	mov	w1, #0xc                   	// #12
  43c0a8:	ldr	x0, [sp, #40]
  43c0ac:	bl	43bc34 <ferror@plt+0x383a4>
  43c0b0:	str	x0, [sp, #32]
  43c0b4:	ldr	x0, [sp, #32]
  43c0b8:	cmp	x0, #0x0
  43c0bc:	b.ne	43c0c8 <ferror@plt+0x38838>  // b.any
  43c0c0:	mov	x0, #0x0                   	// #0
  43c0c4:	b	43c0e4 <ferror@plt+0x38854>
  43c0c8:	ldr	x0, [sp, #32]
  43c0cc:	ldr	x1, [sp, #16]
  43c0d0:	str	x1, [x0, #16]
  43c0d4:	ldr	x0, [sp, #16]
  43c0d8:	ldr	x1, [sp, #32]
  43c0dc:	str	x1, [x0, #8]
  43c0e0:	ldr	x0, [sp, #32]
  43c0e4:	ldp	x29, x30, [sp], #48
  43c0e8:	ret
  43c0ec:	stp	x29, x30, [sp, #-80]!
  43c0f0:	mov	x29, sp
  43c0f4:	str	x0, [sp, #40]
  43c0f8:	str	x1, [sp, #32]
  43c0fc:	str	x2, [sp, #24]
  43c100:	str	w3, [sp, #20]
  43c104:	ldr	x0, [sp, #40]
  43c108:	str	x0, [sp, #72]
  43c10c:	ldr	x0, [sp, #32]
  43c110:	cmp	x0, #0x0
  43c114:	b.ne	43c120 <ferror@plt+0x38890>  // b.any
  43c118:	mov	x0, #0x0                   	// #0
  43c11c:	b	43c198 <ferror@plt+0x38908>
  43c120:	mov	w2, #0x0                   	// #0
  43c124:	mov	w1, #0xd                   	// #13
  43c128:	ldr	x0, [sp, #72]
  43c12c:	bl	43bc34 <ferror@plt+0x383a4>
  43c130:	str	x0, [sp, #64]
  43c134:	ldr	x0, [sp, #64]
  43c138:	cmp	x0, #0x0
  43c13c:	b.ne	43c148 <ferror@plt+0x388b8>  // b.any
  43c140:	mov	x0, #0x0                   	// #0
  43c144:	b	43c198 <ferror@plt+0x38908>
  43c148:	mov	x0, #0x18                  	// #24
  43c14c:	bl	403290 <xmalloc@plt>
  43c150:	str	x0, [sp, #56]
  43c154:	mov	x2, #0x18                  	// #24
  43c158:	mov	w1, #0x0                   	// #0
  43c15c:	ldr	x0, [sp, #56]
  43c160:	bl	403280 <memset@plt>
  43c164:	ldr	x0, [sp, #56]
  43c168:	ldr	x1, [sp, #32]
  43c16c:	str	x1, [x0]
  43c170:	ldr	x0, [sp, #56]
  43c174:	ldr	x1, [sp, #24]
  43c178:	str	x1, [x0, #8]
  43c17c:	ldr	x0, [sp, #56]
  43c180:	ldr	w1, [sp, #20]
  43c184:	str	w1, [x0, #16]
  43c188:	ldr	x0, [sp, #64]
  43c18c:	ldr	x1, [sp, #56]
  43c190:	str	x1, [x0, #16]
  43c194:	ldr	x0, [sp, #64]
  43c198:	ldp	x29, x30, [sp], #80
  43c19c:	ret
  43c1a0:	stp	x29, x30, [sp, #-48]!
  43c1a4:	mov	x29, sp
  43c1a8:	str	x0, [sp, #24]
  43c1ac:	str	x1, [sp, #16]
  43c1b0:	ldr	x0, [sp, #24]
  43c1b4:	str	x0, [sp, #40]
  43c1b8:	ldr	x0, [sp, #16]
  43c1bc:	cmp	x0, #0x0
  43c1c0:	b.ne	43c1cc <ferror@plt+0x3893c>  // b.any
  43c1c4:	mov	x0, #0x0                   	// #0
  43c1c8:	b	43c204 <ferror@plt+0x38974>
  43c1cc:	mov	w2, #0x0                   	// #0
  43c1d0:	mov	w1, #0xe                   	// #14
  43c1d4:	ldr	x0, [sp, #40]
  43c1d8:	bl	43bc34 <ferror@plt+0x383a4>
  43c1dc:	str	x0, [sp, #32]
  43c1e0:	ldr	x0, [sp, #32]
  43c1e4:	cmp	x0, #0x0
  43c1e8:	b.ne	43c1f4 <ferror@plt+0x38964>  // b.any
  43c1ec:	mov	x0, #0x0                   	// #0
  43c1f0:	b	43c204 <ferror@plt+0x38974>
  43c1f4:	ldr	x0, [sp, #32]
  43c1f8:	ldr	x1, [sp, #16]
  43c1fc:	str	x1, [x0, #16]
  43c200:	ldr	x0, [sp, #32]
  43c204:	ldp	x29, x30, [sp], #48
  43c208:	ret
  43c20c:	stp	x29, x30, [sp, #-80]!
  43c210:	mov	x29, sp
  43c214:	str	x0, [sp, #40]
  43c218:	str	x1, [sp, #32]
  43c21c:	str	x2, [sp, #24]
  43c220:	str	x3, [sp, #16]
  43c224:	ldr	x0, [sp, #40]
  43c228:	str	x0, [sp, #72]
  43c22c:	ldr	x0, [sp, #32]
  43c230:	cmp	x0, #0x0
  43c234:	b.ne	43c240 <ferror@plt+0x389b0>  // b.any
  43c238:	mov	x0, #0x0                   	// #0
  43c23c:	b	43c2b8 <ferror@plt+0x38a28>
  43c240:	mov	w2, #0x0                   	// #0
  43c244:	mov	w1, #0xf                   	// #15
  43c248:	ldr	x0, [sp, #72]
  43c24c:	bl	43bc34 <ferror@plt+0x383a4>
  43c250:	str	x0, [sp, #64]
  43c254:	ldr	x0, [sp, #64]
  43c258:	cmp	x0, #0x0
  43c25c:	b.ne	43c268 <ferror@plt+0x389d8>  // b.any
  43c260:	mov	x0, #0x0                   	// #0
  43c264:	b	43c2b8 <ferror@plt+0x38a28>
  43c268:	mov	x0, #0x18                  	// #24
  43c26c:	bl	403290 <xmalloc@plt>
  43c270:	str	x0, [sp, #56]
  43c274:	mov	x2, #0x18                  	// #24
  43c278:	mov	w1, #0x0                   	// #0
  43c27c:	ldr	x0, [sp, #56]
  43c280:	bl	403280 <memset@plt>
  43c284:	ldr	x0, [sp, #56]
  43c288:	ldr	x1, [sp, #32]
  43c28c:	str	x1, [x0]
  43c290:	ldr	x0, [sp, #56]
  43c294:	ldr	x1, [sp, #24]
  43c298:	str	x1, [x0, #8]
  43c29c:	ldr	x0, [sp, #56]
  43c2a0:	ldr	x1, [sp, #16]
  43c2a4:	str	x1, [x0, #16]
  43c2a8:	ldr	x0, [sp, #64]
  43c2ac:	ldr	x1, [sp, #56]
  43c2b0:	str	x1, [x0, #16]
  43c2b4:	ldr	x0, [sp, #64]
  43c2b8:	ldp	x29, x30, [sp], #80
  43c2bc:	ret
  43c2c0:	stp	x29, x30, [sp, #-96]!
  43c2c4:	mov	x29, sp
  43c2c8:	str	x0, [sp, #56]
  43c2cc:	str	x1, [sp, #48]
  43c2d0:	str	x2, [sp, #40]
  43c2d4:	str	x3, [sp, #32]
  43c2d8:	str	x4, [sp, #24]
  43c2dc:	str	w5, [sp, #20]
  43c2e0:	ldr	x0, [sp, #56]
  43c2e4:	str	x0, [sp, #88]
  43c2e8:	ldr	x0, [sp, #48]
  43c2ec:	cmp	x0, #0x0
  43c2f0:	b.eq	43c300 <ferror@plt+0x38a70>  // b.none
  43c2f4:	ldr	x0, [sp, #40]
  43c2f8:	cmp	x0, #0x0
  43c2fc:	b.ne	43c308 <ferror@plt+0x38a78>  // b.any
  43c300:	mov	x0, #0x0                   	// #0
  43c304:	b	43c398 <ferror@plt+0x38b08>
  43c308:	mov	w2, #0x0                   	// #0
  43c30c:	mov	w1, #0x10                  	// #16
  43c310:	ldr	x0, [sp, #88]
  43c314:	bl	43bc34 <ferror@plt+0x383a4>
  43c318:	str	x0, [sp, #80]
  43c31c:	ldr	x0, [sp, #80]
  43c320:	cmp	x0, #0x0
  43c324:	b.ne	43c330 <ferror@plt+0x38aa0>  // b.any
  43c328:	mov	x0, #0x0                   	// #0
  43c32c:	b	43c398 <ferror@plt+0x38b08>
  43c330:	mov	x0, #0x28                  	// #40
  43c334:	bl	403290 <xmalloc@plt>
  43c338:	str	x0, [sp, #72]
  43c33c:	mov	x2, #0x28                  	// #40
  43c340:	mov	w1, #0x0                   	// #0
  43c344:	ldr	x0, [sp, #72]
  43c348:	bl	403280 <memset@plt>
  43c34c:	ldr	x0, [sp, #72]
  43c350:	ldr	x1, [sp, #48]
  43c354:	str	x1, [x0]
  43c358:	ldr	x0, [sp, #72]
  43c35c:	ldr	x1, [sp, #40]
  43c360:	str	x1, [x0, #8]
  43c364:	ldr	x0, [sp, #72]
  43c368:	ldr	x1, [sp, #32]
  43c36c:	str	x1, [x0, #16]
  43c370:	ldr	x0, [sp, #72]
  43c374:	ldr	x1, [sp, #24]
  43c378:	str	x1, [x0, #24]
  43c37c:	ldr	x0, [sp, #72]
  43c380:	ldr	w1, [sp, #20]
  43c384:	str	w1, [x0, #32]
  43c388:	ldr	x0, [sp, #80]
  43c38c:	ldr	x1, [sp, #72]
  43c390:	str	x1, [x0, #16]
  43c394:	ldr	x0, [sp, #80]
  43c398:	ldp	x29, x30, [sp], #96
  43c39c:	ret
  43c3a0:	stp	x29, x30, [sp, #-80]!
  43c3a4:	mov	x29, sp
  43c3a8:	str	x0, [sp, #40]
  43c3ac:	str	x1, [sp, #32]
  43c3b0:	str	w2, [sp, #28]
  43c3b4:	ldr	x0, [sp, #40]
  43c3b8:	str	x0, [sp, #72]
  43c3bc:	ldr	x0, [sp, #32]
  43c3c0:	cmp	x0, #0x0
  43c3c4:	b.ne	43c3d0 <ferror@plt+0x38b40>  // b.any
  43c3c8:	mov	x0, #0x0                   	// #0
  43c3cc:	b	43c43c <ferror@plt+0x38bac>
  43c3d0:	mov	w2, #0x0                   	// #0
  43c3d4:	mov	w1, #0x11                  	// #17
  43c3d8:	ldr	x0, [sp, #72]
  43c3dc:	bl	43bc34 <ferror@plt+0x383a4>
  43c3e0:	str	x0, [sp, #64]
  43c3e4:	ldr	x0, [sp, #64]
  43c3e8:	cmp	x0, #0x0
  43c3ec:	b.ne	43c3f8 <ferror@plt+0x38b68>  // b.any
  43c3f0:	mov	x0, #0x0                   	// #0
  43c3f4:	b	43c43c <ferror@plt+0x38bac>
  43c3f8:	mov	x0, #0x10                  	// #16
  43c3fc:	bl	403290 <xmalloc@plt>
  43c400:	str	x0, [sp, #56]
  43c404:	mov	x2, #0x10                  	// #16
  43c408:	mov	w1, #0x0                   	// #0
  43c40c:	ldr	x0, [sp, #56]
  43c410:	bl	403280 <memset@plt>
  43c414:	ldr	x0, [sp, #56]
  43c418:	ldr	x1, [sp, #32]
  43c41c:	str	x1, [x0]
  43c420:	ldr	x0, [sp, #56]
  43c424:	ldr	w1, [sp, #28]
  43c428:	str	w1, [x0, #8]
  43c42c:	ldr	x0, [sp, #64]
  43c430:	ldr	x1, [sp, #56]
  43c434:	str	x1, [x0, #16]
  43c438:	ldr	x0, [sp, #64]
  43c43c:	ldp	x29, x30, [sp], #80
  43c440:	ret
  43c444:	stp	x29, x30, [sp, #-80]!
  43c448:	mov	x29, sp
  43c44c:	str	x0, [sp, #40]
  43c450:	str	x1, [sp, #32]
  43c454:	str	x2, [sp, #24]
  43c458:	ldr	x0, [sp, #40]
  43c45c:	str	x0, [sp, #72]
  43c460:	ldr	x0, [sp, #32]
  43c464:	cmp	x0, #0x0
  43c468:	b.eq	43c478 <ferror@plt+0x38be8>  // b.none
  43c46c:	ldr	x0, [sp, #24]
  43c470:	cmp	x0, #0x0
  43c474:	b.ne	43c480 <ferror@plt+0x38bf0>  // b.any
  43c478:	mov	x0, #0x0                   	// #0
  43c47c:	b	43c4ec <ferror@plt+0x38c5c>
  43c480:	mov	w2, #0x0                   	// #0
  43c484:	mov	w1, #0x12                  	// #18
  43c488:	ldr	x0, [sp, #72]
  43c48c:	bl	43bc34 <ferror@plt+0x383a4>
  43c490:	str	x0, [sp, #64]
  43c494:	ldr	x0, [sp, #64]
  43c498:	cmp	x0, #0x0
  43c49c:	b.ne	43c4a8 <ferror@plt+0x38c18>  // b.any
  43c4a0:	mov	x0, #0x0                   	// #0
  43c4a4:	b	43c4ec <ferror@plt+0x38c5c>
  43c4a8:	mov	x0, #0x10                  	// #16
  43c4ac:	bl	403290 <xmalloc@plt>
  43c4b0:	str	x0, [sp, #56]
  43c4b4:	mov	x2, #0x10                  	// #16
  43c4b8:	mov	w1, #0x0                   	// #0
  43c4bc:	ldr	x0, [sp, #56]
  43c4c0:	bl	403280 <memset@plt>
  43c4c4:	ldr	x0, [sp, #56]
  43c4c8:	ldr	x1, [sp, #32]
  43c4cc:	str	x1, [x0]
  43c4d0:	ldr	x0, [sp, #56]
  43c4d4:	ldr	x1, [sp, #24]
  43c4d8:	str	x1, [x0, #8]
  43c4dc:	ldr	x0, [sp, #64]
  43c4e0:	ldr	x1, [sp, #56]
  43c4e4:	str	x1, [x0, #16]
  43c4e8:	ldr	x0, [sp, #64]
  43c4ec:	ldp	x29, x30, [sp], #80
  43c4f0:	ret
  43c4f4:	stp	x29, x30, [sp, #-96]!
  43c4f8:	mov	x29, sp
  43c4fc:	str	x0, [sp, #56]
  43c500:	str	x1, [sp, #48]
  43c504:	str	x2, [sp, #40]
  43c508:	str	x3, [sp, #32]
  43c50c:	str	w4, [sp, #28]
  43c510:	ldr	x0, [sp, #56]
  43c514:	str	x0, [sp, #88]
  43c518:	ldr	x0, [sp, #48]
  43c51c:	cmp	x0, #0x0
  43c520:	b.ne	43c52c <ferror@plt+0x38c9c>  // b.any
  43c524:	mov	x0, #0x0                   	// #0
  43c528:	b	43c5b0 <ferror@plt+0x38d20>
  43c52c:	mov	w2, #0x0                   	// #0
  43c530:	mov	w1, #0x13                  	// #19
  43c534:	ldr	x0, [sp, #88]
  43c538:	bl	43bc34 <ferror@plt+0x383a4>
  43c53c:	str	x0, [sp, #80]
  43c540:	ldr	x0, [sp, #80]
  43c544:	cmp	x0, #0x0
  43c548:	b.ne	43c554 <ferror@plt+0x38cc4>  // b.any
  43c54c:	mov	x0, #0x0                   	// #0
  43c550:	b	43c5b0 <ferror@plt+0x38d20>
  43c554:	mov	x0, #0x20                  	// #32
  43c558:	bl	403290 <xmalloc@plt>
  43c55c:	str	x0, [sp, #72]
  43c560:	mov	x2, #0x20                  	// #32
  43c564:	mov	w1, #0x0                   	// #0
  43c568:	ldr	x0, [sp, #72]
  43c56c:	bl	403280 <memset@plt>
  43c570:	ldr	x0, [sp, #72]
  43c574:	ldr	x1, [sp, #48]
  43c578:	str	x1, [x0]
  43c57c:	ldr	x0, [sp, #72]
  43c580:	ldr	x1, [sp, #40]
  43c584:	str	x1, [x0, #8]
  43c588:	ldr	x0, [sp, #72]
  43c58c:	ldr	x1, [sp, #32]
  43c590:	str	x1, [x0, #16]
  43c594:	ldr	x0, [sp, #72]
  43c598:	ldr	w1, [sp, #28]
  43c59c:	str	w1, [x0, #24]
  43c5a0:	ldr	x0, [sp, #80]
  43c5a4:	ldr	x1, [sp, #72]
  43c5a8:	str	x1, [x0, #16]
  43c5ac:	ldr	x0, [sp, #80]
  43c5b0:	ldp	x29, x30, [sp], #96
  43c5b4:	ret
  43c5b8:	stp	x29, x30, [sp, #-48]!
  43c5bc:	mov	x29, sp
  43c5c0:	str	x0, [sp, #24]
  43c5c4:	str	x1, [sp, #16]
  43c5c8:	ldr	x0, [sp, #24]
  43c5cc:	str	x0, [sp, #40]
  43c5d0:	ldr	x0, [sp, #16]
  43c5d4:	cmp	x0, #0x0
  43c5d8:	b.ne	43c5e4 <ferror@plt+0x38d54>  // b.any
  43c5dc:	mov	x0, #0x0                   	// #0
  43c5e0:	b	43c61c <ferror@plt+0x38d8c>
  43c5e4:	mov	w2, #0x0                   	// #0
  43c5e8:	mov	w1, #0x14                  	// #20
  43c5ec:	ldr	x0, [sp, #40]
  43c5f0:	bl	43bc34 <ferror@plt+0x383a4>
  43c5f4:	str	x0, [sp, #32]
  43c5f8:	ldr	x0, [sp, #32]
  43c5fc:	cmp	x0, #0x0
  43c600:	b.ne	43c60c <ferror@plt+0x38d7c>  // b.any
  43c604:	mov	x0, #0x0                   	// #0
  43c608:	b	43c61c <ferror@plt+0x38d8c>
  43c60c:	ldr	x0, [sp, #32]
  43c610:	ldr	x1, [sp, #16]
  43c614:	str	x1, [x0, #16]
  43c618:	ldr	x0, [sp, #32]
  43c61c:	ldp	x29, x30, [sp], #48
  43c620:	ret
  43c624:	stp	x29, x30, [sp, #-48]!
  43c628:	mov	x29, sp
  43c62c:	str	x0, [sp, #24]
  43c630:	str	x1, [sp, #16]
  43c634:	ldr	x0, [sp, #24]
  43c638:	str	x0, [sp, #40]
  43c63c:	ldr	x0, [sp, #16]
  43c640:	cmp	x0, #0x0
  43c644:	b.ne	43c650 <ferror@plt+0x38dc0>  // b.any
  43c648:	mov	x0, #0x0                   	// #0
  43c64c:	b	43c688 <ferror@plt+0x38df8>
  43c650:	mov	w2, #0x0                   	// #0
  43c654:	mov	w1, #0x15                  	// #21
  43c658:	ldr	x0, [sp, #40]
  43c65c:	bl	43bc34 <ferror@plt+0x383a4>
  43c660:	str	x0, [sp, #32]
  43c664:	ldr	x0, [sp, #32]
  43c668:	cmp	x0, #0x0
  43c66c:	b.ne	43c678 <ferror@plt+0x38de8>  // b.any
  43c670:	mov	x0, #0x0                   	// #0
  43c674:	b	43c688 <ferror@plt+0x38df8>
  43c678:	ldr	x0, [sp, #32]
  43c67c:	ldr	x1, [sp, #16]
  43c680:	str	x1, [x0, #16]
  43c684:	ldr	x0, [sp, #32]
  43c688:	ldp	x29, x30, [sp], #48
  43c68c:	ret
  43c690:	stp	x29, x30, [sp, #-64]!
  43c694:	mov	x29, sp
  43c698:	str	x0, [sp, #40]
  43c69c:	str	x1, [sp, #32]
  43c6a0:	str	w2, [sp, #28]
  43c6a4:	ldr	x0, [sp, #40]
  43c6a8:	str	x0, [sp, #56]
  43c6ac:	ldr	x0, [sp, #32]
  43c6b0:	cmp	x0, #0x0
  43c6b4:	b.ne	43c6c0 <ferror@plt+0x38e30>  // b.any
  43c6b8:	mov	x0, #0x0                   	// #0
  43c6bc:	b	43c724 <ferror@plt+0x38e94>
  43c6c0:	ldr	w0, [sp, #28]
  43c6c4:	sub	w0, w0, #0x7
  43c6c8:	cmp	w0, #0x4
  43c6cc:	b.ls	43c6e8 <ferror@plt+0x38e58>  // b.plast
  43c6d0:	adrp	x0, 462000 <warn@@Base+0x14330>
  43c6d4:	add	x0, x0, #0xc80
  43c6d8:	bl	403840 <gettext@plt>
  43c6dc:	bl	43ae00 <ferror@plt+0x37570>
  43c6e0:	mov	x0, #0x0                   	// #0
  43c6e4:	b	43c724 <ferror@plt+0x38e94>
  43c6e8:	nop
  43c6ec:	mov	w2, #0x0                   	// #0
  43c6f0:	ldr	w1, [sp, #28]
  43c6f4:	ldr	x0, [sp, #56]
  43c6f8:	bl	43bc34 <ferror@plt+0x383a4>
  43c6fc:	str	x0, [sp, #48]
  43c700:	ldr	x0, [sp, #48]
  43c704:	cmp	x0, #0x0
  43c708:	b.ne	43c714 <ferror@plt+0x38e84>  // b.any
  43c70c:	mov	x0, #0x0                   	// #0
  43c710:	b	43c724 <ferror@plt+0x38e94>
  43c714:	ldr	x2, [sp, #48]
  43c718:	ldr	x1, [sp, #32]
  43c71c:	ldr	x0, [sp, #40]
  43c720:	bl	43cb70 <ferror@plt+0x392e0>
  43c724:	ldp	x29, x30, [sp], #64
  43c728:	ret
  43c72c:	stp	x29, x30, [sp, #-64]!
  43c730:	mov	x29, sp
  43c734:	str	x0, [sp, #40]
  43c738:	str	x1, [sp, #32]
  43c73c:	str	x2, [sp, #24]
  43c740:	str	w3, [sp, #20]
  43c744:	str	w4, [sp, #16]
  43c748:	mov	x0, #0x18                  	// #24
  43c74c:	bl	403290 <xmalloc@plt>
  43c750:	str	x0, [sp, #56]
  43c754:	mov	x2, #0x18                  	// #24
  43c758:	mov	w1, #0x0                   	// #0
  43c75c:	ldr	x0, [sp, #56]
  43c760:	bl	403280 <memset@plt>
  43c764:	ldr	x0, [sp, #56]
  43c768:	ldr	x1, [sp, #32]
  43c76c:	str	x1, [x0]
  43c770:	ldr	x0, [sp, #24]
  43c774:	mov	w1, w0
  43c778:	ldr	x0, [sp, #56]
  43c77c:	str	w1, [x0, #8]
  43c780:	ldr	x0, [sp, #56]
  43c784:	ldr	w1, [sp, #20]
  43c788:	str	w1, [x0, #12]
  43c78c:	ldr	x0, [sp, #56]
  43c790:	ldr	w1, [sp, #16]
  43c794:	str	w1, [x0, #16]
  43c798:	ldr	x0, [sp, #56]
  43c79c:	ldp	x29, x30, [sp], #64
  43c7a0:	ret
  43c7a4:	stp	x29, x30, [sp, #-80]!
  43c7a8:	mov	x29, sp
  43c7ac:	str	x0, [sp, #56]
  43c7b0:	str	x1, [sp, #48]
  43c7b4:	str	x2, [sp, #40]
  43c7b8:	str	x3, [sp, #32]
  43c7bc:	str	x4, [sp, #24]
  43c7c0:	str	w5, [sp, #20]
  43c7c4:	mov	x0, #0x20                  	// #32
  43c7c8:	bl	403290 <xmalloc@plt>
  43c7cc:	str	x0, [sp, #72]
  43c7d0:	mov	x2, #0x20                  	// #32
  43c7d4:	mov	w1, #0x0                   	// #0
  43c7d8:	ldr	x0, [sp, #72]
  43c7dc:	bl	403280 <memset@plt>
  43c7e0:	ldr	x0, [sp, #72]
  43c7e4:	ldr	x1, [sp, #48]
  43c7e8:	str	x1, [x0]
  43c7ec:	ldr	x0, [sp, #72]
  43c7f0:	ldr	x1, [sp, #40]
  43c7f4:	str	x1, [x0, #8]
  43c7f8:	ldr	x0, [sp, #72]
  43c7fc:	str	wzr, [x0, #20]
  43c800:	ldr	x0, [sp, #32]
  43c804:	mov	w1, w0
  43c808:	ldr	x0, [sp, #72]
  43c80c:	str	w1, [x0, #24]
  43c810:	ldr	x0, [sp, #24]
  43c814:	mov	w1, w0
  43c818:	ldr	x0, [sp, #72]
  43c81c:	str	w1, [x0, #28]
  43c820:	ldr	x0, [sp, #72]
  43c824:	ldr	w1, [sp, #20]
  43c828:	str	w1, [x0, #16]
  43c82c:	ldr	x0, [sp, #72]
  43c830:	ldp	x29, x30, [sp], #80
  43c834:	ret
  43c838:	stp	x29, x30, [sp, #-80]!
  43c83c:	mov	x29, sp
  43c840:	str	x0, [sp, #56]
  43c844:	str	x1, [sp, #48]
  43c848:	str	x2, [sp, #40]
  43c84c:	str	x3, [sp, #32]
  43c850:	str	w4, [sp, #28]
  43c854:	mov	x0, #0x20                  	// #32
  43c858:	bl	403290 <xmalloc@plt>
  43c85c:	str	x0, [sp, #72]
  43c860:	mov	x2, #0x20                  	// #32
  43c864:	mov	w1, #0x0                   	// #0
  43c868:	ldr	x0, [sp, #72]
  43c86c:	bl	403280 <memset@plt>
  43c870:	ldr	x0, [sp, #72]
  43c874:	ldr	x1, [sp, #48]
  43c878:	str	x1, [x0]
  43c87c:	ldr	x0, [sp, #72]
  43c880:	ldr	x1, [sp, #40]
  43c884:	str	x1, [x0, #8]
  43c888:	ldr	x0, [sp, #72]
  43c88c:	mov	w1, #0x1                   	// #1
  43c890:	str	w1, [x0, #20]
  43c894:	ldr	x0, [sp, #72]
  43c898:	ldr	x1, [sp, #32]
  43c89c:	str	x1, [x0, #24]
  43c8a0:	ldr	x0, [sp, #72]
  43c8a4:	ldr	w1, [sp, #28]
  43c8a8:	str	w1, [x0, #16]
  43c8ac:	ldr	x0, [sp, #72]
  43c8b0:	ldp	x29, x30, [sp], #80
  43c8b4:	ret
  43c8b8:	stp	x29, x30, [sp, #-64]!
  43c8bc:	mov	x29, sp
  43c8c0:	str	x0, [sp, #40]
  43c8c4:	str	x1, [sp, #32]
  43c8c8:	str	x2, [sp, #24]
  43c8cc:	mov	x0, #0x10                  	// #16
  43c8d0:	bl	403290 <xmalloc@plt>
  43c8d4:	str	x0, [sp, #56]
  43c8d8:	mov	x2, #0x10                  	// #16
  43c8dc:	mov	w1, #0x0                   	// #0
  43c8e0:	ldr	x0, [sp, #56]
  43c8e4:	bl	403280 <memset@plt>
  43c8e8:	ldr	x0, [sp, #56]
  43c8ec:	ldr	x1, [sp, #32]
  43c8f0:	str	x1, [x0]
  43c8f4:	ldr	x0, [sp, #56]
  43c8f8:	ldr	x1, [sp, #24]
  43c8fc:	str	x1, [x0, #8]
  43c900:	ldr	x0, [sp, #56]
  43c904:	ldp	x29, x30, [sp], #64
  43c908:	ret
  43c90c:	stp	x29, x30, [sp, #-96]!
  43c910:	mov	x29, sp
  43c914:	str	x0, [sp, #72]
  43c918:	str	x1, [sp, #64]
  43c91c:	str	x2, [sp, #56]
  43c920:	str	w3, [sp, #52]
  43c924:	str	w4, [sp, #48]
  43c928:	str	w5, [sp, #44]
  43c92c:	str	x6, [sp, #32]
  43c930:	str	x7, [sp, #24]
  43c934:	mov	x0, #0x30                  	// #48
  43c938:	bl	403290 <xmalloc@plt>
  43c93c:	str	x0, [sp, #88]
  43c940:	mov	x2, #0x30                  	// #48
  43c944:	mov	w1, #0x0                   	// #0
  43c948:	ldr	x0, [sp, #88]
  43c94c:	bl	403280 <memset@plt>
  43c950:	ldr	x0, [sp, #88]
  43c954:	ldr	x1, [sp, #64]
  43c958:	str	x1, [x0]
  43c95c:	ldr	x0, [sp, #88]
  43c960:	ldr	x1, [sp, #56]
  43c964:	str	x1, [x0, #8]
  43c968:	ldr	x0, [sp, #88]
  43c96c:	ldr	w1, [sp, #52]
  43c970:	str	w1, [x0, #16]
  43c974:	ldr	x0, [sp, #88]
  43c978:	ldr	w1, [sp, #48]
  43c97c:	str	w1, [x0, #20]
  43c980:	ldr	x0, [sp, #88]
  43c984:	ldr	w1, [sp, #44]
  43c988:	str	w1, [x0, #24]
  43c98c:	ldr	x0, [sp, #88]
  43c990:	ldr	x1, [sp, #32]
  43c994:	str	x1, [x0, #32]
  43c998:	ldr	x0, [sp, #88]
  43c99c:	ldr	x1, [sp, #24]
  43c9a0:	str	x1, [x0, #40]
  43c9a4:	ldr	x0, [sp, #88]
  43c9a8:	ldp	x29, x30, [sp], #96
  43c9ac:	ret
  43c9b0:	stp	x29, x30, [sp, #-80]!
  43c9b4:	mov	x29, sp
  43c9b8:	str	x0, [sp, #56]
  43c9bc:	str	x1, [sp, #48]
  43c9c0:	str	x2, [sp, #40]
  43c9c4:	str	w3, [sp, #36]
  43c9c8:	str	w4, [sp, #32]
  43c9cc:	str	w5, [sp, #28]
  43c9d0:	mov	x0, #0x30                  	// #48
  43c9d4:	bl	403290 <xmalloc@plt>
  43c9d8:	str	x0, [sp, #72]
  43c9dc:	mov	x2, #0x30                  	// #48
  43c9e0:	mov	w1, #0x0                   	// #0
  43c9e4:	ldr	x0, [sp, #72]
  43c9e8:	bl	403280 <memset@plt>
  43c9ec:	ldr	x0, [sp, #72]
  43c9f0:	ldr	x1, [sp, #48]
  43c9f4:	str	x1, [x0]
  43c9f8:	ldr	x0, [sp, #72]
  43c9fc:	ldr	x1, [sp, #40]
  43ca00:	str	x1, [x0, #8]
  43ca04:	ldr	x0, [sp, #72]
  43ca08:	ldr	w1, [sp, #36]
  43ca0c:	str	w1, [x0, #16]
  43ca10:	ldr	x0, [sp, #72]
  43ca14:	ldr	w1, [sp, #32]
  43ca18:	str	w1, [x0, #20]
  43ca1c:	ldr	x0, [sp, #72]
  43ca20:	ldr	w1, [sp, #28]
  43ca24:	str	w1, [x0, #24]
  43ca28:	ldr	x0, [sp, #72]
  43ca2c:	mov	x1, #0xffffffffffffffff    	// #-1
  43ca30:	str	x1, [x0, #32]
  43ca34:	ldr	x0, [sp, #72]
  43ca38:	ldp	x29, x30, [sp], #80
  43ca3c:	ret
  43ca40:	stp	x29, x30, [sp, #-80]!
  43ca44:	mov	x29, sp
  43ca48:	str	x0, [sp, #40]
  43ca4c:	str	x1, [sp, #32]
  43ca50:	str	x2, [sp, #24]
  43ca54:	ldr	x0, [sp, #40]
  43ca58:	str	x0, [sp, #72]
  43ca5c:	ldr	x0, [sp, #32]
  43ca60:	cmp	x0, #0x0
  43ca64:	b.eq	43ca74 <ferror@plt+0x391e4>  // b.none
  43ca68:	ldr	x0, [sp, #24]
  43ca6c:	cmp	x0, #0x0
  43ca70:	b.ne	43ca7c <ferror@plt+0x391ec>  // b.any
  43ca74:	mov	x0, #0x0                   	// #0
  43ca78:	b	43cb68 <ferror@plt+0x392d8>
  43ca7c:	ldr	x0, [sp, #72]
  43ca80:	ldr	x0, [x0, #8]
  43ca84:	cmp	x0, #0x0
  43ca88:	b.eq	43ca9c <ferror@plt+0x3920c>  // b.none
  43ca8c:	ldr	x0, [sp, #72]
  43ca90:	ldr	x0, [x0, #16]
  43ca94:	cmp	x0, #0x0
  43ca98:	b.ne	43cab4 <ferror@plt+0x39224>  // b.any
  43ca9c:	adrp	x0, 462000 <warn@@Base+0x14330>
  43caa0:	add	x0, x0, #0xcb0
  43caa4:	bl	403840 <gettext@plt>
  43caa8:	bl	43ae00 <ferror@plt+0x37570>
  43caac:	mov	x0, #0x0                   	// #0
  43cab0:	b	43cb68 <ferror@plt+0x392d8>
  43cab4:	mov	w2, #0x0                   	// #0
  43cab8:	mov	w1, #0x16                  	// #22
  43cabc:	ldr	x0, [sp, #72]
  43cac0:	bl	43bc34 <ferror@plt+0x383a4>
  43cac4:	str	x0, [sp, #64]
  43cac8:	ldr	x0, [sp, #64]
  43cacc:	cmp	x0, #0x0
  43cad0:	b.ne	43cadc <ferror@plt+0x3924c>  // b.any
  43cad4:	mov	x0, #0x0                   	// #0
  43cad8:	b	43cb68 <ferror@plt+0x392d8>
  43cadc:	mov	x0, #0x10                  	// #16
  43cae0:	bl	403290 <xmalloc@plt>
  43cae4:	str	x0, [sp, #56]
  43cae8:	mov	x2, #0x10                  	// #16
  43caec:	mov	w1, #0x0                   	// #0
  43caf0:	ldr	x0, [sp, #56]
  43caf4:	bl	403280 <memset@plt>
  43caf8:	ldr	x0, [sp, #56]
  43cafc:	ldr	x1, [sp, #24]
  43cb00:	str	x1, [x0, #8]
  43cb04:	ldr	x0, [sp, #64]
  43cb08:	ldr	x1, [sp, #56]
  43cb0c:	str	x1, [x0, #16]
  43cb10:	ldr	x0, [sp, #72]
  43cb14:	ldr	x0, [x0, #16]
  43cb18:	add	x0, x0, #0x10
  43cb1c:	mov	w4, #0x3                   	// #3
  43cb20:	mov	w3, #0x0                   	// #0
  43cb24:	ldr	x2, [sp, #32]
  43cb28:	mov	x1, x0
  43cb2c:	ldr	x0, [sp, #72]
  43cb30:	bl	43ae38 <ferror@plt+0x375a8>
  43cb34:	str	x0, [sp, #48]
  43cb38:	ldr	x0, [sp, #48]
  43cb3c:	cmp	x0, #0x0
  43cb40:	b.ne	43cb4c <ferror@plt+0x392bc>  // b.any
  43cb44:	mov	x0, #0x0                   	// #0
  43cb48:	b	43cb68 <ferror@plt+0x392d8>
  43cb4c:	ldr	x0, [sp, #48]
  43cb50:	ldr	x1, [sp, #64]
  43cb54:	str	x1, [x0, #32]
  43cb58:	ldr	x0, [sp, #56]
  43cb5c:	ldr	x1, [sp, #48]
  43cb60:	str	x1, [x0]
  43cb64:	ldr	x0, [sp, #64]
  43cb68:	ldp	x29, x30, [sp], #80
  43cb6c:	ret
  43cb70:	stp	x29, x30, [sp, #-80]!
  43cb74:	mov	x29, sp
  43cb78:	str	x0, [sp, #40]
  43cb7c:	str	x1, [sp, #32]
  43cb80:	str	x2, [sp, #24]
  43cb84:	ldr	x0, [sp, #40]
  43cb88:	str	x0, [sp, #72]
  43cb8c:	ldr	x0, [sp, #32]
  43cb90:	cmp	x0, #0x0
  43cb94:	b.eq	43cba4 <ferror@plt+0x39314>  // b.none
  43cb98:	ldr	x0, [sp, #24]
  43cb9c:	cmp	x0, #0x0
  43cba0:	b.ne	43cbac <ferror@plt+0x3931c>  // b.any
  43cba4:	mov	x0, #0x0                   	// #0
  43cba8:	b	43ccd8 <ferror@plt+0x39448>
  43cbac:	ldr	x0, [sp, #72]
  43cbb0:	ldr	x0, [x0, #16]
  43cbb4:	cmp	x0, #0x0
  43cbb8:	b.ne	43cbd4 <ferror@plt+0x39344>  // b.any
  43cbbc:	adrp	x0, 462000 <warn@@Base+0x14330>
  43cbc0:	add	x0, x0, #0xcd8
  43cbc4:	bl	403840 <gettext@plt>
  43cbc8:	bl	43ae00 <ferror@plt+0x37570>
  43cbcc:	mov	x0, #0x0                   	// #0
  43cbd0:	b	43ccd8 <ferror@plt+0x39448>
  43cbd4:	ldr	x0, [sp, #24]
  43cbd8:	ldr	w0, [x0]
  43cbdc:	cmp	w0, #0x17
  43cbe0:	b.ne	43cc24 <ferror@plt+0x39394>  // b.any
  43cbe4:	ldr	x0, [sp, #24]
  43cbe8:	ldr	x0, [x0, #16]
  43cbec:	ldr	x0, [x0]
  43cbf0:	ldr	x0, [x0, #8]
  43cbf4:	ldr	x1, [sp, #32]
  43cbf8:	bl	4034b0 <strcmp@plt>
  43cbfc:	cmp	w0, #0x0
  43cc00:	b.ne	43cc0c <ferror@plt+0x3937c>  // b.any
  43cc04:	ldr	x0, [sp, #24]
  43cc08:	b	43ccd8 <ferror@plt+0x39448>
  43cc0c:	adrp	x0, 462000 <warn@@Base+0x14330>
  43cc10:	add	x0, x0, #0xcf8
  43cc14:	bl	403840 <gettext@plt>
  43cc18:	bl	43ae00 <ferror@plt+0x37570>
  43cc1c:	mov	x0, #0x0                   	// #0
  43cc20:	b	43ccd8 <ferror@plt+0x39448>
  43cc24:	mov	w2, #0x0                   	// #0
  43cc28:	mov	w1, #0x17                  	// #23
  43cc2c:	ldr	x0, [sp, #72]
  43cc30:	bl	43bc34 <ferror@plt+0x383a4>
  43cc34:	str	x0, [sp, #64]
  43cc38:	ldr	x0, [sp, #64]
  43cc3c:	cmp	x0, #0x0
  43cc40:	b.ne	43cc4c <ferror@plt+0x393bc>  // b.any
  43cc44:	mov	x0, #0x0                   	// #0
  43cc48:	b	43ccd8 <ferror@plt+0x39448>
  43cc4c:	mov	x0, #0x10                  	// #16
  43cc50:	bl	403290 <xmalloc@plt>
  43cc54:	str	x0, [sp, #56]
  43cc58:	mov	x2, #0x10                  	// #16
  43cc5c:	mov	w1, #0x0                   	// #0
  43cc60:	ldr	x0, [sp, #56]
  43cc64:	bl	403280 <memset@plt>
  43cc68:	ldr	x0, [sp, #56]
  43cc6c:	ldr	x1, [sp, #24]
  43cc70:	str	x1, [x0, #8]
  43cc74:	ldr	x0, [sp, #64]
  43cc78:	ldr	x1, [sp, #56]
  43cc7c:	str	x1, [x0, #16]
  43cc80:	ldr	x0, [sp, #72]
  43cc84:	ldr	x0, [x0, #16]
  43cc88:	add	x0, x0, #0x10
  43cc8c:	mov	w4, #0x3                   	// #3
  43cc90:	mov	w3, #0x1                   	// #1
  43cc94:	ldr	x2, [sp, #32]
  43cc98:	mov	x1, x0
  43cc9c:	ldr	x0, [sp, #72]
  43cca0:	bl	43ae38 <ferror@plt+0x375a8>
  43cca4:	str	x0, [sp, #48]
  43cca8:	ldr	x0, [sp, #48]
  43ccac:	cmp	x0, #0x0
  43ccb0:	b.ne	43ccbc <ferror@plt+0x3942c>  // b.any
  43ccb4:	mov	x0, #0x0                   	// #0
  43ccb8:	b	43ccd8 <ferror@plt+0x39448>
  43ccbc:	ldr	x0, [sp, #48]
  43ccc0:	ldr	x1, [sp, #64]
  43ccc4:	str	x1, [x0, #32]
  43ccc8:	ldr	x0, [sp, #56]
  43cccc:	ldr	x1, [sp, #48]
  43ccd0:	str	x1, [x0]
  43ccd4:	ldr	x0, [sp, #64]
  43ccd8:	ldp	x29, x30, [sp], #80
  43ccdc:	ret
  43cce0:	stp	x29, x30, [sp, #-64]!
  43cce4:	mov	x29, sp
  43cce8:	str	x19, [sp, #16]
  43ccec:	str	x0, [sp, #56]
  43ccf0:	str	x1, [sp, #48]
  43ccf4:	str	w2, [sp, #44]
  43ccf8:	ldr	x0, [sp, #48]
  43ccfc:	ldr	w0, [x0, #4]
  43cd00:	cmp	w0, #0x0
  43cd04:	b.eq	43cd50 <ferror@plt+0x394c0>  // b.none
  43cd08:	ldr	x0, [sp, #48]
  43cd0c:	ldr	w0, [x0, #4]
  43cd10:	ldr	w1, [sp, #44]
  43cd14:	cmp	w1, w0
  43cd18:	b.eq	43cd50 <ferror@plt+0x394c0>  // b.none
  43cd1c:	adrp	x0, 480000 <_sch_istable+0x1478>
  43cd20:	add	x0, x0, #0xf08
  43cd24:	ldr	x19, [x0]
  43cd28:	adrp	x0, 462000 <warn@@Base+0x14330>
  43cd2c:	add	x0, x0, #0xd20
  43cd30:	bl	403840 <gettext@plt>
  43cd34:	mov	x1, x0
  43cd38:	ldr	x0, [sp, #48]
  43cd3c:	ldr	w0, [x0, #4]
  43cd40:	ldr	w3, [sp, #44]
  43cd44:	mov	w2, w0
  43cd48:	mov	x0, x19
  43cd4c:	bl	403870 <fprintf@plt>
  43cd50:	ldr	x0, [sp, #48]
  43cd54:	ldr	w1, [sp, #44]
  43cd58:	str	w1, [x0, #4]
  43cd5c:	mov	w0, #0x1                   	// #1
  43cd60:	ldr	x19, [sp, #16]
  43cd64:	ldp	x29, x30, [sp], #64
  43cd68:	ret
  43cd6c:	stp	x29, x30, [sp, #-80]!
  43cd70:	mov	x29, sp
  43cd74:	str	x0, [sp, #24]
  43cd78:	str	x1, [sp, #16]
  43cd7c:	ldr	x0, [sp, #24]
  43cd80:	str	x0, [sp, #40]
  43cd84:	ldr	x0, [sp, #40]
  43cd88:	ldr	x0, [x0, #8]
  43cd8c:	cmp	x0, #0x0
  43cd90:	b.ne	43cdac <ferror@plt+0x3951c>  // b.any
  43cd94:	adrp	x0, 462000 <warn@@Base+0x14330>
  43cd98:	add	x0, x0, #0xd50
  43cd9c:	bl	403840 <gettext@plt>
  43cda0:	bl	43ae00 <ferror@plt+0x37570>
  43cda4:	mov	x0, #0x0                   	// #0
  43cda8:	b	43cf1c <ferror@plt+0x3968c>
  43cdac:	ldr	x0, [sp, #40]
  43cdb0:	ldr	x0, [x0, #32]
  43cdb4:	str	x0, [sp, #72]
  43cdb8:	b	43ce54 <ferror@plt+0x395c4>
  43cdbc:	ldr	x0, [sp, #72]
  43cdc0:	ldr	x0, [x0, #40]
  43cdc4:	cmp	x0, #0x0
  43cdc8:	b.eq	43ce48 <ferror@plt+0x395b8>  // b.none
  43cdcc:	ldr	x0, [sp, #72]
  43cdd0:	ldr	x0, [x0, #40]
  43cdd4:	ldr	x0, [x0]
  43cdd8:	str	x0, [sp, #56]
  43cddc:	b	43ce3c <ferror@plt+0x395ac>
  43cde0:	ldr	x0, [sp, #56]
  43cde4:	ldr	w0, [x0, #20]
  43cde8:	cmp	w0, #0x0
  43cdec:	b.ne	43ce30 <ferror@plt+0x395a0>  // b.any
  43cdf0:	ldr	x0, [sp, #56]
  43cdf4:	ldr	x0, [x0, #8]
  43cdf8:	ldrb	w1, [x0]
  43cdfc:	ldr	x0, [sp, #16]
  43ce00:	ldrb	w0, [x0]
  43ce04:	cmp	w1, w0
  43ce08:	b.ne	43ce30 <ferror@plt+0x395a0>  // b.any
  43ce0c:	ldr	x0, [sp, #56]
  43ce10:	ldr	x0, [x0, #8]
  43ce14:	ldr	x1, [sp, #16]
  43ce18:	bl	4034b0 <strcmp@plt>
  43ce1c:	cmp	w0, #0x0
  43ce20:	b.ne	43ce30 <ferror@plt+0x395a0>  // b.any
  43ce24:	ldr	x0, [sp, #56]
  43ce28:	ldr	x0, [x0, #32]
  43ce2c:	b	43cf1c <ferror@plt+0x3968c>
  43ce30:	ldr	x0, [sp, #56]
  43ce34:	ldr	x0, [x0]
  43ce38:	str	x0, [sp, #56]
  43ce3c:	ldr	x0, [sp, #56]
  43ce40:	cmp	x0, #0x0
  43ce44:	b.ne	43cde0 <ferror@plt+0x39550>  // b.any
  43ce48:	ldr	x0, [sp, #72]
  43ce4c:	ldr	x0, [x0, #8]
  43ce50:	str	x0, [sp, #72]
  43ce54:	ldr	x0, [sp, #72]
  43ce58:	cmp	x0, #0x0
  43ce5c:	b.ne	43cdbc <ferror@plt+0x3952c>  // b.any
  43ce60:	ldr	x0, [sp, #40]
  43ce64:	ldr	x0, [x0, #8]
  43ce68:	ldr	x0, [x0, #8]
  43ce6c:	str	x0, [sp, #64]
  43ce70:	b	43cf0c <ferror@plt+0x3967c>
  43ce74:	ldr	x0, [sp, #64]
  43ce78:	ldr	x0, [x0, #16]
  43ce7c:	cmp	x0, #0x0
  43ce80:	b.eq	43cf00 <ferror@plt+0x39670>  // b.none
  43ce84:	ldr	x0, [sp, #64]
  43ce88:	ldr	x0, [x0, #16]
  43ce8c:	ldr	x0, [x0]
  43ce90:	str	x0, [sp, #48]
  43ce94:	b	43cef4 <ferror@plt+0x39664>
  43ce98:	ldr	x0, [sp, #48]
  43ce9c:	ldr	w0, [x0, #20]
  43cea0:	cmp	w0, #0x0
  43cea4:	b.ne	43cee8 <ferror@plt+0x39658>  // b.any
  43cea8:	ldr	x0, [sp, #48]
  43ceac:	ldr	x0, [x0, #8]
  43ceb0:	ldrb	w1, [x0]
  43ceb4:	ldr	x0, [sp, #16]
  43ceb8:	ldrb	w0, [x0]
  43cebc:	cmp	w1, w0
  43cec0:	b.ne	43cee8 <ferror@plt+0x39658>  // b.any
  43cec4:	ldr	x0, [sp, #48]
  43cec8:	ldr	x0, [x0, #8]
  43cecc:	ldr	x1, [sp, #16]
  43ced0:	bl	4034b0 <strcmp@plt>
  43ced4:	cmp	w0, #0x0
  43ced8:	b.ne	43cee8 <ferror@plt+0x39658>  // b.any
  43cedc:	ldr	x0, [sp, #48]
  43cee0:	ldr	x0, [x0, #32]
  43cee4:	b	43cf1c <ferror@plt+0x3968c>
  43cee8:	ldr	x0, [sp, #48]
  43ceec:	ldr	x0, [x0]
  43cef0:	str	x0, [sp, #48]
  43cef4:	ldr	x0, [sp, #48]
  43cef8:	cmp	x0, #0x0
  43cefc:	b.ne	43ce98 <ferror@plt+0x39608>  // b.any
  43cf00:	ldr	x0, [sp, #64]
  43cf04:	ldr	x0, [x0]
  43cf08:	str	x0, [sp, #64]
  43cf0c:	ldr	x0, [sp, #64]
  43cf10:	cmp	x0, #0x0
  43cf14:	b.ne	43ce74 <ferror@plt+0x395e4>  // b.any
  43cf18:	mov	x0, #0x0                   	// #0
  43cf1c:	ldp	x29, x30, [sp], #80
  43cf20:	ret
  43cf24:	stp	x29, x30, [sp, #-80]!
  43cf28:	mov	x29, sp
  43cf2c:	str	x0, [sp, #40]
  43cf30:	str	x1, [sp, #32]
  43cf34:	str	w2, [sp, #28]
  43cf38:	ldr	x0, [sp, #40]
  43cf3c:	str	x0, [sp, #48]
  43cf40:	ldr	x0, [sp, #48]
  43cf44:	ldr	x0, [x0]
  43cf48:	str	x0, [sp, #72]
  43cf4c:	b	43d034 <ferror@plt+0x397a4>
  43cf50:	ldr	x0, [sp, #72]
  43cf54:	ldr	x0, [x0, #8]
  43cf58:	str	x0, [sp, #64]
  43cf5c:	b	43d01c <ferror@plt+0x3978c>
  43cf60:	ldr	x0, [sp, #64]
  43cf64:	ldr	x0, [x0, #16]
  43cf68:	cmp	x0, #0x0
  43cf6c:	b.eq	43d010 <ferror@plt+0x39780>  // b.none
  43cf70:	ldr	x0, [sp, #64]
  43cf74:	ldr	x0, [x0, #16]
  43cf78:	ldr	x0, [x0]
  43cf7c:	str	x0, [sp, #56]
  43cf80:	b	43d004 <ferror@plt+0x39774>
  43cf84:	ldr	x0, [sp, #56]
  43cf88:	ldr	w0, [x0, #20]
  43cf8c:	cmp	w0, #0x1
  43cf90:	b.ne	43cff8 <ferror@plt+0x39768>  // b.any
  43cf94:	ldr	w0, [sp, #28]
  43cf98:	cmp	w0, #0x0
  43cf9c:	b.eq	43cfb8 <ferror@plt+0x39728>  // b.none
  43cfa0:	ldr	x0, [sp, #56]
  43cfa4:	ldr	x0, [x0, #32]
  43cfa8:	ldr	w0, [x0]
  43cfac:	ldr	w1, [sp, #28]
  43cfb0:	cmp	w1, w0
  43cfb4:	b.ne	43cff8 <ferror@plt+0x39768>  // b.any
  43cfb8:	ldr	x0, [sp, #56]
  43cfbc:	ldr	x0, [x0, #8]
  43cfc0:	ldrb	w1, [x0]
  43cfc4:	ldr	x0, [sp, #32]
  43cfc8:	ldrb	w0, [x0]
  43cfcc:	cmp	w1, w0
  43cfd0:	b.ne	43cff8 <ferror@plt+0x39768>  // b.any
  43cfd4:	ldr	x0, [sp, #56]
  43cfd8:	ldr	x0, [x0, #8]
  43cfdc:	ldr	x1, [sp, #32]
  43cfe0:	bl	4034b0 <strcmp@plt>
  43cfe4:	cmp	w0, #0x0
  43cfe8:	b.ne	43cff8 <ferror@plt+0x39768>  // b.any
  43cfec:	ldr	x0, [sp, #56]
  43cff0:	ldr	x0, [x0, #32]
  43cff4:	b	43d044 <ferror@plt+0x397b4>
  43cff8:	ldr	x0, [sp, #56]
  43cffc:	ldr	x0, [x0]
  43d000:	str	x0, [sp, #56]
  43d004:	ldr	x0, [sp, #56]
  43d008:	cmp	x0, #0x0
  43d00c:	b.ne	43cf84 <ferror@plt+0x396f4>  // b.any
  43d010:	ldr	x0, [sp, #64]
  43d014:	ldr	x0, [x0]
  43d018:	str	x0, [sp, #64]
  43d01c:	ldr	x0, [sp, #64]
  43d020:	cmp	x0, #0x0
  43d024:	b.ne	43cf60 <ferror@plt+0x396d0>  // b.any
  43d028:	ldr	x0, [sp, #72]
  43d02c:	ldr	x0, [x0]
  43d030:	str	x0, [sp, #72]
  43d034:	ldr	x0, [sp, #72]
  43d038:	cmp	x0, #0x0
  43d03c:	b.ne	43cf50 <ferror@plt+0x396c0>  // b.any
  43d040:	mov	x0, #0x0                   	// #0
  43d044:	ldp	x29, x30, [sp], #80
  43d048:	ret
  43d04c:	stp	x29, x30, [sp, #-96]!
  43d050:	mov	x29, sp
  43d054:	stp	x19, x20, [sp, #16]
  43d058:	str	x0, [sp, #56]
  43d05c:	str	x1, [sp, #48]
  43d060:	str	x2, [sp, #40]
  43d064:	ldr	x0, [sp, #48]
  43d068:	ldr	w0, [x0]
  43d06c:	cmp	w0, #0x1
  43d070:	b.eq	43d090 <ferror@plt+0x39800>  // b.none
  43d074:	cmp	w0, #0x0
  43d078:	b.eq	43d088 <ferror@plt+0x397f8>  // b.none
  43d07c:	sub	w0, w0, #0x16
  43d080:	cmp	w0, #0x1
  43d084:	b.ls	43d090 <ferror@plt+0x39800>  // b.plast
  43d088:	ldr	x0, [sp, #48]
  43d08c:	b	43d1ac <ferror@plt+0x3991c>
  43d090:	nop
  43d094:	ldr	x0, [sp, #40]
  43d098:	str	x0, [sp, #88]
  43d09c:	b	43d114 <ferror@plt+0x39884>
  43d0a0:	ldr	x0, [sp, #88]
  43d0a4:	ldr	x0, [x0, #8]
  43d0a8:	ldr	x1, [sp, #48]
  43d0ac:	cmp	x1, x0
  43d0b0:	b.eq	43d0c8 <ferror@plt+0x39838>  // b.none
  43d0b4:	ldr	x0, [sp, #88]
  43d0b8:	ldr	x0, [x0]
  43d0bc:	ldr	x1, [sp, #88]
  43d0c0:	cmp	x1, x0
  43d0c4:	b.ne	43d108 <ferror@plt+0x39878>  // b.any
  43d0c8:	adrp	x0, 480000 <_sch_istable+0x1478>
  43d0cc:	add	x0, x0, #0xf08
  43d0d0:	ldr	x19, [x0]
  43d0d4:	adrp	x0, 462000 <warn@@Base+0x14330>
  43d0d8:	add	x0, x0, #0xd88
  43d0dc:	bl	403840 <gettext@plt>
  43d0e0:	mov	x20, x0
  43d0e4:	ldr	x1, [sp, #48]
  43d0e8:	ldr	x0, [sp, #56]
  43d0ec:	bl	43d214 <ferror@plt+0x39984>
  43d0f0:	mov	x2, x0
  43d0f4:	mov	x1, x20
  43d0f8:	mov	x0, x19
  43d0fc:	bl	403870 <fprintf@plt>
  43d100:	mov	x0, #0x0                   	// #0
  43d104:	b	43d1ac <ferror@plt+0x3991c>
  43d108:	ldr	x0, [sp, #88]
  43d10c:	ldr	x0, [x0]
  43d110:	str	x0, [sp, #88]
  43d114:	ldr	x0, [sp, #88]
  43d118:	cmp	x0, #0x0
  43d11c:	b.ne	43d0a0 <ferror@plt+0x39810>  // b.any
  43d120:	ldr	x0, [sp, #40]
  43d124:	str	x0, [sp, #72]
  43d128:	ldr	x0, [sp, #48]
  43d12c:	str	x0, [sp, #80]
  43d130:	ldr	x0, [sp, #48]
  43d134:	ldr	w0, [x0]
  43d138:	sub	w0, w0, #0x16
  43d13c:	cmp	w0, #0x1
  43d140:	b.ls	43d18c <ferror@plt+0x398fc>  // b.plast
  43d144:	ldr	x0, [sp, #48]
  43d148:	ldr	x0, [x0, #16]
  43d14c:	ldr	x0, [x0]
  43d150:	ldr	x0, [x0]
  43d154:	cmp	x0, #0x0
  43d158:	b.eq	43d184 <ferror@plt+0x398f4>  // b.none
  43d15c:	ldr	x0, [sp, #48]
  43d160:	ldr	x0, [x0, #16]
  43d164:	ldr	x0, [x0]
  43d168:	ldr	x0, [x0]
  43d16c:	add	x1, sp, #0x48
  43d170:	mov	x2, x1
  43d174:	mov	x1, x0
  43d178:	ldr	x0, [sp, #56]
  43d17c:	bl	43d04c <ferror@plt+0x397bc>
  43d180:	b	43d1ac <ferror@plt+0x3991c>
  43d184:	ldr	x0, [sp, #48]
  43d188:	b	43d1ac <ferror@plt+0x3991c>
  43d18c:	ldr	x0, [sp, #48]
  43d190:	ldr	x0, [x0, #16]
  43d194:	ldr	x0, [x0, #8]
  43d198:	add	x1, sp, #0x48
  43d19c:	mov	x2, x1
  43d1a0:	mov	x1, x0
  43d1a4:	ldr	x0, [sp, #56]
  43d1a8:	bl	43d04c <ferror@plt+0x397bc>
  43d1ac:	ldp	x19, x20, [sp, #16]
  43d1b0:	ldp	x29, x30, [sp], #96
  43d1b4:	ret
  43d1b8:	stp	x29, x30, [sp, #-32]!
  43d1bc:	mov	x29, sp
  43d1c0:	str	x0, [sp, #24]
  43d1c4:	str	x1, [sp, #16]
  43d1c8:	ldr	x0, [sp, #16]
  43d1cc:	cmp	x0, #0x0
  43d1d0:	b.ne	43d1dc <ferror@plt+0x3994c>  // b.any
  43d1d4:	mov	w0, #0x0                   	// #0
  43d1d8:	b	43d20c <ferror@plt+0x3997c>
  43d1dc:	mov	x2, #0x0                   	// #0
  43d1e0:	ldr	x1, [sp, #16]
  43d1e4:	ldr	x0, [sp, #24]
  43d1e8:	bl	43d04c <ferror@plt+0x397bc>
  43d1ec:	str	x0, [sp, #16]
  43d1f0:	ldr	x0, [sp, #16]
  43d1f4:	cmp	x0, #0x0
  43d1f8:	b.ne	43d204 <ferror@plt+0x39974>  // b.any
  43d1fc:	mov	w0, #0x0                   	// #0
  43d200:	b	43d20c <ferror@plt+0x3997c>
  43d204:	ldr	x0, [sp, #16]
  43d208:	ldr	w0, [x0]
  43d20c:	ldp	x29, x30, [sp], #32
  43d210:	ret
  43d214:	stp	x29, x30, [sp, #-32]!
  43d218:	mov	x29, sp
  43d21c:	str	x0, [sp, #24]
  43d220:	str	x1, [sp, #16]
  43d224:	ldr	x0, [sp, #16]
  43d228:	ldr	w0, [x0]
  43d22c:	cmp	w0, #0x1
  43d230:	b.ne	43d27c <ferror@plt+0x399ec>  // b.any
  43d234:	ldr	x0, [sp, #16]
  43d238:	ldr	x0, [x0, #16]
  43d23c:	ldr	x0, [x0]
  43d240:	ldr	x0, [x0]
  43d244:	cmp	x0, #0x0
  43d248:	b.eq	43d26c <ferror@plt+0x399dc>  // b.none
  43d24c:	ldr	x0, [sp, #16]
  43d250:	ldr	x0, [x0, #16]
  43d254:	ldr	x0, [x0]
  43d258:	ldr	x0, [x0]
  43d25c:	mov	x1, x0
  43d260:	ldr	x0, [sp, #24]
  43d264:	bl	43d214 <ferror@plt+0x39984>
  43d268:	b	43d2b4 <ferror@plt+0x39a24>
  43d26c:	ldr	x0, [sp, #16]
  43d270:	ldr	x0, [x0, #16]
  43d274:	ldr	x0, [x0, #8]
  43d278:	b	43d2b4 <ferror@plt+0x39a24>
  43d27c:	ldr	x0, [sp, #16]
  43d280:	ldr	w0, [x0]
  43d284:	cmp	w0, #0x16
  43d288:	b.eq	43d29c <ferror@plt+0x39a0c>  // b.none
  43d28c:	ldr	x0, [sp, #16]
  43d290:	ldr	w0, [x0]
  43d294:	cmp	w0, #0x17
  43d298:	b.ne	43d2b0 <ferror@plt+0x39a20>  // b.any
  43d29c:	ldr	x0, [sp, #16]
  43d2a0:	ldr	x0, [x0, #16]
  43d2a4:	ldr	x0, [x0]
  43d2a8:	ldr	x0, [x0, #8]
  43d2ac:	b	43d2b4 <ferror@plt+0x39a24>
  43d2b0:	mov	x0, #0x0                   	// #0
  43d2b4:	ldp	x29, x30, [sp], #32
  43d2b8:	ret
  43d2bc:	stp	x29, x30, [sp, #-32]!
  43d2c0:	mov	x29, sp
  43d2c4:	str	x0, [sp, #24]
  43d2c8:	str	x1, [sp, #16]
  43d2cc:	ldr	x0, [sp, #16]
  43d2d0:	cmp	x0, #0x0
  43d2d4:	b.ne	43d2e0 <ferror@plt+0x39a50>  // b.any
  43d2d8:	mov	x0, #0x0                   	// #0
  43d2dc:	b	43d384 <ferror@plt+0x39af4>
  43d2e0:	ldr	x0, [sp, #16]
  43d2e4:	ldr	w0, [x0, #4]
  43d2e8:	cmp	w0, #0x0
  43d2ec:	b.eq	43d300 <ferror@plt+0x39a70>  // b.none
  43d2f0:	ldr	x0, [sp, #16]
  43d2f4:	ldr	w0, [x0, #4]
  43d2f8:	mov	w0, w0
  43d2fc:	b	43d384 <ferror@plt+0x39af4>
  43d300:	ldr	x0, [sp, #16]
  43d304:	ldr	w0, [x0]
  43d308:	cmp	w0, #0x1
  43d30c:	b.eq	43d32c <ferror@plt+0x39a9c>  // b.none
  43d310:	cmp	w0, #0x0
  43d314:	b.eq	43d324 <ferror@plt+0x39a94>  // b.none
  43d318:	sub	w0, w0, #0x16
  43d31c:	cmp	w0, #0x1
  43d320:	b.ls	43d36c <ferror@plt+0x39adc>  // b.plast
  43d324:	mov	x0, #0x0                   	// #0
  43d328:	b	43d384 <ferror@plt+0x39af4>
  43d32c:	ldr	x0, [sp, #16]
  43d330:	ldr	x0, [x0, #16]
  43d334:	ldr	x0, [x0]
  43d338:	ldr	x0, [x0]
  43d33c:	cmp	x0, #0x0
  43d340:	b.eq	43d364 <ferror@plt+0x39ad4>  // b.none
  43d344:	ldr	x0, [sp, #16]
  43d348:	ldr	x0, [x0, #16]
  43d34c:	ldr	x0, [x0]
  43d350:	ldr	x0, [x0]
  43d354:	mov	x1, x0
  43d358:	ldr	x0, [sp, #24]
  43d35c:	bl	43d2bc <ferror@plt+0x39a2c>
  43d360:	b	43d384 <ferror@plt+0x39af4>
  43d364:	mov	x0, #0x0                   	// #0
  43d368:	b	43d384 <ferror@plt+0x39af4>
  43d36c:	ldr	x0, [sp, #16]
  43d370:	ldr	x0, [x0, #16]
  43d374:	ldr	x0, [x0, #8]
  43d378:	mov	x1, x0
  43d37c:	ldr	x0, [sp, #24]
  43d380:	bl	43d2bc <ferror@plt+0x39a2c>
  43d384:	ldp	x29, x30, [sp], #32
  43d388:	ret
  43d38c:	stp	x29, x30, [sp, #-32]!
  43d390:	mov	x29, sp
  43d394:	str	x0, [sp, #24]
  43d398:	str	x1, [sp, #16]
  43d39c:	ldr	x0, [sp, #16]
  43d3a0:	cmp	x0, #0x0
  43d3a4:	b.ne	43d3b0 <ferror@plt+0x39b20>  // b.any
  43d3a8:	mov	x0, #0x0                   	// #0
  43d3ac:	b	43d414 <ferror@plt+0x39b84>
  43d3b0:	mov	x2, #0x0                   	// #0
  43d3b4:	ldr	x1, [sp, #16]
  43d3b8:	ldr	x0, [sp, #24]
  43d3bc:	bl	43d04c <ferror@plt+0x397bc>
  43d3c0:	str	x0, [sp, #16]
  43d3c4:	ldr	x0, [sp, #16]
  43d3c8:	cmp	x0, #0x0
  43d3cc:	b.ne	43d3d8 <ferror@plt+0x39b48>  // b.any
  43d3d0:	mov	x0, #0x0                   	// #0
  43d3d4:	b	43d414 <ferror@plt+0x39b84>
  43d3d8:	ldr	x0, [sp, #16]
  43d3dc:	ldr	w0, [x0]
  43d3e0:	cmp	w0, #0xd
  43d3e4:	b.eq	43d3f8 <ferror@plt+0x39b68>  // b.none
  43d3e8:	cmp	w0, #0x13
  43d3ec:	b.eq	43d408 <ferror@plt+0x39b78>  // b.none
  43d3f0:	mov	x0, #0x0                   	// #0
  43d3f4:	b	43d414 <ferror@plt+0x39b84>
  43d3f8:	ldr	x0, [sp, #16]
  43d3fc:	ldr	x0, [x0, #16]
  43d400:	ldr	x0, [x0]
  43d404:	b	43d414 <ferror@plt+0x39b84>
  43d408:	ldr	x0, [sp, #16]
  43d40c:	ldr	x0, [x0, #16]
  43d410:	ldr	x0, [x0]
  43d414:	ldp	x29, x30, [sp], #32
  43d418:	ret
  43d41c:	stp	x29, x30, [sp, #-48]!
  43d420:	mov	x29, sp
  43d424:	str	x0, [sp, #40]
  43d428:	str	x1, [sp, #32]
  43d42c:	str	x2, [sp, #24]
  43d430:	ldr	x0, [sp, #32]
  43d434:	cmp	x0, #0x0
  43d438:	b.ne	43d444 <ferror@plt+0x39bb4>  // b.any
  43d43c:	mov	x0, #0x0                   	// #0
  43d440:	b	43d4d0 <ferror@plt+0x39c40>
  43d444:	mov	x2, #0x0                   	// #0
  43d448:	ldr	x1, [sp, #32]
  43d44c:	ldr	x0, [sp, #40]
  43d450:	bl	43d04c <ferror@plt+0x397bc>
  43d454:	str	x0, [sp, #32]
  43d458:	ldr	x0, [sp, #32]
  43d45c:	cmp	x0, #0x0
  43d460:	b.ne	43d46c <ferror@plt+0x39bdc>  // b.any
  43d464:	mov	x0, #0x0                   	// #0
  43d468:	b	43d4d0 <ferror@plt+0x39c40>
  43d46c:	ldr	x0, [sp, #32]
  43d470:	ldr	w0, [x0]
  43d474:	cmp	w0, #0xd
  43d478:	b.eq	43d48c <ferror@plt+0x39bfc>  // b.none
  43d47c:	cmp	w0, #0x13
  43d480:	b.eq	43d4b0 <ferror@plt+0x39c20>  // b.none
  43d484:	mov	x0, #0x0                   	// #0
  43d488:	b	43d4d0 <ferror@plt+0x39c40>
  43d48c:	ldr	x0, [sp, #32]
  43d490:	ldr	x0, [x0, #16]
  43d494:	ldr	w1, [x0, #16]
  43d498:	ldr	x0, [sp, #24]
  43d49c:	str	w1, [x0]
  43d4a0:	ldr	x0, [sp, #32]
  43d4a4:	ldr	x0, [x0, #16]
  43d4a8:	ldr	x0, [x0, #8]
  43d4ac:	b	43d4d0 <ferror@plt+0x39c40>
  43d4b0:	ldr	x0, [sp, #32]
  43d4b4:	ldr	x0, [x0, #16]
  43d4b8:	ldr	w1, [x0, #24]
  43d4bc:	ldr	x0, [sp, #24]
  43d4c0:	str	w1, [x0]
  43d4c4:	ldr	x0, [sp, #32]
  43d4c8:	ldr	x0, [x0, #16]
  43d4cc:	ldr	x0, [x0, #16]
  43d4d0:	ldp	x29, x30, [sp], #48
  43d4d4:	ret
  43d4d8:	stp	x29, x30, [sp, #-32]!
  43d4dc:	mov	x29, sp
  43d4e0:	str	x0, [sp, #24]
  43d4e4:	str	x1, [sp, #16]
  43d4e8:	ldr	x0, [sp, #16]
  43d4ec:	cmp	x0, #0x0
  43d4f0:	b.ne	43d4fc <ferror@plt+0x39c6c>  // b.any
  43d4f4:	mov	x0, #0x0                   	// #0
  43d4f8:	b	43d590 <ferror@plt+0x39d00>
  43d4fc:	mov	x2, #0x0                   	// #0
  43d500:	ldr	x1, [sp, #16]
  43d504:	ldr	x0, [sp, #24]
  43d508:	bl	43d04c <ferror@plt+0x397bc>
  43d50c:	str	x0, [sp, #16]
  43d510:	ldr	x0, [sp, #16]
  43d514:	cmp	x0, #0x0
  43d518:	b.ne	43d524 <ferror@plt+0x39c94>  // b.any
  43d51c:	mov	x0, #0x0                   	// #0
  43d520:	b	43d590 <ferror@plt+0x39d00>
  43d524:	ldr	x0, [sp, #16]
  43d528:	ldr	w0, [x0]
  43d52c:	cmp	w0, #0x15
  43d530:	b.eq	43d588 <ferror@plt+0x39cf8>  // b.none
  43d534:	cmp	w0, #0x15
  43d538:	b.hi	43d55c <ferror@plt+0x39ccc>  // b.pmore
  43d53c:	cmp	w0, #0x14
  43d540:	b.eq	43d57c <ferror@plt+0x39cec>  // b.none
  43d544:	cmp	w0, #0x14
  43d548:	b.hi	43d55c <ferror@plt+0x39ccc>  // b.pmore
  43d54c:	cmp	w0, #0xc
  43d550:	b.eq	43d564 <ferror@plt+0x39cd4>  // b.none
  43d554:	cmp	w0, #0xe
  43d558:	b.eq	43d570 <ferror@plt+0x39ce0>  // b.none
  43d55c:	mov	x0, #0x0                   	// #0
  43d560:	b	43d590 <ferror@plt+0x39d00>
  43d564:	ldr	x0, [sp, #16]
  43d568:	ldr	x0, [x0, #16]
  43d56c:	b	43d590 <ferror@plt+0x39d00>
  43d570:	ldr	x0, [sp, #16]
  43d574:	ldr	x0, [x0, #16]
  43d578:	b	43d590 <ferror@plt+0x39d00>
  43d57c:	ldr	x0, [sp, #16]
  43d580:	ldr	x0, [x0, #16]
  43d584:	b	43d590 <ferror@plt+0x39d00>
  43d588:	ldr	x0, [sp, #16]
  43d58c:	ldr	x0, [x0, #16]
  43d590:	ldp	x29, x30, [sp], #32
  43d594:	ret
  43d598:	stp	x29, x30, [sp, #-32]!
  43d59c:	mov	x29, sp
  43d5a0:	str	x0, [sp, #24]
  43d5a4:	str	x1, [sp, #16]
  43d5a8:	ldr	x0, [sp, #16]
  43d5ac:	cmp	x0, #0x0
  43d5b0:	b.ne	43d5bc <ferror@plt+0x39d2c>  // b.any
  43d5b4:	mov	x0, #0x0                   	// #0
  43d5b8:	b	43d60c <ferror@plt+0x39d7c>
  43d5bc:	mov	x2, #0x0                   	// #0
  43d5c0:	ldr	x1, [sp, #16]
  43d5c4:	ldr	x0, [sp, #24]
  43d5c8:	bl	43d04c <ferror@plt+0x397bc>
  43d5cc:	str	x0, [sp, #16]
  43d5d0:	ldr	x0, [sp, #16]
  43d5d4:	cmp	x0, #0x0
  43d5d8:	b.ne	43d5e4 <ferror@plt+0x39d54>  // b.any
  43d5dc:	mov	x0, #0x0                   	// #0
  43d5e0:	b	43d60c <ferror@plt+0x39d7c>
  43d5e4:	ldr	x0, [sp, #16]
  43d5e8:	ldr	w0, [x0]
  43d5ec:	sub	w0, w0, #0x7
  43d5f0:	cmp	w0, #0x3
  43d5f4:	b.ls	43d600 <ferror@plt+0x39d70>  // b.plast
  43d5f8:	mov	x0, #0x0                   	// #0
  43d5fc:	b	43d60c <ferror@plt+0x39d7c>
  43d600:	ldr	x0, [sp, #16]
  43d604:	ldr	x0, [x0, #16]
  43d608:	ldr	x0, [x0]
  43d60c:	ldp	x29, x30, [sp], #32
  43d610:	ret
  43d614:	sub	sp, sp, #0x10
  43d618:	str	x0, [sp, #8]
  43d61c:	str	x1, [sp]
  43d620:	ldr	x0, [sp]
  43d624:	cmp	x0, #0x0
  43d628:	b.ne	43d634 <ferror@plt+0x39da4>  // b.any
  43d62c:	mov	x0, #0x0                   	// #0
  43d630:	b	43d63c <ferror@plt+0x39dac>
  43d634:	ldr	x0, [sp]
  43d638:	ldr	x0, [x0, #8]
  43d63c:	add	sp, sp, #0x10
  43d640:	ret
  43d644:	sub	sp, sp, #0x10
  43d648:	str	x0, [sp, #8]
  43d64c:	str	x1, [sp]
  43d650:	ldr	x0, [sp]
  43d654:	cmp	x0, #0x0
  43d658:	b.ne	43d664 <ferror@plt+0x39dd4>  // b.any
  43d65c:	mov	x0, #0x0                   	// #0
  43d660:	b	43d66c <ferror@plt+0x39ddc>
  43d664:	ldr	x0, [sp]
  43d668:	ldr	x0, [x0]
  43d66c:	add	sp, sp, #0x10
  43d670:	ret
  43d674:	sub	sp, sp, #0x10
  43d678:	str	x0, [sp, #8]
  43d67c:	str	x1, [sp]
  43d680:	ldr	x0, [sp]
  43d684:	cmp	x0, #0x0
  43d688:	b.eq	43d69c <ferror@plt+0x39e0c>  // b.none
  43d68c:	ldr	x0, [sp]
  43d690:	ldr	w0, [x0, #20]
  43d694:	cmp	w0, #0x0
  43d698:	b.eq	43d6a4 <ferror@plt+0x39e14>  // b.none
  43d69c:	mov	x0, #0xffffffffffffffff    	// #-1
  43d6a0:	b	43d6b0 <ferror@plt+0x39e20>
  43d6a4:	ldr	x0, [sp]
  43d6a8:	ldr	w0, [x0, #24]
  43d6ac:	mov	w0, w0
  43d6b0:	add	sp, sp, #0x10
  43d6b4:	ret
  43d6b8:	sub	sp, sp, #0x10
  43d6bc:	str	x0, [sp, #8]
  43d6c0:	str	x1, [sp]
  43d6c4:	ldr	x0, [sp]
  43d6c8:	cmp	x0, #0x0
  43d6cc:	b.eq	43d6e0 <ferror@plt+0x39e50>  // b.none
  43d6d0:	ldr	x0, [sp]
  43d6d4:	ldr	w0, [x0, #20]
  43d6d8:	cmp	w0, #0x0
  43d6dc:	b.eq	43d6e8 <ferror@plt+0x39e58>  // b.none
  43d6e0:	mov	x0, #0xffffffffffffffff    	// #-1
  43d6e4:	b	43d6f4 <ferror@plt+0x39e64>
  43d6e8:	ldr	x0, [sp]
  43d6ec:	ldr	w0, [x0, #28]
  43d6f0:	mov	w0, w0
  43d6f4:	add	sp, sp, #0x10
  43d6f8:	ret
  43d6fc:	sub	sp, sp, #0x10
  43d700:	str	x0, [sp, #8]
  43d704:	str	x1, [sp]
  43d708:	ldr	x0, [sp]
  43d70c:	cmp	x0, #0x0
  43d710:	b.ne	43d71c <ferror@plt+0x39e8c>  // b.any
  43d714:	mov	w0, #0x3                   	// #3
  43d718:	b	43d724 <ferror@plt+0x39e94>
  43d71c:	ldr	x0, [sp]
  43d720:	ldr	w0, [x0, #16]
  43d724:	add	sp, sp, #0x10
  43d728:	ret
  43d72c:	sub	sp, sp, #0x10
  43d730:	str	x0, [sp, #8]
  43d734:	str	x1, [sp]
  43d738:	ldr	x0, [sp]
  43d73c:	cmp	x0, #0x0
  43d740:	b.eq	43d754 <ferror@plt+0x39ec4>  // b.none
  43d744:	ldr	x0, [sp]
  43d748:	ldr	w0, [x0, #20]
  43d74c:	cmp	w0, #0x0
  43d750:	b.ne	43d75c <ferror@plt+0x39ecc>  // b.any
  43d754:	mov	x0, #0x0                   	// #0
  43d758:	b	43d764 <ferror@plt+0x39ed4>
  43d75c:	ldr	x0, [sp]
  43d760:	ldr	x0, [x0, #24]
  43d764:	add	sp, sp, #0x10
  43d768:	ret
  43d76c:	stp	x29, x30, [sp, #-96]!
  43d770:	mov	x29, sp
  43d774:	str	x0, [sp, #40]
  43d778:	str	x1, [sp, #32]
  43d77c:	str	x2, [sp, #24]
  43d780:	ldr	x0, [sp, #40]
  43d784:	str	x0, [sp, #56]
  43d788:	ldr	x0, [sp, #56]
  43d78c:	ldr	w0, [x0, #48]
  43d790:	add	w1, w0, #0x1
  43d794:	ldr	x0, [sp, #56]
  43d798:	str	w1, [x0, #48]
  43d79c:	ldr	x0, [sp, #56]
  43d7a0:	ldr	w1, [x0, #52]
  43d7a4:	ldr	x0, [sp, #56]
  43d7a8:	str	w1, [x0, #56]
  43d7ac:	ldr	x0, [sp, #56]
  43d7b0:	str	xzr, [x0, #80]
  43d7b4:	ldr	x0, [sp, #56]
  43d7b8:	ldr	x0, [x0]
  43d7bc:	str	x0, [sp, #88]
  43d7c0:	b	43d90c <ferror@plt+0x3a07c>
  43d7c4:	ldr	x0, [sp, #88]
  43d7c8:	ldr	x1, [x0, #16]
  43d7cc:	ldr	x0, [sp, #56]
  43d7d0:	str	x1, [x0, #64]
  43d7d4:	ldr	x0, [sp, #56]
  43d7d8:	str	wzr, [x0, #72]
  43d7dc:	ldr	x0, [sp, #32]
  43d7e0:	ldr	x2, [x0]
  43d7e4:	ldr	x0, [sp, #88]
  43d7e8:	ldr	x0, [x0, #8]
  43d7ec:	ldr	x0, [x0, #8]
  43d7f0:	mov	x1, x0
  43d7f4:	ldr	x0, [sp, #24]
  43d7f8:	blr	x2
  43d7fc:	cmp	w0, #0x0
  43d800:	b.ne	43d80c <ferror@plt+0x39f7c>  // b.any
  43d804:	mov	w0, #0x0                   	// #0
  43d808:	b	43d91c <ferror@plt+0x3a08c>
  43d80c:	mov	w0, #0x1                   	// #1
  43d810:	str	w0, [sp, #76]
  43d814:	ldr	x0, [sp, #88]
  43d818:	ldr	x0, [x0, #8]
  43d81c:	str	x0, [sp, #80]
  43d820:	b	43d8d0 <ferror@plt+0x3a040>
  43d824:	ldr	w0, [sp, #76]
  43d828:	cmp	w0, #0x0
  43d82c:	b.eq	43d838 <ferror@plt+0x39fa8>  // b.none
  43d830:	str	wzr, [sp, #76]
  43d834:	b	43d864 <ferror@plt+0x39fd4>
  43d838:	ldr	x0, [sp, #32]
  43d83c:	ldr	x2, [x0, #8]
  43d840:	ldr	x0, [sp, #80]
  43d844:	ldr	x0, [x0, #8]
  43d848:	mov	x1, x0
  43d84c:	ldr	x0, [sp, #24]
  43d850:	blr	x2
  43d854:	cmp	w0, #0x0
  43d858:	b.ne	43d864 <ferror@plt+0x39fd4>  // b.any
  43d85c:	mov	w0, #0x0                   	// #0
  43d860:	b	43d91c <ferror@plt+0x3a08c>
  43d864:	ldr	x0, [sp, #80]
  43d868:	ldr	x0, [x0, #16]
  43d86c:	cmp	x0, #0x0
  43d870:	b.eq	43d8c4 <ferror@plt+0x3a034>  // b.none
  43d874:	ldr	x0, [sp, #80]
  43d878:	ldr	x0, [x0, #16]
  43d87c:	ldr	x0, [x0]
  43d880:	str	x0, [sp, #64]
  43d884:	b	43d8b8 <ferror@plt+0x3a028>
  43d888:	ldr	x3, [sp, #64]
  43d88c:	ldr	x2, [sp, #24]
  43d890:	ldr	x1, [sp, #32]
  43d894:	ldr	x0, [sp, #56]
  43d898:	bl	43d924 <ferror@plt+0x3a094>
  43d89c:	cmp	w0, #0x0
  43d8a0:	b.ne	43d8ac <ferror@plt+0x3a01c>  // b.any
  43d8a4:	mov	w0, #0x0                   	// #0
  43d8a8:	b	43d91c <ferror@plt+0x3a08c>
  43d8ac:	ldr	x0, [sp, #64]
  43d8b0:	ldr	x0, [x0]
  43d8b4:	str	x0, [sp, #64]
  43d8b8:	ldr	x0, [sp, #64]
  43d8bc:	cmp	x0, #0x0
  43d8c0:	b.ne	43d888 <ferror@plt+0x39ff8>  // b.any
  43d8c4:	ldr	x0, [sp, #80]
  43d8c8:	ldr	x0, [x0]
  43d8cc:	str	x0, [sp, #80]
  43d8d0:	ldr	x0, [sp, #80]
  43d8d4:	cmp	x0, #0x0
  43d8d8:	b.ne	43d824 <ferror@plt+0x39f94>  // b.any
  43d8dc:	mov	x3, #0xffffffffffffffff    	// #-1
  43d8e0:	ldr	x2, [sp, #24]
  43d8e4:	ldr	x1, [sp, #32]
  43d8e8:	ldr	x0, [sp, #56]
  43d8ec:	bl	43f174 <ferror@plt+0x3b8e4>
  43d8f0:	cmp	w0, #0x0
  43d8f4:	b.ne	43d900 <ferror@plt+0x3a070>  // b.any
  43d8f8:	mov	w0, #0x0                   	// #0
  43d8fc:	b	43d91c <ferror@plt+0x3a08c>
  43d900:	ldr	x0, [sp, #88]
  43d904:	ldr	x0, [x0]
  43d908:	str	x0, [sp, #88]
  43d90c:	ldr	x0, [sp, #88]
  43d910:	cmp	x0, #0x0
  43d914:	b.ne	43d7c4 <ferror@plt+0x39f34>  // b.any
  43d918:	mov	w0, #0x1                   	// #1
  43d91c:	ldp	x29, x30, [sp], #96
  43d920:	ret
  43d924:	stp	x29, x30, [sp, #-48]!
  43d928:	mov	x29, sp
  43d92c:	str	x0, [sp, #40]
  43d930:	str	x1, [sp, #32]
  43d934:	str	x2, [sp, #24]
  43d938:	str	x3, [sp, #16]
  43d93c:	ldr	x0, [sp, #16]
  43d940:	ldr	w0, [x0, #20]
  43d944:	cmp	w0, #0x6
  43d948:	b.eq	43db44 <ferror@plt+0x3a2b4>  // b.none
  43d94c:	cmp	w0, #0x6
  43d950:	b.hi	43dba4 <ferror@plt+0x3a314>  // b.pmore
  43d954:	cmp	w0, #0x5
  43d958:	b.eq	43db20 <ferror@plt+0x3a290>  // b.none
  43d95c:	cmp	w0, #0x5
  43d960:	b.hi	43dba4 <ferror@plt+0x3a314>  // b.pmore
  43d964:	cmp	w0, #0x4
  43d968:	b.eq	43daf8 <ferror@plt+0x3a268>  // b.none
  43d96c:	cmp	w0, #0x4
  43d970:	b.hi	43dba4 <ferror@plt+0x3a314>  // b.pmore
  43d974:	cmp	w0, #0x3
  43d978:	b.eq	43dac0 <ferror@plt+0x3a230>  // b.none
  43d97c:	cmp	w0, #0x3
  43d980:	b.hi	43dba4 <ferror@plt+0x3a314>  // b.pmore
  43d984:	cmp	w0, #0x2
  43d988:	b.eq	43da54 <ferror@plt+0x3a1c4>  // b.none
  43d98c:	cmp	w0, #0x2
  43d990:	b.hi	43dba4 <ferror@plt+0x3a314>  // b.pmore
  43d994:	cmp	w0, #0x0
  43d998:	b.eq	43d9a8 <ferror@plt+0x3a118>  // b.none
  43d99c:	cmp	w0, #0x1
  43d9a0:	b.eq	43da04 <ferror@plt+0x3a174>  // b.none
  43d9a4:	b	43dba4 <ferror@plt+0x3a314>
  43d9a8:	ldr	x0, [sp, #16]
  43d9ac:	ldr	x0, [x0, #32]
  43d9b0:	ldr	x4, [sp, #16]
  43d9b4:	mov	x3, x0
  43d9b8:	ldr	x2, [sp, #24]
  43d9bc:	ldr	x1, [sp, #32]
  43d9c0:	ldr	x0, [sp, #40]
  43d9c4:	bl	43dbb0 <ferror@plt+0x3a320>
  43d9c8:	cmp	w0, #0x0
  43d9cc:	b.eq	43d9f4 <ferror@plt+0x3a164>  // b.none
  43d9d0:	ldr	x0, [sp, #32]
  43d9d4:	ldr	x2, [x0, #256]
  43d9d8:	ldr	x0, [sp, #16]
  43d9dc:	ldr	x0, [x0, #8]
  43d9e0:	mov	x1, x0
  43d9e4:	ldr	x0, [sp, #24]
  43d9e8:	blr	x2
  43d9ec:	cmp	w0, #0x0
  43d9f0:	b.ne	43d9fc <ferror@plt+0x3a16c>  // b.any
  43d9f4:	mov	w0, #0x0                   	// #0
  43d9f8:	b	43dba8 <ferror@plt+0x3a318>
  43d9fc:	mov	w0, #0x1                   	// #1
  43da00:	b	43dba8 <ferror@plt+0x3a318>
  43da04:	ldr	x0, [sp, #16]
  43da08:	ldr	x0, [x0, #32]
  43da0c:	ldr	x4, [sp, #16]
  43da10:	mov	x3, x0
  43da14:	ldr	x2, [sp, #24]
  43da18:	ldr	x1, [sp, #32]
  43da1c:	ldr	x0, [sp, #40]
  43da20:	bl	43dbb0 <ferror@plt+0x3a320>
  43da24:	cmp	w0, #0x0
  43da28:	b.ne	43da34 <ferror@plt+0x3a1a4>  // b.any
  43da2c:	mov	w0, #0x0                   	// #0
  43da30:	b	43dba8 <ferror@plt+0x3a318>
  43da34:	ldr	x0, [sp, #32]
  43da38:	ldr	x2, [x0, #264]
  43da3c:	ldr	x0, [sp, #16]
  43da40:	ldr	x0, [x0, #8]
  43da44:	mov	x1, x0
  43da48:	ldr	x0, [sp, #24]
  43da4c:	blr	x2
  43da50:	b	43dba8 <ferror@plt+0x3a318>
  43da54:	ldr	x0, [sp, #16]
  43da58:	ldr	x0, [x0, #32]
  43da5c:	ldr	x0, [x0, #8]
  43da60:	mov	x4, #0x0                   	// #0
  43da64:	mov	x3, x0
  43da68:	ldr	x2, [sp, #24]
  43da6c:	ldr	x1, [sp, #32]
  43da70:	ldr	x0, [sp, #40]
  43da74:	bl	43dbb0 <ferror@plt+0x3a320>
  43da78:	cmp	w0, #0x0
  43da7c:	b.ne	43da88 <ferror@plt+0x3a1f8>  // b.any
  43da80:	mov	w0, #0x0                   	// #0
  43da84:	b	43dba8 <ferror@plt+0x3a318>
  43da88:	ldr	x0, [sp, #32]
  43da8c:	ldr	x4, [x0, #296]
  43da90:	ldr	x0, [sp, #16]
  43da94:	ldr	x1, [x0, #8]
  43da98:	ldr	x0, [sp, #16]
  43da9c:	ldr	x0, [x0, #32]
  43daa0:	ldr	w2, [x0]
  43daa4:	ldr	x0, [sp, #16]
  43daa8:	ldr	x0, [x0, #32]
  43daac:	ldr	x0, [x0, #16]
  43dab0:	mov	x3, x0
  43dab4:	ldr	x0, [sp, #24]
  43dab8:	blr	x4
  43dabc:	b	43dba8 <ferror@plt+0x3a318>
  43dac0:	ldr	x0, [sp, #16]
  43dac4:	ldr	x1, [x0, #8]
  43dac8:	ldr	x0, [sp, #16]
  43dacc:	ldr	w2, [x0, #24]
  43dad0:	ldr	x0, [sp, #16]
  43dad4:	ldr	x0, [x0, #32]
  43dad8:	mov	x5, x0
  43dadc:	mov	w4, w2
  43dae0:	mov	x3, x1
  43dae4:	ldr	x2, [sp, #24]
  43dae8:	ldr	x1, [sp, #32]
  43daec:	ldr	x0, [sp, #40]
  43daf0:	bl	43ee0c <ferror@plt+0x3b57c>
  43daf4:	b	43dba8 <ferror@plt+0x3a318>
  43daf8:	ldr	x0, [sp, #32]
  43dafc:	ldr	x3, [x0, #272]
  43db00:	ldr	x0, [sp, #16]
  43db04:	ldr	x1, [x0, #8]
  43db08:	ldr	x0, [sp, #16]
  43db0c:	ldr	x0, [x0, #32]
  43db10:	mov	x2, x0
  43db14:	ldr	x0, [sp, #24]
  43db18:	blr	x3
  43db1c:	b	43dba8 <ferror@plt+0x3a318>
  43db20:	ldr	x0, [sp, #32]
  43db24:	ldr	x2, [x0, #280]
  43db28:	ldr	x0, [sp, #16]
  43db2c:	ldr	x1, [x0, #8]
  43db30:	ldr	x0, [sp, #16]
  43db34:	ldr	d0, [x0, #32]
  43db38:	ldr	x0, [sp, #24]
  43db3c:	blr	x2
  43db40:	b	43dba8 <ferror@plt+0x3a318>
  43db44:	ldr	x0, [sp, #16]
  43db48:	ldr	x0, [x0, #32]
  43db4c:	ldr	x0, [x0]
  43db50:	mov	x4, #0x0                   	// #0
  43db54:	mov	x3, x0
  43db58:	ldr	x2, [sp, #24]
  43db5c:	ldr	x1, [sp, #32]
  43db60:	ldr	x0, [sp, #40]
  43db64:	bl	43dbb0 <ferror@plt+0x3a320>
  43db68:	cmp	w0, #0x0
  43db6c:	b.ne	43db78 <ferror@plt+0x3a2e8>  // b.any
  43db70:	mov	w0, #0x0                   	// #0
  43db74:	b	43dba8 <ferror@plt+0x3a318>
  43db78:	ldr	x0, [sp, #32]
  43db7c:	ldr	x3, [x0, #288]
  43db80:	ldr	x0, [sp, #16]
  43db84:	ldr	x1, [x0, #8]
  43db88:	ldr	x0, [sp, #16]
  43db8c:	ldr	x0, [x0, #32]
  43db90:	ldr	x0, [x0, #8]
  43db94:	mov	x2, x0
  43db98:	ldr	x0, [sp, #24]
  43db9c:	blr	x3
  43dba0:	b	43dba8 <ferror@plt+0x3a318>
  43dba4:	bl	403400 <abort@plt>
  43dba8:	ldp	x29, x30, [sp], #48
  43dbac:	ret
  43dbb0:	stp	x29, x30, [sp, #-112]!
  43dbb4:	mov	x29, sp
  43dbb8:	str	x0, [sp, #56]
  43dbbc:	str	x1, [sp, #48]
  43dbc0:	str	x2, [sp, #40]
  43dbc4:	str	x3, [sp, #32]
  43dbc8:	str	x4, [sp, #24]
  43dbcc:	str	xzr, [sp, #96]
  43dbd0:	ldr	x0, [sp, #32]
  43dbd4:	cmp	x0, #0x0
  43dbd8:	b.ne	43dbf0 <ferror@plt+0x3a360>  // b.any
  43dbdc:	ldr	x0, [sp, #48]
  43dbe0:	ldr	x1, [x0, #16]
  43dbe4:	ldr	x0, [sp, #40]
  43dbe8:	blr	x1
  43dbec:	b	43e7ac <ferror@plt+0x3af1c>
  43dbf0:	ldr	x0, [sp, #32]
  43dbf4:	ldr	w0, [x0]
  43dbf8:	cmp	w0, #0x16
  43dbfc:	b.eq	43dc10 <ferror@plt+0x3a380>  // b.none
  43dc00:	ldr	x0, [sp, #32]
  43dc04:	ldr	w0, [x0]
  43dc08:	cmp	w0, #0x17
  43dc0c:	b.ne	43dda8 <ferror@plt+0x3a518>  // b.any
  43dc10:	ldr	x0, [sp, #32]
  43dc14:	ldr	x0, [x0, #16]
  43dc18:	ldr	x0, [x0]
  43dc1c:	ldr	w1, [x0, #16]
  43dc20:	ldr	x0, [sp, #56]
  43dc24:	ldr	w0, [x0, #48]
  43dc28:	cmp	w1, w0
  43dc2c:	b.eq	43dc58 <ferror@plt+0x3a3c8>  // b.none
  43dc30:	ldr	x0, [sp, #32]
  43dc34:	ldr	w0, [x0]
  43dc38:	cmp	w0, #0x17
  43dc3c:	b.ne	43dda8 <ferror@plt+0x3a518>  // b.any
  43dc40:	ldr	x0, [sp, #32]
  43dc44:	ldr	x0, [x0, #16]
  43dc48:	ldr	x0, [x0]
  43dc4c:	ldr	x1, [sp, #24]
  43dc50:	cmp	x1, x0
  43dc54:	b.eq	43dda8 <ferror@plt+0x3a518>  // b.none
  43dc58:	ldr	x0, [sp, #32]
  43dc5c:	ldr	w0, [x0]
  43dc60:	cmp	w0, #0x16
  43dc64:	b.ne	43dc90 <ferror@plt+0x3a400>  // b.any
  43dc68:	ldr	x0, [sp, #48]
  43dc6c:	ldr	x2, [x0, #240]
  43dc70:	ldr	x0, [sp, #32]
  43dc74:	ldr	x0, [x0, #16]
  43dc78:	ldr	x0, [x0]
  43dc7c:	ldr	x0, [x0, #8]
  43dc80:	mov	x1, x0
  43dc84:	ldr	x0, [sp, #40]
  43dc88:	blr	x2
  43dc8c:	b	43e7ac <ferror@plt+0x3af1c>
  43dc90:	mov	x2, #0x0                   	// #0
  43dc94:	ldr	x1, [sp, #32]
  43dc98:	ldr	x0, [sp, #56]
  43dc9c:	bl	43d04c <ferror@plt+0x397bc>
  43dca0:	str	x0, [sp, #80]
  43dca4:	ldr	x0, [sp, #80]
  43dca8:	cmp	x0, #0x0
  43dcac:	b.ne	43dcc4 <ferror@plt+0x3a434>  // b.any
  43dcb0:	ldr	x0, [sp, #48]
  43dcb4:	ldr	x1, [x0, #16]
  43dcb8:	ldr	x0, [sp, #40]
  43dcbc:	blr	x1
  43dcc0:	b	43e7ac <ferror@plt+0x3af1c>
  43dcc4:	str	wzr, [sp, #92]
  43dcc8:	ldr	x0, [sp, #80]
  43dccc:	ldr	w0, [x0]
  43dcd0:	cmp	w0, #0x7
  43dcd4:	b.eq	43dd08 <ferror@plt+0x3a478>  // b.none
  43dcd8:	ldr	x0, [sp, #80]
  43dcdc:	ldr	w0, [x0]
  43dce0:	cmp	w0, #0x8
  43dce4:	b.eq	43dd08 <ferror@plt+0x3a478>  // b.none
  43dce8:	ldr	x0, [sp, #80]
  43dcec:	ldr	w0, [x0]
  43dcf0:	cmp	w0, #0x9
  43dcf4:	b.eq	43dd08 <ferror@plt+0x3a478>  // b.none
  43dcf8:	ldr	x0, [sp, #80]
  43dcfc:	ldr	w0, [x0]
  43dd00:	cmp	w0, #0xa
  43dd04:	b.ne	43dd74 <ferror@plt+0x3a4e4>  // b.any
  43dd08:	ldr	x0, [sp, #80]
  43dd0c:	ldr	x0, [x0, #16]
  43dd10:	cmp	x0, #0x0
  43dd14:	b.eq	43dd74 <ferror@plt+0x3a4e4>  // b.none
  43dd18:	ldr	x0, [sp, #80]
  43dd1c:	ldr	x0, [x0, #16]
  43dd20:	ldr	w1, [x0, #12]
  43dd24:	ldr	x0, [sp, #56]
  43dd28:	ldr	w0, [x0, #56]
  43dd2c:	cmp	w1, w0
  43dd30:	b.hi	43dd64 <ferror@plt+0x3a4d4>  // b.pmore
  43dd34:	ldr	x0, [sp, #32]
  43dd38:	ldr	x0, [x0, #16]
  43dd3c:	ldr	x0, [x0]
  43dd40:	ldr	x0, [x0, #8]
  43dd44:	ldr	x2, [sp, #80]
  43dd48:	mov	x1, x0
  43dd4c:	ldr	x0, [sp, #56]
  43dd50:	bl	43f2b0 <ferror@plt+0x3ba20>
  43dd54:	cmp	w0, #0x0
  43dd58:	b.ne	43dd64 <ferror@plt+0x3a4d4>  // b.any
  43dd5c:	mov	w0, #0x0                   	// #0
  43dd60:	b	43e7ac <ferror@plt+0x3af1c>
  43dd64:	ldr	x0, [sp, #80]
  43dd68:	ldr	x0, [x0, #16]
  43dd6c:	ldr	w0, [x0, #12]
  43dd70:	str	w0, [sp, #92]
  43dd74:	ldr	x0, [sp, #48]
  43dd78:	ldr	x4, [x0, #248]
  43dd7c:	ldr	x0, [sp, #32]
  43dd80:	ldr	x0, [x0, #16]
  43dd84:	ldr	x0, [x0]
  43dd88:	ldr	x1, [x0, #8]
  43dd8c:	ldr	x0, [sp, #80]
  43dd90:	ldr	w0, [x0]
  43dd94:	mov	w3, w0
  43dd98:	ldr	w2, [sp, #92]
  43dd9c:	ldr	x0, [sp, #40]
  43dda0:	blr	x4
  43dda4:	b	43e7ac <ferror@plt+0x3af1c>
  43dda8:	ldr	x0, [sp, #24]
  43ddac:	cmp	x0, #0x0
  43ddb0:	b.eq	43ddc4 <ferror@plt+0x3a534>  // b.none
  43ddb4:	ldr	x0, [sp, #56]
  43ddb8:	ldr	w1, [x0, #48]
  43ddbc:	ldr	x0, [sp, #24]
  43ddc0:	str	w1, [x0, #16]
  43ddc4:	ldr	x0, [sp, #24]
  43ddc8:	cmp	x0, #0x0
  43ddcc:	b.eq	43de2c <ferror@plt+0x3a59c>  // b.none
  43ddd0:	ldr	x0, [sp, #32]
  43ddd4:	ldr	w0, [x0]
  43ddd8:	cmp	w0, #0x16
  43dddc:	b.eq	43de2c <ferror@plt+0x3a59c>  // b.none
  43dde0:	ldr	x0, [sp, #32]
  43dde4:	ldr	w0, [x0]
  43dde8:	cmp	w0, #0x17
  43ddec:	b.eq	43de2c <ferror@plt+0x3a59c>  // b.none
  43ddf0:	ldr	x0, [sp, #24]
  43ddf4:	ldr	w0, [x0, #20]
  43ddf8:	cmp	w0, #0x1
  43ddfc:	b.eq	43de20 <ferror@plt+0x3a590>  // b.none
  43de00:	adrp	x0, 462000 <warn@@Base+0x14330>
  43de04:	add	x3, x0, #0xf40
  43de08:	mov	w2, #0x9ad                 	// #2477
  43de0c:	adrp	x0, 462000 <warn@@Base+0x14330>
  43de10:	add	x1, x0, #0xa08
  43de14:	adrp	x0, 462000 <warn@@Base+0x14330>
  43de18:	add	x0, x0, #0xdc0
  43de1c:	bl	4037a0 <__assert_fail@plt>
  43de20:	ldr	x0, [sp, #24]
  43de24:	ldr	x0, [x0, #8]
  43de28:	str	x0, [sp, #96]
  43de2c:	ldr	x0, [sp, #32]
  43de30:	ldr	w0, [x0]
  43de34:	cmp	w0, #0x17
  43de38:	b.hi	43e7a8 <ferror@plt+0x3af18>  // b.pmore
  43de3c:	adrp	x1, 462000 <warn@@Base+0x14330>
  43de40:	add	x1, x1, #0xe34
  43de44:	ldr	w0, [x1, w0, uxtw #2]
  43de48:	adr	x1, 43de54 <ferror@plt+0x3a5c4>
  43de4c:	add	x0, x1, w0, sxtw #2
  43de50:	br	x0
  43de54:	adrp	x0, 462000 <warn@@Base+0x14330>
  43de58:	add	x0, x0, #0xde0
  43de5c:	bl	403840 <gettext@plt>
  43de60:	bl	43ae00 <ferror@plt+0x37570>
  43de64:	mov	w0, #0x0                   	// #0
  43de68:	b	43e7ac <ferror@plt+0x3af1c>
  43de6c:	ldr	x0, [sp, #32]
  43de70:	ldr	x0, [x0, #16]
  43de74:	ldr	x0, [x0]
  43de78:	ldr	x0, [x0]
  43de7c:	ldr	x4, [sp, #24]
  43de80:	mov	x3, x0
  43de84:	ldr	x2, [sp, #40]
  43de88:	ldr	x1, [sp, #48]
  43de8c:	ldr	x0, [sp, #56]
  43de90:	bl	43dbb0 <ferror@plt+0x3a320>
  43de94:	b	43e7ac <ferror@plt+0x3af1c>
  43de98:	ldr	x0, [sp, #48]
  43de9c:	ldr	x1, [x0, #24]
  43dea0:	ldr	x0, [sp, #40]
  43dea4:	blr	x1
  43dea8:	b	43e7ac <ferror@plt+0x3af1c>
  43deac:	ldr	x0, [sp, #48]
  43deb0:	ldr	x3, [x0, #32]
  43deb4:	ldr	x0, [sp, #32]
  43deb8:	ldr	w1, [x0, #4]
  43debc:	ldr	x0, [sp, #32]
  43dec0:	ldr	w0, [x0, #16]
  43dec4:	mov	w2, w0
  43dec8:	ldr	x0, [sp, #40]
  43decc:	blr	x3
  43ded0:	b	43e7ac <ferror@plt+0x3af1c>
  43ded4:	ldr	x0, [sp, #48]
  43ded8:	ldr	x2, [x0, #40]
  43dedc:	ldr	x0, [sp, #32]
  43dee0:	ldr	w0, [x0, #4]
  43dee4:	mov	w1, w0
  43dee8:	ldr	x0, [sp, #40]
  43deec:	blr	x2
  43def0:	b	43e7ac <ferror@plt+0x3af1c>
  43def4:	ldr	x0, [sp, #48]
  43def8:	ldr	x2, [x0, #48]
  43defc:	ldr	x0, [sp, #32]
  43df00:	ldr	w0, [x0, #4]
  43df04:	mov	w1, w0
  43df08:	ldr	x0, [sp, #40]
  43df0c:	blr	x2
  43df10:	b	43e7ac <ferror@plt+0x3af1c>
  43df14:	ldr	x0, [sp, #48]
  43df18:	ldr	x2, [x0, #56]
  43df1c:	ldr	x0, [sp, #32]
  43df20:	ldr	w0, [x0, #4]
  43df24:	mov	w1, w0
  43df28:	ldr	x0, [sp, #40]
  43df2c:	blr	x2
  43df30:	b	43e7ac <ferror@plt+0x3af1c>
  43df34:	ldr	x0, [sp, #32]
  43df38:	ldr	x0, [x0, #16]
  43df3c:	cmp	x0, #0x0
  43df40:	b.eq	43e020 <ferror@plt+0x3a790>  // b.none
  43df44:	ldr	x0, [sp, #32]
  43df48:	ldr	x0, [x0, #16]
  43df4c:	ldr	w1, [x0, #12]
  43df50:	ldr	x0, [sp, #56]
  43df54:	ldr	w0, [x0, #56]
  43df58:	cmp	w1, w0
  43df5c:	b.hi	43df80 <ferror@plt+0x3a6f0>  // b.pmore
  43df60:	ldr	x2, [sp, #32]
  43df64:	ldr	x1, [sp, #96]
  43df68:	ldr	x0, [sp, #56]
  43df6c:	bl	43f2b0 <ferror@plt+0x3ba20>
  43df70:	cmp	w0, #0x0
  43df74:	b.ne	43df80 <ferror@plt+0x3a6f0>  // b.any
  43df78:	mov	w0, #0x0                   	// #0
  43df7c:	b	43e7ac <ferror@plt+0x3af1c>
  43df80:	ldr	x0, [sp, #56]
  43df84:	ldr	w1, [x0, #48]
  43df88:	ldr	x0, [sp, #32]
  43df8c:	ldr	x0, [x0, #16]
  43df90:	ldr	w0, [x0, #8]
  43df94:	cmp	w1, w0
  43df98:	b.ne	43e00c <ferror@plt+0x3a77c>  // b.any
  43df9c:	ldr	x0, [sp, #32]
  43dfa0:	ldr	x0, [x0, #16]
  43dfa4:	ldr	w1, [x0, #12]
  43dfa8:	ldr	x0, [sp, #56]
  43dfac:	ldr	w0, [x0, #56]
  43dfb0:	cmp	w1, w0
  43dfb4:	b.hi	43dfd8 <ferror@plt+0x3a748>  // b.pmore
  43dfb8:	adrp	x0, 462000 <warn@@Base+0x14330>
  43dfbc:	add	x3, x0, #0xf40
  43dfc0:	mov	w2, #0x9d2                 	// #2514
  43dfc4:	adrp	x0, 462000 <warn@@Base+0x14330>
  43dfc8:	add	x1, x0, #0xa08
  43dfcc:	adrp	x0, 462000 <warn@@Base+0x14330>
  43dfd0:	add	x0, x0, #0xe10
  43dfd4:	bl	4037a0 <__assert_fail@plt>
  43dfd8:	ldr	x0, [sp, #48]
  43dfdc:	ldr	x4, [x0, #248]
  43dfe0:	ldr	x0, [sp, #32]
  43dfe4:	ldr	x0, [x0, #16]
  43dfe8:	ldr	w1, [x0, #12]
  43dfec:	ldr	x0, [sp, #32]
  43dff0:	ldr	w0, [x0]
  43dff4:	mov	w3, w0
  43dff8:	mov	w2, w1
  43dffc:	ldr	x1, [sp, #96]
  43e000:	ldr	x0, [sp, #40]
  43e004:	blr	x4
  43e008:	b	43e7ac <ferror@plt+0x3af1c>
  43e00c:	ldr	x0, [sp, #32]
  43e010:	ldr	x0, [x0, #16]
  43e014:	ldr	x1, [sp, #56]
  43e018:	ldr	w1, [x1, #48]
  43e01c:	str	w1, [x0, #8]
  43e020:	ldr	x0, [sp, #48]
  43e024:	ldr	x5, [x0, #152]
  43e028:	ldr	x0, [sp, #32]
  43e02c:	ldr	x0, [x0, #16]
  43e030:	cmp	x0, #0x0
  43e034:	b.eq	43e048 <ferror@plt+0x3a7b8>  // b.none
  43e038:	ldr	x0, [sp, #32]
  43e03c:	ldr	x0, [x0, #16]
  43e040:	ldr	w0, [x0, #12]
  43e044:	b	43e04c <ferror@plt+0x3a7bc>
  43e048:	mov	w0, #0x0                   	// #0
  43e04c:	ldr	x1, [sp, #32]
  43e050:	ldr	w1, [x1]
  43e054:	cmp	w1, #0x7
  43e058:	cset	w1, eq  // eq = none
  43e05c:	and	w1, w1, #0xff
  43e060:	mov	w2, w1
  43e064:	ldr	x1, [sp, #32]
  43e068:	ldr	w1, [x1, #4]
  43e06c:	mov	w4, w1
  43e070:	mov	w3, w2
  43e074:	mov	w2, w0
  43e078:	ldr	x1, [sp, #96]
  43e07c:	ldr	x0, [sp, #40]
  43e080:	blr	x5
  43e084:	cmp	w0, #0x0
  43e088:	b.ne	43e094 <ferror@plt+0x3a804>  // b.any
  43e08c:	mov	w0, #0x0                   	// #0
  43e090:	b	43e7ac <ferror@plt+0x3af1c>
  43e094:	ldr	x0, [sp, #32]
  43e098:	ldr	x0, [x0, #16]
  43e09c:	cmp	x0, #0x0
  43e0a0:	b.eq	43e184 <ferror@plt+0x3a8f4>  // b.none
  43e0a4:	ldr	x0, [sp, #32]
  43e0a8:	ldr	x0, [x0, #16]
  43e0ac:	ldr	x0, [x0]
  43e0b0:	cmp	x0, #0x0
  43e0b4:	b.eq	43e184 <ferror@plt+0x3a8f4>  // b.none
  43e0b8:	str	wzr, [sp, #108]
  43e0bc:	b	43e160 <ferror@plt+0x3a8d0>
  43e0c0:	ldr	x0, [sp, #32]
  43e0c4:	ldr	x0, [x0, #16]
  43e0c8:	ldr	x1, [x0]
  43e0cc:	ldr	w0, [sp, #108]
  43e0d0:	lsl	x0, x0, #3
  43e0d4:	add	x0, x1, x0
  43e0d8:	ldr	x0, [x0]
  43e0dc:	str	x0, [sp, #72]
  43e0e0:	ldr	x0, [sp, #72]
  43e0e4:	ldr	x0, [x0, #8]
  43e0e8:	mov	x4, #0x0                   	// #0
  43e0ec:	mov	x3, x0
  43e0f0:	ldr	x2, [sp, #40]
  43e0f4:	ldr	x1, [sp, #48]
  43e0f8:	ldr	x0, [sp, #56]
  43e0fc:	bl	43dbb0 <ferror@plt+0x3a320>
  43e100:	cmp	w0, #0x0
  43e104:	b.eq	43e14c <ferror@plt+0x3a8bc>  // b.none
  43e108:	ldr	x0, [sp, #48]
  43e10c:	ldr	x5, [x0, #160]
  43e110:	ldr	x0, [sp, #72]
  43e114:	ldr	x1, [x0]
  43e118:	ldr	x0, [sp, #72]
  43e11c:	ldr	w0, [x0, #24]
  43e120:	mov	w2, w0
  43e124:	ldr	x0, [sp, #72]
  43e128:	ldr	w0, [x0, #28]
  43e12c:	mov	w3, w0
  43e130:	ldr	x0, [sp, #72]
  43e134:	ldr	w0, [x0, #16]
  43e138:	mov	w4, w0
  43e13c:	ldr	x0, [sp, #40]
  43e140:	blr	x5
  43e144:	cmp	w0, #0x0
  43e148:	b.ne	43e154 <ferror@plt+0x3a8c4>  // b.any
  43e14c:	mov	w0, #0x0                   	// #0
  43e150:	b	43e7ac <ferror@plt+0x3af1c>
  43e154:	ldr	w0, [sp, #108]
  43e158:	add	w0, w0, #0x1
  43e15c:	str	w0, [sp, #108]
  43e160:	ldr	x0, [sp, #32]
  43e164:	ldr	x0, [x0, #16]
  43e168:	ldr	x1, [x0]
  43e16c:	ldr	w0, [sp, #108]
  43e170:	lsl	x0, x0, #3
  43e174:	add	x0, x1, x0
  43e178:	ldr	x0, [x0]
  43e17c:	cmp	x0, #0x0
  43e180:	b.ne	43e0c0 <ferror@plt+0x3a830>  // b.any
  43e184:	ldr	x0, [sp, #48]
  43e188:	ldr	x1, [x0, #168]
  43e18c:	ldr	x0, [sp, #40]
  43e190:	blr	x1
  43e194:	b	43e7ac <ferror@plt+0x3af1c>
  43e198:	ldr	x4, [sp, #96]
  43e19c:	ldr	x3, [sp, #32]
  43e1a0:	ldr	x2, [sp, #40]
  43e1a4:	ldr	x1, [sp, #48]
  43e1a8:	ldr	x0, [sp, #56]
  43e1ac:	bl	43e7b4 <ferror@plt+0x3af24>
  43e1b0:	b	43e7ac <ferror@plt+0x3af1c>
  43e1b4:	ldr	x0, [sp, #32]
  43e1b8:	ldr	x0, [x0, #16]
  43e1bc:	cmp	x0, #0x0
  43e1c0:	b.ne	43e1e4 <ferror@plt+0x3a954>  // b.any
  43e1c4:	ldr	x0, [sp, #48]
  43e1c8:	ldr	x4, [x0, #64]
  43e1cc:	mov	x3, #0x0                   	// #0
  43e1d0:	mov	x2, #0x0                   	// #0
  43e1d4:	ldr	x1, [sp, #96]
  43e1d8:	ldr	x0, [sp, #40]
  43e1dc:	blr	x4
  43e1e0:	b	43e7ac <ferror@plt+0x3af1c>
  43e1e4:	ldr	x0, [sp, #48]
  43e1e8:	ldr	x4, [x0, #64]
  43e1ec:	ldr	x0, [sp, #32]
  43e1f0:	ldr	x0, [x0, #16]
  43e1f4:	ldr	x1, [x0]
  43e1f8:	ldr	x0, [sp, #32]
  43e1fc:	ldr	x0, [x0, #16]
  43e200:	ldr	x0, [x0, #8]
  43e204:	mov	x3, x0
  43e208:	mov	x2, x1
  43e20c:	ldr	x1, [sp, #96]
  43e210:	ldr	x0, [sp, #40]
  43e214:	blr	x4
  43e218:	b	43e7ac <ferror@plt+0x3af1c>
  43e21c:	ldr	x0, [sp, #32]
  43e220:	ldr	x0, [x0, #16]
  43e224:	mov	x4, #0x0                   	// #0
  43e228:	mov	x3, x0
  43e22c:	ldr	x2, [sp, #40]
  43e230:	ldr	x1, [sp, #48]
  43e234:	ldr	x0, [sp, #56]
  43e238:	bl	43dbb0 <ferror@plt+0x3a320>
  43e23c:	cmp	w0, #0x0
  43e240:	b.ne	43e24c <ferror@plt+0x3a9bc>  // b.any
  43e244:	mov	w0, #0x0                   	// #0
  43e248:	b	43e7ac <ferror@plt+0x3af1c>
  43e24c:	ldr	x0, [sp, #48]
  43e250:	ldr	x1, [x0, #72]
  43e254:	ldr	x0, [sp, #40]
  43e258:	blr	x1
  43e25c:	b	43e7ac <ferror@plt+0x3af1c>
  43e260:	ldr	x0, [sp, #32]
  43e264:	ldr	x0, [x0, #16]
  43e268:	ldr	x0, [x0]
  43e26c:	mov	x4, #0x0                   	// #0
  43e270:	mov	x3, x0
  43e274:	ldr	x2, [sp, #40]
  43e278:	ldr	x1, [sp, #48]
  43e27c:	ldr	x0, [sp, #56]
  43e280:	bl	43dbb0 <ferror@plt+0x3a320>
  43e284:	cmp	w0, #0x0
  43e288:	b.ne	43e294 <ferror@plt+0x3aa04>  // b.any
  43e28c:	mov	w0, #0x0                   	// #0
  43e290:	b	43e7ac <ferror@plt+0x3af1c>
  43e294:	ldr	x0, [sp, #32]
  43e298:	ldr	x0, [x0, #16]
  43e29c:	ldr	x0, [x0, #8]
  43e2a0:	cmp	x0, #0x0
  43e2a4:	b.ne	43e2b4 <ferror@plt+0x3aa24>  // b.any
  43e2a8:	mov	w0, #0xffffffff            	// #-1
  43e2ac:	str	w0, [sp, #104]
  43e2b0:	b	43e330 <ferror@plt+0x3aaa0>
  43e2b4:	str	wzr, [sp, #104]
  43e2b8:	b	43e30c <ferror@plt+0x3aa7c>
  43e2bc:	ldr	x0, [sp, #32]
  43e2c0:	ldr	x0, [x0, #16]
  43e2c4:	ldr	x1, [x0, #8]
  43e2c8:	ldrsw	x0, [sp, #104]
  43e2cc:	lsl	x0, x0, #3
  43e2d0:	add	x0, x1, x0
  43e2d4:	ldr	x0, [x0]
  43e2d8:	mov	x4, #0x0                   	// #0
  43e2dc:	mov	x3, x0
  43e2e0:	ldr	x2, [sp, #40]
  43e2e4:	ldr	x1, [sp, #48]
  43e2e8:	ldr	x0, [sp, #56]
  43e2ec:	bl	43dbb0 <ferror@plt+0x3a320>
  43e2f0:	cmp	w0, #0x0
  43e2f4:	b.ne	43e300 <ferror@plt+0x3aa70>  // b.any
  43e2f8:	mov	w0, #0x0                   	// #0
  43e2fc:	b	43e7ac <ferror@plt+0x3af1c>
  43e300:	ldr	w0, [sp, #104]
  43e304:	add	w0, w0, #0x1
  43e308:	str	w0, [sp, #104]
  43e30c:	ldr	x0, [sp, #32]
  43e310:	ldr	x0, [x0, #16]
  43e314:	ldr	x1, [x0, #8]
  43e318:	ldrsw	x0, [sp, #104]
  43e31c:	lsl	x0, x0, #3
  43e320:	add	x0, x1, x0
  43e324:	ldr	x0, [x0]
  43e328:	cmp	x0, #0x0
  43e32c:	b.ne	43e2bc <ferror@plt+0x3aa2c>  // b.any
  43e330:	ldr	x0, [sp, #48]
  43e334:	ldr	x3, [x0, #80]
  43e338:	ldr	x0, [sp, #32]
  43e33c:	ldr	x0, [x0, #16]
  43e340:	ldr	w0, [x0, #16]
  43e344:	mov	w2, w0
  43e348:	ldr	w1, [sp, #104]
  43e34c:	ldr	x0, [sp, #40]
  43e350:	blr	x3
  43e354:	b	43e7ac <ferror@plt+0x3af1c>
  43e358:	ldr	x0, [sp, #32]
  43e35c:	ldr	x0, [x0, #16]
  43e360:	mov	x4, #0x0                   	// #0
  43e364:	mov	x3, x0
  43e368:	ldr	x2, [sp, #40]
  43e36c:	ldr	x1, [sp, #48]
  43e370:	ldr	x0, [sp, #56]
  43e374:	bl	43dbb0 <ferror@plt+0x3a320>
  43e378:	cmp	w0, #0x0
  43e37c:	b.ne	43e388 <ferror@plt+0x3aaf8>  // b.any
  43e380:	mov	w0, #0x0                   	// #0
  43e384:	b	43e7ac <ferror@plt+0x3af1c>
  43e388:	ldr	x0, [sp, #48]
  43e38c:	ldr	x1, [x0, #88]
  43e390:	ldr	x0, [sp, #40]
  43e394:	blr	x1
  43e398:	b	43e7ac <ferror@plt+0x3af1c>
  43e39c:	ldr	x0, [sp, #32]
  43e3a0:	ldr	x0, [x0, #16]
  43e3a4:	ldr	x0, [x0]
  43e3a8:	mov	x4, #0x0                   	// #0
  43e3ac:	mov	x3, x0
  43e3b0:	ldr	x2, [sp, #40]
  43e3b4:	ldr	x1, [sp, #48]
  43e3b8:	ldr	x0, [sp, #56]
  43e3bc:	bl	43dbb0 <ferror@plt+0x3a320>
  43e3c0:	cmp	w0, #0x0
  43e3c4:	b.ne	43e3d0 <ferror@plt+0x3ab40>  // b.any
  43e3c8:	mov	w0, #0x0                   	// #0
  43e3cc:	b	43e7ac <ferror@plt+0x3af1c>
  43e3d0:	ldr	x0, [sp, #48]
  43e3d4:	ldr	x3, [x0, #96]
  43e3d8:	ldr	x0, [sp, #32]
  43e3dc:	ldr	x0, [x0, #16]
  43e3e0:	ldr	x1, [x0, #8]
  43e3e4:	ldr	x0, [sp, #32]
  43e3e8:	ldr	x0, [x0, #16]
  43e3ec:	ldr	x0, [x0, #16]
  43e3f0:	mov	x2, x0
  43e3f4:	ldr	x0, [sp, #40]
  43e3f8:	blr	x3
  43e3fc:	b	43e7ac <ferror@plt+0x3af1c>
  43e400:	ldr	x0, [sp, #32]
  43e404:	ldr	x0, [x0, #16]
  43e408:	ldr	x0, [x0]
  43e40c:	mov	x4, #0x0                   	// #0
  43e410:	mov	x3, x0
  43e414:	ldr	x2, [sp, #40]
  43e418:	ldr	x1, [sp, #48]
  43e41c:	ldr	x0, [sp, #56]
  43e420:	bl	43dbb0 <ferror@plt+0x3a320>
  43e424:	cmp	w0, #0x0
  43e428:	b.eq	43e458 <ferror@plt+0x3abc8>  // b.none
  43e42c:	ldr	x0, [sp, #32]
  43e430:	ldr	x0, [x0, #16]
  43e434:	ldr	x0, [x0, #8]
  43e438:	mov	x4, #0x0                   	// #0
  43e43c:	mov	x3, x0
  43e440:	ldr	x2, [sp, #40]
  43e444:	ldr	x1, [sp, #48]
  43e448:	ldr	x0, [sp, #56]
  43e44c:	bl	43dbb0 <ferror@plt+0x3a320>
  43e450:	cmp	w0, #0x0
  43e454:	b.ne	43e460 <ferror@plt+0x3abd0>  // b.any
  43e458:	mov	w0, #0x0                   	// #0
  43e45c:	b	43e7ac <ferror@plt+0x3af1c>
  43e460:	ldr	x0, [sp, #48]
  43e464:	ldr	x4, [x0, #104]
  43e468:	ldr	x0, [sp, #32]
  43e46c:	ldr	x0, [x0, #16]
  43e470:	ldr	x1, [x0, #16]
  43e474:	ldr	x0, [sp, #32]
  43e478:	ldr	x0, [x0, #16]
  43e47c:	ldr	x2, [x0, #24]
  43e480:	ldr	x0, [sp, #32]
  43e484:	ldr	x0, [x0, #16]
  43e488:	ldr	w0, [x0, #32]
  43e48c:	mov	w3, w0
  43e490:	ldr	x0, [sp, #40]
  43e494:	blr	x4
  43e498:	b	43e7ac <ferror@plt+0x3af1c>
  43e49c:	ldr	x0, [sp, #32]
  43e4a0:	ldr	x0, [x0, #16]
  43e4a4:	ldr	x0, [x0]
  43e4a8:	mov	x4, #0x0                   	// #0
  43e4ac:	mov	x3, x0
  43e4b0:	ldr	x2, [sp, #40]
  43e4b4:	ldr	x1, [sp, #48]
  43e4b8:	ldr	x0, [sp, #56]
  43e4bc:	bl	43dbb0 <ferror@plt+0x3a320>
  43e4c0:	cmp	w0, #0x0
  43e4c4:	b.ne	43e4d0 <ferror@plt+0x3ac40>  // b.any
  43e4c8:	mov	w0, #0x0                   	// #0
  43e4cc:	b	43e7ac <ferror@plt+0x3af1c>
  43e4d0:	ldr	x0, [sp, #48]
  43e4d4:	ldr	x2, [x0, #112]
  43e4d8:	ldr	x0, [sp, #32]
  43e4dc:	ldr	x0, [x0, #16]
  43e4e0:	ldr	w0, [x0, #8]
  43e4e4:	mov	w1, w0
  43e4e8:	ldr	x0, [sp, #40]
  43e4ec:	blr	x2
  43e4f0:	b	43e7ac <ferror@plt+0x3af1c>
  43e4f4:	ldr	x0, [sp, #32]
  43e4f8:	ldr	x0, [x0, #16]
  43e4fc:	ldr	x0, [x0]
  43e500:	mov	x4, #0x0                   	// #0
  43e504:	mov	x3, x0
  43e508:	ldr	x2, [sp, #40]
  43e50c:	ldr	x1, [sp, #48]
  43e510:	ldr	x0, [sp, #56]
  43e514:	bl	43dbb0 <ferror@plt+0x3a320>
  43e518:	cmp	w0, #0x0
  43e51c:	b.eq	43e54c <ferror@plt+0x3acbc>  // b.none
  43e520:	ldr	x0, [sp, #32]
  43e524:	ldr	x0, [x0, #16]
  43e528:	ldr	x0, [x0, #8]
  43e52c:	mov	x4, #0x0                   	// #0
  43e530:	mov	x3, x0
  43e534:	ldr	x2, [sp, #40]
  43e538:	ldr	x1, [sp, #48]
  43e53c:	ldr	x0, [sp, #56]
  43e540:	bl	43dbb0 <ferror@plt+0x3a320>
  43e544:	cmp	w0, #0x0
  43e548:	b.ne	43e554 <ferror@plt+0x3acc4>  // b.any
  43e54c:	mov	w0, #0x0                   	// #0
  43e550:	b	43e7ac <ferror@plt+0x3af1c>
  43e554:	ldr	x0, [sp, #48]
  43e558:	ldr	x1, [x0, #120]
  43e55c:	ldr	x0, [sp, #40]
  43e560:	blr	x1
  43e564:	b	43e7ac <ferror@plt+0x3af1c>
  43e568:	ldr	x0, [sp, #32]
  43e56c:	ldr	x0, [x0, #16]
  43e570:	ldr	x0, [x0]
  43e574:	mov	x4, #0x0                   	// #0
  43e578:	mov	x3, x0
  43e57c:	ldr	x2, [sp, #40]
  43e580:	ldr	x1, [sp, #48]
  43e584:	ldr	x0, [sp, #56]
  43e588:	bl	43dbb0 <ferror@plt+0x3a320>
  43e58c:	cmp	w0, #0x0
  43e590:	b.ne	43e59c <ferror@plt+0x3ad0c>  // b.any
  43e594:	mov	w0, #0x0                   	// #0
  43e598:	b	43e7ac <ferror@plt+0x3af1c>
  43e59c:	ldr	x0, [sp, #32]
  43e5a0:	ldr	x0, [x0, #16]
  43e5a4:	ldr	x0, [x0, #16]
  43e5a8:	cmp	x0, #0x0
  43e5ac:	b.ne	43e5bc <ferror@plt+0x3ad2c>  // b.any
  43e5b0:	mov	w0, #0xffffffff            	// #-1
  43e5b4:	str	w0, [sp, #104]
  43e5b8:	b	43e638 <ferror@plt+0x3ada8>
  43e5bc:	str	wzr, [sp, #104]
  43e5c0:	b	43e614 <ferror@plt+0x3ad84>
  43e5c4:	ldr	x0, [sp, #32]
  43e5c8:	ldr	x0, [x0, #16]
  43e5cc:	ldr	x1, [x0, #16]
  43e5d0:	ldrsw	x0, [sp, #104]
  43e5d4:	lsl	x0, x0, #3
  43e5d8:	add	x0, x1, x0
  43e5dc:	ldr	x0, [x0]
  43e5e0:	mov	x4, #0x0                   	// #0
  43e5e4:	mov	x3, x0
  43e5e8:	ldr	x2, [sp, #40]
  43e5ec:	ldr	x1, [sp, #48]
  43e5f0:	ldr	x0, [sp, #56]
  43e5f4:	bl	43dbb0 <ferror@plt+0x3a320>
  43e5f8:	cmp	w0, #0x0
  43e5fc:	b.ne	43e608 <ferror@plt+0x3ad78>  // b.any
  43e600:	mov	w0, #0x0                   	// #0
  43e604:	b	43e7ac <ferror@plt+0x3af1c>
  43e608:	ldr	w0, [sp, #104]
  43e60c:	add	w0, w0, #0x1
  43e610:	str	w0, [sp, #104]
  43e614:	ldr	x0, [sp, #32]
  43e618:	ldr	x0, [x0, #16]
  43e61c:	ldr	x1, [x0, #16]
  43e620:	ldrsw	x0, [sp, #104]
  43e624:	lsl	x0, x0, #3
  43e628:	add	x0, x1, x0
  43e62c:	ldr	x0, [x0]
  43e630:	cmp	x0, #0x0
  43e634:	b.ne	43e5c4 <ferror@plt+0x3ad34>  // b.any
  43e638:	ldr	x0, [sp, #32]
  43e63c:	ldr	x0, [x0, #16]
  43e640:	ldr	x0, [x0, #8]
  43e644:	cmp	x0, #0x0
  43e648:	b.eq	43e680 <ferror@plt+0x3adf0>  // b.none
  43e64c:	ldr	x0, [sp, #32]
  43e650:	ldr	x0, [x0, #16]
  43e654:	ldr	x0, [x0, #8]
  43e658:	mov	x4, #0x0                   	// #0
  43e65c:	mov	x3, x0
  43e660:	ldr	x2, [sp, #40]
  43e664:	ldr	x1, [sp, #48]
  43e668:	ldr	x0, [sp, #56]
  43e66c:	bl	43dbb0 <ferror@plt+0x3a320>
  43e670:	cmp	w0, #0x0
  43e674:	b.ne	43e680 <ferror@plt+0x3adf0>  // b.any
  43e678:	mov	w0, #0x0                   	// #0
  43e67c:	b	43e7ac <ferror@plt+0x3af1c>
  43e680:	ldr	x0, [sp, #48]
  43e684:	ldr	x4, [x0, #128]
  43e688:	ldr	x0, [sp, #32]
  43e68c:	ldr	x0, [x0, #16]
  43e690:	ldr	x0, [x0, #8]
  43e694:	cmp	x0, #0x0
  43e698:	cset	w0, ne  // ne = any
  43e69c:	and	w0, w0, #0xff
  43e6a0:	mov	w1, w0
  43e6a4:	ldr	x0, [sp, #32]
  43e6a8:	ldr	x0, [x0, #16]
  43e6ac:	ldr	w0, [x0, #24]
  43e6b0:	mov	w3, w0
  43e6b4:	ldr	w2, [sp, #104]
  43e6b8:	ldr	x0, [sp, #40]
  43e6bc:	blr	x4
  43e6c0:	b	43e7ac <ferror@plt+0x3af1c>
  43e6c4:	ldr	x0, [sp, #32]
  43e6c8:	ldr	x0, [x0, #16]
  43e6cc:	mov	x4, #0x0                   	// #0
  43e6d0:	mov	x3, x0
  43e6d4:	ldr	x2, [sp, #40]
  43e6d8:	ldr	x1, [sp, #48]
  43e6dc:	ldr	x0, [sp, #56]
  43e6e0:	bl	43dbb0 <ferror@plt+0x3a320>
  43e6e4:	cmp	w0, #0x0
  43e6e8:	b.ne	43e6f4 <ferror@plt+0x3ae64>  // b.any
  43e6ec:	mov	w0, #0x0                   	// #0
  43e6f0:	b	43e7ac <ferror@plt+0x3af1c>
  43e6f4:	ldr	x0, [sp, #48]
  43e6f8:	ldr	x1, [x0, #136]
  43e6fc:	ldr	x0, [sp, #40]
  43e700:	blr	x1
  43e704:	b	43e7ac <ferror@plt+0x3af1c>
  43e708:	ldr	x0, [sp, #32]
  43e70c:	ldr	x0, [x0, #16]
  43e710:	mov	x4, #0x0                   	// #0
  43e714:	mov	x3, x0
  43e718:	ldr	x2, [sp, #40]
  43e71c:	ldr	x1, [sp, #48]
  43e720:	ldr	x0, [sp, #56]
  43e724:	bl	43dbb0 <ferror@plt+0x3a320>
  43e728:	cmp	w0, #0x0
  43e72c:	b.ne	43e738 <ferror@plt+0x3aea8>  // b.any
  43e730:	mov	w0, #0x0                   	// #0
  43e734:	b	43e7ac <ferror@plt+0x3af1c>
  43e738:	ldr	x0, [sp, #48]
  43e73c:	ldr	x1, [x0, #144]
  43e740:	ldr	x0, [sp, #40]
  43e744:	blr	x1
  43e748:	b	43e7ac <ferror@plt+0x3af1c>
  43e74c:	ldr	x0, [sp, #32]
  43e750:	ldr	x0, [x0, #16]
  43e754:	ldr	x0, [x0, #8]
  43e758:	mov	x4, #0x0                   	// #0
  43e75c:	mov	x3, x0
  43e760:	ldr	x2, [sp, #40]
  43e764:	ldr	x1, [sp, #48]
  43e768:	ldr	x0, [sp, #56]
  43e76c:	bl	43dbb0 <ferror@plt+0x3a320>
  43e770:	b	43e7ac <ferror@plt+0x3af1c>
  43e774:	ldr	x0, [sp, #32]
  43e778:	ldr	x0, [x0, #16]
  43e77c:	ldr	x1, [x0, #8]
  43e780:	ldr	x0, [sp, #32]
  43e784:	ldr	x0, [x0, #16]
  43e788:	ldr	x0, [x0]
  43e78c:	mov	x4, x0
  43e790:	mov	x3, x1
  43e794:	ldr	x2, [sp, #40]
  43e798:	ldr	x1, [sp, #48]
  43e79c:	ldr	x0, [sp, #56]
  43e7a0:	bl	43dbb0 <ferror@plt+0x3a320>
  43e7a4:	b	43e7ac <ferror@plt+0x3af1c>
  43e7a8:	bl	403400 <abort@plt>
  43e7ac:	ldp	x29, x30, [sp], #112
  43e7b0:	ret
  43e7b4:	stp	x29, x30, [sp, #-128]!
  43e7b8:	mov	x29, sp
  43e7bc:	str	x0, [sp, #56]
  43e7c0:	str	x1, [sp, #48]
  43e7c4:	str	x2, [sp, #40]
  43e7c8:	str	x3, [sp, #32]
  43e7cc:	str	x4, [sp, #24]
  43e7d0:	ldr	x0, [sp, #32]
  43e7d4:	ldr	x0, [x0, #16]
  43e7d8:	cmp	x0, #0x0
  43e7dc:	b.ne	43e7ec <ferror@plt+0x3af5c>  // b.any
  43e7e0:	str	wzr, [sp, #120]
  43e7e4:	str	xzr, [sp, #112]
  43e7e8:	b	43e92c <ferror@plt+0x3b09c>
  43e7ec:	ldr	x0, [sp, #32]
  43e7f0:	ldr	x0, [x0, #16]
  43e7f4:	ldr	w1, [x0, #12]
  43e7f8:	ldr	x0, [sp, #56]
  43e7fc:	ldr	w0, [x0, #56]
  43e800:	cmp	w1, w0
  43e804:	b.hi	43e828 <ferror@plt+0x3af98>  // b.pmore
  43e808:	ldr	x2, [sp, #32]
  43e80c:	ldr	x1, [sp, #24]
  43e810:	ldr	x0, [sp, #56]
  43e814:	bl	43f2b0 <ferror@plt+0x3ba20>
  43e818:	cmp	w0, #0x0
  43e81c:	b.ne	43e828 <ferror@plt+0x3af98>  // b.any
  43e820:	mov	w0, #0x0                   	// #0
  43e824:	b	43ee04 <ferror@plt+0x3b574>
  43e828:	ldr	x0, [sp, #56]
  43e82c:	ldr	w1, [x0, #48]
  43e830:	ldr	x0, [sp, #32]
  43e834:	ldr	x0, [x0, #16]
  43e838:	ldr	w0, [x0, #8]
  43e83c:	cmp	w1, w0
  43e840:	b.ne	43e8b4 <ferror@plt+0x3b024>  // b.any
  43e844:	ldr	x0, [sp, #32]
  43e848:	ldr	x0, [x0, #16]
  43e84c:	ldr	w1, [x0, #12]
  43e850:	ldr	x0, [sp, #56]
  43e854:	ldr	w0, [x0, #56]
  43e858:	cmp	w1, w0
  43e85c:	b.hi	43e880 <ferror@plt+0x3aff0>  // b.pmore
  43e860:	adrp	x0, 462000 <warn@@Base+0x14330>
  43e864:	add	x3, x0, #0xf58
  43e868:	mov	w2, #0xa7e                 	// #2686
  43e86c:	adrp	x0, 462000 <warn@@Base+0x14330>
  43e870:	add	x1, x0, #0xa08
  43e874:	adrp	x0, 462000 <warn@@Base+0x14330>
  43e878:	add	x0, x0, #0xe10
  43e87c:	bl	4037a0 <__assert_fail@plt>
  43e880:	ldr	x0, [sp, #48]
  43e884:	ldr	x4, [x0, #248]
  43e888:	ldr	x0, [sp, #32]
  43e88c:	ldr	x0, [x0, #16]
  43e890:	ldr	w1, [x0, #12]
  43e894:	ldr	x0, [sp, #32]
  43e898:	ldr	w0, [x0]
  43e89c:	mov	w3, w0
  43e8a0:	mov	w2, w1
  43e8a4:	ldr	x1, [sp, #24]
  43e8a8:	ldr	x0, [sp, #40]
  43e8ac:	blr	x4
  43e8b0:	b	43ee04 <ferror@plt+0x3b574>
  43e8b4:	ldr	x0, [sp, #32]
  43e8b8:	ldr	x0, [x0, #16]
  43e8bc:	ldr	x1, [sp, #56]
  43e8c0:	ldr	w1, [x1, #48]
  43e8c4:	str	w1, [x0, #8]
  43e8c8:	ldr	x0, [sp, #32]
  43e8cc:	ldr	x0, [x0, #16]
  43e8d0:	ldr	w0, [x0, #12]
  43e8d4:	str	w0, [sp, #120]
  43e8d8:	ldr	x0, [sp, #32]
  43e8dc:	ldr	x0, [x0, #16]
  43e8e0:	ldr	x0, [x0, #32]
  43e8e4:	str	x0, [sp, #112]
  43e8e8:	ldr	x0, [sp, #112]
  43e8ec:	cmp	x0, #0x0
  43e8f0:	b.eq	43e92c <ferror@plt+0x3b09c>  // b.none
  43e8f4:	ldr	x1, [sp, #112]
  43e8f8:	ldr	x0, [sp, #32]
  43e8fc:	cmp	x1, x0
  43e900:	b.eq	43e92c <ferror@plt+0x3b09c>  // b.none
  43e904:	mov	x4, #0x0                   	// #0
  43e908:	ldr	x3, [sp, #112]
  43e90c:	ldr	x2, [sp, #40]
  43e910:	ldr	x1, [sp, #48]
  43e914:	ldr	x0, [sp, #56]
  43e918:	bl	43dbb0 <ferror@plt+0x3a320>
  43e91c:	cmp	w0, #0x0
  43e920:	b.ne	43e92c <ferror@plt+0x3b09c>  // b.any
  43e924:	mov	w0, #0x0                   	// #0
  43e928:	b	43ee04 <ferror@plt+0x3b574>
  43e92c:	ldr	x0, [sp, #48]
  43e930:	ldr	x7, [x0, #176]
  43e934:	ldr	x0, [sp, #32]
  43e938:	ldr	w0, [x0]
  43e93c:	cmp	w0, #0x9
  43e940:	cset	w0, eq  // eq = none
  43e944:	and	w0, w0, #0xff
  43e948:	mov	w3, w0
  43e94c:	ldr	x0, [sp, #32]
  43e950:	ldr	w2, [x0, #4]
  43e954:	ldr	x0, [sp, #112]
  43e958:	cmp	x0, #0x0
  43e95c:	cset	w0, ne  // ne = any
  43e960:	and	w0, w0, #0xff
  43e964:	mov	w4, w0
  43e968:	ldr	x1, [sp, #112]
  43e96c:	ldr	x0, [sp, #32]
  43e970:	cmp	x1, x0
  43e974:	cset	w0, eq  // eq = none
  43e978:	and	w0, w0, #0xff
  43e97c:	mov	w6, w0
  43e980:	mov	w5, w4
  43e984:	mov	w4, w2
  43e988:	ldr	w2, [sp, #120]
  43e98c:	ldr	x1, [sp, #24]
  43e990:	ldr	x0, [sp, #40]
  43e994:	blr	x7
  43e998:	cmp	w0, #0x0
  43e99c:	b.ne	43e9a8 <ferror@plt+0x3b118>  // b.any
  43e9a0:	mov	w0, #0x0                   	// #0
  43e9a4:	b	43ee04 <ferror@plt+0x3b574>
  43e9a8:	ldr	x0, [sp, #32]
  43e9ac:	ldr	x0, [x0, #16]
  43e9b0:	cmp	x0, #0x0
  43e9b4:	b.eq	43edf4 <ferror@plt+0x3b564>  // b.none
  43e9b8:	ldr	x0, [sp, #32]
  43e9bc:	ldr	x0, [x0, #16]
  43e9c0:	ldr	x0, [x0]
  43e9c4:	cmp	x0, #0x0
  43e9c8:	b.eq	43eaec <ferror@plt+0x3b25c>  // b.none
  43e9cc:	str	wzr, [sp, #124]
  43e9d0:	b	43eac8 <ferror@plt+0x3b238>
  43e9d4:	ldr	x0, [sp, #32]
  43e9d8:	ldr	x0, [x0, #16]
  43e9dc:	ldr	x1, [x0]
  43e9e0:	ldr	w0, [sp, #124]
  43e9e4:	lsl	x0, x0, #3
  43e9e8:	add	x0, x1, x0
  43e9ec:	ldr	x0, [x0]
  43e9f0:	str	x0, [sp, #96]
  43e9f4:	ldr	x0, [sp, #96]
  43e9f8:	ldr	x0, [x0, #8]
  43e9fc:	mov	x4, #0x0                   	// #0
  43ea00:	mov	x3, x0
  43ea04:	ldr	x2, [sp, #40]
  43ea08:	ldr	x1, [sp, #48]
  43ea0c:	ldr	x0, [sp, #56]
  43ea10:	bl	43dbb0 <ferror@plt+0x3a320>
  43ea14:	cmp	w0, #0x0
  43ea18:	b.ne	43ea24 <ferror@plt+0x3b194>  // b.any
  43ea1c:	mov	w0, #0x0                   	// #0
  43ea20:	b	43ee04 <ferror@plt+0x3b574>
  43ea24:	ldr	x0, [sp, #96]
  43ea28:	ldr	w0, [x0, #20]
  43ea2c:	cmp	w0, #0x0
  43ea30:	b.eq	43ea70 <ferror@plt+0x3b1e0>  // b.none
  43ea34:	ldr	x0, [sp, #48]
  43ea38:	ldr	x4, [x0, #184]
  43ea3c:	ldr	x0, [sp, #96]
  43ea40:	ldr	x1, [x0]
  43ea44:	ldr	x0, [sp, #96]
  43ea48:	ldr	x2, [x0, #24]
  43ea4c:	ldr	x0, [sp, #96]
  43ea50:	ldr	w0, [x0, #16]
  43ea54:	mov	w3, w0
  43ea58:	ldr	x0, [sp, #40]
  43ea5c:	blr	x4
  43ea60:	cmp	w0, #0x0
  43ea64:	b.ne	43eabc <ferror@plt+0x3b22c>  // b.any
  43ea68:	mov	w0, #0x0                   	// #0
  43ea6c:	b	43ee04 <ferror@plt+0x3b574>
  43ea70:	ldr	x0, [sp, #48]
  43ea74:	ldr	x5, [x0, #160]
  43ea78:	ldr	x0, [sp, #96]
  43ea7c:	ldr	x1, [x0]
  43ea80:	ldr	x0, [sp, #96]
  43ea84:	ldr	w0, [x0, #24]
  43ea88:	mov	w2, w0
  43ea8c:	ldr	x0, [sp, #96]
  43ea90:	ldr	w0, [x0, #28]
  43ea94:	mov	w3, w0
  43ea98:	ldr	x0, [sp, #96]
  43ea9c:	ldr	w0, [x0, #16]
  43eaa0:	mov	w4, w0
  43eaa4:	ldr	x0, [sp, #40]
  43eaa8:	blr	x5
  43eaac:	cmp	w0, #0x0
  43eab0:	b.ne	43eabc <ferror@plt+0x3b22c>  // b.any
  43eab4:	mov	w0, #0x0                   	// #0
  43eab8:	b	43ee04 <ferror@plt+0x3b574>
  43eabc:	ldr	w0, [sp, #124]
  43eac0:	add	w0, w0, #0x1
  43eac4:	str	w0, [sp, #124]
  43eac8:	ldr	x0, [sp, #32]
  43eacc:	ldr	x0, [x0, #16]
  43ead0:	ldr	x1, [x0]
  43ead4:	ldr	w0, [sp, #124]
  43ead8:	lsl	x0, x0, #3
  43eadc:	add	x0, x1, x0
  43eae0:	ldr	x0, [x0]
  43eae4:	cmp	x0, #0x0
  43eae8:	b.ne	43e9d4 <ferror@plt+0x3b144>  // b.any
  43eaec:	ldr	x0, [sp, #32]
  43eaf0:	ldr	x0, [x0, #16]
  43eaf4:	ldr	x0, [x0, #16]
  43eaf8:	cmp	x0, #0x0
  43eafc:	b.eq	43ebc8 <ferror@plt+0x3b338>  // b.none
  43eb00:	str	wzr, [sp, #124]
  43eb04:	b	43eba4 <ferror@plt+0x3b314>
  43eb08:	ldr	x0, [sp, #32]
  43eb0c:	ldr	x0, [x0, #16]
  43eb10:	ldr	x1, [x0, #16]
  43eb14:	ldr	w0, [sp, #124]
  43eb18:	lsl	x0, x0, #3
  43eb1c:	add	x0, x1, x0
  43eb20:	ldr	x0, [x0]
  43eb24:	str	x0, [sp, #88]
  43eb28:	ldr	x0, [sp, #88]
  43eb2c:	ldr	x0, [x0]
  43eb30:	mov	x4, #0x0                   	// #0
  43eb34:	mov	x3, x0
  43eb38:	ldr	x2, [sp, #40]
  43eb3c:	ldr	x1, [sp, #48]
  43eb40:	ldr	x0, [sp, #56]
  43eb44:	bl	43dbb0 <ferror@plt+0x3a320>
  43eb48:	cmp	w0, #0x0
  43eb4c:	b.ne	43eb58 <ferror@plt+0x3b2c8>  // b.any
  43eb50:	mov	w0, #0x0                   	// #0
  43eb54:	b	43ee04 <ferror@plt+0x3b574>
  43eb58:	ldr	x0, [sp, #48]
  43eb5c:	ldr	x4, [x0, #192]
  43eb60:	ldr	x0, [sp, #88]
  43eb64:	ldr	w0, [x0, #8]
  43eb68:	mov	w1, w0
  43eb6c:	ldr	x0, [sp, #88]
  43eb70:	ldr	w2, [x0, #12]
  43eb74:	ldr	x0, [sp, #88]
  43eb78:	ldr	w0, [x0, #16]
  43eb7c:	mov	w3, w0
  43eb80:	ldr	x0, [sp, #40]
  43eb84:	blr	x4
  43eb88:	cmp	w0, #0x0
  43eb8c:	b.ne	43eb98 <ferror@plt+0x3b308>  // b.any
  43eb90:	mov	w0, #0x0                   	// #0
  43eb94:	b	43ee04 <ferror@plt+0x3b574>
  43eb98:	ldr	w0, [sp, #124]
  43eb9c:	add	w0, w0, #0x1
  43eba0:	str	w0, [sp, #124]
  43eba4:	ldr	x0, [sp, #32]
  43eba8:	ldr	x0, [x0, #16]
  43ebac:	ldr	x1, [x0, #16]
  43ebb0:	ldr	w0, [sp, #124]
  43ebb4:	lsl	x0, x0, #3
  43ebb8:	add	x0, x1, x0
  43ebbc:	ldr	x0, [x0]
  43ebc0:	cmp	x0, #0x0
  43ebc4:	b.ne	43eb08 <ferror@plt+0x3b278>  // b.any
  43ebc8:	ldr	x0, [sp, #32]
  43ebcc:	ldr	x0, [x0, #16]
  43ebd0:	ldr	x0, [x0, #24]
  43ebd4:	cmp	x0, #0x0
  43ebd8:	b.eq	43edf4 <ferror@plt+0x3b564>  // b.none
  43ebdc:	str	wzr, [sp, #124]
  43ebe0:	b	43edd0 <ferror@plt+0x3b540>
  43ebe4:	ldr	x0, [sp, #32]
  43ebe8:	ldr	x0, [x0, #16]
  43ebec:	ldr	x1, [x0, #24]
  43ebf0:	ldr	w0, [sp, #124]
  43ebf4:	lsl	x0, x0, #3
  43ebf8:	add	x0, x1, x0
  43ebfc:	ldr	x0, [x0]
  43ec00:	str	x0, [sp, #80]
  43ec04:	ldr	x0, [sp, #48]
  43ec08:	ldr	x2, [x0, #200]
  43ec0c:	ldr	x0, [sp, #80]
  43ec10:	ldr	x0, [x0]
  43ec14:	mov	x1, x0
  43ec18:	ldr	x0, [sp, #40]
  43ec1c:	blr	x2
  43ec20:	cmp	w0, #0x0
  43ec24:	b.ne	43ec30 <ferror@plt+0x3b3a0>  // b.any
  43ec28:	mov	w0, #0x0                   	// #0
  43ec2c:	b	43ee04 <ferror@plt+0x3b574>
  43ec30:	str	wzr, [sp, #108]
  43ec34:	b	43ed84 <ferror@plt+0x3b4f4>
  43ec38:	ldr	x0, [sp, #80]
  43ec3c:	ldr	x1, [x0, #8]
  43ec40:	ldr	w0, [sp, #108]
  43ec44:	lsl	x0, x0, #3
  43ec48:	add	x0, x1, x0
  43ec4c:	ldr	x0, [x0]
  43ec50:	str	x0, [sp, #72]
  43ec54:	ldr	x0, [sp, #72]
  43ec58:	ldr	x0, [x0, #40]
  43ec5c:	cmp	x0, #0x0
  43ec60:	b.eq	43ec94 <ferror@plt+0x3b404>  // b.none
  43ec64:	ldr	x0, [sp, #72]
  43ec68:	ldr	x0, [x0, #40]
  43ec6c:	mov	x4, #0x0                   	// #0
  43ec70:	mov	x3, x0
  43ec74:	ldr	x2, [sp, #40]
  43ec78:	ldr	x1, [sp, #48]
  43ec7c:	ldr	x0, [sp, #56]
  43ec80:	bl	43dbb0 <ferror@plt+0x3a320>
  43ec84:	cmp	w0, #0x0
  43ec88:	b.ne	43ec94 <ferror@plt+0x3b404>  // b.any
  43ec8c:	mov	w0, #0x0                   	// #0
  43ec90:	b	43ee04 <ferror@plt+0x3b574>
  43ec94:	ldr	x0, [sp, #72]
  43ec98:	ldr	x0, [x0, #8]
  43ec9c:	mov	x4, #0x0                   	// #0
  43eca0:	mov	x3, x0
  43eca4:	ldr	x2, [sp, #40]
  43eca8:	ldr	x1, [sp, #48]
  43ecac:	ldr	x0, [sp, #56]
  43ecb0:	bl	43dbb0 <ferror@plt+0x3a320>
  43ecb4:	cmp	w0, #0x0
  43ecb8:	b.ne	43ecc4 <ferror@plt+0x3b434>  // b.any
  43ecbc:	mov	w0, #0x0                   	// #0
  43ecc0:	b	43ee04 <ferror@plt+0x3b574>
  43ecc4:	ldr	x0, [sp, #72]
  43ecc8:	ldr	x0, [x0, #32]
  43eccc:	cmn	x0, #0x1
  43ecd0:	b.eq	43ed34 <ferror@plt+0x3b4a4>  // b.none
  43ecd4:	ldr	x0, [sp, #48]
  43ecd8:	ldr	x7, [x0, #208]
  43ecdc:	ldr	x0, [sp, #72]
  43ece0:	ldr	x1, [x0]
  43ece4:	ldr	x0, [sp, #72]
  43ece8:	ldr	w2, [x0, #16]
  43ecec:	ldr	x0, [sp, #72]
  43ecf0:	ldr	w3, [x0, #20]
  43ecf4:	ldr	x0, [sp, #72]
  43ecf8:	ldr	w4, [x0, #24]
  43ecfc:	ldr	x0, [sp, #72]
  43ed00:	ldr	x5, [x0, #32]
  43ed04:	ldr	x0, [sp, #72]
  43ed08:	ldr	x0, [x0, #40]
  43ed0c:	cmp	x0, #0x0
  43ed10:	cset	w0, ne  // ne = any
  43ed14:	and	w0, w0, #0xff
  43ed18:	mov	w6, w0
  43ed1c:	ldr	x0, [sp, #40]
  43ed20:	blr	x7
  43ed24:	cmp	w0, #0x0
  43ed28:	b.ne	43ed78 <ferror@plt+0x3b4e8>  // b.any
  43ed2c:	mov	w0, #0x0                   	// #0
  43ed30:	b	43ee04 <ferror@plt+0x3b574>
  43ed34:	ldr	x0, [sp, #48]
  43ed38:	ldr	x5, [x0, #216]
  43ed3c:	ldr	x0, [sp, #72]
  43ed40:	ldr	x1, [x0]
  43ed44:	ldr	x0, [sp, #72]
  43ed48:	ldr	w2, [x0, #16]
  43ed4c:	ldr	x0, [sp, #72]
  43ed50:	ldr	w3, [x0, #20]
  43ed54:	ldr	x0, [sp, #72]
  43ed58:	ldr	w0, [x0, #24]
  43ed5c:	mov	w4, w0
  43ed60:	ldr	x0, [sp, #40]
  43ed64:	blr	x5
  43ed68:	cmp	w0, #0x0
  43ed6c:	b.ne	43ed78 <ferror@plt+0x3b4e8>  // b.any
  43ed70:	mov	w0, #0x0                   	// #0
  43ed74:	b	43ee04 <ferror@plt+0x3b574>
  43ed78:	ldr	w0, [sp, #108]
  43ed7c:	add	w0, w0, #0x1
  43ed80:	str	w0, [sp, #108]
  43ed84:	ldr	x0, [sp, #80]
  43ed88:	ldr	x1, [x0, #8]
  43ed8c:	ldr	w0, [sp, #108]
  43ed90:	lsl	x0, x0, #3
  43ed94:	add	x0, x1, x0
  43ed98:	ldr	x0, [x0]
  43ed9c:	cmp	x0, #0x0
  43eda0:	b.ne	43ec38 <ferror@plt+0x3b3a8>  // b.any
  43eda4:	ldr	x0, [sp, #48]
  43eda8:	ldr	x1, [x0, #224]
  43edac:	ldr	x0, [sp, #40]
  43edb0:	blr	x1
  43edb4:	cmp	w0, #0x0
  43edb8:	b.ne	43edc4 <ferror@plt+0x3b534>  // b.any
  43edbc:	mov	w0, #0x0                   	// #0
  43edc0:	b	43ee04 <ferror@plt+0x3b574>
  43edc4:	ldr	w0, [sp, #124]
  43edc8:	add	w0, w0, #0x1
  43edcc:	str	w0, [sp, #124]
  43edd0:	ldr	x0, [sp, #32]
  43edd4:	ldr	x0, [x0, #16]
  43edd8:	ldr	x1, [x0, #24]
  43eddc:	ldr	w0, [sp, #124]
  43ede0:	lsl	x0, x0, #3
  43ede4:	add	x0, x1, x0
  43ede8:	ldr	x0, [x0]
  43edec:	cmp	x0, #0x0
  43edf0:	b.ne	43ebe4 <ferror@plt+0x3b354>  // b.any
  43edf4:	ldr	x0, [sp, #48]
  43edf8:	ldr	x1, [x0, #232]
  43edfc:	ldr	x0, [sp, #40]
  43ee00:	blr	x1
  43ee04:	ldp	x29, x30, [sp], #128
  43ee08:	ret
  43ee0c:	stp	x29, x30, [sp, #-80]!
  43ee10:	mov	x29, sp
  43ee14:	str	x0, [sp, #56]
  43ee18:	str	x1, [sp, #48]
  43ee1c:	str	x2, [sp, #40]
  43ee20:	str	x3, [sp, #32]
  43ee24:	str	w4, [sp, #28]
  43ee28:	str	x5, [sp, #16]
  43ee2c:	ldr	x0, [sp, #16]
  43ee30:	ldr	x0, [x0, #16]
  43ee34:	ldr	x0, [x0, #24]
  43ee38:	mov	x3, x0
  43ee3c:	ldr	x2, [sp, #40]
  43ee40:	ldr	x1, [sp, #48]
  43ee44:	ldr	x0, [sp, #56]
  43ee48:	bl	43f174 <ferror@plt+0x3b8e4>
  43ee4c:	cmp	w0, #0x0
  43ee50:	b.ne	43ee5c <ferror@plt+0x3b5cc>  // b.any
  43ee54:	mov	w0, #0x0                   	// #0
  43ee58:	b	43efac <ferror@plt+0x3b71c>
  43ee5c:	ldr	x0, [sp, #16]
  43ee60:	ldr	x0, [x0]
  43ee64:	mov	x4, #0x0                   	// #0
  43ee68:	mov	x3, x0
  43ee6c:	ldr	x2, [sp, #40]
  43ee70:	ldr	x1, [sp, #48]
  43ee74:	ldr	x0, [sp, #56]
  43ee78:	bl	43dbb0 <ferror@plt+0x3a320>
  43ee7c:	cmp	w0, #0x0
  43ee80:	b.ne	43ee8c <ferror@plt+0x3b5fc>  // b.any
  43ee84:	mov	w0, #0x0                   	// #0
  43ee88:	b	43efac <ferror@plt+0x3b71c>
  43ee8c:	ldr	x0, [sp, #48]
  43ee90:	ldr	x3, [x0, #304]
  43ee94:	ldr	w0, [sp, #28]
  43ee98:	cmp	w0, #0x2
  43ee9c:	cset	w0, eq  // eq = none
  43eea0:	and	w0, w0, #0xff
  43eea4:	mov	w2, w0
  43eea8:	ldr	x1, [sp, #32]
  43eeac:	ldr	x0, [sp, #40]
  43eeb0:	blr	x3
  43eeb4:	cmp	w0, #0x0
  43eeb8:	b.ne	43eec4 <ferror@plt+0x3b634>  // b.any
  43eebc:	mov	w0, #0x0                   	// #0
  43eec0:	b	43efac <ferror@plt+0x3b71c>
  43eec4:	ldr	x0, [sp, #16]
  43eec8:	ldr	x0, [x0, #8]
  43eecc:	str	x0, [sp, #72]
  43eed0:	b	43ef44 <ferror@plt+0x3b6b4>
  43eed4:	ldr	x0, [sp, #72]
  43eed8:	ldr	x0, [x0, #16]
  43eedc:	mov	x4, #0x0                   	// #0
  43eee0:	mov	x3, x0
  43eee4:	ldr	x2, [sp, #40]
  43eee8:	ldr	x1, [sp, #48]
  43eeec:	ldr	x0, [sp, #56]
  43eef0:	bl	43dbb0 <ferror@plt+0x3a320>
  43eef4:	cmp	w0, #0x0
  43eef8:	b.eq	43ef30 <ferror@plt+0x3b6a0>  // b.none
  43eefc:	ldr	x0, [sp, #48]
  43ef00:	ldr	x4, [x0, #312]
  43ef04:	ldr	x0, [sp, #72]
  43ef08:	ldr	x1, [x0, #8]
  43ef0c:	ldr	x0, [sp, #72]
  43ef10:	ldr	w2, [x0, #24]
  43ef14:	ldr	x0, [sp, #72]
  43ef18:	ldr	x0, [x0, #32]
  43ef1c:	mov	x3, x0
  43ef20:	ldr	x0, [sp, #40]
  43ef24:	blr	x4
  43ef28:	cmp	w0, #0x0
  43ef2c:	b.ne	43ef38 <ferror@plt+0x3b6a8>  // b.any
  43ef30:	mov	w0, #0x0                   	// #0
  43ef34:	b	43efac <ferror@plt+0x3b71c>
  43ef38:	ldr	x0, [sp, #72]
  43ef3c:	ldr	x0, [x0]
  43ef40:	str	x0, [sp, #72]
  43ef44:	ldr	x0, [sp, #72]
  43ef48:	cmp	x0, #0x0
  43ef4c:	b.ne	43eed4 <ferror@plt+0x3b644>  // b.any
  43ef50:	ldr	x0, [sp, #16]
  43ef54:	ldr	x0, [x0, #16]
  43ef58:	str	x0, [sp, #64]
  43ef5c:	b	43ef90 <ferror@plt+0x3b700>
  43ef60:	ldr	x3, [sp, #64]
  43ef64:	ldr	x2, [sp, #40]
  43ef68:	ldr	x1, [sp, #48]
  43ef6c:	ldr	x0, [sp, #56]
  43ef70:	bl	43efb4 <ferror@plt+0x3b724>
  43ef74:	cmp	w0, #0x0
  43ef78:	b.ne	43ef84 <ferror@plt+0x3b6f4>  // b.any
  43ef7c:	mov	w0, #0x0                   	// #0
  43ef80:	b	43efac <ferror@plt+0x3b71c>
  43ef84:	ldr	x0, [sp, #64]
  43ef88:	ldr	x0, [x0]
  43ef8c:	str	x0, [sp, #64]
  43ef90:	ldr	x0, [sp, #64]
  43ef94:	cmp	x0, #0x0
  43ef98:	b.ne	43ef60 <ferror@plt+0x3b6d0>  // b.any
  43ef9c:	ldr	x0, [sp, #48]
  43efa0:	ldr	x1, [x0, #336]
  43efa4:	ldr	x0, [sp, #40]
  43efa8:	blr	x1
  43efac:	ldp	x29, x30, [sp], #80
  43efb0:	ret
  43efb4:	stp	x29, x30, [sp, #-64]!
  43efb8:	mov	x29, sp
  43efbc:	str	x0, [sp, #40]
  43efc0:	str	x1, [sp, #32]
  43efc4:	str	x2, [sp, #24]
  43efc8:	str	x3, [sp, #16]
  43efcc:	ldr	x0, [sp, #16]
  43efd0:	ldr	x0, [x0, #24]
  43efd4:	mov	x3, x0
  43efd8:	ldr	x2, [sp, #24]
  43efdc:	ldr	x1, [sp, #32]
  43efe0:	ldr	x0, [sp, #40]
  43efe4:	bl	43f174 <ferror@plt+0x3b8e4>
  43efe8:	cmp	w0, #0x0
  43efec:	b.ne	43eff8 <ferror@plt+0x3b768>  // b.any
  43eff0:	mov	w0, #0x0                   	// #0
  43eff4:	b	43f16c <ferror@plt+0x3b8dc>
  43eff8:	ldr	x0, [sp, #16]
  43effc:	ldr	x0, [x0, #40]
  43f000:	cmp	x0, #0x0
  43f004:	b.ne	43f018 <ferror@plt+0x3b788>  // b.any
  43f008:	ldr	x0, [sp, #16]
  43f00c:	ldr	x0, [x0, #8]
  43f010:	cmp	x0, #0x0
  43f014:	b.ne	43f044 <ferror@plt+0x3b7b4>  // b.any
  43f018:	ldr	x0, [sp, #32]
  43f01c:	ldr	x2, [x0, #320]
  43f020:	ldr	x0, [sp, #16]
  43f024:	ldr	x0, [x0, #24]
  43f028:	mov	x1, x0
  43f02c:	ldr	x0, [sp, #24]
  43f030:	blr	x2
  43f034:	cmp	w0, #0x0
  43f038:	b.ne	43f044 <ferror@plt+0x3b7b4>  // b.any
  43f03c:	mov	w0, #0x0                   	// #0
  43f040:	b	43f16c <ferror@plt+0x3b8dc>
  43f044:	ldr	x0, [sp, #16]
  43f048:	ldr	x0, [x0, #40]
  43f04c:	cmp	x0, #0x0
  43f050:	b.eq	43f0a4 <ferror@plt+0x3b814>  // b.none
  43f054:	ldr	x0, [sp, #16]
  43f058:	ldr	x0, [x0, #40]
  43f05c:	ldr	x0, [x0]
  43f060:	str	x0, [sp, #56]
  43f064:	b	43f098 <ferror@plt+0x3b808>
  43f068:	ldr	x3, [sp, #56]
  43f06c:	ldr	x2, [sp, #24]
  43f070:	ldr	x1, [sp, #32]
  43f074:	ldr	x0, [sp, #40]
  43f078:	bl	43d924 <ferror@plt+0x3a094>
  43f07c:	cmp	w0, #0x0
  43f080:	b.ne	43f08c <ferror@plt+0x3b7fc>  // b.any
  43f084:	mov	w0, #0x0                   	// #0
  43f088:	b	43f16c <ferror@plt+0x3b8dc>
  43f08c:	ldr	x0, [sp, #56]
  43f090:	ldr	x0, [x0]
  43f094:	str	x0, [sp, #56]
  43f098:	ldr	x0, [sp, #56]
  43f09c:	cmp	x0, #0x0
  43f0a0:	b.ne	43f068 <ferror@plt+0x3b7d8>  // b.any
  43f0a4:	ldr	x0, [sp, #16]
  43f0a8:	ldr	x0, [x0, #16]
  43f0ac:	str	x0, [sp, #48]
  43f0b0:	b	43f0e4 <ferror@plt+0x3b854>
  43f0b4:	ldr	x3, [sp, #48]
  43f0b8:	ldr	x2, [sp, #24]
  43f0bc:	ldr	x1, [sp, #32]
  43f0c0:	ldr	x0, [sp, #40]
  43f0c4:	bl	43efb4 <ferror@plt+0x3b724>
  43f0c8:	cmp	w0, #0x0
  43f0cc:	b.ne	43f0d8 <ferror@plt+0x3b848>  // b.any
  43f0d0:	mov	w0, #0x0                   	// #0
  43f0d4:	b	43f16c <ferror@plt+0x3b8dc>
  43f0d8:	ldr	x0, [sp, #48]
  43f0dc:	ldr	x0, [x0]
  43f0e0:	str	x0, [sp, #48]
  43f0e4:	ldr	x0, [sp, #48]
  43f0e8:	cmp	x0, #0x0
  43f0ec:	b.ne	43f0b4 <ferror@plt+0x3b824>  // b.any
  43f0f0:	ldr	x0, [sp, #16]
  43f0f4:	ldr	x0, [x0, #32]
  43f0f8:	mov	x3, x0
  43f0fc:	ldr	x2, [sp, #24]
  43f100:	ldr	x1, [sp, #32]
  43f104:	ldr	x0, [sp, #40]
  43f108:	bl	43f174 <ferror@plt+0x3b8e4>
  43f10c:	cmp	w0, #0x0
  43f110:	b.ne	43f11c <ferror@plt+0x3b88c>  // b.any
  43f114:	mov	w0, #0x0                   	// #0
  43f118:	b	43f16c <ferror@plt+0x3b8dc>
  43f11c:	ldr	x0, [sp, #16]
  43f120:	ldr	x0, [x0, #40]
  43f124:	cmp	x0, #0x0
  43f128:	b.ne	43f13c <ferror@plt+0x3b8ac>  // b.any
  43f12c:	ldr	x0, [sp, #16]
  43f130:	ldr	x0, [x0, #8]
  43f134:	cmp	x0, #0x0
  43f138:	b.ne	43f168 <ferror@plt+0x3b8d8>  // b.any
  43f13c:	ldr	x0, [sp, #32]
  43f140:	ldr	x2, [x0, #328]
  43f144:	ldr	x0, [sp, #16]
  43f148:	ldr	x0, [x0, #32]
  43f14c:	mov	x1, x0
  43f150:	ldr	x0, [sp, #24]
  43f154:	blr	x2
  43f158:	cmp	w0, #0x0
  43f15c:	b.ne	43f168 <ferror@plt+0x3b8d8>  // b.any
  43f160:	mov	w0, #0x0                   	// #0
  43f164:	b	43f16c <ferror@plt+0x3b8dc>
  43f168:	mov	w0, #0x1                   	// #1
  43f16c:	ldp	x29, x30, [sp], #64
  43f170:	ret
  43f174:	stp	x29, x30, [sp, #-64]!
  43f178:	mov	x29, sp
  43f17c:	str	x0, [sp, #40]
  43f180:	str	x1, [sp, #32]
  43f184:	str	x2, [sp, #24]
  43f188:	str	x3, [sp, #16]
  43f18c:	b	43f294 <ferror@plt+0x3ba04>
  43f190:	ldr	x0, [sp, #40]
  43f194:	ldr	x0, [x0, #64]
  43f198:	str	x0, [sp, #56]
  43f19c:	b	43f264 <ferror@plt+0x3b9d4>
  43f1a0:	ldr	x0, [sp, #40]
  43f1a4:	ldr	w1, [x0, #72]
  43f1a8:	ldr	x0, [sp, #56]
  43f1ac:	mov	w1, w1
  43f1b0:	add	x1, x1, #0x2
  43f1b4:	ldr	x0, [x0, x1, lsl #3]
  43f1b8:	cmn	x0, #0x1
  43f1bc:	b.eq	43f278 <ferror@plt+0x3b9e8>  // b.none
  43f1c0:	ldr	x0, [sp, #40]
  43f1c4:	ldr	w1, [x0, #72]
  43f1c8:	ldr	x0, [sp, #56]
  43f1cc:	mov	w1, w1
  43f1d0:	add	x1, x1, #0xc
  43f1d4:	ldr	x0, [x0, x1, lsl #3]
  43f1d8:	ldr	x1, [sp, #16]
  43f1dc:	cmp	x1, x0
  43f1e0:	b.hi	43f1ec <ferror@plt+0x3b95c>  // b.pmore
  43f1e4:	mov	w0, #0x1                   	// #1
  43f1e8:	b	43f2a8 <ferror@plt+0x3ba18>
  43f1ec:	ldr	x0, [sp, #32]
  43f1f0:	ldr	x4, [x0, #344]
  43f1f4:	ldr	x0, [sp, #56]
  43f1f8:	ldr	x0, [x0, #8]
  43f1fc:	ldr	x5, [x0, #8]
  43f200:	ldr	x0, [sp, #40]
  43f204:	ldr	w1, [x0, #72]
  43f208:	ldr	x0, [sp, #56]
  43f20c:	mov	w1, w1
  43f210:	add	x1, x1, #0x2
  43f214:	ldr	x2, [x0, x1, lsl #3]
  43f218:	ldr	x0, [sp, #40]
  43f21c:	ldr	w1, [x0, #72]
  43f220:	ldr	x0, [sp, #56]
  43f224:	mov	w1, w1
  43f228:	add	x1, x1, #0xc
  43f22c:	ldr	x0, [x0, x1, lsl #3]
  43f230:	mov	x3, x0
  43f234:	mov	x1, x5
  43f238:	ldr	x0, [sp, #24]
  43f23c:	blr	x4
  43f240:	cmp	w0, #0x0
  43f244:	b.ne	43f250 <ferror@plt+0x3b9c0>  // b.any
  43f248:	mov	w0, #0x0                   	// #0
  43f24c:	b	43f2a8 <ferror@plt+0x3ba18>
  43f250:	ldr	x0, [sp, #40]
  43f254:	ldr	w0, [x0, #72]
  43f258:	add	w1, w0, #0x1
  43f25c:	ldr	x0, [sp, #40]
  43f260:	str	w1, [x0, #72]
  43f264:	ldr	x0, [sp, #40]
  43f268:	ldr	w0, [x0, #72]
  43f26c:	cmp	w0, #0x9
  43f270:	b.ls	43f1a0 <ferror@plt+0x3b910>  // b.plast
  43f274:	b	43f27c <ferror@plt+0x3b9ec>
  43f278:	nop
  43f27c:	ldr	x0, [sp, #56]
  43f280:	ldr	x1, [x0]
  43f284:	ldr	x0, [sp, #40]
  43f288:	str	x1, [x0, #64]
  43f28c:	ldr	x0, [sp, #40]
  43f290:	str	wzr, [x0, #72]
  43f294:	ldr	x0, [sp, #40]
  43f298:	ldr	x0, [x0, #64]
  43f29c:	cmp	x0, #0x0
  43f2a0:	b.ne	43f190 <ferror@plt+0x3b900>  // b.any
  43f2a4:	mov	w0, #0x1                   	// #1
  43f2a8:	ldp	x29, x30, [sp], #64
  43f2ac:	ret
  43f2b0:	stp	x29, x30, [sp, #-64]!
  43f2b4:	mov	x29, sp
  43f2b8:	str	x0, [sp, #40]
  43f2bc:	str	x1, [sp, #32]
  43f2c0:	str	x2, [sp, #24]
  43f2c4:	ldr	x0, [sp, #24]
  43f2c8:	ldr	w0, [x0]
  43f2cc:	cmp	w0, #0x7
  43f2d0:	b.eq	43f324 <ferror@plt+0x3ba94>  // b.none
  43f2d4:	ldr	x0, [sp, #24]
  43f2d8:	ldr	w0, [x0]
  43f2dc:	cmp	w0, #0x8
  43f2e0:	b.eq	43f324 <ferror@plt+0x3ba94>  // b.none
  43f2e4:	ldr	x0, [sp, #24]
  43f2e8:	ldr	w0, [x0]
  43f2ec:	cmp	w0, #0x9
  43f2f0:	b.eq	43f324 <ferror@plt+0x3ba94>  // b.none
  43f2f4:	ldr	x0, [sp, #24]
  43f2f8:	ldr	w0, [x0]
  43f2fc:	cmp	w0, #0xa
  43f300:	b.eq	43f324 <ferror@plt+0x3ba94>  // b.none
  43f304:	adrp	x0, 462000 <warn@@Base+0x14330>
  43f308:	add	x3, x0, #0xf70
  43f30c:	mov	w2, #0xb7e                 	// #2942
  43f310:	adrp	x0, 462000 <warn@@Base+0x14330>
  43f314:	add	x1, x0, #0xa08
  43f318:	adrp	x0, 462000 <warn@@Base+0x14330>
  43f31c:	add	x0, x0, #0xe98
  43f320:	bl	4037a0 <__assert_fail@plt>
  43f324:	ldr	x0, [sp, #24]
  43f328:	ldr	x0, [x0, #16]
  43f32c:	str	x0, [sp, #48]
  43f330:	ldr	x0, [sp, #48]
  43f334:	ldr	w1, [x0, #12]
  43f338:	ldr	x0, [sp, #40]
  43f33c:	ldr	w0, [x0, #56]
  43f340:	cmp	w1, w0
  43f344:	b.ls	43f350 <ferror@plt+0x3bac0>  // b.plast
  43f348:	mov	w0, #0x1                   	// #1
  43f34c:	b	43f4bc <ferror@plt+0x3bc2c>
  43f350:	ldr	x0, [sp, #40]
  43f354:	ldr	x0, [x0, #80]
  43f358:	str	x0, [sp, #56]
  43f35c:	b	43f438 <ferror@plt+0x3bba8>
  43f360:	ldr	x0, [sp, #56]
  43f364:	ldr	x0, [x0, #8]
  43f368:	ldr	w1, [x0]
  43f36c:	ldr	x0, [sp, #24]
  43f370:	ldr	w0, [x0]
  43f374:	cmp	w1, w0
  43f378:	b.ne	43f420 <ferror@plt+0x3bb90>  // b.any
  43f37c:	ldr	x0, [sp, #32]
  43f380:	cmp	x0, #0x0
  43f384:	b.ne	43f39c <ferror@plt+0x3bb0c>  // b.any
  43f388:	ldr	x0, [sp, #56]
  43f38c:	ldr	x0, [x0, #16]
  43f390:	cmp	x0, #0x0
  43f394:	b.eq	43f3e0 <ferror@plt+0x3bb50>  // b.none
  43f398:	b	43f42c <ferror@plt+0x3bb9c>
  43f39c:	ldr	x0, [sp, #56]
  43f3a0:	ldr	x0, [x0, #16]
  43f3a4:	cmp	x0, #0x0
  43f3a8:	b.eq	43f428 <ferror@plt+0x3bb98>  // b.none
  43f3ac:	ldr	x0, [sp, #56]
  43f3b0:	ldr	x0, [x0, #16]
  43f3b4:	ldrb	w1, [x0]
  43f3b8:	ldr	x0, [sp, #32]
  43f3bc:	ldrb	w0, [x0]
  43f3c0:	cmp	w1, w0
  43f3c4:	b.ne	43f428 <ferror@plt+0x3bb98>  // b.any
  43f3c8:	ldr	x0, [sp, #56]
  43f3cc:	ldr	x0, [x0, #16]
  43f3d0:	ldr	x1, [sp, #32]
  43f3d4:	bl	4034b0 <strcmp@plt>
  43f3d8:	cmp	w0, #0x0
  43f3dc:	b.ne	43f428 <ferror@plt+0x3bb98>  // b.any
  43f3e0:	ldr	x0, [sp, #56]
  43f3e4:	ldr	x0, [x0, #8]
  43f3e8:	ldr	x2, [sp, #24]
  43f3ec:	mov	x1, x0
  43f3f0:	ldr	x0, [sp, #40]
  43f3f4:	bl	43f4c4 <ferror@plt+0x3bc34>
  43f3f8:	cmp	w0, #0x0
  43f3fc:	b.eq	43f42c <ferror@plt+0x3bb9c>  // b.none
  43f400:	ldr	x0, [sp, #56]
  43f404:	ldr	x0, [x0, #8]
  43f408:	ldr	x0, [x0, #16]
  43f40c:	ldr	w1, [x0, #12]
  43f410:	ldr	x0, [sp, #48]
  43f414:	str	w1, [x0, #12]
  43f418:	mov	w0, #0x1                   	// #1
  43f41c:	b	43f4bc <ferror@plt+0x3bc2c>
  43f420:	nop
  43f424:	b	43f42c <ferror@plt+0x3bb9c>
  43f428:	nop
  43f42c:	ldr	x0, [sp, #56]
  43f430:	ldr	x0, [x0]
  43f434:	str	x0, [sp, #56]
  43f438:	ldr	x0, [sp, #56]
  43f43c:	cmp	x0, #0x0
  43f440:	b.ne	43f360 <ferror@plt+0x3bad0>  // b.any
  43f444:	ldr	x0, [sp, #40]
  43f448:	ldr	w0, [x0, #52]
  43f44c:	add	w1, w0, #0x1
  43f450:	ldr	x0, [sp, #40]
  43f454:	str	w1, [x0, #52]
  43f458:	ldr	x0, [sp, #40]
  43f45c:	ldr	w1, [x0, #52]
  43f460:	ldr	x0, [sp, #48]
  43f464:	str	w1, [x0, #12]
  43f468:	mov	x0, #0x18                  	// #24
  43f46c:	bl	403290 <xmalloc@plt>
  43f470:	str	x0, [sp, #56]
  43f474:	mov	x2, #0x18                  	// #24
  43f478:	mov	w1, #0x0                   	// #0
  43f47c:	ldr	x0, [sp, #56]
  43f480:	bl	403280 <memset@plt>
  43f484:	ldr	x0, [sp, #56]
  43f488:	ldr	x1, [sp, #24]
  43f48c:	str	x1, [x0, #8]
  43f490:	ldr	x0, [sp, #56]
  43f494:	ldr	x1, [sp, #32]
  43f498:	str	x1, [x0, #16]
  43f49c:	ldr	x0, [sp, #40]
  43f4a0:	ldr	x1, [x0, #80]
  43f4a4:	ldr	x0, [sp, #56]
  43f4a8:	str	x1, [x0]
  43f4ac:	ldr	x0, [sp, #40]
  43f4b0:	ldr	x1, [sp, #56]
  43f4b4:	str	x1, [x0, #80]
  43f4b8:	mov	w0, #0x1                   	// #1
  43f4bc:	ldp	x29, x30, [sp], #64
  43f4c0:	ret
  43f4c4:	stp	x29, x30, [sp, #-160]!
  43f4c8:	mov	x29, sp
  43f4cc:	str	x0, [sp, #40]
  43f4d0:	str	x1, [sp, #32]
  43f4d4:	str	x2, [sp, #24]
  43f4d8:	ldr	x0, [sp, #32]
  43f4dc:	cmp	x0, #0x0
  43f4e0:	b.ne	43f4f8 <ferror@plt+0x3bc68>  // b.any
  43f4e4:	ldr	x0, [sp, #24]
  43f4e8:	cmp	x0, #0x0
  43f4ec:	cset	w0, eq  // eq = none
  43f4f0:	and	w0, w0, #0xff
  43f4f4:	b	440018 <ferror@plt+0x3c788>
  43f4f8:	ldr	x0, [sp, #24]
  43f4fc:	cmp	x0, #0x0
  43f500:	b.ne	43f534 <ferror@plt+0x3bca4>  // b.any
  43f504:	mov	w0, #0x0                   	// #0
  43f508:	b	440018 <ferror@plt+0x3c788>
  43f50c:	ldr	x0, [sp, #32]
  43f510:	ldr	x0, [x0, #16]
  43f514:	ldr	x0, [x0]
  43f518:	ldr	x0, [x0]
  43f51c:	str	x0, [sp, #32]
  43f520:	ldr	x0, [sp, #32]
  43f524:	cmp	x0, #0x0
  43f528:	b.ne	43f534 <ferror@plt+0x3bca4>  // b.any
  43f52c:	mov	w0, #0x0                   	// #0
  43f530:	b	440018 <ferror@plt+0x3c788>
  43f534:	ldr	x0, [sp, #32]
  43f538:	ldr	w0, [x0]
  43f53c:	cmp	w0, #0x1
  43f540:	b.eq	43f50c <ferror@plt+0x3bc7c>  // b.none
  43f544:	b	43f570 <ferror@plt+0x3bce0>
  43f548:	ldr	x0, [sp, #24]
  43f54c:	ldr	x0, [x0, #16]
  43f550:	ldr	x0, [x0]
  43f554:	ldr	x0, [x0]
  43f558:	str	x0, [sp, #24]
  43f55c:	ldr	x0, [sp, #24]
  43f560:	cmp	x0, #0x0
  43f564:	b.ne	43f570 <ferror@plt+0x3bce0>  // b.any
  43f568:	mov	w0, #0x0                   	// #0
  43f56c:	b	440018 <ferror@plt+0x3c788>
  43f570:	ldr	x0, [sp, #24]
  43f574:	ldr	w0, [x0]
  43f578:	cmp	w0, #0x1
  43f57c:	b.eq	43f548 <ferror@plt+0x3bcb8>  // b.none
  43f580:	ldr	x1, [sp, #32]
  43f584:	ldr	x0, [sp, #24]
  43f588:	cmp	x1, x0
  43f58c:	b.ne	43f598 <ferror@plt+0x3bd08>  // b.any
  43f590:	mov	w0, #0x1                   	// #1
  43f594:	b	440018 <ferror@plt+0x3c788>
  43f598:	ldr	x0, [sp, #32]
  43f59c:	ldr	w0, [x0]
  43f5a0:	cmp	w0, #0x16
  43f5a4:	b.ne	43f5d8 <ferror@plt+0x3bd48>  // b.any
  43f5a8:	ldr	x0, [sp, #24]
  43f5ac:	ldr	w0, [x0]
  43f5b0:	cmp	w0, #0x17
  43f5b4:	b.ne	43f5d8 <ferror@plt+0x3bd48>  // b.any
  43f5b8:	ldr	x0, [sp, #32]
  43f5bc:	ldr	x0, [x0, #16]
  43f5c0:	ldr	x0, [x0, #8]
  43f5c4:	ldr	x2, [sp, #24]
  43f5c8:	mov	x1, x0
  43f5cc:	ldr	x0, [sp, #40]
  43f5d0:	bl	43f4c4 <ferror@plt+0x3bc34>
  43f5d4:	b	440018 <ferror@plt+0x3c788>
  43f5d8:	ldr	x0, [sp, #32]
  43f5dc:	ldr	w0, [x0]
  43f5e0:	cmp	w0, #0x17
  43f5e4:	b.ne	43f618 <ferror@plt+0x3bd88>  // b.any
  43f5e8:	ldr	x0, [sp, #24]
  43f5ec:	ldr	w0, [x0]
  43f5f0:	cmp	w0, #0x16
  43f5f4:	b.ne	43f618 <ferror@plt+0x3bd88>  // b.any
  43f5f8:	ldr	x0, [sp, #24]
  43f5fc:	ldr	x0, [x0, #16]
  43f600:	ldr	x0, [x0, #8]
  43f604:	mov	x2, x0
  43f608:	ldr	x1, [sp, #32]
  43f60c:	ldr	x0, [sp, #40]
  43f610:	bl	43f4c4 <ferror@plt+0x3bc34>
  43f614:	b	440018 <ferror@plt+0x3c788>
  43f618:	ldr	x0, [sp, #32]
  43f61c:	ldr	w1, [x0]
  43f620:	ldr	x0, [sp, #24]
  43f624:	ldr	w0, [x0]
  43f628:	cmp	w1, w0
  43f62c:	b.ne	43f648 <ferror@plt+0x3bdb8>  // b.any
  43f630:	ldr	x0, [sp, #32]
  43f634:	ldr	w1, [x0, #4]
  43f638:	ldr	x0, [sp, #24]
  43f63c:	ldr	w0, [x0, #4]
  43f640:	cmp	w1, w0
  43f644:	b.eq	43f650 <ferror@plt+0x3bdc0>  // b.none
  43f648:	mov	w0, #0x0                   	// #0
  43f64c:	b	440018 <ferror@plt+0x3c788>
  43f650:	ldr	x0, [sp, #32]
  43f654:	ldr	w0, [x0]
  43f658:	cmp	w0, #0x6
  43f65c:	b.hi	43f6a4 <ferror@plt+0x3be14>  // b.pmore
  43f660:	cmp	w0, #0x4
  43f664:	b.cs	43f67c <ferror@plt+0x3bdec>  // b.hs, b.nlast
  43f668:	cmp	w0, #0x2
  43f66c:	b.eq	43f67c <ferror@plt+0x3bdec>  // b.none
  43f670:	cmp	w0, #0x3
  43f674:	b.eq	43f684 <ferror@plt+0x3bdf4>  // b.none
  43f678:	b	43f6a4 <ferror@plt+0x3be14>
  43f67c:	mov	w0, #0x1                   	// #1
  43f680:	b	440018 <ferror@plt+0x3c788>
  43f684:	ldr	x0, [sp, #32]
  43f688:	ldr	w1, [x0, #16]
  43f68c:	ldr	x0, [sp, #24]
  43f690:	ldr	w0, [x0, #16]
  43f694:	cmp	w1, w0
  43f698:	cset	w0, eq  // eq = none
  43f69c:	and	w0, w0, #0xff
  43f6a0:	b	440018 <ferror@plt+0x3c788>
  43f6a4:	nop
  43f6a8:	ldr	x0, [sp, #40]
  43f6ac:	ldr	x0, [x0, #88]
  43f6b0:	str	x0, [sp, #152]
  43f6b4:	b	43f6f4 <ferror@plt+0x3be64>
  43f6b8:	ldr	x0, [sp, #152]
  43f6bc:	ldr	x0, [x0, #8]
  43f6c0:	ldr	x1, [sp, #32]
  43f6c4:	cmp	x1, x0
  43f6c8:	b.ne	43f6e8 <ferror@plt+0x3be58>  // b.any
  43f6cc:	ldr	x0, [sp, #152]
  43f6d0:	ldr	x0, [x0, #16]
  43f6d4:	ldr	x1, [sp, #24]
  43f6d8:	cmp	x1, x0
  43f6dc:	b.ne	43f6e8 <ferror@plt+0x3be58>  // b.any
  43f6e0:	mov	w0, #0x1                   	// #1
  43f6e4:	b	440018 <ferror@plt+0x3c788>
  43f6e8:	ldr	x0, [sp, #152]
  43f6ec:	ldr	x0, [x0]
  43f6f0:	str	x0, [sp, #152]
  43f6f4:	ldr	x0, [sp, #152]
  43f6f8:	cmp	x0, #0x0
  43f6fc:	b.ne	43f6b8 <ferror@plt+0x3be28>  // b.any
  43f700:	ldr	x0, [sp, #32]
  43f704:	str	x0, [sp, #64]
  43f708:	ldr	x0, [sp, #24]
  43f70c:	str	x0, [sp, #72]
  43f710:	ldr	x0, [sp, #40]
  43f714:	ldr	x0, [x0, #88]
  43f718:	str	x0, [sp, #56]
  43f71c:	ldr	x0, [sp, #40]
  43f720:	add	x1, sp, #0x38
  43f724:	str	x1, [x0, #88]
  43f728:	ldr	x0, [sp, #32]
  43f72c:	ldr	w0, [x0]
  43f730:	cmp	w0, #0x17
  43f734:	b.hi	43f7fc <ferror@plt+0x3bf6c>  // b.pmore
  43f738:	cmp	w0, #0x16
  43f73c:	b.cs	43ff94 <ferror@plt+0x3c704>  // b.hs, b.nlast
  43f740:	cmp	w0, #0x15
  43f744:	b.eq	43ff70 <ferror@plt+0x3c6e0>  // b.none
  43f748:	cmp	w0, #0x15
  43f74c:	b.hi	43f7fc <ferror@plt+0x3bf6c>  // b.pmore
  43f750:	cmp	w0, #0x14
  43f754:	b.eq	43ff4c <ferror@plt+0x3c6bc>  // b.none
  43f758:	cmp	w0, #0x14
  43f75c:	b.hi	43f7fc <ferror@plt+0x3bf6c>  // b.pmore
  43f760:	cmp	w0, #0x13
  43f764:	b.eq	43fdb0 <ferror@plt+0x3c520>  // b.none
  43f768:	cmp	w0, #0x13
  43f76c:	b.hi	43f7fc <ferror@plt+0x3bf6c>  // b.pmore
  43f770:	cmp	w0, #0x12
  43f774:	b.eq	43fd44 <ferror@plt+0x3c4b4>  // b.none
  43f778:	cmp	w0, #0x12
  43f77c:	b.hi	43f7fc <ferror@plt+0x3bf6c>  // b.pmore
  43f780:	cmp	w0, #0x11
  43f784:	b.eq	43fce4 <ferror@plt+0x3c454>  // b.none
  43f788:	cmp	w0, #0x11
  43f78c:	b.hi	43f7fc <ferror@plt+0x3bf6c>  // b.pmore
  43f790:	cmp	w0, #0x10
  43f794:	b.eq	43fc44 <ferror@plt+0x3c3b4>  // b.none
  43f798:	cmp	w0, #0x10
  43f79c:	b.hi	43f7fc <ferror@plt+0x3bf6c>  // b.pmore
  43f7a0:	cmp	w0, #0xf
  43f7a4:	b.eq	43fbc4 <ferror@plt+0x3c334>  // b.none
  43f7a8:	cmp	w0, #0xf
  43f7ac:	b.hi	43f7fc <ferror@plt+0x3bf6c>  // b.pmore
  43f7b0:	cmp	w0, #0xe
  43f7b4:	b.eq	43fba0 <ferror@plt+0x3c310>  // b.none
  43f7b8:	cmp	w0, #0xe
  43f7bc:	b.hi	43f7fc <ferror@plt+0x3bf6c>  // b.pmore
  43f7c0:	cmp	w0, #0xd
  43f7c4:	b.eq	43fa30 <ferror@plt+0x3c1a0>  // b.none
  43f7c8:	cmp	w0, #0xd
  43f7cc:	b.hi	43f7fc <ferror@plt+0x3bf6c>  // b.pmore
  43f7d0:	cmp	w0, #0xc
  43f7d4:	b.eq	43fa0c <ferror@plt+0x3c17c>  // b.none
  43f7d8:	cmp	w0, #0xc
  43f7dc:	b.hi	43f7fc <ferror@plt+0x3bf6c>  // b.pmore
  43f7e0:	cmp	w0, #0xa
  43f7e4:	b.hi	43f7f4 <ferror@plt+0x3bf64>  // b.pmore
  43f7e8:	cmp	w0, #0x7
  43f7ec:	b.cs	43f800 <ferror@plt+0x3bf70>  // b.hs, b.nlast
  43f7f0:	b	43f7fc <ferror@plt+0x3bf6c>
  43f7f4:	cmp	w0, #0xb
  43f7f8:	b.eq	43f8a4 <ferror@plt+0x3c014>  // b.none
  43f7fc:	bl	403400 <abort@plt>
  43f800:	ldr	x0, [sp, #32]
  43f804:	ldr	x0, [x0, #16]
  43f808:	cmp	x0, #0x0
  43f80c:	b.ne	43f82c <ferror@plt+0x3bf9c>  // b.any
  43f810:	ldr	x0, [sp, #24]
  43f814:	ldr	x0, [x0, #16]
  43f818:	cmp	x0, #0x0
  43f81c:	cset	w0, eq  // eq = none
  43f820:	and	w0, w0, #0xff
  43f824:	str	w0, [sp, #148]
  43f828:	b	440008 <ferror@plt+0x3c778>
  43f82c:	ldr	x0, [sp, #24]
  43f830:	ldr	x0, [x0, #16]
  43f834:	cmp	x0, #0x0
  43f838:	b.ne	43f844 <ferror@plt+0x3bfb4>  // b.any
  43f83c:	str	wzr, [sp, #148]
  43f840:	b	440008 <ferror@plt+0x3c778>
  43f844:	ldr	x0, [sp, #32]
  43f848:	ldr	x0, [x0, #16]
  43f84c:	ldr	w1, [x0, #12]
  43f850:	ldr	x0, [sp, #40]
  43f854:	ldr	w0, [x0, #56]
  43f858:	cmp	w1, w0
  43f85c:	b.ls	43f88c <ferror@plt+0x3bffc>  // b.plast
  43f860:	ldr	x0, [sp, #32]
  43f864:	ldr	x0, [x0, #16]
  43f868:	ldr	w1, [x0, #12]
  43f86c:	ldr	x0, [sp, #24]
  43f870:	ldr	x0, [x0, #16]
  43f874:	ldr	w0, [x0, #12]
  43f878:	cmp	w1, w0
  43f87c:	b.ne	43f88c <ferror@plt+0x3bffc>  // b.any
  43f880:	mov	w0, #0x1                   	// #1
  43f884:	str	w0, [sp, #148]
  43f888:	b	440008 <ferror@plt+0x3c778>
  43f88c:	ldr	x2, [sp, #24]
  43f890:	ldr	x1, [sp, #32]
  43f894:	ldr	x0, [sp, #40]
  43f898:	bl	440020 <ferror@plt+0x3c790>
  43f89c:	str	w0, [sp, #148]
  43f8a0:	b	440008 <ferror@plt+0x3c778>
  43f8a4:	ldr	x0, [sp, #32]
  43f8a8:	ldr	x0, [x0, #16]
  43f8ac:	cmp	x0, #0x0
  43f8b0:	b.ne	43f8d0 <ferror@plt+0x3c040>  // b.any
  43f8b4:	ldr	x0, [sp, #24]
  43f8b8:	ldr	x0, [x0, #16]
  43f8bc:	cmp	x0, #0x0
  43f8c0:	cset	w0, eq  // eq = none
  43f8c4:	and	w0, w0, #0xff
  43f8c8:	str	w0, [sp, #148]
  43f8cc:	b	440008 <ferror@plt+0x3c778>
  43f8d0:	ldr	x0, [sp, #24]
  43f8d4:	ldr	x0, [x0, #16]
  43f8d8:	cmp	x0, #0x0
  43f8dc:	b.ne	43f8e8 <ferror@plt+0x3c058>  // b.any
  43f8e0:	str	wzr, [sp, #148]
  43f8e4:	b	440008 <ferror@plt+0x3c778>
  43f8e8:	ldr	x0, [sp, #32]
  43f8ec:	ldr	x0, [x0, #16]
  43f8f0:	ldr	x0, [x0]
  43f8f4:	str	x0, [sp, #136]
  43f8f8:	ldr	x0, [sp, #24]
  43f8fc:	ldr	x0, [x0, #16]
  43f900:	ldr	x0, [x0]
  43f904:	str	x0, [sp, #128]
  43f908:	ldr	x0, [sp, #32]
  43f90c:	ldr	x0, [x0, #16]
  43f910:	ldr	x0, [x0, #8]
  43f914:	str	x0, [sp, #120]
  43f918:	ldr	x0, [sp, #24]
  43f91c:	ldr	x0, [x0, #16]
  43f920:	ldr	x0, [x0, #8]
  43f924:	str	x0, [sp, #112]
  43f928:	b	43f9b8 <ferror@plt+0x3c128>
  43f92c:	ldr	x0, [sp, #136]
  43f930:	ldr	x0, [x0]
  43f934:	ldrb	w1, [x0]
  43f938:	ldr	x0, [sp, #128]
  43f93c:	ldr	x0, [x0]
  43f940:	ldrb	w0, [x0]
  43f944:	cmp	w1, w0
  43f948:	b.ne	43f9d8 <ferror@plt+0x3c148>  // b.any
  43f94c:	ldr	x0, [sp, #120]
  43f950:	ldr	x1, [x0]
  43f954:	ldr	x0, [sp, #112]
  43f958:	ldr	x0, [x0]
  43f95c:	cmp	x1, x0
  43f960:	b.ne	43f9d8 <ferror@plt+0x3c148>  // b.any
  43f964:	ldr	x0, [sp, #136]
  43f968:	ldr	x2, [x0]
  43f96c:	ldr	x0, [sp, #128]
  43f970:	ldr	x0, [x0]
  43f974:	mov	x1, x0
  43f978:	mov	x0, x2
  43f97c:	bl	4034b0 <strcmp@plt>
  43f980:	cmp	w0, #0x0
  43f984:	b.ne	43f9d8 <ferror@plt+0x3c148>  // b.any
  43f988:	ldr	x0, [sp, #136]
  43f98c:	add	x0, x0, #0x8
  43f990:	str	x0, [sp, #136]
  43f994:	ldr	x0, [sp, #128]
  43f998:	add	x0, x0, #0x8
  43f99c:	str	x0, [sp, #128]
  43f9a0:	ldr	x0, [sp, #120]
  43f9a4:	add	x0, x0, #0x8
  43f9a8:	str	x0, [sp, #120]
  43f9ac:	ldr	x0, [sp, #112]
  43f9b0:	add	x0, x0, #0x8
  43f9b4:	str	x0, [sp, #112]
  43f9b8:	ldr	x0, [sp, #136]
  43f9bc:	ldr	x0, [x0]
  43f9c0:	cmp	x0, #0x0
  43f9c4:	b.eq	43f9d8 <ferror@plt+0x3c148>  // b.none
  43f9c8:	ldr	x0, [sp, #128]
  43f9cc:	ldr	x0, [x0]
  43f9d0:	cmp	x0, #0x0
  43f9d4:	b.ne	43f92c <ferror@plt+0x3c09c>  // b.any
  43f9d8:	ldr	x0, [sp, #136]
  43f9dc:	ldr	x0, [x0]
  43f9e0:	cmp	x0, #0x0
  43f9e4:	b.ne	43fa00 <ferror@plt+0x3c170>  // b.any
  43f9e8:	ldr	x0, [sp, #128]
  43f9ec:	ldr	x0, [x0]
  43f9f0:	cmp	x0, #0x0
  43f9f4:	b.ne	43fa00 <ferror@plt+0x3c170>  // b.any
  43f9f8:	mov	w0, #0x1                   	// #1
  43f9fc:	b	43fa04 <ferror@plt+0x3c174>
  43fa00:	mov	w0, #0x0                   	// #0
  43fa04:	str	w0, [sp, #148]
  43fa08:	b	440008 <ferror@plt+0x3c778>
  43fa0c:	ldr	x0, [sp, #32]
  43fa10:	ldr	x1, [x0, #16]
  43fa14:	ldr	x0, [sp, #24]
  43fa18:	ldr	x0, [x0, #16]
  43fa1c:	mov	x2, x0
  43fa20:	ldr	x0, [sp, #40]
  43fa24:	bl	43f4c4 <ferror@plt+0x3bc34>
  43fa28:	str	w0, [sp, #148]
  43fa2c:	b	440008 <ferror@plt+0x3c778>
  43fa30:	ldr	x0, [sp, #32]
  43fa34:	ldr	x0, [x0, #16]
  43fa38:	ldr	w1, [x0, #16]
  43fa3c:	ldr	x0, [sp, #24]
  43fa40:	ldr	x0, [x0, #16]
  43fa44:	ldr	w0, [x0, #16]
  43fa48:	cmp	w1, w0
  43fa4c:	b.ne	43fabc <ferror@plt+0x3c22c>  // b.any
  43fa50:	ldr	x0, [sp, #32]
  43fa54:	ldr	x0, [x0, #16]
  43fa58:	ldr	x1, [x0]
  43fa5c:	ldr	x0, [sp, #24]
  43fa60:	ldr	x0, [x0, #16]
  43fa64:	ldr	x0, [x0]
  43fa68:	mov	x2, x0
  43fa6c:	ldr	x0, [sp, #40]
  43fa70:	bl	43f4c4 <ferror@plt+0x3bc34>
  43fa74:	cmp	w0, #0x0
  43fa78:	b.eq	43fabc <ferror@plt+0x3c22c>  // b.none
  43fa7c:	ldr	x0, [sp, #32]
  43fa80:	ldr	x0, [x0, #16]
  43fa84:	ldr	x0, [x0, #8]
  43fa88:	cmp	x0, #0x0
  43fa8c:	cset	w0, eq  // eq = none
  43fa90:	and	w1, w0, #0xff
  43fa94:	ldr	x0, [sp, #24]
  43fa98:	ldr	x0, [x0, #16]
  43fa9c:	ldr	x0, [x0, #8]
  43faa0:	cmp	x0, #0x0
  43faa4:	cset	w0, eq  // eq = none
  43faa8:	and	w0, w0, #0xff
  43faac:	eor	w0, w1, w0
  43fab0:	and	w0, w0, #0xff
  43fab4:	cmp	w0, #0x0
  43fab8:	b.eq	43fac4 <ferror@plt+0x3c234>  // b.none
  43fabc:	str	wzr, [sp, #148]
  43fac0:	b	440008 <ferror@plt+0x3c778>
  43fac4:	ldr	x0, [sp, #32]
  43fac8:	ldr	x0, [x0, #16]
  43facc:	ldr	x0, [x0, #8]
  43fad0:	cmp	x0, #0x0
  43fad4:	b.ne	43fae4 <ferror@plt+0x3c254>  // b.any
  43fad8:	mov	w0, #0x1                   	// #1
  43fadc:	str	w0, [sp, #148]
  43fae0:	b	440008 <ferror@plt+0x3c778>
  43fae4:	ldr	x0, [sp, #32]
  43fae8:	ldr	x0, [x0, #16]
  43faec:	ldr	x0, [x0, #8]
  43faf0:	str	x0, [sp, #104]
  43faf4:	ldr	x0, [sp, #24]
  43faf8:	ldr	x0, [x0, #16]
  43fafc:	ldr	x0, [x0, #8]
  43fb00:	str	x0, [sp, #96]
  43fb04:	b	43fb44 <ferror@plt+0x3c2b4>
  43fb08:	ldr	x0, [sp, #104]
  43fb0c:	ldr	x1, [x0]
  43fb10:	ldr	x0, [sp, #96]
  43fb14:	ldr	x0, [x0]
  43fb18:	mov	x2, x0
  43fb1c:	ldr	x0, [sp, #40]
  43fb20:	bl	43f4c4 <ferror@plt+0x3bc34>
  43fb24:	cmp	w0, #0x0
  43fb28:	b.eq	43fb68 <ferror@plt+0x3c2d8>  // b.none
  43fb2c:	ldr	x0, [sp, #104]
  43fb30:	add	x0, x0, #0x8
  43fb34:	str	x0, [sp, #104]
  43fb38:	ldr	x0, [sp, #96]
  43fb3c:	add	x0, x0, #0x8
  43fb40:	str	x0, [sp, #96]
  43fb44:	ldr	x0, [sp, #104]
  43fb48:	ldr	x0, [x0]
  43fb4c:	cmp	x0, #0x0
  43fb50:	b.eq	43fb6c <ferror@plt+0x3c2dc>  // b.none
  43fb54:	ldr	x0, [sp, #96]
  43fb58:	ldr	x0, [x0]
  43fb5c:	cmp	x0, #0x0
  43fb60:	b.ne	43fb08 <ferror@plt+0x3c278>  // b.any
  43fb64:	b	43fb6c <ferror@plt+0x3c2dc>
  43fb68:	nop
  43fb6c:	ldr	x0, [sp, #104]
  43fb70:	ldr	x0, [x0]
  43fb74:	cmp	x0, #0x0
  43fb78:	b.ne	43fb94 <ferror@plt+0x3c304>  // b.any
  43fb7c:	ldr	x0, [sp, #96]
  43fb80:	ldr	x0, [x0]
  43fb84:	cmp	x0, #0x0
  43fb88:	b.ne	43fb94 <ferror@plt+0x3c304>  // b.any
  43fb8c:	mov	w0, #0x1                   	// #1
  43fb90:	b	43fb98 <ferror@plt+0x3c308>
  43fb94:	mov	w0, #0x0                   	// #0
  43fb98:	str	w0, [sp, #148]
  43fb9c:	b	440008 <ferror@plt+0x3c778>
  43fba0:	ldr	x0, [sp, #32]
  43fba4:	ldr	x1, [x0, #16]
  43fba8:	ldr	x0, [sp, #24]
  43fbac:	ldr	x0, [x0, #16]
  43fbb0:	mov	x2, x0
  43fbb4:	ldr	x0, [sp, #40]
  43fbb8:	bl	43f4c4 <ferror@plt+0x3bc34>
  43fbbc:	str	w0, [sp, #148]
  43fbc0:	b	440008 <ferror@plt+0x3c778>
  43fbc4:	ldr	x0, [sp, #32]
  43fbc8:	ldr	x0, [x0, #16]
  43fbcc:	ldr	x1, [x0, #8]
  43fbd0:	ldr	x0, [sp, #24]
  43fbd4:	ldr	x0, [x0, #16]
  43fbd8:	ldr	x0, [x0, #8]
  43fbdc:	cmp	x1, x0
  43fbe0:	b.ne	43fc38 <ferror@plt+0x3c3a8>  // b.any
  43fbe4:	ldr	x0, [sp, #32]
  43fbe8:	ldr	x0, [x0, #16]
  43fbec:	ldr	x1, [x0, #16]
  43fbf0:	ldr	x0, [sp, #24]
  43fbf4:	ldr	x0, [x0, #16]
  43fbf8:	ldr	x0, [x0, #16]
  43fbfc:	cmp	x1, x0
  43fc00:	b.ne	43fc38 <ferror@plt+0x3c3a8>  // b.any
  43fc04:	ldr	x0, [sp, #32]
  43fc08:	ldr	x0, [x0, #16]
  43fc0c:	ldr	x1, [x0]
  43fc10:	ldr	x0, [sp, #24]
  43fc14:	ldr	x0, [x0, #16]
  43fc18:	ldr	x0, [x0]
  43fc1c:	mov	x2, x0
  43fc20:	ldr	x0, [sp, #40]
  43fc24:	bl	43f4c4 <ferror@plt+0x3bc34>
  43fc28:	cmp	w0, #0x0
  43fc2c:	b.eq	43fc38 <ferror@plt+0x3c3a8>  // b.none
  43fc30:	mov	w0, #0x1                   	// #1
  43fc34:	b	43fc3c <ferror@plt+0x3c3ac>
  43fc38:	mov	w0, #0x0                   	// #0
  43fc3c:	str	w0, [sp, #148]
  43fc40:	b	440008 <ferror@plt+0x3c778>
  43fc44:	ldr	x0, [sp, #32]
  43fc48:	ldr	x0, [x0, #16]
  43fc4c:	ldr	x1, [x0, #16]
  43fc50:	ldr	x0, [sp, #24]
  43fc54:	ldr	x0, [x0, #16]
  43fc58:	ldr	x0, [x0, #16]
  43fc5c:	cmp	x1, x0
  43fc60:	b.ne	43fcd8 <ferror@plt+0x3c448>  // b.any
  43fc64:	ldr	x0, [sp, #32]
  43fc68:	ldr	x0, [x0, #16]
  43fc6c:	ldr	x1, [x0, #24]
  43fc70:	ldr	x0, [sp, #24]
  43fc74:	ldr	x0, [x0, #16]
  43fc78:	ldr	x0, [x0, #24]
  43fc7c:	cmp	x1, x0
  43fc80:	b.ne	43fcd8 <ferror@plt+0x3c448>  // b.any
  43fc84:	ldr	x0, [sp, #32]
  43fc88:	ldr	x0, [x0, #16]
  43fc8c:	ldr	w1, [x0, #32]
  43fc90:	ldr	x0, [sp, #24]
  43fc94:	ldr	x0, [x0, #16]
  43fc98:	ldr	w0, [x0, #32]
  43fc9c:	cmp	w1, w0
  43fca0:	b.ne	43fcd8 <ferror@plt+0x3c448>  // b.any
  43fca4:	ldr	x0, [sp, #32]
  43fca8:	ldr	x0, [x0, #16]
  43fcac:	ldr	x1, [x0]
  43fcb0:	ldr	x0, [sp, #24]
  43fcb4:	ldr	x0, [x0, #16]
  43fcb8:	ldr	x0, [x0]
  43fcbc:	mov	x2, x0
  43fcc0:	ldr	x0, [sp, #40]
  43fcc4:	bl	43f4c4 <ferror@plt+0x3bc34>
  43fcc8:	cmp	w0, #0x0
  43fccc:	b.eq	43fcd8 <ferror@plt+0x3c448>  // b.none
  43fcd0:	mov	w0, #0x1                   	// #1
  43fcd4:	b	43fcdc <ferror@plt+0x3c44c>
  43fcd8:	mov	w0, #0x0                   	// #0
  43fcdc:	str	w0, [sp, #148]
  43fce0:	b	440008 <ferror@plt+0x3c778>
  43fce4:	ldr	x0, [sp, #32]
  43fce8:	ldr	x0, [x0, #16]
  43fcec:	ldr	w1, [x0, #8]
  43fcf0:	ldr	x0, [sp, #24]
  43fcf4:	ldr	x0, [x0, #16]
  43fcf8:	ldr	w0, [x0, #8]
  43fcfc:	cmp	w1, w0
  43fd00:	b.ne	43fd38 <ferror@plt+0x3c4a8>  // b.any
  43fd04:	ldr	x0, [sp, #32]
  43fd08:	ldr	x0, [x0, #16]
  43fd0c:	ldr	x1, [x0]
  43fd10:	ldr	x0, [sp, #24]
  43fd14:	ldr	x0, [x0, #16]
  43fd18:	ldr	x0, [x0]
  43fd1c:	mov	x2, x0
  43fd20:	ldr	x0, [sp, #40]
  43fd24:	bl	43f4c4 <ferror@plt+0x3bc34>
  43fd28:	cmp	w0, #0x0
  43fd2c:	b.eq	43fd38 <ferror@plt+0x3c4a8>  // b.none
  43fd30:	mov	w0, #0x1                   	// #1
  43fd34:	b	43fd3c <ferror@plt+0x3c4ac>
  43fd38:	mov	w0, #0x0                   	// #0
  43fd3c:	str	w0, [sp, #148]
  43fd40:	b	440008 <ferror@plt+0x3c778>
  43fd44:	ldr	x0, [sp, #32]
  43fd48:	ldr	x0, [x0, #16]
  43fd4c:	ldr	x1, [x0]
  43fd50:	ldr	x0, [sp, #24]
  43fd54:	ldr	x0, [x0, #16]
  43fd58:	ldr	x0, [x0]
  43fd5c:	mov	x2, x0
  43fd60:	ldr	x0, [sp, #40]
  43fd64:	bl	43f4c4 <ferror@plt+0x3bc34>
  43fd68:	cmp	w0, #0x0
  43fd6c:	b.eq	43fda4 <ferror@plt+0x3c514>  // b.none
  43fd70:	ldr	x0, [sp, #32]
  43fd74:	ldr	x0, [x0, #16]
  43fd78:	ldr	x1, [x0, #8]
  43fd7c:	ldr	x0, [sp, #24]
  43fd80:	ldr	x0, [x0, #16]
  43fd84:	ldr	x0, [x0, #8]
  43fd88:	mov	x2, x0
  43fd8c:	ldr	x0, [sp, #40]
  43fd90:	bl	43f4c4 <ferror@plt+0x3bc34>
  43fd94:	cmp	w0, #0x0
  43fd98:	b.eq	43fda4 <ferror@plt+0x3c514>  // b.none
  43fd9c:	mov	w0, #0x1                   	// #1
  43fda0:	b	43fda8 <ferror@plt+0x3c518>
  43fda4:	mov	w0, #0x0                   	// #0
  43fda8:	str	w0, [sp, #148]
  43fdac:	b	440008 <ferror@plt+0x3c778>
  43fdb0:	ldr	x0, [sp, #32]
  43fdb4:	ldr	x0, [x0, #16]
  43fdb8:	ldr	w1, [x0, #24]
  43fdbc:	ldr	x0, [sp, #24]
  43fdc0:	ldr	x0, [x0, #16]
  43fdc4:	ldr	w0, [x0, #24]
  43fdc8:	cmp	w1, w0
  43fdcc:	b.ne	43fe68 <ferror@plt+0x3c5d8>  // b.any
  43fdd0:	ldr	x0, [sp, #32]
  43fdd4:	ldr	x0, [x0, #16]
  43fdd8:	ldr	x1, [x0]
  43fddc:	ldr	x0, [sp, #24]
  43fde0:	ldr	x0, [x0, #16]
  43fde4:	ldr	x0, [x0]
  43fde8:	mov	x2, x0
  43fdec:	ldr	x0, [sp, #40]
  43fdf0:	bl	43f4c4 <ferror@plt+0x3bc34>
  43fdf4:	cmp	w0, #0x0
  43fdf8:	b.eq	43fe68 <ferror@plt+0x3c5d8>  // b.none
  43fdfc:	ldr	x0, [sp, #32]
  43fe00:	ldr	x0, [x0, #16]
  43fe04:	ldr	x1, [x0, #8]
  43fe08:	ldr	x0, [sp, #24]
  43fe0c:	ldr	x0, [x0, #16]
  43fe10:	ldr	x0, [x0, #8]
  43fe14:	mov	x2, x0
  43fe18:	ldr	x0, [sp, #40]
  43fe1c:	bl	43f4c4 <ferror@plt+0x3bc34>
  43fe20:	cmp	w0, #0x0
  43fe24:	b.eq	43fe68 <ferror@plt+0x3c5d8>  // b.none
  43fe28:	ldr	x0, [sp, #32]
  43fe2c:	ldr	x0, [x0, #16]
  43fe30:	ldr	x0, [x0, #16]
  43fe34:	cmp	x0, #0x0
  43fe38:	cset	w0, eq  // eq = none
  43fe3c:	and	w1, w0, #0xff
  43fe40:	ldr	x0, [sp, #24]
  43fe44:	ldr	x0, [x0, #16]
  43fe48:	ldr	x0, [x0, #16]
  43fe4c:	cmp	x0, #0x0
  43fe50:	cset	w0, eq  // eq = none
  43fe54:	and	w0, w0, #0xff
  43fe58:	eor	w0, w1, w0
  43fe5c:	and	w0, w0, #0xff
  43fe60:	cmp	w0, #0x0
  43fe64:	b.eq	43fe70 <ferror@plt+0x3c5e0>  // b.none
  43fe68:	str	wzr, [sp, #148]
  43fe6c:	b	440008 <ferror@plt+0x3c778>
  43fe70:	ldr	x0, [sp, #32]
  43fe74:	ldr	x0, [x0, #16]
  43fe78:	ldr	x0, [x0, #16]
  43fe7c:	cmp	x0, #0x0
  43fe80:	b.ne	43fe90 <ferror@plt+0x3c600>  // b.any
  43fe84:	mov	w0, #0x1                   	// #1
  43fe88:	str	w0, [sp, #148]
  43fe8c:	b	440008 <ferror@plt+0x3c778>
  43fe90:	ldr	x0, [sp, #32]
  43fe94:	ldr	x0, [x0, #16]
  43fe98:	ldr	x0, [x0, #16]
  43fe9c:	str	x0, [sp, #88]
  43fea0:	ldr	x0, [sp, #24]
  43fea4:	ldr	x0, [x0, #16]
  43fea8:	ldr	x0, [x0, #16]
  43feac:	str	x0, [sp, #80]
  43feb0:	b	43fef0 <ferror@plt+0x3c660>
  43feb4:	ldr	x0, [sp, #88]
  43feb8:	ldr	x1, [x0]
  43febc:	ldr	x0, [sp, #80]
  43fec0:	ldr	x0, [x0]
  43fec4:	mov	x2, x0
  43fec8:	ldr	x0, [sp, #40]
  43fecc:	bl	43f4c4 <ferror@plt+0x3bc34>
  43fed0:	cmp	w0, #0x0
  43fed4:	b.eq	43ff14 <ferror@plt+0x3c684>  // b.none
  43fed8:	ldr	x0, [sp, #88]
  43fedc:	add	x0, x0, #0x8
  43fee0:	str	x0, [sp, #88]
  43fee4:	ldr	x0, [sp, #80]
  43fee8:	add	x0, x0, #0x8
  43feec:	str	x0, [sp, #80]
  43fef0:	ldr	x0, [sp, #88]
  43fef4:	ldr	x0, [x0]
  43fef8:	cmp	x0, #0x0
  43fefc:	b.eq	43ff18 <ferror@plt+0x3c688>  // b.none
  43ff00:	ldr	x0, [sp, #80]
  43ff04:	ldr	x0, [x0]
  43ff08:	cmp	x0, #0x0
  43ff0c:	b.ne	43feb4 <ferror@plt+0x3c624>  // b.any
  43ff10:	b	43ff18 <ferror@plt+0x3c688>
  43ff14:	nop
  43ff18:	ldr	x0, [sp, #88]
  43ff1c:	ldr	x0, [x0]
  43ff20:	cmp	x0, #0x0
  43ff24:	b.ne	43ff40 <ferror@plt+0x3c6b0>  // b.any
  43ff28:	ldr	x0, [sp, #80]
  43ff2c:	ldr	x0, [x0]
  43ff30:	cmp	x0, #0x0
  43ff34:	b.ne	43ff40 <ferror@plt+0x3c6b0>  // b.any
  43ff38:	mov	w0, #0x1                   	// #1
  43ff3c:	b	43ff44 <ferror@plt+0x3c6b4>
  43ff40:	mov	w0, #0x0                   	// #0
  43ff44:	str	w0, [sp, #148]
  43ff48:	b	440008 <ferror@plt+0x3c778>
  43ff4c:	ldr	x0, [sp, #32]
  43ff50:	ldr	x1, [x0, #16]
  43ff54:	ldr	x0, [sp, #24]
  43ff58:	ldr	x0, [x0, #16]
  43ff5c:	mov	x2, x0
  43ff60:	ldr	x0, [sp, #40]
  43ff64:	bl	43f4c4 <ferror@plt+0x3bc34>
  43ff68:	str	w0, [sp, #148]
  43ff6c:	b	440008 <ferror@plt+0x3c778>
  43ff70:	ldr	x0, [sp, #32]
  43ff74:	ldr	x1, [x0, #16]
  43ff78:	ldr	x0, [sp, #24]
  43ff7c:	ldr	x0, [x0, #16]
  43ff80:	mov	x2, x0
  43ff84:	ldr	x0, [sp, #40]
  43ff88:	bl	43f4c4 <ferror@plt+0x3bc34>
  43ff8c:	str	w0, [sp, #148]
  43ff90:	b	440008 <ferror@plt+0x3c778>
  43ff94:	ldr	x0, [sp, #32]
  43ff98:	ldr	x0, [x0, #16]
  43ff9c:	ldr	x0, [x0]
  43ffa0:	ldr	x2, [x0, #8]
  43ffa4:	ldr	x0, [sp, #24]
  43ffa8:	ldr	x0, [x0, #16]
  43ffac:	ldr	x0, [x0]
  43ffb0:	ldr	x0, [x0, #8]
  43ffb4:	mov	x1, x0
  43ffb8:	mov	x0, x2
  43ffbc:	bl	4034b0 <strcmp@plt>
  43ffc0:	cmp	w0, #0x0
  43ffc4:	b.ne	43fffc <ferror@plt+0x3c76c>  // b.any
  43ffc8:	ldr	x0, [sp, #32]
  43ffcc:	ldr	x0, [x0, #16]
  43ffd0:	ldr	x1, [x0, #8]
  43ffd4:	ldr	x0, [sp, #24]
  43ffd8:	ldr	x0, [x0, #16]
  43ffdc:	ldr	x0, [x0, #8]
  43ffe0:	mov	x2, x0
  43ffe4:	ldr	x0, [sp, #40]
  43ffe8:	bl	43f4c4 <ferror@plt+0x3bc34>
  43ffec:	cmp	w0, #0x0
  43fff0:	b.eq	43fffc <ferror@plt+0x3c76c>  // b.none
  43fff4:	mov	w0, #0x1                   	// #1
  43fff8:	b	440000 <ferror@plt+0x3c770>
  43fffc:	mov	w0, #0x0                   	// #0
  440000:	str	w0, [sp, #148]
  440004:	nop
  440008:	ldr	x1, [sp, #56]
  44000c:	ldr	x0, [sp, #40]
  440010:	str	x1, [x0, #88]
  440014:	ldr	w0, [sp, #148]
  440018:	ldp	x29, x30, [sp], #160
  44001c:	ret
  440020:	stp	x29, x30, [sp, #-208]!
  440024:	mov	x29, sp
  440028:	str	x19, [sp, #16]
  44002c:	str	x0, [sp, #56]
  440030:	str	x1, [sp, #48]
  440034:	str	x2, [sp, #40]
  440038:	ldr	x0, [sp, #48]
  44003c:	ldr	x0, [x0, #16]
  440040:	str	x0, [sp, #136]
  440044:	ldr	x0, [sp, #40]
  440048:	ldr	x0, [x0, #16]
  44004c:	str	x0, [sp, #128]
  440050:	ldr	x0, [sp, #136]
  440054:	ldr	x0, [x0]
  440058:	cmp	x0, #0x0
  44005c:	cset	w0, eq  // eq = none
  440060:	and	w1, w0, #0xff
  440064:	ldr	x0, [sp, #128]
  440068:	ldr	x0, [x0]
  44006c:	cmp	x0, #0x0
  440070:	cset	w0, eq  // eq = none
  440074:	and	w0, w0, #0xff
  440078:	eor	w0, w1, w0
  44007c:	and	w0, w0, #0xff
  440080:	cmp	w0, #0x0
  440084:	b.ne	440130 <ferror@plt+0x3c8a0>  // b.any
  440088:	ldr	x0, [sp, #136]
  44008c:	ldr	x0, [x0, #16]
  440090:	cmp	x0, #0x0
  440094:	cset	w0, eq  // eq = none
  440098:	and	w1, w0, #0xff
  44009c:	ldr	x0, [sp, #128]
  4400a0:	ldr	x0, [x0, #16]
  4400a4:	cmp	x0, #0x0
  4400a8:	cset	w0, eq  // eq = none
  4400ac:	and	w0, w0, #0xff
  4400b0:	eor	w0, w1, w0
  4400b4:	and	w0, w0, #0xff
  4400b8:	cmp	w0, #0x0
  4400bc:	b.ne	440130 <ferror@plt+0x3c8a0>  // b.any
  4400c0:	ldr	x0, [sp, #136]
  4400c4:	ldr	x0, [x0, #24]
  4400c8:	cmp	x0, #0x0
  4400cc:	cset	w0, eq  // eq = none
  4400d0:	and	w1, w0, #0xff
  4400d4:	ldr	x0, [sp, #128]
  4400d8:	ldr	x0, [x0, #24]
  4400dc:	cmp	x0, #0x0
  4400e0:	cset	w0, eq  // eq = none
  4400e4:	and	w0, w0, #0xff
  4400e8:	eor	w0, w1, w0
  4400ec:	and	w0, w0, #0xff
  4400f0:	cmp	w0, #0x0
  4400f4:	b.ne	440130 <ferror@plt+0x3c8a0>  // b.any
  4400f8:	ldr	x0, [sp, #136]
  4400fc:	ldr	x0, [x0, #32]
  440100:	cmp	x0, #0x0
  440104:	cset	w0, eq  // eq = none
  440108:	and	w1, w0, #0xff
  44010c:	ldr	x0, [sp, #128]
  440110:	ldr	x0, [x0, #32]
  440114:	cmp	x0, #0x0
  440118:	cset	w0, eq  // eq = none
  44011c:	and	w0, w0, #0xff
  440120:	eor	w0, w1, w0
  440124:	and	w0, w0, #0xff
  440128:	cmp	w0, #0x0
  44012c:	b.eq	440138 <ferror@plt+0x3c8a8>  // b.none
  440130:	mov	w0, #0x0                   	// #0
  440134:	b	440788 <ferror@plt+0x3cef8>
  440138:	ldr	x0, [sp, #136]
  44013c:	ldr	x0, [x0]
  440140:	cmp	x0, #0x0
  440144:	b.eq	440320 <ferror@plt+0x3ca90>  // b.none
  440148:	ldr	x0, [sp, #136]
  44014c:	ldr	x0, [x0]
  440150:	str	x0, [sp, #200]
  440154:	ldr	x0, [sp, #128]
  440158:	ldr	x0, [x0]
  44015c:	str	x0, [sp, #192]
  440160:	b	4402d8 <ferror@plt+0x3ca48>
  440164:	ldr	x0, [sp, #200]
  440168:	ldr	x0, [x0]
  44016c:	str	x0, [sp, #120]
  440170:	ldr	x0, [sp, #192]
  440174:	ldr	x0, [x0]
  440178:	str	x0, [sp, #112]
  44017c:	ldr	x0, [sp, #120]
  440180:	ldr	x0, [x0]
  440184:	ldrb	w1, [x0]
  440188:	ldr	x0, [sp, #112]
  44018c:	ldr	x0, [x0]
  440190:	ldrb	w0, [x0]
  440194:	cmp	w1, w0
  440198:	b.ne	4401cc <ferror@plt+0x3c93c>  // b.any
  44019c:	ldr	x0, [sp, #120]
  4401a0:	ldr	w1, [x0, #16]
  4401a4:	ldr	x0, [sp, #112]
  4401a8:	ldr	w0, [x0, #16]
  4401ac:	cmp	w1, w0
  4401b0:	b.ne	4401cc <ferror@plt+0x3c93c>  // b.any
  4401b4:	ldr	x0, [sp, #120]
  4401b8:	ldr	w1, [x0, #20]
  4401bc:	ldr	x0, [sp, #112]
  4401c0:	ldr	w0, [x0, #20]
  4401c4:	cmp	w1, w0
  4401c8:	b.eq	4401d4 <ferror@plt+0x3c944>  // b.none
  4401cc:	mov	w0, #0x0                   	// #0
  4401d0:	b	440788 <ferror@plt+0x3cef8>
  4401d4:	ldr	x0, [sp, #120]
  4401d8:	ldr	w0, [x0, #20]
  4401dc:	cmp	w0, #0x0
  4401e0:	b.eq	440210 <ferror@plt+0x3c980>  // b.none
  4401e4:	ldr	x0, [sp, #120]
  4401e8:	ldr	x2, [x0, #24]
  4401ec:	ldr	x0, [sp, #112]
  4401f0:	ldr	x0, [x0, #24]
  4401f4:	mov	x1, x0
  4401f8:	mov	x0, x2
  4401fc:	bl	4034b0 <strcmp@plt>
  440200:	cmp	w0, #0x0
  440204:	b.eq	440248 <ferror@plt+0x3c9b8>  // b.none
  440208:	mov	w0, #0x0                   	// #0
  44020c:	b	440788 <ferror@plt+0x3cef8>
  440210:	ldr	x0, [sp, #120]
  440214:	ldr	w1, [x0, #24]
  440218:	ldr	x0, [sp, #112]
  44021c:	ldr	w0, [x0, #24]
  440220:	cmp	w1, w0
  440224:	b.ne	440240 <ferror@plt+0x3c9b0>  // b.any
  440228:	ldr	x0, [sp, #120]
  44022c:	ldr	w1, [x0, #28]
  440230:	ldr	x0, [sp, #112]
  440234:	ldr	w0, [x0, #28]
  440238:	cmp	w1, w0
  44023c:	b.eq	440248 <ferror@plt+0x3c9b8>  // b.none
  440240:	mov	w0, #0x0                   	// #0
  440244:	b	440788 <ferror@plt+0x3cef8>
  440248:	ldr	x0, [sp, #120]
  44024c:	ldr	x2, [x0]
  440250:	ldr	x0, [sp, #112]
  440254:	ldr	x0, [x0]
  440258:	mov	x1, x0
  44025c:	mov	x0, x2
  440260:	bl	4034b0 <strcmp@plt>
  440264:	cmp	w0, #0x0
  440268:	b.ne	4402b8 <ferror@plt+0x3ca28>  // b.any
  44026c:	ldr	x0, [sp, #120]
  440270:	ldr	x0, [x0, #8]
  440274:	mov	x2, #0x0                   	// #0
  440278:	mov	x1, x0
  44027c:	ldr	x0, [sp, #56]
  440280:	bl	43d04c <ferror@plt+0x397bc>
  440284:	mov	x19, x0
  440288:	ldr	x0, [sp, #112]
  44028c:	ldr	x0, [x0, #8]
  440290:	mov	x2, #0x0                   	// #0
  440294:	mov	x1, x0
  440298:	ldr	x0, [sp, #56]
  44029c:	bl	43d04c <ferror@plt+0x397bc>
  4402a0:	mov	x2, x0
  4402a4:	mov	x1, x19
  4402a8:	ldr	x0, [sp, #56]
  4402ac:	bl	43f4c4 <ferror@plt+0x3bc34>
  4402b0:	cmp	w0, #0x0
  4402b4:	b.ne	4402c0 <ferror@plt+0x3ca30>  // b.any
  4402b8:	mov	w0, #0x0                   	// #0
  4402bc:	b	440788 <ferror@plt+0x3cef8>
  4402c0:	ldr	x0, [sp, #200]
  4402c4:	add	x0, x0, #0x8
  4402c8:	str	x0, [sp, #200]
  4402cc:	ldr	x0, [sp, #192]
  4402d0:	add	x0, x0, #0x8
  4402d4:	str	x0, [sp, #192]
  4402d8:	ldr	x0, [sp, #200]
  4402dc:	ldr	x0, [x0]
  4402e0:	cmp	x0, #0x0
  4402e4:	b.eq	4402f8 <ferror@plt+0x3ca68>  // b.none
  4402e8:	ldr	x0, [sp, #192]
  4402ec:	ldr	x0, [x0]
  4402f0:	cmp	x0, #0x0
  4402f4:	b.ne	440164 <ferror@plt+0x3c8d4>  // b.any
  4402f8:	ldr	x0, [sp, #200]
  4402fc:	ldr	x0, [x0]
  440300:	cmp	x0, #0x0
  440304:	b.ne	440318 <ferror@plt+0x3ca88>  // b.any
  440308:	ldr	x0, [sp, #192]
  44030c:	ldr	x0, [x0]
  440310:	cmp	x0, #0x0
  440314:	b.eq	440320 <ferror@plt+0x3ca90>  // b.none
  440318:	mov	w0, #0x0                   	// #0
  44031c:	b	440788 <ferror@plt+0x3cef8>
  440320:	ldr	x0, [sp, #136]
  440324:	ldr	x0, [x0, #32]
  440328:	cmp	x0, #0x0
  44032c:	b.eq	44035c <ferror@plt+0x3cacc>  // b.none
  440330:	ldr	x0, [sp, #136]
  440334:	ldr	x1, [x0, #32]
  440338:	ldr	x0, [sp, #128]
  44033c:	ldr	x0, [x0, #32]
  440340:	mov	x2, x0
  440344:	ldr	x0, [sp, #56]
  440348:	bl	43f4c4 <ferror@plt+0x3bc34>
  44034c:	cmp	w0, #0x0
  440350:	b.ne	44035c <ferror@plt+0x3cacc>  // b.any
  440354:	mov	w0, #0x0                   	// #0
  440358:	b	440788 <ferror@plt+0x3cef8>
  44035c:	ldr	x0, [sp, #136]
  440360:	ldr	x0, [x0, #16]
  440364:	cmp	x0, #0x0
  440368:	b.eq	440474 <ferror@plt+0x3cbe4>  // b.none
  44036c:	ldr	x0, [sp, #136]
  440370:	ldr	x0, [x0, #16]
  440374:	str	x0, [sp, #184]
  440378:	ldr	x0, [sp, #128]
  44037c:	ldr	x0, [x0, #16]
  440380:	str	x0, [sp, #176]
  440384:	b	44042c <ferror@plt+0x3cb9c>
  440388:	ldr	x0, [sp, #184]
  44038c:	ldr	x0, [x0]
  440390:	str	x0, [sp, #104]
  440394:	ldr	x0, [sp, #176]
  440398:	ldr	x0, [x0]
  44039c:	str	x0, [sp, #96]
  4403a0:	ldr	x0, [sp, #104]
  4403a4:	ldr	w1, [x0, #8]
  4403a8:	ldr	x0, [sp, #96]
  4403ac:	ldr	w0, [x0, #8]
  4403b0:	cmp	w1, w0
  4403b4:	b.ne	44040c <ferror@plt+0x3cb7c>  // b.any
  4403b8:	ldr	x0, [sp, #104]
  4403bc:	ldr	w1, [x0, #12]
  4403c0:	ldr	x0, [sp, #96]
  4403c4:	ldr	w0, [x0, #12]
  4403c8:	cmp	w1, w0
  4403cc:	b.ne	44040c <ferror@plt+0x3cb7c>  // b.any
  4403d0:	ldr	x0, [sp, #104]
  4403d4:	ldr	w1, [x0, #16]
  4403d8:	ldr	x0, [sp, #96]
  4403dc:	ldr	w0, [x0, #16]
  4403e0:	cmp	w1, w0
  4403e4:	b.ne	44040c <ferror@plt+0x3cb7c>  // b.any
  4403e8:	ldr	x0, [sp, #104]
  4403ec:	ldr	x1, [x0]
  4403f0:	ldr	x0, [sp, #96]
  4403f4:	ldr	x0, [x0]
  4403f8:	mov	x2, x0
  4403fc:	ldr	x0, [sp, #56]
  440400:	bl	43f4c4 <ferror@plt+0x3bc34>
  440404:	cmp	w0, #0x0
  440408:	b.ne	440414 <ferror@plt+0x3cb84>  // b.any
  44040c:	mov	w0, #0x0                   	// #0
  440410:	b	440788 <ferror@plt+0x3cef8>
  440414:	ldr	x0, [sp, #184]
  440418:	add	x0, x0, #0x8
  44041c:	str	x0, [sp, #184]
  440420:	ldr	x0, [sp, #176]
  440424:	add	x0, x0, #0x8
  440428:	str	x0, [sp, #176]
  44042c:	ldr	x0, [sp, #184]
  440430:	ldr	x0, [x0]
  440434:	cmp	x0, #0x0
  440438:	b.eq	44044c <ferror@plt+0x3cbbc>  // b.none
  44043c:	ldr	x0, [sp, #176]
  440440:	ldr	x0, [x0]
  440444:	cmp	x0, #0x0
  440448:	b.ne	440388 <ferror@plt+0x3caf8>  // b.any
  44044c:	ldr	x0, [sp, #184]
  440450:	ldr	x0, [x0]
  440454:	cmp	x0, #0x0
  440458:	b.ne	44046c <ferror@plt+0x3cbdc>  // b.any
  44045c:	ldr	x0, [sp, #176]
  440460:	ldr	x0, [x0]
  440464:	cmp	x0, #0x0
  440468:	b.eq	440474 <ferror@plt+0x3cbe4>  // b.none
  44046c:	mov	w0, #0x0                   	// #0
  440470:	b	440788 <ferror@plt+0x3cef8>
  440474:	ldr	x0, [sp, #136]
  440478:	ldr	x0, [x0, #24]
  44047c:	cmp	x0, #0x0
  440480:	b.eq	440784 <ferror@plt+0x3cef4>  // b.none
  440484:	ldr	x0, [sp, #136]
  440488:	ldr	x0, [x0, #24]
  44048c:	str	x0, [sp, #168]
  440490:	ldr	x0, [sp, #128]
  440494:	ldr	x0, [x0, #24]
  440498:	str	x0, [sp, #160]
  44049c:	b	44073c <ferror@plt+0x3ceac>
  4404a0:	ldr	x0, [sp, #168]
  4404a4:	ldr	x0, [x0]
  4404a8:	str	x0, [sp, #88]
  4404ac:	ldr	x0, [sp, #160]
  4404b0:	ldr	x0, [x0]
  4404b4:	str	x0, [sp, #80]
  4404b8:	ldr	x0, [sp, #88]
  4404bc:	ldr	x0, [x0]
  4404c0:	ldrb	w1, [x0]
  4404c4:	ldr	x0, [sp, #80]
  4404c8:	ldr	x0, [x0]
  4404cc:	ldrb	w0, [x0]
  4404d0:	cmp	w1, w0
  4404d4:	b.ne	440534 <ferror@plt+0x3cca4>  // b.any
  4404d8:	ldr	x0, [sp, #88]
  4404dc:	ldr	x2, [x0]
  4404e0:	ldr	x0, [sp, #80]
  4404e4:	ldr	x0, [x0]
  4404e8:	mov	x1, x0
  4404ec:	mov	x0, x2
  4404f0:	bl	4034b0 <strcmp@plt>
  4404f4:	cmp	w0, #0x0
  4404f8:	b.ne	440534 <ferror@plt+0x3cca4>  // b.any
  4404fc:	ldr	x0, [sp, #88]
  440500:	ldr	x0, [x0, #8]
  440504:	cmp	x0, #0x0
  440508:	cset	w0, eq  // eq = none
  44050c:	and	w1, w0, #0xff
  440510:	ldr	x0, [sp, #80]
  440514:	ldr	x0, [x0, #8]
  440518:	cmp	x0, #0x0
  44051c:	cset	w0, eq  // eq = none
  440520:	and	w0, w0, #0xff
  440524:	eor	w0, w1, w0
  440528:	and	w0, w0, #0xff
  44052c:	cmp	w0, #0x0
  440530:	b.eq	44053c <ferror@plt+0x3ccac>  // b.none
  440534:	mov	w0, #0x0                   	// #0
  440538:	b	440788 <ferror@plt+0x3cef8>
  44053c:	ldr	x0, [sp, #88]
  440540:	ldr	x0, [x0, #8]
  440544:	cmp	x0, #0x0
  440548:	b.ne	440724 <ferror@plt+0x3ce94>  // b.any
  44054c:	ldr	x0, [sp, #88]
  440550:	ldr	x0, [x0, #8]
  440554:	str	x0, [sp, #152]
  440558:	ldr	x0, [sp, #80]
  44055c:	ldr	x0, [x0, #8]
  440560:	str	x0, [sp, #144]
  440564:	b	4406dc <ferror@plt+0x3ce4c>
  440568:	ldr	x0, [sp, #152]
  44056c:	ldr	x0, [x0]
  440570:	str	x0, [sp, #72]
  440574:	ldr	x0, [sp, #144]
  440578:	ldr	x0, [x0]
  44057c:	str	x0, [sp, #64]
  440580:	ldr	x0, [sp, #72]
  440584:	ldr	x0, [x0]
  440588:	ldrb	w1, [x0]
  44058c:	ldr	x0, [sp, #64]
  440590:	ldr	x0, [x0]
  440594:	ldrb	w0, [x0]
  440598:	cmp	w1, w0
  44059c:	b.ne	440680 <ferror@plt+0x3cdf0>  // b.any
  4405a0:	ldr	x0, [sp, #72]
  4405a4:	ldr	w1, [x0, #16]
  4405a8:	ldr	x0, [sp, #64]
  4405ac:	ldr	w0, [x0, #16]
  4405b0:	cmp	w1, w0
  4405b4:	b.ne	440680 <ferror@plt+0x3cdf0>  // b.any
  4405b8:	ldr	x0, [sp, #72]
  4405bc:	ldr	w1, [x0, #20]
  4405c0:	ldr	x0, [sp, #64]
  4405c4:	ldr	w0, [x0, #20]
  4405c8:	cmp	w1, w0
  4405cc:	b.ne	440680 <ferror@plt+0x3cdf0>  // b.any
  4405d0:	ldr	x0, [sp, #72]
  4405d4:	ldr	w1, [x0, #24]
  4405d8:	ldr	x0, [sp, #64]
  4405dc:	ldr	w0, [x0, #24]
  4405e0:	cmp	w1, w0
  4405e4:	b.ne	440680 <ferror@plt+0x3cdf0>  // b.any
  4405e8:	ldr	x0, [sp, #72]
  4405ec:	ldr	x1, [x0, #32]
  4405f0:	ldr	x0, [sp, #64]
  4405f4:	ldr	x0, [x0, #32]
  4405f8:	cmp	x1, x0
  4405fc:	b.ne	440680 <ferror@plt+0x3cdf0>  // b.any
  440600:	ldr	x0, [sp, #72]
  440604:	ldr	x0, [x0, #40]
  440608:	cmp	x0, #0x0
  44060c:	cset	w0, eq  // eq = none
  440610:	and	w1, w0, #0xff
  440614:	ldr	x0, [sp, #64]
  440618:	ldr	x0, [x0, #40]
  44061c:	cmp	x0, #0x0
  440620:	cset	w0, eq  // eq = none
  440624:	and	w0, w0, #0xff
  440628:	eor	w0, w1, w0
  44062c:	and	w0, w0, #0xff
  440630:	cmp	w0, #0x0
  440634:	b.ne	440680 <ferror@plt+0x3cdf0>  // b.any
  440638:	ldr	x0, [sp, #72]
  44063c:	ldr	x2, [x0]
  440640:	ldr	x0, [sp, #64]
  440644:	ldr	x0, [x0]
  440648:	mov	x1, x0
  44064c:	mov	x0, x2
  440650:	bl	4034b0 <strcmp@plt>
  440654:	cmp	w0, #0x0
  440658:	b.ne	440680 <ferror@plt+0x3cdf0>  // b.any
  44065c:	ldr	x0, [sp, #72]
  440660:	ldr	x1, [x0, #8]
  440664:	ldr	x0, [sp, #64]
  440668:	ldr	x0, [x0, #8]
  44066c:	mov	x2, x0
  440670:	ldr	x0, [sp, #56]
  440674:	bl	43f4c4 <ferror@plt+0x3bc34>
  440678:	cmp	w0, #0x0
  44067c:	b.ne	440688 <ferror@plt+0x3cdf8>  // b.any
  440680:	mov	w0, #0x0                   	// #0
  440684:	b	440788 <ferror@plt+0x3cef8>
  440688:	ldr	x0, [sp, #72]
  44068c:	ldr	x0, [x0, #40]
  440690:	cmp	x0, #0x0
  440694:	b.eq	4406c4 <ferror@plt+0x3ce34>  // b.none
  440698:	ldr	x0, [sp, #72]
  44069c:	ldr	x1, [x0, #40]
  4406a0:	ldr	x0, [sp, #64]
  4406a4:	ldr	x0, [x0, #40]
  4406a8:	mov	x2, x0
  4406ac:	ldr	x0, [sp, #56]
  4406b0:	bl	43f4c4 <ferror@plt+0x3bc34>
  4406b4:	cmp	w0, #0x0
  4406b8:	b.ne	4406c4 <ferror@plt+0x3ce34>  // b.any
  4406bc:	mov	w0, #0x0                   	// #0
  4406c0:	b	440788 <ferror@plt+0x3cef8>
  4406c4:	ldr	x0, [sp, #152]
  4406c8:	add	x0, x0, #0x8
  4406cc:	str	x0, [sp, #152]
  4406d0:	ldr	x0, [sp, #144]
  4406d4:	add	x0, x0, #0x8
  4406d8:	str	x0, [sp, #144]
  4406dc:	ldr	x0, [sp, #152]
  4406e0:	ldr	x0, [x0]
  4406e4:	cmp	x0, #0x0
  4406e8:	b.eq	4406fc <ferror@plt+0x3ce6c>  // b.none
  4406ec:	ldr	x0, [sp, #144]
  4406f0:	ldr	x0, [x0]
  4406f4:	cmp	x0, #0x0
  4406f8:	b.ne	440568 <ferror@plt+0x3ccd8>  // b.any
  4406fc:	ldr	x0, [sp, #152]
  440700:	ldr	x0, [x0]
  440704:	cmp	x0, #0x0
  440708:	b.ne	44071c <ferror@plt+0x3ce8c>  // b.any
  44070c:	ldr	x0, [sp, #144]
  440710:	ldr	x0, [x0]
  440714:	cmp	x0, #0x0
  440718:	b.eq	440724 <ferror@plt+0x3ce94>  // b.none
  44071c:	mov	w0, #0x0                   	// #0
  440720:	b	440788 <ferror@plt+0x3cef8>
  440724:	ldr	x0, [sp, #168]
  440728:	add	x0, x0, #0x8
  44072c:	str	x0, [sp, #168]
  440730:	ldr	x0, [sp, #160]
  440734:	add	x0, x0, #0x8
  440738:	str	x0, [sp, #160]
  44073c:	ldr	x0, [sp, #168]
  440740:	ldr	x0, [x0]
  440744:	cmp	x0, #0x0
  440748:	b.eq	44075c <ferror@plt+0x3cecc>  // b.none
  44074c:	ldr	x0, [sp, #160]
  440750:	ldr	x0, [x0]
  440754:	cmp	x0, #0x0
  440758:	b.ne	4404a0 <ferror@plt+0x3cc10>  // b.any
  44075c:	ldr	x0, [sp, #168]
  440760:	ldr	x0, [x0]
  440764:	cmp	x0, #0x0
  440768:	b.ne	44077c <ferror@plt+0x3ceec>  // b.any
  44076c:	ldr	x0, [sp, #160]
  440770:	ldr	x0, [x0]
  440774:	cmp	x0, #0x0
  440778:	b.eq	440784 <ferror@plt+0x3cef4>  // b.none
  44077c:	mov	w0, #0x0                   	// #0
  440780:	b	440788 <ferror@plt+0x3cef8>
  440784:	mov	w0, #0x1                   	// #1
  440788:	ldr	x19, [sp, #16]
  44078c:	ldp	x29, x30, [sp], #208
  440790:	ret
  440794:	sub	sp, sp, #0x10
  440798:	str	x0, [sp, #8]
  44079c:	ldr	x0, [sp, #8]
  4407a0:	ldr	x0, [x0, #32]
  4407a4:	ldr	x1, [x0, #40]
  4407a8:	ldr	x0, [sp, #8]
  4407ac:	ldr	x0, [x0, #16]
  4407b0:	add	x0, x1, x0
  4407b4:	add	sp, sp, #0x10
  4407b8:	ret
  4407bc:	sub	sp, sp, #0x10
  4407c0:	str	x0, [sp, #8]
  4407c4:	ldr	x0, [sp, #8]
  4407c8:	ldr	x0, [x0, #8]
  4407cc:	add	sp, sp, #0x10
  4407d0:	ret
  4407d4:	sub	sp, sp, #0x10
  4407d8:	str	x0, [sp, #8]
  4407dc:	ldr	x0, [sp, #8]
  4407e0:	ldr	x0, [x0, #8]
  4407e4:	ldrb	w0, [x0, #28]
  4407e8:	add	sp, sp, #0x10
  4407ec:	ret
  4407f0:	stp	x29, x30, [sp, #-48]!
  4407f4:	mov	x29, sp
  4407f8:	str	x0, [sp, #24]
  4407fc:	str	w1, [sp, #20]
  440800:	ldr	w0, [sp, #20]
  440804:	add	w0, w0, #0x1
  440808:	sxtw	x0, w0
  44080c:	bl	403290 <xmalloc@plt>
  440810:	str	x0, [sp, #40]
  440814:	ldrsw	x0, [sp, #20]
  440818:	mov	x2, x0
  44081c:	ldr	x1, [sp, #24]
  440820:	ldr	x0, [sp, #40]
  440824:	bl	402f60 <memcpy@plt>
  440828:	ldrsw	x0, [sp, #20]
  44082c:	ldr	x1, [sp, #40]
  440830:	add	x0, x1, x0
  440834:	strb	wzr, [x0]
  440838:	ldr	x0, [sp, #40]
  44083c:	ldp	x29, x30, [sp], #48
  440840:	ret
  440844:	stp	x29, x30, [sp, #-64]!
  440848:	mov	x29, sp
  44084c:	str	x0, [sp, #40]
  440850:	str	x1, [sp, #32]
  440854:	str	x2, [sp, #24]
  440858:	ldr	x0, [sp, #32]
  44085c:	cmp	x0, #0x0
  440860:	b.eq	44086c <ferror@plt+0x3cfdc>  // b.none
  440864:	ldr	x0, [sp, #32]
  440868:	str	wzr, [x0]
  44086c:	ldr	x0, [sp, #40]
  440870:	ldr	x0, [x0]
  440874:	str	x0, [sp, #48]
  440878:	ldr	x1, [sp, #48]
  44087c:	ldr	x0, [sp, #24]
  440880:	cmp	x1, x0
  440884:	b.cc	440890 <ferror@plt+0x3d000>  // b.lo, b.ul, b.last
  440888:	mov	x0, #0x0                   	// #0
  44088c:	b	44093c <ferror@plt+0x3d0ac>
  440890:	ldr	x0, [sp, #48]
  440894:	ldrb	w0, [x0]
  440898:	cmp	w0, #0x0
  44089c:	b.ne	4408a8 <ferror@plt+0x3d018>  // b.any
  4408a0:	mov	x0, #0x0                   	// #0
  4408a4:	b	44093c <ferror@plt+0x3d0ac>
  4408a8:	bl	4037b0 <__errno_location@plt>
  4408ac:	str	wzr, [x0]
  4408b0:	ldr	x0, [sp, #40]
  4408b4:	ldr	x0, [x0]
  4408b8:	mov	w2, #0x0                   	// #0
  4408bc:	ldr	x1, [sp, #40]
  4408c0:	bl	402fc0 <strtoul@plt>
  4408c4:	str	x0, [sp, #56]
  4408c8:	ldr	x0, [sp, #56]
  4408cc:	cmn	x0, #0x1
  4408d0:	b.ne	4408e4 <ferror@plt+0x3d054>  // b.any
  4408d4:	bl	4037b0 <__errno_location@plt>
  4408d8:	ldr	w0, [x0]
  4408dc:	cmp	w0, #0x0
  4408e0:	b.ne	440904 <ferror@plt+0x3d074>  // b.any
  4408e4:	ldr	x0, [sp, #48]
  4408e8:	ldrb	w0, [x0]
  4408ec:	cmp	w0, #0x2d
  4408f0:	b.ne	4408fc <ferror@plt+0x3d06c>  // b.any
  4408f4:	ldr	x0, [sp, #56]
  4408f8:	b	44093c <ferror@plt+0x3d0ac>
  4408fc:	ldr	x0, [sp, #56]
  440900:	b	44093c <ferror@plt+0x3d0ac>
  440904:	ldr	x0, [sp, #32]
  440908:	cmp	x0, #0x0
  44090c:	b.eq	440920 <ferror@plt+0x3d090>  // b.none
  440910:	ldr	x0, [sp, #32]
  440914:	mov	w1, #0x1                   	// #1
  440918:	str	w1, [x0]
  44091c:	b	440938 <ferror@plt+0x3d0a8>
  440920:	adrp	x0, 462000 <warn@@Base+0x14330>
  440924:	add	x0, x0, #0xf88
  440928:	bl	403840 <gettext@plt>
  44092c:	mov	x1, x0
  440930:	ldr	x0, [sp, #48]
  440934:	bl	44098c <ferror@plt+0x3d0fc>
  440938:	mov	x0, #0x0                   	// #0
  44093c:	ldp	x29, x30, [sp], #64
  440940:	ret
  440944:	stp	x29, x30, [sp, #-48]!
  440948:	mov	x29, sp
  44094c:	str	x19, [sp, #16]
  440950:	str	x0, [sp, #40]
  440954:	adrp	x0, 480000 <_sch_istable+0x1478>
  440958:	add	x0, x0, #0xf08
  44095c:	ldr	x19, [x0]
  440960:	adrp	x0, 462000 <warn@@Base+0x14330>
  440964:	add	x0, x0, #0xfa0
  440968:	bl	403840 <gettext@plt>
  44096c:	ldr	x2, [sp, #40]
  440970:	mov	x1, x0
  440974:	mov	x0, x19
  440978:	bl	403870 <fprintf@plt>
  44097c:	nop
  440980:	ldr	x19, [sp, #16]
  440984:	ldp	x29, x30, [sp], #48
  440988:	ret
  44098c:	stp	x29, x30, [sp, #-48]!
  440990:	mov	x29, sp
  440994:	str	x19, [sp, #16]
  440998:	str	x0, [sp, #40]
  44099c:	str	x1, [sp, #32]
  4409a0:	adrp	x0, 480000 <_sch_istable+0x1478>
  4409a4:	add	x0, x0, #0xf08
  4409a8:	ldr	x19, [x0]
  4409ac:	adrp	x0, 462000 <warn@@Base+0x14330>
  4409b0:	add	x0, x0, #0xfb0
  4409b4:	bl	403840 <gettext@plt>
  4409b8:	ldr	x3, [sp, #40]
  4409bc:	ldr	x2, [sp, #32]
  4409c0:	mov	x1, x0
  4409c4:	mov	x0, x19
  4409c8:	bl	403870 <fprintf@plt>
  4409cc:	nop
  4409d0:	ldr	x19, [sp, #16]
  4409d4:	ldp	x29, x30, [sp], #48
  4409d8:	ret
  4409dc:	stp	x29, x30, [sp, #-80]!
  4409e0:	mov	x29, sp
  4409e4:	str	x0, [sp, #56]
  4409e8:	str	x1, [sp, #48]
  4409ec:	str	w2, [sp, #44]
  4409f0:	str	x3, [sp, #32]
  4409f4:	str	x4, [sp, #24]
  4409f8:	mov	x0, #0x1b0                 	// #432
  4409fc:	bl	403290 <xmalloc@plt>
  440a00:	str	x0, [sp, #72]
  440a04:	mov	x2, #0x1b0                 	// #432
  440a08:	mov	w1, #0x0                   	// #0
  440a0c:	ldr	x0, [sp, #72]
  440a10:	bl	403280 <memset@plt>
  440a14:	ldr	x0, [sp, #72]
  440a18:	ldr	x1, [sp, #48]
  440a1c:	str	x1, [x0]
  440a20:	ldr	x0, [sp, #72]
  440a24:	ldr	w1, [sp, #44]
  440a28:	str	w1, [x0, #8]
  440a2c:	ldr	x0, [sp, #72]
  440a30:	ldr	x1, [sp, #32]
  440a34:	str	x1, [x0, #16]
  440a38:	ldr	x0, [sp, #72]
  440a3c:	ldr	x1, [sp, #24]
  440a40:	str	x1, [x0, #24]
  440a44:	ldr	x0, [sp, #72]
  440a48:	mov	w1, #0x1                   	// #1
  440a4c:	str	w1, [x0, #128]
  440a50:	mov	x0, #0x8                   	// #8
  440a54:	bl	403290 <xmalloc@plt>
  440a58:	mov	x1, x0
  440a5c:	ldr	x0, [sp, #72]
  440a60:	str	x1, [x0, #136]
  440a64:	ldr	x0, [sp, #72]
  440a68:	ldr	x0, [x0, #136]
  440a6c:	str	xzr, [x0]
  440a70:	ldr	x0, [sp, #72]
  440a74:	mov	x1, #0xffffffffffffffff    	// #-1
  440a78:	str	x1, [x0, #104]
  440a7c:	ldr	x0, [sp, #72]
  440a80:	ldp	x29, x30, [sp], #80
  440a84:	ret
  440a88:	stp	x29, x30, [sp, #-64]!
  440a8c:	mov	x29, sp
  440a90:	str	x0, [sp, #24]
  440a94:	str	x1, [sp, #16]
  440a98:	ldr	x0, [sp, #16]
  440a9c:	str	x0, [sp, #40]
  440aa0:	ldr	x0, [sp, #40]
  440aa4:	ldr	w0, [x0, #96]
  440aa8:	cmp	w0, #0x0
  440aac:	b.eq	440afc <ferror@plt+0x3d26c>  // b.none
  440ab0:	ldr	x1, [sp, #40]
  440ab4:	ldr	x0, [sp, #24]
  440ab8:	bl	446234 <ferror@plt+0x429a4>
  440abc:	cmp	w0, #0x0
  440ac0:	b.eq	440ae0 <ferror@plt+0x3d250>  // b.none
  440ac4:	ldr	x0, [sp, #40]
  440ac8:	ldr	x0, [x0, #104]
  440acc:	mov	x1, x0
  440ad0:	ldr	x0, [sp, #24]
  440ad4:	bl	43b490 <ferror@plt+0x37c00>
  440ad8:	cmp	w0, #0x0
  440adc:	b.ne	440ae8 <ferror@plt+0x3d258>  // b.any
  440ae0:	mov	w0, #0x0                   	// #0
  440ae4:	b	440b84 <ferror@plt+0x3d2f4>
  440ae8:	ldr	x0, [sp, #40]
  440aec:	str	wzr, [x0, #96]
  440af0:	ldr	x0, [sp, #40]
  440af4:	mov	x1, #0xffffffffffffffff    	// #-1
  440af8:	str	x1, [x0, #104]
  440afc:	ldr	x0, [sp, #40]
  440b00:	ldr	x0, [x0, #416]
  440b04:	str	x0, [sp, #56]
  440b08:	b	440b74 <ferror@plt+0x3d2e4>
  440b0c:	ldr	x0, [sp, #56]
  440b10:	ldr	w0, [x0, #16]
  440b14:	str	w0, [sp, #52]
  440b18:	ldr	w0, [sp, #52]
  440b1c:	cmp	w0, #0x0
  440b20:	b.ne	440b2c <ferror@plt+0x3d29c>  // b.any
  440b24:	mov	w0, #0x7                   	// #7
  440b28:	str	w0, [sp, #52]
  440b2c:	ldr	x0, [sp, #56]
  440b30:	ldr	x0, [x0, #8]
  440b34:	ldr	w2, [sp, #52]
  440b38:	mov	x1, x0
  440b3c:	ldr	x0, [sp, #24]
  440b40:	bl	43c690 <ferror@plt+0x38e00>
  440b44:	mov	x1, x0
  440b48:	ldr	x0, [sp, #56]
  440b4c:	str	x1, [x0, #24]
  440b50:	ldr	x0, [sp, #56]
  440b54:	ldr	x0, [x0, #24]
  440b58:	cmp	x0, #0x0
  440b5c:	b.ne	440b68 <ferror@plt+0x3d2d8>  // b.any
  440b60:	mov	w0, #0x0                   	// #0
  440b64:	b	440b84 <ferror@plt+0x3d2f4>
  440b68:	ldr	x0, [sp, #56]
  440b6c:	ldr	x0, [x0]
  440b70:	str	x0, [sp, #56]
  440b74:	ldr	x0, [sp, #56]
  440b78:	cmp	x0, #0x0
  440b7c:	b.ne	440b0c <ferror@plt+0x3d27c>  // b.any
  440b80:	mov	w0, #0x1                   	// #1
  440b84:	ldp	x29, x30, [sp], #64
  440b88:	ret
  440b8c:	stp	x29, x30, [sp, #-128]!
  440b90:	mov	x29, sp
  440b94:	str	x19, [sp, #16]
  440b98:	str	x0, [sp, #72]
  440b9c:	str	x1, [sp, #64]
  440ba0:	str	w2, [sp, #60]
  440ba4:	str	w3, [sp, #56]
  440ba8:	str	x4, [sp, #48]
  440bac:	str	x5, [sp, #40]
  440bb0:	ldr	x0, [sp, #64]
  440bb4:	str	x0, [sp, #104]
  440bb8:	ldr	x0, [sp, #104]
  440bbc:	ldr	x0, [x0, #32]
  440bc0:	cmp	x0, #0x0
  440bc4:	b.eq	440c90 <ferror@plt+0x3d400>  // b.none
  440bc8:	ldr	w0, [sp, #60]
  440bcc:	cmp	w0, #0x64
  440bd0:	b.ne	440bf8 <ferror@plt+0x3d368>  // b.any
  440bd4:	ldr	x0, [sp, #40]
  440bd8:	ldrb	w0, [x0]
  440bdc:	cmp	w0, #0x0
  440be0:	b.eq	440bf8 <ferror@plt+0x3d368>  // b.none
  440be4:	ldr	x0, [sp, #104]
  440be8:	ldr	x0, [x0, #40]
  440bec:	ldr	x1, [sp, #48]
  440bf0:	cmp	x1, x0
  440bf4:	b.eq	440c90 <ferror@plt+0x3d400>  // b.none
  440bf8:	ldr	x0, [sp, #104]
  440bfc:	ldr	x0, [x0, #32]
  440c00:	mov	x1, x0
  440c04:	ldr	x0, [sp, #72]
  440c08:	bl	43afdc <ferror@plt+0x3774c>
  440c0c:	cmp	w0, #0x0
  440c10:	b.ne	440c1c <ferror@plt+0x3d38c>  // b.any
  440c14:	mov	w0, #0x0                   	// #0
  440c18:	b	4414f8 <ferror@plt+0x3dc68>
  440c1c:	ldr	x0, [sp, #104]
  440c20:	ldr	x1, [x0, #32]
  440c24:	ldr	x0, [sp, #104]
  440c28:	str	x1, [x0, #72]
  440c2c:	ldr	x0, [sp, #104]
  440c30:	str	wzr, [x0, #64]
  440c34:	ldr	x0, [sp, #104]
  440c38:	str	wzr, [x0, #68]
  440c3c:	ldr	x0, [sp, #104]
  440c40:	ldr	w0, [x0, #8]
  440c44:	cmp	w0, #0x0
  440c48:	b.ne	440c5c <ferror@plt+0x3d3cc>  // b.any
  440c4c:	ldr	x0, [sp, #104]
  440c50:	ldr	x1, [x0, #40]
  440c54:	ldr	x0, [sp, #104]
  440c58:	str	x1, [x0, #48]
  440c5c:	ldr	x0, [sp, #104]
  440c60:	mov	w1, #0x1                   	// #1
  440c64:	str	w1, [x0, #128]
  440c68:	mov	x0, #0x8                   	// #8
  440c6c:	bl	403290 <xmalloc@plt>
  440c70:	mov	x1, x0
  440c74:	ldr	x0, [sp, #104]
  440c78:	str	x1, [x0, #136]
  440c7c:	ldr	x0, [sp, #104]
  440c80:	ldr	x0, [x0, #136]
  440c84:	str	xzr, [x0]
  440c88:	ldr	x0, [sp, #104]
  440c8c:	str	xzr, [x0, #32]
  440c90:	ldr	x0, [sp, #40]
  440c94:	bl	402fd0 <strlen@plt>
  440c98:	mov	x1, x0
  440c9c:	ldr	x0, [sp, #40]
  440ca0:	add	x0, x0, x1
  440ca4:	str	x0, [sp, #96]
  440ca8:	ldr	w0, [sp, #60]
  440cac:	cmp	w0, #0xe4
  440cb0:	b.eq	441204 <ferror@plt+0x3d974>  // b.none
  440cb4:	ldr	w0, [sp, #60]
  440cb8:	cmp	w0, #0xe4
  440cbc:	b.gt	4412ec <ferror@plt+0x3da5c>
  440cc0:	ldr	w0, [sp, #60]
  440cc4:	cmp	w0, #0xe2
  440cc8:	b.eq	4411e8 <ferror@plt+0x3d958>  // b.none
  440ccc:	ldr	w0, [sp, #60]
  440cd0:	cmp	w0, #0xe2
  440cd4:	b.gt	4412ec <ferror@plt+0x3da5c>
  440cd8:	ldr	w0, [sp, #60]
  440cdc:	cmp	w0, #0xe0
  440ce0:	b.eq	440f08 <ferror@plt+0x3d678>  // b.none
  440ce4:	ldr	w0, [sp, #60]
  440ce8:	cmp	w0, #0xe0
  440cec:	b.gt	4412ec <ferror@plt+0x3da5c>
  440cf0:	ldr	w0, [sp, #60]
  440cf4:	cmp	w0, #0xc2
  440cf8:	b.eq	44117c <ferror@plt+0x3d8ec>  // b.none
  440cfc:	ldr	w0, [sp, #60]
  440d00:	cmp	w0, #0xc2
  440d04:	b.gt	4412ec <ferror@plt+0x3da5c>
  440d08:	ldr	w0, [sp, #60]
  440d0c:	cmp	w0, #0xc0
  440d10:	b.eq	440e44 <ferror@plt+0x3d5b4>  // b.none
  440d14:	ldr	w0, [sp, #60]
  440d18:	cmp	w0, #0xc0
  440d1c:	b.gt	4412ec <ferror@plt+0x3da5c>
  440d20:	ldr	w0, [sp, #60]
  440d24:	cmp	w0, #0xa2
  440d28:	b.eq	441158 <ferror@plt+0x3d8c8>  // b.none
  440d2c:	ldr	w0, [sp, #60]
  440d30:	cmp	w0, #0xa2
  440d34:	b.gt	4412ec <ferror@plt+0x3da5c>
  440d38:	ldr	w0, [sp, #60]
  440d3c:	cmp	w0, #0x84
  440d40:	b.eq	441110 <ferror@plt+0x3d880>  // b.none
  440d44:	ldr	w0, [sp, #60]
  440d48:	cmp	w0, #0x84
  440d4c:	b.gt	4412ec <ferror@plt+0x3da5c>
  440d50:	ldr	w0, [sp, #60]
  440d54:	cmp	w0, #0x82
  440d58:	b.eq	44112c <ferror@plt+0x3d89c>  // b.none
  440d5c:	ldr	w0, [sp, #60]
  440d60:	cmp	w0, #0x82
  440d64:	b.gt	4412ec <ferror@plt+0x3da5c>
  440d68:	ldr	w0, [sp, #60]
  440d6c:	cmp	w0, #0x64
  440d70:	b.eq	440fc8 <ferror@plt+0x3d738>  // b.none
  440d74:	ldr	w0, [sp, #60]
  440d78:	cmp	w0, #0x64
  440d7c:	b.gt	4412ec <ferror@plt+0x3da5c>
  440d80:	ldr	w0, [sp, #60]
  440d84:	cmp	w0, #0x62
  440d88:	b.eq	441488 <ferror@plt+0x3dbf8>  // b.none
  440d8c:	ldr	w0, [sp, #60]
  440d90:	cmp	w0, #0x62
  440d94:	b.gt	4412ec <ferror@plt+0x3da5c>
  440d98:	ldr	w0, [sp, #60]
  440d9c:	cmp	w0, #0x44
  440da0:	b.eq	44119c <ferror@plt+0x3d90c>  // b.none
  440da4:	ldr	w0, [sp, #60]
  440da8:	cmp	w0, #0x44
  440dac:	b.gt	4412ec <ferror@plt+0x3da5c>
  440db0:	ldr	w0, [sp, #60]
  440db4:	cmp	w0, #0x3c
  440db8:	b.eq	44140c <ferror@plt+0x3db7c>  // b.none
  440dbc:	ldr	w0, [sp, #60]
  440dc0:	cmp	w0, #0x3c
  440dc4:	b.gt	4412ec <ferror@plt+0x3da5c>
  440dc8:	ldr	w0, [sp, #60]
  440dcc:	cmp	w0, #0x38
  440dd0:	b.eq	441488 <ferror@plt+0x3dbf8>  // b.none
  440dd4:	ldr	w0, [sp, #60]
  440dd8:	cmp	w0, #0x38
  440ddc:	b.gt	4412ec <ferror@plt+0x3da5c>
  440de0:	ldr	w0, [sp, #60]
  440de4:	cmp	w0, #0x2a
  440de8:	b.eq	441488 <ferror@plt+0x3dbf8>  // b.none
  440dec:	ldr	w0, [sp, #60]
  440df0:	cmp	w0, #0x2a
  440df4:	b.gt	4412ec <ferror@plt+0x3da5c>
  440df8:	ldr	w0, [sp, #60]
  440dfc:	cmp	w0, #0x24
  440e00:	b.eq	441220 <ferror@plt+0x3d990>  // b.none
  440e04:	ldr	w0, [sp, #60]
  440e08:	cmp	w0, #0x24
  440e0c:	b.gt	4412ec <ferror@plt+0x3da5c>
  440e10:	ldr	w0, [sp, #60]
  440e14:	cmp	w0, #0x1f
  440e18:	b.eq	441490 <ferror@plt+0x3dc00>  // b.none
  440e1c:	ldr	w0, [sp, #60]
  440e20:	cmp	w0, #0x1f
  440e24:	b.gt	4412ec <ferror@plt+0x3da5c>
  440e28:	ldr	w0, [sp, #60]
  440e2c:	cmp	w0, #0xc
  440e30:	b.eq	441490 <ferror@plt+0x3dc00>  // b.none
  440e34:	ldr	w0, [sp, #60]
  440e38:	cmp	w0, #0x1e
  440e3c:	b.eq	441488 <ferror@plt+0x3dbf8>  // b.none
  440e40:	b	4412ec <ferror@plt+0x3da5c>
  440e44:	ldr	x0, [sp, #104]
  440e48:	ldr	w0, [x0, #68]
  440e4c:	cmp	w0, #0x0
  440e50:	b.eq	440e60 <ferror@plt+0x3d5d0>  // b.none
  440e54:	ldr	w0, [sp, #56]
  440e58:	cmp	w0, #0x1
  440e5c:	b.eq	441498 <ferror@plt+0x3dc08>  // b.none
  440e60:	ldr	x0, [sp, #104]
  440e64:	ldr	w0, [x0, #96]
  440e68:	cmp	w0, #0x0
  440e6c:	b.ne	440e9c <ferror@plt+0x3d60c>  // b.any
  440e70:	adrp	x0, 480000 <_sch_istable+0x1478>
  440e74:	add	x0, x0, #0xf08
  440e78:	ldr	x19, [x0]
  440e7c:	adrp	x0, 462000 <warn@@Base+0x14330>
  440e80:	add	x0, x0, #0xfc8
  440e84:	bl	403840 <gettext@plt>
  440e88:	mov	x1, x0
  440e8c:	mov	x0, x19
  440e90:	bl	403870 <fprintf@plt>
  440e94:	mov	w0, #0x0                   	// #0
  440e98:	b	4414f8 <ferror@plt+0x3dc68>
  440e9c:	ldr	x0, [sp, #104]
  440ea0:	ldr	x1, [x0, #48]
  440ea4:	ldr	x0, [sp, #48]
  440ea8:	add	x1, x1, x0
  440eac:	ldr	x0, [sp, #104]
  440eb0:	ldr	x0, [x0, #56]
  440eb4:	add	x0, x1, x0
  440eb8:	mov	x1, x0
  440ebc:	ldr	x0, [sp, #72]
  440ec0:	bl	43b548 <ferror@plt+0x37cb8>
  440ec4:	cmp	w0, #0x0
  440ec8:	b.ne	440ed4 <ferror@plt+0x3d644>  // b.any
  440ecc:	mov	w0, #0x0                   	// #0
  440ed0:	b	4414f8 <ferror@plt+0x3dc68>
  440ed4:	ldr	x1, [sp, #104]
  440ed8:	ldr	x0, [sp, #72]
  440edc:	bl	446234 <ferror@plt+0x429a4>
  440ee0:	cmp	w0, #0x0
  440ee4:	b.ne	440ef0 <ferror@plt+0x3d660>  // b.any
  440ee8:	mov	w0, #0x0                   	// #0
  440eec:	b	4414f8 <ferror@plt+0x3dc68>
  440ef0:	ldr	x0, [sp, #104]
  440ef4:	ldr	w0, [x0, #112]
  440ef8:	add	w1, w0, #0x1
  440efc:	ldr	x0, [sp, #104]
  440f00:	str	w1, [x0, #112]
  440f04:	b	4414f4 <ferror@plt+0x3dc64>
  440f08:	ldr	x0, [sp, #104]
  440f0c:	ldr	w0, [x0, #68]
  440f10:	cmp	w0, #0x0
  440f14:	b.eq	440f24 <ferror@plt+0x3d694>  // b.none
  440f18:	ldr	w0, [sp, #56]
  440f1c:	cmp	w0, #0x1
  440f20:	b.eq	4414a0 <ferror@plt+0x3dc10>  // b.none
  440f24:	ldr	x1, [sp, #104]
  440f28:	ldr	x0, [sp, #72]
  440f2c:	bl	446234 <ferror@plt+0x429a4>
  440f30:	cmp	w0, #0x0
  440f34:	b.ne	440f40 <ferror@plt+0x3d6b0>  // b.any
  440f38:	mov	w0, #0x0                   	// #0
  440f3c:	b	4414f8 <ferror@plt+0x3dc68>
  440f40:	ldr	x0, [sp, #104]
  440f44:	ldr	x1, [x0, #48]
  440f48:	ldr	x0, [sp, #48]
  440f4c:	add	x1, x1, x0
  440f50:	ldr	x0, [sp, #104]
  440f54:	ldr	x0, [x0, #56]
  440f58:	add	x0, x1, x0
  440f5c:	mov	x1, x0
  440f60:	ldr	x0, [sp, #72]
  440f64:	bl	43b630 <ferror@plt+0x37da0>
  440f68:	cmp	w0, #0x0
  440f6c:	b.ne	440f78 <ferror@plt+0x3d6e8>  // b.any
  440f70:	mov	w0, #0x0                   	// #0
  440f74:	b	4414f8 <ferror@plt+0x3dc68>
  440f78:	ldr	x0, [sp, #104]
  440f7c:	ldr	w0, [x0, #112]
  440f80:	sub	w1, w0, #0x1
  440f84:	ldr	x0, [sp, #104]
  440f88:	str	w1, [x0, #112]
  440f8c:	ldr	x0, [sp, #104]
  440f90:	ldr	w0, [x0, #112]
  440f94:	cmp	w0, #0x0
  440f98:	b.ge	4414a8 <ferror@plt+0x3dc18>  // b.tcont
  440f9c:	adrp	x0, 480000 <_sch_istable+0x1478>
  440fa0:	add	x0, x0, #0xf08
  440fa4:	ldr	x19, [x0]
  440fa8:	adrp	x0, 462000 <warn@@Base+0x14330>
  440fac:	add	x0, x0, #0xfe8
  440fb0:	bl	403840 <gettext@plt>
  440fb4:	mov	x1, x0
  440fb8:	mov	x0, x19
  440fbc:	bl	403870 <fprintf@plt>
  440fc0:	mov	w0, #0x0                   	// #0
  440fc4:	b	4414f8 <ferror@plt+0x3dc68>
  440fc8:	ldr	x0, [sp, #104]
  440fcc:	ldr	w0, [x0, #96]
  440fd0:	cmp	w0, #0x0
  440fd4:	b.eq	441064 <ferror@plt+0x3d7d4>  // b.none
  440fd8:	ldr	x0, [sp, #48]
  440fdc:	str	x0, [sp, #120]
  440fe0:	ldr	x0, [sp, #40]
  440fe4:	ldrb	w0, [x0]
  440fe8:	cmp	w0, #0x0
  440fec:	b.eq	441020 <ferror@plt+0x3d790>  // b.none
  440ff0:	ldr	x0, [sp, #104]
  440ff4:	ldr	x0, [x0, #104]
  440ff8:	cmn	x0, #0x1
  440ffc:	b.eq	441020 <ferror@plt+0x3d790>  // b.none
  441000:	ldr	x0, [sp, #104]
  441004:	ldr	x0, [x0, #104]
  441008:	ldr	x1, [sp, #120]
  44100c:	cmp	x1, x0
  441010:	b.ls	441020 <ferror@plt+0x3d790>  // b.plast
  441014:	ldr	x0, [sp, #104]
  441018:	ldr	x0, [x0, #104]
  44101c:	str	x0, [sp, #120]
  441020:	ldr	x1, [sp, #104]
  441024:	ldr	x0, [sp, #72]
  441028:	bl	446234 <ferror@plt+0x429a4>
  44102c:	cmp	w0, #0x0
  441030:	b.eq	441048 <ferror@plt+0x3d7b8>  // b.none
  441034:	ldr	x1, [sp, #120]
  441038:	ldr	x0, [sp, #72]
  44103c:	bl	43b490 <ferror@plt+0x37c00>
  441040:	cmp	w0, #0x0
  441044:	b.ne	441050 <ferror@plt+0x3d7c0>  // b.any
  441048:	mov	w0, #0x0                   	// #0
  44104c:	b	4414f8 <ferror@plt+0x3dc68>
  441050:	ldr	x0, [sp, #104]
  441054:	str	wzr, [x0, #96]
  441058:	ldr	x0, [sp, #104]
  44105c:	mov	x1, #0xffffffffffffffff    	// #-1
  441060:	str	x1, [x0, #104]
  441064:	ldr	x0, [sp, #40]
  441068:	ldrb	w0, [x0]
  44106c:	cmp	w0, #0x0
  441070:	b.ne	44107c <ferror@plt+0x3d7ec>  // b.any
  441074:	mov	w0, #0x1                   	// #1
  441078:	b	4414f8 <ferror@plt+0x3dc68>
  44107c:	ldr	x0, [sp, #104]
  441080:	ldr	x0, [x0, #32]
  441084:	cmp	x0, #0x0
  441088:	b.ne	4410a4 <ferror@plt+0x3d814>  // b.any
  44108c:	ldr	x0, [sp, #40]
  441090:	bl	4032c0 <xstrdup@plt>
  441094:	mov	x1, x0
  441098:	ldr	x0, [sp, #104]
  44109c:	str	x1, [x0, #32]
  4410a0:	b	441100 <ferror@plt+0x3d870>
  4410a4:	ldr	x0, [sp, #104]
  4410a8:	ldr	x0, [x0, #32]
  4410ac:	str	x0, [sp, #88]
  4410b0:	ldr	x0, [sp, #40]
  4410b4:	ldrb	w0, [x0]
  4410b8:	cmp	w0, #0x2f
  4410bc:	b.ne	4410d8 <ferror@plt+0x3d848>  // b.any
  4410c0:	ldr	x0, [sp, #40]
  4410c4:	bl	4032c0 <xstrdup@plt>
  4410c8:	mov	x1, x0
  4410cc:	ldr	x0, [sp, #104]
  4410d0:	str	x1, [x0, #32]
  4410d4:	b	4410f8 <ferror@plt+0x3d868>
  4410d8:	ldr	x0, [sp, #104]
  4410dc:	ldr	x0, [x0, #32]
  4410e0:	mov	x2, #0x0                   	// #0
  4410e4:	ldr	x1, [sp, #40]
  4410e8:	bl	403200 <concat@plt>
  4410ec:	mov	x1, x0
  4410f0:	ldr	x0, [sp, #104]
  4410f4:	str	x1, [x0, #32]
  4410f8:	ldr	x0, [sp, #88]
  4410fc:	bl	403510 <free@plt>
  441100:	ldr	x0, [sp, #104]
  441104:	ldr	x1, [sp, #48]
  441108:	str	x1, [x0, #40]
  44110c:	b	4414f4 <ferror@plt+0x3dc64>
  441110:	ldr	x1, [sp, #40]
  441114:	ldr	x0, [sp, #72]
  441118:	bl	43b0f8 <ferror@plt+0x37868>
  44111c:	cmp	w0, #0x0
  441120:	b.ne	4414b0 <ferror@plt+0x3dc20>  // b.any
  441124:	mov	w0, #0x0                   	// #0
  441128:	b	4414f8 <ferror@plt+0x3dc68>
  44112c:	ldr	x2, [sp, #48]
  441130:	ldr	x1, [sp, #40]
  441134:	ldr	x0, [sp, #104]
  441138:	bl	445e50 <ferror@plt+0x425c0>
  44113c:	ldr	x1, [sp, #40]
  441140:	ldr	x0, [sp, #72]
  441144:	bl	43b0f8 <ferror@plt+0x37868>
  441148:	cmp	w0, #0x0
  44114c:	b.ne	4414b8 <ferror@plt+0x3dc28>  // b.any
  441150:	mov	w0, #0x0                   	// #0
  441154:	b	4414f8 <ferror@plt+0x3dc68>
  441158:	ldr	x0, [sp, #104]
  44115c:	bl	445f48 <ferror@plt+0x426b8>
  441160:	mov	x1, x0
  441164:	ldr	x0, [sp, #72]
  441168:	bl	43b0f8 <ferror@plt+0x37868>
  44116c:	cmp	w0, #0x0
  441170:	b.ne	4414c0 <ferror@plt+0x3dc30>  // b.any
  441174:	mov	w0, #0x0                   	// #0
  441178:	b	4414f8 <ferror@plt+0x3dc68>
  44117c:	ldr	x2, [sp, #48]
  441180:	ldr	x1, [sp, #40]
  441184:	ldr	x0, [sp, #104]
  441188:	bl	446000 <ferror@plt+0x42770>
  44118c:	cmp	w0, #0x0
  441190:	b.ne	4414c8 <ferror@plt+0x3dc38>  // b.any
  441194:	mov	w0, #0x0                   	// #0
  441198:	b	4414f8 <ferror@plt+0x3dc68>
  44119c:	ldrsw	x3, [sp, #56]
  4411a0:	ldr	x0, [sp, #104]
  4411a4:	ldr	w0, [x0, #96]
  4411a8:	cmp	w0, #0x0
  4411ac:	b.eq	4411bc <ferror@plt+0x3d92c>  // b.none
  4411b0:	ldr	x0, [sp, #104]
  4411b4:	ldr	x0, [x0, #56]
  4411b8:	b	4411c0 <ferror@plt+0x3d930>
  4411bc:	mov	x0, #0x0                   	// #0
  4411c0:	ldr	x1, [sp, #48]
  4411c4:	add	x0, x0, x1
  4411c8:	mov	x2, x0
  4411cc:	mov	x1, x3
  4411d0:	ldr	x0, [sp, #72]
  4411d4:	bl	43b6dc <ferror@plt+0x37e4c>
  4411d8:	cmp	w0, #0x0
  4411dc:	b.ne	4414d0 <ferror@plt+0x3dc40>  // b.any
  4411e0:	mov	w0, #0x0                   	// #0
  4411e4:	b	4414f8 <ferror@plt+0x3dc68>
  4411e8:	ldr	x1, [sp, #40]
  4411ec:	ldr	x0, [sp, #72]
  4411f0:	bl	43b880 <ferror@plt+0x37ff0>
  4411f4:	cmp	w0, #0x0
  4411f8:	b.ne	4414d8 <ferror@plt+0x3dc48>  // b.any
  4411fc:	mov	w0, #0x0                   	// #0
  441200:	b	4414f8 <ferror@plt+0x3dc68>
  441204:	ldr	x1, [sp, #40]
  441208:	ldr	x0, [sp, #72]
  44120c:	bl	43b8ac <ferror@plt+0x3801c>
  441210:	cmp	w0, #0x0
  441214:	b.ne	4414e0 <ferror@plt+0x3dc50>  // b.any
  441218:	mov	w0, #0x0                   	// #0
  44121c:	b	4414f8 <ferror@plt+0x3dc68>
  441220:	ldr	x0, [sp, #40]
  441224:	ldrb	w0, [x0]
  441228:	cmp	w0, #0x0
  44122c:	b.ne	4412ac <ferror@plt+0x3da1c>  // b.any
  441230:	ldr	x0, [sp, #104]
  441234:	ldr	w0, [x0, #96]
  441238:	cmp	w0, #0x0
  44123c:	b.eq	4414e8 <ferror@plt+0x3dc58>  // b.none
  441240:	ldr	x0, [sp, #104]
  441244:	ldr	w0, [x0, #8]
  441248:	cmp	w0, #0x0
  44124c:	b.eq	441264 <ferror@plt+0x3d9d4>  // b.none
  441250:	ldr	x0, [sp, #104]
  441254:	ldr	x0, [x0, #56]
  441258:	ldr	x1, [sp, #48]
  44125c:	add	x0, x1, x0
  441260:	str	x0, [sp, #48]
  441264:	ldr	x1, [sp, #104]
  441268:	ldr	x0, [sp, #72]
  44126c:	bl	446234 <ferror@plt+0x429a4>
  441270:	cmp	w0, #0x0
  441274:	b.eq	44128c <ferror@plt+0x3d9fc>  // b.none
  441278:	ldr	x1, [sp, #48]
  44127c:	ldr	x0, [sp, #72]
  441280:	bl	43b490 <ferror@plt+0x37c00>
  441284:	cmp	w0, #0x0
  441288:	b.ne	441294 <ferror@plt+0x3da04>  // b.any
  44128c:	mov	w0, #0x0                   	// #0
  441290:	b	4414f8 <ferror@plt+0x3dc68>
  441294:	ldr	x0, [sp, #104]
  441298:	str	wzr, [x0, #96]
  44129c:	ldr	x0, [sp, #104]
  4412a0:	mov	x1, #0xffffffffffffffff    	// #-1
  4412a4:	str	x1, [x0, #104]
  4412a8:	b	4414e8 <ferror@plt+0x3dc58>
  4412ac:	ldr	x0, [sp, #104]
  4412b0:	ldr	w0, [x0, #96]
  4412b4:	cmp	w0, #0x0
  4412b8:	b.eq	4412ec <ferror@plt+0x3da5c>  // b.none
  4412bc:	ldr	x0, [sp, #104]
  4412c0:	ldr	x0, [x0, #104]
  4412c4:	cmn	x0, #0x1
  4412c8:	b.eq	4412e0 <ferror@plt+0x3da50>  // b.none
  4412cc:	ldr	x0, [sp, #104]
  4412d0:	ldr	x0, [x0, #104]
  4412d4:	ldr	x1, [sp, #48]
  4412d8:	cmp	x1, x0
  4412dc:	b.cs	4412ec <ferror@plt+0x3da5c>  // b.hs, b.nlast
  4412e0:	ldr	x0, [sp, #104]
  4412e4:	ldr	x1, [sp, #48]
  4412e8:	str	x1, [x0, #104]
  4412ec:	mov	w1, #0x3a                  	// #58
  4412f0:	ldr	x0, [sp, #40]
  4412f4:	bl	403560 <strchr@plt>
  4412f8:	str	x0, [sp, #80]
  4412fc:	ldr	x0, [sp, #80]
  441300:	cmp	x0, #0x0
  441304:	b.eq	4413dc <ferror@plt+0x3db4c>  // b.none
  441308:	ldr	x0, [sp, #80]
  44130c:	add	x0, x0, #0x1
  441310:	ldrb	w0, [x0]
  441314:	cmp	w0, #0x66
  441318:	b.eq	441330 <ferror@plt+0x3daa0>  // b.none
  44131c:	ldr	x0, [sp, #80]
  441320:	add	x0, x0, #0x1
  441324:	ldrb	w0, [x0]
  441328:	cmp	w0, #0x46
  44132c:	b.ne	4413dc <ferror@plt+0x3db4c>  // b.any
  441330:	ldr	x0, [sp, #104]
  441334:	ldr	w0, [x0, #96]
  441338:	cmp	w0, #0x0
  44133c:	b.eq	4413b4 <ferror@plt+0x3db24>  // b.none
  441340:	ldr	x0, [sp, #48]
  441344:	str	x0, [sp, #112]
  441348:	ldr	x0, [sp, #104]
  44134c:	ldr	x0, [x0, #104]
  441350:	cmn	x0, #0x1
  441354:	b.eq	441378 <ferror@plt+0x3dae8>  // b.none
  441358:	ldr	x0, [sp, #104]
  44135c:	ldr	x0, [x0, #104]
  441360:	ldr	x1, [sp, #112]
  441364:	cmp	x1, x0
  441368:	b.ls	441378 <ferror@plt+0x3dae8>  // b.plast
  44136c:	ldr	x0, [sp, #104]
  441370:	ldr	x0, [x0, #104]
  441374:	str	x0, [sp, #112]
  441378:	ldr	x1, [sp, #104]
  44137c:	ldr	x0, [sp, #72]
  441380:	bl	446234 <ferror@plt+0x429a4>
  441384:	cmp	w0, #0x0
  441388:	b.eq	4413a0 <ferror@plt+0x3db10>  // b.none
  44138c:	ldr	x1, [sp, #112]
  441390:	ldr	x0, [sp, #72]
  441394:	bl	43b490 <ferror@plt+0x37c00>
  441398:	cmp	w0, #0x0
  44139c:	b.ne	4413a8 <ferror@plt+0x3db18>  // b.any
  4413a0:	mov	w0, #0x0                   	// #0
  4413a4:	b	4414f8 <ferror@plt+0x3dc68>
  4413a8:	ldr	x0, [sp, #104]
  4413ac:	mov	x1, #0xffffffffffffffff    	// #-1
  4413b0:	str	x1, [x0, #104]
  4413b4:	ldr	x0, [sp, #104]
  4413b8:	ldr	w0, [x0, #8]
  4413bc:	cmp	w0, #0x0
  4413c0:	b.eq	4413d0 <ferror@plt+0x3db40>  // b.none
  4413c4:	ldr	x0, [sp, #104]
  4413c8:	ldr	x1, [sp, #48]
  4413cc:	str	x1, [x0, #56]
  4413d0:	ldr	x0, [sp, #104]
  4413d4:	mov	w1, #0x1                   	// #1
  4413d8:	str	w1, [x0, #96]
  4413dc:	ldr	x6, [sp, #96]
  4413e0:	ldr	x5, [sp, #40]
  4413e4:	ldr	x4, [sp, #48]
  4413e8:	ldr	w3, [sp, #56]
  4413ec:	ldr	w2, [sp, #60]
  4413f0:	ldr	x1, [sp, #104]
  4413f4:	ldr	x0, [sp, #72]
  4413f8:	bl	441504 <ferror@plt+0x3dc74>
  4413fc:	cmp	w0, #0x0
  441400:	b.ne	4414f0 <ferror@plt+0x3dc60>  // b.any
  441404:	mov	w0, #0x0                   	// #0
  441408:	b	4414f8 <ferror@plt+0x3dc68>
  44140c:	ldr	x0, [sp, #40]
  441410:	cmp	x0, #0x0
  441414:	b.eq	441440 <ferror@plt+0x3dbb0>  // b.none
  441418:	adrp	x0, 463000 <warn@@Base+0x15330>
  44141c:	add	x1, x0, #0x0
  441420:	ldr	x0, [sp, #40]
  441424:	bl	4034b0 <strcmp@plt>
  441428:	cmp	w0, #0x0
  44142c:	b.ne	441440 <ferror@plt+0x3dbb0>  // b.any
  441430:	ldr	x0, [sp, #104]
  441434:	mov	w1, #0x2                   	// #2
  441438:	str	w1, [x0, #64]
  44143c:	b	441484 <ferror@plt+0x3dbf4>
  441440:	ldr	x0, [sp, #40]
  441444:	cmp	x0, #0x0
  441448:	b.eq	441474 <ferror@plt+0x3dbe4>  // b.none
  44144c:	adrp	x0, 463000 <warn@@Base+0x15330>
  441450:	add	x1, x0, #0x10
  441454:	ldr	x0, [sp, #40]
  441458:	bl	4034b0 <strcmp@plt>
  44145c:	cmp	w0, #0x0
  441460:	b.ne	441474 <ferror@plt+0x3dbe4>  // b.any
  441464:	ldr	x0, [sp, #104]
  441468:	mov	w1, #0x1                   	// #1
  44146c:	str	w1, [x0, #64]
  441470:	b	441484 <ferror@plt+0x3dbf4>
  441474:	ldr	x0, [sp, #104]
  441478:	mov	w1, #0x1                   	// #1
  44147c:	str	w1, [x0, #68]
  441480:	b	4414f4 <ferror@plt+0x3dc64>
  441484:	b	4414f4 <ferror@plt+0x3dc64>
  441488:	nop
  44148c:	b	4414f4 <ferror@plt+0x3dc64>
  441490:	nop
  441494:	b	4414f4 <ferror@plt+0x3dc64>
  441498:	nop
  44149c:	b	4414f4 <ferror@plt+0x3dc64>
  4414a0:	nop
  4414a4:	b	4414f4 <ferror@plt+0x3dc64>
  4414a8:	nop
  4414ac:	b	4414f4 <ferror@plt+0x3dc64>
  4414b0:	nop
  4414b4:	b	4414f4 <ferror@plt+0x3dc64>
  4414b8:	nop
  4414bc:	b	4414f4 <ferror@plt+0x3dc64>
  4414c0:	nop
  4414c4:	b	4414f4 <ferror@plt+0x3dc64>
  4414c8:	nop
  4414cc:	b	4414f4 <ferror@plt+0x3dc64>
  4414d0:	nop
  4414d4:	b	4414f4 <ferror@plt+0x3dc64>
  4414d8:	nop
  4414dc:	b	4414f4 <ferror@plt+0x3dc64>
  4414e0:	nop
  4414e4:	b	4414f4 <ferror@plt+0x3dc64>
  4414e8:	nop
  4414ec:	b	4414f4 <ferror@plt+0x3dc64>
  4414f0:	nop
  4414f4:	mov	w0, #0x1                   	// #1
  4414f8:	ldr	x19, [sp, #16]
  4414fc:	ldp	x29, x30, [sp], #128
  441500:	ret
  441504:	stp	x29, x30, [sp, #-176]!
  441508:	mov	x29, sp
  44150c:	str	x19, [sp, #16]
  441510:	str	x0, [sp, #72]
  441514:	str	x1, [sp, #64]
  441518:	str	w2, [sp, #60]
  44151c:	str	w3, [sp, #56]
  441520:	str	x4, [sp, #48]
  441524:	str	x5, [sp, #40]
  441528:	str	x6, [sp, #32]
  44152c:	mov	w1, #0x3a                  	// #58
  441530:	ldr	x0, [sp, #40]
  441534:	bl	403560 <strchr@plt>
  441538:	str	x0, [sp, #96]
  44153c:	ldr	x0, [sp, #96]
  441540:	cmp	x0, #0x0
  441544:	b.ne	441588 <ferror@plt+0x3dcf8>  // b.any
  441548:	mov	w0, #0x1                   	// #1
  44154c:	b	442298 <ferror@plt+0x3ea08>
  441550:	ldr	x0, [sp, #96]
  441554:	add	x0, x0, #0x2
  441558:	str	x0, [sp, #96]
  44155c:	ldr	x0, [sp, #96]
  441560:	mov	w1, #0x3a                  	// #58
  441564:	bl	403560 <strchr@plt>
  441568:	str	x0, [sp, #96]
  44156c:	ldr	x0, [sp, #96]
  441570:	cmp	x0, #0x0
  441574:	b.ne	441588 <ferror@plt+0x3dcf8>  // b.any
  441578:	ldr	x0, [sp, #40]
  44157c:	bl	440944 <ferror@plt+0x3d0b4>
  441580:	mov	w0, #0x0                   	// #0
  441584:	b	442298 <ferror@plt+0x3ea08>
  441588:	ldr	x0, [sp, #96]
  44158c:	add	x0, x0, #0x1
  441590:	ldrb	w0, [x0]
  441594:	cmp	w0, #0x3a
  441598:	b.eq	441550 <ferror@plt+0x3dcc0>  // b.none
  44159c:	str	xzr, [sp, #168]
  4415a0:	ldr	x0, [sp, #40]
  4415a4:	ldrb	w0, [x0]
  4415a8:	cmp	w0, #0x24
  4415ac:	b.ne	44163c <ferror@plt+0x3ddac>  // b.any
  4415b0:	ldr	x0, [sp, #40]
  4415b4:	add	x0, x0, #0x1
  4415b8:	ldrb	w0, [x0]
  4415bc:	cmp	w0, #0x76
  4415c0:	b.eq	441644 <ferror@plt+0x3ddb4>  // b.none
  4415c4:	cmp	w0, #0x76
  4415c8:	b.gt	441620 <ferror@plt+0x3dd90>
  4415cc:	cmp	w0, #0x74
  4415d0:	b.eq	441600 <ferror@plt+0x3dd70>  // b.none
  4415d4:	cmp	w0, #0x74
  4415d8:	b.gt	441620 <ferror@plt+0x3dd90>
  4415dc:	cmp	w0, #0x65
  4415e0:	b.eq	441610 <ferror@plt+0x3dd80>  // b.none
  4415e4:	cmp	w0, #0x65
  4415e8:	b.gt	441620 <ferror@plt+0x3dd90>
  4415ec:	cmp	w0, #0x58
  4415f0:	b.eq	44164c <ferror@plt+0x3ddbc>  // b.none
  4415f4:	cmp	w0, #0x5f
  4415f8:	b.eq	441654 <ferror@plt+0x3ddc4>  // b.none
  4415fc:	b	441620 <ferror@plt+0x3dd90>
  441600:	adrp	x0, 463000 <warn@@Base+0x15330>
  441604:	add	x0, x0, #0x20
  441608:	str	x0, [sp, #168]
  44160c:	b	441658 <ferror@plt+0x3ddc8>
  441610:	adrp	x0, 463000 <warn@@Base+0x15330>
  441614:	add	x0, x0, #0x28
  441618:	str	x0, [sp, #168]
  44161c:	b	441658 <ferror@plt+0x3ddc8>
  441620:	adrp	x0, 463000 <warn@@Base+0x15330>
  441624:	add	x0, x0, #0x38
  441628:	bl	403840 <gettext@plt>
  44162c:	mov	x1, x0
  441630:	ldr	x0, [sp, #40]
  441634:	bl	44098c <ferror@plt+0x3d0fc>
  441638:	b	441658 <ferror@plt+0x3ddc8>
  44163c:	nop
  441640:	b	441658 <ferror@plt+0x3ddc8>
  441644:	nop
  441648:	b	441658 <ferror@plt+0x3ddc8>
  44164c:	nop
  441650:	b	441658 <ferror@plt+0x3ddc8>
  441654:	nop
  441658:	ldr	x0, [sp, #168]
  44165c:	cmp	x0, #0x0
  441660:	b.ne	4416bc <ferror@plt+0x3de2c>  // b.any
  441664:	ldr	x0, [sp, #96]
  441668:	ldr	x1, [sp, #40]
  44166c:	cmp	x1, x0
  441670:	b.eq	441698 <ferror@plt+0x3de08>  // b.none
  441674:	ldr	x0, [sp, #40]
  441678:	ldrb	w0, [x0]
  44167c:	cmp	w0, #0x20
  441680:	b.ne	4416a0 <ferror@plt+0x3de10>  // b.any
  441684:	ldr	x0, [sp, #40]
  441688:	add	x1, x0, #0x1
  44168c:	ldr	x0, [sp, #96]
  441690:	cmp	x1, x0
  441694:	b.ne	4416a0 <ferror@plt+0x3de10>  // b.any
  441698:	str	xzr, [sp, #168]
  44169c:	b	4416bc <ferror@plt+0x3de2c>
  4416a0:	ldr	x1, [sp, #96]
  4416a4:	ldr	x0, [sp, #40]
  4416a8:	sub	x0, x1, x0
  4416ac:	mov	w1, w0
  4416b0:	ldr	x0, [sp, #40]
  4416b4:	bl	4407f0 <ferror@plt+0x3cf60>
  4416b8:	str	x0, [sp, #168]
  4416bc:	ldr	x0, [sp, #96]
  4416c0:	add	x0, x0, #0x1
  4416c4:	str	x0, [sp, #96]
  4416c8:	ldr	x0, [sp, #96]
  4416cc:	ldrb	w0, [x0]
  4416d0:	mov	w1, w0
  4416d4:	adrp	x0, 47e000 <warn@@Base+0x30330>
  4416d8:	add	x0, x0, #0xb88
  4416dc:	sxtw	x1, w1
  4416e0:	ldrh	w0, [x0, x1, lsl #1]
  4416e4:	and	w0, w0, #0x4
  4416e8:	cmp	w0, #0x0
  4416ec:	b.ne	441710 <ferror@plt+0x3de80>  // b.any
  4416f0:	ldr	x0, [sp, #96]
  4416f4:	ldrb	w0, [x0]
  4416f8:	cmp	w0, #0x28
  4416fc:	b.eq	441710 <ferror@plt+0x3de80>  // b.none
  441700:	ldr	x0, [sp, #96]
  441704:	ldrb	w0, [x0]
  441708:	cmp	w0, #0x2d
  44170c:	b.ne	44171c <ferror@plt+0x3de8c>  // b.any
  441710:	mov	w0, #0x6c                  	// #108
  441714:	str	w0, [sp, #164]
  441718:	b	441750 <ferror@plt+0x3dec0>
  44171c:	ldr	x0, [sp, #96]
  441720:	ldrb	w0, [x0]
  441724:	cmp	w0, #0x0
  441728:	b.ne	44173c <ferror@plt+0x3deac>  // b.any
  44172c:	ldr	x0, [sp, #40]
  441730:	bl	440944 <ferror@plt+0x3d0b4>
  441734:	mov	w0, #0x0                   	// #0
  441738:	b	442298 <ferror@plt+0x3ea08>
  44173c:	ldr	x0, [sp, #96]
  441740:	add	x1, x0, #0x1
  441744:	str	x1, [sp, #96]
  441748:	ldrb	w0, [x0]
  44174c:	str	w0, [sp, #164]
  441750:	ldr	w0, [sp, #164]
  441754:	sub	w0, w0, #0x43
  441758:	cmp	w0, #0x33
  44175c:	b.hi	442220 <ferror@plt+0x3e990>  // b.pmore
  441760:	adrp	x1, 463000 <warn@@Base+0x15330>
  441764:	add	x1, x1, #0x54
  441768:	ldr	w0, [x1, w0, uxtw #2]
  44176c:	adr	x1, 441778 <ferror@plt+0x3dee8>
  441770:	add	x0, x1, w0, sxtw #2
  441774:	br	x0
  441778:	ldr	x0, [sp, #96]
  44177c:	ldrb	w0, [x0]
  441780:	cmp	w0, #0x3d
  441784:	b.eq	441798 <ferror@plt+0x3df08>  // b.none
  441788:	ldr	x0, [sp, #40]
  44178c:	bl	440944 <ferror@plt+0x3d0b4>
  441790:	mov	w0, #0x0                   	// #0
  441794:	b	442298 <ferror@plt+0x3ea08>
  441798:	ldr	x0, [sp, #96]
  44179c:	add	x0, x0, #0x1
  4417a0:	str	x0, [sp, #96]
  4417a4:	ldr	x0, [sp, #96]
  4417a8:	add	x1, x0, #0x1
  4417ac:	str	x1, [sp, #96]
  4417b0:	ldrb	w0, [x0]
  4417b4:	cmp	w0, #0x72
  4417b8:	b.eq	4417d8 <ferror@plt+0x3df48>  // b.none
  4417bc:	cmp	w0, #0x72
  4417c0:	b.gt	4418b0 <ferror@plt+0x3e020>
  4417c4:	cmp	w0, #0x65
  4417c8:	b.eq	441828 <ferror@plt+0x3df98>  // b.none
  4417cc:	cmp	w0, #0x69
  4417d0:	b.eq	4417fc <ferror@plt+0x3df6c>  // b.none
  4417d4:	b	4418b0 <ferror@plt+0x3e020>
  4417d8:	ldr	x0, [sp, #96]
  4417dc:	bl	4032d0 <atof@plt>
  4417e0:	ldr	x1, [sp, #168]
  4417e4:	ldr	x0, [sp, #72]
  4417e8:	bl	43b94c <ferror@plt+0x380bc>
  4417ec:	cmp	w0, #0x0
  4417f0:	b.ne	4418c0 <ferror@plt+0x3e030>  // b.any
  4417f4:	mov	w0, #0x0                   	// #0
  4417f8:	b	442298 <ferror@plt+0x3ea08>
  4417fc:	ldr	x0, [sp, #96]
  441800:	bl	4031a0 <atoi@plt>
  441804:	sxtw	x0, w0
  441808:	mov	x2, x0
  44180c:	ldr	x1, [sp, #168]
  441810:	ldr	x0, [sp, #72]
  441814:	bl	43b8d8 <ferror@plt+0x38048>
  441818:	cmp	w0, #0x0
  44181c:	b.ne	4418c8 <ferror@plt+0x3e038>  // b.any
  441820:	mov	w0, #0x0                   	// #0
  441824:	b	442298 <ferror@plt+0x3ea08>
  441828:	add	x0, sp, #0x60
  44182c:	ldr	x5, [sp, #32]
  441830:	mov	x4, #0x0                   	// #0
  441834:	mov	x3, x0
  441838:	mov	x2, #0x0                   	// #0
  44183c:	ldr	x1, [sp, #64]
  441840:	ldr	x0, [sp, #72]
  441844:	bl	4422a4 <ferror@plt+0x3ea14>
  441848:	str	x0, [sp, #152]
  44184c:	ldr	x0, [sp, #152]
  441850:	cmp	x0, #0x0
  441854:	b.ne	441860 <ferror@plt+0x3dfd0>  // b.any
  441858:	mov	w0, #0x0                   	// #0
  44185c:	b	442298 <ferror@plt+0x3ea08>
  441860:	ldr	x0, [sp, #96]
  441864:	ldrb	w0, [x0]
  441868:	cmp	w0, #0x2c
  44186c:	b.eq	441880 <ferror@plt+0x3dff0>  // b.none
  441870:	ldr	x0, [sp, #40]
  441874:	bl	440944 <ferror@plt+0x3d0b4>
  441878:	mov	w0, #0x0                   	// #0
  44187c:	b	442298 <ferror@plt+0x3ea08>
  441880:	ldr	x0, [sp, #96]
  441884:	bl	4031a0 <atoi@plt>
  441888:	sxtw	x0, w0
  44188c:	mov	x3, x0
  441890:	ldr	x2, [sp, #152]
  441894:	ldr	x1, [sp, #168]
  441898:	ldr	x0, [sp, #72]
  44189c:	bl	43b9c0 <ferror@plt+0x38130>
  4418a0:	cmp	w0, #0x0
  4418a4:	b.ne	4418d0 <ferror@plt+0x3e040>  // b.any
  4418a8:	mov	w0, #0x0                   	// #0
  4418ac:	b	442298 <ferror@plt+0x3ea08>
  4418b0:	ldr	x0, [sp, #40]
  4418b4:	bl	440944 <ferror@plt+0x3d0b4>
  4418b8:	mov	w0, #0x0                   	// #0
  4418bc:	b	442298 <ferror@plt+0x3ea08>
  4418c0:	nop
  4418c4:	b	442294 <ferror@plt+0x3ea04>
  4418c8:	nop
  4418cc:	b	442294 <ferror@plt+0x3ea04>
  4418d0:	nop
  4418d4:	b	442294 <ferror@plt+0x3ea04>
  4418d8:	add	x0, sp, #0x60
  4418dc:	ldr	x5, [sp, #32]
  4418e0:	mov	x4, #0x0                   	// #0
  4418e4:	mov	x3, x0
  4418e8:	mov	x2, #0x0                   	// #0
  4418ec:	ldr	x1, [sp, #64]
  4418f0:	ldr	x0, [sp, #72]
  4418f4:	bl	4422a4 <ferror@plt+0x3ea14>
  4418f8:	str	x0, [sp, #152]
  4418fc:	ldr	x0, [sp, #152]
  441900:	cmp	x0, #0x0
  441904:	b.ne	441910 <ferror@plt+0x3e080>  // b.any
  441908:	mov	w0, #0x0                   	// #0
  44190c:	b	442298 <ferror@plt+0x3ea08>
  441910:	ldr	x3, [sp, #48]
  441914:	ldr	x2, [sp, #152]
  441918:	ldr	x1, [sp, #168]
  44191c:	ldr	x0, [sp, #72]
  441920:	bl	43ba78 <ferror@plt+0x381e8>
  441924:	cmp	w0, #0x0
  441928:	b.ne	442230 <ferror@plt+0x3e9a0>  // b.any
  44192c:	mov	w0, #0x0                   	// #0
  441930:	b	442298 <ferror@plt+0x3ea08>
  441934:	add	x0, sp, #0x60
  441938:	ldr	x5, [sp, #32]
  44193c:	mov	x4, #0x0                   	// #0
  441940:	mov	x3, x0
  441944:	mov	x2, #0x0                   	// #0
  441948:	ldr	x1, [sp, #64]
  44194c:	ldr	x0, [sp, #72]
  441950:	bl	4422a4 <ferror@plt+0x3ea14>
  441954:	str	x0, [sp, #152]
  441958:	ldr	x0, [sp, #152]
  44195c:	cmp	x0, #0x0
  441960:	b.ne	44196c <ferror@plt+0x3e0dc>  // b.any
  441964:	mov	w0, #0x0                   	// #0
  441968:	b	442298 <ferror@plt+0x3ea08>
  44196c:	ldr	w0, [sp, #164]
  441970:	cmp	w0, #0x46
  441974:	cset	w0, eq  // eq = none
  441978:	and	w0, w0, #0xff
  44197c:	ldr	x4, [sp, #48]
  441980:	mov	w3, w0
  441984:	ldr	x2, [sp, #152]
  441988:	ldr	x1, [sp, #168]
  44198c:	ldr	x0, [sp, #72]
  441990:	bl	43b220 <ferror@plt+0x37990>
  441994:	cmp	w0, #0x0
  441998:	b.ne	4419e0 <ferror@plt+0x3e150>  // b.any
  44199c:	mov	w0, #0x0                   	// #0
  4419a0:	b	442298 <ferror@plt+0x3ea08>
  4419a4:	ldr	x0, [sp, #96]
  4419a8:	add	x0, x0, #0x1
  4419ac:	str	x0, [sp, #96]
  4419b0:	add	x0, sp, #0x60
  4419b4:	ldr	x5, [sp, #32]
  4419b8:	mov	x4, #0x0                   	// #0
  4419bc:	mov	x3, x0
  4419c0:	mov	x2, #0x0                   	// #0
  4419c4:	ldr	x1, [sp, #64]
  4419c8:	ldr	x0, [sp, #72]
  4419cc:	bl	4422a4 <ferror@plt+0x3ea14>
  4419d0:	cmp	x0, #0x0
  4419d4:	b.ne	4419e0 <ferror@plt+0x3e150>  // b.any
  4419d8:	mov	w0, #0x0                   	// #0
  4419dc:	b	442298 <ferror@plt+0x3ea08>
  4419e0:	ldr	x0, [sp, #96]
  4419e4:	ldrb	w0, [x0]
  4419e8:	cmp	w0, #0x3b
  4419ec:	b.eq	4419a4 <ferror@plt+0x3e114>  // b.none
  4419f0:	b	442294 <ferror@plt+0x3ea04>
  4419f4:	add	x0, sp, #0x60
  4419f8:	ldr	x5, [sp, #32]
  4419fc:	mov	x4, #0x0                   	// #0
  441a00:	mov	x3, x0
  441a04:	mov	x2, #0x0                   	// #0
  441a08:	ldr	x1, [sp, #64]
  441a0c:	ldr	x0, [sp, #72]
  441a10:	bl	4422a4 <ferror@plt+0x3ea14>
  441a14:	str	x0, [sp, #152]
  441a18:	ldr	x0, [sp, #152]
  441a1c:	cmp	x0, #0x0
  441a20:	b.ne	441a2c <ferror@plt+0x3e19c>  // b.any
  441a24:	mov	w0, #0x0                   	// #0
  441a28:	b	442298 <ferror@plt+0x3ea08>
  441a2c:	ldr	x0, [sp, #168]
  441a30:	cmp	x0, #0x0
  441a34:	b.eq	441b14 <ferror@plt+0x3e284>  // b.none
  441a38:	ldr	x0, [sp, #64]
  441a3c:	ldr	x0, [x0]
  441a40:	bl	4407d4 <ferror@plt+0x3cf44>
  441a44:	strb	w0, [sp, #107]
  441a48:	ldr	x0, [sp, #64]
  441a4c:	ldr	x0, [x0, #24]
  441a50:	str	x0, [sp, #128]
  441a54:	ldr	x0, [sp, #64]
  441a58:	ldr	x0, [x0, #16]
  441a5c:	str	x0, [sp, #136]
  441a60:	b	441ae4 <ferror@plt+0x3e254>
  441a64:	ldr	x0, [sp, #136]
  441a68:	ldr	x0, [x0]
  441a6c:	bl	4407bc <ferror@plt+0x3cf2c>
  441a70:	str	x0, [sp, #120]
  441a74:	ldrb	w0, [sp, #107]
  441a78:	cmp	w0, #0x0
  441a7c:	b.eq	441aa0 <ferror@plt+0x3e210>  // b.none
  441a80:	ldr	x0, [sp, #120]
  441a84:	ldrb	w0, [x0]
  441a88:	ldrb	w1, [sp, #107]
  441a8c:	cmp	w1, w0
  441a90:	b.ne	441aa0 <ferror@plt+0x3e210>  // b.any
  441a94:	ldr	x0, [sp, #120]
  441a98:	add	x0, x0, #0x1
  441a9c:	str	x0, [sp, #120]
  441aa0:	ldr	x0, [sp, #120]
  441aa4:	ldrb	w1, [x0]
  441aa8:	ldr	x0, [sp, #168]
  441aac:	ldrb	w0, [x0]
  441ab0:	cmp	w1, w0
  441ab4:	b.ne	441acc <ferror@plt+0x3e23c>  // b.any
  441ab8:	ldr	x1, [sp, #168]
  441abc:	ldr	x0, [sp, #120]
  441ac0:	bl	4034b0 <strcmp@plt>
  441ac4:	cmp	w0, #0x0
  441ac8:	b.eq	441af4 <ferror@plt+0x3e264>  // b.none
  441acc:	ldr	x0, [sp, #128]
  441ad0:	sub	x0, x0, #0x1
  441ad4:	str	x0, [sp, #128]
  441ad8:	ldr	x0, [sp, #136]
  441adc:	add	x0, x0, #0x8
  441ae0:	str	x0, [sp, #136]
  441ae4:	ldr	x0, [sp, #128]
  441ae8:	cmp	x0, #0x0
  441aec:	b.gt	441a64 <ferror@plt+0x3e1d4>
  441af0:	b	441af8 <ferror@plt+0x3e268>
  441af4:	nop
  441af8:	ldr	x0, [sp, #128]
  441afc:	cmp	x0, #0x0
  441b00:	b.le	441b14 <ferror@plt+0x3e284>
  441b04:	ldr	x0, [sp, #136]
  441b08:	ldr	x0, [x0]
  441b0c:	bl	440794 <ferror@plt+0x3cf04>
  441b10:	str	x0, [sp, #48]
  441b14:	ldr	x5, [sp, #48]
  441b18:	mov	w4, #0x1                   	// #1
  441b1c:	ldr	x3, [sp, #152]
  441b20:	ldr	x2, [sp, #168]
  441b24:	ldr	x1, [sp, #64]
  441b28:	ldr	x0, [sp, #72]
  441b2c:	bl	44613c <ferror@plt+0x428ac>
  441b30:	cmp	w0, #0x0
  441b34:	b.ne	442238 <ferror@plt+0x3e9a8>  // b.any
  441b38:	mov	w0, #0x0                   	// #0
  441b3c:	b	442298 <ferror@plt+0x3ea08>
  441b40:	add	x0, sp, #0x60
  441b44:	ldr	x5, [sp, #32]
  441b48:	mov	x4, #0x0                   	// #0
  441b4c:	mov	x3, x0
  441b50:	mov	x2, #0x0                   	// #0
  441b54:	ldr	x1, [sp, #64]
  441b58:	ldr	x0, [sp, #72]
  441b5c:	bl	4422a4 <ferror@plt+0x3ea14>
  441b60:	str	x0, [sp, #152]
  441b64:	ldr	x0, [sp, #152]
  441b68:	cmp	x0, #0x0
  441b6c:	b.ne	441b78 <ferror@plt+0x3e2e8>  // b.any
  441b70:	mov	w0, #0x0                   	// #0
  441b74:	b	442298 <ferror@plt+0x3ea08>
  441b78:	ldr	x5, [sp, #48]
  441b7c:	mov	w4, #0x4                   	// #4
  441b80:	ldr	x3, [sp, #152]
  441b84:	ldr	x2, [sp, #168]
  441b88:	ldr	x1, [sp, #64]
  441b8c:	ldr	x0, [sp, #72]
  441b90:	bl	44613c <ferror@plt+0x428ac>
  441b94:	cmp	w0, #0x0
  441b98:	b.ne	442240 <ferror@plt+0x3e9b0>  // b.any
  441b9c:	mov	w0, #0x0                   	// #0
  441ba0:	b	442298 <ferror@plt+0x3ea08>
  441ba4:	ldr	x0, [sp, #96]
  441ba8:	ldrb	w0, [x0]
  441bac:	cmp	w0, #0x46
  441bb0:	b.eq	441bdc <ferror@plt+0x3e34c>  // b.none
  441bb4:	add	x0, sp, #0x60
  441bb8:	ldr	x5, [sp, #32]
  441bbc:	mov	x4, #0x0                   	// #0
  441bc0:	mov	x3, x0
  441bc4:	mov	x2, #0x0                   	// #0
  441bc8:	ldr	x1, [sp, #64]
  441bcc:	ldr	x0, [sp, #72]
  441bd0:	bl	4422a4 <ferror@plt+0x3ea14>
  441bd4:	str	x0, [sp, #152]
  441bd8:	b	441c40 <ferror@plt+0x3e3b0>
  441bdc:	ldr	x0, [sp, #96]
  441be0:	add	x0, x0, #0x1
  441be4:	str	x0, [sp, #96]
  441be8:	add	x0, sp, #0x60
  441bec:	ldr	x5, [sp, #32]
  441bf0:	mov	x4, #0x0                   	// #0
  441bf4:	mov	x3, x0
  441bf8:	mov	x2, #0x0                   	// #0
  441bfc:	ldr	x1, [sp, #64]
  441c00:	ldr	x0, [sp, #72]
  441c04:	bl	4422a4 <ferror@plt+0x3ea14>
  441c08:	str	x0, [sp, #152]
  441c0c:	ldr	x0, [sp, #152]
  441c10:	cmp	x0, #0x0
  441c14:	b.eq	441c40 <ferror@plt+0x3e3b0>  // b.none
  441c18:	mov	w3, #0x0                   	// #0
  441c1c:	mov	x2, #0x0                   	// #0
  441c20:	ldr	x1, [sp, #152]
  441c24:	ldr	x0, [sp, #72]
  441c28:	bl	43c0ec <ferror@plt+0x3885c>
  441c2c:	str	x0, [sp, #112]
  441c30:	ldr	x1, [sp, #112]
  441c34:	ldr	x0, [sp, #72]
  441c38:	bl	43c058 <ferror@plt+0x387c8>
  441c3c:	str	x0, [sp, #152]
  441c40:	ldr	x0, [sp, #152]
  441c44:	cmp	x0, #0x0
  441c48:	b.ne	441c54 <ferror@plt+0x3e3c4>  // b.any
  441c4c:	mov	w0, #0x0                   	// #0
  441c50:	b	442298 <ferror@plt+0x3ea08>
  441c54:	ldr	x4, [sp, #48]
  441c58:	mov	w3, #0x1                   	// #1
  441c5c:	ldr	x2, [sp, #152]
  441c60:	ldr	x1, [sp, #168]
  441c64:	ldr	x0, [sp, #72]
  441c68:	bl	43b380 <ferror@plt+0x37af0>
  441c6c:	cmp	w0, #0x0
  441c70:	b.ne	442248 <ferror@plt+0x3e9b8>  // b.any
  441c74:	mov	w0, #0x0                   	// #0
  441c78:	b	442298 <ferror@plt+0x3ea08>
  441c7c:	ldr	w0, [sp, #60]
  441c80:	cmp	w0, #0x24
  441c84:	b.ne	441cdc <ferror@plt+0x3e44c>  // b.any
  441c88:	b	441cc8 <ferror@plt+0x3e438>
  441c8c:	ldr	x0, [sp, #96]
  441c90:	add	x0, x0, #0x1
  441c94:	str	x0, [sp, #96]
  441c98:	add	x0, sp, #0x60
  441c9c:	ldr	x5, [sp, #32]
  441ca0:	mov	x4, #0x0                   	// #0
  441ca4:	mov	x3, x0
  441ca8:	mov	x2, #0x0                   	// #0
  441cac:	ldr	x1, [sp, #64]
  441cb0:	ldr	x0, [sp, #72]
  441cb4:	bl	4422a4 <ferror@plt+0x3ea14>
  441cb8:	cmp	x0, #0x0
  441cbc:	b.ne	441cc8 <ferror@plt+0x3e438>  // b.any
  441cc0:	mov	w0, #0x0                   	// #0
  441cc4:	b	442298 <ferror@plt+0x3ea08>
  441cc8:	ldr	x0, [sp, #96]
  441ccc:	ldrb	w0, [x0]
  441cd0:	cmp	w0, #0x3b
  441cd4:	b.eq	441c8c <ferror@plt+0x3e3fc>  // b.none
  441cd8:	b	442294 <ferror@plt+0x3ea04>
  441cdc:	add	x0, sp, #0x60
  441ce0:	ldr	x5, [sp, #32]
  441ce4:	mov	x4, #0x0                   	// #0
  441ce8:	mov	x3, x0
  441cec:	mov	x2, #0x0                   	// #0
  441cf0:	ldr	x1, [sp, #64]
  441cf4:	ldr	x0, [sp, #72]
  441cf8:	bl	4422a4 <ferror@plt+0x3ea14>
  441cfc:	str	x0, [sp, #152]
  441d00:	ldr	x0, [sp, #152]
  441d04:	cmp	x0, #0x0
  441d08:	b.ne	441d14 <ferror@plt+0x3e484>  // b.any
  441d0c:	mov	w0, #0x0                   	// #0
  441d10:	b	442298 <ferror@plt+0x3ea08>
  441d14:	ldr	x4, [sp, #48]
  441d18:	mov	w3, #0x2                   	// #2
  441d1c:	ldr	x2, [sp, #152]
  441d20:	ldr	x1, [sp, #168]
  441d24:	ldr	x0, [sp, #72]
  441d28:	bl	43b380 <ferror@plt+0x37af0>
  441d2c:	cmp	w0, #0x0
  441d30:	b.ne	442250 <ferror@plt+0x3e9c0>  // b.any
  441d34:	mov	w0, #0x0                   	// #0
  441d38:	b	442298 <ferror@plt+0x3ea08>
  441d3c:	add	x0, sp, #0x60
  441d40:	ldr	x5, [sp, #32]
  441d44:	mov	x4, #0x0                   	// #0
  441d48:	mov	x3, x0
  441d4c:	mov	x2, #0x0                   	// #0
  441d50:	ldr	x1, [sp, #64]
  441d54:	ldr	x0, [sp, #72]
  441d58:	bl	4422a4 <ferror@plt+0x3ea14>
  441d5c:	str	x0, [sp, #152]
  441d60:	ldr	x0, [sp, #152]
  441d64:	cmp	x0, #0x0
  441d68:	b.ne	441d74 <ferror@plt+0x3e4e4>  // b.any
  441d6c:	mov	w0, #0x0                   	// #0
  441d70:	b	442298 <ferror@plt+0x3ea08>
  441d74:	ldr	x5, [sp, #48]
  441d78:	mov	w4, #0x5                   	// #5
  441d7c:	ldr	x3, [sp, #152]
  441d80:	ldr	x2, [sp, #168]
  441d84:	ldr	x1, [sp, #64]
  441d88:	ldr	x0, [sp, #72]
  441d8c:	bl	44613c <ferror@plt+0x428ac>
  441d90:	cmp	w0, #0x0
  441d94:	b.ne	442258 <ferror@plt+0x3e9c8>  // b.any
  441d98:	mov	w0, #0x0                   	// #0
  441d9c:	b	442298 <ferror@plt+0x3ea08>
  441da0:	add	x0, sp, #0x60
  441da4:	ldr	x5, [sp, #32]
  441da8:	mov	x4, #0x0                   	// #0
  441dac:	mov	x3, x0
  441db0:	mov	x2, #0x0                   	// #0
  441db4:	ldr	x1, [sp, #64]
  441db8:	ldr	x0, [sp, #72]
  441dbc:	bl	4422a4 <ferror@plt+0x3ea14>
  441dc0:	str	x0, [sp, #152]
  441dc4:	ldr	x0, [sp, #152]
  441dc8:	cmp	x0, #0x0
  441dcc:	b.ne	441dd8 <ferror@plt+0x3e548>  // b.any
  441dd0:	mov	w0, #0x0                   	// #0
  441dd4:	b	442298 <ferror@plt+0x3ea08>
  441dd8:	ldr	x5, [sp, #48]
  441ddc:	mov	w4, #0x2                   	// #2
  441de0:	ldr	x3, [sp, #152]
  441de4:	ldr	x2, [sp, #168]
  441de8:	ldr	x1, [sp, #64]
  441dec:	ldr	x0, [sp, #72]
  441df0:	bl	44613c <ferror@plt+0x428ac>
  441df4:	cmp	w0, #0x0
  441df8:	b.ne	442260 <ferror@plt+0x3e9d0>  // b.any
  441dfc:	mov	w0, #0x0                   	// #0
  441e00:	b	442298 <ferror@plt+0x3ea08>
  441e04:	add	x1, sp, #0x58
  441e08:	add	x0, sp, #0x60
  441e0c:	ldr	x5, [sp, #32]
  441e10:	mov	x4, x1
  441e14:	mov	x3, x0
  441e18:	ldr	x2, [sp, #168]
  441e1c:	ldr	x1, [sp, #64]
  441e20:	ldr	x0, [sp, #72]
  441e24:	bl	4422a4 <ferror@plt+0x3ea14>
  441e28:	str	x0, [sp, #152]
  441e2c:	ldr	x0, [sp, #152]
  441e30:	cmp	x0, #0x0
  441e34:	b.ne	441e40 <ferror@plt+0x3e5b0>  // b.any
  441e38:	mov	w0, #0x0                   	// #0
  441e3c:	b	442298 <ferror@plt+0x3ea08>
  441e40:	ldr	x0, [sp, #168]
  441e44:	cmp	x0, #0x0
  441e48:	b.ne	441e54 <ferror@plt+0x3e5c4>  // b.any
  441e4c:	mov	w0, #0x1                   	// #1
  441e50:	b	442298 <ferror@plt+0x3ea08>
  441e54:	ldr	x2, [sp, #152]
  441e58:	ldr	x1, [sp, #168]
  441e5c:	ldr	x0, [sp, #72]
  441e60:	bl	43ca40 <ferror@plt+0x391b0>
  441e64:	str	x0, [sp, #152]
  441e68:	ldr	x0, [sp, #152]
  441e6c:	cmp	x0, #0x0
  441e70:	b.ne	441e7c <ferror@plt+0x3e5ec>  // b.any
  441e74:	mov	w0, #0x0                   	// #0
  441e78:	b	442298 <ferror@plt+0x3ea08>
  441e7c:	ldr	x0, [sp, #88]
  441e80:	cmp	x0, #0x0
  441e84:	b.eq	442268 <ferror@plt+0x3e9d8>  // b.none
  441e88:	ldr	x0, [sp, #88]
  441e8c:	ldr	x1, [sp, #152]
  441e90:	str	x1, [x0]
  441e94:	b	442268 <ferror@plt+0x3e9d8>
  441e98:	ldr	x0, [sp, #96]
  441e9c:	ldrb	w0, [x0]
  441ea0:	cmp	w0, #0x74
  441ea4:	b.eq	441eb0 <ferror@plt+0x3e620>  // b.none
  441ea8:	str	wzr, [sp, #148]
  441eac:	b	441ec4 <ferror@plt+0x3e634>
  441eb0:	mov	w0, #0x1                   	// #1
  441eb4:	str	w0, [sp, #148]
  441eb8:	ldr	x0, [sp, #96]
  441ebc:	add	x0, x0, #0x1
  441ec0:	str	x0, [sp, #96]
  441ec4:	add	x1, sp, #0x58
  441ec8:	add	x0, sp, #0x60
  441ecc:	ldr	x5, [sp, #32]
  441ed0:	mov	x4, x1
  441ed4:	mov	x3, x0
  441ed8:	ldr	x2, [sp, #168]
  441edc:	ldr	x1, [sp, #64]
  441ee0:	ldr	x0, [sp, #72]
  441ee4:	bl	4422a4 <ferror@plt+0x3ea14>
  441ee8:	str	x0, [sp, #152]
  441eec:	ldr	x0, [sp, #152]
  441ef0:	cmp	x0, #0x0
  441ef4:	b.ne	441f00 <ferror@plt+0x3e670>  // b.any
  441ef8:	mov	w0, #0x0                   	// #0
  441efc:	b	442298 <ferror@plt+0x3ea08>
  441f00:	ldr	x0, [sp, #168]
  441f04:	cmp	x0, #0x0
  441f08:	b.ne	441f14 <ferror@plt+0x3e684>  // b.any
  441f0c:	mov	w0, #0x1                   	// #1
  441f10:	b	442298 <ferror@plt+0x3ea08>
  441f14:	ldr	x0, [sp, #64]
  441f18:	ldr	w0, [x0, #424]
  441f1c:	str	w0, [sp, #108]
  441f20:	ldr	x2, [sp, #152]
  441f24:	ldr	x1, [sp, #168]
  441f28:	ldr	x0, [sp, #72]
  441f2c:	bl	43cb70 <ferror@plt+0x392e0>
  441f30:	str	x0, [sp, #152]
  441f34:	ldr	x0, [sp, #152]
  441f38:	cmp	x0, #0x0
  441f3c:	b.ne	441f48 <ferror@plt+0x3e6b8>  // b.any
  441f40:	mov	w0, #0x0                   	// #0
  441f44:	b	442298 <ferror@plt+0x3ea08>
  441f48:	ldr	x0, [sp, #88]
  441f4c:	cmp	x0, #0x0
  441f50:	b.eq	441f60 <ferror@plt+0x3e6d0>  // b.none
  441f54:	ldr	x0, [sp, #88]
  441f58:	ldr	x1, [sp, #152]
  441f5c:	str	x1, [x0]
  441f60:	ldr	w0, [sp, #108]
  441f64:	cmp	w0, #0x0
  441f68:	b.ne	441fdc <ferror@plt+0x3e74c>  // b.any
  441f6c:	ldr	x0, [sp, #64]
  441f70:	add	x19, x0, #0x1a0
  441f74:	b	441fd0 <ferror@plt+0x3e740>
  441f78:	ldr	x0, [x19]
  441f7c:	ldr	x0, [x0, #8]
  441f80:	ldrb	w1, [x0]
  441f84:	ldr	x0, [sp, #168]
  441f88:	ldrb	w0, [x0]
  441f8c:	cmp	w1, w0
  441f90:	b.ne	441fc8 <ferror@plt+0x3e738>  // b.any
  441f94:	ldr	x0, [x19]
  441f98:	ldr	x0, [x0, #8]
  441f9c:	ldr	x1, [sp, #168]
  441fa0:	bl	4034b0 <strcmp@plt>
  441fa4:	cmp	w0, #0x0
  441fa8:	b.ne	441fc8 <ferror@plt+0x3e738>  // b.any
  441fac:	ldr	x0, [x19]
  441fb0:	ldr	x1, [sp, #152]
  441fb4:	str	x1, [x0, #24]
  441fb8:	ldr	x0, [x19]
  441fbc:	ldr	x0, [x0]
  441fc0:	str	x0, [x19]
  441fc4:	b	441fdc <ferror@plt+0x3e74c>
  441fc8:	ldr	x0, [x19]
  441fcc:	mov	x19, x0
  441fd0:	ldr	x0, [x19]
  441fd4:	cmp	x0, #0x0
  441fd8:	b.ne	441f78 <ferror@plt+0x3e6e8>  // b.any
  441fdc:	ldr	w0, [sp, #148]
  441fe0:	cmp	w0, #0x0
  441fe4:	b.eq	442270 <ferror@plt+0x3e9e0>  // b.none
  441fe8:	ldr	x2, [sp, #152]
  441fec:	ldr	x1, [sp, #168]
  441ff0:	ldr	x0, [sp, #72]
  441ff4:	bl	43ca40 <ferror@plt+0x391b0>
  441ff8:	str	x0, [sp, #152]
  441ffc:	ldr	x0, [sp, #152]
  442000:	cmp	x0, #0x0
  442004:	b.ne	442010 <ferror@plt+0x3e780>  // b.any
  442008:	mov	w0, #0x0                   	// #0
  44200c:	b	442298 <ferror@plt+0x3ea08>
  442010:	ldr	x0, [sp, #88]
  442014:	cmp	x0, #0x0
  442018:	b.eq	442270 <ferror@plt+0x3e9e0>  // b.none
  44201c:	ldr	x0, [sp, #88]
  442020:	ldr	x1, [sp, #152]
  442024:	str	x1, [x0]
  442028:	b	442270 <ferror@plt+0x3e9e0>
  44202c:	add	x0, sp, #0x60
  442030:	ldr	x5, [sp, #32]
  442034:	mov	x4, #0x0                   	// #0
  442038:	mov	x3, x0
  44203c:	mov	x2, #0x0                   	// #0
  442040:	ldr	x1, [sp, #64]
  442044:	ldr	x0, [sp, #72]
  442048:	bl	4422a4 <ferror@plt+0x3ea14>
  44204c:	str	x0, [sp, #152]
  442050:	ldr	x0, [sp, #152]
  442054:	cmp	x0, #0x0
  442058:	b.ne	442064 <ferror@plt+0x3e7d4>  // b.any
  44205c:	mov	w0, #0x0                   	// #0
  442060:	b	442298 <ferror@plt+0x3ea08>
  442064:	ldr	x5, [sp, #48]
  442068:	mov	w4, #0x3                   	// #3
  44206c:	ldr	x3, [sp, #152]
  442070:	ldr	x2, [sp, #168]
  442074:	ldr	x1, [sp, #64]
  442078:	ldr	x0, [sp, #72]
  44207c:	bl	44613c <ferror@plt+0x428ac>
  442080:	cmp	w0, #0x0
  442084:	b.ne	442278 <ferror@plt+0x3e9e8>  // b.any
  442088:	mov	w0, #0x0                   	// #0
  44208c:	b	442298 <ferror@plt+0x3ea08>
  442090:	add	x0, sp, #0x60
  442094:	ldr	x5, [sp, #32]
  442098:	mov	x4, #0x0                   	// #0
  44209c:	mov	x3, x0
  4420a0:	mov	x2, #0x0                   	// #0
  4420a4:	ldr	x1, [sp, #64]
  4420a8:	ldr	x0, [sp, #72]
  4420ac:	bl	4422a4 <ferror@plt+0x3ea14>
  4420b0:	str	x0, [sp, #152]
  4420b4:	ldr	x0, [sp, #152]
  4420b8:	cmp	x0, #0x0
  4420bc:	b.ne	4420c8 <ferror@plt+0x3e838>  // b.any
  4420c0:	mov	w0, #0x0                   	// #0
  4420c4:	b	442298 <ferror@plt+0x3ea08>
  4420c8:	ldr	x4, [sp, #48]
  4420cc:	mov	w3, #0x3                   	// #3
  4420d0:	ldr	x2, [sp, #152]
  4420d4:	ldr	x1, [sp, #168]
  4420d8:	ldr	x0, [sp, #72]
  4420dc:	bl	43b380 <ferror@plt+0x37af0>
  4420e0:	cmp	w0, #0x0
  4420e4:	b.ne	442280 <ferror@plt+0x3e9f0>  // b.any
  4420e8:	mov	w0, #0x0                   	// #0
  4420ec:	b	442298 <ferror@plt+0x3ea08>
  4420f0:	add	x0, sp, #0x60
  4420f4:	ldr	x5, [sp, #32]
  4420f8:	mov	x4, #0x0                   	// #0
  4420fc:	mov	x3, x0
  442100:	mov	x2, #0x0                   	// #0
  442104:	ldr	x1, [sp, #64]
  442108:	ldr	x0, [sp, #72]
  44210c:	bl	4422a4 <ferror@plt+0x3ea14>
  442110:	str	x0, [sp, #152]
  442114:	ldr	x0, [sp, #152]
  442118:	cmp	x0, #0x0
  44211c:	b.ne	442128 <ferror@plt+0x3e898>  // b.any
  442120:	mov	w0, #0x0                   	// #0
  442124:	b	442298 <ferror@plt+0x3ea08>
  442128:	ldr	x4, [sp, #48]
  44212c:	mov	w3, #0x4                   	// #4
  442130:	ldr	x2, [sp, #152]
  442134:	ldr	x1, [sp, #168]
  442138:	ldr	x0, [sp, #72]
  44213c:	bl	43b380 <ferror@plt+0x37af0>
  442140:	cmp	w0, #0x0
  442144:	b.ne	442288 <ferror@plt+0x3e9f8>  // b.any
  442148:	mov	w0, #0x0                   	// #0
  44214c:	b	442298 <ferror@plt+0x3ea08>
  442150:	add	x0, sp, #0x60
  442154:	ldr	x5, [sp, #32]
  442158:	mov	x4, #0x0                   	// #0
  44215c:	mov	x3, x0
  442160:	mov	x2, #0x0                   	// #0
  442164:	ldr	x1, [sp, #64]
  442168:	ldr	x0, [sp, #72]
  44216c:	bl	4422a4 <ferror@plt+0x3ea14>
  442170:	str	x0, [sp, #152]
  442174:	ldr	x0, [sp, #152]
  442178:	cmp	x0, #0x0
  44217c:	b.ne	442188 <ferror@plt+0x3e8f8>  // b.any
  442180:	mov	w0, #0x0                   	// #0
  442184:	b	442298 <ferror@plt+0x3ea08>
  442188:	ldr	x5, [sp, #48]
  44218c:	mov	w4, #0x4                   	// #4
  442190:	ldr	x3, [sp, #152]
  442194:	ldr	x2, [sp, #168]
  442198:	ldr	x1, [sp, #64]
  44219c:	ldr	x0, [sp, #72]
  4421a0:	bl	44613c <ferror@plt+0x428ac>
  4421a4:	cmp	w0, #0x0
  4421a8:	b.ne	442290 <ferror@plt+0x3ea00>  // b.any
  4421ac:	mov	w0, #0x0                   	// #0
  4421b0:	b	442298 <ferror@plt+0x3ea08>
  4421b4:	ldr	x0, [sp, #96]
  4421b8:	add	x0, x0, #0x1
  4421bc:	str	x0, [sp, #96]
  4421c0:	ldr	x0, [sp, #96]
  4421c4:	ldrb	w0, [x0]
  4421c8:	cmp	w0, #0x6e
  4421cc:	b.ne	442220 <ferror@plt+0x3e990>  // b.any
  4421d0:	ldr	x0, [sp, #96]
  4421d4:	add	x0, x0, #0x1
  4421d8:	str	x0, [sp, #96]
  4421dc:	ldr	x0, [sp, #96]
  4421e0:	ldrb	w0, [x0]
  4421e4:	cmp	w0, #0x30
  4421e8:	b.ne	442220 <ferror@plt+0x3e990>  // b.any
  4421ec:	b	4421fc <ferror@plt+0x3e96c>
  4421f0:	ldr	x0, [sp, #96]
  4421f4:	add	x0, x0, #0x1
  4421f8:	str	x0, [sp, #96]
  4421fc:	ldr	x0, [sp, #96]
  442200:	ldrb	w0, [x0]
  442204:	cmp	w0, #0x3b
  442208:	b.ne	4421f0 <ferror@plt+0x3e960>  // b.any
  44220c:	ldr	x0, [sp, #96]
  442210:	add	x0, x0, #0x1
  442214:	str	x0, [sp, #96]
  442218:	mov	w0, #0x1                   	// #1
  44221c:	b	442298 <ferror@plt+0x3ea08>
  442220:	ldr	x0, [sp, #40]
  442224:	bl	440944 <ferror@plt+0x3d0b4>
  442228:	mov	w0, #0x0                   	// #0
  44222c:	b	442298 <ferror@plt+0x3ea08>
  442230:	nop
  442234:	b	442294 <ferror@plt+0x3ea04>
  442238:	nop
  44223c:	b	442294 <ferror@plt+0x3ea04>
  442240:	nop
  442244:	b	442294 <ferror@plt+0x3ea04>
  442248:	nop
  44224c:	b	442294 <ferror@plt+0x3ea04>
  442250:	nop
  442254:	b	442294 <ferror@plt+0x3ea04>
  442258:	nop
  44225c:	b	442294 <ferror@plt+0x3ea04>
  442260:	nop
  442264:	b	442294 <ferror@plt+0x3ea04>
  442268:	nop
  44226c:	b	442294 <ferror@plt+0x3ea04>
  442270:	nop
  442274:	b	442294 <ferror@plt+0x3ea04>
  442278:	nop
  44227c:	b	442294 <ferror@plt+0x3ea04>
  442280:	nop
  442284:	b	442294 <ferror@plt+0x3ea04>
  442288:	nop
  44228c:	b	442294 <ferror@plt+0x3ea04>
  442290:	nop
  442294:	mov	w0, #0x1                   	// #1
  442298:	ldr	x19, [sp, #16]
  44229c:	ldp	x29, x30, [sp], #176
  4422a0:	ret
  4422a4:	stp	x29, x30, [sp, #-256]!
  4422a8:	mov	x29, sp
  4422ac:	str	x19, [sp, #16]
  4422b0:	str	x0, [sp, #72]
  4422b4:	str	x1, [sp, #64]
  4422b8:	str	x2, [sp, #56]
  4422bc:	str	x3, [sp, #48]
  4422c0:	str	x4, [sp, #40]
  4422c4:	str	x5, [sp, #32]
  4422c8:	ldr	x0, [sp, #40]
  4422cc:	cmp	x0, #0x0
  4422d0:	b.eq	4422dc <ferror@plt+0x3ea4c>  // b.none
  4422d4:	ldr	x0, [sp, #40]
  4422d8:	str	xzr, [x0]
  4422dc:	ldr	x0, [sp, #48]
  4422e0:	ldr	x0, [x0]
  4422e4:	str	x0, [sp, #168]
  4422e8:	ldr	x1, [sp, #168]
  4422ec:	ldr	x0, [sp, #32]
  4422f0:	cmp	x1, x0
  4422f4:	b.cc	442300 <ferror@plt+0x3ea70>  // b.lo, b.ul, b.last
  4422f8:	mov	x0, #0x0                   	// #0
  4422fc:	b	442fa8 <ferror@plt+0x3f718>
  442300:	mov	w0, #0xffffffff            	// #-1
  442304:	str	w0, [sp, #252]
  442308:	str	wzr, [sp, #248]
  44230c:	ldr	x0, [sp, #64]
  442310:	str	wzr, [x0, #424]
  442314:	ldr	x0, [sp, #48]
  442318:	ldr	x0, [x0]
  44231c:	ldrb	w0, [x0]
  442320:	mov	w1, w0
  442324:	adrp	x0, 47e000 <warn@@Base+0x30330>
  442328:	add	x0, x0, #0xb88
  44232c:	sxtw	x1, w1
  442330:	ldrh	w0, [x0, x1, lsl #1]
  442334:	and	w0, w0, #0x4
  442338:	cmp	w0, #0x0
  44233c:	b.ne	44237c <ferror@plt+0x3eaec>  // b.any
  442340:	ldr	x0, [sp, #48]
  442344:	ldr	x0, [x0]
  442348:	ldrb	w0, [x0]
  44234c:	cmp	w0, #0x28
  442350:	b.eq	44237c <ferror@plt+0x3eaec>  // b.none
  442354:	ldr	x0, [sp, #48]
  442358:	ldr	x0, [x0]
  44235c:	ldrb	w0, [x0]
  442360:	cmp	w0, #0x2d
  442364:	b.eq	44237c <ferror@plt+0x3eaec>  // b.none
  442368:	mov	w0, #0xffffffff            	// #-1
  44236c:	str	w0, [sp, #92]
  442370:	ldr	w0, [sp, #92]
  442374:	str	w0, [sp, #88]
  442378:	b	442574 <ferror@plt+0x3ece4>
  44237c:	add	x0, sp, #0x58
  442380:	ldr	x2, [sp, #32]
  442384:	mov	x1, x0
  442388:	ldr	x0, [sp, #48]
  44238c:	bl	442fb4 <ferror@plt+0x3f724>
  442390:	cmp	w0, #0x0
  442394:	b.ne	4423a0 <ferror@plt+0x3eb10>  // b.any
  442398:	mov	x0, #0x0                   	// #0
  44239c:	b	442fa8 <ferror@plt+0x3f718>
  4423a0:	ldr	x0, [sp, #48]
  4423a4:	ldr	x0, [x0]
  4423a8:	ldrb	w0, [x0]
  4423ac:	cmp	w0, #0x3d
  4423b0:	b.eq	4423cc <ferror@plt+0x3eb3c>  // b.none
  4423b4:	add	x0, sp, #0x58
  4423b8:	mov	x2, x0
  4423bc:	ldr	x1, [sp, #64]
  4423c0:	ldr	x0, [sp, #72]
  4423c4:	bl	446458 <ferror@plt+0x42bc8>
  4423c8:	b	442fa8 <ferror@plt+0x3f718>
  4423cc:	ldr	x0, [sp, #40]
  4423d0:	cmp	x0, #0x0
  4423d4:	b.eq	44240c <ferror@plt+0x3eb7c>  // b.none
  4423d8:	ldr	w0, [sp, #88]
  4423dc:	cmp	w0, #0x0
  4423e0:	b.lt	44240c <ferror@plt+0x3eb7c>  // b.tstop
  4423e4:	ldr	w0, [sp, #92]
  4423e8:	cmp	w0, #0x0
  4423ec:	b.lt	44240c <ferror@plt+0x3eb7c>  // b.tstop
  4423f0:	add	x0, sp, #0x58
  4423f4:	mov	x1, x0
  4423f8:	ldr	x0, [sp, #64]
  4423fc:	bl	4462cc <ferror@plt+0x42a3c>
  442400:	mov	x1, x0
  442404:	ldr	x0, [sp, #40]
  442408:	str	x1, [x0]
  44240c:	ldr	x0, [sp, #48]
  442410:	ldr	x0, [x0]
  442414:	add	x1, x0, #0x1
  442418:	ldr	x0, [sp, #48]
  44241c:	str	x1, [x0]
  442420:	b	442560 <ferror@plt+0x3ecd0>
  442424:	ldr	x0, [sp, #48]
  442428:	ldr	x0, [x0]
  44242c:	add	x0, x0, #0x1
  442430:	str	x0, [sp, #232]
  442434:	ldr	x0, [sp, #232]
  442438:	ldrb	w0, [x0]
  44243c:	mov	w1, w0
  442440:	adrp	x0, 47e000 <warn@@Base+0x30330>
  442444:	add	x0, x0, #0xb88
  442448:	sxtw	x1, w1
  44244c:	ldrh	w0, [x0, x1, lsl #1]
  442450:	and	w0, w0, #0x4
  442454:	cmp	w0, #0x0
  442458:	b.ne	442574 <ferror@plt+0x3ece4>  // b.any
  44245c:	ldr	x0, [sp, #232]
  442460:	ldrb	w0, [x0]
  442464:	cmp	w0, #0x28
  442468:	b.eq	442574 <ferror@plt+0x3ece4>  // b.none
  44246c:	ldr	x0, [sp, #232]
  442470:	ldrb	w0, [x0]
  442474:	cmp	w0, #0x2d
  442478:	b.eq	442574 <ferror@plt+0x3ece4>  // b.none
  44247c:	ldr	x0, [sp, #232]
  442480:	str	x0, [sp, #160]
  442484:	b	4424b4 <ferror@plt+0x3ec24>
  442488:	ldr	x0, [sp, #232]
  44248c:	ldrb	w0, [x0]
  442490:	cmp	w0, #0x0
  442494:	b.ne	4424a8 <ferror@plt+0x3ec18>  // b.any
  442498:	ldr	x0, [sp, #168]
  44249c:	bl	440944 <ferror@plt+0x3d0b4>
  4424a0:	mov	x0, #0x0                   	// #0
  4424a4:	b	442fa8 <ferror@plt+0x3f718>
  4424a8:	ldr	x0, [sp, #232]
  4424ac:	add	x0, x0, #0x1
  4424b0:	str	x0, [sp, #232]
  4424b4:	ldr	x0, [sp, #232]
  4424b8:	ldrb	w0, [x0]
  4424bc:	cmp	w0, #0x3b
  4424c0:	b.ne	442488 <ferror@plt+0x3ebf8>  // b.any
  4424c4:	ldr	x0, [sp, #232]
  4424c8:	add	x1, x0, #0x1
  4424cc:	ldr	x0, [sp, #48]
  4424d0:	str	x1, [x0]
  4424d4:	ldr	x0, [sp, #160]
  4424d8:	ldrb	w0, [x0]
  4424dc:	cmp	w0, #0x73
  4424e0:	b.eq	442500 <ferror@plt+0x3ec70>  // b.none
  4424e4:	cmp	w0, #0x73
  4424e8:	b.gt	44255c <ferror@plt+0x3eccc>
  4424ec:	cmp	w0, #0x0
  4424f0:	b.eq	44254c <ferror@plt+0x3ecbc>  // b.none
  4424f4:	cmp	w0, #0x53
  4424f8:	b.eq	442540 <ferror@plt+0x3ecb0>  // b.none
  4424fc:	b	44255c <ferror@plt+0x3eccc>
  442500:	ldr	x0, [sp, #160]
  442504:	add	x0, x0, #0x1
  442508:	bl	4031a0 <atoi@plt>
  44250c:	str	w0, [sp, #252]
  442510:	ldr	w0, [sp, #252]
  442514:	add	w1, w0, #0x7
  442518:	cmp	w0, #0x0
  44251c:	csel	w0, w1, w0, lt  // lt = tstop
  442520:	asr	w0, w0, #3
  442524:	str	w0, [sp, #252]
  442528:	ldr	w0, [sp, #252]
  44252c:	cmp	w0, #0x0
  442530:	b.gt	442560 <ferror@plt+0x3ecd0>
  442534:	mov	w0, #0xffffffff            	// #-1
  442538:	str	w0, [sp, #252]
  44253c:	b	442560 <ferror@plt+0x3ecd0>
  442540:	mov	w0, #0x1                   	// #1
  442544:	str	w0, [sp, #248]
  442548:	b	442560 <ferror@plt+0x3ecd0>
  44254c:	ldr	x0, [sp, #168]
  442550:	bl	440944 <ferror@plt+0x3d0b4>
  442554:	mov	x0, #0x0                   	// #0
  442558:	b	442fa8 <ferror@plt+0x3f718>
  44255c:	nop
  442560:	ldr	x0, [sp, #48]
  442564:	ldr	x0, [x0]
  442568:	ldrb	w0, [x0]
  44256c:	cmp	w0, #0x40
  442570:	b.eq	442424 <ferror@plt+0x3eb94>  // b.none
  442574:	ldr	x0, [sp, #48]
  442578:	ldr	x0, [x0]
  44257c:	ldrb	w0, [x0]
  442580:	str	w0, [sp, #156]
  442584:	ldr	x0, [sp, #48]
  442588:	ldr	x0, [x0]
  44258c:	add	x1, x0, #0x1
  442590:	ldr	x0, [sp, #48]
  442594:	str	x1, [x0]
  442598:	ldr	w0, [sp, #156]
  44259c:	sub	w0, w0, #0x23
  4425a0:	cmp	w0, #0x55
  4425a4:	b.hi	442f18 <ferror@plt+0x3f688>  // b.pmore
  4425a8:	adrp	x1, 463000 <warn@@Base+0x15330>
  4425ac:	add	x1, x1, #0x14c
  4425b0:	ldr	w0, [x1, w0, uxtw #2]
  4425b4:	adr	x1, 4425c0 <ferror@plt+0x3ed30>
  4425b8:	add	x0, x1, w0, sxtw #2
  4425bc:	br	x0
  4425c0:	ldr	x0, [sp, #48]
  4425c4:	ldr	x0, [x0]
  4425c8:	ldrb	w0, [x0]
  4425cc:	cmp	w0, #0x75
  4425d0:	b.eq	44260c <ferror@plt+0x3ed7c>  // b.none
  4425d4:	cmp	w0, #0x75
  4425d8:	b.gt	442634 <ferror@plt+0x3eda4>
  4425dc:	cmp	w0, #0x73
  4425e0:	b.eq	442600 <ferror@plt+0x3ed70>  // b.none
  4425e4:	cmp	w0, #0x73
  4425e8:	b.gt	442634 <ferror@plt+0x3eda4>
  4425ec:	cmp	w0, #0x0
  4425f0:	b.eq	442624 <ferror@plt+0x3ed94>  // b.none
  4425f4:	cmp	w0, #0x65
  4425f8:	b.eq	442618 <ferror@plt+0x3ed88>  // b.none
  4425fc:	b	442634 <ferror@plt+0x3eda4>
  442600:	mov	w0, #0x7                   	// #7
  442604:	str	w0, [sp, #228]
  442608:	b	442658 <ferror@plt+0x3edc8>
  44260c:	mov	w0, #0x8                   	// #8
  442610:	str	w0, [sp, #228]
  442614:	b	442658 <ferror@plt+0x3edc8>
  442618:	mov	w0, #0xb                   	// #11
  44261c:	str	w0, [sp, #228]
  442620:	b	442658 <ferror@plt+0x3edc8>
  442624:	ldr	x0, [sp, #168]
  442628:	bl	440944 <ferror@plt+0x3d0b4>
  44262c:	mov	x0, #0x0                   	// #0
  442630:	b	442fa8 <ferror@plt+0x3f718>
  442634:	adrp	x0, 463000 <warn@@Base+0x15330>
  442638:	add	x0, x0, #0x128
  44263c:	bl	403840 <gettext@plt>
  442640:	mov	x1, x0
  442644:	ldr	x0, [sp, #168]
  442648:	bl	44098c <ferror@plt+0x3d0fc>
  44264c:	mov	w0, #0x7                   	// #7
  442650:	str	w0, [sp, #228]
  442654:	nop
  442658:	ldr	x0, [sp, #48]
  44265c:	ldr	x0, [x0]
  442660:	add	x1, x0, #0x1
  442664:	ldr	x0, [sp, #48]
  442668:	str	x1, [x0]
  44266c:	ldr	x0, [sp, #48]
  442670:	ldr	x0, [x0]
  442674:	mov	w1, #0x3c                  	// #60
  442678:	bl	403560 <strchr@plt>
  44267c:	str	x0, [sp, #144]
  442680:	ldr	x0, [sp, #48]
  442684:	ldr	x0, [x0]
  442688:	mov	w1, #0x3a                  	// #58
  44268c:	bl	403560 <strchr@plt>
  442690:	str	x0, [sp, #208]
  442694:	ldr	x0, [sp, #208]
  442698:	cmp	x0, #0x0
  44269c:	b.ne	4426b0 <ferror@plt+0x3ee20>  // b.any
  4426a0:	ldr	x0, [sp, #168]
  4426a4:	bl	440944 <ferror@plt+0x3d0b4>
  4426a8:	mov	x0, #0x0                   	// #0
  4426ac:	b	442fa8 <ferror@plt+0x3f718>
  4426b0:	ldr	x0, [sp, #144]
  4426b4:	cmp	x0, #0x0
  4426b8:	b.eq	442798 <ferror@plt+0x3ef08>  // b.none
  4426bc:	ldr	x1, [sp, #208]
  4426c0:	ldr	x0, [sp, #144]
  4426c4:	cmp	x1, x0
  4426c8:	b.ls	442798 <ferror@plt+0x3ef08>  // b.plast
  4426cc:	ldr	x0, [sp, #208]
  4426d0:	add	x0, x0, #0x1
  4426d4:	ldrb	w0, [x0]
  4426d8:	cmp	w0, #0x3a
  4426dc:	b.ne	442798 <ferror@plt+0x3ef08>  // b.any
  4426e0:	str	wzr, [sp, #204]
  4426e4:	ldr	x0, [sp, #144]
  4426e8:	str	x0, [sp, #216]
  4426ec:	b	442758 <ferror@plt+0x3eec8>
  4426f0:	ldr	x0, [sp, #216]
  4426f4:	ldrb	w0, [x0]
  4426f8:	cmp	w0, #0x3c
  4426fc:	b.ne	442710 <ferror@plt+0x3ee80>  // b.any
  442700:	ldr	w0, [sp, #204]
  442704:	add	w0, w0, #0x1
  442708:	str	w0, [sp, #204]
  44270c:	b	44274c <ferror@plt+0x3eebc>
  442710:	ldr	x0, [sp, #216]
  442714:	ldrb	w0, [x0]
  442718:	cmp	w0, #0x3e
  44271c:	b.ne	442730 <ferror@plt+0x3eea0>  // b.any
  442720:	ldr	w0, [sp, #204]
  442724:	sub	w0, w0, #0x1
  442728:	str	w0, [sp, #204]
  44272c:	b	44274c <ferror@plt+0x3eebc>
  442730:	ldr	x0, [sp, #216]
  442734:	ldrb	w0, [x0]
  442738:	cmp	w0, #0x3a
  44273c:	b.ne	44274c <ferror@plt+0x3eebc>  // b.any
  442740:	ldr	w0, [sp, #204]
  442744:	cmp	w0, #0x0
  442748:	b.eq	44276c <ferror@plt+0x3eedc>  // b.none
  44274c:	ldr	x0, [sp, #216]
  442750:	add	x0, x0, #0x1
  442754:	str	x0, [sp, #216]
  442758:	ldr	x0, [sp, #216]
  44275c:	ldrb	w0, [x0]
  442760:	cmp	w0, #0x0
  442764:	b.ne	4426f0 <ferror@plt+0x3ee60>  // b.any
  442768:	b	442770 <ferror@plt+0x3eee0>
  44276c:	nop
  442770:	ldr	x0, [sp, #216]
  442774:	str	x0, [sp, #208]
  442778:	ldr	x0, [sp, #208]
  44277c:	ldrb	w0, [x0]
  442780:	cmp	w0, #0x3a
  442784:	b.eq	442798 <ferror@plt+0x3ef08>  // b.none
  442788:	ldr	x0, [sp, #168]
  44278c:	bl	440944 <ferror@plt+0x3d0b4>
  442790:	mov	x0, #0x0                   	// #0
  442794:	b	442fa8 <ferror@plt+0x3f718>
  442798:	ldr	x0, [sp, #56]
  44279c:	cmp	x0, #0x0
  4427a0:	b.eq	442808 <ferror@plt+0x3ef78>  // b.none
  4427a4:	ldr	x0, [sp, #48]
  4427a8:	ldr	x3, [x0]
  4427ac:	ldr	x0, [sp, #48]
  4427b0:	ldr	x0, [x0]
  4427b4:	ldr	x1, [sp, #208]
  4427b8:	sub	x0, x1, x0
  4427bc:	mov	x2, x0
  4427c0:	mov	x1, x3
  4427c4:	ldr	x0, [sp, #56]
  4427c8:	bl	403210 <strncmp@plt>
  4427cc:	cmp	w0, #0x0
  4427d0:	b.ne	442808 <ferror@plt+0x3ef78>  // b.any
  4427d4:	ldr	x0, [sp, #48]
  4427d8:	ldr	x0, [x0]
  4427dc:	ldr	x1, [sp, #208]
  4427e0:	sub	x0, x1, x0
  4427e4:	mov	x1, x0
  4427e8:	ldr	x0, [sp, #56]
  4427ec:	add	x0, x0, x1
  4427f0:	ldrb	w0, [x0]
  4427f4:	cmp	w0, #0x0
  4427f8:	b.ne	442808 <ferror@plt+0x3ef78>  // b.any
  4427fc:	ldr	x0, [sp, #64]
  442800:	mov	w1, #0x1                   	// #1
  442804:	str	w1, [x0, #424]
  442808:	ldr	x0, [sp, #48]
  44280c:	ldr	x2, [x0]
  442810:	ldr	x0, [sp, #48]
  442814:	ldr	x0, [x0]
  442818:	ldr	x1, [sp, #208]
  44281c:	sub	x0, x1, x0
  442820:	ldr	w4, [sp, #228]
  442824:	mov	w3, w0
  442828:	ldr	x1, [sp, #64]
  44282c:	ldr	x0, [sp, #72]
  442830:	bl	446ae4 <ferror@plt+0x43254>
  442834:	str	x0, [sp, #240]
  442838:	ldr	x0, [sp, #208]
  44283c:	add	x1, x0, #0x1
  442840:	ldr	x0, [sp, #48]
  442844:	str	x1, [x0]
  442848:	b	442f2c <ferror@plt+0x3f69c>
  44284c:	ldr	x0, [sp, #48]
  442850:	ldr	x0, [x0]
  442854:	sub	x1, x0, #0x1
  442858:	ldr	x0, [sp, #48]
  44285c:	str	x1, [x0]
  442860:	ldr	x0, [sp, #48]
  442864:	ldr	x0, [x0]
  442868:	str	x0, [sp, #120]
  44286c:	add	x0, sp, #0x50
  442870:	ldr	x2, [sp, #32]
  442874:	mov	x1, x0
  442878:	ldr	x0, [sp, #48]
  44287c:	bl	442fb4 <ferror@plt+0x3f724>
  442880:	cmp	w0, #0x0
  442884:	b.ne	442890 <ferror@plt+0x3f000>  // b.any
  442888:	mov	x0, #0x0                   	// #0
  44288c:	b	442fa8 <ferror@plt+0x3f718>
  442890:	ldr	w1, [sp, #88]
  442894:	ldr	w0, [sp, #80]
  442898:	cmp	w1, w0
  44289c:	b.ne	4428c0 <ferror@plt+0x3f030>  // b.any
  4428a0:	ldr	w1, [sp, #92]
  4428a4:	ldr	w0, [sp, #84]
  4428a8:	cmp	w1, w0
  4428ac:	b.ne	4428c0 <ferror@plt+0x3f030>  // b.any
  4428b0:	ldr	x0, [sp, #72]
  4428b4:	bl	43bd18 <ferror@plt+0x38488>
  4428b8:	str	x0, [sp, #240]
  4428bc:	b	442900 <ferror@plt+0x3f070>
  4428c0:	ldr	x0, [sp, #48]
  4428c4:	ldr	x1, [sp, #120]
  4428c8:	str	x1, [x0]
  4428cc:	ldr	x5, [sp, #32]
  4428d0:	mov	x4, #0x0                   	// #0
  4428d4:	ldr	x3, [sp, #48]
  4428d8:	mov	x2, #0x0                   	// #0
  4428dc:	ldr	x1, [sp, #64]
  4428e0:	ldr	x0, [sp, #72]
  4428e4:	bl	4422a4 <ferror@plt+0x3ea14>
  4428e8:	str	x0, [sp, #240]
  4428ec:	ldr	x0, [sp, #240]
  4428f0:	cmp	x0, #0x0
  4428f4:	b.ne	442900 <ferror@plt+0x3f070>  // b.any
  4428f8:	mov	x0, #0x0                   	// #0
  4428fc:	b	442fa8 <ferror@plt+0x3f718>
  442900:	ldr	w0, [sp, #88]
  442904:	cmn	w0, #0x1
  442908:	b.eq	442f28 <ferror@plt+0x3f698>  // b.none
  44290c:	add	x0, sp, #0x58
  442910:	ldr	x3, [sp, #240]
  442914:	mov	x2, x0
  442918:	ldr	x1, [sp, #64]
  44291c:	ldr	x0, [sp, #72]
  442920:	bl	446508 <ferror@plt+0x42c78>
  442924:	cmp	w0, #0x0
  442928:	b.ne	442f28 <ferror@plt+0x3f698>  // b.any
  44292c:	mov	x0, #0x0                   	// #0
  442930:	b	442fa8 <ferror@plt+0x3f718>
  442934:	ldr	x5, [sp, #32]
  442938:	mov	x4, #0x0                   	// #0
  44293c:	ldr	x3, [sp, #48]
  442940:	mov	x2, #0x0                   	// #0
  442944:	ldr	x1, [sp, #64]
  442948:	ldr	x0, [sp, #72]
  44294c:	bl	4422a4 <ferror@plt+0x3ea14>
  442950:	mov	x1, x0
  442954:	ldr	x0, [sp, #72]
  442958:	bl	43c058 <ferror@plt+0x387c8>
  44295c:	str	x0, [sp, #240]
  442960:	b	442f2c <ferror@plt+0x3f69c>
  442964:	ldr	x5, [sp, #32]
  442968:	mov	x4, #0x0                   	// #0
  44296c:	ldr	x3, [sp, #48]
  442970:	mov	x2, #0x0                   	// #0
  442974:	ldr	x1, [sp, #64]
  442978:	ldr	x0, [sp, #72]
  44297c:	bl	4422a4 <ferror@plt+0x3ea14>
  442980:	mov	x1, x0
  442984:	ldr	x0, [sp, #72]
  442988:	bl	43c1a0 <ferror@plt+0x38910>
  44298c:	str	x0, [sp, #240]
  442990:	b	442f2c <ferror@plt+0x3f69c>
  442994:	ldr	x5, [sp, #32]
  442998:	mov	x4, #0x0                   	// #0
  44299c:	ldr	x3, [sp, #48]
  4429a0:	mov	x2, #0x0                   	// #0
  4429a4:	ldr	x1, [sp, #64]
  4429a8:	ldr	x0, [sp, #72]
  4429ac:	bl	4422a4 <ferror@plt+0x3ea14>
  4429b0:	mov	w3, #0x0                   	// #0
  4429b4:	mov	x2, #0x0                   	// #0
  4429b8:	mov	x1, x0
  4429bc:	ldr	x0, [sp, #72]
  4429c0:	bl	43c0ec <ferror@plt+0x3885c>
  4429c4:	str	x0, [sp, #240]
  4429c8:	b	442f2c <ferror@plt+0x3f69c>
  4429cc:	ldr	x5, [sp, #32]
  4429d0:	mov	x4, #0x0                   	// #0
  4429d4:	ldr	x3, [sp, #48]
  4429d8:	mov	x2, #0x0                   	// #0
  4429dc:	ldr	x1, [sp, #64]
  4429e0:	ldr	x0, [sp, #72]
  4429e4:	bl	4422a4 <ferror@plt+0x3ea14>
  4429e8:	mov	x1, x0
  4429ec:	ldr	x0, [sp, #72]
  4429f0:	bl	43c5b8 <ferror@plt+0x38d28>
  4429f4:	str	x0, [sp, #240]
  4429f8:	b	442f2c <ferror@plt+0x3f69c>
  4429fc:	ldr	x5, [sp, #32]
  442a00:	mov	x4, #0x0                   	// #0
  442a04:	ldr	x3, [sp, #48]
  442a08:	mov	x2, #0x0                   	// #0
  442a0c:	ldr	x1, [sp, #64]
  442a10:	ldr	x0, [sp, #72]
  442a14:	bl	4422a4 <ferror@plt+0x3ea14>
  442a18:	mov	x1, x0
  442a1c:	ldr	x0, [sp, #72]
  442a20:	bl	43c624 <ferror@plt+0x38d94>
  442a24:	str	x0, [sp, #240]
  442a28:	b	442f2c <ferror@plt+0x3f69c>
  442a2c:	ldr	x5, [sp, #32]
  442a30:	mov	x4, #0x0                   	// #0
  442a34:	ldr	x3, [sp, #48]
  442a38:	mov	x2, #0x0                   	// #0
  442a3c:	ldr	x1, [sp, #64]
  442a40:	ldr	x0, [sp, #72]
  442a44:	bl	4422a4 <ferror@plt+0x3ea14>
  442a48:	str	x0, [sp, #136]
  442a4c:	ldr	x0, [sp, #136]
  442a50:	cmp	x0, #0x0
  442a54:	b.ne	442a60 <ferror@plt+0x3f1d0>  // b.any
  442a58:	mov	x0, #0x0                   	// #0
  442a5c:	b	442fa8 <ferror@plt+0x3f718>
  442a60:	ldr	x0, [sp, #48]
  442a64:	ldr	x0, [x0]
  442a68:	ldrb	w0, [x0]
  442a6c:	cmp	w0, #0x2c
  442a70:	b.eq	442a84 <ferror@plt+0x3f1f4>  // b.none
  442a74:	ldr	x0, [sp, #168]
  442a78:	bl	440944 <ferror@plt+0x3d0b4>
  442a7c:	mov	x0, #0x0                   	// #0
  442a80:	b	442fa8 <ferror@plt+0x3f718>
  442a84:	ldr	x0, [sp, #48]
  442a88:	ldr	x0, [x0]
  442a8c:	add	x1, x0, #0x1
  442a90:	ldr	x0, [sp, #48]
  442a94:	str	x1, [x0]
  442a98:	ldr	x5, [sp, #32]
  442a9c:	mov	x4, #0x0                   	// #0
  442aa0:	ldr	x3, [sp, #48]
  442aa4:	mov	x2, #0x0                   	// #0
  442aa8:	ldr	x1, [sp, #64]
  442aac:	ldr	x0, [sp, #72]
  442ab0:	bl	4422a4 <ferror@plt+0x3ea14>
  442ab4:	str	x0, [sp, #128]
  442ab8:	ldr	x0, [sp, #128]
  442abc:	cmp	x0, #0x0
  442ac0:	b.ne	442acc <ferror@plt+0x3f23c>  // b.any
  442ac4:	mov	x0, #0x0                   	// #0
  442ac8:	b	442fa8 <ferror@plt+0x3f718>
  442acc:	ldr	x2, [sp, #128]
  442ad0:	ldr	x1, [sp, #136]
  442ad4:	ldr	x0, [sp, #72]
  442ad8:	bl	43c444 <ferror@plt+0x38bb4>
  442adc:	str	x0, [sp, #240]
  442ae0:	b	442f2c <ferror@plt+0x3f69c>
  442ae4:	ldr	x0, [sp, #48]
  442ae8:	ldr	x0, [x0]
  442aec:	ldrb	w0, [x0]
  442af0:	cmp	w0, #0x23
  442af4:	b.ne	442b98 <ferror@plt+0x3f308>  // b.any
  442af8:	ldr	x0, [sp, #48]
  442afc:	ldr	x0, [x0]
  442b00:	add	x1, x0, #0x1
  442b04:	ldr	x0, [sp, #48]
  442b08:	str	x1, [x0]
  442b0c:	ldr	x5, [sp, #32]
  442b10:	mov	x4, #0x0                   	// #0
  442b14:	ldr	x3, [sp, #48]
  442b18:	mov	x2, #0x0                   	// #0
  442b1c:	ldr	x1, [sp, #64]
  442b20:	ldr	x0, [sp, #72]
  442b24:	bl	4422a4 <ferror@plt+0x3ea14>
  442b28:	str	x0, [sp, #96]
  442b2c:	ldr	x0, [sp, #96]
  442b30:	cmp	x0, #0x0
  442b34:	b.ne	442b40 <ferror@plt+0x3f2b0>  // b.any
  442b38:	mov	x0, #0x0                   	// #0
  442b3c:	b	442fa8 <ferror@plt+0x3f718>
  442b40:	ldr	x0, [sp, #48]
  442b44:	ldr	x0, [x0]
  442b48:	ldrb	w0, [x0]
  442b4c:	cmp	w0, #0x3b
  442b50:	b.eq	442b64 <ferror@plt+0x3f2d4>  // b.none
  442b54:	ldr	x0, [sp, #168]
  442b58:	bl	440944 <ferror@plt+0x3d0b4>
  442b5c:	mov	x0, #0x0                   	// #0
  442b60:	b	442fa8 <ferror@plt+0x3f718>
  442b64:	ldr	x0, [sp, #48]
  442b68:	ldr	x0, [x0]
  442b6c:	add	x1, x0, #0x1
  442b70:	ldr	x0, [sp, #48]
  442b74:	str	x1, [x0]
  442b78:	mov	w4, #0x0                   	// #0
  442b7c:	mov	x3, #0x0                   	// #0
  442b80:	mov	x2, #0x0                   	// #0
  442b84:	ldr	x1, [sp, #96]
  442b88:	ldr	x0, [sp, #72]
  442b8c:	bl	43c4f4 <ferror@plt+0x38c64>
  442b90:	str	x0, [sp, #240]
  442b94:	b	442f2c <ferror@plt+0x3f69c>
  442b98:	ldr	x5, [sp, #32]
  442b9c:	mov	x4, #0x0                   	// #0
  442ba0:	ldr	x3, [sp, #48]
  442ba4:	mov	x2, #0x0                   	// #0
  442ba8:	ldr	x1, [sp, #64]
  442bac:	ldr	x0, [sp, #72]
  442bb0:	bl	4422a4 <ferror@plt+0x3ea14>
  442bb4:	str	x0, [sp, #112]
  442bb8:	ldr	x0, [sp, #112]
  442bbc:	cmp	x0, #0x0
  442bc0:	b.ne	442bcc <ferror@plt+0x3f33c>  // b.any
  442bc4:	mov	x0, #0x0                   	// #0
  442bc8:	b	442fa8 <ferror@plt+0x3f718>
  442bcc:	ldr	x0, [sp, #48]
  442bd0:	ldr	x0, [x0]
  442bd4:	ldrb	w0, [x0]
  442bd8:	cmp	w0, #0x2c
  442bdc:	b.eq	442bf0 <ferror@plt+0x3f360>  // b.none
  442be0:	ldr	x0, [sp, #168]
  442be4:	bl	440944 <ferror@plt+0x3d0b4>
  442be8:	mov	x0, #0x0                   	// #0
  442bec:	b	442fa8 <ferror@plt+0x3f718>
  442bf0:	ldr	x0, [sp, #48]
  442bf4:	ldr	x0, [x0]
  442bf8:	add	x1, x0, #0x1
  442bfc:	ldr	x0, [sp, #48]
  442c00:	str	x1, [x0]
  442c04:	ldr	x5, [sp, #32]
  442c08:	mov	x4, #0x0                   	// #0
  442c0c:	ldr	x3, [sp, #48]
  442c10:	mov	x2, #0x0                   	// #0
  442c14:	ldr	x1, [sp, #64]
  442c18:	ldr	x0, [sp, #72]
  442c1c:	bl	4422a4 <ferror@plt+0x3ea14>
  442c20:	str	x0, [sp, #104]
  442c24:	ldr	x0, [sp, #104]
  442c28:	cmp	x0, #0x0
  442c2c:	b.ne	442c38 <ferror@plt+0x3f3a8>  // b.any
  442c30:	mov	x0, #0x0                   	// #0
  442c34:	b	442fa8 <ferror@plt+0x3f718>
  442c38:	mov	w0, #0xa                   	// #10
  442c3c:	str	w0, [sp, #184]
  442c40:	ldr	w0, [sp, #184]
  442c44:	lsl	x0, x0, #3
  442c48:	bl	403290 <xmalloc@plt>
  442c4c:	str	x0, [sp, #192]
  442c50:	str	wzr, [sp, #188]
  442c54:	b	442d28 <ferror@plt+0x3f498>
  442c58:	ldr	x0, [sp, #48]
  442c5c:	ldr	x0, [x0]
  442c60:	ldrb	w0, [x0]
  442c64:	cmp	w0, #0x2c
  442c68:	b.eq	442c7c <ferror@plt+0x3f3ec>  // b.none
  442c6c:	ldr	x0, [sp, #168]
  442c70:	bl	440944 <ferror@plt+0x3d0b4>
  442c74:	mov	x0, #0x0                   	// #0
  442c78:	b	442fa8 <ferror@plt+0x3f718>
  442c7c:	ldr	x0, [sp, #48]
  442c80:	ldr	x0, [x0]
  442c84:	add	x1, x0, #0x1
  442c88:	ldr	x0, [sp, #48]
  442c8c:	str	x1, [x0]
  442c90:	ldr	w0, [sp, #188]
  442c94:	add	w0, w0, #0x1
  442c98:	ldr	w1, [sp, #184]
  442c9c:	cmp	w1, w0
  442ca0:	b.hi	442cc8 <ferror@plt+0x3f438>  // b.pmore
  442ca4:	ldr	w0, [sp, #184]
  442ca8:	add	w0, w0, #0xa
  442cac:	str	w0, [sp, #184]
  442cb0:	ldr	w0, [sp, #184]
  442cb4:	lsl	x0, x0, #3
  442cb8:	mov	x1, x0
  442cbc:	ldr	x0, [sp, #192]
  442cc0:	bl	4031e0 <xrealloc@plt>
  442cc4:	str	x0, [sp, #192]
  442cc8:	ldr	w0, [sp, #188]
  442ccc:	lsl	x0, x0, #3
  442cd0:	ldr	x1, [sp, #192]
  442cd4:	add	x19, x1, x0
  442cd8:	ldr	x5, [sp, #32]
  442cdc:	mov	x4, #0x0                   	// #0
  442ce0:	ldr	x3, [sp, #48]
  442ce4:	mov	x2, #0x0                   	// #0
  442ce8:	ldr	x1, [sp, #64]
  442cec:	ldr	x0, [sp, #72]
  442cf0:	bl	4422a4 <ferror@plt+0x3ea14>
  442cf4:	str	x0, [x19]
  442cf8:	ldr	w0, [sp, #188]
  442cfc:	lsl	x0, x0, #3
  442d00:	ldr	x1, [sp, #192]
  442d04:	add	x0, x1, x0
  442d08:	ldr	x0, [x0]
  442d0c:	cmp	x0, #0x0
  442d10:	b.ne	442d1c <ferror@plt+0x3f48c>  // b.any
  442d14:	mov	x0, #0x0                   	// #0
  442d18:	b	442fa8 <ferror@plt+0x3f718>
  442d1c:	ldr	w0, [sp, #188]
  442d20:	add	w0, w0, #0x1
  442d24:	str	w0, [sp, #188]
  442d28:	ldr	x0, [sp, #48]
  442d2c:	ldr	x0, [x0]
  442d30:	ldrb	w0, [x0]
  442d34:	cmp	w0, #0x3b
  442d38:	b.ne	442c58 <ferror@plt+0x3f3c8>  // b.any
  442d3c:	ldr	x0, [sp, #48]
  442d40:	ldr	x0, [x0]
  442d44:	add	x1, x0, #0x1
  442d48:	ldr	x0, [sp, #48]
  442d4c:	str	x1, [x0]
  442d50:	ldr	w0, [sp, #188]
  442d54:	cmp	w0, #0x0
  442d58:	b.eq	442d8c <ferror@plt+0x3f4fc>  // b.none
  442d5c:	ldr	w0, [sp, #188]
  442d60:	sub	w0, w0, #0x1
  442d64:	mov	w0, w0
  442d68:	lsl	x0, x0, #3
  442d6c:	ldr	x1, [sp, #192]
  442d70:	add	x0, x1, x0
  442d74:	ldr	x0, [x0]
  442d78:	mov	x1, x0
  442d7c:	ldr	x0, [sp, #72]
  442d80:	bl	43d1b8 <ferror@plt+0x39928>
  442d84:	cmp	w0, #0x2
  442d88:	b.eq	442d98 <ferror@plt+0x3f508>  // b.none
  442d8c:	mov	w0, #0x1                   	// #1
  442d90:	str	w0, [sp, #180]
  442d94:	b	442da8 <ferror@plt+0x3f518>
  442d98:	ldr	w0, [sp, #188]
  442d9c:	sub	w0, w0, #0x1
  442da0:	str	w0, [sp, #188]
  442da4:	str	wzr, [sp, #180]
  442da8:	ldr	w0, [sp, #188]
  442dac:	lsl	x0, x0, #3
  442db0:	ldr	x1, [sp, #192]
  442db4:	add	x0, x1, x0
  442db8:	str	xzr, [x0]
  442dbc:	ldr	w4, [sp, #180]
  442dc0:	ldr	x3, [sp, #192]
  442dc4:	ldr	x2, [sp, #112]
  442dc8:	ldr	x1, [sp, #104]
  442dcc:	ldr	x0, [sp, #72]
  442dd0:	bl	43c4f4 <ferror@plt+0x38c64>
  442dd4:	str	x0, [sp, #240]
  442dd8:	b	442f2c <ferror@plt+0x3f69c>
  442ddc:	add	x0, sp, #0x58
  442de0:	ldr	x5, [sp, #32]
  442de4:	mov	x4, x0
  442de8:	ldr	x3, [sp, #48]
  442dec:	ldr	x2, [sp, #56]
  442df0:	ldr	x1, [sp, #64]
  442df4:	ldr	x0, [sp, #72]
  442df8:	bl	4430e4 <ferror@plt+0x3f854>
  442dfc:	str	x0, [sp, #240]
  442e00:	b	442f2c <ferror@plt+0x3f69c>
  442e04:	ldr	x2, [sp, #32]
  442e08:	ldr	x1, [sp, #48]
  442e0c:	ldr	x0, [sp, #72]
  442e10:	bl	44373c <ferror@plt+0x3feac>
  442e14:	str	x0, [sp, #240]
  442e18:	b	442f2c <ferror@plt+0x3f69c>
  442e1c:	ldr	x2, [sp, #32]
  442e20:	ldr	x1, [sp, #48]
  442e24:	ldr	x0, [sp, #72]
  442e28:	bl	443920 <ferror@plt+0x40090>
  442e2c:	str	x0, [sp, #240]
  442e30:	b	442f2c <ferror@plt+0x3f69c>
  442e34:	ldr	x2, [sp, #32]
  442e38:	ldr	x1, [sp, #48]
  442e3c:	ldr	x0, [sp, #72]
  442e40:	bl	443a18 <ferror@plt+0x40188>
  442e44:	str	x0, [sp, #240]
  442e48:	b	442f2c <ferror@plt+0x3f69c>
  442e4c:	ldr	w0, [sp, #156]
  442e50:	cmp	w0, #0x73
  442e54:	cset	w0, eq  // eq = none
  442e58:	and	w0, w0, #0xff
  442e5c:	mov	w1, w0
  442e60:	add	x0, sp, #0x58
  442e64:	ldr	x6, [sp, #32]
  442e68:	mov	x5, x0
  442e6c:	mov	w4, w1
  442e70:	ldr	x3, [sp, #48]
  442e74:	ldr	x2, [sp, #56]
  442e78:	ldr	x1, [sp, #64]
  442e7c:	ldr	x0, [sp, #72]
  442e80:	bl	443d44 <ferror@plt+0x404b4>
  442e84:	str	x0, [sp, #240]
  442e88:	b	442f2c <ferror@plt+0x3f69c>
  442e8c:	ldr	x0, [sp, #48]
  442e90:	ldr	x0, [x0]
  442e94:	ldrb	w0, [x0]
  442e98:	cmp	w0, #0x72
  442e9c:	b.eq	442eb0 <ferror@plt+0x3f620>  // b.none
  442ea0:	ldr	x0, [sp, #168]
  442ea4:	bl	440944 <ferror@plt+0x3d0b4>
  442ea8:	mov	x0, #0x0                   	// #0
  442eac:	b	442fa8 <ferror@plt+0x3f718>
  442eb0:	ldr	x0, [sp, #48]
  442eb4:	ldr	x0, [x0]
  442eb8:	add	x1, x0, #0x1
  442ebc:	ldr	x0, [sp, #48]
  442ec0:	str	x1, [x0]
  442ec4:	ldr	x4, [sp, #32]
  442ec8:	ldr	w3, [sp, #248]
  442ecc:	ldr	x2, [sp, #48]
  442ed0:	ldr	x1, [sp, #64]
  442ed4:	ldr	x0, [sp, #72]
  442ed8:	bl	445b1c <ferror@plt+0x4228c>
  442edc:	str	x0, [sp, #240]
  442ee0:	b	442f2c <ferror@plt+0x3f69c>
  442ee4:	ldr	x5, [sp, #32]
  442ee8:	mov	x4, #0x0                   	// #0
  442eec:	ldr	x3, [sp, #48]
  442ef0:	mov	x2, #0x0                   	// #0
  442ef4:	ldr	x1, [sp, #64]
  442ef8:	ldr	x0, [sp, #72]
  442efc:	bl	4422a4 <ferror@plt+0x3ea14>
  442f00:	ldr	w2, [sp, #248]
  442f04:	mov	x1, x0
  442f08:	ldr	x0, [sp, #72]
  442f0c:	bl	43c3a0 <ferror@plt+0x38b10>
  442f10:	str	x0, [sp, #240]
  442f14:	b	442f2c <ferror@plt+0x3f69c>
  442f18:	ldr	x0, [sp, #168]
  442f1c:	bl	440944 <ferror@plt+0x3d0b4>
  442f20:	mov	x0, #0x0                   	// #0
  442f24:	b	442fa8 <ferror@plt+0x3f718>
  442f28:	nop
  442f2c:	ldr	x0, [sp, #240]
  442f30:	cmp	x0, #0x0
  442f34:	b.ne	442f40 <ferror@plt+0x3f6b0>  // b.any
  442f38:	mov	x0, #0x0                   	// #0
  442f3c:	b	442fa8 <ferror@plt+0x3f718>
  442f40:	ldr	w0, [sp, #88]
  442f44:	cmn	w0, #0x1
  442f48:	b.eq	442f74 <ferror@plt+0x3f6e4>  // b.none
  442f4c:	add	x0, sp, #0x58
  442f50:	ldr	x3, [sp, #240]
  442f54:	mov	x2, x0
  442f58:	ldr	x1, [sp, #64]
  442f5c:	ldr	x0, [sp, #72]
  442f60:	bl	446508 <ferror@plt+0x42c78>
  442f64:	cmp	w0, #0x0
  442f68:	b.ne	442f74 <ferror@plt+0x3f6e4>  // b.any
  442f6c:	mov	x0, #0x0                   	// #0
  442f70:	b	442fa8 <ferror@plt+0x3f718>
  442f74:	ldr	w0, [sp, #252]
  442f78:	cmn	w0, #0x1
  442f7c:	b.eq	442fa4 <ferror@plt+0x3f714>  // b.none
  442f80:	ldr	w0, [sp, #252]
  442f84:	mov	w2, w0
  442f88:	ldr	x1, [sp, #240]
  442f8c:	ldr	x0, [sp, #72]
  442f90:	bl	43cce0 <ferror@plt+0x39450>
  442f94:	cmp	w0, #0x0
  442f98:	b.ne	442fa4 <ferror@plt+0x3f714>  // b.any
  442f9c:	mov	x0, #0x0                   	// #0
  442fa0:	b	442fa8 <ferror@plt+0x3f718>
  442fa4:	ldr	x0, [sp, #240]
  442fa8:	ldr	x19, [sp, #16]
  442fac:	ldp	x29, x30, [sp], #256
  442fb0:	ret
  442fb4:	stp	x29, x30, [sp, #-64]!
  442fb8:	mov	x29, sp
  442fbc:	str	x0, [sp, #40]
  442fc0:	str	x1, [sp, #32]
  442fc4:	str	x2, [sp, #24]
  442fc8:	ldr	x0, [sp, #40]
  442fcc:	ldr	x0, [x0]
  442fd0:	str	x0, [sp, #56]
  442fd4:	ldr	x0, [sp, #40]
  442fd8:	ldr	x0, [x0]
  442fdc:	ldrb	w0, [x0]
  442fe0:	cmp	w0, #0x28
  442fe4:	b.eq	443018 <ferror@plt+0x3f788>  // b.none
  442fe8:	ldr	x0, [sp, #32]
  442fec:	str	wzr, [x0]
  442ff0:	ldr	x2, [sp, #24]
  442ff4:	mov	x1, #0x0                   	// #0
  442ff8:	ldr	x0, [sp, #40]
  442ffc:	bl	440844 <ferror@plt+0x3cfb4>
  443000:	mov	x1, x0
  443004:	ldr	x0, [sp, #32]
  443008:	add	x0, x0, #0x4
  44300c:	str	w1, [x0]
  443010:	mov	w0, #0x1                   	// #1
  443014:	b	4430dc <ferror@plt+0x3f84c>
  443018:	ldr	x0, [sp, #40]
  44301c:	ldr	x0, [x0]
  443020:	add	x1, x0, #0x1
  443024:	ldr	x0, [sp, #40]
  443028:	str	x1, [x0]
  44302c:	ldr	x2, [sp, #24]
  443030:	mov	x1, #0x0                   	// #0
  443034:	ldr	x0, [sp, #40]
  443038:	bl	440844 <ferror@plt+0x3cfb4>
  44303c:	mov	w1, w0
  443040:	ldr	x0, [sp, #32]
  443044:	str	w1, [x0]
  443048:	ldr	x0, [sp, #40]
  44304c:	ldr	x0, [x0]
  443050:	ldrb	w0, [x0]
  443054:	cmp	w0, #0x2c
  443058:	b.eq	44306c <ferror@plt+0x3f7dc>  // b.none
  44305c:	ldr	x0, [sp, #56]
  443060:	bl	440944 <ferror@plt+0x3d0b4>
  443064:	mov	w0, #0x0                   	// #0
  443068:	b	4430dc <ferror@plt+0x3f84c>
  44306c:	ldr	x0, [sp, #40]
  443070:	ldr	x0, [x0]
  443074:	add	x1, x0, #0x1
  443078:	ldr	x0, [sp, #40]
  44307c:	str	x1, [x0]
  443080:	ldr	x2, [sp, #24]
  443084:	mov	x1, #0x0                   	// #0
  443088:	ldr	x0, [sp, #40]
  44308c:	bl	440844 <ferror@plt+0x3cfb4>
  443090:	mov	x1, x0
  443094:	ldr	x0, [sp, #32]
  443098:	add	x0, x0, #0x4
  44309c:	str	w1, [x0]
  4430a0:	ldr	x0, [sp, #40]
  4430a4:	ldr	x0, [x0]
  4430a8:	ldrb	w0, [x0]
  4430ac:	cmp	w0, #0x29
  4430b0:	b.eq	4430c4 <ferror@plt+0x3f834>  // b.none
  4430b4:	ldr	x0, [sp, #56]
  4430b8:	bl	440944 <ferror@plt+0x3d0b4>
  4430bc:	mov	w0, #0x0                   	// #0
  4430c0:	b	4430dc <ferror@plt+0x3f84c>
  4430c4:	ldr	x0, [sp, #40]
  4430c8:	ldr	x0, [x0]
  4430cc:	add	x1, x0, #0x1
  4430d0:	ldr	x0, [sp, #40]
  4430d4:	str	x1, [x0]
  4430d8:	mov	w0, #0x1                   	// #1
  4430dc:	ldp	x29, x30, [sp], #64
  4430e0:	ret
  4430e4:	stp	x29, x30, [sp, #-144]!
  4430e8:	mov	x29, sp
  4430ec:	str	x0, [sp, #56]
  4430f0:	str	x1, [sp, #48]
  4430f4:	str	x2, [sp, #40]
  4430f8:	str	x3, [sp, #32]
  4430fc:	str	x4, [sp, #24]
  443100:	str	x5, [sp, #16]
  443104:	ldr	x0, [sp, #32]
  443108:	ldr	x0, [x0]
  44310c:	str	x0, [sp, #128]
  443110:	ldr	x1, [sp, #128]
  443114:	ldr	x0, [sp, #16]
  443118:	cmp	x1, x0
  44311c:	b.cc	443128 <ferror@plt+0x3f898>  // b.lo, b.ul, b.last
  443120:	mov	x0, #0x0                   	// #0
  443124:	b	443734 <ferror@plt+0x3fea4>
  443128:	str	xzr, [sp, #136]
  44312c:	add	x0, sp, #0x50
  443130:	ldr	x2, [sp, #16]
  443134:	mov	x1, x0
  443138:	ldr	x0, [sp, #32]
  44313c:	bl	442fb4 <ferror@plt+0x3f724>
  443140:	cmp	w0, #0x0
  443144:	b.ne	443150 <ferror@plt+0x3f8c0>  // b.any
  443148:	mov	x0, #0x0                   	// #0
  44314c:	b	443734 <ferror@plt+0x3fea4>
  443150:	ldr	w1, [sp, #80]
  443154:	ldr	x0, [sp, #24]
  443158:	ldr	w0, [x0]
  44315c:	cmp	w1, w0
  443160:	b.ne	443184 <ferror@plt+0x3f8f4>  // b.any
  443164:	ldr	w1, [sp, #84]
  443168:	ldr	x0, [sp, #24]
  44316c:	add	x0, x0, #0x4
  443170:	ldr	w0, [x0]
  443174:	cmp	w1, w0
  443178:	b.ne	443184 <ferror@plt+0x3f8f4>  // b.any
  44317c:	mov	w0, #0x1                   	// #1
  443180:	b	443188 <ferror@plt+0x3f8f8>
  443184:	mov	w0, #0x0                   	// #0
  443188:	str	w0, [sp, #124]
  44318c:	ldr	x0, [sp, #32]
  443190:	ldr	x0, [x0]
  443194:	ldrb	w0, [x0]
  443198:	cmp	w0, #0x3d
  44319c:	b.ne	4431e0 <ferror@plt+0x3f950>  // b.any
  4431a0:	ldr	x0, [sp, #32]
  4431a4:	ldr	x1, [sp, #128]
  4431a8:	str	x1, [x0]
  4431ac:	ldr	x5, [sp, #16]
  4431b0:	mov	x4, #0x0                   	// #0
  4431b4:	ldr	x3, [sp, #32]
  4431b8:	mov	x2, #0x0                   	// #0
  4431bc:	ldr	x1, [sp, #48]
  4431c0:	ldr	x0, [sp, #56]
  4431c4:	bl	4422a4 <ferror@plt+0x3ea14>
  4431c8:	str	x0, [sp, #136]
  4431cc:	ldr	x0, [sp, #136]
  4431d0:	cmp	x0, #0x0
  4431d4:	b.ne	4431e0 <ferror@plt+0x3f950>  // b.any
  4431d8:	mov	x0, #0x0                   	// #0
  4431dc:	b	443734 <ferror@plt+0x3fea4>
  4431e0:	ldr	x0, [sp, #32]
  4431e4:	ldr	x0, [x0]
  4431e8:	ldrb	w0, [x0]
  4431ec:	cmp	w0, #0x3b
  4431f0:	b.ne	443208 <ferror@plt+0x3f978>  // b.any
  4431f4:	ldr	x0, [sp, #32]
  4431f8:	ldr	x0, [x0]
  4431fc:	add	x1, x0, #0x1
  443200:	ldr	x0, [sp, #32]
  443204:	str	x1, [x0]
  443208:	ldr	x0, [sp, #32]
  44320c:	ldr	x0, [x0]
  443210:	str	x0, [sp, #112]
  443214:	add	x0, sp, #0x4c
  443218:	ldr	x2, [sp, #16]
  44321c:	mov	x1, x0
  443220:	ldr	x0, [sp, #32]
  443224:	bl	440844 <ferror@plt+0x3cfb4>
  443228:	str	x0, [sp, #104]
  44322c:	ldr	x0, [sp, #32]
  443230:	ldr	x0, [x0]
  443234:	ldrb	w0, [x0]
  443238:	cmp	w0, #0x3b
  44323c:	b.eq	443250 <ferror@plt+0x3f9c0>  // b.none
  443240:	ldr	x0, [sp, #128]
  443244:	bl	440944 <ferror@plt+0x3d0b4>
  443248:	mov	x0, #0x0                   	// #0
  44324c:	b	443734 <ferror@plt+0x3fea4>
  443250:	ldr	x0, [sp, #32]
  443254:	ldr	x0, [x0]
  443258:	add	x1, x0, #0x1
  44325c:	ldr	x0, [sp, #32]
  443260:	str	x1, [x0]
  443264:	ldr	x0, [sp, #32]
  443268:	ldr	x0, [x0]
  44326c:	str	x0, [sp, #96]
  443270:	add	x0, sp, #0x48
  443274:	ldr	x2, [sp, #16]
  443278:	mov	x1, x0
  44327c:	ldr	x0, [sp, #32]
  443280:	bl	440844 <ferror@plt+0x3cfb4>
  443284:	str	x0, [sp, #88]
  443288:	ldr	x0, [sp, #32]
  44328c:	ldr	x0, [x0]
  443290:	ldrb	w0, [x0]
  443294:	cmp	w0, #0x3b
  443298:	b.eq	4432ac <ferror@plt+0x3fa1c>  // b.none
  44329c:	ldr	x0, [sp, #128]
  4432a0:	bl	440944 <ferror@plt+0x3d0b4>
  4432a4:	mov	x0, #0x0                   	// #0
  4432a8:	b	443734 <ferror@plt+0x3fea4>
  4432ac:	ldr	x0, [sp, #32]
  4432b0:	ldr	x0, [x0]
  4432b4:	add	x1, x0, #0x1
  4432b8:	ldr	x0, [sp, #32]
  4432bc:	str	x1, [x0]
  4432c0:	ldr	w0, [sp, #76]
  4432c4:	cmp	w0, #0x0
  4432c8:	b.ne	4432d8 <ferror@plt+0x3fa48>  // b.any
  4432cc:	ldr	w0, [sp, #72]
  4432d0:	cmp	w0, #0x0
  4432d4:	b.eq	443390 <ferror@plt+0x3fb00>  // b.none
  4432d8:	ldr	x0, [sp, #136]
  4432dc:	cmp	x0, #0x0
  4432e0:	b.ne	443378 <ferror@plt+0x3fae8>  // b.any
  4432e4:	mov	x2, #0x18                  	// #24
  4432e8:	adrp	x0, 463000 <warn@@Base+0x15330>
  4432ec:	add	x1, x0, #0x2a8
  4432f0:	ldr	x0, [sp, #112]
  4432f4:	bl	403210 <strncmp@plt>
  4432f8:	cmp	w0, #0x0
  4432fc:	b.ne	443330 <ferror@plt+0x3faa0>  // b.any
  443300:	mov	x2, #0x17                  	// #23
  443304:	adrp	x0, 463000 <warn@@Base+0x15330>
  443308:	add	x1, x0, #0x2c8
  44330c:	ldr	x0, [sp, #96]
  443310:	bl	403210 <strncmp@plt>
  443314:	cmp	w0, #0x0
  443318:	b.ne	443330 <ferror@plt+0x3faa0>  // b.any
  44331c:	mov	w2, #0x0                   	// #0
  443320:	mov	w1, #0x8                   	// #8
  443324:	ldr	x0, [sp, #56]
  443328:	bl	43bd44 <ferror@plt+0x384b4>
  44332c:	b	443734 <ferror@plt+0x3fea4>
  443330:	ldr	w0, [sp, #76]
  443334:	cmp	w0, #0x0
  443338:	b.ne	443378 <ferror@plt+0x3fae8>  // b.any
  44333c:	ldr	x0, [sp, #104]
  443340:	cmp	x0, #0x0
  443344:	b.ne	443378 <ferror@plt+0x3fae8>  // b.any
  443348:	mov	x2, #0x18                  	// #24
  44334c:	adrp	x0, 463000 <warn@@Base+0x15330>
  443350:	add	x1, x0, #0x2e0
  443354:	ldr	x0, [sp, #96]
  443358:	bl	403210 <strncmp@plt>
  44335c:	cmp	w0, #0x0
  443360:	b.ne	443378 <ferror@plt+0x3fae8>  // b.any
  443364:	mov	w2, #0x1                   	// #1
  443368:	mov	w1, #0x8                   	// #8
  44336c:	ldr	x0, [sp, #56]
  443370:	bl	43bd44 <ferror@plt+0x384b4>
  443374:	b	443734 <ferror@plt+0x3fea4>
  443378:	adrp	x0, 462000 <warn@@Base+0x14330>
  44337c:	add	x0, x0, #0xf88
  443380:	bl	403840 <gettext@plt>
  443384:	mov	x1, x0
  443388:	ldr	x0, [sp, #128]
  44338c:	bl	44098c <ferror@plt+0x3d0fc>
  443390:	ldr	x0, [sp, #136]
  443394:	cmp	x0, #0x0
  443398:	b.ne	4436b4 <ferror@plt+0x3fe24>  // b.any
  44339c:	ldr	w0, [sp, #124]
  4433a0:	cmp	w0, #0x0
  4433a4:	b.eq	4433cc <ferror@plt+0x3fb3c>  // b.none
  4433a8:	ldr	x0, [sp, #104]
  4433ac:	cmp	x0, #0x0
  4433b0:	b.ne	4433cc <ferror@plt+0x3fb3c>  // b.any
  4433b4:	ldr	x0, [sp, #88]
  4433b8:	cmp	x0, #0x0
  4433bc:	b.ne	4433cc <ferror@plt+0x3fb3c>  // b.any
  4433c0:	ldr	x0, [sp, #56]
  4433c4:	bl	43bd18 <ferror@plt+0x38488>
  4433c8:	b	443734 <ferror@plt+0x3fea4>
  4433cc:	ldr	w0, [sp, #124]
  4433d0:	cmp	w0, #0x0
  4433d4:	b.eq	443404 <ferror@plt+0x3fb74>  // b.none
  4433d8:	ldr	x0, [sp, #88]
  4433dc:	cmp	x0, #0x0
  4433e0:	b.ne	443404 <ferror@plt+0x3fb74>  // b.any
  4433e4:	ldr	x0, [sp, #104]
  4433e8:	cmp	x0, #0x0
  4433ec:	b.le	443404 <ferror@plt+0x3fb74>
  4433f0:	ldr	x0, [sp, #104]
  4433f4:	mov	w1, w0
  4433f8:	ldr	x0, [sp, #56]
  4433fc:	bl	43be00 <ferror@plt+0x38570>
  443400:	b	443734 <ferror@plt+0x3fea4>
  443404:	ldr	x0, [sp, #88]
  443408:	cmp	x0, #0x0
  44340c:	b.ne	443430 <ferror@plt+0x3fba0>  // b.any
  443410:	ldr	x0, [sp, #104]
  443414:	cmp	x0, #0x0
  443418:	b.le	443430 <ferror@plt+0x3fba0>
  44341c:	ldr	x0, [sp, #104]
  443420:	mov	w1, w0
  443424:	ldr	x0, [sp, #56]
  443428:	bl	43bda0 <ferror@plt+0x38510>
  44342c:	b	443734 <ferror@plt+0x3fea4>
  443430:	ldr	x0, [sp, #104]
  443434:	cmp	x0, #0x0
  443438:	b.ne	4434c0 <ferror@plt+0x3fc30>  // b.any
  44343c:	ldr	x0, [sp, #88]
  443440:	cmn	x0, #0x1
  443444:	b.ne	4434c0 <ferror@plt+0x3fc30>  // b.any
  443448:	ldr	x0, [sp, #40]
  44344c:	cmp	x0, #0x0
  443450:	b.eq	4434ac <ferror@plt+0x3fc1c>  // b.none
  443454:	adrp	x0, 463000 <warn@@Base+0x15330>
  443458:	add	x1, x0, #0x300
  44345c:	ldr	x0, [sp, #40]
  443460:	bl	4034b0 <strcmp@plt>
  443464:	cmp	w0, #0x0
  443468:	b.ne	443480 <ferror@plt+0x3fbf0>  // b.any
  44346c:	mov	w2, #0x0                   	// #0
  443470:	mov	w1, #0x8                   	// #8
  443474:	ldr	x0, [sp, #56]
  443478:	bl	43bd44 <ferror@plt+0x384b4>
  44347c:	b	443734 <ferror@plt+0x3fea4>
  443480:	adrp	x0, 463000 <warn@@Base+0x15330>
  443484:	add	x1, x0, #0x310
  443488:	ldr	x0, [sp, #40]
  44348c:	bl	4034b0 <strcmp@plt>
  443490:	cmp	w0, #0x0
  443494:	b.ne	4434ac <ferror@plt+0x3fc1c>  // b.any
  443498:	mov	w2, #0x1                   	// #1
  44349c:	mov	w1, #0x8                   	// #8
  4434a0:	ldr	x0, [sp, #56]
  4434a4:	bl	43bd44 <ferror@plt+0x384b4>
  4434a8:	b	443734 <ferror@plt+0x3fea4>
  4434ac:	mov	w2, #0x1                   	// #1
  4434b0:	mov	w1, #0x4                   	// #4
  4434b4:	ldr	x0, [sp, #56]
  4434b8:	bl	43bd44 <ferror@plt+0x384b4>
  4434bc:	b	443734 <ferror@plt+0x3fea4>
  4434c0:	ldr	w0, [sp, #124]
  4434c4:	cmp	w0, #0x0
  4434c8:	b.eq	4434f8 <ferror@plt+0x3fc68>  // b.none
  4434cc:	ldr	x0, [sp, #104]
  4434d0:	cmp	x0, #0x0
  4434d4:	b.ne	4434f8 <ferror@plt+0x3fc68>  // b.any
  4434d8:	ldr	x0, [sp, #88]
  4434dc:	cmp	x0, #0x7f
  4434e0:	b.ne	4434f8 <ferror@plt+0x3fc68>  // b.any
  4434e4:	mov	w2, #0x0                   	// #0
  4434e8:	mov	w1, #0x1                   	// #1
  4434ec:	ldr	x0, [sp, #56]
  4434f0:	bl	43bd44 <ferror@plt+0x384b4>
  4434f4:	b	443734 <ferror@plt+0x3fea4>
  4434f8:	ldr	x0, [sp, #104]
  4434fc:	cmp	x0, #0x0
  443500:	b.ne	4435b4 <ferror@plt+0x3fd24>  // b.any
  443504:	ldr	x0, [sp, #88]
  443508:	cmp	x0, #0x0
  44350c:	b.ge	44352c <ferror@plt+0x3fc9c>  // b.tcont
  443510:	ldr	x0, [sp, #88]
  443514:	neg	w0, w0
  443518:	mov	w2, #0x1                   	// #1
  44351c:	mov	w1, w0
  443520:	ldr	x0, [sp, #56]
  443524:	bl	43bd44 <ferror@plt+0x384b4>
  443528:	b	443734 <ferror@plt+0x3fea4>
  44352c:	ldr	x0, [sp, #88]
  443530:	cmp	x0, #0xff
  443534:	b.ne	44354c <ferror@plt+0x3fcbc>  // b.any
  443538:	mov	w2, #0x1                   	// #1
  44353c:	mov	w1, #0x1                   	// #1
  443540:	ldr	x0, [sp, #56]
  443544:	bl	43bd44 <ferror@plt+0x384b4>
  443548:	b	443734 <ferror@plt+0x3fea4>
  44354c:	ldr	x1, [sp, #88]
  443550:	mov	x0, #0xffff                	// #65535
  443554:	cmp	x1, x0
  443558:	b.ne	443570 <ferror@plt+0x3fce0>  // b.any
  44355c:	mov	w2, #0x1                   	// #1
  443560:	mov	w1, #0x2                   	// #2
  443564:	ldr	x0, [sp, #56]
  443568:	bl	43bd44 <ferror@plt+0x384b4>
  44356c:	b	443734 <ferror@plt+0x3fea4>
  443570:	ldr	x1, [sp, #88]
  443574:	mov	x0, #0xffffffff            	// #4294967295
  443578:	cmp	x1, x0
  44357c:	b.ne	443594 <ferror@plt+0x3fd04>  // b.any
  443580:	mov	w2, #0x1                   	// #1
  443584:	mov	w1, #0x4                   	// #4
  443588:	ldr	x0, [sp, #56]
  44358c:	bl	43bd44 <ferror@plt+0x384b4>
  443590:	b	443734 <ferror@plt+0x3fea4>
  443594:	ldr	x0, [sp, #88]
  443598:	cmn	x0, #0x1
  44359c:	b.ne	4436b4 <ferror@plt+0x3fe24>  // b.any
  4435a0:	mov	w2, #0x1                   	// #1
  4435a4:	mov	w1, #0x8                   	// #8
  4435a8:	ldr	x0, [sp, #56]
  4435ac:	bl	43bd44 <ferror@plt+0x384b4>
  4435b0:	b	443734 <ferror@plt+0x3fea4>
  4435b4:	ldr	x0, [sp, #88]
  4435b8:	cmp	x0, #0x0
  4435bc:	b.ne	443600 <ferror@plt+0x3fd70>  // b.any
  4435c0:	ldr	x0, [sp, #104]
  4435c4:	cmp	x0, #0x0
  4435c8:	b.ge	443600 <ferror@plt+0x3fd70>  // b.tcont
  4435cc:	ldr	w0, [sp, #124]
  4435d0:	cmp	w0, #0x0
  4435d4:	b.ne	4435e4 <ferror@plt+0x3fd54>  // b.any
  4435d8:	ldr	x0, [sp, #104]
  4435dc:	cmn	x0, #0x8
  4435e0:	b.ne	443600 <ferror@plt+0x3fd70>  // b.any
  4435e4:	ldr	x0, [sp, #104]
  4435e8:	neg	w0, w0
  4435ec:	mov	w2, #0x1                   	// #1
  4435f0:	mov	w1, w0
  4435f4:	ldr	x0, [sp, #56]
  4435f8:	bl	43bd44 <ferror@plt+0x384b4>
  4435fc:	b	443734 <ferror@plt+0x3fea4>
  443600:	ldr	x0, [sp, #88]
  443604:	mvn	x0, x0
  443608:	ldr	x1, [sp, #104]
  44360c:	cmp	x1, x0
  443610:	b.eq	443628 <ferror@plt+0x3fd98>  // b.none
  443614:	ldr	x0, [sp, #88]
  443618:	add	x0, x0, #0x1
  44361c:	ldr	x1, [sp, #104]
  443620:	cmp	x1, x0
  443624:	b.ne	4436b4 <ferror@plt+0x3fe24>  // b.any
  443628:	ldr	x0, [sp, #88]
  44362c:	cmp	x0, #0x7f
  443630:	b.ne	443648 <ferror@plt+0x3fdb8>  // b.any
  443634:	mov	w2, #0x0                   	// #0
  443638:	mov	w1, #0x1                   	// #1
  44363c:	ldr	x0, [sp, #56]
  443640:	bl	43bd44 <ferror@plt+0x384b4>
  443644:	b	443734 <ferror@plt+0x3fea4>
  443648:	ldr	x1, [sp, #88]
  44364c:	mov	x0, #0x7fff                	// #32767
  443650:	cmp	x1, x0
  443654:	b.ne	44366c <ferror@plt+0x3fddc>  // b.any
  443658:	mov	w2, #0x0                   	// #0
  44365c:	mov	w1, #0x2                   	// #2
  443660:	ldr	x0, [sp, #56]
  443664:	bl	43bd44 <ferror@plt+0x384b4>
  443668:	b	443734 <ferror@plt+0x3fea4>
  44366c:	ldr	x1, [sp, #88]
  443670:	mov	x0, #0x7fffffff            	// #2147483647
  443674:	cmp	x1, x0
  443678:	b.ne	443690 <ferror@plt+0x3fe00>  // b.any
  44367c:	mov	w2, #0x0                   	// #0
  443680:	mov	w1, #0x4                   	// #4
  443684:	ldr	x0, [sp, #56]
  443688:	bl	43bd44 <ferror@plt+0x384b4>
  44368c:	b	443734 <ferror@plt+0x3fea4>
  443690:	ldr	x1, [sp, #88]
  443694:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  443698:	cmp	x1, x0
  44369c:	b.ne	4436b4 <ferror@plt+0x3fe24>  // b.any
  4436a0:	mov	w2, #0x0                   	// #0
  4436a4:	mov	w1, #0x8                   	// #8
  4436a8:	ldr	x0, [sp, #56]
  4436ac:	bl	43bd44 <ferror@plt+0x384b4>
  4436b0:	b	443734 <ferror@plt+0x3fea4>
  4436b4:	ldr	w0, [sp, #124]
  4436b8:	cmp	w0, #0x0
  4436bc:	b.eq	4436d0 <ferror@plt+0x3fe40>  // b.none
  4436c0:	ldr	x0, [sp, #128]
  4436c4:	bl	440944 <ferror@plt+0x3d0b4>
  4436c8:	mov	x0, #0x0                   	// #0
  4436cc:	b	443734 <ferror@plt+0x3fea4>
  4436d0:	add	x0, sp, #0x50
  4436d4:	mov	x2, x0
  4436d8:	ldr	x1, [sp, #48]
  4436dc:	ldr	x0, [sp, #56]
  4436e0:	bl	446458 <ferror@plt+0x42bc8>
  4436e4:	str	x0, [sp, #136]
  4436e8:	ldr	x0, [sp, #136]
  4436ec:	cmp	x0, #0x0
  4436f0:	b.ne	443720 <ferror@plt+0x3fe90>  // b.any
  4436f4:	adrp	x0, 463000 <warn@@Base+0x15330>
  4436f8:	add	x0, x0, #0x328
  4436fc:	bl	403840 <gettext@plt>
  443700:	mov	x1, x0
  443704:	ldr	x0, [sp, #128]
  443708:	bl	44098c <ferror@plt+0x3d0fc>
  44370c:	mov	w2, #0x0                   	// #0
  443710:	mov	w1, #0x4                   	// #4
  443714:	ldr	x0, [sp, #56]
  443718:	bl	43bd44 <ferror@plt+0x384b4>
  44371c:	str	x0, [sp, #136]
  443720:	ldr	x3, [sp, #88]
  443724:	ldr	x2, [sp, #104]
  443728:	ldr	x1, [sp, #136]
  44372c:	ldr	x0, [sp, #56]
  443730:	bl	43c20c <ferror@plt+0x3897c>
  443734:	ldp	x29, x30, [sp], #144
  443738:	ret
  44373c:	stp	x29, x30, [sp, #-80]!
  443740:	mov	x29, sp
  443744:	str	x0, [sp, #40]
  443748:	str	x1, [sp, #32]
  44374c:	str	x2, [sp, #24]
  443750:	ldr	x0, [sp, #32]
  443754:	ldr	x0, [x0]
  443758:	str	x0, [sp, #64]
  44375c:	ldr	x1, [sp, #64]
  443760:	ldr	x0, [sp, #24]
  443764:	cmp	x1, x0
  443768:	b.cc	443774 <ferror@plt+0x3fee4>  // b.lo, b.ul, b.last
  44376c:	mov	x0, #0x0                   	// #0
  443770:	b	443918 <ferror@plt+0x40088>
  443774:	ldr	x0, [sp, #32]
  443778:	ldr	x0, [x0]
  44377c:	ldrb	w0, [x0]
  443780:	cmp	w0, #0x73
  443784:	b.eq	443794 <ferror@plt+0x3ff04>  // b.none
  443788:	cmp	w0, #0x75
  44378c:	b.eq	44379c <ferror@plt+0x3ff0c>  // b.none
  443790:	b	4437a8 <ferror@plt+0x3ff18>
  443794:	str	wzr, [sp, #76]
  443798:	b	4437b8 <ferror@plt+0x3ff28>
  44379c:	mov	w0, #0x1                   	// #1
  4437a0:	str	w0, [sp, #76]
  4437a4:	b	4437b8 <ferror@plt+0x3ff28>
  4437a8:	ldr	x0, [sp, #64]
  4437ac:	bl	440944 <ferror@plt+0x3d0b4>
  4437b0:	mov	x0, #0x0                   	// #0
  4437b4:	b	443918 <ferror@plt+0x40088>
  4437b8:	ldr	x0, [sp, #32]
  4437bc:	ldr	x0, [x0]
  4437c0:	add	x1, x0, #0x1
  4437c4:	ldr	x0, [sp, #32]
  4437c8:	str	x1, [x0]
  4437cc:	ldr	x0, [sp, #32]
  4437d0:	ldr	x0, [x0]
  4437d4:	ldrb	w0, [x0]
  4437d8:	cmp	w0, #0x63
  4437dc:	b.eq	443808 <ferror@plt+0x3ff78>  // b.none
  4437e0:	ldr	x0, [sp, #32]
  4437e4:	ldr	x0, [x0]
  4437e8:	ldrb	w0, [x0]
  4437ec:	cmp	w0, #0x62
  4437f0:	b.eq	443808 <ferror@plt+0x3ff78>  // b.none
  4437f4:	ldr	x0, [sp, #32]
  4437f8:	ldr	x0, [x0]
  4437fc:	ldrb	w0, [x0]
  443800:	cmp	w0, #0x76
  443804:	b.ne	44381c <ferror@plt+0x3ff8c>  // b.any
  443808:	ldr	x0, [sp, #32]
  44380c:	ldr	x0, [x0]
  443810:	add	x1, x0, #0x1
  443814:	ldr	x0, [sp, #32]
  443818:	str	x1, [x0]
  44381c:	ldr	x2, [sp, #24]
  443820:	mov	x1, #0x0                   	// #0
  443824:	ldr	x0, [sp, #32]
  443828:	bl	440844 <ferror@plt+0x3cfb4>
  44382c:	ldr	x0, [sp, #32]
  443830:	ldr	x0, [x0]
  443834:	ldrb	w0, [x0]
  443838:	cmp	w0, #0x3b
  44383c:	b.eq	443850 <ferror@plt+0x3ffc0>  // b.none
  443840:	ldr	x0, [sp, #64]
  443844:	bl	440944 <ferror@plt+0x3d0b4>
  443848:	mov	x0, #0x0                   	// #0
  44384c:	b	443918 <ferror@plt+0x40088>
  443850:	ldr	x0, [sp, #32]
  443854:	ldr	x0, [x0]
  443858:	add	x1, x0, #0x1
  44385c:	ldr	x0, [sp, #32]
  443860:	str	x1, [x0]
  443864:	ldr	x2, [sp, #24]
  443868:	mov	x1, #0x0                   	// #0
  44386c:	ldr	x0, [sp, #32]
  443870:	bl	440844 <ferror@plt+0x3cfb4>
  443874:	ldr	x0, [sp, #32]
  443878:	ldr	x0, [x0]
  44387c:	ldrb	w0, [x0]
  443880:	cmp	w0, #0x3b
  443884:	b.eq	443898 <ferror@plt+0x40008>  // b.none
  443888:	ldr	x0, [sp, #64]
  44388c:	bl	440944 <ferror@plt+0x3d0b4>
  443890:	mov	x0, #0x0                   	// #0
  443894:	b	443918 <ferror@plt+0x40088>
  443898:	ldr	x0, [sp, #32]
  44389c:	ldr	x0, [x0]
  4438a0:	add	x1, x0, #0x1
  4438a4:	ldr	x0, [sp, #32]
  4438a8:	str	x1, [x0]
  4438ac:	ldr	x2, [sp, #24]
  4438b0:	mov	x1, #0x0                   	// #0
  4438b4:	ldr	x0, [sp, #32]
  4438b8:	bl	440844 <ferror@plt+0x3cfb4>
  4438bc:	str	x0, [sp, #56]
  4438c0:	ldr	x0, [sp, #32]
  4438c4:	ldr	x0, [x0]
  4438c8:	ldrb	w0, [x0]
  4438cc:	cmp	w0, #0x3b
  4438d0:	b.ne	4438e8 <ferror@plt+0x40058>  // b.any
  4438d4:	ldr	x0, [sp, #32]
  4438d8:	ldr	x0, [x0]
  4438dc:	add	x1, x0, #0x1
  4438e0:	ldr	x0, [sp, #32]
  4438e4:	str	x1, [x0]
  4438e8:	ldr	x0, [sp, #56]
  4438ec:	cmp	x0, #0x0
  4438f0:	b.ne	443900 <ferror@plt+0x40070>  // b.any
  4438f4:	ldr	x0, [sp, #40]
  4438f8:	bl	43bd18 <ferror@plt+0x38488>
  4438fc:	b	443918 <ferror@plt+0x40088>
  443900:	ldr	x0, [sp, #56]
  443904:	lsr	x0, x0, #3
  443908:	ldr	w2, [sp, #76]
  44390c:	mov	w1, w0
  443910:	ldr	x0, [sp, #40]
  443914:	bl	43bd44 <ferror@plt+0x384b4>
  443918:	ldp	x29, x30, [sp], #80
  44391c:	ret
  443920:	stp	x29, x30, [sp, #-80]!
  443924:	mov	x29, sp
  443928:	str	x0, [sp, #40]
  44392c:	str	x1, [sp, #32]
  443930:	str	x2, [sp, #24]
  443934:	ldr	x0, [sp, #32]
  443938:	ldr	x0, [x0]
  44393c:	str	x0, [sp, #72]
  443940:	ldr	x1, [sp, #72]
  443944:	ldr	x0, [sp, #24]
  443948:	cmp	x1, x0
  44394c:	b.cc	443958 <ferror@plt+0x400c8>  // b.lo, b.ul, b.last
  443950:	mov	x0, #0x0                   	// #0
  443954:	b	443a10 <ferror@plt+0x40180>
  443958:	ldr	x2, [sp, #24]
  44395c:	mov	x1, #0x0                   	// #0
  443960:	ldr	x0, [sp, #32]
  443964:	bl	440844 <ferror@plt+0x3cfb4>
  443968:	str	x0, [sp, #64]
  44396c:	ldr	x0, [sp, #32]
  443970:	ldr	x0, [x0]
  443974:	ldrb	w0, [x0]
  443978:	cmp	w0, #0x3b
  44397c:	b.eq	443990 <ferror@plt+0x40100>  // b.none
  443980:	ldr	x0, [sp, #72]
  443984:	bl	440944 <ferror@plt+0x3d0b4>
  443988:	mov	x0, #0x0                   	// #0
  44398c:	b	443a10 <ferror@plt+0x40180>
  443990:	ldr	x2, [sp, #24]
  443994:	mov	x1, #0x0                   	// #0
  443998:	ldr	x0, [sp, #32]
  44399c:	bl	440844 <ferror@plt+0x3cfb4>
  4439a0:	str	x0, [sp, #56]
  4439a4:	ldr	x0, [sp, #32]
  4439a8:	ldr	x0, [x0]
  4439ac:	ldrb	w0, [x0]
  4439b0:	cmp	w0, #0x3b
  4439b4:	b.eq	4439c8 <ferror@plt+0x40138>  // b.none
  4439b8:	ldr	x0, [sp, #72]
  4439bc:	bl	440944 <ferror@plt+0x3d0b4>
  4439c0:	mov	x0, #0x0                   	// #0
  4439c4:	b	443a10 <ferror@plt+0x40180>
  4439c8:	ldr	x0, [sp, #64]
  4439cc:	cmp	x0, #0x3
  4439d0:	b.eq	4439ec <ferror@plt+0x4015c>  // b.none
  4439d4:	ldr	x0, [sp, #64]
  4439d8:	cmp	x0, #0x4
  4439dc:	b.eq	4439ec <ferror@plt+0x4015c>  // b.none
  4439e0:	ldr	x0, [sp, #64]
  4439e4:	cmp	x0, #0x5
  4439e8:	b.ne	443a00 <ferror@plt+0x40170>  // b.any
  4439ec:	ldr	x0, [sp, #56]
  4439f0:	mov	w1, w0
  4439f4:	ldr	x0, [sp, #40]
  4439f8:	bl	43be00 <ferror@plt+0x38570>
  4439fc:	b	443a10 <ferror@plt+0x40180>
  443a00:	ldr	x0, [sp, #56]
  443a04:	mov	w1, w0
  443a08:	ldr	x0, [sp, #40]
  443a0c:	bl	43bda0 <ferror@plt+0x38510>
  443a10:	ldp	x29, x30, [sp], #80
  443a14:	ret
  443a18:	stp	x29, x30, [sp, #-112]!
  443a1c:	mov	x29, sp
  443a20:	str	x0, [sp, #40]
  443a24:	str	x1, [sp, #32]
  443a28:	str	x2, [sp, #24]
  443a2c:	ldr	x0, [sp, #32]
  443a30:	ldr	x0, [x0]
  443a34:	str	x0, [sp, #72]
  443a38:	ldr	x1, [sp, #72]
  443a3c:	ldr	x0, [sp, #24]
  443a40:	cmp	x1, x0
  443a44:	b.cc	443a50 <ferror@plt+0x401c0>  // b.lo, b.ul, b.last
  443a48:	mov	x0, #0x0                   	// #0
  443a4c:	b	443d3c <ferror@plt+0x404ac>
  443a50:	ldr	x0, [sp, #32]
  443a54:	ldr	x0, [x0]
  443a58:	ldrb	w0, [x0]
  443a5c:	cmp	w0, #0x2d
  443a60:	b.ne	443adc <ferror@plt+0x4024c>  // b.any
  443a64:	b	443a7c <ferror@plt+0x401ec>
  443a68:	ldr	x0, [sp, #32]
  443a6c:	ldr	x0, [x0]
  443a70:	add	x1, x0, #0x1
  443a74:	ldr	x0, [sp, #32]
  443a78:	str	x1, [x0]
  443a7c:	ldr	x0, [sp, #32]
  443a80:	ldr	x0, [x0]
  443a84:	ldrb	w0, [x0]
  443a88:	cmp	w0, #0x3a
  443a8c:	b.eq	443aa4 <ferror@plt+0x40214>  // b.none
  443a90:	ldr	x0, [sp, #32]
  443a94:	ldr	x0, [x0]
  443a98:	ldrb	w0, [x0]
  443a9c:	cmp	w0, #0x0
  443aa0:	b.ne	443a68 <ferror@plt+0x401d8>  // b.any
  443aa4:	ldr	x0, [sp, #32]
  443aa8:	ldr	x0, [x0]
  443aac:	ldrb	w0, [x0]
  443ab0:	cmp	w0, #0x0
  443ab4:	b.ne	443ac8 <ferror@plt+0x40238>  // b.any
  443ab8:	ldr	x0, [sp, #72]
  443abc:	bl	440944 <ferror@plt+0x3d0b4>
  443ac0:	mov	x0, #0x0                   	// #0
  443ac4:	b	443d3c <ferror@plt+0x404ac>
  443ac8:	ldr	x0, [sp, #32]
  443acc:	ldr	x0, [x0]
  443ad0:	add	x1, x0, #0x1
  443ad4:	ldr	x0, [sp, #32]
  443ad8:	str	x1, [x0]
  443adc:	mov	w0, #0xa                   	// #10
  443ae0:	str	w0, [sp, #88]
  443ae4:	ldr	w0, [sp, #88]
  443ae8:	lsl	x0, x0, #3
  443aec:	bl	403290 <xmalloc@plt>
  443af0:	str	x0, [sp, #104]
  443af4:	ldr	w0, [sp, #88]
  443af8:	lsl	x0, x0, #3
  443afc:	bl	403290 <xmalloc@plt>
  443b00:	str	x0, [sp, #96]
  443b04:	str	wzr, [sp, #92]
  443b08:	b	443ca0 <ferror@plt+0x40410>
  443b0c:	ldr	x0, [sp, #32]
  443b10:	ldr	x0, [x0]
  443b14:	str	x0, [sp, #80]
  443b18:	b	443b28 <ferror@plt+0x40298>
  443b1c:	ldr	x0, [sp, #80]
  443b20:	add	x0, x0, #0x1
  443b24:	str	x0, [sp, #80]
  443b28:	ldr	x0, [sp, #80]
  443b2c:	ldrb	w0, [x0]
  443b30:	cmp	w0, #0x3a
  443b34:	b.eq	443b48 <ferror@plt+0x402b8>  // b.none
  443b38:	ldr	x0, [sp, #80]
  443b3c:	ldrb	w0, [x0]
  443b40:	cmp	w0, #0x0
  443b44:	b.ne	443b1c <ferror@plt+0x4028c>  // b.any
  443b48:	ldr	x0, [sp, #80]
  443b4c:	ldrb	w0, [x0]
  443b50:	cmp	w0, #0x0
  443b54:	b.ne	443b78 <ferror@plt+0x402e8>  // b.any
  443b58:	ldr	x0, [sp, #72]
  443b5c:	bl	440944 <ferror@plt+0x3d0b4>
  443b60:	ldr	x0, [sp, #104]
  443b64:	bl	403510 <free@plt>
  443b68:	ldr	x0, [sp, #96]
  443b6c:	bl	403510 <free@plt>
  443b70:	mov	x0, #0x0                   	// #0
  443b74:	b	443d3c <ferror@plt+0x404ac>
  443b78:	ldr	x0, [sp, #32]
  443b7c:	ldr	x2, [x0]
  443b80:	ldr	x0, [sp, #32]
  443b84:	ldr	x0, [x0]
  443b88:	ldr	x1, [sp, #80]
  443b8c:	sub	x0, x1, x0
  443b90:	mov	w1, w0
  443b94:	mov	x0, x2
  443b98:	bl	4407f0 <ferror@plt+0x3cf60>
  443b9c:	str	x0, [sp, #64]
  443ba0:	ldr	x0, [sp, #80]
  443ba4:	add	x1, x0, #0x1
  443ba8:	ldr	x0, [sp, #32]
  443bac:	str	x1, [x0]
  443bb0:	ldr	x2, [sp, #24]
  443bb4:	mov	x1, #0x0                   	// #0
  443bb8:	ldr	x0, [sp, #32]
  443bbc:	bl	440844 <ferror@plt+0x3cfb4>
  443bc0:	str	x0, [sp, #56]
  443bc4:	ldr	x0, [sp, #32]
  443bc8:	ldr	x0, [x0]
  443bcc:	ldrb	w0, [x0]
  443bd0:	cmp	w0, #0x2c
  443bd4:	b.eq	443c00 <ferror@plt+0x40370>  // b.none
  443bd8:	ldr	x0, [sp, #72]
  443bdc:	bl	440944 <ferror@plt+0x3d0b4>
  443be0:	ldr	x0, [sp, #64]
  443be4:	bl	403510 <free@plt>
  443be8:	ldr	x0, [sp, #104]
  443bec:	bl	403510 <free@plt>
  443bf0:	ldr	x0, [sp, #96]
  443bf4:	bl	403510 <free@plt>
  443bf8:	mov	x0, #0x0                   	// #0
  443bfc:	b	443d3c <ferror@plt+0x404ac>
  443c00:	ldr	x0, [sp, #32]
  443c04:	ldr	x0, [x0]
  443c08:	add	x1, x0, #0x1
  443c0c:	ldr	x0, [sp, #32]
  443c10:	str	x1, [x0]
  443c14:	ldr	w0, [sp, #92]
  443c18:	add	w0, w0, #0x1
  443c1c:	ldr	w1, [sp, #88]
  443c20:	cmp	w1, w0
  443c24:	b.hi	443c64 <ferror@plt+0x403d4>  // b.pmore
  443c28:	ldr	w0, [sp, #88]
  443c2c:	add	w0, w0, #0xa
  443c30:	str	w0, [sp, #88]
  443c34:	ldr	w0, [sp, #88]
  443c38:	lsl	x0, x0, #3
  443c3c:	mov	x1, x0
  443c40:	ldr	x0, [sp, #104]
  443c44:	bl	4031e0 <xrealloc@plt>
  443c48:	str	x0, [sp, #104]
  443c4c:	ldr	w0, [sp, #88]
  443c50:	lsl	x0, x0, #3
  443c54:	mov	x1, x0
  443c58:	ldr	x0, [sp, #96]
  443c5c:	bl	4031e0 <xrealloc@plt>
  443c60:	str	x0, [sp, #96]
  443c64:	ldr	w0, [sp, #92]
  443c68:	lsl	x0, x0, #3
  443c6c:	ldr	x1, [sp, #104]
  443c70:	add	x0, x1, x0
  443c74:	ldr	x1, [sp, #64]
  443c78:	str	x1, [x0]
  443c7c:	ldr	w0, [sp, #92]
  443c80:	lsl	x0, x0, #3
  443c84:	ldr	x1, [sp, #96]
  443c88:	add	x0, x1, x0
  443c8c:	ldr	x1, [sp, #56]
  443c90:	str	x1, [x0]
  443c94:	ldr	w0, [sp, #92]
  443c98:	add	w0, w0, #0x1
  443c9c:	str	w0, [sp, #92]
  443ca0:	ldr	x0, [sp, #32]
  443ca4:	ldr	x0, [x0]
  443ca8:	ldrb	w0, [x0]
  443cac:	cmp	w0, #0x0
  443cb0:	b.eq	443cdc <ferror@plt+0x4044c>  // b.none
  443cb4:	ldr	x0, [sp, #32]
  443cb8:	ldr	x0, [x0]
  443cbc:	ldrb	w0, [x0]
  443cc0:	cmp	w0, #0x3b
  443cc4:	b.eq	443cdc <ferror@plt+0x4044c>  // b.none
  443cc8:	ldr	x0, [sp, #32]
  443ccc:	ldr	x0, [x0]
  443cd0:	ldrb	w0, [x0]
  443cd4:	cmp	w0, #0x2c
  443cd8:	b.ne	443b0c <ferror@plt+0x4027c>  // b.any
  443cdc:	ldr	w0, [sp, #92]
  443ce0:	lsl	x0, x0, #3
  443ce4:	ldr	x1, [sp, #104]
  443ce8:	add	x0, x1, x0
  443cec:	str	xzr, [x0]
  443cf0:	ldr	w0, [sp, #92]
  443cf4:	lsl	x0, x0, #3
  443cf8:	ldr	x1, [sp, #96]
  443cfc:	add	x0, x1, x0
  443d00:	str	xzr, [x0]
  443d04:	ldr	x0, [sp, #32]
  443d08:	ldr	x0, [x0]
  443d0c:	ldrb	w0, [x0]
  443d10:	cmp	w0, #0x3b
  443d14:	b.ne	443d2c <ferror@plt+0x4049c>  // b.any
  443d18:	ldr	x0, [sp, #32]
  443d1c:	ldr	x0, [x0]
  443d20:	add	x1, x0, #0x1
  443d24:	ldr	x0, [sp, #32]
  443d28:	str	x1, [x0]
  443d2c:	ldr	x2, [sp, #96]
  443d30:	ldr	x1, [sp, #104]
  443d34:	ldr	x0, [sp, #40]
  443d38:	bl	43bfc8 <ferror@plt+0x38738>
  443d3c:	ldp	x29, x30, [sp], #112
  443d40:	ret
  443d44:	stp	x29, x30, [sp, #-144]!
  443d48:	mov	x29, sp
  443d4c:	str	x0, [sp, #72]
  443d50:	str	x1, [sp, #64]
  443d54:	str	x2, [sp, #56]
  443d58:	str	x3, [sp, #48]
  443d5c:	str	w4, [sp, #44]
  443d60:	str	x5, [sp, #32]
  443d64:	str	x6, [sp, #24]
  443d68:	str	xzr, [sp, #120]
  443d6c:	ldr	x2, [sp, #24]
  443d70:	mov	x1, #0x0                   	// #0
  443d74:	ldr	x0, [sp, #48]
  443d78:	bl	440844 <ferror@plt+0x3cfb4>
  443d7c:	str	x0, [sp, #136]
  443d80:	add	x0, sp, #0x80
  443d84:	ldr	x4, [sp, #24]
  443d88:	mov	x3, x0
  443d8c:	ldr	x2, [sp, #48]
  443d90:	ldr	x1, [sp, #64]
  443d94:	ldr	x0, [sp, #72]
  443d98:	bl	443ee0 <ferror@plt+0x40650>
  443d9c:	cmp	w0, #0x0
  443da0:	b.eq	443e2c <ferror@plt+0x4059c>  // b.none
  443da4:	add	x1, sp, #0x74
  443da8:	add	x0, sp, #0x78
  443dac:	ldr	x5, [sp, #24]
  443db0:	mov	x4, x1
  443db4:	mov	x3, x0
  443db8:	ldr	x2, [sp, #48]
  443dbc:	ldr	x1, [sp, #64]
  443dc0:	ldr	x0, [sp, #72]
  443dc4:	bl	444238 <ferror@plt+0x409a8>
  443dc8:	cmp	w0, #0x0
  443dcc:	b.eq	443e2c <ferror@plt+0x4059c>  // b.none
  443dd0:	add	x0, sp, #0x68
  443dd4:	ldr	x6, [sp, #24]
  443dd8:	mov	x5, x0
  443ddc:	ldr	x4, [sp, #32]
  443de0:	ldr	x3, [sp, #48]
  443de4:	ldr	x2, [sp, #56]
  443de8:	ldr	x1, [sp, #64]
  443dec:	ldr	x0, [sp, #72]
  443df0:	bl	444ac8 <ferror@plt+0x41238>
  443df4:	cmp	w0, #0x0
  443df8:	b.eq	443e2c <ferror@plt+0x4059c>  // b.none
  443dfc:	add	x1, sp, #0x5c
  443e00:	add	x0, sp, #0x60
  443e04:	ldr	x6, [sp, #24]
  443e08:	mov	x5, x1
  443e0c:	mov	x4, x0
  443e10:	ldr	x3, [sp, #32]
  443e14:	ldr	x2, [sp, #48]
  443e18:	ldr	x1, [sp, #64]
  443e1c:	ldr	x0, [sp, #72]
  443e20:	bl	4458d0 <ferror@plt+0x42040>
  443e24:	cmp	w0, #0x0
  443e28:	b.ne	443e48 <ferror@plt+0x405b8>  // b.any
  443e2c:	ldr	x0, [sp, #120]
  443e30:	cmp	x0, #0x0
  443e34:	b.eq	443e40 <ferror@plt+0x405b0>  // b.none
  443e38:	ldr	x0, [sp, #120]
  443e3c:	bl	403510 <free@plt>
  443e40:	mov	x0, #0x0                   	// #0
  443e44:	b	443ed8 <ferror@plt+0x40648>
  443e48:	ldr	w0, [sp, #116]
  443e4c:	cmp	w0, #0x0
  443e50:	b.ne	443ea0 <ferror@plt+0x40610>  // b.any
  443e54:	ldr	x0, [sp, #128]
  443e58:	cmp	x0, #0x0
  443e5c:	b.ne	443ea0 <ferror@plt+0x40610>  // b.any
  443e60:	ldr	x0, [sp, #104]
  443e64:	cmp	x0, #0x0
  443e68:	b.ne	443ea0 <ferror@plt+0x40610>  // b.any
  443e6c:	ldr	x0, [sp, #96]
  443e70:	cmp	x0, #0x0
  443e74:	b.ne	443ea0 <ferror@plt+0x40610>  // b.any
  443e78:	ldr	w0, [sp, #92]
  443e7c:	cmp	w0, #0x0
  443e80:	b.ne	443ea0 <ferror@plt+0x40610>  // b.any
  443e84:	ldr	x0, [sp, #120]
  443e88:	mov	x3, x0
  443e8c:	ldr	x2, [sp, #136]
  443e90:	ldr	w1, [sp, #44]
  443e94:	ldr	x0, [sp, #72]
  443e98:	bl	43be30 <ferror@plt+0x385a0>
  443e9c:	b	443ed8 <ferror@plt+0x40648>
  443ea0:	ldr	x0, [sp, #120]
  443ea4:	ldr	x1, [sp, #128]
  443ea8:	ldr	x2, [sp, #104]
  443eac:	ldr	x3, [sp, #96]
  443eb0:	ldr	w4, [sp, #92]
  443eb4:	mov	w7, w4
  443eb8:	mov	x6, x3
  443ebc:	mov	x5, x2
  443ec0:	mov	x4, x1
  443ec4:	mov	x3, x0
  443ec8:	ldr	x2, [sp, #136]
  443ecc:	ldr	w1, [sp, #44]
  443ed0:	ldr	x0, [sp, #72]
  443ed4:	bl	43bed4 <ferror@plt+0x38644>
  443ed8:	ldp	x29, x30, [sp], #144
  443edc:	ret
  443ee0:	stp	x29, x30, [sp, #-144]!
  443ee4:	mov	x29, sp
  443ee8:	str	x19, [sp, #16]
  443eec:	str	x0, [sp, #72]
  443ef0:	str	x1, [sp, #64]
  443ef4:	str	x2, [sp, #56]
  443ef8:	str	x3, [sp, #48]
  443efc:	str	x4, [sp, #40]
  443f00:	ldr	x0, [sp, #48]
  443f04:	str	xzr, [x0]
  443f08:	ldr	x0, [sp, #56]
  443f0c:	ldr	x0, [x0]
  443f10:	str	x0, [sp, #120]
  443f14:	ldr	x1, [sp, #120]
  443f18:	ldr	x0, [sp, #40]
  443f1c:	cmp	x1, x0
  443f20:	b.cc	443f2c <ferror@plt+0x4069c>  // b.lo, b.ul, b.last
  443f24:	mov	w0, #0x0                   	// #0
  443f28:	b	44422c <ferror@plt+0x4099c>
  443f2c:	ldr	x0, [sp, #56]
  443f30:	ldr	x0, [x0]
  443f34:	ldrb	w0, [x0]
  443f38:	cmp	w0, #0x21
  443f3c:	b.eq	443f48 <ferror@plt+0x406b8>  // b.none
  443f40:	mov	w0, #0x1                   	// #1
  443f44:	b	44422c <ferror@plt+0x4099c>
  443f48:	ldr	x0, [sp, #56]
  443f4c:	ldr	x0, [x0]
  443f50:	add	x1, x0, #0x1
  443f54:	ldr	x0, [sp, #56]
  443f58:	str	x1, [x0]
  443f5c:	ldr	x2, [sp, #40]
  443f60:	mov	x1, #0x0                   	// #0
  443f64:	ldr	x0, [sp, #56]
  443f68:	bl	440844 <ferror@plt+0x3cfb4>
  443f6c:	str	w0, [sp, #116]
  443f70:	ldr	x0, [sp, #56]
  443f74:	ldr	x0, [x0]
  443f78:	ldrb	w0, [x0]
  443f7c:	cmp	w0, #0x2c
  443f80:	b.eq	443f94 <ferror@plt+0x40704>  // b.none
  443f84:	ldr	x0, [sp, #120]
  443f88:	bl	440944 <ferror@plt+0x3d0b4>
  443f8c:	mov	w0, #0x0                   	// #0
  443f90:	b	44422c <ferror@plt+0x4099c>
  443f94:	ldr	x0, [sp, #56]
  443f98:	ldr	x0, [x0]
  443f9c:	add	x1, x0, #0x1
  443fa0:	ldr	x0, [sp, #56]
  443fa4:	str	x1, [x0]
  443fa8:	ldr	w0, [sp, #116]
  443fac:	add	w0, w0, #0x1
  443fb0:	mov	w0, w0
  443fb4:	lsl	x0, x0, #3
  443fb8:	bl	403290 <xmalloc@plt>
  443fbc:	str	x0, [sp, #104]
  443fc0:	str	wzr, [sp, #140]
  443fc4:	b	4441f8 <ferror@plt+0x40968>
  443fc8:	ldr	x0, [sp, #56]
  443fcc:	ldr	x0, [x0]
  443fd0:	ldrb	w0, [x0]
  443fd4:	cmp	w0, #0x31
  443fd8:	b.eq	443ffc <ferror@plt+0x4076c>  // b.none
  443fdc:	cmp	w0, #0x31
  443fe0:	b.gt	444018 <ferror@plt+0x40788>
  443fe4:	cmp	w0, #0x0
  443fe8:	b.eq	444008 <ferror@plt+0x40778>  // b.none
  443fec:	cmp	w0, #0x30
  443ff0:	b.ne	444018 <ferror@plt+0x40788>  // b.any
  443ff4:	str	wzr, [sp, #136]
  443ff8:	b	444038 <ferror@plt+0x407a8>
  443ffc:	mov	w0, #0x1                   	// #1
  444000:	str	w0, [sp, #136]
  444004:	b	444038 <ferror@plt+0x407a8>
  444008:	ldr	x0, [sp, #120]
  44400c:	bl	440944 <ferror@plt+0x3d0b4>
  444010:	mov	w0, #0x0                   	// #0
  444014:	b	44422c <ferror@plt+0x4099c>
  444018:	adrp	x0, 463000 <warn@@Base+0x15330>
  44401c:	add	x0, x0, #0x340
  444020:	bl	403840 <gettext@plt>
  444024:	mov	x1, x0
  444028:	ldr	x0, [sp, #120]
  44402c:	bl	44098c <ferror@plt+0x3d0fc>
  444030:	str	wzr, [sp, #136]
  444034:	nop
  444038:	ldr	x0, [sp, #56]
  44403c:	ldr	x0, [x0]
  444040:	add	x1, x0, #0x1
  444044:	ldr	x0, [sp, #56]
  444048:	str	x1, [x0]
  44404c:	ldr	x0, [sp, #56]
  444050:	ldr	x0, [x0]
  444054:	ldrb	w0, [x0]
  444058:	cmp	w0, #0x32
  44405c:	b.eq	4440a0 <ferror@plt+0x40810>  // b.none
  444060:	cmp	w0, #0x32
  444064:	b.gt	4440b8 <ferror@plt+0x40828>
  444068:	cmp	w0, #0x31
  44406c:	b.eq	444094 <ferror@plt+0x40804>  // b.none
  444070:	cmp	w0, #0x31
  444074:	b.gt	4440b8 <ferror@plt+0x40828>
  444078:	cmp	w0, #0x0
  44407c:	b.eq	4440a8 <ferror@plt+0x40818>  // b.none
  444080:	cmp	w0, #0x30
  444084:	b.ne	4440b8 <ferror@plt+0x40828>  // b.any
  444088:	mov	w0, #0x2                   	// #2
  44408c:	str	w0, [sp, #132]
  444090:	b	4440d8 <ferror@plt+0x40848>
  444094:	mov	w0, #0x1                   	// #1
  444098:	str	w0, [sp, #132]
  44409c:	b	4440d8 <ferror@plt+0x40848>
  4440a0:	str	wzr, [sp, #132]
  4440a4:	b	4440d8 <ferror@plt+0x40848>
  4440a8:	ldr	x0, [sp, #120]
  4440ac:	bl	440944 <ferror@plt+0x3d0b4>
  4440b0:	mov	w0, #0x0                   	// #0
  4440b4:	b	44422c <ferror@plt+0x4099c>
  4440b8:	adrp	x0, 463000 <warn@@Base+0x15330>
  4440bc:	add	x0, x0, #0x368
  4440c0:	bl	403840 <gettext@plt>
  4440c4:	mov	x1, x0
  4440c8:	ldr	x0, [sp, #120]
  4440cc:	bl	44098c <ferror@plt+0x3d0fc>
  4440d0:	str	wzr, [sp, #132]
  4440d4:	nop
  4440d8:	ldr	x0, [sp, #56]
  4440dc:	ldr	x0, [x0]
  4440e0:	add	x1, x0, #0x1
  4440e4:	ldr	x0, [sp, #56]
  4440e8:	str	x1, [x0]
  4440ec:	ldr	x2, [sp, #40]
  4440f0:	mov	x1, #0x0                   	// #0
  4440f4:	ldr	x0, [sp, #56]
  4440f8:	bl	440844 <ferror@plt+0x3cfb4>
  4440fc:	str	x0, [sp, #96]
  444100:	ldr	x0, [sp, #56]
  444104:	ldr	x0, [x0]
  444108:	ldrb	w0, [x0]
  44410c:	cmp	w0, #0x2c
  444110:	b.eq	444124 <ferror@plt+0x40894>  // b.none
  444114:	ldr	x0, [sp, #120]
  444118:	bl	440944 <ferror@plt+0x3d0b4>
  44411c:	mov	w0, #0x0                   	// #0
  444120:	b	44422c <ferror@plt+0x4099c>
  444124:	ldr	x0, [sp, #56]
  444128:	ldr	x0, [x0]
  44412c:	add	x1, x0, #0x1
  444130:	ldr	x0, [sp, #56]
  444134:	str	x1, [x0]
  444138:	ldr	x5, [sp, #40]
  44413c:	mov	x4, #0x0                   	// #0
  444140:	ldr	x3, [sp, #56]
  444144:	mov	x2, #0x0                   	// #0
  444148:	ldr	x1, [sp, #64]
  44414c:	ldr	x0, [sp, #72]
  444150:	bl	4422a4 <ferror@plt+0x3ea14>
  444154:	str	x0, [sp, #88]
  444158:	ldr	x0, [sp, #88]
  44415c:	cmp	x0, #0x0
  444160:	b.ne	44416c <ferror@plt+0x408dc>  // b.any
  444164:	mov	w0, #0x0                   	// #0
  444168:	b	44422c <ferror@plt+0x4099c>
  44416c:	ldr	w0, [sp, #140]
  444170:	lsl	x0, x0, #3
  444174:	ldr	x1, [sp, #104]
  444178:	add	x19, x1, x0
  44417c:	ldr	w4, [sp, #132]
  444180:	ldr	w3, [sp, #136]
  444184:	ldr	x2, [sp, #96]
  444188:	ldr	x1, [sp, #88]
  44418c:	ldr	x0, [sp, #72]
  444190:	bl	43c72c <ferror@plt+0x38e9c>
  444194:	str	x0, [x19]
  444198:	ldr	w0, [sp, #140]
  44419c:	lsl	x0, x0, #3
  4441a0:	ldr	x1, [sp, #104]
  4441a4:	add	x0, x1, x0
  4441a8:	ldr	x0, [x0]
  4441ac:	cmp	x0, #0x0
  4441b0:	b.ne	4441bc <ferror@plt+0x4092c>  // b.any
  4441b4:	mov	w0, #0x0                   	// #0
  4441b8:	b	44422c <ferror@plt+0x4099c>
  4441bc:	ldr	x0, [sp, #56]
  4441c0:	ldr	x0, [x0]
  4441c4:	ldrb	w0, [x0]
  4441c8:	cmp	w0, #0x3b
  4441cc:	b.eq	4441d8 <ferror@plt+0x40948>  // b.none
  4441d0:	mov	w0, #0x0                   	// #0
  4441d4:	b	44422c <ferror@plt+0x4099c>
  4441d8:	ldr	x0, [sp, #56]
  4441dc:	ldr	x0, [x0]
  4441e0:	add	x1, x0, #0x1
  4441e4:	ldr	x0, [sp, #56]
  4441e8:	str	x1, [x0]
  4441ec:	ldr	w0, [sp, #140]
  4441f0:	add	w0, w0, #0x1
  4441f4:	str	w0, [sp, #140]
  4441f8:	ldr	w1, [sp, #140]
  4441fc:	ldr	w0, [sp, #116]
  444200:	cmp	w1, w0
  444204:	b.cc	443fc8 <ferror@plt+0x40738>  // b.lo, b.ul, b.last
  444208:	ldr	w0, [sp, #140]
  44420c:	lsl	x0, x0, #3
  444210:	ldr	x1, [sp, #104]
  444214:	add	x0, x1, x0
  444218:	str	xzr, [x0]
  44421c:	ldr	x0, [sp, #48]
  444220:	ldr	x1, [sp, #104]
  444224:	str	x1, [x0]
  444228:	mov	w0, #0x1                   	// #1
  44422c:	ldr	x19, [sp, #16]
  444230:	ldp	x29, x30, [sp], #144
  444234:	ret
  444238:	stp	x29, x30, [sp, #-96]!
  44423c:	mov	x29, sp
  444240:	str	x0, [sp, #56]
  444244:	str	x1, [sp, #48]
  444248:	str	x2, [sp, #40]
  44424c:	str	x3, [sp, #32]
  444250:	str	x4, [sp, #24]
  444254:	str	x5, [sp, #16]
  444258:	ldr	x0, [sp, #32]
  44425c:	str	xzr, [x0]
  444260:	ldr	x0, [sp, #24]
  444264:	str	wzr, [x0]
  444268:	ldr	x0, [sp, #40]
  44426c:	ldr	x0, [x0]
  444270:	str	x0, [sp, #72]
  444274:	ldr	x1, [sp, #72]
  444278:	ldr	x0, [sp, #16]
  44427c:	cmp	x1, x0
  444280:	b.cc	44428c <ferror@plt+0x409fc>  // b.lo, b.ul, b.last
  444284:	mov	w0, #0x0                   	// #0
  444288:	b	44445c <ferror@plt+0x40bcc>
  44428c:	str	wzr, [sp, #84]
  444290:	mov	w0, #0xa                   	// #10
  444294:	str	w0, [sp, #80]
  444298:	ldr	w0, [sp, #80]
  44429c:	lsl	x0, x0, #3
  4442a0:	bl	403290 <xmalloc@plt>
  4442a4:	str	x0, [sp, #88]
  4442a8:	b	44441c <ferror@plt+0x40b8c>
  4442ac:	ldr	x0, [sp, #40]
  4442b0:	ldr	x0, [x0]
  4442b4:	str	x0, [sp, #64]
  4442b8:	ldr	w0, [sp, #84]
  4442bc:	add	w0, w0, #0x1
  4442c0:	ldr	w1, [sp, #80]
  4442c4:	cmp	w1, w0
  4442c8:	b.hi	4442f0 <ferror@plt+0x40a60>  // b.pmore
  4442cc:	ldr	w0, [sp, #80]
  4442d0:	add	w0, w0, #0xa
  4442d4:	str	w0, [sp, #80]
  4442d8:	ldr	w0, [sp, #80]
  4442dc:	lsl	x0, x0, #3
  4442e0:	mov	x1, x0
  4442e4:	ldr	x0, [sp, #88]
  4442e8:	bl	4031e0 <xrealloc@plt>
  4442ec:	str	x0, [sp, #88]
  4442f0:	ldr	x0, [sp, #64]
  4442f4:	ldrb	w0, [x0]
  4442f8:	cmp	w0, #0x24
  4442fc:	b.eq	444310 <ferror@plt+0x40a80>  // b.none
  444300:	ldr	x0, [sp, #64]
  444304:	ldrb	w0, [x0]
  444308:	cmp	w0, #0x2e
  44430c:	b.ne	444388 <ferror@plt+0x40af8>  // b.any
  444310:	ldr	x0, [sp, #64]
  444314:	add	x0, x0, #0x1
  444318:	ldrb	w0, [x0]
  44431c:	cmp	w0, #0x5f
  444320:	b.eq	444388 <ferror@plt+0x40af8>  // b.none
  444324:	ldr	x0, [sp, #40]
  444328:	ldr	x0, [x0]
  44432c:	add	x1, x0, #0x1
  444330:	ldr	x0, [sp, #40]
  444334:	str	x1, [x0]
  444338:	ldr	w0, [sp, #84]
  44433c:	lsl	x0, x0, #3
  444340:	ldr	x1, [sp, #88]
  444344:	add	x0, x1, x0
  444348:	ldr	x4, [sp, #16]
  44434c:	mov	x3, x0
  444350:	ldr	x2, [sp, #40]
  444354:	ldr	x1, [sp, #48]
  444358:	ldr	x0, [sp, #56]
  44435c:	bl	444464 <ferror@plt+0x40bd4>
  444360:	cmp	w0, #0x0
  444364:	b.ne	444378 <ferror@plt+0x40ae8>  // b.any
  444368:	ldr	x0, [sp, #88]
  44436c:	bl	403510 <free@plt>
  444370:	mov	w0, #0x0                   	// #0
  444374:	b	44445c <ferror@plt+0x40bcc>
  444378:	ldr	w0, [sp, #84]
  44437c:	add	w0, w0, #0x1
  444380:	str	w0, [sp, #84]
  444384:	b	44441c <ferror@plt+0x40b8c>
  444388:	mov	w1, #0x3a                  	// #58
  44438c:	ldr	x0, [sp, #64]
  444390:	bl	403560 <strchr@plt>
  444394:	str	x0, [sp, #64]
  444398:	ldr	x0, [sp, #64]
  44439c:	cmp	x0, #0x0
  4443a0:	b.ne	4443bc <ferror@plt+0x40b2c>  // b.any
  4443a4:	ldr	x0, [sp, #72]
  4443a8:	bl	440944 <ferror@plt+0x3d0b4>
  4443ac:	ldr	x0, [sp, #88]
  4443b0:	bl	403510 <free@plt>
  4443b4:	mov	w0, #0x0                   	// #0
  4443b8:	b	44445c <ferror@plt+0x40bcc>
  4443bc:	ldr	x0, [sp, #64]
  4443c0:	add	x0, x0, #0x1
  4443c4:	ldrb	w0, [x0]
  4443c8:	cmp	w0, #0x3a
  4443cc:	b.eq	444434 <ferror@plt+0x40ba4>  // b.none
  4443d0:	ldr	w0, [sp, #84]
  4443d4:	lsl	x0, x0, #3
  4443d8:	ldr	x1, [sp, #88]
  4443dc:	add	x0, x1, x0
  4443e0:	ldr	x6, [sp, #16]
  4443e4:	ldr	x5, [sp, #24]
  4443e8:	mov	x4, x0
  4443ec:	ldr	x3, [sp, #64]
  4443f0:	ldr	x2, [sp, #40]
  4443f4:	ldr	x1, [sp, #48]
  4443f8:	ldr	x0, [sp, #56]
  4443fc:	bl	444730 <ferror@plt+0x40ea0>
  444400:	cmp	w0, #0x0
  444404:	b.ne	444410 <ferror@plt+0x40b80>  // b.any
  444408:	mov	w0, #0x0                   	// #0
  44440c:	b	44445c <ferror@plt+0x40bcc>
  444410:	ldr	w0, [sp, #84]
  444414:	add	w0, w0, #0x1
  444418:	str	w0, [sp, #84]
  44441c:	ldr	x0, [sp, #40]
  444420:	ldr	x0, [x0]
  444424:	ldrb	w0, [x0]
  444428:	cmp	w0, #0x3b
  44442c:	b.ne	4442ac <ferror@plt+0x40a1c>  // b.any
  444430:	b	444438 <ferror@plt+0x40ba8>
  444434:	nop
  444438:	ldr	w0, [sp, #84]
  44443c:	lsl	x0, x0, #3
  444440:	ldr	x1, [sp, #88]
  444444:	add	x0, x1, x0
  444448:	str	xzr, [x0]
  44444c:	ldr	x0, [sp, #32]
  444450:	ldr	x1, [sp, #88]
  444454:	str	x1, [x0]
  444458:	mov	w0, #0x1                   	// #1
  44445c:	ldp	x29, x30, [sp], #96
  444460:	ret
  444464:	stp	x29, x30, [sp, #-128]!
  444468:	mov	x29, sp
  44446c:	str	x0, [sp, #56]
  444470:	str	x1, [sp, #48]
  444474:	str	x2, [sp, #40]
  444478:	str	x3, [sp, #32]
  44447c:	str	x4, [sp, #24]
  444480:	ldr	x0, [sp, #32]
  444484:	str	xzr, [x0]
  444488:	ldr	x0, [sp, #40]
  44448c:	ldr	x0, [x0]
  444490:	str	x0, [sp, #104]
  444494:	ldr	x1, [sp, #104]
  444498:	ldr	x0, [sp, #24]
  44449c:	cmp	x1, x0
  4444a0:	b.cc	4444ac <ferror@plt+0x40c1c>  // b.lo, b.ul, b.last
  4444a4:	mov	w0, #0x0                   	// #0
  4444a8:	b	444728 <ferror@plt+0x40e98>
  4444ac:	ldr	x0, [sp, #40]
  4444b0:	ldr	x0, [x0]
  4444b4:	ldrb	w0, [x0]
  4444b8:	cmp	w0, #0x76
  4444bc:	b.eq	4444d4 <ferror@plt+0x40c44>  // b.none
  4444c0:	ldr	x0, [sp, #40]
  4444c4:	ldr	x0, [x0]
  4444c8:	bl	440944 <ferror@plt+0x3d0b4>
  4444cc:	mov	w0, #0x0                   	// #0
  4444d0:	b	444728 <ferror@plt+0x40e98>
  4444d4:	ldr	x0, [sp, #40]
  4444d8:	ldr	x0, [x0]
  4444dc:	add	x1, x0, #0x1
  4444e0:	ldr	x0, [sp, #40]
  4444e4:	str	x1, [x0]
  4444e8:	ldr	x0, [sp, #40]
  4444ec:	ldr	x0, [x0]
  4444f0:	ldrb	w0, [x0]
  4444f4:	str	w0, [sp, #100]
  4444f8:	ldr	w0, [sp, #100]
  4444fc:	cmp	w0, #0x0
  444500:	b.ne	444514 <ferror@plt+0x40c84>  // b.any
  444504:	ldr	x0, [sp, #104]
  444508:	bl	440944 <ferror@plt+0x3d0b4>
  44450c:	mov	w0, #0x0                   	// #0
  444510:	b	444728 <ferror@plt+0x40e98>
  444514:	ldr	x0, [sp, #40]
  444518:	ldr	x0, [x0]
  44451c:	add	x1, x0, #0x1
  444520:	ldr	x0, [sp, #40]
  444524:	str	x1, [x0]
  444528:	ldr	x5, [sp, #24]
  44452c:	mov	x4, #0x0                   	// #0
  444530:	ldr	x3, [sp, #40]
  444534:	mov	x2, #0x0                   	// #0
  444538:	ldr	x1, [sp, #48]
  44453c:	ldr	x0, [sp, #56]
  444540:	bl	4422a4 <ferror@plt+0x3ea14>
  444544:	str	x0, [sp, #88]
  444548:	ldr	x0, [sp, #88]
  44454c:	cmp	x0, #0x0
  444550:	b.ne	44455c <ferror@plt+0x40ccc>  // b.any
  444554:	mov	w0, #0x0                   	// #0
  444558:	b	444728 <ferror@plt+0x40e98>
  44455c:	ldr	w0, [sp, #100]
  444560:	cmp	w0, #0x62
  444564:	b.eq	444584 <ferror@plt+0x40cf4>  // b.none
  444568:	ldr	w0, [sp, #100]
  44456c:	cmp	w0, #0x66
  444570:	b.ne	4445e0 <ferror@plt+0x40d50>  // b.any
  444574:	adrp	x0, 463000 <warn@@Base+0x15330>
  444578:	add	x0, x0, #0x398
  44457c:	str	x0, [sp, #120]
  444580:	b	444608 <ferror@plt+0x40d78>
  444584:	ldr	x1, [sp, #88]
  444588:	ldr	x0, [sp, #56]
  44458c:	bl	43d214 <ferror@plt+0x39984>
  444590:	str	x0, [sp, #112]
  444594:	ldr	x0, [sp, #112]
  444598:	cmp	x0, #0x0
  44459c:	b.ne	4445c4 <ferror@plt+0x40d34>  // b.any
  4445a0:	adrp	x0, 463000 <warn@@Base+0x15330>
  4445a4:	add	x0, x0, #0x3a0
  4445a8:	bl	403840 <gettext@plt>
  4445ac:	mov	x1, x0
  4445b0:	ldr	x0, [sp, #104]
  4445b4:	bl	44098c <ferror@plt+0x3d0fc>
  4445b8:	adrp	x0, 463000 <warn@@Base+0x15330>
  4445bc:	add	x0, x0, #0x3b8
  4445c0:	str	x0, [sp, #112]
  4445c4:	mov	x2, #0x0                   	// #0
  4445c8:	ldr	x1, [sp, #112]
  4445cc:	adrp	x0, 463000 <warn@@Base+0x15330>
  4445d0:	add	x0, x0, #0x3c0
  4445d4:	bl	403200 <concat@plt>
  4445d8:	str	x0, [sp, #120]
  4445dc:	b	444608 <ferror@plt+0x40d78>
  4445e0:	adrp	x0, 463000 <warn@@Base+0x15330>
  4445e4:	add	x0, x0, #0x3c8
  4445e8:	bl	403840 <gettext@plt>
  4445ec:	mov	x1, x0
  4445f0:	ldr	x0, [sp, #104]
  4445f4:	bl	44098c <ferror@plt+0x3d0fc>
  4445f8:	adrp	x0, 463000 <warn@@Base+0x15330>
  4445fc:	add	x0, x0, #0x3e8
  444600:	str	x0, [sp, #120]
  444604:	nop
  444608:	ldr	x0, [sp, #40]
  44460c:	ldr	x0, [x0]
  444610:	ldrb	w0, [x0]
  444614:	cmp	w0, #0x3a
  444618:	b.eq	44462c <ferror@plt+0x40d9c>  // b.none
  44461c:	ldr	x0, [sp, #104]
  444620:	bl	440944 <ferror@plt+0x3d0b4>
  444624:	mov	w0, #0x0                   	// #0
  444628:	b	444728 <ferror@plt+0x40e98>
  44462c:	ldr	x0, [sp, #40]
  444630:	ldr	x0, [x0]
  444634:	add	x1, x0, #0x1
  444638:	ldr	x0, [sp, #40]
  44463c:	str	x1, [x0]
  444640:	ldr	x5, [sp, #24]
  444644:	mov	x4, #0x0                   	// #0
  444648:	ldr	x3, [sp, #40]
  44464c:	mov	x2, #0x0                   	// #0
  444650:	ldr	x1, [sp, #48]
  444654:	ldr	x0, [sp, #56]
  444658:	bl	4422a4 <ferror@plt+0x3ea14>
  44465c:	str	x0, [sp, #80]
  444660:	ldr	x0, [sp, #40]
  444664:	ldr	x0, [x0]
  444668:	ldrb	w0, [x0]
  44466c:	cmp	w0, #0x2c
  444670:	b.eq	444684 <ferror@plt+0x40df4>  // b.none
  444674:	ldr	x0, [sp, #104]
  444678:	bl	440944 <ferror@plt+0x3d0b4>
  44467c:	mov	w0, #0x0                   	// #0
  444680:	b	444728 <ferror@plt+0x40e98>
  444684:	ldr	x0, [sp, #40]
  444688:	ldr	x0, [x0]
  44468c:	add	x1, x0, #0x1
  444690:	ldr	x0, [sp, #40]
  444694:	str	x1, [x0]
  444698:	ldr	x2, [sp, #24]
  44469c:	mov	x1, #0x0                   	// #0
  4446a0:	ldr	x0, [sp, #40]
  4446a4:	bl	440844 <ferror@plt+0x3cfb4>
  4446a8:	str	x0, [sp, #72]
  4446ac:	ldr	x0, [sp, #40]
  4446b0:	ldr	x0, [x0]
  4446b4:	ldrb	w0, [x0]
  4446b8:	cmp	w0, #0x3b
  4446bc:	b.eq	4446d0 <ferror@plt+0x40e40>  // b.none
  4446c0:	ldr	x0, [sp, #104]
  4446c4:	bl	440944 <ferror@plt+0x3d0b4>
  4446c8:	mov	w0, #0x0                   	// #0
  4446cc:	b	444728 <ferror@plt+0x40e98>
  4446d0:	ldr	x0, [sp, #40]
  4446d4:	ldr	x0, [x0]
  4446d8:	add	x1, x0, #0x1
  4446dc:	ldr	x0, [sp, #40]
  4446e0:	str	x1, [x0]
  4446e4:	mov	w5, #0x2                   	// #2
  4446e8:	mov	x4, #0x0                   	// #0
  4446ec:	ldr	x3, [sp, #72]
  4446f0:	ldr	x2, [sp, #80]
  4446f4:	ldr	x1, [sp, #120]
  4446f8:	ldr	x0, [sp, #56]
  4446fc:	bl	43c7a4 <ferror@plt+0x38f14>
  444700:	mov	x1, x0
  444704:	ldr	x0, [sp, #32]
  444708:	str	x1, [x0]
  44470c:	ldr	x0, [sp, #32]
  444710:	ldr	x0, [x0]
  444714:	cmp	x0, #0x0
  444718:	b.ne	444724 <ferror@plt+0x40e94>  // b.any
  44471c:	mov	w0, #0x0                   	// #0
  444720:	b	444728 <ferror@plt+0x40e98>
  444724:	mov	w0, #0x1                   	// #1
  444728:	ldp	x29, x30, [sp], #128
  44472c:	ret
  444730:	stp	x29, x30, [sp, #-144]!
  444734:	mov	x29, sp
  444738:	str	x0, [sp, #72]
  44473c:	str	x1, [sp, #64]
  444740:	str	x2, [sp, #56]
  444744:	str	x3, [sp, #48]
  444748:	str	x4, [sp, #40]
  44474c:	str	x5, [sp, #32]
  444750:	str	x6, [sp, #24]
  444754:	ldr	x0, [sp, #56]
  444758:	ldr	x0, [x0]
  44475c:	str	x0, [sp, #128]
  444760:	ldr	x1, [sp, #128]
  444764:	ldr	x0, [sp, #24]
  444768:	cmp	x1, x0
  44476c:	b.cc	444778 <ferror@plt+0x40ee8>  // b.lo, b.ul, b.last
  444770:	mov	w0, #0x0                   	// #0
  444774:	b	444ac0 <ferror@plt+0x41230>
  444778:	ldr	x0, [sp, #56]
  44477c:	ldr	x2, [x0]
  444780:	ldr	x0, [sp, #56]
  444784:	ldr	x0, [x0]
  444788:	ldr	x1, [sp, #48]
  44478c:	sub	x0, x1, x0
  444790:	mov	w1, w0
  444794:	mov	x0, x2
  444798:	bl	4407f0 <ferror@plt+0x3cf60>
  44479c:	str	x0, [sp, #120]
  4447a0:	ldr	x0, [sp, #48]
  4447a4:	add	x1, x0, #0x1
  4447a8:	ldr	x0, [sp, #56]
  4447ac:	str	x1, [x0]
  4447b0:	ldr	x0, [sp, #56]
  4447b4:	ldr	x0, [x0]
  4447b8:	ldrb	w0, [x0]
  4447bc:	cmp	w0, #0x2f
  4447c0:	b.eq	4447cc <ferror@plt+0x40f3c>  // b.none
  4447c4:	str	wzr, [sp, #140]
  4447c8:	b	444880 <ferror@plt+0x40ff0>
  4447cc:	ldr	x0, [sp, #56]
  4447d0:	ldr	x0, [x0]
  4447d4:	add	x1, x0, #0x1
  4447d8:	ldr	x0, [sp, #56]
  4447dc:	str	x1, [x0]
  4447e0:	ldr	x0, [sp, #56]
  4447e4:	ldr	x0, [x0]
  4447e8:	ldrb	w0, [x0]
  4447ec:	cmp	w0, #0x32
  4447f0:	b.eq	444834 <ferror@plt+0x40fa4>  // b.none
  4447f4:	cmp	w0, #0x32
  4447f8:	b.gt	44484c <ferror@plt+0x40fbc>
  4447fc:	cmp	w0, #0x31
  444800:	b.eq	444828 <ferror@plt+0x40f98>  // b.none
  444804:	cmp	w0, #0x31
  444808:	b.gt	44484c <ferror@plt+0x40fbc>
  44480c:	cmp	w0, #0x0
  444810:	b.eq	44483c <ferror@plt+0x40fac>  // b.none
  444814:	cmp	w0, #0x30
  444818:	b.ne	44484c <ferror@plt+0x40fbc>  // b.any
  44481c:	mov	w0, #0x2                   	// #2
  444820:	str	w0, [sp, #140]
  444824:	b	44486c <ferror@plt+0x40fdc>
  444828:	mov	w0, #0x1                   	// #1
  44482c:	str	w0, [sp, #140]
  444830:	b	44486c <ferror@plt+0x40fdc>
  444834:	str	wzr, [sp, #140]
  444838:	b	44486c <ferror@plt+0x40fdc>
  44483c:	ldr	x0, [sp, #128]
  444840:	bl	440944 <ferror@plt+0x3d0b4>
  444844:	mov	w0, #0x0                   	// #0
  444848:	b	444ac0 <ferror@plt+0x41230>
  44484c:	adrp	x0, 463000 <warn@@Base+0x15330>
  444850:	add	x0, x0, #0x408
  444854:	bl	403840 <gettext@plt>
  444858:	mov	x1, x0
  44485c:	ldr	x0, [sp, #128]
  444860:	bl	44098c <ferror@plt+0x3d0fc>
  444864:	str	wzr, [sp, #140]
  444868:	nop
  44486c:	ldr	x0, [sp, #56]
  444870:	ldr	x0, [x0]
  444874:	add	x1, x0, #0x1
  444878:	ldr	x0, [sp, #56]
  44487c:	str	x1, [x0]
  444880:	ldr	x5, [sp, #24]
  444884:	mov	x4, #0x0                   	// #0
  444888:	ldr	x3, [sp, #56]
  44488c:	mov	x2, #0x0                   	// #0
  444890:	ldr	x1, [sp, #64]
  444894:	ldr	x0, [sp, #72]
  444898:	bl	4422a4 <ferror@plt+0x3ea14>
  44489c:	str	x0, [sp, #112]
  4448a0:	ldr	x0, [sp, #112]
  4448a4:	cmp	x0, #0x0
  4448a8:	b.ne	4448bc <ferror@plt+0x4102c>  // b.any
  4448ac:	ldr	x0, [sp, #120]
  4448b0:	bl	403510 <free@plt>
  4448b4:	mov	w0, #0x0                   	// #0
  4448b8:	b	444ac0 <ferror@plt+0x41230>
  4448bc:	ldr	x0, [sp, #56]
  4448c0:	ldr	x0, [x0]
  4448c4:	ldrb	w0, [x0]
  4448c8:	cmp	w0, #0x3a
  4448cc:	b.ne	44498c <ferror@plt+0x410fc>  // b.any
  4448d0:	ldr	x0, [sp, #56]
  4448d4:	ldr	x0, [x0]
  4448d8:	add	x1, x0, #0x1
  4448dc:	ldr	x0, [sp, #56]
  4448e0:	str	x1, [x0]
  4448e4:	ldr	x0, [sp, #56]
  4448e8:	ldr	x0, [x0]
  4448ec:	mov	w1, #0x3b                  	// #59
  4448f0:	bl	403560 <strchr@plt>
  4448f4:	str	x0, [sp, #48]
  4448f8:	ldr	x0, [sp, #48]
  4448fc:	cmp	x0, #0x0
  444900:	b.ne	44491c <ferror@plt+0x4108c>  // b.any
  444904:	ldr	x0, [sp, #128]
  444908:	bl	440944 <ferror@plt+0x3d0b4>
  44490c:	ldr	x0, [sp, #120]
  444910:	bl	403510 <free@plt>
  444914:	mov	w0, #0x0                   	// #0
  444918:	b	444ac0 <ferror@plt+0x41230>
  44491c:	ldr	x0, [sp, #56]
  444920:	ldr	x2, [x0]
  444924:	ldr	x0, [sp, #56]
  444928:	ldr	x0, [x0]
  44492c:	ldr	x1, [sp, #48]
  444930:	sub	x0, x1, x0
  444934:	mov	w1, w0
  444938:	mov	x0, x2
  44493c:	bl	4407f0 <ferror@plt+0x3cf60>
  444940:	str	x0, [sp, #88]
  444944:	ldr	x0, [sp, #48]
  444948:	add	x1, x0, #0x1
  44494c:	ldr	x0, [sp, #56]
  444950:	str	x1, [x0]
  444954:	ldr	w4, [sp, #140]
  444958:	ldr	x3, [sp, #88]
  44495c:	ldr	x2, [sp, #112]
  444960:	ldr	x1, [sp, #120]
  444964:	ldr	x0, [sp, #72]
  444968:	bl	43c838 <ferror@plt+0x38fa8>
  44496c:	mov	x1, x0
  444970:	ldr	x0, [sp, #40]
  444974:	str	x1, [x0]
  444978:	ldr	x0, [sp, #32]
  44497c:	mov	w1, #0x1                   	// #1
  444980:	str	w1, [x0]
  444984:	mov	w0, #0x1                   	// #1
  444988:	b	444ac0 <ferror@plt+0x41230>
  44498c:	ldr	x0, [sp, #56]
  444990:	ldr	x0, [x0]
  444994:	ldrb	w0, [x0]
  444998:	cmp	w0, #0x2c
  44499c:	b.eq	4449b8 <ferror@plt+0x41128>  // b.none
  4449a0:	ldr	x0, [sp, #128]
  4449a4:	bl	440944 <ferror@plt+0x3d0b4>
  4449a8:	ldr	x0, [sp, #120]
  4449ac:	bl	403510 <free@plt>
  4449b0:	mov	w0, #0x0                   	// #0
  4449b4:	b	444ac0 <ferror@plt+0x41230>
  4449b8:	ldr	x0, [sp, #56]
  4449bc:	ldr	x0, [x0]
  4449c0:	add	x1, x0, #0x1
  4449c4:	ldr	x0, [sp, #56]
  4449c8:	str	x1, [x0]
  4449cc:	ldr	x2, [sp, #24]
  4449d0:	mov	x1, #0x0                   	// #0
  4449d4:	ldr	x0, [sp, #56]
  4449d8:	bl	440844 <ferror@plt+0x3cfb4>
  4449dc:	str	x0, [sp, #104]
  4449e0:	ldr	x0, [sp, #56]
  4449e4:	ldr	x0, [x0]
  4449e8:	ldrb	w0, [x0]
  4449ec:	cmp	w0, #0x2c
  4449f0:	b.eq	444a0c <ferror@plt+0x4117c>  // b.none
  4449f4:	ldr	x0, [sp, #128]
  4449f8:	bl	440944 <ferror@plt+0x3d0b4>
  4449fc:	ldr	x0, [sp, #120]
  444a00:	bl	403510 <free@plt>
  444a04:	mov	w0, #0x0                   	// #0
  444a08:	b	444ac0 <ferror@plt+0x41230>
  444a0c:	ldr	x0, [sp, #56]
  444a10:	ldr	x0, [x0]
  444a14:	add	x1, x0, #0x1
  444a18:	ldr	x0, [sp, #56]
  444a1c:	str	x1, [x0]
  444a20:	ldr	x2, [sp, #24]
  444a24:	mov	x1, #0x0                   	// #0
  444a28:	ldr	x0, [sp, #56]
  444a2c:	bl	440844 <ferror@plt+0x3cfb4>
  444a30:	str	x0, [sp, #96]
  444a34:	ldr	x0, [sp, #56]
  444a38:	ldr	x0, [x0]
  444a3c:	ldrb	w0, [x0]
  444a40:	cmp	w0, #0x3b
  444a44:	b.eq	444a60 <ferror@plt+0x411d0>  // b.none
  444a48:	ldr	x0, [sp, #128]
  444a4c:	bl	440944 <ferror@plt+0x3d0b4>
  444a50:	ldr	x0, [sp, #120]
  444a54:	bl	403510 <free@plt>
  444a58:	mov	w0, #0x0                   	// #0
  444a5c:	b	444ac0 <ferror@plt+0x41230>
  444a60:	ldr	x0, [sp, #56]
  444a64:	ldr	x0, [x0]
  444a68:	add	x1, x0, #0x1
  444a6c:	ldr	x0, [sp, #56]
  444a70:	str	x1, [x0]
  444a74:	ldr	x0, [sp, #104]
  444a78:	cmp	x0, #0x0
  444a7c:	b.ne	444a94 <ferror@plt+0x41204>  // b.any
  444a80:	ldr	x0, [sp, #96]
  444a84:	cmp	x0, #0x0
  444a88:	b.ne	444a94 <ferror@plt+0x41204>  // b.any
  444a8c:	mov	w0, #0x3                   	// #3
  444a90:	str	w0, [sp, #140]
  444a94:	ldr	w5, [sp, #140]
  444a98:	ldr	x4, [sp, #96]
  444a9c:	ldr	x3, [sp, #104]
  444aa0:	ldr	x2, [sp, #112]
  444aa4:	ldr	x1, [sp, #120]
  444aa8:	ldr	x0, [sp, #72]
  444aac:	bl	43c7a4 <ferror@plt+0x38f14>
  444ab0:	mov	x1, x0
  444ab4:	ldr	x0, [sp, #40]
  444ab8:	str	x1, [x0]
  444abc:	mov	w0, #0x1                   	// #1
  444ac0:	ldp	x29, x30, [sp], #144
  444ac4:	ret
  444ac8:	sub	sp, sp, #0x110
  444acc:	stp	x29, x30, [sp, #16]
  444ad0:	add	x29, sp, #0x10
  444ad4:	str	x19, [sp, #32]
  444ad8:	str	x0, [sp, #104]
  444adc:	str	x1, [sp, #96]
  444ae0:	str	x2, [sp, #88]
  444ae4:	str	x3, [sp, #80]
  444ae8:	str	x4, [sp, #72]
  444aec:	str	x5, [sp, #64]
  444af0:	str	x6, [sp, #56]
  444af4:	str	xzr, [sp, #248]
  444af8:	str	xzr, [sp, #240]
  444afc:	str	xzr, [sp, #232]
  444b00:	ldr	x0, [sp, #64]
  444b04:	str	xzr, [x0]
  444b08:	ldr	x0, [sp, #80]
  444b0c:	ldr	x0, [x0]
  444b10:	str	x0, [sp, #152]
  444b14:	ldr	x1, [sp, #152]
  444b18:	ldr	x0, [sp, #56]
  444b1c:	cmp	x1, x0
  444b20:	b.cc	444b2c <ferror@plt+0x4129c>  // b.lo, b.ul, b.last
  444b24:	mov	w0, #0x0                   	// #0
  444b28:	b	44541c <ferror@plt+0x41b8c>
  444b2c:	str	wzr, [sp, #256]
  444b30:	str	xzr, [sp, #264]
  444b34:	str	wzr, [sp, #260]
  444b38:	b	445378 <ferror@plt+0x41ae8>
  444b3c:	ldr	x0, [sp, #80]
  444b40:	ldr	x0, [x0]
  444b44:	mov	w1, #0x3a                  	// #58
  444b48:	bl	403560 <strchr@plt>
  444b4c:	str	x0, [sp, #224]
  444b50:	ldr	x0, [sp, #224]
  444b54:	cmp	x0, #0x0
  444b58:	b.eq	44538c <ferror@plt+0x41afc>  // b.none
  444b5c:	ldr	x0, [sp, #224]
  444b60:	add	x0, x0, #0x1
  444b64:	ldrb	w0, [x0]
  444b68:	cmp	w0, #0x3a
  444b6c:	b.ne	44538c <ferror@plt+0x41afc>  // b.any
  444b70:	ldr	x0, [sp, #80]
  444b74:	ldr	x0, [x0]
  444b78:	ldrb	w0, [x0]
  444b7c:	cmp	w0, #0x6f
  444b80:	b.ne	444bb4 <ferror@plt+0x41324>  // b.any
  444b84:	ldr	x0, [sp, #80]
  444b88:	ldr	x0, [x0]
  444b8c:	add	x0, x0, #0x1
  444b90:	ldrb	w0, [x0]
  444b94:	cmp	w0, #0x70
  444b98:	b.ne	444bb4 <ferror@plt+0x41324>  // b.any
  444b9c:	ldr	x0, [sp, #80]
  444ba0:	ldr	x0, [x0]
  444ba4:	add	x0, x0, #0x2
  444ba8:	ldrb	w0, [x0]
  444bac:	cmp	w0, #0x24
  444bb0:	b.eq	444bf0 <ferror@plt+0x41360>  // b.none
  444bb4:	ldr	x0, [sp, #80]
  444bb8:	ldr	x2, [x0]
  444bbc:	ldr	x0, [sp, #80]
  444bc0:	ldr	x0, [x0]
  444bc4:	ldr	x1, [sp, #224]
  444bc8:	sub	x0, x1, x0
  444bcc:	mov	w1, w0
  444bd0:	mov	x0, x2
  444bd4:	bl	4407f0 <ferror@plt+0x3cf60>
  444bd8:	str	x0, [sp, #248]
  444bdc:	ldr	x0, [sp, #224]
  444be0:	add	x1, x0, #0x2
  444be4:	ldr	x0, [sp, #80]
  444be8:	str	x1, [x0]
  444bec:	b	444c90 <ferror@plt+0x41400>
  444bf0:	ldr	x0, [sp, #224]
  444bf4:	add	x1, x0, #0x2
  444bf8:	ldr	x0, [sp, #80]
  444bfc:	str	x1, [x0]
  444c00:	ldr	x0, [sp, #80]
  444c04:	ldr	x0, [x0]
  444c08:	str	x0, [sp, #224]
  444c0c:	b	444c1c <ferror@plt+0x4138c>
  444c10:	ldr	x0, [sp, #224]
  444c14:	add	x0, x0, #0x1
  444c18:	str	x0, [sp, #224]
  444c1c:	ldr	x0, [sp, #224]
  444c20:	ldrb	w0, [x0]
  444c24:	cmp	w0, #0x2e
  444c28:	b.eq	444c3c <ferror@plt+0x413ac>  // b.none
  444c2c:	ldr	x0, [sp, #224]
  444c30:	ldrb	w0, [x0]
  444c34:	cmp	w0, #0x0
  444c38:	b.ne	444c10 <ferror@plt+0x41380>  // b.any
  444c3c:	ldr	x0, [sp, #224]
  444c40:	ldrb	w0, [x0]
  444c44:	cmp	w0, #0x2e
  444c48:	b.eq	444c58 <ferror@plt+0x413c8>  // b.none
  444c4c:	ldr	x0, [sp, #152]
  444c50:	bl	440944 <ferror@plt+0x3d0b4>
  444c54:	b	4453dc <ferror@plt+0x41b4c>
  444c58:	ldr	x0, [sp, #80]
  444c5c:	ldr	x2, [x0]
  444c60:	ldr	x0, [sp, #80]
  444c64:	ldr	x0, [x0]
  444c68:	ldr	x1, [sp, #224]
  444c6c:	sub	x0, x1, x0
  444c70:	mov	w1, w0
  444c74:	mov	x0, x2
  444c78:	bl	4407f0 <ferror@plt+0x3cf60>
  444c7c:	str	x0, [sp, #248]
  444c80:	ldr	x0, [sp, #224]
  444c84:	add	x1, x0, #0x1
  444c88:	ldr	x0, [sp, #80]
  444c8c:	str	x1, [x0]
  444c90:	mov	w0, #0xa                   	// #10
  444c94:	str	w0, [sp, #216]
  444c98:	ldr	w0, [sp, #216]
  444c9c:	lsl	x0, x0, #3
  444ca0:	bl	403290 <xmalloc@plt>
  444ca4:	str	x0, [sp, #240]
  444ca8:	str	wzr, [sp, #220]
  444cac:	str	xzr, [sp, #208]
  444cb0:	ldr	x0, [sp, #208]
  444cb4:	cmp	x0, #0x0
  444cb8:	b.eq	444ccc <ferror@plt+0x4143c>  // b.none
  444cbc:	ldr	x0, [sp, #208]
  444cc0:	str	x0, [sp, #200]
  444cc4:	str	xzr, [sp, #208]
  444cc8:	b	444d18 <ferror@plt+0x41488>
  444ccc:	ldr	x5, [sp, #56]
  444cd0:	mov	x4, #0x0                   	// #0
  444cd4:	ldr	x3, [sp, #80]
  444cd8:	mov	x2, #0x0                   	// #0
  444cdc:	ldr	x1, [sp, #96]
  444ce0:	ldr	x0, [sp, #104]
  444ce4:	bl	4422a4 <ferror@plt+0x3ea14>
  444ce8:	str	x0, [sp, #200]
  444cec:	ldr	x0, [sp, #200]
  444cf0:	cmp	x0, #0x0
  444cf4:	b.eq	4453c0 <ferror@plt+0x41b30>  // b.none
  444cf8:	ldr	x0, [sp, #80]
  444cfc:	ldr	x0, [x0]
  444d00:	ldrb	w0, [x0]
  444d04:	cmp	w0, #0x3a
  444d08:	b.eq	444d18 <ferror@plt+0x41488>  // b.none
  444d0c:	ldr	x0, [sp, #152]
  444d10:	bl	440944 <ferror@plt+0x3d0b4>
  444d14:	b	4453dc <ferror@plt+0x41b4c>
  444d18:	ldr	x0, [sp, #80]
  444d1c:	ldr	x0, [x0]
  444d20:	add	x1, x0, #0x1
  444d24:	ldr	x0, [sp, #80]
  444d28:	str	x1, [x0]
  444d2c:	ldr	x0, [sp, #80]
  444d30:	ldr	x0, [x0]
  444d34:	mov	w1, #0x3b                  	// #59
  444d38:	bl	403560 <strchr@plt>
  444d3c:	str	x0, [sp, #224]
  444d40:	ldr	x0, [sp, #224]
  444d44:	cmp	x0, #0x0
  444d48:	b.ne	444d58 <ferror@plt+0x414c8>  // b.any
  444d4c:	ldr	x0, [sp, #152]
  444d50:	bl	440944 <ferror@plt+0x3d0b4>
  444d54:	b	4453dc <ferror@plt+0x41b4c>
  444d58:	str	wzr, [sp, #196]
  444d5c:	ldr	x1, [sp, #200]
  444d60:	ldr	x0, [sp, #104]
  444d64:	bl	43d1b8 <ferror@plt+0x39928>
  444d68:	cmp	w0, #0x13
  444d6c:	b.ne	444d94 <ferror@plt+0x41504>  // b.any
  444d70:	add	x0, sp, #0x7c
  444d74:	mov	x2, x0
  444d78:	ldr	x1, [sp, #200]
  444d7c:	ldr	x0, [sp, #104]
  444d80:	bl	43d41c <ferror@plt+0x39b8c>
  444d84:	cmp	x0, #0x0
  444d88:	b.ne	444d94 <ferror@plt+0x41504>  // b.any
  444d8c:	mov	w0, #0x1                   	// #1
  444d90:	str	w0, [sp, #196]
  444d94:	ldr	x0, [sp, #80]
  444d98:	ldr	x2, [x0]
  444d9c:	ldr	x0, [sp, #80]
  444da0:	ldr	x0, [x0]
  444da4:	ldr	x1, [sp, #224]
  444da8:	sub	x0, x1, x0
  444dac:	mov	w1, w0
  444db0:	mov	x0, x2
  444db4:	bl	4407f0 <ferror@plt+0x3cf60>
  444db8:	str	x0, [sp, #232]
  444dbc:	ldr	x0, [sp, #224]
  444dc0:	add	x1, x0, #0x1
  444dc4:	ldr	x0, [sp, #80]
  444dc8:	str	x1, [x0]
  444dcc:	ldr	x0, [sp, #80]
  444dd0:	ldr	x0, [x0]
  444dd4:	ldrb	w0, [x0]
  444dd8:	cmp	w0, #0x31
  444ddc:	b.eq	444e04 <ferror@plt+0x41574>  // b.none
  444de0:	cmp	w0, #0x31
  444de4:	b.gt	444e1c <ferror@plt+0x4158c>
  444de8:	cmp	w0, #0x0
  444dec:	b.eq	444e10 <ferror@plt+0x41580>  // b.none
  444df0:	cmp	w0, #0x30
  444df4:	b.ne	444e1c <ferror@plt+0x4158c>  // b.any
  444df8:	mov	w0, #0x2                   	// #2
  444dfc:	str	w0, [sp, #192]
  444e00:	b	444e24 <ferror@plt+0x41594>
  444e04:	mov	w0, #0x1                   	// #1
  444e08:	str	w0, [sp, #192]
  444e0c:	b	444e24 <ferror@plt+0x41594>
  444e10:	ldr	x0, [sp, #152]
  444e14:	bl	440944 <ferror@plt+0x3d0b4>
  444e18:	b	4453dc <ferror@plt+0x41b4c>
  444e1c:	str	wzr, [sp, #192]
  444e20:	nop
  444e24:	ldr	x0, [sp, #80]
  444e28:	ldr	x0, [x0]
  444e2c:	add	x1, x0, #0x1
  444e30:	ldr	x0, [sp, #80]
  444e34:	str	x1, [x0]
  444e38:	str	wzr, [sp, #188]
  444e3c:	str	wzr, [sp, #184]
  444e40:	ldr	x0, [sp, #80]
  444e44:	ldr	x0, [x0]
  444e48:	ldrb	w0, [x0]
  444e4c:	cmp	w0, #0x44
  444e50:	b.eq	444f08 <ferror@plt+0x41678>  // b.none
  444e54:	cmp	w0, #0x44
  444e58:	b.gt	444f30 <ferror@plt+0x416a0>
  444e5c:	cmp	w0, #0x43
  444e60:	b.eq	444ee8 <ferror@plt+0x41658>  // b.none
  444e64:	cmp	w0, #0x43
  444e68:	b.gt	444f30 <ferror@plt+0x416a0>
  444e6c:	cmp	w0, #0x42
  444e70:	b.eq	444ec8 <ferror@plt+0x41638>  // b.none
  444e74:	cmp	w0, #0x42
  444e78:	b.gt	444f30 <ferror@plt+0x416a0>
  444e7c:	cmp	w0, #0x41
  444e80:	b.eq	444eb0 <ferror@plt+0x41620>  // b.none
  444e84:	cmp	w0, #0x41
  444e88:	b.gt	444f30 <ferror@plt+0x416a0>
  444e8c:	cmp	w0, #0x3f
  444e90:	b.eq	444f4c <ferror@plt+0x416bc>  // b.none
  444e94:	cmp	w0, #0x3f
  444e98:	b.gt	444f30 <ferror@plt+0x416a0>
  444e9c:	cmp	w0, #0x2a
  444ea0:	b.eq	444f4c <ferror@plt+0x416bc>  // b.none
  444ea4:	cmp	w0, #0x2e
  444ea8:	b.eq	444f4c <ferror@plt+0x416bc>  // b.none
  444eac:	b	444f30 <ferror@plt+0x416a0>
  444eb0:	ldr	x0, [sp, #80]
  444eb4:	ldr	x0, [x0]
  444eb8:	add	x1, x0, #0x1
  444ebc:	ldr	x0, [sp, #80]
  444ec0:	str	x1, [x0]
  444ec4:	b	444f50 <ferror@plt+0x416c0>
  444ec8:	mov	w0, #0x1                   	// #1
  444ecc:	str	w0, [sp, #188]
  444ed0:	ldr	x0, [sp, #80]
  444ed4:	ldr	x0, [x0]
  444ed8:	add	x1, x0, #0x1
  444edc:	ldr	x0, [sp, #80]
  444ee0:	str	x1, [x0]
  444ee4:	b	444f50 <ferror@plt+0x416c0>
  444ee8:	mov	w0, #0x1                   	// #1
  444eec:	str	w0, [sp, #184]
  444ef0:	ldr	x0, [sp, #80]
  444ef4:	ldr	x0, [x0]
  444ef8:	add	x1, x0, #0x1
  444efc:	ldr	x0, [sp, #80]
  444f00:	str	x1, [x0]
  444f04:	b	444f50 <ferror@plt+0x416c0>
  444f08:	mov	w0, #0x1                   	// #1
  444f0c:	str	w0, [sp, #188]
  444f10:	mov	w0, #0x1                   	// #1
  444f14:	str	w0, [sp, #184]
  444f18:	ldr	x0, [sp, #80]
  444f1c:	ldr	x0, [x0]
  444f20:	add	x1, x0, #0x1
  444f24:	ldr	x0, [sp, #80]
  444f28:	str	x1, [x0]
  444f2c:	b	444f50 <ferror@plt+0x416c0>
  444f30:	adrp	x0, 463000 <warn@@Base+0x15330>
  444f34:	add	x0, x0, #0x430
  444f38:	bl	403840 <gettext@plt>
  444f3c:	mov	x1, x0
  444f40:	ldr	x0, [sp, #152]
  444f44:	bl	44098c <ferror@plt+0x3d0fc>
  444f48:	b	444f50 <ferror@plt+0x416c0>
  444f4c:	nop
  444f50:	str	wzr, [sp, #180]
  444f54:	ldr	x0, [sp, #80]
  444f58:	ldr	x0, [x0]
  444f5c:	ldrb	w0, [x0]
  444f60:	cmp	w0, #0x3f
  444f64:	b.eq	44509c <ferror@plt+0x4180c>  // b.none
  444f68:	cmp	w0, #0x3f
  444f6c:	b.gt	4450ec <ferror@plt+0x4185c>
  444f70:	cmp	w0, #0x2a
  444f74:	b.eq	444f84 <ferror@plt+0x416f4>  // b.none
  444f78:	cmp	w0, #0x2e
  444f7c:	b.eq	445108 <ferror@plt+0x41878>  // b.none
  444f80:	b	4450ec <ferror@plt+0x4185c>
  444f84:	ldr	x0, [sp, #80]
  444f88:	ldr	x0, [x0]
  444f8c:	add	x1, x0, #0x1
  444f90:	ldr	x0, [sp, #80]
  444f94:	str	x1, [x0]
  444f98:	ldr	x2, [sp, #56]
  444f9c:	mov	x1, #0x0                   	// #0
  444fa0:	ldr	x0, [sp, #80]
  444fa4:	bl	440844 <ferror@plt+0x3cfb4>
  444fa8:	str	x0, [sp, #168]
  444fac:	ldr	x0, [sp, #80]
  444fb0:	ldr	x0, [x0]
  444fb4:	ldrb	w0, [x0]
  444fb8:	cmp	w0, #0x3b
  444fbc:	b.eq	444fcc <ferror@plt+0x4173c>  // b.none
  444fc0:	ldr	x0, [sp, #152]
  444fc4:	bl	440944 <ferror@plt+0x3d0b4>
  444fc8:	b	4453dc <ferror@plt+0x41b4c>
  444fcc:	ldr	x0, [sp, #80]
  444fd0:	ldr	x0, [x0]
  444fd4:	add	x1, x0, #0x1
  444fd8:	ldr	x0, [sp, #80]
  444fdc:	str	x1, [x0]
  444fe0:	ldr	x0, [sp, #168]
  444fe4:	and	x0, x0, #0x7fffffff
  444fe8:	str	x0, [sp, #168]
  444fec:	ldr	x0, [sp, #80]
  444ff0:	ldr	x0, [x0]
  444ff4:	ldrb	w0, [x0]
  444ff8:	cmp	w0, #0x3b
  444ffc:	b.eq	445014 <ferror@plt+0x41784>  // b.none
  445000:	ldr	x0, [sp, #80]
  445004:	ldr	x0, [x0]
  445008:	ldrb	w0, [x0]
  44500c:	cmp	w0, #0x0
  445010:	b.ne	44501c <ferror@plt+0x4178c>  // b.any
  445014:	str	xzr, [sp, #160]
  445018:	b	44512c <ferror@plt+0x4189c>
  44501c:	ldr	x5, [sp, #56]
  445020:	mov	x4, #0x0                   	// #0
  445024:	ldr	x3, [sp, #80]
  445028:	mov	x2, #0x0                   	// #0
  44502c:	ldr	x1, [sp, #96]
  445030:	ldr	x0, [sp, #104]
  445034:	bl	4422a4 <ferror@plt+0x3ea14>
  445038:	str	x0, [sp, #208]
  44503c:	ldr	x0, [sp, #80]
  445040:	ldr	x0, [x0]
  445044:	ldrb	w0, [x0]
  445048:	cmp	w0, #0x3a
  44504c:	b.ne	445058 <ferror@plt+0x417c8>  // b.any
  445050:	str	xzr, [sp, #160]
  445054:	b	44512c <ferror@plt+0x4189c>
  445058:	ldr	x0, [sp, #208]
  44505c:	str	x0, [sp, #160]
  445060:	str	xzr, [sp, #208]
  445064:	ldr	x0, [sp, #80]
  445068:	ldr	x0, [x0]
  44506c:	ldrb	w0, [x0]
  445070:	cmp	w0, #0x3b
  445074:	b.eq	445084 <ferror@plt+0x417f4>  // b.none
  445078:	ldr	x0, [sp, #152]
  44507c:	bl	440944 <ferror@plt+0x3d0b4>
  445080:	b	4453dc <ferror@plt+0x41b4c>
  445084:	ldr	x0, [sp, #80]
  445088:	ldr	x0, [x0]
  44508c:	add	x1, x0, #0x1
  445090:	ldr	x0, [sp, #80]
  445094:	str	x1, [x0]
  445098:	b	44512c <ferror@plt+0x4189c>
  44509c:	ldr	x0, [sp, #80]
  4450a0:	ldr	x0, [x0]
  4450a4:	add	x1, x0, #0x1
  4450a8:	ldr	x0, [sp, #80]
  4450ac:	str	x1, [x0]
  4450b0:	mov	w0, #0x1                   	// #1
  4450b4:	str	w0, [sp, #180]
  4450b8:	str	xzr, [sp, #168]
  4450bc:	str	xzr, [sp, #160]
  4450c0:	ldr	x0, [sp, #248]
  4450c4:	bl	402fd0 <strlen@plt>
  4450c8:	mov	x2, x0
  4450cc:	ldr	x1, [sp, #248]
  4450d0:	ldr	x0, [sp, #232]
  4450d4:	bl	403210 <strncmp@plt>
  4450d8:	cmp	w0, #0x0
  4450dc:	b.eq	445128 <ferror@plt+0x41898>  // b.none
  4450e0:	mov	w0, #0x1                   	// #1
  4450e4:	str	w0, [sp, #196]
  4450e8:	b	445128 <ferror@plt+0x41898>
  4450ec:	adrp	x0, 463000 <warn@@Base+0x15330>
  4450f0:	add	x1, x0, #0x458
  4450f4:	ldr	x0, [sp, #152]
  4450f8:	bl	44098c <ferror@plt+0x3d0fc>
  4450fc:	str	xzr, [sp, #168]
  445100:	str	xzr, [sp, #160]
  445104:	b	44512c <ferror@plt+0x4189c>
  445108:	ldr	x0, [sp, #80]
  44510c:	ldr	x0, [x0]
  445110:	add	x1, x0, #0x1
  445114:	ldr	x0, [sp, #80]
  445118:	str	x1, [x0]
  44511c:	str	xzr, [sp, #168]
  445120:	str	xzr, [sp, #160]
  445124:	b	44512c <ferror@plt+0x4189c>
  445128:	nop
  44512c:	ldr	x0, [sp, #232]
  445130:	str	x0, [sp, #128]
  445134:	ldr	w0, [sp, #196]
  445138:	cmp	w0, #0x0
  44513c:	b.eq	4451cc <ferror@plt+0x4193c>  // b.none
  445140:	ldr	x2, [sp, #72]
  445144:	ldr	x1, [sp, #96]
  445148:	ldr	x0, [sp, #104]
  44514c:	bl	446458 <ferror@plt+0x42bc8>
  445150:	str	x0, [sp, #144]
  445154:	ldr	x0, [sp, #144]
  445158:	cmp	x0, #0x0
  44515c:	b.eq	4453c8 <ferror@plt+0x41b38>  // b.none
  445160:	ldr	x1, [sp, #200]
  445164:	ldr	x0, [sp, #104]
  445168:	bl	43d38c <ferror@plt+0x39afc>
  44516c:	str	x0, [sp, #136]
  445170:	ldr	x0, [sp, #136]
  445174:	cmp	x0, #0x0
  445178:	b.ne	445188 <ferror@plt+0x418f8>  // b.any
  44517c:	ldr	x0, [sp, #152]
  445180:	bl	440944 <ferror@plt+0x3d0b4>
  445184:	b	4453dc <ferror@plt+0x41b4c>
  445188:	add	x0, sp, #0x80
  44518c:	str	x0, [sp, #8]
  445190:	ldr	w0, [sp, #184]
  445194:	str	w0, [sp]
  445198:	ldr	w7, [sp, #188]
  44519c:	ldr	x6, [sp, #232]
  4451a0:	ldr	x5, [sp, #136]
  4451a4:	ldr	x4, [sp, #88]
  4451a8:	ldr	x3, [sp, #248]
  4451ac:	ldr	x2, [sp, #144]
  4451b0:	ldr	x1, [sp, #96]
  4451b4:	ldr	x0, [sp, #104]
  4451b8:	bl	44542c <ferror@plt+0x41b9c>
  4451bc:	str	x0, [sp, #200]
  4451c0:	ldr	x0, [sp, #200]
  4451c4:	cmp	x0, #0x0
  4451c8:	b.eq	4453d0 <ferror@plt+0x41b40>  // b.none
  4451cc:	ldr	w0, [sp, #220]
  4451d0:	add	w0, w0, #0x1
  4451d4:	ldr	w1, [sp, #216]
  4451d8:	cmp	w1, w0
  4451dc:	b.hi	445204 <ferror@plt+0x41974>  // b.pmore
  4451e0:	ldr	w0, [sp, #216]
  4451e4:	add	w0, w0, #0xa
  4451e8:	str	w0, [sp, #216]
  4451ec:	ldr	w0, [sp, #216]
  4451f0:	lsl	x0, x0, #3
  4451f4:	mov	x1, x0
  4451f8:	ldr	x0, [sp, #240]
  4451fc:	bl	4031e0 <xrealloc@plt>
  445200:	str	x0, [sp, #240]
  445204:	ldr	w0, [sp, #180]
  445208:	cmp	w0, #0x0
  44520c:	b.ne	445250 <ferror@plt+0x419c0>  // b.any
  445210:	ldr	x8, [sp, #128]
  445214:	ldr	w0, [sp, #220]
  445218:	lsl	x0, x0, #3
  44521c:	ldr	x1, [sp, #240]
  445220:	add	x19, x1, x0
  445224:	ldr	x7, [sp, #160]
  445228:	ldr	x6, [sp, #168]
  44522c:	ldr	w5, [sp, #184]
  445230:	ldr	w4, [sp, #188]
  445234:	ldr	w3, [sp, #192]
  445238:	ldr	x2, [sp, #200]
  44523c:	mov	x1, x8
  445240:	ldr	x0, [sp, #104]
  445244:	bl	43c90c <ferror@plt+0x3907c>
  445248:	str	x0, [x19]
  44524c:	b	445284 <ferror@plt+0x419f4>
  445250:	ldr	x6, [sp, #128]
  445254:	ldr	w0, [sp, #220]
  445258:	lsl	x0, x0, #3
  44525c:	ldr	x1, [sp, #240]
  445260:	add	x19, x1, x0
  445264:	ldr	w5, [sp, #184]
  445268:	ldr	w4, [sp, #188]
  44526c:	ldr	w3, [sp, #192]
  445270:	ldr	x2, [sp, #200]
  445274:	mov	x1, x6
  445278:	ldr	x0, [sp, #104]
  44527c:	bl	43c9b0 <ferror@plt+0x39120>
  445280:	str	x0, [x19]
  445284:	ldr	w0, [sp, #220]
  445288:	lsl	x0, x0, #3
  44528c:	ldr	x1, [sp, #240]
  445290:	add	x0, x1, x0
  445294:	ldr	x0, [x0]
  445298:	cmp	x0, #0x0
  44529c:	b.eq	4453d8 <ferror@plt+0x41b48>  // b.none
  4452a0:	ldr	w0, [sp, #220]
  4452a4:	add	w0, w0, #0x1
  4452a8:	str	w0, [sp, #220]
  4452ac:	ldr	x0, [sp, #80]
  4452b0:	ldr	x0, [x0]
  4452b4:	ldrb	w0, [x0]
  4452b8:	cmp	w0, #0x3b
  4452bc:	b.eq	4452d4 <ferror@plt+0x41a44>  // b.none
  4452c0:	ldr	x0, [sp, #80]
  4452c4:	ldr	x0, [x0]
  4452c8:	ldrb	w0, [x0]
  4452cc:	cmp	w0, #0x0
  4452d0:	b.ne	444cb0 <ferror@plt+0x41420>  // b.any
  4452d4:	ldr	w0, [sp, #220]
  4452d8:	lsl	x0, x0, #3
  4452dc:	ldr	x1, [sp, #240]
  4452e0:	add	x0, x1, x0
  4452e4:	str	xzr, [x0]
  4452e8:	ldr	x0, [sp, #80]
  4452ec:	ldr	x0, [x0]
  4452f0:	ldrb	w0, [x0]
  4452f4:	cmp	w0, #0x0
  4452f8:	b.eq	445310 <ferror@plt+0x41a80>  // b.none
  4452fc:	ldr	x0, [sp, #80]
  445300:	ldr	x0, [x0]
  445304:	add	x1, x0, #0x1
  445308:	ldr	x0, [sp, #80]
  44530c:	str	x1, [x0]
  445310:	ldr	w0, [sp, #260]
  445314:	add	w0, w0, #0x1
  445318:	ldr	w1, [sp, #256]
  44531c:	cmp	w1, w0
  445320:	b.hi	445348 <ferror@plt+0x41ab8>  // b.pmore
  445324:	ldr	w0, [sp, #256]
  445328:	add	w0, w0, #0xa
  44532c:	str	w0, [sp, #256]
  445330:	ldr	w0, [sp, #256]
  445334:	lsl	x0, x0, #3
  445338:	mov	x1, x0
  44533c:	ldr	x0, [sp, #264]
  445340:	bl	4031e0 <xrealloc@plt>
  445344:	str	x0, [sp, #264]
  445348:	ldr	w0, [sp, #260]
  44534c:	lsl	x0, x0, #3
  445350:	ldr	x1, [sp, #264]
  445354:	add	x19, x1, x0
  445358:	ldr	x2, [sp, #240]
  44535c:	ldr	x1, [sp, #248]
  445360:	ldr	x0, [sp, #104]
  445364:	bl	43c8b8 <ferror@plt+0x39028>
  445368:	str	x0, [x19]
  44536c:	ldr	w0, [sp, #260]
  445370:	add	w0, w0, #0x1
  445374:	str	w0, [sp, #260]
  445378:	ldr	x0, [sp, #80]
  44537c:	ldr	x0, [x0]
  445380:	ldrb	w0, [x0]
  445384:	cmp	w0, #0x3b
  445388:	b.ne	444b3c <ferror@plt+0x412ac>  // b.any
  44538c:	ldr	x0, [sp, #264]
  445390:	cmp	x0, #0x0
  445394:	b.eq	4453ac <ferror@plt+0x41b1c>  // b.none
  445398:	ldr	w0, [sp, #260]
  44539c:	lsl	x0, x0, #3
  4453a0:	ldr	x1, [sp, #264]
  4453a4:	add	x0, x1, x0
  4453a8:	str	xzr, [x0]
  4453ac:	ldr	x0, [sp, #64]
  4453b0:	ldr	x1, [sp, #264]
  4453b4:	str	x1, [x0]
  4453b8:	mov	w0, #0x1                   	// #1
  4453bc:	b	44541c <ferror@plt+0x41b8c>
  4453c0:	nop
  4453c4:	b	4453dc <ferror@plt+0x41b4c>
  4453c8:	nop
  4453cc:	b	4453dc <ferror@plt+0x41b4c>
  4453d0:	nop
  4453d4:	b	4453dc <ferror@plt+0x41b4c>
  4453d8:	nop
  4453dc:	ldr	x0, [sp, #248]
  4453e0:	cmp	x0, #0x0
  4453e4:	b.eq	4453f0 <ferror@plt+0x41b60>  // b.none
  4453e8:	ldr	x0, [sp, #248]
  4453ec:	bl	403510 <free@plt>
  4453f0:	ldr	x0, [sp, #240]
  4453f4:	cmp	x0, #0x0
  4453f8:	b.eq	445404 <ferror@plt+0x41b74>  // b.none
  4453fc:	ldr	x0, [sp, #240]
  445400:	bl	403510 <free@plt>
  445404:	ldr	x0, [sp, #232]
  445408:	cmp	x0, #0x0
  44540c:	b.eq	445418 <ferror@plt+0x41b88>  // b.none
  445410:	ldr	x0, [sp, #232]
  445414:	bl	403510 <free@plt>
  445418:	mov	w0, #0x0                   	// #0
  44541c:	ldr	x19, [sp, #32]
  445420:	ldp	x29, x30, [sp, #16]
  445424:	add	sp, sp, #0x110
  445428:	ret
  44542c:	stp	x29, x30, [sp, #-192]!
  445430:	mov	x29, sp
  445434:	str	x19, [sp, #16]
  445438:	str	x0, [sp, #88]
  44543c:	str	x1, [sp, #80]
  445440:	str	x2, [sp, #72]
  445444:	str	x3, [sp, #64]
  445448:	str	x4, [sp, #56]
  44544c:	str	x5, [sp, #48]
  445450:	str	x6, [sp, #40]
  445454:	str	w7, [sp, #36]
  445458:	str	wzr, [sp, #188]
  44545c:	ldr	x0, [sp, #40]
  445460:	ldrb	w0, [x0]
  445464:	cmp	w0, #0x5f
  445468:	b.ne	4454d4 <ferror@plt+0x41c44>  // b.any
  44546c:	ldr	x0, [sp, #40]
  445470:	add	x0, x0, #0x1
  445474:	ldrb	w0, [x0]
  445478:	cmp	w0, #0x5f
  44547c:	b.ne	4454d4 <ferror@plt+0x41c44>  // b.any
  445480:	ldr	x0, [sp, #40]
  445484:	add	x0, x0, #0x2
  445488:	ldrb	w0, [x0]
  44548c:	mov	w1, w0
  445490:	adrp	x0, 47e000 <warn@@Base+0x30330>
  445494:	add	x0, x0, #0xb88
  445498:	sxtw	x1, w1
  44549c:	ldrh	w0, [x0, x1, lsl #1]
  4454a0:	and	w0, w0, #0x4
  4454a4:	cmp	w0, #0x0
  4454a8:	b.ne	4454f0 <ferror@plt+0x41c60>  // b.any
  4454ac:	ldr	x0, [sp, #40]
  4454b0:	add	x0, x0, #0x2
  4454b4:	ldrb	w0, [x0]
  4454b8:	cmp	w0, #0x51
  4454bc:	b.eq	4454f0 <ferror@plt+0x41c60>  // b.none
  4454c0:	ldr	x0, [sp, #40]
  4454c4:	add	x0, x0, #0x2
  4454c8:	ldrb	w0, [x0]
  4454cc:	cmp	w0, #0x74
  4454d0:	b.eq	4454f0 <ferror@plt+0x41c60>  // b.none
  4454d4:	mov	x2, #0x4                   	// #4
  4454d8:	adrp	x0, 463000 <warn@@Base+0x15330>
  4454dc:	add	x1, x0, #0x478
  4454e0:	ldr	x0, [sp, #40]
  4454e4:	bl	403210 <strncmp@plt>
  4454e8:	cmp	w0, #0x0
  4454ec:	b.ne	4454f8 <ferror@plt+0x41c68>  // b.any
  4454f0:	mov	w0, #0x1                   	// #1
  4454f4:	b	4454fc <ferror@plt+0x41c6c>
  4454f8:	mov	w0, #0x0                   	// #0
  4454fc:	str	w0, [sp, #180]
  445500:	ldr	w0, [sp, #180]
  445504:	cmp	w0, #0x0
  445508:	b.ne	44552c <ferror@plt+0x41c9c>  // b.any
  44550c:	ldr	x0, [sp, #56]
  445510:	cmp	x0, #0x0
  445514:	b.eq	445534 <ferror@plt+0x41ca4>  // b.none
  445518:	ldr	x1, [sp, #56]
  44551c:	ldr	x0, [sp, #64]
  445520:	bl	4034b0 <strcmp@plt>
  445524:	cmp	w0, #0x0
  445528:	b.ne	445534 <ferror@plt+0x41ca4>  // b.any
  44552c:	mov	w0, #0x1                   	// #1
  445530:	b	445538 <ferror@plt+0x41ca8>
  445534:	mov	w0, #0x0                   	// #0
  445538:	str	w0, [sp, #176]
  44553c:	ldr	x0, [sp, #40]
  445540:	ldrb	w0, [x0]
  445544:	cmp	w0, #0x5f
  445548:	b.ne	445588 <ferror@plt+0x41cf8>  // b.any
  44554c:	ldr	x0, [sp, #40]
  445550:	add	x0, x0, #0x1
  445554:	ldrb	w0, [x0]
  445558:	cmp	w0, #0x24
  44555c:	b.eq	445574 <ferror@plt+0x41ce4>  // b.none
  445560:	ldr	x0, [sp, #40]
  445564:	add	x0, x0, #0x1
  445568:	ldrb	w0, [x0]
  44556c:	cmp	w0, #0x2e
  445570:	b.ne	445588 <ferror@plt+0x41cf8>  // b.any
  445574:	ldr	x0, [sp, #40]
  445578:	add	x0, x0, #0x2
  44557c:	ldrb	w0, [x0]
  445580:	cmp	w0, #0x5f
  445584:	b.eq	4455a4 <ferror@plt+0x41d14>  // b.none
  445588:	mov	x2, #0x4                   	// #4
  44558c:	adrp	x0, 463000 <warn@@Base+0x15330>
  445590:	add	x1, x0, #0x480
  445594:	ldr	x0, [sp, #40]
  445598:	bl	403210 <strncmp@plt>
  44559c:	cmp	w0, #0x0
  4455a0:	b.ne	4455ac <ferror@plt+0x41d1c>  // b.any
  4455a4:	mov	w0, #0x1                   	// #1
  4455a8:	b	4455b0 <ferror@plt+0x41d20>
  4455ac:	mov	w0, #0x0                   	// #0
  4455b0:	str	w0, [sp, #172]
  4455b4:	ldr	x0, [sp, #40]
  4455b8:	ldrb	w0, [x0]
  4455bc:	cmp	w0, #0x5f
  4455c0:	b.ne	4455e0 <ferror@plt+0x41d50>  // b.any
  4455c4:	ldr	x0, [sp, #40]
  4455c8:	add	x0, x0, #0x1
  4455cc:	ldrb	w0, [x0]
  4455d0:	cmp	w0, #0x5a
  4455d4:	b.ne	4455e0 <ferror@plt+0x41d50>  // b.any
  4455d8:	mov	w0, #0x1                   	// #1
  4455dc:	b	4455e4 <ferror@plt+0x41d54>
  4455e0:	mov	w0, #0x0                   	// #0
  4455e4:	str	w0, [sp, #168]
  4455e8:	ldr	w0, [sp, #172]
  4455ec:	cmp	w0, #0x0
  4455f0:	b.ne	445820 <ferror@plt+0x41f90>  // b.any
  4455f4:	ldr	w0, [sp, #180]
  4455f8:	cmp	w0, #0x0
  4455fc:	b.ne	445820 <ferror@plt+0x41f90>  // b.any
  445600:	ldr	w0, [sp, #168]
  445604:	cmp	w0, #0x0
  445608:	b.ne	445820 <ferror@plt+0x41f90>  // b.any
  44560c:	ldr	x0, [sp, #56]
  445610:	cmp	x0, #0x0
  445614:	b.eq	445624 <ferror@plt+0x41d94>  // b.none
  445618:	ldr	x0, [sp, #56]
  44561c:	bl	402fd0 <strlen@plt>
  445620:	b	445628 <ferror@plt+0x41d98>
  445624:	mov	w0, #0x0                   	// #0
  445628:	str	w0, [sp, #184]
  44562c:	ldr	w0, [sp, #36]
  445630:	cmp	w0, #0x0
  445634:	b.eq	445644 <ferror@plt+0x41db4>  // b.none
  445638:	adrp	x0, 463000 <warn@@Base+0x15330>
  44563c:	add	x0, x0, #0x488
  445640:	b	44564c <ferror@plt+0x41dbc>
  445644:	adrp	x0, 463000 <warn@@Base+0x15330>
  445648:	add	x0, x0, #0x490
  44564c:	str	x0, [sp, #160]
  445650:	ldr	w0, [sp, #192]
  445654:	cmp	w0, #0x0
  445658:	b.eq	445668 <ferror@plt+0x41dd8>  // b.none
  44565c:	adrp	x0, 463000 <warn@@Base+0x15330>
  445660:	add	x0, x0, #0x498
  445664:	b	445670 <ferror@plt+0x41de0>
  445668:	adrp	x0, 463000 <warn@@Base+0x15330>
  44566c:	add	x0, x0, #0x490
  445670:	str	x0, [sp, #152]
  445674:	ldr	w0, [sp, #184]
  445678:	cmp	w0, #0x0
  44567c:	b.ne	4456a0 <ferror@plt+0x41e10>  // b.any
  445680:	add	x4, sp, #0x68
  445684:	ldr	x3, [sp, #152]
  445688:	ldr	x2, [sp, #160]
  44568c:	adrp	x0, 463000 <warn@@Base+0x15330>
  445690:	add	x1, x0, #0x4a0
  445694:	mov	x0, x4
  445698:	bl	403090 <sprintf@plt>
  44569c:	b	445708 <ferror@plt+0x41e78>
  4456a0:	ldr	x0, [sp, #56]
  4456a4:	cmp	x0, #0x0
  4456a8:	b.eq	4456e8 <ferror@plt+0x41e58>  // b.none
  4456ac:	mov	w1, #0x3c                  	// #60
  4456b0:	ldr	x0, [sp, #56]
  4456b4:	bl	403560 <strchr@plt>
  4456b8:	cmp	x0, #0x0
  4456bc:	b.eq	4456e8 <ferror@plt+0x41e58>  // b.none
  4456c0:	add	x4, sp, #0x68
  4456c4:	ldr	x3, [sp, #152]
  4456c8:	ldr	x2, [sp, #160]
  4456cc:	adrp	x0, 463000 <warn@@Base+0x15330>
  4456d0:	add	x1, x0, #0x4a0
  4456d4:	mov	x0, x4
  4456d8:	bl	403090 <sprintf@plt>
  4456dc:	str	xzr, [sp, #56]
  4456e0:	str	wzr, [sp, #184]
  4456e4:	b	445708 <ferror@plt+0x41e78>
  4456e8:	add	x5, sp, #0x68
  4456ec:	ldr	w4, [sp, #184]
  4456f0:	ldr	x3, [sp, #152]
  4456f4:	ldr	x2, [sp, #160]
  4456f8:	adrp	x0, 463000 <warn@@Base+0x15330>
  4456fc:	add	x1, x0, #0x4a8
  445700:	mov	x0, x5
  445704:	bl	403090 <sprintf@plt>
  445708:	ldr	w0, [sp, #176]
  44570c:	cmp	w0, #0x0
  445710:	b.ne	445724 <ferror@plt+0x41e94>  // b.any
  445714:	ldr	x0, [sp, #64]
  445718:	bl	402fd0 <strlen@plt>
  44571c:	mov	w19, w0
  445720:	b	445728 <ferror@plt+0x41e98>
  445724:	mov	w19, #0x0                   	// #0
  445728:	add	x0, sp, #0x68
  44572c:	bl	402fd0 <strlen@plt>
  445730:	add	w1, w19, w0
  445734:	ldr	w0, [sp, #184]
  445738:	add	w19, w1, w0
  44573c:	ldr	x0, [sp, #40]
  445740:	bl	402fd0 <strlen@plt>
  445744:	add	w0, w19, w0
  445748:	add	w0, w0, #0x1
  44574c:	str	w0, [sp, #148]
  445750:	ldr	x0, [sp, #64]
  445754:	ldrb	w0, [x0]
  445758:	cmp	w0, #0x6f
  44575c:	b.ne	4457a4 <ferror@plt+0x41f14>  // b.any
  445760:	ldr	x0, [sp, #64]
  445764:	add	x0, x0, #0x1
  445768:	ldrb	w0, [x0]
  44576c:	cmp	w0, #0x70
  445770:	b.ne	4457a4 <ferror@plt+0x41f14>  // b.any
  445774:	ldr	x0, [sp, #64]
  445778:	add	x0, x0, #0x2
  44577c:	ldrb	w0, [x0]
  445780:	cmp	w0, #0x24
  445784:	b.eq	44579c <ferror@plt+0x41f0c>  // b.none
  445788:	ldr	x0, [sp, #64]
  44578c:	add	x0, x0, #0x2
  445790:	ldrb	w0, [x0]
  445794:	cmp	w0, #0x2e
  445798:	b.ne	4457a4 <ferror@plt+0x41f14>  // b.any
  44579c:	mov	x0, #0x0                   	// #0
  4457a0:	b	4458c4 <ferror@plt+0x42034>
  4457a4:	ldr	w0, [sp, #148]
  4457a8:	bl	403290 <xmalloc@plt>
  4457ac:	str	x0, [sp, #136]
  4457b0:	ldr	w0, [sp, #176]
  4457b4:	cmp	w0, #0x0
  4457b8:	b.eq	4457c8 <ferror@plt+0x41f38>  // b.none
  4457bc:	ldr	x0, [sp, #136]
  4457c0:	strb	wzr, [x0]
  4457c4:	b	4457d4 <ferror@plt+0x41f44>
  4457c8:	ldr	x1, [sp, #64]
  4457cc:	ldr	x0, [sp, #136]
  4457d0:	bl	403610 <strcpy@plt>
  4457d4:	ldr	x0, [sp, #136]
  4457d8:	bl	402fd0 <strlen@plt>
  4457dc:	str	w0, [sp, #188]
  4457e0:	add	x0, sp, #0x68
  4457e4:	mov	x1, x0
  4457e8:	ldr	x0, [sp, #136]
  4457ec:	bl	403260 <strcat@plt>
  4457f0:	ldr	x0, [sp, #56]
  4457f4:	cmp	x0, #0x0
  4457f8:	b.eq	445808 <ferror@plt+0x41f78>  // b.none
  4457fc:	ldr	x1, [sp, #56]
  445800:	ldr	x0, [sp, #136]
  445804:	bl	403260 <strcat@plt>
  445808:	ldr	x1, [sp, #40]
  44580c:	ldr	x0, [sp, #136]
  445810:	bl	403260 <strcat@plt>
  445814:	ldr	x0, [sp, #200]
  445818:	ldr	x1, [sp, #136]
  44581c:	str	x1, [x0]
  445820:	ldr	x0, [sp, #40]
  445824:	ldrb	w0, [x0]
  445828:	cmp	w0, #0x0
  44582c:	b.eq	44583c <ferror@plt+0x41fac>  // b.none
  445830:	ldr	w0, [sp, #172]
  445834:	cmp	w0, #0x0
  445838:	b.eq	44586c <ferror@plt+0x41fdc>  // b.none
  44583c:	mov	x0, #0x8                   	// #8
  445840:	bl	403290 <xmalloc@plt>
  445844:	str	x0, [sp, #128]
  445848:	ldr	x0, [sp, #128]
  44584c:	str	xzr, [x0]
  445850:	mov	w4, #0x0                   	// #0
  445854:	ldr	x3, [sp, #128]
  445858:	ldr	x2, [sp, #72]
  44585c:	ldr	x1, [sp, #48]
  445860:	ldr	x0, [sp, #88]
  445864:	bl	43c4f4 <ferror@plt+0x38c64>
  445868:	b	4458c4 <ferror@plt+0x42034>
  44586c:	ldr	x0, [sp, #200]
  445870:	ldr	x0, [x0]
  445874:	add	x1, sp, #0x7c
  445878:	ldr	w4, [sp, #188]
  44587c:	mov	x3, x1
  445880:	mov	x2, x0
  445884:	ldr	x1, [sp, #80]
  445888:	ldr	x0, [sp, #88]
  44588c:	bl	446e8c <ferror@plt+0x435fc>
  445890:	str	x0, [sp, #128]
  445894:	ldr	x0, [sp, #128]
  445898:	cmp	x0, #0x0
  44589c:	b.ne	4458a8 <ferror@plt+0x42018>  // b.any
  4458a0:	mov	x0, #0x0                   	// #0
  4458a4:	b	4458c4 <ferror@plt+0x42034>
  4458a8:	ldr	w0, [sp, #124]
  4458ac:	mov	w4, w0
  4458b0:	ldr	x3, [sp, #128]
  4458b4:	ldr	x2, [sp, #72]
  4458b8:	ldr	x1, [sp, #48]
  4458bc:	ldr	x0, [sp, #88]
  4458c0:	bl	43c4f4 <ferror@plt+0x38c64>
  4458c4:	ldr	x19, [sp, #16]
  4458c8:	ldp	x29, x30, [sp], #192
  4458cc:	ret
  4458d0:	stp	x29, x30, [sp, #-128]!
  4458d4:	mov	x29, sp
  4458d8:	str	x0, [sp, #72]
  4458dc:	str	x1, [sp, #64]
  4458e0:	str	x2, [sp, #56]
  4458e4:	str	x3, [sp, #48]
  4458e8:	str	x4, [sp, #40]
  4458ec:	str	x5, [sp, #32]
  4458f0:	str	x6, [sp, #24]
  4458f4:	ldr	x0, [sp, #40]
  4458f8:	str	xzr, [x0]
  4458fc:	ldr	x0, [sp, #32]
  445900:	str	wzr, [x0]
  445904:	ldr	x0, [sp, #56]
  445908:	ldr	x0, [x0]
  44590c:	str	x0, [sp, #112]
  445910:	ldr	x1, [sp, #112]
  445914:	ldr	x0, [sp, #24]
  445918:	cmp	x1, x0
  44591c:	b.cc	445928 <ferror@plt+0x42098>  // b.lo, b.ul, b.last
  445920:	mov	w0, #0x0                   	// #0
  445924:	b	445b14 <ferror@plt+0x42284>
  445928:	ldr	x0, [sp, #56]
  44592c:	ldr	x0, [x0]
  445930:	ldrb	w0, [x0]
  445934:	cmp	w0, #0x3b
  445938:	b.ne	445950 <ferror@plt+0x420c0>  // b.any
  44593c:	ldr	x0, [sp, #56]
  445940:	ldr	x0, [x0]
  445944:	add	x1, x0, #0x1
  445948:	ldr	x0, [sp, #56]
  44594c:	str	x1, [x0]
  445950:	ldr	x0, [sp, #56]
  445954:	ldr	x0, [x0]
  445958:	ldrb	w0, [x0]
  44595c:	cmp	w0, #0x7e
  445960:	b.eq	44596c <ferror@plt+0x420dc>  // b.none
  445964:	mov	w0, #0x1                   	// #1
  445968:	b	445b14 <ferror@plt+0x42284>
  44596c:	ldr	x0, [sp, #56]
  445970:	ldr	x0, [x0]
  445974:	add	x1, x0, #0x1
  445978:	ldr	x0, [sp, #56]
  44597c:	str	x1, [x0]
  445980:	ldr	x0, [sp, #56]
  445984:	ldr	x0, [x0]
  445988:	ldrb	w0, [x0]
  44598c:	cmp	w0, #0x3d
  445990:	b.eq	4459bc <ferror@plt+0x4212c>  // b.none
  445994:	ldr	x0, [sp, #56]
  445998:	ldr	x0, [x0]
  44599c:	ldrb	w0, [x0]
  4459a0:	cmp	w0, #0x2b
  4459a4:	b.eq	4459bc <ferror@plt+0x4212c>  // b.none
  4459a8:	ldr	x0, [sp, #56]
  4459ac:	ldr	x0, [x0]
  4459b0:	ldrb	w0, [x0]
  4459b4:	cmp	w0, #0x2d
  4459b8:	b.ne	4459d0 <ferror@plt+0x42140>  // b.any
  4459bc:	ldr	x0, [sp, #56]
  4459c0:	ldr	x0, [x0]
  4459c4:	add	x1, x0, #0x1
  4459c8:	ldr	x0, [sp, #56]
  4459cc:	str	x1, [x0]
  4459d0:	ldr	x0, [sp, #56]
  4459d4:	ldr	x0, [x0]
  4459d8:	ldrb	w0, [x0]
  4459dc:	cmp	w0, #0x25
  4459e0:	b.eq	4459ec <ferror@plt+0x4215c>  // b.none
  4459e4:	mov	w0, #0x1                   	// #1
  4459e8:	b	445b14 <ferror@plt+0x42284>
  4459ec:	ldr	x0, [sp, #56]
  4459f0:	ldr	x0, [x0]
  4459f4:	add	x1, x0, #0x1
  4459f8:	ldr	x0, [sp, #56]
  4459fc:	str	x1, [x0]
  445a00:	ldr	x0, [sp, #56]
  445a04:	ldr	x0, [x0]
  445a08:	str	x0, [sp, #104]
  445a0c:	add	x0, sp, #0x58
  445a10:	ldr	x2, [sp, #24]
  445a14:	mov	x1, x0
  445a18:	ldr	x0, [sp, #56]
  445a1c:	bl	442fb4 <ferror@plt+0x3f724>
  445a20:	cmp	w0, #0x0
  445a24:	b.ne	445a30 <ferror@plt+0x421a0>  // b.any
  445a28:	mov	w0, #0x0                   	// #0
  445a2c:	b	445b14 <ferror@plt+0x42284>
  445a30:	ldr	w1, [sp, #88]
  445a34:	ldr	x0, [sp, #48]
  445a38:	ldr	w0, [x0]
  445a3c:	cmp	w1, w0
  445a40:	b.ne	445a6c <ferror@plt+0x421dc>  // b.any
  445a44:	ldr	w1, [sp, #92]
  445a48:	ldr	x0, [sp, #48]
  445a4c:	add	x0, x0, #0x4
  445a50:	ldr	w0, [x0]
  445a54:	cmp	w1, w0
  445a58:	b.ne	445a6c <ferror@plt+0x421dc>  // b.any
  445a5c:	ldr	x0, [sp, #32]
  445a60:	mov	w1, #0x1                   	// #1
  445a64:	str	w1, [x0]
  445a68:	b	445b10 <ferror@plt+0x42280>
  445a6c:	ldr	x0, [sp, #56]
  445a70:	ldr	x1, [sp, #104]
  445a74:	str	x1, [x0]
  445a78:	ldr	x5, [sp, #24]
  445a7c:	mov	x4, #0x0                   	// #0
  445a80:	ldr	x3, [sp, #56]
  445a84:	mov	x2, #0x0                   	// #0
  445a88:	ldr	x1, [sp, #64]
  445a8c:	ldr	x0, [sp, #72]
  445a90:	bl	4422a4 <ferror@plt+0x3ea14>
  445a94:	str	x0, [sp, #96]
  445a98:	ldr	x0, [sp, #56]
  445a9c:	ldr	x0, [x0]
  445aa0:	str	x0, [sp, #120]
  445aa4:	b	445ab4 <ferror@plt+0x42224>
  445aa8:	ldr	x0, [sp, #120]
  445aac:	add	x0, x0, #0x1
  445ab0:	str	x0, [sp, #120]
  445ab4:	ldr	x0, [sp, #120]
  445ab8:	ldrb	w0, [x0]
  445abc:	cmp	w0, #0x3b
  445ac0:	b.eq	445ad4 <ferror@plt+0x42244>  // b.none
  445ac4:	ldr	x0, [sp, #120]
  445ac8:	ldrb	w0, [x0]
  445acc:	cmp	w0, #0x0
  445ad0:	b.ne	445aa8 <ferror@plt+0x42218>  // b.any
  445ad4:	ldr	x0, [sp, #120]
  445ad8:	ldrb	w0, [x0]
  445adc:	cmp	w0, #0x3b
  445ae0:	b.eq	445af4 <ferror@plt+0x42264>  // b.none
  445ae4:	ldr	x0, [sp, #112]
  445ae8:	bl	440944 <ferror@plt+0x3d0b4>
  445aec:	mov	w0, #0x0                   	// #0
  445af0:	b	445b14 <ferror@plt+0x42284>
  445af4:	ldr	x0, [sp, #40]
  445af8:	ldr	x1, [sp, #96]
  445afc:	str	x1, [x0]
  445b00:	ldr	x0, [sp, #120]
  445b04:	add	x1, x0, #0x1
  445b08:	ldr	x0, [sp, #56]
  445b0c:	str	x1, [x0]
  445b10:	mov	w0, #0x1                   	// #1
  445b14:	ldp	x29, x30, [sp], #128
  445b18:	ret
  445b1c:	stp	x29, x30, [sp, #-128]!
  445b20:	mov	x29, sp
  445b24:	str	x0, [sp, #56]
  445b28:	str	x1, [sp, #48]
  445b2c:	str	x2, [sp, #40]
  445b30:	str	w3, [sp, #36]
  445b34:	str	x4, [sp, #24]
  445b38:	ldr	x0, [sp, #40]
  445b3c:	ldr	x0, [x0]
  445b40:	str	x0, [sp, #88]
  445b44:	ldr	x1, [sp, #88]
  445b48:	ldr	x0, [sp, #24]
  445b4c:	cmp	x1, x0
  445b50:	b.cc	445b5c <ferror@plt+0x422cc>  // b.lo, b.ul, b.last
  445b54:	mov	x0, #0x0                   	// #0
  445b58:	b	445e48 <ferror@plt+0x425b8>
  445b5c:	ldr	x0, [sp, #40]
  445b60:	ldr	x0, [x0]
  445b64:	str	x0, [sp, #72]
  445b68:	add	x1, sp, #0x40
  445b6c:	add	x0, sp, #0x48
  445b70:	ldr	x2, [sp, #24]
  445b74:	bl	442fb4 <ferror@plt+0x3f724>
  445b78:	cmp	w0, #0x0
  445b7c:	b.ne	445b88 <ferror@plt+0x422f8>  // b.any
  445b80:	mov	x0, #0x0                   	// #0
  445b84:	b	445e48 <ferror@plt+0x425b8>
  445b88:	ldr	w0, [sp, #64]
  445b8c:	cmp	w0, #0x0
  445b90:	b.ne	445c0c <ferror@plt+0x4237c>  // b.any
  445b94:	ldr	w0, [sp, #68]
  445b98:	cmp	w0, #0x0
  445b9c:	b.ne	445c0c <ferror@plt+0x4237c>  // b.any
  445ba0:	ldr	x0, [sp, #40]
  445ba4:	ldr	x0, [x0]
  445ba8:	ldrb	w0, [x0]
  445bac:	cmp	w0, #0x3d
  445bb0:	b.eq	445c0c <ferror@plt+0x4237c>  // b.none
  445bb4:	adrp	x0, 463000 <warn@@Base+0x15330>
  445bb8:	add	x1, x0, #0x4b8
  445bbc:	ldr	x0, [sp, #56]
  445bc0:	bl	43cd6c <ferror@plt+0x394dc>
  445bc4:	str	x0, [sp, #120]
  445bc8:	ldr	x0, [sp, #120]
  445bcc:	cmp	x0, #0x0
  445bd0:	b.ne	445bfc <ferror@plt+0x4236c>  // b.any
  445bd4:	mov	w2, #0x0                   	// #0
  445bd8:	mov	w1, #0x4                   	// #4
  445bdc:	ldr	x0, [sp, #56]
  445be0:	bl	43bd44 <ferror@plt+0x384b4>
  445be4:	str	x0, [sp, #120]
  445be8:	ldr	x0, [sp, #120]
  445bec:	cmp	x0, #0x0
  445bf0:	b.ne	445bfc <ferror@plt+0x4236c>  // b.any
  445bf4:	mov	x0, #0x0                   	// #0
  445bf8:	b	445e48 <ferror@plt+0x425b8>
  445bfc:	ldr	x1, [sp, #72]
  445c00:	ldr	x0, [sp, #40]
  445c04:	str	x1, [x0]
  445c08:	b	445c2c <ferror@plt+0x4239c>
  445c0c:	ldr	x5, [sp, #24]
  445c10:	mov	x4, #0x0                   	// #0
  445c14:	ldr	x3, [sp, #40]
  445c18:	mov	x2, #0x0                   	// #0
  445c1c:	ldr	x1, [sp, #48]
  445c20:	ldr	x0, [sp, #56]
  445c24:	bl	4422a4 <ferror@plt+0x3ea14>
  445c28:	str	x0, [sp, #120]
  445c2c:	ldr	x0, [sp, #40]
  445c30:	ldr	x0, [x0]
  445c34:	ldrb	w0, [x0]
  445c38:	cmp	w0, #0x3b
  445c3c:	b.eq	445c50 <ferror@plt+0x423c0>  // b.none
  445c40:	ldr	x0, [sp, #88]
  445c44:	bl	440944 <ferror@plt+0x3d0b4>
  445c48:	mov	x0, #0x0                   	// #0
  445c4c:	b	445e48 <ferror@plt+0x425b8>
  445c50:	ldr	x0, [sp, #40]
  445c54:	ldr	x0, [x0]
  445c58:	add	x1, x0, #0x1
  445c5c:	ldr	x0, [sp, #40]
  445c60:	str	x1, [x0]
  445c64:	str	wzr, [sp, #116]
  445c68:	ldr	x0, [sp, #40]
  445c6c:	ldr	x0, [x0]
  445c70:	ldrb	w0, [x0]
  445c74:	mov	w1, w0
  445c78:	adrp	x0, 47e000 <warn@@Base+0x30330>
  445c7c:	add	x0, x0, #0xb88
  445c80:	sxtw	x1, w1
  445c84:	ldrh	w0, [x0, x1, lsl #1]
  445c88:	and	w0, w0, #0x4
  445c8c:	cmp	w0, #0x0
  445c90:	b.ne	445cd8 <ferror@plt+0x42448>  // b.any
  445c94:	ldr	x0, [sp, #40]
  445c98:	ldr	x0, [x0]
  445c9c:	ldrb	w0, [x0]
  445ca0:	cmp	w0, #0x2d
  445ca4:	b.eq	445cd8 <ferror@plt+0x42448>  // b.none
  445ca8:	ldr	x0, [sp, #40]
  445cac:	ldr	x0, [x0]
  445cb0:	ldrb	w0, [x0]
  445cb4:	cmp	w0, #0x0
  445cb8:	b.eq	445cd8 <ferror@plt+0x42448>  // b.none
  445cbc:	ldr	x0, [sp, #40]
  445cc0:	ldr	x0, [x0]
  445cc4:	add	x1, x0, #0x1
  445cc8:	ldr	x0, [sp, #40]
  445ccc:	str	x1, [x0]
  445cd0:	mov	w0, #0x1                   	// #1
  445cd4:	str	w0, [sp, #116]
  445cd8:	ldr	x2, [sp, #24]
  445cdc:	mov	x1, #0x0                   	// #0
  445ce0:	ldr	x0, [sp, #40]
  445ce4:	bl	440844 <ferror@plt+0x3cfb4>
  445ce8:	str	x0, [sp, #104]
  445cec:	ldr	x0, [sp, #40]
  445cf0:	ldr	x0, [x0]
  445cf4:	ldrb	w0, [x0]
  445cf8:	cmp	w0, #0x3b
  445cfc:	b.eq	445d10 <ferror@plt+0x42480>  // b.none
  445d00:	ldr	x0, [sp, #88]
  445d04:	bl	440944 <ferror@plt+0x3d0b4>
  445d08:	mov	x0, #0x0                   	// #0
  445d0c:	b	445e48 <ferror@plt+0x425b8>
  445d10:	ldr	x0, [sp, #40]
  445d14:	ldr	x0, [x0]
  445d18:	add	x1, x0, #0x1
  445d1c:	ldr	x0, [sp, #40]
  445d20:	str	x1, [x0]
  445d24:	ldr	x0, [sp, #40]
  445d28:	ldr	x0, [x0]
  445d2c:	ldrb	w0, [x0]
  445d30:	mov	w1, w0
  445d34:	adrp	x0, 47e000 <warn@@Base+0x30330>
  445d38:	add	x0, x0, #0xb88
  445d3c:	sxtw	x1, w1
  445d40:	ldrh	w0, [x0, x1, lsl #1]
  445d44:	and	w0, w0, #0x4
  445d48:	cmp	w0, #0x0
  445d4c:	b.ne	445d94 <ferror@plt+0x42504>  // b.any
  445d50:	ldr	x0, [sp, #40]
  445d54:	ldr	x0, [x0]
  445d58:	ldrb	w0, [x0]
  445d5c:	cmp	w0, #0x2d
  445d60:	b.eq	445d94 <ferror@plt+0x42504>  // b.none
  445d64:	ldr	x0, [sp, #40]
  445d68:	ldr	x0, [x0]
  445d6c:	ldrb	w0, [x0]
  445d70:	cmp	w0, #0x0
  445d74:	b.eq	445d94 <ferror@plt+0x42504>  // b.none
  445d78:	ldr	x0, [sp, #40]
  445d7c:	ldr	x0, [x0]
  445d80:	add	x1, x0, #0x1
  445d84:	ldr	x0, [sp, #40]
  445d88:	str	x1, [x0]
  445d8c:	mov	w0, #0x1                   	// #1
  445d90:	str	w0, [sp, #116]
  445d94:	ldr	x2, [sp, #24]
  445d98:	mov	x1, #0x0                   	// #0
  445d9c:	ldr	x0, [sp, #40]
  445da0:	bl	440844 <ferror@plt+0x3cfb4>
  445da4:	str	x0, [sp, #96]
  445da8:	ldr	x0, [sp, #40]
  445dac:	ldr	x0, [x0]
  445db0:	ldrb	w0, [x0]
  445db4:	cmp	w0, #0x3b
  445db8:	b.eq	445dcc <ferror@plt+0x4253c>  // b.none
  445dbc:	ldr	x0, [sp, #88]
  445dc0:	bl	440944 <ferror@plt+0x3d0b4>
  445dc4:	mov	x0, #0x0                   	// #0
  445dc8:	b	445e48 <ferror@plt+0x425b8>
  445dcc:	ldr	x0, [sp, #40]
  445dd0:	ldr	x0, [x0]
  445dd4:	add	x1, x0, #0x1
  445dd8:	ldr	x0, [sp, #40]
  445ddc:	str	x1, [x0]
  445de0:	ldr	x5, [sp, #24]
  445de4:	mov	x4, #0x0                   	// #0
  445de8:	ldr	x3, [sp, #40]
  445dec:	mov	x2, #0x0                   	// #0
  445df0:	ldr	x1, [sp, #48]
  445df4:	ldr	x0, [sp, #56]
  445df8:	bl	4422a4 <ferror@plt+0x3ea14>
  445dfc:	str	x0, [sp, #80]
  445e00:	ldr	x0, [sp, #80]
  445e04:	cmp	x0, #0x0
  445e08:	b.ne	445e14 <ferror@plt+0x42584>  // b.any
  445e0c:	mov	x0, #0x0                   	// #0
  445e10:	b	445e48 <ferror@plt+0x425b8>
  445e14:	ldr	w0, [sp, #116]
  445e18:	cmp	w0, #0x0
  445e1c:	b.eq	445e2c <ferror@plt+0x4259c>  // b.none
  445e20:	str	xzr, [sp, #104]
  445e24:	mov	x0, #0xffffffffffffffff    	// #-1
  445e28:	str	x0, [sp, #96]
  445e2c:	ldr	w5, [sp, #36]
  445e30:	ldr	x4, [sp, #96]
  445e34:	ldr	x3, [sp, #104]
  445e38:	ldr	x2, [sp, #120]
  445e3c:	ldr	x1, [sp, #80]
  445e40:	ldr	x0, [sp, #56]
  445e44:	bl	43c2c0 <ferror@plt+0x38a30>
  445e48:	ldp	x29, x30, [sp], #128
  445e4c:	ret
  445e50:	stp	x29, x30, [sp, #-64]!
  445e54:	mov	x29, sp
  445e58:	str	x0, [sp, #40]
  445e5c:	str	x1, [sp, #32]
  445e60:	str	x2, [sp, #24]
  445e64:	mov	x0, #0x30                  	// #48
  445e68:	bl	403290 <xmalloc@plt>
  445e6c:	str	x0, [sp, #56]
  445e70:	ldr	x0, [sp, #40]
  445e74:	ldr	x1, [x0, #88]
  445e78:	ldr	x0, [sp, #56]
  445e7c:	str	x1, [x0]
  445e80:	ldr	x0, [sp, #40]
  445e84:	ldr	x1, [x0, #80]
  445e88:	ldr	x0, [sp, #56]
  445e8c:	str	x1, [x0, #8]
  445e90:	ldr	x0, [sp, #56]
  445e94:	ldr	x1, [sp, #32]
  445e98:	str	x1, [x0, #16]
  445e9c:	ldr	x0, [sp, #56]
  445ea0:	ldr	x1, [sp, #24]
  445ea4:	str	x1, [x0, #24]
  445ea8:	ldr	x0, [sp, #40]
  445eac:	ldr	w1, [x0, #128]
  445eb0:	ldr	x0, [sp, #56]
  445eb4:	str	w1, [x0, #32]
  445eb8:	ldr	x0, [sp, #56]
  445ebc:	str	xzr, [x0, #40]
  445ec0:	ldr	x0, [sp, #40]
  445ec4:	ldr	x1, [sp, #56]
  445ec8:	str	x1, [x0, #88]
  445ecc:	ldr	x0, [sp, #40]
  445ed0:	ldr	x1, [sp, #56]
  445ed4:	str	x1, [x0, #80]
  445ed8:	ldr	x0, [sp, #40]
  445edc:	ldr	w0, [x0, #128]
  445ee0:	add	w1, w0, #0x1
  445ee4:	ldr	x0, [sp, #40]
  445ee8:	str	w1, [x0, #128]
  445eec:	ldr	x0, [sp, #40]
  445ef0:	ldr	x2, [x0, #136]
  445ef4:	ldr	x0, [sp, #40]
  445ef8:	ldr	w0, [x0, #128]
  445efc:	mov	w0, w0
  445f00:	lsl	x0, x0, #3
  445f04:	mov	x1, x0
  445f08:	mov	x0, x2
  445f0c:	bl	4031e0 <xrealloc@plt>
  445f10:	mov	x1, x0
  445f14:	ldr	x0, [sp, #40]
  445f18:	str	x1, [x0, #136]
  445f1c:	ldr	x0, [sp, #40]
  445f20:	ldr	x1, [x0, #136]
  445f24:	ldr	x0, [sp, #56]
  445f28:	ldr	w0, [x0, #32]
  445f2c:	mov	w0, w0
  445f30:	lsl	x0, x0, #3
  445f34:	add	x0, x1, x0
  445f38:	str	xzr, [x0]
  445f3c:	nop
  445f40:	ldp	x29, x30, [sp], #64
  445f44:	ret
  445f48:	sub	sp, sp, #0x20
  445f4c:	str	x0, [sp, #8]
  445f50:	ldr	x0, [sp, #8]
  445f54:	ldr	x0, [x0, #80]
  445f58:	str	x0, [sp, #24]
  445f5c:	ldr	x0, [sp, #24]
  445f60:	cmp	x0, #0x0
  445f64:	b.ne	445f74 <ferror@plt+0x426e4>  // b.any
  445f68:	ldr	x0, [sp, #8]
  445f6c:	ldr	x0, [x0, #72]
  445f70:	b	445ff8 <ferror@plt+0x42768>
  445f74:	ldr	x0, [sp, #24]
  445f78:	ldr	x1, [x0, #8]
  445f7c:	ldr	x0, [sp, #8]
  445f80:	str	x1, [x0, #80]
  445f84:	ldr	x0, [sp, #24]
  445f88:	ldr	w1, [x0, #32]
  445f8c:	ldr	x0, [sp, #8]
  445f90:	ldr	w0, [x0, #128]
  445f94:	cmp	w1, w0
  445f98:	b.cc	445fa8 <ferror@plt+0x42718>  // b.lo, b.ul, b.last
  445f9c:	ldr	x0, [sp, #8]
  445fa0:	ldr	x0, [x0, #72]
  445fa4:	b	445ff8 <ferror@plt+0x42768>
  445fa8:	ldr	x0, [sp, #8]
  445fac:	ldr	x1, [x0, #136]
  445fb0:	ldr	x0, [sp, #24]
  445fb4:	ldr	w0, [x0, #32]
  445fb8:	mov	w0, w0
  445fbc:	lsl	x0, x0, #3
  445fc0:	add	x0, x1, x0
  445fc4:	ldr	x1, [x0]
  445fc8:	ldr	x0, [sp, #24]
  445fcc:	str	x1, [x0, #40]
  445fd0:	ldr	x0, [sp, #8]
  445fd4:	ldr	x0, [x0, #80]
  445fd8:	cmp	x0, #0x0
  445fdc:	b.ne	445fec <ferror@plt+0x4275c>  // b.any
  445fe0:	ldr	x0, [sp, #8]
  445fe4:	ldr	x0, [x0, #72]
  445fe8:	b	445ff8 <ferror@plt+0x42768>
  445fec:	ldr	x0, [sp, #8]
  445ff0:	ldr	x0, [x0, #80]
  445ff4:	ldr	x0, [x0, #16]
  445ff8:	add	sp, sp, #0x20
  445ffc:	ret
  446000:	stp	x29, x30, [sp, #-64]!
  446004:	mov	x29, sp
  446008:	str	x0, [sp, #40]
  44600c:	str	x1, [sp, #32]
  446010:	str	x2, [sp, #24]
  446014:	ldr	x0, [sp, #40]
  446018:	ldr	w0, [x0, #128]
  44601c:	add	w1, w0, #0x1
  446020:	ldr	x0, [sp, #40]
  446024:	str	w1, [x0, #128]
  446028:	ldr	x0, [sp, #40]
  44602c:	ldr	x2, [x0, #136]
  446030:	ldr	x0, [sp, #40]
  446034:	ldr	w0, [x0, #128]
  446038:	mov	w0, w0
  44603c:	lsl	x0, x0, #3
  446040:	mov	x1, x0
  446044:	mov	x0, x2
  446048:	bl	4031e0 <xrealloc@plt>
  44604c:	mov	x1, x0
  446050:	ldr	x0, [sp, #40]
  446054:	str	x1, [x0, #136]
  446058:	ldr	x0, [sp, #40]
  44605c:	ldr	x0, [x0, #88]
  446060:	str	x0, [sp, #56]
  446064:	b	4460a0 <ferror@plt+0x42810>
  446068:	ldr	x0, [sp, #56]
  44606c:	ldr	x0, [x0, #24]
  446070:	ldr	x1, [sp, #24]
  446074:	cmp	x1, x0
  446078:	b.ne	446094 <ferror@plt+0x42804>  // b.any
  44607c:	ldr	x0, [sp, #56]
  446080:	ldr	x0, [x0, #16]
  446084:	ldr	x1, [sp, #32]
  446088:	bl	4034b0 <strcmp@plt>
  44608c:	cmp	w0, #0x0
  446090:	b.eq	4460b0 <ferror@plt+0x42820>  // b.none
  446094:	ldr	x0, [sp, #56]
  446098:	ldr	x0, [x0]
  44609c:	str	x0, [sp, #56]
  4460a0:	ldr	x0, [sp, #56]
  4460a4:	cmp	x0, #0x0
  4460a8:	b.ne	446068 <ferror@plt+0x427d8>  // b.any
  4460ac:	b	4460b4 <ferror@plt+0x42824>
  4460b0:	nop
  4460b4:	ldr	x0, [sp, #56]
  4460b8:	cmp	x0, #0x0
  4460bc:	b.ne	446104 <ferror@plt+0x42874>  // b.any
  4460c0:	adrp	x0, 463000 <warn@@Base+0x15330>
  4460c4:	add	x0, x0, #0x4c0
  4460c8:	bl	403840 <gettext@plt>
  4460cc:	mov	x1, x0
  4460d0:	ldr	x0, [sp, #32]
  4460d4:	bl	44098c <ferror@plt+0x3d0fc>
  4460d8:	ldr	x0, [sp, #40]
  4460dc:	ldr	x1, [x0, #136]
  4460e0:	ldr	x0, [sp, #40]
  4460e4:	ldr	w0, [x0, #128]
  4460e8:	sub	w0, w0, #0x1
  4460ec:	mov	w0, w0
  4460f0:	lsl	x0, x0, #3
  4460f4:	add	x0, x1, x0
  4460f8:	str	xzr, [x0]
  4460fc:	mov	w0, #0x1                   	// #1
  446100:	b	446134 <ferror@plt+0x428a4>
  446104:	ldr	x0, [sp, #40]
  446108:	ldr	x1, [x0, #136]
  44610c:	ldr	x0, [sp, #40]
  446110:	ldr	w0, [x0, #128]
  446114:	sub	w0, w0, #0x1
  446118:	mov	w0, w0
  44611c:	lsl	x0, x0, #3
  446120:	add	x0, x1, x0
  446124:	ldr	x1, [sp, #56]
  446128:	ldr	x1, [x1, #40]
  44612c:	str	x1, [x0]
  446130:	mov	w0, #0x1                   	// #1
  446134:	ldp	x29, x30, [sp], #64
  446138:	ret
  44613c:	stp	x29, x30, [sp, #-80]!
  446140:	mov	x29, sp
  446144:	str	x0, [sp, #56]
  446148:	str	x1, [sp, #48]
  44614c:	str	x2, [sp, #40]
  446150:	str	x3, [sp, #32]
  446154:	str	w4, [sp, #28]
  446158:	str	x5, [sp, #16]
  44615c:	ldr	w0, [sp, #28]
  446160:	cmp	w0, #0x1
  446164:	b.eq	4461a4 <ferror@plt+0x42914>  // b.none
  446168:	ldr	w0, [sp, #28]
  44616c:	cmp	w0, #0x2
  446170:	b.eq	4461a4 <ferror@plt+0x42914>  // b.none
  446174:	ldr	x0, [sp, #48]
  446178:	ldr	w0, [x0, #96]
  44617c:	cmp	w0, #0x0
  446180:	b.eq	4461a4 <ferror@plt+0x42914>  // b.none
  446184:	ldr	x0, [sp, #48]
  446188:	ldr	w0, [x0, #64]
  44618c:	cmp	w0, #0x0
  446190:	b.ne	4461c0 <ferror@plt+0x42930>  // b.any
  446194:	ldr	x0, [sp, #48]
  446198:	ldr	w0, [x0, #68]
  44619c:	cmp	w0, #0x0
  4461a0:	b.eq	4461c0 <ferror@plt+0x42930>  // b.none
  4461a4:	ldr	x4, [sp, #16]
  4461a8:	ldr	w3, [sp, #28]
  4461ac:	ldr	x2, [sp, #32]
  4461b0:	ldr	x1, [sp, #40]
  4461b4:	ldr	x0, [sp, #56]
  4461b8:	bl	43baac <ferror@plt+0x3821c>
  4461bc:	b	44622c <ferror@plt+0x4299c>
  4461c0:	mov	x0, #0x28                  	// #40
  4461c4:	bl	403290 <xmalloc@plt>
  4461c8:	str	x0, [sp, #72]
  4461cc:	mov	x2, #0x28                  	// #40
  4461d0:	mov	w1, #0x0                   	// #0
  4461d4:	ldr	x0, [sp, #72]
  4461d8:	bl	403280 <memset@plt>
  4461dc:	ldr	x0, [sp, #48]
  4461e0:	ldr	x1, [x0, #120]
  4461e4:	ldr	x0, [sp, #72]
  4461e8:	str	x1, [x0]
  4461ec:	ldr	x0, [sp, #72]
  4461f0:	ldr	x1, [sp, #40]
  4461f4:	str	x1, [x0, #8]
  4461f8:	ldr	x0, [sp, #72]
  4461fc:	ldr	x1, [sp, #32]
  446200:	str	x1, [x0, #16]
  446204:	ldr	x0, [sp, #72]
  446208:	ldr	w1, [sp, #28]
  44620c:	str	w1, [x0, #24]
  446210:	ldr	x0, [sp, #72]
  446214:	ldr	x1, [sp, #16]
  446218:	str	x1, [x0, #32]
  44621c:	ldr	x0, [sp, #48]
  446220:	ldr	x1, [sp, #72]
  446224:	str	x1, [x0, #120]
  446228:	mov	w0, #0x1                   	// #1
  44622c:	ldp	x29, x30, [sp], #80
  446230:	ret
  446234:	stp	x29, x30, [sp, #-48]!
  446238:	mov	x29, sp
  44623c:	str	x0, [sp, #24]
  446240:	str	x1, [sp, #16]
  446244:	ldr	x0, [sp, #16]
  446248:	ldr	x0, [x0, #120]
  44624c:	str	x0, [sp, #40]
  446250:	b	4462ac <ferror@plt+0x42a1c>
  446254:	ldr	x0, [sp, #40]
  446258:	ldr	x1, [x0, #8]
  44625c:	ldr	x0, [sp, #40]
  446260:	ldr	x2, [x0, #16]
  446264:	ldr	x0, [sp, #40]
  446268:	ldr	w3, [x0, #24]
  44626c:	ldr	x0, [sp, #40]
  446270:	ldr	x0, [x0, #32]
  446274:	mov	x4, x0
  446278:	ldr	x0, [sp, #24]
  44627c:	bl	43baac <ferror@plt+0x3821c>
  446280:	cmp	w0, #0x0
  446284:	b.ne	446290 <ferror@plt+0x42a00>  // b.any
  446288:	mov	w0, #0x0                   	// #0
  44628c:	b	4462c4 <ferror@plt+0x42a34>
  446290:	ldr	x0, [sp, #40]
  446294:	ldr	x0, [x0]
  446298:	str	x0, [sp, #32]
  44629c:	ldr	x0, [sp, #40]
  4462a0:	bl	403510 <free@plt>
  4462a4:	ldr	x0, [sp, #32]
  4462a8:	str	x0, [sp, #40]
  4462ac:	ldr	x0, [sp, #40]
  4462b0:	cmp	x0, #0x0
  4462b4:	b.ne	446254 <ferror@plt+0x429c4>  // b.any
  4462b8:	ldr	x0, [sp, #16]
  4462bc:	str	xzr, [x0, #120]
  4462c0:	mov	w0, #0x1                   	// #1
  4462c4:	ldp	x29, x30, [sp], #48
  4462c8:	ret
  4462cc:	stp	x29, x30, [sp, #-80]!
  4462d0:	mov	x29, sp
  4462d4:	str	x19, [sp, #16]
  4462d8:	str	x0, [sp, #40]
  4462dc:	str	x1, [sp, #32]
  4462e0:	ldr	x0, [sp, #32]
  4462e4:	ldr	w0, [x0]
  4462e8:	str	w0, [sp, #60]
  4462ec:	ldr	x0, [sp, #32]
  4462f0:	ldr	w0, [x0, #4]
  4462f4:	str	w0, [sp, #76]
  4462f8:	ldr	w0, [sp, #60]
  4462fc:	cmp	w0, #0x0
  446300:	b.lt	446318 <ferror@plt+0x42a88>  // b.tstop
  446304:	ldr	x0, [sp, #40]
  446308:	ldr	w1, [x0, #128]
  44630c:	ldr	w0, [sp, #60]
  446310:	cmp	w1, w0
  446314:	b.hi	446348 <ferror@plt+0x42ab8>  // b.pmore
  446318:	adrp	x0, 480000 <_sch_istable+0x1478>
  44631c:	add	x0, x0, #0xf08
  446320:	ldr	x19, [x0]
  446324:	adrp	x0, 463000 <warn@@Base+0x15330>
  446328:	add	x0, x0, #0x4d8
  44632c:	bl	403840 <gettext@plt>
  446330:	ldr	w2, [sp, #60]
  446334:	mov	x1, x0
  446338:	mov	x0, x19
  44633c:	bl	403870 <fprintf@plt>
  446340:	mov	x0, #0x0                   	// #0
  446344:	b	44644c <ferror@plt+0x42bbc>
  446348:	ldr	w0, [sp, #76]
  44634c:	cmp	w0, #0x0
  446350:	b.ge	446384 <ferror@plt+0x42af4>  // b.tcont
  446354:	adrp	x0, 480000 <_sch_istable+0x1478>
  446358:	add	x0, x0, #0xf08
  44635c:	ldr	x19, [x0]
  446360:	adrp	x0, 463000 <warn@@Base+0x15330>
  446364:	add	x0, x0, #0x500
  446368:	bl	403840 <gettext@plt>
  44636c:	ldr	w2, [sp, #76]
  446370:	mov	x1, x0
  446374:	mov	x0, x19
  446378:	bl	403870 <fprintf@plt>
  44637c:	mov	x0, #0x0                   	// #0
  446380:	b	44644c <ferror@plt+0x42bbc>
  446384:	ldr	x0, [sp, #40]
  446388:	ldr	x1, [x0, #136]
  44638c:	ldrsw	x0, [sp, #60]
  446390:	lsl	x0, x0, #3
  446394:	add	x0, x1, x0
  446398:	str	x0, [sp, #64]
  44639c:	b	4463f0 <ferror@plt+0x42b60>
  4463a0:	ldr	x0, [sp, #64]
  4463a4:	ldr	x0, [x0]
  4463a8:	cmp	x0, #0x0
  4463ac:	b.ne	4463d8 <ferror@plt+0x42b48>  // b.any
  4463b0:	mov	x0, #0x88                  	// #136
  4463b4:	bl	403290 <xmalloc@plt>
  4463b8:	mov	x1, x0
  4463bc:	ldr	x0, [sp, #64]
  4463c0:	str	x1, [x0]
  4463c4:	ldr	x0, [sp, #64]
  4463c8:	ldr	x0, [x0]
  4463cc:	mov	x2, #0x88                  	// #136
  4463d0:	mov	w1, #0x0                   	// #0
  4463d4:	bl	403280 <memset@plt>
  4463d8:	ldr	x0, [sp, #64]
  4463dc:	ldr	x0, [x0]
  4463e0:	str	x0, [sp, #64]
  4463e4:	ldr	w0, [sp, #76]
  4463e8:	sub	w0, w0, #0x10
  4463ec:	str	w0, [sp, #76]
  4463f0:	ldr	w0, [sp, #76]
  4463f4:	cmp	w0, #0xf
  4463f8:	b.gt	4463a0 <ferror@plt+0x42b10>
  4463fc:	ldr	x0, [sp, #64]
  446400:	ldr	x0, [x0]
  446404:	cmp	x0, #0x0
  446408:	b.ne	446434 <ferror@plt+0x42ba4>  // b.any
  44640c:	mov	x0, #0x88                  	// #136
  446410:	bl	403290 <xmalloc@plt>
  446414:	mov	x1, x0
  446418:	ldr	x0, [sp, #64]
  44641c:	str	x1, [x0]
  446420:	ldr	x0, [sp, #64]
  446424:	ldr	x0, [x0]
  446428:	mov	x2, #0x88                  	// #136
  44642c:	mov	w1, #0x0                   	// #0
  446430:	bl	403280 <memset@plt>
  446434:	ldr	x0, [sp, #64]
  446438:	ldr	x0, [x0]
  44643c:	add	x1, x0, #0x8
  446440:	ldrsw	x0, [sp, #76]
  446444:	lsl	x0, x0, #3
  446448:	add	x0, x1, x0
  44644c:	ldr	x19, [sp, #16]
  446450:	ldp	x29, x30, [sp], #80
  446454:	ret
  446458:	stp	x29, x30, [sp, #-64]!
  44645c:	mov	x29, sp
  446460:	str	x0, [sp, #40]
  446464:	str	x1, [sp, #32]
  446468:	str	x2, [sp, #24]
  44646c:	ldr	x0, [sp, #24]
  446470:	ldr	w0, [x0]
  446474:	cmp	w0, #0x0
  446478:	b.ne	4464b0 <ferror@plt+0x42c20>  // b.any
  44647c:	ldr	x0, [sp, #24]
  446480:	add	x0, x0, #0x4
  446484:	ldr	w0, [x0]
  446488:	cmp	w0, #0x0
  44648c:	b.ge	4464b0 <ferror@plt+0x42c20>  // b.tcont
  446490:	ldr	x0, [sp, #24]
  446494:	add	x0, x0, #0x4
  446498:	ldr	w0, [x0]
  44649c:	mov	w2, w0
  4464a0:	ldr	x1, [sp, #32]
  4464a4:	ldr	x0, [sp, #40]
  4464a8:	bl	44655c <ferror@plt+0x42ccc>
  4464ac:	b	446500 <ferror@plt+0x42c70>
  4464b0:	ldr	x1, [sp, #24]
  4464b4:	ldr	x0, [sp, #32]
  4464b8:	bl	4462cc <ferror@plt+0x42a3c>
  4464bc:	str	x0, [sp, #56]
  4464c0:	ldr	x0, [sp, #56]
  4464c4:	cmp	x0, #0x0
  4464c8:	b.ne	4464d4 <ferror@plt+0x42c44>  // b.any
  4464cc:	mov	x0, #0x0                   	// #0
  4464d0:	b	446500 <ferror@plt+0x42c70>
  4464d4:	ldr	x0, [sp, #56]
  4464d8:	ldr	x0, [x0]
  4464dc:	cmp	x0, #0x0
  4464e0:	b.ne	4464f8 <ferror@plt+0x42c68>  // b.any
  4464e4:	mov	x2, #0x0                   	// #0
  4464e8:	ldr	x1, [sp, #56]
  4464ec:	ldr	x0, [sp, #40]
  4464f0:	bl	43bc88 <ferror@plt+0x383f8>
  4464f4:	b	446500 <ferror@plt+0x42c70>
  4464f8:	ldr	x0, [sp, #56]
  4464fc:	ldr	x0, [x0]
  446500:	ldp	x29, x30, [sp], #64
  446504:	ret
  446508:	stp	x29, x30, [sp, #-64]!
  44650c:	mov	x29, sp
  446510:	str	x0, [sp, #40]
  446514:	str	x1, [sp, #32]
  446518:	str	x2, [sp, #24]
  44651c:	str	x3, [sp, #16]
  446520:	ldr	x1, [sp, #24]
  446524:	ldr	x0, [sp, #32]
  446528:	bl	4462cc <ferror@plt+0x42a3c>
  44652c:	str	x0, [sp, #56]
  446530:	ldr	x0, [sp, #56]
  446534:	cmp	x0, #0x0
  446538:	b.ne	446544 <ferror@plt+0x42cb4>  // b.any
  44653c:	mov	w0, #0x0                   	// #0
  446540:	b	446554 <ferror@plt+0x42cc4>
  446544:	ldr	x0, [sp, #56]
  446548:	ldr	x1, [sp, #16]
  44654c:	str	x1, [x0]
  446550:	mov	w0, #0x1                   	// #1
  446554:	ldp	x29, x30, [sp], #64
  446558:	ret
  44655c:	stp	x29, x30, [sp, #-80]!
  446560:	mov	x29, sp
  446564:	str	x19, [sp, #16]
  446568:	str	x0, [sp, #56]
  44656c:	str	x1, [sp, #48]
  446570:	str	w2, [sp, #44]
  446574:	ldr	w0, [sp, #44]
  446578:	cmp	w0, #0x0
  44657c:	b.ge	44658c <ferror@plt+0x42cfc>  // b.tcont
  446580:	ldr	w0, [sp, #44]
  446584:	cmn	w0, #0x22
  446588:	b.ge	4465bc <ferror@plt+0x42d2c>  // b.tcont
  44658c:	adrp	x0, 480000 <_sch_istable+0x1478>
  446590:	add	x0, x0, #0xf08
  446594:	ldr	x19, [x0]
  446598:	adrp	x0, 463000 <warn@@Base+0x15330>
  44659c:	add	x0, x0, #0x528
  4465a0:	bl	403840 <gettext@plt>
  4465a4:	ldr	w2, [sp, #44]
  4465a8:	mov	x1, x0
  4465ac:	mov	x0, x19
  4465b0:	bl	403870 <fprintf@plt>
  4465b4:	mov	x0, #0x0                   	// #0
  4465b8:	b	446ad8 <ferror@plt+0x43248>
  4465bc:	ldr	w0, [sp, #44]
  4465c0:	neg	w1, w0
  4465c4:	ldr	x0, [sp, #48]
  4465c8:	sxtw	x1, w1
  4465cc:	add	x1, x1, #0x12
  4465d0:	ldr	x0, [x0, x1, lsl #3]
  4465d4:	cmp	x0, #0x0
  4465d8:	b.eq	4465f8 <ferror@plt+0x42d68>  // b.none
  4465dc:	ldr	w0, [sp, #44]
  4465e0:	neg	w1, w0
  4465e4:	ldr	x0, [sp, #48]
  4465e8:	sxtw	x1, w1
  4465ec:	add	x1, x1, #0x12
  4465f0:	ldr	x0, [x0, x1, lsl #3]
  4465f4:	b	446ad8 <ferror@plt+0x43248>
  4465f8:	ldr	w0, [sp, #44]
  4465fc:	neg	w0, w0
  446600:	sub	w0, w0, #0x1
  446604:	cmp	w0, #0x21
  446608:	b.hi	446aa0 <ferror@plt+0x43210>  // b.pmore
  44660c:	adrp	x1, 463000 <warn@@Base+0x15330>
  446610:	add	x1, x1, #0x6fc
  446614:	ldr	w0, [x1, w0, uxtw #2]
  446618:	adr	x1, 446624 <ferror@plt+0x42d94>
  44661c:	add	x0, x1, w0, sxtw #2
  446620:	br	x0
  446624:	adrp	x0, 463000 <warn@@Base+0x15330>
  446628:	add	x0, x0, #0x4b8
  44662c:	str	x0, [sp, #64]
  446630:	mov	w2, #0x0                   	// #0
  446634:	mov	w1, #0x4                   	// #4
  446638:	ldr	x0, [sp, #56]
  44663c:	bl	43bd44 <ferror@plt+0x384b4>
  446640:	str	x0, [sp, #72]
  446644:	b	446aa4 <ferror@plt+0x43214>
  446648:	adrp	x0, 463000 <warn@@Base+0x15330>
  44664c:	add	x0, x0, #0x548
  446650:	str	x0, [sp, #64]
  446654:	mov	w2, #0x0                   	// #0
  446658:	mov	w1, #0x1                   	// #1
  44665c:	ldr	x0, [sp, #56]
  446660:	bl	43bd44 <ferror@plt+0x384b4>
  446664:	str	x0, [sp, #72]
  446668:	b	446aa4 <ferror@plt+0x43214>
  44666c:	adrp	x0, 463000 <warn@@Base+0x15330>
  446670:	add	x0, x0, #0x550
  446674:	str	x0, [sp, #64]
  446678:	mov	w2, #0x0                   	// #0
  44667c:	mov	w1, #0x2                   	// #2
  446680:	ldr	x0, [sp, #56]
  446684:	bl	43bd44 <ferror@plt+0x384b4>
  446688:	str	x0, [sp, #72]
  44668c:	b	446aa4 <ferror@plt+0x43214>
  446690:	adrp	x0, 463000 <warn@@Base+0x15330>
  446694:	add	x0, x0, #0x558
  446698:	str	x0, [sp, #64]
  44669c:	mov	w2, #0x0                   	// #0
  4466a0:	mov	w1, #0x4                   	// #4
  4466a4:	ldr	x0, [sp, #56]
  4466a8:	bl	43bd44 <ferror@plt+0x384b4>
  4466ac:	str	x0, [sp, #72]
  4466b0:	b	446aa4 <ferror@plt+0x43214>
  4466b4:	adrp	x0, 463000 <warn@@Base+0x15330>
  4466b8:	add	x0, x0, #0x560
  4466bc:	str	x0, [sp, #64]
  4466c0:	mov	w2, #0x1                   	// #1
  4466c4:	mov	w1, #0x1                   	// #1
  4466c8:	ldr	x0, [sp, #56]
  4466cc:	bl	43bd44 <ferror@plt+0x384b4>
  4466d0:	str	x0, [sp, #72]
  4466d4:	b	446aa4 <ferror@plt+0x43214>
  4466d8:	adrp	x0, 463000 <warn@@Base+0x15330>
  4466dc:	add	x0, x0, #0x570
  4466e0:	str	x0, [sp, #64]
  4466e4:	mov	w2, #0x0                   	// #0
  4466e8:	mov	w1, #0x1                   	// #1
  4466ec:	ldr	x0, [sp, #56]
  4466f0:	bl	43bd44 <ferror@plt+0x384b4>
  4466f4:	str	x0, [sp, #72]
  4466f8:	b	446aa4 <ferror@plt+0x43214>
  4466fc:	adrp	x0, 463000 <warn@@Base+0x15330>
  446700:	add	x0, x0, #0x580
  446704:	str	x0, [sp, #64]
  446708:	mov	w2, #0x1                   	// #1
  44670c:	mov	w1, #0x2                   	// #2
  446710:	ldr	x0, [sp, #56]
  446714:	bl	43bd44 <ferror@plt+0x384b4>
  446718:	str	x0, [sp, #72]
  44671c:	b	446aa4 <ferror@plt+0x43214>
  446720:	adrp	x0, 463000 <warn@@Base+0x15330>
  446724:	add	x0, x0, #0x590
  446728:	str	x0, [sp, #64]
  44672c:	mov	w2, #0x1                   	// #1
  446730:	mov	w1, #0x4                   	// #4
  446734:	ldr	x0, [sp, #56]
  446738:	bl	43bd44 <ferror@plt+0x384b4>
  44673c:	str	x0, [sp, #72]
  446740:	b	446aa4 <ferror@plt+0x43214>
  446744:	adrp	x0, 463000 <warn@@Base+0x15330>
  446748:	add	x0, x0, #0x5a0
  44674c:	str	x0, [sp, #64]
  446750:	mov	w2, #0x1                   	// #1
  446754:	mov	w1, #0x4                   	// #4
  446758:	ldr	x0, [sp, #56]
  44675c:	bl	43bd44 <ferror@plt+0x384b4>
  446760:	str	x0, [sp, #72]
  446764:	b	446aa4 <ferror@plt+0x43214>
  446768:	adrp	x0, 463000 <warn@@Base+0x15330>
  44676c:	add	x0, x0, #0x5b0
  446770:	str	x0, [sp, #64]
  446774:	mov	w2, #0x1                   	// #1
  446778:	mov	w1, #0x4                   	// #4
  44677c:	ldr	x0, [sp, #56]
  446780:	bl	43bd44 <ferror@plt+0x384b4>
  446784:	str	x0, [sp, #72]
  446788:	b	446aa4 <ferror@plt+0x43214>
  44678c:	adrp	x0, 463000 <warn@@Base+0x15330>
  446790:	add	x0, x0, #0x5c0
  446794:	str	x0, [sp, #64]
  446798:	ldr	x0, [sp, #56]
  44679c:	bl	43bd18 <ferror@plt+0x38488>
  4467a0:	str	x0, [sp, #72]
  4467a4:	b	446aa4 <ferror@plt+0x43214>
  4467a8:	adrp	x0, 463000 <warn@@Base+0x15330>
  4467ac:	add	x0, x0, #0x5c8
  4467b0:	str	x0, [sp, #64]
  4467b4:	mov	w1, #0x4                   	// #4
  4467b8:	ldr	x0, [sp, #56]
  4467bc:	bl	43bda0 <ferror@plt+0x38510>
  4467c0:	str	x0, [sp, #72]
  4467c4:	b	446aa4 <ferror@plt+0x43214>
  4467c8:	adrp	x0, 463000 <warn@@Base+0x15330>
  4467cc:	add	x0, x0, #0x5d0
  4467d0:	str	x0, [sp, #64]
  4467d4:	mov	w1, #0x8                   	// #8
  4467d8:	ldr	x0, [sp, #56]
  4467dc:	bl	43bda0 <ferror@plt+0x38510>
  4467e0:	str	x0, [sp, #72]
  4467e4:	b	446aa4 <ferror@plt+0x43214>
  4467e8:	adrp	x0, 463000 <warn@@Base+0x15330>
  4467ec:	add	x0, x0, #0x5d8
  4467f0:	str	x0, [sp, #64]
  4467f4:	mov	w1, #0x8                   	// #8
  4467f8:	ldr	x0, [sp, #56]
  4467fc:	bl	43bda0 <ferror@plt+0x38510>
  446800:	str	x0, [sp, #72]
  446804:	b	446aa4 <ferror@plt+0x43214>
  446808:	adrp	x0, 463000 <warn@@Base+0x15330>
  44680c:	add	x0, x0, #0x5e8
  446810:	str	x0, [sp, #64]
  446814:	mov	w2, #0x0                   	// #0
  446818:	mov	w1, #0x4                   	// #4
  44681c:	ldr	x0, [sp, #56]
  446820:	bl	43bd44 <ferror@plt+0x384b4>
  446824:	str	x0, [sp, #72]
  446828:	b	446aa4 <ferror@plt+0x43214>
  44682c:	adrp	x0, 463000 <warn@@Base+0x15330>
  446830:	add	x0, x0, #0x5f0
  446834:	str	x0, [sp, #64]
  446838:	mov	w1, #0x4                   	// #4
  44683c:	ldr	x0, [sp, #56]
  446840:	bl	43bdd0 <ferror@plt+0x38540>
  446844:	str	x0, [sp, #72]
  446848:	b	446aa4 <ferror@plt+0x43214>
  44684c:	adrp	x0, 463000 <warn@@Base+0x15330>
  446850:	add	x0, x0, #0x5f8
  446854:	str	x0, [sp, #64]
  446858:	mov	w1, #0x4                   	// #4
  44685c:	ldr	x0, [sp, #56]
  446860:	bl	43bda0 <ferror@plt+0x38510>
  446864:	str	x0, [sp, #72]
  446868:	b	446aa4 <ferror@plt+0x43214>
  44686c:	adrp	x0, 463000 <warn@@Base+0x15330>
  446870:	add	x0, x0, #0x608
  446874:	str	x0, [sp, #64]
  446878:	mov	w1, #0x8                   	// #8
  44687c:	ldr	x0, [sp, #56]
  446880:	bl	43bda0 <ferror@plt+0x38510>
  446884:	str	x0, [sp, #72]
  446888:	b	446aa4 <ferror@plt+0x43214>
  44688c:	adrp	x0, 463000 <warn@@Base+0x15330>
  446890:	add	x0, x0, #0x610
  446894:	str	x0, [sp, #64]
  446898:	str	xzr, [sp, #72]
  44689c:	b	446aa4 <ferror@plt+0x43214>
  4468a0:	adrp	x0, 463000 <warn@@Base+0x15330>
  4468a4:	add	x0, x0, #0x620
  4468a8:	str	x0, [sp, #64]
  4468ac:	mov	w2, #0x1                   	// #1
  4468b0:	mov	w1, #0x1                   	// #1
  4468b4:	ldr	x0, [sp, #56]
  4468b8:	bl	43bd44 <ferror@plt+0x384b4>
  4468bc:	str	x0, [sp, #72]
  4468c0:	b	446aa4 <ferror@plt+0x43214>
  4468c4:	adrp	x0, 463000 <warn@@Base+0x15330>
  4468c8:	add	x0, x0, #0x630
  4468cc:	str	x0, [sp, #64]
  4468d0:	mov	w1, #0x1                   	// #1
  4468d4:	ldr	x0, [sp, #56]
  4468d8:	bl	43bdd0 <ferror@plt+0x38540>
  4468dc:	str	x0, [sp, #72]
  4468e0:	b	446aa4 <ferror@plt+0x43214>
  4468e4:	adrp	x0, 463000 <warn@@Base+0x15330>
  4468e8:	add	x0, x0, #0x640
  4468ec:	str	x0, [sp, #64]
  4468f0:	mov	w1, #0x2                   	// #2
  4468f4:	ldr	x0, [sp, #56]
  4468f8:	bl	43bdd0 <ferror@plt+0x38540>
  4468fc:	str	x0, [sp, #72]
  446900:	b	446aa4 <ferror@plt+0x43214>
  446904:	adrp	x0, 463000 <warn@@Base+0x15330>
  446908:	add	x0, x0, #0x650
  44690c:	str	x0, [sp, #64]
  446910:	mov	w1, #0x4                   	// #4
  446914:	ldr	x0, [sp, #56]
  446918:	bl	43bdd0 <ferror@plt+0x38540>
  44691c:	str	x0, [sp, #72]
  446920:	b	446aa4 <ferror@plt+0x43214>
  446924:	adrp	x0, 463000 <warn@@Base+0x15330>
  446928:	add	x0, x0, #0x660
  44692c:	str	x0, [sp, #64]
  446930:	mov	w1, #0x4                   	// #4
  446934:	ldr	x0, [sp, #56]
  446938:	bl	43bdd0 <ferror@plt+0x38540>
  44693c:	str	x0, [sp, #72]
  446940:	b	446aa4 <ferror@plt+0x43214>
  446944:	adrp	x0, 463000 <warn@@Base+0x15330>
  446948:	add	x0, x0, #0x668
  44694c:	str	x0, [sp, #64]
  446950:	mov	w1, #0x8                   	// #8
  446954:	ldr	x0, [sp, #56]
  446958:	bl	43be00 <ferror@plt+0x38570>
  44695c:	str	x0, [sp, #72]
  446960:	b	446aa4 <ferror@plt+0x43214>
  446964:	adrp	x0, 463000 <warn@@Base+0x15330>
  446968:	add	x0, x0, #0x670
  44696c:	str	x0, [sp, #64]
  446970:	mov	w1, #0x10                  	// #16
  446974:	ldr	x0, [sp, #56]
  446978:	bl	43be00 <ferror@plt+0x38570>
  44697c:	str	x0, [sp, #72]
  446980:	b	446aa4 <ferror@plt+0x43214>
  446984:	adrp	x0, 463000 <warn@@Base+0x15330>
  446988:	add	x0, x0, #0x680
  44698c:	str	x0, [sp, #64]
  446990:	mov	w2, #0x0                   	// #0
  446994:	mov	w1, #0x1                   	// #1
  446998:	ldr	x0, [sp, #56]
  44699c:	bl	43bd44 <ferror@plt+0x384b4>
  4469a0:	str	x0, [sp, #72]
  4469a4:	b	446aa4 <ferror@plt+0x43214>
  4469a8:	adrp	x0, 463000 <warn@@Base+0x15330>
  4469ac:	add	x0, x0, #0x690
  4469b0:	str	x0, [sp, #64]
  4469b4:	mov	w2, #0x0                   	// #0
  4469b8:	mov	w1, #0x2                   	// #2
  4469bc:	ldr	x0, [sp, #56]
  4469c0:	bl	43bd44 <ferror@plt+0x384b4>
  4469c4:	str	x0, [sp, #72]
  4469c8:	b	446aa4 <ferror@plt+0x43214>
  4469cc:	adrp	x0, 463000 <warn@@Base+0x15330>
  4469d0:	add	x0, x0, #0x6a0
  4469d4:	str	x0, [sp, #64]
  4469d8:	mov	w2, #0x0                   	// #0
  4469dc:	mov	w1, #0x4                   	// #4
  4469e0:	ldr	x0, [sp, #56]
  4469e4:	bl	43bd44 <ferror@plt+0x384b4>
  4469e8:	str	x0, [sp, #72]
  4469ec:	b	446aa4 <ferror@plt+0x43214>
  4469f0:	adrp	x0, 463000 <warn@@Base+0x15330>
  4469f4:	add	x0, x0, #0x6b0
  4469f8:	str	x0, [sp, #64]
  4469fc:	mov	w2, #0x0                   	// #0
  446a00:	mov	w1, #0x2                   	// #2
  446a04:	ldr	x0, [sp, #56]
  446a08:	bl	43bd44 <ferror@plt+0x384b4>
  446a0c:	str	x0, [sp, #72]
  446a10:	b	446aa4 <ferror@plt+0x43214>
  446a14:	adrp	x0, 463000 <warn@@Base+0x15330>
  446a18:	add	x0, x0, #0x6b8
  446a1c:	str	x0, [sp, #64]
  446a20:	mov	w2, #0x0                   	// #0
  446a24:	mov	w1, #0x8                   	// #8
  446a28:	ldr	x0, [sp, #56]
  446a2c:	bl	43bd44 <ferror@plt+0x384b4>
  446a30:	str	x0, [sp, #72]
  446a34:	b	446aa4 <ferror@plt+0x43214>
  446a38:	adrp	x0, 463000 <warn@@Base+0x15330>
  446a3c:	add	x0, x0, #0x6c8
  446a40:	str	x0, [sp, #64]
  446a44:	mov	w2, #0x1                   	// #1
  446a48:	mov	w1, #0x8                   	// #8
  446a4c:	ldr	x0, [sp, #56]
  446a50:	bl	43bd44 <ferror@plt+0x384b4>
  446a54:	str	x0, [sp, #72]
  446a58:	b	446aa4 <ferror@plt+0x43214>
  446a5c:	adrp	x0, 463000 <warn@@Base+0x15330>
  446a60:	add	x0, x0, #0x6e0
  446a64:	str	x0, [sp, #64]
  446a68:	mov	w1, #0x8                   	// #8
  446a6c:	ldr	x0, [sp, #56]
  446a70:	bl	43bdd0 <ferror@plt+0x38540>
  446a74:	str	x0, [sp, #72]
  446a78:	b	446aa4 <ferror@plt+0x43214>
  446a7c:	adrp	x0, 463000 <warn@@Base+0x15330>
  446a80:	add	x0, x0, #0x6f0
  446a84:	str	x0, [sp, #64]
  446a88:	mov	w2, #0x0                   	// #0
  446a8c:	mov	w1, #0x8                   	// #8
  446a90:	ldr	x0, [sp, #56]
  446a94:	bl	43bd44 <ferror@plt+0x384b4>
  446a98:	str	x0, [sp, #72]
  446a9c:	b	446aa4 <ferror@plt+0x43214>
  446aa0:	bl	403400 <abort@plt>
  446aa4:	ldr	x2, [sp, #72]
  446aa8:	ldr	x1, [sp, #64]
  446aac:	ldr	x0, [sp, #56]
  446ab0:	bl	43ca40 <ferror@plt+0x391b0>
  446ab4:	str	x0, [sp, #72]
  446ab8:	ldr	w0, [sp, #44]
  446abc:	neg	w1, w0
  446ac0:	ldr	x0, [sp, #48]
  446ac4:	sxtw	x1, w1
  446ac8:	add	x1, x1, #0x12
  446acc:	ldr	x2, [sp, #72]
  446ad0:	str	x2, [x0, x1, lsl #3]
  446ad4:	ldr	x0, [sp, #72]
  446ad8:	ldr	x19, [sp, #16]
  446adc:	ldp	x29, x30, [sp], #80
  446ae0:	ret
  446ae4:	stp	x29, x30, [sp, #-80]!
  446ae8:	mov	x29, sp
  446aec:	str	x0, [sp, #40]
  446af0:	str	x1, [sp, #32]
  446af4:	str	x2, [sp, #24]
  446af8:	str	w3, [sp, #20]
  446afc:	str	w4, [sp, #16]
  446b00:	ldr	w1, [sp, #20]
  446b04:	ldr	x0, [sp, #24]
  446b08:	bl	4407f0 <ferror@plt+0x3cf60>
  446b0c:	str	x0, [sp, #64]
  446b10:	mov	w2, #0x0                   	// #0
  446b14:	ldr	x1, [sp, #64]
  446b18:	ldr	x0, [sp, #40]
  446b1c:	bl	43cf24 <ferror@plt+0x39694>
  446b20:	str	x0, [sp, #56]
  446b24:	ldr	x0, [sp, #56]
  446b28:	cmp	x0, #0x0
  446b2c:	b.eq	446b40 <ferror@plt+0x432b0>  // b.none
  446b30:	ldr	x0, [sp, #64]
  446b34:	bl	403510 <free@plt>
  446b38:	ldr	x0, [sp, #56]
  446b3c:	b	446c54 <ferror@plt+0x433c4>
  446b40:	ldr	x0, [sp, #32]
  446b44:	ldr	x0, [x0, #416]
  446b48:	str	x0, [sp, #72]
  446b4c:	b	446bb8 <ferror@plt+0x43328>
  446b50:	ldr	x0, [sp, #72]
  446b54:	ldr	x0, [x0, #8]
  446b58:	ldrb	w1, [x0]
  446b5c:	ldr	x0, [sp, #64]
  446b60:	ldrb	w0, [x0]
  446b64:	cmp	w1, w0
  446b68:	b.ne	446bac <ferror@plt+0x4331c>  // b.any
  446b6c:	ldr	x0, [sp, #72]
  446b70:	ldr	x0, [x0, #8]
  446b74:	ldr	x1, [sp, #64]
  446b78:	bl	4034b0 <strcmp@plt>
  446b7c:	cmp	w0, #0x0
  446b80:	b.ne	446bac <ferror@plt+0x4331c>  // b.any
  446b84:	ldr	x0, [sp, #72]
  446b88:	ldr	w0, [x0, #16]
  446b8c:	cmp	w0, #0x0
  446b90:	b.ne	446ba0 <ferror@plt+0x43310>  // b.any
  446b94:	ldr	x0, [sp, #72]
  446b98:	ldr	w1, [sp, #16]
  446b9c:	str	w1, [x0, #16]
  446ba0:	ldr	x0, [sp, #64]
  446ba4:	bl	403510 <free@plt>
  446ba8:	b	446bc4 <ferror@plt+0x43334>
  446bac:	ldr	x0, [sp, #72]
  446bb0:	ldr	x0, [x0]
  446bb4:	str	x0, [sp, #72]
  446bb8:	ldr	x0, [sp, #72]
  446bbc:	cmp	x0, #0x0
  446bc0:	b.ne	446b50 <ferror@plt+0x432c0>  // b.any
  446bc4:	ldr	x0, [sp, #72]
  446bc8:	cmp	x0, #0x0
  446bcc:	b.ne	446c4c <ferror@plt+0x433bc>  // b.any
  446bd0:	mov	x0, #0x28                  	// #40
  446bd4:	bl	403290 <xmalloc@plt>
  446bd8:	str	x0, [sp, #72]
  446bdc:	mov	x2, #0x28                  	// #40
  446be0:	mov	w1, #0x0                   	// #0
  446be4:	ldr	x0, [sp, #72]
  446be8:	bl	403280 <memset@plt>
  446bec:	ldr	x0, [sp, #32]
  446bf0:	ldr	x1, [x0, #416]
  446bf4:	ldr	x0, [sp, #72]
  446bf8:	str	x1, [x0]
  446bfc:	ldr	x0, [sp, #72]
  446c00:	ldr	x1, [sp, #64]
  446c04:	str	x1, [x0, #8]
  446c08:	ldr	x0, [sp, #72]
  446c0c:	ldr	w1, [sp, #16]
  446c10:	str	w1, [x0, #16]
  446c14:	ldr	x0, [sp, #72]
  446c18:	str	xzr, [x0, #24]
  446c1c:	ldr	x0, [sp, #72]
  446c20:	add	x0, x0, #0x18
  446c24:	ldr	x2, [sp, #64]
  446c28:	mov	x1, x0
  446c2c:	ldr	x0, [sp, #40]
  446c30:	bl	43bc88 <ferror@plt+0x383f8>
  446c34:	mov	x1, x0
  446c38:	ldr	x0, [sp, #72]
  446c3c:	str	x1, [x0, #32]
  446c40:	ldr	x0, [sp, #32]
  446c44:	ldr	x1, [sp, #72]
  446c48:	str	x1, [x0, #416]
  446c4c:	ldr	x0, [sp, #72]
  446c50:	ldr	x0, [x0, #32]
  446c54:	ldp	x29, x30, [sp], #80
  446c58:	ret
  446c5c:	stp	x29, x30, [sp, #-48]!
  446c60:	mov	x29, sp
  446c64:	str	x19, [sp, #16]
  446c68:	str	x0, [sp, #40]
  446c6c:	adrp	x0, 480000 <_sch_istable+0x1478>
  446c70:	add	x0, x0, #0xf08
  446c74:	ldr	x19, [x0]
  446c78:	adrp	x0, 463000 <warn@@Base+0x15330>
  446c7c:	add	x0, x0, #0x788
  446c80:	bl	403840 <gettext@plt>
  446c84:	ldr	x2, [sp, #40]
  446c88:	mov	x1, x0
  446c8c:	mov	x0, x19
  446c90:	bl	403870 <fprintf@plt>
  446c94:	nop
  446c98:	ldr	x19, [sp, #16]
  446c9c:	ldp	x29, x30, [sp], #48
  446ca0:	ret
  446ca4:	sub	sp, sp, #0x20
  446ca8:	str	x0, [sp, #8]
  446cac:	str	wzr, [sp, #28]
  446cb0:	b	446d00 <ferror@plt+0x43470>
  446cb4:	ldr	w1, [sp, #28]
  446cb8:	mov	w0, w1
  446cbc:	lsl	w0, w0, #2
  446cc0:	add	w0, w0, w1
  446cc4:	lsl	w0, w0, #1
  446cc8:	str	w0, [sp, #28]
  446ccc:	ldr	x0, [sp, #8]
  446cd0:	ldr	x0, [x0]
  446cd4:	ldrb	w0, [x0]
  446cd8:	mov	w1, w0
  446cdc:	ldr	w0, [sp, #28]
  446ce0:	add	w0, w1, w0
  446ce4:	sub	w0, w0, #0x30
  446ce8:	str	w0, [sp, #28]
  446cec:	ldr	x0, [sp, #8]
  446cf0:	ldr	x0, [x0]
  446cf4:	add	x1, x0, #0x1
  446cf8:	ldr	x0, [sp, #8]
  446cfc:	str	x1, [x0]
  446d00:	ldr	x0, [sp, #8]
  446d04:	ldr	x0, [x0]
  446d08:	ldrb	w0, [x0]
  446d0c:	mov	w1, w0
  446d10:	adrp	x0, 47e000 <warn@@Base+0x30330>
  446d14:	add	x0, x0, #0xb88
  446d18:	sxtw	x1, w1
  446d1c:	ldrh	w0, [x0, x1, lsl #1]
  446d20:	and	w0, w0, #0x4
  446d24:	cmp	w0, #0x0
  446d28:	b.ne	446cb4 <ferror@plt+0x43424>  // b.any
  446d2c:	ldr	w0, [sp, #28]
  446d30:	add	sp, sp, #0x20
  446d34:	ret
  446d38:	sub	sp, sp, #0x20
  446d3c:	str	x0, [sp, #8]
  446d40:	str	x1, [sp]
  446d44:	ldr	x0, [sp, #8]
  446d48:	ldr	x0, [x0]
  446d4c:	ldrb	w0, [x0]
  446d50:	mov	w1, w0
  446d54:	adrp	x0, 47e000 <warn@@Base+0x30330>
  446d58:	add	x0, x0, #0xb88
  446d5c:	sxtw	x1, w1
  446d60:	ldrh	w0, [x0, x1, lsl #1]
  446d64:	and	w0, w0, #0x4
  446d68:	cmp	w0, #0x0
  446d6c:	b.ne	446d78 <ferror@plt+0x434e8>  // b.any
  446d70:	mov	w0, #0x0                   	// #0
  446d74:	b	446e84 <ferror@plt+0x435f4>
  446d78:	ldr	x0, [sp, #8]
  446d7c:	ldr	x0, [x0]
  446d80:	ldrb	w0, [x0]
  446d84:	sub	w0, w0, #0x30
  446d88:	mov	w1, w0
  446d8c:	ldr	x0, [sp]
  446d90:	str	w1, [x0]
  446d94:	ldr	x0, [sp, #8]
  446d98:	ldr	x0, [x0]
  446d9c:	add	x1, x0, #0x1
  446da0:	ldr	x0, [sp, #8]
  446da4:	str	x1, [x0]
  446da8:	ldr	x0, [sp, #8]
  446dac:	ldr	x0, [x0]
  446db0:	ldrb	w0, [x0]
  446db4:	mov	w1, w0
  446db8:	adrp	x0, 47e000 <warn@@Base+0x30330>
  446dbc:	add	x0, x0, #0xb88
  446dc0:	sxtw	x1, w1
  446dc4:	ldrh	w0, [x0, x1, lsl #1]
  446dc8:	and	w0, w0, #0x4
  446dcc:	cmp	w0, #0x0
  446dd0:	b.eq	446e80 <ferror@plt+0x435f0>  // b.none
  446dd4:	ldr	x0, [sp]
  446dd8:	ldr	w0, [x0]
  446ddc:	str	w0, [sp, #28]
  446de0:	ldr	x0, [sp, #8]
  446de4:	ldr	x0, [x0]
  446de8:	str	x0, [sp, #16]
  446dec:	ldr	w1, [sp, #28]
  446df0:	mov	w0, w1
  446df4:	lsl	w0, w0, #2
  446df8:	add	w0, w0, w1
  446dfc:	lsl	w0, w0, #1
  446e00:	str	w0, [sp, #28]
  446e04:	ldr	x0, [sp, #16]
  446e08:	ldrb	w0, [x0]
  446e0c:	mov	w1, w0
  446e10:	ldr	w0, [sp, #28]
  446e14:	add	w0, w1, w0
  446e18:	sub	w0, w0, #0x30
  446e1c:	str	w0, [sp, #28]
  446e20:	ldr	x0, [sp, #16]
  446e24:	add	x0, x0, #0x1
  446e28:	str	x0, [sp, #16]
  446e2c:	ldr	x0, [sp, #16]
  446e30:	ldrb	w0, [x0]
  446e34:	mov	w1, w0
  446e38:	adrp	x0, 47e000 <warn@@Base+0x30330>
  446e3c:	add	x0, x0, #0xb88
  446e40:	sxtw	x1, w1
  446e44:	ldrh	w0, [x0, x1, lsl #1]
  446e48:	and	w0, w0, #0x4
  446e4c:	cmp	w0, #0x0
  446e50:	b.ne	446dec <ferror@plt+0x4355c>  // b.any
  446e54:	ldr	x0, [sp, #16]
  446e58:	ldrb	w0, [x0]
  446e5c:	cmp	w0, #0x5f
  446e60:	b.ne	446e80 <ferror@plt+0x435f0>  // b.any
  446e64:	ldr	x0, [sp, #16]
  446e68:	add	x1, x0, #0x1
  446e6c:	ldr	x0, [sp, #8]
  446e70:	str	x1, [x0]
  446e74:	ldr	x0, [sp]
  446e78:	ldr	w1, [sp, #28]
  446e7c:	str	w1, [x0]
  446e80:	mov	w0, #0x1                   	// #1
  446e84:	add	sp, sp, #0x20
  446e88:	ret
  446e8c:	stp	x29, x30, [sp, #-128]!
  446e90:	mov	x29, sp
  446e94:	str	x19, [sp, #16]
  446e98:	str	x0, [sp, #72]
  446e9c:	str	x1, [sp, #64]
  446ea0:	str	x2, [sp, #56]
  446ea4:	str	x3, [sp, #48]
  446ea8:	str	w4, [sp, #44]
  446eac:	ldr	x0, [sp, #56]
  446eb0:	ldrb	w0, [x0]
  446eb4:	cmp	w0, #0x5f
  446eb8:	b.ne	446eec <ferror@plt+0x4365c>  // b.any
  446ebc:	ldr	x0, [sp, #56]
  446ec0:	add	x0, x0, #0x1
  446ec4:	ldrb	w0, [x0]
  446ec8:	cmp	w0, #0x5a
  446ecc:	b.ne	446eec <ferror@plt+0x4365c>  // b.any
  446ed0:	ldr	x0, [sp, #56]
  446ed4:	ldr	x3, [sp, #48]
  446ed8:	mov	x2, x0
  446edc:	ldr	x1, [sp, #64]
  446ee0:	ldr	x0, [sp, #72]
  446ee4:	bl	449ba4 <ferror@plt+0x46314>
  446ee8:	b	446fd4 <ferror@plt+0x43744>
  446eec:	ldr	x0, [sp, #72]
  446ef0:	str	x0, [sp, #80]
  446ef4:	ldr	x0, [sp, #64]
  446ef8:	str	x0, [sp, #88]
  446efc:	str	xzr, [sp, #96]
  446f00:	str	wzr, [sp, #104]
  446f04:	mov	w0, #0xa                   	// #10
  446f08:	str	w0, [sp, #124]
  446f0c:	ldr	w0, [sp, #124]
  446f10:	mov	w0, w0
  446f14:	lsl	x0, x0, #4
  446f18:	bl	403290 <xmalloc@plt>
  446f1c:	str	x0, [sp, #112]
  446f20:	str	wzr, [sp, #120]
  446f24:	add	x1, sp, #0x38
  446f28:	add	x0, sp, #0x50
  446f2c:	ldr	w2, [sp, #44]
  446f30:	bl	446fe0 <ferror@plt+0x43750>
  446f34:	cmp	w0, #0x0
  446f38:	b.eq	446fb0 <ferror@plt+0x43720>  // b.none
  446f3c:	ldr	x0, [sp, #56]
  446f40:	ldrb	w0, [x0]
  446f44:	cmp	w0, #0x0
  446f48:	b.eq	446f60 <ferror@plt+0x436d0>  // b.none
  446f4c:	add	x1, sp, #0x38
  446f50:	add	x0, sp, #0x50
  446f54:	bl	447398 <ferror@plt+0x43b08>
  446f58:	cmp	w0, #0x0
  446f5c:	b.eq	446fb8 <ferror@plt+0x43728>  // b.none
  446f60:	ldr	x0, [sp, #112]
  446f64:	bl	403510 <free@plt>
  446f68:	str	xzr, [sp, #112]
  446f6c:	ldr	x0, [sp, #96]
  446f70:	cmp	x0, #0x0
  446f74:	b.ne	446f9c <ferror@plt+0x4370c>  // b.any
  446f78:	adrp	x0, 480000 <_sch_istable+0x1478>
  446f7c:	add	x0, x0, #0xf08
  446f80:	ldr	x19, [x0]
  446f84:	adrp	x0, 463000 <warn@@Base+0x15330>
  446f88:	add	x0, x0, #0x7a0
  446f8c:	bl	403840 <gettext@plt>
  446f90:	mov	x1, x0
  446f94:	mov	x0, x19
  446f98:	bl	403870 <fprintf@plt>
  446f9c:	ldr	w1, [sp, #104]
  446fa0:	ldr	x0, [sp, #48]
  446fa4:	str	w1, [x0]
  446fa8:	ldr	x0, [sp, #96]
  446fac:	b	446fd4 <ferror@plt+0x43744>
  446fb0:	nop
  446fb4:	b	446fbc <ferror@plt+0x4372c>
  446fb8:	nop
  446fbc:	ldr	x0, [sp, #112]
  446fc0:	cmp	x0, #0x0
  446fc4:	b.eq	446fd0 <ferror@plt+0x43740>  // b.none
  446fc8:	ldr	x0, [sp, #112]
  446fcc:	bl	403510 <free@plt>
  446fd0:	mov	x0, #0x0                   	// #0
  446fd4:	ldr	x19, [sp, #16]
  446fd8:	ldp	x29, x30, [sp], #128
  446fdc:	ret
  446fe0:	stp	x29, x30, [sp, #-64]!
  446fe4:	mov	x29, sp
  446fe8:	str	x0, [sp, #40]
  446fec:	str	x1, [sp, #32]
  446ff0:	str	w2, [sp, #28]
  446ff4:	ldr	w0, [sp, #28]
  446ff8:	cmp	w0, #0x0
  446ffc:	b.eq	447018 <ferror@plt+0x43788>  // b.none
  447000:	ldr	x0, [sp, #32]
  447004:	ldr	x1, [x0]
  447008:	ldr	w0, [sp, #28]
  44700c:	add	x0, x1, x0
  447010:	str	x0, [sp, #56]
  447014:	b	4470c0 <ferror@plt+0x43830>
  447018:	ldr	x0, [sp, #32]
  44701c:	ldr	x0, [x0]
  447020:	str	x0, [sp, #56]
  447024:	mov	w1, #0x5f                  	// #95
  447028:	ldr	x0, [sp, #56]
  44702c:	bl	403560 <strchr@plt>
  447030:	str	x0, [sp, #56]
  447034:	ldr	x0, [sp, #56]
  447038:	cmp	x0, #0x0
  44703c:	b.eq	44705c <ferror@plt+0x437cc>  // b.none
  447040:	ldr	x0, [sp, #56]
  447044:	add	x0, x0, #0x1
  447048:	str	x0, [sp, #56]
  44704c:	ldr	x0, [sp, #56]
  447050:	ldrb	w0, [x0]
  447054:	cmp	w0, #0x5f
  447058:	b.ne	447024 <ferror@plt+0x43794>  // b.any
  44705c:	ldr	x0, [sp, #56]
  447060:	cmp	x0, #0x0
  447064:	b.ne	44707c <ferror@plt+0x437ec>  // b.any
  447068:	ldr	x0, [sp, #32]
  44706c:	ldr	x0, [x0]
  447070:	bl	446c5c <ferror@plt+0x433cc>
  447074:	mov	w0, #0x0                   	// #0
  447078:	b	447248 <ferror@plt+0x439b8>
  44707c:	ldr	x0, [sp, #56]
  447080:	sub	x0, x0, #0x1
  447084:	str	x0, [sp, #56]
  447088:	adrp	x0, 463000 <warn@@Base+0x15330>
  44708c:	add	x1, x0, #0x7c8
  447090:	ldr	x0, [sp, #56]
  447094:	bl	403550 <strspn@plt>
  447098:	str	w0, [sp, #52]
  44709c:	ldr	w0, [sp, #52]
  4470a0:	cmp	w0, #0x2
  4470a4:	b.ls	4470c0 <ferror@plt+0x43830>  // b.plast
  4470a8:	ldr	w0, [sp, #52]
  4470ac:	sub	w0, w0, #0x2
  4470b0:	mov	w0, w0
  4470b4:	ldr	x1, [sp, #56]
  4470b8:	add	x0, x1, x0
  4470bc:	str	x0, [sp, #56]
  4470c0:	ldr	x0, [sp, #32]
  4470c4:	ldr	x0, [x0]
  4470c8:	ldr	x1, [sp, #56]
  4470cc:	cmp	x1, x0
  4470d0:	b.ne	447140 <ferror@plt+0x438b0>  // b.any
  4470d4:	ldr	x0, [sp, #56]
  4470d8:	add	x0, x0, #0x2
  4470dc:	ldrb	w0, [x0]
  4470e0:	mov	w1, w0
  4470e4:	adrp	x0, 47e000 <warn@@Base+0x30330>
  4470e8:	add	x0, x0, #0xb88
  4470ec:	sxtw	x1, w1
  4470f0:	ldrh	w0, [x0, x1, lsl #1]
  4470f4:	and	w0, w0, #0x4
  4470f8:	cmp	w0, #0x0
  4470fc:	b.ne	447128 <ferror@plt+0x43898>  // b.any
  447100:	ldr	x0, [sp, #56]
  447104:	add	x0, x0, #0x2
  447108:	ldrb	w0, [x0]
  44710c:	cmp	w0, #0x51
  447110:	b.eq	447128 <ferror@plt+0x43898>  // b.none
  447114:	ldr	x0, [sp, #56]
  447118:	add	x0, x0, #0x2
  44711c:	ldrb	w0, [x0]
  447120:	cmp	w0, #0x74
  447124:	b.ne	447140 <ferror@plt+0x438b0>  // b.any
  447128:	ldr	x0, [sp, #56]
  44712c:	add	x1, x0, #0x2
  447130:	ldr	x0, [sp, #32]
  447134:	str	x1, [x0]
  447138:	mov	w0, #0x1                   	// #1
  44713c:	b	447248 <ferror@plt+0x439b8>
  447140:	ldr	x0, [sp, #32]
  447144:	ldr	x0, [x0]
  447148:	ldr	x1, [sp, #56]
  44714c:	cmp	x1, x0
  447150:	b.ne	447210 <ferror@plt+0x43980>  // b.any
  447154:	ldr	x0, [sp, #56]
  447158:	add	x0, x0, #0x2
  44715c:	ldrb	w0, [x0]
  447160:	mov	w1, w0
  447164:	adrp	x0, 47e000 <warn@@Base+0x30330>
  447168:	add	x0, x0, #0xb88
  44716c:	sxtw	x1, w1
  447170:	ldrh	w0, [x0, x1, lsl #1]
  447174:	and	w0, w0, #0x4
  447178:	cmp	w0, #0x0
  44717c:	b.ne	447210 <ferror@plt+0x43980>  // b.any
  447180:	ldr	x0, [sp, #56]
  447184:	add	x0, x0, #0x2
  447188:	ldrb	w0, [x0]
  44718c:	cmp	w0, #0x74
  447190:	b.eq	447210 <ferror@plt+0x43980>  // b.none
  447194:	b	4471a4 <ferror@plt+0x43914>
  447198:	ldr	x0, [sp, #56]
  44719c:	add	x0, x0, #0x1
  4471a0:	str	x0, [sp, #56]
  4471a4:	ldr	x0, [sp, #56]
  4471a8:	ldrb	w0, [x0]
  4471ac:	cmp	w0, #0x5f
  4471b0:	b.eq	447198 <ferror@plt+0x43908>  // b.none
  4471b4:	adrp	x0, 463000 <warn@@Base+0x15330>
  4471b8:	add	x1, x0, #0x7d0
  4471bc:	ldr	x0, [sp, #56]
  4471c0:	bl	4036c0 <strstr@plt>
  4471c4:	str	x0, [sp, #56]
  4471c8:	ldr	x0, [sp, #56]
  4471cc:	cmp	x0, #0x0
  4471d0:	b.eq	4471e8 <ferror@plt+0x43958>  // b.none
  4471d4:	ldr	x0, [sp, #56]
  4471d8:	add	x0, x0, #0x2
  4471dc:	ldrb	w0, [x0]
  4471e0:	cmp	w0, #0x0
  4471e4:	b.ne	4471fc <ferror@plt+0x4396c>  // b.any
  4471e8:	ldr	x0, [sp, #32]
  4471ec:	ldr	x0, [x0]
  4471f0:	bl	446c5c <ferror@plt+0x433cc>
  4471f4:	mov	w0, #0x0                   	// #0
  4471f8:	b	447248 <ferror@plt+0x439b8>
  4471fc:	ldr	x2, [sp, #56]
  447200:	ldr	x1, [sp, #32]
  447204:	ldr	x0, [sp, #40]
  447208:	bl	447250 <ferror@plt+0x439c0>
  44720c:	b	447248 <ferror@plt+0x439b8>
  447210:	ldr	x0, [sp, #56]
  447214:	add	x0, x0, #0x2
  447218:	ldrb	w0, [x0]
  44721c:	cmp	w0, #0x0
  447220:	b.eq	447238 <ferror@plt+0x439a8>  // b.none
  447224:	ldr	x2, [sp, #56]
  447228:	ldr	x1, [sp, #32]
  44722c:	ldr	x0, [sp, #40]
  447230:	bl	447250 <ferror@plt+0x439c0>
  447234:	b	447248 <ferror@plt+0x439b8>
  447238:	ldr	x0, [sp, #32]
  44723c:	ldr	x0, [x0]
  447240:	bl	446c5c <ferror@plt+0x433cc>
  447244:	mov	w0, #0x0                   	// #0
  447248:	ldp	x29, x30, [sp], #64
  44724c:	ret
  447250:	stp	x29, x30, [sp, #-80]!
  447254:	mov	x29, sp
  447258:	str	x0, [sp, #40]
  44725c:	str	x1, [sp, #32]
  447260:	str	x2, [sp, #24]
  447264:	ldr	x0, [sp, #32]
  447268:	ldr	x0, [x0]
  44726c:	str	x0, [sp, #72]
  447270:	ldr	x0, [sp, #24]
  447274:	add	x1, x0, #0x2
  447278:	ldr	x0, [sp, #32]
  44727c:	str	x1, [x0]
  447280:	ldr	x0, [sp, #32]
  447284:	ldr	x1, [x0]
  447288:	ldr	x0, [sp, #72]
  44728c:	sub	x0, x1, x0
  447290:	cmp	x0, #0x4
  447294:	b.le	44730c <ferror@plt+0x43a7c>
  447298:	mov	x2, #0x4                   	// #4
  44729c:	adrp	x0, 463000 <warn@@Base+0x15330>
  4472a0:	add	x1, x0, #0x7d8
  4472a4:	ldr	x0, [sp, #72]
  4472a8:	bl	403210 <strncmp@plt>
  4472ac:	cmp	w0, #0x0
  4472b0:	b.ne	44730c <ferror@plt+0x43a7c>  // b.any
  4472b4:	ldr	x0, [sp, #72]
  4472b8:	add	x0, x0, #0x4
  4472bc:	ldrb	w0, [x0]
  4472c0:	cmp	w0, #0x24
  4472c4:	b.eq	4472dc <ferror@plt+0x43a4c>  // b.none
  4472c8:	ldr	x0, [sp, #72]
  4472cc:	add	x0, x0, #0x4
  4472d0:	ldrb	w0, [x0]
  4472d4:	cmp	w0, #0x2e
  4472d8:	b.ne	44730c <ferror@plt+0x43a7c>  // b.any
  4472dc:	ldr	x0, [sp, #72]
  4472e0:	add	x0, x0, #0x5
  4472e4:	str	x0, [sp, #64]
  4472e8:	add	x0, sp, #0x40
  4472ec:	mov	x2, #0x0                   	// #0
  4472f0:	mov	x1, x0
  4472f4:	ldr	x0, [sp, #40]
  4472f8:	bl	4486f0 <ferror@plt+0x44e60>
  4472fc:	cmp	w0, #0x0
  447300:	b.ne	447388 <ferror@plt+0x43af8>  // b.any
  447304:	mov	w0, #0x0                   	// #0
  447308:	b	447390 <ferror@plt+0x43b00>
  44730c:	ldr	x0, [sp, #72]
  447310:	ldrb	w0, [x0]
  447314:	cmp	w0, #0x5f
  447318:	b.ne	44738c <ferror@plt+0x43afc>  // b.any
  44731c:	ldr	x0, [sp, #72]
  447320:	add	x0, x0, #0x1
  447324:	ldrb	w0, [x0]
  447328:	cmp	w0, #0x5f
  44732c:	b.ne	44738c <ferror@plt+0x43afc>  // b.any
  447330:	ldr	x0, [sp, #72]
  447334:	add	x0, x0, #0x2
  447338:	ldrb	w0, [x0]
  44733c:	cmp	w0, #0x6f
  447340:	b.ne	44738c <ferror@plt+0x43afc>  // b.any
  447344:	ldr	x0, [sp, #72]
  447348:	add	x0, x0, #0x3
  44734c:	ldrb	w0, [x0]
  447350:	cmp	w0, #0x70
  447354:	b.ne	44738c <ferror@plt+0x43afc>  // b.any
  447358:	ldr	x0, [sp, #72]
  44735c:	add	x0, x0, #0x4
  447360:	str	x0, [sp, #56]
  447364:	add	x0, sp, #0x38
  447368:	mov	x2, #0x0                   	// #0
  44736c:	mov	x1, x0
  447370:	ldr	x0, [sp, #40]
  447374:	bl	4486f0 <ferror@plt+0x44e60>
  447378:	cmp	w0, #0x0
  44737c:	b.ne	44738c <ferror@plt+0x43afc>  // b.any
  447380:	mov	w0, #0x0                   	// #0
  447384:	b	447390 <ferror@plt+0x43b00>
  447388:	nop
  44738c:	mov	w0, #0x1                   	// #1
  447390:	ldp	x29, x30, [sp], #80
  447394:	ret
  447398:	stp	x29, x30, [sp, #-64]!
  44739c:	mov	x29, sp
  4473a0:	str	x0, [sp, #24]
  4473a4:	str	x1, [sp, #16]
  4473a8:	ldr	x0, [sp, #16]
  4473ac:	ldr	x0, [x0]
  4473b0:	str	x0, [sp, #40]
  4473b4:	str	wzr, [sp, #60]
  4473b8:	str	wzr, [sp, #56]
  4473bc:	str	xzr, [sp, #48]
  4473c0:	b	4476d8 <ferror@plt+0x43e48>
  4473c4:	ldr	x0, [sp, #16]
  4473c8:	ldr	x0, [x0]
  4473cc:	ldrb	w0, [x0]
  4473d0:	cmp	w0, #0x74
  4473d4:	b.eq	4475c8 <ferror@plt+0x43d38>  // b.none
  4473d8:	cmp	w0, #0x74
  4473dc:	b.gt	447648 <ferror@plt+0x43db8>
  4473e0:	cmp	w0, #0x5f
  4473e4:	b.eq	447638 <ferror@plt+0x43da8>  // b.none
  4473e8:	cmp	w0, #0x5f
  4473ec:	b.gt	447648 <ferror@plt+0x43db8>
  4473f0:	cmp	w0, #0x53
  4473f4:	b.eq	4474a4 <ferror@plt+0x43c14>  // b.none
  4473f8:	cmp	w0, #0x53
  4473fc:	b.gt	447648 <ferror@plt+0x43db8>
  447400:	cmp	w0, #0x51
  447404:	b.eq	447440 <ferror@plt+0x43bb0>  // b.none
  447408:	cmp	w0, #0x51
  44740c:	b.gt	447648 <ferror@plt+0x43db8>
  447410:	cmp	w0, #0x46
  447414:	b.eq	447574 <ferror@plt+0x43ce4>  // b.none
  447418:	cmp	w0, #0x46
  44741c:	b.gt	447648 <ferror@plt+0x43db8>
  447420:	cmp	w0, #0x39
  447424:	b.gt	447434 <ferror@plt+0x43ba4>
  447428:	cmp	w0, #0x30
  44742c:	b.ge	447504 <ferror@plt+0x43c74>  // b.tcont
  447430:	b	447648 <ferror@plt+0x43db8>
  447434:	cmp	w0, #0x43
  447438:	b.eq	4474d4 <ferror@plt+0x43c44>  // b.none
  44743c:	b	447648 <ferror@plt+0x43db8>
  447440:	ldr	x0, [sp, #16]
  447444:	ldr	x0, [x0]
  447448:	str	x0, [sp, #48]
  44744c:	mov	x2, #0x0                   	// #0
  447450:	ldr	x1, [sp, #16]
  447454:	ldr	x0, [sp, #24]
  447458:	bl	447738 <ferror@plt+0x43ea8>
  44745c:	cmp	w0, #0x0
  447460:	b.eq	44748c <ferror@plt+0x43bfc>  // b.none
  447464:	ldr	x0, [sp, #16]
  447468:	ldr	x1, [x0]
  44746c:	ldr	x0, [sp, #48]
  447470:	sub	x0, x1, x0
  447474:	mov	w2, w0
  447478:	ldr	x1, [sp, #48]
  44747c:	ldr	x0, [sp, #24]
  447480:	bl	449acc <ferror@plt+0x4623c>
  447484:	cmp	w0, #0x0
  447488:	b.ne	447494 <ferror@plt+0x43c04>  // b.any
  44748c:	mov	w0, #0x0                   	// #0
  447490:	b	447730 <ferror@plt+0x43ea0>
  447494:	mov	w0, #0x1                   	// #1
  447498:	str	w0, [sp, #60]
  44749c:	str	xzr, [sp, #48]
  4474a0:	b	447690 <ferror@plt+0x43e00>
  4474a4:	ldr	x0, [sp, #48]
  4474a8:	cmp	x0, #0x0
  4474ac:	b.ne	4474bc <ferror@plt+0x43c2c>  // b.any
  4474b0:	ldr	x0, [sp, #16]
  4474b4:	ldr	x0, [x0]
  4474b8:	str	x0, [sp, #48]
  4474bc:	ldr	x0, [sp, #16]
  4474c0:	ldr	x0, [x0]
  4474c4:	add	x1, x0, #0x1
  4474c8:	ldr	x0, [sp, #16]
  4474cc:	str	x1, [x0]
  4474d0:	b	447690 <ferror@plt+0x43e00>
  4474d4:	ldr	x0, [sp, #48]
  4474d8:	cmp	x0, #0x0
  4474dc:	b.ne	4474ec <ferror@plt+0x43c5c>  // b.any
  4474e0:	ldr	x0, [sp, #16]
  4474e4:	ldr	x0, [x0]
  4474e8:	str	x0, [sp, #48]
  4474ec:	ldr	x0, [sp, #16]
  4474f0:	ldr	x0, [x0]
  4474f4:	add	x1, x0, #0x1
  4474f8:	ldr	x0, [sp, #16]
  4474fc:	str	x1, [x0]
  447500:	b	447690 <ferror@plt+0x43e00>
  447504:	ldr	x0, [sp, #48]
  447508:	cmp	x0, #0x0
  44750c:	b.ne	44751c <ferror@plt+0x43c8c>  // b.any
  447510:	ldr	x0, [sp, #16]
  447514:	ldr	x0, [x0]
  447518:	str	x0, [sp, #48]
  44751c:	mov	x2, #0x0                   	// #0
  447520:	ldr	x1, [sp, #16]
  447524:	ldr	x0, [sp, #24]
  447528:	bl	448284 <ferror@plt+0x449f4>
  44752c:	cmp	w0, #0x0
  447530:	b.eq	44755c <ferror@plt+0x43ccc>  // b.none
  447534:	ldr	x0, [sp, #16]
  447538:	ldr	x1, [x0]
  44753c:	ldr	x0, [sp, #48]
  447540:	sub	x0, x1, x0
  447544:	mov	w2, w0
  447548:	ldr	x1, [sp, #48]
  44754c:	ldr	x0, [sp, #24]
  447550:	bl	449acc <ferror@plt+0x4623c>
  447554:	cmp	w0, #0x0
  447558:	b.ne	447564 <ferror@plt+0x43cd4>  // b.any
  44755c:	mov	w0, #0x0                   	// #0
  447560:	b	447730 <ferror@plt+0x43ea0>
  447564:	mov	w0, #0x1                   	// #1
  447568:	str	w0, [sp, #60]
  44756c:	str	xzr, [sp, #48]
  447570:	b	447690 <ferror@plt+0x43e00>
  447574:	str	xzr, [sp, #48]
  447578:	mov	w0, #0x1                   	// #1
  44757c:	str	w0, [sp, #56]
  447580:	ldr	x0, [sp, #16]
  447584:	ldr	x0, [x0]
  447588:	add	x1, x0, #0x1
  44758c:	ldr	x0, [sp, #16]
  447590:	str	x1, [x0]
  447594:	ldr	x0, [sp, #24]
  447598:	add	x1, x0, #0x10
  44759c:	ldr	x0, [sp, #24]
  4475a0:	add	x0, x0, #0x18
  4475a4:	mov	x3, x0
  4475a8:	mov	x2, x1
  4475ac:	ldr	x1, [sp, #16]
  4475b0:	ldr	x0, [sp, #24]
  4475b4:	bl	44831c <ferror@plt+0x44a8c>
  4475b8:	cmp	w0, #0x0
  4475bc:	b.ne	447684 <ferror@plt+0x43df4>  // b.any
  4475c0:	mov	w0, #0x0                   	// #0
  4475c4:	b	447730 <ferror@plt+0x43ea0>
  4475c8:	ldr	x0, [sp, #48]
  4475cc:	cmp	x0, #0x0
  4475d0:	b.ne	4475e0 <ferror@plt+0x43d50>  // b.any
  4475d4:	ldr	x0, [sp, #16]
  4475d8:	ldr	x0, [x0]
  4475dc:	str	x0, [sp, #48]
  4475e0:	mov	x2, #0x0                   	// #0
  4475e4:	ldr	x1, [sp, #16]
  4475e8:	ldr	x0, [sp, #24]
  4475ec:	bl	447bd8 <ferror@plt+0x44348>
  4475f0:	cmp	w0, #0x0
  4475f4:	b.eq	447620 <ferror@plt+0x43d90>  // b.none
  4475f8:	ldr	x0, [sp, #16]
  4475fc:	ldr	x1, [x0]
  447600:	ldr	x0, [sp, #48]
  447604:	sub	x0, x1, x0
  447608:	mov	w2, w0
  44760c:	ldr	x1, [sp, #48]
  447610:	ldr	x0, [sp, #24]
  447614:	bl	449acc <ferror@plt+0x4623c>
  447618:	cmp	w0, #0x0
  44761c:	b.ne	447628 <ferror@plt+0x43d98>  // b.any
  447620:	mov	w0, #0x0                   	// #0
  447624:	b	447730 <ferror@plt+0x43ea0>
  447628:	str	xzr, [sp, #48]
  44762c:	mov	w0, #0x1                   	// #1
  447630:	str	w0, [sp, #60]
  447634:	b	447690 <ferror@plt+0x43e00>
  447638:	ldr	x0, [sp, #40]
  44763c:	bl	446c5c <ferror@plt+0x433cc>
  447640:	mov	w0, #0x0                   	// #0
  447644:	b	447730 <ferror@plt+0x43ea0>
  447648:	mov	w0, #0x1                   	// #1
  44764c:	str	w0, [sp, #56]
  447650:	ldr	x0, [sp, #24]
  447654:	add	x1, x0, #0x10
  447658:	ldr	x0, [sp, #24]
  44765c:	add	x0, x0, #0x18
  447660:	mov	x3, x0
  447664:	mov	x2, x1
  447668:	ldr	x1, [sp, #16]
  44766c:	ldr	x0, [sp, #24]
  447670:	bl	44831c <ferror@plt+0x44a8c>
  447674:	cmp	w0, #0x0
  447678:	b.ne	44768c <ferror@plt+0x43dfc>  // b.any
  44767c:	mov	w0, #0x0                   	// #0
  447680:	b	447730 <ferror@plt+0x43ea0>
  447684:	nop
  447688:	b	447690 <ferror@plt+0x43e00>
  44768c:	nop
  447690:	ldr	w0, [sp, #60]
  447694:	cmp	w0, #0x0
  447698:	b.eq	4476d8 <ferror@plt+0x43e48>  // b.none
  44769c:	mov	w0, #0x1                   	// #1
  4476a0:	str	w0, [sp, #56]
  4476a4:	ldr	x0, [sp, #24]
  4476a8:	add	x1, x0, #0x10
  4476ac:	ldr	x0, [sp, #24]
  4476b0:	add	x0, x0, #0x18
  4476b4:	mov	x3, x0
  4476b8:	mov	x2, x1
  4476bc:	ldr	x1, [sp, #16]
  4476c0:	ldr	x0, [sp, #24]
  4476c4:	bl	44831c <ferror@plt+0x44a8c>
  4476c8:	cmp	w0, #0x0
  4476cc:	b.ne	4476d8 <ferror@plt+0x43e48>  // b.any
  4476d0:	mov	w0, #0x0                   	// #0
  4476d4:	b	447730 <ferror@plt+0x43ea0>
  4476d8:	ldr	x0, [sp, #16]
  4476dc:	ldr	x0, [x0]
  4476e0:	ldrb	w0, [x0]
  4476e4:	cmp	w0, #0x0
  4476e8:	b.ne	4473c4 <ferror@plt+0x43b34>  // b.any
  4476ec:	ldr	w0, [sp, #56]
  4476f0:	cmp	w0, #0x0
  4476f4:	b.ne	44772c <ferror@plt+0x43e9c>  // b.any
  4476f8:	ldr	x0, [sp, #24]
  4476fc:	add	x1, x0, #0x10
  447700:	ldr	x0, [sp, #24]
  447704:	add	x0, x0, #0x18
  447708:	mov	x3, x0
  44770c:	mov	x2, x1
  447710:	ldr	x1, [sp, #16]
  447714:	ldr	x0, [sp, #24]
  447718:	bl	44831c <ferror@plt+0x44a8c>
  44771c:	cmp	w0, #0x0
  447720:	b.ne	44772c <ferror@plt+0x43e9c>  // b.any
  447724:	mov	w0, #0x0                   	// #0
  447728:	b	447730 <ferror@plt+0x43ea0>
  44772c:	mov	w0, #0x1                   	// #1
  447730:	ldp	x29, x30, [sp], #64
  447734:	ret
  447738:	stp	x29, x30, [sp, #-176]!
  44773c:	mov	x29, sp
  447740:	stp	x19, x20, [sp, #16]
  447744:	str	x21, [sp, #32]
  447748:	str	x0, [sp, #72]
  44774c:	str	x1, [sp, #64]
  447750:	str	x2, [sp, #56]
  447754:	ldr	x0, [sp, #64]
  447758:	ldr	x0, [x0]
  44775c:	str	x0, [sp, #136]
  447760:	ldr	x0, [sp, #64]
  447764:	ldr	x0, [x0]
  447768:	add	x0, x0, #0x1
  44776c:	ldrb	w0, [x0]
  447770:	cmp	w0, #0x39
  447774:	b.gt	447784 <ferror@plt+0x43ef4>
  447778:	cmp	w0, #0x31
  44777c:	b.ge	44785c <ferror@plt+0x43fcc>  // b.tcont
  447780:	b	4478b8 <ferror@plt+0x44028>
  447784:	cmp	w0, #0x5f
  447788:	b.ne	4478b8 <ferror@plt+0x44028>  // b.any
  44778c:	ldr	x0, [sp, #64]
  447790:	ldr	x0, [x0]
  447794:	add	x0, x0, #0x2
  447798:	str	x0, [sp, #168]
  44779c:	ldr	x0, [sp, #168]
  4477a0:	ldrb	w0, [x0]
  4477a4:	mov	w1, w0
  4477a8:	adrp	x0, 47e000 <warn@@Base+0x30330>
  4477ac:	add	x0, x0, #0xb88
  4477b0:	sxtw	x1, w1
  4477b4:	ldrh	w0, [x0, x1, lsl #1]
  4477b8:	and	w0, w0, #0x4
  4477bc:	cmp	w0, #0x0
  4477c0:	b.eq	4477d4 <ferror@plt+0x43f44>  // b.none
  4477c4:	ldr	x0, [sp, #168]
  4477c8:	ldrb	w0, [x0]
  4477cc:	cmp	w0, #0x30
  4477d0:	b.ne	4477e4 <ferror@plt+0x43f54>  // b.any
  4477d4:	ldr	x0, [sp, #136]
  4477d8:	bl	446c5c <ferror@plt+0x433cc>
  4477dc:	mov	w0, #0x0                   	// #0
  4477e0:	b	447bc8 <ferror@plt+0x44338>
  4477e4:	ldr	x0, [sp, #168]
  4477e8:	bl	4031a0 <atoi@plt>
  4477ec:	str	w0, [sp, #164]
  4477f0:	b	447800 <ferror@plt+0x43f70>
  4477f4:	ldr	x0, [sp, #168]
  4477f8:	add	x0, x0, #0x1
  4477fc:	str	x0, [sp, #168]
  447800:	ldr	x0, [sp, #168]
  447804:	ldrb	w0, [x0]
  447808:	mov	w1, w0
  44780c:	adrp	x0, 47e000 <warn@@Base+0x30330>
  447810:	add	x0, x0, #0xb88
  447814:	sxtw	x1, w1
  447818:	ldrh	w0, [x0, x1, lsl #1]
  44781c:	and	w0, w0, #0x4
  447820:	cmp	w0, #0x0
  447824:	b.ne	4477f4 <ferror@plt+0x43f64>  // b.any
  447828:	ldr	x0, [sp, #168]
  44782c:	ldrb	w0, [x0]
  447830:	cmp	w0, #0x5f
  447834:	b.eq	447848 <ferror@plt+0x43fb8>  // b.none
  447838:	ldr	x0, [sp, #136]
  44783c:	bl	446c5c <ferror@plt+0x433cc>
  447840:	mov	w0, #0x0                   	// #0
  447844:	b	447bc8 <ferror@plt+0x44338>
  447848:	ldr	x0, [sp, #168]
  44784c:	add	x1, x0, #0x1
  447850:	ldr	x0, [sp, #64]
  447854:	str	x1, [x0]
  447858:	b	4478c8 <ferror@plt+0x44038>
  44785c:	ldr	x0, [sp, #64]
  447860:	ldr	x0, [x0]
  447864:	add	x0, x0, #0x1
  447868:	ldrb	w0, [x0]
  44786c:	sub	w0, w0, #0x30
  447870:	str	w0, [sp, #164]
  447874:	ldr	x0, [sp, #64]
  447878:	ldr	x0, [x0]
  44787c:	add	x0, x0, #0x2
  447880:	ldrb	w0, [x0]
  447884:	cmp	w0, #0x5f
  447888:	b.ne	4478a0 <ferror@plt+0x44010>  // b.any
  44788c:	ldr	x0, [sp, #64]
  447890:	ldr	x0, [x0]
  447894:	add	x1, x0, #0x1
  447898:	ldr	x0, [sp, #64]
  44789c:	str	x1, [x0]
  4478a0:	ldr	x0, [sp, #64]
  4478a4:	ldr	x0, [x0]
  4478a8:	add	x1, x0, #0x2
  4478ac:	ldr	x0, [sp, #64]
  4478b0:	str	x1, [x0]
  4478b4:	b	4478c8 <ferror@plt+0x44038>
  4478b8:	ldr	x0, [sp, #136]
  4478bc:	bl	446c5c <ferror@plt+0x433cc>
  4478c0:	mov	w0, #0x0                   	// #0
  4478c4:	b	447bc8 <ferror@plt+0x44338>
  4478c8:	str	xzr, [sp, #152]
  4478cc:	b	447b98 <ferror@plt+0x44308>
  4478d0:	ldr	x0, [sp, #64]
  4478d4:	ldr	x0, [x0]
  4478d8:	ldrb	w0, [x0]
  4478dc:	cmp	w0, #0x5f
  4478e0:	b.ne	4478f8 <ferror@plt+0x44068>  // b.any
  4478e4:	ldr	x0, [sp, #64]
  4478e8:	ldr	x0, [x0]
  4478ec:	add	x1, x0, #0x1
  4478f0:	ldr	x0, [sp, #64]
  4478f4:	str	x1, [x0]
  4478f8:	ldr	x0, [sp, #64]
  4478fc:	ldr	x0, [x0]
  447900:	ldrb	w0, [x0]
  447904:	cmp	w0, #0x74
  447908:	b.ne	4479a4 <ferror@plt+0x44114>  // b.any
  44790c:	ldr	x0, [sp, #56]
  447910:	cmp	x0, #0x0
  447914:	b.eq	447920 <ferror@plt+0x44090>  // b.none
  447918:	add	x0, sp, #0x58
  44791c:	b	447924 <ferror@plt+0x44094>
  447920:	mov	x0, #0x0                   	// #0
  447924:	mov	x2, x0
  447928:	ldr	x1, [sp, #64]
  44792c:	ldr	x0, [sp, #72]
  447930:	bl	447bd8 <ferror@plt+0x44348>
  447934:	cmp	w0, #0x0
  447938:	b.ne	447944 <ferror@plt+0x440b4>  // b.any
  44793c:	mov	w0, #0x0                   	// #0
  447940:	b	447bc8 <ferror@plt+0x44338>
  447944:	ldr	x0, [sp, #56]
  447948:	cmp	x0, #0x0
  44794c:	b.eq	447b98 <ferror@plt+0x44308>  // b.none
  447950:	ldr	x0, [sp, #72]
  447954:	ldr	x19, [x0]
  447958:	ldr	x0, [sp, #72]
  44795c:	ldr	x20, [x0, #8]
  447960:	ldr	x21, [sp, #88]
  447964:	ldr	x0, [sp, #88]
  447968:	bl	402fd0 <strlen@plt>
  44796c:	mov	w4, #0x9                   	// #9
  447970:	mov	w3, w0
  447974:	mov	x2, x21
  447978:	mov	x1, x20
  44797c:	mov	x0, x19
  447980:	bl	446ae4 <ferror@plt+0x43254>
  447984:	str	x0, [sp, #152]
  447988:	ldr	x0, [sp, #88]
  44798c:	bl	403510 <free@plt>
  447990:	ldr	x0, [sp, #152]
  447994:	cmp	x0, #0x0
  447998:	b.ne	447b98 <ferror@plt+0x44308>  // b.any
  44799c:	mov	w0, #0x0                   	// #0
  4479a0:	b	447bc8 <ferror@plt+0x44338>
  4479a4:	ldr	x0, [sp, #64]
  4479a8:	bl	446ca4 <ferror@plt+0x43414>
  4479ac:	str	w0, [sp, #132]
  4479b0:	ldr	x0, [sp, #64]
  4479b4:	ldr	x0, [x0]
  4479b8:	bl	402fd0 <strlen@plt>
  4479bc:	mov	x1, x0
  4479c0:	ldr	w0, [sp, #132]
  4479c4:	cmp	x1, x0
  4479c8:	b.cs	4479dc <ferror@plt+0x4414c>  // b.hs, b.nlast
  4479cc:	ldr	x0, [sp, #136]
  4479d0:	bl	446c5c <ferror@plt+0x433cc>
  4479d4:	mov	w0, #0x0                   	// #0
  4479d8:	b	447bc8 <ferror@plt+0x44338>
  4479dc:	ldr	x0, [sp, #56]
  4479e0:	cmp	x0, #0x0
  4479e4:	b.eq	447b80 <ferror@plt+0x442f0>  // b.none
  4479e8:	str	xzr, [sp, #144]
  4479ec:	ldr	x0, [sp, #152]
  4479f0:	cmp	x0, #0x0
  4479f4:	b.eq	447a0c <ferror@plt+0x4417c>  // b.none
  4479f8:	ldr	x0, [sp, #72]
  4479fc:	ldr	x0, [x0]
  447a00:	ldr	x1, [sp, #152]
  447a04:	bl	43d598 <ferror@plt+0x39d08>
  447a08:	str	x0, [sp, #144]
  447a0c:	str	xzr, [sp, #152]
  447a10:	ldr	x0, [sp, #144]
  447a14:	cmp	x0, #0x0
  447a18:	b.eq	447ad4 <ferror@plt+0x44244>  // b.none
  447a1c:	ldr	x0, [sp, #64]
  447a20:	ldr	x0, [x0]
  447a24:	ldr	w1, [sp, #132]
  447a28:	bl	4407f0 <ferror@plt+0x3cf60>
  447a2c:	str	x0, [sp, #120]
  447a30:	b	447abc <ferror@plt+0x4422c>
  447a34:	ldr	x0, [sp, #72]
  447a38:	ldr	x2, [x0]
  447a3c:	ldr	x0, [sp, #144]
  447a40:	ldr	x0, [x0]
  447a44:	mov	x1, x0
  447a48:	mov	x0, x2
  447a4c:	bl	43d614 <ferror@plt+0x39d84>
  447a50:	str	x0, [sp, #112]
  447a54:	ldr	x0, [sp, #112]
  447a58:	cmp	x0, #0x0
  447a5c:	b.ne	447a70 <ferror@plt+0x441e0>  // b.any
  447a60:	ldr	x0, [sp, #120]
  447a64:	bl	403510 <free@plt>
  447a68:	mov	w0, #0x0                   	// #0
  447a6c:	b	447bc8 <ferror@plt+0x44338>
  447a70:	ldr	x0, [sp, #72]
  447a74:	ldr	x0, [x0]
  447a78:	ldr	x1, [sp, #112]
  447a7c:	bl	43d214 <ferror@plt+0x39984>
  447a80:	str	x0, [sp, #104]
  447a84:	ldr	x0, [sp, #104]
  447a88:	cmp	x0, #0x0
  447a8c:	b.eq	447ab0 <ferror@plt+0x44220>  // b.none
  447a90:	ldr	x1, [sp, #120]
  447a94:	ldr	x0, [sp, #104]
  447a98:	bl	4034b0 <strcmp@plt>
  447a9c:	cmp	w0, #0x0
  447aa0:	b.ne	447ab0 <ferror@plt+0x44220>  // b.any
  447aa4:	ldr	x0, [sp, #112]
  447aa8:	str	x0, [sp, #152]
  447aac:	b	447acc <ferror@plt+0x4423c>
  447ab0:	ldr	x0, [sp, #144]
  447ab4:	add	x0, x0, #0x8
  447ab8:	str	x0, [sp, #144]
  447abc:	ldr	x0, [sp, #144]
  447ac0:	ldr	x0, [x0]
  447ac4:	cmp	x0, #0x0
  447ac8:	b.ne	447a34 <ferror@plt+0x441a4>  // b.any
  447acc:	ldr	x0, [sp, #120]
  447ad0:	bl	403510 <free@plt>
  447ad4:	ldr	x0, [sp, #152]
  447ad8:	cmp	x0, #0x0
  447adc:	b.ne	447b80 <ferror@plt+0x442f0>  // b.any
  447ae0:	ldr	w0, [sp, #164]
  447ae4:	cmp	w0, #0x0
  447ae8:	b.ne	447b1c <ferror@plt+0x4428c>  // b.any
  447aec:	ldr	x0, [sp, #64]
  447af0:	ldr	x0, [x0]
  447af4:	ldr	w1, [sp, #132]
  447af8:	bl	4407f0 <ferror@plt+0x3cf60>
  447afc:	str	x0, [sp, #96]
  447b00:	ldr	x0, [sp, #72]
  447b04:	ldr	x0, [x0]
  447b08:	ldr	x1, [sp, #96]
  447b0c:	bl	43cd6c <ferror@plt+0x394dc>
  447b10:	str	x0, [sp, #152]
  447b14:	ldr	x0, [sp, #96]
  447b18:	bl	403510 <free@plt>
  447b1c:	ldr	x0, [sp, #152]
  447b20:	cmp	x0, #0x0
  447b24:	b.ne	447b80 <ferror@plt+0x442f0>  // b.any
  447b28:	ldr	x0, [sp, #72]
  447b2c:	ldr	x5, [x0]
  447b30:	ldr	x0, [sp, #72]
  447b34:	ldr	x1, [x0, #8]
  447b38:	ldr	x0, [sp, #64]
  447b3c:	ldr	x2, [x0]
  447b40:	ldr	w3, [sp, #132]
  447b44:	ldr	w0, [sp, #164]
  447b48:	cmp	w0, #0x0
  447b4c:	b.ne	447b58 <ferror@plt+0x442c8>  // b.any
  447b50:	mov	w0, #0x0                   	// #0
  447b54:	b	447b5c <ferror@plt+0x442cc>
  447b58:	mov	w0, #0x9                   	// #9
  447b5c:	mov	w4, w0
  447b60:	mov	x0, x5
  447b64:	bl	446ae4 <ferror@plt+0x43254>
  447b68:	str	x0, [sp, #152]
  447b6c:	ldr	x0, [sp, #152]
  447b70:	cmp	x0, #0x0
  447b74:	b.ne	447b80 <ferror@plt+0x442f0>  // b.any
  447b78:	mov	w0, #0x0                   	// #0
  447b7c:	b	447bc8 <ferror@plt+0x44338>
  447b80:	ldr	x0, [sp, #64]
  447b84:	ldr	x1, [x0]
  447b88:	ldr	w0, [sp, #132]
  447b8c:	add	x1, x1, x0
  447b90:	ldr	x0, [sp, #64]
  447b94:	str	x1, [x0]
  447b98:	ldr	w0, [sp, #164]
  447b9c:	sub	w1, w0, #0x1
  447ba0:	str	w1, [sp, #164]
  447ba4:	cmp	w0, #0x0
  447ba8:	b.ne	4478d0 <ferror@plt+0x44040>  // b.any
  447bac:	ldr	x0, [sp, #56]
  447bb0:	cmp	x0, #0x0
  447bb4:	b.eq	447bc4 <ferror@plt+0x44334>  // b.none
  447bb8:	ldr	x0, [sp, #56]
  447bbc:	ldr	x1, [sp, #152]
  447bc0:	str	x1, [x0]
  447bc4:	mov	w0, #0x1                   	// #1
  447bc8:	ldp	x19, x20, [sp, #16]
  447bcc:	ldr	x21, [sp, #32]
  447bd0:	ldp	x29, x30, [sp], #176
  447bd4:	ret
  447bd8:	stp	x29, x30, [sp, #-160]!
  447bdc:	mov	x29, sp
  447be0:	str	x0, [sp, #40]
  447be4:	str	x1, [sp, #32]
  447be8:	str	x2, [sp, #24]
  447bec:	ldr	x0, [sp, #32]
  447bf0:	ldr	x0, [x0]
  447bf4:	str	x0, [sp, #88]
  447bf8:	ldr	x0, [sp, #32]
  447bfc:	ldr	x0, [x0]
  447c00:	add	x1, x0, #0x1
  447c04:	ldr	x0, [sp, #32]
  447c08:	str	x1, [x0]
  447c0c:	ldr	x0, [sp, #32]
  447c10:	bl	446ca4 <ferror@plt+0x43414>
  447c14:	str	w0, [sp, #48]
  447c18:	ldr	w0, [sp, #48]
  447c1c:	cmp	w0, #0x0
  447c20:	b.eq	447c44 <ferror@plt+0x443b4>  // b.none
  447c24:	ldr	x0, [sp, #32]
  447c28:	ldr	x0, [x0]
  447c2c:	bl	402fd0 <strlen@plt>
  447c30:	mov	x1, x0
  447c34:	ldr	w0, [sp, #48]
  447c38:	mov	w0, w0
  447c3c:	cmp	x1, x0
  447c40:	b.cs	447c54 <ferror@plt+0x443c4>  // b.hs, b.nlast
  447c44:	ldr	x0, [sp, #88]
  447c48:	bl	446c5c <ferror@plt+0x433cc>
  447c4c:	mov	w0, #0x0                   	// #0
  447c50:	b	44827c <ferror@plt+0x449ec>
  447c54:	ldr	x0, [sp, #32]
  447c58:	ldr	x1, [x0]
  447c5c:	ldr	w0, [sp, #48]
  447c60:	mov	w0, w0
  447c64:	add	x1, x1, x0
  447c68:	ldr	x0, [sp, #32]
  447c6c:	str	x1, [x0]
  447c70:	add	x0, sp, #0x30
  447c74:	mov	x1, x0
  447c78:	ldr	x0, [sp, #32]
  447c7c:	bl	446d38 <ferror@plt+0x434a8>
  447c80:	cmp	w0, #0x0
  447c84:	b.ne	447c98 <ferror@plt+0x44408>  // b.any
  447c88:	ldr	x0, [sp, #88]
  447c8c:	bl	446c5c <ferror@plt+0x433cc>
  447c90:	mov	w0, #0x0                   	// #0
  447c94:	b	44827c <ferror@plt+0x449ec>
  447c98:	str	wzr, [sp, #156]
  447c9c:	b	4480dc <ferror@plt+0x4484c>
  447ca0:	ldr	x0, [sp, #32]
  447ca4:	ldr	x0, [x0]
  447ca8:	ldrb	w0, [x0]
  447cac:	cmp	w0, #0x5a
  447cb0:	b.ne	447ce8 <ferror@plt+0x44458>  // b.any
  447cb4:	ldr	x0, [sp, #32]
  447cb8:	ldr	x0, [x0]
  447cbc:	add	x1, x0, #0x1
  447cc0:	ldr	x0, [sp, #32]
  447cc4:	str	x1, [x0]
  447cc8:	mov	x2, #0x0                   	// #0
  447ccc:	ldr	x1, [sp, #32]
  447cd0:	ldr	x0, [sp, #40]
  447cd4:	bl	4486f0 <ferror@plt+0x44e60>
  447cd8:	cmp	w0, #0x0
  447cdc:	b.ne	4480d0 <ferror@plt+0x44840>  // b.any
  447ce0:	mov	w0, #0x0                   	// #0
  447ce4:	b	44827c <ferror@plt+0x449ec>
  447ce8:	ldr	x0, [sp, #32]
  447cec:	ldr	x0, [x0]
  447cf0:	str	x0, [sp, #144]
  447cf4:	str	wzr, [sp, #140]
  447cf8:	str	wzr, [sp, #136]
  447cfc:	str	wzr, [sp, #132]
  447d00:	str	wzr, [sp, #128]
  447d04:	str	wzr, [sp, #124]
  447d08:	str	wzr, [sp, #120]
  447d0c:	mov	x2, #0x0                   	// #0
  447d10:	ldr	x1, [sp, #32]
  447d14:	ldr	x0, [sp, #40]
  447d18:	bl	4486f0 <ferror@plt+0x44e60>
  447d1c:	cmp	w0, #0x0
  447d20:	b.ne	447dfc <ferror@plt+0x4456c>  // b.any
  447d24:	mov	w0, #0x0                   	// #0
  447d28:	b	44827c <ferror@plt+0x449ec>
  447d2c:	ldr	x0, [sp, #144]
  447d30:	ldrb	w0, [x0]
  447d34:	sub	w0, w0, #0x43
  447d38:	cmp	w0, #0x35
  447d3c:	b.hi	447de8 <ferror@plt+0x44558>  // b.pmore
  447d40:	adrp	x1, 463000 <warn@@Base+0x15330>
  447d44:	add	x1, x1, #0x800
  447d48:	ldr	w0, [x1, w0, uxtw #2]
  447d4c:	adr	x1, 447d58 <ferror@plt+0x444c8>
  447d50:	add	x0, x1, w0, sxtw #2
  447d54:	br	x0
  447d58:	mov	w0, #0x1                   	// #1
  447d5c:	str	w0, [sp, #140]
  447d60:	mov	w0, #0x1                   	// #1
  447d64:	str	w0, [sp, #120]
  447d68:	b	447dfc <ferror@plt+0x4456c>
  447d6c:	ldr	x0, [sp, #144]
  447d70:	add	x0, x0, #0x1
  447d74:	str	x0, [sp, #144]
  447d78:	b	447dfc <ferror@plt+0x4456c>
  447d7c:	mov	w0, #0x1                   	// #1
  447d80:	str	w0, [sp, #132]
  447d84:	mov	w0, #0x1                   	// #1
  447d88:	str	w0, [sp, #120]
  447d8c:	b	447dfc <ferror@plt+0x4456c>
  447d90:	bl	403400 <abort@plt>
  447d94:	bl	403400 <abort@plt>
  447d98:	mov	w0, #0x1                   	// #1
  447d9c:	str	w0, [sp, #132]
  447da0:	mov	w0, #0x1                   	// #1
  447da4:	str	w0, [sp, #120]
  447da8:	b	447dfc <ferror@plt+0x4456c>
  447dac:	mov	w0, #0x1                   	// #1
  447db0:	str	w0, [sp, #124]
  447db4:	mov	w0, #0x1                   	// #1
  447db8:	str	w0, [sp, #120]
  447dbc:	b	447dfc <ferror@plt+0x4456c>
  447dc0:	mov	w0, #0x1                   	// #1
  447dc4:	str	w0, [sp, #128]
  447dc8:	mov	w0, #0x1                   	// #1
  447dcc:	str	w0, [sp, #120]
  447dd0:	b	447dfc <ferror@plt+0x4456c>
  447dd4:	mov	w0, #0x1                   	// #1
  447dd8:	str	w0, [sp, #136]
  447ddc:	mov	w0, #0x1                   	// #1
  447de0:	str	w0, [sp, #120]
  447de4:	b	447dfc <ferror@plt+0x4456c>
  447de8:	mov	w0, #0x1                   	// #1
  447dec:	str	w0, [sp, #132]
  447df0:	mov	w0, #0x1                   	// #1
  447df4:	str	w0, [sp, #120]
  447df8:	nop
  447dfc:	ldr	x0, [sp, #144]
  447e00:	ldrb	w0, [x0]
  447e04:	cmp	w0, #0x0
  447e08:	b.eq	447e18 <ferror@plt+0x44588>  // b.none
  447e0c:	ldr	w0, [sp, #120]
  447e10:	cmp	w0, #0x0
  447e14:	b.eq	447d2c <ferror@plt+0x4449c>  // b.none
  447e18:	ldr	w0, [sp, #132]
  447e1c:	cmp	w0, #0x0
  447e20:	b.eq	447e94 <ferror@plt+0x44604>  // b.none
  447e24:	ldr	x0, [sp, #32]
  447e28:	ldr	x0, [x0]
  447e2c:	ldrb	w0, [x0]
  447e30:	cmp	w0, #0x6d
  447e34:	b.ne	447e64 <ferror@plt+0x445d4>  // b.any
  447e38:	ldr	x0, [sp, #32]
  447e3c:	ldr	x0, [x0]
  447e40:	add	x1, x0, #0x1
  447e44:	ldr	x0, [sp, #32]
  447e48:	str	x1, [x0]
  447e4c:	b	447e64 <ferror@plt+0x445d4>
  447e50:	ldr	x0, [sp, #32]
  447e54:	ldr	x0, [x0]
  447e58:	add	x1, x0, #0x1
  447e5c:	ldr	x0, [sp, #32]
  447e60:	str	x1, [x0]
  447e64:	ldr	x0, [sp, #32]
  447e68:	ldr	x0, [x0]
  447e6c:	ldrb	w0, [x0]
  447e70:	mov	w1, w0
  447e74:	adrp	x0, 47e000 <warn@@Base+0x30330>
  447e78:	add	x0, x0, #0xb88
  447e7c:	sxtw	x1, w1
  447e80:	ldrh	w0, [x0, x1, lsl #1]
  447e84:	and	w0, w0, #0x4
  447e88:	cmp	w0, #0x0
  447e8c:	b.ne	447e50 <ferror@plt+0x445c0>  // b.any
  447e90:	b	4480d0 <ferror@plt+0x44840>
  447e94:	ldr	w0, [sp, #128]
  447e98:	cmp	w0, #0x0
  447e9c:	b.eq	447ef0 <ferror@plt+0x44660>  // b.none
  447ea0:	ldr	x0, [sp, #32]
  447ea4:	ldr	x0, [x0]
  447ea8:	ldrb	w0, [x0]
  447eac:	cmp	w0, #0x6d
  447eb0:	b.ne	447ec8 <ferror@plt+0x44638>  // b.any
  447eb4:	ldr	x0, [sp, #32]
  447eb8:	ldr	x0, [x0]
  447ebc:	add	x1, x0, #0x1
  447ec0:	ldr	x0, [sp, #32]
  447ec4:	str	x1, [x0]
  447ec8:	ldr	x0, [sp, #32]
  447ecc:	bl	446ca4 <ferror@plt+0x43414>
  447ed0:	str	w0, [sp, #52]
  447ed4:	ldr	w0, [sp, #52]
  447ed8:	cmp	w0, #0x0
  447edc:	b.ne	4480d0 <ferror@plt+0x44840>  // b.any
  447ee0:	ldr	x0, [sp, #88]
  447ee4:	bl	446c5c <ferror@plt+0x433cc>
  447ee8:	mov	w0, #0x0                   	// #0
  447eec:	b	44827c <ferror@plt+0x449ec>
  447ef0:	ldr	w0, [sp, #124]
  447ef4:	cmp	w0, #0x0
  447ef8:	b.eq	447f30 <ferror@plt+0x446a0>  // b.none
  447efc:	ldr	x0, [sp, #32]
  447f00:	bl	446ca4 <ferror@plt+0x43414>
  447f04:	str	w0, [sp, #56]
  447f08:	ldr	w0, [sp, #56]
  447f0c:	cmp	w0, #0x0
  447f10:	b.eq	4480d0 <ferror@plt+0x44840>  // b.none
  447f14:	ldr	w0, [sp, #56]
  447f18:	cmp	w0, #0x1
  447f1c:	b.eq	4480d0 <ferror@plt+0x44840>  // b.none
  447f20:	ldr	x0, [sp, #88]
  447f24:	bl	446c5c <ferror@plt+0x433cc>
  447f28:	mov	w0, #0x0                   	// #0
  447f2c:	b	44827c <ferror@plt+0x449ec>
  447f30:	ldr	w0, [sp, #136]
  447f34:	cmp	w0, #0x0
  447f38:	b.eq	448084 <ferror@plt+0x447f4>  // b.none
  447f3c:	ldr	x0, [sp, #32]
  447f40:	ldr	x0, [x0]
  447f44:	ldrb	w0, [x0]
  447f48:	cmp	w0, #0x6d
  447f4c:	b.ne	447f7c <ferror@plt+0x446ec>  // b.any
  447f50:	ldr	x0, [sp, #32]
  447f54:	ldr	x0, [x0]
  447f58:	add	x1, x0, #0x1
  447f5c:	ldr	x0, [sp, #32]
  447f60:	str	x1, [x0]
  447f64:	b	447f7c <ferror@plt+0x446ec>
  447f68:	ldr	x0, [sp, #32]
  447f6c:	ldr	x0, [x0]
  447f70:	add	x1, x0, #0x1
  447f74:	ldr	x0, [sp, #32]
  447f78:	str	x1, [x0]
  447f7c:	ldr	x0, [sp, #32]
  447f80:	ldr	x0, [x0]
  447f84:	ldrb	w0, [x0]
  447f88:	mov	w1, w0
  447f8c:	adrp	x0, 47e000 <warn@@Base+0x30330>
  447f90:	add	x0, x0, #0xb88
  447f94:	sxtw	x1, w1
  447f98:	ldrh	w0, [x0, x1, lsl #1]
  447f9c:	and	w0, w0, #0x4
  447fa0:	cmp	w0, #0x0
  447fa4:	b.ne	447f68 <ferror@plt+0x446d8>  // b.any
  447fa8:	ldr	x0, [sp, #32]
  447fac:	ldr	x0, [x0]
  447fb0:	ldrb	w0, [x0]
  447fb4:	cmp	w0, #0x2e
  447fb8:	b.ne	448014 <ferror@plt+0x44784>  // b.any
  447fbc:	ldr	x0, [sp, #32]
  447fc0:	ldr	x0, [x0]
  447fc4:	add	x1, x0, #0x1
  447fc8:	ldr	x0, [sp, #32]
  447fcc:	str	x1, [x0]
  447fd0:	b	447fe8 <ferror@plt+0x44758>
  447fd4:	ldr	x0, [sp, #32]
  447fd8:	ldr	x0, [x0]
  447fdc:	add	x1, x0, #0x1
  447fe0:	ldr	x0, [sp, #32]
  447fe4:	str	x1, [x0]
  447fe8:	ldr	x0, [sp, #32]
  447fec:	ldr	x0, [x0]
  447ff0:	ldrb	w0, [x0]
  447ff4:	mov	w1, w0
  447ff8:	adrp	x0, 47e000 <warn@@Base+0x30330>
  447ffc:	add	x0, x0, #0xb88
  448000:	sxtw	x1, w1
  448004:	ldrh	w0, [x0, x1, lsl #1]
  448008:	and	w0, w0, #0x4
  44800c:	cmp	w0, #0x0
  448010:	b.ne	447fd4 <ferror@plt+0x44744>  // b.any
  448014:	ldr	x0, [sp, #32]
  448018:	ldr	x0, [x0]
  44801c:	ldrb	w0, [x0]
  448020:	cmp	w0, #0x65
  448024:	b.ne	4480d0 <ferror@plt+0x44840>  // b.any
  448028:	ldr	x0, [sp, #32]
  44802c:	ldr	x0, [x0]
  448030:	add	x1, x0, #0x1
  448034:	ldr	x0, [sp, #32]
  448038:	str	x1, [x0]
  44803c:	b	448054 <ferror@plt+0x447c4>
  448040:	ldr	x0, [sp, #32]
  448044:	ldr	x0, [x0]
  448048:	add	x1, x0, #0x1
  44804c:	ldr	x0, [sp, #32]
  448050:	str	x1, [x0]
  448054:	ldr	x0, [sp, #32]
  448058:	ldr	x0, [x0]
  44805c:	ldrb	w0, [x0]
  448060:	mov	w1, w0
  448064:	adrp	x0, 47e000 <warn@@Base+0x30330>
  448068:	add	x0, x0, #0xb88
  44806c:	sxtw	x1, w1
  448070:	ldrh	w0, [x0, x1, lsl #1]
  448074:	and	w0, w0, #0x4
  448078:	cmp	w0, #0x0
  44807c:	b.ne	448040 <ferror@plt+0x447b0>  // b.any
  448080:	b	4480d0 <ferror@plt+0x44840>
  448084:	ldr	w0, [sp, #140]
  448088:	cmp	w0, #0x0
  44808c:	b.eq	4480d0 <ferror@plt+0x44840>  // b.none
  448090:	ldr	x0, [sp, #32]
  448094:	bl	446ca4 <ferror@plt+0x43414>
  448098:	str	w0, [sp, #60]
  44809c:	ldr	w0, [sp, #60]
  4480a0:	cmp	w0, #0x0
  4480a4:	b.ne	4480b8 <ferror@plt+0x44828>  // b.any
  4480a8:	ldr	x0, [sp, #88]
  4480ac:	bl	446c5c <ferror@plt+0x433cc>
  4480b0:	mov	w0, #0x0                   	// #0
  4480b4:	b	44827c <ferror@plt+0x449ec>
  4480b8:	ldr	x0, [sp, #32]
  4480bc:	ldr	x1, [x0]
  4480c0:	ldr	w0, [sp, #60]
  4480c4:	add	x1, x1, x0
  4480c8:	ldr	x0, [sp, #32]
  4480cc:	str	x1, [x0]
  4480d0:	ldr	w0, [sp, #156]
  4480d4:	add	w0, w0, #0x1
  4480d8:	str	w0, [sp, #156]
  4480dc:	ldr	w0, [sp, #48]
  4480e0:	ldr	w1, [sp, #156]
  4480e4:	cmp	w1, w0
  4480e8:	b.cc	447ca0 <ferror@plt+0x44410>  // b.lo, b.ul, b.last
  4480ec:	ldr	x0, [sp, #24]
  4480f0:	cmp	x0, #0x0
  4480f4:	b.eq	448278 <ferror@plt+0x449e8>  // b.none
  4480f8:	str	xzr, [sp, #112]
  4480fc:	ldr	x0, [sp, #32]
  448100:	ldr	x1, [x0]
  448104:	ldr	x0, [sp, #88]
  448108:	sub	x0, x1, x0
  44810c:	mov	w1, w0
  448110:	ldr	x0, [sp, #88]
  448114:	bl	4407f0 <ferror@plt+0x3cf60>
  448118:	str	x0, [sp, #80]
  44811c:	mov	x2, #0x0                   	// #0
  448120:	ldr	x1, [sp, #80]
  448124:	adrp	x0, 463000 <warn@@Base+0x15330>
  448128:	add	x0, x0, #0x7e0
  44812c:	bl	403200 <concat@plt>
  448130:	str	x0, [sp, #72]
  448134:	ldr	x0, [sp, #80]
  448138:	bl	403510 <free@plt>
  44813c:	adrp	x0, 480000 <_sch_istable+0x1478>
  448140:	add	x0, x0, #0xf00
  448144:	ldr	w0, [x0]
  448148:	mov	w1, w0
  44814c:	ldr	x0, [sp, #72]
  448150:	bl	403590 <cplus_demangle@plt>
  448154:	str	x0, [sp, #64]
  448158:	ldr	x0, [sp, #72]
  44815c:	bl	403510 <free@plt>
  448160:	ldr	x0, [sp, #64]
  448164:	cmp	x0, #0x0
  448168:	b.eq	448180 <ferror@plt+0x448f0>  // b.none
  44816c:	adrp	x0, 463000 <warn@@Base+0x15330>
  448170:	add	x1, x0, #0x7f0
  448174:	ldr	x0, [sp, #64]
  448178:	bl	4036c0 <strstr@plt>
  44817c:	str	x0, [sp, #112]
  448180:	ldr	x0, [sp, #64]
  448184:	cmp	x0, #0x0
  448188:	b.eq	448198 <ferror@plt+0x44908>  // b.none
  44818c:	ldr	x0, [sp, #112]
  448190:	cmp	x0, #0x0
  448194:	b.ne	4481bc <ferror@plt+0x4492c>  // b.any
  448198:	ldr	x0, [sp, #88]
  44819c:	bl	446c5c <ferror@plt+0x433cc>
  4481a0:	ldr	x0, [sp, #64]
  4481a4:	cmp	x0, #0x0
  4481a8:	b.eq	4481b4 <ferror@plt+0x44924>  // b.none
  4481ac:	ldr	x0, [sp, #64]
  4481b0:	bl	403510 <free@plt>
  4481b4:	mov	w0, #0x0                   	// #0
  4481b8:	b	44827c <ferror@plt+0x449ec>
  4481bc:	ldr	x0, [sp, #64]
  4481c0:	str	x0, [sp, #96]
  4481c4:	ldr	x0, [sp, #96]
  4481c8:	str	x0, [sp, #104]
  4481cc:	b	44823c <ferror@plt+0x449ac>
  4481d0:	ldr	x0, [sp, #104]
  4481d4:	ldrb	w0, [x0]
  4481d8:	cmp	w0, #0x20
  4481dc:	b.ne	448218 <ferror@plt+0x44988>  // b.any
  4481e0:	ldr	x0, [sp, #104]
  4481e4:	add	x0, x0, #0x1
  4481e8:	ldrb	w0, [x0]
  4481ec:	cmp	w0, #0x3e
  4481f0:	b.ne	448230 <ferror@plt+0x449a0>  // b.any
  4481f4:	ldr	x1, [sp, #104]
  4481f8:	ldr	x0, [sp, #64]
  4481fc:	cmp	x1, x0
  448200:	b.ls	448230 <ferror@plt+0x449a0>  // b.plast
  448204:	ldr	x0, [sp, #104]
  448208:	sub	x0, x0, #0x1
  44820c:	ldrb	w0, [x0]
  448210:	cmp	w0, #0x3e
  448214:	b.ne	448230 <ferror@plt+0x449a0>  // b.any
  448218:	ldr	x0, [sp, #96]
  44821c:	add	x1, x0, #0x1
  448220:	str	x1, [sp, #96]
  448224:	ldr	x1, [sp, #104]
  448228:	ldrb	w1, [x1]
  44822c:	strb	w1, [x0]
  448230:	ldr	x0, [sp, #104]
  448234:	add	x0, x0, #0x1
  448238:	str	x0, [sp, #104]
  44823c:	ldr	x1, [sp, #104]
  448240:	ldr	x0, [sp, #112]
  448244:	cmp	x1, x0
  448248:	b.ne	4481d0 <ferror@plt+0x44940>  // b.any
  44824c:	ldr	x1, [sp, #96]
  448250:	ldr	x0, [sp, #64]
  448254:	sub	x0, x1, x0
  448258:	mov	w1, w0
  44825c:	ldr	x0, [sp, #64]
  448260:	bl	4407f0 <ferror@plt+0x3cf60>
  448264:	mov	x1, x0
  448268:	ldr	x0, [sp, #24]
  44826c:	str	x1, [x0]
  448270:	ldr	x0, [sp, #64]
  448274:	bl	403510 <free@plt>
  448278:	mov	w0, #0x1                   	// #1
  44827c:	ldp	x29, x30, [sp], #160
  448280:	ret
  448284:	stp	x29, x30, [sp, #-64]!
  448288:	mov	x29, sp
  44828c:	str	x0, [sp, #40]
  448290:	str	x1, [sp, #32]
  448294:	str	x2, [sp, #24]
  448298:	ldr	x0, [sp, #32]
  44829c:	ldr	x0, [x0]
  4482a0:	str	x0, [sp, #56]
  4482a4:	ldr	x0, [sp, #32]
  4482a8:	bl	446ca4 <ferror@plt+0x43414>
  4482ac:	str	w0, [sp, #52]
  4482b0:	ldr	x0, [sp, #32]
  4482b4:	ldr	x0, [x0]
  4482b8:	bl	402fd0 <strlen@plt>
  4482bc:	mov	x1, x0
  4482c0:	ldr	w0, [sp, #52]
  4482c4:	cmp	x1, x0
  4482c8:	b.cs	4482dc <ferror@plt+0x44a4c>  // b.hs, b.nlast
  4482cc:	ldr	x0, [sp, #56]
  4482d0:	bl	446c5c <ferror@plt+0x433cc>
  4482d4:	mov	w0, #0x0                   	// #0
  4482d8:	b	448314 <ferror@plt+0x44a84>
  4482dc:	ldr	x0, [sp, #24]
  4482e0:	cmp	x0, #0x0
  4482e4:	b.eq	4482f8 <ferror@plt+0x44a68>  // b.none
  4482e8:	ldr	x0, [sp, #32]
  4482ec:	ldr	x1, [x0]
  4482f0:	ldr	x0, [sp, #24]
  4482f4:	str	x1, [x0]
  4482f8:	ldr	x0, [sp, #32]
  4482fc:	ldr	x1, [x0]
  448300:	ldr	w0, [sp, #52]
  448304:	add	x1, x1, x0
  448308:	ldr	x0, [sp, #32]
  44830c:	str	x1, [x0]
  448310:	mov	w0, #0x1                   	// #1
  448314:	ldp	x29, x30, [sp], #64
  448318:	ret
  44831c:	stp	x29, x30, [sp, #-96]!
  448320:	mov	x29, sp
  448324:	str	x0, [sp, #40]
  448328:	str	x1, [sp, #32]
  44832c:	str	x2, [sp, #24]
  448330:	str	x3, [sp, #16]
  448334:	ldr	x0, [sp, #32]
  448338:	ldr	x0, [x0]
  44833c:	str	x0, [sp, #88]
  448340:	mov	w0, #0xa                   	// #10
  448344:	str	w0, [sp, #80]
  448348:	ldr	x0, [sp, #24]
  44834c:	cmp	x0, #0x0
  448350:	b.eq	448378 <ferror@plt+0x44ae8>  // b.none
  448354:	ldr	w0, [sp, #80]
  448358:	mov	w0, w0
  44835c:	lsl	x0, x0, #3
  448360:	bl	403290 <xmalloc@plt>
  448364:	mov	x1, x0
  448368:	ldr	x0, [sp, #24]
  44836c:	str	x1, [x0]
  448370:	ldr	x0, [sp, #16]
  448374:	str	wzr, [x0]
  448378:	str	wzr, [sp, #76]
  44837c:	b	4484f4 <ferror@plt+0x44c64>
  448380:	ldr	x0, [sp, #32]
  448384:	ldr	x0, [x0]
  448388:	ldrb	w0, [x0]
  44838c:	cmp	w0, #0x4e
  448390:	b.eq	4483a8 <ferror@plt+0x44b18>  // b.none
  448394:	ldr	x0, [sp, #32]
  448398:	ldr	x0, [x0]
  44839c:	ldrb	w0, [x0]
  4483a0:	cmp	w0, #0x54
  4483a4:	b.ne	4484c4 <ferror@plt+0x44c34>  // b.any
  4483a8:	ldr	x0, [sp, #32]
  4483ac:	ldr	x0, [x0]
  4483b0:	ldrb	w0, [x0]
  4483b4:	strb	w0, [sp, #87]
  4483b8:	ldr	x0, [sp, #32]
  4483bc:	ldr	x0, [x0]
  4483c0:	add	x1, x0, #0x1
  4483c4:	ldr	x0, [sp, #32]
  4483c8:	str	x1, [x0]
  4483cc:	ldrb	w0, [sp, #87]
  4483d0:	cmp	w0, #0x54
  4483d4:	b.ne	4483e4 <ferror@plt+0x44b54>  // b.any
  4483d8:	mov	w0, #0x1                   	// #1
  4483dc:	str	w0, [sp, #72]
  4483e0:	b	44840c <ferror@plt+0x44b7c>
  4483e4:	add	x0, sp, #0x48
  4483e8:	mov	x1, x0
  4483ec:	ldr	x0, [sp, #32]
  4483f0:	bl	446d38 <ferror@plt+0x434a8>
  4483f4:	cmp	w0, #0x0
  4483f8:	b.ne	44840c <ferror@plt+0x44b7c>  // b.any
  4483fc:	ldr	x0, [sp, #88]
  448400:	bl	446c5c <ferror@plt+0x433cc>
  448404:	mov	w0, #0x0                   	// #0
  448408:	b	44859c <ferror@plt+0x44d0c>
  44840c:	add	x0, sp, #0x44
  448410:	mov	x1, x0
  448414:	ldr	x0, [sp, #32]
  448418:	bl	446d38 <ferror@plt+0x434a8>
  44841c:	cmp	w0, #0x0
  448420:	b.ne	448434 <ferror@plt+0x44ba4>  // b.any
  448424:	ldr	x0, [sp, #88]
  448428:	bl	446c5c <ferror@plt+0x433cc>
  44842c:	mov	w0, #0x0                   	// #0
  448430:	b	44859c <ferror@plt+0x44d0c>
  448434:	ldr	x0, [sp, #40]
  448438:	ldr	w1, [x0, #40]
  44843c:	ldr	w0, [sp, #68]
  448440:	cmp	w1, w0
  448444:	b.hi	4484ac <ferror@plt+0x44c1c>  // b.pmore
  448448:	ldr	x0, [sp, #88]
  44844c:	bl	446c5c <ferror@plt+0x433cc>
  448450:	mov	w0, #0x0                   	// #0
  448454:	b	44859c <ferror@plt+0x44d0c>
  448458:	ldr	x0, [sp, #40]
  44845c:	ldr	x1, [x0, #32]
  448460:	ldr	w0, [sp, #68]
  448464:	mov	w0, w0
  448468:	lsl	x0, x0, #4
  44846c:	add	x0, x1, x0
  448470:	ldr	x0, [x0]
  448474:	str	x0, [sp, #56]
  448478:	add	x2, sp, #0x50
  44847c:	add	x1, sp, #0x4c
  448480:	add	x0, sp, #0x38
  448484:	mov	x4, x2
  448488:	mov	x3, x1
  44848c:	ldr	x2, [sp, #24]
  448490:	mov	x1, x0
  448494:	ldr	x0, [sp, #40]
  448498:	bl	4485a4 <ferror@plt+0x44d14>
  44849c:	cmp	w0, #0x0
  4484a0:	b.ne	4484ac <ferror@plt+0x44c1c>  // b.any
  4484a4:	mov	w0, #0x0                   	// #0
  4484a8:	b	44859c <ferror@plt+0x44d0c>
  4484ac:	ldr	w0, [sp, #72]
  4484b0:	sub	w1, w0, #0x1
  4484b4:	str	w1, [sp, #72]
  4484b8:	cmp	w0, #0x0
  4484bc:	b.ne	448458 <ferror@plt+0x44bc8>  // b.any
  4484c0:	b	4484f4 <ferror@plt+0x44c64>
  4484c4:	add	x1, sp, #0x50
  4484c8:	add	x0, sp, #0x4c
  4484cc:	mov	x4, x1
  4484d0:	mov	x3, x0
  4484d4:	ldr	x2, [sp, #24]
  4484d8:	ldr	x1, [sp, #32]
  4484dc:	ldr	x0, [sp, #40]
  4484e0:	bl	4485a4 <ferror@plt+0x44d14>
  4484e4:	cmp	w0, #0x0
  4484e8:	b.ne	4484f4 <ferror@plt+0x44c64>  // b.any
  4484ec:	mov	w0, #0x0                   	// #0
  4484f0:	b	44859c <ferror@plt+0x44d0c>
  4484f4:	ldr	x0, [sp, #32]
  4484f8:	ldr	x0, [x0]
  4484fc:	ldrb	w0, [x0]
  448500:	cmp	w0, #0x5f
  448504:	b.eq	448530 <ferror@plt+0x44ca0>  // b.none
  448508:	ldr	x0, [sp, #32]
  44850c:	ldr	x0, [x0]
  448510:	ldrb	w0, [x0]
  448514:	cmp	w0, #0x0
  448518:	b.eq	448530 <ferror@plt+0x44ca0>  // b.none
  44851c:	ldr	x0, [sp, #32]
  448520:	ldr	x0, [x0]
  448524:	ldrb	w0, [x0]
  448528:	cmp	w0, #0x65
  44852c:	b.ne	448380 <ferror@plt+0x44af0>  // b.any
  448530:	ldr	x0, [sp, #24]
  448534:	cmp	x0, #0x0
  448538:	b.eq	448558 <ferror@plt+0x44cc8>  // b.none
  44853c:	ldr	x0, [sp, #24]
  448540:	ldr	x1, [x0]
  448544:	ldr	w0, [sp, #76]
  448548:	mov	w0, w0
  44854c:	lsl	x0, x0, #3
  448550:	add	x0, x1, x0
  448554:	str	xzr, [x0]
  448558:	ldr	x0, [sp, #32]
  44855c:	ldr	x0, [x0]
  448560:	ldrb	w0, [x0]
  448564:	cmp	w0, #0x65
  448568:	b.ne	448598 <ferror@plt+0x44d08>  // b.any
  44856c:	ldr	x0, [sp, #24]
  448570:	cmp	x0, #0x0
  448574:	b.eq	448584 <ferror@plt+0x44cf4>  // b.none
  448578:	ldr	x0, [sp, #16]
  44857c:	mov	w1, #0x1                   	// #1
  448580:	str	w1, [x0]
  448584:	ldr	x0, [sp, #32]
  448588:	ldr	x0, [x0]
  44858c:	add	x1, x0, #0x1
  448590:	ldr	x0, [sp, #32]
  448594:	str	x1, [x0]
  448598:	mov	w0, #0x1                   	// #1
  44859c:	ldp	x29, x30, [sp], #96
  4485a0:	ret
  4485a4:	stp	x29, x30, [sp, #-80]!
  4485a8:	mov	x29, sp
  4485ac:	str	x0, [sp, #56]
  4485b0:	str	x1, [sp, #48]
  4485b4:	str	x2, [sp, #40]
  4485b8:	str	x3, [sp, #32]
  4485bc:	str	x4, [sp, #24]
  4485c0:	ldr	x0, [sp, #48]
  4485c4:	ldr	x0, [x0]
  4485c8:	str	x0, [sp, #72]
  4485cc:	ldr	x0, [sp, #40]
  4485d0:	cmp	x0, #0x0
  4485d4:	b.eq	4485e0 <ferror@plt+0x44d50>  // b.none
  4485d8:	add	x0, sp, #0x40
  4485dc:	b	4485e4 <ferror@plt+0x44d54>
  4485e0:	mov	x0, #0x0                   	// #0
  4485e4:	mov	x2, x0
  4485e8:	ldr	x1, [sp, #48]
  4485ec:	ldr	x0, [sp, #56]
  4485f0:	bl	4486f0 <ferror@plt+0x44e60>
  4485f4:	cmp	w0, #0x0
  4485f8:	b.eq	448624 <ferror@plt+0x44d94>  // b.none
  4485fc:	ldr	x0, [sp, #48]
  448600:	ldr	x1, [x0]
  448604:	ldr	x0, [sp, #72]
  448608:	sub	x0, x1, x0
  44860c:	mov	w2, w0
  448610:	ldr	x1, [sp, #72]
  448614:	ldr	x0, [sp, #56]
  448618:	bl	449acc <ferror@plt+0x4623c>
  44861c:	cmp	w0, #0x0
  448620:	b.ne	44862c <ferror@plt+0x44d9c>  // b.any
  448624:	mov	w0, #0x0                   	// #0
  448628:	b	4486e8 <ferror@plt+0x44e58>
  44862c:	ldr	x0, [sp, #40]
  448630:	cmp	x0, #0x0
  448634:	b.eq	4486e4 <ferror@plt+0x44e54>  // b.none
  448638:	ldr	x0, [sp, #64]
  44863c:	cmp	x0, #0x0
  448640:	b.ne	44864c <ferror@plt+0x44dbc>  // b.any
  448644:	mov	w0, #0x0                   	// #0
  448648:	b	4486e8 <ferror@plt+0x44e58>
  44864c:	ldr	x0, [sp, #32]
  448650:	ldr	w0, [x0]
  448654:	add	w1, w0, #0x1
  448658:	ldr	x0, [sp, #24]
  44865c:	ldr	w0, [x0]
  448660:	cmp	w1, w0
  448664:	b.cc	4486ac <ferror@plt+0x44e1c>  // b.lo, b.ul, b.last
  448668:	ldr	x0, [sp, #24]
  44866c:	ldr	w0, [x0]
  448670:	add	w1, w0, #0xa
  448674:	ldr	x0, [sp, #24]
  448678:	str	w1, [x0]
  44867c:	ldr	x0, [sp, #40]
  448680:	ldr	x2, [x0]
  448684:	ldr	x0, [sp, #24]
  448688:	ldr	w0, [x0]
  44868c:	mov	w0, w0
  448690:	lsl	x0, x0, #3
  448694:	mov	x1, x0
  448698:	mov	x0, x2
  44869c:	bl	4031e0 <xrealloc@plt>
  4486a0:	mov	x1, x0
  4486a4:	ldr	x0, [sp, #40]
  4486a8:	str	x1, [x0]
  4486ac:	ldr	x0, [sp, #40]
  4486b0:	ldr	x1, [x0]
  4486b4:	ldr	x0, [sp, #32]
  4486b8:	ldr	w0, [x0]
  4486bc:	mov	w0, w0
  4486c0:	lsl	x0, x0, #3
  4486c4:	add	x0, x1, x0
  4486c8:	ldr	x1, [sp, #64]
  4486cc:	str	x1, [x0]
  4486d0:	ldr	x0, [sp, #32]
  4486d4:	ldr	w0, [x0]
  4486d8:	add	w1, w0, #0x1
  4486dc:	ldr	x0, [sp, #32]
  4486e0:	str	w1, [x0]
  4486e4:	mov	w0, #0x1                   	// #1
  4486e8:	ldp	x29, x30, [sp], #80
  4486ec:	ret
  4486f0:	stp	x29, x30, [sp, #-144]!
  4486f4:	mov	x29, sp
  4486f8:	str	x0, [sp, #40]
  4486fc:	str	x1, [sp, #32]
  448700:	str	x2, [sp, #24]
  448704:	ldr	x0, [sp, #32]
  448708:	ldr	x0, [x0]
  44870c:	str	x0, [sp, #120]
  448710:	ldr	x0, [sp, #32]
  448714:	ldr	x0, [x0]
  448718:	ldrb	w0, [x0]
  44871c:	cmp	w0, #0x70
  448720:	b.eq	4487c0 <ferror@plt+0x44f30>  // b.none
  448724:	cmp	w0, #0x70
  448728:	b.gt	448ff4 <ferror@plt+0x45764>
  44872c:	cmp	w0, #0x54
  448730:	b.eq	448a48 <ferror@plt+0x451b8>  // b.none
  448734:	cmp	w0, #0x54
  448738:	b.gt	448ff4 <ferror@plt+0x45764>
  44873c:	cmp	w0, #0x52
  448740:	b.eq	44882c <ferror@plt+0x44f9c>  // b.none
  448744:	cmp	w0, #0x52
  448748:	b.gt	448ff4 <ferror@plt+0x45764>
  44874c:	cmp	w0, #0x51
  448750:	b.eq	448fd4 <ferror@plt+0x45744>  // b.none
  448754:	cmp	w0, #0x51
  448758:	b.gt	448ff4 <ferror@plt+0x45764>
  44875c:	cmp	w0, #0x50
  448760:	b.eq	4487c0 <ferror@plt+0x44f30>  // b.none
  448764:	cmp	w0, #0x50
  448768:	b.gt	448ff4 <ferror@plt+0x45764>
  44876c:	cmp	w0, #0x4f
  448770:	b.eq	448bf4 <ferror@plt+0x45364>  // b.none
  448774:	cmp	w0, #0x4f
  448778:	b.gt	448ff4 <ferror@plt+0x45764>
  44877c:	cmp	w0, #0x4d
  448780:	b.eq	448bf4 <ferror@plt+0x45364>  // b.none
  448784:	cmp	w0, #0x4d
  448788:	b.gt	448ff4 <ferror@plt+0x45764>
  44878c:	cmp	w0, #0x47
  448790:	b.eq	448f34 <ferror@plt+0x456a4>  // b.none
  448794:	cmp	w0, #0x47
  448798:	b.gt	448ff4 <ferror@plt+0x45764>
  44879c:	cmp	w0, #0x46
  4487a0:	b.eq	448aec <ferror@plt+0x4525c>  // b.none
  4487a4:	cmp	w0, #0x46
  4487a8:	b.gt	448ff4 <ferror@plt+0x45764>
  4487ac:	cmp	w0, #0x41
  4487b0:	b.eq	448898 <ferror@plt+0x45008>  // b.none
  4487b4:	cmp	w0, #0x43
  4487b8:	b.eq	448f68 <ferror@plt+0x456d8>  // b.none
  4487bc:	b	448ff4 <ferror@plt+0x45764>
  4487c0:	ldr	x0, [sp, #32]
  4487c4:	ldr	x0, [x0]
  4487c8:	add	x1, x0, #0x1
  4487cc:	ldr	x0, [sp, #32]
  4487d0:	str	x1, [x0]
  4487d4:	ldr	x2, [sp, #24]
  4487d8:	ldr	x1, [sp, #32]
  4487dc:	ldr	x0, [sp, #40]
  4487e0:	bl	4486f0 <ferror@plt+0x44e60>
  4487e4:	cmp	w0, #0x0
  4487e8:	b.ne	4487f4 <ferror@plt+0x44f64>  // b.any
  4487ec:	mov	w0, #0x0                   	// #0
  4487f0:	b	449064 <ferror@plt+0x457d4>
  4487f4:	ldr	x0, [sp, #24]
  4487f8:	cmp	x0, #0x0
  4487fc:	b.eq	449014 <ferror@plt+0x45784>  // b.none
  448800:	ldr	x0, [sp, #40]
  448804:	ldr	x2, [x0]
  448808:	ldr	x0, [sp, #24]
  44880c:	ldr	x0, [x0]
  448810:	mov	x1, x0
  448814:	mov	x0, x2
  448818:	bl	43c058 <ferror@plt+0x387c8>
  44881c:	mov	x1, x0
  448820:	ldr	x0, [sp, #24]
  448824:	str	x1, [x0]
  448828:	b	449014 <ferror@plt+0x45784>
  44882c:	ldr	x0, [sp, #32]
  448830:	ldr	x0, [x0]
  448834:	add	x1, x0, #0x1
  448838:	ldr	x0, [sp, #32]
  44883c:	str	x1, [x0]
  448840:	ldr	x2, [sp, #24]
  448844:	ldr	x1, [sp, #32]
  448848:	ldr	x0, [sp, #40]
  44884c:	bl	4486f0 <ferror@plt+0x44e60>
  448850:	cmp	w0, #0x0
  448854:	b.ne	448860 <ferror@plt+0x44fd0>  // b.any
  448858:	mov	w0, #0x0                   	// #0
  44885c:	b	449064 <ferror@plt+0x457d4>
  448860:	ldr	x0, [sp, #24]
  448864:	cmp	x0, #0x0
  448868:	b.eq	44901c <ferror@plt+0x4578c>  // b.none
  44886c:	ldr	x0, [sp, #40]
  448870:	ldr	x2, [x0]
  448874:	ldr	x0, [sp, #24]
  448878:	ldr	x0, [x0]
  44887c:	mov	x1, x0
  448880:	mov	x0, x2
  448884:	bl	43c1a0 <ferror@plt+0x38910>
  448888:	mov	x1, x0
  44888c:	ldr	x0, [sp, #24]
  448890:	str	x1, [x0]
  448894:	b	44901c <ferror@plt+0x4578c>
  448898:	ldr	x0, [sp, #32]
  44889c:	ldr	x0, [x0]
  4488a0:	add	x1, x0, #0x1
  4488a4:	ldr	x0, [sp, #32]
  4488a8:	str	x1, [x0]
  4488ac:	str	xzr, [sp, #136]
  4488b0:	b	44893c <ferror@plt+0x450ac>
  4488b4:	ldr	x0, [sp, #32]
  4488b8:	ldr	x0, [x0]
  4488bc:	ldrb	w0, [x0]
  4488c0:	mov	w1, w0
  4488c4:	adrp	x0, 47e000 <warn@@Base+0x30330>
  4488c8:	add	x0, x0, #0xb88
  4488cc:	sxtw	x1, w1
  4488d0:	ldrh	w0, [x0, x1, lsl #1]
  4488d4:	and	w0, w0, #0x4
  4488d8:	cmp	w0, #0x0
  4488dc:	b.ne	4488f0 <ferror@plt+0x45060>  // b.any
  4488e0:	ldr	x0, [sp, #120]
  4488e4:	bl	446c5c <ferror@plt+0x433cc>
  4488e8:	mov	w0, #0x0                   	// #0
  4488ec:	b	449064 <ferror@plt+0x457d4>
  4488f0:	ldr	x1, [sp, #136]
  4488f4:	mov	x0, x1
  4488f8:	lsl	x0, x0, #2
  4488fc:	add	x0, x0, x1
  448900:	lsl	x0, x0, #1
  448904:	str	x0, [sp, #136]
  448908:	ldr	x0, [sp, #32]
  44890c:	ldr	x0, [x0]
  448910:	ldrb	w0, [x0]
  448914:	sub	w0, w0, #0x30
  448918:	sxtw	x0, w0
  44891c:	ldr	x1, [sp, #136]
  448920:	add	x0, x1, x0
  448924:	str	x0, [sp, #136]
  448928:	ldr	x0, [sp, #32]
  44892c:	ldr	x0, [x0]
  448930:	add	x1, x0, #0x1
  448934:	ldr	x0, [sp, #32]
  448938:	str	x1, [x0]
  44893c:	ldr	x0, [sp, #32]
  448940:	ldr	x0, [x0]
  448944:	ldrb	w0, [x0]
  448948:	cmp	w0, #0x0
  44894c:	b.eq	448964 <ferror@plt+0x450d4>  // b.none
  448950:	ldr	x0, [sp, #32]
  448954:	ldr	x0, [x0]
  448958:	ldrb	w0, [x0]
  44895c:	cmp	w0, #0x5f
  448960:	b.ne	4488b4 <ferror@plt+0x45024>  // b.any
  448964:	ldr	x0, [sp, #32]
  448968:	ldr	x0, [x0]
  44896c:	ldrb	w0, [x0]
  448970:	cmp	w0, #0x5f
  448974:	b.eq	448988 <ferror@plt+0x450f8>  // b.none
  448978:	ldr	x0, [sp, #120]
  44897c:	bl	446c5c <ferror@plt+0x433cc>
  448980:	mov	w0, #0x0                   	// #0
  448984:	b	449064 <ferror@plt+0x457d4>
  448988:	ldr	x0, [sp, #32]
  44898c:	ldr	x0, [x0]
  448990:	add	x1, x0, #0x1
  448994:	ldr	x0, [sp, #32]
  448998:	str	x1, [x0]
  44899c:	ldr	x2, [sp, #24]
  4489a0:	ldr	x1, [sp, #32]
  4489a4:	ldr	x0, [sp, #40]
  4489a8:	bl	4486f0 <ferror@plt+0x44e60>
  4489ac:	cmp	w0, #0x0
  4489b0:	b.ne	4489bc <ferror@plt+0x4512c>  // b.any
  4489b4:	mov	w0, #0x0                   	// #0
  4489b8:	b	449064 <ferror@plt+0x457d4>
  4489bc:	ldr	x0, [sp, #24]
  4489c0:	cmp	x0, #0x0
  4489c4:	b.eq	449024 <ferror@plt+0x45794>  // b.none
  4489c8:	ldr	x0, [sp, #40]
  4489cc:	ldr	x2, [x0]
  4489d0:	adrp	x0, 463000 <warn@@Base+0x15330>
  4489d4:	add	x1, x0, #0x4b8
  4489d8:	mov	x0, x2
  4489dc:	bl	43cd6c <ferror@plt+0x394dc>
  4489e0:	str	x0, [sp, #128]
  4489e4:	ldr	x0, [sp, #128]
  4489e8:	cmp	x0, #0x0
  4489ec:	b.ne	448a08 <ferror@plt+0x45178>  // b.any
  4489f0:	ldr	x0, [sp, #40]
  4489f4:	ldr	x0, [x0]
  4489f8:	mov	w2, #0x0                   	// #0
  4489fc:	mov	w1, #0x4                   	// #4
  448a00:	bl	43bd44 <ferror@plt+0x384b4>
  448a04:	str	x0, [sp, #128]
  448a08:	ldr	x0, [sp, #40]
  448a0c:	ldr	x6, [x0]
  448a10:	ldr	x0, [sp, #24]
  448a14:	ldr	x0, [x0]
  448a18:	ldr	x1, [sp, #136]
  448a1c:	mov	w5, #0x0                   	// #0
  448a20:	mov	x4, x1
  448a24:	mov	x3, #0x0                   	// #0
  448a28:	ldr	x2, [sp, #128]
  448a2c:	mov	x1, x0
  448a30:	mov	x0, x6
  448a34:	bl	43c2c0 <ferror@plt+0x38a30>
  448a38:	mov	x1, x0
  448a3c:	ldr	x0, [sp, #24]
  448a40:	str	x1, [x0]
  448a44:	b	449024 <ferror@plt+0x45794>
  448a48:	ldr	x0, [sp, #32]
  448a4c:	ldr	x0, [x0]
  448a50:	add	x1, x0, #0x1
  448a54:	ldr	x0, [sp, #32]
  448a58:	str	x1, [x0]
  448a5c:	add	x0, sp, #0x64
  448a60:	mov	x1, x0
  448a64:	ldr	x0, [sp, #32]
  448a68:	bl	446d38 <ferror@plt+0x434a8>
  448a6c:	cmp	w0, #0x0
  448a70:	b.ne	448a84 <ferror@plt+0x451f4>  // b.any
  448a74:	ldr	x0, [sp, #120]
  448a78:	bl	446c5c <ferror@plt+0x433cc>
  448a7c:	mov	w0, #0x0                   	// #0
  448a80:	b	449064 <ferror@plt+0x457d4>
  448a84:	ldr	x0, [sp, #40]
  448a88:	ldr	w1, [x0, #40]
  448a8c:	ldr	w0, [sp, #100]
  448a90:	cmp	w1, w0
  448a94:	b.hi	448aa8 <ferror@plt+0x45218>  // b.pmore
  448a98:	ldr	x0, [sp, #120]
  448a9c:	bl	446c5c <ferror@plt+0x433cc>
  448aa0:	mov	w0, #0x0                   	// #0
  448aa4:	b	449064 <ferror@plt+0x457d4>
  448aa8:	ldr	x0, [sp, #40]
  448aac:	ldr	x1, [x0, #32]
  448ab0:	ldr	w0, [sp, #100]
  448ab4:	mov	w0, w0
  448ab8:	lsl	x0, x0, #4
  448abc:	add	x0, x1, x0
  448ac0:	ldr	x0, [x0]
  448ac4:	str	x0, [sp, #88]
  448ac8:	add	x0, sp, #0x58
  448acc:	ldr	x2, [sp, #24]
  448ad0:	mov	x1, x0
  448ad4:	ldr	x0, [sp, #40]
  448ad8:	bl	4486f0 <ferror@plt+0x44e60>
  448adc:	cmp	w0, #0x0
  448ae0:	b.ne	44902c <ferror@plt+0x4579c>  // b.any
  448ae4:	mov	w0, #0x0                   	// #0
  448ae8:	b	449064 <ferror@plt+0x457d4>
  448aec:	ldr	x0, [sp, #32]
  448af0:	ldr	x0, [x0]
  448af4:	add	x1, x0, #0x1
  448af8:	ldr	x0, [sp, #32]
  448afc:	str	x1, [x0]
  448b00:	ldr	x0, [sp, #24]
  448b04:	cmp	x0, #0x0
  448b08:	b.eq	448b14 <ferror@plt+0x45284>  // b.none
  448b0c:	add	x0, sp, #0x50
  448b10:	b	448b18 <ferror@plt+0x45288>
  448b14:	mov	x0, #0x0                   	// #0
  448b18:	ldr	x1, [sp, #24]
  448b1c:	cmp	x1, #0x0
  448b20:	b.eq	448b2c <ferror@plt+0x4529c>  // b.none
  448b24:	add	x1, sp, #0x4c
  448b28:	b	448b30 <ferror@plt+0x452a0>
  448b2c:	mov	x1, #0x0                   	// #0
  448b30:	mov	x3, x1
  448b34:	mov	x2, x0
  448b38:	ldr	x1, [sp, #32]
  448b3c:	ldr	x0, [sp, #40]
  448b40:	bl	44831c <ferror@plt+0x44a8c>
  448b44:	cmp	w0, #0x0
  448b48:	b.ne	448b54 <ferror@plt+0x452c4>  // b.any
  448b4c:	mov	w0, #0x0                   	// #0
  448b50:	b	449064 <ferror@plt+0x457d4>
  448b54:	ldr	x0, [sp, #32]
  448b58:	ldr	x0, [x0]
  448b5c:	ldrb	w0, [x0]
  448b60:	cmp	w0, #0x5f
  448b64:	b.eq	448b78 <ferror@plt+0x452e8>  // b.none
  448b68:	ldr	x0, [sp, #120]
  448b6c:	bl	446c5c <ferror@plt+0x433cc>
  448b70:	mov	w0, #0x0                   	// #0
  448b74:	b	449064 <ferror@plt+0x457d4>
  448b78:	ldr	x0, [sp, #32]
  448b7c:	ldr	x0, [x0]
  448b80:	add	x1, x0, #0x1
  448b84:	ldr	x0, [sp, #32]
  448b88:	str	x1, [x0]
  448b8c:	ldr	x2, [sp, #24]
  448b90:	ldr	x1, [sp, #32]
  448b94:	ldr	x0, [sp, #40]
  448b98:	bl	4486f0 <ferror@plt+0x44e60>
  448b9c:	cmp	w0, #0x0
  448ba0:	b.ne	448bac <ferror@plt+0x4531c>  // b.any
  448ba4:	mov	w0, #0x0                   	// #0
  448ba8:	b	449064 <ferror@plt+0x457d4>
  448bac:	ldr	x0, [sp, #24]
  448bb0:	cmp	x0, #0x0
  448bb4:	b.eq	449034 <ferror@plt+0x457a4>  // b.none
  448bb8:	ldr	x0, [sp, #40]
  448bbc:	ldr	x4, [x0]
  448bc0:	ldr	x0, [sp, #24]
  448bc4:	ldr	x0, [x0]
  448bc8:	ldr	x1, [sp, #80]
  448bcc:	ldr	w2, [sp, #76]
  448bd0:	mov	w3, w2
  448bd4:	mov	x2, x1
  448bd8:	mov	x1, x0
  448bdc:	mov	x0, x4
  448be0:	bl	43c0ec <ferror@plt+0x3885c>
  448be4:	mov	x1, x0
  448be8:	ldr	x0, [sp, #24]
  448bec:	str	x1, [x0]
  448bf0:	b	449034 <ferror@plt+0x457a4>
  448bf4:	str	xzr, [sp, #64]
  448bf8:	ldr	x0, [sp, #32]
  448bfc:	ldr	x0, [x0]
  448c00:	ldrb	w0, [x0]
  448c04:	cmp	w0, #0x4d
  448c08:	cset	w0, eq  // eq = none
  448c0c:	and	w0, w0, #0xff
  448c10:	str	w0, [sp, #116]
  448c14:	str	xzr, [sp, #56]
  448c18:	str	wzr, [sp, #52]
  448c1c:	ldr	x0, [sp, #32]
  448c20:	ldr	x0, [x0]
  448c24:	add	x1, x0, #0x1
  448c28:	ldr	x0, [sp, #32]
  448c2c:	str	x1, [x0]
  448c30:	ldr	x0, [sp, #32]
  448c34:	ldr	x0, [x0]
  448c38:	ldrb	w0, [x0]
  448c3c:	mov	w1, w0
  448c40:	adrp	x0, 47e000 <warn@@Base+0x30330>
  448c44:	add	x0, x0, #0xb88
  448c48:	sxtw	x1, w1
  448c4c:	ldrh	w0, [x0, x1, lsl #1]
  448c50:	and	w0, w0, #0x4
  448c54:	cmp	w0, #0x0
  448c58:	b.eq	448d08 <ferror@plt+0x45478>  // b.none
  448c5c:	ldr	x0, [sp, #32]
  448c60:	bl	446ca4 <ferror@plt+0x43414>
  448c64:	str	w0, [sp, #112]
  448c68:	ldr	x0, [sp, #32]
  448c6c:	ldr	x0, [x0]
  448c70:	bl	402fd0 <strlen@plt>
  448c74:	mov	x1, x0
  448c78:	ldr	w0, [sp, #112]
  448c7c:	cmp	x1, x0
  448c80:	b.cs	448c94 <ferror@plt+0x45404>  // b.hs, b.nlast
  448c84:	ldr	x0, [sp, #120]
  448c88:	bl	446c5c <ferror@plt+0x433cc>
  448c8c:	mov	w0, #0x0                   	// #0
  448c90:	b	449064 <ferror@plt+0x457d4>
  448c94:	ldr	x0, [sp, #32]
  448c98:	ldr	x0, [x0]
  448c9c:	str	x0, [sp, #104]
  448ca0:	ldr	x0, [sp, #32]
  448ca4:	ldr	x1, [x0]
  448ca8:	ldr	w0, [sp, #112]
  448cac:	add	x1, x1, x0
  448cb0:	ldr	x0, [sp, #32]
  448cb4:	str	x1, [x0]
  448cb8:	ldr	x0, [sp, #24]
  448cbc:	cmp	x0, #0x0
  448cc0:	b.eq	448d64 <ferror@plt+0x454d4>  // b.none
  448cc4:	ldr	x0, [sp, #40]
  448cc8:	ldr	x5, [x0]
  448ccc:	ldr	x0, [sp, #40]
  448cd0:	ldr	x0, [x0, #8]
  448cd4:	ldr	w1, [sp, #112]
  448cd8:	mov	w4, #0x9                   	// #9
  448cdc:	mov	w3, w1
  448ce0:	ldr	x2, [sp, #104]
  448ce4:	mov	x1, x0
  448ce8:	mov	x0, x5
  448cec:	bl	446ae4 <ferror@plt+0x43254>
  448cf0:	str	x0, [sp, #64]
  448cf4:	ldr	x0, [sp, #64]
  448cf8:	cmp	x0, #0x0
  448cfc:	b.ne	448d64 <ferror@plt+0x454d4>  // b.any
  448d00:	mov	w0, #0x0                   	// #0
  448d04:	b	449064 <ferror@plt+0x457d4>
  448d08:	ldr	x0, [sp, #32]
  448d0c:	ldr	x0, [x0]
  448d10:	ldrb	w0, [x0]
  448d14:	cmp	w0, #0x51
  448d18:	b.ne	448d54 <ferror@plt+0x454c4>  // b.any
  448d1c:	ldr	x0, [sp, #24]
  448d20:	cmp	x0, #0x0
  448d24:	b.eq	448d30 <ferror@plt+0x454a0>  // b.none
  448d28:	add	x0, sp, #0x40
  448d2c:	b	448d34 <ferror@plt+0x454a4>
  448d30:	mov	x0, #0x0                   	// #0
  448d34:	mov	x2, x0
  448d38:	ldr	x1, [sp, #32]
  448d3c:	ldr	x0, [sp, #40]
  448d40:	bl	447738 <ferror@plt+0x43ea8>
  448d44:	cmp	w0, #0x0
  448d48:	b.ne	448d64 <ferror@plt+0x454d4>  // b.any
  448d4c:	mov	w0, #0x0                   	// #0
  448d50:	b	449064 <ferror@plt+0x457d4>
  448d54:	ldr	x0, [sp, #120]
  448d58:	bl	446c5c <ferror@plt+0x433cc>
  448d5c:	mov	w0, #0x0                   	// #0
  448d60:	b	449064 <ferror@plt+0x457d4>
  448d64:	ldr	w0, [sp, #116]
  448d68:	cmp	w0, #0x0
  448d6c:	b.eq	448e50 <ferror@plt+0x455c0>  // b.none
  448d70:	ldr	x0, [sp, #32]
  448d74:	ldr	x0, [x0]
  448d78:	ldrb	w0, [x0]
  448d7c:	cmp	w0, #0x43
  448d80:	b.ne	448d9c <ferror@plt+0x4550c>  // b.any
  448d84:	ldr	x0, [sp, #32]
  448d88:	ldr	x0, [x0]
  448d8c:	add	x1, x0, #0x1
  448d90:	ldr	x0, [sp, #32]
  448d94:	str	x1, [x0]
  448d98:	b	448dc4 <ferror@plt+0x45534>
  448d9c:	ldr	x0, [sp, #32]
  448da0:	ldr	x0, [x0]
  448da4:	ldrb	w0, [x0]
  448da8:	cmp	w0, #0x56
  448dac:	b.ne	448dc4 <ferror@plt+0x45534>  // b.any
  448db0:	ldr	x0, [sp, #32]
  448db4:	ldr	x0, [x0]
  448db8:	add	x1, x0, #0x1
  448dbc:	ldr	x0, [sp, #32]
  448dc0:	str	x1, [x0]
  448dc4:	ldr	x0, [sp, #32]
  448dc8:	ldr	x0, [x0]
  448dcc:	ldrb	w0, [x0]
  448dd0:	cmp	w0, #0x46
  448dd4:	b.eq	448de8 <ferror@plt+0x45558>  // b.none
  448dd8:	ldr	x0, [sp, #120]
  448ddc:	bl	446c5c <ferror@plt+0x433cc>
  448de0:	mov	w0, #0x0                   	// #0
  448de4:	b	449064 <ferror@plt+0x457d4>
  448de8:	ldr	x0, [sp, #32]
  448dec:	ldr	x0, [x0]
  448df0:	add	x1, x0, #0x1
  448df4:	ldr	x0, [sp, #32]
  448df8:	str	x1, [x0]
  448dfc:	ldr	x0, [sp, #24]
  448e00:	cmp	x0, #0x0
  448e04:	b.eq	448e10 <ferror@plt+0x45580>  // b.none
  448e08:	add	x0, sp, #0x38
  448e0c:	b	448e14 <ferror@plt+0x45584>
  448e10:	mov	x0, #0x0                   	// #0
  448e14:	ldr	x1, [sp, #24]
  448e18:	cmp	x1, #0x0
  448e1c:	b.eq	448e28 <ferror@plt+0x45598>  // b.none
  448e20:	add	x1, sp, #0x34
  448e24:	b	448e2c <ferror@plt+0x4559c>
  448e28:	mov	x1, #0x0                   	// #0
  448e2c:	mov	x3, x1
  448e30:	mov	x2, x0
  448e34:	ldr	x1, [sp, #32]
  448e38:	ldr	x0, [sp, #40]
  448e3c:	bl	44831c <ferror@plt+0x44a8c>
  448e40:	cmp	w0, #0x0
  448e44:	b.ne	448e50 <ferror@plt+0x455c0>  // b.any
  448e48:	mov	w0, #0x0                   	// #0
  448e4c:	b	449064 <ferror@plt+0x457d4>
  448e50:	ldr	x0, [sp, #32]
  448e54:	ldr	x0, [x0]
  448e58:	ldrb	w0, [x0]
  448e5c:	cmp	w0, #0x5f
  448e60:	b.eq	448e74 <ferror@plt+0x455e4>  // b.none
  448e64:	ldr	x0, [sp, #120]
  448e68:	bl	446c5c <ferror@plt+0x433cc>
  448e6c:	mov	w0, #0x0                   	// #0
  448e70:	b	449064 <ferror@plt+0x457d4>
  448e74:	ldr	x0, [sp, #32]
  448e78:	ldr	x0, [x0]
  448e7c:	add	x1, x0, #0x1
  448e80:	ldr	x0, [sp, #32]
  448e84:	str	x1, [x0]
  448e88:	ldr	x2, [sp, #24]
  448e8c:	ldr	x1, [sp, #32]
  448e90:	ldr	x0, [sp, #40]
  448e94:	bl	4486f0 <ferror@plt+0x44e60>
  448e98:	cmp	w0, #0x0
  448e9c:	b.ne	448ea8 <ferror@plt+0x45618>  // b.any
  448ea0:	mov	w0, #0x0                   	// #0
  448ea4:	b	449064 <ferror@plt+0x457d4>
  448ea8:	ldr	x0, [sp, #24]
  448eac:	cmp	x0, #0x0
  448eb0:	b.eq	44903c <ferror@plt+0x457ac>  // b.none
  448eb4:	ldr	w0, [sp, #116]
  448eb8:	cmp	w0, #0x0
  448ebc:	b.ne	448ef0 <ferror@plt+0x45660>  // b.any
  448ec0:	ldr	x0, [sp, #40]
  448ec4:	ldr	x3, [x0]
  448ec8:	ldr	x1, [sp, #64]
  448ecc:	ldr	x0, [sp, #24]
  448ed0:	ldr	x0, [x0]
  448ed4:	mov	x2, x0
  448ed8:	mov	x0, x3
  448edc:	bl	43c444 <ferror@plt+0x38bb4>
  448ee0:	mov	x1, x0
  448ee4:	ldr	x0, [sp, #24]
  448ee8:	str	x1, [x0]
  448eec:	b	44903c <ferror@plt+0x457ac>
  448ef0:	ldr	x0, [sp, #40]
  448ef4:	ldr	x5, [x0]
  448ef8:	ldr	x0, [sp, #24]
  448efc:	ldr	x0, [x0]
  448f00:	ldr	x1, [sp, #64]
  448f04:	ldr	x2, [sp, #56]
  448f08:	ldr	w3, [sp, #52]
  448f0c:	mov	w4, w3
  448f10:	mov	x3, x2
  448f14:	mov	x2, x1
  448f18:	mov	x1, x0
  448f1c:	mov	x0, x5
  448f20:	bl	43c4f4 <ferror@plt+0x38c64>
  448f24:	mov	x1, x0
  448f28:	ldr	x0, [sp, #24]
  448f2c:	str	x1, [x0]
  448f30:	b	44903c <ferror@plt+0x457ac>
  448f34:	ldr	x0, [sp, #32]
  448f38:	ldr	x0, [x0]
  448f3c:	add	x1, x0, #0x1
  448f40:	ldr	x0, [sp, #32]
  448f44:	str	x1, [x0]
  448f48:	ldr	x2, [sp, #24]
  448f4c:	ldr	x1, [sp, #32]
  448f50:	ldr	x0, [sp, #40]
  448f54:	bl	4486f0 <ferror@plt+0x44e60>
  448f58:	cmp	w0, #0x0
  448f5c:	b.ne	449044 <ferror@plt+0x457b4>  // b.any
  448f60:	mov	w0, #0x0                   	// #0
  448f64:	b	449064 <ferror@plt+0x457d4>
  448f68:	ldr	x0, [sp, #32]
  448f6c:	ldr	x0, [x0]
  448f70:	add	x1, x0, #0x1
  448f74:	ldr	x0, [sp, #32]
  448f78:	str	x1, [x0]
  448f7c:	ldr	x2, [sp, #24]
  448f80:	ldr	x1, [sp, #32]
  448f84:	ldr	x0, [sp, #40]
  448f88:	bl	4486f0 <ferror@plt+0x44e60>
  448f8c:	cmp	w0, #0x0
  448f90:	b.ne	448f9c <ferror@plt+0x4570c>  // b.any
  448f94:	mov	w0, #0x0                   	// #0
  448f98:	b	449064 <ferror@plt+0x457d4>
  448f9c:	ldr	x0, [sp, #24]
  448fa0:	cmp	x0, #0x0
  448fa4:	b.eq	44904c <ferror@plt+0x457bc>  // b.none
  448fa8:	ldr	x0, [sp, #40]
  448fac:	ldr	x2, [x0]
  448fb0:	ldr	x0, [sp, #24]
  448fb4:	ldr	x0, [x0]
  448fb8:	mov	x1, x0
  448fbc:	mov	x0, x2
  448fc0:	bl	43c5b8 <ferror@plt+0x38d28>
  448fc4:	mov	x1, x0
  448fc8:	ldr	x0, [sp, #24]
  448fcc:	str	x1, [x0]
  448fd0:	b	44904c <ferror@plt+0x457bc>
  448fd4:	ldr	x2, [sp, #24]
  448fd8:	ldr	x1, [sp, #32]
  448fdc:	ldr	x0, [sp, #40]
  448fe0:	bl	447738 <ferror@plt+0x43ea8>
  448fe4:	cmp	w0, #0x0
  448fe8:	b.ne	449054 <ferror@plt+0x457c4>  // b.any
  448fec:	mov	w0, #0x0                   	// #0
  448ff0:	b	449064 <ferror@plt+0x457d4>
  448ff4:	ldr	x2, [sp, #24]
  448ff8:	ldr	x1, [sp, #32]
  448ffc:	ldr	x0, [sp, #40]
  449000:	bl	44906c <ferror@plt+0x457dc>
  449004:	cmp	w0, #0x0
  449008:	b.ne	44905c <ferror@plt+0x457cc>  // b.any
  44900c:	mov	w0, #0x0                   	// #0
  449010:	b	449064 <ferror@plt+0x457d4>
  449014:	nop
  449018:	b	449060 <ferror@plt+0x457d0>
  44901c:	nop
  449020:	b	449060 <ferror@plt+0x457d0>
  449024:	nop
  449028:	b	449060 <ferror@plt+0x457d0>
  44902c:	nop
  449030:	b	449060 <ferror@plt+0x457d0>
  449034:	nop
  449038:	b	449060 <ferror@plt+0x457d0>
  44903c:	nop
  449040:	b	449060 <ferror@plt+0x457d0>
  449044:	nop
  449048:	b	449060 <ferror@plt+0x457d0>
  44904c:	nop
  449050:	b	449060 <ferror@plt+0x457d0>
  449054:	nop
  449058:	b	449060 <ferror@plt+0x457d0>
  44905c:	nop
  449060:	mov	w0, #0x1                   	// #1
  449064:	ldp	x29, x30, [sp], #144
  449068:	ret
  44906c:	stp	x29, x30, [sp, #-144]!
  449070:	mov	x29, sp
  449074:	stp	x19, x20, [sp, #16]
  449078:	str	x21, [sp, #32]
  44907c:	str	x0, [sp, #72]
  449080:	str	x1, [sp, #64]
  449084:	str	x2, [sp, #56]
  449088:	ldr	x0, [sp, #64]
  44908c:	ldr	x0, [x0]
  449090:	str	x0, [sp, #112]
  449094:	str	wzr, [sp, #140]
  449098:	str	wzr, [sp, #136]
  44909c:	str	wzr, [sp, #132]
  4490a0:	str	wzr, [sp, #128]
  4490a4:	str	wzr, [sp, #124]
  4490a8:	b	449178 <ferror@plt+0x458e8>
  4490ac:	ldr	x0, [sp, #64]
  4490b0:	ldr	x0, [x0]
  4490b4:	ldrb	w0, [x0]
  4490b8:	cmp	w0, #0x56
  4490bc:	b.eq	44914c <ferror@plt+0x458bc>  // b.none
  4490c0:	cmp	w0, #0x56
  4490c4:	b.gt	44916c <ferror@plt+0x458dc>
  4490c8:	cmp	w0, #0x55
  4490cc:	b.eq	44910c <ferror@plt+0x4587c>  // b.none
  4490d0:	cmp	w0, #0x55
  4490d4:	b.gt	44916c <ferror@plt+0x458dc>
  4490d8:	cmp	w0, #0x43
  4490dc:	b.eq	4490ec <ferror@plt+0x4585c>  // b.none
  4490e0:	cmp	w0, #0x53
  4490e4:	b.eq	44912c <ferror@plt+0x4589c>  // b.none
  4490e8:	b	44916c <ferror@plt+0x458dc>
  4490ec:	mov	w0, #0x1                   	// #1
  4490f0:	str	w0, [sp, #140]
  4490f4:	ldr	x0, [sp, #64]
  4490f8:	ldr	x0, [x0]
  4490fc:	add	x1, x0, #0x1
  449100:	ldr	x0, [sp, #64]
  449104:	str	x1, [x0]
  449108:	b	449178 <ferror@plt+0x458e8>
  44910c:	mov	w0, #0x1                   	// #1
  449110:	str	w0, [sp, #132]
  449114:	ldr	x0, [sp, #64]
  449118:	ldr	x0, [x0]
  44911c:	add	x1, x0, #0x1
  449120:	ldr	x0, [sp, #64]
  449124:	str	x1, [x0]
  449128:	b	449178 <ferror@plt+0x458e8>
  44912c:	mov	w0, #0x1                   	// #1
  449130:	str	w0, [sp, #128]
  449134:	ldr	x0, [sp, #64]
  449138:	ldr	x0, [x0]
  44913c:	add	x1, x0, #0x1
  449140:	ldr	x0, [sp, #64]
  449144:	str	x1, [x0]
  449148:	b	449178 <ferror@plt+0x458e8>
  44914c:	mov	w0, #0x1                   	// #1
  449150:	str	w0, [sp, #136]
  449154:	ldr	x0, [sp, #64]
  449158:	ldr	x0, [x0]
  44915c:	add	x1, x0, #0x1
  449160:	ldr	x0, [sp, #64]
  449164:	str	x1, [x0]
  449168:	b	449178 <ferror@plt+0x458e8>
  44916c:	mov	w0, #0x1                   	// #1
  449170:	str	w0, [sp, #124]
  449174:	nop
  449178:	ldr	w0, [sp, #124]
  44917c:	cmp	w0, #0x0
  449180:	b.eq	4490ac <ferror@plt+0x4581c>  // b.none
  449184:	ldr	x0, [sp, #64]
  449188:	ldr	x0, [x0]
  44918c:	ldrb	w0, [x0]
  449190:	cmp	w0, #0x78
  449194:	b.eq	44930c <ferror@plt+0x45a7c>  // b.none
  449198:	cmp	w0, #0x78
  44919c:	b.gt	449a28 <ferror@plt+0x46198>
  4491a0:	cmp	w0, #0x77
  4491a4:	b.eq	44967c <ferror@plt+0x45dec>  // b.none
  4491a8:	cmp	w0, #0x77
  4491ac:	b.gt	449a28 <ferror@plt+0x46198>
  4491b0:	cmp	w0, #0x76
  4491b4:	b.eq	44929c <ferror@plt+0x45a0c>  // b.none
  4491b8:	cmp	w0, #0x76
  4491bc:	b.gt	449a28 <ferror@plt+0x46198>
  4491c0:	cmp	w0, #0x74
  4491c4:	b.eq	449984 <ferror@plt+0x460f4>  // b.none
  4491c8:	cmp	w0, #0x74
  4491cc:	b.gt	449a28 <ferror@plt+0x46198>
  4491d0:	cmp	w0, #0x73
  4491d4:	b.eq	4494c8 <ferror@plt+0x45c38>  // b.none
  4491d8:	cmp	w0, #0x73
  4491dc:	b.gt	449a28 <ferror@plt+0x46198>
  4491e0:	cmp	w0, #0x72
  4491e4:	b.eq	4496f4 <ferror@plt+0x45e64>  // b.none
  4491e8:	cmp	w0, #0x72
  4491ec:	b.gt	449a28 <ferror@plt+0x46198>
  4491f0:	cmp	w0, #0x6c
  4491f4:	b.eq	4493a0 <ferror@plt+0x45b10>  // b.none
  4491f8:	cmp	w0, #0x6c
  4491fc:	b.gt	449a28 <ferror@plt+0x46198>
  449200:	cmp	w0, #0x69
  449204:	b.eq	449434 <ferror@plt+0x45ba4>  // b.none
  449208:	cmp	w0, #0x69
  44920c:	b.gt	449a28 <ferror@plt+0x46198>
  449210:	cmp	w0, #0x66
  449214:	b.eq	4497dc <ferror@plt+0x45f4c>  // b.none
  449218:	cmp	w0, #0x66
  44921c:	b.gt	449a28 <ferror@plt+0x46198>
  449220:	cmp	w0, #0x64
  449224:	b.eq	449768 <ferror@plt+0x45ed8>  // b.none
  449228:	cmp	w0, #0x64
  44922c:	b.gt	449a28 <ferror@plt+0x46198>
  449230:	cmp	w0, #0x63
  449234:	b.eq	4495d0 <ferror@plt+0x45d40>  // b.none
  449238:	cmp	w0, #0x63
  44923c:	b.gt	449a28 <ferror@plt+0x46198>
  449240:	cmp	w0, #0x62
  449244:	b.eq	44955c <ferror@plt+0x45ccc>  // b.none
  449248:	cmp	w0, #0x62
  44924c:	b.gt	449a28 <ferror@plt+0x46198>
  449250:	cmp	w0, #0x5f
  449254:	b.eq	449290 <ferror@plt+0x45a00>  // b.none
  449258:	cmp	w0, #0x5f
  44925c:	b.gt	449a28 <ferror@plt+0x46198>
  449260:	cmp	w0, #0x47
  449264:	b.eq	449850 <ferror@plt+0x45fc0>  // b.none
  449268:	cmp	w0, #0x47
  44926c:	b.gt	449a28 <ferror@plt+0x46198>
  449270:	cmp	w0, #0x0
  449274:	b.eq	449290 <ferror@plt+0x45a00>  // b.none
  449278:	cmp	w0, #0x0
  44927c:	b.lt	449a28 <ferror@plt+0x46198>  // b.tstop
  449280:	sub	w0, w0, #0x30
  449284:	cmp	w0, #0x9
  449288:	b.hi	449a28 <ferror@plt+0x46198>  // b.pmore
  44928c:	b	4498a0 <ferror@plt+0x46010>
  449290:	ldr	x0, [sp, #112]
  449294:	bl	446c5c <ferror@plt+0x433cc>
  449298:	b	449a44 <ferror@plt+0x461b4>
  44929c:	ldr	x0, [sp, #56]
  4492a0:	cmp	x0, #0x0
  4492a4:	b.eq	4492f4 <ferror@plt+0x45a64>  // b.none
  4492a8:	ldr	x0, [sp, #72]
  4492ac:	ldr	x2, [x0]
  4492b0:	adrp	x0, 463000 <warn@@Base+0x15330>
  4492b4:	add	x1, x0, #0x5c0
  4492b8:	mov	x0, x2
  4492bc:	bl	43cd6c <ferror@plt+0x394dc>
  4492c0:	mov	x1, x0
  4492c4:	ldr	x0, [sp, #56]
  4492c8:	str	x1, [x0]
  4492cc:	ldr	x0, [sp, #56]
  4492d0:	ldr	x0, [x0]
  4492d4:	cmp	x0, #0x0
  4492d8:	b.ne	4492f4 <ferror@plt+0x45a64>  // b.any
  4492dc:	ldr	x0, [sp, #72]
  4492e0:	ldr	x0, [x0]
  4492e4:	bl	43bd18 <ferror@plt+0x38488>
  4492e8:	mov	x1, x0
  4492ec:	ldr	x0, [sp, #56]
  4492f0:	str	x1, [x0]
  4492f4:	ldr	x0, [sp, #64]
  4492f8:	ldr	x0, [x0]
  4492fc:	add	x1, x0, #0x1
  449300:	ldr	x0, [sp, #64]
  449304:	str	x1, [x0]
  449308:	b	449a44 <ferror@plt+0x461b4>
  44930c:	ldr	x0, [sp, #56]
  449310:	cmp	x0, #0x0
  449314:	b.eq	449388 <ferror@plt+0x45af8>  // b.none
  449318:	ldr	x0, [sp, #72]
  44931c:	ldr	x2, [x0]
  449320:	ldr	w0, [sp, #132]
  449324:	cmp	w0, #0x0
  449328:	b.eq	449338 <ferror@plt+0x45aa8>  // b.none
  44932c:	adrp	x0, 463000 <warn@@Base+0x15330>
  449330:	add	x0, x0, #0x310
  449334:	b	449340 <ferror@plt+0x45ab0>
  449338:	adrp	x0, 463000 <warn@@Base+0x15330>
  44933c:	add	x0, x0, #0x300
  449340:	mov	x1, x0
  449344:	mov	x0, x2
  449348:	bl	43cd6c <ferror@plt+0x394dc>
  44934c:	mov	x1, x0
  449350:	ldr	x0, [sp, #56]
  449354:	str	x1, [x0]
  449358:	ldr	x0, [sp, #56]
  44935c:	ldr	x0, [x0]
  449360:	cmp	x0, #0x0
  449364:	b.ne	449388 <ferror@plt+0x45af8>  // b.any
  449368:	ldr	x0, [sp, #72]
  44936c:	ldr	x0, [x0]
  449370:	ldr	w2, [sp, #132]
  449374:	mov	w1, #0x8                   	// #8
  449378:	bl	43bd44 <ferror@plt+0x384b4>
  44937c:	mov	x1, x0
  449380:	ldr	x0, [sp, #56]
  449384:	str	x1, [x0]
  449388:	ldr	x0, [sp, #64]
  44938c:	ldr	x0, [x0]
  449390:	add	x1, x0, #0x1
  449394:	ldr	x0, [sp, #64]
  449398:	str	x1, [x0]
  44939c:	b	449a44 <ferror@plt+0x461b4>
  4493a0:	ldr	x0, [sp, #56]
  4493a4:	cmp	x0, #0x0
  4493a8:	b.eq	44941c <ferror@plt+0x45b8c>  // b.none
  4493ac:	ldr	x0, [sp, #72]
  4493b0:	ldr	x2, [x0]
  4493b4:	ldr	w0, [sp, #132]
  4493b8:	cmp	w0, #0x0
  4493bc:	b.eq	4493cc <ferror@plt+0x45b3c>  // b.none
  4493c0:	adrp	x0, 463000 <warn@@Base+0x15330>
  4493c4:	add	x0, x0, #0x8d8
  4493c8:	b	4493d4 <ferror@plt+0x45b44>
  4493cc:	adrp	x0, 463000 <warn@@Base+0x15330>
  4493d0:	add	x0, x0, #0x8f0
  4493d4:	mov	x1, x0
  4493d8:	mov	x0, x2
  4493dc:	bl	43cd6c <ferror@plt+0x394dc>
  4493e0:	mov	x1, x0
  4493e4:	ldr	x0, [sp, #56]
  4493e8:	str	x1, [x0]
  4493ec:	ldr	x0, [sp, #56]
  4493f0:	ldr	x0, [x0]
  4493f4:	cmp	x0, #0x0
  4493f8:	b.ne	44941c <ferror@plt+0x45b8c>  // b.any
  4493fc:	ldr	x0, [sp, #72]
  449400:	ldr	x0, [x0]
  449404:	ldr	w2, [sp, #132]
  449408:	mov	w1, #0x4                   	// #4
  44940c:	bl	43bd44 <ferror@plt+0x384b4>
  449410:	mov	x1, x0
  449414:	ldr	x0, [sp, #56]
  449418:	str	x1, [x0]
  44941c:	ldr	x0, [sp, #64]
  449420:	ldr	x0, [x0]
  449424:	add	x1, x0, #0x1
  449428:	ldr	x0, [sp, #64]
  44942c:	str	x1, [x0]
  449430:	b	449a44 <ferror@plt+0x461b4>
  449434:	ldr	x0, [sp, #56]
  449438:	cmp	x0, #0x0
  44943c:	b.eq	4494b0 <ferror@plt+0x45c20>  // b.none
  449440:	ldr	x0, [sp, #72]
  449444:	ldr	x2, [x0]
  449448:	ldr	w0, [sp, #132]
  44944c:	cmp	w0, #0x0
  449450:	b.eq	449460 <ferror@plt+0x45bd0>  // b.none
  449454:	adrp	x0, 463000 <warn@@Base+0x15330>
  449458:	add	x0, x0, #0x590
  44945c:	b	449468 <ferror@plt+0x45bd8>
  449460:	adrp	x0, 463000 <warn@@Base+0x15330>
  449464:	add	x0, x0, #0x4b8
  449468:	mov	x1, x0
  44946c:	mov	x0, x2
  449470:	bl	43cd6c <ferror@plt+0x394dc>
  449474:	mov	x1, x0
  449478:	ldr	x0, [sp, #56]
  44947c:	str	x1, [x0]
  449480:	ldr	x0, [sp, #56]
  449484:	ldr	x0, [x0]
  449488:	cmp	x0, #0x0
  44948c:	b.ne	4494b0 <ferror@plt+0x45c20>  // b.any
  449490:	ldr	x0, [sp, #72]
  449494:	ldr	x0, [x0]
  449498:	ldr	w2, [sp, #132]
  44949c:	mov	w1, #0x4                   	// #4
  4494a0:	bl	43bd44 <ferror@plt+0x384b4>
  4494a4:	mov	x1, x0
  4494a8:	ldr	x0, [sp, #56]
  4494ac:	str	x1, [x0]
  4494b0:	ldr	x0, [sp, #64]
  4494b4:	ldr	x0, [x0]
  4494b8:	add	x1, x0, #0x1
  4494bc:	ldr	x0, [sp, #64]
  4494c0:	str	x1, [x0]
  4494c4:	b	449a44 <ferror@plt+0x461b4>
  4494c8:	ldr	x0, [sp, #56]
  4494cc:	cmp	x0, #0x0
  4494d0:	b.eq	449544 <ferror@plt+0x45cb4>  // b.none
  4494d4:	ldr	x0, [sp, #72]
  4494d8:	ldr	x2, [x0]
  4494dc:	ldr	w0, [sp, #132]
  4494e0:	cmp	w0, #0x0
  4494e4:	b.eq	4494f4 <ferror@plt+0x45c64>  // b.none
  4494e8:	adrp	x0, 463000 <warn@@Base+0x15330>
  4494ec:	add	x0, x0, #0x900
  4494f0:	b	4494fc <ferror@plt+0x45c6c>
  4494f4:	adrp	x0, 463000 <warn@@Base+0x15330>
  4494f8:	add	x0, x0, #0x918
  4494fc:	mov	x1, x0
  449500:	mov	x0, x2
  449504:	bl	43cd6c <ferror@plt+0x394dc>
  449508:	mov	x1, x0
  44950c:	ldr	x0, [sp, #56]
  449510:	str	x1, [x0]
  449514:	ldr	x0, [sp, #56]
  449518:	ldr	x0, [x0]
  44951c:	cmp	x0, #0x0
  449520:	b.ne	449544 <ferror@plt+0x45cb4>  // b.any
  449524:	ldr	x0, [sp, #72]
  449528:	ldr	x0, [x0]
  44952c:	ldr	w2, [sp, #132]
  449530:	mov	w1, #0x2                   	// #2
  449534:	bl	43bd44 <ferror@plt+0x384b4>
  449538:	mov	x1, x0
  44953c:	ldr	x0, [sp, #56]
  449540:	str	x1, [x0]
  449544:	ldr	x0, [sp, #64]
  449548:	ldr	x0, [x0]
  44954c:	add	x1, x0, #0x1
  449550:	ldr	x0, [sp, #64]
  449554:	str	x1, [x0]
  449558:	b	449a44 <ferror@plt+0x461b4>
  44955c:	ldr	x0, [sp, #56]
  449560:	cmp	x0, #0x0
  449564:	b.eq	4495b8 <ferror@plt+0x45d28>  // b.none
  449568:	ldr	x0, [sp, #72]
  44956c:	ldr	x2, [x0]
  449570:	adrp	x0, 463000 <warn@@Base+0x15330>
  449574:	add	x1, x0, #0x928
  449578:	mov	x0, x2
  44957c:	bl	43cd6c <ferror@plt+0x394dc>
  449580:	mov	x1, x0
  449584:	ldr	x0, [sp, #56]
  449588:	str	x1, [x0]
  44958c:	ldr	x0, [sp, #56]
  449590:	ldr	x0, [x0]
  449594:	cmp	x0, #0x0
  449598:	b.ne	4495b8 <ferror@plt+0x45d28>  // b.any
  44959c:	ldr	x0, [sp, #72]
  4495a0:	ldr	x0, [x0]
  4495a4:	mov	w1, #0x4                   	// #4
  4495a8:	bl	43bdd0 <ferror@plt+0x38540>
  4495ac:	mov	x1, x0
  4495b0:	ldr	x0, [sp, #56]
  4495b4:	str	x1, [x0]
  4495b8:	ldr	x0, [sp, #64]
  4495bc:	ldr	x0, [x0]
  4495c0:	add	x1, x0, #0x1
  4495c4:	ldr	x0, [sp, #64]
  4495c8:	str	x1, [x0]
  4495cc:	b	449a44 <ferror@plt+0x461b4>
  4495d0:	ldr	x0, [sp, #56]
  4495d4:	cmp	x0, #0x0
  4495d8:	b.eq	449664 <ferror@plt+0x45dd4>  // b.none
  4495dc:	ldr	x0, [sp, #72]
  4495e0:	ldr	x2, [x0]
  4495e4:	ldr	w0, [sp, #132]
  4495e8:	cmp	w0, #0x0
  4495ec:	b.ne	449614 <ferror@plt+0x45d84>  // b.any
  4495f0:	ldr	w0, [sp, #128]
  4495f4:	cmp	w0, #0x0
  4495f8:	b.eq	449608 <ferror@plt+0x45d78>  // b.none
  4495fc:	adrp	x0, 463000 <warn@@Base+0x15330>
  449600:	add	x0, x0, #0x570
  449604:	b	44961c <ferror@plt+0x45d8c>
  449608:	adrp	x0, 463000 <warn@@Base+0x15330>
  44960c:	add	x0, x0, #0x548
  449610:	b	44961c <ferror@plt+0x45d8c>
  449614:	adrp	x0, 463000 <warn@@Base+0x15330>
  449618:	add	x0, x0, #0x560
  44961c:	mov	x1, x0
  449620:	mov	x0, x2
  449624:	bl	43cd6c <ferror@plt+0x394dc>
  449628:	mov	x1, x0
  44962c:	ldr	x0, [sp, #56]
  449630:	str	x1, [x0]
  449634:	ldr	x0, [sp, #56]
  449638:	ldr	x0, [x0]
  44963c:	cmp	x0, #0x0
  449640:	b.ne	449664 <ferror@plt+0x45dd4>  // b.any
  449644:	ldr	x0, [sp, #72]
  449648:	ldr	x0, [x0]
  44964c:	ldr	w2, [sp, #132]
  449650:	mov	w1, #0x1                   	// #1
  449654:	bl	43bd44 <ferror@plt+0x384b4>
  449658:	mov	x1, x0
  44965c:	ldr	x0, [sp, #56]
  449660:	str	x1, [x0]
  449664:	ldr	x0, [sp, #64]
  449668:	ldr	x0, [x0]
  44966c:	add	x1, x0, #0x1
  449670:	ldr	x0, [sp, #64]
  449674:	str	x1, [x0]
  449678:	b	449a44 <ferror@plt+0x461b4>
  44967c:	ldr	x0, [sp, #56]
  449680:	cmp	x0, #0x0
  449684:	b.eq	4496dc <ferror@plt+0x45e4c>  // b.none
  449688:	ldr	x0, [sp, #72]
  44968c:	ldr	x2, [x0]
  449690:	adrp	x0, 463000 <warn@@Base+0x15330>
  449694:	add	x1, x0, #0x930
  449698:	mov	x0, x2
  44969c:	bl	43cd6c <ferror@plt+0x394dc>
  4496a0:	mov	x1, x0
  4496a4:	ldr	x0, [sp, #56]
  4496a8:	str	x1, [x0]
  4496ac:	ldr	x0, [sp, #56]
  4496b0:	ldr	x0, [x0]
  4496b4:	cmp	x0, #0x0
  4496b8:	b.ne	4496dc <ferror@plt+0x45e4c>  // b.any
  4496bc:	ldr	x0, [sp, #72]
  4496c0:	ldr	x0, [x0]
  4496c4:	mov	w2, #0x1                   	// #1
  4496c8:	mov	w1, #0x2                   	// #2
  4496cc:	bl	43bd44 <ferror@plt+0x384b4>
  4496d0:	mov	x1, x0
  4496d4:	ldr	x0, [sp, #56]
  4496d8:	str	x1, [x0]
  4496dc:	ldr	x0, [sp, #64]
  4496e0:	ldr	x0, [x0]
  4496e4:	add	x1, x0, #0x1
  4496e8:	ldr	x0, [sp, #64]
  4496ec:	str	x1, [x0]
  4496f0:	b	449a44 <ferror@plt+0x461b4>
  4496f4:	ldr	x0, [sp, #56]
  4496f8:	cmp	x0, #0x0
  4496fc:	b.eq	449750 <ferror@plt+0x45ec0>  // b.none
  449700:	ldr	x0, [sp, #72]
  449704:	ldr	x2, [x0]
  449708:	adrp	x0, 463000 <warn@@Base+0x15330>
  44970c:	add	x1, x0, #0x5d8
  449710:	mov	x0, x2
  449714:	bl	43cd6c <ferror@plt+0x394dc>
  449718:	mov	x1, x0
  44971c:	ldr	x0, [sp, #56]
  449720:	str	x1, [x0]
  449724:	ldr	x0, [sp, #56]
  449728:	ldr	x0, [x0]
  44972c:	cmp	x0, #0x0
  449730:	b.ne	449750 <ferror@plt+0x45ec0>  // b.any
  449734:	ldr	x0, [sp, #72]
  449738:	ldr	x0, [x0]
  44973c:	mov	w1, #0x8                   	// #8
  449740:	bl	43bda0 <ferror@plt+0x38510>
  449744:	mov	x1, x0
  449748:	ldr	x0, [sp, #56]
  44974c:	str	x1, [x0]
  449750:	ldr	x0, [sp, #64]
  449754:	ldr	x0, [x0]
  449758:	add	x1, x0, #0x1
  44975c:	ldr	x0, [sp, #64]
  449760:	str	x1, [x0]
  449764:	b	449a44 <ferror@plt+0x461b4>
  449768:	ldr	x0, [sp, #56]
  44976c:	cmp	x0, #0x0
  449770:	b.eq	4497c4 <ferror@plt+0x45f34>  // b.none
  449774:	ldr	x0, [sp, #72]
  449778:	ldr	x2, [x0]
  44977c:	adrp	x0, 463000 <warn@@Base+0x15330>
  449780:	add	x1, x0, #0x5d0
  449784:	mov	x0, x2
  449788:	bl	43cd6c <ferror@plt+0x394dc>
  44978c:	mov	x1, x0
  449790:	ldr	x0, [sp, #56]
  449794:	str	x1, [x0]
  449798:	ldr	x0, [sp, #56]
  44979c:	ldr	x0, [x0]
  4497a0:	cmp	x0, #0x0
  4497a4:	b.ne	4497c4 <ferror@plt+0x45f34>  // b.any
  4497a8:	ldr	x0, [sp, #72]
  4497ac:	ldr	x0, [x0]
  4497b0:	mov	w1, #0x8                   	// #8
  4497b4:	bl	43bda0 <ferror@plt+0x38510>
  4497b8:	mov	x1, x0
  4497bc:	ldr	x0, [sp, #56]
  4497c0:	str	x1, [x0]
  4497c4:	ldr	x0, [sp, #64]
  4497c8:	ldr	x0, [x0]
  4497cc:	add	x1, x0, #0x1
  4497d0:	ldr	x0, [sp, #64]
  4497d4:	str	x1, [x0]
  4497d8:	b	449a44 <ferror@plt+0x461b4>
  4497dc:	ldr	x0, [sp, #56]
  4497e0:	cmp	x0, #0x0
  4497e4:	b.eq	449838 <ferror@plt+0x45fa8>  // b.none
  4497e8:	ldr	x0, [sp, #72]
  4497ec:	ldr	x2, [x0]
  4497f0:	adrp	x0, 463000 <warn@@Base+0x15330>
  4497f4:	add	x1, x0, #0x5c8
  4497f8:	mov	x0, x2
  4497fc:	bl	43cd6c <ferror@plt+0x394dc>
  449800:	mov	x1, x0
  449804:	ldr	x0, [sp, #56]
  449808:	str	x1, [x0]
  44980c:	ldr	x0, [sp, #56]
  449810:	ldr	x0, [x0]
  449814:	cmp	x0, #0x0
  449818:	b.ne	449838 <ferror@plt+0x45fa8>  // b.any
  44981c:	ldr	x0, [sp, #72]
  449820:	ldr	x0, [x0]
  449824:	mov	w1, #0x4                   	// #4
  449828:	bl	43bda0 <ferror@plt+0x38510>
  44982c:	mov	x1, x0
  449830:	ldr	x0, [sp, #56]
  449834:	str	x1, [x0]
  449838:	ldr	x0, [sp, #64]
  44983c:	ldr	x0, [x0]
  449840:	add	x1, x0, #0x1
  449844:	ldr	x0, [sp, #64]
  449848:	str	x1, [x0]
  44984c:	b	449a44 <ferror@plt+0x461b4>
  449850:	ldr	x0, [sp, #64]
  449854:	ldr	x0, [x0]
  449858:	add	x1, x0, #0x1
  44985c:	ldr	x0, [sp, #64]
  449860:	str	x1, [x0]
  449864:	ldr	x0, [sp, #64]
  449868:	ldr	x0, [x0]
  44986c:	ldrb	w0, [x0]
  449870:	mov	w1, w0
  449874:	adrp	x0, 47e000 <warn@@Base+0x30330>
  449878:	add	x0, x0, #0xb88
  44987c:	sxtw	x1, w1
  449880:	ldrh	w0, [x0, x1, lsl #1]
  449884:	and	w0, w0, #0x4
  449888:	cmp	w0, #0x0
  44988c:	b.ne	4498a0 <ferror@plt+0x46010>  // b.any
  449890:	ldr	x0, [sp, #112]
  449894:	bl	446c5c <ferror@plt+0x433cc>
  449898:	mov	w0, #0x0                   	// #0
  44989c:	b	449abc <ferror@plt+0x4622c>
  4498a0:	add	x0, sp, #0x60
  4498a4:	mov	x2, x0
  4498a8:	ldr	x1, [sp, #64]
  4498ac:	ldr	x0, [sp, #72]
  4498b0:	bl	448284 <ferror@plt+0x449f4>
  4498b4:	cmp	w0, #0x0
  4498b8:	b.ne	4498c4 <ferror@plt+0x46034>  // b.any
  4498bc:	mov	w0, #0x0                   	// #0
  4498c0:	b	449abc <ferror@plt+0x4622c>
  4498c4:	ldr	x0, [sp, #56]
  4498c8:	cmp	x0, #0x0
  4498cc:	b.eq	449a38 <ferror@plt+0x461a8>  // b.none
  4498d0:	ldr	x2, [sp, #96]
  4498d4:	ldr	x0, [sp, #64]
  4498d8:	ldr	x1, [x0]
  4498dc:	ldr	x0, [sp, #96]
  4498e0:	sub	x0, x1, x0
  4498e4:	mov	w1, w0
  4498e8:	mov	x0, x2
  4498ec:	bl	4407f0 <ferror@plt+0x3cf60>
  4498f0:	str	x0, [sp, #104]
  4498f4:	ldr	x0, [sp, #72]
  4498f8:	ldr	x0, [x0]
  4498fc:	ldr	x1, [sp, #104]
  449900:	bl	43cd6c <ferror@plt+0x394dc>
  449904:	mov	x1, x0
  449908:	ldr	x0, [sp, #56]
  44990c:	str	x1, [x0]
  449910:	ldr	x0, [sp, #104]
  449914:	bl	403510 <free@plt>
  449918:	ldr	x0, [sp, #56]
  44991c:	ldr	x0, [x0]
  449920:	cmp	x0, #0x0
  449924:	b.ne	449a38 <ferror@plt+0x461a8>  // b.any
  449928:	ldr	x0, [sp, #72]
  44992c:	ldr	x5, [x0]
  449930:	ldr	x0, [sp, #72]
  449934:	ldr	x6, [x0, #8]
  449938:	ldr	x2, [sp, #96]
  44993c:	ldr	x0, [sp, #64]
  449940:	ldr	x1, [x0]
  449944:	ldr	x0, [sp, #96]
  449948:	sub	x0, x1, x0
  44994c:	mov	w4, #0x0                   	// #0
  449950:	mov	w3, w0
  449954:	mov	x1, x6
  449958:	mov	x0, x5
  44995c:	bl	446ae4 <ferror@plt+0x43254>
  449960:	mov	x1, x0
  449964:	ldr	x0, [sp, #56]
  449968:	str	x1, [x0]
  44996c:	ldr	x0, [sp, #56]
  449970:	ldr	x0, [x0]
  449974:	cmp	x0, #0x0
  449978:	b.ne	449a38 <ferror@plt+0x461a8>  // b.any
  44997c:	mov	w0, #0x0                   	// #0
  449980:	b	449abc <ferror@plt+0x4622c>
  449984:	ldr	x0, [sp, #56]
  449988:	cmp	x0, #0x0
  44998c:	b.eq	449998 <ferror@plt+0x46108>  // b.none
  449990:	add	x0, sp, #0x58
  449994:	b	44999c <ferror@plt+0x4610c>
  449998:	mov	x0, #0x0                   	// #0
  44999c:	mov	x2, x0
  4499a0:	ldr	x1, [sp, #64]
  4499a4:	ldr	x0, [sp, #72]
  4499a8:	bl	447bd8 <ferror@plt+0x44348>
  4499ac:	cmp	w0, #0x0
  4499b0:	b.ne	4499bc <ferror@plt+0x4612c>  // b.any
  4499b4:	mov	w0, #0x0                   	// #0
  4499b8:	b	449abc <ferror@plt+0x4622c>
  4499bc:	ldr	x0, [sp, #56]
  4499c0:	cmp	x0, #0x0
  4499c4:	b.eq	449a40 <ferror@plt+0x461b0>  // b.none
  4499c8:	ldr	x0, [sp, #72]
  4499cc:	ldr	x19, [x0]
  4499d0:	ldr	x0, [sp, #72]
  4499d4:	ldr	x20, [x0, #8]
  4499d8:	ldr	x21, [sp, #88]
  4499dc:	ldr	x0, [sp, #88]
  4499e0:	bl	402fd0 <strlen@plt>
  4499e4:	mov	w4, #0x9                   	// #9
  4499e8:	mov	w3, w0
  4499ec:	mov	x2, x21
  4499f0:	mov	x1, x20
  4499f4:	mov	x0, x19
  4499f8:	bl	446ae4 <ferror@plt+0x43254>
  4499fc:	mov	x1, x0
  449a00:	ldr	x0, [sp, #56]
  449a04:	str	x1, [x0]
  449a08:	ldr	x0, [sp, #88]
  449a0c:	bl	403510 <free@plt>
  449a10:	ldr	x0, [sp, #56]
  449a14:	ldr	x0, [x0]
  449a18:	cmp	x0, #0x0
  449a1c:	b.ne	449a40 <ferror@plt+0x461b0>  // b.any
  449a20:	mov	w0, #0x0                   	// #0
  449a24:	b	449abc <ferror@plt+0x4622c>
  449a28:	ldr	x0, [sp, #112]
  449a2c:	bl	446c5c <ferror@plt+0x433cc>
  449a30:	mov	w0, #0x0                   	// #0
  449a34:	b	449abc <ferror@plt+0x4622c>
  449a38:	nop
  449a3c:	b	449a44 <ferror@plt+0x461b4>
  449a40:	nop
  449a44:	ldr	x0, [sp, #56]
  449a48:	cmp	x0, #0x0
  449a4c:	b.eq	449ab8 <ferror@plt+0x46228>  // b.none
  449a50:	ldr	w0, [sp, #140]
  449a54:	cmp	w0, #0x0
  449a58:	b.eq	449a84 <ferror@plt+0x461f4>  // b.none
  449a5c:	ldr	x0, [sp, #72]
  449a60:	ldr	x2, [x0]
  449a64:	ldr	x0, [sp, #56]
  449a68:	ldr	x0, [x0]
  449a6c:	mov	x1, x0
  449a70:	mov	x0, x2
  449a74:	bl	43c5b8 <ferror@plt+0x38d28>
  449a78:	mov	x1, x0
  449a7c:	ldr	x0, [sp, #56]
  449a80:	str	x1, [x0]
  449a84:	ldr	w0, [sp, #136]
  449a88:	cmp	w0, #0x0
  449a8c:	b.eq	449ab8 <ferror@plt+0x46228>  // b.none
  449a90:	ldr	x0, [sp, #72]
  449a94:	ldr	x2, [x0]
  449a98:	ldr	x0, [sp, #56]
  449a9c:	ldr	x0, [x0]
  449aa0:	mov	x1, x0
  449aa4:	mov	x0, x2
  449aa8:	bl	43c624 <ferror@plt+0x38d94>
  449aac:	mov	x1, x0
  449ab0:	ldr	x0, [sp, #56]
  449ab4:	str	x1, [x0]
  449ab8:	mov	w0, #0x1                   	// #1
  449abc:	ldp	x19, x20, [sp, #16]
  449ac0:	ldr	x21, [sp, #32]
  449ac4:	ldp	x29, x30, [sp], #144
  449ac8:	ret
  449acc:	stp	x29, x30, [sp, #-48]!
  449ad0:	mov	x29, sp
  449ad4:	str	x0, [sp, #40]
  449ad8:	str	x1, [sp, #32]
  449adc:	str	w2, [sp, #28]
  449ae0:	ldr	x0, [sp, #40]
  449ae4:	ldr	w1, [x0, #40]
  449ae8:	ldr	x0, [sp, #40]
  449aec:	ldr	w0, [x0, #44]
  449af0:	cmp	w1, w0
  449af4:	b.cc	449b3c <ferror@plt+0x462ac>  // b.lo, b.ul, b.last
  449af8:	ldr	x0, [sp, #40]
  449afc:	ldr	w0, [x0, #44]
  449b00:	add	w1, w0, #0xa
  449b04:	ldr	x0, [sp, #40]
  449b08:	str	w1, [x0, #44]
  449b0c:	ldr	x0, [sp, #40]
  449b10:	ldr	x2, [x0, #32]
  449b14:	ldr	x0, [sp, #40]
  449b18:	ldr	w0, [x0, #44]
  449b1c:	mov	w0, w0
  449b20:	lsl	x0, x0, #4
  449b24:	mov	x1, x0
  449b28:	mov	x0, x2
  449b2c:	bl	4031e0 <xrealloc@plt>
  449b30:	mov	x1, x0
  449b34:	ldr	x0, [sp, #40]
  449b38:	str	x1, [x0, #32]
  449b3c:	ldr	x0, [sp, #40]
  449b40:	ldr	x1, [x0, #32]
  449b44:	ldr	x0, [sp, #40]
  449b48:	ldr	w0, [x0, #40]
  449b4c:	mov	w0, w0
  449b50:	lsl	x0, x0, #4
  449b54:	add	x0, x1, x0
  449b58:	ldr	x1, [sp, #32]
  449b5c:	str	x1, [x0]
  449b60:	ldr	x0, [sp, #40]
  449b64:	ldr	x1, [x0, #32]
  449b68:	ldr	x0, [sp, #40]
  449b6c:	ldr	w0, [x0, #40]
  449b70:	mov	w0, w0
  449b74:	lsl	x0, x0, #4
  449b78:	add	x0, x1, x0
  449b7c:	ldr	w1, [sp, #28]
  449b80:	str	w1, [x0, #8]
  449b84:	ldr	x0, [sp, #40]
  449b88:	ldr	w0, [x0, #40]
  449b8c:	add	w1, w0, #0x1
  449b90:	ldr	x0, [sp, #40]
  449b94:	str	w1, [x0, #40]
  449b98:	mov	w0, #0x1                   	// #1
  449b9c:	ldp	x29, x30, [sp], #48
  449ba0:	ret
  449ba4:	stp	x29, x30, [sp, #-96]!
  449ba8:	mov	x29, sp
  449bac:	str	x19, [sp, #16]
  449bb0:	str	x0, [sp, #56]
  449bb4:	str	x1, [sp, #48]
  449bb8:	str	x2, [sp, #40]
  449bbc:	str	x3, [sp, #32]
  449bc0:	adrp	x0, 480000 <_sch_istable+0x1478>
  449bc4:	add	x0, x0, #0xf00
  449bc8:	ldr	w0, [x0]
  449bcc:	orr	w0, w0, #0x1
  449bd0:	add	x1, sp, #0x48
  449bd4:	mov	x2, x1
  449bd8:	mov	w1, w0
  449bdc:	ldr	x0, [sp, #40]
  449be0:	bl	450a34 <warn@@Base+0x2d64>
  449be4:	str	x0, [sp, #88]
  449be8:	ldr	x0, [sp, #88]
  449bec:	cmp	x0, #0x0
  449bf0:	b.ne	449c04 <ferror@plt+0x46374>  // b.any
  449bf4:	ldr	x0, [sp, #40]
  449bf8:	bl	446c5c <ferror@plt+0x433cc>
  449bfc:	mov	x0, #0x0                   	// #0
  449c00:	b	449c8c <ferror@plt+0x463fc>
  449c04:	ldr	x0, [sp, #88]
  449c08:	ldr	w0, [x0]
  449c0c:	cmp	w0, #0x3
  449c10:	b.ne	449c28 <ferror@plt+0x46398>  // b.any
  449c14:	ldr	x0, [sp, #88]
  449c18:	ldr	x0, [x0, #24]
  449c1c:	ldr	w0, [x0]
  449c20:	cmp	w0, #0x29
  449c24:	b.eq	449c5c <ferror@plt+0x463cc>  // b.none
  449c28:	adrp	x0, 480000 <_sch_istable+0x1478>
  449c2c:	add	x0, x0, #0xf08
  449c30:	ldr	x19, [x0]
  449c34:	adrp	x0, 463000 <warn@@Base+0x15330>
  449c38:	add	x0, x0, #0x940
  449c3c:	bl	403840 <gettext@plt>
  449c40:	mov	x1, x0
  449c44:	mov	x0, x19
  449c48:	bl	403870 <fprintf@plt>
  449c4c:	ldr	x0, [sp, #72]
  449c50:	bl	403510 <free@plt>
  449c54:	mov	x0, #0x0                   	// #0
  449c58:	b	449c8c <ferror@plt+0x463fc>
  449c5c:	ldr	x0, [sp, #88]
  449c60:	ldr	x0, [x0, #24]
  449c64:	ldr	x0, [x0, #24]
  449c68:	ldr	x3, [sp, #32]
  449c6c:	mov	x2, x0
  449c70:	ldr	x1, [sp, #48]
  449c74:	ldr	x0, [sp, #56]
  449c78:	bl	449c98 <ferror@plt+0x46408>
  449c7c:	str	x0, [sp, #80]
  449c80:	ldr	x0, [sp, #72]
  449c84:	bl	403510 <free@plt>
  449c88:	ldr	x0, [sp, #80]
  449c8c:	ldr	x19, [sp, #16]
  449c90:	ldp	x29, x30, [sp], #96
  449c94:	ret
  449c98:	stp	x29, x30, [sp, #-112]!
  449c9c:	mov	x29, sp
  449ca0:	str	x19, [sp, #16]
  449ca4:	str	x0, [sp, #56]
  449ca8:	str	x1, [sp, #48]
  449cac:	str	x2, [sp, #40]
  449cb0:	str	x3, [sp, #32]
  449cb4:	mov	w0, #0xa                   	// #10
  449cb8:	str	w0, [sp, #100]
  449cbc:	ldr	w0, [sp, #100]
  449cc0:	lsl	x0, x0, #3
  449cc4:	bl	403290 <xmalloc@plt>
  449cc8:	str	x0, [sp, #88]
  449ccc:	ldr	x0, [sp, #32]
  449cd0:	str	wzr, [x0]
  449cd4:	str	wzr, [sp, #96]
  449cd8:	ldr	x0, [sp, #40]
  449cdc:	str	x0, [sp, #104]
  449ce0:	b	449e00 <ferror@plt+0x46570>
  449ce4:	ldr	x0, [sp, #104]
  449ce8:	ldr	w0, [x0]
  449cec:	cmp	w0, #0x2e
  449cf0:	b.eq	449d28 <ferror@plt+0x46498>  // b.none
  449cf4:	adrp	x0, 480000 <_sch_istable+0x1478>
  449cf8:	add	x0, x0, #0xf08
  449cfc:	ldr	x19, [x0]
  449d00:	adrp	x0, 463000 <warn@@Base+0x15330>
  449d04:	add	x0, x0, #0x968
  449d08:	bl	403840 <gettext@plt>
  449d0c:	mov	x1, x0
  449d10:	mov	x0, x19
  449d14:	bl	403870 <fprintf@plt>
  449d18:	ldr	x0, [sp, #88]
  449d1c:	bl	403510 <free@plt>
  449d20:	mov	x0, #0x0                   	// #0
  449d24:	b	449e2c <ferror@plt+0x4659c>
  449d28:	ldr	x0, [sp, #104]
  449d2c:	ldr	x0, [x0, #16]
  449d30:	cmp	x0, #0x0
  449d34:	b.eq	449e10 <ferror@plt+0x46580>  // b.none
  449d38:	ldr	x0, [sp, #104]
  449d3c:	ldr	x0, [x0, #16]
  449d40:	add	x1, sp, #0x4c
  449d44:	mov	x4, x1
  449d48:	mov	x3, #0x0                   	// #0
  449d4c:	mov	x2, x0
  449d50:	ldr	x1, [sp, #48]
  449d54:	ldr	x0, [sp, #56]
  449d58:	bl	449e38 <ferror@plt+0x465a8>
  449d5c:	str	x0, [sp, #80]
  449d60:	ldr	x0, [sp, #80]
  449d64:	cmp	x0, #0x0
  449d68:	b.ne	449d98 <ferror@plt+0x46508>  // b.any
  449d6c:	ldr	w0, [sp, #76]
  449d70:	cmp	w0, #0x0
  449d74:	b.eq	449d88 <ferror@plt+0x464f8>  // b.none
  449d78:	ldr	x0, [sp, #32]
  449d7c:	mov	w1, #0x1                   	// #1
  449d80:	str	w1, [x0]
  449d84:	b	449df4 <ferror@plt+0x46564>
  449d88:	ldr	x0, [sp, #88]
  449d8c:	bl	403510 <free@plt>
  449d90:	mov	x0, #0x0                   	// #0
  449d94:	b	449e2c <ferror@plt+0x4659c>
  449d98:	ldr	w0, [sp, #96]
  449d9c:	add	w0, w0, #0x1
  449da0:	ldr	w1, [sp, #100]
  449da4:	cmp	w1, w0
  449da8:	b.hi	449dd0 <ferror@plt+0x46540>  // b.pmore
  449dac:	ldr	w0, [sp, #100]
  449db0:	add	w0, w0, #0xa
  449db4:	str	w0, [sp, #100]
  449db8:	ldr	w0, [sp, #100]
  449dbc:	lsl	x0, x0, #3
  449dc0:	mov	x1, x0
  449dc4:	ldr	x0, [sp, #88]
  449dc8:	bl	4031e0 <xrealloc@plt>
  449dcc:	str	x0, [sp, #88]
  449dd0:	ldr	w0, [sp, #96]
  449dd4:	lsl	x0, x0, #3
  449dd8:	ldr	x1, [sp, #88]
  449ddc:	add	x0, x1, x0
  449de0:	ldr	x1, [sp, #80]
  449de4:	str	x1, [x0]
  449de8:	ldr	w0, [sp, #96]
  449dec:	add	w0, w0, #0x1
  449df0:	str	w0, [sp, #96]
  449df4:	ldr	x0, [sp, #104]
  449df8:	ldr	x0, [x0, #24]
  449dfc:	str	x0, [sp, #104]
  449e00:	ldr	x0, [sp, #104]
  449e04:	cmp	x0, #0x0
  449e08:	b.ne	449ce4 <ferror@plt+0x46454>  // b.any
  449e0c:	b	449e14 <ferror@plt+0x46584>
  449e10:	nop
  449e14:	ldr	w0, [sp, #96]
  449e18:	lsl	x0, x0, #3
  449e1c:	ldr	x1, [sp, #88]
  449e20:	add	x0, x1, x0
  449e24:	str	xzr, [x0]
  449e28:	ldr	x0, [sp, #88]
  449e2c:	ldr	x19, [sp, #16]
  449e30:	ldp	x29, x30, [sp], #112
  449e34:	ret
  449e38:	stp	x29, x30, [sp, #-176]!
  449e3c:	mov	x29, sp
  449e40:	str	x19, [sp, #16]
  449e44:	str	x0, [sp, #72]
  449e48:	str	x1, [sp, #64]
  449e4c:	str	x2, [sp, #56]
  449e50:	str	x3, [sp, #48]
  449e54:	str	x4, [sp, #40]
  449e58:	ldr	x0, [sp, #40]
  449e5c:	cmp	x0, #0x0
  449e60:	b.eq	449e6c <ferror@plt+0x465dc>  // b.none
  449e64:	ldr	x0, [sp, #40]
  449e68:	str	wzr, [x0]
  449e6c:	ldr	x0, [sp, #56]
  449e70:	ldr	w0, [x0]
  449e74:	cmp	w0, #0x29
  449e78:	b.eq	44a20c <ferror@plt+0x4697c>  // b.none
  449e7c:	cmp	w0, #0x29
  449e80:	b.hi	449ee4 <ferror@plt+0x46654>  // b.pmore
  449e84:	cmp	w0, #0x27
  449e88:	b.eq	44a2b8 <ferror@plt+0x46a28>  // b.none
  449e8c:	cmp	w0, #0x27
  449e90:	b.hi	449ee4 <ferror@plt+0x46654>  // b.pmore
  449e94:	cmp	w0, #0x23
  449e98:	b.hi	449ee4 <ferror@plt+0x46654>  // b.pmore
  449e9c:	cmp	w0, #0x22
  449ea0:	b.cs	44a140 <ferror@plt+0x468b0>  // b.hs, b.nlast
  449ea4:	cmp	w0, #0x1b
  449ea8:	b.hi	449ee4 <ferror@plt+0x46654>  // b.pmore
  449eac:	cmp	w0, #0x19
  449eb0:	b.cs	44a140 <ferror@plt+0x468b0>  // b.hs, b.nlast
  449eb4:	cmp	w0, #0x18
  449eb8:	b.eq	44a114 <ferror@plt+0x46884>  // b.none
  449ebc:	cmp	w0, #0x18
  449ec0:	b.hi	449ee4 <ferror@plt+0x46654>  // b.pmore
  449ec4:	cmp	w0, #0x4
  449ec8:	b.eq	44a080 <ferror@plt+0x467f0>  // b.none
  449ecc:	cmp	w0, #0x4
  449ed0:	b.hi	449ee4 <ferror@plt+0x46654>  // b.pmore
  449ed4:	cmp	w0, #0x0
  449ed8:	b.eq	449f1c <ferror@plt+0x4668c>  // b.none
  449edc:	cmp	w0, #0x1
  449ee0:	b.eq	44a024 <ferror@plt+0x46794>  // b.none
  449ee4:	adrp	x0, 480000 <_sch_istable+0x1478>
  449ee8:	add	x0, x0, #0xf08
  449eec:	ldr	x19, [x0]
  449ef0:	adrp	x0, 463000 <warn@@Base+0x15330>
  449ef4:	add	x0, x0, #0x998
  449ef8:	bl	403840 <gettext@plt>
  449efc:	mov	x1, x0
  449f00:	ldr	x0, [sp, #56]
  449f04:	ldr	w0, [x0]
  449f08:	mov	w2, w0
  449f0c:	mov	x0, x19
  449f10:	bl	403870 <fprintf@plt>
  449f14:	mov	x0, #0x0                   	// #0
  449f18:	b	44a750 <ferror@plt+0x46ec0>
  449f1c:	ldr	x0, [sp, #48]
  449f20:	cmp	x0, #0x0
  449f24:	b.eq	449ff8 <ferror@plt+0x46768>  // b.none
  449f28:	ldr	x1, [sp, #48]
  449f2c:	ldr	x0, [sp, #72]
  449f30:	bl	43d598 <ferror@plt+0x39d08>
  449f34:	str	x0, [sp, #160]
  449f38:	ldr	x0, [sp, #160]
  449f3c:	cmp	x0, #0x0
  449f40:	b.eq	449ff8 <ferror@plt+0x46768>  // b.none
  449f44:	b	449fe8 <ferror@plt+0x46758>
  449f48:	ldr	x0, [sp, #160]
  449f4c:	ldr	x0, [x0]
  449f50:	mov	x1, x0
  449f54:	ldr	x0, [sp, #72]
  449f58:	bl	43d614 <ferror@plt+0x39d84>
  449f5c:	str	x0, [sp, #120]
  449f60:	ldr	x0, [sp, #120]
  449f64:	cmp	x0, #0x0
  449f68:	b.ne	449f74 <ferror@plt+0x466e4>  // b.any
  449f6c:	mov	x0, #0x0                   	// #0
  449f70:	b	44a750 <ferror@plt+0x46ec0>
  449f74:	ldr	x1, [sp, #120]
  449f78:	ldr	x0, [sp, #72]
  449f7c:	bl	43d214 <ferror@plt+0x39984>
  449f80:	str	x0, [sp, #112]
  449f84:	ldr	x0, [sp, #112]
  449f88:	cmp	x0, #0x0
  449f8c:	b.eq	449fdc <ferror@plt+0x4674c>  // b.none
  449f90:	ldr	x0, [sp, #112]
  449f94:	bl	402fd0 <strlen@plt>
  449f98:	mov	w1, w0
  449f9c:	ldr	x0, [sp, #56]
  449fa0:	ldr	w0, [x0, #24]
  449fa4:	cmp	w1, w0
  449fa8:	b.ne	449fdc <ferror@plt+0x4674c>  // b.any
  449fac:	ldr	x0, [sp, #56]
  449fb0:	ldr	x1, [x0, #16]
  449fb4:	ldr	x0, [sp, #56]
  449fb8:	ldr	w0, [x0, #24]
  449fbc:	sxtw	x0, w0
  449fc0:	mov	x2, x0
  449fc4:	ldr	x0, [sp, #112]
  449fc8:	bl	403210 <strncmp@plt>
  449fcc:	cmp	w0, #0x0
  449fd0:	b.ne	449fdc <ferror@plt+0x4674c>  // b.any
  449fd4:	ldr	x0, [sp, #120]
  449fd8:	b	44a750 <ferror@plt+0x46ec0>
  449fdc:	ldr	x0, [sp, #160]
  449fe0:	add	x0, x0, #0x8
  449fe4:	str	x0, [sp, #160]
  449fe8:	ldr	x0, [sp, #160]
  449fec:	ldr	x0, [x0]
  449ff0:	cmp	x0, #0x0
  449ff4:	b.ne	449f48 <ferror@plt+0x466b8>  // b.any
  449ff8:	ldr	x0, [sp, #56]
  449ffc:	ldr	x1, [x0, #16]
  44a000:	ldr	x0, [sp, #56]
  44a004:	ldr	w0, [x0, #24]
  44a008:	mov	w4, #0x0                   	// #0
  44a00c:	mov	w3, w0
  44a010:	mov	x2, x1
  44a014:	ldr	x1, [sp, #64]
  44a018:	ldr	x0, [sp, #72]
  44a01c:	bl	446ae4 <ferror@plt+0x43254>
  44a020:	b	44a750 <ferror@plt+0x46ec0>
  44a024:	ldr	x0, [sp, #56]
  44a028:	ldr	x0, [x0, #16]
  44a02c:	mov	x4, #0x0                   	// #0
  44a030:	ldr	x3, [sp, #48]
  44a034:	mov	x2, x0
  44a038:	ldr	x1, [sp, #64]
  44a03c:	ldr	x0, [sp, #72]
  44a040:	bl	449e38 <ferror@plt+0x465a8>
  44a044:	str	x0, [sp, #48]
  44a048:	ldr	x0, [sp, #48]
  44a04c:	cmp	x0, #0x0
  44a050:	b.ne	44a05c <ferror@plt+0x467cc>  // b.any
  44a054:	mov	x0, #0x0                   	// #0
  44a058:	b	44a750 <ferror@plt+0x46ec0>
  44a05c:	ldr	x0, [sp, #56]
  44a060:	ldr	x0, [x0, #24]
  44a064:	mov	x4, #0x0                   	// #0
  44a068:	ldr	x3, [sp, #48]
  44a06c:	mov	x2, x0
  44a070:	ldr	x1, [sp, #64]
  44a074:	ldr	x0, [sp, #72]
  44a078:	bl	449e38 <ferror@plt+0x465a8>
  44a07c:	b	44a750 <ferror@plt+0x46ec0>
  44a080:	adrp	x0, 480000 <_sch_istable+0x1478>
  44a084:	add	x0, x0, #0xf00
  44a088:	ldr	w0, [x0]
  44a08c:	orr	w0, w0, #0x1
  44a090:	add	x1, sp, #0x68
  44a094:	mov	x3, x1
  44a098:	mov	w2, #0x14                  	// #20
  44a09c:	ldr	x1, [sp, #56]
  44a0a0:	bl	402f80 <cplus_demangle_print@plt>
  44a0a4:	str	x0, [sp, #128]
  44a0a8:	ldr	x0, [sp, #128]
  44a0ac:	cmp	x0, #0x0
  44a0b0:	b.ne	44a0e0 <ferror@plt+0x46850>  // b.any
  44a0b4:	adrp	x0, 480000 <_sch_istable+0x1478>
  44a0b8:	add	x0, x0, #0xf08
  44a0bc:	ldr	x19, [x0]
  44a0c0:	adrp	x0, 463000 <warn@@Base+0x15330>
  44a0c4:	add	x0, x0, #0x9c0
  44a0c8:	bl	403840 <gettext@plt>
  44a0cc:	mov	x1, x0
  44a0d0:	mov	x0, x19
  44a0d4:	bl	403870 <fprintf@plt>
  44a0d8:	mov	x0, #0x0                   	// #0
  44a0dc:	b	44a750 <ferror@plt+0x46ec0>
  44a0e0:	ldr	x0, [sp, #128]
  44a0e4:	bl	402fd0 <strlen@plt>
  44a0e8:	mov	w4, #0x9                   	// #9
  44a0ec:	mov	w3, w0
  44a0f0:	ldr	x2, [sp, #128]
  44a0f4:	ldr	x1, [sp, #64]
  44a0f8:	ldr	x0, [sp, #72]
  44a0fc:	bl	446ae4 <ferror@plt+0x43254>
  44a100:	str	x0, [sp, #168]
  44a104:	ldr	x0, [sp, #128]
  44a108:	bl	403510 <free@plt>
  44a10c:	ldr	x0, [sp, #168]
  44a110:	b	44a750 <ferror@plt+0x46ec0>
  44a114:	ldr	x0, [sp, #56]
  44a118:	ldr	x1, [x0, #16]
  44a11c:	ldr	x0, [sp, #56]
  44a120:	ldr	w0, [x0, #24]
  44a124:	mov	w4, #0x0                   	// #0
  44a128:	mov	w3, w0
  44a12c:	mov	x2, x1
  44a130:	ldr	x1, [sp, #64]
  44a134:	ldr	x0, [sp, #72]
  44a138:	bl	446ae4 <ferror@plt+0x43254>
  44a13c:	b	44a750 <ferror@plt+0x46ec0>
  44a140:	ldr	x0, [sp, #56]
  44a144:	ldr	x0, [x0, #16]
  44a148:	mov	x4, #0x0                   	// #0
  44a14c:	mov	x3, #0x0                   	// #0
  44a150:	mov	x2, x0
  44a154:	ldr	x1, [sp, #64]
  44a158:	ldr	x0, [sp, #72]
  44a15c:	bl	449e38 <ferror@plt+0x465a8>
  44a160:	str	x0, [sp, #168]
  44a164:	ldr	x0, [sp, #168]
  44a168:	cmp	x0, #0x0
  44a16c:	b.ne	44a178 <ferror@plt+0x468e8>  // b.any
  44a170:	mov	x0, #0x0                   	// #0
  44a174:	b	44a750 <ferror@plt+0x46ec0>
  44a178:	ldr	x0, [sp, #56]
  44a17c:	ldr	w0, [x0]
  44a180:	cmp	w0, #0x23
  44a184:	b.eq	44a1fc <ferror@plt+0x4696c>  // b.none
  44a188:	cmp	w0, #0x23
  44a18c:	b.hi	44a1c0 <ferror@plt+0x46930>  // b.pmore
  44a190:	cmp	w0, #0x22
  44a194:	b.eq	44a1ec <ferror@plt+0x4695c>  // b.none
  44a198:	cmp	w0, #0x22
  44a19c:	b.hi	44a1c0 <ferror@plt+0x46930>  // b.pmore
  44a1a0:	cmp	w0, #0x1b
  44a1a4:	b.eq	44a1dc <ferror@plt+0x4694c>  // b.none
  44a1a8:	cmp	w0, #0x1b
  44a1ac:	b.hi	44a1c0 <ferror@plt+0x46930>  // b.pmore
  44a1b0:	cmp	w0, #0x19
  44a1b4:	b.eq	44a1c4 <ferror@plt+0x46934>  // b.none
  44a1b8:	cmp	w0, #0x1a
  44a1bc:	b.eq	44a1cc <ferror@plt+0x4693c>  // b.none
  44a1c0:	bl	403400 <abort@plt>
  44a1c4:	ldr	x0, [sp, #168]
  44a1c8:	b	44a750 <ferror@plt+0x46ec0>
  44a1cc:	ldr	x1, [sp, #168]
  44a1d0:	ldr	x0, [sp, #72]
  44a1d4:	bl	43c624 <ferror@plt+0x38d94>
  44a1d8:	b	44a750 <ferror@plt+0x46ec0>
  44a1dc:	ldr	x1, [sp, #168]
  44a1e0:	ldr	x0, [sp, #72]
  44a1e4:	bl	43c5b8 <ferror@plt+0x38d28>
  44a1e8:	b	44a750 <ferror@plt+0x46ec0>
  44a1ec:	ldr	x1, [sp, #168]
  44a1f0:	ldr	x0, [sp, #72]
  44a1f4:	bl	43c058 <ferror@plt+0x387c8>
  44a1f8:	b	44a750 <ferror@plt+0x46ec0>
  44a1fc:	ldr	x1, [sp, #168]
  44a200:	ldr	x0, [sp, #72]
  44a204:	bl	43c1a0 <ferror@plt+0x38910>
  44a208:	b	44a750 <ferror@plt+0x46ec0>
  44a20c:	ldr	x0, [sp, #56]
  44a210:	ldr	x0, [x0, #16]
  44a214:	cmp	x0, #0x0
  44a218:	b.ne	44a22c <ferror@plt+0x4699c>  // b.any
  44a21c:	ldr	x0, [sp, #72]
  44a220:	bl	43bd18 <ferror@plt+0x38488>
  44a224:	str	x0, [sp, #168]
  44a228:	b	44a250 <ferror@plt+0x469c0>
  44a22c:	ldr	x0, [sp, #56]
  44a230:	ldr	x0, [x0, #16]
  44a234:	mov	x4, #0x0                   	// #0
  44a238:	mov	x3, #0x0                   	// #0
  44a23c:	mov	x2, x0
  44a240:	ldr	x1, [sp, #64]
  44a244:	ldr	x0, [sp, #72]
  44a248:	bl	449e38 <ferror@plt+0x465a8>
  44a24c:	str	x0, [sp, #168]
  44a250:	ldr	x0, [sp, #168]
  44a254:	cmp	x0, #0x0
  44a258:	b.ne	44a264 <ferror@plt+0x469d4>  // b.any
  44a25c:	mov	x0, #0x0                   	// #0
  44a260:	b	44a750 <ferror@plt+0x46ec0>
  44a264:	ldr	x0, [sp, #56]
  44a268:	ldr	x0, [x0, #24]
  44a26c:	add	x1, sp, #0x64
  44a270:	mov	x3, x1
  44a274:	mov	x2, x0
  44a278:	ldr	x1, [sp, #64]
  44a27c:	ldr	x0, [sp, #72]
  44a280:	bl	449c98 <ferror@plt+0x46408>
  44a284:	str	x0, [sp, #144]
  44a288:	ldr	x0, [sp, #144]
  44a28c:	cmp	x0, #0x0
  44a290:	b.ne	44a29c <ferror@plt+0x46a0c>  // b.any
  44a294:	mov	x0, #0x0                   	// #0
  44a298:	b	44a750 <ferror@plt+0x46ec0>
  44a29c:	ldr	w0, [sp, #100]
  44a2a0:	mov	w3, w0
  44a2a4:	ldr	x2, [sp, #144]
  44a2a8:	ldr	x1, [sp, #168]
  44a2ac:	ldr	x0, [sp, #72]
  44a2b0:	bl	43c0ec <ferror@plt+0x3885c>
  44a2b4:	b	44a750 <ferror@plt+0x46ec0>
  44a2b8:	adrp	x0, 480000 <_sch_istable+0x1478>
  44a2bc:	add	x0, x0, #0xf00
  44a2c0:	ldr	w0, [x0]
  44a2c4:	orr	w0, w0, #0x1
  44a2c8:	add	x1, sp, #0x58
  44a2cc:	mov	x3, x1
  44a2d0:	mov	w2, #0x14                  	// #20
  44a2d4:	ldr	x1, [sp, #56]
  44a2d8:	bl	402f80 <cplus_demangle_print@plt>
  44a2dc:	str	x0, [sp, #136]
  44a2e0:	ldr	x0, [sp, #136]
  44a2e4:	cmp	x0, #0x0
  44a2e8:	b.ne	44a318 <ferror@plt+0x46a88>  // b.any
  44a2ec:	adrp	x0, 480000 <_sch_istable+0x1478>
  44a2f0:	add	x0, x0, #0xf08
  44a2f4:	ldr	x19, [x0]
  44a2f8:	adrp	x0, 463000 <warn@@Base+0x15330>
  44a2fc:	add	x0, x0, #0x9e8
  44a300:	bl	403840 <gettext@plt>
  44a304:	mov	x1, x0
  44a308:	mov	x0, x19
  44a30c:	bl	403870 <fprintf@plt>
  44a310:	mov	x0, #0x0                   	// #0
  44a314:	b	44a750 <ferror@plt+0x46ec0>
  44a318:	adrp	x0, 463000 <warn@@Base+0x15330>
  44a31c:	add	x1, x0, #0x570
  44a320:	ldr	x0, [sp, #136]
  44a324:	bl	4034b0 <strcmp@plt>
  44a328:	cmp	w0, #0x0
  44a32c:	b.ne	44a348 <ferror@plt+0x46ab8>  // b.any
  44a330:	mov	w2, #0x0                   	// #0
  44a334:	mov	w1, #0x1                   	// #1
  44a338:	ldr	x0, [sp, #72]
  44a33c:	bl	43bd44 <ferror@plt+0x384b4>
  44a340:	str	x0, [sp, #152]
  44a344:	b	44a744 <ferror@plt+0x46eb4>
  44a348:	adrp	x0, 463000 <warn@@Base+0x15330>
  44a34c:	add	x1, x0, #0x928
  44a350:	ldr	x0, [sp, #136]
  44a354:	bl	4034b0 <strcmp@plt>
  44a358:	cmp	w0, #0x0
  44a35c:	b.ne	44a374 <ferror@plt+0x46ae4>  // b.any
  44a360:	mov	w1, #0x1                   	// #1
  44a364:	ldr	x0, [sp, #72]
  44a368:	bl	43bdd0 <ferror@plt+0x38540>
  44a36c:	str	x0, [sp, #152]
  44a370:	b	44a744 <ferror@plt+0x46eb4>
  44a374:	adrp	x0, 463000 <warn@@Base+0x15330>
  44a378:	add	x1, x0, #0x548
  44a37c:	ldr	x0, [sp, #136]
  44a380:	bl	4034b0 <strcmp@plt>
  44a384:	cmp	w0, #0x0
  44a388:	b.ne	44a3a4 <ferror@plt+0x46b14>  // b.any
  44a38c:	mov	w2, #0x0                   	// #0
  44a390:	mov	w1, #0x1                   	// #1
  44a394:	ldr	x0, [sp, #72]
  44a398:	bl	43bd44 <ferror@plt+0x384b4>
  44a39c:	str	x0, [sp, #152]
  44a3a0:	b	44a744 <ferror@plt+0x46eb4>
  44a3a4:	adrp	x0, 463000 <warn@@Base+0x15330>
  44a3a8:	add	x1, x0, #0x5d0
  44a3ac:	ldr	x0, [sp, #136]
  44a3b0:	bl	4034b0 <strcmp@plt>
  44a3b4:	cmp	w0, #0x0
  44a3b8:	b.ne	44a3d0 <ferror@plt+0x46b40>  // b.any
  44a3bc:	mov	w1, #0x8                   	// #8
  44a3c0:	ldr	x0, [sp, #72]
  44a3c4:	bl	43bda0 <ferror@plt+0x38510>
  44a3c8:	str	x0, [sp, #152]
  44a3cc:	b	44a744 <ferror@plt+0x46eb4>
  44a3d0:	adrp	x0, 463000 <warn@@Base+0x15330>
  44a3d4:	add	x1, x0, #0x5d8
  44a3d8:	ldr	x0, [sp, #136]
  44a3dc:	bl	4034b0 <strcmp@plt>
  44a3e0:	cmp	w0, #0x0
  44a3e4:	b.ne	44a3fc <ferror@plt+0x46b6c>  // b.any
  44a3e8:	mov	w1, #0x8                   	// #8
  44a3ec:	ldr	x0, [sp, #72]
  44a3f0:	bl	43bda0 <ferror@plt+0x38510>
  44a3f4:	str	x0, [sp, #152]
  44a3f8:	b	44a744 <ferror@plt+0x46eb4>
  44a3fc:	adrp	x0, 463000 <warn@@Base+0x15330>
  44a400:	add	x1, x0, #0x5c8
  44a404:	ldr	x0, [sp, #136]
  44a408:	bl	4034b0 <strcmp@plt>
  44a40c:	cmp	w0, #0x0
  44a410:	b.ne	44a428 <ferror@plt+0x46b98>  // b.any
  44a414:	mov	w1, #0x4                   	// #4
  44a418:	ldr	x0, [sp, #72]
  44a41c:	bl	43bda0 <ferror@plt+0x38510>
  44a420:	str	x0, [sp, #152]
  44a424:	b	44a744 <ferror@plt+0x46eb4>
  44a428:	adrp	x0, 463000 <warn@@Base+0x15330>
  44a42c:	add	x1, x0, #0xa10
  44a430:	ldr	x0, [sp, #136]
  44a434:	bl	4034b0 <strcmp@plt>
  44a438:	cmp	w0, #0x0
  44a43c:	b.ne	44a454 <ferror@plt+0x46bc4>  // b.any
  44a440:	mov	w1, #0x10                  	// #16
  44a444:	ldr	x0, [sp, #72]
  44a448:	bl	43bda0 <ferror@plt+0x38510>
  44a44c:	str	x0, [sp, #152]
  44a450:	b	44a744 <ferror@plt+0x46eb4>
  44a454:	adrp	x0, 463000 <warn@@Base+0x15330>
  44a458:	add	x1, x0, #0x560
  44a45c:	ldr	x0, [sp, #136]
  44a460:	bl	4034b0 <strcmp@plt>
  44a464:	cmp	w0, #0x0
  44a468:	b.ne	44a484 <ferror@plt+0x46bf4>  // b.any
  44a46c:	mov	w2, #0x1                   	// #1
  44a470:	mov	w1, #0x1                   	// #1
  44a474:	ldr	x0, [sp, #72]
  44a478:	bl	43bd44 <ferror@plt+0x384b4>
  44a47c:	str	x0, [sp, #152]
  44a480:	b	44a744 <ferror@plt+0x46eb4>
  44a484:	adrp	x0, 463000 <warn@@Base+0x15330>
  44a488:	add	x1, x0, #0x4b8
  44a48c:	ldr	x0, [sp, #136]
  44a490:	bl	4034b0 <strcmp@plt>
  44a494:	cmp	w0, #0x0
  44a498:	b.ne	44a4b4 <ferror@plt+0x46c24>  // b.any
  44a49c:	mov	w2, #0x0                   	// #0
  44a4a0:	mov	w1, #0x4                   	// #4
  44a4a4:	ldr	x0, [sp, #72]
  44a4a8:	bl	43bd44 <ferror@plt+0x384b4>
  44a4ac:	str	x0, [sp, #152]
  44a4b0:	b	44a744 <ferror@plt+0x46eb4>
  44a4b4:	adrp	x0, 463000 <warn@@Base+0x15330>
  44a4b8:	add	x1, x0, #0x590
  44a4bc:	ldr	x0, [sp, #136]
  44a4c0:	bl	4034b0 <strcmp@plt>
  44a4c4:	cmp	w0, #0x0
  44a4c8:	b.ne	44a4e4 <ferror@plt+0x46c54>  // b.any
  44a4cc:	mov	w2, #0x1                   	// #1
  44a4d0:	mov	w1, #0x4                   	// #4
  44a4d4:	ldr	x0, [sp, #72]
  44a4d8:	bl	43bd44 <ferror@plt+0x384b4>
  44a4dc:	str	x0, [sp, #152]
  44a4e0:	b	44a744 <ferror@plt+0x46eb4>
  44a4e4:	adrp	x0, 463000 <warn@@Base+0x15330>
  44a4e8:	add	x1, x0, #0x558
  44a4ec:	ldr	x0, [sp, #136]
  44a4f0:	bl	4034b0 <strcmp@plt>
  44a4f4:	cmp	w0, #0x0
  44a4f8:	b.ne	44a514 <ferror@plt+0x46c84>  // b.any
  44a4fc:	mov	w2, #0x0                   	// #0
  44a500:	mov	w1, #0x4                   	// #4
  44a504:	ldr	x0, [sp, #72]
  44a508:	bl	43bd44 <ferror@plt+0x384b4>
  44a50c:	str	x0, [sp, #152]
  44a510:	b	44a744 <ferror@plt+0x46eb4>
  44a514:	adrp	x0, 463000 <warn@@Base+0x15330>
  44a518:	add	x1, x0, #0x5b0
  44a51c:	ldr	x0, [sp, #136]
  44a520:	bl	4034b0 <strcmp@plt>
  44a524:	cmp	w0, #0x0
  44a528:	b.ne	44a544 <ferror@plt+0x46cb4>  // b.any
  44a52c:	mov	w2, #0x1                   	// #1
  44a530:	mov	w1, #0x4                   	// #4
  44a534:	ldr	x0, [sp, #72]
  44a538:	bl	43bd44 <ferror@plt+0x384b4>
  44a53c:	str	x0, [sp, #152]
  44a540:	b	44a744 <ferror@plt+0x46eb4>
  44a544:	adrp	x0, 463000 <warn@@Base+0x15330>
  44a548:	add	x1, x0, #0xa20
  44a54c:	ldr	x0, [sp, #136]
  44a550:	bl	4034b0 <strcmp@plt>
  44a554:	cmp	w0, #0x0
  44a558:	b.ne	44a574 <ferror@plt+0x46ce4>  // b.any
  44a55c:	mov	w2, #0x0                   	// #0
  44a560:	mov	w1, #0x10                  	// #16
  44a564:	ldr	x0, [sp, #72]
  44a568:	bl	43bd44 <ferror@plt+0x384b4>
  44a56c:	str	x0, [sp, #152]
  44a570:	b	44a744 <ferror@plt+0x46eb4>
  44a574:	adrp	x0, 463000 <warn@@Base+0x15330>
  44a578:	add	x1, x0, #0xa30
  44a57c:	ldr	x0, [sp, #136]
  44a580:	bl	4034b0 <strcmp@plt>
  44a584:	cmp	w0, #0x0
  44a588:	b.ne	44a5a4 <ferror@plt+0x46d14>  // b.any
  44a58c:	mov	w2, #0x1                   	// #1
  44a590:	mov	w1, #0x10                  	// #16
  44a594:	ldr	x0, [sp, #72]
  44a598:	bl	43bd44 <ferror@plt+0x384b4>
  44a59c:	str	x0, [sp, #152]
  44a5a0:	b	44a744 <ferror@plt+0x46eb4>
  44a5a4:	adrp	x0, 463000 <warn@@Base+0x15330>
  44a5a8:	add	x1, x0, #0x550
  44a5ac:	ldr	x0, [sp, #136]
  44a5b0:	bl	4034b0 <strcmp@plt>
  44a5b4:	cmp	w0, #0x0
  44a5b8:	b.ne	44a5d4 <ferror@plt+0x46d44>  // b.any
  44a5bc:	mov	w2, #0x0                   	// #0
  44a5c0:	mov	w1, #0x2                   	// #2
  44a5c4:	ldr	x0, [sp, #72]
  44a5c8:	bl	43bd44 <ferror@plt+0x384b4>
  44a5cc:	str	x0, [sp, #152]
  44a5d0:	b	44a744 <ferror@plt+0x46eb4>
  44a5d4:	adrp	x0, 463000 <warn@@Base+0x15330>
  44a5d8:	add	x1, x0, #0x580
  44a5dc:	ldr	x0, [sp, #136]
  44a5e0:	bl	4034b0 <strcmp@plt>
  44a5e4:	cmp	w0, #0x0
  44a5e8:	b.ne	44a604 <ferror@plt+0x46d74>  // b.any
  44a5ec:	mov	w2, #0x1                   	// #1
  44a5f0:	mov	w1, #0x2                   	// #2
  44a5f4:	ldr	x0, [sp, #72]
  44a5f8:	bl	43bd44 <ferror@plt+0x384b4>
  44a5fc:	str	x0, [sp, #152]
  44a600:	b	44a744 <ferror@plt+0x46eb4>
  44a604:	adrp	x0, 463000 <warn@@Base+0x15330>
  44a608:	add	x1, x0, #0x5c0
  44a60c:	ldr	x0, [sp, #136]
  44a610:	bl	4034b0 <strcmp@plt>
  44a614:	cmp	w0, #0x0
  44a618:	b.ne	44a62c <ferror@plt+0x46d9c>  // b.any
  44a61c:	ldr	x0, [sp, #72]
  44a620:	bl	43bd18 <ferror@plt+0x38488>
  44a624:	str	x0, [sp, #152]
  44a628:	b	44a744 <ferror@plt+0x46eb4>
  44a62c:	adrp	x0, 463000 <warn@@Base+0x15330>
  44a630:	add	x1, x0, #0xa48
  44a634:	ldr	x0, [sp, #136]
  44a638:	bl	4034b0 <strcmp@plt>
  44a63c:	cmp	w0, #0x0
  44a640:	b.ne	44a65c <ferror@plt+0x46dcc>  // b.any
  44a644:	mov	w2, #0x1                   	// #1
  44a648:	mov	w1, #0x4                   	// #4
  44a64c:	ldr	x0, [sp, #72]
  44a650:	bl	43bd44 <ferror@plt+0x384b4>
  44a654:	str	x0, [sp, #152]
  44a658:	b	44a744 <ferror@plt+0x46eb4>
  44a65c:	adrp	x0, 463000 <warn@@Base+0x15330>
  44a660:	add	x1, x0, #0x6b8
  44a664:	ldr	x0, [sp, #136]
  44a668:	bl	4034b0 <strcmp@plt>
  44a66c:	cmp	w0, #0x0
  44a670:	b.ne	44a68c <ferror@plt+0x46dfc>  // b.any
  44a674:	mov	w2, #0x0                   	// #0
  44a678:	mov	w1, #0x8                   	// #8
  44a67c:	ldr	x0, [sp, #72]
  44a680:	bl	43bd44 <ferror@plt+0x384b4>
  44a684:	str	x0, [sp, #152]
  44a688:	b	44a744 <ferror@plt+0x46eb4>
  44a68c:	adrp	x0, 463000 <warn@@Base+0x15330>
  44a690:	add	x1, x0, #0x6c8
  44a694:	ldr	x0, [sp, #136]
  44a698:	bl	4034b0 <strcmp@plt>
  44a69c:	cmp	w0, #0x0
  44a6a0:	b.ne	44a6bc <ferror@plt+0x46e2c>  // b.any
  44a6a4:	mov	w2, #0x1                   	// #1
  44a6a8:	mov	w1, #0x8                   	// #8
  44a6ac:	ldr	x0, [sp, #72]
  44a6b0:	bl	43bd44 <ferror@plt+0x384b4>
  44a6b4:	str	x0, [sp, #152]
  44a6b8:	b	44a744 <ferror@plt+0x46eb4>
  44a6bc:	adrp	x0, 463000 <warn@@Base+0x15330>
  44a6c0:	add	x1, x0, #0xa50
  44a6c4:	ldr	x0, [sp, #136]
  44a6c8:	bl	4034b0 <strcmp@plt>
  44a6cc:	cmp	w0, #0x0
  44a6d0:	b.ne	44a71c <ferror@plt+0x46e8c>  // b.any
  44a6d4:	ldr	x0, [sp, #40]
  44a6d8:	cmp	x0, #0x0
  44a6dc:	b.ne	44a708 <ferror@plt+0x46e78>  // b.any
  44a6e0:	adrp	x0, 480000 <_sch_istable+0x1478>
  44a6e4:	add	x0, x0, #0xf08
  44a6e8:	ldr	x19, [x0]
  44a6ec:	adrp	x0, 463000 <warn@@Base+0x15330>
  44a6f0:	add	x0, x0, #0xa58
  44a6f4:	bl	403840 <gettext@plt>
  44a6f8:	mov	x1, x0
  44a6fc:	mov	x0, x19
  44a700:	bl	403870 <fprintf@plt>
  44a704:	b	44a714 <ferror@plt+0x46e84>
  44a708:	ldr	x0, [sp, #40]
  44a70c:	mov	w1, #0x1                   	// #1
  44a710:	str	w1, [x0]
  44a714:	str	xzr, [sp, #152]
  44a718:	b	44a744 <ferror@plt+0x46eb4>
  44a71c:	adrp	x0, 480000 <_sch_istable+0x1478>
  44a720:	add	x0, x0, #0xf08
  44a724:	ldr	x19, [x0]
  44a728:	adrp	x0, 463000 <warn@@Base+0x15330>
  44a72c:	add	x0, x0, #0xa78
  44a730:	bl	403840 <gettext@plt>
  44a734:	mov	x1, x0
  44a738:	mov	x0, x19
  44a73c:	bl	403870 <fprintf@plt>
  44a740:	str	xzr, [sp, #152]
  44a744:	ldr	x0, [sp, #136]
  44a748:	bl	403510 <free@plt>
  44a74c:	ldr	x0, [sp, #152]
  44a750:	ldr	x19, [sp, #16]
  44a754:	ldp	x29, x30, [sp], #176
  44a758:	ret
  44a75c:	sub	sp, sp, #0x10
  44a760:	str	x0, [sp, #8]
  44a764:	ldr	x0, [sp, #8]
  44a768:	ldr	x0, [x0, #40]
  44a76c:	add	sp, sp, #0x10
  44a770:	ret
  44a774:	sub	sp, sp, #0x10
  44a778:	str	x0, [sp, #8]
  44a77c:	ldr	x0, [sp, #8]
  44a780:	ldr	x0, [x0, #32]
  44a784:	add	sp, sp, #0x10
  44a788:	ret
  44a78c:	sub	sp, sp, #0x10
  44a790:	str	x0, [sp, #8]
  44a794:	ldr	x0, [sp, #8]
  44a798:	ldr	x0, [x0, #32]
  44a79c:	ldr	x1, [x0, #40]
  44a7a0:	ldr	x0, [sp, #8]
  44a7a4:	ldr	x0, [x0, #16]
  44a7a8:	add	x0, x1, x0
  44a7ac:	add	sp, sp, #0x10
  44a7b0:	ret
  44a7b4:	sub	sp, sp, #0x10
  44a7b8:	str	x0, [sp, #8]
  44a7bc:	ldr	x0, [sp, #8]
  44a7c0:	ldr	x0, [x0, #8]
  44a7c4:	add	sp, sp, #0x10
  44a7c8:	ret
  44a7cc:	stp	x29, x30, [sp, #-48]!
  44a7d0:	mov	x29, sp
  44a7d4:	str	x0, [sp, #24]
  44a7d8:	str	x1, [sp, #16]
  44a7dc:	ldr	x0, [sp, #24]
  44a7e0:	str	x0, [sp, #40]
  44a7e4:	ldr	x1, [sp, #16]
  44a7e8:	mov	x0, #0x3e8f                	// #16015
  44a7ec:	cmp	x1, x0
  44a7f0:	b.le	44a858 <ferror@plt+0x46fc8>
  44a7f4:	adrp	x0, 463000 <warn@@Base+0x15330>
  44a7f8:	add	x0, x0, #0xaa0
  44a7fc:	bl	403840 <gettext@plt>
  44a800:	ldr	x1, [sp, #16]
  44a804:	bl	44c5b0 <ferror@plt+0x48d20>
  44a808:	ldr	x0, [sp, #40]
  44a80c:	ldr	x0, [x0]
  44a810:	cmp	x0, #0x0
  44a814:	b.ne	44a840 <ferror@plt+0x46fb0>  // b.any
  44a818:	mov	x0, #0x88                  	// #136
  44a81c:	bl	403290 <xmalloc@plt>
  44a820:	mov	x1, x0
  44a824:	ldr	x0, [sp, #40]
  44a828:	str	x1, [x0]
  44a82c:	ldr	x0, [sp, #40]
  44a830:	ldr	x0, [x0]
  44a834:	mov	x2, #0x88                  	// #136
  44a838:	mov	w1, #0x0                   	// #0
  44a83c:	bl	403280 <memset@plt>
  44a840:	ldr	x0, [sp, #40]
  44a844:	ldr	x0, [x0]
  44a848:	str	x0, [sp, #40]
  44a84c:	ldr	x0, [sp, #16]
  44a850:	sub	x0, x0, #0x10
  44a854:	str	x0, [sp, #16]
  44a858:	ldr	x0, [sp, #16]
  44a85c:	cmp	x0, #0xf
  44a860:	b.gt	44a808 <ferror@plt+0x46f78>
  44a864:	ldr	x0, [sp, #40]
  44a868:	ldr	x0, [x0]
  44a86c:	cmp	x0, #0x0
  44a870:	b.ne	44a89c <ferror@plt+0x4700c>  // b.any
  44a874:	mov	x0, #0x88                  	// #136
  44a878:	bl	403290 <xmalloc@plt>
  44a87c:	mov	x1, x0
  44a880:	ldr	x0, [sp, #40]
  44a884:	str	x1, [x0]
  44a888:	ldr	x0, [sp, #40]
  44a88c:	ldr	x0, [x0]
  44a890:	mov	x2, #0x88                  	// #136
  44a894:	mov	w1, #0x0                   	// #0
  44a898:	bl	403280 <memset@plt>
  44a89c:	ldr	x0, [sp, #40]
  44a8a0:	ldr	x0, [x0]
  44a8a4:	add	x1, x0, #0x8
  44a8a8:	ldr	x0, [sp, #16]
  44a8ac:	lsl	x0, x0, #3
  44a8b0:	add	x0, x1, x0
  44a8b4:	ldp	x29, x30, [sp], #48
  44a8b8:	ret
  44a8bc:	stp	x29, x30, [sp, #-128]!
  44a8c0:	mov	x29, sp
  44a8c4:	str	x0, [sp, #72]
  44a8c8:	str	x1, [sp, #64]
  44a8cc:	str	x2, [sp, #56]
  44a8d0:	str	x3, [sp, #48]
  44a8d4:	str	w4, [sp, #44]
  44a8d8:	str	x5, [sp, #32]
  44a8dc:	str	w6, [sp, #40]
  44a8e0:	str	x7, [sp, #24]
  44a8e4:	ldr	x0, [sp, #72]
  44a8e8:	ldr	x0, [x0, #248]
  44a8ec:	ldr	w0, [x0, #56]
  44a8f0:	mvn	w1, w0
  44a8f4:	ldr	w0, [sp, #44]
  44a8f8:	and	w0, w1, w0
  44a8fc:	cmp	w0, #0x0
  44a900:	b.eq	44ab88 <ferror@plt+0x472f8>  // b.none
  44a904:	ldr	x0, [sp, #72]
  44a908:	ldr	x0, [x0, #248]
  44a90c:	ldr	w0, [x0, #68]
  44a910:	ldr	w1, [sp, #44]
  44a914:	asr	w0, w1, w0
  44a918:	mov	w1, w0
  44a91c:	ldr	x0, [sp, #72]
  44a920:	ldr	x0, [x0, #248]
  44a924:	ldr	w0, [x0, #56]
  44a928:	mvn	w0, w0
  44a92c:	and	w1, w1, w0
  44a930:	ldr	x0, [sp, #72]
  44a934:	ldr	x0, [x0, #248]
  44a938:	ldr	w2, [x0, #56]
  44a93c:	ldr	w0, [sp, #44]
  44a940:	and	w0, w2, w0
  44a944:	orr	w0, w1, w0
  44a948:	str	w0, [sp, #84]
  44a94c:	ldrsw	x1, [sp, #44]
  44a950:	ldr	x0, [sp, #72]
  44a954:	ldr	x0, [x0, #248]
  44a958:	ldr	w0, [x0, #64]
  44a95c:	mov	w0, w0
  44a960:	and	x1, x1, x0
  44a964:	ldr	x0, [sp, #72]
  44a968:	ldr	x0, [x0, #248]
  44a96c:	ldr	w0, [x0, #60]
  44a970:	mov	x2, #0x1                   	// #1
  44a974:	lsl	x0, x2, x0
  44a978:	cmp	x1, x0
  44a97c:	b.ne	44a9bc <ferror@plt+0x4712c>  // b.any
  44a980:	ldr	x7, [sp, #24]
  44a984:	ldr	w6, [sp, #40]
  44a988:	ldr	x5, [sp, #32]
  44a98c:	ldr	w4, [sp, #84]
  44a990:	ldr	x3, [sp, #48]
  44a994:	ldr	x2, [sp, #56]
  44a998:	ldr	x1, [sp, #64]
  44a99c:	ldr	x0, [sp, #72]
  44a9a0:	bl	44a8bc <ferror@plt+0x4702c>
  44a9a4:	str	x0, [sp, #120]
  44a9a8:	ldr	x1, [sp, #120]
  44a9ac:	ldr	x0, [sp, #24]
  44a9b0:	bl	43c058 <ferror@plt+0x387c8>
  44a9b4:	str	x0, [sp, #120]
  44a9b8:	b	44ab80 <ferror@plt+0x472f0>
  44a9bc:	ldrsw	x1, [sp, #44]
  44a9c0:	ldr	x0, [sp, #72]
  44a9c4:	ldr	x0, [x0, #248]
  44a9c8:	ldr	w0, [x0, #64]
  44a9cc:	mov	w0, w0
  44a9d0:	and	x1, x1, x0
  44a9d4:	ldr	x0, [sp, #72]
  44a9d8:	ldr	x0, [x0, #248]
  44a9dc:	ldr	w0, [x0, #60]
  44a9e0:	mov	x2, #0x2                   	// #2
  44a9e4:	lsl	x0, x2, x0
  44a9e8:	cmp	x1, x0
  44a9ec:	b.ne	44aa34 <ferror@plt+0x471a4>  // b.any
  44a9f0:	ldr	x7, [sp, #24]
  44a9f4:	ldr	w6, [sp, #40]
  44a9f8:	ldr	x5, [sp, #32]
  44a9fc:	ldr	w4, [sp, #84]
  44aa00:	ldr	x3, [sp, #48]
  44aa04:	ldr	x2, [sp, #56]
  44aa08:	ldr	x1, [sp, #64]
  44aa0c:	ldr	x0, [sp, #72]
  44aa10:	bl	44a8bc <ferror@plt+0x4702c>
  44aa14:	str	x0, [sp, #120]
  44aa18:	mov	w3, #0x0                   	// #0
  44aa1c:	mov	x2, #0x0                   	// #0
  44aa20:	ldr	x1, [sp, #120]
  44aa24:	ldr	x0, [sp, #24]
  44aa28:	bl	43c0ec <ferror@plt+0x3885c>
  44aa2c:	str	x0, [sp, #120]
  44aa30:	b	44ab80 <ferror@plt+0x472f0>
  44aa34:	ldrsw	x1, [sp, #44]
  44aa38:	ldr	x0, [sp, #72]
  44aa3c:	ldr	x0, [x0, #248]
  44aa40:	ldr	w0, [x0, #64]
  44aa44:	mov	w0, w0
  44aa48:	and	x1, x1, x0
  44aa4c:	ldr	x0, [sp, #72]
  44aa50:	ldr	x0, [x0, #248]
  44aa54:	ldr	w0, [x0, #60]
  44aa58:	mov	x2, #0x3                   	// #3
  44aa5c:	lsl	x0, x2, x0
  44aa60:	cmp	x1, x0
  44aa64:	b.ne	44ab64 <ferror@plt+0x472d4>  // b.any
  44aa68:	ldr	x0, [sp, #32]
  44aa6c:	cmp	x0, #0x0
  44aa70:	b.ne	44aa7c <ferror@plt+0x471ec>  // b.any
  44aa74:	str	wzr, [sp, #116]
  44aa78:	b	44aae8 <ferror@plt+0x47258>
  44aa7c:	ldr	x0, [sp, #32]
  44aa80:	add	x0, x0, #0x10
  44aa84:	str	x0, [sp, #104]
  44aa88:	ldr	x0, [sp, #104]
  44aa8c:	ldrh	w0, [x0]
  44aa90:	str	w0, [sp, #116]
  44aa94:	str	wzr, [sp, #100]
  44aa98:	b	44aac4 <ferror@plt+0x47234>
  44aa9c:	ldr	x0, [sp, #104]
  44aaa0:	ldrh	w1, [x0, #2]
  44aaa4:	ldr	x0, [sp, #104]
  44aaa8:	strh	w1, [x0]
  44aaac:	ldr	w0, [sp, #100]
  44aab0:	add	w0, w0, #0x1
  44aab4:	str	w0, [sp, #100]
  44aab8:	ldr	x0, [sp, #104]
  44aabc:	add	x0, x0, #0x2
  44aac0:	str	x0, [sp, #104]
  44aac4:	ldr	x0, [sp, #104]
  44aac8:	ldrh	w0, [x0]
  44aacc:	cmp	w0, #0x0
  44aad0:	b.eq	44aae0 <ferror@plt+0x47250>  // b.none
  44aad4:	ldr	w0, [sp, #100]
  44aad8:	cmp	w0, #0x2
  44aadc:	b.le	44aa9c <ferror@plt+0x4720c>
  44aae0:	ldr	x0, [sp, #104]
  44aae4:	strh	wzr, [x0]
  44aae8:	ldr	x7, [sp, #24]
  44aaec:	mov	w6, #0x0                   	// #0
  44aaf0:	ldr	x5, [sp, #32]
  44aaf4:	ldr	w4, [sp, #84]
  44aaf8:	ldr	x3, [sp, #48]
  44aafc:	ldr	x2, [sp, #56]
  44ab00:	ldr	x1, [sp, #64]
  44ab04:	ldr	x0, [sp, #72]
  44ab08:	bl	44a8bc <ferror@plt+0x4702c>
  44ab0c:	str	x0, [sp, #120]
  44ab10:	ldr	x6, [sp, #24]
  44ab14:	mov	x5, #0x0                   	// #0
  44ab18:	mov	w4, #0x4                   	// #4
  44ab1c:	ldr	x3, [sp, #48]
  44ab20:	ldr	x2, [sp, #56]
  44ab24:	ldr	x1, [sp, #64]
  44ab28:	ldr	x0, [sp, #72]
  44ab2c:	bl	44ac24 <ferror@plt+0x47394>
  44ab30:	mov	x1, x0
  44ab34:	ldr	w0, [sp, #116]
  44ab38:	sub	w0, w0, #0x1
  44ab3c:	sxtw	x0, w0
  44ab40:	mov	w5, #0x0                   	// #0
  44ab44:	mov	x4, x0
  44ab48:	mov	x3, #0x0                   	// #0
  44ab4c:	mov	x2, x1
  44ab50:	ldr	x1, [sp, #120]
  44ab54:	ldr	x0, [sp, #24]
  44ab58:	bl	43c2c0 <ferror@plt+0x38a30>
  44ab5c:	str	x0, [sp, #120]
  44ab60:	b	44ab80 <ferror@plt+0x472f0>
  44ab64:	adrp	x0, 463000 <warn@@Base+0x15330>
  44ab68:	add	x0, x0, #0xac8
  44ab6c:	bl	403840 <gettext@plt>
  44ab70:	ldr	w1, [sp, #44]
  44ab74:	bl	44c650 <ferror@plt+0x48dc0>
  44ab78:	mov	x0, #0x0                   	// #0
  44ab7c:	b	44ac1c <ferror@plt+0x4738c>
  44ab80:	ldr	x0, [sp, #120]
  44ab84:	b	44ac1c <ferror@plt+0x4738c>
  44ab88:	ldr	x0, [sp, #32]
  44ab8c:	cmp	x0, #0x0
  44ab90:	b.eq	44abec <ferror@plt+0x4735c>  // b.none
  44ab94:	ldr	x0, [sp, #32]
  44ab98:	ldr	x0, [x0]
  44ab9c:	cmp	x0, #0x0
  44aba0:	b.le	44abec <ferror@plt+0x4735c>
  44aba4:	ldr	x0, [sp, #32]
  44aba8:	ldr	x0, [x0]
  44abac:	mov	x1, x0
  44abb0:	ldr	x0, [sp, #56]
  44abb4:	bl	44a7cc <ferror@plt+0x46f3c>
  44abb8:	str	x0, [sp, #88]
  44abbc:	ldr	x0, [sp, #88]
  44abc0:	ldr	x0, [x0]
  44abc4:	cmp	x0, #0x0
  44abc8:	b.eq	44abd8 <ferror@plt+0x47348>  // b.none
  44abcc:	ldr	x0, [sp, #88]
  44abd0:	ldr	x0, [x0]
  44abd4:	b	44ac1c <ferror@plt+0x4738c>
  44abd8:	mov	x2, #0x0                   	// #0
  44abdc:	ldr	x1, [sp, #88]
  44abe0:	ldr	x0, [sp, #24]
  44abe4:	bl	43bc88 <ferror@plt+0x383f8>
  44abe8:	b	44ac1c <ferror@plt+0x4738c>
  44abec:	ldr	w0, [sp, #40]
  44abf0:	cmp	w0, #0x0
  44abf4:	b.ne	44abfc <ferror@plt+0x4736c>  // b.any
  44abf8:	str	xzr, [sp, #32]
  44abfc:	ldr	x6, [sp, #24]
  44ac00:	ldr	x5, [sp, #32]
  44ac04:	ldr	w4, [sp, #44]
  44ac08:	ldr	x3, [sp, #48]
  44ac0c:	ldr	x2, [sp, #56]
  44ac10:	ldr	x1, [sp, #64]
  44ac14:	ldr	x0, [sp, #72]
  44ac18:	bl	44ac24 <ferror@plt+0x47394>
  44ac1c:	ldp	x29, x30, [sp], #128
  44ac20:	ret
  44ac24:	stp	x29, x30, [sp, #-112]!
  44ac28:	mov	x29, sp
  44ac2c:	str	x0, [sp, #72]
  44ac30:	str	x1, [sp, #64]
  44ac34:	str	x2, [sp, #56]
  44ac38:	str	x3, [sp, #48]
  44ac3c:	str	w4, [sp, #44]
  44ac40:	str	x5, [sp, #32]
  44ac44:	str	x6, [sp, #24]
  44ac48:	ldr	w0, [sp, #44]
  44ac4c:	cmp	w0, #0x0
  44ac50:	b.lt	44ac94 <ferror@plt+0x47404>  // b.tstop
  44ac54:	ldr	w0, [sp, #44]
  44ac58:	cmp	w0, #0x10
  44ac5c:	b.gt	44ac94 <ferror@plt+0x47404>
  44ac60:	ldr	x1, [sp, #56]
  44ac64:	ldrsw	x0, [sp, #44]
  44ac68:	lsl	x0, x0, #3
  44ac6c:	add	x0, x1, x0
  44ac70:	ldr	x0, [x0, #8]
  44ac74:	cmp	x0, #0x0
  44ac78:	b.eq	44ac94 <ferror@plt+0x47404>  // b.none
  44ac7c:	ldr	x1, [sp, #56]
  44ac80:	ldrsw	x0, [sp, #44]
  44ac84:	lsl	x0, x0, #3
  44ac88:	add	x0, x1, x0
  44ac8c:	ldr	x0, [x0, #8]
  44ac90:	b	44b148 <ferror@plt+0x478b8>
  44ac94:	mov	w0, #0x1                   	// #1
  44ac98:	str	w0, [sp, #100]
  44ac9c:	str	xzr, [sp, #88]
  44aca0:	ldr	w0, [sp, #44]
  44aca4:	cmp	w0, #0x10
  44aca8:	b.eq	44aefc <ferror@plt+0x4766c>  // b.none
  44acac:	ldr	w0, [sp, #44]
  44acb0:	cmp	w0, #0x10
  44acb4:	b.gt	44ae00 <ferror@plt+0x47570>
  44acb8:	ldr	w0, [sp, #44]
  44acbc:	cmp	w0, #0xf
  44acc0:	b.eq	44af88 <ferror@plt+0x476f8>  // b.none
  44acc4:	ldr	w0, [sp, #44]
  44acc8:	cmp	w0, #0xf
  44accc:	b.gt	44ae00 <ferror@plt+0x47570>
  44acd0:	ldr	w0, [sp, #44]
  44acd4:	cmp	w0, #0xe
  44acd8:	b.eq	44af64 <ferror@plt+0x476d4>  // b.none
  44acdc:	ldr	w0, [sp, #44]
  44ace0:	cmp	w0, #0xe
  44ace4:	b.gt	44ae00 <ferror@plt+0x47570>
  44ace8:	ldr	w0, [sp, #44]
  44acec:	cmp	w0, #0xd
  44acf0:	b.eq	44af40 <ferror@plt+0x476b0>  // b.none
  44acf4:	ldr	w0, [sp, #44]
  44acf8:	cmp	w0, #0xd
  44acfc:	b.gt	44ae00 <ferror@plt+0x47570>
  44ad00:	ldr	w0, [sp, #44]
  44ad04:	cmp	w0, #0xc
  44ad08:	b.eq	44af1c <ferror@plt+0x4768c>  // b.none
  44ad0c:	ldr	w0, [sp, #44]
  44ad10:	cmp	w0, #0xc
  44ad14:	b.gt	44ae00 <ferror@plt+0x47570>
  44ad18:	ldr	w0, [sp, #44]
  44ad1c:	cmp	w0, #0xa
  44ad20:	b.eq	44b084 <ferror@plt+0x477f4>  // b.none
  44ad24:	ldr	w0, [sp, #44]
  44ad28:	cmp	w0, #0xa
  44ad2c:	b.gt	44ae00 <ferror@plt+0x47570>
  44ad30:	ldr	w0, [sp, #44]
  44ad34:	cmp	w0, #0x9
  44ad38:	b.eq	44b018 <ferror@plt+0x47788>  // b.none
  44ad3c:	ldr	w0, [sp, #44]
  44ad40:	cmp	w0, #0x9
  44ad44:	b.gt	44ae00 <ferror@plt+0x47570>
  44ad48:	ldr	w0, [sp, #44]
  44ad4c:	cmp	w0, #0x8
  44ad50:	b.eq	44afac <ferror@plt+0x4771c>  // b.none
  44ad54:	ldr	w0, [sp, #44]
  44ad58:	cmp	w0, #0x8
  44ad5c:	b.gt	44ae00 <ferror@plt+0x47570>
  44ad60:	ldr	w0, [sp, #44]
  44ad64:	cmp	w0, #0x7
  44ad68:	b.eq	44aedc <ferror@plt+0x4764c>  // b.none
  44ad6c:	ldr	w0, [sp, #44]
  44ad70:	cmp	w0, #0x7
  44ad74:	b.gt	44ae00 <ferror@plt+0x47570>
  44ad78:	ldr	w0, [sp, #44]
  44ad7c:	cmp	w0, #0x6
  44ad80:	b.eq	44aebc <ferror@plt+0x4762c>  // b.none
  44ad84:	ldr	w0, [sp, #44]
  44ad88:	cmp	w0, #0x6
  44ad8c:	b.gt	44ae00 <ferror@plt+0x47570>
  44ad90:	ldr	w0, [sp, #44]
  44ad94:	cmp	w0, #0x5
  44ad98:	b.eq	44ae98 <ferror@plt+0x47608>  // b.none
  44ad9c:	ldr	w0, [sp, #44]
  44ada0:	cmp	w0, #0x5
  44ada4:	b.gt	44ae00 <ferror@plt+0x47570>
  44ada8:	ldr	w0, [sp, #44]
  44adac:	cmp	w0, #0x4
  44adb0:	b.eq	44ae74 <ferror@plt+0x475e4>  // b.none
  44adb4:	ldr	w0, [sp, #44]
  44adb8:	cmp	w0, #0x4
  44adbc:	b.gt	44ae00 <ferror@plt+0x47570>
  44adc0:	ldr	w0, [sp, #44]
  44adc4:	cmp	w0, #0x3
  44adc8:	b.eq	44ae50 <ferror@plt+0x475c0>  // b.none
  44adcc:	ldr	w0, [sp, #44]
  44add0:	cmp	w0, #0x3
  44add4:	b.gt	44ae00 <ferror@plt+0x47570>
  44add8:	ldr	w0, [sp, #44]
  44addc:	cmp	w0, #0x1
  44ade0:	b.gt	44adf4 <ferror@plt+0x47564>
  44ade4:	ldr	w0, [sp, #44]
  44ade8:	cmp	w0, #0x0
  44adec:	b.ge	44ae10 <ferror@plt+0x47580>  // b.tcont
  44adf0:	b	44ae00 <ferror@plt+0x47570>
  44adf4:	ldr	w0, [sp, #44]
  44adf8:	cmp	w0, #0x2
  44adfc:	b.eq	44ae2c <ferror@plt+0x4759c>  // b.none
  44ae00:	ldr	x0, [sp, #24]
  44ae04:	bl	43bd18 <ferror@plt+0x38488>
  44ae08:	str	x0, [sp, #104]
  44ae0c:	b	44b0e8 <ferror@plt+0x47858>
  44ae10:	ldr	x0, [sp, #24]
  44ae14:	bl	43bd18 <ferror@plt+0x38488>
  44ae18:	str	x0, [sp, #104]
  44ae1c:	adrp	x0, 463000 <warn@@Base+0x15330>
  44ae20:	add	x0, x0, #0xaf0
  44ae24:	str	x0, [sp, #88]
  44ae28:	b	44b0e8 <ferror@plt+0x47858>
  44ae2c:	mov	w2, #0x0                   	// #0
  44ae30:	mov	w1, #0x1                   	// #1
  44ae34:	ldr	x0, [sp, #24]
  44ae38:	bl	43bd44 <ferror@plt+0x384b4>
  44ae3c:	str	x0, [sp, #104]
  44ae40:	adrp	x0, 463000 <warn@@Base+0x15330>
  44ae44:	add	x0, x0, #0xaf8
  44ae48:	str	x0, [sp, #88]
  44ae4c:	b	44b0e8 <ferror@plt+0x47858>
  44ae50:	mov	w2, #0x0                   	// #0
  44ae54:	mov	w1, #0x2                   	// #2
  44ae58:	ldr	x0, [sp, #24]
  44ae5c:	bl	43bd44 <ferror@plt+0x384b4>
  44ae60:	str	x0, [sp, #104]
  44ae64:	adrp	x0, 463000 <warn@@Base+0x15330>
  44ae68:	add	x0, x0, #0xb00
  44ae6c:	str	x0, [sp, #88]
  44ae70:	b	44b0e8 <ferror@plt+0x47858>
  44ae74:	mov	w2, #0x0                   	// #0
  44ae78:	mov	w1, #0x4                   	// #4
  44ae7c:	ldr	x0, [sp, #24]
  44ae80:	bl	43bd44 <ferror@plt+0x384b4>
  44ae84:	str	x0, [sp, #104]
  44ae88:	adrp	x0, 463000 <warn@@Base+0x15330>
  44ae8c:	add	x0, x0, #0xb08
  44ae90:	str	x0, [sp, #88]
  44ae94:	b	44b0e8 <ferror@plt+0x47858>
  44ae98:	mov	w2, #0x0                   	// #0
  44ae9c:	mov	w1, #0x4                   	// #4
  44aea0:	ldr	x0, [sp, #24]
  44aea4:	bl	43bd44 <ferror@plt+0x384b4>
  44aea8:	str	x0, [sp, #104]
  44aeac:	adrp	x0, 463000 <warn@@Base+0x15330>
  44aeb0:	add	x0, x0, #0xb10
  44aeb4:	str	x0, [sp, #88]
  44aeb8:	b	44b0e8 <ferror@plt+0x47858>
  44aebc:	mov	w1, #0x4                   	// #4
  44aec0:	ldr	x0, [sp, #24]
  44aec4:	bl	43bda0 <ferror@plt+0x38510>
  44aec8:	str	x0, [sp, #104]
  44aecc:	adrp	x0, 463000 <warn@@Base+0x15330>
  44aed0:	add	x0, x0, #0xb18
  44aed4:	str	x0, [sp, #88]
  44aed8:	b	44b0e8 <ferror@plt+0x47858>
  44aedc:	mov	w1, #0x8                   	// #8
  44aee0:	ldr	x0, [sp, #24]
  44aee4:	bl	43bda0 <ferror@plt+0x38510>
  44aee8:	str	x0, [sp, #104]
  44aeec:	adrp	x0, 463000 <warn@@Base+0x15330>
  44aef0:	add	x0, x0, #0xb20
  44aef4:	str	x0, [sp, #88]
  44aef8:	b	44b0e8 <ferror@plt+0x47858>
  44aefc:	mov	w1, #0xc                   	// #12
  44af00:	ldr	x0, [sp, #24]
  44af04:	bl	43bda0 <ferror@plt+0x38510>
  44af08:	str	x0, [sp, #104]
  44af0c:	adrp	x0, 463000 <warn@@Base+0x15330>
  44af10:	add	x0, x0, #0xb28
  44af14:	str	x0, [sp, #88]
  44af18:	b	44b0e8 <ferror@plt+0x47858>
  44af1c:	mov	w2, #0x1                   	// #1
  44af20:	mov	w1, #0x1                   	// #1
  44af24:	ldr	x0, [sp, #24]
  44af28:	bl	43bd44 <ferror@plt+0x384b4>
  44af2c:	str	x0, [sp, #104]
  44af30:	adrp	x0, 463000 <warn@@Base+0x15330>
  44af34:	add	x0, x0, #0xb38
  44af38:	str	x0, [sp, #88]
  44af3c:	b	44b0e8 <ferror@plt+0x47858>
  44af40:	mov	w2, #0x1                   	// #1
  44af44:	mov	w1, #0x2                   	// #2
  44af48:	ldr	x0, [sp, #24]
  44af4c:	bl	43bd44 <ferror@plt+0x384b4>
  44af50:	str	x0, [sp, #104]
  44af54:	adrp	x0, 463000 <warn@@Base+0x15330>
  44af58:	add	x0, x0, #0xb48
  44af5c:	str	x0, [sp, #88]
  44af60:	b	44b0e8 <ferror@plt+0x47858>
  44af64:	mov	w2, #0x1                   	// #1
  44af68:	mov	w1, #0x4                   	// #4
  44af6c:	ldr	x0, [sp, #24]
  44af70:	bl	43bd44 <ferror@plt+0x384b4>
  44af74:	str	x0, [sp, #104]
  44af78:	adrp	x0, 463000 <warn@@Base+0x15330>
  44af7c:	add	x0, x0, #0xb58
  44af80:	str	x0, [sp, #88]
  44af84:	b	44b0e8 <ferror@plt+0x47858>
  44af88:	mov	w2, #0x1                   	// #1
  44af8c:	mov	w1, #0x4                   	// #4
  44af90:	ldr	x0, [sp, #24]
  44af94:	bl	43bd44 <ferror@plt+0x384b4>
  44af98:	str	x0, [sp, #104]
  44af9c:	adrp	x0, 463000 <warn@@Base+0x15330>
  44afa0:	add	x0, x0, #0xb68
  44afa4:	str	x0, [sp, #88]
  44afa8:	b	44b0e8 <ferror@plt+0x47858>
  44afac:	ldr	x0, [sp, #32]
  44afb0:	cmp	x0, #0x0
  44afb4:	b.ne	44afd4 <ferror@plt+0x47744>  // b.any
  44afb8:	mov	x3, #0x0                   	// #0
  44afbc:	mov	x2, #0x0                   	// #0
  44afc0:	mov	w1, #0x1                   	// #1
  44afc4:	ldr	x0, [sp, #24]
  44afc8:	bl	43be30 <ferror@plt+0x385a0>
  44afcc:	str	x0, [sp, #104]
  44afd0:	b	44aff4 <ferror@plt+0x47764>
  44afd4:	ldr	x5, [sp, #24]
  44afd8:	ldr	x4, [sp, #32]
  44afdc:	ldr	w3, [sp, #44]
  44afe0:	ldr	x2, [sp, #56]
  44afe4:	ldr	x1, [sp, #64]
  44afe8:	ldr	x0, [sp, #72]
  44afec:	bl	44b150 <ferror@plt+0x478c0>
  44aff0:	str	x0, [sp, #104]
  44aff4:	ldr	x1, [sp, #48]
  44aff8:	ldr	x0, [sp, #56]
  44affc:	bl	44a7cc <ferror@plt+0x46f3c>
  44b000:	str	x0, [sp, #80]
  44b004:	ldr	x0, [sp, #80]
  44b008:	ldr	x1, [sp, #104]
  44b00c:	str	x1, [x0]
  44b010:	str	wzr, [sp, #100]
  44b014:	b	44b0e8 <ferror@plt+0x47858>
  44b018:	ldr	x0, [sp, #32]
  44b01c:	cmp	x0, #0x0
  44b020:	b.ne	44b040 <ferror@plt+0x477b0>  // b.any
  44b024:	mov	x3, #0x0                   	// #0
  44b028:	mov	x2, #0x0                   	// #0
  44b02c:	mov	w1, #0x0                   	// #0
  44b030:	ldr	x0, [sp, #24]
  44b034:	bl	43be30 <ferror@plt+0x385a0>
  44b038:	str	x0, [sp, #104]
  44b03c:	b	44b060 <ferror@plt+0x477d0>
  44b040:	ldr	x5, [sp, #24]
  44b044:	ldr	x4, [sp, #32]
  44b048:	ldr	w3, [sp, #44]
  44b04c:	ldr	x2, [sp, #56]
  44b050:	ldr	x1, [sp, #64]
  44b054:	ldr	x0, [sp, #72]
  44b058:	bl	44b150 <ferror@plt+0x478c0>
  44b05c:	str	x0, [sp, #104]
  44b060:	ldr	x1, [sp, #48]
  44b064:	ldr	x0, [sp, #56]
  44b068:	bl	44a7cc <ferror@plt+0x46f3c>
  44b06c:	str	x0, [sp, #80]
  44b070:	ldr	x0, [sp, #80]
  44b074:	ldr	x1, [sp, #104]
  44b078:	str	x1, [x0]
  44b07c:	str	wzr, [sp, #100]
  44b080:	b	44b0e8 <ferror@plt+0x47858>
  44b084:	ldr	x0, [sp, #32]
  44b088:	cmp	x0, #0x0
  44b08c:	b.ne	44b0a8 <ferror@plt+0x47818>  // b.any
  44b090:	mov	x2, #0x0                   	// #0
  44b094:	mov	x1, #0x0                   	// #0
  44b098:	ldr	x0, [sp, #24]
  44b09c:	bl	43bfc8 <ferror@plt+0x38738>
  44b0a0:	str	x0, [sp, #104]
  44b0a4:	b	44b0c4 <ferror@plt+0x47834>
  44b0a8:	ldr	x4, [sp, #24]
  44b0ac:	ldr	x3, [sp, #32]
  44b0b0:	ldr	x2, [sp, #56]
  44b0b4:	ldr	x1, [sp, #64]
  44b0b8:	ldr	x0, [sp, #72]
  44b0bc:	bl	44b498 <ferror@plt+0x47c08>
  44b0c0:	str	x0, [sp, #104]
  44b0c4:	ldr	x1, [sp, #48]
  44b0c8:	ldr	x0, [sp, #56]
  44b0cc:	bl	44a7cc <ferror@plt+0x46f3c>
  44b0d0:	str	x0, [sp, #80]
  44b0d4:	ldr	x0, [sp, #80]
  44b0d8:	ldr	x1, [sp, #104]
  44b0dc:	str	x1, [x0]
  44b0e0:	str	wzr, [sp, #100]
  44b0e4:	nop
  44b0e8:	ldr	x0, [sp, #88]
  44b0ec:	cmp	x0, #0x0
  44b0f0:	b.eq	44b108 <ferror@plt+0x47878>  // b.none
  44b0f4:	ldr	x2, [sp, #104]
  44b0f8:	ldr	x1, [sp, #88]
  44b0fc:	ldr	x0, [sp, #24]
  44b100:	bl	43ca40 <ferror@plt+0x391b0>
  44b104:	str	x0, [sp, #104]
  44b108:	ldr	w0, [sp, #100]
  44b10c:	cmp	w0, #0x0
  44b110:	b.eq	44b144 <ferror@plt+0x478b4>  // b.none
  44b114:	ldr	w0, [sp, #44]
  44b118:	cmp	w0, #0x0
  44b11c:	b.lt	44b144 <ferror@plt+0x478b4>  // b.tstop
  44b120:	ldr	w0, [sp, #44]
  44b124:	cmp	w0, #0x10
  44b128:	b.gt	44b144 <ferror@plt+0x478b4>
  44b12c:	ldr	x1, [sp, #56]
  44b130:	ldrsw	x0, [sp, #44]
  44b134:	lsl	x0, x0, #3
  44b138:	add	x0, x1, x0
  44b13c:	ldr	x1, [sp, #104]
  44b140:	str	x1, [x0, #8]
  44b144:	ldr	x0, [sp, #104]
  44b148:	ldp	x29, x30, [sp], #112
  44b14c:	ret
  44b150:	stp	x29, x30, [sp, #-256]!
  44b154:	mov	x29, sp
  44b158:	str	x19, [sp, #16]
  44b15c:	str	x0, [sp, #72]
  44b160:	str	x1, [sp, #64]
  44b164:	str	x2, [sp, #56]
  44b168:	str	w3, [sp, #52]
  44b16c:	str	x4, [sp, #40]
  44b170:	str	x5, [sp, #32]
  44b174:	ldr	x0, [sp, #40]
  44b178:	ldr	x0, [x0, #24]
  44b17c:	str	x0, [sp, #200]
  44b180:	mov	w0, #0xa                   	// #10
  44b184:	str	w0, [sp, #252]
  44b188:	ldrsw	x0, [sp, #252]
  44b18c:	lsl	x0, x0, #3
  44b190:	bl	403290 <xmalloc@plt>
  44b194:	str	x0, [sp, #240]
  44b198:	str	wzr, [sp, #236]
  44b19c:	str	wzr, [sp, #232]
  44b1a0:	b	44b410 <ferror@plt+0x47b80>
  44b1a4:	str	xzr, [sp, #216]
  44b1a8:	str	xzr, [sp, #208]
  44b1ac:	ldr	x0, [sp, #64]
  44b1b0:	ldr	x1, [x0]
  44b1b4:	ldr	x0, [sp, #64]
  44b1b8:	ldr	x0, [x0, #16]
  44b1bc:	lsl	x0, x0, #3
  44b1c0:	add	x0, x1, x0
  44b1c4:	ldr	x0, [x0]
  44b1c8:	str	x0, [sp, #192]
  44b1cc:	add	x0, sp, #0x58
  44b1d0:	mov	x2, x0
  44b1d4:	ldr	x1, [sp, #192]
  44b1d8:	ldr	x0, [sp, #72]
  44b1dc:	bl	403580 <bfd_coff_get_syment@plt>
  44b1e0:	cmp	w0, #0x0
  44b1e4:	b.ne	44b21c <ferror@plt+0x4798c>  // b.any
  44b1e8:	adrp	x0, 463000 <warn@@Base+0x15330>
  44b1ec:	add	x0, x0, #0xb78
  44b1f0:	bl	403840 <gettext@plt>
  44b1f4:	mov	x19, x0
  44b1f8:	bl	403250 <bfd_get_error@plt>
  44b1fc:	bl	4036d0 <bfd_errmsg@plt>
  44b200:	mov	x1, x0
  44b204:	mov	x0, x19
  44b208:	bl	44c650 <ferror@plt+0x48dc0>
  44b20c:	ldr	x0, [sp, #240]
  44b210:	bl	403510 <free@plt>
  44b214:	mov	x0, #0x0                   	// #0
  44b218:	b	44b48c <ferror@plt+0x47bfc>
  44b21c:	ldr	x0, [sp, #64]
  44b220:	ldr	x0, [x0, #24]
  44b224:	str	x0, [sp, #184]
  44b228:	ldr	x0, [sp, #64]
  44b22c:	ldr	x0, [x0, #16]
  44b230:	add	x1, x0, #0x1
  44b234:	ldr	x0, [sp, #64]
  44b238:	str	x1, [x0, #16]
  44b23c:	ldr	x0, [sp, #64]
  44b240:	ldr	x1, [x0, #24]
  44b244:	ldrb	w0, [sp, #121]
  44b248:	add	w0, w0, #0x1
  44b24c:	sxtw	x0, w0
  44b250:	add	x1, x1, x0
  44b254:	ldr	x0, [sp, #64]
  44b258:	str	x1, [x0, #24]
  44b25c:	ldrb	w0, [sp, #121]
  44b260:	cmp	w0, #0x0
  44b264:	b.ne	44b270 <ferror@plt+0x479e0>  // b.any
  44b268:	str	xzr, [sp, #224]
  44b26c:	b	44b2cc <ferror@plt+0x47a3c>
  44b270:	add	x0, sp, #0x80
  44b274:	mov	x3, x0
  44b278:	mov	w2, #0x0                   	// #0
  44b27c:	ldr	x1, [sp, #192]
  44b280:	ldr	x0, [sp, #72]
  44b284:	bl	4034d0 <bfd_coff_get_auxent@plt>
  44b288:	cmp	w0, #0x0
  44b28c:	b.ne	44b2c4 <ferror@plt+0x47a34>  // b.any
  44b290:	adrp	x0, 463000 <warn@@Base+0x15330>
  44b294:	add	x0, x0, #0xb98
  44b298:	bl	403840 <gettext@plt>
  44b29c:	mov	x19, x0
  44b2a0:	bl	403250 <bfd_get_error@plt>
  44b2a4:	bl	4036d0 <bfd_errmsg@plt>
  44b2a8:	mov	x1, x0
  44b2ac:	mov	x0, x19
  44b2b0:	bl	44c650 <ferror@plt+0x48dc0>
  44b2b4:	ldr	x0, [sp, #240]
  44b2b8:	bl	403510 <free@plt>
  44b2bc:	mov	x0, #0x0                   	// #0
  44b2c0:	b	44b48c <ferror@plt+0x47bfc>
  44b2c4:	add	x0, sp, #0x80
  44b2c8:	str	x0, [sp, #224]
  44b2cc:	ldrb	w0, [sp, #120]
  44b2d0:	cmp	w0, #0x66
  44b2d4:	b.eq	44b334 <ferror@plt+0x47aa4>  // b.none
  44b2d8:	cmp	w0, #0x66
  44b2dc:	b.gt	44b340 <ferror@plt+0x47ab0>
  44b2e0:	cmp	w0, #0x12
  44b2e4:	b.eq	44b318 <ferror@plt+0x47a88>  // b.none
  44b2e8:	cmp	w0, #0x12
  44b2ec:	b.gt	44b340 <ferror@plt+0x47ab0>
  44b2f0:	cmp	w0, #0x8
  44b2f4:	b.eq	44b300 <ferror@plt+0x47a70>  // b.none
  44b2f8:	cmp	w0, #0xb
  44b2fc:	b.ne	44b340 <ferror@plt+0x47ab0>  // b.any
  44b300:	ldr	x0, [sp, #192]
  44b304:	bl	44a78c <ferror@plt+0x46efc>
  44b308:	lsl	x0, x0, #3
  44b30c:	str	x0, [sp, #216]
  44b310:	str	xzr, [sp, #208]
  44b314:	b	44b340 <ferror@plt+0x47ab0>
  44b318:	ldr	x0, [sp, #192]
  44b31c:	bl	44a78c <ferror@plt+0x46efc>
  44b320:	str	x0, [sp, #216]
  44b324:	ldrh	w0, [sp, #138]
  44b328:	and	x0, x0, #0xffff
  44b32c:	str	x0, [sp, #208]
  44b330:	b	44b340 <ferror@plt+0x47ab0>
  44b334:	mov	w0, #0x1                   	// #1
  44b338:	str	w0, [sp, #232]
  44b33c:	nop
  44b340:	ldr	w0, [sp, #232]
  44b344:	cmp	w0, #0x0
  44b348:	b.ne	44b410 <ferror@plt+0x47b80>  // b.any
  44b34c:	ldrh	w0, [sp, #118]
  44b350:	ldr	x7, [sp, #32]
  44b354:	mov	w6, #0x1                   	// #1
  44b358:	ldr	x5, [sp, #224]
  44b35c:	mov	w4, w0
  44b360:	ldr	x3, [sp, #184]
  44b364:	ldr	x2, [sp, #56]
  44b368:	ldr	x1, [sp, #64]
  44b36c:	ldr	x0, [sp, #72]
  44b370:	bl	44a8bc <ferror@plt+0x4702c>
  44b374:	str	x0, [sp, #176]
  44b378:	ldr	x0, [sp, #192]
  44b37c:	bl	44a7b4 <ferror@plt+0x46f24>
  44b380:	mov	w5, #0x0                   	// #0
  44b384:	ldr	x4, [sp, #208]
  44b388:	ldr	x3, [sp, #216]
  44b38c:	ldr	x2, [sp, #176]
  44b390:	mov	x1, x0
  44b394:	ldr	x0, [sp, #32]
  44b398:	bl	43c7a4 <ferror@plt+0x38f14>
  44b39c:	str	x0, [sp, #168]
  44b3a0:	ldr	x0, [sp, #168]
  44b3a4:	cmp	x0, #0x0
  44b3a8:	b.ne	44b3b4 <ferror@plt+0x47b24>  // b.any
  44b3ac:	mov	x0, #0x0                   	// #0
  44b3b0:	b	44b48c <ferror@plt+0x47bfc>
  44b3b4:	ldr	w0, [sp, #236]
  44b3b8:	add	w0, w0, #0x1
  44b3bc:	ldr	w1, [sp, #252]
  44b3c0:	cmp	w1, w0
  44b3c4:	b.gt	44b3ec <ferror@plt+0x47b5c>
  44b3c8:	ldr	w0, [sp, #252]
  44b3cc:	add	w0, w0, #0xa
  44b3d0:	str	w0, [sp, #252]
  44b3d4:	ldrsw	x0, [sp, #252]
  44b3d8:	lsl	x0, x0, #3
  44b3dc:	mov	x1, x0
  44b3e0:	ldr	x0, [sp, #240]
  44b3e4:	bl	4031e0 <xrealloc@plt>
  44b3e8:	str	x0, [sp, #240]
  44b3ec:	ldrsw	x0, [sp, #236]
  44b3f0:	lsl	x0, x0, #3
  44b3f4:	ldr	x1, [sp, #240]
  44b3f8:	add	x0, x1, x0
  44b3fc:	ldr	x1, [sp, #168]
  44b400:	str	x1, [x0]
  44b404:	ldr	w0, [sp, #236]
  44b408:	add	w0, w0, #0x1
  44b40c:	str	w0, [sp, #236]
  44b410:	ldr	w0, [sp, #232]
  44b414:	cmp	w0, #0x0
  44b418:	b.ne	44b448 <ferror@plt+0x47bb8>  // b.any
  44b41c:	ldr	x0, [sp, #64]
  44b420:	ldr	x0, [x0, #24]
  44b424:	ldr	x1, [sp, #200]
  44b428:	cmp	x1, x0
  44b42c:	b.le	44b448 <ferror@plt+0x47bb8>
  44b430:	ldr	x0, [sp, #64]
  44b434:	ldr	x1, [x0, #16]
  44b438:	ldr	x0, [sp, #64]
  44b43c:	ldr	x0, [x0, #8]
  44b440:	cmp	x1, x0
  44b444:	b.lt	44b1a4 <ferror@plt+0x47914>  // b.tstop
  44b448:	ldrsw	x0, [sp, #236]
  44b44c:	lsl	x0, x0, #3
  44b450:	ldr	x1, [sp, #240]
  44b454:	add	x0, x1, x0
  44b458:	str	xzr, [x0]
  44b45c:	ldr	w0, [sp, #52]
  44b460:	cmp	w0, #0x8
  44b464:	cset	w0, eq  // eq = none
  44b468:	and	w0, w0, #0xff
  44b46c:	mov	w1, w0
  44b470:	ldr	x0, [sp, #40]
  44b474:	ldrh	w0, [x0, #10]
  44b478:	and	x0, x0, #0xffff
  44b47c:	ldr	x3, [sp, #240]
  44b480:	mov	x2, x0
  44b484:	ldr	x0, [sp, #32]
  44b488:	bl	43be30 <ferror@plt+0x385a0>
  44b48c:	ldr	x19, [sp, #16]
  44b490:	ldp	x29, x30, [sp], #256
  44b494:	ret
  44b498:	stp	x29, x30, [sp, #-176]!
  44b49c:	mov	x29, sp
  44b4a0:	str	x19, [sp, #16]
  44b4a4:	str	x0, [sp, #72]
  44b4a8:	str	x1, [sp, #64]
  44b4ac:	str	x2, [sp, #56]
  44b4b0:	str	x3, [sp, #48]
  44b4b4:	str	x4, [sp, #40]
  44b4b8:	ldr	x0, [sp, #48]
  44b4bc:	ldr	x0, [x0, #24]
  44b4c0:	str	x0, [sp, #136]
  44b4c4:	mov	w0, #0xa                   	// #10
  44b4c8:	str	w0, [sp, #172]
  44b4cc:	ldrsw	x0, [sp, #172]
  44b4d0:	lsl	x0, x0, #3
  44b4d4:	bl	403290 <xmalloc@plt>
  44b4d8:	str	x0, [sp, #160]
  44b4dc:	ldrsw	x0, [sp, #172]
  44b4e0:	lsl	x0, x0, #3
  44b4e4:	bl	403290 <xmalloc@plt>
  44b4e8:	str	x0, [sp, #152]
  44b4ec:	str	wzr, [sp, #148]
  44b4f0:	str	wzr, [sp, #144]
  44b4f4:	b	44b668 <ferror@plt+0x47dd8>
  44b4f8:	ldr	x0, [sp, #64]
  44b4fc:	ldr	x1, [x0]
  44b500:	ldr	x0, [sp, #64]
  44b504:	ldr	x0, [x0, #16]
  44b508:	lsl	x0, x0, #3
  44b50c:	add	x0, x1, x0
  44b510:	ldr	x0, [x0]
  44b514:	str	x0, [sp, #128]
  44b518:	add	x0, sp, #0x58
  44b51c:	mov	x2, x0
  44b520:	ldr	x1, [sp, #128]
  44b524:	ldr	x0, [sp, #72]
  44b528:	bl	403580 <bfd_coff_get_syment@plt>
  44b52c:	cmp	w0, #0x0
  44b530:	b.ne	44b570 <ferror@plt+0x47ce0>  // b.any
  44b534:	adrp	x0, 463000 <warn@@Base+0x15330>
  44b538:	add	x0, x0, #0xb78
  44b53c:	bl	403840 <gettext@plt>
  44b540:	mov	x19, x0
  44b544:	bl	403250 <bfd_get_error@plt>
  44b548:	bl	4036d0 <bfd_errmsg@plt>
  44b54c:	mov	x1, x0
  44b550:	mov	x0, x19
  44b554:	bl	44c650 <ferror@plt+0x48dc0>
  44b558:	ldr	x0, [sp, #160]
  44b55c:	bl	403510 <free@plt>
  44b560:	ldr	x0, [sp, #152]
  44b564:	bl	403510 <free@plt>
  44b568:	mov	x0, #0x0                   	// #0
  44b56c:	b	44b6c4 <ferror@plt+0x47e34>
  44b570:	ldr	x0, [sp, #64]
  44b574:	ldr	x0, [x0, #16]
  44b578:	add	x1, x0, #0x1
  44b57c:	ldr	x0, [sp, #64]
  44b580:	str	x1, [x0, #16]
  44b584:	ldr	x0, [sp, #64]
  44b588:	ldr	x1, [x0, #24]
  44b58c:	ldrb	w0, [sp, #121]
  44b590:	add	w0, w0, #0x1
  44b594:	sxtw	x0, w0
  44b598:	add	x1, x1, x0
  44b59c:	ldr	x0, [sp, #64]
  44b5a0:	str	x1, [x0, #24]
  44b5a4:	ldrb	w0, [sp, #120]
  44b5a8:	cmp	w0, #0x10
  44b5ac:	b.eq	44b5bc <ferror@plt+0x47d2c>  // b.none
  44b5b0:	cmp	w0, #0x66
  44b5b4:	b.eq	44b65c <ferror@plt+0x47dcc>  // b.none
  44b5b8:	b	44b668 <ferror@plt+0x47dd8>
  44b5bc:	ldr	w0, [sp, #148]
  44b5c0:	add	w0, w0, #0x1
  44b5c4:	ldr	w1, [sp, #172]
  44b5c8:	cmp	w1, w0
  44b5cc:	b.gt	44b60c <ferror@plt+0x47d7c>
  44b5d0:	ldr	w0, [sp, #172]
  44b5d4:	add	w0, w0, #0xa
  44b5d8:	str	w0, [sp, #172]
  44b5dc:	ldrsw	x0, [sp, #172]
  44b5e0:	lsl	x0, x0, #3
  44b5e4:	mov	x1, x0
  44b5e8:	ldr	x0, [sp, #160]
  44b5ec:	bl	4031e0 <xrealloc@plt>
  44b5f0:	str	x0, [sp, #160]
  44b5f4:	ldrsw	x0, [sp, #172]
  44b5f8:	lsl	x0, x0, #3
  44b5fc:	mov	x1, x0
  44b600:	ldr	x0, [sp, #152]
  44b604:	bl	4031e0 <xrealloc@plt>
  44b608:	str	x0, [sp, #152]
  44b60c:	ldrsw	x0, [sp, #148]
  44b610:	lsl	x0, x0, #3
  44b614:	ldr	x1, [sp, #160]
  44b618:	add	x19, x1, x0
  44b61c:	ldr	x0, [sp, #128]
  44b620:	bl	44a7b4 <ferror@plt+0x46f24>
  44b624:	str	x0, [x19]
  44b628:	ldr	x0, [sp, #128]
  44b62c:	bl	44a78c <ferror@plt+0x46efc>
  44b630:	mov	x2, x0
  44b634:	ldrsw	x0, [sp, #148]
  44b638:	lsl	x0, x0, #3
  44b63c:	ldr	x1, [sp, #152]
  44b640:	add	x0, x1, x0
  44b644:	mov	x1, x2
  44b648:	str	x1, [x0]
  44b64c:	ldr	w0, [sp, #148]
  44b650:	add	w0, w0, #0x1
  44b654:	str	w0, [sp, #148]
  44b658:	b	44b668 <ferror@plt+0x47dd8>
  44b65c:	mov	w0, #0x1                   	// #1
  44b660:	str	w0, [sp, #144]
  44b664:	nop
  44b668:	ldr	w0, [sp, #144]
  44b66c:	cmp	w0, #0x0
  44b670:	b.ne	44b6a0 <ferror@plt+0x47e10>  // b.any
  44b674:	ldr	x0, [sp, #64]
  44b678:	ldr	x0, [x0, #24]
  44b67c:	ldr	x1, [sp, #136]
  44b680:	cmp	x1, x0
  44b684:	b.le	44b6a0 <ferror@plt+0x47e10>
  44b688:	ldr	x0, [sp, #64]
  44b68c:	ldr	x1, [x0, #16]
  44b690:	ldr	x0, [sp, #64]
  44b694:	ldr	x0, [x0, #8]
  44b698:	cmp	x1, x0
  44b69c:	b.lt	44b4f8 <ferror@plt+0x47c68>  // b.tstop
  44b6a0:	ldrsw	x0, [sp, #148]
  44b6a4:	lsl	x0, x0, #3
  44b6a8:	ldr	x1, [sp, #160]
  44b6ac:	add	x0, x1, x0
  44b6b0:	str	xzr, [x0]
  44b6b4:	ldr	x2, [sp, #152]
  44b6b8:	ldr	x1, [sp, #160]
  44b6bc:	ldr	x0, [sp, #40]
  44b6c0:	bl	43bfc8 <ferror@plt+0x38738>
  44b6c4:	ldr	x19, [sp, #16]
  44b6c8:	ldp	x29, x30, [sp], #176
  44b6cc:	ret
  44b6d0:	stp	x29, x30, [sp, #-112]!
  44b6d4:	mov	x29, sp
  44b6d8:	stp	x19, x20, [sp, #16]
  44b6dc:	str	x0, [sp, #88]
  44b6e0:	str	x1, [sp, #80]
  44b6e4:	str	x2, [sp, #72]
  44b6e8:	str	x3, [sp, #64]
  44b6ec:	str	x4, [sp, #56]
  44b6f0:	str	x5, [sp, #48]
  44b6f4:	str	x6, [sp, #40]
  44b6f8:	str	w7, [sp, #36]
  44b6fc:	ldr	x0, [sp, #56]
  44b700:	ldrb	w0, [x0, #32]
  44b704:	cmp	w0, #0x7f
  44b708:	b.eq	44b804 <ferror@plt+0x47f74>  // b.none
  44b70c:	cmp	w0, #0x7f
  44b710:	b.gt	44b9c8 <ferror@plt+0x48138>
  44b714:	cmp	w0, #0x11
  44b718:	b.eq	44b90c <ferror@plt+0x4807c>  // b.none
  44b71c:	cmp	w0, #0x11
  44b720:	b.gt	44b9c8 <ferror@plt+0x48138>
  44b724:	cmp	w0, #0xf
  44b728:	b.eq	44b978 <ferror@plt+0x480e8>  // b.none
  44b72c:	cmp	w0, #0xf
  44b730:	b.gt	44b9c8 <ferror@plt+0x48138>
  44b734:	cmp	w0, #0xd
  44b738:	b.eq	44b948 <ferror@plt+0x480b8>  // b.none
  44b73c:	cmp	w0, #0xd
  44b740:	b.gt	44b9c8 <ferror@plt+0x48138>
  44b744:	cmp	w0, #0xc
  44b748:	b.eq	44b978 <ferror@plt+0x480e8>  // b.none
  44b74c:	cmp	w0, #0xc
  44b750:	b.gt	44b9c8 <ferror@plt+0x48138>
  44b754:	cmp	w0, #0xa
  44b758:	b.eq	44b978 <ferror@plt+0x480e8>  // b.none
  44b75c:	cmp	w0, #0xa
  44b760:	b.gt	44b9c8 <ferror@plt+0x48138>
  44b764:	cmp	w0, #0x9
  44b768:	b.eq	44b8d0 <ferror@plt+0x48040>  // b.none
  44b76c:	cmp	w0, #0x9
  44b770:	b.gt	44b9c8 <ferror@plt+0x48138>
  44b774:	cmp	w0, #0x6
  44b778:	b.eq	44b9d0 <ferror@plt+0x48140>  // b.none
  44b77c:	cmp	w0, #0x6
  44b780:	b.gt	44b9c8 <ferror@plt+0x48138>
  44b784:	cmp	w0, #0x4
  44b788:	b.eq	44b894 <ferror@plt+0x48004>  // b.none
  44b78c:	cmp	w0, #0x4
  44b790:	b.gt	44b9c8 <ferror@plt+0x48138>
  44b794:	cmp	w0, #0x3
  44b798:	b.eq	44b840 <ferror@plt+0x47fb0>  // b.none
  44b79c:	cmp	w0, #0x3
  44b7a0:	b.gt	44b9c8 <ferror@plt+0x48138>
  44b7a4:	cmp	w0, #0x2
  44b7a8:	b.eq	44b804 <ferror@plt+0x47f74>  // b.none
  44b7ac:	cmp	w0, #0x2
  44b7b0:	b.gt	44b9c8 <ferror@plt+0x48138>
  44b7b4:	cmp	w0, #0x0
  44b7b8:	b.eq	44b9d8 <ferror@plt+0x48148>  // b.none
  44b7bc:	cmp	w0, #0x1
  44b7c0:	b.eq	44b7c8 <ferror@plt+0x47f38>  // b.none
  44b7c4:	b	44b9c8 <ferror@plt+0x48138>
  44b7c8:	ldr	x0, [sp, #72]
  44b7cc:	bl	44a7b4 <ferror@plt+0x46f24>
  44b7d0:	mov	x19, x0
  44b7d4:	ldr	x0, [sp, #72]
  44b7d8:	bl	44a78c <ferror@plt+0x46efc>
  44b7dc:	mov	x4, x0
  44b7e0:	mov	w3, #0x4                   	// #4
  44b7e4:	ldr	x2, [sp, #40]
  44b7e8:	mov	x1, x19
  44b7ec:	ldr	x0, [sp, #48]
  44b7f0:	bl	43baac <ferror@plt+0x3821c>
  44b7f4:	cmp	w0, #0x0
  44b7f8:	b.ne	44b9e0 <ferror@plt+0x48150>  // b.any
  44b7fc:	mov	w0, #0x0                   	// #0
  44b800:	b	44ba18 <ferror@plt+0x48188>
  44b804:	ldr	x0, [sp, #72]
  44b808:	bl	44a7b4 <ferror@plt+0x46f24>
  44b80c:	mov	x19, x0
  44b810:	ldr	x0, [sp, #72]
  44b814:	bl	44a78c <ferror@plt+0x46efc>
  44b818:	mov	x4, x0
  44b81c:	mov	w3, #0x1                   	// #1
  44b820:	ldr	x2, [sp, #40]
  44b824:	mov	x1, x19
  44b828:	ldr	x0, [sp, #48]
  44b82c:	bl	43baac <ferror@plt+0x3821c>
  44b830:	cmp	w0, #0x0
  44b834:	b.ne	44b9e8 <ferror@plt+0x48158>  // b.any
  44b838:	mov	w0, #0x0                   	// #0
  44b83c:	b	44ba18 <ferror@plt+0x48188>
  44b840:	ldr	x0, [sp, #72]
  44b844:	bl	44a7b4 <ferror@plt+0x46f24>
  44b848:	mov	x20, x0
  44b84c:	ldr	w0, [sp, #36]
  44b850:	cmp	w0, #0x0
  44b854:	b.eq	44b860 <ferror@plt+0x47fd0>  // b.none
  44b858:	mov	w19, #0x3                   	// #3
  44b85c:	b	44b864 <ferror@plt+0x47fd4>
  44b860:	mov	w19, #0x2                   	// #2
  44b864:	ldr	x0, [sp, #72]
  44b868:	bl	44a78c <ferror@plt+0x46efc>
  44b86c:	mov	x4, x0
  44b870:	mov	w3, w19
  44b874:	ldr	x2, [sp, #40]
  44b878:	mov	x1, x20
  44b87c:	ldr	x0, [sp, #48]
  44b880:	bl	43baac <ferror@plt+0x3821c>
  44b884:	cmp	w0, #0x0
  44b888:	b.ne	44b9f0 <ferror@plt+0x48160>  // b.any
  44b88c:	mov	w0, #0x0                   	// #0
  44b890:	b	44ba18 <ferror@plt+0x48188>
  44b894:	ldr	x0, [sp, #72]
  44b898:	bl	44a7b4 <ferror@plt+0x46f24>
  44b89c:	mov	x19, x0
  44b8a0:	ldr	x0, [sp, #72]
  44b8a4:	bl	44a78c <ferror@plt+0x46efc>
  44b8a8:	mov	x4, x0
  44b8ac:	mov	w3, #0x5                   	// #5
  44b8b0:	ldr	x2, [sp, #40]
  44b8b4:	mov	x1, x19
  44b8b8:	ldr	x0, [sp, #48]
  44b8bc:	bl	43baac <ferror@plt+0x3821c>
  44b8c0:	cmp	w0, #0x0
  44b8c4:	b.ne	44b9f8 <ferror@plt+0x48168>  // b.any
  44b8c8:	mov	w0, #0x0                   	// #0
  44b8cc:	b	44ba18 <ferror@plt+0x48188>
  44b8d0:	ldr	x0, [sp, #72]
  44b8d4:	bl	44a7b4 <ferror@plt+0x46f24>
  44b8d8:	mov	x19, x0
  44b8dc:	ldr	x0, [sp, #72]
  44b8e0:	bl	44a78c <ferror@plt+0x46efc>
  44b8e4:	mov	x4, x0
  44b8e8:	mov	w3, #0x1                   	// #1
  44b8ec:	ldr	x2, [sp, #40]
  44b8f0:	mov	x1, x19
  44b8f4:	ldr	x0, [sp, #48]
  44b8f8:	bl	43b380 <ferror@plt+0x37af0>
  44b8fc:	cmp	w0, #0x0
  44b900:	b.ne	44ba00 <ferror@plt+0x48170>  // b.any
  44b904:	mov	w0, #0x0                   	// #0
  44b908:	b	44ba18 <ferror@plt+0x48188>
  44b90c:	ldr	x0, [sp, #72]
  44b910:	bl	44a7b4 <ferror@plt+0x46f24>
  44b914:	mov	x19, x0
  44b918:	ldr	x0, [sp, #72]
  44b91c:	bl	44a78c <ferror@plt+0x46efc>
  44b920:	mov	x4, x0
  44b924:	mov	w3, #0x2                   	// #2
  44b928:	ldr	x2, [sp, #40]
  44b92c:	mov	x1, x19
  44b930:	ldr	x0, [sp, #48]
  44b934:	bl	43b380 <ferror@plt+0x37af0>
  44b938:	cmp	w0, #0x0
  44b93c:	b.ne	44ba08 <ferror@plt+0x48178>  // b.any
  44b940:	mov	w0, #0x0                   	// #0
  44b944:	b	44ba18 <ferror@plt+0x48188>
  44b948:	ldr	x0, [sp, #72]
  44b94c:	bl	44a7b4 <ferror@plt+0x46f24>
  44b950:	ldr	x2, [sp, #40]
  44b954:	mov	x1, x0
  44b958:	ldr	x0, [sp, #48]
  44b95c:	bl	43ca40 <ferror@plt+0x391b0>
  44b960:	str	x0, [sp, #40]
  44b964:	ldr	x0, [sp, #40]
  44b968:	cmp	x0, #0x0
  44b96c:	b.ne	44ba10 <ferror@plt+0x48180>  // b.any
  44b970:	mov	w0, #0x0                   	// #0
  44b974:	b	44ba18 <ferror@plt+0x48188>
  44b978:	ldr	x0, [sp, #72]
  44b97c:	bl	44a7b4 <ferror@plt+0x46f24>
  44b980:	ldr	x2, [sp, #40]
  44b984:	mov	x1, x0
  44b988:	ldr	x0, [sp, #48]
  44b98c:	bl	43cb70 <ferror@plt+0x392e0>
  44b990:	str	x0, [sp, #40]
  44b994:	ldr	x0, [sp, #40]
  44b998:	cmp	x0, #0x0
  44b99c:	b.ne	44b9a8 <ferror@plt+0x48118>  // b.any
  44b9a0:	mov	w0, #0x0                   	// #0
  44b9a4:	b	44ba18 <ferror@plt+0x48188>
  44b9a8:	ldr	x1, [sp, #64]
  44b9ac:	ldr	x0, [sp, #80]
  44b9b0:	bl	44a7cc <ferror@plt+0x46f3c>
  44b9b4:	str	x0, [sp, #104]
  44b9b8:	ldr	x0, [sp, #104]
  44b9bc:	ldr	x1, [sp, #40]
  44b9c0:	str	x1, [x0]
  44b9c4:	b	44ba14 <ferror@plt+0x48184>
  44b9c8:	nop
  44b9cc:	b	44ba14 <ferror@plt+0x48184>
  44b9d0:	nop
  44b9d4:	b	44ba14 <ferror@plt+0x48184>
  44b9d8:	nop
  44b9dc:	b	44ba14 <ferror@plt+0x48184>
  44b9e0:	nop
  44b9e4:	b	44ba14 <ferror@plt+0x48184>
  44b9e8:	nop
  44b9ec:	b	44ba14 <ferror@plt+0x48184>
  44b9f0:	nop
  44b9f4:	b	44ba14 <ferror@plt+0x48184>
  44b9f8:	nop
  44b9fc:	b	44ba14 <ferror@plt+0x48184>
  44ba00:	nop
  44ba04:	b	44ba14 <ferror@plt+0x48184>
  44ba08:	nop
  44ba0c:	b	44ba14 <ferror@plt+0x48184>
  44ba10:	nop
  44ba14:	mov	w0, #0x1                   	// #1
  44ba18:	ldp	x19, x20, [sp, #16]
  44ba1c:	ldp	x29, x30, [sp], #112
  44ba20:	ret
  44ba24:	sub	sp, sp, #0x10
  44ba28:	str	w0, [sp, #12]
  44ba2c:	ldr	w0, [sp, #12]
  44ba30:	cmp	w0, #0x2
  44ba34:	b.eq	44ba44 <ferror@plt+0x481b4>  // b.none
  44ba38:	ldr	w0, [sp, #12]
  44ba3c:	cmp	w0, #0x7f
  44ba40:	b.ne	44ba4c <ferror@plt+0x481bc>  // b.any
  44ba44:	mov	w0, #0x1                   	// #1
  44ba48:	b	44ba54 <ferror@plt+0x481c4>
  44ba4c:	nop
  44ba50:	mov	w0, #0x0                   	// #0
  44ba54:	add	sp, sp, #0x10
  44ba58:	ret
  44ba5c:	stp	x29, x30, [sp, #-432]!
  44ba60:	mov	x29, sp
  44ba64:	str	x19, [sp, #16]
  44ba68:	str	x0, [sp, #56]
  44ba6c:	str	x1, [sp, #48]
  44ba70:	str	x2, [sp, #40]
  44ba74:	str	x3, [sp, #32]
  44ba78:	ldr	x0, [sp, #48]
  44ba7c:	str	x0, [sp, #288]
  44ba80:	ldr	x0, [sp, #40]
  44ba84:	str	x0, [sp, #296]
  44ba88:	str	xzr, [sp, #304]
  44ba8c:	str	xzr, [sp, #312]
  44ba90:	str	xzr, [sp, #144]
  44ba94:	str	wzr, [sp, #428]
  44ba98:	b	44bab8 <ferror@plt+0x48228>
  44ba9c:	ldrsw	x0, [sp, #428]
  44baa0:	lsl	x0, x0, #3
  44baa4:	add	x1, sp, #0x98
  44baa8:	str	xzr, [x1, x0]
  44baac:	ldr	w0, [sp, #428]
  44bab0:	add	w0, w0, #0x1
  44bab4:	str	w0, [sp, #428]
  44bab8:	ldr	w0, [sp, #428]
  44babc:	cmp	w0, #0x10
  44bac0:	b.le	44ba9c <ferror@plt+0x4820c>
  44bac4:	mov	x0, #0xffffffffffffffff    	// #-1
  44bac8:	str	x0, [sp, #416]
  44bacc:	str	xzr, [sp, #408]
  44bad0:	str	wzr, [sp, #404]
  44bad4:	str	wzr, [sp, #400]
  44bad8:	str	xzr, [sp, #392]
  44badc:	str	xzr, [sp, #384]
  44bae0:	str	wzr, [sp, #380]
  44bae4:	b	44c1ac <ferror@plt+0x4891c>
  44bae8:	ldr	x0, [sp, #304]
  44baec:	lsl	x0, x0, #3
  44baf0:	ldr	x1, [sp, #48]
  44baf4:	add	x0, x1, x0
  44baf8:	ldr	x0, [x0]
  44bafc:	str	x0, [sp, #352]
  44bb00:	add	x0, sp, #0x40
  44bb04:	mov	x2, x0
  44bb08:	ldr	x1, [sp, #352]
  44bb0c:	ldr	x0, [sp, #56]
  44bb10:	bl	403580 <bfd_coff_get_syment@plt>
  44bb14:	cmp	w0, #0x0
  44bb18:	b.ne	44bb48 <ferror@plt+0x482b8>  // b.any
  44bb1c:	adrp	x0, 463000 <warn@@Base+0x15330>
  44bb20:	add	x0, x0, #0xb78
  44bb24:	bl	403840 <gettext@plt>
  44bb28:	mov	x19, x0
  44bb2c:	bl	403250 <bfd_get_error@plt>
  44bb30:	bl	4036d0 <bfd_errmsg@plt>
  44bb34:	mov	x1, x0
  44bb38:	mov	x0, x19
  44bb3c:	bl	44c650 <ferror@plt+0x48dc0>
  44bb40:	mov	w0, #0x0                   	// #0
  44bb44:	b	44c1c0 <ferror@plt+0x48930>
  44bb48:	ldr	x0, [sp, #352]
  44bb4c:	bl	44a7b4 <ferror@plt+0x46f24>
  44bb50:	str	x0, [sp, #344]
  44bb54:	ldr	x0, [sp, #312]
  44bb58:	str	x0, [sp, #336]
  44bb5c:	ldr	x0, [sp, #304]
  44bb60:	add	x0, x0, #0x1
  44bb64:	str	x0, [sp, #304]
  44bb68:	ldr	x1, [sp, #312]
  44bb6c:	ldrb	w0, [sp, #97]
  44bb70:	add	w0, w0, #0x1
  44bb74:	sxtw	x0, w0
  44bb78:	add	x0, x1, x0
  44bb7c:	str	x0, [sp, #312]
  44bb80:	ldrb	w0, [sp, #97]
  44bb84:	cmp	w0, #0x0
  44bb88:	b.ne	44bb94 <ferror@plt+0x48304>  // b.any
  44bb8c:	str	xzr, [sp, #368]
  44bb90:	b	44bbe8 <ferror@plt+0x48358>
  44bb94:	add	x0, sp, #0x68
  44bb98:	mov	x3, x0
  44bb9c:	mov	w2, #0x0                   	// #0
  44bba0:	ldr	x1, [sp, #352]
  44bba4:	ldr	x0, [sp, #56]
  44bba8:	bl	4034d0 <bfd_coff_get_auxent@plt>
  44bbac:	cmp	w0, #0x0
  44bbb0:	b.ne	44bbe0 <ferror@plt+0x48350>  // b.any
  44bbb4:	adrp	x0, 463000 <warn@@Base+0x15330>
  44bbb8:	add	x0, x0, #0xb98
  44bbbc:	bl	403840 <gettext@plt>
  44bbc0:	mov	x19, x0
  44bbc4:	bl	403250 <bfd_get_error@plt>
  44bbc8:	bl	4036d0 <bfd_errmsg@plt>
  44bbcc:	mov	x1, x0
  44bbd0:	mov	x0, x19
  44bbd4:	bl	44c650 <ferror@plt+0x48dc0>
  44bbd8:	mov	w0, #0x0                   	// #0
  44bbdc:	b	44c1c0 <ferror@plt+0x48930>
  44bbe0:	add	x0, sp, #0x68
  44bbe4:	str	x0, [sp, #368]
  44bbe8:	ldr	x1, [sp, #336]
  44bbec:	ldr	x0, [sp, #416]
  44bbf0:	cmp	x1, x0
  44bbf4:	b.ne	44bc24 <ferror@plt+0x48394>  // b.any
  44bbf8:	ldrb	w0, [sp, #96]
  44bbfc:	cmp	w0, #0x67
  44bc00:	b.eq	44bc24 <ferror@plt+0x48394>  // b.none
  44bc04:	adrp	x0, 463000 <warn@@Base+0x15330>
  44bc08:	add	x1, x0, #0xbb8
  44bc0c:	ldr	x0, [sp, #32]
  44bc10:	bl	43afdc <ferror@plt+0x3774c>
  44bc14:	cmp	w0, #0x0
  44bc18:	b.ne	44bc24 <ferror@plt+0x48394>  // b.any
  44bc1c:	mov	w0, #0x0                   	// #0
  44bc20:	b	44c1c0 <ferror@plt+0x48930>
  44bc24:	ldrb	w0, [sp, #96]
  44bc28:	cmp	w0, #0xff
  44bc2c:	b.eq	44c178 <ferror@plt+0x488e8>  // b.none
  44bc30:	cmp	w0, #0xff
  44bc34:	b.gt	44c0f0 <ferror@plt+0x48860>
  44bc38:	cmp	w0, #0x7f
  44bc3c:	b.eq	44bcfc <ferror@plt+0x4846c>  // b.none
  44bc40:	cmp	w0, #0x7f
  44bc44:	b.gt	44c0f0 <ferror@plt+0x48860>
  44bc48:	cmp	w0, #0x6a
  44bc4c:	b.gt	44c0f0 <ferror@plt+0x48860>
  44bc50:	cmp	w0, #0x68
  44bc54:	b.ge	44c178 <ferror@plt+0x488e8>  // b.tcont
  44bc58:	cmp	w0, #0x67
  44bc5c:	b.eq	44bccc <ferror@plt+0x4843c>  // b.none
  44bc60:	cmp	w0, #0x67
  44bc64:	b.gt	44c0f0 <ferror@plt+0x48860>
  44bc68:	cmp	w0, #0x65
  44bc6c:	b.eq	44be1c <ferror@plt+0x4858c>  // b.none
  44bc70:	cmp	w0, #0x65
  44bc74:	b.gt	44c0f0 <ferror@plt+0x48860>
  44bc78:	cmp	w0, #0x64
  44bc7c:	b.eq	44c078 <ferror@plt+0x487e8>  // b.none
  44bc80:	cmp	w0, #0x64
  44bc84:	b.gt	44c0f0 <ferror@plt+0x48860>
  44bc88:	cmp	w0, #0xe
  44bc8c:	b.eq	44c178 <ferror@plt+0x488e8>  // b.none
  44bc90:	cmp	w0, #0xe
  44bc94:	b.gt	44c0f0 <ferror@plt+0x48860>
  44bc98:	cmp	w0, #0x7
  44bc9c:	b.eq	44c178 <ferror@plt+0x488e8>  // b.none
  44bca0:	cmp	w0, #0x7
  44bca4:	b.gt	44c0f0 <ferror@plt+0x48860>
  44bca8:	cmp	w0, #0x5
  44bcac:	b.eq	44c178 <ferror@plt+0x488e8>  // b.none
  44bcb0:	cmp	w0, #0x5
  44bcb4:	b.gt	44c0f0 <ferror@plt+0x48860>
  44bcb8:	cmp	w0, #0x2
  44bcbc:	b.eq	44bcfc <ferror@plt+0x4846c>  // b.none
  44bcc0:	cmp	w0, #0x3
  44bcc4:	b.eq	44bcf0 <ferror@plt+0x48460>  // b.none
  44bcc8:	b	44c0f0 <ferror@plt+0x48860>
  44bccc:	ldr	x0, [sp, #80]
  44bcd0:	str	x0, [sp, #416]
  44bcd4:	ldr	x1, [sp, #344]
  44bcd8:	ldr	x0, [sp, #32]
  44bcdc:	bl	43afdc <ferror@plt+0x3774c>
  44bce0:	cmp	w0, #0x0
  44bce4:	b.ne	44c180 <ferror@plt+0x488f0>  // b.any
  44bce8:	mov	w0, #0x0                   	// #0
  44bcec:	b	44c1c0 <ferror@plt+0x48930>
  44bcf0:	ldrh	w0, [sp, #94]
  44bcf4:	cmp	w0, #0x0
  44bcf8:	b.eq	44c188 <ferror@plt+0x488f8>  // b.none
  44bcfc:	ldrh	w0, [sp, #94]
  44bd00:	and	x1, x0, #0xffff
  44bd04:	ldr	x0, [sp, #56]
  44bd08:	ldr	x0, [x0, #248]
  44bd0c:	ldr	w0, [x0, #64]
  44bd10:	mov	w0, w0
  44bd14:	and	x1, x1, x0
  44bd18:	ldr	x0, [sp, #56]
  44bd1c:	ldr	x0, [x0, #248]
  44bd20:	ldr	w0, [x0, #60]
  44bd24:	mov	x2, #0x2                   	// #2
  44bd28:	lsl	x0, x2, x0
  44bd2c:	cmp	x1, x0
  44bd30:	b.ne	44bd94 <ferror@plt+0x48504>  // b.any
  44bd34:	ldr	x0, [sp, #344]
  44bd38:	str	x0, [sp, #408]
  44bd3c:	ldrb	w0, [sp, #96]
  44bd40:	str	w0, [sp, #404]
  44bd44:	ldrh	w0, [sp, #94]
  44bd48:	str	w0, [sp, #400]
  44bd4c:	ldrb	w0, [sp, #97]
  44bd50:	cmp	w0, #0x0
  44bd54:	b.eq	44bd70 <ferror@plt+0x484e0>  // b.none
  44bd58:	ldr	x0, [sp, #352]
  44bd5c:	bl	44a78c <ferror@plt+0x46efc>
  44bd60:	ldr	x1, [sp, #112]
  44bd64:	add	x0, x0, x1
  44bd68:	str	x0, [sp, #392]
  44bd6c:	b	44bd74 <ferror@plt+0x484e4>
  44bd70:	str	xzr, [sp, #392]
  44bd74:	ldr	x0, [sp, #56]
  44bd78:	ldr	x0, [x0, #8]
  44bd7c:	ldr	x2, [x0, #560]
  44bd80:	ldr	x1, [sp, #352]
  44bd84:	ldr	x0, [sp, #56]
  44bd88:	blr	x2
  44bd8c:	str	x0, [sp, #384]
  44bd90:	b	44c1ac <ferror@plt+0x4891c>
  44bd94:	ldrh	w0, [sp, #94]
  44bd98:	mov	w2, w0
  44bd9c:	add	x1, sp, #0x90
  44bda0:	add	x0, sp, #0x120
  44bda4:	ldr	x7, [sp, #32]
  44bda8:	mov	w6, #0x1                   	// #1
  44bdac:	ldr	x5, [sp, #368]
  44bdb0:	mov	w4, w2
  44bdb4:	ldr	x3, [sp, #336]
  44bdb8:	mov	x2, x1
  44bdbc:	mov	x1, x0
  44bdc0:	ldr	x0, [sp, #56]
  44bdc4:	bl	44a8bc <ferror@plt+0x4702c>
  44bdc8:	str	x0, [sp, #328]
  44bdcc:	ldr	x0, [sp, #328]
  44bdd0:	cmp	x0, #0x0
  44bdd4:	b.ne	44bde0 <ferror@plt+0x48550>  // b.any
  44bdd8:	mov	w0, #0x0                   	// #0
  44bddc:	b	44c1c0 <ferror@plt+0x48930>
  44bde0:	add	x1, sp, #0x40
  44bde4:	add	x0, sp, #0x90
  44bde8:	ldr	w7, [sp, #380]
  44bdec:	ldr	x6, [sp, #328]
  44bdf0:	ldr	x5, [sp, #32]
  44bdf4:	mov	x4, x1
  44bdf8:	ldr	x3, [sp, #336]
  44bdfc:	ldr	x2, [sp, #352]
  44be00:	mov	x1, x0
  44be04:	ldr	x0, [sp, #56]
  44be08:	bl	44b6d0 <ferror@plt+0x47e40>
  44be0c:	cmp	w0, #0x0
  44be10:	b.ne	44c190 <ferror@plt+0x48900>  // b.any
  44be14:	mov	w0, #0x0                   	// #0
  44be18:	b	44c1c0 <ferror@plt+0x48930>
  44be1c:	adrp	x0, 463000 <warn@@Base+0x15330>
  44be20:	add	x1, x0, #0xbc8
  44be24:	ldr	x0, [sp, #344]
  44be28:	bl	4034b0 <strcmp@plt>
  44be2c:	cmp	w0, #0x0
  44be30:	b.ne	44bfec <ferror@plt+0x4875c>  // b.any
  44be34:	ldr	x0, [sp, #408]
  44be38:	cmp	x0, #0x0
  44be3c:	b.ne	44be5c <ferror@plt+0x485cc>  // b.any
  44be40:	adrp	x0, 463000 <warn@@Base+0x15330>
  44be44:	add	x0, x0, #0xbd0
  44be48:	bl	403840 <gettext@plt>
  44be4c:	ldr	x1, [sp, #336]
  44be50:	bl	44c650 <ferror@plt+0x48dc0>
  44be54:	mov	w0, #0x0                   	// #0
  44be58:	b	44c1c0 <ferror@plt+0x48930>
  44be5c:	ldr	x0, [sp, #56]
  44be60:	ldr	x0, [x0, #248]
  44be64:	ldr	w0, [x0, #68]
  44be68:	ldr	w1, [sp, #400]
  44be6c:	asr	w0, w1, w0
  44be70:	mov	w1, w0
  44be74:	ldr	x0, [sp, #56]
  44be78:	ldr	x0, [x0, #248]
  44be7c:	ldr	w0, [x0, #56]
  44be80:	mvn	w0, w0
  44be84:	and	w1, w1, w0
  44be88:	ldr	x0, [sp, #56]
  44be8c:	ldr	x0, [x0, #248]
  44be90:	ldr	w2, [x0, #56]
  44be94:	ldr	w0, [sp, #400]
  44be98:	and	w0, w2, w0
  44be9c:	orr	w0, w1, w0
  44bea0:	mov	w2, w0
  44bea4:	add	x1, sp, #0x90
  44bea8:	add	x0, sp, #0x120
  44beac:	ldr	x7, [sp, #32]
  44beb0:	mov	w6, #0x0                   	// #0
  44beb4:	ldr	x5, [sp, #368]
  44beb8:	mov	w4, w2
  44bebc:	ldr	x3, [sp, #336]
  44bec0:	mov	x2, x1
  44bec4:	mov	x1, x0
  44bec8:	ldr	x0, [sp, #56]
  44becc:	bl	44a8bc <ferror@plt+0x4702c>
  44bed0:	str	x0, [sp, #328]
  44bed4:	ldr	x0, [sp, #328]
  44bed8:	cmp	x0, #0x0
  44bedc:	b.ne	44bee8 <ferror@plt+0x48658>  // b.any
  44bee0:	mov	w0, #0x0                   	// #0
  44bee4:	b	44c1c0 <ferror@plt+0x48930>
  44bee8:	ldr	w0, [sp, #404]
  44beec:	bl	44ba24 <ferror@plt+0x48194>
  44bef0:	mov	w19, w0
  44bef4:	ldr	x0, [sp, #352]
  44bef8:	bl	44a78c <ferror@plt+0x46efc>
  44befc:	mov	x4, x0
  44bf00:	mov	w3, w19
  44bf04:	ldr	x2, [sp, #328]
  44bf08:	ldr	x1, [sp, #408]
  44bf0c:	ldr	x0, [sp, #32]
  44bf10:	bl	43b220 <ferror@plt+0x37990>
  44bf14:	cmp	w0, #0x0
  44bf18:	b.ne	44bf24 <ferror@plt+0x48694>  // b.any
  44bf1c:	mov	w0, #0x0                   	// #0
  44bf20:	b	44c1c0 <ferror@plt+0x48930>
  44bf24:	ldr	x0, [sp, #384]
  44bf28:	cmp	x0, #0x0
  44bf2c:	b.eq	44bfd0 <ferror@plt+0x48740>  // b.none
  44bf30:	ldrb	w0, [sp, #97]
  44bf34:	cmp	w0, #0x0
  44bf38:	b.ne	44bf44 <ferror@plt+0x486b4>  // b.any
  44bf3c:	str	wzr, [sp, #364]
  44bf40:	b	44bf50 <ferror@plt+0x486c0>
  44bf44:	ldrh	w0, [sp, #112]
  44bf48:	sub	w0, w0, #0x1
  44bf4c:	str	w0, [sp, #364]
  44bf50:	ldr	x0, [sp, #352]
  44bf54:	bl	44a774 <ferror@plt+0x46ee4>
  44bf58:	bl	44a75c <ferror@plt+0x46ecc>
  44bf5c:	str	x0, [sp, #320]
  44bf60:	ldr	x0, [sp, #384]
  44bf64:	add	x0, x0, #0x10
  44bf68:	str	x0, [sp, #384]
  44bf6c:	b	44bfc0 <ferror@plt+0x48730>
  44bf70:	ldr	x0, [sp, #384]
  44bf74:	ldr	w1, [x0]
  44bf78:	ldr	w0, [sp, #364]
  44bf7c:	add	w0, w1, w0
  44bf80:	mov	w3, w0
  44bf84:	ldr	x0, [sp, #384]
  44bf88:	ldr	x1, [x0, #8]
  44bf8c:	ldr	x0, [sp, #320]
  44bf90:	add	x0, x1, x0
  44bf94:	mov	x2, x0
  44bf98:	mov	x1, x3
  44bf9c:	ldr	x0, [sp, #32]
  44bfa0:	bl	43b6dc <ferror@plt+0x37e4c>
  44bfa4:	cmp	w0, #0x0
  44bfa8:	b.ne	44bfb4 <ferror@plt+0x48724>  // b.any
  44bfac:	mov	w0, #0x0                   	// #0
  44bfb0:	b	44c1c0 <ferror@plt+0x48930>
  44bfb4:	ldr	x0, [sp, #384]
  44bfb8:	add	x0, x0, #0x10
  44bfbc:	str	x0, [sp, #384]
  44bfc0:	ldr	x0, [sp, #384]
  44bfc4:	ldr	w0, [x0]
  44bfc8:	cmp	w0, #0x0
  44bfcc:	b.ne	44bf70 <ferror@plt+0x486e0>  // b.any
  44bfd0:	str	xzr, [sp, #408]
  44bfd4:	str	xzr, [sp, #384]
  44bfd8:	str	wzr, [sp, #404]
  44bfdc:	str	wzr, [sp, #400]
  44bfe0:	mov	w0, #0x1                   	// #1
  44bfe4:	str	w0, [sp, #380]
  44bfe8:	b	44c198 <ferror@plt+0x48908>
  44bfec:	adrp	x0, 463000 <warn@@Base+0x15330>
  44bff0:	add	x1, x0, #0xbf8
  44bff4:	ldr	x0, [sp, #344]
  44bff8:	bl	4034b0 <strcmp@plt>
  44bffc:	cmp	w0, #0x0
  44c000:	b.ne	44c198 <ferror@plt+0x48908>  // b.any
  44c004:	ldr	w0, [sp, #380]
  44c008:	cmp	w0, #0x0
  44c00c:	b.ne	44c02c <ferror@plt+0x4879c>  // b.any
  44c010:	adrp	x0, 463000 <warn@@Base+0x15330>
  44c014:	add	x0, x0, #0xc00
  44c018:	bl	403840 <gettext@plt>
  44c01c:	ldr	x1, [sp, #336]
  44c020:	bl	44c650 <ferror@plt+0x48dc0>
  44c024:	mov	w0, #0x0                   	// #0
  44c028:	b	44c1c0 <ferror@plt+0x48930>
  44c02c:	ldr	x0, [sp, #352]
  44c030:	bl	44a78c <ferror@plt+0x46efc>
  44c034:	mov	x1, x0
  44c038:	ldr	x0, [sp, #392]
  44c03c:	cmp	x0, x1
  44c040:	b.cs	44c050 <ferror@plt+0x487c0>  // b.hs, b.nlast
  44c044:	ldr	x0, [sp, #352]
  44c048:	bl	44a78c <ferror@plt+0x46efc>
  44c04c:	str	x0, [sp, #392]
  44c050:	ldr	x1, [sp, #392]
  44c054:	ldr	x0, [sp, #32]
  44c058:	bl	43b490 <ferror@plt+0x37c00>
  44c05c:	cmp	w0, #0x0
  44c060:	b.ne	44c06c <ferror@plt+0x487dc>  // b.any
  44c064:	mov	w0, #0x0                   	// #0
  44c068:	b	44c1c0 <ferror@plt+0x48930>
  44c06c:	str	xzr, [sp, #392]
  44c070:	str	wzr, [sp, #380]
  44c074:	b	44c198 <ferror@plt+0x48908>
  44c078:	adrp	x0, 463000 <warn@@Base+0x15330>
  44c07c:	add	x1, x0, #0xc18
  44c080:	ldr	x0, [sp, #344]
  44c084:	bl	4034b0 <strcmp@plt>
  44c088:	cmp	w0, #0x0
  44c08c:	b.ne	44c0b4 <ferror@plt+0x48824>  // b.any
  44c090:	ldr	x0, [sp, #352]
  44c094:	bl	44a78c <ferror@plt+0x46efc>
  44c098:	mov	x1, x0
  44c09c:	ldr	x0, [sp, #32]
  44c0a0:	bl	43b548 <ferror@plt+0x37cb8>
  44c0a4:	cmp	w0, #0x0
  44c0a8:	b.ne	44c1a0 <ferror@plt+0x48910>  // b.any
  44c0ac:	mov	w0, #0x0                   	// #0
  44c0b0:	b	44c1c0 <ferror@plt+0x48930>
  44c0b4:	adrp	x0, 463000 <warn@@Base+0x15330>
  44c0b8:	add	x1, x0, #0xc20
  44c0bc:	ldr	x0, [sp, #344]
  44c0c0:	bl	4034b0 <strcmp@plt>
  44c0c4:	cmp	w0, #0x0
  44c0c8:	b.ne	44c1a0 <ferror@plt+0x48910>  // b.any
  44c0cc:	ldr	x0, [sp, #352]
  44c0d0:	bl	44a78c <ferror@plt+0x46efc>
  44c0d4:	mov	x1, x0
  44c0d8:	ldr	x0, [sp, #32]
  44c0dc:	bl	43b630 <ferror@plt+0x37da0>
  44c0e0:	cmp	w0, #0x0
  44c0e4:	b.ne	44c1a0 <ferror@plt+0x48910>  // b.any
  44c0e8:	mov	w0, #0x0                   	// #0
  44c0ec:	b	44c1c0 <ferror@plt+0x48930>
  44c0f0:	ldrh	w0, [sp, #94]
  44c0f4:	mov	w2, w0
  44c0f8:	add	x1, sp, #0x90
  44c0fc:	add	x0, sp, #0x120
  44c100:	ldr	x7, [sp, #32]
  44c104:	mov	w6, #0x1                   	// #1
  44c108:	ldr	x5, [sp, #368]
  44c10c:	mov	w4, w2
  44c110:	ldr	x3, [sp, #336]
  44c114:	mov	x2, x1
  44c118:	mov	x1, x0
  44c11c:	ldr	x0, [sp, #56]
  44c120:	bl	44a8bc <ferror@plt+0x4702c>
  44c124:	str	x0, [sp, #328]
  44c128:	ldr	x0, [sp, #328]
  44c12c:	cmp	x0, #0x0
  44c130:	b.ne	44c13c <ferror@plt+0x488ac>  // b.any
  44c134:	mov	w0, #0x0                   	// #0
  44c138:	b	44c1c0 <ferror@plt+0x48930>
  44c13c:	add	x1, sp, #0x40
  44c140:	add	x0, sp, #0x90
  44c144:	ldr	w7, [sp, #380]
  44c148:	ldr	x6, [sp, #328]
  44c14c:	ldr	x5, [sp, #32]
  44c150:	mov	x4, x1
  44c154:	ldr	x3, [sp, #336]
  44c158:	ldr	x2, [sp, #352]
  44c15c:	mov	x1, x0
  44c160:	ldr	x0, [sp, #56]
  44c164:	bl	44b6d0 <ferror@plt+0x47e40>
  44c168:	cmp	w0, #0x0
  44c16c:	b.ne	44c1a8 <ferror@plt+0x48918>  // b.any
  44c170:	mov	w0, #0x0                   	// #0
  44c174:	b	44c1c0 <ferror@plt+0x48930>
  44c178:	nop
  44c17c:	b	44c1ac <ferror@plt+0x4891c>
  44c180:	nop
  44c184:	b	44c1ac <ferror@plt+0x4891c>
  44c188:	nop
  44c18c:	b	44c1ac <ferror@plt+0x4891c>
  44c190:	nop
  44c194:	b	44c1ac <ferror@plt+0x4891c>
  44c198:	nop
  44c19c:	b	44c1ac <ferror@plt+0x4891c>
  44c1a0:	nop
  44c1a4:	b	44c1ac <ferror@plt+0x4891c>
  44c1a8:	nop
  44c1ac:	ldr	x0, [sp, #304]
  44c1b0:	ldr	x1, [sp, #40]
  44c1b4:	cmp	x1, x0
  44c1b8:	b.gt	44bae8 <ferror@plt+0x48258>
  44c1bc:	mov	w0, #0x1                   	// #1
  44c1c0:	ldr	x19, [sp, #16]
  44c1c4:	ldp	x29, x30, [sp], #432
  44c1c8:	ret
  44c1cc:	sub	sp, sp, #0x10
  44c1d0:	str	x0, [sp, #8]
  44c1d4:	ldr	x0, [sp, #8]
  44c1d8:	ldr	x0, [x0]
  44c1dc:	add	sp, sp, #0x10
  44c1e0:	ret
  44c1e4:	sub	sp, sp, #0x10
  44c1e8:	str	x0, [sp, #8]
  44c1ec:	ldr	x0, [sp, #8]
  44c1f0:	ldr	x0, [x0]
  44c1f4:	add	sp, sp, #0x10
  44c1f8:	ret
  44c1fc:	sub	sp, sp, #0x10
  44c200:	str	x0, [sp, #8]
  44c204:	ldr	x0, [sp, #8]
  44c208:	ldrb	w0, [x0, #76]
  44c20c:	ubfx	x0, x0, #7, #1
  44c210:	and	w0, w0, #0xff
  44c214:	add	sp, sp, #0x10
  44c218:	ret
  44c21c:	stp	x29, x30, [sp, #-48]!
  44c220:	mov	x29, sp
  44c224:	str	x0, [sp, #24]
  44c228:	bl	403250 <bfd_get_error@plt>
  44c22c:	str	w0, [sp, #36]
  44c230:	ldr	w0, [sp, #36]
  44c234:	cmp	w0, #0x0
  44c238:	b.ne	44c250 <ferror@plt+0x489c0>  // b.any
  44c23c:	adrp	x0, 463000 <warn@@Base+0x15330>
  44c240:	add	x0, x0, #0xc28
  44c244:	bl	403840 <gettext@plt>
  44c248:	str	x0, [sp, #40]
  44c24c:	b	44c25c <ferror@plt+0x489cc>
  44c250:	ldr	w0, [sp, #36]
  44c254:	bl	4036d0 <bfd_errmsg@plt>
  44c258:	str	x0, [sp, #40]
  44c25c:	adrp	x0, 480000 <_sch_istable+0x1478>
  44c260:	add	x0, x0, #0xf20
  44c264:	ldr	x0, [x0]
  44c268:	bl	4035e0 <fflush@plt>
  44c26c:	ldr	x0, [sp, #24]
  44c270:	cmp	x0, #0x0
  44c274:	b.eq	44c2b0 <ferror@plt+0x48a20>  // b.none
  44c278:	adrp	x0, 480000 <_sch_istable+0x1478>
  44c27c:	add	x0, x0, #0xf08
  44c280:	ldr	x5, [x0]
  44c284:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  44c288:	add	x0, x0, #0x2f0
  44c28c:	ldr	x0, [x0]
  44c290:	ldr	x4, [sp, #40]
  44c294:	ldr	x3, [sp, #24]
  44c298:	mov	x2, x0
  44c29c:	adrp	x0, 463000 <warn@@Base+0x15330>
  44c2a0:	add	x1, x0, #0xc40
  44c2a4:	mov	x0, x5
  44c2a8:	bl	403870 <fprintf@plt>
  44c2ac:	b	44c2e0 <ferror@plt+0x48a50>
  44c2b0:	adrp	x0, 480000 <_sch_istable+0x1478>
  44c2b4:	add	x0, x0, #0xf08
  44c2b8:	ldr	x4, [x0]
  44c2bc:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  44c2c0:	add	x0, x0, #0x2f0
  44c2c4:	ldr	x0, [x0]
  44c2c8:	ldr	x3, [sp, #40]
  44c2cc:	mov	x2, x0
  44c2d0:	adrp	x0, 463000 <warn@@Base+0x15330>
  44c2d4:	add	x1, x0, #0xc50
  44c2d8:	mov	x0, x4
  44c2dc:	bl	403870 <fprintf@plt>
  44c2e0:	nop
  44c2e4:	ldp	x29, x30, [sp], #48
  44c2e8:	ret
  44c2ec:	stp	x29, x30, [sp, #-304]!
  44c2f0:	mov	x29, sp
  44c2f4:	str	x0, [sp, #72]
  44c2f8:	str	x1, [sp, #64]
  44c2fc:	str	x2, [sp, #56]
  44c300:	str	x3, [sp, #48]
  44c304:	str	x4, [sp, #272]
  44c308:	str	x5, [sp, #280]
  44c30c:	str	x6, [sp, #288]
  44c310:	str	x7, [sp, #296]
  44c314:	str	q0, [sp, #144]
  44c318:	str	q1, [sp, #160]
  44c31c:	str	q2, [sp, #176]
  44c320:	str	q3, [sp, #192]
  44c324:	str	q4, [sp, #208]
  44c328:	str	q5, [sp, #224]
  44c32c:	str	q6, [sp, #240]
  44c330:	str	q7, [sp, #256]
  44c334:	bl	403250 <bfd_get_error@plt>
  44c338:	str	w0, [sp, #124]
  44c33c:	ldr	w0, [sp, #124]
  44c340:	cmp	w0, #0x0
  44c344:	b.ne	44c35c <ferror@plt+0x48acc>  // b.any
  44c348:	adrp	x0, 463000 <warn@@Base+0x15330>
  44c34c:	add	x0, x0, #0xc28
  44c350:	bl	403840 <gettext@plt>
  44c354:	str	x0, [sp, #136]
  44c358:	b	44c368 <ferror@plt+0x48ad8>
  44c35c:	ldr	w0, [sp, #124]
  44c360:	bl	4036d0 <bfd_errmsg@plt>
  44c364:	str	x0, [sp, #136]
  44c368:	adrp	x0, 480000 <_sch_istable+0x1478>
  44c36c:	add	x0, x0, #0xf20
  44c370:	ldr	x0, [x0]
  44c374:	bl	4035e0 <fflush@plt>
  44c378:	str	xzr, [sp, #128]
  44c37c:	add	x0, sp, #0x130
  44c380:	str	x0, [sp, #88]
  44c384:	add	x0, sp, #0x130
  44c388:	str	x0, [sp, #96]
  44c38c:	add	x0, sp, #0x110
  44c390:	str	x0, [sp, #104]
  44c394:	mov	w0, #0xffffffe0            	// #-32
  44c398:	str	w0, [sp, #112]
  44c39c:	mov	w0, #0xffffff80            	// #-128
  44c3a0:	str	w0, [sp, #116]
  44c3a4:	adrp	x0, 480000 <_sch_istable+0x1478>
  44c3a8:	add	x0, x0, #0xf08
  44c3ac:	ldr	x1, [x0]
  44c3b0:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  44c3b4:	add	x0, x0, #0x2f0
  44c3b8:	ldr	x0, [x0]
  44c3bc:	bl	402fe0 <fputs@plt>
  44c3c0:	ldr	x0, [sp, #64]
  44c3c4:	cmp	x0, #0x0
  44c3c8:	b.eq	44c3fc <ferror@plt+0x48b6c>  // b.none
  44c3cc:	ldr	x0, [sp, #72]
  44c3d0:	cmp	x0, #0x0
  44c3d4:	b.ne	44c3e4 <ferror@plt+0x48b54>  // b.any
  44c3d8:	ldr	x0, [sp, #64]
  44c3dc:	bl	44d5f8 <ferror@plt+0x49d68>
  44c3e0:	str	x0, [sp, #72]
  44c3e4:	ldr	x0, [sp, #56]
  44c3e8:	cmp	x0, #0x0
  44c3ec:	b.eq	44c3fc <ferror@plt+0x48b6c>  // b.none
  44c3f0:	ldr	x0, [sp, #56]
  44c3f4:	bl	44c1cc <ferror@plt+0x4893c>
  44c3f8:	str	x0, [sp, #128]
  44c3fc:	ldr	x0, [sp, #128]
  44c400:	cmp	x0, #0x0
  44c404:	b.eq	44c430 <ferror@plt+0x48ba0>  // b.none
  44c408:	adrp	x0, 480000 <_sch_istable+0x1478>
  44c40c:	add	x0, x0, #0xf08
  44c410:	ldr	x4, [x0]
  44c414:	ldr	x3, [sp, #128]
  44c418:	ldr	x2, [sp, #72]
  44c41c:	adrp	x0, 463000 <warn@@Base+0x15330>
  44c420:	add	x1, x0, #0xc58
  44c424:	mov	x0, x4
  44c428:	bl	403870 <fprintf@plt>
  44c42c:	b	44c450 <ferror@plt+0x48bc0>
  44c430:	adrp	x0, 480000 <_sch_istable+0x1478>
  44c434:	add	x0, x0, #0xf08
  44c438:	ldr	x3, [x0]
  44c43c:	ldr	x2, [sp, #72]
  44c440:	adrp	x0, 463000 <warn@@Base+0x15330>
  44c444:	add	x1, x0, #0xc68
  44c448:	mov	x0, x3
  44c44c:	bl	403870 <fprintf@plt>
  44c450:	ldr	x0, [sp, #48]
  44c454:	cmp	x0, #0x0
  44c458:	b.eq	44c4b8 <ferror@plt+0x48c28>  // b.none
  44c45c:	adrp	x0, 480000 <_sch_istable+0x1478>
  44c460:	add	x0, x0, #0xf08
  44c464:	ldr	x0, [x0]
  44c468:	mov	x3, x0
  44c46c:	mov	x2, #0x2                   	// #2
  44c470:	mov	x1, #0x1                   	// #1
  44c474:	adrp	x0, 463000 <warn@@Base+0x15330>
  44c478:	add	x0, x0, #0xc70
  44c47c:	bl	4035b0 <fwrite@plt>
  44c480:	adrp	x0, 480000 <_sch_istable+0x1478>
  44c484:	add	x0, x0, #0xf08
  44c488:	ldr	x4, [x0]
  44c48c:	add	x2, sp, #0x10
  44c490:	add	x3, sp, #0x58
  44c494:	ldp	x0, x1, [x3]
  44c498:	stp	x0, x1, [x2]
  44c49c:	ldp	x0, x1, [x3, #16]
  44c4a0:	stp	x0, x1, [x2, #16]
  44c4a4:	add	x0, sp, #0x10
  44c4a8:	mov	x2, x0
  44c4ac:	ldr	x1, [sp, #48]
  44c4b0:	mov	x0, x4
  44c4b4:	bl	403770 <vfprintf@plt>
  44c4b8:	adrp	x0, 480000 <_sch_istable+0x1478>
  44c4bc:	add	x0, x0, #0xf08
  44c4c0:	ldr	x3, [x0]
  44c4c4:	ldr	x2, [sp, #136]
  44c4c8:	adrp	x0, 463000 <warn@@Base+0x15330>
  44c4cc:	add	x1, x0, #0xc78
  44c4d0:	mov	x0, x3
  44c4d4:	bl	403870 <fprintf@plt>
  44c4d8:	nop
  44c4dc:	ldp	x29, x30, [sp], #304
  44c4e0:	ret
  44c4e4:	stp	x29, x30, [sp, #-32]!
  44c4e8:	mov	x29, sp
  44c4ec:	str	x0, [sp, #24]
  44c4f0:	ldr	x0, [sp, #24]
  44c4f4:	bl	44c21c <ferror@plt+0x4898c>
  44c4f8:	mov	w0, #0x1                   	// #1
  44c4fc:	bl	403660 <xexit@plt>
  44c500:	stp	x29, x30, [sp, #-80]!
  44c504:	mov	x29, sp
  44c508:	str	x19, [sp, #16]
  44c50c:	str	x0, [sp, #72]
  44c510:	mov	x19, x1
  44c514:	adrp	x0, 480000 <_sch_istable+0x1478>
  44c518:	add	x0, x0, #0xf20
  44c51c:	ldr	x0, [x0]
  44c520:	bl	4035e0 <fflush@plt>
  44c524:	adrp	x0, 480000 <_sch_istable+0x1478>
  44c528:	add	x0, x0, #0xf08
  44c52c:	ldr	x3, [x0]
  44c530:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  44c534:	add	x0, x0, #0x2f0
  44c538:	ldr	x0, [x0]
  44c53c:	mov	x2, x0
  44c540:	adrp	x0, 463000 <warn@@Base+0x15330>
  44c544:	add	x1, x0, #0xc80
  44c548:	mov	x0, x3
  44c54c:	bl	403870 <fprintf@plt>
  44c550:	adrp	x0, 480000 <_sch_istable+0x1478>
  44c554:	add	x0, x0, #0xf08
  44c558:	ldr	x4, [x0]
  44c55c:	add	x2, sp, #0x20
  44c560:	mov	x3, x19
  44c564:	ldp	x0, x1, [x3]
  44c568:	stp	x0, x1, [x2]
  44c56c:	ldp	x0, x1, [x3, #16]
  44c570:	stp	x0, x1, [x2, #16]
  44c574:	add	x0, sp, #0x20
  44c578:	mov	x2, x0
  44c57c:	ldr	x1, [sp, #72]
  44c580:	mov	x0, x4
  44c584:	bl	403770 <vfprintf@plt>
  44c588:	adrp	x0, 480000 <_sch_istable+0x1478>
  44c58c:	add	x0, x0, #0xf08
  44c590:	ldr	x0, [x0]
  44c594:	mov	x1, x0
  44c598:	mov	w0, #0xa                   	// #10
  44c59c:	bl	4030a0 <putc@plt>
  44c5a0:	nop
  44c5a4:	ldr	x19, [sp, #16]
  44c5a8:	ldp	x29, x30, [sp], #80
  44c5ac:	ret
  44c5b0:	stp	x29, x30, [sp, #-288]!
  44c5b4:	mov	x29, sp
  44c5b8:	str	x0, [sp, #56]
  44c5bc:	str	x1, [sp, #232]
  44c5c0:	str	x2, [sp, #240]
  44c5c4:	str	x3, [sp, #248]
  44c5c8:	str	x4, [sp, #256]
  44c5cc:	str	x5, [sp, #264]
  44c5d0:	str	x6, [sp, #272]
  44c5d4:	str	x7, [sp, #280]
  44c5d8:	str	q0, [sp, #96]
  44c5dc:	str	q1, [sp, #112]
  44c5e0:	str	q2, [sp, #128]
  44c5e4:	str	q3, [sp, #144]
  44c5e8:	str	q4, [sp, #160]
  44c5ec:	str	q5, [sp, #176]
  44c5f0:	str	q6, [sp, #192]
  44c5f4:	str	q7, [sp, #208]
  44c5f8:	add	x0, sp, #0x120
  44c5fc:	str	x0, [sp, #64]
  44c600:	add	x0, sp, #0x120
  44c604:	str	x0, [sp, #72]
  44c608:	add	x0, sp, #0xe0
  44c60c:	str	x0, [sp, #80]
  44c610:	mov	w0, #0xffffffc8            	// #-56
  44c614:	str	w0, [sp, #88]
  44c618:	mov	w0, #0xffffff80            	// #-128
  44c61c:	str	w0, [sp, #92]
  44c620:	add	x2, sp, #0x10
  44c624:	add	x3, sp, #0x40
  44c628:	ldp	x0, x1, [x3]
  44c62c:	stp	x0, x1, [x2]
  44c630:	ldp	x0, x1, [x3, #16]
  44c634:	stp	x0, x1, [x2, #16]
  44c638:	add	x0, sp, #0x10
  44c63c:	mov	x1, x0
  44c640:	ldr	x0, [sp, #56]
  44c644:	bl	44c500 <ferror@plt+0x48c70>
  44c648:	mov	w0, #0x1                   	// #1
  44c64c:	bl	403660 <xexit@plt>
  44c650:	stp	x29, x30, [sp, #-288]!
  44c654:	mov	x29, sp
  44c658:	str	x0, [sp, #56]
  44c65c:	str	x1, [sp, #232]
  44c660:	str	x2, [sp, #240]
  44c664:	str	x3, [sp, #248]
  44c668:	str	x4, [sp, #256]
  44c66c:	str	x5, [sp, #264]
  44c670:	str	x6, [sp, #272]
  44c674:	str	x7, [sp, #280]
  44c678:	str	q0, [sp, #96]
  44c67c:	str	q1, [sp, #112]
  44c680:	str	q2, [sp, #128]
  44c684:	str	q3, [sp, #144]
  44c688:	str	q4, [sp, #160]
  44c68c:	str	q5, [sp, #176]
  44c690:	str	q6, [sp, #192]
  44c694:	str	q7, [sp, #208]
  44c698:	add	x0, sp, #0x120
  44c69c:	str	x0, [sp, #64]
  44c6a0:	add	x0, sp, #0x120
  44c6a4:	str	x0, [sp, #72]
  44c6a8:	add	x0, sp, #0xe0
  44c6ac:	str	x0, [sp, #80]
  44c6b0:	mov	w0, #0xffffffc8            	// #-56
  44c6b4:	str	w0, [sp, #88]
  44c6b8:	mov	w0, #0xffffff80            	// #-128
  44c6bc:	str	w0, [sp, #92]
  44c6c0:	add	x2, sp, #0x10
  44c6c4:	add	x3, sp, #0x40
  44c6c8:	ldp	x0, x1, [x3]
  44c6cc:	stp	x0, x1, [x2]
  44c6d0:	ldp	x0, x1, [x3, #16]
  44c6d4:	stp	x0, x1, [x2, #16]
  44c6d8:	add	x0, sp, #0x10
  44c6dc:	mov	x1, x0
  44c6e0:	ldr	x0, [sp, #56]
  44c6e4:	bl	44c500 <ferror@plt+0x48c70>
  44c6e8:	nop
  44c6ec:	ldp	x29, x30, [sp], #288
  44c6f0:	ret
  44c6f4:	stp	x29, x30, [sp, #-48]!
  44c6f8:	mov	x29, sp
  44c6fc:	str	x19, [sp, #16]
  44c700:	adrp	x0, 463000 <warn@@Base+0x15330>
  44c704:	add	x0, x0, #0xc88
  44c708:	str	x0, [sp, #40]
  44c70c:	ldr	x0, [sp, #40]
  44c710:	bl	403060 <bfd_set_default_target@plt>
  44c714:	cmp	w0, #0x0
  44c718:	b.ne	44c744 <ferror@plt+0x48eb4>  // b.any
  44c71c:	adrp	x0, 463000 <warn@@Base+0x15330>
  44c720:	add	x0, x0, #0xca8
  44c724:	bl	403840 <gettext@plt>
  44c728:	mov	x19, x0
  44c72c:	bl	403250 <bfd_get_error@plt>
  44c730:	bl	4036d0 <bfd_errmsg@plt>
  44c734:	mov	x2, x0
  44c738:	ldr	x1, [sp, #40]
  44c73c:	mov	x0, x19
  44c740:	bl	44c5b0 <ferror@plt+0x48d20>
  44c744:	nop
  44c748:	ldr	x19, [sp, #16]
  44c74c:	ldp	x29, x30, [sp], #48
  44c750:	ret
  44c754:	stp	x29, x30, [sp, #-48]!
  44c758:	mov	x29, sp
  44c75c:	str	x19, [sp, #16]
  44c760:	str	x0, [sp, #40]
  44c764:	adrp	x0, 480000 <_sch_istable+0x1478>
  44c768:	add	x0, x0, #0xf20
  44c76c:	ldr	x0, [x0]
  44c770:	bl	4035e0 <fflush@plt>
  44c774:	adrp	x0, 480000 <_sch_istable+0x1478>
  44c778:	add	x0, x0, #0xf08
  44c77c:	ldr	x19, [x0]
  44c780:	adrp	x0, 463000 <warn@@Base+0x15330>
  44c784:	add	x0, x0, #0xcd8
  44c788:	bl	403840 <gettext@plt>
  44c78c:	mov	x1, x0
  44c790:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  44c794:	add	x0, x0, #0x2f0
  44c798:	ldr	x0, [x0]
  44c79c:	mov	x2, x0
  44c7a0:	mov	x0, x19
  44c7a4:	bl	403870 <fprintf@plt>
  44c7a8:	b	44c7dc <ferror@plt+0x48f4c>
  44c7ac:	adrp	x0, 480000 <_sch_istable+0x1478>
  44c7b0:	add	x0, x0, #0xf08
  44c7b4:	ldr	x3, [x0]
  44c7b8:	ldr	x0, [sp, #40]
  44c7bc:	add	x1, x0, #0x8
  44c7c0:	str	x1, [sp, #40]
  44c7c4:	ldr	x0, [x0]
  44c7c8:	mov	x2, x0
  44c7cc:	adrp	x0, 463000 <warn@@Base+0x15330>
  44c7d0:	add	x1, x0, #0xcf0
  44c7d4:	mov	x0, x3
  44c7d8:	bl	403870 <fprintf@plt>
  44c7dc:	ldr	x0, [sp, #40]
  44c7e0:	ldr	x0, [x0]
  44c7e4:	cmp	x0, #0x0
  44c7e8:	b.ne	44c7ac <ferror@plt+0x48f1c>  // b.any
  44c7ec:	adrp	x0, 480000 <_sch_istable+0x1478>
  44c7f0:	add	x0, x0, #0xf08
  44c7f4:	ldr	x0, [x0]
  44c7f8:	mov	x1, x0
  44c7fc:	mov	w0, #0xa                   	// #10
  44c800:	bl	4030b0 <fputc@plt>
  44c804:	nop
  44c808:	ldr	x19, [sp, #16]
  44c80c:	ldp	x29, x30, [sp], #48
  44c810:	ret
  44c814:	stp	x29, x30, [sp, #-48]!
  44c818:	mov	x29, sp
  44c81c:	str	x0, [sp, #24]
  44c820:	str	x1, [sp, #16]
  44c824:	ldr	x0, [sp, #24]
  44c828:	cmp	x0, #0x0
  44c82c:	b.ne	44c84c <ferror@plt+0x48fbc>  // b.any
  44c830:	adrp	x0, 463000 <warn@@Base+0x15330>
  44c834:	add	x0, x0, #0xcf8
  44c838:	bl	403840 <gettext@plt>
  44c83c:	mov	x1, x0
  44c840:	ldr	x0, [sp, #16]
  44c844:	bl	403870 <fprintf@plt>
  44c848:	b	44c868 <ferror@plt+0x48fd8>
  44c84c:	adrp	x0, 463000 <warn@@Base+0x15330>
  44c850:	add	x0, x0, #0xd10
  44c854:	bl	403840 <gettext@plt>
  44c858:	ldr	x2, [sp, #24]
  44c85c:	mov	x1, x0
  44c860:	ldr	x0, [sp, #16]
  44c864:	bl	403870 <fprintf@plt>
  44c868:	bl	403230 <bfd_target_list@plt>
  44c86c:	str	x0, [sp, #32]
  44c870:	str	wzr, [sp, #44]
  44c874:	b	44c8ac <ferror@plt+0x4901c>
  44c878:	ldrsw	x0, [sp, #44]
  44c87c:	lsl	x0, x0, #3
  44c880:	ldr	x1, [sp, #32]
  44c884:	add	x0, x1, x0
  44c888:	ldr	x0, [x0]
  44c88c:	mov	x2, x0
  44c890:	adrp	x0, 463000 <warn@@Base+0x15330>
  44c894:	add	x1, x0, #0xcf0
  44c898:	ldr	x0, [sp, #16]
  44c89c:	bl	403870 <fprintf@plt>
  44c8a0:	ldr	w0, [sp, #44]
  44c8a4:	add	w0, w0, #0x1
  44c8a8:	str	w0, [sp, #44]
  44c8ac:	ldrsw	x0, [sp, #44]
  44c8b0:	lsl	x0, x0, #3
  44c8b4:	ldr	x1, [sp, #32]
  44c8b8:	add	x0, x1, x0
  44c8bc:	ldr	x0, [x0]
  44c8c0:	cmp	x0, #0x0
  44c8c4:	b.ne	44c878 <ferror@plt+0x48fe8>  // b.any
  44c8c8:	ldr	x1, [sp, #16]
  44c8cc:	mov	w0, #0xa                   	// #10
  44c8d0:	bl	4030b0 <fputc@plt>
  44c8d4:	ldr	x0, [sp, #32]
  44c8d8:	bl	403510 <free@plt>
  44c8dc:	nop
  44c8e0:	ldp	x29, x30, [sp], #48
  44c8e4:	ret
  44c8e8:	stp	x29, x30, [sp, #-48]!
  44c8ec:	mov	x29, sp
  44c8f0:	str	x0, [sp, #24]
  44c8f4:	str	x1, [sp, #16]
  44c8f8:	ldr	x0, [sp, #24]
  44c8fc:	cmp	x0, #0x0
  44c900:	b.ne	44c920 <ferror@plt+0x49090>  // b.any
  44c904:	adrp	x0, 463000 <warn@@Base+0x15330>
  44c908:	add	x0, x0, #0xd28
  44c90c:	bl	403840 <gettext@plt>
  44c910:	mov	x1, x0
  44c914:	ldr	x0, [sp, #16]
  44c918:	bl	403870 <fprintf@plt>
  44c91c:	b	44c93c <ferror@plt+0x490ac>
  44c920:	adrp	x0, 463000 <warn@@Base+0x15330>
  44c924:	add	x0, x0, #0xd48
  44c928:	bl	403840 <gettext@plt>
  44c92c:	ldr	x2, [sp, #24]
  44c930:	mov	x1, x0
  44c934:	ldr	x0, [sp, #16]
  44c938:	bl	403870 <fprintf@plt>
  44c93c:	bl	403050 <bfd_arch_list@plt>
  44c940:	str	x0, [sp, #32]
  44c944:	ldr	x0, [sp, #32]
  44c948:	str	x0, [sp, #40]
  44c94c:	b	44c978 <ferror@plt+0x490e8>
  44c950:	ldr	x0, [sp, #40]
  44c954:	ldr	x0, [x0]
  44c958:	mov	x2, x0
  44c95c:	adrp	x0, 463000 <warn@@Base+0x15330>
  44c960:	add	x1, x0, #0xcf0
  44c964:	ldr	x0, [sp, #16]
  44c968:	bl	403870 <fprintf@plt>
  44c96c:	ldr	x0, [sp, #40]
  44c970:	add	x0, x0, #0x8
  44c974:	str	x0, [sp, #40]
  44c978:	ldr	x0, [sp, #40]
  44c97c:	ldr	x0, [x0]
  44c980:	cmp	x0, #0x0
  44c984:	b.ne	44c950 <ferror@plt+0x490c0>  // b.any
  44c988:	ldr	x1, [sp, #16]
  44c98c:	mov	w0, #0xa                   	// #10
  44c990:	bl	4030b0 <fputc@plt>
  44c994:	ldr	x0, [sp, #32]
  44c998:	bl	403510 <free@plt>
  44c99c:	nop
  44c9a0:	ldp	x29, x30, [sp], #48
  44c9a4:	ret
  44c9a8:	stp	x29, x30, [sp, #-32]!
  44c9ac:	mov	x29, sp
  44c9b0:	str	w0, [sp, #28]
  44c9b4:	ldr	w0, [sp, #28]
  44c9b8:	cmp	w0, #0x0
  44c9bc:	b.eq	44c9d0 <ferror@plt+0x49140>  // b.none
  44c9c0:	ldr	w0, [sp, #28]
  44c9c4:	cmp	w0, #0x1
  44c9c8:	b.eq	44c9e0 <ferror@plt+0x49150>  // b.none
  44c9cc:	b	44c9f0 <ferror@plt+0x49160>
  44c9d0:	adrp	x0, 463000 <warn@@Base+0x15330>
  44c9d4:	add	x0, x0, #0xd68
  44c9d8:	bl	403840 <gettext@plt>
  44c9dc:	b	44c9fc <ferror@plt+0x4916c>
  44c9e0:	adrp	x0, 463000 <warn@@Base+0x15330>
  44c9e4:	add	x0, x0, #0xd78
  44c9e8:	bl	403840 <gettext@plt>
  44c9ec:	b	44c9fc <ferror@plt+0x4916c>
  44c9f0:	adrp	x0, 463000 <warn@@Base+0x15330>
  44c9f4:	add	x0, x0, #0xd88
  44c9f8:	bl	403840 <gettext@plt>
  44c9fc:	ldp	x29, x30, [sp], #32
  44ca00:	ret
  44ca04:	stp	x29, x30, [sp, #-112]!
  44ca08:	mov	x29, sp
  44ca0c:	stp	x19, x20, [sp, #16]
  44ca10:	str	x21, [sp, #32]
  44ca14:	str	x0, [sp, #56]
  44ca18:	str	x1, [sp, #48]
  44ca1c:	ldr	x0, [sp, #48]
  44ca20:	str	x0, [sp, #96]
  44ca24:	ldr	x0, [sp, #96]
  44ca28:	ldr	w0, [x0, #12]
  44ca2c:	add	w1, w0, #0x1
  44ca30:	ldr	x0, [sp, #96]
  44ca34:	str	w1, [x0, #12]
  44ca38:	ldr	x0, [sp, #96]
  44ca3c:	ldr	w0, [x0, #12]
  44ca40:	sxtw	x1, w0
  44ca44:	mov	x0, x1
  44ca48:	lsl	x0, x0, #1
  44ca4c:	add	x0, x0, x1
  44ca50:	lsl	x0, x0, #5
  44ca54:	str	x0, [sp, #88]
  44ca58:	ldr	x0, [sp, #96]
  44ca5c:	ldr	x0, [x0, #16]
  44ca60:	ldr	x1, [sp, #88]
  44ca64:	cmp	x1, x0
  44ca68:	b.ls	44cb00 <ferror@plt+0x49270>  // b.plast
  44ca6c:	ldr	x0, [sp, #96]
  44ca70:	ldr	w0, [x0, #12]
  44ca74:	cmp	w0, #0x3f
  44ca78:	b.le	44ca9c <ferror@plt+0x4920c>
  44ca7c:	ldr	x0, [sp, #96]
  44ca80:	ldr	w0, [x0, #12]
  44ca84:	sxtw	x1, w0
  44ca88:	mov	x0, x1
  44ca8c:	lsl	x0, x0, #1
  44ca90:	add	x0, x0, x1
  44ca94:	lsl	x0, x0, #6
  44ca98:	b	44caa0 <ferror@plt+0x49210>
  44ca9c:	mov	x0, #0x3000                	// #12288
  44caa0:	str	x0, [sp, #80]
  44caa4:	ldr	x0, [sp, #96]
  44caa8:	ldr	x0, [x0, #24]
  44caac:	ldr	x1, [sp, #80]
  44cab0:	bl	4031e0 <xrealloc@plt>
  44cab4:	mov	x1, x0
  44cab8:	ldr	x0, [sp, #96]
  44cabc:	str	x1, [x0, #24]
  44cac0:	ldr	x0, [sp, #96]
  44cac4:	ldr	x1, [x0, #24]
  44cac8:	ldr	x0, [sp, #96]
  44cacc:	ldr	x0, [x0, #16]
  44cad0:	add	x3, x1, x0
  44cad4:	ldr	x0, [sp, #96]
  44cad8:	ldr	x0, [x0, #16]
  44cadc:	ldr	x1, [sp, #80]
  44cae0:	sub	x0, x1, x0
  44cae4:	mov	x2, x0
  44cae8:	mov	w1, #0x0                   	// #0
  44caec:	mov	x0, x3
  44caf0:	bl	403280 <memset@plt>
  44caf4:	ldr	x0, [sp, #96]
  44caf8:	ldr	x1, [sp, #80]
  44cafc:	str	x1, [x0, #16]
  44cb00:	ldr	x0, [sp, #96]
  44cb04:	ldr	x2, [x0, #24]
  44cb08:	ldr	x0, [sp, #96]
  44cb0c:	ldr	w0, [x0, #12]
  44cb10:	sxtw	x1, w0
  44cb14:	mov	x0, x1
  44cb18:	lsl	x0, x0, #1
  44cb1c:	add	x0, x0, x1
  44cb20:	lsl	x0, x0, #5
  44cb24:	sub	x0, x0, #0x60
  44cb28:	add	x0, x2, x0
  44cb2c:	ldr	x1, [sp, #56]
  44cb30:	ldr	x1, [x1]
  44cb34:	str	x1, [x0]
  44cb38:	adrp	x0, 463000 <warn@@Base+0x15330>
  44cb3c:	add	x0, x0, #0xda0
  44cb40:	bl	403840 <gettext@plt>
  44cb44:	mov	x20, x0
  44cb48:	ldr	x0, [sp, #56]
  44cb4c:	ldr	x19, [x0]
  44cb50:	ldr	x0, [sp, #56]
  44cb54:	ldr	w0, [x0, #16]
  44cb58:	bl	44c9a8 <ferror@plt+0x49118>
  44cb5c:	mov	x21, x0
  44cb60:	ldr	x0, [sp, #56]
  44cb64:	ldr	w0, [x0, #12]
  44cb68:	bl	44c9a8 <ferror@plt+0x49118>
  44cb6c:	mov	x3, x0
  44cb70:	mov	x2, x21
  44cb74:	mov	x1, x19
  44cb78:	mov	x0, x20
  44cb7c:	bl	403780 <printf@plt>
  44cb80:	ldr	x0, [sp, #96]
  44cb84:	ldr	x2, [x0]
  44cb88:	ldr	x0, [sp, #56]
  44cb8c:	ldr	x0, [x0]
  44cb90:	mov	x1, x0
  44cb94:	mov	x0, x2
  44cb98:	bl	403570 <bfd_openw@plt>
  44cb9c:	str	x0, [sp, #72]
  44cba0:	ldr	x0, [sp, #72]
  44cba4:	cmp	x0, #0x0
  44cba8:	b.ne	44cbc8 <ferror@plt+0x49338>  // b.any
  44cbac:	ldr	x0, [sp, #96]
  44cbb0:	ldr	x0, [x0]
  44cbb4:	bl	44c21c <ferror@plt+0x4898c>
  44cbb8:	ldr	x0, [sp, #96]
  44cbbc:	mov	w1, #0x1                   	// #1
  44cbc0:	str	w1, [x0, #8]
  44cbc4:	b	44ccac <ferror@plt+0x4941c>
  44cbc8:	mov	w1, #0x1                   	// #1
  44cbcc:	ldr	x0, [sp, #72]
  44cbd0:	bl	4033c0 <bfd_set_format@plt>
  44cbd4:	cmp	w0, #0x0
  44cbd8:	b.ne	44cc04 <ferror@plt+0x49374>  // b.any
  44cbdc:	bl	403250 <bfd_get_error@plt>
  44cbe0:	cmp	w0, #0x5
  44cbe4:	b.eq	44ccac <ferror@plt+0x4941c>  // b.none
  44cbe8:	ldr	x0, [sp, #56]
  44cbec:	ldr	x0, [x0]
  44cbf0:	bl	44c21c <ferror@plt+0x4898c>
  44cbf4:	ldr	x0, [sp, #96]
  44cbf8:	mov	w1, #0x1                   	// #1
  44cbfc:	str	w1, [x0, #8]
  44cc00:	b	44ccac <ferror@plt+0x4941c>
  44cc04:	mov	w0, #0x2                   	// #2
  44cc08:	str	w0, [sp, #108]
  44cc0c:	b	44cca0 <ferror@plt+0x49410>
  44cc10:	ldr	x0, [sp, #72]
  44cc14:	ldr	x0, [x0, #8]
  44cc18:	ldr	x3, [x0, #656]
  44cc1c:	mov	x2, #0x0                   	// #0
  44cc20:	ldr	w1, [sp, #108]
  44cc24:	ldr	x0, [sp, #72]
  44cc28:	blr	x3
  44cc2c:	cmp	w0, #0x0
  44cc30:	b.eq	44cc94 <ferror@plt+0x49404>  // b.none
  44cc34:	mov	x1, #0x0                   	// #0
  44cc38:	ldr	w0, [sp, #108]
  44cc3c:	bl	4034c0 <bfd_printable_arch_mach@plt>
  44cc40:	mov	x1, x0
  44cc44:	adrp	x0, 463000 <warn@@Base+0x15330>
  44cc48:	add	x0, x0, #0xdc0
  44cc4c:	bl	403780 <printf@plt>
  44cc50:	ldr	x0, [sp, #96]
  44cc54:	ldr	x2, [x0, #24]
  44cc58:	ldr	x0, [sp, #96]
  44cc5c:	ldr	w0, [x0, #12]
  44cc60:	sxtw	x1, w0
  44cc64:	mov	x0, x1
  44cc68:	lsl	x0, x0, #1
  44cc6c:	add	x0, x0, x1
  44cc70:	lsl	x0, x0, #5
  44cc74:	sub	x0, x0, #0x60
  44cc78:	add	x1, x2, x0
  44cc7c:	ldr	w0, [sp, #108]
  44cc80:	sub	w0, w0, #0x2
  44cc84:	mov	w0, w0
  44cc88:	add	x0, x1, x0
  44cc8c:	mov	w1, #0x1                   	// #1
  44cc90:	strb	w1, [x0, #8]
  44cc94:	ldr	w0, [sp, #108]
  44cc98:	add	w0, w0, #0x1
  44cc9c:	str	w0, [sp, #108]
  44cca0:	ldr	w0, [sp, #108]
  44cca4:	cmp	w0, #0x58
  44cca8:	b.ls	44cc10 <ferror@plt+0x49380>  // b.plast
  44ccac:	ldr	x0, [sp, #72]
  44ccb0:	cmp	x0, #0x0
  44ccb4:	b.eq	44ccc0 <ferror@plt+0x49430>  // b.none
  44ccb8:	ldr	x0, [sp, #72]
  44ccbc:	bl	403430 <bfd_close_all_done@plt>
  44ccc0:	ldr	x0, [sp, #96]
  44ccc4:	ldr	w0, [x0, #8]
  44ccc8:	ldp	x19, x20, [sp, #16]
  44cccc:	ldr	x21, [sp, #32]
  44ccd0:	ldp	x29, x30, [sp], #112
  44ccd4:	ret
  44ccd8:	stp	x29, x30, [sp, #-32]!
  44ccdc:	mov	x29, sp
  44cce0:	str	x0, [sp, #24]
  44cce4:	mov	x0, #0x0                   	// #0
  44cce8:	bl	453364 <warn@@Base+0x5694>
  44ccec:	mov	x1, x0
  44ccf0:	ldr	x0, [sp, #24]
  44ccf4:	str	x1, [x0]
  44ccf8:	ldr	x0, [sp, #24]
  44ccfc:	str	wzr, [x0, #8]
  44cd00:	ldr	x0, [sp, #24]
  44cd04:	str	wzr, [x0, #12]
  44cd08:	ldr	x0, [sp, #24]
  44cd0c:	str	xzr, [x0, #16]
  44cd10:	ldr	x0, [sp, #24]
  44cd14:	str	xzr, [x0, #24]
  44cd18:	ldr	x1, [sp, #24]
  44cd1c:	adrp	x0, 44c000 <ferror@plt+0x48770>
  44cd20:	add	x0, x0, #0xa04
  44cd24:	bl	403500 <bfd_iterate_over_targets@plt>
  44cd28:	ldr	x0, [sp, #24]
  44cd2c:	ldr	x0, [x0]
  44cd30:	bl	403830 <unlink@plt>
  44cd34:	ldr	x0, [sp, #24]
  44cd38:	ldr	x0, [x0]
  44cd3c:	bl	403510 <free@plt>
  44cd40:	nop
  44cd44:	ldp	x29, x30, [sp], #32
  44cd48:	ret
  44cd4c:	stp	x29, x30, [sp, #-48]!
  44cd50:	mov	x29, sp
  44cd54:	str	x19, [sp, #16]
  44cd58:	str	w0, [sp, #44]
  44cd5c:	str	w1, [sp, #40]
  44cd60:	str	x2, [sp, #32]
  44cd64:	b	44cdc0 <ferror@plt+0x49530>
  44cd68:	ldr	w19, [sp, #40]
  44cd6c:	ldr	x0, [sp, #32]
  44cd70:	ldr	x2, [x0, #24]
  44cd74:	ldrsw	x1, [sp, #44]
  44cd78:	mov	x0, x1
  44cd7c:	lsl	x0, x0, #1
  44cd80:	add	x0, x0, x1
  44cd84:	lsl	x0, x0, #5
  44cd88:	add	x0, x2, x0
  44cd8c:	ldr	x0, [x0]
  44cd90:	bl	402fd0 <strlen@plt>
  44cd94:	sub	w0, w19, w0
  44cd98:	sub	w0, w0, #0x1
  44cd9c:	str	w0, [sp, #40]
  44cda0:	ldr	w0, [sp, #40]
  44cda4:	cmp	w0, #0x0
  44cda8:	b.ge	44cdb4 <ferror@plt+0x49524>  // b.tcont
  44cdac:	ldr	w0, [sp, #44]
  44cdb0:	b	44cdd8 <ferror@plt+0x49548>
  44cdb4:	ldr	w0, [sp, #44]
  44cdb8:	add	w0, w0, #0x1
  44cdbc:	str	w0, [sp, #44]
  44cdc0:	ldr	x0, [sp, #32]
  44cdc4:	ldr	w0, [x0, #12]
  44cdc8:	ldr	w1, [sp, #44]
  44cdcc:	cmp	w1, w0
  44cdd0:	b.lt	44cd68 <ferror@plt+0x494d8>  // b.tstop
  44cdd4:	ldr	w0, [sp, #44]
  44cdd8:	ldr	x19, [sp, #16]
  44cddc:	ldp	x29, x30, [sp], #48
  44cde0:	ret
  44cde4:	stp	x29, x30, [sp, #-32]!
  44cde8:	mov	x29, sp
  44cdec:	str	w0, [sp, #28]
  44cdf0:	str	w1, [sp, #24]
  44cdf4:	str	x2, [sp, #16]
  44cdf8:	b	44ce3c <ferror@plt+0x495ac>
  44cdfc:	ldr	x0, [sp, #16]
  44ce00:	ldr	x2, [x0, #24]
  44ce04:	ldr	w0, [sp, #28]
  44ce08:	add	w1, w0, #0x1
  44ce0c:	str	w1, [sp, #28]
  44ce10:	sxtw	x1, w0
  44ce14:	mov	x0, x1
  44ce18:	lsl	x0, x0, #1
  44ce1c:	add	x0, x0, x1
  44ce20:	lsl	x0, x0, #5
  44ce24:	add	x0, x2, x0
  44ce28:	ldr	x0, [x0]
  44ce2c:	mov	x1, x0
  44ce30:	adrp	x0, 463000 <warn@@Base+0x15330>
  44ce34:	add	x0, x0, #0xdc8
  44ce38:	bl	403780 <printf@plt>
  44ce3c:	ldr	w1, [sp, #28]
  44ce40:	ldr	w0, [sp, #24]
  44ce44:	cmp	w1, w0
  44ce48:	b.ne	44cdfc <ferror@plt+0x4956c>  // b.any
  44ce4c:	nop
  44ce50:	nop
  44ce54:	ldp	x29, x30, [sp], #32
  44ce58:	ret
  44ce5c:	stp	x29, x30, [sp, #-64]!
  44ce60:	mov	x29, sp
  44ce64:	str	w0, [sp, #44]
  44ce68:	str	w1, [sp, #40]
  44ce6c:	str	w2, [sp, #36]
  44ce70:	str	x3, [sp, #24]
  44ce74:	b	44cf64 <ferror@plt+0x496d4>
  44ce78:	ldr	x0, [sp, #24]
  44ce7c:	ldr	x2, [x0, #24]
  44ce80:	ldrsw	x1, [sp, #44]
  44ce84:	mov	x0, x1
  44ce88:	lsl	x0, x0, #1
  44ce8c:	add	x0, x0, x1
  44ce90:	lsl	x0, x0, #5
  44ce94:	add	x1, x2, x0
  44ce98:	ldr	w0, [sp, #36]
  44ce9c:	sub	w0, w0, #0x2
  44cea0:	mov	w0, w0
  44cea4:	add	x0, x1, x0
  44cea8:	ldrb	w0, [x0, #8]
  44ceac:	cmp	w0, #0x0
  44ceb0:	b.eq	44cef4 <ferror@plt+0x49664>  // b.none
  44ceb4:	ldr	x0, [sp, #24]
  44ceb8:	ldr	x2, [x0, #24]
  44cebc:	ldrsw	x1, [sp, #44]
  44cec0:	mov	x0, x1
  44cec4:	lsl	x0, x0, #1
  44cec8:	add	x0, x0, x1
  44cecc:	lsl	x0, x0, #5
  44ced0:	add	x0, x2, x0
  44ced4:	ldr	x2, [x0]
  44ced8:	adrp	x0, 480000 <_sch_istable+0x1478>
  44cedc:	add	x0, x0, #0xf20
  44cee0:	ldr	x0, [x0]
  44cee4:	mov	x1, x0
  44cee8:	mov	x0, x2
  44ceec:	bl	402fe0 <fputs@plt>
  44cef0:	b	44cf40 <ferror@plt+0x496b0>
  44cef4:	ldr	x0, [sp, #24]
  44cef8:	ldr	x2, [x0, #24]
  44cefc:	ldrsw	x1, [sp, #44]
  44cf00:	mov	x0, x1
  44cf04:	lsl	x0, x0, #1
  44cf08:	add	x0, x0, x1
  44cf0c:	lsl	x0, x0, #5
  44cf10:	add	x0, x2, x0
  44cf14:	ldr	x0, [x0]
  44cf18:	bl	402fd0 <strlen@plt>
  44cf1c:	str	w0, [sp, #60]
  44cf20:	b	44cf2c <ferror@plt+0x4969c>
  44cf24:	mov	w0, #0x2d                  	// #45
  44cf28:	bl	4037e0 <putchar@plt>
  44cf2c:	ldr	w0, [sp, #60]
  44cf30:	sub	w1, w0, #0x1
  44cf34:	str	w1, [sp, #60]
  44cf38:	cmp	w0, #0x0
  44cf3c:	b.ne	44cf24 <ferror@plt+0x49694>  // b.any
  44cf40:	ldr	w0, [sp, #44]
  44cf44:	add	w0, w0, #0x1
  44cf48:	str	w0, [sp, #44]
  44cf4c:	ldr	w1, [sp, #44]
  44cf50:	ldr	w0, [sp, #40]
  44cf54:	cmp	w1, w0
  44cf58:	b.eq	44cf64 <ferror@plt+0x496d4>  // b.none
  44cf5c:	mov	w0, #0x20                  	// #32
  44cf60:	bl	4037e0 <putchar@plt>
  44cf64:	ldr	w1, [sp, #44]
  44cf68:	ldr	w0, [sp, #40]
  44cf6c:	cmp	w1, w0
  44cf70:	b.ne	44ce78 <ferror@plt+0x495e8>  // b.any
  44cf74:	nop
  44cf78:	nop
  44cf7c:	ldp	x29, x30, [sp], #64
  44cf80:	ret
  44cf84:	stp	x29, x30, [sp, #-80]!
  44cf88:	mov	x29, sp
  44cf8c:	str	x0, [sp, #24]
  44cf90:	str	wzr, [sp, #64]
  44cf94:	mov	w0, #0x2                   	// #2
  44cf98:	str	w0, [sp, #68]
  44cf9c:	b	44cfe0 <ferror@plt+0x49750>
  44cfa0:	mov	x1, #0x0                   	// #0
  44cfa4:	ldr	w0, [sp, #68]
  44cfa8:	bl	4034c0 <bfd_printable_arch_mach@plt>
  44cfac:	str	x0, [sp, #40]
  44cfb0:	ldr	x0, [sp, #40]
  44cfb4:	bl	402fd0 <strlen@plt>
  44cfb8:	str	w0, [sp, #36]
  44cfbc:	ldr	w1, [sp, #36]
  44cfc0:	ldr	w0, [sp, #64]
  44cfc4:	cmp	w1, w0
  44cfc8:	b.le	44cfd4 <ferror@plt+0x49744>
  44cfcc:	ldr	w0, [sp, #36]
  44cfd0:	str	w0, [sp, #64]
  44cfd4:	ldr	w0, [sp, #68]
  44cfd8:	add	w0, w0, #0x1
  44cfdc:	str	w0, [sp, #68]
  44cfe0:	ldr	w0, [sp, #68]
  44cfe4:	cmp	w0, #0x58
  44cfe8:	b.ls	44cfa0 <ferror@plt+0x49710>  // b.plast
  44cfec:	str	wzr, [sp, #76]
  44cff0:	adrp	x0, 463000 <warn@@Base+0x15330>
  44cff4:	add	x0, x0, #0xdd0
  44cff8:	bl	4037d0 <getenv@plt>
  44cffc:	str	x0, [sp, #56]
  44d000:	ldr	x0, [sp, #56]
  44d004:	cmp	x0, #0x0
  44d008:	b.eq	44d018 <ferror@plt+0x49788>  // b.none
  44d00c:	ldr	x0, [sp, #56]
  44d010:	bl	4031a0 <atoi@plt>
  44d014:	str	w0, [sp, #76]
  44d018:	ldr	w0, [sp, #76]
  44d01c:	cmp	w0, #0x0
  44d020:	b.ne	44d02c <ferror@plt+0x4979c>  // b.any
  44d024:	mov	w0, #0x50                  	// #80
  44d028:	str	w0, [sp, #76]
  44d02c:	str	wzr, [sp, #72]
  44d030:	b	44d11c <ferror@plt+0x4988c>
  44d034:	ldr	w1, [sp, #76]
  44d038:	ldr	w0, [sp, #64]
  44d03c:	sub	w0, w1, w0
  44d040:	sub	w0, w0, #0x1
  44d044:	ldr	x2, [sp, #24]
  44d048:	mov	w1, w0
  44d04c:	ldr	w0, [sp, #72]
  44d050:	bl	44cd4c <ferror@plt+0x494bc>
  44d054:	str	w0, [sp, #52]
  44d058:	ldr	w0, [sp, #64]
  44d05c:	add	w1, w0, #0x1
  44d060:	adrp	x0, 463000 <warn@@Base+0x15330>
  44d064:	add	x2, x0, #0xdd8
  44d068:	adrp	x0, 463000 <warn@@Base+0x15330>
  44d06c:	add	x0, x0, #0xde0
  44d070:	bl	403780 <printf@plt>
  44d074:	ldr	x2, [sp, #24]
  44d078:	ldr	w1, [sp, #52]
  44d07c:	ldr	w0, [sp, #72]
  44d080:	bl	44cde4 <ferror@plt+0x49554>
  44d084:	mov	w0, #0xa                   	// #10
  44d088:	bl	4037e0 <putchar@plt>
  44d08c:	mov	w0, #0x2                   	// #2
  44d090:	str	w0, [sp, #68]
  44d094:	b	44d108 <ferror@plt+0x49878>
  44d098:	mov	x1, #0x0                   	// #0
  44d09c:	ldr	w0, [sp, #68]
  44d0a0:	bl	4034c0 <bfd_printable_arch_mach@plt>
  44d0a4:	mov	x2, x0
  44d0a8:	adrp	x0, 463000 <warn@@Base+0x15330>
  44d0ac:	add	x1, x0, #0xde8
  44d0b0:	mov	x0, x2
  44d0b4:	bl	4034b0 <strcmp@plt>
  44d0b8:	cmp	w0, #0x0
  44d0bc:	b.eq	44d0fc <ferror@plt+0x4986c>  // b.none
  44d0c0:	mov	x1, #0x0                   	// #0
  44d0c4:	ldr	w0, [sp, #68]
  44d0c8:	bl	4034c0 <bfd_printable_arch_mach@plt>
  44d0cc:	mov	x2, x0
  44d0d0:	ldr	w1, [sp, #64]
  44d0d4:	adrp	x0, 463000 <warn@@Base+0x15330>
  44d0d8:	add	x0, x0, #0xdf8
  44d0dc:	bl	403780 <printf@plt>
  44d0e0:	ldr	x3, [sp, #24]
  44d0e4:	ldr	w2, [sp, #68]
  44d0e8:	ldr	w1, [sp, #52]
  44d0ec:	ldr	w0, [sp, #72]
  44d0f0:	bl	44ce5c <ferror@plt+0x495cc>
  44d0f4:	mov	w0, #0xa                   	// #10
  44d0f8:	bl	4037e0 <putchar@plt>
  44d0fc:	ldr	w0, [sp, #68]
  44d100:	add	w0, w0, #0x1
  44d104:	str	w0, [sp, #68]
  44d108:	ldr	w0, [sp, #68]
  44d10c:	cmp	w0, #0x58
  44d110:	b.ls	44d098 <ferror@plt+0x49808>  // b.plast
  44d114:	ldr	w0, [sp, #52]
  44d118:	str	w0, [sp, #72]
  44d11c:	ldr	x0, [sp, #24]
  44d120:	ldr	w0, [x0, #12]
  44d124:	ldr	w1, [sp, #72]
  44d128:	cmp	w1, w0
  44d12c:	b.lt	44d034 <ferror@plt+0x497a4>  // b.tstop
  44d130:	nop
  44d134:	nop
  44d138:	ldp	x29, x30, [sp], #80
  44d13c:	ret
  44d140:	stp	x29, x30, [sp, #-48]!
  44d144:	mov	x29, sp
  44d148:	adrp	x0, 463000 <warn@@Base+0x15330>
  44d14c:	add	x0, x0, #0xe00
  44d150:	bl	403840 <gettext@plt>
  44d154:	mov	x2, x0
  44d158:	adrp	x0, 463000 <warn@@Base+0x15330>
  44d15c:	add	x1, x0, #0xe20
  44d160:	mov	x0, x2
  44d164:	bl	403780 <printf@plt>
  44d168:	add	x0, sp, #0x10
  44d16c:	bl	44ccd8 <ferror@plt+0x49448>
  44d170:	ldr	w0, [sp, #24]
  44d174:	cmp	w0, #0x0
  44d178:	b.ne	44d184 <ferror@plt+0x498f4>  // b.any
  44d17c:	add	x0, sp, #0x10
  44d180:	bl	44cf84 <ferror@plt+0x496f4>
  44d184:	ldr	w0, [sp, #24]
  44d188:	ldp	x29, x30, [sp], #48
  44d18c:	ret
  44d190:	stp	x29, x30, [sp, #-256]!
  44d194:	mov	x29, sp
  44d198:	str	x0, [sp, #40]
  44d19c:	str	x1, [sp, #32]
  44d1a0:	str	w2, [sp, #28]
  44d1a4:	str	w3, [sp, #24]
  44d1a8:	ldr	w0, [sp, #28]
  44d1ac:	cmp	w0, #0x0
  44d1b0:	b.eq	44d29c <ferror@plt+0x49a0c>  // b.none
  44d1b4:	ldr	x0, [sp, #32]
  44d1b8:	ldr	x0, [x0, #8]
  44d1bc:	ldr	x2, [x0, #480]
  44d1c0:	add	x0, sp, #0x70
  44d1c4:	mov	x1, x0
  44d1c8:	ldr	x0, [sp, #32]
  44d1cc:	blr	x2
  44d1d0:	cmp	w0, #0x0
  44d1d4:	b.ne	44d29c <ferror@plt+0x49a0c>  // b.any
  44d1d8:	ldr	x0, [sp, #200]
  44d1dc:	str	x0, [sp, #88]
  44d1e0:	add	x0, sp, #0x58
  44d1e4:	bl	4030f0 <ctime@plt>
  44d1e8:	str	x0, [sp, #248]
  44d1ec:	ldr	x0, [sp, #248]
  44d1f0:	cmp	x0, #0x0
  44d1f4:	b.ne	44d214 <ferror@plt+0x49984>  // b.any
  44d1f8:	adrp	x0, 463000 <warn@@Base+0x15330>
  44d1fc:	add	x0, x0, #0xe38
  44d200:	bl	403840 <gettext@plt>
  44d204:	mov	x1, x0
  44d208:	add	x0, sp, #0x30
  44d20c:	bl	403090 <sprintf@plt>
  44d210:	b	44d240 <ferror@plt+0x499b0>
  44d214:	ldr	x0, [sp, #248]
  44d218:	add	x1, x0, #0x4
  44d21c:	ldr	x0, [sp, #248]
  44d220:	add	x0, x0, #0x14
  44d224:	add	x4, sp, #0x30
  44d228:	mov	x3, x0
  44d22c:	mov	x2, x1
  44d230:	adrp	x0, 463000 <warn@@Base+0x15330>
  44d234:	add	x1, x0, #0xe50
  44d238:	mov	x0, x4
  44d23c:	bl	403090 <sprintf@plt>
  44d240:	ldr	w0, [sp, #128]
  44d244:	mov	w0, w0
  44d248:	add	x1, sp, #0x60
  44d24c:	bl	44d898 <ferror@plt+0x4a008>
  44d250:	strb	wzr, [sp, #106]
  44d254:	ldr	x0, [sp, #160]
  44d258:	str	x0, [sp, #240]
  44d25c:	add	x0, sp, #0x60
  44d260:	add	x0, x0, #0x1
  44d264:	ldr	w1, [sp, #136]
  44d268:	mov	w1, w1
  44d26c:	ldr	w2, [sp, #140]
  44d270:	mov	w2, w2
  44d274:	add	x3, sp, #0x30
  44d278:	mov	x6, x3
  44d27c:	ldr	x5, [sp, #240]
  44d280:	mov	x4, x2
  44d284:	mov	x3, x1
  44d288:	mov	x2, x0
  44d28c:	adrp	x0, 463000 <warn@@Base+0x15330>
  44d290:	add	x1, x0, #0xe60
  44d294:	ldr	x0, [sp, #40]
  44d298:	bl	403870 <fprintf@plt>
  44d29c:	ldr	x0, [sp, #32]
  44d2a0:	bl	44c1e4 <ferror@plt+0x48954>
  44d2a4:	ldr	x1, [sp, #40]
  44d2a8:	bl	402fe0 <fputs@plt>
  44d2ac:	ldr	w0, [sp, #24]
  44d2b0:	cmp	w0, #0x0
  44d2b4:	b.eq	44d334 <ferror@plt+0x49aa4>  // b.none
  44d2b8:	ldr	x0, [sp, #32]
  44d2bc:	bl	44c1fc <ferror@plt+0x4896c>
  44d2c0:	cmp	w0, #0x0
  44d2c4:	b.eq	44d2f8 <ferror@plt+0x49a68>  // b.none
  44d2c8:	ldr	x0, [sp, #32]
  44d2cc:	ldr	x0, [x0, #96]
  44d2d0:	cmp	x0, #0x0
  44d2d4:	b.eq	44d2f8 <ferror@plt+0x49a68>  // b.none
  44d2d8:	ldr	x0, [sp, #32]
  44d2dc:	ldr	x0, [x0, #96]
  44d2e0:	mov	x2, x0
  44d2e4:	adrp	x0, 463000 <warn@@Base+0x15330>
  44d2e8:	add	x1, x0, #0xe78
  44d2ec:	ldr	x0, [sp, #40]
  44d2f0:	bl	403870 <fprintf@plt>
  44d2f4:	b	44d334 <ferror@plt+0x49aa4>
  44d2f8:	ldr	x0, [sp, #32]
  44d2fc:	bl	44c1fc <ferror@plt+0x4896c>
  44d300:	cmp	w0, #0x0
  44d304:	b.ne	44d334 <ferror@plt+0x49aa4>  // b.any
  44d308:	ldr	x0, [sp, #32]
  44d30c:	ldr	x0, [x0, #88]
  44d310:	cmp	x0, #0x0
  44d314:	b.eq	44d334 <ferror@plt+0x49aa4>  // b.none
  44d318:	ldr	x0, [sp, #32]
  44d31c:	ldr	x0, [x0, #88]
  44d320:	mov	x2, x0
  44d324:	adrp	x0, 463000 <warn@@Base+0x15330>
  44d328:	add	x1, x0, #0xe78
  44d32c:	ldr	x0, [sp, #40]
  44d330:	bl	403870 <fprintf@plt>
  44d334:	ldr	x1, [sp, #40]
  44d338:	mov	w0, #0xa                   	// #10
  44d33c:	bl	4030b0 <fputc@plt>
  44d340:	nop
  44d344:	ldp	x29, x30, [sp], #256
  44d348:	ret
  44d34c:	stp	x29, x30, [sp, #-64]!
  44d350:	mov	x29, sp
  44d354:	str	x0, [sp, #24]
  44d358:	mov	w1, #0x2f                  	// #47
  44d35c:	ldr	x0, [sp, #24]
  44d360:	bl	4033a0 <strrchr@plt>
  44d364:	str	x0, [sp, #40]
  44d368:	ldr	x0, [sp, #40]
  44d36c:	cmp	x0, #0x0
  44d370:	b.eq	44d3c4 <ferror@plt+0x49b34>  // b.none
  44d374:	ldr	x1, [sp, #40]
  44d378:	ldr	x0, [sp, #24]
  44d37c:	sub	x0, x1, x0
  44d380:	str	x0, [sp, #48]
  44d384:	ldr	x0, [sp, #48]
  44d388:	add	x0, x0, #0xb
  44d38c:	bl	403290 <xmalloc@plt>
  44d390:	str	x0, [sp, #56]
  44d394:	ldr	x2, [sp, #48]
  44d398:	ldr	x1, [sp, #24]
  44d39c:	ldr	x0, [sp, #56]
  44d3a0:	bl	402f60 <memcpy@plt>
  44d3a4:	ldr	x0, [sp, #48]
  44d3a8:	add	x1, x0, #0x1
  44d3ac:	str	x1, [sp, #48]
  44d3b0:	ldr	x1, [sp, #56]
  44d3b4:	add	x0, x1, x0
  44d3b8:	mov	w1, #0x2f                  	// #47
  44d3bc:	strb	w1, [x0]
  44d3c0:	b	44d3d4 <ferror@plt+0x49b44>
  44d3c4:	mov	x0, #0x9                   	// #9
  44d3c8:	bl	403290 <xmalloc@plt>
  44d3cc:	str	x0, [sp, #56]
  44d3d0:	str	xzr, [sp, #48]
  44d3d4:	ldr	x1, [sp, #56]
  44d3d8:	ldr	x0, [sp, #48]
  44d3dc:	add	x3, x1, x0
  44d3e0:	mov	x2, #0x9                   	// #9
  44d3e4:	adrp	x0, 463000 <warn@@Base+0x15330>
  44d3e8:	add	x1, x0, #0xe80
  44d3ec:	mov	x0, x3
  44d3f0:	bl	402f60 <memcpy@plt>
  44d3f4:	ldr	x0, [sp, #56]
  44d3f8:	ldp	x29, x30, [sp], #64
  44d3fc:	ret
  44d400:	stp	x29, x30, [sp, #-48]!
  44d404:	mov	x29, sp
  44d408:	str	x0, [sp, #24]
  44d40c:	ldr	x0, [sp, #24]
  44d410:	bl	44d34c <ferror@plt+0x49abc>
  44d414:	str	x0, [sp, #40]
  44d418:	ldr	x0, [sp, #40]
  44d41c:	bl	403650 <mkstemp@plt>
  44d420:	str	w0, [sp, #36]
  44d424:	ldr	w0, [sp, #36]
  44d428:	cmn	w0, #0x1
  44d42c:	b.ne	44d440 <ferror@plt+0x49bb0>  // b.any
  44d430:	ldr	x0, [sp, #40]
  44d434:	bl	403510 <free@plt>
  44d438:	mov	x0, #0x0                   	// #0
  44d43c:	b	44d44c <ferror@plt+0x49bbc>
  44d440:	ldr	w0, [sp, #36]
  44d444:	bl	403390 <close@plt>
  44d448:	ldr	x0, [sp, #40]
  44d44c:	ldp	x29, x30, [sp], #48
  44d450:	ret
  44d454:	stp	x29, x30, [sp, #-48]!
  44d458:	mov	x29, sp
  44d45c:	str	x0, [sp, #24]
  44d460:	ldr	x0, [sp, #24]
  44d464:	bl	44d34c <ferror@plt+0x49abc>
  44d468:	str	x0, [sp, #40]
  44d46c:	ldr	x0, [sp, #40]
  44d470:	bl	4033d0 <mkdtemp@plt>
  44d474:	ldp	x29, x30, [sp], #48
  44d478:	ret
  44d47c:	stp	x29, x30, [sp, #-48]!
  44d480:	mov	x29, sp
  44d484:	str	x0, [sp, #24]
  44d488:	str	x1, [sp, #16]
  44d48c:	add	x0, sp, #0x20
  44d490:	mov	w2, #0x0                   	// #0
  44d494:	mov	x1, x0
  44d498:	ldr	x0, [sp, #24]
  44d49c:	bl	402ff0 <bfd_scan_vma@plt>
  44d4a0:	str	x0, [sp, #40]
  44d4a4:	ldr	x0, [sp, #32]
  44d4a8:	ldrb	w0, [x0]
  44d4ac:	cmp	w0, #0x0
  44d4b0:	b.eq	44d4cc <ferror@plt+0x49c3c>  // b.none
  44d4b4:	adrp	x0, 463000 <warn@@Base+0x15330>
  44d4b8:	add	x0, x0, #0xe90
  44d4bc:	bl	403840 <gettext@plt>
  44d4c0:	ldr	x2, [sp, #24]
  44d4c4:	ldr	x1, [sp, #16]
  44d4c8:	bl	44c5b0 <ferror@plt+0x48d20>
  44d4cc:	ldr	x0, [sp, #40]
  44d4d0:	ldp	x29, x30, [sp], #48
  44d4d4:	ret
  44d4d8:	stp	x29, x30, [sp, #-176]!
  44d4dc:	mov	x29, sp
  44d4e0:	str	x19, [sp, #16]
  44d4e4:	str	x0, [sp, #40]
  44d4e8:	ldr	x0, [sp, #40]
  44d4ec:	cmp	x0, #0x0
  44d4f0:	b.ne	44d4fc <ferror@plt+0x49c6c>  // b.any
  44d4f4:	mov	x0, #0xffffffffffffffff    	// #-1
  44d4f8:	b	44d5ec <ferror@plt+0x49d5c>
  44d4fc:	add	x0, sp, #0x30
  44d500:	mov	x1, x0
  44d504:	ldr	x0, [sp, #40]
  44d508:	bl	453410 <warn@@Base+0x5740>
  44d50c:	cmp	w0, #0x0
  44d510:	b.ge	44d56c <ferror@plt+0x49cdc>  // b.tcont
  44d514:	bl	4037b0 <__errno_location@plt>
  44d518:	ldr	w0, [x0]
  44d51c:	cmp	w0, #0x2
  44d520:	b.ne	44d53c <ferror@plt+0x49cac>  // b.any
  44d524:	adrp	x0, 463000 <warn@@Base+0x15330>
  44d528:	add	x0, x0, #0xea8
  44d52c:	bl	403840 <gettext@plt>
  44d530:	ldr	x1, [sp, #40]
  44d534:	bl	44c650 <ferror@plt+0x48dc0>
  44d538:	b	44d5e8 <ferror@plt+0x49d58>
  44d53c:	adrp	x0, 463000 <warn@@Base+0x15330>
  44d540:	add	x0, x0, #0xec0
  44d544:	bl	403840 <gettext@plt>
  44d548:	mov	x19, x0
  44d54c:	bl	4037b0 <__errno_location@plt>
  44d550:	ldr	w0, [x0]
  44d554:	bl	403380 <strerror@plt>
  44d558:	mov	x2, x0
  44d55c:	ldr	x1, [sp, #40]
  44d560:	mov	x0, x19
  44d564:	bl	44c650 <ferror@plt+0x48dc0>
  44d568:	b	44d5e8 <ferror@plt+0x49d58>
  44d56c:	ldr	w0, [sp, #64]
  44d570:	and	w0, w0, #0xf000
  44d574:	cmp	w0, #0x4, lsl #12
  44d578:	b.ne	44d594 <ferror@plt+0x49d04>  // b.any
  44d57c:	adrp	x0, 463000 <warn@@Base+0x15330>
  44d580:	add	x0, x0, #0xef0
  44d584:	bl	403840 <gettext@plt>
  44d588:	ldr	x1, [sp, #40]
  44d58c:	bl	44c650 <ferror@plt+0x48dc0>
  44d590:	b	44d5e8 <ferror@plt+0x49d58>
  44d594:	ldr	w0, [sp, #64]
  44d598:	and	w0, w0, #0xf000
  44d59c:	cmp	w0, #0x8, lsl #12
  44d5a0:	b.eq	44d5bc <ferror@plt+0x49d2c>  // b.none
  44d5a4:	adrp	x0, 463000 <warn@@Base+0x15330>
  44d5a8:	add	x0, x0, #0xf10
  44d5ac:	bl	403840 <gettext@plt>
  44d5b0:	ldr	x1, [sp, #40]
  44d5b4:	bl	44c650 <ferror@plt+0x48dc0>
  44d5b8:	b	44d5e8 <ferror@plt+0x49d58>
  44d5bc:	ldr	x0, [sp, #96]
  44d5c0:	cmp	x0, #0x0
  44d5c4:	b.ge	44d5e0 <ferror@plt+0x49d50>  // b.tcont
  44d5c8:	adrp	x0, 463000 <warn@@Base+0x15330>
  44d5cc:	add	x0, x0, #0xf38
  44d5d0:	bl	403840 <gettext@plt>
  44d5d4:	ldr	x1, [sp, #40]
  44d5d8:	bl	44c650 <ferror@plt+0x48dc0>
  44d5dc:	b	44d5e8 <ferror@plt+0x49d58>
  44d5e0:	ldr	x0, [sp, #96]
  44d5e4:	b	44d5ec <ferror@plt+0x49d5c>
  44d5e8:	mov	x0, #0xffffffffffffffff    	// #-1
  44d5ec:	ldr	x19, [sp, #16]
  44d5f0:	ldp	x29, x30, [sp], #176
  44d5f4:	ret
  44d5f8:	stp	x29, x30, [sp, #-64]!
  44d5fc:	mov	x29, sp
  44d600:	stp	x19, x20, [sp, #16]
  44d604:	str	x0, [sp, #40]
  44d608:	ldr	x0, [sp, #40]
  44d60c:	cmp	x0, #0x0
  44d610:	b.ne	44d634 <ferror@plt+0x49da4>  // b.any
  44d614:	adrp	x0, 463000 <warn@@Base+0x15330>
  44d618:	add	x3, x0, #0xfa8
  44d61c:	mov	w2, #0x281                 	// #641
  44d620:	adrp	x0, 463000 <warn@@Base+0x15330>
  44d624:	add	x1, x0, #0xf78
  44d628:	adrp	x0, 463000 <warn@@Base+0x15330>
  44d62c:	add	x0, x0, #0xf90
  44d630:	bl	4037a0 <__assert_fail@plt>
  44d634:	ldr	x0, [sp, #40]
  44d638:	ldr	x0, [x0, #208]
  44d63c:	cmp	x0, #0x0
  44d640:	b.eq	44d658 <ferror@plt+0x49dc8>  // b.none
  44d644:	ldr	x0, [sp, #40]
  44d648:	ldr	x0, [x0, #208]
  44d64c:	bl	44c1fc <ferror@plt+0x4896c>
  44d650:	cmp	w0, #0x0
  44d654:	b.eq	44d664 <ferror@plt+0x49dd4>  // b.none
  44d658:	ldr	x0, [sp, #40]
  44d65c:	bl	44c1e4 <ferror@plt+0x48954>
  44d660:	b	44d750 <ferror@plt+0x49ec0>
  44d664:	ldr	x0, [sp, #40]
  44d668:	ldr	x0, [x0, #208]
  44d66c:	bl	44c1e4 <ferror@plt+0x48954>
  44d670:	bl	402fd0 <strlen@plt>
  44d674:	mov	x19, x0
  44d678:	ldr	x0, [sp, #40]
  44d67c:	bl	44c1e4 <ferror@plt+0x48954>
  44d680:	bl	402fd0 <strlen@plt>
  44d684:	add	x0, x19, x0
  44d688:	add	x0, x0, #0x3
  44d68c:	str	x0, [sp, #56]
  44d690:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  44d694:	add	x0, x0, #0x278
  44d698:	ldr	x0, [x0]
  44d69c:	ldr	x1, [sp, #56]
  44d6a0:	cmp	x1, x0
  44d6a4:	b.ls	44d708 <ferror@plt+0x49e78>  // b.plast
  44d6a8:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  44d6ac:	add	x0, x0, #0x278
  44d6b0:	ldr	x0, [x0]
  44d6b4:	cmp	x0, #0x0
  44d6b8:	b.eq	44d6cc <ferror@plt+0x49e3c>  // b.none
  44d6bc:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  44d6c0:	add	x0, x0, #0x280
  44d6c4:	ldr	x0, [x0]
  44d6c8:	bl	403510 <free@plt>
  44d6cc:	ldr	x0, [sp, #56]
  44d6d0:	lsr	x1, x0, #1
  44d6d4:	ldr	x0, [sp, #56]
  44d6d8:	add	x1, x1, x0
  44d6dc:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  44d6e0:	add	x0, x0, #0x278
  44d6e4:	str	x1, [x0]
  44d6e8:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  44d6ec:	add	x0, x0, #0x278
  44d6f0:	ldr	x0, [x0]
  44d6f4:	bl	403290 <xmalloc@plt>
  44d6f8:	mov	x1, x0
  44d6fc:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  44d700:	add	x0, x0, #0x280
  44d704:	str	x1, [x0]
  44d708:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  44d70c:	add	x0, x0, #0x280
  44d710:	ldr	x19, [x0]
  44d714:	ldr	x0, [sp, #40]
  44d718:	ldr	x0, [x0, #208]
  44d71c:	bl	44c1e4 <ferror@plt+0x48954>
  44d720:	mov	x20, x0
  44d724:	ldr	x0, [sp, #40]
  44d728:	bl	44c1e4 <ferror@plt+0x48954>
  44d72c:	mov	x3, x0
  44d730:	mov	x2, x20
  44d734:	adrp	x0, 463000 <warn@@Base+0x15330>
  44d738:	add	x1, x0, #0xfa0
  44d73c:	mov	x0, x19
  44d740:	bl	403090 <sprintf@plt>
  44d744:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  44d748:	add	x0, x0, #0x280
  44d74c:	ldr	x0, [x0]
  44d750:	ldp	x19, x20, [sp, #16]
  44d754:	ldp	x29, x30, [sp], #64
  44d758:	ret
  44d75c:	sub	sp, sp, #0x20
  44d760:	str	x0, [sp, #8]
  44d764:	ldr	x0, [sp, #8]
  44d768:	str	x0, [sp, #24]
  44d76c:	ldr	x0, [sp, #24]
  44d770:	ldrb	w0, [x0]
  44d774:	cmp	w0, #0x2f
  44d778:	b.ne	44d830 <ferror@plt+0x49fa0>  // b.any
  44d77c:	mov	w0, #0x0                   	// #0
  44d780:	b	44d844 <ferror@plt+0x49fb4>
  44d784:	ldr	x0, [sp, #24]
  44d788:	ldrb	w0, [x0]
  44d78c:	cmp	w0, #0x2e
  44d790:	b.ne	44d7f0 <ferror@plt+0x49f60>  // b.any
  44d794:	ldr	x0, [sp, #24]
  44d798:	add	x0, x0, #0x1
  44d79c:	str	x0, [sp, #24]
  44d7a0:	ldr	x0, [sp, #24]
  44d7a4:	ldrb	w0, [x0]
  44d7a8:	cmp	w0, #0x2e
  44d7ac:	b.ne	44d7f0 <ferror@plt+0x49f60>  // b.any
  44d7b0:	ldr	x0, [sp, #24]
  44d7b4:	add	x0, x0, #0x1
  44d7b8:	str	x0, [sp, #24]
  44d7bc:	ldr	x0, [sp, #24]
  44d7c0:	ldrb	w0, [x0]
  44d7c4:	cmp	w0, #0x0
  44d7c8:	b.eq	44d7dc <ferror@plt+0x49f4c>  // b.none
  44d7cc:	ldr	x0, [sp, #24]
  44d7d0:	ldrb	w0, [x0]
  44d7d4:	cmp	w0, #0x2f
  44d7d8:	b.ne	44d7f0 <ferror@plt+0x49f60>  // b.any
  44d7dc:	mov	w0, #0x0                   	// #0
  44d7e0:	b	44d844 <ferror@plt+0x49fb4>
  44d7e4:	ldr	x0, [sp, #24]
  44d7e8:	add	x0, x0, #0x1
  44d7ec:	str	x0, [sp, #24]
  44d7f0:	ldr	x0, [sp, #24]
  44d7f4:	ldrb	w0, [x0]
  44d7f8:	cmp	w0, #0x0
  44d7fc:	b.eq	44d820 <ferror@plt+0x49f90>  // b.none
  44d800:	ldr	x0, [sp, #24]
  44d804:	ldrb	w0, [x0]
  44d808:	cmp	w0, #0x2f
  44d80c:	b.ne	44d7e4 <ferror@plt+0x49f54>  // b.any
  44d810:	b	44d820 <ferror@plt+0x49f90>
  44d814:	ldr	x0, [sp, #24]
  44d818:	add	x0, x0, #0x1
  44d81c:	str	x0, [sp, #24]
  44d820:	ldr	x0, [sp, #24]
  44d824:	ldrb	w0, [x0]
  44d828:	cmp	w0, #0x2f
  44d82c:	b.eq	44d814 <ferror@plt+0x49f84>  // b.none
  44d830:	ldr	x0, [sp, #24]
  44d834:	ldrb	w0, [x0]
  44d838:	cmp	w0, #0x0
  44d83c:	b.ne	44d784 <ferror@plt+0x49ef4>  // b.any
  44d840:	mov	w0, #0x1                   	// #1
  44d844:	add	sp, sp, #0x20
  44d848:	ret
  44d84c:	stp	x29, x30, [sp, #-32]!
  44d850:	mov	x29, sp
  44d854:	str	x0, [sp, #24]
  44d858:	adrp	x0, 463000 <warn@@Base+0x15330>
  44d85c:	add	x2, x0, #0xfc8
  44d860:	ldr	x1, [sp, #24]
  44d864:	adrp	x0, 463000 <warn@@Base+0x15330>
  44d868:	add	x0, x0, #0xfe0
  44d86c:	bl	403780 <printf@plt>
  44d870:	adrp	x0, 463000 <warn@@Base+0x15330>
  44d874:	add	x0, x0, #0xff0
  44d878:	bl	403840 <gettext@plt>
  44d87c:	bl	403780 <printf@plt>
  44d880:	adrp	x0, 464000 <warn@@Base+0x16330>
  44d884:	add	x0, x0, #0x28
  44d888:	bl	403840 <gettext@plt>
  44d88c:	bl	403780 <printf@plt>
  44d890:	mov	w0, #0x0                   	// #0
  44d894:	bl	403000 <exit@plt>
  44d898:	stp	x29, x30, [sp, #-32]!
  44d89c:	mov	x29, sp
  44d8a0:	str	x0, [sp, #24]
  44d8a4:	str	x1, [sp, #16]
  44d8a8:	ldr	x0, [sp, #24]
  44d8ac:	bl	44da3c <ferror@plt+0x4a1ac>
  44d8b0:	and	w1, w0, #0xff
  44d8b4:	ldr	x0, [sp, #16]
  44d8b8:	strb	w1, [x0]
  44d8bc:	ldr	x0, [sp, #24]
  44d8c0:	and	x0, x0, #0x100
  44d8c4:	cmp	x0, #0x0
  44d8c8:	b.eq	44d8d4 <ferror@plt+0x4a044>  // b.none
  44d8cc:	mov	w0, #0x72                  	// #114
  44d8d0:	b	44d8d8 <ferror@plt+0x4a048>
  44d8d4:	mov	w0, #0x2d                  	// #45
  44d8d8:	ldr	x1, [sp, #16]
  44d8dc:	add	x1, x1, #0x1
  44d8e0:	strb	w0, [x1]
  44d8e4:	ldr	x0, [sp, #24]
  44d8e8:	and	x0, x0, #0x80
  44d8ec:	cmp	x0, #0x0
  44d8f0:	b.eq	44d8fc <ferror@plt+0x4a06c>  // b.none
  44d8f4:	mov	w0, #0x77                  	// #119
  44d8f8:	b	44d900 <ferror@plt+0x4a070>
  44d8fc:	mov	w0, #0x2d                  	// #45
  44d900:	ldr	x1, [sp, #16]
  44d904:	add	x1, x1, #0x2
  44d908:	strb	w0, [x1]
  44d90c:	ldr	x0, [sp, #24]
  44d910:	and	x0, x0, #0x40
  44d914:	cmp	x0, #0x0
  44d918:	b.eq	44d924 <ferror@plt+0x4a094>  // b.none
  44d91c:	mov	w0, #0x78                  	// #120
  44d920:	b	44d928 <ferror@plt+0x4a098>
  44d924:	mov	w0, #0x2d                  	// #45
  44d928:	ldr	x1, [sp, #16]
  44d92c:	add	x1, x1, #0x3
  44d930:	strb	w0, [x1]
  44d934:	ldr	x0, [sp, #24]
  44d938:	and	x0, x0, #0x20
  44d93c:	cmp	x0, #0x0
  44d940:	b.eq	44d94c <ferror@plt+0x4a0bc>  // b.none
  44d944:	mov	w0, #0x72                  	// #114
  44d948:	b	44d950 <ferror@plt+0x4a0c0>
  44d94c:	mov	w0, #0x2d                  	// #45
  44d950:	ldr	x1, [sp, #16]
  44d954:	add	x1, x1, #0x4
  44d958:	strb	w0, [x1]
  44d95c:	ldr	x0, [sp, #24]
  44d960:	and	x0, x0, #0x10
  44d964:	cmp	x0, #0x0
  44d968:	b.eq	44d974 <ferror@plt+0x4a0e4>  // b.none
  44d96c:	mov	w0, #0x77                  	// #119
  44d970:	b	44d978 <ferror@plt+0x4a0e8>
  44d974:	mov	w0, #0x2d                  	// #45
  44d978:	ldr	x1, [sp, #16]
  44d97c:	add	x1, x1, #0x5
  44d980:	strb	w0, [x1]
  44d984:	ldr	x0, [sp, #24]
  44d988:	and	x0, x0, #0x8
  44d98c:	cmp	x0, #0x0
  44d990:	b.eq	44d99c <ferror@plt+0x4a10c>  // b.none
  44d994:	mov	w0, #0x78                  	// #120
  44d998:	b	44d9a0 <ferror@plt+0x4a110>
  44d99c:	mov	w0, #0x2d                  	// #45
  44d9a0:	ldr	x1, [sp, #16]
  44d9a4:	add	x1, x1, #0x6
  44d9a8:	strb	w0, [x1]
  44d9ac:	ldr	x0, [sp, #24]
  44d9b0:	and	x0, x0, #0x4
  44d9b4:	cmp	x0, #0x0
  44d9b8:	b.eq	44d9c4 <ferror@plt+0x4a134>  // b.none
  44d9bc:	mov	w0, #0x72                  	// #114
  44d9c0:	b	44d9c8 <ferror@plt+0x4a138>
  44d9c4:	mov	w0, #0x2d                  	// #45
  44d9c8:	ldr	x1, [sp, #16]
  44d9cc:	add	x1, x1, #0x7
  44d9d0:	strb	w0, [x1]
  44d9d4:	ldr	x0, [sp, #24]
  44d9d8:	and	x0, x0, #0x2
  44d9dc:	cmp	x0, #0x0
  44d9e0:	b.eq	44d9ec <ferror@plt+0x4a15c>  // b.none
  44d9e4:	mov	w0, #0x77                  	// #119
  44d9e8:	b	44d9f0 <ferror@plt+0x4a160>
  44d9ec:	mov	w0, #0x2d                  	// #45
  44d9f0:	ldr	x1, [sp, #16]
  44d9f4:	add	x1, x1, #0x8
  44d9f8:	strb	w0, [x1]
  44d9fc:	ldr	x0, [sp, #24]
  44da00:	and	x0, x0, #0x1
  44da04:	cmp	x0, #0x0
  44da08:	b.eq	44da14 <ferror@plt+0x4a184>  // b.none
  44da0c:	mov	w0, #0x78                  	// #120
  44da10:	b	44da18 <ferror@plt+0x4a188>
  44da14:	mov	w0, #0x2d                  	// #45
  44da18:	ldr	x1, [sp, #16]
  44da1c:	add	x1, x1, #0x9
  44da20:	strb	w0, [x1]
  44da24:	ldr	x1, [sp, #16]
  44da28:	ldr	x0, [sp, #24]
  44da2c:	bl	44dae0 <ferror@plt+0x4a250>
  44da30:	nop
  44da34:	ldp	x29, x30, [sp], #32
  44da38:	ret
  44da3c:	sub	sp, sp, #0x10
  44da40:	str	x0, [sp, #8]
  44da44:	ldr	x0, [sp, #8]
  44da48:	and	x0, x0, #0xf000
  44da4c:	cmp	x0, #0x4, lsl #12
  44da50:	b.ne	44da5c <ferror@plt+0x4a1cc>  // b.any
  44da54:	mov	w0, #0x64                  	// #100
  44da58:	b	44dad8 <ferror@plt+0x4a248>
  44da5c:	ldr	x0, [sp, #8]
  44da60:	and	x0, x0, #0xf000
  44da64:	cmp	x0, #0xa, lsl #12
  44da68:	b.ne	44da74 <ferror@plt+0x4a1e4>  // b.any
  44da6c:	mov	w0, #0x6c                  	// #108
  44da70:	b	44dad8 <ferror@plt+0x4a248>
  44da74:	ldr	x0, [sp, #8]
  44da78:	and	x0, x0, #0xf000
  44da7c:	cmp	x0, #0x6, lsl #12
  44da80:	b.ne	44da8c <ferror@plt+0x4a1fc>  // b.any
  44da84:	mov	w0, #0x62                  	// #98
  44da88:	b	44dad8 <ferror@plt+0x4a248>
  44da8c:	ldr	x0, [sp, #8]
  44da90:	and	x0, x0, #0xf000
  44da94:	cmp	x0, #0x2, lsl #12
  44da98:	b.ne	44daa4 <ferror@plt+0x4a214>  // b.any
  44da9c:	mov	w0, #0x63                  	// #99
  44daa0:	b	44dad8 <ferror@plt+0x4a248>
  44daa4:	ldr	x0, [sp, #8]
  44daa8:	and	x0, x0, #0xf000
  44daac:	cmp	x0, #0xc, lsl #12
  44dab0:	b.ne	44dabc <ferror@plt+0x4a22c>  // b.any
  44dab4:	mov	w0, #0x73                  	// #115
  44dab8:	b	44dad8 <ferror@plt+0x4a248>
  44dabc:	ldr	x0, [sp, #8]
  44dac0:	and	x0, x0, #0xf000
  44dac4:	cmp	x0, #0x1, lsl #12
  44dac8:	b.ne	44dad4 <ferror@plt+0x4a244>  // b.any
  44dacc:	mov	w0, #0x70                  	// #112
  44dad0:	b	44dad8 <ferror@plt+0x4a248>
  44dad4:	mov	w0, #0x2d                  	// #45
  44dad8:	add	sp, sp, #0x10
  44dadc:	ret
  44dae0:	sub	sp, sp, #0x10
  44dae4:	str	x0, [sp, #8]
  44dae8:	str	x1, [sp]
  44daec:	ldr	x0, [sp, #8]
  44daf0:	and	x0, x0, #0x800
  44daf4:	cmp	x0, #0x0
  44daf8:	b.eq	44db34 <ferror@plt+0x4a2a4>  // b.none
  44dafc:	ldr	x0, [sp]
  44db00:	add	x0, x0, #0x3
  44db04:	ldrb	w0, [x0]
  44db08:	cmp	w0, #0x78
  44db0c:	b.eq	44db24 <ferror@plt+0x4a294>  // b.none
  44db10:	ldr	x0, [sp]
  44db14:	add	x0, x0, #0x3
  44db18:	mov	w1, #0x53                  	// #83
  44db1c:	strb	w1, [x0]
  44db20:	b	44db34 <ferror@plt+0x4a2a4>
  44db24:	ldr	x0, [sp]
  44db28:	add	x0, x0, #0x3
  44db2c:	mov	w1, #0x73                  	// #115
  44db30:	strb	w1, [x0]
  44db34:	ldr	x0, [sp, #8]
  44db38:	and	x0, x0, #0x400
  44db3c:	cmp	x0, #0x0
  44db40:	b.eq	44db7c <ferror@plt+0x4a2ec>  // b.none
  44db44:	ldr	x0, [sp]
  44db48:	add	x0, x0, #0x6
  44db4c:	ldrb	w0, [x0]
  44db50:	cmp	w0, #0x78
  44db54:	b.eq	44db6c <ferror@plt+0x4a2dc>  // b.none
  44db58:	ldr	x0, [sp]
  44db5c:	add	x0, x0, #0x6
  44db60:	mov	w1, #0x53                  	// #83
  44db64:	strb	w1, [x0]
  44db68:	b	44db7c <ferror@plt+0x4a2ec>
  44db6c:	ldr	x0, [sp]
  44db70:	add	x0, x0, #0x6
  44db74:	mov	w1, #0x73                  	// #115
  44db78:	strb	w1, [x0]
  44db7c:	ldr	x0, [sp, #8]
  44db80:	and	x0, x0, #0x200
  44db84:	cmp	x0, #0x0
  44db88:	b.eq	44dbc4 <ferror@plt+0x4a334>  // b.none
  44db8c:	ldr	x0, [sp]
  44db90:	add	x0, x0, #0x9
  44db94:	ldrb	w0, [x0]
  44db98:	cmp	w0, #0x78
  44db9c:	b.eq	44dbb4 <ferror@plt+0x4a324>  // b.none
  44dba0:	ldr	x0, [sp]
  44dba4:	add	x0, x0, #0x9
  44dba8:	mov	w1, #0x54                  	// #84
  44dbac:	strb	w1, [x0]
  44dbb0:	b	44dbc4 <ferror@plt+0x4a334>
  44dbb4:	ldr	x0, [sp]
  44dbb8:	add	x0, x0, #0x9
  44dbbc:	mov	w1, #0x74                  	// #116
  44dbc0:	strb	w1, [x0]
  44dbc4:	nop
  44dbc8:	add	sp, sp, #0x10
  44dbcc:	ret

000000000044dbd0 <error@@Base>:
  44dbd0:	stp	x29, x30, [sp, #-304]!
  44dbd4:	mov	x29, sp
  44dbd8:	str	x19, [sp, #16]
  44dbdc:	str	x0, [sp, #72]
  44dbe0:	str	x1, [sp, #248]
  44dbe4:	str	x2, [sp, #256]
  44dbe8:	str	x3, [sp, #264]
  44dbec:	str	x4, [sp, #272]
  44dbf0:	str	x5, [sp, #280]
  44dbf4:	str	x6, [sp, #288]
  44dbf8:	str	x7, [sp, #296]
  44dbfc:	str	q0, [sp, #112]
  44dc00:	str	q1, [sp, #128]
  44dc04:	str	q2, [sp, #144]
  44dc08:	str	q3, [sp, #160]
  44dc0c:	str	q4, [sp, #176]
  44dc10:	str	q5, [sp, #192]
  44dc14:	str	q6, [sp, #208]
  44dc18:	str	q7, [sp, #224]
  44dc1c:	adrp	x0, 480000 <_sch_istable+0x1478>
  44dc20:	add	x0, x0, #0xf20
  44dc24:	ldr	x0, [x0]
  44dc28:	bl	4035e0 <fflush@plt>
  44dc2c:	add	x0, sp, #0x130
  44dc30:	str	x0, [sp, #80]
  44dc34:	add	x0, sp, #0x130
  44dc38:	str	x0, [sp, #88]
  44dc3c:	add	x0, sp, #0xf0
  44dc40:	str	x0, [sp, #96]
  44dc44:	mov	w0, #0xffffffc8            	// #-56
  44dc48:	str	w0, [sp, #104]
  44dc4c:	mov	w0, #0xffffff80            	// #-128
  44dc50:	str	w0, [sp, #108]
  44dc54:	adrp	x0, 480000 <_sch_istable+0x1478>
  44dc58:	add	x0, x0, #0xf08
  44dc5c:	ldr	x19, [x0]
  44dc60:	adrp	x0, 464000 <warn@@Base+0x16330>
  44dc64:	add	x0, x0, #0xf0
  44dc68:	bl	403840 <gettext@plt>
  44dc6c:	mov	x1, x0
  44dc70:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  44dc74:	add	x0, x0, #0x2f0
  44dc78:	ldr	x0, [x0]
  44dc7c:	mov	x2, x0
  44dc80:	mov	x0, x19
  44dc84:	bl	403870 <fprintf@plt>
  44dc88:	adrp	x0, 480000 <_sch_istable+0x1478>
  44dc8c:	add	x0, x0, #0xf08
  44dc90:	ldr	x4, [x0]
  44dc94:	add	x2, sp, #0x20
  44dc98:	add	x3, sp, #0x50
  44dc9c:	ldp	x0, x1, [x3]
  44dca0:	stp	x0, x1, [x2]
  44dca4:	ldp	x0, x1, [x3, #16]
  44dca8:	stp	x0, x1, [x2, #16]
  44dcac:	add	x0, sp, #0x20
  44dcb0:	mov	x2, x0
  44dcb4:	ldr	x1, [sp, #72]
  44dcb8:	mov	x0, x4
  44dcbc:	bl	403770 <vfprintf@plt>
  44dcc0:	nop
  44dcc4:	ldr	x19, [sp, #16]
  44dcc8:	ldp	x29, x30, [sp], #304
  44dccc:	ret

000000000044dcd0 <warn@@Base>:
  44dcd0:	stp	x29, x30, [sp, #-304]!
  44dcd4:	mov	x29, sp
  44dcd8:	str	x19, [sp, #16]
  44dcdc:	str	x0, [sp, #72]
  44dce0:	str	x1, [sp, #248]
  44dce4:	str	x2, [sp, #256]
  44dce8:	str	x3, [sp, #264]
  44dcec:	str	x4, [sp, #272]
  44dcf0:	str	x5, [sp, #280]
  44dcf4:	str	x6, [sp, #288]
  44dcf8:	str	x7, [sp, #296]
  44dcfc:	str	q0, [sp, #112]
  44dd00:	str	q1, [sp, #128]
  44dd04:	str	q2, [sp, #144]
  44dd08:	str	q3, [sp, #160]
  44dd0c:	str	q4, [sp, #176]
  44dd10:	str	q5, [sp, #192]
  44dd14:	str	q6, [sp, #208]
  44dd18:	str	q7, [sp, #224]
  44dd1c:	adrp	x0, 480000 <_sch_istable+0x1478>
  44dd20:	add	x0, x0, #0xf20
  44dd24:	ldr	x0, [x0]
  44dd28:	bl	4035e0 <fflush@plt>
  44dd2c:	add	x0, sp, #0x130
  44dd30:	str	x0, [sp, #80]
  44dd34:	add	x0, sp, #0x130
  44dd38:	str	x0, [sp, #88]
  44dd3c:	add	x0, sp, #0xf0
  44dd40:	str	x0, [sp, #96]
  44dd44:	mov	w0, #0xffffffc8            	// #-56
  44dd48:	str	w0, [sp, #104]
  44dd4c:	mov	w0, #0xffffff80            	// #-128
  44dd50:	str	w0, [sp, #108]
  44dd54:	adrp	x0, 480000 <_sch_istable+0x1478>
  44dd58:	add	x0, x0, #0xf08
  44dd5c:	ldr	x19, [x0]
  44dd60:	adrp	x0, 464000 <warn@@Base+0x16330>
  44dd64:	add	x0, x0, #0x100
  44dd68:	bl	403840 <gettext@plt>
  44dd6c:	mov	x1, x0
  44dd70:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  44dd74:	add	x0, x0, #0x2f0
  44dd78:	ldr	x0, [x0]
  44dd7c:	mov	x2, x0
  44dd80:	mov	x0, x19
  44dd84:	bl	403870 <fprintf@plt>
  44dd88:	adrp	x0, 480000 <_sch_istable+0x1478>
  44dd8c:	add	x0, x0, #0xf08
  44dd90:	ldr	x4, [x0]
  44dd94:	add	x2, sp, #0x20
  44dd98:	add	x3, sp, #0x50
  44dd9c:	ldp	x0, x1, [x3]
  44dda0:	stp	x0, x1, [x2]
  44dda4:	ldp	x0, x1, [x3, #16]
  44dda8:	stp	x0, x1, [x2, #16]
  44ddac:	add	x0, sp, #0x20
  44ddb0:	mov	x2, x0
  44ddb4:	ldr	x1, [sp, #72]
  44ddb8:	mov	x0, x4
  44ddbc:	bl	403770 <vfprintf@plt>
  44ddc0:	nop
  44ddc4:	ldr	x19, [sp, #16]
  44ddc8:	ldp	x29, x30, [sp], #304
  44ddcc:	ret
  44ddd0:	stp	x29, x30, [sp, #-48]!
  44ddd4:	mov	x29, sp
  44ddd8:	str	x0, [sp, #40]
  44dddc:	str	x1, [sp, #32]
  44dde0:	str	w2, [sp, #28]
  44dde4:	ldr	w0, [sp, #28]
  44dde8:	cmp	w0, #0x8
  44ddec:	b.eq	44de48 <warn@@Base+0x178>  // b.none
  44ddf0:	ldr	w0, [sp, #28]
  44ddf4:	cmp	w0, #0x8
  44ddf8:	b.gt	44df04 <warn@@Base+0x234>
  44ddfc:	ldr	w0, [sp, #28]
  44de00:	cmp	w0, #0x4
  44de04:	b.eq	44dea8 <warn@@Base+0x1d8>  // b.none
  44de08:	ldr	w0, [sp, #28]
  44de0c:	cmp	w0, #0x4
  44de10:	b.gt	44df04 <warn@@Base+0x234>
  44de14:	ldr	w0, [sp, #28]
  44de18:	cmp	w0, #0x3
  44de1c:	b.eq	44dec0 <warn@@Base+0x1f0>  // b.none
  44de20:	ldr	w0, [sp, #28]
  44de24:	cmp	w0, #0x3
  44de28:	b.gt	44df04 <warn@@Base+0x234>
  44de2c:	ldr	w0, [sp, #28]
  44de30:	cmp	w0, #0x1
  44de34:	b.eq	44def0 <warn@@Base+0x220>  // b.none
  44de38:	ldr	w0, [sp, #28]
  44de3c:	cmp	w0, #0x2
  44de40:	b.eq	44ded8 <warn@@Base+0x208>  // b.none
  44de44:	b	44df04 <warn@@Base+0x234>
  44de48:	ldr	x0, [sp, #32]
  44de4c:	lsr	x1, x0, #56
  44de50:	ldr	x0, [sp, #40]
  44de54:	add	x0, x0, #0x7
  44de58:	and	w1, w1, #0xff
  44de5c:	strb	w1, [x0]
  44de60:	ldr	x0, [sp, #32]
  44de64:	lsr	x1, x0, #48
  44de68:	ldr	x0, [sp, #40]
  44de6c:	add	x0, x0, #0x6
  44de70:	and	w1, w1, #0xff
  44de74:	strb	w1, [x0]
  44de78:	ldr	x0, [sp, #32]
  44de7c:	lsr	x1, x0, #40
  44de80:	ldr	x0, [sp, #40]
  44de84:	add	x0, x0, #0x5
  44de88:	and	w1, w1, #0xff
  44de8c:	strb	w1, [x0]
  44de90:	ldr	x0, [sp, #32]
  44de94:	lsr	x1, x0, #32
  44de98:	ldr	x0, [sp, #40]
  44de9c:	add	x0, x0, #0x4
  44dea0:	and	w1, w1, #0xff
  44dea4:	strb	w1, [x0]
  44dea8:	ldr	x0, [sp, #32]
  44deac:	lsr	x1, x0, #24
  44deb0:	ldr	x0, [sp, #40]
  44deb4:	add	x0, x0, #0x3
  44deb8:	and	w1, w1, #0xff
  44debc:	strb	w1, [x0]
  44dec0:	ldr	x0, [sp, #32]
  44dec4:	lsr	x1, x0, #16
  44dec8:	ldr	x0, [sp, #40]
  44decc:	add	x0, x0, #0x2
  44ded0:	and	w1, w1, #0xff
  44ded4:	strb	w1, [x0]
  44ded8:	ldr	x0, [sp, #32]
  44dedc:	lsr	x1, x0, #8
  44dee0:	ldr	x0, [sp, #40]
  44dee4:	add	x0, x0, #0x1
  44dee8:	and	w1, w1, #0xff
  44deec:	strb	w1, [x0]
  44def0:	ldr	x0, [sp, #32]
  44def4:	and	w1, w0, #0xff
  44def8:	ldr	x0, [sp, #40]
  44defc:	strb	w1, [x0]
  44df00:	b	44df1c <warn@@Base+0x24c>
  44df04:	adrp	x0, 464000 <warn@@Base+0x16330>
  44df08:	add	x0, x0, #0x110
  44df0c:	bl	403840 <gettext@plt>
  44df10:	ldr	w1, [sp, #28]
  44df14:	bl	44dbd0 <error@@Base>
  44df18:	bl	403400 <abort@plt>
  44df1c:	nop
  44df20:	ldp	x29, x30, [sp], #48
  44df24:	ret
  44df28:	stp	x29, x30, [sp, #-48]!
  44df2c:	mov	x29, sp
  44df30:	str	x0, [sp, #40]
  44df34:	str	x1, [sp, #32]
  44df38:	str	w2, [sp, #28]
  44df3c:	ldr	w0, [sp, #28]
  44df40:	cmp	w0, #0x8
  44df44:	b.eq	44dfa0 <warn@@Base+0x2d0>  // b.none
  44df48:	ldr	w0, [sp, #28]
  44df4c:	cmp	w0, #0x8
  44df50:	b.gt	44e088 <warn@@Base+0x3b8>
  44df54:	ldr	w0, [sp, #28]
  44df58:	cmp	w0, #0x4
  44df5c:	b.eq	44e014 <warn@@Base+0x344>  // b.none
  44df60:	ldr	w0, [sp, #28]
  44df64:	cmp	w0, #0x4
  44df68:	b.gt	44e088 <warn@@Base+0x3b8>
  44df6c:	ldr	w0, [sp, #28]
  44df70:	cmp	w0, #0x3
  44df74:	b.eq	44e034 <warn@@Base+0x364>  // b.none
  44df78:	ldr	w0, [sp, #28]
  44df7c:	cmp	w0, #0x3
  44df80:	b.gt	44e088 <warn@@Base+0x3b8>
  44df84:	ldr	w0, [sp, #28]
  44df88:	cmp	w0, #0x1
  44df8c:	b.eq	44e074 <warn@@Base+0x3a4>  // b.none
  44df90:	ldr	w0, [sp, #28]
  44df94:	cmp	w0, #0x2
  44df98:	b.eq	44e054 <warn@@Base+0x384>  // b.none
  44df9c:	b	44e088 <warn@@Base+0x3b8>
  44dfa0:	ldr	x0, [sp, #40]
  44dfa4:	add	x0, x0, #0x7
  44dfa8:	ldr	x1, [sp, #32]
  44dfac:	and	w1, w1, #0xff
  44dfb0:	strb	w1, [x0]
  44dfb4:	ldr	x0, [sp, #32]
  44dfb8:	lsr	x1, x0, #8
  44dfbc:	ldr	x0, [sp, #40]
  44dfc0:	add	x0, x0, #0x6
  44dfc4:	and	w1, w1, #0xff
  44dfc8:	strb	w1, [x0]
  44dfcc:	ldr	x0, [sp, #32]
  44dfd0:	lsr	x1, x0, #16
  44dfd4:	ldr	x0, [sp, #40]
  44dfd8:	add	x0, x0, #0x5
  44dfdc:	and	w1, w1, #0xff
  44dfe0:	strb	w1, [x0]
  44dfe4:	ldr	x0, [sp, #32]
  44dfe8:	lsr	x1, x0, #24
  44dfec:	ldr	x0, [sp, #40]
  44dff0:	add	x0, x0, #0x4
  44dff4:	and	w1, w1, #0xff
  44dff8:	strb	w1, [x0]
  44dffc:	ldr	x0, [sp, #32]
  44e000:	lsr	x0, x0, #16
  44e004:	str	x0, [sp, #32]
  44e008:	ldr	x0, [sp, #32]
  44e00c:	lsr	x0, x0, #16
  44e010:	str	x0, [sp, #32]
  44e014:	ldr	x0, [sp, #40]
  44e018:	add	x0, x0, #0x3
  44e01c:	ldr	x1, [sp, #32]
  44e020:	and	w1, w1, #0xff
  44e024:	strb	w1, [x0]
  44e028:	ldr	x0, [sp, #32]
  44e02c:	lsr	x0, x0, #8
  44e030:	str	x0, [sp, #32]
  44e034:	ldr	x0, [sp, #40]
  44e038:	add	x0, x0, #0x2
  44e03c:	ldr	x1, [sp, #32]
  44e040:	and	w1, w1, #0xff
  44e044:	strb	w1, [x0]
  44e048:	ldr	x0, [sp, #32]
  44e04c:	lsr	x0, x0, #8
  44e050:	str	x0, [sp, #32]
  44e054:	ldr	x0, [sp, #40]
  44e058:	add	x0, x0, #0x1
  44e05c:	ldr	x1, [sp, #32]
  44e060:	and	w1, w1, #0xff
  44e064:	strb	w1, [x0]
  44e068:	ldr	x0, [sp, #32]
  44e06c:	lsr	x0, x0, #8
  44e070:	str	x0, [sp, #32]
  44e074:	ldr	x0, [sp, #32]
  44e078:	and	w1, w0, #0xff
  44e07c:	ldr	x0, [sp, #40]
  44e080:	strb	w1, [x0]
  44e084:	b	44e0a0 <warn@@Base+0x3d0>
  44e088:	adrp	x0, 464000 <warn@@Base+0x16330>
  44e08c:	add	x0, x0, #0x110
  44e090:	bl	403840 <gettext@plt>
  44e094:	ldr	w1, [sp, #28]
  44e098:	bl	44dbd0 <error@@Base>
  44e09c:	bl	403400 <abort@plt>
  44e0a0:	nop
  44e0a4:	ldp	x29, x30, [sp], #48
  44e0a8:	ret
  44e0ac:	stp	x29, x30, [sp, #-32]!
  44e0b0:	mov	x29, sp
  44e0b4:	str	x0, [sp, #24]
  44e0b8:	str	w1, [sp, #20]
  44e0bc:	ldr	w0, [sp, #20]
  44e0c0:	cmp	w0, #0x8
  44e0c4:	b.eq	44e3d0 <warn@@Base+0x700>  // b.none
  44e0c8:	ldr	w0, [sp, #20]
  44e0cc:	cmp	w0, #0x8
  44e0d0:	b.gt	44e488 <warn@@Base+0x7b8>
  44e0d4:	ldr	w0, [sp, #20]
  44e0d8:	cmp	w0, #0x7
  44e0dc:	b.eq	44e330 <warn@@Base+0x660>  // b.none
  44e0e0:	ldr	w0, [sp, #20]
  44e0e4:	cmp	w0, #0x7
  44e0e8:	b.gt	44e488 <warn@@Base+0x7b8>
  44e0ec:	ldr	w0, [sp, #20]
  44e0f0:	cmp	w0, #0x6
  44e0f4:	b.eq	44e2a8 <warn@@Base+0x5d8>  // b.none
  44e0f8:	ldr	w0, [sp, #20]
  44e0fc:	cmp	w0, #0x6
  44e100:	b.gt	44e488 <warn@@Base+0x7b8>
  44e104:	ldr	w0, [sp, #20]
  44e108:	cmp	w0, #0x5
  44e10c:	b.eq	44e238 <warn@@Base+0x568>  // b.none
  44e110:	ldr	w0, [sp, #20]
  44e114:	cmp	w0, #0x5
  44e118:	b.gt	44e488 <warn@@Base+0x7b8>
  44e11c:	ldr	w0, [sp, #20]
  44e120:	cmp	w0, #0x4
  44e124:	b.eq	44e1e0 <warn@@Base+0x510>  // b.none
  44e128:	ldr	w0, [sp, #20]
  44e12c:	cmp	w0, #0x4
  44e130:	b.gt	44e488 <warn@@Base+0x7b8>
  44e134:	ldr	w0, [sp, #20]
  44e138:	cmp	w0, #0x3
  44e13c:	b.eq	44e1a0 <warn@@Base+0x4d0>  // b.none
  44e140:	ldr	w0, [sp, #20]
  44e144:	cmp	w0, #0x3
  44e148:	b.gt	44e488 <warn@@Base+0x7b8>
  44e14c:	ldr	w0, [sp, #20]
  44e150:	cmp	w0, #0x1
  44e154:	b.eq	44e168 <warn@@Base+0x498>  // b.none
  44e158:	ldr	w0, [sp, #20]
  44e15c:	cmp	w0, #0x2
  44e160:	b.eq	44e178 <warn@@Base+0x4a8>  // b.none
  44e164:	b	44e488 <warn@@Base+0x7b8>
  44e168:	ldr	x0, [sp, #24]
  44e16c:	ldrb	w0, [x0]
  44e170:	and	x0, x0, #0xff
  44e174:	b	44e4a0 <warn@@Base+0x7d0>
  44e178:	ldr	x0, [sp, #24]
  44e17c:	ldrb	w0, [x0]
  44e180:	mov	w1, w0
  44e184:	ldr	x0, [sp, #24]
  44e188:	add	x0, x0, #0x1
  44e18c:	ldrb	w0, [x0]
  44e190:	lsl	w0, w0, #8
  44e194:	orr	w0, w1, w0
  44e198:	mov	w0, w0
  44e19c:	b	44e4a0 <warn@@Base+0x7d0>
  44e1a0:	ldr	x0, [sp, #24]
  44e1a4:	ldrb	w0, [x0]
  44e1a8:	and	x1, x0, #0xff
  44e1ac:	ldr	x0, [sp, #24]
  44e1b0:	add	x0, x0, #0x1
  44e1b4:	ldrb	w0, [x0]
  44e1b8:	and	x0, x0, #0xff
  44e1bc:	lsl	x0, x0, #8
  44e1c0:	orr	x1, x1, x0
  44e1c4:	ldr	x0, [sp, #24]
  44e1c8:	add	x0, x0, #0x2
  44e1cc:	ldrb	w0, [x0]
  44e1d0:	and	x0, x0, #0xff
  44e1d4:	lsl	x0, x0, #16
  44e1d8:	orr	x0, x1, x0
  44e1dc:	b	44e4a0 <warn@@Base+0x7d0>
  44e1e0:	ldr	x0, [sp, #24]
  44e1e4:	ldrb	w0, [x0]
  44e1e8:	and	x1, x0, #0xff
  44e1ec:	ldr	x0, [sp, #24]
  44e1f0:	add	x0, x0, #0x1
  44e1f4:	ldrb	w0, [x0]
  44e1f8:	and	x0, x0, #0xff
  44e1fc:	lsl	x0, x0, #8
  44e200:	orr	x1, x1, x0
  44e204:	ldr	x0, [sp, #24]
  44e208:	add	x0, x0, #0x2
  44e20c:	ldrb	w0, [x0]
  44e210:	and	x0, x0, #0xff
  44e214:	lsl	x0, x0, #16
  44e218:	orr	x1, x1, x0
  44e21c:	ldr	x0, [sp, #24]
  44e220:	add	x0, x0, #0x3
  44e224:	ldrb	w0, [x0]
  44e228:	and	x0, x0, #0xff
  44e22c:	lsl	x0, x0, #24
  44e230:	orr	x0, x1, x0
  44e234:	b	44e4a0 <warn@@Base+0x7d0>
  44e238:	ldr	x0, [sp, #24]
  44e23c:	ldrb	w0, [x0]
  44e240:	and	x1, x0, #0xff
  44e244:	ldr	x0, [sp, #24]
  44e248:	add	x0, x0, #0x1
  44e24c:	ldrb	w0, [x0]
  44e250:	and	x0, x0, #0xff
  44e254:	lsl	x0, x0, #8
  44e258:	orr	x1, x1, x0
  44e25c:	ldr	x0, [sp, #24]
  44e260:	add	x0, x0, #0x2
  44e264:	ldrb	w0, [x0]
  44e268:	and	x0, x0, #0xff
  44e26c:	lsl	x0, x0, #16
  44e270:	orr	x1, x1, x0
  44e274:	ldr	x0, [sp, #24]
  44e278:	add	x0, x0, #0x3
  44e27c:	ldrb	w0, [x0]
  44e280:	and	x0, x0, #0xff
  44e284:	lsl	x0, x0, #24
  44e288:	orr	x1, x1, x0
  44e28c:	ldr	x0, [sp, #24]
  44e290:	add	x0, x0, #0x4
  44e294:	ldrb	w0, [x0]
  44e298:	and	x0, x0, #0xff
  44e29c:	lsl	x0, x0, #32
  44e2a0:	orr	x0, x1, x0
  44e2a4:	b	44e4a0 <warn@@Base+0x7d0>
  44e2a8:	ldr	x0, [sp, #24]
  44e2ac:	ldrb	w0, [x0]
  44e2b0:	and	x1, x0, #0xff
  44e2b4:	ldr	x0, [sp, #24]
  44e2b8:	add	x0, x0, #0x1
  44e2bc:	ldrb	w0, [x0]
  44e2c0:	and	x0, x0, #0xff
  44e2c4:	lsl	x0, x0, #8
  44e2c8:	orr	x1, x1, x0
  44e2cc:	ldr	x0, [sp, #24]
  44e2d0:	add	x0, x0, #0x2
  44e2d4:	ldrb	w0, [x0]
  44e2d8:	and	x0, x0, #0xff
  44e2dc:	lsl	x0, x0, #16
  44e2e0:	orr	x1, x1, x0
  44e2e4:	ldr	x0, [sp, #24]
  44e2e8:	add	x0, x0, #0x3
  44e2ec:	ldrb	w0, [x0]
  44e2f0:	and	x0, x0, #0xff
  44e2f4:	lsl	x0, x0, #24
  44e2f8:	orr	x1, x1, x0
  44e2fc:	ldr	x0, [sp, #24]
  44e300:	add	x0, x0, #0x4
  44e304:	ldrb	w0, [x0]
  44e308:	and	x0, x0, #0xff
  44e30c:	lsl	x0, x0, #32
  44e310:	orr	x1, x1, x0
  44e314:	ldr	x0, [sp, #24]
  44e318:	add	x0, x0, #0x5
  44e31c:	ldrb	w0, [x0]
  44e320:	and	x0, x0, #0xff
  44e324:	lsl	x0, x0, #40
  44e328:	orr	x0, x1, x0
  44e32c:	b	44e4a0 <warn@@Base+0x7d0>
  44e330:	ldr	x0, [sp, #24]
  44e334:	ldrb	w0, [x0]
  44e338:	and	x1, x0, #0xff
  44e33c:	ldr	x0, [sp, #24]
  44e340:	add	x0, x0, #0x1
  44e344:	ldrb	w0, [x0]
  44e348:	and	x0, x0, #0xff
  44e34c:	lsl	x0, x0, #8
  44e350:	orr	x1, x1, x0
  44e354:	ldr	x0, [sp, #24]
  44e358:	add	x0, x0, #0x2
  44e35c:	ldrb	w0, [x0]
  44e360:	and	x0, x0, #0xff
  44e364:	lsl	x0, x0, #16
  44e368:	orr	x1, x1, x0
  44e36c:	ldr	x0, [sp, #24]
  44e370:	add	x0, x0, #0x3
  44e374:	ldrb	w0, [x0]
  44e378:	and	x0, x0, #0xff
  44e37c:	lsl	x0, x0, #24
  44e380:	orr	x1, x1, x0
  44e384:	ldr	x0, [sp, #24]
  44e388:	add	x0, x0, #0x4
  44e38c:	ldrb	w0, [x0]
  44e390:	and	x0, x0, #0xff
  44e394:	lsl	x0, x0, #32
  44e398:	orr	x1, x1, x0
  44e39c:	ldr	x0, [sp, #24]
  44e3a0:	add	x0, x0, #0x5
  44e3a4:	ldrb	w0, [x0]
  44e3a8:	and	x0, x0, #0xff
  44e3ac:	lsl	x0, x0, #40
  44e3b0:	orr	x1, x1, x0
  44e3b4:	ldr	x0, [sp, #24]
  44e3b8:	add	x0, x0, #0x6
  44e3bc:	ldrb	w0, [x0]
  44e3c0:	and	x0, x0, #0xff
  44e3c4:	lsl	x0, x0, #48
  44e3c8:	orr	x0, x1, x0
  44e3cc:	b	44e4a0 <warn@@Base+0x7d0>
  44e3d0:	ldr	x0, [sp, #24]
  44e3d4:	ldrb	w0, [x0]
  44e3d8:	and	x1, x0, #0xff
  44e3dc:	ldr	x0, [sp, #24]
  44e3e0:	add	x0, x0, #0x1
  44e3e4:	ldrb	w0, [x0]
  44e3e8:	and	x0, x0, #0xff
  44e3ec:	lsl	x0, x0, #8
  44e3f0:	orr	x1, x1, x0
  44e3f4:	ldr	x0, [sp, #24]
  44e3f8:	add	x0, x0, #0x2
  44e3fc:	ldrb	w0, [x0]
  44e400:	and	x0, x0, #0xff
  44e404:	lsl	x0, x0, #16
  44e408:	orr	x1, x1, x0
  44e40c:	ldr	x0, [sp, #24]
  44e410:	add	x0, x0, #0x3
  44e414:	ldrb	w0, [x0]
  44e418:	and	x0, x0, #0xff
  44e41c:	lsl	x0, x0, #24
  44e420:	orr	x1, x1, x0
  44e424:	ldr	x0, [sp, #24]
  44e428:	add	x0, x0, #0x4
  44e42c:	ldrb	w0, [x0]
  44e430:	and	x0, x0, #0xff
  44e434:	lsl	x0, x0, #32
  44e438:	orr	x1, x1, x0
  44e43c:	ldr	x0, [sp, #24]
  44e440:	add	x0, x0, #0x5
  44e444:	ldrb	w0, [x0]
  44e448:	and	x0, x0, #0xff
  44e44c:	lsl	x0, x0, #40
  44e450:	orr	x1, x1, x0
  44e454:	ldr	x0, [sp, #24]
  44e458:	add	x0, x0, #0x6
  44e45c:	ldrb	w0, [x0]
  44e460:	and	x0, x0, #0xff
  44e464:	lsl	x0, x0, #48
  44e468:	orr	x1, x1, x0
  44e46c:	ldr	x0, [sp, #24]
  44e470:	add	x0, x0, #0x7
  44e474:	ldrb	w0, [x0]
  44e478:	and	x0, x0, #0xff
  44e47c:	lsl	x0, x0, #56
  44e480:	orr	x0, x1, x0
  44e484:	b	44e4a0 <warn@@Base+0x7d0>
  44e488:	adrp	x0, 464000 <warn@@Base+0x16330>
  44e48c:	add	x0, x0, #0x110
  44e490:	bl	403840 <gettext@plt>
  44e494:	ldr	w1, [sp, #20]
  44e498:	bl	44dbd0 <error@@Base>
  44e49c:	bl	403400 <abort@plt>
  44e4a0:	ldp	x29, x30, [sp], #32
  44e4a4:	ret
  44e4a8:	stp	x29, x30, [sp, #-32]!
  44e4ac:	mov	x29, sp
  44e4b0:	str	x0, [sp, #24]
  44e4b4:	str	w1, [sp, #20]
  44e4b8:	ldr	w0, [sp, #20]
  44e4bc:	cmp	w0, #0x8
  44e4c0:	b.eq	44e7cc <warn@@Base+0xafc>  // b.none
  44e4c4:	ldr	w0, [sp, #20]
  44e4c8:	cmp	w0, #0x8
  44e4cc:	b.gt	44e884 <warn@@Base+0xbb4>
  44e4d0:	ldr	w0, [sp, #20]
  44e4d4:	cmp	w0, #0x7
  44e4d8:	b.eq	44e72c <warn@@Base+0xa5c>  // b.none
  44e4dc:	ldr	w0, [sp, #20]
  44e4e0:	cmp	w0, #0x7
  44e4e4:	b.gt	44e884 <warn@@Base+0xbb4>
  44e4e8:	ldr	w0, [sp, #20]
  44e4ec:	cmp	w0, #0x6
  44e4f0:	b.eq	44e6a4 <warn@@Base+0x9d4>  // b.none
  44e4f4:	ldr	w0, [sp, #20]
  44e4f8:	cmp	w0, #0x6
  44e4fc:	b.gt	44e884 <warn@@Base+0xbb4>
  44e500:	ldr	w0, [sp, #20]
  44e504:	cmp	w0, #0x5
  44e508:	b.eq	44e634 <warn@@Base+0x964>  // b.none
  44e50c:	ldr	w0, [sp, #20]
  44e510:	cmp	w0, #0x5
  44e514:	b.gt	44e884 <warn@@Base+0xbb4>
  44e518:	ldr	w0, [sp, #20]
  44e51c:	cmp	w0, #0x4
  44e520:	b.eq	44e5dc <warn@@Base+0x90c>  // b.none
  44e524:	ldr	w0, [sp, #20]
  44e528:	cmp	w0, #0x4
  44e52c:	b.gt	44e884 <warn@@Base+0xbb4>
  44e530:	ldr	w0, [sp, #20]
  44e534:	cmp	w0, #0x3
  44e538:	b.eq	44e59c <warn@@Base+0x8cc>  // b.none
  44e53c:	ldr	w0, [sp, #20]
  44e540:	cmp	w0, #0x3
  44e544:	b.gt	44e884 <warn@@Base+0xbb4>
  44e548:	ldr	w0, [sp, #20]
  44e54c:	cmp	w0, #0x1
  44e550:	b.eq	44e564 <warn@@Base+0x894>  // b.none
  44e554:	ldr	w0, [sp, #20]
  44e558:	cmp	w0, #0x2
  44e55c:	b.eq	44e574 <warn@@Base+0x8a4>  // b.none
  44e560:	b	44e884 <warn@@Base+0xbb4>
  44e564:	ldr	x0, [sp, #24]
  44e568:	ldrb	w0, [x0]
  44e56c:	and	x0, x0, #0xff
  44e570:	b	44e89c <warn@@Base+0xbcc>
  44e574:	ldr	x0, [sp, #24]
  44e578:	add	x0, x0, #0x1
  44e57c:	ldrb	w0, [x0]
  44e580:	mov	w1, w0
  44e584:	ldr	x0, [sp, #24]
  44e588:	ldrb	w0, [x0]
  44e58c:	lsl	w0, w0, #8
  44e590:	orr	w0, w1, w0
  44e594:	mov	w0, w0
  44e598:	b	44e89c <warn@@Base+0xbcc>
  44e59c:	ldr	x0, [sp, #24]
  44e5a0:	add	x0, x0, #0x2
  44e5a4:	ldrb	w0, [x0]
  44e5a8:	and	x1, x0, #0xff
  44e5ac:	ldr	x0, [sp, #24]
  44e5b0:	add	x0, x0, #0x1
  44e5b4:	ldrb	w0, [x0]
  44e5b8:	and	x0, x0, #0xff
  44e5bc:	lsl	x0, x0, #8
  44e5c0:	orr	x1, x1, x0
  44e5c4:	ldr	x0, [sp, #24]
  44e5c8:	ldrb	w0, [x0]
  44e5cc:	and	x0, x0, #0xff
  44e5d0:	lsl	x0, x0, #16
  44e5d4:	orr	x0, x1, x0
  44e5d8:	b	44e89c <warn@@Base+0xbcc>
  44e5dc:	ldr	x0, [sp, #24]
  44e5e0:	add	x0, x0, #0x3
  44e5e4:	ldrb	w0, [x0]
  44e5e8:	and	x1, x0, #0xff
  44e5ec:	ldr	x0, [sp, #24]
  44e5f0:	add	x0, x0, #0x2
  44e5f4:	ldrb	w0, [x0]
  44e5f8:	and	x0, x0, #0xff
  44e5fc:	lsl	x0, x0, #8
  44e600:	orr	x1, x1, x0
  44e604:	ldr	x0, [sp, #24]
  44e608:	add	x0, x0, #0x1
  44e60c:	ldrb	w0, [x0]
  44e610:	and	x0, x0, #0xff
  44e614:	lsl	x0, x0, #16
  44e618:	orr	x1, x1, x0
  44e61c:	ldr	x0, [sp, #24]
  44e620:	ldrb	w0, [x0]
  44e624:	and	x0, x0, #0xff
  44e628:	lsl	x0, x0, #24
  44e62c:	orr	x0, x1, x0
  44e630:	b	44e89c <warn@@Base+0xbcc>
  44e634:	ldr	x0, [sp, #24]
  44e638:	add	x0, x0, #0x4
  44e63c:	ldrb	w0, [x0]
  44e640:	and	x1, x0, #0xff
  44e644:	ldr	x0, [sp, #24]
  44e648:	add	x0, x0, #0x3
  44e64c:	ldrb	w0, [x0]
  44e650:	and	x0, x0, #0xff
  44e654:	lsl	x0, x0, #8
  44e658:	orr	x1, x1, x0
  44e65c:	ldr	x0, [sp, #24]
  44e660:	add	x0, x0, #0x2
  44e664:	ldrb	w0, [x0]
  44e668:	and	x0, x0, #0xff
  44e66c:	lsl	x0, x0, #16
  44e670:	orr	x1, x1, x0
  44e674:	ldr	x0, [sp, #24]
  44e678:	add	x0, x0, #0x1
  44e67c:	ldrb	w0, [x0]
  44e680:	and	x0, x0, #0xff
  44e684:	lsl	x0, x0, #24
  44e688:	orr	x1, x1, x0
  44e68c:	ldr	x0, [sp, #24]
  44e690:	ldrb	w0, [x0]
  44e694:	and	x0, x0, #0xff
  44e698:	lsl	x0, x0, #32
  44e69c:	orr	x0, x1, x0
  44e6a0:	b	44e89c <warn@@Base+0xbcc>
  44e6a4:	ldr	x0, [sp, #24]
  44e6a8:	add	x0, x0, #0x5
  44e6ac:	ldrb	w0, [x0]
  44e6b0:	and	x1, x0, #0xff
  44e6b4:	ldr	x0, [sp, #24]
  44e6b8:	add	x0, x0, #0x4
  44e6bc:	ldrb	w0, [x0]
  44e6c0:	and	x0, x0, #0xff
  44e6c4:	lsl	x0, x0, #8
  44e6c8:	orr	x1, x1, x0
  44e6cc:	ldr	x0, [sp, #24]
  44e6d0:	add	x0, x0, #0x3
  44e6d4:	ldrb	w0, [x0]
  44e6d8:	and	x0, x0, #0xff
  44e6dc:	lsl	x0, x0, #16
  44e6e0:	orr	x1, x1, x0
  44e6e4:	ldr	x0, [sp, #24]
  44e6e8:	add	x0, x0, #0x2
  44e6ec:	ldrb	w0, [x0]
  44e6f0:	and	x0, x0, #0xff
  44e6f4:	lsl	x0, x0, #24
  44e6f8:	orr	x1, x1, x0
  44e6fc:	ldr	x0, [sp, #24]
  44e700:	add	x0, x0, #0x1
  44e704:	ldrb	w0, [x0]
  44e708:	and	x0, x0, #0xff
  44e70c:	lsl	x0, x0, #32
  44e710:	orr	x1, x1, x0
  44e714:	ldr	x0, [sp, #24]
  44e718:	ldrb	w0, [x0]
  44e71c:	and	x0, x0, #0xff
  44e720:	lsl	x0, x0, #40
  44e724:	orr	x0, x1, x0
  44e728:	b	44e89c <warn@@Base+0xbcc>
  44e72c:	ldr	x0, [sp, #24]
  44e730:	add	x0, x0, #0x6
  44e734:	ldrb	w0, [x0]
  44e738:	and	x1, x0, #0xff
  44e73c:	ldr	x0, [sp, #24]
  44e740:	add	x0, x0, #0x5
  44e744:	ldrb	w0, [x0]
  44e748:	and	x0, x0, #0xff
  44e74c:	lsl	x0, x0, #8
  44e750:	orr	x1, x1, x0
  44e754:	ldr	x0, [sp, #24]
  44e758:	add	x0, x0, #0x4
  44e75c:	ldrb	w0, [x0]
  44e760:	and	x0, x0, #0xff
  44e764:	lsl	x0, x0, #16
  44e768:	orr	x1, x1, x0
  44e76c:	ldr	x0, [sp, #24]
  44e770:	add	x0, x0, #0x3
  44e774:	ldrb	w0, [x0]
  44e778:	and	x0, x0, #0xff
  44e77c:	lsl	x0, x0, #24
  44e780:	orr	x1, x1, x0
  44e784:	ldr	x0, [sp, #24]
  44e788:	add	x0, x0, #0x2
  44e78c:	ldrb	w0, [x0]
  44e790:	and	x0, x0, #0xff
  44e794:	lsl	x0, x0, #32
  44e798:	orr	x1, x1, x0
  44e79c:	ldr	x0, [sp, #24]
  44e7a0:	add	x0, x0, #0x1
  44e7a4:	ldrb	w0, [x0]
  44e7a8:	and	x0, x0, #0xff
  44e7ac:	lsl	x0, x0, #40
  44e7b0:	orr	x1, x1, x0
  44e7b4:	ldr	x0, [sp, #24]
  44e7b8:	ldrb	w0, [x0]
  44e7bc:	and	x0, x0, #0xff
  44e7c0:	lsl	x0, x0, #48
  44e7c4:	orr	x0, x1, x0
  44e7c8:	b	44e89c <warn@@Base+0xbcc>
  44e7cc:	ldr	x0, [sp, #24]
  44e7d0:	add	x0, x0, #0x7
  44e7d4:	ldrb	w0, [x0]
  44e7d8:	and	x1, x0, #0xff
  44e7dc:	ldr	x0, [sp, #24]
  44e7e0:	add	x0, x0, #0x6
  44e7e4:	ldrb	w0, [x0]
  44e7e8:	and	x0, x0, #0xff
  44e7ec:	lsl	x0, x0, #8
  44e7f0:	orr	x1, x1, x0
  44e7f4:	ldr	x0, [sp, #24]
  44e7f8:	add	x0, x0, #0x5
  44e7fc:	ldrb	w0, [x0]
  44e800:	and	x0, x0, #0xff
  44e804:	lsl	x0, x0, #16
  44e808:	orr	x1, x1, x0
  44e80c:	ldr	x0, [sp, #24]
  44e810:	add	x0, x0, #0x4
  44e814:	ldrb	w0, [x0]
  44e818:	and	x0, x0, #0xff
  44e81c:	lsl	x0, x0, #24
  44e820:	orr	x1, x1, x0
  44e824:	ldr	x0, [sp, #24]
  44e828:	add	x0, x0, #0x3
  44e82c:	ldrb	w0, [x0]
  44e830:	and	x0, x0, #0xff
  44e834:	lsl	x0, x0, #32
  44e838:	orr	x1, x1, x0
  44e83c:	ldr	x0, [sp, #24]
  44e840:	add	x0, x0, #0x2
  44e844:	ldrb	w0, [x0]
  44e848:	and	x0, x0, #0xff
  44e84c:	lsl	x0, x0, #40
  44e850:	orr	x1, x1, x0
  44e854:	ldr	x0, [sp, #24]
  44e858:	add	x0, x0, #0x1
  44e85c:	ldrb	w0, [x0]
  44e860:	and	x0, x0, #0xff
  44e864:	lsl	x0, x0, #48
  44e868:	orr	x1, x1, x0
  44e86c:	ldr	x0, [sp, #24]
  44e870:	ldrb	w0, [x0]
  44e874:	and	x0, x0, #0xff
  44e878:	lsl	x0, x0, #56
  44e87c:	orr	x0, x1, x0
  44e880:	b	44e89c <warn@@Base+0xbcc>
  44e884:	adrp	x0, 464000 <warn@@Base+0x16330>
  44e888:	add	x0, x0, #0x110
  44e88c:	bl	403840 <gettext@plt>
  44e890:	ldr	w1, [sp, #20]
  44e894:	bl	44dbd0 <error@@Base>
  44e898:	bl	403400 <abort@plt>
  44e89c:	ldp	x29, x30, [sp], #32
  44e8a0:	ret
  44e8a4:	stp	x29, x30, [sp, #-48]!
  44e8a8:	mov	x29, sp
  44e8ac:	str	x0, [sp, #24]
  44e8b0:	str	w1, [sp, #20]
  44e8b4:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  44e8b8:	add	x0, x0, #0x2f8
  44e8bc:	ldr	x2, [x0]
  44e8c0:	ldr	w1, [sp, #20]
  44e8c4:	ldr	x0, [sp, #24]
  44e8c8:	blr	x2
  44e8cc:	str	x0, [sp, #40]
  44e8d0:	ldr	w0, [sp, #20]
  44e8d4:	cmp	w0, #0x8
  44e8d8:	b.gt	44e980 <warn@@Base+0xcb0>
  44e8dc:	ldr	w0, [sp, #20]
  44e8e0:	cmp	w0, #0x5
  44e8e4:	b.ge	44e978 <warn@@Base+0xca8>  // b.tcont
  44e8e8:	ldr	w0, [sp, #20]
  44e8ec:	cmp	w0, #0x4
  44e8f0:	b.eq	44e964 <warn@@Base+0xc94>  // b.none
  44e8f4:	ldr	w0, [sp, #20]
  44e8f8:	cmp	w0, #0x4
  44e8fc:	b.gt	44e980 <warn@@Base+0xcb0>
  44e900:	ldr	w0, [sp, #20]
  44e904:	cmp	w0, #0x3
  44e908:	b.eq	44e954 <warn@@Base+0xc84>  // b.none
  44e90c:	ldr	w0, [sp, #20]
  44e910:	cmp	w0, #0x3
  44e914:	b.gt	44e980 <warn@@Base+0xcb0>
  44e918:	ldr	w0, [sp, #20]
  44e91c:	cmp	w0, #0x1
  44e920:	b.eq	44e934 <warn@@Base+0xc64>  // b.none
  44e924:	ldr	w0, [sp, #20]
  44e928:	cmp	w0, #0x2
  44e92c:	b.eq	44e944 <warn@@Base+0xc74>  // b.none
  44e930:	b	44e980 <warn@@Base+0xcb0>
  44e934:	ldr	x0, [sp, #40]
  44e938:	eor	x0, x0, #0x80
  44e93c:	sub	x0, x0, #0x80
  44e940:	b	44e984 <warn@@Base+0xcb4>
  44e944:	ldr	x0, [sp, #40]
  44e948:	eor	x0, x0, #0x8000
  44e94c:	sub	x0, x0, #0x8, lsl #12
  44e950:	b	44e984 <warn@@Base+0xcb4>
  44e954:	ldr	x0, [sp, #40]
  44e958:	eor	x0, x0, #0x800000
  44e95c:	sub	x0, x0, #0x800, lsl #12
  44e960:	b	44e984 <warn@@Base+0xcb4>
  44e964:	ldr	x0, [sp, #40]
  44e968:	eor	x1, x0, #0x80000000
  44e96c:	mov	x0, #0xffffffff80000000    	// #-2147483648
  44e970:	add	x0, x1, x0
  44e974:	b	44e984 <warn@@Base+0xcb4>
  44e978:	ldr	x0, [sp, #40]
  44e97c:	b	44e984 <warn@@Base+0xcb4>
  44e980:	bl	403400 <abort@plt>
  44e984:	ldp	x29, x30, [sp], #48
  44e988:	ret
  44e98c:	stp	x29, x30, [sp, #-48]!
  44e990:	mov	x29, sp
  44e994:	str	x0, [sp, #40]
  44e998:	str	x1, [sp, #32]
  44e99c:	str	x2, [sp, #24]
  44e9a0:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  44e9a4:	add	x0, x0, #0x2f8
  44e9a8:	ldr	x1, [x0]
  44e9ac:	adrp	x0, 44e000 <warn@@Base+0x330>
  44e9b0:	add	x0, x0, #0x4a8
  44e9b4:	cmp	x1, x0
  44e9b8:	b.ne	44e9f4 <warn@@Base+0xd24>  // b.any
  44e9bc:	mov	w1, #0x4                   	// #4
  44e9c0:	ldr	x0, [sp, #40]
  44e9c4:	bl	44e4a8 <warn@@Base+0x7d8>
  44e9c8:	mov	x1, x0
  44e9cc:	ldr	x0, [sp, #32]
  44e9d0:	str	x1, [x0]
  44e9d4:	ldr	x0, [sp, #40]
  44e9d8:	add	x0, x0, #0x4
  44e9dc:	mov	w1, #0x4                   	// #4
  44e9e0:	bl	44e4a8 <warn@@Base+0x7d8>
  44e9e4:	mov	x1, x0
  44e9e8:	ldr	x0, [sp, #24]
  44e9ec:	str	x1, [x0]
  44e9f0:	b	44ea2c <warn@@Base+0xd5c>
  44e9f4:	ldr	x0, [sp, #40]
  44e9f8:	add	x0, x0, #0x4
  44e9fc:	mov	w1, #0x4                   	// #4
  44ea00:	bl	44e0ac <warn@@Base+0x3dc>
  44ea04:	mov	x1, x0
  44ea08:	ldr	x0, [sp, #32]
  44ea0c:	str	x1, [x0]
  44ea10:	mov	w1, #0x4                   	// #4
  44ea14:	ldr	x0, [sp, #40]
  44ea18:	bl	44e0ac <warn@@Base+0x3dc>
  44ea1c:	mov	x1, x0
  44ea20:	ldr	x0, [sp, #24]
  44ea24:	str	x1, [x0]
  44ea28:	nop
  44ea2c:	ldp	x29, x30, [sp], #48
  44ea30:	ret
  44ea34:	stp	x29, x30, [sp, #-80]!
  44ea38:	mov	x29, sp
  44ea3c:	str	x0, [sp, #40]
  44ea40:	str	x1, [sp, #32]
  44ea44:	str	x2, [sp, #24]
  44ea48:	ldr	x0, [sp, #40]
  44ea4c:	bl	403330 <lbasename@plt>
  44ea50:	str	x0, [sp, #64]
  44ea54:	ldr	x0, [sp, #32]
  44ea58:	ldrb	w0, [x0]
  44ea5c:	cmp	w0, #0x2f
  44ea60:	b.eq	44ea74 <warn@@Base+0xda4>  // b.none
  44ea64:	ldr	x1, [sp, #64]
  44ea68:	ldr	x0, [sp, #40]
  44ea6c:	cmp	x1, x0
  44ea70:	b.ne	44eae8 <warn@@Base+0xe18>  // b.any
  44ea74:	ldr	x0, [sp, #24]
  44ea78:	add	x0, x0, #0x1
  44ea7c:	str	x0, [sp, #48]
  44ea80:	ldr	x0, [sp, #48]
  44ea84:	cmp	x0, #0x0
  44ea88:	b.ne	44ea94 <warn@@Base+0xdc4>  // b.any
  44ea8c:	mov	x0, #0x0                   	// #0
  44ea90:	b	44ebbc <warn@@Base+0xeec>
  44ea94:	ldr	x0, [sp, #48]
  44ea98:	bl	4031c0 <malloc@plt>
  44ea9c:	str	x0, [sp, #72]
  44eaa0:	ldr	x0, [sp, #72]
  44eaa4:	cmp	x0, #0x0
  44eaa8:	b.ne	44eac4 <warn@@Base+0xdf4>  // b.any
  44eaac:	adrp	x0, 464000 <warn@@Base+0x16330>
  44eab0:	add	x0, x0, #0x130
  44eab4:	bl	403840 <gettext@plt>
  44eab8:	bl	44dbd0 <error@@Base>
  44eabc:	mov	x0, #0x0                   	// #0
  44eac0:	b	44ebbc <warn@@Base+0xeec>
  44eac4:	ldr	x2, [sp, #24]
  44eac8:	ldr	x1, [sp, #32]
  44eacc:	ldr	x0, [sp, #72]
  44ead0:	bl	402f60 <memcpy@plt>
  44ead4:	ldr	x1, [sp, #72]
  44ead8:	ldr	x0, [sp, #24]
  44eadc:	add	x0, x1, x0
  44eae0:	strb	wzr, [x0]
  44eae4:	b	44ebb8 <warn@@Base+0xee8>
  44eae8:	ldr	x1, [sp, #64]
  44eaec:	ldr	x0, [sp, #40]
  44eaf0:	sub	x0, x1, x0
  44eaf4:	str	x0, [sp, #56]
  44eaf8:	ldr	x1, [sp, #56]
  44eafc:	ldr	x0, [sp, #24]
  44eb00:	add	x0, x1, x0
  44eb04:	add	x0, x0, #0x1
  44eb08:	str	x0, [sp, #48]
  44eb0c:	ldr	x1, [sp, #48]
  44eb10:	ldr	x0, [sp, #56]
  44eb14:	cmp	x1, x0
  44eb18:	b.cc	44eb2c <warn@@Base+0xe5c>  // b.lo, b.ul, b.last
  44eb1c:	ldr	x1, [sp, #48]
  44eb20:	ldr	x0, [sp, #24]
  44eb24:	cmp	x1, x0
  44eb28:	b.cs	44eb48 <warn@@Base+0xe78>  // b.hs, b.nlast
  44eb2c:	adrp	x0, 464000 <warn@@Base+0x16330>
  44eb30:	add	x0, x0, #0x140
  44eb34:	bl	403840 <gettext@plt>
  44eb38:	ldr	x1, [sp, #24]
  44eb3c:	bl	44dbd0 <error@@Base>
  44eb40:	mov	x0, #0x0                   	// #0
  44eb44:	b	44ebbc <warn@@Base+0xeec>
  44eb48:	ldr	x0, [sp, #48]
  44eb4c:	bl	4031c0 <malloc@plt>
  44eb50:	str	x0, [sp, #72]
  44eb54:	ldr	x0, [sp, #72]
  44eb58:	cmp	x0, #0x0
  44eb5c:	b.ne	44eb78 <warn@@Base+0xea8>  // b.any
  44eb60:	adrp	x0, 464000 <warn@@Base+0x16330>
  44eb64:	add	x0, x0, #0x130
  44eb68:	bl	403840 <gettext@plt>
  44eb6c:	bl	44dbd0 <error@@Base>
  44eb70:	mov	x0, #0x0                   	// #0
  44eb74:	b	44ebbc <warn@@Base+0xeec>
  44eb78:	ldr	x2, [sp, #56]
  44eb7c:	ldr	x1, [sp, #40]
  44eb80:	ldr	x0, [sp, #72]
  44eb84:	bl	402f60 <memcpy@plt>
  44eb88:	ldr	x1, [sp, #72]
  44eb8c:	ldr	x0, [sp, #56]
  44eb90:	add	x0, x1, x0
  44eb94:	ldr	x2, [sp, #24]
  44eb98:	ldr	x1, [sp, #32]
  44eb9c:	bl	402f60 <memcpy@plt>
  44eba0:	ldr	x1, [sp, #56]
  44eba4:	ldr	x0, [sp, #24]
  44eba8:	add	x0, x1, x0
  44ebac:	ldr	x1, [sp, #72]
  44ebb0:	add	x0, x1, x0
  44ebb4:	strb	wzr, [x0]
  44ebb8:	ldr	x0, [sp, #72]
  44ebbc:	ldp	x29, x30, [sp], #80
  44ebc0:	ret
  44ebc4:	stp	x29, x30, [sp, #-96]!
  44ebc8:	mov	x29, sp
  44ebcc:	str	x19, [sp, #16]
  44ebd0:	str	x0, [sp, #40]
  44ebd4:	str	w1, [sp, #36]
  44ebd8:	str	w2, [sp, #32]
  44ebdc:	ldr	x0, [sp, #40]
  44ebe0:	ldrb	w0, [x0, #146]
  44ebe4:	strb	w0, [sp, #87]
  44ebe8:	ldr	x0, [sp, #40]
  44ebec:	strb	wzr, [x0, #146]
  44ebf0:	ldr	x0, [sp, #40]
  44ebf4:	add	x0, x0, #0x88
  44ebf8:	mov	w2, #0xa                   	// #10
  44ebfc:	mov	x1, #0x0                   	// #0
  44ec00:	bl	402fc0 <strtoul@plt>
  44ec04:	str	x0, [sp, #72]
  44ec08:	ldr	x0, [sp, #40]
  44ec0c:	ldrb	w1, [sp, #87]
  44ec10:	strb	w1, [x0, #146]
  44ec14:	ldr	x0, [sp, #72]
  44ec18:	cmp	x0, #0x0
  44ec1c:	b.ge	44ec50 <warn@@Base+0xf80>  // b.tcont
  44ec20:	adrp	x0, 464000 <warn@@Base+0x16330>
  44ec24:	add	x0, x0, #0x178
  44ec28:	bl	403840 <gettext@plt>
  44ec2c:	mov	x3, x0
  44ec30:	ldr	x0, [sp, #40]
  44ec34:	ldr	x0, [x0]
  44ec38:	ldr	x2, [sp, #72]
  44ec3c:	mov	x1, x0
  44ec40:	mov	x0, x3
  44ec44:	bl	44dbd0 <error@@Base>
  44ec48:	mov	w0, #0x0                   	// #0
  44ec4c:	b	44f0fc <warn@@Base+0x142c>
  44ec50:	ldr	x0, [sp, #72]
  44ec54:	add	x0, x0, #0x1
  44ec58:	and	x0, x0, #0xfffffffffffffffe
  44ec5c:	str	x0, [sp, #72]
  44ec60:	ldr	x0, [sp, #40]
  44ec64:	ldr	x1, [x0, #72]
  44ec68:	ldr	x0, [sp, #72]
  44ec6c:	add	x0, x1, x0
  44ec70:	add	x1, x0, #0x3c
  44ec74:	ldr	x0, [sp, #40]
  44ec78:	str	x1, [x0, #72]
  44ec7c:	ldr	w0, [sp, #32]
  44ec80:	cmp	w0, #0x0
  44ec84:	b.ne	44ecd0 <warn@@Base+0x1000>  // b.any
  44ec88:	ldr	x0, [sp, #40]
  44ec8c:	ldr	x0, [x0, #8]
  44ec90:	ldr	x1, [sp, #72]
  44ec94:	mov	w2, #0x1                   	// #1
  44ec98:	bl	4033f0 <fseek@plt>
  44ec9c:	cmp	w0, #0x0
  44eca0:	b.eq	44f08c <warn@@Base+0x13bc>  // b.none
  44eca4:	adrp	x0, 464000 <warn@@Base+0x16330>
  44eca8:	add	x0, x0, #0x1a0
  44ecac:	bl	403840 <gettext@plt>
  44ecb0:	mov	x2, x0
  44ecb4:	ldr	x0, [sp, #40]
  44ecb8:	ldr	x0, [x0]
  44ecbc:	mov	x1, x0
  44ecc0:	mov	x0, x2
  44ecc4:	bl	44dbd0 <error@@Base>
  44ecc8:	mov	w0, #0x0                   	// #0
  44eccc:	b	44f0fc <warn@@Base+0x142c>
  44ecd0:	ldr	w0, [sp, #36]
  44ecd4:	cmp	w0, #0x8
  44ecd8:	b.ls	44ecfc <warn@@Base+0x102c>  // b.plast
  44ecdc:	adrp	x0, 464000 <warn@@Base+0x16330>
  44ece0:	add	x3, x0, #0x708
  44ece4:	mov	w2, #0x1f9                 	// #505
  44ece8:	adrp	x0, 464000 <warn@@Base+0x16330>
  44ecec:	add	x1, x0, #0x1d0
  44ecf0:	adrp	x0, 464000 <warn@@Base+0x16330>
  44ecf4:	add	x0, x0, #0x1f0
  44ecf8:	bl	4037a0 <__assert_fail@plt>
  44ecfc:	ldr	w0, [sp, #36]
  44ed00:	ldr	x1, [sp, #72]
  44ed04:	cmp	x1, x0
  44ed08:	b.cs	44ed38 <warn@@Base+0x1068>  // b.hs, b.nlast
  44ed0c:	adrp	x0, 464000 <warn@@Base+0x16330>
  44ed10:	add	x0, x0, #0x220
  44ed14:	bl	403840 <gettext@plt>
  44ed18:	mov	x2, x0
  44ed1c:	ldr	x0, [sp, #40]
  44ed20:	ldr	x0, [x0]
  44ed24:	mov	x1, x0
  44ed28:	mov	x0, x2
  44ed2c:	bl	44dbd0 <error@@Base>
  44ed30:	mov	w0, #0x0                   	// #0
  44ed34:	b	44f0fc <warn@@Base+0x142c>
  44ed38:	ldr	w1, [sp, #36]
  44ed3c:	ldr	x0, [sp, #40]
  44ed40:	ldr	x2, [x0, #8]
  44ed44:	add	x0, sp, #0x30
  44ed48:	mov	x3, x2
  44ed4c:	mov	x2, x1
  44ed50:	mov	x1, #0x1                   	// #1
  44ed54:	bl	4034f0 <fread@plt>
  44ed58:	str	x0, [sp, #64]
  44ed5c:	ldr	w0, [sp, #36]
  44ed60:	ldr	x1, [sp, #64]
  44ed64:	cmp	x1, x0
  44ed68:	b.eq	44ed98 <warn@@Base+0x10c8>  // b.none
  44ed6c:	adrp	x0, 464000 <warn@@Base+0x16330>
  44ed70:	add	x0, x0, #0x240
  44ed74:	bl	403840 <gettext@plt>
  44ed78:	mov	x2, x0
  44ed7c:	ldr	x0, [sp, #40]
  44ed80:	ldr	x0, [x0]
  44ed84:	mov	x1, x0
  44ed88:	mov	x0, x2
  44ed8c:	bl	44dbd0 <error@@Base>
  44ed90:	mov	w0, #0x0                   	// #0
  44ed94:	b	44f0fc <warn@@Base+0x142c>
  44ed98:	ldr	w1, [sp, #36]
  44ed9c:	add	x0, sp, #0x30
  44eda0:	bl	44e4a8 <warn@@Base+0x7d8>
  44eda4:	mov	x1, x0
  44eda8:	ldr	x0, [sp, #40]
  44edac:	str	x1, [x0, #16]
  44edb0:	ldr	w0, [sp, #36]
  44edb4:	ldr	x1, [sp, #72]
  44edb8:	sub	x0, x1, x0
  44edbc:	str	x0, [sp, #72]
  44edc0:	ldr	x0, [sp, #40]
  44edc4:	ldr	x1, [x0, #16]
  44edc8:	ldr	w0, [sp, #36]
  44edcc:	mul	x0, x1, x0
  44edd0:	ldr	x1, [sp, #72]
  44edd4:	cmp	x1, x0
  44edd8:	b.cc	44edf0 <warn@@Base+0x1120>  // b.lo, b.ul, b.last
  44eddc:	ldr	x0, [sp, #40]
  44ede0:	ldr	x0, [x0, #16]
  44ede4:	ldr	x1, [sp, #72]
  44ede8:	cmp	x1, x0
  44edec:	b.cs	44ee2c <warn@@Base+0x115c>  // b.hs, b.nlast
  44edf0:	adrp	x0, 464000 <warn@@Base+0x16330>
  44edf4:	add	x0, x0, #0x268
  44edf8:	bl	403840 <gettext@plt>
  44edfc:	mov	x5, x0
  44ee00:	ldr	x0, [sp, #40]
  44ee04:	ldr	x1, [x0]
  44ee08:	ldr	x0, [sp, #40]
  44ee0c:	ldr	x0, [x0, #16]
  44ee10:	ldr	x4, [sp, #72]
  44ee14:	ldr	w3, [sp, #36]
  44ee18:	mov	x2, x0
  44ee1c:	mov	x0, x5
  44ee20:	bl	44dbd0 <error@@Base>
  44ee24:	mov	w0, #0x0                   	// #0
  44ee28:	b	44f0fc <warn@@Base+0x142c>
  44ee2c:	ldr	x0, [sp, #40]
  44ee30:	ldr	x1, [x0, #16]
  44ee34:	ldr	w0, [sp, #36]
  44ee38:	mul	x0, x1, x0
  44ee3c:	bl	4031c0 <malloc@plt>
  44ee40:	str	x0, [sp, #56]
  44ee44:	ldr	x0, [sp, #56]
  44ee48:	cmp	x0, #0x0
  44ee4c:	b.ne	44ee68 <warn@@Base+0x1198>  // b.any
  44ee50:	adrp	x0, 464000 <warn@@Base+0x16330>
  44ee54:	add	x0, x0, #0x2d0
  44ee58:	bl	403840 <gettext@plt>
  44ee5c:	bl	44dbd0 <error@@Base>
  44ee60:	mov	w0, #0x0                   	// #0
  44ee64:	b	44f0fc <warn@@Base+0x142c>
  44ee68:	ldr	w1, [sp, #36]
  44ee6c:	ldr	x0, [sp, #40]
  44ee70:	ldr	x2, [x0, #16]
  44ee74:	ldr	x0, [sp, #40]
  44ee78:	ldr	x0, [x0, #8]
  44ee7c:	mov	x3, x0
  44ee80:	ldr	x0, [sp, #56]
  44ee84:	bl	4034f0 <fread@plt>
  44ee88:	str	x0, [sp, #64]
  44ee8c:	ldr	x0, [sp, #40]
  44ee90:	ldr	x0, [x0, #16]
  44ee94:	ldr	x1, [sp, #64]
  44ee98:	cmp	x1, x0
  44ee9c:	b.eq	44eed4 <warn@@Base+0x1204>  // b.none
  44eea0:	ldr	x0, [sp, #56]
  44eea4:	bl	403510 <free@plt>
  44eea8:	adrp	x0, 464000 <warn@@Base+0x16330>
  44eeac:	add	x0, x0, #0x240
  44eeb0:	bl	403840 <gettext@plt>
  44eeb4:	mov	x2, x0
  44eeb8:	ldr	x0, [sp, #40]
  44eebc:	ldr	x0, [x0]
  44eec0:	mov	x1, x0
  44eec4:	mov	x0, x2
  44eec8:	bl	44dbd0 <error@@Base>
  44eecc:	mov	w0, #0x0                   	// #0
  44eed0:	b	44f0fc <warn@@Base+0x142c>
  44eed4:	ldr	x0, [sp, #40]
  44eed8:	ldr	x1, [x0, #16]
  44eedc:	ldr	w0, [sp, #36]
  44eee0:	mul	x0, x1, x0
  44eee4:	ldr	x1, [sp, #72]
  44eee8:	sub	x0, x1, x0
  44eeec:	str	x0, [sp, #72]
  44eef0:	ldr	x0, [sp, #40]
  44eef4:	ldr	x0, [x0, #16]
  44eef8:	lsl	x0, x0, #3
  44eefc:	bl	4031c0 <malloc@plt>
  44ef00:	mov	x1, x0
  44ef04:	ldr	x0, [sp, #40]
  44ef08:	str	x1, [x0, #24]
  44ef0c:	ldr	x0, [sp, #40]
  44ef10:	ldr	x0, [x0, #24]
  44ef14:	cmp	x0, #0x0
  44ef18:	b.ne	44ef3c <warn@@Base+0x126c>  // b.any
  44ef1c:	ldr	x0, [sp, #56]
  44ef20:	bl	403510 <free@plt>
  44ef24:	adrp	x0, 464000 <warn@@Base+0x16330>
  44ef28:	add	x0, x0, #0x310
  44ef2c:	bl	403840 <gettext@plt>
  44ef30:	bl	44dbd0 <error@@Base>
  44ef34:	mov	w0, #0x0                   	// #0
  44ef38:	b	44f0fc <warn@@Base+0x142c>
  44ef3c:	str	xzr, [sp, #88]
  44ef40:	b	44ef8c <warn@@Base+0x12bc>
  44ef44:	ldr	w1, [sp, #36]
  44ef48:	ldr	x0, [sp, #88]
  44ef4c:	mul	x0, x1, x0
  44ef50:	ldr	x1, [sp, #56]
  44ef54:	add	x2, x1, x0
  44ef58:	ldr	w3, [sp, #36]
  44ef5c:	ldr	x0, [sp, #40]
  44ef60:	ldr	x1, [x0, #24]
  44ef64:	ldr	x0, [sp, #88]
  44ef68:	lsl	x0, x0, #3
  44ef6c:	add	x19, x1, x0
  44ef70:	mov	w1, w3
  44ef74:	mov	x0, x2
  44ef78:	bl	44e4a8 <warn@@Base+0x7d8>
  44ef7c:	str	x0, [x19]
  44ef80:	ldr	x0, [sp, #88]
  44ef84:	add	x0, x0, #0x1
  44ef88:	str	x0, [sp, #88]
  44ef8c:	ldr	x0, [sp, #40]
  44ef90:	ldr	x0, [x0, #16]
  44ef94:	ldr	x1, [sp, #88]
  44ef98:	cmp	x1, x0
  44ef9c:	b.cc	44ef44 <warn@@Base+0x1274>  // b.lo, b.ul, b.last
  44efa0:	ldr	x0, [sp, #56]
  44efa4:	bl	403510 <free@plt>
  44efa8:	ldr	x0, [sp, #72]
  44efac:	cmp	x0, #0x0
  44efb0:	b.ne	44efe0 <warn@@Base+0x1310>  // b.any
  44efb4:	adrp	x0, 464000 <warn@@Base+0x16330>
  44efb8:	add	x0, x0, #0x358
  44efbc:	bl	403840 <gettext@plt>
  44efc0:	mov	x2, x0
  44efc4:	ldr	x0, [sp, #40]
  44efc8:	ldr	x0, [x0]
  44efcc:	mov	x1, x0
  44efd0:	mov	x0, x2
  44efd4:	bl	44dbd0 <error@@Base>
  44efd8:	mov	w0, #0x0                   	// #0
  44efdc:	b	44f0fc <warn@@Base+0x142c>
  44efe0:	ldr	x0, [sp, #72]
  44efe4:	bl	4031c0 <malloc@plt>
  44efe8:	mov	x1, x0
  44efec:	ldr	x0, [sp, #40]
  44eff0:	str	x1, [x0, #32]
  44eff4:	ldr	x0, [sp, #40]
  44eff8:	ldr	x0, [x0, #32]
  44effc:	cmp	x0, #0x0
  44f000:	b.ne	44f01c <warn@@Base+0x134c>  // b.any
  44f004:	adrp	x0, 464000 <warn@@Base+0x16330>
  44f008:	add	x0, x0, #0x388
  44f00c:	bl	403840 <gettext@plt>
  44f010:	bl	44dbd0 <error@@Base>
  44f014:	mov	w0, #0x0                   	// #0
  44f018:	b	44f0fc <warn@@Base+0x142c>
  44f01c:	ldr	x0, [sp, #40]
  44f020:	ldr	x1, [sp, #72]
  44f024:	str	x1, [x0, #40]
  44f028:	ldr	x0, [sp, #40]
  44f02c:	ldr	x4, [x0, #32]
  44f030:	ldr	x0, [sp, #40]
  44f034:	ldr	x0, [x0, #8]
  44f038:	mov	x3, x0
  44f03c:	ldr	x2, [sp, #72]
  44f040:	mov	x1, #0x1                   	// #1
  44f044:	mov	x0, x4
  44f048:	bl	4034f0 <fread@plt>
  44f04c:	str	x0, [sp, #64]
  44f050:	ldr	x1, [sp, #64]
  44f054:	ldr	x0, [sp, #72]
  44f058:	cmp	x1, x0
  44f05c:	b.eq	44f08c <warn@@Base+0x13bc>  // b.none
  44f060:	adrp	x0, 464000 <warn@@Base+0x16330>
  44f064:	add	x0, x0, #0x3c8
  44f068:	bl	403840 <gettext@plt>
  44f06c:	mov	x2, x0
  44f070:	ldr	x0, [sp, #40]
  44f074:	ldr	x0, [x0]
  44f078:	mov	x1, x0
  44f07c:	mov	x0, x2
  44f080:	bl	44dbd0 <error@@Base>
  44f084:	mov	w0, #0x0                   	// #0
  44f088:	b	44f0fc <warn@@Base+0x142c>
  44f08c:	ldr	x0, [sp, #40]
  44f090:	add	x4, x0, #0x58
  44f094:	ldr	x0, [sp, #40]
  44f098:	ldr	x0, [x0, #8]
  44f09c:	mov	x3, x0
  44f0a0:	mov	x2, #0x3c                  	// #60
  44f0a4:	mov	x1, #0x1                   	// #1
  44f0a8:	mov	x0, x4
  44f0ac:	bl	4034f0 <fread@plt>
  44f0b0:	str	x0, [sp, #64]
  44f0b4:	ldr	x0, [sp, #64]
  44f0b8:	cmp	x0, #0x3c
  44f0bc:	b.eq	44f0f8 <warn@@Base+0x1428>  // b.none
  44f0c0:	ldr	x0, [sp, #64]
  44f0c4:	cmp	x0, #0x0
  44f0c8:	b.eq	44f0f8 <warn@@Base+0x1428>  // b.none
  44f0cc:	adrp	x0, 464000 <warn@@Base+0x16330>
  44f0d0:	add	x0, x0, #0x3f8
  44f0d4:	bl	403840 <gettext@plt>
  44f0d8:	mov	x2, x0
  44f0dc:	ldr	x0, [sp, #40]
  44f0e0:	ldr	x0, [x0]
  44f0e4:	mov	x1, x0
  44f0e8:	mov	x0, x2
  44f0ec:	bl	44dbd0 <error@@Base>
  44f0f0:	mov	w0, #0x0                   	// #0
  44f0f4:	b	44f0fc <warn@@Base+0x142c>
  44f0f8:	mov	w0, #0x1                   	// #1
  44f0fc:	ldr	x19, [sp, #16]
  44f100:	ldp	x29, x30, [sp], #96
  44f104:	ret
  44f108:	stp	x29, x30, [sp, #-64]!
  44f10c:	mov	x29, sp
  44f110:	str	x0, [sp, #40]
  44f114:	str	x1, [sp, #32]
  44f118:	str	x2, [sp, #24]
  44f11c:	str	w3, [sp, #20]
  44f120:	str	w4, [sp, #16]
  44f124:	ldr	x0, [sp, #32]
  44f128:	bl	403370 <strdup@plt>
  44f12c:	mov	x1, x0
  44f130:	ldr	x0, [sp, #40]
  44f134:	str	x1, [x0]
  44f138:	ldr	x0, [sp, #40]
  44f13c:	ldr	x1, [sp, #24]
  44f140:	str	x1, [x0, #8]
  44f144:	ldr	x0, [sp, #40]
  44f148:	str	xzr, [x0, #16]
  44f14c:	ldr	x0, [sp, #40]
  44f150:	str	xzr, [x0, #24]
  44f154:	ldr	x0, [sp, #40]
  44f158:	str	xzr, [x0, #32]
  44f15c:	ldr	x0, [sp, #40]
  44f160:	str	xzr, [x0, #40]
  44f164:	ldr	x0, [sp, #40]
  44f168:	str	xzr, [x0, #48]
  44f16c:	ldr	x0, [sp, #40]
  44f170:	str	xzr, [x0, #56]
  44f174:	ldr	x0, [sp, #40]
  44f178:	str	xzr, [x0, #64]
  44f17c:	ldr	x0, [sp, #40]
  44f180:	ldr	w1, [sp, #20]
  44f184:	str	w1, [x0, #80]
  44f188:	ldr	x0, [sp, #40]
  44f18c:	str	wzr, [x0, #84]
  44f190:	ldr	x0, [sp, #40]
  44f194:	mov	x1, #0x8                   	// #8
  44f198:	str	x1, [x0, #72]
  44f19c:	mov	w2, #0x0                   	// #0
  44f1a0:	mov	x1, #0x8                   	// #8
  44f1a4:	ldr	x0, [sp, #24]
  44f1a8:	bl	4033f0 <fseek@plt>
  44f1ac:	cmp	w0, #0x0
  44f1b0:	b.eq	44f1d0 <warn@@Base+0x1500>  // b.none
  44f1b4:	adrp	x0, 464000 <warn@@Base+0x16330>
  44f1b8:	add	x0, x0, #0x438
  44f1bc:	bl	403840 <gettext@plt>
  44f1c0:	ldr	x1, [sp, #32]
  44f1c4:	bl	44dbd0 <error@@Base>
  44f1c8:	mov	w0, #0x1                   	// #1
  44f1cc:	b	44f4b8 <warn@@Base+0x17e8>
  44f1d0:	ldr	x0, [sp, #40]
  44f1d4:	add	x0, x0, #0x58
  44f1d8:	ldr	x3, [sp, #24]
  44f1dc:	mov	x2, #0x3c                  	// #60
  44f1e0:	mov	x1, #0x1                   	// #1
  44f1e4:	bl	4034f0 <fread@plt>
  44f1e8:	str	x0, [sp, #56]
  44f1ec:	ldr	x0, [sp, #56]
  44f1f0:	cmp	x0, #0x3c
  44f1f4:	b.eq	44f228 <warn@@Base+0x1558>  // b.none
  44f1f8:	ldr	x0, [sp, #56]
  44f1fc:	cmp	x0, #0x0
  44f200:	b.ne	44f20c <warn@@Base+0x153c>  // b.any
  44f204:	mov	w0, #0x0                   	// #0
  44f208:	b	44f4b8 <warn@@Base+0x17e8>
  44f20c:	adrp	x0, 464000 <warn@@Base+0x16330>
  44f210:	add	x0, x0, #0x468
  44f214:	bl	403840 <gettext@plt>
  44f218:	ldr	x1, [sp, #32]
  44f21c:	bl	44dbd0 <error@@Base>
  44f220:	mov	w0, #0x1                   	// #1
  44f224:	b	44f4b8 <warn@@Base+0x17e8>
  44f228:	ldr	x0, [sp, #40]
  44f22c:	add	x3, x0, #0x58
  44f230:	mov	x2, #0x10                  	// #16
  44f234:	adrp	x0, 464000 <warn@@Base+0x16330>
  44f238:	add	x1, x0, #0x490
  44f23c:	mov	x0, x3
  44f240:	bl	403210 <strncmp@plt>
  44f244:	cmp	w0, #0x0
  44f248:	b.ne	44f26c <warn@@Base+0x159c>  // b.any
  44f24c:	ldr	w2, [sp, #16]
  44f250:	mov	w1, #0x4                   	// #4
  44f254:	ldr	x0, [sp, #40]
  44f258:	bl	44ebc4 <warn@@Base+0xef4>
  44f25c:	cmp	w0, #0x0
  44f260:	b.ne	44f2dc <warn@@Base+0x160c>  // b.any
  44f264:	mov	w0, #0x1                   	// #1
  44f268:	b	44f4b8 <warn@@Base+0x17e8>
  44f26c:	ldr	x0, [sp, #40]
  44f270:	add	x3, x0, #0x58
  44f274:	mov	x2, #0x10                  	// #16
  44f278:	adrp	x0, 464000 <warn@@Base+0x16330>
  44f27c:	add	x1, x0, #0x4a8
  44f280:	mov	x0, x3
  44f284:	bl	403210 <strncmp@plt>
  44f288:	cmp	w0, #0x0
  44f28c:	b.ne	44f2bc <warn@@Base+0x15ec>  // b.any
  44f290:	ldr	x0, [sp, #40]
  44f294:	mov	w1, #0x1                   	// #1
  44f298:	str	w1, [x0, #84]
  44f29c:	ldr	w2, [sp, #16]
  44f2a0:	mov	w1, #0x8                   	// #8
  44f2a4:	ldr	x0, [sp, #40]
  44f2a8:	bl	44ebc4 <warn@@Base+0xef4>
  44f2ac:	cmp	w0, #0x0
  44f2b0:	b.ne	44f2dc <warn@@Base+0x160c>  // b.any
  44f2b4:	mov	w0, #0x1                   	// #1
  44f2b8:	b	44f4b8 <warn@@Base+0x17e8>
  44f2bc:	ldr	w0, [sp, #16]
  44f2c0:	cmp	w0, #0x0
  44f2c4:	b.eq	44f2dc <warn@@Base+0x160c>  // b.none
  44f2c8:	adrp	x0, 464000 <warn@@Base+0x16330>
  44f2cc:	add	x0, x0, #0x4c0
  44f2d0:	bl	403840 <gettext@plt>
  44f2d4:	ldr	x1, [sp, #32]
  44f2d8:	bl	403780 <printf@plt>
  44f2dc:	ldr	x0, [sp, #40]
  44f2e0:	add	x3, x0, #0x58
  44f2e4:	mov	x2, #0x10                  	// #16
  44f2e8:	adrp	x0, 464000 <warn@@Base+0x16330>
  44f2ec:	add	x1, x0, #0x4e0
  44f2f0:	mov	x0, x3
  44f2f4:	bl	403210 <strncmp@plt>
  44f2f8:	cmp	w0, #0x0
  44f2fc:	b.ne	44f4b4 <warn@@Base+0x17e4>  // b.any
  44f300:	ldr	x0, [sp, #40]
  44f304:	ldrb	w0, [x0, #146]
  44f308:	strb	w0, [sp, #55]
  44f30c:	ldr	x0, [sp, #40]
  44f310:	strb	wzr, [x0, #146]
  44f314:	ldr	x0, [sp, #40]
  44f318:	add	x0, x0, #0x88
  44f31c:	mov	w2, #0xa                   	// #10
  44f320:	mov	x1, #0x0                   	// #0
  44f324:	bl	402fc0 <strtoul@plt>
  44f328:	mov	x1, x0
  44f32c:	ldr	x0, [sp, #40]
  44f330:	str	x1, [x0, #56]
  44f334:	ldr	x0, [sp, #40]
  44f338:	ldrb	w1, [sp, #55]
  44f33c:	strb	w1, [x0, #146]
  44f340:	ldr	x0, [sp, #40]
  44f344:	ldr	x0, [x0, #56]
  44f348:	cmp	x0, #0x7
  44f34c:	b.hi	44f380 <warn@@Base+0x16b0>  // b.pmore
  44f350:	adrp	x0, 464000 <warn@@Base+0x16330>
  44f354:	add	x0, x0, #0x4f8
  44f358:	bl	403840 <gettext@plt>
  44f35c:	mov	x3, x0
  44f360:	ldr	x0, [sp, #40]
  44f364:	ldr	x0, [x0, #56]
  44f368:	mov	x2, x0
  44f36c:	ldr	x1, [sp, #32]
  44f370:	mov	x0, x3
  44f374:	bl	44dbd0 <error@@Base>
  44f378:	mov	w0, #0x1                   	// #1
  44f37c:	b	44f4b8 <warn@@Base+0x17e8>
  44f380:	ldr	x0, [sp, #40]
  44f384:	ldr	x0, [x0, #56]
  44f388:	cmp	x0, #0x0
  44f38c:	b.ge	44f3c0 <warn@@Base+0x16f0>  // b.tcont
  44f390:	adrp	x0, 464000 <warn@@Base+0x16330>
  44f394:	add	x0, x0, #0x528
  44f398:	bl	403840 <gettext@plt>
  44f39c:	mov	x3, x0
  44f3a0:	ldr	x0, [sp, #40]
  44f3a4:	ldr	x0, [x0, #56]
  44f3a8:	mov	x2, x0
  44f3ac:	ldr	x1, [sp, #32]
  44f3b0:	mov	x0, x3
  44f3b4:	bl	44dbd0 <error@@Base>
  44f3b8:	mov	w0, #0x1                   	// #1
  44f3bc:	b	44f4b8 <warn@@Base+0x17e8>
  44f3c0:	ldr	x0, [sp, #40]
  44f3c4:	ldr	x1, [x0, #72]
  44f3c8:	ldr	x0, [sp, #40]
  44f3cc:	ldr	x0, [x0, #56]
  44f3d0:	add	x0, x1, x0
  44f3d4:	add	x1, x0, #0x3c
  44f3d8:	ldr	x0, [sp, #40]
  44f3dc:	str	x1, [x0, #72]
  44f3e0:	ldr	x0, [sp, #40]
  44f3e4:	ldr	x0, [x0, #56]
  44f3e8:	add	x0, x0, #0x1
  44f3ec:	bl	4031c0 <malloc@plt>
  44f3f0:	mov	x1, x0
  44f3f4:	ldr	x0, [sp, #40]
  44f3f8:	str	x1, [x0, #48]
  44f3fc:	ldr	x0, [sp, #40]
  44f400:	ldr	x0, [x0, #48]
  44f404:	cmp	x0, #0x0
  44f408:	b.ne	44f424 <warn@@Base+0x1754>  // b.any
  44f40c:	adrp	x0, 464000 <warn@@Base+0x16330>
  44f410:	add	x0, x0, #0x558
  44f414:	bl	403840 <gettext@plt>
  44f418:	bl	44dbd0 <error@@Base>
  44f41c:	mov	w0, #0x1                   	// #1
  44f420:	b	44f4b8 <warn@@Base+0x17e8>
  44f424:	ldr	x0, [sp, #40]
  44f428:	ldr	x4, [x0, #48]
  44f42c:	ldr	x0, [sp, #40]
  44f430:	ldr	x0, [x0, #56]
  44f434:	ldr	x3, [sp, #24]
  44f438:	mov	x2, #0x1                   	// #1
  44f43c:	mov	x1, x0
  44f440:	mov	x0, x4
  44f444:	bl	4034f0 <fread@plt>
  44f448:	cmp	x0, #0x1
  44f44c:	b.eq	44f480 <warn@@Base+0x17b0>  // b.none
  44f450:	ldr	x0, [sp, #40]
  44f454:	ldr	x0, [x0, #48]
  44f458:	bl	403510 <free@plt>
  44f45c:	ldr	x0, [sp, #40]
  44f460:	str	xzr, [x0, #48]
  44f464:	adrp	x0, 464000 <warn@@Base+0x16330>
  44f468:	add	x0, x0, #0x590
  44f46c:	bl	403840 <gettext@plt>
  44f470:	ldr	x1, [sp, #32]
  44f474:	bl	44dbd0 <error@@Base>
  44f478:	mov	w0, #0x1                   	// #1
  44f47c:	b	44f4b8 <warn@@Base+0x17e8>
  44f480:	ldr	x0, [sp, #40]
  44f484:	ldr	x0, [x0, #56]
  44f488:	and	x0, x0, #0x1
  44f48c:	cmp	x0, #0x0
  44f490:	b.eq	44f49c <warn@@Base+0x17cc>  // b.none
  44f494:	ldr	x0, [sp, #24]
  44f498:	bl	403360 <getc@plt>
  44f49c:	ldr	x0, [sp, #40]
  44f4a0:	ldr	x1, [x0, #48]
  44f4a4:	ldr	x0, [sp, #40]
  44f4a8:	ldr	x0, [x0, #56]
  44f4ac:	add	x0, x1, x0
  44f4b0:	strb	wzr, [x0]
  44f4b4:	mov	w0, #0x0                   	// #0
  44f4b8:	ldp	x29, x30, [sp], #64
  44f4bc:	ret
  44f4c0:	stp	x29, x30, [sp, #-48]!
  44f4c4:	mov	x29, sp
  44f4c8:	str	x0, [sp, #24]
  44f4cc:	str	x1, [sp, #16]
  44f4d0:	ldr	x0, [sp, #24]
  44f4d4:	ldr	x0, [x0]
  44f4d8:	cmp	x0, #0x0
  44f4dc:	b.eq	44f500 <warn@@Base+0x1830>  // b.none
  44f4e0:	ldr	x0, [sp, #24]
  44f4e4:	ldr	x0, [x0]
  44f4e8:	ldr	x1, [sp, #16]
  44f4ec:	bl	4034b0 <strcmp@plt>
  44f4f0:	cmp	w0, #0x0
  44f4f4:	b.ne	44f500 <warn@@Base+0x1830>  // b.any
  44f4f8:	mov	w0, #0x0                   	// #0
  44f4fc:	b	44f564 <warn@@Base+0x1894>
  44f500:	ldr	x0, [sp, #24]
  44f504:	ldr	x0, [x0, #8]
  44f508:	cmp	x0, #0x0
  44f50c:	b.eq	44f51c <warn@@Base+0x184c>  // b.none
  44f510:	ldr	x0, [sp, #24]
  44f514:	ldr	x0, [x0, #8]
  44f518:	bl	403190 <fclose@plt>
  44f51c:	ldr	x0, [sp, #24]
  44f520:	bl	44f56c <warn@@Base+0x189c>
  44f524:	adrp	x0, 464000 <warn@@Base+0x16330>
  44f528:	add	x1, x0, #0x5c8
  44f52c:	ldr	x0, [sp, #16]
  44f530:	bl	4031b0 <fopen@plt>
  44f534:	str	x0, [sp, #40]
  44f538:	ldr	x0, [sp, #40]
  44f53c:	cmp	x0, #0x0
  44f540:	b.ne	44f54c <warn@@Base+0x187c>  // b.any
  44f544:	mov	w0, #0x1                   	// #1
  44f548:	b	44f564 <warn@@Base+0x1894>
  44f54c:	mov	w4, #0x0                   	// #0
  44f550:	mov	w3, #0x0                   	// #0
  44f554:	ldr	x2, [sp, #40]
  44f558:	ldr	x1, [sp, #16]
  44f55c:	ldr	x0, [sp, #24]
  44f560:	bl	44f108 <warn@@Base+0x1438>
  44f564:	ldp	x29, x30, [sp], #48
  44f568:	ret
  44f56c:	stp	x29, x30, [sp, #-32]!
  44f570:	mov	x29, sp
  44f574:	str	x0, [sp, #24]
  44f578:	ldr	x0, [sp, #24]
  44f57c:	ldr	x0, [x0]
  44f580:	cmp	x0, #0x0
  44f584:	b.eq	44f594 <warn@@Base+0x18c4>  // b.none
  44f588:	ldr	x0, [sp, #24]
  44f58c:	ldr	x0, [x0]
  44f590:	bl	403510 <free@plt>
  44f594:	ldr	x0, [sp, #24]
  44f598:	ldr	x0, [x0, #24]
  44f59c:	cmp	x0, #0x0
  44f5a0:	b.eq	44f5b0 <warn@@Base+0x18e0>  // b.none
  44f5a4:	ldr	x0, [sp, #24]
  44f5a8:	ldr	x0, [x0, #24]
  44f5ac:	bl	403510 <free@plt>
  44f5b0:	ldr	x0, [sp, #24]
  44f5b4:	ldr	x0, [x0, #32]
  44f5b8:	cmp	x0, #0x0
  44f5bc:	b.eq	44f5cc <warn@@Base+0x18fc>  // b.none
  44f5c0:	ldr	x0, [sp, #24]
  44f5c4:	ldr	x0, [x0, #32]
  44f5c8:	bl	403510 <free@plt>
  44f5cc:	ldr	x0, [sp, #24]
  44f5d0:	ldr	x0, [x0, #48]
  44f5d4:	cmp	x0, #0x0
  44f5d8:	b.eq	44f5e8 <warn@@Base+0x1918>  // b.none
  44f5dc:	ldr	x0, [sp, #24]
  44f5e0:	ldr	x0, [x0, #48]
  44f5e4:	bl	403510 <free@plt>
  44f5e8:	nop
  44f5ec:	ldp	x29, x30, [sp], #32
  44f5f0:	ret
  44f5f4:	stp	x29, x30, [sp, #-96]!
  44f5f8:	mov	x29, sp
  44f5fc:	str	x0, [sp, #24]
  44f600:	str	x1, [sp, #16]
  44f604:	ldr	x0, [sp, #24]
  44f608:	ldrb	w0, [x0, #88]
  44f60c:	cmp	w0, #0x2f
  44f610:	b.ne	44f8e0 <warn@@Base+0x1c10>  // b.any
  44f614:	ldr	x0, [sp, #24]
  44f618:	ldr	x0, [x0, #48]
  44f61c:	cmp	x0, #0x0
  44f620:	b.eq	44f634 <warn@@Base+0x1964>  // b.none
  44f624:	ldr	x0, [sp, #24]
  44f628:	ldr	x0, [x0, #56]
  44f62c:	cmp	x0, #0x0
  44f630:	b.ne	44f64c <warn@@Base+0x197c>  // b.any
  44f634:	adrp	x0, 464000 <warn@@Base+0x16330>
  44f638:	add	x0, x0, #0x5d0
  44f63c:	bl	403840 <gettext@plt>
  44f640:	bl	44dbd0 <error@@Base>
  44f644:	mov	x0, #0x0                   	// #0
  44f648:	b	44f964 <warn@@Base+0x1c94>
  44f64c:	ldr	x0, [sp, #24]
  44f650:	str	xzr, [x0, #64]
  44f654:	ldr	x0, [sp, #24]
  44f658:	ldrb	w0, [x0, #146]
  44f65c:	strb	w0, [sp, #79]
  44f660:	ldr	x0, [sp, #24]
  44f664:	strb	wzr, [x0, #146]
  44f668:	ldr	x0, [sp, #24]
  44f66c:	add	x0, x0, #0x58
  44f670:	add	x0, x0, #0x1
  44f674:	add	x1, sp, #0x28
  44f678:	mov	w2, #0xa                   	// #10
  44f67c:	bl	402fc0 <strtoul@plt>
  44f680:	str	x0, [sp, #88]
  44f684:	ldr	x0, [sp, #88]
  44f688:	str	x0, [sp, #64]
  44f68c:	ldr	x0, [sp, #24]
  44f690:	ldr	w0, [x0, #80]
  44f694:	cmp	w0, #0x0
  44f698:	b.eq	44f6d8 <warn@@Base+0x1a08>  // b.none
  44f69c:	ldr	x0, [sp, #40]
  44f6a0:	cmp	x0, #0x0
  44f6a4:	b.eq	44f6d8 <warn@@Base+0x1a08>  // b.none
  44f6a8:	ldr	x0, [sp, #40]
  44f6ac:	ldrb	w0, [x0]
  44f6b0:	cmp	w0, #0x3a
  44f6b4:	b.ne	44f6d8 <warn@@Base+0x1a08>  // b.any
  44f6b8:	ldr	x0, [sp, #40]
  44f6bc:	add	x0, x0, #0x1
  44f6c0:	mov	w2, #0xa                   	// #10
  44f6c4:	mov	x1, #0x0                   	// #0
  44f6c8:	bl	402fc0 <strtoul@plt>
  44f6cc:	mov	x1, x0
  44f6d0:	ldr	x0, [sp, #24]
  44f6d4:	str	x1, [x0, #64]
  44f6d8:	ldr	x0, [sp, #24]
  44f6dc:	ldrb	w1, [sp, #79]
  44f6e0:	strb	w1, [x0, #146]
  44f6e4:	ldr	x0, [sp, #24]
  44f6e8:	ldr	x0, [x0, #56]
  44f6ec:	ldr	x1, [sp, #88]
  44f6f0:	cmp	x1, x0
  44f6f4:	b.ls	44f720 <warn@@Base+0x1a50>  // b.plast
  44f6f8:	adrp	x0, 464000 <warn@@Base+0x16330>
  44f6fc:	add	x0, x0, #0x610
  44f700:	bl	403840 <gettext@plt>
  44f704:	ldr	x1, [sp, #88]
  44f708:	bl	44dbd0 <error@@Base>
  44f70c:	mov	x0, #0x0                   	// #0
  44f710:	b	44f964 <warn@@Base+0x1c94>
  44f714:	ldr	x0, [sp, #88]
  44f718:	add	x0, x0, #0x1
  44f71c:	str	x0, [sp, #88]
  44f720:	ldr	x0, [sp, #24]
  44f724:	ldr	x0, [x0, #56]
  44f728:	ldr	x1, [sp, #88]
  44f72c:	cmp	x1, x0
  44f730:	b.cs	44f76c <warn@@Base+0x1a9c>  // b.hs, b.nlast
  44f734:	ldr	x0, [sp, #24]
  44f738:	ldr	x1, [x0, #48]
  44f73c:	ldr	x0, [sp, #88]
  44f740:	add	x0, x1, x0
  44f744:	ldrb	w0, [x0]
  44f748:	cmp	w0, #0xa
  44f74c:	b.eq	44f76c <warn@@Base+0x1a9c>  // b.none
  44f750:	ldr	x0, [sp, #24]
  44f754:	ldr	x1, [x0, #48]
  44f758:	ldr	x0, [sp, #88]
  44f75c:	add	x0, x1, x0
  44f760:	ldrb	w0, [x0]
  44f764:	cmp	w0, #0x0
  44f768:	b.ne	44f714 <warn@@Base+0x1a44>  // b.any
  44f76c:	ldr	x0, [sp, #88]
  44f770:	cmp	x0, #0x0
  44f774:	b.eq	44f7a4 <warn@@Base+0x1ad4>  // b.none
  44f778:	ldr	x0, [sp, #24]
  44f77c:	ldr	x1, [x0, #48]
  44f780:	ldr	x0, [sp, #88]
  44f784:	sub	x0, x0, #0x1
  44f788:	add	x0, x1, x0
  44f78c:	ldrb	w0, [x0]
  44f790:	cmp	w0, #0x2f
  44f794:	b.ne	44f7a4 <warn@@Base+0x1ad4>  // b.any
  44f798:	ldr	x0, [sp, #88]
  44f79c:	sub	x0, x0, #0x1
  44f7a0:	str	x0, [sp, #88]
  44f7a4:	ldr	x0, [sp, #24]
  44f7a8:	ldr	x0, [x0, #56]
  44f7ac:	ldr	x1, [sp, #88]
  44f7b0:	cmp	x1, x0
  44f7b4:	b.ls	44f7c4 <warn@@Base+0x1af4>  // b.plast
  44f7b8:	ldr	x0, [sp, #24]
  44f7bc:	ldr	x0, [x0, #56]
  44f7c0:	str	x0, [sp, #88]
  44f7c4:	ldr	x0, [sp, #24]
  44f7c8:	ldr	x1, [x0, #48]
  44f7cc:	ldr	x0, [sp, #88]
  44f7d0:	add	x0, x1, x0
  44f7d4:	strb	wzr, [x0]
  44f7d8:	ldr	x0, [sp, #24]
  44f7dc:	ldr	w0, [x0, #80]
  44f7e0:	cmp	w0, #0x0
  44f7e4:	b.eq	44f7f8 <warn@@Base+0x1b28>  // b.none
  44f7e8:	ldr	x0, [sp, #24]
  44f7ec:	ldr	x0, [x0, #64]
  44f7f0:	cmp	x0, #0x0
  44f7f4:	b.ne	44f80c <warn@@Base+0x1b3c>  // b.any
  44f7f8:	ldr	x0, [sp, #24]
  44f7fc:	ldr	x1, [x0, #48]
  44f800:	ldr	x0, [sp, #64]
  44f804:	add	x0, x1, x0
  44f808:	b	44f964 <warn@@Base+0x1c94>
  44f80c:	ldr	x1, [sp, #64]
  44f810:	ldr	x0, [sp, #88]
  44f814:	cmp	x1, x0
  44f818:	b.cc	44f834 <warn@@Base+0x1b64>  // b.lo, b.ul, b.last
  44f81c:	adrp	x0, 464000 <warn@@Base+0x16330>
  44f820:	add	x0, x0, #0x650
  44f824:	bl	403840 <gettext@plt>
  44f828:	bl	44dbd0 <error@@Base>
  44f82c:	mov	x0, #0x0                   	// #0
  44f830:	b	44f964 <warn@@Base+0x1c94>
  44f834:	ldr	x0, [sp, #24]
  44f838:	ldr	x3, [x0]
  44f83c:	ldr	x0, [sp, #24]
  44f840:	ldr	x1, [x0, #48]
  44f844:	ldr	x0, [sp, #64]
  44f848:	add	x4, x1, x0
  44f84c:	ldr	x1, [sp, #88]
  44f850:	ldr	x0, [sp, #64]
  44f854:	sub	x0, x1, x0
  44f858:	mov	x2, x0
  44f85c:	mov	x1, x4
  44f860:	mov	x0, x3
  44f864:	bl	44ea34 <warn@@Base+0xd64>
  44f868:	str	x0, [sp, #56]
  44f86c:	ldr	x0, [sp, #56]
  44f870:	cmp	x0, #0x0
  44f874:	b.eq	44f8c4 <warn@@Base+0x1bf4>  // b.none
  44f878:	ldr	x1, [sp, #56]
  44f87c:	ldr	x0, [sp, #16]
  44f880:	bl	44f4c0 <warn@@Base+0x17f0>
  44f884:	cmp	w0, #0x0
  44f888:	b.ne	44f8c4 <warn@@Base+0x1bf4>  // b.any
  44f88c:	ldr	x0, [sp, #24]
  44f890:	ldr	x0, [x0, #64]
  44f894:	mov	x2, #0x0                   	// #0
  44f898:	mov	x1, x0
  44f89c:	ldr	x0, [sp, #16]
  44f8a0:	bl	44f96c <warn@@Base+0x1c9c>
  44f8a4:	str	x0, [sp, #48]
  44f8a8:	ldr	x0, [sp, #48]
  44f8ac:	cmp	x0, #0x0
  44f8b0:	b.eq	44f8c4 <warn@@Base+0x1bf4>  // b.none
  44f8b4:	ldr	x0, [sp, #56]
  44f8b8:	bl	403510 <free@plt>
  44f8bc:	ldr	x0, [sp, #48]
  44f8c0:	b	44f964 <warn@@Base+0x1c94>
  44f8c4:	ldr	x0, [sp, #56]
  44f8c8:	bl	403510 <free@plt>
  44f8cc:	ldr	x0, [sp, #24]
  44f8d0:	ldr	x1, [x0, #48]
  44f8d4:	ldr	x0, [sp, #64]
  44f8d8:	add	x0, x1, x0
  44f8dc:	b	44f964 <warn@@Base+0x1c94>
  44f8e0:	str	xzr, [sp, #88]
  44f8e4:	b	44f928 <warn@@Base+0x1c58>
  44f8e8:	ldr	x1, [sp, #24]
  44f8ec:	ldr	x0, [sp, #88]
  44f8f0:	add	x0, x1, x0
  44f8f4:	ldrb	w0, [x0, #88]
  44f8f8:	cmp	w0, #0x2f
  44f8fc:	b.ne	44f91c <warn@@Base+0x1c4c>  // b.any
  44f900:	ldr	x1, [sp, #24]
  44f904:	ldr	x0, [sp, #88]
  44f908:	add	x0, x1, x0
  44f90c:	strb	wzr, [x0, #88]
  44f910:	ldr	x0, [sp, #24]
  44f914:	add	x0, x0, #0x58
  44f918:	b	44f964 <warn@@Base+0x1c94>
  44f91c:	ldr	x0, [sp, #88]
  44f920:	add	x0, x0, #0x1
  44f924:	str	x0, [sp, #88]
  44f928:	ldr	x0, [sp, #88]
  44f92c:	cmp	x0, #0xf
  44f930:	b.ls	44f8e8 <warn@@Base+0x1c18>  // b.plast
  44f934:	mov	x0, #0x11                  	// #17
  44f938:	bl	403290 <xmalloc@plt>
  44f93c:	str	x0, [sp, #80]
  44f940:	ldr	x0, [sp, #24]
  44f944:	add	x0, x0, #0x58
  44f948:	ldp	x0, x1, [x0]
  44f94c:	ldr	x2, [sp, #80]
  44f950:	stp	x0, x1, [x2]
  44f954:	ldr	x0, [sp, #80]
  44f958:	add	x0, x0, #0x10
  44f95c:	strb	wzr, [x0]
  44f960:	ldr	x0, [sp, #80]
  44f964:	ldp	x29, x30, [sp], #96
  44f968:	ret
  44f96c:	stp	x29, x30, [sp, #-64]!
  44f970:	mov	x29, sp
  44f974:	str	x0, [sp, #40]
  44f978:	str	x1, [sp, #32]
  44f97c:	str	x2, [sp, #24]
  44f980:	ldr	x0, [sp, #40]
  44f984:	ldr	x0, [x0, #8]
  44f988:	ldr	x1, [sp, #32]
  44f98c:	mov	w2, #0x0                   	// #0
  44f990:	bl	4033f0 <fseek@plt>
  44f994:	cmp	w0, #0x0
  44f998:	b.eq	44f9c8 <warn@@Base+0x1cf8>  // b.none
  44f99c:	adrp	x0, 464000 <warn@@Base+0x16330>
  44f9a0:	add	x0, x0, #0x678
  44f9a4:	bl	403840 <gettext@plt>
  44f9a8:	mov	x2, x0
  44f9ac:	ldr	x0, [sp, #40]
  44f9b0:	ldr	x0, [x0]
  44f9b4:	mov	x1, x0
  44f9b8:	mov	x0, x2
  44f9bc:	bl	44dbd0 <error@@Base>
  44f9c0:	mov	x0, #0x0                   	// #0
  44f9c4:	b	44fa84 <warn@@Base+0x1db4>
  44f9c8:	ldr	x0, [sp, #40]
  44f9cc:	add	x4, x0, #0x58
  44f9d0:	ldr	x0, [sp, #40]
  44f9d4:	ldr	x0, [x0, #8]
  44f9d8:	mov	x3, x0
  44f9dc:	mov	x2, #0x3c                  	// #60
  44f9e0:	mov	x1, #0x1                   	// #1
  44f9e4:	mov	x0, x4
  44f9e8:	bl	4034f0 <fread@plt>
  44f9ec:	str	x0, [sp, #56]
  44f9f0:	ldr	x0, [sp, #56]
  44f9f4:	cmp	x0, #0x3c
  44f9f8:	b.eq	44fa28 <warn@@Base+0x1d58>  // b.none
  44f9fc:	adrp	x0, 464000 <warn@@Base+0x16330>
  44fa00:	add	x0, x0, #0x468
  44fa04:	bl	403840 <gettext@plt>
  44fa08:	mov	x2, x0
  44fa0c:	ldr	x0, [sp, #40]
  44fa10:	ldr	x0, [x0]
  44fa14:	mov	x1, x0
  44fa18:	mov	x0, x2
  44fa1c:	bl	44dbd0 <error@@Base>
  44fa20:	mov	x0, #0x0                   	// #0
  44fa24:	b	44fa84 <warn@@Base+0x1db4>
  44fa28:	ldr	x0, [sp, #40]
  44fa2c:	add	x3, x0, #0x92
  44fa30:	mov	x2, #0x2                   	// #2
  44fa34:	adrp	x0, 464000 <warn@@Base+0x16330>
  44fa38:	add	x1, x0, #0x6a0
  44fa3c:	mov	x0, x3
  44fa40:	bl	403470 <memcmp@plt>
  44fa44:	cmp	w0, #0x0
  44fa48:	b.eq	44fa78 <warn@@Base+0x1da8>  // b.none
  44fa4c:	adrp	x0, 464000 <warn@@Base+0x16330>
  44fa50:	add	x0, x0, #0x6a8
  44fa54:	bl	403840 <gettext@plt>
  44fa58:	mov	x2, x0
  44fa5c:	ldr	x0, [sp, #40]
  44fa60:	ldr	x0, [x0]
  44fa64:	mov	x1, x0
  44fa68:	mov	x0, x2
  44fa6c:	bl	44dbd0 <error@@Base>
  44fa70:	mov	x0, #0x0                   	// #0
  44fa74:	b	44fa84 <warn@@Base+0x1db4>
  44fa78:	ldr	x1, [sp, #24]
  44fa7c:	ldr	x0, [sp, #40]
  44fa80:	bl	44f5f4 <warn@@Base+0x1924>
  44fa84:	ldp	x29, x30, [sp], #64
  44fa88:	ret
  44fa8c:	stp	x29, x30, [sp, #-96]!
  44fa90:	mov	x29, sp
  44fa94:	str	x19, [sp, #16]
  44fa98:	str	x0, [sp, #56]
  44fa9c:	str	x1, [sp, #48]
  44faa0:	str	x2, [sp, #40]
  44faa4:	adrp	x0, 464000 <warn@@Base+0x16330>
  44faa8:	add	x0, x0, #0x6d8
  44faac:	bl	403840 <gettext@plt>
  44fab0:	str	x0, [sp, #80]
  44fab4:	ldr	x0, [sp, #56]
  44fab8:	ldr	x0, [x0]
  44fabc:	bl	402fd0 <strlen@plt>
  44fac0:	mov	x19, x0
  44fac4:	ldr	x0, [sp, #40]
  44fac8:	bl	402fd0 <strlen@plt>
  44facc:	add	x0, x19, x0
  44fad0:	add	x0, x0, #0x3
  44fad4:	str	x0, [sp, #88]
  44fad8:	ldr	x0, [sp, #56]
  44fadc:	ldr	w0, [x0, #80]
  44fae0:	cmp	w0, #0x0
  44fae4:	b.eq	44fb48 <warn@@Base+0x1e78>  // b.none
  44fae8:	ldr	x0, [sp, #56]
  44faec:	ldr	x0, [x0, #64]
  44faf0:	cmp	x0, #0x0
  44faf4:	b.eq	44fb48 <warn@@Base+0x1e78>  // b.none
  44faf8:	ldr	x0, [sp, #48]
  44fafc:	ldr	x0, [x0]
  44fb00:	cmp	x0, #0x0
  44fb04:	b.eq	44fb2c <warn@@Base+0x1e5c>  // b.none
  44fb08:	ldr	x0, [sp, #48]
  44fb0c:	ldr	x0, [x0]
  44fb10:	bl	402fd0 <strlen@plt>
  44fb14:	mov	x1, x0
  44fb18:	ldr	x0, [sp, #88]
  44fb1c:	add	x0, x1, x0
  44fb20:	add	x0, x0, #0x2
  44fb24:	str	x0, [sp, #88]
  44fb28:	b	44fb48 <warn@@Base+0x1e78>
  44fb2c:	ldr	x0, [sp, #80]
  44fb30:	bl	402fd0 <strlen@plt>
  44fb34:	mov	x1, x0
  44fb38:	ldr	x0, [sp, #88]
  44fb3c:	add	x0, x1, x0
  44fb40:	add	x0, x0, #0x2
  44fb44:	str	x0, [sp, #88]
  44fb48:	ldr	x0, [sp, #88]
  44fb4c:	bl	4031c0 <malloc@plt>
  44fb50:	str	x0, [sp, #72]
  44fb54:	ldr	x0, [sp, #72]
  44fb58:	cmp	x0, #0x0
  44fb5c:	b.ne	44fb78 <warn@@Base+0x1ea8>  // b.any
  44fb60:	adrp	x0, 464000 <warn@@Base+0x16330>
  44fb64:	add	x0, x0, #0x130
  44fb68:	bl	403840 <gettext@plt>
  44fb6c:	bl	44dbd0 <error@@Base>
  44fb70:	mov	x0, #0x0                   	// #0
  44fb74:	b	44fc68 <warn@@Base+0x1f98>
  44fb78:	ldr	x0, [sp, #56]
  44fb7c:	ldr	w0, [x0, #80]
  44fb80:	cmp	w0, #0x0
  44fb84:	b.eq	44fc08 <warn@@Base+0x1f38>  // b.none
  44fb88:	ldr	x0, [sp, #56]
  44fb8c:	ldr	x0, [x0, #64]
  44fb90:	cmp	x0, #0x0
  44fb94:	b.eq	44fc08 <warn@@Base+0x1f38>  // b.none
  44fb98:	ldr	x0, [sp, #48]
  44fb9c:	ldr	x0, [x0]
  44fba0:	cmp	x0, #0x0
  44fba4:	b.eq	44fbdc <warn@@Base+0x1f0c>  // b.none
  44fba8:	ldr	x0, [sp, #56]
  44fbac:	ldr	x1, [x0]
  44fbb0:	ldr	x0, [sp, #48]
  44fbb4:	ldr	x0, [x0]
  44fbb8:	ldr	x5, [sp, #40]
  44fbbc:	mov	x4, x0
  44fbc0:	mov	x3, x1
  44fbc4:	adrp	x0, 464000 <warn@@Base+0x16330>
  44fbc8:	add	x2, x0, #0x6e8
  44fbcc:	ldr	x1, [sp, #88]
  44fbd0:	ldr	x0, [sp, #72]
  44fbd4:	bl	403150 <snprintf@plt>
  44fbd8:	b	44fc64 <warn@@Base+0x1f94>
  44fbdc:	ldr	x0, [sp, #56]
  44fbe0:	ldr	x0, [x0]
  44fbe4:	ldr	x5, [sp, #40]
  44fbe8:	ldr	x4, [sp, #80]
  44fbec:	mov	x3, x0
  44fbf0:	adrp	x0, 464000 <warn@@Base+0x16330>
  44fbf4:	add	x2, x0, #0x6e8
  44fbf8:	ldr	x1, [sp, #88]
  44fbfc:	ldr	x0, [sp, #72]
  44fc00:	bl	403150 <snprintf@plt>
  44fc04:	b	44fc64 <warn@@Base+0x1f94>
  44fc08:	ldr	x0, [sp, #56]
  44fc0c:	ldr	w0, [x0, #80]
  44fc10:	cmp	w0, #0x0
  44fc14:	b.eq	44fc40 <warn@@Base+0x1f70>  // b.none
  44fc18:	ldr	x0, [sp, #56]
  44fc1c:	ldr	x0, [x0]
  44fc20:	ldr	x4, [sp, #40]
  44fc24:	mov	x3, x0
  44fc28:	adrp	x0, 464000 <warn@@Base+0x16330>
  44fc2c:	add	x2, x0, #0x6f8
  44fc30:	ldr	x1, [sp, #88]
  44fc34:	ldr	x0, [sp, #72]
  44fc38:	bl	403150 <snprintf@plt>
  44fc3c:	b	44fc64 <warn@@Base+0x1f94>
  44fc40:	ldr	x0, [sp, #56]
  44fc44:	ldr	x0, [x0]
  44fc48:	ldr	x4, [sp, #40]
  44fc4c:	mov	x3, x0
  44fc50:	adrp	x0, 464000 <warn@@Base+0x16330>
  44fc54:	add	x2, x0, #0x700
  44fc58:	ldr	x1, [sp, #88]
  44fc5c:	ldr	x0, [sp, #72]
  44fc60:	bl	403150 <snprintf@plt>
  44fc64:	ldr	x0, [sp, #72]
  44fc68:	ldr	x19, [sp, #16]
  44fc6c:	ldp	x29, x30, [sp], #96
  44fc70:	ret
  44fc74:	stp	x29, x30, [sp, #-64]!
  44fc78:	mov	x29, sp
  44fc7c:	str	x19, [sp, #16]
  44fc80:	str	x0, [sp, #40]
  44fc84:	ldr	x0, [sp, #40]
  44fc88:	cmp	x0, #0x0
  44fc8c:	b.ne	44fc98 <warn@@Base+0x1fc8>  // b.any
  44fc90:	mov	x0, #0x0                   	// #0
  44fc94:	b	44fd58 <warn@@Base+0x2088>
  44fc98:	str	wzr, [sp, #60]
  44fc9c:	b	44fcac <warn@@Base+0x1fdc>
  44fca0:	ldr	w0, [sp, #60]
  44fca4:	add	w0, w0, #0x1
  44fca8:	str	w0, [sp, #60]
  44fcac:	ldrsw	x0, [sp, #60]
  44fcb0:	lsl	x0, x0, #3
  44fcb4:	ldr	x1, [sp, #40]
  44fcb8:	add	x0, x1, x0
  44fcbc:	ldr	x0, [x0]
  44fcc0:	cmp	x0, #0x0
  44fcc4:	b.ne	44fca0 <warn@@Base+0x1fd0>  // b.any
  44fcc8:	ldr	w0, [sp, #60]
  44fccc:	add	w0, w0, #0x1
  44fcd0:	sxtw	x0, w0
  44fcd4:	lsl	x0, x0, #3
  44fcd8:	bl	403290 <xmalloc@plt>
  44fcdc:	str	x0, [sp, #48]
  44fce0:	str	wzr, [sp, #60]
  44fce4:	b	44fd24 <warn@@Base+0x2054>
  44fce8:	ldrsw	x0, [sp, #60]
  44fcec:	lsl	x0, x0, #3
  44fcf0:	ldr	x1, [sp, #40]
  44fcf4:	add	x0, x1, x0
  44fcf8:	ldr	x2, [x0]
  44fcfc:	ldrsw	x0, [sp, #60]
  44fd00:	lsl	x0, x0, #3
  44fd04:	ldr	x1, [sp, #48]
  44fd08:	add	x19, x1, x0
  44fd0c:	mov	x0, x2
  44fd10:	bl	4032c0 <xstrdup@plt>
  44fd14:	str	x0, [x19]
  44fd18:	ldr	w0, [sp, #60]
  44fd1c:	add	w0, w0, #0x1
  44fd20:	str	w0, [sp, #60]
  44fd24:	ldrsw	x0, [sp, #60]
  44fd28:	lsl	x0, x0, #3
  44fd2c:	ldr	x1, [sp, #40]
  44fd30:	add	x0, x1, x0
  44fd34:	ldr	x0, [x0]
  44fd38:	cmp	x0, #0x0
  44fd3c:	b.ne	44fce8 <warn@@Base+0x2018>  // b.any
  44fd40:	ldrsw	x0, [sp, #60]
  44fd44:	lsl	x0, x0, #3
  44fd48:	ldr	x1, [sp, #48]
  44fd4c:	add	x0, x1, x0
  44fd50:	str	xzr, [x0]
  44fd54:	ldr	x0, [sp, #48]
  44fd58:	ldr	x19, [sp, #16]
  44fd5c:	ldp	x29, x30, [sp], #64
  44fd60:	ret
  44fd64:	stp	x29, x30, [sp, #-48]!
  44fd68:	mov	x29, sp
  44fd6c:	str	x19, [sp, #16]
  44fd70:	str	x0, [sp, #40]
  44fd74:	ldr	x0, [sp, #40]
  44fd78:	cmp	x0, #0x0
  44fd7c:	b.eq	44fda8 <warn@@Base+0x20d8>  // b.none
  44fd80:	ldr	x19, [sp, #40]
  44fd84:	b	44fd94 <warn@@Base+0x20c4>
  44fd88:	ldr	x0, [x19]
  44fd8c:	bl	403510 <free@plt>
  44fd90:	add	x19, x19, #0x8
  44fd94:	ldr	x0, [x19]
  44fd98:	cmp	x0, #0x0
  44fd9c:	b.ne	44fd88 <warn@@Base+0x20b8>  // b.any
  44fda0:	ldr	x0, [sp, #40]
  44fda4:	bl	403510 <free@plt>
  44fda8:	nop
  44fdac:	ldr	x19, [sp, #16]
  44fdb0:	ldp	x29, x30, [sp], #48
  44fdb4:	ret
  44fdb8:	sub	sp, sp, #0x10
  44fdbc:	str	x0, [sp, #8]
  44fdc0:	b	44fdd8 <warn@@Base+0x2108>
  44fdc4:	ldr	x0, [sp, #8]
  44fdc8:	ldr	x0, [x0]
  44fdcc:	add	x1, x0, #0x1
  44fdd0:	ldr	x0, [sp, #8]
  44fdd4:	str	x1, [x0]
  44fdd8:	ldr	x0, [sp, #8]
  44fddc:	ldr	x0, [x0]
  44fde0:	ldrb	w0, [x0]
  44fde4:	mov	w1, w0
  44fde8:	adrp	x0, 47e000 <warn@@Base+0x30330>
  44fdec:	ldr	x0, [x0, #4040]
  44fdf0:	sxtw	x1, w1
  44fdf4:	ldrh	w0, [x0, x1, lsl #1]
  44fdf8:	and	w0, w0, #0x40
  44fdfc:	cmp	w0, #0x0
  44fe00:	b.ne	44fdc4 <warn@@Base+0x20f4>  // b.any
  44fe04:	nop
  44fe08:	nop
  44fe0c:	add	sp, sp, #0x10
  44fe10:	ret
  44fe14:	sub	sp, sp, #0x10
  44fe18:	str	x0, [sp, #8]
  44fe1c:	b	44fe2c <warn@@Base+0x215c>
  44fe20:	ldr	x0, [sp, #8]
  44fe24:	add	x0, x0, #0x1
  44fe28:	str	x0, [sp, #8]
  44fe2c:	ldr	x0, [sp, #8]
  44fe30:	ldrb	w0, [x0]
  44fe34:	cmp	w0, #0x0
  44fe38:	b.eq	44fe64 <warn@@Base+0x2194>  // b.none
  44fe3c:	ldr	x0, [sp, #8]
  44fe40:	ldrb	w0, [x0]
  44fe44:	mov	w1, w0
  44fe48:	adrp	x0, 47e000 <warn@@Base+0x30330>
  44fe4c:	ldr	x0, [x0, #4040]
  44fe50:	sxtw	x1, w1
  44fe54:	ldrh	w0, [x0, x1, lsl #1]
  44fe58:	and	w0, w0, #0x40
  44fe5c:	cmp	w0, #0x0
  44fe60:	b.ne	44fe20 <warn@@Base+0x2150>  // b.any
  44fe64:	ldr	x0, [sp, #8]
  44fe68:	ldrb	w0, [x0]
  44fe6c:	cmp	w0, #0x0
  44fe70:	cset	w0, eq  // eq = none
  44fe74:	and	w0, w0, #0xff
  44fe78:	add	sp, sp, #0x10
  44fe7c:	ret
  44fe80:	stp	x29, x30, [sp, #-112]!
  44fe84:	mov	x29, sp
  44fe88:	str	x19, [sp, #16]
  44fe8c:	str	x0, [sp, #40]
  44fe90:	str	wzr, [sp, #100]
  44fe94:	str	wzr, [sp, #96]
  44fe98:	str	wzr, [sp, #92]
  44fe9c:	str	wzr, [sp, #88]
  44fea0:	str	wzr, [sp, #84]
  44fea4:	str	xzr, [sp, #72]
  44fea8:	ldr	x0, [sp, #40]
  44feac:	cmp	x0, #0x0
  44feb0:	b.eq	450148 <warn@@Base+0x2478>  // b.none
  44feb4:	ldr	x0, [sp, #40]
  44feb8:	bl	402fd0 <strlen@plt>
  44febc:	add	x0, x0, #0x1
  44fec0:	bl	403290 <xmalloc@plt>
  44fec4:	str	x0, [sp, #56]
  44fec8:	add	x0, sp, #0x28
  44fecc:	bl	44fdb8 <warn@@Base+0x20e8>
  44fed0:	ldr	w0, [sp, #84]
  44fed4:	cmp	w0, #0x0
  44fed8:	b.eq	44fef0 <warn@@Base+0x2220>  // b.none
  44fedc:	ldr	w0, [sp, #84]
  44fee0:	sub	w0, w0, #0x1
  44fee4:	ldr	w1, [sp, #88]
  44fee8:	cmp	w1, w0
  44feec:	b.lt	44ff58 <warn@@Base+0x2288>  // b.tstop
  44fef0:	ldr	x0, [sp, #72]
  44fef4:	cmp	x0, #0x0
  44fef8:	b.ne	44ff18 <warn@@Base+0x2248>  // b.any
  44fefc:	mov	w0, #0x8                   	// #8
  44ff00:	str	w0, [sp, #84]
  44ff04:	ldrsw	x0, [sp, #84]
  44ff08:	lsl	x0, x0, #3
  44ff0c:	bl	403290 <xmalloc@plt>
  44ff10:	str	x0, [sp, #64]
  44ff14:	b	44ff3c <warn@@Base+0x226c>
  44ff18:	ldr	w0, [sp, #84]
  44ff1c:	lsl	w0, w0, #1
  44ff20:	str	w0, [sp, #84]
  44ff24:	ldrsw	x0, [sp, #84]
  44ff28:	lsl	x0, x0, #3
  44ff2c:	mov	x1, x0
  44ff30:	ldr	x0, [sp, #72]
  44ff34:	bl	4031e0 <xrealloc@plt>
  44ff38:	str	x0, [sp, #64]
  44ff3c:	ldr	x0, [sp, #64]
  44ff40:	str	x0, [sp, #72]
  44ff44:	ldrsw	x0, [sp, #88]
  44ff48:	lsl	x0, x0, #3
  44ff4c:	ldr	x1, [sp, #72]
  44ff50:	add	x0, x1, x0
  44ff54:	str	xzr, [x0]
  44ff58:	ldr	x0, [sp, #56]
  44ff5c:	str	x0, [sp, #104]
  44ff60:	b	4500d4 <warn@@Base+0x2404>
  44ff64:	ldr	x0, [sp, #40]
  44ff68:	ldrb	w0, [x0]
  44ff6c:	mov	w1, w0
  44ff70:	adrp	x0, 47e000 <warn@@Base+0x30330>
  44ff74:	ldr	x0, [x0, #4040]
  44ff78:	sxtw	x1, w1
  44ff7c:	ldrh	w0, [x0, x1, lsl #1]
  44ff80:	and	w0, w0, #0x40
  44ff84:	cmp	w0, #0x0
  44ff88:	b.eq	44ffb0 <warn@@Base+0x22e0>  // b.none
  44ff8c:	ldr	w0, [sp, #100]
  44ff90:	cmp	w0, #0x0
  44ff94:	b.ne	44ffb0 <warn@@Base+0x22e0>  // b.any
  44ff98:	ldr	w0, [sp, #96]
  44ff9c:	cmp	w0, #0x0
  44ffa0:	b.ne	44ffb0 <warn@@Base+0x22e0>  // b.any
  44ffa4:	ldr	w0, [sp, #92]
  44ffa8:	cmp	w0, #0x0
  44ffac:	b.eq	4500e4 <warn@@Base+0x2414>  // b.none
  44ffb0:	ldr	w0, [sp, #92]
  44ffb4:	cmp	w0, #0x0
  44ffb8:	b.eq	44ffdc <warn@@Base+0x230c>  // b.none
  44ffbc:	str	wzr, [sp, #92]
  44ffc0:	ldr	x1, [sp, #40]
  44ffc4:	ldr	x0, [sp, #104]
  44ffc8:	add	x2, x0, #0x1
  44ffcc:	str	x2, [sp, #104]
  44ffd0:	ldrb	w1, [x1]
  44ffd4:	strb	w1, [x0]
  44ffd8:	b	4500c8 <warn@@Base+0x23f8>
  44ffdc:	ldr	x0, [sp, #40]
  44ffe0:	ldrb	w0, [x0]
  44ffe4:	cmp	w0, #0x5c
  44ffe8:	b.ne	44fff8 <warn@@Base+0x2328>  // b.any
  44ffec:	mov	w0, #0x1                   	// #1
  44fff0:	str	w0, [sp, #92]
  44fff4:	b	4500c8 <warn@@Base+0x23f8>
  44fff8:	ldr	w0, [sp, #100]
  44fffc:	cmp	w0, #0x0
  450000:	b.eq	450038 <warn@@Base+0x2368>  // b.none
  450004:	ldr	x0, [sp, #40]
  450008:	ldrb	w0, [x0]
  45000c:	cmp	w0, #0x27
  450010:	b.ne	45001c <warn@@Base+0x234c>  // b.any
  450014:	str	wzr, [sp, #100]
  450018:	b	4500c8 <warn@@Base+0x23f8>
  45001c:	ldr	x1, [sp, #40]
  450020:	ldr	x0, [sp, #104]
  450024:	add	x2, x0, #0x1
  450028:	str	x2, [sp, #104]
  45002c:	ldrb	w1, [x1]
  450030:	strb	w1, [x0]
  450034:	b	4500c8 <warn@@Base+0x23f8>
  450038:	ldr	w0, [sp, #96]
  45003c:	cmp	w0, #0x0
  450040:	b.eq	450078 <warn@@Base+0x23a8>  // b.none
  450044:	ldr	x0, [sp, #40]
  450048:	ldrb	w0, [x0]
  45004c:	cmp	w0, #0x22
  450050:	b.ne	45005c <warn@@Base+0x238c>  // b.any
  450054:	str	wzr, [sp, #96]
  450058:	b	4500c8 <warn@@Base+0x23f8>
  45005c:	ldr	x1, [sp, #40]
  450060:	ldr	x0, [sp, #104]
  450064:	add	x2, x0, #0x1
  450068:	str	x2, [sp, #104]
  45006c:	ldrb	w1, [x1]
  450070:	strb	w1, [x0]
  450074:	b	4500c8 <warn@@Base+0x23f8>
  450078:	ldr	x0, [sp, #40]
  45007c:	ldrb	w0, [x0]
  450080:	cmp	w0, #0x27
  450084:	b.ne	450094 <warn@@Base+0x23c4>  // b.any
  450088:	mov	w0, #0x1                   	// #1
  45008c:	str	w0, [sp, #100]
  450090:	b	4500c8 <warn@@Base+0x23f8>
  450094:	ldr	x0, [sp, #40]
  450098:	ldrb	w0, [x0]
  45009c:	cmp	w0, #0x22
  4500a0:	b.ne	4500b0 <warn@@Base+0x23e0>  // b.any
  4500a4:	mov	w0, #0x1                   	// #1
  4500a8:	str	w0, [sp, #96]
  4500ac:	b	4500c8 <warn@@Base+0x23f8>
  4500b0:	ldr	x1, [sp, #40]
  4500b4:	ldr	x0, [sp, #104]
  4500b8:	add	x2, x0, #0x1
  4500bc:	str	x2, [sp, #104]
  4500c0:	ldrb	w1, [x1]
  4500c4:	strb	w1, [x0]
  4500c8:	ldr	x0, [sp, #40]
  4500cc:	add	x0, x0, #0x1
  4500d0:	str	x0, [sp, #40]
  4500d4:	ldr	x0, [sp, #40]
  4500d8:	ldrb	w0, [x0]
  4500dc:	cmp	w0, #0x0
  4500e0:	b.ne	44ff64 <warn@@Base+0x2294>  // b.any
  4500e4:	ldr	x0, [sp, #104]
  4500e8:	strb	wzr, [x0]
  4500ec:	ldrsw	x0, [sp, #88]
  4500f0:	lsl	x0, x0, #3
  4500f4:	ldr	x1, [sp, #72]
  4500f8:	add	x19, x1, x0
  4500fc:	ldr	x0, [sp, #56]
  450100:	bl	4032c0 <xstrdup@plt>
  450104:	str	x0, [x19]
  450108:	ldr	w0, [sp, #88]
  45010c:	add	w0, w0, #0x1
  450110:	str	w0, [sp, #88]
  450114:	ldrsw	x0, [sp, #88]
  450118:	lsl	x0, x0, #3
  45011c:	ldr	x1, [sp, #72]
  450120:	add	x0, x1, x0
  450124:	str	xzr, [x0]
  450128:	add	x0, sp, #0x28
  45012c:	bl	44fdb8 <warn@@Base+0x20e8>
  450130:	ldr	x0, [sp, #40]
  450134:	ldrb	w0, [x0]
  450138:	cmp	w0, #0x0
  45013c:	b.ne	44fec8 <warn@@Base+0x21f8>  // b.any
  450140:	ldr	x0, [sp, #56]
  450144:	bl	403510 <free@plt>
  450148:	ldr	x0, [sp, #72]
  45014c:	ldr	x19, [sp, #16]
  450150:	ldp	x29, x30, [sp], #112
  450154:	ret
  450158:	stp	x29, x30, [sp, #-64]!
  45015c:	mov	x29, sp
  450160:	str	x0, [sp, #24]
  450164:	str	x1, [sp, #16]
  450168:	str	wzr, [sp, #60]
  45016c:	ldr	x0, [sp, #16]
  450170:	cmp	x0, #0x0
  450174:	b.ne	450268 <warn@@Base+0x2598>  // b.any
  450178:	mov	w0, #0x1                   	// #1
  45017c:	b	450280 <warn@@Base+0x25b0>
  450180:	ldr	x0, [sp, #24]
  450184:	ldr	x0, [x0]
  450188:	str	x0, [sp, #48]
  45018c:	b	45022c <warn@@Base+0x255c>
  450190:	ldr	x0, [sp, #48]
  450194:	ldrb	w0, [x0]
  450198:	strb	w0, [sp, #47]
  45019c:	ldrb	w1, [sp, #47]
  4501a0:	adrp	x0, 47e000 <warn@@Base+0x30330>
  4501a4:	ldr	x0, [x0, #4040]
  4501a8:	sxtw	x1, w1
  4501ac:	ldrh	w0, [x0, x1, lsl #1]
  4501b0:	and	w0, w0, #0x40
  4501b4:	cmp	w0, #0x0
  4501b8:	b.ne	4501e0 <warn@@Base+0x2510>  // b.any
  4501bc:	ldrb	w0, [sp, #47]
  4501c0:	cmp	w0, #0x5c
  4501c4:	b.eq	4501e0 <warn@@Base+0x2510>  // b.none
  4501c8:	ldrb	w0, [sp, #47]
  4501cc:	cmp	w0, #0x27
  4501d0:	b.eq	4501e0 <warn@@Base+0x2510>  // b.none
  4501d4:	ldrb	w0, [sp, #47]
  4501d8:	cmp	w0, #0x22
  4501dc:	b.ne	450200 <warn@@Base+0x2530>  // b.any
  4501e0:	ldr	x1, [sp, #16]
  4501e4:	mov	w0, #0x5c                  	// #92
  4501e8:	bl	4030b0 <fputc@plt>
  4501ec:	cmn	w0, #0x1
  4501f0:	b.ne	450200 <warn@@Base+0x2530>  // b.any
  4501f4:	mov	w0, #0x1                   	// #1
  4501f8:	str	w0, [sp, #60]
  4501fc:	b	45027c <warn@@Base+0x25ac>
  450200:	ldrb	w0, [sp, #47]
  450204:	ldr	x1, [sp, #16]
  450208:	bl	4030b0 <fputc@plt>
  45020c:	cmn	w0, #0x1
  450210:	b.ne	450220 <warn@@Base+0x2550>  // b.any
  450214:	mov	w0, #0x1                   	// #1
  450218:	str	w0, [sp, #60]
  45021c:	b	45027c <warn@@Base+0x25ac>
  450220:	ldr	x0, [sp, #48]
  450224:	add	x0, x0, #0x1
  450228:	str	x0, [sp, #48]
  45022c:	ldr	x0, [sp, #48]
  450230:	ldrb	w0, [x0]
  450234:	cmp	w0, #0x0
  450238:	b.ne	450190 <warn@@Base+0x24c0>  // b.any
  45023c:	ldr	x1, [sp, #16]
  450240:	mov	w0, #0xa                   	// #10
  450244:	bl	4030b0 <fputc@plt>
  450248:	cmn	w0, #0x1
  45024c:	b.ne	45025c <warn@@Base+0x258c>  // b.any
  450250:	mov	w0, #0x1                   	// #1
  450254:	str	w0, [sp, #60]
  450258:	b	45027c <warn@@Base+0x25ac>
  45025c:	ldr	x0, [sp, #24]
  450260:	add	x0, x0, #0x8
  450264:	str	x0, [sp, #24]
  450268:	ldr	x0, [sp, #24]
  45026c:	ldr	x0, [x0]
  450270:	cmp	x0, #0x0
  450274:	b.ne	450180 <warn@@Base+0x24b0>  // b.any
  450278:	nop
  45027c:	ldr	w0, [sp, #60]
  450280:	ldp	x29, x30, [sp], #64
  450284:	ret
  450288:	stp	x29, x30, [sp, #-240]!
  45028c:	mov	x29, sp
  450290:	str	x0, [sp, #24]
  450294:	str	x1, [sp, #16]
  450298:	str	wzr, [sp, #236]
  45029c:	ldr	x0, [sp, #16]
  4502a0:	ldr	x0, [x0]
  4502a4:	str	x0, [sp, #208]
  4502a8:	mov	w0, #0x7d0                 	// #2000
  4502ac:	str	w0, [sp, #232]
  4502b0:	b	450648 <warn@@Base+0x2978>
  4502b4:	ldr	x0, [sp, #16]
  4502b8:	ldr	x1, [x0]
  4502bc:	ldrsw	x0, [sp, #236]
  4502c0:	lsl	x0, x0, #3
  4502c4:	add	x0, x1, x0
  4502c8:	ldr	x0, [x0]
  4502cc:	str	x0, [sp, #200]
  4502d0:	ldr	x0, [sp, #200]
  4502d4:	ldrb	w0, [x0]
  4502d8:	cmp	w0, #0x40
  4502dc:	b.ne	450634 <warn@@Base+0x2964>  // b.any
  4502e0:	ldr	w0, [sp, #232]
  4502e4:	sub	w0, w0, #0x1
  4502e8:	str	w0, [sp, #232]
  4502ec:	ldr	w0, [sp, #232]
  4502f0:	cmp	w0, #0x0
  4502f4:	b.ne	45032c <warn@@Base+0x265c>  // b.any
  4502f8:	adrp	x0, 47e000 <warn@@Base+0x30330>
  4502fc:	ldr	x0, [x0, #4032]
  450300:	ldr	x3, [x0]
  450304:	ldr	x0, [sp, #16]
  450308:	ldr	x0, [x0]
  45030c:	ldr	x0, [x0]
  450310:	mov	x2, x0
  450314:	adrp	x0, 464000 <warn@@Base+0x16330>
  450318:	add	x1, x0, #0x730
  45031c:	mov	x0, x3
  450320:	bl	403870 <fprintf@plt>
  450324:	mov	w0, #0x1                   	// #1
  450328:	bl	403660 <xexit@plt>
  45032c:	ldr	x0, [sp, #200]
  450330:	add	x0, x0, #0x1
  450334:	add	x1, sp, #0x28
  450338:	bl	453410 <warn@@Base+0x5740>
  45033c:	cmp	w0, #0x0
  450340:	b.lt	45063c <warn@@Base+0x296c>  // b.tstop
  450344:	ldr	w0, [sp, #56]
  450348:	and	w0, w0, #0xf000
  45034c:	cmp	w0, #0x4, lsl #12
  450350:	b.ne	450388 <warn@@Base+0x26b8>  // b.any
  450354:	adrp	x0, 47e000 <warn@@Base+0x30330>
  450358:	ldr	x0, [x0, #4032]
  45035c:	ldr	x3, [x0]
  450360:	ldr	x0, [sp, #16]
  450364:	ldr	x0, [x0]
  450368:	ldr	x0, [x0]
  45036c:	mov	x2, x0
  450370:	adrp	x0, 464000 <warn@@Base+0x16330>
  450374:	add	x1, x0, #0x760
  450378:	mov	x0, x3
  45037c:	bl	403870 <fprintf@plt>
  450380:	mov	w0, #0x1                   	// #1
  450384:	bl	403660 <xexit@plt>
  450388:	ldr	x0, [sp, #200]
  45038c:	add	x0, x0, #0x1
  450390:	str	x0, [sp, #200]
  450394:	adrp	x0, 464000 <warn@@Base+0x16330>
  450398:	add	x1, x0, #0x790
  45039c:	ldr	x0, [sp, #200]
  4503a0:	bl	4031b0 <fopen@plt>
  4503a4:	str	x0, [sp, #192]
  4503a8:	ldr	x0, [sp, #192]
  4503ac:	cmp	x0, #0x0
  4503b0:	b.eq	450644 <warn@@Base+0x2974>  // b.none
  4503b4:	mov	w2, #0x2                   	// #2
  4503b8:	mov	x1, #0x0                   	// #0
  4503bc:	ldr	x0, [sp, #192]
  4503c0:	bl	4033f0 <fseek@plt>
  4503c4:	cmn	w0, #0x1
  4503c8:	b.eq	45060c <warn@@Base+0x293c>  // b.none
  4503cc:	ldr	x0, [sp, #192]
  4503d0:	bl	403080 <ftell@plt>
  4503d4:	str	x0, [sp, #184]
  4503d8:	ldr	x0, [sp, #184]
  4503dc:	cmn	x0, #0x1
  4503e0:	b.eq	450614 <warn@@Base+0x2944>  // b.none
  4503e4:	mov	w2, #0x0                   	// #0
  4503e8:	mov	x1, #0x0                   	// #0
  4503ec:	ldr	x0, [sp, #192]
  4503f0:	bl	4033f0 <fseek@plt>
  4503f4:	cmn	w0, #0x1
  4503f8:	b.eq	45061c <warn@@Base+0x294c>  // b.none
  4503fc:	ldr	x0, [sp, #184]
  450400:	add	x0, x0, #0x1
  450404:	bl	403290 <xmalloc@plt>
  450408:	str	x0, [sp, #176]
  45040c:	ldr	x0, [sp, #184]
  450410:	ldr	x3, [sp, #192]
  450414:	mov	x2, x0
  450418:	mov	x1, #0x1                   	// #1
  45041c:	ldr	x0, [sp, #176]
  450420:	bl	4034f0 <fread@plt>
  450424:	str	x0, [sp, #168]
  450428:	ldr	x0, [sp, #184]
  45042c:	ldr	x1, [sp, #168]
  450430:	cmp	x1, x0
  450434:	b.eq	450448 <warn@@Base+0x2778>  // b.none
  450438:	ldr	x0, [sp, #192]
  45043c:	bl	403890 <ferror@plt>
  450440:	cmp	w0, #0x0
  450444:	b.ne	450624 <warn@@Base+0x2954>  // b.any
  450448:	ldr	x1, [sp, #176]
  45044c:	ldr	x0, [sp, #168]
  450450:	add	x0, x1, x0
  450454:	strb	wzr, [x0]
  450458:	ldr	x0, [sp, #176]
  45045c:	bl	44fe14 <warn@@Base+0x2144>
  450460:	cmp	w0, #0x0
  450464:	b.eq	450480 <warn@@Base+0x27b0>  // b.none
  450468:	mov	x0, #0x8                   	// #8
  45046c:	bl	403290 <xmalloc@plt>
  450470:	str	x0, [sp, #224]
  450474:	ldr	x0, [sp, #224]
  450478:	str	xzr, [x0]
  45047c:	b	45048c <warn@@Base+0x27bc>
  450480:	ldr	x0, [sp, #176]
  450484:	bl	44fe80 <warn@@Base+0x21b0>
  450488:	str	x0, [sp, #224]
  45048c:	ldr	x0, [sp, #16]
  450490:	ldr	x0, [x0]
  450494:	ldr	x1, [sp, #208]
  450498:	cmp	x1, x0
  45049c:	b.ne	4504b8 <warn@@Base+0x27e8>  // b.any
  4504a0:	ldr	x0, [sp, #16]
  4504a4:	ldr	x0, [x0]
  4504a8:	bl	44fc74 <warn@@Base+0x1fa4>
  4504ac:	mov	x1, x0
  4504b0:	ldr	x0, [sp, #16]
  4504b4:	str	x1, [x0]
  4504b8:	str	xzr, [sp, #216]
  4504bc:	b	4504cc <warn@@Base+0x27fc>
  4504c0:	ldr	x0, [sp, #216]
  4504c4:	add	x0, x0, #0x1
  4504c8:	str	x0, [sp, #216]
  4504cc:	ldr	x0, [sp, #216]
  4504d0:	lsl	x0, x0, #3
  4504d4:	ldr	x1, [sp, #224]
  4504d8:	add	x0, x1, x0
  4504dc:	ldr	x0, [x0]
  4504e0:	cmp	x0, #0x0
  4504e4:	b.ne	4504c0 <warn@@Base+0x27f0>  // b.any
  4504e8:	ldr	x0, [sp, #16]
  4504ec:	ldr	x1, [x0]
  4504f0:	ldrsw	x0, [sp, #236]
  4504f4:	lsl	x0, x0, #3
  4504f8:	add	x0, x1, x0
  4504fc:	ldr	x0, [x0]
  450500:	bl	403510 <free@plt>
  450504:	ldr	x0, [sp, #16]
  450508:	ldr	x2, [x0]
  45050c:	ldr	x0, [sp, #24]
  450510:	ldr	w0, [x0]
  450514:	sxtw	x1, w0
  450518:	ldr	x0, [sp, #216]
  45051c:	add	x0, x1, x0
  450520:	add	x0, x0, #0x1
  450524:	lsl	x0, x0, #3
  450528:	mov	x1, x0
  45052c:	mov	x0, x2
  450530:	bl	4031e0 <xrealloc@plt>
  450534:	mov	x1, x0
  450538:	ldr	x0, [sp, #16]
  45053c:	str	x1, [x0]
  450540:	ldr	x0, [sp, #16]
  450544:	ldr	x1, [x0]
  450548:	ldrsw	x2, [sp, #236]
  45054c:	ldr	x0, [sp, #216]
  450550:	add	x0, x2, x0
  450554:	lsl	x0, x0, #3
  450558:	add	x3, x1, x0
  45055c:	ldr	x0, [sp, #16]
  450560:	ldr	x1, [x0]
  450564:	ldrsw	x0, [sp, #236]
  450568:	add	x0, x0, #0x1
  45056c:	lsl	x0, x0, #3
  450570:	add	x4, x1, x0
  450574:	ldr	x0, [sp, #24]
  450578:	ldr	w1, [x0]
  45057c:	ldr	w0, [sp, #236]
  450580:	sub	w0, w1, w0
  450584:	sxtw	x0, w0
  450588:	lsl	x0, x0, #3
  45058c:	mov	x2, x0
  450590:	mov	x1, x4
  450594:	mov	x0, x3
  450598:	bl	402f70 <memmove@plt>
  45059c:	ldr	x0, [sp, #16]
  4505a0:	ldr	x1, [x0]
  4505a4:	ldrsw	x0, [sp, #236]
  4505a8:	lsl	x0, x0, #3
  4505ac:	add	x3, x1, x0
  4505b0:	ldr	x0, [sp, #216]
  4505b4:	lsl	x0, x0, #3
  4505b8:	mov	x2, x0
  4505bc:	ldr	x1, [sp, #224]
  4505c0:	mov	x0, x3
  4505c4:	bl	402f60 <memcpy@plt>
  4505c8:	ldr	x0, [sp, #24]
  4505cc:	ldr	w0, [x0]
  4505d0:	mov	w1, w0
  4505d4:	ldr	x0, [sp, #216]
  4505d8:	add	w0, w1, w0
  4505dc:	sub	w0, w0, #0x1
  4505e0:	mov	w1, w0
  4505e4:	ldr	x0, [sp, #24]
  4505e8:	str	w1, [x0]
  4505ec:	ldr	x0, [sp, #224]
  4505f0:	bl	403510 <free@plt>
  4505f4:	ldr	x0, [sp, #176]
  4505f8:	bl	403510 <free@plt>
  4505fc:	ldr	w0, [sp, #236]
  450600:	sub	w0, w0, #0x1
  450604:	str	w0, [sp, #236]
  450608:	b	450628 <warn@@Base+0x2958>
  45060c:	nop
  450610:	b	450628 <warn@@Base+0x2958>
  450614:	nop
  450618:	b	450628 <warn@@Base+0x2958>
  45061c:	nop
  450620:	b	450628 <warn@@Base+0x2958>
  450624:	nop
  450628:	ldr	x0, [sp, #192]
  45062c:	bl	403190 <fclose@plt>
  450630:	b	450648 <warn@@Base+0x2978>
  450634:	nop
  450638:	b	450648 <warn@@Base+0x2978>
  45063c:	nop
  450640:	b	450648 <warn@@Base+0x2978>
  450644:	nop
  450648:	ldr	w0, [sp, #236]
  45064c:	add	w0, w0, #0x1
  450650:	str	w0, [sp, #236]
  450654:	ldr	x0, [sp, #24]
  450658:	ldr	w0, [x0]
  45065c:	ldr	w1, [sp, #236]
  450660:	cmp	w1, w0
  450664:	b.lt	4502b4 <warn@@Base+0x25e4>  // b.tstop
  450668:	nop
  45066c:	nop
  450670:	ldp	x29, x30, [sp], #240
  450674:	ret
  450678:	sub	sp, sp, #0x20
  45067c:	str	x0, [sp, #8]
  450680:	ldr	x0, [sp, #8]
  450684:	cmp	x0, #0x0
  450688:	b.ne	450694 <warn@@Base+0x29c4>  // b.any
  45068c:	mov	w0, #0x0                   	// #0
  450690:	b	4506c8 <warn@@Base+0x29f8>
  450694:	str	wzr, [sp, #28]
  450698:	b	4506a8 <warn@@Base+0x29d8>
  45069c:	ldr	w0, [sp, #28]
  4506a0:	add	w0, w0, #0x1
  4506a4:	str	w0, [sp, #28]
  4506a8:	ldrsw	x0, [sp, #28]
  4506ac:	lsl	x0, x0, #3
  4506b0:	ldr	x1, [sp, #8]
  4506b4:	add	x0, x1, x0
  4506b8:	ldr	x0, [x0]
  4506bc:	cmp	x0, #0x0
  4506c0:	b.ne	45069c <warn@@Base+0x29cc>  // b.any
  4506c4:	ldr	w0, [sp, #28]
  4506c8:	add	sp, sp, #0x20
  4506cc:	ret
  4506d0:	sub	sp, sp, #0x20
  4506d4:	str	x0, [sp, #24]
  4506d8:	str	w1, [sp, #20]
  4506dc:	str	x2, [sp, #8]
  4506e0:	str	x3, [sp]
  4506e4:	ldr	x0, [sp, #24]
  4506e8:	cmp	x0, #0x0
  4506ec:	b.ne	4506f8 <warn@@Base+0x2a28>  // b.any
  4506f0:	mov	w0, #0x0                   	// #0
  4506f4:	b	4507c4 <warn@@Base+0x2af4>
  4506f8:	ldr	w0, [sp, #20]
  4506fc:	cmp	w0, #0x3e
  450700:	cset	w0, hi  // hi = pmore
  450704:	and	w0, w0, #0xff
  450708:	cmp	w0, #0x0
  45070c:	b.ne	450780 <warn@@Base+0x2ab0>  // b.any
  450710:	ldr	w0, [sp, #20]
  450714:	mov	x1, #0x1                   	// #1
  450718:	lsl	x0, x1, x0
  45071c:	mov	x1, #0xf600                	// #62976
  450720:	movk	x1, #0x7e4f, lsl #16
  450724:	movk	x1, #0x17c, lsl #32
  450728:	movk	x1, #0x30, lsl #48
  45072c:	and	x1, x0, x1
  450730:	cmp	x1, #0x0
  450734:	cset	w1, ne  // ne = any
  450738:	and	w1, w1, #0xff
  45073c:	cmp	w1, #0x0
  450740:	b.ne	45076c <warn@@Base+0x2a9c>  // b.any
  450744:	mov	x1, #0x81e                 	// #2078
  450748:	movk	x1, #0xce02, lsl #32
  45074c:	movk	x1, #0x7f80, lsl #48
  450750:	and	x0, x0, x1
  450754:	cmp	x0, #0x0
  450758:	cset	w0, ne  // ne = any
  45075c:	and	w0, w0, #0xff
  450760:	cmp	w0, #0x0
  450764:	b.eq	450780 <warn@@Base+0x2ab0>  // b.none
  450768:	b	45078c <warn@@Base+0x2abc>
  45076c:	ldr	x0, [sp]
  450770:	cmp	x0, #0x0
  450774:	b.eq	450788 <warn@@Base+0x2ab8>  // b.none
  450778:	mov	w0, #0x0                   	// #0
  45077c:	b	4507c4 <warn@@Base+0x2af4>
  450780:	mov	w0, #0x0                   	// #0
  450784:	b	4507c4 <warn@@Base+0x2af4>
  450788:	nop
  45078c:	ldr	x0, [sp, #24]
  450790:	ldr	w1, [sp, #20]
  450794:	str	w1, [x0]
  450798:	ldr	x0, [sp, #24]
  45079c:	ldr	x1, [sp, #8]
  4507a0:	str	x1, [x0, #16]
  4507a4:	ldr	x0, [sp, #24]
  4507a8:	ldr	x1, [sp]
  4507ac:	str	x1, [x0, #24]
  4507b0:	ldr	x0, [sp, #24]
  4507b4:	str	wzr, [x0, #4]
  4507b8:	ldr	x0, [sp, #24]
  4507bc:	str	wzr, [x0, #8]
  4507c0:	mov	w0, #0x1                   	// #1
  4507c4:	add	sp, sp, #0x20
  4507c8:	ret
  4507cc:	stp	x29, x30, [sp, #-48]!
  4507d0:	mov	x29, sp
  4507d4:	str	x0, [sp, #24]
  4507d8:	str	x1, [sp, #16]
  4507dc:	ldr	x0, [sp, #24]
  4507e0:	cmp	x0, #0x0
  4507e4:	b.eq	4507f4 <warn@@Base+0x2b24>  // b.none
  4507e8:	ldr	x0, [sp, #16]
  4507ec:	cmp	x0, #0x0
  4507f0:	b.ne	4507fc <warn@@Base+0x2b2c>  // b.any
  4507f4:	mov	w0, #0x0                   	// #0
  4507f8:	b	4508bc <warn@@Base+0x2bec>
  4507fc:	ldr	x0, [sp, #16]
  450800:	bl	402fd0 <strlen@plt>
  450804:	str	w0, [sp, #40]
  450808:	str	wzr, [sp, #44]
  45080c:	b	4508ac <warn@@Base+0x2bdc>
  450810:	adrp	x0, 47e000 <warn@@Base+0x30330>
  450814:	ldr	x1, [x0, #4064]
  450818:	ldr	w0, [sp, #44]
  45081c:	lsl	x0, x0, #5
  450820:	add	x0, x1, x0
  450824:	ldr	w0, [x0, #8]
  450828:	ldr	w1, [sp, #40]
  45082c:	cmp	w1, w0
  450830:	b.ne	4508a0 <warn@@Base+0x2bd0>  // b.any
  450834:	adrp	x0, 47e000 <warn@@Base+0x30330>
  450838:	ldr	x1, [x0, #4064]
  45083c:	ldr	w0, [sp, #44]
  450840:	lsl	x0, x0, #5
  450844:	add	x0, x1, x0
  450848:	ldr	x0, [x0]
  45084c:	mov	x1, x0
  450850:	ldr	x0, [sp, #16]
  450854:	bl	4034b0 <strcmp@plt>
  450858:	cmp	w0, #0x0
  45085c:	b.ne	4508a0 <warn@@Base+0x2bd0>  // b.any
  450860:	ldr	x0, [sp, #24]
  450864:	mov	w1, #0x27                  	// #39
  450868:	str	w1, [x0]
  45086c:	ldr	w0, [sp, #44]
  450870:	lsl	x1, x0, #5
  450874:	adrp	x0, 47e000 <warn@@Base+0x30330>
  450878:	ldr	x0, [x0, #4064]
  45087c:	add	x1, x1, x0
  450880:	ldr	x0, [sp, #24]
  450884:	str	x1, [x0, #16]
  450888:	ldr	x0, [sp, #24]
  45088c:	str	wzr, [x0, #4]
  450890:	ldr	x0, [sp, #24]
  450894:	str	wzr, [x0, #8]
  450898:	mov	w0, #0x1                   	// #1
  45089c:	b	4508bc <warn@@Base+0x2bec>
  4508a0:	ldr	w0, [sp, #44]
  4508a4:	add	w0, w0, #0x1
  4508a8:	str	w0, [sp, #44]
  4508ac:	ldr	w0, [sp, #44]
  4508b0:	cmp	w0, #0x21
  4508b4:	b.ls	450810 <warn@@Base+0x2b40>  // b.plast
  4508b8:	mov	w0, #0x0                   	// #0
  4508bc:	ldp	x29, x30, [sp], #48
  4508c0:	ret
  4508c4:	stp	x29, x30, [sp, #-64]!
  4508c8:	mov	x29, sp
  4508cc:	str	x0, [sp, #40]
  4508d0:	str	x1, [sp, #32]
  4508d4:	str	w2, [sp, #28]
  4508d8:	ldr	x0, [sp, #40]
  4508dc:	cmp	x0, #0x0
  4508e0:	b.eq	4508f0 <warn@@Base+0x2c20>  // b.none
  4508e4:	ldr	x0, [sp, #32]
  4508e8:	cmp	x0, #0x0
  4508ec:	b.ne	4508f8 <warn@@Base+0x2c28>  // b.any
  4508f0:	mov	w0, #0x0                   	// #0
  4508f4:	b	450a2c <warn@@Base+0x2d5c>
  4508f8:	ldr	x0, [sp, #32]
  4508fc:	bl	402fd0 <strlen@plt>
  450900:	str	w0, [sp, #56]
  450904:	str	wzr, [sp, #60]
  450908:	b	4509fc <warn@@Base+0x2d2c>
  45090c:	adrp	x0, 47e000 <warn@@Base+0x30330>
  450910:	ldr	x2, [x0, #4056]
  450914:	ldr	w1, [sp, #60]
  450918:	mov	x0, x1
  45091c:	lsl	x0, x0, #1
  450920:	add	x0, x0, x1
  450924:	lsl	x0, x0, #3
  450928:	add	x0, x2, x0
  45092c:	ldr	w0, [x0, #16]
  450930:	ldr	w1, [sp, #56]
  450934:	cmp	w1, w0
  450938:	b.ne	4509f0 <warn@@Base+0x2d20>  // b.any
  45093c:	adrp	x0, 47e000 <warn@@Base+0x30330>
  450940:	ldr	x2, [x0, #4056]
  450944:	ldr	w1, [sp, #60]
  450948:	mov	x0, x1
  45094c:	lsl	x0, x0, #1
  450950:	add	x0, x0, x1
  450954:	lsl	x0, x0, #3
  450958:	add	x0, x2, x0
  45095c:	ldr	w0, [x0, #20]
  450960:	ldr	w1, [sp, #28]
  450964:	cmp	w1, w0
  450968:	b.ne	4509f0 <warn@@Base+0x2d20>  // b.any
  45096c:	adrp	x0, 47e000 <warn@@Base+0x30330>
  450970:	ldr	x2, [x0, #4056]
  450974:	ldr	w1, [sp, #60]
  450978:	mov	x0, x1
  45097c:	lsl	x0, x0, #1
  450980:	add	x0, x0, x1
  450984:	lsl	x0, x0, #3
  450988:	add	x0, x2, x0
  45098c:	ldr	x0, [x0, #8]
  450990:	mov	x1, x0
  450994:	ldr	x0, [sp, #32]
  450998:	bl	4034b0 <strcmp@plt>
  45099c:	cmp	w0, #0x0
  4509a0:	b.ne	4509f0 <warn@@Base+0x2d20>  // b.any
  4509a4:	ldr	x0, [sp, #40]
  4509a8:	mov	w1, #0x32                  	// #50
  4509ac:	str	w1, [x0]
  4509b0:	ldr	w1, [sp, #60]
  4509b4:	mov	x0, x1
  4509b8:	lsl	x0, x0, #1
  4509bc:	add	x0, x0, x1
  4509c0:	lsl	x0, x0, #3
  4509c4:	adrp	x1, 47e000 <warn@@Base+0x30330>
  4509c8:	ldr	x1, [x1, #4056]
  4509cc:	add	x1, x0, x1
  4509d0:	ldr	x0, [sp, #40]
  4509d4:	str	x1, [x0, #16]
  4509d8:	ldr	x0, [sp, #40]
  4509dc:	str	wzr, [x0, #4]
  4509e0:	ldr	x0, [sp, #40]
  4509e4:	str	wzr, [x0, #8]
  4509e8:	mov	w0, #0x1                   	// #1
  4509ec:	b	450a2c <warn@@Base+0x2d5c>
  4509f0:	ldr	w0, [sp, #60]
  4509f4:	add	w0, w0, #0x1
  4509f8:	str	w0, [sp, #60]
  4509fc:	adrp	x0, 47e000 <warn@@Base+0x30330>
  450a00:	ldr	x2, [x0, #4056]
  450a04:	ldr	w1, [sp, #60]
  450a08:	mov	x0, x1
  450a0c:	lsl	x0, x0, #1
  450a10:	add	x0, x0, x1
  450a14:	lsl	x0, x0, #3
  450a18:	add	x0, x2, x0
  450a1c:	ldr	x0, [x0, #8]
  450a20:	cmp	x0, #0x0
  450a24:	b.ne	45090c <warn@@Base+0x2c3c>  // b.any
  450a28:	mov	w0, #0x0                   	// #0
  450a2c:	ldp	x29, x30, [sp], #64
  450a30:	ret
  450a34:	stp	x29, x30, [sp, #-160]!
  450a38:	mov	x29, sp
  450a3c:	str	x0, [sp, #40]
  450a40:	str	w1, [sp, #36]
  450a44:	str	x2, [sp, #24]
  450a48:	ldr	x0, [sp, #40]
  450a4c:	bl	402fd0 <strlen@plt>
  450a50:	str	x0, [sp, #136]
  450a54:	ldr	x0, [sp, #40]
  450a58:	ldrb	w0, [x0]
  450a5c:	cmp	w0, #0x5f
  450a60:	b.ne	450a80 <warn@@Base+0x2db0>  // b.any
  450a64:	ldr	x0, [sp, #40]
  450a68:	add	x0, x0, #0x1
  450a6c:	ldrb	w0, [x0]
  450a70:	cmp	w0, #0x5a
  450a74:	b.ne	450a80 <warn@@Base+0x2db0>  // b.any
  450a78:	str	wzr, [sp, #156]
  450a7c:	b	450aa0 <warn@@Base+0x2dd0>
  450a80:	ldr	w0, [sp, #36]
  450a84:	and	w0, w0, #0x10
  450a88:	cmp	w0, #0x0
  450a8c:	b.ne	450a98 <warn@@Base+0x2dc8>  // b.any
  450a90:	mov	x0, #0x0                   	// #0
  450a94:	b	450b90 <warn@@Base+0x2ec0>
  450a98:	mov	w0, #0x1                   	// #1
  450a9c:	str	w0, [sp, #156]
  450aa0:	add	x0, sp, #0x30
  450aa4:	mov	x3, x0
  450aa8:	ldr	x2, [sp, #136]
  450aac:	ldr	w1, [sp, #36]
  450ab0:	ldr	x0, [sp, #40]
  450ab4:	bl	403410 <cplus_demangle_init_info@plt>
  450ab8:	ldr	w0, [sp, #92]
  450abc:	sxtw	x0, w0
  450ac0:	lsl	x0, x0, #5
  450ac4:	bl	4031c0 <malloc@plt>
  450ac8:	str	x0, [sp, #80]
  450acc:	ldr	w0, [sp, #108]
  450ad0:	sxtw	x0, w0
  450ad4:	lsl	x0, x0, #3
  450ad8:	bl	4031c0 <malloc@plt>
  450adc:	str	x0, [sp, #96]
  450ae0:	ldr	x0, [sp, #80]
  450ae4:	cmp	x0, #0x0
  450ae8:	b.eq	450af8 <warn@@Base+0x2e28>  // b.none
  450aec:	ldr	x0, [sp, #96]
  450af0:	cmp	x0, #0x0
  450af4:	b.ne	450b10 <warn@@Base+0x2e40>  // b.any
  450af8:	ldr	x0, [sp, #80]
  450afc:	bl	403510 <free@plt>
  450b00:	ldr	x0, [sp, #96]
  450b04:	bl	403510 <free@plt>
  450b08:	mov	x0, #0x0                   	// #0
  450b0c:	b	450b90 <warn@@Base+0x2ec0>
  450b10:	ldr	w0, [sp, #156]
  450b14:	cmp	w0, #0x0
  450b18:	b.ne	450b30 <warn@@Base+0x2e60>  // b.any
  450b1c:	add	x0, sp, #0x30
  450b20:	mov	w1, #0x1                   	// #1
  450b24:	bl	4035f0 <cplus_demangle_mangled_name@plt>
  450b28:	str	x0, [sp, #144]
  450b2c:	b	450b3c <warn@@Base+0x2e6c>
  450b30:	add	x0, sp, #0x30
  450b34:	bl	4035a0 <cplus_demangle_type@plt>
  450b38:	str	x0, [sp, #144]
  450b3c:	ldr	w0, [sp, #36]
  450b40:	and	w0, w0, #0x1
  450b44:	cmp	w0, #0x0
  450b48:	b.eq	450b60 <warn@@Base+0x2e90>  // b.none
  450b4c:	ldr	x0, [sp, #72]
  450b50:	ldrb	w0, [x0]
  450b54:	cmp	w0, #0x0
  450b58:	b.eq	450b60 <warn@@Base+0x2e90>  // b.none
  450b5c:	str	xzr, [sp, #144]
  450b60:	ldr	x0, [sp, #96]
  450b64:	bl	403510 <free@plt>
  450b68:	ldr	x0, [sp, #144]
  450b6c:	cmp	x0, #0x0
  450b70:	b.eq	450b84 <warn@@Base+0x2eb4>  // b.none
  450b74:	ldr	x1, [sp, #80]
  450b78:	ldr	x0, [sp, #24]
  450b7c:	str	x1, [x0]
  450b80:	b	450b8c <warn@@Base+0x2ebc>
  450b84:	ldr	x0, [sp, #80]
  450b88:	bl	403510 <free@plt>
  450b8c:	ldr	x0, [sp, #144]
  450b90:	ldp	x29, x30, [sp], #160
  450b94:	ret
  450b98:	sub	sp, sp, #0x10
  450b9c:	str	w0, [sp, #12]
  450ba0:	ldr	w1, [sp, #12]
  450ba4:	mov	w0, #0xa020                	// #40992
  450ba8:	cmp	w1, w0
  450bac:	b.eq	451230 <warn@@Base+0x3560>  // b.none
  450bb0:	ldr	w1, [sp, #12]
  450bb4:	mov	w0, #0xa020                	// #40992
  450bb8:	cmp	w1, w0
  450bbc:	b.hi	45123c <warn@@Base+0x356c>  // b.pmore
  450bc0:	ldr	w0, [sp, #12]
  450bc4:	cmp	w0, #0xa, lsl #12
  450bc8:	b.eq	451224 <warn@@Base+0x3554>  // b.none
  450bcc:	ldr	w0, [sp, #12]
  450bd0:	cmp	w0, #0xa, lsl #12
  450bd4:	b.hi	45123c <warn@@Base+0x356c>  // b.pmore
  450bd8:	ldr	w1, [sp, #12]
  450bdc:	mov	w0, #0x8767                	// #34663
  450be0:	cmp	w1, w0
  450be4:	b.eq	451218 <warn@@Base+0x3548>  // b.none
  450be8:	ldr	w1, [sp, #12]
  450bec:	mov	w0, #0x8767                	// #34663
  450bf0:	cmp	w1, w0
  450bf4:	b.hi	45123c <warn@@Base+0x356c>  // b.pmore
  450bf8:	ldr	w1, [sp, #12]
  450bfc:	mov	w0, #0x8766                	// #34662
  450c00:	cmp	w1, w0
  450c04:	b.eq	45120c <warn@@Base+0x353c>  // b.none
  450c08:	ldr	w1, [sp, #12]
  450c0c:	mov	w0, #0x8766                	// #34662
  450c10:	cmp	w1, w0
  450c14:	b.hi	45123c <warn@@Base+0x356c>  // b.pmore
  450c18:	ldr	w1, [sp, #12]
  450c1c:	mov	w0, #0x8765                	// #34661
  450c20:	cmp	w1, w0
  450c24:	b.eq	451200 <warn@@Base+0x3530>  // b.none
  450c28:	ldr	w1, [sp, #12]
  450c2c:	mov	w0, #0x8765                	// #34661
  450c30:	cmp	w1, w0
  450c34:	b.hi	45123c <warn@@Base+0x356c>  // b.pmore
  450c38:	ldr	w1, [sp, #12]
  450c3c:	mov	w0, #0x410a                	// #16650
  450c40:	cmp	w1, w0
  450c44:	b.eq	4511f4 <warn@@Base+0x3524>  // b.none
  450c48:	ldr	w1, [sp, #12]
  450c4c:	mov	w0, #0x410a                	// #16650
  450c50:	cmp	w1, w0
  450c54:	b.hi	45123c <warn@@Base+0x356c>  // b.pmore
  450c58:	ldr	w1, [sp, #12]
  450c5c:	mov	w0, #0x4109                	// #16649
  450c60:	cmp	w1, w0
  450c64:	b.eq	4511e8 <warn@@Base+0x3518>  // b.none
  450c68:	ldr	w1, [sp, #12]
  450c6c:	mov	w0, #0x4109                	// #16649
  450c70:	cmp	w1, w0
  450c74:	b.hi	45123c <warn@@Base+0x356c>  // b.pmore
  450c78:	ldr	w1, [sp, #12]
  450c7c:	mov	w0, #0x4108                	// #16648
  450c80:	cmp	w1, w0
  450c84:	b.eq	4511dc <warn@@Base+0x350c>  // b.none
  450c88:	ldr	w1, [sp, #12]
  450c8c:	mov	w0, #0x4108                	// #16648
  450c90:	cmp	w1, w0
  450c94:	b.hi	45123c <warn@@Base+0x356c>  // b.pmore
  450c98:	ldr	w1, [sp, #12]
  450c9c:	mov	w0, #0x4107                	// #16647
  450ca0:	cmp	w1, w0
  450ca4:	b.eq	4511d0 <warn@@Base+0x3500>  // b.none
  450ca8:	ldr	w1, [sp, #12]
  450cac:	mov	w0, #0x4107                	// #16647
  450cb0:	cmp	w1, w0
  450cb4:	b.hi	45123c <warn@@Base+0x356c>  // b.pmore
  450cb8:	ldr	w1, [sp, #12]
  450cbc:	mov	w0, #0x4106                	// #16646
  450cc0:	cmp	w1, w0
  450cc4:	b.eq	4511c4 <warn@@Base+0x34f4>  // b.none
  450cc8:	ldr	w1, [sp, #12]
  450ccc:	mov	w0, #0x4106                	// #16646
  450cd0:	cmp	w1, w0
  450cd4:	b.hi	45123c <warn@@Base+0x356c>  // b.pmore
  450cd8:	ldr	w1, [sp, #12]
  450cdc:	mov	w0, #0x4105                	// #16645
  450ce0:	cmp	w1, w0
  450ce4:	b.eq	4511b8 <warn@@Base+0x34e8>  // b.none
  450ce8:	ldr	w1, [sp, #12]
  450cec:	mov	w0, #0x4105                	// #16645
  450cf0:	cmp	w1, w0
  450cf4:	b.hi	45123c <warn@@Base+0x356c>  // b.pmore
  450cf8:	ldr	w1, [sp, #12]
  450cfc:	mov	w0, #0x4104                	// #16644
  450d00:	cmp	w1, w0
  450d04:	b.eq	4511ac <warn@@Base+0x34dc>  // b.none
  450d08:	ldr	w1, [sp, #12]
  450d0c:	mov	w0, #0x4104                	// #16644
  450d10:	cmp	w1, w0
  450d14:	b.hi	45123c <warn@@Base+0x356c>  // b.pmore
  450d18:	ldr	w1, [sp, #12]
  450d1c:	mov	w0, #0x4103                	// #16643
  450d20:	cmp	w1, w0
  450d24:	b.eq	4511a0 <warn@@Base+0x34d0>  // b.none
  450d28:	ldr	w1, [sp, #12]
  450d2c:	mov	w0, #0x4103                	// #16643
  450d30:	cmp	w1, w0
  450d34:	b.hi	45123c <warn@@Base+0x356c>  // b.pmore
  450d38:	ldr	w1, [sp, #12]
  450d3c:	mov	w0, #0x4102                	// #16642
  450d40:	cmp	w1, w0
  450d44:	b.eq	451194 <warn@@Base+0x34c4>  // b.none
  450d48:	ldr	w1, [sp, #12]
  450d4c:	mov	w0, #0x4102                	// #16642
  450d50:	cmp	w1, w0
  450d54:	b.hi	45123c <warn@@Base+0x356c>  // b.pmore
  450d58:	ldr	w1, [sp, #12]
  450d5c:	mov	w0, #0x4101                	// #16641
  450d60:	cmp	w1, w0
  450d64:	b.eq	451188 <warn@@Base+0x34b8>  // b.none
  450d68:	ldr	w1, [sp, #12]
  450d6c:	mov	w0, #0x4101                	// #16641
  450d70:	cmp	w1, w0
  450d74:	b.hi	45123c <warn@@Base+0x356c>  // b.pmore
  450d78:	ldr	w1, [sp, #12]
  450d7c:	mov	w0, #0x4092                	// #16530
  450d80:	cmp	w1, w0
  450d84:	b.eq	45117c <warn@@Base+0x34ac>  // b.none
  450d88:	ldr	w1, [sp, #12]
  450d8c:	mov	w0, #0x4092                	// #16530
  450d90:	cmp	w1, w0
  450d94:	b.hi	45123c <warn@@Base+0x356c>  // b.pmore
  450d98:	ldr	w1, [sp, #12]
  450d9c:	mov	w0, #0x4091                	// #16529
  450da0:	cmp	w1, w0
  450da4:	b.eq	451170 <warn@@Base+0x34a0>  // b.none
  450da8:	ldr	w1, [sp, #12]
  450dac:	mov	w0, #0x4091                	// #16529
  450db0:	cmp	w1, w0
  450db4:	b.hi	45123c <warn@@Base+0x356c>  // b.pmore
  450db8:	ldr	w1, [sp, #12]
  450dbc:	mov	w0, #0x4090                	// #16528
  450dc0:	cmp	w1, w0
  450dc4:	b.eq	451164 <warn@@Base+0x3494>  // b.none
  450dc8:	ldr	w1, [sp, #12]
  450dcc:	mov	w0, #0x4090                	// #16528
  450dd0:	cmp	w1, w0
  450dd4:	b.hi	45123c <warn@@Base+0x356c>  // b.pmore
  450dd8:	ldr	w0, [sp, #12]
  450ddc:	cmp	w0, #0x4b
  450de0:	b.hi	450e08 <warn@@Base+0x3138>  // b.pmore
  450de4:	ldr	w0, [sp, #12]
  450de8:	cmp	w0, #0x4b
  450dec:	b.hi	45123c <warn@@Base+0x356c>  // b.pmore
  450df0:	adrp	x1, 465000 <warn@@Base+0x17330>
  450df4:	add	x1, x1, #0x1c
  450df8:	ldr	w0, [x1, w0, uxtw #2]
  450dfc:	adr	x1, 450e08 <warn@@Base+0x3138>
  450e00:	add	x0, x1, w0, sxtw #2
  450e04:	br	x0
  450e08:	ldr	w1, [sp, #12]
  450e0c:	mov	w0, #0x4081                	// #16513
  450e10:	cmp	w1, w0
  450e14:	b.eq	451158 <warn@@Base+0x3488>  // b.none
  450e18:	b	45123c <warn@@Base+0x356c>
  450e1c:	adrp	x0, 464000 <warn@@Base+0x16330>
  450e20:	add	x0, x0, #0x798
  450e24:	b	451240 <warn@@Base+0x3570>
  450e28:	adrp	x0, 464000 <warn@@Base+0x16330>
  450e2c:	add	x0, x0, #0x7a8
  450e30:	b	451240 <warn@@Base+0x3570>
  450e34:	adrp	x0, 464000 <warn@@Base+0x16330>
  450e38:	add	x0, x0, #0x7c0
  450e3c:	b	451240 <warn@@Base+0x3570>
  450e40:	adrp	x0, 464000 <warn@@Base+0x16330>
  450e44:	add	x0, x0, #0x7d8
  450e48:	b	451240 <warn@@Base+0x3570>
  450e4c:	adrp	x0, 464000 <warn@@Base+0x16330>
  450e50:	add	x0, x0, #0x7f0
  450e54:	b	451240 <warn@@Base+0x3570>
  450e58:	adrp	x0, 464000 <warn@@Base+0x16330>
  450e5c:	add	x0, x0, #0x808
  450e60:	b	451240 <warn@@Base+0x3570>
  450e64:	adrp	x0, 464000 <warn@@Base+0x16330>
  450e68:	add	x0, x0, #0x820
  450e6c:	b	451240 <warn@@Base+0x3570>
  450e70:	adrp	x0, 464000 <warn@@Base+0x16330>
  450e74:	add	x0, x0, #0x840
  450e78:	b	451240 <warn@@Base+0x3570>
  450e7c:	adrp	x0, 464000 <warn@@Base+0x16330>
  450e80:	add	x0, x0, #0x850
  450e84:	b	451240 <warn@@Base+0x3570>
  450e88:	adrp	x0, 464000 <warn@@Base+0x16330>
  450e8c:	add	x0, x0, #0x868
  450e90:	b	451240 <warn@@Base+0x3570>
  450e94:	adrp	x0, 464000 <warn@@Base+0x16330>
  450e98:	add	x0, x0, #0x878
  450e9c:	b	451240 <warn@@Base+0x3570>
  450ea0:	adrp	x0, 464000 <warn@@Base+0x16330>
  450ea4:	add	x0, x0, #0x890
  450ea8:	b	451240 <warn@@Base+0x3570>
  450eac:	adrp	x0, 464000 <warn@@Base+0x16330>
  450eb0:	add	x0, x0, #0x8a8
  450eb4:	b	451240 <warn@@Base+0x3570>
  450eb8:	adrp	x0, 464000 <warn@@Base+0x16330>
  450ebc:	add	x0, x0, #0x8c0
  450ec0:	b	451240 <warn@@Base+0x3570>
  450ec4:	adrp	x0, 464000 <warn@@Base+0x16330>
  450ec8:	add	x0, x0, #0x8d8
  450ecc:	b	451240 <warn@@Base+0x3570>
  450ed0:	adrp	x0, 464000 <warn@@Base+0x16330>
  450ed4:	add	x0, x0, #0x8f0
  450ed8:	b	451240 <warn@@Base+0x3570>
  450edc:	adrp	x0, 464000 <warn@@Base+0x16330>
  450ee0:	add	x0, x0, #0x908
  450ee4:	b	451240 <warn@@Base+0x3570>
  450ee8:	adrp	x0, 464000 <warn@@Base+0x16330>
  450eec:	add	x0, x0, #0x918
  450ef0:	b	451240 <warn@@Base+0x3570>
  450ef4:	adrp	x0, 464000 <warn@@Base+0x16330>
  450ef8:	add	x0, x0, #0x930
  450efc:	b	451240 <warn@@Base+0x3570>
  450f00:	adrp	x0, 464000 <warn@@Base+0x16330>
  450f04:	add	x0, x0, #0x950
  450f08:	b	451240 <warn@@Base+0x3570>
  450f0c:	adrp	x0, 464000 <warn@@Base+0x16330>
  450f10:	add	x0, x0, #0x960
  450f14:	b	451240 <warn@@Base+0x3570>
  450f18:	adrp	x0, 464000 <warn@@Base+0x16330>
  450f1c:	add	x0, x0, #0x978
  450f20:	b	451240 <warn@@Base+0x3570>
  450f24:	adrp	x0, 464000 <warn@@Base+0x16330>
  450f28:	add	x0, x0, #0x990
  450f2c:	b	451240 <warn@@Base+0x3570>
  450f30:	adrp	x0, 464000 <warn@@Base+0x16330>
  450f34:	add	x0, x0, #0x9a8
  450f38:	b	451240 <warn@@Base+0x3570>
  450f3c:	adrp	x0, 464000 <warn@@Base+0x16330>
  450f40:	add	x0, x0, #0x9c8
  450f44:	b	451240 <warn@@Base+0x3570>
  450f48:	adrp	x0, 464000 <warn@@Base+0x16330>
  450f4c:	add	x0, x0, #0x9d8
  450f50:	b	451240 <warn@@Base+0x3570>
  450f54:	adrp	x0, 464000 <warn@@Base+0x16330>
  450f58:	add	x0, x0, #0x9f8
  450f5c:	b	451240 <warn@@Base+0x3570>
  450f60:	adrp	x0, 464000 <warn@@Base+0x16330>
  450f64:	add	x0, x0, #0xa08
  450f68:	b	451240 <warn@@Base+0x3570>
  450f6c:	adrp	x0, 464000 <warn@@Base+0x16330>
  450f70:	add	x0, x0, #0xa20
  450f74:	b	451240 <warn@@Base+0x3570>
  450f78:	adrp	x0, 464000 <warn@@Base+0x16330>
  450f7c:	add	x0, x0, #0xa38
  450f80:	b	451240 <warn@@Base+0x3570>
  450f84:	adrp	x0, 464000 <warn@@Base+0x16330>
  450f88:	add	x0, x0, #0xa58
  450f8c:	b	451240 <warn@@Base+0x3570>
  450f90:	adrp	x0, 464000 <warn@@Base+0x16330>
  450f94:	add	x0, x0, #0xa70
  450f98:	b	451240 <warn@@Base+0x3570>
  450f9c:	adrp	x0, 464000 <warn@@Base+0x16330>
  450fa0:	add	x0, x0, #0xa88
  450fa4:	b	451240 <warn@@Base+0x3570>
  450fa8:	adrp	x0, 464000 <warn@@Base+0x16330>
  450fac:	add	x0, x0, #0xaa0
  450fb0:	b	451240 <warn@@Base+0x3570>
  450fb4:	adrp	x0, 464000 <warn@@Base+0x16330>
  450fb8:	add	x0, x0, #0xab0
  450fbc:	b	451240 <warn@@Base+0x3570>
  450fc0:	adrp	x0, 464000 <warn@@Base+0x16330>
  450fc4:	add	x0, x0, #0xac8
  450fc8:	b	451240 <warn@@Base+0x3570>
  450fcc:	adrp	x0, 464000 <warn@@Base+0x16330>
  450fd0:	add	x0, x0, #0xae0
  450fd4:	b	451240 <warn@@Base+0x3570>
  450fd8:	adrp	x0, 464000 <warn@@Base+0x16330>
  450fdc:	add	x0, x0, #0xaf0
  450fe0:	b	451240 <warn@@Base+0x3570>
  450fe4:	adrp	x0, 464000 <warn@@Base+0x16330>
  450fe8:	add	x0, x0, #0xb00
  450fec:	b	451240 <warn@@Base+0x3570>
  450ff0:	adrp	x0, 464000 <warn@@Base+0x16330>
  450ff4:	add	x0, x0, #0xb18
  450ff8:	b	451240 <warn@@Base+0x3570>
  450ffc:	adrp	x0, 464000 <warn@@Base+0x16330>
  451000:	add	x0, x0, #0xb30
  451004:	b	451240 <warn@@Base+0x3570>
  451008:	adrp	x0, 464000 <warn@@Base+0x16330>
  45100c:	add	x0, x0, #0xb48
  451010:	b	451240 <warn@@Base+0x3570>
  451014:	adrp	x0, 464000 <warn@@Base+0x16330>
  451018:	add	x0, x0, #0xb68
  45101c:	b	451240 <warn@@Base+0x3570>
  451020:	adrp	x0, 464000 <warn@@Base+0x16330>
  451024:	add	x0, x0, #0xb88
  451028:	b	451240 <warn@@Base+0x3570>
  45102c:	adrp	x0, 464000 <warn@@Base+0x16330>
  451030:	add	x0, x0, #0xba0
  451034:	b	451240 <warn@@Base+0x3570>
  451038:	adrp	x0, 464000 <warn@@Base+0x16330>
  45103c:	add	x0, x0, #0xbb8
  451040:	b	451240 <warn@@Base+0x3570>
  451044:	adrp	x0, 464000 <warn@@Base+0x16330>
  451048:	add	x0, x0, #0xbd0
  45104c:	b	451240 <warn@@Base+0x3570>
  451050:	adrp	x0, 464000 <warn@@Base+0x16330>
  451054:	add	x0, x0, #0xbe0
  451058:	b	451240 <warn@@Base+0x3570>
  45105c:	adrp	x0, 464000 <warn@@Base+0x16330>
  451060:	add	x0, x0, #0xbf8
  451064:	b	451240 <warn@@Base+0x3570>
  451068:	adrp	x0, 464000 <warn@@Base+0x16330>
  45106c:	add	x0, x0, #0xc10
  451070:	b	451240 <warn@@Base+0x3570>
  451074:	adrp	x0, 464000 <warn@@Base+0x16330>
  451078:	add	x0, x0, #0xc28
  45107c:	b	451240 <warn@@Base+0x3570>
  451080:	adrp	x0, 464000 <warn@@Base+0x16330>
  451084:	add	x0, x0, #0xc40
  451088:	b	451240 <warn@@Base+0x3570>
  45108c:	adrp	x0, 464000 <warn@@Base+0x16330>
  451090:	add	x0, x0, #0xc58
  451094:	b	451240 <warn@@Base+0x3570>
  451098:	adrp	x0, 464000 <warn@@Base+0x16330>
  45109c:	add	x0, x0, #0xc70
  4510a0:	b	451240 <warn@@Base+0x3570>
  4510a4:	adrp	x0, 464000 <warn@@Base+0x16330>
  4510a8:	add	x0, x0, #0xc88
  4510ac:	b	451240 <warn@@Base+0x3570>
  4510b0:	adrp	x0, 464000 <warn@@Base+0x16330>
  4510b4:	add	x0, x0, #0xca0
  4510b8:	b	451240 <warn@@Base+0x3570>
  4510bc:	adrp	x0, 464000 <warn@@Base+0x16330>
  4510c0:	add	x0, x0, #0xcb8
  4510c4:	b	451240 <warn@@Base+0x3570>
  4510c8:	adrp	x0, 464000 <warn@@Base+0x16330>
  4510cc:	add	x0, x0, #0xcd0
  4510d0:	b	451240 <warn@@Base+0x3570>
  4510d4:	adrp	x0, 464000 <warn@@Base+0x16330>
  4510d8:	add	x0, x0, #0xce8
  4510dc:	b	451240 <warn@@Base+0x3570>
  4510e0:	adrp	x0, 464000 <warn@@Base+0x16330>
  4510e4:	add	x0, x0, #0xd00
  4510e8:	b	451240 <warn@@Base+0x3570>
  4510ec:	adrp	x0, 464000 <warn@@Base+0x16330>
  4510f0:	add	x0, x0, #0xd20
  4510f4:	b	451240 <warn@@Base+0x3570>
  4510f8:	adrp	x0, 464000 <warn@@Base+0x16330>
  4510fc:	add	x0, x0, #0xd38
  451100:	b	451240 <warn@@Base+0x3570>
  451104:	adrp	x0, 464000 <warn@@Base+0x16330>
  451108:	add	x0, x0, #0xd50
  45110c:	b	451240 <warn@@Base+0x3570>
  451110:	adrp	x0, 464000 <warn@@Base+0x16330>
  451114:	add	x0, x0, #0xd68
  451118:	b	451240 <warn@@Base+0x3570>
  45111c:	adrp	x0, 464000 <warn@@Base+0x16330>
  451120:	add	x0, x0, #0xd80
  451124:	b	451240 <warn@@Base+0x3570>
  451128:	adrp	x0, 464000 <warn@@Base+0x16330>
  45112c:	add	x0, x0, #0xd98
  451130:	b	451240 <warn@@Base+0x3570>
  451134:	adrp	x0, 464000 <warn@@Base+0x16330>
  451138:	add	x0, x0, #0xdb0
  45113c:	b	451240 <warn@@Base+0x3570>
  451140:	adrp	x0, 464000 <warn@@Base+0x16330>
  451144:	add	x0, x0, #0xdd0
  451148:	b	451240 <warn@@Base+0x3570>
  45114c:	adrp	x0, 464000 <warn@@Base+0x16330>
  451150:	add	x0, x0, #0xde8
  451154:	b	451240 <warn@@Base+0x3570>
  451158:	adrp	x0, 464000 <warn@@Base+0x16330>
  45115c:	add	x0, x0, #0xe00
  451160:	b	451240 <warn@@Base+0x3570>
  451164:	adrp	x0, 464000 <warn@@Base+0x16330>
  451168:	add	x0, x0, #0xe18
  45116c:	b	451240 <warn@@Base+0x3570>
  451170:	adrp	x0, 464000 <warn@@Base+0x16330>
  451174:	add	x0, x0, #0xe38
  451178:	b	451240 <warn@@Base+0x3570>
  45117c:	adrp	x0, 464000 <warn@@Base+0x16330>
  451180:	add	x0, x0, #0xe50
  451184:	b	451240 <warn@@Base+0x3570>
  451188:	adrp	x0, 464000 <warn@@Base+0x16330>
  45118c:	add	x0, x0, #0xe70
  451190:	b	451240 <warn@@Base+0x3570>
  451194:	adrp	x0, 464000 <warn@@Base+0x16330>
  451198:	add	x0, x0, #0xe88
  45119c:	b	451240 <warn@@Base+0x3570>
  4511a0:	adrp	x0, 464000 <warn@@Base+0x16330>
  4511a4:	add	x0, x0, #0xea8
  4511a8:	b	451240 <warn@@Base+0x3570>
  4511ac:	adrp	x0, 464000 <warn@@Base+0x16330>
  4511b0:	add	x0, x0, #0xec0
  4511b4:	b	451240 <warn@@Base+0x3570>
  4511b8:	adrp	x0, 464000 <warn@@Base+0x16330>
  4511bc:	add	x0, x0, #0xed8
  4511c0:	b	451240 <warn@@Base+0x3570>
  4511c4:	adrp	x0, 464000 <warn@@Base+0x16330>
  4511c8:	add	x0, x0, #0xef0
  4511cc:	b	451240 <warn@@Base+0x3570>
  4511d0:	adrp	x0, 464000 <warn@@Base+0x16330>
  4511d4:	add	x0, x0, #0xf18
  4511d8:	b	451240 <warn@@Base+0x3570>
  4511dc:	adrp	x0, 464000 <warn@@Base+0x16330>
  4511e0:	add	x0, x0, #0xf40
  4511e4:	b	451240 <warn@@Base+0x3570>
  4511e8:	adrp	x0, 464000 <warn@@Base+0x16330>
  4511ec:	add	x0, x0, #0xf68
  4511f0:	b	451240 <warn@@Base+0x3570>
  4511f4:	adrp	x0, 464000 <warn@@Base+0x16330>
  4511f8:	add	x0, x0, #0xf80
  4511fc:	b	451240 <warn@@Base+0x3570>
  451200:	adrp	x0, 464000 <warn@@Base+0x16330>
  451204:	add	x0, x0, #0xfa0
  451208:	b	451240 <warn@@Base+0x3570>
  45120c:	adrp	x0, 464000 <warn@@Base+0x16330>
  451210:	add	x0, x0, #0xfb8
  451214:	b	451240 <warn@@Base+0x3570>
  451218:	adrp	x0, 464000 <warn@@Base+0x16330>
  45121c:	add	x0, x0, #0xfd0
  451220:	b	451240 <warn@@Base+0x3570>
  451224:	adrp	x0, 464000 <warn@@Base+0x16330>
  451228:	add	x0, x0, #0xfe8
  45122c:	b	451240 <warn@@Base+0x3570>
  451230:	adrp	x0, 465000 <warn@@Base+0x17330>
  451234:	add	x0, x0, #0x0
  451238:	b	451240 <warn@@Base+0x3570>
  45123c:	mov	x0, #0x0                   	// #0
  451240:	add	sp, sp, #0x10
  451244:	ret
  451248:	sub	sp, sp, #0x10
  45124c:	str	w0, [sp, #12]
  451250:	ldr	w1, [sp, #12]
  451254:	mov	w0, #0x1f21                	// #7969
  451258:	cmp	w1, w0
  45125c:	b.eq	45152c <warn@@Base+0x385c>  // b.none
  451260:	ldr	w1, [sp, #12]
  451264:	mov	w0, #0x1f21                	// #7969
  451268:	cmp	w1, w0
  45126c:	b.hi	451538 <warn@@Base+0x3868>  // b.pmore
  451270:	ldr	w1, [sp, #12]
  451274:	mov	w0, #0x1f20                	// #7968
  451278:	cmp	w1, w0
  45127c:	b.eq	451520 <warn@@Base+0x3850>  // b.none
  451280:	ldr	w1, [sp, #12]
  451284:	mov	w0, #0x1f20                	// #7968
  451288:	cmp	w1, w0
  45128c:	b.hi	451538 <warn@@Base+0x3868>  // b.pmore
  451290:	ldr	w1, [sp, #12]
  451294:	mov	w0, #0x1f02                	// #7938
  451298:	cmp	w1, w0
  45129c:	b.eq	451514 <warn@@Base+0x3844>  // b.none
  4512a0:	ldr	w1, [sp, #12]
  4512a4:	mov	w0, #0x1f02                	// #7938
  4512a8:	cmp	w1, w0
  4512ac:	b.hi	451538 <warn@@Base+0x3868>  // b.pmore
  4512b0:	ldr	w0, [sp, #12]
  4512b4:	cmp	w0, #0x2c
  4512b8:	b.hi	4512f0 <warn@@Base+0x3620>  // b.pmore
  4512bc:	ldr	w0, [sp, #12]
  4512c0:	cmp	w0, #0x0
  4512c4:	b.eq	451538 <warn@@Base+0x3868>  // b.none
  4512c8:	ldr	w0, [sp, #12]
  4512cc:	sub	w0, w0, #0x1
  4512d0:	cmp	w0, #0x2b
  4512d4:	b.hi	451538 <warn@@Base+0x3868>  // b.pmore
  4512d8:	adrp	x1, 465000 <warn@@Base+0x17330>
  4512dc:	add	x1, x1, #0x4c8
  4512e0:	ldr	w0, [x1, w0, uxtw #2]
  4512e4:	adr	x1, 4512f0 <warn@@Base+0x3620>
  4512e8:	add	x0, x1, w0, sxtw #2
  4512ec:	br	x0
  4512f0:	ldr	w1, [sp, #12]
  4512f4:	mov	w0, #0x1f01                	// #7937
  4512f8:	cmp	w1, w0
  4512fc:	b.eq	451508 <warn@@Base+0x3838>  // b.none
  451300:	b	451538 <warn@@Base+0x3868>
  451304:	adrp	x0, 465000 <warn@@Base+0x17330>
  451308:	add	x0, x0, #0x150
  45130c:	b	45153c <warn@@Base+0x386c>
  451310:	adrp	x0, 465000 <warn@@Base+0x17330>
  451314:	add	x0, x0, #0x160
  451318:	b	45153c <warn@@Base+0x386c>
  45131c:	adrp	x0, 465000 <warn@@Base+0x17330>
  451320:	add	x0, x0, #0x170
  451324:	b	45153c <warn@@Base+0x386c>
  451328:	adrp	x0, 465000 <warn@@Base+0x17330>
  45132c:	add	x0, x0, #0x180
  451330:	b	45153c <warn@@Base+0x386c>
  451334:	adrp	x0, 465000 <warn@@Base+0x17330>
  451338:	add	x0, x0, #0x190
  45133c:	b	45153c <warn@@Base+0x386c>
  451340:	adrp	x0, 465000 <warn@@Base+0x17330>
  451344:	add	x0, x0, #0x1a0
  451348:	b	45153c <warn@@Base+0x386c>
  45134c:	adrp	x0, 465000 <warn@@Base+0x17330>
  451350:	add	x0, x0, #0x1b0
  451354:	b	45153c <warn@@Base+0x386c>
  451358:	adrp	x0, 465000 <warn@@Base+0x17330>
  45135c:	add	x0, x0, #0x1c0
  451360:	b	45153c <warn@@Base+0x386c>
  451364:	adrp	x0, 465000 <warn@@Base+0x17330>
  451368:	add	x0, x0, #0x1d0
  45136c:	b	45153c <warn@@Base+0x386c>
  451370:	adrp	x0, 465000 <warn@@Base+0x17330>
  451374:	add	x0, x0, #0x1e0
  451378:	b	45153c <warn@@Base+0x386c>
  45137c:	adrp	x0, 465000 <warn@@Base+0x17330>
  451380:	add	x0, x0, #0x1f0
  451384:	b	45153c <warn@@Base+0x386c>
  451388:	adrp	x0, 465000 <warn@@Base+0x17330>
  45138c:	add	x0, x0, #0x200
  451390:	b	45153c <warn@@Base+0x386c>
  451394:	adrp	x0, 465000 <warn@@Base+0x17330>
  451398:	add	x0, x0, #0x210
  45139c:	b	45153c <warn@@Base+0x386c>
  4513a0:	adrp	x0, 465000 <warn@@Base+0x17330>
  4513a4:	add	x0, x0, #0x220
  4513a8:	b	45153c <warn@@Base+0x386c>
  4513ac:	adrp	x0, 465000 <warn@@Base+0x17330>
  4513b0:	add	x0, x0, #0x230
  4513b4:	b	45153c <warn@@Base+0x386c>
  4513b8:	adrp	x0, 465000 <warn@@Base+0x17330>
  4513bc:	add	x0, x0, #0x248
  4513c0:	b	45153c <warn@@Base+0x386c>
  4513c4:	adrp	x0, 465000 <warn@@Base+0x17330>
  4513c8:	add	x0, x0, #0x258
  4513cc:	b	45153c <warn@@Base+0x386c>
  4513d0:	adrp	x0, 465000 <warn@@Base+0x17330>
  4513d4:	add	x0, x0, #0x268
  4513d8:	b	45153c <warn@@Base+0x386c>
  4513dc:	adrp	x0, 465000 <warn@@Base+0x17330>
  4513e0:	add	x0, x0, #0x278
  4513e4:	b	45153c <warn@@Base+0x386c>
  4513e8:	adrp	x0, 465000 <warn@@Base+0x17330>
  4513ec:	add	x0, x0, #0x288
  4513f0:	b	45153c <warn@@Base+0x386c>
  4513f4:	adrp	x0, 465000 <warn@@Base+0x17330>
  4513f8:	add	x0, x0, #0x2a0
  4513fc:	b	45153c <warn@@Base+0x386c>
  451400:	adrp	x0, 465000 <warn@@Base+0x17330>
  451404:	add	x0, x0, #0x2b8
  451408:	b	45153c <warn@@Base+0x386c>
  45140c:	adrp	x0, 465000 <warn@@Base+0x17330>
  451410:	add	x0, x0, #0x2d0
  451414:	b	45153c <warn@@Base+0x386c>
  451418:	adrp	x0, 465000 <warn@@Base+0x17330>
  45141c:	add	x0, x0, #0x2e0
  451420:	b	45153c <warn@@Base+0x386c>
  451424:	adrp	x0, 465000 <warn@@Base+0x17330>
  451428:	add	x0, x0, #0x2f8
  45142c:	b	45153c <warn@@Base+0x386c>
  451430:	adrp	x0, 465000 <warn@@Base+0x17330>
  451434:	add	x0, x0, #0x310
  451438:	b	45153c <warn@@Base+0x386c>
  45143c:	adrp	x0, 465000 <warn@@Base+0x17330>
  451440:	add	x0, x0, #0x320
  451444:	b	45153c <warn@@Base+0x386c>
  451448:	adrp	x0, 465000 <warn@@Base+0x17330>
  45144c:	add	x0, x0, #0x330
  451450:	b	45153c <warn@@Base+0x386c>
  451454:	adrp	x0, 465000 <warn@@Base+0x17330>
  451458:	add	x0, x0, #0x348
  45145c:	b	45153c <warn@@Base+0x386c>
  451460:	adrp	x0, 465000 <warn@@Base+0x17330>
  451464:	add	x0, x0, #0x360
  451468:	b	45153c <warn@@Base+0x386c>
  45146c:	adrp	x0, 465000 <warn@@Base+0x17330>
  451470:	add	x0, x0, #0x370
  451474:	b	45153c <warn@@Base+0x386c>
  451478:	adrp	x0, 465000 <warn@@Base+0x17330>
  45147c:	add	x0, x0, #0x388
  451480:	b	45153c <warn@@Base+0x386c>
  451484:	adrp	x0, 465000 <warn@@Base+0x17330>
  451488:	add	x0, x0, #0x3a0
  45148c:	b	45153c <warn@@Base+0x386c>
  451490:	adrp	x0, 465000 <warn@@Base+0x17330>
  451494:	add	x0, x0, #0x3b8
  451498:	b	45153c <warn@@Base+0x386c>
  45149c:	adrp	x0, 465000 <warn@@Base+0x17330>
  4514a0:	add	x0, x0, #0x3d0
  4514a4:	b	45153c <warn@@Base+0x386c>
  4514a8:	adrp	x0, 465000 <warn@@Base+0x17330>
  4514ac:	add	x0, x0, #0x3e8
  4514b0:	b	45153c <warn@@Base+0x386c>
  4514b4:	adrp	x0, 465000 <warn@@Base+0x17330>
  4514b8:	add	x0, x0, #0x3f8
  4514bc:	b	45153c <warn@@Base+0x386c>
  4514c0:	adrp	x0, 465000 <warn@@Base+0x17330>
  4514c4:	add	x0, x0, #0x408
  4514c8:	b	45153c <warn@@Base+0x386c>
  4514cc:	adrp	x0, 465000 <warn@@Base+0x17330>
  4514d0:	add	x0, x0, #0x418
  4514d4:	b	45153c <warn@@Base+0x386c>
  4514d8:	adrp	x0, 465000 <warn@@Base+0x17330>
  4514dc:	add	x0, x0, #0x428
  4514e0:	b	45153c <warn@@Base+0x386c>
  4514e4:	adrp	x0, 465000 <warn@@Base+0x17330>
  4514e8:	add	x0, x0, #0x438
  4514ec:	b	45153c <warn@@Base+0x386c>
  4514f0:	adrp	x0, 465000 <warn@@Base+0x17330>
  4514f4:	add	x0, x0, #0x448
  4514f8:	b	45153c <warn@@Base+0x386c>
  4514fc:	adrp	x0, 465000 <warn@@Base+0x17330>
  451500:	add	x0, x0, #0x458
  451504:	b	45153c <warn@@Base+0x386c>
  451508:	adrp	x0, 465000 <warn@@Base+0x17330>
  45150c:	add	x0, x0, #0x468
  451510:	b	45153c <warn@@Base+0x386c>
  451514:	adrp	x0, 465000 <warn@@Base+0x17330>
  451518:	add	x0, x0, #0x480
  45151c:	b	45153c <warn@@Base+0x386c>
  451520:	adrp	x0, 465000 <warn@@Base+0x17330>
  451524:	add	x0, x0, #0x498
  451528:	b	45153c <warn@@Base+0x386c>
  45152c:	adrp	x0, 465000 <warn@@Base+0x17330>
  451530:	add	x0, x0, #0x4b0
  451534:	b	45153c <warn@@Base+0x386c>
  451538:	mov	x0, #0x0                   	// #0
  45153c:	add	sp, sp, #0x10
  451540:	ret
  451544:	sub	sp, sp, #0x10
  451548:	str	w0, [sp, #12]
  45154c:	ldr	w1, [sp, #12]
  451550:	mov	w0, #0x3fed                	// #16365
  451554:	cmp	w1, w0
  451558:	b.eq	45227c <warn@@Base+0x45ac>  // b.none
  45155c:	ldr	w1, [sp, #12]
  451560:	mov	w0, #0x3fed                	// #16365
  451564:	cmp	w1, w0
  451568:	b.hi	452288 <warn@@Base+0x45b8>  // b.pmore
  45156c:	ldr	w1, [sp, #12]
  451570:	mov	w0, #0x3fec                	// #16364
  451574:	cmp	w1, w0
  451578:	b.eq	452270 <warn@@Base+0x45a0>  // b.none
  45157c:	ldr	w1, [sp, #12]
  451580:	mov	w0, #0x3fec                	// #16364
  451584:	cmp	w1, w0
  451588:	b.hi	452288 <warn@@Base+0x45b8>  // b.pmore
  45158c:	ldr	w1, [sp, #12]
  451590:	mov	w0, #0x3feb                	// #16363
  451594:	cmp	w1, w0
  451598:	b.eq	452264 <warn@@Base+0x4594>  // b.none
  45159c:	ldr	w1, [sp, #12]
  4515a0:	mov	w0, #0x3feb                	// #16363
  4515a4:	cmp	w1, w0
  4515a8:	b.hi	452288 <warn@@Base+0x45b8>  // b.pmore
  4515ac:	ldr	w1, [sp, #12]
  4515b0:	mov	w0, #0x3fea                	// #16362
  4515b4:	cmp	w1, w0
  4515b8:	b.eq	452258 <warn@@Base+0x4588>  // b.none
  4515bc:	ldr	w1, [sp, #12]
  4515c0:	mov	w0, #0x3fea                	// #16362
  4515c4:	cmp	w1, w0
  4515c8:	b.hi	452288 <warn@@Base+0x45b8>  // b.pmore
  4515cc:	ldr	w1, [sp, #12]
  4515d0:	mov	w0, #0x3fe9                	// #16361
  4515d4:	cmp	w1, w0
  4515d8:	b.eq	45224c <warn@@Base+0x457c>  // b.none
  4515dc:	ldr	w1, [sp, #12]
  4515e0:	mov	w0, #0x3fe9                	// #16361
  4515e4:	cmp	w1, w0
  4515e8:	b.hi	452288 <warn@@Base+0x45b8>  // b.pmore
  4515ec:	ldr	w1, [sp, #12]
  4515f0:	mov	w0, #0x3fe8                	// #16360
  4515f4:	cmp	w1, w0
  4515f8:	b.eq	452240 <warn@@Base+0x4570>  // b.none
  4515fc:	ldr	w1, [sp, #12]
  451600:	mov	w0, #0x3fe8                	// #16360
  451604:	cmp	w1, w0
  451608:	b.hi	452288 <warn@@Base+0x45b8>  // b.pmore
  45160c:	ldr	w1, [sp, #12]
  451610:	mov	w0, #0x3fe7                	// #16359
  451614:	cmp	w1, w0
  451618:	b.eq	452234 <warn@@Base+0x4564>  // b.none
  45161c:	ldr	w1, [sp, #12]
  451620:	mov	w0, #0x3fe7                	// #16359
  451624:	cmp	w1, w0
  451628:	b.hi	452288 <warn@@Base+0x45b8>  // b.pmore
  45162c:	ldr	w1, [sp, #12]
  451630:	mov	w0, #0x3fe6                	// #16358
  451634:	cmp	w1, w0
  451638:	b.eq	452228 <warn@@Base+0x4558>  // b.none
  45163c:	ldr	w1, [sp, #12]
  451640:	mov	w0, #0x3fe6                	// #16358
  451644:	cmp	w1, w0
  451648:	b.hi	452288 <warn@@Base+0x45b8>  // b.pmore
  45164c:	ldr	w1, [sp, #12]
  451650:	mov	w0, #0x3fe5                	// #16357
  451654:	cmp	w1, w0
  451658:	b.eq	45221c <warn@@Base+0x454c>  // b.none
  45165c:	ldr	w1, [sp, #12]
  451660:	mov	w0, #0x3fe5                	// #16357
  451664:	cmp	w1, w0
  451668:	b.hi	452288 <warn@@Base+0x45b8>  // b.pmore
  45166c:	ldr	w1, [sp, #12]
  451670:	mov	w0, #0x3fe4                	// #16356
  451674:	cmp	w1, w0
  451678:	b.eq	452210 <warn@@Base+0x4540>  // b.none
  45167c:	ldr	w1, [sp, #12]
  451680:	mov	w0, #0x3fe4                	// #16356
  451684:	cmp	w1, w0
  451688:	b.hi	452288 <warn@@Base+0x45b8>  // b.pmore
  45168c:	ldr	w1, [sp, #12]
  451690:	mov	w0, #0x3fe3                	// #16355
  451694:	cmp	w1, w0
  451698:	b.eq	452204 <warn@@Base+0x4534>  // b.none
  45169c:	ldr	w1, [sp, #12]
  4516a0:	mov	w0, #0x3fe3                	// #16355
  4516a4:	cmp	w1, w0
  4516a8:	b.hi	452288 <warn@@Base+0x45b8>  // b.pmore
  4516ac:	ldr	w1, [sp, #12]
  4516b0:	mov	w0, #0x3fe2                	// #16354
  4516b4:	cmp	w1, w0
  4516b8:	b.eq	4521f8 <warn@@Base+0x4528>  // b.none
  4516bc:	ldr	w1, [sp, #12]
  4516c0:	mov	w0, #0x3fe2                	// #16354
  4516c4:	cmp	w1, w0
  4516c8:	b.hi	452288 <warn@@Base+0x45b8>  // b.pmore
  4516cc:	ldr	w1, [sp, #12]
  4516d0:	mov	w0, #0x3fe1                	// #16353
  4516d4:	cmp	w1, w0
  4516d8:	b.eq	4521ec <warn@@Base+0x451c>  // b.none
  4516dc:	ldr	w1, [sp, #12]
  4516e0:	mov	w0, #0x3fe1                	// #16353
  4516e4:	cmp	w1, w0
  4516e8:	b.hi	452288 <warn@@Base+0x45b8>  // b.pmore
  4516ec:	ldr	w1, [sp, #12]
  4516f0:	mov	w0, #0x3a02                	// #14850
  4516f4:	cmp	w1, w0
  4516f8:	b.eq	4521e0 <warn@@Base+0x4510>  // b.none
  4516fc:	ldr	w1, [sp, #12]
  451700:	mov	w0, #0x3a02                	// #14850
  451704:	cmp	w1, w0
  451708:	b.hi	452288 <warn@@Base+0x45b8>  // b.pmore
  45170c:	ldr	w1, [sp, #12]
  451710:	mov	w0, #0x3a01                	// #14849
  451714:	cmp	w1, w0
  451718:	b.eq	4521d4 <warn@@Base+0x4504>  // b.none
  45171c:	ldr	w1, [sp, #12]
  451720:	mov	w0, #0x3a01                	// #14849
  451724:	cmp	w1, w0
  451728:	b.hi	452288 <warn@@Base+0x45b8>  // b.pmore
  45172c:	ldr	w1, [sp, #12]
  451730:	mov	w0, #0x3a00                	// #14848
  451734:	cmp	w1, w0
  451738:	b.eq	4521c8 <warn@@Base+0x44f8>  // b.none
  45173c:	ldr	w1, [sp, #12]
  451740:	mov	w0, #0x3a00                	// #14848
  451744:	cmp	w1, w0
  451748:	b.hi	452288 <warn@@Base+0x45b8>  // b.pmore
  45174c:	ldr	w1, [sp, #12]
  451750:	mov	w0, #0x3210                	// #12816
  451754:	cmp	w1, w0
  451758:	b.eq	4521bc <warn@@Base+0x44ec>  // b.none
  45175c:	ldr	w1, [sp, #12]
  451760:	mov	w0, #0x3210                	// #12816
  451764:	cmp	w1, w0
  451768:	b.hi	452288 <warn@@Base+0x45b8>  // b.pmore
  45176c:	ldr	w1, [sp, #12]
  451770:	mov	w0, #0x2305                	// #8965
  451774:	cmp	w1, w0
  451778:	b.eq	4521b0 <warn@@Base+0x44e0>  // b.none
  45177c:	ldr	w1, [sp, #12]
  451780:	mov	w0, #0x2305                	// #8965
  451784:	cmp	w1, w0
  451788:	b.hi	452288 <warn@@Base+0x45b8>  // b.pmore
  45178c:	ldr	w1, [sp, #12]
  451790:	mov	w0, #0x2304                	// #8964
  451794:	cmp	w1, w0
  451798:	b.eq	4521a4 <warn@@Base+0x44d4>  // b.none
  45179c:	ldr	w1, [sp, #12]
  4517a0:	mov	w0, #0x2304                	// #8964
  4517a4:	cmp	w1, w0
  4517a8:	b.hi	452288 <warn@@Base+0x45b8>  // b.pmore
  4517ac:	ldr	w1, [sp, #12]
  4517b0:	mov	w0, #0x2303                	// #8963
  4517b4:	cmp	w1, w0
  4517b8:	b.eq	452198 <warn@@Base+0x44c8>  // b.none
  4517bc:	ldr	w1, [sp, #12]
  4517c0:	mov	w0, #0x2303                	// #8963
  4517c4:	cmp	w1, w0
  4517c8:	b.hi	452288 <warn@@Base+0x45b8>  // b.pmore
  4517cc:	ldr	w1, [sp, #12]
  4517d0:	mov	w0, #0x2302                	// #8962
  4517d4:	cmp	w1, w0
  4517d8:	b.eq	45218c <warn@@Base+0x44bc>  // b.none
  4517dc:	ldr	w1, [sp, #12]
  4517e0:	mov	w0, #0x2302                	// #8962
  4517e4:	cmp	w1, w0
  4517e8:	b.hi	452288 <warn@@Base+0x45b8>  // b.pmore
  4517ec:	ldr	w1, [sp, #12]
  4517f0:	mov	w0, #0x2301                	// #8961
  4517f4:	cmp	w1, w0
  4517f8:	b.eq	452180 <warn@@Base+0x44b0>  // b.none
  4517fc:	ldr	w1, [sp, #12]
  451800:	mov	w0, #0x2301                	// #8961
  451804:	cmp	w1, w0
  451808:	b.hi	452288 <warn@@Base+0x45b8>  // b.pmore
  45180c:	ldr	w0, [sp, #12]
  451810:	cmp	w0, #0x8c
  451814:	b.hi	451878 <warn@@Base+0x3ba8>  // b.pmore
  451818:	ldr	w0, [sp, #12]
  45181c:	cmp	w0, #0x0
  451820:	b.ne	451850 <warn@@Base+0x3b80>  // b.any
  451824:	b	452288 <warn@@Base+0x45b8>
  451828:	ldr	w0, [sp, #12]
  45182c:	sub	w0, w0, #0x2, lsl #12
  451830:	cmp	w0, #0x201
  451834:	b.hi	452288 <warn@@Base+0x45b8>  // b.pmore
  451838:	adrp	x1, 466000 <warn@@Base+0x18330>
  45183c:	add	x1, x1, #0x920
  451840:	ldr	w0, [x1, w0, uxtw #2]
  451844:	adr	x1, 451850 <warn@@Base+0x3b80>
  451848:	add	x0, x1, w0, sxtw #2
  45184c:	br	x0
  451850:	ldr	w0, [sp, #12]
  451854:	sub	w0, w0, #0x1
  451858:	cmp	w0, #0x8b
  45185c:	b.hi	452288 <warn@@Base+0x45b8>  // b.pmore
  451860:	adrp	x1, 467000 <warn@@Base+0x19330>
  451864:	add	x1, x1, #0x128
  451868:	ldr	w0, [x1, w0, uxtw #2]
  45186c:	adr	x1, 451878 <warn@@Base+0x3ba8>
  451870:	add	x0, x1, w0, sxtw #2
  451874:	br	x0
  451878:	ldr	w1, [sp, #12]
  45187c:	mov	w0, #0x2201                	// #8705
  451880:	cmp	w1, w0
  451884:	b.hi	452288 <warn@@Base+0x45b8>  // b.pmore
  451888:	ldr	w0, [sp, #12]
  45188c:	cmp	w0, #0x2, lsl #12
  451890:	b.cs	451828 <warn@@Base+0x3b58>  // b.hs, b.nlast
  451894:	b	452288 <warn@@Base+0x45b8>
  451898:	adrp	x0, 465000 <warn@@Base+0x17330>
  45189c:	add	x0, x0, #0x578
  4518a0:	b	45228c <warn@@Base+0x45bc>
  4518a4:	adrp	x0, 465000 <warn@@Base+0x17330>
  4518a8:	add	x0, x0, #0x588
  4518ac:	b	45228c <warn@@Base+0x45bc>
  4518b0:	adrp	x0, 465000 <warn@@Base+0x17330>
  4518b4:	add	x0, x0, #0x598
  4518b8:	b	45228c <warn@@Base+0x45bc>
  4518bc:	adrp	x0, 465000 <warn@@Base+0x17330>
  4518c0:	add	x0, x0, #0x5a8
  4518c4:	b	45228c <warn@@Base+0x45bc>
  4518c8:	adrp	x0, 465000 <warn@@Base+0x17330>
  4518cc:	add	x0, x0, #0x5b8
  4518d0:	b	45228c <warn@@Base+0x45bc>
  4518d4:	adrp	x0, 465000 <warn@@Base+0x17330>
  4518d8:	add	x0, x0, #0x5d0
  4518dc:	b	45228c <warn@@Base+0x45bc>
  4518e0:	adrp	x0, 465000 <warn@@Base+0x17330>
  4518e4:	add	x0, x0, #0x5e0
  4518e8:	b	45228c <warn@@Base+0x45bc>
  4518ec:	adrp	x0, 465000 <warn@@Base+0x17330>
  4518f0:	add	x0, x0, #0x5f8
  4518f4:	b	45228c <warn@@Base+0x45bc>
  4518f8:	adrp	x0, 465000 <warn@@Base+0x17330>
  4518fc:	add	x0, x0, #0x608
  451900:	b	45228c <warn@@Base+0x45bc>
  451904:	adrp	x0, 465000 <warn@@Base+0x17330>
  451908:	add	x0, x0, #0x620
  45190c:	b	45228c <warn@@Base+0x45bc>
  451910:	adrp	x0, 465000 <warn@@Base+0x17330>
  451914:	add	x0, x0, #0x630
  451918:	b	45228c <warn@@Base+0x45bc>
  45191c:	adrp	x0, 465000 <warn@@Base+0x17330>
  451920:	add	x0, x0, #0x640
  451924:	b	45228c <warn@@Base+0x45bc>
  451928:	adrp	x0, 465000 <warn@@Base+0x17330>
  45192c:	add	x0, x0, #0x650
  451930:	b	45228c <warn@@Base+0x45bc>
  451934:	adrp	x0, 465000 <warn@@Base+0x17330>
  451938:	add	x0, x0, #0x660
  45193c:	b	45228c <warn@@Base+0x45bc>
  451940:	adrp	x0, 465000 <warn@@Base+0x17330>
  451944:	add	x0, x0, #0x670
  451948:	b	45228c <warn@@Base+0x45bc>
  45194c:	adrp	x0, 465000 <warn@@Base+0x17330>
  451950:	add	x0, x0, #0x680
  451954:	b	45228c <warn@@Base+0x45bc>
  451958:	adrp	x0, 465000 <warn@@Base+0x17330>
  45195c:	add	x0, x0, #0x698
  451960:	b	45228c <warn@@Base+0x45bc>
  451964:	adrp	x0, 465000 <warn@@Base+0x17330>
  451968:	add	x0, x0, #0x6b0
  45196c:	b	45228c <warn@@Base+0x45bc>
  451970:	adrp	x0, 465000 <warn@@Base+0x17330>
  451974:	add	x0, x0, #0x6c0
  451978:	b	45228c <warn@@Base+0x45bc>
  45197c:	adrp	x0, 465000 <warn@@Base+0x17330>
  451980:	add	x0, x0, #0x6d8
  451984:	b	45228c <warn@@Base+0x45bc>
  451988:	adrp	x0, 465000 <warn@@Base+0x17330>
  45198c:	add	x0, x0, #0x6f0
  451990:	b	45228c <warn@@Base+0x45bc>
  451994:	adrp	x0, 465000 <warn@@Base+0x17330>
  451998:	add	x0, x0, #0x700
  45199c:	b	45228c <warn@@Base+0x45bc>
  4519a0:	adrp	x0, 465000 <warn@@Base+0x17330>
  4519a4:	add	x0, x0, #0x718
  4519a8:	b	45228c <warn@@Base+0x45bc>
  4519ac:	adrp	x0, 465000 <warn@@Base+0x17330>
  4519b0:	add	x0, x0, #0x730
  4519b4:	b	45228c <warn@@Base+0x45bc>
  4519b8:	adrp	x0, 465000 <warn@@Base+0x17330>
  4519bc:	add	x0, x0, #0x748
  4519c0:	b	45228c <warn@@Base+0x45bc>
  4519c4:	adrp	x0, 465000 <warn@@Base+0x17330>
  4519c8:	add	x0, x0, #0x758
  4519cc:	b	45228c <warn@@Base+0x45bc>
  4519d0:	adrp	x0, 465000 <warn@@Base+0x17330>
  4519d4:	add	x0, x0, #0x770
  4519d8:	b	45228c <warn@@Base+0x45bc>
  4519dc:	adrp	x0, 465000 <warn@@Base+0x17330>
  4519e0:	add	x0, x0, #0x788
  4519e4:	b	45228c <warn@@Base+0x45bc>
  4519e8:	adrp	x0, 465000 <warn@@Base+0x17330>
  4519ec:	add	x0, x0, #0x798
  4519f0:	b	45228c <warn@@Base+0x45bc>
  4519f4:	adrp	x0, 465000 <warn@@Base+0x17330>
  4519f8:	add	x0, x0, #0x7b0
  4519fc:	b	45228c <warn@@Base+0x45bc>
  451a00:	adrp	x0, 465000 <warn@@Base+0x17330>
  451a04:	add	x0, x0, #0x7c8
  451a08:	b	45228c <warn@@Base+0x45bc>
  451a0c:	adrp	x0, 465000 <warn@@Base+0x17330>
  451a10:	add	x0, x0, #0x7e0
  451a14:	b	45228c <warn@@Base+0x45bc>
  451a18:	adrp	x0, 465000 <warn@@Base+0x17330>
  451a1c:	add	x0, x0, #0x7f8
  451a20:	b	45228c <warn@@Base+0x45bc>
  451a24:	adrp	x0, 465000 <warn@@Base+0x17330>
  451a28:	add	x0, x0, #0x810
  451a2c:	b	45228c <warn@@Base+0x45bc>
  451a30:	adrp	x0, 465000 <warn@@Base+0x17330>
  451a34:	add	x0, x0, #0x828
  451a38:	b	45228c <warn@@Base+0x45bc>
  451a3c:	adrp	x0, 465000 <warn@@Base+0x17330>
  451a40:	add	x0, x0, #0x840
  451a44:	b	45228c <warn@@Base+0x45bc>
  451a48:	adrp	x0, 465000 <warn@@Base+0x17330>
  451a4c:	add	x0, x0, #0x858
  451a50:	b	45228c <warn@@Base+0x45bc>
  451a54:	adrp	x0, 465000 <warn@@Base+0x17330>
  451a58:	add	x0, x0, #0x870
  451a5c:	b	45228c <warn@@Base+0x45bc>
  451a60:	adrp	x0, 465000 <warn@@Base+0x17330>
  451a64:	add	x0, x0, #0x888
  451a68:	b	45228c <warn@@Base+0x45bc>
  451a6c:	adrp	x0, 465000 <warn@@Base+0x17330>
  451a70:	add	x0, x0, #0x8a8
  451a74:	b	45228c <warn@@Base+0x45bc>
  451a78:	adrp	x0, 465000 <warn@@Base+0x17330>
  451a7c:	add	x0, x0, #0x8b8
  451a80:	b	45228c <warn@@Base+0x45bc>
  451a84:	adrp	x0, 465000 <warn@@Base+0x17330>
  451a88:	add	x0, x0, #0x8d8
  451a8c:	b	45228c <warn@@Base+0x45bc>
  451a90:	adrp	x0, 465000 <warn@@Base+0x17330>
  451a94:	add	x0, x0, #0x8f0
  451a98:	b	45228c <warn@@Base+0x45bc>
  451a9c:	adrp	x0, 465000 <warn@@Base+0x17330>
  451aa0:	add	x0, x0, #0x900
  451aa4:	b	45228c <warn@@Base+0x45bc>
  451aa8:	adrp	x0, 465000 <warn@@Base+0x17330>
  451aac:	add	x0, x0, #0x910
  451ab0:	b	45228c <warn@@Base+0x45bc>
  451ab4:	adrp	x0, 465000 <warn@@Base+0x17330>
  451ab8:	add	x0, x0, #0x928
  451abc:	b	45228c <warn@@Base+0x45bc>
  451ac0:	adrp	x0, 465000 <warn@@Base+0x17330>
  451ac4:	add	x0, x0, #0x940
  451ac8:	b	45228c <warn@@Base+0x45bc>
  451acc:	adrp	x0, 465000 <warn@@Base+0x17330>
  451ad0:	add	x0, x0, #0x950
  451ad4:	b	45228c <warn@@Base+0x45bc>
  451ad8:	adrp	x0, 465000 <warn@@Base+0x17330>
  451adc:	add	x0, x0, #0x960
  451ae0:	b	45228c <warn@@Base+0x45bc>
  451ae4:	adrp	x0, 465000 <warn@@Base+0x17330>
  451ae8:	add	x0, x0, #0x978
  451aec:	b	45228c <warn@@Base+0x45bc>
  451af0:	adrp	x0, 465000 <warn@@Base+0x17330>
  451af4:	add	x0, x0, #0x988
  451af8:	b	45228c <warn@@Base+0x45bc>
  451afc:	adrp	x0, 465000 <warn@@Base+0x17330>
  451b00:	add	x0, x0, #0x9a0
  451b04:	b	45228c <warn@@Base+0x45bc>
  451b08:	adrp	x0, 465000 <warn@@Base+0x17330>
  451b0c:	add	x0, x0, #0x9b8
  451b10:	b	45228c <warn@@Base+0x45bc>
  451b14:	adrp	x0, 465000 <warn@@Base+0x17330>
  451b18:	add	x0, x0, #0x9d0
  451b1c:	b	45228c <warn@@Base+0x45bc>
  451b20:	adrp	x0, 465000 <warn@@Base+0x17330>
  451b24:	add	x0, x0, #0x9e0
  451b28:	b	45228c <warn@@Base+0x45bc>
  451b2c:	adrp	x0, 465000 <warn@@Base+0x17330>
  451b30:	add	x0, x0, #0x9f0
  451b34:	b	45228c <warn@@Base+0x45bc>
  451b38:	adrp	x0, 465000 <warn@@Base+0x17330>
  451b3c:	add	x0, x0, #0xa08
  451b40:	b	45228c <warn@@Base+0x45bc>
  451b44:	adrp	x0, 465000 <warn@@Base+0x17330>
  451b48:	add	x0, x0, #0xa20
  451b4c:	b	45228c <warn@@Base+0x45bc>
  451b50:	adrp	x0, 465000 <warn@@Base+0x17330>
  451b54:	add	x0, x0, #0xa30
  451b58:	b	45228c <warn@@Base+0x45bc>
  451b5c:	adrp	x0, 465000 <warn@@Base+0x17330>
  451b60:	add	x0, x0, #0xa48
  451b64:	b	45228c <warn@@Base+0x45bc>
  451b68:	adrp	x0, 465000 <warn@@Base+0x17330>
  451b6c:	add	x0, x0, #0xa68
  451b70:	b	45228c <warn@@Base+0x45bc>
  451b74:	adrp	x0, 465000 <warn@@Base+0x17330>
  451b78:	add	x0, x0, #0xa80
  451b7c:	b	45228c <warn@@Base+0x45bc>
  451b80:	adrp	x0, 465000 <warn@@Base+0x17330>
  451b84:	add	x0, x0, #0xaa0
  451b88:	b	45228c <warn@@Base+0x45bc>
  451b8c:	adrp	x0, 465000 <warn@@Base+0x17330>
  451b90:	add	x0, x0, #0xab0
  451b94:	b	45228c <warn@@Base+0x45bc>
  451b98:	adrp	x0, 465000 <warn@@Base+0x17330>
  451b9c:	add	x0, x0, #0xac8
  451ba0:	b	45228c <warn@@Base+0x45bc>
  451ba4:	adrp	x0, 465000 <warn@@Base+0x17330>
  451ba8:	add	x0, x0, #0xae0
  451bac:	b	45228c <warn@@Base+0x45bc>
  451bb0:	adrp	x0, 465000 <warn@@Base+0x17330>
  451bb4:	add	x0, x0, #0xaf8
  451bb8:	b	45228c <warn@@Base+0x45bc>
  451bbc:	adrp	x0, 465000 <warn@@Base+0x17330>
  451bc0:	add	x0, x0, #0xb08
  451bc4:	b	45228c <warn@@Base+0x45bc>
  451bc8:	adrp	x0, 465000 <warn@@Base+0x17330>
  451bcc:	add	x0, x0, #0xb18
  451bd0:	b	45228c <warn@@Base+0x45bc>
  451bd4:	adrp	x0, 465000 <warn@@Base+0x17330>
  451bd8:	add	x0, x0, #0xb28
  451bdc:	b	45228c <warn@@Base+0x45bc>
  451be0:	adrp	x0, 465000 <warn@@Base+0x17330>
  451be4:	add	x0, x0, #0xb38
  451be8:	b	45228c <warn@@Base+0x45bc>
  451bec:	adrp	x0, 465000 <warn@@Base+0x17330>
  451bf0:	add	x0, x0, #0xb50
  451bf4:	b	45228c <warn@@Base+0x45bc>
  451bf8:	adrp	x0, 465000 <warn@@Base+0x17330>
  451bfc:	add	x0, x0, #0xb68
  451c00:	b	45228c <warn@@Base+0x45bc>
  451c04:	adrp	x0, 465000 <warn@@Base+0x17330>
  451c08:	add	x0, x0, #0xb78
  451c0c:	b	45228c <warn@@Base+0x45bc>
  451c10:	adrp	x0, 465000 <warn@@Base+0x17330>
  451c14:	add	x0, x0, #0xb88
  451c18:	b	45228c <warn@@Base+0x45bc>
  451c1c:	adrp	x0, 465000 <warn@@Base+0x17330>
  451c20:	add	x0, x0, #0xba0
  451c24:	b	45228c <warn@@Base+0x45bc>
  451c28:	adrp	x0, 465000 <warn@@Base+0x17330>
  451c2c:	add	x0, x0, #0xbb8
  451c30:	b	45228c <warn@@Base+0x45bc>
  451c34:	adrp	x0, 465000 <warn@@Base+0x17330>
  451c38:	add	x0, x0, #0xbd0
  451c3c:	b	45228c <warn@@Base+0x45bc>
  451c40:	adrp	x0, 465000 <warn@@Base+0x17330>
  451c44:	add	x0, x0, #0xbe0
  451c48:	b	45228c <warn@@Base+0x45bc>
  451c4c:	adrp	x0, 465000 <warn@@Base+0x17330>
  451c50:	add	x0, x0, #0xbf8
  451c54:	b	45228c <warn@@Base+0x45bc>
  451c58:	adrp	x0, 465000 <warn@@Base+0x17330>
  451c5c:	add	x0, x0, #0xc10
  451c60:	b	45228c <warn@@Base+0x45bc>
  451c64:	adrp	x0, 465000 <warn@@Base+0x17330>
  451c68:	add	x0, x0, #0xc28
  451c6c:	b	45228c <warn@@Base+0x45bc>
  451c70:	adrp	x0, 465000 <warn@@Base+0x17330>
  451c74:	add	x0, x0, #0xc38
  451c78:	b	45228c <warn@@Base+0x45bc>
  451c7c:	adrp	x0, 465000 <warn@@Base+0x17330>
  451c80:	add	x0, x0, #0xc50
  451c84:	b	45228c <warn@@Base+0x45bc>
  451c88:	adrp	x0, 465000 <warn@@Base+0x17330>
  451c8c:	add	x0, x0, #0xc60
  451c90:	b	45228c <warn@@Base+0x45bc>
  451c94:	adrp	x0, 465000 <warn@@Base+0x17330>
  451c98:	add	x0, x0, #0xc78
  451c9c:	b	45228c <warn@@Base+0x45bc>
  451ca0:	adrp	x0, 465000 <warn@@Base+0x17330>
  451ca4:	add	x0, x0, #0xc88
  451ca8:	b	45228c <warn@@Base+0x45bc>
  451cac:	adrp	x0, 465000 <warn@@Base+0x17330>
  451cb0:	add	x0, x0, #0xc98
  451cb4:	b	45228c <warn@@Base+0x45bc>
  451cb8:	adrp	x0, 465000 <warn@@Base+0x17330>
  451cbc:	add	x0, x0, #0xca8
  451cc0:	b	45228c <warn@@Base+0x45bc>
  451cc4:	adrp	x0, 465000 <warn@@Base+0x17330>
  451cc8:	add	x0, x0, #0xcb8
  451ccc:	b	45228c <warn@@Base+0x45bc>
  451cd0:	adrp	x0, 465000 <warn@@Base+0x17330>
  451cd4:	add	x0, x0, #0xcc8
  451cd8:	b	45228c <warn@@Base+0x45bc>
  451cdc:	adrp	x0, 465000 <warn@@Base+0x17330>
  451ce0:	add	x0, x0, #0xce0
  451ce4:	b	45228c <warn@@Base+0x45bc>
  451ce8:	adrp	x0, 465000 <warn@@Base+0x17330>
  451cec:	add	x0, x0, #0xcf8
  451cf0:	b	45228c <warn@@Base+0x45bc>
  451cf4:	adrp	x0, 465000 <warn@@Base+0x17330>
  451cf8:	add	x0, x0, #0xd10
  451cfc:	b	45228c <warn@@Base+0x45bc>
  451d00:	adrp	x0, 465000 <warn@@Base+0x17330>
  451d04:	add	x0, x0, #0xd28
  451d08:	b	45228c <warn@@Base+0x45bc>
  451d0c:	adrp	x0, 465000 <warn@@Base+0x17330>
  451d10:	add	x0, x0, #0xd40
  451d14:	b	45228c <warn@@Base+0x45bc>
  451d18:	adrp	x0, 465000 <warn@@Base+0x17330>
  451d1c:	add	x0, x0, #0xd60
  451d20:	b	45228c <warn@@Base+0x45bc>
  451d24:	adrp	x0, 465000 <warn@@Base+0x17330>
  451d28:	add	x0, x0, #0xd80
  451d2c:	b	45228c <warn@@Base+0x45bc>
  451d30:	adrp	x0, 465000 <warn@@Base+0x17330>
  451d34:	add	x0, x0, #0xd90
  451d38:	b	45228c <warn@@Base+0x45bc>
  451d3c:	adrp	x0, 465000 <warn@@Base+0x17330>
  451d40:	add	x0, x0, #0xda8
  451d44:	b	45228c <warn@@Base+0x45bc>
  451d48:	adrp	x0, 465000 <warn@@Base+0x17330>
  451d4c:	add	x0, x0, #0xdb8
  451d50:	b	45228c <warn@@Base+0x45bc>
  451d54:	adrp	x0, 465000 <warn@@Base+0x17330>
  451d58:	add	x0, x0, #0xdd0
  451d5c:	b	45228c <warn@@Base+0x45bc>
  451d60:	adrp	x0, 465000 <warn@@Base+0x17330>
  451d64:	add	x0, x0, #0xde0
  451d68:	b	45228c <warn@@Base+0x45bc>
  451d6c:	adrp	x0, 465000 <warn@@Base+0x17330>
  451d70:	add	x0, x0, #0xdf0
  451d74:	b	45228c <warn@@Base+0x45bc>
  451d78:	adrp	x0, 465000 <warn@@Base+0x17330>
  451d7c:	add	x0, x0, #0xe08
  451d80:	b	45228c <warn@@Base+0x45bc>
  451d84:	adrp	x0, 465000 <warn@@Base+0x17330>
  451d88:	add	x0, x0, #0xe18
  451d8c:	b	45228c <warn@@Base+0x45bc>
  451d90:	adrp	x0, 465000 <warn@@Base+0x17330>
  451d94:	add	x0, x0, #0xe30
  451d98:	b	45228c <warn@@Base+0x45bc>
  451d9c:	adrp	x0, 465000 <warn@@Base+0x17330>
  451da0:	add	x0, x0, #0xe50
  451da4:	b	45228c <warn@@Base+0x45bc>
  451da8:	adrp	x0, 465000 <warn@@Base+0x17330>
  451dac:	add	x0, x0, #0xe70
  451db0:	b	45228c <warn@@Base+0x45bc>
  451db4:	adrp	x0, 465000 <warn@@Base+0x17330>
  451db8:	add	x0, x0, #0xe88
  451dbc:	b	45228c <warn@@Base+0x45bc>
  451dc0:	adrp	x0, 465000 <warn@@Base+0x17330>
  451dc4:	add	x0, x0, #0xea0
  451dc8:	b	45228c <warn@@Base+0x45bc>
  451dcc:	adrp	x0, 465000 <warn@@Base+0x17330>
  451dd0:	add	x0, x0, #0xeb8
  451dd4:	b	45228c <warn@@Base+0x45bc>
  451dd8:	adrp	x0, 465000 <warn@@Base+0x17330>
  451ddc:	add	x0, x0, #0xed0
  451de0:	b	45228c <warn@@Base+0x45bc>
  451de4:	adrp	x0, 465000 <warn@@Base+0x17330>
  451de8:	add	x0, x0, #0xee0
  451dec:	b	45228c <warn@@Base+0x45bc>
  451df0:	adrp	x0, 465000 <warn@@Base+0x17330>
  451df4:	add	x0, x0, #0xef8
  451df8:	b	45228c <warn@@Base+0x45bc>
  451dfc:	adrp	x0, 465000 <warn@@Base+0x17330>
  451e00:	add	x0, x0, #0xf10
  451e04:	b	45228c <warn@@Base+0x45bc>
  451e08:	adrp	x0, 465000 <warn@@Base+0x17330>
  451e0c:	add	x0, x0, #0xf30
  451e10:	b	45228c <warn@@Base+0x45bc>
  451e14:	adrp	x0, 465000 <warn@@Base+0x17330>
  451e18:	add	x0, x0, #0xf50
  451e1c:	b	45228c <warn@@Base+0x45bc>
  451e20:	adrp	x0, 465000 <warn@@Base+0x17330>
  451e24:	add	x0, x0, #0xf68
  451e28:	b	45228c <warn@@Base+0x45bc>
  451e2c:	adrp	x0, 465000 <warn@@Base+0x17330>
  451e30:	add	x0, x0, #0xf78
  451e34:	b	45228c <warn@@Base+0x45bc>
  451e38:	adrp	x0, 465000 <warn@@Base+0x17330>
  451e3c:	add	x0, x0, #0xf88
  451e40:	b	45228c <warn@@Base+0x45bc>
  451e44:	adrp	x0, 465000 <warn@@Base+0x17330>
  451e48:	add	x0, x0, #0xfa0
  451e4c:	b	45228c <warn@@Base+0x45bc>
  451e50:	adrp	x0, 465000 <warn@@Base+0x17330>
  451e54:	add	x0, x0, #0xfb0
  451e58:	b	45228c <warn@@Base+0x45bc>
  451e5c:	adrp	x0, 465000 <warn@@Base+0x17330>
  451e60:	add	x0, x0, #0xfc0
  451e64:	b	45228c <warn@@Base+0x45bc>
  451e68:	adrp	x0, 465000 <warn@@Base+0x17330>
  451e6c:	add	x0, x0, #0xfd8
  451e70:	b	45228c <warn@@Base+0x45bc>
  451e74:	adrp	x0, 465000 <warn@@Base+0x17330>
  451e78:	add	x0, x0, #0xfe8
  451e7c:	b	45228c <warn@@Base+0x45bc>
  451e80:	adrp	x0, 466000 <warn@@Base+0x18330>
  451e84:	add	x0, x0, #0x0
  451e88:	b	45228c <warn@@Base+0x45bc>
  451e8c:	adrp	x0, 466000 <warn@@Base+0x18330>
  451e90:	add	x0, x0, #0x20
  451e94:	b	45228c <warn@@Base+0x45bc>
  451e98:	adrp	x0, 466000 <warn@@Base+0x18330>
  451e9c:	add	x0, x0, #0x38
  451ea0:	b	45228c <warn@@Base+0x45bc>
  451ea4:	adrp	x0, 466000 <warn@@Base+0x18330>
  451ea8:	add	x0, x0, #0x58
  451eac:	b	45228c <warn@@Base+0x45bc>
  451eb0:	adrp	x0, 466000 <warn@@Base+0x18330>
  451eb4:	add	x0, x0, #0x80
  451eb8:	b	45228c <warn@@Base+0x45bc>
  451ebc:	adrp	x0, 466000 <warn@@Base+0x18330>
  451ec0:	add	x0, x0, #0x98
  451ec4:	b	45228c <warn@@Base+0x45bc>
  451ec8:	adrp	x0, 466000 <warn@@Base+0x18330>
  451ecc:	add	x0, x0, #0xb0
  451ed0:	b	45228c <warn@@Base+0x45bc>
  451ed4:	adrp	x0, 466000 <warn@@Base+0x18330>
  451ed8:	add	x0, x0, #0xd0
  451edc:	b	45228c <warn@@Base+0x45bc>
  451ee0:	adrp	x0, 466000 <warn@@Base+0x18330>
  451ee4:	add	x0, x0, #0xe8
  451ee8:	b	45228c <warn@@Base+0x45bc>
  451eec:	adrp	x0, 466000 <warn@@Base+0x18330>
  451ef0:	add	x0, x0, #0x100
  451ef4:	b	45228c <warn@@Base+0x45bc>
  451ef8:	adrp	x0, 466000 <warn@@Base+0x18330>
  451efc:	add	x0, x0, #0x118
  451f00:	b	45228c <warn@@Base+0x45bc>
  451f04:	adrp	x0, 466000 <warn@@Base+0x18330>
  451f08:	add	x0, x0, #0x138
  451f0c:	b	45228c <warn@@Base+0x45bc>
  451f10:	adrp	x0, 466000 <warn@@Base+0x18330>
  451f14:	add	x0, x0, #0x158
  451f18:	b	45228c <warn@@Base+0x45bc>
  451f1c:	adrp	x0, 466000 <warn@@Base+0x18330>
  451f20:	add	x0, x0, #0x170
  451f24:	b	45228c <warn@@Base+0x45bc>
  451f28:	adrp	x0, 466000 <warn@@Base+0x18330>
  451f2c:	add	x0, x0, #0x190
  451f30:	b	45228c <warn@@Base+0x45bc>
  451f34:	adrp	x0, 466000 <warn@@Base+0x18330>
  451f38:	add	x0, x0, #0x1a8
  451f3c:	b	45228c <warn@@Base+0x45bc>
  451f40:	adrp	x0, 466000 <warn@@Base+0x18330>
  451f44:	add	x0, x0, #0x1c8
  451f48:	b	45228c <warn@@Base+0x45bc>
  451f4c:	adrp	x0, 466000 <warn@@Base+0x18330>
  451f50:	add	x0, x0, #0x1e0
  451f54:	b	45228c <warn@@Base+0x45bc>
  451f58:	adrp	x0, 466000 <warn@@Base+0x18330>
  451f5c:	add	x0, x0, #0x200
  451f60:	b	45228c <warn@@Base+0x45bc>
  451f64:	adrp	x0, 466000 <warn@@Base+0x18330>
  451f68:	add	x0, x0, #0x220
  451f6c:	b	45228c <warn@@Base+0x45bc>
  451f70:	adrp	x0, 466000 <warn@@Base+0x18330>
  451f74:	add	x0, x0, #0x248
  451f78:	b	45228c <warn@@Base+0x45bc>
  451f7c:	adrp	x0, 466000 <warn@@Base+0x18330>
  451f80:	add	x0, x0, #0x260
  451f84:	b	45228c <warn@@Base+0x45bc>
  451f88:	adrp	x0, 466000 <warn@@Base+0x18330>
  451f8c:	add	x0, x0, #0x278
  451f90:	b	45228c <warn@@Base+0x45bc>
  451f94:	adrp	x0, 466000 <warn@@Base+0x18330>
  451f98:	add	x0, x0, #0x290
  451f9c:	b	45228c <warn@@Base+0x45bc>
  451fa0:	adrp	x0, 466000 <warn@@Base+0x18330>
  451fa4:	add	x0, x0, #0x2a8
  451fa8:	b	45228c <warn@@Base+0x45bc>
  451fac:	adrp	x0, 466000 <warn@@Base+0x18330>
  451fb0:	add	x0, x0, #0x2c8
  451fb4:	b	45228c <warn@@Base+0x45bc>
  451fb8:	adrp	x0, 466000 <warn@@Base+0x18330>
  451fbc:	add	x0, x0, #0x2e8
  451fc0:	b	45228c <warn@@Base+0x45bc>
  451fc4:	adrp	x0, 466000 <warn@@Base+0x18330>
  451fc8:	add	x0, x0, #0x308
  451fcc:	b	45228c <warn@@Base+0x45bc>
  451fd0:	adrp	x0, 466000 <warn@@Base+0x18330>
  451fd4:	add	x0, x0, #0x328
  451fd8:	b	45228c <warn@@Base+0x45bc>
  451fdc:	adrp	x0, 466000 <warn@@Base+0x18330>
  451fe0:	add	x0, x0, #0x338
  451fe4:	b	45228c <warn@@Base+0x45bc>
  451fe8:	adrp	x0, 466000 <warn@@Base+0x18330>
  451fec:	add	x0, x0, #0x348
  451ff0:	b	45228c <warn@@Base+0x45bc>
  451ff4:	adrp	x0, 466000 <warn@@Base+0x18330>
  451ff8:	add	x0, x0, #0x358
  451ffc:	b	45228c <warn@@Base+0x45bc>
  452000:	adrp	x0, 466000 <warn@@Base+0x18330>
  452004:	add	x0, x0, #0x370
  452008:	b	45228c <warn@@Base+0x45bc>
  45200c:	adrp	x0, 466000 <warn@@Base+0x18330>
  452010:	add	x0, x0, #0x388
  452014:	b	45228c <warn@@Base+0x45bc>
  452018:	adrp	x0, 466000 <warn@@Base+0x18330>
  45201c:	add	x0, x0, #0x398
  452020:	b	45228c <warn@@Base+0x45bc>
  452024:	adrp	x0, 466000 <warn@@Base+0x18330>
  452028:	add	x0, x0, #0x3b0
  45202c:	b	45228c <warn@@Base+0x45bc>
  452030:	adrp	x0, 466000 <warn@@Base+0x18330>
  452034:	add	x0, x0, #0x3c8
  452038:	b	45228c <warn@@Base+0x45bc>
  45203c:	adrp	x0, 466000 <warn@@Base+0x18330>
  452040:	add	x0, x0, #0x3e0
  452044:	b	45228c <warn@@Base+0x45bc>
  452048:	adrp	x0, 466000 <warn@@Base+0x18330>
  45204c:	add	x0, x0, #0x3f8
  452050:	b	45228c <warn@@Base+0x45bc>
  452054:	adrp	x0, 466000 <warn@@Base+0x18330>
  452058:	add	x0, x0, #0x410
  45205c:	b	45228c <warn@@Base+0x45bc>
  452060:	adrp	x0, 466000 <warn@@Base+0x18330>
  452064:	add	x0, x0, #0x430
  452068:	b	45228c <warn@@Base+0x45bc>
  45206c:	adrp	x0, 466000 <warn@@Base+0x18330>
  452070:	add	x0, x0, #0x458
  452074:	b	45228c <warn@@Base+0x45bc>
  452078:	adrp	x0, 466000 <warn@@Base+0x18330>
  45207c:	add	x0, x0, #0x478
  452080:	b	45228c <warn@@Base+0x45bc>
  452084:	adrp	x0, 466000 <warn@@Base+0x18330>
  452088:	add	x0, x0, #0x490
  45208c:	b	45228c <warn@@Base+0x45bc>
  452090:	adrp	x0, 466000 <warn@@Base+0x18330>
  452094:	add	x0, x0, #0x4a8
  452098:	b	45228c <warn@@Base+0x45bc>
  45209c:	adrp	x0, 466000 <warn@@Base+0x18330>
  4520a0:	add	x0, x0, #0x4c8
  4520a4:	b	45228c <warn@@Base+0x45bc>
  4520a8:	adrp	x0, 466000 <warn@@Base+0x18330>
  4520ac:	add	x0, x0, #0x4e8
  4520b0:	b	45228c <warn@@Base+0x45bc>
  4520b4:	adrp	x0, 466000 <warn@@Base+0x18330>
  4520b8:	add	x0, x0, #0x508
  4520bc:	b	45228c <warn@@Base+0x45bc>
  4520c0:	adrp	x0, 466000 <warn@@Base+0x18330>
  4520c4:	add	x0, x0, #0x530
  4520c8:	b	45228c <warn@@Base+0x45bc>
  4520cc:	adrp	x0, 466000 <warn@@Base+0x18330>
  4520d0:	add	x0, x0, #0x548
  4520d4:	b	45228c <warn@@Base+0x45bc>
  4520d8:	adrp	x0, 466000 <warn@@Base+0x18330>
  4520dc:	add	x0, x0, #0x568
  4520e0:	b	45228c <warn@@Base+0x45bc>
  4520e4:	adrp	x0, 466000 <warn@@Base+0x18330>
  4520e8:	add	x0, x0, #0x588
  4520ec:	b	45228c <warn@@Base+0x45bc>
  4520f0:	adrp	x0, 466000 <warn@@Base+0x18330>
  4520f4:	add	x0, x0, #0x5a8
  4520f8:	b	45228c <warn@@Base+0x45bc>
  4520fc:	adrp	x0, 466000 <warn@@Base+0x18330>
  452100:	add	x0, x0, #0x5c0
  452104:	b	45228c <warn@@Base+0x45bc>
  452108:	adrp	x0, 466000 <warn@@Base+0x18330>
  45210c:	add	x0, x0, #0x5d8
  452110:	b	45228c <warn@@Base+0x45bc>
  452114:	adrp	x0, 466000 <warn@@Base+0x18330>
  452118:	add	x0, x0, #0x5f0
  45211c:	b	45228c <warn@@Base+0x45bc>
  452120:	adrp	x0, 466000 <warn@@Base+0x18330>
  452124:	add	x0, x0, #0x608
  452128:	b	45228c <warn@@Base+0x45bc>
  45212c:	adrp	x0, 466000 <warn@@Base+0x18330>
  452130:	add	x0, x0, #0x620
  452134:	b	45228c <warn@@Base+0x45bc>
  452138:	adrp	x0, 466000 <warn@@Base+0x18330>
  45213c:	add	x0, x0, #0x638
  452140:	b	45228c <warn@@Base+0x45bc>
  452144:	adrp	x0, 466000 <warn@@Base+0x18330>
  452148:	add	x0, x0, #0x650
  45214c:	b	45228c <warn@@Base+0x45bc>
  452150:	adrp	x0, 466000 <warn@@Base+0x18330>
  452154:	add	x0, x0, #0x668
  452158:	b	45228c <warn@@Base+0x45bc>
  45215c:	adrp	x0, 466000 <warn@@Base+0x18330>
  452160:	add	x0, x0, #0x680
  452164:	b	45228c <warn@@Base+0x45bc>
  452168:	adrp	x0, 466000 <warn@@Base+0x18330>
  45216c:	add	x0, x0, #0x698
  452170:	b	45228c <warn@@Base+0x45bc>
  452174:	adrp	x0, 466000 <warn@@Base+0x18330>
  452178:	add	x0, x0, #0x6b0
  45217c:	b	45228c <warn@@Base+0x45bc>
  452180:	adrp	x0, 466000 <warn@@Base+0x18330>
  452184:	add	x0, x0, #0x6d0
  452188:	b	45228c <warn@@Base+0x45bc>
  45218c:	adrp	x0, 466000 <warn@@Base+0x18330>
  452190:	add	x0, x0, #0x6f0
  452194:	b	45228c <warn@@Base+0x45bc>
  452198:	adrp	x0, 466000 <warn@@Base+0x18330>
  45219c:	add	x0, x0, #0x710
  4521a0:	b	45228c <warn@@Base+0x45bc>
  4521a4:	adrp	x0, 466000 <warn@@Base+0x18330>
  4521a8:	add	x0, x0, #0x728
  4521ac:	b	45228c <warn@@Base+0x45bc>
  4521b0:	adrp	x0, 466000 <warn@@Base+0x18330>
  4521b4:	add	x0, x0, #0x740
  4521b8:	b	45228c <warn@@Base+0x45bc>
  4521bc:	adrp	x0, 466000 <warn@@Base+0x18330>
  4521c0:	add	x0, x0, #0x750
  4521c4:	b	45228c <warn@@Base+0x45bc>
  4521c8:	adrp	x0, 466000 <warn@@Base+0x18330>
  4521cc:	add	x0, x0, #0x770
  4521d0:	b	45228c <warn@@Base+0x45bc>
  4521d4:	adrp	x0, 466000 <warn@@Base+0x18330>
  4521d8:	add	x0, x0, #0x780
  4521dc:	b	45228c <warn@@Base+0x45bc>
  4521e0:	adrp	x0, 466000 <warn@@Base+0x18330>
  4521e4:	add	x0, x0, #0x798
  4521e8:	b	45228c <warn@@Base+0x45bc>
  4521ec:	adrp	x0, 466000 <warn@@Base+0x18330>
  4521f0:	add	x0, x0, #0x7b0
  4521f4:	b	45228c <warn@@Base+0x45bc>
  4521f8:	adrp	x0, 466000 <warn@@Base+0x18330>
  4521fc:	add	x0, x0, #0x7c8
  452200:	b	45228c <warn@@Base+0x45bc>
  452204:	adrp	x0, 466000 <warn@@Base+0x18330>
  452208:	add	x0, x0, #0x7e0
  45220c:	b	45228c <warn@@Base+0x45bc>
  452210:	adrp	x0, 466000 <warn@@Base+0x18330>
  452214:	add	x0, x0, #0x7f0
  452218:	b	45228c <warn@@Base+0x45bc>
  45221c:	adrp	x0, 466000 <warn@@Base+0x18330>
  452220:	add	x0, x0, #0x808
  452224:	b	45228c <warn@@Base+0x45bc>
  452228:	adrp	x0, 466000 <warn@@Base+0x18330>
  45222c:	add	x0, x0, #0x828
  452230:	b	45228c <warn@@Base+0x45bc>
  452234:	adrp	x0, 466000 <warn@@Base+0x18330>
  452238:	add	x0, x0, #0x848
  45223c:	b	45228c <warn@@Base+0x45bc>
  452240:	adrp	x0, 466000 <warn@@Base+0x18330>
  452244:	add	x0, x0, #0x868
  452248:	b	45228c <warn@@Base+0x45bc>
  45224c:	adrp	x0, 466000 <warn@@Base+0x18330>
  452250:	add	x0, x0, #0x888
  452254:	b	45228c <warn@@Base+0x45bc>
  452258:	adrp	x0, 466000 <warn@@Base+0x18330>
  45225c:	add	x0, x0, #0x8a8
  452260:	b	45228c <warn@@Base+0x45bc>
  452264:	adrp	x0, 466000 <warn@@Base+0x18330>
  452268:	add	x0, x0, #0x8c8
  45226c:	b	45228c <warn@@Base+0x45bc>
  452270:	adrp	x0, 466000 <warn@@Base+0x18330>
  452274:	add	x0, x0, #0x8e8
  452278:	b	45228c <warn@@Base+0x45bc>
  45227c:	adrp	x0, 466000 <warn@@Base+0x18330>
  452280:	add	x0, x0, #0x908
  452284:	b	45228c <warn@@Base+0x45bc>
  452288:	mov	x0, #0x0                   	// #0
  45228c:	add	sp, sp, #0x10
  452290:	ret
  452294:	sub	sp, sp, #0x10
  452298:	str	w0, [sp, #12]
  45229c:	ldr	w0, [sp, #12]
  4522a0:	sub	w0, w0, #0x3
  4522a4:	cmp	w0, #0xfa
  4522a8:	b.hi	452b7c <warn@@Base+0x4eac>  // b.pmore
  4522ac:	adrp	x1, 468000 <warn@@Base+0x1a330>
  4522b0:	add	x1, x1, #0x40
  4522b4:	ldr	w0, [x1, w0, uxtw #2]
  4522b8:	adr	x1, 4522c4 <warn@@Base+0x45f4>
  4522bc:	add	x0, x1, w0, sxtw #2
  4522c0:	br	x0
  4522c4:	adrp	x0, 467000 <warn@@Base+0x19330>
  4522c8:	add	x0, x0, #0x358
  4522cc:	b	452b80 <warn@@Base+0x4eb0>
  4522d0:	adrp	x0, 467000 <warn@@Base+0x19330>
  4522d4:	add	x0, x0, #0x368
  4522d8:	b	452b80 <warn@@Base+0x4eb0>
  4522dc:	adrp	x0, 467000 <warn@@Base+0x19330>
  4522e0:	add	x0, x0, #0x378
  4522e4:	b	452b80 <warn@@Base+0x4eb0>
  4522e8:	adrp	x0, 467000 <warn@@Base+0x19330>
  4522ec:	add	x0, x0, #0x388
  4522f0:	b	452b80 <warn@@Base+0x4eb0>
  4522f4:	adrp	x0, 467000 <warn@@Base+0x19330>
  4522f8:	add	x0, x0, #0x398
  4522fc:	b	452b80 <warn@@Base+0x4eb0>
  452300:	adrp	x0, 467000 <warn@@Base+0x19330>
  452304:	add	x0, x0, #0x3a8
  452308:	b	452b80 <warn@@Base+0x4eb0>
  45230c:	adrp	x0, 467000 <warn@@Base+0x19330>
  452310:	add	x0, x0, #0x3b8
  452314:	b	452b80 <warn@@Base+0x4eb0>
  452318:	adrp	x0, 467000 <warn@@Base+0x19330>
  45231c:	add	x0, x0, #0x3c8
  452320:	b	452b80 <warn@@Base+0x4eb0>
  452324:	adrp	x0, 467000 <warn@@Base+0x19330>
  452328:	add	x0, x0, #0x3d8
  45232c:	b	452b80 <warn@@Base+0x4eb0>
  452330:	adrp	x0, 467000 <warn@@Base+0x19330>
  452334:	add	x0, x0, #0x3e8
  452338:	b	452b80 <warn@@Base+0x4eb0>
  45233c:	adrp	x0, 467000 <warn@@Base+0x19330>
  452340:	add	x0, x0, #0x3f8
  452344:	b	452b80 <warn@@Base+0x4eb0>
  452348:	adrp	x0, 467000 <warn@@Base+0x19330>
  45234c:	add	x0, x0, #0x408
  452350:	b	452b80 <warn@@Base+0x4eb0>
  452354:	adrp	x0, 467000 <warn@@Base+0x19330>
  452358:	add	x0, x0, #0x418
  45235c:	b	452b80 <warn@@Base+0x4eb0>
  452360:	adrp	x0, 467000 <warn@@Base+0x19330>
  452364:	add	x0, x0, #0x428
  452368:	b	452b80 <warn@@Base+0x4eb0>
  45236c:	adrp	x0, 467000 <warn@@Base+0x19330>
  452370:	add	x0, x0, #0x438
  452374:	b	452b80 <warn@@Base+0x4eb0>
  452378:	adrp	x0, 467000 <warn@@Base+0x19330>
  45237c:	add	x0, x0, #0x448
  452380:	b	452b80 <warn@@Base+0x4eb0>
  452384:	adrp	x0, 467000 <warn@@Base+0x19330>
  452388:	add	x0, x0, #0x458
  45238c:	b	452b80 <warn@@Base+0x4eb0>
  452390:	adrp	x0, 467000 <warn@@Base+0x19330>
  452394:	add	x0, x0, #0x468
  452398:	b	452b80 <warn@@Base+0x4eb0>
  45239c:	adrp	x0, 467000 <warn@@Base+0x19330>
  4523a0:	add	x0, x0, #0x478
  4523a4:	b	452b80 <warn@@Base+0x4eb0>
  4523a8:	adrp	x0, 467000 <warn@@Base+0x19330>
  4523ac:	add	x0, x0, #0x488
  4523b0:	b	452b80 <warn@@Base+0x4eb0>
  4523b4:	adrp	x0, 467000 <warn@@Base+0x19330>
  4523b8:	add	x0, x0, #0x498
  4523bc:	b	452b80 <warn@@Base+0x4eb0>
  4523c0:	adrp	x0, 467000 <warn@@Base+0x19330>
  4523c4:	add	x0, x0, #0x4a8
  4523c8:	b	452b80 <warn@@Base+0x4eb0>
  4523cc:	adrp	x0, 467000 <warn@@Base+0x19330>
  4523d0:	add	x0, x0, #0x4b8
  4523d4:	b	452b80 <warn@@Base+0x4eb0>
  4523d8:	adrp	x0, 467000 <warn@@Base+0x19330>
  4523dc:	add	x0, x0, #0x4c8
  4523e0:	b	452b80 <warn@@Base+0x4eb0>
  4523e4:	adrp	x0, 467000 <warn@@Base+0x19330>
  4523e8:	add	x0, x0, #0x4d8
  4523ec:	b	452b80 <warn@@Base+0x4eb0>
  4523f0:	adrp	x0, 467000 <warn@@Base+0x19330>
  4523f4:	add	x0, x0, #0x4e8
  4523f8:	b	452b80 <warn@@Base+0x4eb0>
  4523fc:	adrp	x0, 467000 <warn@@Base+0x19330>
  452400:	add	x0, x0, #0x4f8
  452404:	b	452b80 <warn@@Base+0x4eb0>
  452408:	adrp	x0, 467000 <warn@@Base+0x19330>
  45240c:	add	x0, x0, #0x508
  452410:	b	452b80 <warn@@Base+0x4eb0>
  452414:	adrp	x0, 467000 <warn@@Base+0x19330>
  452418:	add	x0, x0, #0x518
  45241c:	b	452b80 <warn@@Base+0x4eb0>
  452420:	adrp	x0, 467000 <warn@@Base+0x19330>
  452424:	add	x0, x0, #0x528
  452428:	b	452b80 <warn@@Base+0x4eb0>
  45242c:	adrp	x0, 467000 <warn@@Base+0x19330>
  452430:	add	x0, x0, #0x540
  452434:	b	452b80 <warn@@Base+0x4eb0>
  452438:	adrp	x0, 467000 <warn@@Base+0x19330>
  45243c:	add	x0, x0, #0x550
  452440:	b	452b80 <warn@@Base+0x4eb0>
  452444:	adrp	x0, 467000 <warn@@Base+0x19330>
  452448:	add	x0, x0, #0x560
  45244c:	b	452b80 <warn@@Base+0x4eb0>
  452450:	adrp	x0, 467000 <warn@@Base+0x19330>
  452454:	add	x0, x0, #0x570
  452458:	b	452b80 <warn@@Base+0x4eb0>
  45245c:	adrp	x0, 467000 <warn@@Base+0x19330>
  452460:	add	x0, x0, #0x580
  452464:	b	452b80 <warn@@Base+0x4eb0>
  452468:	adrp	x0, 467000 <warn@@Base+0x19330>
  45246c:	add	x0, x0, #0x590
  452470:	b	452b80 <warn@@Base+0x4eb0>
  452474:	adrp	x0, 467000 <warn@@Base+0x19330>
  452478:	add	x0, x0, #0x5a0
  45247c:	b	452b80 <warn@@Base+0x4eb0>
  452480:	adrp	x0, 467000 <warn@@Base+0x19330>
  452484:	add	x0, x0, #0x5b0
  452488:	b	452b80 <warn@@Base+0x4eb0>
  45248c:	adrp	x0, 467000 <warn@@Base+0x19330>
  452490:	add	x0, x0, #0x5c0
  452494:	b	452b80 <warn@@Base+0x4eb0>
  452498:	adrp	x0, 467000 <warn@@Base+0x19330>
  45249c:	add	x0, x0, #0x5d0
  4524a0:	b	452b80 <warn@@Base+0x4eb0>
  4524a4:	adrp	x0, 467000 <warn@@Base+0x19330>
  4524a8:	add	x0, x0, #0x5e0
  4524ac:	b	452b80 <warn@@Base+0x4eb0>
  4524b0:	adrp	x0, 467000 <warn@@Base+0x19330>
  4524b4:	add	x0, x0, #0x5f0
  4524b8:	b	452b80 <warn@@Base+0x4eb0>
  4524bc:	adrp	x0, 467000 <warn@@Base+0x19330>
  4524c0:	add	x0, x0, #0x600
  4524c4:	b	452b80 <warn@@Base+0x4eb0>
  4524c8:	adrp	x0, 467000 <warn@@Base+0x19330>
  4524cc:	add	x0, x0, #0x610
  4524d0:	b	452b80 <warn@@Base+0x4eb0>
  4524d4:	adrp	x0, 467000 <warn@@Base+0x19330>
  4524d8:	add	x0, x0, #0x620
  4524dc:	b	452b80 <warn@@Base+0x4eb0>
  4524e0:	adrp	x0, 467000 <warn@@Base+0x19330>
  4524e4:	add	x0, x0, #0x630
  4524e8:	b	452b80 <warn@@Base+0x4eb0>
  4524ec:	adrp	x0, 467000 <warn@@Base+0x19330>
  4524f0:	add	x0, x0, #0x640
  4524f4:	b	452b80 <warn@@Base+0x4eb0>
  4524f8:	adrp	x0, 467000 <warn@@Base+0x19330>
  4524fc:	add	x0, x0, #0x650
  452500:	b	452b80 <warn@@Base+0x4eb0>
  452504:	adrp	x0, 467000 <warn@@Base+0x19330>
  452508:	add	x0, x0, #0x660
  45250c:	b	452b80 <warn@@Base+0x4eb0>
  452510:	adrp	x0, 467000 <warn@@Base+0x19330>
  452514:	add	x0, x0, #0x670
  452518:	b	452b80 <warn@@Base+0x4eb0>
  45251c:	adrp	x0, 467000 <warn@@Base+0x19330>
  452520:	add	x0, x0, #0x680
  452524:	b	452b80 <warn@@Base+0x4eb0>
  452528:	adrp	x0, 467000 <warn@@Base+0x19330>
  45252c:	add	x0, x0, #0x690
  452530:	b	452b80 <warn@@Base+0x4eb0>
  452534:	adrp	x0, 467000 <warn@@Base+0x19330>
  452538:	add	x0, x0, #0x6a0
  45253c:	b	452b80 <warn@@Base+0x4eb0>
  452540:	adrp	x0, 467000 <warn@@Base+0x19330>
  452544:	add	x0, x0, #0x6b0
  452548:	b	452b80 <warn@@Base+0x4eb0>
  45254c:	adrp	x0, 467000 <warn@@Base+0x19330>
  452550:	add	x0, x0, #0x6c0
  452554:	b	452b80 <warn@@Base+0x4eb0>
  452558:	adrp	x0, 467000 <warn@@Base+0x19330>
  45255c:	add	x0, x0, #0x6d0
  452560:	b	452b80 <warn@@Base+0x4eb0>
  452564:	adrp	x0, 467000 <warn@@Base+0x19330>
  452568:	add	x0, x0, #0x6e0
  45256c:	b	452b80 <warn@@Base+0x4eb0>
  452570:	adrp	x0, 467000 <warn@@Base+0x19330>
  452574:	add	x0, x0, #0x6f0
  452578:	b	452b80 <warn@@Base+0x4eb0>
  45257c:	adrp	x0, 467000 <warn@@Base+0x19330>
  452580:	add	x0, x0, #0x700
  452584:	b	452b80 <warn@@Base+0x4eb0>
  452588:	adrp	x0, 467000 <warn@@Base+0x19330>
  45258c:	add	x0, x0, #0x710
  452590:	b	452b80 <warn@@Base+0x4eb0>
  452594:	adrp	x0, 467000 <warn@@Base+0x19330>
  452598:	add	x0, x0, #0x720
  45259c:	b	452b80 <warn@@Base+0x4eb0>
  4525a0:	adrp	x0, 467000 <warn@@Base+0x19330>
  4525a4:	add	x0, x0, #0x730
  4525a8:	b	452b80 <warn@@Base+0x4eb0>
  4525ac:	adrp	x0, 467000 <warn@@Base+0x19330>
  4525b0:	add	x0, x0, #0x740
  4525b4:	b	452b80 <warn@@Base+0x4eb0>
  4525b8:	adrp	x0, 467000 <warn@@Base+0x19330>
  4525bc:	add	x0, x0, #0x750
  4525c0:	b	452b80 <warn@@Base+0x4eb0>
  4525c4:	adrp	x0, 467000 <warn@@Base+0x19330>
  4525c8:	add	x0, x0, #0x760
  4525cc:	b	452b80 <warn@@Base+0x4eb0>
  4525d0:	adrp	x0, 467000 <warn@@Base+0x19330>
  4525d4:	add	x0, x0, #0x770
  4525d8:	b	452b80 <warn@@Base+0x4eb0>
  4525dc:	adrp	x0, 467000 <warn@@Base+0x19330>
  4525e0:	add	x0, x0, #0x780
  4525e4:	b	452b80 <warn@@Base+0x4eb0>
  4525e8:	adrp	x0, 467000 <warn@@Base+0x19330>
  4525ec:	add	x0, x0, #0x790
  4525f0:	b	452b80 <warn@@Base+0x4eb0>
  4525f4:	adrp	x0, 467000 <warn@@Base+0x19330>
  4525f8:	add	x0, x0, #0x7a0
  4525fc:	b	452b80 <warn@@Base+0x4eb0>
  452600:	adrp	x0, 467000 <warn@@Base+0x19330>
  452604:	add	x0, x0, #0x7b0
  452608:	b	452b80 <warn@@Base+0x4eb0>
  45260c:	adrp	x0, 467000 <warn@@Base+0x19330>
  452610:	add	x0, x0, #0x7c0
  452614:	b	452b80 <warn@@Base+0x4eb0>
  452618:	adrp	x0, 467000 <warn@@Base+0x19330>
  45261c:	add	x0, x0, #0x7d0
  452620:	b	452b80 <warn@@Base+0x4eb0>
  452624:	adrp	x0, 467000 <warn@@Base+0x19330>
  452628:	add	x0, x0, #0x7e0
  45262c:	b	452b80 <warn@@Base+0x4eb0>
  452630:	adrp	x0, 467000 <warn@@Base+0x19330>
  452634:	add	x0, x0, #0x7f0
  452638:	b	452b80 <warn@@Base+0x4eb0>
  45263c:	adrp	x0, 467000 <warn@@Base+0x19330>
  452640:	add	x0, x0, #0x800
  452644:	b	452b80 <warn@@Base+0x4eb0>
  452648:	adrp	x0, 467000 <warn@@Base+0x19330>
  45264c:	add	x0, x0, #0x810
  452650:	b	452b80 <warn@@Base+0x4eb0>
  452654:	adrp	x0, 467000 <warn@@Base+0x19330>
  452658:	add	x0, x0, #0x820
  45265c:	b	452b80 <warn@@Base+0x4eb0>
  452660:	adrp	x0, 467000 <warn@@Base+0x19330>
  452664:	add	x0, x0, #0x830
  452668:	b	452b80 <warn@@Base+0x4eb0>
  45266c:	adrp	x0, 467000 <warn@@Base+0x19330>
  452670:	add	x0, x0, #0x840
  452674:	b	452b80 <warn@@Base+0x4eb0>
  452678:	adrp	x0, 467000 <warn@@Base+0x19330>
  45267c:	add	x0, x0, #0x850
  452680:	b	452b80 <warn@@Base+0x4eb0>
  452684:	adrp	x0, 467000 <warn@@Base+0x19330>
  452688:	add	x0, x0, #0x860
  45268c:	b	452b80 <warn@@Base+0x4eb0>
  452690:	adrp	x0, 467000 <warn@@Base+0x19330>
  452694:	add	x0, x0, #0x870
  452698:	b	452b80 <warn@@Base+0x4eb0>
  45269c:	adrp	x0, 467000 <warn@@Base+0x19330>
  4526a0:	add	x0, x0, #0x880
  4526a4:	b	452b80 <warn@@Base+0x4eb0>
  4526a8:	adrp	x0, 467000 <warn@@Base+0x19330>
  4526ac:	add	x0, x0, #0x890
  4526b0:	b	452b80 <warn@@Base+0x4eb0>
  4526b4:	adrp	x0, 467000 <warn@@Base+0x19330>
  4526b8:	add	x0, x0, #0x8a0
  4526bc:	b	452b80 <warn@@Base+0x4eb0>
  4526c0:	adrp	x0, 467000 <warn@@Base+0x19330>
  4526c4:	add	x0, x0, #0x8b0
  4526c8:	b	452b80 <warn@@Base+0x4eb0>
  4526cc:	adrp	x0, 467000 <warn@@Base+0x19330>
  4526d0:	add	x0, x0, #0x8c0
  4526d4:	b	452b80 <warn@@Base+0x4eb0>
  4526d8:	adrp	x0, 467000 <warn@@Base+0x19330>
  4526dc:	add	x0, x0, #0x8d0
  4526e0:	b	452b80 <warn@@Base+0x4eb0>
  4526e4:	adrp	x0, 467000 <warn@@Base+0x19330>
  4526e8:	add	x0, x0, #0x8e0
  4526ec:	b	452b80 <warn@@Base+0x4eb0>
  4526f0:	adrp	x0, 467000 <warn@@Base+0x19330>
  4526f4:	add	x0, x0, #0x8f0
  4526f8:	b	452b80 <warn@@Base+0x4eb0>
  4526fc:	adrp	x0, 467000 <warn@@Base+0x19330>
  452700:	add	x0, x0, #0x900
  452704:	b	452b80 <warn@@Base+0x4eb0>
  452708:	adrp	x0, 467000 <warn@@Base+0x19330>
  45270c:	add	x0, x0, #0x910
  452710:	b	452b80 <warn@@Base+0x4eb0>
  452714:	adrp	x0, 467000 <warn@@Base+0x19330>
  452718:	add	x0, x0, #0x920
  45271c:	b	452b80 <warn@@Base+0x4eb0>
  452720:	adrp	x0, 467000 <warn@@Base+0x19330>
  452724:	add	x0, x0, #0x930
  452728:	b	452b80 <warn@@Base+0x4eb0>
  45272c:	adrp	x0, 467000 <warn@@Base+0x19330>
  452730:	add	x0, x0, #0x940
  452734:	b	452b80 <warn@@Base+0x4eb0>
  452738:	adrp	x0, 467000 <warn@@Base+0x19330>
  45273c:	add	x0, x0, #0x950
  452740:	b	452b80 <warn@@Base+0x4eb0>
  452744:	adrp	x0, 467000 <warn@@Base+0x19330>
  452748:	add	x0, x0, #0x960
  45274c:	b	452b80 <warn@@Base+0x4eb0>
  452750:	adrp	x0, 467000 <warn@@Base+0x19330>
  452754:	add	x0, x0, #0x970
  452758:	b	452b80 <warn@@Base+0x4eb0>
  45275c:	adrp	x0, 467000 <warn@@Base+0x19330>
  452760:	add	x0, x0, #0x980
  452764:	b	452b80 <warn@@Base+0x4eb0>
  452768:	adrp	x0, 467000 <warn@@Base+0x19330>
  45276c:	add	x0, x0, #0x990
  452770:	b	452b80 <warn@@Base+0x4eb0>
  452774:	adrp	x0, 467000 <warn@@Base+0x19330>
  452778:	add	x0, x0, #0x9a0
  45277c:	b	452b80 <warn@@Base+0x4eb0>
  452780:	adrp	x0, 467000 <warn@@Base+0x19330>
  452784:	add	x0, x0, #0x9b0
  452788:	b	452b80 <warn@@Base+0x4eb0>
  45278c:	adrp	x0, 467000 <warn@@Base+0x19330>
  452790:	add	x0, x0, #0x9c0
  452794:	b	452b80 <warn@@Base+0x4eb0>
  452798:	adrp	x0, 467000 <warn@@Base+0x19330>
  45279c:	add	x0, x0, #0x9d0
  4527a0:	b	452b80 <warn@@Base+0x4eb0>
  4527a4:	adrp	x0, 467000 <warn@@Base+0x19330>
  4527a8:	add	x0, x0, #0x9e0
  4527ac:	b	452b80 <warn@@Base+0x4eb0>
  4527b0:	adrp	x0, 467000 <warn@@Base+0x19330>
  4527b4:	add	x0, x0, #0x9f0
  4527b8:	b	452b80 <warn@@Base+0x4eb0>
  4527bc:	adrp	x0, 467000 <warn@@Base+0x19330>
  4527c0:	add	x0, x0, #0xa00
  4527c4:	b	452b80 <warn@@Base+0x4eb0>
  4527c8:	adrp	x0, 467000 <warn@@Base+0x19330>
  4527cc:	add	x0, x0, #0xa10
  4527d0:	b	452b80 <warn@@Base+0x4eb0>
  4527d4:	adrp	x0, 467000 <warn@@Base+0x19330>
  4527d8:	add	x0, x0, #0xa20
  4527dc:	b	452b80 <warn@@Base+0x4eb0>
  4527e0:	adrp	x0, 467000 <warn@@Base+0x19330>
  4527e4:	add	x0, x0, #0xa30
  4527e8:	b	452b80 <warn@@Base+0x4eb0>
  4527ec:	adrp	x0, 467000 <warn@@Base+0x19330>
  4527f0:	add	x0, x0, #0xa40
  4527f4:	b	452b80 <warn@@Base+0x4eb0>
  4527f8:	adrp	x0, 467000 <warn@@Base+0x19330>
  4527fc:	add	x0, x0, #0xa50
  452800:	b	452b80 <warn@@Base+0x4eb0>
  452804:	adrp	x0, 467000 <warn@@Base+0x19330>
  452808:	add	x0, x0, #0xa60
  45280c:	b	452b80 <warn@@Base+0x4eb0>
  452810:	adrp	x0, 467000 <warn@@Base+0x19330>
  452814:	add	x0, x0, #0xa70
  452818:	b	452b80 <warn@@Base+0x4eb0>
  45281c:	adrp	x0, 467000 <warn@@Base+0x19330>
  452820:	add	x0, x0, #0xa80
  452824:	b	452b80 <warn@@Base+0x4eb0>
  452828:	adrp	x0, 467000 <warn@@Base+0x19330>
  45282c:	add	x0, x0, #0xa90
  452830:	b	452b80 <warn@@Base+0x4eb0>
  452834:	adrp	x0, 467000 <warn@@Base+0x19330>
  452838:	add	x0, x0, #0xaa0
  45283c:	b	452b80 <warn@@Base+0x4eb0>
  452840:	adrp	x0, 467000 <warn@@Base+0x19330>
  452844:	add	x0, x0, #0xab0
  452848:	b	452b80 <warn@@Base+0x4eb0>
  45284c:	adrp	x0, 467000 <warn@@Base+0x19330>
  452850:	add	x0, x0, #0xac0
  452854:	b	452b80 <warn@@Base+0x4eb0>
  452858:	adrp	x0, 467000 <warn@@Base+0x19330>
  45285c:	add	x0, x0, #0xad0
  452860:	b	452b80 <warn@@Base+0x4eb0>
  452864:	adrp	x0, 467000 <warn@@Base+0x19330>
  452868:	add	x0, x0, #0xae0
  45286c:	b	452b80 <warn@@Base+0x4eb0>
  452870:	adrp	x0, 467000 <warn@@Base+0x19330>
  452874:	add	x0, x0, #0xaf0
  452878:	b	452b80 <warn@@Base+0x4eb0>
  45287c:	adrp	x0, 467000 <warn@@Base+0x19330>
  452880:	add	x0, x0, #0xb00
  452884:	b	452b80 <warn@@Base+0x4eb0>
  452888:	adrp	x0, 467000 <warn@@Base+0x19330>
  45288c:	add	x0, x0, #0xb10
  452890:	b	452b80 <warn@@Base+0x4eb0>
  452894:	adrp	x0, 467000 <warn@@Base+0x19330>
  452898:	add	x0, x0, #0xb20
  45289c:	b	452b80 <warn@@Base+0x4eb0>
  4528a0:	adrp	x0, 467000 <warn@@Base+0x19330>
  4528a4:	add	x0, x0, #0xb30
  4528a8:	b	452b80 <warn@@Base+0x4eb0>
  4528ac:	adrp	x0, 467000 <warn@@Base+0x19330>
  4528b0:	add	x0, x0, #0xb40
  4528b4:	b	452b80 <warn@@Base+0x4eb0>
  4528b8:	adrp	x0, 467000 <warn@@Base+0x19330>
  4528bc:	add	x0, x0, #0xb50
  4528c0:	b	452b80 <warn@@Base+0x4eb0>
  4528c4:	adrp	x0, 467000 <warn@@Base+0x19330>
  4528c8:	add	x0, x0, #0xb60
  4528cc:	b	452b80 <warn@@Base+0x4eb0>
  4528d0:	adrp	x0, 467000 <warn@@Base+0x19330>
  4528d4:	add	x0, x0, #0xb70
  4528d8:	b	452b80 <warn@@Base+0x4eb0>
  4528dc:	adrp	x0, 467000 <warn@@Base+0x19330>
  4528e0:	add	x0, x0, #0xb80
  4528e4:	b	452b80 <warn@@Base+0x4eb0>
  4528e8:	adrp	x0, 467000 <warn@@Base+0x19330>
  4528ec:	add	x0, x0, #0xb90
  4528f0:	b	452b80 <warn@@Base+0x4eb0>
  4528f4:	adrp	x0, 467000 <warn@@Base+0x19330>
  4528f8:	add	x0, x0, #0xba0
  4528fc:	b	452b80 <warn@@Base+0x4eb0>
  452900:	adrp	x0, 467000 <warn@@Base+0x19330>
  452904:	add	x0, x0, #0xbb0
  452908:	b	452b80 <warn@@Base+0x4eb0>
  45290c:	adrp	x0, 467000 <warn@@Base+0x19330>
  452910:	add	x0, x0, #0xbc0
  452914:	b	452b80 <warn@@Base+0x4eb0>
  452918:	adrp	x0, 467000 <warn@@Base+0x19330>
  45291c:	add	x0, x0, #0xbd0
  452920:	b	452b80 <warn@@Base+0x4eb0>
  452924:	adrp	x0, 467000 <warn@@Base+0x19330>
  452928:	add	x0, x0, #0xbe0
  45292c:	b	452b80 <warn@@Base+0x4eb0>
  452930:	adrp	x0, 467000 <warn@@Base+0x19330>
  452934:	add	x0, x0, #0xbf0
  452938:	b	452b80 <warn@@Base+0x4eb0>
  45293c:	adrp	x0, 467000 <warn@@Base+0x19330>
  452940:	add	x0, x0, #0xc00
  452944:	b	452b80 <warn@@Base+0x4eb0>
  452948:	adrp	x0, 467000 <warn@@Base+0x19330>
  45294c:	add	x0, x0, #0xc10
  452950:	b	452b80 <warn@@Base+0x4eb0>
  452954:	adrp	x0, 467000 <warn@@Base+0x19330>
  452958:	add	x0, x0, #0xc20
  45295c:	b	452b80 <warn@@Base+0x4eb0>
  452960:	adrp	x0, 467000 <warn@@Base+0x19330>
  452964:	add	x0, x0, #0xc30
  452968:	b	452b80 <warn@@Base+0x4eb0>
  45296c:	adrp	x0, 467000 <warn@@Base+0x19330>
  452970:	add	x0, x0, #0xc40
  452974:	b	452b80 <warn@@Base+0x4eb0>
  452978:	adrp	x0, 467000 <warn@@Base+0x19330>
  45297c:	add	x0, x0, #0xc58
  452980:	b	452b80 <warn@@Base+0x4eb0>
  452984:	adrp	x0, 467000 <warn@@Base+0x19330>
  452988:	add	x0, x0, #0xc70
  45298c:	b	452b80 <warn@@Base+0x4eb0>
  452990:	adrp	x0, 467000 <warn@@Base+0x19330>
  452994:	add	x0, x0, #0xc80
  452998:	b	452b80 <warn@@Base+0x4eb0>
  45299c:	adrp	x0, 467000 <warn@@Base+0x19330>
  4529a0:	add	x0, x0, #0xca0
  4529a4:	b	452b80 <warn@@Base+0x4eb0>
  4529a8:	adrp	x0, 467000 <warn@@Base+0x19330>
  4529ac:	add	x0, x0, #0xcb0
  4529b0:	b	452b80 <warn@@Base+0x4eb0>
  4529b4:	adrp	x0, 467000 <warn@@Base+0x19330>
  4529b8:	add	x0, x0, #0xcc0
  4529bc:	b	452b80 <warn@@Base+0x4eb0>
  4529c0:	adrp	x0, 467000 <warn@@Base+0x19330>
  4529c4:	add	x0, x0, #0xcd0
  4529c8:	b	452b80 <warn@@Base+0x4eb0>
  4529cc:	adrp	x0, 467000 <warn@@Base+0x19330>
  4529d0:	add	x0, x0, #0xce8
  4529d4:	b	452b80 <warn@@Base+0x4eb0>
  4529d8:	adrp	x0, 467000 <warn@@Base+0x19330>
  4529dc:	add	x0, x0, #0xd00
  4529e0:	b	452b80 <warn@@Base+0x4eb0>
  4529e4:	adrp	x0, 467000 <warn@@Base+0x19330>
  4529e8:	add	x0, x0, #0xd10
  4529ec:	b	452b80 <warn@@Base+0x4eb0>
  4529f0:	adrp	x0, 467000 <warn@@Base+0x19330>
  4529f4:	add	x0, x0, #0xd28
  4529f8:	b	452b80 <warn@@Base+0x4eb0>
  4529fc:	adrp	x0, 467000 <warn@@Base+0x19330>
  452a00:	add	x0, x0, #0xd40
  452a04:	b	452b80 <warn@@Base+0x4eb0>
  452a08:	adrp	x0, 467000 <warn@@Base+0x19330>
  452a0c:	add	x0, x0, #0xd58
  452a10:	b	452b80 <warn@@Base+0x4eb0>
  452a14:	adrp	x0, 467000 <warn@@Base+0x19330>
  452a18:	add	x0, x0, #0xd68
  452a1c:	b	452b80 <warn@@Base+0x4eb0>
  452a20:	adrp	x0, 467000 <warn@@Base+0x19330>
  452a24:	add	x0, x0, #0xd78
  452a28:	b	452b80 <warn@@Base+0x4eb0>
  452a2c:	adrp	x0, 467000 <warn@@Base+0x19330>
  452a30:	add	x0, x0, #0xd90
  452a34:	b	452b80 <warn@@Base+0x4eb0>
  452a38:	adrp	x0, 467000 <warn@@Base+0x19330>
  452a3c:	add	x0, x0, #0xda8
  452a40:	b	452b80 <warn@@Base+0x4eb0>
  452a44:	adrp	x0, 467000 <warn@@Base+0x19330>
  452a48:	add	x0, x0, #0xdc0
  452a4c:	b	452b80 <warn@@Base+0x4eb0>
  452a50:	adrp	x0, 467000 <warn@@Base+0x19330>
  452a54:	add	x0, x0, #0xdd8
  452a58:	b	452b80 <warn@@Base+0x4eb0>
  452a5c:	adrp	x0, 467000 <warn@@Base+0x19330>
  452a60:	add	x0, x0, #0xdf0
  452a64:	b	452b80 <warn@@Base+0x4eb0>
  452a68:	adrp	x0, 467000 <warn@@Base+0x19330>
  452a6c:	add	x0, x0, #0xe00
  452a70:	b	452b80 <warn@@Base+0x4eb0>
  452a74:	adrp	x0, 467000 <warn@@Base+0x19330>
  452a78:	add	x0, x0, #0xe18
  452a7c:	b	452b80 <warn@@Base+0x4eb0>
  452a80:	adrp	x0, 467000 <warn@@Base+0x19330>
  452a84:	add	x0, x0, #0xe38
  452a88:	b	452b80 <warn@@Base+0x4eb0>
  452a8c:	adrp	x0, 467000 <warn@@Base+0x19330>
  452a90:	add	x0, x0, #0xe50
  452a94:	b	452b80 <warn@@Base+0x4eb0>
  452a98:	adrp	x0, 467000 <warn@@Base+0x19330>
  452a9c:	add	x0, x0, #0xe68
  452aa0:	b	452b80 <warn@@Base+0x4eb0>
  452aa4:	adrp	x0, 467000 <warn@@Base+0x19330>
  452aa8:	add	x0, x0, #0xe88
  452aac:	b	452b80 <warn@@Base+0x4eb0>
  452ab0:	adrp	x0, 467000 <warn@@Base+0x19330>
  452ab4:	add	x0, x0, #0xea0
  452ab8:	b	452b80 <warn@@Base+0x4eb0>
  452abc:	adrp	x0, 467000 <warn@@Base+0x19330>
  452ac0:	add	x0, x0, #0xeb8
  452ac4:	b	452b80 <warn@@Base+0x4eb0>
  452ac8:	adrp	x0, 467000 <warn@@Base+0x19330>
  452acc:	add	x0, x0, #0xed0
  452ad0:	b	452b80 <warn@@Base+0x4eb0>
  452ad4:	adrp	x0, 467000 <warn@@Base+0x19330>
  452ad8:	add	x0, x0, #0xee8
  452adc:	b	452b80 <warn@@Base+0x4eb0>
  452ae0:	adrp	x0, 467000 <warn@@Base+0x19330>
  452ae4:	add	x0, x0, #0xf00
  452ae8:	b	452b80 <warn@@Base+0x4eb0>
  452aec:	adrp	x0, 467000 <warn@@Base+0x19330>
  452af0:	add	x0, x0, #0xf18
  452af4:	b	452b80 <warn@@Base+0x4eb0>
  452af8:	adrp	x0, 467000 <warn@@Base+0x19330>
  452afc:	add	x0, x0, #0xf30
  452b00:	b	452b80 <warn@@Base+0x4eb0>
  452b04:	adrp	x0, 467000 <warn@@Base+0x19330>
  452b08:	add	x0, x0, #0xf48
  452b0c:	b	452b80 <warn@@Base+0x4eb0>
  452b10:	adrp	x0, 467000 <warn@@Base+0x19330>
  452b14:	add	x0, x0, #0xf60
  452b18:	b	452b80 <warn@@Base+0x4eb0>
  452b1c:	adrp	x0, 467000 <warn@@Base+0x19330>
  452b20:	add	x0, x0, #0xf80
  452b24:	b	452b80 <warn@@Base+0x4eb0>
  452b28:	adrp	x0, 467000 <warn@@Base+0x19330>
  452b2c:	add	x0, x0, #0xf98
  452b30:	b	452b80 <warn@@Base+0x4eb0>
  452b34:	adrp	x0, 467000 <warn@@Base+0x19330>
  452b38:	add	x0, x0, #0xfb0
  452b3c:	b	452b80 <warn@@Base+0x4eb0>
  452b40:	adrp	x0, 467000 <warn@@Base+0x19330>
  452b44:	add	x0, x0, #0xfc8
  452b48:	b	452b80 <warn@@Base+0x4eb0>
  452b4c:	adrp	x0, 467000 <warn@@Base+0x19330>
  452b50:	add	x0, x0, #0xfe0
  452b54:	b	452b80 <warn@@Base+0x4eb0>
  452b58:	adrp	x0, 467000 <warn@@Base+0x19330>
  452b5c:	add	x0, x0, #0xff8
  452b60:	b	452b80 <warn@@Base+0x4eb0>
  452b64:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452b68:	add	x0, x0, #0x8
  452b6c:	b	452b80 <warn@@Base+0x4eb0>
  452b70:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452b74:	add	x0, x0, #0x28
  452b78:	b	452b80 <warn@@Base+0x4eb0>
  452b7c:	mov	x0, #0x0                   	// #0
  452b80:	add	sp, sp, #0x10
  452b84:	ret
  452b88:	sub	sp, sp, #0x10
  452b8c:	str	w0, [sp, #12]
  452b90:	ldr	w0, [sp, #12]
  452b94:	cmp	w0, #0x90
  452b98:	b.hi	452d58 <warn@@Base+0x5088>  // b.pmore
  452b9c:	adrp	x1, 468000 <warn@@Base+0x1a330>
  452ba0:	add	x1, x1, #0x768
  452ba4:	ldr	w0, [x1, w0, uxtw #2]
  452ba8:	adr	x1, 452bb4 <warn@@Base+0x4ee4>
  452bac:	add	x0, x1, w0, sxtw #2
  452bb0:	br	x0
  452bb4:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452bb8:	add	x0, x0, #0x430
  452bbc:	b	452d5c <warn@@Base+0x508c>
  452bc0:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452bc4:	add	x0, x0, #0x440
  452bc8:	b	452d5c <warn@@Base+0x508c>
  452bcc:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452bd0:	add	x0, x0, #0x450
  452bd4:	b	452d5c <warn@@Base+0x508c>
  452bd8:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452bdc:	add	x0, x0, #0x460
  452be0:	b	452d5c <warn@@Base+0x508c>
  452be4:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452be8:	add	x0, x0, #0x478
  452bec:	b	452d5c <warn@@Base+0x508c>
  452bf0:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452bf4:	add	x0, x0, #0x488
  452bf8:	b	452d5c <warn@@Base+0x508c>
  452bfc:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452c00:	add	x0, x0, #0x498
  452c04:	b	452d5c <warn@@Base+0x508c>
  452c08:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452c0c:	add	x0, x0, #0x4b0
  452c10:	b	452d5c <warn@@Base+0x508c>
  452c14:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452c18:	add	x0, x0, #0x4c0
  452c1c:	b	452d5c <warn@@Base+0x508c>
  452c20:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452c24:	add	x0, x0, #0x4d8
  452c28:	b	452d5c <warn@@Base+0x508c>
  452c2c:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452c30:	add	x0, x0, #0x4f0
  452c34:	b	452d5c <warn@@Base+0x508c>
  452c38:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452c3c:	add	x0, x0, #0x508
  452c40:	b	452d5c <warn@@Base+0x508c>
  452c44:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452c48:	add	x0, x0, #0x520
  452c4c:	b	452d5c <warn@@Base+0x508c>
  452c50:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452c54:	add	x0, x0, #0x530
  452c58:	b	452d5c <warn@@Base+0x508c>
  452c5c:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452c60:	add	x0, x0, #0x548
  452c64:	b	452d5c <warn@@Base+0x508c>
  452c68:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452c6c:	add	x0, x0, #0x560
  452c70:	b	452d5c <warn@@Base+0x508c>
  452c74:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452c78:	add	x0, x0, #0x578
  452c7c:	b	452d5c <warn@@Base+0x508c>
  452c80:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452c84:	add	x0, x0, #0x588
  452c88:	b	452d5c <warn@@Base+0x508c>
  452c8c:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452c90:	add	x0, x0, #0x598
  452c94:	b	452d5c <warn@@Base+0x508c>
  452c98:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452c9c:	add	x0, x0, #0x5a8
  452ca0:	b	452d5c <warn@@Base+0x508c>
  452ca4:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452ca8:	add	x0, x0, #0x5c0
  452cac:	b	452d5c <warn@@Base+0x508c>
  452cb0:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452cb4:	add	x0, x0, #0x5e0
  452cb8:	b	452d5c <warn@@Base+0x508c>
  452cbc:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452cc0:	add	x0, x0, #0x5f8
  452cc4:	b	452d5c <warn@@Base+0x508c>
  452cc8:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452ccc:	add	x0, x0, #0x618
  452cd0:	b	452d5c <warn@@Base+0x508c>
  452cd4:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452cd8:	add	x0, x0, #0x630
  452cdc:	b	452d5c <warn@@Base+0x508c>
  452ce0:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452ce4:	add	x0, x0, #0x650
  452ce8:	b	452d5c <warn@@Base+0x508c>
  452cec:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452cf0:	add	x0, x0, #0x670
  452cf4:	b	452d5c <warn@@Base+0x508c>
  452cf8:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452cfc:	add	x0, x0, #0x688
  452d00:	b	452d5c <warn@@Base+0x508c>
  452d04:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452d08:	add	x0, x0, #0x6a0
  452d0c:	b	452d5c <warn@@Base+0x508c>
  452d10:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452d14:	add	x0, x0, #0x6c0
  452d18:	b	452d5c <warn@@Base+0x508c>
  452d1c:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452d20:	add	x0, x0, #0x6d8
  452d24:	b	452d5c <warn@@Base+0x508c>
  452d28:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452d2c:	add	x0, x0, #0x6f0
  452d30:	b	452d5c <warn@@Base+0x508c>
  452d34:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452d38:	add	x0, x0, #0x708
  452d3c:	b	452d5c <warn@@Base+0x508c>
  452d40:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452d44:	add	x0, x0, #0x728
  452d48:	b	452d5c <warn@@Base+0x508c>
  452d4c:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452d50:	add	x0, x0, #0x748
  452d54:	b	452d5c <warn@@Base+0x508c>
  452d58:	mov	x0, #0x0                   	// #0
  452d5c:	add	sp, sp, #0x10
  452d60:	ret
  452d64:	sub	sp, sp, #0x10
  452d68:	str	w0, [sp, #12]
  452d6c:	ldr	w0, [sp, #12]
  452d70:	cmp	w0, #0xc0
  452d74:	b.hi	452f10 <warn@@Base+0x5240>  // b.pmore
  452d78:	adrp	x1, 468000 <warn@@Base+0x1a330>
  452d7c:	add	x1, x1, #0xc9c
  452d80:	ldr	w0, [x1, w0, uxtw #2]
  452d84:	adr	x1, 452d90 <warn@@Base+0x50c0>
  452d88:	add	x0, x1, w0, sxtw #2
  452d8c:	br	x0
  452d90:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452d94:	add	x0, x0, #0x9b0
  452d98:	b	452f14 <warn@@Base+0x5244>
  452d9c:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452da0:	add	x0, x0, #0x9c8
  452da4:	b	452f14 <warn@@Base+0x5244>
  452da8:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452dac:	add	x0, x0, #0x9d8
  452db0:	b	452f14 <warn@@Base+0x5244>
  452db4:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452db8:	add	x0, x0, #0x9e8
  452dbc:	b	452f14 <warn@@Base+0x5244>
  452dc0:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452dc4:	add	x0, x0, #0x9f8
  452dc8:	b	452f14 <warn@@Base+0x5244>
  452dcc:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452dd0:	add	x0, x0, #0xa08
  452dd4:	b	452f14 <warn@@Base+0x5244>
  452dd8:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452ddc:	add	x0, x0, #0xa20
  452de0:	b	452f14 <warn@@Base+0x5244>
  452de4:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452de8:	add	x0, x0, #0xa38
  452dec:	b	452f14 <warn@@Base+0x5244>
  452df0:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452df4:	add	x0, x0, #0xa50
  452df8:	b	452f14 <warn@@Base+0x5244>
  452dfc:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452e00:	add	x0, x0, #0xa68
  452e04:	b	452f14 <warn@@Base+0x5244>
  452e08:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452e0c:	add	x0, x0, #0xa80
  452e10:	b	452f14 <warn@@Base+0x5244>
  452e14:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452e18:	add	x0, x0, #0xa98
  452e1c:	b	452f14 <warn@@Base+0x5244>
  452e20:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452e24:	add	x0, x0, #0xab0
  452e28:	b	452f14 <warn@@Base+0x5244>
  452e2c:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452e30:	add	x0, x0, #0xac0
  452e34:	b	452f14 <warn@@Base+0x5244>
  452e38:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452e3c:	add	x0, x0, #0xad8
  452e40:	b	452f14 <warn@@Base+0x5244>
  452e44:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452e48:	add	x0, x0, #0xaf0
  452e4c:	b	452f14 <warn@@Base+0x5244>
  452e50:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452e54:	add	x0, x0, #0xb00
  452e58:	b	452f14 <warn@@Base+0x5244>
  452e5c:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452e60:	add	x0, x0, #0xb18
  452e64:	b	452f14 <warn@@Base+0x5244>
  452e68:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452e6c:	add	x0, x0, #0xb30
  452e70:	b	452f14 <warn@@Base+0x5244>
  452e74:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452e78:	add	x0, x0, #0xb50
  452e7c:	b	452f14 <warn@@Base+0x5244>
  452e80:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452e84:	add	x0, x0, #0xb68
  452e88:	b	452f14 <warn@@Base+0x5244>
  452e8c:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452e90:	add	x0, x0, #0xb88
  452e94:	b	452f14 <warn@@Base+0x5244>
  452e98:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452e9c:	add	x0, x0, #0xba0
  452ea0:	b	452f14 <warn@@Base+0x5244>
  452ea4:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452ea8:	add	x0, x0, #0xbc0
  452eac:	b	452f14 <warn@@Base+0x5244>
  452eb0:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452eb4:	add	x0, x0, #0xbd8
  452eb8:	b	452f14 <warn@@Base+0x5244>
  452ebc:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452ec0:	add	x0, x0, #0xbf0
  452ec4:	b	452f14 <warn@@Base+0x5244>
  452ec8:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452ecc:	add	x0, x0, #0xc08
  452ed0:	b	452f14 <warn@@Base+0x5244>
  452ed4:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452ed8:	add	x0, x0, #0xc18
  452edc:	b	452f14 <warn@@Base+0x5244>
  452ee0:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452ee4:	add	x0, x0, #0xc28
  452ee8:	b	452f14 <warn@@Base+0x5244>
  452eec:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452ef0:	add	x0, x0, #0xc48
  452ef4:	b	452f14 <warn@@Base+0x5244>
  452ef8:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452efc:	add	x0, x0, #0xc60
  452f00:	b	452f14 <warn@@Base+0x5244>
  452f04:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452f08:	add	x0, x0, #0xc78
  452f0c:	b	452f14 <warn@@Base+0x5244>
  452f10:	mov	x0, #0x0                   	// #0
  452f14:	add	sp, sp, #0x10
  452f18:	ret
  452f1c:	sub	sp, sp, #0x10
  452f20:	str	w0, [sp, #12]
  452f24:	ldr	w1, [sp, #12]
  452f28:	mov	w0, #0x3fff                	// #16383
  452f2c:	cmp	w1, w0
  452f30:	b.eq	45301c <warn@@Base+0x534c>  // b.none
  452f34:	ldr	w1, [sp, #12]
  452f38:	mov	w0, #0x3fff                	// #16383
  452f3c:	cmp	w1, w0
  452f40:	b.hi	453040 <warn@@Base+0x5370>  // b.pmore
  452f44:	ldr	w1, [sp, #12]
  452f48:	mov	w0, #0x2001                	// #8193
  452f4c:	cmp	w1, w0
  452f50:	b.eq	453034 <warn@@Base+0x5364>  // b.none
  452f54:	ldr	w1, [sp, #12]
  452f58:	mov	w0, #0x2001                	// #8193
  452f5c:	cmp	w1, w0
  452f60:	b.hi	453040 <warn@@Base+0x5370>  // b.pmore
  452f64:	ldr	w0, [sp, #12]
  452f68:	cmp	w0, #0x2, lsl #12
  452f6c:	b.eq	453028 <warn@@Base+0x5358>  // b.none
  452f70:	ldr	w0, [sp, #12]
  452f74:	cmp	w0, #0x2, lsl #12
  452f78:	b.hi	453040 <warn@@Base+0x5370>  // b.pmore
  452f7c:	ldr	w0, [sp, #12]
  452f80:	cmp	w0, #0x5
  452f84:	b.eq	453010 <warn@@Base+0x5340>  // b.none
  452f88:	ldr	w0, [sp, #12]
  452f8c:	cmp	w0, #0x5
  452f90:	b.hi	453040 <warn@@Base+0x5370>  // b.pmore
  452f94:	ldr	w0, [sp, #12]
  452f98:	cmp	w0, #0x4
  452f9c:	b.eq	453004 <warn@@Base+0x5334>  // b.none
  452fa0:	ldr	w0, [sp, #12]
  452fa4:	cmp	w0, #0x4
  452fa8:	b.hi	453040 <warn@@Base+0x5370>  // b.pmore
  452fac:	ldr	w0, [sp, #12]
  452fb0:	cmp	w0, #0x3
  452fb4:	b.eq	452ff8 <warn@@Base+0x5328>  // b.none
  452fb8:	ldr	w0, [sp, #12]
  452fbc:	cmp	w0, #0x3
  452fc0:	b.hi	453040 <warn@@Base+0x5370>  // b.pmore
  452fc4:	ldr	w0, [sp, #12]
  452fc8:	cmp	w0, #0x1
  452fcc:	b.eq	452fe0 <warn@@Base+0x5310>  // b.none
  452fd0:	ldr	w0, [sp, #12]
  452fd4:	cmp	w0, #0x2
  452fd8:	b.eq	452fec <warn@@Base+0x531c>  // b.none
  452fdc:	b	453040 <warn@@Base+0x5370>
  452fe0:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452fe4:	add	x0, x0, #0xfa0
  452fe8:	b	453044 <warn@@Base+0x5374>
  452fec:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452ff0:	add	x0, x0, #0xfb8
  452ff4:	b	453044 <warn@@Base+0x5374>
  452ff8:	adrp	x0, 468000 <warn@@Base+0x1a330>
  452ffc:	add	x0, x0, #0xfd0
  453000:	b	453044 <warn@@Base+0x5374>
  453004:	adrp	x0, 468000 <warn@@Base+0x1a330>
  453008:	add	x0, x0, #0xfe8
  45300c:	b	453044 <warn@@Base+0x5374>
  453010:	adrp	x0, 468000 <warn@@Base+0x1a330>
  453014:	add	x0, x0, #0xff8
  453018:	b	453044 <warn@@Base+0x5374>
  45301c:	adrp	x0, 469000 <warn@@Base+0x1b330>
  453020:	add	x0, x0, #0x10
  453024:	b	453044 <warn@@Base+0x5374>
  453028:	adrp	x0, 469000 <warn@@Base+0x1b330>
  45302c:	add	x0, x0, #0x20
  453030:	b	453044 <warn@@Base+0x5374>
  453034:	adrp	x0, 469000 <warn@@Base+0x1b330>
  453038:	add	x0, x0, #0x38
  45303c:	b	453044 <warn@@Base+0x5374>
  453040:	mov	x0, #0x0                   	// #0
  453044:	add	sp, sp, #0x10
  453048:	ret
  45304c:	stp	x29, x30, [sp, #-32]!
  453050:	mov	x29, sp
  453054:	str	x0, [sp, #24]
  453058:	str	x1, [sp, #16]
  45305c:	ldr	x0, [sp, #16]
  453060:	cmp	x0, #0x0
  453064:	b.eq	453070 <warn@@Base+0x53a0>  // b.none
  453068:	ldr	x0, [sp, #16]
  45306c:	b	45309c <warn@@Base+0x53cc>
  453070:	ldr	x0, [sp, #24]
  453074:	cmp	x0, #0x0
  453078:	b.eq	453098 <warn@@Base+0x53c8>  // b.none
  45307c:	mov	w1, #0x7                   	// #7
  453080:	ldr	x0, [sp, #24]
  453084:	bl	403420 <access@plt>
  453088:	cmp	w0, #0x0
  45308c:	b.ne	453098 <warn@@Base+0x53c8>  // b.any
  453090:	ldr	x0, [sp, #24]
  453094:	b	45309c <warn@@Base+0x53cc>
  453098:	mov	x0, #0x0                   	// #0
  45309c:	ldp	x29, x30, [sp], #32
  4530a0:	ret
  4530a4:	stp	x29, x30, [sp, #-48]!
  4530a8:	mov	x29, sp
  4530ac:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4530b0:	add	x0, x0, #0x288
  4530b4:	ldr	x0, [x0]
  4530b8:	cmp	x0, #0x0
  4530bc:	b.ne	4531dc <warn@@Base+0x550c>  // b.any
  4530c0:	str	xzr, [sp, #40]
  4530c4:	adrp	x0, 469000 <warn@@Base+0x1b330>
  4530c8:	add	x0, x0, #0x78
  4530cc:	bl	4037d0 <getenv@plt>
  4530d0:	ldr	x1, [sp, #40]
  4530d4:	bl	45304c <warn@@Base+0x537c>
  4530d8:	str	x0, [sp, #40]
  4530dc:	adrp	x0, 469000 <warn@@Base+0x1b330>
  4530e0:	add	x0, x0, #0x80
  4530e4:	bl	4037d0 <getenv@plt>
  4530e8:	ldr	x1, [sp, #40]
  4530ec:	bl	45304c <warn@@Base+0x537c>
  4530f0:	str	x0, [sp, #40]
  4530f4:	adrp	x0, 469000 <warn@@Base+0x1b330>
  4530f8:	add	x0, x0, #0x88
  4530fc:	bl	4037d0 <getenv@plt>
  453100:	ldr	x1, [sp, #40]
  453104:	bl	45304c <warn@@Base+0x537c>
  453108:	str	x0, [sp, #40]
  45310c:	ldr	x1, [sp, #40]
  453110:	adrp	x0, 469000 <warn@@Base+0x1b330>
  453114:	add	x0, x0, #0x90
  453118:	bl	45304c <warn@@Base+0x537c>
  45311c:	str	x0, [sp, #40]
  453120:	ldr	x1, [sp, #40]
  453124:	adrp	x0, 469000 <warn@@Base+0x1b330>
  453128:	add	x0, x0, #0x68
  45312c:	bl	45304c <warn@@Base+0x537c>
  453130:	str	x0, [sp, #40]
  453134:	ldr	x1, [sp, #40]
  453138:	adrp	x0, 469000 <warn@@Base+0x1b330>
  45313c:	add	x0, x0, #0x58
  453140:	bl	45304c <warn@@Base+0x537c>
  453144:	str	x0, [sp, #40]
  453148:	ldr	x1, [sp, #40]
  45314c:	adrp	x0, 469000 <warn@@Base+0x1b330>
  453150:	add	x0, x0, #0x50
  453154:	bl	45304c <warn@@Base+0x537c>
  453158:	str	x0, [sp, #40]
  45315c:	ldr	x0, [sp, #40]
  453160:	cmp	x0, #0x0
  453164:	b.ne	453174 <warn@@Base+0x54a4>  // b.any
  453168:	adrp	x0, 469000 <warn@@Base+0x1b330>
  45316c:	add	x0, x0, #0x98
  453170:	str	x0, [sp, #40]
  453174:	ldr	x0, [sp, #40]
  453178:	bl	402fd0 <strlen@plt>
  45317c:	str	w0, [sp, #36]
  453180:	ldr	w0, [sp, #36]
  453184:	add	w0, w0, #0x2
  453188:	mov	w0, w0
  45318c:	bl	403290 <xmalloc@plt>
  453190:	str	x0, [sp, #24]
  453194:	ldr	x1, [sp, #40]
  453198:	ldr	x0, [sp, #24]
  45319c:	bl	403610 <strcpy@plt>
  4531a0:	ldr	w0, [sp, #36]
  4531a4:	ldr	x1, [sp, #24]
  4531a8:	add	x0, x1, x0
  4531ac:	mov	w1, #0x2f                  	// #47
  4531b0:	strb	w1, [x0]
  4531b4:	ldr	w0, [sp, #36]
  4531b8:	add	w0, w0, #0x1
  4531bc:	mov	w0, w0
  4531c0:	ldr	x1, [sp, #24]
  4531c4:	add	x0, x1, x0
  4531c8:	strb	wzr, [x0]
  4531cc:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4531d0:	add	x0, x0, #0x288
  4531d4:	ldr	x1, [sp, #24]
  4531d8:	str	x1, [x0]
  4531dc:	adrp	x0, 484000 <_bfd_std_section+0x30d8>
  4531e0:	add	x0, x0, #0x288
  4531e4:	ldr	x0, [x0]
  4531e8:	ldp	x29, x30, [sp], #48
  4531ec:	ret
  4531f0:	stp	x29, x30, [sp, #-96]!
  4531f4:	mov	x29, sp
  4531f8:	str	x19, [sp, #16]
  4531fc:	str	x0, [sp, #40]
  453200:	str	x1, [sp, #32]
  453204:	bl	4530a4 <warn@@Base+0x53d4>
  453208:	str	x0, [sp, #88]
  45320c:	ldr	x0, [sp, #40]
  453210:	cmp	x0, #0x0
  453214:	b.ne	453224 <warn@@Base+0x5554>  // b.any
  453218:	adrp	x0, 469000 <warn@@Base+0x1b330>
  45321c:	add	x0, x0, #0xa0
  453220:	str	x0, [sp, #40]
  453224:	ldr	x0, [sp, #32]
  453228:	cmp	x0, #0x0
  45322c:	b.ne	45323c <warn@@Base+0x556c>  // b.any
  453230:	adrp	x0, 469000 <warn@@Base+0x1b330>
  453234:	add	x0, x0, #0xa8
  453238:	str	x0, [sp, #32]
  45323c:	ldr	x0, [sp, #88]
  453240:	bl	402fd0 <strlen@plt>
  453244:	str	w0, [sp, #84]
  453248:	ldr	x0, [sp, #40]
  45324c:	bl	402fd0 <strlen@plt>
  453250:	str	w0, [sp, #80]
  453254:	ldr	x0, [sp, #32]
  453258:	bl	402fd0 <strlen@plt>
  45325c:	str	w0, [sp, #76]
  453260:	ldrsw	x1, [sp, #84]
  453264:	ldrsw	x0, [sp, #76]
  453268:	add	x1, x1, x0
  45326c:	ldrsw	x0, [sp, #80]
  453270:	add	x0, x1, x0
  453274:	add	x0, x0, #0x7
  453278:	bl	403290 <xmalloc@plt>
  45327c:	str	x0, [sp, #64]
  453280:	ldr	x1, [sp, #88]
  453284:	ldr	x0, [sp, #64]
  453288:	bl	403610 <strcpy@plt>
  45328c:	ldrsw	x0, [sp, #84]
  453290:	ldr	x1, [sp, #64]
  453294:	add	x0, x1, x0
  453298:	ldr	x1, [sp, #40]
  45329c:	bl	403610 <strcpy@plt>
  4532a0:	ldrsw	x1, [sp, #84]
  4532a4:	ldrsw	x0, [sp, #80]
  4532a8:	add	x0, x1, x0
  4532ac:	ldr	x1, [sp, #64]
  4532b0:	add	x2, x1, x0
  4532b4:	adrp	x0, 469000 <warn@@Base+0x1b330>
  4532b8:	add	x1, x0, #0xb0
  4532bc:	mov	x0, x2
  4532c0:	ldr	w2, [x1]
  4532c4:	str	w2, [x0]
  4532c8:	ldur	w1, [x1, #3]
  4532cc:	stur	w1, [x0, #3]
  4532d0:	ldrsw	x1, [sp, #84]
  4532d4:	ldrsw	x0, [sp, #80]
  4532d8:	add	x0, x1, x0
  4532dc:	add	x0, x0, #0x6
  4532e0:	ldr	x1, [sp, #64]
  4532e4:	add	x0, x1, x0
  4532e8:	ldr	x1, [sp, #32]
  4532ec:	bl	403610 <strcpy@plt>
  4532f0:	ldr	w1, [sp, #76]
  4532f4:	ldr	x0, [sp, #64]
  4532f8:	bl	402fa0 <mkstemps@plt>
  4532fc:	str	w0, [sp, #60]
  453300:	ldr	w0, [sp, #60]
  453304:	cmn	w0, #0x1
  453308:	b.ne	453340 <warn@@Base+0x5670>  // b.any
  45330c:	adrp	x0, 47e000 <warn@@Base+0x30330>
  453310:	ldr	x0, [x0, #4032]
  453314:	ldr	x19, [x0]
  453318:	bl	4037b0 <__errno_location@plt>
  45331c:	ldr	w0, [x0]
  453320:	bl	403380 <strerror@plt>
  453324:	mov	x3, x0
  453328:	ldr	x2, [sp, #88]
  45332c:	adrp	x0, 469000 <warn@@Base+0x1b330>
  453330:	add	x1, x0, #0xb8
  453334:	mov	x0, x19
  453338:	bl	403870 <fprintf@plt>
  45333c:	bl	403400 <abort@plt>
  453340:	ldr	w0, [sp, #60]
  453344:	bl	403390 <close@plt>
  453348:	cmp	w0, #0x0
  45334c:	b.eq	453354 <warn@@Base+0x5684>  // b.none
  453350:	bl	403400 <abort@plt>
  453354:	ldr	x0, [sp, #64]
  453358:	ldr	x19, [sp, #16]
  45335c:	ldp	x29, x30, [sp], #96
  453360:	ret
  453364:	stp	x29, x30, [sp, #-32]!
  453368:	mov	x29, sp
  45336c:	str	x0, [sp, #24]
  453370:	ldr	x1, [sp, #24]
  453374:	mov	x0, #0x0                   	// #0
  453378:	bl	4531f0 <warn@@Base+0x5520>
  45337c:	ldp	x29, x30, [sp], #32
  453380:	ret
  453384:	nop
  453388:	stp	x29, x30, [sp, #-64]!
  45338c:	mov	x29, sp
  453390:	stp	x19, x20, [sp, #16]
  453394:	adrp	x20, 47e000 <warn@@Base+0x30330>
  453398:	add	x20, x20, #0xb80
  45339c:	stp	x21, x22, [sp, #32]
  4533a0:	adrp	x21, 47e000 <warn@@Base+0x30330>
  4533a4:	add	x21, x21, #0xb78
  4533a8:	sub	x20, x20, x21
  4533ac:	mov	w22, w0
  4533b0:	stp	x23, x24, [sp, #48]
  4533b4:	mov	x23, x1
  4533b8:	mov	x24, x2
  4533bc:	bl	402f20 <memcpy@plt-0x40>
  4533c0:	cmp	xzr, x20, asr #3
  4533c4:	b.eq	4533f0 <warn@@Base+0x5720>  // b.none
  4533c8:	asr	x20, x20, #3
  4533cc:	mov	x19, #0x0                   	// #0
  4533d0:	ldr	x3, [x21, x19, lsl #3]
  4533d4:	mov	x2, x24
  4533d8:	add	x19, x19, #0x1
  4533dc:	mov	x1, x23
  4533e0:	mov	w0, w22
  4533e4:	blr	x3
  4533e8:	cmp	x20, x19
  4533ec:	b.ne	4533d0 <warn@@Base+0x5700>  // b.any
  4533f0:	ldp	x19, x20, [sp, #16]
  4533f4:	ldp	x21, x22, [sp, #32]
  4533f8:	ldp	x23, x24, [sp, #48]
  4533fc:	ldp	x29, x30, [sp], #64
  453400:	ret
  453404:	nop
  453408:	ret
  45340c:	nop
  453410:	mov	x2, x1
  453414:	mov	x1, x0
  453418:	mov	w0, #0x0                   	// #0
  45341c:	b	4037f0 <__xstat@plt>
  453420:	mov	x2, x1
  453424:	mov	w1, w0
  453428:	mov	w0, #0x0                   	// #0
  45342c:	b	4036b0 <__fxstat@plt>

Disassembly of section .fini:

0000000000453430 <.fini>:
  453430:	stp	x29, x30, [sp, #-16]!
  453434:	mov	x29, sp
  453438:	ldp	x29, x30, [sp], #16
  45343c:	ret
