// -------------------------------------------------------------
// 
// File Name: F:\MyGit_Folder\DRMTS_FunknerSchwarz\behav\Verilog\dsm_l2_sim_deci_cic_HDLgeneration\subFilter.v
// Created: 2026-01-26 17:23:30
// 
// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: subFilter
// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/DCF/Filter/subFilter
// Hierarchy Level: 3
// Model version: 17.86
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module subFilter
          (clk,
           reset,
           enb,
           dinReg2_0_re,
           coefIn_0,
           coefIn_1,
           coefIn_2,
           coefIn_3,
           coefIn_4,
           coefIn_5,
           coefIn_6,
           dinRegVld,
           syncReset,
           dout_1_re,
           doutVld);


  input   clk;
  input   reset;
  input   enb;
  input   signed [15:0] dinReg2_0_re;  // sfix16_En14
  input   signed [15:0] coefIn_0;  // sfix16_En16
  input   signed [15:0] coefIn_1;  // sfix16_En16
  input   signed [15:0] coefIn_2;  // sfix16_En16
  input   signed [15:0] coefIn_3;  // sfix16_En16
  input   signed [15:0] coefIn_4;  // sfix16_En16
  input   signed [15:0] coefIn_5;  // sfix16_En16
  input   signed [15:0] coefIn_6;  // sfix16_En16
  input   dinRegVld;
  input   syncReset;
  output  signed [32:0] dout_1_re;  // sfix33_En30
  output  doutVld;


  reg  [10:0] intdelay_reg;  // ufix1 [11]
  wire vldShift;
  wire vldOutTmp;
  wire signed [32:0] ZERO_OUT;  // sfix33_En30
  wire signed [47:0] addin;  // sfix48_En30
  wire signed [15:0] dinDly2;  // sfix16_En14
  reg signed [15:0] dinPreAdd;  // sfix16_En14
  wire signed [15:0] dinDly2_1;  // sfix16_En14
  wire signed [47:0] tapout;  // sfix48_En30
  wire signed [15:0] dinDly2_2;  // sfix16_En14
  wire signed [47:0] tapout_1;  // sfix48_En30
  wire signed [15:0] dinDly2_3;  // sfix16_En14
  wire signed [47:0] tapout_2;  // sfix48_En30
  wire signed [15:0] dinDly2_4;  // sfix16_En14
  wire signed [47:0] tapout_3;  // sfix48_En30
  wire signed [15:0] dinDly2_5;  // sfix16_En14
  wire signed [47:0] tapout_4;  // sfix48_En30
  wire signed [47:0] tapout_5;  // sfix48_En30
  wire signed [15:0] ZERO;  // sfix16_En14
  wire signed [15:0] dinDly2deadOut;  // sfix16_En14
  wire signed [47:0] tapout_6;  // sfix48_En30
  wire signed [32:0] dout_cast;  // sfix33_En30
  wire signed [32:0] muxOut;  // sfix33_En30
  reg signed [32:0] dout_1_re_1;  // sfix33_En30
  reg  doutVld_1;


  always @(posedge clk or posedge reset)
    begin : intdelay_process
      if (reset == 1'b1) begin
        intdelay_reg <= {11{1'b0}};
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            intdelay_reg <= {11{1'b0}};
          end
          else begin
            if (dinRegVld) begin
              intdelay_reg[0] <= dinRegVld;
              intdelay_reg[32'sd10:32'sd1] <= intdelay_reg[32'sd9:32'sd0];
            end
          end
        end
      end
    end

  assign vldShift = intdelay_reg[10];

  assign vldOutTmp = dinRegVld & vldShift;

  assign ZERO_OUT = 33'sh000000000;

  assign addin = 48'sh000000000000;

  always @(posedge clk or posedge reset)
    begin : intdelay_1_process
      if (reset == 1'b1) begin
        dinPreAdd <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            dinPreAdd <= 16'sb0000000000000000;
          end
          else begin
            if (dinRegVld) begin
              dinPreAdd <= dinDly2;
            end
          end
        end
      end
    end

  FilterTapSystolicPreAddWvlIn u_FilterTap_1 (.clk(clk),
                                              .reset(reset),
                                              .enb(enb),
                                              .dinReg2_0_re(dinReg2_0_re),  // sfix16_En14
                                              .dinPreAdd(dinPreAdd),  // sfix16_En14
                                              .coefIn_0(coefIn_0),  // sfix16_En16
                                              .addin(addin),  // sfix48_En30
                                              .dinRegVld(dinRegVld),
                                              .syncReset(syncReset),
                                              .dinDly2(dinDly2_1),  // sfix16_En14
                                              .tapout(tapout)  // sfix48_En30
                                              );

  FilterTapSystolicPreAddWvlIn u_FilterTap_2 (.clk(clk),
                                              .reset(reset),
                                              .enb(enb),
                                              .dinReg2_0_re(dinDly2_1),  // sfix16_En14
                                              .dinPreAdd(dinPreAdd),  // sfix16_En14
                                              .coefIn_0(coefIn_1),  // sfix16_En16
                                              .addin(tapout),  // sfix48_En30
                                              .dinRegVld(dinRegVld),
                                              .syncReset(syncReset),
                                              .dinDly2(dinDly2_2),  // sfix16_En14
                                              .tapout(tapout_1)  // sfix48_En30
                                              );

  FilterTapSystolicPreAddWvlIn u_FilterTap_3 (.clk(clk),
                                              .reset(reset),
                                              .enb(enb),
                                              .dinReg2_0_re(dinDly2_2),  // sfix16_En14
                                              .dinPreAdd(dinPreAdd),  // sfix16_En14
                                              .coefIn_0(coefIn_2),  // sfix16_En16
                                              .addin(tapout_1),  // sfix48_En30
                                              .dinRegVld(dinRegVld),
                                              .syncReset(syncReset),
                                              .dinDly2(dinDly2_3),  // sfix16_En14
                                              .tapout(tapout_2)  // sfix48_En30
                                              );

  FilterTapSystolicPreAddWvlIn u_FilterTap_4 (.clk(clk),
                                              .reset(reset),
                                              .enb(enb),
                                              .dinReg2_0_re(dinDly2_3),  // sfix16_En14
                                              .dinPreAdd(dinPreAdd),  // sfix16_En14
                                              .coefIn_0(coefIn_3),  // sfix16_En16
                                              .addin(tapout_2),  // sfix48_En30
                                              .dinRegVld(dinRegVld),
                                              .syncReset(syncReset),
                                              .dinDly2(dinDly2_4),  // sfix16_En14
                                              .tapout(tapout_3)  // sfix48_En30
                                              );

  FilterTapSystolicPreAddWvlIn u_FilterTap_5 (.clk(clk),
                                              .reset(reset),
                                              .enb(enb),
                                              .dinReg2_0_re(dinDly2_4),  // sfix16_En14
                                              .dinPreAdd(dinPreAdd),  // sfix16_En14
                                              .coefIn_0(coefIn_4),  // sfix16_En16
                                              .addin(tapout_3),  // sfix48_En30
                                              .dinRegVld(dinRegVld),
                                              .syncReset(syncReset),
                                              .dinDly2(dinDly2_5),  // sfix16_En14
                                              .tapout(tapout_4)  // sfix48_En30
                                              );

  FilterTapSystolicPreAddWvlIn u_FilterTap_6 (.clk(clk),
                                              .reset(reset),
                                              .enb(enb),
                                              .dinReg2_0_re(dinDly2_5),  // sfix16_En14
                                              .dinPreAdd(dinPreAdd),  // sfix16_En14
                                              .coefIn_0(coefIn_5),  // sfix16_En16
                                              .addin(tapout_4),  // sfix48_En30
                                              .dinRegVld(dinRegVld),
                                              .syncReset(syncReset),
                                              .dinDly2(dinDly2),  // sfix16_En14
                                              .tapout(tapout_5)  // sfix48_En30
                                              );

  assign ZERO = 16'sb0000000000000000;

  FilterTapSystolicPreAddWvlIn u_FilterTap_7 (.clk(clk),
                                              .reset(reset),
                                              .enb(enb),
                                              .dinReg2_0_re(dinDly2),  // sfix16_En14
                                              .dinPreAdd(ZERO),  // sfix16_En14
                                              .coefIn_0(coefIn_6),  // sfix16_En16
                                              .addin(tapout_5),  // sfix48_En30
                                              .dinRegVld(dinRegVld),
                                              .syncReset(syncReset),
                                              .dinDly2(dinDly2deadOut),  // sfix16_En14
                                              .tapout(tapout_6)  // sfix48_En30
                                              );

  assign dout_cast = tapout_6[32:0];

  assign muxOut = (vldOutTmp == 1'b0 ? ZERO_OUT :
              dout_cast);

  always @(posedge clk or posedge reset)
    begin : intdelay_2_process
      if (reset == 1'b1) begin
        dout_1_re_1 <= 33'sh000000000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            dout_1_re_1 <= 33'sh000000000;
          end
          else begin
            dout_1_re_1 <= muxOut;
          end
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : intdelay_3_process
      if (reset == 1'b1) begin
        doutVld_1 <= 1'b0;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            doutVld_1 <= 1'b0;
          end
          else begin
            doutVld_1 <= vldOutTmp;
          end
        end
      end
    end

  assign dout_1_re = dout_1_re_1;

  assign doutVld = doutVld_1;

endmodule  // subFilter

