attribute \generator "rust-hdl"
attribute \src "$FILE:$LINE-15.9"
module \top
  attribute \src "$FILE:$LINE-15.9"
  wire width 1 input 0 \io.cd.clk
  attribute \src "$FILE:$LINE-15.9"
  wire width 1 input 1 \io.cd.rst
  attribute \src "$FILE:$LINE-15.9"
  wire width 1 input 2 \io.input.a
  attribute \src "$FILE:$LINE-15.9"
  wire width 8 input 3 \io.input.b[0]
  attribute \src "$FILE:$LINE-15.9"
  wire width 8 input 4 \io.input.b[1]
  attribute \src "$FILE:$LINE-15.9"
  wire width 8 input 5 \io.input.b[2]
  attribute \src "$FILE:$LINE-15.9"
  wire width 1 output 6 \io.wire_output.a
  attribute \src "$FILE:$LINE-15.9"
  wire width 8 output 7 \io.wire_output.b[0]
  attribute \src "$FILE:$LINE-15.9"
  wire width 8 output 8 \io.wire_output.b[1]
  attribute \src "$FILE:$LINE-15.9"
  wire width 8 output 9 \io.wire_output.b[2]
  attribute \src "$FILE:$LINE-15.9"
  wire width 1 output 10 \io.reg_output.a
  attribute \src "$FILE:$LINE-15.9"
  wire width 8 output 11 \io.reg_output.b[0]
  attribute \src "$FILE:$LINE-15.9"
  wire width 8 output 12 \io.reg_output.b[1]
  attribute \src "$FILE:$LINE-15.9"
  wire width 8 output 13 \io.reg_output.b[2]
  wire width 1 \submodule.io.wire_output.a
  wire width 8 \submodule.io.wire_output.b[0]
  wire width 8 \submodule.io.wire_output.b[1]
  wire width 8 \submodule.io.wire_output.b[2]
  connect \io.wire_output.a \submodule.io.wire_output.a
  connect \io.wire_output.b[0] \submodule.io.wire_output.b[0]
  connect \io.wire_output.b[1] \submodule.io.wire_output.b[1]
  connect \io.wire_output.b[2] \submodule.io.wire_output.b[2]
  wire width 1 \submodule.io.reg_output.a
  wire width 8 \submodule.io.reg_output.b[0]
  wire width 8 \submodule.io.reg_output.b[1]
  wire width 8 \submodule.io.reg_output.b[2]
  connect \io.reg_output.a \submodule.io.reg_output.a
  connect \io.reg_output.b[0] \submodule.io.reg_output.b[0]
  connect \io.reg_output.b[1] \submodule.io.reg_output.b[1]
  connect \io.reg_output.b[2] \submodule.io.reg_output.b[2]
  attribute \src "$FILE:$LINE-14.9"
  cell \top.submodule \submodule
    connect \io.cd.clk \io.cd.clk
    connect \io.cd.rst \io.cd.rst
    connect \io.input.a \io.input.a
    connect \io.input.b[0] \io.input.b[0]
    connect \io.input.b[1] \io.input.b[1]
    connect \io.input.b[2] \io.input.b[2]
    connect \io.wire_output.a \submodule.io.wire_output.a
    connect \io.wire_output.b[0] \submodule.io.wire_output.b[0]
    connect \io.wire_output.b[1] \submodule.io.wire_output.b[1]
    connect \io.wire_output.b[2] \submodule.io.wire_output.b[2]
    connect \io.reg_output.a \submodule.io.reg_output.a
    connect \io.reg_output.b[0] \submodule.io.reg_output.b[0]
    connect \io.reg_output.b[1] \submodule.io.reg_output.b[1]
    connect \io.reg_output.b[2] \submodule.io.reg_output.b[2]
  end
end
attribute \generator "rust-hdl"
attribute \src "$FILE:$LINE-14.9"
module \top.submodule
  attribute \src "$FILE:$LINE-14.9"
  wire width 1 input 0 \io.cd.clk
  attribute \src "$FILE:$LINE-14.9"
  wire width 1 input 1 \io.cd.rst
  attribute \src "$FILE:$LINE-14.9"
  wire width 1 input 2 \io.input.a
  attribute \src "$FILE:$LINE-14.9"
  wire width 8 input 3 \io.input.b[0]
  attribute \src "$FILE:$LINE-14.9"
  wire width 8 input 4 \io.input.b[1]
  attribute \src "$FILE:$LINE-14.9"
  wire width 8 input 5 \io.input.b[2]
  attribute \src "$FILE:$LINE-14.9"
  wire width 1 output 6 \io.wire_output.a
  attribute \src "$FILE:$LINE-14.9"
  wire width 8 output 7 \io.wire_output.b[0]
  attribute \src "$FILE:$LINE-14.9"
  wire width 8 output 8 \io.wire_output.b[1]
  attribute \src "$FILE:$LINE-14.9"
  wire width 8 output 9 \io.wire_output.b[2]
  attribute \src "$FILE:$LINE-14.9"
  wire width 1 output 10 \io.reg_output.a
  attribute \src "$FILE:$LINE-14.9"
  wire width 8 output 11 \io.reg_output.b[0]
  attribute \src "$FILE:$LINE-14.9"
  wire width 8 output 12 \io.reg_output.b[1]
  attribute \src "$FILE:$LINE-14.9"
  wire width 8 output 13 \io.reg_output.b[2]
  attribute \src "$FILE:$LINE-7.9"
  wire width 1 \wire.a
  attribute \src "$FILE:$LINE-7.9"
  wire width 8 \wire.b[0]
  attribute \src "$FILE:$LINE-7.9"
  wire width 8 \wire.b[1]
  attribute \src "$FILE:$LINE-7.9"
  wire width 8 \wire.b[2]
  connect \io.wire_output.a \wire.a
  connect \io.wire_output.b[0] \wire.b[0]
  connect \io.wire_output.b[1] \wire.b[1]
  connect \io.wire_output.b[2] \wire.b[2]
  attribute \src "$FILE:$LINE-4.9"
  wire width 1 \reg.a
  attribute \src "$FILE:$LINE-4.9"
  wire width 8 \reg.b[0]
  attribute \src "$FILE:$LINE-4.9"
  wire width 8 \reg.b[1]
  attribute \src "$FILE:$LINE-4.9"
  wire width 8 \reg.b[2]
  connect \io.reg_output.a \reg.a
  connect \io.reg_output.b[0] \reg.b[0]
  connect \io.reg_output.b[1] \reg.b[1]
  connect \io.reg_output.b[2] \reg.b[2]
  connect \wire.a \io.input.a
  connect \wire.b[0] \io.input.b[0]
  connect \wire.b[1] \io.input.b[1]
  connect \wire.b[2] \io.input.b[2]
  wire width 1 $0
  connect $0 1'0
  wire width 8 $1
  connect $1 8'00000000
  wire width 1 $2
  cell $mux $3
    parameter \WIDTH 1
    connect \S \io.cd.rst
    connect \A \io.input.a
    connect \B $0
    connect \Y $2
  end
  wire width 8 $4
  cell $mux $5
    parameter \WIDTH 8
    connect \S \io.cd.rst
    connect \A \io.input.b[0]
    connect \B $1
    connect \Y $4
  end
  wire width 8 $6
  cell $mux $7
    parameter \WIDTH 8
    connect \S \io.cd.rst
    connect \A \io.input.b[1]
    connect \B $1
    connect \Y $6
  end
  wire width 8 $8
  cell $mux $9
    parameter \WIDTH 8
    connect \S \io.cd.rst
    connect \A \io.input.b[2]
    connect \B $1
    connect \Y $8
  end
  attribute \src "$FILE:$LINE-4.9"
  cell $dff \reg.a#2
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \CLK \io.cd.clk
    connect \D $2
    connect \Q \reg.a
  end
  attribute \src "$FILE:$LINE-4.9"
  cell $dff \reg.b[0]#2
    parameter \WIDTH 8
    parameter \CLK_POLARITY 1'1
    connect \CLK \io.cd.clk
    connect \D $4
    connect \Q \reg.b[0]
  end
  attribute \src "$FILE:$LINE-4.9"
  cell $dff \reg.b[1]#2
    parameter \WIDTH 8
    parameter \CLK_POLARITY 1'1
    connect \CLK \io.cd.clk
    connect \D $6
    connect \Q \reg.b[1]
  end
  attribute \src "$FILE:$LINE-4.9"
  cell $dff \reg.b[2]#2
    parameter \WIDTH 8
    parameter \CLK_POLARITY 1'1
    connect \CLK \io.cd.clk
    connect \D $8
    connect \Q \reg.b[2]
  end
end
