Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/fadder/fadder.srcs/sources_1/new/hadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hadder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/fadder/fadder.srcs/sim_1/new/tb_hadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hadder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/fadder/fadder.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
