
StepMeas_BTL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000220  08000000  08000000  00001000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002fd8  08000220  08000220  00001220  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080031f8  080031f8  000041f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003238  08003238  000050cc  2**0
                  CONTENTS
  4 .ARM          00000008  08003238  08003238  00004238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003240  08003240  000050cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003240  08003240  00004240  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003244  08003244  00004244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  200000c0  08003248  000050c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c4  200000cc  08003254  000050cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000390  08003254  00005390  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000050cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d3f7  00000000  00000000  000050fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000042a9  00000000  00000000  000224f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000e285  00000000  00000000  0002679c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001600  00000000  00000000  00034a28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010cb  00000000  00000000  00036028  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026720  00000000  00000000  000370f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000288af  00000000  00000000  0005d813  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e288c  00000000  00000000  000860c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0016894e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003c58  00000000  00000000  00168994  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007f  00000000  00000000  0016c5ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000220 <__do_global_dtors_aux>:
 8000220:	b510      	push	{r4, lr}
 8000222:	4c05      	ldr	r4, [pc, #20]	@ (8000238 <__do_global_dtors_aux+0x18>)
 8000224:	7823      	ldrb	r3, [r4, #0]
 8000226:	b933      	cbnz	r3, 8000236 <__do_global_dtors_aux+0x16>
 8000228:	4b04      	ldr	r3, [pc, #16]	@ (800023c <__do_global_dtors_aux+0x1c>)
 800022a:	b113      	cbz	r3, 8000232 <__do_global_dtors_aux+0x12>
 800022c:	4804      	ldr	r0, [pc, #16]	@ (8000240 <__do_global_dtors_aux+0x20>)
 800022e:	f3af 8000 	nop.w
 8000232:	2301      	movs	r3, #1
 8000234:	7023      	strb	r3, [r4, #0]
 8000236:	bd10      	pop	{r4, pc}
 8000238:	200000cc 	.word	0x200000cc
 800023c:	00000000 	.word	0x00000000
 8000240:	080031e0 	.word	0x080031e0

08000244 <frame_dummy>:
 8000244:	b508      	push	{r3, lr}
 8000246:	4b03      	ldr	r3, [pc, #12]	@ (8000254 <frame_dummy+0x10>)
 8000248:	b11b      	cbz	r3, 8000252 <frame_dummy+0xe>
 800024a:	4903      	ldr	r1, [pc, #12]	@ (8000258 <frame_dummy+0x14>)
 800024c:	4803      	ldr	r0, [pc, #12]	@ (800025c <frame_dummy+0x18>)
 800024e:	f3af 8000 	nop.w
 8000252:	bd08      	pop	{r3, pc}
 8000254:	00000000 	.word	0x00000000
 8000258:	200000d0 	.word	0x200000d0
 800025c:	080031e0 	.word	0x080031e0

08000260 <__aeabi_uldivmod>:
 8000260:	b953      	cbnz	r3, 8000278 <__aeabi_uldivmod+0x18>
 8000262:	b94a      	cbnz	r2, 8000278 <__aeabi_uldivmod+0x18>
 8000264:	2900      	cmp	r1, #0
 8000266:	bf08      	it	eq
 8000268:	2800      	cmpeq	r0, #0
 800026a:	bf1c      	itt	ne
 800026c:	f04f 31ff 	movne.w	r1, #4294967295
 8000270:	f04f 30ff 	movne.w	r0, #4294967295
 8000274:	f000 b96a 	b.w	800054c <__aeabi_idiv0>
 8000278:	f1ad 0c08 	sub.w	ip, sp, #8
 800027c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000280:	f000 f806 	bl	8000290 <__udivmoddi4>
 8000284:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000288:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800028c:	b004      	add	sp, #16
 800028e:	4770      	bx	lr

08000290 <__udivmoddi4>:
 8000290:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000294:	9d08      	ldr	r5, [sp, #32]
 8000296:	460c      	mov	r4, r1
 8000298:	2b00      	cmp	r3, #0
 800029a:	d14e      	bne.n	800033a <__udivmoddi4+0xaa>
 800029c:	4694      	mov	ip, r2
 800029e:	458c      	cmp	ip, r1
 80002a0:	4686      	mov	lr, r0
 80002a2:	fab2 f282 	clz	r2, r2
 80002a6:	d962      	bls.n	800036e <__udivmoddi4+0xde>
 80002a8:	b14a      	cbz	r2, 80002be <__udivmoddi4+0x2e>
 80002aa:	f1c2 0320 	rsb	r3, r2, #32
 80002ae:	4091      	lsls	r1, r2
 80002b0:	fa20 f303 	lsr.w	r3, r0, r3
 80002b4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002b8:	4319      	orrs	r1, r3
 80002ba:	fa00 fe02 	lsl.w	lr, r0, r2
 80002be:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002c2:	fa1f f68c 	uxth.w	r6, ip
 80002c6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ca:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ce:	fb07 1114 	mls	r1, r7, r4, r1
 80002d2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002d6:	fb04 f106 	mul.w	r1, r4, r6
 80002da:	4299      	cmp	r1, r3
 80002dc:	d90a      	bls.n	80002f4 <__udivmoddi4+0x64>
 80002de:	eb1c 0303 	adds.w	r3, ip, r3
 80002e2:	f104 30ff 	add.w	r0, r4, #4294967295
 80002e6:	f080 8112 	bcs.w	800050e <__udivmoddi4+0x27e>
 80002ea:	4299      	cmp	r1, r3
 80002ec:	f240 810f 	bls.w	800050e <__udivmoddi4+0x27e>
 80002f0:	3c02      	subs	r4, #2
 80002f2:	4463      	add	r3, ip
 80002f4:	1a59      	subs	r1, r3, r1
 80002f6:	fa1f f38e 	uxth.w	r3, lr
 80002fa:	fbb1 f0f7 	udiv	r0, r1, r7
 80002fe:	fb07 1110 	mls	r1, r7, r0, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb00 f606 	mul.w	r6, r0, r6
 800030a:	429e      	cmp	r6, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x94>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f100 31ff 	add.w	r1, r0, #4294967295
 8000316:	f080 80fc 	bcs.w	8000512 <__udivmoddi4+0x282>
 800031a:	429e      	cmp	r6, r3
 800031c:	f240 80f9 	bls.w	8000512 <__udivmoddi4+0x282>
 8000320:	4463      	add	r3, ip
 8000322:	3802      	subs	r0, #2
 8000324:	1b9b      	subs	r3, r3, r6
 8000326:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800032a:	2100      	movs	r1, #0
 800032c:	b11d      	cbz	r5, 8000336 <__udivmoddi4+0xa6>
 800032e:	40d3      	lsrs	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	e9c5 3200 	strd	r3, r2, [r5]
 8000336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033a:	428b      	cmp	r3, r1
 800033c:	d905      	bls.n	800034a <__udivmoddi4+0xba>
 800033e:	b10d      	cbz	r5, 8000344 <__udivmoddi4+0xb4>
 8000340:	e9c5 0100 	strd	r0, r1, [r5]
 8000344:	2100      	movs	r1, #0
 8000346:	4608      	mov	r0, r1
 8000348:	e7f5      	b.n	8000336 <__udivmoddi4+0xa6>
 800034a:	fab3 f183 	clz	r1, r3
 800034e:	2900      	cmp	r1, #0
 8000350:	d146      	bne.n	80003e0 <__udivmoddi4+0x150>
 8000352:	42a3      	cmp	r3, r4
 8000354:	d302      	bcc.n	800035c <__udivmoddi4+0xcc>
 8000356:	4290      	cmp	r0, r2
 8000358:	f0c0 80f0 	bcc.w	800053c <__udivmoddi4+0x2ac>
 800035c:	1a86      	subs	r6, r0, r2
 800035e:	eb64 0303 	sbc.w	r3, r4, r3
 8000362:	2001      	movs	r0, #1
 8000364:	2d00      	cmp	r5, #0
 8000366:	d0e6      	beq.n	8000336 <__udivmoddi4+0xa6>
 8000368:	e9c5 6300 	strd	r6, r3, [r5]
 800036c:	e7e3      	b.n	8000336 <__udivmoddi4+0xa6>
 800036e:	2a00      	cmp	r2, #0
 8000370:	f040 8090 	bne.w	8000494 <__udivmoddi4+0x204>
 8000374:	eba1 040c 	sub.w	r4, r1, ip
 8000378:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800037c:	fa1f f78c 	uxth.w	r7, ip
 8000380:	2101      	movs	r1, #1
 8000382:	fbb4 f6f8 	udiv	r6, r4, r8
 8000386:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800038a:	fb08 4416 	mls	r4, r8, r6, r4
 800038e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000392:	fb07 f006 	mul.w	r0, r7, r6
 8000396:	4298      	cmp	r0, r3
 8000398:	d908      	bls.n	80003ac <__udivmoddi4+0x11c>
 800039a:	eb1c 0303 	adds.w	r3, ip, r3
 800039e:	f106 34ff 	add.w	r4, r6, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x11a>
 80003a4:	4298      	cmp	r0, r3
 80003a6:	f200 80cd 	bhi.w	8000544 <__udivmoddi4+0x2b4>
 80003aa:	4626      	mov	r6, r4
 80003ac:	1a1c      	subs	r4, r3, r0
 80003ae:	fa1f f38e 	uxth.w	r3, lr
 80003b2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003b6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ba:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003be:	fb00 f707 	mul.w	r7, r0, r7
 80003c2:	429f      	cmp	r7, r3
 80003c4:	d908      	bls.n	80003d8 <__udivmoddi4+0x148>
 80003c6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ca:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ce:	d202      	bcs.n	80003d6 <__udivmoddi4+0x146>
 80003d0:	429f      	cmp	r7, r3
 80003d2:	f200 80b0 	bhi.w	8000536 <__udivmoddi4+0x2a6>
 80003d6:	4620      	mov	r0, r4
 80003d8:	1bdb      	subs	r3, r3, r7
 80003da:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003de:	e7a5      	b.n	800032c <__udivmoddi4+0x9c>
 80003e0:	f1c1 0620 	rsb	r6, r1, #32
 80003e4:	408b      	lsls	r3, r1
 80003e6:	fa22 f706 	lsr.w	r7, r2, r6
 80003ea:	431f      	orrs	r7, r3
 80003ec:	fa20 fc06 	lsr.w	ip, r0, r6
 80003f0:	fa04 f301 	lsl.w	r3, r4, r1
 80003f4:	ea43 030c 	orr.w	r3, r3, ip
 80003f8:	40f4      	lsrs	r4, r6
 80003fa:	fa00 f801 	lsl.w	r8, r0, r1
 80003fe:	0c38      	lsrs	r0, r7, #16
 8000400:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000404:	fbb4 fef0 	udiv	lr, r4, r0
 8000408:	fa1f fc87 	uxth.w	ip, r7
 800040c:	fb00 441e 	mls	r4, r0, lr, r4
 8000410:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000414:	fb0e f90c 	mul.w	r9, lr, ip
 8000418:	45a1      	cmp	r9, r4
 800041a:	fa02 f201 	lsl.w	r2, r2, r1
 800041e:	d90a      	bls.n	8000436 <__udivmoddi4+0x1a6>
 8000420:	193c      	adds	r4, r7, r4
 8000422:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000426:	f080 8084 	bcs.w	8000532 <__udivmoddi4+0x2a2>
 800042a:	45a1      	cmp	r9, r4
 800042c:	f240 8081 	bls.w	8000532 <__udivmoddi4+0x2a2>
 8000430:	f1ae 0e02 	sub.w	lr, lr, #2
 8000434:	443c      	add	r4, r7
 8000436:	eba4 0409 	sub.w	r4, r4, r9
 800043a:	fa1f f983 	uxth.w	r9, r3
 800043e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000442:	fb00 4413 	mls	r4, r0, r3, r4
 8000446:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800044a:	fb03 fc0c 	mul.w	ip, r3, ip
 800044e:	45a4      	cmp	ip, r4
 8000450:	d907      	bls.n	8000462 <__udivmoddi4+0x1d2>
 8000452:	193c      	adds	r4, r7, r4
 8000454:	f103 30ff 	add.w	r0, r3, #4294967295
 8000458:	d267      	bcs.n	800052a <__udivmoddi4+0x29a>
 800045a:	45a4      	cmp	ip, r4
 800045c:	d965      	bls.n	800052a <__udivmoddi4+0x29a>
 800045e:	3b02      	subs	r3, #2
 8000460:	443c      	add	r4, r7
 8000462:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000466:	fba0 9302 	umull	r9, r3, r0, r2
 800046a:	eba4 040c 	sub.w	r4, r4, ip
 800046e:	429c      	cmp	r4, r3
 8000470:	46ce      	mov	lr, r9
 8000472:	469c      	mov	ip, r3
 8000474:	d351      	bcc.n	800051a <__udivmoddi4+0x28a>
 8000476:	d04e      	beq.n	8000516 <__udivmoddi4+0x286>
 8000478:	b155      	cbz	r5, 8000490 <__udivmoddi4+0x200>
 800047a:	ebb8 030e 	subs.w	r3, r8, lr
 800047e:	eb64 040c 	sbc.w	r4, r4, ip
 8000482:	fa04 f606 	lsl.w	r6, r4, r6
 8000486:	40cb      	lsrs	r3, r1
 8000488:	431e      	orrs	r6, r3
 800048a:	40cc      	lsrs	r4, r1
 800048c:	e9c5 6400 	strd	r6, r4, [r5]
 8000490:	2100      	movs	r1, #0
 8000492:	e750      	b.n	8000336 <__udivmoddi4+0xa6>
 8000494:	f1c2 0320 	rsb	r3, r2, #32
 8000498:	fa20 f103 	lsr.w	r1, r0, r3
 800049c:	fa0c fc02 	lsl.w	ip, ip, r2
 80004a0:	fa24 f303 	lsr.w	r3, r4, r3
 80004a4:	4094      	lsls	r4, r2
 80004a6:	430c      	orrs	r4, r1
 80004a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ac:	fa00 fe02 	lsl.w	lr, r0, r2
 80004b0:	fa1f f78c 	uxth.w	r7, ip
 80004b4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004b8:	fb08 3110 	mls	r1, r8, r0, r3
 80004bc:	0c23      	lsrs	r3, r4, #16
 80004be:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004c2:	fb00 f107 	mul.w	r1, r0, r7
 80004c6:	4299      	cmp	r1, r3
 80004c8:	d908      	bls.n	80004dc <__udivmoddi4+0x24c>
 80004ca:	eb1c 0303 	adds.w	r3, ip, r3
 80004ce:	f100 36ff 	add.w	r6, r0, #4294967295
 80004d2:	d22c      	bcs.n	800052e <__udivmoddi4+0x29e>
 80004d4:	4299      	cmp	r1, r3
 80004d6:	d92a      	bls.n	800052e <__udivmoddi4+0x29e>
 80004d8:	3802      	subs	r0, #2
 80004da:	4463      	add	r3, ip
 80004dc:	1a5b      	subs	r3, r3, r1
 80004de:	b2a4      	uxth	r4, r4
 80004e0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004e4:	fb08 3311 	mls	r3, r8, r1, r3
 80004e8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004ec:	fb01 f307 	mul.w	r3, r1, r7
 80004f0:	42a3      	cmp	r3, r4
 80004f2:	d908      	bls.n	8000506 <__udivmoddi4+0x276>
 80004f4:	eb1c 0404 	adds.w	r4, ip, r4
 80004f8:	f101 36ff 	add.w	r6, r1, #4294967295
 80004fc:	d213      	bcs.n	8000526 <__udivmoddi4+0x296>
 80004fe:	42a3      	cmp	r3, r4
 8000500:	d911      	bls.n	8000526 <__udivmoddi4+0x296>
 8000502:	3902      	subs	r1, #2
 8000504:	4464      	add	r4, ip
 8000506:	1ae4      	subs	r4, r4, r3
 8000508:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800050c:	e739      	b.n	8000382 <__udivmoddi4+0xf2>
 800050e:	4604      	mov	r4, r0
 8000510:	e6f0      	b.n	80002f4 <__udivmoddi4+0x64>
 8000512:	4608      	mov	r0, r1
 8000514:	e706      	b.n	8000324 <__udivmoddi4+0x94>
 8000516:	45c8      	cmp	r8, r9
 8000518:	d2ae      	bcs.n	8000478 <__udivmoddi4+0x1e8>
 800051a:	ebb9 0e02 	subs.w	lr, r9, r2
 800051e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000522:	3801      	subs	r0, #1
 8000524:	e7a8      	b.n	8000478 <__udivmoddi4+0x1e8>
 8000526:	4631      	mov	r1, r6
 8000528:	e7ed      	b.n	8000506 <__udivmoddi4+0x276>
 800052a:	4603      	mov	r3, r0
 800052c:	e799      	b.n	8000462 <__udivmoddi4+0x1d2>
 800052e:	4630      	mov	r0, r6
 8000530:	e7d4      	b.n	80004dc <__udivmoddi4+0x24c>
 8000532:	46d6      	mov	lr, sl
 8000534:	e77f      	b.n	8000436 <__udivmoddi4+0x1a6>
 8000536:	4463      	add	r3, ip
 8000538:	3802      	subs	r0, #2
 800053a:	e74d      	b.n	80003d8 <__udivmoddi4+0x148>
 800053c:	4606      	mov	r6, r0
 800053e:	4623      	mov	r3, r4
 8000540:	4608      	mov	r0, r1
 8000542:	e70f      	b.n	8000364 <__udivmoddi4+0xd4>
 8000544:	3e02      	subs	r6, #2
 8000546:	4463      	add	r3, ip
 8000548:	e730      	b.n	80003ac <__udivmoddi4+0x11c>
 800054a:	bf00      	nop

0800054c <__aeabi_idiv0>:
 800054c:	4770      	bx	lr
 800054e:	bf00      	nop

08000550 <Btl_Init>:
Status_t Btl_VerifyImage(uint32_t *address);

/* Functions -----------------------------------------------------------------*/

Status_t Btl_Init(void)
{
 8000550:	b508      	push	{r3, lr}
  Status_t ret = STATUS_OK;

  /* Initialize CRC peripheral */
  System_CrcInit();
 8000552:	f000 f8d1 	bl	80006f8 <System_CrcInit>

  return ret;
}
 8000556:	2000      	movs	r0, #0
 8000558:	bd08      	pop	{r3, pc}
	...

0800055c <Btl_StartAppAnyway>:

  return ret;
}

Status_t Btl_StartAppAnyway(void)
{
 800055c:	b508      	push	{r3, lr}
  Status_t ret = STATUS_OK;


  System_StartApplication((uint32_t)CONF_C_APPLICATION_OFFSET);
 800055e:	4802      	ldr	r0, [pc, #8]	@ (8000568 <Btl_StartAppAnyway+0xc>)
 8000560:	f000 f906 	bl	8000770 <System_StartApplication>

  return ret;
}
 8000564:	2000      	movs	r0, #0
 8000566:	bd08      	pop	{r3, pc}
 8000568:	0800c000 	.word	0x0800c000

0800056c <Btl_VerifyImage>:

/* Private Functions ---------------------------------------------------------*/


Status_t Btl_VerifyImage(uint32_t *address)
{
 800056c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  Status_t ret = STATUS_OK;
  uint32_t checksum = *(address + (uint32_t)CONF_FW_INFO_OFFSET / 4 + 2);
 8000570:	4d1c      	ldr	r5, [pc, #112]	@ (80005e4 <Btl_VerifyImage+0x78>)
 8000572:	f025 0303 	bic.w	r3, r5, #3
 8000576:	f103 0208 	add.w	r2, r3, #8
 800057a:	f850 9002 	ldr.w	r9, [r0, r2]
  uint32_t calcChecksum;
  uint32_t size = *(address + (uint32_t)CONF_FW_INFO_OFFSET / 4 + 3);
 800057e:	f103 020c 	add.w	r2, r3, #12
 8000582:	5886      	ldr	r6, [r0, r2]
  uint32_t devId = *(uint32_t*)((uint32_t)CONF_C_BOOTLOADER_OFFSET + (uint32_t)CONF_FW_INFO_OFFSET + 4);
 8000584:	4a18      	ldr	r2, [pc, #96]	@ (80005e8 <Btl_VerifyImage+0x7c>)
 8000586:	f852 8005 	ldr.w	r8, [r2, r5]
  uint32_t targetDev = *(address + (uint32_t)CONF_FW_INFO_OFFSET / 4 + 8);
 800058a:	3320      	adds	r3, #32
 800058c:	eb00 0a03 	add.w	sl, r0, r3
 8000590:	f850 b003 	ldr.w	fp, [r0, r3]

  /* If size is greater than MAX value */
  if (size > (uint32_t)CONF_C_APPLICATION_MAX_SIZE)
 8000594:	4b15      	ldr	r3, [pc, #84]	@ (80005ec <Btl_VerifyImage+0x80>)
 8000596:	42b3      	cmp	r3, r6
 8000598:	d203      	bcs.n	80005a2 <Btl_VerifyImage+0x36>
  {
    ret = STATUS_ERROR;
 800059a:	2701      	movs	r7, #1
      ret = STATUS_ERROR;
    }
  }

  return ret;
}
 800059c:	4638      	mov	r0, r7
 800059e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80005a2:	4604      	mov	r4, r0
    ret = System_IsFlashNotEmpty(address, (uint32_t)size);
 80005a4:	4631      	mov	r1, r6
 80005a6:	f000 f969 	bl	800087c <System_IsFlashNotEmpty>
  if (ret == STATUS_OK)
 80005aa:	4607      	mov	r7, r0
 80005ac:	2800      	cmp	r0, #0
 80005ae:	d1f5      	bne.n	800059c <Btl_VerifyImage+0x30>
    System_CrcClear();
 80005b0:	f000 f8c2 	bl	8000738 <System_CrcClear>
    System_CrcAccumulate(address, (uint32_t)CONF_FW_INFO_OFFSET / 4);
 80005b4:	08a9      	lsrs	r1, r5, #2
 80005b6:	4620      	mov	r0, r4
 80005b8:	f000 f8c8 	bl	800074c <System_CrcAccumulate>
    System_CrcAccumulate((uint32_t*)CONF_FIRMWARE_INFO, 8);
 80005bc:	2108      	movs	r1, #8
 80005be:	480c      	ldr	r0, [pc, #48]	@ (80005f0 <Btl_VerifyImage+0x84>)
 80005c0:	f000 f8c4 	bl	800074c <System_CrcAccumulate>
    calcChecksum = System_CrcAccumulate(address + (uint32_t)CONF_FW_INFO_OFFSET / 4 + 8, (size - (uint32_t)CONF_FW_INFO_OFFSET - 32) / 4);
 80005c4:	f06f 011f 	mvn.w	r1, #31
 80005c8:	1b49      	subs	r1, r1, r5
 80005ca:	4431      	add	r1, r6
 80005cc:	0889      	lsrs	r1, r1, #2
 80005ce:	4650      	mov	r0, sl
 80005d0:	f000 f8bc 	bl	800074c <System_CrcAccumulate>
    if (calcChecksum != checksum)
 80005d4:	4581      	cmp	r9, r0
 80005d6:	d000      	beq.n	80005da <Btl_VerifyImage+0x6e>
      ret = STATUS_ERROR;
 80005d8:	2701      	movs	r7, #1
    if (targetDev != devId)
 80005da:	45d8      	cmp	r8, fp
 80005dc:	d0de      	beq.n	800059c <Btl_VerifyImage+0x30>
      ret = STATUS_ERROR;
 80005de:	2701      	movs	r7, #1
 80005e0:	e7dc      	b.n	800059c <Btl_VerifyImage+0x30>
 80005e2:	bf00      	nop
 80005e4:	00000200 	.word	0x00000200
 80005e8:	08000004 	.word	0x08000004
 80005ec:	00034000 	.word	0x00034000
 80005f0:	080031f8 	.word	0x080031f8

080005f4 <Btl_CopyImage>:

Status_t Btl_CopyImage(uint32_t *source, uint32_t *dest)
{
 80005f4:	b508      	push	{r3, lr}
 80005f6:	4684      	mov	ip, r0
 80005f8:	4608      	mov	r0, r1
  Status_t ret = STATUS_OK;
  /* Take size of source application */
  uint32_t size = *(source + (uint32_t)CONF_FW_INFO_OFFSET / 4 + 3);
 80005fa:	4b05      	ldr	r3, [pc, #20]	@ (8000610 <Btl_CopyImage+0x1c>)
 80005fc:	f023 0303 	bic.w	r3, r3, #3
 8000600:	330c      	adds	r3, #12

  /* Write source app into destination */
  ret = System_FlashProgram((uint32_t) dest, (uint8_t *)source, size);
 8000602:	f85c 2003 	ldr.w	r2, [ip, r3]
 8000606:	4661      	mov	r1, ip
 8000608:	f000 f8e6 	bl	80007d8 <System_FlashProgram>

  return ret;
}
 800060c:	bd08      	pop	{r3, pc}
 800060e:	bf00      	nop
 8000610:	00000200 	.word	0x00000200

08000614 <Btl_Handle>:
{
 8000614:	b538      	push	{r3, r4, r5, lr}
  ret = Btl_VerifyImage((uint32_t *)CONF_C_APP_BUFFER_OFFSET);
 8000616:	4819      	ldr	r0, [pc, #100]	@ (800067c <Btl_Handle+0x68>)
 8000618:	f7ff ffa8 	bl	800056c <Btl_VerifyImage>
  if (ret == STATUS_OK)
 800061c:	b150      	cbz	r0, 8000634 <Btl_Handle+0x20>
  System_ReloadWdg();
 800061e:	f000 f89f 	bl	8000760 <System_ReloadWdg>
  MX_TIM14_Start();
 8000622:	f000 fd73 	bl	800110c <MX_TIM14_Start>
  ret = Btl_VerifyImage((uint32_t*)CONF_C_APPLICATION_OFFSET);
 8000626:	4816      	ldr	r0, [pc, #88]	@ (8000680 <Btl_Handle+0x6c>)
 8000628:	f7ff ffa0 	bl	800056c <Btl_VerifyImage>
  if (ret == STATUS_OK)
 800062c:	4604      	mov	r4, r0
 800062e:	b1d8      	cbz	r0, 8000668 <Btl_Handle+0x54>
}
 8000630:	4620      	mov	r0, r4
 8000632:	bd38      	pop	{r3, r4, r5, pc}
    size = *((uint32_t*)CONF_C_APP_BUFFER_OFFSET + (uint32_t)CONF_FW_INFO_OFFSET / 4 + 3);
 8000634:	4b13      	ldr	r3, [pc, #76]	@ (8000684 <Btl_Handle+0x70>)
 8000636:	f023 0303 	bic.w	r3, r3, #3
 800063a:	330c      	adds	r3, #12
 800063c:	4d0f      	ldr	r5, [pc, #60]	@ (800067c <Btl_Handle+0x68>)
 800063e:	58e9      	ldr	r1, [r5, r3]
    ret += System_FlashErase((uint32_t)CONF_C_APPLICATION_OFFSET, (uint32_t)CONF_C_APPLICATION_OFFSET + size);
 8000640:	4c0f      	ldr	r4, [pc, #60]	@ (8000680 <Btl_Handle+0x6c>)
 8000642:	4421      	add	r1, r4
 8000644:	4620      	mov	r0, r4
 8000646:	f000 f8f5 	bl	8000834 <System_FlashErase>
    ret += Btl_CopyImage((uint32_t*)CONF_C_APP_BUFFER_OFFSET, (uint32_t*)CONF_C_APPLICATION_OFFSET);
 800064a:	4621      	mov	r1, r4
 800064c:	4628      	mov	r0, r5
 800064e:	f7ff ffd1 	bl	80005f4 <Btl_CopyImage>
    if (Btl_VerifyImage((uint32_t*)CONF_C_APPLICATION_OFFSET) == STATUS_OK)
 8000652:	4620      	mov	r0, r4
 8000654:	f7ff ff8a 	bl	800056c <Btl_VerifyImage>
 8000658:	2800      	cmp	r0, #0
 800065a:	d1e0      	bne.n	800061e <Btl_Handle+0xa>
      ret += System_FlashErase((uint32_t)CONF_C_APP_BUFFER_OFFSET, (uint32_t)CONF_C_APP_BUFFER_OFFSET + (uint32_t)CONF_C_APP_BUFFER_MAX_SIZE);
 800065c:	4628      	mov	r0, r5
 800065e:	490a      	ldr	r1, [pc, #40]	@ (8000688 <Btl_Handle+0x74>)
 8000660:	4429      	add	r1, r5
 8000662:	f000 f8e7 	bl	8000834 <System_FlashErase>
 8000666:	e7da      	b.n	800061e <Btl_Handle+0xa>
    System_Delay(500);
 8000668:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800066c:	f000 f918 	bl	80008a0 <System_Delay>
    System_ReloadWdg();
 8000670:	f000 f876 	bl	8000760 <System_ReloadWdg>
    System_StartApplication((uint32_t)CONF_C_APPLICATION_OFFSET);
 8000674:	4802      	ldr	r0, [pc, #8]	@ (8000680 <Btl_Handle+0x6c>)
 8000676:	f000 f87b 	bl	8000770 <System_StartApplication>
 800067a:	e7d9      	b.n	8000630 <Btl_Handle+0x1c>
 800067c:	08040000 	.word	0x08040000
 8000680:	0800c000 	.word	0x0800c000
 8000684:	00000200 	.word	0x00000200
 8000688:	00040000 	.word	0x00040000

0800068c <System_GetSector>:
 * @param  None
 * @retval The sector of a given address
 */
static uint32_t System_GetSector(uint32_t address)
{
  if (address < 0x08004000)
 800068c:	4b18      	ldr	r3, [pc, #96]	@ (80006f0 <System_GetSector+0x64>)
 800068e:	4298      	cmp	r0, r3
 8000690:	d31c      	bcc.n	80006cc <System_GetSector+0x40>
    return FLASH_SECTOR_0;
  else if (address < 0x08008000)
 8000692:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8000696:	4298      	cmp	r0, r3
 8000698:	d31a      	bcc.n	80006d0 <System_GetSector+0x44>
    return FLASH_SECTOR_1;
  else if (address < 0x0800C000)
 800069a:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800069e:	4298      	cmp	r0, r3
 80006a0:	d318      	bcc.n	80006d4 <System_GetSector+0x48>
    return FLASH_SECTOR_2;
  else if (address < 0x08010000)
 80006a2:	4b14      	ldr	r3, [pc, #80]	@ (80006f4 <System_GetSector+0x68>)
 80006a4:	4298      	cmp	r0, r3
 80006a6:	d917      	bls.n	80006d8 <System_GetSector+0x4c>
    return FLASH_SECTOR_3;
  else if (address < 0x08020000)
 80006a8:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80006ac:	4298      	cmp	r0, r3
 80006ae:	d915      	bls.n	80006dc <System_GetSector+0x50>
    return FLASH_SECTOR_4;
  else if (address < 0x08040000)
 80006b0:	f503 3300 	add.w	r3, r3, #131072	@ 0x20000
 80006b4:	4298      	cmp	r0, r3
 80006b6:	d913      	bls.n	80006e0 <System_GetSector+0x54>
    return FLASH_SECTOR_5;
  else if (address < 0x08060000)
 80006b8:	f503 3300 	add.w	r3, r3, #131072	@ 0x20000
 80006bc:	4298      	cmp	r0, r3
 80006be:	d911      	bls.n	80006e4 <System_GetSector+0x58>
    return FLASH_SECTOR_6;
  else if (address < 0x08080000)
 80006c0:	f503 3300 	add.w	r3, r3, #131072	@ 0x20000
 80006c4:	4298      	cmp	r0, r3
 80006c6:	d80f      	bhi.n	80006e8 <System_GetSector+0x5c>
    return FLASH_SECTOR_7;
 80006c8:	2007      	movs	r0, #7
 80006ca:	4770      	bx	lr
    return FLASH_SECTOR_0;
 80006cc:	2000      	movs	r0, #0
 80006ce:	4770      	bx	lr
    return FLASH_SECTOR_1;
 80006d0:	2001      	movs	r0, #1
 80006d2:	4770      	bx	lr
    return FLASH_SECTOR_2;
 80006d4:	2002      	movs	r0, #2
 80006d6:	4770      	bx	lr
    return FLASH_SECTOR_3;
 80006d8:	2003      	movs	r0, #3
 80006da:	4770      	bx	lr
    return FLASH_SECTOR_4;
 80006dc:	2004      	movs	r0, #4
 80006de:	4770      	bx	lr
    return FLASH_SECTOR_5;
 80006e0:	2005      	movs	r0, #5
 80006e2:	4770      	bx	lr
    return FLASH_SECTOR_6;
 80006e4:	2006      	movs	r0, #6
 80006e6:	4770      	bx	lr
  else
    return UINT32_MAX;
 80006e8:	f04f 30ff 	mov.w	r0, #4294967295
}
 80006ec:	4770      	bx	lr
 80006ee:	bf00      	nop
 80006f0:	08004000 	.word	0x08004000
 80006f4:	0800ffff 	.word	0x0800ffff

080006f8 <System_CrcInit>:
{
 80006f8:	b500      	push	{lr}
 80006fa:	b083      	sub	sp, #12
  hcrc.Instance = CRC;
 80006fc:	480b      	ldr	r0, [pc, #44]	@ (800072c <System_CrcInit+0x34>)
 80006fe:	4b0c      	ldr	r3, [pc, #48]	@ (8000730 <System_CrcInit+0x38>)
 8000700:	6003      	str	r3, [r0, #0]
  __HAL_RCC_CRC_CLK_ENABLE();
 8000702:	2300      	movs	r3, #0
 8000704:	9301      	str	r3, [sp, #4]
 8000706:	4b0b      	ldr	r3, [pc, #44]	@ (8000734 <System_CrcInit+0x3c>)
 8000708:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800070a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800070e:	631a      	str	r2, [r3, #48]	@ 0x30
 8000710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000712:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000716:	9301      	str	r3, [sp, #4]
 8000718:	9b01      	ldr	r3, [sp, #4]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800071a:	f001 f813 	bl	8001744 <HAL_CRC_Init>
 800071e:	b910      	cbnz	r0, 8000726 <System_CrcInit+0x2e>
}
 8000720:	b003      	add	sp, #12
 8000722:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000726:	f000 fb0a 	bl	8000d3e <Error_Handler>
}
 800072a:	e7f9      	b.n	8000720 <System_CrcInit+0x28>
 800072c:	200000e8 	.word	0x200000e8
 8000730:	40023000 	.word	0x40023000
 8000734:	40023800 	.word	0x40023800

08000738 <System_CrcClear>:
  __HAL_CRC_DR_RESET(&hcrc);
 8000738:	4b03      	ldr	r3, [pc, #12]	@ (8000748 <System_CrcClear+0x10>)
 800073a:	681a      	ldr	r2, [r3, #0]
 800073c:	6893      	ldr	r3, [r2, #8]
 800073e:	f043 0301 	orr.w	r3, r3, #1
 8000742:	6093      	str	r3, [r2, #8]
}
 8000744:	4770      	bx	lr
 8000746:	bf00      	nop
 8000748:	200000e8 	.word	0x200000e8

0800074c <System_CrcAccumulate>:
{
 800074c:	b508      	push	{r3, lr}
 800074e:	460a      	mov	r2, r1
  return HAL_CRC_Accumulate(&hcrc, data, length);
 8000750:	4601      	mov	r1, r0
 8000752:	4802      	ldr	r0, [pc, #8]	@ (800075c <System_CrcAccumulate+0x10>)
 8000754:	f001 f805 	bl	8001762 <HAL_CRC_Accumulate>
}
 8000758:	bd08      	pop	{r3, pc}
 800075a:	bf00      	nop
 800075c:	200000e8 	.word	0x200000e8

08000760 <System_ReloadWdg>:
  IWDG->KR = IWDG_KEY_RELOAD;
 8000760:	4b02      	ldr	r3, [pc, #8]	@ (800076c <System_ReloadWdg+0xc>)
 8000762:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8000766:	601a      	str	r2, [r3, #0]
}
 8000768:	2000      	movs	r0, #0
 800076a:	4770      	bx	lr
 800076c:	40003000 	.word	0x40003000

08000770 <System_StartApplication>:
{
 8000770:	b508      	push	{r3, lr}
  JumpAddress = *(uint32_t*) (address + 4);
 8000772:	6842      	ldr	r2, [r0, #4]
  NVIC->ICER[0] = NVIC->ICER[0] + 0;
 8000774:	4b10      	ldr	r3, [pc, #64]	@ (80007b8 <System_StartApplication+0x48>)
 8000776:	f8d3 1080 	ldr.w	r1, [r3, #128]	@ 0x80
 800077a:	f8c3 1080 	str.w	r1, [r3, #128]	@ 0x80
  NVIC->ICER[1] = NVIC->ICER[1] + 0;
 800077e:	f8d3 1084 	ldr.w	r1, [r3, #132]	@ 0x84
 8000782:	f8c3 1084 	str.w	r1, [r3, #132]	@ 0x84
  NVIC->ICER[2] = NVIC->ICER[2] + 0;
 8000786:	f8d3 1088 	ldr.w	r1, [r3, #136]	@ 0x88
 800078a:	f8c3 1088 	str.w	r1, [r3, #136]	@ 0x88
  NVIC->ICPR[0] = NVIC->ICPR[0] + 0;
 800078e:	f8d3 1180 	ldr.w	r1, [r3, #384]	@ 0x180
 8000792:	f8c3 1180 	str.w	r1, [r3, #384]	@ 0x180
  NVIC->ICPR[1] = NVIC->ICPR[1] + 0;
 8000796:	f8d3 1184 	ldr.w	r1, [r3, #388]	@ 0x184
 800079a:	f8c3 1184 	str.w	r1, [r3, #388]	@ 0x184
  NVIC->ICPR[2] = NVIC->ICPR[2] + 0;
 800079e:	f8d3 1188 	ldr.w	r1, [r3, #392]	@ 0x188
 80007a2:	f8c3 1188 	str.w	r1, [r3, #392]	@ 0x188
  SCB->VTOR = address;
 80007a6:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 80007aa:	6098      	str	r0, [r3, #8]
  __set_MSP(*(uint32_t*) address);
 80007ac:	6803      	ldr	r3, [r0, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 80007ae:	f383 8808 	msr	MSP, r3
  jump_to_application();
 80007b2:	4790      	blx	r2
}
 80007b4:	bd08      	pop	{r3, pc}
 80007b6:	bf00      	nop
 80007b8:	e000e100 	.word	0xe000e100

080007bc <System_FlashEnable>:
{
 80007bc:	b508      	push	{r3, lr}
  HAL_FLASH_Unlock();
 80007be:	f001 fa4d 	bl	8001c5c <HAL_FLASH_Unlock>
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR);
 80007c2:	4b02      	ldr	r3, [pc, #8]	@ (80007cc <System_FlashEnable+0x10>)
 80007c4:	22f1      	movs	r2, #241	@ 0xf1
 80007c6:	60da      	str	r2, [r3, #12]
}
 80007c8:	bd08      	pop	{r3, pc}
 80007ca:	bf00      	nop
 80007cc:	40023c00 	.word	0x40023c00

080007d0 <System_FlashDisable>:
{
 80007d0:	b508      	push	{r3, lr}
  HAL_FLASH_Lock();
 80007d2:	f001 fa5b 	bl	8001c8c <HAL_FLASH_Lock>
}
 80007d6:	bd08      	pop	{r3, pc}

080007d8 <System_FlashProgram>:
{
 80007d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80007dc:	4606      	mov	r6, r0
 80007de:	460c      	mov	r4, r1
 80007e0:	4690      	mov	r8, r2
  ret = HAL_FLASH_Unlock();
 80007e2:	f001 fa3b 	bl	8001c5c <HAL_FLASH_Unlock>
  if (((uint32_t)address % 4) || (dataLength % 4))
 80007e6:	f016 0f03 	tst.w	r6, #3
 80007ea:	d105      	bne.n	80007f8 <System_FlashProgram+0x20>
 80007ec:	b205      	sxth	r5, r0
 80007ee:	f018 0f03 	tst.w	r8, #3
 80007f2:	d002      	beq.n	80007fa <System_FlashProgram+0x22>
    ret = STATUS_ERROR;
 80007f4:	2501      	movs	r5, #1
 80007f6:	e000      	b.n	80007fa <System_FlashProgram+0x22>
 80007f8:	2501      	movs	r5, #1
 80007fa:	2700      	movs	r7, #0
 80007fc:	e012      	b.n	8000824 <System_FlashProgram+0x4c>
    value = data[0] + ((uint32_t)data[1]<<8) + ((uint32_t)data[2]<<16) + ((uint32_t)data[3]<<24);
 80007fe:	7823      	ldrb	r3, [r4, #0]
 8000800:	7862      	ldrb	r2, [r4, #1]
 8000802:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8000806:	78a2      	ldrb	r2, [r4, #2]
 8000808:	eb03 4302 	add.w	r3, r3, r2, lsl #16
 800080c:	78e2      	ldrb	r2, [r4, #3]
    ret = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, (uint32_t)address, value);
 800080e:	eb03 6202 	add.w	r2, r3, r2, lsl #24
 8000812:	2300      	movs	r3, #0
 8000814:	4631      	mov	r1, r6
 8000816:	2002      	movs	r0, #2
 8000818:	f001 fa72 	bl	8001d00 <HAL_FLASH_Program>
 800081c:	b205      	sxth	r5, r0
    bytesWritten += 4;
 800081e:	3704      	adds	r7, #4
    address += 4;
 8000820:	3604      	adds	r6, #4
    data += 4;
 8000822:	3404      	adds	r4, #4
  while(ret == STATUS_OK && bytesWritten < dataLength)
 8000824:	b90d      	cbnz	r5, 800082a <System_FlashProgram+0x52>
 8000826:	4547      	cmp	r7, r8
 8000828:	d3e9      	bcc.n	80007fe <System_FlashProgram+0x26>
  HAL_FLASH_Lock();
 800082a:	f001 fa2f 	bl	8001c8c <HAL_FLASH_Lock>
}
 800082e:	4628      	mov	r0, r5
 8000830:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08000834 <System_FlashErase>:
{
 8000834:	b570      	push	{r4, r5, r6, lr}
 8000836:	b086      	sub	sp, #24
 8000838:	460d      	mov	r5, r1
  uint32_t SectorError = 0;
 800083a:	2600      	movs	r6, #0
 800083c:	9600      	str	r6, [sp, #0]
  FirstSector = System_GetSector(startAddr);
 800083e:	f7ff ff25 	bl	800068c <System_GetSector>
 8000842:	4604      	mov	r4, r0
  NbOfSectors = System_GetSector(endAddr) - FirstSector + 1;
 8000844:	4628      	mov	r0, r5
 8000846:	f7ff ff21 	bl	800068c <System_GetSector>
 800084a:	1b03      	subs	r3, r0, r4
 800084c:	3301      	adds	r3, #1
  EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800084e:	9601      	str	r6, [sp, #4]
  EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8000850:	2202      	movs	r2, #2
 8000852:	9205      	str	r2, [sp, #20]
  EraseInitStruct.Sector = FirstSector;
 8000854:	9403      	str	r4, [sp, #12]
  EraseInitStruct.NbSectors = NbOfSectors;
 8000856:	9304      	str	r3, [sp, #16]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR);
 8000858:	4b07      	ldr	r3, [pc, #28]	@ (8000878 <System_FlashErase+0x44>)
 800085a:	22f2      	movs	r2, #242	@ 0xf2
 800085c:	60da      	str	r2, [r3, #12]
  System_FlashEnable();
 800085e:	f7ff ffad 	bl	80007bc <System_FlashEnable>
  ret = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 8000862:	4669      	mov	r1, sp
 8000864:	a801      	add	r0, sp, #4
 8000866:	f001 faf1 	bl	8001e4c <HAL_FLASHEx_Erase>
 800086a:	4604      	mov	r4, r0
  System_FlashDisable();
 800086c:	f7ff ffb0 	bl	80007d0 <System_FlashDisable>
}
 8000870:	b220      	sxth	r0, r4
 8000872:	b006      	add	sp, #24
 8000874:	bd70      	pop	{r4, r5, r6, pc}
 8000876:	bf00      	nop
 8000878:	40023c00 	.word	0x40023c00

0800087c <System_IsFlashNotEmpty>:
{
 800087c:	4684      	mov	ip, r0
  uint32_t i = 0;
 800087e:	2300      	movs	r3, #0
  Status_t ret = STATUS_ERROR;
 8000880:	2001      	movs	r0, #1
  while (i < size && ret == STATUS_ERROR)
 8000882:	e000      	b.n	8000886 <System_IsFlashNotEmpty+0xa>
    i += 0x10;
 8000884:	3310      	adds	r3, #16
  while (i < size && ret == STATUS_ERROR)
 8000886:	428b      	cmp	r3, r1
 8000888:	d209      	bcs.n	800089e <System_IsFlashNotEmpty+0x22>
 800088a:	b140      	cbz	r0, 800089e <System_IsFlashNotEmpty+0x22>
    if (address[i/4] != 0xFFFFFFFF)
 800088c:	f023 0203 	bic.w	r2, r3, #3
 8000890:	f85c 2002 	ldr.w	r2, [ip, r2]
 8000894:	f1b2 3fff 	cmp.w	r2, #4294967295
 8000898:	d0f4      	beq.n	8000884 <System_IsFlashNotEmpty+0x8>
      ret = STATUS_OK;
 800089a:	2000      	movs	r0, #0
 800089c:	e7f2      	b.n	8000884 <System_IsFlashNotEmpty+0x8>
}
 800089e:	4770      	bx	lr

080008a0 <System_Delay>:
{
 80008a0:	b508      	push	{r3, lr}
  HAL_Delay(milliseconds);
 80008a2:	f000 fd23 	bl	80012ec <HAL_Delay>
}
 80008a6:	bd08      	pop	{r3, pc}

080008a8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc3;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80008a8:	b500      	push	{lr}
 80008aa:	b085      	sub	sp, #20

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80008ac:	2300      	movs	r3, #0
 80008ae:	9300      	str	r3, [sp, #0]
 80008b0:	9301      	str	r3, [sp, #4]
 80008b2:	9302      	str	r3, [sp, #8]
 80008b4:	9303      	str	r3, [sp, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80008b6:	4828      	ldr	r0, [pc, #160]	@ (8000958 <MX_ADC1_Init+0xb0>)
 80008b8:	4a28      	ldr	r2, [pc, #160]	@ (800095c <MX_ADC1_Init+0xb4>)
 80008ba:	6002      	str	r2, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 80008bc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80008c0:	6042      	str	r2, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80008c2:	6083      	str	r3, [r0, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80008c4:	2201      	movs	r2, #1
 80008c6:	6102      	str	r2, [r0, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80008c8:	7603      	strb	r3, [r0, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80008ca:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80008ce:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80008d0:	4923      	ldr	r1, [pc, #140]	@ (8000960 <MX_ADC1_Init+0xb8>)
 80008d2:	6281      	str	r1, [r0, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008d4:	60c3      	str	r3, [r0, #12]
  hadc1.Init.NbrOfConversion = 4;
 80008d6:	2104      	movs	r1, #4
 80008d8:	61c1      	str	r1, [r0, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80008da:	f880 3030 	strb.w	r3, [r0, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80008de:	6142      	str	r2, [r0, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80008e0:	f000 fdb2 	bl	8001448 <HAL_ADC_Init>
 80008e4:	bb40      	cbnz	r0, 8000938 <MX_ADC1_Init+0x90>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80008e6:	2307      	movs	r3, #7
 80008e8:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 1;
 80008ea:	2301      	movs	r3, #1
 80008ec:	9301      	str	r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80008ee:	2300      	movs	r3, #0
 80008f0:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008f2:	4669      	mov	r1, sp
 80008f4:	4818      	ldr	r0, [pc, #96]	@ (8000958 <MX_ADC1_Init+0xb0>)
 80008f6:	f000 fdd3 	bl	80014a0 <HAL_ADC_ConfigChannel>
 80008fa:	bb00      	cbnz	r0, 800093e <MX_ADC1_Init+0x96>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80008fc:	2308      	movs	r3, #8
 80008fe:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 2;
 8000900:	2302      	movs	r3, #2
 8000902:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000904:	4669      	mov	r1, sp
 8000906:	4814      	ldr	r0, [pc, #80]	@ (8000958 <MX_ADC1_Init+0xb0>)
 8000908:	f000 fdca 	bl	80014a0 <HAL_ADC_ConfigChannel>
 800090c:	b9d0      	cbnz	r0, 8000944 <MX_ADC1_Init+0x9c>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800090e:	2301      	movs	r3, #1
 8000910:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 3;
 8000912:	2303      	movs	r3, #3
 8000914:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000916:	4669      	mov	r1, sp
 8000918:	480f      	ldr	r0, [pc, #60]	@ (8000958 <MX_ADC1_Init+0xb0>)
 800091a:	f000 fdc1 	bl	80014a0 <HAL_ADC_ConfigChannel>
 800091e:	b9a0      	cbnz	r0, 800094a <MX_ADC1_Init+0xa2>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000920:	2302      	movs	r3, #2
 8000922:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 4;
 8000924:	2304      	movs	r3, #4
 8000926:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000928:	4669      	mov	r1, sp
 800092a:	480b      	ldr	r0, [pc, #44]	@ (8000958 <MX_ADC1_Init+0xb0>)
 800092c:	f000 fdb8 	bl	80014a0 <HAL_ADC_ConfigChannel>
 8000930:	b970      	cbnz	r0, 8000950 <MX_ADC1_Init+0xa8>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000932:	b005      	add	sp, #20
 8000934:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000938:	f000 fa01 	bl	8000d3e <Error_Handler>
 800093c:	e7d3      	b.n	80008e6 <MX_ADC1_Init+0x3e>
    Error_Handler();
 800093e:	f000 f9fe 	bl	8000d3e <Error_Handler>
 8000942:	e7db      	b.n	80008fc <MX_ADC1_Init+0x54>
    Error_Handler();
 8000944:	f000 f9fb 	bl	8000d3e <Error_Handler>
 8000948:	e7e1      	b.n	800090e <MX_ADC1_Init+0x66>
    Error_Handler();
 800094a:	f000 f9f8 	bl	8000d3e <Error_Handler>
 800094e:	e7e7      	b.n	8000920 <MX_ADC1_Init+0x78>
    Error_Handler();
 8000950:	f000 f9f5 	bl	8000d3e <Error_Handler>
}
 8000954:	e7ed      	b.n	8000932 <MX_ADC1_Init+0x8a>
 8000956:	bf00      	nop
 8000958:	20000198 	.word	0x20000198
 800095c:	40012000 	.word	0x40012000
 8000960:	0f000001 	.word	0x0f000001

08000964 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000964:	b500      	push	{lr}
 8000966:	b085      	sub	sp, #20

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000968:	2300      	movs	r3, #0
 800096a:	9300      	str	r3, [sp, #0]
 800096c:	9301      	str	r3, [sp, #4]
 800096e:	9302      	str	r3, [sp, #8]
 8000970:	9303      	str	r3, [sp, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8000972:	4815      	ldr	r0, [pc, #84]	@ (80009c8 <MX_ADC3_Init+0x64>)
 8000974:	4a15      	ldr	r2, [pc, #84]	@ (80009cc <MX_ADC3_Init+0x68>)
 8000976:	6002      	str	r2, [r0, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 8000978:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800097c:	6042      	str	r2, [r0, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 800097e:	6083      	str	r3, [r0, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 8000980:	6103      	str	r3, [r0, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000982:	7603      	strb	r3, [r0, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000984:	f880 3020 	strb.w	r3, [r0, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000988:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800098a:	4a11      	ldr	r2, [pc, #68]	@ (80009d0 <MX_ADC3_Init+0x6c>)
 800098c:	6282      	str	r2, [r0, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800098e:	60c3      	str	r3, [r0, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000990:	2201      	movs	r2, #1
 8000992:	61c2      	str	r2, [r0, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000994:	f880 3030 	strb.w	r3, [r0, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000998:	6142      	str	r2, [r0, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800099a:	f000 fd55 	bl	8001448 <HAL_ADC_Init>
 800099e:	b968      	cbnz	r0, 80009bc <MX_ADC3_Init+0x58>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80009a0:	2303      	movs	r3, #3
 80009a2:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 1;
 80009a4:	2301      	movs	r3, #1
 80009a6:	9301      	str	r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80009a8:	2300      	movs	r3, #0
 80009aa:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80009ac:	4669      	mov	r1, sp
 80009ae:	4806      	ldr	r0, [pc, #24]	@ (80009c8 <MX_ADC3_Init+0x64>)
 80009b0:	f000 fd76 	bl	80014a0 <HAL_ADC_ConfigChannel>
 80009b4:	b928      	cbnz	r0, 80009c2 <MX_ADC3_Init+0x5e>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80009b6:	b005      	add	sp, #20
 80009b8:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80009bc:	f000 f9bf 	bl	8000d3e <Error_Handler>
 80009c0:	e7ee      	b.n	80009a0 <MX_ADC3_Init+0x3c>
    Error_Handler();
 80009c2:	f000 f9bc 	bl	8000d3e <Error_Handler>
}
 80009c6:	e7f6      	b.n	80009b6 <MX_ADC3_Init+0x52>
 80009c8:	20000150 	.word	0x20000150
 80009cc:	40012200 	.word	0x40012200
 80009d0:	0f000001 	.word	0x0f000001

080009d4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80009d4:	b570      	push	{r4, r5, r6, lr}
 80009d6:	b08a      	sub	sp, #40	@ 0x28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009d8:	2300      	movs	r3, #0
 80009da:	9305      	str	r3, [sp, #20]
 80009dc:	9306      	str	r3, [sp, #24]
 80009de:	9307      	str	r3, [sp, #28]
 80009e0:	9308      	str	r3, [sp, #32]
 80009e2:	9309      	str	r3, [sp, #36]	@ 0x24
  if(adcHandle->Instance==ADC1)
 80009e4:	6803      	ldr	r3, [r0, #0]
 80009e6:	4a3a      	ldr	r2, [pc, #232]	@ (8000ad0 <HAL_ADC_MspInit+0xfc>)
 80009e8:	4293      	cmp	r3, r2
 80009ea:	d004      	beq.n	80009f6 <HAL_ADC_MspInit+0x22>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC3)
 80009ec:	4a39      	ldr	r2, [pc, #228]	@ (8000ad4 <HAL_ADC_MspInit+0x100>)
 80009ee:	4293      	cmp	r3, r2
 80009f0:	d04e      	beq.n	8000a90 <HAL_ADC_MspInit+0xbc>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 80009f2:	b00a      	add	sp, #40	@ 0x28
 80009f4:	bd70      	pop	{r4, r5, r6, pc}
 80009f6:	4604      	mov	r4, r0
    __HAL_RCC_ADC1_CLK_ENABLE();
 80009f8:	2500      	movs	r5, #0
 80009fa:	9500      	str	r5, [sp, #0]
 80009fc:	4b36      	ldr	r3, [pc, #216]	@ (8000ad8 <HAL_ADC_MspInit+0x104>)
 80009fe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000a00:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8000a04:	645a      	str	r2, [r3, #68]	@ 0x44
 8000a06:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000a08:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 8000a0c:	9200      	str	r2, [sp, #0]
 8000a0e:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a10:	9501      	str	r5, [sp, #4]
 8000a12:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000a14:	f042 0201 	orr.w	r2, r2, #1
 8000a18:	631a      	str	r2, [r3, #48]	@ 0x30
 8000a1a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000a1c:	f002 0201 	and.w	r2, r2, #1
 8000a20:	9201      	str	r2, [sp, #4]
 8000a22:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a24:	9502      	str	r5, [sp, #8]
 8000a26:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000a28:	f042 0202 	orr.w	r2, r2, #2
 8000a2c:	631a      	str	r2, [r3, #48]	@ 0x30
 8000a2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a30:	f003 0302 	and.w	r3, r3, #2
 8000a34:	9302      	str	r3, [sp, #8]
 8000a36:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8000a38:	23fe      	movs	r3, #254	@ 0xfe
 8000a3a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a3c:	2603      	movs	r6, #3
 8000a3e:	9606      	str	r6, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a40:	a905      	add	r1, sp, #20
 8000a42:	4826      	ldr	r0, [pc, #152]	@ (8000adc <HAL_ADC_MspInit+0x108>)
 8000a44:	f001 fa4c 	bl	8001ee0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000a48:	2301      	movs	r3, #1
 8000a4a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a4c:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4e:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a50:	a905      	add	r1, sp, #20
 8000a52:	4823      	ldr	r0, [pc, #140]	@ (8000ae0 <HAL_ADC_MspInit+0x10c>)
 8000a54:	f001 fa44 	bl	8001ee0 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream0;
 8000a58:	4822      	ldr	r0, [pc, #136]	@ (8000ae4 <HAL_ADC_MspInit+0x110>)
 8000a5a:	4b23      	ldr	r3, [pc, #140]	@ (8000ae8 <HAL_ADC_MspInit+0x114>)
 8000a5c:	6003      	str	r3, [r0, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000a5e:	6045      	str	r5, [r0, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000a60:	6085      	str	r5, [r0, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a62:	60c5      	str	r5, [r0, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000a64:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a68:	6103      	str	r3, [r0, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000a6a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000a6e:	6143      	str	r3, [r0, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000a70:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a74:	6183      	str	r3, [r0, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8000a76:	61c5      	str	r5, [r0, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000a78:	6205      	str	r5, [r0, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000a7a:	6245      	str	r5, [r0, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000a7c:	f000 fefa 	bl	8001874 <HAL_DMA_Init>
 8000a80:	b918      	cbnz	r0, 8000a8a <HAL_ADC_MspInit+0xb6>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000a82:	4b18      	ldr	r3, [pc, #96]	@ (8000ae4 <HAL_ADC_MspInit+0x110>)
 8000a84:	63a3      	str	r3, [r4, #56]	@ 0x38
 8000a86:	639c      	str	r4, [r3, #56]	@ 0x38
 8000a88:	e7b3      	b.n	80009f2 <HAL_ADC_MspInit+0x1e>
      Error_Handler();
 8000a8a:	f000 f958 	bl	8000d3e <Error_Handler>
 8000a8e:	e7f8      	b.n	8000a82 <HAL_ADC_MspInit+0xae>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000a90:	2100      	movs	r1, #0
 8000a92:	9103      	str	r1, [sp, #12]
 8000a94:	4b10      	ldr	r3, [pc, #64]	@ (8000ad8 <HAL_ADC_MspInit+0x104>)
 8000a96:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000a98:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8000a9c:	645a      	str	r2, [r3, #68]	@ 0x44
 8000a9e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000aa0:	f402 6280 	and.w	r2, r2, #1024	@ 0x400
 8000aa4:	9203      	str	r2, [sp, #12]
 8000aa6:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aa8:	9104      	str	r1, [sp, #16]
 8000aaa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000aac:	f042 0201 	orr.w	r2, r2, #1
 8000ab0:	631a      	str	r2, [r3, #48]	@ 0x30
 8000ab2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ab4:	f003 0301 	and.w	r3, r3, #1
 8000ab8:	9304      	str	r3, [sp, #16]
 8000aba:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000abc:	2308      	movs	r3, #8
 8000abe:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ac0:	2303      	movs	r3, #3
 8000ac2:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ac4:	a905      	add	r1, sp, #20
 8000ac6:	4805      	ldr	r0, [pc, #20]	@ (8000adc <HAL_ADC_MspInit+0x108>)
 8000ac8:	f001 fa0a 	bl	8001ee0 <HAL_GPIO_Init>
}
 8000acc:	e791      	b.n	80009f2 <HAL_ADC_MspInit+0x1e>
 8000ace:	bf00      	nop
 8000ad0:	40012000 	.word	0x40012000
 8000ad4:	40012200 	.word	0x40012200
 8000ad8:	40023800 	.word	0x40023800
 8000adc:	40020000 	.word	0x40020000
 8000ae0:	40020400 	.word	0x40020400
 8000ae4:	200000f0 	.word	0x200000f0
 8000ae8:	40026410 	.word	0x40026410

08000aec <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8000aec:	b508      	push	{r3, lr}
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000aee:	4805      	ldr	r0, [pc, #20]	@ (8000b04 <MX_CRC_Init+0x18>)
 8000af0:	4b05      	ldr	r3, [pc, #20]	@ (8000b08 <MX_CRC_Init+0x1c>)
 8000af2:	6003      	str	r3, [r0, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000af4:	f000 fe26 	bl	8001744 <HAL_CRC_Init>
 8000af8:	b900      	cbnz	r0, 8000afc <MX_CRC_Init+0x10>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000afa:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000afc:	f000 f91f 	bl	8000d3e <Error_Handler>
}
 8000b00:	e7fb      	b.n	8000afa <MX_CRC_Init+0xe>
 8000b02:	bf00      	nop
 8000b04:	200001e0 	.word	0x200001e0
 8000b08:	40023000 	.word	0x40023000

08000b0c <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{

  if(crcHandle->Instance==CRC)
 8000b0c:	6802      	ldr	r2, [r0, #0]
 8000b0e:	4b09      	ldr	r3, [pc, #36]	@ (8000b34 <HAL_CRC_MspInit+0x28>)
 8000b10:	429a      	cmp	r2, r3
 8000b12:	d000      	beq.n	8000b16 <HAL_CRC_MspInit+0xa>
 8000b14:	4770      	bx	lr
{
 8000b16:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000b18:	2300      	movs	r3, #0
 8000b1a:	9301      	str	r3, [sp, #4]
 8000b1c:	4b06      	ldr	r3, [pc, #24]	@ (8000b38 <HAL_CRC_MspInit+0x2c>)
 8000b1e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000b20:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8000b24:	631a      	str	r2, [r3, #48]	@ 0x30
 8000b26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b28:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000b2c:	9301      	str	r3, [sp, #4]
 8000b2e:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8000b30:	b002      	add	sp, #8
 8000b32:	4770      	bx	lr
 8000b34:	40023000 	.word	0x40023000
 8000b38:	40023800 	.word	0x40023800

08000b3c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000b3c:	b500      	push	{lr}
 8000b3e:	b083      	sub	sp, #12

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000b40:	2100      	movs	r1, #0
 8000b42:	9101      	str	r1, [sp, #4]
 8000b44:	4b09      	ldr	r3, [pc, #36]	@ (8000b6c <MX_DMA_Init+0x30>)
 8000b46:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000b48:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8000b4c:	631a      	str	r2, [r3, #48]	@ 0x30
 8000b4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b50:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000b54:	9301      	str	r3, [sp, #4]
 8000b56:	9b01      	ldr	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000b58:	460a      	mov	r2, r1
 8000b5a:	2038      	movs	r0, #56	@ 0x38
 8000b5c:	f000 fdca 	bl	80016f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000b60:	2038      	movs	r0, #56	@ 0x38
 8000b62:	f000 fdd7 	bl	8001714 <HAL_NVIC_EnableIRQ>

}
 8000b66:	b003      	add	sp, #12
 8000b68:	f85d fb04 	ldr.w	pc, [sp], #4
 8000b6c:	40023800 	.word	0x40023800

08000b70 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000b70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000b74:	b08a      	sub	sp, #40	@ 0x28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b76:	2400      	movs	r4, #0
 8000b78:	9405      	str	r4, [sp, #20]
 8000b7a:	9406      	str	r4, [sp, #24]
 8000b7c:	9407      	str	r4, [sp, #28]
 8000b7e:	9408      	str	r4, [sp, #32]
 8000b80:	9409      	str	r4, [sp, #36]	@ 0x24

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b82:	9400      	str	r4, [sp, #0]
 8000b84:	4b3e      	ldr	r3, [pc, #248]	@ (8000c80 <MX_GPIO_Init+0x110>)
 8000b86:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000b88:	f042 0204 	orr.w	r2, r2, #4
 8000b8c:	631a      	str	r2, [r3, #48]	@ 0x30
 8000b8e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000b90:	f002 0204 	and.w	r2, r2, #4
 8000b94:	9200      	str	r2, [sp, #0]
 8000b96:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b98:	9401      	str	r4, [sp, #4]
 8000b9a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000b9c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000ba0:	631a      	str	r2, [r3, #48]	@ 0x30
 8000ba2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000ba4:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8000ba8:	9201      	str	r2, [sp, #4]
 8000baa:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bac:	9402      	str	r4, [sp, #8]
 8000bae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000bb0:	f042 0201 	orr.w	r2, r2, #1
 8000bb4:	631a      	str	r2, [r3, #48]	@ 0x30
 8000bb6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000bb8:	f002 0201 	and.w	r2, r2, #1
 8000bbc:	9202      	str	r2, [sp, #8]
 8000bbe:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bc0:	9403      	str	r4, [sp, #12]
 8000bc2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000bc4:	f042 0202 	orr.w	r2, r2, #2
 8000bc8:	631a      	str	r2, [r3, #48]	@ 0x30
 8000bca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000bcc:	f002 0202 	and.w	r2, r2, #2
 8000bd0:	9203      	str	r2, [sp, #12]
 8000bd2:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bd4:	9404      	str	r4, [sp, #16]
 8000bd6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000bd8:	f042 0208 	orr.w	r2, r2, #8
 8000bdc:	631a      	str	r2, [r3, #48]	@ 0x30
 8000bde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000be0:	f003 0308 	and.w	r3, r3, #8
 8000be4:	9304      	str	r3, [sp, #16]
 8000be6:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000be8:	f8df 80a0 	ldr.w	r8, [pc, #160]	@ 8000c8c <MX_GPIO_Init+0x11c>
 8000bec:	4622      	mov	r2, r4
 8000bee:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8000bf2:	4640      	mov	r0, r8
 8000bf4:	f001 fa64 	bl	80020c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8000bf8:	4e22      	ldr	r6, [pc, #136]	@ (8000c84 <MX_GPIO_Init+0x114>)
 8000bfa:	4622      	mov	r2, r4
 8000bfc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c00:	4630      	mov	r0, r6
 8000c02:	f001 fa5d 	bl	80020c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8000c06:	4f20      	ldr	r7, [pc, #128]	@ (8000c88 <MX_GPIO_Init+0x118>)
 8000c08:	4622      	mov	r2, r4
 8000c0a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c0e:	4638      	mov	r0, r7
 8000c10:	f001 fa56 	bl	80020c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000c14:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8000c18:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c1a:	2501      	movs	r5, #1
 8000c1c:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1e:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c20:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c22:	a905      	add	r1, sp, #20
 8000c24:	4640      	mov	r0, r8
 8000c26:	f001 f95b 	bl	8001ee0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000c2a:	f44f 5880 	mov.w	r8, #4096	@ 0x1000
 8000c2e:	f8cd 8014 	str.w	r8, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c32:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c34:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c36:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c38:	a905      	add	r1, sp, #20
 8000c3a:	4630      	mov	r0, r6
 8000c3c:	f001 f950 	bl	8001ee0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000c40:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c44:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c46:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000c4a:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c4c:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c4e:	a905      	add	r1, sp, #20
 8000c50:	4630      	mov	r0, r6
 8000c52:	f001 f945 	bl	8001ee0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000c56:	f8cd 8014 	str.w	r8, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c5a:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c5c:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c5e:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c60:	a905      	add	r1, sp, #20
 8000c62:	4638      	mov	r0, r7
 8000c64:	f001 f93c 	bl	8001ee0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000c68:	4622      	mov	r2, r4
 8000c6a:	4621      	mov	r1, r4
 8000c6c:	2028      	movs	r0, #40	@ 0x28
 8000c6e:	f000 fd41 	bl	80016f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000c72:	2028      	movs	r0, #40	@ 0x28
 8000c74:	f000 fd4e 	bl	8001714 <HAL_NVIC_EnableIRQ>

}
 8000c78:	b00a      	add	sp, #40	@ 0x28
 8000c7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000c7e:	bf00      	nop
 8000c80:	40023800 	.word	0x40023800
 8000c84:	40020400 	.word	0x40020400
 8000c88:	40020000 	.word	0x40020000
 8000c8c:	40020800 	.word	0x40020800

08000c90 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000c90:	b508      	push	{r3, lr}
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000c92:	480b      	ldr	r0, [pc, #44]	@ (8000cc0 <MX_I2C1_Init+0x30>)
 8000c94:	4b0b      	ldr	r3, [pc, #44]	@ (8000cc4 <MX_I2C1_Init+0x34>)
 8000c96:	6003      	str	r3, [r0, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000c98:	4b0b      	ldr	r3, [pc, #44]	@ (8000cc8 <MX_I2C1_Init+0x38>)
 8000c9a:	6043      	str	r3, [r0, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	6083      	str	r3, [r0, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000ca0:	60c3      	str	r3, [r0, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ca2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000ca6:	6102      	str	r2, [r0, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ca8:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000caa:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000cac:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000cae:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000cb0:	f001 fa1c 	bl	80020ec <HAL_I2C_Init>
 8000cb4:	b900      	cbnz	r0, 8000cb8 <MX_I2C1_Init+0x28>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000cb6:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000cb8:	f000 f841 	bl	8000d3e <Error_Handler>
}
 8000cbc:	e7fb      	b.n	8000cb6 <MX_I2C1_Init+0x26>
 8000cbe:	bf00      	nop
 8000cc0:	200001e8 	.word	0x200001e8
 8000cc4:	40005400 	.word	0x40005400
 8000cc8:	000186a0 	.word	0x000186a0

08000ccc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000ccc:	b530      	push	{r4, r5, lr}
 8000cce:	b089      	sub	sp, #36	@ 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	9303      	str	r3, [sp, #12]
 8000cd4:	9304      	str	r3, [sp, #16]
 8000cd6:	9305      	str	r3, [sp, #20]
 8000cd8:	9306      	str	r3, [sp, #24]
 8000cda:	9307      	str	r3, [sp, #28]
  if(i2cHandle->Instance==I2C1)
 8000cdc:	6802      	ldr	r2, [r0, #0]
 8000cde:	4b14      	ldr	r3, [pc, #80]	@ (8000d30 <HAL_I2C_MspInit+0x64>)
 8000ce0:	429a      	cmp	r2, r3
 8000ce2:	d001      	beq.n	8000ce8 <HAL_I2C_MspInit+0x1c>
    __HAL_RCC_I2C1_CLK_ENABLE();
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000ce4:	b009      	add	sp, #36	@ 0x24
 8000ce6:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ce8:	2500      	movs	r5, #0
 8000cea:	9501      	str	r5, [sp, #4]
 8000cec:	4c11      	ldr	r4, [pc, #68]	@ (8000d34 <HAL_I2C_MspInit+0x68>)
 8000cee:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8000cf0:	f043 0302 	orr.w	r3, r3, #2
 8000cf4:	6323      	str	r3, [r4, #48]	@ 0x30
 8000cf6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8000cf8:	f003 0302 	and.w	r3, r3, #2
 8000cfc:	9301      	str	r3, [sp, #4]
 8000cfe:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000d00:	23c0      	movs	r3, #192	@ 0xc0
 8000d02:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d04:	2312      	movs	r3, #18
 8000d06:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d08:	2303      	movs	r3, #3
 8000d0a:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000d0c:	2304      	movs	r3, #4
 8000d0e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d10:	a903      	add	r1, sp, #12
 8000d12:	4809      	ldr	r0, [pc, #36]	@ (8000d38 <HAL_I2C_MspInit+0x6c>)
 8000d14:	f001 f8e4 	bl	8001ee0 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000d18:	9502      	str	r5, [sp, #8]
 8000d1a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000d1c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000d20:	6423      	str	r3, [r4, #64]	@ 0x40
 8000d22:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000d24:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000d28:	9302      	str	r3, [sp, #8]
 8000d2a:	9b02      	ldr	r3, [sp, #8]
}
 8000d2c:	e7da      	b.n	8000ce4 <HAL_I2C_MspInit+0x18>
 8000d2e:	bf00      	nop
 8000d30:	40005400 	.word	0x40005400
 8000d34:	40023800 	.word	0x40023800
 8000d38:	40020400 	.word	0x40020400

08000d3c <HAL_TIM_PeriodElapsedCallback>:
{
  if (htim->Instance == TIM14)
  {
    //HAL_GPIO_TogglePin(GPIOD, LED_R_1_Pin|LED_R_2_Pin|LED_G_1_Pin|LED_G_2_Pin);
  }
}
 8000d3c:	4770      	bx	lr

08000d3e <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 8000d3e:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d40:	e7fe      	b.n	8000d40 <Error_Handler+0x2>
	...

08000d44 <SystemClock_Config>:
{
 8000d44:	b500      	push	{lr}
 8000d46:	b095      	sub	sp, #84	@ 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d48:	2234      	movs	r2, #52	@ 0x34
 8000d4a:	2100      	movs	r1, #0
 8000d4c:	a807      	add	r0, sp, #28
 8000d4e:	f002 fa1b 	bl	8003188 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d52:	2300      	movs	r3, #0
 8000d54:	9302      	str	r3, [sp, #8]
 8000d56:	9303      	str	r3, [sp, #12]
 8000d58:	9304      	str	r3, [sp, #16]
 8000d5a:	9305      	str	r3, [sp, #20]
 8000d5c:	9306      	str	r3, [sp, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d5e:	9300      	str	r3, [sp, #0]
 8000d60:	4a23      	ldr	r2, [pc, #140]	@ (8000df0 <SystemClock_Config+0xac>)
 8000d62:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8000d64:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 8000d68:	6411      	str	r1, [r2, #64]	@ 0x40
 8000d6a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8000d6c:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 8000d70:	9200      	str	r2, [sp, #0]
 8000d72:	9a00      	ldr	r2, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d74:	9301      	str	r3, [sp, #4]
 8000d76:	4a1f      	ldr	r2, [pc, #124]	@ (8000df4 <SystemClock_Config+0xb0>)
 8000d78:	6811      	ldr	r1, [r2, #0]
 8000d7a:	f441 4140 	orr.w	r1, r1, #49152	@ 0xc000
 8000d7e:	6011      	str	r1, [r2, #0]
 8000d80:	6812      	ldr	r2, [r2, #0]
 8000d82:	f402 4240 	and.w	r2, r2, #49152	@ 0xc000
 8000d86:	9201      	str	r2, [sp, #4]
 8000d88:	9a01      	ldr	r2, [sp, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000d8a:	220a      	movs	r2, #10
 8000d8c:	9207      	str	r2, [sp, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d8e:	2201      	movs	r2, #1
 8000d90:	920a      	str	r2, [sp, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d92:	2110      	movs	r1, #16
 8000d94:	910b      	str	r1, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000d96:	920c      	str	r2, [sp, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d98:	2202      	movs	r2, #2
 8000d9a:	920d      	str	r2, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d9c:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000d9e:	2308      	movs	r3, #8
 8000da0:	930f      	str	r3, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8000da2:	23b4      	movs	r3, #180	@ 0xb4
 8000da4:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000da6:	9211      	str	r2, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000da8:	2307      	movs	r3, #7
 8000daa:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000dac:	9213      	str	r2, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dae:	a807      	add	r0, sp, #28
 8000db0:	f001 fc22 	bl	80025f8 <HAL_RCC_OscConfig>
 8000db4:	b9b0      	cbnz	r0, 8000de4 <SystemClock_Config+0xa0>
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000db6:	f001 fa77 	bl	80022a8 <HAL_PWREx_EnableOverDrive>
 8000dba:	b9a8      	cbnz	r0, 8000de8 <SystemClock_Config+0xa4>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dbc:	230f      	movs	r3, #15
 8000dbe:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000dc0:	2302      	movs	r3, #2
 8000dc2:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000dc8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000dcc:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000dce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000dd2:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000dd4:	2105      	movs	r1, #5
 8000dd6:	a802      	add	r0, sp, #8
 8000dd8:	f001 faa4 	bl	8002324 <HAL_RCC_ClockConfig>
 8000ddc:	b930      	cbnz	r0, 8000dec <SystemClock_Config+0xa8>
}
 8000dde:	b015      	add	sp, #84	@ 0x54
 8000de0:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000de4:	f7ff ffab 	bl	8000d3e <Error_Handler>
    Error_Handler();
 8000de8:	f7ff ffa9 	bl	8000d3e <Error_Handler>
    Error_Handler();
 8000dec:	f7ff ffa7 	bl	8000d3e <Error_Handler>
 8000df0:	40023800 	.word	0x40023800
 8000df4:	40007000 	.word	0x40007000

08000df8 <main>:
{
 8000df8:	b508      	push	{r3, lr}
  HAL_Init();
 8000dfa:	f000 fa4b 	bl	8001294 <HAL_Init>
  __ASM volatile ("cpsie i" : : : "memory");
 8000dfe:	b662      	cpsie	i
  SystemClock_Config();
 8000e00:	f7ff ffa0 	bl	8000d44 <SystemClock_Config>
  MX_GPIO_Init();
 8000e04:	f7ff feb4 	bl	8000b70 <MX_GPIO_Init>
  MX_DMA_Init();
 8000e08:	f7ff fe98 	bl	8000b3c <MX_DMA_Init>
  MX_CRC_Init();
 8000e0c:	f7ff fe6e 	bl	8000aec <MX_CRC_Init>
  MX_TIM14_Init();
 8000e10:	f000 f928 	bl	8001064 <MX_TIM14_Init>
  MX_ADC1_Init();
 8000e14:	f7ff fd48 	bl	80008a8 <MX_ADC1_Init>
  MX_ADC3_Init();
 8000e18:	f7ff fda4 	bl	8000964 <MX_ADC3_Init>
  MX_SPI2_Init();
 8000e1c:	f000 f81c 	bl	8000e58 <MX_SPI2_Init>
  MX_I2C1_Init();
 8000e20:	f7ff ff36 	bl	8000c90 <MX_I2C1_Init>
  MX_UART5_Init();
 8000e24:	f000 f97e 	bl	8001124 <MX_UART5_Init>
  MX_TIM2_Init();
 8000e28:	f000 f8e6 	bl	8000ff8 <MX_TIM2_Init>
  Btl_Init();
 8000e2c:	f7ff fb90 	bl	8000550 <Btl_Init>
  System_Delay(500);
 8000e30:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000e34:	f7ff fd34 	bl	80008a0 <System_Delay>
  System_ReloadWdg();
 8000e38:	f7ff fc92 	bl	8000760 <System_ReloadWdg>
  Btl_Handle();
 8000e3c:	f7ff fbea 	bl	8000614 <Btl_Handle>
  System_ReloadWdg();
 8000e40:	f7ff fc8e 	bl	8000760 <System_ReloadWdg>
  HAL_Delay(2000);
 8000e44:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000e48:	f000 fa50 	bl	80012ec <HAL_Delay>
  System_ReloadWdg();
 8000e4c:	f7ff fc88 	bl	8000760 <System_ReloadWdg>
  Btl_StartAppAnyway();
 8000e50:	f7ff fb84 	bl	800055c <Btl_StartAppAnyway>
  while (1)
 8000e54:	e7fe      	b.n	8000e54 <main+0x5c>
	...

08000e58 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8000e58:	b508      	push	{r3, lr}
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8000e5a:	480d      	ldr	r0, [pc, #52]	@ (8000e90 <MX_SPI2_Init+0x38>)
 8000e5c:	4b0d      	ldr	r3, [pc, #52]	@ (8000e94 <MX_SPI2_Init+0x3c>)
 8000e5e:	6003      	str	r3, [r0, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000e60:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8000e64:	6043      	str	r3, [r0, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000e66:	2300      	movs	r3, #0
 8000e68:	6083      	str	r3, [r0, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000e6a:	60c3      	str	r3, [r0, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e6c:	6103      	str	r3, [r0, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e6e:	6143      	str	r3, [r0, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000e70:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e74:	6182      	str	r2, [r0, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000e76:	61c3      	str	r3, [r0, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e78:	6203      	str	r3, [r0, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e7a:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e7c:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000e7e:	230a      	movs	r3, #10
 8000e80:	62c3      	str	r3, [r0, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000e82:	f001 fddb 	bl	8002a3c <HAL_SPI_Init>
 8000e86:	b900      	cbnz	r0, 8000e8a <MX_SPI2_Init+0x32>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000e88:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000e8a:	f7ff ff58 	bl	8000d3e <Error_Handler>
}
 8000e8e:	e7fb      	b.n	8000e88 <MX_SPI2_Init+0x30>
 8000e90:	2000023c 	.word	0x2000023c
 8000e94:	40003800 	.word	0x40003800

08000e98 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000e98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000e9c:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	9303      	str	r3, [sp, #12]
 8000ea2:	9304      	str	r3, [sp, #16]
 8000ea4:	9305      	str	r3, [sp, #20]
 8000ea6:	9306      	str	r3, [sp, #24]
 8000ea8:	9307      	str	r3, [sp, #28]
  if(spiHandle->Instance==SPI2)
 8000eaa:	6802      	ldr	r2, [r0, #0]
 8000eac:	4b25      	ldr	r3, [pc, #148]	@ (8000f44 <HAL_SPI_MspInit+0xac>)
 8000eae:	429a      	cmp	r2, r3
 8000eb0:	d002      	beq.n	8000eb8 <HAL_SPI_MspInit+0x20>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8000eb2:	b008      	add	sp, #32
 8000eb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000eb8:	2400      	movs	r4, #0
 8000eba:	9400      	str	r4, [sp, #0]
 8000ebc:	f503 3300 	add.w	r3, r3, #131072	@ 0x20000
 8000ec0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ec2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000ec6:	641a      	str	r2, [r3, #64]	@ 0x40
 8000ec8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000eca:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8000ece:	9200      	str	r2, [sp, #0]
 8000ed0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ed2:	9401      	str	r4, [sp, #4]
 8000ed4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000ed6:	f042 0204 	orr.w	r2, r2, #4
 8000eda:	631a      	str	r2, [r3, #48]	@ 0x30
 8000edc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000ede:	f002 0204 	and.w	r2, r2, #4
 8000ee2:	9201      	str	r2, [sp, #4]
 8000ee4:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ee6:	9402      	str	r4, [sp, #8]
 8000ee8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000eea:	f042 0202 	orr.w	r2, r2, #2
 8000eee:	631a      	str	r2, [r3, #48]	@ 0x30
 8000ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ef2:	f003 0302 	and.w	r3, r3, #2
 8000ef6:	9302      	str	r3, [sp, #8]
 8000ef8:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000efa:	2502      	movs	r5, #2
 8000efc:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000efe:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f00:	2603      	movs	r6, #3
 8000f02:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 8000f04:	2307      	movs	r3, #7
 8000f06:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f08:	f8df 8040 	ldr.w	r8, [pc, #64]	@ 8000f4c <HAL_SPI_MspInit+0xb4>
 8000f0c:	a903      	add	r1, sp, #12
 8000f0e:	4640      	mov	r0, r8
 8000f10:	f000 ffe6 	bl	8001ee0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000f14:	2304      	movs	r3, #4
 8000f16:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f18:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1a:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f1c:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000f1e:	2705      	movs	r7, #5
 8000f20:	9707      	str	r7, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f22:	a903      	add	r1, sp, #12
 8000f24:	4640      	mov	r0, r8
 8000f26:	f000 ffdb 	bl	8001ee0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000f2a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f2e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f30:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f32:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f34:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000f36:	9707      	str	r7, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f38:	a903      	add	r1, sp, #12
 8000f3a:	4803      	ldr	r0, [pc, #12]	@ (8000f48 <HAL_SPI_MspInit+0xb0>)
 8000f3c:	f000 ffd0 	bl	8001ee0 <HAL_GPIO_Init>
}
 8000f40:	e7b7      	b.n	8000eb2 <HAL_SPI_MspInit+0x1a>
 8000f42:	bf00      	nop
 8000f44:	40003800 	.word	0x40003800
 8000f48:	40020400 	.word	0x40020400
 8000f4c:	40020800 	.word	0x40020800

08000f50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f50:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f52:	2100      	movs	r1, #0
 8000f54:	9100      	str	r1, [sp, #0]
 8000f56:	4b0b      	ldr	r3, [pc, #44]	@ (8000f84 <HAL_MspInit+0x34>)
 8000f58:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000f5a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000f5e:	645a      	str	r2, [r3, #68]	@ 0x44
 8000f60:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000f62:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8000f66:	9200      	str	r2, [sp, #0]
 8000f68:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f6a:	9101      	str	r1, [sp, #4]
 8000f6c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f6e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000f72:	641a      	str	r2, [r3, #64]	@ 0x40
 8000f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f7a:	9301      	str	r3, [sp, #4]
 8000f7c:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f7e:	b002      	add	sp, #8
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop
 8000f84:	40023800 	.word	0x40023800

08000f88 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f88:	e7fe      	b.n	8000f88 <NMI_Handler>

08000f8a <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f8a:	e7fe      	b.n	8000f8a <HardFault_Handler>

08000f8c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f8c:	e7fe      	b.n	8000f8c <MemManage_Handler>

08000f8e <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f8e:	e7fe      	b.n	8000f8e <BusFault_Handler>

08000f90 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f90:	e7fe      	b.n	8000f90 <UsageFault_Handler>

08000f92 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f92:	4770      	bx	lr

08000f94 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f94:	4770      	bx	lr

08000f96 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f96:	4770      	bx	lr

08000f98 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f98:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f9a:	f000 f995 	bl	80012c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f9e:	bd08      	pop	{r3, pc}

08000fa0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000fa0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000fa2:	4802      	ldr	r0, [pc, #8]	@ (8000fac <TIM2_IRQHandler+0xc>)
 8000fa4:	f001 fe20 	bl	8002be8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000fa8:	bd08      	pop	{r3, pc}
 8000faa:	bf00      	nop
 8000fac:	200002dc 	.word	0x200002dc

08000fb0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000fb0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000fb2:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000fb6:	f001 f88b 	bl	80020d0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000fba:	bd08      	pop	{r3, pc}

08000fbc <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8000fbc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8000fbe:	4802      	ldr	r0, [pc, #8]	@ (8000fc8 <TIM8_TRG_COM_TIM14_IRQHandler+0xc>)
 8000fc0:	f001 fe12 	bl	8002be8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8000fc4:	bd08      	pop	{r3, pc}
 8000fc6:	bf00      	nop
 8000fc8:	20000294 	.word	0x20000294

08000fcc <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8000fcc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000fce:	4802      	ldr	r0, [pc, #8]	@ (8000fd8 <DMA2_Stream0_IRQHandler+0xc>)
 8000fd0:	f000 fcb6 	bl	8001940 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8000fd4:	bd08      	pop	{r3, pc}
 8000fd6:	bf00      	nop
 8000fd8:	200000f0 	.word	0x200000f0

08000fdc <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000fdc:	4b05      	ldr	r3, [pc, #20]	@ (8000ff4 <SystemInit+0x18>)
 8000fde:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8000fe2:	f442 0270 	orr.w	r2, r2, #15728640	@ 0xf00000
 8000fe6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000fea:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000fee:	609a      	str	r2, [r3, #8]
#endif
}
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop
 8000ff4:	e000ed00 	.word	0xe000ed00

08000ff8 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim14;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000ff8:	b500      	push	{lr}
 8000ffa:	b087      	sub	sp, #28

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	9302      	str	r3, [sp, #8]
 8001000:	9303      	str	r3, [sp, #12]
 8001002:	9304      	str	r3, [sp, #16]
 8001004:	9305      	str	r3, [sp, #20]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001006:	9300      	str	r3, [sp, #0]
 8001008:	9301      	str	r3, [sp, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800100a:	4815      	ldr	r0, [pc, #84]	@ (8001060 <MX_TIM2_Init+0x68>)
 800100c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001010:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 45;
 8001012:	222d      	movs	r2, #45	@ 0x2d
 8001014:	6042      	str	r2, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001016:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 55-1;
 8001018:	2236      	movs	r2, #54	@ 0x36
 800101a:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800101c:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800101e:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001020:	f001 fefa 	bl	8002e18 <HAL_TIM_Base_Init>
 8001024:	b990      	cbnz	r0, 800104c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001026:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800102a:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800102c:	a902      	add	r1, sp, #8
 800102e:	480c      	ldr	r0, [pc, #48]	@ (8001060 <MX_TIM2_Init+0x68>)
 8001030:	f001 ff2b 	bl	8002e8a <HAL_TIM_ConfigClockSource>
 8001034:	b968      	cbnz	r0, 8001052 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001036:	2300      	movs	r3, #0
 8001038:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800103a:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800103c:	4669      	mov	r1, sp
 800103e:	4808      	ldr	r0, [pc, #32]	@ (8001060 <MX_TIM2_Init+0x68>)
 8001040:	f001 ffa2 	bl	8002f88 <HAL_TIMEx_MasterConfigSynchronization>
 8001044:	b940      	cbnz	r0, 8001058 <MX_TIM2_Init+0x60>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001046:	b007      	add	sp, #28
 8001048:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800104c:	f7ff fe77 	bl	8000d3e <Error_Handler>
 8001050:	e7e9      	b.n	8001026 <MX_TIM2_Init+0x2e>
    Error_Handler();
 8001052:	f7ff fe74 	bl	8000d3e <Error_Handler>
 8001056:	e7ee      	b.n	8001036 <MX_TIM2_Init+0x3e>
    Error_Handler();
 8001058:	f7ff fe71 	bl	8000d3e <Error_Handler>
}
 800105c:	e7f3      	b.n	8001046 <MX_TIM2_Init+0x4e>
 800105e:	bf00      	nop
 8001060:	200002dc 	.word	0x200002dc

08001064 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8001064:	b508      	push	{r3, lr}
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8001066:	480a      	ldr	r0, [pc, #40]	@ (8001090 <MX_TIM14_Init+0x2c>)
 8001068:	4b0a      	ldr	r3, [pc, #40]	@ (8001094 <MX_TIM14_Init+0x30>)
 800106a:	6003      	str	r3, [r0, #0]
  htim14.Init.Prescaler = 8399;
 800106c:	f242 03cf 	movw	r3, #8399	@ 0x20cf
 8001070:	6043      	str	r3, [r0, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001072:	2300      	movs	r3, #0
 8001074:	6083      	str	r3, [r0, #8]
  htim14.Init.Period = 1000;
 8001076:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800107a:	60c2      	str	r2, [r0, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800107c:	6103      	str	r3, [r0, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800107e:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8001080:	f001 feca 	bl	8002e18 <HAL_TIM_Base_Init>
 8001084:	b900      	cbnz	r0, 8001088 <MX_TIM14_Init+0x24>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8001086:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001088:	f7ff fe59 	bl	8000d3e <Error_Handler>
}
 800108c:	e7fb      	b.n	8001086 <MX_TIM14_Init+0x22>
 800108e:	bf00      	nop
 8001090:	20000294 	.word	0x20000294
 8001094:	40002000 	.word	0x40002000

08001098 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001098:	b500      	push	{lr}
 800109a:	b083      	sub	sp, #12

  if(tim_baseHandle->Instance==TIM2)
 800109c:	6803      	ldr	r3, [r0, #0]
 800109e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80010a2:	d005      	beq.n	80010b0 <HAL_TIM_Base_MspInit+0x18>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM14)
 80010a4:	4a17      	ldr	r2, [pc, #92]	@ (8001104 <HAL_TIM_Base_MspInit+0x6c>)
 80010a6:	4293      	cmp	r3, r2
 80010a8:	d017      	beq.n	80010da <HAL_TIM_Base_MspInit+0x42>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 80010aa:	b003      	add	sp, #12
 80010ac:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM2_CLK_ENABLE();
 80010b0:	2100      	movs	r1, #0
 80010b2:	9100      	str	r1, [sp, #0]
 80010b4:	f503 330e 	add.w	r3, r3, #145408	@ 0x23800
 80010b8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80010ba:	f042 0201 	orr.w	r2, r2, #1
 80010be:	641a      	str	r2, [r3, #64]	@ 0x40
 80010c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010c2:	f003 0301 	and.w	r3, r3, #1
 80010c6:	9300      	str	r3, [sp, #0]
 80010c8:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80010ca:	460a      	mov	r2, r1
 80010cc:	201c      	movs	r0, #28
 80010ce:	f000 fb11 	bl	80016f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80010d2:	201c      	movs	r0, #28
 80010d4:	f000 fb1e 	bl	8001714 <HAL_NVIC_EnableIRQ>
 80010d8:	e7e7      	b.n	80010aa <HAL_TIM_Base_MspInit+0x12>
    __HAL_RCC_TIM14_CLK_ENABLE();
 80010da:	2100      	movs	r1, #0
 80010dc:	9101      	str	r1, [sp, #4]
 80010de:	4b0a      	ldr	r3, [pc, #40]	@ (8001108 <HAL_TIM_Base_MspInit+0x70>)
 80010e0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80010e2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80010e6:	641a      	str	r2, [r3, #64]	@ 0x40
 80010e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010ee:	9301      	str	r3, [sp, #4]
 80010f0:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 80010f2:	460a      	mov	r2, r1
 80010f4:	202d      	movs	r0, #45	@ 0x2d
 80010f6:	f000 fafd 	bl	80016f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 80010fa:	202d      	movs	r0, #45	@ 0x2d
 80010fc:	f000 fb0a 	bl	8001714 <HAL_NVIC_EnableIRQ>
}
 8001100:	e7d3      	b.n	80010aa <HAL_TIM_Base_MspInit+0x12>
 8001102:	bf00      	nop
 8001104:	40002000 	.word	0x40002000
 8001108:	40023800 	.word	0x40023800

0800110c <MX_TIM14_Start>:
  }
}

/* USER CODE BEGIN 1 */
Status_t MX_TIM14_Start(void)
{
 800110c:	b508      	push	{r3, lr}
  Status_t ret = STATUS_OK;

  if (HAL_TIM_Base_Start_IT(&htim14) != HAL_OK)
 800110e:	4804      	ldr	r0, [pc, #16]	@ (8001120 <MX_TIM14_Start+0x14>)
 8001110:	f001 fd22 	bl	8002b58 <HAL_TIM_Base_Start_IT>
 8001114:	b908      	cbnz	r0, 800111a <MX_TIM14_Start+0xe>
  {
    Error_Handler();
  }

  return ret;
}
 8001116:	2000      	movs	r0, #0
 8001118:	bd08      	pop	{r3, pc}
    Error_Handler();
 800111a:	f7ff fe10 	bl	8000d3e <Error_Handler>
 800111e:	e7fa      	b.n	8001116 <MX_TIM14_Start+0xa>
 8001120:	20000294 	.word	0x20000294

08001124 <MX_UART5_Init>:

UART_HandleTypeDef huart5;

/* UART5 init function */
void MX_UART5_Init(void)
{
 8001124:	b508      	push	{r3, lr}
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001126:	480a      	ldr	r0, [pc, #40]	@ (8001150 <MX_UART5_Init+0x2c>)
 8001128:	4b0a      	ldr	r3, [pc, #40]	@ (8001154 <MX_UART5_Init+0x30>)
 800112a:	6003      	str	r3, [r0, #0]
  huart5.Init.BaudRate = 115200;
 800112c:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8001130:	6043      	str	r3, [r0, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001132:	2300      	movs	r3, #0
 8001134:	6083      	str	r3, [r0, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001136:	60c3      	str	r3, [r0, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001138:	6103      	str	r3, [r0, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 800113a:	220c      	movs	r2, #12
 800113c:	6142      	str	r2, [r0, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800113e:	6183      	str	r3, [r0, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001140:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001142:	f001 fff1 	bl	8003128 <HAL_UART_Init>
 8001146:	b900      	cbnz	r0, 800114a <MX_UART5_Init+0x26>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001148:	bd08      	pop	{r3, pc}
    Error_Handler();
 800114a:	f7ff fdf8 	bl	8000d3e <Error_Handler>
}
 800114e:	e7fb      	b.n	8001148 <MX_UART5_Init+0x24>
 8001150:	20000324 	.word	0x20000324
 8001154:	40005000 	.word	0x40005000

08001158 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001158:	b5f0      	push	{r4, r5, r6, r7, lr}
 800115a:	b089      	sub	sp, #36	@ 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800115c:	2300      	movs	r3, #0
 800115e:	9303      	str	r3, [sp, #12]
 8001160:	9304      	str	r3, [sp, #16]
 8001162:	9305      	str	r3, [sp, #20]
 8001164:	9306      	str	r3, [sp, #24]
 8001166:	9307      	str	r3, [sp, #28]
  if(uartHandle->Instance==UART5)
 8001168:	6802      	ldr	r2, [r0, #0]
 800116a:	4b1f      	ldr	r3, [pc, #124]	@ (80011e8 <HAL_UART_MspInit+0x90>)
 800116c:	429a      	cmp	r2, r3
 800116e:	d001      	beq.n	8001174 <HAL_UART_MspInit+0x1c>

  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }
}
 8001170:	b009      	add	sp, #36	@ 0x24
 8001172:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_UART5_CLK_ENABLE();
 8001174:	2400      	movs	r4, #0
 8001176:	9400      	str	r4, [sp, #0]
 8001178:	f503 33f4 	add.w	r3, r3, #124928	@ 0x1e800
 800117c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800117e:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001182:	641a      	str	r2, [r3, #64]	@ 0x40
 8001184:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001186:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800118a:	9200      	str	r2, [sp, #0]
 800118c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800118e:	9401      	str	r4, [sp, #4]
 8001190:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001192:	f042 0204 	orr.w	r2, r2, #4
 8001196:	631a      	str	r2, [r3, #48]	@ 0x30
 8001198:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800119a:	f002 0204 	and.w	r2, r2, #4
 800119e:	9201      	str	r2, [sp, #4]
 80011a0:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80011a2:	9402      	str	r4, [sp, #8]
 80011a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80011a6:	f042 0208 	orr.w	r2, r2, #8
 80011aa:	631a      	str	r2, [r3, #48]	@ 0x30
 80011ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ae:	f003 0308 	and.w	r3, r3, #8
 80011b2:	9302      	str	r3, [sp, #8]
 80011b4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80011b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011ba:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011bc:	2702      	movs	r7, #2
 80011be:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011c0:	2603      	movs	r6, #3
 80011c2:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80011c4:	2508      	movs	r5, #8
 80011c6:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011c8:	a903      	add	r1, sp, #12
 80011ca:	4808      	ldr	r0, [pc, #32]	@ (80011ec <HAL_UART_MspInit+0x94>)
 80011cc:	f000 fe88 	bl	8001ee0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80011d0:	2304      	movs	r3, #4
 80011d2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011d4:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d6:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011d8:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80011da:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011dc:	a903      	add	r1, sp, #12
 80011de:	4804      	ldr	r0, [pc, #16]	@ (80011f0 <HAL_UART_MspInit+0x98>)
 80011e0:	f000 fe7e 	bl	8001ee0 <HAL_GPIO_Init>
}
 80011e4:	e7c4      	b.n	8001170 <HAL_UART_MspInit+0x18>
 80011e6:	bf00      	nop
 80011e8:	40005000 	.word	0x40005000
 80011ec:	40020800 	.word	0x40020800
 80011f0:	40020c00 	.word	0x40020c00

080011f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80011f4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800122c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80011f8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80011fa:	e003      	b.n	8001204 <LoopCopyDataInit>

080011fc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80011fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001230 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80011fe:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001200:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001202:	3104      	adds	r1, #4

08001204 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001204:	480b      	ldr	r0, [pc, #44]	@ (8001234 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001206:	4b0c      	ldr	r3, [pc, #48]	@ (8001238 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001208:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800120a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800120c:	d3f6      	bcc.n	80011fc <CopyDataInit>
  ldr  r2, =_sbss
 800120e:	4a0b      	ldr	r2, [pc, #44]	@ (800123c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001210:	e002      	b.n	8001218 <LoopFillZerobss>

08001212 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001212:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001214:	f842 3b04 	str.w	r3, [r2], #4

08001218 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001218:	4b09      	ldr	r3, [pc, #36]	@ (8001240 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800121a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800121c:	d3f9      	bcc.n	8001212 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800121e:	f7ff fedd 	bl	8000fdc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001222:	f001 ffb9 	bl	8003198 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001226:	f7ff fde7 	bl	8000df8 <main>
  bx  lr    
 800122a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800122c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001230:	08003248 	.word	0x08003248
  ldr  r0, =_sdata
 8001234:	200000c0 	.word	0x200000c0
  ldr  r3, =_edata
 8001238:	200000cc 	.word	0x200000cc
  ldr  r2, =_sbss
 800123c:	200000cc 	.word	0x200000cc
  ldr  r3, = _ebss
 8001240:	20000390 	.word	0x20000390

08001244 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001244:	e7fe      	b.n	8001244 <ADC_IRQHandler>
	...

08001248 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001248:	b510      	push	{r4, lr}
 800124a:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800124c:	4b0e      	ldr	r3, [pc, #56]	@ (8001288 <HAL_InitTick+0x40>)
 800124e:	781a      	ldrb	r2, [r3, #0]
 8001250:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001254:	fbb3 f3f2 	udiv	r3, r3, r2
 8001258:	4a0c      	ldr	r2, [pc, #48]	@ (800128c <HAL_InitTick+0x44>)
 800125a:	6810      	ldr	r0, [r2, #0]
 800125c:	fbb0 f0f3 	udiv	r0, r0, r3
 8001260:	f000 fa5c 	bl	800171c <HAL_SYSTICK_Config>
 8001264:	b968      	cbnz	r0, 8001282 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001266:	2c0f      	cmp	r4, #15
 8001268:	d901      	bls.n	800126e <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 800126a:	2001      	movs	r0, #1
 800126c:	e00a      	b.n	8001284 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800126e:	2200      	movs	r2, #0
 8001270:	4621      	mov	r1, r4
 8001272:	f04f 30ff 	mov.w	r0, #4294967295
 8001276:	f000 fa3d 	bl	80016f4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800127a:	4b05      	ldr	r3, [pc, #20]	@ (8001290 <HAL_InitTick+0x48>)
 800127c:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800127e:	2000      	movs	r0, #0
 8001280:	e000      	b.n	8001284 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8001282:	2001      	movs	r0, #1
}
 8001284:	bd10      	pop	{r4, pc}
 8001286:	bf00      	nop
 8001288:	200000c4 	.word	0x200000c4
 800128c:	200000c0 	.word	0x200000c0
 8001290:	200000c8 	.word	0x200000c8

08001294 <HAL_Init>:
{
 8001294:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001296:	4b0b      	ldr	r3, [pc, #44]	@ (80012c4 <HAL_Init+0x30>)
 8001298:	681a      	ldr	r2, [r3, #0]
 800129a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800129e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80012a0:	681a      	ldr	r2, [r3, #0]
 80012a2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80012a6:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012a8:	681a      	ldr	r2, [r3, #0]
 80012aa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80012ae:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012b0:	2003      	movs	r0, #3
 80012b2:	f000 fa0d 	bl	80016d0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80012b6:	2000      	movs	r0, #0
 80012b8:	f7ff ffc6 	bl	8001248 <HAL_InitTick>
  HAL_MspInit();
 80012bc:	f7ff fe48 	bl	8000f50 <HAL_MspInit>
}
 80012c0:	2000      	movs	r0, #0
 80012c2:	bd08      	pop	{r3, pc}
 80012c4:	40023c00 	.word	0x40023c00

080012c8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80012c8:	4a03      	ldr	r2, [pc, #12]	@ (80012d8 <HAL_IncTick+0x10>)
 80012ca:	6811      	ldr	r1, [r2, #0]
 80012cc:	4b03      	ldr	r3, [pc, #12]	@ (80012dc <HAL_IncTick+0x14>)
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	440b      	add	r3, r1
 80012d2:	6013      	str	r3, [r2, #0]
}
 80012d4:	4770      	bx	lr
 80012d6:	bf00      	nop
 80012d8:	2000036c 	.word	0x2000036c
 80012dc:	200000c4 	.word	0x200000c4

080012e0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80012e0:	4b01      	ldr	r3, [pc, #4]	@ (80012e8 <HAL_GetTick+0x8>)
 80012e2:	6818      	ldr	r0, [r3, #0]
}
 80012e4:	4770      	bx	lr
 80012e6:	bf00      	nop
 80012e8:	2000036c 	.word	0x2000036c

080012ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012ec:	b538      	push	{r3, r4, r5, lr}
 80012ee:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80012f0:	f7ff fff6 	bl	80012e0 <HAL_GetTick>
 80012f4:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012f6:	f1b4 3fff 	cmp.w	r4, #4294967295
 80012fa:	d002      	beq.n	8001302 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 80012fc:	4b04      	ldr	r3, [pc, #16]	@ (8001310 <HAL_Delay+0x24>)
 80012fe:	781b      	ldrb	r3, [r3, #0]
 8001300:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001302:	f7ff ffed 	bl	80012e0 <HAL_GetTick>
 8001306:	1b40      	subs	r0, r0, r5
 8001308:	42a0      	cmp	r0, r4
 800130a:	d3fa      	bcc.n	8001302 <HAL_Delay+0x16>
  {
  }
}
 800130c:	bd38      	pop	{r3, r4, r5, pc}
 800130e:	bf00      	nop
 8001310:	200000c4 	.word	0x200000c4

08001314 <ADC_Init>:
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001314:	4b4a      	ldr	r3, [pc, #296]	@ (8001440 <ADC_Init+0x12c>)
 8001316:	685a      	ldr	r2, [r3, #4]
 8001318:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 800131c:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800131e:	685a      	ldr	r2, [r3, #4]
 8001320:	6841      	ldr	r1, [r0, #4]
 8001322:	430a      	orrs	r2, r1
 8001324:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001326:	6802      	ldr	r2, [r0, #0]
 8001328:	6853      	ldr	r3, [r2, #4]
 800132a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800132e:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001330:	6802      	ldr	r2, [r0, #0]
 8001332:	6853      	ldr	r3, [r2, #4]
 8001334:	6901      	ldr	r1, [r0, #16]
 8001336:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800133a:	6053      	str	r3, [r2, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800133c:	6802      	ldr	r2, [r0, #0]
 800133e:	6853      	ldr	r3, [r2, #4]
 8001340:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 8001344:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001346:	6802      	ldr	r2, [r0, #0]
 8001348:	6853      	ldr	r3, [r2, #4]
 800134a:	6881      	ldr	r1, [r0, #8]
 800134c:	430b      	orrs	r3, r1
 800134e:	6053      	str	r3, [r2, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001350:	6802      	ldr	r2, [r0, #0]
 8001352:	6893      	ldr	r3, [r2, #8]
 8001354:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001358:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800135a:	6802      	ldr	r2, [r0, #0]
 800135c:	6893      	ldr	r3, [r2, #8]
 800135e:	68c1      	ldr	r1, [r0, #12]
 8001360:	430b      	orrs	r3, r1
 8001362:	6093      	str	r3, [r2, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001364:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 8001366:	4b37      	ldr	r3, [pc, #220]	@ (8001444 <ADC_Init+0x130>)
 8001368:	429a      	cmp	r2, r3
 800136a:	d057      	beq.n	800141c <ADC_Init+0x108>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800136c:	6802      	ldr	r2, [r0, #0]
 800136e:	6893      	ldr	r3, [r2, #8]
 8001370:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8001374:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001376:	6802      	ldr	r2, [r0, #0]
 8001378:	6893      	ldr	r3, [r2, #8]
 800137a:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800137c:	430b      	orrs	r3, r1
 800137e:	6093      	str	r3, [r2, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001380:	6802      	ldr	r2, [r0, #0]
 8001382:	6893      	ldr	r3, [r2, #8]
 8001384:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8001388:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800138a:	6802      	ldr	r2, [r0, #0]
 800138c:	6893      	ldr	r3, [r2, #8]
 800138e:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8001390:	430b      	orrs	r3, r1
 8001392:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001394:	6802      	ldr	r2, [r0, #0]
 8001396:	6893      	ldr	r3, [r2, #8]
 8001398:	f023 0302 	bic.w	r3, r3, #2
 800139c:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800139e:	6802      	ldr	r2, [r0, #0]
 80013a0:	6893      	ldr	r3, [r2, #8]
 80013a2:	7e01      	ldrb	r1, [r0, #24]
 80013a4:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 80013a8:	6093      	str	r3, [r2, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80013aa:	f890 3020 	ldrb.w	r3, [r0, #32]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d03f      	beq.n	8001432 <ADC_Init+0x11e>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80013b2:	6802      	ldr	r2, [r0, #0]
 80013b4:	6853      	ldr	r3, [r2, #4]
 80013b6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80013ba:	6053      	str	r3, [r2, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80013bc:	6802      	ldr	r2, [r0, #0]
 80013be:	6853      	ldr	r3, [r2, #4]
 80013c0:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 80013c4:	6053      	str	r3, [r2, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80013c6:	6801      	ldr	r1, [r0, #0]
 80013c8:	684b      	ldr	r3, [r1, #4]
 80013ca:	6a42      	ldr	r2, [r0, #36]	@ 0x24
 80013cc:	3a01      	subs	r2, #1
 80013ce:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
 80013d2:	604b      	str	r3, [r1, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80013d4:	6802      	ldr	r2, [r0, #0]
 80013d6:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80013d8:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80013dc:	62d3      	str	r3, [r2, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80013de:	6801      	ldr	r1, [r0, #0]
 80013e0:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 80013e2:	69c2      	ldr	r2, [r0, #28]
 80013e4:	3a01      	subs	r2, #1
 80013e6:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 80013ea:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80013ec:	6802      	ldr	r2, [r0, #0]
 80013ee:	6893      	ldr	r3, [r2, #8]
 80013f0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80013f4:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80013f6:	6802      	ldr	r2, [r0, #0]
 80013f8:	6893      	ldr	r3, [r2, #8]
 80013fa:	f890 1030 	ldrb.w	r1, [r0, #48]	@ 0x30
 80013fe:	ea43 2341 	orr.w	r3, r3, r1, lsl #9
 8001402:	6093      	str	r3, [r2, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001404:	6802      	ldr	r2, [r0, #0]
 8001406:	6893      	ldr	r3, [r2, #8]
 8001408:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800140c:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800140e:	6802      	ldr	r2, [r0, #0]
 8001410:	6893      	ldr	r3, [r2, #8]
 8001412:	6941      	ldr	r1, [r0, #20]
 8001414:	ea43 2381 	orr.w	r3, r3, r1, lsl #10
 8001418:	6093      	str	r3, [r2, #8]
}
 800141a:	4770      	bx	lr
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800141c:	6802      	ldr	r2, [r0, #0]
 800141e:	6893      	ldr	r3, [r2, #8]
 8001420:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8001424:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001426:	6802      	ldr	r2, [r0, #0]
 8001428:	6893      	ldr	r3, [r2, #8]
 800142a:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 800142e:	6093      	str	r3, [r2, #8]
 8001430:	e7b0      	b.n	8001394 <ADC_Init+0x80>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001432:	6802      	ldr	r2, [r0, #0]
 8001434:	6853      	ldr	r3, [r2, #4]
 8001436:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800143a:	6053      	str	r3, [r2, #4]
 800143c:	e7ca      	b.n	80013d4 <ADC_Init+0xc0>
 800143e:	bf00      	nop
 8001440:	40012300 	.word	0x40012300
 8001444:	0f000001 	.word	0x0f000001

08001448 <HAL_ADC_Init>:
  if (hadc == NULL)
 8001448:	b338      	cbz	r0, 800149a <HAL_ADC_Init+0x52>
{
 800144a:	b510      	push	{r4, lr}
 800144c:	4604      	mov	r4, r0
  if (hadc->State == HAL_ADC_STATE_RESET)
 800144e:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8001450:	b143      	cbz	r3, 8001464 <HAL_ADC_Init+0x1c>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001452:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001454:	f013 0f10 	tst.w	r3, #16
 8001458:	d00b      	beq.n	8001472 <HAL_ADC_Init+0x2a>
    tmp_hal_status = HAL_ERROR;
 800145a:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 800145c:	2300      	movs	r3, #0
 800145e:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8001462:	bd10      	pop	{r4, pc}
    HAL_ADC_MspInit(hadc);
 8001464:	f7ff fab6 	bl	80009d4 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8001468:	2300      	movs	r3, #0
 800146a:	6463      	str	r3, [r4, #68]	@ 0x44
    hadc->Lock = HAL_UNLOCKED;
 800146c:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
 8001470:	e7ef      	b.n	8001452 <HAL_ADC_Init+0xa>
    ADC_STATE_CLR_SET(hadc->State,
 8001472:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001474:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001478:	f023 0302 	bic.w	r3, r3, #2
 800147c:	f043 0302 	orr.w	r3, r3, #2
 8001480:	6423      	str	r3, [r4, #64]	@ 0x40
    ADC_Init(hadc);
 8001482:	4620      	mov	r0, r4
 8001484:	f7ff ff46 	bl	8001314 <ADC_Init>
    ADC_CLEAR_ERRORCODE(hadc);
 8001488:	2000      	movs	r0, #0
 800148a:	6460      	str	r0, [r4, #68]	@ 0x44
    ADC_STATE_CLR_SET(hadc->State,
 800148c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800148e:	f023 0303 	bic.w	r3, r3, #3
 8001492:	f043 0301 	orr.w	r3, r3, #1
 8001496:	6423      	str	r3, [r4, #64]	@ 0x40
 8001498:	e7e0      	b.n	800145c <HAL_ADC_Init+0x14>
    return HAL_ERROR;
 800149a:	2001      	movs	r0, #1
}
 800149c:	4770      	bx	lr
	...

080014a0 <HAL_ADC_ConfigChannel>:
{
 80014a0:	b430      	push	{r4, r5}
 80014a2:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 80014a4:	2200      	movs	r2, #0
 80014a6:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 80014a8:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 80014ac:	2a01      	cmp	r2, #1
 80014ae:	f000 80c0 	beq.w	8001632 <HAL_ADC_ConfigChannel+0x192>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2201      	movs	r2, #1
 80014b6:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 80014ba:	680a      	ldr	r2, [r1, #0]
 80014bc:	2a09      	cmp	r2, #9
 80014be:	d940      	bls.n	8001542 <HAL_ADC_ConfigChannel+0xa2>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80014c0:	6804      	ldr	r4, [r0, #0]
 80014c2:	68e0      	ldr	r0, [r4, #12]
 80014c4:	b292      	uxth	r2, r2
 80014c6:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80014ca:	3a1e      	subs	r2, #30
 80014cc:	f04f 0c07 	mov.w	ip, #7
 80014d0:	fa0c f202 	lsl.w	r2, ip, r2
 80014d4:	ea20 0202 	bic.w	r2, r0, r2
 80014d8:	60e2      	str	r2, [r4, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80014da:	681c      	ldr	r4, [r3, #0]
 80014dc:	68e0      	ldr	r0, [r4, #12]
 80014de:	880a      	ldrh	r2, [r1, #0]
 80014e0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80014e4:	3a1e      	subs	r2, #30
 80014e6:	688d      	ldr	r5, [r1, #8]
 80014e8:	fa05 f202 	lsl.w	r2, r5, r2
 80014ec:	4302      	orrs	r2, r0
 80014ee:	60e2      	str	r2, [r4, #12]
  if (sConfig->Rank < 7U)
 80014f0:	684a      	ldr	r2, [r1, #4]
 80014f2:	2a06      	cmp	r2, #6
 80014f4:	d83c      	bhi.n	8001570 <HAL_ADC_ConfigChannel+0xd0>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80014f6:	681c      	ldr	r4, [r3, #0]
 80014f8:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 80014fa:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80014fe:	3a05      	subs	r2, #5
 8001500:	f04f 0c1f 	mov.w	ip, #31
 8001504:	fa0c f202 	lsl.w	r2, ip, r2
 8001508:	ea20 0202 	bic.w	r2, r0, r2
 800150c:	6362      	str	r2, [r4, #52]	@ 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800150e:	681c      	ldr	r4, [r3, #0]
 8001510:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8001512:	684a      	ldr	r2, [r1, #4]
 8001514:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001518:	3a05      	subs	r2, #5
 800151a:	f8b1 c000 	ldrh.w	ip, [r1]
 800151e:	fa0c f202 	lsl.w	r2, ip, r2
 8001522:	4302      	orrs	r2, r0
 8001524:	6362      	str	r2, [r4, #52]	@ 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001526:	6818      	ldr	r0, [r3, #0]
 8001528:	4a43      	ldr	r2, [pc, #268]	@ (8001638 <HAL_ADC_ConfigChannel+0x198>)
 800152a:	4290      	cmp	r0, r2
 800152c:	d050      	beq.n	80015d0 <HAL_ADC_ConfigChannel+0x130>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800152e:	6818      	ldr	r0, [r3, #0]
 8001530:	4a41      	ldr	r2, [pc, #260]	@ (8001638 <HAL_ADC_ConfigChannel+0x198>)
 8001532:	4290      	cmp	r0, r2
 8001534:	d059      	beq.n	80015ea <HAL_ADC_ConfigChannel+0x14a>
  __HAL_UNLOCK(hadc);
 8001536:	2000      	movs	r0, #0
 8001538:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
}
 800153c:	b002      	add	sp, #8
 800153e:	bc30      	pop	{r4, r5}
 8001540:	4770      	bx	lr
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001542:	6804      	ldr	r4, [r0, #0]
 8001544:	6920      	ldr	r0, [r4, #16]
 8001546:	b292      	uxth	r2, r2
 8001548:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800154c:	f04f 0c07 	mov.w	ip, #7
 8001550:	fa0c f202 	lsl.w	r2, ip, r2
 8001554:	ea20 0202 	bic.w	r2, r0, r2
 8001558:	6122      	str	r2, [r4, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800155a:	681c      	ldr	r4, [r3, #0]
 800155c:	6920      	ldr	r0, [r4, #16]
 800155e:	880a      	ldrh	r2, [r1, #0]
 8001560:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001564:	688d      	ldr	r5, [r1, #8]
 8001566:	fa05 f202 	lsl.w	r2, r5, r2
 800156a:	4302      	orrs	r2, r0
 800156c:	6122      	str	r2, [r4, #16]
 800156e:	e7bf      	b.n	80014f0 <HAL_ADC_ConfigChannel+0x50>
  else if (sConfig->Rank < 13U)
 8001570:	2a0c      	cmp	r2, #12
 8001572:	d816      	bhi.n	80015a2 <HAL_ADC_ConfigChannel+0x102>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001574:	681d      	ldr	r5, [r3, #0]
 8001576:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 8001578:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800157c:	3a23      	subs	r2, #35	@ 0x23
 800157e:	241f      	movs	r4, #31
 8001580:	fa04 f202 	lsl.w	r2, r4, r2
 8001584:	ea20 0202 	bic.w	r2, r0, r2
 8001588:	632a      	str	r2, [r5, #48]	@ 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800158a:	681d      	ldr	r5, [r3, #0]
 800158c:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 800158e:	684a      	ldr	r2, [r1, #4]
 8001590:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001594:	3a23      	subs	r2, #35	@ 0x23
 8001596:	880c      	ldrh	r4, [r1, #0]
 8001598:	fa04 f202 	lsl.w	r2, r4, r2
 800159c:	4302      	orrs	r2, r0
 800159e:	632a      	str	r2, [r5, #48]	@ 0x30
 80015a0:	e7c1      	b.n	8001526 <HAL_ADC_ConfigChannel+0x86>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80015a2:	681d      	ldr	r5, [r3, #0]
 80015a4:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 80015a6:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80015aa:	3a41      	subs	r2, #65	@ 0x41
 80015ac:	241f      	movs	r4, #31
 80015ae:	fa04 f202 	lsl.w	r2, r4, r2
 80015b2:	ea20 0202 	bic.w	r2, r0, r2
 80015b6:	62ea      	str	r2, [r5, #44]	@ 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80015b8:	681d      	ldr	r5, [r3, #0]
 80015ba:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 80015bc:	684a      	ldr	r2, [r1, #4]
 80015be:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80015c2:	3a41      	subs	r2, #65	@ 0x41
 80015c4:	880c      	ldrh	r4, [r1, #0]
 80015c6:	fa04 f202 	lsl.w	r2, r4, r2
 80015ca:	4302      	orrs	r2, r0
 80015cc:	62ea      	str	r2, [r5, #44]	@ 0x2c
 80015ce:	e7aa      	b.n	8001526 <HAL_ADC_ConfigChannel+0x86>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80015d0:	680a      	ldr	r2, [r1, #0]
 80015d2:	2a12      	cmp	r2, #18
 80015d4:	d1ab      	bne.n	800152e <HAL_ADC_ConfigChannel+0x8e>
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80015d6:	4a19      	ldr	r2, [pc, #100]	@ (800163c <HAL_ADC_ConfigChannel+0x19c>)
 80015d8:	6850      	ldr	r0, [r2, #4]
 80015da:	f420 0000 	bic.w	r0, r0, #8388608	@ 0x800000
 80015de:	6050      	str	r0, [r2, #4]
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80015e0:	6850      	ldr	r0, [r2, #4]
 80015e2:	f440 0080 	orr.w	r0, r0, #4194304	@ 0x400000
 80015e6:	6050      	str	r0, [r2, #4]
 80015e8:	e7a1      	b.n	800152e <HAL_ADC_ConfigChannel+0x8e>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80015ea:	680a      	ldr	r2, [r1, #0]
 80015ec:	4814      	ldr	r0, [pc, #80]	@ (8001640 <HAL_ADC_ConfigChannel+0x1a0>)
 80015ee:	4282      	cmp	r2, r0
 80015f0:	d001      	beq.n	80015f6 <HAL_ADC_ConfigChannel+0x156>
 80015f2:	2a11      	cmp	r2, #17
 80015f4:	d19f      	bne.n	8001536 <HAL_ADC_ConfigChannel+0x96>
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80015f6:	4a11      	ldr	r2, [pc, #68]	@ (800163c <HAL_ADC_ConfigChannel+0x19c>)
 80015f8:	6850      	ldr	r0, [r2, #4]
 80015fa:	f420 0080 	bic.w	r0, r0, #4194304	@ 0x400000
 80015fe:	6050      	str	r0, [r2, #4]
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001600:	6850      	ldr	r0, [r2, #4]
 8001602:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8001606:	6050      	str	r0, [r2, #4]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001608:	6809      	ldr	r1, [r1, #0]
 800160a:	4a0d      	ldr	r2, [pc, #52]	@ (8001640 <HAL_ADC_ConfigChannel+0x1a0>)
 800160c:	4291      	cmp	r1, r2
 800160e:	d192      	bne.n	8001536 <HAL_ADC_ConfigChannel+0x96>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001610:	4a0c      	ldr	r2, [pc, #48]	@ (8001644 <HAL_ADC_ConfigChannel+0x1a4>)
 8001612:	6812      	ldr	r2, [r2, #0]
 8001614:	490c      	ldr	r1, [pc, #48]	@ (8001648 <HAL_ADC_ConfigChannel+0x1a8>)
 8001616:	fba1 1202 	umull	r1, r2, r1, r2
 800161a:	0c92      	lsrs	r2, r2, #18
 800161c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001620:	0052      	lsls	r2, r2, #1
 8001622:	9201      	str	r2, [sp, #4]
      while (counter != 0U)
 8001624:	9a01      	ldr	r2, [sp, #4]
 8001626:	2a00      	cmp	r2, #0
 8001628:	d085      	beq.n	8001536 <HAL_ADC_ConfigChannel+0x96>
        counter--;
 800162a:	9a01      	ldr	r2, [sp, #4]
 800162c:	3a01      	subs	r2, #1
 800162e:	9201      	str	r2, [sp, #4]
 8001630:	e7f8      	b.n	8001624 <HAL_ADC_ConfigChannel+0x184>
  __HAL_LOCK(hadc);
 8001632:	2002      	movs	r0, #2
 8001634:	e782      	b.n	800153c <HAL_ADC_ConfigChannel+0x9c>
 8001636:	bf00      	nop
 8001638:	40012000 	.word	0x40012000
 800163c:	40012300 	.word	0x40012300
 8001640:	10000012 	.word	0x10000012
 8001644:	200000c0 	.word	0x200000c0
 8001648:	431bde83 	.word	0x431bde83

0800164c <__NVIC_EnableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 800164c:	2800      	cmp	r0, #0
 800164e:	db07      	blt.n	8001660 <__NVIC_EnableIRQ+0x14>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001650:	f000 021f 	and.w	r2, r0, #31
 8001654:	0940      	lsrs	r0, r0, #5
 8001656:	2301      	movs	r3, #1
 8001658:	4093      	lsls	r3, r2
 800165a:	4a02      	ldr	r2, [pc, #8]	@ (8001664 <__NVIC_EnableIRQ+0x18>)
 800165c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001660:	4770      	bx	lr
 8001662:	bf00      	nop
 8001664:	e000e100 	.word	0xe000e100

08001668 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8001668:	2800      	cmp	r0, #0
 800166a:	db08      	blt.n	800167e <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800166c:	0109      	lsls	r1, r1, #4
 800166e:	b2c9      	uxtb	r1, r1
 8001670:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8001674:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8001678:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 800167c:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800167e:	f000 000f 	and.w	r0, r0, #15
 8001682:	0109      	lsls	r1, r1, #4
 8001684:	b2c9      	uxtb	r1, r1
 8001686:	4b01      	ldr	r3, [pc, #4]	@ (800168c <__NVIC_SetPriority+0x24>)
 8001688:	5419      	strb	r1, [r3, r0]
  }
}
 800168a:	4770      	bx	lr
 800168c:	e000ed14 	.word	0xe000ed14

08001690 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001690:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001692:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001696:	f1c0 0c07 	rsb	ip, r0, #7
 800169a:	f1bc 0f04 	cmp.w	ip, #4
 800169e:	bf28      	it	cs
 80016a0:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016a4:	1d03      	adds	r3, r0, #4
 80016a6:	2b06      	cmp	r3, #6
 80016a8:	d90f      	bls.n	80016ca <NVIC_EncodePriority+0x3a>
 80016aa:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016ac:	f04f 3eff 	mov.w	lr, #4294967295
 80016b0:	fa0e f00c 	lsl.w	r0, lr, ip
 80016b4:	ea21 0100 	bic.w	r1, r1, r0
 80016b8:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016ba:	fa0e fe03 	lsl.w	lr, lr, r3
 80016be:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 80016c2:	ea41 0002 	orr.w	r0, r1, r2
 80016c6:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016ca:	2300      	movs	r3, #0
 80016cc:	e7ee      	b.n	80016ac <NVIC_EncodePriority+0x1c>
	...

080016d0 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016d0:	4a07      	ldr	r2, [pc, #28]	@ (80016f0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80016d2:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016d4:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80016d8:	041b      	lsls	r3, r3, #16
 80016da:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016dc:	0200      	lsls	r0, r0, #8
 80016de:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016e2:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 80016e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80016e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 80016ec:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80016ee:	4770      	bx	lr
 80016f0:	e000ed00 	.word	0xe000ed00

080016f4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016f4:	b510      	push	{r4, lr}
 80016f6:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016f8:	4b05      	ldr	r3, [pc, #20]	@ (8001710 <HAL_NVIC_SetPriority+0x1c>)
 80016fa:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016fc:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8001700:	f7ff ffc6 	bl	8001690 <NVIC_EncodePriority>
 8001704:	4601      	mov	r1, r0
 8001706:	4620      	mov	r0, r4
 8001708:	f7ff ffae 	bl	8001668 <__NVIC_SetPriority>
}
 800170c:	bd10      	pop	{r4, pc}
 800170e:	bf00      	nop
 8001710:	e000ed00 	.word	0xe000ed00

08001714 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001714:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001716:	f7ff ff99 	bl	800164c <__NVIC_EnableIRQ>
}
 800171a:	bd08      	pop	{r3, pc}

0800171c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800171c:	3801      	subs	r0, #1
 800171e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8001722:	d20b      	bcs.n	800173c <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001724:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8001728:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800172a:	4a05      	ldr	r2, [pc, #20]	@ (8001740 <HAL_SYSTICK_Config+0x24>)
 800172c:	21f0      	movs	r1, #240	@ 0xf0
 800172e:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001732:	2000      	movs	r0, #0
 8001734:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001736:	2207      	movs	r2, #7
 8001738:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800173a:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800173c:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800173e:	4770      	bx	lr
 8001740:	e000ed00 	.word	0xe000ed00

08001744 <HAL_CRC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001744:	b158      	cbz	r0, 800175e <HAL_CRC_Init+0x1a>
{
 8001746:	b510      	push	{r4, lr}
 8001748:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800174a:	7943      	ldrb	r3, [r0, #5]
 800174c:	b11b      	cbz	r3, 8001756 <HAL_CRC_Init+0x12>
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800174e:	2301      	movs	r3, #1
 8001750:	7163      	strb	r3, [r4, #5]

  /* Return function status */
  return HAL_OK;
 8001752:	2000      	movs	r0, #0
}
 8001754:	bd10      	pop	{r4, pc}
    hcrc->Lock = HAL_UNLOCKED;
 8001756:	7103      	strb	r3, [r0, #4]
    HAL_CRC_MspInit(hcrc);
 8001758:	f7ff f9d8 	bl	8000b0c <HAL_CRC_MspInit>
 800175c:	e7f7      	b.n	800174e <HAL_CRC_Init+0xa>
    return HAL_ERROR;
 800175e:	2001      	movs	r0, #1
}
 8001760:	4770      	bx	lr

08001762 <HAL_CRC_Accumulate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Accumulate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8001762:	4684      	mov	ip, r0
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8001764:	2302      	movs	r3, #2
 8001766:	7143      	strb	r3, [r0, #5]

  /* Enter Data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 8001768:	2300      	movs	r3, #0
 800176a:	4293      	cmp	r3, r2
 800176c:	d211      	bcs.n	8001792 <HAL_CRC_Accumulate+0x30>
{
 800176e:	b410      	push	{r4}
  {
    hcrc->Instance->DR = pBuffer[index];
 8001770:	f8dc 0000 	ldr.w	r0, [ip]
 8001774:	f851 4023 	ldr.w	r4, [r1, r3, lsl #2]
 8001778:	6004      	str	r4, [r0, #0]
  for (index = 0U; index < BufferLength; index++)
 800177a:	3301      	adds	r3, #1
 800177c:	4293      	cmp	r3, r2
 800177e:	d3f7      	bcc.n	8001770 <HAL_CRC_Accumulate+0xe>
  }
  temp = hcrc->Instance->DR;
 8001780:	f8dc 3000 	ldr.w	r3, [ip]
 8001784:	6818      	ldr	r0, [r3, #0]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001786:	2301      	movs	r3, #1
 8001788:	f88c 3005 	strb.w	r3, [ip, #5]

  /* Return the CRC computed value */
  return temp;
}
 800178c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001790:	4770      	bx	lr
  temp = hcrc->Instance->DR;
 8001792:	6803      	ldr	r3, [r0, #0]
 8001794:	6818      	ldr	r0, [r3, #0]
  hcrc->State = HAL_CRC_STATE_READY;
 8001796:	2301      	movs	r3, #1
 8001798:	f88c 3005 	strb.w	r3, [ip, #5]
}
 800179c:	4770      	bx	lr
	...

080017a0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80017a0:	b410      	push	{r4}
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80017a2:	6803      	ldr	r3, [r0, #0]
 80017a4:	b2d9      	uxtb	r1, r3
 80017a6:	3910      	subs	r1, #16
 80017a8:	4a0c      	ldr	r2, [pc, #48]	@ (80017dc <DMA_CalcBaseAndBitshift+0x3c>)
 80017aa:	fba2 4201 	umull	r4, r2, r2, r1
 80017ae:	0912      	lsrs	r2, r2, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80017b0:	4c0b      	ldr	r4, [pc, #44]	@ (80017e0 <DMA_CalcBaseAndBitshift+0x40>)
 80017b2:	5ca2      	ldrb	r2, [r4, r2]
 80017b4:	65c2      	str	r2, [r0, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80017b6:	295f      	cmp	r1, #95	@ 0x5f
 80017b8:	d909      	bls.n	80017ce <DMA_CalcBaseAndBitshift+0x2e>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80017ba:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80017be:	f023 0303 	bic.w	r3, r3, #3
 80017c2:	3304      	adds	r3, #4
 80017c4:	6583      	str	r3, [r0, #88]	@ 0x58
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 80017c6:	6d80      	ldr	r0, [r0, #88]	@ 0x58
 80017c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80017cc:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80017ce:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80017d2:	f023 0303 	bic.w	r3, r3, #3
 80017d6:	6583      	str	r3, [r0, #88]	@ 0x58
 80017d8:	e7f5      	b.n	80017c6 <DMA_CalcBaseAndBitshift+0x26>
 80017da:	bf00      	nop
 80017dc:	aaaaaaab 	.word	0xaaaaaaab
 80017e0:	08003230 	.word	0x08003230

080017e4 <DMA_CheckFifoParam>:
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80017e4:	6a83      	ldr	r3, [r0, #40]	@ 0x28
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80017e6:	6982      	ldr	r2, [r0, #24]
 80017e8:	b992      	cbnz	r2, 8001810 <DMA_CheckFifoParam+0x2c>
  {
    switch (tmp)
 80017ea:	2b01      	cmp	r3, #1
 80017ec:	d00a      	beq.n	8001804 <DMA_CheckFifoParam+0x20>
 80017ee:	2b02      	cmp	r3, #2
 80017f0:	d002      	beq.n	80017f8 <DMA_CheckFifoParam+0x14>
 80017f2:	b10b      	cbz	r3, 80017f8 <DMA_CheckFifoParam+0x14>
 80017f4:	2000      	movs	r0, #0
 80017f6:	4770      	bx	lr
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80017f8:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 80017fa:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 80017fe:	d128      	bne.n	8001852 <DMA_CheckFifoParam+0x6e>
  HAL_StatusTypeDef status = HAL_OK;
 8001800:	2000      	movs	r0, #0
 8001802:	4770      	bx	lr
      {
        status = HAL_ERROR;
      }
      break;
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001804:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001806:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800180a:	d024      	beq.n	8001856 <DMA_CheckFifoParam+0x72>
  HAL_StatusTypeDef status = HAL_OK;
 800180c:	2000      	movs	r0, #0
 800180e:	4770      	bx	lr
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001810:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8001814:	d009      	beq.n	800182a <DMA_CheckFifoParam+0x46>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001816:	2b02      	cmp	r3, #2
 8001818:	d925      	bls.n	8001866 <DMA_CheckFifoParam+0x82>
 800181a:	2b03      	cmp	r3, #3
 800181c:	d125      	bne.n	800186a <DMA_CheckFifoParam+0x86>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800181e:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001820:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8001824:	d123      	bne.n	800186e <DMA_CheckFifoParam+0x8a>
  HAL_StatusTypeDef status = HAL_OK;
 8001826:	2000      	movs	r0, #0
 8001828:	4770      	bx	lr
    switch (tmp)
 800182a:	2b03      	cmp	r3, #3
 800182c:	d803      	bhi.n	8001836 <DMA_CheckFifoParam+0x52>
 800182e:	e8df f003 	tbb	[pc, r3]
 8001832:	0414      	.short	0x0414
 8001834:	0a14      	.short	0x0a14
 8001836:	2000      	movs	r0, #0
 8001838:	4770      	bx	lr
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800183a:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 800183c:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8001840:	d10d      	bne.n	800185e <DMA_CheckFifoParam+0x7a>
  HAL_StatusTypeDef status = HAL_OK;
 8001842:	2000      	movs	r0, #0
 8001844:	4770      	bx	lr
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001846:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001848:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800184c:	d009      	beq.n	8001862 <DMA_CheckFifoParam+0x7e>
  HAL_StatusTypeDef status = HAL_OK;
 800184e:	2000      	movs	r0, #0
 8001850:	4770      	bx	lr
        status = HAL_ERROR;
 8001852:	2001      	movs	r0, #1
 8001854:	4770      	bx	lr
        status = HAL_ERROR;
 8001856:	2001      	movs	r0, #1
 8001858:	4770      	bx	lr
      status = HAL_ERROR;
 800185a:	2001      	movs	r0, #1
 800185c:	4770      	bx	lr
        status = HAL_ERROR;
 800185e:	2001      	movs	r0, #1
 8001860:	4770      	bx	lr
        status = HAL_ERROR;
 8001862:	2001      	movs	r0, #1
 8001864:	4770      	bx	lr
      status = HAL_ERROR;
 8001866:	2001      	movs	r0, #1
 8001868:	4770      	bx	lr
    switch (tmp)
 800186a:	2000      	movs	r0, #0
 800186c:	4770      	bx	lr
      {
        status = HAL_ERROR;
 800186e:	2001      	movs	r0, #1
      break;
    }
  } 
  
  return status; 
}
 8001870:	4770      	bx	lr
	...

08001874 <HAL_DMA_Init>:
{
 8001874:	b570      	push	{r4, r5, r6, lr}
 8001876:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001878:	f7ff fd32 	bl	80012e0 <HAL_GetTick>
  if(hdma == NULL)
 800187c:	2c00      	cmp	r4, #0
 800187e:	d05b      	beq.n	8001938 <HAL_DMA_Init+0xc4>
 8001880:	4605      	mov	r5, r0
  hdma->State = HAL_DMA_STATE_BUSY;
 8001882:	2302      	movs	r3, #2
 8001884:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  __HAL_UNLOCK(hdma);
 8001888:	2300      	movs	r3, #0
 800188a:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
  __HAL_DMA_DISABLE(hdma);
 800188e:	6822      	ldr	r2, [r4, #0]
 8001890:	6813      	ldr	r3, [r2, #0]
 8001892:	f023 0301 	bic.w	r3, r3, #1
 8001896:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001898:	6823      	ldr	r3, [r4, #0]
 800189a:	681a      	ldr	r2, [r3, #0]
 800189c:	f012 0f01 	tst.w	r2, #1
 80018a0:	d00a      	beq.n	80018b8 <HAL_DMA_Init+0x44>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80018a2:	f7ff fd1d 	bl	80012e0 <HAL_GetTick>
 80018a6:	1b43      	subs	r3, r0, r5
 80018a8:	2b05      	cmp	r3, #5
 80018aa:	d9f5      	bls.n	8001898 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80018ac:	2320      	movs	r3, #32
 80018ae:	6563      	str	r3, [r4, #84]	@ 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80018b0:	2003      	movs	r0, #3
 80018b2:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
}
 80018b6:	bd70      	pop	{r4, r5, r6, pc}
  tmp = hdma->Instance->CR;
 80018b8:	681a      	ldr	r2, [r3, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80018ba:	4920      	ldr	r1, [pc, #128]	@ (800193c <HAL_DMA_Init+0xc8>)
 80018bc:	4011      	ands	r1, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80018be:	6862      	ldr	r2, [r4, #4]
 80018c0:	68a0      	ldr	r0, [r4, #8]
 80018c2:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018c4:	68e0      	ldr	r0, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80018c6:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018c8:	6920      	ldr	r0, [r4, #16]
 80018ca:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018cc:	6960      	ldr	r0, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018ce:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018d0:	69a0      	ldr	r0, [r4, #24]
 80018d2:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 80018d4:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018d6:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 80018d8:	6a20      	ldr	r0, [r4, #32]
 80018da:	4302      	orrs	r2, r0
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80018dc:	430a      	orrs	r2, r1
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80018de:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80018e0:	2904      	cmp	r1, #4
 80018e2:	d01e      	beq.n	8001922 <HAL_DMA_Init+0xae>
  hdma->Instance->CR = tmp;  
 80018e4:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 80018e6:	6826      	ldr	r6, [r4, #0]
 80018e8:	6975      	ldr	r5, [r6, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80018ea:	f025 0507 	bic.w	r5, r5, #7
  tmp |= hdma->Init.FIFOMode;
 80018ee:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80018f0:	431d      	orrs	r5, r3
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80018f2:	2b04      	cmp	r3, #4
 80018f4:	d107      	bne.n	8001906 <HAL_DMA_Init+0x92>
    tmp |= hdma->Init.FIFOThreshold;
 80018f6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80018f8:	431d      	orrs	r5, r3
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80018fa:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80018fc:	b11b      	cbz	r3, 8001906 <HAL_DMA_Init+0x92>
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80018fe:	4620      	mov	r0, r4
 8001900:	f7ff ff70 	bl	80017e4 <DMA_CheckFifoParam>
 8001904:	b990      	cbnz	r0, 800192c <HAL_DMA_Init+0xb8>
  hdma->Instance->FCR = tmp;
 8001906:	6175      	str	r5, [r6, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001908:	4620      	mov	r0, r4
 800190a:	f7ff ff49 	bl	80017a0 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800190e:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001910:	233f      	movs	r3, #63	@ 0x3f
 8001912:	4093      	lsls	r3, r2
 8001914:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001916:	2000      	movs	r0, #0
 8001918:	6560      	str	r0, [r4, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 800191a:	2301      	movs	r3, #1
 800191c:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  return HAL_OK;
 8001920:	e7c9      	b.n	80018b6 <HAL_DMA_Init+0x42>
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001922:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8001924:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8001926:	4301      	orrs	r1, r0
 8001928:	430a      	orrs	r2, r1
 800192a:	e7db      	b.n	80018e4 <HAL_DMA_Init+0x70>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800192c:	2340      	movs	r3, #64	@ 0x40
 800192e:	6563      	str	r3, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8001930:	2001      	movs	r0, #1
 8001932:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
        return HAL_ERROR; 
 8001936:	e7be      	b.n	80018b6 <HAL_DMA_Init+0x42>
    return HAL_ERROR;
 8001938:	2001      	movs	r0, #1
 800193a:	e7bc      	b.n	80018b6 <HAL_DMA_Init+0x42>
 800193c:	f010803f 	.word	0xf010803f

08001940 <HAL_DMA_IRQHandler>:
{
 8001940:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001942:	b083      	sub	sp, #12
 8001944:	4604      	mov	r4, r0
  __IO uint32_t count = 0U;
 8001946:	2300      	movs	r3, #0
 8001948:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 800194a:	4b72      	ldr	r3, [pc, #456]	@ (8001b14 <HAL_DMA_IRQHandler+0x1d4>)
 800194c:	681d      	ldr	r5, [r3, #0]
 800194e:	4b72      	ldr	r3, [pc, #456]	@ (8001b18 <HAL_DMA_IRQHandler+0x1d8>)
 8001950:	fba3 3505 	umull	r3, r5, r3, r5
 8001954:	0aad      	lsrs	r5, r5, #10
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001956:	6d87      	ldr	r7, [r0, #88]	@ 0x58
  tmpisr = regs->ISR;
 8001958:	683e      	ldr	r6, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800195a:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 800195c:	2308      	movs	r3, #8
 800195e:	4093      	lsls	r3, r2
 8001960:	4233      	tst	r3, r6
 8001962:	d010      	beq.n	8001986 <HAL_DMA_IRQHandler+0x46>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001964:	6803      	ldr	r3, [r0, #0]
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	f012 0f04 	tst.w	r2, #4
 800196c:	d00b      	beq.n	8001986 <HAL_DMA_IRQHandler+0x46>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800196e:	681a      	ldr	r2, [r3, #0]
 8001970:	f022 0204 	bic.w	r2, r2, #4
 8001974:	601a      	str	r2, [r3, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001976:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 8001978:	2308      	movs	r3, #8
 800197a:	4093      	lsls	r3, r2
 800197c:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800197e:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8001980:	f043 0301 	orr.w	r3, r3, #1
 8001984:	6543      	str	r3, [r0, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001986:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001988:	2301      	movs	r3, #1
 800198a:	4093      	lsls	r3, r2
 800198c:	4233      	tst	r3, r6
 800198e:	d009      	beq.n	80019a4 <HAL_DMA_IRQHandler+0x64>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001990:	6822      	ldr	r2, [r4, #0]
 8001992:	6952      	ldr	r2, [r2, #20]
 8001994:	f012 0f80 	tst.w	r2, #128	@ 0x80
 8001998:	d004      	beq.n	80019a4 <HAL_DMA_IRQHandler+0x64>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800199a:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800199c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800199e:	f043 0302 	orr.w	r3, r3, #2
 80019a2:	6563      	str	r3, [r4, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80019a4:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80019a6:	2304      	movs	r3, #4
 80019a8:	4093      	lsls	r3, r2
 80019aa:	4233      	tst	r3, r6
 80019ac:	d009      	beq.n	80019c2 <HAL_DMA_IRQHandler+0x82>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80019ae:	6822      	ldr	r2, [r4, #0]
 80019b0:	6812      	ldr	r2, [r2, #0]
 80019b2:	f012 0f02 	tst.w	r2, #2
 80019b6:	d004      	beq.n	80019c2 <HAL_DMA_IRQHandler+0x82>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80019b8:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80019ba:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80019bc:	f043 0304 	orr.w	r3, r3, #4
 80019c0:	6563      	str	r3, [r4, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80019c2:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80019c4:	2310      	movs	r3, #16
 80019c6:	4093      	lsls	r3, r2
 80019c8:	4233      	tst	r3, r6
 80019ca:	d024      	beq.n	8001a16 <HAL_DMA_IRQHandler+0xd6>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80019cc:	6822      	ldr	r2, [r4, #0]
 80019ce:	6812      	ldr	r2, [r2, #0]
 80019d0:	f012 0f08 	tst.w	r2, #8
 80019d4:	d01f      	beq.n	8001a16 <HAL_DMA_IRQHandler+0xd6>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80019d6:	60bb      	str	r3, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80019d8:	6823      	ldr	r3, [r4, #0]
 80019da:	681a      	ldr	r2, [r3, #0]
 80019dc:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
 80019e0:	d00d      	beq.n	80019fe <HAL_DMA_IRQHandler+0xbe>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 80019e8:	d104      	bne.n	80019f4 <HAL_DMA_IRQHandler+0xb4>
          if(hdma->XferHalfCpltCallback != NULL)
 80019ea:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80019ec:	b19b      	cbz	r3, 8001a16 <HAL_DMA_IRQHandler+0xd6>
            hdma->XferHalfCpltCallback(hdma);
 80019ee:	4620      	mov	r0, r4
 80019f0:	4798      	blx	r3
 80019f2:	e010      	b.n	8001a16 <HAL_DMA_IRQHandler+0xd6>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80019f4:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80019f6:	b173      	cbz	r3, 8001a16 <HAL_DMA_IRQHandler+0xd6>
            hdma->XferM1HalfCpltCallback(hdma);
 80019f8:	4620      	mov	r0, r4
 80019fa:	4798      	blx	r3
 80019fc:	e00b      	b.n	8001a16 <HAL_DMA_IRQHandler+0xd6>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80019fe:	681a      	ldr	r2, [r3, #0]
 8001a00:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8001a04:	d103      	bne.n	8001a0e <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001a06:	681a      	ldr	r2, [r3, #0]
 8001a08:	f022 0208 	bic.w	r2, r2, #8
 8001a0c:	601a      	str	r2, [r3, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8001a0e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001a10:	b10b      	cbz	r3, 8001a16 <HAL_DMA_IRQHandler+0xd6>
          hdma->XferHalfCpltCallback(hdma);
 8001a12:	4620      	mov	r0, r4
 8001a14:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001a16:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001a18:	2320      	movs	r3, #32
 8001a1a:	4093      	lsls	r3, r2
 8001a1c:	4233      	tst	r3, r6
 8001a1e:	d055      	beq.n	8001acc <HAL_DMA_IRQHandler+0x18c>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001a20:	6822      	ldr	r2, [r4, #0]
 8001a22:	6812      	ldr	r2, [r2, #0]
 8001a24:	f012 0f10 	tst.w	r2, #16
 8001a28:	d050      	beq.n	8001acc <HAL_DMA_IRQHandler+0x18c>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001a2a:	60bb      	str	r3, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001a2c:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 8001a30:	b2db      	uxtb	r3, r3
 8001a32:	2b05      	cmp	r3, #5
 8001a34:	d00e      	beq.n	8001a54 <HAL_DMA_IRQHandler+0x114>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001a36:	6823      	ldr	r3, [r4, #0]
 8001a38:	681a      	ldr	r2, [r3, #0]
 8001a3a:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
 8001a3e:	d033      	beq.n	8001aa8 <HAL_DMA_IRQHandler+0x168>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8001a46:	d12a      	bne.n	8001a9e <HAL_DMA_IRQHandler+0x15e>
          if(hdma->XferM1CpltCallback != NULL)
 8001a48:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d03e      	beq.n	8001acc <HAL_DMA_IRQHandler+0x18c>
            hdma->XferM1CpltCallback(hdma);
 8001a4e:	4620      	mov	r0, r4
 8001a50:	4798      	blx	r3
 8001a52:	e03b      	b.n	8001acc <HAL_DMA_IRQHandler+0x18c>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001a54:	6822      	ldr	r2, [r4, #0]
 8001a56:	6813      	ldr	r3, [r2, #0]
 8001a58:	f023 0316 	bic.w	r3, r3, #22
 8001a5c:	6013      	str	r3, [r2, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001a5e:	6822      	ldr	r2, [r4, #0]
 8001a60:	6953      	ldr	r3, [r2, #20]
 8001a62:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001a66:	6153      	str	r3, [r2, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001a68:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001a6a:	b1a3      	cbz	r3, 8001a96 <HAL_DMA_IRQHandler+0x156>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001a6c:	6822      	ldr	r2, [r4, #0]
 8001a6e:	6813      	ldr	r3, [r2, #0]
 8001a70:	f023 0308 	bic.w	r3, r3, #8
 8001a74:	6013      	str	r3, [r2, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a76:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001a78:	233f      	movs	r3, #63	@ 0x3f
 8001a7a:	4093      	lsls	r3, r2
 8001a7c:	60bb      	str	r3, [r7, #8]
        hdma->State = HAL_DMA_STATE_READY;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 8001a84:	2300      	movs	r3, #0
 8001a86:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        if(hdma->XferAbortCallback != NULL)
 8001a8a:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d03f      	beq.n	8001b10 <HAL_DMA_IRQHandler+0x1d0>
          hdma->XferAbortCallback(hdma);
 8001a90:	4620      	mov	r0, r4
 8001a92:	4798      	blx	r3
        return;
 8001a94:	e03c      	b.n	8001b10 <HAL_DMA_IRQHandler+0x1d0>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001a96:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d1e7      	bne.n	8001a6c <HAL_DMA_IRQHandler+0x12c>
 8001a9c:	e7eb      	b.n	8001a76 <HAL_DMA_IRQHandler+0x136>
          if(hdma->XferCpltCallback != NULL)
 8001a9e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8001aa0:	b1a3      	cbz	r3, 8001acc <HAL_DMA_IRQHandler+0x18c>
            hdma->XferCpltCallback(hdma);
 8001aa2:	4620      	mov	r0, r4
 8001aa4:	4798      	blx	r3
 8001aa6:	e011      	b.n	8001acc <HAL_DMA_IRQHandler+0x18c>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001aa8:	681a      	ldr	r2, [r3, #0]
 8001aaa:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8001aae:	d109      	bne.n	8001ac4 <HAL_DMA_IRQHandler+0x184>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001ab0:	681a      	ldr	r2, [r3, #0]
 8001ab2:	f022 0210 	bic.w	r2, r2, #16
 8001ab6:	601a      	str	r2, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8001ab8:	2301      	movs	r3, #1
 8001aba:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 8001abe:	2300      	movs	r3, #0
 8001ac0:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        if(hdma->XferCpltCallback != NULL)
 8001ac4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8001ac6:	b10b      	cbz	r3, 8001acc <HAL_DMA_IRQHandler+0x18c>
          hdma->XferCpltCallback(hdma);
 8001ac8:	4620      	mov	r0, r4
 8001aca:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001acc:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001ace:	b1fb      	cbz	r3, 8001b10 <HAL_DMA_IRQHandler+0x1d0>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001ad0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001ad2:	f013 0f01 	tst.w	r3, #1
 8001ad6:	d017      	beq.n	8001b08 <HAL_DMA_IRQHandler+0x1c8>
      hdma->State = HAL_DMA_STATE_ABORT;
 8001ad8:	2305      	movs	r3, #5
 8001ada:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_DMA_DISABLE(hdma);
 8001ade:	6822      	ldr	r2, [r4, #0]
 8001ae0:	6813      	ldr	r3, [r2, #0]
 8001ae2:	f023 0301 	bic.w	r3, r3, #1
 8001ae6:	6013      	str	r3, [r2, #0]
        if (++count > timeout)
 8001ae8:	9b01      	ldr	r3, [sp, #4]
 8001aea:	3301      	adds	r3, #1
 8001aec:	9301      	str	r3, [sp, #4]
 8001aee:	42ab      	cmp	r3, r5
 8001af0:	d804      	bhi.n	8001afc <HAL_DMA_IRQHandler+0x1bc>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001af2:	6823      	ldr	r3, [r4, #0]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f013 0f01 	tst.w	r3, #1
 8001afa:	d1f5      	bne.n	8001ae8 <HAL_DMA_IRQHandler+0x1a8>
      hdma->State = HAL_DMA_STATE_READY;
 8001afc:	2301      	movs	r3, #1
 8001afe:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 8001b02:	2300      	movs	r3, #0
 8001b04:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    if(hdma->XferErrorCallback != NULL)
 8001b08:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8001b0a:	b10b      	cbz	r3, 8001b10 <HAL_DMA_IRQHandler+0x1d0>
      hdma->XferErrorCallback(hdma);
 8001b0c:	4620      	mov	r0, r4
 8001b0e:	4798      	blx	r3
}
 8001b10:	b003      	add	sp, #12
 8001b12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b14:	200000c0 	.word	0x200000c0
 8001b18:	1b4e81b5 	.word	0x1b4e81b5

08001b1c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001b1c:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001b1e:	490a      	ldr	r1, [pc, #40]	@ (8001b48 <FLASH_Program_DoubleWord+0x2c>)
 8001b20:	690c      	ldr	r4, [r1, #16]
 8001b22:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
 8001b26:	610c      	str	r4, [r1, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8001b28:	690c      	ldr	r4, [r1, #16]
 8001b2a:	f444 7440 	orr.w	r4, r4, #768	@ 0x300
 8001b2e:	610c      	str	r4, [r1, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001b30:	690c      	ldr	r4, [r1, #16]
 8001b32:	f044 0401 	orr.w	r4, r4, #1
 8001b36:	610c      	str	r4, [r1, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 8001b38:	6002      	str	r2, [r0, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8001b3a:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 8001b3e:	6043      	str	r3, [r0, #4]
}
 8001b40:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001b44:	4770      	bx	lr
 8001b46:	bf00      	nop
 8001b48:	40023c00 	.word	0x40023c00

08001b4c <FLASH_Program_Word>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001b4c:	4b07      	ldr	r3, [pc, #28]	@ (8001b6c <FLASH_Program_Word+0x20>)
 8001b4e:	691a      	ldr	r2, [r3, #16]
 8001b50:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8001b54:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8001b56:	691a      	ldr	r2, [r3, #16]
 8001b58:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001b5c:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001b5e:	691a      	ldr	r2, [r3, #16]
 8001b60:	f042 0201 	orr.w	r2, r2, #1
 8001b64:	611a      	str	r2, [r3, #16]

  *(__IO uint32_t *)Address = Data;
 8001b66:	6001      	str	r1, [r0, #0]
}
 8001b68:	4770      	bx	lr
 8001b6a:	bf00      	nop
 8001b6c:	40023c00 	.word	0x40023c00

08001b70 <FLASH_Program_HalfWord>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001b70:	4b07      	ldr	r3, [pc, #28]	@ (8001b90 <FLASH_Program_HalfWord+0x20>)
 8001b72:	691a      	ldr	r2, [r3, #16]
 8001b74:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8001b78:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8001b7a:	691a      	ldr	r2, [r3, #16]
 8001b7c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001b80:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001b82:	691a      	ldr	r2, [r3, #16]
 8001b84:	f042 0201 	orr.w	r2, r2, #1
 8001b88:	611a      	str	r2, [r3, #16]

  *(__IO uint16_t *)Address = Data;
 8001b8a:	8001      	strh	r1, [r0, #0]
}
 8001b8c:	4770      	bx	lr
 8001b8e:	bf00      	nop
 8001b90:	40023c00 	.word	0x40023c00

08001b94 <FLASH_Program_Byte>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001b94:	4b06      	ldr	r3, [pc, #24]	@ (8001bb0 <FLASH_Program_Byte+0x1c>)
 8001b96:	691a      	ldr	r2, [r3, #16]
 8001b98:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8001b9c:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8001b9e:	691a      	ldr	r2, [r3, #16]
 8001ba0:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001ba2:	691a      	ldr	r2, [r3, #16]
 8001ba4:	f042 0201 	orr.w	r2, r2, #1
 8001ba8:	611a      	str	r2, [r3, #16]

  *(__IO uint8_t *)Address = Data;
 8001baa:	7001      	strb	r1, [r0, #0]
}
 8001bac:	4770      	bx	lr
 8001bae:	bf00      	nop
 8001bb0:	40023c00 	.word	0x40023c00

08001bb4 <FLASH_SetErrorCode>:
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8001bb4:	4b27      	ldr	r3, [pc, #156]	@ (8001c54 <FLASH_SetErrorCode+0xa0>)
 8001bb6:	68db      	ldr	r3, [r3, #12]
 8001bb8:	f013 0f10 	tst.w	r3, #16
 8001bbc:	d007      	beq.n	8001bce <FLASH_SetErrorCode+0x1a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001bbe:	4a26      	ldr	r2, [pc, #152]	@ (8001c58 <FLASH_SetErrorCode+0xa4>)
 8001bc0:	69d3      	ldr	r3, [r2, #28]
 8001bc2:	f043 0310 	orr.w	r3, r3, #16
 8001bc6:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8001bc8:	4b22      	ldr	r3, [pc, #136]	@ (8001c54 <FLASH_SetErrorCode+0xa0>)
 8001bca:	2210      	movs	r2, #16
 8001bcc:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8001bce:	4b21      	ldr	r3, [pc, #132]	@ (8001c54 <FLASH_SetErrorCode+0xa0>)
 8001bd0:	68db      	ldr	r3, [r3, #12]
 8001bd2:	f013 0f20 	tst.w	r3, #32
 8001bd6:	d007      	beq.n	8001be8 <FLASH_SetErrorCode+0x34>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8001bd8:	4a1f      	ldr	r2, [pc, #124]	@ (8001c58 <FLASH_SetErrorCode+0xa4>)
 8001bda:	69d3      	ldr	r3, [r2, #28]
 8001bdc:	f043 0308 	orr.w	r3, r3, #8
 8001be0:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8001be2:	4b1c      	ldr	r3, [pc, #112]	@ (8001c54 <FLASH_SetErrorCode+0xa0>)
 8001be4:	2220      	movs	r2, #32
 8001be6:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8001be8:	4b1a      	ldr	r3, [pc, #104]	@ (8001c54 <FLASH_SetErrorCode+0xa0>)
 8001bea:	68db      	ldr	r3, [r3, #12]
 8001bec:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8001bf0:	d007      	beq.n	8001c02 <FLASH_SetErrorCode+0x4e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8001bf2:	4a19      	ldr	r2, [pc, #100]	@ (8001c58 <FLASH_SetErrorCode+0xa4>)
 8001bf4:	69d3      	ldr	r3, [r2, #28]
 8001bf6:	f043 0304 	orr.w	r3, r3, #4
 8001bfa:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8001bfc:	4b15      	ldr	r3, [pc, #84]	@ (8001c54 <FLASH_SetErrorCode+0xa0>)
 8001bfe:	2240      	movs	r2, #64	@ 0x40
 8001c00:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8001c02:	4b14      	ldr	r3, [pc, #80]	@ (8001c54 <FLASH_SetErrorCode+0xa0>)
 8001c04:	68db      	ldr	r3, [r3, #12]
 8001c06:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8001c0a:	d007      	beq.n	8001c1c <FLASH_SetErrorCode+0x68>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8001c0c:	4a12      	ldr	r2, [pc, #72]	@ (8001c58 <FLASH_SetErrorCode+0xa4>)
 8001c0e:	69d3      	ldr	r3, [r2, #28]
 8001c10:	f043 0302 	orr.w	r3, r3, #2
 8001c14:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8001c16:	4b0f      	ldr	r3, [pc, #60]	@ (8001c54 <FLASH_SetErrorCode+0xa0>)
 8001c18:	2280      	movs	r2, #128	@ 0x80
 8001c1a:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8001c1c:	4b0d      	ldr	r3, [pc, #52]	@ (8001c54 <FLASH_SetErrorCode+0xa0>)
 8001c1e:	68db      	ldr	r3, [r3, #12]
 8001c20:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8001c24:	d008      	beq.n	8001c38 <FLASH_SetErrorCode+0x84>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8001c26:	4a0c      	ldr	r2, [pc, #48]	@ (8001c58 <FLASH_SetErrorCode+0xa4>)
 8001c28:	69d3      	ldr	r3, [r2, #28]
 8001c2a:	f043 0301 	orr.w	r3, r3, #1
 8001c2e:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8001c30:	4b08      	ldr	r3, [pc, #32]	@ (8001c54 <FLASH_SetErrorCode+0xa0>)
 8001c32:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001c36:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8001c38:	4b06      	ldr	r3, [pc, #24]	@ (8001c54 <FLASH_SetErrorCode+0xa0>)
 8001c3a:	68db      	ldr	r3, [r3, #12]
 8001c3c:	f013 0f02 	tst.w	r3, #2
 8001c40:	d007      	beq.n	8001c52 <FLASH_SetErrorCode+0x9e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8001c42:	4a05      	ldr	r2, [pc, #20]	@ (8001c58 <FLASH_SetErrorCode+0xa4>)
 8001c44:	69d3      	ldr	r3, [r2, #28]
 8001c46:	f043 0320 	orr.w	r3, r3, #32
 8001c4a:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8001c4c:	4b01      	ldr	r3, [pc, #4]	@ (8001c54 <FLASH_SetErrorCode+0xa0>)
 8001c4e:	2202      	movs	r2, #2
 8001c50:	60da      	str	r2, [r3, #12]
  }
}
 8001c52:	4770      	bx	lr
 8001c54:	40023c00 	.word	0x40023c00
 8001c58:	20000370 	.word	0x20000370

08001c5c <HAL_FLASH_Unlock>:
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001c5c:	4b09      	ldr	r3, [pc, #36]	@ (8001c84 <HAL_FLASH_Unlock+0x28>)
 8001c5e:	691b      	ldr	r3, [r3, #16]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	db01      	blt.n	8001c68 <HAL_FLASH_Unlock+0xc>
  HAL_StatusTypeDef status = HAL_OK;
 8001c64:	2000      	movs	r0, #0
 8001c66:	4770      	bx	lr
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001c68:	4b06      	ldr	r3, [pc, #24]	@ (8001c84 <HAL_FLASH_Unlock+0x28>)
 8001c6a:	4a07      	ldr	r2, [pc, #28]	@ (8001c88 <HAL_FLASH_Unlock+0x2c>)
 8001c6c:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001c6e:	f102 3288 	add.w	r2, r2, #2290649224	@ 0x88888888
 8001c72:	605a      	str	r2, [r3, #4]
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001c74:	691b      	ldr	r3, [r3, #16]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	db01      	blt.n	8001c7e <HAL_FLASH_Unlock+0x22>
  HAL_StatusTypeDef status = HAL_OK;
 8001c7a:	2000      	movs	r0, #0
 8001c7c:	4770      	bx	lr
      status = HAL_ERROR;
 8001c7e:	2001      	movs	r0, #1
}
 8001c80:	4770      	bx	lr
 8001c82:	bf00      	nop
 8001c84:	40023c00 	.word	0x40023c00
 8001c88:	45670123 	.word	0x45670123

08001c8c <HAL_FLASH_Lock>:
  FLASH->CR |= FLASH_CR_LOCK;
 8001c8c:	4a03      	ldr	r2, [pc, #12]	@ (8001c9c <HAL_FLASH_Lock+0x10>)
 8001c8e:	6913      	ldr	r3, [r2, #16]
 8001c90:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001c94:	6113      	str	r3, [r2, #16]
}
 8001c96:	2000      	movs	r0, #0
 8001c98:	4770      	bx	lr
 8001c9a:	bf00      	nop
 8001c9c:	40023c00 	.word	0x40023c00

08001ca0 <FLASH_WaitForLastOperation>:
{
 8001ca0:	b538      	push	{r3, r4, r5, lr}
 8001ca2:	4604      	mov	r4, r0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001ca4:	4b14      	ldr	r3, [pc, #80]	@ (8001cf8 <FLASH_WaitForLastOperation+0x58>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	61da      	str	r2, [r3, #28]
  tickstart = HAL_GetTick();
 8001caa:	f7ff fb19 	bl	80012e0 <HAL_GetTick>
 8001cae:	4605      	mov	r5, r0
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8001cb0:	4b12      	ldr	r3, [pc, #72]	@ (8001cfc <FLASH_WaitForLastOperation+0x5c>)
 8001cb2:	68db      	ldr	r3, [r3, #12]
 8001cb4:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8001cb8:	d00a      	beq.n	8001cd0 <FLASH_WaitForLastOperation+0x30>
    if (Timeout != HAL_MAX_DELAY)
 8001cba:	f1b4 3fff 	cmp.w	r4, #4294967295
 8001cbe:	d0f7      	beq.n	8001cb0 <FLASH_WaitForLastOperation+0x10>
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001cc0:	b124      	cbz	r4, 8001ccc <FLASH_WaitForLastOperation+0x2c>
 8001cc2:	f7ff fb0d 	bl	80012e0 <HAL_GetTick>
 8001cc6:	1b40      	subs	r0, r0, r5
 8001cc8:	42a0      	cmp	r0, r4
 8001cca:	d9f1      	bls.n	8001cb0 <FLASH_WaitForLastOperation+0x10>
        return HAL_TIMEOUT;
 8001ccc:	2003      	movs	r0, #3
 8001cce:	e00d      	b.n	8001cec <FLASH_WaitForLastOperation+0x4c>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8001cd0:	4b0a      	ldr	r3, [pc, #40]	@ (8001cfc <FLASH_WaitForLastOperation+0x5c>)
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	f013 0f01 	tst.w	r3, #1
 8001cd8:	d002      	beq.n	8001ce0 <FLASH_WaitForLastOperation+0x40>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001cda:	4b08      	ldr	r3, [pc, #32]	@ (8001cfc <FLASH_WaitForLastOperation+0x5c>)
 8001cdc:	2201      	movs	r2, #1
 8001cde:	60da      	str	r2, [r3, #12]
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8001ce0:	4b06      	ldr	r3, [pc, #24]	@ (8001cfc <FLASH_WaitForLastOperation+0x5c>)
 8001ce2:	68db      	ldr	r3, [r3, #12]
 8001ce4:	f413 7ff9 	tst.w	r3, #498	@ 0x1f2
 8001ce8:	d101      	bne.n	8001cee <FLASH_WaitForLastOperation+0x4e>
  return HAL_OK;
 8001cea:	2000      	movs	r0, #0
}
 8001cec:	bd38      	pop	{r3, r4, r5, pc}
    FLASH_SetErrorCode();
 8001cee:	f7ff ff61 	bl	8001bb4 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001cf2:	2001      	movs	r0, #1
 8001cf4:	e7fa      	b.n	8001cec <FLASH_WaitForLastOperation+0x4c>
 8001cf6:	bf00      	nop
 8001cf8:	20000370 	.word	0x20000370
 8001cfc:	40023c00 	.word	0x40023c00

08001d00 <HAL_FLASH_Program>:
{
 8001d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d02:	4616      	mov	r6, r2
  __HAL_LOCK(&pFlash);
 8001d04:	4a1b      	ldr	r2, [pc, #108]	@ (8001d74 <HAL_FLASH_Program+0x74>)
 8001d06:	7e12      	ldrb	r2, [r2, #24]
 8001d08:	2a01      	cmp	r2, #1
 8001d0a:	d030      	beq.n	8001d6e <HAL_FLASH_Program+0x6e>
 8001d0c:	4604      	mov	r4, r0
 8001d0e:	460d      	mov	r5, r1
 8001d10:	461f      	mov	r7, r3
 8001d12:	4b18      	ldr	r3, [pc, #96]	@ (8001d74 <HAL_FLASH_Program+0x74>)
 8001d14:	2201      	movs	r2, #1
 8001d16:	761a      	strb	r2, [r3, #24]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001d18:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001d1c:	f7ff ffc0 	bl	8001ca0 <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 8001d20:	b990      	cbnz	r0, 8001d48 <HAL_FLASH_Program+0x48>
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8001d22:	b1ac      	cbz	r4, 8001d50 <HAL_FLASH_Program+0x50>
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001d24:	2c01      	cmp	r4, #1
 8001d26:	d018      	beq.n	8001d5a <HAL_FLASH_Program+0x5a>
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8001d28:	2c02      	cmp	r4, #2
 8001d2a:	d01b      	beq.n	8001d64 <HAL_FLASH_Program+0x64>
      FLASH_Program_DoubleWord(Address, Data);
 8001d2c:	4632      	mov	r2, r6
 8001d2e:	463b      	mov	r3, r7
 8001d30:	4628      	mov	r0, r5
 8001d32:	f7ff fef3 	bl	8001b1c <FLASH_Program_DoubleWord>
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001d36:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001d3a:	f7ff ffb1 	bl	8001ca0 <FLASH_WaitForLastOperation>
    FLASH->CR &= (~FLASH_CR_PG);
 8001d3e:	4a0e      	ldr	r2, [pc, #56]	@ (8001d78 <HAL_FLASH_Program+0x78>)
 8001d40:	6913      	ldr	r3, [r2, #16]
 8001d42:	f023 0301 	bic.w	r3, r3, #1
 8001d46:	6113      	str	r3, [r2, #16]
  __HAL_UNLOCK(&pFlash);
 8001d48:	4b0a      	ldr	r3, [pc, #40]	@ (8001d74 <HAL_FLASH_Program+0x74>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	761a      	strb	r2, [r3, #24]
}
 8001d4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8001d50:	b2f1      	uxtb	r1, r6
 8001d52:	4628      	mov	r0, r5
 8001d54:	f7ff ff1e 	bl	8001b94 <FLASH_Program_Byte>
 8001d58:	e7ed      	b.n	8001d36 <HAL_FLASH_Program+0x36>
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8001d5a:	b2b1      	uxth	r1, r6
 8001d5c:	4628      	mov	r0, r5
 8001d5e:	f7ff ff07 	bl	8001b70 <FLASH_Program_HalfWord>
 8001d62:	e7e8      	b.n	8001d36 <HAL_FLASH_Program+0x36>
      FLASH_Program_Word(Address, (uint32_t) Data);
 8001d64:	4631      	mov	r1, r6
 8001d66:	4628      	mov	r0, r5
 8001d68:	f7ff fef0 	bl	8001b4c <FLASH_Program_Word>
 8001d6c:	e7e3      	b.n	8001d36 <HAL_FLASH_Program+0x36>
  __HAL_LOCK(&pFlash);
 8001d6e:	2002      	movs	r0, #2
 8001d70:	e7ed      	b.n	8001d4e <HAL_FLASH_Program+0x4e>
 8001d72:	bf00      	nop
 8001d74:	20000370 	.word	0x20000370
 8001d78:	40023c00 	.word	0x40023c00

08001d7c <FLASH_MassErase>:
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001d7c:	4b07      	ldr	r3, [pc, #28]	@ (8001d9c <FLASH_MassErase+0x20>)
 8001d7e:	691a      	ldr	r2, [r3, #16]
 8001d80:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8001d84:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_MER;
 8001d86:	691a      	ldr	r2, [r3, #16]
 8001d88:	f042 0204 	orr.w	r2, r2, #4
 8001d8c:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8001d8e:	691a      	ldr	r2, [r3, #16]
 8001d90:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8001d94:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001d98:	611a      	str	r2, [r3, #16]
}
 8001d9a:	4770      	bx	lr
 8001d9c:	40023c00 	.word	0x40023c00

08001da0 <FLASH_Erase_Sector>:

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8001da0:	2901      	cmp	r1, #1
 8001da2:	d01b      	beq.n	8001ddc <FLASH_Erase_Sector+0x3c>
 8001da4:	2902      	cmp	r1, #2
 8001da6:	d01c      	beq.n	8001de2 <FLASH_Erase_Sector+0x42>
 8001da8:	b109      	cbz	r1, 8001dae <FLASH_Erase_Sector+0xe>
{
 8001daa:	f44f 7140 	mov.w	r1, #768	@ 0x300
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001dae:	4b0e      	ldr	r3, [pc, #56]	@ (8001de8 <FLASH_Erase_Sector+0x48>)
 8001db0:	691a      	ldr	r2, [r3, #16]
 8001db2:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8001db6:	611a      	str	r2, [r3, #16]
  FLASH->CR |= tmp_psize;
 8001db8:	691a      	ldr	r2, [r3, #16]
 8001dba:	430a      	orrs	r2, r1
 8001dbc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8001dbe:	691a      	ldr	r2, [r3, #16]
 8001dc0:	f022 02f8 	bic.w	r2, r2, #248	@ 0xf8
 8001dc4:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8001dc6:	691a      	ldr	r2, [r3, #16]
 8001dc8:	ea42 00c0 	orr.w	r0, r2, r0, lsl #3
 8001dcc:	f040 0002 	orr.w	r0, r0, #2
 8001dd0:	6118      	str	r0, [r3, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8001dd2:	691a      	ldr	r2, [r3, #16]
 8001dd4:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001dd8:	611a      	str	r2, [r3, #16]
}
 8001dda:	4770      	bx	lr
{
 8001ddc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001de0:	e7e5      	b.n	8001dae <FLASH_Erase_Sector+0xe>
 8001de2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001de6:	e7e2      	b.n	8001dae <FLASH_Erase_Sector+0xe>
 8001de8:	40023c00 	.word	0x40023c00

08001dec <FLASH_FlushCaches>:
  * @retval None
  */
void FLASH_FlushCaches(void)
{
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8001dec:	4b16      	ldr	r3, [pc, #88]	@ (8001e48 <FLASH_FlushCaches+0x5c>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f413 7f00 	tst.w	r3, #512	@ 0x200
 8001df4:	d010      	beq.n	8001e18 <FLASH_FlushCaches+0x2c>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8001df6:	4b14      	ldr	r3, [pc, #80]	@ (8001e48 <FLASH_FlushCaches+0x5c>)
 8001df8:	681a      	ldr	r2, [r3, #0]
 8001dfa:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001dfe:	601a      	str	r2, [r3, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8001e00:	681a      	ldr	r2, [r3, #0]
 8001e02:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001e06:	601a      	str	r2, [r3, #0]
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001e0e:	601a      	str	r2, [r3, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001e10:	681a      	ldr	r2, [r3, #0]
 8001e12:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001e16:	601a      	str	r2, [r3, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8001e18:	4b0b      	ldr	r3, [pc, #44]	@ (8001e48 <FLASH_FlushCaches+0x5c>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8001e20:	d010      	beq.n	8001e44 <FLASH_FlushCaches+0x58>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8001e22:	4b09      	ldr	r3, [pc, #36]	@ (8001e48 <FLASH_FlushCaches+0x5c>)
 8001e24:	681a      	ldr	r2, [r3, #0]
 8001e26:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001e2a:	601a      	str	r2, [r3, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001e32:	601a      	str	r2, [r3, #0]
 8001e34:	681a      	ldr	r2, [r3, #0]
 8001e36:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001e3a:	601a      	str	r2, [r3, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e3c:	681a      	ldr	r2, [r3, #0]
 8001e3e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001e42:	601a      	str	r2, [r3, #0]
  }
}
 8001e44:	4770      	bx	lr
 8001e46:	bf00      	nop
 8001e48:	40023c00 	.word	0x40023c00

08001e4c <HAL_FLASHEx_Erase>:
{
 8001e4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(&pFlash);
 8001e4e:	4b22      	ldr	r3, [pc, #136]	@ (8001ed8 <HAL_FLASHEx_Erase+0x8c>)
 8001e50:	7e1b      	ldrb	r3, [r3, #24]
 8001e52:	2b01      	cmp	r3, #1
 8001e54:	d03e      	beq.n	8001ed4 <HAL_FLASHEx_Erase+0x88>
 8001e56:	4604      	mov	r4, r0
 8001e58:	460e      	mov	r6, r1
 8001e5a:	4b1f      	ldr	r3, [pc, #124]	@ (8001ed8 <HAL_FLASHEx_Erase+0x8c>)
 8001e5c:	2201      	movs	r2, #1
 8001e5e:	761a      	strb	r2, [r3, #24]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001e60:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001e64:	f7ff ff1c 	bl	8001ca0 <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 8001e68:	4607      	mov	r7, r0
 8001e6a:	bb70      	cbnz	r0, 8001eca <HAL_FLASHEx_Erase+0x7e>
    *SectorError = 0xFFFFFFFFU;
 8001e6c:	f04f 33ff 	mov.w	r3, #4294967295
 8001e70:	6033      	str	r3, [r6, #0]
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001e72:	6823      	ldr	r3, [r4, #0]
 8001e74:	2b01      	cmp	r3, #1
 8001e76:	d016      	beq.n	8001ea6 <HAL_FLASHEx_Erase+0x5a>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001e78:	68a5      	ldr	r5, [r4, #8]
 8001e7a:	68e3      	ldr	r3, [r4, #12]
 8001e7c:	68a2      	ldr	r2, [r4, #8]
 8001e7e:	4413      	add	r3, r2
 8001e80:	42ab      	cmp	r3, r5
 8001e82:	d920      	bls.n	8001ec6 <HAL_FLASHEx_Erase+0x7a>
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8001e84:	7c21      	ldrb	r1, [r4, #16]
 8001e86:	4628      	mov	r0, r5
 8001e88:	f7ff ff8a 	bl	8001da0 <FLASH_Erase_Sector>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001e8c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001e90:	f7ff ff06 	bl	8001ca0 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8001e94:	4a11      	ldr	r2, [pc, #68]	@ (8001edc <HAL_FLASHEx_Erase+0x90>)
 8001e96:	6913      	ldr	r3, [r2, #16]
 8001e98:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 8001e9c:	6113      	str	r3, [r2, #16]
        if (status != HAL_OK)
 8001e9e:	4607      	mov	r7, r0
 8001ea0:	b980      	cbnz	r0, 8001ec4 <HAL_FLASHEx_Erase+0x78>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001ea2:	3501      	adds	r5, #1
 8001ea4:	e7e9      	b.n	8001e7a <HAL_FLASHEx_Erase+0x2e>
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8001ea6:	6861      	ldr	r1, [r4, #4]
 8001ea8:	7c20      	ldrb	r0, [r4, #16]
 8001eaa:	f7ff ff67 	bl	8001d7c <FLASH_MassErase>
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001eae:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001eb2:	f7ff fef5 	bl	8001ca0 <FLASH_WaitForLastOperation>
 8001eb6:	4607      	mov	r7, r0
      FLASH->CR &= (~FLASH_MER_BIT);
 8001eb8:	4a08      	ldr	r2, [pc, #32]	@ (8001edc <HAL_FLASHEx_Erase+0x90>)
 8001eba:	6913      	ldr	r3, [r2, #16]
 8001ebc:	f023 0304 	bic.w	r3, r3, #4
 8001ec0:	6113      	str	r3, [r2, #16]
 8001ec2:	e000      	b.n	8001ec6 <HAL_FLASHEx_Erase+0x7a>
          *SectorError = index;
 8001ec4:	6035      	str	r5, [r6, #0]
    FLASH_FlushCaches();
 8001ec6:	f7ff ff91 	bl	8001dec <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 8001eca:	4b03      	ldr	r3, [pc, #12]	@ (8001ed8 <HAL_FLASHEx_Erase+0x8c>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	761a      	strb	r2, [r3, #24]
}
 8001ed0:	4638      	mov	r0, r7
 8001ed2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(&pFlash);
 8001ed4:	2702      	movs	r7, #2
 8001ed6:	e7fb      	b.n	8001ed0 <HAL_FLASHEx_Erase+0x84>
 8001ed8:	20000370 	.word	0x20000370
 8001edc:	40023c00 	.word	0x40023c00

08001ee0 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	2b0f      	cmp	r3, #15
 8001ee4:	f200 80e3 	bhi.w	80020ae <HAL_GPIO_Init+0x1ce>
{
 8001ee8:	b570      	push	{r4, r5, r6, lr}
 8001eea:	b082      	sub	sp, #8
 8001eec:	e065      	b.n	8001fba <HAL_GPIO_Init+0xda>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001eee:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ef0:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8001ef4:	2403      	movs	r4, #3
 8001ef6:	fa04 f40e 	lsl.w	r4, r4, lr
 8001efa:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001efe:	68cc      	ldr	r4, [r1, #12]
 8001f00:	fa04 f40e 	lsl.w	r4, r4, lr
 8001f04:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8001f06:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f08:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f0a:	ea24 0402 	bic.w	r4, r4, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f0e:	684a      	ldr	r2, [r1, #4]
 8001f10:	f3c2 1200 	ubfx	r2, r2, #4, #1
 8001f14:	409a      	lsls	r2, r3
 8001f16:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 8001f18:	6042      	str	r2, [r0, #4]
 8001f1a:	e05c      	b.n	8001fd6 <HAL_GPIO_Init+0xf6>
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f1c:	08dc      	lsrs	r4, r3, #3
 8001f1e:	3408      	adds	r4, #8
 8001f20:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001f24:	f003 0507 	and.w	r5, r3, #7
 8001f28:	00ad      	lsls	r5, r5, #2
 8001f2a:	f04f 0e0f 	mov.w	lr, #15
 8001f2e:	fa0e fe05 	lsl.w	lr, lr, r5
 8001f32:	ea22 0e0e 	bic.w	lr, r2, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001f36:	690a      	ldr	r2, [r1, #16]
 8001f38:	40aa      	lsls	r2, r5
 8001f3a:	ea42 020e 	orr.w	r2, r2, lr
        GPIOx->AFR[position >> 3U] = temp;
 8001f3e:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 8001f42:	e05c      	b.n	8001ffe <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001f44:	2206      	movs	r2, #6
 8001f46:	e000      	b.n	8001f4a <HAL_GPIO_Init+0x6a>
 8001f48:	2200      	movs	r2, #0
 8001f4a:	fa02 f20e 	lsl.w	r2, r2, lr
 8001f4e:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f50:	3402      	adds	r4, #2
 8001f52:	4d57      	ldr	r5, [pc, #348]	@ (80020b0 <HAL_GPIO_Init+0x1d0>)
 8001f54:	f845 2024 	str.w	r2, [r5, r4, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f58:	4a56      	ldr	r2, [pc, #344]	@ (80020b4 <HAL_GPIO_Init+0x1d4>)
 8001f5a:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8001f5c:	ea6f 020c 	mvn.w	r2, ip
 8001f60:	ea24 050c 	bic.w	r5, r4, ip
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f64:	684e      	ldr	r6, [r1, #4]
 8001f66:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
 8001f6a:	d001      	beq.n	8001f70 <HAL_GPIO_Init+0x90>
        {
          temp |= iocurrent;
 8001f6c:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->RTSR = temp;
 8001f70:	4c50      	ldr	r4, [pc, #320]	@ (80020b4 <HAL_GPIO_Init+0x1d4>)
 8001f72:	60a5      	str	r5, [r4, #8]

        temp = EXTI->FTSR;
 8001f74:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 8001f76:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f7a:	684e      	ldr	r6, [r1, #4]
 8001f7c:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
 8001f80:	d001      	beq.n	8001f86 <HAL_GPIO_Init+0xa6>
        {
          temp |= iocurrent;
 8001f82:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->FTSR = temp;
 8001f86:	4c4b      	ldr	r4, [pc, #300]	@ (80020b4 <HAL_GPIO_Init+0x1d4>)
 8001f88:	60e5      	str	r5, [r4, #12]

        temp = EXTI->EMR;
 8001f8a:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 8001f8c:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f90:	684e      	ldr	r6, [r1, #4]
 8001f92:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
 8001f96:	d001      	beq.n	8001f9c <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 8001f98:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->EMR = temp;
 8001f9c:	4c45      	ldr	r4, [pc, #276]	@ (80020b4 <HAL_GPIO_Init+0x1d4>)
 8001f9e:	6065      	str	r5, [r4, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001fa0:	6824      	ldr	r4, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 8001fa2:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001fa4:	684d      	ldr	r5, [r1, #4]
 8001fa6:	f415 3f80 	tst.w	r5, #65536	@ 0x10000
 8001faa:	d001      	beq.n	8001fb0 <HAL_GPIO_Init+0xd0>
        {
          temp |= iocurrent;
 8001fac:	ea4c 0204 	orr.w	r2, ip, r4
        }
        EXTI->IMR = temp;
 8001fb0:	4c40      	ldr	r4, [pc, #256]	@ (80020b4 <HAL_GPIO_Init+0x1d4>)
 8001fb2:	6022      	str	r2, [r4, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001fb4:	3301      	adds	r3, #1
 8001fb6:	2b0f      	cmp	r3, #15
 8001fb8:	d877      	bhi.n	80020aa <HAL_GPIO_Init+0x1ca>
    ioposition = 0x01U << position;
 8001fba:	2201      	movs	r2, #1
 8001fbc:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001fbe:	680c      	ldr	r4, [r1, #0]
 8001fc0:	ea04 0c02 	and.w	ip, r4, r2
    if(iocurrent == ioposition)
 8001fc4:	ea32 0404 	bics.w	r4, r2, r4
 8001fc8:	d1f4      	bne.n	8001fb4 <HAL_GPIO_Init+0xd4>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001fca:	684c      	ldr	r4, [r1, #4]
 8001fcc:	f004 0403 	and.w	r4, r4, #3
 8001fd0:	3c01      	subs	r4, #1
 8001fd2:	2c01      	cmp	r4, #1
 8001fd4:	d98b      	bls.n	8001eee <HAL_GPIO_Init+0xe>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001fd6:	684a      	ldr	r2, [r1, #4]
 8001fd8:	f002 0203 	and.w	r2, r2, #3
 8001fdc:	2a03      	cmp	r2, #3
 8001fde:	d009      	beq.n	8001ff4 <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 8001fe0:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001fe2:	005d      	lsls	r5, r3, #1
 8001fe4:	2203      	movs	r2, #3
 8001fe6:	40aa      	lsls	r2, r5
 8001fe8:	ea24 0402 	bic.w	r4, r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001fec:	688a      	ldr	r2, [r1, #8]
 8001fee:	40aa      	lsls	r2, r5
 8001ff0:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 8001ff2:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ff4:	684a      	ldr	r2, [r1, #4]
 8001ff6:	f002 0203 	and.w	r2, r2, #3
 8001ffa:	2a02      	cmp	r2, #2
 8001ffc:	d08e      	beq.n	8001f1c <HAL_GPIO_Init+0x3c>
      temp = GPIOx->MODER;
 8001ffe:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002000:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8002004:	2203      	movs	r2, #3
 8002006:	fa02 f20e 	lsl.w	r2, r2, lr
 800200a:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800200e:	684a      	ldr	r2, [r1, #4]
 8002010:	f002 0203 	and.w	r2, r2, #3
 8002014:	fa02 f20e 	lsl.w	r2, r2, lr
 8002018:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 800201a:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800201c:	684a      	ldr	r2, [r1, #4]
 800201e:	f412 3f40 	tst.w	r2, #196608	@ 0x30000
 8002022:	d0c7      	beq.n	8001fb4 <HAL_GPIO_Init+0xd4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002024:	2200      	movs	r2, #0
 8002026:	9201      	str	r2, [sp, #4]
 8002028:	4a23      	ldr	r2, [pc, #140]	@ (80020b8 <HAL_GPIO_Init+0x1d8>)
 800202a:	6c54      	ldr	r4, [r2, #68]	@ 0x44
 800202c:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 8002030:	6454      	str	r4, [r2, #68]	@ 0x44
 8002032:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002034:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8002038:	9201      	str	r2, [sp, #4]
 800203a:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 800203c:	089c      	lsrs	r4, r3, #2
 800203e:	1ca5      	adds	r5, r4, #2
 8002040:	4a1b      	ldr	r2, [pc, #108]	@ (80020b0 <HAL_GPIO_Init+0x1d0>)
 8002042:	f852 5025 	ldr.w	r5, [r2, r5, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002046:	f003 0e03 	and.w	lr, r3, #3
 800204a:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800204e:	220f      	movs	r2, #15
 8002050:	fa02 f20e 	lsl.w	r2, r2, lr
 8002054:	ea25 0502 	bic.w	r5, r5, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002058:	4a18      	ldr	r2, [pc, #96]	@ (80020bc <HAL_GPIO_Init+0x1dc>)
 800205a:	4290      	cmp	r0, r2
 800205c:	f43f af74 	beq.w	8001f48 <HAL_GPIO_Init+0x68>
 8002060:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002064:	4290      	cmp	r0, r2
 8002066:	d016      	beq.n	8002096 <HAL_GPIO_Init+0x1b6>
 8002068:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800206c:	4290      	cmp	r0, r2
 800206e:	d014      	beq.n	800209a <HAL_GPIO_Init+0x1ba>
 8002070:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002074:	4290      	cmp	r0, r2
 8002076:	d012      	beq.n	800209e <HAL_GPIO_Init+0x1be>
 8002078:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800207c:	4290      	cmp	r0, r2
 800207e:	d010      	beq.n	80020a2 <HAL_GPIO_Init+0x1c2>
 8002080:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002084:	4290      	cmp	r0, r2
 8002086:	d00e      	beq.n	80020a6 <HAL_GPIO_Init+0x1c6>
 8002088:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800208c:	4290      	cmp	r0, r2
 800208e:	f43f af59 	beq.w	8001f44 <HAL_GPIO_Init+0x64>
 8002092:	2207      	movs	r2, #7
 8002094:	e759      	b.n	8001f4a <HAL_GPIO_Init+0x6a>
 8002096:	2201      	movs	r2, #1
 8002098:	e757      	b.n	8001f4a <HAL_GPIO_Init+0x6a>
 800209a:	2202      	movs	r2, #2
 800209c:	e755      	b.n	8001f4a <HAL_GPIO_Init+0x6a>
 800209e:	2203      	movs	r2, #3
 80020a0:	e753      	b.n	8001f4a <HAL_GPIO_Init+0x6a>
 80020a2:	2204      	movs	r2, #4
 80020a4:	e751      	b.n	8001f4a <HAL_GPIO_Init+0x6a>
 80020a6:	2205      	movs	r2, #5
 80020a8:	e74f      	b.n	8001f4a <HAL_GPIO_Init+0x6a>
      }
    }
  }
}
 80020aa:	b002      	add	sp, #8
 80020ac:	bd70      	pop	{r4, r5, r6, pc}
 80020ae:	4770      	bx	lr
 80020b0:	40013800 	.word	0x40013800
 80020b4:	40013c00 	.word	0x40013c00
 80020b8:	40023800 	.word	0x40023800
 80020bc:	40020000 	.word	0x40020000

080020c0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80020c0:	b10a      	cbz	r2, 80020c6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 80020c2:	6181      	str	r1, [r0, #24]
 80020c4:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80020c6:	0409      	lsls	r1, r1, #16
 80020c8:	6181      	str	r1, [r0, #24]
  }
}
 80020ca:	4770      	bx	lr

080020cc <HAL_GPIO_EXTI_Callback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80020cc:	4770      	bx	lr
	...

080020d0 <HAL_GPIO_EXTI_IRQHandler>:
{
 80020d0:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80020d2:	4b05      	ldr	r3, [pc, #20]	@ (80020e8 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 80020d4:	695b      	ldr	r3, [r3, #20]
 80020d6:	4203      	tst	r3, r0
 80020d8:	d100      	bne.n	80020dc <HAL_GPIO_EXTI_IRQHandler+0xc>
}
 80020da:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80020dc:	4b02      	ldr	r3, [pc, #8]	@ (80020e8 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 80020de:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80020e0:	f7ff fff4 	bl	80020cc <HAL_GPIO_EXTI_Callback>
}
 80020e4:	e7f9      	b.n	80020da <HAL_GPIO_EXTI_IRQHandler+0xa>
 80020e6:	bf00      	nop
 80020e8:	40013c00 	.word	0x40013c00

080020ec <HAL_I2C_Init>:
{
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80020ec:	2800      	cmp	r0, #0
 80020ee:	f000 80cc 	beq.w	800228a <HAL_I2C_Init+0x19e>
{
 80020f2:	b570      	push	{r4, r5, r6, lr}
 80020f4:	4604      	mov	r4, r0
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80020f6:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d077      	beq.n	80021ee <HAL_I2C_Init+0x102>
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80020fe:	2324      	movs	r3, #36	@ 0x24
 8002100:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002104:	6822      	ldr	r2, [r4, #0]
 8002106:	6813      	ldr	r3, [r2, #0]
 8002108:	f023 0301 	bic.w	r3, r3, #1
 800210c:	6013      	str	r3, [r2, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800210e:	6822      	ldr	r2, [r4, #0]
 8002110:	6813      	ldr	r3, [r2, #0]
 8002112:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002116:	6013      	str	r3, [r2, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002118:	6822      	ldr	r2, [r4, #0]
 800211a:	6813      	ldr	r3, [r2, #0]
 800211c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002120:	6013      	str	r3, [r2, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002122:	f000 f9b5 	bl	8002490 <HAL_RCC_GetPCLK1Freq>

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002126:	6862      	ldr	r2, [r4, #4]
 8002128:	4b5a      	ldr	r3, [pc, #360]	@ (8002294 <HAL_I2C_Init+0x1a8>)
 800212a:	429a      	cmp	r2, r3
 800212c:	d864      	bhi.n	80021f8 <HAL_I2C_Init+0x10c>
 800212e:	4b5a      	ldr	r3, [pc, #360]	@ (8002298 <HAL_I2C_Init+0x1ac>)
 8002130:	4298      	cmp	r0, r3
 8002132:	bf8c      	ite	hi
 8002134:	2300      	movhi	r3, #0
 8002136:	2301      	movls	r3, #1
 8002138:	2b00      	cmp	r3, #0
 800213a:	f040 80a8 	bne.w	800228e <HAL_I2C_Init+0x1a2>
  {
    return HAL_ERROR;
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800213e:	4957      	ldr	r1, [pc, #348]	@ (800229c <HAL_I2C_Init+0x1b0>)
 8002140:	fba1 3100 	umull	r3, r1, r1, r0
 8002144:	0c8b      	lsrs	r3, r1, #18

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002146:	6825      	ldr	r5, [r4, #0]
 8002148:	686a      	ldr	r2, [r5, #4]
 800214a:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 800214e:	ea42 4291 	orr.w	r2, r2, r1, lsr #18
 8002152:	606a      	str	r2, [r5, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002154:	6821      	ldr	r1, [r4, #0]
 8002156:	6a0a      	ldr	r2, [r1, #32]
 8002158:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 800215c:	6866      	ldr	r6, [r4, #4]
 800215e:	4d4d      	ldr	r5, [pc, #308]	@ (8002294 <HAL_I2C_Init+0x1a8>)
 8002160:	42ae      	cmp	r6, r5
 8002162:	d84f      	bhi.n	8002204 <HAL_I2C_Init+0x118>
 8002164:	3301      	adds	r3, #1
 8002166:	4313      	orrs	r3, r2
 8002168:	620b      	str	r3, [r1, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800216a:	6821      	ldr	r1, [r4, #0]
 800216c:	69ca      	ldr	r2, [r1, #28]
 800216e:	f422 424f 	bic.w	r2, r2, #52992	@ 0xcf00
 8002172:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002176:	6865      	ldr	r5, [r4, #4]
 8002178:	4b46      	ldr	r3, [pc, #280]	@ (8002294 <HAL_I2C_Init+0x1a8>)
 800217a:	429d      	cmp	r5, r3
 800217c:	d84c      	bhi.n	8002218 <HAL_I2C_Init+0x12c>
 800217e:	1e43      	subs	r3, r0, #1
 8002180:	006d      	lsls	r5, r5, #1
 8002182:	fbb3 f3f5 	udiv	r3, r3, r5
 8002186:	3301      	adds	r3, #1
 8002188:	f640 70fc 	movw	r0, #4092	@ 0xffc
 800218c:	4203      	tst	r3, r0
 800218e:	d078      	beq.n	8002282 <HAL_I2C_Init+0x196>
 8002190:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002194:	431a      	orrs	r2, r3
 8002196:	61ca      	str	r2, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002198:	6821      	ldr	r1, [r4, #0]
 800219a:	680b      	ldr	r3, [r1, #0]
 800219c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80021a0:	69e2      	ldr	r2, [r4, #28]
 80021a2:	6a20      	ldr	r0, [r4, #32]
 80021a4:	4302      	orrs	r2, r0
 80021a6:	4313      	orrs	r3, r2
 80021a8:	600b      	str	r3, [r1, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80021aa:	6821      	ldr	r1, [r4, #0]
 80021ac:	688b      	ldr	r3, [r1, #8]
 80021ae:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80021b2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80021b6:	6922      	ldr	r2, [r4, #16]
 80021b8:	68e0      	ldr	r0, [r4, #12]
 80021ba:	4302      	orrs	r2, r0
 80021bc:	4313      	orrs	r3, r2
 80021be:	608b      	str	r3, [r1, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80021c0:	6821      	ldr	r1, [r4, #0]
 80021c2:	68cb      	ldr	r3, [r1, #12]
 80021c4:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80021c8:	6962      	ldr	r2, [r4, #20]
 80021ca:	69a0      	ldr	r0, [r4, #24]
 80021cc:	4302      	orrs	r2, r0
 80021ce:	4313      	orrs	r3, r2
 80021d0:	60cb      	str	r3, [r1, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80021d2:	6822      	ldr	r2, [r4, #0]
 80021d4:	6813      	ldr	r3, [r2, #0]
 80021d6:	f043 0301 	orr.w	r3, r3, #1
 80021da:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021dc:	2000      	movs	r0, #0
 80021de:	6420      	str	r0, [r4, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80021e0:	2320      	movs	r3, #32
 80021e2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80021e6:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80021e8:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e

  return HAL_OK;
}
 80021ec:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Lock = HAL_UNLOCKED;
 80021ee:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_I2C_MspInit(hi2c);
 80021f2:	f7fe fd6b 	bl	8000ccc <HAL_I2C_MspInit>
 80021f6:	e782      	b.n	80020fe <HAL_I2C_Init+0x12>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80021f8:	4b29      	ldr	r3, [pc, #164]	@ (80022a0 <HAL_I2C_Init+0x1b4>)
 80021fa:	4298      	cmp	r0, r3
 80021fc:	bf8c      	ite	hi
 80021fe:	2300      	movhi	r3, #0
 8002200:	2301      	movls	r3, #1
 8002202:	e799      	b.n	8002138 <HAL_I2C_Init+0x4c>
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002204:	f44f 7596 	mov.w	r5, #300	@ 0x12c
 8002208:	fb05 f303 	mul.w	r3, r5, r3
 800220c:	4d25      	ldr	r5, [pc, #148]	@ (80022a4 <HAL_I2C_Init+0x1b8>)
 800220e:	fba5 5303 	umull	r5, r3, r5, r3
 8002212:	099b      	lsrs	r3, r3, #6
 8002214:	3301      	adds	r3, #1
 8002216:	e7a6      	b.n	8002166 <HAL_I2C_Init+0x7a>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002218:	68a6      	ldr	r6, [r4, #8]
 800221a:	b9be      	cbnz	r6, 800224c <HAL_I2C_Init+0x160>
 800221c:	1e43      	subs	r3, r0, #1
 800221e:	eb05 0c45 	add.w	ip, r5, r5, lsl #1
 8002222:	fbb3 f3fc 	udiv	r3, r3, ip
 8002226:	3301      	adds	r3, #1
 8002228:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800222c:	fab3 f383 	clz	r3, r3
 8002230:	095b      	lsrs	r3, r3, #5
 8002232:	bb43      	cbnz	r3, 8002286 <HAL_I2C_Init+0x19a>
 8002234:	b9c6      	cbnz	r6, 8002268 <HAL_I2C_Init+0x17c>
 8002236:	1e43      	subs	r3, r0, #1
 8002238:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800223c:	fbb3 f3f5 	udiv	r3, r3, r5
 8002240:	3301      	adds	r3, #1
 8002242:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002246:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800224a:	e7a3      	b.n	8002194 <HAL_I2C_Init+0xa8>
 800224c:	1e43      	subs	r3, r0, #1
 800224e:	eb05 0c85 	add.w	ip, r5, r5, lsl #2
 8002252:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
 8002256:	fbb3 f3fc 	udiv	r3, r3, ip
 800225a:	3301      	adds	r3, #1
 800225c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002260:	fab3 f383 	clz	r3, r3
 8002264:	095b      	lsrs	r3, r3, #5
 8002266:	e7e4      	b.n	8002232 <HAL_I2C_Init+0x146>
 8002268:	1e43      	subs	r3, r0, #1
 800226a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 800226e:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8002272:	fbb3 f3f5 	udiv	r3, r3, r5
 8002276:	3301      	adds	r3, #1
 8002278:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800227c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002280:	e788      	b.n	8002194 <HAL_I2C_Init+0xa8>
 8002282:	2304      	movs	r3, #4
 8002284:	e786      	b.n	8002194 <HAL_I2C_Init+0xa8>
 8002286:	2301      	movs	r3, #1
 8002288:	e784      	b.n	8002194 <HAL_I2C_Init+0xa8>
    return HAL_ERROR;
 800228a:	2001      	movs	r0, #1
}
 800228c:	4770      	bx	lr
    return HAL_ERROR;
 800228e:	2001      	movs	r0, #1
 8002290:	e7ac      	b.n	80021ec <HAL_I2C_Init+0x100>
 8002292:	bf00      	nop
 8002294:	000186a0 	.word	0x000186a0
 8002298:	001e847f 	.word	0x001e847f
 800229c:	431bde83 	.word	0x431bde83
 80022a0:	003d08ff 	.word	0x003d08ff
 80022a4:	10624dd3 	.word	0x10624dd3

080022a8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80022a8:	b510      	push	{r4, lr}
 80022aa:	b082      	sub	sp, #8
  uint32_t tickstart = 0U;

  __HAL_RCC_PWR_CLK_ENABLE();
 80022ac:	2300      	movs	r3, #0
 80022ae:	9301      	str	r3, [sp, #4]
 80022b0:	4b19      	ldr	r3, [pc, #100]	@ (8002318 <HAL_PWREx_EnableOverDrive+0x70>)
 80022b2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80022b4:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80022b8:	641a      	str	r2, [r3, #64]	@ 0x40
 80022ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022c0:	9301      	str	r3, [sp, #4]
 80022c2:	9b01      	ldr	r3, [sp, #4]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80022c4:	4b15      	ldr	r3, [pc, #84]	@ (800231c <HAL_PWREx_EnableOverDrive+0x74>)
 80022c6:	2201      	movs	r2, #1
 80022c8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get tick */
  tickstart = HAL_GetTick();
 80022ca:	f7ff f809 	bl	80012e0 <HAL_GetTick>
 80022ce:	4604      	mov	r4, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80022d0:	4b13      	ldr	r3, [pc, #76]	@ (8002320 <HAL_PWREx_EnableOverDrive+0x78>)
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 80022d8:	d108      	bne.n	80022ec <HAL_PWREx_EnableOverDrive+0x44>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80022da:	f7ff f801 	bl	80012e0 <HAL_GetTick>
 80022de:	1b00      	subs	r0, r0, r4
 80022e0:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 80022e4:	d9f4      	bls.n	80022d0 <HAL_PWREx_EnableOverDrive+0x28>
    {
      return HAL_TIMEOUT;
 80022e6:	2003      	movs	r0, #3
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
}
 80022e8:	b002      	add	sp, #8
 80022ea:	bd10      	pop	{r4, pc}
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80022ec:	4b0b      	ldr	r3, [pc, #44]	@ (800231c <HAL_PWREx_EnableOverDrive+0x74>)
 80022ee:	2201      	movs	r2, #1
 80022f0:	645a      	str	r2, [r3, #68]	@ 0x44
  tickstart = HAL_GetTick();
 80022f2:	f7fe fff5 	bl	80012e0 <HAL_GetTick>
 80022f6:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80022f8:	4b09      	ldr	r3, [pc, #36]	@ (8002320 <HAL_PWREx_EnableOverDrive+0x78>)
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8002300:	d107      	bne.n	8002312 <HAL_PWREx_EnableOverDrive+0x6a>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002302:	f7fe ffed 	bl	80012e0 <HAL_GetTick>
 8002306:	1b00      	subs	r0, r0, r4
 8002308:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 800230c:	d9f4      	bls.n	80022f8 <HAL_PWREx_EnableOverDrive+0x50>
      return HAL_TIMEOUT;
 800230e:	2003      	movs	r0, #3
 8002310:	e7ea      	b.n	80022e8 <HAL_PWREx_EnableOverDrive+0x40>
  return HAL_OK;
 8002312:	2000      	movs	r0, #0
 8002314:	e7e8      	b.n	80022e8 <HAL_PWREx_EnableOverDrive+0x40>
 8002316:	bf00      	nop
 8002318:	40023800 	.word	0x40023800
 800231c:	420e0000 	.word	0x420e0000
 8002320:	40007000 	.word	0x40007000

08002324 <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002324:	2800      	cmp	r0, #0
 8002326:	f000 809b 	beq.w	8002460 <HAL_RCC_ClockConfig+0x13c>
{
 800232a:	b570      	push	{r4, r5, r6, lr}
 800232c:	460d      	mov	r5, r1
 800232e:	4604      	mov	r4, r0
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002330:	4b4f      	ldr	r3, [pc, #316]	@ (8002470 <HAL_RCC_ClockConfig+0x14c>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f003 030f 	and.w	r3, r3, #15
 8002338:	428b      	cmp	r3, r1
 800233a:	d208      	bcs.n	800234e <HAL_RCC_ClockConfig+0x2a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800233c:	b2cb      	uxtb	r3, r1
 800233e:	4a4c      	ldr	r2, [pc, #304]	@ (8002470 <HAL_RCC_ClockConfig+0x14c>)
 8002340:	7013      	strb	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002342:	6813      	ldr	r3, [r2, #0]
 8002344:	f003 030f 	and.w	r3, r3, #15
 8002348:	428b      	cmp	r3, r1
 800234a:	f040 808b 	bne.w	8002464 <HAL_RCC_ClockConfig+0x140>
      return HAL_ERROR;
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800234e:	6823      	ldr	r3, [r4, #0]
 8002350:	f013 0f02 	tst.w	r3, #2
 8002354:	d017      	beq.n	8002386 <HAL_RCC_ClockConfig+0x62>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002356:	f013 0f04 	tst.w	r3, #4
 800235a:	d004      	beq.n	8002366 <HAL_RCC_ClockConfig+0x42>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800235c:	4a45      	ldr	r2, [pc, #276]	@ (8002474 <HAL_RCC_ClockConfig+0x150>)
 800235e:	6893      	ldr	r3, [r2, #8]
 8002360:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002364:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002366:	6823      	ldr	r3, [r4, #0]
 8002368:	f013 0f08 	tst.w	r3, #8
 800236c:	d004      	beq.n	8002378 <HAL_RCC_ClockConfig+0x54>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800236e:	4a41      	ldr	r2, [pc, #260]	@ (8002474 <HAL_RCC_ClockConfig+0x150>)
 8002370:	6893      	ldr	r3, [r2, #8]
 8002372:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002376:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002378:	4a3e      	ldr	r2, [pc, #248]	@ (8002474 <HAL_RCC_ClockConfig+0x150>)
 800237a:	6893      	ldr	r3, [r2, #8]
 800237c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002380:	68a1      	ldr	r1, [r4, #8]
 8002382:	430b      	orrs	r3, r1
 8002384:	6093      	str	r3, [r2, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002386:	6823      	ldr	r3, [r4, #0]
 8002388:	f013 0f01 	tst.w	r3, #1
 800238c:	d032      	beq.n	80023f4 <HAL_RCC_ClockConfig+0xd0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800238e:	6863      	ldr	r3, [r4, #4]
 8002390:	2b01      	cmp	r3, #1
 8002392:	d021      	beq.n	80023d8 <HAL_RCC_ClockConfig+0xb4>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002394:	1e9a      	subs	r2, r3, #2
 8002396:	2a01      	cmp	r2, #1
 8002398:	d925      	bls.n	80023e6 <HAL_RCC_ClockConfig+0xc2>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800239a:	4a36      	ldr	r2, [pc, #216]	@ (8002474 <HAL_RCC_ClockConfig+0x150>)
 800239c:	6812      	ldr	r2, [r2, #0]
 800239e:	f012 0f02 	tst.w	r2, #2
 80023a2:	d061      	beq.n	8002468 <HAL_RCC_ClockConfig+0x144>
      {
        return HAL_ERROR;
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023a4:	4933      	ldr	r1, [pc, #204]	@ (8002474 <HAL_RCC_ClockConfig+0x150>)
 80023a6:	688a      	ldr	r2, [r1, #8]
 80023a8:	f022 0203 	bic.w	r2, r2, #3
 80023ac:	4313      	orrs	r3, r2
 80023ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023b0:	f7fe ff96 	bl	80012e0 <HAL_GetTick>
 80023b4:	4606      	mov	r6, r0

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023b6:	4b2f      	ldr	r3, [pc, #188]	@ (8002474 <HAL_RCC_ClockConfig+0x150>)
 80023b8:	689b      	ldr	r3, [r3, #8]
 80023ba:	f003 030c 	and.w	r3, r3, #12
 80023be:	6862      	ldr	r2, [r4, #4]
 80023c0:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80023c4:	d016      	beq.n	80023f4 <HAL_RCC_ClockConfig+0xd0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023c6:	f7fe ff8b 	bl	80012e0 <HAL_GetTick>
 80023ca:	1b80      	subs	r0, r0, r6
 80023cc:	f241 3388 	movw	r3, #5000	@ 0x1388
 80023d0:	4298      	cmp	r0, r3
 80023d2:	d9f0      	bls.n	80023b6 <HAL_RCC_ClockConfig+0x92>
      {
        return HAL_TIMEOUT;
 80023d4:	2003      	movs	r0, #3
 80023d6:	e042      	b.n	800245e <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023d8:	4a26      	ldr	r2, [pc, #152]	@ (8002474 <HAL_RCC_ClockConfig+0x150>)
 80023da:	6812      	ldr	r2, [r2, #0]
 80023dc:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 80023e0:	d1e0      	bne.n	80023a4 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 80023e2:	2001      	movs	r0, #1
 80023e4:	e03b      	b.n	800245e <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023e6:	4a23      	ldr	r2, [pc, #140]	@ (8002474 <HAL_RCC_ClockConfig+0x150>)
 80023e8:	6812      	ldr	r2, [r2, #0]
 80023ea:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 80023ee:	d1d9      	bne.n	80023a4 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 80023f0:	2001      	movs	r0, #1
 80023f2:	e034      	b.n	800245e <HAL_RCC_ClockConfig+0x13a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80023f4:	4b1e      	ldr	r3, [pc, #120]	@ (8002470 <HAL_RCC_ClockConfig+0x14c>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 030f 	and.w	r3, r3, #15
 80023fc:	42ab      	cmp	r3, r5
 80023fe:	d907      	bls.n	8002410 <HAL_RCC_ClockConfig+0xec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002400:	b2ea      	uxtb	r2, r5
 8002402:	4b1b      	ldr	r3, [pc, #108]	@ (8002470 <HAL_RCC_ClockConfig+0x14c>)
 8002404:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f003 030f 	and.w	r3, r3, #15
 800240c:	42ab      	cmp	r3, r5
 800240e:	d12d      	bne.n	800246c <HAL_RCC_ClockConfig+0x148>
      return HAL_ERROR;
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002410:	6823      	ldr	r3, [r4, #0]
 8002412:	f013 0f04 	tst.w	r3, #4
 8002416:	d006      	beq.n	8002426 <HAL_RCC_ClockConfig+0x102>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002418:	4a16      	ldr	r2, [pc, #88]	@ (8002474 <HAL_RCC_ClockConfig+0x150>)
 800241a:	6893      	ldr	r3, [r2, #8]
 800241c:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 8002420:	68e1      	ldr	r1, [r4, #12]
 8002422:	430b      	orrs	r3, r1
 8002424:	6093      	str	r3, [r2, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002426:	6823      	ldr	r3, [r4, #0]
 8002428:	f013 0f08 	tst.w	r3, #8
 800242c:	d007      	beq.n	800243e <HAL_RCC_ClockConfig+0x11a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800242e:	4a11      	ldr	r2, [pc, #68]	@ (8002474 <HAL_RCC_ClockConfig+0x150>)
 8002430:	6893      	ldr	r3, [r2, #8]
 8002432:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8002436:	6921      	ldr	r1, [r4, #16]
 8002438:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800243c:	6093      	str	r3, [r2, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800243e:	f000 f847 	bl	80024d0 <HAL_RCC_GetSysClockFreq>
 8002442:	4b0c      	ldr	r3, [pc, #48]	@ (8002474 <HAL_RCC_ClockConfig+0x150>)
 8002444:	689b      	ldr	r3, [r3, #8]
 8002446:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800244a:	4a0b      	ldr	r2, [pc, #44]	@ (8002478 <HAL_RCC_ClockConfig+0x154>)
 800244c:	5cd3      	ldrb	r3, [r2, r3]
 800244e:	40d8      	lsrs	r0, r3
 8002450:	4b0a      	ldr	r3, [pc, #40]	@ (800247c <HAL_RCC_ClockConfig+0x158>)
 8002452:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002454:	4b0a      	ldr	r3, [pc, #40]	@ (8002480 <HAL_RCC_ClockConfig+0x15c>)
 8002456:	6818      	ldr	r0, [r3, #0]
 8002458:	f7fe fef6 	bl	8001248 <HAL_InitTick>

  return HAL_OK;
 800245c:	2000      	movs	r0, #0
}
 800245e:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8002460:	2001      	movs	r0, #1
}
 8002462:	4770      	bx	lr
      return HAL_ERROR;
 8002464:	2001      	movs	r0, #1
 8002466:	e7fa      	b.n	800245e <HAL_RCC_ClockConfig+0x13a>
        return HAL_ERROR;
 8002468:	2001      	movs	r0, #1
 800246a:	e7f8      	b.n	800245e <HAL_RCC_ClockConfig+0x13a>
      return HAL_ERROR;
 800246c:	2001      	movs	r0, #1
 800246e:	e7f6      	b.n	800245e <HAL_RCC_ClockConfig+0x13a>
 8002470:	40023c00 	.word	0x40023c00
 8002474:	40023800 	.word	0x40023800
 8002478:	08003220 	.word	0x08003220
 800247c:	200000c0 	.word	0x200000c0
 8002480:	200000c8 	.word	0x200000c8

08002484 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8002484:	4b01      	ldr	r3, [pc, #4]	@ (800248c <HAL_RCC_GetHCLKFreq+0x8>)
 8002486:	6818      	ldr	r0, [r3, #0]
 8002488:	4770      	bx	lr
 800248a:	bf00      	nop
 800248c:	200000c0 	.word	0x200000c0

08002490 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002490:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002492:	f7ff fff7 	bl	8002484 <HAL_RCC_GetHCLKFreq>
 8002496:	4b04      	ldr	r3, [pc, #16]	@ (80024a8 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002498:	689b      	ldr	r3, [r3, #8]
 800249a:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800249e:	4a03      	ldr	r2, [pc, #12]	@ (80024ac <HAL_RCC_GetPCLK1Freq+0x1c>)
 80024a0:	5cd3      	ldrb	r3, [r2, r3]
}
 80024a2:	40d8      	lsrs	r0, r3
 80024a4:	bd08      	pop	{r3, pc}
 80024a6:	bf00      	nop
 80024a8:	40023800 	.word	0x40023800
 80024ac:	08003218 	.word	0x08003218

080024b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80024b0:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80024b2:	f7ff ffe7 	bl	8002484 <HAL_RCC_GetHCLKFreq>
 80024b6:	4b04      	ldr	r3, [pc, #16]	@ (80024c8 <HAL_RCC_GetPCLK2Freq+0x18>)
 80024b8:	689b      	ldr	r3, [r3, #8]
 80024ba:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80024be:	4a03      	ldr	r2, [pc, #12]	@ (80024cc <HAL_RCC_GetPCLK2Freq+0x1c>)
 80024c0:	5cd3      	ldrb	r3, [r2, r3]
}
 80024c2:	40d8      	lsrs	r0, r3
 80024c4:	bd08      	pop	{r3, pc}
 80024c6:	bf00      	nop
 80024c8:	40023800 	.word	0x40023800
 80024cc:	08003218 	.word	0x08003218

080024d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024d0:	b508      	push	{r3, lr}
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80024d2:	4b46      	ldr	r3, [pc, #280]	@ (80025ec <HAL_RCC_GetSysClockFreq+0x11c>)
 80024d4:	689b      	ldr	r3, [r3, #8]
 80024d6:	f003 030c 	and.w	r3, r3, #12
 80024da:	2b08      	cmp	r3, #8
 80024dc:	d007      	beq.n	80024ee <HAL_RCC_GetSysClockFreq+0x1e>
 80024de:	2b0c      	cmp	r3, #12
 80024e0:	d045      	beq.n	800256e <HAL_RCC_GetSysClockFreq+0x9e>
 80024e2:	2b04      	cmp	r3, #4
 80024e4:	d001      	beq.n	80024ea <HAL_RCC_GetSysClockFreq+0x1a>
 80024e6:	4842      	ldr	r0, [pc, #264]	@ (80025f0 <HAL_RCC_GetSysClockFreq+0x120>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80024e8:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 80024ea:	4842      	ldr	r0, [pc, #264]	@ (80025f4 <HAL_RCC_GetSysClockFreq+0x124>)
 80024ec:	e7fc      	b.n	80024e8 <HAL_RCC_GetSysClockFreq+0x18>
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80024ee:	4b3f      	ldr	r3, [pc, #252]	@ (80025ec <HAL_RCC_GetSysClockFreq+0x11c>)
 80024f0:	685a      	ldr	r2, [r3, #4]
 80024f2:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80024fc:	d012      	beq.n	8002524 <HAL_RCC_GetSysClockFreq+0x54>
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024fe:	4b3b      	ldr	r3, [pc, #236]	@ (80025ec <HAL_RCC_GetSysClockFreq+0x11c>)
 8002500:	6859      	ldr	r1, [r3, #4]
 8002502:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002506:	483b      	ldr	r0, [pc, #236]	@ (80025f4 <HAL_RCC_GetSysClockFreq+0x124>)
 8002508:	2300      	movs	r3, #0
 800250a:	fba1 0100 	umull	r0, r1, r1, r0
 800250e:	f7fd fea7 	bl	8000260 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002512:	4b36      	ldr	r3, [pc, #216]	@ (80025ec <HAL_RCC_GetSysClockFreq+0x11c>)
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800251a:	3301      	adds	r3, #1
 800251c:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco / pllp;
 800251e:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8002522:	e7e1      	b.n	80024e8 <HAL_RCC_GetSysClockFreq+0x18>
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002524:	4b31      	ldr	r3, [pc, #196]	@ (80025ec <HAL_RCC_GetSysClockFreq+0x11c>)
 8002526:	6858      	ldr	r0, [r3, #4]
 8002528:	f3c0 1088 	ubfx	r0, r0, #6, #9
 800252c:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 8002530:	ebbc 0c00 	subs.w	ip, ip, r0
 8002534:	eb6e 0e0e 	sbc.w	lr, lr, lr
 8002538:	ea4f 138e 	mov.w	r3, lr, lsl #6
 800253c:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 8002540:	ea4f 118c 	mov.w	r1, ip, lsl #6
 8002544:	ebb1 010c 	subs.w	r1, r1, ip
 8002548:	eb63 030e 	sbc.w	r3, r3, lr
 800254c:	00db      	lsls	r3, r3, #3
 800254e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002552:	00c9      	lsls	r1, r1, #3
 8002554:	eb11 0c00 	adds.w	ip, r1, r0
 8002558:	f143 0300 	adc.w	r3, r3, #0
 800255c:	0299      	lsls	r1, r3, #10
 800255e:	2300      	movs	r3, #0
 8002560:	ea4f 208c 	mov.w	r0, ip, lsl #10
 8002564:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 8002568:	f7fd fe7a 	bl	8000260 <__aeabi_uldivmod>
 800256c:	e7d1      	b.n	8002512 <HAL_RCC_GetSysClockFreq+0x42>
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800256e:	4b1f      	ldr	r3, [pc, #124]	@ (80025ec <HAL_RCC_GetSysClockFreq+0x11c>)
 8002570:	685a      	ldr	r2, [r3, #4]
 8002572:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 800257c:	d010      	beq.n	80025a0 <HAL_RCC_GetSysClockFreq+0xd0>
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800257e:	4b1b      	ldr	r3, [pc, #108]	@ (80025ec <HAL_RCC_GetSysClockFreq+0x11c>)
 8002580:	6859      	ldr	r1, [r3, #4]
 8002582:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002586:	481b      	ldr	r0, [pc, #108]	@ (80025f4 <HAL_RCC_GetSysClockFreq+0x124>)
 8002588:	2300      	movs	r3, #0
 800258a:	fba1 0100 	umull	r0, r1, r1, r0
 800258e:	f7fd fe67 	bl	8000260 <__aeabi_uldivmod>
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002592:	4b16      	ldr	r3, [pc, #88]	@ (80025ec <HAL_RCC_GetSysClockFreq+0x11c>)
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	f3c3 7302 	ubfx	r3, r3, #28, #3
      sysclockfreq = pllvco / pllr;
 800259a:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 800259e:	e7a3      	b.n	80024e8 <HAL_RCC_GetSysClockFreq+0x18>
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025a0:	4b12      	ldr	r3, [pc, #72]	@ (80025ec <HAL_RCC_GetSysClockFreq+0x11c>)
 80025a2:	6858      	ldr	r0, [r3, #4]
 80025a4:	f3c0 1088 	ubfx	r0, r0, #6, #9
 80025a8:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 80025ac:	ebbc 0c00 	subs.w	ip, ip, r0
 80025b0:	eb6e 0e0e 	sbc.w	lr, lr, lr
 80025b4:	ea4f 138e 	mov.w	r3, lr, lsl #6
 80025b8:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 80025bc:	ea4f 118c 	mov.w	r1, ip, lsl #6
 80025c0:	ebb1 010c 	subs.w	r1, r1, ip
 80025c4:	eb63 030e 	sbc.w	r3, r3, lr
 80025c8:	00db      	lsls	r3, r3, #3
 80025ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80025ce:	00c9      	lsls	r1, r1, #3
 80025d0:	eb11 0c00 	adds.w	ip, r1, r0
 80025d4:	f143 0300 	adc.w	r3, r3, #0
 80025d8:	0299      	lsls	r1, r3, #10
 80025da:	2300      	movs	r3, #0
 80025dc:	ea4f 208c 	mov.w	r0, ip, lsl #10
 80025e0:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 80025e4:	f7fd fe3c 	bl	8000260 <__aeabi_uldivmod>
 80025e8:	e7d3      	b.n	8002592 <HAL_RCC_GetSysClockFreq+0xc2>
 80025ea:	bf00      	nop
 80025ec:	40023800 	.word	0x40023800
 80025f0:	00f42400 	.word	0x00f42400
 80025f4:	017d7840 	.word	0x017d7840

080025f8 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80025f8:	2800      	cmp	r0, #0
 80025fa:	f000 8201 	beq.w	8002a00 <HAL_RCC_OscConfig+0x408>
{
 80025fe:	b570      	push	{r4, r5, r6, lr}
 8002600:	b082      	sub	sp, #8
 8002602:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002604:	6803      	ldr	r3, [r0, #0]
 8002606:	f013 0f01 	tst.w	r3, #1
 800260a:	d041      	beq.n	8002690 <HAL_RCC_OscConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800260c:	4b99      	ldr	r3, [pc, #612]	@ (8002874 <HAL_RCC_OscConfig+0x27c>)
 800260e:	689b      	ldr	r3, [r3, #8]
 8002610:	f003 030c 	and.w	r3, r3, #12
 8002614:	2b04      	cmp	r3, #4
 8002616:	d032      	beq.n	800267e <HAL_RCC_OscConfig+0x86>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002618:	4b96      	ldr	r3, [pc, #600]	@ (8002874 <HAL_RCC_OscConfig+0x27c>)
 800261a:	689b      	ldr	r3, [r3, #8]
 800261c:	f003 030c 	and.w	r3, r3, #12
        || \
 8002620:	2b08      	cmp	r3, #8
 8002622:	d027      	beq.n	8002674 <HAL_RCC_OscConfig+0x7c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002624:	4b93      	ldr	r3, [pc, #588]	@ (8002874 <HAL_RCC_OscConfig+0x27c>)
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800262c:	2b0c      	cmp	r3, #12
 800262e:	d059      	beq.n	80026e4 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002630:	6863      	ldr	r3, [r4, #4]
 8002632:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002636:	d05b      	beq.n	80026f0 <HAL_RCC_OscConfig+0xf8>
 8002638:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800263c:	d05e      	beq.n	80026fc <HAL_RCC_OscConfig+0x104>
 800263e:	4b8d      	ldr	r3, [pc, #564]	@ (8002874 <HAL_RCC_OscConfig+0x27c>)
 8002640:	681a      	ldr	r2, [r3, #0]
 8002642:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002646:	601a      	str	r2, [r3, #0]
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800264e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002650:	6863      	ldr	r3, [r4, #4]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d05c      	beq.n	8002710 <HAL_RCC_OscConfig+0x118>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002656:	f7fe fe43 	bl	80012e0 <HAL_GetTick>
 800265a:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800265c:	4b85      	ldr	r3, [pc, #532]	@ (8002874 <HAL_RCC_OscConfig+0x27c>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8002664:	d114      	bne.n	8002690 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002666:	f7fe fe3b 	bl	80012e0 <HAL_GetTick>
 800266a:	1b40      	subs	r0, r0, r5
 800266c:	2864      	cmp	r0, #100	@ 0x64
 800266e:	d9f5      	bls.n	800265c <HAL_RCC_OscConfig+0x64>
          {
            return HAL_TIMEOUT;
 8002670:	2003      	movs	r0, #3
 8002672:	e1cc      	b.n	8002a0e <HAL_RCC_OscConfig+0x416>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002674:	4b7f      	ldr	r3, [pc, #508]	@ (8002874 <HAL_RCC_OscConfig+0x27c>)
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 800267c:	d0d2      	beq.n	8002624 <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800267e:	4b7d      	ldr	r3, [pc, #500]	@ (8002874 <HAL_RCC_OscConfig+0x27c>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8002686:	d003      	beq.n	8002690 <HAL_RCC_OscConfig+0x98>
 8002688:	6863      	ldr	r3, [r4, #4]
 800268a:	2b00      	cmp	r3, #0
 800268c:	f000 81ba 	beq.w	8002a04 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002690:	6823      	ldr	r3, [r4, #0]
 8002692:	f013 0f02 	tst.w	r3, #2
 8002696:	d060      	beq.n	800275a <HAL_RCC_OscConfig+0x162>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002698:	4b76      	ldr	r3, [pc, #472]	@ (8002874 <HAL_RCC_OscConfig+0x27c>)
 800269a:	689b      	ldr	r3, [r3, #8]
 800269c:	f013 0f0c 	tst.w	r3, #12
 80026a0:	d04a      	beq.n	8002738 <HAL_RCC_OscConfig+0x140>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80026a2:	4b74      	ldr	r3, [pc, #464]	@ (8002874 <HAL_RCC_OscConfig+0x27c>)
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	f003 030c 	and.w	r3, r3, #12
        || \
 80026aa:	2b08      	cmp	r3, #8
 80026ac:	d03f      	beq.n	800272e <HAL_RCC_OscConfig+0x136>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80026ae:	4b71      	ldr	r3, [pc, #452]	@ (8002874 <HAL_RCC_OscConfig+0x27c>)
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80026b6:	2b0c      	cmp	r3, #12
 80026b8:	d069      	beq.n	800278e <HAL_RCC_OscConfig+0x196>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80026ba:	68e3      	ldr	r3, [r4, #12]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d075      	beq.n	80027ac <HAL_RCC_OscConfig+0x1b4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026c0:	4b6d      	ldr	r3, [pc, #436]	@ (8002878 <HAL_RCC_OscConfig+0x280>)
 80026c2:	2201      	movs	r2, #1
 80026c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026c6:	f7fe fe0b 	bl	80012e0 <HAL_GetTick>
 80026ca:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026cc:	4b69      	ldr	r3, [pc, #420]	@ (8002874 <HAL_RCC_OscConfig+0x27c>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f013 0f02 	tst.w	r3, #2
 80026d4:	d161      	bne.n	800279a <HAL_RCC_OscConfig+0x1a2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026d6:	f7fe fe03 	bl	80012e0 <HAL_GetTick>
 80026da:	1b40      	subs	r0, r0, r5
 80026dc:	2802      	cmp	r0, #2
 80026de:	d9f5      	bls.n	80026cc <HAL_RCC_OscConfig+0xd4>
          {
            return HAL_TIMEOUT;
 80026e0:	2003      	movs	r0, #3
 80026e2:	e194      	b.n	8002a0e <HAL_RCC_OscConfig+0x416>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80026e4:	4b63      	ldr	r3, [pc, #396]	@ (8002874 <HAL_RCC_OscConfig+0x27c>)
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80026ec:	d0a0      	beq.n	8002630 <HAL_RCC_OscConfig+0x38>
 80026ee:	e7c6      	b.n	800267e <HAL_RCC_OscConfig+0x86>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026f0:	4a60      	ldr	r2, [pc, #384]	@ (8002874 <HAL_RCC_OscConfig+0x27c>)
 80026f2:	6813      	ldr	r3, [r2, #0]
 80026f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026f8:	6013      	str	r3, [r2, #0]
 80026fa:	e7a9      	b.n	8002650 <HAL_RCC_OscConfig+0x58>
 80026fc:	4b5d      	ldr	r3, [pc, #372]	@ (8002874 <HAL_RCC_OscConfig+0x27c>)
 80026fe:	681a      	ldr	r2, [r3, #0]
 8002700:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8002704:	601a      	str	r2, [r3, #0]
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800270c:	601a      	str	r2, [r3, #0]
 800270e:	e79f      	b.n	8002650 <HAL_RCC_OscConfig+0x58>
        tickstart = HAL_GetTick();
 8002710:	f7fe fde6 	bl	80012e0 <HAL_GetTick>
 8002714:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002716:	4b57      	ldr	r3, [pc, #348]	@ (8002874 <HAL_RCC_OscConfig+0x27c>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800271e:	d0b7      	beq.n	8002690 <HAL_RCC_OscConfig+0x98>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002720:	f7fe fdde 	bl	80012e0 <HAL_GetTick>
 8002724:	1b40      	subs	r0, r0, r5
 8002726:	2864      	cmp	r0, #100	@ 0x64
 8002728:	d9f5      	bls.n	8002716 <HAL_RCC_OscConfig+0x11e>
            return HAL_TIMEOUT;
 800272a:	2003      	movs	r0, #3
 800272c:	e16f      	b.n	8002a0e <HAL_RCC_OscConfig+0x416>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800272e:	4b51      	ldr	r3, [pc, #324]	@ (8002874 <HAL_RCC_OscConfig+0x27c>)
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8002736:	d1ba      	bne.n	80026ae <HAL_RCC_OscConfig+0xb6>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002738:	4b4e      	ldr	r3, [pc, #312]	@ (8002874 <HAL_RCC_OscConfig+0x27c>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f013 0f02 	tst.w	r3, #2
 8002740:	d003      	beq.n	800274a <HAL_RCC_OscConfig+0x152>
 8002742:	68e3      	ldr	r3, [r4, #12]
 8002744:	2b01      	cmp	r3, #1
 8002746:	f040 815f 	bne.w	8002a08 <HAL_RCC_OscConfig+0x410>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800274a:	4a4a      	ldr	r2, [pc, #296]	@ (8002874 <HAL_RCC_OscConfig+0x27c>)
 800274c:	6813      	ldr	r3, [r2, #0]
 800274e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8002752:	6921      	ldr	r1, [r4, #16]
 8002754:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002758:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800275a:	6823      	ldr	r3, [r4, #0]
 800275c:	f013 0f08 	tst.w	r3, #8
 8002760:	d049      	beq.n	80027f6 <HAL_RCC_OscConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002762:	6963      	ldr	r3, [r4, #20]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d033      	beq.n	80027d0 <HAL_RCC_OscConfig+0x1d8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002768:	4b43      	ldr	r3, [pc, #268]	@ (8002878 <HAL_RCC_OscConfig+0x280>)
 800276a:	2201      	movs	r2, #1
 800276c:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002770:	f7fe fdb6 	bl	80012e0 <HAL_GetTick>
 8002774:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002776:	4b3f      	ldr	r3, [pc, #252]	@ (8002874 <HAL_RCC_OscConfig+0x27c>)
 8002778:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800277a:	f013 0f02 	tst.w	r3, #2
 800277e:	d13a      	bne.n	80027f6 <HAL_RCC_OscConfig+0x1fe>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002780:	f7fe fdae 	bl	80012e0 <HAL_GetTick>
 8002784:	1b40      	subs	r0, r0, r5
 8002786:	2802      	cmp	r0, #2
 8002788:	d9f5      	bls.n	8002776 <HAL_RCC_OscConfig+0x17e>
        {
          return HAL_TIMEOUT;
 800278a:	2003      	movs	r0, #3
 800278c:	e13f      	b.n	8002a0e <HAL_RCC_OscConfig+0x416>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800278e:	4b39      	ldr	r3, [pc, #228]	@ (8002874 <HAL_RCC_OscConfig+0x27c>)
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8002796:	d190      	bne.n	80026ba <HAL_RCC_OscConfig+0xc2>
 8002798:	e7ce      	b.n	8002738 <HAL_RCC_OscConfig+0x140>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800279a:	4a36      	ldr	r2, [pc, #216]	@ (8002874 <HAL_RCC_OscConfig+0x27c>)
 800279c:	6813      	ldr	r3, [r2, #0]
 800279e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80027a2:	6921      	ldr	r1, [r4, #16]
 80027a4:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80027a8:	6013      	str	r3, [r2, #0]
 80027aa:	e7d6      	b.n	800275a <HAL_RCC_OscConfig+0x162>
        __HAL_RCC_HSI_DISABLE();
 80027ac:	4b32      	ldr	r3, [pc, #200]	@ (8002878 <HAL_RCC_OscConfig+0x280>)
 80027ae:	2200      	movs	r2, #0
 80027b0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80027b2:	f7fe fd95 	bl	80012e0 <HAL_GetTick>
 80027b6:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027b8:	4b2e      	ldr	r3, [pc, #184]	@ (8002874 <HAL_RCC_OscConfig+0x27c>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f013 0f02 	tst.w	r3, #2
 80027c0:	d0cb      	beq.n	800275a <HAL_RCC_OscConfig+0x162>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027c2:	f7fe fd8d 	bl	80012e0 <HAL_GetTick>
 80027c6:	1b40      	subs	r0, r0, r5
 80027c8:	2802      	cmp	r0, #2
 80027ca:	d9f5      	bls.n	80027b8 <HAL_RCC_OscConfig+0x1c0>
            return HAL_TIMEOUT;
 80027cc:	2003      	movs	r0, #3
 80027ce:	e11e      	b.n	8002a0e <HAL_RCC_OscConfig+0x416>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027d0:	4b29      	ldr	r3, [pc, #164]	@ (8002878 <HAL_RCC_OscConfig+0x280>)
 80027d2:	2200      	movs	r2, #0
 80027d4:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027d8:	f7fe fd82 	bl	80012e0 <HAL_GetTick>
 80027dc:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027de:	4b25      	ldr	r3, [pc, #148]	@ (8002874 <HAL_RCC_OscConfig+0x27c>)
 80027e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027e2:	f013 0f02 	tst.w	r3, #2
 80027e6:	d006      	beq.n	80027f6 <HAL_RCC_OscConfig+0x1fe>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027e8:	f7fe fd7a 	bl	80012e0 <HAL_GetTick>
 80027ec:	1b40      	subs	r0, r0, r5
 80027ee:	2802      	cmp	r0, #2
 80027f0:	d9f5      	bls.n	80027de <HAL_RCC_OscConfig+0x1e6>
        {
          return HAL_TIMEOUT;
 80027f2:	2003      	movs	r0, #3
 80027f4:	e10b      	b.n	8002a0e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027f6:	6823      	ldr	r3, [r4, #0]
 80027f8:	f013 0f04 	tst.w	r3, #4
 80027fc:	d076      	beq.n	80028ec <HAL_RCC_OscConfig+0x2f4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027fe:	4b1d      	ldr	r3, [pc, #116]	@ (8002874 <HAL_RCC_OscConfig+0x27c>)
 8002800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002802:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8002806:	d133      	bne.n	8002870 <HAL_RCC_OscConfig+0x278>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002808:	2300      	movs	r3, #0
 800280a:	9301      	str	r3, [sp, #4]
 800280c:	4b19      	ldr	r3, [pc, #100]	@ (8002874 <HAL_RCC_OscConfig+0x27c>)
 800280e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002810:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002814:	641a      	str	r2, [r3, #64]	@ 0x40
 8002816:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002818:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800281c:	9301      	str	r3, [sp, #4]
 800281e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002820:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002822:	4b16      	ldr	r3, [pc, #88]	@ (800287c <HAL_RCC_OscConfig+0x284>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800282a:	d029      	beq.n	8002880 <HAL_RCC_OscConfig+0x288>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800282c:	68a3      	ldr	r3, [r4, #8]
 800282e:	2b01      	cmp	r3, #1
 8002830:	d03a      	beq.n	80028a8 <HAL_RCC_OscConfig+0x2b0>
 8002832:	2b05      	cmp	r3, #5
 8002834:	d03e      	beq.n	80028b4 <HAL_RCC_OscConfig+0x2bc>
 8002836:	4b0f      	ldr	r3, [pc, #60]	@ (8002874 <HAL_RCC_OscConfig+0x27c>)
 8002838:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800283a:	f022 0201 	bic.w	r2, r2, #1
 800283e:	671a      	str	r2, [r3, #112]	@ 0x70
 8002840:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002842:	f022 0204 	bic.w	r2, r2, #4
 8002846:	671a      	str	r2, [r3, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002848:	68a3      	ldr	r3, [r4, #8]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d03c      	beq.n	80028c8 <HAL_RCC_OscConfig+0x2d0>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800284e:	f7fe fd47 	bl	80012e0 <HAL_GetTick>
 8002852:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002854:	4b07      	ldr	r3, [pc, #28]	@ (8002874 <HAL_RCC_OscConfig+0x27c>)
 8002856:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002858:	f013 0f02 	tst.w	r3, #2
 800285c:	d145      	bne.n	80028ea <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800285e:	f7fe fd3f 	bl	80012e0 <HAL_GetTick>
 8002862:	1b80      	subs	r0, r0, r6
 8002864:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002868:	4298      	cmp	r0, r3
 800286a:	d9f3      	bls.n	8002854 <HAL_RCC_OscConfig+0x25c>
        {
          return HAL_TIMEOUT;
 800286c:	2003      	movs	r0, #3
 800286e:	e0ce      	b.n	8002a0e <HAL_RCC_OscConfig+0x416>
    FlagStatus       pwrclkchanged = RESET;
 8002870:	2500      	movs	r5, #0
 8002872:	e7d6      	b.n	8002822 <HAL_RCC_OscConfig+0x22a>
 8002874:	40023800 	.word	0x40023800
 8002878:	42470000 	.word	0x42470000
 800287c:	40007000 	.word	0x40007000
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002880:	4a6b      	ldr	r2, [pc, #428]	@ (8002a30 <HAL_RCC_OscConfig+0x438>)
 8002882:	6813      	ldr	r3, [r2, #0]
 8002884:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002888:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800288a:	f7fe fd29 	bl	80012e0 <HAL_GetTick>
 800288e:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002890:	4b67      	ldr	r3, [pc, #412]	@ (8002a30 <HAL_RCC_OscConfig+0x438>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002898:	d1c8      	bne.n	800282c <HAL_RCC_OscConfig+0x234>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800289a:	f7fe fd21 	bl	80012e0 <HAL_GetTick>
 800289e:	1b80      	subs	r0, r0, r6
 80028a0:	2802      	cmp	r0, #2
 80028a2:	d9f5      	bls.n	8002890 <HAL_RCC_OscConfig+0x298>
          return HAL_TIMEOUT;
 80028a4:	2003      	movs	r0, #3
 80028a6:	e0b2      	b.n	8002a0e <HAL_RCC_OscConfig+0x416>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028a8:	4a62      	ldr	r2, [pc, #392]	@ (8002a34 <HAL_RCC_OscConfig+0x43c>)
 80028aa:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 80028ac:	f043 0301 	orr.w	r3, r3, #1
 80028b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80028b2:	e7c9      	b.n	8002848 <HAL_RCC_OscConfig+0x250>
 80028b4:	4b5f      	ldr	r3, [pc, #380]	@ (8002a34 <HAL_RCC_OscConfig+0x43c>)
 80028b6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80028b8:	f042 0204 	orr.w	r2, r2, #4
 80028bc:	671a      	str	r2, [r3, #112]	@ 0x70
 80028be:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80028c0:	f042 0201 	orr.w	r2, r2, #1
 80028c4:	671a      	str	r2, [r3, #112]	@ 0x70
 80028c6:	e7bf      	b.n	8002848 <HAL_RCC_OscConfig+0x250>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028c8:	f7fe fd0a 	bl	80012e0 <HAL_GetTick>
 80028cc:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028ce:	4b59      	ldr	r3, [pc, #356]	@ (8002a34 <HAL_RCC_OscConfig+0x43c>)
 80028d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028d2:	f013 0f02 	tst.w	r3, #2
 80028d6:	d008      	beq.n	80028ea <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028d8:	f7fe fd02 	bl	80012e0 <HAL_GetTick>
 80028dc:	1b80      	subs	r0, r0, r6
 80028de:	f241 3388 	movw	r3, #5000	@ 0x1388
 80028e2:	4298      	cmp	r0, r3
 80028e4:	d9f3      	bls.n	80028ce <HAL_RCC_OscConfig+0x2d6>
        {
          return HAL_TIMEOUT;
 80028e6:	2003      	movs	r0, #3
 80028e8:	e091      	b.n	8002a0e <HAL_RCC_OscConfig+0x416>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80028ea:	b9ed      	cbnz	r5, 8002928 <HAL_RCC_OscConfig+0x330>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028ec:	69a3      	ldr	r3, [r4, #24]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	f000 808c 	beq.w	8002a0c <HAL_RCC_OscConfig+0x414>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80028f4:	4a4f      	ldr	r2, [pc, #316]	@ (8002a34 <HAL_RCC_OscConfig+0x43c>)
 80028f6:	6892      	ldr	r2, [r2, #8]
 80028f8:	f002 020c 	and.w	r2, r2, #12
 80028fc:	2a08      	cmp	r2, #8
 80028fe:	d054      	beq.n	80029aa <HAL_RCC_OscConfig+0x3b2>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002900:	2b02      	cmp	r3, #2
 8002902:	d017      	beq.n	8002934 <HAL_RCC_OscConfig+0x33c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002904:	4b4c      	ldr	r3, [pc, #304]	@ (8002a38 <HAL_RCC_OscConfig+0x440>)
 8002906:	2200      	movs	r2, #0
 8002908:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800290a:	f7fe fce9 	bl	80012e0 <HAL_GetTick>
 800290e:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002910:	4b48      	ldr	r3, [pc, #288]	@ (8002a34 <HAL_RCC_OscConfig+0x43c>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002918:	d045      	beq.n	80029a6 <HAL_RCC_OscConfig+0x3ae>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800291a:	f7fe fce1 	bl	80012e0 <HAL_GetTick>
 800291e:	1b00      	subs	r0, r0, r4
 8002920:	2802      	cmp	r0, #2
 8002922:	d9f5      	bls.n	8002910 <HAL_RCC_OscConfig+0x318>
          {
            return HAL_TIMEOUT;
 8002924:	2003      	movs	r0, #3
 8002926:	e072      	b.n	8002a0e <HAL_RCC_OscConfig+0x416>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002928:	4a42      	ldr	r2, [pc, #264]	@ (8002a34 <HAL_RCC_OscConfig+0x43c>)
 800292a:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800292c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002930:	6413      	str	r3, [r2, #64]	@ 0x40
 8002932:	e7db      	b.n	80028ec <HAL_RCC_OscConfig+0x2f4>
        __HAL_RCC_PLL_DISABLE();
 8002934:	4b40      	ldr	r3, [pc, #256]	@ (8002a38 <HAL_RCC_OscConfig+0x440>)
 8002936:	2200      	movs	r2, #0
 8002938:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 800293a:	f7fe fcd1 	bl	80012e0 <HAL_GetTick>
 800293e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002940:	4b3c      	ldr	r3, [pc, #240]	@ (8002a34 <HAL_RCC_OscConfig+0x43c>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002948:	d006      	beq.n	8002958 <HAL_RCC_OscConfig+0x360>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800294a:	f7fe fcc9 	bl	80012e0 <HAL_GetTick>
 800294e:	1b40      	subs	r0, r0, r5
 8002950:	2802      	cmp	r0, #2
 8002952:	d9f5      	bls.n	8002940 <HAL_RCC_OscConfig+0x348>
            return HAL_TIMEOUT;
 8002954:	2003      	movs	r0, #3
 8002956:	e05a      	b.n	8002a0e <HAL_RCC_OscConfig+0x416>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002958:	69e3      	ldr	r3, [r4, #28]
 800295a:	6a22      	ldr	r2, [r4, #32]
 800295c:	4313      	orrs	r3, r2
 800295e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8002960:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002964:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8002966:	0852      	lsrs	r2, r2, #1
 8002968:	3a01      	subs	r2, #1
 800296a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800296e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8002970:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002974:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8002976:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 800297a:	4a2e      	ldr	r2, [pc, #184]	@ (8002a34 <HAL_RCC_OscConfig+0x43c>)
 800297c:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 800297e:	4b2e      	ldr	r3, [pc, #184]	@ (8002a38 <HAL_RCC_OscConfig+0x440>)
 8002980:	2201      	movs	r2, #1
 8002982:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8002984:	f7fe fcac 	bl	80012e0 <HAL_GetTick>
 8002988:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800298a:	4b2a      	ldr	r3, [pc, #168]	@ (8002a34 <HAL_RCC_OscConfig+0x43c>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002992:	d106      	bne.n	80029a2 <HAL_RCC_OscConfig+0x3aa>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002994:	f7fe fca4 	bl	80012e0 <HAL_GetTick>
 8002998:	1b00      	subs	r0, r0, r4
 800299a:	2802      	cmp	r0, #2
 800299c:	d9f5      	bls.n	800298a <HAL_RCC_OscConfig+0x392>
            return HAL_TIMEOUT;
 800299e:	2003      	movs	r0, #3
 80029a0:	e035      	b.n	8002a0e <HAL_RCC_OscConfig+0x416>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 80029a2:	2000      	movs	r0, #0
 80029a4:	e033      	b.n	8002a0e <HAL_RCC_OscConfig+0x416>
 80029a6:	2000      	movs	r0, #0
 80029a8:	e031      	b.n	8002a0e <HAL_RCC_OscConfig+0x416>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80029aa:	2b01      	cmp	r3, #1
 80029ac:	d031      	beq.n	8002a12 <HAL_RCC_OscConfig+0x41a>
        pll_config = RCC->PLLCFGR;
 80029ae:	4b21      	ldr	r3, [pc, #132]	@ (8002a34 <HAL_RCC_OscConfig+0x43c>)
 80029b0:	685b      	ldr	r3, [r3, #4]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029b2:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
 80029b6:	69e2      	ldr	r2, [r4, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029b8:	4291      	cmp	r1, r2
 80029ba:	d12c      	bne.n	8002a16 <HAL_RCC_OscConfig+0x41e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80029bc:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80029c0:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029c2:	428a      	cmp	r2, r1
 80029c4:	d129      	bne.n	8002a1a <HAL_RCC_OscConfig+0x422>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80029c6:	6a61      	ldr	r1, [r4, #36]	@ 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80029c8:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 80029cc:	401a      	ands	r2, r3
 80029ce:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 80029d2:	d124      	bne.n	8002a1e <HAL_RCC_OscConfig+0x426>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80029d4:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 80029d8:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80029da:	0852      	lsrs	r2, r2, #1
 80029dc:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80029de:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 80029e2:	d11e      	bne.n	8002a22 <HAL_RCC_OscConfig+0x42a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80029e4:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80029e8:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80029ea:	ebb2 6f01 	cmp.w	r2, r1, lsl #24
 80029ee:	d11a      	bne.n	8002a26 <HAL_RCC_OscConfig+0x42e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80029f0:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 80029f4:	6b22      	ldr	r2, [r4, #48]	@ 0x30
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80029f6:	ebb3 7f02 	cmp.w	r3, r2, lsl #28
 80029fa:	d116      	bne.n	8002a2a <HAL_RCC_OscConfig+0x432>
  return HAL_OK;
 80029fc:	2000      	movs	r0, #0
 80029fe:	e006      	b.n	8002a0e <HAL_RCC_OscConfig+0x416>
    return HAL_ERROR;
 8002a00:	2001      	movs	r0, #1
}
 8002a02:	4770      	bx	lr
        return HAL_ERROR;
 8002a04:	2001      	movs	r0, #1
 8002a06:	e002      	b.n	8002a0e <HAL_RCC_OscConfig+0x416>
        return HAL_ERROR;
 8002a08:	2001      	movs	r0, #1
 8002a0a:	e000      	b.n	8002a0e <HAL_RCC_OscConfig+0x416>
  return HAL_OK;
 8002a0c:	2000      	movs	r0, #0
}
 8002a0e:	b002      	add	sp, #8
 8002a10:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8002a12:	2001      	movs	r0, #1
 8002a14:	e7fb      	b.n	8002a0e <HAL_RCC_OscConfig+0x416>
          return HAL_ERROR;
 8002a16:	2001      	movs	r0, #1
 8002a18:	e7f9      	b.n	8002a0e <HAL_RCC_OscConfig+0x416>
 8002a1a:	2001      	movs	r0, #1
 8002a1c:	e7f7      	b.n	8002a0e <HAL_RCC_OscConfig+0x416>
 8002a1e:	2001      	movs	r0, #1
 8002a20:	e7f5      	b.n	8002a0e <HAL_RCC_OscConfig+0x416>
 8002a22:	2001      	movs	r0, #1
 8002a24:	e7f3      	b.n	8002a0e <HAL_RCC_OscConfig+0x416>
 8002a26:	2001      	movs	r0, #1
 8002a28:	e7f1      	b.n	8002a0e <HAL_RCC_OscConfig+0x416>
 8002a2a:	2001      	movs	r0, #1
 8002a2c:	e7ef      	b.n	8002a0e <HAL_RCC_OscConfig+0x416>
 8002a2e:	bf00      	nop
 8002a30:	40007000 	.word	0x40007000
 8002a34:	40023800 	.word	0x40023800
 8002a38:	42470000 	.word	0x42470000

08002a3c <HAL_SPI_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002a3c:	2800      	cmp	r0, #0
 8002a3e:	d05a      	beq.n	8002af6 <HAL_SPI_Init+0xba>
{
 8002a40:	b510      	push	{r4, lr}
 8002a42:	4604      	mov	r4, r0
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002a44:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8002a46:	b933      	cbnz	r3, 8002a56 <HAL_SPI_Init+0x1a>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002a48:	6843      	ldr	r3, [r0, #4]
 8002a4a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002a4e:	d005      	beq.n	8002a5c <HAL_SPI_Init+0x20>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002a50:	2300      	movs	r3, #0
 8002a52:	61c3      	str	r3, [r0, #28]
 8002a54:	e002      	b.n	8002a5c <HAL_SPI_Init+0x20>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a56:	2300      	movs	r3, #0
 8002a58:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002a5a:	6143      	str	r3, [r0, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	62a3      	str	r3, [r4, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002a60:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d040      	beq.n	8002aea <HAL_SPI_Init+0xae>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002a68:	2302      	movs	r3, #2
 8002a6a:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002a6e:	6822      	ldr	r2, [r4, #0]
 8002a70:	6813      	ldr	r3, [r2, #0]
 8002a72:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002a76:	6013      	str	r3, [r2, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002a78:	6863      	ldr	r3, [r4, #4]
 8002a7a:	f403 7382 	and.w	r3, r3, #260	@ 0x104
 8002a7e:	68a2      	ldr	r2, [r4, #8]
 8002a80:	f402 4204 	and.w	r2, r2, #33792	@ 0x8400
 8002a84:	4313      	orrs	r3, r2
 8002a86:	68e2      	ldr	r2, [r4, #12]
 8002a88:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	6922      	ldr	r2, [r4, #16]
 8002a90:	f002 0202 	and.w	r2, r2, #2
 8002a94:	4313      	orrs	r3, r2
 8002a96:	6962      	ldr	r2, [r4, #20]
 8002a98:	f002 0201 	and.w	r2, r2, #1
 8002a9c:	4313      	orrs	r3, r2
 8002a9e:	69a2      	ldr	r2, [r4, #24]
 8002aa0:	f402 7200 	and.w	r2, r2, #512	@ 0x200
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	69e2      	ldr	r2, [r4, #28]
 8002aa8:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8002aac:	4313      	orrs	r3, r2
 8002aae:	6a22      	ldr	r2, [r4, #32]
 8002ab0:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8002ab8:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8002abc:	6821      	ldr	r1, [r4, #0]
 8002abe:	4313      	orrs	r3, r2
 8002ac0:	600b      	str	r3, [r1, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002ac2:	8b63      	ldrh	r3, [r4, #26]
 8002ac4:	f003 0304 	and.w	r3, r3, #4
 8002ac8:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8002aca:	f002 0210 	and.w	r2, r2, #16
 8002ace:	6821      	ldr	r1, [r4, #0]
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	604b      	str	r3, [r1, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002ad4:	6822      	ldr	r2, [r4, #0]
 8002ad6:	69d3      	ldr	r3, [r2, #28]
 8002ad8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002adc:	61d3      	str	r3, [r2, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002ade:	2000      	movs	r0, #0
 8002ae0:	6560      	str	r0, [r4, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51

  return HAL_OK;
}
 8002ae8:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 8002aea:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
    HAL_SPI_MspInit(hspi);
 8002aee:	4620      	mov	r0, r4
 8002af0:	f7fe f9d2 	bl	8000e98 <HAL_SPI_MspInit>
 8002af4:	e7b8      	b.n	8002a68 <HAL_SPI_Init+0x2c>
    return HAL_ERROR;
 8002af6:	2001      	movs	r0, #1
}
 8002af8:	4770      	bx	lr

08002afa <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002afa:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002afc:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002afe:	6a04      	ldr	r4, [r0, #32]
 8002b00:	f024 0401 	bic.w	r4, r4, #1
 8002b04:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b06:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002b08:	f024 0cf0 	bic.w	ip, r4, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002b0c:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002b10:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8002b14:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002b16:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002b18:	6203      	str	r3, [r0, #32]
}
 8002b1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002b1e:	4770      	bx	lr

08002b20 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b20:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002b22:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b24:	6a04      	ldr	r4, [r0, #32]
 8002b26:	f024 0410 	bic.w	r4, r4, #16
 8002b2a:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b2c:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002b2e:	f424 4c70 	bic.w	ip, r4, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002b32:	ea4c 3202 	orr.w	r2, ip, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002b36:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002b3a:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002b3e:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002b40:	6203      	str	r3, [r0, #32]
}
 8002b42:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002b46:	4770      	bx	lr

08002b48 <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002b48:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002b4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002b4e:	430b      	orrs	r3, r1
 8002b50:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002b54:	6083      	str	r3, [r0, #8]
}
 8002b56:	4770      	bx	lr

08002b58 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8002b58:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002b5c:	b2db      	uxtb	r3, r3
 8002b5e:	2b01      	cmp	r3, #1
 8002b60:	d137      	bne.n	8002bd2 <HAL_TIM_Base_Start_IT+0x7a>
  htim->State = HAL_TIM_STATE_BUSY;
 8002b62:	2302      	movs	r3, #2
 8002b64:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002b68:	6802      	ldr	r2, [r0, #0]
 8002b6a:	68d3      	ldr	r3, [r2, #12]
 8002b6c:	f043 0301 	orr.w	r3, r3, #1
 8002b70:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b72:	6803      	ldr	r3, [r0, #0]
 8002b74:	4a19      	ldr	r2, [pc, #100]	@ (8002bdc <HAL_TIM_Base_Start_IT+0x84>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d020      	beq.n	8002bbc <HAL_TIM_Base_Start_IT+0x64>
 8002b7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b7e:	d01d      	beq.n	8002bbc <HAL_TIM_Base_Start_IT+0x64>
 8002b80:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8002b84:	4293      	cmp	r3, r2
 8002b86:	d019      	beq.n	8002bbc <HAL_TIM_Base_Start_IT+0x64>
 8002b88:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d015      	beq.n	8002bbc <HAL_TIM_Base_Start_IT+0x64>
 8002b90:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d011      	beq.n	8002bbc <HAL_TIM_Base_Start_IT+0x64>
 8002b98:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d00d      	beq.n	8002bbc <HAL_TIM_Base_Start_IT+0x64>
 8002ba0:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d009      	beq.n	8002bbc <HAL_TIM_Base_Start_IT+0x64>
 8002ba8:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d005      	beq.n	8002bbc <HAL_TIM_Base_Start_IT+0x64>
    __HAL_TIM_ENABLE(htim);
 8002bb0:	681a      	ldr	r2, [r3, #0]
 8002bb2:	f042 0201 	orr.w	r2, r2, #1
 8002bb6:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002bb8:	2000      	movs	r0, #0
 8002bba:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002bbc:	689a      	ldr	r2, [r3, #8]
 8002bbe:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002bc2:	2a06      	cmp	r2, #6
 8002bc4:	d007      	beq.n	8002bd6 <HAL_TIM_Base_Start_IT+0x7e>
      __HAL_TIM_ENABLE(htim);
 8002bc6:	681a      	ldr	r2, [r3, #0]
 8002bc8:	f042 0201 	orr.w	r2, r2, #1
 8002bcc:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002bce:	2000      	movs	r0, #0
 8002bd0:	4770      	bx	lr
    return HAL_ERROR;
 8002bd2:	2001      	movs	r0, #1
 8002bd4:	4770      	bx	lr
  return HAL_OK;
 8002bd6:	2000      	movs	r0, #0
}
 8002bd8:	4770      	bx	lr
 8002bda:	bf00      	nop
 8002bdc:	40010000 	.word	0x40010000

08002be0 <HAL_TIM_OC_DelayElapsedCallback>:
}
 8002be0:	4770      	bx	lr

08002be2 <HAL_TIM_IC_CaptureCallback>:
}
 8002be2:	4770      	bx	lr

08002be4 <HAL_TIM_PWM_PulseFinishedCallback>:
}
 8002be4:	4770      	bx	lr

08002be6 <HAL_TIM_TriggerCallback>:
}
 8002be6:	4770      	bx	lr

08002be8 <HAL_TIM_IRQHandler>:
{
 8002be8:	b570      	push	{r4, r5, r6, lr}
 8002bea:	4604      	mov	r4, r0
  uint32_t itsource = htim->Instance->DIER;
 8002bec:	6803      	ldr	r3, [r0, #0]
 8002bee:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002bf0:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002bf2:	f015 0f02 	tst.w	r5, #2
 8002bf6:	d010      	beq.n	8002c1a <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002bf8:	f016 0f02 	tst.w	r6, #2
 8002bfc:	d00d      	beq.n	8002c1a <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002bfe:	f06f 0202 	mvn.w	r2, #2
 8002c02:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002c04:	2301      	movs	r3, #1
 8002c06:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002c08:	6803      	ldr	r3, [r0, #0]
 8002c0a:	699b      	ldr	r3, [r3, #24]
 8002c0c:	f013 0f03 	tst.w	r3, #3
 8002c10:	d05e      	beq.n	8002cd0 <HAL_TIM_IRQHandler+0xe8>
          HAL_TIM_IC_CaptureCallback(htim);
 8002c12:	f7ff ffe6 	bl	8002be2 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c16:	2300      	movs	r3, #0
 8002c18:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002c1a:	f015 0f04 	tst.w	r5, #4
 8002c1e:	d012      	beq.n	8002c46 <HAL_TIM_IRQHandler+0x5e>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002c20:	f016 0f04 	tst.w	r6, #4
 8002c24:	d00f      	beq.n	8002c46 <HAL_TIM_IRQHandler+0x5e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002c26:	6823      	ldr	r3, [r4, #0]
 8002c28:	f06f 0204 	mvn.w	r2, #4
 8002c2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002c2e:	2302      	movs	r3, #2
 8002c30:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002c32:	6823      	ldr	r3, [r4, #0]
 8002c34:	699b      	ldr	r3, [r3, #24]
 8002c36:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8002c3a:	d04f      	beq.n	8002cdc <HAL_TIM_IRQHandler+0xf4>
        HAL_TIM_IC_CaptureCallback(htim);
 8002c3c:	4620      	mov	r0, r4
 8002c3e:	f7ff ffd0 	bl	8002be2 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c42:	2300      	movs	r3, #0
 8002c44:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002c46:	f015 0f08 	tst.w	r5, #8
 8002c4a:	d012      	beq.n	8002c72 <HAL_TIM_IRQHandler+0x8a>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002c4c:	f016 0f08 	tst.w	r6, #8
 8002c50:	d00f      	beq.n	8002c72 <HAL_TIM_IRQHandler+0x8a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002c52:	6823      	ldr	r3, [r4, #0]
 8002c54:	f06f 0208 	mvn.w	r2, #8
 8002c58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002c5a:	2304      	movs	r3, #4
 8002c5c:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002c5e:	6823      	ldr	r3, [r4, #0]
 8002c60:	69db      	ldr	r3, [r3, #28]
 8002c62:	f013 0f03 	tst.w	r3, #3
 8002c66:	d040      	beq.n	8002cea <HAL_TIM_IRQHandler+0x102>
        HAL_TIM_IC_CaptureCallback(htim);
 8002c68:	4620      	mov	r0, r4
 8002c6a:	f7ff ffba 	bl	8002be2 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002c72:	f015 0f10 	tst.w	r5, #16
 8002c76:	d012      	beq.n	8002c9e <HAL_TIM_IRQHandler+0xb6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002c78:	f016 0f10 	tst.w	r6, #16
 8002c7c:	d00f      	beq.n	8002c9e <HAL_TIM_IRQHandler+0xb6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002c7e:	6823      	ldr	r3, [r4, #0]
 8002c80:	f06f 0210 	mvn.w	r2, #16
 8002c84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002c86:	2308      	movs	r3, #8
 8002c88:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002c8a:	6823      	ldr	r3, [r4, #0]
 8002c8c:	69db      	ldr	r3, [r3, #28]
 8002c8e:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8002c92:	d031      	beq.n	8002cf8 <HAL_TIM_IRQHandler+0x110>
        HAL_TIM_IC_CaptureCallback(htim);
 8002c94:	4620      	mov	r0, r4
 8002c96:	f7ff ffa4 	bl	8002be2 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002c9e:	f015 0f01 	tst.w	r5, #1
 8002ca2:	d002      	beq.n	8002caa <HAL_TIM_IRQHandler+0xc2>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002ca4:	f016 0f01 	tst.w	r6, #1
 8002ca8:	d12d      	bne.n	8002d06 <HAL_TIM_IRQHandler+0x11e>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002caa:	f015 0f80 	tst.w	r5, #128	@ 0x80
 8002cae:	d002      	beq.n	8002cb6 <HAL_TIM_IRQHandler+0xce>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002cb0:	f016 0f80 	tst.w	r6, #128	@ 0x80
 8002cb4:	d12f      	bne.n	8002d16 <HAL_TIM_IRQHandler+0x12e>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002cb6:	f015 0f40 	tst.w	r5, #64	@ 0x40
 8002cba:	d002      	beq.n	8002cc2 <HAL_TIM_IRQHandler+0xda>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002cbc:	f016 0f40 	tst.w	r6, #64	@ 0x40
 8002cc0:	d131      	bne.n	8002d26 <HAL_TIM_IRQHandler+0x13e>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002cc2:	f015 0f20 	tst.w	r5, #32
 8002cc6:	d002      	beq.n	8002cce <HAL_TIM_IRQHandler+0xe6>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002cc8:	f016 0f20 	tst.w	r6, #32
 8002ccc:	d133      	bne.n	8002d36 <HAL_TIM_IRQHandler+0x14e>
}
 8002cce:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cd0:	f7ff ff86 	bl	8002be0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cd4:	4620      	mov	r0, r4
 8002cd6:	f7ff ff85 	bl	8002be4 <HAL_TIM_PWM_PulseFinishedCallback>
 8002cda:	e79c      	b.n	8002c16 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cdc:	4620      	mov	r0, r4
 8002cde:	f7ff ff7f 	bl	8002be0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ce2:	4620      	mov	r0, r4
 8002ce4:	f7ff ff7e 	bl	8002be4 <HAL_TIM_PWM_PulseFinishedCallback>
 8002ce8:	e7ab      	b.n	8002c42 <HAL_TIM_IRQHandler+0x5a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cea:	4620      	mov	r0, r4
 8002cec:	f7ff ff78 	bl	8002be0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cf0:	4620      	mov	r0, r4
 8002cf2:	f7ff ff77 	bl	8002be4 <HAL_TIM_PWM_PulseFinishedCallback>
 8002cf6:	e7ba      	b.n	8002c6e <HAL_TIM_IRQHandler+0x86>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cf8:	4620      	mov	r0, r4
 8002cfa:	f7ff ff71 	bl	8002be0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cfe:	4620      	mov	r0, r4
 8002d00:	f7ff ff70 	bl	8002be4 <HAL_TIM_PWM_PulseFinishedCallback>
 8002d04:	e7c9      	b.n	8002c9a <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002d06:	6823      	ldr	r3, [r4, #0]
 8002d08:	f06f 0201 	mvn.w	r2, #1
 8002d0c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002d0e:	4620      	mov	r0, r4
 8002d10:	f7fe f814 	bl	8000d3c <HAL_TIM_PeriodElapsedCallback>
 8002d14:	e7c9      	b.n	8002caa <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002d16:	6823      	ldr	r3, [r4, #0]
 8002d18:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002d1c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002d1e:	4620      	mov	r0, r4
 8002d20:	f000 f979 	bl	8003016 <HAL_TIMEx_BreakCallback>
 8002d24:	e7c7      	b.n	8002cb6 <HAL_TIM_IRQHandler+0xce>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002d26:	6823      	ldr	r3, [r4, #0]
 8002d28:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002d2c:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002d2e:	4620      	mov	r0, r4
 8002d30:	f7ff ff59 	bl	8002be6 <HAL_TIM_TriggerCallback>
 8002d34:	e7c5      	b.n	8002cc2 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002d36:	6823      	ldr	r3, [r4, #0]
 8002d38:	f06f 0220 	mvn.w	r2, #32
 8002d3c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8002d3e:	4620      	mov	r0, r4
 8002d40:	f000 f968 	bl	8003014 <HAL_TIMEx_CommutCallback>
}
 8002d44:	e7c3      	b.n	8002cce <HAL_TIM_IRQHandler+0xe6>
	...

08002d48 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8002d48:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d4a:	4a32      	ldr	r2, [pc, #200]	@ (8002e14 <TIM_Base_SetConfig+0xcc>)
 8002d4c:	4290      	cmp	r0, r2
 8002d4e:	d012      	beq.n	8002d76 <TIM_Base_SetConfig+0x2e>
 8002d50:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8002d54:	d00f      	beq.n	8002d76 <TIM_Base_SetConfig+0x2e>
 8002d56:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8002d5a:	4290      	cmp	r0, r2
 8002d5c:	d00b      	beq.n	8002d76 <TIM_Base_SetConfig+0x2e>
 8002d5e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002d62:	4290      	cmp	r0, r2
 8002d64:	d007      	beq.n	8002d76 <TIM_Base_SetConfig+0x2e>
 8002d66:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002d6a:	4290      	cmp	r0, r2
 8002d6c:	d003      	beq.n	8002d76 <TIM_Base_SetConfig+0x2e>
 8002d6e:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8002d72:	4290      	cmp	r0, r2
 8002d74:	d103      	bne.n	8002d7e <TIM_Base_SetConfig+0x36>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8002d7a:	684a      	ldr	r2, [r1, #4]
 8002d7c:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d7e:	4a25      	ldr	r2, [pc, #148]	@ (8002e14 <TIM_Base_SetConfig+0xcc>)
 8002d80:	4290      	cmp	r0, r2
 8002d82:	d02a      	beq.n	8002dda <TIM_Base_SetConfig+0x92>
 8002d84:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8002d88:	d027      	beq.n	8002dda <TIM_Base_SetConfig+0x92>
 8002d8a:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8002d8e:	4290      	cmp	r0, r2
 8002d90:	d023      	beq.n	8002dda <TIM_Base_SetConfig+0x92>
 8002d92:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002d96:	4290      	cmp	r0, r2
 8002d98:	d01f      	beq.n	8002dda <TIM_Base_SetConfig+0x92>
 8002d9a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002d9e:	4290      	cmp	r0, r2
 8002da0:	d01b      	beq.n	8002dda <TIM_Base_SetConfig+0x92>
 8002da2:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8002da6:	4290      	cmp	r0, r2
 8002da8:	d017      	beq.n	8002dda <TIM_Base_SetConfig+0x92>
 8002daa:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 8002dae:	4290      	cmp	r0, r2
 8002db0:	d013      	beq.n	8002dda <TIM_Base_SetConfig+0x92>
 8002db2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002db6:	4290      	cmp	r0, r2
 8002db8:	d00f      	beq.n	8002dda <TIM_Base_SetConfig+0x92>
 8002dba:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002dbe:	4290      	cmp	r0, r2
 8002dc0:	d00b      	beq.n	8002dda <TIM_Base_SetConfig+0x92>
 8002dc2:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 8002dc6:	4290      	cmp	r0, r2
 8002dc8:	d007      	beq.n	8002dda <TIM_Base_SetConfig+0x92>
 8002dca:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002dce:	4290      	cmp	r0, r2
 8002dd0:	d003      	beq.n	8002dda <TIM_Base_SetConfig+0x92>
 8002dd2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002dd6:	4290      	cmp	r0, r2
 8002dd8:	d103      	bne.n	8002de2 <TIM_Base_SetConfig+0x9a>
    tmpcr1 &= ~TIM_CR1_CKD;
 8002dda:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002dde:	68ca      	ldr	r2, [r1, #12]
 8002de0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002de2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002de6:	694a      	ldr	r2, [r1, #20]
 8002de8:	4313      	orrs	r3, r2
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002dea:	688a      	ldr	r2, [r1, #8]
 8002dec:	62c2      	str	r2, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002dee:	680a      	ldr	r2, [r1, #0]
 8002df0:	6282      	str	r2, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002df2:	4a08      	ldr	r2, [pc, #32]	@ (8002e14 <TIM_Base_SetConfig+0xcc>)
 8002df4:	4290      	cmp	r0, r2
 8002df6:	d003      	beq.n	8002e00 <TIM_Base_SetConfig+0xb8>
 8002df8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002dfc:	4290      	cmp	r0, r2
 8002dfe:	d101      	bne.n	8002e04 <TIM_Base_SetConfig+0xbc>
    TIMx->RCR = Structure->RepetitionCounter;
 8002e00:	690a      	ldr	r2, [r1, #16]
 8002e02:	6302      	str	r2, [r0, #48]	@ 0x30
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002e04:	6802      	ldr	r2, [r0, #0]
 8002e06:	f042 0204 	orr.w	r2, r2, #4
 8002e0a:	6002      	str	r2, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 8002e0c:	2201      	movs	r2, #1
 8002e0e:	6142      	str	r2, [r0, #20]
  TIMx->CR1 = tmpcr1;
 8002e10:	6003      	str	r3, [r0, #0]
}
 8002e12:	4770      	bx	lr
 8002e14:	40010000 	.word	0x40010000

08002e18 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8002e18:	b340      	cbz	r0, 8002e6c <HAL_TIM_Base_Init+0x54>
{
 8002e1a:	b510      	push	{r4, lr}
 8002e1c:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8002e1e:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002e22:	b1f3      	cbz	r3, 8002e62 <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8002e24:	2302      	movs	r3, #2
 8002e26:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e2a:	4621      	mov	r1, r4
 8002e2c:	f851 0b04 	ldr.w	r0, [r1], #4
 8002e30:	f7ff ff8a 	bl	8002d48 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e34:	2301      	movs	r3, #1
 8002e36:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e3a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8002e3e:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8002e42:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8002e46:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e4a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002e4e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002e52:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8002e56:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8002e5a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8002e5e:	2000      	movs	r0, #0
}
 8002e60:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8002e62:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002e66:	f7fe f917 	bl	8001098 <HAL_TIM_Base_MspInit>
 8002e6a:	e7db      	b.n	8002e24 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8002e6c:	2001      	movs	r0, #1
}
 8002e6e:	4770      	bx	lr

08002e70 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002e70:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002e72:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e74:	f424 4c7f 	bic.w	ip, r4, #65280	@ 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002e78:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8002e7c:	430a      	orrs	r2, r1
 8002e7e:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e82:	6082      	str	r2, [r0, #8]
}
 8002e84:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002e88:	4770      	bx	lr

08002e8a <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8002e8a:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8002e8e:	2b01      	cmp	r3, #1
 8002e90:	d078      	beq.n	8002f84 <HAL_TIM_ConfigClockSource+0xfa>
{
 8002e92:	b510      	push	{r4, lr}
 8002e94:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8002e96:	2301      	movs	r3, #1
 8002e98:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8002e9c:	2302      	movs	r3, #2
 8002e9e:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8002ea2:	6802      	ldr	r2, [r0, #0]
 8002ea4:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ea6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002eaa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
  htim->Instance->SMCR = tmpsmcr;
 8002eae:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8002eb0:	680b      	ldr	r3, [r1, #0]
 8002eb2:	2b60      	cmp	r3, #96	@ 0x60
 8002eb4:	d04c      	beq.n	8002f50 <HAL_TIM_ConfigClockSource+0xc6>
 8002eb6:	d829      	bhi.n	8002f0c <HAL_TIM_ConfigClockSource+0x82>
 8002eb8:	2b40      	cmp	r3, #64	@ 0x40
 8002eba:	d054      	beq.n	8002f66 <HAL_TIM_ConfigClockSource+0xdc>
 8002ebc:	d90c      	bls.n	8002ed8 <HAL_TIM_ConfigClockSource+0x4e>
 8002ebe:	2b50      	cmp	r3, #80	@ 0x50
 8002ec0:	d122      	bne.n	8002f08 <HAL_TIM_ConfigClockSource+0x7e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ec2:	68ca      	ldr	r2, [r1, #12]
 8002ec4:	6849      	ldr	r1, [r1, #4]
 8002ec6:	6800      	ldr	r0, [r0, #0]
 8002ec8:	f7ff fe17 	bl	8002afa <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002ecc:	2150      	movs	r1, #80	@ 0x50
 8002ece:	6820      	ldr	r0, [r4, #0]
 8002ed0:	f7ff fe3a 	bl	8002b48 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002ed4:	2000      	movs	r0, #0
      break;
 8002ed6:	e005      	b.n	8002ee4 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8002ed8:	2b20      	cmp	r3, #32
 8002eda:	d00d      	beq.n	8002ef8 <HAL_TIM_ConfigClockSource+0x6e>
 8002edc:	d909      	bls.n	8002ef2 <HAL_TIM_ConfigClockSource+0x68>
 8002ede:	2b30      	cmp	r3, #48	@ 0x30
 8002ee0:	d00a      	beq.n	8002ef8 <HAL_TIM_ConfigClockSource+0x6e>
      status = HAL_ERROR;
 8002ee2:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_READY;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8002eea:	2300      	movs	r3, #0
 8002eec:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8002ef0:	bd10      	pop	{r4, pc}
  switch (sClockSourceConfig->ClockSource)
 8002ef2:	b10b      	cbz	r3, 8002ef8 <HAL_TIM_ConfigClockSource+0x6e>
 8002ef4:	2b10      	cmp	r3, #16
 8002ef6:	d105      	bne.n	8002f04 <HAL_TIM_ConfigClockSource+0x7a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002ef8:	4619      	mov	r1, r3
 8002efa:	6820      	ldr	r0, [r4, #0]
 8002efc:	f7ff fe24 	bl	8002b48 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002f00:	2000      	movs	r0, #0
      break;
 8002f02:	e7ef      	b.n	8002ee4 <HAL_TIM_ConfigClockSource+0x5a>
      status = HAL_ERROR;
 8002f04:	2001      	movs	r0, #1
 8002f06:	e7ed      	b.n	8002ee4 <HAL_TIM_ConfigClockSource+0x5a>
 8002f08:	2001      	movs	r0, #1
 8002f0a:	e7eb      	b.n	8002ee4 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8002f0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f10:	d034      	beq.n	8002f7c <HAL_TIM_ConfigClockSource+0xf2>
 8002f12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f16:	d10c      	bne.n	8002f32 <HAL_TIM_ConfigClockSource+0xa8>
      TIM_ETR_SetConfig(htim->Instance,
 8002f18:	68cb      	ldr	r3, [r1, #12]
 8002f1a:	684a      	ldr	r2, [r1, #4]
 8002f1c:	6889      	ldr	r1, [r1, #8]
 8002f1e:	6800      	ldr	r0, [r0, #0]
 8002f20:	f7ff ffa6 	bl	8002e70 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002f24:	6822      	ldr	r2, [r4, #0]
 8002f26:	6893      	ldr	r3, [r2, #8]
 8002f28:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f2c:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002f2e:	2000      	movs	r0, #0
      break;
 8002f30:	e7d8      	b.n	8002ee4 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8002f32:	2b70      	cmp	r3, #112	@ 0x70
 8002f34:	d124      	bne.n	8002f80 <HAL_TIM_ConfigClockSource+0xf6>
      TIM_ETR_SetConfig(htim->Instance,
 8002f36:	68cb      	ldr	r3, [r1, #12]
 8002f38:	684a      	ldr	r2, [r1, #4]
 8002f3a:	6889      	ldr	r1, [r1, #8]
 8002f3c:	6800      	ldr	r0, [r0, #0]
 8002f3e:	f7ff ff97 	bl	8002e70 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002f42:	6822      	ldr	r2, [r4, #0]
 8002f44:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002f46:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8002f4a:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002f4c:	2000      	movs	r0, #0
      break;
 8002f4e:	e7c9      	b.n	8002ee4 <HAL_TIM_ConfigClockSource+0x5a>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002f50:	68ca      	ldr	r2, [r1, #12]
 8002f52:	6849      	ldr	r1, [r1, #4]
 8002f54:	6800      	ldr	r0, [r0, #0]
 8002f56:	f7ff fde3 	bl	8002b20 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002f5a:	2160      	movs	r1, #96	@ 0x60
 8002f5c:	6820      	ldr	r0, [r4, #0]
 8002f5e:	f7ff fdf3 	bl	8002b48 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002f62:	2000      	movs	r0, #0
      break;
 8002f64:	e7be      	b.n	8002ee4 <HAL_TIM_ConfigClockSource+0x5a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f66:	68ca      	ldr	r2, [r1, #12]
 8002f68:	6849      	ldr	r1, [r1, #4]
 8002f6a:	6800      	ldr	r0, [r0, #0]
 8002f6c:	f7ff fdc5 	bl	8002afa <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002f70:	2140      	movs	r1, #64	@ 0x40
 8002f72:	6820      	ldr	r0, [r4, #0]
 8002f74:	f7ff fde8 	bl	8002b48 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002f78:	2000      	movs	r0, #0
      break;
 8002f7a:	e7b3      	b.n	8002ee4 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8002f7c:	2000      	movs	r0, #0
 8002f7e:	e7b1      	b.n	8002ee4 <HAL_TIM_ConfigClockSource+0x5a>
      status = HAL_ERROR;
 8002f80:	2001      	movs	r0, #1
 8002f82:	e7af      	b.n	8002ee4 <HAL_TIM_ConfigClockSource+0x5a>
  __HAL_LOCK(htim);
 8002f84:	2002      	movs	r0, #2
}
 8002f86:	4770      	bx	lr

08002f88 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002f88:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8002f8c:	2a01      	cmp	r2, #1
 8002f8e:	d03d      	beq.n	800300c <HAL_TIMEx_MasterConfigSynchronization+0x84>
{
 8002f90:	b410      	push	{r4}
 8002f92:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8002f94:	2201      	movs	r2, #1
 8002f96:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f9a:	2202      	movs	r2, #2
 8002f9c:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002fa0:	6802      	ldr	r2, [r0, #0]
 8002fa2:	6850      	ldr	r0, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002fa4:	6894      	ldr	r4, [r2, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002fa6:	f020 0c70 	bic.w	ip, r0, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002faa:	6808      	ldr	r0, [r1, #0]
 8002fac:	ea40 000c 	orr.w	r0, r0, ip

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002fb0:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	4816      	ldr	r0, [pc, #88]	@ (8003010 <HAL_TIMEx_MasterConfigSynchronization+0x88>)
 8002fb6:	4282      	cmp	r2, r0
 8002fb8:	d01a      	beq.n	8002ff0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002fba:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8002fbe:	d017      	beq.n	8002ff0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002fc0:	f5a0 407c 	sub.w	r0, r0, #64512	@ 0xfc00
 8002fc4:	4282      	cmp	r2, r0
 8002fc6:	d013      	beq.n	8002ff0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002fc8:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8002fcc:	4282      	cmp	r2, r0
 8002fce:	d00f      	beq.n	8002ff0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002fd0:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8002fd4:	4282      	cmp	r2, r0
 8002fd6:	d00b      	beq.n	8002ff0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002fd8:	f500 4078 	add.w	r0, r0, #63488	@ 0xf800
 8002fdc:	4282      	cmp	r2, r0
 8002fde:	d007      	beq.n	8002ff0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002fe0:	f500 5070 	add.w	r0, r0, #15360	@ 0x3c00
 8002fe4:	4282      	cmp	r2, r0
 8002fe6:	d003      	beq.n	8002ff0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002fe8:	f5a0 3094 	sub.w	r0, r0, #75776	@ 0x12800
 8002fec:	4282      	cmp	r2, r0
 8002fee:	d104      	bne.n	8002ffa <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002ff0:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002ff4:	6849      	ldr	r1, [r1, #4]
 8002ff6:	4321      	orrs	r1, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002ff8:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003000:	2000      	movs	r0, #0
 8003002:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 8003006:	f85d 4b04 	ldr.w	r4, [sp], #4
 800300a:	4770      	bx	lr
  __HAL_LOCK(htim);
 800300c:	2002      	movs	r0, #2
}
 800300e:	4770      	bx	lr
 8003010:	40010000 	.word	0x40010000

08003014 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003014:	4770      	bx	lr

08003016 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003016:	4770      	bx	lr

08003018 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003018:	b510      	push	{r4, lr}
 800301a:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800301c:	6802      	ldr	r2, [r0, #0]
 800301e:	6913      	ldr	r3, [r2, #16]
 8003020:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003024:	68c1      	ldr	r1, [r0, #12]
 8003026:	430b      	orrs	r3, r1
 8003028:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800302a:	6883      	ldr	r3, [r0, #8]
 800302c:	6902      	ldr	r2, [r0, #16]
 800302e:	431a      	orrs	r2, r3
 8003030:	6943      	ldr	r3, [r0, #20]
 8003032:	431a      	orrs	r2, r3
 8003034:	69c3      	ldr	r3, [r0, #28]
 8003036:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 8003038:	6801      	ldr	r1, [r0, #0]
 800303a:	68cb      	ldr	r3, [r1, #12]
 800303c:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8003040:	f023 030c 	bic.w	r3, r3, #12
 8003044:	4313      	orrs	r3, r2
 8003046:	60cb      	str	r3, [r1, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003048:	6802      	ldr	r2, [r0, #0]
 800304a:	6953      	ldr	r3, [r2, #20]
 800304c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003050:	6981      	ldr	r1, [r0, #24]
 8003052:	430b      	orrs	r3, r1
 8003054:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003056:	6803      	ldr	r3, [r0, #0]
 8003058:	4a31      	ldr	r2, [pc, #196]	@ (8003120 <UART_SetConfig+0x108>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d006      	beq.n	800306c <UART_SetConfig+0x54>
 800305e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003062:	4293      	cmp	r3, r2
 8003064:	d002      	beq.n	800306c <UART_SetConfig+0x54>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003066:	f7ff fa13 	bl	8002490 <HAL_RCC_GetPCLK1Freq>
 800306a:	e001      	b.n	8003070 <UART_SetConfig+0x58>
      pclk = HAL_RCC_GetPCLK2Freq();
 800306c:	f7ff fa20 	bl	80024b0 <HAL_RCC_GetPCLK2Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003070:	69e3      	ldr	r3, [r4, #28]
 8003072:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003076:	d029      	beq.n	80030cc <UART_SetConfig+0xb4>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003078:	2100      	movs	r1, #0
 800307a:	1803      	adds	r3, r0, r0
 800307c:	4149      	adcs	r1, r1
 800307e:	181b      	adds	r3, r3, r0
 8003080:	f141 0100 	adc.w	r1, r1, #0
 8003084:	00c9      	lsls	r1, r1, #3
 8003086:	ea41 7153 	orr.w	r1, r1, r3, lsr #29
 800308a:	00db      	lsls	r3, r3, #3
 800308c:	1818      	adds	r0, r3, r0
 800308e:	6863      	ldr	r3, [r4, #4]
 8003090:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8003094:	ea4f 7393 	mov.w	r3, r3, lsr #30
 8003098:	f141 0100 	adc.w	r1, r1, #0
 800309c:	f7fd f8e0 	bl	8000260 <__aeabi_uldivmod>
 80030a0:	4a20      	ldr	r2, [pc, #128]	@ (8003124 <UART_SetConfig+0x10c>)
 80030a2:	fba2 3100 	umull	r3, r1, r2, r0
 80030a6:	0949      	lsrs	r1, r1, #5
 80030a8:	2364      	movs	r3, #100	@ 0x64
 80030aa:	fb03 0311 	mls	r3, r3, r1, r0
 80030ae:	011b      	lsls	r3, r3, #4
 80030b0:	3332      	adds	r3, #50	@ 0x32
 80030b2:	fba2 2303 	umull	r2, r3, r2, r3
 80030b6:	095b      	lsrs	r3, r3, #5
 80030b8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80030bc:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 80030c0:	f003 030f 	and.w	r3, r3, #15
 80030c4:	6821      	ldr	r1, [r4, #0]
 80030c6:	4413      	add	r3, r2
 80030c8:	608b      	str	r3, [r1, #8]
  }
}
 80030ca:	bd10      	pop	{r4, pc}
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80030cc:	2300      	movs	r3, #0
 80030ce:	1802      	adds	r2, r0, r0
 80030d0:	eb43 0103 	adc.w	r1, r3, r3
 80030d4:	1812      	adds	r2, r2, r0
 80030d6:	f141 0100 	adc.w	r1, r1, #0
 80030da:	00c9      	lsls	r1, r1, #3
 80030dc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80030e0:	00d2      	lsls	r2, r2, #3
 80030e2:	1810      	adds	r0, r2, r0
 80030e4:	f141 0100 	adc.w	r1, r1, #0
 80030e8:	6862      	ldr	r2, [r4, #4]
 80030ea:	1892      	adds	r2, r2, r2
 80030ec:	415b      	adcs	r3, r3
 80030ee:	f7fd f8b7 	bl	8000260 <__aeabi_uldivmod>
 80030f2:	4a0c      	ldr	r2, [pc, #48]	@ (8003124 <UART_SetConfig+0x10c>)
 80030f4:	fba2 3100 	umull	r3, r1, r2, r0
 80030f8:	0949      	lsrs	r1, r1, #5
 80030fa:	2364      	movs	r3, #100	@ 0x64
 80030fc:	fb03 0311 	mls	r3, r3, r1, r0
 8003100:	00db      	lsls	r3, r3, #3
 8003102:	3332      	adds	r3, #50	@ 0x32
 8003104:	fba2 2303 	umull	r2, r3, r2, r3
 8003108:	095b      	lsrs	r3, r3, #5
 800310a:	005a      	lsls	r2, r3, #1
 800310c:	f402 72f8 	and.w	r2, r2, #496	@ 0x1f0
 8003110:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8003114:	f003 0307 	and.w	r3, r3, #7
 8003118:	6821      	ldr	r1, [r4, #0]
 800311a:	4413      	add	r3, r2
 800311c:	608b      	str	r3, [r1, #8]
 800311e:	e7d4      	b.n	80030ca <UART_SetConfig+0xb2>
 8003120:	40011000 	.word	0x40011000
 8003124:	51eb851f 	.word	0x51eb851f

08003128 <HAL_UART_Init>:
  if (huart == NULL)
 8003128:	b360      	cbz	r0, 8003184 <HAL_UART_Init+0x5c>
{
 800312a:	b510      	push	{r4, lr}
 800312c:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800312e:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8003132:	b313      	cbz	r3, 800317a <HAL_UART_Init+0x52>
  huart->gState = HAL_UART_STATE_BUSY;
 8003134:	2324      	movs	r3, #36	@ 0x24
 8003136:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 800313a:	6822      	ldr	r2, [r4, #0]
 800313c:	68d3      	ldr	r3, [r2, #12]
 800313e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003142:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8003144:	4620      	mov	r0, r4
 8003146:	f7ff ff67 	bl	8003018 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800314a:	6822      	ldr	r2, [r4, #0]
 800314c:	6913      	ldr	r3, [r2, #16]
 800314e:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8003152:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003154:	6822      	ldr	r2, [r4, #0]
 8003156:	6953      	ldr	r3, [r2, #20]
 8003158:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 800315c:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 800315e:	6822      	ldr	r2, [r4, #0]
 8003160:	68d3      	ldr	r3, [r2, #12]
 8003162:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003166:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003168:	2000      	movs	r0, #0
 800316a:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800316c:	2320      	movs	r3, #32
 800316e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003172:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003176:	6360      	str	r0, [r4, #52]	@ 0x34
}
 8003178:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 800317a:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 800317e:	f7fd ffeb 	bl	8001158 <HAL_UART_MspInit>
 8003182:	e7d7      	b.n	8003134 <HAL_UART_Init+0xc>
    return HAL_ERROR;
 8003184:	2001      	movs	r0, #1
}
 8003186:	4770      	bx	lr

08003188 <memset>:
 8003188:	4402      	add	r2, r0
 800318a:	4603      	mov	r3, r0
 800318c:	4293      	cmp	r3, r2
 800318e:	d100      	bne.n	8003192 <memset+0xa>
 8003190:	4770      	bx	lr
 8003192:	f803 1b01 	strb.w	r1, [r3], #1
 8003196:	e7f9      	b.n	800318c <memset+0x4>

08003198 <__libc_init_array>:
 8003198:	b570      	push	{r4, r5, r6, lr}
 800319a:	4d0d      	ldr	r5, [pc, #52]	@ (80031d0 <__libc_init_array+0x38>)
 800319c:	4c0d      	ldr	r4, [pc, #52]	@ (80031d4 <__libc_init_array+0x3c>)
 800319e:	1b64      	subs	r4, r4, r5
 80031a0:	10a4      	asrs	r4, r4, #2
 80031a2:	2600      	movs	r6, #0
 80031a4:	42a6      	cmp	r6, r4
 80031a6:	d109      	bne.n	80031bc <__libc_init_array+0x24>
 80031a8:	4d0b      	ldr	r5, [pc, #44]	@ (80031d8 <__libc_init_array+0x40>)
 80031aa:	4c0c      	ldr	r4, [pc, #48]	@ (80031dc <__libc_init_array+0x44>)
 80031ac:	f000 f818 	bl	80031e0 <_init>
 80031b0:	1b64      	subs	r4, r4, r5
 80031b2:	10a4      	asrs	r4, r4, #2
 80031b4:	2600      	movs	r6, #0
 80031b6:	42a6      	cmp	r6, r4
 80031b8:	d105      	bne.n	80031c6 <__libc_init_array+0x2e>
 80031ba:	bd70      	pop	{r4, r5, r6, pc}
 80031bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80031c0:	4798      	blx	r3
 80031c2:	3601      	adds	r6, #1
 80031c4:	e7ee      	b.n	80031a4 <__libc_init_array+0xc>
 80031c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80031ca:	4798      	blx	r3
 80031cc:	3601      	adds	r6, #1
 80031ce:	e7f2      	b.n	80031b6 <__libc_init_array+0x1e>
 80031d0:	08003240 	.word	0x08003240
 80031d4:	08003240 	.word	0x08003240
 80031d8:	08003240 	.word	0x08003240
 80031dc:	08003244 	.word	0x08003244

080031e0 <_init>:
 80031e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031e2:	bf00      	nop
 80031e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031e6:	bc08      	pop	{r3}
 80031e8:	469e      	mov	lr, r3
 80031ea:	4770      	bx	lr

080031ec <_fini>:
 80031ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031ee:	bf00      	nop
 80031f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031f2:	bc08      	pop	{r3}
 80031f4:	469e      	mov	lr, r3
 80031f6:	4770      	bx	lr
