{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1482946787805 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1482946787807 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 28 12:39:47 2016 " "Processing started: Wed Dec 28 12:39:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1482946787807 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1482946787807 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project3 -c Project3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project3 -c Project3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1482946787807 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1482946788075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_test.v 1 1 " "Found 1 design units, including 1 entities, in source file video_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_test " "Found entity 1: video_test" {  } { { "video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/video_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482946788373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482946788373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerFile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile32x32 " "Found entity 1: regfile32x32" {  } { { "registerFile.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/registerFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482946788383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482946788383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display.v 1 1 " "Found 1 design units, including 1 entities, in source file Display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482946788387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482946788387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execWrite.v 1 1 " "Found 1 design units, including 1 entities, in source file execWrite.v" { { "Info" "ISGN_ENTITY_NAME" "1 execWrite " "Found entity 1: execWrite" {  } { { "execWrite.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/execWrite.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482946788392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482946788392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_PLL " "Found entity 1: VGA_PLL" {  } { { "VGA_PLL.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/VGA_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482946788397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482946788397 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(35) " "Verilog HDL warning at alu.v(35): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788402 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(36) " "Verilog HDL warning at alu.v(36): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788402 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(72) " "Verilog HDL warning at alu.v(72): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788403 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(73) " "Verilog HDL warning at alu.v(73): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 73 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482946788403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482946788403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file dataMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/dataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482946788408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482946788408 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(23) " "Verilog HDL warning at controlUnit.v(23): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788412 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(24) " "Verilog HDL warning at controlUnit.v(24): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788412 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(26) " "Verilog HDL warning at controlUnit.v(26): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788412 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(42) " "Verilog HDL warning at controlUnit.v(42): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788413 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(47) " "Verilog HDL warning at controlUnit.v(47): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788413 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(55) " "Verilog HDL warning at controlUnit.v(55): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788413 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(63) " "Verilog HDL warning at controlUnit.v(63): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788413 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(71) " "Verilog HDL warning at controlUnit.v(71): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 71 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788413 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(79) " "Verilog HDL warning at controlUnit.v(79): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 79 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788413 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(87) " "Verilog HDL warning at controlUnit.v(87): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 87 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788414 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(95) " "Verilog HDL warning at controlUnit.v(95): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 95 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788414 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(103) " "Verilog HDL warning at controlUnit.v(103): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 103 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788414 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(105) " "Verilog HDL warning at controlUnit.v(105): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 105 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788414 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(106) " "Verilog HDL warning at controlUnit.v(106): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 106 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788414 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(135) " "Verilog HDL warning at controlUnit.v(135): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 135 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788414 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(143) " "Verilog HDL warning at controlUnit.v(143): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 143 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788414 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(150) " "Verilog HDL warning at controlUnit.v(150): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 150 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788415 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(151) " "Verilog HDL warning at controlUnit.v(151): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 151 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788415 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(158) " "Verilog HDL warning at controlUnit.v(158): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 158 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788415 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(159) " "Verilog HDL warning at controlUnit.v(159): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 159 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788415 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(166) " "Verilog HDL warning at controlUnit.v(166): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 166 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788415 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(167) " "Verilog HDL warning at controlUnit.v(167): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 167 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788415 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(169) " "Verilog HDL warning at controlUnit.v(169): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 169 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788415 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(183) " "Verilog HDL warning at controlUnit.v(183): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 183 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788416 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(195) " "Verilog HDL warning at controlUnit.v(195): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 195 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788416 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(207) " "Verilog HDL warning at controlUnit.v(207): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 207 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788416 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(219) " "Verilog HDL warning at controlUnit.v(219): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 219 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788416 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(231) " "Verilog HDL warning at controlUnit.v(231): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 231 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788416 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(244) " "Verilog HDL warning at controlUnit.v(244): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 244 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788416 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(256) " "Verilog HDL warning at controlUnit.v(256): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 256 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788417 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(278) " "Verilog HDL warning at controlUnit.v(278): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 278 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788417 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(281) " "Verilog HDL warning at controlUnit.v(281): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 281 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788417 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(299) " "Verilog HDL warning at controlUnit.v(299): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 299 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788417 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(301) " "Verilog HDL warning at controlUnit.v(301): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 301 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788417 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(320) " "Verilog HDL warning at controlUnit.v(320): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 320 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788417 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(322) " "Verilog HDL warning at controlUnit.v(322): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 322 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788418 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(339) " "Verilog HDL warning at controlUnit.v(339): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 339 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788418 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(340) " "Verilog HDL warning at controlUnit.v(340): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 340 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788418 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(342) " "Verilog HDL warning at controlUnit.v(342): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 342 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788418 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(351) " "Verilog HDL warning at controlUnit.v(351): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 351 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788418 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(352) " "Verilog HDL warning at controlUnit.v(352): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 352 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788418 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(364) " "Verilog HDL warning at controlUnit.v(364): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 364 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788418 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(365) " "Verilog HDL warning at controlUnit.v(365): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 365 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788419 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(367) " "Verilog HDL warning at controlUnit.v(367): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 367 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788419 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(370) " "Verilog HDL warning at controlUnit.v(370): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 370 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1482946788419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482946788419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482946788419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_if.v 1 1 " "Found 1 design units, including 1 entities, in source file display_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_if " "Found entity 1: display_if" {  } { { "display_if.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/display_if.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482946788423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482946788423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vmem8192x24.v 1 1 " "Found 1 design units, including 1 entities, in source file vmem8192x24.v" { { "Info" "ISGN_ENTITY_NAME" "1 vmem8192x24 " "Found entity 1: vmem8192x24" {  } { { "vmem8192x24.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/vmem8192x24.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482946788427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482946788427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482946788430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482946788430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Sync.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_Sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Sync " "Found entity 1: VGA_Sync" {  } { { "VGA_Sync.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/VGA_Sync.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482946788433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482946788433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_lab5.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch_lab5.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch_lab5.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/fetch_lab5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482946788436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482946788436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_video_test.v 1 1 " "Found 1 design units, including 1 entities, in source file my_video_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_video_test " "Found entity 1: my_video_test" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482946788439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482946788439 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "my_video_test " "Elaborating entity \"my_video_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1482946788603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execWrite execWrite:EW " "Elaborating entity \"execWrite\" for hierarchy \"execWrite:EW\"" {  } { { "my_video_test.v" "EW" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482946788607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit execWrite:EW\|controlUnit:controller " "Elaborating entity \"controlUnit\" for hierarchy \"execWrite:EW\|controlUnit:controller\"" {  } { { "execWrite.v" "controller" { Text "/acct/talleyad/Documents/CSCE-611/Project7/execWrite.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482946788613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile32x32 execWrite:EW\|regfile32x32:regis " "Elaborating entity \"regfile32x32\" for hierarchy \"execWrite:EW\|regfile32x32:regis\"" {  } { { "execWrite.v" "regis" { Text "/acct/talleyad/Documents/CSCE-611/Project7/execWrite.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482946788616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu execWrite:EW\|alu:myalu " "Elaborating entity \"alu\" for hierarchy \"execWrite:EW\|alu:myalu\"" {  } { { "execWrite.v" "myalu" { Text "/acct/talleyad/Documents/CSCE-611/Project7/execWrite.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482946788619 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "alu.v(61) " "Verilog HDL Casex/Casez warning at alu.v(61): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 61 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "" 0 -1 1482946788623 "|my_video_test|execWrite:EW|alu:myalu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hi alu.v(20) " "Verilog HDL Always Construct warning at alu.v(20): inferring latch(es) for variable \"hi\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1482946788623 "|my_video_test|execWrite:EW|alu:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi\[0\] alu.v(41) " "Inferred latch for \"hi\[0\]\" at alu.v(41)" {  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1482946788624 "|my_video_test|execWrite:EW|alu:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi\[1\] alu.v(41) " "Inferred latch for \"hi\[1\]\" at alu.v(41)" {  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1482946788624 "|my_video_test|execWrite:EW|alu:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi\[2\] alu.v(41) " "Inferred latch for \"hi\[2\]\" at alu.v(41)" {  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1482946788624 "|my_video_test|execWrite:EW|alu:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi\[3\] alu.v(41) " "Inferred latch for \"hi\[3\]\" at alu.v(41)" {  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1482946788624 "|my_video_test|execWrite:EW|alu:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi\[4\] alu.v(41) " "Inferred latch for \"hi\[4\]\" at alu.v(41)" {  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1482946788624 "|my_video_test|execWrite:EW|alu:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi\[5\] alu.v(41) " "Inferred latch for \"hi\[5\]\" at alu.v(41)" {  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1482946788624 "|my_video_test|execWrite:EW|alu:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi\[6\] alu.v(41) " "Inferred latch for \"hi\[6\]\" at alu.v(41)" {  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1482946788624 "|my_video_test|execWrite:EW|alu:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi\[7\] alu.v(41) " "Inferred latch for \"hi\[7\]\" at alu.v(41)" {  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1482946788624 "|my_video_test|execWrite:EW|alu:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi\[8\] alu.v(41) " "Inferred latch for \"hi\[8\]\" at alu.v(41)" {  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1482946788624 "|my_video_test|execWrite:EW|alu:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi\[9\] alu.v(41) " "Inferred latch for \"hi\[9\]\" at alu.v(41)" {  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1482946788624 "|my_video_test|execWrite:EW|alu:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi\[10\] alu.v(41) " "Inferred latch for \"hi\[10\]\" at alu.v(41)" {  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1482946788624 "|my_video_test|execWrite:EW|alu:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi\[11\] alu.v(41) " "Inferred latch for \"hi\[11\]\" at alu.v(41)" {  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1482946788624 "|my_video_test|execWrite:EW|alu:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi\[12\] alu.v(41) " "Inferred latch for \"hi\[12\]\" at alu.v(41)" {  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1482946788624 "|my_video_test|execWrite:EW|alu:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi\[13\] alu.v(41) " "Inferred latch for \"hi\[13\]\" at alu.v(41)" {  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1482946788624 "|my_video_test|execWrite:EW|alu:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi\[14\] alu.v(41) " "Inferred latch for \"hi\[14\]\" at alu.v(41)" {  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1482946788624 "|my_video_test|execWrite:EW|alu:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi\[15\] alu.v(41) " "Inferred latch for \"hi\[15\]\" at alu.v(41)" {  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1482946788624 "|my_video_test|execWrite:EW|alu:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi\[16\] alu.v(41) " "Inferred latch for \"hi\[16\]\" at alu.v(41)" {  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1482946788624 "|my_video_test|execWrite:EW|alu:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi\[17\] alu.v(41) " "Inferred latch for \"hi\[17\]\" at alu.v(41)" {  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1482946788624 "|my_video_test|execWrite:EW|alu:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi\[18\] alu.v(41) " "Inferred latch for \"hi\[18\]\" at alu.v(41)" {  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1482946788624 "|my_video_test|execWrite:EW|alu:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi\[19\] alu.v(41) " "Inferred latch for \"hi\[19\]\" at alu.v(41)" {  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1482946788624 "|my_video_test|execWrite:EW|alu:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi\[20\] alu.v(41) " "Inferred latch for \"hi\[20\]\" at alu.v(41)" {  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1482946788624 "|my_video_test|execWrite:EW|alu:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi\[21\] alu.v(41) " "Inferred latch for \"hi\[21\]\" at alu.v(41)" {  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1482946788624 "|my_video_test|execWrite:EW|alu:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi\[22\] alu.v(41) " "Inferred latch for \"hi\[22\]\" at alu.v(41)" {  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1482946788624 "|my_video_test|execWrite:EW|alu:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi\[23\] alu.v(41) " "Inferred latch for \"hi\[23\]\" at alu.v(41)" {  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1482946788624 "|my_video_test|execWrite:EW|alu:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi\[24\] alu.v(41) " "Inferred latch for \"hi\[24\]\" at alu.v(41)" {  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1482946788624 "|my_video_test|execWrite:EW|alu:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi\[25\] alu.v(41) " "Inferred latch for \"hi\[25\]\" at alu.v(41)" {  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1482946788624 "|my_video_test|execWrite:EW|alu:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi\[26\] alu.v(41) " "Inferred latch for \"hi\[26\]\" at alu.v(41)" {  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1482946788624 "|my_video_test|execWrite:EW|alu:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi\[27\] alu.v(41) " "Inferred latch for \"hi\[27\]\" at alu.v(41)" {  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1482946788624 "|my_video_test|execWrite:EW|alu:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi\[28\] alu.v(41) " "Inferred latch for \"hi\[28\]\" at alu.v(41)" {  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1482946788624 "|my_video_test|execWrite:EW|alu:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi\[29\] alu.v(41) " "Inferred latch for \"hi\[29\]\" at alu.v(41)" {  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1482946788624 "|my_video_test|execWrite:EW|alu:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi\[30\] alu.v(41) " "Inferred latch for \"hi\[30\]\" at alu.v(41)" {  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1482946788624 "|my_video_test|execWrite:EW|alu:myalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi\[31\] alu.v(41) " "Inferred latch for \"hi\[31\]\" at alu.v(41)" {  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1482946788624 "|my_video_test|execWrite:EW|alu:myalu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch execWrite:EW\|fetch:myfetch " "Elaborating entity \"fetch\" for hierarchy \"execWrite:EW\|fetch:myfetch\"" {  } { { "execWrite.v" "myfetch" { Text "/acct/talleyad/Documents/CSCE-611/Project7/execWrite.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482946788625 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "113 0 2000 fetch_lab5.v(9) " "Verilog HDL warning at fetch_lab5.v(9): number of words (113) in memory file does not match the number of elements in the address range \[0:2000\]" {  } { { "fetch_lab5.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/fetch_lab5.v" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1482946788627 "|my_video_test|execWrite:EW|fetch:myfetch"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "fetch_lab5.v(45) " "Verilog HDL warning at fetch_lab5.v(45): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "fetch_lab5.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/fetch_lab5.v" 45 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1 1482946788627 "|my_video_test|execWrite:EW|fetch:myfetch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 fetch_lab5.v(4) " "Net \"mem.data_a\" at fetch_lab5.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "fetch_lab5.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/fetch_lab5.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1482946788627 "|my_video_test|execWrite:EW|fetch:myfetch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 fetch_lab5.v(4) " "Net \"mem.waddr_a\" at fetch_lab5.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "fetch_lab5.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/fetch_lab5.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1482946788627 "|my_video_test|execWrite:EW|fetch:myfetch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 fetch_lab5.v(4) " "Net \"mem.we_a\" at fetch_lab5.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "fetch_lab5.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/fetch_lab5.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1482946788627 "|my_video_test|execWrite:EW|fetch:myfetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory execWrite:EW\|dataMemory:datMem " "Elaborating entity \"dataMemory\" for hierarchy \"execWrite:EW\|dataMemory:datMem\"" {  } { { "execWrite.v" "datMem" { Text "/acct/talleyad/Documents/CSCE-611/Project7/execWrite.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482946788628 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "358 0 400 dataMemory.v(13) " "Verilog HDL warning at dataMemory.v(13): number of words (358) in memory file does not match the number of elements in the address range \[0:400\]" {  } { { "dataMemory.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/dataMemory.v" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1482946788630 "|my_video_test|execWrite:EW|dataMemory:datMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 13 dataMemory.v(20) " "Verilog HDL assignment warning at dataMemory.v(20): truncated value with size 16 to match size of target (13)" {  } { { "dataMemory.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/dataMemory.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482946788630 "|my_video_test|execWrite:EW|dataMemory:datMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_if display_if:mydisplay " "Elaborating entity \"display_if\" for hierarchy \"display_if:mydisplay\"" {  } { { "my_video_test.v" "mydisplay" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482946788631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display display_if:mydisplay\|Display:mydisplay " "Elaborating entity \"Display\" for hierarchy \"display_if:mydisplay\|Display:mydisplay\"" {  } { { "display_if.v" "mydisplay" { Text "/acct/talleyad/Documents/CSCE-611/Project7/display_if.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482946788633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vmem8192x24 display_if:mydisplay\|Display:mydisplay\|vmem8192x24:myvmem8192x24 " "Elaborating entity \"vmem8192x24\" for hierarchy \"display_if:mydisplay\|Display:mydisplay\|vmem8192x24:myvmem8192x24\"" {  } { { "Display.v" "myvmem8192x24" { Text "/acct/talleyad/Documents/CSCE-611/Project7/Display.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482946788635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_PLL display_if:mydisplay\|VGA_PLL:mypll " "Elaborating entity \"VGA_PLL\" for hierarchy \"display_if:mydisplay\|VGA_PLL:mypll\"" {  } { { "display_if.v" "mypll" { Text "/acct/talleyad/Documents/CSCE-611/Project7/display_if.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482946788638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll display_if:mydisplay\|VGA_PLL:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"display_if:mydisplay\|VGA_PLL:mypll\|altpll:altpll_component\"" {  } { { "VGA_PLL.v" "altpll_component" { Text "/acct/talleyad/Documents/CSCE-611/Project7/VGA_PLL.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482946788726 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_if:mydisplay\|VGA_PLL:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"display_if:mydisplay\|VGA_PLL:mypll\|altpll:altpll_component\"" {  } { { "VGA_PLL.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/VGA_PLL.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1482946788731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_if:mydisplay\|VGA_PLL:mypll\|altpll:altpll_component " "Instantiated megafunction \"display_if:mydisplay\|VGA_PLL:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -9921 " "Parameter \"clk1_phase_shift\" = \"-9921\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=VGA_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=VGA_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946788733 ""}  } { { "VGA_PLL.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/VGA_PLL.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1482946788733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Sync display_if:mydisplay\|VGA_Sync:mysync " "Elaborating entity \"VGA_Sync\" for hierarchy \"display_if:mydisplay\|VGA_Sync:mysync\"" {  } { { "display_if.v" "mysync" { Text "/acct/talleyad/Documents/CSCE-611/Project7/display_if.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482946788735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:hex0_display " "Elaborating entity \"display\" for hierarchy \"display:hex0_display\"" {  } { { "my_video_test.v" "hex0_display" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482946788738 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "display_if:mydisplay\|Display:mydisplay\|vmem8192x24:myvmem8192x24\|mem_rtl_0 " "Inferred dual-clock RAM node \"display_if:mydisplay\|Display:mydisplay\|vmem8192x24:myvmem8192x24\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 -1 1482946789268 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/acct/talleyad/Documents/CSCE-611/Project7/db/Project3.ram0_regfile32x32_c4b4a46d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/acct/talleyad/Documents/CSCE-611/Project7/db/Project3.ram0_regfile32x32_c4b4a46d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1482946789271 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "execWrite:EW\|regfile32x32:regis\|regfile_rtl_0 " "Inferred RAM node \"execWrite:EW\|regfile32x32:regis\|regfile_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1482946789271 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/acct/talleyad/Documents/CSCE-611/Project7/db/Project3.ram0_regfile32x32_c4b4a46d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/acct/talleyad/Documents/CSCE-611/Project7/db/Project3.ram0_regfile32x32_c4b4a46d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1482946789276 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "execWrite:EW\|regfile32x32:regis\|regfile_rtl_1 " "Inferred RAM node \"execWrite:EW\|regfile32x32:regis\|regfile_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1482946789276 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 2001 /acct/talleyad/Documents/CSCE-611/Project7/db/Project3.ram0_fetch_6891918.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (2001) in the Memory Initialization File \"/acct/talleyad/Documents/CSCE-611/Project7/db/Project3.ram0_fetch_6891918.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1 1482946789300 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/acct/talleyad/Documents/CSCE-611/Project7/db/Project3.ram0_fetch_6891918.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/acct/talleyad/Documents/CSCE-611/Project7/db/Project3.ram0_fetch_6891918.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1482946789345 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "display_if:mydisplay\|Display:mydisplay\|vmem8192x24:myvmem8192x24\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"display_if:mydisplay\|Display:mydisplay\|vmem8192x24:myvmem8192x24\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1482946790668 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "execWrite:EW\|regfile32x32:regis\|regfile_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"execWrite:EW\|regfile32x32:regis\|regfile_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Project3.ram0_regfile32x32_c4b4a46d.hdl.mif " "Parameter INIT_FILE set to db/Project3.ram0_regfile32x32_c4b4a46d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1482946790668 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "execWrite:EW\|regfile32x32:regis\|regfile_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"execWrite:EW\|regfile32x32:regis\|regfile_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Project3.ram0_regfile32x32_c4b4a46d.hdl.mif " "Parameter INIT_FILE set to db/Project3.ram0_regfile32x32_c4b4a46d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1482946790668 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "execWrite:EW\|dataMemory:datMem\|regfile_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"execWrite:EW\|dataMemory:datMem\|regfile_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 401 " "Parameter NUMWORDS_A set to 401" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Project3.ram0_dataMemory_114200bc.hdl.mif " "Parameter INIT_FILE set to db/Project3.ram0_dataMemory_114200bc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1482946790668 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1482946790668 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1 1482946790668 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "execWrite:EW\|alu:myalu\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"execWrite:EW\|alu:myalu\|Mult1\"" {  } { { "alu.v" "Mult1" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 50 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1482946790670 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "execWrite:EW\|alu:myalu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"execWrite:EW\|alu:myalu\|Mult0\"" {  } { { "alu.v" "Mult0" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1482946790670 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1482946790670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_if:mydisplay\|Display:mydisplay\|vmem8192x24:myvmem8192x24\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"display_if:mydisplay\|Display:mydisplay\|vmem8192x24:myvmem8192x24\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1482946790717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_if:mydisplay\|Display:mydisplay\|vmem8192x24:myvmem8192x24\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"display_if:mydisplay\|Display:mydisplay\|vmem8192x24:myvmem8192x24\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790717 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1482946790717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i9d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i9d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i9d1 " "Found entity 1: altsyncram_i9d1" {  } { { "db/altsyncram_i9d1.tdf" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/db/altsyncram_i9d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482946790780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482946790780 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "execWrite:EW\|regfile32x32:regis\|altsyncram:regfile_rtl_0 " "Elaborated megafunction instantiation \"execWrite:EW\|regfile32x32:regis\|altsyncram:regfile_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1482946790792 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "execWrite:EW\|regfile32x32:regis\|altsyncram:regfile_rtl_0 " "Instantiated megafunction \"execWrite:EW\|regfile32x32:regis\|altsyncram:regfile_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Project3.ram0_regfile32x32_c4b4a46d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Project3.ram0_regfile32x32_c4b4a46d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790793 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1482946790793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hdh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hdh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hdh1 " "Found entity 1: altsyncram_hdh1" {  } { { "db/altsyncram_hdh1.tdf" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/db/altsyncram_hdh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482946790859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482946790859 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "execWrite:EW\|dataMemory:datMem\|altsyncram:regfile_rtl_0 " "Elaborated megafunction instantiation \"execWrite:EW\|dataMemory:datMem\|altsyncram:regfile_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1482946790879 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "execWrite:EW\|dataMemory:datMem\|altsyncram:regfile_rtl_0 " "Instantiated megafunction \"execWrite:EW\|dataMemory:datMem\|altsyncram:regfile_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 401 " "Parameter \"NUMWORDS_A\" = \"401\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Project3.ram0_dataMemory_114200bc.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Project3.ram0_dataMemory_114200bc.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790880 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1482946790880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kbd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kbd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kbd1 " "Found entity 1: altsyncram_kbd1" {  } { { "db/altsyncram_kbd1.tdf" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/db/altsyncram_kbd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482946790952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482946790952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "execWrite:EW\|alu:myalu\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"execWrite:EW\|alu:myalu\|lpm_mult:Mult1\"" {  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1482946790983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "execWrite:EW\|alu:myalu\|lpm_mult:Mult1 " "Instantiated megafunction \"execWrite:EW\|alu:myalu\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946790984 ""}  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1482946790984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482946791032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482946791032 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "execWrite:EW\|alu:myalu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"execWrite:EW\|alu:myalu\|lpm_mult:Mult0\"" {  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1482946791042 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "execWrite:EW\|alu:myalu\|lpm_mult:Mult0 " "Instantiated megafunction \"execWrite:EW\|alu:myalu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946791043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946791043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946791043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946791043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946791043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946791043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946791043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946791043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482946791043 ""}  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1482946791043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/db/mult_46t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482946791086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482946791086 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1482946791719 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "470 " "Ignored 470 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "470 " "Ignored 470 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1 1482946791754 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1 1482946791754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "execWrite:EW\|alu:myalu\|hi\[25\] " "Latch execWrite:EW\|alu:myalu\|hi\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA execWrite:EW\|fetch:myfetch\|instruction_EX\[26\] " "Ports D and ENA on the latch are fed by the same signal execWrite:EW\|fetch:myfetch\|instruction_EX\[26\]" {  } { { "fetch_lab5.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/fetch_lab5.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1482946791799 ""}  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1482946791799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "execWrite:EW\|alu:myalu\|hi\[26\] " "Latch execWrite:EW\|alu:myalu\|hi\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA execWrite:EW\|fetch:myfetch\|instruction_EX\[26\] " "Ports D and ENA on the latch are fed by the same signal execWrite:EW\|fetch:myfetch\|instruction_EX\[26\]" {  } { { "fetch_lab5.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/fetch_lab5.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1482946791799 ""}  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1482946791799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "execWrite:EW\|alu:myalu\|hi\[23\] " "Latch execWrite:EW\|alu:myalu\|hi\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA execWrite:EW\|fetch:myfetch\|instruction_EX\[26\] " "Ports D and ENA on the latch are fed by the same signal execWrite:EW\|fetch:myfetch\|instruction_EX\[26\]" {  } { { "fetch_lab5.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/fetch_lab5.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1482946791800 ""}  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1482946791800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "execWrite:EW\|alu:myalu\|hi\[24\] " "Latch execWrite:EW\|alu:myalu\|hi\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA execWrite:EW\|fetch:myfetch\|instruction_EX\[26\] " "Ports D and ENA on the latch are fed by the same signal execWrite:EW\|fetch:myfetch\|instruction_EX\[26\]" {  } { { "fetch_lab5.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/fetch_lab5.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1482946791800 ""}  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1482946791800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "execWrite:EW\|alu:myalu\|hi\[29\] " "Latch execWrite:EW\|alu:myalu\|hi\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA execWrite:EW\|fetch:myfetch\|instruction_EX\[26\] " "Ports D and ENA on the latch are fed by the same signal execWrite:EW\|fetch:myfetch\|instruction_EX\[26\]" {  } { { "fetch_lab5.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/fetch_lab5.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1482946791800 ""}  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1482946791800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "execWrite:EW\|alu:myalu\|hi\[30\] " "Latch execWrite:EW\|alu:myalu\|hi\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA execWrite:EW\|fetch:myfetch\|instruction_EX\[26\] " "Ports D and ENA on the latch are fed by the same signal execWrite:EW\|fetch:myfetch\|instruction_EX\[26\]" {  } { { "fetch_lab5.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/fetch_lab5.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1482946791800 ""}  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1482946791800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "execWrite:EW\|alu:myalu\|hi\[27\] " "Latch execWrite:EW\|alu:myalu\|hi\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA execWrite:EW\|fetch:myfetch\|instruction_EX\[26\] " "Ports D and ENA on the latch are fed by the same signal execWrite:EW\|fetch:myfetch\|instruction_EX\[26\]" {  } { { "fetch_lab5.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/fetch_lab5.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1482946791800 ""}  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1482946791800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "execWrite:EW\|alu:myalu\|hi\[28\] " "Latch execWrite:EW\|alu:myalu\|hi\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA execWrite:EW\|fetch:myfetch\|instruction_EX\[26\] " "Ports D and ENA on the latch are fed by the same signal execWrite:EW\|fetch:myfetch\|instruction_EX\[26\]" {  } { { "fetch_lab5.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/fetch_lab5.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1482946791800 ""}  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1482946791800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "execWrite:EW\|alu:myalu\|hi\[17\] " "Latch execWrite:EW\|alu:myalu\|hi\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA execWrite:EW\|fetch:myfetch\|instruction_EX\[26\] " "Ports D and ENA on the latch are fed by the same signal execWrite:EW\|fetch:myfetch\|instruction_EX\[26\]" {  } { { "fetch_lab5.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/fetch_lab5.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1482946791801 ""}  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1482946791801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "execWrite:EW\|alu:myalu\|hi\[18\] " "Latch execWrite:EW\|alu:myalu\|hi\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA execWrite:EW\|fetch:myfetch\|instruction_EX\[26\] " "Ports D and ENA on the latch are fed by the same signal execWrite:EW\|fetch:myfetch\|instruction_EX\[26\]" {  } { { "fetch_lab5.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/fetch_lab5.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1482946791801 ""}  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1482946791801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "execWrite:EW\|alu:myalu\|hi\[15\] " "Latch execWrite:EW\|alu:myalu\|hi\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA execWrite:EW\|fetch:myfetch\|instruction_EX\[26\] " "Ports D and ENA on the latch are fed by the same signal execWrite:EW\|fetch:myfetch\|instruction_EX\[26\]" {  } { { "fetch_lab5.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/fetch_lab5.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1482946791801 ""}  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1482946791801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "execWrite:EW\|alu:myalu\|hi\[16\] " "Latch execWrite:EW\|alu:myalu\|hi\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA execWrite:EW\|fetch:myfetch\|instruction_EX\[26\] " "Ports D and ENA on the latch are fed by the same signal execWrite:EW\|fetch:myfetch\|instruction_EX\[26\]" {  } { { "fetch_lab5.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/fetch_lab5.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1482946791801 ""}  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1482946791801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "execWrite:EW\|alu:myalu\|hi\[21\] " "Latch execWrite:EW\|alu:myalu\|hi\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA execWrite:EW\|fetch:myfetch\|instruction_EX\[26\] " "Ports D and ENA on the latch are fed by the same signal execWrite:EW\|fetch:myfetch\|instruction_EX\[26\]" {  } { { "fetch_lab5.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/fetch_lab5.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1482946791801 ""}  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1482946791801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "execWrite:EW\|alu:myalu\|hi\[22\] " "Latch execWrite:EW\|alu:myalu\|hi\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA execWrite:EW\|fetch:myfetch\|instruction_EX\[26\] " "Ports D and ENA on the latch are fed by the same signal execWrite:EW\|fetch:myfetch\|instruction_EX\[26\]" {  } { { "fetch_lab5.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/fetch_lab5.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1482946791801 ""}  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1482946791801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "execWrite:EW\|alu:myalu\|hi\[19\] " "Latch execWrite:EW\|alu:myalu\|hi\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA execWrite:EW\|fetch:myfetch\|instruction_EX\[26\] " "Ports D and ENA on the latch are fed by the same signal execWrite:EW\|fetch:myfetch\|instruction_EX\[26\]" {  } { { "fetch_lab5.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/fetch_lab5.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1482946791801 ""}  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1482946791801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "execWrite:EW\|alu:myalu\|hi\[20\] " "Latch execWrite:EW\|alu:myalu\|hi\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA execWrite:EW\|fetch:myfetch\|instruction_EX\[26\] " "Ports D and ENA on the latch are fed by the same signal execWrite:EW\|fetch:myfetch\|instruction_EX\[26\]" {  } { { "fetch_lab5.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/fetch_lab5.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1482946791802 ""}  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1482946791802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "execWrite:EW\|alu:myalu\|hi\[31\] " "Latch execWrite:EW\|alu:myalu\|hi\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA execWrite:EW\|fetch:myfetch\|instruction_EX\[26\] " "Ports D and ENA on the latch are fed by the same signal execWrite:EW\|fetch:myfetch\|instruction_EX\[26\]" {  } { { "fetch_lab5.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/fetch_lab5.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1482946791802 ""}  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1482946791802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "execWrite:EW\|alu:myalu\|hi\[13\] " "Latch execWrite:EW\|alu:myalu\|hi\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA execWrite:EW\|fetch:myfetch\|instruction_EX\[26\] " "Ports D and ENA on the latch are fed by the same signal execWrite:EW\|fetch:myfetch\|instruction_EX\[26\]" {  } { { "fetch_lab5.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/fetch_lab5.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1482946791802 ""}  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1482946791802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "execWrite:EW\|alu:myalu\|hi\[12\] " "Latch execWrite:EW\|alu:myalu\|hi\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA execWrite:EW\|fetch:myfetch\|instruction_EX\[26\] " "Ports D and ENA on the latch are fed by the same signal execWrite:EW\|fetch:myfetch\|instruction_EX\[26\]" {  } { { "fetch_lab5.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/fetch_lab5.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1482946791802 ""}  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1482946791802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "execWrite:EW\|alu:myalu\|hi\[14\] " "Latch execWrite:EW\|alu:myalu\|hi\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA execWrite:EW\|fetch:myfetch\|instruction_EX\[26\] " "Ports D and ENA on the latch are fed by the same signal execWrite:EW\|fetch:myfetch\|instruction_EX\[26\]" {  } { { "fetch_lab5.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/fetch_lab5.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1482946791802 ""}  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1482946791802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "execWrite:EW\|alu:myalu\|hi\[9\] " "Latch execWrite:EW\|alu:myalu\|hi\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA execWrite:EW\|fetch:myfetch\|instruction_EX\[26\] " "Ports D and ENA on the latch are fed by the same signal execWrite:EW\|fetch:myfetch\|instruction_EX\[26\]" {  } { { "fetch_lab5.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/fetch_lab5.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1482946791802 ""}  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1482946791802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "execWrite:EW\|alu:myalu\|hi\[8\] " "Latch execWrite:EW\|alu:myalu\|hi\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA execWrite:EW\|fetch:myfetch\|instruction_EX\[26\] " "Ports D and ENA on the latch are fed by the same signal execWrite:EW\|fetch:myfetch\|instruction_EX\[26\]" {  } { { "fetch_lab5.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/fetch_lab5.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1482946791802 ""}  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1482946791802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "execWrite:EW\|alu:myalu\|hi\[11\] " "Latch execWrite:EW\|alu:myalu\|hi\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA execWrite:EW\|fetch:myfetch\|instruction_EX\[26\] " "Ports D and ENA on the latch are fed by the same signal execWrite:EW\|fetch:myfetch\|instruction_EX\[26\]" {  } { { "fetch_lab5.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/fetch_lab5.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1482946791802 ""}  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1482946791802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "execWrite:EW\|alu:myalu\|hi\[10\] " "Latch execWrite:EW\|alu:myalu\|hi\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA execWrite:EW\|fetch:myfetch\|instruction_EX\[26\] " "Ports D and ENA on the latch are fed by the same signal execWrite:EW\|fetch:myfetch\|instruction_EX\[26\]" {  } { { "fetch_lab5.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/fetch_lab5.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1482946791803 ""}  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1482946791803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "execWrite:EW\|alu:myalu\|hi\[5\] " "Latch execWrite:EW\|alu:myalu\|hi\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA execWrite:EW\|fetch:myfetch\|instruction_EX\[26\] " "Ports D and ENA on the latch are fed by the same signal execWrite:EW\|fetch:myfetch\|instruction_EX\[26\]" {  } { { "fetch_lab5.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/fetch_lab5.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1482946791803 ""}  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1482946791803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "execWrite:EW\|alu:myalu\|hi\[4\] " "Latch execWrite:EW\|alu:myalu\|hi\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA execWrite:EW\|fetch:myfetch\|instruction_EX\[26\] " "Ports D and ENA on the latch are fed by the same signal execWrite:EW\|fetch:myfetch\|instruction_EX\[26\]" {  } { { "fetch_lab5.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/fetch_lab5.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1482946791803 ""}  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1482946791803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "execWrite:EW\|alu:myalu\|hi\[7\] " "Latch execWrite:EW\|alu:myalu\|hi\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA execWrite:EW\|fetch:myfetch\|instruction_EX\[26\] " "Ports D and ENA on the latch are fed by the same signal execWrite:EW\|fetch:myfetch\|instruction_EX\[26\]" {  } { { "fetch_lab5.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/fetch_lab5.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1482946791803 ""}  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1482946791803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "execWrite:EW\|alu:myalu\|hi\[6\] " "Latch execWrite:EW\|alu:myalu\|hi\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA execWrite:EW\|fetch:myfetch\|instruction_EX\[26\] " "Ports D and ENA on the latch are fed by the same signal execWrite:EW\|fetch:myfetch\|instruction_EX\[26\]" {  } { { "fetch_lab5.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/fetch_lab5.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1482946791803 ""}  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1482946791803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "execWrite:EW\|alu:myalu\|hi\[1\] " "Latch execWrite:EW\|alu:myalu\|hi\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA execWrite:EW\|fetch:myfetch\|instruction_EX\[26\] " "Ports D and ENA on the latch are fed by the same signal execWrite:EW\|fetch:myfetch\|instruction_EX\[26\]" {  } { { "fetch_lab5.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/fetch_lab5.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1482946791803 ""}  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1482946791803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "execWrite:EW\|alu:myalu\|hi\[0\] " "Latch execWrite:EW\|alu:myalu\|hi\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA execWrite:EW\|fetch:myfetch\|instruction_EX\[26\] " "Ports D and ENA on the latch are fed by the same signal execWrite:EW\|fetch:myfetch\|instruction_EX\[26\]" {  } { { "fetch_lab5.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/fetch_lab5.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1482946791804 ""}  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1482946791804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "execWrite:EW\|alu:myalu\|hi\[3\] " "Latch execWrite:EW\|alu:myalu\|hi\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA execWrite:EW\|fetch:myfetch\|instruction_EX\[26\] " "Ports D and ENA on the latch are fed by the same signal execWrite:EW\|fetch:myfetch\|instruction_EX\[26\]" {  } { { "fetch_lab5.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/fetch_lab5.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1482946791804 ""}  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1482946791804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "execWrite:EW\|alu:myalu\|hi\[2\] " "Latch execWrite:EW\|alu:myalu\|hi\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA execWrite:EW\|fetch:myfetch\|instruction_EX\[26\] " "Ports D and ENA on the latch are fed by the same signal execWrite:EW\|fetch:myfetch\|instruction_EX\[26\]" {  } { { "fetch_lab5.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/fetch_lab5.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1482946791804 ""}  } { { "alu.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/alu.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1482946791804 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[8\] GND " "Pin \"VGA_R\[8\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|VGA_R[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[9\] GND " "Pin \"VGA_R\[9\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|VGA_R[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[8\] GND " "Pin \"VGA_G\[8\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|VGA_G[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[9\] GND " "Pin \"VGA_G\[9\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|VGA_G[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[8\] GND " "Pin \"VGA_B\[8\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|VGA_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[9\] GND " "Pin \"VGA_B\[9\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|VGA_B[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "my_video_test.v" "" { Text "/acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482946793291 "|my_video_test|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1482946793291 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1482946793481 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1482946798952 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1482946798952 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2621 " "Implemented 2621 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1482946799149 ""} { "Info" "ICUT_CUT_TM_OPINS" "109 " "Implemented 109 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1482946799149 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2370 " "Implemented 2370 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1482946799149 ""} { "Info" "ICUT_CUT_TM_RAMS" "120 " "Implemented 120 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1482946799149 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1482946799149 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1482946799149 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1482946799149 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 156 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 156 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "390 " "Peak virtual memory: 390 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1482946799181 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 28 12:39:59 2016 " "Processing ended: Wed Dec 28 12:39:59 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1482946799181 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1482946799181 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1482946799181 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1482946799181 ""}
