// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "05/11/2021 15:42:40"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ex03 (
	CLR,
	P_UPCO,
	P_RO,
	P_RAMO,
	R3O,
	R4O,
	R5O,
	R6O,
	CPR_PO,
	CPR2O,
	CLK);
input 	CLR;
output 	P_UPCO;
output 	P_RO;
output 	P_RAMO;
output 	[15:0] R3O;
output 	[15:0] R4O;
output 	[15:0] R5O;
output 	[15:0] R6O;
output 	CPR_PO;
output 	CPR2O;
input 	CLK;

// Design Ports Information
// P_UPCO	=>  Location: PIN_1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P_RO	=>  Location: PIN_2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P_RAMO	=>  Location: PIN_11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R3O[0]	=>  Location: PIN_113,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R3O[1]	=>  Location: PIN_46,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R3O[2]	=>  Location: PIN_112,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R3O[3]	=>  Location: PIN_110,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R3O[4]	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R3O[5]	=>  Location: PIN_43,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R3O[6]	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R3O[7]	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R3O[8]	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R3O[9]	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R3O[10]	=>  Location: PIN_72,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R3O[11]	=>  Location: PIN_32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R3O[12]	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R3O[13]	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R3O[14]	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R3O[15]	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R4O[0]	=>  Location: PIN_103,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R4O[1]	=>  Location: PIN_106,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R4O[2]	=>  Location: PIN_70,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R4O[3]	=>  Location: PIN_30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R4O[4]	=>  Location: PIN_75,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R4O[5]	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R4O[6]	=>  Location: PIN_98,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R4O[7]	=>  Location: PIN_33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R4O[8]	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R4O[9]	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R4O[10]	=>  Location: PIN_74,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R4O[11]	=>  Location: PIN_111,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R4O[12]	=>  Location: PIN_80,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R4O[13]	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R4O[14]	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R4O[15]	=>  Location: PIN_143,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R5O[0]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R5O[1]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R5O[2]	=>  Location: PIN_137,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R5O[3]	=>  Location: PIN_73,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R5O[4]	=>  Location: PIN_99,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R5O[5]	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R5O[6]	=>  Location: PIN_10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R5O[7]	=>  Location: PIN_77,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R5O[8]	=>  Location: PIN_76,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R5O[9]	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R5O[10]	=>  Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R5O[11]	=>  Location: PIN_44,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R5O[12]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R5O[13]	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R5O[14]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R5O[15]	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[0]	=>  Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[1]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[2]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[3]	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[4]	=>  Location: PIN_119,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[5]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[6]	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[7]	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[8]	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[9]	=>  Location: PIN_71,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[10]	=>  Location: PIN_141,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[11]	=>  Location: PIN_28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[12]	=>  Location: PIN_42,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[13]	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[14]	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6O[15]	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CPR_PO	=>  Location: PIN_100,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CPR2O	=>  Location: PIN_104,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_90,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLR	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \P_UPCO~output_o ;
wire \P_RO~output_o ;
wire \P_RAMO~output_o ;
wire \R3O[0]~output_o ;
wire \R3O[1]~output_o ;
wire \R3O[2]~output_o ;
wire \R3O[3]~output_o ;
wire \R3O[4]~output_o ;
wire \R3O[5]~output_o ;
wire \R3O[6]~output_o ;
wire \R3O[7]~output_o ;
wire \R3O[8]~output_o ;
wire \R3O[9]~output_o ;
wire \R3O[10]~output_o ;
wire \R3O[11]~output_o ;
wire \R3O[12]~output_o ;
wire \R3O[13]~output_o ;
wire \R3O[14]~output_o ;
wire \R3O[15]~output_o ;
wire \R4O[0]~output_o ;
wire \R4O[1]~output_o ;
wire \R4O[2]~output_o ;
wire \R4O[3]~output_o ;
wire \R4O[4]~output_o ;
wire \R4O[5]~output_o ;
wire \R4O[6]~output_o ;
wire \R4O[7]~output_o ;
wire \R4O[8]~output_o ;
wire \R4O[9]~output_o ;
wire \R4O[10]~output_o ;
wire \R4O[11]~output_o ;
wire \R4O[12]~output_o ;
wire \R4O[13]~output_o ;
wire \R4O[14]~output_o ;
wire \R4O[15]~output_o ;
wire \R5O[0]~output_o ;
wire \R5O[1]~output_o ;
wire \R5O[2]~output_o ;
wire \R5O[3]~output_o ;
wire \R5O[4]~output_o ;
wire \R5O[5]~output_o ;
wire \R5O[6]~output_o ;
wire \R5O[7]~output_o ;
wire \R5O[8]~output_o ;
wire \R5O[9]~output_o ;
wire \R5O[10]~output_o ;
wire \R5O[11]~output_o ;
wire \R5O[12]~output_o ;
wire \R5O[13]~output_o ;
wire \R5O[14]~output_o ;
wire \R5O[15]~output_o ;
wire \R6O[0]~output_o ;
wire \R6O[1]~output_o ;
wire \R6O[2]~output_o ;
wire \R6O[3]~output_o ;
wire \R6O[4]~output_o ;
wire \R6O[5]~output_o ;
wire \R6O[6]~output_o ;
wire \R6O[7]~output_o ;
wire \R6O[8]~output_o ;
wire \R6O[9]~output_o ;
wire \R6O[10]~output_o ;
wire \R6O[11]~output_o ;
wire \R6O[12]~output_o ;
wire \R6O[13]~output_o ;
wire \R6O[14]~output_o ;
wire \R6O[15]~output_o ;
wire \CPR_PO~output_o ;
wire \CPR2O~output_o ;
wire \CLK~input_o ;
wire \CLK~inputclkctrl_outclk ;
wire \cpu|make_clock3|i[0]~2_combout ;
wire \CLR~input_o ;
wire \cpu|make_clock3|i[1]~0_combout ;
wire \cpu|make_clock3|i[1]~clkctrl_outclk ;
wire \cpu|next_micro|Add0~1 ;
wire \cpu|next_micro|Add0~2_combout ;
wire \cpu|next_micro|Add0~3 ;
wire \cpu|next_micro|Add0~4_combout ;
wire \cpu|comb_895|Mux18~0_combout ;
wire \cpu|comb_895|Mux18~1_combout ;
wire \cpu|comb_895|Mux18~1clkctrl_outclk ;
wire \cpu|comb_895|Mux5~8_combout ;
wire \cpu|comb_895|Mux5~9_combout ;
wire \cpu|comb_895|Mux5~0_combout ;
wire \cpu|select_A|Q[6]~28_combout ;
wire \cpu|select_A|three_two_translator|15~6_combout ;
wire \cpu|wren_RAM~combout ;
wire \cpu|rden_RAM~combout ;
wire \cpu|make_clock3|i[0]~clkctrl_outclk ;
wire \cpu|comb_895|Mux8~5_combout ;
wire \cpu|comb_895|Mux8~6_combout ;
wire \cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_B|Q[3]~40_combout ;
wire \cpu|select_B|three_two_translator|15~8_combout ;
wire \cpu|CPPC~combout ;
wire \cpu|CPPC~clkctrl_outclk ;
wire \cpu|PC|register8_1|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_B|Q[3]~37_combout ;
wire \cpu|CPMAR~combout ;
wire \cpu|CPMAR~clkctrl_outclk ;
wire \cpu|MAR|register8_1|SYNTHESIZED_WIRE_34~feeder_combout ;
wire \cpu|MAR|register8_1|SYNTHESIZED_WIRE_34~q ;
wire \cpu|PC|register8_1|SYNTHESIZED_WIRE_30~q ;
wire \cpu|MAR|register8_1|SYNTHESIZED_WIRE_30~feeder_combout ;
wire \cpu|MAR|register8_1|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_B|three_two_translator|15~6_combout ;
wire \cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q ;
wire \cpu|PC|register8_1|SYNTHESIZED_WIRE_33~q ;
wire \cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ;
wire \cpu|PC|register8_1|SYNTHESIZED_WIRE_32~q ;
wire \cpu|comb_895|shift_direction~0_combout ;
wire \cpu|comb_895|shift_direction~1_combout ;
wire \cpu|comb_895|WideOr0~0_combout ;
wire \cpu|comb_895|shift_direction~combout ;
wire \cpu|comb_895|Mux5~4_combout ;
wire \cpu|select_B|three_two_translator|15~2_combout ;
wire \cpu|select_B|three_two_translator|15~3_combout ;
wire \cpu|select_B|three_two_translator|15~5_combout ;
wire \cpu|select_B|three_two_translator|15~4_combout ;
wire \cpu|select_A|three_two_translator|15~5_combout ;
wire \cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ;
wire \cpu|PC|register8_2|SYNTHESIZED_WIRE_34~q ;
wire \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_control_RA[7]~22_combout ;
wire \cpu|select_control_RA[6]~17_combout ;
wire \cpu|PC|register8_2|SYNTHESIZED_WIRE_33~feeder_combout ;
wire \cpu|PC|register8_2|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_B|three_two_translator|15~1_combout ;
wire \cpu|select_B|three_two_translator|15~7_combout ;
wire \cpu|select_B|Q[5]~34_combout ;
wire \cpu|MAR|register8_2|SYNTHESIZED_WIRE_33~q ;
wire \cpu|MAR|register8_2|SYNTHESIZED_WIRE_32~feeder_combout ;
wire \cpu|MAR|register8_2|SYNTHESIZED_WIRE_32~q ;
wire \cpu|MAR|register8_2|SYNTHESIZED_WIRE_30~q ;
wire \cpu|MAR|register8_3|SYNTHESIZED_WIRE_34~q ;
wire \cpu|MAR|register8_3|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_B|Q[5]~33_combout ;
wire \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_33~q ;
wire \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_control_RB[2]~1_combout ;
wire \cpu|select_control_RB[2]~12_combout ;
wire \cpu|select_control_RB[2]~13_combout ;
wire \cpu|select_control_RB[2]~14_combout ;
wire \cpu|select_control_RB[2]~15_combout ;
wire \cpu|select_control_RB[1]~3_combout ;
wire \cpu|select_control_RA[1]~2_combout ;
wire \cpu|CPR[1]~27_combout ;
wire \cpu|CPR[1]~25_combout ;
wire \cpu|select_control_RB[1]~2_combout ;
wire \cpu|CPR[1]~26_combout ;
wire \cpu|CPR[1]~clkctrl_outclk ;
wire \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_control_RB[1]~9_combout ;
wire \cpu|select_control_RB[1]~7_combout ;
wire \cpu|select_control_RB[1]~8_combout ;
wire \cpu|select_control_RB[1]~10_combout ;
wire \cpu|select_control_RB[1]~11_combout ;
wire \cpu|select_RB|Q[10]~20_combout ;
wire \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_control_RB[6]~36_combout ;
wire \cpu|select_control_RB[6]~6_combout ;
wire \cpu|select_control_RB[4]~5_combout ;
wire \cpu|select_control_RB[6]~35_combout ;
wire \cpu|select_control_RB[6]~37_combout ;
wire \cpu|select_control_RB[6]~38_combout ;
wire \cpu|CPR[6]~33_combout ;
wire \cpu|CPR[4]~14_combout ;
wire \cpu|CPR[6]~13_combout ;
wire \cpu|CPR[6]~23_combout ;
wire \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_control_RB[7]~32_combout ;
wire \cpu|select_control_RB[7]~30_combout ;
wire \cpu|select_control_RB[7]~31_combout ;
wire \cpu|select_control_RB[7]~33_combout ;
wire \cpu|select_control_RB[7]~34_combout ;
wire \cpu|select_RB|Q[10]~23_combout ;
wire \cpu|select_control_RB[3]~22_combout ;
wire \cpu|select_control_RB[3]~20_combout ;
wire \cpu|select_control_RB[3]~21_combout ;
wire \cpu|select_control_RB[3]~23_combout ;
wire \cpu|select_control_RB[3]~24_combout ;
wire \cpu|select_control_RB[4]~4_combout ;
wire \cpu|select_control_RB[4]~16_combout ;
wire \cpu|select_control_RB[4]~17_combout ;
wire \cpu|select_control_RB[4]~18_combout ;
wire \cpu|select_control_RB[4]~19_combout ;
wire \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_32~q ;
wire \cpu|CPR[4]~16_combout ;
wire \cpu|CPR[4]~15_combout ;
wire \cpu|CPR[4]~clkctrl_outclk ;
wire \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_RB|Q[10]~21_combout ;
wire \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_control_RB[5]~28_combout ;
wire \cpu|select_control_RB[5]~25_combout ;
wire \cpu|select_control_RB[5]~26_combout ;
wire \cpu|select_control_RB[5]~27_combout ;
wire \cpu|select_control_RB[5]~29_combout ;
wire \cpu|select_RB|Q~22_combout ;
wire \cpu|select_control_RA[2]~14_combout ;
wire \cpu|select_control_RA[2]~13_combout ;
wire \cpu|select_control_RA[2]~15_combout ;
wire \cpu|select_control_RA[2]~16_combout ;
wire \cpu|select_control_RA[1]~3_combout ;
wire \cpu|select_control_RA[1]~0_combout ;
wire \cpu|select_control_RA[1]~1_combout ;
wire \cpu|select_RA|Q~20_combout ;
wire \cpu|select_control_RA[4]~4_combout ;
wire \cpu|select_control_RA[4]~6_combout ;
wire \cpu|select_control_RA[4]~5_combout ;
wire \cpu|select_control_RA[4]~7_combout ;
wire \cpu|select_RA|Q[10]~21_combout ;
wire \cpu|select_RA|Q[10]~22_combout ;
wire \cpu|select_control_RA[6]~26_combout ;
wire \cpu|select_control_RA[6]~24_combout ;
wire \cpu|select_control_RA[6]~25_combout ;
wire \cpu|select_control_RA[6]~27_combout ;
wire \cpu|select_RA|Q[10]~23_combout ;
wire \cpu|select_A|three_two_translator|15~2_combout ;
wire \cpu|select_A|three_two_translator|15~4_combout ;
wire \cpu|select_B|three_two_translator|15~0_combout ;
wire \cpu|MAR|register8_4|SYNTHESIZED_WIRE_33~q ;
wire \cpu|PC|register8_4|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_B|Q[13]~7_combout ;
wire \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_33~q ;
wire \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RB|Q[13]~9_combout ;
wire \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_33~q ;
wire \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RB|Q[13]~8_combout ;
wire \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_33~q ;
wire \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RB|Q[13]~11_combout ;
wire \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RB|Q~10_combout ;
wire \cpu|select_B|Q[13]~8_combout ;
wire \cpu|select_RA|Q[13]~11_combout ;
wire \cpu|select_RA|Q~8_combout ;
wire \cpu|select_RA|Q[13]~9_combout ;
wire \cpu|select_RA|Q[13]~10_combout ;
wire \cpu|select_B|Q[13]~9_combout ;
wire \cpu|comb_895|Mux5~3_combout ;
wire \cpu|MAR|register8_3|SYNTHESIZED_WIRE_30~q ;
wire \cpu|PC|register8_3|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_B|Q[11]~13_combout ;
wire \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_30~q ;
wire \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RA|Q[11]~19_combout ;
wire \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_30~feeder_combout ;
wire \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_30~q ;
wire \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RA|Q~16_combout ;
wire \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_30~q ;
wire \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RA|Q[11]~17_combout ;
wire \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RA|Q[11]~18_combout ;
wire \cpu|select_RB|Q[11]~16_combout ;
wire \cpu|select_RB|Q[11]~17_combout ;
wire \cpu|select_RB|Q~18_combout ;
wire \cpu|select_RB|Q[11]~19_combout ;
wire \cpu|select_B|Q[11]~14_combout ;
wire \cpu|select_B|Q[11]~15_combout ;
wire \cpu|comb_895|Mux14~3_combout ;
wire \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_34~q ;
wire \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RA|Q~12_combout ;
wire \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_34~q ;
wire \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RA|Q[12]~13_combout ;
wire \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_34~feeder_combout ;
wire \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RA|Q[12]~14_combout ;
wire \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_34~q ;
wire \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RA|Q[12]~15_combout ;
wire \cpu|select_A|three_two_translator|15~0_combout ;
wire \cpu|PC|register8_4|SYNTHESIZED_WIRE_34~q ;
wire \cpu|MAR|register8_4|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_A|three_two_translator|15~1_combout ;
wire \cpu|select_A|Q[12]~9_combout ;
wire \cpu|select_A|three_two_translator|15~3_combout ;
wire \cpu|select_RB|Q[12]~15_combout ;
wire \cpu|select_RB|Q~14_combout ;
wire \cpu|select_RB|Q[12]~12_combout ;
wire \cpu|select_RB|Q[12]~13_combout ;
wire \cpu|select_A|Q[12]~10_combout ;
wire \cpu|select_A|Q[12]~11_combout ;
wire \cpu|select_B|Q[12]~10_combout ;
wire \cpu|select_B|Q[12]~11_combout ;
wire \cpu|select_B|Q[12]~12_combout ;
wire \cpu|comb_895|Mux14~4_combout ;
wire \cpu|comb_895|Mux5~5_combout ;
wire \cpu|select_A|Q[4]~41_combout ;
wire \cpu|select_A|three_two_translator|15~7_combout ;
wire \cpu|select_A|Q[4]~38_combout ;
wire \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_33~q ;
wire \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_33~q ;
wire \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RA|Q[1]~59_combout ;
wire \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RA|Q~56_combout ;
wire \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_33~q ;
wire \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_33~feeder_combout ;
wire \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_33~q ;
wire \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RA|Q[1]~57_combout ;
wire \cpu|select_RA|Q[1]~58_combout ;
wire \cpu|select_RB|Q[1]~56_combout ;
wire \cpu|select_RB|Q~58_combout ;
wire \cpu|select_RB|Q[1]~59_combout ;
wire \cpu|select_RB|Q[1]~57_combout ;
wire \cpu|select_A|Q[1]~52_combout ;
wire \cpu|select_A|Q[1]~53_combout ;
wire \cpu|select_A|Q[1]~54_combout ;
wire \cpu|comb_895|comb_22|union[11].row|union[1].unit|comb~0_combout ;
wire \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34~feeder_combout ;
wire \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34~q ;
wire \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RA|Q[0]~63_combout ;
wire \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_34~feeder_combout ;
wire \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RA|Q~60_combout ;
wire \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_34~q ;
wire \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34~feeder_combout ;
wire \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RA|Q[0]~61_combout ;
wire \cpu|select_RA|Q[0]~62_combout ;
wire \cpu|select_A|Q[0]~56_combout ;
wire \cpu|select_A|Q[0]~57_combout ;
wire \cpu|select_A|Q[0]~58_combout ;
wire \cpu|comb_895|comb_22|union[11].row|union[0].unit|comb~0_combout ;
wire \cpu|MAR|register8_3|SYNTHESIZED_WIRE_32~q ;
wire \cpu|PC|register8_3|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_B|Q[10]~17_combout ;
wire \cpu|select_B|Q[10]~16_combout ;
wire \cpu|select_B|Q[10]~18_combout ;
wire \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_32~q ;
wire \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_RB|Q[2]~52_combout ;
wire \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_RB|Q~54_combout ;
wire \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_32~feeder_combout ;
wire \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_32~q ;
wire \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_RB|Q[2]~53_combout ;
wire \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_32~q ;
wire \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32~feeder_combout ;
wire \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_RB|Q[2]~55_combout ;
wire \cpu|select_A|Q[2]~48_combout ;
wire \cpu|select_A|Q[2]~49_combout ;
wire \cpu|select_A|Q[2]~50_combout ;
wire \cpu|select_A|Q[2]~51_combout ;
wire \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_30~feeder_combout ;
wire \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RB|Q~50_combout ;
wire \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_30~q ;
wire \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RB|Q[3]~48_combout ;
wire \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_30~q ;
wire \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RB|Q[3]~51_combout ;
wire \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_30~q ;
wire \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RB|Q[3]~49_combout ;
wire \cpu|select_RA|Q[3]~51_combout ;
wire \cpu|select_RA|Q[3]~49_combout ;
wire \cpu|select_RA|Q~48_combout ;
wire \cpu|select_RA|Q[3]~50_combout ;
wire \cpu|select_A|Q[3]~44_combout ;
wire \cpu|select_A|Q[3]~45_combout ;
wire \cpu|select_A|Q[3]~46_combout ;
wire \cpu|select_A|Q[3]~47_combout ;
wire \cpu|PC|register8_2|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_B|Q[7]~26_combout ;
wire \cpu|select_B|Q[7]~25_combout ;
wire \cpu|select_B|Q[7]~27_combout ;
wire \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_30~q ;
wire \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30~feeder_combout ;
wire \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RB|Q[7]~33_combout ;
wire \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_30~q ;
wire \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_30~feeder_combout ;
wire \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RB|Q[7]~32_combout ;
wire \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_30~feeder_combout ;
wire \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RB|Q~34_combout ;
wire \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30~feeder_combout ;
wire \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30~q ;
wire \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30~feeder_combout ;
wire \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RB|Q[7]~35_combout ;
wire \cpu|select_B|Q[7]~28_combout ;
wire \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RA|Q[4]~47_combout ;
wire \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_34~q ;
wire \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RA|Q~44_combout ;
wire \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_34~q ;
wire \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_34~feeder_combout ;
wire \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_34~q ;
wire \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RA|Q[4]~45_combout ;
wire \cpu|select_RA|Q[4]~46_combout ;
wire \cpu|select_A|Q[4]~39_combout ;
wire \cpu|select_A|Q[4]~40_combout ;
wire \cpu|select_A|Q[4]~42_combout ;
wire \cpu|select_A|Q[4]~43_combout ;
wire \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_32~q ;
wire \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_RB|Q[6]~36_combout ;
wire \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_32~q ;
wire \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_RB|Q[6]~39_combout ;
wire \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_RB|Q~38_combout ;
wire \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_32~q ;
wire \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_RB|Q[6]~37_combout ;
wire \cpu|select_RA|Q~36_combout ;
wire \cpu|select_RA|Q[6]~37_combout ;
wire \cpu|select_RA|Q[6]~38_combout ;
wire \cpu|select_RA|Q[6]~39_combout ;
wire \cpu|PC|register8_2|SYNTHESIZED_WIRE_32~feeder_combout ;
wire \cpu|PC|register8_2|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_B|Q[6]~30_combout ;
wire \cpu|select_B|Q[6]~29_combout ;
wire \cpu|select_B|Q[6]~31_combout ;
wire \cpu|select_B|Q[6]~32_combout ;
wire \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RB|Q[5]~40_combout ;
wire \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33~feeder_combout ;
wire \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33~q ;
wire \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_33~feeder_combout ;
wire \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RB|Q[5]~41_combout ;
wire \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_33~q ;
wire \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_33~feeder_combout ;
wire \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RB|Q[5]~43_combout ;
wire \cpu|select_RB|Q~42_combout ;
wire \cpu|select_A|Q[5]~33_combout ;
wire \cpu|select_A|Q[5]~34_combout ;
wire \cpu|select_A|Q[5]~35_combout ;
wire \cpu|select_A|Q[5]~36_combout ;
wire \cpu|select_A|Q[5]~37_combout ;
wire \cpu|comb_895|comb_22|union[0].row|union[10].unit|comb~0_combout ;
wire \cpu|select_A|Q[9]~18_combout ;
wire \cpu|PC|register8_3|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_A|Q[9]~19_combout ;
wire \cpu|select_A|Q[9]~20_combout ;
wire \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_33~q ;
wire \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RB|Q[9]~27_combout ;
wire \cpu|select_RB|Q~26_combout ;
wire \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_33~q ;
wire \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RB|Q[9]~24_combout ;
wire \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_33~q ;
wire \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RB|Q[9]~25_combout ;
wire \cpu|comb_895|comb_22|union[0].row|union[9].unit|comb~0_combout ;
wire \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_34~q ;
wire \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RB|Q[8]~29_combout ;
wire \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RB|Q~30_combout ;
wire \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_34~q ;
wire \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RB|Q[8]~28_combout ;
wire \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_34~q ;
wire \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RB|Q[8]~31_combout ;
wire \cpu|comb_895|comb_22|union[0].row|union[8].unit|comb~0_combout ;
wire \cpu|comb_895|comb_22|union[0].row|union[7].unit|comb~0_combout ;
wire \cpu|comb_895|comb_22|union[0].row|union[6].unit|comb~0_combout ;
wire \cpu|comb_895|comb_22|union[0].row|union[5].unit|comb~0_combout ;
wire \cpu|comb_895|comb_22|union[0].row|union[4].unit|comb~0_combout ;
wire \cpu|comb_895|comb_22|union[0].row|union[3].unit|comb~0_combout ;
wire \cpu|comb_895|comb_22|union[1].row|union[0].unit|comb~0_combout ;
wire \cpu|select_A|Q[1]~55_combout ;
wire \cpu|comb_895|comb_22|union[0].row|union[1].unit|comb~4_combout ;
wire \cpu|comb_895|comb_22|union[1].row|union[1].unit|comb~4_combout ;
wire \cpu|comb_895|comb_22|union[0].row|union[2].unit|comb~0_combout ;
wire \cpu|comb_895|comb_22|union[1].row|union[1].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[1].row|union[2].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[1].row|union[3].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[1].row|union[4].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[1].row|union[5].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[1].row|union[6].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[1].row|union[7].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[1].row|union[8].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[1].row|union[9].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[1].row|union[7].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[1].row|union[5].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[1].row|union[4].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[2].row|union[1].unit|comb~4_combout ;
wire \cpu|comb_895|comb_22|union[2].row|union[0].unit|comb~0_combout ;
wire \cpu|comb_895|comb_22|union[1].row|union[1].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[1].row|union[2].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[2].row|union[1].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[1].row|union[3].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[2].row|union[2].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[2].row|union[3].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[2].row|union[4].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[1].row|union[6].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[2].row|union[5].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[2].row|union[6].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[1].row|union[8].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[2].row|union[7].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[2].row|union[8].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[2].row|union[6].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[2].row|union[5].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[2].row|union[3].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[3].row|union[1].unit|comb~4_combout ;
wire \cpu|comb_895|comb_22|union[3].row|union[0].unit|comb~0_combout ;
wire \cpu|comb_895|comb_22|union[2].row|union[1].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[2].row|union[2].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[3].row|union[1].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[3].row|union[2].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[2].row|union[4].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[3].row|union[3].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[3].row|union[4].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[3].row|union[5].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[2].row|union[7].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[3].row|union[6].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[3].row|union[7].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[3].row|union[5].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[3].row|union[4].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[4].row|union[0].unit|comb~0_combout ;
wire \cpu|comb_895|comb_22|union[4].row|union[1].unit|comb~4_combout ;
wire \cpu|comb_895|comb_22|union[3].row|union[2].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[3].row|union[1].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[4].row|union[1].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[3].row|union[3].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[4].row|union[2].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[4].row|union[3].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[4].row|union[4].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[3].row|union[6].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[4].row|union[5].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[4].row|union[6].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[5].row|union[0].unit|comb~0_combout ;
wire \cpu|comb_895|comb_22|union[5].row|union[1].unit|comb~0_combout ;
wire \cpu|comb_895|comb_22|union[4].row|union[2].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[4].row|union[1].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[5].row|union[1].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[4].row|union[3].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[5].row|union[2].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[4].row|union[4].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[5].row|union[3].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[4].row|union[5].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[5].row|union[4].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[5].row|union[5].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[6].row|union[1].unit|comb~0_combout ;
wire \cpu|comb_895|comb_22|union[6].row|union[0].unit|comb~0_combout ;
wire \cpu|comb_895|comb_22|union[5].row|union[1].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[5].row|union[2].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[6].row|union[1].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[5].row|union[3].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[6].row|union[2].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[5].row|union[4].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[6].row|union[3].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[6].row|union[4].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[7].row|union[1].unit|comb~0_combout ;
wire \cpu|comb_895|comb_22|union[7].row|union[0].unit|comb~0_combout ;
wire \cpu|comb_895|comb_22|union[6].row|union[1].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[6].row|union[2].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[7].row|union[1].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[6].row|union[3].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[7].row|union[2].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[7].row|union[3].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[6].row|union[4].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[0].row|union[11].unit|comb~0_combout ;
wire \cpu|comb_895|comb_22|union[1].row|union[9].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[1].row|union[10].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[2].row|union[8].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[2].row|union[9].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[3].row|union[7].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[3].row|union[8].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[4].row|union[6].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[4].row|union[7].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[5].row|union[5].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[5].row|union[6].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[6].row|union[5].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[7].row|union[4].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[7].row|union[3].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[8].row|union[1].unit|comb~0_combout ;
wire \cpu|comb_895|comb_22|union[7].row|union[1].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[8].row|union[0].unit|comb~0_combout ;
wire \cpu|comb_895|comb_22|union[7].row|union[2].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[8].row|union[1].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[8].row|union[2].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[8].row|union[3].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[9].row|union[1].unit|comb~0_combout ;
wire \cpu|comb_895|comb_22|union[9].row|union[0].unit|comb~0_combout ;
wire \cpu|comb_895|comb_22|union[8].row|union[2].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[8].row|union[1].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[9].row|union[1].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[9].row|union[2].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[7].row|union[4].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[6].row|union[5].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[5].row|union[6].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[4].row|union[7].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[3].row|union[8].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[2].row|union[9].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[0].row|union[12].unit|comb~0_combout ;
wire \cpu|comb_895|comb_22|union[1].row|union[10].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[1].row|union[11].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[2].row|union[10].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[3].row|union[9].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[4].row|union[8].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[5].row|union[7].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[6].row|union[6].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[7].row|union[5].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[8].row|union[3].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[8].row|union[4].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[9].row|union[3].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[10].row|union[0].unit|comb~0_combout ;
wire \cpu|comb_895|comb_22|union[10].row|union[1].unit|comb~0_combout ;
wire \cpu|comb_895|comb_22|union[9].row|union[2].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[9].row|union[1].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[10].row|union[1].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[10].row|union[2].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[10].row|union[1].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[11].row|union[1].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[12].row|union[0].unit|comb~0_combout ;
wire \cpu|comb_895|comb_22|union[12].row|union[0].unit|add|S~0_combout ;
wire \cpu|comb_895|Mux14~5_combout ;
wire \cpu|select_A|Q[13]~6_combout ;
wire \cpu|select_A|Q[13]~7_combout ;
wire \cpu|select_A|Q[13]~8_combout ;
wire \cpu|comb_895|Mux14~6_combout ;
wire \cpu|select_A|Q[0]~59_combout ;
wire \cpu|comb_895|Add5~1 ;
wire \cpu|comb_895|Add5~3 ;
wire \cpu|comb_895|Add5~5 ;
wire \cpu|comb_895|Add5~7 ;
wire \cpu|comb_895|Add5~9 ;
wire \cpu|comb_895|Add5~11 ;
wire \cpu|comb_895|Add5~13 ;
wire \cpu|comb_895|Add5~15 ;
wire \cpu|comb_895|Add5~17 ;
wire \cpu|comb_895|Add5~19 ;
wire \cpu|comb_895|Add5~21 ;
wire \cpu|comb_895|Add5~23 ;
wire \cpu|comb_895|Add5~24_combout ;
wire \cpu|comb_895|Mux11~0_combout ;
wire \cpu|comb_895|Mux11~1_combout ;
wire \cpu|comb_895|Mux14~7_combout ;
wire \cpu|comb_895|Add0~67_combout ;
wire \cpu|comb_895|Add0~68_combout ;
wire \cpu|comb_895|Add0~66_combout ;
wire \cpu|comb_895|Add0~61_combout ;
wire \cpu|comb_895|Add0~62_combout ;
wire \cpu|comb_895|Add5~22_combout ;
wire \cpu|comb_895|Add0~63_combout ;
wire \cpu|comb_895|Add0~56_combout ;
wire \cpu|comb_895|Add0~51_combout ;
wire \cpu|comb_895|Add5~18_combout ;
wire \cpu|comb_895|Add0~52_combout ;
wire \cpu|comb_895|Add0~53_combout ;
wire \cpu|comb_895|Add0~46_combout ;
wire \cpu|comb_895|Add5~16_combout ;
wire \cpu|comb_895|Add0~47_combout ;
wire \cpu|comb_895|Add0~48_combout ;
wire \cpu|comb_895|Add5~14_combout ;
wire \cpu|comb_895|Add0~42_combout ;
wire \cpu|comb_895|Add0~43_combout ;
wire \cpu|comb_895|Add0~41_combout ;
wire \cpu|comb_895|Add0~36_combout ;
wire \cpu|comb_895|Add0~37_combout ;
wire \cpu|comb_895|Add5~12_combout ;
wire \cpu|comb_895|Add0~38_combout ;
wire \cpu|comb_895|Add0~31_combout ;
wire \cpu|comb_895|Add0~32_combout ;
wire \cpu|comb_895|Add5~10_combout ;
wire \cpu|comb_895|Add0~33_combout ;
wire \cpu|comb_895|Add0~26_combout ;
wire \cpu|comb_895|Add5~8_combout ;
wire \cpu|comb_895|Add0~27_combout ;
wire \cpu|comb_895|Add0~28_combout ;
wire \cpu|comb_895|Add5~6_combout ;
wire \cpu|comb_895|Add0~22_combout ;
wire \cpu|comb_895|Add0~23_combout ;
wire \cpu|comb_895|Add0~21_combout ;
wire \cpu|comb_895|Add5~4_combout ;
wire \cpu|comb_895|Add0~17_combout ;
wire \cpu|comb_895|Add0~18_combout ;
wire \cpu|comb_895|Add0~16_combout ;
wire \cpu|comb_895|Add0~11_combout ;
wire \cpu|comb_895|Add5~2_combout ;
wire \cpu|comb_895|Add0~12_combout ;
wire \cpu|comb_895|Add0~13_combout ;
wire \cpu|comb_895|Add5~0_combout ;
wire \cpu|comb_895|Add0~5_combout ;
wire \cpu|comb_895|Add0~6_combout ;
wire \cpu|comb_895|Add0~4_combout ;
wire \cpu|comb_895|Add0~8_cout ;
wire \cpu|comb_895|Add0~10 ;
wire \cpu|comb_895|Add0~15 ;
wire \cpu|comb_895|Add0~20 ;
wire \cpu|comb_895|Add0~25 ;
wire \cpu|comb_895|Add0~30 ;
wire \cpu|comb_895|Add0~35 ;
wire \cpu|comb_895|Add0~40 ;
wire \cpu|comb_895|Add0~45 ;
wire \cpu|comb_895|Add0~50 ;
wire \cpu|comb_895|Add0~55 ;
wire \cpu|comb_895|Add0~60 ;
wire \cpu|comb_895|Add0~65 ;
wire \cpu|comb_895|Add0~69_combout ;
wire \cpu|comb_895|Mux14~8_combout ;
wire \cpu|comb_895|Mux5~2_combout ;
wire \cpu|comb_895|Mux14~0_combout ;
wire \cpu|comb_895|Mux14~1_combout ;
wire \cpu|comb_895|Mux14~2_combout ;
wire \cpu|comb_895|Mux14~9_combout ;
wire \cpu|comb_895|Mux14~10_combout ;
wire \cpu|select_A|Q[11]~13_combout ;
wire \cpu|select_A|Q[11]~12_combout ;
wire \cpu|select_A|Q[11]~14_combout ;
wire \cpu|comb_895|Add0~64_combout ;
wire \cpu|comb_895|comb_22|union[11].row|union[0].unit|add|S~0_combout ;
wire \cpu|comb_895|Mux13~5_combout ;
wire \cpu|comb_895|Mux13~3_combout ;
wire \cpu|comb_895|Mux13~4_combout ;
wire \cpu|comb_895|Mux13~6_combout ;
wire \cpu|comb_895|Mux13~7_combout ;
wire \cpu|comb_895|Mux13~8_combout ;
wire \cpu|comb_895|Mux13~0_combout ;
wire \cpu|comb_895|Mux13~1_combout ;
wire \cpu|comb_895|Mux13~2_combout ;
wire \cpu|comb_895|Mux13~9_combout ;
wire \cpu|comb_895|Mux13~10_combout ;
wire \cpu|select_A|Q[10]~15_combout ;
wire \cpu|select_A|Q[10]~16_combout ;
wire \cpu|select_A|Q[10]~17_combout ;
wire \cpu|comb_895|Add0~57_combout ;
wire \cpu|comb_895|Add5~20_combout ;
wire \cpu|comb_895|Add0~58_combout ;
wire \cpu|comb_895|Add0~59_combout ;
wire \cpu|comb_895|Mux12~7_combout ;
wire \cpu|comb_895|Mux12~3_combout ;
wire \cpu|comb_895|Mux12~4_combout ;
wire \cpu|comb_895|comb_22|union[10].row|union[0].unit|add|S~0_combout ;
wire \cpu|comb_895|Mux12~5_combout ;
wire \cpu|comb_895|Mux12~6_combout ;
wire \cpu|comb_895|Mux12~8_combout ;
wire \cpu|comb_895|Mux12~0_combout ;
wire \cpu|comb_895|Mux12~1_combout ;
wire \cpu|comb_895|Mux12~2_combout ;
wire \cpu|comb_895|Mux12~9_combout ;
wire \cpu|comb_895|Mux12~10_combout ;
wire \cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_control_RB[2]~0_combout ;
wire \cpu|CPR[2]~5_combout ;
wire \cpu|CPR[3]~3_combout ;
wire \cpu|CPR[2]~2_combout ;
wire \cpu|CPR[2]~4_combout ;
wire \cpu|CPR[2]~clkctrl_outclk ;
wire \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_RA|Q[5]~41_combout ;
wire \cpu|select_RA|Q~40_combout ;
wire \cpu|select_RA|Q[5]~42_combout ;
wire \cpu|select_RA|Q[5]~43_combout ;
wire \cpu|select_B|Q[5]~35_combout ;
wire \cpu|select_B|Q[5]~36_combout ;
wire \cpu|comb_895|Mux3~0_combout ;
wire \cpu|comb_895|Mux3~1_combout ;
wire \cpu|comb_895|Mux3~2_combout ;
wire \cpu|comb_895|Mux5~7_combout ;
wire \cpu|comb_895|Mux5~6_combout ;
wire \cpu|comb_895|Mux3~7_combout ;
wire \cpu|comb_895|Mux3~3_combout ;
wire \cpu|comb_895|Mux3~4_combout ;
wire \cpu|comb_895|comb_22|union[5].row|union[0].unit|add|S~0_combout ;
wire \cpu|comb_895|Mux3~5_combout ;
wire \cpu|comb_895|Mux3~6_combout ;
wire \cpu|comb_895|Add0~34_combout ;
wire \cpu|comb_895|Mux3~8_combout ;
wire \cpu|comb_895|Mux3~9_combout ;
wire \cpu|comb_895|Mux3~10_combout ;
wire \cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_control_RA[3]~19_combout ;
wire \cpu|select_control_RA[5]~18_combout ;
wire \cpu|select_control_RA[7]~20_combout ;
wire \cpu|select_control_RA[7]~21_combout ;
wire \cpu|select_control_RA[7]~23_combout ;
wire \cpu|select_RA|Q[9]~27_combout ;
wire \cpu|select_RA|Q[9]~25_combout ;
wire \cpu|select_RA|Q~24_combout ;
wire \cpu|select_RA|Q[9]~26_combout ;
wire \cpu|select_B|Q[9]~20_combout ;
wire \cpu|select_B|Q[9]~19_combout ;
wire \cpu|select_B|Q[9]~21_combout ;
wire \cpu|comb_895|Mux11~3_combout ;
wire \cpu|comb_895|Mux11~4_combout ;
wire \cpu|comb_895|Mux11~5_combout ;
wire \cpu|comb_895|comb_22|union[9].row|union[0].unit|add|S~0_combout ;
wire \cpu|comb_895|Mux11~8_combout ;
wire \cpu|comb_895|Mux11~6_combout ;
wire \cpu|comb_895|Mux11~7_combout ;
wire \cpu|comb_895|Mux11~9_combout ;
wire \cpu|comb_895|Mux11~10_combout ;
wire \cpu|comb_895|Add0~54_combout ;
wire \cpu|comb_895|Mux11~11_combout ;
wire \cpu|comb_895|Mux11~12_combout ;
wire \cpu|comb_895|Mux11~13_combout ;
wire \cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ;
wire \cpu|CPR[3]~9_combout ;
wire \cpu|select_control_RB[5]~39_combout ;
wire \cpu|CPR[3]~10_combout ;
wire \cpu|CPR[7]~31_combout ;
wire \cpu|CPR[7]~29_combout ;
wire \cpu|CPR[7]~30_combout ;
wire \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RB|Q[4]~47_combout ;
wire \cpu|select_RB|Q~46_combout ;
wire \cpu|select_RB|Q[4]~44_combout ;
wire \cpu|select_RB|Q[4]~45_combout ;
wire \cpu|select_B|Q[4]~38_combout ;
wire \cpu|select_B|Q[4]~39_combout ;
wire \cpu|select_B|Q[4]~41_combout ;
wire \cpu|select_B|Q[4]~42_combout ;
wire \cpu|comb_895|Add0~29_combout ;
wire \cpu|comb_895|comb_22|union[4].row|union[0].unit|add|S~0_combout ;
wire \cpu|comb_895|Mux4~3_combout ;
wire \cpu|comb_895|Mux4~4_combout ;
wire \cpu|comb_895|Mux4~5_combout ;
wire \cpu|comb_895|Mux4~6_combout ;
wire \cpu|comb_895|Mux4~7_combout ;
wire \cpu|comb_895|Mux4~8_combout ;
wire \cpu|comb_895|Mux4~0_combout ;
wire \cpu|comb_895|Mux4~1_combout ;
wire \cpu|comb_895|Mux4~2_combout ;
wire \cpu|comb_895|Mux4~9_combout ;
wire \cpu|comb_895|Mux4~10_combout ;
wire \cpu|MAR|register8_2|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_A|Q[8]~21_combout ;
wire \cpu|PC|register8_3|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_A|Q[8]~22_combout ;
wire \cpu|select_RA|Q[8]~29_combout ;
wire \cpu|select_RA|Q~28_combout ;
wire \cpu|select_RA|Q[8]~30_combout ;
wire \cpu|select_RA|Q[8]~31_combout ;
wire \cpu|select_A|Q[8]~23_combout ;
wire \cpu|comb_895|Mux0~7_combout ;
wire \cpu|comb_895|Add0~49_combout ;
wire \cpu|comb_895|comb_22|union[8].row|union[0].unit|add|S~0_combout ;
wire \cpu|comb_895|Mux0~3_combout ;
wire \cpu|comb_895|Mux0~4_combout ;
wire \cpu|comb_895|Mux0~5_combout ;
wire \cpu|comb_895|Mux0~6_combout ;
wire \cpu|comb_895|Mux0~8_combout ;
wire \cpu|comb_895|Mux0~0_combout ;
wire \cpu|comb_895|Mux0~1_combout ;
wire \cpu|comb_895|Mux0~2_combout ;
wire \cpu|comb_895|Mux0~9_combout ;
wire \cpu|comb_895|Mux0~10_combout ;
wire \cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_B|Q[8]~22_combout ;
wire \cpu|select_B|Q[8]~23_combout ;
wire \cpu|select_B|Q[8]~24_combout ;
wire \cpu|comb_895|Mux1~3_combout ;
wire \cpu|comb_895|Mux1~4_combout ;
wire \cpu|comb_895|comb_22|union[7].row|union[0].unit|add|S~0_combout ;
wire \cpu|comb_895|Mux1~5_combout ;
wire \cpu|comb_895|Mux1~6_combout ;
wire \cpu|comb_895|Add0~44_combout ;
wire \cpu|comb_895|Mux1~7_combout ;
wire \cpu|comb_895|Mux1~8_combout ;
wire \cpu|comb_895|Mux1~0_combout ;
wire \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_30~q ;
wire \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RA|Q~0_combout ;
wire \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_30~feeder_combout ;
wire \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_30~q ;
wire \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RA|Q[15]~1_combout ;
wire \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RA|Q[15]~2_combout ;
wire \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30~feeder_combout ;
wire \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30~q ;
wire \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_RA|Q[15]~3_combout ;
wire \cpu|PC|register8_4|SYNTHESIZED_WIRE_30~q ;
wire \cpu|MAR|register8_4|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_B|Q[15]~0_combout ;
wire \cpu|select_B|Q~1_combout ;
wire \cpu|select_RB|Q[15]~1_combout ;
wire \cpu|select_RB|Q[15]~0_combout ;
wire \cpu|select_RB|Q[15]~3_combout ;
wire \cpu|select_RB|Q~2_combout ;
wire \cpu|select_B|Q[15]~2_combout ;
wire \cpu|select_B|Q[15]~3_combout ;
wire \cpu|comb_895|Mux1~1_combout ;
wire \cpu|comb_895|Mux1~2_combout ;
wire \cpu|comb_895|Mux1~9_combout ;
wire \cpu|comb_895|Mux1~10_combout ;
wire \cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ;
wire \cpu|select_control_RA[4]~28_combout ;
wire \cpu|select_control_RA[5]~29_combout ;
wire \cpu|select_control_RA[5]~30_combout ;
wire \cpu|select_control_RA[5]~31_combout ;
wire \cpu|select_control_RA[5]~32_combout ;
wire \cpu|select_RA|Q[2]~55_combout ;
wire \cpu|select_RA|Q~52_combout ;
wire \cpu|select_RA|Q[2]~53_combout ;
wire \cpu|select_RA|Q[2]~54_combout ;
wire \cpu|select_B|Q[2]~47_combout ;
wire \cpu|select_B|Q[2]~48_combout ;
wire \cpu|select_B|Q[2]~49_combout ;
wire \cpu|select_B|Q[2]~50_combout ;
wire \cpu|comb_895|Mux6~3_combout ;
wire \cpu|comb_895|Mux6~4_combout ;
wire \cpu|comb_895|comb_22|union[2].row|union[0].unit|add|S~0_combout ;
wire \cpu|comb_895|Mux6~5_combout ;
wire \cpu|comb_895|Mux6~6_combout ;
wire \cpu|comb_895|Mux6~7_combout ;
wire \cpu|comb_895|Add0~19_combout ;
wire \cpu|comb_895|Mux6~8_combout ;
wire \cpu|comb_895|Mux6~0_combout ;
wire \cpu|comb_895|Mux6~1_combout ;
wire \cpu|comb_895|Mux6~2_combout ;
wire \cpu|comb_895|Mux6~9_combout ;
wire \cpu|comb_895|Mux6~10_combout ;
wire \cpu|MAR|register8_1|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_B|Q[1]~51_combout ;
wire \cpu|select_B|Q[1]~52_combout ;
wire \cpu|select_B|Q[1]~53_combout ;
wire \cpu|select_B|Q[1]~54_combout ;
wire \cpu|comb_895|Mux7~7_combout ;
wire \cpu|comb_895|Add0~14_combout ;
wire \cpu|comb_895|Mux7~3_combout ;
wire \cpu|comb_895|F~4_combout ;
wire \cpu|comb_895|Mux7~4_combout ;
wire \cpu|comb_895|comb_22|union[1].row|union[0].unit|add|S~0_combout ;
wire \cpu|comb_895|Mux7~5_combout ;
wire \cpu|comb_895|Mux7~6_combout ;
wire \cpu|comb_895|Mux7~8_combout ;
wire \cpu|comb_895|Mux7~0_combout ;
wire \cpu|comb_895|Mux7~1_combout ;
wire \cpu|comb_895|Mux7~2_combout ;
wire \cpu|comb_895|Mux7~9_combout ;
wire \cpu|comb_895|Mux7~10_combout ;
wire \cpu|MAR|register8_1|SYNTHESIZED_WIRE_33~q ;
wire \cpu|select_B|Q[3]~43_combout ;
wire \cpu|select_B|Q[3]~44_combout ;
wire \cpu|select_B|Q[3]~45_combout ;
wire \cpu|select_B|Q[3]~46_combout ;
wire \cpu|comb_895|Mux5~10_combout ;
wire \cpu|comb_895|Mux5~11_combout ;
wire \cpu|comb_895|Mux5~12_combout ;
wire \cpu|comb_895|Mux5~17_combout ;
wire \cpu|comb_895|Add0~24_combout ;
wire \cpu|comb_895|Mux5~13_combout ;
wire \cpu|comb_895|Mux5~14_combout ;
wire \cpu|comb_895|comb_22|union[3].row|union[0].unit|add|S~0_combout ;
wire \cpu|comb_895|Mux5~15_combout ;
wire \cpu|comb_895|Mux5~16_combout ;
wire \cpu|comb_895|Mux5~18_combout ;
wire \cpu|comb_895|Mux5~19_combout ;
wire \cpu|comb_895|Mux5~20_combout ;
wire \cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ;
wire \cpu|CPR[5]~20_combout ;
wire \cpu|CPR[5]~21_combout ;
wire \cpu|CPR[5]~18_combout ;
wire \cpu|CPR[5]~19_combout ;
wire \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_34~q ;
wire \cpu|select_RB|Q~62_combout ;
wire \cpu|select_RB|Q[0]~63_combout ;
wire \cpu|select_RB|Q[0]~61_combout ;
wire \cpu|select_RB|Q[0]~60_combout ;
wire \cpu|select_B|Q[0]~55_combout ;
wire \cpu|select_B|Q[0]~56_combout ;
wire \cpu|select_B|Q[0]~57_combout ;
wire \cpu|select_B|Q[0]~58_combout ;
wire \cpu|comb_895|Mux8~7_combout ;
wire \cpu|comb_895|Mux8~4_combout ;
wire \cpu|comb_895|Add0~9_combout ;
wire \cpu|comb_895|Mux8~8_combout ;
wire \cpu|comb_895|Mux8~9_combout ;
wire \cpu|comb_895|Mux8~10_combout ;
wire \cpu|comb_895|Mux8~11_combout ;
wire \cpu|comb_895|Mux8~12_combout ;
wire \cpu|select_A|Q[15]~0_combout ;
wire \cpu|select_A|Q[15]~1_combout ;
wire \cpu|select_A|Q[15]~2_combout ;
wire \cpu|comb_895|Equal0~7_combout ;
wire \cpu|comb_895|Equal0~6_combout ;
wire \cpu|comb_895|Equal0~8_combout ;
wire \cpu|MAR|register8_4|SYNTHESIZED_WIRE_32~q ;
wire \cpu|PC|register8_4|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_B|Q[14]~4_combout ;
wire \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_32~q ;
wire \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_RB|Q[14]~5_combout ;
wire \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_32~q ;
wire \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_RB|Q[14]~7_combout ;
wire \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_RB|Q~6_combout ;
wire \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_32~q ;
wire \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_RB|Q[14]~4_combout ;
wire \cpu|select_B|Q[14]~5_combout ;
wire \cpu|select_RA|Q[14]~7_combout ;
wire \cpu|select_RA|Q[14]~5_combout ;
wire \cpu|select_RA|Q~4_combout ;
wire \cpu|select_RA|Q[14]~6_combout ;
wire \cpu|select_B|Q[14]~6_combout ;
wire \cpu|select_A|Q[14]~3_combout ;
wire \cpu|select_A|Q[14]~4_combout ;
wire \cpu|select_A|Q[14]~5_combout ;
wire \cpu|comb_895|Equal0~5_combout ;
wire \cpu|comb_895|Equal0~9_combout ;
wire \cpu|comb_895|Equal0~1_combout ;
wire \cpu|comb_895|Equal0~0_combout ;
wire \cpu|comb_895|Equal0~2_combout ;
wire \cpu|comb_895|Equal0~3_combout ;
wire \cpu|comb_895|Equal0~4_combout ;
wire \cpu|comb_895|Equal0~10_combout ;
wire \cpu|comb_895|Add0~3_combout ;
wire \cpu|comb_895|LessThan1~1_cout ;
wire \cpu|comb_895|LessThan1~3_cout ;
wire \cpu|comb_895|LessThan1~5_cout ;
wire \cpu|comb_895|LessThan1~7_cout ;
wire \cpu|comb_895|LessThan1~9_cout ;
wire \cpu|comb_895|LessThan1~11_cout ;
wire \cpu|comb_895|LessThan1~13_cout ;
wire \cpu|comb_895|LessThan1~15_cout ;
wire \cpu|comb_895|LessThan1~17_cout ;
wire \cpu|comb_895|LessThan1~19_cout ;
wire \cpu|comb_895|LessThan1~21_cout ;
wire \cpu|comb_895|LessThan1~23_cout ;
wire \cpu|comb_895|LessThan1~25_cout ;
wire \cpu|comb_895|LessThan1~27_cout ;
wire \cpu|comb_895|LessThan1~29_cout ;
wire \cpu|comb_895|LessThan1~30_combout ;
wire \cpu|comb_895|Add0~0_combout ;
wire \cpu|comb_895|Add0~2_combout ;
wire \cpu|comb_895|LessThan0~1_cout ;
wire \cpu|comb_895|LessThan0~3_cout ;
wire \cpu|comb_895|LessThan0~5_cout ;
wire \cpu|comb_895|LessThan0~7_cout ;
wire \cpu|comb_895|LessThan0~9_cout ;
wire \cpu|comb_895|LessThan0~11_cout ;
wire \cpu|comb_895|LessThan0~13_cout ;
wire \cpu|comb_895|LessThan0~15_cout ;
wire \cpu|comb_895|LessThan0~17_cout ;
wire \cpu|comb_895|LessThan0~19_cout ;
wire \cpu|comb_895|LessThan0~21_cout ;
wire \cpu|comb_895|LessThan0~23_cout ;
wire \cpu|comb_895|LessThan0~25_cout ;
wire \cpu|comb_895|LessThan0~27_cout ;
wire \cpu|comb_895|LessThan0~29_cout ;
wire \cpu|comb_895|LessThan0~30_combout ;
wire \cpu|comb_895|Add0~1_combout ;
wire \cpu|comb_895|Mux8~2_combout ;
wire \cpu|comb_895|Mux8~3_combout ;
wire \cpu|comb_895|Mux8~14_combout ;
wire \cpu|comb_895|Mux8~13_combout ;
wire \cpu|select_A|Q[6]~29_combout ;
wire \cpu|select_A|Q[6]~30_combout ;
wire \cpu|select_A|Q[6]~31_combout ;
wire \cpu|select_A|Q[6]~32_combout ;
wire \cpu|comb_895|Mux2~0_combout ;
wire \cpu|comb_895|Mux2~1_combout ;
wire \cpu|comb_895|Mux2~2_combout ;
wire \cpu|comb_895|comb_22|union[6].row|union[0].unit|add|S~0_combout ;
wire \cpu|comb_895|Mux2~3_combout ;
wire \cpu|comb_895|Mux2~4_combout ;
wire \cpu|comb_895|Mux2~5_combout ;
wire \cpu|comb_895|Mux2~6_combout ;
wire \cpu|comb_895|Mux2~7_combout ;
wire \cpu|comb_895|Add0~39_combout ;
wire \cpu|comb_895|Mux2~8_combout ;
wire \cpu|comb_895|Mux2~9_combout ;
wire \cpu|comb_895|Mux2~10_combout ;
wire \cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ;
wire \cpu|select_control_RA[3]~11_combout ;
wire \cpu|select_control_RA[3]~10_combout ;
wire \cpu|select_control_RA[3]~8_combout ;
wire \cpu|select_control_RA[3]~9_combout ;
wire \cpu|select_control_RA[3]~12_combout ;
wire \cpu|select_RA|Q[7]~33_combout ;
wire \cpu|select_RA|Q~32_combout ;
wire \cpu|select_RA|Q[7]~34_combout ;
wire \cpu|select_RA|Q[7]~35_combout ;
wire \cpu|select_A|Q[7]~24_combout ;
wire \cpu|select_A|Q[7]~25_combout ;
wire \cpu|select_A|Q[7]~26_combout ;
wire \cpu|select_A|Q[7]~27_combout ;
wire \cpu|comb_895|Mux17~2_combout ;
wire \cpu|comb_895|Mux17~3_combout ;
wire \cpu|comb_895|Mux17~11_combout ;
wire \cpu|comb_895|Add0~83_combout ;
wire \cpu|comb_895|Add0~91_combout ;
wire \cpu|comb_895|Add0~84_combout ;
wire \cpu|comb_895|Add0~85_combout ;
wire \cpu|comb_895|Add0~86_combout ;
wire \cpu|comb_895|Add5~25 ;
wire \cpu|comb_895|Add5~27 ;
wire \cpu|comb_895|Add5~29 ;
wire \cpu|comb_895|Add5~30_combout ;
wire \cpu|comb_895|Add0~87_combout ;
wire \cpu|comb_895|Add5~28_combout ;
wire \cpu|comb_895|Add0~77_combout ;
wire \cpu|comb_895|Add0~78_combout ;
wire \cpu|comb_895|Add0~76_combout ;
wire \cpu|comb_895|Add0~72_combout ;
wire \cpu|comb_895|Add5~26_combout ;
wire \cpu|comb_895|Add0~73_combout ;
wire \cpu|comb_895|Add0~71_combout ;
wire \cpu|comb_895|Add0~70 ;
wire \cpu|comb_895|Add0~75 ;
wire \cpu|comb_895|Add0~80 ;
wire \cpu|comb_895|Add0~88_combout ;
wire \cpu|comb_895|Add0~90_combout ;
wire \cpu|comb_895|Mux17~4_combout ;
wire \cpu|comb_895|Add0~81_combout ;
wire \cpu|comb_895|comb_22|union[13].row|union[0].unit|comb~0_combout ;
wire \cpu|comb_895|comb_22|union[13].row|union[1].unit|comb~0_combout ;
wire \cpu|comb_895|comb_22|union[12].row|union[1].unit|comb~0_combout ;
wire \cpu|comb_895|comb_22|union[9].row|union[3].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[6].row|union[6].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[4].row|union[8].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[0].row|union[13].unit|comb~0_combout ;
wire \cpu|comb_895|comb_22|union[1].row|union[11].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[1].row|union[12].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[2].row|union[10].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[2].row|union[11].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[3].row|union[9].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[3].row|union[10].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[4].row|union[9].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[5].row|union[7].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[5].row|union[8].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[6].row|union[7].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[7].row|union[5].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[7].row|union[6].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[8].row|union[4].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[8].row|union[5].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[9].row|union[4].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[10].row|union[2].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[10].row|union[3].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[11].row|union[1].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[11].row|union[2].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[12].row|union[1].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[12].row|union[1].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[11].row|union[2].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[10].row|union[3].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[9].row|union[4].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[7].row|union[6].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[6].row|union[7].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[5].row|union[8].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[4].row|union[9].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[0].row|union[14].unit|comb~0_combout ;
wire \cpu|comb_895|comb_22|union[1].row|union[12].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[1].row|union[13].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[2].row|union[11].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[2].row|union[12].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[3].row|union[10].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[3].row|union[11].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[4].row|union[10].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[5].row|union[9].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[6].row|union[8].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[7].row|union[7].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[8].row|union[5].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[8].row|union[6].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[9].row|union[5].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[10].row|union[4].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[11].row|union[3].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[12].row|union[2].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[13].row|union[1].unit|add|S~combout ;
wire \cpu|comb_895|comb_22|union[14].row|union[0].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~0_combout ;
wire \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~1_combout ;
wire \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~2_combout ;
wire \cpu|comb_895|comb_22|union[4].row|union[10].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[1].row|union[13].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[5].row|union[9].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[3].row|union[11].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[2].row|union[12].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~5_combout ;
wire \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~6_combout ;
wire \cpu|comb_895|comb_22|union[0].row|union[15].unit|comb~0_combout ;
wire \cpu|comb_895|comb_22|union[8].row|union[6].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[6].row|union[8].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[7].row|union[7].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[9].row|union[5].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~4_combout ;
wire \cpu|comb_895|comb_22|union[11].row|union[3].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[10].row|union[4].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[12].row|union[2].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[13].row|union[1].unit|add|C4~0_combout ;
wire \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~3_combout ;
wire \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~7_combout ;
wire \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~8_combout ;
wire \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~10_combout ;
wire \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~9_combout ;
wire \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~11_combout ;
wire \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~12_combout ;
wire \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~13_combout ;
wire \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~14_combout ;
wire \cpu|comb_895|Add0~82_combout ;
wire \cpu|comb_895|Mux17~5_combout ;
wire \cpu|comb_895|Mux17~6_combout ;
wire \cpu|comb_895|Mux17~7_combout ;
wire \cpu|comb_895|Mux17~8_combout ;
wire \cpu|comb_895|Mux17~9_combout ;
wire \cpu|comb_895|Mux17~10_combout ;
wire \cpu|IR|register8_4|SYNTHESIZED_WIRE_30~feeder_combout ;
wire \cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ;
wire \cpu|next_micro|always0~0_combout ;
wire \cpu|next_micro|next_address[8]~4_combout ;
wire \cpu|next_micro|Add0~5 ;
wire \cpu|next_micro|Add0~7 ;
wire \cpu|next_micro|Add0~9 ;
wire \cpu|next_micro|Add0~11 ;
wire \cpu|next_micro|Add0~13 ;
wire \cpu|next_micro|Add0~15 ;
wire \cpu|next_micro|Add0~16_combout ;
wire \cpu|next_micro|next_address[1]~6_combout ;
wire \cpu|comb_895|Mux11~2_combout ;
wire \cpu|comb_895|Mux15~9_combout ;
wire \cpu|comb_895|Mux16~7_combout ;
wire \cpu|comb_895|Add0~79_combout ;
wire \cpu|comb_895|Mux16~3_combout ;
wire \cpu|comb_895|Mux16~4_combout ;
wire \cpu|comb_895|comb_22|union[14].row|union[0].unit|add|S~0_combout ;
wire \cpu|comb_895|Mux16~5_combout ;
wire \cpu|comb_895|Mux16~6_combout ;
wire \cpu|comb_895|Mux16~8_combout ;
wire \cpu|comb_895|Mux15~10_combout ;
wire \cpu|comb_895|Mux16~0_combout ;
wire \cpu|comb_895|Mux16~1_combout ;
wire \cpu|comb_895|Mux16~2_combout ;
wire \cpu|comb_895|Mux16~9_combout ;
wire \cpu|comb_895|Mux16~10_combout ;
wire \cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ;
wire \cpu|next_micro|next_address[7]~3_combout ;
wire \cpu|next_micro|Add0~14_combout ;
wire \cpu|comb_895|Mux5~1_combout ;
wire \cpu|comb_895|Mux15~6_combout ;
wire \cpu|comb_895|Mux15~7_combout ;
wire \cpu|comb_895|Mux15~8_combout ;
wire \cpu|comb_895|comb_22|union[13].row|union[0].unit|add|S~0_combout ;
wire \cpu|comb_895|Mux15~2_combout ;
wire \cpu|comb_895|Mux15~0_combout ;
wire \cpu|comb_895|Mux15~1_combout ;
wire \cpu|comb_895|Mux15~3_combout ;
wire \cpu|comb_895|Mux15~4_combout ;
wire \cpu|comb_895|Add0~74_combout ;
wire \cpu|comb_895|Mux15~5_combout ;
wire \cpu|comb_895|Mux15~11_combout ;
wire \cpu|comb_895|Mux15~12_combout ;
wire \cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ;
wire \cpu|next_micro|next_address[6]~2_combout ;
wire \cpu|next_micro|Add0~12_combout ;
wire \cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ;
wire \cpu|next_micro|next_address[5]~1_combout ;
wire \cpu|next_micro|Add0~10_combout ;
wire \cpu|CPIR~combout ;
wire \cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ;
wire \cpu|next_micro|next_address[4]~0_combout ;
wire \cpu|next_micro|Add0~8_combout ;
wire \cpu|next_micro|Add0~6_combout ;
wire \cpu|next_micro|next_address~9_combout ;
wire \cpu|next_micro|next_address~8_combout ;
wire \cpu|next_micro|always0~1_combout ;
wire \cpu|next_micro|next_address~7_combout ;
wire \cpu|next_micro|Add0~0_combout ;
wire \cpu|next_micro|next_address~5_combout ;
wire \cpu|CPR_PO~combout ;
wire \cpu|CPR[3]~7_combout ;
wire \cpu|CPR[3]~8_combout ;
wire \cpu|CPR[3]~11_combout ;
wire \cpu|CPR[3]~clkctrl_outclk ;
wire \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_34~feeder_combout ;
wire \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_34~q ;
wire [15:0] \cpu|comb_895|F ;
wire [15:0] \cpu|select_B|Q ;
wire [15:0] \cpu|select_A|Q ;
wire [15:0] \cpu|select_RB|Q ;
wire [7:0] \cpu|CPR ;
wire [15:0] \cpu|RAM|altsyncram_component|auto_generated|q_a ;
wire [15:0] \cpu|select_RA|Q ;
wire [63:0] \cpu|ROM1|altsyncram_component|auto_generated|q_a ;
wire [2:0] \cpu|make_clock3|i ;
wire [8:0] \cpu|next_micro|next_address ;

wire [17:0] \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [8:0] \cpu|RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [8:0] \cpu|RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [17:0] \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [6] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [7] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [8] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [2];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [9] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [3];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [10] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [4];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [11] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [5];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [12] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [6];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [13] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [7];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [14] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [8];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [15] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [9];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [16] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [10];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [17] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [11];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [18] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [12];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [19] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [13];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [20] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [14];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [21] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [15];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [22] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [16];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [23] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [17];

assign \cpu|RAM|altsyncram_component|auto_generated|q_a [7] = \cpu|RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \cpu|RAM|altsyncram_component|auto_generated|q_a [8] = \cpu|RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];
assign \cpu|RAM|altsyncram_component|auto_generated|q_a [9] = \cpu|RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [2];
assign \cpu|RAM|altsyncram_component|auto_generated|q_a [10] = \cpu|RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [3];
assign \cpu|RAM|altsyncram_component|auto_generated|q_a [11] = \cpu|RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [4];
assign \cpu|RAM|altsyncram_component|auto_generated|q_a [12] = \cpu|RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [5];
assign \cpu|RAM|altsyncram_component|auto_generated|q_a [13] = \cpu|RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [6];
assign \cpu|RAM|altsyncram_component|auto_generated|q_a [14] = \cpu|RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [7];
assign \cpu|RAM|altsyncram_component|auto_generated|q_a [15] = \cpu|RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [8];

assign \cpu|RAM|altsyncram_component|auto_generated|q_a [0] = \cpu|RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \cpu|RAM|altsyncram_component|auto_generated|q_a [1] = \cpu|RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \cpu|RAM|altsyncram_component|auto_generated|q_a [2] = \cpu|RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \cpu|RAM|altsyncram_component|auto_generated|q_a [3] = \cpu|RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \cpu|RAM|altsyncram_component|auto_generated|q_a [4] = \cpu|RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \cpu|RAM|altsyncram_component|auto_generated|q_a [5] = \cpu|RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \cpu|RAM|altsyncram_component|auto_generated|q_a [6] = \cpu|RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];

assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [24] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [25] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [26] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [2];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [28] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [3];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [30] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [4];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [32] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [5];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [33] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [6];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [34] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [7];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [35] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [8];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [36] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [9];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [37] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [10];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [38] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [11];

assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [0] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [1] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [2] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [4] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [5] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [29] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [31] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [39] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [40] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [41] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [42] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [43] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [44] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [45] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [46] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \cpu|ROM1|altsyncram_component|auto_generated|q_a [47] = \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \P_UPCO~output (
	.i(\cpu|make_clock3|i [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\P_UPCO~output_o ),
	.obar());
// synopsys translate_off
defparam \P_UPCO~output .bus_hold = "false";
defparam \P_UPCO~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \P_RO~output (
	.i(!\cpu|make_clock3|i [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\P_RO~output_o ),
	.obar());
// synopsys translate_off
defparam \P_RO~output .bus_hold = "false";
defparam \P_RO~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \P_RAMO~output (
	.i(!\cpu|make_clock3|i [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\P_RAMO~output_o ),
	.obar());
// synopsys translate_off
defparam \P_RAMO~output .bus_hold = "false";
defparam \P_RAMO~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N9
cycloneive_io_obuf \R3O[0]~output (
	.i(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R3O[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \R3O[0]~output .bus_hold = "false";
defparam \R3O[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \R3O[1]~output (
	.i(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R3O[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \R3O[1]~output .bus_hold = "false";
defparam \R3O[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N2
cycloneive_io_obuf \R3O[2]~output (
	.i(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R3O[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \R3O[2]~output .bus_hold = "false";
defparam \R3O[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N2
cycloneive_io_obuf \R3O[3]~output (
	.i(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R3O[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \R3O[3]~output .bus_hold = "false";
defparam \R3O[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N9
cycloneive_io_obuf \R3O[4]~output (
	.i(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R3O[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \R3O[4]~output .bus_hold = "false";
defparam \R3O[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \R3O[5]~output (
	.i(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R3O[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \R3O[5]~output .bus_hold = "false";
defparam \R3O[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N23
cycloneive_io_obuf \R3O[6]~output (
	.i(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R3O[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \R3O[6]~output .bus_hold = "false";
defparam \R3O[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneive_io_obuf \R3O[7]~output (
	.i(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R3O[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \R3O[7]~output .bus_hold = "false";
defparam \R3O[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \R3O[8]~output (
	.i(\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R3O[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \R3O[8]~output .bus_hold = "false";
defparam \R3O[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \R3O[9]~output (
	.i(\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R3O[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \R3O[9]~output .bus_hold = "false";
defparam \R3O[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \R3O[10]~output (
	.i(\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R3O[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \R3O[10]~output .bus_hold = "false";
defparam \R3O[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \R3O[11]~output (
	.i(\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R3O[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \R3O[11]~output .bus_hold = "false";
defparam \R3O[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \R3O[12]~output (
	.i(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R3O[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \R3O[12]~output .bus_hold = "false";
defparam \R3O[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \R3O[13]~output (
	.i(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R3O[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \R3O[13]~output .bus_hold = "false";
defparam \R3O[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \R3O[14]~output (
	.i(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R3O[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \R3O[14]~output .bus_hold = "false";
defparam \R3O[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N16
cycloneive_io_obuf \R3O[15]~output (
	.i(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R3O[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \R3O[15]~output .bus_hold = "false";
defparam \R3O[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N16
cycloneive_io_obuf \R4O[0]~output (
	.i(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R4O[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \R4O[0]~output .bus_hold = "false";
defparam \R4O[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N9
cycloneive_io_obuf \R4O[1]~output (
	.i(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R4O[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \R4O[1]~output .bus_hold = "false";
defparam \R4O[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneive_io_obuf \R4O[2]~output (
	.i(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R4O[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \R4O[2]~output .bus_hold = "false";
defparam \R4O[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneive_io_obuf \R4O[3]~output (
	.i(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R4O[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \R4O[3]~output .bus_hold = "false";
defparam \R4O[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y3_N23
cycloneive_io_obuf \R4O[4]~output (
	.i(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R4O[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \R4O[4]~output .bus_hold = "false";
defparam \R4O[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \R4O[5]~output (
	.i(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R4O[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \R4O[5]~output .bus_hold = "false";
defparam \R4O[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N23
cycloneive_io_obuf \R4O[6]~output (
	.i(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R4O[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \R4O[6]~output .bus_hold = "false";
defparam \R4O[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
cycloneive_io_obuf \R4O[7]~output (
	.i(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R4O[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \R4O[7]~output .bus_hold = "false";
defparam \R4O[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \R4O[8]~output (
	.i(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R4O[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \R4O[8]~output .bus_hold = "false";
defparam \R4O[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \R4O[9]~output (
	.i(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R4O[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \R4O[9]~output .bus_hold = "false";
defparam \R4O[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N16
cycloneive_io_obuf \R4O[10]~output (
	.i(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R4O[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \R4O[10]~output .bus_hold = "false";
defparam \R4O[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N23
cycloneive_io_obuf \R4O[11]~output (
	.i(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R4O[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \R4O[11]~output .bus_hold = "false";
defparam \R4O[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N9
cycloneive_io_obuf \R4O[12]~output (
	.i(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R4O[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \R4O[12]~output .bus_hold = "false";
defparam \R4O[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \R4O[13]~output (
	.i(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R4O[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \R4O[13]~output .bus_hold = "false";
defparam \R4O[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \R4O[14]~output (
	.i(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R4O[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \R4O[14]~output .bus_hold = "false";
defparam \R4O[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N2
cycloneive_io_obuf \R4O[15]~output (
	.i(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R4O[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \R4O[15]~output .bus_hold = "false";
defparam \R4O[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \R5O[0]~output (
	.i(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R5O[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \R5O[0]~output .bus_hold = "false";
defparam \R5O[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \R5O[1]~output (
	.i(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R5O[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \R5O[1]~output .bus_hold = "false";
defparam \R5O[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N2
cycloneive_io_obuf \R5O[2]~output (
	.i(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R5O[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \R5O[2]~output .bus_hold = "false";
defparam \R5O[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N23
cycloneive_io_obuf \R5O[3]~output (
	.i(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R5O[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \R5O[3]~output .bus_hold = "false";
defparam \R5O[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N16
cycloneive_io_obuf \R5O[4]~output (
	.i(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R5O[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \R5O[4]~output .bus_hold = "false";
defparam \R5O[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
cycloneive_io_obuf \R5O[5]~output (
	.i(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R5O[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \R5O[5]~output .bus_hold = "false";
defparam \R5O[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \R5O[6]~output (
	.i(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R5O[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \R5O[6]~output .bus_hold = "false";
defparam \R5O[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N16
cycloneive_io_obuf \R5O[7]~output (
	.i(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R5O[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \R5O[7]~output .bus_hold = "false";
defparam \R5O[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N23
cycloneive_io_obuf \R5O[8]~output (
	.i(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R5O[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \R5O[8]~output .bus_hold = "false";
defparam \R5O[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneive_io_obuf \R5O[9]~output (
	.i(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R5O[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \R5O[9]~output .bus_hold = "false";
defparam \R5O[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \R5O[10]~output (
	.i(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R5O[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \R5O[10]~output .bus_hold = "false";
defparam \R5O[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \R5O[11]~output (
	.i(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R5O[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \R5O[11]~output .bus_hold = "false";
defparam \R5O[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \R5O[12]~output (
	.i(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R5O[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \R5O[12]~output .bus_hold = "false";
defparam \R5O[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \R5O[13]~output (
	.i(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R5O[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \R5O[13]~output .bus_hold = "false";
defparam \R5O[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \R5O[14]~output (
	.i(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R5O[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \R5O[14]~output .bus_hold = "false";
defparam \R5O[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \R5O[15]~output (
	.i(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R5O[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \R5O[15]~output .bus_hold = "false";
defparam \R5O[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \R6O[0]~output (
	.i(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R6O[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \R6O[0]~output .bus_hold = "false";
defparam \R6O[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \R6O[1]~output (
	.i(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R6O[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \R6O[1]~output .bus_hold = "false";
defparam \R6O[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \R6O[2]~output (
	.i(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R6O[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \R6O[2]~output .bus_hold = "false";
defparam \R6O[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \R6O[3]~output (
	.i(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R6O[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \R6O[3]~output .bus_hold = "false";
defparam \R6O[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N2
cycloneive_io_obuf \R6O[4]~output (
	.i(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R6O[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \R6O[4]~output .bus_hold = "false";
defparam \R6O[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneive_io_obuf \R6O[5]~output (
	.i(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R6O[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \R6O[5]~output .bus_hold = "false";
defparam \R6O[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \R6O[6]~output (
	.i(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R6O[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \R6O[6]~output .bus_hold = "false";
defparam \R6O[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneive_io_obuf \R6O[7]~output (
	.i(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R6O[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \R6O[7]~output .bus_hold = "false";
defparam \R6O[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \R6O[8]~output (
	.i(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R6O[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \R6O[8]~output .bus_hold = "false";
defparam \R6O[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \R6O[9]~output (
	.i(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R6O[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \R6O[9]~output .bus_hold = "false";
defparam \R6O[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \R6O[10]~output (
	.i(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R6O[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \R6O[10]~output .bus_hold = "false";
defparam \R6O[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \R6O[11]~output (
	.i(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R6O[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \R6O[11]~output .bus_hold = "false";
defparam \R6O[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \R6O[12]~output (
	.i(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R6O[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \R6O[12]~output .bus_hold = "false";
defparam \R6O[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneive_io_obuf \R6O[13]~output (
	.i(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R6O[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \R6O[13]~output .bus_hold = "false";
defparam \R6O[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \R6O[14]~output (
	.i(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R6O[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \R6O[14]~output .bus_hold = "false";
defparam \R6O[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \R6O[15]~output (
	.i(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R6O[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \R6O[15]~output .bus_hold = "false";
defparam \R6O[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N2
cycloneive_io_obuf \CPR_PO~output (
	.i(\cpu|CPR_PO~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPR_PO~output_o ),
	.obar());
// synopsys translate_off
defparam \CPR_PO~output .bus_hold = "false";
defparam \CPR_PO~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \CPR2O~output (
	.i(\cpu|CPR [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPR2O~output_o ),
	.obar());
// synopsys translate_off
defparam \CPR2O~output .bus_hold = "false";
defparam \CPR2O~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N8
cycloneive_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK~inputclkctrl .clock_type = "global clock";
defparam \CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
cycloneive_lcell_comb \cpu|make_clock3|i[0]~2 (
// Equation(s):
// \cpu|make_clock3|i[0]~2_combout  = !\cpu|make_clock3|i [0]

	.dataa(\cpu|make_clock3|i [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|make_clock3|i[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|make_clock3|i[0]~2 .lut_mask = 16'h5555;
defparam \cpu|make_clock3|i[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cycloneive_io_ibuf \CLR~input (
	.i(CLR),
	.ibar(gnd),
	.o(\CLR~input_o ));
// synopsys translate_off
defparam \CLR~input .bus_hold = "false";
defparam \CLR~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y13_N15
dffeas \cpu|make_clock3|i[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|make_clock3|i[0]~2_combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|make_clock3|i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|make_clock3|i[0] .is_wysiwyg = "true";
defparam \cpu|make_clock3|i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneive_lcell_comb \cpu|make_clock3|i[1]~0 (
// Equation(s):
// \cpu|make_clock3|i[1]~0_combout  = \cpu|make_clock3|i [0] $ (!\cpu|make_clock3|i [1])

	.dataa(\cpu|make_clock3|i [0]),
	.datab(\cpu|make_clock3|i [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|make_clock3|i[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|make_clock3|i[1]~0 .lut_mask = 16'h9999;
defparam \cpu|make_clock3|i[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N7
dffeas \cpu|make_clock3|i[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|make_clock3|i[1]~0_combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|make_clock3|i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|make_clock3|i[1] .is_wysiwyg = "true";
defparam \cpu|make_clock3|i[1] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \cpu|make_clock3|i[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cpu|make_clock3|i [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cpu|make_clock3|i[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \cpu|make_clock3|i[1]~clkctrl .clock_type = "global clock";
defparam \cpu|make_clock3|i[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N12
cycloneive_lcell_comb \cpu|next_micro|Add0~0 (
// Equation(s):
// \cpu|next_micro|Add0~0_combout  = \cpu|next_micro|next_address [0] $ (VCC)
// \cpu|next_micro|Add0~1  = CARRY(\cpu|next_micro|next_address [0])

	.dataa(\cpu|next_micro|next_address [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|next_micro|Add0~0_combout ),
	.cout(\cpu|next_micro|Add0~1 ));
// synopsys translate_off
defparam \cpu|next_micro|Add0~0 .lut_mask = 16'h55AA;
defparam \cpu|next_micro|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N14
cycloneive_lcell_comb \cpu|next_micro|Add0~2 (
// Equation(s):
// \cpu|next_micro|Add0~2_combout  = (\cpu|next_micro|next_address [1] & (!\cpu|next_micro|Add0~1 )) # (!\cpu|next_micro|next_address [1] & ((\cpu|next_micro|Add0~1 ) # (GND)))
// \cpu|next_micro|Add0~3  = CARRY((!\cpu|next_micro|Add0~1 ) # (!\cpu|next_micro|next_address [1]))

	.dataa(gnd),
	.datab(\cpu|next_micro|next_address [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|next_micro|Add0~1 ),
	.combout(\cpu|next_micro|Add0~2_combout ),
	.cout(\cpu|next_micro|Add0~3 ));
// synopsys translate_off
defparam \cpu|next_micro|Add0~2 .lut_mask = 16'h3C3F;
defparam \cpu|next_micro|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N16
cycloneive_lcell_comb \cpu|next_micro|Add0~4 (
// Equation(s):
// \cpu|next_micro|Add0~4_combout  = (\cpu|next_micro|next_address [2] & (\cpu|next_micro|Add0~3  $ (GND))) # (!\cpu|next_micro|next_address [2] & (!\cpu|next_micro|Add0~3  & VCC))
// \cpu|next_micro|Add0~5  = CARRY((\cpu|next_micro|next_address [2] & !\cpu|next_micro|Add0~3 ))

	.dataa(\cpu|next_micro|next_address [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|next_micro|Add0~3 ),
	.combout(\cpu|next_micro|Add0~4_combout ),
	.cout(\cpu|next_micro|Add0~5 ));
// synopsys translate_off
defparam \cpu|next_micro|Add0~4 .lut_mask = 16'hA50A;
defparam \cpu|next_micro|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X15_Y10_N0
cycloneive_ram_block \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cpu|make_clock3|i[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\cpu|next_micro|next_address [8],\cpu|next_micro|next_address [7],\cpu|next_micro|next_address [6],\cpu|next_micro|next_address [5],\cpu|next_micro|next_address [4],\cpu|next_micro|next_address [3],\cpu|next_micro|next_address [2],\cpu|next_micro|next_address [1],
\cpu|next_micro|next_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "rom.mif";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|ALTSYNCRAM";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 64;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001880061001A40071000000000000000000000000000000000000000000000000000000001880061001C400710000000000000000000000000000000000000000000000000000000018800610;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h01A40061000000000000000000000000000000000000000000000000000000001880061001C40061000000000000000000000000000000000000000000000000000000000000062001840061000000000000000000000000000000000000000000000000000000000000062001840061000000000000000000000000000000000000000000000000000000000000062001840061000000000000000000000000000000000000000000000000000000000000062001840061000000000000000000000000000000000000000000000000000000000000062001840061000000000000000000000000000000000000000000000000000000000000063001840071;
// synopsys translate_on

// Location: M9K_X27_Y13_N0
cycloneive_ram_block \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cpu|make_clock3|i [1]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\cpu|next_micro|next_address [8],\cpu|next_micro|next_address [7],\cpu|next_micro|next_address [6],\cpu|next_micro|next_address [5],\cpu|next_micro|next_address [4],\cpu|next_micro|next_address [3],\cpu|next_micro|next_address [2],\cpu|next_micro|next_address [1],
\cpu|next_micro|next_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24 .init_file = "rom.mif";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|ALTSYNCRAM";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 9;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 18;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 511;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 512;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 64;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 9;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 18;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018000608018000C08000000000000000000000000000000000000000000000000000000018000608030000C080000000000000000000000000000000000000000000000000000000180006080;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h18000608000000000000000000000000000000000000000000000000000000018000608028000608000000000000000000000000000000000000000000000000000000000000600018200C00000000000000000000000000000000000000000000000000000000000000600018200A00000000000000000000000000000000000000000000000000000000000000600018200806000000000000000000000000000000000000000000000000000000000000600018200805000000000000000000000000000000000000000000000000000000000000600018200C00000000000000000000000000000000000000000000000000000000000000600018440620;
// synopsys translate_on

// Location: M9K_X27_Y11_N0
cycloneive_ram_block \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cpu|make_clock3|i[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\cpu|next_micro|next_address [8],\cpu|next_micro|next_address [7],\cpu|next_micro|next_address [6],\cpu|next_micro|next_address [5],\cpu|next_micro|next_address [4],\cpu|next_micro|next_address [3],\cpu|next_micro|next_address [2],\cpu|next_micro|next_address [1],
\cpu|next_micro|next_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6 .init_file = "rom.mif";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|ALTSYNCRAM";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 9;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 18;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 511;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 512;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 64;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 9;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 18;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C1C0F0803A20040000000000000000000000000000000000000000000000000000000003C1C0F080BE20040000000000000000000000000000000000000000000000000000000003C1C0F0;
defparam \cpu|ROM1|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h8036600C0000000000000000000000000000000000000000000000000000000003C1C0F0A03E600C00000000000000000000000000000000000000000000000000000000000000F0703F200400000000000000000000000000000000000000000000000000000000000000F0703C200400000000000000000000000000000000000000000000000000000000000000F0703C800C00000000000000000000000000000000000000000000000000000000000000F0703F300300000000000000000000000000000000000000000000000000000000000000F0703E200400000000000000000000000000000000000000000000000000000000000000F0703C080F;
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N12
cycloneive_lcell_comb \cpu|comb_895|Mux18~0 (
// Equation(s):
// \cpu|comb_895|Mux18~0_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]) # 
// (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux18~0 .lut_mask = 16'hCCC8;
defparam \cpu|comb_895|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N30
cycloneive_lcell_comb \cpu|comb_895|Mux18~1 (
// Equation(s):
// \cpu|comb_895|Mux18~1_combout  = (!\cpu|comb_895|Mux18~0_combout ) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]),
	.datad(\cpu|comb_895|Mux18~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux18~1 .lut_mask = 16'h0FFF;
defparam \cpu|comb_895|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \cpu|comb_895|Mux18~1clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cpu|comb_895|Mux18~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cpu|comb_895|Mux18~1clkctrl_outclk ));
// synopsys translate_off
defparam \cpu|comb_895|Mux18~1clkctrl .clock_type = "global clock";
defparam \cpu|comb_895|Mux18~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N14
cycloneive_lcell_comb \cpu|comb_895|Mux5~8 (
// Equation(s):
// \cpu|comb_895|Mux5~8_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [22] & 
// !\cpu|ROM1|altsyncram_component|auto_generated|q_a [24])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux5~8 .lut_mask = 16'h0010;
defparam \cpu|comb_895|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N24
cycloneive_lcell_comb \cpu|comb_895|Mux5~9 (
// Equation(s):
// \cpu|comb_895|Mux5~9_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & (\cpu|comb_895|Mux5~8_combout ))

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]),
	.datac(\cpu|comb_895|Mux5~8_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux5~9 .lut_mask = 16'hFC30;
defparam \cpu|comb_895|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N12
cycloneive_lcell_comb \cpu|comb_895|Mux5~0 (
// Equation(s):
// \cpu|comb_895|Mux5~0_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux5~0 .lut_mask = 16'h000F;
defparam \cpu|comb_895|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N12
cycloneive_lcell_comb \cpu|select_A|Q[6]~28 (
// Equation(s):
// \cpu|select_A|Q[6]~28_combout  = ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [18])) # (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q )

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[6]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[6]~28 .lut_mask = 16'hF5FF;
defparam \cpu|select_A|Q[6]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N20
cycloneive_lcell_comb \cpu|select_A|three_two_translator|15~6 (
// Equation(s):
// \cpu|select_A|three_two_translator|15~6_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [17] & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [16])

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|select_A|three_two_translator|15~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|three_two_translator|15~6 .lut_mask = 16'h00AA;
defparam \cpu|select_A|three_two_translator|15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N0
cycloneive_lcell_comb \cpu|wren_RAM (
// Equation(s):
// \cpu|wren_RAM~combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [4] & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [4]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\cpu|wren_RAM~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|wren_RAM .lut_mask = 16'h00F0;
defparam \cpu|wren_RAM .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N2
cycloneive_lcell_comb \cpu|rden_RAM (
// Equation(s):
// \cpu|rden_RAM~combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [4] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [4]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\cpu|rden_RAM~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rden_RAM .lut_mask = 16'h0F00;
defparam \cpu|rden_RAM .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \cpu|make_clock3|i[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cpu|make_clock3|i [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cpu|make_clock3|i[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \cpu|make_clock3|i[0]~clkctrl .clock_type = "global clock";
defparam \cpu|make_clock3|i[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneive_lcell_comb \cpu|comb_895|Mux8~5 (
// Equation(s):
// \cpu|comb_895|Mux8~5_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & 
// (\cpu|ROM1|altsyncram_component|auto_generated|q_a [22] & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datac(gnd),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux8~5 .lut_mask = 16'hAA44;
defparam \cpu|comb_895|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cycloneive_lcell_comb \cpu|comb_895|Mux8~6 (
// Equation(s):
// \cpu|comb_895|Mux8~6_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]))) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux8~6 .lut_mask = 16'hF5AA;
defparam \cpu|comb_895|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N25
dffeas \cpu|IR|register8_1|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPIR~combout ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [0]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_1|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|IR|register8_1|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
cycloneive_lcell_comb \cpu|select_B|Q[3]~40 (
// Equation(s):
// \cpu|select_B|Q[3]~40_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [20] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [19] & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [21])) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [20] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [21])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [19]),
	.datac(gnd),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[3]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[3]~40 .lut_mask = 16'h5588;
defparam \cpu|select_B|Q[3]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
cycloneive_lcell_comb \cpu|select_B|three_two_translator|15~8 (
// Equation(s):
// \cpu|select_B|three_two_translator|15~8_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [19] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [20])

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [19]),
	.datac(gnd),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|select_B|three_two_translator|15~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|three_two_translator|15~8 .lut_mask = 16'hCC00;
defparam \cpu|select_B|three_two_translator|15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
cycloneive_lcell_comb \cpu|CPPC (
// Equation(s):
// \cpu|CPPC~combout  = LCELL((!\cpu|make_clock3|i [1] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [30]))

	.dataa(gnd),
	.datab(\cpu|make_clock3|i [1]),
	.datac(gnd),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\cpu|CPPC~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPPC .lut_mask = 16'h3300;
defparam \cpu|CPPC .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \cpu|CPPC~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cpu|CPPC~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cpu|CPPC~clkctrl_outclk ));
// synopsys translate_off
defparam \cpu|CPPC~clkctrl .clock_type = "global clock";
defparam \cpu|CPPC~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X18_Y8_N13
dffeas \cpu|PC|register8_1|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [0]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [31]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_1|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_1|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|PC|register8_1|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
cycloneive_lcell_comb \cpu|select_B|Q[3]~37 (
// Equation(s):
// \cpu|select_B|Q[3]~37_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [19]) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [21] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [20]))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [19]),
	.datac(gnd),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[3]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[3]~37 .lut_mask = 16'hEECC;
defparam \cpu|select_B|Q[3]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
cycloneive_lcell_comb \cpu|CPMAR (
// Equation(s):
// \cpu|CPMAR~combout  = LCELL((\cpu|ROM1|altsyncram_component|auto_generated|q_a [28] & !\cpu|make_clock3|i [1]))

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [28]),
	.datad(\cpu|make_clock3|i [1]),
	.cin(gnd),
	.combout(\cpu|CPMAR~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPMAR .lut_mask = 16'h00F0;
defparam \cpu|CPMAR .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \cpu|CPMAR~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cpu|CPMAR~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cpu|CPMAR~clkctrl_outclk ));
// synopsys translate_off
defparam \cpu|CPMAR~clkctrl .clock_type = "global clock";
defparam \cpu|CPMAR~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N16
cycloneive_lcell_comb \cpu|MAR|register8_1|SYNTHESIZED_WIRE_34~feeder (
// Equation(s):
// \cpu|MAR|register8_1|SYNTHESIZED_WIRE_34~feeder_combout  = \cpu|comb_895|F [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|comb_895|F [0]),
	.cin(gnd),
	.combout(\cpu|MAR|register8_1|SYNTHESIZED_WIRE_34~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|MAR|register8_1|SYNTHESIZED_WIRE_34~feeder .lut_mask = 16'hFF00;
defparam \cpu|MAR|register8_1|SYNTHESIZED_WIRE_34~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N17
dffeas \cpu|MAR|register8_1|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(\cpu|MAR|register8_1|SYNTHESIZED_WIRE_34~feeder_combout ),
	.asdata(vcc),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [29]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_1|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_1|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_1|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N21
dffeas \cpu|PC|register8_1|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [3]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [31]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_1|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_1|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|PC|register8_1|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N8
cycloneive_lcell_comb \cpu|MAR|register8_1|SYNTHESIZED_WIRE_30~feeder (
// Equation(s):
// \cpu|MAR|register8_1|SYNTHESIZED_WIRE_30~feeder_combout  = \cpu|comb_895|F [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|comb_895|F [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|MAR|register8_1|SYNTHESIZED_WIRE_30~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|MAR|register8_1|SYNTHESIZED_WIRE_30~feeder .lut_mask = 16'hF0F0;
defparam \cpu|MAR|register8_1|SYNTHESIZED_WIRE_30~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N9
dffeas \cpu|MAR|register8_1|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(\cpu|MAR|register8_1|SYNTHESIZED_WIRE_30~feeder_combout ),
	.asdata(vcc),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [29]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_1|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_1|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N0
cycloneive_lcell_comb \cpu|select_B|three_two_translator|15~6 (
// Equation(s):
// \cpu|select_B|three_two_translator|15~6_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [19] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [20])

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [19]),
	.datac(gnd),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|select_B|three_two_translator|15~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|three_two_translator|15~6 .lut_mask = 16'h3300;
defparam \cpu|select_B|three_two_translator|15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N3
dffeas \cpu|IR|register8_1|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPIR~combout ),
	.d(\cpu|comb_895|F [1]),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_1|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|IR|register8_1|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N7
dffeas \cpu|PC|register8_1|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [1]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [31]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_1|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_1|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|PC|register8_1|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N1
dffeas \cpu|IR|register8_1|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPIR~combout ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [2]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_1|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|IR|register8_1|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N25
dffeas \cpu|PC|register8_1|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [2]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [31]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_1|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_1|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|PC|register8_1|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N2
cycloneive_lcell_comb \cpu|comb_895|shift_direction~0 (
// Equation(s):
// \cpu|comb_895|shift_direction~0_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [22] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] $ 
// (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|comb_895|shift_direction~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|shift_direction~0 .lut_mask = 16'h0600;
defparam \cpu|comb_895|shift_direction~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N16
cycloneive_lcell_comb \cpu|comb_895|shift_direction~1 (
// Equation(s):
// \cpu|comb_895|shift_direction~1_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]) # (!\cpu|comb_895|shift_direction~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|comb_895|shift_direction~0_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\cpu|comb_895|shift_direction~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|shift_direction~1 .lut_mask = 16'hFF0F;
defparam \cpu|comb_895|shift_direction~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N24
cycloneive_lcell_comb \cpu|comb_895|WideOr0~0 (
// Equation(s):
// \cpu|comb_895|WideOr0~0_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] $ 
// (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\cpu|comb_895|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|WideOr0~0 .lut_mask = 16'h0048;
defparam \cpu|comb_895|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N20
cycloneive_lcell_comb \cpu|comb_895|shift_direction (
// Equation(s):
// \cpu|comb_895|shift_direction~combout  = (\cpu|comb_895|WideOr0~0_combout  & ((\cpu|comb_895|shift_direction~1_combout ))) # (!\cpu|comb_895|WideOr0~0_combout  & (\cpu|comb_895|shift_direction~combout ))

	.dataa(gnd),
	.datab(\cpu|comb_895|shift_direction~combout ),
	.datac(\cpu|comb_895|shift_direction~1_combout ),
	.datad(\cpu|comb_895|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|shift_direction~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|shift_direction .lut_mask = 16'hF0CC;
defparam \cpu|comb_895|shift_direction .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N28
cycloneive_lcell_comb \cpu|comb_895|Mux5~4 (
// Equation(s):
// \cpu|comb_895|Mux5~4_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & \cpu|comb_895|shift_direction~combout ))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|comb_895|shift_direction~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux5~4 .lut_mask = 16'hFAF0;
defparam \cpu|comb_895|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N6
cycloneive_lcell_comb \cpu|select_B|three_two_translator|15~2 (
// Equation(s):
// \cpu|select_B|three_two_translator|15~2_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [20] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [19] & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [21]))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [19]),
	.datac(gnd),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|select_B|three_two_translator|15~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|three_two_translator|15~2 .lut_mask = 16'h0044;
defparam \cpu|select_B|three_two_translator|15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N6
cycloneive_lcell_comb \cpu|select_B|three_two_translator|15~3 (
// Equation(s):
// \cpu|select_B|three_two_translator|15~3_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [19] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [20] & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [21]))

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|select_B|three_two_translator|15~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|three_two_translator|15~3 .lut_mask = 16'h0003;
defparam \cpu|select_B|three_two_translator|15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
cycloneive_lcell_comb \cpu|select_B|three_two_translator|15~5 (
// Equation(s):
// \cpu|select_B|three_two_translator|15~5_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [19] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [20] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [21]))

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|select_B|three_two_translator|15~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|three_two_translator|15~5 .lut_mask = 16'h0C00;
defparam \cpu|select_B|three_two_translator|15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N20
cycloneive_lcell_comb \cpu|select_B|three_two_translator|15~4 (
// Equation(s):
// \cpu|select_B|three_two_translator|15~4_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [19] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [21] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [20]))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [19]),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|select_B|three_two_translator|15~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|three_two_translator|15~4 .lut_mask = 16'h0500;
defparam \cpu|select_B|three_two_translator|15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N8
cycloneive_lcell_comb \cpu|select_A|three_two_translator|15~5 (
// Equation(s):
// \cpu|select_A|three_two_translator|15~5_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [17] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [16] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [18]))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|select_A|three_two_translator|15~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|three_two_translator|15~5 .lut_mask = 16'h5000;
defparam \cpu|select_A|three_two_translator|15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N25
dffeas \cpu|IR|register8_2|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPIR~combout ),
	.d(\cpu|comb_895|F [4]),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_2|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|IR|register8_2|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N31
dffeas \cpu|PC|register8_2|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [4]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [31]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_2|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_2|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|PC|register8_2|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N11
dffeas \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR [5]),
	.d(gnd),
	.asdata(\cpu|comb_895|F [9]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
cycloneive_lcell_comb \cpu|select_control_RA[7]~22 (
// Equation(s):
// \cpu|select_control_RA[7]~22_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [7] & (\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & (\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.datab(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[7]~22 .lut_mask = 16'h8000;
defparam \cpu|select_control_RA[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
cycloneive_lcell_comb \cpu|select_control_RA[6]~17 (
// Equation(s):
// \cpu|select_control_RA[6]~17_combout  = (\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q  & \cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[6]~17 .lut_mask = 16'hF000;
defparam \cpu|select_control_RA[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N6
cycloneive_lcell_comb \cpu|PC|register8_2|SYNTHESIZED_WIRE_33~feeder (
// Equation(s):
// \cpu|PC|register8_2|SYNTHESIZED_WIRE_33~feeder_combout  = \cpu|comb_895|F [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|comb_895|F [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|PC|register8_2|SYNTHESIZED_WIRE_33~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC|register8_2|SYNTHESIZED_WIRE_33~feeder .lut_mask = 16'hF0F0;
defparam \cpu|PC|register8_2|SYNTHESIZED_WIRE_33~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N7
dffeas \cpu|PC|register8_2|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(\cpu|PC|register8_2|SYNTHESIZED_WIRE_33~feeder_combout ),
	.asdata(vcc),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [31]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_2|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_2|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|PC|register8_2|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N28
cycloneive_lcell_comb \cpu|select_B|three_two_translator|15~1 (
// Equation(s):
// \cpu|select_B|three_two_translator|15~1_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [19] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [20] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [21]))

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|select_B|three_two_translator|15~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|three_two_translator|15~1 .lut_mask = 16'hC000;
defparam \cpu|select_B|three_two_translator|15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N22
cycloneive_lcell_comb \cpu|select_B|three_two_translator|15~7 (
// Equation(s):
// \cpu|select_B|three_two_translator|15~7_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [20] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [21])

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|select_B|three_two_translator|15~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|three_two_translator|15~7 .lut_mask = 16'h3030;
defparam \cpu|select_B|three_two_translator|15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N0
cycloneive_lcell_comb \cpu|select_B|Q[5]~34 (
// Equation(s):
// \cpu|select_B|Q[5]~34_combout  = (\cpu|PC|register8_2|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_B|three_two_translator|15~1_combout ) # ((\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q  & \cpu|select_B|three_two_translator|15~7_combout )))) # 
// (!\cpu|PC|register8_2|SYNTHESIZED_WIRE_33~q  & (\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_B|three_two_translator|15~7_combout ))))

	.dataa(\cpu|PC|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|select_B|three_two_translator|15~1_combout ),
	.datad(\cpu|select_B|three_two_translator|15~7_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[5]~34 .lut_mask = 16'hECA0;
defparam \cpu|select_B|Q[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N19
dffeas \cpu|MAR|register8_2|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [5]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [29]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_2|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_2|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N28
cycloneive_lcell_comb \cpu|MAR|register8_2|SYNTHESIZED_WIRE_32~feeder (
// Equation(s):
// \cpu|MAR|register8_2|SYNTHESIZED_WIRE_32~feeder_combout  = \cpu|comb_895|F [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|comb_895|F [6]),
	.cin(gnd),
	.combout(\cpu|MAR|register8_2|SYNTHESIZED_WIRE_32~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|MAR|register8_2|SYNTHESIZED_WIRE_32~feeder .lut_mask = 16'hFF00;
defparam \cpu|MAR|register8_2|SYNTHESIZED_WIRE_32~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N29
dffeas \cpu|MAR|register8_2|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(\cpu|MAR|register8_2|SYNTHESIZED_WIRE_32~feeder_combout ),
	.asdata(vcc),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [29]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_2|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_2|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N17
dffeas \cpu|MAR|register8_2|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [7]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [29]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_2|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_2|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N31
dffeas \cpu|MAR|register8_3|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [8]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [29]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_3|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_3|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N3
dffeas \cpu|MAR|register8_3|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [9]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [29]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_3|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_3|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y11_N0
cycloneive_ram_block \cpu|RAM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\cpu|wren_RAM~combout ),
	.portare(\cpu|rden_RAM~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\cpu|make_clock3|i[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,\cpu|comb_895|F [6],\cpu|comb_895|F [5],\cpu|comb_895|F [4],\cpu|comb_895|F [3],\cpu|comb_895|F [2],\cpu|comb_895|F [1],\cpu|comb_895|F [0]}),
	.portaaddr({\cpu|MAR|register8_3|SYNTHESIZED_WIRE_33~q ,\cpu|MAR|register8_3|SYNTHESIZED_WIRE_34~q ,\cpu|MAR|register8_2|SYNTHESIZED_WIRE_30~q ,\cpu|MAR|register8_2|SYNTHESIZED_WIRE_32~q ,\cpu|MAR|register8_2|SYNTHESIZED_WIRE_33~q ,
\cpu|MAR|register8_2|SYNTHESIZED_WIRE_34~q ,\cpu|MAR|register8_1|SYNTHESIZED_WIRE_30~q ,\cpu|MAR|register8_1|SYNTHESIZED_WIRE_32~q ,\cpu|MAR|register8_1|SYNTHESIZED_WIRE_33~q ,\cpu|MAR|register8_1|SYNTHESIZED_WIRE_34~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ram.mif";
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_gli1:auto_generated|ALTSYNCRAM";
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000282C20100443030168507F;
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N22
cycloneive_lcell_comb \cpu|select_B|Q[5]~33 (
// Equation(s):
// \cpu|select_B|Q[5]~33_combout  = (\cpu|select_B|three_two_translator|15~6_combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [21] & (\cpu|MAR|register8_2|SYNTHESIZED_WIRE_33~q )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [21] & 
// ((\cpu|RAM|altsyncram_component|auto_generated|q_a [5])))))

	.dataa(\cpu|select_B|three_two_translator|15~6_combout ),
	.datab(\cpu|MAR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|q_a [5]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[5]~33 .lut_mask = 16'h88A0;
defparam \cpu|select_B|Q[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N5
dffeas \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR [5]),
	.d(gnd),
	.asdata(\cpu|comb_895|F [5]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N19
dffeas \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [10]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
cycloneive_lcell_comb \cpu|select_control_RB[2]~1 (
// Equation(s):
// \cpu|select_control_RB[2]~1_combout  = (\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & !\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[2]~1 .lut_mask = 16'h00F0;
defparam \cpu|select_control_RB[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N20
cycloneive_lcell_comb \cpu|select_control_RB[2]~12 (
// Equation(s):
// \cpu|select_control_RB[2]~12_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [9] & (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RB[2]~1_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [9] & 
// (((\cpu|select_control_RB[2]~0_combout ))))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_control_RB[2]~0_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.datad(\cpu|select_control_RB[2]~1_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[2]~12 .lut_mask = 16'h5C0C;
defparam \cpu|select_control_RB[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
cycloneive_lcell_comb \cpu|select_control_RB[2]~13 (
// Equation(s):
// \cpu|select_control_RB[2]~13_combout  = (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q  & (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q  & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [9] & \cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[2]~13 .lut_mask = 16'h0100;
defparam \cpu|select_control_RB[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N2
cycloneive_lcell_comb \cpu|select_control_RB[2]~14 (
// Equation(s):
// \cpu|select_control_RB[2]~14_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [15] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [13] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [9] & 
// \cpu|ROM1|altsyncram_component|auto_generated|q_a [14])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [13]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\cpu|select_control_RB[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[2]~14 .lut_mask = 16'h1000;
defparam \cpu|select_control_RB[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
cycloneive_lcell_comb \cpu|select_control_RB[2]~15 (
// Equation(s):
// \cpu|select_control_RB[2]~15_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & (((\cpu|select_control_RB[2]~13_combout ) # (\cpu|select_control_RB[2]~14_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & 
// (\cpu|select_control_RB[2]~12_combout ))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [8]),
	.datab(\cpu|select_control_RB[2]~12_combout ),
	.datac(\cpu|select_control_RB[2]~13_combout ),
	.datad(\cpu|select_control_RB[2]~14_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[2]~15 .lut_mask = 16'hEEE4;
defparam \cpu|select_control_RB[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N30
cycloneive_lcell_comb \cpu|select_control_RB[1]~3 (
// Equation(s):
// \cpu|select_control_RB[1]~3_combout  = (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q  & \cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[1]~3 .lut_mask = 16'h0F00;
defparam \cpu|select_control_RB[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N30
cycloneive_lcell_comb \cpu|select_control_RA[1]~2 (
// Equation(s):
// \cpu|select_control_RA[1]~2_combout  = (\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q  & (!\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & !\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ))

	.dataa(gnd),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[1]~2 .lut_mask = 16'h000C;
defparam \cpu|select_control_RA[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N28
cycloneive_lcell_comb \cpu|CPR[1]~27 (
// Equation(s):
// \cpu|CPR[1]~27_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [37] & (((\cpu|select_control_RA[1]~2_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [37] & (\cpu|select_control_RB[1]~3_combout  & 
// (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|select_control_RB[1]~3_combout ),
	.datab(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|select_control_RA[1]~2_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [37]),
	.cin(gnd),
	.combout(\cpu|CPR[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[1]~27 .lut_mask = 16'hF022;
defparam \cpu|CPR[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N10
cycloneive_lcell_comb \cpu|CPR[1]~25 (
// Equation(s):
// \cpu|CPR[1]~25_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [35] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [37] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [33] & !\cpu|ROM1|altsyncram_component|auto_generated|q_a 
// [34])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [35]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [37]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [33]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [34]),
	.cin(gnd),
	.combout(\cpu|CPR[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[1]~25 .lut_mask = 16'h0040;
defparam \cpu|CPR[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
cycloneive_lcell_comb \cpu|select_control_RB[1]~2 (
// Equation(s):
// \cpu|select_control_RB[1]~2_combout  = (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q  & (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q  & \cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ))

	.dataa(gnd),
	.datab(\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[1]~2 .lut_mask = 16'h0300;
defparam \cpu|select_control_RB[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N30
cycloneive_lcell_comb \cpu|CPR[1]~26 (
// Equation(s):
// \cpu|CPR[1]~26_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [36] & ((\cpu|CPR[1]~25_combout ) # ((!\cpu|ROM1|altsyncram_component|auto_generated|q_a [37] & \cpu|select_control_RB[1]~2_combout ))))

	.dataa(\cpu|CPR[1]~25_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [37]),
	.datac(\cpu|select_control_RB[1]~2_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [36]),
	.cin(gnd),
	.combout(\cpu|CPR[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[1]~26 .lut_mask = 16'hBA00;
defparam \cpu|CPR[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N26
cycloneive_lcell_comb \cpu|CPR[1] (
// Equation(s):
// \cpu|CPR [1] = LCELL((\cpu|CPR_PO~combout  & ((\cpu|CPR[1]~26_combout ) # ((!\cpu|ROM1|altsyncram_component|auto_generated|q_a [36] & \cpu|CPR[1]~27_combout )))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [36]),
	.datab(\cpu|CPR[1]~27_combout ),
	.datac(\cpu|CPR[1]~26_combout ),
	.datad(\cpu|CPR_PO~combout ),
	.cin(gnd),
	.combout(\cpu|CPR [1]),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[1] .lut_mask = 16'hF400;
defparam \cpu|CPR[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \cpu|CPR[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cpu|CPR [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cpu|CPR[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \cpu|CPR[1]~clkctrl .clock_type = "global clock";
defparam \cpu|CPR[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X24_Y9_N29
dffeas \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [10]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N0
cycloneive_lcell_comb \cpu|select_control_RB[1]~9 (
// Equation(s):
// \cpu|select_control_RB[1]~9_combout  = (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q  & (\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q  & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [9] & !\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[1]~9 .lut_mask = 16'h0004;
defparam \cpu|select_control_RB[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N8
cycloneive_lcell_comb \cpu|select_control_RB[1]~7 (
// Equation(s):
// \cpu|select_control_RB[1]~7_combout  = (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & (\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q  & (!\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & \cpu|ROM1|altsyncram_component|auto_generated|q_a [9])))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\cpu|select_control_RB[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[1]~7 .lut_mask = 16'h0400;
defparam \cpu|select_control_RB[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
cycloneive_lcell_comb \cpu|select_control_RB[1]~8 (
// Equation(s):
// \cpu|select_control_RB[1]~8_combout  = (\cpu|select_control_RB[1]~7_combout ) # ((!\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q  & (\cpu|select_control_RB[1]~3_combout  & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [9])))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|select_control_RB[1]~3_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.datad(\cpu|select_control_RB[1]~7_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[1]~8 .lut_mask = 16'hFF04;
defparam \cpu|select_control_RB[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N10
cycloneive_lcell_comb \cpu|select_control_RB[1]~10 (
// Equation(s):
// \cpu|select_control_RB[1]~10_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [15] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [13] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [9] & 
// !\cpu|ROM1|altsyncram_component|auto_generated|q_a [14])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [13]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\cpu|select_control_RB[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[1]~10 .lut_mask = 16'h0040;
defparam \cpu|select_control_RB[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N8
cycloneive_lcell_comb \cpu|select_control_RB[1]~11 (
// Equation(s):
// \cpu|select_control_RB[1]~11_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & ((\cpu|select_control_RB[1]~9_combout ) # ((\cpu|select_control_RB[1]~10_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & 
// (((\cpu|select_control_RB[1]~8_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [8]),
	.datab(\cpu|select_control_RB[1]~9_combout ),
	.datac(\cpu|select_control_RB[1]~8_combout ),
	.datad(\cpu|select_control_RB[1]~10_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[1]~11 .lut_mask = 16'hFAD8;
defparam \cpu|select_control_RB[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N30
cycloneive_lcell_comb \cpu|select_RB|Q[10]~20 (
// Equation(s):
// \cpu|select_RB|Q[10]~20_combout  = (\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RB[2]~15_combout ) # ((\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RB[1]~11_combout )))) # 
// (!\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_32~q  & (((\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RB[1]~11_combout ))))

	.dataa(\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|select_control_RB[2]~15_combout ),
	.datac(\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RB[1]~11_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[10]~20 .lut_mask = 16'hF888;
defparam \cpu|select_RB|Q[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N15
dffeas \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_895|F [10]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
cycloneive_lcell_comb \cpu|select_control_RB[6]~36 (
// Equation(s):
// \cpu|select_control_RB[6]~36_combout  = (\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q  & (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q  & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [9] & \cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[6]~36 .lut_mask = 16'h0200;
defparam \cpu|select_control_RB[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
cycloneive_lcell_comb \cpu|select_control_RB[6]~6 (
// Equation(s):
// \cpu|select_control_RB[6]~6_combout  = (\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & (\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & !\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datab(gnd),
	.datac(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[6]~6 .lut_mask = 16'h00A0;
defparam \cpu|select_control_RB[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N20
cycloneive_lcell_comb \cpu|select_control_RB[4]~5 (
// Equation(s):
// \cpu|select_control_RB[4]~5_combout  = (\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q  & !\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q )

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datab(gnd),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|select_control_RB[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[4]~5 .lut_mask = 16'h0A0A;
defparam \cpu|select_control_RB[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N14
cycloneive_lcell_comb \cpu|select_control_RB[6]~35 (
// Equation(s):
// \cpu|select_control_RB[6]~35_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [9] & (((\cpu|select_control_RB[6]~6_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [9] & (\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q  & 
// ((\cpu|select_control_RB[4]~5_combout ))))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|select_control_RB[6]~6_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.datad(\cpu|select_control_RB[4]~5_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[6]~35 .lut_mask = 16'hCAC0;
defparam \cpu|select_control_RB[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
cycloneive_lcell_comb \cpu|select_control_RB[6]~37 (
// Equation(s):
// \cpu|select_control_RB[6]~37_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [9] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [13] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [15] & 
// \cpu|ROM1|altsyncram_component|auto_generated|q_a [14])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [13]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\cpu|select_control_RB[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[6]~37 .lut_mask = 16'h2000;
defparam \cpu|select_control_RB[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
cycloneive_lcell_comb \cpu|select_control_RB[6]~38 (
// Equation(s):
// \cpu|select_control_RB[6]~38_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & ((\cpu|select_control_RB[6]~36_combout ) # ((\cpu|select_control_RB[6]~37_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & 
// (((\cpu|select_control_RB[6]~35_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [8]),
	.datab(\cpu|select_control_RB[6]~36_combout ),
	.datac(\cpu|select_control_RB[6]~35_combout ),
	.datad(\cpu|select_control_RB[6]~37_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[6]~38 .lut_mask = 16'hFAD8;
defparam \cpu|select_control_RB[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N26
cycloneive_lcell_comb \cpu|CPR[6]~33 (
// Equation(s):
// \cpu|CPR[6]~33_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [37] & (((\cpu|select_control_RB[6]~6_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [37] & (\cpu|select_control_RB[4]~5_combout  & 
// (\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|select_control_RB[4]~5_combout ),
	.datab(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [37]),
	.datad(\cpu|select_control_RB[6]~6_combout ),
	.cin(gnd),
	.combout(\cpu|CPR[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[6]~33 .lut_mask = 16'hF808;
defparam \cpu|CPR[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N28
cycloneive_lcell_comb \cpu|CPR[4]~14 (
// Equation(s):
// \cpu|CPR[4]~14_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [37] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [35] & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [33]))

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [37]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [35]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [33]),
	.cin(gnd),
	.combout(\cpu|CPR[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[4]~14 .lut_mask = 16'h00C0;
defparam \cpu|CPR[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N26
cycloneive_lcell_comb \cpu|CPR[6]~13 (
// Equation(s):
// \cpu|CPR[6]~13_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [37] & !\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [37]),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|CPR[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[6]~13 .lut_mask = 16'h000F;
defparam \cpu|CPR[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N24
cycloneive_lcell_comb \cpu|CPR[6]~23 (
// Equation(s):
// \cpu|CPR[6]~23_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [34] & ((\cpu|CPR[4]~14_combout ) # ((\cpu|CPR[6]~13_combout  & \cpu|select_control_RA[6]~17_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [34] & 
// (((\cpu|CPR[6]~13_combout  & \cpu|select_control_RA[6]~17_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [34]),
	.datab(\cpu|CPR[4]~14_combout ),
	.datac(\cpu|CPR[6]~13_combout ),
	.datad(\cpu|select_control_RA[6]~17_combout ),
	.cin(gnd),
	.combout(\cpu|CPR[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[6]~23 .lut_mask = 16'hF888;
defparam \cpu|CPR[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N16
cycloneive_lcell_comb \cpu|CPR[6] (
// Equation(s):
// \cpu|CPR [6] = LCELL((\cpu|CPR_PO~combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [36] & ((\cpu|CPR[6]~23_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [36] & (\cpu|CPR[6]~33_combout )))))

	.dataa(\cpu|CPR[6]~33_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [36]),
	.datac(\cpu|CPR_PO~combout ),
	.datad(\cpu|CPR[6]~23_combout ),
	.cin(gnd),
	.combout(\cpu|CPR [6]),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[6] .lut_mask = 16'hE020;
defparam \cpu|CPR[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N9
dffeas \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_895|F [10]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
cycloneive_lcell_comb \cpu|select_control_RB[7]~32 (
// Equation(s):
// \cpu|select_control_RB[7]~32_combout  = (\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q  & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [9] & (\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q  & \cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[7]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[7]~32 .lut_mask = 16'h2000;
defparam \cpu|select_control_RB[7]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N28
cycloneive_lcell_comb \cpu|select_control_RB[7]~30 (
// Equation(s):
// \cpu|select_control_RB[7]~30_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [14] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [9] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [15] & 
// \cpu|ROM1|altsyncram_component|auto_generated|q_a [13])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [14]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\cpu|select_control_RB[7]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[7]~30 .lut_mask = 16'h8000;
defparam \cpu|select_control_RB[7]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N30
cycloneive_lcell_comb \cpu|select_control_RB[7]~31 (
// Equation(s):
// \cpu|select_control_RB[7]~31_combout  = (\cpu|select_control_RB[7]~30_combout ) # ((\cpu|select_control_RA[6]~17_combout  & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [9] & \cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|select_control_RA[6]~17_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RB[7]~30_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[7]~31 .lut_mask = 16'hFF20;
defparam \cpu|select_control_RB[7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N12
cycloneive_lcell_comb \cpu|select_control_RB[7]~33 (
// Equation(s):
// \cpu|select_control_RB[7]~33_combout  = (\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & (\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q  & (\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & \cpu|ROM1|altsyncram_component|auto_generated|q_a [9])))

	.dataa(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\cpu|select_control_RB[7]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[7]~33 .lut_mask = 16'h8000;
defparam \cpu|select_control_RB[7]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
cycloneive_lcell_comb \cpu|select_control_RB[7]~34 (
// Equation(s):
// \cpu|select_control_RB[7]~34_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & (((\cpu|select_control_RB[7]~31_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & ((\cpu|select_control_RB[7]~32_combout ) # 
// ((\cpu|select_control_RB[7]~33_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [8]),
	.datab(\cpu|select_control_RB[7]~32_combout ),
	.datac(\cpu|select_control_RB[7]~31_combout ),
	.datad(\cpu|select_control_RB[7]~33_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[7]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[7]~34 .lut_mask = 16'hF5E4;
defparam \cpu|select_control_RB[7]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N8
cycloneive_lcell_comb \cpu|select_RB|Q[10]~23 (
// Equation(s):
// \cpu|select_RB|Q[10]~23_combout  = (\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RB[7]~34_combout ) # ((\cpu|select_control_RB[6]~38_combout  & \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_32~q  & (\cpu|select_control_RB[6]~38_combout  & (\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|select_control_RB[6]~38_combout ),
	.datac(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RB[7]~34_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[10]~23 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[10]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N10
cycloneive_lcell_comb \cpu|select_control_RB[3]~22 (
// Equation(s):
// \cpu|select_control_RB[3]~22_combout  = (\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q  & (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q  & (\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q  & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [9])))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\cpu|select_control_RB[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[3]~22 .lut_mask = 16'h0020;
defparam \cpu|select_control_RB[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N2
cycloneive_lcell_comb \cpu|select_control_RB[3]~20 (
// Equation(s):
// \cpu|select_control_RB[3]~20_combout  = (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & (\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q  & (\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & \cpu|ROM1|altsyncram_component|auto_generated|q_a [9])))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\cpu|select_control_RB[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[3]~20 .lut_mask = 16'h4000;
defparam \cpu|select_control_RB[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N4
cycloneive_lcell_comb \cpu|select_control_RB[3]~21 (
// Equation(s):
// \cpu|select_control_RB[3]~21_combout  = (\cpu|select_control_RB[3]~20_combout ) # ((\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q  & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [9] & \cpu|select_control_RB[1]~3_combout )))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.datac(\cpu|select_control_RB[1]~3_combout ),
	.datad(\cpu|select_control_RB[3]~20_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[3]~21 .lut_mask = 16'hFF20;
defparam \cpu|select_control_RB[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N18
cycloneive_lcell_comb \cpu|select_control_RB[3]~23 (
// Equation(s):
// \cpu|select_control_RB[3]~23_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [13] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [9] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [14] & 
// !\cpu|ROM1|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [13]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [14]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|select_control_RB[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[3]~23 .lut_mask = 16'h0080;
defparam \cpu|select_control_RB[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N26
cycloneive_lcell_comb \cpu|select_control_RB[3]~24 (
// Equation(s):
// \cpu|select_control_RB[3]~24_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & ((\cpu|select_control_RB[3]~22_combout ) # ((\cpu|select_control_RB[3]~23_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & 
// (((\cpu|select_control_RB[3]~21_combout ))))

	.dataa(\cpu|select_control_RB[3]~22_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [8]),
	.datac(\cpu|select_control_RB[3]~21_combout ),
	.datad(\cpu|select_control_RB[3]~23_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[3]~24 .lut_mask = 16'hFCB8;
defparam \cpu|select_control_RB[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N28
cycloneive_lcell_comb \cpu|select_control_RB[4]~4 (
// Equation(s):
// \cpu|select_control_RB[4]~4_combout  = (!\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q  & (!\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & \cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ))

	.dataa(gnd),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[4]~4 .lut_mask = 16'h0300;
defparam \cpu|select_control_RB[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N22
cycloneive_lcell_comb \cpu|select_control_RB[4]~16 (
// Equation(s):
// \cpu|select_control_RB[4]~16_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [9] & (((\cpu|select_control_RB[4]~4_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [9] & (\cpu|select_control_RB[4]~5_combout  & 
// ((!\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ))))

	.dataa(\cpu|select_control_RB[4]~5_combout ),
	.datab(\cpu|select_control_RB[4]~4_combout ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\cpu|select_control_RB[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[4]~16 .lut_mask = 16'hCC0A;
defparam \cpu|select_control_RB[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N14
cycloneive_lcell_comb \cpu|select_control_RB[4]~17 (
// Equation(s):
// \cpu|select_control_RB[4]~17_combout  = (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q  & (\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q  & (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q  & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [9])))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\cpu|select_control_RB[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[4]~17 .lut_mask = 16'h0004;
defparam \cpu|select_control_RB[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N16
cycloneive_lcell_comb \cpu|select_control_RB[4]~18 (
// Equation(s):
// \cpu|select_control_RB[4]~18_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [13] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [9] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [14] & 
// \cpu|ROM1|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [13]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [14]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|select_control_RB[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[4]~18 .lut_mask = 16'h0400;
defparam \cpu|select_control_RB[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N20
cycloneive_lcell_comb \cpu|select_control_RB[4]~19 (
// Equation(s):
// \cpu|select_control_RB[4]~19_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & (((\cpu|select_control_RB[4]~17_combout ) # (\cpu|select_control_RB[4]~18_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & 
// (\cpu|select_control_RB[4]~16_combout ))

	.dataa(\cpu|select_control_RB[4]~16_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [8]),
	.datac(\cpu|select_control_RB[4]~17_combout ),
	.datad(\cpu|select_control_RB[4]~18_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[4]~19 .lut_mask = 16'hEEE2;
defparam \cpu|select_control_RB[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N11
dffeas \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [10]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N8
cycloneive_lcell_comb \cpu|CPR[4]~16 (
// Equation(s):
// \cpu|CPR[4]~16_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [37] & (\cpu|select_control_RB[4]~4_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [37] & (((!\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q  & 
// \cpu|select_control_RB[4]~5_combout ))))

	.dataa(\cpu|select_control_RB[4]~4_combout ),
	.datab(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [37]),
	.datad(\cpu|select_control_RB[4]~5_combout ),
	.cin(gnd),
	.combout(\cpu|CPR[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[4]~16 .lut_mask = 16'hA3A0;
defparam \cpu|CPR[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N20
cycloneive_lcell_comb \cpu|CPR[4]~15 (
// Equation(s):
// \cpu|CPR[4]~15_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [34] & (((\cpu|CPR[6]~13_combout  & \cpu|select_control_RA[4]~28_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [34] & ((\cpu|CPR[4]~14_combout ) # 
// ((\cpu|CPR[6]~13_combout  & \cpu|select_control_RA[4]~28_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [34]),
	.datab(\cpu|CPR[4]~14_combout ),
	.datac(\cpu|CPR[6]~13_combout ),
	.datad(\cpu|select_control_RA[4]~28_combout ),
	.cin(gnd),
	.combout(\cpu|CPR[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[4]~15 .lut_mask = 16'hF444;
defparam \cpu|CPR[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N22
cycloneive_lcell_comb \cpu|CPR[4] (
// Equation(s):
// \cpu|CPR [4] = LCELL((\cpu|CPR_PO~combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [36] & ((\cpu|CPR[4]~15_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [36] & (\cpu|CPR[4]~16_combout )))))

	.dataa(\cpu|CPR_PO~combout ),
	.datab(\cpu|CPR[4]~16_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [36]),
	.datad(\cpu|CPR[4]~15_combout ),
	.cin(gnd),
	.combout(\cpu|CPR [4]),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[4] .lut_mask = 16'hA808;
defparam \cpu|CPR[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \cpu|CPR[4]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cpu|CPR [4]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cpu|CPR[4]~clkctrl_outclk ));
// synopsys translate_off
defparam \cpu|CPR[4]~clkctrl .clock_type = "global clock";
defparam \cpu|CPR[4]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X25_Y9_N7
dffeas \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [10]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N10
cycloneive_lcell_comb \cpu|select_RB|Q[10]~21 (
// Equation(s):
// \cpu|select_RB|Q[10]~21_combout  = (\cpu|select_control_RB[3]~24_combout  & ((\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_32~q ) # ((\cpu|select_control_RB[4]~19_combout  & \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|select_control_RB[3]~24_combout  & (\cpu|select_control_RB[4]~19_combout  & ((\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_32~q ))))

	.dataa(\cpu|select_control_RB[3]~24_combout ),
	.datab(\cpu|select_control_RB[4]~19_combout ),
	.datac(\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[10]~21 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N19
dffeas \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR [5]),
	.d(gnd),
	.asdata(\cpu|comb_895|F [10]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N8
cycloneive_lcell_comb \cpu|select_control_RB[5]~28 (
// Equation(s):
// \cpu|select_control_RB[5]~28_combout  = (!\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & (\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q  & (\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & \cpu|ROM1|altsyncram_component|auto_generated|q_a [9])))

	.dataa(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\cpu|select_control_RB[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[5]~28 .lut_mask = 16'h4000;
defparam \cpu|select_control_RB[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N6
cycloneive_lcell_comb \cpu|select_control_RB[5]~25 (
// Equation(s):
// \cpu|select_control_RB[5]~25_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [15] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [9] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [13] & 
// !\cpu|ROM1|altsyncram_component|auto_generated|q_a [14])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [13]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\cpu|select_control_RB[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[5]~25 .lut_mask = 16'h0080;
defparam \cpu|select_control_RB[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N4
cycloneive_lcell_comb \cpu|select_control_RB[5]~26 (
// Equation(s):
// \cpu|select_control_RB[5]~26_combout  = (\cpu|select_control_RB[5]~25_combout ) # ((\cpu|select_control_RA[4]~28_combout  & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [9] & \cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|select_control_RA[4]~28_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RB[5]~25_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[5]~26 .lut_mask = 16'hFF20;
defparam \cpu|select_control_RB[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N10
cycloneive_lcell_comb \cpu|select_control_RB[5]~27 (
// Equation(s):
// \cpu|select_control_RB[5]~27_combout  = (\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q  & (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q  & (\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q  & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [9])))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\cpu|select_control_RB[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[5]~27 .lut_mask = 16'h0020;
defparam \cpu|select_control_RB[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N2
cycloneive_lcell_comb \cpu|select_control_RB[5]~29 (
// Equation(s):
// \cpu|select_control_RB[5]~29_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & (((\cpu|select_control_RB[5]~26_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [8] & ((\cpu|select_control_RB[5]~28_combout ) # 
// ((\cpu|select_control_RB[5]~27_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [8]),
	.datab(\cpu|select_control_RB[5]~28_combout ),
	.datac(\cpu|select_control_RB[5]~26_combout ),
	.datad(\cpu|select_control_RB[5]~27_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[5]~29 .lut_mask = 16'hF5E4;
defparam \cpu|select_control_RB[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N18
cycloneive_lcell_comb \cpu|select_RB|Q~22 (
// Equation(s):
// \cpu|select_RB|Q~22_combout  = (\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RB[5]~29_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RB[5]~29_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~22 .lut_mask = 16'hF000;
defparam \cpu|select_RB|Q~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N16
cycloneive_lcell_comb \cpu|select_RB|Q[10] (
// Equation(s):
// \cpu|select_RB|Q [10] = (\cpu|select_RB|Q[10]~20_combout ) # ((\cpu|select_RB|Q[10]~23_combout ) # ((\cpu|select_RB|Q[10]~21_combout ) # (\cpu|select_RB|Q~22_combout )))

	.dataa(\cpu|select_RB|Q[10]~20_combout ),
	.datab(\cpu|select_RB|Q[10]~23_combout ),
	.datac(\cpu|select_RB|Q[10]~21_combout ),
	.datad(\cpu|select_RB|Q~22_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [10]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[10] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
cycloneive_lcell_comb \cpu|select_control_RA[2]~14 (
// Equation(s):
// \cpu|select_control_RA[2]~14_combout  = (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q  & (\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q  & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [7] & !\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[2]~14 .lut_mask = 16'h0004;
defparam \cpu|select_control_RA[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N14
cycloneive_lcell_comb \cpu|select_control_RA[2]~13 (
// Equation(s):
// \cpu|select_control_RA[2]~13_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [7] & (((!\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RB[2]~1_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [7] & 
// (\cpu|select_control_RB[2]~0_combout ))

	.dataa(\cpu|select_control_RB[2]~0_combout ),
	.datab(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.datad(\cpu|select_control_RB[2]~1_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[2]~13 .lut_mask = 16'h3A0A;
defparam \cpu|select_control_RA[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cycloneive_lcell_comb \cpu|select_control_RA[2]~15 (
// Equation(s):
// \cpu|select_control_RA[2]~15_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [7] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [11] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [12] & 
// !\cpu|ROM1|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [11]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [12]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\cpu|select_control_RA[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[2]~15 .lut_mask = 16'h0008;
defparam \cpu|select_control_RA[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
cycloneive_lcell_comb \cpu|select_control_RA[2]~16 (
// Equation(s):
// \cpu|select_control_RA[2]~16_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & ((\cpu|select_control_RA[2]~14_combout ) # ((\cpu|select_control_RA[2]~15_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & 
// (((\cpu|select_control_RA[2]~13_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.datab(\cpu|select_control_RA[2]~14_combout ),
	.datac(\cpu|select_control_RA[2]~13_combout ),
	.datad(\cpu|select_control_RA[2]~15_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[2]~16 .lut_mask = 16'hFAD8;
defparam \cpu|select_control_RA[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N12
cycloneive_lcell_comb \cpu|select_control_RA[1]~3 (
// Equation(s):
// \cpu|select_control_RA[1]~3_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [7] & (((\cpu|select_control_RA[1]~2_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [7] & (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q  & 
// (\cpu|select_control_RB[1]~3_combout )))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|select_control_RB[1]~3_combout ),
	.datac(\cpu|select_control_RA[1]~2_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\cpu|select_control_RA[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[1]~3 .lut_mask = 16'hF044;
defparam \cpu|select_control_RA[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N0
cycloneive_lcell_comb \cpu|select_control_RA[1]~0 (
// Equation(s):
// \cpu|select_control_RA[1]~0_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [7] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [11] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [12] & 
// \cpu|ROM1|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [11]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [12]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\cpu|select_control_RA[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[1]~0 .lut_mask = 16'h0200;
defparam \cpu|select_control_RA[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
cycloneive_lcell_comb \cpu|select_control_RA[1]~1 (
// Equation(s):
// \cpu|select_control_RA[1]~1_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & ((\cpu|select_control_RA[1]~0_combout ) # ((!\cpu|ROM1|altsyncram_component|auto_generated|q_a [7] & \cpu|select_control_RB[1]~2_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.datab(\cpu|select_control_RB[1]~2_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.datad(\cpu|select_control_RA[1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[1]~1 .lut_mask = 16'hF040;
defparam \cpu|select_control_RA[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N28
cycloneive_lcell_comb \cpu|select_RA|Q~20 (
// Equation(s):
// \cpu|select_RA|Q~20_combout  = (\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RA[1]~1_combout ) # ((\cpu|select_control_RA[1]~3_combout  & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\cpu|select_control_RA[1]~3_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.datac(\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RA[1]~1_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q~20 .lut_mask = 16'hF020;
defparam \cpu|select_RA|Q~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N24
cycloneive_lcell_comb \cpu|select_control_RA[4]~4 (
// Equation(s):
// \cpu|select_control_RA[4]~4_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [7] & (((\cpu|select_control_RB[4]~4_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [7] & (\cpu|select_control_RB[4]~5_combout  & 
// (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|select_control_RB[4]~5_combout ),
	.datab(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.datad(\cpu|select_control_RB[4]~4_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[4]~4 .lut_mask = 16'hF202;
defparam \cpu|select_control_RA[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N26
cycloneive_lcell_comb \cpu|select_control_RA[4]~6 (
// Equation(s):
// \cpu|select_control_RA[4]~6_combout  = (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q  & (\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q  & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [7] & !\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[4]~6 .lut_mask = 16'h0004;
defparam \cpu|select_control_RA[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N12
cycloneive_lcell_comb \cpu|select_control_RA[4]~5 (
// Equation(s):
// \cpu|select_control_RA[4]~5_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [10] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [11] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [7] & 
// \cpu|ROM1|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [10]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [11]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\cpu|select_control_RA[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[4]~5 .lut_mask = 16'h1000;
defparam \cpu|select_control_RA[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N16
cycloneive_lcell_comb \cpu|select_control_RA[4]~7 (
// Equation(s):
// \cpu|select_control_RA[4]~7_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & (((\cpu|select_control_RA[4]~6_combout ) # (\cpu|select_control_RA[4]~5_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & 
// (\cpu|select_control_RA[4]~4_combout ))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.datab(\cpu|select_control_RA[4]~4_combout ),
	.datac(\cpu|select_control_RA[4]~6_combout ),
	.datad(\cpu|select_control_RA[4]~5_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[4]~7 .lut_mask = 16'hEEE4;
defparam \cpu|select_control_RA[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N6
cycloneive_lcell_comb \cpu|select_RA|Q[10]~21 (
// Equation(s):
// \cpu|select_RA|Q[10]~21_combout  = (\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RA[3]~12_combout ) # ((\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RA[4]~7_combout )))) # 
// (!\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_32~q  & (((\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RA[4]~7_combout ))))

	.dataa(\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|select_control_RA[3]~12_combout ),
	.datac(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RA[4]~7_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[10]~21 .lut_mask = 16'hF888;
defparam \cpu|select_RA|Q[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N18
cycloneive_lcell_comb \cpu|select_RA|Q[10]~22 (
// Equation(s):
// \cpu|select_RA|Q[10]~22_combout  = (\cpu|select_RA|Q~20_combout ) # ((\cpu|select_RA|Q[10]~21_combout ) # ((\cpu|select_control_RA[2]~16_combout  & \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|select_control_RA[2]~16_combout ),
	.datab(\cpu|select_RA|Q~20_combout ),
	.datac(\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_RA|Q[10]~21_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[10]~22 .lut_mask = 16'hFFEC;
defparam \cpu|select_RA|Q[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
cycloneive_lcell_comb \cpu|select_control_RA[6]~26 (
// Equation(s):
// \cpu|select_control_RA[6]~26_combout  = (\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q  & (\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q  & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [7] & !\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[6]~26 .lut_mask = 16'h0008;
defparam \cpu|select_control_RA[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
cycloneive_lcell_comb \cpu|select_control_RA[6]~24 (
// Equation(s):
// \cpu|select_control_RA[6]~24_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [7] & (((\cpu|select_control_RB[6]~6_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [7] & (\cpu|select_control_RB[4]~5_combout  & 
// (\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|select_control_RB[4]~5_combout ),
	.datab(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.datad(\cpu|select_control_RB[6]~6_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[6]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[6]~24 .lut_mask = 16'hF808;
defparam \cpu|select_control_RA[6]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N14
cycloneive_lcell_comb \cpu|select_control_RA[6]~25 (
// Equation(s):
// \cpu|select_control_RA[6]~25_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [10] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [11] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [7] & 
// \cpu|ROM1|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [10]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [11]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\cpu|select_control_RA[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[6]~25 .lut_mask = 16'h4000;
defparam \cpu|select_control_RA[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
cycloneive_lcell_comb \cpu|select_control_RA[6]~27 (
// Equation(s):
// \cpu|select_control_RA[6]~27_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & ((\cpu|select_control_RA[6]~26_combout ) # ((\cpu|select_control_RA[6]~25_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & 
// (((\cpu|select_control_RA[6]~24_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.datab(\cpu|select_control_RA[6]~26_combout ),
	.datac(\cpu|select_control_RA[6]~24_combout ),
	.datad(\cpu|select_control_RA[6]~25_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[6]~27 .lut_mask = 16'hFAD8;
defparam \cpu|select_control_RA[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N14
cycloneive_lcell_comb \cpu|select_RA|Q[10]~23 (
// Equation(s):
// \cpu|select_RA|Q[10]~23_combout  = (\cpu|select_control_RA[7]~23_combout  & ((\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_32~q ) # ((\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RA[6]~27_combout )))) # 
// (!\cpu|select_control_RA[7]~23_combout  & (\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RA[6]~27_combout ))))

	.dataa(\cpu|select_control_RA[7]~23_combout ),
	.datab(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RA[6]~27_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[10]~23 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[10]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N0
cycloneive_lcell_comb \cpu|select_RA|Q[10] (
// Equation(s):
// \cpu|select_RA|Q [10] = (\cpu|select_RA|Q[10]~22_combout ) # ((\cpu|select_RA|Q[10]~23_combout ) # ((\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RA[5]~32_combout )))

	.dataa(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|select_RA|Q[10]~22_combout ),
	.datac(\cpu|select_RA|Q[10]~23_combout ),
	.datad(\cpu|select_control_RA[5]~32_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q [10]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[10] .lut_mask = 16'hFEFC;
defparam \cpu|select_RA|Q[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N22
cycloneive_lcell_comb \cpu|select_A|three_two_translator|15~2 (
// Equation(s):
// \cpu|select_A|three_two_translator|15~2_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [18] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [16] & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|select_A|three_two_translator|15~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|three_two_translator|15~2 .lut_mask = 16'h0005;
defparam \cpu|select_A|three_two_translator|15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N12
cycloneive_lcell_comb \cpu|select_A|three_two_translator|15~4 (
// Equation(s):
// \cpu|select_A|three_two_translator|15~4_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [17] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [16] & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|select_A|three_two_translator|15~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|three_two_translator|15~4 .lut_mask = 16'h000A;
defparam \cpu|select_A|three_two_translator|15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
cycloneive_lcell_comb \cpu|select_B|three_two_translator|15~0 (
// Equation(s):
// \cpu|select_B|three_two_translator|15~0_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [20] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [19] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [21]))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [19]),
	.datac(gnd),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|select_B|three_two_translator|15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|three_two_translator|15~0 .lut_mask = 16'h2200;
defparam \cpu|select_B|three_two_translator|15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N15
dffeas \cpu|MAR|register8_4|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [13]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [29]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_4|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_4|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N21
dffeas \cpu|PC|register8_4|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [13]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [31]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_4|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_4|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|PC|register8_4|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N20
cycloneive_lcell_comb \cpu|select_B|Q[13]~7 (
// Equation(s):
// \cpu|select_B|Q[13]~7_combout  = (\cpu|select_B|three_two_translator|15~0_combout  & ((\cpu|MAR|register8_4|SYNTHESIZED_WIRE_33~q ) # ((\cpu|PC|register8_4|SYNTHESIZED_WIRE_33~q  & \cpu|select_B|three_two_translator|15~1_combout )))) # 
// (!\cpu|select_B|three_two_translator|15~0_combout  & (((\cpu|PC|register8_4|SYNTHESIZED_WIRE_33~q  & \cpu|select_B|three_two_translator|15~1_combout ))))

	.dataa(\cpu|select_B|three_two_translator|15~0_combout ),
	.datab(\cpu|MAR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|PC|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_B|three_two_translator|15~1_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[13]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[13]~7 .lut_mask = 16'hF888;
defparam \cpu|select_B|Q[13]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y12_N0
cycloneive_ram_block \cpu|RAM|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\cpu|wren_RAM~combout ),
	.portare(\cpu|rden_RAM~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\cpu|make_clock3|i[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|comb_895|F [15],\cpu|comb_895|F [14],\cpu|comb_895|F [13],\cpu|comb_895|F [12],\cpu|comb_895|F [11],\cpu|comb_895|F [10],\cpu|comb_895|F [9],\cpu|comb_895|F [8],\cpu|comb_895|F [7]}),
	.portaaddr({\cpu|MAR|register8_3|SYNTHESIZED_WIRE_33~q ,\cpu|MAR|register8_3|SYNTHESIZED_WIRE_34~q ,\cpu|MAR|register8_2|SYNTHESIZED_WIRE_30~q ,\cpu|MAR|register8_2|SYNTHESIZED_WIRE_32~q ,\cpu|MAR|register8_2|SYNTHESIZED_WIRE_33~q ,
\cpu|MAR|register8_2|SYNTHESIZED_WIRE_34~q ,\cpu|MAR|register8_1|SYNTHESIZED_WIRE_30~q ,\cpu|MAR|register8_1|SYNTHESIZED_WIRE_32~q ,\cpu|MAR|register8_1|SYNTHESIZED_WIRE_33~q ,\cpu|MAR|register8_1|SYNTHESIZED_WIRE_34~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a7 .init_file = "ram.mif";
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_gli1:auto_generated|ALTSYNCRAM";
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 10;
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 9;
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 1023;
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 1024;
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 10;
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 9;
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a7 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu|RAM|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012C80319C8C256220D02023;
// synopsys translate_on

// Location: FF_X25_Y9_N11
dffeas \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [13]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N11
dffeas \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [13]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N10
cycloneive_lcell_comb \cpu|select_RB|Q[13]~9 (
// Equation(s):
// \cpu|select_RB|Q[13]~9_combout  = (\cpu|select_control_RB[4]~19_combout  & ((\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_33~q ) # ((\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RB[3]~24_combout )))) # 
// (!\cpu|select_control_RB[4]~19_combout  & (((\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RB[3]~24_combout ))))

	.dataa(\cpu|select_control_RB[4]~19_combout ),
	.datab(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RB[3]~24_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[13]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[13]~9 .lut_mask = 16'hF888;
defparam \cpu|select_RB|Q[13]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N25
dffeas \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [13]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N27
dffeas \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [13]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N26
cycloneive_lcell_comb \cpu|select_RB|Q[13]~8 (
// Equation(s):
// \cpu|select_RB|Q[13]~8_combout  = (\cpu|select_control_RB[2]~15_combout  & ((\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_33~q ) # ((\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RB[1]~11_combout )))) # 
// (!\cpu|select_control_RB[2]~15_combout  & (\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_RB[1]~11_combout ))))

	.dataa(\cpu|select_control_RB[2]~15_combout ),
	.datab(\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RB[1]~11_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[13]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[13]~8 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[13]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N15
dffeas \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_895|F [13]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N15
dffeas \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_895|F [13]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N14
cycloneive_lcell_comb \cpu|select_RB|Q[13]~11 (
// Equation(s):
// \cpu|select_RB|Q[13]~11_combout  = (\cpu|select_control_RB[6]~38_combout  & ((\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_33~q ) # ((\cpu|select_control_RB[7]~34_combout  & \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_33~q )))) # 
// (!\cpu|select_control_RB[6]~38_combout  & (\cpu|select_control_RB[7]~34_combout  & (\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|select_control_RB[6]~38_combout ),
	.datab(\cpu|select_control_RB[7]~34_combout ),
	.datac(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[13]~11 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N7
dffeas \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR [5]),
	.d(gnd),
	.asdata(\cpu|comb_895|F [13]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N16
cycloneive_lcell_comb \cpu|select_RB|Q~10 (
// Equation(s):
// \cpu|select_RB|Q~10_combout  = (\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RB[5]~29_combout )

	.dataa(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|select_control_RB[5]~29_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~10 .lut_mask = 16'hAA00;
defparam \cpu|select_RB|Q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N2
cycloneive_lcell_comb \cpu|select_RB|Q[13] (
// Equation(s):
// \cpu|select_RB|Q [13] = (\cpu|select_RB|Q[13]~9_combout ) # ((\cpu|select_RB|Q[13]~8_combout ) # ((\cpu|select_RB|Q[13]~11_combout ) # (\cpu|select_RB|Q~10_combout )))

	.dataa(\cpu|select_RB|Q[13]~9_combout ),
	.datab(\cpu|select_RB|Q[13]~8_combout ),
	.datac(\cpu|select_RB|Q[13]~11_combout ),
	.datad(\cpu|select_RB|Q~10_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [13]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[13] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N26
cycloneive_lcell_comb \cpu|select_B|Q[13]~8 (
// Equation(s):
// \cpu|select_B|Q[13]~8_combout  = (\cpu|select_B|three_two_translator|15~4_combout  & ((\cpu|RAM|altsyncram_component|auto_generated|q_a [13]) # ((\cpu|select_B|three_two_translator|15~2_combout  & \cpu|select_RB|Q [13])))) # 
// (!\cpu|select_B|three_two_translator|15~4_combout  & (((\cpu|select_B|three_two_translator|15~2_combout  & \cpu|select_RB|Q [13]))))

	.dataa(\cpu|select_B|three_two_translator|15~4_combout ),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|q_a [13]),
	.datac(\cpu|select_B|three_two_translator|15~2_combout ),
	.datad(\cpu|select_RB|Q [13]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[13]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[13]~8 .lut_mask = 16'hF888;
defparam \cpu|select_B|Q[13]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N14
cycloneive_lcell_comb \cpu|select_RA|Q[13]~11 (
// Equation(s):
// \cpu|select_RA|Q[13]~11_combout  = (\cpu|select_control_RA[7]~23_combout  & ((\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_33~q ) # ((\cpu|select_control_RA[6]~27_combout  & \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_33~q )))) # 
// (!\cpu|select_control_RA[7]~23_combout  & (\cpu|select_control_RA[6]~27_combout  & (\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|select_control_RA[7]~23_combout ),
	.datab(\cpu|select_control_RA[6]~27_combout ),
	.datac(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[13]~11 .lut_mask = 16'hEAC0;
defparam \cpu|select_RA|Q[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N24
cycloneive_lcell_comb \cpu|select_RA|Q~8 (
// Equation(s):
// \cpu|select_RA|Q~8_combout  = (\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_RA[1]~1_combout ) # ((\cpu|select_control_RA[1]~3_combout  & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\cpu|select_control_RA[1]~3_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.datac(\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RA[1]~1_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q~8 .lut_mask = 16'hF020;
defparam \cpu|select_RA|Q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N10
cycloneive_lcell_comb \cpu|select_RA|Q[13]~9 (
// Equation(s):
// \cpu|select_RA|Q[13]~9_combout  = (\cpu|select_control_RA[4]~7_combout  & ((\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_33~q ) # ((\cpu|select_control_RA[3]~12_combout  & \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_33~q )))) # 
// (!\cpu|select_control_RA[4]~7_combout  & (\cpu|select_control_RA[3]~12_combout  & ((\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_33~q ))))

	.dataa(\cpu|select_control_RA[4]~7_combout ),
	.datab(\cpu|select_control_RA[3]~12_combout ),
	.datac(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[13]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[13]~9 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[13]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N24
cycloneive_lcell_comb \cpu|select_RA|Q[13]~10 (
// Equation(s):
// \cpu|select_RA|Q[13]~10_combout  = (\cpu|select_RA|Q~8_combout ) # ((\cpu|select_RA|Q[13]~9_combout ) # ((\cpu|select_control_RA[2]~16_combout  & \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|select_control_RA[2]~16_combout ),
	.datab(\cpu|select_RA|Q~8_combout ),
	.datac(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_RA|Q[13]~9_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[13]~10 .lut_mask = 16'hFFEC;
defparam \cpu|select_RA|Q[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N28
cycloneive_lcell_comb \cpu|select_RA|Q[13] (
// Equation(s):
// \cpu|select_RA|Q [13] = (\cpu|select_RA|Q[13]~11_combout ) # ((\cpu|select_RA|Q[13]~10_combout ) # ((\cpu|select_control_RA[5]~32_combout  & \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|select_control_RA[5]~32_combout ),
	.datab(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|select_RA|Q[13]~11_combout ),
	.datad(\cpu|select_RA|Q[13]~10_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q [13]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[13] .lut_mask = 16'hFFF8;
defparam \cpu|select_RA|Q[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N16
cycloneive_lcell_comb \cpu|select_B|Q[13]~9 (
// Equation(s):
// \cpu|select_B|Q[13]~9_combout  = (\cpu|select_B|Q[13]~7_combout ) # ((\cpu|select_B|Q[13]~8_combout ) # ((\cpu|select_B|three_two_translator|15~3_combout  & \cpu|select_RA|Q [13])))

	.dataa(\cpu|select_B|three_two_translator|15~3_combout ),
	.datab(\cpu|select_B|Q[13]~7_combout ),
	.datac(\cpu|select_B|Q[13]~8_combout ),
	.datad(\cpu|select_RA|Q [13]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[13]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[13]~9 .lut_mask = 16'hFEFC;
defparam \cpu|select_B|Q[13]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N0
cycloneive_lcell_comb \cpu|comb_895|Mux5~3 (
// Equation(s):
// \cpu|comb_895|Mux5~3_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [22])) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|comb_895|shift_direction~combout )))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|comb_895|shift_direction~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux5~3 .lut_mask = 16'hF5A0;
defparam \cpu|comb_895|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N19
dffeas \cpu|MAR|register8_3|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [11]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [29]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_3|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_3|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N1
dffeas \cpu|PC|register8_3|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [11]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [31]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_3|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_3|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|PC|register8_3|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N0
cycloneive_lcell_comb \cpu|select_B|Q[11]~13 (
// Equation(s):
// \cpu|select_B|Q[11]~13_combout  = (\cpu|select_B|three_two_translator|15~0_combout  & ((\cpu|MAR|register8_3|SYNTHESIZED_WIRE_30~q ) # ((\cpu|PC|register8_3|SYNTHESIZED_WIRE_30~q  & \cpu|select_B|three_two_translator|15~1_combout )))) # 
// (!\cpu|select_B|three_two_translator|15~0_combout  & (((\cpu|PC|register8_3|SYNTHESIZED_WIRE_30~q  & \cpu|select_B|three_two_translator|15~1_combout ))))

	.dataa(\cpu|select_B|three_two_translator|15~0_combout ),
	.datab(\cpu|MAR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|PC|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_B|three_two_translator|15~1_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[11]~13 .lut_mask = 16'hF888;
defparam \cpu|select_B|Q[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N3
dffeas \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_895|F [11]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N19
dffeas \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_895|F [11]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N18
cycloneive_lcell_comb \cpu|select_RA|Q[11]~19 (
// Equation(s):
// \cpu|select_RA|Q[11]~19_combout  = (\cpu|select_control_RA[7]~23_combout  & ((\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_30~q ) # ((\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RA[6]~27_combout )))) # 
// (!\cpu|select_control_RA[7]~23_combout  & (((\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RA[6]~27_combout ))))

	.dataa(\cpu|select_control_RA[7]~23_combout ),
	.datab(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RA[6]~27_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[11]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[11]~19 .lut_mask = 16'hF888;
defparam \cpu|select_RA|Q[11]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N18
cycloneive_lcell_comb \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_30~feeder (
// Equation(s):
// \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_30~feeder_combout  = \cpu|comb_895|F [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|comb_895|F [11]),
	.cin(gnd),
	.combout(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_30~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_30~feeder .lut_mask = 16'hFF00;
defparam \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_30~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N19
dffeas \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR [5]),
	.d(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_30~feeder_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N31
dffeas \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [11]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N30
cycloneive_lcell_comb \cpu|select_RA|Q~16 (
// Equation(s):
// \cpu|select_RA|Q~16_combout  = (\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RA[1]~1_combout ) # ((\cpu|select_control_RA[1]~3_combout  & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\cpu|select_control_RA[1]~3_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.datac(\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RA[1]~1_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q~16 .lut_mask = 16'hF020;
defparam \cpu|select_RA|Q~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N29
dffeas \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [11]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N27
dffeas \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [11]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N26
cycloneive_lcell_comb \cpu|select_RA|Q[11]~17 (
// Equation(s):
// \cpu|select_RA|Q[11]~17_combout  = (\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RA[3]~12_combout ) # ((\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RA[4]~7_combout )))) # 
// (!\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_30~q  & (((\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RA[4]~7_combout ))))

	.dataa(\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|select_control_RA[3]~12_combout ),
	.datac(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RA[4]~7_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[11]~17 .lut_mask = 16'hF888;
defparam \cpu|select_RA|Q[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N7
dffeas \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [11]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N0
cycloneive_lcell_comb \cpu|select_RA|Q[11]~18 (
// Equation(s):
// \cpu|select_RA|Q[11]~18_combout  = (\cpu|select_RA|Q~16_combout ) # ((\cpu|select_RA|Q[11]~17_combout ) # ((\cpu|select_control_RA[2]~16_combout  & \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|select_control_RA[2]~16_combout ),
	.datab(\cpu|select_RA|Q~16_combout ),
	.datac(\cpu|select_RA|Q[11]~17_combout ),
	.datad(\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[11]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[11]~18 .lut_mask = 16'hFEFC;
defparam \cpu|select_RA|Q[11]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N12
cycloneive_lcell_comb \cpu|select_RA|Q[11] (
// Equation(s):
// \cpu|select_RA|Q [11] = (\cpu|select_RA|Q[11]~19_combout ) # ((\cpu|select_RA|Q[11]~18_combout ) # ((\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RA[5]~32_combout )))

	.dataa(\cpu|select_RA|Q[11]~19_combout ),
	.datab(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|select_RA|Q[11]~18_combout ),
	.datad(\cpu|select_control_RA[5]~32_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q [11]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[11] .lut_mask = 16'hFEFA;
defparam \cpu|select_RA|Q[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N6
cycloneive_lcell_comb \cpu|select_RB|Q[11]~16 (
// Equation(s):
// \cpu|select_RB|Q[11]~16_combout  = (\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RB[1]~11_combout ) # ((\cpu|select_control_RB[2]~15_combout  & \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_30~q  & (\cpu|select_control_RB[2]~15_combout  & (\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|select_control_RB[2]~15_combout ),
	.datac(\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RB[1]~11_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[11]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[11]~16 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[11]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N28
cycloneive_lcell_comb \cpu|select_RB|Q[11]~17 (
// Equation(s):
// \cpu|select_RB|Q[11]~17_combout  = (\cpu|select_control_RB[3]~24_combout  & ((\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_30~q ) # ((\cpu|select_control_RB[4]~19_combout  & \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|select_control_RB[3]~24_combout  & (\cpu|select_control_RB[4]~19_combout  & ((\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_30~q ))))

	.dataa(\cpu|select_control_RB[3]~24_combout ),
	.datab(\cpu|select_control_RB[4]~19_combout ),
	.datac(\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[11]~17 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N28
cycloneive_lcell_comb \cpu|select_RB|Q~18 (
// Equation(s):
// \cpu|select_RB|Q~18_combout  = (\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RB[5]~29_combout )

	.dataa(gnd),
	.datab(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datac(gnd),
	.datad(\cpu|select_control_RB[5]~29_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~18 .lut_mask = 16'hCC00;
defparam \cpu|select_RB|Q~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N2
cycloneive_lcell_comb \cpu|select_RB|Q[11]~19 (
// Equation(s):
// \cpu|select_RB|Q[11]~19_combout  = (\cpu|select_control_RB[6]~38_combout  & ((\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_30~q ) # ((\cpu|select_control_RB[7]~34_combout  & \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|select_control_RB[6]~38_combout  & (\cpu|select_control_RB[7]~34_combout  & (\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|select_control_RB[6]~38_combout ),
	.datab(\cpu|select_control_RB[7]~34_combout ),
	.datac(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[11]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[11]~19 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[11]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N12
cycloneive_lcell_comb \cpu|select_RB|Q[11] (
// Equation(s):
// \cpu|select_RB|Q [11] = (\cpu|select_RB|Q[11]~16_combout ) # ((\cpu|select_RB|Q[11]~17_combout ) # ((\cpu|select_RB|Q~18_combout ) # (\cpu|select_RB|Q[11]~19_combout )))

	.dataa(\cpu|select_RB|Q[11]~16_combout ),
	.datab(\cpu|select_RB|Q[11]~17_combout ),
	.datac(\cpu|select_RB|Q~18_combout ),
	.datad(\cpu|select_RB|Q[11]~19_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [11]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[11] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N24
cycloneive_lcell_comb \cpu|select_B|Q[11]~14 (
// Equation(s):
// \cpu|select_B|Q[11]~14_combout  = (\cpu|select_RB|Q [11] & ((\cpu|select_B|three_two_translator|15~2_combout ) # ((\cpu|RAM|altsyncram_component|auto_generated|q_a [11] & \cpu|select_B|three_two_translator|15~4_combout )))) # (!\cpu|select_RB|Q [11] & 
// (((\cpu|RAM|altsyncram_component|auto_generated|q_a [11] & \cpu|select_B|three_two_translator|15~4_combout ))))

	.dataa(\cpu|select_RB|Q [11]),
	.datab(\cpu|select_B|three_two_translator|15~2_combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|q_a [11]),
	.datad(\cpu|select_B|three_two_translator|15~4_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[11]~14 .lut_mask = 16'hF888;
defparam \cpu|select_B|Q[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N26
cycloneive_lcell_comb \cpu|select_B|Q[11]~15 (
// Equation(s):
// \cpu|select_B|Q[11]~15_combout  = (\cpu|select_B|Q[11]~13_combout ) # ((\cpu|select_B|Q[11]~14_combout ) # ((\cpu|select_B|three_two_translator|15~3_combout  & \cpu|select_RA|Q [11])))

	.dataa(\cpu|select_B|three_two_translator|15~3_combout ),
	.datab(\cpu|select_B|Q[11]~13_combout ),
	.datac(\cpu|select_RA|Q [11]),
	.datad(\cpu|select_B|Q[11]~14_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[11]~15 .lut_mask = 16'hFFEC;
defparam \cpu|select_B|Q[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N24
cycloneive_lcell_comb \cpu|comb_895|Mux14~3 (
// Equation(s):
// \cpu|comb_895|Mux14~3_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (((\cpu|comb_895|Mux5~3_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|comb_895|Mux5~3_combout  & (\cpu|select_B|Q[13]~9_combout 
// )) # (!\cpu|comb_895|Mux5~3_combout  & ((\cpu|select_B|Q[11]~15_combout )))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|select_B|Q[13]~9_combout ),
	.datac(\cpu|comb_895|Mux5~3_combout ),
	.datad(\cpu|select_B|Q[11]~15_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux14~3 .lut_mask = 16'hE5E0;
defparam \cpu|comb_895|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N21
dffeas \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR [5]),
	.d(gnd),
	.asdata(\cpu|comb_895|F [12]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N13
dffeas \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [12]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N12
cycloneive_lcell_comb \cpu|select_RA|Q~12 (
// Equation(s):
// \cpu|select_RA|Q~12_combout  = (\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RA[1]~1_combout ) # ((\cpu|select_control_RA[1]~3_combout  & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\cpu|select_control_RA[1]~1_combout ),
	.datab(\cpu|select_control_RA[1]~3_combout ),
	.datac(\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\cpu|select_RA|Q~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q~12 .lut_mask = 16'hA0E0;
defparam \cpu|select_RA|Q~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N15
dffeas \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [12]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N9
dffeas \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [12]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N8
cycloneive_lcell_comb \cpu|select_RA|Q[12]~13 (
// Equation(s):
// \cpu|select_RA|Q[12]~13_combout  = (\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RA[3]~12_combout ) # ((\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RA[4]~7_combout )))) # 
// (!\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_34~q  & (((\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RA[4]~7_combout ))))

	.dataa(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_control_RA[3]~12_combout ),
	.datac(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RA[4]~7_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[12]~13 .lut_mask = 16'hF888;
defparam \cpu|select_RA|Q[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N22
cycloneive_lcell_comb \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_34~feeder (
// Equation(s):
// \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_34~feeder_combout  = \cpu|comb_895|F [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|comb_895|F [12]),
	.cin(gnd),
	.combout(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_34~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_34~feeder .lut_mask = 16'hFF00;
defparam \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_34~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N23
dffeas \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_34~feeder_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N14
cycloneive_lcell_comb \cpu|select_RA|Q[12]~14 (
// Equation(s):
// \cpu|select_RA|Q[12]~14_combout  = (\cpu|select_RA|Q~12_combout ) # ((\cpu|select_RA|Q[12]~13_combout ) # ((\cpu|select_control_RA[2]~16_combout  & \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_34~q )))

	.dataa(\cpu|select_RA|Q~12_combout ),
	.datab(\cpu|select_control_RA[2]~16_combout ),
	.datac(\cpu|select_RA|Q[12]~13_combout ),
	.datad(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[12]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[12]~14 .lut_mask = 16'hFEFA;
defparam \cpu|select_RA|Q[12]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N1
dffeas \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_895|F [12]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N17
dffeas \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_895|F [12]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N16
cycloneive_lcell_comb \cpu|select_RA|Q[12]~15 (
// Equation(s):
// \cpu|select_RA|Q[12]~15_combout  = (\cpu|select_control_RA[7]~23_combout  & ((\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_34~q ) # ((\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RA[6]~27_combout )))) # 
// (!\cpu|select_control_RA[7]~23_combout  & (((\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RA[6]~27_combout ))))

	.dataa(\cpu|select_control_RA[7]~23_combout ),
	.datab(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RA[6]~27_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[12]~15 .lut_mask = 16'hF888;
defparam \cpu|select_RA|Q[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N16
cycloneive_lcell_comb \cpu|select_RA|Q[12] (
// Equation(s):
// \cpu|select_RA|Q [12] = (\cpu|select_RA|Q[12]~14_combout ) # ((\cpu|select_RA|Q[12]~15_combout ) # ((\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RA[5]~32_combout )))

	.dataa(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_control_RA[5]~32_combout ),
	.datac(\cpu|select_RA|Q[12]~14_combout ),
	.datad(\cpu|select_RA|Q[12]~15_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q [12]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[12] .lut_mask = 16'hFFF8;
defparam \cpu|select_RA|Q[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N0
cycloneive_lcell_comb \cpu|select_A|three_two_translator|15~0 (
// Equation(s):
// \cpu|select_A|three_two_translator|15~0_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [16] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [17] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [18]))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [16]),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|select_A|three_two_translator|15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|three_two_translator|15~0 .lut_mask = 16'h5000;
defparam \cpu|select_A|three_two_translator|15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N25
dffeas \cpu|PC|register8_4|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [12]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [31]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_4|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_4|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|PC|register8_4|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N11
dffeas \cpu|MAR|register8_4|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [12]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [29]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_4|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_4|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N20
cycloneive_lcell_comb \cpu|select_A|three_two_translator|15~1 (
// Equation(s):
// \cpu|select_A|three_two_translator|15~1_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [16] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [17] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [18]))

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|select_A|three_two_translator|15~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|three_two_translator|15~1 .lut_mask = 16'hC000;
defparam \cpu|select_A|three_two_translator|15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N10
cycloneive_lcell_comb \cpu|select_A|Q[12]~9 (
// Equation(s):
// \cpu|select_A|Q[12]~9_combout  = (\cpu|select_A|three_two_translator|15~0_combout  & ((\cpu|MAR|register8_4|SYNTHESIZED_WIRE_34~q ) # ((\cpu|PC|register8_4|SYNTHESIZED_WIRE_34~q  & \cpu|select_A|three_two_translator|15~1_combout )))) # 
// (!\cpu|select_A|three_two_translator|15~0_combout  & (\cpu|PC|register8_4|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_A|three_two_translator|15~1_combout ))))

	.dataa(\cpu|select_A|three_two_translator|15~0_combout ),
	.datab(\cpu|PC|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|MAR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_A|three_two_translator|15~1_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[12]~9 .lut_mask = 16'hECA0;
defparam \cpu|select_A|Q[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N26
cycloneive_lcell_comb \cpu|select_A|three_two_translator|15~3 (
// Equation(s):
// \cpu|select_A|three_two_translator|15~3_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [16] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [17] & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [16]),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|select_A|three_two_translator|15~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|three_two_translator|15~3 .lut_mask = 16'h000A;
defparam \cpu|select_A|three_two_translator|15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N0
cycloneive_lcell_comb \cpu|select_RB|Q[12]~15 (
// Equation(s):
// \cpu|select_RB|Q[12]~15_combout  = (\cpu|select_control_RB[6]~38_combout  & ((\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_34~q ) # ((\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RB[7]~34_combout )))) # 
// (!\cpu|select_control_RB[6]~38_combout  & (((\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RB[7]~34_combout ))))

	.dataa(\cpu|select_control_RB[6]~38_combout ),
	.datab(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RB[7]~34_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[12]~15 .lut_mask = 16'hF888;
defparam \cpu|select_RB|Q[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N20
cycloneive_lcell_comb \cpu|select_RB|Q~14 (
// Equation(s):
// \cpu|select_RB|Q~14_combout  = (\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RB[5]~29_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RB[5]~29_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~14 .lut_mask = 16'hF000;
defparam \cpu|select_RB|Q~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N24
cycloneive_lcell_comb \cpu|select_RB|Q[12]~12 (
// Equation(s):
// \cpu|select_RB|Q[12]~12_combout  = (\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RB[1]~11_combout ) # ((\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RB[2]~15_combout )))) # 
// (!\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_34~q  & (((\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RB[2]~15_combout ))))

	.dataa(\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_control_RB[1]~11_combout ),
	.datac(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RB[2]~15_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[12]~12 .lut_mask = 16'hF888;
defparam \cpu|select_RB|Q[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N14
cycloneive_lcell_comb \cpu|select_RB|Q[12]~13 (
// Equation(s):
// \cpu|select_RB|Q[12]~13_combout  = (\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RB[4]~19_combout ) # ((\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RB[3]~24_combout )))) # 
// (!\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_34~q  & (((\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RB[3]~24_combout ))))

	.dataa(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_control_RB[4]~19_combout ),
	.datac(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RB[3]~24_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[12]~13 .lut_mask = 16'hF888;
defparam \cpu|select_RB|Q[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N22
cycloneive_lcell_comb \cpu|select_RB|Q[12] (
// Equation(s):
// \cpu|select_RB|Q [12] = (\cpu|select_RB|Q[12]~15_combout ) # ((\cpu|select_RB|Q~14_combout ) # ((\cpu|select_RB|Q[12]~12_combout ) # (\cpu|select_RB|Q[12]~13_combout )))

	.dataa(\cpu|select_RB|Q[12]~15_combout ),
	.datab(\cpu|select_RB|Q~14_combout ),
	.datac(\cpu|select_RB|Q[12]~12_combout ),
	.datad(\cpu|select_RB|Q[12]~13_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [12]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[12] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N0
cycloneive_lcell_comb \cpu|select_A|Q[12]~10 (
// Equation(s):
// \cpu|select_A|Q[12]~10_combout  = (\cpu|select_A|three_two_translator|15~4_combout  & ((\cpu|RAM|altsyncram_component|auto_generated|q_a [12]) # ((\cpu|select_A|three_two_translator|15~3_combout  & \cpu|select_RB|Q [12])))) # 
// (!\cpu|select_A|three_two_translator|15~4_combout  & (\cpu|select_A|three_two_translator|15~3_combout  & (\cpu|select_RB|Q [12])))

	.dataa(\cpu|select_A|three_two_translator|15~4_combout ),
	.datab(\cpu|select_A|three_two_translator|15~3_combout ),
	.datac(\cpu|select_RB|Q [12]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[12]~10 .lut_mask = 16'hEAC0;
defparam \cpu|select_A|Q[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N14
cycloneive_lcell_comb \cpu|select_A|Q[12]~11 (
// Equation(s):
// \cpu|select_A|Q[12]~11_combout  = (\cpu|select_A|Q[12]~9_combout ) # ((\cpu|select_A|Q[12]~10_combout ) # ((\cpu|select_RA|Q [12] & \cpu|select_A|three_two_translator|15~2_combout )))

	.dataa(\cpu|select_RA|Q [12]),
	.datab(\cpu|select_A|three_two_translator|15~2_combout ),
	.datac(\cpu|select_A|Q[12]~9_combout ),
	.datad(\cpu|select_A|Q[12]~10_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[12]~11 .lut_mask = 16'hFFF8;
defparam \cpu|select_A|Q[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N24
cycloneive_lcell_comb \cpu|select_B|Q[12]~10 (
// Equation(s):
// \cpu|select_B|Q[12]~10_combout  = (\cpu|MAR|register8_4|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_B|three_two_translator|15~0_combout ) # ((\cpu|select_B|three_two_translator|15~1_combout  & \cpu|PC|register8_4|SYNTHESIZED_WIRE_34~q )))) # 
// (!\cpu|MAR|register8_4|SYNTHESIZED_WIRE_34~q  & (\cpu|select_B|three_two_translator|15~1_combout  & (\cpu|PC|register8_4|SYNTHESIZED_WIRE_34~q )))

	.dataa(\cpu|MAR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_B|three_two_translator|15~1_combout ),
	.datac(\cpu|PC|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_B|three_two_translator|15~0_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[12]~10 .lut_mask = 16'hEAC0;
defparam \cpu|select_B|Q[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N2
cycloneive_lcell_comb \cpu|select_B|Q[12]~11 (
// Equation(s):
// \cpu|select_B|Q[12]~11_combout  = (\cpu|select_RB|Q [12] & ((\cpu|select_B|three_two_translator|15~2_combout ) # ((\cpu|RAM|altsyncram_component|auto_generated|q_a [12] & \cpu|select_B|three_two_translator|15~4_combout )))) # (!\cpu|select_RB|Q [12] & 
// (\cpu|RAM|altsyncram_component|auto_generated|q_a [12] & ((\cpu|select_B|three_two_translator|15~4_combout ))))

	.dataa(\cpu|select_RB|Q [12]),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|q_a [12]),
	.datac(\cpu|select_B|three_two_translator|15~2_combout ),
	.datad(\cpu|select_B|three_two_translator|15~4_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[12]~11 .lut_mask = 16'hECA0;
defparam \cpu|select_B|Q[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N24
cycloneive_lcell_comb \cpu|select_B|Q[12]~12 (
// Equation(s):
// \cpu|select_B|Q[12]~12_combout  = (\cpu|select_B|Q[12]~10_combout ) # ((\cpu|select_B|Q[12]~11_combout ) # ((\cpu|select_B|three_two_translator|15~3_combout  & \cpu|select_RA|Q [12])))

	.dataa(\cpu|select_B|three_two_translator|15~3_combout ),
	.datab(\cpu|select_B|Q[12]~10_combout ),
	.datac(\cpu|select_RA|Q [12]),
	.datad(\cpu|select_B|Q[12]~11_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[12]~12 .lut_mask = 16'hFFEC;
defparam \cpu|select_B|Q[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N26
cycloneive_lcell_comb \cpu|comb_895|Mux14~4 (
// Equation(s):
// \cpu|comb_895|Mux14~4_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|comb_895|Mux14~3_combout  & ((\cpu|select_A|Q[12]~11_combout ) # (\cpu|select_B|Q[12]~12_combout ))) # (!\cpu|comb_895|Mux14~3_combout  & 
// (\cpu|select_A|Q[12]~11_combout  & \cpu|select_B|Q[12]~12_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (\cpu|comb_895|Mux14~3_combout ))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|comb_895|Mux14~3_combout ),
	.datac(\cpu|select_A|Q[12]~11_combout ),
	.datad(\cpu|select_B|Q[12]~12_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux14~4 .lut_mask = 16'hECC4;
defparam \cpu|comb_895|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N22
cycloneive_lcell_comb \cpu|comb_895|Mux5~5 (
// Equation(s):
// \cpu|comb_895|Mux5~5_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [24])

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux5~5 .lut_mask = 16'h00AA;
defparam \cpu|comb_895|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cycloneive_lcell_comb \cpu|select_A|Q[4]~41 (
// Equation(s):
// \cpu|select_A|Q[4]~41_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [17] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [16] & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [18])) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [17] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [18])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]),
	.datac(gnd),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[4]~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[4]~41 .lut_mask = 16'h3388;
defparam \cpu|select_A|Q[4]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N8
cycloneive_lcell_comb \cpu|select_A|three_two_translator|15~7 (
// Equation(s):
// \cpu|select_A|three_two_translator|15~7_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [17] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [16])

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|select_A|three_two_translator|15~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|three_two_translator|15~7 .lut_mask = 16'hC0C0;
defparam \cpu|select_A|three_two_translator|15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N14
cycloneive_lcell_comb \cpu|select_A|Q[4]~38 (
// Equation(s):
// \cpu|select_A|Q[4]~38_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [17] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [18]))

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[4]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[4]~38 .lut_mask = 16'hFCF0;
defparam \cpu|select_A|Q[4]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N31
dffeas \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR [5]),
	.d(gnd),
	.asdata(\cpu|comb_895|F [1]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N31
dffeas \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_895|F [1]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N21
dffeas \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_895|F [1]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
cycloneive_lcell_comb \cpu|select_RA|Q[1]~59 (
// Equation(s):
// \cpu|select_RA|Q[1]~59_combout  = (\cpu|select_control_RA[7]~23_combout  & ((\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_33~q ) # ((\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RA[6]~27_combout )))) # 
// (!\cpu|select_control_RA[7]~23_combout  & (\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_RA[6]~27_combout ))))

	.dataa(\cpu|select_control_RA[7]~23_combout ),
	.datab(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RA[6]~27_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[1]~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[1]~59 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[1]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N17
dffeas \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [1]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
cycloneive_lcell_comb \cpu|select_RA|Q~56 (
// Equation(s):
// \cpu|select_RA|Q~56_combout  = (\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_RA[1]~1_combout ) # ((!\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & \cpu|select_control_RA[1]~3_combout ))))

	.dataa(\cpu|select_control_RA[1]~1_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.datac(\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RA[1]~3_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q~56 .lut_mask = 16'hB0A0;
defparam \cpu|select_RA|Q~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N1
dffeas \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [1]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N14
cycloneive_lcell_comb \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_33~feeder (
// Equation(s):
// \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_33~feeder_combout  = \cpu|comb_895|F [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|comb_895|F [1]),
	.cin(gnd),
	.combout(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_33~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_33~feeder .lut_mask = 16'hFF00;
defparam \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_33~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N15
dffeas \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_33~feeder_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N17
dffeas \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [1]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N16
cycloneive_lcell_comb \cpu|select_RA|Q[1]~57 (
// Equation(s):
// \cpu|select_RA|Q[1]~57_combout  = (\cpu|select_control_RA[3]~12_combout  & ((\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_33~q ) # ((\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RA[4]~7_combout )))) # 
// (!\cpu|select_control_RA[3]~12_combout  & (((\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RA[4]~7_combout ))))

	.dataa(\cpu|select_control_RA[3]~12_combout ),
	.datab(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RA[4]~7_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[1]~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[1]~57 .lut_mask = 16'hF888;
defparam \cpu|select_RA|Q[1]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N20
cycloneive_lcell_comb \cpu|select_RA|Q[1]~58 (
// Equation(s):
// \cpu|select_RA|Q[1]~58_combout  = (\cpu|select_RA|Q~56_combout ) # ((\cpu|select_RA|Q[1]~57_combout ) # ((\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RA[2]~16_combout )))

	.dataa(\cpu|select_RA|Q~56_combout ),
	.datab(\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|select_control_RA[2]~16_combout ),
	.datad(\cpu|select_RA|Q[1]~57_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[1]~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[1]~58 .lut_mask = 16'hFFEA;
defparam \cpu|select_RA|Q[1]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N22
cycloneive_lcell_comb \cpu|select_RA|Q[1] (
// Equation(s):
// \cpu|select_RA|Q [1] = (\cpu|select_RA|Q[1]~59_combout ) # ((\cpu|select_RA|Q[1]~58_combout ) # ((\cpu|select_control_RA[5]~32_combout  & \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|select_control_RA[5]~32_combout ),
	.datab(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|select_RA|Q[1]~59_combout ),
	.datad(\cpu|select_RA|Q[1]~58_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q [1]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[1] .lut_mask = 16'hFFF8;
defparam \cpu|select_RA|Q[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N12
cycloneive_lcell_comb \cpu|select_RB|Q[1]~56 (
// Equation(s):
// \cpu|select_RB|Q[1]~56_combout  = (\cpu|select_control_RB[2]~15_combout  & ((\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_33~q ) # ((\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RB[1]~11_combout )))) # 
// (!\cpu|select_control_RB[2]~15_combout  & (((\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RB[1]~11_combout ))))

	.dataa(\cpu|select_control_RB[2]~15_combout ),
	.datab(\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RB[1]~11_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[1]~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[1]~56 .lut_mask = 16'hF888;
defparam \cpu|select_RB|Q[1]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
cycloneive_lcell_comb \cpu|select_RB|Q~58 (
// Equation(s):
// \cpu|select_RB|Q~58_combout  = (\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RB[5]~29_combout )

	.dataa(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|select_control_RB[5]~29_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~58 .lut_mask = 16'hAA00;
defparam \cpu|select_RB|Q~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N30
cycloneive_lcell_comb \cpu|select_RB|Q[1]~59 (
// Equation(s):
// \cpu|select_RB|Q[1]~59_combout  = (\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_RB[7]~34_combout ) # ((\cpu|select_control_RB[6]~38_combout  & \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_33~q )))) # 
// (!\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_33~q  & (\cpu|select_control_RB[6]~38_combout  & (\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|select_control_RB[6]~38_combout ),
	.datac(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RB[7]~34_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[1]~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[1]~59 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[1]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N8
cycloneive_lcell_comb \cpu|select_RB|Q[1]~57 (
// Equation(s):
// \cpu|select_RB|Q[1]~57_combout  = (\cpu|select_control_RB[3]~24_combout  & ((\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_33~q ) # ((\cpu|select_control_RB[4]~19_combout  & \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_33~q )))) # 
// (!\cpu|select_control_RB[3]~24_combout  & (((\cpu|select_control_RB[4]~19_combout  & \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_33~q ))))

	.dataa(\cpu|select_control_RB[3]~24_combout ),
	.datab(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|select_control_RB[4]~19_combout ),
	.datad(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[1]~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[1]~57 .lut_mask = 16'hF888;
defparam \cpu|select_RB|Q[1]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N2
cycloneive_lcell_comb \cpu|select_RB|Q[1] (
// Equation(s):
// \cpu|select_RB|Q [1] = (\cpu|select_RB|Q[1]~56_combout ) # ((\cpu|select_RB|Q~58_combout ) # ((\cpu|select_RB|Q[1]~59_combout ) # (\cpu|select_RB|Q[1]~57_combout )))

	.dataa(\cpu|select_RB|Q[1]~56_combout ),
	.datab(\cpu|select_RB|Q~58_combout ),
	.datac(\cpu|select_RB|Q[1]~59_combout ),
	.datad(\cpu|select_RB|Q[1]~57_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [1]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[1] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
cycloneive_lcell_comb \cpu|select_A|Q[1]~52 (
// Equation(s):
// \cpu|select_A|Q[1]~52_combout  = (\cpu|select_A|Q[4]~38_combout  & ((\cpu|select_A|three_two_translator|15~6_combout ) # ((\cpu|select_RB|Q [1])))) # (!\cpu|select_A|Q[4]~38_combout  & (!\cpu|select_A|three_two_translator|15~6_combout  & (\cpu|select_RA|Q 
// [1])))

	.dataa(\cpu|select_A|Q[4]~38_combout ),
	.datab(\cpu|select_A|three_two_translator|15~6_combout ),
	.datac(\cpu|select_RA|Q [1]),
	.datad(\cpu|select_RB|Q [1]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[1]~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[1]~52 .lut_mask = 16'hBA98;
defparam \cpu|select_A|Q[1]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
cycloneive_lcell_comb \cpu|select_A|Q[1]~53 (
// Equation(s):
// \cpu|select_A|Q[1]~53_combout  = (\cpu|select_A|three_two_translator|15~6_combout  & ((\cpu|select_A|Q[1]~52_combout  & (\cpu|MAR|register8_1|SYNTHESIZED_WIRE_33~q )) # (!\cpu|select_A|Q[1]~52_combout  & ((\cpu|RAM|altsyncram_component|auto_generated|q_a 
// [1]))))) # (!\cpu|select_A|three_two_translator|15~6_combout  & (((\cpu|select_A|Q[1]~52_combout ))))

	.dataa(\cpu|MAR|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|select_A|three_two_translator|15~6_combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|q_a [1]),
	.datad(\cpu|select_A|Q[1]~52_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[1]~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[1]~53 .lut_mask = 16'hBBC0;
defparam \cpu|select_A|Q[1]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N0
cycloneive_lcell_comb \cpu|select_A|Q[1]~54 (
// Equation(s):
// \cpu|select_A|Q[1]~54_combout  = (!\cpu|select_A|Q[4]~41_combout  & ((\cpu|select_A|three_two_translator|15~7_combout  & (\cpu|PC|register8_1|SYNTHESIZED_WIRE_33~q )) # (!\cpu|select_A|three_two_translator|15~7_combout  & ((\cpu|select_A|Q[1]~53_combout 
// )))))

	.dataa(\cpu|select_A|Q[4]~41_combout ),
	.datab(\cpu|select_A|three_two_translator|15~7_combout ),
	.datac(\cpu|PC|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_A|Q[1]~53_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[1]~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[1]~54 .lut_mask = 16'h5140;
defparam \cpu|select_A|Q[1]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N6
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[11].row|union[1].unit|comb~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[11].row|union[1].unit|comb~0_combout  = (\cpu|select_B|Q[11]~15_combout  & ((\cpu|select_A|Q[1]~54_combout ) # ((\cpu|select_A|Q[4]~41_combout  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q ))))

	.dataa(\cpu|select_A|Q[4]~41_combout ),
	.datab(\cpu|select_A|Q[1]~54_combout ),
	.datac(\cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_B|Q[11]~15_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[11].row|union[1].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[11].row|union[1].unit|comb~0 .lut_mask = 16'hEC00;
defparam \cpu|comb_895|comb_22|union[11].row|union[1].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N4
cycloneive_lcell_comb \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34~feeder (
// Equation(s):
// \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34~feeder_combout  = \cpu|comb_895|F [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|comb_895|F [0]),
	.cin(gnd),
	.combout(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34~feeder .lut_mask = 16'hFF00;
defparam \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N5
dffeas \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR [6]),
	.d(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34~feeder_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N7
dffeas \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_895|F [0]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N6
cycloneive_lcell_comb \cpu|select_RA|Q[0]~63 (
// Equation(s):
// \cpu|select_RA|Q[0]~63_combout  = (\cpu|select_control_RA[7]~23_combout  & ((\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_34~q ) # ((\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RA[6]~27_combout )))) # 
// (!\cpu|select_control_RA[7]~23_combout  & (\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RA[6]~27_combout ))))

	.dataa(\cpu|select_control_RA[7]~23_combout ),
	.datab(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RA[6]~27_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[0]~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[0]~63 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[0]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N6
cycloneive_lcell_comb \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_34~feeder (
// Equation(s):
// \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_34~feeder_combout  = \cpu|comb_895|F [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|comb_895|F [0]),
	.cin(gnd),
	.combout(\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_34~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_34~feeder .lut_mask = 16'hFF00;
defparam \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_34~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N7
dffeas \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_34~feeder_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N28
cycloneive_lcell_comb \cpu|select_RA|Q~60 (
// Equation(s):
// \cpu|select_RA|Q~60_combout  = (\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RA[1]~1_combout ) # ((!\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & \cpu|select_control_RA[1]~3_combout ))))

	.dataa(\cpu|select_control_RA[1]~1_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.datac(\cpu|select_control_RA[1]~3_combout ),
	.datad(\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q~60 .lut_mask = 16'hBA00;
defparam \cpu|select_RA|Q~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N17
dffeas \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [0]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
cycloneive_lcell_comb \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34~feeder (
// Equation(s):
// \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34~feeder_combout  = \cpu|comb_895|F [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|comb_895|F [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34~feeder .lut_mask = 16'hF0F0;
defparam \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N9
dffeas \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[4]~clkctrl_outclk ),
	.d(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34~feeder_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N10
cycloneive_lcell_comb \cpu|select_RA|Q[0]~61 (
// Equation(s):
// \cpu|select_RA|Q[0]~61_combout  = (\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RA[3]~12_combout ) # ((\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RA[4]~7_combout )))) # 
// (!\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_34~q  & (((\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RA[4]~7_combout ))))

	.dataa(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_control_RA[3]~12_combout ),
	.datac(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RA[4]~7_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[0]~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[0]~61 .lut_mask = 16'hF888;
defparam \cpu|select_RA|Q[0]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N16
cycloneive_lcell_comb \cpu|select_RA|Q[0]~62 (
// Equation(s):
// \cpu|select_RA|Q[0]~62_combout  = (\cpu|select_RA|Q~60_combout ) # ((\cpu|select_RA|Q[0]~61_combout ) # ((\cpu|select_control_RA[2]~16_combout  & \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_34~q )))

	.dataa(\cpu|select_control_RA[2]~16_combout ),
	.datab(\cpu|select_RA|Q~60_combout ),
	.datac(\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_RA|Q[0]~61_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[0]~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[0]~62 .lut_mask = 16'hFFEC;
defparam \cpu|select_RA|Q[0]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N28
cycloneive_lcell_comb \cpu|select_RA|Q[0] (
// Equation(s):
// \cpu|select_RA|Q [0] = (\cpu|select_RA|Q[0]~63_combout ) # ((\cpu|select_RA|Q[0]~62_combout ) # ((\cpu|select_control_RA[5]~32_combout  & \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_34~q )))

	.dataa(\cpu|select_RA|Q[0]~63_combout ),
	.datab(\cpu|select_control_RA[5]~32_combout ),
	.datac(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_RA|Q[0]~62_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q [0]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[0] .lut_mask = 16'hFFEA;
defparam \cpu|select_RA|Q[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
cycloneive_lcell_comb \cpu|select_A|Q[0]~56 (
// Equation(s):
// \cpu|select_A|Q[0]~56_combout  = (\cpu|select_A|Q[4]~38_combout  & (\cpu|select_A|three_two_translator|15~6_combout )) # (!\cpu|select_A|Q[4]~38_combout  & ((\cpu|select_A|three_two_translator|15~6_combout  & 
// ((\cpu|RAM|altsyncram_component|auto_generated|q_a [0]))) # (!\cpu|select_A|three_two_translator|15~6_combout  & (\cpu|select_RA|Q [0]))))

	.dataa(\cpu|select_A|Q[4]~38_combout ),
	.datab(\cpu|select_A|three_two_translator|15~6_combout ),
	.datac(\cpu|select_RA|Q [0]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[0]~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[0]~56 .lut_mask = 16'hDC98;
defparam \cpu|select_A|Q[0]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
cycloneive_lcell_comb \cpu|select_A|Q[0]~57 (
// Equation(s):
// \cpu|select_A|Q[0]~57_combout  = (\cpu|select_A|Q[4]~38_combout  & ((\cpu|select_A|Q[0]~56_combout  & (\cpu|MAR|register8_1|SYNTHESIZED_WIRE_34~q )) # (!\cpu|select_A|Q[0]~56_combout  & ((\cpu|select_RB|Q [0]))))) # (!\cpu|select_A|Q[4]~38_combout  & 
// (((\cpu|select_A|Q[0]~56_combout ))))

	.dataa(\cpu|select_A|Q[4]~38_combout ),
	.datab(\cpu|MAR|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|select_RB|Q [0]),
	.datad(\cpu|select_A|Q[0]~56_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[0]~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[0]~57 .lut_mask = 16'hDDA0;
defparam \cpu|select_A|Q[0]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N6
cycloneive_lcell_comb \cpu|select_A|Q[0]~58 (
// Equation(s):
// \cpu|select_A|Q[0]~58_combout  = (!\cpu|select_A|Q[4]~41_combout  & ((\cpu|select_A|three_two_translator|15~7_combout  & (\cpu|PC|register8_1|SYNTHESIZED_WIRE_34~q )) # (!\cpu|select_A|three_two_translator|15~7_combout  & ((\cpu|select_A|Q[0]~57_combout 
// )))))

	.dataa(\cpu|PC|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_A|three_two_translator|15~7_combout ),
	.datac(\cpu|select_A|Q[4]~41_combout ),
	.datad(\cpu|select_A|Q[0]~57_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[0]~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[0]~58 .lut_mask = 16'h0B08;
defparam \cpu|select_A|Q[0]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N16
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[11].row|union[0].unit|comb~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[11].row|union[0].unit|comb~0_combout  = (\cpu|select_B|Q[11]~15_combout  & ((\cpu|select_A|Q[0]~58_combout ) # ((\cpu|select_A|Q[4]~41_combout  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ))))

	.dataa(\cpu|select_A|Q[4]~41_combout ),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|select_A|Q[0]~58_combout ),
	.datad(\cpu|select_B|Q[11]~15_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[11].row|union[0].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[11].row|union[0].unit|comb~0 .lut_mask = 16'hF800;
defparam \cpu|comb_895|comb_22|union[11].row|union[0].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N7
dffeas \cpu|MAR|register8_3|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [10]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [29]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_3|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_3|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N21
dffeas \cpu|PC|register8_3|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [10]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [31]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_3|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_3|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|PC|register8_3|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N20
cycloneive_lcell_comb \cpu|select_B|Q[10]~17 (
// Equation(s):
// \cpu|select_B|Q[10]~17_combout  = (\cpu|MAR|register8_3|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_B|three_two_translator|15~0_combout ) # ((\cpu|select_B|three_two_translator|15~1_combout  & \cpu|PC|register8_3|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|MAR|register8_3|SYNTHESIZED_WIRE_32~q  & (\cpu|select_B|three_two_translator|15~1_combout  & (\cpu|PC|register8_3|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|MAR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|select_B|three_two_translator|15~1_combout ),
	.datac(\cpu|PC|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_B|three_two_translator|15~0_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[10]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[10]~17 .lut_mask = 16'hEAC0;
defparam \cpu|select_B|Q[10]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N16
cycloneive_lcell_comb \cpu|select_B|Q[10]~16 (
// Equation(s):
// \cpu|select_B|Q[10]~16_combout  = (\cpu|select_B|three_two_translator|15~5_combout  & ((\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ) # ((\cpu|select_B|three_two_translator|15~4_combout  & \cpu|RAM|altsyncram_component|auto_generated|q_a [10])))) # 
// (!\cpu|select_B|three_two_translator|15~5_combout  & (\cpu|select_B|three_two_translator|15~4_combout  & (\cpu|RAM|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\cpu|select_B|three_two_translator|15~5_combout ),
	.datab(\cpu|select_B|three_two_translator|15~4_combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|q_a [10]),
	.datad(\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[10]~16 .lut_mask = 16'hEAC0;
defparam \cpu|select_B|Q[10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N22
cycloneive_lcell_comb \cpu|select_B|Q[10]~18 (
// Equation(s):
// \cpu|select_B|Q[10]~18_combout  = (\cpu|select_B|Q[10]~17_combout ) # ((\cpu|select_B|Q[10]~16_combout ) # ((\cpu|select_RA|Q [10] & \cpu|select_B|three_two_translator|15~3_combout )))

	.dataa(\cpu|select_RA|Q [10]),
	.datab(\cpu|select_B|Q[10]~17_combout ),
	.datac(\cpu|select_B|Q[10]~16_combout ),
	.datad(\cpu|select_B|three_two_translator|15~3_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[10]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[10]~18 .lut_mask = 16'hFEFC;
defparam \cpu|select_B|Q[10]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N6
cycloneive_lcell_comb \cpu|select_B|Q[10] (
// Equation(s):
// \cpu|select_B|Q [10] = (\cpu|select_B|Q[10]~18_combout ) # ((\cpu|select_RB|Q [10] & \cpu|select_B|three_two_translator|15~2_combout ))

	.dataa(\cpu|select_B|Q[10]~18_combout ),
	.datab(\cpu|select_RB|Q [10]),
	.datac(gnd),
	.datad(\cpu|select_B|three_two_translator|15~2_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q [10]),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[10] .lut_mask = 16'hEEAA;
defparam \cpu|select_B|Q[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N19
dffeas \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [2]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N7
dffeas \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [2]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N6
cycloneive_lcell_comb \cpu|select_RB|Q[2]~52 (
// Equation(s):
// \cpu|select_RB|Q[2]~52_combout  = (\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RB[1]~11_combout ) # ((\cpu|select_control_RB[2]~15_combout  & \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_32~q  & (\cpu|select_control_RB[2]~15_combout  & ((\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_32~q ))))

	.dataa(\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|select_control_RB[2]~15_combout ),
	.datac(\cpu|select_control_RB[1]~11_combout ),
	.datad(\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[2]~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[2]~52 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[2]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N25
dffeas \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR [5]),
	.d(gnd),
	.asdata(\cpu|comb_895|F [2]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N16
cycloneive_lcell_comb \cpu|select_RB|Q~54 (
// Equation(s):
// \cpu|select_RB|Q~54_combout  = (\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RB[5]~29_combout )

	.dataa(gnd),
	.datab(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datac(gnd),
	.datad(\cpu|select_control_RB[5]~29_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~54 .lut_mask = 16'hCC00;
defparam \cpu|select_RB|Q~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N26
cycloneive_lcell_comb \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_32~feeder (
// Equation(s):
// \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_32~feeder_combout  = \cpu|comb_895|F [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|comb_895|F [2]),
	.cin(gnd),
	.combout(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_32~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_32~feeder .lut_mask = 16'hFF00;
defparam \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_32~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N27
dffeas \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_32~feeder_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N19
dffeas \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [2]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N16
cycloneive_lcell_comb \cpu|select_RB|Q[2]~53 (
// Equation(s):
// \cpu|select_RB|Q[2]~53_combout  = (\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RB[3]~24_combout ) # ((\cpu|select_control_RB[4]~19_combout  & \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_32~q  & (\cpu|select_control_RB[4]~19_combout  & ((\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_32~q ))))

	.dataa(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|select_control_RB[4]~19_combout ),
	.datac(\cpu|select_control_RB[3]~24_combout ),
	.datad(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[2]~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[2]~53 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[2]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N19
dffeas \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_895|F [2]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N26
cycloneive_lcell_comb \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32~feeder (
// Equation(s):
// \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32~feeder_combout  = \cpu|comb_895|F [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|comb_895|F [2]),
	.cin(gnd),
	.combout(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32~feeder .lut_mask = 16'hFF00;
defparam \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N27
dffeas \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR [6]),
	.d(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32~feeder_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N28
cycloneive_lcell_comb \cpu|select_RB|Q[2]~55 (
// Equation(s):
// \cpu|select_RB|Q[2]~55_combout  = (\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RB[7]~34_combout ) # ((\cpu|select_control_RB[6]~38_combout  & \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_32~q  & (\cpu|select_control_RB[6]~38_combout  & (\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|select_control_RB[6]~38_combout ),
	.datac(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RB[7]~34_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[2]~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[2]~55 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[2]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N2
cycloneive_lcell_comb \cpu|select_RB|Q[2] (
// Equation(s):
// \cpu|select_RB|Q [2] = (\cpu|select_RB|Q[2]~52_combout ) # ((\cpu|select_RB|Q~54_combout ) # ((\cpu|select_RB|Q[2]~53_combout ) # (\cpu|select_RB|Q[2]~55_combout )))

	.dataa(\cpu|select_RB|Q[2]~52_combout ),
	.datab(\cpu|select_RB|Q~54_combout ),
	.datac(\cpu|select_RB|Q[2]~53_combout ),
	.datad(\cpu|select_RB|Q[2]~55_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [2]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[2] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N2
cycloneive_lcell_comb \cpu|select_A|Q[2]~48 (
// Equation(s):
// \cpu|select_A|Q[2]~48_combout  = (\cpu|select_A|three_two_translator|15~6_combout  & ((\cpu|select_A|Q[4]~38_combout ) # ((\cpu|RAM|altsyncram_component|auto_generated|q_a [2])))) # (!\cpu|select_A|three_two_translator|15~6_combout  & 
// (!\cpu|select_A|Q[4]~38_combout  & (\cpu|select_RA|Q [2])))

	.dataa(\cpu|select_A|three_two_translator|15~6_combout ),
	.datab(\cpu|select_A|Q[4]~38_combout ),
	.datac(\cpu|select_RA|Q [2]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[2]~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[2]~48 .lut_mask = 16'hBA98;
defparam \cpu|select_A|Q[2]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cycloneive_lcell_comb \cpu|select_A|Q[2]~49 (
// Equation(s):
// \cpu|select_A|Q[2]~49_combout  = (\cpu|select_A|Q[4]~38_combout  & ((\cpu|select_A|Q[2]~48_combout  & (\cpu|MAR|register8_1|SYNTHESIZED_WIRE_32~q )) # (!\cpu|select_A|Q[2]~48_combout  & ((\cpu|select_RB|Q [2]))))) # (!\cpu|select_A|Q[4]~38_combout  & 
// (((\cpu|select_A|Q[2]~48_combout ))))

	.dataa(\cpu|MAR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|select_A|Q[4]~38_combout ),
	.datac(\cpu|select_RB|Q [2]),
	.datad(\cpu|select_A|Q[2]~48_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[2]~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[2]~49 .lut_mask = 16'hBBC0;
defparam \cpu|select_A|Q[2]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cycloneive_lcell_comb \cpu|select_A|Q[2]~50 (
// Equation(s):
// \cpu|select_A|Q[2]~50_combout  = (!\cpu|select_A|Q[4]~41_combout  & ((\cpu|select_A|three_two_translator|15~7_combout  & (\cpu|PC|register8_1|SYNTHESIZED_WIRE_32~q )) # (!\cpu|select_A|three_two_translator|15~7_combout  & ((\cpu|select_A|Q[2]~49_combout 
// )))))

	.dataa(\cpu|select_A|Q[4]~41_combout ),
	.datab(\cpu|select_A|three_two_translator|15~7_combout ),
	.datac(\cpu|PC|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_A|Q[2]~49_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[2]~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[2]~50 .lut_mask = 16'h5140;
defparam \cpu|select_A|Q[2]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N10
cycloneive_lcell_comb \cpu|select_A|Q[2]~51 (
// Equation(s):
// \cpu|select_A|Q[2]~51_combout  = (\cpu|select_A|Q[2]~50_combout ) # ((\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q  & \cpu|select_A|Q[4]~41_combout ))

	.dataa(gnd),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|select_A|Q[4]~41_combout ),
	.datad(\cpu|select_A|Q[2]~50_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[2]~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[2]~51 .lut_mask = 16'hFFC0;
defparam \cpu|select_A|Q[2]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N8
cycloneive_lcell_comb \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_30~feeder (
// Equation(s):
// \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_30~feeder_combout  = \cpu|comb_895|F [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|comb_895|F [3]),
	.cin(gnd),
	.combout(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_30~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_30~feeder .lut_mask = 16'hFF00;
defparam \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_30~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N9
dffeas \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR [5]),
	.d(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_30~feeder_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N10
cycloneive_lcell_comb \cpu|select_RB|Q~50 (
// Equation(s):
// \cpu|select_RB|Q~50_combout  = (\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RB[5]~29_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RB[5]~29_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~50 .lut_mask = 16'hF000;
defparam \cpu|select_RB|Q~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N3
dffeas \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [3]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N27
dffeas \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [3]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
cycloneive_lcell_comb \cpu|select_RB|Q[3]~48 (
// Equation(s):
// \cpu|select_RB|Q[3]~48_combout  = (\cpu|select_control_RB[1]~11_combout  & ((\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_30~q ) # ((\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RB[2]~15_combout )))) # 
// (!\cpu|select_control_RB[1]~11_combout  & (((\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RB[2]~15_combout ))))

	.dataa(\cpu|select_control_RB[1]~11_combout ),
	.datab(\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RB[2]~15_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[3]~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[3]~48 .lut_mask = 16'hF888;
defparam \cpu|select_RB|Q[3]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N1
dffeas \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_895|F [3]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N13
dffeas \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_895|F [3]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N12
cycloneive_lcell_comb \cpu|select_RB|Q[3]~51 (
// Equation(s):
// \cpu|select_RB|Q[3]~51_combout  = (\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RB[7]~34_combout ) # ((\cpu|select_control_RB[6]~38_combout  & \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_30~q  & (\cpu|select_control_RB[6]~38_combout  & (\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|select_control_RB[6]~38_combout ),
	.datac(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RB[7]~34_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[3]~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[3]~51 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[3]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N25
dffeas \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [3]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N11
dffeas \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [3]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N24
cycloneive_lcell_comb \cpu|select_RB|Q[3]~49 (
// Equation(s):
// \cpu|select_RB|Q[3]~49_combout  = (\cpu|select_control_RB[3]~24_combout  & ((\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_30~q ) # ((\cpu|select_control_RB[4]~19_combout  & \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|select_control_RB[3]~24_combout  & (\cpu|select_control_RB[4]~19_combout  & ((\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_30~q ))))

	.dataa(\cpu|select_control_RB[3]~24_combout ),
	.datab(\cpu|select_control_RB[4]~19_combout ),
	.datac(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[3]~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[3]~49 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[3]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
cycloneive_lcell_comb \cpu|select_RB|Q[3] (
// Equation(s):
// \cpu|select_RB|Q [3] = (\cpu|select_RB|Q~50_combout ) # ((\cpu|select_RB|Q[3]~48_combout ) # ((\cpu|select_RB|Q[3]~51_combout ) # (\cpu|select_RB|Q[3]~49_combout )))

	.dataa(\cpu|select_RB|Q~50_combout ),
	.datab(\cpu|select_RB|Q[3]~48_combout ),
	.datac(\cpu|select_RB|Q[3]~51_combout ),
	.datad(\cpu|select_RB|Q[3]~49_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [3]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[3] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
cycloneive_lcell_comb \cpu|select_RA|Q[3]~51 (
// Equation(s):
// \cpu|select_RA|Q[3]~51_combout  = (\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RA[6]~27_combout ) # ((\cpu|select_control_RA[7]~23_combout  & \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_30~q  & (\cpu|select_control_RA[7]~23_combout  & (\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|select_control_RA[7]~23_combout ),
	.datac(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RA[6]~27_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[3]~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[3]~51 .lut_mask = 16'hEAC0;
defparam \cpu|select_RA|Q[3]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
cycloneive_lcell_comb \cpu|select_RA|Q[3]~49 (
// Equation(s):
// \cpu|select_RA|Q[3]~49_combout  = (\cpu|select_control_RA[3]~12_combout  & ((\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_30~q ) # ((\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RA[4]~7_combout )))) # 
// (!\cpu|select_control_RA[3]~12_combout  & (((\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RA[4]~7_combout ))))

	.dataa(\cpu|select_control_RA[3]~12_combout ),
	.datab(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RA[4]~7_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[3]~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[3]~49 .lut_mask = 16'hF888;
defparam \cpu|select_RA|Q[3]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N8
cycloneive_lcell_comb \cpu|select_RA|Q~48 (
// Equation(s):
// \cpu|select_RA|Q~48_combout  = (\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RA[1]~1_combout ) # ((!\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & \cpu|select_control_RA[1]~3_combout ))))

	.dataa(\cpu|select_control_RA[1]~1_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.datac(\cpu|select_control_RA[1]~3_combout ),
	.datad(\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q~48 .lut_mask = 16'hBA00;
defparam \cpu|select_RA|Q~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
cycloneive_lcell_comb \cpu|select_RA|Q[3]~50 (
// Equation(s):
// \cpu|select_RA|Q[3]~50_combout  = (\cpu|select_RA|Q[3]~49_combout ) # ((\cpu|select_RA|Q~48_combout ) # ((\cpu|select_control_RA[2]~16_combout  & \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|select_RA|Q[3]~49_combout ),
	.datab(\cpu|select_control_RA[2]~16_combout ),
	.datac(\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_RA|Q~48_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[3]~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[3]~50 .lut_mask = 16'hFFEA;
defparam \cpu|select_RA|Q[3]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N8
cycloneive_lcell_comb \cpu|select_RA|Q[3] (
// Equation(s):
// \cpu|select_RA|Q [3] = (\cpu|select_RA|Q[3]~51_combout ) # ((\cpu|select_RA|Q[3]~50_combout ) # ((\cpu|select_control_RA[5]~32_combout  & \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|select_control_RA[5]~32_combout ),
	.datab(\cpu|select_RA|Q[3]~51_combout ),
	.datac(\cpu|select_RA|Q[3]~50_combout ),
	.datad(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q [3]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[3] .lut_mask = 16'hFEFC;
defparam \cpu|select_RA|Q[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N10
cycloneive_lcell_comb \cpu|select_A|Q[3]~44 (
// Equation(s):
// \cpu|select_A|Q[3]~44_combout  = (\cpu|select_A|Q[4]~38_combout  & ((\cpu|select_A|three_two_translator|15~6_combout ) # ((\cpu|select_RB|Q [3])))) # (!\cpu|select_A|Q[4]~38_combout  & (!\cpu|select_A|three_two_translator|15~6_combout  & 
// ((\cpu|select_RA|Q [3]))))

	.dataa(\cpu|select_A|Q[4]~38_combout ),
	.datab(\cpu|select_A|three_two_translator|15~6_combout ),
	.datac(\cpu|select_RB|Q [3]),
	.datad(\cpu|select_RA|Q [3]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[3]~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[3]~44 .lut_mask = 16'hB9A8;
defparam \cpu|select_A|Q[3]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N2
cycloneive_lcell_comb \cpu|select_A|Q[3]~45 (
// Equation(s):
// \cpu|select_A|Q[3]~45_combout  = (\cpu|select_A|three_two_translator|15~6_combout  & ((\cpu|select_A|Q[3]~44_combout  & ((\cpu|MAR|register8_1|SYNTHESIZED_WIRE_30~q ))) # (!\cpu|select_A|Q[3]~44_combout  & (\cpu|RAM|altsyncram_component|auto_generated|q_a 
// [3])))) # (!\cpu|select_A|three_two_translator|15~6_combout  & (((\cpu|select_A|Q[3]~44_combout ))))

	.dataa(\cpu|RAM|altsyncram_component|auto_generated|q_a [3]),
	.datab(\cpu|select_A|three_two_translator|15~6_combout ),
	.datac(\cpu|MAR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_A|Q[3]~44_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[3]~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[3]~45 .lut_mask = 16'hF388;
defparam \cpu|select_A|Q[3]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N4
cycloneive_lcell_comb \cpu|select_A|Q[3]~46 (
// Equation(s):
// \cpu|select_A|Q[3]~46_combout  = (!\cpu|select_A|Q[4]~41_combout  & ((\cpu|select_A|three_two_translator|15~7_combout  & (\cpu|PC|register8_1|SYNTHESIZED_WIRE_30~q )) # (!\cpu|select_A|three_two_translator|15~7_combout  & ((\cpu|select_A|Q[3]~45_combout 
// )))))

	.dataa(\cpu|PC|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|select_A|Q[4]~41_combout ),
	.datac(\cpu|select_A|three_two_translator|15~7_combout ),
	.datad(\cpu|select_A|Q[3]~45_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[3]~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[3]~46 .lut_mask = 16'h2320;
defparam \cpu|select_A|Q[3]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N14
cycloneive_lcell_comb \cpu|select_A|Q[3]~47 (
// Equation(s):
// \cpu|select_A|Q[3]~47_combout  = (\cpu|select_A|Q[3]~46_combout ) # ((\cpu|select_A|Q[4]~41_combout  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ))

	.dataa(gnd),
	.datab(\cpu|select_A|Q[4]~41_combout ),
	.datac(\cpu|select_A|Q[3]~46_combout ),
	.datad(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[3]~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[3]~47 .lut_mask = 16'hFCF0;
defparam \cpu|select_A|Q[3]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N23
dffeas \cpu|PC|register8_2|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [7]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [31]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_2|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_2|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|PC|register8_2|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
cycloneive_lcell_comb \cpu|select_B|Q[7]~26 (
// Equation(s):
// \cpu|select_B|Q[7]~26_combout  = (\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_B|three_two_translator|15~7_combout ) # ((\cpu|select_B|three_two_translator|15~1_combout  & \cpu|PC|register8_2|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q  & (\cpu|select_B|three_two_translator|15~1_combout  & (\cpu|PC|register8_2|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|select_B|three_two_translator|15~1_combout ),
	.datac(\cpu|PC|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_B|three_two_translator|15~7_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[7]~26 .lut_mask = 16'hEAC0;
defparam \cpu|select_B|Q[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
cycloneive_lcell_comb \cpu|select_B|Q[7]~25 (
// Equation(s):
// \cpu|select_B|Q[7]~25_combout  = (\cpu|select_B|three_two_translator|15~6_combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [21] & ((\cpu|MAR|register8_2|SYNTHESIZED_WIRE_30~q ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|RAM|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|q_a [7]),
	.datac(\cpu|MAR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_B|three_two_translator|15~6_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[7]~25 .lut_mask = 16'hE400;
defparam \cpu|select_B|Q[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
cycloneive_lcell_comb \cpu|select_B|Q[7]~27 (
// Equation(s):
// \cpu|select_B|Q[7]~27_combout  = (\cpu|select_B|Q[7]~26_combout ) # ((\cpu|select_B|Q[7]~25_combout ) # ((\cpu|select_B|three_two_translator|15~3_combout  & \cpu|select_RA|Q [7])))

	.dataa(\cpu|select_B|Q[7]~26_combout ),
	.datab(\cpu|select_B|three_two_translator|15~3_combout ),
	.datac(\cpu|select_RA|Q [7]),
	.datad(\cpu|select_B|Q[7]~25_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[7]~27 .lut_mask = 16'hFFEA;
defparam \cpu|select_B|Q[7]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N11
dffeas \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [7]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N28
cycloneive_lcell_comb \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30~feeder (
// Equation(s):
// \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30~feeder_combout  = \cpu|comb_895|F [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|comb_895|F [7]),
	.cin(gnd),
	.combout(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30~feeder .lut_mask = 16'hFF00;
defparam \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N29
dffeas \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[4]~clkctrl_outclk ),
	.d(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30~feeder_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N30
cycloneive_lcell_comb \cpu|select_RB|Q[7]~33 (
// Equation(s):
// \cpu|select_RB|Q[7]~33_combout  = (\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RB[3]~24_combout ) # ((\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RB[4]~19_combout )))) # 
// (!\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_30~q  & (\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RB[4]~19_combout ))))

	.dataa(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|select_control_RB[3]~24_combout ),
	.datad(\cpu|select_control_RB[4]~19_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[7]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[7]~33 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[7]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N21
dffeas \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [7]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N10
cycloneive_lcell_comb \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_30~feeder (
// Equation(s):
// \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_30~feeder_combout  = \cpu|comb_895|F [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|comb_895|F [7]),
	.cin(gnd),
	.combout(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_30~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_30~feeder .lut_mask = 16'hFF00;
defparam \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_30~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N11
dffeas \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_30~feeder_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N4
cycloneive_lcell_comb \cpu|select_RB|Q[7]~32 (
// Equation(s):
// \cpu|select_RB|Q[7]~32_combout  = (\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RB[1]~11_combout ) # ((\cpu|select_control_RB[2]~15_combout  & \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_30~q  & (\cpu|select_control_RB[2]~15_combout  & ((\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_30~q ))))

	.dataa(\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|select_control_RB[2]~15_combout ),
	.datac(\cpu|select_control_RB[1]~11_combout ),
	.datad(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[7]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[7]~32 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[7]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N24
cycloneive_lcell_comb \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_30~feeder (
// Equation(s):
// \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_30~feeder_combout  = \cpu|comb_895|F [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|comb_895|F [7]),
	.cin(gnd),
	.combout(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_30~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_30~feeder .lut_mask = 16'hFF00;
defparam \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_30~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N25
dffeas \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR [5]),
	.d(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_30~feeder_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N14
cycloneive_lcell_comb \cpu|select_RB|Q~34 (
// Equation(s):
// \cpu|select_RB|Q~34_combout  = (\cpu|select_control_RB[5]~29_combout  & \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_30~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|select_control_RB[5]~29_combout ),
	.datad(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~34 .lut_mask = 16'hF000;
defparam \cpu|select_RB|Q~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N12
cycloneive_lcell_comb \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30~feeder (
// Equation(s):
// \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30~feeder_combout  = \cpu|comb_895|F [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|comb_895|F [7]),
	.cin(gnd),
	.combout(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30~feeder .lut_mask = 16'hFF00;
defparam \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N13
dffeas \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR [7]),
	.d(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30~feeder_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N4
cycloneive_lcell_comb \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30~feeder (
// Equation(s):
// \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30~feeder_combout  = \cpu|comb_895|F [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|comb_895|F [7]),
	.cin(gnd),
	.combout(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30~feeder .lut_mask = 16'hFF00;
defparam \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N5
dffeas \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR [6]),
	.d(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30~feeder_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N28
cycloneive_lcell_comb \cpu|select_RB|Q[7]~35 (
// Equation(s):
// \cpu|select_RB|Q[7]~35_combout  = (\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RB[7]~34_combout ) # ((\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RB[6]~38_combout )))) # 
// (!\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30~q  & (((\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RB[6]~38_combout ))))

	.dataa(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|select_control_RB[7]~34_combout ),
	.datac(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RB[6]~38_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[7]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[7]~35 .lut_mask = 16'hF888;
defparam \cpu|select_RB|Q[7]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N20
cycloneive_lcell_comb \cpu|select_RB|Q[7] (
// Equation(s):
// \cpu|select_RB|Q [7] = (\cpu|select_RB|Q[7]~33_combout ) # ((\cpu|select_RB|Q[7]~32_combout ) # ((\cpu|select_RB|Q~34_combout ) # (\cpu|select_RB|Q[7]~35_combout )))

	.dataa(\cpu|select_RB|Q[7]~33_combout ),
	.datab(\cpu|select_RB|Q[7]~32_combout ),
	.datac(\cpu|select_RB|Q~34_combout ),
	.datad(\cpu|select_RB|Q[7]~35_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [7]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[7] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N26
cycloneive_lcell_comb \cpu|select_B|Q[7]~28 (
// Equation(s):
// \cpu|select_B|Q[7]~28_combout  = (\cpu|select_B|Q[7]~27_combout ) # ((\cpu|select_B|three_two_translator|15~2_combout  & \cpu|select_RB|Q [7]))

	.dataa(gnd),
	.datab(\cpu|select_B|three_two_translator|15~2_combout ),
	.datac(\cpu|select_B|Q[7]~27_combout ),
	.datad(\cpu|select_RB|Q [7]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[7]~28 .lut_mask = 16'hFCF0;
defparam \cpu|select_B|Q[7]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N3
dffeas \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_895|F [4]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N2
cycloneive_lcell_comb \cpu|select_RA|Q[4]~47 (
// Equation(s):
// \cpu|select_RA|Q[4]~47_combout  = (\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RA[6]~27_combout ) # ((\cpu|select_control_RA[7]~23_combout  & \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_34~q )))) # 
// (!\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_34~q  & (\cpu|select_control_RA[7]~23_combout  & (\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_34~q )))

	.dataa(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_control_RA[7]~23_combout ),
	.datac(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RA[6]~27_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[4]~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[4]~47 .lut_mask = 16'hEAC0;
defparam \cpu|select_RA|Q[4]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N27
dffeas \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR [5]),
	.d(gnd),
	.asdata(\cpu|comb_895|F [4]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N23
dffeas \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [4]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N22
cycloneive_lcell_comb \cpu|select_RA|Q~44 (
// Equation(s):
// \cpu|select_RA|Q~44_combout  = (\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RA[1]~1_combout ) # ((\cpu|select_control_RA[1]~3_combout  & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\cpu|select_control_RA[1]~3_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.datac(\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RA[1]~1_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q~44 .lut_mask = 16'hF020;
defparam \cpu|select_RA|Q~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N23
dffeas \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [4]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N0
cycloneive_lcell_comb \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_34~feeder (
// Equation(s):
// \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_34~feeder_combout  = \cpu|comb_895|F [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|comb_895|F [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_34~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_34~feeder .lut_mask = 16'hF0F0;
defparam \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_34~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N1
dffeas \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_34~feeder_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N21
dffeas \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [4]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N20
cycloneive_lcell_comb \cpu|select_RA|Q[4]~45 (
// Equation(s):
// \cpu|select_RA|Q[4]~45_combout  = (\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RA[3]~12_combout ) # ((\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RA[4]~7_combout )))) # 
// (!\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_34~q  & (((\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RA[4]~7_combout ))))

	.dataa(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_control_RA[3]~12_combout ),
	.datac(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RA[4]~7_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[4]~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[4]~45 .lut_mask = 16'hF888;
defparam \cpu|select_RA|Q[4]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N22
cycloneive_lcell_comb \cpu|select_RA|Q[4]~46 (
// Equation(s):
// \cpu|select_RA|Q[4]~46_combout  = (\cpu|select_RA|Q~44_combout ) # ((\cpu|select_RA|Q[4]~45_combout ) # ((\cpu|select_control_RA[2]~16_combout  & \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_34~q )))

	.dataa(\cpu|select_control_RA[2]~16_combout ),
	.datab(\cpu|select_RA|Q~44_combout ),
	.datac(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_RA|Q[4]~45_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[4]~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[4]~46 .lut_mask = 16'hFFEC;
defparam \cpu|select_RA|Q[4]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N26
cycloneive_lcell_comb \cpu|select_RA|Q[4] (
// Equation(s):
// \cpu|select_RA|Q [4] = (\cpu|select_RA|Q[4]~47_combout ) # ((\cpu|select_RA|Q[4]~46_combout ) # ((\cpu|select_control_RA[5]~32_combout  & \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_34~q )))

	.dataa(\cpu|select_control_RA[5]~32_combout ),
	.datab(\cpu|select_RA|Q[4]~47_combout ),
	.datac(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_RA|Q[4]~46_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q [4]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[4] .lut_mask = 16'hFFEC;
defparam \cpu|select_RA|Q[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N24
cycloneive_lcell_comb \cpu|select_A|Q[4]~39 (
// Equation(s):
// \cpu|select_A|Q[4]~39_combout  = (\cpu|select_A|Q[4]~38_combout  & (\cpu|select_A|three_two_translator|15~6_combout )) # (!\cpu|select_A|Q[4]~38_combout  & ((\cpu|select_A|three_two_translator|15~6_combout  & 
// ((\cpu|RAM|altsyncram_component|auto_generated|q_a [4]))) # (!\cpu|select_A|three_two_translator|15~6_combout  & (\cpu|select_RA|Q [4]))))

	.dataa(\cpu|select_A|Q[4]~38_combout ),
	.datab(\cpu|select_A|three_two_translator|15~6_combout ),
	.datac(\cpu|select_RA|Q [4]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[4]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[4]~39 .lut_mask = 16'hDC98;
defparam \cpu|select_A|Q[4]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N6
cycloneive_lcell_comb \cpu|select_A|Q[4]~40 (
// Equation(s):
// \cpu|select_A|Q[4]~40_combout  = (\cpu|select_A|Q[4]~38_combout  & ((\cpu|select_A|Q[4]~39_combout  & (\cpu|MAR|register8_2|SYNTHESIZED_WIRE_34~q )) # (!\cpu|select_A|Q[4]~39_combout  & ((\cpu|select_RB|Q [4]))))) # (!\cpu|select_A|Q[4]~38_combout  & 
// (((\cpu|select_A|Q[4]~39_combout ))))

	.dataa(\cpu|select_A|Q[4]~38_combout ),
	.datab(\cpu|MAR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|select_RB|Q [4]),
	.datad(\cpu|select_A|Q[4]~39_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[4]~40 .lut_mask = 16'hDDA0;
defparam \cpu|select_A|Q[4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N30
cycloneive_lcell_comb \cpu|select_A|Q[4]~42 (
// Equation(s):
// \cpu|select_A|Q[4]~42_combout  = (!\cpu|select_A|Q[4]~41_combout  & ((\cpu|select_A|three_two_translator|15~7_combout  & ((\cpu|PC|register8_2|SYNTHESIZED_WIRE_34~q ))) # (!\cpu|select_A|three_two_translator|15~7_combout  & (\cpu|select_A|Q[4]~40_combout 
// ))))

	.dataa(\cpu|select_A|Q[4]~40_combout ),
	.datab(\cpu|select_A|three_two_translator|15~7_combout ),
	.datac(\cpu|PC|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_A|Q[4]~41_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[4]~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[4]~42 .lut_mask = 16'h00E2;
defparam \cpu|select_A|Q[4]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N0
cycloneive_lcell_comb \cpu|select_A|Q[4]~43 (
// Equation(s):
// \cpu|select_A|Q[4]~43_combout  = (\cpu|select_A|Q[4]~42_combout ) # ((\cpu|select_A|Q[4]~41_combout  & \cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ))

	.dataa(gnd),
	.datab(\cpu|select_A|Q[4]~41_combout ),
	.datac(\cpu|select_A|Q[4]~42_combout ),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[4]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[4]~43 .lut_mask = 16'hFCF0;
defparam \cpu|select_A|Q[4]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N25
dffeas \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [6]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N27
dffeas \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [6]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N26
cycloneive_lcell_comb \cpu|select_RB|Q[6]~36 (
// Equation(s):
// \cpu|select_RB|Q[6]~36_combout  = (\cpu|select_control_RB[2]~15_combout  & ((\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_32~q ) # ((\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RB[1]~11_combout )))) # 
// (!\cpu|select_control_RB[2]~15_combout  & (((\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RB[1]~11_combout ))))

	.dataa(\cpu|select_control_RB[2]~15_combout ),
	.datab(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RB[1]~11_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[6]~36 .lut_mask = 16'hF888;
defparam \cpu|select_RB|Q[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N23
dffeas \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_895|F [6]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N31
dffeas \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_895|F [6]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N30
cycloneive_lcell_comb \cpu|select_RB|Q[6]~39 (
// Equation(s):
// \cpu|select_RB|Q[6]~39_combout  = (\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RB[6]~38_combout ) # ((\cpu|select_control_RB[7]~34_combout  & \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_32~q  & (\cpu|select_control_RB[7]~34_combout  & (\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|select_control_RB[7]~34_combout ),
	.datac(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RB[6]~38_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[6]~39 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N17
dffeas \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR [5]),
	.d(gnd),
	.asdata(\cpu|comb_895|F [6]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N16
cycloneive_lcell_comb \cpu|select_RB|Q~38 (
// Equation(s):
// \cpu|select_RB|Q~38_combout  = (\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RB[5]~29_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RB[5]~29_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~38 .lut_mask = 16'hF000;
defparam \cpu|select_RB|Q~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N1
dffeas \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [6]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N21
dffeas \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [6]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N0
cycloneive_lcell_comb \cpu|select_RB|Q[6]~37 (
// Equation(s):
// \cpu|select_RB|Q[6]~37_combout  = (\cpu|select_control_RB[4]~19_combout  & ((\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_32~q ) # ((\cpu|select_control_RB[3]~24_combout  & \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|select_control_RB[4]~19_combout  & (\cpu|select_control_RB[3]~24_combout  & (\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|select_control_RB[4]~19_combout ),
	.datab(\cpu|select_control_RB[3]~24_combout ),
	.datac(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[6]~37 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N12
cycloneive_lcell_comb \cpu|select_RB|Q[6] (
// Equation(s):
// \cpu|select_RB|Q [6] = (\cpu|select_RB|Q[6]~36_combout ) # ((\cpu|select_RB|Q[6]~39_combout ) # ((\cpu|select_RB|Q~38_combout ) # (\cpu|select_RB|Q[6]~37_combout )))

	.dataa(\cpu|select_RB|Q[6]~36_combout ),
	.datab(\cpu|select_RB|Q[6]~39_combout ),
	.datac(\cpu|select_RB|Q~38_combout ),
	.datad(\cpu|select_RB|Q[6]~37_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [6]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[6] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N2
cycloneive_lcell_comb \cpu|select_RA|Q~36 (
// Equation(s):
// \cpu|select_RA|Q~36_combout  = (\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RA[1]~1_combout ) # ((!\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & \cpu|select_control_RA[1]~3_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.datab(\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|select_control_RA[1]~1_combout ),
	.datad(\cpu|select_control_RA[1]~3_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q~36 .lut_mask = 16'hC4C0;
defparam \cpu|select_RA|Q~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N20
cycloneive_lcell_comb \cpu|select_RA|Q[6]~37 (
// Equation(s):
// \cpu|select_RA|Q[6]~37_combout  = (\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RA[3]~12_combout ) # ((\cpu|select_control_RA[4]~7_combout  & \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_32~q  & (\cpu|select_control_RA[4]~7_combout  & (\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|select_control_RA[4]~7_combout ),
	.datac(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RA[3]~12_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[6]~37 .lut_mask = 16'hEAC0;
defparam \cpu|select_RA|Q[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
cycloneive_lcell_comb \cpu|select_RA|Q[6]~38 (
// Equation(s):
// \cpu|select_RA|Q[6]~38_combout  = (\cpu|select_RA|Q~36_combout ) # ((\cpu|select_RA|Q[6]~37_combout ) # ((\cpu|select_control_RA[2]~16_combout  & \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|select_control_RA[2]~16_combout ),
	.datab(\cpu|select_RA|Q~36_combout ),
	.datac(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_RA|Q[6]~37_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[6]~38 .lut_mask = 16'hFFEC;
defparam \cpu|select_RA|Q[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N22
cycloneive_lcell_comb \cpu|select_RA|Q[6]~39 (
// Equation(s):
// \cpu|select_RA|Q[6]~39_combout  = (\cpu|select_control_RA[7]~23_combout  & ((\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_32~q ) # ((\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RA[6]~27_combout )))) # 
// (!\cpu|select_control_RA[7]~23_combout  & (((\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RA[6]~27_combout ))))

	.dataa(\cpu|select_control_RA[7]~23_combout ),
	.datab(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RA[6]~27_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[6]~39 .lut_mask = 16'hF888;
defparam \cpu|select_RA|Q[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N4
cycloneive_lcell_comb \cpu|select_RA|Q[6] (
// Equation(s):
// \cpu|select_RA|Q [6] = (\cpu|select_RA|Q[6]~38_combout ) # ((\cpu|select_RA|Q[6]~39_combout ) # ((\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RA[5]~32_combout )))

	.dataa(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|select_RA|Q[6]~38_combout ),
	.datac(\cpu|select_RA|Q[6]~39_combout ),
	.datad(\cpu|select_control_RA[5]~32_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q [6]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[6] .lut_mask = 16'hFEFC;
defparam \cpu|select_RA|Q[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N14
cycloneive_lcell_comb \cpu|PC|register8_2|SYNTHESIZED_WIRE_32~feeder (
// Equation(s):
// \cpu|PC|register8_2|SYNTHESIZED_WIRE_32~feeder_combout  = \cpu|comb_895|F [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|comb_895|F [6]),
	.cin(gnd),
	.combout(\cpu|PC|register8_2|SYNTHESIZED_WIRE_32~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC|register8_2|SYNTHESIZED_WIRE_32~feeder .lut_mask = 16'hFF00;
defparam \cpu|PC|register8_2|SYNTHESIZED_WIRE_32~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N15
dffeas \cpu|PC|register8_2|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(\cpu|PC|register8_2|SYNTHESIZED_WIRE_32~feeder_combout ),
	.asdata(vcc),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [31]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_2|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_2|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|PC|register8_2|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N4
cycloneive_lcell_comb \cpu|select_B|Q[6]~30 (
// Equation(s):
// \cpu|select_B|Q[6]~30_combout  = (\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_B|three_two_translator|15~7_combout ) # ((\cpu|PC|register8_2|SYNTHESIZED_WIRE_32~q  & \cpu|select_B|three_two_translator|15~1_combout )))) # 
// (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q  & (((\cpu|PC|register8_2|SYNTHESIZED_WIRE_32~q  & \cpu|select_B|three_two_translator|15~1_combout ))))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|select_B|three_two_translator|15~7_combout ),
	.datac(\cpu|PC|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_B|three_two_translator|15~1_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[6]~30 .lut_mask = 16'hF888;
defparam \cpu|select_B|Q[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N18
cycloneive_lcell_comb \cpu|select_B|Q[6]~29 (
// Equation(s):
// \cpu|select_B|Q[6]~29_combout  = (\cpu|select_B|three_two_translator|15~6_combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [21] & (\cpu|MAR|register8_2|SYNTHESIZED_WIRE_32~q )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [21] & 
// ((\cpu|RAM|altsyncram_component|auto_generated|q_a [6])))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|MAR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|select_B|three_two_translator|15~6_combout ),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[6]~29 .lut_mask = 16'hD080;
defparam \cpu|select_B|Q[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N22
cycloneive_lcell_comb \cpu|select_B|Q[6]~31 (
// Equation(s):
// \cpu|select_B|Q[6]~31_combout  = (\cpu|select_B|Q[6]~30_combout ) # ((\cpu|select_B|Q[6]~29_combout ) # ((\cpu|select_B|three_two_translator|15~3_combout  & \cpu|select_RA|Q [6])))

	.dataa(\cpu|select_B|three_two_translator|15~3_combout ),
	.datab(\cpu|select_RA|Q [6]),
	.datac(\cpu|select_B|Q[6]~30_combout ),
	.datad(\cpu|select_B|Q[6]~29_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[6]~31 .lut_mask = 16'hFFF8;
defparam \cpu|select_B|Q[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N20
cycloneive_lcell_comb \cpu|select_B|Q[6]~32 (
// Equation(s):
// \cpu|select_B|Q[6]~32_combout  = (\cpu|select_B|Q[6]~31_combout ) # ((\cpu|select_RB|Q [6] & \cpu|select_B|three_two_translator|15~2_combout ))

	.dataa(gnd),
	.datab(\cpu|select_RB|Q [6]),
	.datac(\cpu|select_B|Q[6]~31_combout ),
	.datad(\cpu|select_B|three_two_translator|15~2_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[6]~32 .lut_mask = 16'hFCF0;
defparam \cpu|select_B|Q[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N13
dffeas \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [5]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N14
cycloneive_lcell_comb \cpu|select_RB|Q[5]~40 (
// Equation(s):
// \cpu|select_RB|Q[5]~40_combout  = (\cpu|select_control_RB[2]~15_combout  & ((\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_33~q ) # ((\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RB[1]~11_combout )))) # 
// (!\cpu|select_control_RB[2]~15_combout  & (\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_33~q  & (\cpu|select_control_RB[1]~11_combout )))

	.dataa(\cpu|select_control_RB[2]~15_combout ),
	.datab(\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|select_control_RB[1]~11_combout ),
	.datad(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[5]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[5]~40 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[5]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N6
cycloneive_lcell_comb \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33~feeder (
// Equation(s):
// \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33~feeder_combout  = \cpu|comb_895|F [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|comb_895|F [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33~feeder .lut_mask = 16'hF0F0;
defparam \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N7
dffeas \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[4]~clkctrl_outclk ),
	.d(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33~feeder_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N28
cycloneive_lcell_comb \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_33~feeder (
// Equation(s):
// \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_33~feeder_combout  = \cpu|comb_895|F [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|comb_895|F [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_33~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_33~feeder .lut_mask = 16'hF0F0;
defparam \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_33~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N29
dffeas \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_33~feeder_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N0
cycloneive_lcell_comb \cpu|select_RB|Q[5]~41 (
// Equation(s):
// \cpu|select_RB|Q[5]~41_combout  = (\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_RB[4]~19_combout ) # ((\cpu|select_control_RB[3]~24_combout  & \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_33~q )))) # 
// (!\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33~q  & (\cpu|select_control_RB[3]~24_combout  & ((\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_33~q ))))

	.dataa(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|select_control_RB[3]~24_combout ),
	.datac(\cpu|select_control_RB[4]~19_combout ),
	.datad(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[5]~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[5]~41 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[5]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N21
dffeas \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_895|F [5]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N24
cycloneive_lcell_comb \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_33~feeder (
// Equation(s):
// \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_33~feeder_combout  = \cpu|comb_895|F [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|comb_895|F [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_33~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_33~feeder .lut_mask = 16'hF0F0;
defparam \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_33~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N25
dffeas \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR [7]),
	.d(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_33~feeder_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N26
cycloneive_lcell_comb \cpu|select_RB|Q[5]~43 (
// Equation(s):
// \cpu|select_RB|Q[5]~43_combout  = (\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_RB[6]~38_combout ) # ((\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RB[7]~34_combout )))) # 
// (!\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_33~q  & (\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_33~q  & (\cpu|select_control_RB[7]~34_combout )))

	.dataa(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|select_control_RB[7]~34_combout ),
	.datad(\cpu|select_control_RB[6]~38_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[5]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[5]~43 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[5]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N6
cycloneive_lcell_comb \cpu|select_RB|Q~42 (
// Equation(s):
// \cpu|select_RB|Q~42_combout  = (\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RB[5]~29_combout )

	.dataa(gnd),
	.datab(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datac(gnd),
	.datad(\cpu|select_control_RB[5]~29_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~42 .lut_mask = 16'hCC00;
defparam \cpu|select_RB|Q~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N0
cycloneive_lcell_comb \cpu|select_RB|Q[5] (
// Equation(s):
// \cpu|select_RB|Q [5] = (\cpu|select_RB|Q[5]~40_combout ) # ((\cpu|select_RB|Q[5]~41_combout ) # ((\cpu|select_RB|Q[5]~43_combout ) # (\cpu|select_RB|Q~42_combout )))

	.dataa(\cpu|select_RB|Q[5]~40_combout ),
	.datab(\cpu|select_RB|Q[5]~41_combout ),
	.datac(\cpu|select_RB|Q[5]~43_combout ),
	.datad(\cpu|select_RB|Q~42_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [5]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[5] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N26
cycloneive_lcell_comb \cpu|select_A|Q[5]~33 (
// Equation(s):
// \cpu|select_A|Q[5]~33_combout  = ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [18])) # (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q )

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]),
	.datac(gnd),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[5]~33 .lut_mask = 16'hFF77;
defparam \cpu|select_A|Q[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N16
cycloneive_lcell_comb \cpu|select_A|Q[5]~34 (
// Equation(s):
// \cpu|select_A|Q[5]~34_combout  = (\cpu|select_A|Q[5]~33_combout  & (((\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]) # (!\cpu|RAM|altsyncram_component|auto_generated|q_a [5])) # (!\cpu|select_A|three_two_translator|15~6_combout )))

	.dataa(\cpu|select_A|Q[5]~33_combout ),
	.datab(\cpu|select_A|three_two_translator|15~6_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[5]~34 .lut_mask = 16'hA2AA;
defparam \cpu|select_A|Q[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
cycloneive_lcell_comb \cpu|select_A|Q[5]~35 (
// Equation(s):
// \cpu|select_A|Q[5]~35_combout  = (\cpu|PC|register8_2|SYNTHESIZED_WIRE_33~q  & (!\cpu|select_A|three_two_translator|15~1_combout  & ((!\cpu|MAR|register8_2|SYNTHESIZED_WIRE_33~q ) # (!\cpu|select_A|three_two_translator|15~0_combout )))) # 
// (!\cpu|PC|register8_2|SYNTHESIZED_WIRE_33~q  & (((!\cpu|MAR|register8_2|SYNTHESIZED_WIRE_33~q )) # (!\cpu|select_A|three_two_translator|15~0_combout )))

	.dataa(\cpu|PC|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|select_A|three_two_translator|15~0_combout ),
	.datac(\cpu|MAR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_A|three_two_translator|15~1_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[5]~35 .lut_mask = 16'h153F;
defparam \cpu|select_A|Q[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N4
cycloneive_lcell_comb \cpu|select_A|Q[5]~36 (
// Equation(s):
// \cpu|select_A|Q[5]~36_combout  = (\cpu|select_A|Q[5]~34_combout  & (\cpu|select_A|Q[5]~35_combout  & ((!\cpu|select_A|three_two_translator|15~3_combout ) # (!\cpu|select_RB|Q [5]))))

	.dataa(\cpu|select_RB|Q [5]),
	.datab(\cpu|select_A|three_two_translator|15~3_combout ),
	.datac(\cpu|select_A|Q[5]~34_combout ),
	.datad(\cpu|select_A|Q[5]~35_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[5]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[5]~36 .lut_mask = 16'h7000;
defparam \cpu|select_A|Q[5]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N10
cycloneive_lcell_comb \cpu|select_A|Q[5]~37 (
// Equation(s):
// \cpu|select_A|Q[5]~37_combout  = (\cpu|select_A|Q[5]~36_combout  & ((!\cpu|select_A|three_two_translator|15~2_combout ) # (!\cpu|select_RA|Q [5])))

	.dataa(gnd),
	.datab(\cpu|select_RA|Q [5]),
	.datac(\cpu|select_A|three_two_translator|15~2_combout ),
	.datad(\cpu|select_A|Q[5]~36_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[5]~37 .lut_mask = 16'h3F00;
defparam \cpu|select_A|Q[5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N12
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[0].row|union[10].unit|comb~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[0].row|union[10].unit|comb~0_combout  = (\cpu|select_B|Q[0]~58_combout  & ((\cpu|select_A|Q[10]~17_combout ) # ((\cpu|select_RB|Q [10] & \cpu|select_A|three_two_translator|15~3_combout ))))

	.dataa(\cpu|select_RB|Q [10]),
	.datab(\cpu|select_A|Q[10]~17_combout ),
	.datac(\cpu|select_A|three_two_translator|15~3_combout ),
	.datad(\cpu|select_B|Q[0]~58_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[0].row|union[10].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[0].row|union[10].unit|comb~0 .lut_mask = 16'hEC00;
defparam \cpu|comb_895|comb_22|union[0].row|union[10].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N22
cycloneive_lcell_comb \cpu|select_A|Q[9]~18 (
// Equation(s):
// \cpu|select_A|Q[9]~18_combout  = (\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_A|three_two_translator|15~5_combout ) # ((\cpu|select_A|three_two_translator|15~4_combout  & \cpu|RAM|altsyncram_component|auto_generated|q_a [9])))) # 
// (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q  & (\cpu|select_A|three_two_translator|15~4_combout  & ((\cpu|RAM|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|select_A|three_two_translator|15~4_combout ),
	.datac(\cpu|select_A|three_two_translator|15~5_combout ),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[9]~18 .lut_mask = 16'hECA0;
defparam \cpu|select_A|Q[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N9
dffeas \cpu|PC|register8_3|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [9]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [31]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_3|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_3|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|PC|register8_3|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N8
cycloneive_lcell_comb \cpu|select_A|Q[9]~19 (
// Equation(s):
// \cpu|select_A|Q[9]~19_combout  = (\cpu|select_A|three_two_translator|15~0_combout  & ((\cpu|MAR|register8_3|SYNTHESIZED_WIRE_33~q ) # ((\cpu|PC|register8_3|SYNTHESIZED_WIRE_33~q  & \cpu|select_A|three_two_translator|15~1_combout )))) # 
// (!\cpu|select_A|three_two_translator|15~0_combout  & (((\cpu|PC|register8_3|SYNTHESIZED_WIRE_33~q  & \cpu|select_A|three_two_translator|15~1_combout ))))

	.dataa(\cpu|select_A|three_two_translator|15~0_combout ),
	.datab(\cpu|MAR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|PC|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_A|three_two_translator|15~1_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[9]~19 .lut_mask = 16'hF888;
defparam \cpu|select_A|Q[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N24
cycloneive_lcell_comb \cpu|select_A|Q[9]~20 (
// Equation(s):
// \cpu|select_A|Q[9]~20_combout  = (\cpu|select_A|Q[9]~18_combout ) # ((\cpu|select_A|Q[9]~19_combout ) # ((\cpu|select_A|three_two_translator|15~2_combout  & \cpu|select_RA|Q [9])))

	.dataa(\cpu|select_A|Q[9]~18_combout ),
	.datab(\cpu|select_A|three_two_translator|15~2_combout ),
	.datac(\cpu|select_A|Q[9]~19_combout ),
	.datad(\cpu|select_RA|Q [9]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[9]~20 .lut_mask = 16'hFEFA;
defparam \cpu|select_A|Q[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N9
dffeas \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_895|F [9]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N7
dffeas \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_895|F [9]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N6
cycloneive_lcell_comb \cpu|select_RB|Q[9]~27 (
// Equation(s):
// \cpu|select_RB|Q[9]~27_combout  = (\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_RB[7]~34_combout ) # ((\cpu|select_control_RB[6]~38_combout  & \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_33~q )))) # 
// (!\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_33~q  & (\cpu|select_control_RB[6]~38_combout  & (\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|select_control_RB[6]~38_combout ),
	.datac(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RB[7]~34_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[9]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[9]~27 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[9]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
cycloneive_lcell_comb \cpu|select_RB|Q~26 (
// Equation(s):
// \cpu|select_RB|Q~26_combout  = (\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RB[5]~29_combout )

	.dataa(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|select_control_RB[5]~29_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~26 .lut_mask = 16'hAA00;
defparam \cpu|select_RB|Q~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N23
dffeas \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [9]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N31
dffeas \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [9]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N14
cycloneive_lcell_comb \cpu|select_RB|Q[9]~24 (
// Equation(s):
// \cpu|select_RB|Q[9]~24_combout  = (\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_RB[1]~11_combout ) # ((\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RB[2]~15_combout )))) # 
// (!\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_33~q  & (\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_33~q  & (\cpu|select_control_RB[2]~15_combout )))

	.dataa(\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|select_control_RB[2]~15_combout ),
	.datad(\cpu|select_control_RB[1]~11_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[9]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[9]~24 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[9]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N29
dffeas \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [9]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N25
dffeas \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [9]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N24
cycloneive_lcell_comb \cpu|select_RB|Q[9]~25 (
// Equation(s):
// \cpu|select_RB|Q[9]~25_combout  = (\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_RB[4]~19_combout ) # ((\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RB[3]~24_combout )))) # 
// (!\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_33~q  & (((\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RB[3]~24_combout ))))

	.dataa(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|select_control_RB[4]~19_combout ),
	.datac(\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_control_RB[3]~24_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[9]~25 .lut_mask = 16'hF888;
defparam \cpu|select_RB|Q[9]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N20
cycloneive_lcell_comb \cpu|select_RB|Q[9] (
// Equation(s):
// \cpu|select_RB|Q [9] = (\cpu|select_RB|Q[9]~27_combout ) # ((\cpu|select_RB|Q~26_combout ) # ((\cpu|select_RB|Q[9]~24_combout ) # (\cpu|select_RB|Q[9]~25_combout )))

	.dataa(\cpu|select_RB|Q[9]~27_combout ),
	.datab(\cpu|select_RB|Q~26_combout ),
	.datac(\cpu|select_RB|Q[9]~24_combout ),
	.datad(\cpu|select_RB|Q[9]~25_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [9]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[9] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N2
cycloneive_lcell_comb \cpu|select_A|Q[9] (
// Equation(s):
// \cpu|select_A|Q [9] = (\cpu|select_A|Q[9]~20_combout ) # ((\cpu|select_A|three_two_translator|15~3_combout  & \cpu|select_RB|Q [9]))

	.dataa(gnd),
	.datab(\cpu|select_A|Q[9]~20_combout ),
	.datac(\cpu|select_A|three_two_translator|15~3_combout ),
	.datad(\cpu|select_RB|Q [9]),
	.cin(gnd),
	.combout(\cpu|select_A|Q [9]),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[9] .lut_mask = 16'hFCCC;
defparam \cpu|select_A|Q[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N14
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[0].row|union[9].unit|comb~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[0].row|union[9].unit|comb~0_combout  = (\cpu|select_B|Q[0]~58_combout  & ((\cpu|select_A|Q[9]~20_combout ) # ((\cpu|select_RB|Q [9] & \cpu|select_A|three_two_translator|15~3_combout ))))

	.dataa(\cpu|select_RB|Q [9]),
	.datab(\cpu|select_A|Q[9]~20_combout ),
	.datac(\cpu|select_A|three_two_translator|15~3_combout ),
	.datad(\cpu|select_B|Q[0]~58_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[0].row|union[9].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[0].row|union[9].unit|comb~0 .lut_mask = 16'hEC00;
defparam \cpu|comb_895|comb_22|union[0].row|union[9].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N3
dffeas \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [8]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N15
dffeas \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [8]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N2
cycloneive_lcell_comb \cpu|select_RB|Q[8]~29 (
// Equation(s):
// \cpu|select_RB|Q[8]~29_combout  = (\cpu|select_control_RB[3]~24_combout  & ((\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_34~q ) # ((\cpu|select_control_RB[4]~19_combout  & \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_34~q )))) # 
// (!\cpu|select_control_RB[3]~24_combout  & (\cpu|select_control_RB[4]~19_combout  & ((\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_34~q ))))

	.dataa(\cpu|select_control_RB[3]~24_combout ),
	.datab(\cpu|select_control_RB[4]~19_combout ),
	.datac(\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[8]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[8]~29 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[8]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N25
dffeas \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR [5]),
	.d(gnd),
	.asdata(\cpu|comb_895|F [8]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N24
cycloneive_lcell_comb \cpu|select_RB|Q~30 (
// Equation(s):
// \cpu|select_RB|Q~30_combout  = (\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RB[5]~29_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RB[5]~29_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~30 .lut_mask = 16'hF000;
defparam \cpu|select_RB|Q~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N13
dffeas \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [8]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N3
dffeas \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [8]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N8
cycloneive_lcell_comb \cpu|select_RB|Q[8]~28 (
// Equation(s):
// \cpu|select_RB|Q[8]~28_combout  = (\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RB[2]~15_combout ) # ((\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RB[1]~11_combout )))) # 
// (!\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_34~q  & (\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RB[1]~11_combout ))))

	.dataa(\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|select_control_RB[2]~15_combout ),
	.datad(\cpu|select_control_RB[1]~11_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[8]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[8]~28 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[8]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N5
dffeas \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_895|F [8]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N1
dffeas \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_895|F [8]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N0
cycloneive_lcell_comb \cpu|select_RB|Q[8]~31 (
// Equation(s):
// \cpu|select_RB|Q[8]~31_combout  = (\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RB[7]~34_combout ) # ((\cpu|select_control_RB[6]~38_combout  & \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_34~q )))) # 
// (!\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_34~q  & (\cpu|select_control_RB[6]~38_combout  & (\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_34~q )))

	.dataa(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_control_RB[6]~38_combout ),
	.datac(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RB[7]~34_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[8]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[8]~31 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[8]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N22
cycloneive_lcell_comb \cpu|select_RB|Q[8] (
// Equation(s):
// \cpu|select_RB|Q [8] = (\cpu|select_RB|Q[8]~29_combout ) # ((\cpu|select_RB|Q~30_combout ) # ((\cpu|select_RB|Q[8]~28_combout ) # (\cpu|select_RB|Q[8]~31_combout )))

	.dataa(\cpu|select_RB|Q[8]~29_combout ),
	.datab(\cpu|select_RB|Q~30_combout ),
	.datac(\cpu|select_RB|Q[8]~28_combout ),
	.datad(\cpu|select_RB|Q[8]~31_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [8]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[8] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N0
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[0].row|union[8].unit|comb~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[0].row|union[8].unit|comb~0_combout  = (\cpu|select_B|Q[0]~58_combout  & ((\cpu|select_A|Q[8]~23_combout ) # ((\cpu|select_A|three_two_translator|15~3_combout  & \cpu|select_RB|Q [8]))))

	.dataa(\cpu|select_A|three_two_translator|15~3_combout ),
	.datab(\cpu|select_A|Q[8]~23_combout ),
	.datac(\cpu|select_RB|Q [8]),
	.datad(\cpu|select_B|Q[0]~58_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[0].row|union[8].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[0].row|union[8].unit|comb~0 .lut_mask = 16'hEC00;
defparam \cpu|comb_895|comb_22|union[0].row|union[8].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N8
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[0].row|union[7].unit|comb~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[0].row|union[7].unit|comb~0_combout  = (\cpu|select_A|Q[7]~27_combout  & ((\cpu|select_B|Q[0]~57_combout ) # ((\cpu|select_B|Q[3]~40_combout  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ))))

	.dataa(\cpu|select_B|Q[3]~40_combout ),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|select_B|Q[0]~57_combout ),
	.datad(\cpu|select_A|Q[7]~27_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[0].row|union[7].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[0].row|union[7].unit|comb~0 .lut_mask = 16'hF800;
defparam \cpu|comb_895|comb_22|union[0].row|union[7].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N6
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[0].row|union[6].unit|comb~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[0].row|union[6].unit|comb~0_combout  = (\cpu|select_B|Q[0]~58_combout  & (((\cpu|select_A|three_two_translator|15~2_combout  & \cpu|select_RA|Q [6])) # (!\cpu|select_A|Q[6]~31_combout )))

	.dataa(\cpu|select_A|three_two_translator|15~2_combout ),
	.datab(\cpu|select_B|Q[0]~58_combout ),
	.datac(\cpu|select_RA|Q [6]),
	.datad(\cpu|select_A|Q[6]~31_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[0].row|union[6].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[0].row|union[6].unit|comb~0 .lut_mask = 16'h80CC;
defparam \cpu|comb_895|comb_22|union[0].row|union[6].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[0].row|union[5].unit|comb~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[0].row|union[5].unit|comb~0_combout  = (\cpu|select_B|Q[0]~58_combout  & (((\cpu|select_RA|Q [5] & \cpu|select_A|three_two_translator|15~2_combout )) # (!\cpu|select_A|Q[5]~36_combout )))

	.dataa(\cpu|select_RA|Q [5]),
	.datab(\cpu|select_A|three_two_translator|15~2_combout ),
	.datac(\cpu|select_A|Q[5]~36_combout ),
	.datad(\cpu|select_B|Q[0]~58_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[0].row|union[5].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[0].row|union[5].unit|comb~0 .lut_mask = 16'h8F00;
defparam \cpu|comb_895|comb_22|union[0].row|union[5].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N22
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[0].row|union[4].unit|comb~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[0].row|union[4].unit|comb~0_combout  = (\cpu|select_B|Q[0]~58_combout  & ((\cpu|select_A|Q[4]~42_combout ) # ((\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & \cpu|select_A|Q[4]~41_combout ))))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_A|Q[4]~41_combout ),
	.datac(\cpu|select_A|Q[4]~42_combout ),
	.datad(\cpu|select_B|Q[0]~58_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[0].row|union[4].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[0].row|union[4].unit|comb~0 .lut_mask = 16'hF800;
defparam \cpu|comb_895|comb_22|union[0].row|union[4].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N12
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[0].row|union[3].unit|comb~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[0].row|union[3].unit|comb~0_combout  = (\cpu|select_B|Q[0]~58_combout  & ((\cpu|select_A|Q[3]~46_combout ) # ((\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & \cpu|select_A|Q[4]~41_combout ))))

	.dataa(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|select_A|Q[4]~41_combout ),
	.datac(\cpu|select_A|Q[3]~46_combout ),
	.datad(\cpu|select_B|Q[0]~58_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[0].row|union[3].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[0].row|union[3].unit|comb~0 .lut_mask = 16'hF800;
defparam \cpu|comb_895|comb_22|union[0].row|union[3].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N30
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[1].row|union[0].unit|comb~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[1].row|union[0].unit|comb~0_combout  = (\cpu|select_B|Q[1]~54_combout  & ((\cpu|select_A|Q[0]~58_combout ) # ((\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q  & \cpu|select_A|Q[4]~41_combout ))))

	.dataa(\cpu|select_A|Q[0]~58_combout ),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|select_A|Q[4]~41_combout ),
	.datad(\cpu|select_B|Q[1]~54_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[1].row|union[0].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[1].row|union[0].unit|comb~0 .lut_mask = 16'hEA00;
defparam \cpu|comb_895|comb_22|union[1].row|union[0].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N6
cycloneive_lcell_comb \cpu|select_A|Q[1]~55 (
// Equation(s):
// \cpu|select_A|Q[1]~55_combout  = (\cpu|select_A|Q[1]~54_combout ) # ((\cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q  & \cpu|select_A|Q[4]~41_combout ))

	.dataa(gnd),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|select_A|Q[4]~41_combout ),
	.datad(\cpu|select_A|Q[1]~54_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[1]~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[1]~55 .lut_mask = 16'hFFC0;
defparam \cpu|select_A|Q[1]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N26
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[0].row|union[1].unit|comb~4 (
// Equation(s):
// \cpu|comb_895|comb_22|union[0].row|union[1].unit|comb~4_combout  = (\cpu|select_A|Q[1]~55_combout  & ((\cpu|select_B|Q[0]~57_combout ) # ((\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q  & \cpu|select_B|Q[3]~40_combout ))))

	.dataa(\cpu|select_B|Q[0]~57_combout ),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|select_B|Q[3]~40_combout ),
	.datad(\cpu|select_A|Q[1]~55_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[0].row|union[1].unit|comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[0].row|union[1].unit|comb~4 .lut_mask = 16'hEA00;
defparam \cpu|comb_895|comb_22|union[0].row|union[1].unit|comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[1].row|union[1].unit|comb~4 (
// Equation(s):
// \cpu|comb_895|comb_22|union[1].row|union[1].unit|comb~4_combout  = (\cpu|select_B|Q[1]~54_combout  & ((\cpu|select_A|Q[1]~54_combout ) # ((\cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q  & \cpu|select_A|Q[4]~41_combout ))))

	.dataa(\cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|select_A|Q[1]~54_combout ),
	.datac(\cpu|select_A|Q[4]~41_combout ),
	.datad(\cpu|select_B|Q[1]~54_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[1].row|union[1].unit|comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[1].row|union[1].unit|comb~4 .lut_mask = 16'hEC00;
defparam \cpu|comb_895|comb_22|union[1].row|union[1].unit|comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N16
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[0].row|union[2].unit|comb~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[0].row|union[2].unit|comb~0_combout  = (\cpu|select_B|Q[0]~58_combout  & ((\cpu|select_A|Q[2]~50_combout ) # ((\cpu|select_A|Q[4]~41_combout  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ))))

	.dataa(\cpu|select_A|Q[4]~41_combout ),
	.datab(\cpu|select_A|Q[2]~50_combout ),
	.datac(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_B|Q[0]~58_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[0].row|union[2].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[0].row|union[2].unit|comb~0 .lut_mask = 16'hEC00;
defparam \cpu|comb_895|comb_22|union[0].row|union[2].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N10
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[1].row|union[1].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[1].row|union[1].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[1].row|union[1].unit|comb~4_combout  & ((\cpu|comb_895|comb_22|union[0].row|union[2].unit|comb~0_combout ) # 
// ((\cpu|comb_895|comb_22|union[1].row|union[0].unit|comb~0_combout  & \cpu|comb_895|comb_22|union[0].row|union[1].unit|comb~4_combout )))) # (!\cpu|comb_895|comb_22|union[1].row|union[1].unit|comb~4_combout  & 
// (\cpu|comb_895|comb_22|union[1].row|union[0].unit|comb~0_combout  & (\cpu|comb_895|comb_22|union[0].row|union[1].unit|comb~4_combout  & \cpu|comb_895|comb_22|union[0].row|union[2].unit|comb~0_combout )))

	.dataa(\cpu|comb_895|comb_22|union[1].row|union[0].unit|comb~0_combout ),
	.datab(\cpu|comb_895|comb_22|union[0].row|union[1].unit|comb~4_combout ),
	.datac(\cpu|comb_895|comb_22|union[1].row|union[1].unit|comb~4_combout ),
	.datad(\cpu|comb_895|comb_22|union[0].row|union[2].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[1].row|union[1].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[1].row|union[1].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[1].row|union[1].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N20
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[1].row|union[2].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[1].row|union[2].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[0].row|union[3].unit|comb~0_combout  & ((\cpu|comb_895|comb_22|union[1].row|union[1].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[1]~54_combout  & 
// \cpu|select_A|Q[2]~51_combout )))) # (!\cpu|comb_895|comb_22|union[0].row|union[3].unit|comb~0_combout  & (\cpu|select_B|Q[1]~54_combout  & (\cpu|select_A|Q[2]~51_combout  & \cpu|comb_895|comb_22|union[1].row|union[1].unit|add|C4~0_combout )))

	.dataa(\cpu|select_B|Q[1]~54_combout ),
	.datab(\cpu|select_A|Q[2]~51_combout ),
	.datac(\cpu|comb_895|comb_22|union[0].row|union[3].unit|comb~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[1].row|union[1].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[1].row|union[2].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[1].row|union[2].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[1].row|union[2].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N16
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[1].row|union[3].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[1].row|union[3].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[0].row|union[4].unit|comb~0_combout  & ((\cpu|comb_895|comb_22|union[1].row|union[2].unit|add|C4~0_combout ) # ((\cpu|select_A|Q[3]~47_combout  & 
// \cpu|select_B|Q[1]~54_combout )))) # (!\cpu|comb_895|comb_22|union[0].row|union[4].unit|comb~0_combout  & (\cpu|select_A|Q[3]~47_combout  & (\cpu|select_B|Q[1]~54_combout  & \cpu|comb_895|comb_22|union[1].row|union[2].unit|add|C4~0_combout )))

	.dataa(\cpu|select_A|Q[3]~47_combout ),
	.datab(\cpu|select_B|Q[1]~54_combout ),
	.datac(\cpu|comb_895|comb_22|union[0].row|union[4].unit|comb~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[1].row|union[2].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[1].row|union[3].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[1].row|union[3].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[1].row|union[3].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N20
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[1].row|union[4].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[1].row|union[4].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[0].row|union[5].unit|comb~0_combout  & ((\cpu|comb_895|comb_22|union[1].row|union[3].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[1]~54_combout  & 
// \cpu|select_A|Q[4]~43_combout )))) # (!\cpu|comb_895|comb_22|union[0].row|union[5].unit|comb~0_combout  & (\cpu|select_B|Q[1]~54_combout  & (\cpu|select_A|Q[4]~43_combout  & \cpu|comb_895|comb_22|union[1].row|union[3].unit|add|C4~0_combout )))

	.dataa(\cpu|comb_895|comb_22|union[0].row|union[5].unit|comb~0_combout ),
	.datab(\cpu|select_B|Q[1]~54_combout ),
	.datac(\cpu|select_A|Q[4]~43_combout ),
	.datad(\cpu|comb_895|comb_22|union[1].row|union[3].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[1].row|union[4].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[1].row|union[4].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_895|comb_22|union[1].row|union[4].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N24
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[1].row|union[5].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[1].row|union[5].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[0].row|union[6].unit|comb~0_combout  & ((\cpu|comb_895|comb_22|union[1].row|union[4].unit|add|C4~0_combout ) # ((!\cpu|select_A|Q[5]~37_combout  & 
// \cpu|select_B|Q[1]~54_combout )))) # (!\cpu|comb_895|comb_22|union[0].row|union[6].unit|comb~0_combout  & (!\cpu|select_A|Q[5]~37_combout  & (\cpu|select_B|Q[1]~54_combout  & \cpu|comb_895|comb_22|union[1].row|union[4].unit|add|C4~0_combout )))

	.dataa(\cpu|select_A|Q[5]~37_combout ),
	.datab(\cpu|select_B|Q[1]~54_combout ),
	.datac(\cpu|comb_895|comb_22|union[0].row|union[6].unit|comb~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[1].row|union[4].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[1].row|union[5].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[1].row|union[5].unit|add|C4~0 .lut_mask = 16'hF440;
defparam \cpu|comb_895|comb_22|union[1].row|union[5].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N16
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[1].row|union[6].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[1].row|union[6].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[0].row|union[7].unit|comb~0_combout  & ((\cpu|comb_895|comb_22|union[1].row|union[5].unit|add|C4~0_combout ) # ((!\cpu|select_A|Q[6]~32_combout  & 
// \cpu|select_B|Q[1]~54_combout )))) # (!\cpu|comb_895|comb_22|union[0].row|union[7].unit|comb~0_combout  & (!\cpu|select_A|Q[6]~32_combout  & (\cpu|select_B|Q[1]~54_combout  & \cpu|comb_895|comb_22|union[1].row|union[5].unit|add|C4~0_combout )))

	.dataa(\cpu|select_A|Q[6]~32_combout ),
	.datab(\cpu|select_B|Q[1]~54_combout ),
	.datac(\cpu|comb_895|comb_22|union[0].row|union[7].unit|comb~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[1].row|union[5].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[1].row|union[6].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[1].row|union[6].unit|add|C4~0 .lut_mask = 16'hF440;
defparam \cpu|comb_895|comb_22|union[1].row|union[6].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N16
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[1].row|union[7].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[1].row|union[7].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[0].row|union[8].unit|comb~0_combout  & ((\cpu|comb_895|comb_22|union[1].row|union[6].unit|add|C4~0_combout ) # ((\cpu|select_A|Q[7]~27_combout  & 
// \cpu|select_B|Q[1]~54_combout )))) # (!\cpu|comb_895|comb_22|union[0].row|union[8].unit|comb~0_combout  & (\cpu|select_A|Q[7]~27_combout  & (\cpu|select_B|Q[1]~54_combout  & \cpu|comb_895|comb_22|union[1].row|union[6].unit|add|C4~0_combout )))

	.dataa(\cpu|select_A|Q[7]~27_combout ),
	.datab(\cpu|comb_895|comb_22|union[0].row|union[8].unit|comb~0_combout ),
	.datac(\cpu|select_B|Q[1]~54_combout ),
	.datad(\cpu|comb_895|comb_22|union[1].row|union[6].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[1].row|union[7].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[1].row|union[7].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_895|comb_22|union[1].row|union[7].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N6
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[1].row|union[8].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[1].row|union[8].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[0].row|union[9].unit|comb~0_combout  & ((\cpu|comb_895|comb_22|union[1].row|union[7].unit|add|C4~0_combout ) # ((\cpu|select_A|Q [8] & 
// \cpu|select_B|Q[1]~54_combout )))) # (!\cpu|comb_895|comb_22|union[0].row|union[9].unit|comb~0_combout  & (\cpu|select_A|Q [8] & (\cpu|select_B|Q[1]~54_combout  & \cpu|comb_895|comb_22|union[1].row|union[7].unit|add|C4~0_combout )))

	.dataa(\cpu|select_A|Q [8]),
	.datab(\cpu|select_B|Q[1]~54_combout ),
	.datac(\cpu|comb_895|comb_22|union[0].row|union[9].unit|comb~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[1].row|union[7].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[1].row|union[8].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[1].row|union[8].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[1].row|union[8].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N4
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[1].row|union[9].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[1].row|union[9].unit|add|S~combout  = \cpu|comb_895|comb_22|union[0].row|union[10].unit|comb~0_combout  $ (\cpu|comb_895|comb_22|union[1].row|union[8].unit|add|C4~0_combout  $ (((\cpu|select_A|Q [9] & 
// \cpu|select_B|Q[1]~54_combout ))))

	.dataa(\cpu|comb_895|comb_22|union[0].row|union[10].unit|comb~0_combout ),
	.datab(\cpu|select_A|Q [9]),
	.datac(\cpu|select_B|Q[1]~54_combout ),
	.datad(\cpu|comb_895|comb_22|union[1].row|union[8].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[1].row|union[9].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[1].row|union[9].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_895|comb_22|union[1].row|union[9].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N26
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[1].row|union[7].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[1].row|union[7].unit|add|S~combout  = \cpu|comb_895|comb_22|union[0].row|union[8].unit|comb~0_combout  $ (\cpu|comb_895|comb_22|union[1].row|union[6].unit|add|C4~0_combout  $ (((\cpu|select_A|Q[7]~27_combout  & 
// \cpu|select_B|Q[1]~54_combout ))))

	.dataa(\cpu|select_A|Q[7]~27_combout ),
	.datab(\cpu|select_B|Q[1]~54_combout ),
	.datac(\cpu|comb_895|comb_22|union[0].row|union[8].unit|comb~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[1].row|union[6].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[1].row|union[7].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[1].row|union[7].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[1].row|union[7].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N14
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[1].row|union[5].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[1].row|union[5].unit|add|S~combout  = \cpu|comb_895|comb_22|union[0].row|union[6].unit|comb~0_combout  $ (\cpu|comb_895|comb_22|union[1].row|union[4].unit|add|C4~0_combout  $ (((!\cpu|select_A|Q[5]~37_combout  & 
// \cpu|select_B|Q[1]~54_combout ))))

	.dataa(\cpu|select_A|Q[5]~37_combout ),
	.datab(\cpu|select_B|Q[1]~54_combout ),
	.datac(\cpu|comb_895|comb_22|union[0].row|union[6].unit|comb~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[1].row|union[4].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[1].row|union[5].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[1].row|union[5].unit|add|S .lut_mask = 16'h4BB4;
defparam \cpu|comb_895|comb_22|union[1].row|union[5].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N30
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[1].row|union[4].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[1].row|union[4].unit|add|S~combout  = \cpu|comb_895|comb_22|union[0].row|union[5].unit|comb~0_combout  $ (\cpu|comb_895|comb_22|union[1].row|union[3].unit|add|C4~0_combout  $ (((\cpu|select_A|Q[4]~43_combout  & 
// \cpu|select_B|Q[1]~54_combout ))))

	.dataa(\cpu|select_A|Q[4]~43_combout ),
	.datab(\cpu|comb_895|comb_22|union[0].row|union[5].unit|comb~0_combout ),
	.datac(\cpu|select_B|Q[1]~54_combout ),
	.datad(\cpu|comb_895|comb_22|union[1].row|union[3].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[1].row|union[4].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[1].row|union[4].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_895|comb_22|union[1].row|union[4].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N14
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[2].row|union[1].unit|comb~4 (
// Equation(s):
// \cpu|comb_895|comb_22|union[2].row|union[1].unit|comb~4_combout  = (\cpu|select_B|Q[2]~50_combout  & ((\cpu|select_A|Q[1]~54_combout ) # ((\cpu|select_A|Q[4]~41_combout  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q ))))

	.dataa(\cpu|select_A|Q[4]~41_combout ),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|select_A|Q[1]~54_combout ),
	.datad(\cpu|select_B|Q[2]~50_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[2].row|union[1].unit|comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[2].row|union[1].unit|comb~4 .lut_mask = 16'hF800;
defparam \cpu|comb_895|comb_22|union[2].row|union[1].unit|comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[2].row|union[0].unit|comb~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[2].row|union[0].unit|comb~0_combout  = (\cpu|select_B|Q[2]~50_combout  & ((\cpu|select_A|Q[0]~58_combout ) # ((\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q  & \cpu|select_A|Q[4]~41_combout ))))

	.dataa(\cpu|select_A|Q[0]~58_combout ),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|select_A|Q[4]~41_combout ),
	.datad(\cpu|select_B|Q[2]~50_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[2].row|union[0].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[2].row|union[0].unit|comb~0 .lut_mask = 16'hEA00;
defparam \cpu|comb_895|comb_22|union[2].row|union[0].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N8
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[1].row|union[1].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[1].row|union[1].unit|add|S~combout  = \cpu|comb_895|comb_22|union[1].row|union[1].unit|comb~4_combout  $ (\cpu|comb_895|comb_22|union[0].row|union[2].unit|comb~0_combout  $ 
// (((\cpu|comb_895|comb_22|union[1].row|union[0].unit|comb~0_combout  & \cpu|comb_895|comb_22|union[0].row|union[1].unit|comb~4_combout ))))

	.dataa(\cpu|comb_895|comb_22|union[1].row|union[1].unit|comb~4_combout ),
	.datab(\cpu|comb_895|comb_22|union[1].row|union[0].unit|comb~0_combout ),
	.datac(\cpu|comb_895|comb_22|union[0].row|union[1].unit|comb~4_combout ),
	.datad(\cpu|comb_895|comb_22|union[0].row|union[2].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[1].row|union[1].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[1].row|union[1].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_895|comb_22|union[1].row|union[1].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N12
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[1].row|union[2].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[1].row|union[2].unit|add|S~combout  = \cpu|comb_895|comb_22|union[0].row|union[3].unit|comb~0_combout  $ (\cpu|comb_895|comb_22|union[1].row|union[1].unit|add|C4~0_combout  $ (((\cpu|select_B|Q[1]~54_combout  & 
// \cpu|select_A|Q[2]~51_combout ))))

	.dataa(\cpu|select_B|Q[1]~54_combout ),
	.datab(\cpu|select_A|Q[2]~51_combout ),
	.datac(\cpu|comb_895|comb_22|union[0].row|union[3].unit|comb~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[1].row|union[1].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[1].row|union[2].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[1].row|union[2].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[1].row|union[2].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N4
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[2].row|union[1].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[2].row|union[1].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[2].row|union[1].unit|comb~4_combout  & ((\cpu|comb_895|comb_22|union[1].row|union[2].unit|add|S~combout ) # 
// ((\cpu|comb_895|comb_22|union[2].row|union[0].unit|comb~0_combout  & \cpu|comb_895|comb_22|union[1].row|union[1].unit|add|S~combout )))) # (!\cpu|comb_895|comb_22|union[2].row|union[1].unit|comb~4_combout  & 
// (\cpu|comb_895|comb_22|union[2].row|union[0].unit|comb~0_combout  & (\cpu|comb_895|comb_22|union[1].row|union[1].unit|add|S~combout  & \cpu|comb_895|comb_22|union[1].row|union[2].unit|add|S~combout )))

	.dataa(\cpu|comb_895|comb_22|union[2].row|union[1].unit|comb~4_combout ),
	.datab(\cpu|comb_895|comb_22|union[2].row|union[0].unit|comb~0_combout ),
	.datac(\cpu|comb_895|comb_22|union[1].row|union[1].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[1].row|union[2].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[2].row|union[1].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[2].row|union[1].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_895|comb_22|union[2].row|union[1].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N18
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[1].row|union[3].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[1].row|union[3].unit|add|S~combout  = \cpu|comb_895|comb_22|union[0].row|union[4].unit|comb~0_combout  $ (\cpu|comb_895|comb_22|union[1].row|union[2].unit|add|C4~0_combout  $ (((\cpu|select_A|Q[3]~47_combout  & 
// \cpu|select_B|Q[1]~54_combout ))))

	.dataa(\cpu|select_A|Q[3]~47_combout ),
	.datab(\cpu|select_B|Q[1]~54_combout ),
	.datac(\cpu|comb_895|comb_22|union[0].row|union[4].unit|comb~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[1].row|union[2].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[1].row|union[3].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[1].row|union[3].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[1].row|union[3].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N28
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[2].row|union[2].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[2].row|union[2].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[2].row|union[1].unit|add|C4~0_combout  & ((\cpu|comb_895|comb_22|union[1].row|union[3].unit|add|S~combout ) # ((\cpu|select_B|Q[2]~50_combout  & 
// \cpu|select_A|Q[2]~51_combout )))) # (!\cpu|comb_895|comb_22|union[2].row|union[1].unit|add|C4~0_combout  & (\cpu|select_B|Q[2]~50_combout  & (\cpu|select_A|Q[2]~51_combout  & \cpu|comb_895|comb_22|union[1].row|union[3].unit|add|S~combout )))

	.dataa(\cpu|select_B|Q[2]~50_combout ),
	.datab(\cpu|select_A|Q[2]~51_combout ),
	.datac(\cpu|comb_895|comb_22|union[2].row|union[1].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[1].row|union[3].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[2].row|union[2].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[2].row|union[2].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[2].row|union[2].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N22
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[2].row|union[3].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[2].row|union[3].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[1].row|union[4].unit|add|S~combout  & ((\cpu|comb_895|comb_22|union[2].row|union[2].unit|add|C4~0_combout ) # ((\cpu|select_A|Q[3]~47_combout  & 
// \cpu|select_B|Q[2]~50_combout )))) # (!\cpu|comb_895|comb_22|union[1].row|union[4].unit|add|S~combout  & (\cpu|select_A|Q[3]~47_combout  & (\cpu|select_B|Q[2]~50_combout  & \cpu|comb_895|comb_22|union[2].row|union[2].unit|add|C4~0_combout )))

	.dataa(\cpu|select_A|Q[3]~47_combout ),
	.datab(\cpu|select_B|Q[2]~50_combout ),
	.datac(\cpu|comb_895|comb_22|union[1].row|union[4].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[2].row|union[2].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[2].row|union[3].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[2].row|union[3].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[2].row|union[3].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N4
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[2].row|union[4].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[2].row|union[4].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[1].row|union[5].unit|add|S~combout  & ((\cpu|comb_895|comb_22|union[2].row|union[3].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[2]~50_combout  & 
// \cpu|select_A|Q[4]~43_combout )))) # (!\cpu|comb_895|comb_22|union[1].row|union[5].unit|add|S~combout  & (\cpu|select_B|Q[2]~50_combout  & (\cpu|select_A|Q[4]~43_combout  & \cpu|comb_895|comb_22|union[2].row|union[3].unit|add|C4~0_combout )))

	.dataa(\cpu|select_B|Q[2]~50_combout ),
	.datab(\cpu|select_A|Q[4]~43_combout ),
	.datac(\cpu|comb_895|comb_22|union[1].row|union[5].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[2].row|union[3].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[2].row|union[4].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[2].row|union[4].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[2].row|union[4].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N18
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[1].row|union[6].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[1].row|union[6].unit|add|S~combout  = \cpu|comb_895|comb_22|union[0].row|union[7].unit|comb~0_combout  $ (\cpu|comb_895|comb_22|union[1].row|union[5].unit|add|C4~0_combout  $ (((!\cpu|select_A|Q[6]~32_combout  & 
// \cpu|select_B|Q[1]~54_combout ))))

	.dataa(\cpu|select_A|Q[6]~32_combout ),
	.datab(\cpu|select_B|Q[1]~54_combout ),
	.datac(\cpu|comb_895|comb_22|union[0].row|union[7].unit|comb~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[1].row|union[5].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[1].row|union[6].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[1].row|union[6].unit|add|S .lut_mask = 16'h4BB4;
defparam \cpu|comb_895|comb_22|union[1].row|union[6].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N28
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[2].row|union[5].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[2].row|union[5].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[2].row|union[4].unit|add|C4~0_combout  & ((\cpu|comb_895|comb_22|union[1].row|union[6].unit|add|S~combout ) # ((!\cpu|select_A|Q[5]~37_combout  & 
// \cpu|select_B|Q[2]~50_combout )))) # (!\cpu|comb_895|comb_22|union[2].row|union[4].unit|add|C4~0_combout  & (!\cpu|select_A|Q[5]~37_combout  & (\cpu|select_B|Q[2]~50_combout  & \cpu|comb_895|comb_22|union[1].row|union[6].unit|add|S~combout )))

	.dataa(\cpu|select_A|Q[5]~37_combout ),
	.datab(\cpu|select_B|Q[2]~50_combout ),
	.datac(\cpu|comb_895|comb_22|union[2].row|union[4].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[1].row|union[6].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[2].row|union[5].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[2].row|union[5].unit|add|C4~0 .lut_mask = 16'hF440;
defparam \cpu|comb_895|comb_22|union[2].row|union[5].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N8
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[2].row|union[6].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[2].row|union[6].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[1].row|union[7].unit|add|S~combout  & ((\cpu|comb_895|comb_22|union[2].row|union[5].unit|add|C4~0_combout ) # ((!\cpu|select_A|Q[6]~32_combout  & 
// \cpu|select_B|Q[2]~50_combout )))) # (!\cpu|comb_895|comb_22|union[1].row|union[7].unit|add|S~combout  & (!\cpu|select_A|Q[6]~32_combout  & (\cpu|select_B|Q[2]~50_combout  & \cpu|comb_895|comb_22|union[2].row|union[5].unit|add|C4~0_combout )))

	.dataa(\cpu|select_A|Q[6]~32_combout ),
	.datab(\cpu|select_B|Q[2]~50_combout ),
	.datac(\cpu|comb_895|comb_22|union[1].row|union[7].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[2].row|union[5].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[2].row|union[6].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[2].row|union[6].unit|add|C4~0 .lut_mask = 16'hF440;
defparam \cpu|comb_895|comb_22|union[2].row|union[6].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N22
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[1].row|union[8].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[1].row|union[8].unit|add|S~combout  = \cpu|comb_895|comb_22|union[0].row|union[9].unit|comb~0_combout  $ (\cpu|comb_895|comb_22|union[1].row|union[7].unit|add|C4~0_combout  $ (((\cpu|select_A|Q [8] & 
// \cpu|select_B|Q[1]~54_combout ))))

	.dataa(\cpu|select_A|Q [8]),
	.datab(\cpu|select_B|Q[1]~54_combout ),
	.datac(\cpu|comb_895|comb_22|union[0].row|union[9].unit|comb~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[1].row|union[7].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[1].row|union[8].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[1].row|union[8].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[1].row|union[8].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N24
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[2].row|union[7].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[2].row|union[7].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[2].row|union[6].unit|add|C4~0_combout  & ((\cpu|comb_895|comb_22|union[1].row|union[8].unit|add|S~combout ) # ((\cpu|select_A|Q[7]~27_combout  & 
// \cpu|select_B|Q[2]~50_combout )))) # (!\cpu|comb_895|comb_22|union[2].row|union[6].unit|add|C4~0_combout  & (\cpu|select_A|Q[7]~27_combout  & (\cpu|select_B|Q[2]~50_combout  & \cpu|comb_895|comb_22|union[1].row|union[8].unit|add|S~combout )))

	.dataa(\cpu|select_A|Q[7]~27_combout ),
	.datab(\cpu|select_B|Q[2]~50_combout ),
	.datac(\cpu|comb_895|comb_22|union[2].row|union[6].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[1].row|union[8].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[2].row|union[7].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[2].row|union[7].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[2].row|union[7].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N26
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[2].row|union[8].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[2].row|union[8].unit|add|S~combout  = \cpu|comb_895|comb_22|union[1].row|union[9].unit|add|S~combout  $ (\cpu|comb_895|comb_22|union[2].row|union[7].unit|add|C4~0_combout  $ (((\cpu|select_A|Q [8] & 
// \cpu|select_B|Q[2]~50_combout ))))

	.dataa(\cpu|select_A|Q [8]),
	.datab(\cpu|select_B|Q[2]~50_combout ),
	.datac(\cpu|comb_895|comb_22|union[1].row|union[9].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[2].row|union[7].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[2].row|union[8].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[2].row|union[8].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[2].row|union[8].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N22
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[2].row|union[6].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[2].row|union[6].unit|add|S~combout  = \cpu|comb_895|comb_22|union[1].row|union[7].unit|add|S~combout  $ (\cpu|comb_895|comb_22|union[2].row|union[5].unit|add|C4~0_combout  $ (((!\cpu|select_A|Q[6]~32_combout  & 
// \cpu|select_B|Q[2]~50_combout ))))

	.dataa(\cpu|select_A|Q[6]~32_combout ),
	.datab(\cpu|select_B|Q[2]~50_combout ),
	.datac(\cpu|comb_895|comb_22|union[1].row|union[7].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[2].row|union[5].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[2].row|union[6].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[2].row|union[6].unit|add|S .lut_mask = 16'h4BB4;
defparam \cpu|comb_895|comb_22|union[2].row|union[6].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N30
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[2].row|union[5].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[2].row|union[5].unit|add|S~combout  = \cpu|comb_895|comb_22|union[2].row|union[4].unit|add|C4~0_combout  $ (\cpu|comb_895|comb_22|union[1].row|union[6].unit|add|S~combout  $ (((!\cpu|select_A|Q[5]~37_combout  & 
// \cpu|select_B|Q[2]~50_combout ))))

	.dataa(\cpu|select_A|Q[5]~37_combout ),
	.datab(\cpu|select_B|Q[2]~50_combout ),
	.datac(\cpu|comb_895|comb_22|union[2].row|union[4].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[1].row|union[6].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[2].row|union[5].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[2].row|union[5].unit|add|S .lut_mask = 16'h4BB4;
defparam \cpu|comb_895|comb_22|union[2].row|union[5].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N6
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[2].row|union[3].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[2].row|union[3].unit|add|S~combout  = \cpu|comb_895|comb_22|union[1].row|union[4].unit|add|S~combout  $ (\cpu|comb_895|comb_22|union[2].row|union[2].unit|add|C4~0_combout  $ (((\cpu|select_A|Q[3]~47_combout  & 
// \cpu|select_B|Q[2]~50_combout ))))

	.dataa(\cpu|select_A|Q[3]~47_combout ),
	.datab(\cpu|select_B|Q[2]~50_combout ),
	.datac(\cpu|comb_895|comb_22|union[1].row|union[4].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[2].row|union[2].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[2].row|union[3].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[2].row|union[3].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[2].row|union[3].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[3].row|union[1].unit|comb~4 (
// Equation(s):
// \cpu|comb_895|comb_22|union[3].row|union[1].unit|comb~4_combout  = (\cpu|select_B|Q[3]~46_combout  & ((\cpu|select_A|Q[1]~54_combout ) # ((\cpu|select_A|Q[4]~41_combout  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q ))))

	.dataa(\cpu|select_A|Q[4]~41_combout ),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|select_B|Q[3]~46_combout ),
	.datad(\cpu|select_A|Q[1]~54_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[3].row|union[1].unit|comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[3].row|union[1].unit|comb~4 .lut_mask = 16'hF080;
defparam \cpu|comb_895|comb_22|union[3].row|union[1].unit|comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N26
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[3].row|union[0].unit|comb~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[3].row|union[0].unit|comb~0_combout  = (\cpu|select_B|Q[3]~46_combout  & ((\cpu|select_A|Q[0]~58_combout ) # ((\cpu|select_A|Q[4]~41_combout  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ))))

	.dataa(\cpu|select_A|Q[4]~41_combout ),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|select_B|Q[3]~46_combout ),
	.datad(\cpu|select_A|Q[0]~58_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[3].row|union[0].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[3].row|union[0].unit|comb~0 .lut_mask = 16'hF080;
defparam \cpu|comb_895|comb_22|union[3].row|union[0].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N26
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[2].row|union[1].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[2].row|union[1].unit|add|S~combout  = \cpu|comb_895|comb_22|union[2].row|union[1].unit|comb~4_combout  $ (\cpu|comb_895|comb_22|union[1].row|union[2].unit|add|S~combout  $ 
// (((\cpu|comb_895|comb_22|union[2].row|union[0].unit|comb~0_combout  & \cpu|comb_895|comb_22|union[1].row|union[1].unit|add|S~combout ))))

	.dataa(\cpu|comb_895|comb_22|union[2].row|union[1].unit|comb~4_combout ),
	.datab(\cpu|comb_895|comb_22|union[2].row|union[0].unit|comb~0_combout ),
	.datac(\cpu|comb_895|comb_22|union[1].row|union[1].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[1].row|union[2].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[2].row|union[1].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[2].row|union[1].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_895|comb_22|union[2].row|union[1].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N2
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[2].row|union[2].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[2].row|union[2].unit|add|S~combout  = \cpu|comb_895|comb_22|union[2].row|union[1].unit|add|C4~0_combout  $ (\cpu|comb_895|comb_22|union[1].row|union[3].unit|add|S~combout  $ (((\cpu|select_B|Q[2]~50_combout  & 
// \cpu|select_A|Q[2]~51_combout ))))

	.dataa(\cpu|select_B|Q[2]~50_combout ),
	.datab(\cpu|select_A|Q[2]~51_combout ),
	.datac(\cpu|comb_895|comb_22|union[2].row|union[1].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[1].row|union[3].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[2].row|union[2].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[2].row|union[2].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[2].row|union[2].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N0
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[3].row|union[1].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[3].row|union[1].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[3].row|union[1].unit|comb~4_combout  & ((\cpu|comb_895|comb_22|union[2].row|union[2].unit|add|S~combout ) # 
// ((\cpu|comb_895|comb_22|union[3].row|union[0].unit|comb~0_combout  & \cpu|comb_895|comb_22|union[2].row|union[1].unit|add|S~combout )))) # (!\cpu|comb_895|comb_22|union[3].row|union[1].unit|comb~4_combout  & 
// (\cpu|comb_895|comb_22|union[3].row|union[0].unit|comb~0_combout  & (\cpu|comb_895|comb_22|union[2].row|union[1].unit|add|S~combout  & \cpu|comb_895|comb_22|union[2].row|union[2].unit|add|S~combout )))

	.dataa(\cpu|comb_895|comb_22|union[3].row|union[1].unit|comb~4_combout ),
	.datab(\cpu|comb_895|comb_22|union[3].row|union[0].unit|comb~0_combout ),
	.datac(\cpu|comb_895|comb_22|union[2].row|union[1].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[2].row|union[2].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[3].row|union[1].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[3].row|union[1].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_895|comb_22|union[3].row|union[1].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N14
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[3].row|union[2].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[3].row|union[2].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[2].row|union[3].unit|add|S~combout  & ((\cpu|comb_895|comb_22|union[3].row|union[1].unit|add|C4~0_combout ) # ((\cpu|select_A|Q[2]~51_combout  & 
// \cpu|select_B|Q[3]~46_combout )))) # (!\cpu|comb_895|comb_22|union[2].row|union[3].unit|add|S~combout  & (\cpu|select_A|Q[2]~51_combout  & (\cpu|select_B|Q[3]~46_combout  & \cpu|comb_895|comb_22|union[3].row|union[1].unit|add|C4~0_combout )))

	.dataa(\cpu|comb_895|comb_22|union[2].row|union[3].unit|add|S~combout ),
	.datab(\cpu|select_A|Q[2]~51_combout ),
	.datac(\cpu|select_B|Q[3]~46_combout ),
	.datad(\cpu|comb_895|comb_22|union[3].row|union[1].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[3].row|union[2].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[3].row|union[2].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_895|comb_22|union[3].row|union[2].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N24
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[2].row|union[4].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[2].row|union[4].unit|add|S~combout  = \cpu|comb_895|comb_22|union[2].row|union[3].unit|add|C4~0_combout  $ (\cpu|comb_895|comb_22|union[1].row|union[5].unit|add|S~combout  $ (((\cpu|select_A|Q[4]~43_combout  & 
// \cpu|select_B|Q[2]~50_combout ))))

	.dataa(\cpu|select_A|Q[4]~43_combout ),
	.datab(\cpu|select_B|Q[2]~50_combout ),
	.datac(\cpu|comb_895|comb_22|union[2].row|union[3].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[1].row|union[5].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[2].row|union[4].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[2].row|union[4].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[2].row|union[4].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N0
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[3].row|union[3].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[3].row|union[3].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[3].row|union[2].unit|add|C4~0_combout  & ((\cpu|comb_895|comb_22|union[2].row|union[4].unit|add|S~combout ) # ((\cpu|select_A|Q[3]~47_combout  & 
// \cpu|select_B|Q[3]~46_combout )))) # (!\cpu|comb_895|comb_22|union[3].row|union[2].unit|add|C4~0_combout  & (\cpu|select_A|Q[3]~47_combout  & (\cpu|select_B|Q[3]~46_combout  & \cpu|comb_895|comb_22|union[2].row|union[4].unit|add|S~combout )))

	.dataa(\cpu|select_A|Q[3]~47_combout ),
	.datab(\cpu|select_B|Q[3]~46_combout ),
	.datac(\cpu|comb_895|comb_22|union[3].row|union[2].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[2].row|union[4].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[3].row|union[3].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[3].row|union[3].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[3].row|union[3].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N12
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[3].row|union[4].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[3].row|union[4].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[2].row|union[5].unit|add|S~combout  & ((\cpu|comb_895|comb_22|union[3].row|union[3].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[3]~46_combout  & 
// \cpu|select_A|Q[4]~43_combout )))) # (!\cpu|comb_895|comb_22|union[2].row|union[5].unit|add|S~combout  & (\cpu|select_B|Q[3]~46_combout  & (\cpu|select_A|Q[4]~43_combout  & \cpu|comb_895|comb_22|union[3].row|union[3].unit|add|C4~0_combout )))

	.dataa(\cpu|select_B|Q[3]~46_combout ),
	.datab(\cpu|select_A|Q[4]~43_combout ),
	.datac(\cpu|comb_895|comb_22|union[2].row|union[5].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[3].row|union[3].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[3].row|union[4].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[3].row|union[4].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[3].row|union[4].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N10
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[3].row|union[5].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[3].row|union[5].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[2].row|union[6].unit|add|S~combout  & ((\cpu|comb_895|comb_22|union[3].row|union[4].unit|add|C4~0_combout ) # ((!\cpu|select_A|Q[5]~37_combout  & 
// \cpu|select_B|Q[3]~46_combout )))) # (!\cpu|comb_895|comb_22|union[2].row|union[6].unit|add|S~combout  & (!\cpu|select_A|Q[5]~37_combout  & (\cpu|select_B|Q[3]~46_combout  & \cpu|comb_895|comb_22|union[3].row|union[4].unit|add|C4~0_combout )))

	.dataa(\cpu|select_A|Q[5]~37_combout ),
	.datab(\cpu|select_B|Q[3]~46_combout ),
	.datac(\cpu|comb_895|comb_22|union[2].row|union[6].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[3].row|union[4].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[3].row|union[5].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[3].row|union[5].unit|add|C4~0 .lut_mask = 16'hF440;
defparam \cpu|comb_895|comb_22|union[3].row|union[5].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N16
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[2].row|union[7].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[2].row|union[7].unit|add|S~combout  = \cpu|comb_895|comb_22|union[2].row|union[6].unit|add|C4~0_combout  $ (\cpu|comb_895|comb_22|union[1].row|union[8].unit|add|S~combout  $ (((\cpu|select_A|Q[7]~27_combout  & 
// \cpu|select_B|Q[2]~50_combout ))))

	.dataa(\cpu|select_A|Q[7]~27_combout ),
	.datab(\cpu|select_B|Q[2]~50_combout ),
	.datac(\cpu|comb_895|comb_22|union[2].row|union[6].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[1].row|union[8].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[2].row|union[7].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[2].row|union[7].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[2].row|union[7].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N0
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[3].row|union[6].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[3].row|union[6].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[3].row|union[5].unit|add|C4~0_combout  & ((\cpu|comb_895|comb_22|union[2].row|union[7].unit|add|S~combout ) # ((!\cpu|select_A|Q[6]~32_combout  & 
// \cpu|select_B|Q[3]~46_combout )))) # (!\cpu|comb_895|comb_22|union[3].row|union[5].unit|add|C4~0_combout  & (!\cpu|select_A|Q[6]~32_combout  & (\cpu|select_B|Q[3]~46_combout  & \cpu|comb_895|comb_22|union[2].row|union[7].unit|add|S~combout )))

	.dataa(\cpu|select_A|Q[6]~32_combout ),
	.datab(\cpu|select_B|Q[3]~46_combout ),
	.datac(\cpu|comb_895|comb_22|union[3].row|union[5].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[2].row|union[7].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[3].row|union[6].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[3].row|union[6].unit|add|C4~0 .lut_mask = 16'hF440;
defparam \cpu|comb_895|comb_22|union[3].row|union[6].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N6
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[3].row|union[7].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[3].row|union[7].unit|add|S~combout  = \cpu|comb_895|comb_22|union[2].row|union[8].unit|add|S~combout  $ (\cpu|comb_895|comb_22|union[3].row|union[6].unit|add|C4~0_combout  $ (((\cpu|select_A|Q[7]~27_combout  & 
// \cpu|select_B|Q[3]~46_combout ))))

	.dataa(\cpu|select_A|Q[7]~27_combout ),
	.datab(\cpu|select_B|Q[3]~46_combout ),
	.datac(\cpu|comb_895|comb_22|union[2].row|union[8].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[3].row|union[6].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[3].row|union[7].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[3].row|union[7].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[3].row|union[7].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N6
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[3].row|union[5].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[3].row|union[5].unit|add|S~combout  = \cpu|comb_895|comb_22|union[2].row|union[6].unit|add|S~combout  $ (\cpu|comb_895|comb_22|union[3].row|union[4].unit|add|C4~0_combout  $ (((!\cpu|select_A|Q[5]~37_combout  & 
// \cpu|select_B|Q[3]~46_combout ))))

	.dataa(\cpu|select_A|Q[5]~37_combout ),
	.datab(\cpu|select_B|Q[3]~46_combout ),
	.datac(\cpu|comb_895|comb_22|union[2].row|union[6].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[3].row|union[4].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[3].row|union[5].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[3].row|union[5].unit|add|S .lut_mask = 16'h4BB4;
defparam \cpu|comb_895|comb_22|union[3].row|union[5].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N2
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[3].row|union[4].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[3].row|union[4].unit|add|S~combout  = \cpu|comb_895|comb_22|union[2].row|union[5].unit|add|S~combout  $ (\cpu|comb_895|comb_22|union[3].row|union[3].unit|add|C4~0_combout  $ (((\cpu|select_B|Q[3]~46_combout  & 
// \cpu|select_A|Q[4]~43_combout ))))

	.dataa(\cpu|select_B|Q[3]~46_combout ),
	.datab(\cpu|select_A|Q[4]~43_combout ),
	.datac(\cpu|comb_895|comb_22|union[2].row|union[5].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[3].row|union[3].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[3].row|union[4].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[3].row|union[4].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[3].row|union[4].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[4].row|union[0].unit|comb~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[4].row|union[0].unit|comb~0_combout  = (\cpu|select_B|Q[4]~42_combout  & ((\cpu|select_A|Q[0]~58_combout ) # ((\cpu|select_A|Q[4]~41_combout  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ))))

	.dataa(\cpu|select_A|Q[4]~41_combout ),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|select_A|Q[0]~58_combout ),
	.datad(\cpu|select_B|Q[4]~42_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[4].row|union[0].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[4].row|union[0].unit|comb~0 .lut_mask = 16'hF800;
defparam \cpu|comb_895|comb_22|union[4].row|union[0].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N30
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[4].row|union[1].unit|comb~4 (
// Equation(s):
// \cpu|comb_895|comb_22|union[4].row|union[1].unit|comb~4_combout  = (\cpu|select_B|Q[4]~42_combout  & ((\cpu|select_A|Q[1]~54_combout ) # ((\cpu|select_A|Q[4]~41_combout  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q ))))

	.dataa(\cpu|select_A|Q[4]~41_combout ),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|select_B|Q[4]~42_combout ),
	.datad(\cpu|select_A|Q[1]~54_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[4].row|union[1].unit|comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[4].row|union[1].unit|comb~4 .lut_mask = 16'hF080;
defparam \cpu|comb_895|comb_22|union[4].row|union[1].unit|comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N26
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[3].row|union[2].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[3].row|union[2].unit|add|S~combout  = \cpu|comb_895|comb_22|union[3].row|union[1].unit|add|C4~0_combout  $ (\cpu|comb_895|comb_22|union[2].row|union[3].unit|add|S~combout  $ (((\cpu|select_B|Q[3]~46_combout  & 
// \cpu|select_A|Q[2]~51_combout ))))

	.dataa(\cpu|select_B|Q[3]~46_combout ),
	.datab(\cpu|select_A|Q[2]~51_combout ),
	.datac(\cpu|comb_895|comb_22|union[3].row|union[1].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[2].row|union[3].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[3].row|union[2].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[3].row|union[2].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[3].row|union[2].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N20
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[3].row|union[1].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[3].row|union[1].unit|add|S~combout  = \cpu|comb_895|comb_22|union[3].row|union[1].unit|comb~4_combout  $ (\cpu|comb_895|comb_22|union[2].row|union[2].unit|add|S~combout  $ 
// (((\cpu|comb_895|comb_22|union[3].row|union[0].unit|comb~0_combout  & \cpu|comb_895|comb_22|union[2].row|union[1].unit|add|S~combout ))))

	.dataa(\cpu|comb_895|comb_22|union[3].row|union[0].unit|comb~0_combout ),
	.datab(\cpu|comb_895|comb_22|union[3].row|union[1].unit|comb~4_combout ),
	.datac(\cpu|comb_895|comb_22|union[2].row|union[1].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[2].row|union[2].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[3].row|union[1].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[3].row|union[1].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_895|comb_22|union[3].row|union[1].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N4
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[4].row|union[1].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[4].row|union[1].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[4].row|union[1].unit|comb~4_combout  & ((\cpu|comb_895|comb_22|union[3].row|union[2].unit|add|S~combout ) # 
// ((\cpu|comb_895|comb_22|union[4].row|union[0].unit|comb~0_combout  & \cpu|comb_895|comb_22|union[3].row|union[1].unit|add|S~combout )))) # (!\cpu|comb_895|comb_22|union[4].row|union[1].unit|comb~4_combout  & 
// (\cpu|comb_895|comb_22|union[4].row|union[0].unit|comb~0_combout  & (\cpu|comb_895|comb_22|union[3].row|union[2].unit|add|S~combout  & \cpu|comb_895|comb_22|union[3].row|union[1].unit|add|S~combout )))

	.dataa(\cpu|comb_895|comb_22|union[4].row|union[0].unit|comb~0_combout ),
	.datab(\cpu|comb_895|comb_22|union[4].row|union[1].unit|comb~4_combout ),
	.datac(\cpu|comb_895|comb_22|union[3].row|union[2].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[3].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[4].row|union[1].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[4].row|union[1].unit|add|C4~0 .lut_mask = 16'hE8C0;
defparam \cpu|comb_895|comb_22|union[4].row|union[1].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N6
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[3].row|union[3].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[3].row|union[3].unit|add|S~combout  = \cpu|comb_895|comb_22|union[2].row|union[4].unit|add|S~combout  $ (\cpu|comb_895|comb_22|union[3].row|union[2].unit|add|C4~0_combout  $ (((\cpu|select_B|Q[3]~46_combout  & 
// \cpu|select_A|Q[3]~47_combout ))))

	.dataa(\cpu|select_B|Q[3]~46_combout ),
	.datab(\cpu|select_A|Q[3]~47_combout ),
	.datac(\cpu|comb_895|comb_22|union[2].row|union[4].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[3].row|union[2].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[3].row|union[3].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[3].row|union[3].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[3].row|union[3].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N18
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[4].row|union[2].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[4].row|union[2].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[4].row|union[1].unit|add|C4~0_combout  & ((\cpu|comb_895|comb_22|union[3].row|union[3].unit|add|S~combout ) # ((\cpu|select_B|Q[4]~42_combout  & 
// \cpu|select_A|Q[2]~51_combout )))) # (!\cpu|comb_895|comb_22|union[4].row|union[1].unit|add|C4~0_combout  & (\cpu|select_B|Q[4]~42_combout  & (\cpu|select_A|Q[2]~51_combout  & \cpu|comb_895|comb_22|union[3].row|union[3].unit|add|S~combout )))

	.dataa(\cpu|select_B|Q[4]~42_combout ),
	.datab(\cpu|select_A|Q[2]~51_combout ),
	.datac(\cpu|comb_895|comb_22|union[4].row|union[1].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[3].row|union[3].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[4].row|union[2].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[4].row|union[2].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[4].row|union[2].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N2
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[4].row|union[3].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[4].row|union[3].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[3].row|union[4].unit|add|S~combout  & ((\cpu|comb_895|comb_22|union[4].row|union[2].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[4]~42_combout  & 
// \cpu|select_A|Q[3]~47_combout )))) # (!\cpu|comb_895|comb_22|union[3].row|union[4].unit|add|S~combout  & (\cpu|select_B|Q[4]~42_combout  & (\cpu|select_A|Q[3]~47_combout  & \cpu|comb_895|comb_22|union[4].row|union[2].unit|add|C4~0_combout )))

	.dataa(\cpu|select_B|Q[4]~42_combout ),
	.datab(\cpu|select_A|Q[3]~47_combout ),
	.datac(\cpu|comb_895|comb_22|union[3].row|union[4].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[4].row|union[2].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[4].row|union[3].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[4].row|union[3].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[4].row|union[3].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N30
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[4].row|union[4].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[4].row|union[4].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[3].row|union[5].unit|add|S~combout  & ((\cpu|comb_895|comb_22|union[4].row|union[3].unit|add|C4~0_combout ) # ((\cpu|select_A|Q[4]~43_combout  & 
// \cpu|select_B|Q[4]~42_combout )))) # (!\cpu|comb_895|comb_22|union[3].row|union[5].unit|add|S~combout  & (\cpu|select_A|Q[4]~43_combout  & (\cpu|select_B|Q[4]~42_combout  & \cpu|comb_895|comb_22|union[4].row|union[3].unit|add|C4~0_combout )))

	.dataa(\cpu|select_A|Q[4]~43_combout ),
	.datab(\cpu|select_B|Q[4]~42_combout ),
	.datac(\cpu|comb_895|comb_22|union[3].row|union[5].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[4].row|union[3].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[4].row|union[4].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[4].row|union[4].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[4].row|union[4].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N18
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[3].row|union[6].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[3].row|union[6].unit|add|S~combout  = \cpu|comb_895|comb_22|union[3].row|union[5].unit|add|C4~0_combout  $ (\cpu|comb_895|comb_22|union[2].row|union[7].unit|add|S~combout  $ (((!\cpu|select_A|Q[6]~32_combout  & 
// \cpu|select_B|Q[3]~46_combout ))))

	.dataa(\cpu|select_A|Q[6]~32_combout ),
	.datab(\cpu|select_B|Q[3]~46_combout ),
	.datac(\cpu|comb_895|comb_22|union[3].row|union[5].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[2].row|union[7].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[3].row|union[6].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[3].row|union[6].unit|add|S .lut_mask = 16'h4BB4;
defparam \cpu|comb_895|comb_22|union[3].row|union[6].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N12
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[4].row|union[5].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[4].row|union[5].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[4].row|union[4].unit|add|C4~0_combout  & ((\cpu|comb_895|comb_22|union[3].row|union[6].unit|add|S~combout ) # ((\cpu|select_B|Q[4]~42_combout  & 
// !\cpu|select_A|Q[5]~37_combout )))) # (!\cpu|comb_895|comb_22|union[4].row|union[4].unit|add|C4~0_combout  & (\cpu|select_B|Q[4]~42_combout  & (!\cpu|select_A|Q[5]~37_combout  & \cpu|comb_895|comb_22|union[3].row|union[6].unit|add|S~combout )))

	.dataa(\cpu|select_B|Q[4]~42_combout ),
	.datab(\cpu|select_A|Q[5]~37_combout ),
	.datac(\cpu|comb_895|comb_22|union[4].row|union[4].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[3].row|union[6].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[4].row|union[5].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[4].row|union[5].unit|add|C4~0 .lut_mask = 16'hF220;
defparam \cpu|comb_895|comb_22|union[4].row|union[5].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N30
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[4].row|union[6].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[4].row|union[6].unit|add|S~combout  = \cpu|comb_895|comb_22|union[3].row|union[7].unit|add|S~combout  $ (\cpu|comb_895|comb_22|union[4].row|union[5].unit|add|C4~0_combout  $ (((\cpu|select_B|Q[4]~42_combout  & 
// !\cpu|select_A|Q[6]~32_combout ))))

	.dataa(\cpu|select_B|Q[4]~42_combout ),
	.datab(\cpu|select_A|Q[6]~32_combout ),
	.datac(\cpu|comb_895|comb_22|union[3].row|union[7].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[4].row|union[5].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[4].row|union[6].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[4].row|union[6].unit|add|S .lut_mask = 16'h2DD2;
defparam \cpu|comb_895|comb_22|union[4].row|union[6].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[5].row|union[0].unit|comb~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[5].row|union[0].unit|comb~0_combout  = (\cpu|select_B|Q[5]~36_combout  & ((\cpu|select_A|Q[0]~58_combout ) # ((\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q  & \cpu|select_A|Q[4]~41_combout ))))

	.dataa(\cpu|select_A|Q[0]~58_combout ),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|select_A|Q[4]~41_combout ),
	.datad(\cpu|select_B|Q[5]~36_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[5].row|union[0].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[5].row|union[0].unit|comb~0 .lut_mask = 16'hEA00;
defparam \cpu|comb_895|comb_22|union[5].row|union[0].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N28
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[5].row|union[1].unit|comb~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[5].row|union[1].unit|comb~0_combout  = (\cpu|select_B|Q[5]~36_combout  & ((\cpu|select_A|Q[1]~54_combout ) # ((\cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q  & \cpu|select_A|Q[4]~41_combout ))))

	.dataa(\cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|select_A|Q[4]~41_combout ),
	.datac(\cpu|select_A|Q[1]~54_combout ),
	.datad(\cpu|select_B|Q[5]~36_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[5].row|union[1].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[5].row|union[1].unit|comb~0 .lut_mask = 16'hF800;
defparam \cpu|comb_895|comb_22|union[5].row|union[1].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N22
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[4].row|union[2].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[4].row|union[2].unit|add|S~combout  = \cpu|comb_895|comb_22|union[4].row|union[1].unit|add|C4~0_combout  $ (\cpu|comb_895|comb_22|union[3].row|union[3].unit|add|S~combout  $ (((\cpu|select_B|Q[4]~42_combout  & 
// \cpu|select_A|Q[2]~51_combout ))))

	.dataa(\cpu|select_B|Q[4]~42_combout ),
	.datab(\cpu|select_A|Q[2]~51_combout ),
	.datac(\cpu|comb_895|comb_22|union[4].row|union[1].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[3].row|union[3].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[4].row|union[2].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[4].row|union[2].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[4].row|union[2].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N24
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[4].row|union[1].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[4].row|union[1].unit|add|S~combout  = \cpu|comb_895|comb_22|union[4].row|union[1].unit|comb~4_combout  $ (\cpu|comb_895|comb_22|union[3].row|union[2].unit|add|S~combout  $ 
// (((\cpu|comb_895|comb_22|union[4].row|union[0].unit|comb~0_combout  & \cpu|comb_895|comb_22|union[3].row|union[1].unit|add|S~combout ))))

	.dataa(\cpu|comb_895|comb_22|union[4].row|union[0].unit|comb~0_combout ),
	.datab(\cpu|comb_895|comb_22|union[4].row|union[1].unit|comb~4_combout ),
	.datac(\cpu|comb_895|comb_22|union[3].row|union[2].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[3].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[4].row|union[1].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[4].row|union[1].unit|add|S .lut_mask = 16'h963C;
defparam \cpu|comb_895|comb_22|union[4].row|union[1].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N14
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[5].row|union[1].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[5].row|union[1].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[5].row|union[1].unit|comb~0_combout  & ((\cpu|comb_895|comb_22|union[4].row|union[2].unit|add|S~combout ) # 
// ((\cpu|comb_895|comb_22|union[5].row|union[0].unit|comb~0_combout  & \cpu|comb_895|comb_22|union[4].row|union[1].unit|add|S~combout )))) # (!\cpu|comb_895|comb_22|union[5].row|union[1].unit|comb~0_combout  & 
// (\cpu|comb_895|comb_22|union[5].row|union[0].unit|comb~0_combout  & (\cpu|comb_895|comb_22|union[4].row|union[2].unit|add|S~combout  & \cpu|comb_895|comb_22|union[4].row|union[1].unit|add|S~combout )))

	.dataa(\cpu|comb_895|comb_22|union[5].row|union[0].unit|comb~0_combout ),
	.datab(\cpu|comb_895|comb_22|union[5].row|union[1].unit|comb~0_combout ),
	.datac(\cpu|comb_895|comb_22|union[4].row|union[2].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[4].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[5].row|union[1].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[5].row|union[1].unit|add|C4~0 .lut_mask = 16'hE8C0;
defparam \cpu|comb_895|comb_22|union[5].row|union[1].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N0
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[4].row|union[3].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[4].row|union[3].unit|add|S~combout  = \cpu|comb_895|comb_22|union[3].row|union[4].unit|add|S~combout  $ (\cpu|comb_895|comb_22|union[4].row|union[2].unit|add|C4~0_combout  $ (((\cpu|select_B|Q[4]~42_combout  & 
// \cpu|select_A|Q[3]~47_combout ))))

	.dataa(\cpu|select_B|Q[4]~42_combout ),
	.datab(\cpu|select_A|Q[3]~47_combout ),
	.datac(\cpu|comb_895|comb_22|union[3].row|union[4].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[4].row|union[2].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[4].row|union[3].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[4].row|union[3].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[4].row|union[3].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N10
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[5].row|union[2].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[5].row|union[2].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[5].row|union[1].unit|add|C4~0_combout  & ((\cpu|comb_895|comb_22|union[4].row|union[3].unit|add|S~combout ) # ((\cpu|select_B|Q[5]~36_combout  & 
// \cpu|select_A|Q[2]~51_combout )))) # (!\cpu|comb_895|comb_22|union[5].row|union[1].unit|add|C4~0_combout  & (\cpu|select_B|Q[5]~36_combout  & (\cpu|select_A|Q[2]~51_combout  & \cpu|comb_895|comb_22|union[4].row|union[3].unit|add|S~combout )))

	.dataa(\cpu|select_B|Q[5]~36_combout ),
	.datab(\cpu|select_A|Q[2]~51_combout ),
	.datac(\cpu|comb_895|comb_22|union[5].row|union[1].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[4].row|union[3].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[5].row|union[2].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[5].row|union[2].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[5].row|union[2].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N28
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[4].row|union[4].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[4].row|union[4].unit|add|S~combout  = \cpu|comb_895|comb_22|union[3].row|union[5].unit|add|S~combout  $ (\cpu|comb_895|comb_22|union[4].row|union[3].unit|add|C4~0_combout  $ (((\cpu|select_A|Q[4]~43_combout  & 
// \cpu|select_B|Q[4]~42_combout ))))

	.dataa(\cpu|select_A|Q[4]~43_combout ),
	.datab(\cpu|select_B|Q[4]~42_combout ),
	.datac(\cpu|comb_895|comb_22|union[3].row|union[5].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[4].row|union[3].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[4].row|union[4].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[4].row|union[4].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[4].row|union[4].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N4
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[5].row|union[3].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[5].row|union[3].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[5].row|union[2].unit|add|C4~0_combout  & ((\cpu|comb_895|comb_22|union[4].row|union[4].unit|add|S~combout ) # ((\cpu|select_A|Q[3]~47_combout  & 
// \cpu|select_B|Q[5]~36_combout )))) # (!\cpu|comb_895|comb_22|union[5].row|union[2].unit|add|C4~0_combout  & (\cpu|select_A|Q[3]~47_combout  & (\cpu|select_B|Q[5]~36_combout  & \cpu|comb_895|comb_22|union[4].row|union[4].unit|add|S~combout )))

	.dataa(\cpu|select_A|Q[3]~47_combout ),
	.datab(\cpu|select_B|Q[5]~36_combout ),
	.datac(\cpu|comb_895|comb_22|union[5].row|union[2].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[4].row|union[4].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[5].row|union[3].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[5].row|union[3].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[5].row|union[3].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N2
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[4].row|union[5].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[4].row|union[5].unit|add|S~combout  = \cpu|comb_895|comb_22|union[4].row|union[4].unit|add|C4~0_combout  $ (\cpu|comb_895|comb_22|union[3].row|union[6].unit|add|S~combout  $ (((\cpu|select_B|Q[4]~42_combout  & 
// !\cpu|select_A|Q[5]~37_combout ))))

	.dataa(\cpu|select_B|Q[4]~42_combout ),
	.datab(\cpu|select_A|Q[5]~37_combout ),
	.datac(\cpu|comb_895|comb_22|union[4].row|union[4].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[3].row|union[6].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[4].row|union[5].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[4].row|union[5].unit|add|S .lut_mask = 16'h2DD2;
defparam \cpu|comb_895|comb_22|union[4].row|union[5].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N24
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[5].row|union[4].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[5].row|union[4].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[5].row|union[3].unit|add|C4~0_combout  & ((\cpu|comb_895|comb_22|union[4].row|union[5].unit|add|S~combout ) # ((\cpu|select_A|Q[4]~43_combout  & 
// \cpu|select_B|Q[5]~36_combout )))) # (!\cpu|comb_895|comb_22|union[5].row|union[3].unit|add|C4~0_combout  & (\cpu|select_A|Q[4]~43_combout  & (\cpu|select_B|Q[5]~36_combout  & \cpu|comb_895|comb_22|union[4].row|union[5].unit|add|S~combout )))

	.dataa(\cpu|select_A|Q[4]~43_combout ),
	.datab(\cpu|select_B|Q[5]~36_combout ),
	.datac(\cpu|comb_895|comb_22|union[5].row|union[3].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[4].row|union[5].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[5].row|union[4].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[5].row|union[4].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[5].row|union[4].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N18
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[5].row|union[5].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[5].row|union[5].unit|add|S~combout  = \cpu|comb_895|comb_22|union[4].row|union[6].unit|add|S~combout  $ (\cpu|comb_895|comb_22|union[5].row|union[4].unit|add|C4~0_combout  $ (((\cpu|select_B|Q[5]~36_combout  & 
// !\cpu|select_A|Q[5]~37_combout ))))

	.dataa(\cpu|select_B|Q[5]~36_combout ),
	.datab(\cpu|select_A|Q[5]~37_combout ),
	.datac(\cpu|comb_895|comb_22|union[4].row|union[6].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[5].row|union[4].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[5].row|union[5].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[5].row|union[5].unit|add|S .lut_mask = 16'h2DD2;
defparam \cpu|comb_895|comb_22|union[5].row|union[5].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[6].row|union[1].unit|comb~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[6].row|union[1].unit|comb~0_combout  = (\cpu|select_B|Q[6]~32_combout  & ((\cpu|select_A|Q[1]~54_combout ) # ((\cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q  & \cpu|select_A|Q[4]~41_combout ))))

	.dataa(\cpu|select_A|Q[1]~54_combout ),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|select_A|Q[4]~41_combout ),
	.datad(\cpu|select_B|Q[6]~32_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[6].row|union[1].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[6].row|union[1].unit|comb~0 .lut_mask = 16'hEA00;
defparam \cpu|comb_895|comb_22|union[6].row|union[1].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[6].row|union[0].unit|comb~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[6].row|union[0].unit|comb~0_combout  = (\cpu|select_B|Q[6]~32_combout  & ((\cpu|select_A|Q[0]~58_combout ) # ((\cpu|select_A|Q[4]~41_combout  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ))))

	.dataa(\cpu|select_A|Q[4]~41_combout ),
	.datab(\cpu|select_A|Q[0]~58_combout ),
	.datac(\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_B|Q[6]~32_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[6].row|union[0].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[6].row|union[0].unit|comb~0 .lut_mask = 16'hEC00;
defparam \cpu|comb_895|comb_22|union[6].row|union[0].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N8
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[5].row|union[1].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[5].row|union[1].unit|add|S~combout  = \cpu|comb_895|comb_22|union[4].row|union[2].unit|add|S~combout  $ (\cpu|comb_895|comb_22|union[5].row|union[1].unit|comb~0_combout  $ 
// (((\cpu|comb_895|comb_22|union[5].row|union[0].unit|comb~0_combout  & \cpu|comb_895|comb_22|union[4].row|union[1].unit|add|S~combout ))))

	.dataa(\cpu|comb_895|comb_22|union[4].row|union[2].unit|add|S~combout ),
	.datab(\cpu|comb_895|comb_22|union[5].row|union[0].unit|comb~0_combout ),
	.datac(\cpu|comb_895|comb_22|union[5].row|union[1].unit|comb~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[4].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[5].row|union[1].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[5].row|union[1].unit|add|S .lut_mask = 16'h965A;
defparam \cpu|comb_895|comb_22|union[5].row|union[1].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N16
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[5].row|union[2].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[5].row|union[2].unit|add|S~combout  = \cpu|comb_895|comb_22|union[5].row|union[1].unit|add|C4~0_combout  $ (\cpu|comb_895|comb_22|union[4].row|union[3].unit|add|S~combout  $ (((\cpu|select_B|Q[5]~36_combout  & 
// \cpu|select_A|Q[2]~51_combout ))))

	.dataa(\cpu|select_B|Q[5]~36_combout ),
	.datab(\cpu|select_A|Q[2]~51_combout ),
	.datac(\cpu|comb_895|comb_22|union[5].row|union[1].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[4].row|union[3].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[5].row|union[2].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[5].row|union[2].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[5].row|union[2].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N12
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[6].row|union[1].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[6].row|union[1].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[6].row|union[1].unit|comb~0_combout  & ((\cpu|comb_895|comb_22|union[5].row|union[2].unit|add|S~combout ) # 
// ((\cpu|comb_895|comb_22|union[6].row|union[0].unit|comb~0_combout  & \cpu|comb_895|comb_22|union[5].row|union[1].unit|add|S~combout )))) # (!\cpu|comb_895|comb_22|union[6].row|union[1].unit|comb~0_combout  & 
// (\cpu|comb_895|comb_22|union[6].row|union[0].unit|comb~0_combout  & (\cpu|comb_895|comb_22|union[5].row|union[1].unit|add|S~combout  & \cpu|comb_895|comb_22|union[5].row|union[2].unit|add|S~combout )))

	.dataa(\cpu|comb_895|comb_22|union[6].row|union[1].unit|comb~0_combout ),
	.datab(\cpu|comb_895|comb_22|union[6].row|union[0].unit|comb~0_combout ),
	.datac(\cpu|comb_895|comb_22|union[5].row|union[1].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[5].row|union[2].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[6].row|union[1].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[6].row|union[1].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_895|comb_22|union[6].row|union[1].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N0
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[5].row|union[3].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[5].row|union[3].unit|add|S~combout  = \cpu|comb_895|comb_22|union[5].row|union[2].unit|add|C4~0_combout  $ (\cpu|comb_895|comb_22|union[4].row|union[4].unit|add|S~combout  $ (((\cpu|select_A|Q[3]~47_combout  & 
// \cpu|select_B|Q[5]~36_combout ))))

	.dataa(\cpu|select_A|Q[3]~47_combout ),
	.datab(\cpu|select_B|Q[5]~36_combout ),
	.datac(\cpu|comb_895|comb_22|union[5].row|union[2].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[4].row|union[4].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[5].row|union[3].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[5].row|union[3].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[5].row|union[3].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N16
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[6].row|union[2].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[6].row|union[2].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[6].row|union[1].unit|add|C4~0_combout  & ((\cpu|comb_895|comb_22|union[5].row|union[3].unit|add|S~combout ) # ((\cpu|select_A|Q[2]~51_combout  & 
// \cpu|select_B|Q[6]~32_combout )))) # (!\cpu|comb_895|comb_22|union[6].row|union[1].unit|add|C4~0_combout  & (\cpu|select_A|Q[2]~51_combout  & (\cpu|select_B|Q[6]~32_combout  & \cpu|comb_895|comb_22|union[5].row|union[3].unit|add|S~combout )))

	.dataa(\cpu|select_A|Q[2]~51_combout ),
	.datab(\cpu|select_B|Q[6]~32_combout ),
	.datac(\cpu|comb_895|comb_22|union[6].row|union[1].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[5].row|union[3].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[6].row|union[2].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[6].row|union[2].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[6].row|union[2].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N10
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[5].row|union[4].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[5].row|union[4].unit|add|S~combout  = \cpu|comb_895|comb_22|union[5].row|union[3].unit|add|C4~0_combout  $ (\cpu|comb_895|comb_22|union[4].row|union[5].unit|add|S~combout  $ (((\cpu|select_A|Q[4]~43_combout  & 
// \cpu|select_B|Q[5]~36_combout ))))

	.dataa(\cpu|select_A|Q[4]~43_combout ),
	.datab(\cpu|select_B|Q[5]~36_combout ),
	.datac(\cpu|comb_895|comb_22|union[5].row|union[3].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[4].row|union[5].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[5].row|union[4].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[5].row|union[4].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[5].row|union[4].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[6].row|union[3].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[6].row|union[3].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[6].row|union[2].unit|add|C4~0_combout  & ((\cpu|comb_895|comb_22|union[5].row|union[4].unit|add|S~combout ) # ((\cpu|select_A|Q[3]~47_combout  & 
// \cpu|select_B|Q[6]~32_combout )))) # (!\cpu|comb_895|comb_22|union[6].row|union[2].unit|add|C4~0_combout  & (\cpu|select_A|Q[3]~47_combout  & (\cpu|select_B|Q[6]~32_combout  & \cpu|comb_895|comb_22|union[5].row|union[4].unit|add|S~combout )))

	.dataa(\cpu|select_A|Q[3]~47_combout ),
	.datab(\cpu|select_B|Q[6]~32_combout ),
	.datac(\cpu|comb_895|comb_22|union[6].row|union[2].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[5].row|union[4].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[6].row|union[3].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[6].row|union[3].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[6].row|union[3].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N14
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[6].row|union[4].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[6].row|union[4].unit|add|S~combout  = \cpu|comb_895|comb_22|union[5].row|union[5].unit|add|S~combout  $ (\cpu|comb_895|comb_22|union[6].row|union[3].unit|add|C4~0_combout  $ (((\cpu|select_B|Q[6]~32_combout  & 
// \cpu|select_A|Q[4]~43_combout ))))

	.dataa(\cpu|select_B|Q[6]~32_combout ),
	.datab(\cpu|select_A|Q[4]~43_combout ),
	.datac(\cpu|comb_895|comb_22|union[5].row|union[5].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[6].row|union[3].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[6].row|union[4].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[6].row|union[4].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[6].row|union[4].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[7].row|union[1].unit|comb~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[7].row|union[1].unit|comb~0_combout  = (\cpu|select_B|Q[7]~28_combout  & ((\cpu|select_A|Q[1]~54_combout ) # ((\cpu|select_A|Q[4]~41_combout  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q ))))

	.dataa(\cpu|select_A|Q[4]~41_combout ),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|select_B|Q[7]~28_combout ),
	.datad(\cpu|select_A|Q[1]~54_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[7].row|union[1].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[7].row|union[1].unit|comb~0 .lut_mask = 16'hF080;
defparam \cpu|comb_895|comb_22|union[7].row|union[1].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[7].row|union[0].unit|comb~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[7].row|union[0].unit|comb~0_combout  = (\cpu|select_B|Q[7]~28_combout  & ((\cpu|select_A|Q[0]~58_combout ) # ((\cpu|select_A|Q[4]~41_combout  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ))))

	.dataa(\cpu|select_B|Q[7]~28_combout ),
	.datab(\cpu|select_A|Q[0]~58_combout ),
	.datac(\cpu|select_A|Q[4]~41_combout ),
	.datad(\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[7].row|union[0].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[7].row|union[0].unit|comb~0 .lut_mask = 16'hA888;
defparam \cpu|comb_895|comb_22|union[7].row|union[0].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[6].row|union[1].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[6].row|union[1].unit|add|S~combout  = \cpu|comb_895|comb_22|union[6].row|union[1].unit|comb~0_combout  $ (\cpu|comb_895|comb_22|union[5].row|union[2].unit|add|S~combout  $ 
// (((\cpu|comb_895|comb_22|union[6].row|union[0].unit|comb~0_combout  & \cpu|comb_895|comb_22|union[5].row|union[1].unit|add|S~combout ))))

	.dataa(\cpu|comb_895|comb_22|union[6].row|union[0].unit|comb~0_combout ),
	.datab(\cpu|comb_895|comb_22|union[6].row|union[1].unit|comb~0_combout ),
	.datac(\cpu|comb_895|comb_22|union[5].row|union[2].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[5].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[6].row|union[1].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[6].row|union[1].unit|add|S .lut_mask = 16'h963C;
defparam \cpu|comb_895|comb_22|union[6].row|union[1].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[6].row|union[2].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[6].row|union[2].unit|add|S~combout  = \cpu|comb_895|comb_22|union[5].row|union[3].unit|add|S~combout  $ (\cpu|comb_895|comb_22|union[6].row|union[1].unit|add|C4~0_combout  $ (((\cpu|select_A|Q[2]~51_combout  & 
// \cpu|select_B|Q[6]~32_combout ))))

	.dataa(\cpu|select_A|Q[2]~51_combout ),
	.datab(\cpu|select_B|Q[6]~32_combout ),
	.datac(\cpu|comb_895|comb_22|union[5].row|union[3].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[6].row|union[1].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[6].row|union[2].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[6].row|union[2].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[6].row|union[2].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[7].row|union[1].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[7].row|union[1].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[7].row|union[1].unit|comb~0_combout  & ((\cpu|comb_895|comb_22|union[6].row|union[2].unit|add|S~combout ) # 
// ((\cpu|comb_895|comb_22|union[7].row|union[0].unit|comb~0_combout  & \cpu|comb_895|comb_22|union[6].row|union[1].unit|add|S~combout )))) # (!\cpu|comb_895|comb_22|union[7].row|union[1].unit|comb~0_combout  & 
// (\cpu|comb_895|comb_22|union[7].row|union[0].unit|comb~0_combout  & (\cpu|comb_895|comb_22|union[6].row|union[1].unit|add|S~combout  & \cpu|comb_895|comb_22|union[6].row|union[2].unit|add|S~combout )))

	.dataa(\cpu|comb_895|comb_22|union[7].row|union[1].unit|comb~0_combout ),
	.datab(\cpu|comb_895|comb_22|union[7].row|union[0].unit|comb~0_combout ),
	.datac(\cpu|comb_895|comb_22|union[6].row|union[1].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[6].row|union[2].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[7].row|union[1].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[7].row|union[1].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_895|comb_22|union[7].row|union[1].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N6
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[6].row|union[3].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[6].row|union[3].unit|add|S~combout  = \cpu|comb_895|comb_22|union[6].row|union[2].unit|add|C4~0_combout  $ (\cpu|comb_895|comb_22|union[5].row|union[4].unit|add|S~combout  $ (((\cpu|select_A|Q[3]~47_combout  & 
// \cpu|select_B|Q[6]~32_combout ))))

	.dataa(\cpu|select_A|Q[3]~47_combout ),
	.datab(\cpu|comb_895|comb_22|union[6].row|union[2].unit|add|C4~0_combout ),
	.datac(\cpu|select_B|Q[6]~32_combout ),
	.datad(\cpu|comb_895|comb_22|union[5].row|union[4].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[6].row|union[3].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[6].row|union[3].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_895|comb_22|union[6].row|union[3].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N28
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[7].row|union[2].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[7].row|union[2].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[7].row|union[1].unit|add|C4~0_combout  & ((\cpu|comb_895|comb_22|union[6].row|union[3].unit|add|S~combout ) # ((\cpu|select_B|Q[7]~28_combout  & 
// \cpu|select_A|Q[2]~51_combout )))) # (!\cpu|comb_895|comb_22|union[7].row|union[1].unit|add|C4~0_combout  & (\cpu|select_B|Q[7]~28_combout  & (\cpu|select_A|Q[2]~51_combout  & \cpu|comb_895|comb_22|union[6].row|union[3].unit|add|S~combout )))

	.dataa(\cpu|select_B|Q[7]~28_combout ),
	.datab(\cpu|select_A|Q[2]~51_combout ),
	.datac(\cpu|comb_895|comb_22|union[7].row|union[1].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[6].row|union[3].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[7].row|union[2].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[7].row|union[2].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[7].row|union[2].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[7].row|union[3].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[7].row|union[3].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[6].row|union[4].unit|add|S~combout  & ((\cpu|comb_895|comb_22|union[7].row|union[2].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[7]~28_combout  & 
// \cpu|select_A|Q[3]~47_combout )))) # (!\cpu|comb_895|comb_22|union[6].row|union[4].unit|add|S~combout  & (\cpu|select_B|Q[7]~28_combout  & (\cpu|select_A|Q[3]~47_combout  & \cpu|comb_895|comb_22|union[7].row|union[2].unit|add|C4~0_combout )))

	.dataa(\cpu|select_B|Q[7]~28_combout ),
	.datab(\cpu|select_A|Q[3]~47_combout ),
	.datac(\cpu|comb_895|comb_22|union[6].row|union[4].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[7].row|union[2].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[7].row|union[3].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[7].row|union[3].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[7].row|union[3].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[6].row|union[4].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[6].row|union[4].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[5].row|union[5].unit|add|S~combout  & ((\cpu|comb_895|comb_22|union[6].row|union[3].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[6]~32_combout  & 
// \cpu|select_A|Q[4]~43_combout )))) # (!\cpu|comb_895|comb_22|union[5].row|union[5].unit|add|S~combout  & (\cpu|select_B|Q[6]~32_combout  & (\cpu|select_A|Q[4]~43_combout  & \cpu|comb_895|comb_22|union[6].row|union[3].unit|add|C4~0_combout )))

	.dataa(\cpu|select_B|Q[6]~32_combout ),
	.datab(\cpu|select_A|Q[4]~43_combout ),
	.datac(\cpu|comb_895|comb_22|union[5].row|union[5].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[6].row|union[3].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[6].row|union[4].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[6].row|union[4].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[6].row|union[4].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N18
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[0].row|union[11].unit|comb~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[0].row|union[11].unit|comb~0_combout  = (\cpu|select_A|Q[11]~14_combout  & ((\cpu|select_B|Q[0]~57_combout ) # ((\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q  & \cpu|select_B|Q[3]~40_combout ))))

	.dataa(\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_B|Q[0]~57_combout ),
	.datac(\cpu|select_B|Q[3]~40_combout ),
	.datad(\cpu|select_A|Q[11]~14_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[0].row|union[11].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[0].row|union[11].unit|comb~0 .lut_mask = 16'hEC00;
defparam \cpu|comb_895|comb_22|union[0].row|union[11].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N18
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[1].row|union[9].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[1].row|union[9].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[0].row|union[10].unit|comb~0_combout  & ((\cpu|comb_895|comb_22|union[1].row|union[8].unit|add|C4~0_combout ) # ((\cpu|select_A|Q [9] & 
// \cpu|select_B|Q[1]~54_combout )))) # (!\cpu|comb_895|comb_22|union[0].row|union[10].unit|comb~0_combout  & (\cpu|select_A|Q [9] & (\cpu|select_B|Q[1]~54_combout  & \cpu|comb_895|comb_22|union[1].row|union[8].unit|add|C4~0_combout )))

	.dataa(\cpu|comb_895|comb_22|union[0].row|union[10].unit|comb~0_combout ),
	.datab(\cpu|select_A|Q [9]),
	.datac(\cpu|select_B|Q[1]~54_combout ),
	.datad(\cpu|comb_895|comb_22|union[1].row|union[8].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[1].row|union[9].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[1].row|union[9].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_895|comb_22|union[1].row|union[9].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N20
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[1].row|union[10].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[1].row|union[10].unit|add|S~combout  = \cpu|comb_895|comb_22|union[0].row|union[11].unit|comb~0_combout  $ (\cpu|comb_895|comb_22|union[1].row|union[9].unit|add|C4~0_combout  $ (((\cpu|select_A|Q [10] & 
// \cpu|select_B|Q[1]~54_combout ))))

	.dataa(\cpu|select_A|Q [10]),
	.datab(\cpu|select_B|Q[1]~54_combout ),
	.datac(\cpu|comb_895|comb_22|union[0].row|union[11].unit|comb~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[1].row|union[9].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[1].row|union[10].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[1].row|union[10].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[1].row|union[10].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N12
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[2].row|union[8].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[2].row|union[8].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[1].row|union[9].unit|add|S~combout  & ((\cpu|comb_895|comb_22|union[2].row|union[7].unit|add|C4~0_combout ) # ((\cpu|select_A|Q [8] & 
// \cpu|select_B|Q[2]~50_combout )))) # (!\cpu|comb_895|comb_22|union[1].row|union[9].unit|add|S~combout  & (\cpu|select_A|Q [8] & (\cpu|select_B|Q[2]~50_combout  & \cpu|comb_895|comb_22|union[2].row|union[7].unit|add|C4~0_combout )))

	.dataa(\cpu|select_A|Q [8]),
	.datab(\cpu|select_B|Q[2]~50_combout ),
	.datac(\cpu|comb_895|comb_22|union[1].row|union[9].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[2].row|union[7].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[2].row|union[8].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[2].row|union[8].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[2].row|union[8].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N30
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[2].row|union[9].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[2].row|union[9].unit|add|S~combout  = \cpu|comb_895|comb_22|union[1].row|union[10].unit|add|S~combout  $ (\cpu|comb_895|comb_22|union[2].row|union[8].unit|add|C4~0_combout  $ (((\cpu|select_A|Q [9] & 
// \cpu|select_B|Q[2]~50_combout ))))

	.dataa(\cpu|select_A|Q [9]),
	.datab(\cpu|select_B|Q[2]~50_combout ),
	.datac(\cpu|comb_895|comb_22|union[1].row|union[10].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[2].row|union[8].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[2].row|union[9].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[2].row|union[9].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[2].row|union[9].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N28
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[3].row|union[7].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[3].row|union[7].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[2].row|union[8].unit|add|S~combout  & ((\cpu|comb_895|comb_22|union[3].row|union[6].unit|add|C4~0_combout ) # ((\cpu|select_A|Q[7]~27_combout  & 
// \cpu|select_B|Q[3]~46_combout )))) # (!\cpu|comb_895|comb_22|union[2].row|union[8].unit|add|S~combout  & (\cpu|select_A|Q[7]~27_combout  & (\cpu|select_B|Q[3]~46_combout  & \cpu|comb_895|comb_22|union[3].row|union[6].unit|add|C4~0_combout )))

	.dataa(\cpu|select_A|Q[7]~27_combout ),
	.datab(\cpu|select_B|Q[3]~46_combout ),
	.datac(\cpu|comb_895|comb_22|union[2].row|union[8].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[3].row|union[6].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[3].row|union[7].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[3].row|union[7].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[3].row|union[7].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N14
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[3].row|union[8].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[3].row|union[8].unit|add|S~combout  = \cpu|comb_895|comb_22|union[2].row|union[9].unit|add|S~combout  $ (\cpu|comb_895|comb_22|union[3].row|union[7].unit|add|C4~0_combout  $ (((\cpu|select_A|Q [8] & 
// \cpu|select_B|Q[3]~46_combout ))))

	.dataa(\cpu|select_A|Q [8]),
	.datab(\cpu|select_B|Q[3]~46_combout ),
	.datac(\cpu|comb_895|comb_22|union[2].row|union[9].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[3].row|union[7].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[3].row|union[8].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[3].row|union[8].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[3].row|union[8].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N8
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[4].row|union[6].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[4].row|union[6].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[3].row|union[7].unit|add|S~combout  & ((\cpu|comb_895|comb_22|union[4].row|union[5].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[4]~42_combout  & 
// !\cpu|select_A|Q[6]~32_combout )))) # (!\cpu|comb_895|comb_22|union[3].row|union[7].unit|add|S~combout  & (\cpu|select_B|Q[4]~42_combout  & (!\cpu|select_A|Q[6]~32_combout  & \cpu|comb_895|comb_22|union[4].row|union[5].unit|add|C4~0_combout )))

	.dataa(\cpu|select_B|Q[4]~42_combout ),
	.datab(\cpu|select_A|Q[6]~32_combout ),
	.datac(\cpu|comb_895|comb_22|union[3].row|union[7].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[4].row|union[5].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[4].row|union[6].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[4].row|union[6].unit|add|C4~0 .lut_mask = 16'hF220;
defparam \cpu|comb_895|comb_22|union[4].row|union[6].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N26
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[4].row|union[7].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[4].row|union[7].unit|add|S~combout  = \cpu|comb_895|comb_22|union[3].row|union[8].unit|add|S~combout  $ (\cpu|comb_895|comb_22|union[4].row|union[6].unit|add|C4~0_combout  $ (((\cpu|select_A|Q[7]~27_combout  & 
// \cpu|select_B|Q[4]~42_combout ))))

	.dataa(\cpu|comb_895|comb_22|union[3].row|union[8].unit|add|S~combout ),
	.datab(\cpu|select_A|Q[7]~27_combout ),
	.datac(\cpu|comb_895|comb_22|union[4].row|union[6].unit|add|C4~0_combout ),
	.datad(\cpu|select_B|Q[4]~42_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[4].row|union[7].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[4].row|union[7].unit|add|S .lut_mask = 16'h965A;
defparam \cpu|comb_895|comb_22|union[4].row|union[7].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N20
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[5].row|union[5].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[5].row|union[5].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[4].row|union[6].unit|add|S~combout  & ((\cpu|comb_895|comb_22|union[5].row|union[4].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[5]~36_combout  & 
// !\cpu|select_A|Q[5]~37_combout )))) # (!\cpu|comb_895|comb_22|union[4].row|union[6].unit|add|S~combout  & (\cpu|select_B|Q[5]~36_combout  & (!\cpu|select_A|Q[5]~37_combout  & \cpu|comb_895|comb_22|union[5].row|union[4].unit|add|C4~0_combout )))

	.dataa(\cpu|select_B|Q[5]~36_combout ),
	.datab(\cpu|select_A|Q[5]~37_combout ),
	.datac(\cpu|comb_895|comb_22|union[4].row|union[6].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[5].row|union[4].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[5].row|union[5].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[5].row|union[5].unit|add|C4~0 .lut_mask = 16'hF220;
defparam \cpu|comb_895|comb_22|union[5].row|union[5].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N22
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[5].row|union[6].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[5].row|union[6].unit|add|S~combout  = \cpu|comb_895|comb_22|union[4].row|union[7].unit|add|S~combout  $ (\cpu|comb_895|comb_22|union[5].row|union[5].unit|add|C4~0_combout  $ (((!\cpu|select_A|Q[6]~32_combout  & 
// \cpu|select_B|Q[5]~36_combout ))))

	.dataa(\cpu|select_A|Q[6]~32_combout ),
	.datab(\cpu|select_B|Q[5]~36_combout ),
	.datac(\cpu|comb_895|comb_22|union[4].row|union[7].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[5].row|union[5].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[5].row|union[6].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[5].row|union[6].unit|add|S .lut_mask = 16'h4BB4;
defparam \cpu|comb_895|comb_22|union[5].row|union[6].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[6].row|union[5].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[6].row|union[5].unit|add|S~combout  = \cpu|comb_895|comb_22|union[6].row|union[4].unit|add|C4~0_combout  $ (\cpu|comb_895|comb_22|union[5].row|union[6].unit|add|S~combout  $ (((\cpu|select_B|Q[6]~32_combout  & 
// !\cpu|select_A|Q[5]~37_combout ))))

	.dataa(\cpu|select_B|Q[6]~32_combout ),
	.datab(\cpu|select_A|Q[5]~37_combout ),
	.datac(\cpu|comb_895|comb_22|union[6].row|union[4].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[5].row|union[6].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[6].row|union[5].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[6].row|union[5].unit|add|S .lut_mask = 16'h2DD2;
defparam \cpu|comb_895|comb_22|union[6].row|union[5].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[7].row|union[4].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[7].row|union[4].unit|add|S~combout  = \cpu|comb_895|comb_22|union[7].row|union[3].unit|add|C4~0_combout  $ (\cpu|comb_895|comb_22|union[6].row|union[5].unit|add|S~combout  $ (((\cpu|select_B|Q[7]~28_combout  & 
// \cpu|select_A|Q[4]~43_combout ))))

	.dataa(\cpu|select_B|Q[7]~28_combout ),
	.datab(\cpu|select_A|Q[4]~43_combout ),
	.datac(\cpu|comb_895|comb_22|union[7].row|union[3].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[6].row|union[5].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[7].row|union[4].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[7].row|union[4].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[7].row|union[4].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N2
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[7].row|union[3].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[7].row|union[3].unit|add|S~combout  = \cpu|comb_895|comb_22|union[6].row|union[4].unit|add|S~combout  $ (\cpu|comb_895|comb_22|union[7].row|union[2].unit|add|C4~0_combout  $ (((\cpu|select_B|Q[7]~28_combout  & 
// \cpu|select_A|Q[3]~47_combout ))))

	.dataa(\cpu|select_B|Q[7]~28_combout ),
	.datab(\cpu|select_A|Q[3]~47_combout ),
	.datac(\cpu|comb_895|comb_22|union[6].row|union[4].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[7].row|union[2].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[7].row|union[3].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[7].row|union[3].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[7].row|union[3].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N0
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[8].row|union[1].unit|comb~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[8].row|union[1].unit|comb~0_combout  = (\cpu|select_B|Q [8] & ((\cpu|select_A|Q[1]~54_combout ) # ((\cpu|select_A|Q[4]~41_combout  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q ))))

	.dataa(\cpu|select_A|Q[4]~41_combout ),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|select_A|Q[1]~54_combout ),
	.datad(\cpu|select_B|Q [8]),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[8].row|union[1].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[8].row|union[1].unit|comb~0 .lut_mask = 16'hF800;
defparam \cpu|comb_895|comb_22|union[8].row|union[1].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[7].row|union[1].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[7].row|union[1].unit|add|S~combout  = \cpu|comb_895|comb_22|union[7].row|union[1].unit|comb~0_combout  $ (\cpu|comb_895|comb_22|union[6].row|union[2].unit|add|S~combout  $ 
// (((\cpu|comb_895|comb_22|union[7].row|union[0].unit|comb~0_combout  & \cpu|comb_895|comb_22|union[6].row|union[1].unit|add|S~combout ))))

	.dataa(\cpu|comb_895|comb_22|union[7].row|union[1].unit|comb~0_combout ),
	.datab(\cpu|comb_895|comb_22|union[7].row|union[0].unit|comb~0_combout ),
	.datac(\cpu|comb_895|comb_22|union[6].row|union[1].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[6].row|union[2].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[7].row|union[1].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[7].row|union[1].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_895|comb_22|union[7].row|union[1].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[8].row|union[0].unit|comb~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[8].row|union[0].unit|comb~0_combout  = (\cpu|select_B|Q [8] & ((\cpu|select_A|Q[0]~58_combout ) # ((\cpu|select_A|Q[4]~41_combout  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ))))

	.dataa(\cpu|select_A|Q[4]~41_combout ),
	.datab(\cpu|select_A|Q[0]~58_combout ),
	.datac(\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_B|Q [8]),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[8].row|union[0].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[8].row|union[0].unit|comb~0 .lut_mask = 16'hEC00;
defparam \cpu|comb_895|comb_22|union[8].row|union[0].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[7].row|union[2].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[7].row|union[2].unit|add|S~combout  = \cpu|comb_895|comb_22|union[6].row|union[3].unit|add|S~combout  $ (\cpu|comb_895|comb_22|union[7].row|union[1].unit|add|C4~0_combout  $ (((\cpu|select_B|Q[7]~28_combout  & 
// \cpu|select_A|Q[2]~51_combout ))))

	.dataa(\cpu|select_B|Q[7]~28_combout ),
	.datab(\cpu|select_A|Q[2]~51_combout ),
	.datac(\cpu|comb_895|comb_22|union[6].row|union[3].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[7].row|union[1].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[7].row|union[2].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[7].row|union[2].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[7].row|union[2].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[8].row|union[1].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[8].row|union[1].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[8].row|union[1].unit|comb~0_combout  & ((\cpu|comb_895|comb_22|union[7].row|union[2].unit|add|S~combout ) # 
// ((\cpu|comb_895|comb_22|union[7].row|union[1].unit|add|S~combout  & \cpu|comb_895|comb_22|union[8].row|union[0].unit|comb~0_combout )))) # (!\cpu|comb_895|comb_22|union[8].row|union[1].unit|comb~0_combout  & 
// (\cpu|comb_895|comb_22|union[7].row|union[1].unit|add|S~combout  & (\cpu|comb_895|comb_22|union[8].row|union[0].unit|comb~0_combout  & \cpu|comb_895|comb_22|union[7].row|union[2].unit|add|S~combout )))

	.dataa(\cpu|comb_895|comb_22|union[8].row|union[1].unit|comb~0_combout ),
	.datab(\cpu|comb_895|comb_22|union[7].row|union[1].unit|add|S~combout ),
	.datac(\cpu|comb_895|comb_22|union[8].row|union[0].unit|comb~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[7].row|union[2].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[8].row|union[1].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[8].row|union[1].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_895|comb_22|union[8].row|union[1].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[8].row|union[2].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[8].row|union[2].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[7].row|union[3].unit|add|S~combout  & ((\cpu|comb_895|comb_22|union[8].row|union[1].unit|add|C4~0_combout ) # ((\cpu|select_B|Q [8] & 
// \cpu|select_A|Q[2]~51_combout )))) # (!\cpu|comb_895|comb_22|union[7].row|union[3].unit|add|S~combout  & (\cpu|select_B|Q [8] & (\cpu|select_A|Q[2]~51_combout  & \cpu|comb_895|comb_22|union[8].row|union[1].unit|add|C4~0_combout )))

	.dataa(\cpu|select_B|Q [8]),
	.datab(\cpu|select_A|Q[2]~51_combout ),
	.datac(\cpu|comb_895|comb_22|union[7].row|union[3].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[8].row|union[1].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[8].row|union[2].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[8].row|union[2].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[8].row|union[2].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[8].row|union[3].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[8].row|union[3].unit|add|S~combout  = \cpu|comb_895|comb_22|union[7].row|union[4].unit|add|S~combout  $ (\cpu|comb_895|comb_22|union[8].row|union[2].unit|add|C4~0_combout  $ (((\cpu|select_B|Q [8] & 
// \cpu|select_A|Q[3]~47_combout ))))

	.dataa(\cpu|select_B|Q [8]),
	.datab(\cpu|select_A|Q[3]~47_combout ),
	.datac(\cpu|comb_895|comb_22|union[7].row|union[4].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[8].row|union[2].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[8].row|union[3].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[8].row|union[3].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[8].row|union[3].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N14
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[9].row|union[1].unit|comb~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[9].row|union[1].unit|comb~0_combout  = (\cpu|select_B|Q [9] & ((\cpu|select_A|Q[1]~54_combout ) # ((\cpu|select_A|Q[4]~41_combout  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q ))))

	.dataa(\cpu|select_A|Q[4]~41_combout ),
	.datab(\cpu|select_A|Q[1]~54_combout ),
	.datac(\cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_B|Q [9]),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[9].row|union[1].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[9].row|union[1].unit|comb~0 .lut_mask = 16'hEC00;
defparam \cpu|comb_895|comb_22|union[9].row|union[1].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N26
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[9].row|union[0].unit|comb~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[9].row|union[0].unit|comb~0_combout  = (\cpu|select_B|Q [9] & ((\cpu|select_A|Q[0]~58_combout ) # ((\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q  & \cpu|select_A|Q[4]~41_combout ))))

	.dataa(\cpu|select_A|Q[0]~58_combout ),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|select_A|Q[4]~41_combout ),
	.datad(\cpu|select_B|Q [9]),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[9].row|union[0].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[9].row|union[0].unit|comb~0 .lut_mask = 16'hEA00;
defparam \cpu|comb_895|comb_22|union[9].row|union[0].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[8].row|union[2].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[8].row|union[2].unit|add|S~combout  = \cpu|comb_895|comb_22|union[7].row|union[3].unit|add|S~combout  $ (\cpu|comb_895|comb_22|union[8].row|union[1].unit|add|C4~0_combout  $ (((\cpu|select_B|Q [8] & 
// \cpu|select_A|Q[2]~51_combout ))))

	.dataa(\cpu|select_B|Q [8]),
	.datab(\cpu|select_A|Q[2]~51_combout ),
	.datac(\cpu|comb_895|comb_22|union[7].row|union[3].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[8].row|union[1].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[8].row|union[2].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[8].row|union[2].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[8].row|union[2].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[8].row|union[1].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[8].row|union[1].unit|add|S~combout  = \cpu|comb_895|comb_22|union[7].row|union[2].unit|add|S~combout  $ (\cpu|comb_895|comb_22|union[8].row|union[1].unit|comb~0_combout  $ 
// (((\cpu|comb_895|comb_22|union[8].row|union[0].unit|comb~0_combout  & \cpu|comb_895|comb_22|union[7].row|union[1].unit|add|S~combout ))))

	.dataa(\cpu|comb_895|comb_22|union[8].row|union[0].unit|comb~0_combout ),
	.datab(\cpu|comb_895|comb_22|union[7].row|union[1].unit|add|S~combout ),
	.datac(\cpu|comb_895|comb_22|union[7].row|union[2].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[8].row|union[1].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[8].row|union[1].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[8].row|union[1].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[8].row|union[1].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[9].row|union[1].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[9].row|union[1].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[9].row|union[1].unit|comb~0_combout  & ((\cpu|comb_895|comb_22|union[8].row|union[2].unit|add|S~combout ) # 
// ((\cpu|comb_895|comb_22|union[9].row|union[0].unit|comb~0_combout  & \cpu|comb_895|comb_22|union[8].row|union[1].unit|add|S~combout )))) # (!\cpu|comb_895|comb_22|union[9].row|union[1].unit|comb~0_combout  & 
// (\cpu|comb_895|comb_22|union[9].row|union[0].unit|comb~0_combout  & (\cpu|comb_895|comb_22|union[8].row|union[2].unit|add|S~combout  & \cpu|comb_895|comb_22|union[8].row|union[1].unit|add|S~combout )))

	.dataa(\cpu|comb_895|comb_22|union[9].row|union[1].unit|comb~0_combout ),
	.datab(\cpu|comb_895|comb_22|union[9].row|union[0].unit|comb~0_combout ),
	.datac(\cpu|comb_895|comb_22|union[8].row|union[2].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[8].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[9].row|union[1].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[9].row|union[1].unit|add|C4~0 .lut_mask = 16'hE8A0;
defparam \cpu|comb_895|comb_22|union[9].row|union[1].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[9].row|union[2].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[9].row|union[2].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[8].row|union[3].unit|add|S~combout  & ((\cpu|comb_895|comb_22|union[9].row|union[1].unit|add|C4~0_combout ) # ((\cpu|select_B|Q [9] & 
// \cpu|select_A|Q[2]~51_combout )))) # (!\cpu|comb_895|comb_22|union[8].row|union[3].unit|add|S~combout  & (\cpu|select_B|Q [9] & (\cpu|select_A|Q[2]~51_combout  & \cpu|comb_895|comb_22|union[9].row|union[1].unit|add|C4~0_combout )))

	.dataa(\cpu|select_B|Q [9]),
	.datab(\cpu|select_A|Q[2]~51_combout ),
	.datac(\cpu|comb_895|comb_22|union[8].row|union[3].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[9].row|union[1].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[9].row|union[2].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[9].row|union[2].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[9].row|union[2].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N26
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[7].row|union[4].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[7].row|union[4].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[7].row|union[3].unit|add|C4~0_combout  & ((\cpu|comb_895|comb_22|union[6].row|union[5].unit|add|S~combout ) # ((\cpu|select_B|Q[7]~28_combout  & 
// \cpu|select_A|Q[4]~43_combout )))) # (!\cpu|comb_895|comb_22|union[7].row|union[3].unit|add|C4~0_combout  & (\cpu|select_B|Q[7]~28_combout  & (\cpu|select_A|Q[4]~43_combout  & \cpu|comb_895|comb_22|union[6].row|union[5].unit|add|S~combout )))

	.dataa(\cpu|select_B|Q[7]~28_combout ),
	.datab(\cpu|select_A|Q[4]~43_combout ),
	.datac(\cpu|comb_895|comb_22|union[7].row|union[3].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[6].row|union[5].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[7].row|union[4].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[7].row|union[4].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[7].row|union[4].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[6].row|union[5].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[6].row|union[5].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[6].row|union[4].unit|add|C4~0_combout  & ((\cpu|comb_895|comb_22|union[5].row|union[6].unit|add|S~combout ) # ((\cpu|select_B|Q[6]~32_combout  & 
// !\cpu|select_A|Q[5]~37_combout )))) # (!\cpu|comb_895|comb_22|union[6].row|union[4].unit|add|C4~0_combout  & (\cpu|select_B|Q[6]~32_combout  & (!\cpu|select_A|Q[5]~37_combout  & \cpu|comb_895|comb_22|union[5].row|union[6].unit|add|S~combout )))

	.dataa(\cpu|select_B|Q[6]~32_combout ),
	.datab(\cpu|select_A|Q[5]~37_combout ),
	.datac(\cpu|comb_895|comb_22|union[6].row|union[4].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[5].row|union[6].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[6].row|union[5].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[6].row|union[5].unit|add|C4~0 .lut_mask = 16'hF220;
defparam \cpu|comb_895|comb_22|union[6].row|union[5].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N14
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[5].row|union[6].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[5].row|union[6].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[4].row|union[7].unit|add|S~combout  & ((\cpu|comb_895|comb_22|union[5].row|union[5].unit|add|C4~0_combout ) # ((!\cpu|select_A|Q[6]~32_combout  & 
// \cpu|select_B|Q[5]~36_combout )))) # (!\cpu|comb_895|comb_22|union[4].row|union[7].unit|add|S~combout  & (!\cpu|select_A|Q[6]~32_combout  & (\cpu|select_B|Q[5]~36_combout  & \cpu|comb_895|comb_22|union[5].row|union[5].unit|add|C4~0_combout )))

	.dataa(\cpu|select_A|Q[6]~32_combout ),
	.datab(\cpu|select_B|Q[5]~36_combout ),
	.datac(\cpu|comb_895|comb_22|union[4].row|union[7].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[5].row|union[5].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[5].row|union[6].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[5].row|union[6].unit|add|C4~0 .lut_mask = 16'hF440;
defparam \cpu|comb_895|comb_22|union[5].row|union[6].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N28
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[4].row|union[7].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[4].row|union[7].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[4].row|union[6].unit|add|C4~0_combout  & ((\cpu|comb_895|comb_22|union[3].row|union[8].unit|add|S~combout ) # ((\cpu|select_B|Q[4]~42_combout  & 
// \cpu|select_A|Q[7]~27_combout )))) # (!\cpu|comb_895|comb_22|union[4].row|union[6].unit|add|C4~0_combout  & (\cpu|select_B|Q[4]~42_combout  & (\cpu|select_A|Q[7]~27_combout  & \cpu|comb_895|comb_22|union[3].row|union[8].unit|add|S~combout )))

	.dataa(\cpu|select_B|Q[4]~42_combout ),
	.datab(\cpu|select_A|Q[7]~27_combout ),
	.datac(\cpu|comb_895|comb_22|union[4].row|union[6].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[3].row|union[8].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[4].row|union[7].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[4].row|union[7].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[4].row|union[7].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N20
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[3].row|union[8].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[3].row|union[8].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[2].row|union[9].unit|add|S~combout  & ((\cpu|comb_895|comb_22|union[3].row|union[7].unit|add|C4~0_combout ) # ((\cpu|select_A|Q [8] & 
// \cpu|select_B|Q[3]~46_combout )))) # (!\cpu|comb_895|comb_22|union[2].row|union[9].unit|add|S~combout  & (\cpu|select_A|Q [8] & (\cpu|select_B|Q[3]~46_combout  & \cpu|comb_895|comb_22|union[3].row|union[7].unit|add|C4~0_combout )))

	.dataa(\cpu|select_A|Q [8]),
	.datab(\cpu|select_B|Q[3]~46_combout ),
	.datac(\cpu|comb_895|comb_22|union[2].row|union[9].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[3].row|union[7].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[3].row|union[8].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[3].row|union[8].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[3].row|union[8].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N4
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[2].row|union[9].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[2].row|union[9].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[1].row|union[10].unit|add|S~combout  & ((\cpu|comb_895|comb_22|union[2].row|union[8].unit|add|C4~0_combout ) # ((\cpu|select_A|Q [9] & 
// \cpu|select_B|Q[2]~50_combout )))) # (!\cpu|comb_895|comb_22|union[1].row|union[10].unit|add|S~combout  & (\cpu|select_A|Q [9] & (\cpu|select_B|Q[2]~50_combout  & \cpu|comb_895|comb_22|union[2].row|union[8].unit|add|C4~0_combout )))

	.dataa(\cpu|select_A|Q [9]),
	.datab(\cpu|select_B|Q[2]~50_combout ),
	.datac(\cpu|comb_895|comb_22|union[1].row|union[10].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[2].row|union[8].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[2].row|union[9].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[2].row|union[9].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[2].row|union[9].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N24
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[0].row|union[12].unit|comb~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[0].row|union[12].unit|comb~0_combout  = (\cpu|select_A|Q[12]~11_combout  & ((\cpu|select_B|Q[0]~57_combout ) # ((\cpu|select_B|Q[3]~40_combout  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ))))

	.dataa(\cpu|select_B|Q[3]~40_combout ),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|select_A|Q[12]~11_combout ),
	.datad(\cpu|select_B|Q[0]~57_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[0].row|union[12].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[0].row|union[12].unit|comb~0 .lut_mask = 16'hF080;
defparam \cpu|comb_895|comb_22|union[0].row|union[12].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N6
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[1].row|union[10].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[1].row|union[10].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[0].row|union[11].unit|comb~0_combout  & ((\cpu|comb_895|comb_22|union[1].row|union[9].unit|add|C4~0_combout ) # ((\cpu|select_A|Q [10] & 
// \cpu|select_B|Q[1]~54_combout )))) # (!\cpu|comb_895|comb_22|union[0].row|union[11].unit|comb~0_combout  & (\cpu|select_A|Q [10] & (\cpu|select_B|Q[1]~54_combout  & \cpu|comb_895|comb_22|union[1].row|union[9].unit|add|C4~0_combout )))

	.dataa(\cpu|comb_895|comb_22|union[0].row|union[11].unit|comb~0_combout ),
	.datab(\cpu|select_A|Q [10]),
	.datac(\cpu|select_B|Q[1]~54_combout ),
	.datad(\cpu|comb_895|comb_22|union[1].row|union[9].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[1].row|union[10].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[1].row|union[10].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_895|comb_22|union[1].row|union[10].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N16
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[1].row|union[11].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[1].row|union[11].unit|add|S~combout  = \cpu|comb_895|comb_22|union[0].row|union[12].unit|comb~0_combout  $ (\cpu|comb_895|comb_22|union[1].row|union[10].unit|add|C4~0_combout  $ (((\cpu|select_A|Q[11]~14_combout  & 
// \cpu|select_B|Q[1]~54_combout ))))

	.dataa(\cpu|comb_895|comb_22|union[0].row|union[12].unit|comb~0_combout ),
	.datab(\cpu|select_A|Q[11]~14_combout ),
	.datac(\cpu|select_B|Q[1]~54_combout ),
	.datad(\cpu|comb_895|comb_22|union[1].row|union[10].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[1].row|union[11].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[1].row|union[11].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_895|comb_22|union[1].row|union[11].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N2
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[2].row|union[10].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[2].row|union[10].unit|add|S~combout  = \cpu|comb_895|comb_22|union[2].row|union[9].unit|add|C4~0_combout  $ (\cpu|comb_895|comb_22|union[1].row|union[11].unit|add|S~combout  $ (((\cpu|select_A|Q [10] & 
// \cpu|select_B|Q[2]~50_combout ))))

	.dataa(\cpu|select_A|Q [10]),
	.datab(\cpu|select_B|Q[2]~50_combout ),
	.datac(\cpu|comb_895|comb_22|union[2].row|union[9].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[1].row|union[11].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[2].row|union[10].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[2].row|union[10].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[2].row|union[10].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N10
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[3].row|union[9].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[3].row|union[9].unit|add|S~combout  = \cpu|comb_895|comb_22|union[3].row|union[8].unit|add|C4~0_combout  $ (\cpu|comb_895|comb_22|union[2].row|union[10].unit|add|S~combout  $ (((\cpu|select_A|Q [9] & 
// \cpu|select_B|Q[3]~46_combout ))))

	.dataa(\cpu|select_A|Q [9]),
	.datab(\cpu|comb_895|comb_22|union[3].row|union[8].unit|add|C4~0_combout ),
	.datac(\cpu|select_B|Q[3]~46_combout ),
	.datad(\cpu|comb_895|comb_22|union[2].row|union[10].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[3].row|union[9].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[3].row|union[9].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_895|comb_22|union[3].row|union[9].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N8
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[4].row|union[8].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[4].row|union[8].unit|add|S~combout  = \cpu|comb_895|comb_22|union[4].row|union[7].unit|add|C4~0_combout  $ (\cpu|comb_895|comb_22|union[3].row|union[9].unit|add|S~combout  $ (((\cpu|select_A|Q [8] & 
// \cpu|select_B|Q[4]~42_combout ))))

	.dataa(\cpu|select_A|Q [8]),
	.datab(\cpu|comb_895|comb_22|union[4].row|union[7].unit|add|C4~0_combout ),
	.datac(\cpu|select_B|Q[4]~42_combout ),
	.datad(\cpu|comb_895|comb_22|union[3].row|union[9].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[4].row|union[8].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[4].row|union[8].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_895|comb_22|union[4].row|union[8].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[5].row|union[7].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[5].row|union[7].unit|add|S~combout  = \cpu|comb_895|comb_22|union[5].row|union[6].unit|add|C4~0_combout  $ (\cpu|comb_895|comb_22|union[4].row|union[8].unit|add|S~combout  $ (((\cpu|select_B|Q[5]~36_combout  & 
// \cpu|select_A|Q[7]~27_combout ))))

	.dataa(\cpu|select_B|Q[5]~36_combout ),
	.datab(\cpu|select_A|Q[7]~27_combout ),
	.datac(\cpu|comb_895|comb_22|union[5].row|union[6].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[4].row|union[8].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[5].row|union[7].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[5].row|union[7].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[5].row|union[7].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[6].row|union[6].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[6].row|union[6].unit|add|S~combout  = \cpu|comb_895|comb_22|union[6].row|union[5].unit|add|C4~0_combout  $ (\cpu|comb_895|comb_22|union[5].row|union[7].unit|add|S~combout  $ (((!\cpu|select_A|Q[6]~32_combout  & 
// \cpu|select_B|Q[6]~32_combout ))))

	.dataa(\cpu|select_A|Q[6]~32_combout ),
	.datab(\cpu|select_B|Q[6]~32_combout ),
	.datac(\cpu|comb_895|comb_22|union[6].row|union[5].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[5].row|union[7].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[6].row|union[6].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[6].row|union[6].unit|add|S .lut_mask = 16'h4BB4;
defparam \cpu|comb_895|comb_22|union[6].row|union[6].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[7].row|union[5].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[7].row|union[5].unit|add|S~combout  = \cpu|comb_895|comb_22|union[7].row|union[4].unit|add|C4~0_combout  $ (\cpu|comb_895|comb_22|union[6].row|union[6].unit|add|S~combout  $ (((\cpu|select_B|Q[7]~28_combout  & 
// !\cpu|select_A|Q[5]~37_combout ))))

	.dataa(\cpu|select_B|Q[7]~28_combout ),
	.datab(\cpu|select_A|Q[5]~37_combout ),
	.datac(\cpu|comb_895|comb_22|union[7].row|union[4].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[6].row|union[6].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[7].row|union[5].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[7].row|union[5].unit|add|S .lut_mask = 16'h2DD2;
defparam \cpu|comb_895|comb_22|union[7].row|union[5].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[8].row|union[3].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[8].row|union[3].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[7].row|union[4].unit|add|S~combout  & ((\cpu|comb_895|comb_22|union[8].row|union[2].unit|add|C4~0_combout ) # ((\cpu|select_B|Q [8] & 
// \cpu|select_A|Q[3]~47_combout )))) # (!\cpu|comb_895|comb_22|union[7].row|union[4].unit|add|S~combout  & (\cpu|select_B|Q [8] & (\cpu|select_A|Q[3]~47_combout  & \cpu|comb_895|comb_22|union[8].row|union[2].unit|add|C4~0_combout )))

	.dataa(\cpu|select_B|Q [8]),
	.datab(\cpu|select_A|Q[3]~47_combout ),
	.datac(\cpu|comb_895|comb_22|union[7].row|union[4].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[8].row|union[2].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[8].row|union[3].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[8].row|union[3].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[8].row|union[3].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[8].row|union[4].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[8].row|union[4].unit|add|S~combout  = \cpu|comb_895|comb_22|union[7].row|union[5].unit|add|S~combout  $ (\cpu|comb_895|comb_22|union[8].row|union[3].unit|add|C4~0_combout  $ (((\cpu|select_B|Q [8] & 
// \cpu|select_A|Q[4]~43_combout ))))

	.dataa(\cpu|select_B|Q [8]),
	.datab(\cpu|select_A|Q[4]~43_combout ),
	.datac(\cpu|comb_895|comb_22|union[7].row|union[5].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[8].row|union[3].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[8].row|union[4].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[8].row|union[4].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[8].row|union[4].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[9].row|union[3].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[9].row|union[3].unit|add|S~combout  = \cpu|comb_895|comb_22|union[9].row|union[2].unit|add|C4~0_combout  $ (\cpu|comb_895|comb_22|union[8].row|union[4].unit|add|S~combout  $ (((\cpu|select_B|Q [9] & 
// \cpu|select_A|Q[3]~47_combout ))))

	.dataa(\cpu|select_B|Q [9]),
	.datab(\cpu|comb_895|comb_22|union[9].row|union[2].unit|add|C4~0_combout ),
	.datac(\cpu|select_A|Q[3]~47_combout ),
	.datad(\cpu|comb_895|comb_22|union[8].row|union[4].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[9].row|union[3].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[9].row|union[3].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_895|comb_22|union[9].row|union[3].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N20
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[10].row|union[0].unit|comb~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[10].row|union[0].unit|comb~0_combout  = (\cpu|select_B|Q [10] & ((\cpu|select_A|Q[0]~58_combout ) # ((\cpu|select_A|Q[4]~41_combout  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ))))

	.dataa(\cpu|select_A|Q[4]~41_combout ),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|select_A|Q[0]~58_combout ),
	.datad(\cpu|select_B|Q [10]),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[10].row|union[0].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[10].row|union[0].unit|comb~0 .lut_mask = 16'hF800;
defparam \cpu|comb_895|comb_22|union[10].row|union[0].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N10
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[10].row|union[1].unit|comb~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[10].row|union[1].unit|comb~0_combout  = (\cpu|select_B|Q [10] & ((\cpu|select_A|Q[1]~54_combout ) # ((\cpu|select_A|Q[4]~41_combout  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q ))))

	.dataa(\cpu|select_A|Q[4]~41_combout ),
	.datab(\cpu|select_A|Q[1]~54_combout ),
	.datac(\cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_B|Q [10]),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[10].row|union[1].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[10].row|union[1].unit|comb~0 .lut_mask = 16'hEC00;
defparam \cpu|comb_895|comb_22|union[10].row|union[1].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[9].row|union[2].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[9].row|union[2].unit|add|S~combout  = \cpu|comb_895|comb_22|union[8].row|union[3].unit|add|S~combout  $ (\cpu|comb_895|comb_22|union[9].row|union[1].unit|add|C4~0_combout  $ (((\cpu|select_B|Q [9] & 
// \cpu|select_A|Q[2]~51_combout ))))

	.dataa(\cpu|select_B|Q [9]),
	.datab(\cpu|select_A|Q[2]~51_combout ),
	.datac(\cpu|comb_895|comb_22|union[8].row|union[3].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[9].row|union[1].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[9].row|union[2].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[9].row|union[2].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[9].row|union[2].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[9].row|union[1].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[9].row|union[1].unit|add|S~combout  = \cpu|comb_895|comb_22|union[9].row|union[1].unit|comb~0_combout  $ (\cpu|comb_895|comb_22|union[8].row|union[2].unit|add|S~combout  $ 
// (((\cpu|comb_895|comb_22|union[9].row|union[0].unit|comb~0_combout  & \cpu|comb_895|comb_22|union[8].row|union[1].unit|add|S~combout ))))

	.dataa(\cpu|comb_895|comb_22|union[9].row|union[1].unit|comb~0_combout ),
	.datab(\cpu|comb_895|comb_22|union[9].row|union[0].unit|comb~0_combout ),
	.datac(\cpu|comb_895|comb_22|union[8].row|union[2].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[8].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[9].row|union[1].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[9].row|union[1].unit|add|S .lut_mask = 16'h965A;
defparam \cpu|comb_895|comb_22|union[9].row|union[1].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[10].row|union[1].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[10].row|union[1].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[10].row|union[1].unit|comb~0_combout  & ((\cpu|comb_895|comb_22|union[9].row|union[2].unit|add|S~combout ) # 
// ((\cpu|comb_895|comb_22|union[10].row|union[0].unit|comb~0_combout  & \cpu|comb_895|comb_22|union[9].row|union[1].unit|add|S~combout )))) # (!\cpu|comb_895|comb_22|union[10].row|union[1].unit|comb~0_combout  & 
// (\cpu|comb_895|comb_22|union[10].row|union[0].unit|comb~0_combout  & (\cpu|comb_895|comb_22|union[9].row|union[2].unit|add|S~combout  & \cpu|comb_895|comb_22|union[9].row|union[1].unit|add|S~combout )))

	.dataa(\cpu|comb_895|comb_22|union[10].row|union[0].unit|comb~0_combout ),
	.datab(\cpu|comb_895|comb_22|union[10].row|union[1].unit|comb~0_combout ),
	.datac(\cpu|comb_895|comb_22|union[9].row|union[2].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[9].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[10].row|union[1].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[10].row|union[1].unit|add|C4~0 .lut_mask = 16'hE8C0;
defparam \cpu|comb_895|comb_22|union[10].row|union[1].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[10].row|union[2].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[10].row|union[2].unit|add|S~combout  = \cpu|comb_895|comb_22|union[9].row|union[3].unit|add|S~combout  $ (\cpu|comb_895|comb_22|union[10].row|union[1].unit|add|C4~0_combout  $ (((\cpu|select_B|Q [10] & 
// \cpu|select_A|Q[2]~51_combout ))))

	.dataa(\cpu|select_B|Q [10]),
	.datab(\cpu|select_A|Q[2]~51_combout ),
	.datac(\cpu|comb_895|comb_22|union[9].row|union[3].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[10].row|union[1].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[10].row|union[2].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[10].row|union[2].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[10].row|union[2].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[10].row|union[1].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[10].row|union[1].unit|add|S~combout  = \cpu|comb_895|comb_22|union[10].row|union[1].unit|comb~0_combout  $ (\cpu|comb_895|comb_22|union[9].row|union[2].unit|add|S~combout  $ 
// (((\cpu|comb_895|comb_22|union[10].row|union[0].unit|comb~0_combout  & \cpu|comb_895|comb_22|union[9].row|union[1].unit|add|S~combout ))))

	.dataa(\cpu|comb_895|comb_22|union[10].row|union[0].unit|comb~0_combout ),
	.datab(\cpu|comb_895|comb_22|union[10].row|union[1].unit|comb~0_combout ),
	.datac(\cpu|comb_895|comb_22|union[9].row|union[2].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[9].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[10].row|union[1].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[10].row|union[1].unit|add|S .lut_mask = 16'h963C;
defparam \cpu|comb_895|comb_22|union[10].row|union[1].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[11].row|union[1].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[11].row|union[1].unit|add|S~combout  = \cpu|comb_895|comb_22|union[11].row|union[1].unit|comb~0_combout  $ (\cpu|comb_895|comb_22|union[10].row|union[2].unit|add|S~combout  $ 
// (((\cpu|comb_895|comb_22|union[11].row|union[0].unit|comb~0_combout  & \cpu|comb_895|comb_22|union[10].row|union[1].unit|add|S~combout ))))

	.dataa(\cpu|comb_895|comb_22|union[11].row|union[1].unit|comb~0_combout ),
	.datab(\cpu|comb_895|comb_22|union[11].row|union[0].unit|comb~0_combout ),
	.datac(\cpu|comb_895|comb_22|union[10].row|union[2].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[10].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[11].row|union[1].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[11].row|union[1].unit|add|S .lut_mask = 16'h965A;
defparam \cpu|comb_895|comb_22|union[11].row|union[1].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[12].row|union[0].unit|comb~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[12].row|union[0].unit|comb~0_combout  = (\cpu|select_B|Q[12]~12_combout  & ((\cpu|select_A|Q[0]~58_combout ) # ((\cpu|select_A|Q[4]~41_combout  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ))))

	.dataa(\cpu|select_A|Q[4]~41_combout ),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|select_A|Q[0]~58_combout ),
	.datad(\cpu|select_B|Q[12]~12_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[12].row|union[0].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[12].row|union[0].unit|comb~0 .lut_mask = 16'hF800;
defparam \cpu|comb_895|comb_22|union[12].row|union[0].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N8
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[12].row|union[0].unit|add|S~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[12].row|union[0].unit|add|S~0_combout  = \cpu|comb_895|comb_22|union[11].row|union[1].unit|add|S~combout  $ (\cpu|comb_895|comb_22|union[12].row|union[0].unit|comb~0_combout )

	.dataa(gnd),
	.datab(\cpu|comb_895|comb_22|union[11].row|union[1].unit|add|S~combout ),
	.datac(\cpu|comb_895|comb_22|union[12].row|union[0].unit|comb~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[12].row|union[0].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[12].row|union[0].unit|add|S~0 .lut_mask = 16'h3C3C;
defparam \cpu|comb_895|comb_22|union[12].row|union[0].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N6
cycloneive_lcell_comb \cpu|comb_895|Mux14~5 (
// Equation(s):
// \cpu|comb_895|Mux14~5_combout  = (\cpu|comb_895|Mux5~5_combout  & (((\cpu|comb_895|Mux5~4_combout )))) # (!\cpu|comb_895|Mux5~5_combout  & ((\cpu|comb_895|Mux5~4_combout  & (\cpu|comb_895|Mux14~4_combout )) # (!\cpu|comb_895|Mux5~4_combout  & 
// ((\cpu|comb_895|comb_22|union[12].row|union[0].unit|add|S~0_combout )))))

	.dataa(\cpu|comb_895|Mux14~4_combout ),
	.datab(\cpu|comb_895|Mux5~5_combout ),
	.datac(\cpu|comb_895|comb_22|union[12].row|union[0].unit|add|S~0_combout ),
	.datad(\cpu|comb_895|Mux5~4_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux14~5 .lut_mask = 16'hEE30;
defparam \cpu|comb_895|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N14
cycloneive_lcell_comb \cpu|select_A|Q[13]~6 (
// Equation(s):
// \cpu|select_A|Q[13]~6_combout  = (\cpu|select_A|three_two_translator|15~0_combout  & ((\cpu|MAR|register8_4|SYNTHESIZED_WIRE_33~q ) # ((\cpu|PC|register8_4|SYNTHESIZED_WIRE_33~q  & \cpu|select_A|three_two_translator|15~1_combout )))) # 
// (!\cpu|select_A|three_two_translator|15~0_combout  & (\cpu|PC|register8_4|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_A|three_two_translator|15~1_combout ))))

	.dataa(\cpu|select_A|three_two_translator|15~0_combout ),
	.datab(\cpu|PC|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|MAR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_A|three_two_translator|15~1_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[13]~6 .lut_mask = 16'hECA0;
defparam \cpu|select_A|Q[13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N22
cycloneive_lcell_comb \cpu|select_A|Q[13]~7 (
// Equation(s):
// \cpu|select_A|Q[13]~7_combout  = (\cpu|select_A|three_two_translator|15~4_combout  & ((\cpu|RAM|altsyncram_component|auto_generated|q_a [13]) # ((\cpu|select_A|three_two_translator|15~3_combout  & \cpu|select_RB|Q [13])))) # 
// (!\cpu|select_A|three_two_translator|15~4_combout  & (((\cpu|select_A|three_two_translator|15~3_combout  & \cpu|select_RB|Q [13]))))

	.dataa(\cpu|select_A|three_two_translator|15~4_combout ),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|q_a [13]),
	.datac(\cpu|select_A|three_two_translator|15~3_combout ),
	.datad(\cpu|select_RB|Q [13]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[13]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[13]~7 .lut_mask = 16'hF888;
defparam \cpu|select_A|Q[13]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N0
cycloneive_lcell_comb \cpu|select_A|Q[13]~8 (
// Equation(s):
// \cpu|select_A|Q[13]~8_combout  = (\cpu|select_A|Q[13]~6_combout ) # ((\cpu|select_A|Q[13]~7_combout ) # ((\cpu|select_A|three_two_translator|15~2_combout  & \cpu|select_RA|Q [13])))

	.dataa(\cpu|select_A|three_two_translator|15~2_combout ),
	.datab(\cpu|select_A|Q[13]~6_combout ),
	.datac(\cpu|select_A|Q[13]~7_combout ),
	.datad(\cpu|select_RA|Q [13]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[13]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[13]~8 .lut_mask = 16'hFEFC;
defparam \cpu|select_A|Q[13]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N4
cycloneive_lcell_comb \cpu|comb_895|Mux14~6 (
// Equation(s):
// \cpu|comb_895|Mux14~6_combout  = (\cpu|comb_895|Mux14~5_combout  & (((\cpu|select_A|Q[13]~8_combout )) # (!\cpu|comb_895|Mux5~5_combout ))) # (!\cpu|comb_895|Mux14~5_combout  & (\cpu|comb_895|Mux5~5_combout  & (\cpu|select_A|Q[11]~14_combout )))

	.dataa(\cpu|comb_895|Mux14~5_combout ),
	.datab(\cpu|comb_895|Mux5~5_combout ),
	.datac(\cpu|select_A|Q[11]~14_combout ),
	.datad(\cpu|select_A|Q[13]~8_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux14~6 .lut_mask = 16'hEA62;
defparam \cpu|comb_895|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N6
cycloneive_lcell_comb \cpu|select_A|Q[0]~59 (
// Equation(s):
// \cpu|select_A|Q[0]~59_combout  = (\cpu|select_A|Q[0]~58_combout ) # ((\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q  & \cpu|select_A|Q[4]~41_combout ))

	.dataa(gnd),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|select_A|Q[4]~41_combout ),
	.datad(\cpu|select_A|Q[0]~58_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[0]~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[0]~59 .lut_mask = 16'hFFC0;
defparam \cpu|select_A|Q[0]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N0
cycloneive_lcell_comb \cpu|comb_895|Add5~0 (
// Equation(s):
// \cpu|comb_895|Add5~0_combout  = (\cpu|select_B|Q[0]~58_combout  & (\cpu|select_A|Q[0]~59_combout  $ (VCC))) # (!\cpu|select_B|Q[0]~58_combout  & (\cpu|select_A|Q[0]~59_combout  & VCC))
// \cpu|comb_895|Add5~1  = CARRY((\cpu|select_B|Q[0]~58_combout  & \cpu|select_A|Q[0]~59_combout ))

	.dataa(\cpu|select_B|Q[0]~58_combout ),
	.datab(\cpu|select_A|Q[0]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|comb_895|Add5~0_combout ),
	.cout(\cpu|comb_895|Add5~1 ));
// synopsys translate_off
defparam \cpu|comb_895|Add5~0 .lut_mask = 16'h6688;
defparam \cpu|comb_895|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N2
cycloneive_lcell_comb \cpu|comb_895|Add5~2 (
// Equation(s):
// \cpu|comb_895|Add5~2_combout  = (\cpu|select_A|Q[1]~55_combout  & ((\cpu|select_B|Q[1]~54_combout  & (\cpu|comb_895|Add5~1  & VCC)) # (!\cpu|select_B|Q[1]~54_combout  & (!\cpu|comb_895|Add5~1 )))) # (!\cpu|select_A|Q[1]~55_combout  & 
// ((\cpu|select_B|Q[1]~54_combout  & (!\cpu|comb_895|Add5~1 )) # (!\cpu|select_B|Q[1]~54_combout  & ((\cpu|comb_895|Add5~1 ) # (GND)))))
// \cpu|comb_895|Add5~3  = CARRY((\cpu|select_A|Q[1]~55_combout  & (!\cpu|select_B|Q[1]~54_combout  & !\cpu|comb_895|Add5~1 )) # (!\cpu|select_A|Q[1]~55_combout  & ((!\cpu|comb_895|Add5~1 ) # (!\cpu|select_B|Q[1]~54_combout ))))

	.dataa(\cpu|select_A|Q[1]~55_combout ),
	.datab(\cpu|select_B|Q[1]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|Add5~1 ),
	.combout(\cpu|comb_895|Add5~2_combout ),
	.cout(\cpu|comb_895|Add5~3 ));
// synopsys translate_off
defparam \cpu|comb_895|Add5~2 .lut_mask = 16'h9617;
defparam \cpu|comb_895|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N4
cycloneive_lcell_comb \cpu|comb_895|Add5~4 (
// Equation(s):
// \cpu|comb_895|Add5~4_combout  = ((\cpu|select_A|Q[2]~51_combout  $ (\cpu|select_B|Q[2]~50_combout  $ (!\cpu|comb_895|Add5~3 )))) # (GND)
// \cpu|comb_895|Add5~5  = CARRY((\cpu|select_A|Q[2]~51_combout  & ((\cpu|select_B|Q[2]~50_combout ) # (!\cpu|comb_895|Add5~3 ))) # (!\cpu|select_A|Q[2]~51_combout  & (\cpu|select_B|Q[2]~50_combout  & !\cpu|comb_895|Add5~3 )))

	.dataa(\cpu|select_A|Q[2]~51_combout ),
	.datab(\cpu|select_B|Q[2]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|Add5~3 ),
	.combout(\cpu|comb_895|Add5~4_combout ),
	.cout(\cpu|comb_895|Add5~5 ));
// synopsys translate_off
defparam \cpu|comb_895|Add5~4 .lut_mask = 16'h698E;
defparam \cpu|comb_895|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N6
cycloneive_lcell_comb \cpu|comb_895|Add5~6 (
// Equation(s):
// \cpu|comb_895|Add5~6_combout  = (\cpu|select_B|Q[3]~46_combout  & ((\cpu|select_A|Q[3]~47_combout  & (\cpu|comb_895|Add5~5  & VCC)) # (!\cpu|select_A|Q[3]~47_combout  & (!\cpu|comb_895|Add5~5 )))) # (!\cpu|select_B|Q[3]~46_combout  & 
// ((\cpu|select_A|Q[3]~47_combout  & (!\cpu|comb_895|Add5~5 )) # (!\cpu|select_A|Q[3]~47_combout  & ((\cpu|comb_895|Add5~5 ) # (GND)))))
// \cpu|comb_895|Add5~7  = CARRY((\cpu|select_B|Q[3]~46_combout  & (!\cpu|select_A|Q[3]~47_combout  & !\cpu|comb_895|Add5~5 )) # (!\cpu|select_B|Q[3]~46_combout  & ((!\cpu|comb_895|Add5~5 ) # (!\cpu|select_A|Q[3]~47_combout ))))

	.dataa(\cpu|select_B|Q[3]~46_combout ),
	.datab(\cpu|select_A|Q[3]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|Add5~5 ),
	.combout(\cpu|comb_895|Add5~6_combout ),
	.cout(\cpu|comb_895|Add5~7 ));
// synopsys translate_off
defparam \cpu|comb_895|Add5~6 .lut_mask = 16'h9617;
defparam \cpu|comb_895|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N8
cycloneive_lcell_comb \cpu|comb_895|Add5~8 (
// Equation(s):
// \cpu|comb_895|Add5~8_combout  = ((\cpu|select_A|Q[4]~43_combout  $ (\cpu|select_B|Q[4]~42_combout  $ (!\cpu|comb_895|Add5~7 )))) # (GND)
// \cpu|comb_895|Add5~9  = CARRY((\cpu|select_A|Q[4]~43_combout  & ((\cpu|select_B|Q[4]~42_combout ) # (!\cpu|comb_895|Add5~7 ))) # (!\cpu|select_A|Q[4]~43_combout  & (\cpu|select_B|Q[4]~42_combout  & !\cpu|comb_895|Add5~7 )))

	.dataa(\cpu|select_A|Q[4]~43_combout ),
	.datab(\cpu|select_B|Q[4]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|Add5~7 ),
	.combout(\cpu|comb_895|Add5~8_combout ),
	.cout(\cpu|comb_895|Add5~9 ));
// synopsys translate_off
defparam \cpu|comb_895|Add5~8 .lut_mask = 16'h698E;
defparam \cpu|comb_895|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N10
cycloneive_lcell_comb \cpu|comb_895|Add5~10 (
// Equation(s):
// \cpu|comb_895|Add5~10_combout  = (\cpu|select_B|Q[5]~36_combout  & ((\cpu|select_A|Q[5]~37_combout  & (!\cpu|comb_895|Add5~9 )) # (!\cpu|select_A|Q[5]~37_combout  & (\cpu|comb_895|Add5~9  & VCC)))) # (!\cpu|select_B|Q[5]~36_combout  & 
// ((\cpu|select_A|Q[5]~37_combout  & ((\cpu|comb_895|Add5~9 ) # (GND))) # (!\cpu|select_A|Q[5]~37_combout  & (!\cpu|comb_895|Add5~9 ))))
// \cpu|comb_895|Add5~11  = CARRY((\cpu|select_B|Q[5]~36_combout  & (\cpu|select_A|Q[5]~37_combout  & !\cpu|comb_895|Add5~9 )) # (!\cpu|select_B|Q[5]~36_combout  & ((\cpu|select_A|Q[5]~37_combout ) # (!\cpu|comb_895|Add5~9 ))))

	.dataa(\cpu|select_B|Q[5]~36_combout ),
	.datab(\cpu|select_A|Q[5]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|Add5~9 ),
	.combout(\cpu|comb_895|Add5~10_combout ),
	.cout(\cpu|comb_895|Add5~11 ));
// synopsys translate_off
defparam \cpu|comb_895|Add5~10 .lut_mask = 16'h694D;
defparam \cpu|comb_895|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N12
cycloneive_lcell_comb \cpu|comb_895|Add5~12 (
// Equation(s):
// \cpu|comb_895|Add5~12_combout  = ((\cpu|select_A|Q[6]~32_combout  $ (\cpu|select_B|Q[6]~32_combout  $ (\cpu|comb_895|Add5~11 )))) # (GND)
// \cpu|comb_895|Add5~13  = CARRY((\cpu|select_A|Q[6]~32_combout  & (\cpu|select_B|Q[6]~32_combout  & !\cpu|comb_895|Add5~11 )) # (!\cpu|select_A|Q[6]~32_combout  & ((\cpu|select_B|Q[6]~32_combout ) # (!\cpu|comb_895|Add5~11 ))))

	.dataa(\cpu|select_A|Q[6]~32_combout ),
	.datab(\cpu|select_B|Q[6]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|Add5~11 ),
	.combout(\cpu|comb_895|Add5~12_combout ),
	.cout(\cpu|comb_895|Add5~13 ));
// synopsys translate_off
defparam \cpu|comb_895|Add5~12 .lut_mask = 16'h964D;
defparam \cpu|comb_895|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N14
cycloneive_lcell_comb \cpu|comb_895|Add5~14 (
// Equation(s):
// \cpu|comb_895|Add5~14_combout  = (\cpu|select_B|Q[7]~28_combout  & ((\cpu|select_A|Q[7]~27_combout  & (\cpu|comb_895|Add5~13  & VCC)) # (!\cpu|select_A|Q[7]~27_combout  & (!\cpu|comb_895|Add5~13 )))) # (!\cpu|select_B|Q[7]~28_combout  & 
// ((\cpu|select_A|Q[7]~27_combout  & (!\cpu|comb_895|Add5~13 )) # (!\cpu|select_A|Q[7]~27_combout  & ((\cpu|comb_895|Add5~13 ) # (GND)))))
// \cpu|comb_895|Add5~15  = CARRY((\cpu|select_B|Q[7]~28_combout  & (!\cpu|select_A|Q[7]~27_combout  & !\cpu|comb_895|Add5~13 )) # (!\cpu|select_B|Q[7]~28_combout  & ((!\cpu|comb_895|Add5~13 ) # (!\cpu|select_A|Q[7]~27_combout ))))

	.dataa(\cpu|select_B|Q[7]~28_combout ),
	.datab(\cpu|select_A|Q[7]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|Add5~13 ),
	.combout(\cpu|comb_895|Add5~14_combout ),
	.cout(\cpu|comb_895|Add5~15 ));
// synopsys translate_off
defparam \cpu|comb_895|Add5~14 .lut_mask = 16'h9617;
defparam \cpu|comb_895|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N16
cycloneive_lcell_comb \cpu|comb_895|Add5~16 (
// Equation(s):
// \cpu|comb_895|Add5~16_combout  = ((\cpu|select_A|Q [8] $ (\cpu|select_B|Q [8] $ (!\cpu|comb_895|Add5~15 )))) # (GND)
// \cpu|comb_895|Add5~17  = CARRY((\cpu|select_A|Q [8] & ((\cpu|select_B|Q [8]) # (!\cpu|comb_895|Add5~15 ))) # (!\cpu|select_A|Q [8] & (\cpu|select_B|Q [8] & !\cpu|comb_895|Add5~15 )))

	.dataa(\cpu|select_A|Q [8]),
	.datab(\cpu|select_B|Q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|Add5~15 ),
	.combout(\cpu|comb_895|Add5~16_combout ),
	.cout(\cpu|comb_895|Add5~17 ));
// synopsys translate_off
defparam \cpu|comb_895|Add5~16 .lut_mask = 16'h698E;
defparam \cpu|comb_895|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N18
cycloneive_lcell_comb \cpu|comb_895|Add5~18 (
// Equation(s):
// \cpu|comb_895|Add5~18_combout  = (\cpu|select_B|Q [9] & ((\cpu|select_A|Q [9] & (\cpu|comb_895|Add5~17  & VCC)) # (!\cpu|select_A|Q [9] & (!\cpu|comb_895|Add5~17 )))) # (!\cpu|select_B|Q [9] & ((\cpu|select_A|Q [9] & (!\cpu|comb_895|Add5~17 )) # 
// (!\cpu|select_A|Q [9] & ((\cpu|comb_895|Add5~17 ) # (GND)))))
// \cpu|comb_895|Add5~19  = CARRY((\cpu|select_B|Q [9] & (!\cpu|select_A|Q [9] & !\cpu|comb_895|Add5~17 )) # (!\cpu|select_B|Q [9] & ((!\cpu|comb_895|Add5~17 ) # (!\cpu|select_A|Q [9]))))

	.dataa(\cpu|select_B|Q [9]),
	.datab(\cpu|select_A|Q [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|Add5~17 ),
	.combout(\cpu|comb_895|Add5~18_combout ),
	.cout(\cpu|comb_895|Add5~19 ));
// synopsys translate_off
defparam \cpu|comb_895|Add5~18 .lut_mask = 16'h9617;
defparam \cpu|comb_895|Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N20
cycloneive_lcell_comb \cpu|comb_895|Add5~20 (
// Equation(s):
// \cpu|comb_895|Add5~20_combout  = ((\cpu|select_B|Q [10] $ (\cpu|select_A|Q [10] $ (!\cpu|comb_895|Add5~19 )))) # (GND)
// \cpu|comb_895|Add5~21  = CARRY((\cpu|select_B|Q [10] & ((\cpu|select_A|Q [10]) # (!\cpu|comb_895|Add5~19 ))) # (!\cpu|select_B|Q [10] & (\cpu|select_A|Q [10] & !\cpu|comb_895|Add5~19 )))

	.dataa(\cpu|select_B|Q [10]),
	.datab(\cpu|select_A|Q [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|Add5~19 ),
	.combout(\cpu|comb_895|Add5~20_combout ),
	.cout(\cpu|comb_895|Add5~21 ));
// synopsys translate_off
defparam \cpu|comb_895|Add5~20 .lut_mask = 16'h698E;
defparam \cpu|comb_895|Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N22
cycloneive_lcell_comb \cpu|comb_895|Add5~22 (
// Equation(s):
// \cpu|comb_895|Add5~22_combout  = (\cpu|select_A|Q[11]~14_combout  & ((\cpu|select_B|Q[11]~15_combout  & (\cpu|comb_895|Add5~21  & VCC)) # (!\cpu|select_B|Q[11]~15_combout  & (!\cpu|comb_895|Add5~21 )))) # (!\cpu|select_A|Q[11]~14_combout  & 
// ((\cpu|select_B|Q[11]~15_combout  & (!\cpu|comb_895|Add5~21 )) # (!\cpu|select_B|Q[11]~15_combout  & ((\cpu|comb_895|Add5~21 ) # (GND)))))
// \cpu|comb_895|Add5~23  = CARRY((\cpu|select_A|Q[11]~14_combout  & (!\cpu|select_B|Q[11]~15_combout  & !\cpu|comb_895|Add5~21 )) # (!\cpu|select_A|Q[11]~14_combout  & ((!\cpu|comb_895|Add5~21 ) # (!\cpu|select_B|Q[11]~15_combout ))))

	.dataa(\cpu|select_A|Q[11]~14_combout ),
	.datab(\cpu|select_B|Q[11]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|Add5~21 ),
	.combout(\cpu|comb_895|Add5~22_combout ),
	.cout(\cpu|comb_895|Add5~23 ));
// synopsys translate_off
defparam \cpu|comb_895|Add5~22 .lut_mask = 16'h9617;
defparam \cpu|comb_895|Add5~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N24
cycloneive_lcell_comb \cpu|comb_895|Add5~24 (
// Equation(s):
// \cpu|comb_895|Add5~24_combout  = ((\cpu|select_B|Q[12]~12_combout  $ (\cpu|select_A|Q[12]~11_combout  $ (!\cpu|comb_895|Add5~23 )))) # (GND)
// \cpu|comb_895|Add5~25  = CARRY((\cpu|select_B|Q[12]~12_combout  & ((\cpu|select_A|Q[12]~11_combout ) # (!\cpu|comb_895|Add5~23 ))) # (!\cpu|select_B|Q[12]~12_combout  & (\cpu|select_A|Q[12]~11_combout  & !\cpu|comb_895|Add5~23 )))

	.dataa(\cpu|select_B|Q[12]~12_combout ),
	.datab(\cpu|select_A|Q[12]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|Add5~23 ),
	.combout(\cpu|comb_895|Add5~24_combout ),
	.cout(\cpu|comb_895|Add5~25 ));
// synopsys translate_off
defparam \cpu|comb_895|Add5~24 .lut_mask = 16'h698E;
defparam \cpu|comb_895|Add5~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N16
cycloneive_lcell_comb \cpu|comb_895|Mux11~0 (
// Equation(s):
// \cpu|comb_895|Mux11~0_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [22] & 
// \cpu|ROM1|altsyncram_component|auto_generated|q_a [23])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux11~0 .lut_mask = 16'hFFEA;
defparam \cpu|comb_895|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N8
cycloneive_lcell_comb \cpu|comb_895|Mux11~1 (
// Equation(s):
// \cpu|comb_895|Mux11~1_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (((!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25])))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & 
// ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [22] & ((!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [22] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & 
// \cpu|ROM1|altsyncram_component|auto_generated|q_a [25]))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux11~1 .lut_mask = 16'h01EE;
defparam \cpu|comb_895|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N18
cycloneive_lcell_comb \cpu|comb_895|Mux14~7 (
// Equation(s):
// \cpu|comb_895|Mux14~7_combout  = (\cpu|comb_895|Mux11~0_combout  & (((\cpu|comb_895|Mux11~1_combout )))) # (!\cpu|comb_895|Mux11~0_combout  & ((\cpu|comb_895|Mux11~1_combout  & ((\cpu|select_B|Q[12]~12_combout ))) # (!\cpu|comb_895|Mux11~1_combout  & 
// (\cpu|comb_895|Add5~24_combout ))))

	.dataa(\cpu|comb_895|Add5~24_combout ),
	.datab(\cpu|select_B|Q[12]~12_combout ),
	.datac(\cpu|comb_895|Mux11~0_combout ),
	.datad(\cpu|comb_895|Mux11~1_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux14~7 .lut_mask = 16'hFC0A;
defparam \cpu|comb_895|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N30
cycloneive_lcell_comb \cpu|comb_895|Add0~67 (
// Equation(s):
// \cpu|comb_895|Add0~67_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|select_B|Q[12]~12_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & 
// (\cpu|select_A|Q[12]~11_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (\cpu|select_A|Q[12]~11_combout ))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|select_A|Q[12]~11_combout ),
	.datac(\cpu|select_B|Q[12]~12_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~67 .lut_mask = 16'hE4CC;
defparam \cpu|comb_895|Add0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N8
cycloneive_lcell_comb \cpu|comb_895|Add0~68 (
// Equation(s):
// \cpu|comb_895|Add0~68_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|comb_895|Add5~24_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & (\cpu|comb_895|Add0~67_combout ))

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datac(\cpu|comb_895|Add0~67_combout ),
	.datad(\cpu|comb_895|Add5~24_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~68 .lut_mask = 16'hFC30;
defparam \cpu|comb_895|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
cycloneive_lcell_comb \cpu|comb_895|Add0~66 (
// Equation(s):
// \cpu|comb_895|Add0~66_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [22])) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((!\cpu|select_B|Q[12]~12_combout )))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|select_B|Q[12]~12_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~66 .lut_mask = 16'h008B;
defparam \cpu|comb_895|Add0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneive_lcell_comb \cpu|comb_895|Add0~61 (
// Equation(s):
// \cpu|comb_895|Add0~61_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [22])) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((!\cpu|select_B|Q[11]~15_combout )))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|select_B|Q[11]~15_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~61 .lut_mask = 16'h00A3;
defparam \cpu|comb_895|Add0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N4
cycloneive_lcell_comb \cpu|comb_895|Add0~62 (
// Equation(s):
// \cpu|comb_895|Add0~62_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|select_B|Q[11]~15_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & 
// (\cpu|select_A|Q[11]~14_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (\cpu|select_A|Q[11]~14_combout ))

	.dataa(\cpu|select_A|Q[11]~14_combout ),
	.datab(\cpu|select_B|Q[11]~15_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~62 .lut_mask = 16'hCAAA;
defparam \cpu|comb_895|Add0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N18
cycloneive_lcell_comb \cpu|comb_895|Add0~63 (
// Equation(s):
// \cpu|comb_895|Add0~63_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|comb_895|Add5~22_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & (\cpu|comb_895|Add0~62_combout ))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(\cpu|comb_895|Add0~62_combout ),
	.datad(\cpu|comb_895|Add5~22_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~63 .lut_mask = 16'hFA50;
defparam \cpu|comb_895|Add0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
cycloneive_lcell_comb \cpu|comb_895|Add0~56 (
// Equation(s):
// \cpu|comb_895|Add0~56_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [22])) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((!\cpu|select_B|Q [10])))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|select_B|Q [10]),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~56 .lut_mask = 16'h2023;
defparam \cpu|comb_895|Add0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
cycloneive_lcell_comb \cpu|comb_895|Add0~51 (
// Equation(s):
// \cpu|comb_895|Add0~51_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]))) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (!\cpu|select_B|Q [9]))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|select_B|Q [9]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~51 .lut_mask = 16'h00B1;
defparam \cpu|comb_895|Add0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N22
cycloneive_lcell_comb \cpu|comb_895|Add0~52 (
// Equation(s):
// \cpu|comb_895|Add0~52_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (\cpu|select_B|Q [9])) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|select_A|Q 
// [9]))))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (((\cpu|select_A|Q [9]))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|select_B|Q [9]),
	.datad(\cpu|select_A|Q [9]),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~52 .lut_mask = 16'hF780;
defparam \cpu|comb_895|Add0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N6
cycloneive_lcell_comb \cpu|comb_895|Add0~53 (
// Equation(s):
// \cpu|comb_895|Add0~53_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & (\cpu|comb_895|Add5~18_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|comb_895|Add0~52_combout )))

	.dataa(gnd),
	.datab(\cpu|comb_895|Add5~18_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datad(\cpu|comb_895|Add0~52_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~53 .lut_mask = 16'hCFC0;
defparam \cpu|comb_895|Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
cycloneive_lcell_comb \cpu|comb_895|Add0~46 (
// Equation(s):
// \cpu|comb_895|Add0~46_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]))) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (!\cpu|select_B|Q [8]))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|select_B|Q [8]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~46 .lut_mask = 16'h00B1;
defparam \cpu|comb_895|Add0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneive_lcell_comb \cpu|comb_895|Add0~47 (
// Equation(s):
// \cpu|comb_895|Add0~47_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (\cpu|select_B|Q [8])) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|select_A|Q 
// [8]))))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (((\cpu|select_A|Q [8]))))

	.dataa(\cpu|select_B|Q [8]),
	.datab(\cpu|select_A|Q [8]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~47 .lut_mask = 16'hACCC;
defparam \cpu|comb_895|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
cycloneive_lcell_comb \cpu|comb_895|Add0~48 (
// Equation(s):
// \cpu|comb_895|Add0~48_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & (\cpu|comb_895|Add5~16_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|comb_895|Add0~47_combout )))

	.dataa(\cpu|comb_895|Add5~16_combout ),
	.datab(gnd),
	.datac(\cpu|comb_895|Add0~47_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~48 .lut_mask = 16'hAAF0;
defparam \cpu|comb_895|Add0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N28
cycloneive_lcell_comb \cpu|comb_895|Add0~42 (
// Equation(s):
// \cpu|comb_895|Add0~42_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (\cpu|select_B|Q[7]~28_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & 
// ((\cpu|select_A|Q[7]~27_combout ))))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (((\cpu|select_A|Q[7]~27_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|select_B|Q[7]~28_combout ),
	.datac(\cpu|select_A|Q[7]~27_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~42 .lut_mask = 16'hD8F0;
defparam \cpu|comb_895|Add0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N6
cycloneive_lcell_comb \cpu|comb_895|Add0~43 (
// Equation(s):
// \cpu|comb_895|Add0~43_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & (\cpu|comb_895|Add5~14_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|comb_895|Add0~42_combout )))

	.dataa(\cpu|comb_895|Add5~14_combout ),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datad(\cpu|comb_895|Add0~42_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~43 .lut_mask = 16'hAFA0;
defparam \cpu|comb_895|Add0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N26
cycloneive_lcell_comb \cpu|comb_895|Add0~41 (
// Equation(s):
// \cpu|comb_895|Add0~41_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]))) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (!\cpu|select_B|Q[7]~28_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|select_B|Q[7]~28_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~41 .lut_mask = 16'h00B1;
defparam \cpu|comb_895|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
cycloneive_lcell_comb \cpu|comb_895|Add0~36 (
// Equation(s):
// \cpu|comb_895|Add0~36_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [22])) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((!\cpu|select_B|Q[6]~32_combout )))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|select_B|Q[6]~32_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~36 .lut_mask = 16'h4051;
defparam \cpu|comb_895|Add0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
cycloneive_lcell_comb \cpu|comb_895|Add0~37 (
// Equation(s):
// \cpu|comb_895|Add0~37_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|select_B|Q[6]~32_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & 
// (!\cpu|select_A|Q[6]~32_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (!\cpu|select_A|Q[6]~32_combout ))

	.dataa(\cpu|select_A|Q[6]~32_combout ),
	.datab(\cpu|select_B|Q[6]~32_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~37 .lut_mask = 16'hC555;
defparam \cpu|comb_895|Add0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cycloneive_lcell_comb \cpu|comb_895|Add0~38 (
// Equation(s):
// \cpu|comb_895|Add0~38_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|comb_895|Add5~12_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & (\cpu|comb_895|Add0~37_combout ))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(\cpu|comb_895|Add0~37_combout ),
	.datad(\cpu|comb_895|Add5~12_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~38 .lut_mask = 16'hFA50;
defparam \cpu|comb_895|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
cycloneive_lcell_comb \cpu|comb_895|Add0~31 (
// Equation(s):
// \cpu|comb_895|Add0~31_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]))) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (!\cpu|select_B|Q[5]~36_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datab(\cpu|select_B|Q[5]~36_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~31 .lut_mask = 16'h5101;
defparam \cpu|comb_895|Add0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cycloneive_lcell_comb \cpu|comb_895|Add0~32 (
// Equation(s):
// \cpu|comb_895|Add0~32_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|select_B|Q[5]~36_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & 
// (!\cpu|select_A|Q[5]~37_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (!\cpu|select_A|Q[5]~37_combout ))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|select_A|Q[5]~37_combout ),
	.datac(\cpu|select_B|Q[5]~36_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~32 .lut_mask = 16'hB133;
defparam \cpu|comb_895|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
cycloneive_lcell_comb \cpu|comb_895|Add0~33 (
// Equation(s):
// \cpu|comb_895|Add0~33_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|comb_895|Add5~10_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & (\cpu|comb_895|Add0~32_combout ))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(\cpu|comb_895|Add0~32_combout ),
	.datad(\cpu|comb_895|Add5~10_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~33 .lut_mask = 16'hFA50;
defparam \cpu|comb_895|Add0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N6
cycloneive_lcell_comb \cpu|comb_895|Add0~26 (
// Equation(s):
// \cpu|comb_895|Add0~26_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [22])) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((!\cpu|select_B|Q[4]~42_combout )))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|select_B|Q[4]~42_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~26 .lut_mask = 16'h008D;
defparam \cpu|comb_895|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N0
cycloneive_lcell_comb \cpu|comb_895|Add0~27 (
// Equation(s):
// \cpu|comb_895|Add0~27_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|select_B|Q[4]~42_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & 
// (\cpu|select_A|Q[4]~43_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (\cpu|select_A|Q[4]~43_combout ))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|select_A|Q[4]~43_combout ),
	.datac(\cpu|select_B|Q[4]~42_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~27 .lut_mask = 16'hE4CC;
defparam \cpu|comb_895|Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N14
cycloneive_lcell_comb \cpu|comb_895|Add0~28 (
// Equation(s):
// \cpu|comb_895|Add0~28_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & (\cpu|comb_895|Add5~8_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|comb_895|Add0~27_combout )))

	.dataa(gnd),
	.datab(\cpu|comb_895|Add5~8_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datad(\cpu|comb_895|Add0~27_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~28 .lut_mask = 16'hCFC0;
defparam \cpu|comb_895|Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N6
cycloneive_lcell_comb \cpu|comb_895|Add0~22 (
// Equation(s):
// \cpu|comb_895|Add0~22_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (\cpu|select_B|Q[3]~46_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & 
// ((\cpu|select_A|Q[3]~47_combout ))))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (((\cpu|select_A|Q[3]~47_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|select_B|Q[3]~46_combout ),
	.datac(\cpu|select_A|Q[3]~47_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~22 .lut_mask = 16'hD8F0;
defparam \cpu|comb_895|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N20
cycloneive_lcell_comb \cpu|comb_895|Add0~23 (
// Equation(s):
// \cpu|comb_895|Add0~23_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & (\cpu|comb_895|Add5~6_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|comb_895|Add0~22_combout )))

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datac(\cpu|comb_895|Add5~6_combout ),
	.datad(\cpu|comb_895|Add0~22_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~23 .lut_mask = 16'hF3C0;
defparam \cpu|comb_895|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N18
cycloneive_lcell_comb \cpu|comb_895|Add0~21 (
// Equation(s):
// \cpu|comb_895|Add0~21_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [22])) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((!\cpu|select_B|Q[3]~46_combout )))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|select_B|Q[3]~46_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~21 .lut_mask = 16'h008D;
defparam \cpu|comb_895|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N0
cycloneive_lcell_comb \cpu|comb_895|Add0~17 (
// Equation(s):
// \cpu|comb_895|Add0~17_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|select_B|Q[2]~50_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & 
// (\cpu|select_A|Q[2]~51_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (\cpu|select_A|Q[2]~51_combout ))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|select_A|Q[2]~51_combout ),
	.datac(\cpu|select_B|Q[2]~50_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~17 .lut_mask = 16'hE4CC;
defparam \cpu|comb_895|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
cycloneive_lcell_comb \cpu|comb_895|Add0~18 (
// Equation(s):
// \cpu|comb_895|Add0~18_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & (\cpu|comb_895|Add5~4_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|comb_895|Add0~17_combout )))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(\cpu|comb_895|Add5~4_combout ),
	.datad(\cpu|comb_895|Add0~17_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~18 .lut_mask = 16'hF5A0;
defparam \cpu|comb_895|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N4
cycloneive_lcell_comb \cpu|comb_895|Add0~16 (
// Equation(s):
// \cpu|comb_895|Add0~16_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]))) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (!\cpu|select_B|Q[2]~50_combout ))))

	.dataa(\cpu|select_B|Q[2]~50_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~16 .lut_mask = 16'h0D01;
defparam \cpu|comb_895|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
cycloneive_lcell_comb \cpu|comb_895|Add0~11 (
// Equation(s):
// \cpu|comb_895|Add0~11_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]))) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (!\cpu|select_B|Q[1]~54_combout ))))

	.dataa(\cpu|select_B|Q[1]~54_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~11 .lut_mask = 16'h0D01;
defparam \cpu|comb_895|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
cycloneive_lcell_comb \cpu|comb_895|Add0~12 (
// Equation(s):
// \cpu|comb_895|Add0~12_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (\cpu|select_B|Q[1]~54_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & 
// ((\cpu|select_A|Q[1]~55_combout ))))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (((\cpu|select_A|Q[1]~55_combout ))))

	.dataa(\cpu|select_B|Q[1]~54_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|select_A|Q[1]~55_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~12 .lut_mask = 16'hB8F0;
defparam \cpu|comb_895|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N2
cycloneive_lcell_comb \cpu|comb_895|Add0~13 (
// Equation(s):
// \cpu|comb_895|Add0~13_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & (\cpu|comb_895|Add5~2_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|comb_895|Add0~12_combout )))

	.dataa(gnd),
	.datab(\cpu|comb_895|Add5~2_combout ),
	.datac(\cpu|comb_895|Add0~12_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~13 .lut_mask = 16'hCCF0;
defparam \cpu|comb_895|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N28
cycloneive_lcell_comb \cpu|comb_895|Add0~5 (
// Equation(s):
// \cpu|comb_895|Add0~5_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (\cpu|select_B|Q[0]~58_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & 
// ((\cpu|select_A|Q[0]~59_combout ))))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (((\cpu|select_A|Q[0]~59_combout ))))

	.dataa(\cpu|select_B|Q[0]~58_combout ),
	.datab(\cpu|select_A|Q[0]~59_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~5 .lut_mask = 16'hACCC;
defparam \cpu|comb_895|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N12
cycloneive_lcell_comb \cpu|comb_895|Add0~6 (
// Equation(s):
// \cpu|comb_895|Add0~6_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & (\cpu|comb_895|Add5~0_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|comb_895|Add0~5_combout )))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(\cpu|comb_895|Add5~0_combout ),
	.datad(\cpu|comb_895|Add0~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~6 .lut_mask = 16'hF5A0;
defparam \cpu|comb_895|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneive_lcell_comb \cpu|comb_895|Add0~4 (
// Equation(s):
// \cpu|comb_895|Add0~4_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]) # (!\cpu|select_B|Q[0]~58_combout ))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|select_B|Q[0]~58_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~4 .lut_mask = 16'hFAFF;
defparam \cpu|comb_895|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
cycloneive_lcell_comb \cpu|comb_895|Add0~8 (
// Equation(s):
// \cpu|comb_895|Add0~8_cout  = CARRY((!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [22]))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cpu|comb_895|Add0~8_cout ));
// synopsys translate_off
defparam \cpu|comb_895|Add0~8 .lut_mask = 16'h0044;
defparam \cpu|comb_895|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N18
cycloneive_lcell_comb \cpu|comb_895|Add0~9 (
// Equation(s):
// \cpu|comb_895|Add0~9_combout  = (\cpu|comb_895|Add0~6_combout  & ((\cpu|comb_895|Add0~4_combout  & (\cpu|comb_895|Add0~8_cout  & VCC)) # (!\cpu|comb_895|Add0~4_combout  & (!\cpu|comb_895|Add0~8_cout )))) # (!\cpu|comb_895|Add0~6_combout  & 
// ((\cpu|comb_895|Add0~4_combout  & (!\cpu|comb_895|Add0~8_cout )) # (!\cpu|comb_895|Add0~4_combout  & ((\cpu|comb_895|Add0~8_cout ) # (GND)))))
// \cpu|comb_895|Add0~10  = CARRY((\cpu|comb_895|Add0~6_combout  & (!\cpu|comb_895|Add0~4_combout  & !\cpu|comb_895|Add0~8_cout )) # (!\cpu|comb_895|Add0~6_combout  & ((!\cpu|comb_895|Add0~8_cout ) # (!\cpu|comb_895|Add0~4_combout ))))

	.dataa(\cpu|comb_895|Add0~6_combout ),
	.datab(\cpu|comb_895|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|Add0~8_cout ),
	.combout(\cpu|comb_895|Add0~9_combout ),
	.cout(\cpu|comb_895|Add0~10 ));
// synopsys translate_off
defparam \cpu|comb_895|Add0~9 .lut_mask = 16'h9617;
defparam \cpu|comb_895|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
cycloneive_lcell_comb \cpu|comb_895|Add0~14 (
// Equation(s):
// \cpu|comb_895|Add0~14_combout  = ((\cpu|comb_895|Add0~11_combout  $ (\cpu|comb_895|Add0~13_combout  $ (!\cpu|comb_895|Add0~10 )))) # (GND)
// \cpu|comb_895|Add0~15  = CARRY((\cpu|comb_895|Add0~11_combout  & ((\cpu|comb_895|Add0~13_combout ) # (!\cpu|comb_895|Add0~10 ))) # (!\cpu|comb_895|Add0~11_combout  & (\cpu|comb_895|Add0~13_combout  & !\cpu|comb_895|Add0~10 )))

	.dataa(\cpu|comb_895|Add0~11_combout ),
	.datab(\cpu|comb_895|Add0~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|Add0~10 ),
	.combout(\cpu|comb_895|Add0~14_combout ),
	.cout(\cpu|comb_895|Add0~15 ));
// synopsys translate_off
defparam \cpu|comb_895|Add0~14 .lut_mask = 16'h698E;
defparam \cpu|comb_895|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
cycloneive_lcell_comb \cpu|comb_895|Add0~19 (
// Equation(s):
// \cpu|comb_895|Add0~19_combout  = (\cpu|comb_895|Add0~18_combout  & ((\cpu|comb_895|Add0~16_combout  & (\cpu|comb_895|Add0~15  & VCC)) # (!\cpu|comb_895|Add0~16_combout  & (!\cpu|comb_895|Add0~15 )))) # (!\cpu|comb_895|Add0~18_combout  & 
// ((\cpu|comb_895|Add0~16_combout  & (!\cpu|comb_895|Add0~15 )) # (!\cpu|comb_895|Add0~16_combout  & ((\cpu|comb_895|Add0~15 ) # (GND)))))
// \cpu|comb_895|Add0~20  = CARRY((\cpu|comb_895|Add0~18_combout  & (!\cpu|comb_895|Add0~16_combout  & !\cpu|comb_895|Add0~15 )) # (!\cpu|comb_895|Add0~18_combout  & ((!\cpu|comb_895|Add0~15 ) # (!\cpu|comb_895|Add0~16_combout ))))

	.dataa(\cpu|comb_895|Add0~18_combout ),
	.datab(\cpu|comb_895|Add0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|Add0~15 ),
	.combout(\cpu|comb_895|Add0~19_combout ),
	.cout(\cpu|comb_895|Add0~20 ));
// synopsys translate_off
defparam \cpu|comb_895|Add0~19 .lut_mask = 16'h9617;
defparam \cpu|comb_895|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cycloneive_lcell_comb \cpu|comb_895|Add0~24 (
// Equation(s):
// \cpu|comb_895|Add0~24_combout  = ((\cpu|comb_895|Add0~23_combout  $ (\cpu|comb_895|Add0~21_combout  $ (!\cpu|comb_895|Add0~20 )))) # (GND)
// \cpu|comb_895|Add0~25  = CARRY((\cpu|comb_895|Add0~23_combout  & ((\cpu|comb_895|Add0~21_combout ) # (!\cpu|comb_895|Add0~20 ))) # (!\cpu|comb_895|Add0~23_combout  & (\cpu|comb_895|Add0~21_combout  & !\cpu|comb_895|Add0~20 )))

	.dataa(\cpu|comb_895|Add0~23_combout ),
	.datab(\cpu|comb_895|Add0~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|Add0~20 ),
	.combout(\cpu|comb_895|Add0~24_combout ),
	.cout(\cpu|comb_895|Add0~25 ));
// synopsys translate_off
defparam \cpu|comb_895|Add0~24 .lut_mask = 16'h698E;
defparam \cpu|comb_895|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N26
cycloneive_lcell_comb \cpu|comb_895|Add0~29 (
// Equation(s):
// \cpu|comb_895|Add0~29_combout  = (\cpu|comb_895|Add0~26_combout  & ((\cpu|comb_895|Add0~28_combout  & (\cpu|comb_895|Add0~25  & VCC)) # (!\cpu|comb_895|Add0~28_combout  & (!\cpu|comb_895|Add0~25 )))) # (!\cpu|comb_895|Add0~26_combout  & 
// ((\cpu|comb_895|Add0~28_combout  & (!\cpu|comb_895|Add0~25 )) # (!\cpu|comb_895|Add0~28_combout  & ((\cpu|comb_895|Add0~25 ) # (GND)))))
// \cpu|comb_895|Add0~30  = CARRY((\cpu|comb_895|Add0~26_combout  & (!\cpu|comb_895|Add0~28_combout  & !\cpu|comb_895|Add0~25 )) # (!\cpu|comb_895|Add0~26_combout  & ((!\cpu|comb_895|Add0~25 ) # (!\cpu|comb_895|Add0~28_combout ))))

	.dataa(\cpu|comb_895|Add0~26_combout ),
	.datab(\cpu|comb_895|Add0~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|Add0~25 ),
	.combout(\cpu|comb_895|Add0~29_combout ),
	.cout(\cpu|comb_895|Add0~30 ));
// synopsys translate_off
defparam \cpu|comb_895|Add0~29 .lut_mask = 16'h9617;
defparam \cpu|comb_895|Add0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
cycloneive_lcell_comb \cpu|comb_895|Add0~34 (
// Equation(s):
// \cpu|comb_895|Add0~34_combout  = ((\cpu|comb_895|Add0~31_combout  $ (\cpu|comb_895|Add0~33_combout  $ (!\cpu|comb_895|Add0~30 )))) # (GND)
// \cpu|comb_895|Add0~35  = CARRY((\cpu|comb_895|Add0~31_combout  & ((\cpu|comb_895|Add0~33_combout ) # (!\cpu|comb_895|Add0~30 ))) # (!\cpu|comb_895|Add0~31_combout  & (\cpu|comb_895|Add0~33_combout  & !\cpu|comb_895|Add0~30 )))

	.dataa(\cpu|comb_895|Add0~31_combout ),
	.datab(\cpu|comb_895|Add0~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|Add0~30 ),
	.combout(\cpu|comb_895|Add0~34_combout ),
	.cout(\cpu|comb_895|Add0~35 ));
// synopsys translate_off
defparam \cpu|comb_895|Add0~34 .lut_mask = 16'h698E;
defparam \cpu|comb_895|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N30
cycloneive_lcell_comb \cpu|comb_895|Add0~39 (
// Equation(s):
// \cpu|comb_895|Add0~39_combout  = (\cpu|comb_895|Add0~36_combout  & ((\cpu|comb_895|Add0~38_combout  & (\cpu|comb_895|Add0~35  & VCC)) # (!\cpu|comb_895|Add0~38_combout  & (!\cpu|comb_895|Add0~35 )))) # (!\cpu|comb_895|Add0~36_combout  & 
// ((\cpu|comb_895|Add0~38_combout  & (!\cpu|comb_895|Add0~35 )) # (!\cpu|comb_895|Add0~38_combout  & ((\cpu|comb_895|Add0~35 ) # (GND)))))
// \cpu|comb_895|Add0~40  = CARRY((\cpu|comb_895|Add0~36_combout  & (!\cpu|comb_895|Add0~38_combout  & !\cpu|comb_895|Add0~35 )) # (!\cpu|comb_895|Add0~36_combout  & ((!\cpu|comb_895|Add0~35 ) # (!\cpu|comb_895|Add0~38_combout ))))

	.dataa(\cpu|comb_895|Add0~36_combout ),
	.datab(\cpu|comb_895|Add0~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|Add0~35 ),
	.combout(\cpu|comb_895|Add0~39_combout ),
	.cout(\cpu|comb_895|Add0~40 ));
// synopsys translate_off
defparam \cpu|comb_895|Add0~39 .lut_mask = 16'h9617;
defparam \cpu|comb_895|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
cycloneive_lcell_comb \cpu|comb_895|Add0~44 (
// Equation(s):
// \cpu|comb_895|Add0~44_combout  = ((\cpu|comb_895|Add0~43_combout  $ (\cpu|comb_895|Add0~41_combout  $ (!\cpu|comb_895|Add0~40 )))) # (GND)
// \cpu|comb_895|Add0~45  = CARRY((\cpu|comb_895|Add0~43_combout  & ((\cpu|comb_895|Add0~41_combout ) # (!\cpu|comb_895|Add0~40 ))) # (!\cpu|comb_895|Add0~43_combout  & (\cpu|comb_895|Add0~41_combout  & !\cpu|comb_895|Add0~40 )))

	.dataa(\cpu|comb_895|Add0~43_combout ),
	.datab(\cpu|comb_895|Add0~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|Add0~40 ),
	.combout(\cpu|comb_895|Add0~44_combout ),
	.cout(\cpu|comb_895|Add0~45 ));
// synopsys translate_off
defparam \cpu|comb_895|Add0~44 .lut_mask = 16'h698E;
defparam \cpu|comb_895|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
cycloneive_lcell_comb \cpu|comb_895|Add0~49 (
// Equation(s):
// \cpu|comb_895|Add0~49_combout  = (\cpu|comb_895|Add0~46_combout  & ((\cpu|comb_895|Add0~48_combout  & (\cpu|comb_895|Add0~45  & VCC)) # (!\cpu|comb_895|Add0~48_combout  & (!\cpu|comb_895|Add0~45 )))) # (!\cpu|comb_895|Add0~46_combout  & 
// ((\cpu|comb_895|Add0~48_combout  & (!\cpu|comb_895|Add0~45 )) # (!\cpu|comb_895|Add0~48_combout  & ((\cpu|comb_895|Add0~45 ) # (GND)))))
// \cpu|comb_895|Add0~50  = CARRY((\cpu|comb_895|Add0~46_combout  & (!\cpu|comb_895|Add0~48_combout  & !\cpu|comb_895|Add0~45 )) # (!\cpu|comb_895|Add0~46_combout  & ((!\cpu|comb_895|Add0~45 ) # (!\cpu|comb_895|Add0~48_combout ))))

	.dataa(\cpu|comb_895|Add0~46_combout ),
	.datab(\cpu|comb_895|Add0~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|Add0~45 ),
	.combout(\cpu|comb_895|Add0~49_combout ),
	.cout(\cpu|comb_895|Add0~50 ));
// synopsys translate_off
defparam \cpu|comb_895|Add0~49 .lut_mask = 16'h9617;
defparam \cpu|comb_895|Add0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N4
cycloneive_lcell_comb \cpu|comb_895|Add0~54 (
// Equation(s):
// \cpu|comb_895|Add0~54_combout  = ((\cpu|comb_895|Add0~51_combout  $ (\cpu|comb_895|Add0~53_combout  $ (!\cpu|comb_895|Add0~50 )))) # (GND)
// \cpu|comb_895|Add0~55  = CARRY((\cpu|comb_895|Add0~51_combout  & ((\cpu|comb_895|Add0~53_combout ) # (!\cpu|comb_895|Add0~50 ))) # (!\cpu|comb_895|Add0~51_combout  & (\cpu|comb_895|Add0~53_combout  & !\cpu|comb_895|Add0~50 )))

	.dataa(\cpu|comb_895|Add0~51_combout ),
	.datab(\cpu|comb_895|Add0~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|Add0~50 ),
	.combout(\cpu|comb_895|Add0~54_combout ),
	.cout(\cpu|comb_895|Add0~55 ));
// synopsys translate_off
defparam \cpu|comb_895|Add0~54 .lut_mask = 16'h698E;
defparam \cpu|comb_895|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N6
cycloneive_lcell_comb \cpu|comb_895|Add0~59 (
// Equation(s):
// \cpu|comb_895|Add0~59_combout  = (\cpu|comb_895|Add0~58_combout  & ((\cpu|comb_895|Add0~56_combout  & (\cpu|comb_895|Add0~55  & VCC)) # (!\cpu|comb_895|Add0~56_combout  & (!\cpu|comb_895|Add0~55 )))) # (!\cpu|comb_895|Add0~58_combout  & 
// ((\cpu|comb_895|Add0~56_combout  & (!\cpu|comb_895|Add0~55 )) # (!\cpu|comb_895|Add0~56_combout  & ((\cpu|comb_895|Add0~55 ) # (GND)))))
// \cpu|comb_895|Add0~60  = CARRY((\cpu|comb_895|Add0~58_combout  & (!\cpu|comb_895|Add0~56_combout  & !\cpu|comb_895|Add0~55 )) # (!\cpu|comb_895|Add0~58_combout  & ((!\cpu|comb_895|Add0~55 ) # (!\cpu|comb_895|Add0~56_combout ))))

	.dataa(\cpu|comb_895|Add0~58_combout ),
	.datab(\cpu|comb_895|Add0~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|Add0~55 ),
	.combout(\cpu|comb_895|Add0~59_combout ),
	.cout(\cpu|comb_895|Add0~60 ));
// synopsys translate_off
defparam \cpu|comb_895|Add0~59 .lut_mask = 16'h9617;
defparam \cpu|comb_895|Add0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
cycloneive_lcell_comb \cpu|comb_895|Add0~64 (
// Equation(s):
// \cpu|comb_895|Add0~64_combout  = ((\cpu|comb_895|Add0~61_combout  $ (\cpu|comb_895|Add0~63_combout  $ (!\cpu|comb_895|Add0~60 )))) # (GND)
// \cpu|comb_895|Add0~65  = CARRY((\cpu|comb_895|Add0~61_combout  & ((\cpu|comb_895|Add0~63_combout ) # (!\cpu|comb_895|Add0~60 ))) # (!\cpu|comb_895|Add0~61_combout  & (\cpu|comb_895|Add0~63_combout  & !\cpu|comb_895|Add0~60 )))

	.dataa(\cpu|comb_895|Add0~61_combout ),
	.datab(\cpu|comb_895|Add0~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|Add0~60 ),
	.combout(\cpu|comb_895|Add0~64_combout ),
	.cout(\cpu|comb_895|Add0~65 ));
// synopsys translate_off
defparam \cpu|comb_895|Add0~64 .lut_mask = 16'h698E;
defparam \cpu|comb_895|Add0~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
cycloneive_lcell_comb \cpu|comb_895|Add0~69 (
// Equation(s):
// \cpu|comb_895|Add0~69_combout  = (\cpu|comb_895|Add0~68_combout  & ((\cpu|comb_895|Add0~66_combout  & (\cpu|comb_895|Add0~65  & VCC)) # (!\cpu|comb_895|Add0~66_combout  & (!\cpu|comb_895|Add0~65 )))) # (!\cpu|comb_895|Add0~68_combout  & 
// ((\cpu|comb_895|Add0~66_combout  & (!\cpu|comb_895|Add0~65 )) # (!\cpu|comb_895|Add0~66_combout  & ((\cpu|comb_895|Add0~65 ) # (GND)))))
// \cpu|comb_895|Add0~70  = CARRY((\cpu|comb_895|Add0~68_combout  & (!\cpu|comb_895|Add0~66_combout  & !\cpu|comb_895|Add0~65 )) # (!\cpu|comb_895|Add0~68_combout  & ((!\cpu|comb_895|Add0~65 ) # (!\cpu|comb_895|Add0~66_combout ))))

	.dataa(\cpu|comb_895|Add0~68_combout ),
	.datab(\cpu|comb_895|Add0~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|Add0~65 ),
	.combout(\cpu|comb_895|Add0~69_combout ),
	.cout(\cpu|comb_895|Add0~70 ));
// synopsys translate_off
defparam \cpu|comb_895|Add0~69 .lut_mask = 16'h9617;
defparam \cpu|comb_895|Add0~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N12
cycloneive_lcell_comb \cpu|comb_895|Mux14~8 (
// Equation(s):
// \cpu|comb_895|Mux14~8_combout  = (\cpu|comb_895|Mux14~7_combout  & (((\cpu|comb_895|Add0~69_combout ) # (!\cpu|comb_895|Mux11~0_combout )))) # (!\cpu|comb_895|Mux14~7_combout  & (\cpu|comb_895|Mux14~6_combout  & (\cpu|comb_895|Mux11~0_combout )))

	.dataa(\cpu|comb_895|Mux14~6_combout ),
	.datab(\cpu|comb_895|Mux14~7_combout ),
	.datac(\cpu|comb_895|Mux11~0_combout ),
	.datad(\cpu|comb_895|Add0~69_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux14~8 .lut_mask = 16'hEC2C;
defparam \cpu|comb_895|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N2
cycloneive_lcell_comb \cpu|comb_895|Mux5~2 (
// Equation(s):
// \cpu|comb_895|Mux5~2_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datac(gnd),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux5~2 .lut_mask = 16'hFF22;
defparam \cpu|comb_895|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N4
cycloneive_lcell_comb \cpu|comb_895|Mux14~0 (
// Equation(s):
// \cpu|comb_895|Mux14~0_combout  = (\cpu|select_A|Q[12]~11_combout ) # (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|select_A|Q[12]~11_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux14~0 .lut_mask = 16'hFFF0;
defparam \cpu|comb_895|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N26
cycloneive_lcell_comb \cpu|comb_895|Mux14~1 (
// Equation(s):
// \cpu|comb_895|Mux14~1_combout  = (\cpu|comb_895|Mux5~2_combout  & (\cpu|select_A|Q[4]~43_combout  & ((\cpu|comb_895|Mux5~1_combout )))) # (!\cpu|comb_895|Mux5~2_combout  & (((!\cpu|comb_895|Mux5~1_combout ) # (!\cpu|comb_895|Mux14~0_combout ))))

	.dataa(\cpu|comb_895|Mux5~2_combout ),
	.datab(\cpu|select_A|Q[4]~43_combout ),
	.datac(\cpu|comb_895|Mux14~0_combout ),
	.datad(\cpu|comb_895|Mux5~1_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux14~1 .lut_mask = 16'h8D55;
defparam \cpu|comb_895|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N16
cycloneive_lcell_comb \cpu|comb_895|Mux14~2 (
// Equation(s):
// \cpu|comb_895|Mux14~2_combout  = (\cpu|comb_895|Mux5~0_combout  & (\cpu|select_B|Q[12]~12_combout  $ (((\cpu|select_A|Q[12]~11_combout ) # (!\cpu|comb_895|Mux14~1_combout ))))) # (!\cpu|comb_895|Mux5~0_combout  & (((\cpu|comb_895|Mux14~1_combout ))))

	.dataa(\cpu|select_B|Q[12]~12_combout ),
	.datab(\cpu|select_A|Q[12]~11_combout ),
	.datac(\cpu|comb_895|Mux14~1_combout ),
	.datad(\cpu|comb_895|Mux5~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux14~2 .lut_mask = 16'h65F0;
defparam \cpu|comb_895|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N2
cycloneive_lcell_comb \cpu|comb_895|Mux14~9 (
// Equation(s):
// \cpu|comb_895|Mux14~9_combout  = (!\cpu|comb_895|Mux11~2_combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & ((\cpu|comb_895|Mux14~2_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & (\cpu|comb_895|Mux14~8_combout 
// ))))

	.dataa(\cpu|comb_895|Mux14~8_combout ),
	.datab(\cpu|comb_895|Mux14~2_combout ),
	.datac(\cpu|comb_895|Mux11~2_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux14~9 .lut_mask = 16'h0C0A;
defparam \cpu|comb_895|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N16
cycloneive_lcell_comb \cpu|comb_895|Mux14~10 (
// Equation(s):
// \cpu|comb_895|Mux14~10_combout  = (\cpu|comb_895|Mux14~9_combout ) # ((\cpu|select_A|Q[12]~11_combout  & \cpu|comb_895|Mux11~2_combout ))

	.dataa(gnd),
	.datab(\cpu|comb_895|Mux14~9_combout ),
	.datac(\cpu|select_A|Q[12]~11_combout ),
	.datad(\cpu|comb_895|Mux11~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux14~10 .lut_mask = 16'hFCCC;
defparam \cpu|comb_895|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N30
cycloneive_lcell_comb \cpu|comb_895|F[12] (
// Equation(s):
// \cpu|comb_895|F [12] = (GLOBAL(\cpu|comb_895|Mux18~1clkctrl_outclk ) & ((\cpu|comb_895|Mux14~10_combout ))) # (!GLOBAL(\cpu|comb_895|Mux18~1clkctrl_outclk ) & (\cpu|comb_895|F [12]))

	.dataa(\cpu|comb_895|F [12]),
	.datab(\cpu|comb_895|Mux14~10_combout ),
	.datac(gnd),
	.datad(\cpu|comb_895|Mux18~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\cpu|comb_895|F [12]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|F[12] .lut_mask = 16'hCCAA;
defparam \cpu|comb_895|F[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N6
cycloneive_lcell_comb \cpu|select_A|Q[11]~13 (
// Equation(s):
// \cpu|select_A|Q[11]~13_combout  = (\cpu|select_A|three_two_translator|15~4_combout  & ((\cpu|RAM|altsyncram_component|auto_generated|q_a [11]) # ((\cpu|select_A|three_two_translator|15~3_combout  & \cpu|select_RB|Q [11])))) # 
// (!\cpu|select_A|three_two_translator|15~4_combout  & (((\cpu|select_A|three_two_translator|15~3_combout  & \cpu|select_RB|Q [11]))))

	.dataa(\cpu|select_A|three_two_translator|15~4_combout ),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|q_a [11]),
	.datac(\cpu|select_A|three_two_translator|15~3_combout ),
	.datad(\cpu|select_RB|Q [11]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[11]~13 .lut_mask = 16'hF888;
defparam \cpu|select_A|Q[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N18
cycloneive_lcell_comb \cpu|select_A|Q[11]~12 (
// Equation(s):
// \cpu|select_A|Q[11]~12_combout  = (\cpu|select_A|three_two_translator|15~0_combout  & ((\cpu|MAR|register8_3|SYNTHESIZED_WIRE_30~q ) # ((\cpu|PC|register8_3|SYNTHESIZED_WIRE_30~q  & \cpu|select_A|three_two_translator|15~1_combout )))) # 
// (!\cpu|select_A|three_two_translator|15~0_combout  & (\cpu|PC|register8_3|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_A|three_two_translator|15~1_combout ))))

	.dataa(\cpu|select_A|three_two_translator|15~0_combout ),
	.datab(\cpu|PC|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|MAR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_A|three_two_translator|15~1_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[11]~12 .lut_mask = 16'hECA0;
defparam \cpu|select_A|Q[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N28
cycloneive_lcell_comb \cpu|select_A|Q[11]~14 (
// Equation(s):
// \cpu|select_A|Q[11]~14_combout  = (\cpu|select_A|Q[11]~13_combout ) # ((\cpu|select_A|Q[11]~12_combout ) # ((\cpu|select_A|three_two_translator|15~2_combout  & \cpu|select_RA|Q [11])))

	.dataa(\cpu|select_A|Q[11]~13_combout ),
	.datab(\cpu|select_A|three_two_translator|15~2_combout ),
	.datac(\cpu|select_RA|Q [11]),
	.datad(\cpu|select_A|Q[11]~12_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[11]~14 .lut_mask = 16'hFFEA;
defparam \cpu|select_A|Q[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[11].row|union[0].unit|add|S~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[11].row|union[0].unit|add|S~0_combout  = \cpu|comb_895|comb_22|union[11].row|union[0].unit|comb~0_combout  $ (\cpu|comb_895|comb_22|union[10].row|union[1].unit|add|S~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|comb_895|comb_22|union[11].row|union[0].unit|comb~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[10].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[11].row|union[0].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[11].row|union[0].unit|add|S~0 .lut_mask = 16'h0FF0;
defparam \cpu|comb_895|comb_22|union[11].row|union[0].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
cycloneive_lcell_comb \cpu|comb_895|Mux13~5 (
// Equation(s):
// \cpu|comb_895|Mux13~5_combout  = (\cpu|comb_895|Mux5~5_combout  & ((\cpu|select_A|Q [10]) # ((\cpu|comb_895|Mux5~4_combout )))) # (!\cpu|comb_895|Mux5~5_combout  & (((!\cpu|comb_895|Mux5~4_combout  & 
// \cpu|comb_895|comb_22|union[11].row|union[0].unit|add|S~0_combout ))))

	.dataa(\cpu|select_A|Q [10]),
	.datab(\cpu|comb_895|Mux5~5_combout ),
	.datac(\cpu|comb_895|Mux5~4_combout ),
	.datad(\cpu|comb_895|comb_22|union[11].row|union[0].unit|add|S~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux13~5 .lut_mask = 16'hCBC8;
defparam \cpu|comb_895|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N26
cycloneive_lcell_comb \cpu|comb_895|Mux13~3 (
// Equation(s):
// \cpu|comb_895|Mux13~3_combout  = (\cpu|comb_895|Mux5~3_combout  & (((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]) # (\cpu|select_B|Q[12]~12_combout )))) # (!\cpu|comb_895|Mux5~3_combout  & (\cpu|select_B|Q [10] & 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23])))

	.dataa(\cpu|comb_895|Mux5~3_combout ),
	.datab(\cpu|select_B|Q [10]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|select_B|Q[12]~12_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux13~3 .lut_mask = 16'hAEA4;
defparam \cpu|comb_895|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
cycloneive_lcell_comb \cpu|comb_895|Mux13~4 (
// Equation(s):
// \cpu|comb_895|Mux13~4_combout  = (\cpu|comb_895|Mux13~3_combout  & ((\cpu|select_A|Q[11]~14_combout ) # ((\cpu|select_B|Q[11]~15_combout ) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|comb_895|Mux13~3_combout  & 
// (\cpu|select_A|Q[11]~14_combout  & (\cpu|select_B|Q[11]~15_combout  & \cpu|ROM1|altsyncram_component|auto_generated|q_a [23])))

	.dataa(\cpu|comb_895|Mux13~3_combout ),
	.datab(\cpu|select_A|Q[11]~14_combout ),
	.datac(\cpu|select_B|Q[11]~15_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux13~4 .lut_mask = 16'hE8AA;
defparam \cpu|comb_895|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
cycloneive_lcell_comb \cpu|comb_895|Mux13~6 (
// Equation(s):
// \cpu|comb_895|Mux13~6_combout  = (\cpu|comb_895|Mux13~5_combout  & ((\cpu|select_A|Q[12]~11_combout ) # ((!\cpu|comb_895|Mux5~4_combout )))) # (!\cpu|comb_895|Mux13~5_combout  & (((\cpu|comb_895|Mux5~4_combout  & \cpu|comb_895|Mux13~4_combout ))))

	.dataa(\cpu|select_A|Q[12]~11_combout ),
	.datab(\cpu|comb_895|Mux13~5_combout ),
	.datac(\cpu|comb_895|Mux5~4_combout ),
	.datad(\cpu|comb_895|Mux13~4_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux13~6 .lut_mask = 16'hBC8C;
defparam \cpu|comb_895|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N18
cycloneive_lcell_comb \cpu|comb_895|Mux13~7 (
// Equation(s):
// \cpu|comb_895|Mux13~7_combout  = (\cpu|comb_895|Mux11~0_combout  & ((\cpu|comb_895|Mux13~6_combout ) # ((\cpu|comb_895|Mux11~1_combout )))) # (!\cpu|comb_895|Mux11~0_combout  & (((!\cpu|comb_895|Mux11~1_combout  & \cpu|comb_895|Add5~22_combout ))))

	.dataa(\cpu|comb_895|Mux11~0_combout ),
	.datab(\cpu|comb_895|Mux13~6_combout ),
	.datac(\cpu|comb_895|Mux11~1_combout ),
	.datad(\cpu|comb_895|Add5~22_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux13~7 .lut_mask = 16'hADA8;
defparam \cpu|comb_895|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
cycloneive_lcell_comb \cpu|comb_895|Mux13~8 (
// Equation(s):
// \cpu|comb_895|Mux13~8_combout  = (\cpu|comb_895|Mux13~7_combout  & ((\cpu|comb_895|Add0~64_combout ) # ((!\cpu|comb_895|Mux11~1_combout )))) # (!\cpu|comb_895|Mux13~7_combout  & (((\cpu|select_B|Q[11]~15_combout  & \cpu|comb_895|Mux11~1_combout ))))

	.dataa(\cpu|comb_895|Add0~64_combout ),
	.datab(\cpu|comb_895|Mux13~7_combout ),
	.datac(\cpu|select_B|Q[11]~15_combout ),
	.datad(\cpu|comb_895|Mux11~1_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux13~8 .lut_mask = 16'hB8CC;
defparam \cpu|comb_895|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N12
cycloneive_lcell_comb \cpu|comb_895|Mux13~0 (
// Equation(s):
// \cpu|comb_895|Mux13~0_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]) # (\cpu|select_A|Q[11]~14_combout )

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datac(gnd),
	.datad(\cpu|select_A|Q[11]~14_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux13~0 .lut_mask = 16'hFFCC;
defparam \cpu|comb_895|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N0
cycloneive_lcell_comb \cpu|comb_895|Mux13~1 (
// Equation(s):
// \cpu|comb_895|Mux13~1_combout  = (\cpu|comb_895|Mux5~1_combout  & ((\cpu|comb_895|Mux5~2_combout  & (\cpu|select_A|Q[3]~47_combout )) # (!\cpu|comb_895|Mux5~2_combout  & ((!\cpu|comb_895|Mux13~0_combout ))))) # (!\cpu|comb_895|Mux5~1_combout  & 
// (((!\cpu|comb_895|Mux5~2_combout ))))

	.dataa(\cpu|select_A|Q[3]~47_combout ),
	.datab(\cpu|comb_895|Mux5~1_combout ),
	.datac(\cpu|comb_895|Mux13~0_combout ),
	.datad(\cpu|comb_895|Mux5~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux13~1 .lut_mask = 16'h883F;
defparam \cpu|comb_895|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N26
cycloneive_lcell_comb \cpu|comb_895|Mux13~2 (
// Equation(s):
// \cpu|comb_895|Mux13~2_combout  = (\cpu|comb_895|Mux5~0_combout  & (\cpu|select_B|Q[11]~15_combout  $ (((\cpu|select_A|Q[11]~14_combout ) # (!\cpu|comb_895|Mux13~1_combout ))))) # (!\cpu|comb_895|Mux5~0_combout  & (((\cpu|comb_895|Mux13~1_combout ))))

	.dataa(\cpu|select_B|Q[11]~15_combout ),
	.datab(\cpu|comb_895|Mux13~1_combout ),
	.datac(\cpu|comb_895|Mux5~0_combout ),
	.datad(\cpu|select_A|Q[11]~14_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux13~2 .lut_mask = 16'h5C9C;
defparam \cpu|comb_895|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N2
cycloneive_lcell_comb \cpu|comb_895|Mux13~9 (
// Equation(s):
// \cpu|comb_895|Mux13~9_combout  = (!\cpu|comb_895|Mux11~2_combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & ((\cpu|comb_895|Mux13~2_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & (\cpu|comb_895|Mux13~8_combout 
// ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]),
	.datab(\cpu|comb_895|Mux11~2_combout ),
	.datac(\cpu|comb_895|Mux13~8_combout ),
	.datad(\cpu|comb_895|Mux13~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux13~9 .lut_mask = 16'h3210;
defparam \cpu|comb_895|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneive_lcell_comb \cpu|comb_895|Mux13~10 (
// Equation(s):
// \cpu|comb_895|Mux13~10_combout  = (\cpu|comb_895|Mux13~9_combout ) # ((\cpu|select_A|Q[11]~14_combout  & \cpu|comb_895|Mux11~2_combout ))

	.dataa(gnd),
	.datab(\cpu|select_A|Q[11]~14_combout ),
	.datac(\cpu|comb_895|Mux13~9_combout ),
	.datad(\cpu|comb_895|Mux11~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux13~10 .lut_mask = 16'hFCF0;
defparam \cpu|comb_895|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
cycloneive_lcell_comb \cpu|comb_895|F[11] (
// Equation(s):
// \cpu|comb_895|F [11] = (GLOBAL(\cpu|comb_895|Mux18~1clkctrl_outclk ) & ((\cpu|comb_895|Mux13~10_combout ))) # (!GLOBAL(\cpu|comb_895|Mux18~1clkctrl_outclk ) & (\cpu|comb_895|F [11]))

	.dataa(\cpu|comb_895|F [11]),
	.datab(gnd),
	.datac(\cpu|comb_895|Mux13~10_combout ),
	.datad(\cpu|comb_895|Mux18~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\cpu|comb_895|F [11]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|F[11] .lut_mask = 16'hF0AA;
defparam \cpu|comb_895|F[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N30
cycloneive_lcell_comb \cpu|select_A|Q[10]~15 (
// Equation(s):
// \cpu|select_A|Q[10]~15_combout  = (\cpu|select_A|three_two_translator|15~4_combout  & ((\cpu|RAM|altsyncram_component|auto_generated|q_a [10]) # ((\cpu|select_A|three_two_translator|15~5_combout  & \cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|select_A|three_two_translator|15~4_combout  & (\cpu|select_A|three_two_translator|15~5_combout  & (\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|select_A|three_two_translator|15~4_combout ),
	.datab(\cpu|select_A|three_two_translator|15~5_combout ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[10]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[10]~15 .lut_mask = 16'hEAC0;
defparam \cpu|select_A|Q[10]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N12
cycloneive_lcell_comb \cpu|select_A|Q[10]~16 (
// Equation(s):
// \cpu|select_A|Q[10]~16_combout  = (\cpu|MAR|register8_3|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_A|three_two_translator|15~0_combout ) # ((\cpu|PC|register8_3|SYNTHESIZED_WIRE_32~q  & \cpu|select_A|three_two_translator|15~1_combout )))) # 
// (!\cpu|MAR|register8_3|SYNTHESIZED_WIRE_32~q  & (\cpu|PC|register8_3|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_A|three_two_translator|15~1_combout ))))

	.dataa(\cpu|MAR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|PC|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|select_A|three_two_translator|15~0_combout ),
	.datad(\cpu|select_A|three_two_translator|15~1_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[10]~16 .lut_mask = 16'hECA0;
defparam \cpu|select_A|Q[10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N26
cycloneive_lcell_comb \cpu|select_A|Q[10]~17 (
// Equation(s):
// \cpu|select_A|Q[10]~17_combout  = (\cpu|select_A|Q[10]~15_combout ) # ((\cpu|select_A|Q[10]~16_combout ) # ((\cpu|select_RA|Q [10] & \cpu|select_A|three_two_translator|15~2_combout )))

	.dataa(\cpu|select_RA|Q [10]),
	.datab(\cpu|select_A|three_two_translator|15~2_combout ),
	.datac(\cpu|select_A|Q[10]~15_combout ),
	.datad(\cpu|select_A|Q[10]~16_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[10]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[10]~17 .lut_mask = 16'hFFF8;
defparam \cpu|select_A|Q[10]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N0
cycloneive_lcell_comb \cpu|select_A|Q[10] (
// Equation(s):
// \cpu|select_A|Q [10] = (\cpu|select_A|Q[10]~17_combout ) # ((\cpu|select_RB|Q [10] & \cpu|select_A|three_two_translator|15~3_combout ))

	.dataa(gnd),
	.datab(\cpu|select_RB|Q [10]),
	.datac(\cpu|select_A|Q[10]~17_combout ),
	.datad(\cpu|select_A|three_two_translator|15~3_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q [10]),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[10] .lut_mask = 16'hFCF0;
defparam \cpu|select_A|Q[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N30
cycloneive_lcell_comb \cpu|comb_895|Add0~57 (
// Equation(s):
// \cpu|comb_895|Add0~57_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|select_B|Q [10]))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (\cpu|select_A|Q 
// [10])))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (\cpu|select_A|Q [10]))

	.dataa(\cpu|select_A|Q [10]),
	.datab(\cpu|select_B|Q [10]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~57 .lut_mask = 16'hCAAA;
defparam \cpu|comb_895|Add0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N16
cycloneive_lcell_comb \cpu|comb_895|Add0~58 (
// Equation(s):
// \cpu|comb_895|Add0~58_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|comb_895|Add5~20_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & (\cpu|comb_895|Add0~57_combout ))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(\cpu|comb_895|Add0~57_combout ),
	.datad(\cpu|comb_895|Add5~20_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~58 .lut_mask = 16'hFA50;
defparam \cpu|comb_895|Add0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N10
cycloneive_lcell_comb \cpu|comb_895|Mux12~7 (
// Equation(s):
// \cpu|comb_895|Mux12~7_combout  = (\cpu|comb_895|Mux11~0_combout  & (((\cpu|comb_895|Mux11~1_combout )))) # (!\cpu|comb_895|Mux11~0_combout  & ((\cpu|comb_895|Mux11~1_combout  & (\cpu|select_B|Q [10])) # (!\cpu|comb_895|Mux11~1_combout  & 
// ((\cpu|comb_895|Add5~20_combout )))))

	.dataa(\cpu|comb_895|Mux11~0_combout ),
	.datab(\cpu|select_B|Q [10]),
	.datac(\cpu|comb_895|Add5~20_combout ),
	.datad(\cpu|comb_895|Mux11~1_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux12~7 .lut_mask = 16'hEE50;
defparam \cpu|comb_895|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N14
cycloneive_lcell_comb \cpu|comb_895|Mux12~3 (
// Equation(s):
// \cpu|comb_895|Mux12~3_combout  = (\cpu|comb_895|Mux5~3_combout  & (((\cpu|select_B|Q[11]~15_combout ) # (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|comb_895|Mux5~3_combout  & (\cpu|select_B|Q [9] & 
// ((!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|select_B|Q [9]),
	.datab(\cpu|select_B|Q[11]~15_combout ),
	.datac(\cpu|comb_895|Mux5~3_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux12~3 .lut_mask = 16'hF0CA;
defparam \cpu|comb_895|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N4
cycloneive_lcell_comb \cpu|comb_895|Mux12~4 (
// Equation(s):
// \cpu|comb_895|Mux12~4_combout  = (\cpu|select_B|Q [10] & ((\cpu|comb_895|Mux12~3_combout ) # ((\cpu|select_A|Q [10] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|select_B|Q [10] & (\cpu|comb_895|Mux12~3_combout  & ((\cpu|select_A|Q 
// [10]) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|select_B|Q [10]),
	.datab(\cpu|select_A|Q [10]),
	.datac(\cpu|comb_895|Mux12~3_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux12~4 .lut_mask = 16'hE8F0;
defparam \cpu|comb_895|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N18
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[10].row|union[0].unit|add|S~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[10].row|union[0].unit|add|S~0_combout  = \cpu|comb_895|comb_22|union[10].row|union[0].unit|comb~0_combout  $ (\cpu|comb_895|comb_22|union[9].row|union[1].unit|add|S~combout )

	.dataa(\cpu|comb_895|comb_22|union[10].row|union[0].unit|comb~0_combout ),
	.datab(gnd),
	.datac(\cpu|comb_895|comb_22|union[9].row|union[1].unit|add|S~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[10].row|union[0].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[10].row|union[0].unit|add|S~0 .lut_mask = 16'h5A5A;
defparam \cpu|comb_895|comb_22|union[10].row|union[0].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N8
cycloneive_lcell_comb \cpu|comb_895|Mux12~5 (
// Equation(s):
// \cpu|comb_895|Mux12~5_combout  = (\cpu|comb_895|Mux5~5_combout  & (\cpu|comb_895|Mux5~4_combout )) # (!\cpu|comb_895|Mux5~5_combout  & ((\cpu|comb_895|Mux5~4_combout  & (\cpu|comb_895|Mux12~4_combout )) # (!\cpu|comb_895|Mux5~4_combout  & 
// ((\cpu|comb_895|comb_22|union[10].row|union[0].unit|add|S~0_combout )))))

	.dataa(\cpu|comb_895|Mux5~5_combout ),
	.datab(\cpu|comb_895|Mux5~4_combout ),
	.datac(\cpu|comb_895|Mux12~4_combout ),
	.datad(\cpu|comb_895|comb_22|union[10].row|union[0].unit|add|S~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux12~5 .lut_mask = 16'hD9C8;
defparam \cpu|comb_895|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N2
cycloneive_lcell_comb \cpu|comb_895|Mux12~6 (
// Equation(s):
// \cpu|comb_895|Mux12~6_combout  = (\cpu|comb_895|Mux5~5_combout  & ((\cpu|comb_895|Mux12~5_combout  & ((\cpu|select_A|Q[11]~14_combout ))) # (!\cpu|comb_895|Mux12~5_combout  & (\cpu|select_A|Q [9])))) # (!\cpu|comb_895|Mux5~5_combout  & 
// (((\cpu|comb_895|Mux12~5_combout ))))

	.dataa(\cpu|comb_895|Mux5~5_combout ),
	.datab(\cpu|select_A|Q [9]),
	.datac(\cpu|comb_895|Mux12~5_combout ),
	.datad(\cpu|select_A|Q[11]~14_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux12~6 .lut_mask = 16'hF858;
defparam \cpu|comb_895|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N4
cycloneive_lcell_comb \cpu|comb_895|Mux12~8 (
// Equation(s):
// \cpu|comb_895|Mux12~8_combout  = (\cpu|comb_895|Mux12~7_combout  & ((\cpu|comb_895|Add0~59_combout ) # ((!\cpu|comb_895|Mux11~0_combout )))) # (!\cpu|comb_895|Mux12~7_combout  & (((\cpu|comb_895|Mux11~0_combout  & \cpu|comb_895|Mux12~6_combout ))))

	.dataa(\cpu|comb_895|Add0~59_combout ),
	.datab(\cpu|comb_895|Mux12~7_combout ),
	.datac(\cpu|comb_895|Mux11~0_combout ),
	.datad(\cpu|comb_895|Mux12~6_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux12~8 .lut_mask = 16'hBC8C;
defparam \cpu|comb_895|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N16
cycloneive_lcell_comb \cpu|comb_895|Mux12~0 (
// Equation(s):
// \cpu|comb_895|Mux12~0_combout  = (\cpu|select_A|Q[10]~17_combout ) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|select_RB|Q [10] & \cpu|select_A|three_two_translator|15~3_combout )))

	.dataa(\cpu|select_A|Q[10]~17_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|select_RB|Q [10]),
	.datad(\cpu|select_A|three_two_translator|15~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux12~0 .lut_mask = 16'hFEEE;
defparam \cpu|comb_895|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N10
cycloneive_lcell_comb \cpu|comb_895|Mux12~1 (
// Equation(s):
// \cpu|comb_895|Mux12~1_combout  = (\cpu|comb_895|Mux5~1_combout  & ((\cpu|comb_895|Mux5~2_combout  & (\cpu|select_A|Q[2]~51_combout )) # (!\cpu|comb_895|Mux5~2_combout  & ((!\cpu|comb_895|Mux12~0_combout ))))) # (!\cpu|comb_895|Mux5~1_combout  & 
// (((!\cpu|comb_895|Mux5~2_combout ))))

	.dataa(\cpu|comb_895|Mux5~1_combout ),
	.datab(\cpu|select_A|Q[2]~51_combout ),
	.datac(\cpu|comb_895|Mux12~0_combout ),
	.datad(\cpu|comb_895|Mux5~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux12~1 .lut_mask = 16'h885F;
defparam \cpu|comb_895|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N0
cycloneive_lcell_comb \cpu|comb_895|Mux12~2 (
// Equation(s):
// \cpu|comb_895|Mux12~2_combout  = (\cpu|comb_895|Mux5~0_combout  & (\cpu|select_B|Q [10] $ (((\cpu|select_A|Q [10]) # (!\cpu|comb_895|Mux12~1_combout ))))) # (!\cpu|comb_895|Mux5~0_combout  & (((\cpu|comb_895|Mux12~1_combout ))))

	.dataa(\cpu|select_A|Q [10]),
	.datab(\cpu|comb_895|Mux12~1_combout ),
	.datac(\cpu|comb_895|Mux5~0_combout ),
	.datad(\cpu|select_B|Q [10]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux12~2 .lut_mask = 16'h4CBC;
defparam \cpu|comb_895|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N18
cycloneive_lcell_comb \cpu|comb_895|Mux12~9 (
// Equation(s):
// \cpu|comb_895|Mux12~9_combout  = (!\cpu|comb_895|Mux11~2_combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & ((\cpu|comb_895|Mux12~2_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & (\cpu|comb_895|Mux12~8_combout 
// ))))

	.dataa(\cpu|comb_895|Mux11~2_combout ),
	.datab(\cpu|comb_895|Mux12~8_combout ),
	.datac(\cpu|comb_895|Mux12~2_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux12~9 .lut_mask = 16'h5044;
defparam \cpu|comb_895|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N14
cycloneive_lcell_comb \cpu|comb_895|Mux12~10 (
// Equation(s):
// \cpu|comb_895|Mux12~10_combout  = (\cpu|comb_895|Mux12~9_combout ) # ((\cpu|select_A|Q [10] & \cpu|comb_895|Mux11~2_combout ))

	.dataa(gnd),
	.datab(\cpu|comb_895|Mux12~9_combout ),
	.datac(\cpu|select_A|Q [10]),
	.datad(\cpu|comb_895|Mux11~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux12~10 .lut_mask = 16'hFCCC;
defparam \cpu|comb_895|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N12
cycloneive_lcell_comb \cpu|comb_895|F[10] (
// Equation(s):
// \cpu|comb_895|F [10] = (GLOBAL(\cpu|comb_895|Mux18~1clkctrl_outclk ) & ((\cpu|comb_895|Mux12~10_combout ))) # (!GLOBAL(\cpu|comb_895|Mux18~1clkctrl_outclk ) & (\cpu|comb_895|F [10]))

	.dataa(\cpu|comb_895|F [10]),
	.datab(gnd),
	.datac(\cpu|comb_895|Mux18~1clkctrl_outclk ),
	.datad(\cpu|comb_895|Mux12~10_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|F [10]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|F[10] .lut_mask = 16'hFA0A;
defparam \cpu|comb_895|F[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N31
dffeas \cpu|IR|register8_3|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPIR~combout ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [10]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_3|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|IR|register8_3|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N28
cycloneive_lcell_comb \cpu|select_control_RB[2]~0 (
// Equation(s):
// \cpu|select_control_RB[2]~0_combout  = (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q  & (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q  & \cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ))

	.dataa(gnd),
	.datab(\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[2]~0 .lut_mask = 16'h0300;
defparam \cpu|select_control_RB[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N20
cycloneive_lcell_comb \cpu|CPR[2]~5 (
// Equation(s):
// \cpu|CPR[2]~5_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [37] & (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RB[2]~1_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [37] & 
// (((\cpu|select_control_RB[2]~0_combout ))))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_control_RB[2]~0_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [37]),
	.datad(\cpu|select_control_RB[2]~1_combout ),
	.cin(gnd),
	.combout(\cpu|CPR[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[2]~5 .lut_mask = 16'h5C0C;
defparam \cpu|CPR[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N16
cycloneive_lcell_comb \cpu|CPR[3]~3 (
// Equation(s):
// \cpu|CPR[3]~3_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [35] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [34])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [35]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [34]),
	.cin(gnd),
	.combout(\cpu|CPR[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[3]~3 .lut_mask = 16'h0F00;
defparam \cpu|CPR[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N0
cycloneive_lcell_comb \cpu|CPR[2]~2 (
// Equation(s):
// \cpu|CPR[2]~2_combout  = (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q  & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [37] & (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q  & \cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [37]),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|CPR[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[2]~2 .lut_mask = 16'h0100;
defparam \cpu|CPR[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N22
cycloneive_lcell_comb \cpu|CPR[2]~4 (
// Equation(s):
// \cpu|CPR[2]~4_combout  = (\cpu|CPR[2]~2_combout ) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [37] & (\cpu|CPR[3]~3_combout  & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [33])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [37]),
	.datab(\cpu|CPR[3]~3_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [33]),
	.datad(\cpu|CPR[2]~2_combout ),
	.cin(gnd),
	.combout(\cpu|CPR[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[2]~4 .lut_mask = 16'hFF08;
defparam \cpu|CPR[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N24
cycloneive_lcell_comb \cpu|CPR[2] (
// Equation(s):
// \cpu|CPR [2] = LCELL((\cpu|CPR_PO~combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [36] & ((\cpu|CPR[2]~4_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [36] & (\cpu|CPR[2]~5_combout )))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [36]),
	.datab(\cpu|CPR[2]~5_combout ),
	.datac(\cpu|CPR[2]~4_combout ),
	.datad(\cpu|CPR_PO~combout ),
	.cin(gnd),
	.combout(\cpu|CPR [2]),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[2] .lut_mask = 16'hE400;
defparam \cpu|CPR[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \cpu|CPR[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cpu|CPR [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cpu|CPR[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \cpu|CPR[2]~clkctrl .clock_type = "global clock";
defparam \cpu|CPR[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X21_Y9_N17
dffeas \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [5]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N22
cycloneive_lcell_comb \cpu|select_RA|Q[5]~41 (
// Equation(s):
// \cpu|select_RA|Q[5]~41_combout  = (\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_RA[4]~7_combout ) # ((\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RA[3]~12_combout )))) # 
// (!\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33~q  & (\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_33~q  & (\cpu|select_control_RA[3]~12_combout )))

	.dataa(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|select_control_RA[3]~12_combout ),
	.datad(\cpu|select_control_RA[4]~7_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[5]~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[5]~41 .lut_mask = 16'hEAC0;
defparam \cpu|select_RA|Q[5]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N14
cycloneive_lcell_comb \cpu|select_RA|Q~40 (
// Equation(s):
// \cpu|select_RA|Q~40_combout  = (\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_RA[1]~1_combout ) # ((\cpu|select_control_RA[1]~3_combout  & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\cpu|select_control_RA[1]~3_combout ),
	.datab(\cpu|select_control_RA[1]~1_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.datad(\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q~40 .lut_mask = 16'hCE00;
defparam \cpu|select_RA|Q~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N30
cycloneive_lcell_comb \cpu|select_RA|Q[5]~42 (
// Equation(s):
// \cpu|select_RA|Q[5]~42_combout  = (\cpu|select_RA|Q[5]~41_combout ) # ((\cpu|select_RA|Q~40_combout ) # ((\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RA[2]~16_combout )))

	.dataa(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|select_control_RA[2]~16_combout ),
	.datac(\cpu|select_RA|Q[5]~41_combout ),
	.datad(\cpu|select_RA|Q~40_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[5]~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[5]~42 .lut_mask = 16'hFFF8;
defparam \cpu|select_RA|Q[5]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N20
cycloneive_lcell_comb \cpu|select_RA|Q[5]~43 (
// Equation(s):
// \cpu|select_RA|Q[5]~43_combout  = (\cpu|select_control_RA[7]~23_combout  & ((\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_33~q ) # ((\cpu|select_control_RA[6]~27_combout  & \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_33~q )))) # 
// (!\cpu|select_control_RA[7]~23_combout  & (\cpu|select_control_RA[6]~27_combout  & (\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|select_control_RA[7]~23_combout ),
	.datab(\cpu|select_control_RA[6]~27_combout ),
	.datac(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[5]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[5]~43 .lut_mask = 16'hEAC0;
defparam \cpu|select_RA|Q[5]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N8
cycloneive_lcell_comb \cpu|select_RA|Q[5] (
// Equation(s):
// \cpu|select_RA|Q [5] = (\cpu|select_RA|Q[5]~42_combout ) # ((\cpu|select_RA|Q[5]~43_combout ) # ((\cpu|select_control_RA[5]~32_combout  & \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|select_control_RA[5]~32_combout ),
	.datab(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|select_RA|Q[5]~42_combout ),
	.datad(\cpu|select_RA|Q[5]~43_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q [5]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[5] .lut_mask = 16'hFFF8;
defparam \cpu|select_RA|Q[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N8
cycloneive_lcell_comb \cpu|select_B|Q[5]~35 (
// Equation(s):
// \cpu|select_B|Q[5]~35_combout  = (\cpu|select_B|Q[5]~34_combout ) # ((\cpu|select_B|Q[5]~33_combout ) # ((\cpu|select_B|three_two_translator|15~3_combout  & \cpu|select_RA|Q [5])))

	.dataa(\cpu|select_B|three_two_translator|15~3_combout ),
	.datab(\cpu|select_B|Q[5]~34_combout ),
	.datac(\cpu|select_B|Q[5]~33_combout ),
	.datad(\cpu|select_RA|Q [5]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[5]~35 .lut_mask = 16'hFEFC;
defparam \cpu|select_B|Q[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N10
cycloneive_lcell_comb \cpu|select_B|Q[5]~36 (
// Equation(s):
// \cpu|select_B|Q[5]~36_combout  = (\cpu|select_B|Q[5]~35_combout ) # ((\cpu|select_B|three_two_translator|15~2_combout  & \cpu|select_RB|Q [5]))

	.dataa(\cpu|select_B|three_two_translator|15~2_combout ),
	.datab(gnd),
	.datac(\cpu|select_B|Q[5]~35_combout ),
	.datad(\cpu|select_RB|Q [5]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[5]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[5]~36 .lut_mask = 16'hFAF0;
defparam \cpu|select_B|Q[5]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N28
cycloneive_lcell_comb \cpu|comb_895|Mux3~0 (
// Equation(s):
// \cpu|comb_895|Mux3~0_combout  = (\cpu|select_A|Q[5]~36_combout  & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((!\cpu|select_A|three_two_translator|15~2_combout ) # (!\cpu|select_RA|Q [5]))))

	.dataa(\cpu|select_RA|Q [5]),
	.datab(\cpu|select_A|Q[5]~36_combout ),
	.datac(\cpu|select_A|three_two_translator|15~2_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux3~0 .lut_mask = 16'h004C;
defparam \cpu|comb_895|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N2
cycloneive_lcell_comb \cpu|comb_895|Mux3~1 (
// Equation(s):
// \cpu|comb_895|Mux3~1_combout  = (\cpu|comb_895|Mux5~2_combout  & (((\cpu|comb_895|Mux5~1_combout  & \cpu|select_B|Q[13]~9_combout )))) # (!\cpu|comb_895|Mux5~2_combout  & ((\cpu|comb_895|Mux3~0_combout ) # ((!\cpu|comb_895|Mux5~1_combout ))))

	.dataa(\cpu|comb_895|Mux5~2_combout ),
	.datab(\cpu|comb_895|Mux3~0_combout ),
	.datac(\cpu|comb_895|Mux5~1_combout ),
	.datad(\cpu|select_B|Q[13]~9_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux3~1 .lut_mask = 16'hE545;
defparam \cpu|comb_895|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneive_lcell_comb \cpu|comb_895|Mux3~2 (
// Equation(s):
// \cpu|comb_895|Mux3~2_combout  = (\cpu|comb_895|Mux5~0_combout  & (\cpu|select_B|Q[5]~36_combout  $ (((!\cpu|select_A|Q[5]~37_combout ) # (!\cpu|comb_895|Mux3~1_combout ))))) # (!\cpu|comb_895|Mux5~0_combout  & (\cpu|comb_895|Mux3~1_combout ))

	.dataa(\cpu|comb_895|Mux3~1_combout ),
	.datab(\cpu|select_B|Q[5]~36_combout ),
	.datac(\cpu|select_A|Q[5]~37_combout ),
	.datad(\cpu|comb_895|Mux5~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux3~2 .lut_mask = 16'h93AA;
defparam \cpu|comb_895|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N28
cycloneive_lcell_comb \cpu|comb_895|Mux5~7 (
// Equation(s):
// \cpu|comb_895|Mux5~7_combout  = \cpu|ROM1|altsyncram_component|auto_generated|q_a [25] $ (((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]) # 
// (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux5~7 .lut_mask = 16'h0F1E;
defparam \cpu|comb_895|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N14
cycloneive_lcell_comb \cpu|comb_895|Mux5~6 (
// Equation(s):
// \cpu|comb_895|Mux5~6_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]) # (\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datac(gnd),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux5~6 .lut_mask = 16'hFFEE;
defparam \cpu|comb_895|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cycloneive_lcell_comb \cpu|comb_895|Mux3~7 (
// Equation(s):
// \cpu|comb_895|Mux3~7_combout  = (\cpu|comb_895|Mux5~7_combout  & ((\cpu|comb_895|Mux5~6_combout ) # ((\cpu|comb_895|Add5~10_combout )))) # (!\cpu|comb_895|Mux5~7_combout  & (!\cpu|comb_895|Mux5~6_combout  & (!\cpu|select_A|Q[5]~37_combout )))

	.dataa(\cpu|comb_895|Mux5~7_combout ),
	.datab(\cpu|comb_895|Mux5~6_combout ),
	.datac(\cpu|select_A|Q[5]~37_combout ),
	.datad(\cpu|comb_895|Add5~10_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux3~7 .lut_mask = 16'hAB89;
defparam \cpu|comb_895|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
cycloneive_lcell_comb \cpu|comb_895|Mux3~3 (
// Equation(s):
// \cpu|comb_895|Mux3~3_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|select_A|Q[5]~37_combout  & (\cpu|comb_895|Mux5~3_combout  & \cpu|select_B|Q[5]~36_combout )) # (!\cpu|select_A|Q[5]~37_combout  & 
// ((\cpu|comb_895|Mux5~3_combout ) # (\cpu|select_B|Q[5]~36_combout ))))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (((\cpu|comb_895|Mux5~3_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|select_A|Q[5]~37_combout ),
	.datac(\cpu|comb_895|Mux5~3_combout ),
	.datad(\cpu|select_B|Q[5]~36_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux3~3 .lut_mask = 16'hF270;
defparam \cpu|comb_895|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneive_lcell_comb \cpu|comb_895|Mux3~4 (
// Equation(s):
// \cpu|comb_895|Mux3~4_combout  = (\cpu|comb_895|Mux3~3_combout  & ((\cpu|select_B|Q[6]~32_combout ) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|comb_895|Mux3~3_combout  & (((!\cpu|ROM1|altsyncram_component|auto_generated|q_a 
// [23] & \cpu|select_B|Q[4]~42_combout ))))

	.dataa(\cpu|comb_895|Mux3~3_combout ),
	.datab(\cpu|select_B|Q[6]~32_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|select_B|Q[4]~42_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux3~4 .lut_mask = 16'hADA8;
defparam \cpu|comb_895|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[5].row|union[0].unit|add|S~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[5].row|union[0].unit|add|S~0_combout  = \cpu|comb_895|comb_22|union[5].row|union[0].unit|comb~0_combout  $ (\cpu|comb_895|comb_22|union[4].row|union[1].unit|add|S~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|comb_895|comb_22|union[5].row|union[0].unit|comb~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[4].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[5].row|union[0].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[5].row|union[0].unit|add|S~0 .lut_mask = 16'h0FF0;
defparam \cpu|comb_895|comb_22|union[5].row|union[0].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
cycloneive_lcell_comb \cpu|comb_895|Mux3~5 (
// Equation(s):
// \cpu|comb_895|Mux3~5_combout  = (\cpu|comb_895|Mux5~5_combout  & ((\cpu|select_A|Q[4]~43_combout ) # ((\cpu|comb_895|Mux5~4_combout )))) # (!\cpu|comb_895|Mux5~5_combout  & (((!\cpu|comb_895|Mux5~4_combout  & 
// \cpu|comb_895|comb_22|union[5].row|union[0].unit|add|S~0_combout ))))

	.dataa(\cpu|select_A|Q[4]~43_combout ),
	.datab(\cpu|comb_895|Mux5~5_combout ),
	.datac(\cpu|comb_895|Mux5~4_combout ),
	.datad(\cpu|comb_895|comb_22|union[5].row|union[0].unit|add|S~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux3~5 .lut_mask = 16'hCBC8;
defparam \cpu|comb_895|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
cycloneive_lcell_comb \cpu|comb_895|Mux3~6 (
// Equation(s):
// \cpu|comb_895|Mux3~6_combout  = (\cpu|comb_895|Mux5~4_combout  & ((\cpu|comb_895|Mux3~5_combout  & ((!\cpu|select_A|Q[6]~32_combout ))) # (!\cpu|comb_895|Mux3~5_combout  & (\cpu|comb_895|Mux3~4_combout )))) # (!\cpu|comb_895|Mux5~4_combout  & 
// (((\cpu|comb_895|Mux3~5_combout ))))

	.dataa(\cpu|comb_895|Mux3~4_combout ),
	.datab(\cpu|comb_895|Mux5~4_combout ),
	.datac(\cpu|select_A|Q[6]~32_combout ),
	.datad(\cpu|comb_895|Mux3~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux3~6 .lut_mask = 16'h3F88;
defparam \cpu|comb_895|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
cycloneive_lcell_comb \cpu|comb_895|Mux3~8 (
// Equation(s):
// \cpu|comb_895|Mux3~8_combout  = (\cpu|comb_895|Mux3~7_combout  & (((\cpu|comb_895|Add0~34_combout ) # (!\cpu|comb_895|Mux5~6_combout )))) # (!\cpu|comb_895|Mux3~7_combout  & (\cpu|comb_895|Mux3~6_combout  & (\cpu|comb_895|Mux5~6_combout )))

	.dataa(\cpu|comb_895|Mux3~7_combout ),
	.datab(\cpu|comb_895|Mux3~6_combout ),
	.datac(\cpu|comb_895|Mux5~6_combout ),
	.datad(\cpu|comb_895|Add0~34_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux3~8 .lut_mask = 16'hEA4A;
defparam \cpu|comb_895|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneive_lcell_comb \cpu|comb_895|Mux3~9 (
// Equation(s):
// \cpu|comb_895|Mux3~9_combout  = (!\cpu|comb_895|Mux5~9_combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & (\cpu|comb_895|Mux3~2_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & ((\cpu|comb_895|Mux3~8_combout )))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]),
	.datab(\cpu|comb_895|Mux3~2_combout ),
	.datac(\cpu|comb_895|Mux3~8_combout ),
	.datad(\cpu|comb_895|Mux5~9_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux3~9 .lut_mask = 16'h00D8;
defparam \cpu|comb_895|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N6
cycloneive_lcell_comb \cpu|comb_895|Mux3~10 (
// Equation(s):
// \cpu|comb_895|Mux3~10_combout  = (\cpu|comb_895|Mux3~9_combout ) # ((\cpu|select_B|Q[5]~36_combout  & \cpu|comb_895|Mux5~9_combout ))

	.dataa(\cpu|select_B|Q[5]~36_combout ),
	.datab(gnd),
	.datac(\cpu|comb_895|Mux3~9_combout ),
	.datad(\cpu|comb_895|Mux5~9_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux3~10 .lut_mask = 16'hFAF0;
defparam \cpu|comb_895|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
cycloneive_lcell_comb \cpu|comb_895|F[5] (
// Equation(s):
// \cpu|comb_895|F [5] = (GLOBAL(\cpu|comb_895|Mux18~1clkctrl_outclk ) & ((\cpu|comb_895|Mux3~10_combout ))) # (!GLOBAL(\cpu|comb_895|Mux18~1clkctrl_outclk ) & (\cpu|comb_895|F [5]))

	.dataa(\cpu|comb_895|F [5]),
	.datab(\cpu|comb_895|Mux18~1clkctrl_outclk ),
	.datac(\cpu|comb_895|Mux3~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_895|F [5]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|F[5] .lut_mask = 16'hE2E2;
defparam \cpu|comb_895|F[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N11
dffeas \cpu|IR|register8_2|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPIR~combout ),
	.d(\cpu|comb_895|F [5]),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_2|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|IR|register8_2|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
cycloneive_lcell_comb \cpu|select_control_RA[3]~19 (
// Equation(s):
// \cpu|select_control_RA[3]~19_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [7] & \cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[3]~19 .lut_mask = 16'h0F00;
defparam \cpu|select_control_RA[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
cycloneive_lcell_comb \cpu|select_control_RA[5]~18 (
// Equation(s):
// \cpu|select_control_RA[5]~18_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [7] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [10] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [12]))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [10]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\cpu|select_control_RA[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[5]~18 .lut_mask = 16'hA000;
defparam \cpu|select_control_RA[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N26
cycloneive_lcell_comb \cpu|select_control_RA[7]~20 (
// Equation(s):
// \cpu|select_control_RA[7]~20_combout  = (\cpu|select_control_RA[6]~17_combout  & ((\cpu|select_control_RA[3]~19_combout ) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [11] & \cpu|select_control_RA[5]~18_combout )))) # 
// (!\cpu|select_control_RA[6]~17_combout  & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [11] & ((\cpu|select_control_RA[5]~18_combout ))))

	.dataa(\cpu|select_control_RA[6]~17_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [11]),
	.datac(\cpu|select_control_RA[3]~19_combout ),
	.datad(\cpu|select_control_RA[5]~18_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[7]~20 .lut_mask = 16'hECA0;
defparam \cpu|select_control_RA[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N6
cycloneive_lcell_comb \cpu|select_control_RA[7]~21 (
// Equation(s):
// \cpu|select_control_RA[7]~21_combout  = (\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q  & (\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q  & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [7] & \cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.datad(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[7]~21 .lut_mask = 16'h0800;
defparam \cpu|select_control_RA[7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N10
cycloneive_lcell_comb \cpu|select_control_RA[7]~23 (
// Equation(s):
// \cpu|select_control_RA[7]~23_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & (((\cpu|select_control_RA[7]~20_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & ((\cpu|select_control_RA[7]~22_combout ) # 
// ((\cpu|select_control_RA[7]~21_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.datab(\cpu|select_control_RA[7]~22_combout ),
	.datac(\cpu|select_control_RA[7]~20_combout ),
	.datad(\cpu|select_control_RA[7]~21_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[7]~23 .lut_mask = 16'hF5E4;
defparam \cpu|select_control_RA[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N8
cycloneive_lcell_comb \cpu|select_RA|Q[9]~27 (
// Equation(s):
// \cpu|select_RA|Q[9]~27_combout  = (\cpu|select_control_RA[7]~23_combout  & ((\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_33~q ) # ((\cpu|select_control_RA[6]~27_combout  & \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_33~q )))) # 
// (!\cpu|select_control_RA[7]~23_combout  & (\cpu|select_control_RA[6]~27_combout  & ((\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_33~q ))))

	.dataa(\cpu|select_control_RA[7]~23_combout ),
	.datab(\cpu|select_control_RA[6]~27_combout ),
	.datac(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[9]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[9]~27 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[9]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N28
cycloneive_lcell_comb \cpu|select_RA|Q[9]~25 (
// Equation(s):
// \cpu|select_RA|Q[9]~25_combout  = (\cpu|select_control_RA[4]~7_combout  & ((\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_33~q ) # ((\cpu|select_control_RA[3]~12_combout  & \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_33~q )))) # 
// (!\cpu|select_control_RA[4]~7_combout  & (\cpu|select_control_RA[3]~12_combout  & ((\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_33~q ))))

	.dataa(\cpu|select_control_RA[4]~7_combout ),
	.datab(\cpu|select_control_RA[3]~12_combout ),
	.datac(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[9]~25 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[9]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N22
cycloneive_lcell_comb \cpu|select_RA|Q~24 (
// Equation(s):
// \cpu|select_RA|Q~24_combout  = (\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_control_RA[1]~1_combout ) # ((\cpu|select_control_RA[1]~3_combout  & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\cpu|select_control_RA[1]~1_combout ),
	.datab(\cpu|select_control_RA[1]~3_combout ),
	.datac(\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\cpu|select_RA|Q~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q~24 .lut_mask = 16'hA0E0;
defparam \cpu|select_RA|Q~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N30
cycloneive_lcell_comb \cpu|select_RA|Q[9]~26 (
// Equation(s):
// \cpu|select_RA|Q[9]~26_combout  = (\cpu|select_RA|Q[9]~25_combout ) # ((\cpu|select_RA|Q~24_combout ) # ((\cpu|select_control_RA[2]~16_combout  & \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|select_control_RA[2]~16_combout ),
	.datab(\cpu|select_RA|Q[9]~25_combout ),
	.datac(\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_RA|Q~24_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[9]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[9]~26 .lut_mask = 16'hFFEC;
defparam \cpu|select_RA|Q[9]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N22
cycloneive_lcell_comb \cpu|select_RA|Q[9] (
// Equation(s):
// \cpu|select_RA|Q [9] = (\cpu|select_RA|Q[9]~27_combout ) # ((\cpu|select_RA|Q[9]~26_combout ) # ((\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_33~q  & \cpu|select_control_RA[5]~32_combout )))

	.dataa(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|select_RA|Q[9]~27_combout ),
	.datac(\cpu|select_RA|Q[9]~26_combout ),
	.datad(\cpu|select_control_RA[5]~32_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q [9]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[9] .lut_mask = 16'hFEFC;
defparam \cpu|select_RA|Q[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N2
cycloneive_lcell_comb \cpu|select_B|Q[9]~20 (
// Equation(s):
// \cpu|select_B|Q[9]~20_combout  = (\cpu|select_B|three_two_translator|15~0_combout  & ((\cpu|MAR|register8_3|SYNTHESIZED_WIRE_33~q ) # ((\cpu|PC|register8_3|SYNTHESIZED_WIRE_33~q  & \cpu|select_B|three_two_translator|15~1_combout )))) # 
// (!\cpu|select_B|three_two_translator|15~0_combout  & (\cpu|PC|register8_3|SYNTHESIZED_WIRE_33~q  & ((\cpu|select_B|three_two_translator|15~1_combout ))))

	.dataa(\cpu|select_B|three_two_translator|15~0_combout ),
	.datab(\cpu|PC|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datac(\cpu|MAR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_B|three_two_translator|15~1_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[9]~20 .lut_mask = 16'hECA0;
defparam \cpu|select_B|Q[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N14
cycloneive_lcell_comb \cpu|select_B|Q[9]~19 (
// Equation(s):
// \cpu|select_B|Q[9]~19_combout  = (\cpu|RAM|altsyncram_component|auto_generated|q_a [9] & ((\cpu|select_B|three_two_translator|15~4_combout ) # ((\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q  & \cpu|select_B|three_two_translator|15~5_combout )))) # 
// (!\cpu|RAM|altsyncram_component|auto_generated|q_a [9] & (((\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q  & \cpu|select_B|three_two_translator|15~5_combout ))))

	.dataa(\cpu|RAM|altsyncram_component|auto_generated|q_a [9]),
	.datab(\cpu|select_B|three_two_translator|15~4_combout ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_B|three_two_translator|15~5_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[9]~19 .lut_mask = 16'hF888;
defparam \cpu|select_B|Q[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N4
cycloneive_lcell_comb \cpu|select_B|Q[9]~21 (
// Equation(s):
// \cpu|select_B|Q[9]~21_combout  = (\cpu|select_B|Q[9]~20_combout ) # ((\cpu|select_B|Q[9]~19_combout ) # ((\cpu|select_B|three_two_translator|15~3_combout  & \cpu|select_RA|Q [9])))

	.dataa(\cpu|select_B|three_two_translator|15~3_combout ),
	.datab(\cpu|select_RA|Q [9]),
	.datac(\cpu|select_B|Q[9]~20_combout ),
	.datad(\cpu|select_B|Q[9]~19_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[9]~21 .lut_mask = 16'hFFF8;
defparam \cpu|select_B|Q[9]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N26
cycloneive_lcell_comb \cpu|select_B|Q[9] (
// Equation(s):
// \cpu|select_B|Q [9] = (\cpu|select_B|Q[9]~21_combout ) # ((\cpu|select_B|three_two_translator|15~2_combout  & \cpu|select_RB|Q [9]))

	.dataa(\cpu|select_B|three_two_translator|15~2_combout ),
	.datab(gnd),
	.datac(\cpu|select_B|Q[9]~21_combout ),
	.datad(\cpu|select_RB|Q [9]),
	.cin(gnd),
	.combout(\cpu|select_B|Q [9]),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[9] .lut_mask = 16'hFAF0;
defparam \cpu|select_B|Q[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N22
cycloneive_lcell_comb \cpu|comb_895|Mux11~3 (
// Equation(s):
// \cpu|comb_895|Mux11~3_combout  = (\cpu|select_A|Q[9]~20_combout ) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|select_A|three_two_translator|15~3_combout  & \cpu|select_RB|Q [9])))

	.dataa(\cpu|select_A|three_two_translator|15~3_combout ),
	.datab(\cpu|select_A|Q[9]~20_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|select_RB|Q [9]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux11~3 .lut_mask = 16'hFEFC;
defparam \cpu|comb_895|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N28
cycloneive_lcell_comb \cpu|comb_895|Mux11~4 (
// Equation(s):
// \cpu|comb_895|Mux11~4_combout  = (\cpu|comb_895|Mux5~2_combout  & (((\cpu|comb_895|Mux5~1_combout  & \cpu|select_A|Q[1]~55_combout )))) # (!\cpu|comb_895|Mux5~2_combout  & (((!\cpu|comb_895|Mux5~1_combout )) # (!\cpu|comb_895|Mux11~3_combout )))

	.dataa(\cpu|comb_895|Mux5~2_combout ),
	.datab(\cpu|comb_895|Mux11~3_combout ),
	.datac(\cpu|comb_895|Mux5~1_combout ),
	.datad(\cpu|select_A|Q[1]~55_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux11~4 .lut_mask = 16'hB515;
defparam \cpu|comb_895|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
cycloneive_lcell_comb \cpu|comb_895|Mux11~5 (
// Equation(s):
// \cpu|comb_895|Mux11~5_combout  = (\cpu|comb_895|Mux5~0_combout  & (\cpu|select_B|Q [9] $ (((\cpu|select_A|Q [9]) # (!\cpu|comb_895|Mux11~4_combout ))))) # (!\cpu|comb_895|Mux5~0_combout  & (((\cpu|comb_895|Mux11~4_combout ))))

	.dataa(\cpu|select_B|Q [9]),
	.datab(\cpu|select_A|Q [9]),
	.datac(\cpu|comb_895|Mux11~4_combout ),
	.datad(\cpu|comb_895|Mux5~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux11~5 .lut_mask = 16'h65F0;
defparam \cpu|comb_895|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[9].row|union[0].unit|add|S~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[9].row|union[0].unit|add|S~0_combout  = \cpu|comb_895|comb_22|union[9].row|union[0].unit|comb~0_combout  $ (\cpu|comb_895|comb_22|union[8].row|union[1].unit|add|S~combout )

	.dataa(gnd),
	.datab(\cpu|comb_895|comb_22|union[9].row|union[0].unit|comb~0_combout ),
	.datac(gnd),
	.datad(\cpu|comb_895|comb_22|union[8].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[9].row|union[0].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[9].row|union[0].unit|add|S~0 .lut_mask = 16'h33CC;
defparam \cpu|comb_895|comb_22|union[9].row|union[0].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
cycloneive_lcell_comb \cpu|comb_895|Mux11~8 (
// Equation(s):
// \cpu|comb_895|Mux11~8_combout  = (\cpu|comb_895|Mux5~4_combout  & (((\cpu|comb_895|Mux5~5_combout )))) # (!\cpu|comb_895|Mux5~4_combout  & ((\cpu|comb_895|Mux5~5_combout  & (\cpu|select_A|Q [8])) # (!\cpu|comb_895|Mux5~5_combout  & 
// ((\cpu|comb_895|comb_22|union[9].row|union[0].unit|add|S~0_combout )))))

	.dataa(\cpu|select_A|Q [8]),
	.datab(\cpu|comb_895|comb_22|union[9].row|union[0].unit|add|S~0_combout ),
	.datac(\cpu|comb_895|Mux5~4_combout ),
	.datad(\cpu|comb_895|Mux5~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux11~8 .lut_mask = 16'hFA0C;
defparam \cpu|comb_895|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N26
cycloneive_lcell_comb \cpu|comb_895|Mux11~6 (
// Equation(s):
// \cpu|comb_895|Mux11~6_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (\cpu|comb_895|Mux5~3_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|comb_895|Mux5~3_combout  & (\cpu|select_B|Q [10])) # 
// (!\cpu|comb_895|Mux5~3_combout  & ((\cpu|select_B|Q [8])))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|comb_895|Mux5~3_combout ),
	.datac(\cpu|select_B|Q [10]),
	.datad(\cpu|select_B|Q [8]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux11~6 .lut_mask = 16'hD9C8;
defparam \cpu|comb_895|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N18
cycloneive_lcell_comb \cpu|comb_895|Mux11~7 (
// Equation(s):
// \cpu|comb_895|Mux11~7_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|select_B|Q [9] & ((\cpu|comb_895|Mux11~6_combout ) # (\cpu|select_A|Q [9]))) # (!\cpu|select_B|Q [9] & (\cpu|comb_895|Mux11~6_combout  & \cpu|select_A|Q 
// [9])))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (((\cpu|comb_895|Mux11~6_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|select_B|Q [9]),
	.datac(\cpu|comb_895|Mux11~6_combout ),
	.datad(\cpu|select_A|Q [9]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux11~7 .lut_mask = 16'hF8D0;
defparam \cpu|comb_895|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
cycloneive_lcell_comb \cpu|comb_895|Mux11~9 (
// Equation(s):
// \cpu|comb_895|Mux11~9_combout  = (\cpu|comb_895|Mux11~8_combout  & (((\cpu|select_A|Q [10])) # (!\cpu|comb_895|Mux5~4_combout ))) # (!\cpu|comb_895|Mux11~8_combout  & (\cpu|comb_895|Mux5~4_combout  & (\cpu|comb_895|Mux11~7_combout )))

	.dataa(\cpu|comb_895|Mux11~8_combout ),
	.datab(\cpu|comb_895|Mux5~4_combout ),
	.datac(\cpu|comb_895|Mux11~7_combout ),
	.datad(\cpu|select_A|Q [10]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux11~9 .lut_mask = 16'hEA62;
defparam \cpu|comb_895|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cycloneive_lcell_comb \cpu|comb_895|Mux11~10 (
// Equation(s):
// \cpu|comb_895|Mux11~10_combout  = (\cpu|comb_895|Mux11~0_combout  & ((\cpu|comb_895|Mux11~1_combout ) # ((\cpu|comb_895|Mux11~9_combout )))) # (!\cpu|comb_895|Mux11~0_combout  & (!\cpu|comb_895|Mux11~1_combout  & ((\cpu|comb_895|Add5~18_combout ))))

	.dataa(\cpu|comb_895|Mux11~0_combout ),
	.datab(\cpu|comb_895|Mux11~1_combout ),
	.datac(\cpu|comb_895|Mux11~9_combout ),
	.datad(\cpu|comb_895|Add5~18_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux11~10 .lut_mask = 16'hB9A8;
defparam \cpu|comb_895|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N20
cycloneive_lcell_comb \cpu|comb_895|Mux11~11 (
// Equation(s):
// \cpu|comb_895|Mux11~11_combout  = (\cpu|comb_895|Mux11~10_combout  & ((\cpu|comb_895|Add0~54_combout ) # ((!\cpu|comb_895|Mux11~1_combout )))) # (!\cpu|comb_895|Mux11~10_combout  & (((\cpu|comb_895|Mux11~1_combout  & \cpu|select_B|Q [9]))))

	.dataa(\cpu|comb_895|Mux11~10_combout ),
	.datab(\cpu|comb_895|Add0~54_combout ),
	.datac(\cpu|comb_895|Mux11~1_combout ),
	.datad(\cpu|select_B|Q [9]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux11~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux11~11 .lut_mask = 16'hDA8A;
defparam \cpu|comb_895|Mux11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N14
cycloneive_lcell_comb \cpu|comb_895|Mux11~12 (
// Equation(s):
// \cpu|comb_895|Mux11~12_combout  = (!\cpu|comb_895|Mux11~2_combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & (\cpu|comb_895|Mux11~5_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & ((\cpu|comb_895|Mux11~11_combout 
// )))))

	.dataa(\cpu|comb_895|Mux11~5_combout ),
	.datab(\cpu|comb_895|Mux11~11_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]),
	.datad(\cpu|comb_895|Mux11~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux11~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux11~12 .lut_mask = 16'h00AC;
defparam \cpu|comb_895|Mux11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
cycloneive_lcell_comb \cpu|comb_895|Mux11~13 (
// Equation(s):
// \cpu|comb_895|Mux11~13_combout  = (\cpu|comb_895|Mux11~12_combout ) # ((\cpu|select_A|Q [9] & \cpu|comb_895|Mux11~2_combout ))

	.dataa(gnd),
	.datab(\cpu|comb_895|Mux11~12_combout ),
	.datac(\cpu|select_A|Q [9]),
	.datad(\cpu|comb_895|Mux11~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux11~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux11~13 .lut_mask = 16'hFCCC;
defparam \cpu|comb_895|Mux11~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N6
cycloneive_lcell_comb \cpu|comb_895|F[9] (
// Equation(s):
// \cpu|comb_895|F [9] = (GLOBAL(\cpu|comb_895|Mux18~1clkctrl_outclk ) & ((\cpu|comb_895|Mux11~13_combout ))) # (!GLOBAL(\cpu|comb_895|Mux18~1clkctrl_outclk ) & (\cpu|comb_895|F [9]))

	.dataa(\cpu|comb_895|Mux18~1clkctrl_outclk ),
	.datab(\cpu|comb_895|F [9]),
	.datac(\cpu|comb_895|Mux11~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_895|F [9]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|F[9] .lut_mask = 16'hE4E4;
defparam \cpu|comb_895|F[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N7
dffeas \cpu|IR|register8_3|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPIR~combout ),
	.d(\cpu|comb_895|F [9]),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_3|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|IR|register8_3|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N18
cycloneive_lcell_comb \cpu|CPR[3]~9 (
// Equation(s):
// \cpu|CPR[3]~9_combout  = (\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q  & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [37])

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [37]),
	.cin(gnd),
	.combout(\cpu|CPR[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[3]~9 .lut_mask = 16'h00AA;
defparam \cpu|CPR[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N16
cycloneive_lcell_comb \cpu|select_control_RB[5]~39 (
// Equation(s):
// \cpu|select_control_RB[5]~39_combout  = (\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q  & \cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q )

	.dataa(gnd),
	.datab(\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datac(gnd),
	.datad(\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RB[5]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RB[5]~39 .lut_mask = 16'hCC00;
defparam \cpu|select_control_RB[5]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N6
cycloneive_lcell_comb \cpu|CPR[3]~10 (
// Equation(s):
// \cpu|CPR[3]~10_combout  = (\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q  & (\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & \cpu|ROM1|altsyncram_component|auto_generated|q_a [37]))

	.dataa(gnd),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [37]),
	.cin(gnd),
	.combout(\cpu|CPR[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[3]~10 .lut_mask = 16'hC000;
defparam \cpu|CPR[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N4
cycloneive_lcell_comb \cpu|CPR[7]~31 (
// Equation(s):
// \cpu|CPR[7]~31_combout  = (\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & ((\cpu|CPR[3]~10_combout ) # ((\cpu|CPR[3]~9_combout  & \cpu|select_control_RB[5]~39_combout )))) # (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & (\cpu|CPR[3]~9_combout  & 
// (\cpu|select_control_RB[5]~39_combout )))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|CPR[3]~9_combout ),
	.datac(\cpu|select_control_RB[5]~39_combout ),
	.datad(\cpu|CPR[3]~10_combout ),
	.cin(gnd),
	.combout(\cpu|CPR[7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[7]~31 .lut_mask = 16'hEAC0;
defparam \cpu|CPR[7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N16
cycloneive_lcell_comb \cpu|CPR[7]~29 (
// Equation(s):
// \cpu|CPR[7]~29_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [33] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [34] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [35] & \cpu|ROM1|altsyncram_component|auto_generated|q_a 
// [37])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [33]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [34]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [35]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [37]),
	.cin(gnd),
	.combout(\cpu|CPR[7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[7]~29 .lut_mask = 16'h8000;
defparam \cpu|CPR[7]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N30
cycloneive_lcell_comb \cpu|CPR[7]~30 (
// Equation(s):
// \cpu|CPR[7]~30_combout  = (\cpu|CPR[7]~29_combout ) # ((\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q  & (\cpu|select_control_RA[6]~17_combout  & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [37])))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|select_control_RA[6]~17_combout ),
	.datac(\cpu|CPR[7]~29_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [37]),
	.cin(gnd),
	.combout(\cpu|CPR[7]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[7]~30 .lut_mask = 16'hF0F8;
defparam \cpu|CPR[7]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N20
cycloneive_lcell_comb \cpu|CPR[7] (
// Equation(s):
// \cpu|CPR [7] = LCELL((\cpu|CPR_PO~combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [36] & ((\cpu|CPR[7]~30_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [36] & (\cpu|CPR[7]~31_combout )))))

	.dataa(\cpu|CPR_PO~combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [36]),
	.datac(\cpu|CPR[7]~31_combout ),
	.datad(\cpu|CPR[7]~30_combout ),
	.cin(gnd),
	.combout(\cpu|CPR [7]),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[7] .lut_mask = 16'hA820;
defparam \cpu|CPR[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N3
dffeas \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_895|F [4]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N2
cycloneive_lcell_comb \cpu|select_RB|Q[4]~47 (
// Equation(s):
// \cpu|select_RB|Q[4]~47_combout  = (\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RB[7]~34_combout ) # ((\cpu|select_control_RB[6]~38_combout  & \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_34~q )))) # 
// (!\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_34~q  & (\cpu|select_control_RB[6]~38_combout  & (\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_34~q )))

	.dataa(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_control_RB[6]~38_combout ),
	.datac(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RB[7]~34_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[4]~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[4]~47 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[4]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N20
cycloneive_lcell_comb \cpu|select_RB|Q~46 (
// Equation(s):
// \cpu|select_RB|Q~46_combout  = (\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RB[5]~29_combout )

	.dataa(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|select_control_RB[5]~29_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~46 .lut_mask = 16'hAA00;
defparam \cpu|select_RB|Q~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N20
cycloneive_lcell_comb \cpu|select_RB|Q[4]~44 (
// Equation(s):
// \cpu|select_RB|Q[4]~44_combout  = (\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RB[1]~11_combout ) # ((\cpu|select_control_RB[2]~15_combout  & \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_34~q )))) # 
// (!\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_34~q  & (((\cpu|select_control_RB[2]~15_combout  & \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_34~q ))))

	.dataa(\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_control_RB[1]~11_combout ),
	.datac(\cpu|select_control_RB[2]~15_combout ),
	.datad(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[4]~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[4]~44 .lut_mask = 16'hF888;
defparam \cpu|select_RB|Q[4]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N18
cycloneive_lcell_comb \cpu|select_RB|Q[4]~45 (
// Equation(s):
// \cpu|select_RB|Q[4]~45_combout  = (\cpu|select_control_RB[4]~19_combout  & ((\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_34~q ) # ((\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RB[3]~24_combout )))) # 
// (!\cpu|select_control_RB[4]~19_combout  & (\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_34~q  & (\cpu|select_control_RB[3]~24_combout )))

	.dataa(\cpu|select_control_RB[4]~19_combout ),
	.datab(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|select_control_RB[3]~24_combout ),
	.datad(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[4]~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[4]~45 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[4]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N22
cycloneive_lcell_comb \cpu|select_RB|Q[4] (
// Equation(s):
// \cpu|select_RB|Q [4] = (\cpu|select_RB|Q[4]~47_combout ) # ((\cpu|select_RB|Q~46_combout ) # ((\cpu|select_RB|Q[4]~44_combout ) # (\cpu|select_RB|Q[4]~45_combout )))

	.dataa(\cpu|select_RB|Q[4]~47_combout ),
	.datab(\cpu|select_RB|Q~46_combout ),
	.datac(\cpu|select_RB|Q[4]~44_combout ),
	.datad(\cpu|select_RB|Q[4]~45_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [4]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[4] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N0
cycloneive_lcell_comb \cpu|select_B|Q[4]~38 (
// Equation(s):
// \cpu|select_B|Q[4]~38_combout  = (\cpu|select_B|three_two_translator|15~6_combout  & ((\cpu|select_B|Q[3]~37_combout ) # ((\cpu|RAM|altsyncram_component|auto_generated|q_a [4])))) # (!\cpu|select_B|three_two_translator|15~6_combout  & 
// (!\cpu|select_B|Q[3]~37_combout  & (\cpu|select_RA|Q [4])))

	.dataa(\cpu|select_B|three_two_translator|15~6_combout ),
	.datab(\cpu|select_B|Q[3]~37_combout ),
	.datac(\cpu|select_RA|Q [4]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[4]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[4]~38 .lut_mask = 16'hBA98;
defparam \cpu|select_B|Q[4]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N2
cycloneive_lcell_comb \cpu|select_B|Q[4]~39 (
// Equation(s):
// \cpu|select_B|Q[4]~39_combout  = (\cpu|select_B|Q[3]~37_combout  & ((\cpu|select_B|Q[4]~38_combout  & (\cpu|MAR|register8_2|SYNTHESIZED_WIRE_34~q )) # (!\cpu|select_B|Q[4]~38_combout  & ((\cpu|select_RB|Q [4]))))) # (!\cpu|select_B|Q[3]~37_combout  & 
// (((\cpu|select_B|Q[4]~38_combout ))))

	.dataa(\cpu|MAR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_B|Q[3]~37_combout ),
	.datac(\cpu|select_RB|Q [4]),
	.datad(\cpu|select_B|Q[4]~38_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[4]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[4]~39 .lut_mask = 16'hBBC0;
defparam \cpu|select_B|Q[4]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
cycloneive_lcell_comb \cpu|select_B|Q[4]~41 (
// Equation(s):
// \cpu|select_B|Q[4]~41_combout  = (!\cpu|select_B|Q[3]~40_combout  & ((\cpu|select_B|three_two_translator|15~8_combout  & (\cpu|PC|register8_2|SYNTHESIZED_WIRE_34~q )) # (!\cpu|select_B|three_two_translator|15~8_combout  & ((\cpu|select_B|Q[4]~39_combout 
// )))))

	.dataa(\cpu|select_B|three_two_translator|15~8_combout ),
	.datab(\cpu|select_B|Q[3]~40_combout ),
	.datac(\cpu|PC|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_B|Q[4]~39_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[4]~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[4]~41 .lut_mask = 16'h3120;
defparam \cpu|select_B|Q[4]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N18
cycloneive_lcell_comb \cpu|select_B|Q[4]~42 (
// Equation(s):
// \cpu|select_B|Q[4]~42_combout  = (\cpu|select_B|Q[4]~41_combout ) # ((\cpu|select_B|Q[3]~40_combout  & \cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ))

	.dataa(gnd),
	.datab(\cpu|select_B|Q[3]~40_combout ),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_B|Q[4]~41_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[4]~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[4]~42 .lut_mask = 16'hFFC0;
defparam \cpu|select_B|Q[4]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[4].row|union[0].unit|add|S~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[4].row|union[0].unit|add|S~0_combout  = \cpu|comb_895|comb_22|union[4].row|union[0].unit|comb~0_combout  $ (\cpu|comb_895|comb_22|union[3].row|union[1].unit|add|S~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|comb_895|comb_22|union[4].row|union[0].unit|comb~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[3].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[4].row|union[0].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[4].row|union[0].unit|add|S~0 .lut_mask = 16'h0FF0;
defparam \cpu|comb_895|comb_22|union[4].row|union[0].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N30
cycloneive_lcell_comb \cpu|comb_895|Mux4~3 (
// Equation(s):
// \cpu|comb_895|Mux4~3_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (((\cpu|comb_895|Mux5~3_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|comb_895|Mux5~3_combout  & ((\cpu|select_B|Q[5]~36_combout 
// ))) # (!\cpu|comb_895|Mux5~3_combout  & (\cpu|select_B|Q[3]~46_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|select_B|Q[3]~46_combout ),
	.datac(\cpu|select_B|Q[5]~36_combout ),
	.datad(\cpu|comb_895|Mux5~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux4~3 .lut_mask = 16'hFA44;
defparam \cpu|comb_895|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N8
cycloneive_lcell_comb \cpu|comb_895|Mux4~4 (
// Equation(s):
// \cpu|comb_895|Mux4~4_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|select_B|Q[4]~42_combout  & ((\cpu|comb_895|Mux4~3_combout ) # (\cpu|select_A|Q[4]~43_combout ))) # (!\cpu|select_B|Q[4]~42_combout  & 
// (\cpu|comb_895|Mux4~3_combout  & \cpu|select_A|Q[4]~43_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (((\cpu|comb_895|Mux4~3_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|select_B|Q[4]~42_combout ),
	.datac(\cpu|comb_895|Mux4~3_combout ),
	.datad(\cpu|select_A|Q[4]~43_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux4~4 .lut_mask = 16'hF8D0;
defparam \cpu|comb_895|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N22
cycloneive_lcell_comb \cpu|comb_895|Mux4~5 (
// Equation(s):
// \cpu|comb_895|Mux4~5_combout  = (\cpu|comb_895|Mux5~5_combout  & (((\cpu|comb_895|Mux5~4_combout )))) # (!\cpu|comb_895|Mux5~5_combout  & ((\cpu|comb_895|Mux5~4_combout  & ((\cpu|comb_895|Mux4~4_combout ))) # (!\cpu|comb_895|Mux5~4_combout  & 
// (\cpu|comb_895|comb_22|union[4].row|union[0].unit|add|S~0_combout ))))

	.dataa(\cpu|comb_895|Mux5~5_combout ),
	.datab(\cpu|comb_895|comb_22|union[4].row|union[0].unit|add|S~0_combout ),
	.datac(\cpu|comb_895|Mux4~4_combout ),
	.datad(\cpu|comb_895|Mux5~4_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux4~5 .lut_mask = 16'hFA44;
defparam \cpu|comb_895|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N4
cycloneive_lcell_comb \cpu|comb_895|Mux4~6 (
// Equation(s):
// \cpu|comb_895|Mux4~6_combout  = (\cpu|comb_895|Mux4~5_combout  & (((!\cpu|comb_895|Mux5~5_combout ) # (!\cpu|select_A|Q[5]~37_combout )))) # (!\cpu|comb_895|Mux4~5_combout  & (\cpu|select_A|Q[3]~47_combout  & ((\cpu|comb_895|Mux5~5_combout ))))

	.dataa(\cpu|select_A|Q[3]~47_combout ),
	.datab(\cpu|select_A|Q[5]~37_combout ),
	.datac(\cpu|comb_895|Mux4~5_combout ),
	.datad(\cpu|comb_895|Mux5~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux4~6 .lut_mask = 16'h3AF0;
defparam \cpu|comb_895|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N14
cycloneive_lcell_comb \cpu|comb_895|Mux4~7 (
// Equation(s):
// \cpu|comb_895|Mux4~7_combout  = (\cpu|comb_895|Mux5~6_combout  & (((\cpu|comb_895|Mux4~6_combout ) # (\cpu|comb_895|Mux5~7_combout )))) # (!\cpu|comb_895|Mux5~6_combout  & (\cpu|select_A|Q[4]~43_combout  & ((!\cpu|comb_895|Mux5~7_combout ))))

	.dataa(\cpu|select_A|Q[4]~43_combout ),
	.datab(\cpu|comb_895|Mux5~6_combout ),
	.datac(\cpu|comb_895|Mux4~6_combout ),
	.datad(\cpu|comb_895|Mux5~7_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux4~7 .lut_mask = 16'hCCE2;
defparam \cpu|comb_895|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N0
cycloneive_lcell_comb \cpu|comb_895|Mux4~8 (
// Equation(s):
// \cpu|comb_895|Mux4~8_combout  = (\cpu|comb_895|Mux4~7_combout  & (((\cpu|comb_895|Add0~29_combout ) # (!\cpu|comb_895|Mux5~7_combout )))) # (!\cpu|comb_895|Mux4~7_combout  & (\cpu|comb_895|Add5~8_combout  & ((\cpu|comb_895|Mux5~7_combout ))))

	.dataa(\cpu|comb_895|Add5~8_combout ),
	.datab(\cpu|comb_895|Add0~29_combout ),
	.datac(\cpu|comb_895|Mux4~7_combout ),
	.datad(\cpu|comb_895|Mux5~7_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux4~8 .lut_mask = 16'hCAF0;
defparam \cpu|comb_895|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N18
cycloneive_lcell_comb \cpu|comb_895|Mux4~0 (
// Equation(s):
// \cpu|comb_895|Mux4~0_combout  = (\cpu|select_A|Q[4]~42_combout ) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & \cpu|select_A|Q[4]~41_combout )))

	.dataa(\cpu|select_A|Q[4]~42_combout ),
	.datab(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|select_A|Q[4]~41_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux4~0 .lut_mask = 16'hFFEA;
defparam \cpu|comb_895|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N2
cycloneive_lcell_comb \cpu|comb_895|Mux4~1 (
// Equation(s):
// \cpu|comb_895|Mux4~1_combout  = (\cpu|comb_895|Mux5~1_combout  & ((\cpu|comb_895|Mux5~2_combout  & ((\cpu|select_B|Q[12]~12_combout ))) # (!\cpu|comb_895|Mux5~2_combout  & (!\cpu|comb_895|Mux4~0_combout )))) # (!\cpu|comb_895|Mux5~1_combout  & 
// (((!\cpu|comb_895|Mux5~2_combout ))))

	.dataa(\cpu|comb_895|Mux5~1_combout ),
	.datab(\cpu|comb_895|Mux4~0_combout ),
	.datac(\cpu|select_B|Q[12]~12_combout ),
	.datad(\cpu|comb_895|Mux5~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux4~1 .lut_mask = 16'hA077;
defparam \cpu|comb_895|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N28
cycloneive_lcell_comb \cpu|comb_895|Mux4~2 (
// Equation(s):
// \cpu|comb_895|Mux4~2_combout  = (\cpu|comb_895|Mux5~0_combout  & (\cpu|select_B|Q[4]~42_combout  $ (((\cpu|select_A|Q[4]~43_combout ) # (!\cpu|comb_895|Mux4~1_combout ))))) # (!\cpu|comb_895|Mux5~0_combout  & (((\cpu|comb_895|Mux4~1_combout ))))

	.dataa(\cpu|select_B|Q[4]~42_combout ),
	.datab(\cpu|comb_895|Mux4~1_combout ),
	.datac(\cpu|comb_895|Mux5~0_combout ),
	.datad(\cpu|select_A|Q[4]~43_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux4~2 .lut_mask = 16'h5C9C;
defparam \cpu|comb_895|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N26
cycloneive_lcell_comb \cpu|comb_895|Mux4~9 (
// Equation(s):
// \cpu|comb_895|Mux4~9_combout  = (!\cpu|comb_895|Mux5~9_combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & ((\cpu|comb_895|Mux4~2_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & (\cpu|comb_895|Mux4~8_combout ))))

	.dataa(\cpu|comb_895|Mux5~9_combout ),
	.datab(\cpu|comb_895|Mux4~8_combout ),
	.datac(\cpu|comb_895|Mux4~2_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux4~9 .lut_mask = 16'h5044;
defparam \cpu|comb_895|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N6
cycloneive_lcell_comb \cpu|comb_895|Mux4~10 (
// Equation(s):
// \cpu|comb_895|Mux4~10_combout  = (\cpu|comb_895|Mux4~9_combout ) # ((\cpu|select_B|Q[4]~42_combout  & \cpu|comb_895|Mux5~9_combout ))

	.dataa(\cpu|select_B|Q[4]~42_combout ),
	.datab(\cpu|comb_895|Mux4~9_combout ),
	.datac(gnd),
	.datad(\cpu|comb_895|Mux5~9_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux4~10 .lut_mask = 16'hEECC;
defparam \cpu|comb_895|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N24
cycloneive_lcell_comb \cpu|comb_895|F[4] (
// Equation(s):
// \cpu|comb_895|F [4] = (GLOBAL(\cpu|comb_895|Mux18~1clkctrl_outclk ) & (\cpu|comb_895|Mux4~10_combout )) # (!GLOBAL(\cpu|comb_895|Mux18~1clkctrl_outclk ) & ((\cpu|comb_895|F [4])))

	.dataa(\cpu|comb_895|Mux4~10_combout ),
	.datab(gnd),
	.datac(\cpu|comb_895|F [4]),
	.datad(\cpu|comb_895|Mux18~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\cpu|comb_895|F [4]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|F[4] .lut_mask = 16'hAAF0;
defparam \cpu|comb_895|F[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N27
dffeas \cpu|MAR|register8_2|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [4]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [29]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_2|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_2|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N16
cycloneive_lcell_comb \cpu|select_A|Q[8]~21 (
// Equation(s):
// \cpu|select_A|Q[8]~21_combout  = (\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_A|three_two_translator|15~5_combout ) # ((\cpu|RAM|altsyncram_component|auto_generated|q_a [8] & \cpu|select_A|three_two_translator|15~4_combout )))) # 
// (!\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q  & (((\cpu|RAM|altsyncram_component|auto_generated|q_a [8] & \cpu|select_A|three_two_translator|15~4_combout ))))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_A|three_two_translator|15~5_combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|q_a [8]),
	.datad(\cpu|select_A|three_two_translator|15~4_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[8]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[8]~21 .lut_mask = 16'hF888;
defparam \cpu|select_A|Q[8]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N5
dffeas \cpu|PC|register8_3|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [8]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [31]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_3|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_3|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|PC|register8_3|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N4
cycloneive_lcell_comb \cpu|select_A|Q[8]~22 (
// Equation(s):
// \cpu|select_A|Q[8]~22_combout  = (\cpu|MAR|register8_3|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_A|three_two_translator|15~0_combout ) # ((\cpu|PC|register8_3|SYNTHESIZED_WIRE_34~q  & \cpu|select_A|three_two_translator|15~1_combout )))) # 
// (!\cpu|MAR|register8_3|SYNTHESIZED_WIRE_34~q  & (((\cpu|PC|register8_3|SYNTHESIZED_WIRE_34~q  & \cpu|select_A|three_two_translator|15~1_combout ))))

	.dataa(\cpu|MAR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_A|three_two_translator|15~0_combout ),
	.datac(\cpu|PC|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_A|three_two_translator|15~1_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[8]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[8]~22 .lut_mask = 16'hF888;
defparam \cpu|select_A|Q[8]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N14
cycloneive_lcell_comb \cpu|select_RA|Q[8]~29 (
// Equation(s):
// \cpu|select_RA|Q[8]~29_combout  = (\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RA[3]~12_combout ) # ((\cpu|select_control_RA[4]~7_combout  & \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_34~q )))) # 
// (!\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_34~q  & (\cpu|select_control_RA[4]~7_combout  & (\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_34~q )))

	.dataa(\cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_control_RA[4]~7_combout ),
	.datac(\cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RA[3]~12_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[8]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[8]~29 .lut_mask = 16'hEAC0;
defparam \cpu|select_RA|Q[8]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N2
cycloneive_lcell_comb \cpu|select_RA|Q~28 (
// Equation(s):
// \cpu|select_RA|Q~28_combout  = (\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RA[1]~1_combout ) # ((\cpu|select_control_RA[1]~3_combout  & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\cpu|select_control_RA[1]~3_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.datac(\cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RA[1]~1_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q~28 .lut_mask = 16'hF020;
defparam \cpu|select_RA|Q~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
cycloneive_lcell_comb \cpu|select_RA|Q[8]~30 (
// Equation(s):
// \cpu|select_RA|Q[8]~30_combout  = (\cpu|select_RA|Q[8]~29_combout ) # ((\cpu|select_RA|Q~28_combout ) # ((\cpu|select_control_RA[2]~16_combout  & \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_34~q )))

	.dataa(\cpu|select_control_RA[2]~16_combout ),
	.datab(\cpu|select_RA|Q[8]~29_combout ),
	.datac(\cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_RA|Q~28_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[8]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[8]~30 .lut_mask = 16'hFFEC;
defparam \cpu|select_RA|Q[8]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
cycloneive_lcell_comb \cpu|select_RA|Q[8]~31 (
// Equation(s):
// \cpu|select_RA|Q[8]~31_combout  = (\cpu|select_control_RA[6]~27_combout  & ((\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_34~q ) # ((\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RA[7]~23_combout )))) # 
// (!\cpu|select_control_RA[6]~27_combout  & (((\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RA[7]~23_combout ))))

	.dataa(\cpu|select_control_RA[6]~27_combout ),
	.datab(\cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RA[7]~23_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[8]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[8]~31 .lut_mask = 16'hF888;
defparam \cpu|select_RA|Q[8]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N22
cycloneive_lcell_comb \cpu|select_RA|Q[8] (
// Equation(s):
// \cpu|select_RA|Q [8] = (\cpu|select_RA|Q[8]~30_combout ) # ((\cpu|select_RA|Q[8]~31_combout ) # ((\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RA[5]~32_combout )))

	.dataa(\cpu|select_RA|Q[8]~30_combout ),
	.datab(\cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|select_RA|Q[8]~31_combout ),
	.datad(\cpu|select_control_RA[5]~32_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q [8]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[8] .lut_mask = 16'hFEFA;
defparam \cpu|select_RA|Q[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N8
cycloneive_lcell_comb \cpu|select_A|Q[8]~23 (
// Equation(s):
// \cpu|select_A|Q[8]~23_combout  = (\cpu|select_A|Q[8]~21_combout ) # ((\cpu|select_A|Q[8]~22_combout ) # ((\cpu|select_A|three_two_translator|15~2_combout  & \cpu|select_RA|Q [8])))

	.dataa(\cpu|select_A|Q[8]~21_combout ),
	.datab(\cpu|select_A|Q[8]~22_combout ),
	.datac(\cpu|select_A|three_two_translator|15~2_combout ),
	.datad(\cpu|select_RA|Q [8]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[8]~23 .lut_mask = 16'hFEEE;
defparam \cpu|select_A|Q[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N26
cycloneive_lcell_comb \cpu|select_A|Q[8] (
// Equation(s):
// \cpu|select_A|Q [8] = (\cpu|select_A|Q[8]~23_combout ) # ((\cpu|select_A|three_two_translator|15~3_combout  & \cpu|select_RB|Q [8]))

	.dataa(gnd),
	.datab(\cpu|select_A|Q[8]~23_combout ),
	.datac(\cpu|select_A|three_two_translator|15~3_combout ),
	.datad(\cpu|select_RB|Q [8]),
	.cin(gnd),
	.combout(\cpu|select_A|Q [8]),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[8] .lut_mask = 16'hFCCC;
defparam \cpu|select_A|Q[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
cycloneive_lcell_comb \cpu|comb_895|Mux0~7 (
// Equation(s):
// \cpu|comb_895|Mux0~7_combout  = (\cpu|comb_895|Mux11~0_combout  & (((\cpu|comb_895|Mux11~1_combout )))) # (!\cpu|comb_895|Mux11~0_combout  & ((\cpu|comb_895|Mux11~1_combout  & ((\cpu|select_B|Q [8]))) # (!\cpu|comb_895|Mux11~1_combout  & 
// (\cpu|comb_895|Add5~16_combout ))))

	.dataa(\cpu|comb_895|Mux11~0_combout ),
	.datab(\cpu|comb_895|Add5~16_combout ),
	.datac(\cpu|select_B|Q [8]),
	.datad(\cpu|comb_895|Mux11~1_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux0~7 .lut_mask = 16'hFA44;
defparam \cpu|comb_895|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[8].row|union[0].unit|add|S~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[8].row|union[0].unit|add|S~0_combout  = \cpu|comb_895|comb_22|union[8].row|union[0].unit|comb~0_combout  $ (\cpu|comb_895|comb_22|union[7].row|union[1].unit|add|S~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|comb_895|comb_22|union[8].row|union[0].unit|comb~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[7].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[8].row|union[0].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[8].row|union[0].unit|add|S~0 .lut_mask = 16'h0FF0;
defparam \cpu|comb_895|comb_22|union[8].row|union[0].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
cycloneive_lcell_comb \cpu|comb_895|Mux0~3 (
// Equation(s):
// \cpu|comb_895|Mux0~3_combout  = (\cpu|comb_895|Mux5~3_combout  & ((\cpu|select_B|Q [9]) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|comb_895|Mux5~3_combout  & (((\cpu|select_B|Q[7]~28_combout  & 
// !\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|select_B|Q [9]),
	.datab(\cpu|select_B|Q[7]~28_combout ),
	.datac(\cpu|comb_895|Mux5~3_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux0~3 .lut_mask = 16'hF0AC;
defparam \cpu|comb_895|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cycloneive_lcell_comb \cpu|comb_895|Mux0~4 (
// Equation(s):
// \cpu|comb_895|Mux0~4_combout  = (\cpu|select_B|Q [8] & ((\cpu|comb_895|Mux0~3_combout ) # ((\cpu|select_A|Q [8] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|select_B|Q [8] & (\cpu|comb_895|Mux0~3_combout  & ((\cpu|select_A|Q [8]) 
// # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|select_B|Q [8]),
	.datab(\cpu|select_A|Q [8]),
	.datac(\cpu|comb_895|Mux0~3_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux0~4 .lut_mask = 16'hE8F0;
defparam \cpu|comb_895|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
cycloneive_lcell_comb \cpu|comb_895|Mux0~5 (
// Equation(s):
// \cpu|comb_895|Mux0~5_combout  = (\cpu|comb_895|Mux5~5_combout  & (((\cpu|comb_895|Mux5~4_combout )))) # (!\cpu|comb_895|Mux5~5_combout  & ((\cpu|comb_895|Mux5~4_combout  & ((\cpu|comb_895|Mux0~4_combout ))) # (!\cpu|comb_895|Mux5~4_combout  & 
// (\cpu|comb_895|comb_22|union[8].row|union[0].unit|add|S~0_combout ))))

	.dataa(\cpu|comb_895|comb_22|union[8].row|union[0].unit|add|S~0_combout ),
	.datab(\cpu|comb_895|Mux5~5_combout ),
	.datac(\cpu|comb_895|Mux5~4_combout ),
	.datad(\cpu|comb_895|Mux0~4_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux0~5 .lut_mask = 16'hF2C2;
defparam \cpu|comb_895|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N4
cycloneive_lcell_comb \cpu|comb_895|Mux0~6 (
// Equation(s):
// \cpu|comb_895|Mux0~6_combout  = (\cpu|comb_895|Mux0~5_combout  & (((\cpu|select_A|Q [9]) # (!\cpu|comb_895|Mux5~5_combout )))) # (!\cpu|comb_895|Mux0~5_combout  & (\cpu|select_A|Q[7]~27_combout  & ((\cpu|comb_895|Mux5~5_combout ))))

	.dataa(\cpu|comb_895|Mux0~5_combout ),
	.datab(\cpu|select_A|Q[7]~27_combout ),
	.datac(\cpu|select_A|Q [9]),
	.datad(\cpu|comb_895|Mux5~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux0~6 .lut_mask = 16'hE4AA;
defparam \cpu|comb_895|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
cycloneive_lcell_comb \cpu|comb_895|Mux0~8 (
// Equation(s):
// \cpu|comb_895|Mux0~8_combout  = (\cpu|comb_895|Mux11~0_combout  & ((\cpu|comb_895|Mux0~7_combout  & (\cpu|comb_895|Add0~49_combout )) # (!\cpu|comb_895|Mux0~7_combout  & ((\cpu|comb_895|Mux0~6_combout ))))) # (!\cpu|comb_895|Mux11~0_combout  & 
// (\cpu|comb_895|Mux0~7_combout ))

	.dataa(\cpu|comb_895|Mux11~0_combout ),
	.datab(\cpu|comb_895|Mux0~7_combout ),
	.datac(\cpu|comb_895|Add0~49_combout ),
	.datad(\cpu|comb_895|Mux0~6_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux0~8 .lut_mask = 16'hE6C4;
defparam \cpu|comb_895|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N26
cycloneive_lcell_comb \cpu|comb_895|Mux0~0 (
// Equation(s):
// \cpu|comb_895|Mux0~0_combout  = (\cpu|select_A|Q[8]~23_combout ) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|select_RB|Q [8] & \cpu|select_A|three_two_translator|15~3_combout )))

	.dataa(\cpu|select_A|Q[8]~23_combout ),
	.datab(\cpu|select_RB|Q [8]),
	.datac(\cpu|select_A|three_two_translator|15~3_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux0~0 .lut_mask = 16'hFFEA;
defparam \cpu|comb_895|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N30
cycloneive_lcell_comb \cpu|comb_895|Mux0~1 (
// Equation(s):
// \cpu|comb_895|Mux0~1_combout  = (\cpu|comb_895|Mux5~1_combout  & ((\cpu|comb_895|Mux5~2_combout  & ((\cpu|select_A|Q[0]~59_combout ))) # (!\cpu|comb_895|Mux5~2_combout  & (!\cpu|comb_895|Mux0~0_combout )))) # (!\cpu|comb_895|Mux5~1_combout  & 
// (((!\cpu|comb_895|Mux5~2_combout ))))

	.dataa(\cpu|comb_895|Mux0~0_combout ),
	.datab(\cpu|select_A|Q[0]~59_combout ),
	.datac(\cpu|comb_895|Mux5~1_combout ),
	.datad(\cpu|comb_895|Mux5~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux0~1 .lut_mask = 16'hC05F;
defparam \cpu|comb_895|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N12
cycloneive_lcell_comb \cpu|comb_895|Mux0~2 (
// Equation(s):
// \cpu|comb_895|Mux0~2_combout  = (\cpu|comb_895|Mux5~0_combout  & (\cpu|select_B|Q [8] $ (((\cpu|select_A|Q [8]) # (!\cpu|comb_895|Mux0~1_combout ))))) # (!\cpu|comb_895|Mux5~0_combout  & (((\cpu|comb_895|Mux0~1_combout ))))

	.dataa(\cpu|select_B|Q [8]),
	.datab(\cpu|comb_895|Mux0~1_combout ),
	.datac(\cpu|select_A|Q [8]),
	.datad(\cpu|comb_895|Mux5~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux0~2 .lut_mask = 16'h59CC;
defparam \cpu|comb_895|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
cycloneive_lcell_comb \cpu|comb_895|Mux0~9 (
// Equation(s):
// \cpu|comb_895|Mux0~9_combout  = (!\cpu|comb_895|Mux11~2_combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & ((\cpu|comb_895|Mux0~2_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & (\cpu|comb_895|Mux0~8_combout 
// ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]),
	.datab(\cpu|comb_895|Mux11~2_combout ),
	.datac(\cpu|comb_895|Mux0~8_combout ),
	.datad(\cpu|comb_895|Mux0~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux0~9 .lut_mask = 16'h3210;
defparam \cpu|comb_895|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N30
cycloneive_lcell_comb \cpu|comb_895|Mux0~10 (
// Equation(s):
// \cpu|comb_895|Mux0~10_combout  = (\cpu|comb_895|Mux0~9_combout ) # ((\cpu|select_A|Q [8] & \cpu|comb_895|Mux11~2_combout ))

	.dataa(\cpu|select_A|Q [8]),
	.datab(\cpu|comb_895|Mux11~2_combout ),
	.datac(\cpu|comb_895|Mux0~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux0~10 .lut_mask = 16'hF8F8;
defparam \cpu|comb_895|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N22
cycloneive_lcell_comb \cpu|comb_895|F[8] (
// Equation(s):
// \cpu|comb_895|F [8] = (GLOBAL(\cpu|comb_895|Mux18~1clkctrl_outclk ) & ((\cpu|comb_895|Mux0~10_combout ))) # (!GLOBAL(\cpu|comb_895|Mux18~1clkctrl_outclk ) & (\cpu|comb_895|F [8]))

	.dataa(\cpu|comb_895|F [8]),
	.datab(gnd),
	.datac(\cpu|comb_895|Mux18~1clkctrl_outclk ),
	.datad(\cpu|comb_895|Mux0~10_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|F [8]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|F[8] .lut_mask = 16'hFA0A;
defparam \cpu|comb_895|F[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N21
dffeas \cpu|IR|register8_3|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPIR~combout ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [8]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_3|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|IR|register8_3|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N20
cycloneive_lcell_comb \cpu|select_B|Q[8]~22 (
// Equation(s):
// \cpu|select_B|Q[8]~22_combout  = (\cpu|select_B|three_two_translator|15~5_combout  & ((\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ) # ((\cpu|select_B|three_two_translator|15~4_combout  & \cpu|RAM|altsyncram_component|auto_generated|q_a [8])))) # 
// (!\cpu|select_B|three_two_translator|15~5_combout  & (\cpu|select_B|three_two_translator|15~4_combout  & ((\cpu|RAM|altsyncram_component|auto_generated|q_a [8]))))

	.dataa(\cpu|select_B|three_two_translator|15~5_combout ),
	.datab(\cpu|select_B|three_two_translator|15~4_combout ),
	.datac(\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[8]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[8]~22 .lut_mask = 16'hECA0;
defparam \cpu|select_B|Q[8]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N30
cycloneive_lcell_comb \cpu|select_B|Q[8]~23 (
// Equation(s):
// \cpu|select_B|Q[8]~23_combout  = (\cpu|select_B|three_two_translator|15~0_combout  & ((\cpu|MAR|register8_3|SYNTHESIZED_WIRE_34~q ) # ((\cpu|PC|register8_3|SYNTHESIZED_WIRE_34~q  & \cpu|select_B|three_two_translator|15~1_combout )))) # 
// (!\cpu|select_B|three_two_translator|15~0_combout  & (\cpu|PC|register8_3|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_B|three_two_translator|15~1_combout ))))

	.dataa(\cpu|select_B|three_two_translator|15~0_combout ),
	.datab(\cpu|PC|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|MAR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_B|three_two_translator|15~1_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[8]~23 .lut_mask = 16'hECA0;
defparam \cpu|select_B|Q[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N30
cycloneive_lcell_comb \cpu|select_B|Q[8]~24 (
// Equation(s):
// \cpu|select_B|Q[8]~24_combout  = (\cpu|select_B|Q[8]~22_combout ) # ((\cpu|select_B|Q[8]~23_combout ) # ((\cpu|select_B|three_two_translator|15~3_combout  & \cpu|select_RA|Q [8])))

	.dataa(\cpu|select_B|three_two_translator|15~3_combout ),
	.datab(\cpu|select_B|Q[8]~22_combout ),
	.datac(\cpu|select_B|Q[8]~23_combout ),
	.datad(\cpu|select_RA|Q [8]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[8]~24 .lut_mask = 16'hFEFC;
defparam \cpu|select_B|Q[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cycloneive_lcell_comb \cpu|select_B|Q[8] (
// Equation(s):
// \cpu|select_B|Q [8] = (\cpu|select_B|Q[8]~24_combout ) # ((\cpu|select_B|three_two_translator|15~2_combout  & \cpu|select_RB|Q [8]))

	.dataa(\cpu|select_B|three_two_translator|15~2_combout ),
	.datab(gnd),
	.datac(\cpu|select_B|Q[8]~24_combout ),
	.datad(\cpu|select_RB|Q [8]),
	.cin(gnd),
	.combout(\cpu|select_B|Q [8]),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[8] .lut_mask = 16'hFAF0;
defparam \cpu|select_B|Q[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N6
cycloneive_lcell_comb \cpu|comb_895|Mux1~3 (
// Equation(s):
// \cpu|comb_895|Mux1~3_combout  = (\cpu|comb_895|Mux5~3_combout  & ((\cpu|select_B|Q [8]) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|comb_895|Mux5~3_combout  & (((\cpu|select_B|Q[6]~32_combout  & 
// !\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|select_B|Q [8]),
	.datab(\cpu|comb_895|Mux5~3_combout ),
	.datac(\cpu|select_B|Q[6]~32_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux1~3 .lut_mask = 16'hCCB8;
defparam \cpu|comb_895|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
cycloneive_lcell_comb \cpu|comb_895|Mux1~4 (
// Equation(s):
// \cpu|comb_895|Mux1~4_combout  = (\cpu|comb_895|Mux1~3_combout  & ((\cpu|select_A|Q[7]~27_combout ) # ((\cpu|select_B|Q[7]~28_combout ) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|comb_895|Mux1~3_combout  & 
// (\cpu|select_A|Q[7]~27_combout  & (\cpu|select_B|Q[7]~28_combout  & \cpu|ROM1|altsyncram_component|auto_generated|q_a [23])))

	.dataa(\cpu|comb_895|Mux1~3_combout ),
	.datab(\cpu|select_A|Q[7]~27_combout ),
	.datac(\cpu|select_B|Q[7]~28_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux1~4 .lut_mask = 16'hE8AA;
defparam \cpu|comb_895|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N2
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[7].row|union[0].unit|add|S~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[7].row|union[0].unit|add|S~0_combout  = \cpu|comb_895|comb_22|union[6].row|union[1].unit|add|S~combout  $ (\cpu|comb_895|comb_22|union[7].row|union[0].unit|comb~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|comb_895|comb_22|union[6].row|union[1].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[7].row|union[0].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[7].row|union[0].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[7].row|union[0].unit|add|S~0 .lut_mask = 16'h0FF0;
defparam \cpu|comb_895|comb_22|union[7].row|union[0].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
cycloneive_lcell_comb \cpu|comb_895|Mux1~5 (
// Equation(s):
// \cpu|comb_895|Mux1~5_combout  = (\cpu|comb_895|Mux5~5_combout  & (((\cpu|comb_895|Mux5~4_combout )) # (!\cpu|select_A|Q[6]~32_combout ))) # (!\cpu|comb_895|Mux5~5_combout  & (((!\cpu|comb_895|Mux5~4_combout  & 
// \cpu|comb_895|comb_22|union[7].row|union[0].unit|add|S~0_combout ))))

	.dataa(\cpu|select_A|Q[6]~32_combout ),
	.datab(\cpu|comb_895|Mux5~5_combout ),
	.datac(\cpu|comb_895|Mux5~4_combout ),
	.datad(\cpu|comb_895|comb_22|union[7].row|union[0].unit|add|S~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux1~5 .lut_mask = 16'hC7C4;
defparam \cpu|comb_895|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
cycloneive_lcell_comb \cpu|comb_895|Mux1~6 (
// Equation(s):
// \cpu|comb_895|Mux1~6_combout  = (\cpu|comb_895|Mux5~4_combout  & ((\cpu|comb_895|Mux1~5_combout  & ((\cpu|select_A|Q [8]))) # (!\cpu|comb_895|Mux1~5_combout  & (\cpu|comb_895|Mux1~4_combout )))) # (!\cpu|comb_895|Mux5~4_combout  & 
// (((\cpu|comb_895|Mux1~5_combout ))))

	.dataa(\cpu|comb_895|Mux5~4_combout ),
	.datab(\cpu|comb_895|Mux1~4_combout ),
	.datac(\cpu|select_A|Q [8]),
	.datad(\cpu|comb_895|Mux1~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux1~6 .lut_mask = 16'hF588;
defparam \cpu|comb_895|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N4
cycloneive_lcell_comb \cpu|comb_895|Mux1~7 (
// Equation(s):
// \cpu|comb_895|Mux1~7_combout  = (\cpu|comb_895|Mux5~6_combout  & (((\cpu|comb_895|Mux5~7_combout )))) # (!\cpu|comb_895|Mux5~6_combout  & ((\cpu|comb_895|Mux5~7_combout  & ((\cpu|comb_895|Add5~14_combout ))) # (!\cpu|comb_895|Mux5~7_combout  & 
// (\cpu|select_A|Q[7]~27_combout ))))

	.dataa(\cpu|comb_895|Mux5~6_combout ),
	.datab(\cpu|select_A|Q[7]~27_combout ),
	.datac(\cpu|comb_895|Mux5~7_combout ),
	.datad(\cpu|comb_895|Add5~14_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux1~7 .lut_mask = 16'hF4A4;
defparam \cpu|comb_895|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
cycloneive_lcell_comb \cpu|comb_895|Mux1~8 (
// Equation(s):
// \cpu|comb_895|Mux1~8_combout  = (\cpu|comb_895|Mux5~6_combout  & ((\cpu|comb_895|Mux1~7_combout  & ((\cpu|comb_895|Add0~44_combout ))) # (!\cpu|comb_895|Mux1~7_combout  & (\cpu|comb_895|Mux1~6_combout )))) # (!\cpu|comb_895|Mux5~6_combout  & 
// (((\cpu|comb_895|Mux1~7_combout ))))

	.dataa(\cpu|comb_895|Mux1~6_combout ),
	.datab(\cpu|comb_895|Add0~44_combout ),
	.datac(\cpu|comb_895|Mux5~6_combout ),
	.datad(\cpu|comb_895|Mux1~7_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux1~8 .lut_mask = 16'hCFA0;
defparam \cpu|comb_895|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N10
cycloneive_lcell_comb \cpu|comb_895|Mux1~0 (
// Equation(s):
// \cpu|comb_895|Mux1~0_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]) # (\cpu|select_A|Q[7]~27_combout )

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datac(gnd),
	.datad(\cpu|select_A|Q[7]~27_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux1~0 .lut_mask = 16'hFFCC;
defparam \cpu|comb_895|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N5
dffeas \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR [5]),
	.d(gnd),
	.asdata(\cpu|comb_895|F [15]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N7
dffeas \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [15]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N6
cycloneive_lcell_comb \cpu|select_RA|Q~0 (
// Equation(s):
// \cpu|select_RA|Q~0_combout  = (\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RA[1]~1_combout ) # ((\cpu|select_control_RA[1]~3_combout  & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\cpu|select_control_RA[1]~3_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.datac(\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RA[1]~1_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q~0 .lut_mask = 16'hF020;
defparam \cpu|select_RA|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N16
cycloneive_lcell_comb \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_30~feeder (
// Equation(s):
// \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_30~feeder_combout  = \cpu|comb_895|F [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|comb_895|F [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_30~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_30~feeder .lut_mask = 16'hF0F0;
defparam \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_30~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N17
dffeas \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_30~feeder_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N3
dffeas \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [15]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N2
cycloneive_lcell_comb \cpu|select_RA|Q[15]~1 (
// Equation(s):
// \cpu|select_RA|Q[15]~1_combout  = (\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RA[3]~12_combout ) # ((\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RA[4]~7_combout )))) # 
// (!\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_30~q  & (((\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RA[4]~7_combout ))))

	.dataa(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|select_control_RA[3]~12_combout ),
	.datac(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RA[4]~7_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[15]~1 .lut_mask = 16'hF888;
defparam \cpu|select_RA|Q[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N13
dffeas \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [15]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N14
cycloneive_lcell_comb \cpu|select_RA|Q[15]~2 (
// Equation(s):
// \cpu|select_RA|Q[15]~2_combout  = (\cpu|select_RA|Q~0_combout ) # ((\cpu|select_RA|Q[15]~1_combout ) # ((\cpu|select_control_RA[2]~16_combout  & \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|select_RA|Q~0_combout ),
	.datab(\cpu|select_RA|Q[15]~1_combout ),
	.datac(\cpu|select_control_RA[2]~16_combout ),
	.datad(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[15]~2 .lut_mask = 16'hFEEE;
defparam \cpu|select_RA|Q[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N26
cycloneive_lcell_comb \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30~feeder (
// Equation(s):
// \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30~feeder_combout  = \cpu|comb_895|F [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|comb_895|F [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30~feeder .lut_mask = 16'hF0F0;
defparam \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N27
dffeas \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR [6]),
	.d(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30~feeder_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N9
dffeas \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_895|F [15]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N6
cycloneive_lcell_comb \cpu|select_RA|Q[15]~3 (
// Equation(s):
// \cpu|select_RA|Q[15]~3_combout  = (\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RA[6]~27_combout ) # ((\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RA[7]~23_combout )))) # 
// (!\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30~q  & (\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_30~q  & (\cpu|select_control_RA[7]~23_combout )))

	.dataa(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|select_control_RA[7]~23_combout ),
	.datad(\cpu|select_control_RA[6]~27_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[15]~3 .lut_mask = 16'hEAC0;
defparam \cpu|select_RA|Q[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N4
cycloneive_lcell_comb \cpu|select_RA|Q[15] (
// Equation(s):
// \cpu|select_RA|Q [15] = (\cpu|select_RA|Q[15]~2_combout ) # ((\cpu|select_RA|Q[15]~3_combout ) # ((\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RA[5]~32_combout )))

	.dataa(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|select_RA|Q[15]~2_combout ),
	.datac(\cpu|select_control_RA[5]~32_combout ),
	.datad(\cpu|select_RA|Q[15]~3_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q [15]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[15] .lut_mask = 16'hFFEC;
defparam \cpu|select_RA|Q[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N13
dffeas \cpu|PC|register8_4|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [15]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [31]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_4|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_4|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|PC|register8_4|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N27
dffeas \cpu|MAR|register8_4|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [15]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [29]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_4|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_4|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N26
cycloneive_lcell_comb \cpu|select_B|Q[15]~0 (
// Equation(s):
// \cpu|select_B|Q[15]~0_combout  = (\cpu|PC|register8_4|SYNTHESIZED_WIRE_30~q  & (!\cpu|select_B|three_two_translator|15~1_combout  & ((!\cpu|select_B|three_two_translator|15~0_combout ) # (!\cpu|MAR|register8_4|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|PC|register8_4|SYNTHESIZED_WIRE_30~q  & (((!\cpu|select_B|three_two_translator|15~0_combout ) # (!\cpu|MAR|register8_4|SYNTHESIZED_WIRE_30~q ))))

	.dataa(\cpu|PC|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|select_B|three_two_translator|15~1_combout ),
	.datac(\cpu|MAR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_B|three_two_translator|15~0_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[15]~0 .lut_mask = 16'h0777;
defparam \cpu|select_B|Q[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N20
cycloneive_lcell_comb \cpu|select_B|Q~1 (
// Equation(s):
// \cpu|select_B|Q~1_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [21] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [20] & (\cpu|RAM|altsyncram_component|auto_generated|q_a [15] & !\cpu|ROM1|altsyncram_component|auto_generated|q_a 
// [19])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|q_a [15]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|select_B|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q~1 .lut_mask = 16'h0040;
defparam \cpu|select_B|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N16
cycloneive_lcell_comb \cpu|select_RB|Q[15]~1 (
// Equation(s):
// \cpu|select_RB|Q[15]~1_combout  = (\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RB[4]~19_combout ) # ((\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RB[3]~24_combout )))) # 
// (!\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_30~q  & (((\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RB[3]~24_combout ))))

	.dataa(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|select_control_RB[4]~19_combout ),
	.datac(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RB[3]~24_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[15]~1 .lut_mask = 16'hF888;
defparam \cpu|select_RB|Q[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N12
cycloneive_lcell_comb \cpu|select_RB|Q[15]~0 (
// Equation(s):
// \cpu|select_RB|Q[15]~0_combout  = (\cpu|select_control_RB[2]~15_combout  & ((\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_30~q ) # ((\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RB[1]~11_combout )))) # 
// (!\cpu|select_control_RB[2]~15_combout  & (\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RB[1]~11_combout ))))

	.dataa(\cpu|select_control_RB[2]~15_combout ),
	.datab(\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RB[1]~11_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[15]~0 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N8
cycloneive_lcell_comb \cpu|select_RB|Q[15]~3 (
// Equation(s):
// \cpu|select_RB|Q[15]~3_combout  = (\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RB[6]~38_combout ) # ((\cpu|select_control_RB[7]~34_combout  & \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30~q  & (\cpu|select_control_RB[7]~34_combout  & (\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|select_control_RB[7]~34_combout ),
	.datac(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RB[6]~38_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[15]~3 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N16
cycloneive_lcell_comb \cpu|select_RB|Q~2 (
// Equation(s):
// \cpu|select_RB|Q~2_combout  = (\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RB[5]~29_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_control_RB[5]~29_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~2 .lut_mask = 16'hF000;
defparam \cpu|select_RB|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N30
cycloneive_lcell_comb \cpu|select_RB|Q[15] (
// Equation(s):
// \cpu|select_RB|Q [15] = (\cpu|select_RB|Q[15]~1_combout ) # ((\cpu|select_RB|Q[15]~0_combout ) # ((\cpu|select_RB|Q[15]~3_combout ) # (\cpu|select_RB|Q~2_combout )))

	.dataa(\cpu|select_RB|Q[15]~1_combout ),
	.datab(\cpu|select_RB|Q[15]~0_combout ),
	.datac(\cpu|select_RB|Q[15]~3_combout ),
	.datad(\cpu|select_RB|Q~2_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [15]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[15] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N18
cycloneive_lcell_comb \cpu|select_B|Q[15]~2 (
// Equation(s):
// \cpu|select_B|Q[15]~2_combout  = (\cpu|select_B|Q[15]~0_combout  & (!\cpu|select_B|Q~1_combout  & ((!\cpu|select_RB|Q [15]) # (!\cpu|select_B|three_two_translator|15~2_combout ))))

	.dataa(\cpu|select_B|Q[15]~0_combout ),
	.datab(\cpu|select_B|Q~1_combout ),
	.datac(\cpu|select_B|three_two_translator|15~2_combout ),
	.datad(\cpu|select_RB|Q [15]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[15]~2 .lut_mask = 16'h0222;
defparam \cpu|select_B|Q[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N4
cycloneive_lcell_comb \cpu|select_B|Q[15]~3 (
// Equation(s):
// \cpu|select_B|Q[15]~3_combout  = (\cpu|select_B|Q[15]~2_combout  & ((!\cpu|select_RA|Q [15]) # (!\cpu|select_B|three_two_translator|15~3_combout )))

	.dataa(\cpu|select_B|three_two_translator|15~3_combout ),
	.datab(\cpu|select_RA|Q [15]),
	.datac(gnd),
	.datad(\cpu|select_B|Q[15]~2_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[15]~3 .lut_mask = 16'h7700;
defparam \cpu|select_B|Q[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N22
cycloneive_lcell_comb \cpu|comb_895|Mux1~1 (
// Equation(s):
// \cpu|comb_895|Mux1~1_combout  = (\cpu|comb_895|Mux5~2_combout  & (\cpu|comb_895|Mux5~1_combout  & ((!\cpu|select_B|Q[15]~3_combout )))) # (!\cpu|comb_895|Mux5~2_combout  & (((!\cpu|comb_895|Mux1~0_combout )) # (!\cpu|comb_895|Mux5~1_combout )))

	.dataa(\cpu|comb_895|Mux5~2_combout ),
	.datab(\cpu|comb_895|Mux5~1_combout ),
	.datac(\cpu|comb_895|Mux1~0_combout ),
	.datad(\cpu|select_B|Q[15]~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux1~1 .lut_mask = 16'h159D;
defparam \cpu|comb_895|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N4
cycloneive_lcell_comb \cpu|comb_895|Mux1~2 (
// Equation(s):
// \cpu|comb_895|Mux1~2_combout  = (\cpu|comb_895|Mux5~0_combout  & (\cpu|select_B|Q[7]~28_combout  $ (((\cpu|select_A|Q[7]~27_combout ) # (!\cpu|comb_895|Mux1~1_combout ))))) # (!\cpu|comb_895|Mux5~0_combout  & (\cpu|comb_895|Mux1~1_combout ))

	.dataa(\cpu|comb_895|Mux1~1_combout ),
	.datab(\cpu|select_A|Q[7]~27_combout ),
	.datac(\cpu|comb_895|Mux5~0_combout ),
	.datad(\cpu|select_B|Q[7]~28_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux1~2 .lut_mask = 16'h2ADA;
defparam \cpu|comb_895|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
cycloneive_lcell_comb \cpu|comb_895|Mux1~9 (
// Equation(s):
// \cpu|comb_895|Mux1~9_combout  = (!\cpu|comb_895|Mux5~9_combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & ((\cpu|comb_895|Mux1~2_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & (\cpu|comb_895|Mux1~8_combout ))))

	.dataa(\cpu|comb_895|Mux1~8_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]),
	.datac(\cpu|comb_895|Mux1~2_combout ),
	.datad(\cpu|comb_895|Mux5~9_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux1~9 .lut_mask = 16'h00E2;
defparam \cpu|comb_895|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
cycloneive_lcell_comb \cpu|comb_895|Mux1~10 (
// Equation(s):
// \cpu|comb_895|Mux1~10_combout  = (\cpu|comb_895|Mux1~9_combout ) # ((\cpu|comb_895|Mux5~9_combout  & \cpu|select_B|Q[7]~28_combout ))

	.dataa(\cpu|comb_895|Mux1~9_combout ),
	.datab(gnd),
	.datac(\cpu|comb_895|Mux5~9_combout ),
	.datad(\cpu|select_B|Q[7]~28_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux1~10 .lut_mask = 16'hFAAA;
defparam \cpu|comb_895|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N16
cycloneive_lcell_comb \cpu|comb_895|F[7] (
// Equation(s):
// \cpu|comb_895|F [7] = (GLOBAL(\cpu|comb_895|Mux18~1clkctrl_outclk ) & (\cpu|comb_895|Mux1~10_combout )) # (!GLOBAL(\cpu|comb_895|Mux18~1clkctrl_outclk ) & ((\cpu|comb_895|F [7])))

	.dataa(gnd),
	.datab(\cpu|comb_895|Mux1~10_combout ),
	.datac(\cpu|comb_895|Mux18~1clkctrl_outclk ),
	.datad(\cpu|comb_895|F [7]),
	.cin(gnd),
	.combout(\cpu|comb_895|F [7]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|F[7] .lut_mask = 16'hCFC0;
defparam \cpu|comb_895|F[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N17
dffeas \cpu|IR|register8_2|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPIR~combout ),
	.d(\cpu|comb_895|F [7]),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_2|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|IR|register8_2|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N30
cycloneive_lcell_comb \cpu|select_control_RA[4]~28 (
// Equation(s):
// \cpu|select_control_RA[4]~28_combout  = (\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q  & !\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[4]~28 .lut_mask = 16'h00F0;
defparam \cpu|select_control_RA[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cycloneive_lcell_comb \cpu|select_control_RA[5]~29 (
// Equation(s):
// \cpu|select_control_RA[5]~29_combout  = (\cpu|select_control_RA[4]~28_combout  & ((\cpu|select_control_RA[3]~19_combout ) # ((!\cpu|ROM1|altsyncram_component|auto_generated|q_a [11] & \cpu|select_control_RA[5]~18_combout )))) # 
// (!\cpu|select_control_RA[4]~28_combout  & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [11] & ((\cpu|select_control_RA[5]~18_combout ))))

	.dataa(\cpu|select_control_RA[4]~28_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [11]),
	.datac(\cpu|select_control_RA[3]~19_combout ),
	.datad(\cpu|select_control_RA[5]~18_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[5]~29 .lut_mask = 16'hB3A0;
defparam \cpu|select_control_RA[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N24
cycloneive_lcell_comb \cpu|select_control_RA[5]~30 (
// Equation(s):
// \cpu|select_control_RA[5]~30_combout  = (\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q  & (\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q  & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [7] & !\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|IR|register8_3|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.datad(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[5]~30 .lut_mask = 16'h0008;
defparam \cpu|select_control_RA[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N4
cycloneive_lcell_comb \cpu|select_control_RA[5]~31 (
// Equation(s):
// \cpu|select_control_RA[5]~31_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [7] & (\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & (!\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.datab(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[5]~31 .lut_mask = 16'h0800;
defparam \cpu|select_control_RA[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N18
cycloneive_lcell_comb \cpu|select_control_RA[5]~32 (
// Equation(s):
// \cpu|select_control_RA[5]~32_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & (\cpu|select_control_RA[5]~29_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & (((\cpu|select_control_RA[5]~30_combout ) # 
// (\cpu|select_control_RA[5]~31_combout ))))

	.dataa(\cpu|select_control_RA[5]~29_combout ),
	.datab(\cpu|select_control_RA[5]~30_combout ),
	.datac(\cpu|select_control_RA[5]~31_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\cpu|select_control_RA[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[5]~32 .lut_mask = 16'hAAFC;
defparam \cpu|select_control_RA[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
cycloneive_lcell_comb \cpu|select_RA|Q[2]~55 (
// Equation(s):
// \cpu|select_RA|Q[2]~55_combout  = (\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RA[6]~27_combout ) # ((\cpu|select_control_RA[7]~23_combout  & \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32~q  & (\cpu|select_control_RA[7]~23_combout  & (\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|select_control_RA[7]~23_combout ),
	.datac(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RA[6]~27_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[2]~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[2]~55 .lut_mask = 16'hEAC0;
defparam \cpu|select_RA|Q[2]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N18
cycloneive_lcell_comb \cpu|select_RA|Q~52 (
// Equation(s):
// \cpu|select_RA|Q~52_combout  = (\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RA[1]~1_combout ) # ((\cpu|select_control_RA[1]~3_combout  & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\cpu|select_control_RA[1]~3_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.datac(\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RA[1]~1_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q~52 .lut_mask = 16'hF020;
defparam \cpu|select_RA|Q~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N18
cycloneive_lcell_comb \cpu|select_RA|Q[2]~53 (
// Equation(s):
// \cpu|select_RA|Q[2]~53_combout  = (\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RA[3]~12_combout ) # ((\cpu|select_control_RA[4]~7_combout  & \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_32~q  & (\cpu|select_control_RA[4]~7_combout  & (\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|select_control_RA[4]~7_combout ),
	.datac(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RA[3]~12_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[2]~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[2]~53 .lut_mask = 16'hEAC0;
defparam \cpu|select_RA|Q[2]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N6
cycloneive_lcell_comb \cpu|select_RA|Q[2]~54 (
// Equation(s):
// \cpu|select_RA|Q[2]~54_combout  = (\cpu|select_RA|Q~52_combout ) # ((\cpu|select_RA|Q[2]~53_combout ) # ((\cpu|select_control_RA[2]~16_combout  & \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|select_control_RA[2]~16_combout ),
	.datab(\cpu|select_RA|Q~52_combout ),
	.datac(\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_RA|Q[2]~53_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[2]~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[2]~54 .lut_mask = 16'hFFEC;
defparam \cpu|select_RA|Q[2]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cycloneive_lcell_comb \cpu|select_RA|Q[2] (
// Equation(s):
// \cpu|select_RA|Q [2] = (\cpu|select_RA|Q[2]~55_combout ) # ((\cpu|select_RA|Q[2]~54_combout ) # ((\cpu|select_control_RA[5]~32_combout  & \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|select_control_RA[5]~32_combout ),
	.datab(\cpu|select_RA|Q[2]~55_combout ),
	.datac(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_RA|Q[2]~54_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q [2]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[2] .lut_mask = 16'hFFEC;
defparam \cpu|select_RA|Q[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
cycloneive_lcell_comb \cpu|select_B|Q[2]~47 (
// Equation(s):
// \cpu|select_B|Q[2]~47_combout  = (\cpu|select_B|Q[3]~37_combout  & (((\cpu|select_B|three_two_translator|15~6_combout )))) # (!\cpu|select_B|Q[3]~37_combout  & ((\cpu|select_B|three_two_translator|15~6_combout  & 
// ((\cpu|RAM|altsyncram_component|auto_generated|q_a [2]))) # (!\cpu|select_B|three_two_translator|15~6_combout  & (\cpu|select_RA|Q [2]))))

	.dataa(\cpu|select_RA|Q [2]),
	.datab(\cpu|select_B|Q[3]~37_combout ),
	.datac(\cpu|select_B|three_two_translator|15~6_combout ),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[2]~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[2]~47 .lut_mask = 16'hF2C2;
defparam \cpu|select_B|Q[2]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
cycloneive_lcell_comb \cpu|select_B|Q[2]~48 (
// Equation(s):
// \cpu|select_B|Q[2]~48_combout  = (\cpu|select_B|Q[3]~37_combout  & ((\cpu|select_B|Q[2]~47_combout  & (\cpu|MAR|register8_1|SYNTHESIZED_WIRE_32~q )) # (!\cpu|select_B|Q[2]~47_combout  & ((\cpu|select_RB|Q [2]))))) # (!\cpu|select_B|Q[3]~37_combout  & 
// (((\cpu|select_B|Q[2]~47_combout ))))

	.dataa(\cpu|select_B|Q[3]~37_combout ),
	.datab(\cpu|MAR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|select_B|Q[2]~47_combout ),
	.datad(\cpu|select_RB|Q [2]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[2]~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[2]~48 .lut_mask = 16'hDAD0;
defparam \cpu|select_B|Q[2]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
cycloneive_lcell_comb \cpu|select_B|Q[2]~49 (
// Equation(s):
// \cpu|select_B|Q[2]~49_combout  = (!\cpu|select_B|Q[3]~40_combout  & ((\cpu|select_B|three_two_translator|15~8_combout  & (\cpu|PC|register8_1|SYNTHESIZED_WIRE_32~q )) # (!\cpu|select_B|three_two_translator|15~8_combout  & ((\cpu|select_B|Q[2]~48_combout 
// )))))

	.dataa(\cpu|select_B|three_two_translator|15~8_combout ),
	.datab(\cpu|select_B|Q[3]~40_combout ),
	.datac(\cpu|PC|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_B|Q[2]~48_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[2]~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[2]~49 .lut_mask = 16'h3120;
defparam \cpu|select_B|Q[2]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
cycloneive_lcell_comb \cpu|select_B|Q[2]~50 (
// Equation(s):
// \cpu|select_B|Q[2]~50_combout  = (\cpu|select_B|Q[2]~49_combout ) # ((\cpu|select_B|Q[3]~40_combout  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ))

	.dataa(gnd),
	.datab(\cpu|select_B|Q[3]~40_combout ),
	.datac(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_B|Q[2]~49_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[2]~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[2]~50 .lut_mask = 16'hFFC0;
defparam \cpu|select_B|Q[2]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N8
cycloneive_lcell_comb \cpu|comb_895|Mux6~3 (
// Equation(s):
// \cpu|comb_895|Mux6~3_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (((\cpu|comb_895|Mux5~3_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|comb_895|Mux5~3_combout  & (\cpu|select_B|Q[3]~46_combout )) 
// # (!\cpu|comb_895|Mux5~3_combout  & ((\cpu|select_B|Q[1]~54_combout )))))

	.dataa(\cpu|select_B|Q[3]~46_combout ),
	.datab(\cpu|select_B|Q[1]~54_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|comb_895|Mux5~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux6~3 .lut_mask = 16'hFA0C;
defparam \cpu|comb_895|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N30
cycloneive_lcell_comb \cpu|comb_895|Mux6~4 (
// Equation(s):
// \cpu|comb_895|Mux6~4_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|select_B|Q[2]~50_combout  & ((\cpu|comb_895|Mux6~3_combout ) # (\cpu|select_A|Q[2]~51_combout ))) # (!\cpu|select_B|Q[2]~50_combout  & 
// (\cpu|comb_895|Mux6~3_combout  & \cpu|select_A|Q[2]~51_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (((\cpu|comb_895|Mux6~3_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|select_B|Q[2]~50_combout ),
	.datac(\cpu|comb_895|Mux6~3_combout ),
	.datad(\cpu|select_A|Q[2]~51_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux6~4 .lut_mask = 16'hF8D0;
defparam \cpu|comb_895|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N16
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[2].row|union[0].unit|add|S~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[2].row|union[0].unit|add|S~0_combout  = \cpu|comb_895|comb_22|union[2].row|union[0].unit|comb~0_combout  $ (\cpu|comb_895|comb_22|union[1].row|union[1].unit|add|S~combout )

	.dataa(gnd),
	.datab(\cpu|comb_895|comb_22|union[2].row|union[0].unit|comb~0_combout ),
	.datac(gnd),
	.datad(\cpu|comb_895|comb_22|union[1].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[2].row|union[0].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[2].row|union[0].unit|add|S~0 .lut_mask = 16'h33CC;
defparam \cpu|comb_895|comb_22|union[2].row|union[0].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N8
cycloneive_lcell_comb \cpu|comb_895|Mux6~5 (
// Equation(s):
// \cpu|comb_895|Mux6~5_combout  = (\cpu|comb_895|Mux5~4_combout  & ((\cpu|comb_895|Mux6~4_combout ) # ((\cpu|comb_895|Mux5~5_combout )))) # (!\cpu|comb_895|Mux5~4_combout  & (((\cpu|comb_895|comb_22|union[2].row|union[0].unit|add|S~0_combout  & 
// !\cpu|comb_895|Mux5~5_combout ))))

	.dataa(\cpu|comb_895|Mux5~4_combout ),
	.datab(\cpu|comb_895|Mux6~4_combout ),
	.datac(\cpu|comb_895|comb_22|union[2].row|union[0].unit|add|S~0_combout ),
	.datad(\cpu|comb_895|Mux5~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux6~5 .lut_mask = 16'hAAD8;
defparam \cpu|comb_895|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N22
cycloneive_lcell_comb \cpu|comb_895|Mux6~6 (
// Equation(s):
// \cpu|comb_895|Mux6~6_combout  = (\cpu|comb_895|Mux6~5_combout  & (((\cpu|select_A|Q[3]~47_combout ) # (!\cpu|comb_895|Mux5~5_combout )))) # (!\cpu|comb_895|Mux6~5_combout  & (\cpu|select_A|Q[1]~55_combout  & ((\cpu|comb_895|Mux5~5_combout ))))

	.dataa(\cpu|select_A|Q[1]~55_combout ),
	.datab(\cpu|select_A|Q[3]~47_combout ),
	.datac(\cpu|comb_895|Mux6~5_combout ),
	.datad(\cpu|comb_895|Mux5~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux6~6 .lut_mask = 16'hCAF0;
defparam \cpu|comb_895|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N16
cycloneive_lcell_comb \cpu|comb_895|Mux6~7 (
// Equation(s):
// \cpu|comb_895|Mux6~7_combout  = (\cpu|comb_895|Mux5~7_combout  & (((\cpu|comb_895|Mux5~6_combout )))) # (!\cpu|comb_895|Mux5~7_combout  & ((\cpu|comb_895|Mux5~6_combout  & ((\cpu|comb_895|Mux6~6_combout ))) # (!\cpu|comb_895|Mux5~6_combout  & 
// (\cpu|select_A|Q[2]~51_combout ))))

	.dataa(\cpu|comb_895|Mux5~7_combout ),
	.datab(\cpu|select_A|Q[2]~51_combout ),
	.datac(\cpu|comb_895|Mux6~6_combout ),
	.datad(\cpu|comb_895|Mux5~6_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux6~7 .lut_mask = 16'hFA44;
defparam \cpu|comb_895|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N20
cycloneive_lcell_comb \cpu|comb_895|Mux6~8 (
// Equation(s):
// \cpu|comb_895|Mux6~8_combout  = (\cpu|comb_895|Mux5~7_combout  & ((\cpu|comb_895|Mux6~7_combout  & (\cpu|comb_895|Add0~19_combout )) # (!\cpu|comb_895|Mux6~7_combout  & ((\cpu|comb_895|Add5~4_combout ))))) # (!\cpu|comb_895|Mux5~7_combout  & 
// (\cpu|comb_895|Mux6~7_combout ))

	.dataa(\cpu|comb_895|Mux5~7_combout ),
	.datab(\cpu|comb_895|Mux6~7_combout ),
	.datac(\cpu|comb_895|Add0~19_combout ),
	.datad(\cpu|comb_895|Add5~4_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux6~8 .lut_mask = 16'hE6C4;
defparam \cpu|comb_895|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N12
cycloneive_lcell_comb \cpu|comb_895|Mux6~0 (
// Equation(s):
// \cpu|comb_895|Mux6~0_combout  = (\cpu|select_A|Q[2]~50_combout ) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|select_A|Q[4]~41_combout  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|select_A|Q[4]~41_combout ),
	.datab(\cpu|select_A|Q[2]~50_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux6~0 .lut_mask = 16'hFEFC;
defparam \cpu|comb_895|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N10
cycloneive_lcell_comb \cpu|comb_895|Mux6~1 (
// Equation(s):
// \cpu|comb_895|Mux6~1_combout  = (\cpu|comb_895|Mux5~2_combout  & (\cpu|select_B|Q [10] & ((\cpu|comb_895|Mux5~1_combout )))) # (!\cpu|comb_895|Mux5~2_combout  & (((!\cpu|comb_895|Mux5~1_combout ) # (!\cpu|comb_895|Mux6~0_combout ))))

	.dataa(\cpu|comb_895|Mux5~2_combout ),
	.datab(\cpu|select_B|Q [10]),
	.datac(\cpu|comb_895|Mux6~0_combout ),
	.datad(\cpu|comb_895|Mux5~1_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux6~1 .lut_mask = 16'h8D55;
defparam \cpu|comb_895|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N24
cycloneive_lcell_comb \cpu|comb_895|Mux6~2 (
// Equation(s):
// \cpu|comb_895|Mux6~2_combout  = (\cpu|comb_895|Mux5~0_combout  & (\cpu|select_B|Q[2]~50_combout  $ (((\cpu|select_A|Q[2]~51_combout ) # (!\cpu|comb_895|Mux6~1_combout ))))) # (!\cpu|comb_895|Mux5~0_combout  & (((\cpu|comb_895|Mux6~1_combout ))))

	.dataa(\cpu|select_B|Q[2]~50_combout ),
	.datab(\cpu|select_A|Q[2]~51_combout ),
	.datac(\cpu|comb_895|Mux6~1_combout ),
	.datad(\cpu|comb_895|Mux5~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux6~2 .lut_mask = 16'h65F0;
defparam \cpu|comb_895|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N24
cycloneive_lcell_comb \cpu|comb_895|Mux6~9 (
// Equation(s):
// \cpu|comb_895|Mux6~9_combout  = (!\cpu|comb_895|Mux5~9_combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & ((\cpu|comb_895|Mux6~2_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & (\cpu|comb_895|Mux6~8_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]),
	.datab(\cpu|comb_895|Mux6~8_combout ),
	.datac(\cpu|comb_895|Mux5~9_combout ),
	.datad(\cpu|comb_895|Mux6~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux6~9 .lut_mask = 16'h0E04;
defparam \cpu|comb_895|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N10
cycloneive_lcell_comb \cpu|comb_895|Mux6~10 (
// Equation(s):
// \cpu|comb_895|Mux6~10_combout  = (\cpu|comb_895|Mux6~9_combout ) # ((\cpu|comb_895|Mux5~9_combout  & \cpu|select_B|Q[2]~50_combout ))

	.dataa(\cpu|comb_895|Mux5~9_combout ),
	.datab(\cpu|select_B|Q[2]~50_combout ),
	.datac(\cpu|comb_895|Mux6~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux6~10 .lut_mask = 16'hF8F8;
defparam \cpu|comb_895|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N30
cycloneive_lcell_comb \cpu|comb_895|F[2] (
// Equation(s):
// \cpu|comb_895|F [2] = (GLOBAL(\cpu|comb_895|Mux18~1clkctrl_outclk ) & ((\cpu|comb_895|Mux6~10_combout ))) # (!GLOBAL(\cpu|comb_895|Mux18~1clkctrl_outclk ) & (\cpu|comb_895|F [2]))

	.dataa(\cpu|comb_895|F [2]),
	.datab(gnd),
	.datac(\cpu|comb_895|Mux6~10_combout ),
	.datad(\cpu|comb_895|Mux18~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\cpu|comb_895|F [2]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|F[2] .lut_mask = 16'hF0AA;
defparam \cpu|comb_895|F[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N27
dffeas \cpu|MAR|register8_1|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [2]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [29]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_1|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_1|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cycloneive_lcell_comb \cpu|select_B|Q[1]~51 (
// Equation(s):
// \cpu|select_B|Q[1]~51_combout  = (\cpu|select_B|three_two_translator|15~6_combout  & (\cpu|select_B|Q[3]~37_combout )) # (!\cpu|select_B|three_two_translator|15~6_combout  & ((\cpu|select_B|Q[3]~37_combout  & ((\cpu|select_RB|Q [1]))) # 
// (!\cpu|select_B|Q[3]~37_combout  & (\cpu|select_RA|Q [1]))))

	.dataa(\cpu|select_B|three_two_translator|15~6_combout ),
	.datab(\cpu|select_B|Q[3]~37_combout ),
	.datac(\cpu|select_RA|Q [1]),
	.datad(\cpu|select_RB|Q [1]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[1]~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[1]~51 .lut_mask = 16'hDC98;
defparam \cpu|select_B|Q[1]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cycloneive_lcell_comb \cpu|select_B|Q[1]~52 (
// Equation(s):
// \cpu|select_B|Q[1]~52_combout  = (\cpu|select_B|three_two_translator|15~6_combout  & ((\cpu|select_B|Q[1]~51_combout  & ((\cpu|MAR|register8_1|SYNTHESIZED_WIRE_33~q ))) # (!\cpu|select_B|Q[1]~51_combout  & (\cpu|RAM|altsyncram_component|auto_generated|q_a 
// [1])))) # (!\cpu|select_B|three_two_translator|15~6_combout  & (((\cpu|select_B|Q[1]~51_combout ))))

	.dataa(\cpu|RAM|altsyncram_component|auto_generated|q_a [1]),
	.datab(\cpu|select_B|three_two_translator|15~6_combout ),
	.datac(\cpu|MAR|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_B|Q[1]~51_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[1]~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[1]~52 .lut_mask = 16'hF388;
defparam \cpu|select_B|Q[1]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneive_lcell_comb \cpu|select_B|Q[1]~53 (
// Equation(s):
// \cpu|select_B|Q[1]~53_combout  = (!\cpu|select_B|Q[3]~40_combout  & ((\cpu|select_B|three_two_translator|15~8_combout  & (\cpu|PC|register8_1|SYNTHESIZED_WIRE_33~q )) # (!\cpu|select_B|three_two_translator|15~8_combout  & ((\cpu|select_B|Q[1]~52_combout 
// )))))

	.dataa(\cpu|PC|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|select_B|Q[3]~40_combout ),
	.datac(\cpu|select_B|three_two_translator|15~8_combout ),
	.datad(\cpu|select_B|Q[1]~52_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[1]~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[1]~53 .lut_mask = 16'h2320;
defparam \cpu|select_B|Q[1]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cycloneive_lcell_comb \cpu|select_B|Q[1]~54 (
// Equation(s):
// \cpu|select_B|Q[1]~54_combout  = (\cpu|select_B|Q[1]~53_combout ) # ((\cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q  & \cpu|select_B|Q[3]~40_combout ))

	.dataa(\cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|select_B|Q[3]~40_combout ),
	.datac(gnd),
	.datad(\cpu|select_B|Q[1]~53_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[1]~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[1]~54 .lut_mask = 16'hFF88;
defparam \cpu|select_B|Q[1]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N14
cycloneive_lcell_comb \cpu|comb_895|Mux7~7 (
// Equation(s):
// \cpu|comb_895|Mux7~7_combout  = (\cpu|comb_895|Mux5~6_combout  & (((\cpu|comb_895|Mux5~7_combout )))) # (!\cpu|comb_895|Mux5~6_combout  & ((\cpu|comb_895|Mux5~7_combout  & (\cpu|comb_895|Add5~2_combout )) # (!\cpu|comb_895|Mux5~7_combout  & 
// ((\cpu|select_A|Q[1]~55_combout )))))

	.dataa(\cpu|comb_895|Mux5~6_combout ),
	.datab(\cpu|comb_895|Add5~2_combout ),
	.datac(\cpu|select_A|Q[1]~55_combout ),
	.datad(\cpu|comb_895|Mux5~7_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux7~7 .lut_mask = 16'hEE50;
defparam \cpu|comb_895|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N18
cycloneive_lcell_comb \cpu|comb_895|Mux7~3 (
// Equation(s):
// \cpu|comb_895|Mux7~3_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (((\cpu|comb_895|comb_22|union[1].row|union[1].unit|comb~4_combout ) # (\cpu|comb_895|Mux5~3_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] 
// & (\cpu|select_B|Q[0]~58_combout  & ((!\cpu|comb_895|Mux5~3_combout ))))

	.dataa(\cpu|select_B|Q[0]~58_combout ),
	.datab(\cpu|comb_895|comb_22|union[1].row|union[1].unit|comb~4_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|comb_895|Mux5~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux7~3 .lut_mask = 16'hF0CA;
defparam \cpu|comb_895|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
cycloneive_lcell_comb \cpu|comb_895|F~4 (
// Equation(s):
// \cpu|comb_895|F~4_combout  = (\cpu|select_B|Q[1]~54_combout ) # ((\cpu|select_A|Q[1]~54_combout ) # ((\cpu|select_A|Q[4]~41_combout  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|select_B|Q[1]~54_combout ),
	.datab(\cpu|select_A|Q[1]~54_combout ),
	.datac(\cpu|select_A|Q[4]~41_combout ),
	.datad(\cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|comb_895|F~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|F~4 .lut_mask = 16'hFEEE;
defparam \cpu|comb_895|F~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N28
cycloneive_lcell_comb \cpu|comb_895|Mux7~4 (
// Equation(s):
// \cpu|comb_895|Mux7~4_combout  = (\cpu|comb_895|Mux5~3_combout  & ((\cpu|comb_895|Mux7~3_combout  & (\cpu|comb_895|F~4_combout )) # (!\cpu|comb_895|Mux7~3_combout  & ((\cpu|select_B|Q[2]~50_combout ))))) # (!\cpu|comb_895|Mux5~3_combout  & 
// (\cpu|comb_895|Mux7~3_combout ))

	.dataa(\cpu|comb_895|Mux5~3_combout ),
	.datab(\cpu|comb_895|Mux7~3_combout ),
	.datac(\cpu|comb_895|F~4_combout ),
	.datad(\cpu|select_B|Q[2]~50_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux7~4 .lut_mask = 16'hE6C4;
defparam \cpu|comb_895|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N14
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[1].row|union[0].unit|add|S~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[1].row|union[0].unit|add|S~0_combout  = (\cpu|select_B|Q[0]~58_combout  & (\cpu|select_A|Q[1]~55_combout  $ (((\cpu|select_B|Q[1]~54_combout  & \cpu|select_A|Q[0]~59_combout ))))) # (!\cpu|select_B|Q[0]~58_combout  & 
// (\cpu|select_B|Q[1]~54_combout  & (\cpu|select_A|Q[0]~59_combout )))

	.dataa(\cpu|select_B|Q[0]~58_combout ),
	.datab(\cpu|select_B|Q[1]~54_combout ),
	.datac(\cpu|select_A|Q[0]~59_combout ),
	.datad(\cpu|select_A|Q[1]~55_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[1].row|union[0].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[1].row|union[0].unit|add|S~0 .lut_mask = 16'h6AC0;
defparam \cpu|comb_895|comb_22|union[1].row|union[0].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N28
cycloneive_lcell_comb \cpu|comb_895|Mux7~5 (
// Equation(s):
// \cpu|comb_895|Mux7~5_combout  = (\cpu|comb_895|Mux5~5_combout  & ((\cpu|select_A|Q[0]~59_combout ) # ((\cpu|comb_895|Mux5~4_combout )))) # (!\cpu|comb_895|Mux5~5_combout  & (((\cpu|comb_895|comb_22|union[1].row|union[0].unit|add|S~0_combout  & 
// !\cpu|comb_895|Mux5~4_combout ))))

	.dataa(\cpu|select_A|Q[0]~59_combout ),
	.datab(\cpu|comb_895|comb_22|union[1].row|union[0].unit|add|S~0_combout ),
	.datac(\cpu|comb_895|Mux5~5_combout ),
	.datad(\cpu|comb_895|Mux5~4_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux7~5 .lut_mask = 16'hF0AC;
defparam \cpu|comb_895|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N6
cycloneive_lcell_comb \cpu|comb_895|Mux7~6 (
// Equation(s):
// \cpu|comb_895|Mux7~6_combout  = (\cpu|comb_895|Mux5~4_combout  & ((\cpu|comb_895|Mux7~5_combout  & (\cpu|select_A|Q[2]~51_combout )) # (!\cpu|comb_895|Mux7~5_combout  & ((\cpu|comb_895|Mux7~4_combout ))))) # (!\cpu|comb_895|Mux5~4_combout  & 
// (((\cpu|comb_895|Mux7~5_combout ))))

	.dataa(\cpu|comb_895|Mux5~4_combout ),
	.datab(\cpu|select_A|Q[2]~51_combout ),
	.datac(\cpu|comb_895|Mux7~4_combout ),
	.datad(\cpu|comb_895|Mux7~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux7~6 .lut_mask = 16'hDDA0;
defparam \cpu|comb_895|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N26
cycloneive_lcell_comb \cpu|comb_895|Mux7~8 (
// Equation(s):
// \cpu|comb_895|Mux7~8_combout  = (\cpu|comb_895|Mux7~7_combout  & ((\cpu|comb_895|Add0~14_combout ) # ((!\cpu|comb_895|Mux5~6_combout )))) # (!\cpu|comb_895|Mux7~7_combout  & (((\cpu|comb_895|Mux7~6_combout  & \cpu|comb_895|Mux5~6_combout ))))

	.dataa(\cpu|comb_895|Mux7~7_combout ),
	.datab(\cpu|comb_895|Add0~14_combout ),
	.datac(\cpu|comb_895|Mux7~6_combout ),
	.datad(\cpu|comb_895|Mux5~6_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux7~8 .lut_mask = 16'hD8AA;
defparam \cpu|comb_895|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N24
cycloneive_lcell_comb \cpu|comb_895|Mux7~0 (
// Equation(s):
// \cpu|comb_895|Mux7~0_combout  = (\cpu|select_A|Q[1]~54_combout ) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q  & \cpu|select_A|Q[4]~41_combout )))

	.dataa(\cpu|select_A|Q[1]~54_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_A|Q[4]~41_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux7~0 .lut_mask = 16'hFEEE;
defparam \cpu|comb_895|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N30
cycloneive_lcell_comb \cpu|comb_895|Mux7~1 (
// Equation(s):
// \cpu|comb_895|Mux7~1_combout  = (\cpu|comb_895|Mux5~1_combout  & ((\cpu|comb_895|Mux5~2_combout  & (\cpu|select_B|Q [9])) # (!\cpu|comb_895|Mux5~2_combout  & ((!\cpu|comb_895|Mux7~0_combout ))))) # (!\cpu|comb_895|Mux5~1_combout  & 
// (!\cpu|comb_895|Mux5~2_combout ))

	.dataa(\cpu|comb_895|Mux5~1_combout ),
	.datab(\cpu|comb_895|Mux5~2_combout ),
	.datac(\cpu|select_B|Q [9]),
	.datad(\cpu|comb_895|Mux7~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux7~1 .lut_mask = 16'h91B3;
defparam \cpu|comb_895|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N12
cycloneive_lcell_comb \cpu|comb_895|Mux7~2 (
// Equation(s):
// \cpu|comb_895|Mux7~2_combout  = (\cpu|comb_895|Mux5~0_combout  & (\cpu|select_B|Q[1]~54_combout  $ (((\cpu|select_A|Q[1]~55_combout ) # (!\cpu|comb_895|Mux7~1_combout ))))) # (!\cpu|comb_895|Mux5~0_combout  & (((\cpu|comb_895|Mux7~1_combout ))))

	.dataa(\cpu|select_A|Q[1]~55_combout ),
	.datab(\cpu|select_B|Q[1]~54_combout ),
	.datac(\cpu|comb_895|Mux5~0_combout ),
	.datad(\cpu|comb_895|Mux7~1_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux7~2 .lut_mask = 16'h6F30;
defparam \cpu|comb_895|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N4
cycloneive_lcell_comb \cpu|comb_895|Mux7~9 (
// Equation(s):
// \cpu|comb_895|Mux7~9_combout  = (!\cpu|comb_895|Mux5~9_combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & ((\cpu|comb_895|Mux7~2_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & (\cpu|comb_895|Mux7~8_combout ))))

	.dataa(\cpu|comb_895|Mux5~9_combout ),
	.datab(\cpu|comb_895|Mux7~8_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]),
	.datad(\cpu|comb_895|Mux7~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux7~9 .lut_mask = 16'h5404;
defparam \cpu|comb_895|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N0
cycloneive_lcell_comb \cpu|comb_895|Mux7~10 (
// Equation(s):
// \cpu|comb_895|Mux7~10_combout  = (\cpu|comb_895|Mux7~9_combout ) # ((\cpu|comb_895|Mux5~9_combout  & \cpu|select_B|Q[1]~54_combout ))

	.dataa(\cpu|comb_895|Mux5~9_combout ),
	.datab(\cpu|select_B|Q[1]~54_combout ),
	.datac(gnd),
	.datad(\cpu|comb_895|Mux7~9_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux7~10 .lut_mask = 16'hFF88;
defparam \cpu|comb_895|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N2
cycloneive_lcell_comb \cpu|comb_895|F[1] (
// Equation(s):
// \cpu|comb_895|F [1] = (GLOBAL(\cpu|comb_895|Mux18~1clkctrl_outclk ) & (\cpu|comb_895|Mux7~10_combout )) # (!GLOBAL(\cpu|comb_895|Mux18~1clkctrl_outclk ) & ((\cpu|comb_895|F [1])))

	.dataa(\cpu|comb_895|Mux7~10_combout ),
	.datab(\cpu|comb_895|F [1]),
	.datac(gnd),
	.datad(\cpu|comb_895|Mux18~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\cpu|comb_895|F [1]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|F[1] .lut_mask = 16'hAACC;
defparam \cpu|comb_895|F[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N5
dffeas \cpu|MAR|register8_1|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [1]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [29]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_1|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_1|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_1|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N14
cycloneive_lcell_comb \cpu|select_B|Q[3]~43 (
// Equation(s):
// \cpu|select_B|Q[3]~43_combout  = (\cpu|select_B|three_two_translator|15~6_combout  & (\cpu|select_B|Q[3]~37_combout )) # (!\cpu|select_B|three_two_translator|15~6_combout  & ((\cpu|select_B|Q[3]~37_combout  & ((\cpu|select_RB|Q [3]))) # 
// (!\cpu|select_B|Q[3]~37_combout  & (\cpu|select_RA|Q [3]))))

	.dataa(\cpu|select_B|three_two_translator|15~6_combout ),
	.datab(\cpu|select_B|Q[3]~37_combout ),
	.datac(\cpu|select_RA|Q [3]),
	.datad(\cpu|select_RB|Q [3]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[3]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[3]~43 .lut_mask = 16'hDC98;
defparam \cpu|select_B|Q[3]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N8
cycloneive_lcell_comb \cpu|select_B|Q[3]~44 (
// Equation(s):
// \cpu|select_B|Q[3]~44_combout  = (\cpu|select_B|three_two_translator|15~6_combout  & ((\cpu|select_B|Q[3]~43_combout  & (\cpu|MAR|register8_1|SYNTHESIZED_WIRE_30~q )) # (!\cpu|select_B|Q[3]~43_combout  & ((\cpu|RAM|altsyncram_component|auto_generated|q_a 
// [3]))))) # (!\cpu|select_B|three_two_translator|15~6_combout  & (((\cpu|select_B|Q[3]~43_combout ))))

	.dataa(\cpu|MAR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|select_B|three_two_translator|15~6_combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|q_a [3]),
	.datad(\cpu|select_B|Q[3]~43_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[3]~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[3]~44 .lut_mask = 16'hBBC0;
defparam \cpu|select_B|Q[3]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N18
cycloneive_lcell_comb \cpu|select_B|Q[3]~45 (
// Equation(s):
// \cpu|select_B|Q[3]~45_combout  = (!\cpu|select_B|Q[3]~40_combout  & ((\cpu|select_B|three_two_translator|15~8_combout  & (\cpu|PC|register8_1|SYNTHESIZED_WIRE_30~q )) # (!\cpu|select_B|three_two_translator|15~8_combout  & ((\cpu|select_B|Q[3]~44_combout 
// )))))

	.dataa(\cpu|select_B|three_two_translator|15~8_combout ),
	.datab(\cpu|PC|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|select_B|Q[3]~44_combout ),
	.datad(\cpu|select_B|Q[3]~40_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[3]~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[3]~45 .lut_mask = 16'h00D8;
defparam \cpu|select_B|Q[3]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N4
cycloneive_lcell_comb \cpu|select_B|Q[3]~46 (
// Equation(s):
// \cpu|select_B|Q[3]~46_combout  = (\cpu|select_B|Q[3]~45_combout ) # ((\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & \cpu|select_B|Q[3]~40_combout ))

	.dataa(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|select_B|Q[3]~40_combout ),
	.datac(gnd),
	.datad(\cpu|select_B|Q[3]~45_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[3]~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[3]~46 .lut_mask = 16'hFF88;
defparam \cpu|select_B|Q[3]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N20
cycloneive_lcell_comb \cpu|comb_895|Mux5~10 (
// Equation(s):
// \cpu|comb_895|Mux5~10_combout  = (\cpu|select_A|Q[3]~46_combout ) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|select_A|Q[4]~41_combout  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|select_A|Q[4]~41_combout ),
	.datab(\cpu|select_A|Q[3]~46_combout ),
	.datac(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux5~10 .lut_mask = 16'hFFEC;
defparam \cpu|comb_895|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N20
cycloneive_lcell_comb \cpu|comb_895|Mux5~11 (
// Equation(s):
// \cpu|comb_895|Mux5~11_combout  = (\cpu|comb_895|Mux5~1_combout  & ((\cpu|comb_895|Mux5~2_combout  & (\cpu|select_B|Q[11]~15_combout )) # (!\cpu|comb_895|Mux5~2_combout  & ((!\cpu|comb_895|Mux5~10_combout ))))) # (!\cpu|comb_895|Mux5~1_combout  & 
// (((!\cpu|comb_895|Mux5~2_combout ))))

	.dataa(\cpu|select_B|Q[11]~15_combout ),
	.datab(\cpu|comb_895|Mux5~10_combout ),
	.datac(\cpu|comb_895|Mux5~1_combout ),
	.datad(\cpu|comb_895|Mux5~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux5~11 .lut_mask = 16'hA03F;
defparam \cpu|comb_895|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N18
cycloneive_lcell_comb \cpu|comb_895|Mux5~12 (
// Equation(s):
// \cpu|comb_895|Mux5~12_combout  = (\cpu|comb_895|Mux5~0_combout  & (\cpu|select_B|Q[3]~46_combout  $ (((\cpu|select_A|Q[3]~47_combout ) # (!\cpu|comb_895|Mux5~11_combout ))))) # (!\cpu|comb_895|Mux5~0_combout  & (\cpu|comb_895|Mux5~11_combout ))

	.dataa(\cpu|comb_895|Mux5~11_combout ),
	.datab(\cpu|comb_895|Mux5~0_combout ),
	.datac(\cpu|select_A|Q[3]~47_combout ),
	.datad(\cpu|select_B|Q[3]~46_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux5~12 .lut_mask = 16'h2AE6;
defparam \cpu|comb_895|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneive_lcell_comb \cpu|comb_895|Mux5~17 (
// Equation(s):
// \cpu|comb_895|Mux5~17_combout  = (\cpu|comb_895|Mux5~7_combout  & (((\cpu|comb_895|Add5~6_combout ) # (\cpu|comb_895|Mux5~6_combout )))) # (!\cpu|comb_895|Mux5~7_combout  & (\cpu|select_A|Q[3]~47_combout  & ((!\cpu|comb_895|Mux5~6_combout ))))

	.dataa(\cpu|select_A|Q[3]~47_combout ),
	.datab(\cpu|comb_895|Add5~6_combout ),
	.datac(\cpu|comb_895|Mux5~7_combout ),
	.datad(\cpu|comb_895|Mux5~6_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux5~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux5~17 .lut_mask = 16'hF0CA;
defparam \cpu|comb_895|Mux5~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N20
cycloneive_lcell_comb \cpu|comb_895|Mux5~13 (
// Equation(s):
// \cpu|comb_895|Mux5~13_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (((\cpu|comb_895|Mux5~3_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|comb_895|Mux5~3_combout  & (\cpu|select_B|Q[4]~42_combout 
// )) # (!\cpu|comb_895|Mux5~3_combout  & ((\cpu|select_B|Q[2]~50_combout )))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|select_B|Q[4]~42_combout ),
	.datac(\cpu|select_B|Q[2]~50_combout ),
	.datad(\cpu|comb_895|Mux5~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux5~13 .lut_mask = 16'hEE50;
defparam \cpu|comb_895|Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N6
cycloneive_lcell_comb \cpu|comb_895|Mux5~14 (
// Equation(s):
// \cpu|comb_895|Mux5~14_combout  = (\cpu|select_A|Q[3]~47_combout  & ((\cpu|comb_895|Mux5~13_combout ) # ((\cpu|select_B|Q[3]~46_combout  & \cpu|ROM1|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|select_A|Q[3]~47_combout  & 
// (\cpu|comb_895|Mux5~13_combout  & ((\cpu|select_B|Q[3]~46_combout ) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|select_A|Q[3]~47_combout ),
	.datab(\cpu|comb_895|Mux5~13_combout ),
	.datac(\cpu|select_B|Q[3]~46_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux5~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux5~14 .lut_mask = 16'hE8CC;
defparam \cpu|comb_895|Mux5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N20
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[3].row|union[0].unit|add|S~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[3].row|union[0].unit|add|S~0_combout  = \cpu|comb_895|comb_22|union[3].row|union[0].unit|comb~0_combout  $ (\cpu|comb_895|comb_22|union[2].row|union[1].unit|add|S~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|comb_895|comb_22|union[3].row|union[0].unit|comb~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[2].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[3].row|union[0].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[3].row|union[0].unit|add|S~0 .lut_mask = 16'h0FF0;
defparam \cpu|comb_895|comb_22|union[3].row|union[0].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N28
cycloneive_lcell_comb \cpu|comb_895|Mux5~15 (
// Equation(s):
// \cpu|comb_895|Mux5~15_combout  = (\cpu|comb_895|Mux5~4_combout  & (((\cpu|comb_895|Mux5~5_combout )))) # (!\cpu|comb_895|Mux5~4_combout  & ((\cpu|comb_895|Mux5~5_combout  & (\cpu|select_A|Q[2]~51_combout )) # (!\cpu|comb_895|Mux5~5_combout  & 
// ((\cpu|comb_895|comb_22|union[3].row|union[0].unit|add|S~0_combout )))))

	.dataa(\cpu|comb_895|Mux5~4_combout ),
	.datab(\cpu|select_A|Q[2]~51_combout ),
	.datac(\cpu|comb_895|comb_22|union[3].row|union[0].unit|add|S~0_combout ),
	.datad(\cpu|comb_895|Mux5~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux5~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux5~15 .lut_mask = 16'hEE50;
defparam \cpu|comb_895|Mux5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N24
cycloneive_lcell_comb \cpu|comb_895|Mux5~16 (
// Equation(s):
// \cpu|comb_895|Mux5~16_combout  = (\cpu|comb_895|Mux5~4_combout  & ((\cpu|comb_895|Mux5~15_combout  & (\cpu|select_A|Q[4]~43_combout )) # (!\cpu|comb_895|Mux5~15_combout  & ((\cpu|comb_895|Mux5~14_combout ))))) # (!\cpu|comb_895|Mux5~4_combout  & 
// (((\cpu|comb_895|Mux5~15_combout ))))

	.dataa(\cpu|select_A|Q[4]~43_combout ),
	.datab(\cpu|comb_895|Mux5~4_combout ),
	.datac(\cpu|comb_895|Mux5~14_combout ),
	.datad(\cpu|comb_895|Mux5~15_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux5~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux5~16 .lut_mask = 16'hBBC0;
defparam \cpu|comb_895|Mux5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N16
cycloneive_lcell_comb \cpu|comb_895|Mux5~18 (
// Equation(s):
// \cpu|comb_895|Mux5~18_combout  = (\cpu|comb_895|Mux5~17_combout  & ((\cpu|comb_895|Add0~24_combout ) # ((!\cpu|comb_895|Mux5~6_combout )))) # (!\cpu|comb_895|Mux5~17_combout  & (((\cpu|comb_895|Mux5~16_combout  & \cpu|comb_895|Mux5~6_combout ))))

	.dataa(\cpu|comb_895|Mux5~17_combout ),
	.datab(\cpu|comb_895|Add0~24_combout ),
	.datac(\cpu|comb_895|Mux5~16_combout ),
	.datad(\cpu|comb_895|Mux5~6_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux5~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux5~18 .lut_mask = 16'hD8AA;
defparam \cpu|comb_895|Mux5~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N2
cycloneive_lcell_comb \cpu|comb_895|Mux5~19 (
// Equation(s):
// \cpu|comb_895|Mux5~19_combout  = (!\cpu|comb_895|Mux5~9_combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & (\cpu|comb_895|Mux5~12_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & ((\cpu|comb_895|Mux5~18_combout 
// )))))

	.dataa(\cpu|comb_895|Mux5~9_combout ),
	.datab(\cpu|comb_895|Mux5~12_combout ),
	.datac(\cpu|comb_895|Mux5~18_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux5~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux5~19 .lut_mask = 16'h4450;
defparam \cpu|comb_895|Mux5~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N12
cycloneive_lcell_comb \cpu|comb_895|Mux5~20 (
// Equation(s):
// \cpu|comb_895|Mux5~20_combout  = (\cpu|comb_895|Mux5~19_combout ) # ((\cpu|comb_895|Mux5~9_combout  & \cpu|select_B|Q[3]~46_combout ))

	.dataa(\cpu|comb_895|Mux5~9_combout ),
	.datab(\cpu|select_B|Q[3]~46_combout ),
	.datac(\cpu|comb_895|Mux5~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux5~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux5~20 .lut_mask = 16'hF8F8;
defparam \cpu|comb_895|Mux5~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N0
cycloneive_lcell_comb \cpu|comb_895|F[3] (
// Equation(s):
// \cpu|comb_895|F [3] = (GLOBAL(\cpu|comb_895|Mux18~1clkctrl_outclk ) & ((\cpu|comb_895|Mux5~20_combout ))) # (!GLOBAL(\cpu|comb_895|Mux18~1clkctrl_outclk ) & (\cpu|comb_895|F [3]))

	.dataa(\cpu|comb_895|F [3]),
	.datab(gnd),
	.datac(\cpu|comb_895|Mux5~20_combout ),
	.datad(\cpu|comb_895|Mux18~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\cpu|comb_895|F [3]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|F[3] .lut_mask = 16'hF0AA;
defparam \cpu|comb_895|F[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N1
dffeas \cpu|IR|register8_1|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPIR~combout ),
	.d(\cpu|comb_895|F [3]),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_1|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|IR|register8_1|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N24
cycloneive_lcell_comb \cpu|CPR[5]~20 (
// Equation(s):
// \cpu|CPR[5]~20_combout  = (!\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q  & (\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q  & (\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & \cpu|ROM1|altsyncram_component|auto_generated|q_a [37])))

	.dataa(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [37]),
	.cin(gnd),
	.combout(\cpu|CPR[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[5]~20 .lut_mask = 16'h4000;
defparam \cpu|CPR[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N2
cycloneive_lcell_comb \cpu|CPR[5]~21 (
// Equation(s):
// \cpu|CPR[5]~21_combout  = (\cpu|CPR[5]~20_combout ) # ((!\cpu|ROM1|altsyncram_component|auto_generated|q_a [37] & (\cpu|select_control_RB[5]~39_combout  & !\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [37]),
	.datab(\cpu|CPR[5]~20_combout ),
	.datac(\cpu|select_control_RB[5]~39_combout ),
	.datad(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|CPR[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[5]~21 .lut_mask = 16'hCCDC;
defparam \cpu|CPR[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N14
cycloneive_lcell_comb \cpu|CPR[5]~18 (
// Equation(s):
// \cpu|CPR[5]~18_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [35] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [33] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [37] & !\cpu|ROM1|altsyncram_component|auto_generated|q_a 
// [34])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [35]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [33]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [37]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [34]),
	.cin(gnd),
	.combout(\cpu|CPR[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[5]~18 .lut_mask = 16'h0080;
defparam \cpu|CPR[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N0
cycloneive_lcell_comb \cpu|CPR[5]~19 (
// Equation(s):
// \cpu|CPR[5]~19_combout  = (\cpu|CPR[5]~18_combout ) # ((\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q  & (\cpu|select_control_RA[4]~28_combout  & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [37])))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|select_control_RA[4]~28_combout ),
	.datac(\cpu|CPR[5]~18_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [37]),
	.cin(gnd),
	.combout(\cpu|CPR[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[5]~19 .lut_mask = 16'hF0F8;
defparam \cpu|CPR[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N0
cycloneive_lcell_comb \cpu|CPR[5] (
// Equation(s):
// \cpu|CPR [5] = LCELL((\cpu|CPR_PO~combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [36] & ((\cpu|CPR[5]~19_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [36] & (\cpu|CPR[5]~21_combout )))))

	.dataa(\cpu|CPR_PO~combout ),
	.datab(\cpu|CPR[5]~21_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [36]),
	.datad(\cpu|CPR[5]~19_combout ),
	.cin(gnd),
	.combout(\cpu|CPR [5]),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[5] .lut_mask = 16'hA808;
defparam \cpu|CPR[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N29
dffeas \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR [5]),
	.d(gnd),
	.asdata(\cpu|comb_895|F [0]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N26
cycloneive_lcell_comb \cpu|select_RB|Q~62 (
// Equation(s):
// \cpu|select_RB|Q~62_combout  = (\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RB[5]~29_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RB[5]~29_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~62 .lut_mask = 16'hF000;
defparam \cpu|select_RB|Q~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N10
cycloneive_lcell_comb \cpu|select_RB|Q[0]~63 (
// Equation(s):
// \cpu|select_RB|Q[0]~63_combout  = (\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RB[6]~38_combout ) # ((\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_34~q  & \cpu|select_control_RB[7]~34_combout )))) # 
// (!\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34~q  & (\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RB[7]~34_combout ))))

	.dataa(\cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|select_control_RB[6]~38_combout ),
	.datad(\cpu|select_control_RB[7]~34_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[0]~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[0]~63 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[0]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N30
cycloneive_lcell_comb \cpu|select_RB|Q[0]~61 (
// Equation(s):
// \cpu|select_RB|Q[0]~61_combout  = (\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RB[3]~24_combout ) # ((\cpu|select_control_RB[4]~19_combout  & \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34~q )))) # 
// (!\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_34~q  & (\cpu|select_control_RB[4]~19_combout  & (\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34~q )))

	.dataa(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_control_RB[4]~19_combout ),
	.datac(\cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_control_RB[3]~24_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[0]~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[0]~61 .lut_mask = 16'hEAC0;
defparam \cpu|select_RB|Q[0]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N0
cycloneive_lcell_comb \cpu|select_RB|Q[0]~60 (
// Equation(s):
// \cpu|select_RB|Q[0]~60_combout  = (\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_34~q  & ((\cpu|select_control_RB[1]~11_combout ) # ((\cpu|select_control_RB[2]~15_combout  & \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_34~q )))) # 
// (!\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_34~q  & (\cpu|select_control_RB[2]~15_combout  & ((\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_34~q ))))

	.dataa(\cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datab(\cpu|select_control_RB[2]~15_combout ),
	.datac(\cpu|select_control_RB[1]~11_combout ),
	.datad(\cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[0]~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[0]~60 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[0]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N12
cycloneive_lcell_comb \cpu|select_RB|Q[0] (
// Equation(s):
// \cpu|select_RB|Q [0] = (\cpu|select_RB|Q~62_combout ) # ((\cpu|select_RB|Q[0]~63_combout ) # ((\cpu|select_RB|Q[0]~61_combout ) # (\cpu|select_RB|Q[0]~60_combout )))

	.dataa(\cpu|select_RB|Q~62_combout ),
	.datab(\cpu|select_RB|Q[0]~63_combout ),
	.datac(\cpu|select_RB|Q[0]~61_combout ),
	.datad(\cpu|select_RB|Q[0]~60_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [0]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[0] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N30
cycloneive_lcell_comb \cpu|select_B|Q[0]~55 (
// Equation(s):
// \cpu|select_B|Q[0]~55_combout  = (\cpu|select_B|three_two_translator|15~6_combout  & ((\cpu|select_B|Q[3]~37_combout ) # ((\cpu|RAM|altsyncram_component|auto_generated|q_a [0])))) # (!\cpu|select_B|three_two_translator|15~6_combout  & 
// (!\cpu|select_B|Q[3]~37_combout  & ((\cpu|select_RA|Q [0]))))

	.dataa(\cpu|select_B|three_two_translator|15~6_combout ),
	.datab(\cpu|select_B|Q[3]~37_combout ),
	.datac(\cpu|RAM|altsyncram_component|auto_generated|q_a [0]),
	.datad(\cpu|select_RA|Q [0]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[0]~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[0]~55 .lut_mask = 16'hB9A8;
defparam \cpu|select_B|Q[0]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N22
cycloneive_lcell_comb \cpu|select_B|Q[0]~56 (
// Equation(s):
// \cpu|select_B|Q[0]~56_combout  = (\cpu|select_B|Q[3]~37_combout  & ((\cpu|select_B|Q[0]~55_combout  & (\cpu|MAR|register8_1|SYNTHESIZED_WIRE_34~q )) # (!\cpu|select_B|Q[0]~55_combout  & ((\cpu|select_RB|Q [0]))))) # (!\cpu|select_B|Q[3]~37_combout  & 
// (((\cpu|select_B|Q[0]~55_combout ))))

	.dataa(\cpu|select_B|Q[3]~37_combout ),
	.datab(\cpu|MAR|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|select_RB|Q [0]),
	.datad(\cpu|select_B|Q[0]~55_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[0]~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[0]~56 .lut_mask = 16'hDDA0;
defparam \cpu|select_B|Q[0]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N12
cycloneive_lcell_comb \cpu|select_B|Q[0]~57 (
// Equation(s):
// \cpu|select_B|Q[0]~57_combout  = (!\cpu|select_B|Q[3]~40_combout  & ((\cpu|select_B|three_two_translator|15~8_combout  & (\cpu|PC|register8_1|SYNTHESIZED_WIRE_34~q )) # (!\cpu|select_B|three_two_translator|15~8_combout  & ((\cpu|select_B|Q[0]~56_combout 
// )))))

	.dataa(\cpu|select_B|Q[3]~40_combout ),
	.datab(\cpu|select_B|three_two_translator|15~8_combout ),
	.datac(\cpu|PC|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_B|Q[0]~56_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[0]~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[0]~57 .lut_mask = 16'h5140;
defparam \cpu|select_B|Q[0]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N18
cycloneive_lcell_comb \cpu|select_B|Q[0]~58 (
// Equation(s):
// \cpu|select_B|Q[0]~58_combout  = (\cpu|select_B|Q[0]~57_combout ) # ((\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q  & \cpu|select_B|Q[3]~40_combout ))

	.dataa(gnd),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|select_B|Q[3]~40_combout ),
	.datad(\cpu|select_B|Q[0]~57_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[0]~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[0]~58 .lut_mask = 16'hFFC0;
defparam \cpu|select_B|Q[0]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneive_lcell_comb \cpu|comb_895|Mux8~7 (
// Equation(s):
// \cpu|comb_895|Mux8~7_combout  = (\cpu|comb_895|Mux8~6_combout  & ((\cpu|select_B|Q[0]~58_combout ) # ((\cpu|select_A|Q[0]~59_combout ) # (!\cpu|comb_895|Mux8~5_combout )))) # (!\cpu|comb_895|Mux8~6_combout  & (\cpu|select_B|Q[0]~58_combout  & 
// (\cpu|comb_895|Mux8~5_combout  & \cpu|select_A|Q[0]~59_combout )))

	.dataa(\cpu|comb_895|Mux8~6_combout ),
	.datab(\cpu|select_B|Q[0]~58_combout ),
	.datac(\cpu|comb_895|Mux8~5_combout ),
	.datad(\cpu|select_A|Q[0]~59_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux8~7 .lut_mask = 16'hEA8A;
defparam \cpu|comb_895|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N10
cycloneive_lcell_comb \cpu|comb_895|Mux8~4 (
// Equation(s):
// \cpu|comb_895|Mux8~4_combout  = (\cpu|comb_895|shift_direction~combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (\cpu|select_B|Q[1]~54_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & 
// ((\cpu|select_A|Q[1]~55_combout )))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|select_B|Q[1]~54_combout ),
	.datac(\cpu|select_A|Q[1]~55_combout ),
	.datad(\cpu|comb_895|shift_direction~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux8~4 .lut_mask = 16'hD800;
defparam \cpu|comb_895|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneive_lcell_comb \cpu|comb_895|Mux8~8 (
// Equation(s):
// \cpu|comb_895|Mux8~8_combout  = (\cpu|comb_895|Mux8~5_combout  & (\cpu|comb_895|Mux8~7_combout )) # (!\cpu|comb_895|Mux8~5_combout  & ((\cpu|comb_895|Mux8~7_combout  & (\cpu|comb_895|Mux8~4_combout )) # (!\cpu|comb_895|Mux8~7_combout  & 
// ((\cpu|comb_895|Add0~9_combout )))))

	.dataa(\cpu|comb_895|Mux8~5_combout ),
	.datab(\cpu|comb_895|Mux8~7_combout ),
	.datac(\cpu|comb_895|Mux8~4_combout ),
	.datad(\cpu|comb_895|Add0~9_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux8~8 .lut_mask = 16'hD9C8;
defparam \cpu|comb_895|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneive_lcell_comb \cpu|comb_895|Mux8~9 (
// Equation(s):
// \cpu|comb_895|Mux8~9_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [22] & (((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [22] & 
// ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|comb_895|Add5~0_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (\cpu|select_A|Q[0]~59_combout ))))

	.dataa(\cpu|select_A|Q[0]~59_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|comb_895|Add5~0_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux8~9 .lut_mask = 16'hFC22;
defparam \cpu|comb_895|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cycloneive_lcell_comb \cpu|comb_895|Mux8~10 (
// Equation(s):
// \cpu|comb_895|Mux8~10_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [22] & ((\cpu|comb_895|Mux8~9_combout  & ((\cpu|comb_895|Add0~9_combout ))) # (!\cpu|comb_895|Mux8~9_combout  & (\cpu|select_B|Q[0]~58_combout )))) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [22] & (\cpu|comb_895|Mux8~9_combout ))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|comb_895|Mux8~9_combout ),
	.datac(\cpu|select_B|Q[0]~58_combout ),
	.datad(\cpu|comb_895|Add0~9_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux8~10 .lut_mask = 16'hEC64;
defparam \cpu|comb_895|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneive_lcell_comb \cpu|comb_895|Mux8~11 (
// Equation(s):
// \cpu|comb_895|Mux8~11_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|comb_895|Add0~9_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (\cpu|comb_895|Mux8~10_combout ))

	.dataa(\cpu|comb_895|Mux8~10_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datac(gnd),
	.datad(\cpu|comb_895|Add0~9_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux8~11 .lut_mask = 16'hEE22;
defparam \cpu|comb_895|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneive_lcell_comb \cpu|comb_895|Mux8~12 (
// Equation(s):
// \cpu|comb_895|Mux8~12_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & (((\cpu|ROM1|altsyncram_component|auto_generated|q_a [25])))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & 
// ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & (\cpu|comb_895|Mux8~8_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|comb_895|Mux8~11_combout )))))

	.dataa(\cpu|comb_895|Mux8~8_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]),
	.datac(\cpu|comb_895|Mux8~11_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux8~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux8~12 .lut_mask = 16'hEE30;
defparam \cpu|comb_895|Mux8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N12
cycloneive_lcell_comb \cpu|select_A|Q[15]~0 (
// Equation(s):
// \cpu|select_A|Q[15]~0_combout  = (\cpu|MAR|register8_4|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_A|three_two_translator|15~0_combout ) # ((\cpu|PC|register8_4|SYNTHESIZED_WIRE_30~q  & \cpu|select_A|three_two_translator|15~1_combout )))) # 
// (!\cpu|MAR|register8_4|SYNTHESIZED_WIRE_30~q  & (((\cpu|PC|register8_4|SYNTHESIZED_WIRE_30~q  & \cpu|select_A|three_two_translator|15~1_combout ))))

	.dataa(\cpu|MAR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|select_A|three_two_translator|15~0_combout ),
	.datac(\cpu|PC|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_A|three_two_translator|15~1_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[15]~0 .lut_mask = 16'hF888;
defparam \cpu|select_A|Q[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N28
cycloneive_lcell_comb \cpu|select_A|Q[15]~1 (
// Equation(s):
// \cpu|select_A|Q[15]~1_combout  = (\cpu|select_A|three_two_translator|15~4_combout  & ((\cpu|RAM|altsyncram_component|auto_generated|q_a [15]) # ((\cpu|select_A|three_two_translator|15~3_combout  & \cpu|select_RB|Q [15])))) # 
// (!\cpu|select_A|three_two_translator|15~4_combout  & (((\cpu|select_A|three_two_translator|15~3_combout  & \cpu|select_RB|Q [15]))))

	.dataa(\cpu|select_A|three_two_translator|15~4_combout ),
	.datab(\cpu|RAM|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|select_A|three_two_translator|15~3_combout ),
	.datad(\cpu|select_RB|Q [15]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[15]~1 .lut_mask = 16'hF888;
defparam \cpu|select_A|Q[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N10
cycloneive_lcell_comb \cpu|select_A|Q[15]~2 (
// Equation(s):
// \cpu|select_A|Q[15]~2_combout  = (\cpu|select_A|Q[15]~0_combout ) # ((\cpu|select_A|Q[15]~1_combout ) # ((\cpu|select_A|three_two_translator|15~2_combout  & \cpu|select_RA|Q [15])))

	.dataa(\cpu|select_A|three_two_translator|15~2_combout ),
	.datab(\cpu|select_RA|Q [15]),
	.datac(\cpu|select_A|Q[15]~0_combout ),
	.datad(\cpu|select_A|Q[15]~1_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[15]~2 .lut_mask = 16'hFFF8;
defparam \cpu|select_A|Q[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N18
cycloneive_lcell_comb \cpu|comb_895|Equal0~7 (
// Equation(s):
// \cpu|comb_895|Equal0~7_combout  = (\cpu|select_A|Q[2]~51_combout  & (\cpu|select_B|Q[2]~50_combout  & (\cpu|select_B|Q[3]~46_combout  $ (!\cpu|select_A|Q[3]~47_combout )))) # (!\cpu|select_A|Q[2]~51_combout  & (!\cpu|select_B|Q[2]~50_combout  & 
// (\cpu|select_B|Q[3]~46_combout  $ (!\cpu|select_A|Q[3]~47_combout ))))

	.dataa(\cpu|select_A|Q[2]~51_combout ),
	.datab(\cpu|select_B|Q[2]~50_combout ),
	.datac(\cpu|select_B|Q[3]~46_combout ),
	.datad(\cpu|select_A|Q[3]~47_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Equal0~7 .lut_mask = 16'h9009;
defparam \cpu|comb_895|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N28
cycloneive_lcell_comb \cpu|comb_895|Equal0~6 (
// Equation(s):
// \cpu|comb_895|Equal0~6_combout  = (\cpu|select_B|Q[0]~58_combout  & (\cpu|select_A|Q[0]~59_combout  & (\cpu|select_B|Q[1]~54_combout  $ (!\cpu|select_A|Q[1]~55_combout )))) # (!\cpu|select_B|Q[0]~58_combout  & (!\cpu|select_A|Q[0]~59_combout  & 
// (\cpu|select_B|Q[1]~54_combout  $ (!\cpu|select_A|Q[1]~55_combout ))))

	.dataa(\cpu|select_B|Q[0]~58_combout ),
	.datab(\cpu|select_B|Q[1]~54_combout ),
	.datac(\cpu|select_A|Q[0]~59_combout ),
	.datad(\cpu|select_A|Q[1]~55_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Equal0~6 .lut_mask = 16'h8421;
defparam \cpu|comb_895|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N20
cycloneive_lcell_comb \cpu|comb_895|Equal0~8 (
// Equation(s):
// \cpu|comb_895|Equal0~8_combout  = (\cpu|comb_895|Equal0~7_combout  & (\cpu|comb_895|Equal0~6_combout  & (\cpu|select_B|Q[4]~42_combout  $ (!\cpu|select_A|Q[4]~43_combout ))))

	.dataa(\cpu|select_B|Q[4]~42_combout ),
	.datab(\cpu|comb_895|Equal0~7_combout ),
	.datac(\cpu|select_A|Q[4]~43_combout ),
	.datad(\cpu|comb_895|Equal0~6_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Equal0~8 .lut_mask = 16'h8400;
defparam \cpu|comb_895|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N7
dffeas \cpu|MAR|register8_4|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPMAR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [14]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [29]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|register8_4|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|MAR|register8_4|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N29
dffeas \cpu|PC|register8_4|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPPC~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [14]),
	.clrn(\cpu|ROM1|altsyncram_component|auto_generated|q_a [31]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|register8_4|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|register8_4|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|PC|register8_4|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N28
cycloneive_lcell_comb \cpu|select_B|Q[14]~4 (
// Equation(s):
// \cpu|select_B|Q[14]~4_combout  = (\cpu|MAR|register8_4|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_B|three_two_translator|15~0_combout ) # ((\cpu|select_B|three_two_translator|15~1_combout  & \cpu|PC|register8_4|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|MAR|register8_4|SYNTHESIZED_WIRE_32~q  & (\cpu|select_B|three_two_translator|15~1_combout  & (\cpu|PC|register8_4|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|MAR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|select_B|three_two_translator|15~1_combout ),
	.datac(\cpu|PC|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_B|three_two_translator|15~0_combout ),
	.cin(gnd),
	.combout(\cpu|select_B|Q[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[14]~4 .lut_mask = 16'hEAC0;
defparam \cpu|select_B|Q[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N29
dffeas \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [14]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N5
dffeas \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [14]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N4
cycloneive_lcell_comb \cpu|select_RB|Q[14]~5 (
// Equation(s):
// \cpu|select_RB|Q[14]~5_combout  = (\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RB[4]~19_combout ) # ((\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RB[3]~24_combout )))) # 
// (!\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_32~q  & (((\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RB[3]~24_combout ))))

	.dataa(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|select_control_RB[4]~19_combout ),
	.datac(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RB[3]~24_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[14]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[14]~5 .lut_mask = 16'hF888;
defparam \cpu|select_RB|Q[14]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N25
dffeas \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR [6]),
	.d(gnd),
	.asdata(\cpu|comb_895|F [14]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N21
dffeas \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR [7]),
	.d(gnd),
	.asdata(\cpu|comb_895|F [14]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N20
cycloneive_lcell_comb \cpu|select_RB|Q[14]~7 (
// Equation(s):
// \cpu|select_RB|Q[14]~7_combout  = (\cpu|select_control_RB[6]~38_combout  & ((\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_32~q ) # ((\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RB[7]~34_combout )))) # 
// (!\cpu|select_control_RB[6]~38_combout  & (((\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RB[7]~34_combout ))))

	.dataa(\cpu|select_control_RB[6]~38_combout ),
	.datab(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RB[7]~34_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[14]~7 .lut_mask = 16'hF888;
defparam \cpu|select_RB|Q[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N17
dffeas \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR [5]),
	.d(gnd),
	.asdata(\cpu|comb_895|F [14]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N4
cycloneive_lcell_comb \cpu|select_RB|Q~6 (
// Equation(s):
// \cpu|select_RB|Q~6_combout  = (\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RB[5]~29_combout )

	.dataa(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|select_control_RB[5]~29_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q~6 .lut_mask = 16'hAA00;
defparam \cpu|select_RB|Q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N15
dffeas \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [14]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N31
dffeas \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPR[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [14]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N30
cycloneive_lcell_comb \cpu|select_RB|Q[14]~4 (
// Equation(s):
// \cpu|select_RB|Q[14]~4_combout  = (\cpu|select_control_RB[2]~15_combout  & ((\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_32~q ) # ((\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RB[1]~11_combout )))) # 
// (!\cpu|select_control_RB[2]~15_combout  & (\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RB[1]~11_combout ))))

	.dataa(\cpu|select_control_RB[2]~15_combout ),
	.datab(\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RB[1]~11_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[14]~4 .lut_mask = 16'hECA0;
defparam \cpu|select_RB|Q[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N12
cycloneive_lcell_comb \cpu|select_RB|Q[14] (
// Equation(s):
// \cpu|select_RB|Q [14] = (\cpu|select_RB|Q[14]~5_combout ) # ((\cpu|select_RB|Q[14]~7_combout ) # ((\cpu|select_RB|Q~6_combout ) # (\cpu|select_RB|Q[14]~4_combout )))

	.dataa(\cpu|select_RB|Q[14]~5_combout ),
	.datab(\cpu|select_RB|Q[14]~7_combout ),
	.datac(\cpu|select_RB|Q~6_combout ),
	.datad(\cpu|select_RB|Q[14]~4_combout ),
	.cin(gnd),
	.combout(\cpu|select_RB|Q [14]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RB|Q[14] .lut_mask = 16'hFFFE;
defparam \cpu|select_RB|Q[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N14
cycloneive_lcell_comb \cpu|select_B|Q[14]~5 (
// Equation(s):
// \cpu|select_B|Q[14]~5_combout  = (\cpu|select_B|three_two_translator|15~4_combout  & ((\cpu|RAM|altsyncram_component|auto_generated|q_a [14]) # ((\cpu|select_B|three_two_translator|15~2_combout  & \cpu|select_RB|Q [14])))) # 
// (!\cpu|select_B|three_two_translator|15~4_combout  & (\cpu|select_B|three_two_translator|15~2_combout  & (\cpu|select_RB|Q [14])))

	.dataa(\cpu|select_B|three_two_translator|15~4_combout ),
	.datab(\cpu|select_B|three_two_translator|15~2_combout ),
	.datac(\cpu|select_RB|Q [14]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[14]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[14]~5 .lut_mask = 16'hEAC0;
defparam \cpu|select_B|Q[14]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N24
cycloneive_lcell_comb \cpu|select_RA|Q[14]~7 (
// Equation(s):
// \cpu|select_RA|Q[14]~7_combout  = (\cpu|select_control_RA[7]~23_combout  & ((\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_32~q ) # ((\cpu|select_control_RA[6]~27_combout  & \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|select_control_RA[7]~23_combout  & (\cpu|select_control_RA[6]~27_combout  & (\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|select_control_RA[7]~23_combout ),
	.datab(\cpu|select_control_RA[6]~27_combout ),
	.datac(\cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[14]~7 .lut_mask = 16'hEAC0;
defparam \cpu|select_RA|Q[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N28
cycloneive_lcell_comb \cpu|select_RA|Q[14]~5 (
// Equation(s):
// \cpu|select_RA|Q[14]~5_combout  = (\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RA[3]~12_combout ) # ((\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RA[4]~7_combout )))) # 
// (!\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_32~q  & (((\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RA[4]~7_combout ))))

	.dataa(\cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|select_control_RA[3]~12_combout ),
	.datac(\cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RA[4]~7_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[14]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[14]~5 .lut_mask = 16'hF888;
defparam \cpu|select_RA|Q[14]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N14
cycloneive_lcell_comb \cpu|select_RA|Q~4 (
// Equation(s):
// \cpu|select_RA|Q~4_combout  = (\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_control_RA[1]~1_combout ) # ((\cpu|select_control_RA[1]~3_combout  & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\cpu|select_control_RA[1]~3_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.datac(\cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_control_RA[1]~1_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q~4 .lut_mask = 16'hF020;
defparam \cpu|select_RA|Q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N4
cycloneive_lcell_comb \cpu|select_RA|Q[14]~6 (
// Equation(s):
// \cpu|select_RA|Q[14]~6_combout  = (\cpu|select_RA|Q[14]~5_combout ) # ((\cpu|select_RA|Q~4_combout ) # ((\cpu|select_control_RA[2]~16_combout  & \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|select_control_RA[2]~16_combout ),
	.datab(\cpu|select_RA|Q[14]~5_combout ),
	.datac(\cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_RA|Q~4_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[14]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[14]~6 .lut_mask = 16'hFFEC;
defparam \cpu|select_RA|Q[14]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N18
cycloneive_lcell_comb \cpu|select_RA|Q[14] (
// Equation(s):
// \cpu|select_RA|Q [14] = (\cpu|select_RA|Q[14]~7_combout ) # ((\cpu|select_RA|Q[14]~6_combout ) # ((\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_32~q  & \cpu|select_control_RA[5]~32_combout )))

	.dataa(\cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|select_RA|Q[14]~7_combout ),
	.datac(\cpu|select_control_RA[5]~32_combout ),
	.datad(\cpu|select_RA|Q[14]~6_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q [14]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[14] .lut_mask = 16'hFFEC;
defparam \cpu|select_RA|Q[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N8
cycloneive_lcell_comb \cpu|select_B|Q[14]~6 (
// Equation(s):
// \cpu|select_B|Q[14]~6_combout  = (\cpu|select_B|Q[14]~4_combout ) # ((\cpu|select_B|Q[14]~5_combout ) # ((\cpu|select_B|three_two_translator|15~3_combout  & \cpu|select_RA|Q [14])))

	.dataa(\cpu|select_B|three_two_translator|15~3_combout ),
	.datab(\cpu|select_B|Q[14]~4_combout ),
	.datac(\cpu|select_B|Q[14]~5_combout ),
	.datad(\cpu|select_RA|Q [14]),
	.cin(gnd),
	.combout(\cpu|select_B|Q[14]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_B|Q[14]~6 .lut_mask = 16'hFEFC;
defparam \cpu|select_B|Q[14]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N6
cycloneive_lcell_comb \cpu|select_A|Q[14]~3 (
// Equation(s):
// \cpu|select_A|Q[14]~3_combout  = (\cpu|select_A|three_two_translator|15~0_combout  & ((\cpu|MAR|register8_4|SYNTHESIZED_WIRE_32~q ) # ((\cpu|PC|register8_4|SYNTHESIZED_WIRE_32~q  & \cpu|select_A|three_two_translator|15~1_combout )))) # 
// (!\cpu|select_A|three_two_translator|15~0_combout  & (\cpu|PC|register8_4|SYNTHESIZED_WIRE_32~q  & ((\cpu|select_A|three_two_translator|15~1_combout ))))

	.dataa(\cpu|select_A|three_two_translator|15~0_combout ),
	.datab(\cpu|PC|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|MAR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_A|three_two_translator|15~1_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[14]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[14]~3 .lut_mask = 16'hECA0;
defparam \cpu|select_A|Q[14]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N30
cycloneive_lcell_comb \cpu|select_A|Q[14]~4 (
// Equation(s):
// \cpu|select_A|Q[14]~4_combout  = (\cpu|select_A|three_two_translator|15~4_combout  & ((\cpu|RAM|altsyncram_component|auto_generated|q_a [14]) # ((\cpu|select_A|three_two_translator|15~3_combout  & \cpu|select_RB|Q [14])))) # 
// (!\cpu|select_A|three_two_translator|15~4_combout  & (\cpu|select_A|three_two_translator|15~3_combout  & (\cpu|select_RB|Q [14])))

	.dataa(\cpu|select_A|three_two_translator|15~4_combout ),
	.datab(\cpu|select_A|three_two_translator|15~3_combout ),
	.datac(\cpu|select_RB|Q [14]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[14]~4 .lut_mask = 16'hEAC0;
defparam \cpu|select_A|Q[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N12
cycloneive_lcell_comb \cpu|select_A|Q[14]~5 (
// Equation(s):
// \cpu|select_A|Q[14]~5_combout  = (\cpu|select_A|Q[14]~3_combout ) # ((\cpu|select_A|Q[14]~4_combout ) # ((\cpu|select_A|three_two_translator|15~2_combout  & \cpu|select_RA|Q [14])))

	.dataa(\cpu|select_A|three_two_translator|15~2_combout ),
	.datab(\cpu|select_A|Q[14]~3_combout ),
	.datac(\cpu|select_A|Q[14]~4_combout ),
	.datad(\cpu|select_RA|Q [14]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[14]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[14]~5 .lut_mask = 16'hFEFC;
defparam \cpu|select_A|Q[14]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N10
cycloneive_lcell_comb \cpu|comb_895|Equal0~5 (
// Equation(s):
// \cpu|comb_895|Equal0~5_combout  = (\cpu|select_A|Q[13]~8_combout  & (\cpu|select_B|Q[13]~9_combout  & (\cpu|select_B|Q[14]~6_combout  $ (!\cpu|select_A|Q[14]~5_combout )))) # (!\cpu|select_A|Q[13]~8_combout  & (!\cpu|select_B|Q[13]~9_combout  & 
// (\cpu|select_B|Q[14]~6_combout  $ (!\cpu|select_A|Q[14]~5_combout ))))

	.dataa(\cpu|select_A|Q[13]~8_combout ),
	.datab(\cpu|select_B|Q[13]~9_combout ),
	.datac(\cpu|select_B|Q[14]~6_combout ),
	.datad(\cpu|select_A|Q[14]~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Equal0~5 .lut_mask = 16'h9009;
defparam \cpu|comb_895|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N26
cycloneive_lcell_comb \cpu|comb_895|Equal0~9 (
// Equation(s):
// \cpu|comb_895|Equal0~9_combout  = (\cpu|comb_895|Equal0~8_combout  & (\cpu|comb_895|Equal0~5_combout  & (\cpu|select_A|Q[15]~2_combout  $ (\cpu|select_B|Q[15]~3_combout ))))

	.dataa(\cpu|select_A|Q[15]~2_combout ),
	.datab(\cpu|select_B|Q[15]~3_combout ),
	.datac(\cpu|comb_895|Equal0~8_combout ),
	.datad(\cpu|comb_895|Equal0~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Equal0~9 .lut_mask = 16'h6000;
defparam \cpu|comb_895|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
cycloneive_lcell_comb \cpu|comb_895|Equal0~1 (
// Equation(s):
// \cpu|comb_895|Equal0~1_combout  = (\cpu|select_A|Q[7]~27_combout  & (\cpu|select_B|Q[7]~28_combout  & (\cpu|select_B|Q [8] $ (!\cpu|select_A|Q [8])))) # (!\cpu|select_A|Q[7]~27_combout  & (!\cpu|select_B|Q[7]~28_combout  & (\cpu|select_B|Q [8] $ 
// (!\cpu|select_A|Q [8]))))

	.dataa(\cpu|select_A|Q[7]~27_combout ),
	.datab(\cpu|select_B|Q [8]),
	.datac(\cpu|select_A|Q [8]),
	.datad(\cpu|select_B|Q[7]~28_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Equal0~1 .lut_mask = 16'h8241;
defparam \cpu|comb_895|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N0
cycloneive_lcell_comb \cpu|comb_895|Equal0~0 (
// Equation(s):
// \cpu|comb_895|Equal0~0_combout  = (\cpu|select_B|Q[6]~32_combout  & (!\cpu|select_A|Q[6]~32_combout  & (\cpu|select_B|Q[5]~36_combout  $ (\cpu|select_A|Q[5]~37_combout )))) # (!\cpu|select_B|Q[6]~32_combout  & (\cpu|select_A|Q[6]~32_combout  & 
// (\cpu|select_B|Q[5]~36_combout  $ (\cpu|select_A|Q[5]~37_combout ))))

	.dataa(\cpu|select_B|Q[6]~32_combout ),
	.datab(\cpu|select_B|Q[5]~36_combout ),
	.datac(\cpu|select_A|Q[6]~32_combout ),
	.datad(\cpu|select_A|Q[5]~37_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Equal0~0 .lut_mask = 16'h1248;
defparam \cpu|comb_895|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N20
cycloneive_lcell_comb \cpu|comb_895|Equal0~2 (
// Equation(s):
// \cpu|comb_895|Equal0~2_combout  = (\cpu|comb_895|Equal0~1_combout  & \cpu|comb_895|Equal0~0_combout )

	.dataa(gnd),
	.datab(\cpu|comb_895|Equal0~1_combout ),
	.datac(gnd),
	.datad(\cpu|comb_895|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Equal0~2 .lut_mask = 16'hCC00;
defparam \cpu|comb_895|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N4
cycloneive_lcell_comb \cpu|comb_895|Equal0~3 (
// Equation(s):
// \cpu|comb_895|Equal0~3_combout  = (\cpu|select_A|Q [9] & (\cpu|select_B|Q [9] & (\cpu|select_B|Q [10] $ (!\cpu|select_A|Q [10])))) # (!\cpu|select_A|Q [9] & (!\cpu|select_B|Q [9] & (\cpu|select_B|Q [10] $ (!\cpu|select_A|Q [10]))))

	.dataa(\cpu|select_A|Q [9]),
	.datab(\cpu|select_B|Q [10]),
	.datac(\cpu|select_A|Q [10]),
	.datad(\cpu|select_B|Q [9]),
	.cin(gnd),
	.combout(\cpu|comb_895|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Equal0~3 .lut_mask = 16'h8241;
defparam \cpu|comb_895|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N16
cycloneive_lcell_comb \cpu|comb_895|Equal0~4 (
// Equation(s):
// \cpu|comb_895|Equal0~4_combout  = (\cpu|select_B|Q[11]~15_combout  & (\cpu|select_A|Q[11]~14_combout  & (\cpu|select_B|Q[12]~12_combout  $ (!\cpu|select_A|Q[12]~11_combout )))) # (!\cpu|select_B|Q[11]~15_combout  & (!\cpu|select_A|Q[11]~14_combout  & 
// (\cpu|select_B|Q[12]~12_combout  $ (!\cpu|select_A|Q[12]~11_combout ))))

	.dataa(\cpu|select_B|Q[11]~15_combout ),
	.datab(\cpu|select_A|Q[11]~14_combout ),
	.datac(\cpu|select_B|Q[12]~12_combout ),
	.datad(\cpu|select_A|Q[12]~11_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Equal0~4 .lut_mask = 16'h9009;
defparam \cpu|comb_895|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N12
cycloneive_lcell_comb \cpu|comb_895|Equal0~10 (
// Equation(s):
// \cpu|comb_895|Equal0~10_combout  = (\cpu|comb_895|Equal0~9_combout  & (\cpu|comb_895|Equal0~2_combout  & (\cpu|comb_895|Equal0~3_combout  & \cpu|comb_895|Equal0~4_combout )))

	.dataa(\cpu|comb_895|Equal0~9_combout ),
	.datab(\cpu|comb_895|Equal0~2_combout ),
	.datac(\cpu|comb_895|Equal0~3_combout ),
	.datad(\cpu|comb_895|Equal0~4_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Equal0~10 .lut_mask = 16'h8000;
defparam \cpu|comb_895|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneive_lcell_comb \cpu|comb_895|Add0~3 (
// Equation(s):
// \cpu|comb_895|Add0~3_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|select_B|Q [8]))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (\cpu|comb_895|Equal0~10_combout ))

	.dataa(\cpu|comb_895|Equal0~10_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|select_B|Q [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~3 .lut_mask = 16'hE2E2;
defparam \cpu|comb_895|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneive_lcell_comb \cpu|comb_895|LessThan1~1 (
// Equation(s):
// \cpu|comb_895|LessThan1~1_cout  = CARRY((\cpu|select_B|Q[0]~58_combout  & !\cpu|select_A|Q[0]~59_combout ))

	.dataa(\cpu|select_B|Q[0]~58_combout ),
	.datab(\cpu|select_A|Q[0]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cpu|comb_895|LessThan1~1_cout ));
// synopsys translate_off
defparam \cpu|comb_895|LessThan1~1 .lut_mask = 16'h0022;
defparam \cpu|comb_895|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cycloneive_lcell_comb \cpu|comb_895|LessThan1~3 (
// Equation(s):
// \cpu|comb_895|LessThan1~3_cout  = CARRY((\cpu|select_A|Q[1]~55_combout  & ((!\cpu|comb_895|LessThan1~1_cout ) # (!\cpu|select_B|Q[1]~54_combout ))) # (!\cpu|select_A|Q[1]~55_combout  & (!\cpu|select_B|Q[1]~54_combout  & !\cpu|comb_895|LessThan1~1_cout )))

	.dataa(\cpu|select_A|Q[1]~55_combout ),
	.datab(\cpu|select_B|Q[1]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|LessThan1~1_cout ),
	.combout(),
	.cout(\cpu|comb_895|LessThan1~3_cout ));
// synopsys translate_off
defparam \cpu|comb_895|LessThan1~3 .lut_mask = 16'h002B;
defparam \cpu|comb_895|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
cycloneive_lcell_comb \cpu|comb_895|LessThan1~5 (
// Equation(s):
// \cpu|comb_895|LessThan1~5_cout  = CARRY((\cpu|select_A|Q[2]~51_combout  & (\cpu|select_B|Q[2]~50_combout  & !\cpu|comb_895|LessThan1~3_cout )) # (!\cpu|select_A|Q[2]~51_combout  & ((\cpu|select_B|Q[2]~50_combout ) # (!\cpu|comb_895|LessThan1~3_cout ))))

	.dataa(\cpu|select_A|Q[2]~51_combout ),
	.datab(\cpu|select_B|Q[2]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|LessThan1~3_cout ),
	.combout(),
	.cout(\cpu|comb_895|LessThan1~5_cout ));
// synopsys translate_off
defparam \cpu|comb_895|LessThan1~5 .lut_mask = 16'h004D;
defparam \cpu|comb_895|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cycloneive_lcell_comb \cpu|comb_895|LessThan1~7 (
// Equation(s):
// \cpu|comb_895|LessThan1~7_cout  = CARRY((\cpu|select_A|Q[3]~47_combout  & ((!\cpu|comb_895|LessThan1~5_cout ) # (!\cpu|select_B|Q[3]~46_combout ))) # (!\cpu|select_A|Q[3]~47_combout  & (!\cpu|select_B|Q[3]~46_combout  & !\cpu|comb_895|LessThan1~5_cout )))

	.dataa(\cpu|select_A|Q[3]~47_combout ),
	.datab(\cpu|select_B|Q[3]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|LessThan1~5_cout ),
	.combout(),
	.cout(\cpu|comb_895|LessThan1~7_cout ));
// synopsys translate_off
defparam \cpu|comb_895|LessThan1~7 .lut_mask = 16'h002B;
defparam \cpu|comb_895|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cycloneive_lcell_comb \cpu|comb_895|LessThan1~9 (
// Equation(s):
// \cpu|comb_895|LessThan1~9_cout  = CARRY((\cpu|select_B|Q[4]~42_combout  & ((!\cpu|comb_895|LessThan1~7_cout ) # (!\cpu|select_A|Q[4]~43_combout ))) # (!\cpu|select_B|Q[4]~42_combout  & (!\cpu|select_A|Q[4]~43_combout  & !\cpu|comb_895|LessThan1~7_cout )))

	.dataa(\cpu|select_B|Q[4]~42_combout ),
	.datab(\cpu|select_A|Q[4]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|LessThan1~7_cout ),
	.combout(),
	.cout(\cpu|comb_895|LessThan1~9_cout ));
// synopsys translate_off
defparam \cpu|comb_895|LessThan1~9 .lut_mask = 16'h002B;
defparam \cpu|comb_895|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cycloneive_lcell_comb \cpu|comb_895|LessThan1~11 (
// Equation(s):
// \cpu|comb_895|LessThan1~11_cout  = CARRY((\cpu|select_B|Q[5]~36_combout  & (!\cpu|select_A|Q[5]~37_combout  & !\cpu|comb_895|LessThan1~9_cout )) # (!\cpu|select_B|Q[5]~36_combout  & ((!\cpu|comb_895|LessThan1~9_cout ) # (!\cpu|select_A|Q[5]~37_combout 
// ))))

	.dataa(\cpu|select_B|Q[5]~36_combout ),
	.datab(\cpu|select_A|Q[5]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|LessThan1~9_cout ),
	.combout(),
	.cout(\cpu|comb_895|LessThan1~11_cout ));
// synopsys translate_off
defparam \cpu|comb_895|LessThan1~11 .lut_mask = 16'h0017;
defparam \cpu|comb_895|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneive_lcell_comb \cpu|comb_895|LessThan1~13 (
// Equation(s):
// \cpu|comb_895|LessThan1~13_cout  = CARRY((\cpu|select_A|Q[6]~32_combout  & ((\cpu|select_B|Q[6]~32_combout ) # (!\cpu|comb_895|LessThan1~11_cout ))) # (!\cpu|select_A|Q[6]~32_combout  & (\cpu|select_B|Q[6]~32_combout  & !\cpu|comb_895|LessThan1~11_cout 
// )))

	.dataa(\cpu|select_A|Q[6]~32_combout ),
	.datab(\cpu|select_B|Q[6]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|LessThan1~11_cout ),
	.combout(),
	.cout(\cpu|comb_895|LessThan1~13_cout ));
// synopsys translate_off
defparam \cpu|comb_895|LessThan1~13 .lut_mask = 16'h008E;
defparam \cpu|comb_895|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneive_lcell_comb \cpu|comb_895|LessThan1~15 (
// Equation(s):
// \cpu|comb_895|LessThan1~15_cout  = CARRY((\cpu|select_B|Q[7]~28_combout  & (\cpu|select_A|Q[7]~27_combout  & !\cpu|comb_895|LessThan1~13_cout )) # (!\cpu|select_B|Q[7]~28_combout  & ((\cpu|select_A|Q[7]~27_combout ) # (!\cpu|comb_895|LessThan1~13_cout 
// ))))

	.dataa(\cpu|select_B|Q[7]~28_combout ),
	.datab(\cpu|select_A|Q[7]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|LessThan1~13_cout ),
	.combout(),
	.cout(\cpu|comb_895|LessThan1~15_cout ));
// synopsys translate_off
defparam \cpu|comb_895|LessThan1~15 .lut_mask = 16'h004D;
defparam \cpu|comb_895|LessThan1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneive_lcell_comb \cpu|comb_895|LessThan1~17 (
// Equation(s):
// \cpu|comb_895|LessThan1~17_cout  = CARRY((\cpu|select_A|Q [8] & (\cpu|select_B|Q [8] & !\cpu|comb_895|LessThan1~15_cout )) # (!\cpu|select_A|Q [8] & ((\cpu|select_B|Q [8]) # (!\cpu|comb_895|LessThan1~15_cout ))))

	.dataa(\cpu|select_A|Q [8]),
	.datab(\cpu|select_B|Q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|LessThan1~15_cout ),
	.combout(),
	.cout(\cpu|comb_895|LessThan1~17_cout ));
// synopsys translate_off
defparam \cpu|comb_895|LessThan1~17 .lut_mask = 16'h004D;
defparam \cpu|comb_895|LessThan1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneive_lcell_comb \cpu|comb_895|LessThan1~19 (
// Equation(s):
// \cpu|comb_895|LessThan1~19_cout  = CARRY((\cpu|select_B|Q [9] & (\cpu|select_A|Q [9] & !\cpu|comb_895|LessThan1~17_cout )) # (!\cpu|select_B|Q [9] & ((\cpu|select_A|Q [9]) # (!\cpu|comb_895|LessThan1~17_cout ))))

	.dataa(\cpu|select_B|Q [9]),
	.datab(\cpu|select_A|Q [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|LessThan1~17_cout ),
	.combout(),
	.cout(\cpu|comb_895|LessThan1~19_cout ));
// synopsys translate_off
defparam \cpu|comb_895|LessThan1~19 .lut_mask = 16'h004D;
defparam \cpu|comb_895|LessThan1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneive_lcell_comb \cpu|comb_895|LessThan1~21 (
// Equation(s):
// \cpu|comb_895|LessThan1~21_cout  = CARRY((\cpu|select_A|Q [10] & (\cpu|select_B|Q [10] & !\cpu|comb_895|LessThan1~19_cout )) # (!\cpu|select_A|Q [10] & ((\cpu|select_B|Q [10]) # (!\cpu|comb_895|LessThan1~19_cout ))))

	.dataa(\cpu|select_A|Q [10]),
	.datab(\cpu|select_B|Q [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|LessThan1~19_cout ),
	.combout(),
	.cout(\cpu|comb_895|LessThan1~21_cout ));
// synopsys translate_off
defparam \cpu|comb_895|LessThan1~21 .lut_mask = 16'h004D;
defparam \cpu|comb_895|LessThan1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneive_lcell_comb \cpu|comb_895|LessThan1~23 (
// Equation(s):
// \cpu|comb_895|LessThan1~23_cout  = CARRY((\cpu|select_B|Q[11]~15_combout  & (\cpu|select_A|Q[11]~14_combout  & !\cpu|comb_895|LessThan1~21_cout )) # (!\cpu|select_B|Q[11]~15_combout  & ((\cpu|select_A|Q[11]~14_combout ) # (!\cpu|comb_895|LessThan1~21_cout 
// ))))

	.dataa(\cpu|select_B|Q[11]~15_combout ),
	.datab(\cpu|select_A|Q[11]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|LessThan1~21_cout ),
	.combout(),
	.cout(\cpu|comb_895|LessThan1~23_cout ));
// synopsys translate_off
defparam \cpu|comb_895|LessThan1~23 .lut_mask = 16'h004D;
defparam \cpu|comb_895|LessThan1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneive_lcell_comb \cpu|comb_895|LessThan1~25 (
// Equation(s):
// \cpu|comb_895|LessThan1~25_cout  = CARRY((\cpu|select_B|Q[12]~12_combout  & ((!\cpu|comb_895|LessThan1~23_cout ) # (!\cpu|select_A|Q[12]~11_combout ))) # (!\cpu|select_B|Q[12]~12_combout  & (!\cpu|select_A|Q[12]~11_combout  & 
// !\cpu|comb_895|LessThan1~23_cout )))

	.dataa(\cpu|select_B|Q[12]~12_combout ),
	.datab(\cpu|select_A|Q[12]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|LessThan1~23_cout ),
	.combout(),
	.cout(\cpu|comb_895|LessThan1~25_cout ));
// synopsys translate_off
defparam \cpu|comb_895|LessThan1~25 .lut_mask = 16'h002B;
defparam \cpu|comb_895|LessThan1~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cycloneive_lcell_comb \cpu|comb_895|LessThan1~27 (
// Equation(s):
// \cpu|comb_895|LessThan1~27_cout  = CARRY((\cpu|select_B|Q[13]~9_combout  & (\cpu|select_A|Q[13]~8_combout  & !\cpu|comb_895|LessThan1~25_cout )) # (!\cpu|select_B|Q[13]~9_combout  & ((\cpu|select_A|Q[13]~8_combout ) # (!\cpu|comb_895|LessThan1~25_cout 
// ))))

	.dataa(\cpu|select_B|Q[13]~9_combout ),
	.datab(\cpu|select_A|Q[13]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|LessThan1~25_cout ),
	.combout(),
	.cout(\cpu|comb_895|LessThan1~27_cout ));
// synopsys translate_off
defparam \cpu|comb_895|LessThan1~27 .lut_mask = 16'h004D;
defparam \cpu|comb_895|LessThan1~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneive_lcell_comb \cpu|comb_895|LessThan1~29 (
// Equation(s):
// \cpu|comb_895|LessThan1~29_cout  = CARRY((\cpu|select_B|Q[14]~6_combout  & ((!\cpu|comb_895|LessThan1~27_cout ) # (!\cpu|select_A|Q[14]~5_combout ))) # (!\cpu|select_B|Q[14]~6_combout  & (!\cpu|select_A|Q[14]~5_combout  & !\cpu|comb_895|LessThan1~27_cout 
// )))

	.dataa(\cpu|select_B|Q[14]~6_combout ),
	.datab(\cpu|select_A|Q[14]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|LessThan1~27_cout ),
	.combout(),
	.cout(\cpu|comb_895|LessThan1~29_cout ));
// synopsys translate_off
defparam \cpu|comb_895|LessThan1~29 .lut_mask = 16'h002B;
defparam \cpu|comb_895|LessThan1~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneive_lcell_comb \cpu|comb_895|LessThan1~30 (
// Equation(s):
// \cpu|comb_895|LessThan1~30_combout  = (\cpu|select_B|Q[15]~3_combout  & (\cpu|comb_895|LessThan1~29_cout  & !\cpu|select_A|Q[15]~2_combout )) # (!\cpu|select_B|Q[15]~3_combout  & ((\cpu|comb_895|LessThan1~29_cout ) # (!\cpu|select_A|Q[15]~2_combout )))

	.dataa(gnd),
	.datab(\cpu|select_B|Q[15]~3_combout ),
	.datac(gnd),
	.datad(\cpu|select_A|Q[15]~2_combout ),
	.cin(\cpu|comb_895|LessThan1~29_cout ),
	.combout(\cpu|comb_895|LessThan1~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|LessThan1~30 .lut_mask = 16'h30F3;
defparam \cpu|comb_895|LessThan1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneive_lcell_comb \cpu|comb_895|Add0~0 (
// Equation(s):
// \cpu|comb_895|Add0~0_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (!\cpu|comb_895|Equal0~10_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|comb_895|LessThan1~30_combout )))

	.dataa(\cpu|comb_895|Equal0~10_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datac(gnd),
	.datad(\cpu|comb_895|LessThan1~30_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~0 .lut_mask = 16'h7744;
defparam \cpu|comb_895|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneive_lcell_comb \cpu|comb_895|Add0~2 (
// Equation(s):
// \cpu|comb_895|Add0~2_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((!\cpu|select_B|Q[0]~58_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (\cpu|comb_895|Add5~0_combout ))

	.dataa(\cpu|comb_895|Add5~0_combout ),
	.datab(gnd),
	.datac(\cpu|select_B|Q[0]~58_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~2 .lut_mask = 16'h0FAA;
defparam \cpu|comb_895|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneive_lcell_comb \cpu|comb_895|LessThan0~1 (
// Equation(s):
// \cpu|comb_895|LessThan0~1_cout  = CARRY((!\cpu|select_B|Q[0]~58_combout  & \cpu|select_A|Q[0]~59_combout ))

	.dataa(\cpu|select_B|Q[0]~58_combout ),
	.datab(\cpu|select_A|Q[0]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cpu|comb_895|LessThan0~1_cout ));
// synopsys translate_off
defparam \cpu|comb_895|LessThan0~1 .lut_mask = 16'h0044;
defparam \cpu|comb_895|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
cycloneive_lcell_comb \cpu|comb_895|LessThan0~3 (
// Equation(s):
// \cpu|comb_895|LessThan0~3_cout  = CARRY((\cpu|select_B|Q[1]~54_combout  & ((!\cpu|comb_895|LessThan0~1_cout ) # (!\cpu|select_A|Q[1]~55_combout ))) # (!\cpu|select_B|Q[1]~54_combout  & (!\cpu|select_A|Q[1]~55_combout  & !\cpu|comb_895|LessThan0~1_cout )))

	.dataa(\cpu|select_B|Q[1]~54_combout ),
	.datab(\cpu|select_A|Q[1]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|LessThan0~1_cout ),
	.combout(),
	.cout(\cpu|comb_895|LessThan0~3_cout ));
// synopsys translate_off
defparam \cpu|comb_895|LessThan0~3 .lut_mask = 16'h002B;
defparam \cpu|comb_895|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cycloneive_lcell_comb \cpu|comb_895|LessThan0~5 (
// Equation(s):
// \cpu|comb_895|LessThan0~5_cout  = CARRY((\cpu|select_B|Q[2]~50_combout  & (\cpu|select_A|Q[2]~51_combout  & !\cpu|comb_895|LessThan0~3_cout )) # (!\cpu|select_B|Q[2]~50_combout  & ((\cpu|select_A|Q[2]~51_combout ) # (!\cpu|comb_895|LessThan0~3_cout ))))

	.dataa(\cpu|select_B|Q[2]~50_combout ),
	.datab(\cpu|select_A|Q[2]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|LessThan0~3_cout ),
	.combout(),
	.cout(\cpu|comb_895|LessThan0~5_cout ));
// synopsys translate_off
defparam \cpu|comb_895|LessThan0~5 .lut_mask = 16'h004D;
defparam \cpu|comb_895|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
cycloneive_lcell_comb \cpu|comb_895|LessThan0~7 (
// Equation(s):
// \cpu|comb_895|LessThan0~7_cout  = CARRY((\cpu|select_B|Q[3]~46_combout  & ((!\cpu|comb_895|LessThan0~5_cout ) # (!\cpu|select_A|Q[3]~47_combout ))) # (!\cpu|select_B|Q[3]~46_combout  & (!\cpu|select_A|Q[3]~47_combout  & !\cpu|comb_895|LessThan0~5_cout )))

	.dataa(\cpu|select_B|Q[3]~46_combout ),
	.datab(\cpu|select_A|Q[3]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|LessThan0~5_cout ),
	.combout(),
	.cout(\cpu|comb_895|LessThan0~7_cout ));
// synopsys translate_off
defparam \cpu|comb_895|LessThan0~7 .lut_mask = 16'h002B;
defparam \cpu|comb_895|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
cycloneive_lcell_comb \cpu|comb_895|LessThan0~9 (
// Equation(s):
// \cpu|comb_895|LessThan0~9_cout  = CARRY((\cpu|select_A|Q[4]~43_combout  & ((!\cpu|comb_895|LessThan0~7_cout ) # (!\cpu|select_B|Q[4]~42_combout ))) # (!\cpu|select_A|Q[4]~43_combout  & (!\cpu|select_B|Q[4]~42_combout  & !\cpu|comb_895|LessThan0~7_cout )))

	.dataa(\cpu|select_A|Q[4]~43_combout ),
	.datab(\cpu|select_B|Q[4]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|LessThan0~7_cout ),
	.combout(),
	.cout(\cpu|comb_895|LessThan0~9_cout ));
// synopsys translate_off
defparam \cpu|comb_895|LessThan0~9 .lut_mask = 16'h002B;
defparam \cpu|comb_895|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneive_lcell_comb \cpu|comb_895|LessThan0~11 (
// Equation(s):
// \cpu|comb_895|LessThan0~11_cout  = CARRY((\cpu|select_B|Q[5]~36_combout  & ((\cpu|select_A|Q[5]~37_combout ) # (!\cpu|comb_895|LessThan0~9_cout ))) # (!\cpu|select_B|Q[5]~36_combout  & (\cpu|select_A|Q[5]~37_combout  & !\cpu|comb_895|LessThan0~9_cout )))

	.dataa(\cpu|select_B|Q[5]~36_combout ),
	.datab(\cpu|select_A|Q[5]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|LessThan0~9_cout ),
	.combout(),
	.cout(\cpu|comb_895|LessThan0~11_cout ));
// synopsys translate_off
defparam \cpu|comb_895|LessThan0~11 .lut_mask = 16'h008E;
defparam \cpu|comb_895|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneive_lcell_comb \cpu|comb_895|LessThan0~13 (
// Equation(s):
// \cpu|comb_895|LessThan0~13_cout  = CARRY((\cpu|select_A|Q[6]~32_combout  & (!\cpu|select_B|Q[6]~32_combout  & !\cpu|comb_895|LessThan0~11_cout )) # (!\cpu|select_A|Q[6]~32_combout  & ((!\cpu|comb_895|LessThan0~11_cout ) # (!\cpu|select_B|Q[6]~32_combout 
// ))))

	.dataa(\cpu|select_A|Q[6]~32_combout ),
	.datab(\cpu|select_B|Q[6]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|LessThan0~11_cout ),
	.combout(),
	.cout(\cpu|comb_895|LessThan0~13_cout ));
// synopsys translate_off
defparam \cpu|comb_895|LessThan0~13 .lut_mask = 16'h0017;
defparam \cpu|comb_895|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
cycloneive_lcell_comb \cpu|comb_895|LessThan0~15 (
// Equation(s):
// \cpu|comb_895|LessThan0~15_cout  = CARRY((\cpu|select_A|Q[7]~27_combout  & (\cpu|select_B|Q[7]~28_combout  & !\cpu|comb_895|LessThan0~13_cout )) # (!\cpu|select_A|Q[7]~27_combout  & ((\cpu|select_B|Q[7]~28_combout ) # (!\cpu|comb_895|LessThan0~13_cout 
// ))))

	.dataa(\cpu|select_A|Q[7]~27_combout ),
	.datab(\cpu|select_B|Q[7]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|LessThan0~13_cout ),
	.combout(),
	.cout(\cpu|comb_895|LessThan0~15_cout ));
// synopsys translate_off
defparam \cpu|comb_895|LessThan0~15 .lut_mask = 16'h004D;
defparam \cpu|comb_895|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cycloneive_lcell_comb \cpu|comb_895|LessThan0~17 (
// Equation(s):
// \cpu|comb_895|LessThan0~17_cout  = CARRY((\cpu|select_A|Q [8] & ((!\cpu|comb_895|LessThan0~15_cout ) # (!\cpu|select_B|Q [8]))) # (!\cpu|select_A|Q [8] & (!\cpu|select_B|Q [8] & !\cpu|comb_895|LessThan0~15_cout )))

	.dataa(\cpu|select_A|Q [8]),
	.datab(\cpu|select_B|Q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|LessThan0~15_cout ),
	.combout(),
	.cout(\cpu|comb_895|LessThan0~17_cout ));
// synopsys translate_off
defparam \cpu|comb_895|LessThan0~17 .lut_mask = 16'h002B;
defparam \cpu|comb_895|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneive_lcell_comb \cpu|comb_895|LessThan0~19 (
// Equation(s):
// \cpu|comb_895|LessThan0~19_cout  = CARRY((\cpu|select_B|Q [9] & ((!\cpu|comb_895|LessThan0~17_cout ) # (!\cpu|select_A|Q [9]))) # (!\cpu|select_B|Q [9] & (!\cpu|select_A|Q [9] & !\cpu|comb_895|LessThan0~17_cout )))

	.dataa(\cpu|select_B|Q [9]),
	.datab(\cpu|select_A|Q [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|LessThan0~17_cout ),
	.combout(),
	.cout(\cpu|comb_895|LessThan0~19_cout ));
// synopsys translate_off
defparam \cpu|comb_895|LessThan0~19 .lut_mask = 16'h002B;
defparam \cpu|comb_895|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneive_lcell_comb \cpu|comb_895|LessThan0~21 (
// Equation(s):
// \cpu|comb_895|LessThan0~21_cout  = CARRY((\cpu|select_A|Q [10] & ((!\cpu|comb_895|LessThan0~19_cout ) # (!\cpu|select_B|Q [10]))) # (!\cpu|select_A|Q [10] & (!\cpu|select_B|Q [10] & !\cpu|comb_895|LessThan0~19_cout )))

	.dataa(\cpu|select_A|Q [10]),
	.datab(\cpu|select_B|Q [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|LessThan0~19_cout ),
	.combout(),
	.cout(\cpu|comb_895|LessThan0~21_cout ));
// synopsys translate_off
defparam \cpu|comb_895|LessThan0~21 .lut_mask = 16'h002B;
defparam \cpu|comb_895|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
cycloneive_lcell_comb \cpu|comb_895|LessThan0~23 (
// Equation(s):
// \cpu|comb_895|LessThan0~23_cout  = CARRY((\cpu|select_B|Q[11]~15_combout  & ((!\cpu|comb_895|LessThan0~21_cout ) # (!\cpu|select_A|Q[11]~14_combout ))) # (!\cpu|select_B|Q[11]~15_combout  & (!\cpu|select_A|Q[11]~14_combout  & 
// !\cpu|comb_895|LessThan0~21_cout )))

	.dataa(\cpu|select_B|Q[11]~15_combout ),
	.datab(\cpu|select_A|Q[11]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|LessThan0~21_cout ),
	.combout(),
	.cout(\cpu|comb_895|LessThan0~23_cout ));
// synopsys translate_off
defparam \cpu|comb_895|LessThan0~23 .lut_mask = 16'h002B;
defparam \cpu|comb_895|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cycloneive_lcell_comb \cpu|comb_895|LessThan0~25 (
// Equation(s):
// \cpu|comb_895|LessThan0~25_cout  = CARRY((\cpu|select_A|Q[12]~11_combout  & ((!\cpu|comb_895|LessThan0~23_cout ) # (!\cpu|select_B|Q[12]~12_combout ))) # (!\cpu|select_A|Q[12]~11_combout  & (!\cpu|select_B|Q[12]~12_combout  & 
// !\cpu|comb_895|LessThan0~23_cout )))

	.dataa(\cpu|select_A|Q[12]~11_combout ),
	.datab(\cpu|select_B|Q[12]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|LessThan0~23_cout ),
	.combout(),
	.cout(\cpu|comb_895|LessThan0~25_cout ));
// synopsys translate_off
defparam \cpu|comb_895|LessThan0~25 .lut_mask = 16'h002B;
defparam \cpu|comb_895|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cycloneive_lcell_comb \cpu|comb_895|LessThan0~27 (
// Equation(s):
// \cpu|comb_895|LessThan0~27_cout  = CARRY((\cpu|select_A|Q[13]~8_combout  & (\cpu|select_B|Q[13]~9_combout  & !\cpu|comb_895|LessThan0~25_cout )) # (!\cpu|select_A|Q[13]~8_combout  & ((\cpu|select_B|Q[13]~9_combout ) # (!\cpu|comb_895|LessThan0~25_cout 
// ))))

	.dataa(\cpu|select_A|Q[13]~8_combout ),
	.datab(\cpu|select_B|Q[13]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|LessThan0~25_cout ),
	.combout(),
	.cout(\cpu|comb_895|LessThan0~27_cout ));
// synopsys translate_off
defparam \cpu|comb_895|LessThan0~27 .lut_mask = 16'h004D;
defparam \cpu|comb_895|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneive_lcell_comb \cpu|comb_895|LessThan0~29 (
// Equation(s):
// \cpu|comb_895|LessThan0~29_cout  = CARRY((\cpu|select_A|Q[14]~5_combout  & ((!\cpu|comb_895|LessThan0~27_cout ) # (!\cpu|select_B|Q[14]~6_combout ))) # (!\cpu|select_A|Q[14]~5_combout  & (!\cpu|select_B|Q[14]~6_combout  & !\cpu|comb_895|LessThan0~27_cout 
// )))

	.dataa(\cpu|select_A|Q[14]~5_combout ),
	.datab(\cpu|select_B|Q[14]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|LessThan0~27_cout ),
	.combout(),
	.cout(\cpu|comb_895|LessThan0~29_cout ));
// synopsys translate_off
defparam \cpu|comb_895|LessThan0~29 .lut_mask = 16'h002B;
defparam \cpu|comb_895|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N30
cycloneive_lcell_comb \cpu|comb_895|LessThan0~30 (
// Equation(s):
// \cpu|comb_895|LessThan0~30_combout  = (\cpu|select_A|Q[15]~2_combout  & ((\cpu|comb_895|LessThan0~29_cout ) # (\cpu|select_B|Q[15]~3_combout ))) # (!\cpu|select_A|Q[15]~2_combout  & (\cpu|comb_895|LessThan0~29_cout  & \cpu|select_B|Q[15]~3_combout ))

	.dataa(\cpu|select_A|Q[15]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|select_B|Q[15]~3_combout ),
	.cin(\cpu|comb_895|LessThan0~29_cout ),
	.combout(\cpu|comb_895|LessThan0~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|LessThan0~30 .lut_mask = 16'hFAA0;
defparam \cpu|comb_895|LessThan0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneive_lcell_comb \cpu|comb_895|Add0~1 (
// Equation(s):
// \cpu|comb_895|Add0~1_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|comb_895|LessThan0~30_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (!\cpu|select_A|Q[0]~59_combout ))

	.dataa(\cpu|select_A|Q[0]~59_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datac(gnd),
	.datad(\cpu|comb_895|LessThan0~30_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~1 .lut_mask = 16'hDD11;
defparam \cpu|comb_895|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneive_lcell_comb \cpu|comb_895|Mux8~2 (
// Equation(s):
// \cpu|comb_895|Mux8~2_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (((\cpu|ROM1|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & 
// ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [22] & ((\cpu|comb_895|Add0~1_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [22] & (\cpu|comb_895|Add0~2_combout ))))

	.dataa(\cpu|comb_895|Add0~2_combout ),
	.datab(\cpu|comb_895|Add0~1_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux8~2 .lut_mask = 16'hFC0A;
defparam \cpu|comb_895|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneive_lcell_comb \cpu|comb_895|Mux8~3 (
// Equation(s):
// \cpu|comb_895|Mux8~3_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|comb_895|Mux8~2_combout  & (\cpu|comb_895|Add0~3_combout )) # (!\cpu|comb_895|Mux8~2_combout  & ((\cpu|comb_895|Add0~0_combout ))))) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (((\cpu|comb_895|Mux8~2_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|comb_895|Add0~3_combout ),
	.datac(\cpu|comb_895|Add0~0_combout ),
	.datad(\cpu|comb_895|Mux8~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux8~3 .lut_mask = 16'hDDA0;
defparam \cpu|comb_895|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cycloneive_lcell_comb \cpu|comb_895|Mux8~14 (
// Equation(s):
// \cpu|comb_895|Mux8~14_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (\cpu|select_B|Q[0]~58_combout  & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [22])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|select_B|Q[0]~58_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux8~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux8~14 .lut_mask = 16'h0004;
defparam \cpu|comb_895|Mux8~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneive_lcell_comb \cpu|comb_895|Mux8~13 (
// Equation(s):
// \cpu|comb_895|Mux8~13_combout  = (\cpu|comb_895|Mux8~12_combout  & (((\cpu|comb_895|Mux8~14_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]))) # (!\cpu|comb_895|Mux8~12_combout  & (\cpu|ROM1|altsyncram_component|auto_generated|q_a 
// [26] & (\cpu|comb_895|Mux8~3_combout )))

	.dataa(\cpu|comb_895|Mux8~12_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]),
	.datac(\cpu|comb_895|Mux8~3_combout ),
	.datad(\cpu|comb_895|Mux8~14_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux8~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux8~13 .lut_mask = 16'hEA62;
defparam \cpu|comb_895|Mux8~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneive_lcell_comb \cpu|comb_895|F[0] (
// Equation(s):
// \cpu|comb_895|F [0] = (GLOBAL(\cpu|comb_895|Mux18~1clkctrl_outclk ) & ((\cpu|comb_895|Mux8~13_combout ))) # (!GLOBAL(\cpu|comb_895|Mux18~1clkctrl_outclk ) & (\cpu|comb_895|F [0]))

	.dataa(\cpu|comb_895|F [0]),
	.datab(gnd),
	.datac(\cpu|comb_895|Mux8~13_combout ),
	.datad(\cpu|comb_895|Mux18~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\cpu|comb_895|F [0]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|F[0] .lut_mask = 16'hF0AA;
defparam \cpu|comb_895|F[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N30
cycloneive_lcell_comb \cpu|select_A|Q[6]~29 (
// Equation(s):
// \cpu|select_A|Q[6]~29_combout  = (\cpu|select_A|Q[6]~28_combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]) # ((!\cpu|RAM|altsyncram_component|auto_generated|q_a [6]) # (!\cpu|select_A|three_two_translator|15~6_combout ))))

	.dataa(\cpu|select_A|Q[6]~28_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|select_A|three_two_translator|15~6_combout ),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[6]~29 .lut_mask = 16'h8AAA;
defparam \cpu|select_A|Q[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N16
cycloneive_lcell_comb \cpu|select_A|Q[6]~30 (
// Equation(s):
// \cpu|select_A|Q[6]~30_combout  = (\cpu|select_A|three_two_translator|15~1_combout  & (!\cpu|PC|register8_2|SYNTHESIZED_WIRE_32~q  & ((!\cpu|select_A|three_two_translator|15~0_combout ) # (!\cpu|MAR|register8_2|SYNTHESIZED_WIRE_32~q )))) # 
// (!\cpu|select_A|three_two_translator|15~1_combout  & (((!\cpu|select_A|three_two_translator|15~0_combout )) # (!\cpu|MAR|register8_2|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|select_A|three_two_translator|15~1_combout ),
	.datab(\cpu|MAR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datac(\cpu|PC|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datad(\cpu|select_A|three_two_translator|15~0_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[6]~30 .lut_mask = 16'h135F;
defparam \cpu|select_A|Q[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N10
cycloneive_lcell_comb \cpu|select_A|Q[6]~31 (
// Equation(s):
// \cpu|select_A|Q[6]~31_combout  = (\cpu|select_A|Q[6]~29_combout  & (\cpu|select_A|Q[6]~30_combout  & ((!\cpu|select_A|three_two_translator|15~3_combout ) # (!\cpu|select_RB|Q [6]))))

	.dataa(\cpu|select_A|Q[6]~29_combout ),
	.datab(\cpu|select_RB|Q [6]),
	.datac(\cpu|select_A|three_two_translator|15~3_combout ),
	.datad(\cpu|select_A|Q[6]~30_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[6]~31 .lut_mask = 16'h2A00;
defparam \cpu|select_A|Q[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N24
cycloneive_lcell_comb \cpu|select_A|Q[6]~32 (
// Equation(s):
// \cpu|select_A|Q[6]~32_combout  = (\cpu|select_A|Q[6]~31_combout  & ((!\cpu|select_A|three_two_translator|15~2_combout ) # (!\cpu|select_RA|Q [6])))

	.dataa(\cpu|select_A|Q[6]~31_combout ),
	.datab(gnd),
	.datac(\cpu|select_RA|Q [6]),
	.datad(\cpu|select_A|three_two_translator|15~2_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[6]~32 .lut_mask = 16'h0AAA;
defparam \cpu|select_A|Q[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N28
cycloneive_lcell_comb \cpu|comb_895|Mux2~0 (
// Equation(s):
// \cpu|comb_895|Mux2~0_combout  = (\cpu|select_A|Q[6]~31_combout  & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((!\cpu|select_A|three_two_translator|15~2_combout ) # (!\cpu|select_RA|Q [6]))))

	.dataa(\cpu|select_RA|Q [6]),
	.datab(\cpu|select_A|Q[6]~31_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|select_A|three_two_translator|15~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux2~0 .lut_mask = 16'h040C;
defparam \cpu|comb_895|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N8
cycloneive_lcell_comb \cpu|comb_895|Mux2~1 (
// Equation(s):
// \cpu|comb_895|Mux2~1_combout  = (\cpu|comb_895|Mux5~2_combout  & (\cpu|comb_895|Mux5~1_combout  & ((\cpu|select_B|Q[14]~6_combout )))) # (!\cpu|comb_895|Mux5~2_combout  & (((\cpu|comb_895|Mux2~0_combout )) # (!\cpu|comb_895|Mux5~1_combout )))

	.dataa(\cpu|comb_895|Mux5~2_combout ),
	.datab(\cpu|comb_895|Mux5~1_combout ),
	.datac(\cpu|comb_895|Mux2~0_combout ),
	.datad(\cpu|select_B|Q[14]~6_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux2~1 .lut_mask = 16'hD951;
defparam \cpu|comb_895|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N18
cycloneive_lcell_comb \cpu|comb_895|Mux2~2 (
// Equation(s):
// \cpu|comb_895|Mux2~2_combout  = (\cpu|comb_895|Mux5~0_combout  & (\cpu|select_B|Q[6]~32_combout  $ (((!\cpu|comb_895|Mux2~1_combout ) # (!\cpu|select_A|Q[6]~32_combout ))))) # (!\cpu|comb_895|Mux5~0_combout  & (((\cpu|comb_895|Mux2~1_combout ))))

	.dataa(\cpu|comb_895|Mux5~0_combout ),
	.datab(\cpu|select_A|Q[6]~32_combout ),
	.datac(\cpu|comb_895|Mux2~1_combout ),
	.datad(\cpu|select_B|Q[6]~32_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux2~2 .lut_mask = 16'hD07A;
defparam \cpu|comb_895|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N14
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[6].row|union[0].unit|add|S~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[6].row|union[0].unit|add|S~0_combout  = \cpu|comb_895|comb_22|union[5].row|union[1].unit|add|S~combout  $ (\cpu|comb_895|comb_22|union[6].row|union[0].unit|comb~0_combout )

	.dataa(\cpu|comb_895|comb_22|union[5].row|union[1].unit|add|S~combout ),
	.datab(gnd),
	.datac(\cpu|comb_895|comb_22|union[6].row|union[0].unit|comb~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[6].row|union[0].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[6].row|union[0].unit|add|S~0 .lut_mask = 16'h5A5A;
defparam \cpu|comb_895|comb_22|union[6].row|union[0].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
cycloneive_lcell_comb \cpu|comb_895|Mux2~3 (
// Equation(s):
// \cpu|comb_895|Mux2~3_combout  = (\cpu|select_B|Q[6]~32_combout  & ((\cpu|comb_895|Mux5~3_combout ) # ((!\cpu|select_A|Q[6]~32_combout  & \cpu|ROM1|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|select_B|Q[6]~32_combout  & 
// (\cpu|comb_895|Mux5~3_combout  & ((!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]) # (!\cpu|select_A|Q[6]~32_combout ))))

	.dataa(\cpu|select_B|Q[6]~32_combout ),
	.datab(\cpu|select_A|Q[6]~32_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|comb_895|Mux5~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux2~3 .lut_mask = 16'hBF20;
defparam \cpu|comb_895|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneive_lcell_comb \cpu|comb_895|Mux2~4 (
// Equation(s):
// \cpu|comb_895|Mux2~4_combout  = (\cpu|comb_895|Mux2~3_combout  & (((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]) # (\cpu|select_B|Q[7]~28_combout )))) # (!\cpu|comb_895|Mux2~3_combout  & (\cpu|select_B|Q[5]~36_combout  & 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23])))

	.dataa(\cpu|comb_895|Mux2~3_combout ),
	.datab(\cpu|select_B|Q[5]~36_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|select_B|Q[7]~28_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux2~4 .lut_mask = 16'hAEA4;
defparam \cpu|comb_895|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneive_lcell_comb \cpu|comb_895|Mux2~5 (
// Equation(s):
// \cpu|comb_895|Mux2~5_combout  = (\cpu|comb_895|Mux5~5_combout  & (((\cpu|comb_895|Mux5~4_combout )))) # (!\cpu|comb_895|Mux5~5_combout  & ((\cpu|comb_895|Mux5~4_combout  & ((\cpu|comb_895|Mux2~4_combout ))) # (!\cpu|comb_895|Mux5~4_combout  & 
// (\cpu|comb_895|comb_22|union[6].row|union[0].unit|add|S~0_combout ))))

	.dataa(\cpu|comb_895|comb_22|union[6].row|union[0].unit|add|S~0_combout ),
	.datab(\cpu|comb_895|Mux5~5_combout ),
	.datac(\cpu|comb_895|Mux5~4_combout ),
	.datad(\cpu|comb_895|Mux2~4_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux2~5 .lut_mask = 16'hF2C2;
defparam \cpu|comb_895|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
cycloneive_lcell_comb \cpu|comb_895|Mux2~6 (
// Equation(s):
// \cpu|comb_895|Mux2~6_combout  = (\cpu|comb_895|Mux2~5_combout  & (((\cpu|select_A|Q[7]~27_combout )) # (!\cpu|comb_895|Mux5~5_combout ))) # (!\cpu|comb_895|Mux2~5_combout  & (\cpu|comb_895|Mux5~5_combout  & (!\cpu|select_A|Q[5]~37_combout )))

	.dataa(\cpu|comb_895|Mux2~5_combout ),
	.datab(\cpu|comb_895|Mux5~5_combout ),
	.datac(\cpu|select_A|Q[5]~37_combout ),
	.datad(\cpu|select_A|Q[7]~27_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux2~6 .lut_mask = 16'hAE26;
defparam \cpu|comb_895|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneive_lcell_comb \cpu|comb_895|Mux2~7 (
// Equation(s):
// \cpu|comb_895|Mux2~7_combout  = (\cpu|comb_895|Mux5~7_combout  & (((\cpu|comb_895|Mux5~6_combout )))) # (!\cpu|comb_895|Mux5~7_combout  & ((\cpu|comb_895|Mux5~6_combout  & ((\cpu|comb_895|Mux2~6_combout ))) # (!\cpu|comb_895|Mux5~6_combout  & 
// (!\cpu|select_A|Q[6]~32_combout ))))

	.dataa(\cpu|comb_895|Mux5~7_combout ),
	.datab(\cpu|select_A|Q[6]~32_combout ),
	.datac(\cpu|comb_895|Mux5~6_combout ),
	.datad(\cpu|comb_895|Mux2~6_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux2~7 .lut_mask = 16'hF1A1;
defparam \cpu|comb_895|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cycloneive_lcell_comb \cpu|comb_895|Mux2~8 (
// Equation(s):
// \cpu|comb_895|Mux2~8_combout  = (\cpu|comb_895|Mux5~7_combout  & ((\cpu|comb_895|Mux2~7_combout  & (\cpu|comb_895|Add0~39_combout )) # (!\cpu|comb_895|Mux2~7_combout  & ((\cpu|comb_895|Add5~12_combout ))))) # (!\cpu|comb_895|Mux5~7_combout  & 
// (\cpu|comb_895|Mux2~7_combout ))

	.dataa(\cpu|comb_895|Mux5~7_combout ),
	.datab(\cpu|comb_895|Mux2~7_combout ),
	.datac(\cpu|comb_895|Add0~39_combout ),
	.datad(\cpu|comb_895|Add5~12_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux2~8 .lut_mask = 16'hE6C4;
defparam \cpu|comb_895|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
cycloneive_lcell_comb \cpu|comb_895|Mux2~9 (
// Equation(s):
// \cpu|comb_895|Mux2~9_combout  = (!\cpu|comb_895|Mux5~9_combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & (\cpu|comb_895|Mux2~2_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & ((\cpu|comb_895|Mux2~8_combout )))))

	.dataa(\cpu|comb_895|Mux2~2_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]),
	.datac(\cpu|comb_895|Mux2~8_combout ),
	.datad(\cpu|comb_895|Mux5~9_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux2~9 .lut_mask = 16'h00B8;
defparam \cpu|comb_895|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
cycloneive_lcell_comb \cpu|comb_895|Mux2~10 (
// Equation(s):
// \cpu|comb_895|Mux2~10_combout  = (\cpu|comb_895|Mux2~9_combout ) # ((\cpu|comb_895|Mux5~9_combout  & \cpu|select_B|Q[6]~32_combout ))

	.dataa(gnd),
	.datab(\cpu|comb_895|Mux5~9_combout ),
	.datac(\cpu|comb_895|Mux2~9_combout ),
	.datad(\cpu|select_B|Q[6]~32_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux2~10 .lut_mask = 16'hFCF0;
defparam \cpu|comb_895|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
cycloneive_lcell_comb \cpu|comb_895|F[6] (
// Equation(s):
// \cpu|comb_895|F [6] = (GLOBAL(\cpu|comb_895|Mux18~1clkctrl_outclk ) & (\cpu|comb_895|Mux2~10_combout )) # (!GLOBAL(\cpu|comb_895|Mux18~1clkctrl_outclk ) & ((\cpu|comb_895|F [6])))

	.dataa(gnd),
	.datab(\cpu|comb_895|Mux2~10_combout ),
	.datac(\cpu|comb_895|F [6]),
	.datad(\cpu|comb_895|Mux18~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\cpu|comb_895|F [6]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|F[6] .lut_mask = 16'hCCF0;
defparam \cpu|comb_895|F[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N13
dffeas \cpu|IR|register8_2|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPIR~combout ),
	.d(gnd),
	.asdata(\cpu|comb_895|F [6]),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_2|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|IR|register8_2|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N10
cycloneive_lcell_comb \cpu|select_control_RA[3]~11 (
// Equation(s):
// \cpu|select_control_RA[3]~11_combout  = (\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q  & (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q  & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [7] & \cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q )))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[3]~11 .lut_mask = 16'h0200;
defparam \cpu|select_control_RA[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N8
cycloneive_lcell_comb \cpu|select_control_RA[3]~10 (
// Equation(s):
// \cpu|select_control_RA[3]~10_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [10] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [11] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [7] & 
// !\cpu|ROM1|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [10]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [11]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\cpu|select_control_RA[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[3]~10 .lut_mask = 16'h0080;
defparam \cpu|select_control_RA[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N2
cycloneive_lcell_comb \cpu|select_control_RA[3]~8 (
// Equation(s):
// \cpu|select_control_RA[3]~8_combout  = (\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q  & (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q  & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [7] & \cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|IR|register8_1|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.datad(\cpu|IR|register8_1|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[3]~8 .lut_mask = 16'h2000;
defparam \cpu|select_control_RA[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N0
cycloneive_lcell_comb \cpu|select_control_RA[3]~9 (
// Equation(s):
// \cpu|select_control_RA[3]~9_combout  = (\cpu|select_control_RA[3]~8_combout ) # ((\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q  & (\cpu|select_control_RB[1]~3_combout  & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|select_control_RB[1]~3_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.datad(\cpu|select_control_RA[3]~8_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[3]~9 .lut_mask = 16'hFF08;
defparam \cpu|select_control_RA[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N26
cycloneive_lcell_comb \cpu|select_control_RA[3]~12 (
// Equation(s):
// \cpu|select_control_RA[3]~12_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & ((\cpu|select_control_RA[3]~11_combout ) # ((\cpu|select_control_RA[3]~10_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [6] & 
// (((\cpu|select_control_RA[3]~9_combout ))))

	.dataa(\cpu|select_control_RA[3]~11_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.datac(\cpu|select_control_RA[3]~10_combout ),
	.datad(\cpu|select_control_RA[3]~9_combout ),
	.cin(gnd),
	.combout(\cpu|select_control_RA[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_control_RA[3]~12 .lut_mask = 16'hFBC8;
defparam \cpu|select_control_RA[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N10
cycloneive_lcell_comb \cpu|select_RA|Q[7]~33 (
// Equation(s):
// \cpu|select_RA|Q[7]~33_combout  = (\cpu|select_control_RA[3]~12_combout  & ((\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_30~q ) # ((\cpu|select_control_RA[4]~7_combout  & \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30~q )))) # 
// (!\cpu|select_control_RA[3]~12_combout  & (\cpu|select_control_RA[4]~7_combout  & ((\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30~q ))))

	.dataa(\cpu|select_control_RA[3]~12_combout ),
	.datab(\cpu|select_control_RA[4]~7_combout ),
	.datac(\cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[7]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[7]~33 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[7]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N20
cycloneive_lcell_comb \cpu|select_RA|Q~32 (
// Equation(s):
// \cpu|select_RA|Q~32_combout  = (\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RA[1]~1_combout ) # ((\cpu|select_control_RA[1]~3_combout  & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\cpu|select_control_RA[1]~1_combout ),
	.datab(\cpu|select_control_RA[1]~3_combout ),
	.datac(\cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\cpu|select_RA|Q~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q~32 .lut_mask = 16'hA0E0;
defparam \cpu|select_RA|Q~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N26
cycloneive_lcell_comb \cpu|select_RA|Q[7]~34 (
// Equation(s):
// \cpu|select_RA|Q[7]~34_combout  = (\cpu|select_RA|Q[7]~33_combout ) # ((\cpu|select_RA|Q~32_combout ) # ((\cpu|select_control_RA[2]~16_combout  & \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|select_RA|Q[7]~33_combout ),
	.datab(\cpu|select_control_RA[2]~16_combout ),
	.datac(\cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_RA|Q~32_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[7]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[7]~34 .lut_mask = 16'hFFEA;
defparam \cpu|select_RA|Q[7]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N10
cycloneive_lcell_comb \cpu|select_RA|Q[7]~35 (
// Equation(s):
// \cpu|select_RA|Q[7]~35_combout  = (\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RA[7]~23_combout ) # ((\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RA[6]~27_combout )))) # 
// (!\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30~q  & (\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30~q  & ((\cpu|select_control_RA[6]~27_combout ))))

	.dataa(\cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|select_control_RA[7]~23_combout ),
	.datad(\cpu|select_control_RA[6]~27_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q[7]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[7]~35 .lut_mask = 16'hECA0;
defparam \cpu|select_RA|Q[7]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N0
cycloneive_lcell_comb \cpu|select_RA|Q[7] (
// Equation(s):
// \cpu|select_RA|Q [7] = (\cpu|select_RA|Q[7]~34_combout ) # ((\cpu|select_RA|Q[7]~35_combout ) # ((\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_30~q  & \cpu|select_control_RA[5]~32_combout )))

	.dataa(\cpu|select_RA|Q[7]~34_combout ),
	.datab(\cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datac(\cpu|select_control_RA[5]~32_combout ),
	.datad(\cpu|select_RA|Q[7]~35_combout ),
	.cin(gnd),
	.combout(\cpu|select_RA|Q [7]),
	.cout());
// synopsys translate_off
defparam \cpu|select_RA|Q[7] .lut_mask = 16'hFFEA;
defparam \cpu|select_RA|Q[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N2
cycloneive_lcell_comb \cpu|select_A|Q[7]~24 (
// Equation(s):
// \cpu|select_A|Q[7]~24_combout  = (\cpu|select_A|three_two_translator|15~6_combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [18] & (\cpu|MAR|register8_2|SYNTHESIZED_WIRE_30~q )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [18] & 
// ((\cpu|RAM|altsyncram_component|auto_generated|q_a [7])))))

	.dataa(\cpu|MAR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|select_A|three_two_translator|15~6_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|RAM|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[7]~24 .lut_mask = 16'h8C80;
defparam \cpu|select_A|Q[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
cycloneive_lcell_comb \cpu|select_A|Q[7]~25 (
// Equation(s):
// \cpu|select_A|Q[7]~25_combout  = (\cpu|select_A|Q[7]~24_combout ) # ((\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q  & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [18] & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|select_A|Q[7]~24_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[7]~25 .lut_mask = 16'hCCEC;
defparam \cpu|select_A|Q[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cycloneive_lcell_comb \cpu|select_A|Q[7]~26 (
// Equation(s):
// \cpu|select_A|Q[7]~26_combout  = (\cpu|select_A|three_two_translator|15~1_combout  & ((\cpu|PC|register8_2|SYNTHESIZED_WIRE_30~q ) # ((\cpu|select_A|three_two_translator|15~3_combout  & \cpu|select_RB|Q [7])))) # 
// (!\cpu|select_A|three_two_translator|15~1_combout  & (\cpu|select_A|three_two_translator|15~3_combout  & ((\cpu|select_RB|Q [7]))))

	.dataa(\cpu|select_A|three_two_translator|15~1_combout ),
	.datab(\cpu|select_A|three_two_translator|15~3_combout ),
	.datac(\cpu|PC|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datad(\cpu|select_RB|Q [7]),
	.cin(gnd),
	.combout(\cpu|select_A|Q[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[7]~26 .lut_mask = 16'hECA0;
defparam \cpu|select_A|Q[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
cycloneive_lcell_comb \cpu|select_A|Q[7]~27 (
// Equation(s):
// \cpu|select_A|Q[7]~27_combout  = (\cpu|select_A|Q[7]~25_combout ) # ((\cpu|select_A|Q[7]~26_combout ) # ((\cpu|select_RA|Q [7] & \cpu|select_A|three_two_translator|15~2_combout )))

	.dataa(\cpu|select_RA|Q [7]),
	.datab(\cpu|select_A|three_two_translator|15~2_combout ),
	.datac(\cpu|select_A|Q[7]~25_combout ),
	.datad(\cpu|select_A|Q[7]~26_combout ),
	.cin(gnd),
	.combout(\cpu|select_A|Q[7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|select_A|Q[7]~27 .lut_mask = 16'hFFF8;
defparam \cpu|select_A|Q[7]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N14
cycloneive_lcell_comb \cpu|comb_895|Mux17~2 (
// Equation(s):
// \cpu|comb_895|Mux17~2_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (\cpu|select_A|Q[7]~27_combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|select_B|Q[15]~3_combout  & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|select_A|Q[7]~27_combout ),
	.datab(\cpu|select_B|Q[15]~3_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux17~2 .lut_mask = 16'hA00C;
defparam \cpu|comb_895|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N28
cycloneive_lcell_comb \cpu|comb_895|Mux17~3 (
// Equation(s):
// \cpu|comb_895|Mux17~3_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (((\cpu|comb_895|Mux17~2_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & 
// (\cpu|comb_895|Mux17~2_combout  $ (!\cpu|select_A|Q[15]~2_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|comb_895|Mux17~2_combout ),
	.datac(\cpu|select_A|Q[15]~2_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux17~3 .lut_mask = 16'hCC41;
defparam \cpu|comb_895|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneive_lcell_comb \cpu|comb_895|Mux17~11 (
// Equation(s):
// \cpu|comb_895|Mux17~11_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [22] & \cpu|select_A|Q[15]~2_combout )))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|select_A|Q[15]~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux17~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux17~11 .lut_mask = 16'h0100;
defparam \cpu|comb_895|Mux17~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N8
cycloneive_lcell_comb \cpu|comb_895|Add0~83 (
// Equation(s):
// \cpu|comb_895|Add0~83_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (\cpu|select_B|Q[14]~6_combout  & !\cpu|comb_895|shift_direction~combout ))

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|select_B|Q[14]~6_combout ),
	.datad(\cpu|comb_895|shift_direction~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~83 .lut_mask = 16'h0030;
defparam \cpu|comb_895|Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N8
cycloneive_lcell_comb \cpu|comb_895|Add0~91 (
// Equation(s):
// \cpu|comb_895|Add0~91_combout  = (\cpu|comb_895|Add0~83_combout ) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|select_A|Q[15]~2_combout ) # (!\cpu|select_B|Q[15]~3_combout ))))

	.dataa(\cpu|comb_895|Add0~83_combout ),
	.datab(\cpu|select_B|Q[15]~3_combout ),
	.datac(\cpu|select_A|Q[15]~2_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~91_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~91 .lut_mask = 16'hFBAA;
defparam \cpu|comb_895|Add0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N30
cycloneive_lcell_comb \cpu|comb_895|Add0~84 (
// Equation(s):
// \cpu|comb_895|Add0~84_combout  = (\cpu|comb_895|Add0~83_combout ) # ((!\cpu|select_B|Q[15]~3_combout  & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & \cpu|select_A|Q[15]~2_combout )))

	.dataa(\cpu|select_B|Q[15]~3_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|comb_895|Add0~83_combout ),
	.datad(\cpu|select_A|Q[15]~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~84_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~84 .lut_mask = 16'hF4F0;
defparam \cpu|comb_895|Add0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N2
cycloneive_lcell_comb \cpu|comb_895|Add0~85 (
// Equation(s):
// \cpu|comb_895|Add0~85_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [22])) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|select_B|Q[15]~3_combout )))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|select_B|Q[15]~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~85_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~85 .lut_mask = 16'h3120;
defparam \cpu|comb_895|Add0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N2
cycloneive_lcell_comb \cpu|comb_895|Add0~86 (
// Equation(s):
// \cpu|comb_895|Add0~86_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((!\cpu|select_B|Q[15]~3_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & 
// (\cpu|select_A|Q[15]~2_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (\cpu|select_A|Q[15]~2_combout ))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|select_A|Q[15]~2_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|select_B|Q[15]~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~86_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~86 .lut_mask = 16'h4CEC;
defparam \cpu|comb_895|Add0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N26
cycloneive_lcell_comb \cpu|comb_895|Add5~26 (
// Equation(s):
// \cpu|comb_895|Add5~26_combout  = (\cpu|select_B|Q[13]~9_combout  & ((\cpu|select_A|Q[13]~8_combout  & (\cpu|comb_895|Add5~25  & VCC)) # (!\cpu|select_A|Q[13]~8_combout  & (!\cpu|comb_895|Add5~25 )))) # (!\cpu|select_B|Q[13]~9_combout  & 
// ((\cpu|select_A|Q[13]~8_combout  & (!\cpu|comb_895|Add5~25 )) # (!\cpu|select_A|Q[13]~8_combout  & ((\cpu|comb_895|Add5~25 ) # (GND)))))
// \cpu|comb_895|Add5~27  = CARRY((\cpu|select_B|Q[13]~9_combout  & (!\cpu|select_A|Q[13]~8_combout  & !\cpu|comb_895|Add5~25 )) # (!\cpu|select_B|Q[13]~9_combout  & ((!\cpu|comb_895|Add5~25 ) # (!\cpu|select_A|Q[13]~8_combout ))))

	.dataa(\cpu|select_B|Q[13]~9_combout ),
	.datab(\cpu|select_A|Q[13]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|Add5~25 ),
	.combout(\cpu|comb_895|Add5~26_combout ),
	.cout(\cpu|comb_895|Add5~27 ));
// synopsys translate_off
defparam \cpu|comb_895|Add5~26 .lut_mask = 16'h9617;
defparam \cpu|comb_895|Add5~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N28
cycloneive_lcell_comb \cpu|comb_895|Add5~28 (
// Equation(s):
// \cpu|comb_895|Add5~28_combout  = ((\cpu|select_B|Q[14]~6_combout  $ (\cpu|select_A|Q[14]~5_combout  $ (!\cpu|comb_895|Add5~27 )))) # (GND)
// \cpu|comb_895|Add5~29  = CARRY((\cpu|select_B|Q[14]~6_combout  & ((\cpu|select_A|Q[14]~5_combout ) # (!\cpu|comb_895|Add5~27 ))) # (!\cpu|select_B|Q[14]~6_combout  & (\cpu|select_A|Q[14]~5_combout  & !\cpu|comb_895|Add5~27 )))

	.dataa(\cpu|select_B|Q[14]~6_combout ),
	.datab(\cpu|select_A|Q[14]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|Add5~27 ),
	.combout(\cpu|comb_895|Add5~28_combout ),
	.cout(\cpu|comb_895|Add5~29 ));
// synopsys translate_off
defparam \cpu|comb_895|Add5~28 .lut_mask = 16'h698E;
defparam \cpu|comb_895|Add5~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N30
cycloneive_lcell_comb \cpu|comb_895|Add5~30 (
// Equation(s):
// \cpu|comb_895|Add5~30_combout  = \cpu|select_B|Q[15]~3_combout  $ (\cpu|comb_895|Add5~29  $ (!\cpu|select_A|Q[15]~2_combout ))

	.dataa(gnd),
	.datab(\cpu|select_B|Q[15]~3_combout ),
	.datac(gnd),
	.datad(\cpu|select_A|Q[15]~2_combout ),
	.cin(\cpu|comb_895|Add5~29 ),
	.combout(\cpu|comb_895|Add5~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add5~30 .lut_mask = 16'h3CC3;
defparam \cpu|comb_895|Add5~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N28
cycloneive_lcell_comb \cpu|comb_895|Add0~87 (
// Equation(s):
// \cpu|comb_895|Add0~87_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|comb_895|Add5~30_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & (\cpu|comb_895|Add0~86_combout ))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(\cpu|comb_895|Add0~86_combout ),
	.datad(\cpu|comb_895|Add5~30_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~87_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~87 .lut_mask = 16'hFA50;
defparam \cpu|comb_895|Add0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N8
cycloneive_lcell_comb \cpu|comb_895|Add0~77 (
// Equation(s):
// \cpu|comb_895|Add0~77_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|select_B|Q[14]~6_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & 
// (\cpu|select_A|Q[14]~5_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (((\cpu|select_A|Q[14]~5_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|select_A|Q[14]~5_combout ),
	.datad(\cpu|select_B|Q[14]~6_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~77 .lut_mask = 16'hF870;
defparam \cpu|comb_895|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N12
cycloneive_lcell_comb \cpu|comb_895|Add0~78 (
// Equation(s):
// \cpu|comb_895|Add0~78_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & (\cpu|comb_895|Add5~28_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|comb_895|Add0~77_combout )))

	.dataa(\cpu|comb_895|Add5~28_combout ),
	.datab(\cpu|comb_895|Add0~77_combout ),
	.datac(gnd),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~78_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~78 .lut_mask = 16'hAACC;
defparam \cpu|comb_895|Add0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N26
cycloneive_lcell_comb \cpu|comb_895|Add0~76 (
// Equation(s):
// \cpu|comb_895|Add0~76_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [22])) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((!\cpu|select_B|Q[14]~6_combout )))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datac(\cpu|select_B|Q[14]~6_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~76_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~76 .lut_mask = 16'h2203;
defparam \cpu|comb_895|Add0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N4
cycloneive_lcell_comb \cpu|comb_895|Add0~72 (
// Equation(s):
// \cpu|comb_895|Add0~72_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|select_B|Q[13]~9_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & 
// (\cpu|select_A|Q[13]~8_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (\cpu|select_A|Q[13]~8_combout ))

	.dataa(\cpu|select_A|Q[13]~8_combout ),
	.datab(\cpu|select_B|Q[13]~9_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~72 .lut_mask = 16'hCAAA;
defparam \cpu|comb_895|Add0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N2
cycloneive_lcell_comb \cpu|comb_895|Add0~73 (
// Equation(s):
// \cpu|comb_895|Add0~73_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|comb_895|Add5~26_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & (\cpu|comb_895|Add0~72_combout ))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(\cpu|comb_895|Add0~72_combout ),
	.datad(\cpu|comb_895|Add5~26_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~73 .lut_mask = 16'hFA50;
defparam \cpu|comb_895|Add0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N4
cycloneive_lcell_comb \cpu|comb_895|Add0~71 (
// Equation(s):
// \cpu|comb_895|Add0~71_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]))) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (!\cpu|select_B|Q[13]~9_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|select_B|Q[13]~9_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~71 .lut_mask = 16'h00B1;
defparam \cpu|comb_895|Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
cycloneive_lcell_comb \cpu|comb_895|Add0~74 (
// Equation(s):
// \cpu|comb_895|Add0~74_combout  = ((\cpu|comb_895|Add0~73_combout  $ (\cpu|comb_895|Add0~71_combout  $ (!\cpu|comb_895|Add0~70 )))) # (GND)
// \cpu|comb_895|Add0~75  = CARRY((\cpu|comb_895|Add0~73_combout  & ((\cpu|comb_895|Add0~71_combout ) # (!\cpu|comb_895|Add0~70 ))) # (!\cpu|comb_895|Add0~73_combout  & (\cpu|comb_895|Add0~71_combout  & !\cpu|comb_895|Add0~70 )))

	.dataa(\cpu|comb_895|Add0~73_combout ),
	.datab(\cpu|comb_895|Add0~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|Add0~70 ),
	.combout(\cpu|comb_895|Add0~74_combout ),
	.cout(\cpu|comb_895|Add0~75 ));
// synopsys translate_off
defparam \cpu|comb_895|Add0~74 .lut_mask = 16'h698E;
defparam \cpu|comb_895|Add0~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N14
cycloneive_lcell_comb \cpu|comb_895|Add0~79 (
// Equation(s):
// \cpu|comb_895|Add0~79_combout  = (\cpu|comb_895|Add0~78_combout  & ((\cpu|comb_895|Add0~76_combout  & (\cpu|comb_895|Add0~75  & VCC)) # (!\cpu|comb_895|Add0~76_combout  & (!\cpu|comb_895|Add0~75 )))) # (!\cpu|comb_895|Add0~78_combout  & 
// ((\cpu|comb_895|Add0~76_combout  & (!\cpu|comb_895|Add0~75 )) # (!\cpu|comb_895|Add0~76_combout  & ((\cpu|comb_895|Add0~75 ) # (GND)))))
// \cpu|comb_895|Add0~80  = CARRY((\cpu|comb_895|Add0~78_combout  & (!\cpu|comb_895|Add0~76_combout  & !\cpu|comb_895|Add0~75 )) # (!\cpu|comb_895|Add0~78_combout  & ((!\cpu|comb_895|Add0~75 ) # (!\cpu|comb_895|Add0~76_combout ))))

	.dataa(\cpu|comb_895|Add0~78_combout ),
	.datab(\cpu|comb_895|Add0~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|comb_895|Add0~75 ),
	.combout(\cpu|comb_895|Add0~79_combout ),
	.cout(\cpu|comb_895|Add0~80 ));
// synopsys translate_off
defparam \cpu|comb_895|Add0~79 .lut_mask = 16'h9617;
defparam \cpu|comb_895|Add0~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
cycloneive_lcell_comb \cpu|comb_895|Add0~88 (
// Equation(s):
// \cpu|comb_895|Add0~88_combout  = \cpu|comb_895|Add0~85_combout  $ (\cpu|comb_895|Add0~80  $ (!\cpu|comb_895|Add0~87_combout ))

	.dataa(gnd),
	.datab(\cpu|comb_895|Add0~85_combout ),
	.datac(gnd),
	.datad(\cpu|comb_895|Add0~87_combout ),
	.cin(\cpu|comb_895|Add0~80 ),
	.combout(\cpu|comb_895|Add0~88_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~88 .lut_mask = 16'h3CC3;
defparam \cpu|comb_895|Add0~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneive_lcell_comb \cpu|comb_895|Add0~90 (
// Equation(s):
// \cpu|comb_895|Add0~90_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (!\cpu|comb_895|shift_direction~combout  & ((\cpu|select_A|Q[14]~5_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|comb_895|Add0~88_combout ))))

	.dataa(\cpu|comb_895|shift_direction~combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|comb_895|Add0~88_combout ),
	.datad(\cpu|select_A|Q[14]~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~90_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~90 .lut_mask = 16'h7430;
defparam \cpu|comb_895|Add0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cycloneive_lcell_comb \cpu|comb_895|Mux17~4 (
// Equation(s):
// \cpu|comb_895|Mux17~4_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|comb_895|Add0~84_combout ) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|comb_895|Add0~90_combout  & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|comb_895|Add0~84_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|comb_895|Add0~90_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux17~4 .lut_mask = 16'hCCB8;
defparam \cpu|comb_895|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneive_lcell_comb \cpu|comb_895|Add0~81 (
// Equation(s):
// \cpu|comb_895|Add0~81_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (!\cpu|comb_895|shift_direction~combout  & \cpu|select_A|Q[14]~5_combout ))

	.dataa(gnd),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|comb_895|shift_direction~combout ),
	.datad(\cpu|select_A|Q[14]~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~81_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~81 .lut_mask = 16'h0C00;
defparam \cpu|comb_895|Add0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N12
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[13].row|union[0].unit|comb~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[13].row|union[0].unit|comb~0_combout  = (\cpu|select_B|Q[13]~9_combout  & ((\cpu|select_A|Q[0]~58_combout ) # ((\cpu|select_A|Q[4]~41_combout  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ))))

	.dataa(\cpu|select_B|Q[13]~9_combout ),
	.datab(\cpu|select_A|Q[0]~58_combout ),
	.datac(\cpu|select_A|Q[4]~41_combout ),
	.datad(\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[13].row|union[0].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[13].row|union[0].unit|comb~0 .lut_mask = 16'hA888;
defparam \cpu|comb_895|comb_22|union[13].row|union[0].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N28
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[13].row|union[1].unit|comb~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[13].row|union[1].unit|comb~0_combout  = (\cpu|select_B|Q[13]~9_combout  & ((\cpu|select_A|Q[1]~54_combout ) # ((\cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q  & \cpu|select_A|Q[4]~41_combout ))))

	.dataa(\cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|select_A|Q[4]~41_combout ),
	.datac(\cpu|select_A|Q[1]~54_combout ),
	.datad(\cpu|select_B|Q[13]~9_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[13].row|union[1].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[13].row|union[1].unit|comb~0 .lut_mask = 16'hF800;
defparam \cpu|comb_895|comb_22|union[13].row|union[1].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N22
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[12].row|union[1].unit|comb~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[12].row|union[1].unit|comb~0_combout  = (\cpu|select_B|Q[12]~12_combout  & ((\cpu|select_A|Q[1]~54_combout ) # ((\cpu|select_A|Q[4]~41_combout  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q ))))

	.dataa(\cpu|select_A|Q[4]~41_combout ),
	.datab(\cpu|select_A|Q[1]~54_combout ),
	.datac(\cpu|IR|register8_1|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|select_B|Q[12]~12_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[12].row|union[1].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[12].row|union[1].unit|comb~0 .lut_mask = 16'hEC00;
defparam \cpu|comb_895|comb_22|union[12].row|union[1].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[9].row|union[3].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[9].row|union[3].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[9].row|union[2].unit|add|C4~0_combout  & ((\cpu|comb_895|comb_22|union[8].row|union[4].unit|add|S~combout ) # ((\cpu|select_B|Q [9] & 
// \cpu|select_A|Q[3]~47_combout )))) # (!\cpu|comb_895|comb_22|union[9].row|union[2].unit|add|C4~0_combout  & (\cpu|select_B|Q [9] & (\cpu|select_A|Q[3]~47_combout  & \cpu|comb_895|comb_22|union[8].row|union[4].unit|add|S~combout )))

	.dataa(\cpu|select_B|Q [9]),
	.datab(\cpu|select_A|Q[3]~47_combout ),
	.datac(\cpu|comb_895|comb_22|union[9].row|union[2].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[8].row|union[4].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[9].row|union[3].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[9].row|union[3].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[9].row|union[3].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[6].row|union[6].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[6].row|union[6].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[6].row|union[5].unit|add|C4~0_combout  & ((\cpu|comb_895|comb_22|union[5].row|union[7].unit|add|S~combout ) # ((!\cpu|select_A|Q[6]~32_combout  & 
// \cpu|select_B|Q[6]~32_combout )))) # (!\cpu|comb_895|comb_22|union[6].row|union[5].unit|add|C4~0_combout  & (!\cpu|select_A|Q[6]~32_combout  & (\cpu|select_B|Q[6]~32_combout  & \cpu|comb_895|comb_22|union[5].row|union[7].unit|add|S~combout )))

	.dataa(\cpu|select_A|Q[6]~32_combout ),
	.datab(\cpu|select_B|Q[6]~32_combout ),
	.datac(\cpu|comb_895|comb_22|union[6].row|union[5].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[5].row|union[7].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[6].row|union[6].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[6].row|union[6].unit|add|C4~0 .lut_mask = 16'hF440;
defparam \cpu|comb_895|comb_22|union[6].row|union[6].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N28
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[4].row|union[8].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[4].row|union[8].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[3].row|union[9].unit|add|S~combout  & ((\cpu|comb_895|comb_22|union[4].row|union[7].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[4]~42_combout  & 
// \cpu|select_A|Q [8])))) # (!\cpu|comb_895|comb_22|union[3].row|union[9].unit|add|S~combout  & (\cpu|select_B|Q[4]~42_combout  & (\cpu|select_A|Q [8] & \cpu|comb_895|comb_22|union[4].row|union[7].unit|add|C4~0_combout )))

	.dataa(\cpu|select_B|Q[4]~42_combout ),
	.datab(\cpu|select_A|Q [8]),
	.datac(\cpu|comb_895|comb_22|union[3].row|union[9].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[4].row|union[7].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[4].row|union[8].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[4].row|union[8].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[4].row|union[8].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N10
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[0].row|union[13].unit|comb~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[0].row|union[13].unit|comb~0_combout  = (\cpu|select_A|Q[13]~8_combout  & ((\cpu|select_B|Q[0]~57_combout ) # ((\cpu|select_B|Q[3]~40_combout  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ))))

	.dataa(\cpu|select_B|Q[3]~40_combout ),
	.datab(\cpu|select_A|Q[13]~8_combout ),
	.datac(\cpu|select_B|Q[0]~57_combout ),
	.datad(\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[0].row|union[13].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[0].row|union[13].unit|comb~0 .lut_mask = 16'hC8C0;
defparam \cpu|comb_895|comb_22|union[0].row|union[13].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N24
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[1].row|union[11].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[1].row|union[11].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[0].row|union[12].unit|comb~0_combout  & ((\cpu|comb_895|comb_22|union[1].row|union[10].unit|add|C4~0_combout ) # ((\cpu|select_A|Q[11]~14_combout  & 
// \cpu|select_B|Q[1]~54_combout )))) # (!\cpu|comb_895|comb_22|union[0].row|union[12].unit|comb~0_combout  & (\cpu|select_A|Q[11]~14_combout  & (\cpu|select_B|Q[1]~54_combout  & \cpu|comb_895|comb_22|union[1].row|union[10].unit|add|C4~0_combout )))

	.dataa(\cpu|comb_895|comb_22|union[0].row|union[12].unit|comb~0_combout ),
	.datab(\cpu|select_A|Q[11]~14_combout ),
	.datac(\cpu|select_B|Q[1]~54_combout ),
	.datad(\cpu|comb_895|comb_22|union[1].row|union[10].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[1].row|union[11].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[1].row|union[11].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_895|comb_22|union[1].row|union[11].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N14
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[1].row|union[12].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[1].row|union[12].unit|add|S~combout  = \cpu|comb_895|comb_22|union[0].row|union[13].unit|comb~0_combout  $ (\cpu|comb_895|comb_22|union[1].row|union[11].unit|add|C4~0_combout  $ (((\cpu|select_B|Q[1]~54_combout  & 
// \cpu|select_A|Q[12]~11_combout ))))

	.dataa(\cpu|select_B|Q[1]~54_combout ),
	.datab(\cpu|comb_895|comb_22|union[0].row|union[13].unit|comb~0_combout ),
	.datac(\cpu|select_A|Q[12]~11_combout ),
	.datad(\cpu|comb_895|comb_22|union[1].row|union[11].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[1].row|union[12].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[1].row|union[12].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_895|comb_22|union[1].row|union[12].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N22
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[2].row|union[10].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[2].row|union[10].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[2].row|union[9].unit|add|C4~0_combout  & ((\cpu|comb_895|comb_22|union[1].row|union[11].unit|add|S~combout ) # ((\cpu|select_A|Q [10] & 
// \cpu|select_B|Q[2]~50_combout )))) # (!\cpu|comb_895|comb_22|union[2].row|union[9].unit|add|C4~0_combout  & (\cpu|select_A|Q [10] & (\cpu|select_B|Q[2]~50_combout  & \cpu|comb_895|comb_22|union[1].row|union[11].unit|add|S~combout )))

	.dataa(\cpu|select_A|Q [10]),
	.datab(\cpu|select_B|Q[2]~50_combout ),
	.datac(\cpu|comb_895|comb_22|union[2].row|union[9].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[1].row|union[11].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[2].row|union[10].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[2].row|union[10].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[2].row|union[10].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N8
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[2].row|union[11].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[2].row|union[11].unit|add|S~combout  = \cpu|comb_895|comb_22|union[1].row|union[12].unit|add|S~combout  $ (\cpu|comb_895|comb_22|union[2].row|union[10].unit|add|C4~0_combout  $ (((\cpu|select_A|Q[11]~14_combout  & 
// \cpu|select_B|Q[2]~50_combout ))))

	.dataa(\cpu|select_A|Q[11]~14_combout ),
	.datab(\cpu|select_B|Q[2]~50_combout ),
	.datac(\cpu|comb_895|comb_22|union[1].row|union[12].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[2].row|union[10].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[2].row|union[11].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[2].row|union[11].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[2].row|union[11].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N2
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[3].row|union[9].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[3].row|union[9].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[3].row|union[8].unit|add|C4~0_combout  & ((\cpu|comb_895|comb_22|union[2].row|union[10].unit|add|S~combout ) # ((\cpu|select_A|Q [9] & 
// \cpu|select_B|Q[3]~46_combout )))) # (!\cpu|comb_895|comb_22|union[3].row|union[8].unit|add|C4~0_combout  & (\cpu|select_A|Q [9] & (\cpu|select_B|Q[3]~46_combout  & \cpu|comb_895|comb_22|union[2].row|union[10].unit|add|S~combout )))

	.dataa(\cpu|select_A|Q [9]),
	.datab(\cpu|select_B|Q[3]~46_combout ),
	.datac(\cpu|comb_895|comb_22|union[3].row|union[8].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[2].row|union[10].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[3].row|union[9].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[3].row|union[9].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[3].row|union[9].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N0
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[3].row|union[10].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[3].row|union[10].unit|add|S~combout  = \cpu|comb_895|comb_22|union[2].row|union[11].unit|add|S~combout  $ (\cpu|comb_895|comb_22|union[3].row|union[9].unit|add|C4~0_combout  $ (((\cpu|select_A|Q [10] & 
// \cpu|select_B|Q[3]~46_combout ))))

	.dataa(\cpu|select_A|Q [10]),
	.datab(\cpu|select_B|Q[3]~46_combout ),
	.datac(\cpu|comb_895|comb_22|union[2].row|union[11].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[3].row|union[9].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[3].row|union[10].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[3].row|union[10].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[3].row|union[10].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N30
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[4].row|union[9].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[4].row|union[9].unit|add|S~combout  = \cpu|comb_895|comb_22|union[4].row|union[8].unit|add|C4~0_combout  $ (\cpu|comb_895|comb_22|union[3].row|union[10].unit|add|S~combout  $ (((\cpu|select_A|Q [9] & 
// \cpu|select_B|Q[4]~42_combout ))))

	.dataa(\cpu|select_A|Q [9]),
	.datab(\cpu|select_B|Q[4]~42_combout ),
	.datac(\cpu|comb_895|comb_22|union[4].row|union[8].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[3].row|union[10].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[4].row|union[9].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[4].row|union[9].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[4].row|union[9].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N24
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[5].row|union[7].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[5].row|union[7].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[4].row|union[8].unit|add|S~combout  & ((\cpu|comb_895|comb_22|union[5].row|union[6].unit|add|C4~0_combout ) # ((\cpu|select_A|Q[7]~27_combout  & 
// \cpu|select_B|Q[5]~36_combout )))) # (!\cpu|comb_895|comb_22|union[4].row|union[8].unit|add|S~combout  & (\cpu|select_A|Q[7]~27_combout  & (\cpu|select_B|Q[5]~36_combout  & \cpu|comb_895|comb_22|union[5].row|union[6].unit|add|C4~0_combout )))

	.dataa(\cpu|comb_895|comb_22|union[4].row|union[8].unit|add|S~combout ),
	.datab(\cpu|select_A|Q[7]~27_combout ),
	.datac(\cpu|select_B|Q[5]~36_combout ),
	.datad(\cpu|comb_895|comb_22|union[5].row|union[6].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[5].row|union[7].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[5].row|union[7].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_895|comb_22|union[5].row|union[7].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N18
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[5].row|union[8].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[5].row|union[8].unit|add|S~combout  = \cpu|comb_895|comb_22|union[4].row|union[9].unit|add|S~combout  $ (\cpu|comb_895|comb_22|union[5].row|union[7].unit|add|C4~0_combout  $ (((\cpu|select_A|Q [8] & 
// \cpu|select_B|Q[5]~36_combout ))))

	.dataa(\cpu|select_A|Q [8]),
	.datab(\cpu|select_B|Q[5]~36_combout ),
	.datac(\cpu|comb_895|comb_22|union[4].row|union[9].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[5].row|union[7].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[5].row|union[8].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[5].row|union[8].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[5].row|union[8].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N16
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[6].row|union[7].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[6].row|union[7].unit|add|S~combout  = \cpu|comb_895|comb_22|union[6].row|union[6].unit|add|C4~0_combout  $ (\cpu|comb_895|comb_22|union[5].row|union[8].unit|add|S~combout  $ (((\cpu|select_B|Q[6]~32_combout  & 
// \cpu|select_A|Q[7]~27_combout ))))

	.dataa(\cpu|select_B|Q[6]~32_combout ),
	.datab(\cpu|select_A|Q[7]~27_combout ),
	.datac(\cpu|comb_895|comb_22|union[6].row|union[6].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[5].row|union[8].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[6].row|union[7].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[6].row|union[7].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[6].row|union[7].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[7].row|union[5].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[7].row|union[5].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[7].row|union[4].unit|add|C4~0_combout  & ((\cpu|comb_895|comb_22|union[6].row|union[6].unit|add|S~combout ) # ((\cpu|select_B|Q[7]~28_combout  & 
// !\cpu|select_A|Q[5]~37_combout )))) # (!\cpu|comb_895|comb_22|union[7].row|union[4].unit|add|C4~0_combout  & (\cpu|select_B|Q[7]~28_combout  & (!\cpu|select_A|Q[5]~37_combout  & \cpu|comb_895|comb_22|union[6].row|union[6].unit|add|S~combout )))

	.dataa(\cpu|select_B|Q[7]~28_combout ),
	.datab(\cpu|select_A|Q[5]~37_combout ),
	.datac(\cpu|comb_895|comb_22|union[7].row|union[4].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[6].row|union[6].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[7].row|union[5].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[7].row|union[5].unit|add|C4~0 .lut_mask = 16'hF220;
defparam \cpu|comb_895|comb_22|union[7].row|union[5].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[7].row|union[6].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[7].row|union[6].unit|add|S~combout  = \cpu|comb_895|comb_22|union[6].row|union[7].unit|add|S~combout  $ (\cpu|comb_895|comb_22|union[7].row|union[5].unit|add|C4~0_combout  $ (((!\cpu|select_A|Q[6]~32_combout  & 
// \cpu|select_B|Q[7]~28_combout ))))

	.dataa(\cpu|select_A|Q[6]~32_combout ),
	.datab(\cpu|select_B|Q[7]~28_combout ),
	.datac(\cpu|comb_895|comb_22|union[6].row|union[7].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[7].row|union[5].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[7].row|union[6].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[7].row|union[6].unit|add|S .lut_mask = 16'h4BB4;
defparam \cpu|comb_895|comb_22|union[7].row|union[6].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N0
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[8].row|union[4].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[8].row|union[4].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[7].row|union[5].unit|add|S~combout  & ((\cpu|comb_895|comb_22|union[8].row|union[3].unit|add|C4~0_combout ) # ((\cpu|select_B|Q [8] & 
// \cpu|select_A|Q[4]~43_combout )))) # (!\cpu|comb_895|comb_22|union[7].row|union[5].unit|add|S~combout  & (\cpu|select_B|Q [8] & (\cpu|select_A|Q[4]~43_combout  & \cpu|comb_895|comb_22|union[8].row|union[3].unit|add|C4~0_combout )))

	.dataa(\cpu|select_B|Q [8]),
	.datab(\cpu|select_A|Q[4]~43_combout ),
	.datac(\cpu|comb_895|comb_22|union[7].row|union[5].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[8].row|union[3].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[8].row|union[4].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[8].row|union[4].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[8].row|union[4].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N2
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[8].row|union[5].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[8].row|union[5].unit|add|S~combout  = \cpu|comb_895|comb_22|union[7].row|union[6].unit|add|S~combout  $ (\cpu|comb_895|comb_22|union[8].row|union[4].unit|add|C4~0_combout  $ (((\cpu|select_B|Q [8] & 
// !\cpu|select_A|Q[5]~37_combout ))))

	.dataa(\cpu|select_B|Q [8]),
	.datab(\cpu|select_A|Q[5]~37_combout ),
	.datac(\cpu|comb_895|comb_22|union[7].row|union[6].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[8].row|union[4].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[8].row|union[5].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[8].row|union[5].unit|add|S .lut_mask = 16'h2DD2;
defparam \cpu|comb_895|comb_22|union[8].row|union[5].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[9].row|union[4].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[9].row|union[4].unit|add|S~combout  = \cpu|comb_895|comb_22|union[9].row|union[3].unit|add|C4~0_combout  $ (\cpu|comb_895|comb_22|union[8].row|union[5].unit|add|S~combout  $ (((\cpu|select_B|Q [9] & 
// \cpu|select_A|Q[4]~43_combout ))))

	.dataa(\cpu|select_B|Q [9]),
	.datab(\cpu|select_A|Q[4]~43_combout ),
	.datac(\cpu|comb_895|comb_22|union[9].row|union[3].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[8].row|union[5].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[9].row|union[4].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[9].row|union[4].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[9].row|union[4].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[10].row|union[2].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[10].row|union[2].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[9].row|union[3].unit|add|S~combout  & ((\cpu|comb_895|comb_22|union[10].row|union[1].unit|add|C4~0_combout ) # ((\cpu|select_B|Q [10] & 
// \cpu|select_A|Q[2]~51_combout )))) # (!\cpu|comb_895|comb_22|union[9].row|union[3].unit|add|S~combout  & (\cpu|select_B|Q [10] & (\cpu|select_A|Q[2]~51_combout  & \cpu|comb_895|comb_22|union[10].row|union[1].unit|add|C4~0_combout )))

	.dataa(\cpu|select_B|Q [10]),
	.datab(\cpu|select_A|Q[2]~51_combout ),
	.datac(\cpu|comb_895|comb_22|union[9].row|union[3].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[10].row|union[1].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[10].row|union[2].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[10].row|union[2].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[10].row|union[2].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[10].row|union[3].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[10].row|union[3].unit|add|S~combout  = \cpu|comb_895|comb_22|union[9].row|union[4].unit|add|S~combout  $ (\cpu|comb_895|comb_22|union[10].row|union[2].unit|add|C4~0_combout  $ (((\cpu|select_A|Q[3]~47_combout  & \cpu|select_B|Q 
// [10]))))

	.dataa(\cpu|comb_895|comb_22|union[9].row|union[4].unit|add|S~combout ),
	.datab(\cpu|select_A|Q[3]~47_combout ),
	.datac(\cpu|select_B|Q [10]),
	.datad(\cpu|comb_895|comb_22|union[10].row|union[2].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[10].row|union[3].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[10].row|union[3].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_895|comb_22|union[10].row|union[3].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[11].row|union[1].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[11].row|union[1].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[11].row|union[1].unit|comb~0_combout  & ((\cpu|comb_895|comb_22|union[10].row|union[2].unit|add|S~combout ) # 
// ((\cpu|comb_895|comb_22|union[11].row|union[0].unit|comb~0_combout  & \cpu|comb_895|comb_22|union[10].row|union[1].unit|add|S~combout )))) # (!\cpu|comb_895|comb_22|union[11].row|union[1].unit|comb~0_combout  & 
// (\cpu|comb_895|comb_22|union[11].row|union[0].unit|comb~0_combout  & (\cpu|comb_895|comb_22|union[10].row|union[1].unit|add|S~combout  & \cpu|comb_895|comb_22|union[10].row|union[2].unit|add|S~combout )))

	.dataa(\cpu|comb_895|comb_22|union[11].row|union[1].unit|comb~0_combout ),
	.datab(\cpu|comb_895|comb_22|union[11].row|union[0].unit|comb~0_combout ),
	.datac(\cpu|comb_895|comb_22|union[10].row|union[1].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[10].row|union[2].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[11].row|union[1].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[11].row|union[1].unit|add|C4~0 .lut_mask = 16'hEA80;
defparam \cpu|comb_895|comb_22|union[11].row|union[1].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[11].row|union[2].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[11].row|union[2].unit|add|S~combout  = \cpu|comb_895|comb_22|union[10].row|union[3].unit|add|S~combout  $ (\cpu|comb_895|comb_22|union[11].row|union[1].unit|add|C4~0_combout  $ (((\cpu|select_A|Q[2]~51_combout  & 
// \cpu|select_B|Q[11]~15_combout ))))

	.dataa(\cpu|select_A|Q[2]~51_combout ),
	.datab(\cpu|select_B|Q[11]~15_combout ),
	.datac(\cpu|comb_895|comb_22|union[10].row|union[3].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[11].row|union[1].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[11].row|union[2].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[11].row|union[2].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[11].row|union[2].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[12].row|union[1].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[12].row|union[1].unit|add|S~combout  = \cpu|comb_895|comb_22|union[12].row|union[1].unit|comb~0_combout  $ (\cpu|comb_895|comb_22|union[11].row|union[2].unit|add|S~combout  $ 
// (((\cpu|comb_895|comb_22|union[12].row|union[0].unit|comb~0_combout  & \cpu|comb_895|comb_22|union[11].row|union[1].unit|add|S~combout ))))

	.dataa(\cpu|comb_895|comb_22|union[12].row|union[1].unit|comb~0_combout ),
	.datab(\cpu|comb_895|comb_22|union[12].row|union[0].unit|comb~0_combout ),
	.datac(\cpu|comb_895|comb_22|union[11].row|union[2].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[11].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[12].row|union[1].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[12].row|union[1].unit|add|S .lut_mask = 16'h965A;
defparam \cpu|comb_895|comb_22|union[12].row|union[1].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N10
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[12].row|union[1].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[12].row|union[1].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[12].row|union[1].unit|comb~0_combout  & ((\cpu|comb_895|comb_22|union[11].row|union[2].unit|add|S~combout ) # 
// ((\cpu|comb_895|comb_22|union[12].row|union[0].unit|comb~0_combout  & \cpu|comb_895|comb_22|union[11].row|union[1].unit|add|S~combout )))) # (!\cpu|comb_895|comb_22|union[12].row|union[1].unit|comb~0_combout  & 
// (\cpu|comb_895|comb_22|union[12].row|union[0].unit|comb~0_combout  & (\cpu|comb_895|comb_22|union[11].row|union[2].unit|add|S~combout  & \cpu|comb_895|comb_22|union[11].row|union[1].unit|add|S~combout )))

	.dataa(\cpu|comb_895|comb_22|union[12].row|union[1].unit|comb~0_combout ),
	.datab(\cpu|comb_895|comb_22|union[12].row|union[0].unit|comb~0_combout ),
	.datac(\cpu|comb_895|comb_22|union[11].row|union[2].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[11].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[12].row|union[1].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[12].row|union[1].unit|add|C4~0 .lut_mask = 16'hE8A0;
defparam \cpu|comb_895|comb_22|union[12].row|union[1].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[11].row|union[2].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[11].row|union[2].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[10].row|union[3].unit|add|S~combout  & ((\cpu|comb_895|comb_22|union[11].row|union[1].unit|add|C4~0_combout ) # ((\cpu|select_A|Q[2]~51_combout  & 
// \cpu|select_B|Q[11]~15_combout )))) # (!\cpu|comb_895|comb_22|union[10].row|union[3].unit|add|S~combout  & (\cpu|select_A|Q[2]~51_combout  & (\cpu|select_B|Q[11]~15_combout  & \cpu|comb_895|comb_22|union[11].row|union[1].unit|add|C4~0_combout )))

	.dataa(\cpu|select_A|Q[2]~51_combout ),
	.datab(\cpu|select_B|Q[11]~15_combout ),
	.datac(\cpu|comb_895|comb_22|union[10].row|union[3].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[11].row|union[1].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[11].row|union[2].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[11].row|union[2].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[11].row|union[2].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[10].row|union[3].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[10].row|union[3].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[9].row|union[4].unit|add|S~combout  & ((\cpu|comb_895|comb_22|union[10].row|union[2].unit|add|C4~0_combout ) # ((\cpu|select_B|Q [10] & 
// \cpu|select_A|Q[3]~47_combout )))) # (!\cpu|comb_895|comb_22|union[9].row|union[4].unit|add|S~combout  & (\cpu|select_B|Q [10] & (\cpu|select_A|Q[3]~47_combout  & \cpu|comb_895|comb_22|union[10].row|union[2].unit|add|C4~0_combout )))

	.dataa(\cpu|select_B|Q [10]),
	.datab(\cpu|select_A|Q[3]~47_combout ),
	.datac(\cpu|comb_895|comb_22|union[9].row|union[4].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[10].row|union[2].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[10].row|union[3].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[10].row|union[3].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[10].row|union[3].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N4
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[9].row|union[4].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[9].row|union[4].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[9].row|union[3].unit|add|C4~0_combout  & ((\cpu|comb_895|comb_22|union[8].row|union[5].unit|add|S~combout ) # ((\cpu|select_B|Q [9] & 
// \cpu|select_A|Q[4]~43_combout )))) # (!\cpu|comb_895|comb_22|union[9].row|union[3].unit|add|C4~0_combout  & (\cpu|select_B|Q [9] & (\cpu|select_A|Q[4]~43_combout  & \cpu|comb_895|comb_22|union[8].row|union[5].unit|add|S~combout )))

	.dataa(\cpu|select_B|Q [9]),
	.datab(\cpu|select_A|Q[4]~43_combout ),
	.datac(\cpu|comb_895|comb_22|union[9].row|union[3].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[8].row|union[5].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[9].row|union[4].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[9].row|union[4].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[9].row|union[4].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N22
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[7].row|union[6].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[7].row|union[6].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[7].row|union[5].unit|add|C4~0_combout  & ((\cpu|comb_895|comb_22|union[6].row|union[7].unit|add|S~combout ) # ((!\cpu|select_A|Q[6]~32_combout  & 
// \cpu|select_B|Q[7]~28_combout )))) # (!\cpu|comb_895|comb_22|union[7].row|union[5].unit|add|C4~0_combout  & (!\cpu|select_A|Q[6]~32_combout  & (\cpu|select_B|Q[7]~28_combout  & \cpu|comb_895|comb_22|union[6].row|union[7].unit|add|S~combout )))

	.dataa(\cpu|select_A|Q[6]~32_combout ),
	.datab(\cpu|select_B|Q[7]~28_combout ),
	.datac(\cpu|comb_895|comb_22|union[7].row|union[5].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[6].row|union[7].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[7].row|union[6].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[7].row|union[6].unit|add|C4~0 .lut_mask = 16'hF440;
defparam \cpu|comb_895|comb_22|union[7].row|union[6].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N14
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[6].row|union[7].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[6].row|union[7].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[6].row|union[6].unit|add|C4~0_combout  & ((\cpu|comb_895|comb_22|union[5].row|union[8].unit|add|S~combout ) # ((\cpu|select_B|Q[6]~32_combout  & 
// \cpu|select_A|Q[7]~27_combout )))) # (!\cpu|comb_895|comb_22|union[6].row|union[6].unit|add|C4~0_combout  & (\cpu|select_B|Q[6]~32_combout  & (\cpu|select_A|Q[7]~27_combout  & \cpu|comb_895|comb_22|union[5].row|union[8].unit|add|S~combout )))

	.dataa(\cpu|select_B|Q[6]~32_combout ),
	.datab(\cpu|select_A|Q[7]~27_combout ),
	.datac(\cpu|comb_895|comb_22|union[6].row|union[6].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[5].row|union[8].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[6].row|union[7].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[6].row|union[7].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[6].row|union[7].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N6
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[5].row|union[8].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[5].row|union[8].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[4].row|union[9].unit|add|S~combout  & ((\cpu|comb_895|comb_22|union[5].row|union[7].unit|add|C4~0_combout ) # ((\cpu|select_A|Q [8] & 
// \cpu|select_B|Q[5]~36_combout )))) # (!\cpu|comb_895|comb_22|union[4].row|union[9].unit|add|S~combout  & (\cpu|select_A|Q [8] & (\cpu|select_B|Q[5]~36_combout  & \cpu|comb_895|comb_22|union[5].row|union[7].unit|add|C4~0_combout )))

	.dataa(\cpu|select_A|Q [8]),
	.datab(\cpu|select_B|Q[5]~36_combout ),
	.datac(\cpu|comb_895|comb_22|union[4].row|union[9].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[5].row|union[7].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[5].row|union[8].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[5].row|union[8].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[5].row|union[8].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N22
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[4].row|union[9].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[4].row|union[9].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[4].row|union[8].unit|add|C4~0_combout  & ((\cpu|comb_895|comb_22|union[3].row|union[10].unit|add|S~combout ) # ((\cpu|select_A|Q [9] & 
// \cpu|select_B|Q[4]~42_combout )))) # (!\cpu|comb_895|comb_22|union[4].row|union[8].unit|add|C4~0_combout  & (\cpu|select_A|Q [9] & (\cpu|select_B|Q[4]~42_combout  & \cpu|comb_895|comb_22|union[3].row|union[10].unit|add|S~combout )))

	.dataa(\cpu|select_A|Q [9]),
	.datab(\cpu|select_B|Q[4]~42_combout ),
	.datac(\cpu|comb_895|comb_22|union[4].row|union[8].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[3].row|union[10].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[4].row|union[9].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[4].row|union[9].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[4].row|union[9].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N10
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[0].row|union[14].unit|comb~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[0].row|union[14].unit|comb~0_combout  = (\cpu|select_A|Q[14]~5_combout  & ((\cpu|select_B|Q[0]~57_combout ) # ((\cpu|select_B|Q[3]~40_combout  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ))))

	.dataa(\cpu|select_B|Q[3]~40_combout ),
	.datab(\cpu|select_B|Q[0]~57_combout ),
	.datac(\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|select_A|Q[14]~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[0].row|union[14].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[0].row|union[14].unit|comb~0 .lut_mask = 16'hEC00;
defparam \cpu|comb_895|comb_22|union[0].row|union[14].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N20
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[1].row|union[12].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[1].row|union[12].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[0].row|union[13].unit|comb~0_combout  & ((\cpu|comb_895|comb_22|union[1].row|union[11].unit|add|C4~0_combout ) # ((\cpu|select_A|Q[12]~11_combout  & 
// \cpu|select_B|Q[1]~54_combout )))) # (!\cpu|comb_895|comb_22|union[0].row|union[13].unit|comb~0_combout  & (\cpu|select_A|Q[12]~11_combout  & (\cpu|select_B|Q[1]~54_combout  & \cpu|comb_895|comb_22|union[1].row|union[11].unit|add|C4~0_combout )))

	.dataa(\cpu|select_A|Q[12]~11_combout ),
	.datab(\cpu|comb_895|comb_22|union[0].row|union[13].unit|comb~0_combout ),
	.datac(\cpu|select_B|Q[1]~54_combout ),
	.datad(\cpu|comb_895|comb_22|union[1].row|union[11].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[1].row|union[12].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[1].row|union[12].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_895|comb_22|union[1].row|union[12].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N30
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[1].row|union[13].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[1].row|union[13].unit|add|S~combout  = \cpu|comb_895|comb_22|union[0].row|union[14].unit|comb~0_combout  $ (\cpu|comb_895|comb_22|union[1].row|union[12].unit|add|C4~0_combout  $ (((\cpu|select_A|Q[13]~8_combout  & 
// \cpu|select_B|Q[1]~54_combout ))))

	.dataa(\cpu|comb_895|comb_22|union[0].row|union[14].unit|comb~0_combout ),
	.datab(\cpu|select_A|Q[13]~8_combout ),
	.datac(\cpu|select_B|Q[1]~54_combout ),
	.datad(\cpu|comb_895|comb_22|union[1].row|union[12].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[1].row|union[13].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[1].row|union[13].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_895|comb_22|union[1].row|union[13].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N28
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[2].row|union[11].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[2].row|union[11].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[1].row|union[12].unit|add|S~combout  & ((\cpu|comb_895|comb_22|union[2].row|union[10].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[2]~50_combout  & 
// \cpu|select_A|Q[11]~14_combout )))) # (!\cpu|comb_895|comb_22|union[1].row|union[12].unit|add|S~combout  & (\cpu|select_B|Q[2]~50_combout  & (\cpu|select_A|Q[11]~14_combout  & \cpu|comb_895|comb_22|union[2].row|union[10].unit|add|C4~0_combout )))

	.dataa(\cpu|select_B|Q[2]~50_combout ),
	.datab(\cpu|select_A|Q[11]~14_combout ),
	.datac(\cpu|comb_895|comb_22|union[1].row|union[12].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[2].row|union[10].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[2].row|union[11].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[2].row|union[11].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[2].row|union[11].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N22
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[2].row|union[12].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[2].row|union[12].unit|add|S~combout  = \cpu|comb_895|comb_22|union[1].row|union[13].unit|add|S~combout  $ (\cpu|comb_895|comb_22|union[2].row|union[11].unit|add|C4~0_combout  $ (((\cpu|select_A|Q[12]~11_combout  & 
// \cpu|select_B|Q[2]~50_combout ))))

	.dataa(\cpu|select_A|Q[12]~11_combout ),
	.datab(\cpu|select_B|Q[2]~50_combout ),
	.datac(\cpu|comb_895|comb_22|union[1].row|union[13].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[2].row|union[11].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[2].row|union[12].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[2].row|union[12].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[2].row|union[12].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N0
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[3].row|union[10].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[3].row|union[10].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[2].row|union[11].unit|add|S~combout  & ((\cpu|comb_895|comb_22|union[3].row|union[9].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[3]~46_combout  & 
// \cpu|select_A|Q [10])))) # (!\cpu|comb_895|comb_22|union[2].row|union[11].unit|add|S~combout  & (\cpu|select_B|Q[3]~46_combout  & (\cpu|select_A|Q [10] & \cpu|comb_895|comb_22|union[3].row|union[9].unit|add|C4~0_combout )))

	.dataa(\cpu|select_B|Q[3]~46_combout ),
	.datab(\cpu|select_A|Q [10]),
	.datac(\cpu|comb_895|comb_22|union[2].row|union[11].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[3].row|union[9].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[3].row|union[10].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[3].row|union[10].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[3].row|union[10].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N2
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[3].row|union[11].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[3].row|union[11].unit|add|S~combout  = \cpu|comb_895|comb_22|union[2].row|union[12].unit|add|S~combout  $ (\cpu|comb_895|comb_22|union[3].row|union[10].unit|add|C4~0_combout  $ (((\cpu|select_B|Q[3]~46_combout  & 
// \cpu|select_A|Q[11]~14_combout ))))

	.dataa(\cpu|select_B|Q[3]~46_combout ),
	.datab(\cpu|select_A|Q[11]~14_combout ),
	.datac(\cpu|comb_895|comb_22|union[2].row|union[12].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[3].row|union[10].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[3].row|union[11].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[3].row|union[11].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[3].row|union[11].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N28
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[4].row|union[10].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[4].row|union[10].unit|add|S~combout  = \cpu|comb_895|comb_22|union[4].row|union[9].unit|add|C4~0_combout  $ (\cpu|comb_895|comb_22|union[3].row|union[11].unit|add|S~combout  $ (((\cpu|select_A|Q [10] & 
// \cpu|select_B|Q[4]~42_combout ))))

	.dataa(\cpu|select_A|Q [10]),
	.datab(\cpu|select_B|Q[4]~42_combout ),
	.datac(\cpu|comb_895|comb_22|union[4].row|union[9].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[3].row|union[11].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[4].row|union[10].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[4].row|union[10].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[4].row|union[10].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N20
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[5].row|union[9].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[5].row|union[9].unit|add|S~combout  = \cpu|comb_895|comb_22|union[5].row|union[8].unit|add|C4~0_combout  $ (\cpu|comb_895|comb_22|union[4].row|union[10].unit|add|S~combout  $ (((\cpu|select_B|Q[5]~36_combout  & \cpu|select_A|Q 
// [9]))))

	.dataa(\cpu|comb_895|comb_22|union[5].row|union[8].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q[5]~36_combout ),
	.datac(\cpu|select_A|Q [9]),
	.datad(\cpu|comb_895|comb_22|union[4].row|union[10].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[5].row|union[9].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[5].row|union[9].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_895|comb_22|union[5].row|union[9].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N4
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[6].row|union[8].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[6].row|union[8].unit|add|S~combout  = \cpu|comb_895|comb_22|union[6].row|union[7].unit|add|C4~0_combout  $ (\cpu|comb_895|comb_22|union[5].row|union[9].unit|add|S~combout  $ (((\cpu|select_A|Q [8] & 
// \cpu|select_B|Q[6]~32_combout ))))

	.dataa(\cpu|select_A|Q [8]),
	.datab(\cpu|select_B|Q[6]~32_combout ),
	.datac(\cpu|comb_895|comb_22|union[6].row|union[7].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[5].row|union[9].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[6].row|union[8].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[6].row|union[8].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[6].row|union[8].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N8
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[7].row|union[7].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[7].row|union[7].unit|add|S~combout  = \cpu|comb_895|comb_22|union[7].row|union[6].unit|add|C4~0_combout  $ (\cpu|comb_895|comb_22|union[6].row|union[8].unit|add|S~combout  $ (((\cpu|select_A|Q[7]~27_combout  & 
// \cpu|select_B|Q[7]~28_combout ))))

	.dataa(\cpu|select_A|Q[7]~27_combout ),
	.datab(\cpu|select_B|Q[7]~28_combout ),
	.datac(\cpu|comb_895|comb_22|union[7].row|union[6].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[6].row|union[8].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[7].row|union[7].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[7].row|union[7].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[7].row|union[7].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N6
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[8].row|union[5].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[8].row|union[5].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[8].row|union[4].unit|add|C4~0_combout  & ((\cpu|comb_895|comb_22|union[7].row|union[6].unit|add|S~combout ) # ((!\cpu|select_A|Q[5]~37_combout  & 
// \cpu|select_B|Q [8])))) # (!\cpu|comb_895|comb_22|union[8].row|union[4].unit|add|C4~0_combout  & (!\cpu|select_A|Q[5]~37_combout  & (\cpu|select_B|Q [8] & \cpu|comb_895|comb_22|union[7].row|union[6].unit|add|S~combout )))

	.dataa(\cpu|select_A|Q[5]~37_combout ),
	.datab(\cpu|select_B|Q [8]),
	.datac(\cpu|comb_895|comb_22|union[8].row|union[4].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[7].row|union[6].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[8].row|union[5].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[8].row|union[5].unit|add|C4~0 .lut_mask = 16'hF440;
defparam \cpu|comb_895|comb_22|union[8].row|union[5].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[8].row|union[6].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[8].row|union[6].unit|add|S~combout  = \cpu|comb_895|comb_22|union[7].row|union[7].unit|add|S~combout  $ (\cpu|comb_895|comb_22|union[8].row|union[5].unit|add|C4~0_combout  $ (((!\cpu|select_A|Q[6]~32_combout  & \cpu|select_B|Q 
// [8]))))

	.dataa(\cpu|select_A|Q[6]~32_combout ),
	.datab(\cpu|select_B|Q [8]),
	.datac(\cpu|comb_895|comb_22|union[7].row|union[7].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[8].row|union[5].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[8].row|union[6].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[8].row|union[6].unit|add|S .lut_mask = 16'h4BB4;
defparam \cpu|comb_895|comb_22|union[8].row|union[6].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[9].row|union[5].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[9].row|union[5].unit|add|S~combout  = \cpu|comb_895|comb_22|union[9].row|union[4].unit|add|C4~0_combout  $ (\cpu|comb_895|comb_22|union[8].row|union[6].unit|add|S~combout  $ (((\cpu|select_B|Q [9] & 
// !\cpu|select_A|Q[5]~37_combout ))))

	.dataa(\cpu|select_B|Q [9]),
	.datab(\cpu|select_A|Q[5]~37_combout ),
	.datac(\cpu|comb_895|comb_22|union[9].row|union[4].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[8].row|union[6].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[9].row|union[5].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[9].row|union[5].unit|add|S .lut_mask = 16'h2DD2;
defparam \cpu|comb_895|comb_22|union[9].row|union[5].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[10].row|union[4].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[10].row|union[4].unit|add|S~combout  = \cpu|comb_895|comb_22|union[10].row|union[3].unit|add|C4~0_combout  $ (\cpu|comb_895|comb_22|union[9].row|union[5].unit|add|S~combout  $ (((\cpu|select_B|Q [10] & 
// \cpu|select_A|Q[4]~43_combout ))))

	.dataa(\cpu|select_B|Q [10]),
	.datab(\cpu|select_A|Q[4]~43_combout ),
	.datac(\cpu|comb_895|comb_22|union[10].row|union[3].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[9].row|union[5].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[10].row|union[4].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[10].row|union[4].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[10].row|union[4].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[11].row|union[3].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[11].row|union[3].unit|add|S~combout  = \cpu|comb_895|comb_22|union[11].row|union[2].unit|add|C4~0_combout  $ (\cpu|comb_895|comb_22|union[10].row|union[4].unit|add|S~combout  $ (((\cpu|select_B|Q[11]~15_combout  & 
// \cpu|select_A|Q[3]~47_combout ))))

	.dataa(\cpu|select_B|Q[11]~15_combout ),
	.datab(\cpu|select_A|Q[3]~47_combout ),
	.datac(\cpu|comb_895|comb_22|union[11].row|union[2].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[10].row|union[4].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[11].row|union[3].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[11].row|union[3].unit|add|S .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[11].row|union[3].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[12].row|union[2].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[12].row|union[2].unit|add|S~combout  = \cpu|comb_895|comb_22|union[12].row|union[1].unit|add|C4~0_combout  $ (\cpu|comb_895|comb_22|union[11].row|union[3].unit|add|S~combout  $ (((\cpu|select_B|Q[12]~12_combout  & 
// \cpu|select_A|Q[2]~51_combout ))))

	.dataa(\cpu|comb_895|comb_22|union[12].row|union[1].unit|add|C4~0_combout ),
	.datab(\cpu|select_B|Q[12]~12_combout ),
	.datac(\cpu|select_A|Q[2]~51_combout ),
	.datad(\cpu|comb_895|comb_22|union[11].row|union[3].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[12].row|union[2].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[12].row|union[2].unit|add|S .lut_mask = 16'h956A;
defparam \cpu|comb_895|comb_22|union[12].row|union[2].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[13].row|union[1].unit|add|S (
// Equation(s):
// \cpu|comb_895|comb_22|union[13].row|union[1].unit|add|S~combout  = \cpu|comb_895|comb_22|union[13].row|union[1].unit|comb~0_combout  $ (\cpu|comb_895|comb_22|union[12].row|union[2].unit|add|S~combout  $ 
// (((\cpu|comb_895|comb_22|union[13].row|union[0].unit|comb~0_combout  & \cpu|comb_895|comb_22|union[12].row|union[1].unit|add|S~combout ))))

	.dataa(\cpu|comb_895|comb_22|union[13].row|union[0].unit|comb~0_combout ),
	.datab(\cpu|comb_895|comb_22|union[13].row|union[1].unit|comb~0_combout ),
	.datac(\cpu|comb_895|comb_22|union[12].row|union[1].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[12].row|union[2].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[13].row|union[1].unit|add|S~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[13].row|union[1].unit|add|S .lut_mask = 16'h936C;
defparam \cpu|comb_895|comb_22|union[13].row|union[1].unit|add|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[14].row|union[0].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[14].row|union[0].unit|add|C4~0_combout  = (\cpu|select_B|Q[14]~6_combout  & (\cpu|select_A|Q[0]~59_combout  & \cpu|comb_895|comb_22|union[13].row|union[1].unit|add|S~combout ))

	.dataa(\cpu|select_B|Q[14]~6_combout ),
	.datab(gnd),
	.datac(\cpu|select_A|Q[0]~59_combout ),
	.datad(\cpu|comb_895|comb_22|union[13].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[14].row|union[0].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[14].row|union[0].unit|add|C4~0 .lut_mask = 16'hA000;
defparam \cpu|comb_895|comb_22|union[14].row|union[0].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N18
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~0_combout  = (\cpu|select_A|Q [9] & (\cpu|select_B|Q[6]~32_combout  $ (((\cpu|select_A|Q [10] & \cpu|select_B|Q[5]~36_combout ))))) # (!\cpu|select_A|Q [9] & (((\cpu|select_A|Q [10] & 
// \cpu|select_B|Q[5]~36_combout ))))

	.dataa(\cpu|select_A|Q [9]),
	.datab(\cpu|select_B|Q[6]~32_combout ),
	.datac(\cpu|select_A|Q [10]),
	.datad(\cpu|select_B|Q[5]~36_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~0 .lut_mask = 16'h7888;
defparam \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~1 (
// Equation(s):
// \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~1_combout  = (\cpu|select_B|Q [8] & (\cpu|select_A|Q[7]~27_combout  $ (((\cpu|select_A|Q [8] & \cpu|select_B|Q[7]~28_combout ))))) # (!\cpu|select_B|Q [8] & (\cpu|select_A|Q [8] & 
// ((\cpu|select_B|Q[7]~28_combout ))))

	.dataa(\cpu|select_B|Q [8]),
	.datab(\cpu|select_A|Q [8]),
	.datac(\cpu|select_A|Q[7]~27_combout ),
	.datad(\cpu|select_B|Q[7]~28_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~1 .lut_mask = 16'h6CA0;
defparam \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N30
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~2 (
// Equation(s):
// \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~2_combout  = (\cpu|select_A|Q[6]~32_combout  & (((!\cpu|select_A|Q[5]~37_combout  & \cpu|select_B|Q [10])))) # (!\cpu|select_A|Q[6]~32_combout  & (\cpu|select_B|Q [9] $ 
// (((!\cpu|select_A|Q[5]~37_combout  & \cpu|select_B|Q [10])))))

	.dataa(\cpu|select_A|Q[6]~32_combout ),
	.datab(\cpu|select_B|Q [9]),
	.datac(\cpu|select_A|Q[5]~37_combout ),
	.datad(\cpu|select_B|Q [10]),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~2 .lut_mask = 16'h4B44;
defparam \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N12
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[4].row|union[10].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[4].row|union[10].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[4].row|union[9].unit|add|C4~0_combout  & ((\cpu|comb_895|comb_22|union[3].row|union[11].unit|add|S~combout ) # ((\cpu|select_A|Q [10] & 
// \cpu|select_B|Q[4]~42_combout )))) # (!\cpu|comb_895|comb_22|union[4].row|union[9].unit|add|C4~0_combout  & (\cpu|select_A|Q [10] & (\cpu|select_B|Q[4]~42_combout  & \cpu|comb_895|comb_22|union[3].row|union[11].unit|add|S~combout )))

	.dataa(\cpu|select_A|Q [10]),
	.datab(\cpu|comb_895|comb_22|union[4].row|union[9].unit|add|C4~0_combout ),
	.datac(\cpu|select_B|Q[4]~42_combout ),
	.datad(\cpu|comb_895|comb_22|union[3].row|union[11].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[4].row|union[10].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[4].row|union[10].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_895|comb_22|union[4].row|union[10].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N10
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[1].row|union[13].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[1].row|union[13].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[1].row|union[12].unit|add|C4~0_combout  & ((\cpu|comb_895|comb_22|union[0].row|union[14].unit|comb~0_combout ) # ((\cpu|select_A|Q[13]~8_combout  & 
// \cpu|select_B|Q[1]~54_combout )))) # (!\cpu|comb_895|comb_22|union[1].row|union[12].unit|add|C4~0_combout  & (\cpu|comb_895|comb_22|union[0].row|union[14].unit|comb~0_combout  & (\cpu|select_A|Q[13]~8_combout  & \cpu|select_B|Q[1]~54_combout )))

	.dataa(\cpu|comb_895|comb_22|union[1].row|union[12].unit|add|C4~0_combout ),
	.datab(\cpu|comb_895|comb_22|union[0].row|union[14].unit|comb~0_combout ),
	.datac(\cpu|select_A|Q[13]~8_combout ),
	.datad(\cpu|select_B|Q[1]~54_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[1].row|union[13].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[1].row|union[13].unit|add|C4~0 .lut_mask = 16'hE888;
defparam \cpu|comb_895|comb_22|union[1].row|union[13].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N26
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[5].row|union[9].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[5].row|union[9].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[4].row|union[10].unit|add|S~combout  & ((\cpu|comb_895|comb_22|union[5].row|union[8].unit|add|C4~0_combout ) # ((\cpu|select_A|Q [9] & 
// \cpu|select_B|Q[5]~36_combout )))) # (!\cpu|comb_895|comb_22|union[4].row|union[10].unit|add|S~combout  & (\cpu|select_A|Q [9] & (\cpu|select_B|Q[5]~36_combout  & \cpu|comb_895|comb_22|union[5].row|union[8].unit|add|C4~0_combout )))

	.dataa(\cpu|select_A|Q [9]),
	.datab(\cpu|comb_895|comb_22|union[4].row|union[10].unit|add|S~combout ),
	.datac(\cpu|select_B|Q[5]~36_combout ),
	.datad(\cpu|comb_895|comb_22|union[5].row|union[8].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[5].row|union[9].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[5].row|union[9].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_895|comb_22|union[5].row|union[9].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N4
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[3].row|union[11].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[3].row|union[11].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[2].row|union[12].unit|add|S~combout  & ((\cpu|comb_895|comb_22|union[3].row|union[10].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[3]~46_combout  & 
// \cpu|select_A|Q[11]~14_combout )))) # (!\cpu|comb_895|comb_22|union[2].row|union[12].unit|add|S~combout  & (\cpu|select_B|Q[3]~46_combout  & (\cpu|select_A|Q[11]~14_combout  & \cpu|comb_895|comb_22|union[3].row|union[10].unit|add|C4~0_combout )))

	.dataa(\cpu|select_B|Q[3]~46_combout ),
	.datab(\cpu|select_A|Q[11]~14_combout ),
	.datac(\cpu|comb_895|comb_22|union[2].row|union[12].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[3].row|union[10].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[3].row|union[11].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[3].row|union[11].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[3].row|union[11].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N28
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[2].row|union[12].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[2].row|union[12].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[1].row|union[13].unit|add|S~combout  & ((\cpu|comb_895|comb_22|union[2].row|union[11].unit|add|C4~0_combout ) # ((\cpu|select_B|Q[2]~50_combout  & 
// \cpu|select_A|Q[12]~11_combout )))) # (!\cpu|comb_895|comb_22|union[1].row|union[13].unit|add|S~combout  & (\cpu|select_B|Q[2]~50_combout  & (\cpu|select_A|Q[12]~11_combout  & \cpu|comb_895|comb_22|union[2].row|union[11].unit|add|C4~0_combout )))

	.dataa(\cpu|select_B|Q[2]~50_combout ),
	.datab(\cpu|comb_895|comb_22|union[1].row|union[13].unit|add|S~combout ),
	.datac(\cpu|select_A|Q[12]~11_combout ),
	.datad(\cpu|comb_895|comb_22|union[2].row|union[11].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[2].row|union[12].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[2].row|union[12].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_895|comb_22|union[2].row|union[12].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N30
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~5 (
// Equation(s):
// \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~5_combout  = \cpu|comb_895|comb_22|union[3].row|union[11].unit|add|C4~0_combout  $ (\cpu|comb_895|comb_22|union[2].row|union[12].unit|add|C4~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|comb_895|comb_22|union[3].row|union[11].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[2].row|union[12].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~5 .lut_mask = 16'h0FF0;
defparam \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N10
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~6 (
// Equation(s):
// \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~6_combout  = \cpu|comb_895|comb_22|union[4].row|union[10].unit|add|C4~0_combout  $ (\cpu|comb_895|comb_22|union[1].row|union[13].unit|add|C4~0_combout  $ 
// (\cpu|comb_895|comb_22|union[5].row|union[9].unit|add|C4~0_combout  $ (\cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~5_combout )))

	.dataa(\cpu|comb_895|comb_22|union[4].row|union[10].unit|add|C4~0_combout ),
	.datab(\cpu|comb_895|comb_22|union[1].row|union[13].unit|add|C4~0_combout ),
	.datac(\cpu|comb_895|comb_22|union[5].row|union[9].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~6 .lut_mask = 16'h6996;
defparam \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N0
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[0].row|union[15].unit|comb~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[0].row|union[15].unit|comb~0_combout  = (\cpu|select_A|Q[15]~2_combout  & ((\cpu|select_B|Q[0]~57_combout ) # ((\cpu|select_B|Q[3]~40_combout  & \cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ))))

	.dataa(\cpu|select_B|Q[3]~40_combout ),
	.datab(\cpu|IR|register8_1|SYNTHESIZED_WIRE_34~q ),
	.datac(\cpu|select_A|Q[15]~2_combout ),
	.datad(\cpu|select_B|Q[0]~57_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[0].row|union[15].unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[0].row|union[15].unit|comb~0 .lut_mask = 16'hF080;
defparam \cpu|comb_895|comb_22|union[0].row|union[15].unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N10
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[8].row|union[6].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[8].row|union[6].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[7].row|union[7].unit|add|S~combout  & ((\cpu|comb_895|comb_22|union[8].row|union[5].unit|add|C4~0_combout ) # ((!\cpu|select_A|Q[6]~32_combout  & 
// \cpu|select_B|Q [8])))) # (!\cpu|comb_895|comb_22|union[7].row|union[7].unit|add|S~combout  & (!\cpu|select_A|Q[6]~32_combout  & (\cpu|select_B|Q [8] & \cpu|comb_895|comb_22|union[8].row|union[5].unit|add|C4~0_combout )))

	.dataa(\cpu|select_A|Q[6]~32_combout ),
	.datab(\cpu|select_B|Q [8]),
	.datac(\cpu|comb_895|comb_22|union[7].row|union[7].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[8].row|union[5].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[8].row|union[6].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[8].row|union[6].unit|add|C4~0 .lut_mask = 16'hF440;
defparam \cpu|comb_895|comb_22|union[8].row|union[6].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N2
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[6].row|union[8].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[6].row|union[8].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[6].row|union[7].unit|add|C4~0_combout  & ((\cpu|comb_895|comb_22|union[5].row|union[9].unit|add|S~combout ) # ((\cpu|select_B|Q[6]~32_combout  & 
// \cpu|select_A|Q [8])))) # (!\cpu|comb_895|comb_22|union[6].row|union[7].unit|add|C4~0_combout  & (\cpu|select_B|Q[6]~32_combout  & (\cpu|select_A|Q [8] & \cpu|comb_895|comb_22|union[5].row|union[9].unit|add|S~combout )))

	.dataa(\cpu|select_B|Q[6]~32_combout ),
	.datab(\cpu|select_A|Q [8]),
	.datac(\cpu|comb_895|comb_22|union[6].row|union[7].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[5].row|union[9].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[6].row|union[8].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[6].row|union[8].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[6].row|union[8].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N4
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[7].row|union[7].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[7].row|union[7].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[7].row|union[6].unit|add|C4~0_combout  & ((\cpu|comb_895|comb_22|union[6].row|union[8].unit|add|S~combout ) # ((\cpu|select_A|Q[7]~27_combout  & 
// \cpu|select_B|Q[7]~28_combout )))) # (!\cpu|comb_895|comb_22|union[7].row|union[6].unit|add|C4~0_combout  & (\cpu|select_A|Q[7]~27_combout  & (\cpu|select_B|Q[7]~28_combout  & \cpu|comb_895|comb_22|union[6].row|union[8].unit|add|S~combout )))

	.dataa(\cpu|select_A|Q[7]~27_combout ),
	.datab(\cpu|select_B|Q[7]~28_combout ),
	.datac(\cpu|comb_895|comb_22|union[7].row|union[6].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[6].row|union[8].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[7].row|union[7].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[7].row|union[7].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[7].row|union[7].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N16
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[9].row|union[5].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[9].row|union[5].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[9].row|union[4].unit|add|C4~0_combout  & ((\cpu|comb_895|comb_22|union[8].row|union[6].unit|add|S~combout ) # ((!\cpu|select_A|Q[5]~37_combout  & 
// \cpu|select_B|Q [9])))) # (!\cpu|comb_895|comb_22|union[9].row|union[4].unit|add|C4~0_combout  & (!\cpu|select_A|Q[5]~37_combout  & (\cpu|select_B|Q [9] & \cpu|comb_895|comb_22|union[8].row|union[6].unit|add|S~combout )))

	.dataa(\cpu|select_A|Q[5]~37_combout ),
	.datab(\cpu|select_B|Q [9]),
	.datac(\cpu|comb_895|comb_22|union[9].row|union[4].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[8].row|union[6].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[9].row|union[5].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[9].row|union[5].unit|add|C4~0 .lut_mask = 16'hF440;
defparam \cpu|comb_895|comb_22|union[9].row|union[5].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N12
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~4 (
// Equation(s):
// \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~4_combout  = \cpu|comb_895|comb_22|union[8].row|union[6].unit|add|C4~0_combout  $ (\cpu|comb_895|comb_22|union[6].row|union[8].unit|add|C4~0_combout  $ 
// (\cpu|comb_895|comb_22|union[7].row|union[7].unit|add|C4~0_combout  $ (\cpu|comb_895|comb_22|union[9].row|union[5].unit|add|C4~0_combout )))

	.dataa(\cpu|comb_895|comb_22|union[8].row|union[6].unit|add|C4~0_combout ),
	.datab(\cpu|comb_895|comb_22|union[6].row|union[8].unit|add|C4~0_combout ),
	.datac(\cpu|comb_895|comb_22|union[7].row|union[7].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[9].row|union[5].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~4 .lut_mask = 16'h6996;
defparam \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[11].row|union[3].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[11].row|union[3].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[11].row|union[2].unit|add|C4~0_combout  & ((\cpu|comb_895|comb_22|union[10].row|union[4].unit|add|S~combout ) # ((\cpu|select_B|Q[11]~15_combout  & 
// \cpu|select_A|Q[3]~47_combout )))) # (!\cpu|comb_895|comb_22|union[11].row|union[2].unit|add|C4~0_combout  & (\cpu|select_B|Q[11]~15_combout  & (\cpu|select_A|Q[3]~47_combout  & \cpu|comb_895|comb_22|union[10].row|union[4].unit|add|S~combout )))

	.dataa(\cpu|select_B|Q[11]~15_combout ),
	.datab(\cpu|select_A|Q[3]~47_combout ),
	.datac(\cpu|comb_895|comb_22|union[11].row|union[2].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[10].row|union[4].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[11].row|union[3].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[11].row|union[3].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[11].row|union[3].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N22
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[10].row|union[4].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[10].row|union[4].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[10].row|union[3].unit|add|C4~0_combout  & ((\cpu|comb_895|comb_22|union[9].row|union[5].unit|add|S~combout ) # ((\cpu|select_B|Q [10] & 
// \cpu|select_A|Q[4]~43_combout )))) # (!\cpu|comb_895|comb_22|union[10].row|union[3].unit|add|C4~0_combout  & (\cpu|select_B|Q [10] & (\cpu|comb_895|comb_22|union[9].row|union[5].unit|add|S~combout  & \cpu|select_A|Q[4]~43_combout )))

	.dataa(\cpu|select_B|Q [10]),
	.datab(\cpu|comb_895|comb_22|union[10].row|union[3].unit|add|C4~0_combout ),
	.datac(\cpu|comb_895|comb_22|union[9].row|union[5].unit|add|S~combout ),
	.datad(\cpu|select_A|Q[4]~43_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[10].row|union[4].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[10].row|union[4].unit|add|C4~0 .lut_mask = 16'hE8C0;
defparam \cpu|comb_895|comb_22|union[10].row|union[4].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N26
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[12].row|union[2].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[12].row|union[2].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[12].row|union[1].unit|add|C4~0_combout  & ((\cpu|comb_895|comb_22|union[11].row|union[3].unit|add|S~combout ) # ((\cpu|select_B|Q[12]~12_combout  & 
// \cpu|select_A|Q[2]~51_combout )))) # (!\cpu|comb_895|comb_22|union[12].row|union[1].unit|add|C4~0_combout  & (\cpu|select_B|Q[12]~12_combout  & (\cpu|select_A|Q[2]~51_combout  & \cpu|comb_895|comb_22|union[11].row|union[3].unit|add|S~combout )))

	.dataa(\cpu|select_B|Q[12]~12_combout ),
	.datab(\cpu|select_A|Q[2]~51_combout ),
	.datac(\cpu|comb_895|comb_22|union[12].row|union[1].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[11].row|union[3].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[12].row|union[2].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[12].row|union[2].unit|add|C4~0 .lut_mask = 16'hF880;
defparam \cpu|comb_895|comb_22|union[12].row|union[2].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[13].row|union[1].unit|add|C4~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[13].row|union[1].unit|add|C4~0_combout  = (\cpu|comb_895|comb_22|union[13].row|union[1].unit|comb~0_combout  & ((\cpu|comb_895|comb_22|union[12].row|union[2].unit|add|S~combout ) # 
// ((\cpu|comb_895|comb_22|union[13].row|union[0].unit|comb~0_combout  & \cpu|comb_895|comb_22|union[12].row|union[1].unit|add|S~combout )))) # (!\cpu|comb_895|comb_22|union[13].row|union[1].unit|comb~0_combout  & 
// (\cpu|comb_895|comb_22|union[13].row|union[0].unit|comb~0_combout  & (\cpu|comb_895|comb_22|union[12].row|union[1].unit|add|S~combout  & \cpu|comb_895|comb_22|union[12].row|union[2].unit|add|S~combout )))

	.dataa(\cpu|comb_895|comb_22|union[13].row|union[0].unit|comb~0_combout ),
	.datab(\cpu|comb_895|comb_22|union[13].row|union[1].unit|comb~0_combout ),
	.datac(\cpu|comb_895|comb_22|union[12].row|union[1].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[12].row|union[2].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[13].row|union[1].unit|add|C4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[13].row|union[1].unit|add|C4~0 .lut_mask = 16'hEC80;
defparam \cpu|comb_895|comb_22|union[13].row|union[1].unit|add|C4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N6
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~3 (
// Equation(s):
// \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~3_combout  = \cpu|comb_895|comb_22|union[11].row|union[3].unit|add|C4~0_combout  $ (\cpu|comb_895|comb_22|union[10].row|union[4].unit|add|C4~0_combout  $ 
// (\cpu|comb_895|comb_22|union[12].row|union[2].unit|add|C4~0_combout  $ (\cpu|comb_895|comb_22|union[13].row|union[1].unit|add|C4~0_combout )))

	.dataa(\cpu|comb_895|comb_22|union[11].row|union[3].unit|add|C4~0_combout ),
	.datab(\cpu|comb_895|comb_22|union[10].row|union[4].unit|add|C4~0_combout ),
	.datac(\cpu|comb_895|comb_22|union[12].row|union[2].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[13].row|union[1].unit|add|C4~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~3 .lut_mask = 16'h6996;
defparam \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~7 (
// Equation(s):
// \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~7_combout  = \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~6_combout  $ (\cpu|comb_895|comb_22|union[0].row|union[15].unit|comb~0_combout  $ 
// (\cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~4_combout  $ (\cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~3_combout )))

	.dataa(\cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~6_combout ),
	.datab(\cpu|comb_895|comb_22|union[0].row|union[15].unit|comb~0_combout ),
	.datac(\cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~4_combout ),
	.datad(\cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~7 .lut_mask = 16'h6996;
defparam \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N30
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~8 (
// Equation(s):
// \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~8_combout  = \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~2_combout  $ (\cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~7_combout  $ (((\cpu|select_B|Q[1]~54_combout  & 
// \cpu|select_A|Q[14]~5_combout ))))

	.dataa(\cpu|select_B|Q[1]~54_combout ),
	.datab(\cpu|select_A|Q[14]~5_combout ),
	.datac(\cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~2_combout ),
	.datad(\cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~7_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~8 .lut_mask = 16'h8778;
defparam \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N6
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~10 (
// Equation(s):
// \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~10_combout  = (\cpu|select_B|Q[4]~42_combout  & (\cpu|select_A|Q[11]~14_combout  $ (((\cpu|select_A|Q[4]~43_combout  & \cpu|select_B|Q[11]~15_combout ))))) # (!\cpu|select_B|Q[4]~42_combout  & 
// (\cpu|select_A|Q[4]~43_combout  & (\cpu|select_B|Q[11]~15_combout )))

	.dataa(\cpu|select_B|Q[4]~42_combout ),
	.datab(\cpu|select_A|Q[4]~43_combout ),
	.datac(\cpu|select_B|Q[11]~15_combout ),
	.datad(\cpu|select_A|Q[11]~14_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~10 .lut_mask = 16'h6AC0;
defparam \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N0
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~9 (
// Equation(s):
// \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~9_combout  = (\cpu|select_A|Q[13]~8_combout  & (\cpu|select_B|Q[2]~50_combout  $ (((\cpu|select_B|Q[3]~46_combout  & \cpu|select_A|Q[12]~11_combout ))))) # (!\cpu|select_A|Q[13]~8_combout  & 
// (((\cpu|select_B|Q[3]~46_combout  & \cpu|select_A|Q[12]~11_combout ))))

	.dataa(\cpu|select_A|Q[13]~8_combout ),
	.datab(\cpu|select_B|Q[2]~50_combout ),
	.datac(\cpu|select_B|Q[3]~46_combout ),
	.datad(\cpu|select_A|Q[12]~11_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~9 .lut_mask = 16'h7888;
defparam \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N4
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~11 (
// Equation(s):
// \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~11_combout  = (\cpu|select_A|Q[2]~51_combout  & (\cpu|select_B|Q[13]~9_combout  $ (((\cpu|select_B|Q[12]~12_combout  & \cpu|select_A|Q[3]~47_combout ))))) # (!\cpu|select_A|Q[2]~51_combout  & 
// (((\cpu|select_B|Q[12]~12_combout  & \cpu|select_A|Q[3]~47_combout ))))

	.dataa(\cpu|select_A|Q[2]~51_combout ),
	.datab(\cpu|select_B|Q[13]~9_combout ),
	.datac(\cpu|select_B|Q[12]~12_combout ),
	.datad(\cpu|select_A|Q[3]~47_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~11 .lut_mask = 16'h7888;
defparam \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N2
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~12 (
// Equation(s):
// \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~12_combout  = (\cpu|select_A|Q[0]~59_combout  & (\cpu|select_B|Q[15]~3_combout  $ (((\cpu|select_B|Q[14]~6_combout  & \cpu|select_A|Q[1]~55_combout ))))) # (!\cpu|select_A|Q[0]~59_combout  & 
// (((!\cpu|select_A|Q[1]~55_combout ) # (!\cpu|select_B|Q[14]~6_combout ))))

	.dataa(\cpu|select_A|Q[0]~59_combout ),
	.datab(\cpu|select_B|Q[15]~3_combout ),
	.datac(\cpu|select_B|Q[14]~6_combout ),
	.datad(\cpu|select_A|Q[1]~55_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~12 .lut_mask = 16'h2DDD;
defparam \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N24
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~13 (
// Equation(s):
// \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~13_combout  = \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~10_combout  $ (\cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~9_combout  $ 
// (\cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~11_combout  $ (\cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~12_combout )))

	.dataa(\cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~10_combout ),
	.datab(\cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~9_combout ),
	.datac(\cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~11_combout ),
	.datad(\cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~12_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~13 .lut_mask = 16'h6996;
defparam \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~14 (
// Equation(s):
// \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~14_combout  = \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~0_combout  $ (\cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~1_combout  $ 
// (\cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~8_combout  $ (\cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~13_combout )))

	.dataa(\cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~0_combout ),
	.datab(\cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~1_combout ),
	.datac(\cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~8_combout ),
	.datad(\cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~13_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~14 .lut_mask = 16'h6996;
defparam \cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneive_lcell_comb \cpu|comb_895|Add0~82 (
// Equation(s):
// \cpu|comb_895|Add0~82_combout  = (\cpu|comb_895|Add0~81_combout ) # ((!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (\cpu|comb_895|comb_22|union[14].row|union[0].unit|add|C4~0_combout  $ 
// (!\cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~14_combout ))))

	.dataa(\cpu|comb_895|Add0~81_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|comb_895|comb_22|union[14].row|union[0].unit|add|C4~0_combout ),
	.datad(\cpu|comb_895|comb_22|union[15].row|union[0].unit|add|S~14_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Add0~82_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Add0~82 .lut_mask = 16'hBAAB;
defparam \cpu|comb_895|Add0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cycloneive_lcell_comb \cpu|comb_895|Mux17~5 (
// Equation(s):
// \cpu|comb_895|Mux17~5_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [22] & ((\cpu|comb_895|Mux17~4_combout  & (\cpu|comb_895|Add0~91_combout )) # (!\cpu|comb_895|Mux17~4_combout  & ((\cpu|comb_895|Add0~82_combout ))))) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [22] & (((\cpu|comb_895|Mux17~4_combout ))))

	.dataa(\cpu|comb_895|Add0~91_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|comb_895|Mux17~4_combout ),
	.datad(\cpu|comb_895|Add0~82_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux17~5 .lut_mask = 16'hBCB0;
defparam \cpu|comb_895|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
cycloneive_lcell_comb \cpu|comb_895|Mux17~6 (
// Equation(s):
// \cpu|comb_895|Mux17~6_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [22] & (((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [22] & 
// ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|comb_895|Add5~30_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (\cpu|select_A|Q[15]~2_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|select_A|Q[15]~2_combout ),
	.datac(\cpu|comb_895|Add5~30_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux17~6 .lut_mask = 16'hFA44;
defparam \cpu|comb_895|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cycloneive_lcell_comb \cpu|comb_895|Mux17~7 (
// Equation(s):
// \cpu|comb_895|Mux17~7_combout  = (\cpu|comb_895|Mux17~6_combout  & (((\cpu|comb_895|Add0~88_combout ) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|comb_895|Mux17~6_combout  & (!\cpu|select_B|Q[15]~3_combout  & 
// ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|comb_895|Mux17~6_combout ),
	.datab(\cpu|select_B|Q[15]~3_combout ),
	.datac(\cpu|comb_895|Add0~88_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux17~7 .lut_mask = 16'hB1AA;
defparam \cpu|comb_895|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneive_lcell_comb \cpu|comb_895|Mux17~8 (
// Equation(s):
// \cpu|comb_895|Mux17~8_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & ((\cpu|comb_895|Add0~88_combout ))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24] & (\cpu|comb_895|Mux17~7_combout ))

	.dataa(gnd),
	.datab(\cpu|comb_895|Mux17~7_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|comb_895|Add0~88_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux17~8 .lut_mask = 16'hFC0C;
defparam \cpu|comb_895|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cycloneive_lcell_comb \cpu|comb_895|Mux17~9 (
// Equation(s):
// \cpu|comb_895|Mux17~9_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [25])) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & 
// ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & (\cpu|comb_895|Mux17~5_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & ((\cpu|comb_895|Mux17~8_combout )))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datac(\cpu|comb_895|Mux17~5_combout ),
	.datad(\cpu|comb_895|Mux17~8_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux17~9 .lut_mask = 16'hD9C8;
defparam \cpu|comb_895|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneive_lcell_comb \cpu|comb_895|Mux17~10 (
// Equation(s):
// \cpu|comb_895|Mux17~10_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & ((\cpu|comb_895|Mux17~9_combout  & ((\cpu|comb_895|Mux17~11_combout ))) # (!\cpu|comb_895|Mux17~9_combout  & (\cpu|comb_895|Mux17~3_combout )))) # 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & (((\cpu|comb_895|Mux17~9_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]),
	.datab(\cpu|comb_895|Mux17~3_combout ),
	.datac(\cpu|comb_895|Mux17~11_combout ),
	.datad(\cpu|comb_895|Mux17~9_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux17~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux17~10 .lut_mask = 16'hF588;
defparam \cpu|comb_895|Mux17~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneive_lcell_comb \cpu|comb_895|F[15] (
// Equation(s):
// \cpu|comb_895|F [15] = (GLOBAL(\cpu|comb_895|Mux18~1clkctrl_outclk ) & ((\cpu|comb_895|Mux17~10_combout ))) # (!GLOBAL(\cpu|comb_895|Mux18~1clkctrl_outclk ) & (\cpu|comb_895|F [15]))

	.dataa(\cpu|comb_895|F [15]),
	.datab(gnd),
	.datac(\cpu|comb_895|Mux18~1clkctrl_outclk ),
	.datad(\cpu|comb_895|Mux17~10_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|F [15]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|F[15] .lut_mask = 16'hFA0A;
defparam \cpu|comb_895|F[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
cycloneive_lcell_comb \cpu|IR|register8_4|SYNTHESIZED_WIRE_30~feeder (
// Equation(s):
// \cpu|IR|register8_4|SYNTHESIZED_WIRE_30~feeder_combout  = \cpu|comb_895|F [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|comb_895|F [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|IR|register8_4|SYNTHESIZED_WIRE_30~feeder .lut_mask = 16'hF0F0;
defparam \cpu|IR|register8_4|SYNTHESIZED_WIRE_30~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N5
dffeas \cpu|IR|register8_4|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPIR~combout ),
	.d(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~feeder_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_4|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|IR|register8_4|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N18
cycloneive_lcell_comb \cpu|next_micro|always0~0 (
// Equation(s):
// \cpu|next_micro|always0~0_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [0] & (\CLR~input_o  & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [2] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [0]),
	.datab(\CLR~input_o ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [2]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\cpu|next_micro|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_micro|always0~0 .lut_mask = 16'h0400;
defparam \cpu|next_micro|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N8
cycloneive_lcell_comb \cpu|next_micro|next_address[8]~4 (
// Equation(s):
// \cpu|next_micro|next_address[8]~4_combout  = (\cpu|next_micro|always0~0_combout  & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [47])) # (!\cpu|next_micro|always0~0_combout  & ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q )))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [47]),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_30~q ),
	.datac(gnd),
	.datad(\cpu|next_micro|always0~0_combout ),
	.cin(gnd),
	.combout(\cpu|next_micro|next_address[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_micro|next_address[8]~4 .lut_mask = 16'hAACC;
defparam \cpu|next_micro|next_address[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N18
cycloneive_lcell_comb \cpu|next_micro|Add0~6 (
// Equation(s):
// \cpu|next_micro|Add0~6_combout  = (\cpu|next_micro|next_address [3] & (!\cpu|next_micro|Add0~5 )) # (!\cpu|next_micro|next_address [3] & ((\cpu|next_micro|Add0~5 ) # (GND)))
// \cpu|next_micro|Add0~7  = CARRY((!\cpu|next_micro|Add0~5 ) # (!\cpu|next_micro|next_address [3]))

	.dataa(\cpu|next_micro|next_address [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|next_micro|Add0~5 ),
	.combout(\cpu|next_micro|Add0~6_combout ),
	.cout(\cpu|next_micro|Add0~7 ));
// synopsys translate_off
defparam \cpu|next_micro|Add0~6 .lut_mask = 16'h5A5F;
defparam \cpu|next_micro|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N20
cycloneive_lcell_comb \cpu|next_micro|Add0~8 (
// Equation(s):
// \cpu|next_micro|Add0~8_combout  = (\cpu|next_micro|next_address [4] & (\cpu|next_micro|Add0~7  $ (GND))) # (!\cpu|next_micro|next_address [4] & (!\cpu|next_micro|Add0~7  & VCC))
// \cpu|next_micro|Add0~9  = CARRY((\cpu|next_micro|next_address [4] & !\cpu|next_micro|Add0~7 ))

	.dataa(gnd),
	.datab(\cpu|next_micro|next_address [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|next_micro|Add0~7 ),
	.combout(\cpu|next_micro|Add0~8_combout ),
	.cout(\cpu|next_micro|Add0~9 ));
// synopsys translate_off
defparam \cpu|next_micro|Add0~8 .lut_mask = 16'hC30C;
defparam \cpu|next_micro|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N22
cycloneive_lcell_comb \cpu|next_micro|Add0~10 (
// Equation(s):
// \cpu|next_micro|Add0~10_combout  = (\cpu|next_micro|next_address [5] & (!\cpu|next_micro|Add0~9 )) # (!\cpu|next_micro|next_address [5] & ((\cpu|next_micro|Add0~9 ) # (GND)))
// \cpu|next_micro|Add0~11  = CARRY((!\cpu|next_micro|Add0~9 ) # (!\cpu|next_micro|next_address [5]))

	.dataa(\cpu|next_micro|next_address [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|next_micro|Add0~9 ),
	.combout(\cpu|next_micro|Add0~10_combout ),
	.cout(\cpu|next_micro|Add0~11 ));
// synopsys translate_off
defparam \cpu|next_micro|Add0~10 .lut_mask = 16'h5A5F;
defparam \cpu|next_micro|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N24
cycloneive_lcell_comb \cpu|next_micro|Add0~12 (
// Equation(s):
// \cpu|next_micro|Add0~12_combout  = (\cpu|next_micro|next_address [6] & (\cpu|next_micro|Add0~11  $ (GND))) # (!\cpu|next_micro|next_address [6] & (!\cpu|next_micro|Add0~11  & VCC))
// \cpu|next_micro|Add0~13  = CARRY((\cpu|next_micro|next_address [6] & !\cpu|next_micro|Add0~11 ))

	.dataa(\cpu|next_micro|next_address [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|next_micro|Add0~11 ),
	.combout(\cpu|next_micro|Add0~12_combout ),
	.cout(\cpu|next_micro|Add0~13 ));
// synopsys translate_off
defparam \cpu|next_micro|Add0~12 .lut_mask = 16'hA50A;
defparam \cpu|next_micro|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N26
cycloneive_lcell_comb \cpu|next_micro|Add0~14 (
// Equation(s):
// \cpu|next_micro|Add0~14_combout  = (\cpu|next_micro|next_address [7] & (!\cpu|next_micro|Add0~13 )) # (!\cpu|next_micro|next_address [7] & ((\cpu|next_micro|Add0~13 ) # (GND)))
// \cpu|next_micro|Add0~15  = CARRY((!\cpu|next_micro|Add0~13 ) # (!\cpu|next_micro|next_address [7]))

	.dataa(gnd),
	.datab(\cpu|next_micro|next_address [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|next_micro|Add0~13 ),
	.combout(\cpu|next_micro|Add0~14_combout ),
	.cout(\cpu|next_micro|Add0~15 ));
// synopsys translate_off
defparam \cpu|next_micro|Add0~14 .lut_mask = 16'h3C3F;
defparam \cpu|next_micro|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N28
cycloneive_lcell_comb \cpu|next_micro|Add0~16 (
// Equation(s):
// \cpu|next_micro|Add0~16_combout  = \cpu|next_micro|Add0~15  $ (!\cpu|next_micro|next_address [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|next_micro|next_address [8]),
	.cin(\cpu|next_micro|Add0~15 ),
	.combout(\cpu|next_micro|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_micro|Add0~16 .lut_mask = 16'hF00F;
defparam \cpu|next_micro|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N26
cycloneive_lcell_comb \cpu|next_micro|next_address[1]~6 (
// Equation(s):
// \cpu|next_micro|next_address[1]~6_combout  = (\CLR~input_o  & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [2] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [0]) # (\cpu|ROM1|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [0]),
	.datab(\CLR~input_o ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [2]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\cpu|next_micro|next_address[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_micro|next_address[1]~6 .lut_mask = 16'h0C08;
defparam \cpu|next_micro|next_address[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N9
dffeas \cpu|next_micro|next_address[8] (
	.clk(!\cpu|make_clock3|i[1]~clkctrl_outclk ),
	.d(\cpu|next_micro|next_address[8]~4_combout ),
	.asdata(\cpu|next_micro|Add0~16_combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|next_micro|always0~1_combout ),
	.ena(\cpu|next_micro|next_address[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|next_micro|next_address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|next_micro|next_address[8] .is_wysiwyg = "true";
defparam \cpu|next_micro|next_address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N10
cycloneive_lcell_comb \cpu|comb_895|Mux11~2 (
// Equation(s):
// \cpu|comb_895|Mux11~2_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & (((\cpu|ROM1|altsyncram_component|auto_generated|q_a [26])))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & (\cpu|comb_895|Mux5~0_combout  & 
// (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datab(\cpu|comb_895|Mux5~0_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux11~2 .lut_mask = 16'hAA04;
defparam \cpu|comb_895|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N14
cycloneive_lcell_comb \cpu|comb_895|Mux15~9 (
// Equation(s):
// \cpu|comb_895|Mux15~9_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [25] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux15~9 .lut_mask = 16'h0F00;
defparam \cpu|comb_895|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N18
cycloneive_lcell_comb \cpu|comb_895|Mux16~7 (
// Equation(s):
// \cpu|comb_895|Mux16~7_combout  = (\cpu|comb_895|Mux11~1_combout  & (((\cpu|comb_895|Mux11~0_combout ) # (\cpu|select_B|Q[14]~6_combout )))) # (!\cpu|comb_895|Mux11~1_combout  & (\cpu|comb_895|Add5~28_combout  & (!\cpu|comb_895|Mux11~0_combout )))

	.dataa(\cpu|comb_895|Mux11~1_combout ),
	.datab(\cpu|comb_895|Add5~28_combout ),
	.datac(\cpu|comb_895|Mux11~0_combout ),
	.datad(\cpu|select_B|Q[14]~6_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux16~7 .lut_mask = 16'hAEA4;
defparam \cpu|comb_895|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N14
cycloneive_lcell_comb \cpu|comb_895|Mux16~3 (
// Equation(s):
// \cpu|comb_895|Mux16~3_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (\cpu|comb_895|Mux5~3_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|comb_895|Mux5~3_combout  & ((!\cpu|select_B|Q[15]~3_combout ))) 
// # (!\cpu|comb_895|Mux5~3_combout  & (\cpu|select_B|Q[13]~9_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|comb_895|Mux5~3_combout ),
	.datac(\cpu|select_B|Q[13]~9_combout ),
	.datad(\cpu|select_B|Q[15]~3_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux16~3 .lut_mask = 16'h98DC;
defparam \cpu|comb_895|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N4
cycloneive_lcell_comb \cpu|comb_895|Mux16~4 (
// Equation(s):
// \cpu|comb_895|Mux16~4_combout  = (\cpu|select_A|Q[14]~5_combout  & ((\cpu|comb_895|Mux16~3_combout ) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & \cpu|select_B|Q[14]~6_combout )))) # (!\cpu|select_A|Q[14]~5_combout  & 
// (\cpu|comb_895|Mux16~3_combout  & ((\cpu|select_B|Q[14]~6_combout ) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|select_A|Q[14]~5_combout ),
	.datab(\cpu|comb_895|Mux16~3_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|select_B|Q[14]~6_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux16~4 .lut_mask = 16'hEC8C;
defparam \cpu|comb_895|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[14].row|union[0].unit|add|S~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[14].row|union[0].unit|add|S~0_combout  = \cpu|comb_895|comb_22|union[13].row|union[1].unit|add|S~combout  $ (((\cpu|select_B|Q[14]~6_combout  & \cpu|select_A|Q[0]~59_combout )))

	.dataa(\cpu|select_B|Q[14]~6_combout ),
	.datab(gnd),
	.datac(\cpu|select_A|Q[0]~59_combout ),
	.datad(\cpu|comb_895|comb_22|union[13].row|union[1].unit|add|S~combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[14].row|union[0].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[14].row|union[0].unit|add|S~0 .lut_mask = 16'h5FA0;
defparam \cpu|comb_895|comb_22|union[14].row|union[0].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
cycloneive_lcell_comb \cpu|comb_895|Mux16~5 (
// Equation(s):
// \cpu|comb_895|Mux16~5_combout  = (\cpu|comb_895|Mux5~4_combout  & ((\cpu|comb_895|Mux5~5_combout ) # ((\cpu|comb_895|Mux16~4_combout )))) # (!\cpu|comb_895|Mux5~4_combout  & (!\cpu|comb_895|Mux5~5_combout  & 
// ((\cpu|comb_895|comb_22|union[14].row|union[0].unit|add|S~0_combout ))))

	.dataa(\cpu|comb_895|Mux5~4_combout ),
	.datab(\cpu|comb_895|Mux5~5_combout ),
	.datac(\cpu|comb_895|Mux16~4_combout ),
	.datad(\cpu|comb_895|comb_22|union[14].row|union[0].unit|add|S~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux16~5 .lut_mask = 16'hB9A8;
defparam \cpu|comb_895|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
cycloneive_lcell_comb \cpu|comb_895|Mux16~6 (
// Equation(s):
// \cpu|comb_895|Mux16~6_combout  = (\cpu|comb_895|Mux5~5_combout  & ((\cpu|comb_895|Mux16~5_combout  & ((\cpu|select_A|Q[15]~2_combout ))) # (!\cpu|comb_895|Mux16~5_combout  & (\cpu|select_A|Q[13]~8_combout )))) # (!\cpu|comb_895|Mux5~5_combout  & 
// (\cpu|comb_895|Mux16~5_combout ))

	.dataa(\cpu|comb_895|Mux5~5_combout ),
	.datab(\cpu|comb_895|Mux16~5_combout ),
	.datac(\cpu|select_A|Q[13]~8_combout ),
	.datad(\cpu|select_A|Q[15]~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux16~6 .lut_mask = 16'hEC64;
defparam \cpu|comb_895|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
cycloneive_lcell_comb \cpu|comb_895|Mux16~8 (
// Equation(s):
// \cpu|comb_895|Mux16~8_combout  = (\cpu|comb_895|Mux16~7_combout  & ((\cpu|comb_895|Add0~79_combout ) # ((!\cpu|comb_895|Mux11~0_combout )))) # (!\cpu|comb_895|Mux16~7_combout  & (((\cpu|comb_895|Mux11~0_combout  & \cpu|comb_895|Mux16~6_combout ))))

	.dataa(\cpu|comb_895|Mux16~7_combout ),
	.datab(\cpu|comb_895|Add0~79_combout ),
	.datac(\cpu|comb_895|Mux11~0_combout ),
	.datad(\cpu|comb_895|Mux16~6_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux16~8 .lut_mask = 16'hDA8A;
defparam \cpu|comb_895|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N12
cycloneive_lcell_comb \cpu|comb_895|Mux15~10 (
// Equation(s):
// \cpu|comb_895|Mux15~10_combout  = (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [26] & (((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]) # (\cpu|ROM1|altsyncram_component|auto_generated|q_a [25])) # (!\cpu|comb_895|Mux5~0_combout )))

	.dataa(\cpu|comb_895|Mux5~0_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [26]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux15~10 .lut_mask = 16'h0F0D;
defparam \cpu|comb_895|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N16
cycloneive_lcell_comb \cpu|comb_895|Mux16~0 (
// Equation(s):
// \cpu|comb_895|Mux16~0_combout  = (\cpu|select_A|Q[14]~5_combout ) # (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23])

	.dataa(\cpu|select_A|Q[14]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux16~0 .lut_mask = 16'hFFAA;
defparam \cpu|comb_895|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N6
cycloneive_lcell_comb \cpu|comb_895|Mux16~1 (
// Equation(s):
// \cpu|comb_895|Mux16~1_combout  = (\cpu|comb_895|Mux5~2_combout  & (!\cpu|select_A|Q[6]~32_combout  & (\cpu|comb_895|Mux5~1_combout ))) # (!\cpu|comb_895|Mux5~2_combout  & (((!\cpu|comb_895|Mux16~0_combout ) # (!\cpu|comb_895|Mux5~1_combout ))))

	.dataa(\cpu|comb_895|Mux5~2_combout ),
	.datab(\cpu|select_A|Q[6]~32_combout ),
	.datac(\cpu|comb_895|Mux5~1_combout ),
	.datad(\cpu|comb_895|Mux16~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux16~1 .lut_mask = 16'h2575;
defparam \cpu|comb_895|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N30
cycloneive_lcell_comb \cpu|comb_895|Mux16~2 (
// Equation(s):
// \cpu|comb_895|Mux16~2_combout  = (\cpu|comb_895|Mux5~0_combout  & (\cpu|select_B|Q[14]~6_combout  $ (((\cpu|select_A|Q[14]~5_combout ) # (!\cpu|comb_895|Mux16~1_combout ))))) # (!\cpu|comb_895|Mux5~0_combout  & (((\cpu|comb_895|Mux16~1_combout ))))

	.dataa(\cpu|comb_895|Mux5~0_combout ),
	.datab(\cpu|select_A|Q[14]~5_combout ),
	.datac(\cpu|select_B|Q[14]~6_combout ),
	.datad(\cpu|comb_895|Mux16~1_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux16~2 .lut_mask = 16'h7D0A;
defparam \cpu|comb_895|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
cycloneive_lcell_comb \cpu|comb_895|Mux16~9 (
// Equation(s):
// \cpu|comb_895|Mux16~9_combout  = (\cpu|comb_895|Mux15~9_combout  & ((\cpu|comb_895|Mux16~2_combout ) # ((\cpu|comb_895|Mux16~8_combout  & \cpu|comb_895|Mux15~10_combout )))) # (!\cpu|comb_895|Mux15~9_combout  & (\cpu|comb_895|Mux16~8_combout  & 
// (\cpu|comb_895|Mux15~10_combout )))

	.dataa(\cpu|comb_895|Mux15~9_combout ),
	.datab(\cpu|comb_895|Mux16~8_combout ),
	.datac(\cpu|comb_895|Mux15~10_combout ),
	.datad(\cpu|comb_895|Mux16~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux16~9 .lut_mask = 16'hEAC0;
defparam \cpu|comb_895|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
cycloneive_lcell_comb \cpu|comb_895|Mux16~10 (
// Equation(s):
// \cpu|comb_895|Mux16~10_combout  = (\cpu|comb_895|Mux16~9_combout ) # ((\cpu|comb_895|Mux11~2_combout  & \cpu|select_A|Q[14]~5_combout ))

	.dataa(\cpu|comb_895|Mux11~2_combout ),
	.datab(\cpu|select_A|Q[14]~5_combout ),
	.datac(gnd),
	.datad(\cpu|comb_895|Mux16~9_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux16~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux16~10 .lut_mask = 16'hFF88;
defparam \cpu|comb_895|Mux16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
cycloneive_lcell_comb \cpu|comb_895|F[14] (
// Equation(s):
// \cpu|comb_895|F [14] = (GLOBAL(\cpu|comb_895|Mux18~1clkctrl_outclk ) & (\cpu|comb_895|Mux16~10_combout )) # (!GLOBAL(\cpu|comb_895|Mux18~1clkctrl_outclk ) & ((\cpu|comb_895|F [14])))

	.dataa(\cpu|comb_895|Mux16~10_combout ),
	.datab(gnd),
	.datac(\cpu|comb_895|Mux18~1clkctrl_outclk ),
	.datad(\cpu|comb_895|F [14]),
	.cin(gnd),
	.combout(\cpu|comb_895|F [14]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|F[14] .lut_mask = 16'hAFA0;
defparam \cpu|comb_895|F[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N7
dffeas \cpu|IR|register8_4|SYNTHESIZED_WIRE_32 (
	.clk(\cpu|CPIR~combout ),
	.d(\cpu|comb_895|F [14]),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_4|SYNTHESIZED_WIRE_32 .is_wysiwyg = "true";
defparam \cpu|IR|register8_4|SYNTHESIZED_WIRE_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N6
cycloneive_lcell_comb \cpu|next_micro|next_address[7]~3 (
// Equation(s):
// \cpu|next_micro|next_address[7]~3_combout  = (\cpu|next_micro|always0~0_combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [46]))) # (!\cpu|next_micro|always0~0_combout  & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_32~q ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [46]),
	.datac(gnd),
	.datad(\cpu|next_micro|always0~0_combout ),
	.cin(gnd),
	.combout(\cpu|next_micro|next_address[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_micro|next_address[7]~3 .lut_mask = 16'hCCAA;
defparam \cpu|next_micro|next_address[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N7
dffeas \cpu|next_micro|next_address[7] (
	.clk(!\cpu|make_clock3|i[1]~clkctrl_outclk ),
	.d(\cpu|next_micro|next_address[7]~3_combout ),
	.asdata(\cpu|next_micro|Add0~14_combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|next_micro|always0~1_combout ),
	.ena(\cpu|next_micro|next_address[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|next_micro|next_address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|next_micro|next_address[7] .is_wysiwyg = "true";
defparam \cpu|next_micro|next_address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N10
cycloneive_lcell_comb \cpu|comb_895|Mux5~1 (
// Equation(s):
// \cpu|comb_895|Mux5~1_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [22] & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [24])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [24]),
	.datac(gnd),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux5~1 .lut_mask = 16'hAA22;
defparam \cpu|comb_895|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N20
cycloneive_lcell_comb \cpu|comb_895|Mux15~6 (
// Equation(s):
// \cpu|comb_895|Mux15~6_combout  = (\cpu|select_A|Q[13]~8_combout ) # (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23])

	.dataa(\cpu|select_A|Q[13]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux15~6 .lut_mask = 16'hFFAA;
defparam \cpu|comb_895|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N18
cycloneive_lcell_comb \cpu|comb_895|Mux15~7 (
// Equation(s):
// \cpu|comb_895|Mux15~7_combout  = (\cpu|comb_895|Mux5~1_combout  & ((\cpu|comb_895|Mux5~2_combout  & ((!\cpu|select_A|Q[5]~37_combout ))) # (!\cpu|comb_895|Mux5~2_combout  & (!\cpu|comb_895|Mux15~6_combout )))) # (!\cpu|comb_895|Mux5~1_combout  & 
// (((!\cpu|comb_895|Mux5~2_combout ))))

	.dataa(\cpu|comb_895|Mux5~1_combout ),
	.datab(\cpu|comb_895|Mux15~6_combout ),
	.datac(\cpu|select_A|Q[5]~37_combout ),
	.datad(\cpu|comb_895|Mux5~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux15~7 .lut_mask = 16'h0A77;
defparam \cpu|comb_895|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cycloneive_lcell_comb \cpu|comb_895|Mux15~8 (
// Equation(s):
// \cpu|comb_895|Mux15~8_combout  = (\cpu|comb_895|Mux5~0_combout  & (\cpu|select_B|Q[13]~9_combout  $ (((\cpu|select_A|Q[13]~8_combout ) # (!\cpu|comb_895|Mux15~7_combout ))))) # (!\cpu|comb_895|Mux5~0_combout  & (\cpu|comb_895|Mux15~7_combout ))

	.dataa(\cpu|comb_895|Mux15~7_combout ),
	.datab(\cpu|select_A|Q[13]~8_combout ),
	.datac(\cpu|select_B|Q[13]~9_combout ),
	.datad(\cpu|comb_895|Mux5~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux15~8 .lut_mask = 16'h2DAA;
defparam \cpu|comb_895|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N24
cycloneive_lcell_comb \cpu|comb_895|comb_22|union[13].row|union[0].unit|add|S~0 (
// Equation(s):
// \cpu|comb_895|comb_22|union[13].row|union[0].unit|add|S~0_combout  = \cpu|comb_895|comb_22|union[12].row|union[1].unit|add|S~combout  $ (\cpu|comb_895|comb_22|union[13].row|union[0].unit|comb~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|comb_895|comb_22|union[12].row|union[1].unit|add|S~combout ),
	.datad(\cpu|comb_895|comb_22|union[13].row|union[0].unit|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|comb_22|union[13].row|union[0].unit|add|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|comb_22|union[13].row|union[0].unit|add|S~0 .lut_mask = 16'h0FF0;
defparam \cpu|comb_895|comb_22|union[13].row|union[0].unit|add|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
cycloneive_lcell_comb \cpu|comb_895|Mux15~2 (
// Equation(s):
// \cpu|comb_895|Mux15~2_combout  = (\cpu|comb_895|Mux5~4_combout  & (\cpu|comb_895|Mux5~5_combout )) # (!\cpu|comb_895|Mux5~4_combout  & ((\cpu|comb_895|Mux5~5_combout  & (\cpu|select_A|Q[12]~11_combout )) # (!\cpu|comb_895|Mux5~5_combout  & 
// ((\cpu|comb_895|comb_22|union[13].row|union[0].unit|add|S~0_combout )))))

	.dataa(\cpu|comb_895|Mux5~4_combout ),
	.datab(\cpu|comb_895|Mux5~5_combout ),
	.datac(\cpu|select_A|Q[12]~11_combout ),
	.datad(\cpu|comb_895|comb_22|union[13].row|union[0].unit|add|S~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux15~2 .lut_mask = 16'hD9C8;
defparam \cpu|comb_895|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N8
cycloneive_lcell_comb \cpu|comb_895|Mux15~0 (
// Equation(s):
// \cpu|comb_895|Mux15~0_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (((\cpu|comb_895|Mux5~3_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|comb_895|Mux5~3_combout  & (\cpu|select_B|Q[14]~6_combout 
// )) # (!\cpu|comb_895|Mux5~3_combout  & ((\cpu|select_B|Q[12]~12_combout )))))

	.dataa(\cpu|select_B|Q[14]~6_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|comb_895|Mux5~3_combout ),
	.datad(\cpu|select_B|Q[12]~12_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux15~0 .lut_mask = 16'hE3E0;
defparam \cpu|comb_895|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N22
cycloneive_lcell_comb \cpu|comb_895|Mux15~1 (
// Equation(s):
// \cpu|comb_895|Mux15~1_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & ((\cpu|select_B|Q[13]~9_combout  & ((\cpu|comb_895|Mux15~0_combout ) # (\cpu|select_A|Q[13]~8_combout ))) # (!\cpu|select_B|Q[13]~9_combout  & 
// (\cpu|comb_895|Mux15~0_combout  & \cpu|select_A|Q[13]~8_combout )))) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [23] & (((\cpu|comb_895|Mux15~0_combout ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|select_B|Q[13]~9_combout ),
	.datac(\cpu|comb_895|Mux15~0_combout ),
	.datad(\cpu|select_A|Q[13]~8_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux15~1 .lut_mask = 16'hF8D0;
defparam \cpu|comb_895|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
cycloneive_lcell_comb \cpu|comb_895|Mux15~3 (
// Equation(s):
// \cpu|comb_895|Mux15~3_combout  = (\cpu|comb_895|Mux15~2_combout  & (((\cpu|select_A|Q[14]~5_combout )) # (!\cpu|comb_895|Mux5~4_combout ))) # (!\cpu|comb_895|Mux15~2_combout  & (\cpu|comb_895|Mux5~4_combout  & (\cpu|comb_895|Mux15~1_combout )))

	.dataa(\cpu|comb_895|Mux15~2_combout ),
	.datab(\cpu|comb_895|Mux5~4_combout ),
	.datac(\cpu|comb_895|Mux15~1_combout ),
	.datad(\cpu|select_A|Q[14]~5_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux15~3 .lut_mask = 16'hEA62;
defparam \cpu|comb_895|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N26
cycloneive_lcell_comb \cpu|comb_895|Mux15~4 (
// Equation(s):
// \cpu|comb_895|Mux15~4_combout  = (\cpu|comb_895|Mux11~1_combout  & (((\cpu|comb_895|Mux11~0_combout )))) # (!\cpu|comb_895|Mux11~1_combout  & ((\cpu|comb_895|Mux11~0_combout  & ((\cpu|comb_895|Mux15~3_combout ))) # (!\cpu|comb_895|Mux11~0_combout  & 
// (\cpu|comb_895|Add5~26_combout ))))

	.dataa(\cpu|comb_895|Mux11~1_combout ),
	.datab(\cpu|comb_895|Add5~26_combout ),
	.datac(\cpu|comb_895|Mux15~3_combout ),
	.datad(\cpu|comb_895|Mux11~0_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux15~4 .lut_mask = 16'hFA44;
defparam \cpu|comb_895|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N28
cycloneive_lcell_comb \cpu|comb_895|Mux15~5 (
// Equation(s):
// \cpu|comb_895|Mux15~5_combout  = (\cpu|comb_895|Mux11~1_combout  & ((\cpu|comb_895|Mux15~4_combout  & ((\cpu|comb_895|Add0~74_combout ))) # (!\cpu|comb_895|Mux15~4_combout  & (\cpu|select_B|Q[13]~9_combout )))) # (!\cpu|comb_895|Mux11~1_combout  & 
// (((\cpu|comb_895|Mux15~4_combout ))))

	.dataa(\cpu|comb_895|Mux11~1_combout ),
	.datab(\cpu|select_B|Q[13]~9_combout ),
	.datac(\cpu|comb_895|Mux15~4_combout ),
	.datad(\cpu|comb_895|Add0~74_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux15~5 .lut_mask = 16'hF858;
defparam \cpu|comb_895|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N30
cycloneive_lcell_comb \cpu|comb_895|Mux15~11 (
// Equation(s):
// \cpu|comb_895|Mux15~11_combout  = (\cpu|comb_895|Mux15~8_combout  & ((\cpu|comb_895|Mux15~9_combout ) # ((\cpu|comb_895|Mux15~5_combout  & \cpu|comb_895|Mux15~10_combout )))) # (!\cpu|comb_895|Mux15~8_combout  & (\cpu|comb_895|Mux15~5_combout  & 
// (\cpu|comb_895|Mux15~10_combout )))

	.dataa(\cpu|comb_895|Mux15~8_combout ),
	.datab(\cpu|comb_895|Mux15~5_combout ),
	.datac(\cpu|comb_895|Mux15~10_combout ),
	.datad(\cpu|comb_895|Mux15~9_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux15~11 .lut_mask = 16'hEAC0;
defparam \cpu|comb_895|Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
cycloneive_lcell_comb \cpu|comb_895|Mux15~12 (
// Equation(s):
// \cpu|comb_895|Mux15~12_combout  = (\cpu|comb_895|Mux15~11_combout ) # ((\cpu|select_A|Q[13]~8_combout  & \cpu|comb_895|Mux11~2_combout ))

	.dataa(\cpu|comb_895|Mux15~11_combout ),
	.datab(gnd),
	.datac(\cpu|select_A|Q[13]~8_combout ),
	.datad(\cpu|comb_895|Mux11~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb_895|Mux15~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|Mux15~12 .lut_mask = 16'hFAAA;
defparam \cpu|comb_895|Mux15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N22
cycloneive_lcell_comb \cpu|comb_895|F[13] (
// Equation(s):
// \cpu|comb_895|F [13] = (GLOBAL(\cpu|comb_895|Mux18~1clkctrl_outclk ) & (\cpu|comb_895|Mux15~12_combout )) # (!GLOBAL(\cpu|comb_895|Mux18~1clkctrl_outclk ) & ((\cpu|comb_895|F [13])))

	.dataa(gnd),
	.datab(\cpu|comb_895|Mux15~12_combout ),
	.datac(\cpu|comb_895|F [13]),
	.datad(\cpu|comb_895|Mux18~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\cpu|comb_895|F [13]),
	.cout());
// synopsys translate_off
defparam \cpu|comb_895|F[13] .lut_mask = 16'hCCF0;
defparam \cpu|comb_895|F[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N23
dffeas \cpu|IR|register8_4|SYNTHESIZED_WIRE_33 (
	.clk(\cpu|CPIR~combout ),
	.d(\cpu|comb_895|F [13]),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_4|SYNTHESIZED_WIRE_33 .is_wysiwyg = "true";
defparam \cpu|IR|register8_4|SYNTHESIZED_WIRE_33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N16
cycloneive_lcell_comb \cpu|next_micro|next_address[6]~2 (
// Equation(s):
// \cpu|next_micro|next_address[6]~2_combout  = (\cpu|next_micro|always0~0_combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [45]))) # (!\cpu|next_micro|always0~0_combout  & (\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ))

	.dataa(\cpu|IR|register8_4|SYNTHESIZED_WIRE_33~q ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [45]),
	.datac(gnd),
	.datad(\cpu|next_micro|always0~0_combout ),
	.cin(gnd),
	.combout(\cpu|next_micro|next_address[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_micro|next_address[6]~2 .lut_mask = 16'hCCAA;
defparam \cpu|next_micro|next_address[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N17
dffeas \cpu|next_micro|next_address[6] (
	.clk(!\cpu|make_clock3|i[1]~clkctrl_outclk ),
	.d(\cpu|next_micro|next_address[6]~2_combout ),
	.asdata(\cpu|next_micro|Add0~12_combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|next_micro|always0~1_combout ),
	.ena(\cpu|next_micro|next_address[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|next_micro|next_address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|next_micro|next_address[6] .is_wysiwyg = "true";
defparam \cpu|next_micro|next_address[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N31
dffeas \cpu|IR|register8_4|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPIR~combout ),
	.d(\cpu|comb_895|F [12]),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_4|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|IR|register8_4|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N22
cycloneive_lcell_comb \cpu|next_micro|next_address[5]~1 (
// Equation(s):
// \cpu|next_micro|next_address[5]~1_combout  = (\cpu|next_micro|always0~0_combout  & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [44])) # (!\cpu|next_micro|always0~0_combout  & ((\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q )))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [44]),
	.datab(\cpu|IR|register8_4|SYNTHESIZED_WIRE_34~q ),
	.datac(gnd),
	.datad(\cpu|next_micro|always0~0_combout ),
	.cin(gnd),
	.combout(\cpu|next_micro|next_address[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_micro|next_address[5]~1 .lut_mask = 16'hAACC;
defparam \cpu|next_micro|next_address[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N23
dffeas \cpu|next_micro|next_address[5] (
	.clk(!\cpu|make_clock3|i[1]~clkctrl_outclk ),
	.d(\cpu|next_micro|next_address[5]~1_combout ),
	.asdata(\cpu|next_micro|Add0~10_combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|next_micro|always0~1_combout ),
	.ena(\cpu|next_micro|next_address[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|next_micro|next_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|next_micro|next_address[5] .is_wysiwyg = "true";
defparam \cpu|next_micro|next_address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
cycloneive_lcell_comb \cpu|CPIR (
// Equation(s):
// \cpu|CPIR~combout  = LCELL((!\cpu|make_clock3|i [1] & \cpu|ROM1|altsyncram_component|auto_generated|q_a [32]))

	.dataa(\cpu|make_clock3|i [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [32]),
	.cin(gnd),
	.combout(\cpu|CPIR~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPIR .lut_mask = 16'h5500;
defparam \cpu|CPIR .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N31
dffeas \cpu|IR|register8_3|SYNTHESIZED_WIRE_30 (
	.clk(\cpu|CPIR~combout ),
	.d(\cpu|comb_895|F [11]),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|register8_3|SYNTHESIZED_WIRE_30 .is_wysiwyg = "true";
defparam \cpu|IR|register8_3|SYNTHESIZED_WIRE_30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N24
cycloneive_lcell_comb \cpu|next_micro|next_address[4]~0 (
// Equation(s):
// \cpu|next_micro|next_address[4]~0_combout  = (\cpu|next_micro|always0~0_combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [43]))) # (!\cpu|next_micro|always0~0_combout  & (\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ))

	.dataa(\cpu|IR|register8_3|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [43]),
	.datac(gnd),
	.datad(\cpu|next_micro|always0~0_combout ),
	.cin(gnd),
	.combout(\cpu|next_micro|next_address[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_micro|next_address[4]~0 .lut_mask = 16'hCCAA;
defparam \cpu|next_micro|next_address[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N25
dffeas \cpu|next_micro|next_address[4] (
	.clk(!\cpu|make_clock3|i[1]~clkctrl_outclk ),
	.d(\cpu|next_micro|next_address[4]~0_combout ),
	.asdata(\cpu|next_micro|Add0~8_combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|next_micro|always0~1_combout ),
	.ena(\cpu|next_micro|next_address[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|next_micro|next_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|next_micro|next_address[4] .is_wysiwyg = "true";
defparam \cpu|next_micro|next_address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N12
cycloneive_lcell_comb \cpu|next_micro|next_address~9 (
// Equation(s):
// \cpu|next_micro|next_address~9_combout  = (\cpu|next_micro|always0~1_combout  & (((\cpu|next_micro|Add0~6_combout )))) # (!\cpu|next_micro|always0~1_combout  & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [42] & ((\cpu|next_micro|always0~0_combout 
// ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [42]),
	.datab(\cpu|next_micro|Add0~6_combout ),
	.datac(\cpu|next_micro|always0~0_combout ),
	.datad(\cpu|next_micro|always0~1_combout ),
	.cin(gnd),
	.combout(\cpu|next_micro|next_address~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_micro|next_address~9 .lut_mask = 16'hCCA0;
defparam \cpu|next_micro|next_address~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N13
dffeas \cpu|next_micro|next_address[3] (
	.clk(!\cpu|make_clock3|i[1]~clkctrl_outclk ),
	.d(\cpu|next_micro|next_address~9_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|next_micro|next_address[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|next_micro|next_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|next_micro|next_address[3] .is_wysiwyg = "true";
defparam \cpu|next_micro|next_address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N30
cycloneive_lcell_comb \cpu|next_micro|next_address~8 (
// Equation(s):
// \cpu|next_micro|next_address~8_combout  = (\cpu|next_micro|always0~1_combout  & (\cpu|next_micro|Add0~4_combout )) # (!\cpu|next_micro|always0~1_combout  & (((\cpu|ROM1|altsyncram_component|auto_generated|q_a [41] & \cpu|next_micro|always0~0_combout ))))

	.dataa(\cpu|next_micro|Add0~4_combout ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [41]),
	.datac(\cpu|next_micro|always0~0_combout ),
	.datad(\cpu|next_micro|always0~1_combout ),
	.cin(gnd),
	.combout(\cpu|next_micro|next_address~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_micro|next_address~8 .lut_mask = 16'hAAC0;
defparam \cpu|next_micro|next_address~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N31
dffeas \cpu|next_micro|next_address[2] (
	.clk(!\cpu|make_clock3|i[1]~clkctrl_outclk ),
	.d(\cpu|next_micro|next_address~8_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|next_micro|next_address[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|next_micro|next_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|next_micro|next_address[2] .is_wysiwyg = "true";
defparam \cpu|next_micro|next_address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N28
cycloneive_lcell_comb \cpu|next_micro|always0~1 (
// Equation(s):
// \cpu|next_micro|always0~1_combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [0] & (\CLR~input_o  & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [2] & !\cpu|ROM1|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [0]),
	.datab(\CLR~input_o ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [2]),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\cpu|next_micro|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_micro|always0~1 .lut_mask = 16'h0008;
defparam \cpu|next_micro|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N0
cycloneive_lcell_comb \cpu|next_micro|next_address~7 (
// Equation(s):
// \cpu|next_micro|next_address~7_combout  = (\cpu|next_micro|always0~1_combout  & (\cpu|next_micro|Add0~2_combout )) # (!\cpu|next_micro|always0~1_combout  & (((\cpu|ROM1|altsyncram_component|auto_generated|q_a [40] & \cpu|next_micro|always0~0_combout ))))

	.dataa(\cpu|next_micro|Add0~2_combout ),
	.datab(\cpu|next_micro|always0~1_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [40]),
	.datad(\cpu|next_micro|always0~0_combout ),
	.cin(gnd),
	.combout(\cpu|next_micro|next_address~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_micro|next_address~7 .lut_mask = 16'hB888;
defparam \cpu|next_micro|next_address~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N1
dffeas \cpu|next_micro|next_address[1] (
	.clk(!\cpu|make_clock3|i[1]~clkctrl_outclk ),
	.d(\cpu|next_micro|next_address~7_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|next_micro|next_address[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|next_micro|next_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|next_micro|next_address[1] .is_wysiwyg = "true";
defparam \cpu|next_micro|next_address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N2
cycloneive_lcell_comb \cpu|next_micro|next_address~5 (
// Equation(s):
// \cpu|next_micro|next_address~5_combout  = (\cpu|next_micro|always0~1_combout  & (((\cpu|next_micro|Add0~0_combout )))) # (!\cpu|next_micro|always0~1_combout  & (\cpu|ROM1|altsyncram_component|auto_generated|q_a [39] & ((\cpu|next_micro|always0~0_combout 
// ))))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [39]),
	.datab(\cpu|next_micro|always0~1_combout ),
	.datac(\cpu|next_micro|Add0~0_combout ),
	.datad(\cpu|next_micro|always0~0_combout ),
	.cin(gnd),
	.combout(\cpu|next_micro|next_address~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_micro|next_address~5 .lut_mask = 16'hE2C0;
defparam \cpu|next_micro|next_address~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N3
dffeas \cpu|next_micro|next_address[0] (
	.clk(!\cpu|make_clock3|i[1]~clkctrl_outclk ),
	.d(\cpu|next_micro|next_address~5_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|next_micro|next_address[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|next_micro|next_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|next_micro|next_address[0] .is_wysiwyg = "true";
defparam \cpu|next_micro|next_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N10
cycloneive_lcell_comb \cpu|CPR_PO (
// Equation(s):
// \cpu|CPR_PO~combout  = (\cpu|ROM1|altsyncram_component|auto_generated|q_a [38] & !\cpu|make_clock3|i [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [38]),
	.datad(\cpu|make_clock3|i [1]),
	.cin(gnd),
	.combout(\cpu|CPR_PO~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR_PO .lut_mask = 16'h00F0;
defparam \cpu|CPR_PO .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N28
cycloneive_lcell_comb \cpu|CPR[3]~7 (
// Equation(s):
// \cpu|CPR[3]~7_combout  = (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q  & (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [37] & (\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q  & \cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q )))

	.dataa(\cpu|IR|register8_2|SYNTHESIZED_WIRE_30~q ),
	.datab(\cpu|ROM1|altsyncram_component|auto_generated|q_a [37]),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_33~q ),
	.datad(\cpu|IR|register8_2|SYNTHESIZED_WIRE_32~q ),
	.cin(gnd),
	.combout(\cpu|CPR[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[3]~7 .lut_mask = 16'h1000;
defparam \cpu|CPR[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N18
cycloneive_lcell_comb \cpu|CPR[3]~8 (
// Equation(s):
// \cpu|CPR[3]~8_combout  = (\cpu|CPR[3]~7_combout ) # ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [37] & (\cpu|CPR[3]~3_combout  & \cpu|ROM1|altsyncram_component|auto_generated|q_a [33])))

	.dataa(\cpu|ROM1|altsyncram_component|auto_generated|q_a [37]),
	.datab(\cpu|CPR[3]~3_combout ),
	.datac(\cpu|ROM1|altsyncram_component|auto_generated|q_a [33]),
	.datad(\cpu|CPR[3]~7_combout ),
	.cin(gnd),
	.combout(\cpu|CPR[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[3]~8 .lut_mask = 16'hFF80;
defparam \cpu|CPR[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N22
cycloneive_lcell_comb \cpu|CPR[3]~11 (
// Equation(s):
// \cpu|CPR[3]~11_combout  = (\cpu|CPR[3]~10_combout  & (((\cpu|select_control_RB[1]~3_combout  & \cpu|CPR[3]~9_combout )) # (!\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ))) # (!\cpu|CPR[3]~10_combout  & (\cpu|select_control_RB[1]~3_combout  & 
// ((\cpu|CPR[3]~9_combout ))))

	.dataa(\cpu|CPR[3]~10_combout ),
	.datab(\cpu|select_control_RB[1]~3_combout ),
	.datac(\cpu|IR|register8_2|SYNTHESIZED_WIRE_34~q ),
	.datad(\cpu|CPR[3]~9_combout ),
	.cin(gnd),
	.combout(\cpu|CPR[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[3]~11 .lut_mask = 16'hCE0A;
defparam \cpu|CPR[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N30
cycloneive_lcell_comb \cpu|CPR[3] (
// Equation(s):
// \cpu|CPR [3] = LCELL((\cpu|CPR_PO~combout  & ((\cpu|ROM1|altsyncram_component|auto_generated|q_a [36] & (\cpu|CPR[3]~8_combout )) # (!\cpu|ROM1|altsyncram_component|auto_generated|q_a [36] & ((\cpu|CPR[3]~11_combout ))))))

	.dataa(\cpu|CPR_PO~combout ),
	.datab(\cpu|CPR[3]~8_combout ),
	.datac(\cpu|CPR[3]~11_combout ),
	.datad(\cpu|ROM1|altsyncram_component|auto_generated|q_a [36]),
	.cin(gnd),
	.combout(\cpu|CPR [3]),
	.cout());
// synopsys translate_off
defparam \cpu|CPR[3] .lut_mask = 16'h88A0;
defparam \cpu|CPR[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \cpu|CPR[3]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cpu|CPR [3]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cpu|CPR[3]~clkctrl_outclk ));
// synopsys translate_off
defparam \cpu|CPR[3]~clkctrl .clock_type = "global clock";
defparam \cpu|CPR[3]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N8
cycloneive_lcell_comb \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_34~feeder (
// Equation(s):
// \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_34~feeder_combout  = \cpu|comb_895|F [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|comb_895|F [0]),
	.cin(gnd),
	.combout(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_34~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_34~feeder .lut_mask = 16'hFF00;
defparam \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_34~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N9
dffeas \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_34 (
	.clk(\cpu|CPR[3]~clkctrl_outclk ),
	.d(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_34~feeder_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_34 .is_wysiwyg = "true";
defparam \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_34 .power_up = "low";
// synopsys translate_on

assign P_UPCO = \P_UPCO~output_o ;

assign P_RO = \P_RO~output_o ;

assign P_RAMO = \P_RAMO~output_o ;

assign R3O[0] = \R3O[0]~output_o ;

assign R3O[1] = \R3O[1]~output_o ;

assign R3O[2] = \R3O[2]~output_o ;

assign R3O[3] = \R3O[3]~output_o ;

assign R3O[4] = \R3O[4]~output_o ;

assign R3O[5] = \R3O[5]~output_o ;

assign R3O[6] = \R3O[6]~output_o ;

assign R3O[7] = \R3O[7]~output_o ;

assign R3O[8] = \R3O[8]~output_o ;

assign R3O[9] = \R3O[9]~output_o ;

assign R3O[10] = \R3O[10]~output_o ;

assign R3O[11] = \R3O[11]~output_o ;

assign R3O[12] = \R3O[12]~output_o ;

assign R3O[13] = \R3O[13]~output_o ;

assign R3O[14] = \R3O[14]~output_o ;

assign R3O[15] = \R3O[15]~output_o ;

assign R4O[0] = \R4O[0]~output_o ;

assign R4O[1] = \R4O[1]~output_o ;

assign R4O[2] = \R4O[2]~output_o ;

assign R4O[3] = \R4O[3]~output_o ;

assign R4O[4] = \R4O[4]~output_o ;

assign R4O[5] = \R4O[5]~output_o ;

assign R4O[6] = \R4O[6]~output_o ;

assign R4O[7] = \R4O[7]~output_o ;

assign R4O[8] = \R4O[8]~output_o ;

assign R4O[9] = \R4O[9]~output_o ;

assign R4O[10] = \R4O[10]~output_o ;

assign R4O[11] = \R4O[11]~output_o ;

assign R4O[12] = \R4O[12]~output_o ;

assign R4O[13] = \R4O[13]~output_o ;

assign R4O[14] = \R4O[14]~output_o ;

assign R4O[15] = \R4O[15]~output_o ;

assign R5O[0] = \R5O[0]~output_o ;

assign R5O[1] = \R5O[1]~output_o ;

assign R5O[2] = \R5O[2]~output_o ;

assign R5O[3] = \R5O[3]~output_o ;

assign R5O[4] = \R5O[4]~output_o ;

assign R5O[5] = \R5O[5]~output_o ;

assign R5O[6] = \R5O[6]~output_o ;

assign R5O[7] = \R5O[7]~output_o ;

assign R5O[8] = \R5O[8]~output_o ;

assign R5O[9] = \R5O[9]~output_o ;

assign R5O[10] = \R5O[10]~output_o ;

assign R5O[11] = \R5O[11]~output_o ;

assign R5O[12] = \R5O[12]~output_o ;

assign R5O[13] = \R5O[13]~output_o ;

assign R5O[14] = \R5O[14]~output_o ;

assign R5O[15] = \R5O[15]~output_o ;

assign R6O[0] = \R6O[0]~output_o ;

assign R6O[1] = \R6O[1]~output_o ;

assign R6O[2] = \R6O[2]~output_o ;

assign R6O[3] = \R6O[3]~output_o ;

assign R6O[4] = \R6O[4]~output_o ;

assign R6O[5] = \R6O[5]~output_o ;

assign R6O[6] = \R6O[6]~output_o ;

assign R6O[7] = \R6O[7]~output_o ;

assign R6O[8] = \R6O[8]~output_o ;

assign R6O[9] = \R6O[9]~output_o ;

assign R6O[10] = \R6O[10]~output_o ;

assign R6O[11] = \R6O[11]~output_o ;

assign R6O[12] = \R6O[12]~output_o ;

assign R6O[13] = \R6O[13]~output_o ;

assign R6O[14] = \R6O[14]~output_o ;

assign R6O[15] = \R6O[15]~output_o ;

assign CPR_PO = \CPR_PO~output_o ;

assign CPR2O = \CPR2O~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
