% NoC Architektur & Design
@article{ivanov05nocintroduction,
	author = "A. Ivanov and G. De Micheli",
	journal = "IEEE Design Test of Computers",
	title = "Guest Editors' Introduction: The Network-on-Chip Paradigm in Practice and Research",
	year = "2005",
	volume = "22",
	number = "5",
	pages = "399-403",
	keywords = "infrastructure IP;micronetworks;multiprocessor SoCs;networks on chips;on-chip communication;on-chip interconnection network;Clocks;Communication system control;Delay;Intelligent networks;Network-on-a-chip;Protocols;Repeaters;Testing;Timing;Wires;infrastructure IP;micronetworks;multiprocessor SoCs;networks on chips;on-chip communication;on-chip interconnection network",
	doi = "10.1109/MDT.2005.111",
	ISSN = "0740-7475",
	month = "09"
}

@book{tatas2016designingnocs,
    title = "Designing 2D and 3D network-on-chip architectures",
    author = "Tatas, Konstantinos and Siozios, Kostas and Soudris, Dimitrios and Jantsch, Axel",
    year = "2016",
    publisher = "Springer"
}

@INPROCEEDINGS{ancajas14fortnocs,
	author = "D. M. Ancajas and K. Chakraborty and S. Roy",
	booktitle = "2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC)",
	title = "Fort-NoCs: Mitigating the threat of a compromised NoC",
	year = "2014",
	volume = "",
	number = "",
	pages = "1-6",
	keywords = "cryptography;industrial property;multiprocessing systems;network-on-chip;3rd party IP NoCs;MPSoCs;accomplice software component;backdoor activation;compromised NoC;fort-NoCs foolproof protection;security attacks;side-channel attack;Hardware;IP networks;Measurement;Pipelines;Standards;System-on-chip;Trojan horses",
	doi = "10.1145/2593069.2593144",
	ISSN = "0738-100X",
	month = "06"
}

@Article{biswas2015routerattack,
	author = "Biswas, Arnab Kumar and Nandy, S. K. and Narayan, Ranjani",
	title = "Router Attack toward NoC-enabled MPSoC and Monitoring Countermeasures against such Threat",
	journal = "Circuits, Systems, and Signal Processing",
	year = "2015",
	month = "10",
	volume = "34",
	number = "10",
	pages = "3241--3290",
	issn = "1531-5878",
	doi = "10.1007/s00034-015-9980-0",
	url = "https://doi.org/10.1007/s00034-015-9980-0"
}

@inproceedings{boraten16packetsecurity,
	author = "Boraten, Travis and Kodi, Avinash Karanth",
	title = "Packet Security with Path Sensitization for NoCs",
	booktitle = "Proceedings of the 2016 Conference on Design, Automation \& Test in Europe",
	series = "DATE '16",
	year = "2016",
	isbn = "978-3-9815370-6-2",
	location = "Dresden, Germany",
	pages = "1136--1139",
	numpages = "4",
	url = "http://dl.acm.org/citation.cfm?id=2971808.2972073",
	acmid = "2972073",
	publisher = "EDA Consortium",
	address = "San Jose, CA, USA"
}

@INPROCEEDINGS{frey15stateobfuscation,
	author = "J. Frey and Qiaoyan Yu",
	booktitle = "2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS)",
	title = "Exploiting state obfuscation to detect hardware trojans in NoC network interfaces",
	year = "2015",
	volume = "",
	number = "",
	pages = "1-4",
	keywords = "finite state machines;industrial property;network-on-chip;probability;HT attack probability;HT occurrence detection rate;IP core security;NI control unit;NoC infrastructure;NoC network interfaces;area overhead;dummy states;finite state machine;hardware trojan detection;illegal state transitions;key bits;network interfaces;network-on-chips;security threats;state obfuscation;Hardware;Indium tin oxide;Logic gates;Nickel;Security;Network-on-Chip (NoC);finite state machine;hardware Trojan (HT);logic obfuscation;network interface;security",
	doi = "10.1109/MWSCAS.2015.7282167",
	ISSN = "1548-3746",
	month = "08"
}

@article{frey17hardenednoc,
	title = "A hardened network-on-chip design using runtime hardware Trojan mitigation methods",
	journal = "Integration, the VLSI Journal",
	volume = "56",
	pages = "15 - 31",
	year = "2017",
	issn = "0167-9260",
	doi = "https://doi.org/10.1016/j.vlsi.2016.06.008",
	url = "http://www.sciencedirect.com/science/article/pii/S0167926016300311",
	author = "Jonathan Frey and Qiaoyan Yu",
	keywords = "Hardware Trojan, Hardware security, Network-on-chip (NoC), Bandwidth depletion, Deadlock, Livelock, Denial-of-service attack, Latency, Throughput"
}

@INPROCEEDINGS{evain05nocsecurityanalysis,
	author = "S. Evain and J. P. Diguet",
	booktitle = "IEEE Workshop on Signal Processing Systems Design and Implementation, 2005.",
	title = "From NoC security analysis to design solutions",
	year = "2005",
	volume = "",
	number = "",
	pages = "166-171",
	keywords = "network interfaces;network routing;network-on-chip;security of data;CAD framework;SoC;interface techniques;network-on-chip;path routing technique;routing techniques;security analysis;system-on-chip;Application specific integrated circuits;Data security;Design automation;Field programmable gate arrays;Network-on-a-chip;Packet switching;Protection;Routing;Switches;System-on-a-chip",
	doi = "10.1109/SIPS.2005.1579858",
	ISSN = "2162-3562",
	month = "11"
}

@INPROCEEDINGS{gebotys03securityframework,
	author = "C. H. Gebotys and R. J. Gebotys",
	booktitle = "IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings.",
	title = "A framework for security on NoC technologies",
	year = "2003",
	volume = "",
	number = "",
	pages = "113-117",
	keywords = "industrial property;logic design;security of data;system-on-chip;telecommunication security;NoC technology security framework;SoC;application layer;application specific IP cores;bus probing attack resistance;communication network;core level security;encrypted private keys;key-keeper core;memory cores;multiple heterogeneous processor cores;network level security;network snooping attacks;networks on chips;power/EM attacks;public keys;security wrapper;system on a chip;transport layer;unencrypted keys;wireless Internet enabled devices;Algorithm design and analysis;Application software;Communication networks;Communication system security;Computer architecture;Hardware;Network-on-a-chip;Power system security;Protection;System-on-a-chip",
	doi = "10.1109/ISVLSI.2003.1183361",
	ISSN = "",
	month = "02"
}

@inproceedings{kocher04embeddedsecurity,
	author = "Kocher, Paul and Lee, Ruby and McGraw, Gary and Raghunathan, Anand",
	note = "Moderator-Ravi, Srivaths",
	title = "Security As a New Dimension in Embedded System Design",
	booktitle = "Proceedings of the 41st Annual Design Automation Conference",
	series = "DAC '04",
	year = "2004",
	isbn = "1-58113-828-8",
	location = "San Diego, CA, USA",
	pages = "753--760",
	numpages = "8",
	url = "http://doi.acm.org/10.1145/996566.996771",
	doi = "10.1145/996566.996771",
	acmid = "996771",
	publisher = "ACM",
	address = "New York, NY, USA",
	keywords = "PDAs, architectures, battery life, cryptography, design, design methodologies, digital rights management, embedded systems, performance, security, security processing, security protocols, sensors, software attacks, tamper resistance, trusted computing, viruses"
}

@article{sethumadhavan15trustworthyhardware,
	author = "Sethumadhavan, Simha and Waksman, Adam and Suozzo, Matthew and Huang, Yipeng and Eum, Julianna",
	title = "Trustworthy Hardware from Untrusted Components",
	journal = "Commun. ACM",
	issue_date = "September 2015",
	volume = "58",
	number = "9",
	month = "08",
	year = "2015",
	issn = "0001-0782",
	pages = "60--71",
	numpages = "12",
	url = "http://doi.acm.org/10.1145/2699412",
	doi = "10.1145/2699412",
	acmid = "2699412",
	publisher = "ACM",
	address = "New York, NY, USA"
}

@inproceedings{stefan11enhancingnocs,
	author = "Stefan, Radu and Goossens, Kees",
	title = "Enhancing the Security of Time-division-multiplexing Networks-on-chip Through the Use of Multipath Routing",
	booktitle = "Proceedings of the 4th International Workshop on Network on Chip Architectures",
	series = "NoCArc '11",
	year = "2011",
	isbn = "978-1-4503-0947-9",
	location = "Porto Alegre, Brazil",
	pages = "57--62",
	numpages = "6",
	url = "http://doi.acm.org/10.1145/2076501.2076513",
	doi = "10.1145/2076501.2076513",
	acmid = "2076513",
	publisher = "ACM",
	address = "New York, NY, USA"
}

@Article{kapoor2013nocauthenc,
	author = "Kapoor, Hemangee K. and Rao, G. Bhoopal and Arshi, Sharique and Trivedi, Gaurav",
	title = "A Security Framework for NoC Using Authenticated Encryption and Session Keys",
	journal = "Circuits, Systems, and Signal Processing",
	year = "2013",
	month = "12",
	day = "01",
	volume = "32",
	number = "6",
	pages = "2605--2622",
	issn = "1531-5878",
	doi = "10.1007/s00034-013-9568-5",
	url = "https://doi.org/10.1007/s00034-013-9568-5"
}

@article{boraten18mitigationdos,
	title = "Mitigation of Hardware Trojan based Denial-of-Service attack for secure NoCs",
	journal = "Journal of Parallel and Distributed Computing",
	volume = "111",
	pages = "24 - 38",
	year = "2018",
	issn = "0743-7315",
	doi = "https://doi.org/10.1016/j.jpdc.2017.06.014",
	url = "http://www.sciencedirect.com/science/article/pii/S0743731517302034",
	author = "Travis Boraten and Avinash Kodi",
	keywords = "Network-on-chip, Hardware trojan, Denial-of-Service, Fault injection"
}

@INPROCEEDINGS{fernandes16nocrouting,
	author = "R. Fernandes and C. Marcon and R. Cataldo and J. Silveira and G. Sigl and J. Sep√∫lveda",
	booktitle = "2016 29th Symposium on Integrated Circuits and Systems Design (SBCCI)",
	title = "A security aware routing approach for NoC-based MPSoCs",
	year = "2016",
	volume = "",
	number = "",
	pages = "1-6",
	keywords = "network routing;network-on-chip;security;MPSoC protection;MPSoC security policy;NoC routing algorithm;data exchange monitoring;deadlock freedom;firewall-based NoC protection;malicious application;multiprocessors system-on-chip;network-on-chip;packet routing;security aware routing approach;security zone;software based attack;IP networks;Nickel;Ports (Computers);Routing;Security;Software;System recovery;MPSoCs;NoCs;routing algorithm;security",
	doi = "10.1109/SBCCI.2016.7724054",
	ISSN = "",
	month = "08"
}

@ARTICLE{kasapaki16argonoc,
	author = "E. Kasapaki and M. Schoeberl and R. B. S√∏rensen and C. M√ºller and K. Goossens and J. Spars√∏",
	journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
	title = "Argo: A Real-Time Network-on-Chip Architecture With an Efficient GALS Implementation",
	year = "2016",
	volume = "24",
	number = "2",
	pages = "479-492",
	keywords = "CMOS digital integrated circuits;flip-flops;message passing;multiprocessing systems;network-on-chip;scheduling;time division multiplexing;Argo;CMOS technology;GALS;Mousetrap latch controller;NI microarchitecture;NoC architecture;TDM scheduling;area-efficient synchronous network-on-chip architecture;asynchronous routers;clock gating mechanism;direct memory access functionality;dual-ported local memories;energy consumption;globally asynchronous locally synchronous network-on-chip architecture;hard real-time multiprocessor platform;message-passing communication;network interfaces;processor cores;real-time network-on-chip architecture;size 65 nm;statically scheduled time-division multiplexing;two-phase bundled-data handshake latches;Asynchronous design;Real-time systems;Schedules;Synchronization;Time division multiplexing;Asynchronous design;multiprocessor interconnection networks;real-time systems;time-division multiplexing (TDM);time-division multiplexing (TDM).",
	doi = "10.1109/TVLSI.2015.2405614",
	ISSN = "1063-8210",
	month = "02"
}

% Network Coding
@article{chou07networkcoding,
	author = "P. A. Chou and Y. Wu",
	journal = "IEEE Signal Processing Magazine",
	title = "Network Coding for the Internet and Wireless Networks",
	year = "2007",
	volume = "24",
	number = "5",
	pages = "77-85",
	keywords = "Internet;encoding;telecommunication network routing;wireless sensor networks;Internet;communication network;computational efficiency;information delivery;network coding;network dynamics;network routing;wireless network;Bandwidth;Communication networks;Computational efficiency;Computer networks;IP networks;Network coding;Routing;Telecommunication network reliability;Throughput;Wireless networks",
	doi = "10.1109/MSP.2007.904818",
	ISSN = "1053-5888",
	month = "09"
}

% Leichtgewichtige Krypto-Algorithmen
@article{kuon07fpgavsasic,
	author = "I. Kuon and J. Rose",
	journal = "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
	title = "Measuring the Gap Between FPGAs and ASICs",
	year = "2007",
	volume = "26",
	number = "2",
	pages = "203-215",
	keywords = "CMOS logic circuits;application specific integrated circuits;delays;field programmable gate arrays;table lookup;90 nm;CMOS ASIC;CMOS FPGA;application-specific integrated circuits;area gap;block memory;circuit speed;core logic;critical-path delay;delay comparison;field programmable gate array;flip-flops;hard blocks;hard multipliers;logic density;look-up table-based logic;power comparison;power consumption;Application specific integrated circuits;Area measurement;CMOS logic circuits;Density measurement;Energy consumption;Field programmable gate arrays;Integrated circuit measurements;Power measurement;Programmable logic arrays;Velocity measurement;Application-specific integrated circuits (ASIC);area comparison;delay comparison;field programmable gate array (FPGA);power comparison",
	doi = "10.1109/TCAD.2006.884574",
	ISSN = "0278-0070",
	month = "02"
}

@article{harttung17lightweightcrypto,
    author = "J. Harttung",
    title = "Evaluation of Lightweight Cryptographic Algorithms",
	journal = "Analyse eines Forschungsthemas",
    year = "2017",
    month = "04"
}
