#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Thu Jan  3 08:57:46 2019
# Process ID: 20136
# Current directory: C:/Users/Charl/Desktop/Final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2076 C:\Users\Charl\Desktop\Final\Final.xpr
# Log file: C:/Users/Charl/Desktop/Final/vivado.log
# Journal file: C:/Users/Charl/Desktop/Final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Charl/Desktop/Final/Final.xpr
INFO: [Project 1-313] Project file moved from 'D:/Mine/Final' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 758.297 ; gain = 17.676
update_compile_order -fileset sources_1
file mkdir C:/Users/Charl/Desktop/Final/Final.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Charl/Desktop/Final/Final.srcs/sim_1/new/pic_sim.v w ]
add_files -fileset sim_1 C:/Users/Charl/Desktop/Final/Final.srcs/sim_1/new/pic_sim.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pic_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim/picture_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim/origin_picture.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/ip/picture_rom/sim/picture_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module picture_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_640x480_picture_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/vga_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/vga_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Charl/Desktop/Final/Final.srcs/sim_1/new/pic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pic_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 7c31ebcf0385485ba240f2b680b29293 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_0 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pic_sim_behav xil_defaultlib.pic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.vga_driver
Compiling module xil_defaultlib.vga_data
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.picture_rom
Compiling module xil_defaultlib.vga_640x480_picture_top
Compiling module xil_defaultlib.pic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pic_sim_behav

****** Webtalk v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim/xsim.dir/pic_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim/xsim.dir/pic_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jan  3 09:22:00 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jan  3 09:22:00 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 843.379 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pic_sim_behav -key {Behavioral:sim_1:Functional:pic_sim} -tclbatch {pic_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source pic_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module pic_sim.u.U4.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 20 ns : File "C:/Users/Charl/Desktop/Final/Final.srcs/sim_1/new/pic_sim.v" Line 18
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pic_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 843.379 ; gain = 0.000
save_wave_config {C:/Users/Charl/Desktop/Final/pic_sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 848.480 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pic_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim/picture_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim/origin_picture.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/ip/picture_rom/sim/picture_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module picture_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_640x480_picture_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/vga_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/vga_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Charl/Desktop/Final/Final.srcs/sim_1/new/pic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pic_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 7c31ebcf0385485ba240f2b680b29293 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_0 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pic_sim_behav xil_defaultlib.pic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.vga_driver
Compiling module xil_defaultlib.vga_data
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.picture_rom
Compiling module xil_defaultlib.vga_640x480_picture_top
Compiling module xil_defaultlib.pic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pic_sim_behav -key {Behavioral:sim_1:Functional:pic_sim} -tclbatch {pic_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source pic_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module pic_sim.u.U4.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 20 ns : File "C:/Users/Charl/Desktop/Final/Final.srcs/sim_1/new/pic_sim.v" Line 19
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pic_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 848.480 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pic_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim/picture_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim/origin_picture.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/ip/picture_rom/sim/picture_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module picture_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_640x480_picture_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/vga_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/vga_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Charl/Desktop/Final/Final.srcs/sim_1/new/pic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 7c31ebcf0385485ba240f2b680b29293 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_0 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pic_sim_behav xil_defaultlib.pic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.vga_driver
Compiling module xil_defaultlib.vga_data
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.picture_rom
Compiling module xil_defaultlib.vga_640x480_picture_top
Compiling module xil_defaultlib.pic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pic_sim_behav -key {Behavioral:sim_1:Functional:pic_sim} -tclbatch {pic_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source pic_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module pic_sim.u.U4.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 20 ns : File "C:/Users/Charl/Desktop/Final/Final.srcs/sim_1/new/pic_sim.v" Line 20
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pic_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 866.352 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pic_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim/picture_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim/origin_picture.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/ip/picture_rom/sim/picture_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module picture_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_640x480_picture_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/vga_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/vga_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Charl/Desktop/Final/Final.srcs/sim_1/new/pic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 7c31ebcf0385485ba240f2b680b29293 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_0 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pic_sim_behav xil_defaultlib.pic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.vga_driver
Compiling module xil_defaultlib.vga_data
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.picture_rom
Compiling module xil_defaultlib.vga_640x480_picture_top
Compiling module xil_defaultlib.pic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pic_sim_behav -key {Behavioral:sim_1:Functional:pic_sim} -tclbatch {pic_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source pic_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module pic_sim.u.U4.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 840 ns : File "C:/Users/Charl/Desktop/Final/Final.srcs/sim_1/new/pic_sim.v" Line 22
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pic_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 866.352 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pic_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim/picture_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim/origin_picture.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/ip/picture_rom/sim/picture_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module picture_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_640x480_picture_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/vga_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/vga_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Charl/Desktop/Final/Final.srcs/sim_1/new/pic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pic_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 7c31ebcf0385485ba240f2b680b29293 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_0 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pic_sim_behav xil_defaultlib.pic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.vga_driver
Compiling module xil_defaultlib.vga_data
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.picture_rom
Compiling module xil_defaultlib.vga_640x480_picture_top
Compiling module xil_defaultlib.pic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pic_sim_behav -key {Behavioral:sim_1:Functional:pic_sim} -tclbatch {pic_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source pic_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module pic_sim.u.U4.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 820 ns : File "C:/Users/Charl/Desktop/Final/Final.srcs/sim_1/new/pic_sim.v" Line 21
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pic_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 906.270 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pic_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim/picture_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim/origin_picture.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/ip/picture_rom/sim/picture_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module picture_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_640x480_picture_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/vga_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Charl/Desktop/Final/Final.srcs/sources_1/new/vga_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Charl/Desktop/Final/Final.srcs/sim_1/new/pic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 7c31ebcf0385485ba240f2b680b29293 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_0 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pic_sim_behav xil_defaultlib.pic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.vga_driver
Compiling module xil_defaultlib.vga_data
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.picture_rom
Compiling module xil_defaultlib.vga_640x480_picture_top
Compiling module xil_defaultlib.pic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Charl/Desktop/Final/Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pic_sim_behav -key {Behavioral:sim_1:Functional:pic_sim} -tclbatch {pic_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source pic_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module pic_sim.u.U4.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 820 ns : File "C:/Users/Charl/Desktop/Final/Final.srcs/sim_1/new/pic_sim.v" Line 21
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pic_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 906.270 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name picture_rom1 -dir c:/Users/Charl/Desktop/Final/Final.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {picture_rom1} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {25600} CONFIG.Read_Width_A {12} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Charl/Desktop/Final/origin_picture1.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips picture_rom1]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'picture_rom1' to 'picture_rom1' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Charl/Desktop/Final/origin_picture1.coe' provided. It will be converted relative to IP Instance files '../../../../origin_picture1.coe'
generate_target {instantiation_template} [get_files c:/Users/Charl/Desktop/Final/Final.srcs/sources_1/ip/picture_rom1/picture_rom1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'picture_rom1'...
generate_target all [get_files  c:/Users/Charl/Desktop/Final/Final.srcs/sources_1/ip/picture_rom1/picture_rom1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'picture_rom1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'picture_rom1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'picture_rom1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'picture_rom1'...
catch { config_ip_cache -export [get_ips -all picture_rom1] }
export_ip_user_files -of_objects [get_files c:/Users/Charl/Desktop/Final/Final.srcs/sources_1/ip/picture_rom1/picture_rom1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Charl/Desktop/Final/Final.srcs/sources_1/ip/picture_rom1/picture_rom1.xci]
launch_runs -jobs 2 picture_rom1_synth_1
[Thu Jan  3 09:42:24 2019] Launched picture_rom1_synth_1...
Run output will be captured here: C:/Users/Charl/Desktop/Final/Final.runs/picture_rom1_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/Charl/Desktop/Final/Final.srcs/sources_1/ip/picture_rom1/picture_rom1.xci] -directory C:/Users/Charl/Desktop/Final/Final.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Charl/Desktop/Final/Final.ip_user_files -ipstatic_source_dir C:/Users/Charl/Desktop/Final/Final.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Charl/Desktop/Final/Final.cache/compile_simlib/modelsim} {questa=C:/Users/Charl/Desktop/Final/Final.cache/compile_simlib/questa} {riviera=C:/Users/Charl/Desktop/Final/Final.cache/compile_simlib/riviera} {activehdl=C:/Users/Charl/Desktop/Final/Final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Charl/Desktop/Final/Final.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jan  3 09:47:53 2019] Launched synth_1...
Run output will be captured here: C:/Users/Charl/Desktop/Final/Final.runs/synth_1/runme.log
[Thu Jan  3 09:47:53 2019] Launched impl_1...
Run output will be captured here: C:/Users/Charl/Desktop/Final/Final.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Charl/Desktop/Final/Final.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jan  3 09:49:17 2019] Launched synth_1...
Run output will be captured here: C:/Users/Charl/Desktop/Final/Final.runs/synth_1/runme.log
[Thu Jan  3 09:49:17 2019] Launched impl_1...
Run output will be captured here: C:/Users/Charl/Desktop/Final/Final.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.3
  **** Build date : Oct  4 2017-20:12:17
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1089.516 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A3FC28A
set_property PROGRAM.FILE {C:/Users/Charl/Desktop/Final/Final.runs/impl_1/vga_640x480_picture_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Charl/Desktop/Final/Final.runs/impl_1/vga_640x480_picture_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Charl/Desktop/Final/Final.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jan  3 09:54:43 2019] Launched synth_1...
Run output will be captured here: C:/Users/Charl/Desktop/Final/Final.runs/synth_1/runme.log
[Thu Jan  3 09:54:43 2019] Launched impl_1...
Run output will be captured here: C:/Users/Charl/Desktop/Final/Final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Charl/Desktop/Final/Final.runs/impl_1/vga_640x480_picture_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Charl/Desktop/Final/Final.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jan  3 09:59:16 2019] Launched synth_1...
Run output will be captured here: C:/Users/Charl/Desktop/Final/Final.runs/synth_1/runme.log
[Thu Jan  3 09:59:16 2019] Launched impl_1...
Run output will be captured here: C:/Users/Charl/Desktop/Final/Final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Charl/Desktop/Final/Final.runs/impl_1/vga_640x480_picture_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A3FC28A
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan  3 10:19:40 2019...
