library IEEE;
use IEEE.std_logic_1164.all;


entity FullAdder is 

 port(
		b	: in	std_logic;
		a	: in	std_logic;
		carry	: out	std_logic;
		sum	: out	std_logic;
		c	: in	std_logic
	);

end FullAdder;


architecture arch1 of FullAdder is

begin

  sum <= (a xor b) xor c;
  carry <= (a and b) or (c and (a xor b));

end arch1;
