
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version T-2022.03-SP3 for linux64 - Jul 12, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
# EECS627
# 8-bit fixed-point multiplier
# TCL script for Design Compiler
# Load common variables, artisan standard cells
source -verbose "../common.syn.tcl"
/afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/
/usr/caen/synopsys-synth-2022.03-SP3
. /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/ /usr/caen/synopsys-synth-2022.03-SP3/libraries/syn
* typical.db dw_foundation.sldb
typical.db
Loading db file '/afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db'
Loading db file '/usr/caen/synopsys-synth-2022.03-SP3/libraries/syn/dw_foundation.sldb'
1
1
# Set top level name
set top_level "adder_arr"
adder_arr
# Read verilog files
read_file -f sverilog [list "../../../sys_defs.svh" "../../verilog/adder_arr.v" "../../verilog/adder_1bit.v"]
Loading db file '/usr/caen/synopsys-synth-2022.03-SP3/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2022.03-SP3/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Loading sverilog files: '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/sys_defs.svh' '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/adder_arr.v' '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/adder_1bit.v' 
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/sys_defs.svh
Compiling source file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/adder_arr.v
Compiling source file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/adder_1bit.v
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/adder_arr.v:32: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/adder_arr.v:35: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/adder_arr.v:32: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
	in routine adder_arr line 30 in file
		'/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/adder_arr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/adder_arr.db:adder_arr'
Loaded 2 designs.
Current design is 'adder_arr'.
adder_arr adder_1bit
list_designs
adder_1bit      adder_arr (*)
1
current_design $top_level
Current design is 'adder_arr'.
{adder_arr}
# Clock period
set clk_period 1.5
1.5
set clk_uncertainty 0.1
0.1
set clk_transition 0.1
0.1
#Create real clock if clock port is found
if {[sizeof_collection [get_ports clk]] > 0} {
  set clk_name "clk"
  set clk_port "clk"
  #If no waveform is specified, 50% duty cycle is assumed
  create_clock -name $clk_name -period $clk_period [get_ports $clk_port] 
  set_drive 0 [get_clocks $clk_name] 
}
1
#If not real clock then create virtual clock
if {[sizeof_collection [get_ports clk]] == 0} {
  set clk_name "vclk"
  create_clock -name $clk_name -period $clk_period 
}
set_clock_uncertainty $clk_uncertainty [get_clocks $clk_name]
1
#Propagated clock used for gated clocks only
#set_propagated_clock [get_clocks $clk_name]
set_clock_transition $clk_transition [get_clocks $clk_name]
1
set_operating_conditions "typical" -library "typical" 
Using operating conditions 'typical' found in library 'typical'.
1
set_wire_load_model -name "ibm13_wl10" -library "typical" 
1
set_wire_load_mode "segmented" 
1
set typical_input_delay 0.100
0.100
set typical_output_delay 0.100
0.100
set typical_wire_load 0.010 
0.010
# Link the design
link

  Linking design 'adder_arr'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/adder_arr.db, etc
  typical (library)           /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db
  dw_foundation.sldb (library) /usr/caen/synopsys-synth-2022.03-SP3/libraries/syn/dw_foundation.sldb

1
# Set maximum fanout of gates
set_max_fanout 16 $top_level 
1
# Configure the clock network
set_fix_hold [all_clocks] 
1
set_dont_touch_network $clk_port 
1
# Set delays: Input, Output
set_driving_cell -lib_cell INVX2TR [all_inputs]
Warning: Design rule attributes from the driving cell will be set on the port 'clk'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'reset'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_in[3][7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_in[3][6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_in[3][5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_in[3][4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_in[3][3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_in[3][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_in[3][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_in[3][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_in[2][7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_in[2][6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_in[2][5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_in[2][4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_in[2][3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_in[2][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_in[2][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_in[2][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_in[1][7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_in[1][6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_in[1][5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_in[1][4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_in[1][3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_in[1][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_in[1][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_in[1][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_in[0][7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_in[0][6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_in[0][5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_in[0][4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_in[0][3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_in[0][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_in[0][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'data_in[0][0]'. (UID-401)
1
set_input_delay $typical_input_delay [all_inputs] -clock $clk_name 
1
remove_input_delay -clock $clk_name [find port $clk_port]
1
set_output_delay $typical_output_delay [all_outputs] -clock $clk_name 
1
# Set loading of outputs 
set_load $typical_wire_load [all_outputs] 
1
# Verify the design
check_design
1
# Uniquify repeated modules
uniquify
Information: Uniquified 3 instances of design 'adder_1bit'. (OPT-1056)
1
ungroup
Error: Either -all or cell_list must be specified. (UID-44)
0
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | T-2022.03-DWBB_202203.3 |     *     |
| Licensed DW Building Blocks        | T-2022.03-DWBB_202203.3 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Comand Line  | compile_ultra                                                                     |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 15                                     |
| Number of User Hierarchies                              | 3                                      |
| Sequential Cell Count                                   | 8                                      |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 2                                      |
| Number of Dont Touch Nets                               | 1                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'adder_arr'

Loaded alib file './alib-52/typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy ADDER_TREE[0].adder_1bit0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy ADDER_TREE[2].adder_1bit0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy ADDER_TREE[1].adder_1bit0 before Pass 1 (OPT-776)
Information: Ungrouping 3 of 4 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'adder_arr'
 Implement Synthetic for 'adder_arr'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TR' in the library 'typical' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
Information: Added key list 'DesignWare' to design 'adder_arr'. (DDB-72)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:04    2674.1      0.00       0.0       0.0                           144584.1562      0.00  
    0:00:04    2674.1      0.00       0.0       0.0                           144584.1562      0.00  

  Beginning Constant Register Removal
  -----------------------------------
    0:00:04    2674.1      0.00       0.0       0.0                           144584.1562      0.00  
    0:00:04    2674.1      0.00       0.0       0.0                           144584.1562      0.00  

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:04    1735.2      0.18       0.9       0.0                           89507.1484      0.00  
    0:00:04    1866.2      0.00       0.0       0.0                           97086.3438      0.00  
    0:00:04    1866.2      0.00       0.0       0.0                           97086.3438      0.00  
    0:00:04    1866.2      0.00       0.0       0.0                           97086.3438      0.00  
    0:00:04    1866.2      0.00       0.0       0.0                           97086.3438      0.00  
    0:00:05    1866.2      0.00       0.0       0.0                           97086.3438      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:05    1838.9      0.00       0.0       0.0                           95638.1094      0.00  
    0:00:05    1838.9      0.00       0.0       0.0                           95638.1094      0.00  
    0:00:05    1838.9      0.00       0.0       0.0                           95638.1094      0.00  
    0:00:05    1838.9      0.00       0.0       0.0                           95638.1094      0.00  
    0:00:05    1838.9      0.00       0.0       0.0                           95638.1094      0.00  
    0:00:05    1838.9      0.00       0.0       0.0                           95638.1094      0.00  
    0:00:05    1838.9      0.00       0.0       0.0                           95638.1094      0.00  
    0:00:05    1838.9      0.00       0.0       0.0                           95638.1094      0.00  
    0:00:05    1838.9      0.00       0.0       0.0                           95638.1094      0.00  
    0:00:05    1838.9      0.00       0.0       0.0                           95638.1094      0.00  
    0:00:05    1838.9      0.00       0.0       0.0                           95638.1094      0.00  
    0:00:05    1838.9      0.00       0.0       0.0                           95638.1094      0.00  
    0:00:05    1838.9      0.00       0.0       0.0                           95638.1094      0.00  
    0:00:05    1838.9      0.00       0.0       0.0                           95638.1094      0.00  
    0:00:05    1838.9      0.00       0.0       0.0                           95638.1094      0.00  
    0:00:05    1838.9      0.00       0.0       0.0                           95638.1094      0.00  
    0:00:05    1838.9      0.00       0.0       0.0                           95638.1094      0.00  
    0:00:05    1838.9      0.00       0.0       0.0                           95638.1094      0.00  
    0:00:05    1838.9      0.00       0.0       0.0                           95638.1094      0.00  
    0:00:05    1838.9      0.00       0.0       0.0                           95638.1094      0.00  
    0:00:05    1838.9      0.00       0.0       0.0                           95638.1094      0.00  
    0:00:05    1838.9      0.00       0.0       0.0                           95638.1094      0.00  
    0:00:05    1838.9      0.00       0.0       0.0                           95638.1094      0.00  
    0:00:05    1838.9      0.00       0.0       0.0                           95638.1094      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:05    1838.9      0.00       0.0       0.0                           95638.1094      0.00  
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:05    1689.1      0.00       0.0       0.0                           81916.4453      0.00  
    0:00:05    1689.1      0.00       0.0       0.0                           81916.4453      0.00  
    0:00:05    1689.1      0.00       0.0       0.0                           81916.4453      0.00  
    0:00:06    1689.1      0.00       0.0       0.0                           81916.4453      0.00  
    0:00:06    1689.1      0.00       0.0       0.0                           81916.4453      0.00  
    0:00:06    1689.1      0.00       0.0       0.0                           81916.4453      0.00  
    0:00:06    1689.1      0.00       0.0       0.0                           81916.4453      0.00  
    0:00:06    1689.1      0.00       0.0       0.0                           81916.4453      0.00  
    0:00:06    1689.1      0.00       0.0       0.0                           81916.4453      0.00  
    0:00:06    1689.1      0.00       0.0       0.0                           81916.4453      0.00  
    0:00:06    1689.1      0.00       0.0       0.0                           81916.4453      0.00  
    0:00:06    1689.1      0.00       0.0       0.0                           81916.4453      0.00  
    0:00:06    1689.1      0.00       0.0       0.0                           81916.4453      0.00  
    0:00:06    1689.1      0.00       0.0       0.0                           81916.4453      0.00  
    0:00:06    1689.1      0.00       0.0       0.0                           81916.4453      0.00  
    0:00:06    1689.1      0.00       0.0       0.0                           81916.4453      0.00  
    0:00:06    1689.1      0.00       0.0       0.0                           81916.4453      0.00  
    0:00:06    1689.1      0.00       0.0       0.0                           81916.4453      0.00  
    0:00:06    1689.1      0.00       0.0       0.0                           81916.4453      0.00  
    0:00:06    1689.1      0.00       0.0       0.0                           81916.4453      0.00  
    0:00:06    1689.1      0.00       0.0       0.0                           81916.4453      0.00  
    0:00:06    1689.1      0.00       0.0       0.0                           81916.4453      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:06    1689.1      0.00       0.0       0.0                           81916.4453      0.00  
    0:00:06    1631.5      0.00       0.0       0.0                           77089.6953      0.00  
    0:00:06    1631.5      0.00       0.0       0.0                           77089.6953      0.00  
    0:00:06    1631.5      0.00       0.0       0.0                           77089.6953      0.00  
    0:00:06    1631.5      0.00       0.0       0.0                           77089.6953      0.00  
    0:00:06    1627.2      0.00       0.0       0.0                           76841.7656      0.00  
    0:00:06    1627.2      0.00       0.0       0.0                           76841.7656      0.00  
    0:00:06    1627.2      0.00       0.0       0.0                           76841.7656      0.00  
    0:00:06    1627.2      0.00       0.0       0.0                           76841.7656      0.00  
    0:00:06    1627.2      0.00       0.0       0.0                           76841.7656      0.00  
    0:00:06    1627.2      0.00       0.0       0.0                           76841.7656      0.00  
    0:00:07    1553.8      0.00       0.0       0.0                           71632.1719      0.00  
Loading db file '/afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#set_optimize_registers -sync_transform multiclass -async_transform multiclass
# Synthesize the design
compile -map_effort high
Information: Performing power optimization. (PWR-850)
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
| Comand Line  | compile_ultra                                                                     |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 86                                     |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 8                                      |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 0                                      |
| Number of Dont Touch Nets                               | 1                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================

  Loading target library 'typical'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'adder_arr'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TR' in the library 'typical' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:03    3057.1      0.18       0.6       0.0                           161108.1719      0.00  
    0:00:03    3057.1      0.18       0.6       0.0                           161108.1719      0.00  
    0:00:03    3057.1      0.18       0.6       0.0                           161108.1719      0.00  
    0:00:03    3057.1      0.18       0.6       0.0                           161108.1719      0.00  
    0:00:03    3057.1      0.18       0.6       0.0                           161108.1719      0.00  
    0:00:03    2380.3      0.35       1.1       0.0                           116150.1172      0.00  
    0:00:04    2420.6      0.34       1.1       0.0                           118616.8438      0.00  
    0:00:04    2448.0      0.28       1.0       0.0                           120278.6484      0.00  
    0:00:04    2482.6      0.35       1.2       0.0                           122823.0859      0.00  
    0:00:04    2512.8      0.32       1.1       0.0                           126352.4922      0.00  
    0:00:04    2522.9      0.27       0.9       0.0                           127355.7031      0.00  
    0:00:04    2504.2      0.33       1.1       0.0                           125209.5000      0.00  
    0:00:04    2497.0      0.29       1.0       0.0                           124922.6484      0.00  
    0:00:04    2563.2      0.23       0.7       0.0                           129287.1875      0.00  
    0:00:04    2554.6      0.21       0.6       0.0                           129350.8828      0.00  
    0:00:04    2561.8      0.27       0.8       0.0                           129625.3047      0.00  
    0:00:04    2577.6      0.21       0.6       0.0                           130104.8828      0.00  
    0:00:04    2567.5      0.21       0.6       0.0                           130539.3359      0.00  
    0:00:04    2589.1      0.18       0.5       0.0                           132172.3750      0.00  
    0:00:04    2635.2      0.18       0.5       0.0                           135526.3438      0.00  
    0:00:04    2679.8      0.16       0.5       0.0                           138439.1406      0.00  
    0:00:04    2681.3      0.12       0.4       0.0                           137637.2188      0.00  
    0:00:04    2678.4      0.11       0.4       0.0                           136384.6562      0.00  
    0:00:04    2711.5      0.11       0.4       0.0                           138714.6562      0.00  
    0:00:04    2711.5      0.11       0.4       0.0                           138714.6562      0.00  
    0:00:04    2711.5      0.11       0.4       0.0                           138714.6562      0.00  
    0:00:04    2711.5      0.11       0.4       0.0                           138714.6562      0.00  
    0:00:04    2711.5      0.11       0.4       0.0                           138714.6562      0.00  
    0:00:04    2711.5      0.11       0.4       0.0                           138714.6562      0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:04    2711.5      0.11       0.4       0.0                           138714.6562      0.00  
    0:00:05    2734.6      0.10       0.3       0.0 data_out_reg[7]/D         140054.8281      0.00  
    0:00:05    2821.0      0.06       0.2       0.0 data_out_reg[7]/D         145497.6562      0.00  
    0:00:05    2849.8      0.06       0.2       0.0                           148424.2656      0.00  
    0:00:05    3035.5      0.06       0.2       0.0                           155921.5938      0.00  
    0:00:05    3035.5      0.06       0.2       0.0                           155921.5938      0.00  
    0:00:05    3006.7      0.01       0.0       0.0 data_out_reg[4]/D         154872.1250      0.00  
    0:00:05    3042.7      0.00       0.0       0.0                           156018.6406      0.00  
    0:00:05    3042.7      0.00       0.0       0.0                           156018.6406      0.00  
    0:00:05    3042.7      0.00       0.0       0.0                           156018.6406      0.00  
    0:00:05    3035.5      0.00       0.0       0.0                           155967.6562      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:05    3035.5      0.00       0.0       0.0                           155967.6562      0.00  
    0:00:05    3035.5      0.00       0.0       0.0                           155967.6562      0.00  
    0:00:05    2875.7      0.00       0.0       0.0                           146506.4062      0.00  
    0:00:05    2855.5      0.01       0.0       0.0                           145559.3125      0.00  
    0:00:05    2855.5      0.01       0.0       0.0                           145559.3125      0.00  
    0:00:05    2855.5      0.01       0.0       0.0                           145559.3125      0.00  
    0:00:05    2855.5      0.01       0.0       0.0                           145559.3125      0.00  
    0:00:06    2888.6      0.00       0.0       0.0                           147907.7188      0.00  
    0:00:06    2822.4      0.01       0.0       0.0                           143632.7969      0.00  
    0:00:06    2750.4      0.05       0.1       0.0                           137908.5312      0.00  
    0:00:06    2728.8      0.05       0.1       0.0                           137193.0156      0.00  
    0:00:06    2728.8      0.05       0.1       0.0                           137193.0156      0.00  
    0:00:06    2728.8      0.05       0.1       0.0                           137193.0156      0.00  
    0:00:06    2728.8      0.05       0.1       0.0                           137193.0156      0.00  
    0:00:06    2728.8      0.05       0.1       0.0                           137193.0156      0.00  
    0:00:06    2728.8      0.05       0.1       0.0                           137193.0156      0.00  
    0:00:06    2733.1      0.00       0.0       0.0                           137198.1719      0.00  
    0:00:06    2718.7      0.02       0.0       0.0                           136234.3906      0.00  
    0:00:06    2718.7      0.02       0.0       0.0                           136234.3906      0.00  
    0:00:06    2718.7      0.02       0.0       0.0                           136234.3906      0.00  
    0:00:06    2718.7      0.02       0.0       0.0                           136234.3906      0.00  
    0:00:06    2718.7      0.02       0.0       0.0                           136234.3906      0.00  
    0:00:06    2718.7      0.02       0.0       0.0                           136234.3906      0.00  
    0:00:06    2725.9      0.00       0.0       0.0                           136681.9844      0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:06    2725.9      0.00       0.0       0.0                           136681.9844      0.00  
    0:00:06    2725.9      0.00       0.0       0.0                           136681.9844      0.00  
    0:00:06    2725.9      0.00       0.0       0.0                           136681.9844      0.00  
    0:00:06    2725.9      0.00       0.0       0.0                           136681.9844      0.00  
    0:00:06    2725.9      0.00       0.0       0.0                           136681.9844      0.00  
    0:00:06    2725.9      0.00       0.0       0.0                           136681.9844      0.00  
    0:00:06    2718.7      0.02       0.0       0.0                           136234.3906      0.00  
    0:00:06    2718.7      0.02       0.0       0.0                           136234.3906      0.00  
    0:00:06    2718.7      0.02       0.0       0.0                           136234.3906      0.00  
    0:00:06    2718.7      0.02       0.0       0.0                           136234.3906      0.00  
    0:00:06    2718.7      0.02       0.0       0.0                           136234.3906      0.00  
    0:00:06    2718.7      0.02       0.0       0.0                           136234.3906      0.00  
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
    0:00:06    2725.9      0.00       0.0       0.0                           140084.4219      0.00  
Loading db file '/afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
#compile_ultra -retime
#compile_ultra -retime -incremental
# Rename modules, signals according to the naming rules Used for tool exchange
source -verbose "../naming_rules.syn.tcl"
1

Design          Type    Object                  New Name
--------------------------------------------------------------------------------
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
adder_arr       port    data_in[3][7]           data_in_3__7_
adder_arr       port    data_in[3][6]           data_in_3__6_
adder_arr       port    data_in[3][5]           data_in_3__5_
adder_arr       port    data_in[3][4]           data_in_3__4_
adder_arr       port    data_in[3][3]           data_in_3__3_
adder_arr       port    data_in[3][2]           data_in_3__2_
adder_arr       port    data_in[3][1]           data_in_3__1_
adder_arr       port    data_in[3][0]           data_in_3__0_
adder_arr       port    data_in[2][7]           data_in_2__7_
adder_arr       port    data_in[2][6]           data_in_2__6_
adder_arr       port    data_in[2][5]           data_in_2__5_
adder_arr       port    data_in[2][4]           data_in_2__4_
adder_arr       port    data_in[2][3]           data_in_2__3_
adder_arr       port    data_in[2][2]           data_in_2__2_
adder_arr       port    data_in[2][1]           data_in_2__1_
adder_arr       port    data_in[2][0]           data_in_2__0_
adder_arr       port    data_in[1][7]           data_in_1__7_
adder_arr       port    data_in[1][6]           data_in_1__6_
adder_arr       port    data_in[1][5]           data_in_1__5_
adder_arr       port    data_in[1][4]           data_in_1__4_
adder_arr       port    data_in[1][3]           data_in_1__3_
adder_arr       port    data_in[1][2]           data_in_1__2_
adder_arr       port    data_in[1][1]           data_in_1__1_
adder_arr       port    data_in[1][0]           data_in_1__0_
adder_arr       port    data_in[0][7]           data_in_0__7_
adder_arr       port    data_in[0][6]           data_in_0__6_
adder_arr       port    data_in[0][5]           data_in_0__5_
adder_arr       port    data_in[0][4]           data_in_0__4_
adder_arr       port    data_in[0][3]           data_in_0__3_
adder_arr       port    data_in[0][2]           data_in_0__2_
adder_arr       port    data_in[0][1]           data_in_0__1_
adder_arr       port    data_in[0][0]           data_in_0__0_
adder_arr       cell    data_out_reg[3]         data_out_reg_3_
adder_arr       cell    data_out_reg[2]         data_out_reg_2_
adder_arr       cell    data_out_reg[1]         data_out_reg_1_
adder_arr       cell    data_out_reg[7]         data_out_reg_7_
adder_arr       cell    data_out_reg[4]         data_out_reg_4_
adder_arr       cell    data_out_reg[0]         data_out_reg_0_
adder_arr       cell    data_out_reg[5]         data_out_reg_5_
adder_arr       cell    data_out_reg[6]         data_out_reg_6_
adder_arr       net     data_in[31]             data_in_3__7_
adder_arr       net     data_in[30]             data_in_3__6_
adder_arr       net     data_in[29]             data_in_3__5_
adder_arr       net     data_in[28]             data_in_3__4_
adder_arr       net     data_in[27]             data_in_3__3_
adder_arr       net     data_in[26]             data_in_3__2_
adder_arr       net     data_in[25]             data_in_3__1_
adder_arr       net     data_in[24]             data_in_3__0_
adder_arr       net     data_in[23]             data_in_2__7_
adder_arr       net     data_in[22]             data_in_2__6_
adder_arr       net     data_in[21]             data_in_2__5_
adder_arr       net     data_in[20]             data_in_2__4_
adder_arr       net     data_in[19]             data_in_2__3_
adder_arr       net     data_in[18]             data_in_2__2_
adder_arr       net     data_in[17]             data_in_2__1_
adder_arr       net     data_in[16]             data_in_2__0_
adder_arr       net     data_in[15]             data_in_1__7_
adder_arr       net     data_in[14]             data_in_1__6_
adder_arr       net     data_in[13]             data_in_1__5_
adder_arr       net     data_in[12]             data_in_1__4_
adder_arr       net     data_in[11]             data_in_1__3_
adder_arr       net     data_in[10]             data_in_1__2_
adder_arr       net     data_in[9]              data_in_1__1_
adder_arr       net     data_in[8]              data_in_1__0_
adder_arr       net     data_in[7]              data_in_0__7_
adder_arr       net     data_in[6]              data_in_0__6_
adder_arr       net     data_in[5]              data_in_0__5_
adder_arr       net     data_in[4]              data_in_0__4_
adder_arr       net     data_in[3]              data_in_0__3_
adder_arr       net     data_in[2]              data_in_0__2_
adder_arr       net     data_in[1]              data_in_0__1_
adder_arr       net     data_in[0]              data_in_0__0_
1
1
# Generate structural verilog netlist
write -hierarchy -format verilog -output "${top_level}.syn.v"
Writing verilog file '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/syn/adder_pipe/adder_arr.syn.v'.
1
# Generate Standard Delay Format (SDF) file
write_sdf -context verilog "${top_level}.syn.sdf"
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/syn/adder_pipe/adder_arr.syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
# Generate report file
set maxpaths 20
20
set rpt_file "${top_level}.syn.rpt"
adder_arr.syn.rpt
check_design > $rpt_file
report_area  >> ${rpt_file}
report_power -hier -analysis_effort medium >> ${rpt_file}
report_design >> ${rpt_file}
report_cell >> ${rpt_file}
report_port -verbose >> ${rpt_file}
report_compile_options >> ${rpt_file}
report_constraint -all_violators -verbose >> ${rpt_file}
report_timing -path full -delay max -max_paths $maxpaths -nworst 100 >> ${rpt_file}
# Exit dc_shell
quit

Memory usage for this session 189 Mbytes.
Memory usage for this session including child processes 189 Mbytes.
CPU usage for this session 16 seconds ( 0.00 hours ).
Elapsed time for this session 25 seconds ( 0.01 hours ).

Thank you...
