INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Никита/OneDrive/Рабочий стол/Lab_2/rtl/Counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Никита/OneDrive/Рабочий стол/Lab_2/rtl/KEY_Debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KEY_Debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Никита/OneDrive/Рабочий стол/Lab_2/rtl/KEY_Pressing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KEY_Pressing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Никита/OneDrive/Рабочий стол/Lab_2/rtl/KEY_Switching.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KEY_Switching
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Никита/OneDrive/Рабочий стол/Lab_2/rtl/REG_Event.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_Event
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Никита/OneDrive/Рабочий стол/Lab_2/rtl/Register_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Никита/OneDrive/Рабочий стол/Lab_2/rtl/mainframe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainframe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Никита/OneDrive/Рабочий стол/Lab_2/tb/test_clk_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_clk_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/github/lab2/tmp/lab2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
