(module "NLV18HC1G32DFT2G" (layer F.Cu) (tedit 620D3697)
  (descr "NLV18HC1G32DFT2G, SC-88A Gates ROHS")
  (tags "SC-88A Gates ROHS, Logic ICs, Gates")
  (fp_text reference REF** (at 0 -2.990602) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value NLV18HC1G32DFT2G (at 0 2.990602) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_circle (center 0.990602 1.270003) (end 1.117602 1.270003) (layer F.SilkS) (width 0.254001))
  (fp_circle (center 1.466853 1.523901) (end 1.49685 1.523901) (layer F.SilkS) (width 0.059995))
  (fp_line (start -0.635001 -0.990602) (end 0.635001 -0.990602) (layer F.SilkS) (width 0.254001))
  (fp_line (start 0.635001 -0.990602) (end 0.635001 0.990602) (layer F.SilkS) (width 0.254001))
  (fp_line (start -0.635001 0.990602) (end -0.635001 -0.990602) (layer F.SilkS) (width 0.254001))
  (fp_line (start 0.635001 0.990602) (end -0.635001 0.990602) (layer F.SilkS) (width 0.254001))
  (pad 1 smd rect (at 1.066802 0.660401 180) (size 0.8 0.398781) (layers F.Cu F.Mask F.Paste))
  (pad 2 smd rect (at 1.066802 0 180) (size 0.8 0.398781) (layers F.Cu F.Mask F.Paste))
  (pad 3 smd rect (at 1.066802 -0.660401 180) (size 0.8 0.398781) (layers F.Cu F.Mask F.Paste))
  (pad 4 smd rect (at -1.066802 -0.660401 180) (size 0.8 0.398781) (layers F.Cu F.Mask F.Paste))
  (pad 5 smd rect (at -1.065532 0.659131 180) (size 0.8 0.398781) (layers F.Cu F.Mask F.Paste))
  (fp_text user REF** (at 0 4.990602) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (model Z:\footprint/lcsc_logic_ics/packages3d/NLV18HC1G32DFT2G.wrl
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 -180))
  )
)