{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1566588792825 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1566588792826 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 23 16:33:12 2019 " "Processing started: Fri Aug 23 16:33:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1566588792826 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1566588792826 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Neander -c Neander " "Command: quartus_map --read_settings_files=on --write_settings_files=off Neander -c Neander" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1566588792826 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1566588793210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/flavio/documents/ufabc/2019.2/sistemas/neander/aula 16/pex03somadorsubtradoracumulador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/flavio/documents/ufabc/2019.2/sistemas/neander/aula 16/pex03somadorsubtradoracumulador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PEx03SomadorSubtradorAcumulador-logic " "Found design unit 1: PEx03SomadorSubtradorAcumulador-logic" {  } { { "../Aula 16/PEx03SomadorSubtradorAcumulador.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/PEx03SomadorSubtradorAcumulador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566588793705 ""} { "Info" "ISGN_ENTITY_NAME" "1 PEx03SomadorSubtradorAcumulador " "Found entity 1: PEx03SomadorSubtradorAcumulador" {  } { { "../Aula 16/PEx03SomadorSubtradorAcumulador.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/PEx03SomadorSubtradorAcumulador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566588793705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566588793705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/flavio/documents/ufabc/2019.2/sistemas/neander/aula 16/ex01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/flavio/documents/ufabc/2019.2/sistemas/neander/aula 16/ex01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex01-logic " "Found design unit 1: ex01-logic" {  } { { "../Aula 16/ex01.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/ex01.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566588793708 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex01 " "Found entity 1: ex01" {  } { { "../Aula 16/ex01.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/ex01.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566588793708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566588793708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/flavio/documents/ufabc/2019.2/sistemas/neander/aula 16/decoder_bcd_7seg_vector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/flavio/documents/ufabc/2019.2/sistemas/neander/aula 16/decoder_bcd_7seg_vector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_BCD_7seg_vector-data_flow " "Found design unit 1: decoder_BCD_7seg_vector-data_flow" {  } { { "../Aula 16/decoder_BCD_7seg_vector.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/decoder_BCD_7seg_vector.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566588793712 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_BCD_7seg_vector " "Found entity 1: decoder_BCD_7seg_vector" {  } { { "../Aula 16/decoder_BCD_7seg_vector.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/decoder_BCD_7seg_vector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566588793712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566588793712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/flavio/documents/ufabc/2019.2/sistemas/neander/aula 16/binary_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/flavio/documents/ufabc/2019.2/sistemas/neander/aula 16/binary_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_to_bcd-logic " "Found design unit 1: binary_to_bcd-logic" {  } { { "../Aula 16/binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/binary_to_bcd.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566588793717 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd " "Found entity 1: binary_to_bcd" {  } { { "../Aula 16/binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/binary_to_bcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566588793717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566588793717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/flavio/documents/ufabc/2019.2/sistemas/neander/aula 16/projeto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/flavio/documents/ufabc/2019.2/sistemas/neander/aula 16/projeto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Projeto-logic " "Found design unit 1: Projeto-logic" {  } { { "../Aula 16/Projeto.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/Projeto.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566588793720 ""} { "Info" "ISGN_ENTITY_NAME" "1 Projeto " "Found entity 1: Projeto" {  } { { "../Aula 16/Projeto.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/Projeto.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566588793720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566588793720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/flavio/documents/ufabc/2019.2/sistemas/neander/ula/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/flavio/documents/ufabc/2019.2/sistemas/neander/ula/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamental " "Found design unit 1: ULA-comportamental" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/ULA/ULA.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566588793723 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/ULA/ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566588793723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566588793723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/flavio/documents/ufabc/2019.2/sistemas/neander/registrador/registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/flavio/documents/ufabc/2019.2/sistemas/neander/registrador/registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-comportamental " "Found design unit 1: Registrador-comportamental" {  } { { "../Registrador/Registrador.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Registrador/Registrador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566588793726 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Found entity 1: Registrador" {  } { { "../Registrador/Registrador.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Registrador/Registrador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566588793726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566588793726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/flavio/documents/ufabc/2019.2/sistemas/neander/mem/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/flavio/documents/ufabc/2019.2/sistemas/neander/mem/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM-comportamental " "Found design unit 1: MEM-comportamental" {  } { { "../MEM/MEM.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/MEM/MEM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566588793729 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "../MEM/MEM.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/MEM/MEM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566588793729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566588793729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neander.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neander.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Neander-comportamental " "Found design unit 1: Neander-comportamental" {  } { { "Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566588793733 ""} { "Info" "ISGN_ENTITY_NAME" "1 Neander " "Found entity 1: Neander" {  } { { "Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566588793733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566588793733 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Neander " "Elaborating entity \"Neander\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1566588793784 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "auxN Neander.vhd(85) " "Verilog HDL or VHDL warning at Neander.vhd(85): object \"auxN\" assigned a value but never read" {  } { { "Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566588793786 "|Neander"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "auxZ Neander.vhd(85) " "Verilog HDL or VHDL warning at Neander.vhd(85): object \"auxZ\" assigned a value but never read" {  } { { "Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566588793786 "|Neander"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "auxCargaAC Neander.vhd(88) " "VHDL Signal Declaration warning at Neander.vhd(88): used implicit default value for signal \"auxCargaAC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1566588793786 "|Neander"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUTPC Neander.vhd(147) " "VHDL Process Statement warning at Neander.vhd(147): signal \"OUTPC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1566588793788 "|Neander"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Projeto Projeto:Decod " "Elaborating entity \"Projeto\" for hierarchy \"Projeto:Decod\"" {  } { { "Neander.vhd" "Decod" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566588793815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_bcd Projeto:Decod\|binary_to_bcd:G2 " "Elaborating entity \"binary_to_bcd\" for hierarchy \"Projeto:Decod\|binary_to_bcd:G2\"" {  } { { "../Aula 16/Projeto.vhd" "G2" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/Projeto.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566588793819 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN binary_to_bcd.vhd(29) " "VHDL Process Statement warning at binary_to_bcd.vhd(29): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Aula 16/binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/binary_to_bcd.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1566588793820 "|Neander|Projeto:Decod|binary_to_bcd:G2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BCD_UNI binary_to_bcd.vhd(18) " "VHDL Process Statement warning at binary_to_bcd.vhd(18): inferring latch(es) for signal or variable \"BCD_UNI\", which holds its previous value in one or more paths through the process" {  } { { "../Aula 16/binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/binary_to_bcd.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1566588793820 "|Neander|Projeto:Decod|binary_to_bcd:G2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BCD_TEN binary_to_bcd.vhd(18) " "VHDL Process Statement warning at binary_to_bcd.vhd(18): inferring latch(es) for signal or variable \"BCD_TEN\", which holds its previous value in one or more paths through the process" {  } { { "../Aula 16/binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/binary_to_bcd.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1566588793820 "|Neander|Projeto:Decod|binary_to_bcd:G2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BCD_HUN binary_to_bcd.vhd(18) " "VHDL Process Statement warning at binary_to_bcd.vhd(18): inferring latch(es) for signal or variable \"BCD_HUN\", which holds its previous value in one or more paths through the process" {  } { { "../Aula 16/binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/binary_to_bcd.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1566588793821 "|Neander|Projeto:Decod|binary_to_bcd:G2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BCD_THO binary_to_bcd.vhd(18) " "VHDL Process Statement warning at binary_to_bcd.vhd(18): inferring latch(es) for signal or variable \"BCD_THO\", which holds its previous value in one or more paths through the process" {  } { { "../Aula 16/binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/binary_to_bcd.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1566588793821 "|Neander|Projeto:Decod|binary_to_bcd:G2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD_THO\[0\] binary_to_bcd.vhd(18) " "Inferred latch for \"BCD_THO\[0\]\" at binary_to_bcd.vhd(18)" {  } { { "../Aula 16/binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/binary_to_bcd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566588793821 "|Neander|Projeto:Decod|binary_to_bcd:G2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD_THO\[1\] binary_to_bcd.vhd(18) " "Inferred latch for \"BCD_THO\[1\]\" at binary_to_bcd.vhd(18)" {  } { { "../Aula 16/binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/binary_to_bcd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566588793821 "|Neander|Projeto:Decod|binary_to_bcd:G2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD_THO\[2\] binary_to_bcd.vhd(18) " "Inferred latch for \"BCD_THO\[2\]\" at binary_to_bcd.vhd(18)" {  } { { "../Aula 16/binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/binary_to_bcd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566588793821 "|Neander|Projeto:Decod|binary_to_bcd:G2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD_THO\[3\] binary_to_bcd.vhd(18) " "Inferred latch for \"BCD_THO\[3\]\" at binary_to_bcd.vhd(18)" {  } { { "../Aula 16/binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/binary_to_bcd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566588793821 "|Neander|Projeto:Decod|binary_to_bcd:G2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD_HUN\[0\] binary_to_bcd.vhd(18) " "Inferred latch for \"BCD_HUN\[0\]\" at binary_to_bcd.vhd(18)" {  } { { "../Aula 16/binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/binary_to_bcd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566588793821 "|Neander|Projeto:Decod|binary_to_bcd:G2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD_HUN\[1\] binary_to_bcd.vhd(18) " "Inferred latch for \"BCD_HUN\[1\]\" at binary_to_bcd.vhd(18)" {  } { { "../Aula 16/binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/binary_to_bcd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566588793821 "|Neander|Projeto:Decod|binary_to_bcd:G2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD_HUN\[2\] binary_to_bcd.vhd(18) " "Inferred latch for \"BCD_HUN\[2\]\" at binary_to_bcd.vhd(18)" {  } { { "../Aula 16/binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/binary_to_bcd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566588793821 "|Neander|Projeto:Decod|binary_to_bcd:G2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD_HUN\[3\] binary_to_bcd.vhd(18) " "Inferred latch for \"BCD_HUN\[3\]\" at binary_to_bcd.vhd(18)" {  } { { "../Aula 16/binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/binary_to_bcd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566588793821 "|Neander|Projeto:Decod|binary_to_bcd:G2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD_TEN\[0\] binary_to_bcd.vhd(18) " "Inferred latch for \"BCD_TEN\[0\]\" at binary_to_bcd.vhd(18)" {  } { { "../Aula 16/binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/binary_to_bcd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566588793821 "|Neander|Projeto:Decod|binary_to_bcd:G2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD_TEN\[1\] binary_to_bcd.vhd(18) " "Inferred latch for \"BCD_TEN\[1\]\" at binary_to_bcd.vhd(18)" {  } { { "../Aula 16/binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/binary_to_bcd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566588793821 "|Neander|Projeto:Decod|binary_to_bcd:G2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD_TEN\[2\] binary_to_bcd.vhd(18) " "Inferred latch for \"BCD_TEN\[2\]\" at binary_to_bcd.vhd(18)" {  } { { "../Aula 16/binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/binary_to_bcd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566588793821 "|Neander|Projeto:Decod|binary_to_bcd:G2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD_TEN\[3\] binary_to_bcd.vhd(18) " "Inferred latch for \"BCD_TEN\[3\]\" at binary_to_bcd.vhd(18)" {  } { { "../Aula 16/binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/binary_to_bcd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566588793821 "|Neander|Projeto:Decod|binary_to_bcd:G2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD_UNI\[0\] binary_to_bcd.vhd(18) " "Inferred latch for \"BCD_UNI\[0\]\" at binary_to_bcd.vhd(18)" {  } { { "../Aula 16/binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/binary_to_bcd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566588793821 "|Neander|Projeto:Decod|binary_to_bcd:G2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD_UNI\[1\] binary_to_bcd.vhd(18) " "Inferred latch for \"BCD_UNI\[1\]\" at binary_to_bcd.vhd(18)" {  } { { "../Aula 16/binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/binary_to_bcd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566588793821 "|Neander|Projeto:Decod|binary_to_bcd:G2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD_UNI\[2\] binary_to_bcd.vhd(18) " "Inferred latch for \"BCD_UNI\[2\]\" at binary_to_bcd.vhd(18)" {  } { { "../Aula 16/binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/binary_to_bcd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566588793821 "|Neander|Projeto:Decod|binary_to_bcd:G2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD_UNI\[3\] binary_to_bcd.vhd(18) " "Inferred latch for \"BCD_UNI\[3\]\" at binary_to_bcd.vhd(18)" {  } { { "../Aula 16/binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/binary_to_bcd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566588793821 "|Neander|Projeto:Decod|binary_to_bcd:G2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_BCD_7seg_vector Projeto:Decod\|decoder_BCD_7seg_vector:G3 " "Elaborating entity \"decoder_BCD_7seg_vector\" for hierarchy \"Projeto:Decod\|decoder_BCD_7seg_vector:G3\"" {  } { { "../Aula 16/Projeto.vhd" "G3" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/Projeto.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566588793824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:AC " "Elaborating entity \"Registrador\" for hierarchy \"Registrador:AC\"" {  } { { "Neander.vhd" "AC" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566588793833 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Saida Registrador.vhd(17) " "VHDL Process Statement warning at Registrador.vhd(17): inferring latch(es) for signal or variable \"Saida\", which holds its previous value in one or more paths through the process" {  } { { "../Registrador/Registrador.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Registrador/Registrador.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1566588793834 "|Neander|Registrador:AC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:PC " "Elaborating entity \"Registrador\" for hierarchy \"Registrador:PC\"" {  } { { "Neander.vhd" "PC" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566588793837 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Saida Registrador.vhd(17) " "VHDL Process Statement warning at Registrador.vhd(17): inferring latch(es) for signal or variable \"Saida\", which holds its previous value in one or more paths through the process" {  } { { "../Registrador/Registrador.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Registrador/Registrador.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1566588793838 "|Neander|Registrador:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:RDM " "Elaborating entity \"Registrador\" for hierarchy \"Registrador:RDM\"" {  } { { "Neander.vhd" "RDM" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566588793840 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Saida Registrador.vhd(17) " "VHDL Process Statement warning at Registrador.vhd(17): inferring latch(es) for signal or variable \"Saida\", which holds its previous value in one or more paths through the process" {  } { { "../Registrador/Registrador.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Registrador/Registrador.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1566588793841 "|Neander|Registrador:RDM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:aULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:aULA\"" {  } { { "Neander.vhd" "aULA" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566588793845 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "N ULA.vhd(15) " "VHDL Signal Declaration warning at ULA.vhd(15): used implicit default value for signal \"N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/ULA/ULA.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1566588793846 "|Neander|ULA:aULA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Z ULA.vhd(15) " "VHDL Signal Declaration warning at ULA.vhd(15): used implicit default value for signal \"Z\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/ULA/ULA.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1566588793846 "|Neander|ULA:aULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM MEM:aMEM " "Elaborating entity \"MEM\" for hierarchy \"MEM:aMEM\"" {  } { { "Neander.vhd" "aMEM" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566588793848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Projeto:Decod\|binary_to_bcd:G2\|BCD_HUN\[1\] " "LATCH primitive \"Projeto:Decod\|binary_to_bcd:G2\|BCD_HUN\[1\]\" is permanently enabled" {  } { { "../Aula 16/binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/binary_to_bcd.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1566588793964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Projeto:Decod\|binary_to_bcd:G2\|BCD_HUN\[0\] " "LATCH primitive \"Projeto:Decod\|binary_to_bcd:G2\|BCD_HUN\[0\]\" is permanently enabled" {  } { { "../Aula 16/binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/binary_to_bcd.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1566588793964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Projeto:Decod\|binary_to_bcd:G2\|BCD_THO\[3\] " "LATCH primitive \"Projeto:Decod\|binary_to_bcd:G2\|BCD_THO\[3\]\" is permanently enabled" {  } { { "../Aula 16/binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/binary_to_bcd.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1566588793964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Projeto:Decod\|binary_to_bcd:G2\|BCD_THO\[2\] " "LATCH primitive \"Projeto:Decod\|binary_to_bcd:G2\|BCD_THO\[2\]\" is permanently enabled" {  } { { "../Aula 16/binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/binary_to_bcd.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1566588793964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Projeto:Decod\|binary_to_bcd:G2\|BCD_THO\[1\] " "LATCH primitive \"Projeto:Decod\|binary_to_bcd:G2\|BCD_THO\[1\]\" is permanently enabled" {  } { { "../Aula 16/binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/binary_to_bcd.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1566588793964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Projeto:Decod\|binary_to_bcd:G2\|BCD_THO\[0\] " "LATCH primitive \"Projeto:Decod\|binary_to_bcd:G2\|BCD_THO\[0\]\" is permanently enabled" {  } { { "../Aula 16/binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/binary_to_bcd.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1566588793964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Projeto:Decod\|binary_to_bcd:G2\|BCD_HUN\[3\] " "LATCH primitive \"Projeto:Decod\|binary_to_bcd:G2\|BCD_HUN\[3\]\" is permanently enabled" {  } { { "../Aula 16/binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/binary_to_bcd.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1566588793964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Projeto:Decod\|binary_to_bcd:G2\|BCD_TEN\[0\] " "LATCH primitive \"Projeto:Decod\|binary_to_bcd:G2\|BCD_TEN\[0\]\" is permanently enabled" {  } { { "../Aula 16/binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/binary_to_bcd.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1566588793964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Projeto:Decod\|binary_to_bcd:G2\|BCD_TEN\[1\] " "LATCH primitive \"Projeto:Decod\|binary_to_bcd:G2\|BCD_TEN\[1\]\" is permanently enabled" {  } { { "../Aula 16/binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/binary_to_bcd.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1566588793964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Projeto:Decod\|binary_to_bcd:G2\|BCD_TEN\[2\] " "LATCH primitive \"Projeto:Decod\|binary_to_bcd:G2\|BCD_TEN\[2\]\" is permanently enabled" {  } { { "../Aula 16/binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/binary_to_bcd.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1566588793964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Projeto:Decod\|binary_to_bcd:G2\|BCD_TEN\[3\] " "LATCH primitive \"Projeto:Decod\|binary_to_bcd:G2\|BCD_TEN\[3\]\" is permanently enabled" {  } { { "../Aula 16/binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/binary_to_bcd.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1566588793964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Projeto:Decod\|binary_to_bcd:G2\|BCD_UNI\[0\] " "LATCH primitive \"Projeto:Decod\|binary_to_bcd:G2\|BCD_UNI\[0\]\" is permanently enabled" {  } { { "../Aula 16/binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/binary_to_bcd.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1566588793964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Projeto:Decod\|binary_to_bcd:G2\|BCD_UNI\[1\] " "LATCH primitive \"Projeto:Decod\|binary_to_bcd:G2\|BCD_UNI\[1\]\" is permanently enabled" {  } { { "../Aula 16/binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/binary_to_bcd.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1566588793964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Projeto:Decod\|binary_to_bcd:G2\|BCD_UNI\[2\] " "LATCH primitive \"Projeto:Decod\|binary_to_bcd:G2\|BCD_UNI\[2\]\" is permanently enabled" {  } { { "../Aula 16/binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/binary_to_bcd.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1566588793965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Projeto:Decod\|binary_to_bcd:G2\|BCD_UNI\[3\] " "LATCH primitive \"Projeto:Decod\|binary_to_bcd:G2\|BCD_UNI\[3\]\" is permanently enabled" {  } { { "../Aula 16/binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/binary_to_bcd.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1566588793965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Projeto:Decod\|binary_to_bcd:G2\|BCD_HUN\[2\] " "LATCH primitive \"Projeto:Decod\|binary_to_bcd:G2\|BCD_HUN\[2\]\" is permanently enabled" {  } { { "../Aula 16/binary_to_bcd.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/Aula 16/binary_to_bcd.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1566588793965 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ULA:aULA\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ULA:aULA\|Mult0\"" {  } { { "../ULA/ULA.vhd" "Mult0" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/ULA/ULA.vhd" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566588794419 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1566588794419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA:aULA\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ULA:aULA\|lpm_mult:Mult0\"" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/ULA/ULA.vhd" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566588794473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULA:aULA\|lpm_mult:Mult0 " "Instantiated megafunction \"ULA:aULA\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566588794473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566588794473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566588794473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566588794473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566588794473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566588794473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566588794473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566588794473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566588794473 ""}  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/ULA/ULA.vhd" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566588794473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_o5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o5t " "Found entity 1: mult_o5t" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/db/mult_o5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566588794537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566588794537 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Display4\[0\] GND " "Pin \"Display4\[0\]\" is stuck at GND" {  } { { "Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566588795907 "|Neander|Display4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display4\[1\] GND " "Pin \"Display4\[1\]\" is stuck at GND" {  } { { "Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566588795907 "|Neander|Display4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display4\[2\] GND " "Pin \"Display4\[2\]\" is stuck at GND" {  } { { "Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566588795907 "|Neander|Display4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display4\[3\] GND " "Pin \"Display4\[3\]\" is stuck at GND" {  } { { "Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566588795907 "|Neander|Display4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display4\[4\] GND " "Pin \"Display4\[4\]\" is stuck at GND" {  } { { "Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566588795907 "|Neander|Display4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display4\[5\] GND " "Pin \"Display4\[5\]\" is stuck at GND" {  } { { "Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566588795907 "|Neander|Display4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display4\[6\] VCC " "Pin \"Display4\[6\]\" is stuck at VCC" {  } { { "Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566588795907 "|Neander|Display4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display3\[1\] GND " "Pin \"Display3\[1\]\" is stuck at GND" {  } { { "Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566588795907 "|Neander|Display3[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1566588795907 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1566588796423 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566588796423 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLKmaq " "No output dependent on input pin \"CLKmaq\"" {  } { { "Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566588796509 "|Neander|CLKmaq"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CargaAC\[0\] " "No output dependent on input pin \"CargaAC\[0\]\"" {  } { { "Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566588796509 "|Neander|CargaAC[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CargaAC\[1\] " "No output dependent on input pin \"CargaAC\[1\]\"" {  } { { "Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566588796509 "|Neander|CargaAC[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CargaAC\[2\] " "No output dependent on input pin \"CargaAC\[2\]\"" {  } { { "Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566588796509 "|Neander|CargaAC[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CargaAC\[3\] " "No output dependent on input pin \"CargaAC\[3\]\"" {  } { { "Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566588796509 "|Neander|CargaAC[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CargaAC\[4\] " "No output dependent on input pin \"CargaAC\[4\]\"" {  } { { "Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566588796509 "|Neander|CargaAC[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CargaAC\[5\] " "No output dependent on input pin \"CargaAC\[5\]\"" {  } { { "Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566588796509 "|Neander|CargaAC[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CargaAC\[6\] " "No output dependent on input pin \"CargaAC\[6\]\"" {  } { { "Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566588796509 "|Neander|CargaAC[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CargaAC\[7\] " "No output dependent on input pin \"CargaAC\[7\]\"" {  } { { "Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566588796509 "|Neander|CargaAC[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CargaPC\[0\] " "No output dependent on input pin \"CargaPC\[0\]\"" {  } { { "Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566588796509 "|Neander|CargaPC[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CargaPC\[1\] " "No output dependent on input pin \"CargaPC\[1\]\"" {  } { { "Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566588796509 "|Neander|CargaPC[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CargaPC\[2\] " "No output dependent on input pin \"CargaPC\[2\]\"" {  } { { "Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566588796509 "|Neander|CargaPC[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CargaPC\[3\] " "No output dependent on input pin \"CargaPC\[3\]\"" {  } { { "Neander.vhd" "" { Text "C:/Users/Flavio/Documents/UFABC/2019.2/Sistemas/Neander/CPUNeander/Neander.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566588796509 "|Neander|CargaPC[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1566588796509 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "798 " "Implemented 798 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1566588796510 ""} { "Info" "ICUT_CUT_TM_OPINS" "116 " "Implemented 116 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1566588796510 ""} { "Info" "ICUT_CUT_TM_LCELLS" "646 " "Implemented 646 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1566588796510 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1566588796510 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1566588796510 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1566588796537 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 23 16:33:16 2019 " "Processing ended: Fri Aug 23 16:33:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1566588796537 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1566588796537 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1566588796537 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1566588796537 ""}
