<!DOCTYPE html>
<html lang="en" dir="auto">

<head><meta charset="utf-8">
<meta http-equiv="X-UA-Compatible" content="IE=edge">
<meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
<meta name="robots" content="index, follow">
<title>RTL Design Directory | Home</title>
<meta name="keywords" content="toc">
<meta name="description" content="Welcome to my comprehensive collection of RTL(Register Transfer Level) designs. It is an evolving collection highlighting my projects, skills, and achievements in digital circuit design and verification. I specialize in developing efficient, high-performance hardware architectures using industry-standard languages like SystemVerilog and Verilog. Explore my blog for insightful articles on the latest trends and best practices in RTL design, and visit the tutorials section for step-by-step guides to mastering this critical aspect of hardware engineering. Connect with me to collaborate on innovative solutions and advance your knowledge in RTL design.">
<meta name="author" content="Kiran">
<link rel="canonical" href="https://24x7fpga.com/rtl_directory/2024_06_05_00_21_53_rtl_design_directory/">
<link crossorigin="anonymous" href="/assets/css/stylesheet.28ee19e1ed9d982499c62390d2acb416195f5655651bae2a84b5090fab8908e0.css" integrity="sha256-KO4Z4e2dmCSZxiOQ0qy0FhlfVlVlG64qhLUJD6uJCOA=" rel="preload stylesheet" as="style">
<link rel="apple-touch-icon" sizes="180x180" href="/apple-touch-icon.png">
<link rel="icon" type="image/png" sizes="32x32" href="/favicon-32x32.png">
<link rel="icon" type="image/png" sizes="16x16" href="/favicon-16x16.png">

<link rel="icon" href="https://24x7fpga.com/favicon.ico">
<link rel="icon" type="image/png" sizes="16x16" href="https://24x7fpga.com/assets/favicon-16x16.png">
<link rel="icon" type="image/png" sizes="32x32" href="https://24x7fpga.com/assets/favicon-32x32.png">
<link rel="apple-touch-icon" href="https://24x7fpga.com/assets/apple-touch-icon.png">
<link rel="mask-icon" href="https://24x7fpga.com/safari-pinned-tab.svg">
<meta name="theme-color" content="#2e2e33">
<meta name="msapplication-TileColor" content="#2e2e33">
<link rel="alternate" hreflang="en" href="https://24x7fpga.com/rtl_directory/2024_06_05_00_21_53_rtl_design_directory/">
<noscript>
    <style>
        #theme-toggle,
        .top-link {
            display: none;
        }

    </style>
</noscript>

<link rel="stylesheet" href="../../zcustom.css">


<meta property="og:title" content="RTL Design Directory" />
<meta property="og:description" content="Welcome to my comprehensive collection of RTL(Register Transfer Level) designs. It is an evolving collection highlighting my projects, skills, and achievements in digital circuit design and verification. I specialize in developing efficient, high-performance hardware architectures using industry-standard languages like SystemVerilog and Verilog. Explore my blog for insightful articles on the latest trends and best practices in RTL design, and visit the tutorials section for step-by-step guides to mastering this critical aspect of hardware engineering. Connect with me to collaborate on innovative solutions and advance your knowledge in RTL design." />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://24x7fpga.com/rtl_directory/2024_06_05_00_21_53_rtl_design_directory/" /><meta property="article:section" content="rtl_directory" />
<meta property="article:published_time" content="2024-06-05T00:21:00-04:00" />
<meta property="article:modified_time" content="2024-06-05T00:21:00-04:00" />



<meta name="twitter:card" content="summary"/>
<meta name="twitter:title" content="RTL Design Directory"/>
<meta name="twitter:description" content="Welcome to my comprehensive collection of RTL(Register Transfer Level) designs. It is an evolving collection highlighting my projects, skills, and achievements in digital circuit design and verification. I specialize in developing efficient, high-performance hardware architectures using industry-standard languages like SystemVerilog and Verilog. Explore my blog for insightful articles on the latest trends and best practices in RTL design, and visit the tutorials section for step-by-step guides to mastering this critical aspect of hardware engineering. Connect with me to collaborate on innovative solutions and advance your knowledge in RTL design."/>

<script type="application/ld+json">
{
  "@context": "https://schema.org",
  "@type": "BreadcrumbList",
  "itemListElement": [
    {
      "@type": "ListItem",
      "position":  1 ,
      "name": "Rtl_directories",
      "item": "https://24x7fpga.com/rtl_directory/"
    }, 
    {
      "@type": "ListItem",
      "position":  2 ,
      "name": "RTL Design Directory",
      "item": "https://24x7fpga.com/rtl_directory/2024_06_05_00_21_53_rtl_design_directory/"
    }
  ]
}
</script>
<script type="application/ld+json">
{
  "@context": "https://schema.org",
  "@type": "BlogPosting",
  "headline": "RTL Design Directory",
  "name": "RTL Design Directory",
  "description": "Welcome to my comprehensive collection of RTL(Register Transfer Level) designs. It is an evolving collection highlighting my projects, skills, and achievements in digital circuit design and verification. I specialize in developing efficient, high-performance hardware architectures using industry-standard languages like SystemVerilog and Verilog. Explore my blog for insightful articles on the latest trends and best practices in RTL design, and visit the tutorials section for step-by-step guides to mastering this critical aspect of hardware engineering. Connect with me to collaborate on innovative solutions and advance your knowledge in RTL design.\n",
  "keywords": [
    "toc"
  ],
  "articleBody": "Welcome to my comprehensive collection of RTL(Register Transfer Level) designs. It is an evolving collection highlighting my projects, skills, and achievements in digital circuit design and verification. I specialize in developing efficient, high-performance hardware architectures using industry-standard languages like SystemVerilog and Verilog. Explore my blog for insightful articles on the latest trends and best practices in RTL design, and visit the tutorials section for step-by-step guides to mastering this critical aspect of hardware engineering. Connect with me to collaborate on innovative solutions and advance your knowledge in RTL design.\nMy Work Flow Operating System and Text Editor Folder Structure Design Scripts Design Tools Icarus verilog GTKWave Vivado Installation Hardware Digilent Zybo-Z7-20 Digilent Zedboard Zynq UltraScale+ RFSoC ZCU1275 Miscellaneous Important Concepts Throughput and Latency Synchronous and Asynchronous Reset Casex and Casez Full Case and Parallel Case Assign and If-Else Statement Blocking and Non-Blocking Assignment Always@(*) and Always_Comb Mealy Machine and Moore Machine Clock Gating Difference between “==” and “===” Valid-Ready Protocol Generic RTL Blocks Half Adder Full Adder Multiplexer De-Multiplexer Encoder Decoder Comparator Adder-Subtractor Register Shift Register Universal Shift Register Up/Down Counter Code Converter Mod-N Counter Ring Counter Edge Detector Frequency Divider Read Only Memory FIFO Design Synchronous FIFO Asynchronous FIFO Static Timing Analysis Latch and Flip-Flop D Flip-Flop: Operation Clock Domain Crossing Theory Pulse Stretcher MUX Synchronization Two-Flop Synchronization Communication Protocols UART SPI I2C VGA I2S HDMI AXI-Stream AXI4-Lite AXI-Interconnect 8b/10b Encoding Pipeline Global stall Half-buffer Skid buffer 2-depth Fifo Pipeline Fifo Elastic Buffer FPGA Projects Floating point unit AXI BUS interface DMA controller Error Correction Code DSP core for audio processing Phase-Locked Loop H.264 Video Encoder Convolution Neural Network Hardware Random Number generator Network-on-chip DDR Memory Controller Computer Architecture Single Cycle MIPS Design RISC-V Core ",
  "wordCount" : "286",
  "inLanguage": "en",
  "datePublished": "2024-06-05T00:21:00-04:00",
  "dateModified": "2024-06-05T00:21:00-04:00",
  "author":[{
    "@type": "Person",
    "name": "Kiran"
  }],
  "mainEntityOfPage": {
    "@type": "WebPage",
    "@id": "https://24x7fpga.com/rtl_directory/2024_06_05_00_21_53_rtl_design_directory/"
  },
  "publisher": {
    "@type": "Organization",
    "name": "Home",
    "logo": {
      "@type": "ImageObject",
      "url": "https://24x7fpga.com/favicon.ico"
    }
  }
}
</script><link rel="stylesheet" href="/css/syntax.css" !important>

</head>

<body class="" id="top">
<script>
    if (localStorage.getItem("pref-theme") === "dark") {
        document.body.classList.add('dark');
    }

</script>


<header class="header">
    <nav class="nav">
        <div class="logo">
            <a href="https://24x7fpga.com/" accesskey="h" title="Home (Alt + H)">Home</a>
            
            
            <div class="vertical-line" style="height: 20px;"></div>
            
            
            <div class="logo-switches">
                <button id="theme-toggle" accesskey="t" title="(Alt + T)">
                    <svg id="moon" xmlns="http://www.w3.org/2000/svg" width="24" height="18" viewBox="0 0 24 24"
                        fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round"
                        stroke-linejoin="round">
                        <path d="M21 12.79A9 9 0 1 1 11.21 3 7 7 0 0 0 21 12.79z"></path>
                    </svg>
                    
                    <svg id="sun" xmlns="http://www.w3.org/2000/svg" width="24" height="18" viewBox="0 0 24 24"
                        fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round"
                        stroke-linejoin="round">
                        <circle cx="12" cy="12" r="5"></circle>
                        <line x1="12" y1="1" x2="12" y2="3"></line>
                        <line x1="12" y1="21" x2="12" y2="23"></line>
                        <line x1="4.22" y1="4.22" x2="5.64" y2="5.64"></line>
                        <line x1="18.36" y1="18.36" x2="19.78" y2="19.78"></line>
                        <line x1="1" y1="12" x2="3" y2="12"></line>
                        <line x1="21" y1="12" x2="23" y2="12"></line>
                        <line x1="4.22" y1="19.78" x2="5.64" y2="18.36"></line>
                        <line x1="18.36" y1="5.64" x2="19.78" y2="4.22"></line>
                    </svg>
                </button>
            </div>
        </div>
        <ul id="menu">
            <li>
                <a href="https://24x7fpga.com/rtl_directory/2024_06_05_00_21_53_rtl_design_directory" title="rtl">
                    <span class="active"> 


                           
                        
                         
                        rtl</span>  
                </a>
            </li>
            <li>
                <a href="https://24x7fpga.com/sv_directory/2024_06_27_16_53_00_sv_verification_directory" title="sv">
                    <span> 


                           
                        
                         
                        sv</span>  
                </a>
            </li>
            <li>
                <a href="https://24x7fpga.com/uvm_directory/2024_08_28_12_39_50_uvm_framework_directory" title="uvm">
                    <span> 


                           
                        
                         
                        uvm</span>  
                </a>
            </li>
            <li>
                <a href="https://24x7fpga.com/tags/" title="">
                    <span> 


                           
                        
                            
                    
                    
                    

                    
                    
                    

                    
                    
                    
                    


                    
                    
                    
                    

                    
                    
                    
                    
                    
                    
                    
                    
                
                         
                        
                        <div style="text-decoration: none">
                        <svg xmlns="http://www.w3.org/2000/svg" width="14" height="14" viewBox="0 0 24 15"
                        fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round"
                        stroke-linejoin="round" style="text-decoration: none">
                            <path d="M21 18V6H8L2 12L8 18H21Z" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"/>
                            <path d="M12 12C12 13.1046 11.1046 14 10 14C8.89543 14 8 13.1046 8 12C8 10.8954 8.89543 10 10 10C11.1046 10 12 10.8954 12 12Z" stroke="currentColor" stroke-width="1.2" stroke-linecap="round" stroke-linejoin="round"/>
                        <line x1="7" y1="7" x2="7" y2="7"></line>
                        </svg> 
                        </div>
                        </span>  
                </a>
            </li>
        </ul>
    </nav>
</header>







<script src="https://24x7fpga.com/js/mathjax-config.js"></script>


<script type="text/javascript" src="https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-chtml.js"></script>
<main class="main">

<article class="post-single">
  <header class="post-header">
    
    <h1 class="post-title entry-hint-parent">
      RTL Design Directory
    </h1>
    <div class="post-meta"><span title='2024-06-05 00:21:00 -0400 EDT'>June 5, 2024</span>&nbsp;·&nbsp;2 min&nbsp;·&nbsp;286 words&nbsp;·&nbsp;Kiran

</div>
  </header> 
  <div class="post-content"><p>Welcome to my comprehensive collection of <a href="https://en.wikipedia.org/wiki/Register-transfer_level">RTL(Register Transfer Level)</a> designs. It is an evolving collection highlighting my projects, skills, and achievements in digital circuit design and verification. I specialize in developing efficient, high-performance hardware architectures using industry-standard languages like <a href="https://ieeexplore.ieee.org/document/10458102">SystemVerilog</a> and <a href="https://accellera.org/images/downloads/standards/v-ams/VAMS-LRM-2023.pdf">Verilog</a>. Explore my blog for insightful articles on the latest trends and best practices in RTL design, and visit the tutorials section for step-by-step guides to mastering this critical aspect of hardware engineering. Connect with me to collaborate on innovative solutions and advance your knowledge in RTL design.</p>
<h2 id="my-work-flow">My Work Flow<a hidden class="anchor" aria-hidden="true" href="#my-work-flow">#</a></h2>
<ul>
<li>Operating System and Text Editor</li>
<li>Folder Structure</li>
<li>Design Scripts</li>
</ul>
<h2 id="design-tools">Design Tools<a hidden class="anchor" aria-hidden="true" href="#design-tools">#</a></h2>
<ul>
<li><a href="https://steveicarus.github.io/iverilog/index.html">Icarus verilog</a></li>
<li><a href="https://gtkwave.sourceforge.net/">GTKWave</a></li>
<li><a href="/rtl_directory/2024_07_28_10_50_56_vivado_installation/">Vivado Installation</a></li>
</ul>
<h2 id="hardware">Hardware<a hidden class="anchor" aria-hidden="true" href="#hardware">#</a></h2>
<ul>
<li><a href="https://digilent.com/reference/programmable-logic/zybo-z7/start">Digilent Zybo-Z7-20</a></li>
<li><a href="https://digilent.com/reference/programmable-logic/zedboard/start">Digilent Zedboard</a></li>
<li><a href="https://www.xilinx.com/products/boards-and-kits/zcu1275.html">Zynq UltraScale+ RFSoC ZCU1275</a></li>
<li>Miscellaneous</li>
</ul>
<h2 id="important-concepts">Important Concepts<a hidden class="anchor" aria-hidden="true" href="#important-concepts">#</a></h2>
<ul>
<li><a href="/rtl_directory/2024_07_23_21_33_58_throughput_and_latency/">Throughput and Latency</a></li>
<li><a href="/rtl_directory/2024_07_25_11_34_45_synchronous_and_asynchronous_reset/">Synchronous and Asynchronous Reset</a></li>
<li><a href="/rtl_directory/2024_07_25_11_36_52_casex_and_casez/">Casex and Casez</a></li>
<li><a href="/rtl_directory/2024_07_26_17_05_01_full_case_and_parallel_case/">Full Case and Parallel Case</a></li>
<li><a href="/rtl_directory/2024_07_26_17_07_08_assign_and_if_else_statement/">Assign and If-Else Statement</a></li>
<li><a href="/rtl_directory/2024_07_26_17_10_23_blocking_and_non_blocking_assignment/">Blocking and Non-Blocking Assignment</a></li>
<li><a href="/rtl_directory/2024_08_05_16_05_55_always_and_always_comb/">Always@(*) and Always_Comb</a></li>
<li><a href="/rtl_directory/2024_08_05_16_07_25_mealy_machine_and_moore_machine/">Mealy Machine and Moore Machine</a></li>
<li><a href="/rtl_directory/2024_09_13_12_36_11_clock_gating/">Clock Gating</a></li>
<li><a href="/rtl_directory/2024_10_07_00_08_52_difference_between_and/">Difference between &ldquo;==&rdquo; and &ldquo;===&rdquo;</a></li>
<li><a href="/rtl_directory/2024_11_29_18_17_10_valid_ready_protocol/">Valid-Ready Protocol</a></li>
</ul>
<h2 id="generic-rtl-blocks">Generic RTL Blocks<a hidden class="anchor" aria-hidden="true" href="#generic-rtl-blocks">#</a></h2>
<ul>
<li><a href="/rtl_directory/2024_06_05_22_56_41_half_adder/">Half Adder</a></li>
<li><a href="/rtl_directory/2024_06_08_11_32_42_full_adder/">Full Adder</a></li>
<li><a href="/rtl_directory/2024_06_13_12_22_45_multiplexer/">Multiplexer</a></li>
<li><a href="/rtl_directory/2024_06_14_22_07_44_de_multiplexer/">De-Multiplexer</a></li>
<li><a href="/rtl_directory/2024_06_23_20_40_25_encoder/">Encoder</a></li>
<li><a href="/rtl_directory/2024_06_23_21_30_22_decoder/">Decoder</a></li>
<li><a href="/rtl_directory/2024_07_06_15_54_47_comparator/">Comparator</a></li>
<li><a href="/rtl_directory/2024_07_06_16_50_01_adder_subtractor/">Adder-Subtractor</a></li>
<li><a href="/rtl_directory/2024_07_06_19_23_36_register/">Register</a></li>
<li><a href="/rtl_directory/2024_07_06_19_54_50_shift_register/">Shift Register</a></li>
<li><a href="/rtl_directory/2024_07_10_20_30_35_universal_shift_register/">Universal Shift Register</a></li>
<li><a href="/rtl_directory/2024_07_16_22_30_28_up_down_counter/">Up/Down Counter</a></li>
<li><a href="/rtl_directory/2024_07_18_21_58_46_code_converter/">Code Converter</a></li>
<li><a href="/rtl_directory/2024_07_18_23_30_22_mod_n_counter/">Mod-N Counter</a></li>
<li><a href="/rtl_directory/2024_07_22_11_17_17_ring_counter/">Ring Counter</a></li>
<li><a href="/rtl_directory/2024_07_22_14_10_16_edge_detector/">Edge Detector</a></li>
<li><a href="/rtl_directory/2024_07_22_15_24_11_frequency_divider/">Frequency Divider</a></li>
<li><a href="/rtl_directory/2024_07_23_13_11_22_read_only_memory/">Read Only Memory</a></li>
</ul>
<h2 id="fifo-design">FIFO Design<a hidden class="anchor" aria-hidden="true" href="#fifo-design">#</a></h2>
<ul>
<li><a href="/rtl_directory/2024_08_22_14_57_15_synchronous_fifo/">Synchronous FIFO</a></li>
<li><a href="/rtl_directory/2024_09_07_10_52_50_asynchronous_fifo/">Asynchronous FIFO</a></li>
</ul>
<h2 id="static-timing-analysis">Static Timing Analysis<a hidden class="anchor" aria-hidden="true" href="#static-timing-analysis">#</a></h2>
<ul>
<li><a href="/rtl_directory/2024_12_21_latch_and_flip_flop/">Latch and Flip-Flop</a></li>
<li><a href="/rtl_directory/2024_12_21_d_flip_flop_operation/">D Flip-Flop: Operation</a></li>
</ul>
<h2 id="clock-domain-crossing">Clock Domain Crossing<a hidden class="anchor" aria-hidden="true" href="#clock-domain-crossing">#</a></h2>
<ul>
<li>Theory</li>
<li>Pulse Stretcher</li>
<li>MUX Synchronization</li>
<li>Two-Flop Synchronization</li>
</ul>
<h2 id="communication-protocols">Communication Protocols<a hidden class="anchor" aria-hidden="true" href="#communication-protocols">#</a></h2>
<ul>
<li><a href="/rtl_directory/2024_09_17_20_46_04_uart/">UART</a></li>
<li><a href="/rtl_directory/2024_09_18_22_25_40_spi/">SPI</a></li>
<li><a href="https://github.com/24x7fpga/RTL/tree/master/rtl_designs/i2c">I2C</a></li>
<li>VGA</li>
<li>I2S</li>
<li>HDMI</li>
<li>AXI-Stream</li>
<li>AXI4-Lite</li>
<li>AXI-Interconnect</li>
<li>8b/10b Encoding</li>
</ul>
<h2 id="pipeline">Pipeline<a hidden class="anchor" aria-hidden="true" href="#pipeline">#</a></h2>
<ul>
<li>Global stall</li>
<li>Half-buffer</li>
<li>Skid buffer</li>
<li>2-depth Fifo</li>
<li>Pipeline Fifo</li>
<li>Elastic Buffer</li>
</ul>
<h2 id="fpga-projects">FPGA Projects<a hidden class="anchor" aria-hidden="true" href="#fpga-projects">#</a></h2>
<ul>
<li>Floating point unit</li>
<li>AXI BUS interface</li>
<li>DMA controller</li>
<li>Error Correction Code</li>
<li>DSP core for audio processing</li>
<li>Phase-Locked Loop</li>
<li>H.264 Video Encoder</li>
<li>Convolution Neural Network</li>
<li>Hardware Random Number generator</li>
<li>Network-on-chip</li>
<li>DDR Memory Controller</li>
</ul>
<h2 id="computer-architecture">Computer Architecture<a hidden class="anchor" aria-hidden="true" href="#computer-architecture">#</a></h2>
<ul>
<li><a href="https://github.com/24x7fpga/MIPsSingleCycle">Single Cycle MIPS Design</a></li>
<li><a href="/riscv_directory/2025_02_14_risc_v_directory/">RISC-V Core</a></li>
</ul>


  </div>



  <footer class="post-footer">
    <ul class="post-tags">
      <li><a href="https://24x7fpga.com/tags/toc/">Toc</a></li>
    </ul>



    <div class="bottom-line" ></div>
    
    
    
      <img src="/img/org_mode.png" class="center" alt="footer" style="max-width:50px" />
    

  </footer>
</article>
    </main>
    
<footer class="footer">
        <span>&copy; 2025 <a href="https://24x7fpga.com/"></a></span>
        
        


</footer>
<a href="#top" aria-label="go to top" title="Go to Top (Alt + G)" class="top-link" id="top-link" accesskey="g">
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 12 6" fill="currentColor">
        <path d="M12 6H0l6-6z" />
    </svg>
</a><footer class="footer">

</footer>



<script>
    let menu = document.getElementById('menu')
    if (menu) {
        menu.scrollLeft = localStorage.getItem("menu-scroll-position");
        menu.onscroll = function () {
            localStorage.setItem("menu-scroll-position", menu.scrollLeft);
        }
    }

    document.querySelectorAll('a[href^="#"]').forEach(anchor => {
        anchor.addEventListener("click", function (e) {
            e.preventDefault();
            var id = this.getAttribute("href").substr(1);
            if (!window.matchMedia('(prefers-reduced-motion: reduce)').matches) {
                document.querySelector(`[id='${decodeURIComponent(id)}']`).scrollIntoView({
                    behavior: "smooth"
                });
            } else {
                document.querySelector(`[id='${decodeURIComponent(id)}']`).scrollIntoView();
            }
            if (id === "top") {
                history.replaceState(null, null, " ");
            } else {
                history.pushState(null, null, `#${id}`);
            }
        });
    });

</script>
<script>
    var mybutton = document.getElementById("top-link");
    window.onscroll = function () {
        if (document.body.scrollTop > 800 || document.documentElement.scrollTop > 800) {
            mybutton.style.visibility = "visible";
            mybutton.style.opacity = "1";
        } else {
            mybutton.style.visibility = "hidden";
            mybutton.style.opacity = "0";
        }
    };

</script>
<script>
    document.getElementById("theme-toggle").addEventListener("click", () => {
        if (document.body.className.includes("dark")) {
            document.body.classList.remove('dark');
            localStorage.setItem("pref-theme", 'light');
        } else {
            document.body.classList.add('dark');
            localStorage.setItem("pref-theme", 'dark');
        }
    })

</script>
<script>
    document.querySelectorAll('pre > code').forEach((codeblock) => {
        const container = codeblock.parentNode.parentNode;

        const copybutton = document.createElement('button');
        copybutton.classList.add('copy-code');
        copybutton.innerHTML = 'copy';

        function copyingDone() {
            copybutton.innerHTML = 'copied!';
            setTimeout(() => {
                copybutton.innerHTML = 'copy';
            }, 2000);
        }

        copybutton.addEventListener('click', (cb) => {
            if ('clipboard' in navigator) {
                navigator.clipboard.writeText(codeblock.textContent);
                copyingDone();
                return;
            }

            const range = document.createRange();
            range.selectNodeContents(codeblock);
            const selection = window.getSelection();
            selection.removeAllRanges();
            selection.addRange(range);
            try {
                document.execCommand('copy');
                copyingDone();
            } catch (e) { };
            selection.removeRange(range);
        });

        if (container.classList.contains("highlight")) {
            container.appendChild(copybutton);
        } else if (container.parentNode.firstChild == container) {
            
        } else if (codeblock.parentNode.parentNode.parentNode.parentNode.parentNode.nodeName == "TABLE") {
            
            codeblock.parentNode.parentNode.parentNode.parentNode.parentNode.appendChild(copybutton);
        } else {
            
            codeblock.parentNode.appendChild(copybutton);
        }
    });
</script>
</body>

</html>
