// Seed: 910771834
macromodule module_0 ();
  assign id_1 = 1;
  always id_1 = 1;
endmodule
module module_1 (
    output wire id_0,
    output supply0 id_1,
    input tri0 id_2,
    output wor id_3,
    input wor id_4,
    input supply0 id_5,
    output supply0 id_6
);
  wire id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_1 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_6 = 1 | 1;
  always id_3 <= 1;
  module_0 modCall_1 ();
endmodule
