# D_flip_flop


---
### Reset
* Sync reset: It may be transmitted to H/W by S/W during system operation with clock.
* Async reset: It can be applied even without clock then it's called physical initialization.

--- 
### Waveform
![](https://github.com/genie-earth/Verilog_HDL/blob/main/2_D_flip_flop/waveform.jpg)
