xpm_cdc.sv,systemverilog,xpm,../../../../../home/gwrw/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../fir1.srcs/sources_1/ip/ila_uartspi_testing/hdl/verilog"
xpm_memory.sv,systemverilog,xpm,../../../../../home/gwrw/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../fir1.srcs/sources_1/ip/ila_uartspi_testing/hdl/verilog"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../home/gwrw/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../fir1.srcs/sources_1/ip/ila_uartspi_testing/hdl/verilog"
ila_uartspi_testing.vhd,vhdl,xil_defaultlib,../../../../fir1.srcs/sources_1/ip/ila_uartspi_testing/sim/ila_uartspi_testing.vhd,incdir="../../../../fir1.srcs/sources_1/ip/ila_uartspi_testing/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
