// Seed: 3590730854
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_8;
endmodule
module module_1 (
    input tri1 id_0
);
  tri0 id_2, id_3;
  module_0(
      id_3, id_2, id_2, id_2, id_3, id_2, id_3, id_3, id_3
  ); id_4(
      id_3, 1, 1 - 1, id_3, 1, 1
  );
  tri1 id_5 = id_0 & 1;
endmodule
