---
title: "[ğŸˆì»´í“¨í„°êµ¬ì¡°ì„¤ê³„ ë° ì‘ìš© 6]"
excerpt: "Pipeline"

categories:
  - ì»´í“¨í„°êµ¬ì¡°ì„¤ê³„
tags:
  - [ìˆ˜ì—…]

permalink: /categories10/computer_architecture6/

use_math: true
toc: true
toc_sticky: true

date: 2023-04-18
last_modified_at: 2023-04-18
---

# ì»´í“¨í„°êµ¬ì¡°ì„¤ê³„ ë° ì‘ìš©

ìˆ˜ì—…ì„ ë“£ê³  ì •ë¦¬í•œ í˜ì´ì§€ ì…ë‹ˆë‹¤.

---

#### Pipelining Analogy

- Pipelined laundry: overlapping execution
  - Parallelism improves performance
  - ë³‘ë ¬í™”ë¡œ throughputì˜ ì„±ëŠ¥ì„ ê·¹ëŒ€í™”í•¨
  - stage ê°œìˆ˜ ë°°ë§Œí¼ì˜ speed upì„ ë³¼ ìˆ˜ ìˆìŒ
  - latencyëŠ” ë³´ì¥ ëª»í•¨

---

#### RISC-V pipeline

- Five stages, one step per stage
  - IF: Instruction fetch from memory
  - ID: Instruction decode & register read
  - EX: Execute operation or calculate address
  - MEM: Access memory operand
  - WB: Write result back to register

---

#### Pipeline Performance

- Assume time for stages is
  - 100ps for register read or write
  - 200ps for other stages

- Compare pipelined datapath with single-cycle datapath

<p align="center"><img src="../../assets/images/041811.jpg" width="600px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

- ê°€ì¥ ëŠë¦° Total timeì„ ê¸°ì¤€ìœ¼ë¡œ clock periodë¥¼ ì„¤ì •í•©ë‹ˆë‹¤.

---

#### Pipeline Performance

<p align="center"><img src="../../assets/images/041812.jpg" width="800px" height="600px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

---

#### Pipeline Speedup

- If all stages are balanced
  - all take the same time
  - $\mathrm{Time between instructions(pipelined) = \frac{Time between instructions(nonpipelined)}{Number of stages}}$
- If not balanced, speedup is less
  - ë”°ë¼ì„œ balanceë¥¼ ë§ì¶”ëŠ” ê²ƒì´ ì¤‘ìš”í•©ë‹ˆë‹¤.
- Speedup due to increased throughput
  - **Latency (time for each instruction) does not decrease**

  ---

#### Pipeline Operation

- Cycle-by-cycle flow of instructions through the pipelined datapath
  - "Single-clock-cycle" pipeline diagram
    - Shows pipeline usage in a single cycle
    - Highlight resources used
  - c.f. "multi-clock-cycle" diagram
    - Graph of operation over time
- We'll look at "single-clock-cycle" diagrams for load & store

---

#### Single-Cycle Pipeline Diagram

- State of pipeline in a given cycle

<p align="center"><img src="../../assets/images/041813.jpg" width="800px" height="600px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

ê° stageë¥¼ ë‚˜ëˆ„ê³  ê·¸ ì‚¬ì´ì‚¬ì´ì— registerì„ ë‘¡ë‹ˆë‹¤. ê° stageë§ˆë‹¤ ì—­í• ì´ ë‹¤ë¥´ë©° accessí•˜ëŠ” memory, registerë„ ë‹¤ë¦…ë‹ˆë‹¤.

---

#### Multi-Cycle Pipeline Diagram

- Form showing resource usage

<p align="center"><img src="../../assets/images/041814.jpg" width="800px" height="600px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

---

#### WB for Load

<p align="center"><img src="../../assets/images/041815.jpg" width="800px" height="600px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

Pipelineì‹œ ë°œìƒí•˜ëŠ” ë¬¸ì œì ì…ë‹ˆë‹¤. WBì‹œ registerì— writeí•˜ê²Œ ë˜ëŠ”ë° í•´ë‹¹ stageë¥¼ ìˆ˜í–‰í•˜ê³  ìˆëŠ” instructionì´ ê·¸ì— í•´ë‹¹í•˜ëŠ” dataë¥¼ ê°€ì ¸ì˜¤ëŠ” ê²ƒì´ ì•„ë‹Œ WBëœ dataë¥¼ ê°€ì ¸ì˜¬ ìˆ˜ ìˆìŠµë‹ˆë‹¤. 

ë”°ë¼ì„œ ì•„ë˜ì™€ ê°™ì´ í•´ë‹¹í•˜ëŠ” dataë¥¼ ê°€ì ¸ì˜¬ ìˆ˜ ìˆë„ë¡ datapathë¥¼ ìˆ˜ì •í•´ì¤ë‹ˆë‹¤.

<p align="center"><img src="../../assets/images/041816.jpg" width="800px" height="600px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

---

#### Pipelined Control

- Control signals derived from instruction
  - As in single-cycle implementation
  - Control signalë„ instructionì— ë§ê²Œë” ê³„ì† ëŒê³  ê°€ì•¼í•©ë‹ˆë‹¤.

<p align="center"><img src="../../assets/images/041817.jpg" width="800px" height="600px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

---

#### Pipelined Control

<p align="center"><img src="../../assets/images/041818.jpg" width="800px" height="600px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

---

### í€´ì¦ˆ

ì–´ë–¤ í”„ë¡œì„¸ì„œì—ì„œ ì•„ë˜ì™€ ê°™ì€ Load/Store, Arithmetic, Branchì˜ ì„¸ ê°€ì§€ typeì˜ instructionì„ ì œê³µí•˜ë ¤ í•˜ë©°, ê° type ë³„ë¡œ í•„ìš”í•œ ìˆ˜í–‰ ë‹¨ê³„ì™€ ë‹¨ê³„ë³„ ì†Œìš”ì‹œê°„ì€ ì•„ë˜ì™€ ê°™ë‹¤.

<p align="center"><img src="../../assets/images/041819.png" width="800px" height="600px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

ì´ëŸ¬í•œ í”„ë¡œì„¸ì„œë¥¼ single-cycle, multi-cycle, 6-stage pipelining ë°©ë²•ìœ¼ë¡œ ì„¤ê³„í•  ë•Œ, ì„±ëŠ¥ì„ ë‹¤ìŒê³¼ ê°™ì´ ë¶„ì„í•˜ì‹œì˜¤.

1) Maximum operating clock frequency
  - Single-cycle <font color="red"> 1 GHZ </font>
    - <font color="red">(100 + 50 + 150 + 200 + 250 + 250 = 1000 ps = 1ns)</font>
  - Multi-cycle <font color="red"> 4 GHZ </font>
    - <font color="red">(í•œ stageì— 250ps)</font>
  - Pipelining <font color="red">4 GHZ </font>
    - <font color="red">(í•œ stageì— 250ps)</font>

2) 10ë§Œê°œì˜ instructionìœ¼ë¡œ êµ¬ì„±ëœ í”„ë¡œê·¸ë¨(ê° typeì´ 30%, 40%, 30%ë¡œ êµ¬ì„±)ì„ ë™ì‘ì‹œí‚¬ ë•Œì˜ MIPS(Millon instructions per second)
- Single-cycle <font color="red"> 1,000 MIPS </font>
  - <font color="red">(avg.CPI = 1 -> CPU time per instruction = 1ns -> 10^9 instructions/s -> 1,000 MIPS)</font>
- Multi-cycle <font color="red"> 800 MIPS </font>
  - <font color="red">(avg.CPI = 6x0.3 + 5x0.4 + 4x0.3 = 5 -> CPU time per instruction = 0.25x5 = 1.25ns -> 10^9/1.25 instructions/s -> 800 MIPS)</font>
- Pipelining <font color="red"> 4,000 MIPS </font>
  - <font color="red">(avg.CPI $\approx$1->CPU time per instruction = 0.25ns -> 4x10^9 instructions/s -> 4,000 MIPS)</font>