<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the 20th Design Automation Conference</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/dac.png" alt="Proceedings of the 20th Design Automation Conference" title="Proceedings of the 20th Design Automation Conference" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/SYS\1983\DAC-1983.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2>Charles E. Radke<br/><em>Proceedings of the 20th Design Automation Conference</em><br/>DAC, 1983.</h2>
<div class="rbox">
<strong><a href="SYS.html">SYS</a></strong><hr/><a href="http://dblp.org/rec/html/conf/dac/1983">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+20th+Design+Automation+Conference%22">Scholar</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick="$('#title').text(this.checked?'Proceedings of the 20th Design Automation Conference':'DAC');"/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{DAC-1983,
<span class="uri">	acmid         = "<a href="http://dl.acm.org/citation.cfm?id=800032">800032</a>",
</span>	address       = "Miami Beach, Florida, USA",
	editor        = "Charles E. Radke",
<span id="isbn">	isbn          = "0-8186-0026-8",
</span>	publisher     = "{ACM/IEEE}",
	title         = "{<span id="title">Proceedings of the 20th Design Automation Conference</span>}",
	year          = 1983,
}</pre>
</div>
<hr/>
<h3>Contents (130 items)</h3><dl class="toc"><div class="rbox"><span class="tag">28 ×<a href="tag/design.html">#design</a></span><br/><span class="tag">17 ×<a href="tag/named.html">#named</a></span><br/><span class="tag">15 ×<a href="tag/automation.html">#automation</a></span><br/><span class="tag">12 ×<a href="tag/array.html">#array</a></span><br/><span class="tag">10 ×<a href="tag/logic.html">#logic</a></span><br/><span class="tag">9 ×<a href="tag/layout.html">#layout</a></span><br/><span class="tag">9 ×<a href="tag/simulation.html">#simulation</a></span><br/><span class="tag">8 ×<a href="tag/testing.html">#testing</a></span><br/><span class="tag">8 ×<a href="tag/verification.html">#verification</a></span><br/><span class="tag">7 ×<a href="tag/algorithm.html">#algorithm</a></span><br/></div><dt><a href="DAC-1983-Mayo.html">DAC-1983-Mayo</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/lessons%20learnt.html" title="lessons learnt">#lessons learnt</a></span></dt><dd>Design automation — lessons of the past, challenges for the future (<abbr title="John S. Mayo">JSM</abbr>), pp. 1–2.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1983-Camoin.html">DAC-1983-Camoin</a> <span class="tag"><a href="tag/perspective.html" title="perspective">#perspective</a></span></dt><dd>Central DA and its role: An executive view (<abbr title="Robert J. Camoin">RJC</abbr>), p. 3.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1983-Hahn.html">DAC-1983-Hahn</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Computer Design Language — Version Munich (CDLM) a modern multi-level language (<abbr title="Winfried Hahn">WH</abbr>), pp. 4–11.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1983-RobinsonD.html">DAC-1983-RobinsonD</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Programmimg languages for hardware description (<abbr title="Peter Robinson">PR</abbr>, <abbr title="Jeremy Dion">JD</abbr>), pp. 12–16.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1983-LieberherrK.html">DAC-1983-LieberherrK</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>Zeus: A hardware description language for VLSI (<abbr title="Karl J. Lieberherr">KJL</abbr>, <abbr title="Svend E. Knudsen">SEK</abbr>), pp. 17–23.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-Pawlak.html">DAC-1983-Pawlak</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Microprocessor systems modeling with MODLAN (<abbr title="Adam Pawlak">AP</abbr>), p. 24.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1983-KatzW.html">DAC-1983-KatzW</a> <span class="tag"><a href="tag/concept.html" title="concept">#concept</a></span></dt><dd>Chip assemblers: Concepts and capabilities (<abbr title="Randy H. Katz">RHK</abbr>, <abbr title="Shlomo Weiss">SW</abbr>), pp. 25–30.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1983-RosenbergBDDPPRW.html">DAC-1983-RosenbergBDDPPRW</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A vertically integrated VLSI design environment (<abbr title="Jonathan B. Rosenberg">JBR</abbr>, <abbr title="David G. Boyer">DGB</abbr>, <abbr title="John A. Dallen">JAD</abbr>, <abbr title="Stephen W. Daniel">SWD</abbr>, <abbr title="Charles J. Poirier">CJP</abbr>, <abbr title="John Poulton">JP</abbr>, <abbr title="C. Durward Rogers">CDR</abbr>, <abbr title="Neil Weste">NW</abbr>), pp. 31–38.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1983-AhdootAC.html">DAC-1983-AhdootAC</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>IBM FSD VLSI chip design methodology (<abbr title="K. Ahdoot">KA</abbr>, <abbr title="Rita R. Alvarodiaz">RRA</abbr>, <abbr title="L. Crawley">LC</abbr>), pp. 39–45.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-EliasW.html">DAC-1983-EliasW</a> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>The IC Module Compiler, a VLSI system design aid (<abbr title="N. J. Elias">NJE</abbr>, <abbr title="Arthur W. Wetzel">AWW</abbr>), pp. 46–49.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1983-ChiangV.html">DAC-1983-ChiangV</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On fault detection in CMOS logic networks (<abbr title="Kuang-Wei Chiang">KWC</abbr>, <abbr title="Zvonko G. Vranesic">ZGV</abbr>), pp. 50–56.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-SomenziGMP.html">DAC-1983-SomenziGMP</a> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A new integrated system for PLA testing and verification (<abbr title="Fabio Somenzi">FS</abbr>, <abbr title="Silvano Gai">SG</abbr>, <abbr title="Marco Mezzalama">MM</abbr>, <abbr title="Paolo Prinetto">PP</abbr>), pp. 57–63.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-JainA.html">DAC-1983-JainA</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Test generation for MOS circuits using D-algorithm (<abbr title="Sunil K. Jain">SKJ</abbr>, <abbr title="Vishwani D. Agrawal">VDA</abbr>), pp. 64–70.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-OgiharaMTKF.html">DAC-1983-OgiharaMTKF</a> <span class="tag"><a href="tag/bidirectional.html" title="bidirectional">#bidirectional</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Test generation for scan design circuits with tri-state modules and bidirectional terminals (<abbr title="Takuji Ogihara">TO</abbr>, <abbr title="Shinichi Murai">SM</abbr>, <abbr title="Yuzo Takamatsu">YT</abbr>, <abbr title="Kozo Kinoshita">KK</abbr>, <abbr title="Hideo Fujiwara">HF</abbr>), pp. 71–78.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1983-Sapiro.html">DAC-1983-Sapiro</a> <span class="tag"><a href="tag/question.html" title="question">#question</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Engineering Workstations: Tools or toys? (<abbr title="Steve Sapiro">SS</abbr>), pp. 79–80.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1983-BoardM.html">DAC-1983-BoardM</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>An interactive simulation facility for the evaluation of shared-resource architectures (Parallel ARchitecture SIMulator — PARSIM) (<abbr title="John A. Board Jr.">JABJ</abbr>, <abbr title="Peter N. Marinos">PNM</abbr>), pp. 83–92.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="DAC-1983-SangsterM.html">DAC-1983-SangsterM</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Aquarius: Logic simulation on an Engineering Workstation (<abbr title="Andrew Sangster">AS</abbr>, <abbr title="John Monahan">JM</abbr>), pp. 93–99.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-StevensA.html">DAC-1983-StevensA</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>BIMOS, an MOS oriented multi-level logic simulator (<abbr title="Piet Stevens">PS</abbr>, <abbr title="Guido Arnout">GA</abbr>), pp. 100–106.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-LiaoW.html">DAC-1983-LiaoW</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>An algorithm to compact a VLSI symbolic layout with mixed constraints (<abbr title="Yuh-Zen Liao">YZL</abbr>, <abbr title="Chak-Kuen Wong">CKW</abbr>), pp. 107–112.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1983-KedemW.html">DAC-1983-KedemW</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>Graph-optimization techniques for IC layout and compaction (<abbr title="Gershon Kedem">GK</abbr>, <abbr title="Hiroyuki Watanabe">HW</abbr>), pp. 113–120.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1983-Schiele.html">DAC-1983-Schiele</a></dt><dd>Improved compaction by minimized length of wires (<abbr title="Werner L. Schiele">WLS</abbr>), pp. 121–127.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-Prasad.html">DAC-1983-Prasad</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/tutorial.html" title="tutorial">#tutorial</a></span></dt><dd>Tutorial — Group Technology (<abbr title="Hriday R. Prasad">HRP</abbr>), p. 128.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1983-Day.html">DAC-1983-Day</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/re-engineering.html" title="re-engineering">#re-engineering</a></span></dt><dd>Computer Aided Software Engineering (CASE) (<abbr title="F. W. Day">FWD</abbr>), pp. 129–136.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1983-LeathO.html">DAC-1983-LeathO</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>Software architecture for the implementation of a Computer-Aided Engineering system (<abbr title="Charles L. Leath">CLL</abbr>, <abbr title="Steven J. Ollanik">SJO</abbr>), pp. 137–142.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1983-KramlichBCH.html">DAC-1983-KramlichBCH</a> <span class="tag"><a href="tag/development.html" title="development">#development</a></span> <span class="tag"><a href="tag/visualisation.html" title="visualisation">#visualisation</a></span></dt><dd>Program visualization: Graphics support for software development (<abbr title="David Kramlich">DK</abbr>, <abbr title="Gretchen P. Brown">GPB</abbr>, <abbr title="Richard T. Carling">RTC</abbr>, <abbr title="Christopher F. Herot">CFH</abbr>), pp. 143–149.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-SasakiKOT.html">DAC-1983-SasakiKOT</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>HAL: A block level HArdware Logic simulator (<abbr title="Tohru Sasaki">TS</abbr>, <abbr title="Nobuhiko Koike">NK</abbr>, <abbr title="Kenji Ohmori">KO</abbr>, <abbr title="Kyoji Tomita">KT</abbr>), pp. 150–156.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-BarzilaiHSTW.html">DAC-1983-BarzilaiHSTW</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Simulating pass transistor circuits using logic simulation machines (<abbr title="Zeev Barzilai">ZB</abbr>, <abbr title="Leendert M. Huisman">LMH</abbr>, <abbr title="Gabriel M. Silberman">GMS</abbr>, <abbr title="Donald T. Tang">DTT</abbr>, <abbr title="Lin S. Woo">LSW</abbr>), pp. 157–163.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-SupowitS.html">DAC-1983-SupowitS</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>Placement algorithms for custom VLSI (<abbr title="Kenneth J. Supowit">KJS</abbr>, <abbr title="Eric A. Slutz">EAS</abbr>), pp. 164–170.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-IosupoviczKB.html">DAC-1983-IosupoviczKB</a></dt><dd>A module interchange placement machine (<abbr title="Alexander Iosupovicz">AI</abbr>, <abbr title="Clarence King">CK</abbr>, <abbr title="Melvin A. Breuer">MAB</abbr>), pp. 171–174.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1983-KozawaTIHMOKYO.html">DAC-1983-KozawaTIHMOKYO</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span></dt><dd>Automatic placement algorithms for high packing density V L S I (<abbr title="Tokinori Kozawa">TK</abbr>, <abbr title="Hidekazu Terai">HT</abbr>, <abbr title="Tatsuki Ishii">TI</abbr>, <abbr title="Michiyoshi Hayase">MH</abbr>, <abbr title="Chihei Miura">CM</abbr>, <abbr title="Yasushi Ogawa">YO</abbr>, <abbr title="Kuniaki Kishida">KK</abbr>, <abbr title="Norio Yamada">NY</abbr>, <abbr title="Yasuhiro Ohno">YO</abbr>), pp. 175–181.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-ChyanB.html">DAC-1983-ChyanB</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/array.html" title="array">#array</a></span></dt><dd>A placement algorithm for array processors (<abbr title="Dah-Juh Chyan">DJC</abbr>, <abbr title="Melvin A. Breuer">MAB</abbr>), pp. 182–188.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-Frome.html">DAC-1983-Frome</a></dt><dd>Incorporating the human factor in color CAD systems (<abbr title="Francine S. Frome">FSF</abbr>), pp. 189–195.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-Tendolkar.html">DAC-1983-Tendolkar</a></dt><dd>Diagnosis of TCM failures in the IBM 3081 Processor complex (<abbr title="Nandakumar N. Tendolkar">NNT</abbr>), pp. 196–200.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1983-Vida-TorkuR.html">DAC-1983-Vida-TorkuR</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/quality.html" title="quality">#quality</a></span></dt><dd>Quality level and fault coverage for multichip modules (<abbr title="E. Kofi Vida-Torku">EKVT</abbr>, <abbr title="Charles E. Radke">CER</abbr>), pp. 201–206.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1983-LaiS.html">DAC-1983-LaiS</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Functional testing of digital systems (<abbr title="Kwok-Woon Lai">KWL</abbr>, <abbr title="Daniel P. Siewiorek">DPS</abbr>), pp. 207–213.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-AbramoviciMM.html">DAC-1983-AbramoviciMM</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Critical path tracing — an alternative to fault simulation (<abbr title="Miron Abramovici">MA</abbr>, <abbr title="Premachandran R. Menon">PRM</abbr>, <abbr title="David T. Miller">DTM</abbr>), pp. 214–220.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-UmrigarP.html">DAC-1983-UmrigarP</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal verification of a real-time hardware design (<abbr title="Zerksis D. Umrigar">ZDU</abbr>, <abbr title="Vijay Pitchumani">VP</abbr>), pp. 221–227.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-Wojcik.html">DAC-1983-Wojcik</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal design verification of digital systems (<abbr title="Anthony S. Wojcik">ASW</abbr>), pp. 228–234.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-Dunn.html">DAC-1983-Dunn</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/overview.html" title="overview">#overview</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>An overview of the design and verification subsystem of the Engineering Design System (<abbr title="Larry N. Dunn">LND</abbr>), pp. 237–238.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1983-RubinH.html">DAC-1983-RubinH</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>A logic design front-end for improved engineering productivity (<abbr title="Frank Rubin">FR</abbr>, <abbr title="Paul W. Horstmann">PWH</abbr>), pp. 239–245.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-RimkusWCM.html">DAC-1983-RimkusWCM</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Structured design verification: Function and timing (<abbr title="C. J. Rimkus">CJR</abbr>, <abbr title="Michael R. Wayne">MRW</abbr>, <abbr title="D. D. Cheng">DDC</abbr>, <abbr title="F. J. Magistro">FJM</abbr>), pp. 246–252.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-Bendas.html">DAC-1983-Bendas</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Design through transformation (<abbr title="J. B. Bendas">JBB</abbr>), pp. 253–256.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1983-RothermelM.html">DAC-1983-RothermelM</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Routing method for VLSI design using irregular cells (<abbr title="Hans-Jürgen Rothermel">HJR</abbr>, <abbr title="Dieter A. Mlynski">DAM</abbr>), pp. 257–262.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1983-Supowit.html">DAC-1983-Supowit</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>Reducing channel density in standard cell layout (<abbr title="Kenneth J. Supowit">KJS</abbr>), pp. 263–269.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-MayoO.html">DAC-1983-MayoO</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>Pictures with parentheses: Combining graphics and procedures in a VLSI layout tool (<abbr title="Robert N. Mayo">RNM</abbr>, <abbr title="John K. Ousterhout">JKO</abbr>), pp. 270–276.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-Warner.html">DAC-1983-Warner</a> <span class="tag"><a href="tag/independence.html" title="independence">#independence</a></span> <span class="tag"><a href="tag/industrial.html" title="industrial">#industrial</a></span></dt><dd>Importance of device independence to the CADCAM industry (<abbr title="James R. Warner">JRW</abbr>), pp. 277–278.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1983-OkazakiMY.html">DAC-1983-OkazakiMY</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>A multiple media delay simulator for MOS LSI circuits (<abbr title="Kaoru Okazaki">KO</abbr>, <abbr title="Tomoko Moriya">TM</abbr>, <abbr title="Toshihiko Yahara">TY</abbr>), pp. 279–285.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-KozakBG.html">DAC-1983-KozakBG</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Design aids for the simulation of bipolar gate arrays (<abbr title="Patrick Kozak">PK</abbr>, <abbr title="Ajoy K. Bose">AKB</abbr>, <abbr title="A. Gupta">AG</abbr>), pp. 286–292.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-Ramachandran.html">DAC-1983-Ramachandran</a></dt><dd>An improved switch-level simulator for MOS circuits (<abbr title="Vijaya Ramachandran">VR</abbr>), pp. 293–299.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-Bhavsar.html">DAC-1983-Bhavsar</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/calculus.html" title="calculus">#calculus</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Design For Test Calculus: An algorithm for DFT rules checking (<abbr title="Dilip K. Bhavsar">DKB</abbr>), pp. 300–307.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1983-BenmehrezM.html">DAC-1983-BenmehrezM</a> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Measured performance of a programmed implementation of the subscripted D-Algorithm (<abbr title="C. Benmehrez">CB</abbr>, <abbr title="J. F. McDonald">JFM</abbr>), pp. 308–315.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1983-Paulson.html">DAC-1983-Paulson</a> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Classes of diagnostic tests (<abbr title="Charles Paulson">CP</abbr>), pp. 316–322.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-Vida-TorkuH.html">DAC-1983-Vida-TorkuH</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="tag/petri%20net.html" title="petri net">#petri net</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Petri Net based search directing heuristics for test generation (<abbr title="E. Kofi Vida-Torku">EKVT</abbr>, <abbr title="Beverly Messick Huey">BMH</abbr>), pp. 323–330.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1983-HofmannL.html">DAC-1983-HofmannL</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/feature%20model.html" title="feature model">#feature model</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>HEX: An instruction-driven approach to feature extraction (<abbr title="Mark Hofmann">MH</abbr>, <abbr title="Ulrich Lauther">UL</abbr>), pp. 331–336.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1983-TarolliH.html">DAC-1983-TarolliH</a></dt><dd>Hierarchical circuit extraction with detailed parasitic capacitance (<abbr title="Gary M. Tarolli">GMT</abbr>, <abbr title="William J. Herman">WJH</abbr>), pp. 337–345.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1983-BastianEFHM.html">DAC-1983-BastianEFHM</a> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span></dt><dd>Symbolic Parasitic Extractor for Circuit Simulation (SPECS) (<abbr title="J. D. Bastian">JDB</abbr>, <abbr title="M. Ellement">ME</abbr>, <abbr title="Priscilla J. Fowler">PJF</abbr>, <abbr title="C. E. Huang">CEH</abbr>, <abbr title="Lawrence P. McNamee">LPM</abbr>), pp. 346–352.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-Barke.html">DAC-1983-Barke</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A layout verification system for analog bipolar integrated circuits (<abbr title="Erich Barke">EB</abbr>), pp. 353–359.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-TokumasuKOYN.html">DAC-1983-TokumasuKOYN</a> <span class="tag"><a href="tag/geometry.html" title="geometry">#geometry</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Solid model in geometric modelling system: HICAD (<abbr title="Shinji Tokumasu">ST</abbr>, <abbr title="Yoshio Kunitomo">YK</abbr>, <abbr title="Yoshimi Ohta">YO</abbr>, <abbr title="Shigeru Yamamoto">SY</abbr>, <abbr title="Norihiro Nakajima">NN</abbr>), pp. 360–366.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-LeeF.html">DAC-1983-LeeF</a> <span class="tag"><a href="tag/database.html" title="database">#database</a></span> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Integration of solid modeling and data base management for CAD/CAM (<abbr title="Yung-Chia Lee">YCL</abbr>, <abbr title="King-Sun Fu">KSF</abbr>), pp. 367–373.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-SequinS.html">DAC-1983-SequinS</a></dt><dd>UNIGRAFIX (<abbr title="Carlo H. Séquin">CHS</abbr>, <abbr title="Paul S. Strauss">PSS</abbr>), pp. 374–381.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1983-BouyatBV.html">DAC-1983-BouyatBV</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/development.html" title="development">#development</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>VERDI: A computer aided design system for development and city planning (<abbr title="M. Bouyat">MB</abbr>, <abbr title="H. Botta">HB</abbr>, <abbr title="J. C. Vignat">JCV</abbr>), pp. 382–385.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1983-Heilweil.html">DAC-1983-Heilweil</a></dt><dd>Technology rules- the other side of technology dependent code (<abbr title="Melvin F. Heilweil">MFH</abbr>), p. 389.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1983-Smith.html">DAC-1983-Smith</a> <span class="tag"><a href="tag/independence.html" title="independence">#independence</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>Technology-independent circuit layout (<abbr title="Robert J. Smith II">RJSI</abbr>), pp. 390–393.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1983-Reinke.html">DAC-1983-Reinke</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/perspective.html" title="perspective">#perspective</a></span></dt><dd>Technology design rules — a user’s perspective (<abbr title="Thomas R. Reinke">TRR</abbr>), p. 394.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1983-Ehr.html">DAC-1983-Ehr</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Position paper role of technology design rules in Design Automation (<abbr title="Gayla J. Von Ehr">GJVE</abbr>), p. 395.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1983-ShellyT.html">DAC-1983-ShellyT</a> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Statistical techniques of timing verification (<abbr title="James H. Shelly">JHS</abbr>, <abbr title="David R. Tryon">DRT</abbr>), pp. 396–402.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-TamuraON.html">DAC-1983-TamuraON</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>Path delay analysis for hierarchical building block layout system (<abbr title="Eiji Tamura">ET</abbr>, <abbr title="Kimihiro Ogawa">KO</abbr>, <abbr title="Toshio Nakano">TN</abbr>), pp. 403–410.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1983-Jouppi.html">DAC-1983-Jouppi</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Timing analysis for nMOS VLSI (<abbr title="Norman P. Jouppi">NPJ</abbr>), pp. 411–418.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1983-GranackiP.html">DAC-1983-GranackiP</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/trade-off.html" title="trade-off">#trade-off</a></span></dt><dd>The effect of register-transfer design tradeoffs on chip area and performance (<abbr title="John J. Granacki">JJG</abbr>, <abbr title="Alice C. Parker">ACP</abbr>), pp. 419–424.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1983-SmithNBSW.html">DAC-1983-SmithNBSW</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/geometry.html" title="geometry">#geometry</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>VGAUA: The Variable Geometry Automated Universal Array layout System (<abbr title="David C. Smith">DCS</abbr>, <abbr title="Richard Noto">RN</abbr>, <abbr title="Fred Borgini">FB</abbr>, <abbr title="Shanti S. Sharma">SSS</abbr>, <abbr title="Joseph C. Werbickas">JCW</abbr>), pp. 425–429.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1983-StebniskyMWPF.html">DAC-1983-StebniskyMWPF</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>APSS: An automatic PLA synthesis system (<abbr title="M. W. Stebnisky">MWS</abbr>, <abbr title="M. J. McGinnis">MJM</abbr>, <abbr title="Joseph C. Werbickas">JCW</abbr>, <abbr title="Rathin Putatunda">RP</abbr>, <abbr title="A. Feller">AF</abbr>), pp. 430–435.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1983-TervonenLM.html">DAC-1983-TervonenLM</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/documentation.html" title="documentation">#documentation</a></span></dt><dd>Integrated computer aided design, documentation and manufacturing system for PCB electronics (<abbr title="Mikko Tervonen">MT</abbr>, <abbr title="Hannu Lehikoinen">HL</abbr>, <abbr title="Timo Mukari">TM</abbr>), pp. 436–443.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1983-Litke.html">DAC-1983-Litke</a></dt><dd>Minimizing PWB NC drilling (<abbr title="John D. Litke">JDL</abbr>), pp. 444–447.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1983-Drier.html">DAC-1983-Drier</a> <span class="tag"><a href="tag/programming.html" title="programming">#programming</a></span></dt><dd>Simplification of CNC programming for PWB routing (<abbr title="J. Drier">JD</abbr>), p. 448.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1983-OdawaraIK.html">DAC-1983-OdawaraIK</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>Partitioning and placement technique for bus-structured PWB (<abbr title="Gotaro Odawara">GO</abbr>, <abbr title="Kazuhiko Iijima">KI</abbr>, <abbr title="Tetsuro Kiyomatsu">TK</abbr>), pp. 449–456.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1983-Kang.html">DAC-1983-Kang</a> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span></dt><dd>Linear ordering and application to placement (<abbr title="Sungho Kang">SK</abbr>), pp. 457–464.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1983-FukunagaYSK.html">DAC-1983-FukunagaYSK</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Placement of circuit modules using a graph space approach (<abbr title="Kunio Fukunaga">KF</abbr>, <abbr title="Shoichiro Yamada">SY</abbr>, <abbr title="Harold S. Stone">HSS</abbr>, <abbr title="Tamotsu Kasai">TK</abbr>), pp. 465–471.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-McFarland.html">DAC-1983-McFarland</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Computer-aided partitioning of behavioral hardware descriptions (<abbr title="Michael C. McFarland">MCM</abbr>), pp. 472–478.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-KowalskiT.html">DAC-1983-KowalskiT</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/prototype.html" title="prototype">#prototype</a></span> <span class="tag"><a href="tag/type%20system.html" title="type system">#type system</a></span></dt><dd>The VLSI Design Automation Assistant: Prototype system (<abbr title="Thaddeus J. Kowalski">TJK</abbr>, <abbr title="Donald E. Thomas">DET</abbr>), pp. 479–483.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1983-HitchcockT.html">DAC-1983-HitchcockT</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A method of automatic data path synthesis (<abbr title="Charles Y. Hitchcock III">CYHI</abbr>, <abbr title="Donald E. Thomas">DET</abbr>), pp. 484–489.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1983-TsengS.html">DAC-1983-TsengS</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Facet: A procedure for the automated synthesis of digital systems (<abbr title="Chia-Jeng Tseng">CJT</abbr>, <abbr title="Daniel P. Siewiorek">DPS</abbr>), pp. 490–496.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-RoseOP.html">DAC-1983-RoseOP</a></dt><dd>N.mPc: A retrospective (<abbr title="Charles W. Rose">CWR</abbr>, <abbr title="Greg Ordy">GO</abbr>, <abbr title="Frederic I. Parke">FIP</abbr>), pp. 497–505.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1983-Druian.html">DAC-1983-Druian</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Functional models for VLSI design (<abbr title="Roy L. Druian">RLD</abbr>), pp. 506–514.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1983-ChengGKW.html">DAC-1983-ChengGKW</a> <span class="tag"><a href="tag/development.html" title="development">#development</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Functional simulation shortens the development cycle of a new computer (<abbr title="Raymond Cheng">RC</abbr>, <abbr title="Brian Griffin">BG</abbr>, <abbr title="Kun Katsumata">KK</abbr>, <abbr title="John Welsh">JW</abbr>), pp. 515–519.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1983-OrdyR.html">DAC-1983-OrdyR</a></dt><dd>The N.2 System (<abbr title="Greg Ordy">GO</abbr>, <abbr title="Charles W. Rose">CWR</abbr>), pp. 520–526.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-Bassett.html">DAC-1983-Bassett</a> <span class="tag"><a href="tag/programming.html" title="programming">#programming</a></span></dt><dd>Computer Aided Programming (<abbr title="Paul Bassett">PB</abbr>), pp. 527–529.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DAC-1983-MicheliS.html">DAC-1983-MicheliS</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>PLEASURE: a computer program for simple/multiple constrained/unconstrained folding of Programmable Logic Arrays (<abbr title="Giovanni De Micheli">GDM</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 530–537.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1983-LiuA.html">DAC-1983-LiuA</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span></dt><dd>Bounds on the saved area ratio due to PLA folding (<abbr title="Wentai Liu">WL</abbr>, <abbr title="Daniel E. Atkins">DEA</abbr>), pp. 538–544.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-Martinez-CarballidoP.html">DAC-1983-Martinez-CarballidoP</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>PRONTO: Quick PLA product reduction (<abbr title="Jorge Martínez-Carballido">JMC</abbr>, <abbr title="V. Michael Powers">VMP</abbr>), pp. 545–552.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1983-HuK.html">DAC-1983-HuK</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Optimum reduction of programmable logic array (<abbr title="T. C. Hu">TCH</abbr>, <abbr title="Yue-Sun Kuo">YSK</abbr>), pp. 553–558.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1983-CohoonS.html">DAC-1983-CohoonS</a> <span class="tag"><a href="tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>Heuristics for the Circuit Realization Problem (<abbr title="James Cohoon">JC</abbr>, <abbr title="Sartaj Sahni">SS</abbr>), pp. 560–566.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-MetosO.html">DAC-1983-MetosO</a> <span class="tag"><a href="tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/physics.html" title="physics">#physics</a></span></dt><dd>Binary Decision Diagrams: From abstract representations to physical implementations (<abbr title="Jose S. Metos">JSM</abbr>, <abbr title="John V. Oldfield">JVO</abbr>), pp. 567–570.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1983-NattrassO.html">DAC-1983-NattrassO</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Some Computer Aided Engineering System design principles (<abbr title="Henry L. Nattrass">HLN</abbr>, <abbr title="Glen K. Okita">GKO</abbr>), pp. 571–577.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-Hsu.html">DAC-1983-Hsu</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>General river routing algorithm (<abbr title="Chi-Ping Hsu">CPH</abbr>), pp. 578–583.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1983-LeongL.html">DAC-1983-LeongL</a> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>A new channel routing problem (<abbr title="Hon Wai Leong">HWL</abbr>, <abbr title="Chang L. Liu">CLL</abbr>), pp. 584–590.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-BursteinP.html">DAC-1983-BursteinP</a></dt><dd>Hierarchical channel router (<abbr title="Michael Burstein">MB</abbr>, <abbr title="Richard N. Pelavin">RNP</abbr>), pp. 591–597.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-Haynie.html">DAC-1983-Haynie</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/relational.html" title="relational">#relational</a></span> <span class="tag"><a href="tag/tutorial.html" title="tutorial">#tutorial</a></span></dt><dd>Tutorial: The relational data model for Design Automation (<abbr title="Mark N. Haynie">MNH</abbr>), pp. 599–607.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1983-Hill.html">DAC-1983-Hill</a> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="tag/visual%20notation.html" title="visual notation">#visual notation</a></span></dt><dd>Edisim and Edicap: Graphical simulator interfaces (<abbr title="Dwight D. Hill">DDH</abbr>), pp. 608–614.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-FlakeMM.html">DAC-1983-FlakeMM</a> <span class="tag"><a href="tag/algebra.html" title="algebra">#algebra</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>An algebra for logic strength simulation (<abbr title="Peter Flake">PF</abbr>, <abbr title="Philip Moorby">PM</abbr>, <abbr title="Gerry Musgrave">GM</abbr>), pp. 615–618.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1983-LoNB.html">DAC-1983-LoNB</a> <span class="tag"><a href="tag/data%20type.html" title="data type">#data type</a></span></dt><dd>A data structure for MOS circuits (<abbr title="Chi-Yuan Lo">CYL</abbr>, <abbr title="Hao N. Nham">HNN</abbr>, <abbr title="Ajoy K. Bose">AKB</abbr>), pp. 619–624.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1983-Dewey.html">DAC-1983-Dewey</a> <span class="tag"><a href="tag/development.html" title="development">#development</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>VHSIC hardware description (VHDL) development program (<abbr title="Al Dewey">AD</abbr>), pp. 625–628.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1983-GriersonCRHKKMMN.html">DAC-1983-GriersonCRHKKMMN</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/collaboration.html" title="collaboration">#collaboration</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/development.html" title="development">#development</a></span></dt><dd>The UK5000 — successful collaborative development of an integrated design system for a 5000 gate CMOS array with built-in test (<abbr title="J. R. Grierson">JRG</abbr>, <abbr title="B. Cosgrove">BC</abbr>, <abbr title="Daniel Richert">DR</abbr>, <abbr title="R. E. Halliwell">REH</abbr>, <abbr title="Harold Kirk">HK</abbr>, <abbr title="John C. Knight">JCK</abbr>, <abbr title="John A. McLean">JAM</abbr>, <abbr title="J. M. McGrail">JMM</abbr>, <abbr title="C. O. Newton">CON</abbr>), pp. 629–636.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1983-KirkCSBT.html">DAC-1983-KirkCSBT</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span></dt><dd>Placement of irregular circuit elements on non-uniform gate arrays (<abbr title="Harold Kirk">HK</abbr>, <abbr title="P. D. Crowhurst">PDC</abbr>, <abbr title="J. A. Skingley">JAS</abbr>, <abbr title="J. Dan Bowman">JDB</abbr>, <abbr title="G. L. Taylor">GLT</abbr>), pp. 637–643.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-PrazicB.html">DAC-1983-PrazicB</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Automatic routing of double layer gate arrays using a moving cursor (<abbr title="B. D. Prazic">BDP</abbr>, <abbr title="M. A. Bozier">MAB</abbr>), pp. 644–650.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-NewtonY.html">DAC-1983-NewtonY</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimisation of global routing for the UK5000 gate array by iteration (<abbr title="C. O. Newton">CON</abbr>, <abbr title="Patricia A. Young">PAY</abbr>), pp. 651–657.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-Robinson.html">DAC-1983-Robinson</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>Automatic layout for gate arrays with one layer of metal (<abbr title="Peter Robinson 0001">PR0</abbr>), pp. 658–664.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-Krohn.html">DAC-1983-Krohn</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span></dt><dd>An over-cell gate array channel router (<abbr title="Howard E. Krohn">HEK</abbr>), pp. 665–670.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1983-GamalS.html">DAC-1983-GamalS</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>A new statistical model for gate array routing (<abbr title="Abbas El Gamal">AEG</abbr>, <abbr title="Zahir A. Syed">ZAS</abbr>), pp. 671–674.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1983-Jennings.html">DAC-1983-Jennings</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span></dt><dd>A topology for semicustom array-structured LSI devices, and their automatic customisation (<abbr title="P. Jennings">PJ</abbr>), pp. 675–681.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-DalCero.html">DAC-1983-DalCero</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Automatic batch processing in multilayer ceramic metallization (<abbr title="Neil DalCero">ND</abbr>), pp. 682–685.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1983-Simon.html">DAC-1983-Simon</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>CAD/CAM — the foundation for Computer Integrated Manufacturing (<abbr title="Richard L. Simon">RLS</abbr>), pp. 686–700.</dd> <div class="pagevis" style="width:14px"></div>
<dt><a href="DAC-1983-JainS.html">DAC-1983-JainS</a></dt><dd>Test strategy for microprocessers (<abbr title="Sunil K. Jain">SKJ</abbr>, <abbr title="Alfred K. Susskind">AKS</abbr>), pp. 703–708.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1983-Ulrich.html">DAC-1983-Ulrich</a> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A design verification methodology based on concurrent simulation and clock suppression (<abbr title="Ernst Ulrich">EU</abbr>), pp. 709–712.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1983-LaPaughL.html">DAC-1983-LaPaughL</a> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Total stuct-at-fault testing by circuit transformation (<abbr title="Andrea S. LaPaugh">ASL</abbr>, <abbr title="Richard J. Lipton">RJL</abbr>), pp. 713–716.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1983-Acken.html">DAC-1983-Acken</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Testing for bridging faults (shorts) in CMOS circuits (<abbr title="John M. Acken">JMA</abbr>), pp. 717–718.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1983-JordanP.html">DAC-1983-JordanP</a> <span class="tag"><a href="tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>ILS — interactive logic simulator (<abbr title="Gregory D. Jordan">GDJ</abbr>, <abbr title="Brij B. Popli">BBP</abbr>), pp. 719–720.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1983-Gupta.html">DAC-1983-Gupta</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>ACE: A Circuit Extractor (<abbr title="Anoop Gupta">AG</abbr>), pp. 721–725.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1983-TsukizoeSKF.html">DAC-1983-TsukizoeSKF</a></dt><dd>MACH : a high-hitting pattern checker for VLSI mask data (<abbr title="Akira Tsukizoe">AT</abbr>, <abbr title="Jun'ya Sakemi">JS</abbr>, <abbr title="Tokinori Kozawa">TK</abbr>, <abbr title="Hiroshi Fukuda">HF</abbr>), pp. 726–731.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1983-ChangA.html">DAC-1983-ChangA</a> <span class="tag"><a href="tag/consistency.html" title="consistency">#consistency</a></span></dt><dd>Consistency checking for MOS/VLSI circuits (<abbr title="Ning-Sang Chang">NSC</abbr>, <abbr title="Ravi Apte">RA</abbr>), pp. 732–733.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1983-SzymanskiW.html">DAC-1983-SzymanskiW</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Space efficient algorithms for VLSI artwork analysis (<abbr title="Thomas G. Szymanski">TGS</abbr>, <abbr title="Christopher J. Van Wyk">CJVW</abbr>), pp. 734–739.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1983-McGarityS.html">DAC-1983-McGarityS</a></dt><dd>Experiments with the SLIM Circuit Compactor (<abbr title="Ralph McGarity">RM</abbr>, <abbr title="Daniel P. Siewiorek">DPS</abbr>), pp. 740–746.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-Leblond.html">DAC-1983-Leblond</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>CAF: A computer-assisted floorplanning tool (<abbr title="André Leblond">AL</abbr>), pp. 747–753.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1983-Moulton.html">DAC-1983-Moulton</a></dt><dd>Laying the power and ground wires on a VLSI chip (<abbr title="Anderew S. Moulton">ASM</abbr>), pp. 754–755.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1983-WyleczukMB.html">DAC-1983-WyleczukMB</a> <span class="tag"><a href="tag/industrial.html" title="industrial">#industrial</a></span></dt><dd>The Transfer of University Software for Industry Use (<abbr title="Rossane Wyleczuk">RW</abbr>, <abbr title="Lynn Meyer">LM</abbr>, <abbr title="Gigi Babcock">GB</abbr>), pp. 756–761.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1983-BatiniC.html">DAC-1983-BatiniC</a> <span class="tag"><a href="tag/concept.html" title="concept">#concept</a></span> <span class="tag"><a href="tag/database.html" title="database">#database</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/visual%20notation.html" title="visual notation">#visual notation</a></span></dt><dd>A graphical tool for conceptual design of data base applications (<abbr title="Carlo Batini">CB</abbr>, <abbr title="C. Costa">CC</abbr>), pp. 762–773.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="DAC-1983-Tomkinson.html">DAC-1983-Tomkinson</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>UCAD: Building Design Automation with general purpose software tools on UNIX (<abbr title="James H. Tomkinson">JHT</abbr>), pp. 774–787.</dd> <div class="pagevis" style="width:13px"></div>
<dt><a href="DAC-1983-WalkerT.html">DAC-1983-WalkerT</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span></dt><dd>Behavioral level transformation in the CMU-DA system (<abbr title="Robert A. Walker">RAW</abbr>, <abbr title="Donald E. Thomas">DET</abbr>), pp. 788–789.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1983-WimerS.html">DAC-1983-WimerS</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>HOPLA-PLA optimization and synthesis (<abbr title="Shmuel Wimer">SW</abbr>, <abbr title="N. Sharfman">NS</abbr>), pp. 790–794.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1983-Chuquillanqui.html">DAC-1983-Chuquillanqui</a> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Internal connection problem in large optimized PLAs (<abbr title="Samuel Chuquillanqui">SC</abbr>), pp. 795–802.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1983-Pawlak83a.html">DAC-1983-Pawlak83a</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Microprocessor systems modeling with MODLAN (<abbr title="Adam Pawlak">AP</abbr>), pp. 804–811.</dd> <div class="pagevis" style="width:7px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>