
example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000118b4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000750  08011a44  08011a44  00012a44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012194  08012194  00014074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08012194  08012194  00013194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801219c  0801219c  00014074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801219c  0801219c  0001319c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080121a0  080121a0  000131a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  080121a4  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00014074  2**0
                  CONTENTS
 10 .bss          000063d0  20000074  20000074  00014074  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20006444  20006444  00014074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00014074  2**0
                  CONTENTS, READONLY
 13 .debug_info   00029b14  00000000  00000000  000140a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000651a  00000000  00000000  0003dbb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002220  00000000  00000000  000440d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001a36  00000000  00000000  000462f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002af64  00000000  00000000  00047d2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002d720  00000000  00000000  00072c92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ee24a  00000000  00000000  000a03b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0018e5fc  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000095c4  00000000  00000000  0018e640  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  00197c04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08011a2c 	.word	0x08011a2c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08011a2c 	.word	0x08011a2c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <CLCD_GPIO_Init>:
 */

#include "CLCD.h"

void CLCD_GPIO_Init(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b086      	sub	sp, #24
 80005a0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOE Periph clock enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80005a2:	2300      	movs	r3, #0
 80005a4:	603b      	str	r3, [r7, #0]
 80005a6:	4b23      	ldr	r3, [pc, #140]	@ (8000634 <CLCD_GPIO_Init+0x98>)
 80005a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005aa:	4a22      	ldr	r2, [pc, #136]	@ (8000634 <CLCD_GPIO_Init+0x98>)
 80005ac:	f043 0310 	orr.w	r3, r3, #16
 80005b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80005b2:	4b20      	ldr	r3, [pc, #128]	@ (8000634 <CLCD_GPIO_Init+0x98>)
 80005b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005b6:	f003 0310 	and.w	r3, r3, #16
 80005ba:	603b      	str	r3, [r7, #0]
 80005bc:	683b      	ldr	r3, [r7, #0]
	
	/* Configure RS, RW, EN, D4, D5, D6, D7 in output pushpull mode */
	GPIO_InitStruct.Pin = GPIO_PIN_RS;
 80005be:	2301      	movs	r3, #1
 80005c0:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005c2:	2301      	movs	r3, #1
 80005c4:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005c6:	2300      	movs	r3, #0
 80005c8:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005ca:	2300      	movs	r3, #0
 80005cc:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIO_RS, &GPIO_InitStruct);
 80005ce:	1d3b      	adds	r3, r7, #4
 80005d0:	4619      	mov	r1, r3
 80005d2:	4819      	ldr	r0, [pc, #100]	@ (8000638 <CLCD_GPIO_Init+0x9c>)
 80005d4:	f003 f8da 	bl	800378c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_RW;
 80005d8:	2302      	movs	r3, #2
 80005da:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_RW, &GPIO_InitStruct);
 80005dc:	1d3b      	adds	r3, r7, #4
 80005de:	4619      	mov	r1, r3
 80005e0:	4815      	ldr	r0, [pc, #84]	@ (8000638 <CLCD_GPIO_Init+0x9c>)
 80005e2:	f003 f8d3 	bl	800378c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_EN;
 80005e6:	2304      	movs	r3, #4
 80005e8:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_EN, &GPIO_InitStruct);
 80005ea:	1d3b      	adds	r3, r7, #4
 80005ec:	4619      	mov	r1, r3
 80005ee:	4812      	ldr	r0, [pc, #72]	@ (8000638 <CLCD_GPIO_Init+0x9c>)
 80005f0:	f003 f8cc 	bl	800378c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D4;
 80005f4:	2310      	movs	r3, #16
 80005f6:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D4, &GPIO_InitStruct);
 80005f8:	1d3b      	adds	r3, r7, #4
 80005fa:	4619      	mov	r1, r3
 80005fc:	480e      	ldr	r0, [pc, #56]	@ (8000638 <CLCD_GPIO_Init+0x9c>)
 80005fe:	f003 f8c5 	bl	800378c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D5;
 8000602:	2320      	movs	r3, #32
 8000604:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D5, &GPIO_InitStruct);
 8000606:	1d3b      	adds	r3, r7, #4
 8000608:	4619      	mov	r1, r3
 800060a:	480b      	ldr	r0, [pc, #44]	@ (8000638 <CLCD_GPIO_Init+0x9c>)
 800060c:	f003 f8be 	bl	800378c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D6;
 8000610:	2340      	movs	r3, #64	@ 0x40
 8000612:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D6, &GPIO_InitStruct);
 8000614:	1d3b      	adds	r3, r7, #4
 8000616:	4619      	mov	r1, r3
 8000618:	4807      	ldr	r0, [pc, #28]	@ (8000638 <CLCD_GPIO_Init+0x9c>)
 800061a:	f003 f8b7 	bl	800378c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D7;
 800061e:	2380      	movs	r3, #128	@ 0x80
 8000620:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D7, &GPIO_InitStruct);
 8000622:	1d3b      	adds	r3, r7, #4
 8000624:	4619      	mov	r1, r3
 8000626:	4804      	ldr	r0, [pc, #16]	@ (8000638 <CLCD_GPIO_Init+0x9c>)
 8000628:	f003 f8b0 	bl	800378c <HAL_GPIO_Init>
}
 800062c:	bf00      	nop
 800062e:	3718      	adds	r7, #24
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}
 8000634:	40023800 	.word	0x40023800
 8000638:	40021000 	.word	0x40021000

0800063c <CLCD_Write_Instruction>:

void CLCD_Write_Instruction(unsigned char b)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b082      	sub	sp, #8
 8000640:	af00      	add	r7, sp, #0
 8000642:	4603      	mov	r3, r0
 8000644:	71fb      	strb	r3, [r7, #7]
	//상위 4비트
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8000646:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800064a:	2b00      	cmp	r3, #0
 800064c:	da04      	bge.n	8000658 <CLCD_Write_Instruction+0x1c>
 800064e:	4b5f      	ldr	r3, [pc, #380]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 8000650:	695b      	ldr	r3, [r3, #20]
 8000652:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000656:	e003      	b.n	8000660 <CLCD_Write_Instruction+0x24>
 8000658:	4b5c      	ldr	r3, [pc, #368]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800065a:	695b      	ldr	r3, [r3, #20]
 800065c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000660:	4a5a      	ldr	r2, [pc, #360]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 8000662:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8000664:	79fb      	ldrb	r3, [r7, #7]
 8000666:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800066a:	2b00      	cmp	r3, #0
 800066c:	d004      	beq.n	8000678 <CLCD_Write_Instruction+0x3c>
 800066e:	4b57      	ldr	r3, [pc, #348]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 8000670:	695b      	ldr	r3, [r3, #20]
 8000672:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000676:	e003      	b.n	8000680 <CLCD_Write_Instruction+0x44>
 8000678:	4b54      	ldr	r3, [pc, #336]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800067a:	695b      	ldr	r3, [r3, #20]
 800067c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000680:	4a52      	ldr	r2, [pc, #328]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 8000682:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8000684:	79fb      	ldrb	r3, [r7, #7]
 8000686:	f003 0320 	and.w	r3, r3, #32
 800068a:	2b00      	cmp	r3, #0
 800068c:	d004      	beq.n	8000698 <CLCD_Write_Instruction+0x5c>
 800068e:	4b4f      	ldr	r3, [pc, #316]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 8000690:	695b      	ldr	r3, [r3, #20]
 8000692:	f043 0320 	orr.w	r3, r3, #32
 8000696:	e003      	b.n	80006a0 <CLCD_Write_Instruction+0x64>
 8000698:	4b4c      	ldr	r3, [pc, #304]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800069a:	695b      	ldr	r3, [r3, #20]
 800069c:	f023 0320 	bic.w	r3, r3, #32
 80006a0:	4a4a      	ldr	r2, [pc, #296]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006a2:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 80006a4:	79fb      	ldrb	r3, [r7, #7]
 80006a6:	f003 0310 	and.w	r3, r3, #16
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d004      	beq.n	80006b8 <CLCD_Write_Instruction+0x7c>
 80006ae:	4b47      	ldr	r3, [pc, #284]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006b0:	695b      	ldr	r3, [r3, #20]
 80006b2:	f043 0310 	orr.w	r3, r3, #16
 80006b6:	e003      	b.n	80006c0 <CLCD_Write_Instruction+0x84>
 80006b8:	4b44      	ldr	r3, [pc, #272]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006ba:	695b      	ldr	r3, [r3, #20]
 80006bc:	f023 0310 	bic.w	r3, r3, #16
 80006c0:	4a42      	ldr	r2, [pc, #264]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006c2:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS를 Low
 80006c4:	4b41      	ldr	r3, [pc, #260]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006c6:	695b      	ldr	r3, [r3, #20]
 80006c8:	4a40      	ldr	r2, [pc, #256]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006ca:	f023 0301 	bic.w	r3, r3, #1
 80006ce:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW를 Low
 80006d0:	4b3e      	ldr	r3, [pc, #248]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006d2:	695b      	ldr	r3, [r3, #20]
 80006d4:	4a3d      	ldr	r2, [pc, #244]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006d6:	f023 0302 	bic.w	r3, r3, #2
 80006da:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN를 Low
 80006dc:	4b3b      	ldr	r3, [pc, #236]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006de:	695b      	ldr	r3, [r3, #20]
 80006e0:	4a3a      	ldr	r2, [pc, #232]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006e2:	f023 0304 	bic.w	r3, r3, #4
 80006e6:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN를 High
 80006e8:	4b38      	ldr	r3, [pc, #224]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006ea:	695b      	ldr	r3, [r3, #20]
 80006ec:	4a37      	ldr	r2, [pc, #220]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006ee:	f043 0304 	orr.w	r3, r3, #4
 80006f2:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN를 Low
 80006f4:	4b35      	ldr	r3, [pc, #212]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006f6:	695b      	ldr	r3, [r3, #20]
 80006f8:	4a34      	ldr	r2, [pc, #208]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006fa:	f023 0304 	bic.w	r3, r3, #4
 80006fe:	6153      	str	r3, [r2, #20]
	
	//하위 4비트
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8000700:	79fb      	ldrb	r3, [r7, #7]
 8000702:	f003 0308 	and.w	r3, r3, #8
 8000706:	2b00      	cmp	r3, #0
 8000708:	d004      	beq.n	8000714 <CLCD_Write_Instruction+0xd8>
 800070a:	4b30      	ldr	r3, [pc, #192]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800070c:	695b      	ldr	r3, [r3, #20]
 800070e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000712:	e003      	b.n	800071c <CLCD_Write_Instruction+0xe0>
 8000714:	4b2d      	ldr	r3, [pc, #180]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 8000716:	695b      	ldr	r3, [r3, #20]
 8000718:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800071c:	4a2b      	ldr	r2, [pc, #172]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800071e:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8000720:	79fb      	ldrb	r3, [r7, #7]
 8000722:	f003 0304 	and.w	r3, r3, #4
 8000726:	2b00      	cmp	r3, #0
 8000728:	d004      	beq.n	8000734 <CLCD_Write_Instruction+0xf8>
 800072a:	4b28      	ldr	r3, [pc, #160]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800072c:	695b      	ldr	r3, [r3, #20]
 800072e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000732:	e003      	b.n	800073c <CLCD_Write_Instruction+0x100>
 8000734:	4b25      	ldr	r3, [pc, #148]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 8000736:	695b      	ldr	r3, [r3, #20]
 8000738:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800073c:	4a23      	ldr	r2, [pc, #140]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800073e:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8000740:	79fb      	ldrb	r3, [r7, #7]
 8000742:	f003 0302 	and.w	r3, r3, #2
 8000746:	2b00      	cmp	r3, #0
 8000748:	d004      	beq.n	8000754 <CLCD_Write_Instruction+0x118>
 800074a:	4b20      	ldr	r3, [pc, #128]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800074c:	695b      	ldr	r3, [r3, #20]
 800074e:	f043 0320 	orr.w	r3, r3, #32
 8000752:	e003      	b.n	800075c <CLCD_Write_Instruction+0x120>
 8000754:	4b1d      	ldr	r3, [pc, #116]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 8000756:	695b      	ldr	r3, [r3, #20]
 8000758:	f023 0320 	bic.w	r3, r3, #32
 800075c:	4a1b      	ldr	r2, [pc, #108]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800075e:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8000760:	79fb      	ldrb	r3, [r7, #7]
 8000762:	f003 0301 	and.w	r3, r3, #1
 8000766:	2b00      	cmp	r3, #0
 8000768:	d004      	beq.n	8000774 <CLCD_Write_Instruction+0x138>
 800076a:	4b18      	ldr	r3, [pc, #96]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800076c:	695b      	ldr	r3, [r3, #20]
 800076e:	f043 0310 	orr.w	r3, r3, #16
 8000772:	e003      	b.n	800077c <CLCD_Write_Instruction+0x140>
 8000774:	4b15      	ldr	r3, [pc, #84]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 8000776:	695b      	ldr	r3, [r3, #20]
 8000778:	f023 0310 	bic.w	r3, r3, #16
 800077c:	4a13      	ldr	r2, [pc, #76]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800077e:	6153      	str	r3, [r2, #20]

	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS를 Low
 8000780:	4b12      	ldr	r3, [pc, #72]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 8000782:	695b      	ldr	r3, [r3, #20]
 8000784:	4a11      	ldr	r2, [pc, #68]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 8000786:	f023 0301 	bic.w	r3, r3, #1
 800078a:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW를 Low
 800078c:	4b0f      	ldr	r3, [pc, #60]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800078e:	695b      	ldr	r3, [r3, #20]
 8000790:	4a0e      	ldr	r2, [pc, #56]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 8000792:	f023 0302 	bic.w	r3, r3, #2
 8000796:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN를 Low
 8000798:	4b0c      	ldr	r3, [pc, #48]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800079a:	695b      	ldr	r3, [r3, #20]
 800079c:	4a0b      	ldr	r2, [pc, #44]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800079e:	f023 0304 	bic.w	r3, r3, #4
 80007a2:	6153      	str	r3, [r2, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN를 High
 80007a4:	4b09      	ldr	r3, [pc, #36]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80007a6:	695b      	ldr	r3, [r3, #20]
 80007a8:	4a08      	ldr	r2, [pc, #32]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80007aa:	f043 0304 	orr.w	r3, r3, #4
 80007ae:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN를 Low
 80007b0:	4b06      	ldr	r3, [pc, #24]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80007b2:	695b      	ldr	r3, [r3, #20]
 80007b4:	4a05      	ldr	r2, [pc, #20]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80007b6:	f023 0304 	bic.w	r3, r3, #4
 80007ba:	6153      	str	r3, [r2, #20]

	HAL_Delay(1);
 80007bc:	2001      	movs	r0, #1
 80007be:	f001 febb 	bl	8002538 <HAL_Delay>
}
 80007c2:	bf00      	nop
 80007c4:	3708      	adds	r7, #8
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	40021000 	.word	0x40021000

080007d0 <CLCD_Write_Display>:

void CLCD_Write_Display(unsigned char b)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b082      	sub	sp, #8
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	4603      	mov	r3, r0
 80007d8:	71fb      	strb	r3, [r7, #7]
	//상위 4비트
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 80007da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007de:	2b00      	cmp	r3, #0
 80007e0:	da04      	bge.n	80007ec <CLCD_Write_Display+0x1c>
 80007e2:	4b5f      	ldr	r3, [pc, #380]	@ (8000960 <CLCD_Write_Display+0x190>)
 80007e4:	695b      	ldr	r3, [r3, #20]
 80007e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007ea:	e003      	b.n	80007f4 <CLCD_Write_Display+0x24>
 80007ec:	4b5c      	ldr	r3, [pc, #368]	@ (8000960 <CLCD_Write_Display+0x190>)
 80007ee:	695b      	ldr	r3, [r3, #20]
 80007f0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80007f4:	4a5a      	ldr	r2, [pc, #360]	@ (8000960 <CLCD_Write_Display+0x190>)
 80007f6:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 80007f8:	79fb      	ldrb	r3, [r7, #7]
 80007fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d004      	beq.n	800080c <CLCD_Write_Display+0x3c>
 8000802:	4b57      	ldr	r3, [pc, #348]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000804:	695b      	ldr	r3, [r3, #20]
 8000806:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800080a:	e003      	b.n	8000814 <CLCD_Write_Display+0x44>
 800080c:	4b54      	ldr	r3, [pc, #336]	@ (8000960 <CLCD_Write_Display+0x190>)
 800080e:	695b      	ldr	r3, [r3, #20]
 8000810:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000814:	4a52      	ldr	r2, [pc, #328]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000816:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8000818:	79fb      	ldrb	r3, [r7, #7]
 800081a:	f003 0320 	and.w	r3, r3, #32
 800081e:	2b00      	cmp	r3, #0
 8000820:	d004      	beq.n	800082c <CLCD_Write_Display+0x5c>
 8000822:	4b4f      	ldr	r3, [pc, #316]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000824:	695b      	ldr	r3, [r3, #20]
 8000826:	f043 0320 	orr.w	r3, r3, #32
 800082a:	e003      	b.n	8000834 <CLCD_Write_Display+0x64>
 800082c:	4b4c      	ldr	r3, [pc, #304]	@ (8000960 <CLCD_Write_Display+0x190>)
 800082e:	695b      	ldr	r3, [r3, #20]
 8000830:	f023 0320 	bic.w	r3, r3, #32
 8000834:	4a4a      	ldr	r2, [pc, #296]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000836:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8000838:	79fb      	ldrb	r3, [r7, #7]
 800083a:	f003 0310 	and.w	r3, r3, #16
 800083e:	2b00      	cmp	r3, #0
 8000840:	d004      	beq.n	800084c <CLCD_Write_Display+0x7c>
 8000842:	4b47      	ldr	r3, [pc, #284]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000844:	695b      	ldr	r3, [r3, #20]
 8000846:	f043 0310 	orr.w	r3, r3, #16
 800084a:	e003      	b.n	8000854 <CLCD_Write_Display+0x84>
 800084c:	4b44      	ldr	r3, [pc, #272]	@ (8000960 <CLCD_Write_Display+0x190>)
 800084e:	695b      	ldr	r3, [r3, #20]
 8000850:	f023 0310 	bic.w	r3, r3, #16
 8000854:	4a42      	ldr	r2, [pc, #264]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000856:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS를 High
 8000858:	4b41      	ldr	r3, [pc, #260]	@ (8000960 <CLCD_Write_Display+0x190>)
 800085a:	695b      	ldr	r3, [r3, #20]
 800085c:	4a40      	ldr	r2, [pc, #256]	@ (8000960 <CLCD_Write_Display+0x190>)
 800085e:	f043 0301 	orr.w	r3, r3, #1
 8000862:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW를 Low
 8000864:	4b3e      	ldr	r3, [pc, #248]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000866:	695b      	ldr	r3, [r3, #20]
 8000868:	4a3d      	ldr	r2, [pc, #244]	@ (8000960 <CLCD_Write_Display+0x190>)
 800086a:	f023 0302 	bic.w	r3, r3, #2
 800086e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN를 Low
 8000870:	4b3b      	ldr	r3, [pc, #236]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000872:	695b      	ldr	r3, [r3, #20]
 8000874:	4a3a      	ldr	r2, [pc, #232]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000876:	f023 0304 	bic.w	r3, r3, #4
 800087a:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN를 High
 800087c:	4b38      	ldr	r3, [pc, #224]	@ (8000960 <CLCD_Write_Display+0x190>)
 800087e:	695b      	ldr	r3, [r3, #20]
 8000880:	4a37      	ldr	r2, [pc, #220]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000882:	f043 0304 	orr.w	r3, r3, #4
 8000886:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN를 Low
 8000888:	4b35      	ldr	r3, [pc, #212]	@ (8000960 <CLCD_Write_Display+0x190>)
 800088a:	695b      	ldr	r3, [r3, #20]
 800088c:	4a34      	ldr	r2, [pc, #208]	@ (8000960 <CLCD_Write_Display+0x190>)
 800088e:	f023 0304 	bic.w	r3, r3, #4
 8000892:	6153      	str	r3, [r2, #20]
	
	//하위 4비트
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8000894:	79fb      	ldrb	r3, [r7, #7]
 8000896:	f003 0308 	and.w	r3, r3, #8
 800089a:	2b00      	cmp	r3, #0
 800089c:	d004      	beq.n	80008a8 <CLCD_Write_Display+0xd8>
 800089e:	4b30      	ldr	r3, [pc, #192]	@ (8000960 <CLCD_Write_Display+0x190>)
 80008a0:	695b      	ldr	r3, [r3, #20]
 80008a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008a6:	e003      	b.n	80008b0 <CLCD_Write_Display+0xe0>
 80008a8:	4b2d      	ldr	r3, [pc, #180]	@ (8000960 <CLCD_Write_Display+0x190>)
 80008aa:	695b      	ldr	r3, [r3, #20]
 80008ac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80008b0:	4a2b      	ldr	r2, [pc, #172]	@ (8000960 <CLCD_Write_Display+0x190>)
 80008b2:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 80008b4:	79fb      	ldrb	r3, [r7, #7]
 80008b6:	f003 0304 	and.w	r3, r3, #4
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d004      	beq.n	80008c8 <CLCD_Write_Display+0xf8>
 80008be:	4b28      	ldr	r3, [pc, #160]	@ (8000960 <CLCD_Write_Display+0x190>)
 80008c0:	695b      	ldr	r3, [r3, #20]
 80008c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80008c6:	e003      	b.n	80008d0 <CLCD_Write_Display+0x100>
 80008c8:	4b25      	ldr	r3, [pc, #148]	@ (8000960 <CLCD_Write_Display+0x190>)
 80008ca:	695b      	ldr	r3, [r3, #20]
 80008cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80008d0:	4a23      	ldr	r2, [pc, #140]	@ (8000960 <CLCD_Write_Display+0x190>)
 80008d2:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 80008d4:	79fb      	ldrb	r3, [r7, #7]
 80008d6:	f003 0302 	and.w	r3, r3, #2
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d004      	beq.n	80008e8 <CLCD_Write_Display+0x118>
 80008de:	4b20      	ldr	r3, [pc, #128]	@ (8000960 <CLCD_Write_Display+0x190>)
 80008e0:	695b      	ldr	r3, [r3, #20]
 80008e2:	f043 0320 	orr.w	r3, r3, #32
 80008e6:	e003      	b.n	80008f0 <CLCD_Write_Display+0x120>
 80008e8:	4b1d      	ldr	r3, [pc, #116]	@ (8000960 <CLCD_Write_Display+0x190>)
 80008ea:	695b      	ldr	r3, [r3, #20]
 80008ec:	f023 0320 	bic.w	r3, r3, #32
 80008f0:	4a1b      	ldr	r2, [pc, #108]	@ (8000960 <CLCD_Write_Display+0x190>)
 80008f2:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 80008f4:	79fb      	ldrb	r3, [r7, #7]
 80008f6:	f003 0301 	and.w	r3, r3, #1
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d004      	beq.n	8000908 <CLCD_Write_Display+0x138>
 80008fe:	4b18      	ldr	r3, [pc, #96]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000900:	695b      	ldr	r3, [r3, #20]
 8000902:	f043 0310 	orr.w	r3, r3, #16
 8000906:	e003      	b.n	8000910 <CLCD_Write_Display+0x140>
 8000908:	4b15      	ldr	r3, [pc, #84]	@ (8000960 <CLCD_Write_Display+0x190>)
 800090a:	695b      	ldr	r3, [r3, #20]
 800090c:	f023 0310 	bic.w	r3, r3, #16
 8000910:	4a13      	ldr	r2, [pc, #76]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000912:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS를 High
 8000914:	4b12      	ldr	r3, [pc, #72]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000916:	695b      	ldr	r3, [r3, #20]
 8000918:	4a11      	ldr	r2, [pc, #68]	@ (8000960 <CLCD_Write_Display+0x190>)
 800091a:	f043 0301 	orr.w	r3, r3, #1
 800091e:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW를 Low
 8000920:	4b0f      	ldr	r3, [pc, #60]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000922:	695b      	ldr	r3, [r3, #20]
 8000924:	4a0e      	ldr	r2, [pc, #56]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000926:	f023 0302 	bic.w	r3, r3, #2
 800092a:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN를 Low
 800092c:	4b0c      	ldr	r3, [pc, #48]	@ (8000960 <CLCD_Write_Display+0x190>)
 800092e:	695b      	ldr	r3, [r3, #20]
 8000930:	4a0b      	ldr	r2, [pc, #44]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000932:	f023 0304 	bic.w	r3, r3, #4
 8000936:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN를 High
 8000938:	4b09      	ldr	r3, [pc, #36]	@ (8000960 <CLCD_Write_Display+0x190>)
 800093a:	695b      	ldr	r3, [r3, #20]
 800093c:	4a08      	ldr	r2, [pc, #32]	@ (8000960 <CLCD_Write_Display+0x190>)
 800093e:	f043 0304 	orr.w	r3, r3, #4
 8000942:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN를 Low
 8000944:	4b06      	ldr	r3, [pc, #24]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000946:	695b      	ldr	r3, [r3, #20]
 8000948:	4a05      	ldr	r2, [pc, #20]	@ (8000960 <CLCD_Write_Display+0x190>)
 800094a:	f023 0304 	bic.w	r3, r3, #4
 800094e:	6153      	str	r3, [r2, #20]
	
	HAL_Delay(1);
 8000950:	2001      	movs	r0, #1
 8000952:	f001 fdf1 	bl	8002538 <HAL_Delay>
}
 8000956:	bf00      	nop
 8000958:	3708      	adds	r7, #8
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	40021000 	.word	0x40021000

08000964 <CLCD_Gotoxy>:


void CLCD_Gotoxy(unsigned char x, unsigned char y)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b082      	sub	sp, #8
 8000968:	af00      	add	r7, sp, #0
 800096a:	4603      	mov	r3, r0
 800096c:	460a      	mov	r2, r1
 800096e:	71fb      	strb	r3, [r7, #7]
 8000970:	4613      	mov	r3, r2
 8000972:	71bb      	strb	r3, [r7, #6]
	// 16 * 2 character LCD
	switch(y)
 8000974:	79bb      	ldrb	r3, [r7, #6]
 8000976:	2b00      	cmp	r3, #0
 8000978:	d002      	beq.n	8000980 <CLCD_Gotoxy+0x1c>
 800097a:	2b01      	cmp	r3, #1
 800097c:	d007      	beq.n	800098e <CLCD_Gotoxy+0x2a>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
		//case 2 : CLCD_Write_Instruction(0x90+x); break; //Uncomment for 16 * 4 character LCD
		//case 3 : CLCD_Write_Instruction(0xd0+x); break; //Uncomment for 16 * 4 character LCD
	}
}
 800097e:	e00d      	b.n	800099c <CLCD_Gotoxy+0x38>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
 8000980:	79fb      	ldrb	r3, [r7, #7]
 8000982:	3b80      	subs	r3, #128	@ 0x80
 8000984:	b2db      	uxtb	r3, r3
 8000986:	4618      	mov	r0, r3
 8000988:	f7ff fe58 	bl	800063c <CLCD_Write_Instruction>
 800098c:	e006      	b.n	800099c <CLCD_Gotoxy+0x38>
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
 800098e:	79fb      	ldrb	r3, [r7, #7]
 8000990:	3b40      	subs	r3, #64	@ 0x40
 8000992:	b2db      	uxtb	r3, r3
 8000994:	4618      	mov	r0, r3
 8000996:	f7ff fe51 	bl	800063c <CLCD_Write_Instruction>
 800099a:	bf00      	nop
}
 800099c:	bf00      	nop
 800099e:	3708      	adds	r7, #8
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bd80      	pop	{r7, pc}

080009a4 <CLCD_Puts>:

void CLCD_Puts(unsigned char x, unsigned char y, unsigned char *str)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b084      	sub	sp, #16
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	4603      	mov	r3, r0
 80009ac:	603a      	str	r2, [r7, #0]
 80009ae:	71fb      	strb	r3, [r7, #7]
 80009b0:	460b      	mov	r3, r1
 80009b2:	71bb      	strb	r3, [r7, #6]
	unsigned int i=0;
 80009b4:	2300      	movs	r3, #0
 80009b6:	60fb      	str	r3, [r7, #12]

	CLCD_Gotoxy(x,y);
 80009b8:	79ba      	ldrb	r2, [r7, #6]
 80009ba:	79fb      	ldrb	r3, [r7, #7]
 80009bc:	4611      	mov	r1, r2
 80009be:	4618      	mov	r0, r3
 80009c0:	f7ff ffd0 	bl	8000964 <CLCD_Gotoxy>
	do
	{
		CLCD_Write_Display(str[i]);
 80009c4:	683a      	ldr	r2, [r7, #0]
 80009c6:	68fb      	ldr	r3, [r7, #12]
 80009c8:	4413      	add	r3, r2
 80009ca:	781b      	ldrb	r3, [r3, #0]
 80009cc:	4618      	mov	r0, r3
 80009ce:	f7ff feff 	bl	80007d0 <CLCD_Write_Display>
	}
	while(str[++i]!='\0');
 80009d2:	68fb      	ldr	r3, [r7, #12]
 80009d4:	3301      	adds	r3, #1
 80009d6:	60fb      	str	r3, [r7, #12]
 80009d8:	683a      	ldr	r2, [r7, #0]
 80009da:	68fb      	ldr	r3, [r7, #12]
 80009dc:	4413      	add	r3, r2
 80009de:	781b      	ldrb	r3, [r3, #0]
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d1ef      	bne.n	80009c4 <CLCD_Puts+0x20>
}
 80009e4:	bf00      	nop
 80009e6:	bf00      	nop
 80009e8:	3710      	adds	r7, #16
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bd80      	pop	{r7, pc}

080009ee <CLCD_Init>:

void CLCD_Init(void)
{
 80009ee:	b580      	push	{r7, lr}
 80009f0:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 80009f2:	2064      	movs	r0, #100	@ 0x64
 80009f4:	f001 fda0 	bl	8002538 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 80009f8:	2028      	movs	r0, #40	@ 0x28
 80009fa:	f7ff fe1f 	bl	800063c <CLCD_Write_Instruction>
	HAL_Delay(10);
 80009fe:	200a      	movs	r0, #10
 8000a00:	f001 fd9a 	bl	8002538 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 8000a04:	2028      	movs	r0, #40	@ 0x28
 8000a06:	f7ff fe19 	bl	800063c <CLCD_Write_Instruction>
	HAL_Delay(10);
 8000a0a:	200a      	movs	r0, #10
 8000a0c:	f001 fd94 	bl	8002538 <HAL_Delay>
	CLCD_Write_Instruction(0x0C);
 8000a10:	200c      	movs	r0, #12
 8000a12:	f7ff fe13 	bl	800063c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x06);
 8000a16:	2006      	movs	r0, #6
 8000a18:	f7ff fe10 	bl	800063c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x02);
 8000a1c:	2002      	movs	r0, #2
 8000a1e:	f7ff fe0d 	bl	800063c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 8000a22:	2001      	movs	r0, #1
 8000a24:	f7ff fe0a 	bl	800063c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 8000a28:	2001      	movs	r0, #1
 8000a2a:	f7ff fe07 	bl	800063c <CLCD_Write_Instruction>
}
 8000a2e:	bf00      	nop
 8000a30:	bd80      	pop	{r7, pc}
	...

08000a34 <VS1003_SPI_Init>:

static SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void VS1003_SPI_Init(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b082      	sub	sp, #8
 8000a38:	af00      	add	r7, sp, #0
	/* SPI2 clock enable */
	__HAL_RCC_SPI2_CLK_ENABLE();
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	607b      	str	r3, [r7, #4]
 8000a3e:	4b1f      	ldr	r3, [pc, #124]	@ (8000abc <VS1003_SPI_Init+0x88>)
 8000a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a42:	4a1e      	ldr	r2, [pc, #120]	@ (8000abc <VS1003_SPI_Init+0x88>)
 8000a44:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a48:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a4a:	4b1c      	ldr	r3, [pc, #112]	@ (8000abc <VS1003_SPI_Init+0x88>)
 8000a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a4e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a52:	607b      	str	r3, [r7, #4]
 8000a54:	687b      	ldr	r3, [r7, #4]

	hspi2.Instance = SPI2;
 8000a56:	4b1a      	ldr	r3, [pc, #104]	@ (8000ac0 <VS1003_SPI_Init+0x8c>)
 8000a58:	4a1a      	ldr	r2, [pc, #104]	@ (8000ac4 <VS1003_SPI_Init+0x90>)
 8000a5a:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8000a5c:	4b18      	ldr	r3, [pc, #96]	@ (8000ac0 <VS1003_SPI_Init+0x8c>)
 8000a5e:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000a62:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000a64:	4b16      	ldr	r3, [pc, #88]	@ (8000ac0 <VS1003_SPI_Init+0x8c>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a6a:	4b15      	ldr	r3, [pc, #84]	@ (8000ac0 <VS1003_SPI_Init+0x8c>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000a70:	4b13      	ldr	r3, [pc, #76]	@ (8000ac0 <VS1003_SPI_Init+0x8c>)
 8000a72:	2202      	movs	r2, #2
 8000a74:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000a76:	4b12      	ldr	r3, [pc, #72]	@ (8000ac0 <VS1003_SPI_Init+0x8c>)
 8000a78:	2201      	movs	r2, #1
 8000a7a:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8000a7c:	4b10      	ldr	r3, [pc, #64]	@ (8000ac0 <VS1003_SPI_Init+0x8c>)
 8000a7e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a82:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000a84:	4b0e      	ldr	r3, [pc, #56]	@ (8000ac0 <VS1003_SPI_Init+0x8c>)
 8000a86:	2210      	movs	r2, #16
 8000a88:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a8a:	4b0d      	ldr	r3, [pc, #52]	@ (8000ac0 <VS1003_SPI_Init+0x8c>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a90:	4b0b      	ldr	r3, [pc, #44]	@ (8000ac0 <VS1003_SPI_Init+0x8c>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a96:	4b0a      	ldr	r3, [pc, #40]	@ (8000ac0 <VS1003_SPI_Init+0x8c>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi2.Init.CRCPolynomial = 0;
 8000a9c:	4b08      	ldr	r3, [pc, #32]	@ (8000ac0 <VS1003_SPI_Init+0x8c>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000aa2:	4807      	ldr	r0, [pc, #28]	@ (8000ac0 <VS1003_SPI_Init+0x8c>)
 8000aa4:	f005 f86e 	bl	8005b84 <HAL_SPI_Init>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d001      	beq.n	8000ab2 <VS1003_SPI_Init+0x7e>
	{
		Error_Handler();
 8000aae:	f001 f8cd 	bl	8001c4c <Error_Handler>
	}
}
 8000ab2:	bf00      	nop
 8000ab4:	3708      	adds	r7, #8
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	40023800 	.word	0x40023800
 8000ac0:	20000090 	.word	0x20000090
 8000ac4:	40003800 	.word	0x40003800

08000ac8 <VS1003_Init>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
void VS1003_Init(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b088      	sub	sp, #32
 8000acc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO clock enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000ace:	2300      	movs	r3, #0
 8000ad0:	60bb      	str	r3, [r7, #8]
 8000ad2:	4b40      	ldr	r3, [pc, #256]	@ (8000bd4 <VS1003_Init+0x10c>)
 8000ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ad6:	4a3f      	ldr	r2, [pc, #252]	@ (8000bd4 <VS1003_Init+0x10c>)
 8000ad8:	f043 0301 	orr.w	r3, r3, #1
 8000adc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ade:	4b3d      	ldr	r3, [pc, #244]	@ (8000bd4 <VS1003_Init+0x10c>)
 8000ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ae2:	f003 0301 	and.w	r3, r3, #1
 8000ae6:	60bb      	str	r3, [r7, #8]
 8000ae8:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000aea:	2300      	movs	r3, #0
 8000aec:	607b      	str	r3, [r7, #4]
 8000aee:	4b39      	ldr	r3, [pc, #228]	@ (8000bd4 <VS1003_Init+0x10c>)
 8000af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000af2:	4a38      	ldr	r2, [pc, #224]	@ (8000bd4 <VS1003_Init+0x10c>)
 8000af4:	f043 0302 	orr.w	r3, r3, #2
 8000af8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000afa:	4b36      	ldr	r3, [pc, #216]	@ (8000bd4 <VS1003_Init+0x10c>)
 8000afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000afe:	f003 0302 	and.w	r3, r3, #2
 8000b02:	607b      	str	r3, [r7, #4]
 8000b04:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000b06:	2300      	movs	r3, #0
 8000b08:	603b      	str	r3, [r7, #0]
 8000b0a:	4b32      	ldr	r3, [pc, #200]	@ (8000bd4 <VS1003_Init+0x10c>)
 8000b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b0e:	4a31      	ldr	r2, [pc, #196]	@ (8000bd4 <VS1003_Init+0x10c>)
 8000b10:	f043 0304 	orr.w	r3, r3, #4
 8000b14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b16:	4b2f      	ldr	r3, [pc, #188]	@ (8000bd4 <VS1003_Init+0x10c>)
 8000b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b1a:	f003 0304 	and.w	r3, r3, #4
 8000b1e:	603b      	str	r3, [r7, #0]
 8000b20:	683b      	ldr	r3, [r7, #0]

	/* /CS */
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000b22:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000b26:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b28:	2301      	movs	r3, #1
 8000b2a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;//GPIO_PULLUP //GPIO_NOPULL
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b30:	2303      	movs	r3, #3
 8000b32:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b34:	f107 030c 	add.w	r3, r7, #12
 8000b38:	4619      	mov	r1, r3
 8000b3a:	4827      	ldr	r0, [pc, #156]	@ (8000bd8 <VS1003_Init+0x110>)
 8000b3c:	f002 fe26 	bl	800378c <HAL_GPIO_Init>

	/* XDCS */
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000b40:	2310      	movs	r3, #16
 8000b42:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b44:	f107 030c 	add.w	r3, r7, #12
 8000b48:	4619      	mov	r1, r3
 8000b4a:	4824      	ldr	r0, [pc, #144]	@ (8000bdc <VS1003_Init+0x114>)
 8000b4c:	f002 fe1e 	bl	800378c <HAL_GPIO_Init>

	/* XRESET */
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000b50:	2340      	movs	r3, #64	@ 0x40
 8000b52:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b54:	f107 030c 	add.w	r3, r7, #12
 8000b58:	4619      	mov	r1, r3
 8000b5a:	4820      	ldr	r0, [pc, #128]	@ (8000bdc <VS1003_Init+0x114>)
 8000b5c:	f002 fe16 	bl	800378c <HAL_GPIO_Init>

	/* DREQ */
	GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000b60:	2380      	movs	r3, #128	@ 0x80
 8000b62:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b64:	2300      	movs	r3, #0
 8000b66:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b68:	f107 030c 	add.w	r3, r7, #12
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	481c      	ldr	r0, [pc, #112]	@ (8000be0 <VS1003_Init+0x118>)
 8000b70:	f002 fe0c 	bl	800378c <HAL_GPIO_Init>
	/**SPI2 GPIO Configuration
	PB10     ------> SPI2_SCK
	PB14     ------> SPI2_MISO
	PB15     ------> SPI2_MOSI
	*/
	GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
 8000b74:	f44f 4344 	mov.w	r3, #50176	@ 0xc400
 8000b78:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b7a:	2302      	movs	r3, #2
 8000b7c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b82:	2303      	movs	r3, #3
 8000b84:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000b86:	2305      	movs	r3, #5
 8000b88:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b8a:	f107 030c 	add.w	r3, r7, #12
 8000b8e:	4619      	mov	r1, r3
 8000b90:	4811      	ldr	r0, [pc, #68]	@ (8000bd8 <VS1003_Init+0x110>)
 8000b92:	f002 fdfb 	bl	800378c <HAL_GPIO_Init>

	MP3_RESET(0);
 8000b96:	2200      	movs	r2, #0
 8000b98:	2140      	movs	r1, #64	@ 0x40
 8000b9a:	4810      	ldr	r0, [pc, #64]	@ (8000bdc <VS1003_Init+0x114>)
 8000b9c:	f002 ffaa 	bl	8003af4 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000ba0:	2001      	movs	r0, #1
 8000ba2:	f001 fcc9 	bl	8002538 <HAL_Delay>
	MP3_RESET(1);
 8000ba6:	2201      	movs	r2, #1
 8000ba8:	2140      	movs	r1, #64	@ 0x40
 8000baa:	480c      	ldr	r0, [pc, #48]	@ (8000bdc <VS1003_Init+0x114>)
 8000bac:	f002 ffa2 	bl	8003af4 <HAL_GPIO_WritePin>

	MP3_DCS(1);
 8000bb0:	2201      	movs	r2, #1
 8000bb2:	2110      	movs	r1, #16
 8000bb4:	4809      	ldr	r0, [pc, #36]	@ (8000bdc <VS1003_Init+0x114>)
 8000bb6:	f002 ff9d 	bl	8003af4 <HAL_GPIO_WritePin>
	MP3_CCS(1);
 8000bba:	2201      	movs	r2, #1
 8000bbc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000bc0:	4805      	ldr	r0, [pc, #20]	@ (8000bd8 <VS1003_Init+0x110>)
 8000bc2:	f002 ff97 	bl	8003af4 <HAL_GPIO_WritePin>

	VS1003_SPI_Init();
 8000bc6:	f7ff ff35 	bl	8000a34 <VS1003_SPI_Init>
}
 8000bca:	bf00      	nop
 8000bcc:	3720      	adds	r7, #32
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	40023800 	.word	0x40023800
 8000bd8:	40020400 	.word	0x40020400
 8000bdc:	40020000 	.word	0x40020000
 8000be0:	40020800 	.word	0x40020800

08000be4 <VS1003_SPI_SetSpeed>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
static void VS1003_SPI_SetSpeed(uint8_t SpeedSet)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b082      	sub	sp, #8
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	4603      	mov	r3, r0
 8000bec:	71fb      	strb	r3, [r7, #7]
	hspi2.Instance = SPI2;
 8000bee:	4b1c      	ldr	r3, [pc, #112]	@ (8000c60 <VS1003_SPI_SetSpeed+0x7c>)
 8000bf0:	4a1c      	ldr	r2, [pc, #112]	@ (8000c64 <VS1003_SPI_SetSpeed+0x80>)
 8000bf2:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8000bf4:	4b1a      	ldr	r3, [pc, #104]	@ (8000c60 <VS1003_SPI_SetSpeed+0x7c>)
 8000bf6:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000bfa:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000bfc:	4b18      	ldr	r3, [pc, #96]	@ (8000c60 <VS1003_SPI_SetSpeed+0x7c>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c02:	4b17      	ldr	r3, [pc, #92]	@ (8000c60 <VS1003_SPI_SetSpeed+0x7c>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000c08:	4b15      	ldr	r3, [pc, #84]	@ (8000c60 <VS1003_SPI_SetSpeed+0x7c>)
 8000c0a:	2202      	movs	r2, #2
 8000c0c:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000c0e:	4b14      	ldr	r3, [pc, #80]	@ (8000c60 <VS1003_SPI_SetSpeed+0x7c>)
 8000c10:	2201      	movs	r2, #1
 8000c12:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8000c14:	4b12      	ldr	r3, [pc, #72]	@ (8000c60 <VS1003_SPI_SetSpeed+0x7c>)
 8000c16:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c1a:	619a      	str	r2, [r3, #24]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c1c:	4b10      	ldr	r3, [pc, #64]	@ (8000c60 <VS1003_SPI_SetSpeed+0x7c>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c22:	4b0f      	ldr	r3, [pc, #60]	@ (8000c60 <VS1003_SPI_SetSpeed+0x7c>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c28:	4b0d      	ldr	r3, [pc, #52]	@ (8000c60 <VS1003_SPI_SetSpeed+0x7c>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi2.Init.CRCPolynomial = 0;
 8000c2e:	4b0c      	ldr	r3, [pc, #48]	@ (8000c60 <VS1003_SPI_SetSpeed+0x7c>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	62da      	str	r2, [r3, #44]	@ 0x2c

	if(SpeedSet == SPI_SPEED_LOW)
 8000c34:	79fb      	ldrb	r3, [r7, #7]
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d103      	bne.n	8000c42 <VS1003_SPI_SetSpeed+0x5e>
	{
		hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000c3a:	4b09      	ldr	r3, [pc, #36]	@ (8000c60 <VS1003_SPI_SetSpeed+0x7c>)
 8000c3c:	2218      	movs	r2, #24
 8000c3e:	61da      	str	r2, [r3, #28]
 8000c40:	e002      	b.n	8000c48 <VS1003_SPI_SetSpeed+0x64>
	}
	else
	{
		hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000c42:	4b07      	ldr	r3, [pc, #28]	@ (8000c60 <VS1003_SPI_SetSpeed+0x7c>)
 8000c44:	2210      	movs	r2, #16
 8000c46:	61da      	str	r2, [r3, #28]
	}

	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000c48:	4805      	ldr	r0, [pc, #20]	@ (8000c60 <VS1003_SPI_SetSpeed+0x7c>)
 8000c4a:	f004 ff9b 	bl	8005b84 <HAL_SPI_Init>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d001      	beq.n	8000c58 <VS1003_SPI_SetSpeed+0x74>
	{
		Error_Handler();
 8000c54:	f000 fffa 	bl	8001c4c <Error_Handler>
	}
}
 8000c58:	bf00      	nop
 8000c5a:	3708      	adds	r7, #8
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	bd80      	pop	{r7, pc}
 8000c60:	20000090 	.word	0x20000090
 8000c64:	40003800 	.word	0x40003800

08000c68 <VS1003_SPI_ReadWriteByte>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
static uint16_t VS1003_SPI_ReadWriteByte(uint16_t TxData)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b086      	sub	sp, #24
 8000c6c:	af02      	add	r7, sp, #8
 8000c6e:	4603      	mov	r3, r0
 8000c70:	80fb      	strh	r3, [r7, #6]
	uint8_t RxData;
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&TxData, &RxData, 1, 10);
 8000c72:	f107 020f 	add.w	r2, r7, #15
 8000c76:	1db9      	adds	r1, r7, #6
 8000c78:	230a      	movs	r3, #10
 8000c7a:	9300      	str	r3, [sp, #0]
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	4804      	ldr	r0, [pc, #16]	@ (8000c90 <VS1003_SPI_ReadWriteByte+0x28>)
 8000c80:	f005 f809 	bl	8005c96 <HAL_SPI_TransmitReceive>
	return RxData;
 8000c84:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	3710      	adds	r7, #16
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	20000090 	.word	0x20000090

08000c94 <VS1003_WriteReg>:
* Output         : None
* Return         : None
* Attention	  : None
*******************************************************************************/
void VS1003_WriteReg(uint8_t reg, uint16_t value)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b082      	sub	sp, #8
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	460a      	mov	r2, r1
 8000c9e:	71fb      	strb	r3, [r7, #7]
 8000ca0:	4613      	mov	r3, r2
 8000ca2:	80bb      	strh	r3, [r7, #4]
	while(MP3_DREQ == 0);
 8000ca4:	bf00      	nop
 8000ca6:	2180      	movs	r1, #128	@ 0x80
 8000ca8:	4819      	ldr	r0, [pc, #100]	@ (8000d10 <VS1003_WriteReg+0x7c>)
 8000caa:	f002 ff0b 	bl	8003ac4 <HAL_GPIO_ReadPin>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d0f8      	beq.n	8000ca6 <VS1003_WriteReg+0x12>

	VS1003_SPI_SetSpeed(SPI_SPEED_LOW);
 8000cb4:	2000      	movs	r0, #0
 8000cb6:	f7ff ff95 	bl	8000be4 <VS1003_SPI_SetSpeed>
	MP3_DCS(1);
 8000cba:	2201      	movs	r2, #1
 8000cbc:	2110      	movs	r1, #16
 8000cbe:	4815      	ldr	r0, [pc, #84]	@ (8000d14 <VS1003_WriteReg+0x80>)
 8000cc0:	f002 ff18 	bl	8003af4 <HAL_GPIO_WritePin>
	MP3_CCS(0);
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000cca:	4813      	ldr	r0, [pc, #76]	@ (8000d18 <VS1003_WriteReg+0x84>)
 8000ccc:	f002 ff12 	bl	8003af4 <HAL_GPIO_WritePin>
	VS1003_SPI_ReadWriteByte(VS1003_WRITE_COMMAND);
 8000cd0:	2002      	movs	r0, #2
 8000cd2:	f7ff ffc9 	bl	8000c68 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(reg);
 8000cd6:	79fb      	ldrb	r3, [r7, #7]
 8000cd8:	b29b      	uxth	r3, r3
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f7ff ffc4 	bl	8000c68 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(value >> 8);
 8000ce0:	88bb      	ldrh	r3, [r7, #4]
 8000ce2:	0a1b      	lsrs	r3, r3, #8
 8000ce4:	b29b      	uxth	r3, r3
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f7ff ffbe 	bl	8000c68 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(value);
 8000cec:	88bb      	ldrh	r3, [r7, #4]
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f7ff ffba 	bl	8000c68 <VS1003_SPI_ReadWriteByte>
	MP3_CCS(1);
 8000cf4:	2201      	movs	r2, #1
 8000cf6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000cfa:	4807      	ldr	r0, [pc, #28]	@ (8000d18 <VS1003_WriteReg+0x84>)
 8000cfc:	f002 fefa 	bl	8003af4 <HAL_GPIO_WritePin>
	VS1003_SPI_SetSpeed(SPI_SPEED_HIGH);
 8000d00:	2001      	movs	r0, #1
 8000d02:	f7ff ff6f 	bl	8000be4 <VS1003_SPI_SetSpeed>
}
 8000d06:	bf00      	nop
 8000d08:	3708      	adds	r7, #8
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	40020800 	.word	0x40020800
 8000d14:	40020000 	.word	0x40020000
 8000d18:	40020400 	.word	0x40020400

08000d1c <VS1003_ReadReg>:
* Output         : None
* Return         : - value: 占싻억옙占 占쏙옙占쏙옙占쏙옙
* Attention	  : None
*******************************************************************************/
uint16_t VS1003_ReadReg(uint8_t reg)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b084      	sub	sp, #16
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	4603      	mov	r3, r0
 8000d24:	71fb      	strb	r3, [r7, #7]
	uint16_t value;

	while(MP3_DREQ == 0);
 8000d26:	bf00      	nop
 8000d28:	2180      	movs	r1, #128	@ 0x80
 8000d2a:	481d      	ldr	r0, [pc, #116]	@ (8000da0 <VS1003_ReadReg+0x84>)
 8000d2c:	f002 feca 	bl	8003ac4 <HAL_GPIO_ReadPin>
 8000d30:	4603      	mov	r3, r0
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d0f8      	beq.n	8000d28 <VS1003_ReadReg+0xc>
	VS1003_SPI_SetSpeed(SPI_SPEED_LOW );
 8000d36:	2000      	movs	r0, #0
 8000d38:	f7ff ff54 	bl	8000be4 <VS1003_SPI_SetSpeed>
	MP3_DCS(1);
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	2110      	movs	r1, #16
 8000d40:	4818      	ldr	r0, [pc, #96]	@ (8000da4 <VS1003_ReadReg+0x88>)
 8000d42:	f002 fed7 	bl	8003af4 <HAL_GPIO_WritePin>
	MP3_CCS(0);
 8000d46:	2200      	movs	r2, #0
 8000d48:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d4c:	4816      	ldr	r0, [pc, #88]	@ (8000da8 <VS1003_ReadReg+0x8c>)
 8000d4e:	f002 fed1 	bl	8003af4 <HAL_GPIO_WritePin>
	VS1003_SPI_ReadWriteByte(VS1003_READ_COMMAND);
 8000d52:	2003      	movs	r0, #3
 8000d54:	f7ff ff88 	bl	8000c68 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(reg);
 8000d58:	79fb      	ldrb	r3, [r7, #7]
 8000d5a:	b29b      	uxth	r3, r3
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	f7ff ff83 	bl	8000c68 <VS1003_SPI_ReadWriteByte>
	value = VS1003_SPI_ReadWriteByte(0xff);
 8000d62:	20ff      	movs	r0, #255	@ 0xff
 8000d64:	f7ff ff80 	bl	8000c68 <VS1003_SPI_ReadWriteByte>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	81fb      	strh	r3, [r7, #14]
	value = value << 8;
 8000d6c:	89fb      	ldrh	r3, [r7, #14]
 8000d6e:	021b      	lsls	r3, r3, #8
 8000d70:	81fb      	strh	r3, [r7, #14]
	value |= VS1003_SPI_ReadWriteByte(0xff);
 8000d72:	20ff      	movs	r0, #255	@ 0xff
 8000d74:	f7ff ff78 	bl	8000c68 <VS1003_SPI_ReadWriteByte>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	461a      	mov	r2, r3
 8000d7c:	89fb      	ldrh	r3, [r7, #14]
 8000d7e:	4313      	orrs	r3, r2
 8000d80:	81fb      	strh	r3, [r7, #14]
	MP3_CCS(1);
 8000d82:	2201      	movs	r2, #1
 8000d84:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d88:	4807      	ldr	r0, [pc, #28]	@ (8000da8 <VS1003_ReadReg+0x8c>)
 8000d8a:	f002 feb3 	bl	8003af4 <HAL_GPIO_WritePin>
	VS1003_SPI_SetSpeed(SPI_SPEED_HIGH);
 8000d8e:	2001      	movs	r0, #1
 8000d90:	f7ff ff28 	bl	8000be4 <VS1003_SPI_SetSpeed>
	return value;
 8000d94:	89fb      	ldrh	r3, [r7, #14]
}
 8000d96:	4618      	mov	r0, r3
 8000d98:	3710      	adds	r7, #16
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	40020800 	.word	0x40020800
 8000da4:	40020000 	.word	0x40020000
 8000da8:	40020400 	.word	0x40020400

08000dac <VS1003_ResetDecodeTime>:
* Output         : None
* Return         : None
* Attention	  : None
*******************************************************************************/
void VS1003_ResetDecodeTime(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0
	VS1003_WriteReg(SPI_DECODE_TIME, 0x0000);
 8000db0:	2100      	movs	r1, #0
 8000db2:	2004      	movs	r0, #4
 8000db4:	f7ff ff6e 	bl	8000c94 <VS1003_WriteReg>
	VS1003_WriteReg(SPI_DECODE_TIME, 0x0000);
 8000db8:	2100      	movs	r1, #0
 8000dba:	2004      	movs	r0, #4
 8000dbc:	f7ff ff6a 	bl	8000c94 <VS1003_WriteReg>
}
 8000dc0:	bf00      	nop
 8000dc2:	bd80      	pop	{r7, pc}

08000dc4 <VS1003_SoftReset>:
* Output         : None
* Return         : None
* Attention	  : None
*******************************************************************************/
void VS1003_SoftReset(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b082      	sub	sp, #8
 8000dc8:	af00      	add	r7, sp, #0
	uint8_t retry;

	while(MP3_DREQ == 0);
 8000dca:	bf00      	nop
 8000dcc:	2180      	movs	r1, #128	@ 0x80
 8000dce:	483e      	ldr	r0, [pc, #248]	@ (8000ec8 <VS1003_SoftReset+0x104>)
 8000dd0:	f002 fe78 	bl	8003ac4 <HAL_GPIO_ReadPin>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d0f8      	beq.n	8000dcc <VS1003_SoftReset+0x8>
	VS1003_SPI_ReadWriteByte(0xff);
 8000dda:	20ff      	movs	r0, #255	@ 0xff
 8000ddc:	f7ff ff44 	bl	8000c68 <VS1003_SPI_ReadWriteByte>
	retry = 0;
 8000de0:	2300      	movs	r3, #0
 8000de2:	71fb      	strb	r3, [r7, #7]
	while(VS1003_ReadReg(SPI_MODE) != 0x0804)
 8000de4:	e00c      	b.n	8000e00 <VS1003_SoftReset+0x3c>
	{
		VS1003_WriteReg(SPI_MODE, 0x0804);
 8000de6:	f640 0104 	movw	r1, #2052	@ 0x804
 8000dea:	2000      	movs	r0, #0
 8000dec:	f7ff ff52 	bl	8000c94 <VS1003_WriteReg>
		HAL_Delay(2);
 8000df0:	2002      	movs	r0, #2
 8000df2:	f001 fba1 	bl	8002538 <HAL_Delay>
		if(retry++ > 100)
 8000df6:	79fb      	ldrb	r3, [r7, #7]
 8000df8:	1c5a      	adds	r2, r3, #1
 8000dfa:	71fa      	strb	r2, [r7, #7]
 8000dfc:	2b64      	cmp	r3, #100	@ 0x64
 8000dfe:	d809      	bhi.n	8000e14 <VS1003_SoftReset+0x50>
	while(VS1003_ReadReg(SPI_MODE) != 0x0804)
 8000e00:	2000      	movs	r0, #0
 8000e02:	f7ff ff8b 	bl	8000d1c <VS1003_ReadReg>
 8000e06:	4603      	mov	r3, r0
 8000e08:	461a      	mov	r2, r3
 8000e0a:	f640 0304 	movw	r3, #2052	@ 0x804
 8000e0e:	429a      	cmp	r2, r3
 8000e10:	d1e9      	bne.n	8000de6 <VS1003_SoftReset+0x22>
 8000e12:	e000      	b.n	8000e16 <VS1003_SoftReset+0x52>
		{
			break;
 8000e14:	bf00      	nop
		}
	}

	while(MP3_DREQ == 0);
 8000e16:	bf00      	nop
 8000e18:	2180      	movs	r1, #128	@ 0x80
 8000e1a:	482b      	ldr	r0, [pc, #172]	@ (8000ec8 <VS1003_SoftReset+0x104>)
 8000e1c:	f002 fe52 	bl	8003ac4 <HAL_GPIO_ReadPin>
 8000e20:	4603      	mov	r3, r0
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d0f8      	beq.n	8000e18 <VS1003_SoftReset+0x54>
	retry = 0;
 8000e26:	2300      	movs	r3, #0
 8000e28:	71fb      	strb	r3, [r7, #7]
	while( VS1003_ReadReg(SPI_CLOCKF) != 0x9800)
 8000e2a:	e009      	b.n	8000e40 <VS1003_SoftReset+0x7c>
	{
		VS1003_WriteReg(SPI_CLOCKF, 0x9800);
 8000e2c:	f44f 4118 	mov.w	r1, #38912	@ 0x9800
 8000e30:	2003      	movs	r0, #3
 8000e32:	f7ff ff2f 	bl	8000c94 <VS1003_WriteReg>
		if(retry++ > 100)
 8000e36:	79fb      	ldrb	r3, [r7, #7]
 8000e38:	1c5a      	adds	r2, r3, #1
 8000e3a:	71fa      	strb	r2, [r7, #7]
 8000e3c:	2b64      	cmp	r3, #100	@ 0x64
 8000e3e:	d807      	bhi.n	8000e50 <VS1003_SoftReset+0x8c>
	while( VS1003_ReadReg(SPI_CLOCKF) != 0x9800)
 8000e40:	2003      	movs	r0, #3
 8000e42:	f7ff ff6b 	bl	8000d1c <VS1003_ReadReg>
 8000e46:	4603      	mov	r3, r0
 8000e48:	f5b3 4f18 	cmp.w	r3, #38912	@ 0x9800
 8000e4c:	d1ee      	bne.n	8000e2c <VS1003_SoftReset+0x68>
 8000e4e:	e000      	b.n	8000e52 <VS1003_SoftReset+0x8e>
		{
			break;
 8000e50:	bf00      	nop
		}
	}

	retry = 0;
 8000e52:	2300      	movs	r3, #0
 8000e54:	71fb      	strb	r3, [r7, #7]
	while( VS1003_ReadReg(SPI_AUDATA) != 0xBB81)
 8000e56:	e009      	b.n	8000e6c <VS1003_SoftReset+0xa8>
	{
		VS1003_WriteReg(SPI_AUDATA, 0xBB81);
 8000e58:	f64b 3181 	movw	r1, #48001	@ 0xbb81
 8000e5c:	2005      	movs	r0, #5
 8000e5e:	f7ff ff19 	bl	8000c94 <VS1003_WriteReg>
		if(retry++ > 100)
 8000e62:	79fb      	ldrb	r3, [r7, #7]
 8000e64:	1c5a      	adds	r2, r3, #1
 8000e66:	71fa      	strb	r2, [r7, #7]
 8000e68:	2b64      	cmp	r3, #100	@ 0x64
 8000e6a:	d809      	bhi.n	8000e80 <VS1003_SoftReset+0xbc>
	while( VS1003_ReadReg(SPI_AUDATA) != 0xBB81)
 8000e6c:	2005      	movs	r0, #5
 8000e6e:	f7ff ff55 	bl	8000d1c <VS1003_ReadReg>
 8000e72:	4603      	mov	r3, r0
 8000e74:	461a      	mov	r2, r3
 8000e76:	f64b 3381 	movw	r3, #48001	@ 0xbb81
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	d1ec      	bne.n	8000e58 <VS1003_SoftReset+0x94>
 8000e7e:	e000      	b.n	8000e82 <VS1003_SoftReset+0xbe>
		{
			break;
 8000e80:	bf00      	nop
		}
	}

	VS1003_WriteReg(SPI_VOL, 0x0000);
 8000e82:	2100      	movs	r1, #0
 8000e84:	200b      	movs	r0, #11
 8000e86:	f7ff ff05 	bl	8000c94 <VS1003_WriteReg>
	VS1003_ResetDecodeTime();
 8000e8a:	f7ff ff8f 	bl	8000dac <VS1003_ResetDecodeTime>

	MP3_DCS(0);
 8000e8e:	2200      	movs	r2, #0
 8000e90:	2110      	movs	r1, #16
 8000e92:	480e      	ldr	r0, [pc, #56]	@ (8000ecc <VS1003_SoftReset+0x108>)
 8000e94:	f002 fe2e 	bl	8003af4 <HAL_GPIO_WritePin>
	VS1003_SPI_ReadWriteByte(0xFF);
 8000e98:	20ff      	movs	r0, #255	@ 0xff
 8000e9a:	f7ff fee5 	bl	8000c68 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(0xFF);
 8000e9e:	20ff      	movs	r0, #255	@ 0xff
 8000ea0:	f7ff fee2 	bl	8000c68 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(0xFF);
 8000ea4:	20ff      	movs	r0, #255	@ 0xff
 8000ea6:	f7ff fedf 	bl	8000c68 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(0xFF);
 8000eaa:	20ff      	movs	r0, #255	@ 0xff
 8000eac:	f7ff fedc 	bl	8000c68 <VS1003_SPI_ReadWriteByte>
	MP3_DCS(1);
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	2110      	movs	r1, #16
 8000eb4:	4805      	ldr	r0, [pc, #20]	@ (8000ecc <VS1003_SoftReset+0x108>)
 8000eb6:	f002 fe1d 	bl	8003af4 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8000eba:	2014      	movs	r0, #20
 8000ebc:	f001 fb3c 	bl	8002538 <HAL_Delay>
}
 8000ec0:	bf00      	nop
 8000ec2:	3708      	adds	r7, #8
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	40020800 	.word	0x40020800
 8000ecc:	40020000 	.word	0x40020000

08000ed0 <VS1003_SetVol>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
void VS1003_SetVol(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af00      	add	r7, sp, #0
	uint8_t i;
	uint16_t bass = 0;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	80bb      	strh	r3, [r7, #4]
	uint16_t vol = 0;
 8000eda:	2300      	movs	r3, #0
 8000edc:	807b      	strh	r3, [r7, #2]
	uint8_t vset = 0;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	707b      	strb	r3, [r7, #1]

	vset = 255 - vs1003ram[4];
 8000ee2:	4b17      	ldr	r3, [pc, #92]	@ (8000f40 <VS1003_SetVol+0x70>)
 8000ee4:	791b      	ldrb	r3, [r3, #4]
 8000ee6:	43db      	mvns	r3, r3
 8000ee8:	707b      	strb	r3, [r7, #1]
	vol = vset;
 8000eea:	787b      	ldrb	r3, [r7, #1]
 8000eec:	807b      	strh	r3, [r7, #2]
	vol <<= 8;
 8000eee:	887b      	ldrh	r3, [r7, #2]
 8000ef0:	021b      	lsls	r3, r3, #8
 8000ef2:	807b      	strh	r3, [r7, #2]
	vol += vset;
 8000ef4:	787b      	ldrb	r3, [r7, #1]
 8000ef6:	b29a      	uxth	r2, r3
 8000ef8:	887b      	ldrh	r3, [r7, #2]
 8000efa:	4413      	add	r3, r2
 8000efc:	807b      	strh	r3, [r7, #2]
	/* 0,henh.1,hfreq.2,lenh.3,lfreq */
	for( i = 0; i < 4; i++ )
 8000efe:	2300      	movs	r3, #0
 8000f00:	71fb      	strb	r3, [r7, #7]
 8000f02:	e00c      	b.n	8000f1e <VS1003_SetVol+0x4e>
	{
		bass <<= 4;
 8000f04:	88bb      	ldrh	r3, [r7, #4]
 8000f06:	011b      	lsls	r3, r3, #4
 8000f08:	80bb      	strh	r3, [r7, #4]
		bass += vs1003ram[i];
 8000f0a:	79fb      	ldrb	r3, [r7, #7]
 8000f0c:	4a0c      	ldr	r2, [pc, #48]	@ (8000f40 <VS1003_SetVol+0x70>)
 8000f0e:	5cd3      	ldrb	r3, [r2, r3]
 8000f10:	461a      	mov	r2, r3
 8000f12:	88bb      	ldrh	r3, [r7, #4]
 8000f14:	4413      	add	r3, r2
 8000f16:	80bb      	strh	r3, [r7, #4]
	for( i = 0; i < 4; i++ )
 8000f18:	79fb      	ldrb	r3, [r7, #7]
 8000f1a:	3301      	adds	r3, #1
 8000f1c:	71fb      	strb	r3, [r7, #7]
 8000f1e:	79fb      	ldrb	r3, [r7, #7]
 8000f20:	2b03      	cmp	r3, #3
 8000f22:	d9ef      	bls.n	8000f04 <VS1003_SetVol+0x34>
	}
	VS1003_WriteReg(SPI_BASS, bass);
 8000f24:	88bb      	ldrh	r3, [r7, #4]
 8000f26:	4619      	mov	r1, r3
 8000f28:	2002      	movs	r0, #2
 8000f2a:	f7ff feb3 	bl	8000c94 <VS1003_WriteReg>
	VS1003_WriteReg(SPI_VOL, vol);
 8000f2e:	887b      	ldrh	r3, [r7, #2]
 8000f30:	4619      	mov	r1, r3
 8000f32:	200b      	movs	r0, #11
 8000f34:	f7ff feae 	bl	8000c94 <VS1003_WriteReg>
}
 8000f38:	bf00      	nop
 8000f3a:	3708      	adds	r7, #8
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bd80      	pop	{r7, pc}
 8000f40:	20000000 	.word	0x20000000

08000f44 <VS1003_WriteData>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
void VS1003_WriteData(uint8_t* buf)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b084      	sub	sp, #16
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
	uint8_t count = 32;
 8000f4c:	2320      	movs	r3, #32
 8000f4e:	73fb      	strb	r3, [r7, #15]

	MP3_DCS(0);
 8000f50:	2200      	movs	r2, #0
 8000f52:	2110      	movs	r1, #16
 8000f54:	480f      	ldr	r0, [pc, #60]	@ (8000f94 <VS1003_WriteData+0x50>)
 8000f56:	f002 fdcd 	bl	8003af4 <HAL_GPIO_WritePin>
	while(count--)
 8000f5a:	e006      	b.n	8000f6a <VS1003_WriteData+0x26>
	{
		VS1003_SPI_ReadWriteByte(*buf++);
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	1c5a      	adds	r2, r3, #1
 8000f60:	607a      	str	r2, [r7, #4]
 8000f62:	781b      	ldrb	r3, [r3, #0]
 8000f64:	4618      	mov	r0, r3
 8000f66:	f7ff fe7f 	bl	8000c68 <VS1003_SPI_ReadWriteByte>
	while(count--)
 8000f6a:	7bfb      	ldrb	r3, [r7, #15]
 8000f6c:	1e5a      	subs	r2, r3, #1
 8000f6e:	73fa      	strb	r2, [r7, #15]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d1f3      	bne.n	8000f5c <VS1003_WriteData+0x18>
	}
	MP3_DCS(1);
 8000f74:	2201      	movs	r2, #1
 8000f76:	2110      	movs	r1, #16
 8000f78:	4806      	ldr	r0, [pc, #24]	@ (8000f94 <VS1003_WriteData+0x50>)
 8000f7a:	f002 fdbb 	bl	8003af4 <HAL_GPIO_WritePin>
	MP3_CCS(1);
 8000f7e:	2201      	movs	r2, #1
 8000f80:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f84:	4804      	ldr	r0, [pc, #16]	@ (8000f98 <VS1003_WriteData+0x54>)
 8000f86:	f002 fdb5 	bl	8003af4 <HAL_GPIO_WritePin>
}
 8000f8a:	bf00      	nop
 8000f8c:	3710      	adds	r7, #16
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	40020000 	.word	0x40020000
 8000f98:	40020400 	.word	0x40020400

08000f9c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b084      	sub	sp, #16
 8000fa0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000fa2:	463b      	mov	r3, r7
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	601a      	str	r2, [r3, #0]
 8000fa8:	605a      	str	r2, [r3, #4]
 8000faa:	609a      	str	r2, [r3, #8]
 8000fac:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000fae:	4b36      	ldr	r3, [pc, #216]	@ (8001088 <MX_ADC1_Init+0xec>)
 8000fb0:	4a36      	ldr	r2, [pc, #216]	@ (800108c <MX_ADC1_Init+0xf0>)
 8000fb2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000fb4:	4b34      	ldr	r3, [pc, #208]	@ (8001088 <MX_ADC1_Init+0xec>)
 8000fb6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000fba:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000fbc:	4b32      	ldr	r3, [pc, #200]	@ (8001088 <MX_ADC1_Init+0xec>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000fc2:	4b31      	ldr	r3, [pc, #196]	@ (8001088 <MX_ADC1_Init+0xec>)
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000fc8:	4b2f      	ldr	r3, [pc, #188]	@ (8001088 <MX_ADC1_Init+0xec>)
 8000fca:	2201      	movs	r2, #1
 8000fcc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000fce:	4b2e      	ldr	r3, [pc, #184]	@ (8001088 <MX_ADC1_Init+0xec>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000fd6:	4b2c      	ldr	r3, [pc, #176]	@ (8001088 <MX_ADC1_Init+0xec>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000fdc:	4b2a      	ldr	r3, [pc, #168]	@ (8001088 <MX_ADC1_Init+0xec>)
 8000fde:	4a2c      	ldr	r2, [pc, #176]	@ (8001090 <MX_ADC1_Init+0xf4>)
 8000fe0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000fe2:	4b29      	ldr	r3, [pc, #164]	@ (8001088 <MX_ADC1_Init+0xec>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8000fe8:	4b27      	ldr	r3, [pc, #156]	@ (8001088 <MX_ADC1_Init+0xec>)
 8000fea:	2204      	movs	r2, #4
 8000fec:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000fee:	4b26      	ldr	r3, [pc, #152]	@ (8001088 <MX_ADC1_Init+0xec>)
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000ff6:	4b24      	ldr	r3, [pc, #144]	@ (8001088 <MX_ADC1_Init+0xec>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ffc:	4822      	ldr	r0, [pc, #136]	@ (8001088 <MX_ADC1_Init+0xec>)
 8000ffe:	f001 fabf 	bl	8002580 <HAL_ADC_Init>
 8001002:	4603      	mov	r3, r0
 8001004:	2b00      	cmp	r3, #0
 8001006:	d001      	beq.n	800100c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001008:	f000 fe20 	bl	8001c4c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800100c:	230a      	movs	r3, #10
 800100e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001010:	2301      	movs	r3, #1
 8001012:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8001014:	2304      	movs	r3, #4
 8001016:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001018:	463b      	mov	r3, r7
 800101a:	4619      	mov	r1, r3
 800101c:	481a      	ldr	r0, [pc, #104]	@ (8001088 <MX_ADC1_Init+0xec>)
 800101e:	f001 fc25 	bl	800286c <HAL_ADC_ConfigChannel>
 8001022:	4603      	mov	r3, r0
 8001024:	2b00      	cmp	r3, #0
 8001026:	d001      	beq.n	800102c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001028:	f000 fe10 	bl	8001c4c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 800102c:	230c      	movs	r3, #12
 800102e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001030:	2302      	movs	r3, #2
 8001032:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001034:	463b      	mov	r3, r7
 8001036:	4619      	mov	r1, r3
 8001038:	4813      	ldr	r0, [pc, #76]	@ (8001088 <MX_ADC1_Init+0xec>)
 800103a:	f001 fc17 	bl	800286c <HAL_ADC_ConfigChannel>
 800103e:	4603      	mov	r3, r0
 8001040:	2b00      	cmp	r3, #0
 8001042:	d001      	beq.n	8001048 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001044:	f000 fe02 	bl	8001c4c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001048:	230d      	movs	r3, #13
 800104a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800104c:	2303      	movs	r3, #3
 800104e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001050:	463b      	mov	r3, r7
 8001052:	4619      	mov	r1, r3
 8001054:	480c      	ldr	r0, [pc, #48]	@ (8001088 <MX_ADC1_Init+0xec>)
 8001056:	f001 fc09 	bl	800286c <HAL_ADC_ConfigChannel>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d001      	beq.n	8001064 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8001060:	f000 fdf4 	bl	8001c4c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001064:	2309      	movs	r3, #9
 8001066:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001068:	2304      	movs	r3, #4
 800106a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800106c:	463b      	mov	r3, r7
 800106e:	4619      	mov	r1, r3
 8001070:	4805      	ldr	r0, [pc, #20]	@ (8001088 <MX_ADC1_Init+0xec>)
 8001072:	f001 fbfb 	bl	800286c <HAL_ADC_ConfigChannel>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d001      	beq.n	8001080 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 800107c:	f000 fde6 	bl	8001c4c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001080:	bf00      	nop
 8001082:	3710      	adds	r7, #16
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	200000e8 	.word	0x200000e8
 800108c:	40012000 	.word	0x40012000
 8001090:	0f000001 	.word	0x0f000001

08001094 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b08a      	sub	sp, #40	@ 0x28
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800109c:	f107 0314 	add.w	r3, r7, #20
 80010a0:	2200      	movs	r2, #0
 80010a2:	601a      	str	r2, [r3, #0]
 80010a4:	605a      	str	r2, [r3, #4]
 80010a6:	609a      	str	r2, [r3, #8]
 80010a8:	60da      	str	r2, [r3, #12]
 80010aa:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	4a3c      	ldr	r2, [pc, #240]	@ (80011a4 <HAL_ADC_MspInit+0x110>)
 80010b2:	4293      	cmp	r3, r2
 80010b4:	d171      	bne.n	800119a <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80010b6:	2300      	movs	r3, #0
 80010b8:	613b      	str	r3, [r7, #16]
 80010ba:	4b3b      	ldr	r3, [pc, #236]	@ (80011a8 <HAL_ADC_MspInit+0x114>)
 80010bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010be:	4a3a      	ldr	r2, [pc, #232]	@ (80011a8 <HAL_ADC_MspInit+0x114>)
 80010c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80010c6:	4b38      	ldr	r3, [pc, #224]	@ (80011a8 <HAL_ADC_MspInit+0x114>)
 80010c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010ce:	613b      	str	r3, [r7, #16]
 80010d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010d2:	2300      	movs	r3, #0
 80010d4:	60fb      	str	r3, [r7, #12]
 80010d6:	4b34      	ldr	r3, [pc, #208]	@ (80011a8 <HAL_ADC_MspInit+0x114>)
 80010d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010da:	4a33      	ldr	r2, [pc, #204]	@ (80011a8 <HAL_ADC_MspInit+0x114>)
 80010dc:	f043 0304 	orr.w	r3, r3, #4
 80010e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010e2:	4b31      	ldr	r3, [pc, #196]	@ (80011a8 <HAL_ADC_MspInit+0x114>)
 80010e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010e6:	f003 0304 	and.w	r3, r3, #4
 80010ea:	60fb      	str	r3, [r7, #12]
 80010ec:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ee:	2300      	movs	r3, #0
 80010f0:	60bb      	str	r3, [r7, #8]
 80010f2:	4b2d      	ldr	r3, [pc, #180]	@ (80011a8 <HAL_ADC_MspInit+0x114>)
 80010f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010f6:	4a2c      	ldr	r2, [pc, #176]	@ (80011a8 <HAL_ADC_MspInit+0x114>)
 80010f8:	f043 0302 	orr.w	r3, r3, #2
 80010fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80010fe:	4b2a      	ldr	r3, [pc, #168]	@ (80011a8 <HAL_ADC_MspInit+0x114>)
 8001100:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001102:	f003 0302 	and.w	r3, r3, #2
 8001106:	60bb      	str	r3, [r7, #8]
 8001108:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> ADC1_IN10
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 800110a:	230d      	movs	r3, #13
 800110c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800110e:	2303      	movs	r3, #3
 8001110:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001112:	2300      	movs	r3, #0
 8001114:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001116:	f107 0314 	add.w	r3, r7, #20
 800111a:	4619      	mov	r1, r3
 800111c:	4823      	ldr	r0, [pc, #140]	@ (80011ac <HAL_ADC_MspInit+0x118>)
 800111e:	f002 fb35 	bl	800378c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001122:	2302      	movs	r3, #2
 8001124:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001126:	2303      	movs	r3, #3
 8001128:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112a:	2300      	movs	r3, #0
 800112c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800112e:	f107 0314 	add.w	r3, r7, #20
 8001132:	4619      	mov	r1, r3
 8001134:	481e      	ldr	r0, [pc, #120]	@ (80011b0 <HAL_ADC_MspInit+0x11c>)
 8001136:	f002 fb29 	bl	800378c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800113a:	4b1e      	ldr	r3, [pc, #120]	@ (80011b4 <HAL_ADC_MspInit+0x120>)
 800113c:	4a1e      	ldr	r2, [pc, #120]	@ (80011b8 <HAL_ADC_MspInit+0x124>)
 800113e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001140:	4b1c      	ldr	r3, [pc, #112]	@ (80011b4 <HAL_ADC_MspInit+0x120>)
 8001142:	2200      	movs	r2, #0
 8001144:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001146:	4b1b      	ldr	r3, [pc, #108]	@ (80011b4 <HAL_ADC_MspInit+0x120>)
 8001148:	2200      	movs	r2, #0
 800114a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800114c:	4b19      	ldr	r3, [pc, #100]	@ (80011b4 <HAL_ADC_MspInit+0x120>)
 800114e:	2200      	movs	r2, #0
 8001150:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001152:	4b18      	ldr	r3, [pc, #96]	@ (80011b4 <HAL_ADC_MspInit+0x120>)
 8001154:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001158:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800115a:	4b16      	ldr	r3, [pc, #88]	@ (80011b4 <HAL_ADC_MspInit+0x120>)
 800115c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001160:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001162:	4b14      	ldr	r3, [pc, #80]	@ (80011b4 <HAL_ADC_MspInit+0x120>)
 8001164:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001168:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800116a:	4b12      	ldr	r3, [pc, #72]	@ (80011b4 <HAL_ADC_MspInit+0x120>)
 800116c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001170:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001172:	4b10      	ldr	r3, [pc, #64]	@ (80011b4 <HAL_ADC_MspInit+0x120>)
 8001174:	2200      	movs	r2, #0
 8001176:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001178:	4b0e      	ldr	r3, [pc, #56]	@ (80011b4 <HAL_ADC_MspInit+0x120>)
 800117a:	2200      	movs	r2, #0
 800117c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800117e:	480d      	ldr	r0, [pc, #52]	@ (80011b4 <HAL_ADC_MspInit+0x120>)
 8001180:	f001 fef6 	bl	8002f70 <HAL_DMA_Init>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d001      	beq.n	800118e <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800118a:	f000 fd5f 	bl	8001c4c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	4a08      	ldr	r2, [pc, #32]	@ (80011b4 <HAL_ADC_MspInit+0x120>)
 8001192:	639a      	str	r2, [r3, #56]	@ 0x38
 8001194:	4a07      	ldr	r2, [pc, #28]	@ (80011b4 <HAL_ADC_MspInit+0x120>)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800119a:	bf00      	nop
 800119c:	3728      	adds	r7, #40	@ 0x28
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	40012000 	.word	0x40012000
 80011a8:	40023800 	.word	0x40023800
 80011ac:	40020800 	.word	0x40020800
 80011b0:	40020400 	.word	0x40020400
 80011b4:	20000130 	.word	0x20000130
 80011b8:	40026410 	.word	0x40026410

080011bc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80011c2:	2300      	movs	r3, #0
 80011c4:	607b      	str	r3, [r7, #4]
 80011c6:	4b14      	ldr	r3, [pc, #80]	@ (8001218 <MX_DMA_Init+0x5c>)
 80011c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ca:	4a13      	ldr	r2, [pc, #76]	@ (8001218 <MX_DMA_Init+0x5c>)
 80011cc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80011d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011d2:	4b11      	ldr	r3, [pc, #68]	@ (8001218 <MX_DMA_Init+0x5c>)
 80011d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80011da:	607b      	str	r3, [r7, #4]
 80011dc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 80011de:	2200      	movs	r2, #0
 80011e0:	2105      	movs	r1, #5
 80011e2:	2038      	movs	r0, #56	@ 0x38
 80011e4:	f001 fe9a 	bl	8002f1c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80011e8:	2038      	movs	r0, #56	@ 0x38
 80011ea:	f001 feb3 	bl	8002f54 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 80011ee:	2200      	movs	r2, #0
 80011f0:	2105      	movs	r1, #5
 80011f2:	203b      	movs	r0, #59	@ 0x3b
 80011f4:	f001 fe92 	bl	8002f1c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80011f8:	203b      	movs	r0, #59	@ 0x3b
 80011fa:	f001 feab 	bl	8002f54 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 80011fe:	2200      	movs	r2, #0
 8001200:	2105      	movs	r1, #5
 8001202:	2045      	movs	r0, #69	@ 0x45
 8001204:	f001 fe8a 	bl	8002f1c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001208:	2045      	movs	r0, #69	@ 0x45
 800120a:	f001 fea3 	bl	8002f54 <HAL_NVIC_EnableIRQ>

}
 800120e:	bf00      	nop
 8001210:	3708      	adds	r7, #8
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	40023800 	.word	0x40023800

0800121c <MX_FREERTOS_Init>:
/**
 * @brief  FreeRTOS initialization
 * @param  None
 * @retval None
 */
void MX_FREERTOS_Init(void) {
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */
	/* Create the mutex(es) */
	/* creation of timeMutex */
	timeMutexHandle = osMutexNew(&timeMutex_attributes);
 8001220:	482e      	ldr	r0, [pc, #184]	@ (80012dc <MX_FREERTOS_Init+0xc0>)
 8001222:	f00a ff18 	bl	800c056 <osMutexNew>
 8001226:	4603      	mov	r3, r0
 8001228:	4a2d      	ldr	r2, [pc, #180]	@ (80012e0 <MX_FREERTOS_Init+0xc4>)
 800122a:	6013      	str	r3, [r2, #0]
	/* add mutexes, ... */
	/* USER CODE END RTOS_MUTEX */

	/* Create the semaphores(s) */
	/* creation of timeSem */
	timeSemHandle = osSemaphoreNew(1, 0, &timeSem_attributes);
 800122c:	4a2d      	ldr	r2, [pc, #180]	@ (80012e4 <MX_FREERTOS_Init+0xc8>)
 800122e:	2100      	movs	r1, #0
 8001230:	2001      	movs	r0, #1
 8001232:	f00b f81e 	bl	800c272 <osSemaphoreNew>
 8001236:	4603      	mov	r3, r0
 8001238:	4a2b      	ldr	r2, [pc, #172]	@ (80012e8 <MX_FREERTOS_Init+0xcc>)
 800123a:	6013      	str	r3, [r2, #0]
	/* start timers, add new ones, ... */
	/* USER CODE END RTOS_TIMERS */

	/* Create the queue(s) */
	/* creation of volQueue */
	volQueueHandle = osMessageQueueNew(5, sizeof(uint8_t),
 800123c:	4a2b      	ldr	r2, [pc, #172]	@ (80012ec <MX_FREERTOS_Init+0xd0>)
 800123e:	2101      	movs	r1, #1
 8001240:	2005      	movs	r0, #5
 8001242:	f00b f959 	bl	800c4f8 <osMessageQueueNew>
 8001246:	4603      	mov	r3, r0
 8001248:	4a29      	ldr	r2, [pc, #164]	@ (80012f0 <MX_FREERTOS_Init+0xd4>)
 800124a:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* creation of defaultTask */
	defaultTaskHandle = osThreadNew(StartDefaultTask, NULL,
 800124c:	4a29      	ldr	r2, [pc, #164]	@ (80012f4 <MX_FREERTOS_Init+0xd8>)
 800124e:	2100      	movs	r1, #0
 8001250:	4829      	ldr	r0, [pc, #164]	@ (80012f8 <MX_FREERTOS_Init+0xdc>)
 8001252:	f00a fc9c 	bl	800bb8e <osThreadNew>
 8001256:	4603      	mov	r3, r0
 8001258:	4a28      	ldr	r2, [pc, #160]	@ (80012fc <MX_FREERTOS_Init+0xe0>)
 800125a:	6013      	str	r3, [r2, #0]
			&defaultTask_attributes);

	/* creation of TimeTask */
	TimeTaskHandle = osThreadNew(StartTime, NULL, &TimeTask_attributes);
 800125c:	4a28      	ldr	r2, [pc, #160]	@ (8001300 <MX_FREERTOS_Init+0xe4>)
 800125e:	2100      	movs	r1, #0
 8001260:	4828      	ldr	r0, [pc, #160]	@ (8001304 <MX_FREERTOS_Init+0xe8>)
 8001262:	f00a fc94 	bl	800bb8e <osThreadNew>
 8001266:	4603      	mov	r3, r0
 8001268:	4a27      	ldr	r2, [pc, #156]	@ (8001308 <MX_FREERTOS_Init+0xec>)
 800126a:	6013      	str	r3, [r2, #0]

	/* creation of LEDTask */
	LEDTaskHandle = osThreadNew(StartLED, NULL, &LEDTask_attributes);
 800126c:	4a27      	ldr	r2, [pc, #156]	@ (800130c <MX_FREERTOS_Init+0xf0>)
 800126e:	2100      	movs	r1, #0
 8001270:	4827      	ldr	r0, [pc, #156]	@ (8001310 <MX_FREERTOS_Init+0xf4>)
 8001272:	f00a fc8c 	bl	800bb8e <osThreadNew>
 8001276:	4603      	mov	r3, r0
 8001278:	4a26      	ldr	r2, [pc, #152]	@ (8001314 <MX_FREERTOS_Init+0xf8>)
 800127a:	6013      	str	r3, [r2, #0]

	/* creation of LCDTask */
	LCDTaskHandle = osThreadNew(StartLCD, NULL, &LCDTask_attributes);
 800127c:	4a26      	ldr	r2, [pc, #152]	@ (8001318 <MX_FREERTOS_Init+0xfc>)
 800127e:	2100      	movs	r1, #0
 8001280:	4826      	ldr	r0, [pc, #152]	@ (800131c <MX_FREERTOS_Init+0x100>)
 8001282:	f00a fc84 	bl	800bb8e <osThreadNew>
 8001286:	4603      	mov	r3, r0
 8001288:	4a25      	ldr	r2, [pc, #148]	@ (8001320 <MX_FREERTOS_Init+0x104>)
 800128a:	6013      	str	r3, [r2, #0]

	/* creation of UartTask */
	UartTaskHandle = osThreadNew(StartUart, NULL, &UartTask_attributes);
 800128c:	4a25      	ldr	r2, [pc, #148]	@ (8001324 <MX_FREERTOS_Init+0x108>)
 800128e:	2100      	movs	r1, #0
 8001290:	4825      	ldr	r0, [pc, #148]	@ (8001328 <MX_FREERTOS_Init+0x10c>)
 8001292:	f00a fc7c 	bl	800bb8e <osThreadNew>
 8001296:	4603      	mov	r3, r0
 8001298:	4a24      	ldr	r2, [pc, #144]	@ (800132c <MX_FREERTOS_Init+0x110>)
 800129a:	6013      	str	r3, [r2, #0]

	/* creation of VS1003Task */
	VS1003TaskHandle = osThreadNew(StartVS1003, NULL, &VS1003Task_attributes);
 800129c:	4a24      	ldr	r2, [pc, #144]	@ (8001330 <MX_FREERTOS_Init+0x114>)
 800129e:	2100      	movs	r1, #0
 80012a0:	4824      	ldr	r0, [pc, #144]	@ (8001334 <MX_FREERTOS_Init+0x118>)
 80012a2:	f00a fc74 	bl	800bb8e <osThreadNew>
 80012a6:	4603      	mov	r3, r0
 80012a8:	4a23      	ldr	r2, [pc, #140]	@ (8001338 <MX_FREERTOS_Init+0x11c>)
 80012aa:	6013      	str	r3, [r2, #0]

	/* creation of FATFSTask */
	FATFSTaskHandle = osThreadNew(StartFATFS, NULL, &FATFSTask_attributes);
 80012ac:	4a23      	ldr	r2, [pc, #140]	@ (800133c <MX_FREERTOS_Init+0x120>)
 80012ae:	2100      	movs	r1, #0
 80012b0:	4823      	ldr	r0, [pc, #140]	@ (8001340 <MX_FREERTOS_Init+0x124>)
 80012b2:	f00a fc6c 	bl	800bb8e <osThreadNew>
 80012b6:	4603      	mov	r3, r0
 80012b8:	4a22      	ldr	r2, [pc, #136]	@ (8001344 <MX_FREERTOS_Init+0x128>)
 80012ba:	6013      	str	r3, [r2, #0]

	/* creation of ADC2DMATask */
	ADC2DMATaskHandle = osThreadNew(StartADC2DMA, NULL,
 80012bc:	4a22      	ldr	r2, [pc, #136]	@ (8001348 <MX_FREERTOS_Init+0x12c>)
 80012be:	2100      	movs	r1, #0
 80012c0:	4822      	ldr	r0, [pc, #136]	@ (800134c <MX_FREERTOS_Init+0x130>)
 80012c2:	f00a fc64 	bl	800bb8e <osThreadNew>
 80012c6:	4603      	mov	r3, r0
 80012c8:	4a21      	ldr	r2, [pc, #132]	@ (8001350 <MX_FREERTOS_Init+0x134>)
 80012ca:	6013      	str	r3, [r2, #0]
	/* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	/* USER CODE END RTOS_THREADS */

	/* creation of eventFlags */
	eventFlagsHandle = osEventFlagsNew(&eventFlags_attributes);
 80012cc:	4821      	ldr	r0, [pc, #132]	@ (8001354 <MX_FREERTOS_Init+0x138>)
 80012ce:	f00a fddb 	bl	800be88 <osEventFlagsNew>
 80012d2:	4603      	mov	r3, r0
 80012d4:	4a20      	ldr	r2, [pc, #128]	@ (8001358 <MX_FREERTOS_Init+0x13c>)
 80012d6:	6013      	str	r3, [r2, #0]
	/* USER CODE BEGIN RTOS_EVENTS */

	/* add events, ... */
	/* USER CODE END RTOS_EVENTS */

}
 80012d8:	bf00      	nop
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	08011cbc 	.word	0x08011cbc
 80012e0:	200011d4 	.word	0x200011d4
 80012e4:	08011ccc 	.word	0x08011ccc
 80012e8:	200011d8 	.word	0x200011d8
 80012ec:	08011ca4 	.word	0x08011ca4
 80012f0:	200011d0 	.word	0x200011d0
 80012f4:	08011b84 	.word	0x08011b84
 80012f8:	0800135d 	.word	0x0800135d
 80012fc:	200011b0 	.word	0x200011b0
 8001300:	08011ba8 	.word	0x08011ba8
 8001304:	0800136d 	.word	0x0800136d
 8001308:	200011b4 	.word	0x200011b4
 800130c:	08011bcc 	.word	0x08011bcc
 8001310:	080013d9 	.word	0x080013d9
 8001314:	200011b8 	.word	0x200011b8
 8001318:	08011bf0 	.word	0x08011bf0
 800131c:	0800142d 	.word	0x0800142d
 8001320:	200011bc 	.word	0x200011bc
 8001324:	08011c14 	.word	0x08011c14
 8001328:	08001499 	.word	0x08001499
 800132c:	200011c0 	.word	0x200011c0
 8001330:	08011c38 	.word	0x08011c38
 8001334:	080014f5 	.word	0x080014f5
 8001338:	200011c4 	.word	0x200011c4
 800133c:	08011c5c 	.word	0x08011c5c
 8001340:	0800158d 	.word	0x0800158d
 8001344:	200011c8 	.word	0x200011c8
 8001348:	08011c80 	.word	0x08011c80
 800134c:	08001759 	.word	0x08001759
 8001350:	200011cc 	.word	0x200011cc
 8001354:	08011cdc 	.word	0x08011cdc
 8001358:	200011dc 	.word	0x200011dc

0800135c <StartDefaultTask>:
 * @brief  Function implementing the defaultTask thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument) {
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartDefaultTask */
	/* Infinite loop */
	for (;;) {
		osDelay(1);
 8001364:	2001      	movs	r0, #1
 8001366:	f00a fd74 	bl	800be52 <osDelay>
 800136a:	e7fb      	b.n	8001364 <StartDefaultTask+0x8>

0800136c <StartTime>:
 * @brief Function implementing the TimeTask thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTime */
void StartTime(void *argument) {
 800136c:	b580      	push	{r7, lr}
 800136e:	b084      	sub	sp, #16
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartTime */
	HAL_TIM_Base_Start_IT(&htim7);
 8001374:	4813      	ldr	r0, [pc, #76]	@ (80013c4 <StartTime+0x58>)
 8001376:	f004 ff63 	bl	8006240 <HAL_TIM_Base_Start_IT>
//		if (osSemaphoreAcquire(timeSemHandle, osWaitForever) == osOK) {
//			time_1sec++;
//			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
//		}

		uint32_t flags = osEventFlagsWait(eventFlagsHandle, EVENT_TIME_BIT,
 800137a:	4b13      	ldr	r3, [pc, #76]	@ (80013c8 <StartTime+0x5c>)
 800137c:	6818      	ldr	r0, [r3, #0]
 800137e:	f04f 33ff 	mov.w	r3, #4294967295
 8001382:	2200      	movs	r2, #0
 8001384:	2101      	movs	r1, #1
 8001386:	f00a fe01 	bl	800bf8c <osEventFlagsWait>
 800138a:	60f8      	str	r0, [r7, #12]
		osFlagsWaitAny, osWaitForever);
		if (flags & EVENT_TIME_BIT) {
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	f003 0301 	and.w	r3, r3, #1
 8001392:	2b00      	cmp	r3, #0
 8001394:	d0f1      	beq.n	800137a <StartTime+0xe>
			osMutexAcquire(timeMutexHandle, osWaitForever);
 8001396:	4b0d      	ldr	r3, [pc, #52]	@ (80013cc <StartTime+0x60>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f04f 31ff 	mov.w	r1, #4294967295
 800139e:	4618      	mov	r0, r3
 80013a0:	f00a fedf 	bl	800c162 <osMutexAcquire>
			time_1sec++;
 80013a4:	4b0a      	ldr	r3, [pc, #40]	@ (80013d0 <StartTime+0x64>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	3301      	adds	r3, #1
 80013aa:	4a09      	ldr	r2, [pc, #36]	@ (80013d0 <StartTime+0x64>)
 80013ac:	6013      	str	r3, [r2, #0]
			osMutexRelease(timeMutexHandle);
 80013ae:	4b07      	ldr	r3, [pc, #28]	@ (80013cc <StartTime+0x60>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	4618      	mov	r0, r3
 80013b4:	f00a ff20 	bl	800c1f8 <osMutexRelease>
			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 80013b8:	2140      	movs	r1, #64	@ 0x40
 80013ba:	4806      	ldr	r0, [pc, #24]	@ (80013d4 <StartTime+0x68>)
 80013bc:	f002 fbb3 	bl	8003b26 <HAL_GPIO_TogglePin>
	for (;;) {
 80013c0:	e7db      	b.n	800137a <StartTime+0xe>
 80013c2:	bf00      	nop
 80013c4:	200013d4 	.word	0x200013d4
 80013c8:	200011dc 	.word	0x200011dc
 80013cc:	200011d4 	.word	0x200011d4
 80013d0:	20001198 	.word	0x20001198
 80013d4:	40020800 	.word	0x40020800

080013d8 <StartLED>:
 * @brief Function implementing the LEDTask thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartLED */
void StartLED(void *argument) {
 80013d8:	b580      	push	{r7, lr}
 80013da:	b084      	sub	sp, #16
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartLED */
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, SET);
 80013e0:	2201      	movs	r2, #1
 80013e2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80013e6:	480e      	ldr	r0, [pc, #56]	@ (8001420 <StartLED+0x48>)
 80013e8:	f002 fb84 	bl	8003af4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, SET);
 80013ec:	2201      	movs	r2, #1
 80013ee:	2140      	movs	r1, #64	@ 0x40
 80013f0:	480c      	ldr	r0, [pc, #48]	@ (8001424 <StartLED+0x4c>)
 80013f2:	f002 fb7f 	bl	8003af4 <HAL_GPIO_WritePin>
	/* Infinite loop */
	for (;;) {
		uint32_t flags = osEventFlagsWait(eventFlagsHandle, EVENT_LED_BIT,
 80013f6:	4b0c      	ldr	r3, [pc, #48]	@ (8001428 <StartLED+0x50>)
 80013f8:	6818      	ldr	r0, [r3, #0]
 80013fa:	f04f 33ff 	mov.w	r3, #4294967295
 80013fe:	2200      	movs	r2, #0
 8001400:	2102      	movs	r1, #2
 8001402:	f00a fdc3 	bl	800bf8c <osEventFlagsWait>
 8001406:	60f8      	str	r0, [r7, #12]
		osFlagsWaitAny, osWaitForever);
		if (flags & EVENT_LED_BIT) {
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	f003 0302 	and.w	r3, r3, #2
 800140e:	2b00      	cmp	r3, #0
 8001410:	d0f1      	beq.n	80013f6 <StartLED+0x1e>
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8001412:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001416:	4802      	ldr	r0, [pc, #8]	@ (8001420 <StartLED+0x48>)
 8001418:	f002 fb85 	bl	8003b26 <HAL_GPIO_TogglePin>
	for (;;) {
 800141c:	e7eb      	b.n	80013f6 <StartLED+0x1e>
 800141e:	bf00      	nop
 8001420:	40020c00 	.word	0x40020c00
 8001424:	40020800 	.word	0x40020800
 8001428:	200011dc 	.word	0x200011dc

0800142c <StartLCD>:
 * @brief Function implementing the LCDTask thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartLCD */
void StartLCD(void *argument) {
 800142c:	b580      	push	{r7, lr}
 800142e:	b084      	sub	sp, #16
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartLCD */

	/* Infinite loop */
	for (;;) {
		uint32_t flags = osEventFlagsWait(eventFlagsHandle, EVENT_LCD_BIT,
 8001434:	4b13      	ldr	r3, [pc, #76]	@ (8001484 <StartLCD+0x58>)
 8001436:	6818      	ldr	r0, [r3, #0]
 8001438:	f04f 33ff 	mov.w	r3, #4294967295
 800143c:	2200      	movs	r2, #0
 800143e:	2104      	movs	r1, #4
 8001440:	f00a fda4 	bl	800bf8c <osEventFlagsWait>
 8001444:	60f8      	str	r0, [r7, #12]
		osFlagsWaitAny, osWaitForever);
		if (flags & EVENT_LCD_BIT) {
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	f003 0304 	and.w	r3, r3, #4
 800144c:	2b00      	cmp	r3, #0
 800144e:	d0f1      	beq.n	8001434 <StartLCD+0x8>
			uint32_t local_time;

			osMutexAcquire(timeMutexHandle, osWaitForever);
 8001450:	4b0d      	ldr	r3, [pc, #52]	@ (8001488 <StartLCD+0x5c>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f04f 31ff 	mov.w	r1, #4294967295
 8001458:	4618      	mov	r0, r3
 800145a:	f00a fe82 	bl	800c162 <osMutexAcquire>
			local_time = time_1sec;
 800145e:	4b0b      	ldr	r3, [pc, #44]	@ (800148c <StartLCD+0x60>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	60bb      	str	r3, [r7, #8]
			osMutexRelease(timeMutexHandle);
 8001464:	4b08      	ldr	r3, [pc, #32]	@ (8001488 <StartLCD+0x5c>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4618      	mov	r0, r3
 800146a:	f00a fec5 	bl	800c1f8 <osMutexRelease>

			sprintf(str, "%lu", local_time);
 800146e:	68ba      	ldr	r2, [r7, #8]
 8001470:	4907      	ldr	r1, [pc, #28]	@ (8001490 <StartLCD+0x64>)
 8001472:	4808      	ldr	r0, [pc, #32]	@ (8001494 <StartLCD+0x68>)
 8001474:	f00f fa4a 	bl	801090c <siprintf>
			CLCD_Puts(0, 0, (unsigned char*) str);
 8001478:	4a06      	ldr	r2, [pc, #24]	@ (8001494 <StartLCD+0x68>)
 800147a:	2100      	movs	r1, #0
 800147c:	2000      	movs	r0, #0
 800147e:	f7ff fa91 	bl	80009a4 <CLCD_Puts>
	for (;;) {
 8001482:	e7d7      	b.n	8001434 <StartLCD+0x8>
 8001484:	200011dc 	.word	0x200011dc
 8001488:	200011d4 	.word	0x200011d4
 800148c:	20001198 	.word	0x20001198
 8001490:	08011ac8 	.word	0x08011ac8
 8001494:	2000119c 	.word	0x2000119c

08001498 <StartUart>:
 * @brief Function implementing the UartTask thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartUart */
void StartUart(void *argument) {
 8001498:	b580      	push	{r7, lr}
 800149a:	b084      	sub	sp, #16
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartUart */
	/* Infinite loop */
	for (;;) {
		// TODO: 媛 
		uint32_t flags = osEventFlagsWait(eventFlagsHandle, EVENT_UART_BIT,
 80014a0:	4b10      	ldr	r3, [pc, #64]	@ (80014e4 <StartUart+0x4c>)
 80014a2:	6818      	ldr	r0, [r3, #0]
 80014a4:	f04f 33ff 	mov.w	r3, #4294967295
 80014a8:	2200      	movs	r2, #0
 80014aa:	2108      	movs	r1, #8
 80014ac:	f00a fd6e 	bl	800bf8c <osEventFlagsWait>
 80014b0:	60f8      	str	r0, [r7, #12]
		osFlagsWaitAny, osWaitForever);
		if (flags & EVENT_UART_BIT) {
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	f003 0308 	and.w	r3, r3, #8
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d0f1      	beq.n	80014a0 <StartUart+0x8>
			uint32_t local_time;

			osMutexAcquire(timeMutexHandle, osWaitForever);
 80014bc:	4b0a      	ldr	r3, [pc, #40]	@ (80014e8 <StartUart+0x50>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	f04f 31ff 	mov.w	r1, #4294967295
 80014c4:	4618      	mov	r0, r3
 80014c6:	f00a fe4c 	bl	800c162 <osMutexAcquire>
			local_time = time_1sec;
 80014ca:	4b08      	ldr	r3, [pc, #32]	@ (80014ec <StartUart+0x54>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	60bb      	str	r3, [r7, #8]
			osMutexRelease(timeMutexHandle);
 80014d0:	4b05      	ldr	r3, [pc, #20]	@ (80014e8 <StartUart+0x50>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4618      	mov	r0, r3
 80014d6:	f00a fe8f 	bl	800c1f8 <osMutexRelease>

			printf("%lu\n", local_time);
 80014da:	68b9      	ldr	r1, [r7, #8]
 80014dc:	4804      	ldr	r0, [pc, #16]	@ (80014f0 <StartUart+0x58>)
 80014de:	f00f f9a5 	bl	801082c <iprintf>
	for (;;) {
 80014e2:	e7dd      	b.n	80014a0 <StartUart+0x8>
 80014e4:	200011dc 	.word	0x200011dc
 80014e8:	200011d4 	.word	0x200011d4
 80014ec:	20001198 	.word	0x20001198
 80014f0:	08011acc 	.word	0x08011acc

080014f4 <StartVS1003>:
 * @brief Function implementing the VS1003Task thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartVS1003 */
void StartVS1003(void *argument) {
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b084      	sub	sp, #16
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartVS1003 */
	VS1003_Init();
 80014fc:	f7ff fae4 	bl	8000ac8 <VS1003_Init>
	VS1003_SoftReset();
 8001500:	f7ff fc60 	bl	8000dc4 <VS1003_SoftReset>
	VS1003_SetVol();
 8001504:	f7ff fce4 	bl	8000ed0 <VS1003_SetVol>
	uint8_t vol;

	for (;;) {
		// ㅽ 由쇱쇰 湲 (臾댄湲)
		//ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
		osThreadFlagsWait(1, osFlagsWaitAny, osWaitForever);
 8001508:	f04f 32ff 	mov.w	r2, #4294967295
 800150c:	2100      	movs	r1, #0
 800150e:	2001      	movs	r0, #1
 8001510:	f00a fc1e 	bl	800bd50 <osThreadFlagsWait>

		//  蹂寃 湲 諛 泥由
		if (osMessageQueueGet(volQueueHandle, &vol, NULL, 0) == osOK) {
 8001514:	4b17      	ldr	r3, [pc, #92]	@ (8001574 <StartVS1003+0x80>)
 8001516:	6818      	ldr	r0, [r3, #0]
 8001518:	f107 010f 	add.w	r1, r7, #15
 800151c:	2300      	movs	r3, #0
 800151e:	2200      	movs	r2, #0
 8001520:	f00b f8be 	bl	800c6a0 <osMessageQueueGet>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d104      	bne.n	8001534 <StartVS1003+0x40>
		    vs1003ram[4] = vol;
 800152a:	7bfa      	ldrb	r2, [r7, #15]
 800152c:	4b12      	ldr	r3, [pc, #72]	@ (8001578 <StartVS1003+0x84>)
 800152e:	711a      	strb	r2, [r3, #4]
		    VS1003_SetVol();
 8001530:	f7ff fcce 	bl	8000ed0 <VS1003_SetVol>
		}

		while (1) {
			if (mp3_buf_len - mp3_buf_index < MP3_CHUNK_SIZE)
 8001534:	4b11      	ldr	r3, [pc, #68]	@ (800157c <StartVS1003+0x88>)
 8001536:	681a      	ldr	r2, [r3, #0]
 8001538:	4b11      	ldr	r3, [pc, #68]	@ (8001580 <StartVS1003+0x8c>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	1ad3      	subs	r3, r2, r3
 800153e:	2b1f      	cmp	r3, #31
 8001540:	d913      	bls.n	800156a <StartVS1003+0x76>
				break; // 곗댄곌 遺議깊硫 湲

			if (MP3_DREQ == 1) {
 8001542:	2180      	movs	r1, #128	@ 0x80
 8001544:	480f      	ldr	r0, [pc, #60]	@ (8001584 <StartVS1003+0x90>)
 8001546:	f002 fabd 	bl	8003ac4 <HAL_GPIO_ReadPin>
 800154a:	4603      	mov	r3, r0
 800154c:	2b01      	cmp	r3, #1
 800154e:	d10e      	bne.n	800156e <StartVS1003+0x7a>
				VS1003_WriteData(&mp3_buf[mp3_buf_index]);
 8001550:	4b0b      	ldr	r3, [pc, #44]	@ (8001580 <StartVS1003+0x8c>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a0c      	ldr	r2, [pc, #48]	@ (8001588 <StartVS1003+0x94>)
 8001556:	4413      	add	r3, r2
 8001558:	4618      	mov	r0, r3
 800155a:	f7ff fcf3 	bl	8000f44 <VS1003_WriteData>
				mp3_buf_index += MP3_CHUNK_SIZE;
 800155e:	4b08      	ldr	r3, [pc, #32]	@ (8001580 <StartVS1003+0x8c>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	3320      	adds	r3, #32
 8001564:	4a06      	ldr	r2, [pc, #24]	@ (8001580 <StartVS1003+0x8c>)
 8001566:	6013      	str	r3, [r2, #0]
			if (mp3_buf_len - mp3_buf_index < MP3_CHUNK_SIZE)
 8001568:	e7e4      	b.n	8001534 <StartVS1003+0x40>
				break; // 곗댄곌 遺議깊硫 湲
 800156a:	bf00      	nop
 800156c:	e7cc      	b.n	8001508 <StartVS1003+0x14>
			} else {
				break; // DREQ媛 LOW硫 湲
 800156e:	bf00      	nop
		osThreadFlagsWait(1, osFlagsWaitAny, osWaitForever);
 8001570:	e7ca      	b.n	8001508 <StartVS1003+0x14>
 8001572:	bf00      	nop
 8001574:	200011d0 	.word	0x200011d0
 8001578:	20000000 	.word	0x20000000
 800157c:	20001190 	.word	0x20001190
 8001580:	20001194 	.word	0x20001194
 8001584:	40020800 	.word	0x40020800
 8001588:	20000190 	.word	0x20000190

0800158c <StartFATFS>:
 * @brief Function implementing the FATFSTask thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartFATFS */
void StartFATFS(void *argument) {
 800158c:	b580      	push	{r7, lr}
 800158e:	b08a      	sub	sp, #40	@ 0x28
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartFATFS */
	hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8001594:	4b63      	ldr	r3, [pc, #396]	@ (8001724 <StartFATFS+0x198>)
 8001596:	2200      	movs	r2, #0
 8001598:	611a      	str	r2, [r3, #16]
	uint32_t bw, br;
	char str2[20];

	// SD 移대 留댄
	if ((retSD = f_mount(&SDFatFS, &SDPath[0], 1)) == FR_OK) {
 800159a:	2201      	movs	r2, #1
 800159c:	4962      	ldr	r1, [pc, #392]	@ (8001728 <StartFATFS+0x19c>)
 800159e:	4863      	ldr	r0, [pc, #396]	@ (800172c <StartFATFS+0x1a0>)
 80015a0:	f009 f9e6 	bl	800a970 <f_mount>
 80015a4:	4603      	mov	r3, r0
 80015a6:	461a      	mov	r2, r3
 80015a8:	4b61      	ldr	r3, [pc, #388]	@ (8001730 <StartFATFS+0x1a4>)
 80015aa:	701a      	strb	r2, [r3, #0]
 80015ac:	4b60      	ldr	r3, [pc, #384]	@ (8001730 <StartFATFS+0x1a4>)
 80015ae:	781b      	ldrb	r3, [r3, #0]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d110      	bne.n	80015d6 <StartFATFS+0x4a>
		sprintf(str2, "f_mount OK %d", retSD);
 80015b4:	4b5e      	ldr	r3, [pc, #376]	@ (8001730 <StartFATFS+0x1a4>)
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	461a      	mov	r2, r3
 80015ba:	f107 0310 	add.w	r3, r7, #16
 80015be:	495d      	ldr	r1, [pc, #372]	@ (8001734 <StartFATFS+0x1a8>)
 80015c0:	4618      	mov	r0, r3
 80015c2:	f00f f9a3 	bl	801090c <siprintf>
		CLCD_Puts(0, 1, (unsigned char*) str2);
 80015c6:	f107 0310 	add.w	r3, r7, #16
 80015ca:	461a      	mov	r2, r3
 80015cc:	2101      	movs	r1, #1
 80015ce:	2000      	movs	r0, #0
 80015d0:	f7ff f9e8 	bl	80009a4 <CLCD_Puts>
 80015d4:	e00f      	b.n	80015f6 <StartFATFS+0x6a>
	} else {
		sprintf(str2, "f_mount failed %d", retSD);
 80015d6:	4b56      	ldr	r3, [pc, #344]	@ (8001730 <StartFATFS+0x1a4>)
 80015d8:	781b      	ldrb	r3, [r3, #0]
 80015da:	461a      	mov	r2, r3
 80015dc:	f107 0310 	add.w	r3, r7, #16
 80015e0:	4955      	ldr	r1, [pc, #340]	@ (8001738 <StartFATFS+0x1ac>)
 80015e2:	4618      	mov	r0, r3
 80015e4:	f00f f992 	bl	801090c <siprintf>
		CLCD_Puts(0, 1, (unsigned char*) str2);
 80015e8:	f107 0310 	add.w	r3, r7, #16
 80015ec:	461a      	mov	r2, r3
 80015ee:	2101      	movs	r1, #1
 80015f0:	2000      	movs	r0, #0
 80015f2:	f7ff f9d7 	bl	80009a4 <CLCD_Puts>
	}

	const char *filename = "0:/1.mp3";
 80015f6:	4b51      	ldr	r3, [pc, #324]	@ (800173c <StartFATFS+0x1b0>)
 80015f8:	627b      	str	r3, [r7, #36]	@ 0x24

	if ((retSD = f_open(&SDFile, filename, FA_READ)) == FR_OK) {
 80015fa:	2201      	movs	r2, #1
 80015fc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80015fe:	4850      	ldr	r0, [pc, #320]	@ (8001740 <StartFATFS+0x1b4>)
 8001600:	f009 fa1a 	bl	800aa38 <f_open>
 8001604:	4603      	mov	r3, r0
 8001606:	461a      	mov	r2, r3
 8001608:	4b49      	ldr	r3, [pc, #292]	@ (8001730 <StartFATFS+0x1a4>)
 800160a:	701a      	strb	r2, [r3, #0]
 800160c:	4b48      	ldr	r3, [pc, #288]	@ (8001730 <StartFATFS+0x1a4>)
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	2b00      	cmp	r3, #0
 8001612:	d105      	bne.n	8001620 <StartFATFS+0x94>

		CLCD_Puts(0, 1, (unsigned char*) filename);
 8001614:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001616:	2101      	movs	r1, #1
 8001618:	2000      	movs	r0, #0
 800161a:	f7ff f9c3 	bl	80009a4 <CLCD_Puts>
 800161e:	e012      	b.n	8001646 <StartFATFS+0xba>
	} else {

		sprintf(str2, "open error %d", retSD);
 8001620:	4b43      	ldr	r3, [pc, #268]	@ (8001730 <StartFATFS+0x1a4>)
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	461a      	mov	r2, r3
 8001626:	f107 0310 	add.w	r3, r7, #16
 800162a:	4946      	ldr	r1, [pc, #280]	@ (8001744 <StartFATFS+0x1b8>)
 800162c:	4618      	mov	r0, r3
 800162e:	f00f f96d 	bl	801090c <siprintf>
		CLCD_Puts(0, 1, (unsigned char*) str2);
 8001632:	f107 0310 	add.w	r3, r7, #16
 8001636:	461a      	mov	r2, r3
 8001638:	2101      	movs	r1, #1
 800163a:	2000      	movs	r0, #0
 800163c:	f7ff f9b2 	bl	80009a4 <CLCD_Puts>
		vTaskDelete(NULL);
 8001640:	2000      	movs	r0, #0
 8001642:	f00c fe0b 	bl	800e25c <vTaskDelete>
	}

	// 珥湲 踰 鍮
	mp3_buf_len = 0;
 8001646:	4b40      	ldr	r3, [pc, #256]	@ (8001748 <StartFATFS+0x1bc>)
 8001648:	2200      	movs	r2, #0
 800164a:	601a      	str	r2, [r3, #0]
	mp3_buf_index = 0;
 800164c:	4b3f      	ldr	r3, [pc, #252]	@ (800174c <StartFATFS+0x1c0>)
 800164e:	2200      	movs	r2, #0
 8001650:	601a      	str	r2, [r3, #0]
	/* Infinite loop */
	for (;;) {
		if (mp3_buf_len - mp3_buf_index < 512) {
 8001652:	4b3d      	ldr	r3, [pc, #244]	@ (8001748 <StartFATFS+0x1bc>)
 8001654:	681a      	ldr	r2, [r3, #0]
 8001656:	4b3d      	ldr	r3, [pc, #244]	@ (800174c <StartFATFS+0x1c0>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	1ad3      	subs	r3, r2, r3
 800165c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001660:	d25c      	bcs.n	800171c <StartFATFS+0x190>
			UINT br;
			// 踰쇰 쇰 밴: ⑥ 곗댄곌 ㅻ㈃ 쇰 蹂듭
			if (mp3_buf_index > 0 && mp3_buf_len > mp3_buf_index) {
 8001662:	4b3a      	ldr	r3, [pc, #232]	@ (800174c <StartFATFS+0x1c0>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d01d      	beq.n	80016a6 <StartFATFS+0x11a>
 800166a:	4b37      	ldr	r3, [pc, #220]	@ (8001748 <StartFATFS+0x1bc>)
 800166c:	681a      	ldr	r2, [r3, #0]
 800166e:	4b37      	ldr	r3, [pc, #220]	@ (800174c <StartFATFS+0x1c0>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	429a      	cmp	r2, r3
 8001674:	d917      	bls.n	80016a6 <StartFATFS+0x11a>
				memmove(mp3_buf, &mp3_buf[mp3_buf_index],
 8001676:	4b35      	ldr	r3, [pc, #212]	@ (800174c <StartFATFS+0x1c0>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	4a35      	ldr	r2, [pc, #212]	@ (8001750 <StartFATFS+0x1c4>)
 800167c:	1899      	adds	r1, r3, r2
 800167e:	4b32      	ldr	r3, [pc, #200]	@ (8001748 <StartFATFS+0x1bc>)
 8001680:	681a      	ldr	r2, [r3, #0]
 8001682:	4b32      	ldr	r3, [pc, #200]	@ (800174c <StartFATFS+0x1c0>)
 8001684:	681b      	ldr	r3, [r3, #0]
						mp3_buf_len - mp3_buf_index);
 8001686:	1ad3      	subs	r3, r2, r3
				memmove(mp3_buf, &mp3_buf[mp3_buf_index],
 8001688:	461a      	mov	r2, r3
 800168a:	4831      	ldr	r0, [pc, #196]	@ (8001750 <StartFATFS+0x1c4>)
 800168c:	f00f fa38 	bl	8010b00 <memmove>
				mp3_buf_len = mp3_buf_len - mp3_buf_index;
 8001690:	4b2d      	ldr	r3, [pc, #180]	@ (8001748 <StartFATFS+0x1bc>)
 8001692:	681a      	ldr	r2, [r3, #0]
 8001694:	4b2d      	ldr	r3, [pc, #180]	@ (800174c <StartFATFS+0x1c0>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	1ad3      	subs	r3, r2, r3
 800169a:	4a2b      	ldr	r2, [pc, #172]	@ (8001748 <StartFATFS+0x1bc>)
 800169c:	6013      	str	r3, [r2, #0]
				mp3_buf_index = 0;
 800169e:	4b2b      	ldr	r3, [pc, #172]	@ (800174c <StartFATFS+0x1c0>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	601a      	str	r2, [r3, #0]
			if (mp3_buf_index > 0 && mp3_buf_len > mp3_buf_index) {
 80016a4:	e00b      	b.n	80016be <StartFATFS+0x132>
			} else if (mp3_buf_index >= mp3_buf_len) {
 80016a6:	4b29      	ldr	r3, [pc, #164]	@ (800174c <StartFATFS+0x1c0>)
 80016a8:	681a      	ldr	r2, [r3, #0]
 80016aa:	4b27      	ldr	r3, [pc, #156]	@ (8001748 <StartFATFS+0x1bc>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	429a      	cmp	r2, r3
 80016b0:	d305      	bcc.n	80016be <StartFATFS+0x132>
				mp3_buf_len = 0;
 80016b2:	4b25      	ldr	r3, [pc, #148]	@ (8001748 <StartFATFS+0x1bc>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	601a      	str	r2, [r3, #0]
				mp3_buf_index = 0;
 80016b8:	4b24      	ldr	r3, [pc, #144]	@ (800174c <StartFATFS+0x1c0>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	601a      	str	r2, [r3, #0]
			}

			retSD = f_read(&SDFile, &mp3_buf[mp3_buf_len],
 80016be:	4b22      	ldr	r3, [pc, #136]	@ (8001748 <StartFATFS+0x1bc>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4a23      	ldr	r2, [pc, #140]	@ (8001750 <StartFATFS+0x1c4>)
 80016c4:	1899      	adds	r1, r3, r2
 80016c6:	4b20      	ldr	r3, [pc, #128]	@ (8001748 <StartFATFS+0x1bc>)
 80016c8:	681b      	ldr	r3, [r3, #0]
			MP3_BUF_SIZE - mp3_buf_len, &br);
 80016ca:	f5c3 5280 	rsb	r2, r3, #4096	@ 0x1000
			retSD = f_read(&SDFile, &mp3_buf[mp3_buf_len],
 80016ce:	f107 030c 	add.w	r3, r7, #12
 80016d2:	481b      	ldr	r0, [pc, #108]	@ (8001740 <StartFATFS+0x1b4>)
 80016d4:	f009 fc6b 	bl	800afae <f_read>
 80016d8:	4603      	mov	r3, r0
 80016da:	461a      	mov	r2, r3
 80016dc:	4b14      	ldr	r3, [pc, #80]	@ (8001730 <StartFATFS+0x1a4>)
 80016de:	701a      	strb	r2, [r3, #0]
			if (retSD != FR_OK || br == 0) {
 80016e0:	4b13      	ldr	r3, [pc, #76]	@ (8001730 <StartFATFS+0x1a4>)
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d102      	bne.n	80016ee <StartFATFS+0x162>
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d10a      	bne.n	8001704 <StartFATFS+0x178>
				//    ㅻ  泥쇰 由
				f_lseek(&SDFile, 0);
 80016ee:	2100      	movs	r1, #0
 80016f0:	4813      	ldr	r0, [pc, #76]	@ (8001740 <StartFATFS+0x1b4>)
 80016f2:	f009 fdca 	bl	800b28a <f_lseek>
				mp3_buf_len = 0;
 80016f6:	4b14      	ldr	r3, [pc, #80]	@ (8001748 <StartFATFS+0x1bc>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	601a      	str	r2, [r3, #0]
				mp3_buf_index = 0;
 80016fc:	4b13      	ldr	r3, [pc, #76]	@ (800174c <StartFATFS+0x1c0>)
 80016fe:	2200      	movs	r2, #0
 8001700:	601a      	str	r2, [r3, #0]
 8001702:	e7a6      	b.n	8001652 <StartFATFS+0xc6>
				continue;
			}
			mp3_buf_len += br;
 8001704:	4b10      	ldr	r3, [pc, #64]	@ (8001748 <StartFATFS+0x1bc>)
 8001706:	681a      	ldr	r2, [r3, #0]
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	4413      	add	r3, r2
 800170c:	4a0e      	ldr	r2, [pc, #56]	@ (8001748 <StartFATFS+0x1bc>)
 800170e:	6013      	str	r3, [r2, #0]

			// VS1003Task 由 蹂대댁 곗댄  ш
			//xTaskNotifyGive(VS1003TaskHandle);
			osThreadFlagsSet(VS1003TaskHandle, 1);
 8001710:	4b10      	ldr	r3, [pc, #64]	@ (8001754 <StartFATFS+0x1c8>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	2101      	movs	r1, #1
 8001716:	4618      	mov	r0, r3
 8001718:	f00a facc 	bl	800bcb4 <osThreadFlagsSet>
		}
		osDelay(10);
 800171c:	200a      	movs	r0, #10
 800171e:	f00a fb98 	bl	800be52 <osDelay>
		if (mp3_buf_len - mp3_buf_index < 512) {
 8001722:	e796      	b.n	8001652 <StartFATFS+0xc6>
 8001724:	200011ec 	.word	0x200011ec
 8001728:	2000146c 	.word	0x2000146c
 800172c:	20001470 	.word	0x20001470
 8001730:	20001468 	.word	0x20001468
 8001734:	08011ad4 	.word	0x08011ad4
 8001738:	08011ae4 	.word	0x08011ae4
 800173c:	08011af8 	.word	0x08011af8
 8001740:	200016a8 	.word	0x200016a8
 8001744:	08011b04 	.word	0x08011b04
 8001748:	20001190 	.word	0x20001190
 800174c:	20001194 	.word	0x20001194
 8001750:	20000190 	.word	0x20000190
 8001754:	200011c4 	.word	0x200011c4

08001758 <StartADC2DMA>:
 * @brief Function implementing the ADC2DMATask thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartADC2DMA */
void StartADC2DMA(void *argument) {
 8001758:	b580      	push	{r7, lr}
 800175a:	b08a      	sub	sp, #40	@ 0x28
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartADC2DMA */
	char str2[20];
	uint8_t last_scaled = 0;
 8001760:	2300      	movs	r3, #0
 8001762:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	/* Infinite loop */
	for (;;) {
		uint8_t scaled = 255-(adcval[0] * 255) / 4100;
 8001766:	4b20      	ldr	r3, [pc, #128]	@ (80017e8 <StartADC2DMA+0x90>)
 8001768:	881b      	ldrh	r3, [r3, #0]
 800176a:	461a      	mov	r2, r3
 800176c:	4613      	mov	r3, r2
 800176e:	021b      	lsls	r3, r3, #8
 8001770:	1a9b      	subs	r3, r3, r2
 8001772:	4a1e      	ldr	r2, [pc, #120]	@ (80017ec <StartADC2DMA+0x94>)
 8001774:	fb82 1203 	smull	r1, r2, r2, r3
 8001778:	12d2      	asrs	r2, r2, #11
 800177a:	17db      	asrs	r3, r3, #31
 800177c:	1a9b      	subs	r3, r3, r2
 800177e:	b2db      	uxtb	r3, r3
 8001780:	3b01      	subs	r3, #1
 8001782:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		uint8_t scaled_10 = (scaled / 10) * 10;
 8001786:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800178a:	4a19      	ldr	r2, [pc, #100]	@ (80017f0 <StartADC2DMA+0x98>)
 800178c:	fba2 2303 	umull	r2, r3, r2, r3
 8001790:	08db      	lsrs	r3, r3, #3
 8001792:	b2db      	uxtb	r3, r3
 8001794:	461a      	mov	r2, r3
 8001796:	0092      	lsls	r2, r2, #2
 8001798:	4413      	add	r3, r2
 800179a:	005b      	lsls	r3, r3, #1
 800179c:	b2db      	uxtb	r3, r3
 800179e:	73fb      	strb	r3, [r7, #15]

		//  媛 諛 留 곗댄 (遺 SPI 듭 以닿린)
		if (scaled_10 != last_scaled) {
 80017a0:	7bfb      	ldrb	r3, [r7, #15]
 80017a2:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80017a6:	429a      	cmp	r2, r3
 80017a8:	d00a      	beq.n	80017c0 <StartADC2DMA+0x68>
			last_scaled = scaled_10;
 80017aa:	7bfb      	ldrb	r3, [r7, #15]
 80017ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			osMessageQueuePut(volQueueHandle, &scaled_10, 0, 0);  //  媛  
 80017b0:	4b10      	ldr	r3, [pc, #64]	@ (80017f4 <StartADC2DMA+0x9c>)
 80017b2:	6818      	ldr	r0, [r3, #0]
 80017b4:	f107 010f 	add.w	r1, r7, #15
 80017b8:	2300      	movs	r3, #0
 80017ba:	2200      	movs	r2, #0
 80017bc:	f00a ff10 	bl	800c5e0 <osMessageQueuePut>
		}

		sprintf(str2, "%4d %4d", scaled, adcval[1]);
 80017c0:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80017c4:	4b08      	ldr	r3, [pc, #32]	@ (80017e8 <StartADC2DMA+0x90>)
 80017c6:	885b      	ldrh	r3, [r3, #2]
 80017c8:	f107 0010 	add.w	r0, r7, #16
 80017cc:	490a      	ldr	r1, [pc, #40]	@ (80017f8 <StartADC2DMA+0xa0>)
 80017ce:	f00f f89d 	bl	801090c <siprintf>
		CLCD_Puts(5, 0, (unsigned char*) str2);
 80017d2:	f107 0310 	add.w	r3, r7, #16
 80017d6:	461a      	mov	r2, r3
 80017d8:	2100      	movs	r1, #0
 80017da:	2005      	movs	r0, #5
 80017dc:	f7ff f8e2 	bl	80009a4 <CLCD_Puts>
		osDelay(50);
 80017e0:	2032      	movs	r0, #50	@ 0x32
 80017e2:	f00a fb36 	bl	800be52 <osDelay>
	for (;;) {
 80017e6:	e7be      	b.n	8001766 <StartADC2DMA+0xe>
 80017e8:	200011e0 	.word	0x200011e0
 80017ec:	7fe007ff 	.word	0x7fe007ff
 80017f0:	cccccccd 	.word	0xcccccccd
 80017f4:	200011d0 	.word	0x200011d0
 80017f8:	08011b14 	.word	0x08011b14

080017fc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b08c      	sub	sp, #48	@ 0x30
 8001800:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001802:	f107 031c 	add.w	r3, r7, #28
 8001806:	2200      	movs	r2, #0
 8001808:	601a      	str	r2, [r3, #0]
 800180a:	605a      	str	r2, [r3, #4]
 800180c:	609a      	str	r2, [r3, #8]
 800180e:	60da      	str	r2, [r3, #12]
 8001810:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001812:	2300      	movs	r3, #0
 8001814:	61bb      	str	r3, [r7, #24]
 8001816:	4b63      	ldr	r3, [pc, #396]	@ (80019a4 <MX_GPIO_Init+0x1a8>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800181a:	4a62      	ldr	r2, [pc, #392]	@ (80019a4 <MX_GPIO_Init+0x1a8>)
 800181c:	f043 0310 	orr.w	r3, r3, #16
 8001820:	6313      	str	r3, [r2, #48]	@ 0x30
 8001822:	4b60      	ldr	r3, [pc, #384]	@ (80019a4 <MX_GPIO_Init+0x1a8>)
 8001824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001826:	f003 0310 	and.w	r3, r3, #16
 800182a:	61bb      	str	r3, [r7, #24]
 800182c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800182e:	2300      	movs	r3, #0
 8001830:	617b      	str	r3, [r7, #20]
 8001832:	4b5c      	ldr	r3, [pc, #368]	@ (80019a4 <MX_GPIO_Init+0x1a8>)
 8001834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001836:	4a5b      	ldr	r2, [pc, #364]	@ (80019a4 <MX_GPIO_Init+0x1a8>)
 8001838:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800183c:	6313      	str	r3, [r2, #48]	@ 0x30
 800183e:	4b59      	ldr	r3, [pc, #356]	@ (80019a4 <MX_GPIO_Init+0x1a8>)
 8001840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001842:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001846:	617b      	str	r3, [r7, #20]
 8001848:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800184a:	2300      	movs	r3, #0
 800184c:	613b      	str	r3, [r7, #16]
 800184e:	4b55      	ldr	r3, [pc, #340]	@ (80019a4 <MX_GPIO_Init+0x1a8>)
 8001850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001852:	4a54      	ldr	r2, [pc, #336]	@ (80019a4 <MX_GPIO_Init+0x1a8>)
 8001854:	f043 0304 	orr.w	r3, r3, #4
 8001858:	6313      	str	r3, [r2, #48]	@ 0x30
 800185a:	4b52      	ldr	r3, [pc, #328]	@ (80019a4 <MX_GPIO_Init+0x1a8>)
 800185c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800185e:	f003 0304 	and.w	r3, r3, #4
 8001862:	613b      	str	r3, [r7, #16]
 8001864:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001866:	2300      	movs	r3, #0
 8001868:	60fb      	str	r3, [r7, #12]
 800186a:	4b4e      	ldr	r3, [pc, #312]	@ (80019a4 <MX_GPIO_Init+0x1a8>)
 800186c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800186e:	4a4d      	ldr	r2, [pc, #308]	@ (80019a4 <MX_GPIO_Init+0x1a8>)
 8001870:	f043 0301 	orr.w	r3, r3, #1
 8001874:	6313      	str	r3, [r2, #48]	@ 0x30
 8001876:	4b4b      	ldr	r3, [pc, #300]	@ (80019a4 <MX_GPIO_Init+0x1a8>)
 8001878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800187a:	f003 0301 	and.w	r3, r3, #1
 800187e:	60fb      	str	r3, [r7, #12]
 8001880:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001882:	2300      	movs	r3, #0
 8001884:	60bb      	str	r3, [r7, #8]
 8001886:	4b47      	ldr	r3, [pc, #284]	@ (80019a4 <MX_GPIO_Init+0x1a8>)
 8001888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800188a:	4a46      	ldr	r2, [pc, #280]	@ (80019a4 <MX_GPIO_Init+0x1a8>)
 800188c:	f043 0302 	orr.w	r3, r3, #2
 8001890:	6313      	str	r3, [r2, #48]	@ 0x30
 8001892:	4b44      	ldr	r3, [pc, #272]	@ (80019a4 <MX_GPIO_Init+0x1a8>)
 8001894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001896:	f003 0302 	and.w	r3, r3, #2
 800189a:	60bb      	str	r3, [r7, #8]
 800189c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800189e:	2300      	movs	r3, #0
 80018a0:	607b      	str	r3, [r7, #4]
 80018a2:	4b40      	ldr	r3, [pc, #256]	@ (80019a4 <MX_GPIO_Init+0x1a8>)
 80018a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018a6:	4a3f      	ldr	r2, [pc, #252]	@ (80019a4 <MX_GPIO_Init+0x1a8>)
 80018a8:	f043 0308 	orr.w	r3, r3, #8
 80018ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ae:	4b3d      	ldr	r3, [pc, #244]	@ (80019a4 <MX_GPIO_Init+0x1a8>)
 80018b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018b2:	f003 0308 	and.w	r3, r3, #8
 80018b6:	607b      	str	r3, [r7, #4]
 80018b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 80018ba:	2200      	movs	r2, #0
 80018bc:	21f7      	movs	r1, #247	@ 0xf7
 80018be:	483a      	ldr	r0, [pc, #232]	@ (80019a8 <MX_GPIO_Init+0x1ac>)
 80018c0:	f002 f918 	bl	8003af4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_6, GPIO_PIN_RESET);
 80018c4:	2200      	movs	r2, #0
 80018c6:	2150      	movs	r1, #80	@ 0x50
 80018c8:	4838      	ldr	r0, [pc, #224]	@ (80019ac <MX_GPIO_Init+0x1b0>)
 80018ca:	f002 f913 	bl	8003af4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 80018ce:	2200      	movs	r2, #0
 80018d0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80018d4:	4836      	ldr	r0, [pc, #216]	@ (80019b0 <MX_GPIO_Init+0x1b4>)
 80018d6:	f002 f90d 	bl	8003af4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 80018da:	2200      	movs	r2, #0
 80018dc:	2140      	movs	r1, #64	@ 0x40
 80018de:	4835      	ldr	r0, [pc, #212]	@ (80019b4 <MX_GPIO_Init+0x1b8>)
 80018e0:	f002 f908 	bl	8003af4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5|GPIO_PIN_9, GPIO_PIN_RESET);
 80018e4:	2200      	movs	r2, #0
 80018e6:	f44f 7108 	mov.w	r1, #544	@ 0x220
 80018ea:	4833      	ldr	r0, [pc, #204]	@ (80019b8 <MX_GPIO_Init+0x1bc>)
 80018ec:	f002 f902 	bl	8003af4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE4 PE5 PE6
                           PE7 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 80018f0:	23f7      	movs	r3, #247	@ 0xf7
 80018f2:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018f4:	2301      	movs	r3, #1
 80018f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f8:	2300      	movs	r3, #0
 80018fa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018fc:	2300      	movs	r3, #0
 80018fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001900:	f107 031c 	add.w	r3, r7, #28
 8001904:	4619      	mov	r1, r3
 8001906:	4828      	ldr	r0, [pc, #160]	@ (80019a8 <MX_GPIO_Init+0x1ac>)
 8001908:	f001 ff40 	bl	800378c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 800190c:	2350      	movs	r3, #80	@ 0x50
 800190e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001910:	2301      	movs	r3, #1
 8001912:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001914:	2300      	movs	r3, #0
 8001916:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001918:	2300      	movs	r3, #0
 800191a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800191c:	f107 031c 	add.w	r3, r7, #28
 8001920:	4619      	mov	r1, r3
 8001922:	4822      	ldr	r0, [pc, #136]	@ (80019ac <MX_GPIO_Init+0x1b0>)
 8001924:	f001 ff32 	bl	800378c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001928:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800192c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800192e:	2301      	movs	r3, #1
 8001930:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001932:	2300      	movs	r3, #0
 8001934:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001936:	2300      	movs	r3, #0
 8001938:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800193a:	f107 031c 	add.w	r3, r7, #28
 800193e:	4619      	mov	r1, r3
 8001940:	481b      	ldr	r0, [pc, #108]	@ (80019b0 <MX_GPIO_Init+0x1b4>)
 8001942:	f001 ff23 	bl	800378c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001946:	2340      	movs	r3, #64	@ 0x40
 8001948:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800194a:	2301      	movs	r3, #1
 800194c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800194e:	2300      	movs	r3, #0
 8001950:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001952:	2300      	movs	r3, #0
 8001954:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001956:	f107 031c 	add.w	r3, r7, #28
 800195a:	4619      	mov	r1, r3
 800195c:	4815      	ldr	r0, [pc, #84]	@ (80019b4 <MX_GPIO_Init+0x1b8>)
 800195e:	f001 ff15 	bl	800378c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001962:	2380      	movs	r3, #128	@ 0x80
 8001964:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001966:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800196a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196c:	2300      	movs	r3, #0
 800196e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001970:	f107 031c 	add.w	r3, r7, #28
 8001974:	4619      	mov	r1, r3
 8001976:	480f      	ldr	r0, [pc, #60]	@ (80019b4 <MX_GPIO_Init+0x1b8>)
 8001978:	f001 ff08 	bl	800378c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB5 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_9;
 800197c:	f44f 7308 	mov.w	r3, #544	@ 0x220
 8001980:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001982:	2301      	movs	r3, #1
 8001984:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001986:	2300      	movs	r3, #0
 8001988:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800198a:	2300      	movs	r3, #0
 800198c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800198e:	f107 031c 	add.w	r3, r7, #28
 8001992:	4619      	mov	r1, r3
 8001994:	4808      	ldr	r0, [pc, #32]	@ (80019b8 <MX_GPIO_Init+0x1bc>)
 8001996:	f001 fef9 	bl	800378c <HAL_GPIO_Init>

}
 800199a:	bf00      	nop
 800199c:	3730      	adds	r7, #48	@ 0x30
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	40023800 	.word	0x40023800
 80019a8:	40021000 	.word	0x40021000
 80019ac:	40020000 	.word	0x40020000
 80019b0:	40020c00 	.word	0x40020c00
 80019b4:	40020800 	.word	0x40020800
 80019b8:	40020400 	.word	0x40020400

080019bc <_write>:
#include <stdio.h>
/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */
int _write(int file, char *p, int len) {
 80019bc:	b580      	push	{r7, lr}
 80019be:	b084      	sub	sp, #16
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	60f8      	str	r0, [r7, #12]
 80019c4:	60b9      	str	r1, [r7, #8]
 80019c6:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t*) p, len, 10);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	b29a      	uxth	r2, r3
 80019cc:	230a      	movs	r3, #10
 80019ce:	68b9      	ldr	r1, [r7, #8]
 80019d0:	4803      	ldr	r0, [pc, #12]	@ (80019e0 <_write+0x24>)
 80019d2:	f004 ff43 	bl	800685c <HAL_UART_Transmit>
	return len;
 80019d6:	687b      	ldr	r3, [r7, #4]
}
 80019d8:	4618      	mov	r0, r3
 80019da:	3710      	adds	r7, #16
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	2000141c 	.word	0x2000141c

080019e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019e8:	f000 fd64 	bl	80024b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019ec:	f000 f836 	bl	8001a5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019f0:	f7ff ff04 	bl	80017fc <MX_GPIO_Init>
  MX_DMA_Init();
 80019f4:	f7ff fbe2 	bl	80011bc <MX_DMA_Init>
  MX_TIM7_Init();
 80019f8:	f000 fc68 	bl	80022cc <MX_TIM7_Init>
  MX_USART3_UART_Init();
 80019fc:	f000 fcbe 	bl	800237c <MX_USART3_UART_Init>
  MX_SPI2_Init();
 8001a00:	f000 fa3c 	bl	8001e7c <MX_SPI2_Init>
  MX_SDIO_SD_Init();
 8001a04:	f000 f928 	bl	8001c58 <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 8001a08:	f006 fcb8 	bl	800837c <MX_FATFS_Init>
  MX_ADC1_Init();
 8001a0c:	f7ff fac6 	bl	8000f9c <MX_ADC1_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8001a10:	f000 f88e 	bl	8001b30 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
    CLCD_GPIO_Init();
 8001a14:	f7fe fdc2 	bl	800059c <CLCD_GPIO_Init>
    CLCD_Init();
 8001a18:	f7fe ffe9 	bl	80009ee <CLCD_Init>
    HAL_ADC_Start_DMA(&hadc1,&adcval[0],4);
 8001a1c:	2204      	movs	r2, #4
 8001a1e:	490a      	ldr	r1, [pc, #40]	@ (8001a48 <main+0x64>)
 8001a20:	480a      	ldr	r0, [pc, #40]	@ (8001a4c <main+0x68>)
 8001a22:	f000 fdf1 	bl	8002608 <HAL_ADC_Start_DMA>
	HAL_UART_Receive_IT(&huart3, &rx3_data, 1);
 8001a26:	2201      	movs	r2, #1
 8001a28:	4909      	ldr	r1, [pc, #36]	@ (8001a50 <main+0x6c>)
 8001a2a:	480a      	ldr	r0, [pc, #40]	@ (8001a54 <main+0x70>)
 8001a2c:	f004 ffa1 	bl	8006972 <HAL_UART_Receive_IT>
	printf("Hello\n");
 8001a30:	4809      	ldr	r0, [pc, #36]	@ (8001a58 <main+0x74>)
 8001a32:	f00e ff63 	bl	80108fc <puts>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001a36:	f00a f829 	bl	800ba8c <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8001a3a:	f7ff fbef 	bl	800121c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001a3e:	f00a f86b 	bl	800bb18 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8001a42:	bf00      	nop
 8001a44:	e7fd      	b.n	8001a42 <main+0x5e>
 8001a46:	bf00      	nop
 8001a48:	200011e0 	.word	0x200011e0
 8001a4c:	200000e8 	.word	0x200000e8
 8001a50:	200011e8 	.word	0x200011e8
 8001a54:	2000141c 	.word	0x2000141c
 8001a58:	08011b1c 	.word	0x08011b1c

08001a5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b094      	sub	sp, #80	@ 0x50
 8001a60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a62:	f107 0320 	add.w	r3, r7, #32
 8001a66:	2230      	movs	r2, #48	@ 0x30
 8001a68:	2100      	movs	r1, #0
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f00f f862 	bl	8010b34 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a70:	f107 030c 	add.w	r3, r7, #12
 8001a74:	2200      	movs	r2, #0
 8001a76:	601a      	str	r2, [r3, #0]
 8001a78:	605a      	str	r2, [r3, #4]
 8001a7a:	609a      	str	r2, [r3, #8]
 8001a7c:	60da      	str	r2, [r3, #12]
 8001a7e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a80:	2300      	movs	r3, #0
 8001a82:	60bb      	str	r3, [r7, #8]
 8001a84:	4b28      	ldr	r3, [pc, #160]	@ (8001b28 <SystemClock_Config+0xcc>)
 8001a86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a88:	4a27      	ldr	r2, [pc, #156]	@ (8001b28 <SystemClock_Config+0xcc>)
 8001a8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a8e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a90:	4b25      	ldr	r3, [pc, #148]	@ (8001b28 <SystemClock_Config+0xcc>)
 8001a92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a98:	60bb      	str	r3, [r7, #8]
 8001a9a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	607b      	str	r3, [r7, #4]
 8001aa0:	4b22      	ldr	r3, [pc, #136]	@ (8001b2c <SystemClock_Config+0xd0>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a21      	ldr	r2, [pc, #132]	@ (8001b2c <SystemClock_Config+0xd0>)
 8001aa6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001aaa:	6013      	str	r3, [r2, #0]
 8001aac:	4b1f      	ldr	r3, [pc, #124]	@ (8001b2c <SystemClock_Config+0xd0>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ab4:	607b      	str	r3, [r7, #4]
 8001ab6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001ab8:	2301      	movs	r3, #1
 8001aba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001abc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001ac0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ac2:	2302      	movs	r3, #2
 8001ac4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001ac6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001aca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001acc:	2304      	movs	r3, #4
 8001ace:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001ad0:	23a8      	movs	r3, #168	@ 0xa8
 8001ad2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ad4:	2302      	movs	r3, #2
 8001ad6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001ad8:	2307      	movs	r3, #7
 8001ada:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001adc:	f107 0320 	add.w	r3, r7, #32
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f002 f853 	bl	8003b8c <HAL_RCC_OscConfig>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d001      	beq.n	8001af0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001aec:	f000 f8ae 	bl	8001c4c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001af0:	230f      	movs	r3, #15
 8001af2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001af4:	2302      	movs	r3, #2
 8001af6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001af8:	2300      	movs	r3, #0
 8001afa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001afc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001b00:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001b02:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b06:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001b08:	f107 030c 	add.w	r3, r7, #12
 8001b0c:	2105      	movs	r1, #5
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f002 fab4 	bl	800407c <HAL_RCC_ClockConfig>
 8001b14:	4603      	mov	r3, r0
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d001      	beq.n	8001b1e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001b1a:	f000 f897 	bl	8001c4c <Error_Handler>
  }
}
 8001b1e:	bf00      	nop
 8001b20:	3750      	adds	r7, #80	@ 0x50
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	40023800 	.word	0x40023800
 8001b2c:	40007000 	.word	0x40007000

08001b30 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0
  /* TIM7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 8001b34:	2200      	movs	r2, #0
 8001b36:	2105      	movs	r1, #5
 8001b38:	2037      	movs	r0, #55	@ 0x37
 8001b3a:	f001 f9ef 	bl	8002f1c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001b3e:	2037      	movs	r0, #55	@ 0x37
 8001b40:	f001 fa08 	bl	8002f54 <HAL_NVIC_EnableIRQ>
  /* EXTI9_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8001b44:	2200      	movs	r2, #0
 8001b46:	2105      	movs	r1, #5
 8001b48:	2017      	movs	r0, #23
 8001b4a:	f001 f9e7 	bl	8002f1c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001b4e:	2017      	movs	r0, #23
 8001b50:	f001 fa00 	bl	8002f54 <HAL_NVIC_EnableIRQ>
  /* USART3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8001b54:	2200      	movs	r2, #0
 8001b56:	2105      	movs	r1, #5
 8001b58:	2027      	movs	r0, #39	@ 0x27
 8001b5a:	f001 f9df 	bl	8002f1c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001b5e:	2027      	movs	r0, #39	@ 0x27
 8001b60:	f001 f9f8 	bl	8002f54 <HAL_NVIC_EnableIRQ>
}
 8001b64:	bf00      	nop
 8001b66:	bd80      	pop	{r7, pc}

08001b68 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) {
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a0d      	ldr	r2, [pc, #52]	@ (8001bac <HAL_UART_RxCpltCallback+0x44>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d114      	bne.n	8001ba4 <HAL_UART_RxCpltCallback+0x3c>
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);
 8001b7a:	2120      	movs	r1, #32
 8001b7c:	480c      	ldr	r0, [pc, #48]	@ (8001bb0 <HAL_UART_RxCpltCallback+0x48>)
 8001b7e:	f001 ffd2 	bl	8003b26 <HAL_GPIO_TogglePin>
		HAL_UART_Transmit(&huart3, &rx3_data, 1, 10);
 8001b82:	230a      	movs	r3, #10
 8001b84:	2201      	movs	r2, #1
 8001b86:	490b      	ldr	r1, [pc, #44]	@ (8001bb4 <HAL_UART_RxCpltCallback+0x4c>)
 8001b88:	480b      	ldr	r0, [pc, #44]	@ (8001bb8 <HAL_UART_RxCpltCallback+0x50>)
 8001b8a:	f004 fe67 	bl	800685c <HAL_UART_Transmit>
		HAL_UART_Receive_IT(&huart3, &rx3_data, 1);
 8001b8e:	2201      	movs	r2, #1
 8001b90:	4908      	ldr	r1, [pc, #32]	@ (8001bb4 <HAL_UART_RxCpltCallback+0x4c>)
 8001b92:	4809      	ldr	r0, [pc, #36]	@ (8001bb8 <HAL_UART_RxCpltCallback+0x50>)
 8001b94:	f004 feed 	bl	8006972 <HAL_UART_Receive_IT>
		osEventFlagsSet(eventFlagsHandle, EVENT_UART_BIT);
 8001b98:	4b08      	ldr	r3, [pc, #32]	@ (8001bbc <HAL_UART_RxCpltCallback+0x54>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	2108      	movs	r1, #8
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f00a f9b2 	bl	800bf08 <osEventFlagsSet>
	}
}
 8001ba4:	bf00      	nop
 8001ba6:	3708      	adds	r7, #8
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	40004800 	.word	0x40004800
 8001bb0:	40020400 	.word	0x40020400
 8001bb4:	200011e8 	.word	0x200011e8
 8001bb8:	2000141c 	.word	0x2000141c
 8001bbc:	200011dc 	.word	0x200011dc

08001bc0 <HAL_GPIO_EXTI_Callback>:

extern osThreadId_t VS1003TaskHandle;
// EXTI 肄諛 ⑥ 
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b084      	sub	sp, #16
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_7) // DREQ 
 8001bca:	88fb      	ldrh	r3, [r7, #6]
 8001bcc:	2b80      	cmp	r3, #128	@ 0x80
 8001bce:	d114      	bne.n	8001bfa <HAL_GPIO_EXTI_Callback+0x3a>
	{
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	60fb      	str	r3, [r7, #12]
		vTaskNotifyGiveFromISR(VS1003TaskHandle, &xHigherPriorityTaskWoken);
 8001bd4:	4b0b      	ldr	r3, [pc, #44]	@ (8001c04 <HAL_GPIO_EXTI_Callback+0x44>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f107 020c 	add.w	r2, r7, #12
 8001bdc:	4611      	mov	r1, r2
 8001bde:	4618      	mov	r0, r3
 8001be0:	f00d fcbc 	bl	800f55c <vTaskNotifyGiveFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d007      	beq.n	8001bfa <HAL_GPIO_EXTI_Callback+0x3a>
 8001bea:	4b07      	ldr	r3, [pc, #28]	@ (8001c08 <HAL_GPIO_EXTI_Callback+0x48>)
 8001bec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001bf0:	601a      	str	r2, [r3, #0]
 8001bf2:	f3bf 8f4f 	dsb	sy
 8001bf6:	f3bf 8f6f 	isb	sy
	}
}
 8001bfa:	bf00      	nop
 8001bfc:	3710      	adds	r7, #16
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	200011c4 	.word	0x200011c4
 8001c08:	e000ed04 	.word	0xe000ed04

08001c0c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b082      	sub	sp, #8
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	if (htim->Instance == TIM7) {
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a09      	ldr	r2, [pc, #36]	@ (8001c40 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d105      	bne.n	8001c2a <HAL_TIM_PeriodElapsedCallback+0x1e>
		//osSemaphoreRelease(timeSemHandle);  // 몃ъ대 TimeTask 源⑥곌린

		osEventFlagsSet(eventFlagsHandle,
 8001c1e:	4b09      	ldr	r3, [pc, #36]	@ (8001c44 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	210f      	movs	r1, #15
 8001c24:	4618      	mov	r0, r3
 8001c26:	f00a f96f 	bl	800bf08 <osEventFlagsSet>
		EVENT_TIME_BIT | EVENT_LED_BIT | EVENT_LCD_BIT | EVENT_UART_BIT);
	}
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4a06      	ldr	r2, [pc, #24]	@ (8001c48 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d101      	bne.n	8001c38 <HAL_TIM_PeriodElapsedCallback+0x2c>
  {
    HAL_IncTick();
 8001c34:	f000 fc60 	bl	80024f8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001c38:	bf00      	nop
 8001c3a:	3708      	adds	r7, #8
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	40001400 	.word	0x40001400
 8001c44:	200011dc 	.word	0x200011dc
 8001c48:	40000400 	.word	0x40000400

08001c4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c50:	b672      	cpsid	i
}
 8001c52:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001c54:	bf00      	nop
 8001c56:	e7fd      	b.n	8001c54 <Error_Handler+0x8>

08001c58 <MX_SDIO_SD_Init>:
DMA_HandleTypeDef hdma_sdio_rx;

/* SDIO init function */

void MX_SDIO_SD_Init(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8001c5c:	4b0d      	ldr	r3, [pc, #52]	@ (8001c94 <MX_SDIO_SD_Init+0x3c>)
 8001c5e:	4a0e      	ldr	r2, [pc, #56]	@ (8001c98 <MX_SDIO_SD_Init+0x40>)
 8001c60:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8001c62:	4b0c      	ldr	r3, [pc, #48]	@ (8001c94 <MX_SDIO_SD_Init+0x3c>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8001c68:	4b0a      	ldr	r3, [pc, #40]	@ (8001c94 <MX_SDIO_SD_Init+0x3c>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8001c6e:	4b09      	ldr	r3, [pc, #36]	@ (8001c94 <MX_SDIO_SD_Init+0x3c>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_4B;
 8001c74:	4b07      	ldr	r3, [pc, #28]	@ (8001c94 <MX_SDIO_SD_Init+0x3c>)
 8001c76:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001c7a:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8001c7c:	4b05      	ldr	r3, [pc, #20]	@ (8001c94 <MX_SDIO_SD_Init+0x3c>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8001c82:	4b04      	ldr	r3, [pc, #16]	@ (8001c94 <MX_SDIO_SD_Init+0x3c>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8001c88:	bf00      	nop
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c90:	4770      	bx	lr
 8001c92:	bf00      	nop
 8001c94:	200011ec 	.word	0x200011ec
 8001c98:	40012c00 	.word	0x40012c00

08001c9c <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b08a      	sub	sp, #40	@ 0x28
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ca4:	f107 0314 	add.w	r3, r7, #20
 8001ca8:	2200      	movs	r2, #0
 8001caa:	601a      	str	r2, [r3, #0]
 8001cac:	605a      	str	r2, [r3, #4]
 8001cae:	609a      	str	r2, [r3, #8]
 8001cb0:	60da      	str	r2, [r3, #12]
 8001cb2:	611a      	str	r2, [r3, #16]
  if(sdHandle->Instance==SDIO)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a68      	ldr	r2, [pc, #416]	@ (8001e5c <HAL_SD_MspInit+0x1c0>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	f040 80c9 	bne.w	8001e52 <HAL_SD_MspInit+0x1b6>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	613b      	str	r3, [r7, #16]
 8001cc4:	4b66      	ldr	r3, [pc, #408]	@ (8001e60 <HAL_SD_MspInit+0x1c4>)
 8001cc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cc8:	4a65      	ldr	r2, [pc, #404]	@ (8001e60 <HAL_SD_MspInit+0x1c4>)
 8001cca:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001cce:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cd0:	4b63      	ldr	r3, [pc, #396]	@ (8001e60 <HAL_SD_MspInit+0x1c4>)
 8001cd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cd4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001cd8:	613b      	str	r3, [r7, #16]
 8001cda:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cdc:	2300      	movs	r3, #0
 8001cde:	60fb      	str	r3, [r7, #12]
 8001ce0:	4b5f      	ldr	r3, [pc, #380]	@ (8001e60 <HAL_SD_MspInit+0x1c4>)
 8001ce2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ce4:	4a5e      	ldr	r2, [pc, #376]	@ (8001e60 <HAL_SD_MspInit+0x1c4>)
 8001ce6:	f043 0304 	orr.w	r3, r3, #4
 8001cea:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cec:	4b5c      	ldr	r3, [pc, #368]	@ (8001e60 <HAL_SD_MspInit+0x1c4>)
 8001cee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cf0:	f003 0304 	and.w	r3, r3, #4
 8001cf4:	60fb      	str	r3, [r7, #12]
 8001cf6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	60bb      	str	r3, [r7, #8]
 8001cfc:	4b58      	ldr	r3, [pc, #352]	@ (8001e60 <HAL_SD_MspInit+0x1c4>)
 8001cfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d00:	4a57      	ldr	r2, [pc, #348]	@ (8001e60 <HAL_SD_MspInit+0x1c4>)
 8001d02:	f043 0308 	orr.w	r3, r3, #8
 8001d06:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d08:	4b55      	ldr	r3, [pc, #340]	@ (8001e60 <HAL_SD_MspInit+0x1c4>)
 8001d0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d0c:	f003 0308 	and.w	r3, r3, #8
 8001d10:	60bb      	str	r3, [r7, #8]
 8001d12:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001d14:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8001d18:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d1a:	2302      	movs	r3, #2
 8001d1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d22:	2303      	movs	r3, #3
 8001d24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001d26:	230c      	movs	r3, #12
 8001d28:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d2a:	f107 0314 	add.w	r3, r7, #20
 8001d2e:	4619      	mov	r1, r3
 8001d30:	484c      	ldr	r0, [pc, #304]	@ (8001e64 <HAL_SD_MspInit+0x1c8>)
 8001d32:	f001 fd2b 	bl	800378c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001d36:	2304      	movs	r3, #4
 8001d38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d3a:	2302      	movs	r3, #2
 8001d3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d42:	2303      	movs	r3, #3
 8001d44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001d46:	230c      	movs	r3, #12
 8001d48:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d4a:	f107 0314 	add.w	r3, r7, #20
 8001d4e:	4619      	mov	r1, r3
 8001d50:	4845      	ldr	r0, [pc, #276]	@ (8001e68 <HAL_SD_MspInit+0x1cc>)
 8001d52:	f001 fd1b 	bl	800378c <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream3;
 8001d56:	4b45      	ldr	r3, [pc, #276]	@ (8001e6c <HAL_SD_MspInit+0x1d0>)
 8001d58:	4a45      	ldr	r2, [pc, #276]	@ (8001e70 <HAL_SD_MspInit+0x1d4>)
 8001d5a:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8001d5c:	4b43      	ldr	r3, [pc, #268]	@ (8001e6c <HAL_SD_MspInit+0x1d0>)
 8001d5e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001d62:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001d64:	4b41      	ldr	r3, [pc, #260]	@ (8001e6c <HAL_SD_MspInit+0x1d0>)
 8001d66:	2240      	movs	r2, #64	@ 0x40
 8001d68:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d6a:	4b40      	ldr	r3, [pc, #256]	@ (8001e6c <HAL_SD_MspInit+0x1d0>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001d70:	4b3e      	ldr	r3, [pc, #248]	@ (8001e6c <HAL_SD_MspInit+0x1d0>)
 8001d72:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001d76:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001d78:	4b3c      	ldr	r3, [pc, #240]	@ (8001e6c <HAL_SD_MspInit+0x1d0>)
 8001d7a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001d7e:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001d80:	4b3a      	ldr	r3, [pc, #232]	@ (8001e6c <HAL_SD_MspInit+0x1d0>)
 8001d82:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001d86:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8001d88:	4b38      	ldr	r3, [pc, #224]	@ (8001e6c <HAL_SD_MspInit+0x1d0>)
 8001d8a:	2220      	movs	r2, #32
 8001d8c:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001d8e:	4b37      	ldr	r3, [pc, #220]	@ (8001e6c <HAL_SD_MspInit+0x1d0>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001d94:	4b35      	ldr	r3, [pc, #212]	@ (8001e6c <HAL_SD_MspInit+0x1d0>)
 8001d96:	2204      	movs	r2, #4
 8001d98:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001d9a:	4b34      	ldr	r3, [pc, #208]	@ (8001e6c <HAL_SD_MspInit+0x1d0>)
 8001d9c:	2203      	movs	r2, #3
 8001d9e:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8001da0:	4b32      	ldr	r3, [pc, #200]	@ (8001e6c <HAL_SD_MspInit+0x1d0>)
 8001da2:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001da6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001da8:	4b30      	ldr	r3, [pc, #192]	@ (8001e6c <HAL_SD_MspInit+0x1d0>)
 8001daa:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001dae:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8001db0:	482e      	ldr	r0, [pc, #184]	@ (8001e6c <HAL_SD_MspInit+0x1d0>)
 8001db2:	f001 f8dd 	bl	8002f70 <HAL_DMA_Init>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d001      	beq.n	8001dc0 <HAL_SD_MspInit+0x124>
    {
      Error_Handler();
 8001dbc:	f7ff ff46 	bl	8001c4c <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	4a2a      	ldr	r2, [pc, #168]	@ (8001e6c <HAL_SD_MspInit+0x1d0>)
 8001dc4:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001dc6:	4a29      	ldr	r2, [pc, #164]	@ (8001e6c <HAL_SD_MspInit+0x1d0>)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream6;
 8001dcc:	4b29      	ldr	r3, [pc, #164]	@ (8001e74 <HAL_SD_MspInit+0x1d8>)
 8001dce:	4a2a      	ldr	r2, [pc, #168]	@ (8001e78 <HAL_SD_MspInit+0x1dc>)
 8001dd0:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8001dd2:	4b28      	ldr	r3, [pc, #160]	@ (8001e74 <HAL_SD_MspInit+0x1d8>)
 8001dd4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001dd8:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001dda:	4b26      	ldr	r3, [pc, #152]	@ (8001e74 <HAL_SD_MspInit+0x1d8>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001de0:	4b24      	ldr	r3, [pc, #144]	@ (8001e74 <HAL_SD_MspInit+0x1d8>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001de6:	4b23      	ldr	r3, [pc, #140]	@ (8001e74 <HAL_SD_MspInit+0x1d8>)
 8001de8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001dec:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001dee:	4b21      	ldr	r3, [pc, #132]	@ (8001e74 <HAL_SD_MspInit+0x1d8>)
 8001df0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001df4:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001df6:	4b1f      	ldr	r3, [pc, #124]	@ (8001e74 <HAL_SD_MspInit+0x1d8>)
 8001df8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001dfc:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8001dfe:	4b1d      	ldr	r3, [pc, #116]	@ (8001e74 <HAL_SD_MspInit+0x1d8>)
 8001e00:	2220      	movs	r2, #32
 8001e02:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001e04:	4b1b      	ldr	r3, [pc, #108]	@ (8001e74 <HAL_SD_MspInit+0x1d8>)
 8001e06:	2200      	movs	r2, #0
 8001e08:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001e0a:	4b1a      	ldr	r3, [pc, #104]	@ (8001e74 <HAL_SD_MspInit+0x1d8>)
 8001e0c:	2204      	movs	r2, #4
 8001e0e:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001e10:	4b18      	ldr	r3, [pc, #96]	@ (8001e74 <HAL_SD_MspInit+0x1d8>)
 8001e12:	2203      	movs	r2, #3
 8001e14:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8001e16:	4b17      	ldr	r3, [pc, #92]	@ (8001e74 <HAL_SD_MspInit+0x1d8>)
 8001e18:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001e1c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001e1e:	4b15      	ldr	r3, [pc, #84]	@ (8001e74 <HAL_SD_MspInit+0x1d8>)
 8001e20:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001e24:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8001e26:	4813      	ldr	r0, [pc, #76]	@ (8001e74 <HAL_SD_MspInit+0x1d8>)
 8001e28:	f001 f8a2 	bl	8002f70 <HAL_DMA_Init>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d001      	beq.n	8001e36 <HAL_SD_MspInit+0x19a>
    {
      Error_Handler();
 8001e32:	f7ff ff0b 	bl	8001c4c <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	4a0e      	ldr	r2, [pc, #56]	@ (8001e74 <HAL_SD_MspInit+0x1d8>)
 8001e3a:	641a      	str	r2, [r3, #64]	@ 0x40
 8001e3c:	4a0d      	ldr	r2, [pc, #52]	@ (8001e74 <HAL_SD_MspInit+0x1d8>)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 5, 0);
 8001e42:	2200      	movs	r2, #0
 8001e44:	2105      	movs	r1, #5
 8001e46:	2031      	movs	r0, #49	@ 0x31
 8001e48:	f001 f868 	bl	8002f1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8001e4c:	2031      	movs	r0, #49	@ 0x31
 8001e4e:	f001 f881 	bl	8002f54 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 8001e52:	bf00      	nop
 8001e54:	3728      	adds	r7, #40	@ 0x28
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	40012c00 	.word	0x40012c00
 8001e60:	40023800 	.word	0x40023800
 8001e64:	40020800 	.word	0x40020800
 8001e68:	40020c00 	.word	0x40020c00
 8001e6c:	20001270 	.word	0x20001270
 8001e70:	40026458 	.word	0x40026458
 8001e74:	200012d0 	.word	0x200012d0
 8001e78:	400264a0 	.word	0x400264a0

08001e7c <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001e80:	4b17      	ldr	r3, [pc, #92]	@ (8001ee0 <MX_SPI2_Init+0x64>)
 8001e82:	4a18      	ldr	r2, [pc, #96]	@ (8001ee4 <MX_SPI2_Init+0x68>)
 8001e84:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001e86:	4b16      	ldr	r3, [pc, #88]	@ (8001ee0 <MX_SPI2_Init+0x64>)
 8001e88:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001e8c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001e8e:	4b14      	ldr	r3, [pc, #80]	@ (8001ee0 <MX_SPI2_Init+0x64>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001e94:	4b12      	ldr	r3, [pc, #72]	@ (8001ee0 <MX_SPI2_Init+0x64>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001e9a:	4b11      	ldr	r3, [pc, #68]	@ (8001ee0 <MX_SPI2_Init+0x64>)
 8001e9c:	2202      	movs	r2, #2
 8001e9e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001ea0:	4b0f      	ldr	r3, [pc, #60]	@ (8001ee0 <MX_SPI2_Init+0x64>)
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001ea6:	4b0e      	ldr	r3, [pc, #56]	@ (8001ee0 <MX_SPI2_Init+0x64>)
 8001ea8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001eac:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001eae:	4b0c      	ldr	r3, [pc, #48]	@ (8001ee0 <MX_SPI2_Init+0x64>)
 8001eb0:	2210      	movs	r2, #16
 8001eb2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001eb4:	4b0a      	ldr	r3, [pc, #40]	@ (8001ee0 <MX_SPI2_Init+0x64>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001eba:	4b09      	ldr	r3, [pc, #36]	@ (8001ee0 <MX_SPI2_Init+0x64>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ec0:	4b07      	ldr	r3, [pc, #28]	@ (8001ee0 <MX_SPI2_Init+0x64>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001ec6:	4b06      	ldr	r3, [pc, #24]	@ (8001ee0 <MX_SPI2_Init+0x64>)
 8001ec8:	220a      	movs	r2, #10
 8001eca:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001ecc:	4804      	ldr	r0, [pc, #16]	@ (8001ee0 <MX_SPI2_Init+0x64>)
 8001ece:	f003 fe59 	bl	8005b84 <HAL_SPI_Init>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d001      	beq.n	8001edc <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001ed8:	f7ff feb8 	bl	8001c4c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001edc:	bf00      	nop
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	20001330 	.word	0x20001330
 8001ee4:	40003800 	.word	0x40003800

08001ee8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b08a      	sub	sp, #40	@ 0x28
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ef0:	f107 0314 	add.w	r3, r7, #20
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	601a      	str	r2, [r3, #0]
 8001ef8:	605a      	str	r2, [r3, #4]
 8001efa:	609a      	str	r2, [r3, #8]
 8001efc:	60da      	str	r2, [r3, #12]
 8001efe:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a19      	ldr	r2, [pc, #100]	@ (8001f6c <HAL_SPI_MspInit+0x84>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d12c      	bne.n	8001f64 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	613b      	str	r3, [r7, #16]
 8001f0e:	4b18      	ldr	r3, [pc, #96]	@ (8001f70 <HAL_SPI_MspInit+0x88>)
 8001f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f12:	4a17      	ldr	r2, [pc, #92]	@ (8001f70 <HAL_SPI_MspInit+0x88>)
 8001f14:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f18:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f1a:	4b15      	ldr	r3, [pc, #84]	@ (8001f70 <HAL_SPI_MspInit+0x88>)
 8001f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f22:	613b      	str	r3, [r7, #16]
 8001f24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f26:	2300      	movs	r3, #0
 8001f28:	60fb      	str	r3, [r7, #12]
 8001f2a:	4b11      	ldr	r3, [pc, #68]	@ (8001f70 <HAL_SPI_MspInit+0x88>)
 8001f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f2e:	4a10      	ldr	r2, [pc, #64]	@ (8001f70 <HAL_SPI_MspInit+0x88>)
 8001f30:	f043 0302 	orr.w	r3, r3, #2
 8001f34:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f36:	4b0e      	ldr	r3, [pc, #56]	@ (8001f70 <HAL_SPI_MspInit+0x88>)
 8001f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f3a:	f003 0302 	and.w	r3, r3, #2
 8001f3e:	60fb      	str	r3, [r7, #12]
 8001f40:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB10     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 8001f42:	f44f 4344 	mov.w	r3, #50176	@ 0xc400
 8001f46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f48:	2302      	movs	r3, #2
 8001f4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f50:	2303      	movs	r3, #3
 8001f52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001f54:	2305      	movs	r3, #5
 8001f56:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f58:	f107 0314 	add.w	r3, r7, #20
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	4805      	ldr	r0, [pc, #20]	@ (8001f74 <HAL_SPI_MspInit+0x8c>)
 8001f60:	f001 fc14 	bl	800378c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001f64:	bf00      	nop
 8001f66:	3728      	adds	r7, #40	@ 0x28
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}
 8001f6c:	40003800 	.word	0x40003800
 8001f70:	40023800 	.word	0x40023800
 8001f74:	40020400 	.word	0x40020400

08001f78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b082      	sub	sp, #8
 8001f7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f7e:	2300      	movs	r3, #0
 8001f80:	607b      	str	r3, [r7, #4]
 8001f82:	4b12      	ldr	r3, [pc, #72]	@ (8001fcc <HAL_MspInit+0x54>)
 8001f84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f86:	4a11      	ldr	r2, [pc, #68]	@ (8001fcc <HAL_MspInit+0x54>)
 8001f88:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f8e:	4b0f      	ldr	r3, [pc, #60]	@ (8001fcc <HAL_MspInit+0x54>)
 8001f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f96:	607b      	str	r3, [r7, #4]
 8001f98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	603b      	str	r3, [r7, #0]
 8001f9e:	4b0b      	ldr	r3, [pc, #44]	@ (8001fcc <HAL_MspInit+0x54>)
 8001fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fa2:	4a0a      	ldr	r2, [pc, #40]	@ (8001fcc <HAL_MspInit+0x54>)
 8001fa4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fa8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001faa:	4b08      	ldr	r3, [pc, #32]	@ (8001fcc <HAL_MspInit+0x54>)
 8001fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fb2:	603b      	str	r3, [r7, #0]
 8001fb4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	210f      	movs	r1, #15
 8001fba:	f06f 0001 	mvn.w	r0, #1
 8001fbe:	f000 ffad 	bl	8002f1c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fc2:	bf00      	nop
 8001fc4:	3708      	adds	r7, #8
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	40023800 	.word	0x40023800

08001fd0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b08e      	sub	sp, #56	@ 0x38
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	60fb      	str	r3, [r7, #12]
 8001fe4:	4b33      	ldr	r3, [pc, #204]	@ (80020b4 <HAL_InitTick+0xe4>)
 8001fe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fe8:	4a32      	ldr	r2, [pc, #200]	@ (80020b4 <HAL_InitTick+0xe4>)
 8001fea:	f043 0302 	orr.w	r3, r3, #2
 8001fee:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ff0:	4b30      	ldr	r3, [pc, #192]	@ (80020b4 <HAL_InitTick+0xe4>)
 8001ff2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ff4:	f003 0302 	and.w	r3, r3, #2
 8001ff8:	60fb      	str	r3, [r7, #12]
 8001ffa:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001ffc:	f107 0210 	add.w	r2, r7, #16
 8002000:	f107 0314 	add.w	r3, r7, #20
 8002004:	4611      	mov	r1, r2
 8002006:	4618      	mov	r0, r3
 8002008:	f002 fa58 	bl	80044bc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800200c:	6a3b      	ldr	r3, [r7, #32]
 800200e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002010:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002012:	2b00      	cmp	r3, #0
 8002014:	d103      	bne.n	800201e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002016:	f002 fa29 	bl	800446c <HAL_RCC_GetPCLK1Freq>
 800201a:	6378      	str	r0, [r7, #52]	@ 0x34
 800201c:	e004      	b.n	8002028 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800201e:	f002 fa25 	bl	800446c <HAL_RCC_GetPCLK1Freq>
 8002022:	4603      	mov	r3, r0
 8002024:	005b      	lsls	r3, r3, #1
 8002026:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002028:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800202a:	4a23      	ldr	r2, [pc, #140]	@ (80020b8 <HAL_InitTick+0xe8>)
 800202c:	fba2 2303 	umull	r2, r3, r2, r3
 8002030:	0c9b      	lsrs	r3, r3, #18
 8002032:	3b01      	subs	r3, #1
 8002034:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8002036:	4b21      	ldr	r3, [pc, #132]	@ (80020bc <HAL_InitTick+0xec>)
 8002038:	4a21      	ldr	r2, [pc, #132]	@ (80020c0 <HAL_InitTick+0xf0>)
 800203a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 800203c:	4b1f      	ldr	r3, [pc, #124]	@ (80020bc <HAL_InitTick+0xec>)
 800203e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002042:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 8002044:	4a1d      	ldr	r2, [pc, #116]	@ (80020bc <HAL_InitTick+0xec>)
 8002046:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002048:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 800204a:	4b1c      	ldr	r3, [pc, #112]	@ (80020bc <HAL_InitTick+0xec>)
 800204c:	2200      	movs	r2, #0
 800204e:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002050:	4b1a      	ldr	r3, [pc, #104]	@ (80020bc <HAL_InitTick+0xec>)
 8002052:	2200      	movs	r2, #0
 8002054:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002056:	4b19      	ldr	r3, [pc, #100]	@ (80020bc <HAL_InitTick+0xec>)
 8002058:	2200      	movs	r2, #0
 800205a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 800205c:	4817      	ldr	r0, [pc, #92]	@ (80020bc <HAL_InitTick+0xec>)
 800205e:	f004 f89f 	bl	80061a0 <HAL_TIM_Base_Init>
 8002062:	4603      	mov	r3, r0
 8002064:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002068:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800206c:	2b00      	cmp	r3, #0
 800206e:	d11b      	bne.n	80020a8 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 8002070:	4812      	ldr	r0, [pc, #72]	@ (80020bc <HAL_InitTick+0xec>)
 8002072:	f004 f8e5 	bl	8006240 <HAL_TIM_Base_Start_IT>
 8002076:	4603      	mov	r3, r0
 8002078:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800207c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002080:	2b00      	cmp	r3, #0
 8002082:	d111      	bne.n	80020a8 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002084:	201d      	movs	r0, #29
 8002086:	f000 ff65 	bl	8002f54 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2b0f      	cmp	r3, #15
 800208e:	d808      	bhi.n	80020a2 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 8002090:	2200      	movs	r2, #0
 8002092:	6879      	ldr	r1, [r7, #4]
 8002094:	201d      	movs	r0, #29
 8002096:	f000 ff41 	bl	8002f1c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800209a:	4a0a      	ldr	r2, [pc, #40]	@ (80020c4 <HAL_InitTick+0xf4>)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6013      	str	r3, [r2, #0]
 80020a0:	e002      	b.n	80020a8 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80020a2:	2301      	movs	r3, #1
 80020a4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80020a8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80020ac:	4618      	mov	r0, r3
 80020ae:	3738      	adds	r7, #56	@ 0x38
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	40023800 	.word	0x40023800
 80020b8:	431bde83 	.word	0x431bde83
 80020bc:	20001388 	.word	0x20001388
 80020c0:	40000400 	.word	0x40000400
 80020c4:	2000000c 	.word	0x2000000c

080020c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020c8:	b480      	push	{r7}
 80020ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80020cc:	bf00      	nop
 80020ce:	e7fd      	b.n	80020cc <NMI_Handler+0x4>

080020d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020d4:	bf00      	nop
 80020d6:	e7fd      	b.n	80020d4 <HardFault_Handler+0x4>

080020d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020dc:	bf00      	nop
 80020de:	e7fd      	b.n	80020dc <MemManage_Handler+0x4>

080020e0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020e0:	b480      	push	{r7}
 80020e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020e4:	bf00      	nop
 80020e6:	e7fd      	b.n	80020e4 <BusFault_Handler+0x4>

080020e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020ec:	bf00      	nop
 80020ee:	e7fd      	b.n	80020ec <UsageFault_Handler+0x4>

080020f0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020f4:	bf00      	nop
 80020f6:	46bd      	mov	sp, r7
 80020f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fc:	4770      	bx	lr

080020fe <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80020fe:	b580      	push	{r7, lr}
 8002100:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8002102:	2080      	movs	r0, #128	@ 0x80
 8002104:	f001 fd2a 	bl	8003b5c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002108:	bf00      	nop
 800210a:	bd80      	pop	{r7, pc}

0800210c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002110:	4802      	ldr	r0, [pc, #8]	@ (800211c <TIM3_IRQHandler+0x10>)
 8002112:	f004 f905 	bl	8006320 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002116:	bf00      	nop
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	20001388 	.word	0x20001388

08002120 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002124:	4802      	ldr	r0, [pc, #8]	@ (8002130 <USART3_IRQHandler+0x10>)
 8002126:	f004 fc49 	bl	80069bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800212a:	bf00      	nop
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	2000141c 	.word	0x2000141c

08002134 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8002138:	4802      	ldr	r0, [pc, #8]	@ (8002144 <SDIO_IRQHandler+0x10>)
 800213a:	f002 fc61 	bl	8004a00 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 800213e:	bf00      	nop
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	200011ec 	.word	0x200011ec

08002148 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800214c:	4802      	ldr	r0, [pc, #8]	@ (8002158 <TIM7_IRQHandler+0x10>)
 800214e:	f004 f8e7 	bl	8006320 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002152:	bf00      	nop
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	200013d4 	.word	0x200013d4

0800215c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002160:	4802      	ldr	r0, [pc, #8]	@ (800216c <DMA2_Stream0_IRQHandler+0x10>)
 8002162:	f001 f89d 	bl	80032a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002166:	bf00      	nop
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	20000130 	.word	0x20000130

08002170 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8002174:	4802      	ldr	r0, [pc, #8]	@ (8002180 <DMA2_Stream3_IRQHandler+0x10>)
 8002176:	f001 f893 	bl	80032a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800217a:	bf00      	nop
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	20001270 	.word	0x20001270

08002184 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8002188:	4802      	ldr	r0, [pc, #8]	@ (8002194 <DMA2_Stream6_IRQHandler+0x10>)
 800218a:	f001 f889 	bl	80032a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800218e:	bf00      	nop
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	200012d0 	.word	0x200012d0

08002198 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b086      	sub	sp, #24
 800219c:	af00      	add	r7, sp, #0
 800219e:	60f8      	str	r0, [r7, #12]
 80021a0:	60b9      	str	r1, [r7, #8]
 80021a2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021a4:	2300      	movs	r3, #0
 80021a6:	617b      	str	r3, [r7, #20]
 80021a8:	e00a      	b.n	80021c0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80021aa:	f3af 8000 	nop.w
 80021ae:	4601      	mov	r1, r0
 80021b0:	68bb      	ldr	r3, [r7, #8]
 80021b2:	1c5a      	adds	r2, r3, #1
 80021b4:	60ba      	str	r2, [r7, #8]
 80021b6:	b2ca      	uxtb	r2, r1
 80021b8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021ba:	697b      	ldr	r3, [r7, #20]
 80021bc:	3301      	adds	r3, #1
 80021be:	617b      	str	r3, [r7, #20]
 80021c0:	697a      	ldr	r2, [r7, #20]
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	429a      	cmp	r2, r3
 80021c6:	dbf0      	blt.n	80021aa <_read+0x12>
  }

  return len;
 80021c8:	687b      	ldr	r3, [r7, #4]
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	3718      	adds	r7, #24
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}

080021d2 <_close>:
  }
  return len;
}

int _close(int file)
{
 80021d2:	b480      	push	{r7}
 80021d4:	b083      	sub	sp, #12
 80021d6:	af00      	add	r7, sp, #0
 80021d8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80021da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021de:	4618      	mov	r0, r3
 80021e0:	370c      	adds	r7, #12
 80021e2:	46bd      	mov	sp, r7
 80021e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e8:	4770      	bx	lr

080021ea <_fstat>:


int _fstat(int file, struct stat *st)
{
 80021ea:	b480      	push	{r7}
 80021ec:	b083      	sub	sp, #12
 80021ee:	af00      	add	r7, sp, #0
 80021f0:	6078      	str	r0, [r7, #4]
 80021f2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80021fa:	605a      	str	r2, [r3, #4]
  return 0;
 80021fc:	2300      	movs	r3, #0
}
 80021fe:	4618      	mov	r0, r3
 8002200:	370c      	adds	r7, #12
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr

0800220a <_isatty>:

int _isatty(int file)
{
 800220a:	b480      	push	{r7}
 800220c:	b083      	sub	sp, #12
 800220e:	af00      	add	r7, sp, #0
 8002210:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002212:	2301      	movs	r3, #1
}
 8002214:	4618      	mov	r0, r3
 8002216:	370c      	adds	r7, #12
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr

08002220 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002220:	b480      	push	{r7}
 8002222:	b085      	sub	sp, #20
 8002224:	af00      	add	r7, sp, #0
 8002226:	60f8      	str	r0, [r7, #12]
 8002228:	60b9      	str	r1, [r7, #8]
 800222a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800222c:	2300      	movs	r3, #0
}
 800222e:	4618      	mov	r0, r3
 8002230:	3714      	adds	r7, #20
 8002232:	46bd      	mov	sp, r7
 8002234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002238:	4770      	bx	lr
	...

0800223c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b086      	sub	sp, #24
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002244:	4a14      	ldr	r2, [pc, #80]	@ (8002298 <_sbrk+0x5c>)
 8002246:	4b15      	ldr	r3, [pc, #84]	@ (800229c <_sbrk+0x60>)
 8002248:	1ad3      	subs	r3, r2, r3
 800224a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002250:	4b13      	ldr	r3, [pc, #76]	@ (80022a0 <_sbrk+0x64>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d102      	bne.n	800225e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002258:	4b11      	ldr	r3, [pc, #68]	@ (80022a0 <_sbrk+0x64>)
 800225a:	4a12      	ldr	r2, [pc, #72]	@ (80022a4 <_sbrk+0x68>)
 800225c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800225e:	4b10      	ldr	r3, [pc, #64]	@ (80022a0 <_sbrk+0x64>)
 8002260:	681a      	ldr	r2, [r3, #0]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	4413      	add	r3, r2
 8002266:	693a      	ldr	r2, [r7, #16]
 8002268:	429a      	cmp	r2, r3
 800226a:	d207      	bcs.n	800227c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800226c:	f00e fd0e 	bl	8010c8c <__errno>
 8002270:	4603      	mov	r3, r0
 8002272:	220c      	movs	r2, #12
 8002274:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002276:	f04f 33ff 	mov.w	r3, #4294967295
 800227a:	e009      	b.n	8002290 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800227c:	4b08      	ldr	r3, [pc, #32]	@ (80022a0 <_sbrk+0x64>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002282:	4b07      	ldr	r3, [pc, #28]	@ (80022a0 <_sbrk+0x64>)
 8002284:	681a      	ldr	r2, [r3, #0]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	4413      	add	r3, r2
 800228a:	4a05      	ldr	r2, [pc, #20]	@ (80022a0 <_sbrk+0x64>)
 800228c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800228e:	68fb      	ldr	r3, [r7, #12]
}
 8002290:	4618      	mov	r0, r3
 8002292:	3718      	adds	r7, #24
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}
 8002298:	20020000 	.word	0x20020000
 800229c:	00000400 	.word	0x00000400
 80022a0:	200013d0 	.word	0x200013d0
 80022a4:	20006448 	.word	0x20006448

080022a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80022a8:	b480      	push	{r7}
 80022aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80022ac:	4b06      	ldr	r3, [pc, #24]	@ (80022c8 <SystemInit+0x20>)
 80022ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022b2:	4a05      	ldr	r2, [pc, #20]	@ (80022c8 <SystemInit+0x20>)
 80022b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80022b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022bc:	bf00      	nop
 80022be:	46bd      	mov	sp, r7
 80022c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c4:	4770      	bx	lr
 80022c6:	bf00      	nop
 80022c8:	e000ed00 	.word	0xe000ed00

080022cc <MX_TIM7_Init>:

TIM_HandleTypeDef htim7;

/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b082      	sub	sp, #8
 80022d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022d2:	463b      	mov	r3, r7
 80022d4:	2200      	movs	r2, #0
 80022d6:	601a      	str	r2, [r3, #0]
 80022d8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80022da:	4b15      	ldr	r3, [pc, #84]	@ (8002330 <MX_TIM7_Init+0x64>)
 80022dc:	4a15      	ldr	r2, [pc, #84]	@ (8002334 <MX_TIM7_Init+0x68>)
 80022de:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 9999;
 80022e0:	4b13      	ldr	r3, [pc, #76]	@ (8002330 <MX_TIM7_Init+0x64>)
 80022e2:	f242 720f 	movw	r2, #9999	@ 0x270f
 80022e6:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022e8:	4b11      	ldr	r3, [pc, #68]	@ (8002330 <MX_TIM7_Init+0x64>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 8399;
 80022ee:	4b10      	ldr	r3, [pc, #64]	@ (8002330 <MX_TIM7_Init+0x64>)
 80022f0:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 80022f4:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022f6:	4b0e      	ldr	r3, [pc, #56]	@ (8002330 <MX_TIM7_Init+0x64>)
 80022f8:	2200      	movs	r2, #0
 80022fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80022fc:	480c      	ldr	r0, [pc, #48]	@ (8002330 <MX_TIM7_Init+0x64>)
 80022fe:	f003 ff4f 	bl	80061a0 <HAL_TIM_Base_Init>
 8002302:	4603      	mov	r3, r0
 8002304:	2b00      	cmp	r3, #0
 8002306:	d001      	beq.n	800230c <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8002308:	f7ff fca0 	bl	8001c4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800230c:	2300      	movs	r3, #0
 800230e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002310:	2300      	movs	r3, #0
 8002312:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002314:	463b      	mov	r3, r7
 8002316:	4619      	mov	r1, r3
 8002318:	4805      	ldr	r0, [pc, #20]	@ (8002330 <MX_TIM7_Init+0x64>)
 800231a:	f004 f9bf 	bl	800669c <HAL_TIMEx_MasterConfigSynchronization>
 800231e:	4603      	mov	r3, r0
 8002320:	2b00      	cmp	r3, #0
 8002322:	d001      	beq.n	8002328 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8002324:	f7ff fc92 	bl	8001c4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002328:	bf00      	nop
 800232a:	3708      	adds	r7, #8
 800232c:	46bd      	mov	sp, r7
 800232e:	bd80      	pop	{r7, pc}
 8002330:	200013d4 	.word	0x200013d4
 8002334:	40001400 	.word	0x40001400

08002338 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002338:	b480      	push	{r7}
 800233a:	b085      	sub	sp, #20
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a0b      	ldr	r2, [pc, #44]	@ (8002374 <HAL_TIM_Base_MspInit+0x3c>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d10d      	bne.n	8002366 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 800234a:	2300      	movs	r3, #0
 800234c:	60fb      	str	r3, [r7, #12]
 800234e:	4b0a      	ldr	r3, [pc, #40]	@ (8002378 <HAL_TIM_Base_MspInit+0x40>)
 8002350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002352:	4a09      	ldr	r2, [pc, #36]	@ (8002378 <HAL_TIM_Base_MspInit+0x40>)
 8002354:	f043 0320 	orr.w	r3, r3, #32
 8002358:	6413      	str	r3, [r2, #64]	@ 0x40
 800235a:	4b07      	ldr	r3, [pc, #28]	@ (8002378 <HAL_TIM_Base_MspInit+0x40>)
 800235c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800235e:	f003 0320 	and.w	r3, r3, #32
 8002362:	60fb      	str	r3, [r7, #12]
 8002364:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8002366:	bf00      	nop
 8002368:	3714      	adds	r7, #20
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr
 8002372:	bf00      	nop
 8002374:	40001400 	.word	0x40001400
 8002378:	40023800 	.word	0x40023800

0800237c <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002380:	4b11      	ldr	r3, [pc, #68]	@ (80023c8 <MX_USART3_UART_Init+0x4c>)
 8002382:	4a12      	ldr	r2, [pc, #72]	@ (80023cc <MX_USART3_UART_Init+0x50>)
 8002384:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002386:	4b10      	ldr	r3, [pc, #64]	@ (80023c8 <MX_USART3_UART_Init+0x4c>)
 8002388:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800238c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800238e:	4b0e      	ldr	r3, [pc, #56]	@ (80023c8 <MX_USART3_UART_Init+0x4c>)
 8002390:	2200      	movs	r2, #0
 8002392:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002394:	4b0c      	ldr	r3, [pc, #48]	@ (80023c8 <MX_USART3_UART_Init+0x4c>)
 8002396:	2200      	movs	r2, #0
 8002398:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800239a:	4b0b      	ldr	r3, [pc, #44]	@ (80023c8 <MX_USART3_UART_Init+0x4c>)
 800239c:	2200      	movs	r2, #0
 800239e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80023a0:	4b09      	ldr	r3, [pc, #36]	@ (80023c8 <MX_USART3_UART_Init+0x4c>)
 80023a2:	220c      	movs	r2, #12
 80023a4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023a6:	4b08      	ldr	r3, [pc, #32]	@ (80023c8 <MX_USART3_UART_Init+0x4c>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80023ac:	4b06      	ldr	r3, [pc, #24]	@ (80023c8 <MX_USART3_UART_Init+0x4c>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80023b2:	4805      	ldr	r0, [pc, #20]	@ (80023c8 <MX_USART3_UART_Init+0x4c>)
 80023b4:	f004 fa02 	bl	80067bc <HAL_UART_Init>
 80023b8:	4603      	mov	r3, r0
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d001      	beq.n	80023c2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80023be:	f7ff fc45 	bl	8001c4c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80023c2:	bf00      	nop
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	2000141c 	.word	0x2000141c
 80023cc:	40004800 	.word	0x40004800

080023d0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b08a      	sub	sp, #40	@ 0x28
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023d8:	f107 0314 	add.w	r3, r7, #20
 80023dc:	2200      	movs	r2, #0
 80023de:	601a      	str	r2, [r3, #0]
 80023e0:	605a      	str	r2, [r3, #4]
 80023e2:	609a      	str	r2, [r3, #8]
 80023e4:	60da      	str	r2, [r3, #12]
 80023e6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a19      	ldr	r2, [pc, #100]	@ (8002454 <HAL_UART_MspInit+0x84>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d12c      	bne.n	800244c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80023f2:	2300      	movs	r3, #0
 80023f4:	613b      	str	r3, [r7, #16]
 80023f6:	4b18      	ldr	r3, [pc, #96]	@ (8002458 <HAL_UART_MspInit+0x88>)
 80023f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023fa:	4a17      	ldr	r2, [pc, #92]	@ (8002458 <HAL_UART_MspInit+0x88>)
 80023fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002400:	6413      	str	r3, [r2, #64]	@ 0x40
 8002402:	4b15      	ldr	r3, [pc, #84]	@ (8002458 <HAL_UART_MspInit+0x88>)
 8002404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002406:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800240a:	613b      	str	r3, [r7, #16]
 800240c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800240e:	2300      	movs	r3, #0
 8002410:	60fb      	str	r3, [r7, #12]
 8002412:	4b11      	ldr	r3, [pc, #68]	@ (8002458 <HAL_UART_MspInit+0x88>)
 8002414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002416:	4a10      	ldr	r2, [pc, #64]	@ (8002458 <HAL_UART_MspInit+0x88>)
 8002418:	f043 0308 	orr.w	r3, r3, #8
 800241c:	6313      	str	r3, [r2, #48]	@ 0x30
 800241e:	4b0e      	ldr	r3, [pc, #56]	@ (8002458 <HAL_UART_MspInit+0x88>)
 8002420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002422:	f003 0308 	and.w	r3, r3, #8
 8002426:	60fb      	str	r3, [r7, #12]
 8002428:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800242a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800242e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002430:	2302      	movs	r3, #2
 8002432:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002434:	2300      	movs	r3, #0
 8002436:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002438:	2303      	movs	r3, #3
 800243a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800243c:	2307      	movs	r3, #7
 800243e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002440:	f107 0314 	add.w	r3, r7, #20
 8002444:	4619      	mov	r1, r3
 8002446:	4805      	ldr	r0, [pc, #20]	@ (800245c <HAL_UART_MspInit+0x8c>)
 8002448:	f001 f9a0 	bl	800378c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800244c:	bf00      	nop
 800244e:	3728      	adds	r7, #40	@ 0x28
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}
 8002454:	40004800 	.word	0x40004800
 8002458:	40023800 	.word	0x40023800
 800245c:	40020c00 	.word	0x40020c00

08002460 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002460:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002498 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002464:	f7ff ff20 	bl	80022a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002468:	480c      	ldr	r0, [pc, #48]	@ (800249c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800246a:	490d      	ldr	r1, [pc, #52]	@ (80024a0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800246c:	4a0d      	ldr	r2, [pc, #52]	@ (80024a4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800246e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002470:	e002      	b.n	8002478 <LoopCopyDataInit>

08002472 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002472:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002474:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002476:	3304      	adds	r3, #4

08002478 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002478:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800247a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800247c:	d3f9      	bcc.n	8002472 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800247e:	4a0a      	ldr	r2, [pc, #40]	@ (80024a8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002480:	4c0a      	ldr	r4, [pc, #40]	@ (80024ac <LoopFillZerobss+0x22>)
  movs r3, #0
 8002482:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002484:	e001      	b.n	800248a <LoopFillZerobss>

08002486 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002486:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002488:	3204      	adds	r2, #4

0800248a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800248a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800248c:	d3fb      	bcc.n	8002486 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800248e:	f00e fc03 	bl	8010c98 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002492:	f7ff faa7 	bl	80019e4 <main>
  bx  lr    
 8002496:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002498:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800249c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024a0:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80024a4:	080121a4 	.word	0x080121a4
  ldr r2, =_sbss
 80024a8:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 80024ac:	20006444 	.word	0x20006444

080024b0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024b0:	e7fe      	b.n	80024b0 <ADC_IRQHandler>
	...

080024b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80024b8:	4b0e      	ldr	r3, [pc, #56]	@ (80024f4 <HAL_Init+0x40>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4a0d      	ldr	r2, [pc, #52]	@ (80024f4 <HAL_Init+0x40>)
 80024be:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80024c2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80024c4:	4b0b      	ldr	r3, [pc, #44]	@ (80024f4 <HAL_Init+0x40>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a0a      	ldr	r2, [pc, #40]	@ (80024f4 <HAL_Init+0x40>)
 80024ca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80024ce:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024d0:	4b08      	ldr	r3, [pc, #32]	@ (80024f4 <HAL_Init+0x40>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a07      	ldr	r2, [pc, #28]	@ (80024f4 <HAL_Init+0x40>)
 80024d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024da:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024dc:	2003      	movs	r0, #3
 80024de:	f000 fd12 	bl	8002f06 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024e2:	200f      	movs	r0, #15
 80024e4:	f7ff fd74 	bl	8001fd0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024e8:	f7ff fd46 	bl	8001f78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024ec:	2300      	movs	r3, #0
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	bd80      	pop	{r7, pc}
 80024f2:	bf00      	nop
 80024f4:	40023c00 	.word	0x40023c00

080024f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024f8:	b480      	push	{r7}
 80024fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80024fc:	4b06      	ldr	r3, [pc, #24]	@ (8002518 <HAL_IncTick+0x20>)
 80024fe:	781b      	ldrb	r3, [r3, #0]
 8002500:	461a      	mov	r2, r3
 8002502:	4b06      	ldr	r3, [pc, #24]	@ (800251c <HAL_IncTick+0x24>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4413      	add	r3, r2
 8002508:	4a04      	ldr	r2, [pc, #16]	@ (800251c <HAL_IncTick+0x24>)
 800250a:	6013      	str	r3, [r2, #0]
}
 800250c:	bf00      	nop
 800250e:	46bd      	mov	sp, r7
 8002510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002514:	4770      	bx	lr
 8002516:	bf00      	nop
 8002518:	20000010 	.word	0x20000010
 800251c:	20001464 	.word	0x20001464

08002520 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002520:	b480      	push	{r7}
 8002522:	af00      	add	r7, sp, #0
  return uwTick;
 8002524:	4b03      	ldr	r3, [pc, #12]	@ (8002534 <HAL_GetTick+0x14>)
 8002526:	681b      	ldr	r3, [r3, #0]
}
 8002528:	4618      	mov	r0, r3
 800252a:	46bd      	mov	sp, r7
 800252c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002530:	4770      	bx	lr
 8002532:	bf00      	nop
 8002534:	20001464 	.word	0x20001464

08002538 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b084      	sub	sp, #16
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002540:	f7ff ffee 	bl	8002520 <HAL_GetTick>
 8002544:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002550:	d005      	beq.n	800255e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002552:	4b0a      	ldr	r3, [pc, #40]	@ (800257c <HAL_Delay+0x44>)
 8002554:	781b      	ldrb	r3, [r3, #0]
 8002556:	461a      	mov	r2, r3
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	4413      	add	r3, r2
 800255c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800255e:	bf00      	nop
 8002560:	f7ff ffde 	bl	8002520 <HAL_GetTick>
 8002564:	4602      	mov	r2, r0
 8002566:	68bb      	ldr	r3, [r7, #8]
 8002568:	1ad3      	subs	r3, r2, r3
 800256a:	68fa      	ldr	r2, [r7, #12]
 800256c:	429a      	cmp	r2, r3
 800256e:	d8f7      	bhi.n	8002560 <HAL_Delay+0x28>
  {
  }
}
 8002570:	bf00      	nop
 8002572:	bf00      	nop
 8002574:	3710      	adds	r7, #16
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	20000010 	.word	0x20000010

08002580 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b084      	sub	sp, #16
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002588:	2300      	movs	r3, #0
 800258a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d101      	bne.n	8002596 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002592:	2301      	movs	r3, #1
 8002594:	e033      	b.n	80025fe <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800259a:	2b00      	cmp	r3, #0
 800259c:	d109      	bne.n	80025b2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800259e:	6878      	ldr	r0, [r7, #4]
 80025a0:	f7fe fd78 	bl	8001094 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2200      	movs	r2, #0
 80025a8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2200      	movs	r2, #0
 80025ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025b6:	f003 0310 	and.w	r3, r3, #16
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d118      	bne.n	80025f0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025c2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80025c6:	f023 0302 	bic.w	r3, r3, #2
 80025ca:	f043 0202 	orr.w	r2, r3, #2
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80025d2:	6878      	ldr	r0, [r7, #4]
 80025d4:	f000 fa6c 	bl	8002ab0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2200      	movs	r2, #0
 80025dc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025e2:	f023 0303 	bic.w	r3, r3, #3
 80025e6:	f043 0201 	orr.w	r2, r3, #1
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	641a      	str	r2, [r3, #64]	@ 0x40
 80025ee:	e001      	b.n	80025f4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80025f0:	2301      	movs	r3, #1
 80025f2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2200      	movs	r2, #0
 80025f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80025fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80025fe:	4618      	mov	r0, r3
 8002600:	3710      	adds	r7, #16
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}
	...

08002608 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b088      	sub	sp, #32
 800260c:	af00      	add	r7, sp, #0
 800260e:	60f8      	str	r0, [r7, #12]
 8002610:	60b9      	str	r1, [r7, #8]
 8002612:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002614:	2300      	movs	r3, #0
 8002616:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002618:	2300      	movs	r3, #0
 800261a:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002622:	2b01      	cmp	r3, #1
 8002624:	d101      	bne.n	800262a <HAL_ADC_Start_DMA+0x22>
 8002626:	2302      	movs	r3, #2
 8002628:	e0eb      	b.n	8002802 <HAL_ADC_Start_DMA+0x1fa>
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	2201      	movs	r2, #1
 800262e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	689b      	ldr	r3, [r3, #8]
 8002638:	f003 0301 	and.w	r3, r3, #1
 800263c:	2b01      	cmp	r3, #1
 800263e:	d018      	beq.n	8002672 <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	689a      	ldr	r2, [r3, #8]
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f042 0201 	orr.w	r2, r2, #1
 800264e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002650:	4b6e      	ldr	r3, [pc, #440]	@ (800280c <HAL_ADC_Start_DMA+0x204>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4a6e      	ldr	r2, [pc, #440]	@ (8002810 <HAL_ADC_Start_DMA+0x208>)
 8002656:	fba2 2303 	umull	r2, r3, r2, r3
 800265a:	0c9a      	lsrs	r2, r3, #18
 800265c:	4613      	mov	r3, r2
 800265e:	005b      	lsls	r3, r3, #1
 8002660:	4413      	add	r3, r2
 8002662:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8002664:	e002      	b.n	800266c <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	3b01      	subs	r3, #1
 800266a:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 800266c:	697b      	ldr	r3, [r7, #20]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d1f9      	bne.n	8002666 <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800267c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002680:	d107      	bne.n	8002692 <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	689a      	ldr	r2, [r3, #8]
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002690:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	689b      	ldr	r3, [r3, #8]
 8002698:	f003 0301 	and.w	r3, r3, #1
 800269c:	2b01      	cmp	r3, #1
 800269e:	f040 80a3 	bne.w	80027e8 <HAL_ADC_Start_DMA+0x1e0>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026a6:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80026aa:	f023 0301 	bic.w	r3, r3, #1
 80026ae:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d007      	beq.n	80026d4 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026c8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80026cc:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026d8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80026dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80026e0:	d106      	bne.n	80026f0 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026e6:	f023 0206 	bic.w	r2, r3, #6
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	645a      	str	r2, [r3, #68]	@ 0x44
 80026ee:	e002      	b.n	80026f6 <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	2200      	movs	r2, #0
 80026f4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	2200      	movs	r2, #0
 80026fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80026fe:	4b45      	ldr	r3, [pc, #276]	@ (8002814 <HAL_ADC_Start_DMA+0x20c>)
 8002700:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002706:	4a44      	ldr	r2, [pc, #272]	@ (8002818 <HAL_ADC_Start_DMA+0x210>)
 8002708:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800270e:	4a43      	ldr	r2, [pc, #268]	@ (800281c <HAL_ADC_Start_DMA+0x214>)
 8002710:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002716:	4a42      	ldr	r2, [pc, #264]	@ (8002820 <HAL_ADC_Start_DMA+0x218>)
 8002718:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002722:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	685a      	ldr	r2, [r3, #4]
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002732:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	689a      	ldr	r2, [r3, #8]
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002742:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	334c      	adds	r3, #76	@ 0x4c
 800274e:	4619      	mov	r1, r3
 8002750:	68ba      	ldr	r2, [r7, #8]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	f000 fcba 	bl	80030cc <HAL_DMA_Start_IT>
 8002758:	4603      	mov	r3, r0
 800275a:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800275c:	69bb      	ldr	r3, [r7, #24]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	f003 031f 	and.w	r3, r3, #31
 8002764:	2b00      	cmp	r3, #0
 8002766:	d12a      	bne.n	80027be <HAL_ADC_Start_DMA+0x1b6>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a2d      	ldr	r2, [pc, #180]	@ (8002824 <HAL_ADC_Start_DMA+0x21c>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d015      	beq.n	800279e <HAL_ADC_Start_DMA+0x196>
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a2c      	ldr	r2, [pc, #176]	@ (8002828 <HAL_ADC_Start_DMA+0x220>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d105      	bne.n	8002788 <HAL_ADC_Start_DMA+0x180>
 800277c:	4b25      	ldr	r3, [pc, #148]	@ (8002814 <HAL_ADC_Start_DMA+0x20c>)
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	f003 031f 	and.w	r3, r3, #31
 8002784:	2b00      	cmp	r3, #0
 8002786:	d00a      	beq.n	800279e <HAL_ADC_Start_DMA+0x196>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a27      	ldr	r2, [pc, #156]	@ (800282c <HAL_ADC_Start_DMA+0x224>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d136      	bne.n	8002800 <HAL_ADC_Start_DMA+0x1f8>
 8002792:	4b20      	ldr	r3, [pc, #128]	@ (8002814 <HAL_ADC_Start_DMA+0x20c>)
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	f003 0310 	and.w	r3, r3, #16
 800279a:	2b00      	cmp	r3, #0
 800279c:	d130      	bne.n	8002800 <HAL_ADC_Start_DMA+0x1f8>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	689b      	ldr	r3, [r3, #8]
 80027a4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d129      	bne.n	8002800 <HAL_ADC_Start_DMA+0x1f8>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	689a      	ldr	r2, [r3, #8]
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80027ba:	609a      	str	r2, [r3, #8]
 80027bc:	e020      	b.n	8002800 <HAL_ADC_Start_DMA+0x1f8>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4a18      	ldr	r2, [pc, #96]	@ (8002824 <HAL_ADC_Start_DMA+0x21c>)
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d11b      	bne.n	8002800 <HAL_ADC_Start_DMA+0x1f8>
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	689b      	ldr	r3, [r3, #8]
 80027ce:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d114      	bne.n	8002800 <HAL_ADC_Start_DMA+0x1f8>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	689a      	ldr	r2, [r3, #8]
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80027e4:	609a      	str	r2, [r3, #8]
 80027e6:	e00b      	b.n	8002800 <HAL_ADC_Start_DMA+0x1f8>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ec:	f043 0210 	orr.w	r2, r3, #16
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027f8:	f043 0201 	orr.w	r2, r3, #1
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8002800:	7ffb      	ldrb	r3, [r7, #31]
}
 8002802:	4618      	mov	r0, r3
 8002804:	3720      	adds	r7, #32
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}
 800280a:	bf00      	nop
 800280c:	20000008 	.word	0x20000008
 8002810:	431bde83 	.word	0x431bde83
 8002814:	40012300 	.word	0x40012300
 8002818:	08002ca9 	.word	0x08002ca9
 800281c:	08002d63 	.word	0x08002d63
 8002820:	08002d7f 	.word	0x08002d7f
 8002824:	40012000 	.word	0x40012000
 8002828:	40012100 	.word	0x40012100
 800282c:	40012200 	.word	0x40012200

08002830 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002838:	bf00      	nop
 800283a:	370c      	adds	r7, #12
 800283c:	46bd      	mov	sp, r7
 800283e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002842:	4770      	bx	lr

08002844 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002844:	b480      	push	{r7}
 8002846:	b083      	sub	sp, #12
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800284c:	bf00      	nop
 800284e:	370c      	adds	r7, #12
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr

08002858 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002858:	b480      	push	{r7}
 800285a:	b083      	sub	sp, #12
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002860:	bf00      	nop
 8002862:	370c      	adds	r7, #12
 8002864:	46bd      	mov	sp, r7
 8002866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286a:	4770      	bx	lr

0800286c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800286c:	b480      	push	{r7}
 800286e:	b085      	sub	sp, #20
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
 8002874:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002876:	2300      	movs	r3, #0
 8002878:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002880:	2b01      	cmp	r3, #1
 8002882:	d101      	bne.n	8002888 <HAL_ADC_ConfigChannel+0x1c>
 8002884:	2302      	movs	r3, #2
 8002886:	e105      	b.n	8002a94 <HAL_ADC_ConfigChannel+0x228>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2201      	movs	r2, #1
 800288c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	2b09      	cmp	r3, #9
 8002896:	d925      	bls.n	80028e4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	68d9      	ldr	r1, [r3, #12]
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	b29b      	uxth	r3, r3
 80028a4:	461a      	mov	r2, r3
 80028a6:	4613      	mov	r3, r2
 80028a8:	005b      	lsls	r3, r3, #1
 80028aa:	4413      	add	r3, r2
 80028ac:	3b1e      	subs	r3, #30
 80028ae:	2207      	movs	r2, #7
 80028b0:	fa02 f303 	lsl.w	r3, r2, r3
 80028b4:	43da      	mvns	r2, r3
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	400a      	ands	r2, r1
 80028bc:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	68d9      	ldr	r1, [r3, #12]
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	689a      	ldr	r2, [r3, #8]
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	b29b      	uxth	r3, r3
 80028ce:	4618      	mov	r0, r3
 80028d0:	4603      	mov	r3, r0
 80028d2:	005b      	lsls	r3, r3, #1
 80028d4:	4403      	add	r3, r0
 80028d6:	3b1e      	subs	r3, #30
 80028d8:	409a      	lsls	r2, r3
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	430a      	orrs	r2, r1
 80028e0:	60da      	str	r2, [r3, #12]
 80028e2:	e022      	b.n	800292a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	6919      	ldr	r1, [r3, #16]
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	b29b      	uxth	r3, r3
 80028f0:	461a      	mov	r2, r3
 80028f2:	4613      	mov	r3, r2
 80028f4:	005b      	lsls	r3, r3, #1
 80028f6:	4413      	add	r3, r2
 80028f8:	2207      	movs	r2, #7
 80028fa:	fa02 f303 	lsl.w	r3, r2, r3
 80028fe:	43da      	mvns	r2, r3
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	400a      	ands	r2, r1
 8002906:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	6919      	ldr	r1, [r3, #16]
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	689a      	ldr	r2, [r3, #8]
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	b29b      	uxth	r3, r3
 8002918:	4618      	mov	r0, r3
 800291a:	4603      	mov	r3, r0
 800291c:	005b      	lsls	r3, r3, #1
 800291e:	4403      	add	r3, r0
 8002920:	409a      	lsls	r2, r3
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	430a      	orrs	r2, r1
 8002928:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	2b06      	cmp	r3, #6
 8002930:	d824      	bhi.n	800297c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	685a      	ldr	r2, [r3, #4]
 800293c:	4613      	mov	r3, r2
 800293e:	009b      	lsls	r3, r3, #2
 8002940:	4413      	add	r3, r2
 8002942:	3b05      	subs	r3, #5
 8002944:	221f      	movs	r2, #31
 8002946:	fa02 f303 	lsl.w	r3, r2, r3
 800294a:	43da      	mvns	r2, r3
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	400a      	ands	r2, r1
 8002952:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	b29b      	uxth	r3, r3
 8002960:	4618      	mov	r0, r3
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	685a      	ldr	r2, [r3, #4]
 8002966:	4613      	mov	r3, r2
 8002968:	009b      	lsls	r3, r3, #2
 800296a:	4413      	add	r3, r2
 800296c:	3b05      	subs	r3, #5
 800296e:	fa00 f203 	lsl.w	r2, r0, r3
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	430a      	orrs	r2, r1
 8002978:	635a      	str	r2, [r3, #52]	@ 0x34
 800297a:	e04c      	b.n	8002a16 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	2b0c      	cmp	r3, #12
 8002982:	d824      	bhi.n	80029ce <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	685a      	ldr	r2, [r3, #4]
 800298e:	4613      	mov	r3, r2
 8002990:	009b      	lsls	r3, r3, #2
 8002992:	4413      	add	r3, r2
 8002994:	3b23      	subs	r3, #35	@ 0x23
 8002996:	221f      	movs	r2, #31
 8002998:	fa02 f303 	lsl.w	r3, r2, r3
 800299c:	43da      	mvns	r2, r3
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	400a      	ands	r2, r1
 80029a4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	b29b      	uxth	r3, r3
 80029b2:	4618      	mov	r0, r3
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	685a      	ldr	r2, [r3, #4]
 80029b8:	4613      	mov	r3, r2
 80029ba:	009b      	lsls	r3, r3, #2
 80029bc:	4413      	add	r3, r2
 80029be:	3b23      	subs	r3, #35	@ 0x23
 80029c0:	fa00 f203 	lsl.w	r2, r0, r3
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	430a      	orrs	r2, r1
 80029ca:	631a      	str	r2, [r3, #48]	@ 0x30
 80029cc:	e023      	b.n	8002a16 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	685a      	ldr	r2, [r3, #4]
 80029d8:	4613      	mov	r3, r2
 80029da:	009b      	lsls	r3, r3, #2
 80029dc:	4413      	add	r3, r2
 80029de:	3b41      	subs	r3, #65	@ 0x41
 80029e0:	221f      	movs	r2, #31
 80029e2:	fa02 f303 	lsl.w	r3, r2, r3
 80029e6:	43da      	mvns	r2, r3
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	400a      	ands	r2, r1
 80029ee:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	b29b      	uxth	r3, r3
 80029fc:	4618      	mov	r0, r3
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	685a      	ldr	r2, [r3, #4]
 8002a02:	4613      	mov	r3, r2
 8002a04:	009b      	lsls	r3, r3, #2
 8002a06:	4413      	add	r3, r2
 8002a08:	3b41      	subs	r3, #65	@ 0x41
 8002a0a:	fa00 f203 	lsl.w	r2, r0, r3
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	430a      	orrs	r2, r1
 8002a14:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002a16:	4b22      	ldr	r3, [pc, #136]	@ (8002aa0 <HAL_ADC_ConfigChannel+0x234>)
 8002a18:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4a21      	ldr	r2, [pc, #132]	@ (8002aa4 <HAL_ADC_ConfigChannel+0x238>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d109      	bne.n	8002a38 <HAL_ADC_ConfigChannel+0x1cc>
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	2b12      	cmp	r3, #18
 8002a2a:	d105      	bne.n	8002a38 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a19      	ldr	r2, [pc, #100]	@ (8002aa4 <HAL_ADC_ConfigChannel+0x238>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d123      	bne.n	8002a8a <HAL_ADC_ConfigChannel+0x21e>
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	2b10      	cmp	r3, #16
 8002a48:	d003      	beq.n	8002a52 <HAL_ADC_ConfigChannel+0x1e6>
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	2b11      	cmp	r3, #17
 8002a50:	d11b      	bne.n	8002a8a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	2b10      	cmp	r3, #16
 8002a64:	d111      	bne.n	8002a8a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002a66:	4b10      	ldr	r3, [pc, #64]	@ (8002aa8 <HAL_ADC_ConfigChannel+0x23c>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a10      	ldr	r2, [pc, #64]	@ (8002aac <HAL_ADC_ConfigChannel+0x240>)
 8002a6c:	fba2 2303 	umull	r2, r3, r2, r3
 8002a70:	0c9a      	lsrs	r2, r3, #18
 8002a72:	4613      	mov	r3, r2
 8002a74:	009b      	lsls	r3, r3, #2
 8002a76:	4413      	add	r3, r2
 8002a78:	005b      	lsls	r3, r3, #1
 8002a7a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002a7c:	e002      	b.n	8002a84 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002a7e:	68bb      	ldr	r3, [r7, #8]
 8002a80:	3b01      	subs	r3, #1
 8002a82:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d1f9      	bne.n	8002a7e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002a92:	2300      	movs	r3, #0
}
 8002a94:	4618      	mov	r0, r3
 8002a96:	3714      	adds	r7, #20
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9e:	4770      	bx	lr
 8002aa0:	40012300 	.word	0x40012300
 8002aa4:	40012000 	.word	0x40012000
 8002aa8:	20000008 	.word	0x20000008
 8002aac:	431bde83 	.word	0x431bde83

08002ab0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b085      	sub	sp, #20
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002ab8:	4b79      	ldr	r3, [pc, #484]	@ (8002ca0 <ADC_Init+0x1f0>)
 8002aba:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	685a      	ldr	r2, [r3, #4]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	431a      	orrs	r2, r3
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	685a      	ldr	r2, [r3, #4]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002ae4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	6859      	ldr	r1, [r3, #4]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	691b      	ldr	r3, [r3, #16]
 8002af0:	021a      	lsls	r2, r3, #8
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	430a      	orrs	r2, r1
 8002af8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	685a      	ldr	r2, [r3, #4]
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002b08:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	6859      	ldr	r1, [r3, #4]
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	689a      	ldr	r2, [r3, #8]
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	430a      	orrs	r2, r1
 8002b1a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	689a      	ldr	r2, [r3, #8]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002b2a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	6899      	ldr	r1, [r3, #8]
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	68da      	ldr	r2, [r3, #12]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	430a      	orrs	r2, r1
 8002b3c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b42:	4a58      	ldr	r2, [pc, #352]	@ (8002ca4 <ADC_Init+0x1f4>)
 8002b44:	4293      	cmp	r3, r2
 8002b46:	d022      	beq.n	8002b8e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	689a      	ldr	r2, [r3, #8]
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002b56:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	6899      	ldr	r1, [r3, #8]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	430a      	orrs	r2, r1
 8002b68:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	689a      	ldr	r2, [r3, #8]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002b78:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	6899      	ldr	r1, [r3, #8]
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	430a      	orrs	r2, r1
 8002b8a:	609a      	str	r2, [r3, #8]
 8002b8c:	e00f      	b.n	8002bae <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	689a      	ldr	r2, [r3, #8]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002b9c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	689a      	ldr	r2, [r3, #8]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002bac:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	689a      	ldr	r2, [r3, #8]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f022 0202 	bic.w	r2, r2, #2
 8002bbc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	6899      	ldr	r1, [r3, #8]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	7e1b      	ldrb	r3, [r3, #24]
 8002bc8:	005a      	lsls	r2, r3, #1
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	430a      	orrs	r2, r1
 8002bd0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d01b      	beq.n	8002c14 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	685a      	ldr	r2, [r3, #4]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002bea:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	685a      	ldr	r2, [r3, #4]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002bfa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	6859      	ldr	r1, [r3, #4]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c06:	3b01      	subs	r3, #1
 8002c08:	035a      	lsls	r2, r3, #13
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	430a      	orrs	r2, r1
 8002c10:	605a      	str	r2, [r3, #4]
 8002c12:	e007      	b.n	8002c24 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	685a      	ldr	r2, [r3, #4]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c22:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002c32:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	69db      	ldr	r3, [r3, #28]
 8002c3e:	3b01      	subs	r3, #1
 8002c40:	051a      	lsls	r2, r3, #20
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	430a      	orrs	r2, r1
 8002c48:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	689a      	ldr	r2, [r3, #8]
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002c58:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	6899      	ldr	r1, [r3, #8]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002c66:	025a      	lsls	r2, r3, #9
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	430a      	orrs	r2, r1
 8002c6e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	689a      	ldr	r2, [r3, #8]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c7e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	6899      	ldr	r1, [r3, #8]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	695b      	ldr	r3, [r3, #20]
 8002c8a:	029a      	lsls	r2, r3, #10
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	430a      	orrs	r2, r1
 8002c92:	609a      	str	r2, [r3, #8]
}
 8002c94:	bf00      	nop
 8002c96:	3714      	adds	r7, #20
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9e:	4770      	bx	lr
 8002ca0:	40012300 	.word	0x40012300
 8002ca4:	0f000001 	.word	0x0f000001

08002ca8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b084      	sub	sp, #16
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cb4:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cba:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d13c      	bne.n	8002d3c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cc6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	689b      	ldr	r3, [r3, #8]
 8002cd4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d12b      	bne.n	8002d34 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d127      	bne.n	8002d34 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cea:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d006      	beq.n	8002d00 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	689b      	ldr	r3, [r3, #8]
 8002cf8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d119      	bne.n	8002d34 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	685a      	ldr	r2, [r3, #4]
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f022 0220 	bic.w	r2, r2, #32
 8002d0e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d14:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d20:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d105      	bne.n	8002d34 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d2c:	f043 0201 	orr.w	r2, r3, #1
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002d34:	68f8      	ldr	r0, [r7, #12]
 8002d36:	f7ff fd7b 	bl	8002830 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002d3a:	e00e      	b.n	8002d5a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d40:	f003 0310 	and.w	r3, r3, #16
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d003      	beq.n	8002d50 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002d48:	68f8      	ldr	r0, [r7, #12]
 8002d4a:	f7ff fd85 	bl	8002858 <HAL_ADC_ErrorCallback>
}
 8002d4e:	e004      	b.n	8002d5a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	4798      	blx	r3
}
 8002d5a:	bf00      	nop
 8002d5c:	3710      	adds	r7, #16
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bd80      	pop	{r7, pc}

08002d62 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002d62:	b580      	push	{r7, lr}
 8002d64:	b084      	sub	sp, #16
 8002d66:	af00      	add	r7, sp, #0
 8002d68:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d6e:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002d70:	68f8      	ldr	r0, [r7, #12]
 8002d72:	f7ff fd67 	bl	8002844 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002d76:	bf00      	nop
 8002d78:	3710      	adds	r7, #16
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bd80      	pop	{r7, pc}

08002d7e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002d7e:	b580      	push	{r7, lr}
 8002d80:	b084      	sub	sp, #16
 8002d82:	af00      	add	r7, sp, #0
 8002d84:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d8a:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	2240      	movs	r2, #64	@ 0x40
 8002d90:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d96:	f043 0204 	orr.w	r2, r3, #4
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002d9e:	68f8      	ldr	r0, [r7, #12]
 8002da0:	f7ff fd5a 	bl	8002858 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002da4:	bf00      	nop
 8002da6:	3710      	adds	r7, #16
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}

08002dac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002dac:	b480      	push	{r7}
 8002dae:	b085      	sub	sp, #20
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	f003 0307 	and.w	r3, r3, #7
 8002dba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002dbc:	4b0c      	ldr	r3, [pc, #48]	@ (8002df0 <__NVIC_SetPriorityGrouping+0x44>)
 8002dbe:	68db      	ldr	r3, [r3, #12]
 8002dc0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002dc2:	68ba      	ldr	r2, [r7, #8]
 8002dc4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002dc8:	4013      	ands	r3, r2
 8002dca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002dd0:	68bb      	ldr	r3, [r7, #8]
 8002dd2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002dd4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002dd8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ddc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002dde:	4a04      	ldr	r2, [pc, #16]	@ (8002df0 <__NVIC_SetPriorityGrouping+0x44>)
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	60d3      	str	r3, [r2, #12]
}
 8002de4:	bf00      	nop
 8002de6:	3714      	adds	r7, #20
 8002de8:	46bd      	mov	sp, r7
 8002dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dee:	4770      	bx	lr
 8002df0:	e000ed00 	.word	0xe000ed00

08002df4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002df4:	b480      	push	{r7}
 8002df6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002df8:	4b04      	ldr	r3, [pc, #16]	@ (8002e0c <__NVIC_GetPriorityGrouping+0x18>)
 8002dfa:	68db      	ldr	r3, [r3, #12]
 8002dfc:	0a1b      	lsrs	r3, r3, #8
 8002dfe:	f003 0307 	and.w	r3, r3, #7
}
 8002e02:	4618      	mov	r0, r3
 8002e04:	46bd      	mov	sp, r7
 8002e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0a:	4770      	bx	lr
 8002e0c:	e000ed00 	.word	0xe000ed00

08002e10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e10:	b480      	push	{r7}
 8002e12:	b083      	sub	sp, #12
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	4603      	mov	r3, r0
 8002e18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	db0b      	blt.n	8002e3a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e22:	79fb      	ldrb	r3, [r7, #7]
 8002e24:	f003 021f 	and.w	r2, r3, #31
 8002e28:	4907      	ldr	r1, [pc, #28]	@ (8002e48 <__NVIC_EnableIRQ+0x38>)
 8002e2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e2e:	095b      	lsrs	r3, r3, #5
 8002e30:	2001      	movs	r0, #1
 8002e32:	fa00 f202 	lsl.w	r2, r0, r2
 8002e36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002e3a:	bf00      	nop
 8002e3c:	370c      	adds	r7, #12
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e44:	4770      	bx	lr
 8002e46:	bf00      	nop
 8002e48:	e000e100 	.word	0xe000e100

08002e4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b083      	sub	sp, #12
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	4603      	mov	r3, r0
 8002e54:	6039      	str	r1, [r7, #0]
 8002e56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	db0a      	blt.n	8002e76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	b2da      	uxtb	r2, r3
 8002e64:	490c      	ldr	r1, [pc, #48]	@ (8002e98 <__NVIC_SetPriority+0x4c>)
 8002e66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e6a:	0112      	lsls	r2, r2, #4
 8002e6c:	b2d2      	uxtb	r2, r2
 8002e6e:	440b      	add	r3, r1
 8002e70:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e74:	e00a      	b.n	8002e8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	b2da      	uxtb	r2, r3
 8002e7a:	4908      	ldr	r1, [pc, #32]	@ (8002e9c <__NVIC_SetPriority+0x50>)
 8002e7c:	79fb      	ldrb	r3, [r7, #7]
 8002e7e:	f003 030f 	and.w	r3, r3, #15
 8002e82:	3b04      	subs	r3, #4
 8002e84:	0112      	lsls	r2, r2, #4
 8002e86:	b2d2      	uxtb	r2, r2
 8002e88:	440b      	add	r3, r1
 8002e8a:	761a      	strb	r2, [r3, #24]
}
 8002e8c:	bf00      	nop
 8002e8e:	370c      	adds	r7, #12
 8002e90:	46bd      	mov	sp, r7
 8002e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e96:	4770      	bx	lr
 8002e98:	e000e100 	.word	0xe000e100
 8002e9c:	e000ed00 	.word	0xe000ed00

08002ea0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b089      	sub	sp, #36	@ 0x24
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	60f8      	str	r0, [r7, #12]
 8002ea8:	60b9      	str	r1, [r7, #8]
 8002eaa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	f003 0307 	and.w	r3, r3, #7
 8002eb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002eb4:	69fb      	ldr	r3, [r7, #28]
 8002eb6:	f1c3 0307 	rsb	r3, r3, #7
 8002eba:	2b04      	cmp	r3, #4
 8002ebc:	bf28      	it	cs
 8002ebe:	2304      	movcs	r3, #4
 8002ec0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ec2:	69fb      	ldr	r3, [r7, #28]
 8002ec4:	3304      	adds	r3, #4
 8002ec6:	2b06      	cmp	r3, #6
 8002ec8:	d902      	bls.n	8002ed0 <NVIC_EncodePriority+0x30>
 8002eca:	69fb      	ldr	r3, [r7, #28]
 8002ecc:	3b03      	subs	r3, #3
 8002ece:	e000      	b.n	8002ed2 <NVIC_EncodePriority+0x32>
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ed4:	f04f 32ff 	mov.w	r2, #4294967295
 8002ed8:	69bb      	ldr	r3, [r7, #24]
 8002eda:	fa02 f303 	lsl.w	r3, r2, r3
 8002ede:	43da      	mvns	r2, r3
 8002ee0:	68bb      	ldr	r3, [r7, #8]
 8002ee2:	401a      	ands	r2, r3
 8002ee4:	697b      	ldr	r3, [r7, #20]
 8002ee6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ee8:	f04f 31ff 	mov.w	r1, #4294967295
 8002eec:	697b      	ldr	r3, [r7, #20]
 8002eee:	fa01 f303 	lsl.w	r3, r1, r3
 8002ef2:	43d9      	mvns	r1, r3
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ef8:	4313      	orrs	r3, r2
         );
}
 8002efa:	4618      	mov	r0, r3
 8002efc:	3724      	adds	r7, #36	@ 0x24
 8002efe:	46bd      	mov	sp, r7
 8002f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f04:	4770      	bx	lr

08002f06 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f06:	b580      	push	{r7, lr}
 8002f08:	b082      	sub	sp, #8
 8002f0a:	af00      	add	r7, sp, #0
 8002f0c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f0e:	6878      	ldr	r0, [r7, #4]
 8002f10:	f7ff ff4c 	bl	8002dac <__NVIC_SetPriorityGrouping>
}
 8002f14:	bf00      	nop
 8002f16:	3708      	adds	r7, #8
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bd80      	pop	{r7, pc}

08002f1c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b086      	sub	sp, #24
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	4603      	mov	r3, r0
 8002f24:	60b9      	str	r1, [r7, #8]
 8002f26:	607a      	str	r2, [r7, #4]
 8002f28:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f2e:	f7ff ff61 	bl	8002df4 <__NVIC_GetPriorityGrouping>
 8002f32:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f34:	687a      	ldr	r2, [r7, #4]
 8002f36:	68b9      	ldr	r1, [r7, #8]
 8002f38:	6978      	ldr	r0, [r7, #20]
 8002f3a:	f7ff ffb1 	bl	8002ea0 <NVIC_EncodePriority>
 8002f3e:	4602      	mov	r2, r0
 8002f40:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f44:	4611      	mov	r1, r2
 8002f46:	4618      	mov	r0, r3
 8002f48:	f7ff ff80 	bl	8002e4c <__NVIC_SetPriority>
}
 8002f4c:	bf00      	nop
 8002f4e:	3718      	adds	r7, #24
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd80      	pop	{r7, pc}

08002f54 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b082      	sub	sp, #8
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f62:	4618      	mov	r0, r3
 8002f64:	f7ff ff54 	bl	8002e10 <__NVIC_EnableIRQ>
}
 8002f68:	bf00      	nop
 8002f6a:	3708      	adds	r7, #8
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bd80      	pop	{r7, pc}

08002f70 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b086      	sub	sp, #24
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002f78:	2300      	movs	r3, #0
 8002f7a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002f7c:	f7ff fad0 	bl	8002520 <HAL_GetTick>
 8002f80:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d101      	bne.n	8002f8c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	e099      	b.n	80030c0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2202      	movs	r2, #2
 8002f90:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2200      	movs	r2, #0
 8002f98:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f022 0201 	bic.w	r2, r2, #1
 8002faa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002fac:	e00f      	b.n	8002fce <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002fae:	f7ff fab7 	bl	8002520 <HAL_GetTick>
 8002fb2:	4602      	mov	r2, r0
 8002fb4:	693b      	ldr	r3, [r7, #16]
 8002fb6:	1ad3      	subs	r3, r2, r3
 8002fb8:	2b05      	cmp	r3, #5
 8002fba:	d908      	bls.n	8002fce <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2220      	movs	r2, #32
 8002fc0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2203      	movs	r2, #3
 8002fc6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002fca:	2303      	movs	r3, #3
 8002fcc:	e078      	b.n	80030c0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f003 0301 	and.w	r3, r3, #1
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d1e8      	bne.n	8002fae <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002fe4:	697a      	ldr	r2, [r7, #20]
 8002fe6:	4b38      	ldr	r3, [pc, #224]	@ (80030c8 <HAL_DMA_Init+0x158>)
 8002fe8:	4013      	ands	r3, r2
 8002fea:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	685a      	ldr	r2, [r3, #4]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	689b      	ldr	r3, [r3, #8]
 8002ff4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ffa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	691b      	ldr	r3, [r3, #16]
 8003000:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003006:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	699b      	ldr	r3, [r3, #24]
 800300c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003012:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6a1b      	ldr	r3, [r3, #32]
 8003018:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800301a:	697a      	ldr	r2, [r7, #20]
 800301c:	4313      	orrs	r3, r2
 800301e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003024:	2b04      	cmp	r3, #4
 8003026:	d107      	bne.n	8003038 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003030:	4313      	orrs	r3, r2
 8003032:	697a      	ldr	r2, [r7, #20]
 8003034:	4313      	orrs	r3, r2
 8003036:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	697a      	ldr	r2, [r7, #20]
 800303e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	695b      	ldr	r3, [r3, #20]
 8003046:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003048:	697b      	ldr	r3, [r7, #20]
 800304a:	f023 0307 	bic.w	r3, r3, #7
 800304e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003054:	697a      	ldr	r2, [r7, #20]
 8003056:	4313      	orrs	r3, r2
 8003058:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800305e:	2b04      	cmp	r3, #4
 8003060:	d117      	bne.n	8003092 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003066:	697a      	ldr	r2, [r7, #20]
 8003068:	4313      	orrs	r3, r2
 800306a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003070:	2b00      	cmp	r3, #0
 8003072:	d00e      	beq.n	8003092 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003074:	6878      	ldr	r0, [r7, #4]
 8003076:	f000 fb0d 	bl	8003694 <DMA_CheckFifoParam>
 800307a:	4603      	mov	r3, r0
 800307c:	2b00      	cmp	r3, #0
 800307e:	d008      	beq.n	8003092 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2240      	movs	r2, #64	@ 0x40
 8003084:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2201      	movs	r2, #1
 800308a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800308e:	2301      	movs	r3, #1
 8003090:	e016      	b.n	80030c0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	697a      	ldr	r2, [r7, #20]
 8003098:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800309a:	6878      	ldr	r0, [r7, #4]
 800309c:	f000 fac4 	bl	8003628 <DMA_CalcBaseAndBitshift>
 80030a0:	4603      	mov	r3, r0
 80030a2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030a8:	223f      	movs	r2, #63	@ 0x3f
 80030aa:	409a      	lsls	r2, r3
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2200      	movs	r2, #0
 80030b4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2201      	movs	r2, #1
 80030ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80030be:	2300      	movs	r3, #0
}
 80030c0:	4618      	mov	r0, r3
 80030c2:	3718      	adds	r7, #24
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bd80      	pop	{r7, pc}
 80030c8:	f010803f 	.word	0xf010803f

080030cc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b086      	sub	sp, #24
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	60f8      	str	r0, [r7, #12]
 80030d4:	60b9      	str	r1, [r7, #8]
 80030d6:	607a      	str	r2, [r7, #4]
 80030d8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80030da:	2300      	movs	r3, #0
 80030dc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030e2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80030ea:	2b01      	cmp	r3, #1
 80030ec:	d101      	bne.n	80030f2 <HAL_DMA_Start_IT+0x26>
 80030ee:	2302      	movs	r3, #2
 80030f0:	e040      	b.n	8003174 <HAL_DMA_Start_IT+0xa8>
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2201      	movs	r2, #1
 80030f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003100:	b2db      	uxtb	r3, r3
 8003102:	2b01      	cmp	r3, #1
 8003104:	d12f      	bne.n	8003166 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	2202      	movs	r2, #2
 800310a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	2200      	movs	r2, #0
 8003112:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	687a      	ldr	r2, [r7, #4]
 8003118:	68b9      	ldr	r1, [r7, #8]
 800311a:	68f8      	ldr	r0, [r7, #12]
 800311c:	f000 fa56 	bl	80035cc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003124:	223f      	movs	r2, #63	@ 0x3f
 8003126:	409a      	lsls	r2, r3
 8003128:	693b      	ldr	r3, [r7, #16]
 800312a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	681a      	ldr	r2, [r3, #0]
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f042 0216 	orr.w	r2, r2, #22
 800313a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003140:	2b00      	cmp	r3, #0
 8003142:	d007      	beq.n	8003154 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f042 0208 	orr.w	r2, r2, #8
 8003152:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	681a      	ldr	r2, [r3, #0]
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f042 0201 	orr.w	r2, r2, #1
 8003162:	601a      	str	r2, [r3, #0]
 8003164:	e005      	b.n	8003172 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	2200      	movs	r2, #0
 800316a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800316e:	2302      	movs	r3, #2
 8003170:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003172:	7dfb      	ldrb	r3, [r7, #23]
}
 8003174:	4618      	mov	r0, r3
 8003176:	3718      	adds	r7, #24
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}

0800317c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b084      	sub	sp, #16
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003188:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800318a:	f7ff f9c9 	bl	8002520 <HAL_GetTick>
 800318e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003196:	b2db      	uxtb	r3, r3
 8003198:	2b02      	cmp	r3, #2
 800319a:	d008      	beq.n	80031ae <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2280      	movs	r2, #128	@ 0x80
 80031a0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2200      	movs	r2, #0
 80031a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	e052      	b.n	8003254 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	681a      	ldr	r2, [r3, #0]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f022 0216 	bic.w	r2, r2, #22
 80031bc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	695a      	ldr	r2, [r3, #20]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80031cc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d103      	bne.n	80031de <HAL_DMA_Abort+0x62>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d007      	beq.n	80031ee <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f022 0208 	bic.w	r2, r2, #8
 80031ec:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	681a      	ldr	r2, [r3, #0]
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f022 0201 	bic.w	r2, r2, #1
 80031fc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031fe:	e013      	b.n	8003228 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003200:	f7ff f98e 	bl	8002520 <HAL_GetTick>
 8003204:	4602      	mov	r2, r0
 8003206:	68bb      	ldr	r3, [r7, #8]
 8003208:	1ad3      	subs	r3, r2, r3
 800320a:	2b05      	cmp	r3, #5
 800320c:	d90c      	bls.n	8003228 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2220      	movs	r2, #32
 8003212:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2203      	movs	r2, #3
 8003218:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2200      	movs	r2, #0
 8003220:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003224:	2303      	movs	r3, #3
 8003226:	e015      	b.n	8003254 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f003 0301 	and.w	r3, r3, #1
 8003232:	2b00      	cmp	r3, #0
 8003234:	d1e4      	bne.n	8003200 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800323a:	223f      	movs	r2, #63	@ 0x3f
 800323c:	409a      	lsls	r2, r3
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2201      	movs	r2, #1
 8003246:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2200      	movs	r2, #0
 800324e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003252:	2300      	movs	r3, #0
}
 8003254:	4618      	mov	r0, r3
 8003256:	3710      	adds	r7, #16
 8003258:	46bd      	mov	sp, r7
 800325a:	bd80      	pop	{r7, pc}

0800325c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800325c:	b480      	push	{r7}
 800325e:	b083      	sub	sp, #12
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800326a:	b2db      	uxtb	r3, r3
 800326c:	2b02      	cmp	r3, #2
 800326e:	d004      	beq.n	800327a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2280      	movs	r2, #128	@ 0x80
 8003274:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	e00c      	b.n	8003294 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2205      	movs	r2, #5
 800327e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	681a      	ldr	r2, [r3, #0]
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f022 0201 	bic.w	r2, r2, #1
 8003290:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003292:	2300      	movs	r3, #0
}
 8003294:	4618      	mov	r0, r3
 8003296:	370c      	adds	r7, #12
 8003298:	46bd      	mov	sp, r7
 800329a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329e:	4770      	bx	lr

080032a0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b086      	sub	sp, #24
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80032a8:	2300      	movs	r3, #0
 80032aa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80032ac:	4b8e      	ldr	r3, [pc, #568]	@ (80034e8 <HAL_DMA_IRQHandler+0x248>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a8e      	ldr	r2, [pc, #568]	@ (80034ec <HAL_DMA_IRQHandler+0x24c>)
 80032b2:	fba2 2303 	umull	r2, r3, r2, r3
 80032b6:	0a9b      	lsrs	r3, r3, #10
 80032b8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032be:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80032c0:	693b      	ldr	r3, [r7, #16]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032ca:	2208      	movs	r2, #8
 80032cc:	409a      	lsls	r2, r3
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	4013      	ands	r3, r2
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d01a      	beq.n	800330c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f003 0304 	and.w	r3, r3, #4
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d013      	beq.n	800330c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	681a      	ldr	r2, [r3, #0]
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f022 0204 	bic.w	r2, r2, #4
 80032f2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032f8:	2208      	movs	r2, #8
 80032fa:	409a      	lsls	r2, r3
 80032fc:	693b      	ldr	r3, [r7, #16]
 80032fe:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003304:	f043 0201 	orr.w	r2, r3, #1
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003310:	2201      	movs	r2, #1
 8003312:	409a      	lsls	r2, r3
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	4013      	ands	r3, r2
 8003318:	2b00      	cmp	r3, #0
 800331a:	d012      	beq.n	8003342 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	695b      	ldr	r3, [r3, #20]
 8003322:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003326:	2b00      	cmp	r3, #0
 8003328:	d00b      	beq.n	8003342 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800332e:	2201      	movs	r2, #1
 8003330:	409a      	lsls	r2, r3
 8003332:	693b      	ldr	r3, [r7, #16]
 8003334:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800333a:	f043 0202 	orr.w	r2, r3, #2
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003346:	2204      	movs	r2, #4
 8003348:	409a      	lsls	r2, r3
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	4013      	ands	r3, r2
 800334e:	2b00      	cmp	r3, #0
 8003350:	d012      	beq.n	8003378 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f003 0302 	and.w	r3, r3, #2
 800335c:	2b00      	cmp	r3, #0
 800335e:	d00b      	beq.n	8003378 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003364:	2204      	movs	r2, #4
 8003366:	409a      	lsls	r2, r3
 8003368:	693b      	ldr	r3, [r7, #16]
 800336a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003370:	f043 0204 	orr.w	r2, r3, #4
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800337c:	2210      	movs	r2, #16
 800337e:	409a      	lsls	r2, r3
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	4013      	ands	r3, r2
 8003384:	2b00      	cmp	r3, #0
 8003386:	d043      	beq.n	8003410 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f003 0308 	and.w	r3, r3, #8
 8003392:	2b00      	cmp	r3, #0
 8003394:	d03c      	beq.n	8003410 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800339a:	2210      	movs	r2, #16
 800339c:	409a      	lsls	r2, r3
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d018      	beq.n	80033e2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d108      	bne.n	80033d0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d024      	beq.n	8003410 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ca:	6878      	ldr	r0, [r7, #4]
 80033cc:	4798      	blx	r3
 80033ce:	e01f      	b.n	8003410 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d01b      	beq.n	8003410 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033dc:	6878      	ldr	r0, [r7, #4]
 80033de:	4798      	blx	r3
 80033e0:	e016      	b.n	8003410 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d107      	bne.n	8003400 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	681a      	ldr	r2, [r3, #0]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f022 0208 	bic.w	r2, r2, #8
 80033fe:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003404:	2b00      	cmp	r3, #0
 8003406:	d003      	beq.n	8003410 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800340c:	6878      	ldr	r0, [r7, #4]
 800340e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003414:	2220      	movs	r2, #32
 8003416:	409a      	lsls	r2, r3
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	4013      	ands	r3, r2
 800341c:	2b00      	cmp	r3, #0
 800341e:	f000 808f 	beq.w	8003540 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f003 0310 	and.w	r3, r3, #16
 800342c:	2b00      	cmp	r3, #0
 800342e:	f000 8087 	beq.w	8003540 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003436:	2220      	movs	r2, #32
 8003438:	409a      	lsls	r2, r3
 800343a:	693b      	ldr	r3, [r7, #16]
 800343c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003444:	b2db      	uxtb	r3, r3
 8003446:	2b05      	cmp	r3, #5
 8003448:	d136      	bne.n	80034b8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	681a      	ldr	r2, [r3, #0]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f022 0216 	bic.w	r2, r2, #22
 8003458:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	695a      	ldr	r2, [r3, #20]
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003468:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800346e:	2b00      	cmp	r3, #0
 8003470:	d103      	bne.n	800347a <HAL_DMA_IRQHandler+0x1da>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003476:	2b00      	cmp	r3, #0
 8003478:	d007      	beq.n	800348a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	681a      	ldr	r2, [r3, #0]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f022 0208 	bic.w	r2, r2, #8
 8003488:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800348e:	223f      	movs	r2, #63	@ 0x3f
 8003490:	409a      	lsls	r2, r3
 8003492:	693b      	ldr	r3, [r7, #16]
 8003494:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2201      	movs	r2, #1
 800349a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2200      	movs	r2, #0
 80034a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d07e      	beq.n	80035ac <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	4798      	blx	r3
        }
        return;
 80034b6:	e079      	b.n	80035ac <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d01d      	beq.n	8003502 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d10d      	bne.n	80034f0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d031      	beq.n	8003540 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034e0:	6878      	ldr	r0, [r7, #4]
 80034e2:	4798      	blx	r3
 80034e4:	e02c      	b.n	8003540 <HAL_DMA_IRQHandler+0x2a0>
 80034e6:	bf00      	nop
 80034e8:	20000008 	.word	0x20000008
 80034ec:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d023      	beq.n	8003540 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034fc:	6878      	ldr	r0, [r7, #4]
 80034fe:	4798      	blx	r3
 8003500:	e01e      	b.n	8003540 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800350c:	2b00      	cmp	r3, #0
 800350e:	d10f      	bne.n	8003530 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	681a      	ldr	r2, [r3, #0]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f022 0210 	bic.w	r2, r2, #16
 800351e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2201      	movs	r2, #1
 8003524:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2200      	movs	r2, #0
 800352c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003534:	2b00      	cmp	r3, #0
 8003536:	d003      	beq.n	8003540 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800353c:	6878      	ldr	r0, [r7, #4]
 800353e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003544:	2b00      	cmp	r3, #0
 8003546:	d032      	beq.n	80035ae <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800354c:	f003 0301 	and.w	r3, r3, #1
 8003550:	2b00      	cmp	r3, #0
 8003552:	d022      	beq.n	800359a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2205      	movs	r2, #5
 8003558:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	681a      	ldr	r2, [r3, #0]
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f022 0201 	bic.w	r2, r2, #1
 800356a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800356c:	68bb      	ldr	r3, [r7, #8]
 800356e:	3301      	adds	r3, #1
 8003570:	60bb      	str	r3, [r7, #8]
 8003572:	697a      	ldr	r2, [r7, #20]
 8003574:	429a      	cmp	r2, r3
 8003576:	d307      	bcc.n	8003588 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f003 0301 	and.w	r3, r3, #1
 8003582:	2b00      	cmp	r3, #0
 8003584:	d1f2      	bne.n	800356c <HAL_DMA_IRQHandler+0x2cc>
 8003586:	e000      	b.n	800358a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003588:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2201      	movs	r2, #1
 800358e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2200      	movs	r2, #0
 8003596:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d005      	beq.n	80035ae <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035a6:	6878      	ldr	r0, [r7, #4]
 80035a8:	4798      	blx	r3
 80035aa:	e000      	b.n	80035ae <HAL_DMA_IRQHandler+0x30e>
        return;
 80035ac:	bf00      	nop
    }
  }
}
 80035ae:	3718      	adds	r7, #24
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bd80      	pop	{r7, pc}

080035b4 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b083      	sub	sp, #12
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	370c      	adds	r7, #12
 80035c4:	46bd      	mov	sp, r7
 80035c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ca:	4770      	bx	lr

080035cc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b085      	sub	sp, #20
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	60f8      	str	r0, [r7, #12]
 80035d4:	60b9      	str	r1, [r7, #8]
 80035d6:	607a      	str	r2, [r7, #4]
 80035d8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	681a      	ldr	r2, [r3, #0]
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80035e8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	683a      	ldr	r2, [r7, #0]
 80035f0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	2b40      	cmp	r3, #64	@ 0x40
 80035f8:	d108      	bne.n	800360c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	687a      	ldr	r2, [r7, #4]
 8003600:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	68ba      	ldr	r2, [r7, #8]
 8003608:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800360a:	e007      	b.n	800361c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	68ba      	ldr	r2, [r7, #8]
 8003612:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	687a      	ldr	r2, [r7, #4]
 800361a:	60da      	str	r2, [r3, #12]
}
 800361c:	bf00      	nop
 800361e:	3714      	adds	r7, #20
 8003620:	46bd      	mov	sp, r7
 8003622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003626:	4770      	bx	lr

08003628 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003628:	b480      	push	{r7}
 800362a:	b085      	sub	sp, #20
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	b2db      	uxtb	r3, r3
 8003636:	3b10      	subs	r3, #16
 8003638:	4a14      	ldr	r2, [pc, #80]	@ (800368c <DMA_CalcBaseAndBitshift+0x64>)
 800363a:	fba2 2303 	umull	r2, r3, r2, r3
 800363e:	091b      	lsrs	r3, r3, #4
 8003640:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003642:	4a13      	ldr	r2, [pc, #76]	@ (8003690 <DMA_CalcBaseAndBitshift+0x68>)
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	4413      	add	r3, r2
 8003648:	781b      	ldrb	r3, [r3, #0]
 800364a:	461a      	mov	r2, r3
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	2b03      	cmp	r3, #3
 8003654:	d909      	bls.n	800366a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800365e:	f023 0303 	bic.w	r3, r3, #3
 8003662:	1d1a      	adds	r2, r3, #4
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	659a      	str	r2, [r3, #88]	@ 0x58
 8003668:	e007      	b.n	800367a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003672:	f023 0303 	bic.w	r3, r3, #3
 8003676:	687a      	ldr	r2, [r7, #4]
 8003678:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800367e:	4618      	mov	r0, r3
 8003680:	3714      	adds	r7, #20
 8003682:	46bd      	mov	sp, r7
 8003684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003688:	4770      	bx	lr
 800368a:	bf00      	nop
 800368c:	aaaaaaab 	.word	0xaaaaaaab
 8003690:	08011d04 	.word	0x08011d04

08003694 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003694:	b480      	push	{r7}
 8003696:	b085      	sub	sp, #20
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800369c:	2300      	movs	r3, #0
 800369e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036a4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	699b      	ldr	r3, [r3, #24]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d11f      	bne.n	80036ee <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80036ae:	68bb      	ldr	r3, [r7, #8]
 80036b0:	2b03      	cmp	r3, #3
 80036b2:	d856      	bhi.n	8003762 <DMA_CheckFifoParam+0xce>
 80036b4:	a201      	add	r2, pc, #4	@ (adr r2, 80036bc <DMA_CheckFifoParam+0x28>)
 80036b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036ba:	bf00      	nop
 80036bc:	080036cd 	.word	0x080036cd
 80036c0:	080036df 	.word	0x080036df
 80036c4:	080036cd 	.word	0x080036cd
 80036c8:	08003763 	.word	0x08003763
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036d0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d046      	beq.n	8003766 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80036d8:	2301      	movs	r3, #1
 80036da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036dc:	e043      	b.n	8003766 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036e2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80036e6:	d140      	bne.n	800376a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80036e8:	2301      	movs	r3, #1
 80036ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036ec:	e03d      	b.n	800376a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	699b      	ldr	r3, [r3, #24]
 80036f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80036f6:	d121      	bne.n	800373c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80036f8:	68bb      	ldr	r3, [r7, #8]
 80036fa:	2b03      	cmp	r3, #3
 80036fc:	d837      	bhi.n	800376e <DMA_CheckFifoParam+0xda>
 80036fe:	a201      	add	r2, pc, #4	@ (adr r2, 8003704 <DMA_CheckFifoParam+0x70>)
 8003700:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003704:	08003715 	.word	0x08003715
 8003708:	0800371b 	.word	0x0800371b
 800370c:	08003715 	.word	0x08003715
 8003710:	0800372d 	.word	0x0800372d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003714:	2301      	movs	r3, #1
 8003716:	73fb      	strb	r3, [r7, #15]
      break;
 8003718:	e030      	b.n	800377c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800371e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003722:	2b00      	cmp	r3, #0
 8003724:	d025      	beq.n	8003772 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003726:	2301      	movs	r3, #1
 8003728:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800372a:	e022      	b.n	8003772 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003730:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003734:	d11f      	bne.n	8003776 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800373a:	e01c      	b.n	8003776 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	2b02      	cmp	r3, #2
 8003740:	d903      	bls.n	800374a <DMA_CheckFifoParam+0xb6>
 8003742:	68bb      	ldr	r3, [r7, #8]
 8003744:	2b03      	cmp	r3, #3
 8003746:	d003      	beq.n	8003750 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003748:	e018      	b.n	800377c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	73fb      	strb	r3, [r7, #15]
      break;
 800374e:	e015      	b.n	800377c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003754:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003758:	2b00      	cmp	r3, #0
 800375a:	d00e      	beq.n	800377a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800375c:	2301      	movs	r3, #1
 800375e:	73fb      	strb	r3, [r7, #15]
      break;
 8003760:	e00b      	b.n	800377a <DMA_CheckFifoParam+0xe6>
      break;
 8003762:	bf00      	nop
 8003764:	e00a      	b.n	800377c <DMA_CheckFifoParam+0xe8>
      break;
 8003766:	bf00      	nop
 8003768:	e008      	b.n	800377c <DMA_CheckFifoParam+0xe8>
      break;
 800376a:	bf00      	nop
 800376c:	e006      	b.n	800377c <DMA_CheckFifoParam+0xe8>
      break;
 800376e:	bf00      	nop
 8003770:	e004      	b.n	800377c <DMA_CheckFifoParam+0xe8>
      break;
 8003772:	bf00      	nop
 8003774:	e002      	b.n	800377c <DMA_CheckFifoParam+0xe8>
      break;   
 8003776:	bf00      	nop
 8003778:	e000      	b.n	800377c <DMA_CheckFifoParam+0xe8>
      break;
 800377a:	bf00      	nop
    }
  } 
  
  return status; 
 800377c:	7bfb      	ldrb	r3, [r7, #15]
}
 800377e:	4618      	mov	r0, r3
 8003780:	3714      	adds	r7, #20
 8003782:	46bd      	mov	sp, r7
 8003784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003788:	4770      	bx	lr
 800378a:	bf00      	nop

0800378c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800378c:	b480      	push	{r7}
 800378e:	b089      	sub	sp, #36	@ 0x24
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
 8003794:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003796:	2300      	movs	r3, #0
 8003798:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800379a:	2300      	movs	r3, #0
 800379c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800379e:	2300      	movs	r3, #0
 80037a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80037a2:	2300      	movs	r3, #0
 80037a4:	61fb      	str	r3, [r7, #28]
 80037a6:	e16b      	b.n	8003a80 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80037a8:	2201      	movs	r2, #1
 80037aa:	69fb      	ldr	r3, [r7, #28]
 80037ac:	fa02 f303 	lsl.w	r3, r2, r3
 80037b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	697a      	ldr	r2, [r7, #20]
 80037b8:	4013      	ands	r3, r2
 80037ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80037bc:	693a      	ldr	r2, [r7, #16]
 80037be:	697b      	ldr	r3, [r7, #20]
 80037c0:	429a      	cmp	r2, r3
 80037c2:	f040 815a 	bne.w	8003a7a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	f003 0303 	and.w	r3, r3, #3
 80037ce:	2b01      	cmp	r3, #1
 80037d0:	d005      	beq.n	80037de <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80037da:	2b02      	cmp	r3, #2
 80037dc:	d130      	bne.n	8003840 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80037e4:	69fb      	ldr	r3, [r7, #28]
 80037e6:	005b      	lsls	r3, r3, #1
 80037e8:	2203      	movs	r2, #3
 80037ea:	fa02 f303 	lsl.w	r3, r2, r3
 80037ee:	43db      	mvns	r3, r3
 80037f0:	69ba      	ldr	r2, [r7, #24]
 80037f2:	4013      	ands	r3, r2
 80037f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	68da      	ldr	r2, [r3, #12]
 80037fa:	69fb      	ldr	r3, [r7, #28]
 80037fc:	005b      	lsls	r3, r3, #1
 80037fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003802:	69ba      	ldr	r2, [r7, #24]
 8003804:	4313      	orrs	r3, r2
 8003806:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	69ba      	ldr	r2, [r7, #24]
 800380c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003814:	2201      	movs	r2, #1
 8003816:	69fb      	ldr	r3, [r7, #28]
 8003818:	fa02 f303 	lsl.w	r3, r2, r3
 800381c:	43db      	mvns	r3, r3
 800381e:	69ba      	ldr	r2, [r7, #24]
 8003820:	4013      	ands	r3, r2
 8003822:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	091b      	lsrs	r3, r3, #4
 800382a:	f003 0201 	and.w	r2, r3, #1
 800382e:	69fb      	ldr	r3, [r7, #28]
 8003830:	fa02 f303 	lsl.w	r3, r2, r3
 8003834:	69ba      	ldr	r2, [r7, #24]
 8003836:	4313      	orrs	r3, r2
 8003838:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	69ba      	ldr	r2, [r7, #24]
 800383e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	f003 0303 	and.w	r3, r3, #3
 8003848:	2b03      	cmp	r3, #3
 800384a:	d017      	beq.n	800387c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	68db      	ldr	r3, [r3, #12]
 8003850:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003852:	69fb      	ldr	r3, [r7, #28]
 8003854:	005b      	lsls	r3, r3, #1
 8003856:	2203      	movs	r2, #3
 8003858:	fa02 f303 	lsl.w	r3, r2, r3
 800385c:	43db      	mvns	r3, r3
 800385e:	69ba      	ldr	r2, [r7, #24]
 8003860:	4013      	ands	r3, r2
 8003862:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	689a      	ldr	r2, [r3, #8]
 8003868:	69fb      	ldr	r3, [r7, #28]
 800386a:	005b      	lsls	r3, r3, #1
 800386c:	fa02 f303 	lsl.w	r3, r2, r3
 8003870:	69ba      	ldr	r2, [r7, #24]
 8003872:	4313      	orrs	r3, r2
 8003874:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	69ba      	ldr	r2, [r7, #24]
 800387a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	f003 0303 	and.w	r3, r3, #3
 8003884:	2b02      	cmp	r3, #2
 8003886:	d123      	bne.n	80038d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003888:	69fb      	ldr	r3, [r7, #28]
 800388a:	08da      	lsrs	r2, r3, #3
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	3208      	adds	r2, #8
 8003890:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003894:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003896:	69fb      	ldr	r3, [r7, #28]
 8003898:	f003 0307 	and.w	r3, r3, #7
 800389c:	009b      	lsls	r3, r3, #2
 800389e:	220f      	movs	r2, #15
 80038a0:	fa02 f303 	lsl.w	r3, r2, r3
 80038a4:	43db      	mvns	r3, r3
 80038a6:	69ba      	ldr	r2, [r7, #24]
 80038a8:	4013      	ands	r3, r2
 80038aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	691a      	ldr	r2, [r3, #16]
 80038b0:	69fb      	ldr	r3, [r7, #28]
 80038b2:	f003 0307 	and.w	r3, r3, #7
 80038b6:	009b      	lsls	r3, r3, #2
 80038b8:	fa02 f303 	lsl.w	r3, r2, r3
 80038bc:	69ba      	ldr	r2, [r7, #24]
 80038be:	4313      	orrs	r3, r2
 80038c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80038c2:	69fb      	ldr	r3, [r7, #28]
 80038c4:	08da      	lsrs	r2, r3, #3
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	3208      	adds	r2, #8
 80038ca:	69b9      	ldr	r1, [r7, #24]
 80038cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80038d6:	69fb      	ldr	r3, [r7, #28]
 80038d8:	005b      	lsls	r3, r3, #1
 80038da:	2203      	movs	r2, #3
 80038dc:	fa02 f303 	lsl.w	r3, r2, r3
 80038e0:	43db      	mvns	r3, r3
 80038e2:	69ba      	ldr	r2, [r7, #24]
 80038e4:	4013      	ands	r3, r2
 80038e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	f003 0203 	and.w	r2, r3, #3
 80038f0:	69fb      	ldr	r3, [r7, #28]
 80038f2:	005b      	lsls	r3, r3, #1
 80038f4:	fa02 f303 	lsl.w	r3, r2, r3
 80038f8:	69ba      	ldr	r2, [r7, #24]
 80038fa:	4313      	orrs	r3, r2
 80038fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	69ba      	ldr	r2, [r7, #24]
 8003902:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800390c:	2b00      	cmp	r3, #0
 800390e:	f000 80b4 	beq.w	8003a7a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003912:	2300      	movs	r3, #0
 8003914:	60fb      	str	r3, [r7, #12]
 8003916:	4b60      	ldr	r3, [pc, #384]	@ (8003a98 <HAL_GPIO_Init+0x30c>)
 8003918:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800391a:	4a5f      	ldr	r2, [pc, #380]	@ (8003a98 <HAL_GPIO_Init+0x30c>)
 800391c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003920:	6453      	str	r3, [r2, #68]	@ 0x44
 8003922:	4b5d      	ldr	r3, [pc, #372]	@ (8003a98 <HAL_GPIO_Init+0x30c>)
 8003924:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003926:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800392a:	60fb      	str	r3, [r7, #12]
 800392c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800392e:	4a5b      	ldr	r2, [pc, #364]	@ (8003a9c <HAL_GPIO_Init+0x310>)
 8003930:	69fb      	ldr	r3, [r7, #28]
 8003932:	089b      	lsrs	r3, r3, #2
 8003934:	3302      	adds	r3, #2
 8003936:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800393a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800393c:	69fb      	ldr	r3, [r7, #28]
 800393e:	f003 0303 	and.w	r3, r3, #3
 8003942:	009b      	lsls	r3, r3, #2
 8003944:	220f      	movs	r2, #15
 8003946:	fa02 f303 	lsl.w	r3, r2, r3
 800394a:	43db      	mvns	r3, r3
 800394c:	69ba      	ldr	r2, [r7, #24]
 800394e:	4013      	ands	r3, r2
 8003950:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	4a52      	ldr	r2, [pc, #328]	@ (8003aa0 <HAL_GPIO_Init+0x314>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d02b      	beq.n	80039b2 <HAL_GPIO_Init+0x226>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	4a51      	ldr	r2, [pc, #324]	@ (8003aa4 <HAL_GPIO_Init+0x318>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d025      	beq.n	80039ae <HAL_GPIO_Init+0x222>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	4a50      	ldr	r2, [pc, #320]	@ (8003aa8 <HAL_GPIO_Init+0x31c>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d01f      	beq.n	80039aa <HAL_GPIO_Init+0x21e>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	4a4f      	ldr	r2, [pc, #316]	@ (8003aac <HAL_GPIO_Init+0x320>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d019      	beq.n	80039a6 <HAL_GPIO_Init+0x21a>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	4a4e      	ldr	r2, [pc, #312]	@ (8003ab0 <HAL_GPIO_Init+0x324>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d013      	beq.n	80039a2 <HAL_GPIO_Init+0x216>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	4a4d      	ldr	r2, [pc, #308]	@ (8003ab4 <HAL_GPIO_Init+0x328>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d00d      	beq.n	800399e <HAL_GPIO_Init+0x212>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	4a4c      	ldr	r2, [pc, #304]	@ (8003ab8 <HAL_GPIO_Init+0x32c>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d007      	beq.n	800399a <HAL_GPIO_Init+0x20e>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	4a4b      	ldr	r2, [pc, #300]	@ (8003abc <HAL_GPIO_Init+0x330>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d101      	bne.n	8003996 <HAL_GPIO_Init+0x20a>
 8003992:	2307      	movs	r3, #7
 8003994:	e00e      	b.n	80039b4 <HAL_GPIO_Init+0x228>
 8003996:	2308      	movs	r3, #8
 8003998:	e00c      	b.n	80039b4 <HAL_GPIO_Init+0x228>
 800399a:	2306      	movs	r3, #6
 800399c:	e00a      	b.n	80039b4 <HAL_GPIO_Init+0x228>
 800399e:	2305      	movs	r3, #5
 80039a0:	e008      	b.n	80039b4 <HAL_GPIO_Init+0x228>
 80039a2:	2304      	movs	r3, #4
 80039a4:	e006      	b.n	80039b4 <HAL_GPIO_Init+0x228>
 80039a6:	2303      	movs	r3, #3
 80039a8:	e004      	b.n	80039b4 <HAL_GPIO_Init+0x228>
 80039aa:	2302      	movs	r3, #2
 80039ac:	e002      	b.n	80039b4 <HAL_GPIO_Init+0x228>
 80039ae:	2301      	movs	r3, #1
 80039b0:	e000      	b.n	80039b4 <HAL_GPIO_Init+0x228>
 80039b2:	2300      	movs	r3, #0
 80039b4:	69fa      	ldr	r2, [r7, #28]
 80039b6:	f002 0203 	and.w	r2, r2, #3
 80039ba:	0092      	lsls	r2, r2, #2
 80039bc:	4093      	lsls	r3, r2
 80039be:	69ba      	ldr	r2, [r7, #24]
 80039c0:	4313      	orrs	r3, r2
 80039c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80039c4:	4935      	ldr	r1, [pc, #212]	@ (8003a9c <HAL_GPIO_Init+0x310>)
 80039c6:	69fb      	ldr	r3, [r7, #28]
 80039c8:	089b      	lsrs	r3, r3, #2
 80039ca:	3302      	adds	r3, #2
 80039cc:	69ba      	ldr	r2, [r7, #24]
 80039ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80039d2:	4b3b      	ldr	r3, [pc, #236]	@ (8003ac0 <HAL_GPIO_Init+0x334>)
 80039d4:	689b      	ldr	r3, [r3, #8]
 80039d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039d8:	693b      	ldr	r3, [r7, #16]
 80039da:	43db      	mvns	r3, r3
 80039dc:	69ba      	ldr	r2, [r7, #24]
 80039de:	4013      	ands	r3, r2
 80039e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d003      	beq.n	80039f6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80039ee:	69ba      	ldr	r2, [r7, #24]
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	4313      	orrs	r3, r2
 80039f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80039f6:	4a32      	ldr	r2, [pc, #200]	@ (8003ac0 <HAL_GPIO_Init+0x334>)
 80039f8:	69bb      	ldr	r3, [r7, #24]
 80039fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80039fc:	4b30      	ldr	r3, [pc, #192]	@ (8003ac0 <HAL_GPIO_Init+0x334>)
 80039fe:	68db      	ldr	r3, [r3, #12]
 8003a00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	43db      	mvns	r3, r3
 8003a06:	69ba      	ldr	r2, [r7, #24]
 8003a08:	4013      	ands	r3, r2
 8003a0a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d003      	beq.n	8003a20 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003a18:	69ba      	ldr	r2, [r7, #24]
 8003a1a:	693b      	ldr	r3, [r7, #16]
 8003a1c:	4313      	orrs	r3, r2
 8003a1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003a20:	4a27      	ldr	r2, [pc, #156]	@ (8003ac0 <HAL_GPIO_Init+0x334>)
 8003a22:	69bb      	ldr	r3, [r7, #24]
 8003a24:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003a26:	4b26      	ldr	r3, [pc, #152]	@ (8003ac0 <HAL_GPIO_Init+0x334>)
 8003a28:	685b      	ldr	r3, [r3, #4]
 8003a2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	43db      	mvns	r3, r3
 8003a30:	69ba      	ldr	r2, [r7, #24]
 8003a32:	4013      	ands	r3, r2
 8003a34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	685b      	ldr	r3, [r3, #4]
 8003a3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d003      	beq.n	8003a4a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003a42:	69ba      	ldr	r2, [r7, #24]
 8003a44:	693b      	ldr	r3, [r7, #16]
 8003a46:	4313      	orrs	r3, r2
 8003a48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003a4a:	4a1d      	ldr	r2, [pc, #116]	@ (8003ac0 <HAL_GPIO_Init+0x334>)
 8003a4c:	69bb      	ldr	r3, [r7, #24]
 8003a4e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003a50:	4b1b      	ldr	r3, [pc, #108]	@ (8003ac0 <HAL_GPIO_Init+0x334>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	43db      	mvns	r3, r3
 8003a5a:	69ba      	ldr	r2, [r7, #24]
 8003a5c:	4013      	ands	r3, r2
 8003a5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d003      	beq.n	8003a74 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003a6c:	69ba      	ldr	r2, [r7, #24]
 8003a6e:	693b      	ldr	r3, [r7, #16]
 8003a70:	4313      	orrs	r3, r2
 8003a72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003a74:	4a12      	ldr	r2, [pc, #72]	@ (8003ac0 <HAL_GPIO_Init+0x334>)
 8003a76:	69bb      	ldr	r3, [r7, #24]
 8003a78:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a7a:	69fb      	ldr	r3, [r7, #28]
 8003a7c:	3301      	adds	r3, #1
 8003a7e:	61fb      	str	r3, [r7, #28]
 8003a80:	69fb      	ldr	r3, [r7, #28]
 8003a82:	2b0f      	cmp	r3, #15
 8003a84:	f67f ae90 	bls.w	80037a8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003a88:	bf00      	nop
 8003a8a:	bf00      	nop
 8003a8c:	3724      	adds	r7, #36	@ 0x24
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a94:	4770      	bx	lr
 8003a96:	bf00      	nop
 8003a98:	40023800 	.word	0x40023800
 8003a9c:	40013800 	.word	0x40013800
 8003aa0:	40020000 	.word	0x40020000
 8003aa4:	40020400 	.word	0x40020400
 8003aa8:	40020800 	.word	0x40020800
 8003aac:	40020c00 	.word	0x40020c00
 8003ab0:	40021000 	.word	0x40021000
 8003ab4:	40021400 	.word	0x40021400
 8003ab8:	40021800 	.word	0x40021800
 8003abc:	40021c00 	.word	0x40021c00
 8003ac0:	40013c00 	.word	0x40013c00

08003ac4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	b085      	sub	sp, #20
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
 8003acc:	460b      	mov	r3, r1
 8003ace:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	691a      	ldr	r2, [r3, #16]
 8003ad4:	887b      	ldrh	r3, [r7, #2]
 8003ad6:	4013      	ands	r3, r2
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d002      	beq.n	8003ae2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003adc:	2301      	movs	r3, #1
 8003ade:	73fb      	strb	r3, [r7, #15]
 8003ae0:	e001      	b.n	8003ae6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003ae6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ae8:	4618      	mov	r0, r3
 8003aea:	3714      	adds	r7, #20
 8003aec:	46bd      	mov	sp, r7
 8003aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af2:	4770      	bx	lr

08003af4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003af4:	b480      	push	{r7}
 8003af6:	b083      	sub	sp, #12
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
 8003afc:	460b      	mov	r3, r1
 8003afe:	807b      	strh	r3, [r7, #2]
 8003b00:	4613      	mov	r3, r2
 8003b02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003b04:	787b      	ldrb	r3, [r7, #1]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d003      	beq.n	8003b12 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b0a:	887a      	ldrh	r2, [r7, #2]
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003b10:	e003      	b.n	8003b1a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003b12:	887b      	ldrh	r3, [r7, #2]
 8003b14:	041a      	lsls	r2, r3, #16
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	619a      	str	r2, [r3, #24]
}
 8003b1a:	bf00      	nop
 8003b1c:	370c      	adds	r7, #12
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b24:	4770      	bx	lr

08003b26 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003b26:	b480      	push	{r7}
 8003b28:	b085      	sub	sp, #20
 8003b2a:	af00      	add	r7, sp, #0
 8003b2c:	6078      	str	r0, [r7, #4]
 8003b2e:	460b      	mov	r3, r1
 8003b30:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	695b      	ldr	r3, [r3, #20]
 8003b36:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003b38:	887a      	ldrh	r2, [r7, #2]
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	4013      	ands	r3, r2
 8003b3e:	041a      	lsls	r2, r3, #16
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	43d9      	mvns	r1, r3
 8003b44:	887b      	ldrh	r3, [r7, #2]
 8003b46:	400b      	ands	r3, r1
 8003b48:	431a      	orrs	r2, r3
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	619a      	str	r2, [r3, #24]
}
 8003b4e:	bf00      	nop
 8003b50:	3714      	adds	r7, #20
 8003b52:	46bd      	mov	sp, r7
 8003b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b58:	4770      	bx	lr
	...

08003b5c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b082      	sub	sp, #8
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	4603      	mov	r3, r0
 8003b64:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003b66:	4b08      	ldr	r3, [pc, #32]	@ (8003b88 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003b68:	695a      	ldr	r2, [r3, #20]
 8003b6a:	88fb      	ldrh	r3, [r7, #6]
 8003b6c:	4013      	ands	r3, r2
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d006      	beq.n	8003b80 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003b72:	4a05      	ldr	r2, [pc, #20]	@ (8003b88 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003b74:	88fb      	ldrh	r3, [r7, #6]
 8003b76:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003b78:	88fb      	ldrh	r3, [r7, #6]
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	f7fe f820 	bl	8001bc0 <HAL_GPIO_EXTI_Callback>
  }
}
 8003b80:	bf00      	nop
 8003b82:	3708      	adds	r7, #8
 8003b84:	46bd      	mov	sp, r7
 8003b86:	bd80      	pop	{r7, pc}
 8003b88:	40013c00 	.word	0x40013c00

08003b8c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b086      	sub	sp, #24
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d101      	bne.n	8003b9e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e267      	b.n	800406e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f003 0301 	and.w	r3, r3, #1
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d075      	beq.n	8003c96 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003baa:	4b88      	ldr	r3, [pc, #544]	@ (8003dcc <HAL_RCC_OscConfig+0x240>)
 8003bac:	689b      	ldr	r3, [r3, #8]
 8003bae:	f003 030c 	and.w	r3, r3, #12
 8003bb2:	2b04      	cmp	r3, #4
 8003bb4:	d00c      	beq.n	8003bd0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003bb6:	4b85      	ldr	r3, [pc, #532]	@ (8003dcc <HAL_RCC_OscConfig+0x240>)
 8003bb8:	689b      	ldr	r3, [r3, #8]
 8003bba:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003bbe:	2b08      	cmp	r3, #8
 8003bc0:	d112      	bne.n	8003be8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003bc2:	4b82      	ldr	r3, [pc, #520]	@ (8003dcc <HAL_RCC_OscConfig+0x240>)
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003bca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003bce:	d10b      	bne.n	8003be8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bd0:	4b7e      	ldr	r3, [pc, #504]	@ (8003dcc <HAL_RCC_OscConfig+0x240>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d05b      	beq.n	8003c94 <HAL_RCC_OscConfig+0x108>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d157      	bne.n	8003c94 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003be4:	2301      	movs	r3, #1
 8003be6:	e242      	b.n	800406e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bf0:	d106      	bne.n	8003c00 <HAL_RCC_OscConfig+0x74>
 8003bf2:	4b76      	ldr	r3, [pc, #472]	@ (8003dcc <HAL_RCC_OscConfig+0x240>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4a75      	ldr	r2, [pc, #468]	@ (8003dcc <HAL_RCC_OscConfig+0x240>)
 8003bf8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bfc:	6013      	str	r3, [r2, #0]
 8003bfe:	e01d      	b.n	8003c3c <HAL_RCC_OscConfig+0xb0>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c08:	d10c      	bne.n	8003c24 <HAL_RCC_OscConfig+0x98>
 8003c0a:	4b70      	ldr	r3, [pc, #448]	@ (8003dcc <HAL_RCC_OscConfig+0x240>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4a6f      	ldr	r2, [pc, #444]	@ (8003dcc <HAL_RCC_OscConfig+0x240>)
 8003c10:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c14:	6013      	str	r3, [r2, #0]
 8003c16:	4b6d      	ldr	r3, [pc, #436]	@ (8003dcc <HAL_RCC_OscConfig+0x240>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a6c      	ldr	r2, [pc, #432]	@ (8003dcc <HAL_RCC_OscConfig+0x240>)
 8003c1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c20:	6013      	str	r3, [r2, #0]
 8003c22:	e00b      	b.n	8003c3c <HAL_RCC_OscConfig+0xb0>
 8003c24:	4b69      	ldr	r3, [pc, #420]	@ (8003dcc <HAL_RCC_OscConfig+0x240>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a68      	ldr	r2, [pc, #416]	@ (8003dcc <HAL_RCC_OscConfig+0x240>)
 8003c2a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c2e:	6013      	str	r3, [r2, #0]
 8003c30:	4b66      	ldr	r3, [pc, #408]	@ (8003dcc <HAL_RCC_OscConfig+0x240>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	4a65      	ldr	r2, [pc, #404]	@ (8003dcc <HAL_RCC_OscConfig+0x240>)
 8003c36:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c3a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d013      	beq.n	8003c6c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c44:	f7fe fc6c 	bl	8002520 <HAL_GetTick>
 8003c48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c4a:	e008      	b.n	8003c5e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c4c:	f7fe fc68 	bl	8002520 <HAL_GetTick>
 8003c50:	4602      	mov	r2, r0
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	1ad3      	subs	r3, r2, r3
 8003c56:	2b64      	cmp	r3, #100	@ 0x64
 8003c58:	d901      	bls.n	8003c5e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003c5a:	2303      	movs	r3, #3
 8003c5c:	e207      	b.n	800406e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c5e:	4b5b      	ldr	r3, [pc, #364]	@ (8003dcc <HAL_RCC_OscConfig+0x240>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d0f0      	beq.n	8003c4c <HAL_RCC_OscConfig+0xc0>
 8003c6a:	e014      	b.n	8003c96 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c6c:	f7fe fc58 	bl	8002520 <HAL_GetTick>
 8003c70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c72:	e008      	b.n	8003c86 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c74:	f7fe fc54 	bl	8002520 <HAL_GetTick>
 8003c78:	4602      	mov	r2, r0
 8003c7a:	693b      	ldr	r3, [r7, #16]
 8003c7c:	1ad3      	subs	r3, r2, r3
 8003c7e:	2b64      	cmp	r3, #100	@ 0x64
 8003c80:	d901      	bls.n	8003c86 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003c82:	2303      	movs	r3, #3
 8003c84:	e1f3      	b.n	800406e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c86:	4b51      	ldr	r3, [pc, #324]	@ (8003dcc <HAL_RCC_OscConfig+0x240>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d1f0      	bne.n	8003c74 <HAL_RCC_OscConfig+0xe8>
 8003c92:	e000      	b.n	8003c96 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f003 0302 	and.w	r3, r3, #2
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d063      	beq.n	8003d6a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003ca2:	4b4a      	ldr	r3, [pc, #296]	@ (8003dcc <HAL_RCC_OscConfig+0x240>)
 8003ca4:	689b      	ldr	r3, [r3, #8]
 8003ca6:	f003 030c 	and.w	r3, r3, #12
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d00b      	beq.n	8003cc6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003cae:	4b47      	ldr	r3, [pc, #284]	@ (8003dcc <HAL_RCC_OscConfig+0x240>)
 8003cb0:	689b      	ldr	r3, [r3, #8]
 8003cb2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003cb6:	2b08      	cmp	r3, #8
 8003cb8:	d11c      	bne.n	8003cf4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003cba:	4b44      	ldr	r3, [pc, #272]	@ (8003dcc <HAL_RCC_OscConfig+0x240>)
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d116      	bne.n	8003cf4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cc6:	4b41      	ldr	r3, [pc, #260]	@ (8003dcc <HAL_RCC_OscConfig+0x240>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f003 0302 	and.w	r3, r3, #2
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d005      	beq.n	8003cde <HAL_RCC_OscConfig+0x152>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	68db      	ldr	r3, [r3, #12]
 8003cd6:	2b01      	cmp	r3, #1
 8003cd8:	d001      	beq.n	8003cde <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	e1c7      	b.n	800406e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cde:	4b3b      	ldr	r3, [pc, #236]	@ (8003dcc <HAL_RCC_OscConfig+0x240>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	691b      	ldr	r3, [r3, #16]
 8003cea:	00db      	lsls	r3, r3, #3
 8003cec:	4937      	ldr	r1, [pc, #220]	@ (8003dcc <HAL_RCC_OscConfig+0x240>)
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cf2:	e03a      	b.n	8003d6a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	68db      	ldr	r3, [r3, #12]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d020      	beq.n	8003d3e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003cfc:	4b34      	ldr	r3, [pc, #208]	@ (8003dd0 <HAL_RCC_OscConfig+0x244>)
 8003cfe:	2201      	movs	r2, #1
 8003d00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d02:	f7fe fc0d 	bl	8002520 <HAL_GetTick>
 8003d06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d08:	e008      	b.n	8003d1c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d0a:	f7fe fc09 	bl	8002520 <HAL_GetTick>
 8003d0e:	4602      	mov	r2, r0
 8003d10:	693b      	ldr	r3, [r7, #16]
 8003d12:	1ad3      	subs	r3, r2, r3
 8003d14:	2b02      	cmp	r3, #2
 8003d16:	d901      	bls.n	8003d1c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003d18:	2303      	movs	r3, #3
 8003d1a:	e1a8      	b.n	800406e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d1c:	4b2b      	ldr	r3, [pc, #172]	@ (8003dcc <HAL_RCC_OscConfig+0x240>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f003 0302 	and.w	r3, r3, #2
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d0f0      	beq.n	8003d0a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d28:	4b28      	ldr	r3, [pc, #160]	@ (8003dcc <HAL_RCC_OscConfig+0x240>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	691b      	ldr	r3, [r3, #16]
 8003d34:	00db      	lsls	r3, r3, #3
 8003d36:	4925      	ldr	r1, [pc, #148]	@ (8003dcc <HAL_RCC_OscConfig+0x240>)
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	600b      	str	r3, [r1, #0]
 8003d3c:	e015      	b.n	8003d6a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d3e:	4b24      	ldr	r3, [pc, #144]	@ (8003dd0 <HAL_RCC_OscConfig+0x244>)
 8003d40:	2200      	movs	r2, #0
 8003d42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d44:	f7fe fbec 	bl	8002520 <HAL_GetTick>
 8003d48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d4a:	e008      	b.n	8003d5e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d4c:	f7fe fbe8 	bl	8002520 <HAL_GetTick>
 8003d50:	4602      	mov	r2, r0
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	1ad3      	subs	r3, r2, r3
 8003d56:	2b02      	cmp	r3, #2
 8003d58:	d901      	bls.n	8003d5e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003d5a:	2303      	movs	r3, #3
 8003d5c:	e187      	b.n	800406e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d5e:	4b1b      	ldr	r3, [pc, #108]	@ (8003dcc <HAL_RCC_OscConfig+0x240>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 0302 	and.w	r3, r3, #2
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d1f0      	bne.n	8003d4c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f003 0308 	and.w	r3, r3, #8
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d036      	beq.n	8003de4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	695b      	ldr	r3, [r3, #20]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d016      	beq.n	8003dac <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d7e:	4b15      	ldr	r3, [pc, #84]	@ (8003dd4 <HAL_RCC_OscConfig+0x248>)
 8003d80:	2201      	movs	r2, #1
 8003d82:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d84:	f7fe fbcc 	bl	8002520 <HAL_GetTick>
 8003d88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d8a:	e008      	b.n	8003d9e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d8c:	f7fe fbc8 	bl	8002520 <HAL_GetTick>
 8003d90:	4602      	mov	r2, r0
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	1ad3      	subs	r3, r2, r3
 8003d96:	2b02      	cmp	r3, #2
 8003d98:	d901      	bls.n	8003d9e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003d9a:	2303      	movs	r3, #3
 8003d9c:	e167      	b.n	800406e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d9e:	4b0b      	ldr	r3, [pc, #44]	@ (8003dcc <HAL_RCC_OscConfig+0x240>)
 8003da0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003da2:	f003 0302 	and.w	r3, r3, #2
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d0f0      	beq.n	8003d8c <HAL_RCC_OscConfig+0x200>
 8003daa:	e01b      	b.n	8003de4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003dac:	4b09      	ldr	r3, [pc, #36]	@ (8003dd4 <HAL_RCC_OscConfig+0x248>)
 8003dae:	2200      	movs	r2, #0
 8003db0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003db2:	f7fe fbb5 	bl	8002520 <HAL_GetTick>
 8003db6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003db8:	e00e      	b.n	8003dd8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003dba:	f7fe fbb1 	bl	8002520 <HAL_GetTick>
 8003dbe:	4602      	mov	r2, r0
 8003dc0:	693b      	ldr	r3, [r7, #16]
 8003dc2:	1ad3      	subs	r3, r2, r3
 8003dc4:	2b02      	cmp	r3, #2
 8003dc6:	d907      	bls.n	8003dd8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003dc8:	2303      	movs	r3, #3
 8003dca:	e150      	b.n	800406e <HAL_RCC_OscConfig+0x4e2>
 8003dcc:	40023800 	.word	0x40023800
 8003dd0:	42470000 	.word	0x42470000
 8003dd4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003dd8:	4b88      	ldr	r3, [pc, #544]	@ (8003ffc <HAL_RCC_OscConfig+0x470>)
 8003dda:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ddc:	f003 0302 	and.w	r3, r3, #2
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d1ea      	bne.n	8003dba <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f003 0304 	and.w	r3, r3, #4
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	f000 8097 	beq.w	8003f20 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003df2:	2300      	movs	r3, #0
 8003df4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003df6:	4b81      	ldr	r3, [pc, #516]	@ (8003ffc <HAL_RCC_OscConfig+0x470>)
 8003df8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dfa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d10f      	bne.n	8003e22 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e02:	2300      	movs	r3, #0
 8003e04:	60bb      	str	r3, [r7, #8]
 8003e06:	4b7d      	ldr	r3, [pc, #500]	@ (8003ffc <HAL_RCC_OscConfig+0x470>)
 8003e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e0a:	4a7c      	ldr	r2, [pc, #496]	@ (8003ffc <HAL_RCC_OscConfig+0x470>)
 8003e0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e10:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e12:	4b7a      	ldr	r3, [pc, #488]	@ (8003ffc <HAL_RCC_OscConfig+0x470>)
 8003e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e1a:	60bb      	str	r3, [r7, #8]
 8003e1c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e1e:	2301      	movs	r3, #1
 8003e20:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e22:	4b77      	ldr	r3, [pc, #476]	@ (8004000 <HAL_RCC_OscConfig+0x474>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d118      	bne.n	8003e60 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e2e:	4b74      	ldr	r3, [pc, #464]	@ (8004000 <HAL_RCC_OscConfig+0x474>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4a73      	ldr	r2, [pc, #460]	@ (8004000 <HAL_RCC_OscConfig+0x474>)
 8003e34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e38:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e3a:	f7fe fb71 	bl	8002520 <HAL_GetTick>
 8003e3e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e40:	e008      	b.n	8003e54 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e42:	f7fe fb6d 	bl	8002520 <HAL_GetTick>
 8003e46:	4602      	mov	r2, r0
 8003e48:	693b      	ldr	r3, [r7, #16]
 8003e4a:	1ad3      	subs	r3, r2, r3
 8003e4c:	2b02      	cmp	r3, #2
 8003e4e:	d901      	bls.n	8003e54 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003e50:	2303      	movs	r3, #3
 8003e52:	e10c      	b.n	800406e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e54:	4b6a      	ldr	r3, [pc, #424]	@ (8004000 <HAL_RCC_OscConfig+0x474>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d0f0      	beq.n	8003e42 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	689b      	ldr	r3, [r3, #8]
 8003e64:	2b01      	cmp	r3, #1
 8003e66:	d106      	bne.n	8003e76 <HAL_RCC_OscConfig+0x2ea>
 8003e68:	4b64      	ldr	r3, [pc, #400]	@ (8003ffc <HAL_RCC_OscConfig+0x470>)
 8003e6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e6c:	4a63      	ldr	r2, [pc, #396]	@ (8003ffc <HAL_RCC_OscConfig+0x470>)
 8003e6e:	f043 0301 	orr.w	r3, r3, #1
 8003e72:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e74:	e01c      	b.n	8003eb0 <HAL_RCC_OscConfig+0x324>
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	689b      	ldr	r3, [r3, #8]
 8003e7a:	2b05      	cmp	r3, #5
 8003e7c:	d10c      	bne.n	8003e98 <HAL_RCC_OscConfig+0x30c>
 8003e7e:	4b5f      	ldr	r3, [pc, #380]	@ (8003ffc <HAL_RCC_OscConfig+0x470>)
 8003e80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e82:	4a5e      	ldr	r2, [pc, #376]	@ (8003ffc <HAL_RCC_OscConfig+0x470>)
 8003e84:	f043 0304 	orr.w	r3, r3, #4
 8003e88:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e8a:	4b5c      	ldr	r3, [pc, #368]	@ (8003ffc <HAL_RCC_OscConfig+0x470>)
 8003e8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e8e:	4a5b      	ldr	r2, [pc, #364]	@ (8003ffc <HAL_RCC_OscConfig+0x470>)
 8003e90:	f043 0301 	orr.w	r3, r3, #1
 8003e94:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e96:	e00b      	b.n	8003eb0 <HAL_RCC_OscConfig+0x324>
 8003e98:	4b58      	ldr	r3, [pc, #352]	@ (8003ffc <HAL_RCC_OscConfig+0x470>)
 8003e9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e9c:	4a57      	ldr	r2, [pc, #348]	@ (8003ffc <HAL_RCC_OscConfig+0x470>)
 8003e9e:	f023 0301 	bic.w	r3, r3, #1
 8003ea2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ea4:	4b55      	ldr	r3, [pc, #340]	@ (8003ffc <HAL_RCC_OscConfig+0x470>)
 8003ea6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ea8:	4a54      	ldr	r2, [pc, #336]	@ (8003ffc <HAL_RCC_OscConfig+0x470>)
 8003eaa:	f023 0304 	bic.w	r3, r3, #4
 8003eae:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	689b      	ldr	r3, [r3, #8]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d015      	beq.n	8003ee4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003eb8:	f7fe fb32 	bl	8002520 <HAL_GetTick>
 8003ebc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ebe:	e00a      	b.n	8003ed6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ec0:	f7fe fb2e 	bl	8002520 <HAL_GetTick>
 8003ec4:	4602      	mov	r2, r0
 8003ec6:	693b      	ldr	r3, [r7, #16]
 8003ec8:	1ad3      	subs	r3, r2, r3
 8003eca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d901      	bls.n	8003ed6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003ed2:	2303      	movs	r3, #3
 8003ed4:	e0cb      	b.n	800406e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ed6:	4b49      	ldr	r3, [pc, #292]	@ (8003ffc <HAL_RCC_OscConfig+0x470>)
 8003ed8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003eda:	f003 0302 	and.w	r3, r3, #2
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d0ee      	beq.n	8003ec0 <HAL_RCC_OscConfig+0x334>
 8003ee2:	e014      	b.n	8003f0e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ee4:	f7fe fb1c 	bl	8002520 <HAL_GetTick>
 8003ee8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003eea:	e00a      	b.n	8003f02 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003eec:	f7fe fb18 	bl	8002520 <HAL_GetTick>
 8003ef0:	4602      	mov	r2, r0
 8003ef2:	693b      	ldr	r3, [r7, #16]
 8003ef4:	1ad3      	subs	r3, r2, r3
 8003ef6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d901      	bls.n	8003f02 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003efe:	2303      	movs	r3, #3
 8003f00:	e0b5      	b.n	800406e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f02:	4b3e      	ldr	r3, [pc, #248]	@ (8003ffc <HAL_RCC_OscConfig+0x470>)
 8003f04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f06:	f003 0302 	and.w	r3, r3, #2
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d1ee      	bne.n	8003eec <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003f0e:	7dfb      	ldrb	r3, [r7, #23]
 8003f10:	2b01      	cmp	r3, #1
 8003f12:	d105      	bne.n	8003f20 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f14:	4b39      	ldr	r3, [pc, #228]	@ (8003ffc <HAL_RCC_OscConfig+0x470>)
 8003f16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f18:	4a38      	ldr	r2, [pc, #224]	@ (8003ffc <HAL_RCC_OscConfig+0x470>)
 8003f1a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f1e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	699b      	ldr	r3, [r3, #24]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	f000 80a1 	beq.w	800406c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003f2a:	4b34      	ldr	r3, [pc, #208]	@ (8003ffc <HAL_RCC_OscConfig+0x470>)
 8003f2c:	689b      	ldr	r3, [r3, #8]
 8003f2e:	f003 030c 	and.w	r3, r3, #12
 8003f32:	2b08      	cmp	r3, #8
 8003f34:	d05c      	beq.n	8003ff0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	699b      	ldr	r3, [r3, #24]
 8003f3a:	2b02      	cmp	r3, #2
 8003f3c:	d141      	bne.n	8003fc2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f3e:	4b31      	ldr	r3, [pc, #196]	@ (8004004 <HAL_RCC_OscConfig+0x478>)
 8003f40:	2200      	movs	r2, #0
 8003f42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f44:	f7fe faec 	bl	8002520 <HAL_GetTick>
 8003f48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f4a:	e008      	b.n	8003f5e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f4c:	f7fe fae8 	bl	8002520 <HAL_GetTick>
 8003f50:	4602      	mov	r2, r0
 8003f52:	693b      	ldr	r3, [r7, #16]
 8003f54:	1ad3      	subs	r3, r2, r3
 8003f56:	2b02      	cmp	r3, #2
 8003f58:	d901      	bls.n	8003f5e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003f5a:	2303      	movs	r3, #3
 8003f5c:	e087      	b.n	800406e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f5e:	4b27      	ldr	r3, [pc, #156]	@ (8003ffc <HAL_RCC_OscConfig+0x470>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d1f0      	bne.n	8003f4c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	69da      	ldr	r2, [r3, #28]
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6a1b      	ldr	r3, [r3, #32]
 8003f72:	431a      	orrs	r2, r3
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f78:	019b      	lsls	r3, r3, #6
 8003f7a:	431a      	orrs	r2, r3
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f80:	085b      	lsrs	r3, r3, #1
 8003f82:	3b01      	subs	r3, #1
 8003f84:	041b      	lsls	r3, r3, #16
 8003f86:	431a      	orrs	r2, r3
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f8c:	061b      	lsls	r3, r3, #24
 8003f8e:	491b      	ldr	r1, [pc, #108]	@ (8003ffc <HAL_RCC_OscConfig+0x470>)
 8003f90:	4313      	orrs	r3, r2
 8003f92:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f94:	4b1b      	ldr	r3, [pc, #108]	@ (8004004 <HAL_RCC_OscConfig+0x478>)
 8003f96:	2201      	movs	r2, #1
 8003f98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f9a:	f7fe fac1 	bl	8002520 <HAL_GetTick>
 8003f9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fa0:	e008      	b.n	8003fb4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fa2:	f7fe fabd 	bl	8002520 <HAL_GetTick>
 8003fa6:	4602      	mov	r2, r0
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	1ad3      	subs	r3, r2, r3
 8003fac:	2b02      	cmp	r3, #2
 8003fae:	d901      	bls.n	8003fb4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003fb0:	2303      	movs	r3, #3
 8003fb2:	e05c      	b.n	800406e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fb4:	4b11      	ldr	r3, [pc, #68]	@ (8003ffc <HAL_RCC_OscConfig+0x470>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d0f0      	beq.n	8003fa2 <HAL_RCC_OscConfig+0x416>
 8003fc0:	e054      	b.n	800406c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fc2:	4b10      	ldr	r3, [pc, #64]	@ (8004004 <HAL_RCC_OscConfig+0x478>)
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fc8:	f7fe faaa 	bl	8002520 <HAL_GetTick>
 8003fcc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fce:	e008      	b.n	8003fe2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fd0:	f7fe faa6 	bl	8002520 <HAL_GetTick>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	1ad3      	subs	r3, r2, r3
 8003fda:	2b02      	cmp	r3, #2
 8003fdc:	d901      	bls.n	8003fe2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003fde:	2303      	movs	r3, #3
 8003fe0:	e045      	b.n	800406e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fe2:	4b06      	ldr	r3, [pc, #24]	@ (8003ffc <HAL_RCC_OscConfig+0x470>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d1f0      	bne.n	8003fd0 <HAL_RCC_OscConfig+0x444>
 8003fee:	e03d      	b.n	800406c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	699b      	ldr	r3, [r3, #24]
 8003ff4:	2b01      	cmp	r3, #1
 8003ff6:	d107      	bne.n	8004008 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003ff8:	2301      	movs	r3, #1
 8003ffa:	e038      	b.n	800406e <HAL_RCC_OscConfig+0x4e2>
 8003ffc:	40023800 	.word	0x40023800
 8004000:	40007000 	.word	0x40007000
 8004004:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004008:	4b1b      	ldr	r3, [pc, #108]	@ (8004078 <HAL_RCC_OscConfig+0x4ec>)
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	699b      	ldr	r3, [r3, #24]
 8004012:	2b01      	cmp	r3, #1
 8004014:	d028      	beq.n	8004068 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004020:	429a      	cmp	r2, r3
 8004022:	d121      	bne.n	8004068 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800402e:	429a      	cmp	r2, r3
 8004030:	d11a      	bne.n	8004068 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004032:	68fa      	ldr	r2, [r7, #12]
 8004034:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004038:	4013      	ands	r3, r2
 800403a:	687a      	ldr	r2, [r7, #4]
 800403c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800403e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004040:	4293      	cmp	r3, r2
 8004042:	d111      	bne.n	8004068 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800404e:	085b      	lsrs	r3, r3, #1
 8004050:	3b01      	subs	r3, #1
 8004052:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004054:	429a      	cmp	r2, r3
 8004056:	d107      	bne.n	8004068 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004062:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004064:	429a      	cmp	r2, r3
 8004066:	d001      	beq.n	800406c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004068:	2301      	movs	r3, #1
 800406a:	e000      	b.n	800406e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800406c:	2300      	movs	r3, #0
}
 800406e:	4618      	mov	r0, r3
 8004070:	3718      	adds	r7, #24
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}
 8004076:	bf00      	nop
 8004078:	40023800 	.word	0x40023800

0800407c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b084      	sub	sp, #16
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
 8004084:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d101      	bne.n	8004090 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800408c:	2301      	movs	r3, #1
 800408e:	e0cc      	b.n	800422a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004090:	4b68      	ldr	r3, [pc, #416]	@ (8004234 <HAL_RCC_ClockConfig+0x1b8>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f003 0307 	and.w	r3, r3, #7
 8004098:	683a      	ldr	r2, [r7, #0]
 800409a:	429a      	cmp	r2, r3
 800409c:	d90c      	bls.n	80040b8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800409e:	4b65      	ldr	r3, [pc, #404]	@ (8004234 <HAL_RCC_ClockConfig+0x1b8>)
 80040a0:	683a      	ldr	r2, [r7, #0]
 80040a2:	b2d2      	uxtb	r2, r2
 80040a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040a6:	4b63      	ldr	r3, [pc, #396]	@ (8004234 <HAL_RCC_ClockConfig+0x1b8>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f003 0307 	and.w	r3, r3, #7
 80040ae:	683a      	ldr	r2, [r7, #0]
 80040b0:	429a      	cmp	r2, r3
 80040b2:	d001      	beq.n	80040b8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80040b4:	2301      	movs	r3, #1
 80040b6:	e0b8      	b.n	800422a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f003 0302 	and.w	r3, r3, #2
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d020      	beq.n	8004106 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f003 0304 	and.w	r3, r3, #4
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d005      	beq.n	80040dc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80040d0:	4b59      	ldr	r3, [pc, #356]	@ (8004238 <HAL_RCC_ClockConfig+0x1bc>)
 80040d2:	689b      	ldr	r3, [r3, #8]
 80040d4:	4a58      	ldr	r2, [pc, #352]	@ (8004238 <HAL_RCC_ClockConfig+0x1bc>)
 80040d6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80040da:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f003 0308 	and.w	r3, r3, #8
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d005      	beq.n	80040f4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80040e8:	4b53      	ldr	r3, [pc, #332]	@ (8004238 <HAL_RCC_ClockConfig+0x1bc>)
 80040ea:	689b      	ldr	r3, [r3, #8]
 80040ec:	4a52      	ldr	r2, [pc, #328]	@ (8004238 <HAL_RCC_ClockConfig+0x1bc>)
 80040ee:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80040f2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040f4:	4b50      	ldr	r3, [pc, #320]	@ (8004238 <HAL_RCC_ClockConfig+0x1bc>)
 80040f6:	689b      	ldr	r3, [r3, #8]
 80040f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	689b      	ldr	r3, [r3, #8]
 8004100:	494d      	ldr	r1, [pc, #308]	@ (8004238 <HAL_RCC_ClockConfig+0x1bc>)
 8004102:	4313      	orrs	r3, r2
 8004104:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f003 0301 	and.w	r3, r3, #1
 800410e:	2b00      	cmp	r3, #0
 8004110:	d044      	beq.n	800419c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	2b01      	cmp	r3, #1
 8004118:	d107      	bne.n	800412a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800411a:	4b47      	ldr	r3, [pc, #284]	@ (8004238 <HAL_RCC_ClockConfig+0x1bc>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004122:	2b00      	cmp	r3, #0
 8004124:	d119      	bne.n	800415a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004126:	2301      	movs	r3, #1
 8004128:	e07f      	b.n	800422a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	2b02      	cmp	r3, #2
 8004130:	d003      	beq.n	800413a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004136:	2b03      	cmp	r3, #3
 8004138:	d107      	bne.n	800414a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800413a:	4b3f      	ldr	r3, [pc, #252]	@ (8004238 <HAL_RCC_ClockConfig+0x1bc>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004142:	2b00      	cmp	r3, #0
 8004144:	d109      	bne.n	800415a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	e06f      	b.n	800422a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800414a:	4b3b      	ldr	r3, [pc, #236]	@ (8004238 <HAL_RCC_ClockConfig+0x1bc>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f003 0302 	and.w	r3, r3, #2
 8004152:	2b00      	cmp	r3, #0
 8004154:	d101      	bne.n	800415a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004156:	2301      	movs	r3, #1
 8004158:	e067      	b.n	800422a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800415a:	4b37      	ldr	r3, [pc, #220]	@ (8004238 <HAL_RCC_ClockConfig+0x1bc>)
 800415c:	689b      	ldr	r3, [r3, #8]
 800415e:	f023 0203 	bic.w	r2, r3, #3
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	685b      	ldr	r3, [r3, #4]
 8004166:	4934      	ldr	r1, [pc, #208]	@ (8004238 <HAL_RCC_ClockConfig+0x1bc>)
 8004168:	4313      	orrs	r3, r2
 800416a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800416c:	f7fe f9d8 	bl	8002520 <HAL_GetTick>
 8004170:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004172:	e00a      	b.n	800418a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004174:	f7fe f9d4 	bl	8002520 <HAL_GetTick>
 8004178:	4602      	mov	r2, r0
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	1ad3      	subs	r3, r2, r3
 800417e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004182:	4293      	cmp	r3, r2
 8004184:	d901      	bls.n	800418a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004186:	2303      	movs	r3, #3
 8004188:	e04f      	b.n	800422a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800418a:	4b2b      	ldr	r3, [pc, #172]	@ (8004238 <HAL_RCC_ClockConfig+0x1bc>)
 800418c:	689b      	ldr	r3, [r3, #8]
 800418e:	f003 020c 	and.w	r2, r3, #12
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	009b      	lsls	r3, r3, #2
 8004198:	429a      	cmp	r2, r3
 800419a:	d1eb      	bne.n	8004174 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800419c:	4b25      	ldr	r3, [pc, #148]	@ (8004234 <HAL_RCC_ClockConfig+0x1b8>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f003 0307 	and.w	r3, r3, #7
 80041a4:	683a      	ldr	r2, [r7, #0]
 80041a6:	429a      	cmp	r2, r3
 80041a8:	d20c      	bcs.n	80041c4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041aa:	4b22      	ldr	r3, [pc, #136]	@ (8004234 <HAL_RCC_ClockConfig+0x1b8>)
 80041ac:	683a      	ldr	r2, [r7, #0]
 80041ae:	b2d2      	uxtb	r2, r2
 80041b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80041b2:	4b20      	ldr	r3, [pc, #128]	@ (8004234 <HAL_RCC_ClockConfig+0x1b8>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f003 0307 	and.w	r3, r3, #7
 80041ba:	683a      	ldr	r2, [r7, #0]
 80041bc:	429a      	cmp	r2, r3
 80041be:	d001      	beq.n	80041c4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80041c0:	2301      	movs	r3, #1
 80041c2:	e032      	b.n	800422a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f003 0304 	and.w	r3, r3, #4
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d008      	beq.n	80041e2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041d0:	4b19      	ldr	r3, [pc, #100]	@ (8004238 <HAL_RCC_ClockConfig+0x1bc>)
 80041d2:	689b      	ldr	r3, [r3, #8]
 80041d4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	68db      	ldr	r3, [r3, #12]
 80041dc:	4916      	ldr	r1, [pc, #88]	@ (8004238 <HAL_RCC_ClockConfig+0x1bc>)
 80041de:	4313      	orrs	r3, r2
 80041e0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f003 0308 	and.w	r3, r3, #8
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d009      	beq.n	8004202 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80041ee:	4b12      	ldr	r3, [pc, #72]	@ (8004238 <HAL_RCC_ClockConfig+0x1bc>)
 80041f0:	689b      	ldr	r3, [r3, #8]
 80041f2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	691b      	ldr	r3, [r3, #16]
 80041fa:	00db      	lsls	r3, r3, #3
 80041fc:	490e      	ldr	r1, [pc, #56]	@ (8004238 <HAL_RCC_ClockConfig+0x1bc>)
 80041fe:	4313      	orrs	r3, r2
 8004200:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004202:	f000 f821 	bl	8004248 <HAL_RCC_GetSysClockFreq>
 8004206:	4602      	mov	r2, r0
 8004208:	4b0b      	ldr	r3, [pc, #44]	@ (8004238 <HAL_RCC_ClockConfig+0x1bc>)
 800420a:	689b      	ldr	r3, [r3, #8]
 800420c:	091b      	lsrs	r3, r3, #4
 800420e:	f003 030f 	and.w	r3, r3, #15
 8004212:	490a      	ldr	r1, [pc, #40]	@ (800423c <HAL_RCC_ClockConfig+0x1c0>)
 8004214:	5ccb      	ldrb	r3, [r1, r3]
 8004216:	fa22 f303 	lsr.w	r3, r2, r3
 800421a:	4a09      	ldr	r2, [pc, #36]	@ (8004240 <HAL_RCC_ClockConfig+0x1c4>)
 800421c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800421e:	4b09      	ldr	r3, [pc, #36]	@ (8004244 <HAL_RCC_ClockConfig+0x1c8>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4618      	mov	r0, r3
 8004224:	f7fd fed4 	bl	8001fd0 <HAL_InitTick>

  return HAL_OK;
 8004228:	2300      	movs	r3, #0
}
 800422a:	4618      	mov	r0, r3
 800422c:	3710      	adds	r7, #16
 800422e:	46bd      	mov	sp, r7
 8004230:	bd80      	pop	{r7, pc}
 8004232:	bf00      	nop
 8004234:	40023c00 	.word	0x40023c00
 8004238:	40023800 	.word	0x40023800
 800423c:	08011cec 	.word	0x08011cec
 8004240:	20000008 	.word	0x20000008
 8004244:	2000000c 	.word	0x2000000c

08004248 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004248:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800424c:	b094      	sub	sp, #80	@ 0x50
 800424e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004250:	2300      	movs	r3, #0
 8004252:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004254:	2300      	movs	r3, #0
 8004256:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004258:	2300      	movs	r3, #0
 800425a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800425c:	2300      	movs	r3, #0
 800425e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004260:	4b79      	ldr	r3, [pc, #484]	@ (8004448 <HAL_RCC_GetSysClockFreq+0x200>)
 8004262:	689b      	ldr	r3, [r3, #8]
 8004264:	f003 030c 	and.w	r3, r3, #12
 8004268:	2b08      	cmp	r3, #8
 800426a:	d00d      	beq.n	8004288 <HAL_RCC_GetSysClockFreq+0x40>
 800426c:	2b08      	cmp	r3, #8
 800426e:	f200 80e1 	bhi.w	8004434 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004272:	2b00      	cmp	r3, #0
 8004274:	d002      	beq.n	800427c <HAL_RCC_GetSysClockFreq+0x34>
 8004276:	2b04      	cmp	r3, #4
 8004278:	d003      	beq.n	8004282 <HAL_RCC_GetSysClockFreq+0x3a>
 800427a:	e0db      	b.n	8004434 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800427c:	4b73      	ldr	r3, [pc, #460]	@ (800444c <HAL_RCC_GetSysClockFreq+0x204>)
 800427e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004280:	e0db      	b.n	800443a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004282:	4b73      	ldr	r3, [pc, #460]	@ (8004450 <HAL_RCC_GetSysClockFreq+0x208>)
 8004284:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004286:	e0d8      	b.n	800443a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004288:	4b6f      	ldr	r3, [pc, #444]	@ (8004448 <HAL_RCC_GetSysClockFreq+0x200>)
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004290:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004292:	4b6d      	ldr	r3, [pc, #436]	@ (8004448 <HAL_RCC_GetSysClockFreq+0x200>)
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800429a:	2b00      	cmp	r3, #0
 800429c:	d063      	beq.n	8004366 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800429e:	4b6a      	ldr	r3, [pc, #424]	@ (8004448 <HAL_RCC_GetSysClockFreq+0x200>)
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	099b      	lsrs	r3, r3, #6
 80042a4:	2200      	movs	r2, #0
 80042a6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80042a8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80042aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80042b2:	2300      	movs	r3, #0
 80042b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80042b6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80042ba:	4622      	mov	r2, r4
 80042bc:	462b      	mov	r3, r5
 80042be:	f04f 0000 	mov.w	r0, #0
 80042c2:	f04f 0100 	mov.w	r1, #0
 80042c6:	0159      	lsls	r1, r3, #5
 80042c8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80042cc:	0150      	lsls	r0, r2, #5
 80042ce:	4602      	mov	r2, r0
 80042d0:	460b      	mov	r3, r1
 80042d2:	4621      	mov	r1, r4
 80042d4:	1a51      	subs	r1, r2, r1
 80042d6:	6139      	str	r1, [r7, #16]
 80042d8:	4629      	mov	r1, r5
 80042da:	eb63 0301 	sbc.w	r3, r3, r1
 80042de:	617b      	str	r3, [r7, #20]
 80042e0:	f04f 0200 	mov.w	r2, #0
 80042e4:	f04f 0300 	mov.w	r3, #0
 80042e8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80042ec:	4659      	mov	r1, fp
 80042ee:	018b      	lsls	r3, r1, #6
 80042f0:	4651      	mov	r1, sl
 80042f2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80042f6:	4651      	mov	r1, sl
 80042f8:	018a      	lsls	r2, r1, #6
 80042fa:	4651      	mov	r1, sl
 80042fc:	ebb2 0801 	subs.w	r8, r2, r1
 8004300:	4659      	mov	r1, fp
 8004302:	eb63 0901 	sbc.w	r9, r3, r1
 8004306:	f04f 0200 	mov.w	r2, #0
 800430a:	f04f 0300 	mov.w	r3, #0
 800430e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004312:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004316:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800431a:	4690      	mov	r8, r2
 800431c:	4699      	mov	r9, r3
 800431e:	4623      	mov	r3, r4
 8004320:	eb18 0303 	adds.w	r3, r8, r3
 8004324:	60bb      	str	r3, [r7, #8]
 8004326:	462b      	mov	r3, r5
 8004328:	eb49 0303 	adc.w	r3, r9, r3
 800432c:	60fb      	str	r3, [r7, #12]
 800432e:	f04f 0200 	mov.w	r2, #0
 8004332:	f04f 0300 	mov.w	r3, #0
 8004336:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800433a:	4629      	mov	r1, r5
 800433c:	024b      	lsls	r3, r1, #9
 800433e:	4621      	mov	r1, r4
 8004340:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004344:	4621      	mov	r1, r4
 8004346:	024a      	lsls	r2, r1, #9
 8004348:	4610      	mov	r0, r2
 800434a:	4619      	mov	r1, r3
 800434c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800434e:	2200      	movs	r2, #0
 8004350:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004352:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004354:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004358:	f7fb ff8a 	bl	8000270 <__aeabi_uldivmod>
 800435c:	4602      	mov	r2, r0
 800435e:	460b      	mov	r3, r1
 8004360:	4613      	mov	r3, r2
 8004362:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004364:	e058      	b.n	8004418 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004366:	4b38      	ldr	r3, [pc, #224]	@ (8004448 <HAL_RCC_GetSysClockFreq+0x200>)
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	099b      	lsrs	r3, r3, #6
 800436c:	2200      	movs	r2, #0
 800436e:	4618      	mov	r0, r3
 8004370:	4611      	mov	r1, r2
 8004372:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004376:	623b      	str	r3, [r7, #32]
 8004378:	2300      	movs	r3, #0
 800437a:	627b      	str	r3, [r7, #36]	@ 0x24
 800437c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004380:	4642      	mov	r2, r8
 8004382:	464b      	mov	r3, r9
 8004384:	f04f 0000 	mov.w	r0, #0
 8004388:	f04f 0100 	mov.w	r1, #0
 800438c:	0159      	lsls	r1, r3, #5
 800438e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004392:	0150      	lsls	r0, r2, #5
 8004394:	4602      	mov	r2, r0
 8004396:	460b      	mov	r3, r1
 8004398:	4641      	mov	r1, r8
 800439a:	ebb2 0a01 	subs.w	sl, r2, r1
 800439e:	4649      	mov	r1, r9
 80043a0:	eb63 0b01 	sbc.w	fp, r3, r1
 80043a4:	f04f 0200 	mov.w	r2, #0
 80043a8:	f04f 0300 	mov.w	r3, #0
 80043ac:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80043b0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80043b4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80043b8:	ebb2 040a 	subs.w	r4, r2, sl
 80043bc:	eb63 050b 	sbc.w	r5, r3, fp
 80043c0:	f04f 0200 	mov.w	r2, #0
 80043c4:	f04f 0300 	mov.w	r3, #0
 80043c8:	00eb      	lsls	r3, r5, #3
 80043ca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80043ce:	00e2      	lsls	r2, r4, #3
 80043d0:	4614      	mov	r4, r2
 80043d2:	461d      	mov	r5, r3
 80043d4:	4643      	mov	r3, r8
 80043d6:	18e3      	adds	r3, r4, r3
 80043d8:	603b      	str	r3, [r7, #0]
 80043da:	464b      	mov	r3, r9
 80043dc:	eb45 0303 	adc.w	r3, r5, r3
 80043e0:	607b      	str	r3, [r7, #4]
 80043e2:	f04f 0200 	mov.w	r2, #0
 80043e6:	f04f 0300 	mov.w	r3, #0
 80043ea:	e9d7 4500 	ldrd	r4, r5, [r7]
 80043ee:	4629      	mov	r1, r5
 80043f0:	028b      	lsls	r3, r1, #10
 80043f2:	4621      	mov	r1, r4
 80043f4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80043f8:	4621      	mov	r1, r4
 80043fa:	028a      	lsls	r2, r1, #10
 80043fc:	4610      	mov	r0, r2
 80043fe:	4619      	mov	r1, r3
 8004400:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004402:	2200      	movs	r2, #0
 8004404:	61bb      	str	r3, [r7, #24]
 8004406:	61fa      	str	r2, [r7, #28]
 8004408:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800440c:	f7fb ff30 	bl	8000270 <__aeabi_uldivmod>
 8004410:	4602      	mov	r2, r0
 8004412:	460b      	mov	r3, r1
 8004414:	4613      	mov	r3, r2
 8004416:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004418:	4b0b      	ldr	r3, [pc, #44]	@ (8004448 <HAL_RCC_GetSysClockFreq+0x200>)
 800441a:	685b      	ldr	r3, [r3, #4]
 800441c:	0c1b      	lsrs	r3, r3, #16
 800441e:	f003 0303 	and.w	r3, r3, #3
 8004422:	3301      	adds	r3, #1
 8004424:	005b      	lsls	r3, r3, #1
 8004426:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004428:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800442a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800442c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004430:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004432:	e002      	b.n	800443a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004434:	4b05      	ldr	r3, [pc, #20]	@ (800444c <HAL_RCC_GetSysClockFreq+0x204>)
 8004436:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004438:	bf00      	nop
    }
  }
  return sysclockfreq;
 800443a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800443c:	4618      	mov	r0, r3
 800443e:	3750      	adds	r7, #80	@ 0x50
 8004440:	46bd      	mov	sp, r7
 8004442:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004446:	bf00      	nop
 8004448:	40023800 	.word	0x40023800
 800444c:	00f42400 	.word	0x00f42400
 8004450:	007a1200 	.word	0x007a1200

08004454 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004454:	b480      	push	{r7}
 8004456:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004458:	4b03      	ldr	r3, [pc, #12]	@ (8004468 <HAL_RCC_GetHCLKFreq+0x14>)
 800445a:	681b      	ldr	r3, [r3, #0]
}
 800445c:	4618      	mov	r0, r3
 800445e:	46bd      	mov	sp, r7
 8004460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004464:	4770      	bx	lr
 8004466:	bf00      	nop
 8004468:	20000008 	.word	0x20000008

0800446c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004470:	f7ff fff0 	bl	8004454 <HAL_RCC_GetHCLKFreq>
 8004474:	4602      	mov	r2, r0
 8004476:	4b05      	ldr	r3, [pc, #20]	@ (800448c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004478:	689b      	ldr	r3, [r3, #8]
 800447a:	0a9b      	lsrs	r3, r3, #10
 800447c:	f003 0307 	and.w	r3, r3, #7
 8004480:	4903      	ldr	r1, [pc, #12]	@ (8004490 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004482:	5ccb      	ldrb	r3, [r1, r3]
 8004484:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004488:	4618      	mov	r0, r3
 800448a:	bd80      	pop	{r7, pc}
 800448c:	40023800 	.word	0x40023800
 8004490:	08011cfc 	.word	0x08011cfc

08004494 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004498:	f7ff ffdc 	bl	8004454 <HAL_RCC_GetHCLKFreq>
 800449c:	4602      	mov	r2, r0
 800449e:	4b05      	ldr	r3, [pc, #20]	@ (80044b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80044a0:	689b      	ldr	r3, [r3, #8]
 80044a2:	0b5b      	lsrs	r3, r3, #13
 80044a4:	f003 0307 	and.w	r3, r3, #7
 80044a8:	4903      	ldr	r1, [pc, #12]	@ (80044b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80044aa:	5ccb      	ldrb	r3, [r1, r3]
 80044ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	bd80      	pop	{r7, pc}
 80044b4:	40023800 	.word	0x40023800
 80044b8:	08011cfc 	.word	0x08011cfc

080044bc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80044bc:	b480      	push	{r7}
 80044be:	b083      	sub	sp, #12
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
 80044c4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	220f      	movs	r2, #15
 80044ca:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80044cc:	4b12      	ldr	r3, [pc, #72]	@ (8004518 <HAL_RCC_GetClockConfig+0x5c>)
 80044ce:	689b      	ldr	r3, [r3, #8]
 80044d0:	f003 0203 	and.w	r2, r3, #3
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80044d8:	4b0f      	ldr	r3, [pc, #60]	@ (8004518 <HAL_RCC_GetClockConfig+0x5c>)
 80044da:	689b      	ldr	r3, [r3, #8]
 80044dc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80044e4:	4b0c      	ldr	r3, [pc, #48]	@ (8004518 <HAL_RCC_GetClockConfig+0x5c>)
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80044f0:	4b09      	ldr	r3, [pc, #36]	@ (8004518 <HAL_RCC_GetClockConfig+0x5c>)
 80044f2:	689b      	ldr	r3, [r3, #8]
 80044f4:	08db      	lsrs	r3, r3, #3
 80044f6:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80044fe:	4b07      	ldr	r3, [pc, #28]	@ (800451c <HAL_RCC_GetClockConfig+0x60>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f003 0207 	and.w	r2, r3, #7
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	601a      	str	r2, [r3, #0]
}
 800450a:	bf00      	nop
 800450c:	370c      	adds	r7, #12
 800450e:	46bd      	mov	sp, r7
 8004510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004514:	4770      	bx	lr
 8004516:	bf00      	nop
 8004518:	40023800 	.word	0x40023800
 800451c:	40023c00 	.word	0x40023c00

08004520 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b082      	sub	sp, #8
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d101      	bne.n	8004532 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800452e:	2301      	movs	r3, #1
 8004530:	e022      	b.n	8004578 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004538:	b2db      	uxtb	r3, r3
 800453a:	2b00      	cmp	r3, #0
 800453c:	d105      	bne.n	800454a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2200      	movs	r2, #0
 8004542:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8004544:	6878      	ldr	r0, [r7, #4]
 8004546:	f7fd fba9 	bl	8001c9c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2203      	movs	r2, #3
 800454e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f000 f814 	bl	8004580 <HAL_SD_InitCard>
 8004558:	4603      	mov	r3, r0
 800455a:	2b00      	cmp	r3, #0
 800455c:	d001      	beq.n	8004562 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800455e:	2301      	movs	r3, #1
 8004560:	e00a      	b.n	8004578 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2200      	movs	r2, #0
 8004566:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2200      	movs	r2, #0
 800456c:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2201      	movs	r2, #1
 8004572:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004576:	2300      	movs	r3, #0
}
 8004578:	4618      	mov	r0, r3
 800457a:	3708      	adds	r7, #8
 800457c:	46bd      	mov	sp, r7
 800457e:	bd80      	pop	{r7, pc}

08004580 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004580:	b5b0      	push	{r4, r5, r7, lr}
 8004582:	b08e      	sub	sp, #56	@ 0x38
 8004584:	af04      	add	r7, sp, #16
 8004586:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8004588:	2300      	movs	r3, #0
 800458a:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800458c:	2300      	movs	r3, #0
 800458e:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8004590:	2300      	movs	r3, #0
 8004592:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8004594:	2300      	movs	r3, #0
 8004596:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8004598:	2300      	movs	r3, #0
 800459a:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800459c:	2376      	movs	r3, #118	@ 0x76
 800459e:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681d      	ldr	r5, [r3, #0]
 80045a4:	466c      	mov	r4, sp
 80045a6:	f107 0318 	add.w	r3, r7, #24
 80045aa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80045ae:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80045b2:	f107 030c 	add.w	r3, r7, #12
 80045b6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80045b8:	4628      	mov	r0, r5
 80045ba:	f003 f96b 	bl	8007894 <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 80045be:	4b2a      	ldr	r3, [pc, #168]	@ (8004668 <HAL_SD_InitCard+0xe8>)
 80045c0:	2200      	movs	r2, #0
 80045c2:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4618      	mov	r0, r3
 80045ca:	f003 f9ac 	bl	8007926 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 80045ce:	4b26      	ldr	r3, [pc, #152]	@ (8004668 <HAL_SD_InitCard+0xe8>)
 80045d0:	2201      	movs	r2, #1
 80045d2:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 80045d4:	2002      	movs	r0, #2
 80045d6:	f7fd ffaf 	bl	8002538 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80045da:	6878      	ldr	r0, [r7, #4]
 80045dc:	f001 f806 	bl	80055ec <SD_PowerON>
 80045e0:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80045e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d00b      	beq.n	8004600 <HAL_SD_InitCard+0x80>
  {
    hsd->State = HAL_SD_STATE_READY;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2201      	movs	r2, #1
 80045ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80045f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045f6:	431a      	orrs	r2, r3
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80045fc:	2301      	movs	r3, #1
 80045fe:	e02e      	b.n	800465e <HAL_SD_InitCard+0xde>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8004600:	6878      	ldr	r0, [r7, #4]
 8004602:	f000 ff25 	bl	8005450 <SD_InitCard>
 8004606:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8004608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800460a:	2b00      	cmp	r3, #0
 800460c:	d00b      	beq.n	8004626 <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2201      	movs	r2, #1
 8004612:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800461a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800461c:	431a      	orrs	r2, r3
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8004622:	2301      	movs	r3, #1
 8004624:	e01b      	b.n	800465e <HAL_SD_InitCard+0xde>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800462e:	4618      	mov	r0, r3
 8004630:	f003 fa0b 	bl	8007a4a <SDMMC_CmdBlockLength>
 8004634:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8004636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004638:	2b00      	cmp	r3, #0
 800463a:	d00f      	beq.n	800465c <HAL_SD_InitCard+0xdc>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4a0a      	ldr	r2, [pc, #40]	@ (800466c <HAL_SD_InitCard+0xec>)
 8004642:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800464a:	431a      	orrs	r2, r3
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2201      	movs	r2, #1
 8004654:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8004658:	2301      	movs	r3, #1
 800465a:	e000      	b.n	800465e <HAL_SD_InitCard+0xde>
  }

  return HAL_OK;
 800465c:	2300      	movs	r3, #0
}
 800465e:	4618      	mov	r0, r3
 8004660:	3728      	adds	r7, #40	@ 0x28
 8004662:	46bd      	mov	sp, r7
 8004664:	bdb0      	pop	{r4, r5, r7, pc}
 8004666:	bf00      	nop
 8004668:	422580a0 	.word	0x422580a0
 800466c:	004005ff 	.word	0x004005ff

08004670 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b08c      	sub	sp, #48	@ 0x30
 8004674:	af00      	add	r7, sp, #0
 8004676:	60f8      	str	r0, [r7, #12]
 8004678:	60b9      	str	r1, [r7, #8]
 800467a:	607a      	str	r2, [r7, #4]
 800467c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8004682:	68bb      	ldr	r3, [r7, #8]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d107      	bne.n	8004698 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800468c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8004694:	2301      	movs	r3, #1
 8004696:	e0c0      	b.n	800481a <HAL_SD_ReadBlocks_DMA+0x1aa>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800469e:	b2db      	uxtb	r3, r3
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	f040 80b9 	bne.w	8004818 <HAL_SD_ReadBlocks_DMA+0x1a8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	2200      	movs	r2, #0
 80046aa:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80046ac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	441a      	add	r2, r3
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046b6:	429a      	cmp	r2, r3
 80046b8:	d907      	bls.n	80046ca <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046be:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 80046c6:	2301      	movs	r3, #1
 80046c8:	e0a7      	b.n	800481a <HAL_SD_ReadBlocks_DMA+0x1aa>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	2203      	movs	r2, #3
 80046ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	2200      	movs	r2, #0
 80046d8:	62da      	str	r2, [r3, #44]	@ 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046e0:	68fa      	ldr	r2, [r7, #12]
 80046e2:	6812      	ldr	r2, [r2, #0]
 80046e4:	f443 734a 	orr.w	r3, r3, #808	@ 0x328
 80046e8:	f043 0302 	orr.w	r3, r3, #2
 80046ec:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046f2:	4a4c      	ldr	r2, [pc, #304]	@ (8004824 <HAL_SD_ReadBlocks_DMA+0x1b4>)
 80046f4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046fa:	4a4b      	ldr	r2, [pc, #300]	@ (8004828 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 80046fc:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004702:	2200      	movs	r2, #0
 8004704:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800470a:	2200      	movs	r2, #0
 800470c:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800471e:	689a      	ldr	r2, [r3, #8]
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	430a      	orrs	r2, r1
 8004728:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	3380      	adds	r3, #128	@ 0x80
 8004734:	4619      	mov	r1, r3
 8004736:	68ba      	ldr	r2, [r7, #8]
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	025b      	lsls	r3, r3, #9
 800473c:	089b      	lsrs	r3, r3, #2
 800473e:	f7fe fcc5 	bl	80030cc <HAL_DMA_Start_IT>
 8004742:	4603      	mov	r3, r0
 8004744:	2b00      	cmp	r3, #0
 8004746:	d017      	beq.n	8004778 <HAL_SD_ReadBlocks_DMA+0x108>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 8004756:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a33      	ldr	r2, [pc, #204]	@ (800482c <HAL_SD_ReadBlocks_DMA+0x1bc>)
 800475e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004764:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	2201      	movs	r2, #1
 8004770:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8004774:	2301      	movs	r3, #1
 8004776:	e050      	b.n	800481a <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8004778:	4b2d      	ldr	r3, [pc, #180]	@ (8004830 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800477a:	2201      	movs	r2, #1
 800477c:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004782:	2b01      	cmp	r3, #1
 8004784:	d002      	beq.n	800478c <HAL_SD_ReadBlocks_DMA+0x11c>
      {
        add *= 512U;
 8004786:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004788:	025b      	lsls	r3, r3, #9
 800478a:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800478c:	f04f 33ff 	mov.w	r3, #4294967295
 8004790:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	025b      	lsls	r3, r3, #9
 8004796:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8004798:	2390      	movs	r3, #144	@ 0x90
 800479a:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800479c:	2302      	movs	r3, #2
 800479e:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80047a0:	2300      	movs	r3, #0
 80047a2:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 80047a4:	2301      	movs	r3, #1
 80047a6:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f107 0210 	add.w	r2, r7, #16
 80047b0:	4611      	mov	r1, r2
 80047b2:	4618      	mov	r0, r3
 80047b4:	f003 f91d 	bl	80079f2 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	2b01      	cmp	r3, #1
 80047bc:	d90a      	bls.n	80047d4 <HAL_SD_ReadBlocks_DMA+0x164>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	2282      	movs	r2, #130	@ 0x82
 80047c2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80047ca:	4618      	mov	r0, r3
 80047cc:	f003 f981 	bl	8007ad2 <SDMMC_CmdReadMultiBlock>
 80047d0:	62f8      	str	r0, [r7, #44]	@ 0x2c
 80047d2:	e009      	b.n	80047e8 <HAL_SD_ReadBlocks_DMA+0x178>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	2281      	movs	r2, #129	@ 0x81
 80047d8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80047e0:	4618      	mov	r0, r3
 80047e2:	f003 f954 	bl	8007a8e <SDMMC_CmdReadSingleBlock>
 80047e6:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 80047e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d012      	beq.n	8004814 <HAL_SD_ReadBlocks_DMA+0x1a4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4a0e      	ldr	r2, [pc, #56]	@ (800482c <HAL_SD_ReadBlocks_DMA+0x1bc>)
 80047f4:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80047fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047fc:	431a      	orrs	r2, r3
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	2201      	movs	r2, #1
 8004806:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	2200      	movs	r2, #0
 800480e:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 8004810:	2301      	movs	r3, #1
 8004812:	e002      	b.n	800481a <HAL_SD_ReadBlocks_DMA+0x1aa>
      }

      return HAL_OK;
 8004814:	2300      	movs	r3, #0
 8004816:	e000      	b.n	800481a <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
  }
  else
  {
    return HAL_BUSY;
 8004818:	2302      	movs	r3, #2
  }
}
 800481a:	4618      	mov	r0, r3
 800481c:	3730      	adds	r7, #48	@ 0x30
 800481e:	46bd      	mov	sp, r7
 8004820:	bd80      	pop	{r7, pc}
 8004822:	bf00      	nop
 8004824:	0800525f 	.word	0x0800525f
 8004828:	080052d1 	.word	0x080052d1
 800482c:	004005ff 	.word	0x004005ff
 8004830:	4225858c 	.word	0x4225858c

08004834 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b08c      	sub	sp, #48	@ 0x30
 8004838:	af00      	add	r7, sp, #0
 800483a:	60f8      	str	r0, [r7, #12]
 800483c:	60b9      	str	r1, [r7, #8]
 800483e:	607a      	str	r2, [r7, #4]
 8004840:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8004846:	68bb      	ldr	r3, [r7, #8]
 8004848:	2b00      	cmp	r3, #0
 800484a:	d107      	bne.n	800485c <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004850:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8004858:	2301      	movs	r3, #1
 800485a:	e0c5      	b.n	80049e8 <HAL_SD_WriteBlocks_DMA+0x1b4>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004862:	b2db      	uxtb	r3, r3
 8004864:	2b01      	cmp	r3, #1
 8004866:	f040 80be 	bne.w	80049e6 <HAL_SD_WriteBlocks_DMA+0x1b2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	2200      	movs	r2, #0
 800486e:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8004870:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	441a      	add	r2, r3
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800487a:	429a      	cmp	r2, r3
 800487c:	d907      	bls.n	800488e <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004882:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800488a:	2301      	movs	r3, #1
 800488c:	e0ac      	b.n	80049e8 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	2203      	movs	r2, #3
 8004892:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	2200      	movs	r2, #0
 800489c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048a4:	68fa      	ldr	r2, [r7, #12]
 80048a6:	6812      	ldr	r2, [r2, #0]
 80048a8:	f443 7306 	orr.w	r3, r3, #536	@ 0x218
 80048ac:	f043 0302 	orr.w	r3, r3, #2
 80048b0:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048b6:	4a4e      	ldr	r2, [pc, #312]	@ (80049f0 <HAL_SD_WriteBlocks_DMA+0x1bc>)
 80048b8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048be:	4a4d      	ldr	r2, [pc, #308]	@ (80049f4 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 80048c0:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048c6:	2200      	movs	r2, #0
 80048c8:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048ce:	2b01      	cmp	r3, #1
 80048d0:	d002      	beq.n	80048d8 <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 80048d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048d4:	025b      	lsls	r3, r3, #9
 80048d6:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	2b01      	cmp	r3, #1
 80048dc:	d90a      	bls.n	80048f4 <HAL_SD_WriteBlocks_DMA+0xc0>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	22a0      	movs	r2, #160	@ 0xa0
 80048e2:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80048ea:	4618      	mov	r0, r3
 80048ec:	f003 f935 	bl	8007b5a <SDMMC_CmdWriteMultiBlock>
 80048f0:	62f8      	str	r0, [r7, #44]	@ 0x2c
 80048f2:	e009      	b.n	8004908 <HAL_SD_WriteBlocks_DMA+0xd4>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	2290      	movs	r2, #144	@ 0x90
 80048f8:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004900:	4618      	mov	r0, r3
 8004902:	f003 f908 	bl	8007b16 <SDMMC_CmdWriteSingleBlock>
 8004906:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8004908:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800490a:	2b00      	cmp	r3, #0
 800490c:	d012      	beq.n	8004934 <HAL_SD_WriteBlocks_DMA+0x100>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4a39      	ldr	r2, [pc, #228]	@ (80049f8 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8004914:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800491a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800491c:	431a      	orrs	r2, r3
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	2201      	movs	r2, #1
 8004926:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	2200      	movs	r2, #0
 800492e:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8004930:	2301      	movs	r3, #1
 8004932:	e059      	b.n	80049e8 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8004934:	4b31      	ldr	r3, [pc, #196]	@ (80049fc <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8004936:	2201      	movs	r2, #1
 8004938:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800493e:	2240      	movs	r2, #64	@ 0x40
 8004940:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004952:	689a      	ldr	r2, [r3, #8]
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	430a      	orrs	r2, r1
 800495c:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8004962:	68b9      	ldr	r1, [r7, #8]
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	3380      	adds	r3, #128	@ 0x80
 800496a:	461a      	mov	r2, r3
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	025b      	lsls	r3, r3, #9
 8004970:	089b      	lsrs	r3, r3, #2
 8004972:	f7fe fbab 	bl	80030cc <HAL_DMA_Start_IT>
 8004976:	4603      	mov	r3, r0
 8004978:	2b00      	cmp	r3, #0
 800497a:	d01c      	beq.n	80049b6 <HAL_SD_WriteBlocks_DMA+0x182>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004982:	68fa      	ldr	r2, [r7, #12]
 8004984:	6812      	ldr	r2, [r2, #0]
 8004986:	f423 7306 	bic.w	r3, r3, #536	@ 0x218
 800498a:	f023 0302 	bic.w	r3, r3, #2
 800498e:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a18      	ldr	r2, [pc, #96]	@ (80049f8 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8004996:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800499c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	2201      	movs	r2, #1
 80049a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	2200      	movs	r2, #0
 80049b0:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80049b2:	2301      	movs	r3, #1
 80049b4:	e018      	b.n	80049e8 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80049b6:	f04f 33ff 	mov.w	r3, #4294967295
 80049ba:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	025b      	lsls	r3, r3, #9
 80049c0:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80049c2:	2390      	movs	r3, #144	@ 0x90
 80049c4:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 80049c6:	2300      	movs	r3, #0
 80049c8:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80049ca:	2300      	movs	r3, #0
 80049cc:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 80049ce:	2301      	movs	r3, #1
 80049d0:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f107 0210 	add.w	r2, r7, #16
 80049da:	4611      	mov	r1, r2
 80049dc:	4618      	mov	r0, r3
 80049de:	f003 f808 	bl	80079f2 <SDIO_ConfigData>

      return HAL_OK;
 80049e2:	2300      	movs	r3, #0
 80049e4:	e000      	b.n	80049e8 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_BUSY;
 80049e6:	2302      	movs	r3, #2
  }
}
 80049e8:	4618      	mov	r0, r3
 80049ea:	3730      	adds	r7, #48	@ 0x30
 80049ec:	46bd      	mov	sp, r7
 80049ee:	bd80      	pop	{r7, pc}
 80049f0:	08005235 	.word	0x08005235
 80049f4:	080052d1 	.word	0x080052d1
 80049f8:	004005ff 	.word	0x004005ff
 80049fc:	4225858c 	.word	0x4225858c

08004a00 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b084      	sub	sp, #16
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a0c:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a14:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d008      	beq.n	8004a2e <HAL_SD_IRQHandler+0x2e>
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	f003 0308 	and.w	r3, r3, #8
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d003      	beq.n	8004a2e <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8004a26:	6878      	ldr	r0, [r7, #4]
 8004a28:	f001 f806 	bl	8005a38 <SD_Read_IT>
 8004a2c:	e165      	b.n	8004cfa <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	f000 808f 	beq.w	8004b5c <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004a46:	639a      	str	r2, [r3, #56]	@ 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a4e:	687a      	ldr	r2, [r7, #4]
 8004a50:	6812      	ldr	r2, [r2, #0]
 8004a52:	f423 4343 	bic.w	r3, r3, #49920	@ 0xc300
 8004a56:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 8004a5a:	63d3      	str	r3, [r2, #60]	@ 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f022 0201 	bic.w	r2, r2, #1
 8004a6a:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	f003 0308 	and.w	r3, r3, #8
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d039      	beq.n	8004aea <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	f003 0302 	and.w	r3, r3, #2
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d104      	bne.n	8004a8a <HAL_SD_IRQHandler+0x8a>
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	f003 0320 	and.w	r3, r3, #32
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d011      	beq.n	8004aae <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	4618      	mov	r0, r3
 8004a90:	f003 f886 	bl	8007ba0 <SDMMC_CmdStopTransfer>
 8004a94:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8004a96:	68bb      	ldr	r3, [r7, #8]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d008      	beq.n	8004aae <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	431a      	orrs	r2, r3
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8004aa8:	6878      	ldr	r0, [r7, #4]
 8004aaa:	f000 f92f 	bl	8004d0c <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f240 523a 	movw	r2, #1338	@ 0x53a
 8004ab6:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2201      	movs	r2, #1
 8004abc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	f003 0301 	and.w	r3, r3, #1
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d104      	bne.n	8004ada <HAL_SD_IRQHandler+0xda>
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	f003 0302 	and.w	r3, r3, #2
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d003      	beq.n	8004ae2 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8004ada:	6878      	ldr	r0, [r7, #4]
 8004adc:	f003 fcf4 	bl	80084c8 <HAL_SD_RxCpltCallback>
 8004ae0:	e10b      	b.n	8004cfa <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8004ae2:	6878      	ldr	r0, [r7, #4]
 8004ae4:	f003 fce6 	bl	80084b4 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004ae8:	e107      	b.n	8004cfa <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	f000 8102 	beq.w	8004cfa <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	f003 0320 	and.w	r3, r3, #32
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d011      	beq.n	8004b24 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	4618      	mov	r0, r3
 8004b06:	f003 f84b 	bl	8007ba0 <SDMMC_CmdStopTransfer>
 8004b0a:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8004b0c:	68bb      	ldr	r3, [r7, #8]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d008      	beq.n	8004b24 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b16:	68bb      	ldr	r3, [r7, #8]
 8004b18:	431a      	orrs	r2, r3
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 8004b1e:	6878      	ldr	r0, [r7, #4]
 8004b20:	f000 f8f4 	bl	8004d0c <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	f003 0301 	and.w	r3, r3, #1
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	f040 80e5 	bne.w	8004cfa <HAL_SD_IRQHandler+0x2fa>
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	f003 0302 	and.w	r3, r3, #2
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	f040 80df 	bne.w	8004cfa <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f022 0208 	bic.w	r2, r2, #8
 8004b4a:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2201      	movs	r2, #1
 8004b50:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 8004b54:	6878      	ldr	r0, [r7, #4]
 8004b56:	f003 fcad 	bl	80084b4 <HAL_SD_TxCpltCallback>
}
 8004b5a:	e0ce      	b.n	8004cfa <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d008      	beq.n	8004b7c <HAL_SD_IRQHandler+0x17c>
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	f003 0308 	and.w	r3, r3, #8
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d003      	beq.n	8004b7c <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8004b74:	6878      	ldr	r0, [r7, #4]
 8004b76:	f000 ffb0 	bl	8005ada <SD_Write_IT>
 8004b7a:	e0be      	b.n	8004cfa <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004b82:	f240 233a 	movw	r3, #570	@ 0x23a
 8004b86:	4013      	ands	r3, r2
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	f000 80b6 	beq.w	8004cfa <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b94:	f003 0302 	and.w	r3, r3, #2
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d005      	beq.n	8004ba8 <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ba0:	f043 0202 	orr.w	r2, r3, #2
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bae:	f003 0308 	and.w	r3, r3, #8
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d005      	beq.n	8004bc2 <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bba:	f043 0208 	orr.w	r2, r3, #8
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bc8:	f003 0320 	and.w	r3, r3, #32
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d005      	beq.n	8004bdc <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bd4:	f043 0220 	orr.w	r2, r3, #32
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004be2:	f003 0310 	and.w	r3, r3, #16
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d005      	beq.n	8004bf6 <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bee:	f043 0210 	orr.w	r2, r3, #16
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bfc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d005      	beq.n	8004c10 <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c08:	f043 0208 	orr.w	r2, r3, #8
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f240 723a 	movw	r2, #1850	@ 0x73a
 8004c18:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c20:	687a      	ldr	r2, [r7, #4]
 8004c22:	6812      	ldr	r2, [r2, #0]
 8004c24:	f423 734e 	bic.w	r3, r3, #824	@ 0x338
 8004c28:	f023 0302 	bic.w	r3, r3, #2
 8004c2c:	63d3      	str	r3, [r2, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4618      	mov	r0, r3
 8004c34:	f002 ffb4 	bl	8007ba0 <SDMMC_CmdStopTransfer>
 8004c38:	4602      	mov	r2, r0
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c3e:	431a      	orrs	r2, r3
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	f003 0308 	and.w	r3, r3, #8
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d00a      	beq.n	8004c64 <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2201      	movs	r2, #1
 8004c52:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2200      	movs	r2, #0
 8004c5a:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 8004c5c:	6878      	ldr	r0, [r7, #4]
 8004c5e:	f000 f855 	bl	8004d0c <HAL_SD_ErrorCallback>
}
 8004c62:	e04a      	b.n	8004cfa <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d045      	beq.n	8004cfa <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	f003 0310 	and.w	r3, r3, #16
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d104      	bne.n	8004c82 <HAL_SD_IRQHandler+0x282>
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	f003 0320 	and.w	r3, r3, #32
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d011      	beq.n	8004ca6 <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c86:	4a1f      	ldr	r2, [pc, #124]	@ (8004d04 <HAL_SD_IRQHandler+0x304>)
 8004c88:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c8e:	4618      	mov	r0, r3
 8004c90:	f7fe fae4 	bl	800325c <HAL_DMA_Abort_IT>
 8004c94:	4603      	mov	r3, r0
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d02f      	beq.n	8004cfa <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	f000 fb68 	bl	8005374 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8004ca4:	e029      	b.n	8004cfa <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	f003 0301 	and.w	r3, r3, #1
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d104      	bne.n	8004cba <HAL_SD_IRQHandler+0x2ba>
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	f003 0302 	and.w	r3, r3, #2
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d011      	beq.n	8004cde <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cbe:	4a12      	ldr	r2, [pc, #72]	@ (8004d08 <HAL_SD_IRQHandler+0x308>)
 8004cc0:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	f7fe fac8 	bl	800325c <HAL_DMA_Abort_IT>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d013      	beq.n	8004cfa <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	f000 fb83 	bl	80053e2 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8004cdc:	e00d      	b.n	8004cfa <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2200      	movs	r2, #0
 8004cf0:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 8004cf2:	6878      	ldr	r0, [r7, #4]
 8004cf4:	f003 fbd4 	bl	80084a0 <HAL_SD_AbortCallback>
}
 8004cf8:	e7ff      	b.n	8004cfa <HAL_SD_IRQHandler+0x2fa>
 8004cfa:	bf00      	nop
 8004cfc:	3710      	adds	r7, #16
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	bd80      	pop	{r7, pc}
 8004d02:	bf00      	nop
 8004d04:	08005375 	.word	0x08005375
 8004d08:	080053e3 	.word	0x080053e3

08004d0c <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	b083      	sub	sp, #12
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8004d14:	bf00      	nop
 8004d16:	370c      	adds	r7, #12
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1e:	4770      	bx	lr

08004d20 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8004d20:	b480      	push	{r7}
 8004d22:	b083      	sub	sp, #12
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
 8004d28:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004d2e:	0f9b      	lsrs	r3, r3, #30
 8004d30:	b2da      	uxtb	r2, r3
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004d3a:	0e9b      	lsrs	r3, r3, #26
 8004d3c:	b2db      	uxtb	r3, r3
 8004d3e:	f003 030f 	and.w	r3, r3, #15
 8004d42:	b2da      	uxtb	r2, r3
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004d4c:	0e1b      	lsrs	r3, r3, #24
 8004d4e:	b2db      	uxtb	r3, r3
 8004d50:	f003 0303 	and.w	r3, r3, #3
 8004d54:	b2da      	uxtb	r2, r3
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004d5e:	0c1b      	lsrs	r3, r3, #16
 8004d60:	b2da      	uxtb	r2, r3
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004d6a:	0a1b      	lsrs	r3, r3, #8
 8004d6c:	b2da      	uxtb	r2, r3
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004d76:	b2da      	uxtb	r2, r3
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004d80:	0d1b      	lsrs	r3, r3, #20
 8004d82:	b29a      	uxth	r2, r3
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004d8c:	0c1b      	lsrs	r3, r3, #16
 8004d8e:	b2db      	uxtb	r3, r3
 8004d90:	f003 030f 	and.w	r3, r3, #15
 8004d94:	b2da      	uxtb	r2, r3
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004d9e:	0bdb      	lsrs	r3, r3, #15
 8004da0:	b2db      	uxtb	r3, r3
 8004da2:	f003 0301 	and.w	r3, r3, #1
 8004da6:	b2da      	uxtb	r2, r3
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004db0:	0b9b      	lsrs	r3, r3, #14
 8004db2:	b2db      	uxtb	r3, r3
 8004db4:	f003 0301 	and.w	r3, r3, #1
 8004db8:	b2da      	uxtb	r2, r3
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004dc2:	0b5b      	lsrs	r3, r3, #13
 8004dc4:	b2db      	uxtb	r3, r3
 8004dc6:	f003 0301 	and.w	r3, r3, #1
 8004dca:	b2da      	uxtb	r2, r3
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004dd4:	0b1b      	lsrs	r3, r3, #12
 8004dd6:	b2db      	uxtb	r3, r3
 8004dd8:	f003 0301 	and.w	r3, r3, #1
 8004ddc:	b2da      	uxtb	r2, r3
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	2200      	movs	r2, #0
 8004de6:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d163      	bne.n	8004eb8 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004df4:	009a      	lsls	r2, r3, #2
 8004df6:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004dfa:	4013      	ands	r3, r2
 8004dfc:	687a      	ldr	r2, [r7, #4]
 8004dfe:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 8004e00:	0f92      	lsrs	r2, r2, #30
 8004e02:	431a      	orrs	r2, r3
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e0c:	0edb      	lsrs	r3, r3, #27
 8004e0e:	b2db      	uxtb	r3, r3
 8004e10:	f003 0307 	and.w	r3, r3, #7
 8004e14:	b2da      	uxtb	r2, r3
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e1e:	0e1b      	lsrs	r3, r3, #24
 8004e20:	b2db      	uxtb	r3, r3
 8004e22:	f003 0307 	and.w	r3, r3, #7
 8004e26:	b2da      	uxtb	r2, r3
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e30:	0d5b      	lsrs	r3, r3, #21
 8004e32:	b2db      	uxtb	r3, r3
 8004e34:	f003 0307 	and.w	r3, r3, #7
 8004e38:	b2da      	uxtb	r2, r3
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e42:	0c9b      	lsrs	r3, r3, #18
 8004e44:	b2db      	uxtb	r3, r3
 8004e46:	f003 0307 	and.w	r3, r3, #7
 8004e4a:	b2da      	uxtb	r2, r3
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e54:	0bdb      	lsrs	r3, r3, #15
 8004e56:	b2db      	uxtb	r3, r3
 8004e58:	f003 0307 	and.w	r3, r3, #7
 8004e5c:	b2da      	uxtb	r2, r3
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	691b      	ldr	r3, [r3, #16]
 8004e66:	1c5a      	adds	r2, r3, #1
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	7e1b      	ldrb	r3, [r3, #24]
 8004e70:	b2db      	uxtb	r3, r3
 8004e72:	f003 0307 	and.w	r3, r3, #7
 8004e76:	3302      	adds	r3, #2
 8004e78:	2201      	movs	r2, #1
 8004e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e7e:	687a      	ldr	r2, [r7, #4]
 8004e80:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004e82:	fb03 f202 	mul.w	r2, r3, r2
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	7a1b      	ldrb	r3, [r3, #8]
 8004e8e:	b2db      	uxtb	r3, r3
 8004e90:	f003 030f 	and.w	r3, r3, #15
 8004e94:	2201      	movs	r2, #1
 8004e96:	409a      	lsls	r2, r3
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ea0:	687a      	ldr	r2, [r7, #4]
 8004ea2:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8004ea4:	0a52      	lsrs	r2, r2, #9
 8004ea6:	fb03 f202 	mul.w	r2, r3, r2
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004eb4:	661a      	str	r2, [r3, #96]	@ 0x60
 8004eb6:	e031      	b.n	8004f1c <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ebc:	2b01      	cmp	r3, #1
 8004ebe:	d11d      	bne.n	8004efc <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004ec4:	041b      	lsls	r3, r3, #16
 8004ec6:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004ece:	0c1b      	lsrs	r3, r3, #16
 8004ed0:	431a      	orrs	r2, r3
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	691b      	ldr	r3, [r3, #16]
 8004eda:	3301      	adds	r3, #1
 8004edc:	029a      	lsls	r2, r3, #10
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004ef0:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	661a      	str	r2, [r3, #96]	@ 0x60
 8004efa:	e00f      	b.n	8004f1c <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4a58      	ldr	r2, [pc, #352]	@ (8005064 <HAL_SD_GetCardCSD+0x344>)
 8004f02:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f08:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2201      	movs	r2, #1
 8004f14:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8004f18:	2301      	movs	r3, #1
 8004f1a:	e09d      	b.n	8005058 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004f20:	0b9b      	lsrs	r3, r3, #14
 8004f22:	b2db      	uxtb	r3, r3
 8004f24:	f003 0301 	and.w	r3, r3, #1
 8004f28:	b2da      	uxtb	r2, r3
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004f32:	09db      	lsrs	r3, r3, #7
 8004f34:	b2db      	uxtb	r3, r3
 8004f36:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004f3a:	b2da      	uxtb	r2, r3
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004f44:	b2db      	uxtb	r3, r3
 8004f46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004f4a:	b2da      	uxtb	r2, r3
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f54:	0fdb      	lsrs	r3, r3, #31
 8004f56:	b2da      	uxtb	r2, r3
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f60:	0f5b      	lsrs	r3, r3, #29
 8004f62:	b2db      	uxtb	r3, r3
 8004f64:	f003 0303 	and.w	r3, r3, #3
 8004f68:	b2da      	uxtb	r2, r3
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f72:	0e9b      	lsrs	r3, r3, #26
 8004f74:	b2db      	uxtb	r3, r3
 8004f76:	f003 0307 	and.w	r3, r3, #7
 8004f7a:	b2da      	uxtb	r2, r3
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f84:	0d9b      	lsrs	r3, r3, #22
 8004f86:	b2db      	uxtb	r3, r3
 8004f88:	f003 030f 	and.w	r3, r3, #15
 8004f8c:	b2da      	uxtb	r2, r3
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f96:	0d5b      	lsrs	r3, r3, #21
 8004f98:	b2db      	uxtb	r3, r3
 8004f9a:	f003 0301 	and.w	r3, r3, #1
 8004f9e:	b2da      	uxtb	r2, r3
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fb2:	0c1b      	lsrs	r3, r3, #16
 8004fb4:	b2db      	uxtb	r3, r3
 8004fb6:	f003 0301 	and.w	r3, r3, #1
 8004fba:	b2da      	uxtb	r2, r3
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fc6:	0bdb      	lsrs	r3, r3, #15
 8004fc8:	b2db      	uxtb	r3, r3
 8004fca:	f003 0301 	and.w	r3, r3, #1
 8004fce:	b2da      	uxtb	r2, r3
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fda:	0b9b      	lsrs	r3, r3, #14
 8004fdc:	b2db      	uxtb	r3, r3
 8004fde:	f003 0301 	and.w	r3, r3, #1
 8004fe2:	b2da      	uxtb	r2, r3
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fee:	0b5b      	lsrs	r3, r3, #13
 8004ff0:	b2db      	uxtb	r3, r3
 8004ff2:	f003 0301 	and.w	r3, r3, #1
 8004ff6:	b2da      	uxtb	r2, r3
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005002:	0b1b      	lsrs	r3, r3, #12
 8005004:	b2db      	uxtb	r3, r3
 8005006:	f003 0301 	and.w	r3, r3, #1
 800500a:	b2da      	uxtb	r2, r3
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005016:	0a9b      	lsrs	r3, r3, #10
 8005018:	b2db      	uxtb	r3, r3
 800501a:	f003 0303 	and.w	r3, r3, #3
 800501e:	b2da      	uxtb	r2, r3
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800502a:	0a1b      	lsrs	r3, r3, #8
 800502c:	b2db      	uxtb	r3, r3
 800502e:	f003 0303 	and.w	r3, r3, #3
 8005032:	b2da      	uxtb	r2, r3
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800503e:	085b      	lsrs	r3, r3, #1
 8005040:	b2db      	uxtb	r3, r3
 8005042:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005046:	b2da      	uxtb	r2, r3
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	2201      	movs	r2, #1
 8005052:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8005056:	2300      	movs	r3, #0
}
 8005058:	4618      	mov	r0, r3
 800505a:	370c      	adds	r7, #12
 800505c:	46bd      	mov	sp, r7
 800505e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005062:	4770      	bx	lr
 8005064:	004005ff 	.word	0x004005ff

08005068 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8005068:	b480      	push	{r7}
 800506a:	b083      	sub	sp, #12
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
 8005070:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 80050b2:	2300      	movs	r3, #0
}
 80050b4:	4618      	mov	r0, r3
 80050b6:	370c      	adds	r7, #12
 80050b8:	46bd      	mov	sp, r7
 80050ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050be:	4770      	bx	lr

080050c0 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 80050c0:	b5b0      	push	{r4, r5, r7, lr}
 80050c2:	b08e      	sub	sp, #56	@ 0x38
 80050c4:	af04      	add	r7, sp, #16
 80050c6:	6078      	str	r0, [r7, #4]
 80050c8:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 80050ca:	2300      	movs	r3, #0
 80050cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2203      	movs	r2, #3
 80050d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050dc:	2b03      	cmp	r3, #3
 80050de:	d02e      	beq.n	800513e <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050e6:	d106      	bne.n	80050f6 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050ec:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	639a      	str	r2, [r3, #56]	@ 0x38
 80050f4:	e029      	b.n	800514a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80050fc:	d10a      	bne.n	8005114 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 80050fe:	6878      	ldr	r0, [r7, #4]
 8005100:	f000 fb2a 	bl	8005758 <SD_WideBus_Enable>
 8005104:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800510a:	6a3b      	ldr	r3, [r7, #32]
 800510c:	431a      	orrs	r2, r3
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	639a      	str	r2, [r3, #56]	@ 0x38
 8005112:	e01a      	b.n	800514a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d10a      	bne.n	8005130 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800511a:	6878      	ldr	r0, [r7, #4]
 800511c:	f000 fb67 	bl	80057ee <SD_WideBus_Disable>
 8005120:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005126:	6a3b      	ldr	r3, [r7, #32]
 8005128:	431a      	orrs	r2, r3
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	639a      	str	r2, [r3, #56]	@ 0x38
 800512e:	e00c      	b.n	800514a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005134:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	639a      	str	r2, [r3, #56]	@ 0x38
 800513c:	e005      	b.n	800514a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005142:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800514e:	2b00      	cmp	r3, #0
 8005150:	d00b      	beq.n	800516a <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4a26      	ldr	r2, [pc, #152]	@ (80051f0 <HAL_SD_ConfigWideBusOperation+0x130>)
 8005158:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2201      	movs	r2, #1
 800515e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 8005162:	2301      	movs	r3, #1
 8005164:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8005168:	e01f      	b.n	80051aa <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	685b      	ldr	r3, [r3, #4]
 800516e:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	689b      	ldr	r3, [r3, #8]
 8005174:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	68db      	ldr	r3, [r3, #12]
 800517a:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	695b      	ldr	r3, [r3, #20]
 8005184:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	699b      	ldr	r3, [r3, #24]
 800518a:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681d      	ldr	r5, [r3, #0]
 8005190:	466c      	mov	r4, sp
 8005192:	f107 0314 	add.w	r3, r7, #20
 8005196:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800519a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800519e:	f107 0308 	add.w	r3, r7, #8
 80051a2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80051a4:	4628      	mov	r0, r5
 80051a6:	f002 fb75 	bl	8007894 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80051b2:	4618      	mov	r0, r3
 80051b4:	f002 fc49 	bl	8007a4a <SDMMC_CmdBlockLength>
 80051b8:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80051ba:	6a3b      	ldr	r3, [r7, #32]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d00c      	beq.n	80051da <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4a0a      	ldr	r2, [pc, #40]	@ (80051f0 <HAL_SD_ConfigWideBusOperation+0x130>)
 80051c6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80051cc:	6a3b      	ldr	r3, [r7, #32]
 80051ce:	431a      	orrs	r2, r3
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 80051d4:	2301      	movs	r3, #1
 80051d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2201      	movs	r2, #1
 80051de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 80051e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80051e6:	4618      	mov	r0, r3
 80051e8:	3728      	adds	r7, #40	@ 0x28
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bdb0      	pop	{r4, r5, r7, pc}
 80051ee:	bf00      	nop
 80051f0:	004005ff 	.word	0x004005ff

080051f4 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b086      	sub	sp, #24
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 80051fc:	2300      	movs	r3, #0
 80051fe:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8005200:	f107 030c 	add.w	r3, r7, #12
 8005204:	4619      	mov	r1, r3
 8005206:	6878      	ldr	r0, [r7, #4]
 8005208:	f000 fa7e 	bl	8005708 <SD_SendStatus>
 800520c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d005      	beq.n	8005220 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005218:	697b      	ldr	r3, [r7, #20]
 800521a:	431a      	orrs	r2, r3
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	0a5b      	lsrs	r3, r3, #9
 8005224:	f003 030f 	and.w	r3, r3, #15
 8005228:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800522a:	693b      	ldr	r3, [r7, #16]
}
 800522c:	4618      	mov	r0, r3
 800522e:	3718      	adds	r7, #24
 8005230:	46bd      	mov	sp, r7
 8005232:	bd80      	pop	{r7, pc}

08005234 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005234:	b480      	push	{r7}
 8005236:	b085      	sub	sp, #20
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005240:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005250:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8005252:	bf00      	nop
 8005254:	3714      	adds	r7, #20
 8005256:	46bd      	mov	sp, r7
 8005258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525c:	4770      	bx	lr

0800525e <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800525e:	b580      	push	{r7, lr}
 8005260:	b084      	sub	sp, #16
 8005262:	af00      	add	r7, sp, #0
 8005264:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800526a:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005270:	2b82      	cmp	r3, #130	@ 0x82
 8005272:	d111      	bne.n	8005298 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4618      	mov	r0, r3
 800527a:	f002 fc91 	bl	8007ba0 <SDMMC_CmdStopTransfer>
 800527e:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005280:	68bb      	ldr	r3, [r7, #8]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d008      	beq.n	8005298 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800528a:	68bb      	ldr	r3, [r7, #8]
 800528c:	431a      	orrs	r2, r3
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8005292:	68f8      	ldr	r0, [r7, #12]
 8005294:	f7ff fd3a 	bl	8004d0c <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f022 0208 	bic.w	r2, r2, #8
 80052a6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f240 523a 	movw	r2, #1338	@ 0x53a
 80052b0:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	2201      	movs	r2, #1
 80052b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	2200      	movs	r2, #0
 80052be:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 80052c0:	68f8      	ldr	r0, [r7, #12]
 80052c2:	f003 f901 	bl	80084c8 <HAL_SD_RxCpltCallback>
#endif
}
 80052c6:	bf00      	nop
 80052c8:	3710      	adds	r7, #16
 80052ca:	46bd      	mov	sp, r7
 80052cc:	bd80      	pop	{r7, pc}
	...

080052d0 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b086      	sub	sp, #24
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052dc:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80052de:	6878      	ldr	r0, [r7, #4]
 80052e0:	f7fe f968 	bl	80035b4 <HAL_DMA_GetError>
 80052e4:	4603      	mov	r3, r0
 80052e6:	2b02      	cmp	r3, #2
 80052e8:	d03e      	beq.n	8005368 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 80052ea:	697b      	ldr	r3, [r7, #20]
 80052ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052f0:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 80052f2:	697b      	ldr	r3, [r7, #20]
 80052f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052f8:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 80052fa:	693b      	ldr	r3, [r7, #16]
 80052fc:	2b01      	cmp	r3, #1
 80052fe:	d002      	beq.n	8005306 <SD_DMAError+0x36>
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	2b01      	cmp	r3, #1
 8005304:	d12d      	bne.n	8005362 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005306:	697b      	ldr	r3, [r7, #20]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	4a19      	ldr	r2, [pc, #100]	@ (8005370 <SD_DMAError+0xa0>)
 800530c:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800530e:	697b      	ldr	r3, [r7, #20]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005314:	697b      	ldr	r3, [r7, #20]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800531c:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800531e:	697b      	ldr	r3, [r7, #20]
 8005320:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005322:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005326:	697b      	ldr	r3, [r7, #20]
 8005328:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800532a:	6978      	ldr	r0, [r7, #20]
 800532c:	f7ff ff62 	bl	80051f4 <HAL_SD_GetCardState>
 8005330:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8005332:	68bb      	ldr	r3, [r7, #8]
 8005334:	2b06      	cmp	r3, #6
 8005336:	d002      	beq.n	800533e <SD_DMAError+0x6e>
 8005338:	68bb      	ldr	r3, [r7, #8]
 800533a:	2b05      	cmp	r3, #5
 800533c:	d10a      	bne.n	8005354 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800533e:	697b      	ldr	r3, [r7, #20]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	4618      	mov	r0, r3
 8005344:	f002 fc2c 	bl	8007ba0 <SDMMC_CmdStopTransfer>
 8005348:	4602      	mov	r2, r0
 800534a:	697b      	ldr	r3, [r7, #20]
 800534c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800534e:	431a      	orrs	r2, r3
 8005350:	697b      	ldr	r3, [r7, #20]
 8005352:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8005354:	697b      	ldr	r3, [r7, #20]
 8005356:	2201      	movs	r2, #1
 8005358:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800535c:	697b      	ldr	r3, [r7, #20]
 800535e:	2200      	movs	r2, #0
 8005360:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8005362:	6978      	ldr	r0, [r7, #20]
 8005364:	f7ff fcd2 	bl	8004d0c <HAL_SD_ErrorCallback>
#endif
  }
}
 8005368:	bf00      	nop
 800536a:	3718      	adds	r7, #24
 800536c:	46bd      	mov	sp, r7
 800536e:	bd80      	pop	{r7, pc}
 8005370:	004005ff 	.word	0x004005ff

08005374 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b084      	sub	sp, #16
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005380:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f240 523a 	movw	r2, #1338	@ 0x53a
 800538a:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800538c:	68f8      	ldr	r0, [r7, #12]
 800538e:	f7ff ff31 	bl	80051f4 <HAL_SD_GetCardState>
 8005392:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	2201      	movs	r2, #1
 8005398:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	2200      	movs	r2, #0
 80053a0:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80053a2:	68bb      	ldr	r3, [r7, #8]
 80053a4:	2b06      	cmp	r3, #6
 80053a6:	d002      	beq.n	80053ae <SD_DMATxAbort+0x3a>
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	2b05      	cmp	r3, #5
 80053ac:	d10a      	bne.n	80053c4 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	4618      	mov	r0, r3
 80053b4:	f002 fbf4 	bl	8007ba0 <SDMMC_CmdStopTransfer>
 80053b8:	4602      	mov	r2, r0
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053be:	431a      	orrs	r2, r3
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d103      	bne.n	80053d4 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80053cc:	68f8      	ldr	r0, [r7, #12]
 80053ce:	f003 f867 	bl	80084a0 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80053d2:	e002      	b.n	80053da <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80053d4:	68f8      	ldr	r0, [r7, #12]
 80053d6:	f7ff fc99 	bl	8004d0c <HAL_SD_ErrorCallback>
}
 80053da:	bf00      	nop
 80053dc:	3710      	adds	r7, #16
 80053de:	46bd      	mov	sp, r7
 80053e0:	bd80      	pop	{r7, pc}

080053e2 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 80053e2:	b580      	push	{r7, lr}
 80053e4:	b084      	sub	sp, #16
 80053e6:	af00      	add	r7, sp, #0
 80053e8:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053ee:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f240 523a 	movw	r2, #1338	@ 0x53a
 80053f8:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80053fa:	68f8      	ldr	r0, [r7, #12]
 80053fc:	f7ff fefa 	bl	80051f4 <HAL_SD_GetCardState>
 8005400:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	2201      	movs	r2, #1
 8005406:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	2200      	movs	r2, #0
 800540e:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8005410:	68bb      	ldr	r3, [r7, #8]
 8005412:	2b06      	cmp	r3, #6
 8005414:	d002      	beq.n	800541c <SD_DMARxAbort+0x3a>
 8005416:	68bb      	ldr	r3, [r7, #8]
 8005418:	2b05      	cmp	r3, #5
 800541a:	d10a      	bne.n	8005432 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	4618      	mov	r0, r3
 8005422:	f002 fbbd 	bl	8007ba0 <SDMMC_CmdStopTransfer>
 8005426:	4602      	mov	r2, r0
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800542c:	431a      	orrs	r2, r3
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005436:	2b00      	cmp	r3, #0
 8005438:	d103      	bne.n	8005442 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800543a:	68f8      	ldr	r0, [r7, #12]
 800543c:	f003 f830 	bl	80084a0 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8005440:	e002      	b.n	8005448 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8005442:	68f8      	ldr	r0, [r7, #12]
 8005444:	f7ff fc62 	bl	8004d0c <HAL_SD_ErrorCallback>
}
 8005448:	bf00      	nop
 800544a:	3710      	adds	r7, #16
 800544c:	46bd      	mov	sp, r7
 800544e:	bd80      	pop	{r7, pc}

08005450 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8005450:	b5b0      	push	{r4, r5, r7, lr}
 8005452:	b094      	sub	sp, #80	@ 0x50
 8005454:	af04      	add	r7, sp, #16
 8005456:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8005458:	2301      	movs	r3, #1
 800545a:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	4618      	mov	r0, r3
 8005462:	f002 fa6e 	bl	8007942 <SDIO_GetPowerState>
 8005466:	4603      	mov	r3, r0
 8005468:	2b00      	cmp	r3, #0
 800546a:	d102      	bne.n	8005472 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800546c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8005470:	e0b8      	b.n	80055e4 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005476:	2b03      	cmp	r3, #3
 8005478:	d02f      	beq.n	80054da <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	4618      	mov	r0, r3
 8005480:	f002 fc98 	bl	8007db4 <SDMMC_CmdSendCID>
 8005484:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005486:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005488:	2b00      	cmp	r3, #0
 800548a:	d001      	beq.n	8005490 <SD_InitCard+0x40>
    {
      return errorstate;
 800548c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800548e:	e0a9      	b.n	80055e4 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	2100      	movs	r1, #0
 8005496:	4618      	mov	r0, r3
 8005498:	f002 fa98 	bl	80079cc <SDIO_GetResponse>
 800549c:	4602      	mov	r2, r0
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	2104      	movs	r1, #4
 80054a8:	4618      	mov	r0, r3
 80054aa:	f002 fa8f 	bl	80079cc <SDIO_GetResponse>
 80054ae:	4602      	mov	r2, r0
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	2108      	movs	r1, #8
 80054ba:	4618      	mov	r0, r3
 80054bc:	f002 fa86 	bl	80079cc <SDIO_GetResponse>
 80054c0:	4602      	mov	r2, r0
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	210c      	movs	r1, #12
 80054cc:	4618      	mov	r0, r3
 80054ce:	f002 fa7d 	bl	80079cc <SDIO_GetResponse>
 80054d2:	4602      	mov	r2, r0
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054de:	2b03      	cmp	r3, #3
 80054e0:	d00d      	beq.n	80054fe <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f107 020e 	add.w	r2, r7, #14
 80054ea:	4611      	mov	r1, r2
 80054ec:	4618      	mov	r0, r3
 80054ee:	f002 fc9e 	bl	8007e2e <SDMMC_CmdSetRelAdd>
 80054f2:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80054f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d001      	beq.n	80054fe <SD_InitCard+0xae>
    {
      return errorstate;
 80054fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054fc:	e072      	b.n	80055e4 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005502:	2b03      	cmp	r3, #3
 8005504:	d036      	beq.n	8005574 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8005506:	89fb      	ldrh	r3, [r7, #14]
 8005508:	461a      	mov	r2, r3
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681a      	ldr	r2, [r3, #0]
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005516:	041b      	lsls	r3, r3, #16
 8005518:	4619      	mov	r1, r3
 800551a:	4610      	mov	r0, r2
 800551c:	f002 fc68 	bl	8007df0 <SDMMC_CmdSendCSD>
 8005520:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005522:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005524:	2b00      	cmp	r3, #0
 8005526:	d001      	beq.n	800552c <SD_InitCard+0xdc>
    {
      return errorstate;
 8005528:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800552a:	e05b      	b.n	80055e4 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	2100      	movs	r1, #0
 8005532:	4618      	mov	r0, r3
 8005534:	f002 fa4a 	bl	80079cc <SDIO_GetResponse>
 8005538:	4602      	mov	r2, r0
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	2104      	movs	r1, #4
 8005544:	4618      	mov	r0, r3
 8005546:	f002 fa41 	bl	80079cc <SDIO_GetResponse>
 800554a:	4602      	mov	r2, r0
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	2108      	movs	r1, #8
 8005556:	4618      	mov	r0, r3
 8005558:	f002 fa38 	bl	80079cc <SDIO_GetResponse>
 800555c:	4602      	mov	r2, r0
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	210c      	movs	r1, #12
 8005568:	4618      	mov	r0, r3
 800556a:	f002 fa2f 	bl	80079cc <SDIO_GetResponse>
 800556e:	4602      	mov	r2, r0
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	2104      	movs	r1, #4
 800557a:	4618      	mov	r0, r3
 800557c:	f002 fa26 	bl	80079cc <SDIO_GetResponse>
 8005580:	4603      	mov	r3, r0
 8005582:	0d1a      	lsrs	r2, r3, #20
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8005588:	f107 0310 	add.w	r3, r7, #16
 800558c:	4619      	mov	r1, r3
 800558e:	6878      	ldr	r0, [r7, #4]
 8005590:	f7ff fbc6 	bl	8004d20 <HAL_SD_GetCardCSD>
 8005594:	4603      	mov	r3, r0
 8005596:	2b00      	cmp	r3, #0
 8005598:	d002      	beq.n	80055a0 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800559a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800559e:	e021      	b.n	80055e4 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6819      	ldr	r1, [r3, #0]
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055a8:	041b      	lsls	r3, r3, #16
 80055aa:	2200      	movs	r2, #0
 80055ac:	461c      	mov	r4, r3
 80055ae:	4615      	mov	r5, r2
 80055b0:	4622      	mov	r2, r4
 80055b2:	462b      	mov	r3, r5
 80055b4:	4608      	mov	r0, r1
 80055b6:	f002 fb15 	bl	8007be4 <SDMMC_CmdSelDesel>
 80055ba:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 80055bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d001      	beq.n	80055c6 <SD_InitCard+0x176>
  {
    return errorstate;
 80055c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055c4:	e00e      	b.n	80055e4 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681d      	ldr	r5, [r3, #0]
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	466c      	mov	r4, sp
 80055ce:	f103 0210 	add.w	r2, r3, #16
 80055d2:	ca07      	ldmia	r2, {r0, r1, r2}
 80055d4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80055d8:	3304      	adds	r3, #4
 80055da:	cb0e      	ldmia	r3, {r1, r2, r3}
 80055dc:	4628      	mov	r0, r5
 80055de:	f002 f959 	bl	8007894 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80055e2:	2300      	movs	r3, #0
}
 80055e4:	4618      	mov	r0, r3
 80055e6:	3740      	adds	r7, #64	@ 0x40
 80055e8:	46bd      	mov	sp, r7
 80055ea:	bdb0      	pop	{r4, r5, r7, pc}

080055ec <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b086      	sub	sp, #24
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80055f4:	2300      	movs	r3, #0
 80055f6:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 80055f8:	2300      	movs	r3, #0
 80055fa:	617b      	str	r3, [r7, #20]
 80055fc:	2300      	movs	r3, #0
 80055fe:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4618      	mov	r0, r3
 8005606:	f002 fb10 	bl	8007c2a <SDMMC_CmdGoIdleState>
 800560a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d001      	beq.n	8005616 <SD_PowerON+0x2a>
  {
    return errorstate;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	e072      	b.n	80056fc <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	4618      	mov	r0, r3
 800561c:	f002 fb23 	bl	8007c66 <SDMMC_CmdOperCond>
 8005620:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d00d      	beq.n	8005644 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2200      	movs	r2, #0
 800562c:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	4618      	mov	r0, r3
 8005634:	f002 faf9 	bl	8007c2a <SDMMC_CmdGoIdleState>
 8005638:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	2b00      	cmp	r3, #0
 800563e:	d004      	beq.n	800564a <SD_PowerON+0x5e>
    {
      return errorstate;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	e05b      	b.n	80056fc <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2201      	movs	r2, #1
 8005648:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800564e:	2b01      	cmp	r3, #1
 8005650:	d137      	bne.n	80056c2 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	2100      	movs	r1, #0
 8005658:	4618      	mov	r0, r3
 800565a:	f002 fb23 	bl	8007ca4 <SDMMC_CmdAppCommand>
 800565e:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d02d      	beq.n	80056c2 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005666:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800566a:	e047      	b.n	80056fc <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	2100      	movs	r1, #0
 8005672:	4618      	mov	r0, r3
 8005674:	f002 fb16 	bl	8007ca4 <SDMMC_CmdAppCommand>
 8005678:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d001      	beq.n	8005684 <SD_PowerON+0x98>
    {
      return errorstate;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	e03b      	b.n	80056fc <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	491e      	ldr	r1, [pc, #120]	@ (8005704 <SD_PowerON+0x118>)
 800568a:	4618      	mov	r0, r3
 800568c:	f002 fb2c 	bl	8007ce8 <SDMMC_CmdAppOperCommand>
 8005690:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d002      	beq.n	800569e <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005698:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800569c:	e02e      	b.n	80056fc <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	2100      	movs	r1, #0
 80056a4:	4618      	mov	r0, r3
 80056a6:	f002 f991 	bl	80079cc <SDIO_GetResponse>
 80056aa:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80056ac:	697b      	ldr	r3, [r7, #20]
 80056ae:	0fdb      	lsrs	r3, r3, #31
 80056b0:	2b01      	cmp	r3, #1
 80056b2:	d101      	bne.n	80056b8 <SD_PowerON+0xcc>
 80056b4:	2301      	movs	r3, #1
 80056b6:	e000      	b.n	80056ba <SD_PowerON+0xce>
 80056b8:	2300      	movs	r3, #0
 80056ba:	613b      	str	r3, [r7, #16]

    count++;
 80056bc:	68bb      	ldr	r3, [r7, #8]
 80056be:	3301      	adds	r3, #1
 80056c0:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80056c2:	68bb      	ldr	r3, [r7, #8]
 80056c4:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d802      	bhi.n	80056d2 <SD_PowerON+0xe6>
 80056cc:	693b      	ldr	r3, [r7, #16]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d0cc      	beq.n	800566c <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 80056d2:	68bb      	ldr	r3, [r7, #8]
 80056d4:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80056d8:	4293      	cmp	r3, r2
 80056da:	d902      	bls.n	80056e2 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80056dc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80056e0:	e00c      	b.n	80056fc <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80056e2:	697b      	ldr	r3, [r7, #20]
 80056e4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d003      	beq.n	80056f4 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2201      	movs	r2, #1
 80056f0:	645a      	str	r2, [r3, #68]	@ 0x44
 80056f2:	e002      	b.n	80056fa <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2200      	movs	r2, #0
 80056f8:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 80056fa:	2300      	movs	r3, #0
}
 80056fc:	4618      	mov	r0, r3
 80056fe:	3718      	adds	r7, #24
 8005700:	46bd      	mov	sp, r7
 8005702:	bd80      	pop	{r7, pc}
 8005704:	c1100000 	.word	0xc1100000

08005708 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8005708:	b580      	push	{r7, lr}
 800570a:	b084      	sub	sp, #16
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
 8005710:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	2b00      	cmp	r3, #0
 8005716:	d102      	bne.n	800571e <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8005718:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800571c:	e018      	b.n	8005750 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681a      	ldr	r2, [r3, #0]
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005726:	041b      	lsls	r3, r3, #16
 8005728:	4619      	mov	r1, r3
 800572a:	4610      	mov	r0, r2
 800572c:	f002 fba0 	bl	8007e70 <SDMMC_CmdSendStatus>
 8005730:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d001      	beq.n	800573c <SD_SendStatus+0x34>
  {
    return errorstate;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	e009      	b.n	8005750 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	2100      	movs	r1, #0
 8005742:	4618      	mov	r0, r3
 8005744:	f002 f942 	bl	80079cc <SDIO_GetResponse>
 8005748:	4602      	mov	r2, r0
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800574e:	2300      	movs	r3, #0
}
 8005750:	4618      	mov	r0, r3
 8005752:	3710      	adds	r7, #16
 8005754:	46bd      	mov	sp, r7
 8005756:	bd80      	pop	{r7, pc}

08005758 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b086      	sub	sp, #24
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8005760:	2300      	movs	r3, #0
 8005762:	60fb      	str	r3, [r7, #12]
 8005764:	2300      	movs	r3, #0
 8005766:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	2100      	movs	r1, #0
 800576e:	4618      	mov	r0, r3
 8005770:	f002 f92c 	bl	80079cc <SDIO_GetResponse>
 8005774:	4603      	mov	r3, r0
 8005776:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800577a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800577e:	d102      	bne.n	8005786 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8005780:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005784:	e02f      	b.n	80057e6 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8005786:	f107 030c 	add.w	r3, r7, #12
 800578a:	4619      	mov	r1, r3
 800578c:	6878      	ldr	r0, [r7, #4]
 800578e:	f000 f879 	bl	8005884 <SD_FindSCR>
 8005792:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005794:	697b      	ldr	r3, [r7, #20]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d001      	beq.n	800579e <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800579a:	697b      	ldr	r3, [r7, #20]
 800579c:	e023      	b.n	80057e6 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800579e:	693b      	ldr	r3, [r7, #16]
 80057a0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d01c      	beq.n	80057e2 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681a      	ldr	r2, [r3, #0]
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057b0:	041b      	lsls	r3, r3, #16
 80057b2:	4619      	mov	r1, r3
 80057b4:	4610      	mov	r0, r2
 80057b6:	f002 fa75 	bl	8007ca4 <SDMMC_CmdAppCommand>
 80057ba:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80057bc:	697b      	ldr	r3, [r7, #20]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d001      	beq.n	80057c6 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	e00f      	b.n	80057e6 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	2102      	movs	r1, #2
 80057cc:	4618      	mov	r0, r3
 80057ce:	f002 faae 	bl	8007d2e <SDMMC_CmdBusWidth>
 80057d2:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80057d4:	697b      	ldr	r3, [r7, #20]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d001      	beq.n	80057de <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 80057da:	697b      	ldr	r3, [r7, #20]
 80057dc:	e003      	b.n	80057e6 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80057de:	2300      	movs	r3, #0
 80057e0:	e001      	b.n	80057e6 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80057e2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 80057e6:	4618      	mov	r0, r3
 80057e8:	3718      	adds	r7, #24
 80057ea:	46bd      	mov	sp, r7
 80057ec:	bd80      	pop	{r7, pc}

080057ee <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 80057ee:	b580      	push	{r7, lr}
 80057f0:	b086      	sub	sp, #24
 80057f2:	af00      	add	r7, sp, #0
 80057f4:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80057f6:	2300      	movs	r3, #0
 80057f8:	60fb      	str	r3, [r7, #12]
 80057fa:	2300      	movs	r3, #0
 80057fc:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	2100      	movs	r1, #0
 8005804:	4618      	mov	r0, r3
 8005806:	f002 f8e1 	bl	80079cc <SDIO_GetResponse>
 800580a:	4603      	mov	r3, r0
 800580c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005810:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005814:	d102      	bne.n	800581c <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8005816:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800581a:	e02f      	b.n	800587c <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800581c:	f107 030c 	add.w	r3, r7, #12
 8005820:	4619      	mov	r1, r3
 8005822:	6878      	ldr	r0, [r7, #4]
 8005824:	f000 f82e 	bl	8005884 <SD_FindSCR>
 8005828:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800582a:	697b      	ldr	r3, [r7, #20]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d001      	beq.n	8005834 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8005830:	697b      	ldr	r3, [r7, #20]
 8005832:	e023      	b.n	800587c <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8005834:	693b      	ldr	r3, [r7, #16]
 8005836:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800583a:	2b00      	cmp	r3, #0
 800583c:	d01c      	beq.n	8005878 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681a      	ldr	r2, [r3, #0]
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005846:	041b      	lsls	r3, r3, #16
 8005848:	4619      	mov	r1, r3
 800584a:	4610      	mov	r0, r2
 800584c:	f002 fa2a 	bl	8007ca4 <SDMMC_CmdAppCommand>
 8005850:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d001      	beq.n	800585c <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8005858:	697b      	ldr	r3, [r7, #20]
 800585a:	e00f      	b.n	800587c <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	2100      	movs	r1, #0
 8005862:	4618      	mov	r0, r3
 8005864:	f002 fa63 	bl	8007d2e <SDMMC_CmdBusWidth>
 8005868:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800586a:	697b      	ldr	r3, [r7, #20]
 800586c:	2b00      	cmp	r3, #0
 800586e:	d001      	beq.n	8005874 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8005870:	697b      	ldr	r3, [r7, #20]
 8005872:	e003      	b.n	800587c <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8005874:	2300      	movs	r3, #0
 8005876:	e001      	b.n	800587c <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005878:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800587c:	4618      	mov	r0, r3
 800587e:	3718      	adds	r7, #24
 8005880:	46bd      	mov	sp, r7
 8005882:	bd80      	pop	{r7, pc}

08005884 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8005884:	b590      	push	{r4, r7, lr}
 8005886:	b08f      	sub	sp, #60	@ 0x3c
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
 800588c:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800588e:	f7fc fe47 	bl	8002520 <HAL_GetTick>
 8005892:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 8005894:	2300      	movs	r3, #0
 8005896:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8005898:	2300      	movs	r3, #0
 800589a:	60bb      	str	r3, [r7, #8]
 800589c:	2300      	movs	r3, #0
 800589e:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	2108      	movs	r1, #8
 80058aa:	4618      	mov	r0, r3
 80058ac:	f002 f8cd 	bl	8007a4a <SDMMC_CmdBlockLength>
 80058b0:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80058b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d001      	beq.n	80058bc <SD_FindSCR+0x38>
  {
    return errorstate;
 80058b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058ba:	e0b9      	b.n	8005a30 <SD_FindSCR+0x1ac>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681a      	ldr	r2, [r3, #0]
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058c4:	041b      	lsls	r3, r3, #16
 80058c6:	4619      	mov	r1, r3
 80058c8:	4610      	mov	r0, r2
 80058ca:	f002 f9eb 	bl	8007ca4 <SDMMC_CmdAppCommand>
 80058ce:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80058d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d001      	beq.n	80058da <SD_FindSCR+0x56>
  {
    return errorstate;
 80058d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058d8:	e0aa      	b.n	8005a30 <SD_FindSCR+0x1ac>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80058da:	f04f 33ff 	mov.w	r3, #4294967295
 80058de:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 80058e0:	2308      	movs	r3, #8
 80058e2:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 80058e4:	2330      	movs	r3, #48	@ 0x30
 80058e6:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80058e8:	2302      	movs	r3, #2
 80058ea:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80058ec:	2300      	movs	r3, #0
 80058ee:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 80058f0:	2301      	movs	r3, #1
 80058f2:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f107 0210 	add.w	r2, r7, #16
 80058fc:	4611      	mov	r1, r2
 80058fe:	4618      	mov	r0, r3
 8005900:	f002 f877 	bl	80079f2 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	4618      	mov	r0, r3
 800590a:	f002 fa32 	bl	8007d72 <SDMMC_CmdSendSCR>
 800590e:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8005910:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005912:	2b00      	cmp	r3, #0
 8005914:	d02a      	beq.n	800596c <SD_FindSCR+0xe8>
  {
    return errorstate;
 8005916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005918:	e08a      	b.n	8005a30 <SD_FindSCR+0x1ac>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005920:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005924:	2b00      	cmp	r3, #0
 8005926:	d00f      	beq.n	8005948 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	6819      	ldr	r1, [r3, #0]
 800592c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800592e:	009b      	lsls	r3, r3, #2
 8005930:	f107 0208 	add.w	r2, r7, #8
 8005934:	18d4      	adds	r4, r2, r3
 8005936:	4608      	mov	r0, r1
 8005938:	f001 ffd7 	bl	80078ea <SDIO_ReadFIFO>
 800593c:	4603      	mov	r3, r0
 800593e:	6023      	str	r3, [r4, #0]
      index++;
 8005940:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005942:	3301      	adds	r3, #1
 8005944:	637b      	str	r3, [r7, #52]	@ 0x34
 8005946:	e006      	b.n	8005956 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800594e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005952:	2b00      	cmp	r3, #0
 8005954:	d012      	beq.n	800597c <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8005956:	f7fc fde3 	bl	8002520 <HAL_GetTick>
 800595a:	4602      	mov	r2, r0
 800595c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800595e:	1ad3      	subs	r3, r2, r3
 8005960:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005964:	d102      	bne.n	800596c <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8005966:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800596a:	e061      	b.n	8005a30 <SD_FindSCR+0x1ac>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005972:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 8005976:	2b00      	cmp	r3, #0
 8005978:	d0cf      	beq.n	800591a <SD_FindSCR+0x96>
 800597a:	e000      	b.n	800597e <SD_FindSCR+0xfa>
      break;
 800597c:	bf00      	nop
    }
  }

#if defined(SDIO_STA_STBITERR)
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005984:	f003 0308 	and.w	r3, r3, #8
 8005988:	2b00      	cmp	r3, #0
 800598a:	d106      	bne.n	800599a <SD_FindSCR+0x116>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005992:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005996:	2b00      	cmp	r3, #0
 8005998:	d005      	beq.n	80059a6 <SD_FindSCR+0x122>
#else /* SDIO_STA_STBITERR not defined */
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	2208      	movs	r2, #8
 80059a0:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 80059a2:	2308      	movs	r3, #8
 80059a4:	e044      	b.n	8005a30 <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80059ac:	f003 0302 	and.w	r3, r3, #2
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d005      	beq.n	80059c0 <SD_FindSCR+0x13c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	2202      	movs	r2, #2
 80059ba:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80059bc:	2302      	movs	r3, #2
 80059be:	e037      	b.n	8005a30 <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80059c6:	f003 0320 	and.w	r3, r3, #32
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d005      	beq.n	80059da <SD_FindSCR+0x156>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	2220      	movs	r2, #32
 80059d4:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 80059d6:	2320      	movs	r3, #32
 80059d8:	e02a      	b.n	8005a30 <SD_FindSCR+0x1ac>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f240 523a 	movw	r2, #1338	@ 0x53a
 80059e2:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	061a      	lsls	r2, r3, #24
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	021b      	lsls	r3, r3, #8
 80059ec:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80059f0:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	0a1b      	lsrs	r3, r3, #8
 80059f6:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80059fa:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	0e1b      	lsrs	r3, r3, #24
 8005a00:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8005a02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a04:	601a      	str	r2, [r3, #0]
    scr++;
 8005a06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a08:	3304      	adds	r3, #4
 8005a0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8005a0c:	68bb      	ldr	r3, [r7, #8]
 8005a0e:	061a      	lsls	r2, r3, #24
 8005a10:	68bb      	ldr	r3, [r7, #8]
 8005a12:	021b      	lsls	r3, r3, #8
 8005a14:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8005a18:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8005a1a:	68bb      	ldr	r3, [r7, #8]
 8005a1c:	0a1b      	lsrs	r3, r3, #8
 8005a1e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8005a22:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8005a24:	68bb      	ldr	r3, [r7, #8]
 8005a26:	0e1b      	lsrs	r3, r3, #24
 8005a28:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8005a2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a2c:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8005a2e:	2300      	movs	r3, #0
}
 8005a30:	4618      	mov	r0, r3
 8005a32:	373c      	adds	r7, #60	@ 0x3c
 8005a34:	46bd      	mov	sp, r7
 8005a36:	bd90      	pop	{r4, r7, pc}

08005a38 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b086      	sub	sp, #24
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a44:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a4a:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8005a4c:	693b      	ldr	r3, [r7, #16]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d03f      	beq.n	8005ad2 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8005a52:	2300      	movs	r3, #0
 8005a54:	617b      	str	r3, [r7, #20]
 8005a56:	e033      	b.n	8005ac0 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	4618      	mov	r0, r3
 8005a5e:	f001 ff44 	bl	80078ea <SDIO_ReadFIFO>
 8005a62:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8005a64:	68bb      	ldr	r3, [r7, #8]
 8005a66:	b2da      	uxtb	r2, r3
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	3301      	adds	r3, #1
 8005a70:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005a72:	693b      	ldr	r3, [r7, #16]
 8005a74:	3b01      	subs	r3, #1
 8005a76:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8005a78:	68bb      	ldr	r3, [r7, #8]
 8005a7a:	0a1b      	lsrs	r3, r3, #8
 8005a7c:	b2da      	uxtb	r2, r3
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	3301      	adds	r3, #1
 8005a86:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005a88:	693b      	ldr	r3, [r7, #16]
 8005a8a:	3b01      	subs	r3, #1
 8005a8c:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8005a8e:	68bb      	ldr	r3, [r7, #8]
 8005a90:	0c1b      	lsrs	r3, r3, #16
 8005a92:	b2da      	uxtb	r2, r3
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	3301      	adds	r3, #1
 8005a9c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005a9e:	693b      	ldr	r3, [r7, #16]
 8005aa0:	3b01      	subs	r3, #1
 8005aa2:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8005aa4:	68bb      	ldr	r3, [r7, #8]
 8005aa6:	0e1b      	lsrs	r3, r3, #24
 8005aa8:	b2da      	uxtb	r2, r3
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	3301      	adds	r3, #1
 8005ab2:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005ab4:	693b      	ldr	r3, [r7, #16]
 8005ab6:	3b01      	subs	r3, #1
 8005ab8:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8005aba:	697b      	ldr	r3, [r7, #20]
 8005abc:	3301      	adds	r3, #1
 8005abe:	617b      	str	r3, [r7, #20]
 8005ac0:	697b      	ldr	r3, [r7, #20]
 8005ac2:	2b07      	cmp	r3, #7
 8005ac4:	d9c8      	bls.n	8005a58 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	68fa      	ldr	r2, [r7, #12]
 8005aca:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	693a      	ldr	r2, [r7, #16]
 8005ad0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 8005ad2:	bf00      	nop
 8005ad4:	3718      	adds	r7, #24
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	bd80      	pop	{r7, pc}

08005ada <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8005ada:	b580      	push	{r7, lr}
 8005adc:	b086      	sub	sp, #24
 8005ade:	af00      	add	r7, sp, #0
 8005ae0:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6a1b      	ldr	r3, [r3, #32]
 8005ae6:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005aec:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8005aee:	693b      	ldr	r3, [r7, #16]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d043      	beq.n	8005b7c <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8005af4:	2300      	movs	r3, #0
 8005af6:	617b      	str	r3, [r7, #20]
 8005af8:	e037      	b.n	8005b6a <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	781b      	ldrb	r3, [r3, #0]
 8005afe:	60bb      	str	r3, [r7, #8]
      tmp++;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	3301      	adds	r3, #1
 8005b04:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005b06:	693b      	ldr	r3, [r7, #16]
 8005b08:	3b01      	subs	r3, #1
 8005b0a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	781b      	ldrb	r3, [r3, #0]
 8005b10:	021a      	lsls	r2, r3, #8
 8005b12:	68bb      	ldr	r3, [r7, #8]
 8005b14:	4313      	orrs	r3, r2
 8005b16:	60bb      	str	r3, [r7, #8]
      tmp++;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	3301      	adds	r3, #1
 8005b1c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005b1e:	693b      	ldr	r3, [r7, #16]
 8005b20:	3b01      	subs	r3, #1
 8005b22:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	781b      	ldrb	r3, [r3, #0]
 8005b28:	041a      	lsls	r2, r3, #16
 8005b2a:	68bb      	ldr	r3, [r7, #8]
 8005b2c:	4313      	orrs	r3, r2
 8005b2e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	3301      	adds	r3, #1
 8005b34:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005b36:	693b      	ldr	r3, [r7, #16]
 8005b38:	3b01      	subs	r3, #1
 8005b3a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	781b      	ldrb	r3, [r3, #0]
 8005b40:	061a      	lsls	r2, r3, #24
 8005b42:	68bb      	ldr	r3, [r7, #8]
 8005b44:	4313      	orrs	r3, r2
 8005b46:	60bb      	str	r3, [r7, #8]
      tmp++;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	3301      	adds	r3, #1
 8005b4c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005b4e:	693b      	ldr	r3, [r7, #16]
 8005b50:	3b01      	subs	r3, #1
 8005b52:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f107 0208 	add.w	r2, r7, #8
 8005b5c:	4611      	mov	r1, r2
 8005b5e:	4618      	mov	r0, r3
 8005b60:	f001 fed0 	bl	8007904 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8005b64:	697b      	ldr	r3, [r7, #20]
 8005b66:	3301      	adds	r3, #1
 8005b68:	617b      	str	r3, [r7, #20]
 8005b6a:	697b      	ldr	r3, [r7, #20]
 8005b6c:	2b07      	cmp	r3, #7
 8005b6e:	d9c4      	bls.n	8005afa <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	68fa      	ldr	r2, [r7, #12]
 8005b74:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	693a      	ldr	r2, [r7, #16]
 8005b7a:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 8005b7c:	bf00      	nop
 8005b7e:	3718      	adds	r7, #24
 8005b80:	46bd      	mov	sp, r7
 8005b82:	bd80      	pop	{r7, pc}

08005b84 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b082      	sub	sp, #8
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d101      	bne.n	8005b96 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005b92:	2301      	movs	r3, #1
 8005b94:	e07b      	b.n	8005c8e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d108      	bne.n	8005bb0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	685b      	ldr	r3, [r3, #4]
 8005ba2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005ba6:	d009      	beq.n	8005bbc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2200      	movs	r2, #0
 8005bac:	61da      	str	r2, [r3, #28]
 8005bae:	e005      	b.n	8005bbc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2200      	movs	r2, #0
 8005bba:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005bc8:	b2db      	uxtb	r3, r3
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d106      	bne.n	8005bdc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005bd6:	6878      	ldr	r0, [r7, #4]
 8005bd8:	f7fc f986 	bl	8001ee8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2202      	movs	r2, #2
 8005be0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	681a      	ldr	r2, [r3, #0]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005bf2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	685b      	ldr	r3, [r3, #4]
 8005bf8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	689b      	ldr	r3, [r3, #8]
 8005c00:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005c04:	431a      	orrs	r2, r3
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	68db      	ldr	r3, [r3, #12]
 8005c0a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005c0e:	431a      	orrs	r2, r3
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	691b      	ldr	r3, [r3, #16]
 8005c14:	f003 0302 	and.w	r3, r3, #2
 8005c18:	431a      	orrs	r2, r3
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	695b      	ldr	r3, [r3, #20]
 8005c1e:	f003 0301 	and.w	r3, r3, #1
 8005c22:	431a      	orrs	r2, r3
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	699b      	ldr	r3, [r3, #24]
 8005c28:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005c2c:	431a      	orrs	r2, r3
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	69db      	ldr	r3, [r3, #28]
 8005c32:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005c36:	431a      	orrs	r2, r3
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6a1b      	ldr	r3, [r3, #32]
 8005c3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c40:	ea42 0103 	orr.w	r1, r2, r3
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c48:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	430a      	orrs	r2, r1
 8005c52:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	699b      	ldr	r3, [r3, #24]
 8005c58:	0c1b      	lsrs	r3, r3, #16
 8005c5a:	f003 0104 	and.w	r1, r3, #4
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c62:	f003 0210 	and.w	r2, r3, #16
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	430a      	orrs	r2, r1
 8005c6c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	69da      	ldr	r2, [r3, #28]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005c7c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2200      	movs	r2, #0
 8005c82:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2201      	movs	r2, #1
 8005c88:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005c8c:	2300      	movs	r3, #0
}
 8005c8e:	4618      	mov	r0, r3
 8005c90:	3708      	adds	r7, #8
 8005c92:	46bd      	mov	sp, r7
 8005c94:	bd80      	pop	{r7, pc}

08005c96 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005c96:	b580      	push	{r7, lr}
 8005c98:	b08a      	sub	sp, #40	@ 0x28
 8005c9a:	af00      	add	r7, sp, #0
 8005c9c:	60f8      	str	r0, [r7, #12]
 8005c9e:	60b9      	str	r1, [r7, #8]
 8005ca0:	607a      	str	r2, [r7, #4]
 8005ca2:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005ca4:	2301      	movs	r3, #1
 8005ca6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005ca8:	f7fc fc3a 	bl	8002520 <HAL_GetTick>
 8005cac:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005cb4:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	685b      	ldr	r3, [r3, #4]
 8005cba:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005cbc:	887b      	ldrh	r3, [r7, #2]
 8005cbe:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005cc0:	7ffb      	ldrb	r3, [r7, #31]
 8005cc2:	2b01      	cmp	r3, #1
 8005cc4:	d00c      	beq.n	8005ce0 <HAL_SPI_TransmitReceive+0x4a>
 8005cc6:	69bb      	ldr	r3, [r7, #24]
 8005cc8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005ccc:	d106      	bne.n	8005cdc <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	689b      	ldr	r3, [r3, #8]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d102      	bne.n	8005cdc <HAL_SPI_TransmitReceive+0x46>
 8005cd6:	7ffb      	ldrb	r3, [r7, #31]
 8005cd8:	2b04      	cmp	r3, #4
 8005cda:	d001      	beq.n	8005ce0 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005cdc:	2302      	movs	r3, #2
 8005cde:	e17f      	b.n	8005fe0 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005ce0:	68bb      	ldr	r3, [r7, #8]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d005      	beq.n	8005cf2 <HAL_SPI_TransmitReceive+0x5c>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d002      	beq.n	8005cf2 <HAL_SPI_TransmitReceive+0x5c>
 8005cec:	887b      	ldrh	r3, [r7, #2]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d101      	bne.n	8005cf6 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	e174      	b.n	8005fe0 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005cfc:	2b01      	cmp	r3, #1
 8005cfe:	d101      	bne.n	8005d04 <HAL_SPI_TransmitReceive+0x6e>
 8005d00:	2302      	movs	r3, #2
 8005d02:	e16d      	b.n	8005fe0 <HAL_SPI_TransmitReceive+0x34a>
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	2201      	movs	r2, #1
 8005d08:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005d12:	b2db      	uxtb	r3, r3
 8005d14:	2b04      	cmp	r3, #4
 8005d16:	d003      	beq.n	8005d20 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	2205      	movs	r2, #5
 8005d1c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	2200      	movs	r2, #0
 8005d24:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	687a      	ldr	r2, [r7, #4]
 8005d2a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	887a      	ldrh	r2, [r7, #2]
 8005d30:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	887a      	ldrh	r2, [r7, #2]
 8005d36:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	68ba      	ldr	r2, [r7, #8]
 8005d3c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	887a      	ldrh	r2, [r7, #2]
 8005d42:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	887a      	ldrh	r2, [r7, #2]
 8005d48:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	2200      	movs	r2, #0
 8005d54:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d60:	2b40      	cmp	r3, #64	@ 0x40
 8005d62:	d007      	beq.n	8005d74 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	681a      	ldr	r2, [r3, #0]
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005d72:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	68db      	ldr	r3, [r3, #12]
 8005d78:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d7c:	d17e      	bne.n	8005e7c <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	685b      	ldr	r3, [r3, #4]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d002      	beq.n	8005d8c <HAL_SPI_TransmitReceive+0xf6>
 8005d86:	8afb      	ldrh	r3, [r7, #22]
 8005d88:	2b01      	cmp	r3, #1
 8005d8a:	d16c      	bne.n	8005e66 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d90:	881a      	ldrh	r2, [r3, #0]
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d9c:	1c9a      	adds	r2, r3, #2
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005da6:	b29b      	uxth	r3, r3
 8005da8:	3b01      	subs	r3, #1
 8005daa:	b29a      	uxth	r2, r3
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005db0:	e059      	b.n	8005e66 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	689b      	ldr	r3, [r3, #8]
 8005db8:	f003 0302 	and.w	r3, r3, #2
 8005dbc:	2b02      	cmp	r3, #2
 8005dbe:	d11b      	bne.n	8005df8 <HAL_SPI_TransmitReceive+0x162>
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005dc4:	b29b      	uxth	r3, r3
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d016      	beq.n	8005df8 <HAL_SPI_TransmitReceive+0x162>
 8005dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dcc:	2b01      	cmp	r3, #1
 8005dce:	d113      	bne.n	8005df8 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005dd4:	881a      	ldrh	r2, [r3, #0]
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005de0:	1c9a      	adds	r2, r3, #2
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005dea:	b29b      	uxth	r3, r3
 8005dec:	3b01      	subs	r3, #1
 8005dee:	b29a      	uxth	r2, r3
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005df4:	2300      	movs	r3, #0
 8005df6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	689b      	ldr	r3, [r3, #8]
 8005dfe:	f003 0301 	and.w	r3, r3, #1
 8005e02:	2b01      	cmp	r3, #1
 8005e04:	d119      	bne.n	8005e3a <HAL_SPI_TransmitReceive+0x1a4>
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e0a:	b29b      	uxth	r3, r3
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d014      	beq.n	8005e3a <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	68da      	ldr	r2, [r3, #12]
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e1a:	b292      	uxth	r2, r2
 8005e1c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e22:	1c9a      	adds	r2, r3, #2
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e2c:	b29b      	uxth	r3, r3
 8005e2e:	3b01      	subs	r3, #1
 8005e30:	b29a      	uxth	r2, r3
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005e36:	2301      	movs	r3, #1
 8005e38:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005e3a:	f7fc fb71 	bl	8002520 <HAL_GetTick>
 8005e3e:	4602      	mov	r2, r0
 8005e40:	6a3b      	ldr	r3, [r7, #32]
 8005e42:	1ad3      	subs	r3, r2, r3
 8005e44:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e46:	429a      	cmp	r2, r3
 8005e48:	d80d      	bhi.n	8005e66 <HAL_SPI_TransmitReceive+0x1d0>
 8005e4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e50:	d009      	beq.n	8005e66 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	2201      	movs	r2, #1
 8005e56:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005e62:	2303      	movs	r3, #3
 8005e64:	e0bc      	b.n	8005fe0 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005e6a:	b29b      	uxth	r3, r3
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d1a0      	bne.n	8005db2 <HAL_SPI_TransmitReceive+0x11c>
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e74:	b29b      	uxth	r3, r3
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d19b      	bne.n	8005db2 <HAL_SPI_TransmitReceive+0x11c>
 8005e7a:	e082      	b.n	8005f82 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	685b      	ldr	r3, [r3, #4]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d002      	beq.n	8005e8a <HAL_SPI_TransmitReceive+0x1f4>
 8005e84:	8afb      	ldrh	r3, [r7, #22]
 8005e86:	2b01      	cmp	r3, #1
 8005e88:	d171      	bne.n	8005f6e <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	330c      	adds	r3, #12
 8005e94:	7812      	ldrb	r2, [r2, #0]
 8005e96:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e9c:	1c5a      	adds	r2, r3, #1
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ea6:	b29b      	uxth	r3, r3
 8005ea8:	3b01      	subs	r3, #1
 8005eaa:	b29a      	uxth	r2, r3
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005eb0:	e05d      	b.n	8005f6e <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	689b      	ldr	r3, [r3, #8]
 8005eb8:	f003 0302 	and.w	r3, r3, #2
 8005ebc:	2b02      	cmp	r3, #2
 8005ebe:	d11c      	bne.n	8005efa <HAL_SPI_TransmitReceive+0x264>
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ec4:	b29b      	uxth	r3, r3
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d017      	beq.n	8005efa <HAL_SPI_TransmitReceive+0x264>
 8005eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ecc:	2b01      	cmp	r3, #1
 8005ece:	d114      	bne.n	8005efa <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	330c      	adds	r3, #12
 8005eda:	7812      	ldrb	r2, [r2, #0]
 8005edc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ee2:	1c5a      	adds	r2, r3, #1
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005eec:	b29b      	uxth	r3, r3
 8005eee:	3b01      	subs	r3, #1
 8005ef0:	b29a      	uxth	r2, r3
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	689b      	ldr	r3, [r3, #8]
 8005f00:	f003 0301 	and.w	r3, r3, #1
 8005f04:	2b01      	cmp	r3, #1
 8005f06:	d119      	bne.n	8005f3c <HAL_SPI_TransmitReceive+0x2a6>
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f0c:	b29b      	uxth	r3, r3
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d014      	beq.n	8005f3c <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	68da      	ldr	r2, [r3, #12]
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f1c:	b2d2      	uxtb	r2, r2
 8005f1e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f24:	1c5a      	adds	r2, r3, #1
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f2e:	b29b      	uxth	r3, r3
 8005f30:	3b01      	subs	r3, #1
 8005f32:	b29a      	uxth	r2, r3
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005f38:	2301      	movs	r3, #1
 8005f3a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005f3c:	f7fc faf0 	bl	8002520 <HAL_GetTick>
 8005f40:	4602      	mov	r2, r0
 8005f42:	6a3b      	ldr	r3, [r7, #32]
 8005f44:	1ad3      	subs	r3, r2, r3
 8005f46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f48:	429a      	cmp	r2, r3
 8005f4a:	d803      	bhi.n	8005f54 <HAL_SPI_TransmitReceive+0x2be>
 8005f4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f52:	d102      	bne.n	8005f5a <HAL_SPI_TransmitReceive+0x2c4>
 8005f54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d109      	bne.n	8005f6e <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	2201      	movs	r2, #1
 8005f5e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	2200      	movs	r2, #0
 8005f66:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005f6a:	2303      	movs	r3, #3
 8005f6c:	e038      	b.n	8005fe0 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f72:	b29b      	uxth	r3, r3
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d19c      	bne.n	8005eb2 <HAL_SPI_TransmitReceive+0x21c>
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f7c:	b29b      	uxth	r3, r3
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d197      	bne.n	8005eb2 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005f82:	6a3a      	ldr	r2, [r7, #32]
 8005f84:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005f86:	68f8      	ldr	r0, [r7, #12]
 8005f88:	f000 f8b6 	bl	80060f8 <SPI_EndRxTxTransaction>
 8005f8c:	4603      	mov	r3, r0
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d008      	beq.n	8005fa4 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	2220      	movs	r2, #32
 8005f96:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	e01d      	b.n	8005fe0 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	689b      	ldr	r3, [r3, #8]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d10a      	bne.n	8005fc2 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005fac:	2300      	movs	r3, #0
 8005fae:	613b      	str	r3, [r7, #16]
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	68db      	ldr	r3, [r3, #12]
 8005fb6:	613b      	str	r3, [r7, #16]
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	689b      	ldr	r3, [r3, #8]
 8005fbe:	613b      	str	r3, [r7, #16]
 8005fc0:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	2201      	movs	r2, #1
 8005fc6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	2200      	movs	r2, #0
 8005fce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d001      	beq.n	8005fde <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8005fda:	2301      	movs	r3, #1
 8005fdc:	e000      	b.n	8005fe0 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005fde:	2300      	movs	r3, #0
  }
}
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	3728      	adds	r7, #40	@ 0x28
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bd80      	pop	{r7, pc}

08005fe8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b088      	sub	sp, #32
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	60f8      	str	r0, [r7, #12]
 8005ff0:	60b9      	str	r1, [r7, #8]
 8005ff2:	603b      	str	r3, [r7, #0]
 8005ff4:	4613      	mov	r3, r2
 8005ff6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005ff8:	f7fc fa92 	bl	8002520 <HAL_GetTick>
 8005ffc:	4602      	mov	r2, r0
 8005ffe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006000:	1a9b      	subs	r3, r3, r2
 8006002:	683a      	ldr	r2, [r7, #0]
 8006004:	4413      	add	r3, r2
 8006006:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006008:	f7fc fa8a 	bl	8002520 <HAL_GetTick>
 800600c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800600e:	4b39      	ldr	r3, [pc, #228]	@ (80060f4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	015b      	lsls	r3, r3, #5
 8006014:	0d1b      	lsrs	r3, r3, #20
 8006016:	69fa      	ldr	r2, [r7, #28]
 8006018:	fb02 f303 	mul.w	r3, r2, r3
 800601c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800601e:	e055      	b.n	80060cc <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006026:	d051      	beq.n	80060cc <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006028:	f7fc fa7a 	bl	8002520 <HAL_GetTick>
 800602c:	4602      	mov	r2, r0
 800602e:	69bb      	ldr	r3, [r7, #24]
 8006030:	1ad3      	subs	r3, r2, r3
 8006032:	69fa      	ldr	r2, [r7, #28]
 8006034:	429a      	cmp	r2, r3
 8006036:	d902      	bls.n	800603e <SPI_WaitFlagStateUntilTimeout+0x56>
 8006038:	69fb      	ldr	r3, [r7, #28]
 800603a:	2b00      	cmp	r3, #0
 800603c:	d13d      	bne.n	80060ba <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	685a      	ldr	r2, [r3, #4]
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800604c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	685b      	ldr	r3, [r3, #4]
 8006052:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006056:	d111      	bne.n	800607c <SPI_WaitFlagStateUntilTimeout+0x94>
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	689b      	ldr	r3, [r3, #8]
 800605c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006060:	d004      	beq.n	800606c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	689b      	ldr	r3, [r3, #8]
 8006066:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800606a:	d107      	bne.n	800607c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	681a      	ldr	r2, [r3, #0]
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800607a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006080:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006084:	d10f      	bne.n	80060a6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	681a      	ldr	r2, [r3, #0]
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006094:	601a      	str	r2, [r3, #0]
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	681a      	ldr	r2, [r3, #0]
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80060a4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	2201      	movs	r2, #1
 80060aa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	2200      	movs	r2, #0
 80060b2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80060b6:	2303      	movs	r3, #3
 80060b8:	e018      	b.n	80060ec <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80060ba:	697b      	ldr	r3, [r7, #20]
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d102      	bne.n	80060c6 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80060c0:	2300      	movs	r3, #0
 80060c2:	61fb      	str	r3, [r7, #28]
 80060c4:	e002      	b.n	80060cc <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80060c6:	697b      	ldr	r3, [r7, #20]
 80060c8:	3b01      	subs	r3, #1
 80060ca:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	689a      	ldr	r2, [r3, #8]
 80060d2:	68bb      	ldr	r3, [r7, #8]
 80060d4:	4013      	ands	r3, r2
 80060d6:	68ba      	ldr	r2, [r7, #8]
 80060d8:	429a      	cmp	r2, r3
 80060da:	bf0c      	ite	eq
 80060dc:	2301      	moveq	r3, #1
 80060de:	2300      	movne	r3, #0
 80060e0:	b2db      	uxtb	r3, r3
 80060e2:	461a      	mov	r2, r3
 80060e4:	79fb      	ldrb	r3, [r7, #7]
 80060e6:	429a      	cmp	r2, r3
 80060e8:	d19a      	bne.n	8006020 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80060ea:	2300      	movs	r3, #0
}
 80060ec:	4618      	mov	r0, r3
 80060ee:	3720      	adds	r7, #32
 80060f0:	46bd      	mov	sp, r7
 80060f2:	bd80      	pop	{r7, pc}
 80060f4:	20000008 	.word	0x20000008

080060f8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b088      	sub	sp, #32
 80060fc:	af02      	add	r7, sp, #8
 80060fe:	60f8      	str	r0, [r7, #12]
 8006100:	60b9      	str	r1, [r7, #8]
 8006102:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	9300      	str	r3, [sp, #0]
 8006108:	68bb      	ldr	r3, [r7, #8]
 800610a:	2201      	movs	r2, #1
 800610c:	2102      	movs	r1, #2
 800610e:	68f8      	ldr	r0, [r7, #12]
 8006110:	f7ff ff6a 	bl	8005fe8 <SPI_WaitFlagStateUntilTimeout>
 8006114:	4603      	mov	r3, r0
 8006116:	2b00      	cmp	r3, #0
 8006118:	d007      	beq.n	800612a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800611e:	f043 0220 	orr.w	r2, r3, #32
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006126:	2303      	movs	r3, #3
 8006128:	e032      	b.n	8006190 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800612a:	4b1b      	ldr	r3, [pc, #108]	@ (8006198 <SPI_EndRxTxTransaction+0xa0>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4a1b      	ldr	r2, [pc, #108]	@ (800619c <SPI_EndRxTxTransaction+0xa4>)
 8006130:	fba2 2303 	umull	r2, r3, r2, r3
 8006134:	0d5b      	lsrs	r3, r3, #21
 8006136:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800613a:	fb02 f303 	mul.w	r3, r2, r3
 800613e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	685b      	ldr	r3, [r3, #4]
 8006144:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006148:	d112      	bne.n	8006170 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	9300      	str	r3, [sp, #0]
 800614e:	68bb      	ldr	r3, [r7, #8]
 8006150:	2200      	movs	r2, #0
 8006152:	2180      	movs	r1, #128	@ 0x80
 8006154:	68f8      	ldr	r0, [r7, #12]
 8006156:	f7ff ff47 	bl	8005fe8 <SPI_WaitFlagStateUntilTimeout>
 800615a:	4603      	mov	r3, r0
 800615c:	2b00      	cmp	r3, #0
 800615e:	d016      	beq.n	800618e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006164:	f043 0220 	orr.w	r2, r3, #32
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800616c:	2303      	movs	r3, #3
 800616e:	e00f      	b.n	8006190 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006170:	697b      	ldr	r3, [r7, #20]
 8006172:	2b00      	cmp	r3, #0
 8006174:	d00a      	beq.n	800618c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8006176:	697b      	ldr	r3, [r7, #20]
 8006178:	3b01      	subs	r3, #1
 800617a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	689b      	ldr	r3, [r3, #8]
 8006182:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006186:	2b80      	cmp	r3, #128	@ 0x80
 8006188:	d0f2      	beq.n	8006170 <SPI_EndRxTxTransaction+0x78>
 800618a:	e000      	b.n	800618e <SPI_EndRxTxTransaction+0x96>
        break;
 800618c:	bf00      	nop
  }

  return HAL_OK;
 800618e:	2300      	movs	r3, #0
}
 8006190:	4618      	mov	r0, r3
 8006192:	3718      	adds	r7, #24
 8006194:	46bd      	mov	sp, r7
 8006196:	bd80      	pop	{r7, pc}
 8006198:	20000008 	.word	0x20000008
 800619c:	165e9f81 	.word	0x165e9f81

080061a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b082      	sub	sp, #8
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d101      	bne.n	80061b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80061ae:	2301      	movs	r3, #1
 80061b0:	e041      	b.n	8006236 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80061b8:	b2db      	uxtb	r3, r3
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d106      	bne.n	80061cc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	2200      	movs	r2, #0
 80061c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80061c6:	6878      	ldr	r0, [r7, #4]
 80061c8:	f7fc f8b6 	bl	8002338 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2202      	movs	r2, #2
 80061d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681a      	ldr	r2, [r3, #0]
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	3304      	adds	r3, #4
 80061dc:	4619      	mov	r1, r3
 80061de:	4610      	mov	r0, r2
 80061e0:	f000 f9b6 	bl	8006550 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2201      	movs	r2, #1
 80061e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2201      	movs	r2, #1
 80061f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2201      	movs	r2, #1
 80061f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2201      	movs	r2, #1
 8006200:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2201      	movs	r2, #1
 8006208:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2201      	movs	r2, #1
 8006210:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2201      	movs	r2, #1
 8006218:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2201      	movs	r2, #1
 8006220:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2201      	movs	r2, #1
 8006228:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2201      	movs	r2, #1
 8006230:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006234:	2300      	movs	r3, #0
}
 8006236:	4618      	mov	r0, r3
 8006238:	3708      	adds	r7, #8
 800623a:	46bd      	mov	sp, r7
 800623c:	bd80      	pop	{r7, pc}
	...

08006240 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006240:	b480      	push	{r7}
 8006242:	b085      	sub	sp, #20
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800624e:	b2db      	uxtb	r3, r3
 8006250:	2b01      	cmp	r3, #1
 8006252:	d001      	beq.n	8006258 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006254:	2301      	movs	r3, #1
 8006256:	e04e      	b.n	80062f6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2202      	movs	r2, #2
 800625c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	68da      	ldr	r2, [r3, #12]
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f042 0201 	orr.w	r2, r2, #1
 800626e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	4a23      	ldr	r2, [pc, #140]	@ (8006304 <HAL_TIM_Base_Start_IT+0xc4>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d022      	beq.n	80062c0 <HAL_TIM_Base_Start_IT+0x80>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006282:	d01d      	beq.n	80062c0 <HAL_TIM_Base_Start_IT+0x80>
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	4a1f      	ldr	r2, [pc, #124]	@ (8006308 <HAL_TIM_Base_Start_IT+0xc8>)
 800628a:	4293      	cmp	r3, r2
 800628c:	d018      	beq.n	80062c0 <HAL_TIM_Base_Start_IT+0x80>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	4a1e      	ldr	r2, [pc, #120]	@ (800630c <HAL_TIM_Base_Start_IT+0xcc>)
 8006294:	4293      	cmp	r3, r2
 8006296:	d013      	beq.n	80062c0 <HAL_TIM_Base_Start_IT+0x80>
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	4a1c      	ldr	r2, [pc, #112]	@ (8006310 <HAL_TIM_Base_Start_IT+0xd0>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d00e      	beq.n	80062c0 <HAL_TIM_Base_Start_IT+0x80>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	4a1b      	ldr	r2, [pc, #108]	@ (8006314 <HAL_TIM_Base_Start_IT+0xd4>)
 80062a8:	4293      	cmp	r3, r2
 80062aa:	d009      	beq.n	80062c0 <HAL_TIM_Base_Start_IT+0x80>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	4a19      	ldr	r2, [pc, #100]	@ (8006318 <HAL_TIM_Base_Start_IT+0xd8>)
 80062b2:	4293      	cmp	r3, r2
 80062b4:	d004      	beq.n	80062c0 <HAL_TIM_Base_Start_IT+0x80>
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	4a18      	ldr	r2, [pc, #96]	@ (800631c <HAL_TIM_Base_Start_IT+0xdc>)
 80062bc:	4293      	cmp	r3, r2
 80062be:	d111      	bne.n	80062e4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	689b      	ldr	r3, [r3, #8]
 80062c6:	f003 0307 	and.w	r3, r3, #7
 80062ca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	2b06      	cmp	r3, #6
 80062d0:	d010      	beq.n	80062f4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	681a      	ldr	r2, [r3, #0]
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f042 0201 	orr.w	r2, r2, #1
 80062e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062e2:	e007      	b.n	80062f4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	681a      	ldr	r2, [r3, #0]
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f042 0201 	orr.w	r2, r2, #1
 80062f2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80062f4:	2300      	movs	r3, #0
}
 80062f6:	4618      	mov	r0, r3
 80062f8:	3714      	adds	r7, #20
 80062fa:	46bd      	mov	sp, r7
 80062fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006300:	4770      	bx	lr
 8006302:	bf00      	nop
 8006304:	40010000 	.word	0x40010000
 8006308:	40000400 	.word	0x40000400
 800630c:	40000800 	.word	0x40000800
 8006310:	40000c00 	.word	0x40000c00
 8006314:	40010400 	.word	0x40010400
 8006318:	40014000 	.word	0x40014000
 800631c:	40001800 	.word	0x40001800

08006320 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006320:	b580      	push	{r7, lr}
 8006322:	b084      	sub	sp, #16
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	68db      	ldr	r3, [r3, #12]
 800632e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	691b      	ldr	r3, [r3, #16]
 8006336:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006338:	68bb      	ldr	r3, [r7, #8]
 800633a:	f003 0302 	and.w	r3, r3, #2
 800633e:	2b00      	cmp	r3, #0
 8006340:	d020      	beq.n	8006384 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	f003 0302 	and.w	r3, r3, #2
 8006348:	2b00      	cmp	r3, #0
 800634a:	d01b      	beq.n	8006384 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f06f 0202 	mvn.w	r2, #2
 8006354:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2201      	movs	r2, #1
 800635a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	699b      	ldr	r3, [r3, #24]
 8006362:	f003 0303 	and.w	r3, r3, #3
 8006366:	2b00      	cmp	r3, #0
 8006368:	d003      	beq.n	8006372 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800636a:	6878      	ldr	r0, [r7, #4]
 800636c:	f000 f8d2 	bl	8006514 <HAL_TIM_IC_CaptureCallback>
 8006370:	e005      	b.n	800637e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006372:	6878      	ldr	r0, [r7, #4]
 8006374:	f000 f8c4 	bl	8006500 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006378:	6878      	ldr	r0, [r7, #4]
 800637a:	f000 f8d5 	bl	8006528 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	2200      	movs	r2, #0
 8006382:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006384:	68bb      	ldr	r3, [r7, #8]
 8006386:	f003 0304 	and.w	r3, r3, #4
 800638a:	2b00      	cmp	r3, #0
 800638c:	d020      	beq.n	80063d0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	f003 0304 	and.w	r3, r3, #4
 8006394:	2b00      	cmp	r3, #0
 8006396:	d01b      	beq.n	80063d0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f06f 0204 	mvn.w	r2, #4
 80063a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2202      	movs	r2, #2
 80063a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	699b      	ldr	r3, [r3, #24]
 80063ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d003      	beq.n	80063be <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063b6:	6878      	ldr	r0, [r7, #4]
 80063b8:	f000 f8ac 	bl	8006514 <HAL_TIM_IC_CaptureCallback>
 80063bc:	e005      	b.n	80063ca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063be:	6878      	ldr	r0, [r7, #4]
 80063c0:	f000 f89e 	bl	8006500 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063c4:	6878      	ldr	r0, [r7, #4]
 80063c6:	f000 f8af 	bl	8006528 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2200      	movs	r2, #0
 80063ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80063d0:	68bb      	ldr	r3, [r7, #8]
 80063d2:	f003 0308 	and.w	r3, r3, #8
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d020      	beq.n	800641c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	f003 0308 	and.w	r3, r3, #8
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d01b      	beq.n	800641c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f06f 0208 	mvn.w	r2, #8
 80063ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2204      	movs	r2, #4
 80063f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	69db      	ldr	r3, [r3, #28]
 80063fa:	f003 0303 	and.w	r3, r3, #3
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d003      	beq.n	800640a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006402:	6878      	ldr	r0, [r7, #4]
 8006404:	f000 f886 	bl	8006514 <HAL_TIM_IC_CaptureCallback>
 8006408:	e005      	b.n	8006416 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800640a:	6878      	ldr	r0, [r7, #4]
 800640c:	f000 f878 	bl	8006500 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006410:	6878      	ldr	r0, [r7, #4]
 8006412:	f000 f889 	bl	8006528 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2200      	movs	r2, #0
 800641a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800641c:	68bb      	ldr	r3, [r7, #8]
 800641e:	f003 0310 	and.w	r3, r3, #16
 8006422:	2b00      	cmp	r3, #0
 8006424:	d020      	beq.n	8006468 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	f003 0310 	and.w	r3, r3, #16
 800642c:	2b00      	cmp	r3, #0
 800642e:	d01b      	beq.n	8006468 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f06f 0210 	mvn.w	r2, #16
 8006438:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	2208      	movs	r2, #8
 800643e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	69db      	ldr	r3, [r3, #28]
 8006446:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800644a:	2b00      	cmp	r3, #0
 800644c:	d003      	beq.n	8006456 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800644e:	6878      	ldr	r0, [r7, #4]
 8006450:	f000 f860 	bl	8006514 <HAL_TIM_IC_CaptureCallback>
 8006454:	e005      	b.n	8006462 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006456:	6878      	ldr	r0, [r7, #4]
 8006458:	f000 f852 	bl	8006500 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800645c:	6878      	ldr	r0, [r7, #4]
 800645e:	f000 f863 	bl	8006528 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2200      	movs	r2, #0
 8006466:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006468:	68bb      	ldr	r3, [r7, #8]
 800646a:	f003 0301 	and.w	r3, r3, #1
 800646e:	2b00      	cmp	r3, #0
 8006470:	d00c      	beq.n	800648c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	f003 0301 	and.w	r3, r3, #1
 8006478:	2b00      	cmp	r3, #0
 800647a:	d007      	beq.n	800648c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f06f 0201 	mvn.w	r2, #1
 8006484:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006486:	6878      	ldr	r0, [r7, #4]
 8006488:	f7fb fbc0 	bl	8001c0c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800648c:	68bb      	ldr	r3, [r7, #8]
 800648e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006492:	2b00      	cmp	r3, #0
 8006494:	d00c      	beq.n	80064b0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800649c:	2b00      	cmp	r3, #0
 800649e:	d007      	beq.n	80064b0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80064a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80064aa:	6878      	ldr	r0, [r7, #4]
 80064ac:	f000 f97c 	bl	80067a8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d00c      	beq.n	80064d4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d007      	beq.n	80064d4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80064cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80064ce:	6878      	ldr	r0, [r7, #4]
 80064d0:	f000 f834 	bl	800653c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80064d4:	68bb      	ldr	r3, [r7, #8]
 80064d6:	f003 0320 	and.w	r3, r3, #32
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d00c      	beq.n	80064f8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	f003 0320 	and.w	r3, r3, #32
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d007      	beq.n	80064f8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f06f 0220 	mvn.w	r2, #32
 80064f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80064f2:	6878      	ldr	r0, [r7, #4]
 80064f4:	f000 f94e 	bl	8006794 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80064f8:	bf00      	nop
 80064fa:	3710      	adds	r7, #16
 80064fc:	46bd      	mov	sp, r7
 80064fe:	bd80      	pop	{r7, pc}

08006500 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006500:	b480      	push	{r7}
 8006502:	b083      	sub	sp, #12
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006508:	bf00      	nop
 800650a:	370c      	adds	r7, #12
 800650c:	46bd      	mov	sp, r7
 800650e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006512:	4770      	bx	lr

08006514 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006514:	b480      	push	{r7}
 8006516:	b083      	sub	sp, #12
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800651c:	bf00      	nop
 800651e:	370c      	adds	r7, #12
 8006520:	46bd      	mov	sp, r7
 8006522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006526:	4770      	bx	lr

08006528 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006528:	b480      	push	{r7}
 800652a:	b083      	sub	sp, #12
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006530:	bf00      	nop
 8006532:	370c      	adds	r7, #12
 8006534:	46bd      	mov	sp, r7
 8006536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653a:	4770      	bx	lr

0800653c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800653c:	b480      	push	{r7}
 800653e:	b083      	sub	sp, #12
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006544:	bf00      	nop
 8006546:	370c      	adds	r7, #12
 8006548:	46bd      	mov	sp, r7
 800654a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654e:	4770      	bx	lr

08006550 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006550:	b480      	push	{r7}
 8006552:	b085      	sub	sp, #20
 8006554:	af00      	add	r7, sp, #0
 8006556:	6078      	str	r0, [r7, #4]
 8006558:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	4a43      	ldr	r2, [pc, #268]	@ (8006670 <TIM_Base_SetConfig+0x120>)
 8006564:	4293      	cmp	r3, r2
 8006566:	d013      	beq.n	8006590 <TIM_Base_SetConfig+0x40>
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800656e:	d00f      	beq.n	8006590 <TIM_Base_SetConfig+0x40>
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	4a40      	ldr	r2, [pc, #256]	@ (8006674 <TIM_Base_SetConfig+0x124>)
 8006574:	4293      	cmp	r3, r2
 8006576:	d00b      	beq.n	8006590 <TIM_Base_SetConfig+0x40>
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	4a3f      	ldr	r2, [pc, #252]	@ (8006678 <TIM_Base_SetConfig+0x128>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d007      	beq.n	8006590 <TIM_Base_SetConfig+0x40>
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	4a3e      	ldr	r2, [pc, #248]	@ (800667c <TIM_Base_SetConfig+0x12c>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d003      	beq.n	8006590 <TIM_Base_SetConfig+0x40>
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	4a3d      	ldr	r2, [pc, #244]	@ (8006680 <TIM_Base_SetConfig+0x130>)
 800658c:	4293      	cmp	r3, r2
 800658e:	d108      	bne.n	80065a2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006596:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006598:	683b      	ldr	r3, [r7, #0]
 800659a:	685b      	ldr	r3, [r3, #4]
 800659c:	68fa      	ldr	r2, [r7, #12]
 800659e:	4313      	orrs	r3, r2
 80065a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	4a32      	ldr	r2, [pc, #200]	@ (8006670 <TIM_Base_SetConfig+0x120>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d02b      	beq.n	8006602 <TIM_Base_SetConfig+0xb2>
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065b0:	d027      	beq.n	8006602 <TIM_Base_SetConfig+0xb2>
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	4a2f      	ldr	r2, [pc, #188]	@ (8006674 <TIM_Base_SetConfig+0x124>)
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d023      	beq.n	8006602 <TIM_Base_SetConfig+0xb2>
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	4a2e      	ldr	r2, [pc, #184]	@ (8006678 <TIM_Base_SetConfig+0x128>)
 80065be:	4293      	cmp	r3, r2
 80065c0:	d01f      	beq.n	8006602 <TIM_Base_SetConfig+0xb2>
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	4a2d      	ldr	r2, [pc, #180]	@ (800667c <TIM_Base_SetConfig+0x12c>)
 80065c6:	4293      	cmp	r3, r2
 80065c8:	d01b      	beq.n	8006602 <TIM_Base_SetConfig+0xb2>
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	4a2c      	ldr	r2, [pc, #176]	@ (8006680 <TIM_Base_SetConfig+0x130>)
 80065ce:	4293      	cmp	r3, r2
 80065d0:	d017      	beq.n	8006602 <TIM_Base_SetConfig+0xb2>
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	4a2b      	ldr	r2, [pc, #172]	@ (8006684 <TIM_Base_SetConfig+0x134>)
 80065d6:	4293      	cmp	r3, r2
 80065d8:	d013      	beq.n	8006602 <TIM_Base_SetConfig+0xb2>
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	4a2a      	ldr	r2, [pc, #168]	@ (8006688 <TIM_Base_SetConfig+0x138>)
 80065de:	4293      	cmp	r3, r2
 80065e0:	d00f      	beq.n	8006602 <TIM_Base_SetConfig+0xb2>
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	4a29      	ldr	r2, [pc, #164]	@ (800668c <TIM_Base_SetConfig+0x13c>)
 80065e6:	4293      	cmp	r3, r2
 80065e8:	d00b      	beq.n	8006602 <TIM_Base_SetConfig+0xb2>
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	4a28      	ldr	r2, [pc, #160]	@ (8006690 <TIM_Base_SetConfig+0x140>)
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d007      	beq.n	8006602 <TIM_Base_SetConfig+0xb2>
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	4a27      	ldr	r2, [pc, #156]	@ (8006694 <TIM_Base_SetConfig+0x144>)
 80065f6:	4293      	cmp	r3, r2
 80065f8:	d003      	beq.n	8006602 <TIM_Base_SetConfig+0xb2>
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	4a26      	ldr	r2, [pc, #152]	@ (8006698 <TIM_Base_SetConfig+0x148>)
 80065fe:	4293      	cmp	r3, r2
 8006600:	d108      	bne.n	8006614 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006608:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	68db      	ldr	r3, [r3, #12]
 800660e:	68fa      	ldr	r2, [r7, #12]
 8006610:	4313      	orrs	r3, r2
 8006612:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	695b      	ldr	r3, [r3, #20]
 800661e:	4313      	orrs	r3, r2
 8006620:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	689a      	ldr	r2, [r3, #8]
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800662a:	683b      	ldr	r3, [r7, #0]
 800662c:	681a      	ldr	r2, [r3, #0]
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	4a0e      	ldr	r2, [pc, #56]	@ (8006670 <TIM_Base_SetConfig+0x120>)
 8006636:	4293      	cmp	r3, r2
 8006638:	d003      	beq.n	8006642 <TIM_Base_SetConfig+0xf2>
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	4a10      	ldr	r2, [pc, #64]	@ (8006680 <TIM_Base_SetConfig+0x130>)
 800663e:	4293      	cmp	r3, r2
 8006640:	d103      	bne.n	800664a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	691a      	ldr	r2, [r3, #16]
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f043 0204 	orr.w	r2, r3, #4
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2201      	movs	r2, #1
 800665a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	68fa      	ldr	r2, [r7, #12]
 8006660:	601a      	str	r2, [r3, #0]
}
 8006662:	bf00      	nop
 8006664:	3714      	adds	r7, #20
 8006666:	46bd      	mov	sp, r7
 8006668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666c:	4770      	bx	lr
 800666e:	bf00      	nop
 8006670:	40010000 	.word	0x40010000
 8006674:	40000400 	.word	0x40000400
 8006678:	40000800 	.word	0x40000800
 800667c:	40000c00 	.word	0x40000c00
 8006680:	40010400 	.word	0x40010400
 8006684:	40014000 	.word	0x40014000
 8006688:	40014400 	.word	0x40014400
 800668c:	40014800 	.word	0x40014800
 8006690:	40001800 	.word	0x40001800
 8006694:	40001c00 	.word	0x40001c00
 8006698:	40002000 	.word	0x40002000

0800669c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800669c:	b480      	push	{r7}
 800669e:	b085      	sub	sp, #20
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]
 80066a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80066ac:	2b01      	cmp	r3, #1
 80066ae:	d101      	bne.n	80066b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80066b0:	2302      	movs	r3, #2
 80066b2:	e05a      	b.n	800676a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2201      	movs	r2, #1
 80066b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2202      	movs	r2, #2
 80066c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	685b      	ldr	r3, [r3, #4]
 80066ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	689b      	ldr	r3, [r3, #8]
 80066d2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	68fa      	ldr	r2, [r7, #12]
 80066e2:	4313      	orrs	r3, r2
 80066e4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	68fa      	ldr	r2, [r7, #12]
 80066ec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	4a21      	ldr	r2, [pc, #132]	@ (8006778 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80066f4:	4293      	cmp	r3, r2
 80066f6:	d022      	beq.n	800673e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006700:	d01d      	beq.n	800673e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	4a1d      	ldr	r2, [pc, #116]	@ (800677c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006708:	4293      	cmp	r3, r2
 800670a:	d018      	beq.n	800673e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	4a1b      	ldr	r2, [pc, #108]	@ (8006780 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006712:	4293      	cmp	r3, r2
 8006714:	d013      	beq.n	800673e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	4a1a      	ldr	r2, [pc, #104]	@ (8006784 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800671c:	4293      	cmp	r3, r2
 800671e:	d00e      	beq.n	800673e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	4a18      	ldr	r2, [pc, #96]	@ (8006788 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006726:	4293      	cmp	r3, r2
 8006728:	d009      	beq.n	800673e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	4a17      	ldr	r2, [pc, #92]	@ (800678c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006730:	4293      	cmp	r3, r2
 8006732:	d004      	beq.n	800673e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	4a15      	ldr	r2, [pc, #84]	@ (8006790 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800673a:	4293      	cmp	r3, r2
 800673c:	d10c      	bne.n	8006758 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800673e:	68bb      	ldr	r3, [r7, #8]
 8006740:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006744:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	685b      	ldr	r3, [r3, #4]
 800674a:	68ba      	ldr	r2, [r7, #8]
 800674c:	4313      	orrs	r3, r2
 800674e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	68ba      	ldr	r2, [r7, #8]
 8006756:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	2201      	movs	r2, #1
 800675c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2200      	movs	r2, #0
 8006764:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006768:	2300      	movs	r3, #0
}
 800676a:	4618      	mov	r0, r3
 800676c:	3714      	adds	r7, #20
 800676e:	46bd      	mov	sp, r7
 8006770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006774:	4770      	bx	lr
 8006776:	bf00      	nop
 8006778:	40010000 	.word	0x40010000
 800677c:	40000400 	.word	0x40000400
 8006780:	40000800 	.word	0x40000800
 8006784:	40000c00 	.word	0x40000c00
 8006788:	40010400 	.word	0x40010400
 800678c:	40014000 	.word	0x40014000
 8006790:	40001800 	.word	0x40001800

08006794 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006794:	b480      	push	{r7}
 8006796:	b083      	sub	sp, #12
 8006798:	af00      	add	r7, sp, #0
 800679a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800679c:	bf00      	nop
 800679e:	370c      	adds	r7, #12
 80067a0:	46bd      	mov	sp, r7
 80067a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a6:	4770      	bx	lr

080067a8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80067a8:	b480      	push	{r7}
 80067aa:	b083      	sub	sp, #12
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80067b0:	bf00      	nop
 80067b2:	370c      	adds	r7, #12
 80067b4:	46bd      	mov	sp, r7
 80067b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ba:	4770      	bx	lr

080067bc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80067bc:	b580      	push	{r7, lr}
 80067be:	b082      	sub	sp, #8
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d101      	bne.n	80067ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80067ca:	2301      	movs	r3, #1
 80067cc:	e042      	b.n	8006854 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80067d4:	b2db      	uxtb	r3, r3
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d106      	bne.n	80067e8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2200      	movs	r2, #0
 80067de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80067e2:	6878      	ldr	r0, [r7, #4]
 80067e4:	f7fb fdf4 	bl	80023d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2224      	movs	r2, #36	@ 0x24
 80067ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	68da      	ldr	r2, [r3, #12]
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80067fe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006800:	6878      	ldr	r0, [r7, #4]
 8006802:	f000 fdd3 	bl	80073ac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	691a      	ldr	r2, [r3, #16]
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006814:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	695a      	ldr	r2, [r3, #20]
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006824:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	68da      	ldr	r2, [r3, #12]
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006834:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	2200      	movs	r2, #0
 800683a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2220      	movs	r2, #32
 8006840:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2220      	movs	r2, #32
 8006848:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2200      	movs	r2, #0
 8006850:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006852:	2300      	movs	r3, #0
}
 8006854:	4618      	mov	r0, r3
 8006856:	3708      	adds	r7, #8
 8006858:	46bd      	mov	sp, r7
 800685a:	bd80      	pop	{r7, pc}

0800685c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800685c:	b580      	push	{r7, lr}
 800685e:	b08a      	sub	sp, #40	@ 0x28
 8006860:	af02      	add	r7, sp, #8
 8006862:	60f8      	str	r0, [r7, #12]
 8006864:	60b9      	str	r1, [r7, #8]
 8006866:	603b      	str	r3, [r7, #0]
 8006868:	4613      	mov	r3, r2
 800686a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800686c:	2300      	movs	r3, #0
 800686e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006876:	b2db      	uxtb	r3, r3
 8006878:	2b20      	cmp	r3, #32
 800687a:	d175      	bne.n	8006968 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800687c:	68bb      	ldr	r3, [r7, #8]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d002      	beq.n	8006888 <HAL_UART_Transmit+0x2c>
 8006882:	88fb      	ldrh	r3, [r7, #6]
 8006884:	2b00      	cmp	r3, #0
 8006886:	d101      	bne.n	800688c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006888:	2301      	movs	r3, #1
 800688a:	e06e      	b.n	800696a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	2200      	movs	r2, #0
 8006890:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	2221      	movs	r2, #33	@ 0x21
 8006896:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800689a:	f7fb fe41 	bl	8002520 <HAL_GetTick>
 800689e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	88fa      	ldrh	r2, [r7, #6]
 80068a4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	88fa      	ldrh	r2, [r7, #6]
 80068aa:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	689b      	ldr	r3, [r3, #8]
 80068b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80068b4:	d108      	bne.n	80068c8 <HAL_UART_Transmit+0x6c>
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	691b      	ldr	r3, [r3, #16]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d104      	bne.n	80068c8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80068be:	2300      	movs	r3, #0
 80068c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80068c2:	68bb      	ldr	r3, [r7, #8]
 80068c4:	61bb      	str	r3, [r7, #24]
 80068c6:	e003      	b.n	80068d0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80068c8:	68bb      	ldr	r3, [r7, #8]
 80068ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80068cc:	2300      	movs	r3, #0
 80068ce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80068d0:	e02e      	b.n	8006930 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	9300      	str	r3, [sp, #0]
 80068d6:	697b      	ldr	r3, [r7, #20]
 80068d8:	2200      	movs	r2, #0
 80068da:	2180      	movs	r1, #128	@ 0x80
 80068dc:	68f8      	ldr	r0, [r7, #12]
 80068de:	f000 fb37 	bl	8006f50 <UART_WaitOnFlagUntilTimeout>
 80068e2:	4603      	mov	r3, r0
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d005      	beq.n	80068f4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	2220      	movs	r2, #32
 80068ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80068f0:	2303      	movs	r3, #3
 80068f2:	e03a      	b.n	800696a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80068f4:	69fb      	ldr	r3, [r7, #28]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d10b      	bne.n	8006912 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80068fa:	69bb      	ldr	r3, [r7, #24]
 80068fc:	881b      	ldrh	r3, [r3, #0]
 80068fe:	461a      	mov	r2, r3
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006908:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800690a:	69bb      	ldr	r3, [r7, #24]
 800690c:	3302      	adds	r3, #2
 800690e:	61bb      	str	r3, [r7, #24]
 8006910:	e007      	b.n	8006922 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006912:	69fb      	ldr	r3, [r7, #28]
 8006914:	781a      	ldrb	r2, [r3, #0]
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800691c:	69fb      	ldr	r3, [r7, #28]
 800691e:	3301      	adds	r3, #1
 8006920:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006926:	b29b      	uxth	r3, r3
 8006928:	3b01      	subs	r3, #1
 800692a:	b29a      	uxth	r2, r3
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006934:	b29b      	uxth	r3, r3
 8006936:	2b00      	cmp	r3, #0
 8006938:	d1cb      	bne.n	80068d2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800693a:	683b      	ldr	r3, [r7, #0]
 800693c:	9300      	str	r3, [sp, #0]
 800693e:	697b      	ldr	r3, [r7, #20]
 8006940:	2200      	movs	r2, #0
 8006942:	2140      	movs	r1, #64	@ 0x40
 8006944:	68f8      	ldr	r0, [r7, #12]
 8006946:	f000 fb03 	bl	8006f50 <UART_WaitOnFlagUntilTimeout>
 800694a:	4603      	mov	r3, r0
 800694c:	2b00      	cmp	r3, #0
 800694e:	d005      	beq.n	800695c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	2220      	movs	r2, #32
 8006954:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006958:	2303      	movs	r3, #3
 800695a:	e006      	b.n	800696a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	2220      	movs	r2, #32
 8006960:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006964:	2300      	movs	r3, #0
 8006966:	e000      	b.n	800696a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006968:	2302      	movs	r3, #2
  }
}
 800696a:	4618      	mov	r0, r3
 800696c:	3720      	adds	r7, #32
 800696e:	46bd      	mov	sp, r7
 8006970:	bd80      	pop	{r7, pc}

08006972 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006972:	b580      	push	{r7, lr}
 8006974:	b084      	sub	sp, #16
 8006976:	af00      	add	r7, sp, #0
 8006978:	60f8      	str	r0, [r7, #12]
 800697a:	60b9      	str	r1, [r7, #8]
 800697c:	4613      	mov	r3, r2
 800697e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006986:	b2db      	uxtb	r3, r3
 8006988:	2b20      	cmp	r3, #32
 800698a:	d112      	bne.n	80069b2 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800698c:	68bb      	ldr	r3, [r7, #8]
 800698e:	2b00      	cmp	r3, #0
 8006990:	d002      	beq.n	8006998 <HAL_UART_Receive_IT+0x26>
 8006992:	88fb      	ldrh	r3, [r7, #6]
 8006994:	2b00      	cmp	r3, #0
 8006996:	d101      	bne.n	800699c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006998:	2301      	movs	r3, #1
 800699a:	e00b      	b.n	80069b4 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	2200      	movs	r2, #0
 80069a0:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80069a2:	88fb      	ldrh	r3, [r7, #6]
 80069a4:	461a      	mov	r2, r3
 80069a6:	68b9      	ldr	r1, [r7, #8]
 80069a8:	68f8      	ldr	r0, [r7, #12]
 80069aa:	f000 fb2a 	bl	8007002 <UART_Start_Receive_IT>
 80069ae:	4603      	mov	r3, r0
 80069b0:	e000      	b.n	80069b4 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80069b2:	2302      	movs	r3, #2
  }
}
 80069b4:	4618      	mov	r0, r3
 80069b6:	3710      	adds	r7, #16
 80069b8:	46bd      	mov	sp, r7
 80069ba:	bd80      	pop	{r7, pc}

080069bc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80069bc:	b580      	push	{r7, lr}
 80069be:	b0ba      	sub	sp, #232	@ 0xe8
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	68db      	ldr	r3, [r3, #12]
 80069d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	695b      	ldr	r3, [r3, #20]
 80069de:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80069e2:	2300      	movs	r3, #0
 80069e4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80069e8:	2300      	movs	r3, #0
 80069ea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80069ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069f2:	f003 030f 	and.w	r3, r3, #15
 80069f6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80069fa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d10f      	bne.n	8006a22 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006a02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a06:	f003 0320 	and.w	r3, r3, #32
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d009      	beq.n	8006a22 <HAL_UART_IRQHandler+0x66>
 8006a0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a12:	f003 0320 	and.w	r3, r3, #32
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d003      	beq.n	8006a22 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006a1a:	6878      	ldr	r0, [r7, #4]
 8006a1c:	f000 fc07 	bl	800722e <UART_Receive_IT>
      return;
 8006a20:	e273      	b.n	8006f0a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006a22:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	f000 80de 	beq.w	8006be8 <HAL_UART_IRQHandler+0x22c>
 8006a2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006a30:	f003 0301 	and.w	r3, r3, #1
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d106      	bne.n	8006a46 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006a38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a3c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	f000 80d1 	beq.w	8006be8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006a46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a4a:	f003 0301 	and.w	r3, r3, #1
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d00b      	beq.n	8006a6a <HAL_UART_IRQHandler+0xae>
 8006a52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d005      	beq.n	8006a6a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a62:	f043 0201 	orr.w	r2, r3, #1
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006a6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a6e:	f003 0304 	and.w	r3, r3, #4
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d00b      	beq.n	8006a8e <HAL_UART_IRQHandler+0xd2>
 8006a76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006a7a:	f003 0301 	and.w	r3, r3, #1
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d005      	beq.n	8006a8e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a86:	f043 0202 	orr.w	r2, r3, #2
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006a8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a92:	f003 0302 	and.w	r3, r3, #2
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d00b      	beq.n	8006ab2 <HAL_UART_IRQHandler+0xf6>
 8006a9a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006a9e:	f003 0301 	and.w	r3, r3, #1
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d005      	beq.n	8006ab2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006aaa:	f043 0204 	orr.w	r2, r3, #4
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006ab2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ab6:	f003 0308 	and.w	r3, r3, #8
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d011      	beq.n	8006ae2 <HAL_UART_IRQHandler+0x126>
 8006abe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ac2:	f003 0320 	and.w	r3, r3, #32
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d105      	bne.n	8006ad6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006aca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006ace:	f003 0301 	and.w	r3, r3, #1
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d005      	beq.n	8006ae2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ada:	f043 0208 	orr.w	r2, r3, #8
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	f000 820a 	beq.w	8006f00 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006aec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006af0:	f003 0320 	and.w	r3, r3, #32
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d008      	beq.n	8006b0a <HAL_UART_IRQHandler+0x14e>
 8006af8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006afc:	f003 0320 	and.w	r3, r3, #32
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d002      	beq.n	8006b0a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006b04:	6878      	ldr	r0, [r7, #4]
 8006b06:	f000 fb92 	bl	800722e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	695b      	ldr	r3, [r3, #20]
 8006b10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b14:	2b40      	cmp	r3, #64	@ 0x40
 8006b16:	bf0c      	ite	eq
 8006b18:	2301      	moveq	r3, #1
 8006b1a:	2300      	movne	r3, #0
 8006b1c:	b2db      	uxtb	r3, r3
 8006b1e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b26:	f003 0308 	and.w	r3, r3, #8
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d103      	bne.n	8006b36 <HAL_UART_IRQHandler+0x17a>
 8006b2e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d04f      	beq.n	8006bd6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006b36:	6878      	ldr	r0, [r7, #4]
 8006b38:	f000 fa9d 	bl	8007076 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	695b      	ldr	r3, [r3, #20]
 8006b42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b46:	2b40      	cmp	r3, #64	@ 0x40
 8006b48:	d141      	bne.n	8006bce <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	3314      	adds	r3, #20
 8006b50:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b54:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006b58:	e853 3f00 	ldrex	r3, [r3]
 8006b5c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006b60:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006b64:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b68:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	3314      	adds	r3, #20
 8006b72:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006b76:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006b7a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b7e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006b82:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006b86:	e841 2300 	strex	r3, r2, [r1]
 8006b8a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006b8e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d1d9      	bne.n	8006b4a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d013      	beq.n	8006bc6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ba2:	4a8a      	ldr	r2, [pc, #552]	@ (8006dcc <HAL_UART_IRQHandler+0x410>)
 8006ba4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006baa:	4618      	mov	r0, r3
 8006bac:	f7fc fb56 	bl	800325c <HAL_DMA_Abort_IT>
 8006bb0:	4603      	mov	r3, r0
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d016      	beq.n	8006be4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006bbc:	687a      	ldr	r2, [r7, #4]
 8006bbe:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006bc0:	4610      	mov	r0, r2
 8006bc2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bc4:	e00e      	b.n	8006be4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006bc6:	6878      	ldr	r0, [r7, #4]
 8006bc8:	f000 f9ac 	bl	8006f24 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bcc:	e00a      	b.n	8006be4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006bce:	6878      	ldr	r0, [r7, #4]
 8006bd0:	f000 f9a8 	bl	8006f24 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bd4:	e006      	b.n	8006be4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006bd6:	6878      	ldr	r0, [r7, #4]
 8006bd8:	f000 f9a4 	bl	8006f24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2200      	movs	r2, #0
 8006be0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006be2:	e18d      	b.n	8006f00 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006be4:	bf00      	nop
    return;
 8006be6:	e18b      	b.n	8006f00 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bec:	2b01      	cmp	r3, #1
 8006bee:	f040 8167 	bne.w	8006ec0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006bf2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006bf6:	f003 0310 	and.w	r3, r3, #16
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	f000 8160 	beq.w	8006ec0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8006c00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c04:	f003 0310 	and.w	r3, r3, #16
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	f000 8159 	beq.w	8006ec0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006c0e:	2300      	movs	r3, #0
 8006c10:	60bb      	str	r3, [r7, #8]
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	60bb      	str	r3, [r7, #8]
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	685b      	ldr	r3, [r3, #4]
 8006c20:	60bb      	str	r3, [r7, #8]
 8006c22:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	695b      	ldr	r3, [r3, #20]
 8006c2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c2e:	2b40      	cmp	r3, #64	@ 0x40
 8006c30:	f040 80ce 	bne.w	8006dd0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	685b      	ldr	r3, [r3, #4]
 8006c3c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006c40:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	f000 80a9 	beq.w	8006d9c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006c4e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006c52:	429a      	cmp	r2, r3
 8006c54:	f080 80a2 	bcs.w	8006d9c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006c5e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c64:	69db      	ldr	r3, [r3, #28]
 8006c66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c6a:	f000 8088 	beq.w	8006d7e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	330c      	adds	r3, #12
 8006c74:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c78:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006c7c:	e853 3f00 	ldrex	r3, [r3]
 8006c80:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006c84:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006c88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006c8c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	330c      	adds	r3, #12
 8006c96:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006c9a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006c9e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ca2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006ca6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006caa:	e841 2300 	strex	r3, r2, [r1]
 8006cae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006cb2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d1d9      	bne.n	8006c6e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	3314      	adds	r3, #20
 8006cc0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cc2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006cc4:	e853 3f00 	ldrex	r3, [r3]
 8006cc8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006cca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006ccc:	f023 0301 	bic.w	r3, r3, #1
 8006cd0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	3314      	adds	r3, #20
 8006cda:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006cde:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006ce2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ce4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006ce6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006cea:	e841 2300 	strex	r3, r2, [r1]
 8006cee:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006cf0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d1e1      	bne.n	8006cba <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	3314      	adds	r3, #20
 8006cfc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cfe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006d00:	e853 3f00 	ldrex	r3, [r3]
 8006d04:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006d06:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006d08:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006d0c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	3314      	adds	r3, #20
 8006d16:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006d1a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006d1c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d1e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006d20:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006d22:	e841 2300 	strex	r3, r2, [r1]
 8006d26:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006d28:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d1e3      	bne.n	8006cf6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	2220      	movs	r2, #32
 8006d32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	2200      	movs	r2, #0
 8006d3a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	330c      	adds	r3, #12
 8006d42:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d46:	e853 3f00 	ldrex	r3, [r3]
 8006d4a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006d4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006d4e:	f023 0310 	bic.w	r3, r3, #16
 8006d52:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	330c      	adds	r3, #12
 8006d5c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006d60:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006d62:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d64:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006d66:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006d68:	e841 2300 	strex	r3, r2, [r1]
 8006d6c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006d6e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d1e3      	bne.n	8006d3c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d78:	4618      	mov	r0, r3
 8006d7a:	f7fc f9ff 	bl	800317c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	2202      	movs	r2, #2
 8006d82:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006d8c:	b29b      	uxth	r3, r3
 8006d8e:	1ad3      	subs	r3, r2, r3
 8006d90:	b29b      	uxth	r3, r3
 8006d92:	4619      	mov	r1, r3
 8006d94:	6878      	ldr	r0, [r7, #4]
 8006d96:	f000 f8cf 	bl	8006f38 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006d9a:	e0b3      	b.n	8006f04 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006da0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006da4:	429a      	cmp	r2, r3
 8006da6:	f040 80ad 	bne.w	8006f04 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dae:	69db      	ldr	r3, [r3, #28]
 8006db0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006db4:	f040 80a6 	bne.w	8006f04 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2202      	movs	r2, #2
 8006dbc:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006dc2:	4619      	mov	r1, r3
 8006dc4:	6878      	ldr	r0, [r7, #4]
 8006dc6:	f000 f8b7 	bl	8006f38 <HAL_UARTEx_RxEventCallback>
      return;
 8006dca:	e09b      	b.n	8006f04 <HAL_UART_IRQHandler+0x548>
 8006dcc:	0800713d 	.word	0x0800713d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006dd8:	b29b      	uxth	r3, r3
 8006dda:	1ad3      	subs	r3, r2, r3
 8006ddc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006de4:	b29b      	uxth	r3, r3
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	f000 808e 	beq.w	8006f08 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8006dec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	f000 8089 	beq.w	8006f08 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	330c      	adds	r3, #12
 8006dfc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e00:	e853 3f00 	ldrex	r3, [r3]
 8006e04:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006e06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e08:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006e0c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	330c      	adds	r3, #12
 8006e16:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006e1a:	647a      	str	r2, [r7, #68]	@ 0x44
 8006e1c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e1e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006e20:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e22:	e841 2300 	strex	r3, r2, [r1]
 8006e26:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006e28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d1e3      	bne.n	8006df6 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	3314      	adds	r3, #20
 8006e34:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e38:	e853 3f00 	ldrex	r3, [r3]
 8006e3c:	623b      	str	r3, [r7, #32]
   return(result);
 8006e3e:	6a3b      	ldr	r3, [r7, #32]
 8006e40:	f023 0301 	bic.w	r3, r3, #1
 8006e44:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	3314      	adds	r3, #20
 8006e4e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006e52:	633a      	str	r2, [r7, #48]	@ 0x30
 8006e54:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e56:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006e58:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e5a:	e841 2300 	strex	r3, r2, [r1]
 8006e5e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006e60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d1e3      	bne.n	8006e2e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2220      	movs	r2, #32
 8006e6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2200      	movs	r2, #0
 8006e72:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	330c      	adds	r3, #12
 8006e7a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e7c:	693b      	ldr	r3, [r7, #16]
 8006e7e:	e853 3f00 	ldrex	r3, [r3]
 8006e82:	60fb      	str	r3, [r7, #12]
   return(result);
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	f023 0310 	bic.w	r3, r3, #16
 8006e8a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	330c      	adds	r3, #12
 8006e94:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006e98:	61fa      	str	r2, [r7, #28]
 8006e9a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e9c:	69b9      	ldr	r1, [r7, #24]
 8006e9e:	69fa      	ldr	r2, [r7, #28]
 8006ea0:	e841 2300 	strex	r3, r2, [r1]
 8006ea4:	617b      	str	r3, [r7, #20]
   return(result);
 8006ea6:	697b      	ldr	r3, [r7, #20]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d1e3      	bne.n	8006e74 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2202      	movs	r2, #2
 8006eb0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006eb2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006eb6:	4619      	mov	r1, r3
 8006eb8:	6878      	ldr	r0, [r7, #4]
 8006eba:	f000 f83d 	bl	8006f38 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006ebe:	e023      	b.n	8006f08 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006ec0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ec4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d009      	beq.n	8006ee0 <HAL_UART_IRQHandler+0x524>
 8006ecc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ed0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d003      	beq.n	8006ee0 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8006ed8:	6878      	ldr	r0, [r7, #4]
 8006eda:	f000 f940 	bl	800715e <UART_Transmit_IT>
    return;
 8006ede:	e014      	b.n	8006f0a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006ee0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ee4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d00e      	beq.n	8006f0a <HAL_UART_IRQHandler+0x54e>
 8006eec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ef0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d008      	beq.n	8006f0a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8006ef8:	6878      	ldr	r0, [r7, #4]
 8006efa:	f000 f980 	bl	80071fe <UART_EndTransmit_IT>
    return;
 8006efe:	e004      	b.n	8006f0a <HAL_UART_IRQHandler+0x54e>
    return;
 8006f00:	bf00      	nop
 8006f02:	e002      	b.n	8006f0a <HAL_UART_IRQHandler+0x54e>
      return;
 8006f04:	bf00      	nop
 8006f06:	e000      	b.n	8006f0a <HAL_UART_IRQHandler+0x54e>
      return;
 8006f08:	bf00      	nop
  }
}
 8006f0a:	37e8      	adds	r7, #232	@ 0xe8
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	bd80      	pop	{r7, pc}

08006f10 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006f10:	b480      	push	{r7}
 8006f12:	b083      	sub	sp, #12
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006f18:	bf00      	nop
 8006f1a:	370c      	adds	r7, #12
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f22:	4770      	bx	lr

08006f24 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006f24:	b480      	push	{r7}
 8006f26:	b083      	sub	sp, #12
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006f2c:	bf00      	nop
 8006f2e:	370c      	adds	r7, #12
 8006f30:	46bd      	mov	sp, r7
 8006f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f36:	4770      	bx	lr

08006f38 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006f38:	b480      	push	{r7}
 8006f3a:	b083      	sub	sp, #12
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
 8006f40:	460b      	mov	r3, r1
 8006f42:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006f44:	bf00      	nop
 8006f46:	370c      	adds	r7, #12
 8006f48:	46bd      	mov	sp, r7
 8006f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4e:	4770      	bx	lr

08006f50 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b086      	sub	sp, #24
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	60f8      	str	r0, [r7, #12]
 8006f58:	60b9      	str	r1, [r7, #8]
 8006f5a:	603b      	str	r3, [r7, #0]
 8006f5c:	4613      	mov	r3, r2
 8006f5e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f60:	e03b      	b.n	8006fda <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f62:	6a3b      	ldr	r3, [r7, #32]
 8006f64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f68:	d037      	beq.n	8006fda <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f6a:	f7fb fad9 	bl	8002520 <HAL_GetTick>
 8006f6e:	4602      	mov	r2, r0
 8006f70:	683b      	ldr	r3, [r7, #0]
 8006f72:	1ad3      	subs	r3, r2, r3
 8006f74:	6a3a      	ldr	r2, [r7, #32]
 8006f76:	429a      	cmp	r2, r3
 8006f78:	d302      	bcc.n	8006f80 <UART_WaitOnFlagUntilTimeout+0x30>
 8006f7a:	6a3b      	ldr	r3, [r7, #32]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d101      	bne.n	8006f84 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006f80:	2303      	movs	r3, #3
 8006f82:	e03a      	b.n	8006ffa <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	68db      	ldr	r3, [r3, #12]
 8006f8a:	f003 0304 	and.w	r3, r3, #4
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d023      	beq.n	8006fda <UART_WaitOnFlagUntilTimeout+0x8a>
 8006f92:	68bb      	ldr	r3, [r7, #8]
 8006f94:	2b80      	cmp	r3, #128	@ 0x80
 8006f96:	d020      	beq.n	8006fda <UART_WaitOnFlagUntilTimeout+0x8a>
 8006f98:	68bb      	ldr	r3, [r7, #8]
 8006f9a:	2b40      	cmp	r3, #64	@ 0x40
 8006f9c:	d01d      	beq.n	8006fda <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f003 0308 	and.w	r3, r3, #8
 8006fa8:	2b08      	cmp	r3, #8
 8006faa:	d116      	bne.n	8006fda <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006fac:	2300      	movs	r3, #0
 8006fae:	617b      	str	r3, [r7, #20]
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	617b      	str	r3, [r7, #20]
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	685b      	ldr	r3, [r3, #4]
 8006fbe:	617b      	str	r3, [r7, #20]
 8006fc0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006fc2:	68f8      	ldr	r0, [r7, #12]
 8006fc4:	f000 f857 	bl	8007076 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	2208      	movs	r2, #8
 8006fcc:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006fd6:	2301      	movs	r3, #1
 8006fd8:	e00f      	b.n	8006ffa <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	681a      	ldr	r2, [r3, #0]
 8006fe0:	68bb      	ldr	r3, [r7, #8]
 8006fe2:	4013      	ands	r3, r2
 8006fe4:	68ba      	ldr	r2, [r7, #8]
 8006fe6:	429a      	cmp	r2, r3
 8006fe8:	bf0c      	ite	eq
 8006fea:	2301      	moveq	r3, #1
 8006fec:	2300      	movne	r3, #0
 8006fee:	b2db      	uxtb	r3, r3
 8006ff0:	461a      	mov	r2, r3
 8006ff2:	79fb      	ldrb	r3, [r7, #7]
 8006ff4:	429a      	cmp	r2, r3
 8006ff6:	d0b4      	beq.n	8006f62 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006ff8:	2300      	movs	r3, #0
}
 8006ffa:	4618      	mov	r0, r3
 8006ffc:	3718      	adds	r7, #24
 8006ffe:	46bd      	mov	sp, r7
 8007000:	bd80      	pop	{r7, pc}

08007002 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007002:	b480      	push	{r7}
 8007004:	b085      	sub	sp, #20
 8007006:	af00      	add	r7, sp, #0
 8007008:	60f8      	str	r0, [r7, #12]
 800700a:	60b9      	str	r1, [r7, #8]
 800700c:	4613      	mov	r3, r2
 800700e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	68ba      	ldr	r2, [r7, #8]
 8007014:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	88fa      	ldrh	r2, [r7, #6]
 800701a:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	88fa      	ldrh	r2, [r7, #6]
 8007020:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	2200      	movs	r2, #0
 8007026:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	2222      	movs	r2, #34	@ 0x22
 800702c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	691b      	ldr	r3, [r3, #16]
 8007034:	2b00      	cmp	r3, #0
 8007036:	d007      	beq.n	8007048 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	68da      	ldr	r2, [r3, #12]
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007046:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	695a      	ldr	r2, [r3, #20]
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	f042 0201 	orr.w	r2, r2, #1
 8007056:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	68da      	ldr	r2, [r3, #12]
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f042 0220 	orr.w	r2, r2, #32
 8007066:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007068:	2300      	movs	r3, #0
}
 800706a:	4618      	mov	r0, r3
 800706c:	3714      	adds	r7, #20
 800706e:	46bd      	mov	sp, r7
 8007070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007074:	4770      	bx	lr

08007076 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007076:	b480      	push	{r7}
 8007078:	b095      	sub	sp, #84	@ 0x54
 800707a:	af00      	add	r7, sp, #0
 800707c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	330c      	adds	r3, #12
 8007084:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007086:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007088:	e853 3f00 	ldrex	r3, [r3]
 800708c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800708e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007090:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007094:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	330c      	adds	r3, #12
 800709c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800709e:	643a      	str	r2, [r7, #64]	@ 0x40
 80070a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070a2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80070a4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80070a6:	e841 2300 	strex	r3, r2, [r1]
 80070aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80070ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d1e5      	bne.n	800707e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	3314      	adds	r3, #20
 80070b8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070ba:	6a3b      	ldr	r3, [r7, #32]
 80070bc:	e853 3f00 	ldrex	r3, [r3]
 80070c0:	61fb      	str	r3, [r7, #28]
   return(result);
 80070c2:	69fb      	ldr	r3, [r7, #28]
 80070c4:	f023 0301 	bic.w	r3, r3, #1
 80070c8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	3314      	adds	r3, #20
 80070d0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80070d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80070d4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070d6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80070d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80070da:	e841 2300 	strex	r3, r2, [r1]
 80070de:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80070e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d1e5      	bne.n	80070b2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070ea:	2b01      	cmp	r3, #1
 80070ec:	d119      	bne.n	8007122 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	330c      	adds	r3, #12
 80070f4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	e853 3f00 	ldrex	r3, [r3]
 80070fc:	60bb      	str	r3, [r7, #8]
   return(result);
 80070fe:	68bb      	ldr	r3, [r7, #8]
 8007100:	f023 0310 	bic.w	r3, r3, #16
 8007104:	647b      	str	r3, [r7, #68]	@ 0x44
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	330c      	adds	r3, #12
 800710c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800710e:	61ba      	str	r2, [r7, #24]
 8007110:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007112:	6979      	ldr	r1, [r7, #20]
 8007114:	69ba      	ldr	r2, [r7, #24]
 8007116:	e841 2300 	strex	r3, r2, [r1]
 800711a:	613b      	str	r3, [r7, #16]
   return(result);
 800711c:	693b      	ldr	r3, [r7, #16]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d1e5      	bne.n	80070ee <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	2220      	movs	r2, #32
 8007126:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	2200      	movs	r2, #0
 800712e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007130:	bf00      	nop
 8007132:	3754      	adds	r7, #84	@ 0x54
 8007134:	46bd      	mov	sp, r7
 8007136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713a:	4770      	bx	lr

0800713c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b084      	sub	sp, #16
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007148:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	2200      	movs	r2, #0
 800714e:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007150:	68f8      	ldr	r0, [r7, #12]
 8007152:	f7ff fee7 	bl	8006f24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007156:	bf00      	nop
 8007158:	3710      	adds	r7, #16
 800715a:	46bd      	mov	sp, r7
 800715c:	bd80      	pop	{r7, pc}

0800715e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800715e:	b480      	push	{r7}
 8007160:	b085      	sub	sp, #20
 8007162:	af00      	add	r7, sp, #0
 8007164:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800716c:	b2db      	uxtb	r3, r3
 800716e:	2b21      	cmp	r3, #33	@ 0x21
 8007170:	d13e      	bne.n	80071f0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	689b      	ldr	r3, [r3, #8]
 8007176:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800717a:	d114      	bne.n	80071a6 <UART_Transmit_IT+0x48>
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	691b      	ldr	r3, [r3, #16]
 8007180:	2b00      	cmp	r3, #0
 8007182:	d110      	bne.n	80071a6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	6a1b      	ldr	r3, [r3, #32]
 8007188:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	881b      	ldrh	r3, [r3, #0]
 800718e:	461a      	mov	r2, r3
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007198:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	6a1b      	ldr	r3, [r3, #32]
 800719e:	1c9a      	adds	r2, r3, #2
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	621a      	str	r2, [r3, #32]
 80071a4:	e008      	b.n	80071b8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6a1b      	ldr	r3, [r3, #32]
 80071aa:	1c59      	adds	r1, r3, #1
 80071ac:	687a      	ldr	r2, [r7, #4]
 80071ae:	6211      	str	r1, [r2, #32]
 80071b0:	781a      	ldrb	r2, [r3, #0]
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80071bc:	b29b      	uxth	r3, r3
 80071be:	3b01      	subs	r3, #1
 80071c0:	b29b      	uxth	r3, r3
 80071c2:	687a      	ldr	r2, [r7, #4]
 80071c4:	4619      	mov	r1, r3
 80071c6:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d10f      	bne.n	80071ec <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	68da      	ldr	r2, [r3, #12]
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80071da:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	68da      	ldr	r2, [r3, #12]
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80071ea:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80071ec:	2300      	movs	r3, #0
 80071ee:	e000      	b.n	80071f2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80071f0:	2302      	movs	r3, #2
  }
}
 80071f2:	4618      	mov	r0, r3
 80071f4:	3714      	adds	r7, #20
 80071f6:	46bd      	mov	sp, r7
 80071f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fc:	4770      	bx	lr

080071fe <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80071fe:	b580      	push	{r7, lr}
 8007200:	b082      	sub	sp, #8
 8007202:	af00      	add	r7, sp, #0
 8007204:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	68da      	ldr	r2, [r3, #12]
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007214:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2220      	movs	r2, #32
 800721a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800721e:	6878      	ldr	r0, [r7, #4]
 8007220:	f7ff fe76 	bl	8006f10 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007224:	2300      	movs	r3, #0
}
 8007226:	4618      	mov	r0, r3
 8007228:	3708      	adds	r7, #8
 800722a:	46bd      	mov	sp, r7
 800722c:	bd80      	pop	{r7, pc}

0800722e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800722e:	b580      	push	{r7, lr}
 8007230:	b08c      	sub	sp, #48	@ 0x30
 8007232:	af00      	add	r7, sp, #0
 8007234:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8007236:	2300      	movs	r3, #0
 8007238:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800723a:	2300      	movs	r3, #0
 800723c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007244:	b2db      	uxtb	r3, r3
 8007246:	2b22      	cmp	r3, #34	@ 0x22
 8007248:	f040 80aa 	bne.w	80073a0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	689b      	ldr	r3, [r3, #8]
 8007250:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007254:	d115      	bne.n	8007282 <UART_Receive_IT+0x54>
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	691b      	ldr	r3, [r3, #16]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d111      	bne.n	8007282 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007262:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	685b      	ldr	r3, [r3, #4]
 800726a:	b29b      	uxth	r3, r3
 800726c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007270:	b29a      	uxth	r2, r3
 8007272:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007274:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800727a:	1c9a      	adds	r2, r3, #2
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	629a      	str	r2, [r3, #40]	@ 0x28
 8007280:	e024      	b.n	80072cc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007286:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	689b      	ldr	r3, [r3, #8]
 800728c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007290:	d007      	beq.n	80072a2 <UART_Receive_IT+0x74>
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	689b      	ldr	r3, [r3, #8]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d10a      	bne.n	80072b0 <UART_Receive_IT+0x82>
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	691b      	ldr	r3, [r3, #16]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d106      	bne.n	80072b0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	685b      	ldr	r3, [r3, #4]
 80072a8:	b2da      	uxtb	r2, r3
 80072aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072ac:	701a      	strb	r2, [r3, #0]
 80072ae:	e008      	b.n	80072c2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	685b      	ldr	r3, [r3, #4]
 80072b6:	b2db      	uxtb	r3, r3
 80072b8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80072bc:	b2da      	uxtb	r2, r3
 80072be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072c0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072c6:	1c5a      	adds	r2, r3, #1
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80072d0:	b29b      	uxth	r3, r3
 80072d2:	3b01      	subs	r3, #1
 80072d4:	b29b      	uxth	r3, r3
 80072d6:	687a      	ldr	r2, [r7, #4]
 80072d8:	4619      	mov	r1, r3
 80072da:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d15d      	bne.n	800739c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	68da      	ldr	r2, [r3, #12]
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	f022 0220 	bic.w	r2, r2, #32
 80072ee:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	68da      	ldr	r2, [r3, #12]
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80072fe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	695a      	ldr	r2, [r3, #20]
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f022 0201 	bic.w	r2, r2, #1
 800730e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	2220      	movs	r2, #32
 8007314:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	2200      	movs	r2, #0
 800731c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007322:	2b01      	cmp	r3, #1
 8007324:	d135      	bne.n	8007392 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	2200      	movs	r2, #0
 800732a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	330c      	adds	r3, #12
 8007332:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007334:	697b      	ldr	r3, [r7, #20]
 8007336:	e853 3f00 	ldrex	r3, [r3]
 800733a:	613b      	str	r3, [r7, #16]
   return(result);
 800733c:	693b      	ldr	r3, [r7, #16]
 800733e:	f023 0310 	bic.w	r3, r3, #16
 8007342:	627b      	str	r3, [r7, #36]	@ 0x24
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	330c      	adds	r3, #12
 800734a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800734c:	623a      	str	r2, [r7, #32]
 800734e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007350:	69f9      	ldr	r1, [r7, #28]
 8007352:	6a3a      	ldr	r2, [r7, #32]
 8007354:	e841 2300 	strex	r3, r2, [r1]
 8007358:	61bb      	str	r3, [r7, #24]
   return(result);
 800735a:	69bb      	ldr	r3, [r7, #24]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d1e5      	bne.n	800732c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	f003 0310 	and.w	r3, r3, #16
 800736a:	2b10      	cmp	r3, #16
 800736c:	d10a      	bne.n	8007384 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800736e:	2300      	movs	r3, #0
 8007370:	60fb      	str	r3, [r7, #12]
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	60fb      	str	r3, [r7, #12]
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	685b      	ldr	r3, [r3, #4]
 8007380:	60fb      	str	r3, [r7, #12]
 8007382:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007388:	4619      	mov	r1, r3
 800738a:	6878      	ldr	r0, [r7, #4]
 800738c:	f7ff fdd4 	bl	8006f38 <HAL_UARTEx_RxEventCallback>
 8007390:	e002      	b.n	8007398 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007392:	6878      	ldr	r0, [r7, #4]
 8007394:	f7fa fbe8 	bl	8001b68 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007398:	2300      	movs	r3, #0
 800739a:	e002      	b.n	80073a2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800739c:	2300      	movs	r3, #0
 800739e:	e000      	b.n	80073a2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80073a0:	2302      	movs	r3, #2
  }
}
 80073a2:	4618      	mov	r0, r3
 80073a4:	3730      	adds	r7, #48	@ 0x30
 80073a6:	46bd      	mov	sp, r7
 80073a8:	bd80      	pop	{r7, pc}
	...

080073ac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80073ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80073b0:	b0c0      	sub	sp, #256	@ 0x100
 80073b2:	af00      	add	r7, sp, #0
 80073b4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80073b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	691b      	ldr	r3, [r3, #16]
 80073c0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80073c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073c8:	68d9      	ldr	r1, [r3, #12]
 80073ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073ce:	681a      	ldr	r2, [r3, #0]
 80073d0:	ea40 0301 	orr.w	r3, r0, r1
 80073d4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80073d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073da:	689a      	ldr	r2, [r3, #8]
 80073dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073e0:	691b      	ldr	r3, [r3, #16]
 80073e2:	431a      	orrs	r2, r3
 80073e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073e8:	695b      	ldr	r3, [r3, #20]
 80073ea:	431a      	orrs	r2, r3
 80073ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073f0:	69db      	ldr	r3, [r3, #28]
 80073f2:	4313      	orrs	r3, r2
 80073f4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80073f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	68db      	ldr	r3, [r3, #12]
 8007400:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007404:	f021 010c 	bic.w	r1, r1, #12
 8007408:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800740c:	681a      	ldr	r2, [r3, #0]
 800740e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007412:	430b      	orrs	r3, r1
 8007414:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007416:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	695b      	ldr	r3, [r3, #20]
 800741e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007422:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007426:	6999      	ldr	r1, [r3, #24]
 8007428:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800742c:	681a      	ldr	r2, [r3, #0]
 800742e:	ea40 0301 	orr.w	r3, r0, r1
 8007432:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007434:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007438:	681a      	ldr	r2, [r3, #0]
 800743a:	4b8f      	ldr	r3, [pc, #572]	@ (8007678 <UART_SetConfig+0x2cc>)
 800743c:	429a      	cmp	r2, r3
 800743e:	d005      	beq.n	800744c <UART_SetConfig+0xa0>
 8007440:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007444:	681a      	ldr	r2, [r3, #0]
 8007446:	4b8d      	ldr	r3, [pc, #564]	@ (800767c <UART_SetConfig+0x2d0>)
 8007448:	429a      	cmp	r2, r3
 800744a:	d104      	bne.n	8007456 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800744c:	f7fd f822 	bl	8004494 <HAL_RCC_GetPCLK2Freq>
 8007450:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007454:	e003      	b.n	800745e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007456:	f7fd f809 	bl	800446c <HAL_RCC_GetPCLK1Freq>
 800745a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800745e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007462:	69db      	ldr	r3, [r3, #28]
 8007464:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007468:	f040 810c 	bne.w	8007684 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800746c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007470:	2200      	movs	r2, #0
 8007472:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007476:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800747a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800747e:	4622      	mov	r2, r4
 8007480:	462b      	mov	r3, r5
 8007482:	1891      	adds	r1, r2, r2
 8007484:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007486:	415b      	adcs	r3, r3
 8007488:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800748a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800748e:	4621      	mov	r1, r4
 8007490:	eb12 0801 	adds.w	r8, r2, r1
 8007494:	4629      	mov	r1, r5
 8007496:	eb43 0901 	adc.w	r9, r3, r1
 800749a:	f04f 0200 	mov.w	r2, #0
 800749e:	f04f 0300 	mov.w	r3, #0
 80074a2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80074a6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80074aa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80074ae:	4690      	mov	r8, r2
 80074b0:	4699      	mov	r9, r3
 80074b2:	4623      	mov	r3, r4
 80074b4:	eb18 0303 	adds.w	r3, r8, r3
 80074b8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80074bc:	462b      	mov	r3, r5
 80074be:	eb49 0303 	adc.w	r3, r9, r3
 80074c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80074c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074ca:	685b      	ldr	r3, [r3, #4]
 80074cc:	2200      	movs	r2, #0
 80074ce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80074d2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80074d6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80074da:	460b      	mov	r3, r1
 80074dc:	18db      	adds	r3, r3, r3
 80074de:	653b      	str	r3, [r7, #80]	@ 0x50
 80074e0:	4613      	mov	r3, r2
 80074e2:	eb42 0303 	adc.w	r3, r2, r3
 80074e6:	657b      	str	r3, [r7, #84]	@ 0x54
 80074e8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80074ec:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80074f0:	f7f8 febe 	bl	8000270 <__aeabi_uldivmod>
 80074f4:	4602      	mov	r2, r0
 80074f6:	460b      	mov	r3, r1
 80074f8:	4b61      	ldr	r3, [pc, #388]	@ (8007680 <UART_SetConfig+0x2d4>)
 80074fa:	fba3 2302 	umull	r2, r3, r3, r2
 80074fe:	095b      	lsrs	r3, r3, #5
 8007500:	011c      	lsls	r4, r3, #4
 8007502:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007506:	2200      	movs	r2, #0
 8007508:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800750c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007510:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007514:	4642      	mov	r2, r8
 8007516:	464b      	mov	r3, r9
 8007518:	1891      	adds	r1, r2, r2
 800751a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800751c:	415b      	adcs	r3, r3
 800751e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007520:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007524:	4641      	mov	r1, r8
 8007526:	eb12 0a01 	adds.w	sl, r2, r1
 800752a:	4649      	mov	r1, r9
 800752c:	eb43 0b01 	adc.w	fp, r3, r1
 8007530:	f04f 0200 	mov.w	r2, #0
 8007534:	f04f 0300 	mov.w	r3, #0
 8007538:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800753c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007540:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007544:	4692      	mov	sl, r2
 8007546:	469b      	mov	fp, r3
 8007548:	4643      	mov	r3, r8
 800754a:	eb1a 0303 	adds.w	r3, sl, r3
 800754e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007552:	464b      	mov	r3, r9
 8007554:	eb4b 0303 	adc.w	r3, fp, r3
 8007558:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800755c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007560:	685b      	ldr	r3, [r3, #4]
 8007562:	2200      	movs	r2, #0
 8007564:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007568:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800756c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007570:	460b      	mov	r3, r1
 8007572:	18db      	adds	r3, r3, r3
 8007574:	643b      	str	r3, [r7, #64]	@ 0x40
 8007576:	4613      	mov	r3, r2
 8007578:	eb42 0303 	adc.w	r3, r2, r3
 800757c:	647b      	str	r3, [r7, #68]	@ 0x44
 800757e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007582:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007586:	f7f8 fe73 	bl	8000270 <__aeabi_uldivmod>
 800758a:	4602      	mov	r2, r0
 800758c:	460b      	mov	r3, r1
 800758e:	4611      	mov	r1, r2
 8007590:	4b3b      	ldr	r3, [pc, #236]	@ (8007680 <UART_SetConfig+0x2d4>)
 8007592:	fba3 2301 	umull	r2, r3, r3, r1
 8007596:	095b      	lsrs	r3, r3, #5
 8007598:	2264      	movs	r2, #100	@ 0x64
 800759a:	fb02 f303 	mul.w	r3, r2, r3
 800759e:	1acb      	subs	r3, r1, r3
 80075a0:	00db      	lsls	r3, r3, #3
 80075a2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80075a6:	4b36      	ldr	r3, [pc, #216]	@ (8007680 <UART_SetConfig+0x2d4>)
 80075a8:	fba3 2302 	umull	r2, r3, r3, r2
 80075ac:	095b      	lsrs	r3, r3, #5
 80075ae:	005b      	lsls	r3, r3, #1
 80075b0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80075b4:	441c      	add	r4, r3
 80075b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80075ba:	2200      	movs	r2, #0
 80075bc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80075c0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80075c4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80075c8:	4642      	mov	r2, r8
 80075ca:	464b      	mov	r3, r9
 80075cc:	1891      	adds	r1, r2, r2
 80075ce:	63b9      	str	r1, [r7, #56]	@ 0x38
 80075d0:	415b      	adcs	r3, r3
 80075d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80075d4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80075d8:	4641      	mov	r1, r8
 80075da:	1851      	adds	r1, r2, r1
 80075dc:	6339      	str	r1, [r7, #48]	@ 0x30
 80075de:	4649      	mov	r1, r9
 80075e0:	414b      	adcs	r3, r1
 80075e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80075e4:	f04f 0200 	mov.w	r2, #0
 80075e8:	f04f 0300 	mov.w	r3, #0
 80075ec:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80075f0:	4659      	mov	r1, fp
 80075f2:	00cb      	lsls	r3, r1, #3
 80075f4:	4651      	mov	r1, sl
 80075f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80075fa:	4651      	mov	r1, sl
 80075fc:	00ca      	lsls	r2, r1, #3
 80075fe:	4610      	mov	r0, r2
 8007600:	4619      	mov	r1, r3
 8007602:	4603      	mov	r3, r0
 8007604:	4642      	mov	r2, r8
 8007606:	189b      	adds	r3, r3, r2
 8007608:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800760c:	464b      	mov	r3, r9
 800760e:	460a      	mov	r2, r1
 8007610:	eb42 0303 	adc.w	r3, r2, r3
 8007614:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007618:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800761c:	685b      	ldr	r3, [r3, #4]
 800761e:	2200      	movs	r2, #0
 8007620:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007624:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007628:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800762c:	460b      	mov	r3, r1
 800762e:	18db      	adds	r3, r3, r3
 8007630:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007632:	4613      	mov	r3, r2
 8007634:	eb42 0303 	adc.w	r3, r2, r3
 8007638:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800763a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800763e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007642:	f7f8 fe15 	bl	8000270 <__aeabi_uldivmod>
 8007646:	4602      	mov	r2, r0
 8007648:	460b      	mov	r3, r1
 800764a:	4b0d      	ldr	r3, [pc, #52]	@ (8007680 <UART_SetConfig+0x2d4>)
 800764c:	fba3 1302 	umull	r1, r3, r3, r2
 8007650:	095b      	lsrs	r3, r3, #5
 8007652:	2164      	movs	r1, #100	@ 0x64
 8007654:	fb01 f303 	mul.w	r3, r1, r3
 8007658:	1ad3      	subs	r3, r2, r3
 800765a:	00db      	lsls	r3, r3, #3
 800765c:	3332      	adds	r3, #50	@ 0x32
 800765e:	4a08      	ldr	r2, [pc, #32]	@ (8007680 <UART_SetConfig+0x2d4>)
 8007660:	fba2 2303 	umull	r2, r3, r2, r3
 8007664:	095b      	lsrs	r3, r3, #5
 8007666:	f003 0207 	and.w	r2, r3, #7
 800766a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	4422      	add	r2, r4
 8007672:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007674:	e106      	b.n	8007884 <UART_SetConfig+0x4d8>
 8007676:	bf00      	nop
 8007678:	40011000 	.word	0x40011000
 800767c:	40011400 	.word	0x40011400
 8007680:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007684:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007688:	2200      	movs	r2, #0
 800768a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800768e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007692:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007696:	4642      	mov	r2, r8
 8007698:	464b      	mov	r3, r9
 800769a:	1891      	adds	r1, r2, r2
 800769c:	6239      	str	r1, [r7, #32]
 800769e:	415b      	adcs	r3, r3
 80076a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80076a2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80076a6:	4641      	mov	r1, r8
 80076a8:	1854      	adds	r4, r2, r1
 80076aa:	4649      	mov	r1, r9
 80076ac:	eb43 0501 	adc.w	r5, r3, r1
 80076b0:	f04f 0200 	mov.w	r2, #0
 80076b4:	f04f 0300 	mov.w	r3, #0
 80076b8:	00eb      	lsls	r3, r5, #3
 80076ba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80076be:	00e2      	lsls	r2, r4, #3
 80076c0:	4614      	mov	r4, r2
 80076c2:	461d      	mov	r5, r3
 80076c4:	4643      	mov	r3, r8
 80076c6:	18e3      	adds	r3, r4, r3
 80076c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80076cc:	464b      	mov	r3, r9
 80076ce:	eb45 0303 	adc.w	r3, r5, r3
 80076d2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80076d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076da:	685b      	ldr	r3, [r3, #4]
 80076dc:	2200      	movs	r2, #0
 80076de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80076e2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80076e6:	f04f 0200 	mov.w	r2, #0
 80076ea:	f04f 0300 	mov.w	r3, #0
 80076ee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80076f2:	4629      	mov	r1, r5
 80076f4:	008b      	lsls	r3, r1, #2
 80076f6:	4621      	mov	r1, r4
 80076f8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80076fc:	4621      	mov	r1, r4
 80076fe:	008a      	lsls	r2, r1, #2
 8007700:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007704:	f7f8 fdb4 	bl	8000270 <__aeabi_uldivmod>
 8007708:	4602      	mov	r2, r0
 800770a:	460b      	mov	r3, r1
 800770c:	4b60      	ldr	r3, [pc, #384]	@ (8007890 <UART_SetConfig+0x4e4>)
 800770e:	fba3 2302 	umull	r2, r3, r3, r2
 8007712:	095b      	lsrs	r3, r3, #5
 8007714:	011c      	lsls	r4, r3, #4
 8007716:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800771a:	2200      	movs	r2, #0
 800771c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007720:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007724:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007728:	4642      	mov	r2, r8
 800772a:	464b      	mov	r3, r9
 800772c:	1891      	adds	r1, r2, r2
 800772e:	61b9      	str	r1, [r7, #24]
 8007730:	415b      	adcs	r3, r3
 8007732:	61fb      	str	r3, [r7, #28]
 8007734:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007738:	4641      	mov	r1, r8
 800773a:	1851      	adds	r1, r2, r1
 800773c:	6139      	str	r1, [r7, #16]
 800773e:	4649      	mov	r1, r9
 8007740:	414b      	adcs	r3, r1
 8007742:	617b      	str	r3, [r7, #20]
 8007744:	f04f 0200 	mov.w	r2, #0
 8007748:	f04f 0300 	mov.w	r3, #0
 800774c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007750:	4659      	mov	r1, fp
 8007752:	00cb      	lsls	r3, r1, #3
 8007754:	4651      	mov	r1, sl
 8007756:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800775a:	4651      	mov	r1, sl
 800775c:	00ca      	lsls	r2, r1, #3
 800775e:	4610      	mov	r0, r2
 8007760:	4619      	mov	r1, r3
 8007762:	4603      	mov	r3, r0
 8007764:	4642      	mov	r2, r8
 8007766:	189b      	adds	r3, r3, r2
 8007768:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800776c:	464b      	mov	r3, r9
 800776e:	460a      	mov	r2, r1
 8007770:	eb42 0303 	adc.w	r3, r2, r3
 8007774:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007778:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800777c:	685b      	ldr	r3, [r3, #4]
 800777e:	2200      	movs	r2, #0
 8007780:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007782:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007784:	f04f 0200 	mov.w	r2, #0
 8007788:	f04f 0300 	mov.w	r3, #0
 800778c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007790:	4649      	mov	r1, r9
 8007792:	008b      	lsls	r3, r1, #2
 8007794:	4641      	mov	r1, r8
 8007796:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800779a:	4641      	mov	r1, r8
 800779c:	008a      	lsls	r2, r1, #2
 800779e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80077a2:	f7f8 fd65 	bl	8000270 <__aeabi_uldivmod>
 80077a6:	4602      	mov	r2, r0
 80077a8:	460b      	mov	r3, r1
 80077aa:	4611      	mov	r1, r2
 80077ac:	4b38      	ldr	r3, [pc, #224]	@ (8007890 <UART_SetConfig+0x4e4>)
 80077ae:	fba3 2301 	umull	r2, r3, r3, r1
 80077b2:	095b      	lsrs	r3, r3, #5
 80077b4:	2264      	movs	r2, #100	@ 0x64
 80077b6:	fb02 f303 	mul.w	r3, r2, r3
 80077ba:	1acb      	subs	r3, r1, r3
 80077bc:	011b      	lsls	r3, r3, #4
 80077be:	3332      	adds	r3, #50	@ 0x32
 80077c0:	4a33      	ldr	r2, [pc, #204]	@ (8007890 <UART_SetConfig+0x4e4>)
 80077c2:	fba2 2303 	umull	r2, r3, r2, r3
 80077c6:	095b      	lsrs	r3, r3, #5
 80077c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80077cc:	441c      	add	r4, r3
 80077ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80077d2:	2200      	movs	r2, #0
 80077d4:	673b      	str	r3, [r7, #112]	@ 0x70
 80077d6:	677a      	str	r2, [r7, #116]	@ 0x74
 80077d8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80077dc:	4642      	mov	r2, r8
 80077de:	464b      	mov	r3, r9
 80077e0:	1891      	adds	r1, r2, r2
 80077e2:	60b9      	str	r1, [r7, #8]
 80077e4:	415b      	adcs	r3, r3
 80077e6:	60fb      	str	r3, [r7, #12]
 80077e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80077ec:	4641      	mov	r1, r8
 80077ee:	1851      	adds	r1, r2, r1
 80077f0:	6039      	str	r1, [r7, #0]
 80077f2:	4649      	mov	r1, r9
 80077f4:	414b      	adcs	r3, r1
 80077f6:	607b      	str	r3, [r7, #4]
 80077f8:	f04f 0200 	mov.w	r2, #0
 80077fc:	f04f 0300 	mov.w	r3, #0
 8007800:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007804:	4659      	mov	r1, fp
 8007806:	00cb      	lsls	r3, r1, #3
 8007808:	4651      	mov	r1, sl
 800780a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800780e:	4651      	mov	r1, sl
 8007810:	00ca      	lsls	r2, r1, #3
 8007812:	4610      	mov	r0, r2
 8007814:	4619      	mov	r1, r3
 8007816:	4603      	mov	r3, r0
 8007818:	4642      	mov	r2, r8
 800781a:	189b      	adds	r3, r3, r2
 800781c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800781e:	464b      	mov	r3, r9
 8007820:	460a      	mov	r2, r1
 8007822:	eb42 0303 	adc.w	r3, r2, r3
 8007826:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007828:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800782c:	685b      	ldr	r3, [r3, #4]
 800782e:	2200      	movs	r2, #0
 8007830:	663b      	str	r3, [r7, #96]	@ 0x60
 8007832:	667a      	str	r2, [r7, #100]	@ 0x64
 8007834:	f04f 0200 	mov.w	r2, #0
 8007838:	f04f 0300 	mov.w	r3, #0
 800783c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007840:	4649      	mov	r1, r9
 8007842:	008b      	lsls	r3, r1, #2
 8007844:	4641      	mov	r1, r8
 8007846:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800784a:	4641      	mov	r1, r8
 800784c:	008a      	lsls	r2, r1, #2
 800784e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007852:	f7f8 fd0d 	bl	8000270 <__aeabi_uldivmod>
 8007856:	4602      	mov	r2, r0
 8007858:	460b      	mov	r3, r1
 800785a:	4b0d      	ldr	r3, [pc, #52]	@ (8007890 <UART_SetConfig+0x4e4>)
 800785c:	fba3 1302 	umull	r1, r3, r3, r2
 8007860:	095b      	lsrs	r3, r3, #5
 8007862:	2164      	movs	r1, #100	@ 0x64
 8007864:	fb01 f303 	mul.w	r3, r1, r3
 8007868:	1ad3      	subs	r3, r2, r3
 800786a:	011b      	lsls	r3, r3, #4
 800786c:	3332      	adds	r3, #50	@ 0x32
 800786e:	4a08      	ldr	r2, [pc, #32]	@ (8007890 <UART_SetConfig+0x4e4>)
 8007870:	fba2 2303 	umull	r2, r3, r2, r3
 8007874:	095b      	lsrs	r3, r3, #5
 8007876:	f003 020f 	and.w	r2, r3, #15
 800787a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	4422      	add	r2, r4
 8007882:	609a      	str	r2, [r3, #8]
}
 8007884:	bf00      	nop
 8007886:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800788a:	46bd      	mov	sp, r7
 800788c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007890:	51eb851f 	.word	0x51eb851f

08007894 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8007894:	b084      	sub	sp, #16
 8007896:	b480      	push	{r7}
 8007898:	b085      	sub	sp, #20
 800789a:	af00      	add	r7, sp, #0
 800789c:	6078      	str	r0, [r7, #4]
 800789e:	f107 001c 	add.w	r0, r7, #28
 80078a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80078a6:	2300      	movs	r3, #0
 80078a8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80078aa:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80078ac:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80078ae:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80078b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 80078b2:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80078b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 80078b6:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80078b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 80078ba:	431a      	orrs	r2, r3
             Init.ClockDiv
 80078bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 80078be:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80078c0:	68fa      	ldr	r2, [r7, #12]
 80078c2:	4313      	orrs	r3, r2
 80078c4:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	685b      	ldr	r3, [r3, #4]
 80078ca:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 80078ce:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80078d2:	68fa      	ldr	r2, [r7, #12]
 80078d4:	431a      	orrs	r2, r3
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80078da:	2300      	movs	r3, #0
}
 80078dc:	4618      	mov	r0, r3
 80078de:	3714      	adds	r7, #20
 80078e0:	46bd      	mov	sp, r7
 80078e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e6:	b004      	add	sp, #16
 80078e8:	4770      	bx	lr

080078ea <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 80078ea:	b480      	push	{r7}
 80078ec:	b083      	sub	sp, #12
 80078ee:	af00      	add	r7, sp, #0
 80078f0:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 80078f8:	4618      	mov	r0, r3
 80078fa:	370c      	adds	r7, #12
 80078fc:	46bd      	mov	sp, r7
 80078fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007902:	4770      	bx	lr

08007904 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8007904:	b480      	push	{r7}
 8007906:	b083      	sub	sp, #12
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
 800790c:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800790e:	683b      	ldr	r3, [r7, #0]
 8007910:	681a      	ldr	r2, [r3, #0]
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8007918:	2300      	movs	r3, #0
}
 800791a:	4618      	mov	r0, r3
 800791c:	370c      	adds	r7, #12
 800791e:	46bd      	mov	sp, r7
 8007920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007924:	4770      	bx	lr

08007926 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8007926:	b480      	push	{r7}
 8007928:	b083      	sub	sp, #12
 800792a:	af00      	add	r7, sp, #0
 800792c:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	2203      	movs	r2, #3
 8007932:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8007934:	2300      	movs	r3, #0
}
 8007936:	4618      	mov	r0, r3
 8007938:	370c      	adds	r7, #12
 800793a:	46bd      	mov	sp, r7
 800793c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007940:	4770      	bx	lr

08007942 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8007942:	b480      	push	{r7}
 8007944:	b083      	sub	sp, #12
 8007946:	af00      	add	r7, sp, #0
 8007948:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	f003 0303 	and.w	r3, r3, #3
}
 8007952:	4618      	mov	r0, r3
 8007954:	370c      	adds	r7, #12
 8007956:	46bd      	mov	sp, r7
 8007958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795c:	4770      	bx	lr

0800795e <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800795e:	b480      	push	{r7}
 8007960:	b085      	sub	sp, #20
 8007962:	af00      	add	r7, sp, #0
 8007964:	6078      	str	r0, [r7, #4]
 8007966:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8007968:	2300      	movs	r3, #0
 800796a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800796c:	683b      	ldr	r3, [r7, #0]
 800796e:	681a      	ldr	r2, [r3, #0]
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8007974:	683b      	ldr	r3, [r7, #0]
 8007976:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800797c:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8007982:	431a      	orrs	r2, r3
                       Command->CPSM);
 8007984:	683b      	ldr	r3, [r7, #0]
 8007986:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8007988:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800798a:	68fa      	ldr	r2, [r7, #12]
 800798c:	4313      	orrs	r3, r2
 800798e:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	68db      	ldr	r3, [r3, #12]
 8007994:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8007998:	f023 030f 	bic.w	r3, r3, #15
 800799c:	68fa      	ldr	r2, [r7, #12]
 800799e:	431a      	orrs	r2, r3
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80079a4:	2300      	movs	r3, #0
}
 80079a6:	4618      	mov	r0, r3
 80079a8:	3714      	adds	r7, #20
 80079aa:	46bd      	mov	sp, r7
 80079ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b0:	4770      	bx	lr

080079b2 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 80079b2:	b480      	push	{r7}
 80079b4:	b083      	sub	sp, #12
 80079b6:	af00      	add	r7, sp, #0
 80079b8:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	691b      	ldr	r3, [r3, #16]
 80079be:	b2db      	uxtb	r3, r3
}
 80079c0:	4618      	mov	r0, r3
 80079c2:	370c      	adds	r7, #12
 80079c4:	46bd      	mov	sp, r7
 80079c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ca:	4770      	bx	lr

080079cc <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 80079cc:	b480      	push	{r7}
 80079ce:	b085      	sub	sp, #20
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
 80079d4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	3314      	adds	r3, #20
 80079da:	461a      	mov	r2, r3
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	4413      	add	r3, r2
 80079e0:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	681b      	ldr	r3, [r3, #0]
}  
 80079e6:	4618      	mov	r0, r3
 80079e8:	3714      	adds	r7, #20
 80079ea:	46bd      	mov	sp, r7
 80079ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f0:	4770      	bx	lr

080079f2 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 80079f2:	b480      	push	{r7}
 80079f4:	b085      	sub	sp, #20
 80079f6:	af00      	add	r7, sp, #0
 80079f8:	6078      	str	r0, [r7, #4]
 80079fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80079fc:	2300      	movs	r3, #0
 80079fe:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	681a      	ldr	r2, [r3, #0]
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8007a08:	683b      	ldr	r3, [r7, #0]
 8007a0a:	685a      	ldr	r2, [r3, #4]
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007a10:	683b      	ldr	r3, [r7, #0]
 8007a12:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8007a14:	683b      	ldr	r3, [r7, #0]
 8007a16:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007a18:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8007a1a:	683b      	ldr	r3, [r7, #0]
 8007a1c:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8007a1e:	431a      	orrs	r2, r3
                       Data->DPSM);
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8007a24:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007a26:	68fa      	ldr	r2, [r7, #12]
 8007a28:	4313      	orrs	r3, r2
 8007a2a:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a30:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	431a      	orrs	r2, r3
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8007a3c:	2300      	movs	r3, #0

}
 8007a3e:	4618      	mov	r0, r3
 8007a40:	3714      	adds	r7, #20
 8007a42:	46bd      	mov	sp, r7
 8007a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a48:	4770      	bx	lr

08007a4a <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8007a4a:	b580      	push	{r7, lr}
 8007a4c:	b088      	sub	sp, #32
 8007a4e:	af00      	add	r7, sp, #0
 8007a50:	6078      	str	r0, [r7, #4]
 8007a52:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8007a58:	2310      	movs	r3, #16
 8007a5a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007a5c:	2340      	movs	r3, #64	@ 0x40
 8007a5e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007a60:	2300      	movs	r3, #0
 8007a62:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007a64:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007a68:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007a6a:	f107 0308 	add.w	r3, r7, #8
 8007a6e:	4619      	mov	r1, r3
 8007a70:	6878      	ldr	r0, [r7, #4]
 8007a72:	f7ff ff74 	bl	800795e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8007a76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007a7a:	2110      	movs	r1, #16
 8007a7c:	6878      	ldr	r0, [r7, #4]
 8007a7e:	f000 fa19 	bl	8007eb4 <SDMMC_GetCmdResp1>
 8007a82:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007a84:	69fb      	ldr	r3, [r7, #28]
}
 8007a86:	4618      	mov	r0, r3
 8007a88:	3720      	adds	r7, #32
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	bd80      	pop	{r7, pc}

08007a8e <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8007a8e:	b580      	push	{r7, lr}
 8007a90:	b088      	sub	sp, #32
 8007a92:	af00      	add	r7, sp, #0
 8007a94:	6078      	str	r0, [r7, #4]
 8007a96:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8007a9c:	2311      	movs	r3, #17
 8007a9e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007aa0:	2340      	movs	r3, #64	@ 0x40
 8007aa2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007aa4:	2300      	movs	r3, #0
 8007aa6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007aa8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007aac:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007aae:	f107 0308 	add.w	r3, r7, #8
 8007ab2:	4619      	mov	r1, r3
 8007ab4:	6878      	ldr	r0, [r7, #4]
 8007ab6:	f7ff ff52 	bl	800795e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8007aba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007abe:	2111      	movs	r1, #17
 8007ac0:	6878      	ldr	r0, [r7, #4]
 8007ac2:	f000 f9f7 	bl	8007eb4 <SDMMC_GetCmdResp1>
 8007ac6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007ac8:	69fb      	ldr	r3, [r7, #28]
}
 8007aca:	4618      	mov	r0, r3
 8007acc:	3720      	adds	r7, #32
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	bd80      	pop	{r7, pc}

08007ad2 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8007ad2:	b580      	push	{r7, lr}
 8007ad4:	b088      	sub	sp, #32
 8007ad6:	af00      	add	r7, sp, #0
 8007ad8:	6078      	str	r0, [r7, #4]
 8007ada:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8007adc:	683b      	ldr	r3, [r7, #0]
 8007ade:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8007ae0:	2312      	movs	r3, #18
 8007ae2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007ae4:	2340      	movs	r3, #64	@ 0x40
 8007ae6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007ae8:	2300      	movs	r3, #0
 8007aea:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007aec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007af0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007af2:	f107 0308 	add.w	r3, r7, #8
 8007af6:	4619      	mov	r1, r3
 8007af8:	6878      	ldr	r0, [r7, #4]
 8007afa:	f7ff ff30 	bl	800795e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8007afe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007b02:	2112      	movs	r1, #18
 8007b04:	6878      	ldr	r0, [r7, #4]
 8007b06:	f000 f9d5 	bl	8007eb4 <SDMMC_GetCmdResp1>
 8007b0a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007b0c:	69fb      	ldr	r3, [r7, #28]
}
 8007b0e:	4618      	mov	r0, r3
 8007b10:	3720      	adds	r7, #32
 8007b12:	46bd      	mov	sp, r7
 8007b14:	bd80      	pop	{r7, pc}

08007b16 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8007b16:	b580      	push	{r7, lr}
 8007b18:	b088      	sub	sp, #32
 8007b1a:	af00      	add	r7, sp, #0
 8007b1c:	6078      	str	r0, [r7, #4]
 8007b1e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8007b20:	683b      	ldr	r3, [r7, #0]
 8007b22:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8007b24:	2318      	movs	r3, #24
 8007b26:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007b28:	2340      	movs	r3, #64	@ 0x40
 8007b2a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007b2c:	2300      	movs	r3, #0
 8007b2e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007b30:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007b34:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007b36:	f107 0308 	add.w	r3, r7, #8
 8007b3a:	4619      	mov	r1, r3
 8007b3c:	6878      	ldr	r0, [r7, #4]
 8007b3e:	f7ff ff0e 	bl	800795e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8007b42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007b46:	2118      	movs	r1, #24
 8007b48:	6878      	ldr	r0, [r7, #4]
 8007b4a:	f000 f9b3 	bl	8007eb4 <SDMMC_GetCmdResp1>
 8007b4e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007b50:	69fb      	ldr	r3, [r7, #28]
}
 8007b52:	4618      	mov	r0, r3
 8007b54:	3720      	adds	r7, #32
 8007b56:	46bd      	mov	sp, r7
 8007b58:	bd80      	pop	{r7, pc}

08007b5a <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8007b5a:	b580      	push	{r7, lr}
 8007b5c:	b088      	sub	sp, #32
 8007b5e:	af00      	add	r7, sp, #0
 8007b60:	6078      	str	r0, [r7, #4]
 8007b62:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8007b64:	683b      	ldr	r3, [r7, #0]
 8007b66:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8007b68:	2319      	movs	r3, #25
 8007b6a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007b6c:	2340      	movs	r3, #64	@ 0x40
 8007b6e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007b70:	2300      	movs	r3, #0
 8007b72:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007b74:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007b78:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007b7a:	f107 0308 	add.w	r3, r7, #8
 8007b7e:	4619      	mov	r1, r3
 8007b80:	6878      	ldr	r0, [r7, #4]
 8007b82:	f7ff feec 	bl	800795e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8007b86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007b8a:	2119      	movs	r1, #25
 8007b8c:	6878      	ldr	r0, [r7, #4]
 8007b8e:	f000 f991 	bl	8007eb4 <SDMMC_GetCmdResp1>
 8007b92:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007b94:	69fb      	ldr	r3, [r7, #28]
}
 8007b96:	4618      	mov	r0, r3
 8007b98:	3720      	adds	r7, #32
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	bd80      	pop	{r7, pc}
	...

08007ba0 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8007ba0:	b580      	push	{r7, lr}
 8007ba2:	b088      	sub	sp, #32
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8007ba8:	2300      	movs	r3, #0
 8007baa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8007bac:	230c      	movs	r3, #12
 8007bae:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007bb0:	2340      	movs	r3, #64	@ 0x40
 8007bb2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007bb8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007bbc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007bbe:	f107 0308 	add.w	r3, r7, #8
 8007bc2:	4619      	mov	r1, r3
 8007bc4:	6878      	ldr	r0, [r7, #4]
 8007bc6:	f7ff feca 	bl	800795e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8007bca:	4a05      	ldr	r2, [pc, #20]	@ (8007be0 <SDMMC_CmdStopTransfer+0x40>)
 8007bcc:	210c      	movs	r1, #12
 8007bce:	6878      	ldr	r0, [r7, #4]
 8007bd0:	f000 f970 	bl	8007eb4 <SDMMC_GetCmdResp1>
 8007bd4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007bd6:	69fb      	ldr	r3, [r7, #28]
}
 8007bd8:	4618      	mov	r0, r3
 8007bda:	3720      	adds	r7, #32
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	bd80      	pop	{r7, pc}
 8007be0:	05f5e100 	.word	0x05f5e100

08007be4 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8007be4:	b580      	push	{r7, lr}
 8007be6:	b08a      	sub	sp, #40	@ 0x28
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	60f8      	str	r0, [r7, #12]
 8007bec:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8007bf0:	683b      	ldr	r3, [r7, #0]
 8007bf2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8007bf4:	2307      	movs	r3, #7
 8007bf6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007bf8:	2340      	movs	r3, #64	@ 0x40
 8007bfa:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007c00:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007c04:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007c06:	f107 0310 	add.w	r3, r7, #16
 8007c0a:	4619      	mov	r1, r3
 8007c0c:	68f8      	ldr	r0, [r7, #12]
 8007c0e:	f7ff fea6 	bl	800795e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8007c12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007c16:	2107      	movs	r1, #7
 8007c18:	68f8      	ldr	r0, [r7, #12]
 8007c1a:	f000 f94b 	bl	8007eb4 <SDMMC_GetCmdResp1>
 8007c1e:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 8007c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007c22:	4618      	mov	r0, r3
 8007c24:	3728      	adds	r7, #40	@ 0x28
 8007c26:	46bd      	mov	sp, r7
 8007c28:	bd80      	pop	{r7, pc}

08007c2a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8007c2a:	b580      	push	{r7, lr}
 8007c2c:	b088      	sub	sp, #32
 8007c2e:	af00      	add	r7, sp, #0
 8007c30:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8007c32:	2300      	movs	r3, #0
 8007c34:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8007c36:	2300      	movs	r3, #0
 8007c38:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007c3e:	2300      	movs	r3, #0
 8007c40:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007c42:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007c46:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007c48:	f107 0308 	add.w	r3, r7, #8
 8007c4c:	4619      	mov	r1, r3
 8007c4e:	6878      	ldr	r0, [r7, #4]
 8007c50:	f7ff fe85 	bl	800795e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8007c54:	6878      	ldr	r0, [r7, #4]
 8007c56:	f000 fb65 	bl	8008324 <SDMMC_GetCmdError>
 8007c5a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007c5c:	69fb      	ldr	r3, [r7, #28]
}
 8007c5e:	4618      	mov	r0, r3
 8007c60:	3720      	adds	r7, #32
 8007c62:	46bd      	mov	sp, r7
 8007c64:	bd80      	pop	{r7, pc}

08007c66 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8007c66:	b580      	push	{r7, lr}
 8007c68:	b088      	sub	sp, #32
 8007c6a:	af00      	add	r7, sp, #0
 8007c6c:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8007c6e:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8007c72:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8007c74:	2308      	movs	r3, #8
 8007c76:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007c78:	2340      	movs	r3, #64	@ 0x40
 8007c7a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007c80:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007c84:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007c86:	f107 0308 	add.w	r3, r7, #8
 8007c8a:	4619      	mov	r1, r3
 8007c8c:	6878      	ldr	r0, [r7, #4]
 8007c8e:	f7ff fe66 	bl	800795e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8007c92:	6878      	ldr	r0, [r7, #4]
 8007c94:	f000 faf8 	bl	8008288 <SDMMC_GetCmdResp7>
 8007c98:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007c9a:	69fb      	ldr	r3, [r7, #28]
}
 8007c9c:	4618      	mov	r0, r3
 8007c9e:	3720      	adds	r7, #32
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	bd80      	pop	{r7, pc}

08007ca4 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b088      	sub	sp, #32
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]
 8007cac:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8007cb2:	2337      	movs	r3, #55	@ 0x37
 8007cb4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007cb6:	2340      	movs	r3, #64	@ 0x40
 8007cb8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007cba:	2300      	movs	r3, #0
 8007cbc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007cbe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007cc2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007cc4:	f107 0308 	add.w	r3, r7, #8
 8007cc8:	4619      	mov	r1, r3
 8007cca:	6878      	ldr	r0, [r7, #4]
 8007ccc:	f7ff fe47 	bl	800795e <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8007cd0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007cd4:	2137      	movs	r1, #55	@ 0x37
 8007cd6:	6878      	ldr	r0, [r7, #4]
 8007cd8:	f000 f8ec 	bl	8007eb4 <SDMMC_GetCmdResp1>
 8007cdc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007cde:	69fb      	ldr	r3, [r7, #28]
}
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	3720      	adds	r7, #32
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	bd80      	pop	{r7, pc}

08007ce8 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b088      	sub	sp, #32
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
 8007cf0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007cf8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007cfc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8007cfe:	2329      	movs	r3, #41	@ 0x29
 8007d00:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007d02:	2340      	movs	r3, #64	@ 0x40
 8007d04:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007d06:	2300      	movs	r3, #0
 8007d08:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007d0a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007d0e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007d10:	f107 0308 	add.w	r3, r7, #8
 8007d14:	4619      	mov	r1, r3
 8007d16:	6878      	ldr	r0, [r7, #4]
 8007d18:	f7ff fe21 	bl	800795e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8007d1c:	6878      	ldr	r0, [r7, #4]
 8007d1e:	f000 f9ff 	bl	8008120 <SDMMC_GetCmdResp3>
 8007d22:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007d24:	69fb      	ldr	r3, [r7, #28]
}
 8007d26:	4618      	mov	r0, r3
 8007d28:	3720      	adds	r7, #32
 8007d2a:	46bd      	mov	sp, r7
 8007d2c:	bd80      	pop	{r7, pc}

08007d2e <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8007d2e:	b580      	push	{r7, lr}
 8007d30:	b088      	sub	sp, #32
 8007d32:	af00      	add	r7, sp, #0
 8007d34:	6078      	str	r0, [r7, #4]
 8007d36:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8007d38:	683b      	ldr	r3, [r7, #0]
 8007d3a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8007d3c:	2306      	movs	r3, #6
 8007d3e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007d40:	2340      	movs	r3, #64	@ 0x40
 8007d42:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007d44:	2300      	movs	r3, #0
 8007d46:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007d48:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007d4c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007d4e:	f107 0308 	add.w	r3, r7, #8
 8007d52:	4619      	mov	r1, r3
 8007d54:	6878      	ldr	r0, [r7, #4]
 8007d56:	f7ff fe02 	bl	800795e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8007d5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007d5e:	2106      	movs	r1, #6
 8007d60:	6878      	ldr	r0, [r7, #4]
 8007d62:	f000 f8a7 	bl	8007eb4 <SDMMC_GetCmdResp1>
 8007d66:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007d68:	69fb      	ldr	r3, [r7, #28]
}
 8007d6a:	4618      	mov	r0, r3
 8007d6c:	3720      	adds	r7, #32
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	bd80      	pop	{r7, pc}

08007d72 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8007d72:	b580      	push	{r7, lr}
 8007d74:	b088      	sub	sp, #32
 8007d76:	af00      	add	r7, sp, #0
 8007d78:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8007d7e:	2333      	movs	r3, #51	@ 0x33
 8007d80:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007d82:	2340      	movs	r3, #64	@ 0x40
 8007d84:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007d86:	2300      	movs	r3, #0
 8007d88:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007d8a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007d8e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007d90:	f107 0308 	add.w	r3, r7, #8
 8007d94:	4619      	mov	r1, r3
 8007d96:	6878      	ldr	r0, [r7, #4]
 8007d98:	f7ff fde1 	bl	800795e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8007d9c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007da0:	2133      	movs	r1, #51	@ 0x33
 8007da2:	6878      	ldr	r0, [r7, #4]
 8007da4:	f000 f886 	bl	8007eb4 <SDMMC_GetCmdResp1>
 8007da8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007daa:	69fb      	ldr	r3, [r7, #28]
}
 8007dac:	4618      	mov	r0, r3
 8007dae:	3720      	adds	r7, #32
 8007db0:	46bd      	mov	sp, r7
 8007db2:	bd80      	pop	{r7, pc}

08007db4 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8007db4:	b580      	push	{r7, lr}
 8007db6:	b088      	sub	sp, #32
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8007dc0:	2302      	movs	r3, #2
 8007dc2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8007dc4:	23c0      	movs	r3, #192	@ 0xc0
 8007dc6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007dc8:	2300      	movs	r3, #0
 8007dca:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007dcc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007dd0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007dd2:	f107 0308 	add.w	r3, r7, #8
 8007dd6:	4619      	mov	r1, r3
 8007dd8:	6878      	ldr	r0, [r7, #4]
 8007dda:	f7ff fdc0 	bl	800795e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8007dde:	6878      	ldr	r0, [r7, #4]
 8007de0:	f000 f956 	bl	8008090 <SDMMC_GetCmdResp2>
 8007de4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007de6:	69fb      	ldr	r3, [r7, #28]
}
 8007de8:	4618      	mov	r0, r3
 8007dea:	3720      	adds	r7, #32
 8007dec:	46bd      	mov	sp, r7
 8007dee:	bd80      	pop	{r7, pc}

08007df0 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b088      	sub	sp, #32
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	6078      	str	r0, [r7, #4]
 8007df8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8007dfe:	2309      	movs	r3, #9
 8007e00:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8007e02:	23c0      	movs	r3, #192	@ 0xc0
 8007e04:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007e06:	2300      	movs	r3, #0
 8007e08:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007e0a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007e0e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007e10:	f107 0308 	add.w	r3, r7, #8
 8007e14:	4619      	mov	r1, r3
 8007e16:	6878      	ldr	r0, [r7, #4]
 8007e18:	f7ff fda1 	bl	800795e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8007e1c:	6878      	ldr	r0, [r7, #4]
 8007e1e:	f000 f937 	bl	8008090 <SDMMC_GetCmdResp2>
 8007e22:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007e24:	69fb      	ldr	r3, [r7, #28]
}
 8007e26:	4618      	mov	r0, r3
 8007e28:	3720      	adds	r7, #32
 8007e2a:	46bd      	mov	sp, r7
 8007e2c:	bd80      	pop	{r7, pc}

08007e2e <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8007e2e:	b580      	push	{r7, lr}
 8007e30:	b088      	sub	sp, #32
 8007e32:	af00      	add	r7, sp, #0
 8007e34:	6078      	str	r0, [r7, #4]
 8007e36:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8007e38:	2300      	movs	r3, #0
 8007e3a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8007e3c:	2303      	movs	r3, #3
 8007e3e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007e40:	2340      	movs	r3, #64	@ 0x40
 8007e42:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007e44:	2300      	movs	r3, #0
 8007e46:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007e48:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007e4c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007e4e:	f107 0308 	add.w	r3, r7, #8
 8007e52:	4619      	mov	r1, r3
 8007e54:	6878      	ldr	r0, [r7, #4]
 8007e56:	f7ff fd82 	bl	800795e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8007e5a:	683a      	ldr	r2, [r7, #0]
 8007e5c:	2103      	movs	r1, #3
 8007e5e:	6878      	ldr	r0, [r7, #4]
 8007e60:	f000 f99c 	bl	800819c <SDMMC_GetCmdResp6>
 8007e64:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007e66:	69fb      	ldr	r3, [r7, #28]
}
 8007e68:	4618      	mov	r0, r3
 8007e6a:	3720      	adds	r7, #32
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	bd80      	pop	{r7, pc}

08007e70 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b088      	sub	sp, #32
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
 8007e78:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8007e7a:	683b      	ldr	r3, [r7, #0]
 8007e7c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8007e7e:	230d      	movs	r3, #13
 8007e80:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007e82:	2340      	movs	r3, #64	@ 0x40
 8007e84:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007e86:	2300      	movs	r3, #0
 8007e88:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007e8a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007e8e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007e90:	f107 0308 	add.w	r3, r7, #8
 8007e94:	4619      	mov	r1, r3
 8007e96:	6878      	ldr	r0, [r7, #4]
 8007e98:	f7ff fd61 	bl	800795e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8007e9c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007ea0:	210d      	movs	r1, #13
 8007ea2:	6878      	ldr	r0, [r7, #4]
 8007ea4:	f000 f806 	bl	8007eb4 <SDMMC_GetCmdResp1>
 8007ea8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007eaa:	69fb      	ldr	r3, [r7, #28]
}
 8007eac:	4618      	mov	r0, r3
 8007eae:	3720      	adds	r7, #32
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	bd80      	pop	{r7, pc}

08007eb4 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	b088      	sub	sp, #32
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	60f8      	str	r0, [r7, #12]
 8007ebc:	460b      	mov	r3, r1
 8007ebe:	607a      	str	r2, [r7, #4]
 8007ec0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8007ec2:	4b70      	ldr	r3, [pc, #448]	@ (8008084 <SDMMC_GetCmdResp1+0x1d0>)
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	4a70      	ldr	r2, [pc, #448]	@ (8008088 <SDMMC_GetCmdResp1+0x1d4>)
 8007ec8:	fba2 2303 	umull	r2, r3, r2, r3
 8007ecc:	0a5a      	lsrs	r2, r3, #9
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	fb02 f303 	mul.w	r3, r2, r3
 8007ed4:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8007ed6:	69fb      	ldr	r3, [r7, #28]
 8007ed8:	1e5a      	subs	r2, r3, #1
 8007eda:	61fa      	str	r2, [r7, #28]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d102      	bne.n	8007ee6 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007ee0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007ee4:	e0c9      	b.n	800807a <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007eea:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007eec:	69bb      	ldr	r3, [r7, #24]
 8007eee:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d0ef      	beq.n	8007ed6 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007ef6:	69bb      	ldr	r3, [r7, #24]
 8007ef8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d1ea      	bne.n	8007ed6 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f04:	f003 0304 	and.w	r3, r3, #4
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d004      	beq.n	8007f16 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	2204      	movs	r2, #4
 8007f10:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007f12:	2304      	movs	r3, #4
 8007f14:	e0b1      	b.n	800807a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f1a:	f003 0301 	and.w	r3, r3, #1
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d004      	beq.n	8007f2c <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	2201      	movs	r2, #1
 8007f26:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007f28:	2301      	movs	r3, #1
 8007f2a:	e0a6      	b.n	800807a <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	22c5      	movs	r2, #197	@ 0xc5
 8007f30:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8007f32:	68f8      	ldr	r0, [r7, #12]
 8007f34:	f7ff fd3d 	bl	80079b2 <SDIO_GetCommandResponse>
 8007f38:	4603      	mov	r3, r0
 8007f3a:	461a      	mov	r2, r3
 8007f3c:	7afb      	ldrb	r3, [r7, #11]
 8007f3e:	4293      	cmp	r3, r2
 8007f40:	d001      	beq.n	8007f46 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007f42:	2301      	movs	r3, #1
 8007f44:	e099      	b.n	800807a <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8007f46:	2100      	movs	r1, #0
 8007f48:	68f8      	ldr	r0, [r7, #12]
 8007f4a:	f7ff fd3f 	bl	80079cc <SDIO_GetResponse>
 8007f4e:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8007f50:	697a      	ldr	r2, [r7, #20]
 8007f52:	4b4e      	ldr	r3, [pc, #312]	@ (800808c <SDMMC_GetCmdResp1+0x1d8>)
 8007f54:	4013      	ands	r3, r2
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d101      	bne.n	8007f5e <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8007f5a:	2300      	movs	r3, #0
 8007f5c:	e08d      	b.n	800807a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8007f5e:	697b      	ldr	r3, [r7, #20]
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	da02      	bge.n	8007f6a <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8007f64:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007f68:	e087      	b.n	800807a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8007f6a:	697b      	ldr	r3, [r7, #20]
 8007f6c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d001      	beq.n	8007f78 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8007f74:	2340      	movs	r3, #64	@ 0x40
 8007f76:	e080      	b.n	800807a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8007f78:	697b      	ldr	r3, [r7, #20]
 8007f7a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d001      	beq.n	8007f86 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8007f82:	2380      	movs	r3, #128	@ 0x80
 8007f84:	e079      	b.n	800807a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8007f86:	697b      	ldr	r3, [r7, #20]
 8007f88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d002      	beq.n	8007f96 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8007f90:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007f94:	e071      	b.n	800807a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8007f96:	697b      	ldr	r3, [r7, #20]
 8007f98:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d002      	beq.n	8007fa6 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8007fa0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007fa4:	e069      	b.n	800807a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8007fa6:	697b      	ldr	r3, [r7, #20]
 8007fa8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d002      	beq.n	8007fb6 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8007fb0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007fb4:	e061      	b.n	800807a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8007fb6:	697b      	ldr	r3, [r7, #20]
 8007fb8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d002      	beq.n	8007fc6 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8007fc0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007fc4:	e059      	b.n	800807a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8007fc6:	697b      	ldr	r3, [r7, #20]
 8007fc8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d002      	beq.n	8007fd6 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007fd0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007fd4:	e051      	b.n	800807a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8007fd6:	697b      	ldr	r3, [r7, #20]
 8007fd8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d002      	beq.n	8007fe6 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007fe0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007fe4:	e049      	b.n	800807a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8007fe6:	697b      	ldr	r3, [r7, #20]
 8007fe8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d002      	beq.n	8007ff6 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8007ff0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007ff4:	e041      	b.n	800807a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8007ff6:	697b      	ldr	r3, [r7, #20]
 8007ff8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d002      	beq.n	8008006 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8008000:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008004:	e039      	b.n	800807a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8008006:	697b      	ldr	r3, [r7, #20]
 8008008:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800800c:	2b00      	cmp	r3, #0
 800800e:	d002      	beq.n	8008016 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8008010:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8008014:	e031      	b.n	800807a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8008016:	697b      	ldr	r3, [r7, #20]
 8008018:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800801c:	2b00      	cmp	r3, #0
 800801e:	d002      	beq.n	8008026 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8008020:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8008024:	e029      	b.n	800807a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8008026:	697b      	ldr	r3, [r7, #20]
 8008028:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800802c:	2b00      	cmp	r3, #0
 800802e:	d002      	beq.n	8008036 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8008030:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008034:	e021      	b.n	800807a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8008036:	697b      	ldr	r3, [r7, #20]
 8008038:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800803c:	2b00      	cmp	r3, #0
 800803e:	d002      	beq.n	8008046 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8008040:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8008044:	e019      	b.n	800807a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8008046:	697b      	ldr	r3, [r7, #20]
 8008048:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800804c:	2b00      	cmp	r3, #0
 800804e:	d002      	beq.n	8008056 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8008050:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8008054:	e011      	b.n	800807a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8008056:	697b      	ldr	r3, [r7, #20]
 8008058:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800805c:	2b00      	cmp	r3, #0
 800805e:	d002      	beq.n	8008066 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8008060:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8008064:	e009      	b.n	800807a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8008066:	697b      	ldr	r3, [r7, #20]
 8008068:	f003 0308 	and.w	r3, r3, #8
 800806c:	2b00      	cmp	r3, #0
 800806e:	d002      	beq.n	8008076 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8008070:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8008074:	e001      	b.n	800807a <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8008076:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800807a:	4618      	mov	r0, r3
 800807c:	3720      	adds	r7, #32
 800807e:	46bd      	mov	sp, r7
 8008080:	bd80      	pop	{r7, pc}
 8008082:	bf00      	nop
 8008084:	20000008 	.word	0x20000008
 8008088:	10624dd3 	.word	0x10624dd3
 800808c:	fdffe008 	.word	0xfdffe008

08008090 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8008090:	b480      	push	{r7}
 8008092:	b085      	sub	sp, #20
 8008094:	af00      	add	r7, sp, #0
 8008096:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008098:	4b1f      	ldr	r3, [pc, #124]	@ (8008118 <SDMMC_GetCmdResp2+0x88>)
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	4a1f      	ldr	r2, [pc, #124]	@ (800811c <SDMMC_GetCmdResp2+0x8c>)
 800809e:	fba2 2303 	umull	r2, r3, r2, r3
 80080a2:	0a5b      	lsrs	r3, r3, #9
 80080a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80080a8:	fb02 f303 	mul.w	r3, r2, r3
 80080ac:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	1e5a      	subs	r2, r3, #1
 80080b2:	60fa      	str	r2, [r7, #12]
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d102      	bne.n	80080be <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80080b8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80080bc:	e026      	b.n	800810c <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80080c2:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80080c4:	68bb      	ldr	r3, [r7, #8]
 80080c6:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d0ef      	beq.n	80080ae <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80080ce:	68bb      	ldr	r3, [r7, #8]
 80080d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d1ea      	bne.n	80080ae <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80080dc:	f003 0304 	and.w	r3, r3, #4
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d004      	beq.n	80080ee <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	2204      	movs	r2, #4
 80080e8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80080ea:	2304      	movs	r3, #4
 80080ec:	e00e      	b.n	800810c <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80080f2:	f003 0301 	and.w	r3, r3, #1
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d004      	beq.n	8008104 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	2201      	movs	r2, #1
 80080fe:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008100:	2301      	movs	r3, #1
 8008102:	e003      	b.n	800810c <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	22c5      	movs	r2, #197	@ 0xc5
 8008108:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800810a:	2300      	movs	r3, #0
}
 800810c:	4618      	mov	r0, r3
 800810e:	3714      	adds	r7, #20
 8008110:	46bd      	mov	sp, r7
 8008112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008116:	4770      	bx	lr
 8008118:	20000008 	.word	0x20000008
 800811c:	10624dd3 	.word	0x10624dd3

08008120 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8008120:	b480      	push	{r7}
 8008122:	b085      	sub	sp, #20
 8008124:	af00      	add	r7, sp, #0
 8008126:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008128:	4b1a      	ldr	r3, [pc, #104]	@ (8008194 <SDMMC_GetCmdResp3+0x74>)
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	4a1a      	ldr	r2, [pc, #104]	@ (8008198 <SDMMC_GetCmdResp3+0x78>)
 800812e:	fba2 2303 	umull	r2, r3, r2, r3
 8008132:	0a5b      	lsrs	r3, r3, #9
 8008134:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008138:	fb02 f303 	mul.w	r3, r2, r3
 800813c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	1e5a      	subs	r2, r3, #1
 8008142:	60fa      	str	r2, [r7, #12]
 8008144:	2b00      	cmp	r3, #0
 8008146:	d102      	bne.n	800814e <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008148:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800814c:	e01b      	b.n	8008186 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008152:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008154:	68bb      	ldr	r3, [r7, #8]
 8008156:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800815a:	2b00      	cmp	r3, #0
 800815c:	d0ef      	beq.n	800813e <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800815e:	68bb      	ldr	r3, [r7, #8]
 8008160:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008164:	2b00      	cmp	r3, #0
 8008166:	d1ea      	bne.n	800813e <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800816c:	f003 0304 	and.w	r3, r3, #4
 8008170:	2b00      	cmp	r3, #0
 8008172:	d004      	beq.n	800817e <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	2204      	movs	r2, #4
 8008178:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800817a:	2304      	movs	r3, #4
 800817c:	e003      	b.n	8008186 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	22c5      	movs	r2, #197	@ 0xc5
 8008182:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8008184:	2300      	movs	r3, #0
}
 8008186:	4618      	mov	r0, r3
 8008188:	3714      	adds	r7, #20
 800818a:	46bd      	mov	sp, r7
 800818c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008190:	4770      	bx	lr
 8008192:	bf00      	nop
 8008194:	20000008 	.word	0x20000008
 8008198:	10624dd3 	.word	0x10624dd3

0800819c <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800819c:	b580      	push	{r7, lr}
 800819e:	b088      	sub	sp, #32
 80081a0:	af00      	add	r7, sp, #0
 80081a2:	60f8      	str	r0, [r7, #12]
 80081a4:	460b      	mov	r3, r1
 80081a6:	607a      	str	r2, [r7, #4]
 80081a8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80081aa:	4b35      	ldr	r3, [pc, #212]	@ (8008280 <SDMMC_GetCmdResp6+0xe4>)
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	4a35      	ldr	r2, [pc, #212]	@ (8008284 <SDMMC_GetCmdResp6+0xe8>)
 80081b0:	fba2 2303 	umull	r2, r3, r2, r3
 80081b4:	0a5b      	lsrs	r3, r3, #9
 80081b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80081ba:	fb02 f303 	mul.w	r3, r2, r3
 80081be:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 80081c0:	69fb      	ldr	r3, [r7, #28]
 80081c2:	1e5a      	subs	r2, r3, #1
 80081c4:	61fa      	str	r2, [r7, #28]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d102      	bne.n	80081d0 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 80081ca:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80081ce:	e052      	b.n	8008276 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80081d4:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80081d6:	69bb      	ldr	r3, [r7, #24]
 80081d8:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d0ef      	beq.n	80081c0 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80081e0:	69bb      	ldr	r3, [r7, #24]
 80081e2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d1ea      	bne.n	80081c0 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80081ee:	f003 0304 	and.w	r3, r3, #4
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d004      	beq.n	8008200 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	2204      	movs	r2, #4
 80081fa:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80081fc:	2304      	movs	r3, #4
 80081fe:	e03a      	b.n	8008276 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008204:	f003 0301 	and.w	r3, r3, #1
 8008208:	2b00      	cmp	r3, #0
 800820a:	d004      	beq.n	8008216 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	2201      	movs	r2, #1
 8008210:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008212:	2301      	movs	r3, #1
 8008214:	e02f      	b.n	8008276 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8008216:	68f8      	ldr	r0, [r7, #12]
 8008218:	f7ff fbcb 	bl	80079b2 <SDIO_GetCommandResponse>
 800821c:	4603      	mov	r3, r0
 800821e:	461a      	mov	r2, r3
 8008220:	7afb      	ldrb	r3, [r7, #11]
 8008222:	4293      	cmp	r3, r2
 8008224:	d001      	beq.n	800822a <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008226:	2301      	movs	r3, #1
 8008228:	e025      	b.n	8008276 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	22c5      	movs	r2, #197	@ 0xc5
 800822e:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8008230:	2100      	movs	r1, #0
 8008232:	68f8      	ldr	r0, [r7, #12]
 8008234:	f7ff fbca 	bl	80079cc <SDIO_GetResponse>
 8008238:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800823a:	697b      	ldr	r3, [r7, #20]
 800823c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8008240:	2b00      	cmp	r3, #0
 8008242:	d106      	bne.n	8008252 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8008244:	697b      	ldr	r3, [r7, #20]
 8008246:	0c1b      	lsrs	r3, r3, #16
 8008248:	b29a      	uxth	r2, r3
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800824e:	2300      	movs	r3, #0
 8008250:	e011      	b.n	8008276 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8008252:	697b      	ldr	r3, [r7, #20]
 8008254:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008258:	2b00      	cmp	r3, #0
 800825a:	d002      	beq.n	8008262 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800825c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008260:	e009      	b.n	8008276 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8008262:	697b      	ldr	r3, [r7, #20]
 8008264:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008268:	2b00      	cmp	r3, #0
 800826a:	d002      	beq.n	8008272 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800826c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008270:	e001      	b.n	8008276 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8008272:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8008276:	4618      	mov	r0, r3
 8008278:	3720      	adds	r7, #32
 800827a:	46bd      	mov	sp, r7
 800827c:	bd80      	pop	{r7, pc}
 800827e:	bf00      	nop
 8008280:	20000008 	.word	0x20000008
 8008284:	10624dd3 	.word	0x10624dd3

08008288 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8008288:	b480      	push	{r7}
 800828a:	b085      	sub	sp, #20
 800828c:	af00      	add	r7, sp, #0
 800828e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008290:	4b22      	ldr	r3, [pc, #136]	@ (800831c <SDMMC_GetCmdResp7+0x94>)
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	4a22      	ldr	r2, [pc, #136]	@ (8008320 <SDMMC_GetCmdResp7+0x98>)
 8008296:	fba2 2303 	umull	r2, r3, r2, r3
 800829a:	0a5b      	lsrs	r3, r3, #9
 800829c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80082a0:	fb02 f303 	mul.w	r3, r2, r3
 80082a4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	1e5a      	subs	r2, r3, #1
 80082aa:	60fa      	str	r2, [r7, #12]
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d102      	bne.n	80082b6 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80082b0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80082b4:	e02c      	b.n	8008310 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80082ba:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80082bc:	68bb      	ldr	r3, [r7, #8]
 80082be:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d0ef      	beq.n	80082a6 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80082c6:	68bb      	ldr	r3, [r7, #8]
 80082c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d1ea      	bne.n	80082a6 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80082d4:	f003 0304 	and.w	r3, r3, #4
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d004      	beq.n	80082e6 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	2204      	movs	r2, #4
 80082e0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80082e2:	2304      	movs	r3, #4
 80082e4:	e014      	b.n	8008310 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80082ea:	f003 0301 	and.w	r3, r3, #1
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d004      	beq.n	80082fc <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	2201      	movs	r2, #1
 80082f6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80082f8:	2301      	movs	r3, #1
 80082fa:	e009      	b.n	8008310 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008300:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008304:	2b00      	cmp	r3, #0
 8008306:	d002      	beq.n	800830e <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2240      	movs	r2, #64	@ 0x40
 800830c:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800830e:	2300      	movs	r3, #0
  
}
 8008310:	4618      	mov	r0, r3
 8008312:	3714      	adds	r7, #20
 8008314:	46bd      	mov	sp, r7
 8008316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831a:	4770      	bx	lr
 800831c:	20000008 	.word	0x20000008
 8008320:	10624dd3 	.word	0x10624dd3

08008324 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8008324:	b480      	push	{r7}
 8008326:	b085      	sub	sp, #20
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800832c:	4b11      	ldr	r3, [pc, #68]	@ (8008374 <SDMMC_GetCmdError+0x50>)
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	4a11      	ldr	r2, [pc, #68]	@ (8008378 <SDMMC_GetCmdError+0x54>)
 8008332:	fba2 2303 	umull	r2, r3, r2, r3
 8008336:	0a5b      	lsrs	r3, r3, #9
 8008338:	f241 3288 	movw	r2, #5000	@ 0x1388
 800833c:	fb02 f303 	mul.w	r3, r2, r3
 8008340:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	1e5a      	subs	r2, r3, #1
 8008346:	60fa      	str	r2, [r7, #12]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d102      	bne.n	8008352 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800834c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008350:	e009      	b.n	8008366 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008356:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800835a:	2b00      	cmp	r3, #0
 800835c:	d0f1      	beq.n	8008342 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	22c5      	movs	r2, #197	@ 0xc5
 8008362:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 8008364:	2300      	movs	r3, #0
}
 8008366:	4618      	mov	r0, r3
 8008368:	3714      	adds	r7, #20
 800836a:	46bd      	mov	sp, r7
 800836c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008370:	4770      	bx	lr
 8008372:	bf00      	nop
 8008374:	20000008 	.word	0x20000008
 8008378:	10624dd3 	.word	0x10624dd3

0800837c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800837c:	b580      	push	{r7, lr}
 800837e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8008380:	4904      	ldr	r1, [pc, #16]	@ (8008394 <MX_FATFS_Init+0x18>)
 8008382:	4805      	ldr	r0, [pc, #20]	@ (8008398 <MX_FATFS_Init+0x1c>)
 8008384:	f003 fa20 	bl	800b7c8 <FATFS_LinkDriver>
 8008388:	4603      	mov	r3, r0
 800838a:	461a      	mov	r2, r3
 800838c:	4b03      	ldr	r3, [pc, #12]	@ (800839c <MX_FATFS_Init+0x20>)
 800838e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8008390:	bf00      	nop
 8008392:	bd80      	pop	{r7, pc}
 8008394:	2000146c 	.word	0x2000146c
 8008398:	08011d0c 	.word	0x08011d0c
 800839c:	20001468 	.word	0x20001468

080083a0 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80083a0:	b480      	push	{r7}
 80083a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80083a4:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80083a6:	4618      	mov	r0, r3
 80083a8:	46bd      	mov	sp, r7
 80083aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ae:	4770      	bx	lr

080083b0 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 80083b0:	b580      	push	{r7, lr}
 80083b2:	b082      	sub	sp, #8
 80083b4:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 80083b6:	2300      	movs	r3, #0
 80083b8:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 80083ba:	f000 f896 	bl	80084ea <BSP_SD_IsDetected>
 80083be:	4603      	mov	r3, r0
 80083c0:	2b01      	cmp	r3, #1
 80083c2:	d001      	beq.n	80083c8 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 80083c4:	2301      	movs	r3, #1
 80083c6:	e012      	b.n	80083ee <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 80083c8:	480b      	ldr	r0, [pc, #44]	@ (80083f8 <BSP_SD_Init+0x48>)
 80083ca:	f7fc f8a9 	bl	8004520 <HAL_SD_Init>
 80083ce:	4603      	mov	r3, r0
 80083d0:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 80083d2:	79fb      	ldrb	r3, [r7, #7]
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d109      	bne.n	80083ec <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 80083d8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80083dc:	4806      	ldr	r0, [pc, #24]	@ (80083f8 <BSP_SD_Init+0x48>)
 80083de:	f7fc fe6f 	bl	80050c0 <HAL_SD_ConfigWideBusOperation>
 80083e2:	4603      	mov	r3, r0
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d001      	beq.n	80083ec <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 80083e8:	2301      	movs	r3, #1
 80083ea:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 80083ec:	79fb      	ldrb	r3, [r7, #7]
}
 80083ee:	4618      	mov	r0, r3
 80083f0:	3708      	adds	r7, #8
 80083f2:	46bd      	mov	sp, r7
 80083f4:	bd80      	pop	{r7, pc}
 80083f6:	bf00      	nop
 80083f8:	200011ec 	.word	0x200011ec

080083fc <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 80083fc:	b580      	push	{r7, lr}
 80083fe:	b086      	sub	sp, #24
 8008400:	af00      	add	r7, sp, #0
 8008402:	60f8      	str	r0, [r7, #12]
 8008404:	60b9      	str	r1, [r7, #8]
 8008406:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8008408:	2300      	movs	r3, #0
 800840a:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	68ba      	ldr	r2, [r7, #8]
 8008410:	68f9      	ldr	r1, [r7, #12]
 8008412:	4806      	ldr	r0, [pc, #24]	@ (800842c <BSP_SD_ReadBlocks_DMA+0x30>)
 8008414:	f7fc f92c 	bl	8004670 <HAL_SD_ReadBlocks_DMA>
 8008418:	4603      	mov	r3, r0
 800841a:	2b00      	cmp	r3, #0
 800841c:	d001      	beq.n	8008422 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800841e:	2301      	movs	r3, #1
 8008420:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8008422:	7dfb      	ldrb	r3, [r7, #23]
}
 8008424:	4618      	mov	r0, r3
 8008426:	3718      	adds	r7, #24
 8008428:	46bd      	mov	sp, r7
 800842a:	bd80      	pop	{r7, pc}
 800842c:	200011ec 	.word	0x200011ec

08008430 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8008430:	b580      	push	{r7, lr}
 8008432:	b086      	sub	sp, #24
 8008434:	af00      	add	r7, sp, #0
 8008436:	60f8      	str	r0, [r7, #12]
 8008438:	60b9      	str	r1, [r7, #8]
 800843a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800843c:	2300      	movs	r3, #0
 800843e:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	68ba      	ldr	r2, [r7, #8]
 8008444:	68f9      	ldr	r1, [r7, #12]
 8008446:	4806      	ldr	r0, [pc, #24]	@ (8008460 <BSP_SD_WriteBlocks_DMA+0x30>)
 8008448:	f7fc f9f4 	bl	8004834 <HAL_SD_WriteBlocks_DMA>
 800844c:	4603      	mov	r3, r0
 800844e:	2b00      	cmp	r3, #0
 8008450:	d001      	beq.n	8008456 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8008452:	2301      	movs	r3, #1
 8008454:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8008456:	7dfb      	ldrb	r3, [r7, #23]
}
 8008458:	4618      	mov	r0, r3
 800845a:	3718      	adds	r7, #24
 800845c:	46bd      	mov	sp, r7
 800845e:	bd80      	pop	{r7, pc}
 8008460:	200011ec 	.word	0x200011ec

08008464 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8008464:	b580      	push	{r7, lr}
 8008466:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8008468:	4805      	ldr	r0, [pc, #20]	@ (8008480 <BSP_SD_GetCardState+0x1c>)
 800846a:	f7fc fec3 	bl	80051f4 <HAL_SD_GetCardState>
 800846e:	4603      	mov	r3, r0
 8008470:	2b04      	cmp	r3, #4
 8008472:	bf14      	ite	ne
 8008474:	2301      	movne	r3, #1
 8008476:	2300      	moveq	r3, #0
 8008478:	b2db      	uxtb	r3, r3
}
 800847a:	4618      	mov	r0, r3
 800847c:	bd80      	pop	{r7, pc}
 800847e:	bf00      	nop
 8008480:	200011ec 	.word	0x200011ec

08008484 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8008484:	b580      	push	{r7, lr}
 8008486:	b082      	sub	sp, #8
 8008488:	af00      	add	r7, sp, #0
 800848a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800848c:	6879      	ldr	r1, [r7, #4]
 800848e:	4803      	ldr	r0, [pc, #12]	@ (800849c <BSP_SD_GetCardInfo+0x18>)
 8008490:	f7fc fdea 	bl	8005068 <HAL_SD_GetCardInfo>
}
 8008494:	bf00      	nop
 8008496:	3708      	adds	r7, #8
 8008498:	46bd      	mov	sp, r7
 800849a:	bd80      	pop	{r7, pc}
 800849c:	200011ec 	.word	0x200011ec

080084a0 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 80084a0:	b580      	push	{r7, lr}
 80084a2:	b082      	sub	sp, #8
 80084a4:	af00      	add	r7, sp, #0
 80084a6:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 80084a8:	f000 f818 	bl	80084dc <BSP_SD_AbortCallback>
}
 80084ac:	bf00      	nop
 80084ae:	3708      	adds	r7, #8
 80084b0:	46bd      	mov	sp, r7
 80084b2:	bd80      	pop	{r7, pc}

080084b4 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 80084b4:	b580      	push	{r7, lr}
 80084b6:	b082      	sub	sp, #8
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 80084bc:	f000 f998 	bl	80087f0 <BSP_SD_WriteCpltCallback>
}
 80084c0:	bf00      	nop
 80084c2:	3708      	adds	r7, #8
 80084c4:	46bd      	mov	sp, r7
 80084c6:	bd80      	pop	{r7, pc}

080084c8 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 80084c8:	b580      	push	{r7, lr}
 80084ca:	b082      	sub	sp, #8
 80084cc:	af00      	add	r7, sp, #0
 80084ce:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 80084d0:	f000 f9a0 	bl	8008814 <BSP_SD_ReadCpltCallback>
}
 80084d4:	bf00      	nop
 80084d6:	3708      	adds	r7, #8
 80084d8:	46bd      	mov	sp, r7
 80084da:	bd80      	pop	{r7, pc}

080084dc <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 80084dc:	b480      	push	{r7}
 80084de:	af00      	add	r7, sp, #0

}
 80084e0:	bf00      	nop
 80084e2:	46bd      	mov	sp, r7
 80084e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e8:	4770      	bx	lr

080084ea <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 80084ea:	b480      	push	{r7}
 80084ec:	b083      	sub	sp, #12
 80084ee:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 80084f0:	2301      	movs	r3, #1
 80084f2:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 80084f4:	79fb      	ldrb	r3, [r7, #7]
 80084f6:	b2db      	uxtb	r3, r3
}
 80084f8:	4618      	mov	r0, r3
 80084fa:	370c      	adds	r7, #12
 80084fc:	46bd      	mov	sp, r7
 80084fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008502:	4770      	bx	lr

08008504 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8008504:	b580      	push	{r7, lr}
 8008506:	b084      	sub	sp, #16
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
  while( osKernelSysTick() - timer < timeout)
#else
  timer = osKernelGetTickCount();
 800850c:	f003 fb2a 	bl	800bb64 <osKernelGetTickCount>
 8008510:	60f8      	str	r0, [r7, #12]
  while( osKernelGetTickCount() - timer < timeout)
 8008512:	e006      	b.n	8008522 <SD_CheckStatusWithTimeout+0x1e>
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8008514:	f7ff ffa6 	bl	8008464 <BSP_SD_GetCardState>
 8008518:	4603      	mov	r3, r0
 800851a:	2b00      	cmp	r3, #0
 800851c:	d101      	bne.n	8008522 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800851e:	2300      	movs	r3, #0
 8008520:	e009      	b.n	8008536 <SD_CheckStatusWithTimeout+0x32>
  while( osKernelGetTickCount() - timer < timeout)
 8008522:	f003 fb1f 	bl	800bb64 <osKernelGetTickCount>
 8008526:	4602      	mov	r2, r0
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	1ad3      	subs	r3, r2, r3
 800852c:	687a      	ldr	r2, [r7, #4]
 800852e:	429a      	cmp	r2, r3
 8008530:	d8f0      	bhi.n	8008514 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8008532:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008536:	4618      	mov	r0, r3
 8008538:	3710      	adds	r7, #16
 800853a:	46bd      	mov	sp, r7
 800853c:	bd80      	pop	{r7, pc}
	...

08008540 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8008540:	b580      	push	{r7, lr}
 8008542:	b082      	sub	sp, #8
 8008544:	af00      	add	r7, sp, #0
 8008546:	4603      	mov	r3, r0
 8008548:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800854a:	4b0b      	ldr	r3, [pc, #44]	@ (8008578 <SD_CheckStatus+0x38>)
 800854c:	2201      	movs	r2, #1
 800854e:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8008550:	f7ff ff88 	bl	8008464 <BSP_SD_GetCardState>
 8008554:	4603      	mov	r3, r0
 8008556:	2b00      	cmp	r3, #0
 8008558:	d107      	bne.n	800856a <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800855a:	4b07      	ldr	r3, [pc, #28]	@ (8008578 <SD_CheckStatus+0x38>)
 800855c:	781b      	ldrb	r3, [r3, #0]
 800855e:	b2db      	uxtb	r3, r3
 8008560:	f023 0301 	bic.w	r3, r3, #1
 8008564:	b2da      	uxtb	r2, r3
 8008566:	4b04      	ldr	r3, [pc, #16]	@ (8008578 <SD_CheckStatus+0x38>)
 8008568:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800856a:	4b03      	ldr	r3, [pc, #12]	@ (8008578 <SD_CheckStatus+0x38>)
 800856c:	781b      	ldrb	r3, [r3, #0]
 800856e:	b2db      	uxtb	r3, r3
}
 8008570:	4618      	mov	r0, r3
 8008572:	3708      	adds	r7, #8
 8008574:	46bd      	mov	sp, r7
 8008576:	bd80      	pop	{r7, pc}
 8008578:	20000011 	.word	0x20000011

0800857c <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800857c:	b580      	push	{r7, lr}
 800857e:	b082      	sub	sp, #8
 8008580:	af00      	add	r7, sp, #0
 8008582:	4603      	mov	r3, r0
 8008584:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 8008586:	4b1c      	ldr	r3, [pc, #112]	@ (80085f8 <SD_initialize+0x7c>)
 8008588:	2201      	movs	r2, #1
 800858a:	701a      	strb	r2, [r3, #0]
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
#else
  if(osKernelGetState() == osKernelRunning)
 800858c:	f003 faa2 	bl	800bad4 <osKernelGetState>
 8008590:	4603      	mov	r3, r0
 8008592:	2b02      	cmp	r3, #2
 8008594:	d129      	bne.n	80085ea <SD_initialize+0x6e>
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 8008596:	f7ff ff0b 	bl	80083b0 <BSP_SD_Init>
 800859a:	4603      	mov	r3, r0
 800859c:	2b00      	cmp	r3, #0
 800859e:	d107      	bne.n	80085b0 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 80085a0:	79fb      	ldrb	r3, [r7, #7]
 80085a2:	4618      	mov	r0, r3
 80085a4:	f7ff ffcc 	bl	8008540 <SD_CheckStatus>
 80085a8:	4603      	mov	r3, r0
 80085aa:	461a      	mov	r2, r3
 80085ac:	4b12      	ldr	r3, [pc, #72]	@ (80085f8 <SD_initialize+0x7c>)
 80085ae:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 80085b0:	4b11      	ldr	r3, [pc, #68]	@ (80085f8 <SD_initialize+0x7c>)
 80085b2:	781b      	ldrb	r3, [r3, #0]
 80085b4:	b2db      	uxtb	r3, r3
 80085b6:	2b01      	cmp	r3, #1
 80085b8:	d017      	beq.n	80085ea <SD_initialize+0x6e>
    {
      if (SDQueueID == NULL)
 80085ba:	4b10      	ldr	r3, [pc, #64]	@ (80085fc <SD_initialize+0x80>)
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d107      	bne.n	80085d2 <SD_initialize+0x56>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
 80085c2:	2200      	movs	r2, #0
 80085c4:	2102      	movs	r1, #2
 80085c6:	200a      	movs	r0, #10
 80085c8:	f003 ff96 	bl	800c4f8 <osMessageQueueNew>
 80085cc:	4603      	mov	r3, r0
 80085ce:	4a0b      	ldr	r2, [pc, #44]	@ (80085fc <SD_initialize+0x80>)
 80085d0:	6013      	str	r3, [r2, #0]
#endif
      }

      if (SDQueueID == NULL)
 80085d2:	4b0a      	ldr	r3, [pc, #40]	@ (80085fc <SD_initialize+0x80>)
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d107      	bne.n	80085ea <SD_initialize+0x6e>
      {
        Stat |= STA_NOINIT;
 80085da:	4b07      	ldr	r3, [pc, #28]	@ (80085f8 <SD_initialize+0x7c>)
 80085dc:	781b      	ldrb	r3, [r3, #0]
 80085de:	b2db      	uxtb	r3, r3
 80085e0:	f043 0301 	orr.w	r3, r3, #1
 80085e4:	b2da      	uxtb	r2, r3
 80085e6:	4b04      	ldr	r3, [pc, #16]	@ (80085f8 <SD_initialize+0x7c>)
 80085e8:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 80085ea:	4b03      	ldr	r3, [pc, #12]	@ (80085f8 <SD_initialize+0x7c>)
 80085ec:	781b      	ldrb	r3, [r3, #0]
 80085ee:	b2db      	uxtb	r3, r3
}
 80085f0:	4618      	mov	r0, r3
 80085f2:	3708      	adds	r7, #8
 80085f4:	46bd      	mov	sp, r7
 80085f6:	bd80      	pop	{r7, pc}
 80085f8:	20000011 	.word	0x20000011
 80085fc:	200018d8 	.word	0x200018d8

08008600 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8008600:	b580      	push	{r7, lr}
 8008602:	b082      	sub	sp, #8
 8008604:	af00      	add	r7, sp, #0
 8008606:	4603      	mov	r3, r0
 8008608:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800860a:	79fb      	ldrb	r3, [r7, #7]
 800860c:	4618      	mov	r0, r3
 800860e:	f7ff ff97 	bl	8008540 <SD_CheckStatus>
 8008612:	4603      	mov	r3, r0
}
 8008614:	4618      	mov	r0, r3
 8008616:	3708      	adds	r7, #8
 8008618:	46bd      	mov	sp, r7
 800861a:	bd80      	pop	{r7, pc}

0800861c <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800861c:	b580      	push	{r7, lr}
 800861e:	b088      	sub	sp, #32
 8008620:	af00      	add	r7, sp, #0
 8008622:	60b9      	str	r1, [r7, #8]
 8008624:	607a      	str	r2, [r7, #4]
 8008626:	603b      	str	r3, [r7, #0]
 8008628:	4603      	mov	r3, r0
 800862a:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 800862c:	2301      	movs	r3, #1
 800862e:	77fb      	strb	r3, [r7, #31]
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8008630:	f247 5030 	movw	r0, #30000	@ 0x7530
 8008634:	f7ff ff66 	bl	8008504 <SD_CheckStatusWithTimeout>
 8008638:	4603      	mov	r3, r0
 800863a:	2b00      	cmp	r3, #0
 800863c:	da01      	bge.n	8008642 <SD_read+0x26>
  {
    return res;
 800863e:	7ffb      	ldrb	r3, [r7, #31]
 8008640:	e02f      	b.n	80086a2 <SD_read+0x86>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 8008642:	683a      	ldr	r2, [r7, #0]
 8008644:	6879      	ldr	r1, [r7, #4]
 8008646:	68b8      	ldr	r0, [r7, #8]
 8008648:	f7ff fed8 	bl	80083fc <BSP_SD_ReadBlocks_DMA>
 800864c:	4603      	mov	r3, r0
 800864e:	77bb      	strb	r3, [r7, #30]

    if (ret == MSD_OK) {
 8008650:	7fbb      	ldrb	r3, [r7, #30]
 8008652:	2b00      	cmp	r3, #0
 8008654:	d124      	bne.n	80086a0 <SD_read+0x84>
      {
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
#else
          status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 8008656:	4b15      	ldr	r3, [pc, #84]	@ (80086ac <SD_read+0x90>)
 8008658:	6818      	ldr	r0, [r3, #0]
 800865a:	f107 0112 	add.w	r1, r7, #18
 800865e:	f247 5330 	movw	r3, #30000	@ 0x7530
 8008662:	2200      	movs	r2, #0
 8008664:	f004 f81c 	bl	800c6a0 <osMessageQueueGet>
 8008668:	61b8      	str	r0, [r7, #24]
          if ((status == osOK) && (event == READ_CPLT_MSG))
 800866a:	69bb      	ldr	r3, [r7, #24]
 800866c:	2b00      	cmp	r3, #0
 800866e:	d117      	bne.n	80086a0 <SD_read+0x84>
 8008670:	8a7b      	ldrh	r3, [r7, #18]
 8008672:	2b01      	cmp	r3, #1
 8008674:	d114      	bne.n	80086a0 <SD_read+0x84>
          {
            timer = osKernelGetTickCount();
 8008676:	f003 fa75 	bl	800bb64 <osKernelGetTickCount>
 800867a:	6178      	str	r0, [r7, #20]
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 800867c:	e007      	b.n	800868e <SD_read+0x72>
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800867e:	f7ff fef1 	bl	8008464 <BSP_SD_GetCardState>
 8008682:	4603      	mov	r3, r0
 8008684:	2b00      	cmp	r3, #0
 8008686:	d102      	bne.n	800868e <SD_read+0x72>
              {
                res = RES_OK;
 8008688:	2300      	movs	r3, #0
 800868a:	77fb      	strb	r3, [r7, #31]
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 800868c:	e008      	b.n	80086a0 <SD_read+0x84>
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 800868e:	f003 fa69 	bl	800bb64 <osKernelGetTickCount>
 8008692:	4602      	mov	r2, r0
 8008694:	697b      	ldr	r3, [r7, #20]
 8008696:	1ad3      	subs	r3, r2, r3
 8008698:	f247 522f 	movw	r2, #29999	@ 0x752f
 800869c:	4293      	cmp	r3, r2
 800869e:	d9ee      	bls.n	800867e <SD_read+0x62>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 80086a0:	7ffb      	ldrb	r3, [r7, #31]
}
 80086a2:	4618      	mov	r0, r3
 80086a4:	3720      	adds	r7, #32
 80086a6:	46bd      	mov	sp, r7
 80086a8:	bd80      	pop	{r7, pc}
 80086aa:	bf00      	nop
 80086ac:	200018d8 	.word	0x200018d8

080086b0 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 80086b0:	b580      	push	{r7, lr}
 80086b2:	b088      	sub	sp, #32
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	60b9      	str	r1, [r7, #8]
 80086b8:	607a      	str	r2, [r7, #4]
 80086ba:	603b      	str	r3, [r7, #0]
 80086bc:	4603      	mov	r3, r0
 80086be:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80086c0:	2301      	movs	r3, #1
 80086c2:	77fb      	strb	r3, [r7, #31]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 80086c4:	f247 5030 	movw	r0, #30000	@ 0x7530
 80086c8:	f7ff ff1c 	bl	8008504 <SD_CheckStatusWithTimeout>
 80086cc:	4603      	mov	r3, r0
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	da01      	bge.n	80086d6 <SD_write+0x26>
  {
    return res;
 80086d2:	7ffb      	ldrb	r3, [r7, #31]
 80086d4:	e02d      	b.n	8008732 <SD_write+0x82>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 80086d6:	683a      	ldr	r2, [r7, #0]
 80086d8:	6879      	ldr	r1, [r7, #4]
 80086da:	68b8      	ldr	r0, [r7, #8]
 80086dc:	f7ff fea8 	bl	8008430 <BSP_SD_WriteBlocks_DMA>
 80086e0:	4603      	mov	r3, r0
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d124      	bne.n	8008730 <SD_write+0x80>
    if (event.status == osEventMessage)
    {
      if (event.value.v == WRITE_CPLT_MSG)
      {
#else
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 80086e6:	4b15      	ldr	r3, [pc, #84]	@ (800873c <SD_write+0x8c>)
 80086e8:	6818      	ldr	r0, [r3, #0]
 80086ea:	f107 0112 	add.w	r1, r7, #18
 80086ee:	f247 5330 	movw	r3, #30000	@ 0x7530
 80086f2:	2200      	movs	r2, #0
 80086f4:	f003 ffd4 	bl	800c6a0 <osMessageQueueGet>
 80086f8:	61b8      	str	r0, [r7, #24]
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
 80086fa:	69bb      	ldr	r3, [r7, #24]
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d117      	bne.n	8008730 <SD_write+0x80>
 8008700:	8a7b      	ldrh	r3, [r7, #18]
 8008702:	2b02      	cmp	r3, #2
 8008704:	d114      	bne.n	8008730 <SD_write+0x80>
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
#else
        timer = osKernelGetTickCount();
 8008706:	f003 fa2d 	bl	800bb64 <osKernelGetTickCount>
 800870a:	6178      	str	r0, [r7, #20]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 800870c:	e007      	b.n	800871e <SD_write+0x6e>
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800870e:	f7ff fea9 	bl	8008464 <BSP_SD_GetCardState>
 8008712:	4603      	mov	r3, r0
 8008714:	2b00      	cmp	r3, #0
 8008716:	d102      	bne.n	800871e <SD_write+0x6e>
          {
            res = RES_OK;
 8008718:	2300      	movs	r3, #0
 800871a:	77fb      	strb	r3, [r7, #31]
            break;
 800871c:	e008      	b.n	8008730 <SD_write+0x80>
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 800871e:	f003 fa21 	bl	800bb64 <osKernelGetTickCount>
 8008722:	4602      	mov	r2, r0
 8008724:	697b      	ldr	r3, [r7, #20]
 8008726:	1ad3      	subs	r3, r2, r3
 8008728:	f247 522f 	movw	r2, #29999	@ 0x752f
 800872c:	4293      	cmp	r3, r2
 800872e:	d9ee      	bls.n	800870e <SD_write+0x5e>
    }

  }
#endif

  return res;
 8008730:	7ffb      	ldrb	r3, [r7, #31]
}
 8008732:	4618      	mov	r0, r3
 8008734:	3720      	adds	r7, #32
 8008736:	46bd      	mov	sp, r7
 8008738:	bd80      	pop	{r7, pc}
 800873a:	bf00      	nop
 800873c:	200018d8 	.word	0x200018d8

08008740 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8008740:	b580      	push	{r7, lr}
 8008742:	b08c      	sub	sp, #48	@ 0x30
 8008744:	af00      	add	r7, sp, #0
 8008746:	4603      	mov	r3, r0
 8008748:	603a      	str	r2, [r7, #0]
 800874a:	71fb      	strb	r3, [r7, #7]
 800874c:	460b      	mov	r3, r1
 800874e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8008750:	2301      	movs	r3, #1
 8008752:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8008756:	4b25      	ldr	r3, [pc, #148]	@ (80087ec <SD_ioctl+0xac>)
 8008758:	781b      	ldrb	r3, [r3, #0]
 800875a:	b2db      	uxtb	r3, r3
 800875c:	f003 0301 	and.w	r3, r3, #1
 8008760:	2b00      	cmp	r3, #0
 8008762:	d001      	beq.n	8008768 <SD_ioctl+0x28>
 8008764:	2303      	movs	r3, #3
 8008766:	e03c      	b.n	80087e2 <SD_ioctl+0xa2>

  switch (cmd)
 8008768:	79bb      	ldrb	r3, [r7, #6]
 800876a:	2b03      	cmp	r3, #3
 800876c:	d834      	bhi.n	80087d8 <SD_ioctl+0x98>
 800876e:	a201      	add	r2, pc, #4	@ (adr r2, 8008774 <SD_ioctl+0x34>)
 8008770:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008774:	08008785 	.word	0x08008785
 8008778:	0800878d 	.word	0x0800878d
 800877c:	080087a5 	.word	0x080087a5
 8008780:	080087bf 	.word	0x080087bf
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8008784:	2300      	movs	r3, #0
 8008786:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800878a:	e028      	b.n	80087de <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800878c:	f107 030c 	add.w	r3, r7, #12
 8008790:	4618      	mov	r0, r3
 8008792:	f7ff fe77 	bl	8008484 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8008796:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008798:	683b      	ldr	r3, [r7, #0]
 800879a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800879c:	2300      	movs	r3, #0
 800879e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 80087a2:	e01c      	b.n	80087de <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80087a4:	f107 030c 	add.w	r3, r7, #12
 80087a8:	4618      	mov	r0, r3
 80087aa:	f7ff fe6b 	bl	8008484 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 80087ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087b0:	b29a      	uxth	r2, r3
 80087b2:	683b      	ldr	r3, [r7, #0]
 80087b4:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 80087b6:	2300      	movs	r3, #0
 80087b8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 80087bc:	e00f      	b.n	80087de <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80087be:	f107 030c 	add.w	r3, r7, #12
 80087c2:	4618      	mov	r0, r3
 80087c4:	f7ff fe5e 	bl	8008484 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 80087c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087ca:	0a5a      	lsrs	r2, r3, #9
 80087cc:	683b      	ldr	r3, [r7, #0]
 80087ce:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80087d0:	2300      	movs	r3, #0
 80087d2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 80087d6:	e002      	b.n	80087de <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 80087d8:	2304      	movs	r3, #4
 80087da:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 80087de:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80087e2:	4618      	mov	r0, r3
 80087e4:	3730      	adds	r7, #48	@ 0x30
 80087e6:	46bd      	mov	sp, r7
 80087e8:	bd80      	pop	{r7, pc}
 80087ea:	bf00      	nop
 80087ec:	20000011 	.word	0x20000011

080087f0 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 80087f0:	b580      	push	{r7, lr}
 80087f2:	b082      	sub	sp, #8
 80087f4:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, WRITE_CPLT_MSG, 0);
#else
   const uint16_t msg = WRITE_CPLT_MSG;
 80087f6:	2302      	movs	r3, #2
 80087f8:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
 80087fa:	4b05      	ldr	r3, [pc, #20]	@ (8008810 <BSP_SD_WriteCpltCallback+0x20>)
 80087fc:	6818      	ldr	r0, [r3, #0]
 80087fe:	1db9      	adds	r1, r7, #6
 8008800:	2300      	movs	r3, #0
 8008802:	2200      	movs	r2, #0
 8008804:	f003 feec 	bl	800c5e0 <osMessageQueuePut>
#endif
}
 8008808:	bf00      	nop
 800880a:	3708      	adds	r7, #8
 800880c:	46bd      	mov	sp, r7
 800880e:	bd80      	pop	{r7, pc}
 8008810:	200018d8 	.word	0x200018d8

08008814 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8008814:	b580      	push	{r7, lr}
 8008816:	b082      	sub	sp, #8
 8008818:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
#else
   const uint16_t msg = READ_CPLT_MSG;
 800881a:	2301      	movs	r3, #1
 800881c:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
 800881e:	4b05      	ldr	r3, [pc, #20]	@ (8008834 <BSP_SD_ReadCpltCallback+0x20>)
 8008820:	6818      	ldr	r0, [r3, #0]
 8008822:	1db9      	adds	r1, r7, #6
 8008824:	2300      	movs	r3, #0
 8008826:	2200      	movs	r2, #0
 8008828:	f003 feda 	bl	800c5e0 <osMessageQueuePut>
#endif
}
 800882c:	bf00      	nop
 800882e:	3708      	adds	r7, #8
 8008830:	46bd      	mov	sp, r7
 8008832:	bd80      	pop	{r7, pc}
 8008834:	200018d8 	.word	0x200018d8

08008838 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8008838:	b580      	push	{r7, lr}
 800883a:	b084      	sub	sp, #16
 800883c:	af00      	add	r7, sp, #0
 800883e:	4603      	mov	r3, r0
 8008840:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8008842:	79fb      	ldrb	r3, [r7, #7]
 8008844:	4a08      	ldr	r2, [pc, #32]	@ (8008868 <disk_status+0x30>)
 8008846:	009b      	lsls	r3, r3, #2
 8008848:	4413      	add	r3, r2
 800884a:	685b      	ldr	r3, [r3, #4]
 800884c:	685b      	ldr	r3, [r3, #4]
 800884e:	79fa      	ldrb	r2, [r7, #7]
 8008850:	4905      	ldr	r1, [pc, #20]	@ (8008868 <disk_status+0x30>)
 8008852:	440a      	add	r2, r1
 8008854:	7a12      	ldrb	r2, [r2, #8]
 8008856:	4610      	mov	r0, r2
 8008858:	4798      	blx	r3
 800885a:	4603      	mov	r3, r0
 800885c:	73fb      	strb	r3, [r7, #15]
  return stat;
 800885e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008860:	4618      	mov	r0, r3
 8008862:	3710      	adds	r7, #16
 8008864:	46bd      	mov	sp, r7
 8008866:	bd80      	pop	{r7, pc}
 8008868:	20001904 	.word	0x20001904

0800886c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800886c:	b580      	push	{r7, lr}
 800886e:	b084      	sub	sp, #16
 8008870:	af00      	add	r7, sp, #0
 8008872:	4603      	mov	r3, r0
 8008874:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8008876:	2300      	movs	r3, #0
 8008878:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800887a:	79fb      	ldrb	r3, [r7, #7]
 800887c:	4a0e      	ldr	r2, [pc, #56]	@ (80088b8 <disk_initialize+0x4c>)
 800887e:	5cd3      	ldrb	r3, [r2, r3]
 8008880:	2b00      	cmp	r3, #0
 8008882:	d114      	bne.n	80088ae <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8008884:	79fb      	ldrb	r3, [r7, #7]
 8008886:	4a0c      	ldr	r2, [pc, #48]	@ (80088b8 <disk_initialize+0x4c>)
 8008888:	009b      	lsls	r3, r3, #2
 800888a:	4413      	add	r3, r2
 800888c:	685b      	ldr	r3, [r3, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	79fa      	ldrb	r2, [r7, #7]
 8008892:	4909      	ldr	r1, [pc, #36]	@ (80088b8 <disk_initialize+0x4c>)
 8008894:	440a      	add	r2, r1
 8008896:	7a12      	ldrb	r2, [r2, #8]
 8008898:	4610      	mov	r0, r2
 800889a:	4798      	blx	r3
 800889c:	4603      	mov	r3, r0
 800889e:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 80088a0:	7bfb      	ldrb	r3, [r7, #15]
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d103      	bne.n	80088ae <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 80088a6:	79fb      	ldrb	r3, [r7, #7]
 80088a8:	4a03      	ldr	r2, [pc, #12]	@ (80088b8 <disk_initialize+0x4c>)
 80088aa:	2101      	movs	r1, #1
 80088ac:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 80088ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80088b0:	4618      	mov	r0, r3
 80088b2:	3710      	adds	r7, #16
 80088b4:	46bd      	mov	sp, r7
 80088b6:	bd80      	pop	{r7, pc}
 80088b8:	20001904 	.word	0x20001904

080088bc <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80088bc:	b590      	push	{r4, r7, lr}
 80088be:	b087      	sub	sp, #28
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	60b9      	str	r1, [r7, #8]
 80088c4:	607a      	str	r2, [r7, #4]
 80088c6:	603b      	str	r3, [r7, #0]
 80088c8:	4603      	mov	r3, r0
 80088ca:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80088cc:	7bfb      	ldrb	r3, [r7, #15]
 80088ce:	4a0a      	ldr	r2, [pc, #40]	@ (80088f8 <disk_read+0x3c>)
 80088d0:	009b      	lsls	r3, r3, #2
 80088d2:	4413      	add	r3, r2
 80088d4:	685b      	ldr	r3, [r3, #4]
 80088d6:	689c      	ldr	r4, [r3, #8]
 80088d8:	7bfb      	ldrb	r3, [r7, #15]
 80088da:	4a07      	ldr	r2, [pc, #28]	@ (80088f8 <disk_read+0x3c>)
 80088dc:	4413      	add	r3, r2
 80088de:	7a18      	ldrb	r0, [r3, #8]
 80088e0:	683b      	ldr	r3, [r7, #0]
 80088e2:	687a      	ldr	r2, [r7, #4]
 80088e4:	68b9      	ldr	r1, [r7, #8]
 80088e6:	47a0      	blx	r4
 80088e8:	4603      	mov	r3, r0
 80088ea:	75fb      	strb	r3, [r7, #23]
  return res;
 80088ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80088ee:	4618      	mov	r0, r3
 80088f0:	371c      	adds	r7, #28
 80088f2:	46bd      	mov	sp, r7
 80088f4:	bd90      	pop	{r4, r7, pc}
 80088f6:	bf00      	nop
 80088f8:	20001904 	.word	0x20001904

080088fc <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80088fc:	b590      	push	{r4, r7, lr}
 80088fe:	b087      	sub	sp, #28
 8008900:	af00      	add	r7, sp, #0
 8008902:	60b9      	str	r1, [r7, #8]
 8008904:	607a      	str	r2, [r7, #4]
 8008906:	603b      	str	r3, [r7, #0]
 8008908:	4603      	mov	r3, r0
 800890a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800890c:	7bfb      	ldrb	r3, [r7, #15]
 800890e:	4a0a      	ldr	r2, [pc, #40]	@ (8008938 <disk_write+0x3c>)
 8008910:	009b      	lsls	r3, r3, #2
 8008912:	4413      	add	r3, r2
 8008914:	685b      	ldr	r3, [r3, #4]
 8008916:	68dc      	ldr	r4, [r3, #12]
 8008918:	7bfb      	ldrb	r3, [r7, #15]
 800891a:	4a07      	ldr	r2, [pc, #28]	@ (8008938 <disk_write+0x3c>)
 800891c:	4413      	add	r3, r2
 800891e:	7a18      	ldrb	r0, [r3, #8]
 8008920:	683b      	ldr	r3, [r7, #0]
 8008922:	687a      	ldr	r2, [r7, #4]
 8008924:	68b9      	ldr	r1, [r7, #8]
 8008926:	47a0      	blx	r4
 8008928:	4603      	mov	r3, r0
 800892a:	75fb      	strb	r3, [r7, #23]
  return res;
 800892c:	7dfb      	ldrb	r3, [r7, #23]
}
 800892e:	4618      	mov	r0, r3
 8008930:	371c      	adds	r7, #28
 8008932:	46bd      	mov	sp, r7
 8008934:	bd90      	pop	{r4, r7, pc}
 8008936:	bf00      	nop
 8008938:	20001904 	.word	0x20001904

0800893c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800893c:	b480      	push	{r7}
 800893e:	b085      	sub	sp, #20
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	3301      	adds	r3, #1
 8008948:	781b      	ldrb	r3, [r3, #0]
 800894a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800894c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8008950:	021b      	lsls	r3, r3, #8
 8008952:	b21a      	sxth	r2, r3
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	781b      	ldrb	r3, [r3, #0]
 8008958:	b21b      	sxth	r3, r3
 800895a:	4313      	orrs	r3, r2
 800895c:	b21b      	sxth	r3, r3
 800895e:	81fb      	strh	r3, [r7, #14]
	return rv;
 8008960:	89fb      	ldrh	r3, [r7, #14]
}
 8008962:	4618      	mov	r0, r3
 8008964:	3714      	adds	r7, #20
 8008966:	46bd      	mov	sp, r7
 8008968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800896c:	4770      	bx	lr

0800896e <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800896e:	b480      	push	{r7}
 8008970:	b085      	sub	sp, #20
 8008972:	af00      	add	r7, sp, #0
 8008974:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	3303      	adds	r3, #3
 800897a:	781b      	ldrb	r3, [r3, #0]
 800897c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	021b      	lsls	r3, r3, #8
 8008982:	687a      	ldr	r2, [r7, #4]
 8008984:	3202      	adds	r2, #2
 8008986:	7812      	ldrb	r2, [r2, #0]
 8008988:	4313      	orrs	r3, r2
 800898a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	021b      	lsls	r3, r3, #8
 8008990:	687a      	ldr	r2, [r7, #4]
 8008992:	3201      	adds	r2, #1
 8008994:	7812      	ldrb	r2, [r2, #0]
 8008996:	4313      	orrs	r3, r2
 8008998:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	021b      	lsls	r3, r3, #8
 800899e:	687a      	ldr	r2, [r7, #4]
 80089a0:	7812      	ldrb	r2, [r2, #0]
 80089a2:	4313      	orrs	r3, r2
 80089a4:	60fb      	str	r3, [r7, #12]
	return rv;
 80089a6:	68fb      	ldr	r3, [r7, #12]
}
 80089a8:	4618      	mov	r0, r3
 80089aa:	3714      	adds	r7, #20
 80089ac:	46bd      	mov	sp, r7
 80089ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b2:	4770      	bx	lr

080089b4 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80089b4:	b480      	push	{r7}
 80089b6:	b083      	sub	sp, #12
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	6078      	str	r0, [r7, #4]
 80089bc:	460b      	mov	r3, r1
 80089be:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	1c5a      	adds	r2, r3, #1
 80089c4:	607a      	str	r2, [r7, #4]
 80089c6:	887a      	ldrh	r2, [r7, #2]
 80089c8:	b2d2      	uxtb	r2, r2
 80089ca:	701a      	strb	r2, [r3, #0]
 80089cc:	887b      	ldrh	r3, [r7, #2]
 80089ce:	0a1b      	lsrs	r3, r3, #8
 80089d0:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	1c5a      	adds	r2, r3, #1
 80089d6:	607a      	str	r2, [r7, #4]
 80089d8:	887a      	ldrh	r2, [r7, #2]
 80089da:	b2d2      	uxtb	r2, r2
 80089dc:	701a      	strb	r2, [r3, #0]
}
 80089de:	bf00      	nop
 80089e0:	370c      	adds	r7, #12
 80089e2:	46bd      	mov	sp, r7
 80089e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e8:	4770      	bx	lr

080089ea <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80089ea:	b480      	push	{r7}
 80089ec:	b083      	sub	sp, #12
 80089ee:	af00      	add	r7, sp, #0
 80089f0:	6078      	str	r0, [r7, #4]
 80089f2:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	1c5a      	adds	r2, r3, #1
 80089f8:	607a      	str	r2, [r7, #4]
 80089fa:	683a      	ldr	r2, [r7, #0]
 80089fc:	b2d2      	uxtb	r2, r2
 80089fe:	701a      	strb	r2, [r3, #0]
 8008a00:	683b      	ldr	r3, [r7, #0]
 8008a02:	0a1b      	lsrs	r3, r3, #8
 8008a04:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	1c5a      	adds	r2, r3, #1
 8008a0a:	607a      	str	r2, [r7, #4]
 8008a0c:	683a      	ldr	r2, [r7, #0]
 8008a0e:	b2d2      	uxtb	r2, r2
 8008a10:	701a      	strb	r2, [r3, #0]
 8008a12:	683b      	ldr	r3, [r7, #0]
 8008a14:	0a1b      	lsrs	r3, r3, #8
 8008a16:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	1c5a      	adds	r2, r3, #1
 8008a1c:	607a      	str	r2, [r7, #4]
 8008a1e:	683a      	ldr	r2, [r7, #0]
 8008a20:	b2d2      	uxtb	r2, r2
 8008a22:	701a      	strb	r2, [r3, #0]
 8008a24:	683b      	ldr	r3, [r7, #0]
 8008a26:	0a1b      	lsrs	r3, r3, #8
 8008a28:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	1c5a      	adds	r2, r3, #1
 8008a2e:	607a      	str	r2, [r7, #4]
 8008a30:	683a      	ldr	r2, [r7, #0]
 8008a32:	b2d2      	uxtb	r2, r2
 8008a34:	701a      	strb	r2, [r3, #0]
}
 8008a36:	bf00      	nop
 8008a38:	370c      	adds	r7, #12
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a40:	4770      	bx	lr

08008a42 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8008a42:	b480      	push	{r7}
 8008a44:	b087      	sub	sp, #28
 8008a46:	af00      	add	r7, sp, #0
 8008a48:	60f8      	str	r0, [r7, #12]
 8008a4a:	60b9      	str	r1, [r7, #8]
 8008a4c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8008a52:	68bb      	ldr	r3, [r7, #8]
 8008a54:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d00d      	beq.n	8008a78 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8008a5c:	693a      	ldr	r2, [r7, #16]
 8008a5e:	1c53      	adds	r3, r2, #1
 8008a60:	613b      	str	r3, [r7, #16]
 8008a62:	697b      	ldr	r3, [r7, #20]
 8008a64:	1c59      	adds	r1, r3, #1
 8008a66:	6179      	str	r1, [r7, #20]
 8008a68:	7812      	ldrb	r2, [r2, #0]
 8008a6a:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	3b01      	subs	r3, #1
 8008a70:	607b      	str	r3, [r7, #4]
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d1f1      	bne.n	8008a5c <mem_cpy+0x1a>
	}
}
 8008a78:	bf00      	nop
 8008a7a:	371c      	adds	r7, #28
 8008a7c:	46bd      	mov	sp, r7
 8008a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a82:	4770      	bx	lr

08008a84 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8008a84:	b480      	push	{r7}
 8008a86:	b087      	sub	sp, #28
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	60f8      	str	r0, [r7, #12]
 8008a8c:	60b9      	str	r1, [r7, #8]
 8008a8e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8008a94:	697b      	ldr	r3, [r7, #20]
 8008a96:	1c5a      	adds	r2, r3, #1
 8008a98:	617a      	str	r2, [r7, #20]
 8008a9a:	68ba      	ldr	r2, [r7, #8]
 8008a9c:	b2d2      	uxtb	r2, r2
 8008a9e:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	3b01      	subs	r3, #1
 8008aa4:	607b      	str	r3, [r7, #4]
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d1f3      	bne.n	8008a94 <mem_set+0x10>
}
 8008aac:	bf00      	nop
 8008aae:	bf00      	nop
 8008ab0:	371c      	adds	r7, #28
 8008ab2:	46bd      	mov	sp, r7
 8008ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab8:	4770      	bx	lr

08008aba <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8008aba:	b480      	push	{r7}
 8008abc:	b089      	sub	sp, #36	@ 0x24
 8008abe:	af00      	add	r7, sp, #0
 8008ac0:	60f8      	str	r0, [r7, #12]
 8008ac2:	60b9      	str	r1, [r7, #8]
 8008ac4:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	61fb      	str	r3, [r7, #28]
 8008aca:	68bb      	ldr	r3, [r7, #8]
 8008acc:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8008ace:	2300      	movs	r3, #0
 8008ad0:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8008ad2:	69fb      	ldr	r3, [r7, #28]
 8008ad4:	1c5a      	adds	r2, r3, #1
 8008ad6:	61fa      	str	r2, [r7, #28]
 8008ad8:	781b      	ldrb	r3, [r3, #0]
 8008ada:	4619      	mov	r1, r3
 8008adc:	69bb      	ldr	r3, [r7, #24]
 8008ade:	1c5a      	adds	r2, r3, #1
 8008ae0:	61ba      	str	r2, [r7, #24]
 8008ae2:	781b      	ldrb	r3, [r3, #0]
 8008ae4:	1acb      	subs	r3, r1, r3
 8008ae6:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	3b01      	subs	r3, #1
 8008aec:	607b      	str	r3, [r7, #4]
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d002      	beq.n	8008afa <mem_cmp+0x40>
 8008af4:	697b      	ldr	r3, [r7, #20]
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d0eb      	beq.n	8008ad2 <mem_cmp+0x18>

	return r;
 8008afa:	697b      	ldr	r3, [r7, #20]
}
 8008afc:	4618      	mov	r0, r3
 8008afe:	3724      	adds	r7, #36	@ 0x24
 8008b00:	46bd      	mov	sp, r7
 8008b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b06:	4770      	bx	lr

08008b08 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8008b08:	b480      	push	{r7}
 8008b0a:	b083      	sub	sp, #12
 8008b0c:	af00      	add	r7, sp, #0
 8008b0e:	6078      	str	r0, [r7, #4]
 8008b10:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8008b12:	e002      	b.n	8008b1a <chk_chr+0x12>
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	3301      	adds	r3, #1
 8008b18:	607b      	str	r3, [r7, #4]
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	781b      	ldrb	r3, [r3, #0]
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d005      	beq.n	8008b2e <chk_chr+0x26>
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	781b      	ldrb	r3, [r3, #0]
 8008b26:	461a      	mov	r2, r3
 8008b28:	683b      	ldr	r3, [r7, #0]
 8008b2a:	4293      	cmp	r3, r2
 8008b2c:	d1f2      	bne.n	8008b14 <chk_chr+0xc>
	return *str;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	781b      	ldrb	r3, [r3, #0]
}
 8008b32:	4618      	mov	r0, r3
 8008b34:	370c      	adds	r7, #12
 8008b36:	46bd      	mov	sp, r7
 8008b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3c:	4770      	bx	lr

08008b3e <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 8008b3e:	b580      	push	{r7, lr}
 8008b40:	b082      	sub	sp, #8
 8008b42:	af00      	add	r7, sp, #0
 8008b44:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d009      	beq.n	8008b60 <lock_fs+0x22>
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	691b      	ldr	r3, [r3, #16]
 8008b50:	4618      	mov	r0, r3
 8008b52:	f002 ff36 	bl	800b9c2 <ff_req_grant>
 8008b56:	4603      	mov	r3, r0
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d001      	beq.n	8008b60 <lock_fs+0x22>
 8008b5c:	2301      	movs	r3, #1
 8008b5e:	e000      	b.n	8008b62 <lock_fs+0x24>
 8008b60:	2300      	movs	r3, #0
}
 8008b62:	4618      	mov	r0, r3
 8008b64:	3708      	adds	r7, #8
 8008b66:	46bd      	mov	sp, r7
 8008b68:	bd80      	pop	{r7, pc}

08008b6a <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 8008b6a:	b580      	push	{r7, lr}
 8008b6c:	b082      	sub	sp, #8
 8008b6e:	af00      	add	r7, sp, #0
 8008b70:	6078      	str	r0, [r7, #4]
 8008b72:	460b      	mov	r3, r1
 8008b74:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d00d      	beq.n	8008b98 <unlock_fs+0x2e>
 8008b7c:	78fb      	ldrb	r3, [r7, #3]
 8008b7e:	2b0c      	cmp	r3, #12
 8008b80:	d00a      	beq.n	8008b98 <unlock_fs+0x2e>
 8008b82:	78fb      	ldrb	r3, [r7, #3]
 8008b84:	2b0b      	cmp	r3, #11
 8008b86:	d007      	beq.n	8008b98 <unlock_fs+0x2e>
 8008b88:	78fb      	ldrb	r3, [r7, #3]
 8008b8a:	2b0f      	cmp	r3, #15
 8008b8c:	d004      	beq.n	8008b98 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	691b      	ldr	r3, [r3, #16]
 8008b92:	4618      	mov	r0, r3
 8008b94:	f002 ff2a 	bl	800b9ec <ff_rel_grant>
	}
}
 8008b98:	bf00      	nop
 8008b9a:	3708      	adds	r7, #8
 8008b9c:	46bd      	mov	sp, r7
 8008b9e:	bd80      	pop	{r7, pc}

08008ba0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008ba0:	b480      	push	{r7}
 8008ba2:	b085      	sub	sp, #20
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	6078      	str	r0, [r7, #4]
 8008ba8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008baa:	2300      	movs	r3, #0
 8008bac:	60bb      	str	r3, [r7, #8]
 8008bae:	68bb      	ldr	r3, [r7, #8]
 8008bb0:	60fb      	str	r3, [r7, #12]
 8008bb2:	e029      	b.n	8008c08 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8008bb4:	4a27      	ldr	r2, [pc, #156]	@ (8008c54 <chk_lock+0xb4>)
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	011b      	lsls	r3, r3, #4
 8008bba:	4413      	add	r3, r2
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d01d      	beq.n	8008bfe <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008bc2:	4a24      	ldr	r2, [pc, #144]	@ (8008c54 <chk_lock+0xb4>)
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	011b      	lsls	r3, r3, #4
 8008bc8:	4413      	add	r3, r2
 8008bca:	681a      	ldr	r2, [r3, #0]
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	429a      	cmp	r2, r3
 8008bd2:	d116      	bne.n	8008c02 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8008bd4:	4a1f      	ldr	r2, [pc, #124]	@ (8008c54 <chk_lock+0xb4>)
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	011b      	lsls	r3, r3, #4
 8008bda:	4413      	add	r3, r2
 8008bdc:	3304      	adds	r3, #4
 8008bde:	681a      	ldr	r2, [r3, #0]
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008be4:	429a      	cmp	r2, r3
 8008be6:	d10c      	bne.n	8008c02 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008be8:	4a1a      	ldr	r2, [pc, #104]	@ (8008c54 <chk_lock+0xb4>)
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	011b      	lsls	r3, r3, #4
 8008bee:	4413      	add	r3, r2
 8008bf0:	3308      	adds	r3, #8
 8008bf2:	681a      	ldr	r2, [r3, #0]
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8008bf8:	429a      	cmp	r2, r3
 8008bfa:	d102      	bne.n	8008c02 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008bfc:	e007      	b.n	8008c0e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8008bfe:	2301      	movs	r3, #1
 8008c00:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	3301      	adds	r3, #1
 8008c06:	60fb      	str	r3, [r7, #12]
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	2b01      	cmp	r3, #1
 8008c0c:	d9d2      	bls.n	8008bb4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	2b02      	cmp	r3, #2
 8008c12:	d109      	bne.n	8008c28 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8008c14:	68bb      	ldr	r3, [r7, #8]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d102      	bne.n	8008c20 <chk_lock+0x80>
 8008c1a:	683b      	ldr	r3, [r7, #0]
 8008c1c:	2b02      	cmp	r3, #2
 8008c1e:	d101      	bne.n	8008c24 <chk_lock+0x84>
 8008c20:	2300      	movs	r3, #0
 8008c22:	e010      	b.n	8008c46 <chk_lock+0xa6>
 8008c24:	2312      	movs	r3, #18
 8008c26:	e00e      	b.n	8008c46 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8008c28:	683b      	ldr	r3, [r7, #0]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d108      	bne.n	8008c40 <chk_lock+0xa0>
 8008c2e:	4a09      	ldr	r2, [pc, #36]	@ (8008c54 <chk_lock+0xb4>)
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	011b      	lsls	r3, r3, #4
 8008c34:	4413      	add	r3, r2
 8008c36:	330c      	adds	r3, #12
 8008c38:	881b      	ldrh	r3, [r3, #0]
 8008c3a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008c3e:	d101      	bne.n	8008c44 <chk_lock+0xa4>
 8008c40:	2310      	movs	r3, #16
 8008c42:	e000      	b.n	8008c46 <chk_lock+0xa6>
 8008c44:	2300      	movs	r3, #0
}
 8008c46:	4618      	mov	r0, r3
 8008c48:	3714      	adds	r7, #20
 8008c4a:	46bd      	mov	sp, r7
 8008c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c50:	4770      	bx	lr
 8008c52:	bf00      	nop
 8008c54:	200018e4 	.word	0x200018e4

08008c58 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8008c58:	b480      	push	{r7}
 8008c5a:	b083      	sub	sp, #12
 8008c5c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008c5e:	2300      	movs	r3, #0
 8008c60:	607b      	str	r3, [r7, #4]
 8008c62:	e002      	b.n	8008c6a <enq_lock+0x12>
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	3301      	adds	r3, #1
 8008c68:	607b      	str	r3, [r7, #4]
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	2b01      	cmp	r3, #1
 8008c6e:	d806      	bhi.n	8008c7e <enq_lock+0x26>
 8008c70:	4a09      	ldr	r2, [pc, #36]	@ (8008c98 <enq_lock+0x40>)
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	011b      	lsls	r3, r3, #4
 8008c76:	4413      	add	r3, r2
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d1f2      	bne.n	8008c64 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	2b02      	cmp	r3, #2
 8008c82:	bf14      	ite	ne
 8008c84:	2301      	movne	r3, #1
 8008c86:	2300      	moveq	r3, #0
 8008c88:	b2db      	uxtb	r3, r3
}
 8008c8a:	4618      	mov	r0, r3
 8008c8c:	370c      	adds	r7, #12
 8008c8e:	46bd      	mov	sp, r7
 8008c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c94:	4770      	bx	lr
 8008c96:	bf00      	nop
 8008c98:	200018e4 	.word	0x200018e4

08008c9c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008c9c:	b480      	push	{r7}
 8008c9e:	b085      	sub	sp, #20
 8008ca0:	af00      	add	r7, sp, #0
 8008ca2:	6078      	str	r0, [r7, #4]
 8008ca4:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	60fb      	str	r3, [r7, #12]
 8008caa:	e01f      	b.n	8008cec <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8008cac:	4a41      	ldr	r2, [pc, #260]	@ (8008db4 <inc_lock+0x118>)
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	011b      	lsls	r3, r3, #4
 8008cb2:	4413      	add	r3, r2
 8008cb4:	681a      	ldr	r2, [r3, #0]
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	429a      	cmp	r2, r3
 8008cbc:	d113      	bne.n	8008ce6 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8008cbe:	4a3d      	ldr	r2, [pc, #244]	@ (8008db4 <inc_lock+0x118>)
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	011b      	lsls	r3, r3, #4
 8008cc4:	4413      	add	r3, r2
 8008cc6:	3304      	adds	r3, #4
 8008cc8:	681a      	ldr	r2, [r3, #0]
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8008cce:	429a      	cmp	r2, r3
 8008cd0:	d109      	bne.n	8008ce6 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8008cd2:	4a38      	ldr	r2, [pc, #224]	@ (8008db4 <inc_lock+0x118>)
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	011b      	lsls	r3, r3, #4
 8008cd8:	4413      	add	r3, r2
 8008cda:	3308      	adds	r3, #8
 8008cdc:	681a      	ldr	r2, [r3, #0]
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8008ce2:	429a      	cmp	r2, r3
 8008ce4:	d006      	beq.n	8008cf4 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	3301      	adds	r3, #1
 8008cea:	60fb      	str	r3, [r7, #12]
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	2b01      	cmp	r3, #1
 8008cf0:	d9dc      	bls.n	8008cac <inc_lock+0x10>
 8008cf2:	e000      	b.n	8008cf6 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8008cf4:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	2b02      	cmp	r3, #2
 8008cfa:	d132      	bne.n	8008d62 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008cfc:	2300      	movs	r3, #0
 8008cfe:	60fb      	str	r3, [r7, #12]
 8008d00:	e002      	b.n	8008d08 <inc_lock+0x6c>
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	3301      	adds	r3, #1
 8008d06:	60fb      	str	r3, [r7, #12]
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	2b01      	cmp	r3, #1
 8008d0c:	d806      	bhi.n	8008d1c <inc_lock+0x80>
 8008d0e:	4a29      	ldr	r2, [pc, #164]	@ (8008db4 <inc_lock+0x118>)
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	011b      	lsls	r3, r3, #4
 8008d14:	4413      	add	r3, r2
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d1f2      	bne.n	8008d02 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	2b02      	cmp	r3, #2
 8008d20:	d101      	bne.n	8008d26 <inc_lock+0x8a>
 8008d22:	2300      	movs	r3, #0
 8008d24:	e040      	b.n	8008da8 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681a      	ldr	r2, [r3, #0]
 8008d2a:	4922      	ldr	r1, [pc, #136]	@ (8008db4 <inc_lock+0x118>)
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	011b      	lsls	r3, r3, #4
 8008d30:	440b      	add	r3, r1
 8008d32:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	689a      	ldr	r2, [r3, #8]
 8008d38:	491e      	ldr	r1, [pc, #120]	@ (8008db4 <inc_lock+0x118>)
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	011b      	lsls	r3, r3, #4
 8008d3e:	440b      	add	r3, r1
 8008d40:	3304      	adds	r3, #4
 8008d42:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	695a      	ldr	r2, [r3, #20]
 8008d48:	491a      	ldr	r1, [pc, #104]	@ (8008db4 <inc_lock+0x118>)
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	011b      	lsls	r3, r3, #4
 8008d4e:	440b      	add	r3, r1
 8008d50:	3308      	adds	r3, #8
 8008d52:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8008d54:	4a17      	ldr	r2, [pc, #92]	@ (8008db4 <inc_lock+0x118>)
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	011b      	lsls	r3, r3, #4
 8008d5a:	4413      	add	r3, r2
 8008d5c:	330c      	adds	r3, #12
 8008d5e:	2200      	movs	r2, #0
 8008d60:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8008d62:	683b      	ldr	r3, [r7, #0]
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d009      	beq.n	8008d7c <inc_lock+0xe0>
 8008d68:	4a12      	ldr	r2, [pc, #72]	@ (8008db4 <inc_lock+0x118>)
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	011b      	lsls	r3, r3, #4
 8008d6e:	4413      	add	r3, r2
 8008d70:	330c      	adds	r3, #12
 8008d72:	881b      	ldrh	r3, [r3, #0]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d001      	beq.n	8008d7c <inc_lock+0xe0>
 8008d78:	2300      	movs	r3, #0
 8008d7a:	e015      	b.n	8008da8 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8008d7c:	683b      	ldr	r3, [r7, #0]
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d108      	bne.n	8008d94 <inc_lock+0xf8>
 8008d82:	4a0c      	ldr	r2, [pc, #48]	@ (8008db4 <inc_lock+0x118>)
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	011b      	lsls	r3, r3, #4
 8008d88:	4413      	add	r3, r2
 8008d8a:	330c      	adds	r3, #12
 8008d8c:	881b      	ldrh	r3, [r3, #0]
 8008d8e:	3301      	adds	r3, #1
 8008d90:	b29a      	uxth	r2, r3
 8008d92:	e001      	b.n	8008d98 <inc_lock+0xfc>
 8008d94:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008d98:	4906      	ldr	r1, [pc, #24]	@ (8008db4 <inc_lock+0x118>)
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	011b      	lsls	r3, r3, #4
 8008d9e:	440b      	add	r3, r1
 8008da0:	330c      	adds	r3, #12
 8008da2:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	3301      	adds	r3, #1
}
 8008da8:	4618      	mov	r0, r3
 8008daa:	3714      	adds	r7, #20
 8008dac:	46bd      	mov	sp, r7
 8008dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db2:	4770      	bx	lr
 8008db4:	200018e4 	.word	0x200018e4

08008db8 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8008db8:	b480      	push	{r7}
 8008dba:	b085      	sub	sp, #20
 8008dbc:	af00      	add	r7, sp, #0
 8008dbe:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8008dc0:	2300      	movs	r3, #0
 8008dc2:	60fb      	str	r3, [r7, #12]
 8008dc4:	e010      	b.n	8008de8 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8008dc6:	4a0d      	ldr	r2, [pc, #52]	@ (8008dfc <clear_lock+0x44>)
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	011b      	lsls	r3, r3, #4
 8008dcc:	4413      	add	r3, r2
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	687a      	ldr	r2, [r7, #4]
 8008dd2:	429a      	cmp	r2, r3
 8008dd4:	d105      	bne.n	8008de2 <clear_lock+0x2a>
 8008dd6:	4a09      	ldr	r2, [pc, #36]	@ (8008dfc <clear_lock+0x44>)
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	011b      	lsls	r3, r3, #4
 8008ddc:	4413      	add	r3, r2
 8008dde:	2200      	movs	r2, #0
 8008de0:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	3301      	adds	r3, #1
 8008de6:	60fb      	str	r3, [r7, #12]
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	2b01      	cmp	r3, #1
 8008dec:	d9eb      	bls.n	8008dc6 <clear_lock+0xe>
	}
}
 8008dee:	bf00      	nop
 8008df0:	bf00      	nop
 8008df2:	3714      	adds	r7, #20
 8008df4:	46bd      	mov	sp, r7
 8008df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dfa:	4770      	bx	lr
 8008dfc:	200018e4 	.word	0x200018e4

08008e00 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8008e00:	b580      	push	{r7, lr}
 8008e02:	b086      	sub	sp, #24
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8008e08:	2300      	movs	r3, #0
 8008e0a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	78db      	ldrb	r3, [r3, #3]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d034      	beq.n	8008e7e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e18:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	7858      	ldrb	r0, [r3, #1]
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8008e24:	2301      	movs	r3, #1
 8008e26:	697a      	ldr	r2, [r7, #20]
 8008e28:	f7ff fd68 	bl	80088fc <disk_write>
 8008e2c:	4603      	mov	r3, r0
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d002      	beq.n	8008e38 <sync_window+0x38>
			res = FR_DISK_ERR;
 8008e32:	2301      	movs	r3, #1
 8008e34:	73fb      	strb	r3, [r7, #15]
 8008e36:	e022      	b.n	8008e7e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	2200      	movs	r2, #0
 8008e3c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e42:	697a      	ldr	r2, [r7, #20]
 8008e44:	1ad2      	subs	r2, r2, r3
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	6a1b      	ldr	r3, [r3, #32]
 8008e4a:	429a      	cmp	r2, r3
 8008e4c:	d217      	bcs.n	8008e7e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	789b      	ldrb	r3, [r3, #2]
 8008e52:	613b      	str	r3, [r7, #16]
 8008e54:	e010      	b.n	8008e78 <sync_window+0x78>
					wsect += fs->fsize;
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	6a1b      	ldr	r3, [r3, #32]
 8008e5a:	697a      	ldr	r2, [r7, #20]
 8008e5c:	4413      	add	r3, r2
 8008e5e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	7858      	ldrb	r0, [r3, #1]
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8008e6a:	2301      	movs	r3, #1
 8008e6c:	697a      	ldr	r2, [r7, #20]
 8008e6e:	f7ff fd45 	bl	80088fc <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008e72:	693b      	ldr	r3, [r7, #16]
 8008e74:	3b01      	subs	r3, #1
 8008e76:	613b      	str	r3, [r7, #16]
 8008e78:	693b      	ldr	r3, [r7, #16]
 8008e7a:	2b01      	cmp	r3, #1
 8008e7c:	d8eb      	bhi.n	8008e56 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8008e7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e80:	4618      	mov	r0, r3
 8008e82:	3718      	adds	r7, #24
 8008e84:	46bd      	mov	sp, r7
 8008e86:	bd80      	pop	{r7, pc}

08008e88 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8008e88:	b580      	push	{r7, lr}
 8008e8a:	b084      	sub	sp, #16
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	6078      	str	r0, [r7, #4]
 8008e90:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8008e92:	2300      	movs	r3, #0
 8008e94:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e9a:	683a      	ldr	r2, [r7, #0]
 8008e9c:	429a      	cmp	r2, r3
 8008e9e:	d01b      	beq.n	8008ed8 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8008ea0:	6878      	ldr	r0, [r7, #4]
 8008ea2:	f7ff ffad 	bl	8008e00 <sync_window>
 8008ea6:	4603      	mov	r3, r0
 8008ea8:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8008eaa:	7bfb      	ldrb	r3, [r7, #15]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d113      	bne.n	8008ed8 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	7858      	ldrb	r0, [r3, #1]
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8008eba:	2301      	movs	r3, #1
 8008ebc:	683a      	ldr	r2, [r7, #0]
 8008ebe:	f7ff fcfd 	bl	80088bc <disk_read>
 8008ec2:	4603      	mov	r3, r0
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d004      	beq.n	8008ed2 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8008ec8:	f04f 33ff 	mov.w	r3, #4294967295
 8008ecc:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8008ece:	2301      	movs	r3, #1
 8008ed0:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	683a      	ldr	r2, [r7, #0]
 8008ed6:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 8008ed8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008eda:	4618      	mov	r0, r3
 8008edc:	3710      	adds	r7, #16
 8008ede:	46bd      	mov	sp, r7
 8008ee0:	bd80      	pop	{r7, pc}

08008ee2 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8008ee2:	b480      	push	{r7}
 8008ee4:	b083      	sub	sp, #12
 8008ee6:	af00      	add	r7, sp, #0
 8008ee8:	6078      	str	r0, [r7, #4]
 8008eea:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8008eec:	683b      	ldr	r3, [r7, #0]
 8008eee:	3b02      	subs	r3, #2
 8008ef0:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	69db      	ldr	r3, [r3, #28]
 8008ef6:	3b02      	subs	r3, #2
 8008ef8:	683a      	ldr	r2, [r7, #0]
 8008efa:	429a      	cmp	r2, r3
 8008efc:	d301      	bcc.n	8008f02 <clust2sect+0x20>
 8008efe:	2300      	movs	r3, #0
 8008f00:	e008      	b.n	8008f14 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	895b      	ldrh	r3, [r3, #10]
 8008f06:	461a      	mov	r2, r3
 8008f08:	683b      	ldr	r3, [r7, #0]
 8008f0a:	fb03 f202 	mul.w	r2, r3, r2
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f12:	4413      	add	r3, r2
}
 8008f14:	4618      	mov	r0, r3
 8008f16:	370c      	adds	r7, #12
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1e:	4770      	bx	lr

08008f20 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8008f20:	b580      	push	{r7, lr}
 8008f22:	b086      	sub	sp, #24
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	6078      	str	r0, [r7, #4]
 8008f28:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8008f30:	683b      	ldr	r3, [r7, #0]
 8008f32:	2b01      	cmp	r3, #1
 8008f34:	d904      	bls.n	8008f40 <get_fat+0x20>
 8008f36:	693b      	ldr	r3, [r7, #16]
 8008f38:	69db      	ldr	r3, [r3, #28]
 8008f3a:	683a      	ldr	r2, [r7, #0]
 8008f3c:	429a      	cmp	r2, r3
 8008f3e:	d302      	bcc.n	8008f46 <get_fat+0x26>
		val = 1;	/* Internal error */
 8008f40:	2301      	movs	r3, #1
 8008f42:	617b      	str	r3, [r7, #20]
 8008f44:	e08e      	b.n	8009064 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8008f46:	f04f 33ff 	mov.w	r3, #4294967295
 8008f4a:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8008f4c:	693b      	ldr	r3, [r7, #16]
 8008f4e:	781b      	ldrb	r3, [r3, #0]
 8008f50:	2b03      	cmp	r3, #3
 8008f52:	d061      	beq.n	8009018 <get_fat+0xf8>
 8008f54:	2b03      	cmp	r3, #3
 8008f56:	dc7b      	bgt.n	8009050 <get_fat+0x130>
 8008f58:	2b01      	cmp	r3, #1
 8008f5a:	d002      	beq.n	8008f62 <get_fat+0x42>
 8008f5c:	2b02      	cmp	r3, #2
 8008f5e:	d041      	beq.n	8008fe4 <get_fat+0xc4>
 8008f60:	e076      	b.n	8009050 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8008f62:	683b      	ldr	r3, [r7, #0]
 8008f64:	60fb      	str	r3, [r7, #12]
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	085b      	lsrs	r3, r3, #1
 8008f6a:	68fa      	ldr	r2, [r7, #12]
 8008f6c:	4413      	add	r3, r2
 8008f6e:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008f70:	693b      	ldr	r3, [r7, #16]
 8008f72:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	0a5b      	lsrs	r3, r3, #9
 8008f78:	4413      	add	r3, r2
 8008f7a:	4619      	mov	r1, r3
 8008f7c:	6938      	ldr	r0, [r7, #16]
 8008f7e:	f7ff ff83 	bl	8008e88 <move_window>
 8008f82:	4603      	mov	r3, r0
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d166      	bne.n	8009056 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	1c5a      	adds	r2, r3, #1
 8008f8c:	60fa      	str	r2, [r7, #12]
 8008f8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f92:	693a      	ldr	r2, [r7, #16]
 8008f94:	4413      	add	r3, r2
 8008f96:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8008f9a:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008f9c:	693b      	ldr	r3, [r7, #16]
 8008f9e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	0a5b      	lsrs	r3, r3, #9
 8008fa4:	4413      	add	r3, r2
 8008fa6:	4619      	mov	r1, r3
 8008fa8:	6938      	ldr	r0, [r7, #16]
 8008faa:	f7ff ff6d 	bl	8008e88 <move_window>
 8008fae:	4603      	mov	r3, r0
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d152      	bne.n	800905a <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008fba:	693a      	ldr	r2, [r7, #16]
 8008fbc:	4413      	add	r3, r2
 8008fbe:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8008fc2:	021b      	lsls	r3, r3, #8
 8008fc4:	68ba      	ldr	r2, [r7, #8]
 8008fc6:	4313      	orrs	r3, r2
 8008fc8:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8008fca:	683b      	ldr	r3, [r7, #0]
 8008fcc:	f003 0301 	and.w	r3, r3, #1
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d002      	beq.n	8008fda <get_fat+0xba>
 8008fd4:	68bb      	ldr	r3, [r7, #8]
 8008fd6:	091b      	lsrs	r3, r3, #4
 8008fd8:	e002      	b.n	8008fe0 <get_fat+0xc0>
 8008fda:	68bb      	ldr	r3, [r7, #8]
 8008fdc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008fe0:	617b      	str	r3, [r7, #20]
			break;
 8008fe2:	e03f      	b.n	8009064 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008fe4:	693b      	ldr	r3, [r7, #16]
 8008fe6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008fe8:	683b      	ldr	r3, [r7, #0]
 8008fea:	0a1b      	lsrs	r3, r3, #8
 8008fec:	4413      	add	r3, r2
 8008fee:	4619      	mov	r1, r3
 8008ff0:	6938      	ldr	r0, [r7, #16]
 8008ff2:	f7ff ff49 	bl	8008e88 <move_window>
 8008ff6:	4603      	mov	r3, r0
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d130      	bne.n	800905e <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8008ffc:	693b      	ldr	r3, [r7, #16]
 8008ffe:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8009002:	683b      	ldr	r3, [r7, #0]
 8009004:	005b      	lsls	r3, r3, #1
 8009006:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800900a:	4413      	add	r3, r2
 800900c:	4618      	mov	r0, r3
 800900e:	f7ff fc95 	bl	800893c <ld_word>
 8009012:	4603      	mov	r3, r0
 8009014:	617b      	str	r3, [r7, #20]
			break;
 8009016:	e025      	b.n	8009064 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8009018:	693b      	ldr	r3, [r7, #16]
 800901a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800901c:	683b      	ldr	r3, [r7, #0]
 800901e:	09db      	lsrs	r3, r3, #7
 8009020:	4413      	add	r3, r2
 8009022:	4619      	mov	r1, r3
 8009024:	6938      	ldr	r0, [r7, #16]
 8009026:	f7ff ff2f 	bl	8008e88 <move_window>
 800902a:	4603      	mov	r3, r0
 800902c:	2b00      	cmp	r3, #0
 800902e:	d118      	bne.n	8009062 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8009030:	693b      	ldr	r3, [r7, #16]
 8009032:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8009036:	683b      	ldr	r3, [r7, #0]
 8009038:	009b      	lsls	r3, r3, #2
 800903a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800903e:	4413      	add	r3, r2
 8009040:	4618      	mov	r0, r3
 8009042:	f7ff fc94 	bl	800896e <ld_dword>
 8009046:	4603      	mov	r3, r0
 8009048:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800904c:	617b      	str	r3, [r7, #20]
			break;
 800904e:	e009      	b.n	8009064 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8009050:	2301      	movs	r3, #1
 8009052:	617b      	str	r3, [r7, #20]
 8009054:	e006      	b.n	8009064 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009056:	bf00      	nop
 8009058:	e004      	b.n	8009064 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800905a:	bf00      	nop
 800905c:	e002      	b.n	8009064 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800905e:	bf00      	nop
 8009060:	e000      	b.n	8009064 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8009062:	bf00      	nop
		}
	}

	return val;
 8009064:	697b      	ldr	r3, [r7, #20]
}
 8009066:	4618      	mov	r0, r3
 8009068:	3718      	adds	r7, #24
 800906a:	46bd      	mov	sp, r7
 800906c:	bd80      	pop	{r7, pc}

0800906e <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800906e:	b590      	push	{r4, r7, lr}
 8009070:	b089      	sub	sp, #36	@ 0x24
 8009072:	af00      	add	r7, sp, #0
 8009074:	60f8      	str	r0, [r7, #12]
 8009076:	60b9      	str	r1, [r7, #8]
 8009078:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800907a:	2302      	movs	r3, #2
 800907c:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800907e:	68bb      	ldr	r3, [r7, #8]
 8009080:	2b01      	cmp	r3, #1
 8009082:	f240 80d9 	bls.w	8009238 <put_fat+0x1ca>
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	69db      	ldr	r3, [r3, #28]
 800908a:	68ba      	ldr	r2, [r7, #8]
 800908c:	429a      	cmp	r2, r3
 800908e:	f080 80d3 	bcs.w	8009238 <put_fat+0x1ca>
		switch (fs->fs_type) {
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	781b      	ldrb	r3, [r3, #0]
 8009096:	2b03      	cmp	r3, #3
 8009098:	f000 8096 	beq.w	80091c8 <put_fat+0x15a>
 800909c:	2b03      	cmp	r3, #3
 800909e:	f300 80cb 	bgt.w	8009238 <put_fat+0x1ca>
 80090a2:	2b01      	cmp	r3, #1
 80090a4:	d002      	beq.n	80090ac <put_fat+0x3e>
 80090a6:	2b02      	cmp	r3, #2
 80090a8:	d06e      	beq.n	8009188 <put_fat+0x11a>
 80090aa:	e0c5      	b.n	8009238 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80090ac:	68bb      	ldr	r3, [r7, #8]
 80090ae:	61bb      	str	r3, [r7, #24]
 80090b0:	69bb      	ldr	r3, [r7, #24]
 80090b2:	085b      	lsrs	r3, r3, #1
 80090b4:	69ba      	ldr	r2, [r7, #24]
 80090b6:	4413      	add	r3, r2
 80090b8:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80090be:	69bb      	ldr	r3, [r7, #24]
 80090c0:	0a5b      	lsrs	r3, r3, #9
 80090c2:	4413      	add	r3, r2
 80090c4:	4619      	mov	r1, r3
 80090c6:	68f8      	ldr	r0, [r7, #12]
 80090c8:	f7ff fede 	bl	8008e88 <move_window>
 80090cc:	4603      	mov	r3, r0
 80090ce:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80090d0:	7ffb      	ldrb	r3, [r7, #31]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	f040 80a9 	bne.w	800922a <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80090de:	69bb      	ldr	r3, [r7, #24]
 80090e0:	1c59      	adds	r1, r3, #1
 80090e2:	61b9      	str	r1, [r7, #24]
 80090e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090e8:	4413      	add	r3, r2
 80090ea:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80090ec:	68bb      	ldr	r3, [r7, #8]
 80090ee:	f003 0301 	and.w	r3, r3, #1
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d00d      	beq.n	8009112 <put_fat+0xa4>
 80090f6:	697b      	ldr	r3, [r7, #20]
 80090f8:	781b      	ldrb	r3, [r3, #0]
 80090fa:	b25b      	sxtb	r3, r3
 80090fc:	f003 030f 	and.w	r3, r3, #15
 8009100:	b25a      	sxtb	r2, r3
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	b25b      	sxtb	r3, r3
 8009106:	011b      	lsls	r3, r3, #4
 8009108:	b25b      	sxtb	r3, r3
 800910a:	4313      	orrs	r3, r2
 800910c:	b25b      	sxtb	r3, r3
 800910e:	b2db      	uxtb	r3, r3
 8009110:	e001      	b.n	8009116 <put_fat+0xa8>
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	b2db      	uxtb	r3, r3
 8009116:	697a      	ldr	r2, [r7, #20]
 8009118:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	2201      	movs	r2, #1
 800911e:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009124:	69bb      	ldr	r3, [r7, #24]
 8009126:	0a5b      	lsrs	r3, r3, #9
 8009128:	4413      	add	r3, r2
 800912a:	4619      	mov	r1, r3
 800912c:	68f8      	ldr	r0, [r7, #12]
 800912e:	f7ff feab 	bl	8008e88 <move_window>
 8009132:	4603      	mov	r3, r0
 8009134:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009136:	7ffb      	ldrb	r3, [r7, #31]
 8009138:	2b00      	cmp	r3, #0
 800913a:	d178      	bne.n	800922e <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8009142:	69bb      	ldr	r3, [r7, #24]
 8009144:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009148:	4413      	add	r3, r2
 800914a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800914c:	68bb      	ldr	r3, [r7, #8]
 800914e:	f003 0301 	and.w	r3, r3, #1
 8009152:	2b00      	cmp	r3, #0
 8009154:	d003      	beq.n	800915e <put_fat+0xf0>
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	091b      	lsrs	r3, r3, #4
 800915a:	b2db      	uxtb	r3, r3
 800915c:	e00e      	b.n	800917c <put_fat+0x10e>
 800915e:	697b      	ldr	r3, [r7, #20]
 8009160:	781b      	ldrb	r3, [r3, #0]
 8009162:	b25b      	sxtb	r3, r3
 8009164:	f023 030f 	bic.w	r3, r3, #15
 8009168:	b25a      	sxtb	r2, r3
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	0a1b      	lsrs	r3, r3, #8
 800916e:	b25b      	sxtb	r3, r3
 8009170:	f003 030f 	and.w	r3, r3, #15
 8009174:	b25b      	sxtb	r3, r3
 8009176:	4313      	orrs	r3, r2
 8009178:	b25b      	sxtb	r3, r3
 800917a:	b2db      	uxtb	r3, r3
 800917c:	697a      	ldr	r2, [r7, #20]
 800917e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	2201      	movs	r2, #1
 8009184:	70da      	strb	r2, [r3, #3]
			break;
 8009186:	e057      	b.n	8009238 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800918c:	68bb      	ldr	r3, [r7, #8]
 800918e:	0a1b      	lsrs	r3, r3, #8
 8009190:	4413      	add	r3, r2
 8009192:	4619      	mov	r1, r3
 8009194:	68f8      	ldr	r0, [r7, #12]
 8009196:	f7ff fe77 	bl	8008e88 <move_window>
 800919a:	4603      	mov	r3, r0
 800919c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800919e:	7ffb      	ldrb	r3, [r7, #31]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d146      	bne.n	8009232 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80091aa:	68bb      	ldr	r3, [r7, #8]
 80091ac:	005b      	lsls	r3, r3, #1
 80091ae:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 80091b2:	4413      	add	r3, r2
 80091b4:	687a      	ldr	r2, [r7, #4]
 80091b6:	b292      	uxth	r2, r2
 80091b8:	4611      	mov	r1, r2
 80091ba:	4618      	mov	r0, r3
 80091bc:	f7ff fbfa 	bl	80089b4 <st_word>
			fs->wflag = 1;
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	2201      	movs	r2, #1
 80091c4:	70da      	strb	r2, [r3, #3]
			break;
 80091c6:	e037      	b.n	8009238 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80091cc:	68bb      	ldr	r3, [r7, #8]
 80091ce:	09db      	lsrs	r3, r3, #7
 80091d0:	4413      	add	r3, r2
 80091d2:	4619      	mov	r1, r3
 80091d4:	68f8      	ldr	r0, [r7, #12]
 80091d6:	f7ff fe57 	bl	8008e88 <move_window>
 80091da:	4603      	mov	r3, r0
 80091dc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80091de:	7ffb      	ldrb	r3, [r7, #31]
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d128      	bne.n	8009236 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80091f0:	68bb      	ldr	r3, [r7, #8]
 80091f2:	009b      	lsls	r3, r3, #2
 80091f4:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80091f8:	4413      	add	r3, r2
 80091fa:	4618      	mov	r0, r3
 80091fc:	f7ff fbb7 	bl	800896e <ld_dword>
 8009200:	4603      	mov	r3, r0
 8009202:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8009206:	4323      	orrs	r3, r4
 8009208:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8009210:	68bb      	ldr	r3, [r7, #8]
 8009212:	009b      	lsls	r3, r3, #2
 8009214:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8009218:	4413      	add	r3, r2
 800921a:	6879      	ldr	r1, [r7, #4]
 800921c:	4618      	mov	r0, r3
 800921e:	f7ff fbe4 	bl	80089ea <st_dword>
			fs->wflag = 1;
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	2201      	movs	r2, #1
 8009226:	70da      	strb	r2, [r3, #3]
			break;
 8009228:	e006      	b.n	8009238 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800922a:	bf00      	nop
 800922c:	e004      	b.n	8009238 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800922e:	bf00      	nop
 8009230:	e002      	b.n	8009238 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8009232:	bf00      	nop
 8009234:	e000      	b.n	8009238 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8009236:	bf00      	nop
		}
	}
	return res;
 8009238:	7ffb      	ldrb	r3, [r7, #31]
}
 800923a:	4618      	mov	r0, r3
 800923c:	3724      	adds	r7, #36	@ 0x24
 800923e:	46bd      	mov	sp, r7
 8009240:	bd90      	pop	{r4, r7, pc}

08009242 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8009242:	b580      	push	{r7, lr}
 8009244:	b088      	sub	sp, #32
 8009246:	af00      	add	r7, sp, #0
 8009248:	60f8      	str	r0, [r7, #12]
 800924a:	60b9      	str	r1, [r7, #8]
 800924c:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800924e:	2300      	movs	r3, #0
 8009250:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8009258:	68bb      	ldr	r3, [r7, #8]
 800925a:	2b01      	cmp	r3, #1
 800925c:	d904      	bls.n	8009268 <remove_chain+0x26>
 800925e:	69bb      	ldr	r3, [r7, #24]
 8009260:	69db      	ldr	r3, [r3, #28]
 8009262:	68ba      	ldr	r2, [r7, #8]
 8009264:	429a      	cmp	r2, r3
 8009266:	d301      	bcc.n	800926c <remove_chain+0x2a>
 8009268:	2302      	movs	r3, #2
 800926a:	e04b      	b.n	8009304 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	2b00      	cmp	r3, #0
 8009270:	d00c      	beq.n	800928c <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8009272:	f04f 32ff 	mov.w	r2, #4294967295
 8009276:	6879      	ldr	r1, [r7, #4]
 8009278:	69b8      	ldr	r0, [r7, #24]
 800927a:	f7ff fef8 	bl	800906e <put_fat>
 800927e:	4603      	mov	r3, r0
 8009280:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8009282:	7ffb      	ldrb	r3, [r7, #31]
 8009284:	2b00      	cmp	r3, #0
 8009286:	d001      	beq.n	800928c <remove_chain+0x4a>
 8009288:	7ffb      	ldrb	r3, [r7, #31]
 800928a:	e03b      	b.n	8009304 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800928c:	68b9      	ldr	r1, [r7, #8]
 800928e:	68f8      	ldr	r0, [r7, #12]
 8009290:	f7ff fe46 	bl	8008f20 <get_fat>
 8009294:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8009296:	697b      	ldr	r3, [r7, #20]
 8009298:	2b00      	cmp	r3, #0
 800929a:	d031      	beq.n	8009300 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800929c:	697b      	ldr	r3, [r7, #20]
 800929e:	2b01      	cmp	r3, #1
 80092a0:	d101      	bne.n	80092a6 <remove_chain+0x64>
 80092a2:	2302      	movs	r3, #2
 80092a4:	e02e      	b.n	8009304 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80092a6:	697b      	ldr	r3, [r7, #20]
 80092a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092ac:	d101      	bne.n	80092b2 <remove_chain+0x70>
 80092ae:	2301      	movs	r3, #1
 80092b0:	e028      	b.n	8009304 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80092b2:	2200      	movs	r2, #0
 80092b4:	68b9      	ldr	r1, [r7, #8]
 80092b6:	69b8      	ldr	r0, [r7, #24]
 80092b8:	f7ff fed9 	bl	800906e <put_fat>
 80092bc:	4603      	mov	r3, r0
 80092be:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80092c0:	7ffb      	ldrb	r3, [r7, #31]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d001      	beq.n	80092ca <remove_chain+0x88>
 80092c6:	7ffb      	ldrb	r3, [r7, #31]
 80092c8:	e01c      	b.n	8009304 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80092ca:	69bb      	ldr	r3, [r7, #24]
 80092cc:	699a      	ldr	r2, [r3, #24]
 80092ce:	69bb      	ldr	r3, [r7, #24]
 80092d0:	69db      	ldr	r3, [r3, #28]
 80092d2:	3b02      	subs	r3, #2
 80092d4:	429a      	cmp	r2, r3
 80092d6:	d20b      	bcs.n	80092f0 <remove_chain+0xae>
			fs->free_clst++;
 80092d8:	69bb      	ldr	r3, [r7, #24]
 80092da:	699b      	ldr	r3, [r3, #24]
 80092dc:	1c5a      	adds	r2, r3, #1
 80092de:	69bb      	ldr	r3, [r7, #24]
 80092e0:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 80092e2:	69bb      	ldr	r3, [r7, #24]
 80092e4:	791b      	ldrb	r3, [r3, #4]
 80092e6:	f043 0301 	orr.w	r3, r3, #1
 80092ea:	b2da      	uxtb	r2, r3
 80092ec:	69bb      	ldr	r3, [r7, #24]
 80092ee:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80092f0:	697b      	ldr	r3, [r7, #20]
 80092f2:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80092f4:	69bb      	ldr	r3, [r7, #24]
 80092f6:	69db      	ldr	r3, [r3, #28]
 80092f8:	68ba      	ldr	r2, [r7, #8]
 80092fa:	429a      	cmp	r2, r3
 80092fc:	d3c6      	bcc.n	800928c <remove_chain+0x4a>
 80092fe:	e000      	b.n	8009302 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8009300:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8009302:	2300      	movs	r3, #0
}
 8009304:	4618      	mov	r0, r3
 8009306:	3720      	adds	r7, #32
 8009308:	46bd      	mov	sp, r7
 800930a:	bd80      	pop	{r7, pc}

0800930c <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800930c:	b580      	push	{r7, lr}
 800930e:	b088      	sub	sp, #32
 8009310:	af00      	add	r7, sp, #0
 8009312:	6078      	str	r0, [r7, #4]
 8009314:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800931c:	683b      	ldr	r3, [r7, #0]
 800931e:	2b00      	cmp	r3, #0
 8009320:	d10d      	bne.n	800933e <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8009322:	693b      	ldr	r3, [r7, #16]
 8009324:	695b      	ldr	r3, [r3, #20]
 8009326:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8009328:	69bb      	ldr	r3, [r7, #24]
 800932a:	2b00      	cmp	r3, #0
 800932c:	d004      	beq.n	8009338 <create_chain+0x2c>
 800932e:	693b      	ldr	r3, [r7, #16]
 8009330:	69db      	ldr	r3, [r3, #28]
 8009332:	69ba      	ldr	r2, [r7, #24]
 8009334:	429a      	cmp	r2, r3
 8009336:	d31b      	bcc.n	8009370 <create_chain+0x64>
 8009338:	2301      	movs	r3, #1
 800933a:	61bb      	str	r3, [r7, #24]
 800933c:	e018      	b.n	8009370 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800933e:	6839      	ldr	r1, [r7, #0]
 8009340:	6878      	ldr	r0, [r7, #4]
 8009342:	f7ff fded 	bl	8008f20 <get_fat>
 8009346:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	2b01      	cmp	r3, #1
 800934c:	d801      	bhi.n	8009352 <create_chain+0x46>
 800934e:	2301      	movs	r3, #1
 8009350:	e070      	b.n	8009434 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009358:	d101      	bne.n	800935e <create_chain+0x52>
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	e06a      	b.n	8009434 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800935e:	693b      	ldr	r3, [r7, #16]
 8009360:	69db      	ldr	r3, [r3, #28]
 8009362:	68fa      	ldr	r2, [r7, #12]
 8009364:	429a      	cmp	r2, r3
 8009366:	d201      	bcs.n	800936c <create_chain+0x60>
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	e063      	b.n	8009434 <create_chain+0x128>
		scl = clst;
 800936c:	683b      	ldr	r3, [r7, #0]
 800936e:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8009370:	69bb      	ldr	r3, [r7, #24]
 8009372:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8009374:	69fb      	ldr	r3, [r7, #28]
 8009376:	3301      	adds	r3, #1
 8009378:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800937a:	693b      	ldr	r3, [r7, #16]
 800937c:	69db      	ldr	r3, [r3, #28]
 800937e:	69fa      	ldr	r2, [r7, #28]
 8009380:	429a      	cmp	r2, r3
 8009382:	d307      	bcc.n	8009394 <create_chain+0x88>
				ncl = 2;
 8009384:	2302      	movs	r3, #2
 8009386:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8009388:	69fa      	ldr	r2, [r7, #28]
 800938a:	69bb      	ldr	r3, [r7, #24]
 800938c:	429a      	cmp	r2, r3
 800938e:	d901      	bls.n	8009394 <create_chain+0x88>
 8009390:	2300      	movs	r3, #0
 8009392:	e04f      	b.n	8009434 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8009394:	69f9      	ldr	r1, [r7, #28]
 8009396:	6878      	ldr	r0, [r7, #4]
 8009398:	f7ff fdc2 	bl	8008f20 <get_fat>
 800939c:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d00e      	beq.n	80093c2 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	2b01      	cmp	r3, #1
 80093a8:	d003      	beq.n	80093b2 <create_chain+0xa6>
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093b0:	d101      	bne.n	80093b6 <create_chain+0xaa>
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	e03e      	b.n	8009434 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80093b6:	69fa      	ldr	r2, [r7, #28]
 80093b8:	69bb      	ldr	r3, [r7, #24]
 80093ba:	429a      	cmp	r2, r3
 80093bc:	d1da      	bne.n	8009374 <create_chain+0x68>
 80093be:	2300      	movs	r3, #0
 80093c0:	e038      	b.n	8009434 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80093c2:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80093c4:	f04f 32ff 	mov.w	r2, #4294967295
 80093c8:	69f9      	ldr	r1, [r7, #28]
 80093ca:	6938      	ldr	r0, [r7, #16]
 80093cc:	f7ff fe4f 	bl	800906e <put_fat>
 80093d0:	4603      	mov	r3, r0
 80093d2:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80093d4:	7dfb      	ldrb	r3, [r7, #23]
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d109      	bne.n	80093ee <create_chain+0xe2>
 80093da:	683b      	ldr	r3, [r7, #0]
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d006      	beq.n	80093ee <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80093e0:	69fa      	ldr	r2, [r7, #28]
 80093e2:	6839      	ldr	r1, [r7, #0]
 80093e4:	6938      	ldr	r0, [r7, #16]
 80093e6:	f7ff fe42 	bl	800906e <put_fat>
 80093ea:	4603      	mov	r3, r0
 80093ec:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80093ee:	7dfb      	ldrb	r3, [r7, #23]
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d116      	bne.n	8009422 <create_chain+0x116>
		fs->last_clst = ncl;
 80093f4:	693b      	ldr	r3, [r7, #16]
 80093f6:	69fa      	ldr	r2, [r7, #28]
 80093f8:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80093fa:	693b      	ldr	r3, [r7, #16]
 80093fc:	699a      	ldr	r2, [r3, #24]
 80093fe:	693b      	ldr	r3, [r7, #16]
 8009400:	69db      	ldr	r3, [r3, #28]
 8009402:	3b02      	subs	r3, #2
 8009404:	429a      	cmp	r2, r3
 8009406:	d804      	bhi.n	8009412 <create_chain+0x106>
 8009408:	693b      	ldr	r3, [r7, #16]
 800940a:	699b      	ldr	r3, [r3, #24]
 800940c:	1e5a      	subs	r2, r3, #1
 800940e:	693b      	ldr	r3, [r7, #16]
 8009410:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8009412:	693b      	ldr	r3, [r7, #16]
 8009414:	791b      	ldrb	r3, [r3, #4]
 8009416:	f043 0301 	orr.w	r3, r3, #1
 800941a:	b2da      	uxtb	r2, r3
 800941c:	693b      	ldr	r3, [r7, #16]
 800941e:	711a      	strb	r2, [r3, #4]
 8009420:	e007      	b.n	8009432 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8009422:	7dfb      	ldrb	r3, [r7, #23]
 8009424:	2b01      	cmp	r3, #1
 8009426:	d102      	bne.n	800942e <create_chain+0x122>
 8009428:	f04f 33ff 	mov.w	r3, #4294967295
 800942c:	e000      	b.n	8009430 <create_chain+0x124>
 800942e:	2301      	movs	r3, #1
 8009430:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8009432:	69fb      	ldr	r3, [r7, #28]
}
 8009434:	4618      	mov	r0, r3
 8009436:	3720      	adds	r7, #32
 8009438:	46bd      	mov	sp, r7
 800943a:	bd80      	pop	{r7, pc}

0800943c <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800943c:	b480      	push	{r7}
 800943e:	b087      	sub	sp, #28
 8009440:	af00      	add	r7, sp, #0
 8009442:	6078      	str	r0, [r7, #4]
 8009444:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009450:	3304      	adds	r3, #4
 8009452:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8009454:	683b      	ldr	r3, [r7, #0]
 8009456:	0a5b      	lsrs	r3, r3, #9
 8009458:	68fa      	ldr	r2, [r7, #12]
 800945a:	8952      	ldrh	r2, [r2, #10]
 800945c:	fbb3 f3f2 	udiv	r3, r3, r2
 8009460:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8009462:	693b      	ldr	r3, [r7, #16]
 8009464:	1d1a      	adds	r2, r3, #4
 8009466:	613a      	str	r2, [r7, #16]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800946c:	68bb      	ldr	r3, [r7, #8]
 800946e:	2b00      	cmp	r3, #0
 8009470:	d101      	bne.n	8009476 <clmt_clust+0x3a>
 8009472:	2300      	movs	r3, #0
 8009474:	e010      	b.n	8009498 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8009476:	697a      	ldr	r2, [r7, #20]
 8009478:	68bb      	ldr	r3, [r7, #8]
 800947a:	429a      	cmp	r2, r3
 800947c:	d307      	bcc.n	800948e <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800947e:	697a      	ldr	r2, [r7, #20]
 8009480:	68bb      	ldr	r3, [r7, #8]
 8009482:	1ad3      	subs	r3, r2, r3
 8009484:	617b      	str	r3, [r7, #20]
 8009486:	693b      	ldr	r3, [r7, #16]
 8009488:	3304      	adds	r3, #4
 800948a:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800948c:	e7e9      	b.n	8009462 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800948e:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8009490:	693b      	ldr	r3, [r7, #16]
 8009492:	681a      	ldr	r2, [r3, #0]
 8009494:	697b      	ldr	r3, [r7, #20]
 8009496:	4413      	add	r3, r2
}
 8009498:	4618      	mov	r0, r3
 800949a:	371c      	adds	r7, #28
 800949c:	46bd      	mov	sp, r7
 800949e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a2:	4770      	bx	lr

080094a4 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80094a4:	b580      	push	{r7, lr}
 80094a6:	b086      	sub	sp, #24
 80094a8:	af00      	add	r7, sp, #0
 80094aa:	6078      	str	r0, [r7, #4]
 80094ac:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80094b4:	683b      	ldr	r3, [r7, #0]
 80094b6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80094ba:	d204      	bcs.n	80094c6 <dir_sdi+0x22>
 80094bc:	683b      	ldr	r3, [r7, #0]
 80094be:	f003 031f 	and.w	r3, r3, #31
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d001      	beq.n	80094ca <dir_sdi+0x26>
		return FR_INT_ERR;
 80094c6:	2302      	movs	r3, #2
 80094c8:	e063      	b.n	8009592 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	683a      	ldr	r2, [r7, #0]
 80094ce:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	689b      	ldr	r3, [r3, #8]
 80094d4:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80094d6:	697b      	ldr	r3, [r7, #20]
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d106      	bne.n	80094ea <dir_sdi+0x46>
 80094dc:	693b      	ldr	r3, [r7, #16]
 80094de:	781b      	ldrb	r3, [r3, #0]
 80094e0:	2b02      	cmp	r3, #2
 80094e2:	d902      	bls.n	80094ea <dir_sdi+0x46>
		clst = fs->dirbase;
 80094e4:	693b      	ldr	r3, [r7, #16]
 80094e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094e8:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80094ea:	697b      	ldr	r3, [r7, #20]
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d10c      	bne.n	800950a <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80094f0:	683b      	ldr	r3, [r7, #0]
 80094f2:	095b      	lsrs	r3, r3, #5
 80094f4:	693a      	ldr	r2, [r7, #16]
 80094f6:	8912      	ldrh	r2, [r2, #8]
 80094f8:	4293      	cmp	r3, r2
 80094fa:	d301      	bcc.n	8009500 <dir_sdi+0x5c>
 80094fc:	2302      	movs	r3, #2
 80094fe:	e048      	b.n	8009592 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8009500:	693b      	ldr	r3, [r7, #16]
 8009502:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	61da      	str	r2, [r3, #28]
 8009508:	e029      	b.n	800955e <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800950a:	693b      	ldr	r3, [r7, #16]
 800950c:	895b      	ldrh	r3, [r3, #10]
 800950e:	025b      	lsls	r3, r3, #9
 8009510:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8009512:	e019      	b.n	8009548 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	6979      	ldr	r1, [r7, #20]
 8009518:	4618      	mov	r0, r3
 800951a:	f7ff fd01 	bl	8008f20 <get_fat>
 800951e:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8009520:	697b      	ldr	r3, [r7, #20]
 8009522:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009526:	d101      	bne.n	800952c <dir_sdi+0x88>
 8009528:	2301      	movs	r3, #1
 800952a:	e032      	b.n	8009592 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800952c:	697b      	ldr	r3, [r7, #20]
 800952e:	2b01      	cmp	r3, #1
 8009530:	d904      	bls.n	800953c <dir_sdi+0x98>
 8009532:	693b      	ldr	r3, [r7, #16]
 8009534:	69db      	ldr	r3, [r3, #28]
 8009536:	697a      	ldr	r2, [r7, #20]
 8009538:	429a      	cmp	r2, r3
 800953a:	d301      	bcc.n	8009540 <dir_sdi+0x9c>
 800953c:	2302      	movs	r3, #2
 800953e:	e028      	b.n	8009592 <dir_sdi+0xee>
			ofs -= csz;
 8009540:	683a      	ldr	r2, [r7, #0]
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	1ad3      	subs	r3, r2, r3
 8009546:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8009548:	683a      	ldr	r2, [r7, #0]
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	429a      	cmp	r2, r3
 800954e:	d2e1      	bcs.n	8009514 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8009550:	6979      	ldr	r1, [r7, #20]
 8009552:	6938      	ldr	r0, [r7, #16]
 8009554:	f7ff fcc5 	bl	8008ee2 <clust2sect>
 8009558:	4602      	mov	r2, r0
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	697a      	ldr	r2, [r7, #20]
 8009562:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	69db      	ldr	r3, [r3, #28]
 8009568:	2b00      	cmp	r3, #0
 800956a:	d101      	bne.n	8009570 <dir_sdi+0xcc>
 800956c:	2302      	movs	r3, #2
 800956e:	e010      	b.n	8009592 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	69da      	ldr	r2, [r3, #28]
 8009574:	683b      	ldr	r3, [r7, #0]
 8009576:	0a5b      	lsrs	r3, r3, #9
 8009578:	441a      	add	r2, r3
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800957e:	693b      	ldr	r3, [r7, #16]
 8009580:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8009584:	683b      	ldr	r3, [r7, #0]
 8009586:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800958a:	441a      	add	r2, r3
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8009590:	2300      	movs	r3, #0
}
 8009592:	4618      	mov	r0, r3
 8009594:	3718      	adds	r7, #24
 8009596:	46bd      	mov	sp, r7
 8009598:	bd80      	pop	{r7, pc}

0800959a <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800959a:	b580      	push	{r7, lr}
 800959c:	b086      	sub	sp, #24
 800959e:	af00      	add	r7, sp, #0
 80095a0:	6078      	str	r0, [r7, #4]
 80095a2:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	695b      	ldr	r3, [r3, #20]
 80095ae:	3320      	adds	r3, #32
 80095b0:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	69db      	ldr	r3, [r3, #28]
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d003      	beq.n	80095c2 <dir_next+0x28>
 80095ba:	68bb      	ldr	r3, [r7, #8]
 80095bc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80095c0:	d301      	bcc.n	80095c6 <dir_next+0x2c>
 80095c2:	2304      	movs	r3, #4
 80095c4:	e0aa      	b.n	800971c <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80095c6:	68bb      	ldr	r3, [r7, #8]
 80095c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	f040 8098 	bne.w	8009702 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	69db      	ldr	r3, [r3, #28]
 80095d6:	1c5a      	adds	r2, r3, #1
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	699b      	ldr	r3, [r3, #24]
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d10b      	bne.n	80095fc <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80095e4:	68bb      	ldr	r3, [r7, #8]
 80095e6:	095b      	lsrs	r3, r3, #5
 80095e8:	68fa      	ldr	r2, [r7, #12]
 80095ea:	8912      	ldrh	r2, [r2, #8]
 80095ec:	4293      	cmp	r3, r2
 80095ee:	f0c0 8088 	bcc.w	8009702 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	2200      	movs	r2, #0
 80095f6:	61da      	str	r2, [r3, #28]
 80095f8:	2304      	movs	r3, #4
 80095fa:	e08f      	b.n	800971c <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80095fc:	68bb      	ldr	r3, [r7, #8]
 80095fe:	0a5b      	lsrs	r3, r3, #9
 8009600:	68fa      	ldr	r2, [r7, #12]
 8009602:	8952      	ldrh	r2, [r2, #10]
 8009604:	3a01      	subs	r2, #1
 8009606:	4013      	ands	r3, r2
 8009608:	2b00      	cmp	r3, #0
 800960a:	d17a      	bne.n	8009702 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800960c:	687a      	ldr	r2, [r7, #4]
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	699b      	ldr	r3, [r3, #24]
 8009612:	4619      	mov	r1, r3
 8009614:	4610      	mov	r0, r2
 8009616:	f7ff fc83 	bl	8008f20 <get_fat>
 800961a:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800961c:	697b      	ldr	r3, [r7, #20]
 800961e:	2b01      	cmp	r3, #1
 8009620:	d801      	bhi.n	8009626 <dir_next+0x8c>
 8009622:	2302      	movs	r3, #2
 8009624:	e07a      	b.n	800971c <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8009626:	697b      	ldr	r3, [r7, #20]
 8009628:	f1b3 3fff 	cmp.w	r3, #4294967295
 800962c:	d101      	bne.n	8009632 <dir_next+0x98>
 800962e:	2301      	movs	r3, #1
 8009630:	e074      	b.n	800971c <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	69db      	ldr	r3, [r3, #28]
 8009636:	697a      	ldr	r2, [r7, #20]
 8009638:	429a      	cmp	r2, r3
 800963a:	d358      	bcc.n	80096ee <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800963c:	683b      	ldr	r3, [r7, #0]
 800963e:	2b00      	cmp	r3, #0
 8009640:	d104      	bne.n	800964c <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	2200      	movs	r2, #0
 8009646:	61da      	str	r2, [r3, #28]
 8009648:	2304      	movs	r3, #4
 800964a:	e067      	b.n	800971c <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800964c:	687a      	ldr	r2, [r7, #4]
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	699b      	ldr	r3, [r3, #24]
 8009652:	4619      	mov	r1, r3
 8009654:	4610      	mov	r0, r2
 8009656:	f7ff fe59 	bl	800930c <create_chain>
 800965a:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800965c:	697b      	ldr	r3, [r7, #20]
 800965e:	2b00      	cmp	r3, #0
 8009660:	d101      	bne.n	8009666 <dir_next+0xcc>
 8009662:	2307      	movs	r3, #7
 8009664:	e05a      	b.n	800971c <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8009666:	697b      	ldr	r3, [r7, #20]
 8009668:	2b01      	cmp	r3, #1
 800966a:	d101      	bne.n	8009670 <dir_next+0xd6>
 800966c:	2302      	movs	r3, #2
 800966e:	e055      	b.n	800971c <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8009670:	697b      	ldr	r3, [r7, #20]
 8009672:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009676:	d101      	bne.n	800967c <dir_next+0xe2>
 8009678:	2301      	movs	r3, #1
 800967a:	e04f      	b.n	800971c <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800967c:	68f8      	ldr	r0, [r7, #12]
 800967e:	f7ff fbbf 	bl	8008e00 <sync_window>
 8009682:	4603      	mov	r3, r0
 8009684:	2b00      	cmp	r3, #0
 8009686:	d001      	beq.n	800968c <dir_next+0xf2>
 8009688:	2301      	movs	r3, #1
 800968a:	e047      	b.n	800971c <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	3338      	adds	r3, #56	@ 0x38
 8009690:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009694:	2100      	movs	r1, #0
 8009696:	4618      	mov	r0, r3
 8009698:	f7ff f9f4 	bl	8008a84 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800969c:	2300      	movs	r3, #0
 800969e:	613b      	str	r3, [r7, #16]
 80096a0:	6979      	ldr	r1, [r7, #20]
 80096a2:	68f8      	ldr	r0, [r7, #12]
 80096a4:	f7ff fc1d 	bl	8008ee2 <clust2sect>
 80096a8:	4602      	mov	r2, r0
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	635a      	str	r2, [r3, #52]	@ 0x34
 80096ae:	e012      	b.n	80096d6 <dir_next+0x13c>
						fs->wflag = 1;
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	2201      	movs	r2, #1
 80096b4:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80096b6:	68f8      	ldr	r0, [r7, #12]
 80096b8:	f7ff fba2 	bl	8008e00 <sync_window>
 80096bc:	4603      	mov	r3, r0
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d001      	beq.n	80096c6 <dir_next+0x12c>
 80096c2:	2301      	movs	r3, #1
 80096c4:	e02a      	b.n	800971c <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80096c6:	693b      	ldr	r3, [r7, #16]
 80096c8:	3301      	adds	r3, #1
 80096ca:	613b      	str	r3, [r7, #16]
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80096d0:	1c5a      	adds	r2, r3, #1
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	635a      	str	r2, [r3, #52]	@ 0x34
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	895b      	ldrh	r3, [r3, #10]
 80096da:	461a      	mov	r2, r3
 80096dc:	693b      	ldr	r3, [r7, #16]
 80096de:	4293      	cmp	r3, r2
 80096e0:	d3e6      	bcc.n	80096b0 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80096e6:	693b      	ldr	r3, [r7, #16]
 80096e8:	1ad2      	subs	r2, r2, r3
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	635a      	str	r2, [r3, #52]	@ 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	697a      	ldr	r2, [r7, #20]
 80096f2:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80096f4:	6979      	ldr	r1, [r7, #20]
 80096f6:	68f8      	ldr	r0, [r7, #12]
 80096f8:	f7ff fbf3 	bl	8008ee2 <clust2sect>
 80096fc:	4602      	mov	r2, r0
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	68ba      	ldr	r2, [r7, #8]
 8009706:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800970e:	68bb      	ldr	r3, [r7, #8]
 8009710:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009714:	441a      	add	r2, r3
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800971a:	2300      	movs	r3, #0
}
 800971c:	4618      	mov	r0, r3
 800971e:	3718      	adds	r7, #24
 8009720:	46bd      	mov	sp, r7
 8009722:	bd80      	pop	{r7, pc}

08009724 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8009724:	b580      	push	{r7, lr}
 8009726:	b086      	sub	sp, #24
 8009728:	af00      	add	r7, sp, #0
 800972a:	6078      	str	r0, [r7, #4]
 800972c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8009734:	2100      	movs	r1, #0
 8009736:	6878      	ldr	r0, [r7, #4]
 8009738:	f7ff feb4 	bl	80094a4 <dir_sdi>
 800973c:	4603      	mov	r3, r0
 800973e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009740:	7dfb      	ldrb	r3, [r7, #23]
 8009742:	2b00      	cmp	r3, #0
 8009744:	d12b      	bne.n	800979e <dir_alloc+0x7a>
		n = 0;
 8009746:	2300      	movs	r3, #0
 8009748:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	69db      	ldr	r3, [r3, #28]
 800974e:	4619      	mov	r1, r3
 8009750:	68f8      	ldr	r0, [r7, #12]
 8009752:	f7ff fb99 	bl	8008e88 <move_window>
 8009756:	4603      	mov	r3, r0
 8009758:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800975a:	7dfb      	ldrb	r3, [r7, #23]
 800975c:	2b00      	cmp	r3, #0
 800975e:	d11d      	bne.n	800979c <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	6a1b      	ldr	r3, [r3, #32]
 8009764:	781b      	ldrb	r3, [r3, #0]
 8009766:	2be5      	cmp	r3, #229	@ 0xe5
 8009768:	d004      	beq.n	8009774 <dir_alloc+0x50>
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	6a1b      	ldr	r3, [r3, #32]
 800976e:	781b      	ldrb	r3, [r3, #0]
 8009770:	2b00      	cmp	r3, #0
 8009772:	d107      	bne.n	8009784 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8009774:	693b      	ldr	r3, [r7, #16]
 8009776:	3301      	adds	r3, #1
 8009778:	613b      	str	r3, [r7, #16]
 800977a:	693a      	ldr	r2, [r7, #16]
 800977c:	683b      	ldr	r3, [r7, #0]
 800977e:	429a      	cmp	r2, r3
 8009780:	d102      	bne.n	8009788 <dir_alloc+0x64>
 8009782:	e00c      	b.n	800979e <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8009784:	2300      	movs	r3, #0
 8009786:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8009788:	2101      	movs	r1, #1
 800978a:	6878      	ldr	r0, [r7, #4]
 800978c:	f7ff ff05 	bl	800959a <dir_next>
 8009790:	4603      	mov	r3, r0
 8009792:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8009794:	7dfb      	ldrb	r3, [r7, #23]
 8009796:	2b00      	cmp	r3, #0
 8009798:	d0d7      	beq.n	800974a <dir_alloc+0x26>
 800979a:	e000      	b.n	800979e <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800979c:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800979e:	7dfb      	ldrb	r3, [r7, #23]
 80097a0:	2b04      	cmp	r3, #4
 80097a2:	d101      	bne.n	80097a8 <dir_alloc+0x84>
 80097a4:	2307      	movs	r3, #7
 80097a6:	75fb      	strb	r3, [r7, #23]
	return res;
 80097a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80097aa:	4618      	mov	r0, r3
 80097ac:	3718      	adds	r7, #24
 80097ae:	46bd      	mov	sp, r7
 80097b0:	bd80      	pop	{r7, pc}

080097b2 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80097b2:	b580      	push	{r7, lr}
 80097b4:	b084      	sub	sp, #16
 80097b6:	af00      	add	r7, sp, #0
 80097b8:	6078      	str	r0, [r7, #4]
 80097ba:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80097bc:	683b      	ldr	r3, [r7, #0]
 80097be:	331a      	adds	r3, #26
 80097c0:	4618      	mov	r0, r3
 80097c2:	f7ff f8bb 	bl	800893c <ld_word>
 80097c6:	4603      	mov	r3, r0
 80097c8:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	781b      	ldrb	r3, [r3, #0]
 80097ce:	2b03      	cmp	r3, #3
 80097d0:	d109      	bne.n	80097e6 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80097d2:	683b      	ldr	r3, [r7, #0]
 80097d4:	3314      	adds	r3, #20
 80097d6:	4618      	mov	r0, r3
 80097d8:	f7ff f8b0 	bl	800893c <ld_word>
 80097dc:	4603      	mov	r3, r0
 80097de:	041b      	lsls	r3, r3, #16
 80097e0:	68fa      	ldr	r2, [r7, #12]
 80097e2:	4313      	orrs	r3, r2
 80097e4:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80097e6:	68fb      	ldr	r3, [r7, #12]
}
 80097e8:	4618      	mov	r0, r3
 80097ea:	3710      	adds	r7, #16
 80097ec:	46bd      	mov	sp, r7
 80097ee:	bd80      	pop	{r7, pc}

080097f0 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	b084      	sub	sp, #16
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	60f8      	str	r0, [r7, #12]
 80097f8:	60b9      	str	r1, [r7, #8]
 80097fa:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80097fc:	68bb      	ldr	r3, [r7, #8]
 80097fe:	331a      	adds	r3, #26
 8009800:	687a      	ldr	r2, [r7, #4]
 8009802:	b292      	uxth	r2, r2
 8009804:	4611      	mov	r1, r2
 8009806:	4618      	mov	r0, r3
 8009808:	f7ff f8d4 	bl	80089b4 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	781b      	ldrb	r3, [r3, #0]
 8009810:	2b03      	cmp	r3, #3
 8009812:	d109      	bne.n	8009828 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8009814:	68bb      	ldr	r3, [r7, #8]
 8009816:	f103 0214 	add.w	r2, r3, #20
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	0c1b      	lsrs	r3, r3, #16
 800981e:	b29b      	uxth	r3, r3
 8009820:	4619      	mov	r1, r3
 8009822:	4610      	mov	r0, r2
 8009824:	f7ff f8c6 	bl	80089b4 <st_word>
	}
}
 8009828:	bf00      	nop
 800982a:	3710      	adds	r7, #16
 800982c:	46bd      	mov	sp, r7
 800982e:	bd80      	pop	{r7, pc}

08009830 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8009830:	b590      	push	{r4, r7, lr}
 8009832:	b087      	sub	sp, #28
 8009834:	af00      	add	r7, sp, #0
 8009836:	6078      	str	r0, [r7, #4]
 8009838:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800983a:	683b      	ldr	r3, [r7, #0]
 800983c:	331a      	adds	r3, #26
 800983e:	4618      	mov	r0, r3
 8009840:	f7ff f87c 	bl	800893c <ld_word>
 8009844:	4603      	mov	r3, r0
 8009846:	2b00      	cmp	r3, #0
 8009848:	d001      	beq.n	800984e <cmp_lfn+0x1e>
 800984a:	2300      	movs	r3, #0
 800984c:	e059      	b.n	8009902 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800984e:	683b      	ldr	r3, [r7, #0]
 8009850:	781b      	ldrb	r3, [r3, #0]
 8009852:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009856:	1e5a      	subs	r2, r3, #1
 8009858:	4613      	mov	r3, r2
 800985a:	005b      	lsls	r3, r3, #1
 800985c:	4413      	add	r3, r2
 800985e:	009b      	lsls	r3, r3, #2
 8009860:	4413      	add	r3, r2
 8009862:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8009864:	2301      	movs	r3, #1
 8009866:	81fb      	strh	r3, [r7, #14]
 8009868:	2300      	movs	r3, #0
 800986a:	613b      	str	r3, [r7, #16]
 800986c:	e033      	b.n	80098d6 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800986e:	4a27      	ldr	r2, [pc, #156]	@ (800990c <cmp_lfn+0xdc>)
 8009870:	693b      	ldr	r3, [r7, #16]
 8009872:	4413      	add	r3, r2
 8009874:	781b      	ldrb	r3, [r3, #0]
 8009876:	461a      	mov	r2, r3
 8009878:	683b      	ldr	r3, [r7, #0]
 800987a:	4413      	add	r3, r2
 800987c:	4618      	mov	r0, r3
 800987e:	f7ff f85d 	bl	800893c <ld_word>
 8009882:	4603      	mov	r3, r0
 8009884:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8009886:	89fb      	ldrh	r3, [r7, #14]
 8009888:	2b00      	cmp	r3, #0
 800988a:	d01a      	beq.n	80098c2 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800988c:	697b      	ldr	r3, [r7, #20]
 800988e:	2bfe      	cmp	r3, #254	@ 0xfe
 8009890:	d812      	bhi.n	80098b8 <cmp_lfn+0x88>
 8009892:	89bb      	ldrh	r3, [r7, #12]
 8009894:	4618      	mov	r0, r3
 8009896:	f001 ffe3 	bl	800b860 <ff_wtoupper>
 800989a:	4603      	mov	r3, r0
 800989c:	461c      	mov	r4, r3
 800989e:	697b      	ldr	r3, [r7, #20]
 80098a0:	1c5a      	adds	r2, r3, #1
 80098a2:	617a      	str	r2, [r7, #20]
 80098a4:	005b      	lsls	r3, r3, #1
 80098a6:	687a      	ldr	r2, [r7, #4]
 80098a8:	4413      	add	r3, r2
 80098aa:	881b      	ldrh	r3, [r3, #0]
 80098ac:	4618      	mov	r0, r3
 80098ae:	f001 ffd7 	bl	800b860 <ff_wtoupper>
 80098b2:	4603      	mov	r3, r0
 80098b4:	429c      	cmp	r4, r3
 80098b6:	d001      	beq.n	80098bc <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 80098b8:	2300      	movs	r3, #0
 80098ba:	e022      	b.n	8009902 <cmp_lfn+0xd2>
			}
			wc = uc;
 80098bc:	89bb      	ldrh	r3, [r7, #12]
 80098be:	81fb      	strh	r3, [r7, #14]
 80098c0:	e006      	b.n	80098d0 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 80098c2:	89bb      	ldrh	r3, [r7, #12]
 80098c4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80098c8:	4293      	cmp	r3, r2
 80098ca:	d001      	beq.n	80098d0 <cmp_lfn+0xa0>
 80098cc:	2300      	movs	r3, #0
 80098ce:	e018      	b.n	8009902 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80098d0:	693b      	ldr	r3, [r7, #16]
 80098d2:	3301      	adds	r3, #1
 80098d4:	613b      	str	r3, [r7, #16]
 80098d6:	693b      	ldr	r3, [r7, #16]
 80098d8:	2b0c      	cmp	r3, #12
 80098da:	d9c8      	bls.n	800986e <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 80098dc:	683b      	ldr	r3, [r7, #0]
 80098de:	781b      	ldrb	r3, [r3, #0]
 80098e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d00b      	beq.n	8009900 <cmp_lfn+0xd0>
 80098e8:	89fb      	ldrh	r3, [r7, #14]
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d008      	beq.n	8009900 <cmp_lfn+0xd0>
 80098ee:	697b      	ldr	r3, [r7, #20]
 80098f0:	005b      	lsls	r3, r3, #1
 80098f2:	687a      	ldr	r2, [r7, #4]
 80098f4:	4413      	add	r3, r2
 80098f6:	881b      	ldrh	r3, [r3, #0]
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d001      	beq.n	8009900 <cmp_lfn+0xd0>
 80098fc:	2300      	movs	r3, #0
 80098fe:	e000      	b.n	8009902 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8009900:	2301      	movs	r3, #1
}
 8009902:	4618      	mov	r0, r3
 8009904:	371c      	adds	r7, #28
 8009906:	46bd      	mov	sp, r7
 8009908:	bd90      	pop	{r4, r7, pc}
 800990a:	bf00      	nop
 800990c:	08011da0 	.word	0x08011da0

08009910 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8009910:	b580      	push	{r7, lr}
 8009912:	b088      	sub	sp, #32
 8009914:	af00      	add	r7, sp, #0
 8009916:	60f8      	str	r0, [r7, #12]
 8009918:	60b9      	str	r1, [r7, #8]
 800991a:	4611      	mov	r1, r2
 800991c:	461a      	mov	r2, r3
 800991e:	460b      	mov	r3, r1
 8009920:	71fb      	strb	r3, [r7, #7]
 8009922:	4613      	mov	r3, r2
 8009924:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8009926:	68bb      	ldr	r3, [r7, #8]
 8009928:	330d      	adds	r3, #13
 800992a:	79ba      	ldrb	r2, [r7, #6]
 800992c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800992e:	68bb      	ldr	r3, [r7, #8]
 8009930:	330b      	adds	r3, #11
 8009932:	220f      	movs	r2, #15
 8009934:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8009936:	68bb      	ldr	r3, [r7, #8]
 8009938:	330c      	adds	r3, #12
 800993a:	2200      	movs	r2, #0
 800993c:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800993e:	68bb      	ldr	r3, [r7, #8]
 8009940:	331a      	adds	r3, #26
 8009942:	2100      	movs	r1, #0
 8009944:	4618      	mov	r0, r3
 8009946:	f7ff f835 	bl	80089b4 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800994a:	79fb      	ldrb	r3, [r7, #7]
 800994c:	1e5a      	subs	r2, r3, #1
 800994e:	4613      	mov	r3, r2
 8009950:	005b      	lsls	r3, r3, #1
 8009952:	4413      	add	r3, r2
 8009954:	009b      	lsls	r3, r3, #2
 8009956:	4413      	add	r3, r2
 8009958:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800995a:	2300      	movs	r3, #0
 800995c:	82fb      	strh	r3, [r7, #22]
 800995e:	2300      	movs	r3, #0
 8009960:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8009962:	8afb      	ldrh	r3, [r7, #22]
 8009964:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009968:	4293      	cmp	r3, r2
 800996a:	d007      	beq.n	800997c <put_lfn+0x6c>
 800996c:	69fb      	ldr	r3, [r7, #28]
 800996e:	1c5a      	adds	r2, r3, #1
 8009970:	61fa      	str	r2, [r7, #28]
 8009972:	005b      	lsls	r3, r3, #1
 8009974:	68fa      	ldr	r2, [r7, #12]
 8009976:	4413      	add	r3, r2
 8009978:	881b      	ldrh	r3, [r3, #0]
 800997a:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800997c:	4a17      	ldr	r2, [pc, #92]	@ (80099dc <put_lfn+0xcc>)
 800997e:	69bb      	ldr	r3, [r7, #24]
 8009980:	4413      	add	r3, r2
 8009982:	781b      	ldrb	r3, [r3, #0]
 8009984:	461a      	mov	r2, r3
 8009986:	68bb      	ldr	r3, [r7, #8]
 8009988:	4413      	add	r3, r2
 800998a:	8afa      	ldrh	r2, [r7, #22]
 800998c:	4611      	mov	r1, r2
 800998e:	4618      	mov	r0, r3
 8009990:	f7ff f810 	bl	80089b4 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8009994:	8afb      	ldrh	r3, [r7, #22]
 8009996:	2b00      	cmp	r3, #0
 8009998:	d102      	bne.n	80099a0 <put_lfn+0x90>
 800999a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800999e:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 80099a0:	69bb      	ldr	r3, [r7, #24]
 80099a2:	3301      	adds	r3, #1
 80099a4:	61bb      	str	r3, [r7, #24]
 80099a6:	69bb      	ldr	r3, [r7, #24]
 80099a8:	2b0c      	cmp	r3, #12
 80099aa:	d9da      	bls.n	8009962 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 80099ac:	8afb      	ldrh	r3, [r7, #22]
 80099ae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80099b2:	4293      	cmp	r3, r2
 80099b4:	d006      	beq.n	80099c4 <put_lfn+0xb4>
 80099b6:	69fb      	ldr	r3, [r7, #28]
 80099b8:	005b      	lsls	r3, r3, #1
 80099ba:	68fa      	ldr	r2, [r7, #12]
 80099bc:	4413      	add	r3, r2
 80099be:	881b      	ldrh	r3, [r3, #0]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d103      	bne.n	80099cc <put_lfn+0xbc>
 80099c4:	79fb      	ldrb	r3, [r7, #7]
 80099c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80099ca:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 80099cc:	68bb      	ldr	r3, [r7, #8]
 80099ce:	79fa      	ldrb	r2, [r7, #7]
 80099d0:	701a      	strb	r2, [r3, #0]
}
 80099d2:	bf00      	nop
 80099d4:	3720      	adds	r7, #32
 80099d6:	46bd      	mov	sp, r7
 80099d8:	bd80      	pop	{r7, pc}
 80099da:	bf00      	nop
 80099dc:	08011da0 	.word	0x08011da0

080099e0 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 80099e0:	b580      	push	{r7, lr}
 80099e2:	b08c      	sub	sp, #48	@ 0x30
 80099e4:	af00      	add	r7, sp, #0
 80099e6:	60f8      	str	r0, [r7, #12]
 80099e8:	60b9      	str	r1, [r7, #8]
 80099ea:	607a      	str	r2, [r7, #4]
 80099ec:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 80099ee:	220b      	movs	r2, #11
 80099f0:	68b9      	ldr	r1, [r7, #8]
 80099f2:	68f8      	ldr	r0, [r7, #12]
 80099f4:	f7ff f825 	bl	8008a42 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 80099f8:	683b      	ldr	r3, [r7, #0]
 80099fa:	2b05      	cmp	r3, #5
 80099fc:	d92b      	bls.n	8009a56 <gen_numname+0x76>
		sr = seq;
 80099fe:	683b      	ldr	r3, [r7, #0]
 8009a00:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8009a02:	e022      	b.n	8009a4a <gen_numname+0x6a>
			wc = *lfn++;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	1c9a      	adds	r2, r3, #2
 8009a08:	607a      	str	r2, [r7, #4]
 8009a0a:	881b      	ldrh	r3, [r3, #0]
 8009a0c:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 8009a0e:	2300      	movs	r3, #0
 8009a10:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009a12:	e017      	b.n	8009a44 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8009a14:	69fb      	ldr	r3, [r7, #28]
 8009a16:	005a      	lsls	r2, r3, #1
 8009a18:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8009a1a:	f003 0301 	and.w	r3, r3, #1
 8009a1e:	4413      	add	r3, r2
 8009a20:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8009a22:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8009a24:	085b      	lsrs	r3, r3, #1
 8009a26:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8009a28:	69fb      	ldr	r3, [r7, #28]
 8009a2a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d005      	beq.n	8009a3e <gen_numname+0x5e>
 8009a32:	69fb      	ldr	r3, [r7, #28]
 8009a34:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 8009a38:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 8009a3c:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8009a3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a40:	3301      	adds	r3, #1
 8009a42:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009a44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a46:	2b0f      	cmp	r3, #15
 8009a48:	d9e4      	bls.n	8009a14 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	881b      	ldrh	r3, [r3, #0]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d1d8      	bne.n	8009a04 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8009a52:	69fb      	ldr	r3, [r7, #28]
 8009a54:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8009a56:	2307      	movs	r3, #7
 8009a58:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8009a5a:	683b      	ldr	r3, [r7, #0]
 8009a5c:	b2db      	uxtb	r3, r3
 8009a5e:	f003 030f 	and.w	r3, r3, #15
 8009a62:	b2db      	uxtb	r3, r3
 8009a64:	3330      	adds	r3, #48	@ 0x30
 8009a66:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 8009a6a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009a6e:	2b39      	cmp	r3, #57	@ 0x39
 8009a70:	d904      	bls.n	8009a7c <gen_numname+0x9c>
 8009a72:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009a76:	3307      	adds	r3, #7
 8009a78:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 8009a7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a7e:	1e5a      	subs	r2, r3, #1
 8009a80:	62ba      	str	r2, [r7, #40]	@ 0x28
 8009a82:	3330      	adds	r3, #48	@ 0x30
 8009a84:	443b      	add	r3, r7
 8009a86:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8009a8a:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8009a8e:	683b      	ldr	r3, [r7, #0]
 8009a90:	091b      	lsrs	r3, r3, #4
 8009a92:	603b      	str	r3, [r7, #0]
	} while (seq);
 8009a94:	683b      	ldr	r3, [r7, #0]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d1df      	bne.n	8009a5a <gen_numname+0x7a>
	ns[i] = '~';
 8009a9a:	f107 0214 	add.w	r2, r7, #20
 8009a9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009aa0:	4413      	add	r3, r2
 8009aa2:	227e      	movs	r2, #126	@ 0x7e
 8009aa4:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8009aa6:	2300      	movs	r3, #0
 8009aa8:	627b      	str	r3, [r7, #36]	@ 0x24
 8009aaa:	e002      	b.n	8009ab2 <gen_numname+0xd2>
 8009aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aae:	3301      	adds	r3, #1
 8009ab0:	627b      	str	r3, [r7, #36]	@ 0x24
 8009ab2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009ab4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ab6:	429a      	cmp	r2, r3
 8009ab8:	d205      	bcs.n	8009ac6 <gen_numname+0xe6>
 8009aba:	68fa      	ldr	r2, [r7, #12]
 8009abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009abe:	4413      	add	r3, r2
 8009ac0:	781b      	ldrb	r3, [r3, #0]
 8009ac2:	2b20      	cmp	r3, #32
 8009ac4:	d1f2      	bne.n	8009aac <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8009ac6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ac8:	2b07      	cmp	r3, #7
 8009aca:	d807      	bhi.n	8009adc <gen_numname+0xfc>
 8009acc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ace:	1c5a      	adds	r2, r3, #1
 8009ad0:	62ba      	str	r2, [r7, #40]	@ 0x28
 8009ad2:	3330      	adds	r3, #48	@ 0x30
 8009ad4:	443b      	add	r3, r7
 8009ad6:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8009ada:	e000      	b.n	8009ade <gen_numname+0xfe>
 8009adc:	2120      	movs	r1, #32
 8009ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ae0:	1c5a      	adds	r2, r3, #1
 8009ae2:	627a      	str	r2, [r7, #36]	@ 0x24
 8009ae4:	68fa      	ldr	r2, [r7, #12]
 8009ae6:	4413      	add	r3, r2
 8009ae8:	460a      	mov	r2, r1
 8009aea:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8009aec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aee:	2b07      	cmp	r3, #7
 8009af0:	d9e9      	bls.n	8009ac6 <gen_numname+0xe6>
}
 8009af2:	bf00      	nop
 8009af4:	bf00      	nop
 8009af6:	3730      	adds	r7, #48	@ 0x30
 8009af8:	46bd      	mov	sp, r7
 8009afa:	bd80      	pop	{r7, pc}

08009afc <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8009afc:	b480      	push	{r7}
 8009afe:	b085      	sub	sp, #20
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8009b04:	2300      	movs	r3, #0
 8009b06:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8009b08:	230b      	movs	r3, #11
 8009b0a:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8009b0c:	7bfb      	ldrb	r3, [r7, #15]
 8009b0e:	b2da      	uxtb	r2, r3
 8009b10:	0852      	lsrs	r2, r2, #1
 8009b12:	01db      	lsls	r3, r3, #7
 8009b14:	4313      	orrs	r3, r2
 8009b16:	b2da      	uxtb	r2, r3
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	1c59      	adds	r1, r3, #1
 8009b1c:	6079      	str	r1, [r7, #4]
 8009b1e:	781b      	ldrb	r3, [r3, #0]
 8009b20:	4413      	add	r3, r2
 8009b22:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8009b24:	68bb      	ldr	r3, [r7, #8]
 8009b26:	3b01      	subs	r3, #1
 8009b28:	60bb      	str	r3, [r7, #8]
 8009b2a:	68bb      	ldr	r3, [r7, #8]
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d1ed      	bne.n	8009b0c <sum_sfn+0x10>
	return sum;
 8009b30:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b32:	4618      	mov	r0, r3
 8009b34:	3714      	adds	r7, #20
 8009b36:	46bd      	mov	sp, r7
 8009b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b3c:	4770      	bx	lr

08009b3e <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8009b3e:	b580      	push	{r7, lr}
 8009b40:	b086      	sub	sp, #24
 8009b42:	af00      	add	r7, sp, #0
 8009b44:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8009b4c:	2100      	movs	r1, #0
 8009b4e:	6878      	ldr	r0, [r7, #4]
 8009b50:	f7ff fca8 	bl	80094a4 <dir_sdi>
 8009b54:	4603      	mov	r3, r0
 8009b56:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8009b58:	7dfb      	ldrb	r3, [r7, #23]
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d001      	beq.n	8009b62 <dir_find+0x24>
 8009b5e:	7dfb      	ldrb	r3, [r7, #23]
 8009b60:	e0a9      	b.n	8009cb6 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009b62:	23ff      	movs	r3, #255	@ 0xff
 8009b64:	753b      	strb	r3, [r7, #20]
 8009b66:	7d3b      	ldrb	r3, [r7, #20]
 8009b68:	757b      	strb	r3, [r7, #21]
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	f04f 32ff 	mov.w	r2, #4294967295
 8009b70:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	69db      	ldr	r3, [r3, #28]
 8009b76:	4619      	mov	r1, r3
 8009b78:	6938      	ldr	r0, [r7, #16]
 8009b7a:	f7ff f985 	bl	8008e88 <move_window>
 8009b7e:	4603      	mov	r3, r0
 8009b80:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8009b82:	7dfb      	ldrb	r3, [r7, #23]
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	f040 8090 	bne.w	8009caa <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	6a1b      	ldr	r3, [r3, #32]
 8009b8e:	781b      	ldrb	r3, [r3, #0]
 8009b90:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8009b92:	7dbb      	ldrb	r3, [r7, #22]
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d102      	bne.n	8009b9e <dir_find+0x60>
 8009b98:	2304      	movs	r3, #4
 8009b9a:	75fb      	strb	r3, [r7, #23]
 8009b9c:	e08a      	b.n	8009cb4 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	6a1b      	ldr	r3, [r3, #32]
 8009ba2:	330b      	adds	r3, #11
 8009ba4:	781b      	ldrb	r3, [r3, #0]
 8009ba6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009baa:	73fb      	strb	r3, [r7, #15]
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	7bfa      	ldrb	r2, [r7, #15]
 8009bb0:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8009bb2:	7dbb      	ldrb	r3, [r7, #22]
 8009bb4:	2be5      	cmp	r3, #229	@ 0xe5
 8009bb6:	d007      	beq.n	8009bc8 <dir_find+0x8a>
 8009bb8:	7bfb      	ldrb	r3, [r7, #15]
 8009bba:	f003 0308 	and.w	r3, r3, #8
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d009      	beq.n	8009bd6 <dir_find+0x98>
 8009bc2:	7bfb      	ldrb	r3, [r7, #15]
 8009bc4:	2b0f      	cmp	r3, #15
 8009bc6:	d006      	beq.n	8009bd6 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009bc8:	23ff      	movs	r3, #255	@ 0xff
 8009bca:	757b      	strb	r3, [r7, #21]
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	f04f 32ff 	mov.w	r2, #4294967295
 8009bd2:	631a      	str	r2, [r3, #48]	@ 0x30
 8009bd4:	e05e      	b.n	8009c94 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8009bd6:	7bfb      	ldrb	r3, [r7, #15]
 8009bd8:	2b0f      	cmp	r3, #15
 8009bda:	d136      	bne.n	8009c4a <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8009be2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d154      	bne.n	8009c94 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8009bea:	7dbb      	ldrb	r3, [r7, #22]
 8009bec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d00d      	beq.n	8009c10 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	6a1b      	ldr	r3, [r3, #32]
 8009bf8:	7b5b      	ldrb	r3, [r3, #13]
 8009bfa:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8009bfc:	7dbb      	ldrb	r3, [r7, #22]
 8009bfe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009c02:	75bb      	strb	r3, [r7, #22]
 8009c04:	7dbb      	ldrb	r3, [r7, #22]
 8009c06:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	695a      	ldr	r2, [r3, #20]
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8009c10:	7dba      	ldrb	r2, [r7, #22]
 8009c12:	7d7b      	ldrb	r3, [r7, #21]
 8009c14:	429a      	cmp	r2, r3
 8009c16:	d115      	bne.n	8009c44 <dir_find+0x106>
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	6a1b      	ldr	r3, [r3, #32]
 8009c1c:	330d      	adds	r3, #13
 8009c1e:	781b      	ldrb	r3, [r3, #0]
 8009c20:	7d3a      	ldrb	r2, [r7, #20]
 8009c22:	429a      	cmp	r2, r3
 8009c24:	d10e      	bne.n	8009c44 <dir_find+0x106>
 8009c26:	693b      	ldr	r3, [r7, #16]
 8009c28:	68da      	ldr	r2, [r3, #12]
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	6a1b      	ldr	r3, [r3, #32]
 8009c2e:	4619      	mov	r1, r3
 8009c30:	4610      	mov	r0, r2
 8009c32:	f7ff fdfd 	bl	8009830 <cmp_lfn>
 8009c36:	4603      	mov	r3, r0
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d003      	beq.n	8009c44 <dir_find+0x106>
 8009c3c:	7d7b      	ldrb	r3, [r7, #21]
 8009c3e:	3b01      	subs	r3, #1
 8009c40:	b2db      	uxtb	r3, r3
 8009c42:	e000      	b.n	8009c46 <dir_find+0x108>
 8009c44:	23ff      	movs	r3, #255	@ 0xff
 8009c46:	757b      	strb	r3, [r7, #21]
 8009c48:	e024      	b.n	8009c94 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8009c4a:	7d7b      	ldrb	r3, [r7, #21]
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d109      	bne.n	8009c64 <dir_find+0x126>
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	6a1b      	ldr	r3, [r3, #32]
 8009c54:	4618      	mov	r0, r3
 8009c56:	f7ff ff51 	bl	8009afc <sum_sfn>
 8009c5a:	4603      	mov	r3, r0
 8009c5c:	461a      	mov	r2, r3
 8009c5e:	7d3b      	ldrb	r3, [r7, #20]
 8009c60:	4293      	cmp	r3, r2
 8009c62:	d024      	beq.n	8009cae <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8009c6a:	f003 0301 	and.w	r3, r3, #1
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d10a      	bne.n	8009c88 <dir_find+0x14a>
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	6a18      	ldr	r0, [r3, #32]
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	3324      	adds	r3, #36	@ 0x24
 8009c7a:	220b      	movs	r2, #11
 8009c7c:	4619      	mov	r1, r3
 8009c7e:	f7fe ff1c 	bl	8008aba <mem_cmp>
 8009c82:	4603      	mov	r3, r0
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d014      	beq.n	8009cb2 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009c88:	23ff      	movs	r3, #255	@ 0xff
 8009c8a:	757b      	strb	r3, [r7, #21]
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	f04f 32ff 	mov.w	r2, #4294967295
 8009c92:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8009c94:	2100      	movs	r1, #0
 8009c96:	6878      	ldr	r0, [r7, #4]
 8009c98:	f7ff fc7f 	bl	800959a <dir_next>
 8009c9c:	4603      	mov	r3, r0
 8009c9e:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8009ca0:	7dfb      	ldrb	r3, [r7, #23]
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	f43f af65 	beq.w	8009b72 <dir_find+0x34>
 8009ca8:	e004      	b.n	8009cb4 <dir_find+0x176>
		if (res != FR_OK) break;
 8009caa:	bf00      	nop
 8009cac:	e002      	b.n	8009cb4 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8009cae:	bf00      	nop
 8009cb0:	e000      	b.n	8009cb4 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8009cb2:	bf00      	nop

	return res;
 8009cb4:	7dfb      	ldrb	r3, [r7, #23]
}
 8009cb6:	4618      	mov	r0, r3
 8009cb8:	3718      	adds	r7, #24
 8009cba:	46bd      	mov	sp, r7
 8009cbc:	bd80      	pop	{r7, pc}
	...

08009cc0 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8009cc0:	b580      	push	{r7, lr}
 8009cc2:	b08c      	sub	sp, #48	@ 0x30
 8009cc4:	af00      	add	r7, sp, #0
 8009cc6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8009cd4:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d001      	beq.n	8009ce0 <dir_register+0x20>
 8009cdc:	2306      	movs	r3, #6
 8009cde:	e0e0      	b.n	8009ea2 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8009ce0:	2300      	movs	r3, #0
 8009ce2:	627b      	str	r3, [r7, #36]	@ 0x24
 8009ce4:	e002      	b.n	8009cec <dir_register+0x2c>
 8009ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ce8:	3301      	adds	r3, #1
 8009cea:	627b      	str	r3, [r7, #36]	@ 0x24
 8009cec:	69fb      	ldr	r3, [r7, #28]
 8009cee:	68da      	ldr	r2, [r3, #12]
 8009cf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cf2:	005b      	lsls	r3, r3, #1
 8009cf4:	4413      	add	r3, r2
 8009cf6:	881b      	ldrh	r3, [r3, #0]
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d1f4      	bne.n	8009ce6 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 8009d02:	f107 030c 	add.w	r3, r7, #12
 8009d06:	220c      	movs	r2, #12
 8009d08:	4618      	mov	r0, r3
 8009d0a:	f7fe fe9a 	bl	8008a42 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8009d0e:	7dfb      	ldrb	r3, [r7, #23]
 8009d10:	f003 0301 	and.w	r3, r3, #1
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d032      	beq.n	8009d7e <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	2240      	movs	r2, #64	@ 0x40
 8009d1c:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 8009d20:	2301      	movs	r3, #1
 8009d22:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009d24:	e016      	b.n	8009d54 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8009d2c:	69fb      	ldr	r3, [r7, #28]
 8009d2e:	68da      	ldr	r2, [r3, #12]
 8009d30:	f107 010c 	add.w	r1, r7, #12
 8009d34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d36:	f7ff fe53 	bl	80099e0 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8009d3a:	6878      	ldr	r0, [r7, #4]
 8009d3c:	f7ff feff 	bl	8009b3e <dir_find>
 8009d40:	4603      	mov	r3, r0
 8009d42:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 8009d46:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d106      	bne.n	8009d5c <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8009d4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d50:	3301      	adds	r3, #1
 8009d52:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009d54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d56:	2b63      	cmp	r3, #99	@ 0x63
 8009d58:	d9e5      	bls.n	8009d26 <dir_register+0x66>
 8009d5a:	e000      	b.n	8009d5e <dir_register+0x9e>
			if (res != FR_OK) break;
 8009d5c:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8009d5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d60:	2b64      	cmp	r3, #100	@ 0x64
 8009d62:	d101      	bne.n	8009d68 <dir_register+0xa8>
 8009d64:	2307      	movs	r3, #7
 8009d66:	e09c      	b.n	8009ea2 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8009d68:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009d6c:	2b04      	cmp	r3, #4
 8009d6e:	d002      	beq.n	8009d76 <dir_register+0xb6>
 8009d70:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009d74:	e095      	b.n	8009ea2 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8009d76:	7dfa      	ldrb	r2, [r7, #23]
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8009d7e:	7dfb      	ldrb	r3, [r7, #23]
 8009d80:	f003 0302 	and.w	r3, r3, #2
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d007      	beq.n	8009d98 <dir_register+0xd8>
 8009d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d8a:	330c      	adds	r3, #12
 8009d8c:	4a47      	ldr	r2, [pc, #284]	@ (8009eac <dir_register+0x1ec>)
 8009d8e:	fba2 2303 	umull	r2, r3, r2, r3
 8009d92:	089b      	lsrs	r3, r3, #2
 8009d94:	3301      	adds	r3, #1
 8009d96:	e000      	b.n	8009d9a <dir_register+0xda>
 8009d98:	2301      	movs	r3, #1
 8009d9a:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8009d9c:	6a39      	ldr	r1, [r7, #32]
 8009d9e:	6878      	ldr	r0, [r7, #4]
 8009da0:	f7ff fcc0 	bl	8009724 <dir_alloc>
 8009da4:	4603      	mov	r3, r0
 8009da6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8009daa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d148      	bne.n	8009e44 <dir_register+0x184>
 8009db2:	6a3b      	ldr	r3, [r7, #32]
 8009db4:	3b01      	subs	r3, #1
 8009db6:	623b      	str	r3, [r7, #32]
 8009db8:	6a3b      	ldr	r3, [r7, #32]
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d042      	beq.n	8009e44 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	695a      	ldr	r2, [r3, #20]
 8009dc2:	6a3b      	ldr	r3, [r7, #32]
 8009dc4:	015b      	lsls	r3, r3, #5
 8009dc6:	1ad3      	subs	r3, r2, r3
 8009dc8:	4619      	mov	r1, r3
 8009dca:	6878      	ldr	r0, [r7, #4]
 8009dcc:	f7ff fb6a 	bl	80094a4 <dir_sdi>
 8009dd0:	4603      	mov	r3, r0
 8009dd2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8009dd6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d132      	bne.n	8009e44 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	3324      	adds	r3, #36	@ 0x24
 8009de2:	4618      	mov	r0, r3
 8009de4:	f7ff fe8a 	bl	8009afc <sum_sfn>
 8009de8:	4603      	mov	r3, r0
 8009dea:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	69db      	ldr	r3, [r3, #28]
 8009df0:	4619      	mov	r1, r3
 8009df2:	69f8      	ldr	r0, [r7, #28]
 8009df4:	f7ff f848 	bl	8008e88 <move_window>
 8009df8:	4603      	mov	r3, r0
 8009dfa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 8009dfe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d11d      	bne.n	8009e42 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8009e06:	69fb      	ldr	r3, [r7, #28]
 8009e08:	68d8      	ldr	r0, [r3, #12]
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	6a19      	ldr	r1, [r3, #32]
 8009e0e:	6a3b      	ldr	r3, [r7, #32]
 8009e10:	b2da      	uxtb	r2, r3
 8009e12:	7efb      	ldrb	r3, [r7, #27]
 8009e14:	f7ff fd7c 	bl	8009910 <put_lfn>
				fs->wflag = 1;
 8009e18:	69fb      	ldr	r3, [r7, #28]
 8009e1a:	2201      	movs	r2, #1
 8009e1c:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8009e1e:	2100      	movs	r1, #0
 8009e20:	6878      	ldr	r0, [r7, #4]
 8009e22:	f7ff fbba 	bl	800959a <dir_next>
 8009e26:	4603      	mov	r3, r0
 8009e28:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 8009e2c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d107      	bne.n	8009e44 <dir_register+0x184>
 8009e34:	6a3b      	ldr	r3, [r7, #32]
 8009e36:	3b01      	subs	r3, #1
 8009e38:	623b      	str	r3, [r7, #32]
 8009e3a:	6a3b      	ldr	r3, [r7, #32]
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d1d5      	bne.n	8009dec <dir_register+0x12c>
 8009e40:	e000      	b.n	8009e44 <dir_register+0x184>
				if (res != FR_OK) break;
 8009e42:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8009e44:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d128      	bne.n	8009e9e <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	69db      	ldr	r3, [r3, #28]
 8009e50:	4619      	mov	r1, r3
 8009e52:	69f8      	ldr	r0, [r7, #28]
 8009e54:	f7ff f818 	bl	8008e88 <move_window>
 8009e58:	4603      	mov	r3, r0
 8009e5a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8009e5e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d11b      	bne.n	8009e9e <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	6a1b      	ldr	r3, [r3, #32]
 8009e6a:	2220      	movs	r2, #32
 8009e6c:	2100      	movs	r1, #0
 8009e6e:	4618      	mov	r0, r3
 8009e70:	f7fe fe08 	bl	8008a84 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	6a18      	ldr	r0, [r3, #32]
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	3324      	adds	r3, #36	@ 0x24
 8009e7c:	220b      	movs	r2, #11
 8009e7e:	4619      	mov	r1, r3
 8009e80:	f7fe fddf 	bl	8008a42 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	6a1b      	ldr	r3, [r3, #32]
 8009e8e:	330c      	adds	r3, #12
 8009e90:	f002 0218 	and.w	r2, r2, #24
 8009e94:	b2d2      	uxtb	r2, r2
 8009e96:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8009e98:	69fb      	ldr	r3, [r7, #28]
 8009e9a:	2201      	movs	r2, #1
 8009e9c:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8009e9e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8009ea2:	4618      	mov	r0, r3
 8009ea4:	3730      	adds	r7, #48	@ 0x30
 8009ea6:	46bd      	mov	sp, r7
 8009ea8:	bd80      	pop	{r7, pc}
 8009eaa:	bf00      	nop
 8009eac:	4ec4ec4f 	.word	0x4ec4ec4f

08009eb0 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8009eb0:	b580      	push	{r7, lr}
 8009eb2:	b08a      	sub	sp, #40	@ 0x28
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	6078      	str	r0, [r7, #4]
 8009eb8:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8009eba:	683b      	ldr	r3, [r7, #0]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	613b      	str	r3, [r7, #16]
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	68db      	ldr	r3, [r3, #12]
 8009ec6:	60fb      	str	r3, [r7, #12]
 8009ec8:	2300      	movs	r3, #0
 8009eca:	617b      	str	r3, [r7, #20]
 8009ecc:	697b      	ldr	r3, [r7, #20]
 8009ece:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8009ed0:	69bb      	ldr	r3, [r7, #24]
 8009ed2:	1c5a      	adds	r2, r3, #1
 8009ed4:	61ba      	str	r2, [r7, #24]
 8009ed6:	693a      	ldr	r2, [r7, #16]
 8009ed8:	4413      	add	r3, r2
 8009eda:	781b      	ldrb	r3, [r3, #0]
 8009edc:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8009ede:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009ee0:	2b1f      	cmp	r3, #31
 8009ee2:	d940      	bls.n	8009f66 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8009ee4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009ee6:	2b2f      	cmp	r3, #47	@ 0x2f
 8009ee8:	d006      	beq.n	8009ef8 <create_name+0x48>
 8009eea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009eec:	2b5c      	cmp	r3, #92	@ 0x5c
 8009eee:	d110      	bne.n	8009f12 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8009ef0:	e002      	b.n	8009ef8 <create_name+0x48>
 8009ef2:	69bb      	ldr	r3, [r7, #24]
 8009ef4:	3301      	adds	r3, #1
 8009ef6:	61bb      	str	r3, [r7, #24]
 8009ef8:	693a      	ldr	r2, [r7, #16]
 8009efa:	69bb      	ldr	r3, [r7, #24]
 8009efc:	4413      	add	r3, r2
 8009efe:	781b      	ldrb	r3, [r3, #0]
 8009f00:	2b2f      	cmp	r3, #47	@ 0x2f
 8009f02:	d0f6      	beq.n	8009ef2 <create_name+0x42>
 8009f04:	693a      	ldr	r2, [r7, #16]
 8009f06:	69bb      	ldr	r3, [r7, #24]
 8009f08:	4413      	add	r3, r2
 8009f0a:	781b      	ldrb	r3, [r3, #0]
 8009f0c:	2b5c      	cmp	r3, #92	@ 0x5c
 8009f0e:	d0f0      	beq.n	8009ef2 <create_name+0x42>
			break;
 8009f10:	e02a      	b.n	8009f68 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8009f12:	697b      	ldr	r3, [r7, #20]
 8009f14:	2bfe      	cmp	r3, #254	@ 0xfe
 8009f16:	d901      	bls.n	8009f1c <create_name+0x6c>
 8009f18:	2306      	movs	r3, #6
 8009f1a:	e17d      	b.n	800a218 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 8009f1c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009f1e:	b2db      	uxtb	r3, r3
 8009f20:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8009f22:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009f24:	2101      	movs	r1, #1
 8009f26:	4618      	mov	r0, r3
 8009f28:	f001 fc5e 	bl	800b7e8 <ff_convert>
 8009f2c:	4603      	mov	r3, r0
 8009f2e:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8009f30:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d101      	bne.n	8009f3a <create_name+0x8a>
 8009f36:	2306      	movs	r3, #6
 8009f38:	e16e      	b.n	800a218 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8009f3a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009f3c:	2b7f      	cmp	r3, #127	@ 0x7f
 8009f3e:	d809      	bhi.n	8009f54 <create_name+0xa4>
 8009f40:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009f42:	4619      	mov	r1, r3
 8009f44:	488d      	ldr	r0, [pc, #564]	@ (800a17c <create_name+0x2cc>)
 8009f46:	f7fe fddf 	bl	8008b08 <chk_chr>
 8009f4a:	4603      	mov	r3, r0
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d001      	beq.n	8009f54 <create_name+0xa4>
 8009f50:	2306      	movs	r3, #6
 8009f52:	e161      	b.n	800a218 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 8009f54:	697b      	ldr	r3, [r7, #20]
 8009f56:	1c5a      	adds	r2, r3, #1
 8009f58:	617a      	str	r2, [r7, #20]
 8009f5a:	005b      	lsls	r3, r3, #1
 8009f5c:	68fa      	ldr	r2, [r7, #12]
 8009f5e:	4413      	add	r3, r2
 8009f60:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009f62:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8009f64:	e7b4      	b.n	8009ed0 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8009f66:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8009f68:	693a      	ldr	r2, [r7, #16]
 8009f6a:	69bb      	ldr	r3, [r7, #24]
 8009f6c:	441a      	add	r2, r3
 8009f6e:	683b      	ldr	r3, [r7, #0]
 8009f70:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8009f72:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009f74:	2b1f      	cmp	r3, #31
 8009f76:	d801      	bhi.n	8009f7c <create_name+0xcc>
 8009f78:	2304      	movs	r3, #4
 8009f7a:	e000      	b.n	8009f7e <create_name+0xce>
 8009f7c:	2300      	movs	r3, #0
 8009f7e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8009f82:	e011      	b.n	8009fa8 <create_name+0xf8>
		w = lfn[di - 1];
 8009f84:	697b      	ldr	r3, [r7, #20]
 8009f86:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8009f8a:	3b01      	subs	r3, #1
 8009f8c:	005b      	lsls	r3, r3, #1
 8009f8e:	68fa      	ldr	r2, [r7, #12]
 8009f90:	4413      	add	r3, r2
 8009f92:	881b      	ldrh	r3, [r3, #0]
 8009f94:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 8009f96:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009f98:	2b20      	cmp	r3, #32
 8009f9a:	d002      	beq.n	8009fa2 <create_name+0xf2>
 8009f9c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009f9e:	2b2e      	cmp	r3, #46	@ 0x2e
 8009fa0:	d106      	bne.n	8009fb0 <create_name+0x100>
		di--;
 8009fa2:	697b      	ldr	r3, [r7, #20]
 8009fa4:	3b01      	subs	r3, #1
 8009fa6:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8009fa8:	697b      	ldr	r3, [r7, #20]
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d1ea      	bne.n	8009f84 <create_name+0xd4>
 8009fae:	e000      	b.n	8009fb2 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8009fb0:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8009fb2:	697b      	ldr	r3, [r7, #20]
 8009fb4:	005b      	lsls	r3, r3, #1
 8009fb6:	68fa      	ldr	r2, [r7, #12]
 8009fb8:	4413      	add	r3, r2
 8009fba:	2200      	movs	r2, #0
 8009fbc:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8009fbe:	697b      	ldr	r3, [r7, #20]
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d101      	bne.n	8009fc8 <create_name+0x118>
 8009fc4:	2306      	movs	r3, #6
 8009fc6:	e127      	b.n	800a218 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	3324      	adds	r3, #36	@ 0x24
 8009fcc:	220b      	movs	r2, #11
 8009fce:	2120      	movs	r1, #32
 8009fd0:	4618      	mov	r0, r3
 8009fd2:	f7fe fd57 	bl	8008a84 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8009fd6:	2300      	movs	r3, #0
 8009fd8:	61bb      	str	r3, [r7, #24]
 8009fda:	e002      	b.n	8009fe2 <create_name+0x132>
 8009fdc:	69bb      	ldr	r3, [r7, #24]
 8009fde:	3301      	adds	r3, #1
 8009fe0:	61bb      	str	r3, [r7, #24]
 8009fe2:	69bb      	ldr	r3, [r7, #24]
 8009fe4:	005b      	lsls	r3, r3, #1
 8009fe6:	68fa      	ldr	r2, [r7, #12]
 8009fe8:	4413      	add	r3, r2
 8009fea:	881b      	ldrh	r3, [r3, #0]
 8009fec:	2b20      	cmp	r3, #32
 8009fee:	d0f5      	beq.n	8009fdc <create_name+0x12c>
 8009ff0:	69bb      	ldr	r3, [r7, #24]
 8009ff2:	005b      	lsls	r3, r3, #1
 8009ff4:	68fa      	ldr	r2, [r7, #12]
 8009ff6:	4413      	add	r3, r2
 8009ff8:	881b      	ldrh	r3, [r3, #0]
 8009ffa:	2b2e      	cmp	r3, #46	@ 0x2e
 8009ffc:	d0ee      	beq.n	8009fdc <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8009ffe:	69bb      	ldr	r3, [r7, #24]
 800a000:	2b00      	cmp	r3, #0
 800a002:	d009      	beq.n	800a018 <create_name+0x168>
 800a004:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a008:	f043 0303 	orr.w	r3, r3, #3
 800a00c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800a010:	e002      	b.n	800a018 <create_name+0x168>
 800a012:	697b      	ldr	r3, [r7, #20]
 800a014:	3b01      	subs	r3, #1
 800a016:	617b      	str	r3, [r7, #20]
 800a018:	697b      	ldr	r3, [r7, #20]
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d009      	beq.n	800a032 <create_name+0x182>
 800a01e:	697b      	ldr	r3, [r7, #20]
 800a020:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800a024:	3b01      	subs	r3, #1
 800a026:	005b      	lsls	r3, r3, #1
 800a028:	68fa      	ldr	r2, [r7, #12]
 800a02a:	4413      	add	r3, r2
 800a02c:	881b      	ldrh	r3, [r3, #0]
 800a02e:	2b2e      	cmp	r3, #46	@ 0x2e
 800a030:	d1ef      	bne.n	800a012 <create_name+0x162>

	i = b = 0; ni = 8;
 800a032:	2300      	movs	r3, #0
 800a034:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800a038:	2300      	movs	r3, #0
 800a03a:	623b      	str	r3, [r7, #32]
 800a03c:	2308      	movs	r3, #8
 800a03e:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800a040:	69bb      	ldr	r3, [r7, #24]
 800a042:	1c5a      	adds	r2, r3, #1
 800a044:	61ba      	str	r2, [r7, #24]
 800a046:	005b      	lsls	r3, r3, #1
 800a048:	68fa      	ldr	r2, [r7, #12]
 800a04a:	4413      	add	r3, r2
 800a04c:	881b      	ldrh	r3, [r3, #0]
 800a04e:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 800a050:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a052:	2b00      	cmp	r3, #0
 800a054:	f000 8090 	beq.w	800a178 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800a058:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a05a:	2b20      	cmp	r3, #32
 800a05c:	d006      	beq.n	800a06c <create_name+0x1bc>
 800a05e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a060:	2b2e      	cmp	r3, #46	@ 0x2e
 800a062:	d10a      	bne.n	800a07a <create_name+0x1ca>
 800a064:	69ba      	ldr	r2, [r7, #24]
 800a066:	697b      	ldr	r3, [r7, #20]
 800a068:	429a      	cmp	r2, r3
 800a06a:	d006      	beq.n	800a07a <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800a06c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a070:	f043 0303 	orr.w	r3, r3, #3
 800a074:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a078:	e07d      	b.n	800a176 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800a07a:	6a3a      	ldr	r2, [r7, #32]
 800a07c:	69fb      	ldr	r3, [r7, #28]
 800a07e:	429a      	cmp	r2, r3
 800a080:	d203      	bcs.n	800a08a <create_name+0x1da>
 800a082:	69ba      	ldr	r2, [r7, #24]
 800a084:	697b      	ldr	r3, [r7, #20]
 800a086:	429a      	cmp	r2, r3
 800a088:	d123      	bne.n	800a0d2 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800a08a:	69fb      	ldr	r3, [r7, #28]
 800a08c:	2b0b      	cmp	r3, #11
 800a08e:	d106      	bne.n	800a09e <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800a090:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a094:	f043 0303 	orr.w	r3, r3, #3
 800a098:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a09c:	e075      	b.n	800a18a <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800a09e:	69ba      	ldr	r2, [r7, #24]
 800a0a0:	697b      	ldr	r3, [r7, #20]
 800a0a2:	429a      	cmp	r2, r3
 800a0a4:	d005      	beq.n	800a0b2 <create_name+0x202>
 800a0a6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a0aa:	f043 0303 	orr.w	r3, r3, #3
 800a0ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 800a0b2:	69ba      	ldr	r2, [r7, #24]
 800a0b4:	697b      	ldr	r3, [r7, #20]
 800a0b6:	429a      	cmp	r2, r3
 800a0b8:	d866      	bhi.n	800a188 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800a0ba:	697b      	ldr	r3, [r7, #20]
 800a0bc:	61bb      	str	r3, [r7, #24]
 800a0be:	2308      	movs	r3, #8
 800a0c0:	623b      	str	r3, [r7, #32]
 800a0c2:	230b      	movs	r3, #11
 800a0c4:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800a0c6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a0ca:	009b      	lsls	r3, r3, #2
 800a0cc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800a0d0:	e051      	b.n	800a176 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800a0d2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a0d4:	2b7f      	cmp	r3, #127	@ 0x7f
 800a0d6:	d914      	bls.n	800a102 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800a0d8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a0da:	2100      	movs	r1, #0
 800a0dc:	4618      	mov	r0, r3
 800a0de:	f001 fb83 	bl	800b7e8 <ff_convert>
 800a0e2:	4603      	mov	r3, r0
 800a0e4:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800a0e6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d004      	beq.n	800a0f6 <create_name+0x246>
 800a0ec:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a0ee:	3b80      	subs	r3, #128	@ 0x80
 800a0f0:	4a23      	ldr	r2, [pc, #140]	@ (800a180 <create_name+0x2d0>)
 800a0f2:	5cd3      	ldrb	r3, [r2, r3]
 800a0f4:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800a0f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a0fa:	f043 0302 	orr.w	r3, r3, #2
 800a0fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800a102:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a104:	2b00      	cmp	r3, #0
 800a106:	d007      	beq.n	800a118 <create_name+0x268>
 800a108:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a10a:	4619      	mov	r1, r3
 800a10c:	481d      	ldr	r0, [pc, #116]	@ (800a184 <create_name+0x2d4>)
 800a10e:	f7fe fcfb 	bl	8008b08 <chk_chr>
 800a112:	4603      	mov	r3, r0
 800a114:	2b00      	cmp	r3, #0
 800a116:	d008      	beq.n	800a12a <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800a118:	235f      	movs	r3, #95	@ 0x5f
 800a11a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800a11c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a120:	f043 0303 	orr.w	r3, r3, #3
 800a124:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a128:	e01b      	b.n	800a162 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800a12a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a12c:	2b40      	cmp	r3, #64	@ 0x40
 800a12e:	d909      	bls.n	800a144 <create_name+0x294>
 800a130:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a132:	2b5a      	cmp	r3, #90	@ 0x5a
 800a134:	d806      	bhi.n	800a144 <create_name+0x294>
					b |= 2;
 800a136:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a13a:	f043 0302 	orr.w	r3, r3, #2
 800a13e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800a142:	e00e      	b.n	800a162 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800a144:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a146:	2b60      	cmp	r3, #96	@ 0x60
 800a148:	d90b      	bls.n	800a162 <create_name+0x2b2>
 800a14a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a14c:	2b7a      	cmp	r3, #122	@ 0x7a
 800a14e:	d808      	bhi.n	800a162 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800a150:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a154:	f043 0301 	orr.w	r3, r3, #1
 800a158:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800a15c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a15e:	3b20      	subs	r3, #32
 800a160:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800a162:	6a3b      	ldr	r3, [r7, #32]
 800a164:	1c5a      	adds	r2, r3, #1
 800a166:	623a      	str	r2, [r7, #32]
 800a168:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800a16a:	b2d1      	uxtb	r1, r2
 800a16c:	687a      	ldr	r2, [r7, #4]
 800a16e:	4413      	add	r3, r2
 800a170:	460a      	mov	r2, r1
 800a172:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 800a176:	e763      	b.n	800a040 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800a178:	bf00      	nop
 800a17a:	e006      	b.n	800a18a <create_name+0x2da>
 800a17c:	08011b24 	.word	0x08011b24
 800a180:	08011d20 	.word	0x08011d20
 800a184:	08011b30 	.word	0x08011b30
			if (si > di) break;			/* No extension */
 800a188:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800a190:	2be5      	cmp	r3, #229	@ 0xe5
 800a192:	d103      	bne.n	800a19c <create_name+0x2ec>
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	2205      	movs	r2, #5
 800a198:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 800a19c:	69fb      	ldr	r3, [r7, #28]
 800a19e:	2b08      	cmp	r3, #8
 800a1a0:	d104      	bne.n	800a1ac <create_name+0x2fc>
 800a1a2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a1a6:	009b      	lsls	r3, r3, #2
 800a1a8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800a1ac:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a1b0:	f003 030c 	and.w	r3, r3, #12
 800a1b4:	2b0c      	cmp	r3, #12
 800a1b6:	d005      	beq.n	800a1c4 <create_name+0x314>
 800a1b8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a1bc:	f003 0303 	and.w	r3, r3, #3
 800a1c0:	2b03      	cmp	r3, #3
 800a1c2:	d105      	bne.n	800a1d0 <create_name+0x320>
 800a1c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a1c8:	f043 0302 	orr.w	r3, r3, #2
 800a1cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800a1d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a1d4:	f003 0302 	and.w	r3, r3, #2
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d117      	bne.n	800a20c <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800a1dc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a1e0:	f003 0303 	and.w	r3, r3, #3
 800a1e4:	2b01      	cmp	r3, #1
 800a1e6:	d105      	bne.n	800a1f4 <create_name+0x344>
 800a1e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a1ec:	f043 0310 	orr.w	r3, r3, #16
 800a1f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800a1f4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a1f8:	f003 030c 	and.w	r3, r3, #12
 800a1fc:	2b04      	cmp	r3, #4
 800a1fe:	d105      	bne.n	800a20c <create_name+0x35c>
 800a200:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a204:	f043 0308 	orr.w	r3, r3, #8
 800a208:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800a212:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 800a216:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800a218:	4618      	mov	r0, r3
 800a21a:	3728      	adds	r7, #40	@ 0x28
 800a21c:	46bd      	mov	sp, r7
 800a21e:	bd80      	pop	{r7, pc}

0800a220 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800a220:	b580      	push	{r7, lr}
 800a222:	b086      	sub	sp, #24
 800a224:	af00      	add	r7, sp, #0
 800a226:	6078      	str	r0, [r7, #4]
 800a228:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800a22e:	693b      	ldr	r3, [r7, #16]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800a234:	e002      	b.n	800a23c <follow_path+0x1c>
 800a236:	683b      	ldr	r3, [r7, #0]
 800a238:	3301      	adds	r3, #1
 800a23a:	603b      	str	r3, [r7, #0]
 800a23c:	683b      	ldr	r3, [r7, #0]
 800a23e:	781b      	ldrb	r3, [r3, #0]
 800a240:	2b2f      	cmp	r3, #47	@ 0x2f
 800a242:	d0f8      	beq.n	800a236 <follow_path+0x16>
 800a244:	683b      	ldr	r3, [r7, #0]
 800a246:	781b      	ldrb	r3, [r3, #0]
 800a248:	2b5c      	cmp	r3, #92	@ 0x5c
 800a24a:	d0f4      	beq.n	800a236 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800a24c:	693b      	ldr	r3, [r7, #16]
 800a24e:	2200      	movs	r2, #0
 800a250:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800a252:	683b      	ldr	r3, [r7, #0]
 800a254:	781b      	ldrb	r3, [r3, #0]
 800a256:	2b1f      	cmp	r3, #31
 800a258:	d80a      	bhi.n	800a270 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	2280      	movs	r2, #128	@ 0x80
 800a25e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800a262:	2100      	movs	r1, #0
 800a264:	6878      	ldr	r0, [r7, #4]
 800a266:	f7ff f91d 	bl	80094a4 <dir_sdi>
 800a26a:	4603      	mov	r3, r0
 800a26c:	75fb      	strb	r3, [r7, #23]
 800a26e:	e043      	b.n	800a2f8 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800a270:	463b      	mov	r3, r7
 800a272:	4619      	mov	r1, r3
 800a274:	6878      	ldr	r0, [r7, #4]
 800a276:	f7ff fe1b 	bl	8009eb0 <create_name>
 800a27a:	4603      	mov	r3, r0
 800a27c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800a27e:	7dfb      	ldrb	r3, [r7, #23]
 800a280:	2b00      	cmp	r3, #0
 800a282:	d134      	bne.n	800a2ee <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800a284:	6878      	ldr	r0, [r7, #4]
 800a286:	f7ff fc5a 	bl	8009b3e <dir_find>
 800a28a:	4603      	mov	r3, r0
 800a28c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800a294:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800a296:	7dfb      	ldrb	r3, [r7, #23]
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d00a      	beq.n	800a2b2 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800a29c:	7dfb      	ldrb	r3, [r7, #23]
 800a29e:	2b04      	cmp	r3, #4
 800a2a0:	d127      	bne.n	800a2f2 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800a2a2:	7afb      	ldrb	r3, [r7, #11]
 800a2a4:	f003 0304 	and.w	r3, r3, #4
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d122      	bne.n	800a2f2 <follow_path+0xd2>
 800a2ac:	2305      	movs	r3, #5
 800a2ae:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800a2b0:	e01f      	b.n	800a2f2 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800a2b2:	7afb      	ldrb	r3, [r7, #11]
 800a2b4:	f003 0304 	and.w	r3, r3, #4
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d11c      	bne.n	800a2f6 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800a2bc:	693b      	ldr	r3, [r7, #16]
 800a2be:	799b      	ldrb	r3, [r3, #6]
 800a2c0:	f003 0310 	and.w	r3, r3, #16
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d102      	bne.n	800a2ce <follow_path+0xae>
				res = FR_NO_PATH; break;
 800a2c8:	2305      	movs	r3, #5
 800a2ca:	75fb      	strb	r3, [r7, #23]
 800a2cc:	e014      	b.n	800a2f8 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	695b      	ldr	r3, [r3, #20]
 800a2d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a2dc:	4413      	add	r3, r2
 800a2de:	4619      	mov	r1, r3
 800a2e0:	68f8      	ldr	r0, [r7, #12]
 800a2e2:	f7ff fa66 	bl	80097b2 <ld_clust>
 800a2e6:	4602      	mov	r2, r0
 800a2e8:	693b      	ldr	r3, [r7, #16]
 800a2ea:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800a2ec:	e7c0      	b.n	800a270 <follow_path+0x50>
			if (res != FR_OK) break;
 800a2ee:	bf00      	nop
 800a2f0:	e002      	b.n	800a2f8 <follow_path+0xd8>
				break;
 800a2f2:	bf00      	nop
 800a2f4:	e000      	b.n	800a2f8 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800a2f6:	bf00      	nop
			}
		}
	}

	return res;
 800a2f8:	7dfb      	ldrb	r3, [r7, #23]
}
 800a2fa:	4618      	mov	r0, r3
 800a2fc:	3718      	adds	r7, #24
 800a2fe:	46bd      	mov	sp, r7
 800a300:	bd80      	pop	{r7, pc}

0800a302 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800a302:	b480      	push	{r7}
 800a304:	b087      	sub	sp, #28
 800a306:	af00      	add	r7, sp, #0
 800a308:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800a30a:	f04f 33ff 	mov.w	r3, #4294967295
 800a30e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	2b00      	cmp	r3, #0
 800a316:	d031      	beq.n	800a37c <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	617b      	str	r3, [r7, #20]
 800a31e:	e002      	b.n	800a326 <get_ldnumber+0x24>
 800a320:	697b      	ldr	r3, [r7, #20]
 800a322:	3301      	adds	r3, #1
 800a324:	617b      	str	r3, [r7, #20]
 800a326:	697b      	ldr	r3, [r7, #20]
 800a328:	781b      	ldrb	r3, [r3, #0]
 800a32a:	2b1f      	cmp	r3, #31
 800a32c:	d903      	bls.n	800a336 <get_ldnumber+0x34>
 800a32e:	697b      	ldr	r3, [r7, #20]
 800a330:	781b      	ldrb	r3, [r3, #0]
 800a332:	2b3a      	cmp	r3, #58	@ 0x3a
 800a334:	d1f4      	bne.n	800a320 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800a336:	697b      	ldr	r3, [r7, #20]
 800a338:	781b      	ldrb	r3, [r3, #0]
 800a33a:	2b3a      	cmp	r3, #58	@ 0x3a
 800a33c:	d11c      	bne.n	800a378 <get_ldnumber+0x76>
			tp = *path;
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	1c5a      	adds	r2, r3, #1
 800a348:	60fa      	str	r2, [r7, #12]
 800a34a:	781b      	ldrb	r3, [r3, #0]
 800a34c:	3b30      	subs	r3, #48	@ 0x30
 800a34e:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800a350:	68bb      	ldr	r3, [r7, #8]
 800a352:	2b09      	cmp	r3, #9
 800a354:	d80e      	bhi.n	800a374 <get_ldnumber+0x72>
 800a356:	68fa      	ldr	r2, [r7, #12]
 800a358:	697b      	ldr	r3, [r7, #20]
 800a35a:	429a      	cmp	r2, r3
 800a35c:	d10a      	bne.n	800a374 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800a35e:	68bb      	ldr	r3, [r7, #8]
 800a360:	2b00      	cmp	r3, #0
 800a362:	d107      	bne.n	800a374 <get_ldnumber+0x72>
					vol = (int)i;
 800a364:	68bb      	ldr	r3, [r7, #8]
 800a366:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800a368:	697b      	ldr	r3, [r7, #20]
 800a36a:	3301      	adds	r3, #1
 800a36c:	617b      	str	r3, [r7, #20]
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	697a      	ldr	r2, [r7, #20]
 800a372:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800a374:	693b      	ldr	r3, [r7, #16]
 800a376:	e002      	b.n	800a37e <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800a378:	2300      	movs	r3, #0
 800a37a:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800a37c:	693b      	ldr	r3, [r7, #16]
}
 800a37e:	4618      	mov	r0, r3
 800a380:	371c      	adds	r7, #28
 800a382:	46bd      	mov	sp, r7
 800a384:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a388:	4770      	bx	lr
	...

0800a38c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800a38c:	b580      	push	{r7, lr}
 800a38e:	b082      	sub	sp, #8
 800a390:	af00      	add	r7, sp, #0
 800a392:	6078      	str	r0, [r7, #4]
 800a394:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	2200      	movs	r2, #0
 800a39a:	70da      	strb	r2, [r3, #3]
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	f04f 32ff 	mov.w	r2, #4294967295
 800a3a2:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800a3a4:	6839      	ldr	r1, [r7, #0]
 800a3a6:	6878      	ldr	r0, [r7, #4]
 800a3a8:	f7fe fd6e 	bl	8008e88 <move_window>
 800a3ac:	4603      	mov	r3, r0
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d001      	beq.n	800a3b6 <check_fs+0x2a>
 800a3b2:	2304      	movs	r3, #4
 800a3b4:	e038      	b.n	800a428 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	3338      	adds	r3, #56	@ 0x38
 800a3ba:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800a3be:	4618      	mov	r0, r3
 800a3c0:	f7fe fabc 	bl	800893c <ld_word>
 800a3c4:	4603      	mov	r3, r0
 800a3c6:	461a      	mov	r2, r3
 800a3c8:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800a3cc:	429a      	cmp	r2, r3
 800a3ce:	d001      	beq.n	800a3d4 <check_fs+0x48>
 800a3d0:	2303      	movs	r3, #3
 800a3d2:	e029      	b.n	800a428 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a3da:	2be9      	cmp	r3, #233	@ 0xe9
 800a3dc:	d009      	beq.n	800a3f2 <check_fs+0x66>
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a3e4:	2beb      	cmp	r3, #235	@ 0xeb
 800a3e6:	d11e      	bne.n	800a426 <check_fs+0x9a>
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800a3ee:	2b90      	cmp	r3, #144	@ 0x90
 800a3f0:	d119      	bne.n	800a426 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	3338      	adds	r3, #56	@ 0x38
 800a3f6:	3336      	adds	r3, #54	@ 0x36
 800a3f8:	4618      	mov	r0, r3
 800a3fa:	f7fe fab8 	bl	800896e <ld_dword>
 800a3fe:	4603      	mov	r3, r0
 800a400:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800a404:	4a0a      	ldr	r2, [pc, #40]	@ (800a430 <check_fs+0xa4>)
 800a406:	4293      	cmp	r3, r2
 800a408:	d101      	bne.n	800a40e <check_fs+0x82>
 800a40a:	2300      	movs	r3, #0
 800a40c:	e00c      	b.n	800a428 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	3338      	adds	r3, #56	@ 0x38
 800a412:	3352      	adds	r3, #82	@ 0x52
 800a414:	4618      	mov	r0, r3
 800a416:	f7fe faaa 	bl	800896e <ld_dword>
 800a41a:	4603      	mov	r3, r0
 800a41c:	4a05      	ldr	r2, [pc, #20]	@ (800a434 <check_fs+0xa8>)
 800a41e:	4293      	cmp	r3, r2
 800a420:	d101      	bne.n	800a426 <check_fs+0x9a>
 800a422:	2300      	movs	r3, #0
 800a424:	e000      	b.n	800a428 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800a426:	2302      	movs	r3, #2
}
 800a428:	4618      	mov	r0, r3
 800a42a:	3708      	adds	r7, #8
 800a42c:	46bd      	mov	sp, r7
 800a42e:	bd80      	pop	{r7, pc}
 800a430:	00544146 	.word	0x00544146
 800a434:	33544146 	.word	0x33544146

0800a438 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800a438:	b580      	push	{r7, lr}
 800a43a:	b096      	sub	sp, #88	@ 0x58
 800a43c:	af00      	add	r7, sp, #0
 800a43e:	60f8      	str	r0, [r7, #12]
 800a440:	60b9      	str	r1, [r7, #8]
 800a442:	4613      	mov	r3, r2
 800a444:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800a446:	68bb      	ldr	r3, [r7, #8]
 800a448:	2200      	movs	r2, #0
 800a44a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800a44c:	68f8      	ldr	r0, [r7, #12]
 800a44e:	f7ff ff58 	bl	800a302 <get_ldnumber>
 800a452:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800a454:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a456:	2b00      	cmp	r3, #0
 800a458:	da01      	bge.n	800a45e <find_volume+0x26>
 800a45a:	230b      	movs	r3, #11
 800a45c:	e235      	b.n	800a8ca <find_volume+0x492>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800a45e:	4aa5      	ldr	r2, [pc, #660]	@ (800a6f4 <find_volume+0x2bc>)
 800a460:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a462:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a466:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800a468:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d101      	bne.n	800a472 <find_volume+0x3a>
 800a46e:	230c      	movs	r3, #12
 800a470:	e22b      	b.n	800a8ca <find_volume+0x492>

	ENTER_FF(fs);						/* Lock the volume */
 800a472:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a474:	f7fe fb63 	bl	8008b3e <lock_fs>
 800a478:	4603      	mov	r3, r0
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d101      	bne.n	800a482 <find_volume+0x4a>
 800a47e:	230f      	movs	r3, #15
 800a480:	e223      	b.n	800a8ca <find_volume+0x492>
	*rfs = fs;							/* Return pointer to the file system object */
 800a482:	68bb      	ldr	r3, [r7, #8]
 800a484:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a486:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800a488:	79fb      	ldrb	r3, [r7, #7]
 800a48a:	f023 0301 	bic.w	r3, r3, #1
 800a48e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800a490:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a492:	781b      	ldrb	r3, [r3, #0]
 800a494:	2b00      	cmp	r3, #0
 800a496:	d01a      	beq.n	800a4ce <find_volume+0x96>
		stat = disk_status(fs->drv);
 800a498:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a49a:	785b      	ldrb	r3, [r3, #1]
 800a49c:	4618      	mov	r0, r3
 800a49e:	f7fe f9cb 	bl	8008838 <disk_status>
 800a4a2:	4603      	mov	r3, r0
 800a4a4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800a4a8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a4ac:	f003 0301 	and.w	r3, r3, #1
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d10c      	bne.n	800a4ce <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800a4b4:	79fb      	ldrb	r3, [r7, #7]
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d007      	beq.n	800a4ca <find_volume+0x92>
 800a4ba:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a4be:	f003 0304 	and.w	r3, r3, #4
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d001      	beq.n	800a4ca <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 800a4c6:	230a      	movs	r3, #10
 800a4c8:	e1ff      	b.n	800a8ca <find_volume+0x492>
			}
			return FR_OK;				/* The file system object is valid */
 800a4ca:	2300      	movs	r3, #0
 800a4cc:	e1fd      	b.n	800a8ca <find_volume+0x492>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800a4ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4d0:	2200      	movs	r2, #0
 800a4d2:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800a4d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a4d6:	b2da      	uxtb	r2, r3
 800a4d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4da:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800a4dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4de:	785b      	ldrb	r3, [r3, #1]
 800a4e0:	4618      	mov	r0, r3
 800a4e2:	f7fe f9c3 	bl	800886c <disk_initialize>
 800a4e6:	4603      	mov	r3, r0
 800a4e8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800a4ec:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a4f0:	f003 0301 	and.w	r3, r3, #1
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d001      	beq.n	800a4fc <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800a4f8:	2303      	movs	r3, #3
 800a4fa:	e1e6      	b.n	800a8ca <find_volume+0x492>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800a4fc:	79fb      	ldrb	r3, [r7, #7]
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d007      	beq.n	800a512 <find_volume+0xda>
 800a502:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a506:	f003 0304 	and.w	r3, r3, #4
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d001      	beq.n	800a512 <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 800a50e:	230a      	movs	r3, #10
 800a510:	e1db      	b.n	800a8ca <find_volume+0x492>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800a512:	2300      	movs	r3, #0
 800a514:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800a516:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a518:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a51a:	f7ff ff37 	bl	800a38c <check_fs>
 800a51e:	4603      	mov	r3, r0
 800a520:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800a524:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a528:	2b02      	cmp	r3, #2
 800a52a:	d149      	bne.n	800a5c0 <find_volume+0x188>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800a52c:	2300      	movs	r3, #0
 800a52e:	643b      	str	r3, [r7, #64]	@ 0x40
 800a530:	e01e      	b.n	800a570 <find_volume+0x138>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800a532:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a534:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800a538:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a53a:	011b      	lsls	r3, r3, #4
 800a53c:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800a540:	4413      	add	r3, r2
 800a542:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800a544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a546:	3304      	adds	r3, #4
 800a548:	781b      	ldrb	r3, [r3, #0]
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d006      	beq.n	800a55c <find_volume+0x124>
 800a54e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a550:	3308      	adds	r3, #8
 800a552:	4618      	mov	r0, r3
 800a554:	f7fe fa0b 	bl	800896e <ld_dword>
 800a558:	4602      	mov	r2, r0
 800a55a:	e000      	b.n	800a55e <find_volume+0x126>
 800a55c:	2200      	movs	r2, #0
 800a55e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a560:	009b      	lsls	r3, r3, #2
 800a562:	3358      	adds	r3, #88	@ 0x58
 800a564:	443b      	add	r3, r7
 800a566:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800a56a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a56c:	3301      	adds	r3, #1
 800a56e:	643b      	str	r3, [r7, #64]	@ 0x40
 800a570:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a572:	2b03      	cmp	r3, #3
 800a574:	d9dd      	bls.n	800a532 <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800a576:	2300      	movs	r3, #0
 800a578:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800a57a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d002      	beq.n	800a586 <find_volume+0x14e>
 800a580:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a582:	3b01      	subs	r3, #1
 800a584:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800a586:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a588:	009b      	lsls	r3, r3, #2
 800a58a:	3358      	adds	r3, #88	@ 0x58
 800a58c:	443b      	add	r3, r7
 800a58e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800a592:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800a594:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a596:	2b00      	cmp	r3, #0
 800a598:	d005      	beq.n	800a5a6 <find_volume+0x16e>
 800a59a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a59c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a59e:	f7ff fef5 	bl	800a38c <check_fs>
 800a5a2:	4603      	mov	r3, r0
 800a5a4:	e000      	b.n	800a5a8 <find_volume+0x170>
 800a5a6:	2303      	movs	r3, #3
 800a5a8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800a5ac:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a5b0:	2b01      	cmp	r3, #1
 800a5b2:	d905      	bls.n	800a5c0 <find_volume+0x188>
 800a5b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a5b6:	3301      	adds	r3, #1
 800a5b8:	643b      	str	r3, [r7, #64]	@ 0x40
 800a5ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a5bc:	2b03      	cmp	r3, #3
 800a5be:	d9e2      	bls.n	800a586 <find_volume+0x14e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800a5c0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a5c4:	2b04      	cmp	r3, #4
 800a5c6:	d101      	bne.n	800a5cc <find_volume+0x194>
 800a5c8:	2301      	movs	r3, #1
 800a5ca:	e17e      	b.n	800a8ca <find_volume+0x492>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800a5cc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a5d0:	2b01      	cmp	r3, #1
 800a5d2:	d901      	bls.n	800a5d8 <find_volume+0x1a0>
 800a5d4:	230d      	movs	r3, #13
 800a5d6:	e178      	b.n	800a8ca <find_volume+0x492>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800a5d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5da:	3338      	adds	r3, #56	@ 0x38
 800a5dc:	330b      	adds	r3, #11
 800a5de:	4618      	mov	r0, r3
 800a5e0:	f7fe f9ac 	bl	800893c <ld_word>
 800a5e4:	4603      	mov	r3, r0
 800a5e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a5ea:	d001      	beq.n	800a5f0 <find_volume+0x1b8>
 800a5ec:	230d      	movs	r3, #13
 800a5ee:	e16c      	b.n	800a8ca <find_volume+0x492>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800a5f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5f2:	3338      	adds	r3, #56	@ 0x38
 800a5f4:	3316      	adds	r3, #22
 800a5f6:	4618      	mov	r0, r3
 800a5f8:	f7fe f9a0 	bl	800893c <ld_word>
 800a5fc:	4603      	mov	r3, r0
 800a5fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800a600:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a602:	2b00      	cmp	r3, #0
 800a604:	d106      	bne.n	800a614 <find_volume+0x1dc>
 800a606:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a608:	3338      	adds	r3, #56	@ 0x38
 800a60a:	3324      	adds	r3, #36	@ 0x24
 800a60c:	4618      	mov	r0, r3
 800a60e:	f7fe f9ae 	bl	800896e <ld_dword>
 800a612:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800a614:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a616:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a618:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800a61a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a61c:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 800a620:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a622:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800a624:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a626:	789b      	ldrb	r3, [r3, #2]
 800a628:	2b01      	cmp	r3, #1
 800a62a:	d005      	beq.n	800a638 <find_volume+0x200>
 800a62c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a62e:	789b      	ldrb	r3, [r3, #2]
 800a630:	2b02      	cmp	r3, #2
 800a632:	d001      	beq.n	800a638 <find_volume+0x200>
 800a634:	230d      	movs	r3, #13
 800a636:	e148      	b.n	800a8ca <find_volume+0x492>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800a638:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a63a:	789b      	ldrb	r3, [r3, #2]
 800a63c:	461a      	mov	r2, r3
 800a63e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a640:	fb02 f303 	mul.w	r3, r2, r3
 800a644:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800a646:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a648:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a64c:	461a      	mov	r2, r3
 800a64e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a650:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800a652:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a654:	895b      	ldrh	r3, [r3, #10]
 800a656:	2b00      	cmp	r3, #0
 800a658:	d008      	beq.n	800a66c <find_volume+0x234>
 800a65a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a65c:	895b      	ldrh	r3, [r3, #10]
 800a65e:	461a      	mov	r2, r3
 800a660:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a662:	895b      	ldrh	r3, [r3, #10]
 800a664:	3b01      	subs	r3, #1
 800a666:	4013      	ands	r3, r2
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d001      	beq.n	800a670 <find_volume+0x238>
 800a66c:	230d      	movs	r3, #13
 800a66e:	e12c      	b.n	800a8ca <find_volume+0x492>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800a670:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a672:	3338      	adds	r3, #56	@ 0x38
 800a674:	3311      	adds	r3, #17
 800a676:	4618      	mov	r0, r3
 800a678:	f7fe f960 	bl	800893c <ld_word>
 800a67c:	4603      	mov	r3, r0
 800a67e:	461a      	mov	r2, r3
 800a680:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a682:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800a684:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a686:	891b      	ldrh	r3, [r3, #8]
 800a688:	f003 030f 	and.w	r3, r3, #15
 800a68c:	b29b      	uxth	r3, r3
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d001      	beq.n	800a696 <find_volume+0x25e>
 800a692:	230d      	movs	r3, #13
 800a694:	e119      	b.n	800a8ca <find_volume+0x492>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800a696:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a698:	3338      	adds	r3, #56	@ 0x38
 800a69a:	3313      	adds	r3, #19
 800a69c:	4618      	mov	r0, r3
 800a69e:	f7fe f94d 	bl	800893c <ld_word>
 800a6a2:	4603      	mov	r3, r0
 800a6a4:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800a6a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d106      	bne.n	800a6ba <find_volume+0x282>
 800a6ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6ae:	3338      	adds	r3, #56	@ 0x38
 800a6b0:	3320      	adds	r3, #32
 800a6b2:	4618      	mov	r0, r3
 800a6b4:	f7fe f95b 	bl	800896e <ld_dword>
 800a6b8:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800a6ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6bc:	3338      	adds	r3, #56	@ 0x38
 800a6be:	330e      	adds	r3, #14
 800a6c0:	4618      	mov	r0, r3
 800a6c2:	f7fe f93b 	bl	800893c <ld_word>
 800a6c6:	4603      	mov	r3, r0
 800a6c8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800a6ca:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d101      	bne.n	800a6d4 <find_volume+0x29c>
 800a6d0:	230d      	movs	r3, #13
 800a6d2:	e0fa      	b.n	800a8ca <find_volume+0x492>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800a6d4:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800a6d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a6d8:	4413      	add	r3, r2
 800a6da:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a6dc:	8912      	ldrh	r2, [r2, #8]
 800a6de:	0912      	lsrs	r2, r2, #4
 800a6e0:	b292      	uxth	r2, r2
 800a6e2:	4413      	add	r3, r2
 800a6e4:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800a6e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a6e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6ea:	429a      	cmp	r2, r3
 800a6ec:	d204      	bcs.n	800a6f8 <find_volume+0x2c0>
 800a6ee:	230d      	movs	r3, #13
 800a6f0:	e0eb      	b.n	800a8ca <find_volume+0x492>
 800a6f2:	bf00      	nop
 800a6f4:	200018dc 	.word	0x200018dc
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800a6f8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a6fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6fc:	1ad3      	subs	r3, r2, r3
 800a6fe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a700:	8952      	ldrh	r2, [r2, #10]
 800a702:	fbb3 f3f2 	udiv	r3, r3, r2
 800a706:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800a708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d101      	bne.n	800a712 <find_volume+0x2da>
 800a70e:	230d      	movs	r3, #13
 800a710:	e0db      	b.n	800a8ca <find_volume+0x492>
		fmt = FS_FAT32;
 800a712:	2303      	movs	r3, #3
 800a714:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800a718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a71a:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800a71e:	4293      	cmp	r3, r2
 800a720:	d802      	bhi.n	800a728 <find_volume+0x2f0>
 800a722:	2302      	movs	r3, #2
 800a724:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800a728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a72a:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800a72e:	4293      	cmp	r3, r2
 800a730:	d802      	bhi.n	800a738 <find_volume+0x300>
 800a732:	2301      	movs	r3, #1
 800a734:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800a738:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a73a:	1c9a      	adds	r2, r3, #2
 800a73c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a73e:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800a740:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a742:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a744:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800a746:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800a748:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a74a:	441a      	add	r2, r3
 800a74c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a74e:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800a750:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a754:	441a      	add	r2, r3
 800a756:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a758:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 800a75a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a75e:	2b03      	cmp	r3, #3
 800a760:	d11e      	bne.n	800a7a0 <find_volume+0x368>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800a762:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a764:	3338      	adds	r3, #56	@ 0x38
 800a766:	332a      	adds	r3, #42	@ 0x2a
 800a768:	4618      	mov	r0, r3
 800a76a:	f7fe f8e7 	bl	800893c <ld_word>
 800a76e:	4603      	mov	r3, r0
 800a770:	2b00      	cmp	r3, #0
 800a772:	d001      	beq.n	800a778 <find_volume+0x340>
 800a774:	230d      	movs	r3, #13
 800a776:	e0a8      	b.n	800a8ca <find_volume+0x492>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800a778:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a77a:	891b      	ldrh	r3, [r3, #8]
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d001      	beq.n	800a784 <find_volume+0x34c>
 800a780:	230d      	movs	r3, #13
 800a782:	e0a2      	b.n	800a8ca <find_volume+0x492>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800a784:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a786:	3338      	adds	r3, #56	@ 0x38
 800a788:	332c      	adds	r3, #44	@ 0x2c
 800a78a:	4618      	mov	r0, r3
 800a78c:	f7fe f8ef 	bl	800896e <ld_dword>
 800a790:	4602      	mov	r2, r0
 800a792:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a794:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800a796:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a798:	69db      	ldr	r3, [r3, #28]
 800a79a:	009b      	lsls	r3, r3, #2
 800a79c:	647b      	str	r3, [r7, #68]	@ 0x44
 800a79e:	e01f      	b.n	800a7e0 <find_volume+0x3a8>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800a7a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7a2:	891b      	ldrh	r3, [r3, #8]
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d101      	bne.n	800a7ac <find_volume+0x374>
 800a7a8:	230d      	movs	r3, #13
 800a7aa:	e08e      	b.n	800a8ca <find_volume+0x492>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800a7ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7ae:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a7b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a7b2:	441a      	add	r2, r3
 800a7b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7b6:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800a7b8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a7bc:	2b02      	cmp	r3, #2
 800a7be:	d103      	bne.n	800a7c8 <find_volume+0x390>
 800a7c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7c2:	69db      	ldr	r3, [r3, #28]
 800a7c4:	005b      	lsls	r3, r3, #1
 800a7c6:	e00a      	b.n	800a7de <find_volume+0x3a6>
 800a7c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7ca:	69da      	ldr	r2, [r3, #28]
 800a7cc:	4613      	mov	r3, r2
 800a7ce:	005b      	lsls	r3, r3, #1
 800a7d0:	4413      	add	r3, r2
 800a7d2:	085a      	lsrs	r2, r3, #1
 800a7d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7d6:	69db      	ldr	r3, [r3, #28]
 800a7d8:	f003 0301 	and.w	r3, r3, #1
 800a7dc:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800a7de:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800a7e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7e2:	6a1a      	ldr	r2, [r3, #32]
 800a7e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a7e6:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800a7ea:	0a5b      	lsrs	r3, r3, #9
 800a7ec:	429a      	cmp	r2, r3
 800a7ee:	d201      	bcs.n	800a7f4 <find_volume+0x3bc>
 800a7f0:	230d      	movs	r3, #13
 800a7f2:	e06a      	b.n	800a8ca <find_volume+0x492>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800a7f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7f6:	f04f 32ff 	mov.w	r2, #4294967295
 800a7fa:	619a      	str	r2, [r3, #24]
 800a7fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7fe:	699a      	ldr	r2, [r3, #24]
 800a800:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a802:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800a804:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a806:	2280      	movs	r2, #128	@ 0x80
 800a808:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800a80a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a80e:	2b03      	cmp	r3, #3
 800a810:	d149      	bne.n	800a8a6 <find_volume+0x46e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800a812:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a814:	3338      	adds	r3, #56	@ 0x38
 800a816:	3330      	adds	r3, #48	@ 0x30
 800a818:	4618      	mov	r0, r3
 800a81a:	f7fe f88f 	bl	800893c <ld_word>
 800a81e:	4603      	mov	r3, r0
 800a820:	2b01      	cmp	r3, #1
 800a822:	d140      	bne.n	800a8a6 <find_volume+0x46e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800a824:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a826:	3301      	adds	r3, #1
 800a828:	4619      	mov	r1, r3
 800a82a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a82c:	f7fe fb2c 	bl	8008e88 <move_window>
 800a830:	4603      	mov	r3, r0
 800a832:	2b00      	cmp	r3, #0
 800a834:	d137      	bne.n	800a8a6 <find_volume+0x46e>
		{
			fs->fsi_flag = 0;
 800a836:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a838:	2200      	movs	r2, #0
 800a83a:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800a83c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a83e:	3338      	adds	r3, #56	@ 0x38
 800a840:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800a844:	4618      	mov	r0, r3
 800a846:	f7fe f879 	bl	800893c <ld_word>
 800a84a:	4603      	mov	r3, r0
 800a84c:	461a      	mov	r2, r3
 800a84e:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800a852:	429a      	cmp	r2, r3
 800a854:	d127      	bne.n	800a8a6 <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800a856:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a858:	3338      	adds	r3, #56	@ 0x38
 800a85a:	4618      	mov	r0, r3
 800a85c:	f7fe f887 	bl	800896e <ld_dword>
 800a860:	4603      	mov	r3, r0
 800a862:	4a1c      	ldr	r2, [pc, #112]	@ (800a8d4 <find_volume+0x49c>)
 800a864:	4293      	cmp	r3, r2
 800a866:	d11e      	bne.n	800a8a6 <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800a868:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a86a:	3338      	adds	r3, #56	@ 0x38
 800a86c:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800a870:	4618      	mov	r0, r3
 800a872:	f7fe f87c 	bl	800896e <ld_dword>
 800a876:	4603      	mov	r3, r0
 800a878:	4a17      	ldr	r2, [pc, #92]	@ (800a8d8 <find_volume+0x4a0>)
 800a87a:	4293      	cmp	r3, r2
 800a87c:	d113      	bne.n	800a8a6 <find_volume+0x46e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800a87e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a880:	3338      	adds	r3, #56	@ 0x38
 800a882:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800a886:	4618      	mov	r0, r3
 800a888:	f7fe f871 	bl	800896e <ld_dword>
 800a88c:	4602      	mov	r2, r0
 800a88e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a890:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800a892:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a894:	3338      	adds	r3, #56	@ 0x38
 800a896:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800a89a:	4618      	mov	r0, r3
 800a89c:	f7fe f867 	bl	800896e <ld_dword>
 800a8a0:	4602      	mov	r2, r0
 800a8a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8a4:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800a8a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8a8:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800a8ac:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800a8ae:	4b0b      	ldr	r3, [pc, #44]	@ (800a8dc <find_volume+0x4a4>)
 800a8b0:	881b      	ldrh	r3, [r3, #0]
 800a8b2:	3301      	adds	r3, #1
 800a8b4:	b29a      	uxth	r2, r3
 800a8b6:	4b09      	ldr	r3, [pc, #36]	@ (800a8dc <find_volume+0x4a4>)
 800a8b8:	801a      	strh	r2, [r3, #0]
 800a8ba:	4b08      	ldr	r3, [pc, #32]	@ (800a8dc <find_volume+0x4a4>)
 800a8bc:	881a      	ldrh	r2, [r3, #0]
 800a8be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8c0:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800a8c2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a8c4:	f7fe fa78 	bl	8008db8 <clear_lock>
#endif
	return FR_OK;
 800a8c8:	2300      	movs	r3, #0
}
 800a8ca:	4618      	mov	r0, r3
 800a8cc:	3758      	adds	r7, #88	@ 0x58
 800a8ce:	46bd      	mov	sp, r7
 800a8d0:	bd80      	pop	{r7, pc}
 800a8d2:	bf00      	nop
 800a8d4:	41615252 	.word	0x41615252
 800a8d8:	61417272 	.word	0x61417272
 800a8dc:	200018e0 	.word	0x200018e0

0800a8e0 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800a8e0:	b580      	push	{r7, lr}
 800a8e2:	b084      	sub	sp, #16
 800a8e4:	af00      	add	r7, sp, #0
 800a8e6:	6078      	str	r0, [r7, #4]
 800a8e8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800a8ea:	2309      	movs	r3, #9
 800a8ec:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d02e      	beq.n	800a952 <validate+0x72>
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d02a      	beq.n	800a952 <validate+0x72>
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	781b      	ldrb	r3, [r3, #0]
 800a902:	2b00      	cmp	r3, #0
 800a904:	d025      	beq.n	800a952 <validate+0x72>
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	889a      	ldrh	r2, [r3, #4]
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	88db      	ldrh	r3, [r3, #6]
 800a910:	429a      	cmp	r2, r3
 800a912:	d11e      	bne.n	800a952 <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	4618      	mov	r0, r3
 800a91a:	f7fe f910 	bl	8008b3e <lock_fs>
 800a91e:	4603      	mov	r3, r0
 800a920:	2b00      	cmp	r3, #0
 800a922:	d014      	beq.n	800a94e <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	785b      	ldrb	r3, [r3, #1]
 800a92a:	4618      	mov	r0, r3
 800a92c:	f7fd ff84 	bl	8008838 <disk_status>
 800a930:	4603      	mov	r3, r0
 800a932:	f003 0301 	and.w	r3, r3, #1
 800a936:	2b00      	cmp	r3, #0
 800a938:	d102      	bne.n	800a940 <validate+0x60>
				res = FR_OK;
 800a93a:	2300      	movs	r3, #0
 800a93c:	73fb      	strb	r3, [r7, #15]
 800a93e:	e008      	b.n	800a952 <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	2100      	movs	r1, #0
 800a946:	4618      	mov	r0, r3
 800a948:	f7fe f90f 	bl	8008b6a <unlock_fs>
 800a94c:	e001      	b.n	800a952 <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 800a94e:	230f      	movs	r3, #15
 800a950:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800a952:	7bfb      	ldrb	r3, [r7, #15]
 800a954:	2b00      	cmp	r3, #0
 800a956:	d102      	bne.n	800a95e <validate+0x7e>
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	e000      	b.n	800a960 <validate+0x80>
 800a95e:	2300      	movs	r3, #0
 800a960:	683a      	ldr	r2, [r7, #0]
 800a962:	6013      	str	r3, [r2, #0]
	return res;
 800a964:	7bfb      	ldrb	r3, [r7, #15]
}
 800a966:	4618      	mov	r0, r3
 800a968:	3710      	adds	r7, #16
 800a96a:	46bd      	mov	sp, r7
 800a96c:	bd80      	pop	{r7, pc}
	...

0800a970 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800a970:	b580      	push	{r7, lr}
 800a972:	b088      	sub	sp, #32
 800a974:	af00      	add	r7, sp, #0
 800a976:	60f8      	str	r0, [r7, #12]
 800a978:	60b9      	str	r1, [r7, #8]
 800a97a:	4613      	mov	r3, r2
 800a97c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800a97e:	68bb      	ldr	r3, [r7, #8]
 800a980:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800a982:	f107 0310 	add.w	r3, r7, #16
 800a986:	4618      	mov	r0, r3
 800a988:	f7ff fcbb 	bl	800a302 <get_ldnumber>
 800a98c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800a98e:	69fb      	ldr	r3, [r7, #28]
 800a990:	2b00      	cmp	r3, #0
 800a992:	da01      	bge.n	800a998 <f_mount+0x28>
 800a994:	230b      	movs	r3, #11
 800a996:	e048      	b.n	800aa2a <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800a998:	4a26      	ldr	r2, [pc, #152]	@ (800aa34 <f_mount+0xc4>)
 800a99a:	69fb      	ldr	r3, [r7, #28]
 800a99c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a9a0:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800a9a2:	69bb      	ldr	r3, [r7, #24]
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d00f      	beq.n	800a9c8 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800a9a8:	69b8      	ldr	r0, [r7, #24]
 800a9aa:	f7fe fa05 	bl	8008db8 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800a9ae:	69bb      	ldr	r3, [r7, #24]
 800a9b0:	691b      	ldr	r3, [r3, #16]
 800a9b2:	4618      	mov	r0, r3
 800a9b4:	f000 fff9 	bl	800b9aa <ff_del_syncobj>
 800a9b8:	4603      	mov	r3, r0
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d101      	bne.n	800a9c2 <f_mount+0x52>
 800a9be:	2302      	movs	r3, #2
 800a9c0:	e033      	b.n	800aa2a <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800a9c2:	69bb      	ldr	r3, [r7, #24]
 800a9c4:	2200      	movs	r2, #0
 800a9c6:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d00f      	beq.n	800a9ee <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 800a9ce:	68fb      	ldr	r3, [r7, #12]
 800a9d0:	2200      	movs	r2, #0
 800a9d2:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 800a9d4:	69fb      	ldr	r3, [r7, #28]
 800a9d6:	b2da      	uxtb	r2, r3
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	3310      	adds	r3, #16
 800a9dc:	4619      	mov	r1, r3
 800a9de:	4610      	mov	r0, r2
 800a9e0:	f000 ffc8 	bl	800b974 <ff_cre_syncobj>
 800a9e4:	4603      	mov	r3, r0
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d101      	bne.n	800a9ee <f_mount+0x7e>
 800a9ea:	2302      	movs	r3, #2
 800a9ec:	e01d      	b.n	800aa2a <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800a9ee:	68fa      	ldr	r2, [r7, #12]
 800a9f0:	4910      	ldr	r1, [pc, #64]	@ (800aa34 <f_mount+0xc4>)
 800a9f2:	69fb      	ldr	r3, [r7, #28]
 800a9f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d002      	beq.n	800aa04 <f_mount+0x94>
 800a9fe:	79fb      	ldrb	r3, [r7, #7]
 800aa00:	2b01      	cmp	r3, #1
 800aa02:	d001      	beq.n	800aa08 <f_mount+0x98>
 800aa04:	2300      	movs	r3, #0
 800aa06:	e010      	b.n	800aa2a <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800aa08:	f107 010c 	add.w	r1, r7, #12
 800aa0c:	f107 0308 	add.w	r3, r7, #8
 800aa10:	2200      	movs	r2, #0
 800aa12:	4618      	mov	r0, r3
 800aa14:	f7ff fd10 	bl	800a438 <find_volume>
 800aa18:	4603      	mov	r3, r0
 800aa1a:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	7dfa      	ldrb	r2, [r7, #23]
 800aa20:	4611      	mov	r1, r2
 800aa22:	4618      	mov	r0, r3
 800aa24:	f7fe f8a1 	bl	8008b6a <unlock_fs>
 800aa28:	7dfb      	ldrb	r3, [r7, #23]
}
 800aa2a:	4618      	mov	r0, r3
 800aa2c:	3720      	adds	r7, #32
 800aa2e:	46bd      	mov	sp, r7
 800aa30:	bd80      	pop	{r7, pc}
 800aa32:	bf00      	nop
 800aa34:	200018dc 	.word	0x200018dc

0800aa38 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800aa38:	b580      	push	{r7, lr}
 800aa3a:	f5ad 7d1a 	sub.w	sp, sp, #616	@ 0x268
 800aa3e:	af00      	add	r7, sp, #0
 800aa40:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800aa44:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800aa48:	6018      	str	r0, [r3, #0]
 800aa4a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800aa4e:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 800aa52:	6019      	str	r1, [r3, #0]
 800aa54:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800aa58:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800aa5c:	701a      	strb	r2, [r3, #0]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800aa5e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800aa62:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d101      	bne.n	800aa70 <f_open+0x38>
 800aa6c:	2309      	movs	r3, #9
 800aa6e:	e299      	b.n	800afa4 <f_open+0x56c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800aa70:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800aa74:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800aa78:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 800aa7c:	f2a2 2261 	subw	r2, r2, #609	@ 0x261
 800aa80:	7812      	ldrb	r2, [r2, #0]
 800aa82:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800aa86:	701a      	strb	r2, [r3, #0]
	res = find_volume(&path, &fs, mode);
 800aa88:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800aa8c:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800aa90:	781a      	ldrb	r2, [r3, #0]
 800aa92:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 800aa96:	f107 0308 	add.w	r3, r7, #8
 800aa9a:	4618      	mov	r0, r3
 800aa9c:	f7ff fccc 	bl	800a438 <find_volume>
 800aaa0:	4603      	mov	r3, r0
 800aaa2:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
	if (res == FR_OK) {
 800aaa6:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	f040 8265 	bne.w	800af7a <f_open+0x542>
		dj.obj.fs = fs;
 800aab0:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800aab4:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
		INIT_NAMBUF(fs);
 800aab8:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800aabc:	f107 0214 	add.w	r2, r7, #20
 800aac0:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 800aac2:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800aac6:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 800aaca:	681a      	ldr	r2, [r3, #0]
 800aacc:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800aad0:	4611      	mov	r1, r2
 800aad2:	4618      	mov	r0, r3
 800aad4:	f7ff fba4 	bl	800a220 <follow_path>
 800aad8:	4603      	mov	r3, r0
 800aada:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800aade:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	d11c      	bne.n	800ab20 <f_open+0xe8>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800aae6:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 800aaea:	b25b      	sxtb	r3, r3
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	da03      	bge.n	800aaf8 <f_open+0xc0>
				res = FR_INVALID_NAME;
 800aaf0:	2306      	movs	r3, #6
 800aaf2:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
 800aaf6:	e013      	b.n	800ab20 <f_open+0xe8>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800aaf8:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800aafc:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800ab00:	781b      	ldrb	r3, [r3, #0]
 800ab02:	2b01      	cmp	r3, #1
 800ab04:	bf8c      	ite	hi
 800ab06:	2301      	movhi	r3, #1
 800ab08:	2300      	movls	r3, #0
 800ab0a:	b2db      	uxtb	r3, r3
 800ab0c:	461a      	mov	r2, r3
 800ab0e:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800ab12:	4611      	mov	r1, r2
 800ab14:	4618      	mov	r0, r3
 800ab16:	f7fe f843 	bl	8008ba0 <chk_lock>
 800ab1a:	4603      	mov	r3, r0
 800ab1c:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800ab20:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ab24:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800ab28:	781b      	ldrb	r3, [r3, #0]
 800ab2a:	f003 031c 	and.w	r3, r3, #28
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	f000 80a7 	beq.w	800ac82 <f_open+0x24a>
			if (res != FR_OK) {					/* No file, create new */
 800ab34:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d01f      	beq.n	800ab7c <f_open+0x144>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800ab3c:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800ab40:	2b04      	cmp	r3, #4
 800ab42:	d10e      	bne.n	800ab62 <f_open+0x12a>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800ab44:	f7fe f888 	bl	8008c58 <enq_lock>
 800ab48:	4603      	mov	r3, r0
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d006      	beq.n	800ab5c <f_open+0x124>
 800ab4e:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800ab52:	4618      	mov	r0, r3
 800ab54:	f7ff f8b4 	bl	8009cc0 <dir_register>
 800ab58:	4603      	mov	r3, r0
 800ab5a:	e000      	b.n	800ab5e <f_open+0x126>
 800ab5c:	2312      	movs	r3, #18
 800ab5e:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800ab62:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ab66:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800ab6a:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 800ab6e:	f2a2 2261 	subw	r2, r2, #609	@ 0x261
 800ab72:	7812      	ldrb	r2, [r2, #0]
 800ab74:	f042 0208 	orr.w	r2, r2, #8
 800ab78:	701a      	strb	r2, [r3, #0]
 800ab7a:	e015      	b.n	800aba8 <f_open+0x170>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800ab7c:	f897 321e 	ldrb.w	r3, [r7, #542]	@ 0x21e
 800ab80:	f003 0311 	and.w	r3, r3, #17
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d003      	beq.n	800ab90 <f_open+0x158>
					res = FR_DENIED;
 800ab88:	2307      	movs	r3, #7
 800ab8a:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
 800ab8e:	e00b      	b.n	800aba8 <f_open+0x170>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800ab90:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ab94:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800ab98:	781b      	ldrb	r3, [r3, #0]
 800ab9a:	f003 0304 	and.w	r3, r3, #4
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d002      	beq.n	800aba8 <f_open+0x170>
 800aba2:	2308      	movs	r3, #8
 800aba4:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800aba8:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800abac:	2b00      	cmp	r3, #0
 800abae:	f040 8088 	bne.w	800acc2 <f_open+0x28a>
 800abb2:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800abb6:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800abba:	781b      	ldrb	r3, [r3, #0]
 800abbc:	f003 0308 	and.w	r3, r3, #8
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	d07e      	beq.n	800acc2 <f_open+0x28a>
				dw = GET_FATTIME();
 800abc4:	f7fd fbec 	bl	80083a0 <get_fattime>
 800abc8:	f8c7 0258 	str.w	r0, [r7, #600]	@ 0x258
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800abcc:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 800abd0:	330e      	adds	r3, #14
 800abd2:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 800abd6:	4618      	mov	r0, r3
 800abd8:	f7fd ff07 	bl	80089ea <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800abdc:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 800abe0:	3316      	adds	r3, #22
 800abe2:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 800abe6:	4618      	mov	r0, r3
 800abe8:	f7fd feff 	bl	80089ea <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800abec:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 800abf0:	330b      	adds	r3, #11
 800abf2:	2220      	movs	r2, #32
 800abf4:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800abf6:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800abfa:	f8d7 2238 	ldr.w	r2, [r7, #568]	@ 0x238
 800abfe:	4611      	mov	r1, r2
 800ac00:	4618      	mov	r0, r3
 800ac02:	f7fe fdd6 	bl	80097b2 <ld_clust>
 800ac06:	f8c7 0254 	str.w	r0, [r7, #596]	@ 0x254
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800ac0a:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800ac0e:	f8d7 1238 	ldr.w	r1, [r7, #568]	@ 0x238
 800ac12:	2200      	movs	r2, #0
 800ac14:	4618      	mov	r0, r3
 800ac16:	f7fe fdeb 	bl	80097f0 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800ac1a:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 800ac1e:	331c      	adds	r3, #28
 800ac20:	2100      	movs	r1, #0
 800ac22:	4618      	mov	r0, r3
 800ac24:	f7fd fee1 	bl	80089ea <st_dword>
					fs->wflag = 1;
 800ac28:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800ac2c:	2201      	movs	r2, #1
 800ac2e:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800ac30:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d044      	beq.n	800acc2 <f_open+0x28a>
						dw = fs->winsect;
 800ac38:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800ac3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac3e:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258
						res = remove_chain(&dj.obj, cl, 0);
 800ac42:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800ac46:	2200      	movs	r2, #0
 800ac48:	f8d7 1254 	ldr.w	r1, [r7, #596]	@ 0x254
 800ac4c:	4618      	mov	r0, r3
 800ac4e:	f7fe faf8 	bl	8009242 <remove_chain>
 800ac52:	4603      	mov	r3, r0
 800ac54:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
						if (res == FR_OK) {
 800ac58:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d130      	bne.n	800acc2 <f_open+0x28a>
							res = move_window(fs, dw);
 800ac60:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800ac64:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 800ac68:	4618      	mov	r0, r3
 800ac6a:	f7fe f90d 	bl	8008e88 <move_window>
 800ac6e:	4603      	mov	r3, r0
 800ac70:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800ac74:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800ac78:	f8d7 2254 	ldr.w	r2, [r7, #596]	@ 0x254
 800ac7c:	3a01      	subs	r2, #1
 800ac7e:	615a      	str	r2, [r3, #20]
 800ac80:	e01f      	b.n	800acc2 <f_open+0x28a>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800ac82:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d11b      	bne.n	800acc2 <f_open+0x28a>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800ac8a:	f897 321e 	ldrb.w	r3, [r7, #542]	@ 0x21e
 800ac8e:	f003 0310 	and.w	r3, r3, #16
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d003      	beq.n	800ac9e <f_open+0x266>
					res = FR_NO_FILE;
 800ac96:	2304      	movs	r3, #4
 800ac98:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
 800ac9c:	e011      	b.n	800acc2 <f_open+0x28a>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800ac9e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800aca2:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800aca6:	781b      	ldrb	r3, [r3, #0]
 800aca8:	f003 0302 	and.w	r3, r3, #2
 800acac:	2b00      	cmp	r3, #0
 800acae:	d008      	beq.n	800acc2 <f_open+0x28a>
 800acb0:	f897 321e 	ldrb.w	r3, [r7, #542]	@ 0x21e
 800acb4:	f003 0301 	and.w	r3, r3, #1
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d002      	beq.n	800acc2 <f_open+0x28a>
						res = FR_DENIED;
 800acbc:	2307      	movs	r3, #7
 800acbe:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
					}
				}
			}
		}
		if (res == FR_OK) {
 800acc2:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d148      	bne.n	800ad5c <f_open+0x324>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800acca:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800acce:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800acd2:	781b      	ldrb	r3, [r3, #0]
 800acd4:	f003 0308 	and.w	r3, r3, #8
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d00b      	beq.n	800acf4 <f_open+0x2bc>
				mode |= FA_MODIFIED;
 800acdc:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ace0:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800ace4:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 800ace8:	f2a2 2261 	subw	r2, r2, #609	@ 0x261
 800acec:	7812      	ldrb	r2, [r2, #0]
 800acee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800acf2:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800acf4:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800acf8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800acfa:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800acfe:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800ad06:	f8d7 2238 	ldr.w	r2, [r7, #568]	@ 0x238
 800ad0a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ad0e:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800ad16:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ad1a:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800ad1e:	781b      	ldrb	r3, [r3, #0]
 800ad20:	2b01      	cmp	r3, #1
 800ad22:	bf8c      	ite	hi
 800ad24:	2301      	movhi	r3, #1
 800ad26:	2300      	movls	r3, #0
 800ad28:	b2db      	uxtb	r3, r3
 800ad2a:	461a      	mov	r2, r3
 800ad2c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800ad30:	4611      	mov	r1, r2
 800ad32:	4618      	mov	r0, r3
 800ad34:	f7fd ffb2 	bl	8008c9c <inc_lock>
 800ad38:	4602      	mov	r2, r0
 800ad3a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ad3e:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800ad46:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ad4a:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	691b      	ldr	r3, [r3, #16]
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d102      	bne.n	800ad5c <f_open+0x324>
 800ad56:	2302      	movs	r3, #2
 800ad58:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
				}
			}
		}
#endif

		if (res == FR_OK) {
 800ad5c:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	f040 810a 	bne.w	800af7a <f_open+0x542>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800ad66:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800ad6a:	f8d7 2238 	ldr.w	r2, [r7, #568]	@ 0x238
 800ad6e:	4611      	mov	r1, r2
 800ad70:	4618      	mov	r0, r3
 800ad72:	f7fe fd1e 	bl	80097b2 <ld_clust>
 800ad76:	4602      	mov	r2, r0
 800ad78:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ad7c:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800ad84:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 800ad88:	331c      	adds	r3, #28
 800ad8a:	4618      	mov	r0, r3
 800ad8c:	f7fd fdef 	bl	800896e <ld_dword>
 800ad90:	4602      	mov	r2, r0
 800ad92:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ad96:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800ad9e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ada2:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	2200      	movs	r2, #0
 800adaa:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800adac:	f8d7 2214 	ldr.w	r2, [r7, #532]	@ 0x214
 800adb0:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800adb4:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800adbc:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800adc0:	88da      	ldrh	r2, [r3, #6]
 800adc2:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800adc6:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800adce:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800add2:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 800addc:	f2a2 2261 	subw	r2, r2, #609	@ 0x261
 800ade0:	7812      	ldrb	r2, [r2, #0]
 800ade2:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800ade4:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ade8:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	2200      	movs	r2, #0
 800adf0:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800adf2:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800adf6:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	2200      	movs	r2, #0
 800adfe:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800ae00:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ae04:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	2200      	movs	r2, #0
 800ae0c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800ae0e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ae12:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	3330      	adds	r3, #48	@ 0x30
 800ae1a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ae1e:	2100      	movs	r1, #0
 800ae20:	4618      	mov	r0, r3
 800ae22:	f7fd fe2f 	bl	8008a84 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800ae26:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ae2a:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800ae2e:	781b      	ldrb	r3, [r3, #0]
 800ae30:	f003 0320 	and.w	r3, r3, #32
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	f000 80a0 	beq.w	800af7a <f_open+0x542>
 800ae3a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ae3e:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	68db      	ldr	r3, [r3, #12]
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	f000 8097 	beq.w	800af7a <f_open+0x542>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800ae4c:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ae50:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	68da      	ldr	r2, [r3, #12]
 800ae58:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ae5c:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800ae64:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800ae68:	895b      	ldrh	r3, [r3, #10]
 800ae6a:	025b      	lsls	r3, r3, #9
 800ae6c:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800ae70:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ae74:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	689b      	ldr	r3, [r3, #8]
 800ae7c:	f8c7 3260 	str.w	r3, [r7, #608]	@ 0x260
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800ae80:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ae84:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	68db      	ldr	r3, [r3, #12]
 800ae8c:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
 800ae90:	e021      	b.n	800aed6 <f_open+0x49e>
					clst = get_fat(&fp->obj, clst);
 800ae92:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ae96:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	f8d7 1260 	ldr.w	r1, [r7, #608]	@ 0x260
 800aea0:	4618      	mov	r0, r3
 800aea2:	f7fe f83d 	bl	8008f20 <get_fat>
 800aea6:	f8c7 0260 	str.w	r0, [r7, #608]	@ 0x260
					if (clst <= 1) res = FR_INT_ERR;
 800aeaa:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 800aeae:	2b01      	cmp	r3, #1
 800aeb0:	d802      	bhi.n	800aeb8 <f_open+0x480>
 800aeb2:	2302      	movs	r3, #2
 800aeb4:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800aeb8:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 800aebc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aec0:	d102      	bne.n	800aec8 <f_open+0x490>
 800aec2:	2301      	movs	r3, #1
 800aec4:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800aec8:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 800aecc:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 800aed0:	1ad3      	subs	r3, r2, r3
 800aed2:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
 800aed6:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d105      	bne.n	800aeea <f_open+0x4b2>
 800aede:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 800aee2:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 800aee6:	429a      	cmp	r2, r3
 800aee8:	d8d3      	bhi.n	800ae92 <f_open+0x45a>
				}
				fp->clust = clst;
 800aeea:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800aeee:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	f8d7 2260 	ldr.w	r2, [r7, #608]	@ 0x260
 800aef8:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800aefa:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d13b      	bne.n	800af7a <f_open+0x542>
 800af02:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 800af06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d035      	beq.n	800af7a <f_open+0x542>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800af0e:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800af12:	f8d7 1260 	ldr.w	r1, [r7, #608]	@ 0x260
 800af16:	4618      	mov	r0, r3
 800af18:	f7fd ffe3 	bl	8008ee2 <clust2sect>
 800af1c:	f8c7 024c 	str.w	r0, [r7, #588]	@ 0x24c
 800af20:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 800af24:	2b00      	cmp	r3, #0
 800af26:	d103      	bne.n	800af30 <f_open+0x4f8>
						res = FR_INT_ERR;
 800af28:	2302      	movs	r3, #2
 800af2a:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
 800af2e:	e024      	b.n	800af7a <f_open+0x542>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800af30:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 800af34:	0a5a      	lsrs	r2, r3, #9
 800af36:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 800af3a:	441a      	add	r2, r3
 800af3c:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800af40:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800af48:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800af4c:	7858      	ldrb	r0, [r3, #1]
 800af4e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800af52:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800af5c:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800af60:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	6a1a      	ldr	r2, [r3, #32]
 800af68:	2301      	movs	r3, #1
 800af6a:	f7fd fca7 	bl	80088bc <disk_read>
 800af6e:	4603      	mov	r3, r0
 800af70:	2b00      	cmp	r3, #0
 800af72:	d002      	beq.n	800af7a <f_open+0x542>
 800af74:	2301      	movs	r3, #1
 800af76:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800af7a:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d006      	beq.n	800af90 <f_open+0x558>
 800af82:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800af86:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	2200      	movs	r2, #0
 800af8e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800af90:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800af94:	f897 2267 	ldrb.w	r2, [r7, #615]	@ 0x267
 800af98:	4611      	mov	r1, r2
 800af9a:	4618      	mov	r0, r3
 800af9c:	f7fd fde5 	bl	8008b6a <unlock_fs>
 800afa0:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
}
 800afa4:	4618      	mov	r0, r3
 800afa6:	f507 771a 	add.w	r7, r7, #616	@ 0x268
 800afaa:	46bd      	mov	sp, r7
 800afac:	bd80      	pop	{r7, pc}

0800afae <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800afae:	b580      	push	{r7, lr}
 800afb0:	b08e      	sub	sp, #56	@ 0x38
 800afb2:	af00      	add	r7, sp, #0
 800afb4:	60f8      	str	r0, [r7, #12]
 800afb6:	60b9      	str	r1, [r7, #8]
 800afb8:	607a      	str	r2, [r7, #4]
 800afba:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800afbc:	68bb      	ldr	r3, [r7, #8]
 800afbe:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800afc0:	683b      	ldr	r3, [r7, #0]
 800afc2:	2200      	movs	r2, #0
 800afc4:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	f107 0214 	add.w	r2, r7, #20
 800afcc:	4611      	mov	r1, r2
 800afce:	4618      	mov	r0, r3
 800afd0:	f7ff fc86 	bl	800a8e0 <validate>
 800afd4:	4603      	mov	r3, r0
 800afd6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800afda:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d107      	bne.n	800aff2 <f_read+0x44>
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	7d5b      	ldrb	r3, [r3, #21]
 800afe6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800afea:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d009      	beq.n	800b006 <f_read+0x58>
 800aff2:	697b      	ldr	r3, [r7, #20]
 800aff4:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800aff8:	4611      	mov	r1, r2
 800affa:	4618      	mov	r0, r3
 800affc:	f7fd fdb5 	bl	8008b6a <unlock_fs>
 800b000:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800b004:	e13d      	b.n	800b282 <f_read+0x2d4>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	7d1b      	ldrb	r3, [r3, #20]
 800b00a:	f003 0301 	and.w	r3, r3, #1
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d106      	bne.n	800b020 <f_read+0x72>
 800b012:	697b      	ldr	r3, [r7, #20]
 800b014:	2107      	movs	r1, #7
 800b016:	4618      	mov	r0, r3
 800b018:	f7fd fda7 	bl	8008b6a <unlock_fs>
 800b01c:	2307      	movs	r3, #7
 800b01e:	e130      	b.n	800b282 <f_read+0x2d4>
	remain = fp->obj.objsize - fp->fptr;
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	68da      	ldr	r2, [r3, #12]
 800b024:	68fb      	ldr	r3, [r7, #12]
 800b026:	699b      	ldr	r3, [r3, #24]
 800b028:	1ad3      	subs	r3, r2, r3
 800b02a:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800b02c:	687a      	ldr	r2, [r7, #4]
 800b02e:	6a3b      	ldr	r3, [r7, #32]
 800b030:	429a      	cmp	r2, r3
 800b032:	f240 811c 	bls.w	800b26e <f_read+0x2c0>
 800b036:	6a3b      	ldr	r3, [r7, #32]
 800b038:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800b03a:	e118      	b.n	800b26e <f_read+0x2c0>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	699b      	ldr	r3, [r3, #24]
 800b040:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b044:	2b00      	cmp	r3, #0
 800b046:	f040 80e4 	bne.w	800b212 <f_read+0x264>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	699b      	ldr	r3, [r3, #24]
 800b04e:	0a5b      	lsrs	r3, r3, #9
 800b050:	697a      	ldr	r2, [r7, #20]
 800b052:	8952      	ldrh	r2, [r2, #10]
 800b054:	3a01      	subs	r2, #1
 800b056:	4013      	ands	r3, r2
 800b058:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800b05a:	69fb      	ldr	r3, [r7, #28]
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d139      	bne.n	800b0d4 <f_read+0x126>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	699b      	ldr	r3, [r3, #24]
 800b064:	2b00      	cmp	r3, #0
 800b066:	d103      	bne.n	800b070 <f_read+0xc2>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	689b      	ldr	r3, [r3, #8]
 800b06c:	633b      	str	r3, [r7, #48]	@ 0x30
 800b06e:	e013      	b.n	800b098 <f_read+0xea>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b074:	2b00      	cmp	r3, #0
 800b076:	d007      	beq.n	800b088 <f_read+0xda>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	699b      	ldr	r3, [r3, #24]
 800b07c:	4619      	mov	r1, r3
 800b07e:	68f8      	ldr	r0, [r7, #12]
 800b080:	f7fe f9dc 	bl	800943c <clmt_clust>
 800b084:	6338      	str	r0, [r7, #48]	@ 0x30
 800b086:	e007      	b.n	800b098 <f_read+0xea>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800b088:	68fa      	ldr	r2, [r7, #12]
 800b08a:	68fb      	ldr	r3, [r7, #12]
 800b08c:	69db      	ldr	r3, [r3, #28]
 800b08e:	4619      	mov	r1, r3
 800b090:	4610      	mov	r0, r2
 800b092:	f7fd ff45 	bl	8008f20 <get_fat>
 800b096:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800b098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b09a:	2b01      	cmp	r3, #1
 800b09c:	d809      	bhi.n	800b0b2 <f_read+0x104>
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	2202      	movs	r2, #2
 800b0a2:	755a      	strb	r2, [r3, #21]
 800b0a4:	697b      	ldr	r3, [r7, #20]
 800b0a6:	2102      	movs	r1, #2
 800b0a8:	4618      	mov	r0, r3
 800b0aa:	f7fd fd5e 	bl	8008b6a <unlock_fs>
 800b0ae:	2302      	movs	r3, #2
 800b0b0:	e0e7      	b.n	800b282 <f_read+0x2d4>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800b0b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b0b8:	d109      	bne.n	800b0ce <f_read+0x120>
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	2201      	movs	r2, #1
 800b0be:	755a      	strb	r2, [r3, #21]
 800b0c0:	697b      	ldr	r3, [r7, #20]
 800b0c2:	2101      	movs	r1, #1
 800b0c4:	4618      	mov	r0, r3
 800b0c6:	f7fd fd50 	bl	8008b6a <unlock_fs>
 800b0ca:	2301      	movs	r3, #1
 800b0cc:	e0d9      	b.n	800b282 <f_read+0x2d4>
				fp->clust = clst;				/* Update current cluster */
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b0d2:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800b0d4:	697a      	ldr	r2, [r7, #20]
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	69db      	ldr	r3, [r3, #28]
 800b0da:	4619      	mov	r1, r3
 800b0dc:	4610      	mov	r0, r2
 800b0de:	f7fd ff00 	bl	8008ee2 <clust2sect>
 800b0e2:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800b0e4:	69bb      	ldr	r3, [r7, #24]
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d109      	bne.n	800b0fe <f_read+0x150>
 800b0ea:	68fb      	ldr	r3, [r7, #12]
 800b0ec:	2202      	movs	r2, #2
 800b0ee:	755a      	strb	r2, [r3, #21]
 800b0f0:	697b      	ldr	r3, [r7, #20]
 800b0f2:	2102      	movs	r1, #2
 800b0f4:	4618      	mov	r0, r3
 800b0f6:	f7fd fd38 	bl	8008b6a <unlock_fs>
 800b0fa:	2302      	movs	r3, #2
 800b0fc:	e0c1      	b.n	800b282 <f_read+0x2d4>
			sect += csect;
 800b0fe:	69ba      	ldr	r2, [r7, #24]
 800b100:	69fb      	ldr	r3, [r7, #28]
 800b102:	4413      	add	r3, r2
 800b104:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	0a5b      	lsrs	r3, r3, #9
 800b10a:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800b10c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d03e      	beq.n	800b190 <f_read+0x1e2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800b112:	69fa      	ldr	r2, [r7, #28]
 800b114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b116:	4413      	add	r3, r2
 800b118:	697a      	ldr	r2, [r7, #20]
 800b11a:	8952      	ldrh	r2, [r2, #10]
 800b11c:	4293      	cmp	r3, r2
 800b11e:	d905      	bls.n	800b12c <f_read+0x17e>
					cc = fs->csize - csect;
 800b120:	697b      	ldr	r3, [r7, #20]
 800b122:	895b      	ldrh	r3, [r3, #10]
 800b124:	461a      	mov	r2, r3
 800b126:	69fb      	ldr	r3, [r7, #28]
 800b128:	1ad3      	subs	r3, r2, r3
 800b12a:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800b12c:	697b      	ldr	r3, [r7, #20]
 800b12e:	7858      	ldrb	r0, [r3, #1]
 800b130:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b132:	69ba      	ldr	r2, [r7, #24]
 800b134:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b136:	f7fd fbc1 	bl	80088bc <disk_read>
 800b13a:	4603      	mov	r3, r0
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d009      	beq.n	800b154 <f_read+0x1a6>
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	2201      	movs	r2, #1
 800b144:	755a      	strb	r2, [r3, #21]
 800b146:	697b      	ldr	r3, [r7, #20]
 800b148:	2101      	movs	r1, #1
 800b14a:	4618      	mov	r0, r3
 800b14c:	f7fd fd0d 	bl	8008b6a <unlock_fs>
 800b150:	2301      	movs	r3, #1
 800b152:	e096      	b.n	800b282 <f_read+0x2d4>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	7d1b      	ldrb	r3, [r3, #20]
 800b158:	b25b      	sxtb	r3, r3
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	da14      	bge.n	800b188 <f_read+0x1da>
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	6a1a      	ldr	r2, [r3, #32]
 800b162:	69bb      	ldr	r3, [r7, #24]
 800b164:	1ad3      	subs	r3, r2, r3
 800b166:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b168:	429a      	cmp	r2, r3
 800b16a:	d90d      	bls.n	800b188 <f_read+0x1da>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	6a1a      	ldr	r2, [r3, #32]
 800b170:	69bb      	ldr	r3, [r7, #24]
 800b172:	1ad3      	subs	r3, r2, r3
 800b174:	025b      	lsls	r3, r3, #9
 800b176:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b178:	18d0      	adds	r0, r2, r3
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	3330      	adds	r3, #48	@ 0x30
 800b17e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b182:	4619      	mov	r1, r3
 800b184:	f7fd fc5d 	bl	8008a42 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800b188:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b18a:	025b      	lsls	r3, r3, #9
 800b18c:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800b18e:	e05a      	b.n	800b246 <f_read+0x298>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	6a1b      	ldr	r3, [r3, #32]
 800b194:	69ba      	ldr	r2, [r7, #24]
 800b196:	429a      	cmp	r2, r3
 800b198:	d038      	beq.n	800b20c <f_read+0x25e>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	7d1b      	ldrb	r3, [r3, #20]
 800b19e:	b25b      	sxtb	r3, r3
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	da1d      	bge.n	800b1e0 <f_read+0x232>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800b1a4:	697b      	ldr	r3, [r7, #20]
 800b1a6:	7858      	ldrb	r0, [r3, #1]
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	6a1a      	ldr	r2, [r3, #32]
 800b1b2:	2301      	movs	r3, #1
 800b1b4:	f7fd fba2 	bl	80088fc <disk_write>
 800b1b8:	4603      	mov	r3, r0
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d009      	beq.n	800b1d2 <f_read+0x224>
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	2201      	movs	r2, #1
 800b1c2:	755a      	strb	r2, [r3, #21]
 800b1c4:	697b      	ldr	r3, [r7, #20]
 800b1c6:	2101      	movs	r1, #1
 800b1c8:	4618      	mov	r0, r3
 800b1ca:	f7fd fcce 	bl	8008b6a <unlock_fs>
 800b1ce:	2301      	movs	r3, #1
 800b1d0:	e057      	b.n	800b282 <f_read+0x2d4>
					fp->flag &= (BYTE)~FA_DIRTY;
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	7d1b      	ldrb	r3, [r3, #20]
 800b1d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b1da:	b2da      	uxtb	r2, r3
 800b1dc:	68fb      	ldr	r3, [r7, #12]
 800b1de:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800b1e0:	697b      	ldr	r3, [r7, #20]
 800b1e2:	7858      	ldrb	r0, [r3, #1]
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b1ea:	2301      	movs	r3, #1
 800b1ec:	69ba      	ldr	r2, [r7, #24]
 800b1ee:	f7fd fb65 	bl	80088bc <disk_read>
 800b1f2:	4603      	mov	r3, r0
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d009      	beq.n	800b20c <f_read+0x25e>
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	2201      	movs	r2, #1
 800b1fc:	755a      	strb	r2, [r3, #21]
 800b1fe:	697b      	ldr	r3, [r7, #20]
 800b200:	2101      	movs	r1, #1
 800b202:	4618      	mov	r0, r3
 800b204:	f7fd fcb1 	bl	8008b6a <unlock_fs>
 800b208:	2301      	movs	r3, #1
 800b20a:	e03a      	b.n	800b282 <f_read+0x2d4>
			}
#endif
			fp->sect = sect;
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	69ba      	ldr	r2, [r7, #24]
 800b210:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	699b      	ldr	r3, [r3, #24]
 800b216:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b21a:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800b21e:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800b220:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	429a      	cmp	r2, r3
 800b226:	d901      	bls.n	800b22c <f_read+0x27e>
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	699b      	ldr	r3, [r3, #24]
 800b236:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b23a:	4413      	add	r3, r2
 800b23c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b23e:	4619      	mov	r1, r3
 800b240:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b242:	f7fd fbfe 	bl	8008a42 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800b246:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b248:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b24a:	4413      	add	r3, r2
 800b24c:	627b      	str	r3, [r7, #36]	@ 0x24
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	699a      	ldr	r2, [r3, #24]
 800b252:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b254:	441a      	add	r2, r3
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	619a      	str	r2, [r3, #24]
 800b25a:	683b      	ldr	r3, [r7, #0]
 800b25c:	681a      	ldr	r2, [r3, #0]
 800b25e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b260:	441a      	add	r2, r3
 800b262:	683b      	ldr	r3, [r7, #0]
 800b264:	601a      	str	r2, [r3, #0]
 800b266:	687a      	ldr	r2, [r7, #4]
 800b268:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b26a:	1ad3      	subs	r3, r2, r3
 800b26c:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	2b00      	cmp	r3, #0
 800b272:	f47f aee3 	bne.w	800b03c <f_read+0x8e>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800b276:	697b      	ldr	r3, [r7, #20]
 800b278:	2100      	movs	r1, #0
 800b27a:	4618      	mov	r0, r3
 800b27c:	f7fd fc75 	bl	8008b6a <unlock_fs>
 800b280:	2300      	movs	r3, #0
}
 800b282:	4618      	mov	r0, r3
 800b284:	3738      	adds	r7, #56	@ 0x38
 800b286:	46bd      	mov	sp, r7
 800b288:	bd80      	pop	{r7, pc}

0800b28a <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800b28a:	b580      	push	{r7, lr}
 800b28c:	b090      	sub	sp, #64	@ 0x40
 800b28e:	af00      	add	r7, sp, #0
 800b290:	6078      	str	r0, [r7, #4]
 800b292:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	f107 0208 	add.w	r2, r7, #8
 800b29a:	4611      	mov	r1, r2
 800b29c:	4618      	mov	r0, r3
 800b29e:	f7ff fb1f 	bl	800a8e0 <validate>
 800b2a2:	4603      	mov	r3, r0
 800b2a4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800b2a8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d103      	bne.n	800b2b8 <f_lseek+0x2e>
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	7d5b      	ldrb	r3, [r3, #21]
 800b2b4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800b2b8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d009      	beq.n	800b2d4 <f_lseek+0x4a>
 800b2c0:	68bb      	ldr	r3, [r7, #8]
 800b2c2:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800b2c6:	4611      	mov	r1, r2
 800b2c8:	4618      	mov	r0, r3
 800b2ca:	f7fd fc4e 	bl	8008b6a <unlock_fs>
 800b2ce:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800b2d2:	e229      	b.n	800b728 <f_lseek+0x49e>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	f000 80ea 	beq.w	800b4b2 <f_lseek+0x228>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800b2de:	683b      	ldr	r3, [r7, #0]
 800b2e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2e4:	d164      	bne.n	800b3b0 <f_lseek+0x126>
			tbl = fp->cltbl;
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2ea:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800b2ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2ee:	1d1a      	adds	r2, r3, #4
 800b2f0:	627a      	str	r2, [r7, #36]	@ 0x24
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	617b      	str	r3, [r7, #20]
 800b2f6:	2302      	movs	r3, #2
 800b2f8:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	689b      	ldr	r3, [r3, #8]
 800b2fe:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 800b300:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b302:	2b00      	cmp	r3, #0
 800b304:	d044      	beq.n	800b390 <f_lseek+0x106>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800b306:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b308:	613b      	str	r3, [r7, #16]
 800b30a:	2300      	movs	r3, #0
 800b30c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b30e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b310:	3302      	adds	r3, #2
 800b312:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 800b314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b316:	60fb      	str	r3, [r7, #12]
 800b318:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b31a:	3301      	adds	r3, #1
 800b31c:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b322:	4618      	mov	r0, r3
 800b324:	f7fd fdfc 	bl	8008f20 <get_fat>
 800b328:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800b32a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b32c:	2b01      	cmp	r3, #1
 800b32e:	d809      	bhi.n	800b344 <f_lseek+0xba>
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	2202      	movs	r2, #2
 800b334:	755a      	strb	r2, [r3, #21]
 800b336:	68bb      	ldr	r3, [r7, #8]
 800b338:	2102      	movs	r1, #2
 800b33a:	4618      	mov	r0, r3
 800b33c:	f7fd fc15 	bl	8008b6a <unlock_fs>
 800b340:	2302      	movs	r3, #2
 800b342:	e1f1      	b.n	800b728 <f_lseek+0x49e>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800b344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b346:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b34a:	d109      	bne.n	800b360 <f_lseek+0xd6>
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	2201      	movs	r2, #1
 800b350:	755a      	strb	r2, [r3, #21]
 800b352:	68bb      	ldr	r3, [r7, #8]
 800b354:	2101      	movs	r1, #1
 800b356:	4618      	mov	r0, r3
 800b358:	f7fd fc07 	bl	8008b6a <unlock_fs>
 800b35c:	2301      	movs	r3, #1
 800b35e:	e1e3      	b.n	800b728 <f_lseek+0x49e>
					} while (cl == pcl + 1);
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	3301      	adds	r3, #1
 800b364:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b366:	429a      	cmp	r2, r3
 800b368:	d0d4      	beq.n	800b314 <f_lseek+0x8a>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800b36a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b36c:	697b      	ldr	r3, [r7, #20]
 800b36e:	429a      	cmp	r2, r3
 800b370:	d809      	bhi.n	800b386 <f_lseek+0xfc>
						*tbl++ = ncl; *tbl++ = tcl;
 800b372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b374:	1d1a      	adds	r2, r3, #4
 800b376:	627a      	str	r2, [r7, #36]	@ 0x24
 800b378:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b37a:	601a      	str	r2, [r3, #0]
 800b37c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b37e:	1d1a      	adds	r2, r3, #4
 800b380:	627a      	str	r2, [r7, #36]	@ 0x24
 800b382:	693a      	ldr	r2, [r7, #16]
 800b384:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800b386:	68bb      	ldr	r3, [r7, #8]
 800b388:	69db      	ldr	r3, [r3, #28]
 800b38a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b38c:	429a      	cmp	r2, r3
 800b38e:	d3ba      	bcc.n	800b306 <f_lseek+0x7c>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b394:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b396:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800b398:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b39a:	697b      	ldr	r3, [r7, #20]
 800b39c:	429a      	cmp	r2, r3
 800b39e:	d803      	bhi.n	800b3a8 <f_lseek+0x11e>
				*tbl = 0;		/* Terminate table */
 800b3a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3a2:	2200      	movs	r2, #0
 800b3a4:	601a      	str	r2, [r3, #0]
 800b3a6:	e1b6      	b.n	800b716 <f_lseek+0x48c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800b3a8:	2311      	movs	r3, #17
 800b3aa:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800b3ae:	e1b2      	b.n	800b716 <f_lseek+0x48c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	68db      	ldr	r3, [r3, #12]
 800b3b4:	683a      	ldr	r2, [r7, #0]
 800b3b6:	429a      	cmp	r2, r3
 800b3b8:	d902      	bls.n	800b3c0 <f_lseek+0x136>
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	68db      	ldr	r3, [r3, #12]
 800b3be:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	683a      	ldr	r2, [r7, #0]
 800b3c4:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800b3c6:	683b      	ldr	r3, [r7, #0]
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	f000 81a4 	beq.w	800b716 <f_lseek+0x48c>
				fp->clust = clmt_clust(fp, ofs - 1);
 800b3ce:	683b      	ldr	r3, [r7, #0]
 800b3d0:	3b01      	subs	r3, #1
 800b3d2:	4619      	mov	r1, r3
 800b3d4:	6878      	ldr	r0, [r7, #4]
 800b3d6:	f7fe f831 	bl	800943c <clmt_clust>
 800b3da:	4602      	mov	r2, r0
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800b3e0:	68ba      	ldr	r2, [r7, #8]
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	69db      	ldr	r3, [r3, #28]
 800b3e6:	4619      	mov	r1, r3
 800b3e8:	4610      	mov	r0, r2
 800b3ea:	f7fd fd7a 	bl	8008ee2 <clust2sect>
 800b3ee:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800b3f0:	69bb      	ldr	r3, [r7, #24]
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	d109      	bne.n	800b40a <f_lseek+0x180>
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	2202      	movs	r2, #2
 800b3fa:	755a      	strb	r2, [r3, #21]
 800b3fc:	68bb      	ldr	r3, [r7, #8]
 800b3fe:	2102      	movs	r1, #2
 800b400:	4618      	mov	r0, r3
 800b402:	f7fd fbb2 	bl	8008b6a <unlock_fs>
 800b406:	2302      	movs	r3, #2
 800b408:	e18e      	b.n	800b728 <f_lseek+0x49e>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800b40a:	683b      	ldr	r3, [r7, #0]
 800b40c:	3b01      	subs	r3, #1
 800b40e:	0a5b      	lsrs	r3, r3, #9
 800b410:	68ba      	ldr	r2, [r7, #8]
 800b412:	8952      	ldrh	r2, [r2, #10]
 800b414:	3a01      	subs	r2, #1
 800b416:	4013      	ands	r3, r2
 800b418:	69ba      	ldr	r2, [r7, #24]
 800b41a:	4413      	add	r3, r2
 800b41c:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	699b      	ldr	r3, [r3, #24]
 800b422:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b426:	2b00      	cmp	r3, #0
 800b428:	f000 8175 	beq.w	800b716 <f_lseek+0x48c>
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	6a1b      	ldr	r3, [r3, #32]
 800b430:	69ba      	ldr	r2, [r7, #24]
 800b432:	429a      	cmp	r2, r3
 800b434:	f000 816f 	beq.w	800b716 <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	7d1b      	ldrb	r3, [r3, #20]
 800b43c:	b25b      	sxtb	r3, r3
 800b43e:	2b00      	cmp	r3, #0
 800b440:	da1d      	bge.n	800b47e <f_lseek+0x1f4>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800b442:	68bb      	ldr	r3, [r7, #8]
 800b444:	7858      	ldrb	r0, [r3, #1]
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	6a1a      	ldr	r2, [r3, #32]
 800b450:	2301      	movs	r3, #1
 800b452:	f7fd fa53 	bl	80088fc <disk_write>
 800b456:	4603      	mov	r3, r0
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d009      	beq.n	800b470 <f_lseek+0x1e6>
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	2201      	movs	r2, #1
 800b460:	755a      	strb	r2, [r3, #21]
 800b462:	68bb      	ldr	r3, [r7, #8]
 800b464:	2101      	movs	r1, #1
 800b466:	4618      	mov	r0, r3
 800b468:	f7fd fb7f 	bl	8008b6a <unlock_fs>
 800b46c:	2301      	movs	r3, #1
 800b46e:	e15b      	b.n	800b728 <f_lseek+0x49e>
						fp->flag &= (BYTE)~FA_DIRTY;
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	7d1b      	ldrb	r3, [r3, #20]
 800b474:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b478:	b2da      	uxtb	r2, r3
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800b47e:	68bb      	ldr	r3, [r7, #8]
 800b480:	7858      	ldrb	r0, [r3, #1]
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b488:	2301      	movs	r3, #1
 800b48a:	69ba      	ldr	r2, [r7, #24]
 800b48c:	f7fd fa16 	bl	80088bc <disk_read>
 800b490:	4603      	mov	r3, r0
 800b492:	2b00      	cmp	r3, #0
 800b494:	d009      	beq.n	800b4aa <f_lseek+0x220>
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	2201      	movs	r2, #1
 800b49a:	755a      	strb	r2, [r3, #21]
 800b49c:	68bb      	ldr	r3, [r7, #8]
 800b49e:	2101      	movs	r1, #1
 800b4a0:	4618      	mov	r0, r3
 800b4a2:	f7fd fb62 	bl	8008b6a <unlock_fs>
 800b4a6:	2301      	movs	r3, #1
 800b4a8:	e13e      	b.n	800b728 <f_lseek+0x49e>
#endif
					fp->sect = dsc;
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	69ba      	ldr	r2, [r7, #24]
 800b4ae:	621a      	str	r2, [r3, #32]
 800b4b0:	e131      	b.n	800b716 <f_lseek+0x48c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	68db      	ldr	r3, [r3, #12]
 800b4b6:	683a      	ldr	r2, [r7, #0]
 800b4b8:	429a      	cmp	r2, r3
 800b4ba:	d908      	bls.n	800b4ce <f_lseek+0x244>
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	7d1b      	ldrb	r3, [r3, #20]
 800b4c0:	f003 0302 	and.w	r3, r3, #2
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d102      	bne.n	800b4ce <f_lseek+0x244>
			ofs = fp->obj.objsize;
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	68db      	ldr	r3, [r3, #12]
 800b4cc:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	699b      	ldr	r3, [r3, #24]
 800b4d2:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800b4d4:	2300      	movs	r3, #0
 800b4d6:	637b      	str	r3, [r7, #52]	@ 0x34
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b4dc:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800b4de:	683b      	ldr	r3, [r7, #0]
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	f000 80c0 	beq.w	800b666 <f_lseek+0x3dc>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800b4e6:	68bb      	ldr	r3, [r7, #8]
 800b4e8:	895b      	ldrh	r3, [r3, #10]
 800b4ea:	025b      	lsls	r3, r3, #9
 800b4ec:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800b4ee:	6a3b      	ldr	r3, [r7, #32]
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d01b      	beq.n	800b52c <f_lseek+0x2a2>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800b4f4:	683b      	ldr	r3, [r7, #0]
 800b4f6:	1e5a      	subs	r2, r3, #1
 800b4f8:	69fb      	ldr	r3, [r7, #28]
 800b4fa:	fbb2 f2f3 	udiv	r2, r2, r3
 800b4fe:	6a3b      	ldr	r3, [r7, #32]
 800b500:	1e59      	subs	r1, r3, #1
 800b502:	69fb      	ldr	r3, [r7, #28]
 800b504:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800b508:	429a      	cmp	r2, r3
 800b50a:	d30f      	bcc.n	800b52c <f_lseek+0x2a2>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800b50c:	6a3b      	ldr	r3, [r7, #32]
 800b50e:	1e5a      	subs	r2, r3, #1
 800b510:	69fb      	ldr	r3, [r7, #28]
 800b512:	425b      	negs	r3, r3
 800b514:	401a      	ands	r2, r3
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	699b      	ldr	r3, [r3, #24]
 800b51e:	683a      	ldr	r2, [r7, #0]
 800b520:	1ad3      	subs	r3, r2, r3
 800b522:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	69db      	ldr	r3, [r3, #28]
 800b528:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b52a:	e02c      	b.n	800b586 <f_lseek+0x2fc>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	689b      	ldr	r3, [r3, #8]
 800b530:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800b532:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b534:	2b00      	cmp	r3, #0
 800b536:	d123      	bne.n	800b580 <f_lseek+0x2f6>
					clst = create_chain(&fp->obj, 0);
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	2100      	movs	r1, #0
 800b53c:	4618      	mov	r0, r3
 800b53e:	f7fd fee5 	bl	800930c <create_chain>
 800b542:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800b544:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b546:	2b01      	cmp	r3, #1
 800b548:	d109      	bne.n	800b55e <f_lseek+0x2d4>
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	2202      	movs	r2, #2
 800b54e:	755a      	strb	r2, [r3, #21]
 800b550:	68bb      	ldr	r3, [r7, #8]
 800b552:	2102      	movs	r1, #2
 800b554:	4618      	mov	r0, r3
 800b556:	f7fd fb08 	bl	8008b6a <unlock_fs>
 800b55a:	2302      	movs	r3, #2
 800b55c:	e0e4      	b.n	800b728 <f_lseek+0x49e>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800b55e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b560:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b564:	d109      	bne.n	800b57a <f_lseek+0x2f0>
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	2201      	movs	r2, #1
 800b56a:	755a      	strb	r2, [r3, #21]
 800b56c:	68bb      	ldr	r3, [r7, #8]
 800b56e:	2101      	movs	r1, #1
 800b570:	4618      	mov	r0, r3
 800b572:	f7fd fafa 	bl	8008b6a <unlock_fs>
 800b576:	2301      	movs	r3, #1
 800b578:	e0d6      	b.n	800b728 <f_lseek+0x49e>
					fp->obj.sclust = clst;
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b57e:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b584:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800b586:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d06c      	beq.n	800b666 <f_lseek+0x3dc>
				while (ofs > bcs) {						/* Cluster following loop */
 800b58c:	e044      	b.n	800b618 <f_lseek+0x38e>
					ofs -= bcs; fp->fptr += bcs;
 800b58e:	683a      	ldr	r2, [r7, #0]
 800b590:	69fb      	ldr	r3, [r7, #28]
 800b592:	1ad3      	subs	r3, r2, r3
 800b594:	603b      	str	r3, [r7, #0]
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	699a      	ldr	r2, [r3, #24]
 800b59a:	69fb      	ldr	r3, [r7, #28]
 800b59c:	441a      	add	r2, r3
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	7d1b      	ldrb	r3, [r3, #20]
 800b5a6:	f003 0302 	and.w	r3, r3, #2
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d00b      	beq.n	800b5c6 <f_lseek+0x33c>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800b5b2:	4618      	mov	r0, r3
 800b5b4:	f7fd feaa 	bl	800930c <create_chain>
 800b5b8:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800b5ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d108      	bne.n	800b5d2 <f_lseek+0x348>
							ofs = 0; break;
 800b5c0:	2300      	movs	r3, #0
 800b5c2:	603b      	str	r3, [r7, #0]
 800b5c4:	e02c      	b.n	800b620 <f_lseek+0x396>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800b5ca:	4618      	mov	r0, r3
 800b5cc:	f7fd fca8 	bl	8008f20 <get_fat>
 800b5d0:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800b5d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b5d8:	d109      	bne.n	800b5ee <f_lseek+0x364>
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	2201      	movs	r2, #1
 800b5de:	755a      	strb	r2, [r3, #21]
 800b5e0:	68bb      	ldr	r3, [r7, #8]
 800b5e2:	2101      	movs	r1, #1
 800b5e4:	4618      	mov	r0, r3
 800b5e6:	f7fd fac0 	bl	8008b6a <unlock_fs>
 800b5ea:	2301      	movs	r3, #1
 800b5ec:	e09c      	b.n	800b728 <f_lseek+0x49e>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800b5ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5f0:	2b01      	cmp	r3, #1
 800b5f2:	d904      	bls.n	800b5fe <f_lseek+0x374>
 800b5f4:	68bb      	ldr	r3, [r7, #8]
 800b5f6:	69db      	ldr	r3, [r3, #28]
 800b5f8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b5fa:	429a      	cmp	r2, r3
 800b5fc:	d309      	bcc.n	800b612 <f_lseek+0x388>
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	2202      	movs	r2, #2
 800b602:	755a      	strb	r2, [r3, #21]
 800b604:	68bb      	ldr	r3, [r7, #8]
 800b606:	2102      	movs	r1, #2
 800b608:	4618      	mov	r0, r3
 800b60a:	f7fd faae 	bl	8008b6a <unlock_fs>
 800b60e:	2302      	movs	r3, #2
 800b610:	e08a      	b.n	800b728 <f_lseek+0x49e>
					fp->clust = clst;
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b616:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800b618:	683a      	ldr	r2, [r7, #0]
 800b61a:	69fb      	ldr	r3, [r7, #28]
 800b61c:	429a      	cmp	r2, r3
 800b61e:	d8b6      	bhi.n	800b58e <f_lseek+0x304>
				}
				fp->fptr += ofs;
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	699a      	ldr	r2, [r3, #24]
 800b624:	683b      	ldr	r3, [r7, #0]
 800b626:	441a      	add	r2, r3
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800b62c:	683b      	ldr	r3, [r7, #0]
 800b62e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b632:	2b00      	cmp	r3, #0
 800b634:	d017      	beq.n	800b666 <f_lseek+0x3dc>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800b636:	68bb      	ldr	r3, [r7, #8]
 800b638:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800b63a:	4618      	mov	r0, r3
 800b63c:	f7fd fc51 	bl	8008ee2 <clust2sect>
 800b640:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800b642:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b644:	2b00      	cmp	r3, #0
 800b646:	d109      	bne.n	800b65c <f_lseek+0x3d2>
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	2202      	movs	r2, #2
 800b64c:	755a      	strb	r2, [r3, #21]
 800b64e:	68bb      	ldr	r3, [r7, #8]
 800b650:	2102      	movs	r1, #2
 800b652:	4618      	mov	r0, r3
 800b654:	f7fd fa89 	bl	8008b6a <unlock_fs>
 800b658:	2302      	movs	r3, #2
 800b65a:	e065      	b.n	800b728 <f_lseek+0x49e>
					nsect += (DWORD)(ofs / SS(fs));
 800b65c:	683b      	ldr	r3, [r7, #0]
 800b65e:	0a5b      	lsrs	r3, r3, #9
 800b660:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b662:	4413      	add	r3, r2
 800b664:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	699a      	ldr	r2, [r3, #24]
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	68db      	ldr	r3, [r3, #12]
 800b66e:	429a      	cmp	r2, r3
 800b670:	d90a      	bls.n	800b688 <f_lseek+0x3fe>
			fp->obj.objsize = fp->fptr;
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	699a      	ldr	r2, [r3, #24]
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	7d1b      	ldrb	r3, [r3, #20]
 800b67e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b682:	b2da      	uxtb	r2, r3
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	699b      	ldr	r3, [r3, #24]
 800b68c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b690:	2b00      	cmp	r3, #0
 800b692:	d040      	beq.n	800b716 <f_lseek+0x48c>
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	6a1b      	ldr	r3, [r3, #32]
 800b698:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b69a:	429a      	cmp	r2, r3
 800b69c:	d03b      	beq.n	800b716 <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	7d1b      	ldrb	r3, [r3, #20]
 800b6a2:	b25b      	sxtb	r3, r3
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	da1d      	bge.n	800b6e4 <f_lseek+0x45a>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800b6a8:	68bb      	ldr	r3, [r7, #8]
 800b6aa:	7858      	ldrb	r0, [r3, #1]
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	6a1a      	ldr	r2, [r3, #32]
 800b6b6:	2301      	movs	r3, #1
 800b6b8:	f7fd f920 	bl	80088fc <disk_write>
 800b6bc:	4603      	mov	r3, r0
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	d009      	beq.n	800b6d6 <f_lseek+0x44c>
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	2201      	movs	r2, #1
 800b6c6:	755a      	strb	r2, [r3, #21]
 800b6c8:	68bb      	ldr	r3, [r7, #8]
 800b6ca:	2101      	movs	r1, #1
 800b6cc:	4618      	mov	r0, r3
 800b6ce:	f7fd fa4c 	bl	8008b6a <unlock_fs>
 800b6d2:	2301      	movs	r3, #1
 800b6d4:	e028      	b.n	800b728 <f_lseek+0x49e>
				fp->flag &= (BYTE)~FA_DIRTY;
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	7d1b      	ldrb	r3, [r3, #20]
 800b6da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b6de:	b2da      	uxtb	r2, r3
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800b6e4:	68bb      	ldr	r3, [r7, #8]
 800b6e6:	7858      	ldrb	r0, [r3, #1]
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b6ee:	2301      	movs	r3, #1
 800b6f0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b6f2:	f7fd f8e3 	bl	80088bc <disk_read>
 800b6f6:	4603      	mov	r3, r0
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d009      	beq.n	800b710 <f_lseek+0x486>
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	2201      	movs	r2, #1
 800b700:	755a      	strb	r2, [r3, #21]
 800b702:	68bb      	ldr	r3, [r7, #8]
 800b704:	2101      	movs	r1, #1
 800b706:	4618      	mov	r0, r3
 800b708:	f7fd fa2f 	bl	8008b6a <unlock_fs>
 800b70c:	2301      	movs	r3, #1
 800b70e:	e00b      	b.n	800b728 <f_lseek+0x49e>
#endif
			fp->sect = nsect;
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b714:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800b716:	68bb      	ldr	r3, [r7, #8]
 800b718:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800b71c:	4611      	mov	r1, r2
 800b71e:	4618      	mov	r0, r3
 800b720:	f7fd fa23 	bl	8008b6a <unlock_fs>
 800b724:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 800b728:	4618      	mov	r0, r3
 800b72a:	3740      	adds	r7, #64	@ 0x40
 800b72c:	46bd      	mov	sp, r7
 800b72e:	bd80      	pop	{r7, pc}

0800b730 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800b730:	b480      	push	{r7}
 800b732:	b087      	sub	sp, #28
 800b734:	af00      	add	r7, sp, #0
 800b736:	60f8      	str	r0, [r7, #12]
 800b738:	60b9      	str	r1, [r7, #8]
 800b73a:	4613      	mov	r3, r2
 800b73c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800b73e:	2301      	movs	r3, #1
 800b740:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800b742:	2300      	movs	r3, #0
 800b744:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800b746:	4b1f      	ldr	r3, [pc, #124]	@ (800b7c4 <FATFS_LinkDriverEx+0x94>)
 800b748:	7a5b      	ldrb	r3, [r3, #9]
 800b74a:	b2db      	uxtb	r3, r3
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d131      	bne.n	800b7b4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800b750:	4b1c      	ldr	r3, [pc, #112]	@ (800b7c4 <FATFS_LinkDriverEx+0x94>)
 800b752:	7a5b      	ldrb	r3, [r3, #9]
 800b754:	b2db      	uxtb	r3, r3
 800b756:	461a      	mov	r2, r3
 800b758:	4b1a      	ldr	r3, [pc, #104]	@ (800b7c4 <FATFS_LinkDriverEx+0x94>)
 800b75a:	2100      	movs	r1, #0
 800b75c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800b75e:	4b19      	ldr	r3, [pc, #100]	@ (800b7c4 <FATFS_LinkDriverEx+0x94>)
 800b760:	7a5b      	ldrb	r3, [r3, #9]
 800b762:	b2db      	uxtb	r3, r3
 800b764:	4a17      	ldr	r2, [pc, #92]	@ (800b7c4 <FATFS_LinkDriverEx+0x94>)
 800b766:	009b      	lsls	r3, r3, #2
 800b768:	4413      	add	r3, r2
 800b76a:	68fa      	ldr	r2, [r7, #12]
 800b76c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800b76e:	4b15      	ldr	r3, [pc, #84]	@ (800b7c4 <FATFS_LinkDriverEx+0x94>)
 800b770:	7a5b      	ldrb	r3, [r3, #9]
 800b772:	b2db      	uxtb	r3, r3
 800b774:	461a      	mov	r2, r3
 800b776:	4b13      	ldr	r3, [pc, #76]	@ (800b7c4 <FATFS_LinkDriverEx+0x94>)
 800b778:	4413      	add	r3, r2
 800b77a:	79fa      	ldrb	r2, [r7, #7]
 800b77c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800b77e:	4b11      	ldr	r3, [pc, #68]	@ (800b7c4 <FATFS_LinkDriverEx+0x94>)
 800b780:	7a5b      	ldrb	r3, [r3, #9]
 800b782:	b2db      	uxtb	r3, r3
 800b784:	1c5a      	adds	r2, r3, #1
 800b786:	b2d1      	uxtb	r1, r2
 800b788:	4a0e      	ldr	r2, [pc, #56]	@ (800b7c4 <FATFS_LinkDriverEx+0x94>)
 800b78a:	7251      	strb	r1, [r2, #9]
 800b78c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800b78e:	7dbb      	ldrb	r3, [r7, #22]
 800b790:	3330      	adds	r3, #48	@ 0x30
 800b792:	b2da      	uxtb	r2, r3
 800b794:	68bb      	ldr	r3, [r7, #8]
 800b796:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800b798:	68bb      	ldr	r3, [r7, #8]
 800b79a:	3301      	adds	r3, #1
 800b79c:	223a      	movs	r2, #58	@ 0x3a
 800b79e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800b7a0:	68bb      	ldr	r3, [r7, #8]
 800b7a2:	3302      	adds	r3, #2
 800b7a4:	222f      	movs	r2, #47	@ 0x2f
 800b7a6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800b7a8:	68bb      	ldr	r3, [r7, #8]
 800b7aa:	3303      	adds	r3, #3
 800b7ac:	2200      	movs	r2, #0
 800b7ae:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800b7b0:	2300      	movs	r3, #0
 800b7b2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800b7b4:	7dfb      	ldrb	r3, [r7, #23]
}
 800b7b6:	4618      	mov	r0, r3
 800b7b8:	371c      	adds	r7, #28
 800b7ba:	46bd      	mov	sp, r7
 800b7bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7c0:	4770      	bx	lr
 800b7c2:	bf00      	nop
 800b7c4:	20001904 	.word	0x20001904

0800b7c8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800b7c8:	b580      	push	{r7, lr}
 800b7ca:	b082      	sub	sp, #8
 800b7cc:	af00      	add	r7, sp, #0
 800b7ce:	6078      	str	r0, [r7, #4]
 800b7d0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800b7d2:	2200      	movs	r2, #0
 800b7d4:	6839      	ldr	r1, [r7, #0]
 800b7d6:	6878      	ldr	r0, [r7, #4]
 800b7d8:	f7ff ffaa 	bl	800b730 <FATFS_LinkDriverEx>
 800b7dc:	4603      	mov	r3, r0
}
 800b7de:	4618      	mov	r0, r3
 800b7e0:	3708      	adds	r7, #8
 800b7e2:	46bd      	mov	sp, r7
 800b7e4:	bd80      	pop	{r7, pc}
	...

0800b7e8 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800b7e8:	b480      	push	{r7}
 800b7ea:	b085      	sub	sp, #20
 800b7ec:	af00      	add	r7, sp, #0
 800b7ee:	4603      	mov	r3, r0
 800b7f0:	6039      	str	r1, [r7, #0]
 800b7f2:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800b7f4:	88fb      	ldrh	r3, [r7, #6]
 800b7f6:	2b7f      	cmp	r3, #127	@ 0x7f
 800b7f8:	d802      	bhi.n	800b800 <ff_convert+0x18>
		c = chr;
 800b7fa:	88fb      	ldrh	r3, [r7, #6]
 800b7fc:	81fb      	strh	r3, [r7, #14]
 800b7fe:	e025      	b.n	800b84c <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800b800:	683b      	ldr	r3, [r7, #0]
 800b802:	2b00      	cmp	r3, #0
 800b804:	d00b      	beq.n	800b81e <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800b806:	88fb      	ldrh	r3, [r7, #6]
 800b808:	2bff      	cmp	r3, #255	@ 0xff
 800b80a:	d805      	bhi.n	800b818 <ff_convert+0x30>
 800b80c:	88fb      	ldrh	r3, [r7, #6]
 800b80e:	3b80      	subs	r3, #128	@ 0x80
 800b810:	4a12      	ldr	r2, [pc, #72]	@ (800b85c <ff_convert+0x74>)
 800b812:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b816:	e000      	b.n	800b81a <ff_convert+0x32>
 800b818:	2300      	movs	r3, #0
 800b81a:	81fb      	strh	r3, [r7, #14]
 800b81c:	e016      	b.n	800b84c <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800b81e:	2300      	movs	r3, #0
 800b820:	81fb      	strh	r3, [r7, #14]
 800b822:	e009      	b.n	800b838 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800b824:	89fb      	ldrh	r3, [r7, #14]
 800b826:	4a0d      	ldr	r2, [pc, #52]	@ (800b85c <ff_convert+0x74>)
 800b828:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b82c:	88fa      	ldrh	r2, [r7, #6]
 800b82e:	429a      	cmp	r2, r3
 800b830:	d006      	beq.n	800b840 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800b832:	89fb      	ldrh	r3, [r7, #14]
 800b834:	3301      	adds	r3, #1
 800b836:	81fb      	strh	r3, [r7, #14]
 800b838:	89fb      	ldrh	r3, [r7, #14]
 800b83a:	2b7f      	cmp	r3, #127	@ 0x7f
 800b83c:	d9f2      	bls.n	800b824 <ff_convert+0x3c>
 800b83e:	e000      	b.n	800b842 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800b840:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800b842:	89fb      	ldrh	r3, [r7, #14]
 800b844:	3380      	adds	r3, #128	@ 0x80
 800b846:	b29b      	uxth	r3, r3
 800b848:	b2db      	uxtb	r3, r3
 800b84a:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800b84c:	89fb      	ldrh	r3, [r7, #14]
}
 800b84e:	4618      	mov	r0, r3
 800b850:	3714      	adds	r7, #20
 800b852:	46bd      	mov	sp, r7
 800b854:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b858:	4770      	bx	lr
 800b85a:	bf00      	nop
 800b85c:	08011db0 	.word	0x08011db0

0800b860 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800b860:	b480      	push	{r7}
 800b862:	b087      	sub	sp, #28
 800b864:	af00      	add	r7, sp, #0
 800b866:	4603      	mov	r3, r0
 800b868:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800b86a:	88fb      	ldrh	r3, [r7, #6]
 800b86c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b870:	d201      	bcs.n	800b876 <ff_wtoupper+0x16>
 800b872:	4b3e      	ldr	r3, [pc, #248]	@ (800b96c <ff_wtoupper+0x10c>)
 800b874:	e000      	b.n	800b878 <ff_wtoupper+0x18>
 800b876:	4b3e      	ldr	r3, [pc, #248]	@ (800b970 <ff_wtoupper+0x110>)
 800b878:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800b87a:	697b      	ldr	r3, [r7, #20]
 800b87c:	1c9a      	adds	r2, r3, #2
 800b87e:	617a      	str	r2, [r7, #20]
 800b880:	881b      	ldrh	r3, [r3, #0]
 800b882:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800b884:	8a7b      	ldrh	r3, [r7, #18]
 800b886:	2b00      	cmp	r3, #0
 800b888:	d068      	beq.n	800b95c <ff_wtoupper+0xfc>
 800b88a:	88fa      	ldrh	r2, [r7, #6]
 800b88c:	8a7b      	ldrh	r3, [r7, #18]
 800b88e:	429a      	cmp	r2, r3
 800b890:	d364      	bcc.n	800b95c <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800b892:	697b      	ldr	r3, [r7, #20]
 800b894:	1c9a      	adds	r2, r3, #2
 800b896:	617a      	str	r2, [r7, #20]
 800b898:	881b      	ldrh	r3, [r3, #0]
 800b89a:	823b      	strh	r3, [r7, #16]
 800b89c:	8a3b      	ldrh	r3, [r7, #16]
 800b89e:	0a1b      	lsrs	r3, r3, #8
 800b8a0:	81fb      	strh	r3, [r7, #14]
 800b8a2:	8a3b      	ldrh	r3, [r7, #16]
 800b8a4:	b2db      	uxtb	r3, r3
 800b8a6:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800b8a8:	88fa      	ldrh	r2, [r7, #6]
 800b8aa:	8a79      	ldrh	r1, [r7, #18]
 800b8ac:	8a3b      	ldrh	r3, [r7, #16]
 800b8ae:	440b      	add	r3, r1
 800b8b0:	429a      	cmp	r2, r3
 800b8b2:	da49      	bge.n	800b948 <ff_wtoupper+0xe8>
			switch (cmd) {
 800b8b4:	89fb      	ldrh	r3, [r7, #14]
 800b8b6:	2b08      	cmp	r3, #8
 800b8b8:	d84f      	bhi.n	800b95a <ff_wtoupper+0xfa>
 800b8ba:	a201      	add	r2, pc, #4	@ (adr r2, 800b8c0 <ff_wtoupper+0x60>)
 800b8bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8c0:	0800b8e5 	.word	0x0800b8e5
 800b8c4:	0800b8f7 	.word	0x0800b8f7
 800b8c8:	0800b90d 	.word	0x0800b90d
 800b8cc:	0800b915 	.word	0x0800b915
 800b8d0:	0800b91d 	.word	0x0800b91d
 800b8d4:	0800b925 	.word	0x0800b925
 800b8d8:	0800b92d 	.word	0x0800b92d
 800b8dc:	0800b935 	.word	0x0800b935
 800b8e0:	0800b93d 	.word	0x0800b93d
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800b8e4:	88fa      	ldrh	r2, [r7, #6]
 800b8e6:	8a7b      	ldrh	r3, [r7, #18]
 800b8e8:	1ad3      	subs	r3, r2, r3
 800b8ea:	005b      	lsls	r3, r3, #1
 800b8ec:	697a      	ldr	r2, [r7, #20]
 800b8ee:	4413      	add	r3, r2
 800b8f0:	881b      	ldrh	r3, [r3, #0]
 800b8f2:	80fb      	strh	r3, [r7, #6]
 800b8f4:	e027      	b.n	800b946 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800b8f6:	88fa      	ldrh	r2, [r7, #6]
 800b8f8:	8a7b      	ldrh	r3, [r7, #18]
 800b8fa:	1ad3      	subs	r3, r2, r3
 800b8fc:	b29b      	uxth	r3, r3
 800b8fe:	f003 0301 	and.w	r3, r3, #1
 800b902:	b29b      	uxth	r3, r3
 800b904:	88fa      	ldrh	r2, [r7, #6]
 800b906:	1ad3      	subs	r3, r2, r3
 800b908:	80fb      	strh	r3, [r7, #6]
 800b90a:	e01c      	b.n	800b946 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800b90c:	88fb      	ldrh	r3, [r7, #6]
 800b90e:	3b10      	subs	r3, #16
 800b910:	80fb      	strh	r3, [r7, #6]
 800b912:	e018      	b.n	800b946 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800b914:	88fb      	ldrh	r3, [r7, #6]
 800b916:	3b20      	subs	r3, #32
 800b918:	80fb      	strh	r3, [r7, #6]
 800b91a:	e014      	b.n	800b946 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800b91c:	88fb      	ldrh	r3, [r7, #6]
 800b91e:	3b30      	subs	r3, #48	@ 0x30
 800b920:	80fb      	strh	r3, [r7, #6]
 800b922:	e010      	b.n	800b946 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800b924:	88fb      	ldrh	r3, [r7, #6]
 800b926:	3b1a      	subs	r3, #26
 800b928:	80fb      	strh	r3, [r7, #6]
 800b92a:	e00c      	b.n	800b946 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800b92c:	88fb      	ldrh	r3, [r7, #6]
 800b92e:	3308      	adds	r3, #8
 800b930:	80fb      	strh	r3, [r7, #6]
 800b932:	e008      	b.n	800b946 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800b934:	88fb      	ldrh	r3, [r7, #6]
 800b936:	3b50      	subs	r3, #80	@ 0x50
 800b938:	80fb      	strh	r3, [r7, #6]
 800b93a:	e004      	b.n	800b946 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800b93c:	88fb      	ldrh	r3, [r7, #6]
 800b93e:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 800b942:	80fb      	strh	r3, [r7, #6]
 800b944:	bf00      	nop
			}
			break;
 800b946:	e008      	b.n	800b95a <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800b948:	89fb      	ldrh	r3, [r7, #14]
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	d195      	bne.n	800b87a <ff_wtoupper+0x1a>
 800b94e:	8a3b      	ldrh	r3, [r7, #16]
 800b950:	005b      	lsls	r3, r3, #1
 800b952:	697a      	ldr	r2, [r7, #20]
 800b954:	4413      	add	r3, r2
 800b956:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800b958:	e78f      	b.n	800b87a <ff_wtoupper+0x1a>
			break;
 800b95a:	bf00      	nop
	}

	return chr;
 800b95c:	88fb      	ldrh	r3, [r7, #6]
}
 800b95e:	4618      	mov	r0, r3
 800b960:	371c      	adds	r7, #28
 800b962:	46bd      	mov	sp, r7
 800b964:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b968:	4770      	bx	lr
 800b96a:	bf00      	nop
 800b96c:	08011eb0 	.word	0x08011eb0
 800b970:	080120a4 	.word	0x080120a4

0800b974 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 800b974:	b580      	push	{r7, lr}
 800b976:	b084      	sub	sp, #16
 800b978:	af00      	add	r7, sp, #0
 800b97a:	4603      	mov	r3, r0
 800b97c:	6039      	str	r1, [r7, #0]
 800b97e:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 800b980:	2200      	movs	r2, #0
 800b982:	2101      	movs	r1, #1
 800b984:	2001      	movs	r0, #1
 800b986:	f000 fc74 	bl	800c272 <osSemaphoreNew>
 800b98a:	4602      	mov	r2, r0
 800b98c:	683b      	ldr	r3, [r7, #0]
 800b98e:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 800b990:	683b      	ldr	r3, [r7, #0]
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	2b00      	cmp	r3, #0
 800b996:	bf14      	ite	ne
 800b998:	2301      	movne	r3, #1
 800b99a:	2300      	moveq	r3, #0
 800b99c:	b2db      	uxtb	r3, r3
 800b99e:	60fb      	str	r3, [r7, #12]

    return ret;
 800b9a0:	68fb      	ldr	r3, [r7, #12]
}
 800b9a2:	4618      	mov	r0, r3
 800b9a4:	3710      	adds	r7, #16
 800b9a6:	46bd      	mov	sp, r7
 800b9a8:	bd80      	pop	{r7, pc}

0800b9aa <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 800b9aa:	b580      	push	{r7, lr}
 800b9ac:	b082      	sub	sp, #8
 800b9ae:	af00      	add	r7, sp, #0
 800b9b0:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 800b9b2:	6878      	ldr	r0, [r7, #4]
 800b9b4:	f000 fd7c 	bl	800c4b0 <osSemaphoreDelete>
#endif
    return 1;
 800b9b8:	2301      	movs	r3, #1
}
 800b9ba:	4618      	mov	r0, r3
 800b9bc:	3708      	adds	r7, #8
 800b9be:	46bd      	mov	sp, r7
 800b9c0:	bd80      	pop	{r7, pc}

0800b9c2 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 800b9c2:	b580      	push	{r7, lr}
 800b9c4:	b084      	sub	sp, #16
 800b9c6:	af00      	add	r7, sp, #0
 800b9c8:	6078      	str	r0, [r7, #4]
  int ret = 0;
 800b9ca:	2300      	movs	r3, #0
 800b9cc:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 800b9ce:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800b9d2:	6878      	ldr	r0, [r7, #4]
 800b9d4:	f000 fcd6 	bl	800c384 <osSemaphoreAcquire>
 800b9d8:	4603      	mov	r3, r0
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d101      	bne.n	800b9e2 <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 800b9de:	2301      	movs	r3, #1
 800b9e0:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800b9e2:	68fb      	ldr	r3, [r7, #12]
}
 800b9e4:	4618      	mov	r0, r3
 800b9e6:	3710      	adds	r7, #16
 800b9e8:	46bd      	mov	sp, r7
 800b9ea:	bd80      	pop	{r7, pc}

0800b9ec <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 800b9ec:	b580      	push	{r7, lr}
 800b9ee:	b082      	sub	sp, #8
 800b9f0:	af00      	add	r7, sp, #0
 800b9f2:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 800b9f4:	6878      	ldr	r0, [r7, #4]
 800b9f6:	f000 fd17 	bl	800c428 <osSemaphoreRelease>
#endif
}
 800b9fa:	bf00      	nop
 800b9fc:	3708      	adds	r7, #8
 800b9fe:	46bd      	mov	sp, r7
 800ba00:	bd80      	pop	{r7, pc}
	...

0800ba04 <__NVIC_SetPriority>:
{
 800ba04:	b480      	push	{r7}
 800ba06:	b083      	sub	sp, #12
 800ba08:	af00      	add	r7, sp, #0
 800ba0a:	4603      	mov	r3, r0
 800ba0c:	6039      	str	r1, [r7, #0]
 800ba0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ba10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	db0a      	blt.n	800ba2e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ba18:	683b      	ldr	r3, [r7, #0]
 800ba1a:	b2da      	uxtb	r2, r3
 800ba1c:	490c      	ldr	r1, [pc, #48]	@ (800ba50 <__NVIC_SetPriority+0x4c>)
 800ba1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ba22:	0112      	lsls	r2, r2, #4
 800ba24:	b2d2      	uxtb	r2, r2
 800ba26:	440b      	add	r3, r1
 800ba28:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800ba2c:	e00a      	b.n	800ba44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ba2e:	683b      	ldr	r3, [r7, #0]
 800ba30:	b2da      	uxtb	r2, r3
 800ba32:	4908      	ldr	r1, [pc, #32]	@ (800ba54 <__NVIC_SetPriority+0x50>)
 800ba34:	79fb      	ldrb	r3, [r7, #7]
 800ba36:	f003 030f 	and.w	r3, r3, #15
 800ba3a:	3b04      	subs	r3, #4
 800ba3c:	0112      	lsls	r2, r2, #4
 800ba3e:	b2d2      	uxtb	r2, r2
 800ba40:	440b      	add	r3, r1
 800ba42:	761a      	strb	r2, [r3, #24]
}
 800ba44:	bf00      	nop
 800ba46:	370c      	adds	r7, #12
 800ba48:	46bd      	mov	sp, r7
 800ba4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba4e:	4770      	bx	lr
 800ba50:	e000e100 	.word	0xe000e100
 800ba54:	e000ed00 	.word	0xe000ed00

0800ba58 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800ba58:	b580      	push	{r7, lr}
 800ba5a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800ba5c:	4b05      	ldr	r3, [pc, #20]	@ (800ba74 <SysTick_Handler+0x1c>)
 800ba5e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800ba60:	f003 f9ce 	bl	800ee00 <xTaskGetSchedulerState>
 800ba64:	4603      	mov	r3, r0
 800ba66:	2b01      	cmp	r3, #1
 800ba68:	d001      	beq.n	800ba6e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800ba6a:	f004 fb9d 	bl	80101a8 <xPortSysTickHandler>
  }
}
 800ba6e:	bf00      	nop
 800ba70:	bd80      	pop	{r7, pc}
 800ba72:	bf00      	nop
 800ba74:	e000e010 	.word	0xe000e010

0800ba78 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800ba78:	b580      	push	{r7, lr}
 800ba7a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800ba7c:	2100      	movs	r1, #0
 800ba7e:	f06f 0004 	mvn.w	r0, #4
 800ba82:	f7ff ffbf 	bl	800ba04 <__NVIC_SetPriority>
#endif
}
 800ba86:	bf00      	nop
 800ba88:	bd80      	pop	{r7, pc}
	...

0800ba8c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800ba8c:	b480      	push	{r7}
 800ba8e:	b083      	sub	sp, #12
 800ba90:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ba92:	f3ef 8305 	mrs	r3, IPSR
 800ba96:	603b      	str	r3, [r7, #0]
  return(result);
 800ba98:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d003      	beq.n	800baa6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800ba9e:	f06f 0305 	mvn.w	r3, #5
 800baa2:	607b      	str	r3, [r7, #4]
 800baa4:	e00c      	b.n	800bac0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800baa6:	4b0a      	ldr	r3, [pc, #40]	@ (800bad0 <osKernelInitialize+0x44>)
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d105      	bne.n	800baba <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800baae:	4b08      	ldr	r3, [pc, #32]	@ (800bad0 <osKernelInitialize+0x44>)
 800bab0:	2201      	movs	r2, #1
 800bab2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800bab4:	2300      	movs	r3, #0
 800bab6:	607b      	str	r3, [r7, #4]
 800bab8:	e002      	b.n	800bac0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800baba:	f04f 33ff 	mov.w	r3, #4294967295
 800babe:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800bac0:	687b      	ldr	r3, [r7, #4]
}
 800bac2:	4618      	mov	r0, r3
 800bac4:	370c      	adds	r7, #12
 800bac6:	46bd      	mov	sp, r7
 800bac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bacc:	4770      	bx	lr
 800bace:	bf00      	nop
 800bad0:	20001910 	.word	0x20001910

0800bad4 <osKernelGetState>:
  }

  return (osOK);
}

osKernelState_t osKernelGetState (void) {
 800bad4:	b580      	push	{r7, lr}
 800bad6:	b082      	sub	sp, #8
 800bad8:	af00      	add	r7, sp, #0
  osKernelState_t state;

  switch (xTaskGetSchedulerState()) {
 800bada:	f003 f991 	bl	800ee00 <xTaskGetSchedulerState>
 800bade:	4603      	mov	r3, r0
 800bae0:	2b00      	cmp	r3, #0
 800bae2:	d004      	beq.n	800baee <osKernelGetState+0x1a>
 800bae4:	2b02      	cmp	r3, #2
 800bae6:	d105      	bne.n	800baf4 <osKernelGetState+0x20>
    case taskSCHEDULER_RUNNING:
      state = osKernelRunning;
 800bae8:	2302      	movs	r3, #2
 800baea:	607b      	str	r3, [r7, #4]
      break;
 800baec:	e00c      	b.n	800bb08 <osKernelGetState+0x34>

    case taskSCHEDULER_SUSPENDED:
      state = osKernelLocked;
 800baee:	2303      	movs	r3, #3
 800baf0:	607b      	str	r3, [r7, #4]
      break;
 800baf2:	e009      	b.n	800bb08 <osKernelGetState+0x34>

    case taskSCHEDULER_NOT_STARTED:
    default:
      if (KernelState == osKernelReady) {
 800baf4:	4b07      	ldr	r3, [pc, #28]	@ (800bb14 <osKernelGetState+0x40>)
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	2b01      	cmp	r3, #1
 800bafa:	d102      	bne.n	800bb02 <osKernelGetState+0x2e>
        state = osKernelReady;
 800bafc:	2301      	movs	r3, #1
 800bafe:	607b      	str	r3, [r7, #4]
      } else {
        state = osKernelInactive;
      }
      break;
 800bb00:	e001      	b.n	800bb06 <osKernelGetState+0x32>
        state = osKernelInactive;
 800bb02:	2300      	movs	r3, #0
 800bb04:	607b      	str	r3, [r7, #4]
      break;
 800bb06:	bf00      	nop
  }

  return (state);
 800bb08:	687b      	ldr	r3, [r7, #4]
}
 800bb0a:	4618      	mov	r0, r3
 800bb0c:	3708      	adds	r7, #8
 800bb0e:	46bd      	mov	sp, r7
 800bb10:	bd80      	pop	{r7, pc}
 800bb12:	bf00      	nop
 800bb14:	20001910 	.word	0x20001910

0800bb18 <osKernelStart>:

osStatus_t osKernelStart (void) {
 800bb18:	b580      	push	{r7, lr}
 800bb1a:	b082      	sub	sp, #8
 800bb1c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bb1e:	f3ef 8305 	mrs	r3, IPSR
 800bb22:	603b      	str	r3, [r7, #0]
  return(result);
 800bb24:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	d003      	beq.n	800bb32 <osKernelStart+0x1a>
    stat = osErrorISR;
 800bb2a:	f06f 0305 	mvn.w	r3, #5
 800bb2e:	607b      	str	r3, [r7, #4]
 800bb30:	e010      	b.n	800bb54 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800bb32:	4b0b      	ldr	r3, [pc, #44]	@ (800bb60 <osKernelStart+0x48>)
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	2b01      	cmp	r3, #1
 800bb38:	d109      	bne.n	800bb4e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800bb3a:	f7ff ff9d 	bl	800ba78 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800bb3e:	4b08      	ldr	r3, [pc, #32]	@ (800bb60 <osKernelStart+0x48>)
 800bb40:	2202      	movs	r2, #2
 800bb42:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800bb44:	f002 fc34 	bl	800e3b0 <vTaskStartScheduler>
      stat = osOK;
 800bb48:	2300      	movs	r3, #0
 800bb4a:	607b      	str	r3, [r7, #4]
 800bb4c:	e002      	b.n	800bb54 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800bb4e:	f04f 33ff 	mov.w	r3, #4294967295
 800bb52:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800bb54:	687b      	ldr	r3, [r7, #4]
}
 800bb56:	4618      	mov	r0, r3
 800bb58:	3708      	adds	r7, #8
 800bb5a:	46bd      	mov	sp, r7
 800bb5c:	bd80      	pop	{r7, pc}
 800bb5e:	bf00      	nop
 800bb60:	20001910 	.word	0x20001910

0800bb64 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800bb64:	b580      	push	{r7, lr}
 800bb66:	b082      	sub	sp, #8
 800bb68:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bb6a:	f3ef 8305 	mrs	r3, IPSR
 800bb6e:	603b      	str	r3, [r7, #0]
  return(result);
 800bb70:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d003      	beq.n	800bb7e <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800bb76:	f002 fd47 	bl	800e608 <xTaskGetTickCountFromISR>
 800bb7a:	6078      	str	r0, [r7, #4]
 800bb7c:	e002      	b.n	800bb84 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800bb7e:	f002 fd33 	bl	800e5e8 <xTaskGetTickCount>
 800bb82:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 800bb84:	687b      	ldr	r3, [r7, #4]
}
 800bb86:	4618      	mov	r0, r3
 800bb88:	3708      	adds	r7, #8
 800bb8a:	46bd      	mov	sp, r7
 800bb8c:	bd80      	pop	{r7, pc}

0800bb8e <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800bb8e:	b580      	push	{r7, lr}
 800bb90:	b08e      	sub	sp, #56	@ 0x38
 800bb92:	af04      	add	r7, sp, #16
 800bb94:	60f8      	str	r0, [r7, #12]
 800bb96:	60b9      	str	r1, [r7, #8]
 800bb98:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800bb9a:	2300      	movs	r3, #0
 800bb9c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bb9e:	f3ef 8305 	mrs	r3, IPSR
 800bba2:	617b      	str	r3, [r7, #20]
  return(result);
 800bba4:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d17e      	bne.n	800bca8 <osThreadNew+0x11a>
 800bbaa:	68fb      	ldr	r3, [r7, #12]
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d07b      	beq.n	800bca8 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800bbb0:	2380      	movs	r3, #128	@ 0x80
 800bbb2:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800bbb4:	2318      	movs	r3, #24
 800bbb6:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800bbb8:	2300      	movs	r3, #0
 800bbba:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800bbbc:	f04f 33ff 	mov.w	r3, #4294967295
 800bbc0:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d045      	beq.n	800bc54 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	d002      	beq.n	800bbd6 <osThreadNew+0x48>
        name = attr->name;
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	681b      	ldr	r3, [r3, #0]
 800bbd4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	699b      	ldr	r3, [r3, #24]
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d002      	beq.n	800bbe4 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	699b      	ldr	r3, [r3, #24]
 800bbe2:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800bbe4:	69fb      	ldr	r3, [r7, #28]
 800bbe6:	2b00      	cmp	r3, #0
 800bbe8:	d008      	beq.n	800bbfc <osThreadNew+0x6e>
 800bbea:	69fb      	ldr	r3, [r7, #28]
 800bbec:	2b38      	cmp	r3, #56	@ 0x38
 800bbee:	d805      	bhi.n	800bbfc <osThreadNew+0x6e>
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	685b      	ldr	r3, [r3, #4]
 800bbf4:	f003 0301 	and.w	r3, r3, #1
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d001      	beq.n	800bc00 <osThreadNew+0x72>
        return (NULL);
 800bbfc:	2300      	movs	r3, #0
 800bbfe:	e054      	b.n	800bcaa <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	695b      	ldr	r3, [r3, #20]
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d003      	beq.n	800bc10 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	695b      	ldr	r3, [r3, #20]
 800bc0c:	089b      	lsrs	r3, r3, #2
 800bc0e:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	689b      	ldr	r3, [r3, #8]
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d00e      	beq.n	800bc36 <osThreadNew+0xa8>
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	68db      	ldr	r3, [r3, #12]
 800bc1c:	2ba7      	cmp	r3, #167	@ 0xa7
 800bc1e:	d90a      	bls.n	800bc36 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d006      	beq.n	800bc36 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	695b      	ldr	r3, [r3, #20]
 800bc2c:	2b00      	cmp	r3, #0
 800bc2e:	d002      	beq.n	800bc36 <osThreadNew+0xa8>
        mem = 1;
 800bc30:	2301      	movs	r3, #1
 800bc32:	61bb      	str	r3, [r7, #24]
 800bc34:	e010      	b.n	800bc58 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	689b      	ldr	r3, [r3, #8]
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d10c      	bne.n	800bc58 <osThreadNew+0xca>
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	68db      	ldr	r3, [r3, #12]
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d108      	bne.n	800bc58 <osThreadNew+0xca>
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	691b      	ldr	r3, [r3, #16]
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d104      	bne.n	800bc58 <osThreadNew+0xca>
          mem = 0;
 800bc4e:	2300      	movs	r3, #0
 800bc50:	61bb      	str	r3, [r7, #24]
 800bc52:	e001      	b.n	800bc58 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800bc54:	2300      	movs	r3, #0
 800bc56:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800bc58:	69bb      	ldr	r3, [r7, #24]
 800bc5a:	2b01      	cmp	r3, #1
 800bc5c:	d110      	bne.n	800bc80 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800bc62:	687a      	ldr	r2, [r7, #4]
 800bc64:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800bc66:	9202      	str	r2, [sp, #8]
 800bc68:	9301      	str	r3, [sp, #4]
 800bc6a:	69fb      	ldr	r3, [r7, #28]
 800bc6c:	9300      	str	r3, [sp, #0]
 800bc6e:	68bb      	ldr	r3, [r7, #8]
 800bc70:	6a3a      	ldr	r2, [r7, #32]
 800bc72:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800bc74:	68f8      	ldr	r0, [r7, #12]
 800bc76:	f002 f933 	bl	800dee0 <xTaskCreateStatic>
 800bc7a:	4603      	mov	r3, r0
 800bc7c:	613b      	str	r3, [r7, #16]
 800bc7e:	e013      	b.n	800bca8 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800bc80:	69bb      	ldr	r3, [r7, #24]
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d110      	bne.n	800bca8 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800bc86:	6a3b      	ldr	r3, [r7, #32]
 800bc88:	b29a      	uxth	r2, r3
 800bc8a:	f107 0310 	add.w	r3, r7, #16
 800bc8e:	9301      	str	r3, [sp, #4]
 800bc90:	69fb      	ldr	r3, [r7, #28]
 800bc92:	9300      	str	r3, [sp, #0]
 800bc94:	68bb      	ldr	r3, [r7, #8]
 800bc96:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800bc98:	68f8      	ldr	r0, [r7, #12]
 800bc9a:	f002 f981 	bl	800dfa0 <xTaskCreate>
 800bc9e:	4603      	mov	r3, r0
 800bca0:	2b01      	cmp	r3, #1
 800bca2:	d001      	beq.n	800bca8 <osThreadNew+0x11a>
            hTask = NULL;
 800bca4:	2300      	movs	r3, #0
 800bca6:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800bca8:	693b      	ldr	r3, [r7, #16]
}
 800bcaa:	4618      	mov	r0, r3
 800bcac:	3728      	adds	r7, #40	@ 0x28
 800bcae:	46bd      	mov	sp, r7
 800bcb0:	bd80      	pop	{r7, pc}
	...

0800bcb4 <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 800bcb4:	b580      	push	{r7, lr}
 800bcb6:	b088      	sub	sp, #32
 800bcb8:	af02      	add	r7, sp, #8
 800bcba:	6078      	str	r0, [r7, #4]
 800bcbc:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 800bcc2:	697b      	ldr	r3, [r7, #20]
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	d002      	beq.n	800bcce <osThreadFlagsSet+0x1a>
 800bcc8:	683b      	ldr	r3, [r7, #0]
 800bcca:	2b00      	cmp	r3, #0
 800bccc:	da03      	bge.n	800bcd6 <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 800bcce:	f06f 0303 	mvn.w	r3, #3
 800bcd2:	60fb      	str	r3, [r7, #12]
 800bcd4:	e035      	b.n	800bd42 <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 800bcd6:	f04f 33ff 	mov.w	r3, #4294967295
 800bcda:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bcdc:	f3ef 8305 	mrs	r3, IPSR
 800bce0:	613b      	str	r3, [r7, #16]
  return(result);
 800bce2:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	d01f      	beq.n	800bd28 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 800bce8:	2300      	movs	r3, #0
 800bcea:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 800bcec:	f107 0308 	add.w	r3, r7, #8
 800bcf0:	9300      	str	r3, [sp, #0]
 800bcf2:	2300      	movs	r3, #0
 800bcf4:	2201      	movs	r2, #1
 800bcf6:	6839      	ldr	r1, [r7, #0]
 800bcf8:	6978      	ldr	r0, [r7, #20]
 800bcfa:	f003 fb49 	bl	800f390 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 800bcfe:	f107 030c 	add.w	r3, r7, #12
 800bd02:	2200      	movs	r2, #0
 800bd04:	9200      	str	r2, [sp, #0]
 800bd06:	2200      	movs	r2, #0
 800bd08:	2100      	movs	r1, #0
 800bd0a:	6978      	ldr	r0, [r7, #20]
 800bd0c:	f003 fb40 	bl	800f390 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 800bd10:	68bb      	ldr	r3, [r7, #8]
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d015      	beq.n	800bd42 <osThreadFlagsSet+0x8e>
 800bd16:	4b0d      	ldr	r3, [pc, #52]	@ (800bd4c <osThreadFlagsSet+0x98>)
 800bd18:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bd1c:	601a      	str	r2, [r3, #0]
 800bd1e:	f3bf 8f4f 	dsb	sy
 800bd22:	f3bf 8f6f 	isb	sy
 800bd26:	e00c      	b.n	800bd42 <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 800bd28:	2300      	movs	r3, #0
 800bd2a:	2201      	movs	r2, #1
 800bd2c:	6839      	ldr	r1, [r7, #0]
 800bd2e:	6978      	ldr	r0, [r7, #20]
 800bd30:	f003 fa6c 	bl	800f20c <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 800bd34:	f107 030c 	add.w	r3, r7, #12
 800bd38:	2200      	movs	r2, #0
 800bd3a:	2100      	movs	r1, #0
 800bd3c:	6978      	ldr	r0, [r7, #20]
 800bd3e:	f003 fa65 	bl	800f20c <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 800bd42:	68fb      	ldr	r3, [r7, #12]
}
 800bd44:	4618      	mov	r0, r3
 800bd46:	3718      	adds	r7, #24
 800bd48:	46bd      	mov	sp, r7
 800bd4a:	bd80      	pop	{r7, pc}
 800bd4c:	e000ed04 	.word	0xe000ed04

0800bd50 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 800bd50:	b580      	push	{r7, lr}
 800bd52:	b08c      	sub	sp, #48	@ 0x30
 800bd54:	af00      	add	r7, sp, #0
 800bd56:	60f8      	str	r0, [r7, #12]
 800bd58:	60b9      	str	r1, [r7, #8]
 800bd5a:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bd5c:	f3ef 8305 	mrs	r3, IPSR
 800bd60:	617b      	str	r3, [r7, #20]
  return(result);
 800bd62:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d003      	beq.n	800bd70 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 800bd68:	f06f 0305 	mvn.w	r3, #5
 800bd6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bd6e:	e06b      	b.n	800be48 <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	2b00      	cmp	r3, #0
 800bd74:	da03      	bge.n	800bd7e <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 800bd76:	f06f 0303 	mvn.w	r3, #3
 800bd7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bd7c:	e064      	b.n	800be48 <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 800bd7e:	68bb      	ldr	r3, [r7, #8]
 800bd80:	f003 0302 	and.w	r3, r3, #2
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d002      	beq.n	800bd8e <osThreadFlagsWait+0x3e>
      clear = 0U;
 800bd88:	2300      	movs	r3, #0
 800bd8a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bd8c:	e001      	b.n	800bd92 <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    rflags = 0U;
 800bd92:	2300      	movs	r3, #0
 800bd94:	62fb      	str	r3, [r7, #44]	@ 0x2c
    tout   = timeout;
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	627b      	str	r3, [r7, #36]	@ 0x24

    t0 = xTaskGetTickCount();
 800bd9a:	f002 fc25 	bl	800e5e8 <xTaskGetTickCount>
 800bd9e:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 800bda0:	f107 0210 	add.w	r2, r7, #16
 800bda4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bda6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bda8:	2000      	movs	r0, #0
 800bdaa:	f003 f9cf 	bl	800f14c <xTaskNotifyWait>
 800bdae:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 800bdb0:	69fb      	ldr	r3, [r7, #28]
 800bdb2:	2b01      	cmp	r3, #1
 800bdb4:	d137      	bne.n	800be26 <osThreadFlagsWait+0xd6>
        rflags &= flags;
 800bdb6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bdb8:	68fb      	ldr	r3, [r7, #12]
 800bdba:	4013      	ands	r3, r2
 800bdbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        rflags |= nval;
 800bdbe:	693b      	ldr	r3, [r7, #16]
 800bdc0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bdc2:	4313      	orrs	r3, r2
 800bdc4:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 800bdc6:	68bb      	ldr	r3, [r7, #8]
 800bdc8:	f003 0301 	and.w	r3, r3, #1
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d00c      	beq.n	800bdea <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 800bdd0:	68fa      	ldr	r2, [r7, #12]
 800bdd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bdd4:	4013      	ands	r3, r2
 800bdd6:	68fa      	ldr	r2, [r7, #12]
 800bdd8:	429a      	cmp	r2, r3
 800bdda:	d032      	beq.n	800be42 <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	d10f      	bne.n	800be02 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800bde2:	f06f 0302 	mvn.w	r3, #2
 800bde6:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 800bde8:	e02e      	b.n	800be48 <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 800bdea:	68fa      	ldr	r2, [r7, #12]
 800bdec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bdee:	4013      	ands	r3, r2
 800bdf0:	2b00      	cmp	r3, #0
 800bdf2:	d128      	bne.n	800be46 <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d103      	bne.n	800be02 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800bdfa:	f06f 0302 	mvn.w	r3, #2
 800bdfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 800be00:	e022      	b.n	800be48 <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 800be02:	f002 fbf1 	bl	800e5e8 <xTaskGetTickCount>
 800be06:	4602      	mov	r2, r0
 800be08:	6a3b      	ldr	r3, [r7, #32]
 800be0a:	1ad3      	subs	r3, r2, r3
 800be0c:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 800be0e:	69ba      	ldr	r2, [r7, #24]
 800be10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be12:	429a      	cmp	r2, r3
 800be14:	d902      	bls.n	800be1c <osThreadFlagsWait+0xcc>
          tout  = 0;
 800be16:	2300      	movs	r3, #0
 800be18:	627b      	str	r3, [r7, #36]	@ 0x24
 800be1a:	e00e      	b.n	800be3a <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 800be1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800be1e:	69bb      	ldr	r3, [r7, #24]
 800be20:	1ad3      	subs	r3, r2, r3
 800be22:	627b      	str	r3, [r7, #36]	@ 0x24
 800be24:	e009      	b.n	800be3a <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	2b00      	cmp	r3, #0
 800be2a:	d103      	bne.n	800be34 <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 800be2c:	f06f 0302 	mvn.w	r3, #2
 800be30:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800be32:	e002      	b.n	800be3a <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 800be34:	f06f 0301 	mvn.w	r3, #1
 800be38:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 800be3a:	69fb      	ldr	r3, [r7, #28]
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d1af      	bne.n	800bda0 <osThreadFlagsWait+0x50>
 800be40:	e002      	b.n	800be48 <osThreadFlagsWait+0xf8>
            break;
 800be42:	bf00      	nop
 800be44:	e000      	b.n	800be48 <osThreadFlagsWait+0xf8>
            break;
 800be46:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 800be48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800be4a:	4618      	mov	r0, r3
 800be4c:	3730      	adds	r7, #48	@ 0x30
 800be4e:	46bd      	mov	sp, r7
 800be50:	bd80      	pop	{r7, pc}

0800be52 <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800be52:	b580      	push	{r7, lr}
 800be54:	b084      	sub	sp, #16
 800be56:	af00      	add	r7, sp, #0
 800be58:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800be5a:	f3ef 8305 	mrs	r3, IPSR
 800be5e:	60bb      	str	r3, [r7, #8]
  return(result);
 800be60:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800be62:	2b00      	cmp	r3, #0
 800be64:	d003      	beq.n	800be6e <osDelay+0x1c>
    stat = osErrorISR;
 800be66:	f06f 0305 	mvn.w	r3, #5
 800be6a:	60fb      	str	r3, [r7, #12]
 800be6c:	e007      	b.n	800be7e <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800be6e:	2300      	movs	r3, #0
 800be70:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	2b00      	cmp	r3, #0
 800be76:	d002      	beq.n	800be7e <osDelay+0x2c>
      vTaskDelay(ticks);
 800be78:	6878      	ldr	r0, [r7, #4]
 800be7a:	f002 fa63 	bl	800e344 <vTaskDelay>
    }
  }

  return (stat);
 800be7e:	68fb      	ldr	r3, [r7, #12]
}
 800be80:	4618      	mov	r0, r3
 800be82:	3710      	adds	r7, #16
 800be84:	46bd      	mov	sp, r7
 800be86:	bd80      	pop	{r7, pc}

0800be88 <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 800be88:	b580      	push	{r7, lr}
 800be8a:	b086      	sub	sp, #24
 800be8c:	af00      	add	r7, sp, #0
 800be8e:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 800be90:	2300      	movs	r3, #0
 800be92:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800be94:	f3ef 8305 	mrs	r3, IPSR
 800be98:	60fb      	str	r3, [r7, #12]
  return(result);
 800be9a:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 800be9c:	2b00      	cmp	r3, #0
 800be9e:	d12d      	bne.n	800befc <osEventFlagsNew+0x74>
    mem = -1;
 800bea0:	f04f 33ff 	mov.w	r3, #4294967295
 800bea4:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	d015      	beq.n	800bed8 <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	689b      	ldr	r3, [r3, #8]
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	d006      	beq.n	800bec2 <osEventFlagsNew+0x3a>
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	68db      	ldr	r3, [r3, #12]
 800beb8:	2b1f      	cmp	r3, #31
 800beba:	d902      	bls.n	800bec2 <osEventFlagsNew+0x3a>
        mem = 1;
 800bebc:	2301      	movs	r3, #1
 800bebe:	613b      	str	r3, [r7, #16]
 800bec0:	e00c      	b.n	800bedc <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	689b      	ldr	r3, [r3, #8]
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d108      	bne.n	800bedc <osEventFlagsNew+0x54>
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	68db      	ldr	r3, [r3, #12]
 800bece:	2b00      	cmp	r3, #0
 800bed0:	d104      	bne.n	800bedc <osEventFlagsNew+0x54>
          mem = 0;
 800bed2:	2300      	movs	r3, #0
 800bed4:	613b      	str	r3, [r7, #16]
 800bed6:	e001      	b.n	800bedc <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 800bed8:	2300      	movs	r3, #0
 800beda:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 800bedc:	693b      	ldr	r3, [r7, #16]
 800bede:	2b01      	cmp	r3, #1
 800bee0:	d106      	bne.n	800bef0 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	689b      	ldr	r3, [r3, #8]
 800bee6:	4618      	mov	r0, r3
 800bee8:	f000 fc6c 	bl	800c7c4 <xEventGroupCreateStatic>
 800beec:	6178      	str	r0, [r7, #20]
 800beee:	e005      	b.n	800befc <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 800bef0:	693b      	ldr	r3, [r7, #16]
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d102      	bne.n	800befc <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 800bef6:	f000 fc9e 	bl	800c836 <xEventGroupCreate>
 800befa:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 800befc:	697b      	ldr	r3, [r7, #20]
}
 800befe:	4618      	mov	r0, r3
 800bf00:	3718      	adds	r7, #24
 800bf02:	46bd      	mov	sp, r7
 800bf04:	bd80      	pop	{r7, pc}
	...

0800bf08 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 800bf08:	b580      	push	{r7, lr}
 800bf0a:	b086      	sub	sp, #24
 800bf0c:	af00      	add	r7, sp, #0
 800bf0e:	6078      	str	r0, [r7, #4]
 800bf10:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800bf16:	693b      	ldr	r3, [r7, #16]
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	d003      	beq.n	800bf24 <osEventFlagsSet+0x1c>
 800bf1c:	683b      	ldr	r3, [r7, #0]
 800bf1e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bf22:	d303      	bcc.n	800bf2c <osEventFlagsSet+0x24>
    rflags = (uint32_t)osErrorParameter;
 800bf24:	f06f 0303 	mvn.w	r3, #3
 800bf28:	617b      	str	r3, [r7, #20]
 800bf2a:	e028      	b.n	800bf7e <osEventFlagsSet+0x76>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bf2c:	f3ef 8305 	mrs	r3, IPSR
 800bf30:	60fb      	str	r3, [r7, #12]
  return(result);
 800bf32:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	d01d      	beq.n	800bf74 <osEventFlagsSet+0x6c>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 800bf38:	2300      	movs	r3, #0
 800bf3a:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 800bf3c:	f107 0308 	add.w	r3, r7, #8
 800bf40:	461a      	mov	r2, r3
 800bf42:	6839      	ldr	r1, [r7, #0]
 800bf44:	6938      	ldr	r0, [r7, #16]
 800bf46:	f000 fe1f 	bl	800cb88 <xEventGroupSetBitsFromISR>
 800bf4a:	4603      	mov	r3, r0
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d103      	bne.n	800bf58 <osEventFlagsSet+0x50>
      rflags = (uint32_t)osErrorResource;
 800bf50:	f06f 0302 	mvn.w	r3, #2
 800bf54:	617b      	str	r3, [r7, #20]
 800bf56:	e012      	b.n	800bf7e <osEventFlagsSet+0x76>
    } else {
      rflags = flags;
 800bf58:	683b      	ldr	r3, [r7, #0]
 800bf5a:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 800bf5c:	68bb      	ldr	r3, [r7, #8]
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d00d      	beq.n	800bf7e <osEventFlagsSet+0x76>
 800bf62:	4b09      	ldr	r3, [pc, #36]	@ (800bf88 <osEventFlagsSet+0x80>)
 800bf64:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bf68:	601a      	str	r2, [r3, #0]
 800bf6a:	f3bf 8f4f 	dsb	sy
 800bf6e:	f3bf 8f6f 	isb	sy
 800bf72:	e004      	b.n	800bf7e <osEventFlagsSet+0x76>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 800bf74:	6839      	ldr	r1, [r7, #0]
 800bf76:	6938      	ldr	r0, [r7, #16]
 800bf78:	f000 fd4a 	bl	800ca10 <xEventGroupSetBits>
 800bf7c:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 800bf7e:	697b      	ldr	r3, [r7, #20]
}
 800bf80:	4618      	mov	r0, r3
 800bf82:	3718      	adds	r7, #24
 800bf84:	46bd      	mov	sp, r7
 800bf86:	bd80      	pop	{r7, pc}
 800bf88:	e000ed04 	.word	0xe000ed04

0800bf8c <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 800bf8c:	b580      	push	{r7, lr}
 800bf8e:	b08c      	sub	sp, #48	@ 0x30
 800bf90:	af02      	add	r7, sp, #8
 800bf92:	60f8      	str	r0, [r7, #12]
 800bf94:	60b9      	str	r1, [r7, #8]
 800bf96:	607a      	str	r2, [r7, #4]
 800bf98:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800bf9a:	68fb      	ldr	r3, [r7, #12]
 800bf9c:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800bf9e:	69bb      	ldr	r3, [r7, #24]
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d003      	beq.n	800bfac <osEventFlagsWait+0x20>
 800bfa4:	68bb      	ldr	r3, [r7, #8]
 800bfa6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bfaa:	d303      	bcc.n	800bfb4 <osEventFlagsWait+0x28>
    rflags = (uint32_t)osErrorParameter;
 800bfac:	f06f 0303 	mvn.w	r3, #3
 800bfb0:	61fb      	str	r3, [r7, #28]
 800bfb2:	e04b      	b.n	800c04c <osEventFlagsWait+0xc0>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bfb4:	f3ef 8305 	mrs	r3, IPSR
 800bfb8:	617b      	str	r3, [r7, #20]
  return(result);
 800bfba:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d003      	beq.n	800bfc8 <osEventFlagsWait+0x3c>
    rflags = (uint32_t)osErrorISR;
 800bfc0:	f06f 0305 	mvn.w	r3, #5
 800bfc4:	61fb      	str	r3, [r7, #28]
 800bfc6:	e041      	b.n	800c04c <osEventFlagsWait+0xc0>
  }
  else {
    if (options & osFlagsWaitAll) {
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	f003 0301 	and.w	r3, r3, #1
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d002      	beq.n	800bfd8 <osEventFlagsWait+0x4c>
      wait_all = pdTRUE;
 800bfd2:	2301      	movs	r3, #1
 800bfd4:	627b      	str	r3, [r7, #36]	@ 0x24
 800bfd6:	e001      	b.n	800bfdc <osEventFlagsWait+0x50>
    } else {
      wait_all = pdFAIL;
 800bfd8:	2300      	movs	r3, #0
 800bfda:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    if (options & osFlagsNoClear) {
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	f003 0302 	and.w	r3, r3, #2
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d002      	beq.n	800bfec <osEventFlagsWait+0x60>
      exit_clr = pdFAIL;
 800bfe6:	2300      	movs	r3, #0
 800bfe8:	623b      	str	r3, [r7, #32]
 800bfea:	e001      	b.n	800bff0 <osEventFlagsWait+0x64>
    } else {
      exit_clr = pdTRUE;
 800bfec:	2301      	movs	r3, #1
 800bfee:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 800bff0:	683b      	ldr	r3, [r7, #0]
 800bff2:	9300      	str	r3, [sp, #0]
 800bff4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bff6:	6a3a      	ldr	r2, [r7, #32]
 800bff8:	68b9      	ldr	r1, [r7, #8]
 800bffa:	69b8      	ldr	r0, [r7, #24]
 800bffc:	f000 fc36 	bl	800c86c <xEventGroupWaitBits>
 800c000:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	f003 0301 	and.w	r3, r3, #1
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d010      	beq.n	800c02e <osEventFlagsWait+0xa2>
      if ((flags & rflags) != flags) {
 800c00c:	68ba      	ldr	r2, [r7, #8]
 800c00e:	69fb      	ldr	r3, [r7, #28]
 800c010:	4013      	ands	r3, r2
 800c012:	68ba      	ldr	r2, [r7, #8]
 800c014:	429a      	cmp	r2, r3
 800c016:	d019      	beq.n	800c04c <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 800c018:	683b      	ldr	r3, [r7, #0]
 800c01a:	2b00      	cmp	r3, #0
 800c01c:	d003      	beq.n	800c026 <osEventFlagsWait+0x9a>
          rflags = (uint32_t)osErrorTimeout;
 800c01e:	f06f 0301 	mvn.w	r3, #1
 800c022:	61fb      	str	r3, [r7, #28]
 800c024:	e012      	b.n	800c04c <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 800c026:	f06f 0302 	mvn.w	r3, #2
 800c02a:	61fb      	str	r3, [r7, #28]
 800c02c:	e00e      	b.n	800c04c <osEventFlagsWait+0xc0>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 800c02e:	68ba      	ldr	r2, [r7, #8]
 800c030:	69fb      	ldr	r3, [r7, #28]
 800c032:	4013      	ands	r3, r2
 800c034:	2b00      	cmp	r3, #0
 800c036:	d109      	bne.n	800c04c <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 800c038:	683b      	ldr	r3, [r7, #0]
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d003      	beq.n	800c046 <osEventFlagsWait+0xba>
          rflags = (uint32_t)osErrorTimeout;
 800c03e:	f06f 0301 	mvn.w	r3, #1
 800c042:	61fb      	str	r3, [r7, #28]
 800c044:	e002      	b.n	800c04c <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 800c046:	f06f 0302 	mvn.w	r3, #2
 800c04a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 800c04c:	69fb      	ldr	r3, [r7, #28]
}
 800c04e:	4618      	mov	r0, r3
 800c050:	3728      	adds	r7, #40	@ 0x28
 800c052:	46bd      	mov	sp, r7
 800c054:	bd80      	pop	{r7, pc}

0800c056 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800c056:	b580      	push	{r7, lr}
 800c058:	b088      	sub	sp, #32
 800c05a:	af00      	add	r7, sp, #0
 800c05c:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800c05e:	2300      	movs	r3, #0
 800c060:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c062:	f3ef 8305 	mrs	r3, IPSR
 800c066:	60bb      	str	r3, [r7, #8]
  return(result);
 800c068:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d174      	bne.n	800c158 <osMutexNew+0x102>
    if (attr != NULL) {
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	2b00      	cmp	r3, #0
 800c072:	d003      	beq.n	800c07c <osMutexNew+0x26>
      type = attr->attr_bits;
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	685b      	ldr	r3, [r3, #4]
 800c078:	61bb      	str	r3, [r7, #24]
 800c07a:	e001      	b.n	800c080 <osMutexNew+0x2a>
    } else {
      type = 0U;
 800c07c:	2300      	movs	r3, #0
 800c07e:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800c080:	69bb      	ldr	r3, [r7, #24]
 800c082:	f003 0301 	and.w	r3, r3, #1
 800c086:	2b00      	cmp	r3, #0
 800c088:	d002      	beq.n	800c090 <osMutexNew+0x3a>
      rmtx = 1U;
 800c08a:	2301      	movs	r3, #1
 800c08c:	617b      	str	r3, [r7, #20]
 800c08e:	e001      	b.n	800c094 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800c090:	2300      	movs	r3, #0
 800c092:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800c094:	69bb      	ldr	r3, [r7, #24]
 800c096:	f003 0308 	and.w	r3, r3, #8
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	d15c      	bne.n	800c158 <osMutexNew+0x102>
      mem = -1;
 800c09e:	f04f 33ff 	mov.w	r3, #4294967295
 800c0a2:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	d015      	beq.n	800c0d6 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	689b      	ldr	r3, [r3, #8]
 800c0ae:	2b00      	cmp	r3, #0
 800c0b0:	d006      	beq.n	800c0c0 <osMutexNew+0x6a>
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	68db      	ldr	r3, [r3, #12]
 800c0b6:	2b4f      	cmp	r3, #79	@ 0x4f
 800c0b8:	d902      	bls.n	800c0c0 <osMutexNew+0x6a>
          mem = 1;
 800c0ba:	2301      	movs	r3, #1
 800c0bc:	613b      	str	r3, [r7, #16]
 800c0be:	e00c      	b.n	800c0da <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	689b      	ldr	r3, [r3, #8]
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	d108      	bne.n	800c0da <osMutexNew+0x84>
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	68db      	ldr	r3, [r3, #12]
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	d104      	bne.n	800c0da <osMutexNew+0x84>
            mem = 0;
 800c0d0:	2300      	movs	r3, #0
 800c0d2:	613b      	str	r3, [r7, #16]
 800c0d4:	e001      	b.n	800c0da <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800c0d6:	2300      	movs	r3, #0
 800c0d8:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800c0da:	693b      	ldr	r3, [r7, #16]
 800c0dc:	2b01      	cmp	r3, #1
 800c0de:	d112      	bne.n	800c106 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800c0e0:	697b      	ldr	r3, [r7, #20]
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	d007      	beq.n	800c0f6 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	689b      	ldr	r3, [r3, #8]
 800c0ea:	4619      	mov	r1, r3
 800c0ec:	2004      	movs	r0, #4
 800c0ee:	f000 ff8a 	bl	800d006 <xQueueCreateMutexStatic>
 800c0f2:	61f8      	str	r0, [r7, #28]
 800c0f4:	e016      	b.n	800c124 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	689b      	ldr	r3, [r3, #8]
 800c0fa:	4619      	mov	r1, r3
 800c0fc:	2001      	movs	r0, #1
 800c0fe:	f000 ff82 	bl	800d006 <xQueueCreateMutexStatic>
 800c102:	61f8      	str	r0, [r7, #28]
 800c104:	e00e      	b.n	800c124 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800c106:	693b      	ldr	r3, [r7, #16]
 800c108:	2b00      	cmp	r3, #0
 800c10a:	d10b      	bne.n	800c124 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800c10c:	697b      	ldr	r3, [r7, #20]
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d004      	beq.n	800c11c <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800c112:	2004      	movs	r0, #4
 800c114:	f000 ff5f 	bl	800cfd6 <xQueueCreateMutex>
 800c118:	61f8      	str	r0, [r7, #28]
 800c11a:	e003      	b.n	800c124 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800c11c:	2001      	movs	r0, #1
 800c11e:	f000 ff5a 	bl	800cfd6 <xQueueCreateMutex>
 800c122:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800c124:	69fb      	ldr	r3, [r7, #28]
 800c126:	2b00      	cmp	r3, #0
 800c128:	d00c      	beq.n	800c144 <osMutexNew+0xee>
        if (attr != NULL) {
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	2b00      	cmp	r3, #0
 800c12e:	d003      	beq.n	800c138 <osMutexNew+0xe2>
          name = attr->name;
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	681b      	ldr	r3, [r3, #0]
 800c134:	60fb      	str	r3, [r7, #12]
 800c136:	e001      	b.n	800c13c <osMutexNew+0xe6>
        } else {
          name = NULL;
 800c138:	2300      	movs	r3, #0
 800c13a:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800c13c:	68f9      	ldr	r1, [r7, #12]
 800c13e:	69f8      	ldr	r0, [r7, #28]
 800c140:	f001 fe46 	bl	800ddd0 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800c144:	69fb      	ldr	r3, [r7, #28]
 800c146:	2b00      	cmp	r3, #0
 800c148:	d006      	beq.n	800c158 <osMutexNew+0x102>
 800c14a:	697b      	ldr	r3, [r7, #20]
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d003      	beq.n	800c158 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800c150:	69fb      	ldr	r3, [r7, #28]
 800c152:	f043 0301 	orr.w	r3, r3, #1
 800c156:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800c158:	69fb      	ldr	r3, [r7, #28]
}
 800c15a:	4618      	mov	r0, r3
 800c15c:	3720      	adds	r7, #32
 800c15e:	46bd      	mov	sp, r7
 800c160:	bd80      	pop	{r7, pc}

0800c162 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800c162:	b580      	push	{r7, lr}
 800c164:	b086      	sub	sp, #24
 800c166:	af00      	add	r7, sp, #0
 800c168:	6078      	str	r0, [r7, #4]
 800c16a:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	f023 0301 	bic.w	r3, r3, #1
 800c172:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	f003 0301 	and.w	r3, r3, #1
 800c17a:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800c17c:	2300      	movs	r3, #0
 800c17e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c180:	f3ef 8305 	mrs	r3, IPSR
 800c184:	60bb      	str	r3, [r7, #8]
  return(result);
 800c186:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800c188:	2b00      	cmp	r3, #0
 800c18a:	d003      	beq.n	800c194 <osMutexAcquire+0x32>
    stat = osErrorISR;
 800c18c:	f06f 0305 	mvn.w	r3, #5
 800c190:	617b      	str	r3, [r7, #20]
 800c192:	e02c      	b.n	800c1ee <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800c194:	693b      	ldr	r3, [r7, #16]
 800c196:	2b00      	cmp	r3, #0
 800c198:	d103      	bne.n	800c1a2 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800c19a:	f06f 0303 	mvn.w	r3, #3
 800c19e:	617b      	str	r3, [r7, #20]
 800c1a0:	e025      	b.n	800c1ee <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	d011      	beq.n	800c1cc <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800c1a8:	6839      	ldr	r1, [r7, #0]
 800c1aa:	6938      	ldr	r0, [r7, #16]
 800c1ac:	f000 ff7b 	bl	800d0a6 <xQueueTakeMutexRecursive>
 800c1b0:	4603      	mov	r3, r0
 800c1b2:	2b01      	cmp	r3, #1
 800c1b4:	d01b      	beq.n	800c1ee <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800c1b6:	683b      	ldr	r3, [r7, #0]
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	d003      	beq.n	800c1c4 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800c1bc:	f06f 0301 	mvn.w	r3, #1
 800c1c0:	617b      	str	r3, [r7, #20]
 800c1c2:	e014      	b.n	800c1ee <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800c1c4:	f06f 0302 	mvn.w	r3, #2
 800c1c8:	617b      	str	r3, [r7, #20]
 800c1ca:	e010      	b.n	800c1ee <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800c1cc:	6839      	ldr	r1, [r7, #0]
 800c1ce:	6938      	ldr	r0, [r7, #16]
 800c1d0:	f001 fb20 	bl	800d814 <xQueueSemaphoreTake>
 800c1d4:	4603      	mov	r3, r0
 800c1d6:	2b01      	cmp	r3, #1
 800c1d8:	d009      	beq.n	800c1ee <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800c1da:	683b      	ldr	r3, [r7, #0]
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	d003      	beq.n	800c1e8 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800c1e0:	f06f 0301 	mvn.w	r3, #1
 800c1e4:	617b      	str	r3, [r7, #20]
 800c1e6:	e002      	b.n	800c1ee <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800c1e8:	f06f 0302 	mvn.w	r3, #2
 800c1ec:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800c1ee:	697b      	ldr	r3, [r7, #20]
}
 800c1f0:	4618      	mov	r0, r3
 800c1f2:	3718      	adds	r7, #24
 800c1f4:	46bd      	mov	sp, r7
 800c1f6:	bd80      	pop	{r7, pc}

0800c1f8 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800c1f8:	b580      	push	{r7, lr}
 800c1fa:	b086      	sub	sp, #24
 800c1fc:	af00      	add	r7, sp, #0
 800c1fe:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	f023 0301 	bic.w	r3, r3, #1
 800c206:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	f003 0301 	and.w	r3, r3, #1
 800c20e:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800c210:	2300      	movs	r3, #0
 800c212:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c214:	f3ef 8305 	mrs	r3, IPSR
 800c218:	60bb      	str	r3, [r7, #8]
  return(result);
 800c21a:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	d003      	beq.n	800c228 <osMutexRelease+0x30>
    stat = osErrorISR;
 800c220:	f06f 0305 	mvn.w	r3, #5
 800c224:	617b      	str	r3, [r7, #20]
 800c226:	e01f      	b.n	800c268 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800c228:	693b      	ldr	r3, [r7, #16]
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	d103      	bne.n	800c236 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 800c22e:	f06f 0303 	mvn.w	r3, #3
 800c232:	617b      	str	r3, [r7, #20]
 800c234:	e018      	b.n	800c268 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d009      	beq.n	800c250 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800c23c:	6938      	ldr	r0, [r7, #16]
 800c23e:	f000 fefd 	bl	800d03c <xQueueGiveMutexRecursive>
 800c242:	4603      	mov	r3, r0
 800c244:	2b01      	cmp	r3, #1
 800c246:	d00f      	beq.n	800c268 <osMutexRelease+0x70>
        stat = osErrorResource;
 800c248:	f06f 0302 	mvn.w	r3, #2
 800c24c:	617b      	str	r3, [r7, #20]
 800c24e:	e00b      	b.n	800c268 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800c250:	2300      	movs	r3, #0
 800c252:	2200      	movs	r2, #0
 800c254:	2100      	movs	r1, #0
 800c256:	6938      	ldr	r0, [r7, #16]
 800c258:	f000 ffca 	bl	800d1f0 <xQueueGenericSend>
 800c25c:	4603      	mov	r3, r0
 800c25e:	2b01      	cmp	r3, #1
 800c260:	d002      	beq.n	800c268 <osMutexRelease+0x70>
        stat = osErrorResource;
 800c262:	f06f 0302 	mvn.w	r3, #2
 800c266:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800c268:	697b      	ldr	r3, [r7, #20]
}
 800c26a:	4618      	mov	r0, r3
 800c26c:	3718      	adds	r7, #24
 800c26e:	46bd      	mov	sp, r7
 800c270:	bd80      	pop	{r7, pc}

0800c272 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800c272:	b580      	push	{r7, lr}
 800c274:	b08a      	sub	sp, #40	@ 0x28
 800c276:	af02      	add	r7, sp, #8
 800c278:	60f8      	str	r0, [r7, #12]
 800c27a:	60b9      	str	r1, [r7, #8]
 800c27c:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800c27e:	2300      	movs	r3, #0
 800c280:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c282:	f3ef 8305 	mrs	r3, IPSR
 800c286:	613b      	str	r3, [r7, #16]
  return(result);
 800c288:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	d175      	bne.n	800c37a <osSemaphoreNew+0x108>
 800c28e:	68fb      	ldr	r3, [r7, #12]
 800c290:	2b00      	cmp	r3, #0
 800c292:	d072      	beq.n	800c37a <osSemaphoreNew+0x108>
 800c294:	68ba      	ldr	r2, [r7, #8]
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	429a      	cmp	r2, r3
 800c29a:	d86e      	bhi.n	800c37a <osSemaphoreNew+0x108>
    mem = -1;
 800c29c:	f04f 33ff 	mov.w	r3, #4294967295
 800c2a0:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	d015      	beq.n	800c2d4 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	689b      	ldr	r3, [r3, #8]
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	d006      	beq.n	800c2be <osSemaphoreNew+0x4c>
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	68db      	ldr	r3, [r3, #12]
 800c2b4:	2b4f      	cmp	r3, #79	@ 0x4f
 800c2b6:	d902      	bls.n	800c2be <osSemaphoreNew+0x4c>
        mem = 1;
 800c2b8:	2301      	movs	r3, #1
 800c2ba:	61bb      	str	r3, [r7, #24]
 800c2bc:	e00c      	b.n	800c2d8 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	689b      	ldr	r3, [r3, #8]
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	d108      	bne.n	800c2d8 <osSemaphoreNew+0x66>
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	68db      	ldr	r3, [r3, #12]
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	d104      	bne.n	800c2d8 <osSemaphoreNew+0x66>
          mem = 0;
 800c2ce:	2300      	movs	r3, #0
 800c2d0:	61bb      	str	r3, [r7, #24]
 800c2d2:	e001      	b.n	800c2d8 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800c2d4:	2300      	movs	r3, #0
 800c2d6:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800c2d8:	69bb      	ldr	r3, [r7, #24]
 800c2da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c2de:	d04c      	beq.n	800c37a <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	2b01      	cmp	r3, #1
 800c2e4:	d128      	bne.n	800c338 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800c2e6:	69bb      	ldr	r3, [r7, #24]
 800c2e8:	2b01      	cmp	r3, #1
 800c2ea:	d10a      	bne.n	800c302 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	689b      	ldr	r3, [r3, #8]
 800c2f0:	2203      	movs	r2, #3
 800c2f2:	9200      	str	r2, [sp, #0]
 800c2f4:	2200      	movs	r2, #0
 800c2f6:	2100      	movs	r1, #0
 800c2f8:	2001      	movs	r0, #1
 800c2fa:	f000 fd77 	bl	800cdec <xQueueGenericCreateStatic>
 800c2fe:	61f8      	str	r0, [r7, #28]
 800c300:	e005      	b.n	800c30e <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800c302:	2203      	movs	r2, #3
 800c304:	2100      	movs	r1, #0
 800c306:	2001      	movs	r0, #1
 800c308:	f000 fded 	bl	800cee6 <xQueueGenericCreate>
 800c30c:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800c30e:	69fb      	ldr	r3, [r7, #28]
 800c310:	2b00      	cmp	r3, #0
 800c312:	d022      	beq.n	800c35a <osSemaphoreNew+0xe8>
 800c314:	68bb      	ldr	r3, [r7, #8]
 800c316:	2b00      	cmp	r3, #0
 800c318:	d01f      	beq.n	800c35a <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800c31a:	2300      	movs	r3, #0
 800c31c:	2200      	movs	r2, #0
 800c31e:	2100      	movs	r1, #0
 800c320:	69f8      	ldr	r0, [r7, #28]
 800c322:	f000 ff65 	bl	800d1f0 <xQueueGenericSend>
 800c326:	4603      	mov	r3, r0
 800c328:	2b01      	cmp	r3, #1
 800c32a:	d016      	beq.n	800c35a <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800c32c:	69f8      	ldr	r0, [r7, #28]
 800c32e:	f001 fc03 	bl	800db38 <vQueueDelete>
            hSemaphore = NULL;
 800c332:	2300      	movs	r3, #0
 800c334:	61fb      	str	r3, [r7, #28]
 800c336:	e010      	b.n	800c35a <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800c338:	69bb      	ldr	r3, [r7, #24]
 800c33a:	2b01      	cmp	r3, #1
 800c33c:	d108      	bne.n	800c350 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	689b      	ldr	r3, [r3, #8]
 800c342:	461a      	mov	r2, r3
 800c344:	68b9      	ldr	r1, [r7, #8]
 800c346:	68f8      	ldr	r0, [r7, #12]
 800c348:	f000 fee4 	bl	800d114 <xQueueCreateCountingSemaphoreStatic>
 800c34c:	61f8      	str	r0, [r7, #28]
 800c34e:	e004      	b.n	800c35a <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800c350:	68b9      	ldr	r1, [r7, #8]
 800c352:	68f8      	ldr	r0, [r7, #12]
 800c354:	f000 ff17 	bl	800d186 <xQueueCreateCountingSemaphore>
 800c358:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800c35a:	69fb      	ldr	r3, [r7, #28]
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	d00c      	beq.n	800c37a <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	2b00      	cmp	r3, #0
 800c364:	d003      	beq.n	800c36e <osSemaphoreNew+0xfc>
          name = attr->name;
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	681b      	ldr	r3, [r3, #0]
 800c36a:	617b      	str	r3, [r7, #20]
 800c36c:	e001      	b.n	800c372 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800c36e:	2300      	movs	r3, #0
 800c370:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800c372:	6979      	ldr	r1, [r7, #20]
 800c374:	69f8      	ldr	r0, [r7, #28]
 800c376:	f001 fd2b 	bl	800ddd0 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800c37a:	69fb      	ldr	r3, [r7, #28]
}
 800c37c:	4618      	mov	r0, r3
 800c37e:	3720      	adds	r7, #32
 800c380:	46bd      	mov	sp, r7
 800c382:	bd80      	pop	{r7, pc}

0800c384 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800c384:	b580      	push	{r7, lr}
 800c386:	b086      	sub	sp, #24
 800c388:	af00      	add	r7, sp, #0
 800c38a:	6078      	str	r0, [r7, #4]
 800c38c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800c392:	2300      	movs	r3, #0
 800c394:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800c396:	693b      	ldr	r3, [r7, #16]
 800c398:	2b00      	cmp	r3, #0
 800c39a:	d103      	bne.n	800c3a4 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800c39c:	f06f 0303 	mvn.w	r3, #3
 800c3a0:	617b      	str	r3, [r7, #20]
 800c3a2:	e039      	b.n	800c418 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c3a4:	f3ef 8305 	mrs	r3, IPSR
 800c3a8:	60fb      	str	r3, [r7, #12]
  return(result);
 800c3aa:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	d022      	beq.n	800c3f6 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800c3b0:	683b      	ldr	r3, [r7, #0]
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d003      	beq.n	800c3be <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800c3b6:	f06f 0303 	mvn.w	r3, #3
 800c3ba:	617b      	str	r3, [r7, #20]
 800c3bc:	e02c      	b.n	800c418 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800c3be:	2300      	movs	r3, #0
 800c3c0:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800c3c2:	f107 0308 	add.w	r3, r7, #8
 800c3c6:	461a      	mov	r2, r3
 800c3c8:	2100      	movs	r1, #0
 800c3ca:	6938      	ldr	r0, [r7, #16]
 800c3cc:	f001 fb32 	bl	800da34 <xQueueReceiveFromISR>
 800c3d0:	4603      	mov	r3, r0
 800c3d2:	2b01      	cmp	r3, #1
 800c3d4:	d003      	beq.n	800c3de <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800c3d6:	f06f 0302 	mvn.w	r3, #2
 800c3da:	617b      	str	r3, [r7, #20]
 800c3dc:	e01c      	b.n	800c418 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800c3de:	68bb      	ldr	r3, [r7, #8]
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	d019      	beq.n	800c418 <osSemaphoreAcquire+0x94>
 800c3e4:	4b0f      	ldr	r3, [pc, #60]	@ (800c424 <osSemaphoreAcquire+0xa0>)
 800c3e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c3ea:	601a      	str	r2, [r3, #0]
 800c3ec:	f3bf 8f4f 	dsb	sy
 800c3f0:	f3bf 8f6f 	isb	sy
 800c3f4:	e010      	b.n	800c418 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800c3f6:	6839      	ldr	r1, [r7, #0]
 800c3f8:	6938      	ldr	r0, [r7, #16]
 800c3fa:	f001 fa0b 	bl	800d814 <xQueueSemaphoreTake>
 800c3fe:	4603      	mov	r3, r0
 800c400:	2b01      	cmp	r3, #1
 800c402:	d009      	beq.n	800c418 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800c404:	683b      	ldr	r3, [r7, #0]
 800c406:	2b00      	cmp	r3, #0
 800c408:	d003      	beq.n	800c412 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800c40a:	f06f 0301 	mvn.w	r3, #1
 800c40e:	617b      	str	r3, [r7, #20]
 800c410:	e002      	b.n	800c418 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800c412:	f06f 0302 	mvn.w	r3, #2
 800c416:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800c418:	697b      	ldr	r3, [r7, #20]
}
 800c41a:	4618      	mov	r0, r3
 800c41c:	3718      	adds	r7, #24
 800c41e:	46bd      	mov	sp, r7
 800c420:	bd80      	pop	{r7, pc}
 800c422:	bf00      	nop
 800c424:	e000ed04 	.word	0xe000ed04

0800c428 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800c428:	b580      	push	{r7, lr}
 800c42a:	b086      	sub	sp, #24
 800c42c:	af00      	add	r7, sp, #0
 800c42e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800c434:	2300      	movs	r3, #0
 800c436:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800c438:	693b      	ldr	r3, [r7, #16]
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d103      	bne.n	800c446 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800c43e:	f06f 0303 	mvn.w	r3, #3
 800c442:	617b      	str	r3, [r7, #20]
 800c444:	e02c      	b.n	800c4a0 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c446:	f3ef 8305 	mrs	r3, IPSR
 800c44a:	60fb      	str	r3, [r7, #12]
  return(result);
 800c44c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d01a      	beq.n	800c488 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800c452:	2300      	movs	r3, #0
 800c454:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800c456:	f107 0308 	add.w	r3, r7, #8
 800c45a:	4619      	mov	r1, r3
 800c45c:	6938      	ldr	r0, [r7, #16]
 800c45e:	f001 f867 	bl	800d530 <xQueueGiveFromISR>
 800c462:	4603      	mov	r3, r0
 800c464:	2b01      	cmp	r3, #1
 800c466:	d003      	beq.n	800c470 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800c468:	f06f 0302 	mvn.w	r3, #2
 800c46c:	617b      	str	r3, [r7, #20]
 800c46e:	e017      	b.n	800c4a0 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800c470:	68bb      	ldr	r3, [r7, #8]
 800c472:	2b00      	cmp	r3, #0
 800c474:	d014      	beq.n	800c4a0 <osSemaphoreRelease+0x78>
 800c476:	4b0d      	ldr	r3, [pc, #52]	@ (800c4ac <osSemaphoreRelease+0x84>)
 800c478:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c47c:	601a      	str	r2, [r3, #0]
 800c47e:	f3bf 8f4f 	dsb	sy
 800c482:	f3bf 8f6f 	isb	sy
 800c486:	e00b      	b.n	800c4a0 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800c488:	2300      	movs	r3, #0
 800c48a:	2200      	movs	r2, #0
 800c48c:	2100      	movs	r1, #0
 800c48e:	6938      	ldr	r0, [r7, #16]
 800c490:	f000 feae 	bl	800d1f0 <xQueueGenericSend>
 800c494:	4603      	mov	r3, r0
 800c496:	2b01      	cmp	r3, #1
 800c498:	d002      	beq.n	800c4a0 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800c49a:	f06f 0302 	mvn.w	r3, #2
 800c49e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800c4a0:	697b      	ldr	r3, [r7, #20]
}
 800c4a2:	4618      	mov	r0, r3
 800c4a4:	3718      	adds	r7, #24
 800c4a6:	46bd      	mov	sp, r7
 800c4a8:	bd80      	pop	{r7, pc}
 800c4aa:	bf00      	nop
 800c4ac:	e000ed04 	.word	0xe000ed04

0800c4b0 <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 800c4b0:	b580      	push	{r7, lr}
 800c4b2:	b086      	sub	sp, #24
 800c4b4:	af00      	add	r7, sp, #0
 800c4b6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c4bc:	f3ef 8305 	mrs	r3, IPSR
 800c4c0:	60fb      	str	r3, [r7, #12]
  return(result);
 800c4c2:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d003      	beq.n	800c4d0 <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 800c4c8:	f06f 0305 	mvn.w	r3, #5
 800c4cc:	617b      	str	r3, [r7, #20]
 800c4ce:	e00e      	b.n	800c4ee <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 800c4d0:	693b      	ldr	r3, [r7, #16]
 800c4d2:	2b00      	cmp	r3, #0
 800c4d4:	d103      	bne.n	800c4de <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 800c4d6:	f06f 0303 	mvn.w	r3, #3
 800c4da:	617b      	str	r3, [r7, #20]
 800c4dc:	e007      	b.n	800c4ee <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 800c4de:	6938      	ldr	r0, [r7, #16]
 800c4e0:	f001 fca0 	bl	800de24 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 800c4e4:	2300      	movs	r3, #0
 800c4e6:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 800c4e8:	6938      	ldr	r0, [r7, #16]
 800c4ea:	f001 fb25 	bl	800db38 <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 800c4ee:	697b      	ldr	r3, [r7, #20]
}
 800c4f0:	4618      	mov	r0, r3
 800c4f2:	3718      	adds	r7, #24
 800c4f4:	46bd      	mov	sp, r7
 800c4f6:	bd80      	pop	{r7, pc}

0800c4f8 <osMessageQueueNew>:

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800c4f8:	b580      	push	{r7, lr}
 800c4fa:	b08a      	sub	sp, #40	@ 0x28
 800c4fc:	af02      	add	r7, sp, #8
 800c4fe:	60f8      	str	r0, [r7, #12]
 800c500:	60b9      	str	r1, [r7, #8]
 800c502:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800c504:	2300      	movs	r3, #0
 800c506:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c508:	f3ef 8305 	mrs	r3, IPSR
 800c50c:	613b      	str	r3, [r7, #16]
  return(result);
 800c50e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800c510:	2b00      	cmp	r3, #0
 800c512:	d15f      	bne.n	800c5d4 <osMessageQueueNew+0xdc>
 800c514:	68fb      	ldr	r3, [r7, #12]
 800c516:	2b00      	cmp	r3, #0
 800c518:	d05c      	beq.n	800c5d4 <osMessageQueueNew+0xdc>
 800c51a:	68bb      	ldr	r3, [r7, #8]
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d059      	beq.n	800c5d4 <osMessageQueueNew+0xdc>
    mem = -1;
 800c520:	f04f 33ff 	mov.w	r3, #4294967295
 800c524:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	2b00      	cmp	r3, #0
 800c52a:	d029      	beq.n	800c580 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	689b      	ldr	r3, [r3, #8]
 800c530:	2b00      	cmp	r3, #0
 800c532:	d012      	beq.n	800c55a <osMessageQueueNew+0x62>
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	68db      	ldr	r3, [r3, #12]
 800c538:	2b4f      	cmp	r3, #79	@ 0x4f
 800c53a:	d90e      	bls.n	800c55a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800c540:	2b00      	cmp	r3, #0
 800c542:	d00a      	beq.n	800c55a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	695a      	ldr	r2, [r3, #20]
 800c548:	68fb      	ldr	r3, [r7, #12]
 800c54a:	68b9      	ldr	r1, [r7, #8]
 800c54c:	fb01 f303 	mul.w	r3, r1, r3
 800c550:	429a      	cmp	r2, r3
 800c552:	d302      	bcc.n	800c55a <osMessageQueueNew+0x62>
        mem = 1;
 800c554:	2301      	movs	r3, #1
 800c556:	61bb      	str	r3, [r7, #24]
 800c558:	e014      	b.n	800c584 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	689b      	ldr	r3, [r3, #8]
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d110      	bne.n	800c584 <osMessageQueueNew+0x8c>
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	68db      	ldr	r3, [r3, #12]
 800c566:	2b00      	cmp	r3, #0
 800c568:	d10c      	bne.n	800c584 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800c56e:	2b00      	cmp	r3, #0
 800c570:	d108      	bne.n	800c584 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	695b      	ldr	r3, [r3, #20]
 800c576:	2b00      	cmp	r3, #0
 800c578:	d104      	bne.n	800c584 <osMessageQueueNew+0x8c>
          mem = 0;
 800c57a:	2300      	movs	r3, #0
 800c57c:	61bb      	str	r3, [r7, #24]
 800c57e:	e001      	b.n	800c584 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800c580:	2300      	movs	r3, #0
 800c582:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800c584:	69bb      	ldr	r3, [r7, #24]
 800c586:	2b01      	cmp	r3, #1
 800c588:	d10b      	bne.n	800c5a2 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	691a      	ldr	r2, [r3, #16]
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	689b      	ldr	r3, [r3, #8]
 800c592:	2100      	movs	r1, #0
 800c594:	9100      	str	r1, [sp, #0]
 800c596:	68b9      	ldr	r1, [r7, #8]
 800c598:	68f8      	ldr	r0, [r7, #12]
 800c59a:	f000 fc27 	bl	800cdec <xQueueGenericCreateStatic>
 800c59e:	61f8      	str	r0, [r7, #28]
 800c5a0:	e008      	b.n	800c5b4 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800c5a2:	69bb      	ldr	r3, [r7, #24]
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	d105      	bne.n	800c5b4 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800c5a8:	2200      	movs	r2, #0
 800c5aa:	68b9      	ldr	r1, [r7, #8]
 800c5ac:	68f8      	ldr	r0, [r7, #12]
 800c5ae:	f000 fc9a 	bl	800cee6 <xQueueGenericCreate>
 800c5b2:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800c5b4:	69fb      	ldr	r3, [r7, #28]
 800c5b6:	2b00      	cmp	r3, #0
 800c5b8:	d00c      	beq.n	800c5d4 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	2b00      	cmp	r3, #0
 800c5be:	d003      	beq.n	800c5c8 <osMessageQueueNew+0xd0>
        name = attr->name;
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	617b      	str	r3, [r7, #20]
 800c5c6:	e001      	b.n	800c5cc <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800c5c8:	2300      	movs	r3, #0
 800c5ca:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800c5cc:	6979      	ldr	r1, [r7, #20]
 800c5ce:	69f8      	ldr	r0, [r7, #28]
 800c5d0:	f001 fbfe 	bl	800ddd0 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800c5d4:	69fb      	ldr	r3, [r7, #28]
}
 800c5d6:	4618      	mov	r0, r3
 800c5d8:	3720      	adds	r7, #32
 800c5da:	46bd      	mov	sp, r7
 800c5dc:	bd80      	pop	{r7, pc}
	...

0800c5e0 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800c5e0:	b580      	push	{r7, lr}
 800c5e2:	b088      	sub	sp, #32
 800c5e4:	af00      	add	r7, sp, #0
 800c5e6:	60f8      	str	r0, [r7, #12]
 800c5e8:	60b9      	str	r1, [r7, #8]
 800c5ea:	603b      	str	r3, [r7, #0]
 800c5ec:	4613      	mov	r3, r2
 800c5ee:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800c5f0:	68fb      	ldr	r3, [r7, #12]
 800c5f2:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800c5f4:	2300      	movs	r3, #0
 800c5f6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c5f8:	f3ef 8305 	mrs	r3, IPSR
 800c5fc:	617b      	str	r3, [r7, #20]
  return(result);
 800c5fe:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800c600:	2b00      	cmp	r3, #0
 800c602:	d028      	beq.n	800c656 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800c604:	69bb      	ldr	r3, [r7, #24]
 800c606:	2b00      	cmp	r3, #0
 800c608:	d005      	beq.n	800c616 <osMessageQueuePut+0x36>
 800c60a:	68bb      	ldr	r3, [r7, #8]
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d002      	beq.n	800c616 <osMessageQueuePut+0x36>
 800c610:	683b      	ldr	r3, [r7, #0]
 800c612:	2b00      	cmp	r3, #0
 800c614:	d003      	beq.n	800c61e <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800c616:	f06f 0303 	mvn.w	r3, #3
 800c61a:	61fb      	str	r3, [r7, #28]
 800c61c:	e038      	b.n	800c690 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800c61e:	2300      	movs	r3, #0
 800c620:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800c622:	f107 0210 	add.w	r2, r7, #16
 800c626:	2300      	movs	r3, #0
 800c628:	68b9      	ldr	r1, [r7, #8]
 800c62a:	69b8      	ldr	r0, [r7, #24]
 800c62c:	f000 fee2 	bl	800d3f4 <xQueueGenericSendFromISR>
 800c630:	4603      	mov	r3, r0
 800c632:	2b01      	cmp	r3, #1
 800c634:	d003      	beq.n	800c63e <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800c636:	f06f 0302 	mvn.w	r3, #2
 800c63a:	61fb      	str	r3, [r7, #28]
 800c63c:	e028      	b.n	800c690 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800c63e:	693b      	ldr	r3, [r7, #16]
 800c640:	2b00      	cmp	r3, #0
 800c642:	d025      	beq.n	800c690 <osMessageQueuePut+0xb0>
 800c644:	4b15      	ldr	r3, [pc, #84]	@ (800c69c <osMessageQueuePut+0xbc>)
 800c646:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c64a:	601a      	str	r2, [r3, #0]
 800c64c:	f3bf 8f4f 	dsb	sy
 800c650:	f3bf 8f6f 	isb	sy
 800c654:	e01c      	b.n	800c690 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800c656:	69bb      	ldr	r3, [r7, #24]
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d002      	beq.n	800c662 <osMessageQueuePut+0x82>
 800c65c:	68bb      	ldr	r3, [r7, #8]
 800c65e:	2b00      	cmp	r3, #0
 800c660:	d103      	bne.n	800c66a <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800c662:	f06f 0303 	mvn.w	r3, #3
 800c666:	61fb      	str	r3, [r7, #28]
 800c668:	e012      	b.n	800c690 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800c66a:	2300      	movs	r3, #0
 800c66c:	683a      	ldr	r2, [r7, #0]
 800c66e:	68b9      	ldr	r1, [r7, #8]
 800c670:	69b8      	ldr	r0, [r7, #24]
 800c672:	f000 fdbd 	bl	800d1f0 <xQueueGenericSend>
 800c676:	4603      	mov	r3, r0
 800c678:	2b01      	cmp	r3, #1
 800c67a:	d009      	beq.n	800c690 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800c67c:	683b      	ldr	r3, [r7, #0]
 800c67e:	2b00      	cmp	r3, #0
 800c680:	d003      	beq.n	800c68a <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800c682:	f06f 0301 	mvn.w	r3, #1
 800c686:	61fb      	str	r3, [r7, #28]
 800c688:	e002      	b.n	800c690 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800c68a:	f06f 0302 	mvn.w	r3, #2
 800c68e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800c690:	69fb      	ldr	r3, [r7, #28]
}
 800c692:	4618      	mov	r0, r3
 800c694:	3720      	adds	r7, #32
 800c696:	46bd      	mov	sp, r7
 800c698:	bd80      	pop	{r7, pc}
 800c69a:	bf00      	nop
 800c69c:	e000ed04 	.word	0xe000ed04

0800c6a0 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800c6a0:	b580      	push	{r7, lr}
 800c6a2:	b088      	sub	sp, #32
 800c6a4:	af00      	add	r7, sp, #0
 800c6a6:	60f8      	str	r0, [r7, #12]
 800c6a8:	60b9      	str	r1, [r7, #8]
 800c6aa:	607a      	str	r2, [r7, #4]
 800c6ac:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800c6ae:	68fb      	ldr	r3, [r7, #12]
 800c6b0:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800c6b2:	2300      	movs	r3, #0
 800c6b4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c6b6:	f3ef 8305 	mrs	r3, IPSR
 800c6ba:	617b      	str	r3, [r7, #20]
  return(result);
 800c6bc:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800c6be:	2b00      	cmp	r3, #0
 800c6c0:	d028      	beq.n	800c714 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800c6c2:	69bb      	ldr	r3, [r7, #24]
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	d005      	beq.n	800c6d4 <osMessageQueueGet+0x34>
 800c6c8:	68bb      	ldr	r3, [r7, #8]
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	d002      	beq.n	800c6d4 <osMessageQueueGet+0x34>
 800c6ce:	683b      	ldr	r3, [r7, #0]
 800c6d0:	2b00      	cmp	r3, #0
 800c6d2:	d003      	beq.n	800c6dc <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800c6d4:	f06f 0303 	mvn.w	r3, #3
 800c6d8:	61fb      	str	r3, [r7, #28]
 800c6da:	e037      	b.n	800c74c <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800c6dc:	2300      	movs	r3, #0
 800c6de:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800c6e0:	f107 0310 	add.w	r3, r7, #16
 800c6e4:	461a      	mov	r2, r3
 800c6e6:	68b9      	ldr	r1, [r7, #8]
 800c6e8:	69b8      	ldr	r0, [r7, #24]
 800c6ea:	f001 f9a3 	bl	800da34 <xQueueReceiveFromISR>
 800c6ee:	4603      	mov	r3, r0
 800c6f0:	2b01      	cmp	r3, #1
 800c6f2:	d003      	beq.n	800c6fc <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800c6f4:	f06f 0302 	mvn.w	r3, #2
 800c6f8:	61fb      	str	r3, [r7, #28]
 800c6fa:	e027      	b.n	800c74c <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800c6fc:	693b      	ldr	r3, [r7, #16]
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d024      	beq.n	800c74c <osMessageQueueGet+0xac>
 800c702:	4b15      	ldr	r3, [pc, #84]	@ (800c758 <osMessageQueueGet+0xb8>)
 800c704:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c708:	601a      	str	r2, [r3, #0]
 800c70a:	f3bf 8f4f 	dsb	sy
 800c70e:	f3bf 8f6f 	isb	sy
 800c712:	e01b      	b.n	800c74c <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800c714:	69bb      	ldr	r3, [r7, #24]
 800c716:	2b00      	cmp	r3, #0
 800c718:	d002      	beq.n	800c720 <osMessageQueueGet+0x80>
 800c71a:	68bb      	ldr	r3, [r7, #8]
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	d103      	bne.n	800c728 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800c720:	f06f 0303 	mvn.w	r3, #3
 800c724:	61fb      	str	r3, [r7, #28]
 800c726:	e011      	b.n	800c74c <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800c728:	683a      	ldr	r2, [r7, #0]
 800c72a:	68b9      	ldr	r1, [r7, #8]
 800c72c:	69b8      	ldr	r0, [r7, #24]
 800c72e:	f000 ff8f 	bl	800d650 <xQueueReceive>
 800c732:	4603      	mov	r3, r0
 800c734:	2b01      	cmp	r3, #1
 800c736:	d009      	beq.n	800c74c <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800c738:	683b      	ldr	r3, [r7, #0]
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d003      	beq.n	800c746 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800c73e:	f06f 0301 	mvn.w	r3, #1
 800c742:	61fb      	str	r3, [r7, #28]
 800c744:	e002      	b.n	800c74c <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800c746:	f06f 0302 	mvn.w	r3, #2
 800c74a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800c74c:	69fb      	ldr	r3, [r7, #28]
}
 800c74e:	4618      	mov	r0, r3
 800c750:	3720      	adds	r7, #32
 800c752:	46bd      	mov	sp, r7
 800c754:	bd80      	pop	{r7, pc}
 800c756:	bf00      	nop
 800c758:	e000ed04 	.word	0xe000ed04

0800c75c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800c75c:	b480      	push	{r7}
 800c75e:	b085      	sub	sp, #20
 800c760:	af00      	add	r7, sp, #0
 800c762:	60f8      	str	r0, [r7, #12]
 800c764:	60b9      	str	r1, [r7, #8]
 800c766:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	4a07      	ldr	r2, [pc, #28]	@ (800c788 <vApplicationGetIdleTaskMemory+0x2c>)
 800c76c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800c76e:	68bb      	ldr	r3, [r7, #8]
 800c770:	4a06      	ldr	r2, [pc, #24]	@ (800c78c <vApplicationGetIdleTaskMemory+0x30>)
 800c772:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	2280      	movs	r2, #128	@ 0x80
 800c778:	601a      	str	r2, [r3, #0]
}
 800c77a:	bf00      	nop
 800c77c:	3714      	adds	r7, #20
 800c77e:	46bd      	mov	sp, r7
 800c780:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c784:	4770      	bx	lr
 800c786:	bf00      	nop
 800c788:	20001914 	.word	0x20001914
 800c78c:	200019bc 	.word	0x200019bc

0800c790 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800c790:	b480      	push	{r7}
 800c792:	b085      	sub	sp, #20
 800c794:	af00      	add	r7, sp, #0
 800c796:	60f8      	str	r0, [r7, #12]
 800c798:	60b9      	str	r1, [r7, #8]
 800c79a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800c79c:	68fb      	ldr	r3, [r7, #12]
 800c79e:	4a07      	ldr	r2, [pc, #28]	@ (800c7bc <vApplicationGetTimerTaskMemory+0x2c>)
 800c7a0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800c7a2:	68bb      	ldr	r3, [r7, #8]
 800c7a4:	4a06      	ldr	r2, [pc, #24]	@ (800c7c0 <vApplicationGetTimerTaskMemory+0x30>)
 800c7a6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c7ae:	601a      	str	r2, [r3, #0]
}
 800c7b0:	bf00      	nop
 800c7b2:	3714      	adds	r7, #20
 800c7b4:	46bd      	mov	sp, r7
 800c7b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ba:	4770      	bx	lr
 800c7bc:	20001bbc 	.word	0x20001bbc
 800c7c0:	20001c64 	.word	0x20001c64

0800c7c4 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 800c7c4:	b580      	push	{r7, lr}
 800c7c6:	b086      	sub	sp, #24
 800c7c8:	af00      	add	r7, sp, #0
 800c7ca:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	d10b      	bne.n	800c7ea <xEventGroupCreateStatic+0x26>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800c7d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7d6:	f383 8811 	msr	BASEPRI, r3
 800c7da:	f3bf 8f6f 	isb	sy
 800c7de:	f3bf 8f4f 	dsb	sy
 800c7e2:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800c7e4:	bf00      	nop
 800c7e6:	bf00      	nop
 800c7e8:	e7fd      	b.n	800c7e6 <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 800c7ea:	2320      	movs	r3, #32
 800c7ec:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 800c7ee:	68bb      	ldr	r3, [r7, #8]
 800c7f0:	2b20      	cmp	r3, #32
 800c7f2:	d00b      	beq.n	800c80c <xEventGroupCreateStatic+0x48>
	__asm volatile
 800c7f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7f8:	f383 8811 	msr	BASEPRI, r3
 800c7fc:	f3bf 8f6f 	isb	sy
 800c800:	f3bf 8f4f 	dsb	sy
 800c804:	60fb      	str	r3, [r7, #12]
}
 800c806:	bf00      	nop
 800c808:	bf00      	nop
 800c80a:	e7fd      	b.n	800c808 <xEventGroupCreateStatic+0x44>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 800c810:	697b      	ldr	r3, [r7, #20]
 800c812:	2b00      	cmp	r3, #0
 800c814:	d00a      	beq.n	800c82c <xEventGroupCreateStatic+0x68>
		{
			pxEventBits->uxEventBits = 0;
 800c816:	697b      	ldr	r3, [r7, #20]
 800c818:	2200      	movs	r2, #0
 800c81a:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800c81c:	697b      	ldr	r3, [r7, #20]
 800c81e:	3304      	adds	r3, #4
 800c820:	4618      	mov	r0, r3
 800c822:	f000 f9c5 	bl	800cbb0 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 800c826:	697b      	ldr	r3, [r7, #20]
 800c828:	2201      	movs	r2, #1
 800c82a:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 800c82c:	697b      	ldr	r3, [r7, #20]
	}
 800c82e:	4618      	mov	r0, r3
 800c830:	3718      	adds	r7, #24
 800c832:	46bd      	mov	sp, r7
 800c834:	bd80      	pop	{r7, pc}

0800c836 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 800c836:	b580      	push	{r7, lr}
 800c838:	b082      	sub	sp, #8
 800c83a:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 800c83c:	2020      	movs	r0, #32
 800c83e:	f003 fd45 	bl	80102cc <pvPortMalloc>
 800c842:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	2b00      	cmp	r3, #0
 800c848:	d00a      	beq.n	800c860 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	2200      	movs	r2, #0
 800c84e:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	3304      	adds	r3, #4
 800c854:	4618      	mov	r0, r3
 800c856:	f000 f9ab 	bl	800cbb0 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	2200      	movs	r2, #0
 800c85e:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 800c860:	687b      	ldr	r3, [r7, #4]
	}
 800c862:	4618      	mov	r0, r3
 800c864:	3708      	adds	r7, #8
 800c866:	46bd      	mov	sp, r7
 800c868:	bd80      	pop	{r7, pc}
	...

0800c86c <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 800c86c:	b580      	push	{r7, lr}
 800c86e:	b090      	sub	sp, #64	@ 0x40
 800c870:	af00      	add	r7, sp, #0
 800c872:	60f8      	str	r0, [r7, #12]
 800c874:	60b9      	str	r1, [r7, #8]
 800c876:	607a      	str	r2, [r7, #4]
 800c878:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 800c87a:	68fb      	ldr	r3, [r7, #12]
 800c87c:	637b      	str	r3, [r7, #52]	@ 0x34
EventBits_t uxReturn, uxControlBits = 0;
 800c87e:	2300      	movs	r3, #0
 800c880:	63bb      	str	r3, [r7, #56]	@ 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 800c882:	2300      	movs	r3, #0
 800c884:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 800c886:	68fb      	ldr	r3, [r7, #12]
 800c888:	2b00      	cmp	r3, #0
 800c88a:	d10b      	bne.n	800c8a4 <xEventGroupWaitBits+0x38>
	__asm volatile
 800c88c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c890:	f383 8811 	msr	BASEPRI, r3
 800c894:	f3bf 8f6f 	isb	sy
 800c898:	f3bf 8f4f 	dsb	sy
 800c89c:	623b      	str	r3, [r7, #32]
}
 800c89e:	bf00      	nop
 800c8a0:	bf00      	nop
 800c8a2:	e7fd      	b.n	800c8a0 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800c8a4:	68bb      	ldr	r3, [r7, #8]
 800c8a6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c8aa:	d30b      	bcc.n	800c8c4 <xEventGroupWaitBits+0x58>
	__asm volatile
 800c8ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8b0:	f383 8811 	msr	BASEPRI, r3
 800c8b4:	f3bf 8f6f 	isb	sy
 800c8b8:	f3bf 8f4f 	dsb	sy
 800c8bc:	61fb      	str	r3, [r7, #28]
}
 800c8be:	bf00      	nop
 800c8c0:	bf00      	nop
 800c8c2:	e7fd      	b.n	800c8c0 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 800c8c4:	68bb      	ldr	r3, [r7, #8]
 800c8c6:	2b00      	cmp	r3, #0
 800c8c8:	d10b      	bne.n	800c8e2 <xEventGroupWaitBits+0x76>
	__asm volatile
 800c8ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8ce:	f383 8811 	msr	BASEPRI, r3
 800c8d2:	f3bf 8f6f 	isb	sy
 800c8d6:	f3bf 8f4f 	dsb	sy
 800c8da:	61bb      	str	r3, [r7, #24]
}
 800c8dc:	bf00      	nop
 800c8de:	bf00      	nop
 800c8e0:	e7fd      	b.n	800c8de <xEventGroupWaitBits+0x72>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c8e2:	f002 fa8d 	bl	800ee00 <xTaskGetSchedulerState>
 800c8e6:	4603      	mov	r3, r0
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d102      	bne.n	800c8f2 <xEventGroupWaitBits+0x86>
 800c8ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	d101      	bne.n	800c8f6 <xEventGroupWaitBits+0x8a>
 800c8f2:	2301      	movs	r3, #1
 800c8f4:	e000      	b.n	800c8f8 <xEventGroupWaitBits+0x8c>
 800c8f6:	2300      	movs	r3, #0
 800c8f8:	2b00      	cmp	r3, #0
 800c8fa:	d10b      	bne.n	800c914 <xEventGroupWaitBits+0xa8>
	__asm volatile
 800c8fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c900:	f383 8811 	msr	BASEPRI, r3
 800c904:	f3bf 8f6f 	isb	sy
 800c908:	f3bf 8f4f 	dsb	sy
 800c90c:	617b      	str	r3, [r7, #20]
}
 800c90e:	bf00      	nop
 800c910:	bf00      	nop
 800c912:	e7fd      	b.n	800c910 <xEventGroupWaitBits+0xa4>
	}
	#endif

	vTaskSuspendAll();
 800c914:	f001 fdbc 	bl	800e490 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 800c918:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 800c91e:	683a      	ldr	r2, [r7, #0]
 800c920:	68b9      	ldr	r1, [r7, #8]
 800c922:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c924:	f000 f90d 	bl	800cb42 <prvTestWaitCondition>
 800c928:	62b8      	str	r0, [r7, #40]	@ 0x28

		if( xWaitConditionMet != pdFALSE )
 800c92a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	d00e      	beq.n	800c94e <xEventGroupWaitBits+0xe2>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 800c930:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c932:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTicksToWait = ( TickType_t ) 0;
 800c934:	2300      	movs	r3, #0
 800c936:	64bb      	str	r3, [r7, #72]	@ 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	2b00      	cmp	r3, #0
 800c93c:	d028      	beq.n	800c990 <xEventGroupWaitBits+0x124>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800c93e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c940:	681a      	ldr	r2, [r3, #0]
 800c942:	68bb      	ldr	r3, [r7, #8]
 800c944:	43db      	mvns	r3, r3
 800c946:	401a      	ands	r2, r3
 800c948:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c94a:	601a      	str	r2, [r3, #0]
 800c94c:	e020      	b.n	800c990 <xEventGroupWaitBits+0x124>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 800c94e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c950:	2b00      	cmp	r3, #0
 800c952:	d104      	bne.n	800c95e <xEventGroupWaitBits+0xf2>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 800c954:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c956:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTimeoutOccurred = pdTRUE;
 800c958:	2301      	movs	r3, #1
 800c95a:	633b      	str	r3, [r7, #48]	@ 0x30
 800c95c:	e018      	b.n	800c990 <xEventGroupWaitBits+0x124>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	2b00      	cmp	r3, #0
 800c962:	d003      	beq.n	800c96c <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 800c964:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c966:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800c96a:	63bb      	str	r3, [r7, #56]	@ 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 800c96c:	683b      	ldr	r3, [r7, #0]
 800c96e:	2b00      	cmp	r3, #0
 800c970:	d003      	beq.n	800c97a <xEventGroupWaitBits+0x10e>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 800c972:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c974:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800c978:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 800c97a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c97c:	1d18      	adds	r0, r3, #4
 800c97e:	68ba      	ldr	r2, [r7, #8]
 800c980:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c982:	4313      	orrs	r3, r2
 800c984:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c986:	4619      	mov	r1, r3
 800c988:	f001 ff96 	bl	800e8b8 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 800c98c:	2300      	movs	r3, #0
 800c98e:	63fb      	str	r3, [r7, #60]	@ 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 800c990:	f001 fd8c 	bl	800e4ac <xTaskResumeAll>
 800c994:	6278      	str	r0, [r7, #36]	@ 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 800c996:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c998:	2b00      	cmp	r3, #0
 800c99a:	d031      	beq.n	800ca00 <xEventGroupWaitBits+0x194>
	{
		if( xAlreadyYielded == pdFALSE )
 800c99c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	d107      	bne.n	800c9b2 <xEventGroupWaitBits+0x146>
		{
			portYIELD_WITHIN_API();
 800c9a2:	4b1a      	ldr	r3, [pc, #104]	@ (800ca0c <xEventGroupWaitBits+0x1a0>)
 800c9a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c9a8:	601a      	str	r2, [r3, #0]
 800c9aa:	f3bf 8f4f 	dsb	sy
 800c9ae:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 800c9b2:	f002 fb9f 	bl	800f0f4 <uxTaskResetEventItemValue>
 800c9b6:	63f8      	str	r0, [r7, #60]	@ 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 800c9b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c9ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	d11a      	bne.n	800c9f8 <xEventGroupWaitBits+0x18c>
		{
			taskENTER_CRITICAL();
 800c9c2:	f003 fb61 	bl	8010088 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 800c9c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c9c8:	681b      	ldr	r3, [r3, #0]
 800c9ca:	63fb      	str	r3, [r7, #60]	@ 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 800c9cc:	683a      	ldr	r2, [r7, #0]
 800c9ce:	68b9      	ldr	r1, [r7, #8]
 800c9d0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800c9d2:	f000 f8b6 	bl	800cb42 <prvTestWaitCondition>
 800c9d6:	4603      	mov	r3, r0
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	d009      	beq.n	800c9f0 <xEventGroupWaitBits+0x184>
				{
					if( xClearOnExit != pdFALSE )
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d006      	beq.n	800c9f0 <xEventGroupWaitBits+0x184>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800c9e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c9e4:	681a      	ldr	r2, [r3, #0]
 800c9e6:	68bb      	ldr	r3, [r7, #8]
 800c9e8:	43db      	mvns	r3, r3
 800c9ea:	401a      	ands	r2, r3
 800c9ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c9ee:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 800c9f0:	2301      	movs	r3, #1
 800c9f2:	633b      	str	r3, [r7, #48]	@ 0x30
			}
			taskEXIT_CRITICAL();
 800c9f4:	f003 fb7a 	bl	80100ec <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 800c9f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c9fa:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800c9fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 800ca00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800ca02:	4618      	mov	r0, r3
 800ca04:	3740      	adds	r7, #64	@ 0x40
 800ca06:	46bd      	mov	sp, r7
 800ca08:	bd80      	pop	{r7, pc}
 800ca0a:	bf00      	nop
 800ca0c:	e000ed04 	.word	0xe000ed04

0800ca10 <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 800ca10:	b580      	push	{r7, lr}
 800ca12:	b08e      	sub	sp, #56	@ 0x38
 800ca14:	af00      	add	r7, sp, #0
 800ca16:	6078      	str	r0, [r7, #4]
 800ca18:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 800ca1a:	2300      	movs	r3, #0
 800ca1c:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 800ca22:	2300      	movs	r3, #0
 800ca24:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	d10b      	bne.n	800ca44 <xEventGroupSetBits+0x34>
	__asm volatile
 800ca2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca30:	f383 8811 	msr	BASEPRI, r3
 800ca34:	f3bf 8f6f 	isb	sy
 800ca38:	f3bf 8f4f 	dsb	sy
 800ca3c:	613b      	str	r3, [r7, #16]
}
 800ca3e:	bf00      	nop
 800ca40:	bf00      	nop
 800ca42:	e7fd      	b.n	800ca40 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800ca44:	683b      	ldr	r3, [r7, #0]
 800ca46:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ca4a:	d30b      	bcc.n	800ca64 <xEventGroupSetBits+0x54>
	__asm volatile
 800ca4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca50:	f383 8811 	msr	BASEPRI, r3
 800ca54:	f3bf 8f6f 	isb	sy
 800ca58:	f3bf 8f4f 	dsb	sy
 800ca5c:	60fb      	str	r3, [r7, #12]
}
 800ca5e:	bf00      	nop
 800ca60:	bf00      	nop
 800ca62:	e7fd      	b.n	800ca60 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 800ca64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca66:	3304      	adds	r3, #4
 800ca68:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ca6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca6c:	3308      	adds	r3, #8
 800ca6e:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 800ca70:	f001 fd0e 	bl	800e490 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 800ca74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca76:	68db      	ldr	r3, [r3, #12]
 800ca78:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 800ca7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca7c:	681a      	ldr	r2, [r3, #0]
 800ca7e:	683b      	ldr	r3, [r7, #0]
 800ca80:	431a      	orrs	r2, r3
 800ca82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca84:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 800ca86:	e03c      	b.n	800cb02 <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 800ca88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ca8a:	685b      	ldr	r3, [r3, #4]
 800ca8c:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 800ca8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ca90:	681b      	ldr	r3, [r3, #0]
 800ca92:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 800ca94:	2300      	movs	r3, #0
 800ca96:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 800ca98:	69bb      	ldr	r3, [r7, #24]
 800ca9a:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 800ca9e:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 800caa0:	69bb      	ldr	r3, [r7, #24]
 800caa2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800caa6:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 800caa8:	697b      	ldr	r3, [r7, #20]
 800caaa:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800caae:	2b00      	cmp	r3, #0
 800cab0:	d108      	bne.n	800cac4 <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 800cab2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cab4:	681a      	ldr	r2, [r3, #0]
 800cab6:	69bb      	ldr	r3, [r7, #24]
 800cab8:	4013      	ands	r3, r2
 800caba:	2b00      	cmp	r3, #0
 800cabc:	d00b      	beq.n	800cad6 <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 800cabe:	2301      	movs	r3, #1
 800cac0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cac2:	e008      	b.n	800cad6 <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 800cac4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cac6:	681a      	ldr	r2, [r3, #0]
 800cac8:	69bb      	ldr	r3, [r7, #24]
 800caca:	4013      	ands	r3, r2
 800cacc:	69ba      	ldr	r2, [r7, #24]
 800cace:	429a      	cmp	r2, r3
 800cad0:	d101      	bne.n	800cad6 <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 800cad2:	2301      	movs	r3, #1
 800cad4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 800cad6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cad8:	2b00      	cmp	r3, #0
 800cada:	d010      	beq.n	800cafe <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 800cadc:	697b      	ldr	r3, [r7, #20]
 800cade:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	d003      	beq.n	800caee <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 800cae6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cae8:	69bb      	ldr	r3, [r7, #24]
 800caea:	4313      	orrs	r3, r2
 800caec:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 800caee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800caf0:	681b      	ldr	r3, [r3, #0]
 800caf2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800caf6:	4619      	mov	r1, r3
 800caf8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800cafa:	f001 ffab 	bl	800ea54 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 800cafe:	69fb      	ldr	r3, [r7, #28]
 800cb00:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 800cb02:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cb04:	6a3b      	ldr	r3, [r7, #32]
 800cb06:	429a      	cmp	r2, r3
 800cb08:	d1be      	bne.n	800ca88 <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 800cb0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb0c:	681a      	ldr	r2, [r3, #0]
 800cb0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb10:	43db      	mvns	r3, r3
 800cb12:	401a      	ands	r2, r3
 800cb14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb16:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 800cb18:	f001 fcc8 	bl	800e4ac <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 800cb1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb1e:	681b      	ldr	r3, [r3, #0]
}
 800cb20:	4618      	mov	r0, r3
 800cb22:	3738      	adds	r7, #56	@ 0x38
 800cb24:	46bd      	mov	sp, r7
 800cb26:	bd80      	pop	{r7, pc}

0800cb28 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 800cb28:	b580      	push	{r7, lr}
 800cb2a:	b082      	sub	sp, #8
 800cb2c:	af00      	add	r7, sp, #0
 800cb2e:	6078      	str	r0, [r7, #4]
 800cb30:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 800cb32:	6839      	ldr	r1, [r7, #0]
 800cb34:	6878      	ldr	r0, [r7, #4]
 800cb36:	f7ff ff6b 	bl	800ca10 <xEventGroupSetBits>
}
 800cb3a:	bf00      	nop
 800cb3c:	3708      	adds	r7, #8
 800cb3e:	46bd      	mov	sp, r7
 800cb40:	bd80      	pop	{r7, pc}

0800cb42 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 800cb42:	b480      	push	{r7}
 800cb44:	b087      	sub	sp, #28
 800cb46:	af00      	add	r7, sp, #0
 800cb48:	60f8      	str	r0, [r7, #12]
 800cb4a:	60b9      	str	r1, [r7, #8]
 800cb4c:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 800cb4e:	2300      	movs	r3, #0
 800cb50:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	d107      	bne.n	800cb68 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 800cb58:	68fa      	ldr	r2, [r7, #12]
 800cb5a:	68bb      	ldr	r3, [r7, #8]
 800cb5c:	4013      	ands	r3, r2
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	d00a      	beq.n	800cb78 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800cb62:	2301      	movs	r3, #1
 800cb64:	617b      	str	r3, [r7, #20]
 800cb66:	e007      	b.n	800cb78 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 800cb68:	68fa      	ldr	r2, [r7, #12]
 800cb6a:	68bb      	ldr	r3, [r7, #8]
 800cb6c:	4013      	ands	r3, r2
 800cb6e:	68ba      	ldr	r2, [r7, #8]
 800cb70:	429a      	cmp	r2, r3
 800cb72:	d101      	bne.n	800cb78 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800cb74:	2301      	movs	r3, #1
 800cb76:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 800cb78:	697b      	ldr	r3, [r7, #20]
}
 800cb7a:	4618      	mov	r0, r3
 800cb7c:	371c      	adds	r7, #28
 800cb7e:	46bd      	mov	sp, r7
 800cb80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb84:	4770      	bx	lr
	...

0800cb88 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800cb88:	b580      	push	{r7, lr}
 800cb8a:	b086      	sub	sp, #24
 800cb8c:	af00      	add	r7, sp, #0
 800cb8e:	60f8      	str	r0, [r7, #12]
 800cb90:	60b9      	str	r1, [r7, #8]
 800cb92:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	68ba      	ldr	r2, [r7, #8]
 800cb98:	68f9      	ldr	r1, [r7, #12]
 800cb9a:	4804      	ldr	r0, [pc, #16]	@ (800cbac <xEventGroupSetBitsFromISR+0x24>)
 800cb9c:	f003 f922 	bl	800fde4 <xTimerPendFunctionCallFromISR>
 800cba0:	6178      	str	r0, [r7, #20]

		return xReturn;
 800cba2:	697b      	ldr	r3, [r7, #20]
	}
 800cba4:	4618      	mov	r0, r3
 800cba6:	3718      	adds	r7, #24
 800cba8:	46bd      	mov	sp, r7
 800cbaa:	bd80      	pop	{r7, pc}
 800cbac:	0800cb29 	.word	0x0800cb29

0800cbb0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800cbb0:	b480      	push	{r7}
 800cbb2:	b083      	sub	sp, #12
 800cbb4:	af00      	add	r7, sp, #0
 800cbb6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	f103 0208 	add.w	r2, r3, #8
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	f04f 32ff 	mov.w	r2, #4294967295
 800cbc8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	f103 0208 	add.w	r2, r3, #8
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	f103 0208 	add.w	r2, r3, #8
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	2200      	movs	r2, #0
 800cbe2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800cbe4:	bf00      	nop
 800cbe6:	370c      	adds	r7, #12
 800cbe8:	46bd      	mov	sp, r7
 800cbea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbee:	4770      	bx	lr

0800cbf0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800cbf0:	b480      	push	{r7}
 800cbf2:	b083      	sub	sp, #12
 800cbf4:	af00      	add	r7, sp, #0
 800cbf6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	2200      	movs	r2, #0
 800cbfc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800cbfe:	bf00      	nop
 800cc00:	370c      	adds	r7, #12
 800cc02:	46bd      	mov	sp, r7
 800cc04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc08:	4770      	bx	lr

0800cc0a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800cc0a:	b480      	push	{r7}
 800cc0c:	b085      	sub	sp, #20
 800cc0e:	af00      	add	r7, sp, #0
 800cc10:	6078      	str	r0, [r7, #4]
 800cc12:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	685b      	ldr	r3, [r3, #4]
 800cc18:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800cc1a:	683b      	ldr	r3, [r7, #0]
 800cc1c:	68fa      	ldr	r2, [r7, #12]
 800cc1e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800cc20:	68fb      	ldr	r3, [r7, #12]
 800cc22:	689a      	ldr	r2, [r3, #8]
 800cc24:	683b      	ldr	r3, [r7, #0]
 800cc26:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800cc28:	68fb      	ldr	r3, [r7, #12]
 800cc2a:	689b      	ldr	r3, [r3, #8]
 800cc2c:	683a      	ldr	r2, [r7, #0]
 800cc2e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	683a      	ldr	r2, [r7, #0]
 800cc34:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800cc36:	683b      	ldr	r3, [r7, #0]
 800cc38:	687a      	ldr	r2, [r7, #4]
 800cc3a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	681b      	ldr	r3, [r3, #0]
 800cc40:	1c5a      	adds	r2, r3, #1
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	601a      	str	r2, [r3, #0]
}
 800cc46:	bf00      	nop
 800cc48:	3714      	adds	r7, #20
 800cc4a:	46bd      	mov	sp, r7
 800cc4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc50:	4770      	bx	lr

0800cc52 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800cc52:	b480      	push	{r7}
 800cc54:	b085      	sub	sp, #20
 800cc56:	af00      	add	r7, sp, #0
 800cc58:	6078      	str	r0, [r7, #4]
 800cc5a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800cc5c:	683b      	ldr	r3, [r7, #0]
 800cc5e:	681b      	ldr	r3, [r3, #0]
 800cc60:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800cc62:	68bb      	ldr	r3, [r7, #8]
 800cc64:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc68:	d103      	bne.n	800cc72 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	691b      	ldr	r3, [r3, #16]
 800cc6e:	60fb      	str	r3, [r7, #12]
 800cc70:	e00c      	b.n	800cc8c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	3308      	adds	r3, #8
 800cc76:	60fb      	str	r3, [r7, #12]
 800cc78:	e002      	b.n	800cc80 <vListInsert+0x2e>
 800cc7a:	68fb      	ldr	r3, [r7, #12]
 800cc7c:	685b      	ldr	r3, [r3, #4]
 800cc7e:	60fb      	str	r3, [r7, #12]
 800cc80:	68fb      	ldr	r3, [r7, #12]
 800cc82:	685b      	ldr	r3, [r3, #4]
 800cc84:	681b      	ldr	r3, [r3, #0]
 800cc86:	68ba      	ldr	r2, [r7, #8]
 800cc88:	429a      	cmp	r2, r3
 800cc8a:	d2f6      	bcs.n	800cc7a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800cc8c:	68fb      	ldr	r3, [r7, #12]
 800cc8e:	685a      	ldr	r2, [r3, #4]
 800cc90:	683b      	ldr	r3, [r7, #0]
 800cc92:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800cc94:	683b      	ldr	r3, [r7, #0]
 800cc96:	685b      	ldr	r3, [r3, #4]
 800cc98:	683a      	ldr	r2, [r7, #0]
 800cc9a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800cc9c:	683b      	ldr	r3, [r7, #0]
 800cc9e:	68fa      	ldr	r2, [r7, #12]
 800cca0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800cca2:	68fb      	ldr	r3, [r7, #12]
 800cca4:	683a      	ldr	r2, [r7, #0]
 800cca6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800cca8:	683b      	ldr	r3, [r7, #0]
 800ccaa:	687a      	ldr	r2, [r7, #4]
 800ccac:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	681b      	ldr	r3, [r3, #0]
 800ccb2:	1c5a      	adds	r2, r3, #1
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	601a      	str	r2, [r3, #0]
}
 800ccb8:	bf00      	nop
 800ccba:	3714      	adds	r7, #20
 800ccbc:	46bd      	mov	sp, r7
 800ccbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccc2:	4770      	bx	lr

0800ccc4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800ccc4:	b480      	push	{r7}
 800ccc6:	b085      	sub	sp, #20
 800ccc8:	af00      	add	r7, sp, #0
 800ccca:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	691b      	ldr	r3, [r3, #16]
 800ccd0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	685b      	ldr	r3, [r3, #4]
 800ccd6:	687a      	ldr	r2, [r7, #4]
 800ccd8:	6892      	ldr	r2, [r2, #8]
 800ccda:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	689b      	ldr	r3, [r3, #8]
 800cce0:	687a      	ldr	r2, [r7, #4]
 800cce2:	6852      	ldr	r2, [r2, #4]
 800cce4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800cce6:	68fb      	ldr	r3, [r7, #12]
 800cce8:	685b      	ldr	r3, [r3, #4]
 800ccea:	687a      	ldr	r2, [r7, #4]
 800ccec:	429a      	cmp	r2, r3
 800ccee:	d103      	bne.n	800ccf8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	689a      	ldr	r2, [r3, #8]
 800ccf4:	68fb      	ldr	r3, [r7, #12]
 800ccf6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	2200      	movs	r2, #0
 800ccfc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800ccfe:	68fb      	ldr	r3, [r7, #12]
 800cd00:	681b      	ldr	r3, [r3, #0]
 800cd02:	1e5a      	subs	r2, r3, #1
 800cd04:	68fb      	ldr	r3, [r7, #12]
 800cd06:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800cd08:	68fb      	ldr	r3, [r7, #12]
 800cd0a:	681b      	ldr	r3, [r3, #0]
}
 800cd0c:	4618      	mov	r0, r3
 800cd0e:	3714      	adds	r7, #20
 800cd10:	46bd      	mov	sp, r7
 800cd12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd16:	4770      	bx	lr

0800cd18 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800cd18:	b580      	push	{r7, lr}
 800cd1a:	b084      	sub	sp, #16
 800cd1c:	af00      	add	r7, sp, #0
 800cd1e:	6078      	str	r0, [r7, #4]
 800cd20:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800cd26:	68fb      	ldr	r3, [r7, #12]
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	d10b      	bne.n	800cd44 <xQueueGenericReset+0x2c>
	__asm volatile
 800cd2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd30:	f383 8811 	msr	BASEPRI, r3
 800cd34:	f3bf 8f6f 	isb	sy
 800cd38:	f3bf 8f4f 	dsb	sy
 800cd3c:	60bb      	str	r3, [r7, #8]
}
 800cd3e:	bf00      	nop
 800cd40:	bf00      	nop
 800cd42:	e7fd      	b.n	800cd40 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800cd44:	f003 f9a0 	bl	8010088 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	681a      	ldr	r2, [r3, #0]
 800cd4c:	68fb      	ldr	r3, [r7, #12]
 800cd4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cd50:	68f9      	ldr	r1, [r7, #12]
 800cd52:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800cd54:	fb01 f303 	mul.w	r3, r1, r3
 800cd58:	441a      	add	r2, r3
 800cd5a:	68fb      	ldr	r3, [r7, #12]
 800cd5c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800cd5e:	68fb      	ldr	r3, [r7, #12]
 800cd60:	2200      	movs	r2, #0
 800cd62:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800cd64:	68fb      	ldr	r3, [r7, #12]
 800cd66:	681a      	ldr	r2, [r3, #0]
 800cd68:	68fb      	ldr	r3, [r7, #12]
 800cd6a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	681a      	ldr	r2, [r3, #0]
 800cd70:	68fb      	ldr	r3, [r7, #12]
 800cd72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cd74:	3b01      	subs	r3, #1
 800cd76:	68f9      	ldr	r1, [r7, #12]
 800cd78:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800cd7a:	fb01 f303 	mul.w	r3, r1, r3
 800cd7e:	441a      	add	r2, r3
 800cd80:	68fb      	ldr	r3, [r7, #12]
 800cd82:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800cd84:	68fb      	ldr	r3, [r7, #12]
 800cd86:	22ff      	movs	r2, #255	@ 0xff
 800cd88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800cd8c:	68fb      	ldr	r3, [r7, #12]
 800cd8e:	22ff      	movs	r2, #255	@ 0xff
 800cd90:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800cd94:	683b      	ldr	r3, [r7, #0]
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d114      	bne.n	800cdc4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cd9a:	68fb      	ldr	r3, [r7, #12]
 800cd9c:	691b      	ldr	r3, [r3, #16]
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	d01a      	beq.n	800cdd8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	3310      	adds	r3, #16
 800cda6:	4618      	mov	r0, r3
 800cda8:	f001 fdf0 	bl	800e98c <xTaskRemoveFromEventList>
 800cdac:	4603      	mov	r3, r0
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	d012      	beq.n	800cdd8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800cdb2:	4b0d      	ldr	r3, [pc, #52]	@ (800cde8 <xQueueGenericReset+0xd0>)
 800cdb4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cdb8:	601a      	str	r2, [r3, #0]
 800cdba:	f3bf 8f4f 	dsb	sy
 800cdbe:	f3bf 8f6f 	isb	sy
 800cdc2:	e009      	b.n	800cdd8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800cdc4:	68fb      	ldr	r3, [r7, #12]
 800cdc6:	3310      	adds	r3, #16
 800cdc8:	4618      	mov	r0, r3
 800cdca:	f7ff fef1 	bl	800cbb0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800cdce:	68fb      	ldr	r3, [r7, #12]
 800cdd0:	3324      	adds	r3, #36	@ 0x24
 800cdd2:	4618      	mov	r0, r3
 800cdd4:	f7ff feec 	bl	800cbb0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800cdd8:	f003 f988 	bl	80100ec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800cddc:	2301      	movs	r3, #1
}
 800cdde:	4618      	mov	r0, r3
 800cde0:	3710      	adds	r7, #16
 800cde2:	46bd      	mov	sp, r7
 800cde4:	bd80      	pop	{r7, pc}
 800cde6:	bf00      	nop
 800cde8:	e000ed04 	.word	0xe000ed04

0800cdec <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800cdec:	b580      	push	{r7, lr}
 800cdee:	b08e      	sub	sp, #56	@ 0x38
 800cdf0:	af02      	add	r7, sp, #8
 800cdf2:	60f8      	str	r0, [r7, #12]
 800cdf4:	60b9      	str	r1, [r7, #8]
 800cdf6:	607a      	str	r2, [r7, #4]
 800cdf8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800cdfa:	68fb      	ldr	r3, [r7, #12]
 800cdfc:	2b00      	cmp	r3, #0
 800cdfe:	d10b      	bne.n	800ce18 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800ce00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce04:	f383 8811 	msr	BASEPRI, r3
 800ce08:	f3bf 8f6f 	isb	sy
 800ce0c:	f3bf 8f4f 	dsb	sy
 800ce10:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800ce12:	bf00      	nop
 800ce14:	bf00      	nop
 800ce16:	e7fd      	b.n	800ce14 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800ce18:	683b      	ldr	r3, [r7, #0]
 800ce1a:	2b00      	cmp	r3, #0
 800ce1c:	d10b      	bne.n	800ce36 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800ce1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce22:	f383 8811 	msr	BASEPRI, r3
 800ce26:	f3bf 8f6f 	isb	sy
 800ce2a:	f3bf 8f4f 	dsb	sy
 800ce2e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800ce30:	bf00      	nop
 800ce32:	bf00      	nop
 800ce34:	e7fd      	b.n	800ce32 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d002      	beq.n	800ce42 <xQueueGenericCreateStatic+0x56>
 800ce3c:	68bb      	ldr	r3, [r7, #8]
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	d001      	beq.n	800ce46 <xQueueGenericCreateStatic+0x5a>
 800ce42:	2301      	movs	r3, #1
 800ce44:	e000      	b.n	800ce48 <xQueueGenericCreateStatic+0x5c>
 800ce46:	2300      	movs	r3, #0
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	d10b      	bne.n	800ce64 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800ce4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce50:	f383 8811 	msr	BASEPRI, r3
 800ce54:	f3bf 8f6f 	isb	sy
 800ce58:	f3bf 8f4f 	dsb	sy
 800ce5c:	623b      	str	r3, [r7, #32]
}
 800ce5e:	bf00      	nop
 800ce60:	bf00      	nop
 800ce62:	e7fd      	b.n	800ce60 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	2b00      	cmp	r3, #0
 800ce68:	d102      	bne.n	800ce70 <xQueueGenericCreateStatic+0x84>
 800ce6a:	68bb      	ldr	r3, [r7, #8]
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	d101      	bne.n	800ce74 <xQueueGenericCreateStatic+0x88>
 800ce70:	2301      	movs	r3, #1
 800ce72:	e000      	b.n	800ce76 <xQueueGenericCreateStatic+0x8a>
 800ce74:	2300      	movs	r3, #0
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d10b      	bne.n	800ce92 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800ce7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce7e:	f383 8811 	msr	BASEPRI, r3
 800ce82:	f3bf 8f6f 	isb	sy
 800ce86:	f3bf 8f4f 	dsb	sy
 800ce8a:	61fb      	str	r3, [r7, #28]
}
 800ce8c:	bf00      	nop
 800ce8e:	bf00      	nop
 800ce90:	e7fd      	b.n	800ce8e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800ce92:	2350      	movs	r3, #80	@ 0x50
 800ce94:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800ce96:	697b      	ldr	r3, [r7, #20]
 800ce98:	2b50      	cmp	r3, #80	@ 0x50
 800ce9a:	d00b      	beq.n	800ceb4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800ce9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cea0:	f383 8811 	msr	BASEPRI, r3
 800cea4:	f3bf 8f6f 	isb	sy
 800cea8:	f3bf 8f4f 	dsb	sy
 800ceac:	61bb      	str	r3, [r7, #24]
}
 800ceae:	bf00      	nop
 800ceb0:	bf00      	nop
 800ceb2:	e7fd      	b.n	800ceb0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800ceb4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ceb6:	683b      	ldr	r3, [r7, #0]
 800ceb8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800ceba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cebc:	2b00      	cmp	r3, #0
 800cebe:	d00d      	beq.n	800cedc <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800cec0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cec2:	2201      	movs	r2, #1
 800cec4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800cec8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800cecc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cece:	9300      	str	r3, [sp, #0]
 800ced0:	4613      	mov	r3, r2
 800ced2:	687a      	ldr	r2, [r7, #4]
 800ced4:	68b9      	ldr	r1, [r7, #8]
 800ced6:	68f8      	ldr	r0, [r7, #12]
 800ced8:	f000 f840 	bl	800cf5c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800cedc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800cede:	4618      	mov	r0, r3
 800cee0:	3730      	adds	r7, #48	@ 0x30
 800cee2:	46bd      	mov	sp, r7
 800cee4:	bd80      	pop	{r7, pc}

0800cee6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800cee6:	b580      	push	{r7, lr}
 800cee8:	b08a      	sub	sp, #40	@ 0x28
 800ceea:	af02      	add	r7, sp, #8
 800ceec:	60f8      	str	r0, [r7, #12]
 800ceee:	60b9      	str	r1, [r7, #8]
 800cef0:	4613      	mov	r3, r2
 800cef2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800cef4:	68fb      	ldr	r3, [r7, #12]
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	d10b      	bne.n	800cf12 <xQueueGenericCreate+0x2c>
	__asm volatile
 800cefa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cefe:	f383 8811 	msr	BASEPRI, r3
 800cf02:	f3bf 8f6f 	isb	sy
 800cf06:	f3bf 8f4f 	dsb	sy
 800cf0a:	613b      	str	r3, [r7, #16]
}
 800cf0c:	bf00      	nop
 800cf0e:	bf00      	nop
 800cf10:	e7fd      	b.n	800cf0e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cf12:	68fb      	ldr	r3, [r7, #12]
 800cf14:	68ba      	ldr	r2, [r7, #8]
 800cf16:	fb02 f303 	mul.w	r3, r2, r3
 800cf1a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800cf1c:	69fb      	ldr	r3, [r7, #28]
 800cf1e:	3350      	adds	r3, #80	@ 0x50
 800cf20:	4618      	mov	r0, r3
 800cf22:	f003 f9d3 	bl	80102cc <pvPortMalloc>
 800cf26:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800cf28:	69bb      	ldr	r3, [r7, #24]
 800cf2a:	2b00      	cmp	r3, #0
 800cf2c:	d011      	beq.n	800cf52 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800cf2e:	69bb      	ldr	r3, [r7, #24]
 800cf30:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800cf32:	697b      	ldr	r3, [r7, #20]
 800cf34:	3350      	adds	r3, #80	@ 0x50
 800cf36:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800cf38:	69bb      	ldr	r3, [r7, #24]
 800cf3a:	2200      	movs	r2, #0
 800cf3c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800cf40:	79fa      	ldrb	r2, [r7, #7]
 800cf42:	69bb      	ldr	r3, [r7, #24]
 800cf44:	9300      	str	r3, [sp, #0]
 800cf46:	4613      	mov	r3, r2
 800cf48:	697a      	ldr	r2, [r7, #20]
 800cf4a:	68b9      	ldr	r1, [r7, #8]
 800cf4c:	68f8      	ldr	r0, [r7, #12]
 800cf4e:	f000 f805 	bl	800cf5c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800cf52:	69bb      	ldr	r3, [r7, #24]
	}
 800cf54:	4618      	mov	r0, r3
 800cf56:	3720      	adds	r7, #32
 800cf58:	46bd      	mov	sp, r7
 800cf5a:	bd80      	pop	{r7, pc}

0800cf5c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800cf5c:	b580      	push	{r7, lr}
 800cf5e:	b084      	sub	sp, #16
 800cf60:	af00      	add	r7, sp, #0
 800cf62:	60f8      	str	r0, [r7, #12]
 800cf64:	60b9      	str	r1, [r7, #8]
 800cf66:	607a      	str	r2, [r7, #4]
 800cf68:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800cf6a:	68bb      	ldr	r3, [r7, #8]
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d103      	bne.n	800cf78 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800cf70:	69bb      	ldr	r3, [r7, #24]
 800cf72:	69ba      	ldr	r2, [r7, #24]
 800cf74:	601a      	str	r2, [r3, #0]
 800cf76:	e002      	b.n	800cf7e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800cf78:	69bb      	ldr	r3, [r7, #24]
 800cf7a:	687a      	ldr	r2, [r7, #4]
 800cf7c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800cf7e:	69bb      	ldr	r3, [r7, #24]
 800cf80:	68fa      	ldr	r2, [r7, #12]
 800cf82:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800cf84:	69bb      	ldr	r3, [r7, #24]
 800cf86:	68ba      	ldr	r2, [r7, #8]
 800cf88:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800cf8a:	2101      	movs	r1, #1
 800cf8c:	69b8      	ldr	r0, [r7, #24]
 800cf8e:	f7ff fec3 	bl	800cd18 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800cf92:	69bb      	ldr	r3, [r7, #24]
 800cf94:	78fa      	ldrb	r2, [r7, #3]
 800cf96:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800cf9a:	bf00      	nop
 800cf9c:	3710      	adds	r7, #16
 800cf9e:	46bd      	mov	sp, r7
 800cfa0:	bd80      	pop	{r7, pc}

0800cfa2 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800cfa2:	b580      	push	{r7, lr}
 800cfa4:	b082      	sub	sp, #8
 800cfa6:	af00      	add	r7, sp, #0
 800cfa8:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d00e      	beq.n	800cfce <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	2200      	movs	r2, #0
 800cfb4:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	2200      	movs	r2, #0
 800cfba:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	2200      	movs	r2, #0
 800cfc0:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800cfc2:	2300      	movs	r3, #0
 800cfc4:	2200      	movs	r2, #0
 800cfc6:	2100      	movs	r1, #0
 800cfc8:	6878      	ldr	r0, [r7, #4]
 800cfca:	f000 f911 	bl	800d1f0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800cfce:	bf00      	nop
 800cfd0:	3708      	adds	r7, #8
 800cfd2:	46bd      	mov	sp, r7
 800cfd4:	bd80      	pop	{r7, pc}

0800cfd6 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800cfd6:	b580      	push	{r7, lr}
 800cfd8:	b086      	sub	sp, #24
 800cfda:	af00      	add	r7, sp, #0
 800cfdc:	4603      	mov	r3, r0
 800cfde:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800cfe0:	2301      	movs	r3, #1
 800cfe2:	617b      	str	r3, [r7, #20]
 800cfe4:	2300      	movs	r3, #0
 800cfe6:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800cfe8:	79fb      	ldrb	r3, [r7, #7]
 800cfea:	461a      	mov	r2, r3
 800cfec:	6939      	ldr	r1, [r7, #16]
 800cfee:	6978      	ldr	r0, [r7, #20]
 800cff0:	f7ff ff79 	bl	800cee6 <xQueueGenericCreate>
 800cff4:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800cff6:	68f8      	ldr	r0, [r7, #12]
 800cff8:	f7ff ffd3 	bl	800cfa2 <prvInitialiseMutex>

		return xNewQueue;
 800cffc:	68fb      	ldr	r3, [r7, #12]
	}
 800cffe:	4618      	mov	r0, r3
 800d000:	3718      	adds	r7, #24
 800d002:	46bd      	mov	sp, r7
 800d004:	bd80      	pop	{r7, pc}

0800d006 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800d006:	b580      	push	{r7, lr}
 800d008:	b088      	sub	sp, #32
 800d00a:	af02      	add	r7, sp, #8
 800d00c:	4603      	mov	r3, r0
 800d00e:	6039      	str	r1, [r7, #0]
 800d010:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800d012:	2301      	movs	r3, #1
 800d014:	617b      	str	r3, [r7, #20]
 800d016:	2300      	movs	r3, #0
 800d018:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800d01a:	79fb      	ldrb	r3, [r7, #7]
 800d01c:	9300      	str	r3, [sp, #0]
 800d01e:	683b      	ldr	r3, [r7, #0]
 800d020:	2200      	movs	r2, #0
 800d022:	6939      	ldr	r1, [r7, #16]
 800d024:	6978      	ldr	r0, [r7, #20]
 800d026:	f7ff fee1 	bl	800cdec <xQueueGenericCreateStatic>
 800d02a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800d02c:	68f8      	ldr	r0, [r7, #12]
 800d02e:	f7ff ffb8 	bl	800cfa2 <prvInitialiseMutex>

		return xNewQueue;
 800d032:	68fb      	ldr	r3, [r7, #12]
	}
 800d034:	4618      	mov	r0, r3
 800d036:	3718      	adds	r7, #24
 800d038:	46bd      	mov	sp, r7
 800d03a:	bd80      	pop	{r7, pc}

0800d03c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800d03c:	b590      	push	{r4, r7, lr}
 800d03e:	b087      	sub	sp, #28
 800d040:	af00      	add	r7, sp, #0
 800d042:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800d048:	693b      	ldr	r3, [r7, #16]
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	d10b      	bne.n	800d066 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 800d04e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d052:	f383 8811 	msr	BASEPRI, r3
 800d056:	f3bf 8f6f 	isb	sy
 800d05a:	f3bf 8f4f 	dsb	sy
 800d05e:	60fb      	str	r3, [r7, #12]
}
 800d060:	bf00      	nop
 800d062:	bf00      	nop
 800d064:	e7fd      	b.n	800d062 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800d066:	693b      	ldr	r3, [r7, #16]
 800d068:	689c      	ldr	r4, [r3, #8]
 800d06a:	f001 feb9 	bl	800ede0 <xTaskGetCurrentTaskHandle>
 800d06e:	4603      	mov	r3, r0
 800d070:	429c      	cmp	r4, r3
 800d072:	d111      	bne.n	800d098 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800d074:	693b      	ldr	r3, [r7, #16]
 800d076:	68db      	ldr	r3, [r3, #12]
 800d078:	1e5a      	subs	r2, r3, #1
 800d07a:	693b      	ldr	r3, [r7, #16]
 800d07c:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800d07e:	693b      	ldr	r3, [r7, #16]
 800d080:	68db      	ldr	r3, [r3, #12]
 800d082:	2b00      	cmp	r3, #0
 800d084:	d105      	bne.n	800d092 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800d086:	2300      	movs	r3, #0
 800d088:	2200      	movs	r2, #0
 800d08a:	2100      	movs	r1, #0
 800d08c:	6938      	ldr	r0, [r7, #16]
 800d08e:	f000 f8af 	bl	800d1f0 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800d092:	2301      	movs	r3, #1
 800d094:	617b      	str	r3, [r7, #20]
 800d096:	e001      	b.n	800d09c <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800d098:	2300      	movs	r3, #0
 800d09a:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800d09c:	697b      	ldr	r3, [r7, #20]
	}
 800d09e:	4618      	mov	r0, r3
 800d0a0:	371c      	adds	r7, #28
 800d0a2:	46bd      	mov	sp, r7
 800d0a4:	bd90      	pop	{r4, r7, pc}

0800d0a6 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800d0a6:	b590      	push	{r4, r7, lr}
 800d0a8:	b087      	sub	sp, #28
 800d0aa:	af00      	add	r7, sp, #0
 800d0ac:	6078      	str	r0, [r7, #4]
 800d0ae:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800d0b4:	693b      	ldr	r3, [r7, #16]
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	d10b      	bne.n	800d0d2 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 800d0ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d0be:	f383 8811 	msr	BASEPRI, r3
 800d0c2:	f3bf 8f6f 	isb	sy
 800d0c6:	f3bf 8f4f 	dsb	sy
 800d0ca:	60fb      	str	r3, [r7, #12]
}
 800d0cc:	bf00      	nop
 800d0ce:	bf00      	nop
 800d0d0:	e7fd      	b.n	800d0ce <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800d0d2:	693b      	ldr	r3, [r7, #16]
 800d0d4:	689c      	ldr	r4, [r3, #8]
 800d0d6:	f001 fe83 	bl	800ede0 <xTaskGetCurrentTaskHandle>
 800d0da:	4603      	mov	r3, r0
 800d0dc:	429c      	cmp	r4, r3
 800d0de:	d107      	bne.n	800d0f0 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800d0e0:	693b      	ldr	r3, [r7, #16]
 800d0e2:	68db      	ldr	r3, [r3, #12]
 800d0e4:	1c5a      	adds	r2, r3, #1
 800d0e6:	693b      	ldr	r3, [r7, #16]
 800d0e8:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800d0ea:	2301      	movs	r3, #1
 800d0ec:	617b      	str	r3, [r7, #20]
 800d0ee:	e00c      	b.n	800d10a <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800d0f0:	6839      	ldr	r1, [r7, #0]
 800d0f2:	6938      	ldr	r0, [r7, #16]
 800d0f4:	f000 fb8e 	bl	800d814 <xQueueSemaphoreTake>
 800d0f8:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800d0fa:	697b      	ldr	r3, [r7, #20]
 800d0fc:	2b00      	cmp	r3, #0
 800d0fe:	d004      	beq.n	800d10a <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800d100:	693b      	ldr	r3, [r7, #16]
 800d102:	68db      	ldr	r3, [r3, #12]
 800d104:	1c5a      	adds	r2, r3, #1
 800d106:	693b      	ldr	r3, [r7, #16]
 800d108:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800d10a:	697b      	ldr	r3, [r7, #20]
	}
 800d10c:	4618      	mov	r0, r3
 800d10e:	371c      	adds	r7, #28
 800d110:	46bd      	mov	sp, r7
 800d112:	bd90      	pop	{r4, r7, pc}

0800d114 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800d114:	b580      	push	{r7, lr}
 800d116:	b08a      	sub	sp, #40	@ 0x28
 800d118:	af02      	add	r7, sp, #8
 800d11a:	60f8      	str	r0, [r7, #12]
 800d11c:	60b9      	str	r1, [r7, #8]
 800d11e:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800d120:	68fb      	ldr	r3, [r7, #12]
 800d122:	2b00      	cmp	r3, #0
 800d124:	d10b      	bne.n	800d13e <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 800d126:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d12a:	f383 8811 	msr	BASEPRI, r3
 800d12e:	f3bf 8f6f 	isb	sy
 800d132:	f3bf 8f4f 	dsb	sy
 800d136:	61bb      	str	r3, [r7, #24]
}
 800d138:	bf00      	nop
 800d13a:	bf00      	nop
 800d13c:	e7fd      	b.n	800d13a <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800d13e:	68ba      	ldr	r2, [r7, #8]
 800d140:	68fb      	ldr	r3, [r7, #12]
 800d142:	429a      	cmp	r2, r3
 800d144:	d90b      	bls.n	800d15e <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 800d146:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d14a:	f383 8811 	msr	BASEPRI, r3
 800d14e:	f3bf 8f6f 	isb	sy
 800d152:	f3bf 8f4f 	dsb	sy
 800d156:	617b      	str	r3, [r7, #20]
}
 800d158:	bf00      	nop
 800d15a:	bf00      	nop
 800d15c:	e7fd      	b.n	800d15a <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800d15e:	2302      	movs	r3, #2
 800d160:	9300      	str	r3, [sp, #0]
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	2200      	movs	r2, #0
 800d166:	2100      	movs	r1, #0
 800d168:	68f8      	ldr	r0, [r7, #12]
 800d16a:	f7ff fe3f 	bl	800cdec <xQueueGenericCreateStatic>
 800d16e:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800d170:	69fb      	ldr	r3, [r7, #28]
 800d172:	2b00      	cmp	r3, #0
 800d174:	d002      	beq.n	800d17c <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800d176:	69fb      	ldr	r3, [r7, #28]
 800d178:	68ba      	ldr	r2, [r7, #8]
 800d17a:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800d17c:	69fb      	ldr	r3, [r7, #28]
	}
 800d17e:	4618      	mov	r0, r3
 800d180:	3720      	adds	r7, #32
 800d182:	46bd      	mov	sp, r7
 800d184:	bd80      	pop	{r7, pc}

0800d186 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800d186:	b580      	push	{r7, lr}
 800d188:	b086      	sub	sp, #24
 800d18a:	af00      	add	r7, sp, #0
 800d18c:	6078      	str	r0, [r7, #4]
 800d18e:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	2b00      	cmp	r3, #0
 800d194:	d10b      	bne.n	800d1ae <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 800d196:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d19a:	f383 8811 	msr	BASEPRI, r3
 800d19e:	f3bf 8f6f 	isb	sy
 800d1a2:	f3bf 8f4f 	dsb	sy
 800d1a6:	613b      	str	r3, [r7, #16]
}
 800d1a8:	bf00      	nop
 800d1aa:	bf00      	nop
 800d1ac:	e7fd      	b.n	800d1aa <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800d1ae:	683a      	ldr	r2, [r7, #0]
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	429a      	cmp	r2, r3
 800d1b4:	d90b      	bls.n	800d1ce <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 800d1b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1ba:	f383 8811 	msr	BASEPRI, r3
 800d1be:	f3bf 8f6f 	isb	sy
 800d1c2:	f3bf 8f4f 	dsb	sy
 800d1c6:	60fb      	str	r3, [r7, #12]
}
 800d1c8:	bf00      	nop
 800d1ca:	bf00      	nop
 800d1cc:	e7fd      	b.n	800d1ca <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800d1ce:	2202      	movs	r2, #2
 800d1d0:	2100      	movs	r1, #0
 800d1d2:	6878      	ldr	r0, [r7, #4]
 800d1d4:	f7ff fe87 	bl	800cee6 <xQueueGenericCreate>
 800d1d8:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800d1da:	697b      	ldr	r3, [r7, #20]
 800d1dc:	2b00      	cmp	r3, #0
 800d1de:	d002      	beq.n	800d1e6 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800d1e0:	697b      	ldr	r3, [r7, #20]
 800d1e2:	683a      	ldr	r2, [r7, #0]
 800d1e4:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800d1e6:	697b      	ldr	r3, [r7, #20]
	}
 800d1e8:	4618      	mov	r0, r3
 800d1ea:	3718      	adds	r7, #24
 800d1ec:	46bd      	mov	sp, r7
 800d1ee:	bd80      	pop	{r7, pc}

0800d1f0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800d1f0:	b580      	push	{r7, lr}
 800d1f2:	b08e      	sub	sp, #56	@ 0x38
 800d1f4:	af00      	add	r7, sp, #0
 800d1f6:	60f8      	str	r0, [r7, #12]
 800d1f8:	60b9      	str	r1, [r7, #8]
 800d1fa:	607a      	str	r2, [r7, #4]
 800d1fc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800d1fe:	2300      	movs	r3, #0
 800d200:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d202:	68fb      	ldr	r3, [r7, #12]
 800d204:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800d206:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d208:	2b00      	cmp	r3, #0
 800d20a:	d10b      	bne.n	800d224 <xQueueGenericSend+0x34>
	__asm volatile
 800d20c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d210:	f383 8811 	msr	BASEPRI, r3
 800d214:	f3bf 8f6f 	isb	sy
 800d218:	f3bf 8f4f 	dsb	sy
 800d21c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d21e:	bf00      	nop
 800d220:	bf00      	nop
 800d222:	e7fd      	b.n	800d220 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d224:	68bb      	ldr	r3, [r7, #8]
 800d226:	2b00      	cmp	r3, #0
 800d228:	d103      	bne.n	800d232 <xQueueGenericSend+0x42>
 800d22a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d22c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d22e:	2b00      	cmp	r3, #0
 800d230:	d101      	bne.n	800d236 <xQueueGenericSend+0x46>
 800d232:	2301      	movs	r3, #1
 800d234:	e000      	b.n	800d238 <xQueueGenericSend+0x48>
 800d236:	2300      	movs	r3, #0
 800d238:	2b00      	cmp	r3, #0
 800d23a:	d10b      	bne.n	800d254 <xQueueGenericSend+0x64>
	__asm volatile
 800d23c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d240:	f383 8811 	msr	BASEPRI, r3
 800d244:	f3bf 8f6f 	isb	sy
 800d248:	f3bf 8f4f 	dsb	sy
 800d24c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d24e:	bf00      	nop
 800d250:	bf00      	nop
 800d252:	e7fd      	b.n	800d250 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d254:	683b      	ldr	r3, [r7, #0]
 800d256:	2b02      	cmp	r3, #2
 800d258:	d103      	bne.n	800d262 <xQueueGenericSend+0x72>
 800d25a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d25c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d25e:	2b01      	cmp	r3, #1
 800d260:	d101      	bne.n	800d266 <xQueueGenericSend+0x76>
 800d262:	2301      	movs	r3, #1
 800d264:	e000      	b.n	800d268 <xQueueGenericSend+0x78>
 800d266:	2300      	movs	r3, #0
 800d268:	2b00      	cmp	r3, #0
 800d26a:	d10b      	bne.n	800d284 <xQueueGenericSend+0x94>
	__asm volatile
 800d26c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d270:	f383 8811 	msr	BASEPRI, r3
 800d274:	f3bf 8f6f 	isb	sy
 800d278:	f3bf 8f4f 	dsb	sy
 800d27c:	623b      	str	r3, [r7, #32]
}
 800d27e:	bf00      	nop
 800d280:	bf00      	nop
 800d282:	e7fd      	b.n	800d280 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d284:	f001 fdbc 	bl	800ee00 <xTaskGetSchedulerState>
 800d288:	4603      	mov	r3, r0
 800d28a:	2b00      	cmp	r3, #0
 800d28c:	d102      	bne.n	800d294 <xQueueGenericSend+0xa4>
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	2b00      	cmp	r3, #0
 800d292:	d101      	bne.n	800d298 <xQueueGenericSend+0xa8>
 800d294:	2301      	movs	r3, #1
 800d296:	e000      	b.n	800d29a <xQueueGenericSend+0xaa>
 800d298:	2300      	movs	r3, #0
 800d29a:	2b00      	cmp	r3, #0
 800d29c:	d10b      	bne.n	800d2b6 <xQueueGenericSend+0xc6>
	__asm volatile
 800d29e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d2a2:	f383 8811 	msr	BASEPRI, r3
 800d2a6:	f3bf 8f6f 	isb	sy
 800d2aa:	f3bf 8f4f 	dsb	sy
 800d2ae:	61fb      	str	r3, [r7, #28]
}
 800d2b0:	bf00      	nop
 800d2b2:	bf00      	nop
 800d2b4:	e7fd      	b.n	800d2b2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d2b6:	f002 fee7 	bl	8010088 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d2ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d2be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d2c2:	429a      	cmp	r2, r3
 800d2c4:	d302      	bcc.n	800d2cc <xQueueGenericSend+0xdc>
 800d2c6:	683b      	ldr	r3, [r7, #0]
 800d2c8:	2b02      	cmp	r3, #2
 800d2ca:	d129      	bne.n	800d320 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d2cc:	683a      	ldr	r2, [r7, #0]
 800d2ce:	68b9      	ldr	r1, [r7, #8]
 800d2d0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d2d2:	f000 fc6d 	bl	800dbb0 <prvCopyDataToQueue>
 800d2d6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d2d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	d010      	beq.n	800d302 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d2e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2e2:	3324      	adds	r3, #36	@ 0x24
 800d2e4:	4618      	mov	r0, r3
 800d2e6:	f001 fb51 	bl	800e98c <xTaskRemoveFromEventList>
 800d2ea:	4603      	mov	r3, r0
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	d013      	beq.n	800d318 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800d2f0:	4b3f      	ldr	r3, [pc, #252]	@ (800d3f0 <xQueueGenericSend+0x200>)
 800d2f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d2f6:	601a      	str	r2, [r3, #0]
 800d2f8:	f3bf 8f4f 	dsb	sy
 800d2fc:	f3bf 8f6f 	isb	sy
 800d300:	e00a      	b.n	800d318 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800d302:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d304:	2b00      	cmp	r3, #0
 800d306:	d007      	beq.n	800d318 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800d308:	4b39      	ldr	r3, [pc, #228]	@ (800d3f0 <xQueueGenericSend+0x200>)
 800d30a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d30e:	601a      	str	r2, [r3, #0]
 800d310:	f3bf 8f4f 	dsb	sy
 800d314:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800d318:	f002 fee8 	bl	80100ec <vPortExitCritical>
				return pdPASS;
 800d31c:	2301      	movs	r3, #1
 800d31e:	e063      	b.n	800d3e8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	2b00      	cmp	r3, #0
 800d324:	d103      	bne.n	800d32e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d326:	f002 fee1 	bl	80100ec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800d32a:	2300      	movs	r3, #0
 800d32c:	e05c      	b.n	800d3e8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d32e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d330:	2b00      	cmp	r3, #0
 800d332:	d106      	bne.n	800d342 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d334:	f107 0314 	add.w	r3, r7, #20
 800d338:	4618      	mov	r0, r3
 800d33a:	f001 fbef 	bl	800eb1c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d33e:	2301      	movs	r3, #1
 800d340:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d342:	f002 fed3 	bl	80100ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d346:	f001 f8a3 	bl	800e490 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d34a:	f002 fe9d 	bl	8010088 <vPortEnterCritical>
 800d34e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d350:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d354:	b25b      	sxtb	r3, r3
 800d356:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d35a:	d103      	bne.n	800d364 <xQueueGenericSend+0x174>
 800d35c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d35e:	2200      	movs	r2, #0
 800d360:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d364:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d366:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d36a:	b25b      	sxtb	r3, r3
 800d36c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d370:	d103      	bne.n	800d37a <xQueueGenericSend+0x18a>
 800d372:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d374:	2200      	movs	r2, #0
 800d376:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d37a:	f002 feb7 	bl	80100ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d37e:	1d3a      	adds	r2, r7, #4
 800d380:	f107 0314 	add.w	r3, r7, #20
 800d384:	4611      	mov	r1, r2
 800d386:	4618      	mov	r0, r3
 800d388:	f001 fbde 	bl	800eb48 <xTaskCheckForTimeOut>
 800d38c:	4603      	mov	r3, r0
 800d38e:	2b00      	cmp	r3, #0
 800d390:	d124      	bne.n	800d3dc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800d392:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d394:	f000 fd04 	bl	800dda0 <prvIsQueueFull>
 800d398:	4603      	mov	r3, r0
 800d39a:	2b00      	cmp	r3, #0
 800d39c:	d018      	beq.n	800d3d0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800d39e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3a0:	3310      	adds	r3, #16
 800d3a2:	687a      	ldr	r2, [r7, #4]
 800d3a4:	4611      	mov	r1, r2
 800d3a6:	4618      	mov	r0, r3
 800d3a8:	f001 fa60 	bl	800e86c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800d3ac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d3ae:	f000 fc8f 	bl	800dcd0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800d3b2:	f001 f87b 	bl	800e4ac <xTaskResumeAll>
 800d3b6:	4603      	mov	r3, r0
 800d3b8:	2b00      	cmp	r3, #0
 800d3ba:	f47f af7c 	bne.w	800d2b6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800d3be:	4b0c      	ldr	r3, [pc, #48]	@ (800d3f0 <xQueueGenericSend+0x200>)
 800d3c0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d3c4:	601a      	str	r2, [r3, #0]
 800d3c6:	f3bf 8f4f 	dsb	sy
 800d3ca:	f3bf 8f6f 	isb	sy
 800d3ce:	e772      	b.n	800d2b6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800d3d0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d3d2:	f000 fc7d 	bl	800dcd0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d3d6:	f001 f869 	bl	800e4ac <xTaskResumeAll>
 800d3da:	e76c      	b.n	800d2b6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800d3dc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d3de:	f000 fc77 	bl	800dcd0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d3e2:	f001 f863 	bl	800e4ac <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800d3e6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800d3e8:	4618      	mov	r0, r3
 800d3ea:	3738      	adds	r7, #56	@ 0x38
 800d3ec:	46bd      	mov	sp, r7
 800d3ee:	bd80      	pop	{r7, pc}
 800d3f0:	e000ed04 	.word	0xe000ed04

0800d3f4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800d3f4:	b580      	push	{r7, lr}
 800d3f6:	b090      	sub	sp, #64	@ 0x40
 800d3f8:	af00      	add	r7, sp, #0
 800d3fa:	60f8      	str	r0, [r7, #12]
 800d3fc:	60b9      	str	r1, [r7, #8]
 800d3fe:	607a      	str	r2, [r7, #4]
 800d400:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d402:	68fb      	ldr	r3, [r7, #12]
 800d404:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800d406:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d408:	2b00      	cmp	r3, #0
 800d40a:	d10b      	bne.n	800d424 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800d40c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d410:	f383 8811 	msr	BASEPRI, r3
 800d414:	f3bf 8f6f 	isb	sy
 800d418:	f3bf 8f4f 	dsb	sy
 800d41c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d41e:	bf00      	nop
 800d420:	bf00      	nop
 800d422:	e7fd      	b.n	800d420 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d424:	68bb      	ldr	r3, [r7, #8]
 800d426:	2b00      	cmp	r3, #0
 800d428:	d103      	bne.n	800d432 <xQueueGenericSendFromISR+0x3e>
 800d42a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d42c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d42e:	2b00      	cmp	r3, #0
 800d430:	d101      	bne.n	800d436 <xQueueGenericSendFromISR+0x42>
 800d432:	2301      	movs	r3, #1
 800d434:	e000      	b.n	800d438 <xQueueGenericSendFromISR+0x44>
 800d436:	2300      	movs	r3, #0
 800d438:	2b00      	cmp	r3, #0
 800d43a:	d10b      	bne.n	800d454 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800d43c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d440:	f383 8811 	msr	BASEPRI, r3
 800d444:	f3bf 8f6f 	isb	sy
 800d448:	f3bf 8f4f 	dsb	sy
 800d44c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d44e:	bf00      	nop
 800d450:	bf00      	nop
 800d452:	e7fd      	b.n	800d450 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d454:	683b      	ldr	r3, [r7, #0]
 800d456:	2b02      	cmp	r3, #2
 800d458:	d103      	bne.n	800d462 <xQueueGenericSendFromISR+0x6e>
 800d45a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d45c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d45e:	2b01      	cmp	r3, #1
 800d460:	d101      	bne.n	800d466 <xQueueGenericSendFromISR+0x72>
 800d462:	2301      	movs	r3, #1
 800d464:	e000      	b.n	800d468 <xQueueGenericSendFromISR+0x74>
 800d466:	2300      	movs	r3, #0
 800d468:	2b00      	cmp	r3, #0
 800d46a:	d10b      	bne.n	800d484 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800d46c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d470:	f383 8811 	msr	BASEPRI, r3
 800d474:	f3bf 8f6f 	isb	sy
 800d478:	f3bf 8f4f 	dsb	sy
 800d47c:	623b      	str	r3, [r7, #32]
}
 800d47e:	bf00      	nop
 800d480:	bf00      	nop
 800d482:	e7fd      	b.n	800d480 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d484:	f002 fee0 	bl	8010248 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800d488:	f3ef 8211 	mrs	r2, BASEPRI
 800d48c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d490:	f383 8811 	msr	BASEPRI, r3
 800d494:	f3bf 8f6f 	isb	sy
 800d498:	f3bf 8f4f 	dsb	sy
 800d49c:	61fa      	str	r2, [r7, #28]
 800d49e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800d4a0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d4a2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d4a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4a6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d4a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d4ac:	429a      	cmp	r2, r3
 800d4ae:	d302      	bcc.n	800d4b6 <xQueueGenericSendFromISR+0xc2>
 800d4b0:	683b      	ldr	r3, [r7, #0]
 800d4b2:	2b02      	cmp	r3, #2
 800d4b4:	d12f      	bne.n	800d516 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800d4b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4b8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d4bc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d4c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d4c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d4c6:	683a      	ldr	r2, [r7, #0]
 800d4c8:	68b9      	ldr	r1, [r7, #8]
 800d4ca:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d4cc:	f000 fb70 	bl	800dbb0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800d4d0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800d4d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d4d8:	d112      	bne.n	800d500 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d4da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d4de:	2b00      	cmp	r3, #0
 800d4e0:	d016      	beq.n	800d510 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d4e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4e4:	3324      	adds	r3, #36	@ 0x24
 800d4e6:	4618      	mov	r0, r3
 800d4e8:	f001 fa50 	bl	800e98c <xTaskRemoveFromEventList>
 800d4ec:	4603      	mov	r3, r0
 800d4ee:	2b00      	cmp	r3, #0
 800d4f0:	d00e      	beq.n	800d510 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	d00b      	beq.n	800d510 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	2201      	movs	r2, #1
 800d4fc:	601a      	str	r2, [r3, #0]
 800d4fe:	e007      	b.n	800d510 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800d500:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800d504:	3301      	adds	r3, #1
 800d506:	b2db      	uxtb	r3, r3
 800d508:	b25a      	sxtb	r2, r3
 800d50a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d50c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800d510:	2301      	movs	r3, #1
 800d512:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800d514:	e001      	b.n	800d51a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800d516:	2300      	movs	r3, #0
 800d518:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d51a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d51c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800d51e:	697b      	ldr	r3, [r7, #20]
 800d520:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800d524:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d526:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800d528:	4618      	mov	r0, r3
 800d52a:	3740      	adds	r7, #64	@ 0x40
 800d52c:	46bd      	mov	sp, r7
 800d52e:	bd80      	pop	{r7, pc}

0800d530 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800d530:	b580      	push	{r7, lr}
 800d532:	b08e      	sub	sp, #56	@ 0x38
 800d534:	af00      	add	r7, sp, #0
 800d536:	6078      	str	r0, [r7, #4]
 800d538:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800d53e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d540:	2b00      	cmp	r3, #0
 800d542:	d10b      	bne.n	800d55c <xQueueGiveFromISR+0x2c>
	__asm volatile
 800d544:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d548:	f383 8811 	msr	BASEPRI, r3
 800d54c:	f3bf 8f6f 	isb	sy
 800d550:	f3bf 8f4f 	dsb	sy
 800d554:	623b      	str	r3, [r7, #32]
}
 800d556:	bf00      	nop
 800d558:	bf00      	nop
 800d55a:	e7fd      	b.n	800d558 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800d55c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d55e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d560:	2b00      	cmp	r3, #0
 800d562:	d00b      	beq.n	800d57c <xQueueGiveFromISR+0x4c>
	__asm volatile
 800d564:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d568:	f383 8811 	msr	BASEPRI, r3
 800d56c:	f3bf 8f6f 	isb	sy
 800d570:	f3bf 8f4f 	dsb	sy
 800d574:	61fb      	str	r3, [r7, #28]
}
 800d576:	bf00      	nop
 800d578:	bf00      	nop
 800d57a:	e7fd      	b.n	800d578 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800d57c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d57e:	681b      	ldr	r3, [r3, #0]
 800d580:	2b00      	cmp	r3, #0
 800d582:	d103      	bne.n	800d58c <xQueueGiveFromISR+0x5c>
 800d584:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d586:	689b      	ldr	r3, [r3, #8]
 800d588:	2b00      	cmp	r3, #0
 800d58a:	d101      	bne.n	800d590 <xQueueGiveFromISR+0x60>
 800d58c:	2301      	movs	r3, #1
 800d58e:	e000      	b.n	800d592 <xQueueGiveFromISR+0x62>
 800d590:	2300      	movs	r3, #0
 800d592:	2b00      	cmp	r3, #0
 800d594:	d10b      	bne.n	800d5ae <xQueueGiveFromISR+0x7e>
	__asm volatile
 800d596:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d59a:	f383 8811 	msr	BASEPRI, r3
 800d59e:	f3bf 8f6f 	isb	sy
 800d5a2:	f3bf 8f4f 	dsb	sy
 800d5a6:	61bb      	str	r3, [r7, #24]
}
 800d5a8:	bf00      	nop
 800d5aa:	bf00      	nop
 800d5ac:	e7fd      	b.n	800d5aa <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d5ae:	f002 fe4b 	bl	8010248 <vPortValidateInterruptPriority>
	__asm volatile
 800d5b2:	f3ef 8211 	mrs	r2, BASEPRI
 800d5b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d5ba:	f383 8811 	msr	BASEPRI, r3
 800d5be:	f3bf 8f6f 	isb	sy
 800d5c2:	f3bf 8f4f 	dsb	sy
 800d5c6:	617a      	str	r2, [r7, #20]
 800d5c8:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800d5ca:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d5cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d5ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d5d2:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800d5d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d5d8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d5da:	429a      	cmp	r2, r3
 800d5dc:	d22b      	bcs.n	800d636 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800d5de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5e0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d5e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800d5e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5ea:	1c5a      	adds	r2, r3, #1
 800d5ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5ee:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800d5f0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d5f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d5f8:	d112      	bne.n	800d620 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d5fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d5fe:	2b00      	cmp	r3, #0
 800d600:	d016      	beq.n	800d630 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d604:	3324      	adds	r3, #36	@ 0x24
 800d606:	4618      	mov	r0, r3
 800d608:	f001 f9c0 	bl	800e98c <xTaskRemoveFromEventList>
 800d60c:	4603      	mov	r3, r0
 800d60e:	2b00      	cmp	r3, #0
 800d610:	d00e      	beq.n	800d630 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800d612:	683b      	ldr	r3, [r7, #0]
 800d614:	2b00      	cmp	r3, #0
 800d616:	d00b      	beq.n	800d630 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800d618:	683b      	ldr	r3, [r7, #0]
 800d61a:	2201      	movs	r2, #1
 800d61c:	601a      	str	r2, [r3, #0]
 800d61e:	e007      	b.n	800d630 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800d620:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d624:	3301      	adds	r3, #1
 800d626:	b2db      	uxtb	r3, r3
 800d628:	b25a      	sxtb	r2, r3
 800d62a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d62c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800d630:	2301      	movs	r3, #1
 800d632:	637b      	str	r3, [r7, #52]	@ 0x34
 800d634:	e001      	b.n	800d63a <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800d636:	2300      	movs	r3, #0
 800d638:	637b      	str	r3, [r7, #52]	@ 0x34
 800d63a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d63c:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800d63e:	68fb      	ldr	r3, [r7, #12]
 800d640:	f383 8811 	msr	BASEPRI, r3
}
 800d644:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d646:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800d648:	4618      	mov	r0, r3
 800d64a:	3738      	adds	r7, #56	@ 0x38
 800d64c:	46bd      	mov	sp, r7
 800d64e:	bd80      	pop	{r7, pc}

0800d650 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800d650:	b580      	push	{r7, lr}
 800d652:	b08c      	sub	sp, #48	@ 0x30
 800d654:	af00      	add	r7, sp, #0
 800d656:	60f8      	str	r0, [r7, #12]
 800d658:	60b9      	str	r1, [r7, #8]
 800d65a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800d65c:	2300      	movs	r3, #0
 800d65e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d660:	68fb      	ldr	r3, [r7, #12]
 800d662:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d664:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d666:	2b00      	cmp	r3, #0
 800d668:	d10b      	bne.n	800d682 <xQueueReceive+0x32>
	__asm volatile
 800d66a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d66e:	f383 8811 	msr	BASEPRI, r3
 800d672:	f3bf 8f6f 	isb	sy
 800d676:	f3bf 8f4f 	dsb	sy
 800d67a:	623b      	str	r3, [r7, #32]
}
 800d67c:	bf00      	nop
 800d67e:	bf00      	nop
 800d680:	e7fd      	b.n	800d67e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d682:	68bb      	ldr	r3, [r7, #8]
 800d684:	2b00      	cmp	r3, #0
 800d686:	d103      	bne.n	800d690 <xQueueReceive+0x40>
 800d688:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d68a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d68c:	2b00      	cmp	r3, #0
 800d68e:	d101      	bne.n	800d694 <xQueueReceive+0x44>
 800d690:	2301      	movs	r3, #1
 800d692:	e000      	b.n	800d696 <xQueueReceive+0x46>
 800d694:	2300      	movs	r3, #0
 800d696:	2b00      	cmp	r3, #0
 800d698:	d10b      	bne.n	800d6b2 <xQueueReceive+0x62>
	__asm volatile
 800d69a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d69e:	f383 8811 	msr	BASEPRI, r3
 800d6a2:	f3bf 8f6f 	isb	sy
 800d6a6:	f3bf 8f4f 	dsb	sy
 800d6aa:	61fb      	str	r3, [r7, #28]
}
 800d6ac:	bf00      	nop
 800d6ae:	bf00      	nop
 800d6b0:	e7fd      	b.n	800d6ae <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d6b2:	f001 fba5 	bl	800ee00 <xTaskGetSchedulerState>
 800d6b6:	4603      	mov	r3, r0
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d102      	bne.n	800d6c2 <xQueueReceive+0x72>
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	d101      	bne.n	800d6c6 <xQueueReceive+0x76>
 800d6c2:	2301      	movs	r3, #1
 800d6c4:	e000      	b.n	800d6c8 <xQueueReceive+0x78>
 800d6c6:	2300      	movs	r3, #0
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	d10b      	bne.n	800d6e4 <xQueueReceive+0x94>
	__asm volatile
 800d6cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d6d0:	f383 8811 	msr	BASEPRI, r3
 800d6d4:	f3bf 8f6f 	isb	sy
 800d6d8:	f3bf 8f4f 	dsb	sy
 800d6dc:	61bb      	str	r3, [r7, #24]
}
 800d6de:	bf00      	nop
 800d6e0:	bf00      	nop
 800d6e2:	e7fd      	b.n	800d6e0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d6e4:	f002 fcd0 	bl	8010088 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d6e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d6ec:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d6ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6f0:	2b00      	cmp	r3, #0
 800d6f2:	d01f      	beq.n	800d734 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d6f4:	68b9      	ldr	r1, [r7, #8]
 800d6f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d6f8:	f000 fac4 	bl	800dc84 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d6fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6fe:	1e5a      	subs	r2, r3, #1
 800d700:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d702:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d704:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d706:	691b      	ldr	r3, [r3, #16]
 800d708:	2b00      	cmp	r3, #0
 800d70a:	d00f      	beq.n	800d72c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d70c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d70e:	3310      	adds	r3, #16
 800d710:	4618      	mov	r0, r3
 800d712:	f001 f93b 	bl	800e98c <xTaskRemoveFromEventList>
 800d716:	4603      	mov	r3, r0
 800d718:	2b00      	cmp	r3, #0
 800d71a:	d007      	beq.n	800d72c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d71c:	4b3c      	ldr	r3, [pc, #240]	@ (800d810 <xQueueReceive+0x1c0>)
 800d71e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d722:	601a      	str	r2, [r3, #0]
 800d724:	f3bf 8f4f 	dsb	sy
 800d728:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d72c:	f002 fcde 	bl	80100ec <vPortExitCritical>
				return pdPASS;
 800d730:	2301      	movs	r3, #1
 800d732:	e069      	b.n	800d808 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	2b00      	cmp	r3, #0
 800d738:	d103      	bne.n	800d742 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d73a:	f002 fcd7 	bl	80100ec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d73e:	2300      	movs	r3, #0
 800d740:	e062      	b.n	800d808 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d742:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d744:	2b00      	cmp	r3, #0
 800d746:	d106      	bne.n	800d756 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d748:	f107 0310 	add.w	r3, r7, #16
 800d74c:	4618      	mov	r0, r3
 800d74e:	f001 f9e5 	bl	800eb1c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d752:	2301      	movs	r3, #1
 800d754:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d756:	f002 fcc9 	bl	80100ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d75a:	f000 fe99 	bl	800e490 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d75e:	f002 fc93 	bl	8010088 <vPortEnterCritical>
 800d762:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d764:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d768:	b25b      	sxtb	r3, r3
 800d76a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d76e:	d103      	bne.n	800d778 <xQueueReceive+0x128>
 800d770:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d772:	2200      	movs	r2, #0
 800d774:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d778:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d77a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d77e:	b25b      	sxtb	r3, r3
 800d780:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d784:	d103      	bne.n	800d78e <xQueueReceive+0x13e>
 800d786:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d788:	2200      	movs	r2, #0
 800d78a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d78e:	f002 fcad 	bl	80100ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d792:	1d3a      	adds	r2, r7, #4
 800d794:	f107 0310 	add.w	r3, r7, #16
 800d798:	4611      	mov	r1, r2
 800d79a:	4618      	mov	r0, r3
 800d79c:	f001 f9d4 	bl	800eb48 <xTaskCheckForTimeOut>
 800d7a0:	4603      	mov	r3, r0
 800d7a2:	2b00      	cmp	r3, #0
 800d7a4:	d123      	bne.n	800d7ee <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d7a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d7a8:	f000 fae4 	bl	800dd74 <prvIsQueueEmpty>
 800d7ac:	4603      	mov	r3, r0
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d017      	beq.n	800d7e2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800d7b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d7b4:	3324      	adds	r3, #36	@ 0x24
 800d7b6:	687a      	ldr	r2, [r7, #4]
 800d7b8:	4611      	mov	r1, r2
 800d7ba:	4618      	mov	r0, r3
 800d7bc:	f001 f856 	bl	800e86c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800d7c0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d7c2:	f000 fa85 	bl	800dcd0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d7c6:	f000 fe71 	bl	800e4ac <xTaskResumeAll>
 800d7ca:	4603      	mov	r3, r0
 800d7cc:	2b00      	cmp	r3, #0
 800d7ce:	d189      	bne.n	800d6e4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800d7d0:	4b0f      	ldr	r3, [pc, #60]	@ (800d810 <xQueueReceive+0x1c0>)
 800d7d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d7d6:	601a      	str	r2, [r3, #0]
 800d7d8:	f3bf 8f4f 	dsb	sy
 800d7dc:	f3bf 8f6f 	isb	sy
 800d7e0:	e780      	b.n	800d6e4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800d7e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d7e4:	f000 fa74 	bl	800dcd0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d7e8:	f000 fe60 	bl	800e4ac <xTaskResumeAll>
 800d7ec:	e77a      	b.n	800d6e4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800d7ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d7f0:	f000 fa6e 	bl	800dcd0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d7f4:	f000 fe5a 	bl	800e4ac <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d7f8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d7fa:	f000 fabb 	bl	800dd74 <prvIsQueueEmpty>
 800d7fe:	4603      	mov	r3, r0
 800d800:	2b00      	cmp	r3, #0
 800d802:	f43f af6f 	beq.w	800d6e4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800d806:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800d808:	4618      	mov	r0, r3
 800d80a:	3730      	adds	r7, #48	@ 0x30
 800d80c:	46bd      	mov	sp, r7
 800d80e:	bd80      	pop	{r7, pc}
 800d810:	e000ed04 	.word	0xe000ed04

0800d814 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800d814:	b580      	push	{r7, lr}
 800d816:	b08e      	sub	sp, #56	@ 0x38
 800d818:	af00      	add	r7, sp, #0
 800d81a:	6078      	str	r0, [r7, #4]
 800d81c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800d81e:	2300      	movs	r3, #0
 800d820:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800d826:	2300      	movs	r3, #0
 800d828:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d82a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d82c:	2b00      	cmp	r3, #0
 800d82e:	d10b      	bne.n	800d848 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800d830:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d834:	f383 8811 	msr	BASEPRI, r3
 800d838:	f3bf 8f6f 	isb	sy
 800d83c:	f3bf 8f4f 	dsb	sy
 800d840:	623b      	str	r3, [r7, #32]
}
 800d842:	bf00      	nop
 800d844:	bf00      	nop
 800d846:	e7fd      	b.n	800d844 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800d848:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d84a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d84c:	2b00      	cmp	r3, #0
 800d84e:	d00b      	beq.n	800d868 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800d850:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d854:	f383 8811 	msr	BASEPRI, r3
 800d858:	f3bf 8f6f 	isb	sy
 800d85c:	f3bf 8f4f 	dsb	sy
 800d860:	61fb      	str	r3, [r7, #28]
}
 800d862:	bf00      	nop
 800d864:	bf00      	nop
 800d866:	e7fd      	b.n	800d864 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d868:	f001 faca 	bl	800ee00 <xTaskGetSchedulerState>
 800d86c:	4603      	mov	r3, r0
 800d86e:	2b00      	cmp	r3, #0
 800d870:	d102      	bne.n	800d878 <xQueueSemaphoreTake+0x64>
 800d872:	683b      	ldr	r3, [r7, #0]
 800d874:	2b00      	cmp	r3, #0
 800d876:	d101      	bne.n	800d87c <xQueueSemaphoreTake+0x68>
 800d878:	2301      	movs	r3, #1
 800d87a:	e000      	b.n	800d87e <xQueueSemaphoreTake+0x6a>
 800d87c:	2300      	movs	r3, #0
 800d87e:	2b00      	cmp	r3, #0
 800d880:	d10b      	bne.n	800d89a <xQueueSemaphoreTake+0x86>
	__asm volatile
 800d882:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d886:	f383 8811 	msr	BASEPRI, r3
 800d88a:	f3bf 8f6f 	isb	sy
 800d88e:	f3bf 8f4f 	dsb	sy
 800d892:	61bb      	str	r3, [r7, #24]
}
 800d894:	bf00      	nop
 800d896:	bf00      	nop
 800d898:	e7fd      	b.n	800d896 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d89a:	f002 fbf5 	bl	8010088 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800d89e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d8a2:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800d8a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8a6:	2b00      	cmp	r3, #0
 800d8a8:	d024      	beq.n	800d8f4 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800d8aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8ac:	1e5a      	subs	r2, r3, #1
 800d8ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8b0:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d8b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8b4:	681b      	ldr	r3, [r3, #0]
 800d8b6:	2b00      	cmp	r3, #0
 800d8b8:	d104      	bne.n	800d8c4 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800d8ba:	f001 fc33 	bl	800f124 <pvTaskIncrementMutexHeldCount>
 800d8be:	4602      	mov	r2, r0
 800d8c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8c2:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d8c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8c6:	691b      	ldr	r3, [r3, #16]
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	d00f      	beq.n	800d8ec <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d8cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8ce:	3310      	adds	r3, #16
 800d8d0:	4618      	mov	r0, r3
 800d8d2:	f001 f85b 	bl	800e98c <xTaskRemoveFromEventList>
 800d8d6:	4603      	mov	r3, r0
 800d8d8:	2b00      	cmp	r3, #0
 800d8da:	d007      	beq.n	800d8ec <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d8dc:	4b54      	ldr	r3, [pc, #336]	@ (800da30 <xQueueSemaphoreTake+0x21c>)
 800d8de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d8e2:	601a      	str	r2, [r3, #0]
 800d8e4:	f3bf 8f4f 	dsb	sy
 800d8e8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d8ec:	f002 fbfe 	bl	80100ec <vPortExitCritical>
				return pdPASS;
 800d8f0:	2301      	movs	r3, #1
 800d8f2:	e098      	b.n	800da26 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d8f4:	683b      	ldr	r3, [r7, #0]
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	d112      	bne.n	800d920 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800d8fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8fc:	2b00      	cmp	r3, #0
 800d8fe:	d00b      	beq.n	800d918 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800d900:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d904:	f383 8811 	msr	BASEPRI, r3
 800d908:	f3bf 8f6f 	isb	sy
 800d90c:	f3bf 8f4f 	dsb	sy
 800d910:	617b      	str	r3, [r7, #20]
}
 800d912:	bf00      	nop
 800d914:	bf00      	nop
 800d916:	e7fd      	b.n	800d914 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800d918:	f002 fbe8 	bl	80100ec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d91c:	2300      	movs	r3, #0
 800d91e:	e082      	b.n	800da26 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d920:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d922:	2b00      	cmp	r3, #0
 800d924:	d106      	bne.n	800d934 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d926:	f107 030c 	add.w	r3, r7, #12
 800d92a:	4618      	mov	r0, r3
 800d92c:	f001 f8f6 	bl	800eb1c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d930:	2301      	movs	r3, #1
 800d932:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d934:	f002 fbda 	bl	80100ec <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d938:	f000 fdaa 	bl	800e490 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d93c:	f002 fba4 	bl	8010088 <vPortEnterCritical>
 800d940:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d942:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d946:	b25b      	sxtb	r3, r3
 800d948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d94c:	d103      	bne.n	800d956 <xQueueSemaphoreTake+0x142>
 800d94e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d950:	2200      	movs	r2, #0
 800d952:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d956:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d958:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d95c:	b25b      	sxtb	r3, r3
 800d95e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d962:	d103      	bne.n	800d96c <xQueueSemaphoreTake+0x158>
 800d964:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d966:	2200      	movs	r2, #0
 800d968:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d96c:	f002 fbbe 	bl	80100ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d970:	463a      	mov	r2, r7
 800d972:	f107 030c 	add.w	r3, r7, #12
 800d976:	4611      	mov	r1, r2
 800d978:	4618      	mov	r0, r3
 800d97a:	f001 f8e5 	bl	800eb48 <xTaskCheckForTimeOut>
 800d97e:	4603      	mov	r3, r0
 800d980:	2b00      	cmp	r3, #0
 800d982:	d132      	bne.n	800d9ea <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d984:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d986:	f000 f9f5 	bl	800dd74 <prvIsQueueEmpty>
 800d98a:	4603      	mov	r3, r0
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	d026      	beq.n	800d9de <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d990:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d992:	681b      	ldr	r3, [r3, #0]
 800d994:	2b00      	cmp	r3, #0
 800d996:	d109      	bne.n	800d9ac <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800d998:	f002 fb76 	bl	8010088 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800d99c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d99e:	689b      	ldr	r3, [r3, #8]
 800d9a0:	4618      	mov	r0, r3
 800d9a2:	f001 fa4b 	bl	800ee3c <xTaskPriorityInherit>
 800d9a6:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800d9a8:	f002 fba0 	bl	80100ec <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800d9ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9ae:	3324      	adds	r3, #36	@ 0x24
 800d9b0:	683a      	ldr	r2, [r7, #0]
 800d9b2:	4611      	mov	r1, r2
 800d9b4:	4618      	mov	r0, r3
 800d9b6:	f000 ff59 	bl	800e86c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800d9ba:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d9bc:	f000 f988 	bl	800dcd0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d9c0:	f000 fd74 	bl	800e4ac <xTaskResumeAll>
 800d9c4:	4603      	mov	r3, r0
 800d9c6:	2b00      	cmp	r3, #0
 800d9c8:	f47f af67 	bne.w	800d89a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800d9cc:	4b18      	ldr	r3, [pc, #96]	@ (800da30 <xQueueSemaphoreTake+0x21c>)
 800d9ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d9d2:	601a      	str	r2, [r3, #0]
 800d9d4:	f3bf 8f4f 	dsb	sy
 800d9d8:	f3bf 8f6f 	isb	sy
 800d9dc:	e75d      	b.n	800d89a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800d9de:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d9e0:	f000 f976 	bl	800dcd0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d9e4:	f000 fd62 	bl	800e4ac <xTaskResumeAll>
 800d9e8:	e757      	b.n	800d89a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800d9ea:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d9ec:	f000 f970 	bl	800dcd0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d9f0:	f000 fd5c 	bl	800e4ac <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d9f4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d9f6:	f000 f9bd 	bl	800dd74 <prvIsQueueEmpty>
 800d9fa:	4603      	mov	r3, r0
 800d9fc:	2b00      	cmp	r3, #0
 800d9fe:	f43f af4c 	beq.w	800d89a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800da02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da04:	2b00      	cmp	r3, #0
 800da06:	d00d      	beq.n	800da24 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800da08:	f002 fb3e 	bl	8010088 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800da0c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800da0e:	f000 f8b7 	bl	800db80 <prvGetDisinheritPriorityAfterTimeout>
 800da12:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800da14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da16:	689b      	ldr	r3, [r3, #8]
 800da18:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800da1a:	4618      	mov	r0, r3
 800da1c:	f001 fae6 	bl	800efec <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800da20:	f002 fb64 	bl	80100ec <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800da24:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800da26:	4618      	mov	r0, r3
 800da28:	3738      	adds	r7, #56	@ 0x38
 800da2a:	46bd      	mov	sp, r7
 800da2c:	bd80      	pop	{r7, pc}
 800da2e:	bf00      	nop
 800da30:	e000ed04 	.word	0xe000ed04

0800da34 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800da34:	b580      	push	{r7, lr}
 800da36:	b08e      	sub	sp, #56	@ 0x38
 800da38:	af00      	add	r7, sp, #0
 800da3a:	60f8      	str	r0, [r7, #12]
 800da3c:	60b9      	str	r1, [r7, #8]
 800da3e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800da40:	68fb      	ldr	r3, [r7, #12]
 800da42:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800da44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da46:	2b00      	cmp	r3, #0
 800da48:	d10b      	bne.n	800da62 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800da4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da4e:	f383 8811 	msr	BASEPRI, r3
 800da52:	f3bf 8f6f 	isb	sy
 800da56:	f3bf 8f4f 	dsb	sy
 800da5a:	623b      	str	r3, [r7, #32]
}
 800da5c:	bf00      	nop
 800da5e:	bf00      	nop
 800da60:	e7fd      	b.n	800da5e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800da62:	68bb      	ldr	r3, [r7, #8]
 800da64:	2b00      	cmp	r3, #0
 800da66:	d103      	bne.n	800da70 <xQueueReceiveFromISR+0x3c>
 800da68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800da6c:	2b00      	cmp	r3, #0
 800da6e:	d101      	bne.n	800da74 <xQueueReceiveFromISR+0x40>
 800da70:	2301      	movs	r3, #1
 800da72:	e000      	b.n	800da76 <xQueueReceiveFromISR+0x42>
 800da74:	2300      	movs	r3, #0
 800da76:	2b00      	cmp	r3, #0
 800da78:	d10b      	bne.n	800da92 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800da7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da7e:	f383 8811 	msr	BASEPRI, r3
 800da82:	f3bf 8f6f 	isb	sy
 800da86:	f3bf 8f4f 	dsb	sy
 800da8a:	61fb      	str	r3, [r7, #28]
}
 800da8c:	bf00      	nop
 800da8e:	bf00      	nop
 800da90:	e7fd      	b.n	800da8e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800da92:	f002 fbd9 	bl	8010248 <vPortValidateInterruptPriority>
	__asm volatile
 800da96:	f3ef 8211 	mrs	r2, BASEPRI
 800da9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da9e:	f383 8811 	msr	BASEPRI, r3
 800daa2:	f3bf 8f6f 	isb	sy
 800daa6:	f3bf 8f4f 	dsb	sy
 800daaa:	61ba      	str	r2, [r7, #24]
 800daac:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800daae:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800dab0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800dab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dab4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dab6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800dab8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800daba:	2b00      	cmp	r3, #0
 800dabc:	d02f      	beq.n	800db1e <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800dabe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dac0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800dac4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800dac8:	68b9      	ldr	r1, [r7, #8]
 800daca:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800dacc:	f000 f8da 	bl	800dc84 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800dad0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dad2:	1e5a      	subs	r2, r3, #1
 800dad4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dad6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800dad8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800dadc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dae0:	d112      	bne.n	800db08 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800dae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dae4:	691b      	ldr	r3, [r3, #16]
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	d016      	beq.n	800db18 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800daea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800daec:	3310      	adds	r3, #16
 800daee:	4618      	mov	r0, r3
 800daf0:	f000 ff4c 	bl	800e98c <xTaskRemoveFromEventList>
 800daf4:	4603      	mov	r3, r0
 800daf6:	2b00      	cmp	r3, #0
 800daf8:	d00e      	beq.n	800db18 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800dafa:	687b      	ldr	r3, [r7, #4]
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	d00b      	beq.n	800db18 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800db00:	687b      	ldr	r3, [r7, #4]
 800db02:	2201      	movs	r2, #1
 800db04:	601a      	str	r2, [r3, #0]
 800db06:	e007      	b.n	800db18 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800db08:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800db0c:	3301      	adds	r3, #1
 800db0e:	b2db      	uxtb	r3, r3
 800db10:	b25a      	sxtb	r2, r3
 800db12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db14:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800db18:	2301      	movs	r3, #1
 800db1a:	637b      	str	r3, [r7, #52]	@ 0x34
 800db1c:	e001      	b.n	800db22 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800db1e:	2300      	movs	r3, #0
 800db20:	637b      	str	r3, [r7, #52]	@ 0x34
 800db22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db24:	613b      	str	r3, [r7, #16]
	__asm volatile
 800db26:	693b      	ldr	r3, [r7, #16]
 800db28:	f383 8811 	msr	BASEPRI, r3
}
 800db2c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800db2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800db30:	4618      	mov	r0, r3
 800db32:	3738      	adds	r7, #56	@ 0x38
 800db34:	46bd      	mov	sp, r7
 800db36:	bd80      	pop	{r7, pc}

0800db38 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800db38:	b580      	push	{r7, lr}
 800db3a:	b084      	sub	sp, #16
 800db3c:	af00      	add	r7, sp, #0
 800db3e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800db44:	68fb      	ldr	r3, [r7, #12]
 800db46:	2b00      	cmp	r3, #0
 800db48:	d10b      	bne.n	800db62 <vQueueDelete+0x2a>
	__asm volatile
 800db4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db4e:	f383 8811 	msr	BASEPRI, r3
 800db52:	f3bf 8f6f 	isb	sy
 800db56:	f3bf 8f4f 	dsb	sy
 800db5a:	60bb      	str	r3, [r7, #8]
}
 800db5c:	bf00      	nop
 800db5e:	bf00      	nop
 800db60:	e7fd      	b.n	800db5e <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800db62:	68f8      	ldr	r0, [r7, #12]
 800db64:	f000 f95e 	bl	800de24 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800db68:	68fb      	ldr	r3, [r7, #12]
 800db6a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800db6e:	2b00      	cmp	r3, #0
 800db70:	d102      	bne.n	800db78 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800db72:	68f8      	ldr	r0, [r7, #12]
 800db74:	f002 fc78 	bl	8010468 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800db78:	bf00      	nop
 800db7a:	3710      	adds	r7, #16
 800db7c:	46bd      	mov	sp, r7
 800db7e:	bd80      	pop	{r7, pc}

0800db80 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800db80:	b480      	push	{r7}
 800db82:	b085      	sub	sp, #20
 800db84:	af00      	add	r7, sp, #0
 800db86:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	d006      	beq.n	800db9e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800db94:	681b      	ldr	r3, [r3, #0]
 800db96:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800db9a:	60fb      	str	r3, [r7, #12]
 800db9c:	e001      	b.n	800dba2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800db9e:	2300      	movs	r3, #0
 800dba0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800dba2:	68fb      	ldr	r3, [r7, #12]
	}
 800dba4:	4618      	mov	r0, r3
 800dba6:	3714      	adds	r7, #20
 800dba8:	46bd      	mov	sp, r7
 800dbaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbae:	4770      	bx	lr

0800dbb0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800dbb0:	b580      	push	{r7, lr}
 800dbb2:	b086      	sub	sp, #24
 800dbb4:	af00      	add	r7, sp, #0
 800dbb6:	60f8      	str	r0, [r7, #12]
 800dbb8:	60b9      	str	r1, [r7, #8]
 800dbba:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800dbbc:	2300      	movs	r3, #0
 800dbbe:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800dbc0:	68fb      	ldr	r3, [r7, #12]
 800dbc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dbc4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800dbc6:	68fb      	ldr	r3, [r7, #12]
 800dbc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dbca:	2b00      	cmp	r3, #0
 800dbcc:	d10d      	bne.n	800dbea <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800dbce:	68fb      	ldr	r3, [r7, #12]
 800dbd0:	681b      	ldr	r3, [r3, #0]
 800dbd2:	2b00      	cmp	r3, #0
 800dbd4:	d14d      	bne.n	800dc72 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800dbd6:	68fb      	ldr	r3, [r7, #12]
 800dbd8:	689b      	ldr	r3, [r3, #8]
 800dbda:	4618      	mov	r0, r3
 800dbdc:	f001 f996 	bl	800ef0c <xTaskPriorityDisinherit>
 800dbe0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800dbe2:	68fb      	ldr	r3, [r7, #12]
 800dbe4:	2200      	movs	r2, #0
 800dbe6:	609a      	str	r2, [r3, #8]
 800dbe8:	e043      	b.n	800dc72 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	d119      	bne.n	800dc24 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800dbf0:	68fb      	ldr	r3, [r7, #12]
 800dbf2:	6858      	ldr	r0, [r3, #4]
 800dbf4:	68fb      	ldr	r3, [r7, #12]
 800dbf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dbf8:	461a      	mov	r2, r3
 800dbfa:	68b9      	ldr	r1, [r7, #8]
 800dbfc:	f003 f873 	bl	8010ce6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800dc00:	68fb      	ldr	r3, [r7, #12]
 800dc02:	685a      	ldr	r2, [r3, #4]
 800dc04:	68fb      	ldr	r3, [r7, #12]
 800dc06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dc08:	441a      	add	r2, r3
 800dc0a:	68fb      	ldr	r3, [r7, #12]
 800dc0c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800dc0e:	68fb      	ldr	r3, [r7, #12]
 800dc10:	685a      	ldr	r2, [r3, #4]
 800dc12:	68fb      	ldr	r3, [r7, #12]
 800dc14:	689b      	ldr	r3, [r3, #8]
 800dc16:	429a      	cmp	r2, r3
 800dc18:	d32b      	bcc.n	800dc72 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800dc1a:	68fb      	ldr	r3, [r7, #12]
 800dc1c:	681a      	ldr	r2, [r3, #0]
 800dc1e:	68fb      	ldr	r3, [r7, #12]
 800dc20:	605a      	str	r2, [r3, #4]
 800dc22:	e026      	b.n	800dc72 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800dc24:	68fb      	ldr	r3, [r7, #12]
 800dc26:	68d8      	ldr	r0, [r3, #12]
 800dc28:	68fb      	ldr	r3, [r7, #12]
 800dc2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dc2c:	461a      	mov	r2, r3
 800dc2e:	68b9      	ldr	r1, [r7, #8]
 800dc30:	f003 f859 	bl	8010ce6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800dc34:	68fb      	ldr	r3, [r7, #12]
 800dc36:	68da      	ldr	r2, [r3, #12]
 800dc38:	68fb      	ldr	r3, [r7, #12]
 800dc3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dc3c:	425b      	negs	r3, r3
 800dc3e:	441a      	add	r2, r3
 800dc40:	68fb      	ldr	r3, [r7, #12]
 800dc42:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800dc44:	68fb      	ldr	r3, [r7, #12]
 800dc46:	68da      	ldr	r2, [r3, #12]
 800dc48:	68fb      	ldr	r3, [r7, #12]
 800dc4a:	681b      	ldr	r3, [r3, #0]
 800dc4c:	429a      	cmp	r2, r3
 800dc4e:	d207      	bcs.n	800dc60 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800dc50:	68fb      	ldr	r3, [r7, #12]
 800dc52:	689a      	ldr	r2, [r3, #8]
 800dc54:	68fb      	ldr	r3, [r7, #12]
 800dc56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dc58:	425b      	negs	r3, r3
 800dc5a:	441a      	add	r2, r3
 800dc5c:	68fb      	ldr	r3, [r7, #12]
 800dc5e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	2b02      	cmp	r3, #2
 800dc64:	d105      	bne.n	800dc72 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800dc66:	693b      	ldr	r3, [r7, #16]
 800dc68:	2b00      	cmp	r3, #0
 800dc6a:	d002      	beq.n	800dc72 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800dc6c:	693b      	ldr	r3, [r7, #16]
 800dc6e:	3b01      	subs	r3, #1
 800dc70:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800dc72:	693b      	ldr	r3, [r7, #16]
 800dc74:	1c5a      	adds	r2, r3, #1
 800dc76:	68fb      	ldr	r3, [r7, #12]
 800dc78:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800dc7a:	697b      	ldr	r3, [r7, #20]
}
 800dc7c:	4618      	mov	r0, r3
 800dc7e:	3718      	adds	r7, #24
 800dc80:	46bd      	mov	sp, r7
 800dc82:	bd80      	pop	{r7, pc}

0800dc84 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800dc84:	b580      	push	{r7, lr}
 800dc86:	b082      	sub	sp, #8
 800dc88:	af00      	add	r7, sp, #0
 800dc8a:	6078      	str	r0, [r7, #4]
 800dc8c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dc92:	2b00      	cmp	r3, #0
 800dc94:	d018      	beq.n	800dcc8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	68da      	ldr	r2, [r3, #12]
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dc9e:	441a      	add	r2, r3
 800dca0:	687b      	ldr	r3, [r7, #4]
 800dca2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	68da      	ldr	r2, [r3, #12]
 800dca8:	687b      	ldr	r3, [r7, #4]
 800dcaa:	689b      	ldr	r3, [r3, #8]
 800dcac:	429a      	cmp	r2, r3
 800dcae:	d303      	bcc.n	800dcb8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	681a      	ldr	r2, [r3, #0]
 800dcb4:	687b      	ldr	r3, [r7, #4]
 800dcb6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	68d9      	ldr	r1, [r3, #12]
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dcc0:	461a      	mov	r2, r3
 800dcc2:	6838      	ldr	r0, [r7, #0]
 800dcc4:	f003 f80f 	bl	8010ce6 <memcpy>
	}
}
 800dcc8:	bf00      	nop
 800dcca:	3708      	adds	r7, #8
 800dccc:	46bd      	mov	sp, r7
 800dcce:	bd80      	pop	{r7, pc}

0800dcd0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800dcd0:	b580      	push	{r7, lr}
 800dcd2:	b084      	sub	sp, #16
 800dcd4:	af00      	add	r7, sp, #0
 800dcd6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800dcd8:	f002 f9d6 	bl	8010088 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800dce2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800dce4:	e011      	b.n	800dd0a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dcea:	2b00      	cmp	r3, #0
 800dcec:	d012      	beq.n	800dd14 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	3324      	adds	r3, #36	@ 0x24
 800dcf2:	4618      	mov	r0, r3
 800dcf4:	f000 fe4a 	bl	800e98c <xTaskRemoveFromEventList>
 800dcf8:	4603      	mov	r3, r0
 800dcfa:	2b00      	cmp	r3, #0
 800dcfc:	d001      	beq.n	800dd02 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800dcfe:	f000 ff87 	bl	800ec10 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800dd02:	7bfb      	ldrb	r3, [r7, #15]
 800dd04:	3b01      	subs	r3, #1
 800dd06:	b2db      	uxtb	r3, r3
 800dd08:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800dd0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	dce9      	bgt.n	800dce6 <prvUnlockQueue+0x16>
 800dd12:	e000      	b.n	800dd16 <prvUnlockQueue+0x46>
					break;
 800dd14:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	22ff      	movs	r2, #255	@ 0xff
 800dd1a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800dd1e:	f002 f9e5 	bl	80100ec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800dd22:	f002 f9b1 	bl	8010088 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800dd2c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800dd2e:	e011      	b.n	800dd54 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	691b      	ldr	r3, [r3, #16]
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	d012      	beq.n	800dd5e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	3310      	adds	r3, #16
 800dd3c:	4618      	mov	r0, r3
 800dd3e:	f000 fe25 	bl	800e98c <xTaskRemoveFromEventList>
 800dd42:	4603      	mov	r3, r0
 800dd44:	2b00      	cmp	r3, #0
 800dd46:	d001      	beq.n	800dd4c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800dd48:	f000 ff62 	bl	800ec10 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800dd4c:	7bbb      	ldrb	r3, [r7, #14]
 800dd4e:	3b01      	subs	r3, #1
 800dd50:	b2db      	uxtb	r3, r3
 800dd52:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800dd54:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	dce9      	bgt.n	800dd30 <prvUnlockQueue+0x60>
 800dd5c:	e000      	b.n	800dd60 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800dd5e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	22ff      	movs	r2, #255	@ 0xff
 800dd64:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800dd68:	f002 f9c0 	bl	80100ec <vPortExitCritical>
}
 800dd6c:	bf00      	nop
 800dd6e:	3710      	adds	r7, #16
 800dd70:	46bd      	mov	sp, r7
 800dd72:	bd80      	pop	{r7, pc}

0800dd74 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800dd74:	b580      	push	{r7, lr}
 800dd76:	b084      	sub	sp, #16
 800dd78:	af00      	add	r7, sp, #0
 800dd7a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800dd7c:	f002 f984 	bl	8010088 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd84:	2b00      	cmp	r3, #0
 800dd86:	d102      	bne.n	800dd8e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800dd88:	2301      	movs	r3, #1
 800dd8a:	60fb      	str	r3, [r7, #12]
 800dd8c:	e001      	b.n	800dd92 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800dd8e:	2300      	movs	r3, #0
 800dd90:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800dd92:	f002 f9ab 	bl	80100ec <vPortExitCritical>

	return xReturn;
 800dd96:	68fb      	ldr	r3, [r7, #12]
}
 800dd98:	4618      	mov	r0, r3
 800dd9a:	3710      	adds	r7, #16
 800dd9c:	46bd      	mov	sp, r7
 800dd9e:	bd80      	pop	{r7, pc}

0800dda0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800dda0:	b580      	push	{r7, lr}
 800dda2:	b084      	sub	sp, #16
 800dda4:	af00      	add	r7, sp, #0
 800dda6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800dda8:	f002 f96e 	bl	8010088 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ddb4:	429a      	cmp	r2, r3
 800ddb6:	d102      	bne.n	800ddbe <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800ddb8:	2301      	movs	r3, #1
 800ddba:	60fb      	str	r3, [r7, #12]
 800ddbc:	e001      	b.n	800ddc2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800ddbe:	2300      	movs	r3, #0
 800ddc0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ddc2:	f002 f993 	bl	80100ec <vPortExitCritical>

	return xReturn;
 800ddc6:	68fb      	ldr	r3, [r7, #12]
}
 800ddc8:	4618      	mov	r0, r3
 800ddca:	3710      	adds	r7, #16
 800ddcc:	46bd      	mov	sp, r7
 800ddce:	bd80      	pop	{r7, pc}

0800ddd0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800ddd0:	b480      	push	{r7}
 800ddd2:	b085      	sub	sp, #20
 800ddd4:	af00      	add	r7, sp, #0
 800ddd6:	6078      	str	r0, [r7, #4]
 800ddd8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ddda:	2300      	movs	r3, #0
 800dddc:	60fb      	str	r3, [r7, #12]
 800ddde:	e014      	b.n	800de0a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800dde0:	4a0f      	ldr	r2, [pc, #60]	@ (800de20 <vQueueAddToRegistry+0x50>)
 800dde2:	68fb      	ldr	r3, [r7, #12]
 800dde4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800dde8:	2b00      	cmp	r3, #0
 800ddea:	d10b      	bne.n	800de04 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800ddec:	490c      	ldr	r1, [pc, #48]	@ (800de20 <vQueueAddToRegistry+0x50>)
 800ddee:	68fb      	ldr	r3, [r7, #12]
 800ddf0:	683a      	ldr	r2, [r7, #0]
 800ddf2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800ddf6:	4a0a      	ldr	r2, [pc, #40]	@ (800de20 <vQueueAddToRegistry+0x50>)
 800ddf8:	68fb      	ldr	r3, [r7, #12]
 800ddfa:	00db      	lsls	r3, r3, #3
 800ddfc:	4413      	add	r3, r2
 800ddfe:	687a      	ldr	r2, [r7, #4]
 800de00:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800de02:	e006      	b.n	800de12 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800de04:	68fb      	ldr	r3, [r7, #12]
 800de06:	3301      	adds	r3, #1
 800de08:	60fb      	str	r3, [r7, #12]
 800de0a:	68fb      	ldr	r3, [r7, #12]
 800de0c:	2b07      	cmp	r3, #7
 800de0e:	d9e7      	bls.n	800dde0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800de10:	bf00      	nop
 800de12:	bf00      	nop
 800de14:	3714      	adds	r7, #20
 800de16:	46bd      	mov	sp, r7
 800de18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de1c:	4770      	bx	lr
 800de1e:	bf00      	nop
 800de20:	20002064 	.word	0x20002064

0800de24 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800de24:	b480      	push	{r7}
 800de26:	b085      	sub	sp, #20
 800de28:	af00      	add	r7, sp, #0
 800de2a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800de2c:	2300      	movs	r3, #0
 800de2e:	60fb      	str	r3, [r7, #12]
 800de30:	e016      	b.n	800de60 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800de32:	4a10      	ldr	r2, [pc, #64]	@ (800de74 <vQueueUnregisterQueue+0x50>)
 800de34:	68fb      	ldr	r3, [r7, #12]
 800de36:	00db      	lsls	r3, r3, #3
 800de38:	4413      	add	r3, r2
 800de3a:	685b      	ldr	r3, [r3, #4]
 800de3c:	687a      	ldr	r2, [r7, #4]
 800de3e:	429a      	cmp	r2, r3
 800de40:	d10b      	bne.n	800de5a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800de42:	4a0c      	ldr	r2, [pc, #48]	@ (800de74 <vQueueUnregisterQueue+0x50>)
 800de44:	68fb      	ldr	r3, [r7, #12]
 800de46:	2100      	movs	r1, #0
 800de48:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800de4c:	4a09      	ldr	r2, [pc, #36]	@ (800de74 <vQueueUnregisterQueue+0x50>)
 800de4e:	68fb      	ldr	r3, [r7, #12]
 800de50:	00db      	lsls	r3, r3, #3
 800de52:	4413      	add	r3, r2
 800de54:	2200      	movs	r2, #0
 800de56:	605a      	str	r2, [r3, #4]
				break;
 800de58:	e006      	b.n	800de68 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800de5a:	68fb      	ldr	r3, [r7, #12]
 800de5c:	3301      	adds	r3, #1
 800de5e:	60fb      	str	r3, [r7, #12]
 800de60:	68fb      	ldr	r3, [r7, #12]
 800de62:	2b07      	cmp	r3, #7
 800de64:	d9e5      	bls.n	800de32 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800de66:	bf00      	nop
 800de68:	bf00      	nop
 800de6a:	3714      	adds	r7, #20
 800de6c:	46bd      	mov	sp, r7
 800de6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de72:	4770      	bx	lr
 800de74:	20002064 	.word	0x20002064

0800de78 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800de78:	b580      	push	{r7, lr}
 800de7a:	b086      	sub	sp, #24
 800de7c:	af00      	add	r7, sp, #0
 800de7e:	60f8      	str	r0, [r7, #12]
 800de80:	60b9      	str	r1, [r7, #8]
 800de82:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800de84:	68fb      	ldr	r3, [r7, #12]
 800de86:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800de88:	f002 f8fe 	bl	8010088 <vPortEnterCritical>
 800de8c:	697b      	ldr	r3, [r7, #20]
 800de8e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800de92:	b25b      	sxtb	r3, r3
 800de94:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de98:	d103      	bne.n	800dea2 <vQueueWaitForMessageRestricted+0x2a>
 800de9a:	697b      	ldr	r3, [r7, #20]
 800de9c:	2200      	movs	r2, #0
 800de9e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800dea2:	697b      	ldr	r3, [r7, #20]
 800dea4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800dea8:	b25b      	sxtb	r3, r3
 800deaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800deae:	d103      	bne.n	800deb8 <vQueueWaitForMessageRestricted+0x40>
 800deb0:	697b      	ldr	r3, [r7, #20]
 800deb2:	2200      	movs	r2, #0
 800deb4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800deb8:	f002 f918 	bl	80100ec <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800debc:	697b      	ldr	r3, [r7, #20]
 800debe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dec0:	2b00      	cmp	r3, #0
 800dec2:	d106      	bne.n	800ded2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800dec4:	697b      	ldr	r3, [r7, #20]
 800dec6:	3324      	adds	r3, #36	@ 0x24
 800dec8:	687a      	ldr	r2, [r7, #4]
 800deca:	68b9      	ldr	r1, [r7, #8]
 800decc:	4618      	mov	r0, r3
 800dece:	f000 fd31 	bl	800e934 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800ded2:	6978      	ldr	r0, [r7, #20]
 800ded4:	f7ff fefc 	bl	800dcd0 <prvUnlockQueue>
	}
 800ded8:	bf00      	nop
 800deda:	3718      	adds	r7, #24
 800dedc:	46bd      	mov	sp, r7
 800dede:	bd80      	pop	{r7, pc}

0800dee0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800dee0:	b580      	push	{r7, lr}
 800dee2:	b08e      	sub	sp, #56	@ 0x38
 800dee4:	af04      	add	r7, sp, #16
 800dee6:	60f8      	str	r0, [r7, #12]
 800dee8:	60b9      	str	r1, [r7, #8]
 800deea:	607a      	str	r2, [r7, #4]
 800deec:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800deee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800def0:	2b00      	cmp	r3, #0
 800def2:	d10b      	bne.n	800df0c <xTaskCreateStatic+0x2c>
	__asm volatile
 800def4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800def8:	f383 8811 	msr	BASEPRI, r3
 800defc:	f3bf 8f6f 	isb	sy
 800df00:	f3bf 8f4f 	dsb	sy
 800df04:	623b      	str	r3, [r7, #32]
}
 800df06:	bf00      	nop
 800df08:	bf00      	nop
 800df0a:	e7fd      	b.n	800df08 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800df0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df0e:	2b00      	cmp	r3, #0
 800df10:	d10b      	bne.n	800df2a <xTaskCreateStatic+0x4a>
	__asm volatile
 800df12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df16:	f383 8811 	msr	BASEPRI, r3
 800df1a:	f3bf 8f6f 	isb	sy
 800df1e:	f3bf 8f4f 	dsb	sy
 800df22:	61fb      	str	r3, [r7, #28]
}
 800df24:	bf00      	nop
 800df26:	bf00      	nop
 800df28:	e7fd      	b.n	800df26 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800df2a:	23a8      	movs	r3, #168	@ 0xa8
 800df2c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800df2e:	693b      	ldr	r3, [r7, #16]
 800df30:	2ba8      	cmp	r3, #168	@ 0xa8
 800df32:	d00b      	beq.n	800df4c <xTaskCreateStatic+0x6c>
	__asm volatile
 800df34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df38:	f383 8811 	msr	BASEPRI, r3
 800df3c:	f3bf 8f6f 	isb	sy
 800df40:	f3bf 8f4f 	dsb	sy
 800df44:	61bb      	str	r3, [r7, #24]
}
 800df46:	bf00      	nop
 800df48:	bf00      	nop
 800df4a:	e7fd      	b.n	800df48 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800df4c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800df4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df50:	2b00      	cmp	r3, #0
 800df52:	d01e      	beq.n	800df92 <xTaskCreateStatic+0xb2>
 800df54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800df56:	2b00      	cmp	r3, #0
 800df58:	d01b      	beq.n	800df92 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800df5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df5c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800df5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df60:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800df62:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800df64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df66:	2202      	movs	r2, #2
 800df68:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800df6c:	2300      	movs	r3, #0
 800df6e:	9303      	str	r3, [sp, #12]
 800df70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df72:	9302      	str	r3, [sp, #8]
 800df74:	f107 0314 	add.w	r3, r7, #20
 800df78:	9301      	str	r3, [sp, #4]
 800df7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df7c:	9300      	str	r3, [sp, #0]
 800df7e:	683b      	ldr	r3, [r7, #0]
 800df80:	687a      	ldr	r2, [r7, #4]
 800df82:	68b9      	ldr	r1, [r7, #8]
 800df84:	68f8      	ldr	r0, [r7, #12]
 800df86:	f000 f851 	bl	800e02c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800df8a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800df8c:	f000 f8f6 	bl	800e17c <prvAddNewTaskToReadyList>
 800df90:	e001      	b.n	800df96 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800df92:	2300      	movs	r3, #0
 800df94:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800df96:	697b      	ldr	r3, [r7, #20]
	}
 800df98:	4618      	mov	r0, r3
 800df9a:	3728      	adds	r7, #40	@ 0x28
 800df9c:	46bd      	mov	sp, r7
 800df9e:	bd80      	pop	{r7, pc}

0800dfa0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800dfa0:	b580      	push	{r7, lr}
 800dfa2:	b08c      	sub	sp, #48	@ 0x30
 800dfa4:	af04      	add	r7, sp, #16
 800dfa6:	60f8      	str	r0, [r7, #12]
 800dfa8:	60b9      	str	r1, [r7, #8]
 800dfaa:	603b      	str	r3, [r7, #0]
 800dfac:	4613      	mov	r3, r2
 800dfae:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800dfb0:	88fb      	ldrh	r3, [r7, #6]
 800dfb2:	009b      	lsls	r3, r3, #2
 800dfb4:	4618      	mov	r0, r3
 800dfb6:	f002 f989 	bl	80102cc <pvPortMalloc>
 800dfba:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800dfbc:	697b      	ldr	r3, [r7, #20]
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	d00e      	beq.n	800dfe0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800dfc2:	20a8      	movs	r0, #168	@ 0xa8
 800dfc4:	f002 f982 	bl	80102cc <pvPortMalloc>
 800dfc8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800dfca:	69fb      	ldr	r3, [r7, #28]
 800dfcc:	2b00      	cmp	r3, #0
 800dfce:	d003      	beq.n	800dfd8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800dfd0:	69fb      	ldr	r3, [r7, #28]
 800dfd2:	697a      	ldr	r2, [r7, #20]
 800dfd4:	631a      	str	r2, [r3, #48]	@ 0x30
 800dfd6:	e005      	b.n	800dfe4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800dfd8:	6978      	ldr	r0, [r7, #20]
 800dfda:	f002 fa45 	bl	8010468 <vPortFree>
 800dfde:	e001      	b.n	800dfe4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800dfe0:	2300      	movs	r3, #0
 800dfe2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800dfe4:	69fb      	ldr	r3, [r7, #28]
 800dfe6:	2b00      	cmp	r3, #0
 800dfe8:	d017      	beq.n	800e01a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800dfea:	69fb      	ldr	r3, [r7, #28]
 800dfec:	2200      	movs	r2, #0
 800dfee:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800dff2:	88fa      	ldrh	r2, [r7, #6]
 800dff4:	2300      	movs	r3, #0
 800dff6:	9303      	str	r3, [sp, #12]
 800dff8:	69fb      	ldr	r3, [r7, #28]
 800dffa:	9302      	str	r3, [sp, #8]
 800dffc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dffe:	9301      	str	r3, [sp, #4]
 800e000:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e002:	9300      	str	r3, [sp, #0]
 800e004:	683b      	ldr	r3, [r7, #0]
 800e006:	68b9      	ldr	r1, [r7, #8]
 800e008:	68f8      	ldr	r0, [r7, #12]
 800e00a:	f000 f80f 	bl	800e02c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e00e:	69f8      	ldr	r0, [r7, #28]
 800e010:	f000 f8b4 	bl	800e17c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800e014:	2301      	movs	r3, #1
 800e016:	61bb      	str	r3, [r7, #24]
 800e018:	e002      	b.n	800e020 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800e01a:	f04f 33ff 	mov.w	r3, #4294967295
 800e01e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800e020:	69bb      	ldr	r3, [r7, #24]
	}
 800e022:	4618      	mov	r0, r3
 800e024:	3720      	adds	r7, #32
 800e026:	46bd      	mov	sp, r7
 800e028:	bd80      	pop	{r7, pc}
	...

0800e02c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800e02c:	b580      	push	{r7, lr}
 800e02e:	b088      	sub	sp, #32
 800e030:	af00      	add	r7, sp, #0
 800e032:	60f8      	str	r0, [r7, #12]
 800e034:	60b9      	str	r1, [r7, #8]
 800e036:	607a      	str	r2, [r7, #4]
 800e038:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800e03a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e03c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800e03e:	687b      	ldr	r3, [r7, #4]
 800e040:	009b      	lsls	r3, r3, #2
 800e042:	461a      	mov	r2, r3
 800e044:	21a5      	movs	r1, #165	@ 0xa5
 800e046:	f002 fd75 	bl	8010b34 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800e04a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e04c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800e054:	3b01      	subs	r3, #1
 800e056:	009b      	lsls	r3, r3, #2
 800e058:	4413      	add	r3, r2
 800e05a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800e05c:	69bb      	ldr	r3, [r7, #24]
 800e05e:	f023 0307 	bic.w	r3, r3, #7
 800e062:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800e064:	69bb      	ldr	r3, [r7, #24]
 800e066:	f003 0307 	and.w	r3, r3, #7
 800e06a:	2b00      	cmp	r3, #0
 800e06c:	d00b      	beq.n	800e086 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800e06e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e072:	f383 8811 	msr	BASEPRI, r3
 800e076:	f3bf 8f6f 	isb	sy
 800e07a:	f3bf 8f4f 	dsb	sy
 800e07e:	617b      	str	r3, [r7, #20]
}
 800e080:	bf00      	nop
 800e082:	bf00      	nop
 800e084:	e7fd      	b.n	800e082 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800e086:	68bb      	ldr	r3, [r7, #8]
 800e088:	2b00      	cmp	r3, #0
 800e08a:	d01f      	beq.n	800e0cc <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e08c:	2300      	movs	r3, #0
 800e08e:	61fb      	str	r3, [r7, #28]
 800e090:	e012      	b.n	800e0b8 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800e092:	68ba      	ldr	r2, [r7, #8]
 800e094:	69fb      	ldr	r3, [r7, #28]
 800e096:	4413      	add	r3, r2
 800e098:	7819      	ldrb	r1, [r3, #0]
 800e09a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e09c:	69fb      	ldr	r3, [r7, #28]
 800e09e:	4413      	add	r3, r2
 800e0a0:	3334      	adds	r3, #52	@ 0x34
 800e0a2:	460a      	mov	r2, r1
 800e0a4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800e0a6:	68ba      	ldr	r2, [r7, #8]
 800e0a8:	69fb      	ldr	r3, [r7, #28]
 800e0aa:	4413      	add	r3, r2
 800e0ac:	781b      	ldrb	r3, [r3, #0]
 800e0ae:	2b00      	cmp	r3, #0
 800e0b0:	d006      	beq.n	800e0c0 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e0b2:	69fb      	ldr	r3, [r7, #28]
 800e0b4:	3301      	adds	r3, #1
 800e0b6:	61fb      	str	r3, [r7, #28]
 800e0b8:	69fb      	ldr	r3, [r7, #28]
 800e0ba:	2b0f      	cmp	r3, #15
 800e0bc:	d9e9      	bls.n	800e092 <prvInitialiseNewTask+0x66>
 800e0be:	e000      	b.n	800e0c2 <prvInitialiseNewTask+0x96>
			{
				break;
 800e0c0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800e0c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0c4:	2200      	movs	r2, #0
 800e0c6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800e0ca:	e003      	b.n	800e0d4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800e0cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0ce:	2200      	movs	r2, #0
 800e0d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800e0d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e0d6:	2b37      	cmp	r3, #55	@ 0x37
 800e0d8:	d901      	bls.n	800e0de <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800e0da:	2337      	movs	r3, #55	@ 0x37
 800e0dc:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800e0de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0e0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e0e2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800e0e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0e6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e0e8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800e0ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0ec:	2200      	movs	r2, #0
 800e0ee:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800e0f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0f2:	3304      	adds	r3, #4
 800e0f4:	4618      	mov	r0, r3
 800e0f6:	f7fe fd7b 	bl	800cbf0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800e0fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0fc:	3318      	adds	r3, #24
 800e0fe:	4618      	mov	r0, r3
 800e100:	f7fe fd76 	bl	800cbf0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800e104:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e106:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e108:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e10a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e10c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800e110:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e112:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800e114:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e116:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e118:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800e11a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e11c:	2200      	movs	r2, #0
 800e11e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800e122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e124:	2200      	movs	r2, #0
 800e126:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800e12a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e12c:	3354      	adds	r3, #84	@ 0x54
 800e12e:	224c      	movs	r2, #76	@ 0x4c
 800e130:	2100      	movs	r1, #0
 800e132:	4618      	mov	r0, r3
 800e134:	f002 fcfe 	bl	8010b34 <memset>
 800e138:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e13a:	4a0d      	ldr	r2, [pc, #52]	@ (800e170 <prvInitialiseNewTask+0x144>)
 800e13c:	659a      	str	r2, [r3, #88]	@ 0x58
 800e13e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e140:	4a0c      	ldr	r2, [pc, #48]	@ (800e174 <prvInitialiseNewTask+0x148>)
 800e142:	65da      	str	r2, [r3, #92]	@ 0x5c
 800e144:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e146:	4a0c      	ldr	r2, [pc, #48]	@ (800e178 <prvInitialiseNewTask+0x14c>)
 800e148:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800e14a:	683a      	ldr	r2, [r7, #0]
 800e14c:	68f9      	ldr	r1, [r7, #12]
 800e14e:	69b8      	ldr	r0, [r7, #24]
 800e150:	f001 fe68 	bl	800fe24 <pxPortInitialiseStack>
 800e154:	4602      	mov	r2, r0
 800e156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e158:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800e15a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e15c:	2b00      	cmp	r3, #0
 800e15e:	d002      	beq.n	800e166 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800e160:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e162:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e164:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e166:	bf00      	nop
 800e168:	3720      	adds	r7, #32
 800e16a:	46bd      	mov	sp, r7
 800e16c:	bd80      	pop	{r7, pc}
 800e16e:	bf00      	nop
 800e170:	200062f8 	.word	0x200062f8
 800e174:	20006360 	.word	0x20006360
 800e178:	200063c8 	.word	0x200063c8

0800e17c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800e17c:	b580      	push	{r7, lr}
 800e17e:	b082      	sub	sp, #8
 800e180:	af00      	add	r7, sp, #0
 800e182:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800e184:	f001 ff80 	bl	8010088 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800e188:	4b2d      	ldr	r3, [pc, #180]	@ (800e240 <prvAddNewTaskToReadyList+0xc4>)
 800e18a:	681b      	ldr	r3, [r3, #0]
 800e18c:	3301      	adds	r3, #1
 800e18e:	4a2c      	ldr	r2, [pc, #176]	@ (800e240 <prvAddNewTaskToReadyList+0xc4>)
 800e190:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800e192:	4b2c      	ldr	r3, [pc, #176]	@ (800e244 <prvAddNewTaskToReadyList+0xc8>)
 800e194:	681b      	ldr	r3, [r3, #0]
 800e196:	2b00      	cmp	r3, #0
 800e198:	d109      	bne.n	800e1ae <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800e19a:	4a2a      	ldr	r2, [pc, #168]	@ (800e244 <prvAddNewTaskToReadyList+0xc8>)
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800e1a0:	4b27      	ldr	r3, [pc, #156]	@ (800e240 <prvAddNewTaskToReadyList+0xc4>)
 800e1a2:	681b      	ldr	r3, [r3, #0]
 800e1a4:	2b01      	cmp	r3, #1
 800e1a6:	d110      	bne.n	800e1ca <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800e1a8:	f000 fd56 	bl	800ec58 <prvInitialiseTaskLists>
 800e1ac:	e00d      	b.n	800e1ca <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800e1ae:	4b26      	ldr	r3, [pc, #152]	@ (800e248 <prvAddNewTaskToReadyList+0xcc>)
 800e1b0:	681b      	ldr	r3, [r3, #0]
 800e1b2:	2b00      	cmp	r3, #0
 800e1b4:	d109      	bne.n	800e1ca <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800e1b6:	4b23      	ldr	r3, [pc, #140]	@ (800e244 <prvAddNewTaskToReadyList+0xc8>)
 800e1b8:	681b      	ldr	r3, [r3, #0]
 800e1ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e1c0:	429a      	cmp	r2, r3
 800e1c2:	d802      	bhi.n	800e1ca <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800e1c4:	4a1f      	ldr	r2, [pc, #124]	@ (800e244 <prvAddNewTaskToReadyList+0xc8>)
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800e1ca:	4b20      	ldr	r3, [pc, #128]	@ (800e24c <prvAddNewTaskToReadyList+0xd0>)
 800e1cc:	681b      	ldr	r3, [r3, #0]
 800e1ce:	3301      	adds	r3, #1
 800e1d0:	4a1e      	ldr	r2, [pc, #120]	@ (800e24c <prvAddNewTaskToReadyList+0xd0>)
 800e1d2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800e1d4:	4b1d      	ldr	r3, [pc, #116]	@ (800e24c <prvAddNewTaskToReadyList+0xd0>)
 800e1d6:	681a      	ldr	r2, [r3, #0]
 800e1d8:	687b      	ldr	r3, [r7, #4]
 800e1da:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e1e0:	4b1b      	ldr	r3, [pc, #108]	@ (800e250 <prvAddNewTaskToReadyList+0xd4>)
 800e1e2:	681b      	ldr	r3, [r3, #0]
 800e1e4:	429a      	cmp	r2, r3
 800e1e6:	d903      	bls.n	800e1f0 <prvAddNewTaskToReadyList+0x74>
 800e1e8:	687b      	ldr	r3, [r7, #4]
 800e1ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e1ec:	4a18      	ldr	r2, [pc, #96]	@ (800e250 <prvAddNewTaskToReadyList+0xd4>)
 800e1ee:	6013      	str	r3, [r2, #0]
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e1f4:	4613      	mov	r3, r2
 800e1f6:	009b      	lsls	r3, r3, #2
 800e1f8:	4413      	add	r3, r2
 800e1fa:	009b      	lsls	r3, r3, #2
 800e1fc:	4a15      	ldr	r2, [pc, #84]	@ (800e254 <prvAddNewTaskToReadyList+0xd8>)
 800e1fe:	441a      	add	r2, r3
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	3304      	adds	r3, #4
 800e204:	4619      	mov	r1, r3
 800e206:	4610      	mov	r0, r2
 800e208:	f7fe fcff 	bl	800cc0a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800e20c:	f001 ff6e 	bl	80100ec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800e210:	4b0d      	ldr	r3, [pc, #52]	@ (800e248 <prvAddNewTaskToReadyList+0xcc>)
 800e212:	681b      	ldr	r3, [r3, #0]
 800e214:	2b00      	cmp	r3, #0
 800e216:	d00e      	beq.n	800e236 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800e218:	4b0a      	ldr	r3, [pc, #40]	@ (800e244 <prvAddNewTaskToReadyList+0xc8>)
 800e21a:	681b      	ldr	r3, [r3, #0]
 800e21c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e222:	429a      	cmp	r2, r3
 800e224:	d207      	bcs.n	800e236 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800e226:	4b0c      	ldr	r3, [pc, #48]	@ (800e258 <prvAddNewTaskToReadyList+0xdc>)
 800e228:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e22c:	601a      	str	r2, [r3, #0]
 800e22e:	f3bf 8f4f 	dsb	sy
 800e232:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e236:	bf00      	nop
 800e238:	3708      	adds	r7, #8
 800e23a:	46bd      	mov	sp, r7
 800e23c:	bd80      	pop	{r7, pc}
 800e23e:	bf00      	nop
 800e240:	20002578 	.word	0x20002578
 800e244:	200020a4 	.word	0x200020a4
 800e248:	20002584 	.word	0x20002584
 800e24c:	20002594 	.word	0x20002594
 800e250:	20002580 	.word	0x20002580
 800e254:	200020a8 	.word	0x200020a8
 800e258:	e000ed04 	.word	0xe000ed04

0800e25c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800e25c:	b580      	push	{r7, lr}
 800e25e:	b084      	sub	sp, #16
 800e260:	af00      	add	r7, sp, #0
 800e262:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800e264:	f001 ff10 	bl	8010088 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800e268:	687b      	ldr	r3, [r7, #4]
 800e26a:	2b00      	cmp	r3, #0
 800e26c:	d102      	bne.n	800e274 <vTaskDelete+0x18>
 800e26e:	4b2d      	ldr	r3, [pc, #180]	@ (800e324 <vTaskDelete+0xc8>)
 800e270:	681b      	ldr	r3, [r3, #0]
 800e272:	e000      	b.n	800e276 <vTaskDelete+0x1a>
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e278:	68fb      	ldr	r3, [r7, #12]
 800e27a:	3304      	adds	r3, #4
 800e27c:	4618      	mov	r0, r3
 800e27e:	f7fe fd21 	bl	800ccc4 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e282:	68fb      	ldr	r3, [r7, #12]
 800e284:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e286:	2b00      	cmp	r3, #0
 800e288:	d004      	beq.n	800e294 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e28a:	68fb      	ldr	r3, [r7, #12]
 800e28c:	3318      	adds	r3, #24
 800e28e:	4618      	mov	r0, r3
 800e290:	f7fe fd18 	bl	800ccc4 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800e294:	4b24      	ldr	r3, [pc, #144]	@ (800e328 <vTaskDelete+0xcc>)
 800e296:	681b      	ldr	r3, [r3, #0]
 800e298:	3301      	adds	r3, #1
 800e29a:	4a23      	ldr	r2, [pc, #140]	@ (800e328 <vTaskDelete+0xcc>)
 800e29c:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800e29e:	4b21      	ldr	r3, [pc, #132]	@ (800e324 <vTaskDelete+0xc8>)
 800e2a0:	681b      	ldr	r3, [r3, #0]
 800e2a2:	68fa      	ldr	r2, [r7, #12]
 800e2a4:	429a      	cmp	r2, r3
 800e2a6:	d10b      	bne.n	800e2c0 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800e2a8:	68fb      	ldr	r3, [r7, #12]
 800e2aa:	3304      	adds	r3, #4
 800e2ac:	4619      	mov	r1, r3
 800e2ae:	481f      	ldr	r0, [pc, #124]	@ (800e32c <vTaskDelete+0xd0>)
 800e2b0:	f7fe fcab 	bl	800cc0a <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800e2b4:	4b1e      	ldr	r3, [pc, #120]	@ (800e330 <vTaskDelete+0xd4>)
 800e2b6:	681b      	ldr	r3, [r3, #0]
 800e2b8:	3301      	adds	r3, #1
 800e2ba:	4a1d      	ldr	r2, [pc, #116]	@ (800e330 <vTaskDelete+0xd4>)
 800e2bc:	6013      	str	r3, [r2, #0]
 800e2be:	e009      	b.n	800e2d4 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800e2c0:	4b1c      	ldr	r3, [pc, #112]	@ (800e334 <vTaskDelete+0xd8>)
 800e2c2:	681b      	ldr	r3, [r3, #0]
 800e2c4:	3b01      	subs	r3, #1
 800e2c6:	4a1b      	ldr	r2, [pc, #108]	@ (800e334 <vTaskDelete+0xd8>)
 800e2c8:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 800e2ca:	68f8      	ldr	r0, [r7, #12]
 800e2cc:	f000 fd32 	bl	800ed34 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800e2d0:	f000 fd66 	bl	800eda0 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 800e2d4:	f001 ff0a 	bl	80100ec <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800e2d8:	4b17      	ldr	r3, [pc, #92]	@ (800e338 <vTaskDelete+0xdc>)
 800e2da:	681b      	ldr	r3, [r3, #0]
 800e2dc:	2b00      	cmp	r3, #0
 800e2de:	d01c      	beq.n	800e31a <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 800e2e0:	4b10      	ldr	r3, [pc, #64]	@ (800e324 <vTaskDelete+0xc8>)
 800e2e2:	681b      	ldr	r3, [r3, #0]
 800e2e4:	68fa      	ldr	r2, [r7, #12]
 800e2e6:	429a      	cmp	r2, r3
 800e2e8:	d117      	bne.n	800e31a <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800e2ea:	4b14      	ldr	r3, [pc, #80]	@ (800e33c <vTaskDelete+0xe0>)
 800e2ec:	681b      	ldr	r3, [r3, #0]
 800e2ee:	2b00      	cmp	r3, #0
 800e2f0:	d00b      	beq.n	800e30a <vTaskDelete+0xae>
	__asm volatile
 800e2f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e2f6:	f383 8811 	msr	BASEPRI, r3
 800e2fa:	f3bf 8f6f 	isb	sy
 800e2fe:	f3bf 8f4f 	dsb	sy
 800e302:	60bb      	str	r3, [r7, #8]
}
 800e304:	bf00      	nop
 800e306:	bf00      	nop
 800e308:	e7fd      	b.n	800e306 <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 800e30a:	4b0d      	ldr	r3, [pc, #52]	@ (800e340 <vTaskDelete+0xe4>)
 800e30c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e310:	601a      	str	r2, [r3, #0]
 800e312:	f3bf 8f4f 	dsb	sy
 800e316:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800e31a:	bf00      	nop
 800e31c:	3710      	adds	r7, #16
 800e31e:	46bd      	mov	sp, r7
 800e320:	bd80      	pop	{r7, pc}
 800e322:	bf00      	nop
 800e324:	200020a4 	.word	0x200020a4
 800e328:	20002594 	.word	0x20002594
 800e32c:	2000254c 	.word	0x2000254c
 800e330:	20002560 	.word	0x20002560
 800e334:	20002578 	.word	0x20002578
 800e338:	20002584 	.word	0x20002584
 800e33c:	200025a0 	.word	0x200025a0
 800e340:	e000ed04 	.word	0xe000ed04

0800e344 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800e344:	b580      	push	{r7, lr}
 800e346:	b084      	sub	sp, #16
 800e348:	af00      	add	r7, sp, #0
 800e34a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800e34c:	2300      	movs	r3, #0
 800e34e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	2b00      	cmp	r3, #0
 800e354:	d018      	beq.n	800e388 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800e356:	4b14      	ldr	r3, [pc, #80]	@ (800e3a8 <vTaskDelay+0x64>)
 800e358:	681b      	ldr	r3, [r3, #0]
 800e35a:	2b00      	cmp	r3, #0
 800e35c:	d00b      	beq.n	800e376 <vTaskDelay+0x32>
	__asm volatile
 800e35e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e362:	f383 8811 	msr	BASEPRI, r3
 800e366:	f3bf 8f6f 	isb	sy
 800e36a:	f3bf 8f4f 	dsb	sy
 800e36e:	60bb      	str	r3, [r7, #8]
}
 800e370:	bf00      	nop
 800e372:	bf00      	nop
 800e374:	e7fd      	b.n	800e372 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800e376:	f000 f88b 	bl	800e490 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800e37a:	2100      	movs	r1, #0
 800e37c:	6878      	ldr	r0, [r7, #4]
 800e37e:	f001 f983 	bl	800f688 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800e382:	f000 f893 	bl	800e4ac <xTaskResumeAll>
 800e386:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800e388:	68fb      	ldr	r3, [r7, #12]
 800e38a:	2b00      	cmp	r3, #0
 800e38c:	d107      	bne.n	800e39e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800e38e:	4b07      	ldr	r3, [pc, #28]	@ (800e3ac <vTaskDelay+0x68>)
 800e390:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e394:	601a      	str	r2, [r3, #0]
 800e396:	f3bf 8f4f 	dsb	sy
 800e39a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e39e:	bf00      	nop
 800e3a0:	3710      	adds	r7, #16
 800e3a2:	46bd      	mov	sp, r7
 800e3a4:	bd80      	pop	{r7, pc}
 800e3a6:	bf00      	nop
 800e3a8:	200025a0 	.word	0x200025a0
 800e3ac:	e000ed04 	.word	0xe000ed04

0800e3b0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800e3b0:	b580      	push	{r7, lr}
 800e3b2:	b08a      	sub	sp, #40	@ 0x28
 800e3b4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800e3b6:	2300      	movs	r3, #0
 800e3b8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800e3ba:	2300      	movs	r3, #0
 800e3bc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800e3be:	463a      	mov	r2, r7
 800e3c0:	1d39      	adds	r1, r7, #4
 800e3c2:	f107 0308 	add.w	r3, r7, #8
 800e3c6:	4618      	mov	r0, r3
 800e3c8:	f7fe f9c8 	bl	800c75c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800e3cc:	6839      	ldr	r1, [r7, #0]
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	68ba      	ldr	r2, [r7, #8]
 800e3d2:	9202      	str	r2, [sp, #8]
 800e3d4:	9301      	str	r3, [sp, #4]
 800e3d6:	2300      	movs	r3, #0
 800e3d8:	9300      	str	r3, [sp, #0]
 800e3da:	2300      	movs	r3, #0
 800e3dc:	460a      	mov	r2, r1
 800e3de:	4924      	ldr	r1, [pc, #144]	@ (800e470 <vTaskStartScheduler+0xc0>)
 800e3e0:	4824      	ldr	r0, [pc, #144]	@ (800e474 <vTaskStartScheduler+0xc4>)
 800e3e2:	f7ff fd7d 	bl	800dee0 <xTaskCreateStatic>
 800e3e6:	4603      	mov	r3, r0
 800e3e8:	4a23      	ldr	r2, [pc, #140]	@ (800e478 <vTaskStartScheduler+0xc8>)
 800e3ea:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800e3ec:	4b22      	ldr	r3, [pc, #136]	@ (800e478 <vTaskStartScheduler+0xc8>)
 800e3ee:	681b      	ldr	r3, [r3, #0]
 800e3f0:	2b00      	cmp	r3, #0
 800e3f2:	d002      	beq.n	800e3fa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800e3f4:	2301      	movs	r3, #1
 800e3f6:	617b      	str	r3, [r7, #20]
 800e3f8:	e001      	b.n	800e3fe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800e3fa:	2300      	movs	r3, #0
 800e3fc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800e3fe:	697b      	ldr	r3, [r7, #20]
 800e400:	2b01      	cmp	r3, #1
 800e402:	d102      	bne.n	800e40a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800e404:	f001 f994 	bl	800f730 <xTimerCreateTimerTask>
 800e408:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800e40a:	697b      	ldr	r3, [r7, #20]
 800e40c:	2b01      	cmp	r3, #1
 800e40e:	d11b      	bne.n	800e448 <vTaskStartScheduler+0x98>
	__asm volatile
 800e410:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e414:	f383 8811 	msr	BASEPRI, r3
 800e418:	f3bf 8f6f 	isb	sy
 800e41c:	f3bf 8f4f 	dsb	sy
 800e420:	613b      	str	r3, [r7, #16]
}
 800e422:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e424:	4b15      	ldr	r3, [pc, #84]	@ (800e47c <vTaskStartScheduler+0xcc>)
 800e426:	681b      	ldr	r3, [r3, #0]
 800e428:	3354      	adds	r3, #84	@ 0x54
 800e42a:	4a15      	ldr	r2, [pc, #84]	@ (800e480 <vTaskStartScheduler+0xd0>)
 800e42c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800e42e:	4b15      	ldr	r3, [pc, #84]	@ (800e484 <vTaskStartScheduler+0xd4>)
 800e430:	f04f 32ff 	mov.w	r2, #4294967295
 800e434:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800e436:	4b14      	ldr	r3, [pc, #80]	@ (800e488 <vTaskStartScheduler+0xd8>)
 800e438:	2201      	movs	r2, #1
 800e43a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800e43c:	4b13      	ldr	r3, [pc, #76]	@ (800e48c <vTaskStartScheduler+0xdc>)
 800e43e:	2200      	movs	r2, #0
 800e440:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800e442:	f001 fd7d 	bl	800ff40 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800e446:	e00f      	b.n	800e468 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800e448:	697b      	ldr	r3, [r7, #20]
 800e44a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e44e:	d10b      	bne.n	800e468 <vTaskStartScheduler+0xb8>
	__asm volatile
 800e450:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e454:	f383 8811 	msr	BASEPRI, r3
 800e458:	f3bf 8f6f 	isb	sy
 800e45c:	f3bf 8f4f 	dsb	sy
 800e460:	60fb      	str	r3, [r7, #12]
}
 800e462:	bf00      	nop
 800e464:	bf00      	nop
 800e466:	e7fd      	b.n	800e464 <vTaskStartScheduler+0xb4>
}
 800e468:	bf00      	nop
 800e46a:	3718      	adds	r7, #24
 800e46c:	46bd      	mov	sp, r7
 800e46e:	bd80      	pop	{r7, pc}
 800e470:	08011b6c 	.word	0x08011b6c
 800e474:	0800ec29 	.word	0x0800ec29
 800e478:	2000259c 	.word	0x2000259c
 800e47c:	200020a4 	.word	0x200020a4
 800e480:	20000024 	.word	0x20000024
 800e484:	20002598 	.word	0x20002598
 800e488:	20002584 	.word	0x20002584
 800e48c:	2000257c 	.word	0x2000257c

0800e490 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800e490:	b480      	push	{r7}
 800e492:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800e494:	4b04      	ldr	r3, [pc, #16]	@ (800e4a8 <vTaskSuspendAll+0x18>)
 800e496:	681b      	ldr	r3, [r3, #0]
 800e498:	3301      	adds	r3, #1
 800e49a:	4a03      	ldr	r2, [pc, #12]	@ (800e4a8 <vTaskSuspendAll+0x18>)
 800e49c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800e49e:	bf00      	nop
 800e4a0:	46bd      	mov	sp, r7
 800e4a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4a6:	4770      	bx	lr
 800e4a8:	200025a0 	.word	0x200025a0

0800e4ac <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800e4ac:	b580      	push	{r7, lr}
 800e4ae:	b084      	sub	sp, #16
 800e4b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800e4b2:	2300      	movs	r3, #0
 800e4b4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800e4b6:	2300      	movs	r3, #0
 800e4b8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800e4ba:	4b42      	ldr	r3, [pc, #264]	@ (800e5c4 <xTaskResumeAll+0x118>)
 800e4bc:	681b      	ldr	r3, [r3, #0]
 800e4be:	2b00      	cmp	r3, #0
 800e4c0:	d10b      	bne.n	800e4da <xTaskResumeAll+0x2e>
	__asm volatile
 800e4c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e4c6:	f383 8811 	msr	BASEPRI, r3
 800e4ca:	f3bf 8f6f 	isb	sy
 800e4ce:	f3bf 8f4f 	dsb	sy
 800e4d2:	603b      	str	r3, [r7, #0]
}
 800e4d4:	bf00      	nop
 800e4d6:	bf00      	nop
 800e4d8:	e7fd      	b.n	800e4d6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800e4da:	f001 fdd5 	bl	8010088 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800e4de:	4b39      	ldr	r3, [pc, #228]	@ (800e5c4 <xTaskResumeAll+0x118>)
 800e4e0:	681b      	ldr	r3, [r3, #0]
 800e4e2:	3b01      	subs	r3, #1
 800e4e4:	4a37      	ldr	r2, [pc, #220]	@ (800e5c4 <xTaskResumeAll+0x118>)
 800e4e6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e4e8:	4b36      	ldr	r3, [pc, #216]	@ (800e5c4 <xTaskResumeAll+0x118>)
 800e4ea:	681b      	ldr	r3, [r3, #0]
 800e4ec:	2b00      	cmp	r3, #0
 800e4ee:	d162      	bne.n	800e5b6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800e4f0:	4b35      	ldr	r3, [pc, #212]	@ (800e5c8 <xTaskResumeAll+0x11c>)
 800e4f2:	681b      	ldr	r3, [r3, #0]
 800e4f4:	2b00      	cmp	r3, #0
 800e4f6:	d05e      	beq.n	800e5b6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e4f8:	e02f      	b.n	800e55a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e4fa:	4b34      	ldr	r3, [pc, #208]	@ (800e5cc <xTaskResumeAll+0x120>)
 800e4fc:	68db      	ldr	r3, [r3, #12]
 800e4fe:	68db      	ldr	r3, [r3, #12]
 800e500:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e502:	68fb      	ldr	r3, [r7, #12]
 800e504:	3318      	adds	r3, #24
 800e506:	4618      	mov	r0, r3
 800e508:	f7fe fbdc 	bl	800ccc4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e50c:	68fb      	ldr	r3, [r7, #12]
 800e50e:	3304      	adds	r3, #4
 800e510:	4618      	mov	r0, r3
 800e512:	f7fe fbd7 	bl	800ccc4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800e516:	68fb      	ldr	r3, [r7, #12]
 800e518:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e51a:	4b2d      	ldr	r3, [pc, #180]	@ (800e5d0 <xTaskResumeAll+0x124>)
 800e51c:	681b      	ldr	r3, [r3, #0]
 800e51e:	429a      	cmp	r2, r3
 800e520:	d903      	bls.n	800e52a <xTaskResumeAll+0x7e>
 800e522:	68fb      	ldr	r3, [r7, #12]
 800e524:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e526:	4a2a      	ldr	r2, [pc, #168]	@ (800e5d0 <xTaskResumeAll+0x124>)
 800e528:	6013      	str	r3, [r2, #0]
 800e52a:	68fb      	ldr	r3, [r7, #12]
 800e52c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e52e:	4613      	mov	r3, r2
 800e530:	009b      	lsls	r3, r3, #2
 800e532:	4413      	add	r3, r2
 800e534:	009b      	lsls	r3, r3, #2
 800e536:	4a27      	ldr	r2, [pc, #156]	@ (800e5d4 <xTaskResumeAll+0x128>)
 800e538:	441a      	add	r2, r3
 800e53a:	68fb      	ldr	r3, [r7, #12]
 800e53c:	3304      	adds	r3, #4
 800e53e:	4619      	mov	r1, r3
 800e540:	4610      	mov	r0, r2
 800e542:	f7fe fb62 	bl	800cc0a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e546:	68fb      	ldr	r3, [r7, #12]
 800e548:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e54a:	4b23      	ldr	r3, [pc, #140]	@ (800e5d8 <xTaskResumeAll+0x12c>)
 800e54c:	681b      	ldr	r3, [r3, #0]
 800e54e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e550:	429a      	cmp	r2, r3
 800e552:	d302      	bcc.n	800e55a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800e554:	4b21      	ldr	r3, [pc, #132]	@ (800e5dc <xTaskResumeAll+0x130>)
 800e556:	2201      	movs	r2, #1
 800e558:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e55a:	4b1c      	ldr	r3, [pc, #112]	@ (800e5cc <xTaskResumeAll+0x120>)
 800e55c:	681b      	ldr	r3, [r3, #0]
 800e55e:	2b00      	cmp	r3, #0
 800e560:	d1cb      	bne.n	800e4fa <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800e562:	68fb      	ldr	r3, [r7, #12]
 800e564:	2b00      	cmp	r3, #0
 800e566:	d001      	beq.n	800e56c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800e568:	f000 fc1a 	bl	800eda0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800e56c:	4b1c      	ldr	r3, [pc, #112]	@ (800e5e0 <xTaskResumeAll+0x134>)
 800e56e:	681b      	ldr	r3, [r3, #0]
 800e570:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	2b00      	cmp	r3, #0
 800e576:	d010      	beq.n	800e59a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800e578:	f000 f858 	bl	800e62c <xTaskIncrementTick>
 800e57c:	4603      	mov	r3, r0
 800e57e:	2b00      	cmp	r3, #0
 800e580:	d002      	beq.n	800e588 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800e582:	4b16      	ldr	r3, [pc, #88]	@ (800e5dc <xTaskResumeAll+0x130>)
 800e584:	2201      	movs	r2, #1
 800e586:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	3b01      	subs	r3, #1
 800e58c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800e58e:	687b      	ldr	r3, [r7, #4]
 800e590:	2b00      	cmp	r3, #0
 800e592:	d1f1      	bne.n	800e578 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800e594:	4b12      	ldr	r3, [pc, #72]	@ (800e5e0 <xTaskResumeAll+0x134>)
 800e596:	2200      	movs	r2, #0
 800e598:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800e59a:	4b10      	ldr	r3, [pc, #64]	@ (800e5dc <xTaskResumeAll+0x130>)
 800e59c:	681b      	ldr	r3, [r3, #0]
 800e59e:	2b00      	cmp	r3, #0
 800e5a0:	d009      	beq.n	800e5b6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800e5a2:	2301      	movs	r3, #1
 800e5a4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800e5a6:	4b0f      	ldr	r3, [pc, #60]	@ (800e5e4 <xTaskResumeAll+0x138>)
 800e5a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e5ac:	601a      	str	r2, [r3, #0]
 800e5ae:	f3bf 8f4f 	dsb	sy
 800e5b2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e5b6:	f001 fd99 	bl	80100ec <vPortExitCritical>

	return xAlreadyYielded;
 800e5ba:	68bb      	ldr	r3, [r7, #8]
}
 800e5bc:	4618      	mov	r0, r3
 800e5be:	3710      	adds	r7, #16
 800e5c0:	46bd      	mov	sp, r7
 800e5c2:	bd80      	pop	{r7, pc}
 800e5c4:	200025a0 	.word	0x200025a0
 800e5c8:	20002578 	.word	0x20002578
 800e5cc:	20002538 	.word	0x20002538
 800e5d0:	20002580 	.word	0x20002580
 800e5d4:	200020a8 	.word	0x200020a8
 800e5d8:	200020a4 	.word	0x200020a4
 800e5dc:	2000258c 	.word	0x2000258c
 800e5e0:	20002588 	.word	0x20002588
 800e5e4:	e000ed04 	.word	0xe000ed04

0800e5e8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800e5e8:	b480      	push	{r7}
 800e5ea:	b083      	sub	sp, #12
 800e5ec:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800e5ee:	4b05      	ldr	r3, [pc, #20]	@ (800e604 <xTaskGetTickCount+0x1c>)
 800e5f0:	681b      	ldr	r3, [r3, #0]
 800e5f2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800e5f4:	687b      	ldr	r3, [r7, #4]
}
 800e5f6:	4618      	mov	r0, r3
 800e5f8:	370c      	adds	r7, #12
 800e5fa:	46bd      	mov	sp, r7
 800e5fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e600:	4770      	bx	lr
 800e602:	bf00      	nop
 800e604:	2000257c 	.word	0x2000257c

0800e608 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800e608:	b580      	push	{r7, lr}
 800e60a:	b082      	sub	sp, #8
 800e60c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e60e:	f001 fe1b 	bl	8010248 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800e612:	2300      	movs	r3, #0
 800e614:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800e616:	4b04      	ldr	r3, [pc, #16]	@ (800e628 <xTaskGetTickCountFromISR+0x20>)
 800e618:	681b      	ldr	r3, [r3, #0]
 800e61a:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e61c:	683b      	ldr	r3, [r7, #0]
}
 800e61e:	4618      	mov	r0, r3
 800e620:	3708      	adds	r7, #8
 800e622:	46bd      	mov	sp, r7
 800e624:	bd80      	pop	{r7, pc}
 800e626:	bf00      	nop
 800e628:	2000257c 	.word	0x2000257c

0800e62c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800e62c:	b580      	push	{r7, lr}
 800e62e:	b086      	sub	sp, #24
 800e630:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800e632:	2300      	movs	r3, #0
 800e634:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e636:	4b4f      	ldr	r3, [pc, #316]	@ (800e774 <xTaskIncrementTick+0x148>)
 800e638:	681b      	ldr	r3, [r3, #0]
 800e63a:	2b00      	cmp	r3, #0
 800e63c:	f040 8090 	bne.w	800e760 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800e640:	4b4d      	ldr	r3, [pc, #308]	@ (800e778 <xTaskIncrementTick+0x14c>)
 800e642:	681b      	ldr	r3, [r3, #0]
 800e644:	3301      	adds	r3, #1
 800e646:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800e648:	4a4b      	ldr	r2, [pc, #300]	@ (800e778 <xTaskIncrementTick+0x14c>)
 800e64a:	693b      	ldr	r3, [r7, #16]
 800e64c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800e64e:	693b      	ldr	r3, [r7, #16]
 800e650:	2b00      	cmp	r3, #0
 800e652:	d121      	bne.n	800e698 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800e654:	4b49      	ldr	r3, [pc, #292]	@ (800e77c <xTaskIncrementTick+0x150>)
 800e656:	681b      	ldr	r3, [r3, #0]
 800e658:	681b      	ldr	r3, [r3, #0]
 800e65a:	2b00      	cmp	r3, #0
 800e65c:	d00b      	beq.n	800e676 <xTaskIncrementTick+0x4a>
	__asm volatile
 800e65e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e662:	f383 8811 	msr	BASEPRI, r3
 800e666:	f3bf 8f6f 	isb	sy
 800e66a:	f3bf 8f4f 	dsb	sy
 800e66e:	603b      	str	r3, [r7, #0]
}
 800e670:	bf00      	nop
 800e672:	bf00      	nop
 800e674:	e7fd      	b.n	800e672 <xTaskIncrementTick+0x46>
 800e676:	4b41      	ldr	r3, [pc, #260]	@ (800e77c <xTaskIncrementTick+0x150>)
 800e678:	681b      	ldr	r3, [r3, #0]
 800e67a:	60fb      	str	r3, [r7, #12]
 800e67c:	4b40      	ldr	r3, [pc, #256]	@ (800e780 <xTaskIncrementTick+0x154>)
 800e67e:	681b      	ldr	r3, [r3, #0]
 800e680:	4a3e      	ldr	r2, [pc, #248]	@ (800e77c <xTaskIncrementTick+0x150>)
 800e682:	6013      	str	r3, [r2, #0]
 800e684:	4a3e      	ldr	r2, [pc, #248]	@ (800e780 <xTaskIncrementTick+0x154>)
 800e686:	68fb      	ldr	r3, [r7, #12]
 800e688:	6013      	str	r3, [r2, #0]
 800e68a:	4b3e      	ldr	r3, [pc, #248]	@ (800e784 <xTaskIncrementTick+0x158>)
 800e68c:	681b      	ldr	r3, [r3, #0]
 800e68e:	3301      	adds	r3, #1
 800e690:	4a3c      	ldr	r2, [pc, #240]	@ (800e784 <xTaskIncrementTick+0x158>)
 800e692:	6013      	str	r3, [r2, #0]
 800e694:	f000 fb84 	bl	800eda0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800e698:	4b3b      	ldr	r3, [pc, #236]	@ (800e788 <xTaskIncrementTick+0x15c>)
 800e69a:	681b      	ldr	r3, [r3, #0]
 800e69c:	693a      	ldr	r2, [r7, #16]
 800e69e:	429a      	cmp	r2, r3
 800e6a0:	d349      	bcc.n	800e736 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e6a2:	4b36      	ldr	r3, [pc, #216]	@ (800e77c <xTaskIncrementTick+0x150>)
 800e6a4:	681b      	ldr	r3, [r3, #0]
 800e6a6:	681b      	ldr	r3, [r3, #0]
 800e6a8:	2b00      	cmp	r3, #0
 800e6aa:	d104      	bne.n	800e6b6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e6ac:	4b36      	ldr	r3, [pc, #216]	@ (800e788 <xTaskIncrementTick+0x15c>)
 800e6ae:	f04f 32ff 	mov.w	r2, #4294967295
 800e6b2:	601a      	str	r2, [r3, #0]
					break;
 800e6b4:	e03f      	b.n	800e736 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e6b6:	4b31      	ldr	r3, [pc, #196]	@ (800e77c <xTaskIncrementTick+0x150>)
 800e6b8:	681b      	ldr	r3, [r3, #0]
 800e6ba:	68db      	ldr	r3, [r3, #12]
 800e6bc:	68db      	ldr	r3, [r3, #12]
 800e6be:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800e6c0:	68bb      	ldr	r3, [r7, #8]
 800e6c2:	685b      	ldr	r3, [r3, #4]
 800e6c4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800e6c6:	693a      	ldr	r2, [r7, #16]
 800e6c8:	687b      	ldr	r3, [r7, #4]
 800e6ca:	429a      	cmp	r2, r3
 800e6cc:	d203      	bcs.n	800e6d6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800e6ce:	4a2e      	ldr	r2, [pc, #184]	@ (800e788 <xTaskIncrementTick+0x15c>)
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800e6d4:	e02f      	b.n	800e736 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e6d6:	68bb      	ldr	r3, [r7, #8]
 800e6d8:	3304      	adds	r3, #4
 800e6da:	4618      	mov	r0, r3
 800e6dc:	f7fe faf2 	bl	800ccc4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e6e0:	68bb      	ldr	r3, [r7, #8]
 800e6e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e6e4:	2b00      	cmp	r3, #0
 800e6e6:	d004      	beq.n	800e6f2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e6e8:	68bb      	ldr	r3, [r7, #8]
 800e6ea:	3318      	adds	r3, #24
 800e6ec:	4618      	mov	r0, r3
 800e6ee:	f7fe fae9 	bl	800ccc4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800e6f2:	68bb      	ldr	r3, [r7, #8]
 800e6f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e6f6:	4b25      	ldr	r3, [pc, #148]	@ (800e78c <xTaskIncrementTick+0x160>)
 800e6f8:	681b      	ldr	r3, [r3, #0]
 800e6fa:	429a      	cmp	r2, r3
 800e6fc:	d903      	bls.n	800e706 <xTaskIncrementTick+0xda>
 800e6fe:	68bb      	ldr	r3, [r7, #8]
 800e700:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e702:	4a22      	ldr	r2, [pc, #136]	@ (800e78c <xTaskIncrementTick+0x160>)
 800e704:	6013      	str	r3, [r2, #0]
 800e706:	68bb      	ldr	r3, [r7, #8]
 800e708:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e70a:	4613      	mov	r3, r2
 800e70c:	009b      	lsls	r3, r3, #2
 800e70e:	4413      	add	r3, r2
 800e710:	009b      	lsls	r3, r3, #2
 800e712:	4a1f      	ldr	r2, [pc, #124]	@ (800e790 <xTaskIncrementTick+0x164>)
 800e714:	441a      	add	r2, r3
 800e716:	68bb      	ldr	r3, [r7, #8]
 800e718:	3304      	adds	r3, #4
 800e71a:	4619      	mov	r1, r3
 800e71c:	4610      	mov	r0, r2
 800e71e:	f7fe fa74 	bl	800cc0a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e722:	68bb      	ldr	r3, [r7, #8]
 800e724:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e726:	4b1b      	ldr	r3, [pc, #108]	@ (800e794 <xTaskIncrementTick+0x168>)
 800e728:	681b      	ldr	r3, [r3, #0]
 800e72a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e72c:	429a      	cmp	r2, r3
 800e72e:	d3b8      	bcc.n	800e6a2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800e730:	2301      	movs	r3, #1
 800e732:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e734:	e7b5      	b.n	800e6a2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800e736:	4b17      	ldr	r3, [pc, #92]	@ (800e794 <xTaskIncrementTick+0x168>)
 800e738:	681b      	ldr	r3, [r3, #0]
 800e73a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e73c:	4914      	ldr	r1, [pc, #80]	@ (800e790 <xTaskIncrementTick+0x164>)
 800e73e:	4613      	mov	r3, r2
 800e740:	009b      	lsls	r3, r3, #2
 800e742:	4413      	add	r3, r2
 800e744:	009b      	lsls	r3, r3, #2
 800e746:	440b      	add	r3, r1
 800e748:	681b      	ldr	r3, [r3, #0]
 800e74a:	2b01      	cmp	r3, #1
 800e74c:	d901      	bls.n	800e752 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800e74e:	2301      	movs	r3, #1
 800e750:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800e752:	4b11      	ldr	r3, [pc, #68]	@ (800e798 <xTaskIncrementTick+0x16c>)
 800e754:	681b      	ldr	r3, [r3, #0]
 800e756:	2b00      	cmp	r3, #0
 800e758:	d007      	beq.n	800e76a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800e75a:	2301      	movs	r3, #1
 800e75c:	617b      	str	r3, [r7, #20]
 800e75e:	e004      	b.n	800e76a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800e760:	4b0e      	ldr	r3, [pc, #56]	@ (800e79c <xTaskIncrementTick+0x170>)
 800e762:	681b      	ldr	r3, [r3, #0]
 800e764:	3301      	adds	r3, #1
 800e766:	4a0d      	ldr	r2, [pc, #52]	@ (800e79c <xTaskIncrementTick+0x170>)
 800e768:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800e76a:	697b      	ldr	r3, [r7, #20]
}
 800e76c:	4618      	mov	r0, r3
 800e76e:	3718      	adds	r7, #24
 800e770:	46bd      	mov	sp, r7
 800e772:	bd80      	pop	{r7, pc}
 800e774:	200025a0 	.word	0x200025a0
 800e778:	2000257c 	.word	0x2000257c
 800e77c:	20002530 	.word	0x20002530
 800e780:	20002534 	.word	0x20002534
 800e784:	20002590 	.word	0x20002590
 800e788:	20002598 	.word	0x20002598
 800e78c:	20002580 	.word	0x20002580
 800e790:	200020a8 	.word	0x200020a8
 800e794:	200020a4 	.word	0x200020a4
 800e798:	2000258c 	.word	0x2000258c
 800e79c:	20002588 	.word	0x20002588

0800e7a0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800e7a0:	b480      	push	{r7}
 800e7a2:	b085      	sub	sp, #20
 800e7a4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800e7a6:	4b2b      	ldr	r3, [pc, #172]	@ (800e854 <vTaskSwitchContext+0xb4>)
 800e7a8:	681b      	ldr	r3, [r3, #0]
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	d003      	beq.n	800e7b6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800e7ae:	4b2a      	ldr	r3, [pc, #168]	@ (800e858 <vTaskSwitchContext+0xb8>)
 800e7b0:	2201      	movs	r2, #1
 800e7b2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800e7b4:	e047      	b.n	800e846 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800e7b6:	4b28      	ldr	r3, [pc, #160]	@ (800e858 <vTaskSwitchContext+0xb8>)
 800e7b8:	2200      	movs	r2, #0
 800e7ba:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e7bc:	4b27      	ldr	r3, [pc, #156]	@ (800e85c <vTaskSwitchContext+0xbc>)
 800e7be:	681b      	ldr	r3, [r3, #0]
 800e7c0:	60fb      	str	r3, [r7, #12]
 800e7c2:	e011      	b.n	800e7e8 <vTaskSwitchContext+0x48>
 800e7c4:	68fb      	ldr	r3, [r7, #12]
 800e7c6:	2b00      	cmp	r3, #0
 800e7c8:	d10b      	bne.n	800e7e2 <vTaskSwitchContext+0x42>
	__asm volatile
 800e7ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e7ce:	f383 8811 	msr	BASEPRI, r3
 800e7d2:	f3bf 8f6f 	isb	sy
 800e7d6:	f3bf 8f4f 	dsb	sy
 800e7da:	607b      	str	r3, [r7, #4]
}
 800e7dc:	bf00      	nop
 800e7de:	bf00      	nop
 800e7e0:	e7fd      	b.n	800e7de <vTaskSwitchContext+0x3e>
 800e7e2:	68fb      	ldr	r3, [r7, #12]
 800e7e4:	3b01      	subs	r3, #1
 800e7e6:	60fb      	str	r3, [r7, #12]
 800e7e8:	491d      	ldr	r1, [pc, #116]	@ (800e860 <vTaskSwitchContext+0xc0>)
 800e7ea:	68fa      	ldr	r2, [r7, #12]
 800e7ec:	4613      	mov	r3, r2
 800e7ee:	009b      	lsls	r3, r3, #2
 800e7f0:	4413      	add	r3, r2
 800e7f2:	009b      	lsls	r3, r3, #2
 800e7f4:	440b      	add	r3, r1
 800e7f6:	681b      	ldr	r3, [r3, #0]
 800e7f8:	2b00      	cmp	r3, #0
 800e7fa:	d0e3      	beq.n	800e7c4 <vTaskSwitchContext+0x24>
 800e7fc:	68fa      	ldr	r2, [r7, #12]
 800e7fe:	4613      	mov	r3, r2
 800e800:	009b      	lsls	r3, r3, #2
 800e802:	4413      	add	r3, r2
 800e804:	009b      	lsls	r3, r3, #2
 800e806:	4a16      	ldr	r2, [pc, #88]	@ (800e860 <vTaskSwitchContext+0xc0>)
 800e808:	4413      	add	r3, r2
 800e80a:	60bb      	str	r3, [r7, #8]
 800e80c:	68bb      	ldr	r3, [r7, #8]
 800e80e:	685b      	ldr	r3, [r3, #4]
 800e810:	685a      	ldr	r2, [r3, #4]
 800e812:	68bb      	ldr	r3, [r7, #8]
 800e814:	605a      	str	r2, [r3, #4]
 800e816:	68bb      	ldr	r3, [r7, #8]
 800e818:	685a      	ldr	r2, [r3, #4]
 800e81a:	68bb      	ldr	r3, [r7, #8]
 800e81c:	3308      	adds	r3, #8
 800e81e:	429a      	cmp	r2, r3
 800e820:	d104      	bne.n	800e82c <vTaskSwitchContext+0x8c>
 800e822:	68bb      	ldr	r3, [r7, #8]
 800e824:	685b      	ldr	r3, [r3, #4]
 800e826:	685a      	ldr	r2, [r3, #4]
 800e828:	68bb      	ldr	r3, [r7, #8]
 800e82a:	605a      	str	r2, [r3, #4]
 800e82c:	68bb      	ldr	r3, [r7, #8]
 800e82e:	685b      	ldr	r3, [r3, #4]
 800e830:	68db      	ldr	r3, [r3, #12]
 800e832:	4a0c      	ldr	r2, [pc, #48]	@ (800e864 <vTaskSwitchContext+0xc4>)
 800e834:	6013      	str	r3, [r2, #0]
 800e836:	4a09      	ldr	r2, [pc, #36]	@ (800e85c <vTaskSwitchContext+0xbc>)
 800e838:	68fb      	ldr	r3, [r7, #12]
 800e83a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e83c:	4b09      	ldr	r3, [pc, #36]	@ (800e864 <vTaskSwitchContext+0xc4>)
 800e83e:	681b      	ldr	r3, [r3, #0]
 800e840:	3354      	adds	r3, #84	@ 0x54
 800e842:	4a09      	ldr	r2, [pc, #36]	@ (800e868 <vTaskSwitchContext+0xc8>)
 800e844:	6013      	str	r3, [r2, #0]
}
 800e846:	bf00      	nop
 800e848:	3714      	adds	r7, #20
 800e84a:	46bd      	mov	sp, r7
 800e84c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e850:	4770      	bx	lr
 800e852:	bf00      	nop
 800e854:	200025a0 	.word	0x200025a0
 800e858:	2000258c 	.word	0x2000258c
 800e85c:	20002580 	.word	0x20002580
 800e860:	200020a8 	.word	0x200020a8
 800e864:	200020a4 	.word	0x200020a4
 800e868:	20000024 	.word	0x20000024

0800e86c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800e86c:	b580      	push	{r7, lr}
 800e86e:	b084      	sub	sp, #16
 800e870:	af00      	add	r7, sp, #0
 800e872:	6078      	str	r0, [r7, #4]
 800e874:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800e876:	687b      	ldr	r3, [r7, #4]
 800e878:	2b00      	cmp	r3, #0
 800e87a:	d10b      	bne.n	800e894 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800e87c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e880:	f383 8811 	msr	BASEPRI, r3
 800e884:	f3bf 8f6f 	isb	sy
 800e888:	f3bf 8f4f 	dsb	sy
 800e88c:	60fb      	str	r3, [r7, #12]
}
 800e88e:	bf00      	nop
 800e890:	bf00      	nop
 800e892:	e7fd      	b.n	800e890 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e894:	4b07      	ldr	r3, [pc, #28]	@ (800e8b4 <vTaskPlaceOnEventList+0x48>)
 800e896:	681b      	ldr	r3, [r3, #0]
 800e898:	3318      	adds	r3, #24
 800e89a:	4619      	mov	r1, r3
 800e89c:	6878      	ldr	r0, [r7, #4]
 800e89e:	f7fe f9d8 	bl	800cc52 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e8a2:	2101      	movs	r1, #1
 800e8a4:	6838      	ldr	r0, [r7, #0]
 800e8a6:	f000 feef 	bl	800f688 <prvAddCurrentTaskToDelayedList>
}
 800e8aa:	bf00      	nop
 800e8ac:	3710      	adds	r7, #16
 800e8ae:	46bd      	mov	sp, r7
 800e8b0:	bd80      	pop	{r7, pc}
 800e8b2:	bf00      	nop
 800e8b4:	200020a4 	.word	0x200020a4

0800e8b8 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 800e8b8:	b580      	push	{r7, lr}
 800e8ba:	b086      	sub	sp, #24
 800e8bc:	af00      	add	r7, sp, #0
 800e8be:	60f8      	str	r0, [r7, #12]
 800e8c0:	60b9      	str	r1, [r7, #8]
 800e8c2:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 800e8c4:	68fb      	ldr	r3, [r7, #12]
 800e8c6:	2b00      	cmp	r3, #0
 800e8c8:	d10b      	bne.n	800e8e2 <vTaskPlaceOnUnorderedEventList+0x2a>
	__asm volatile
 800e8ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e8ce:	f383 8811 	msr	BASEPRI, r3
 800e8d2:	f3bf 8f6f 	isb	sy
 800e8d6:	f3bf 8f4f 	dsb	sy
 800e8da:	617b      	str	r3, [r7, #20]
}
 800e8dc:	bf00      	nop
 800e8de:	bf00      	nop
 800e8e0:	e7fd      	b.n	800e8de <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 800e8e2:	4b12      	ldr	r3, [pc, #72]	@ (800e92c <vTaskPlaceOnUnorderedEventList+0x74>)
 800e8e4:	681b      	ldr	r3, [r3, #0]
 800e8e6:	2b00      	cmp	r3, #0
 800e8e8:	d10b      	bne.n	800e902 <vTaskPlaceOnUnorderedEventList+0x4a>
	__asm volatile
 800e8ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e8ee:	f383 8811 	msr	BASEPRI, r3
 800e8f2:	f3bf 8f6f 	isb	sy
 800e8f6:	f3bf 8f4f 	dsb	sy
 800e8fa:	613b      	str	r3, [r7, #16]
}
 800e8fc:	bf00      	nop
 800e8fe:	bf00      	nop
 800e900:	e7fd      	b.n	800e8fe <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800e902:	4b0b      	ldr	r3, [pc, #44]	@ (800e930 <vTaskPlaceOnUnorderedEventList+0x78>)
 800e904:	681b      	ldr	r3, [r3, #0]
 800e906:	68ba      	ldr	r2, [r7, #8]
 800e908:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800e90c:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e90e:	4b08      	ldr	r3, [pc, #32]	@ (800e930 <vTaskPlaceOnUnorderedEventList+0x78>)
 800e910:	681b      	ldr	r3, [r3, #0]
 800e912:	3318      	adds	r3, #24
 800e914:	4619      	mov	r1, r3
 800e916:	68f8      	ldr	r0, [r7, #12]
 800e918:	f7fe f977 	bl	800cc0a <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e91c:	2101      	movs	r1, #1
 800e91e:	6878      	ldr	r0, [r7, #4]
 800e920:	f000 feb2 	bl	800f688 <prvAddCurrentTaskToDelayedList>
}
 800e924:	bf00      	nop
 800e926:	3718      	adds	r7, #24
 800e928:	46bd      	mov	sp, r7
 800e92a:	bd80      	pop	{r7, pc}
 800e92c:	200025a0 	.word	0x200025a0
 800e930:	200020a4 	.word	0x200020a4

0800e934 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e934:	b580      	push	{r7, lr}
 800e936:	b086      	sub	sp, #24
 800e938:	af00      	add	r7, sp, #0
 800e93a:	60f8      	str	r0, [r7, #12]
 800e93c:	60b9      	str	r1, [r7, #8]
 800e93e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800e940:	68fb      	ldr	r3, [r7, #12]
 800e942:	2b00      	cmp	r3, #0
 800e944:	d10b      	bne.n	800e95e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800e946:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e94a:	f383 8811 	msr	BASEPRI, r3
 800e94e:	f3bf 8f6f 	isb	sy
 800e952:	f3bf 8f4f 	dsb	sy
 800e956:	617b      	str	r3, [r7, #20]
}
 800e958:	bf00      	nop
 800e95a:	bf00      	nop
 800e95c:	e7fd      	b.n	800e95a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e95e:	4b0a      	ldr	r3, [pc, #40]	@ (800e988 <vTaskPlaceOnEventListRestricted+0x54>)
 800e960:	681b      	ldr	r3, [r3, #0]
 800e962:	3318      	adds	r3, #24
 800e964:	4619      	mov	r1, r3
 800e966:	68f8      	ldr	r0, [r7, #12]
 800e968:	f7fe f94f 	bl	800cc0a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	2b00      	cmp	r3, #0
 800e970:	d002      	beq.n	800e978 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800e972:	f04f 33ff 	mov.w	r3, #4294967295
 800e976:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800e978:	6879      	ldr	r1, [r7, #4]
 800e97a:	68b8      	ldr	r0, [r7, #8]
 800e97c:	f000 fe84 	bl	800f688 <prvAddCurrentTaskToDelayedList>
	}
 800e980:	bf00      	nop
 800e982:	3718      	adds	r7, #24
 800e984:	46bd      	mov	sp, r7
 800e986:	bd80      	pop	{r7, pc}
 800e988:	200020a4 	.word	0x200020a4

0800e98c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800e98c:	b580      	push	{r7, lr}
 800e98e:	b086      	sub	sp, #24
 800e990:	af00      	add	r7, sp, #0
 800e992:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e994:	687b      	ldr	r3, [r7, #4]
 800e996:	68db      	ldr	r3, [r3, #12]
 800e998:	68db      	ldr	r3, [r3, #12]
 800e99a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800e99c:	693b      	ldr	r3, [r7, #16]
 800e99e:	2b00      	cmp	r3, #0
 800e9a0:	d10b      	bne.n	800e9ba <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800e9a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e9a6:	f383 8811 	msr	BASEPRI, r3
 800e9aa:	f3bf 8f6f 	isb	sy
 800e9ae:	f3bf 8f4f 	dsb	sy
 800e9b2:	60fb      	str	r3, [r7, #12]
}
 800e9b4:	bf00      	nop
 800e9b6:	bf00      	nop
 800e9b8:	e7fd      	b.n	800e9b6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800e9ba:	693b      	ldr	r3, [r7, #16]
 800e9bc:	3318      	adds	r3, #24
 800e9be:	4618      	mov	r0, r3
 800e9c0:	f7fe f980 	bl	800ccc4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e9c4:	4b1d      	ldr	r3, [pc, #116]	@ (800ea3c <xTaskRemoveFromEventList+0xb0>)
 800e9c6:	681b      	ldr	r3, [r3, #0]
 800e9c8:	2b00      	cmp	r3, #0
 800e9ca:	d11d      	bne.n	800ea08 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800e9cc:	693b      	ldr	r3, [r7, #16]
 800e9ce:	3304      	adds	r3, #4
 800e9d0:	4618      	mov	r0, r3
 800e9d2:	f7fe f977 	bl	800ccc4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800e9d6:	693b      	ldr	r3, [r7, #16]
 800e9d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e9da:	4b19      	ldr	r3, [pc, #100]	@ (800ea40 <xTaskRemoveFromEventList+0xb4>)
 800e9dc:	681b      	ldr	r3, [r3, #0]
 800e9de:	429a      	cmp	r2, r3
 800e9e0:	d903      	bls.n	800e9ea <xTaskRemoveFromEventList+0x5e>
 800e9e2:	693b      	ldr	r3, [r7, #16]
 800e9e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e9e6:	4a16      	ldr	r2, [pc, #88]	@ (800ea40 <xTaskRemoveFromEventList+0xb4>)
 800e9e8:	6013      	str	r3, [r2, #0]
 800e9ea:	693b      	ldr	r3, [r7, #16]
 800e9ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e9ee:	4613      	mov	r3, r2
 800e9f0:	009b      	lsls	r3, r3, #2
 800e9f2:	4413      	add	r3, r2
 800e9f4:	009b      	lsls	r3, r3, #2
 800e9f6:	4a13      	ldr	r2, [pc, #76]	@ (800ea44 <xTaskRemoveFromEventList+0xb8>)
 800e9f8:	441a      	add	r2, r3
 800e9fa:	693b      	ldr	r3, [r7, #16]
 800e9fc:	3304      	adds	r3, #4
 800e9fe:	4619      	mov	r1, r3
 800ea00:	4610      	mov	r0, r2
 800ea02:	f7fe f902 	bl	800cc0a <vListInsertEnd>
 800ea06:	e005      	b.n	800ea14 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ea08:	693b      	ldr	r3, [r7, #16]
 800ea0a:	3318      	adds	r3, #24
 800ea0c:	4619      	mov	r1, r3
 800ea0e:	480e      	ldr	r0, [pc, #56]	@ (800ea48 <xTaskRemoveFromEventList+0xbc>)
 800ea10:	f7fe f8fb 	bl	800cc0a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ea14:	693b      	ldr	r3, [r7, #16]
 800ea16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ea18:	4b0c      	ldr	r3, [pc, #48]	@ (800ea4c <xTaskRemoveFromEventList+0xc0>)
 800ea1a:	681b      	ldr	r3, [r3, #0]
 800ea1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ea1e:	429a      	cmp	r2, r3
 800ea20:	d905      	bls.n	800ea2e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ea22:	2301      	movs	r3, #1
 800ea24:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ea26:	4b0a      	ldr	r3, [pc, #40]	@ (800ea50 <xTaskRemoveFromEventList+0xc4>)
 800ea28:	2201      	movs	r2, #1
 800ea2a:	601a      	str	r2, [r3, #0]
 800ea2c:	e001      	b.n	800ea32 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800ea2e:	2300      	movs	r3, #0
 800ea30:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ea32:	697b      	ldr	r3, [r7, #20]
}
 800ea34:	4618      	mov	r0, r3
 800ea36:	3718      	adds	r7, #24
 800ea38:	46bd      	mov	sp, r7
 800ea3a:	bd80      	pop	{r7, pc}
 800ea3c:	200025a0 	.word	0x200025a0
 800ea40:	20002580 	.word	0x20002580
 800ea44:	200020a8 	.word	0x200020a8
 800ea48:	20002538 	.word	0x20002538
 800ea4c:	200020a4 	.word	0x200020a4
 800ea50:	2000258c 	.word	0x2000258c

0800ea54 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 800ea54:	b580      	push	{r7, lr}
 800ea56:	b086      	sub	sp, #24
 800ea58:	af00      	add	r7, sp, #0
 800ea5a:	6078      	str	r0, [r7, #4]
 800ea5c:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 800ea5e:	4b2a      	ldr	r3, [pc, #168]	@ (800eb08 <vTaskRemoveFromUnorderedEventList+0xb4>)
 800ea60:	681b      	ldr	r3, [r3, #0]
 800ea62:	2b00      	cmp	r3, #0
 800ea64:	d10b      	bne.n	800ea7e <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 800ea66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea6a:	f383 8811 	msr	BASEPRI, r3
 800ea6e:	f3bf 8f6f 	isb	sy
 800ea72:	f3bf 8f4f 	dsb	sy
 800ea76:	613b      	str	r3, [r7, #16]
}
 800ea78:	bf00      	nop
 800ea7a:	bf00      	nop
 800ea7c:	e7fd      	b.n	800ea7a <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800ea7e:	683b      	ldr	r3, [r7, #0]
 800ea80:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800ea84:	687b      	ldr	r3, [r7, #4]
 800ea86:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ea88:	687b      	ldr	r3, [r7, #4]
 800ea8a:	68db      	ldr	r3, [r3, #12]
 800ea8c:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 800ea8e:	697b      	ldr	r3, [r7, #20]
 800ea90:	2b00      	cmp	r3, #0
 800ea92:	d10b      	bne.n	800eaac <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 800ea94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea98:	f383 8811 	msr	BASEPRI, r3
 800ea9c:	f3bf 8f6f 	isb	sy
 800eaa0:	f3bf 8f4f 	dsb	sy
 800eaa4:	60fb      	str	r3, [r7, #12]
}
 800eaa6:	bf00      	nop
 800eaa8:	bf00      	nop
 800eaaa:	e7fd      	b.n	800eaa8 <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 800eaac:	6878      	ldr	r0, [r7, #4]
 800eaae:	f7fe f909 	bl	800ccc4 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800eab2:	697b      	ldr	r3, [r7, #20]
 800eab4:	3304      	adds	r3, #4
 800eab6:	4618      	mov	r0, r3
 800eab8:	f7fe f904 	bl	800ccc4 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 800eabc:	697b      	ldr	r3, [r7, #20]
 800eabe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eac0:	4b12      	ldr	r3, [pc, #72]	@ (800eb0c <vTaskRemoveFromUnorderedEventList+0xb8>)
 800eac2:	681b      	ldr	r3, [r3, #0]
 800eac4:	429a      	cmp	r2, r3
 800eac6:	d903      	bls.n	800ead0 <vTaskRemoveFromUnorderedEventList+0x7c>
 800eac8:	697b      	ldr	r3, [r7, #20]
 800eaca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eacc:	4a0f      	ldr	r2, [pc, #60]	@ (800eb0c <vTaskRemoveFromUnorderedEventList+0xb8>)
 800eace:	6013      	str	r3, [r2, #0]
 800ead0:	697b      	ldr	r3, [r7, #20]
 800ead2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ead4:	4613      	mov	r3, r2
 800ead6:	009b      	lsls	r3, r3, #2
 800ead8:	4413      	add	r3, r2
 800eada:	009b      	lsls	r3, r3, #2
 800eadc:	4a0c      	ldr	r2, [pc, #48]	@ (800eb10 <vTaskRemoveFromUnorderedEventList+0xbc>)
 800eade:	441a      	add	r2, r3
 800eae0:	697b      	ldr	r3, [r7, #20]
 800eae2:	3304      	adds	r3, #4
 800eae4:	4619      	mov	r1, r3
 800eae6:	4610      	mov	r0, r2
 800eae8:	f7fe f88f 	bl	800cc0a <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800eaec:	697b      	ldr	r3, [r7, #20]
 800eaee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eaf0:	4b08      	ldr	r3, [pc, #32]	@ (800eb14 <vTaskRemoveFromUnorderedEventList+0xc0>)
 800eaf2:	681b      	ldr	r3, [r3, #0]
 800eaf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eaf6:	429a      	cmp	r2, r3
 800eaf8:	d902      	bls.n	800eb00 <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 800eafa:	4b07      	ldr	r3, [pc, #28]	@ (800eb18 <vTaskRemoveFromUnorderedEventList+0xc4>)
 800eafc:	2201      	movs	r2, #1
 800eafe:	601a      	str	r2, [r3, #0]
	}
}
 800eb00:	bf00      	nop
 800eb02:	3718      	adds	r7, #24
 800eb04:	46bd      	mov	sp, r7
 800eb06:	bd80      	pop	{r7, pc}
 800eb08:	200025a0 	.word	0x200025a0
 800eb0c:	20002580 	.word	0x20002580
 800eb10:	200020a8 	.word	0x200020a8
 800eb14:	200020a4 	.word	0x200020a4
 800eb18:	2000258c 	.word	0x2000258c

0800eb1c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800eb1c:	b480      	push	{r7}
 800eb1e:	b083      	sub	sp, #12
 800eb20:	af00      	add	r7, sp, #0
 800eb22:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800eb24:	4b06      	ldr	r3, [pc, #24]	@ (800eb40 <vTaskInternalSetTimeOutState+0x24>)
 800eb26:	681a      	ldr	r2, [r3, #0]
 800eb28:	687b      	ldr	r3, [r7, #4]
 800eb2a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800eb2c:	4b05      	ldr	r3, [pc, #20]	@ (800eb44 <vTaskInternalSetTimeOutState+0x28>)
 800eb2e:	681a      	ldr	r2, [r3, #0]
 800eb30:	687b      	ldr	r3, [r7, #4]
 800eb32:	605a      	str	r2, [r3, #4]
}
 800eb34:	bf00      	nop
 800eb36:	370c      	adds	r7, #12
 800eb38:	46bd      	mov	sp, r7
 800eb3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb3e:	4770      	bx	lr
 800eb40:	20002590 	.word	0x20002590
 800eb44:	2000257c 	.word	0x2000257c

0800eb48 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800eb48:	b580      	push	{r7, lr}
 800eb4a:	b088      	sub	sp, #32
 800eb4c:	af00      	add	r7, sp, #0
 800eb4e:	6078      	str	r0, [r7, #4]
 800eb50:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	2b00      	cmp	r3, #0
 800eb56:	d10b      	bne.n	800eb70 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800eb58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb5c:	f383 8811 	msr	BASEPRI, r3
 800eb60:	f3bf 8f6f 	isb	sy
 800eb64:	f3bf 8f4f 	dsb	sy
 800eb68:	613b      	str	r3, [r7, #16]
}
 800eb6a:	bf00      	nop
 800eb6c:	bf00      	nop
 800eb6e:	e7fd      	b.n	800eb6c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800eb70:	683b      	ldr	r3, [r7, #0]
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	d10b      	bne.n	800eb8e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800eb76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb7a:	f383 8811 	msr	BASEPRI, r3
 800eb7e:	f3bf 8f6f 	isb	sy
 800eb82:	f3bf 8f4f 	dsb	sy
 800eb86:	60fb      	str	r3, [r7, #12]
}
 800eb88:	bf00      	nop
 800eb8a:	bf00      	nop
 800eb8c:	e7fd      	b.n	800eb8a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800eb8e:	f001 fa7b 	bl	8010088 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800eb92:	4b1d      	ldr	r3, [pc, #116]	@ (800ec08 <xTaskCheckForTimeOut+0xc0>)
 800eb94:	681b      	ldr	r3, [r3, #0]
 800eb96:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	685b      	ldr	r3, [r3, #4]
 800eb9c:	69ba      	ldr	r2, [r7, #24]
 800eb9e:	1ad3      	subs	r3, r2, r3
 800eba0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800eba2:	683b      	ldr	r3, [r7, #0]
 800eba4:	681b      	ldr	r3, [r3, #0]
 800eba6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ebaa:	d102      	bne.n	800ebb2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800ebac:	2300      	movs	r3, #0
 800ebae:	61fb      	str	r3, [r7, #28]
 800ebb0:	e023      	b.n	800ebfa <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ebb2:	687b      	ldr	r3, [r7, #4]
 800ebb4:	681a      	ldr	r2, [r3, #0]
 800ebb6:	4b15      	ldr	r3, [pc, #84]	@ (800ec0c <xTaskCheckForTimeOut+0xc4>)
 800ebb8:	681b      	ldr	r3, [r3, #0]
 800ebba:	429a      	cmp	r2, r3
 800ebbc:	d007      	beq.n	800ebce <xTaskCheckForTimeOut+0x86>
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	685b      	ldr	r3, [r3, #4]
 800ebc2:	69ba      	ldr	r2, [r7, #24]
 800ebc4:	429a      	cmp	r2, r3
 800ebc6:	d302      	bcc.n	800ebce <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ebc8:	2301      	movs	r3, #1
 800ebca:	61fb      	str	r3, [r7, #28]
 800ebcc:	e015      	b.n	800ebfa <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ebce:	683b      	ldr	r3, [r7, #0]
 800ebd0:	681b      	ldr	r3, [r3, #0]
 800ebd2:	697a      	ldr	r2, [r7, #20]
 800ebd4:	429a      	cmp	r2, r3
 800ebd6:	d20b      	bcs.n	800ebf0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ebd8:	683b      	ldr	r3, [r7, #0]
 800ebda:	681a      	ldr	r2, [r3, #0]
 800ebdc:	697b      	ldr	r3, [r7, #20]
 800ebde:	1ad2      	subs	r2, r2, r3
 800ebe0:	683b      	ldr	r3, [r7, #0]
 800ebe2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ebe4:	6878      	ldr	r0, [r7, #4]
 800ebe6:	f7ff ff99 	bl	800eb1c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ebea:	2300      	movs	r3, #0
 800ebec:	61fb      	str	r3, [r7, #28]
 800ebee:	e004      	b.n	800ebfa <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800ebf0:	683b      	ldr	r3, [r7, #0]
 800ebf2:	2200      	movs	r2, #0
 800ebf4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ebf6:	2301      	movs	r3, #1
 800ebf8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ebfa:	f001 fa77 	bl	80100ec <vPortExitCritical>

	return xReturn;
 800ebfe:	69fb      	ldr	r3, [r7, #28]
}
 800ec00:	4618      	mov	r0, r3
 800ec02:	3720      	adds	r7, #32
 800ec04:	46bd      	mov	sp, r7
 800ec06:	bd80      	pop	{r7, pc}
 800ec08:	2000257c 	.word	0x2000257c
 800ec0c:	20002590 	.word	0x20002590

0800ec10 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800ec10:	b480      	push	{r7}
 800ec12:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800ec14:	4b03      	ldr	r3, [pc, #12]	@ (800ec24 <vTaskMissedYield+0x14>)
 800ec16:	2201      	movs	r2, #1
 800ec18:	601a      	str	r2, [r3, #0]
}
 800ec1a:	bf00      	nop
 800ec1c:	46bd      	mov	sp, r7
 800ec1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec22:	4770      	bx	lr
 800ec24:	2000258c 	.word	0x2000258c

0800ec28 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ec28:	b580      	push	{r7, lr}
 800ec2a:	b082      	sub	sp, #8
 800ec2c:	af00      	add	r7, sp, #0
 800ec2e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ec30:	f000 f852 	bl	800ecd8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ec34:	4b06      	ldr	r3, [pc, #24]	@ (800ec50 <prvIdleTask+0x28>)
 800ec36:	681b      	ldr	r3, [r3, #0]
 800ec38:	2b01      	cmp	r3, #1
 800ec3a:	d9f9      	bls.n	800ec30 <prvIdleTask+0x8>
			{
				taskYIELD();
 800ec3c:	4b05      	ldr	r3, [pc, #20]	@ (800ec54 <prvIdleTask+0x2c>)
 800ec3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ec42:	601a      	str	r2, [r3, #0]
 800ec44:	f3bf 8f4f 	dsb	sy
 800ec48:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800ec4c:	e7f0      	b.n	800ec30 <prvIdleTask+0x8>
 800ec4e:	bf00      	nop
 800ec50:	200020a8 	.word	0x200020a8
 800ec54:	e000ed04 	.word	0xe000ed04

0800ec58 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800ec58:	b580      	push	{r7, lr}
 800ec5a:	b082      	sub	sp, #8
 800ec5c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ec5e:	2300      	movs	r3, #0
 800ec60:	607b      	str	r3, [r7, #4]
 800ec62:	e00c      	b.n	800ec7e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ec64:	687a      	ldr	r2, [r7, #4]
 800ec66:	4613      	mov	r3, r2
 800ec68:	009b      	lsls	r3, r3, #2
 800ec6a:	4413      	add	r3, r2
 800ec6c:	009b      	lsls	r3, r3, #2
 800ec6e:	4a12      	ldr	r2, [pc, #72]	@ (800ecb8 <prvInitialiseTaskLists+0x60>)
 800ec70:	4413      	add	r3, r2
 800ec72:	4618      	mov	r0, r3
 800ec74:	f7fd ff9c 	bl	800cbb0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ec78:	687b      	ldr	r3, [r7, #4]
 800ec7a:	3301      	adds	r3, #1
 800ec7c:	607b      	str	r3, [r7, #4]
 800ec7e:	687b      	ldr	r3, [r7, #4]
 800ec80:	2b37      	cmp	r3, #55	@ 0x37
 800ec82:	d9ef      	bls.n	800ec64 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ec84:	480d      	ldr	r0, [pc, #52]	@ (800ecbc <prvInitialiseTaskLists+0x64>)
 800ec86:	f7fd ff93 	bl	800cbb0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ec8a:	480d      	ldr	r0, [pc, #52]	@ (800ecc0 <prvInitialiseTaskLists+0x68>)
 800ec8c:	f7fd ff90 	bl	800cbb0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ec90:	480c      	ldr	r0, [pc, #48]	@ (800ecc4 <prvInitialiseTaskLists+0x6c>)
 800ec92:	f7fd ff8d 	bl	800cbb0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ec96:	480c      	ldr	r0, [pc, #48]	@ (800ecc8 <prvInitialiseTaskLists+0x70>)
 800ec98:	f7fd ff8a 	bl	800cbb0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ec9c:	480b      	ldr	r0, [pc, #44]	@ (800eccc <prvInitialiseTaskLists+0x74>)
 800ec9e:	f7fd ff87 	bl	800cbb0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800eca2:	4b0b      	ldr	r3, [pc, #44]	@ (800ecd0 <prvInitialiseTaskLists+0x78>)
 800eca4:	4a05      	ldr	r2, [pc, #20]	@ (800ecbc <prvInitialiseTaskLists+0x64>)
 800eca6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800eca8:	4b0a      	ldr	r3, [pc, #40]	@ (800ecd4 <prvInitialiseTaskLists+0x7c>)
 800ecaa:	4a05      	ldr	r2, [pc, #20]	@ (800ecc0 <prvInitialiseTaskLists+0x68>)
 800ecac:	601a      	str	r2, [r3, #0]
}
 800ecae:	bf00      	nop
 800ecb0:	3708      	adds	r7, #8
 800ecb2:	46bd      	mov	sp, r7
 800ecb4:	bd80      	pop	{r7, pc}
 800ecb6:	bf00      	nop
 800ecb8:	200020a8 	.word	0x200020a8
 800ecbc:	20002508 	.word	0x20002508
 800ecc0:	2000251c 	.word	0x2000251c
 800ecc4:	20002538 	.word	0x20002538
 800ecc8:	2000254c 	.word	0x2000254c
 800eccc:	20002564 	.word	0x20002564
 800ecd0:	20002530 	.word	0x20002530
 800ecd4:	20002534 	.word	0x20002534

0800ecd8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ecd8:	b580      	push	{r7, lr}
 800ecda:	b082      	sub	sp, #8
 800ecdc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ecde:	e019      	b.n	800ed14 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ece0:	f001 f9d2 	bl	8010088 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ece4:	4b10      	ldr	r3, [pc, #64]	@ (800ed28 <prvCheckTasksWaitingTermination+0x50>)
 800ece6:	68db      	ldr	r3, [r3, #12]
 800ece8:	68db      	ldr	r3, [r3, #12]
 800ecea:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	3304      	adds	r3, #4
 800ecf0:	4618      	mov	r0, r3
 800ecf2:	f7fd ffe7 	bl	800ccc4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ecf6:	4b0d      	ldr	r3, [pc, #52]	@ (800ed2c <prvCheckTasksWaitingTermination+0x54>)
 800ecf8:	681b      	ldr	r3, [r3, #0]
 800ecfa:	3b01      	subs	r3, #1
 800ecfc:	4a0b      	ldr	r2, [pc, #44]	@ (800ed2c <prvCheckTasksWaitingTermination+0x54>)
 800ecfe:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ed00:	4b0b      	ldr	r3, [pc, #44]	@ (800ed30 <prvCheckTasksWaitingTermination+0x58>)
 800ed02:	681b      	ldr	r3, [r3, #0]
 800ed04:	3b01      	subs	r3, #1
 800ed06:	4a0a      	ldr	r2, [pc, #40]	@ (800ed30 <prvCheckTasksWaitingTermination+0x58>)
 800ed08:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ed0a:	f001 f9ef 	bl	80100ec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ed0e:	6878      	ldr	r0, [r7, #4]
 800ed10:	f000 f810 	bl	800ed34 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ed14:	4b06      	ldr	r3, [pc, #24]	@ (800ed30 <prvCheckTasksWaitingTermination+0x58>)
 800ed16:	681b      	ldr	r3, [r3, #0]
 800ed18:	2b00      	cmp	r3, #0
 800ed1a:	d1e1      	bne.n	800ece0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ed1c:	bf00      	nop
 800ed1e:	bf00      	nop
 800ed20:	3708      	adds	r7, #8
 800ed22:	46bd      	mov	sp, r7
 800ed24:	bd80      	pop	{r7, pc}
 800ed26:	bf00      	nop
 800ed28:	2000254c 	.word	0x2000254c
 800ed2c:	20002578 	.word	0x20002578
 800ed30:	20002560 	.word	0x20002560

0800ed34 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ed34:	b580      	push	{r7, lr}
 800ed36:	b084      	sub	sp, #16
 800ed38:	af00      	add	r7, sp, #0
 800ed3a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800ed3c:	687b      	ldr	r3, [r7, #4]
 800ed3e:	3354      	adds	r3, #84	@ 0x54
 800ed40:	4618      	mov	r0, r3
 800ed42:	f001 ff0f 	bl	8010b64 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ed46:	687b      	ldr	r3, [r7, #4]
 800ed48:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800ed4c:	2b00      	cmp	r3, #0
 800ed4e:	d108      	bne.n	800ed62 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ed50:	687b      	ldr	r3, [r7, #4]
 800ed52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ed54:	4618      	mov	r0, r3
 800ed56:	f001 fb87 	bl	8010468 <vPortFree>
				vPortFree( pxTCB );
 800ed5a:	6878      	ldr	r0, [r7, #4]
 800ed5c:	f001 fb84 	bl	8010468 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800ed60:	e019      	b.n	800ed96 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800ed62:	687b      	ldr	r3, [r7, #4]
 800ed64:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800ed68:	2b01      	cmp	r3, #1
 800ed6a:	d103      	bne.n	800ed74 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800ed6c:	6878      	ldr	r0, [r7, #4]
 800ed6e:	f001 fb7b 	bl	8010468 <vPortFree>
	}
 800ed72:	e010      	b.n	800ed96 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ed74:	687b      	ldr	r3, [r7, #4]
 800ed76:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800ed7a:	2b02      	cmp	r3, #2
 800ed7c:	d00b      	beq.n	800ed96 <prvDeleteTCB+0x62>
	__asm volatile
 800ed7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed82:	f383 8811 	msr	BASEPRI, r3
 800ed86:	f3bf 8f6f 	isb	sy
 800ed8a:	f3bf 8f4f 	dsb	sy
 800ed8e:	60fb      	str	r3, [r7, #12]
}
 800ed90:	bf00      	nop
 800ed92:	bf00      	nop
 800ed94:	e7fd      	b.n	800ed92 <prvDeleteTCB+0x5e>
	}
 800ed96:	bf00      	nop
 800ed98:	3710      	adds	r7, #16
 800ed9a:	46bd      	mov	sp, r7
 800ed9c:	bd80      	pop	{r7, pc}
	...

0800eda0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800eda0:	b480      	push	{r7}
 800eda2:	b083      	sub	sp, #12
 800eda4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800eda6:	4b0c      	ldr	r3, [pc, #48]	@ (800edd8 <prvResetNextTaskUnblockTime+0x38>)
 800eda8:	681b      	ldr	r3, [r3, #0]
 800edaa:	681b      	ldr	r3, [r3, #0]
 800edac:	2b00      	cmp	r3, #0
 800edae:	d104      	bne.n	800edba <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800edb0:	4b0a      	ldr	r3, [pc, #40]	@ (800eddc <prvResetNextTaskUnblockTime+0x3c>)
 800edb2:	f04f 32ff 	mov.w	r2, #4294967295
 800edb6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800edb8:	e008      	b.n	800edcc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800edba:	4b07      	ldr	r3, [pc, #28]	@ (800edd8 <prvResetNextTaskUnblockTime+0x38>)
 800edbc:	681b      	ldr	r3, [r3, #0]
 800edbe:	68db      	ldr	r3, [r3, #12]
 800edc0:	68db      	ldr	r3, [r3, #12]
 800edc2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	685b      	ldr	r3, [r3, #4]
 800edc8:	4a04      	ldr	r2, [pc, #16]	@ (800eddc <prvResetNextTaskUnblockTime+0x3c>)
 800edca:	6013      	str	r3, [r2, #0]
}
 800edcc:	bf00      	nop
 800edce:	370c      	adds	r7, #12
 800edd0:	46bd      	mov	sp, r7
 800edd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edd6:	4770      	bx	lr
 800edd8:	20002530 	.word	0x20002530
 800eddc:	20002598 	.word	0x20002598

0800ede0 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800ede0:	b480      	push	{r7}
 800ede2:	b083      	sub	sp, #12
 800ede4:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800ede6:	4b05      	ldr	r3, [pc, #20]	@ (800edfc <xTaskGetCurrentTaskHandle+0x1c>)
 800ede8:	681b      	ldr	r3, [r3, #0]
 800edea:	607b      	str	r3, [r7, #4]

		return xReturn;
 800edec:	687b      	ldr	r3, [r7, #4]
	}
 800edee:	4618      	mov	r0, r3
 800edf0:	370c      	adds	r7, #12
 800edf2:	46bd      	mov	sp, r7
 800edf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edf8:	4770      	bx	lr
 800edfa:	bf00      	nop
 800edfc:	200020a4 	.word	0x200020a4

0800ee00 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800ee00:	b480      	push	{r7}
 800ee02:	b083      	sub	sp, #12
 800ee04:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800ee06:	4b0b      	ldr	r3, [pc, #44]	@ (800ee34 <xTaskGetSchedulerState+0x34>)
 800ee08:	681b      	ldr	r3, [r3, #0]
 800ee0a:	2b00      	cmp	r3, #0
 800ee0c:	d102      	bne.n	800ee14 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800ee0e:	2301      	movs	r3, #1
 800ee10:	607b      	str	r3, [r7, #4]
 800ee12:	e008      	b.n	800ee26 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ee14:	4b08      	ldr	r3, [pc, #32]	@ (800ee38 <xTaskGetSchedulerState+0x38>)
 800ee16:	681b      	ldr	r3, [r3, #0]
 800ee18:	2b00      	cmp	r3, #0
 800ee1a:	d102      	bne.n	800ee22 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800ee1c:	2302      	movs	r3, #2
 800ee1e:	607b      	str	r3, [r7, #4]
 800ee20:	e001      	b.n	800ee26 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800ee22:	2300      	movs	r3, #0
 800ee24:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ee26:	687b      	ldr	r3, [r7, #4]
	}
 800ee28:	4618      	mov	r0, r3
 800ee2a:	370c      	adds	r7, #12
 800ee2c:	46bd      	mov	sp, r7
 800ee2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee32:	4770      	bx	lr
 800ee34:	20002584 	.word	0x20002584
 800ee38:	200025a0 	.word	0x200025a0

0800ee3c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800ee3c:	b580      	push	{r7, lr}
 800ee3e:	b084      	sub	sp, #16
 800ee40:	af00      	add	r7, sp, #0
 800ee42:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800ee44:	687b      	ldr	r3, [r7, #4]
 800ee46:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800ee48:	2300      	movs	r3, #0
 800ee4a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800ee4c:	687b      	ldr	r3, [r7, #4]
 800ee4e:	2b00      	cmp	r3, #0
 800ee50:	d051      	beq.n	800eef6 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800ee52:	68bb      	ldr	r3, [r7, #8]
 800ee54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ee56:	4b2a      	ldr	r3, [pc, #168]	@ (800ef00 <xTaskPriorityInherit+0xc4>)
 800ee58:	681b      	ldr	r3, [r3, #0]
 800ee5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee5c:	429a      	cmp	r2, r3
 800ee5e:	d241      	bcs.n	800eee4 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800ee60:	68bb      	ldr	r3, [r7, #8]
 800ee62:	699b      	ldr	r3, [r3, #24]
 800ee64:	2b00      	cmp	r3, #0
 800ee66:	db06      	blt.n	800ee76 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ee68:	4b25      	ldr	r3, [pc, #148]	@ (800ef00 <xTaskPriorityInherit+0xc4>)
 800ee6a:	681b      	ldr	r3, [r3, #0]
 800ee6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee6e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800ee72:	68bb      	ldr	r3, [r7, #8]
 800ee74:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800ee76:	68bb      	ldr	r3, [r7, #8]
 800ee78:	6959      	ldr	r1, [r3, #20]
 800ee7a:	68bb      	ldr	r3, [r7, #8]
 800ee7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ee7e:	4613      	mov	r3, r2
 800ee80:	009b      	lsls	r3, r3, #2
 800ee82:	4413      	add	r3, r2
 800ee84:	009b      	lsls	r3, r3, #2
 800ee86:	4a1f      	ldr	r2, [pc, #124]	@ (800ef04 <xTaskPriorityInherit+0xc8>)
 800ee88:	4413      	add	r3, r2
 800ee8a:	4299      	cmp	r1, r3
 800ee8c:	d122      	bne.n	800eed4 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ee8e:	68bb      	ldr	r3, [r7, #8]
 800ee90:	3304      	adds	r3, #4
 800ee92:	4618      	mov	r0, r3
 800ee94:	f7fd ff16 	bl	800ccc4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ee98:	4b19      	ldr	r3, [pc, #100]	@ (800ef00 <xTaskPriorityInherit+0xc4>)
 800ee9a:	681b      	ldr	r3, [r3, #0]
 800ee9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ee9e:	68bb      	ldr	r3, [r7, #8]
 800eea0:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800eea2:	68bb      	ldr	r3, [r7, #8]
 800eea4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eea6:	4b18      	ldr	r3, [pc, #96]	@ (800ef08 <xTaskPriorityInherit+0xcc>)
 800eea8:	681b      	ldr	r3, [r3, #0]
 800eeaa:	429a      	cmp	r2, r3
 800eeac:	d903      	bls.n	800eeb6 <xTaskPriorityInherit+0x7a>
 800eeae:	68bb      	ldr	r3, [r7, #8]
 800eeb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eeb2:	4a15      	ldr	r2, [pc, #84]	@ (800ef08 <xTaskPriorityInherit+0xcc>)
 800eeb4:	6013      	str	r3, [r2, #0]
 800eeb6:	68bb      	ldr	r3, [r7, #8]
 800eeb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eeba:	4613      	mov	r3, r2
 800eebc:	009b      	lsls	r3, r3, #2
 800eebe:	4413      	add	r3, r2
 800eec0:	009b      	lsls	r3, r3, #2
 800eec2:	4a10      	ldr	r2, [pc, #64]	@ (800ef04 <xTaskPriorityInherit+0xc8>)
 800eec4:	441a      	add	r2, r3
 800eec6:	68bb      	ldr	r3, [r7, #8]
 800eec8:	3304      	adds	r3, #4
 800eeca:	4619      	mov	r1, r3
 800eecc:	4610      	mov	r0, r2
 800eece:	f7fd fe9c 	bl	800cc0a <vListInsertEnd>
 800eed2:	e004      	b.n	800eede <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800eed4:	4b0a      	ldr	r3, [pc, #40]	@ (800ef00 <xTaskPriorityInherit+0xc4>)
 800eed6:	681b      	ldr	r3, [r3, #0]
 800eed8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eeda:	68bb      	ldr	r3, [r7, #8]
 800eedc:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800eede:	2301      	movs	r3, #1
 800eee0:	60fb      	str	r3, [r7, #12]
 800eee2:	e008      	b.n	800eef6 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800eee4:	68bb      	ldr	r3, [r7, #8]
 800eee6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800eee8:	4b05      	ldr	r3, [pc, #20]	@ (800ef00 <xTaskPriorityInherit+0xc4>)
 800eeea:	681b      	ldr	r3, [r3, #0]
 800eeec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eeee:	429a      	cmp	r2, r3
 800eef0:	d201      	bcs.n	800eef6 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800eef2:	2301      	movs	r3, #1
 800eef4:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800eef6:	68fb      	ldr	r3, [r7, #12]
	}
 800eef8:	4618      	mov	r0, r3
 800eefa:	3710      	adds	r7, #16
 800eefc:	46bd      	mov	sp, r7
 800eefe:	bd80      	pop	{r7, pc}
 800ef00:	200020a4 	.word	0x200020a4
 800ef04:	200020a8 	.word	0x200020a8
 800ef08:	20002580 	.word	0x20002580

0800ef0c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ef0c:	b580      	push	{r7, lr}
 800ef0e:	b086      	sub	sp, #24
 800ef10:	af00      	add	r7, sp, #0
 800ef12:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800ef14:	687b      	ldr	r3, [r7, #4]
 800ef16:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ef18:	2300      	movs	r3, #0
 800ef1a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	2b00      	cmp	r3, #0
 800ef20:	d058      	beq.n	800efd4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ef22:	4b2f      	ldr	r3, [pc, #188]	@ (800efe0 <xTaskPriorityDisinherit+0xd4>)
 800ef24:	681b      	ldr	r3, [r3, #0]
 800ef26:	693a      	ldr	r2, [r7, #16]
 800ef28:	429a      	cmp	r2, r3
 800ef2a:	d00b      	beq.n	800ef44 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800ef2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef30:	f383 8811 	msr	BASEPRI, r3
 800ef34:	f3bf 8f6f 	isb	sy
 800ef38:	f3bf 8f4f 	dsb	sy
 800ef3c:	60fb      	str	r3, [r7, #12]
}
 800ef3e:	bf00      	nop
 800ef40:	bf00      	nop
 800ef42:	e7fd      	b.n	800ef40 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800ef44:	693b      	ldr	r3, [r7, #16]
 800ef46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ef48:	2b00      	cmp	r3, #0
 800ef4a:	d10b      	bne.n	800ef64 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800ef4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef50:	f383 8811 	msr	BASEPRI, r3
 800ef54:	f3bf 8f6f 	isb	sy
 800ef58:	f3bf 8f4f 	dsb	sy
 800ef5c:	60bb      	str	r3, [r7, #8]
}
 800ef5e:	bf00      	nop
 800ef60:	bf00      	nop
 800ef62:	e7fd      	b.n	800ef60 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800ef64:	693b      	ldr	r3, [r7, #16]
 800ef66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ef68:	1e5a      	subs	r2, r3, #1
 800ef6a:	693b      	ldr	r3, [r7, #16]
 800ef6c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ef6e:	693b      	ldr	r3, [r7, #16]
 800ef70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ef72:	693b      	ldr	r3, [r7, #16]
 800ef74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ef76:	429a      	cmp	r2, r3
 800ef78:	d02c      	beq.n	800efd4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ef7a:	693b      	ldr	r3, [r7, #16]
 800ef7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ef7e:	2b00      	cmp	r3, #0
 800ef80:	d128      	bne.n	800efd4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ef82:	693b      	ldr	r3, [r7, #16]
 800ef84:	3304      	adds	r3, #4
 800ef86:	4618      	mov	r0, r3
 800ef88:	f7fd fe9c 	bl	800ccc4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ef8c:	693b      	ldr	r3, [r7, #16]
 800ef8e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ef90:	693b      	ldr	r3, [r7, #16]
 800ef92:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ef94:	693b      	ldr	r3, [r7, #16]
 800ef96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef98:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800ef9c:	693b      	ldr	r3, [r7, #16]
 800ef9e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800efa0:	693b      	ldr	r3, [r7, #16]
 800efa2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800efa4:	4b0f      	ldr	r3, [pc, #60]	@ (800efe4 <xTaskPriorityDisinherit+0xd8>)
 800efa6:	681b      	ldr	r3, [r3, #0]
 800efa8:	429a      	cmp	r2, r3
 800efaa:	d903      	bls.n	800efb4 <xTaskPriorityDisinherit+0xa8>
 800efac:	693b      	ldr	r3, [r7, #16]
 800efae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800efb0:	4a0c      	ldr	r2, [pc, #48]	@ (800efe4 <xTaskPriorityDisinherit+0xd8>)
 800efb2:	6013      	str	r3, [r2, #0]
 800efb4:	693b      	ldr	r3, [r7, #16]
 800efb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800efb8:	4613      	mov	r3, r2
 800efba:	009b      	lsls	r3, r3, #2
 800efbc:	4413      	add	r3, r2
 800efbe:	009b      	lsls	r3, r3, #2
 800efc0:	4a09      	ldr	r2, [pc, #36]	@ (800efe8 <xTaskPriorityDisinherit+0xdc>)
 800efc2:	441a      	add	r2, r3
 800efc4:	693b      	ldr	r3, [r7, #16]
 800efc6:	3304      	adds	r3, #4
 800efc8:	4619      	mov	r1, r3
 800efca:	4610      	mov	r0, r2
 800efcc:	f7fd fe1d 	bl	800cc0a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800efd0:	2301      	movs	r3, #1
 800efd2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800efd4:	697b      	ldr	r3, [r7, #20]
	}
 800efd6:	4618      	mov	r0, r3
 800efd8:	3718      	adds	r7, #24
 800efda:	46bd      	mov	sp, r7
 800efdc:	bd80      	pop	{r7, pc}
 800efde:	bf00      	nop
 800efe0:	200020a4 	.word	0x200020a4
 800efe4:	20002580 	.word	0x20002580
 800efe8:	200020a8 	.word	0x200020a8

0800efec <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800efec:	b580      	push	{r7, lr}
 800efee:	b088      	sub	sp, #32
 800eff0:	af00      	add	r7, sp, #0
 800eff2:	6078      	str	r0, [r7, #4]
 800eff4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800eff6:	687b      	ldr	r3, [r7, #4]
 800eff8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800effa:	2301      	movs	r3, #1
 800effc:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800effe:	687b      	ldr	r3, [r7, #4]
 800f000:	2b00      	cmp	r3, #0
 800f002:	d06c      	beq.n	800f0de <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800f004:	69bb      	ldr	r3, [r7, #24]
 800f006:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f008:	2b00      	cmp	r3, #0
 800f00a:	d10b      	bne.n	800f024 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800f00c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f010:	f383 8811 	msr	BASEPRI, r3
 800f014:	f3bf 8f6f 	isb	sy
 800f018:	f3bf 8f4f 	dsb	sy
 800f01c:	60fb      	str	r3, [r7, #12]
}
 800f01e:	bf00      	nop
 800f020:	bf00      	nop
 800f022:	e7fd      	b.n	800f020 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800f024:	69bb      	ldr	r3, [r7, #24]
 800f026:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f028:	683a      	ldr	r2, [r7, #0]
 800f02a:	429a      	cmp	r2, r3
 800f02c:	d902      	bls.n	800f034 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800f02e:	683b      	ldr	r3, [r7, #0]
 800f030:	61fb      	str	r3, [r7, #28]
 800f032:	e002      	b.n	800f03a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800f034:	69bb      	ldr	r3, [r7, #24]
 800f036:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f038:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800f03a:	69bb      	ldr	r3, [r7, #24]
 800f03c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f03e:	69fa      	ldr	r2, [r7, #28]
 800f040:	429a      	cmp	r2, r3
 800f042:	d04c      	beq.n	800f0de <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800f044:	69bb      	ldr	r3, [r7, #24]
 800f046:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f048:	697a      	ldr	r2, [r7, #20]
 800f04a:	429a      	cmp	r2, r3
 800f04c:	d147      	bne.n	800f0de <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800f04e:	4b26      	ldr	r3, [pc, #152]	@ (800f0e8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800f050:	681b      	ldr	r3, [r3, #0]
 800f052:	69ba      	ldr	r2, [r7, #24]
 800f054:	429a      	cmp	r2, r3
 800f056:	d10b      	bne.n	800f070 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800f058:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f05c:	f383 8811 	msr	BASEPRI, r3
 800f060:	f3bf 8f6f 	isb	sy
 800f064:	f3bf 8f4f 	dsb	sy
 800f068:	60bb      	str	r3, [r7, #8]
}
 800f06a:	bf00      	nop
 800f06c:	bf00      	nop
 800f06e:	e7fd      	b.n	800f06c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800f070:	69bb      	ldr	r3, [r7, #24]
 800f072:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f074:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800f076:	69bb      	ldr	r3, [r7, #24]
 800f078:	69fa      	ldr	r2, [r7, #28]
 800f07a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800f07c:	69bb      	ldr	r3, [r7, #24]
 800f07e:	699b      	ldr	r3, [r3, #24]
 800f080:	2b00      	cmp	r3, #0
 800f082:	db04      	blt.n	800f08e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f084:	69fb      	ldr	r3, [r7, #28]
 800f086:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800f08a:	69bb      	ldr	r3, [r7, #24]
 800f08c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800f08e:	69bb      	ldr	r3, [r7, #24]
 800f090:	6959      	ldr	r1, [r3, #20]
 800f092:	693a      	ldr	r2, [r7, #16]
 800f094:	4613      	mov	r3, r2
 800f096:	009b      	lsls	r3, r3, #2
 800f098:	4413      	add	r3, r2
 800f09a:	009b      	lsls	r3, r3, #2
 800f09c:	4a13      	ldr	r2, [pc, #76]	@ (800f0ec <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800f09e:	4413      	add	r3, r2
 800f0a0:	4299      	cmp	r1, r3
 800f0a2:	d11c      	bne.n	800f0de <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f0a4:	69bb      	ldr	r3, [r7, #24]
 800f0a6:	3304      	adds	r3, #4
 800f0a8:	4618      	mov	r0, r3
 800f0aa:	f7fd fe0b 	bl	800ccc4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800f0ae:	69bb      	ldr	r3, [r7, #24]
 800f0b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f0b2:	4b0f      	ldr	r3, [pc, #60]	@ (800f0f0 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800f0b4:	681b      	ldr	r3, [r3, #0]
 800f0b6:	429a      	cmp	r2, r3
 800f0b8:	d903      	bls.n	800f0c2 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800f0ba:	69bb      	ldr	r3, [r7, #24]
 800f0bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f0be:	4a0c      	ldr	r2, [pc, #48]	@ (800f0f0 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800f0c0:	6013      	str	r3, [r2, #0]
 800f0c2:	69bb      	ldr	r3, [r7, #24]
 800f0c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f0c6:	4613      	mov	r3, r2
 800f0c8:	009b      	lsls	r3, r3, #2
 800f0ca:	4413      	add	r3, r2
 800f0cc:	009b      	lsls	r3, r3, #2
 800f0ce:	4a07      	ldr	r2, [pc, #28]	@ (800f0ec <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800f0d0:	441a      	add	r2, r3
 800f0d2:	69bb      	ldr	r3, [r7, #24]
 800f0d4:	3304      	adds	r3, #4
 800f0d6:	4619      	mov	r1, r3
 800f0d8:	4610      	mov	r0, r2
 800f0da:	f7fd fd96 	bl	800cc0a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800f0de:	bf00      	nop
 800f0e0:	3720      	adds	r7, #32
 800f0e2:	46bd      	mov	sp, r7
 800f0e4:	bd80      	pop	{r7, pc}
 800f0e6:	bf00      	nop
 800f0e8:	200020a4 	.word	0x200020a4
 800f0ec:	200020a8 	.word	0x200020a8
 800f0f0:	20002580 	.word	0x20002580

0800f0f4 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 800f0f4:	b480      	push	{r7}
 800f0f6:	b083      	sub	sp, #12
 800f0f8:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 800f0fa:	4b09      	ldr	r3, [pc, #36]	@ (800f120 <uxTaskResetEventItemValue+0x2c>)
 800f0fc:	681b      	ldr	r3, [r3, #0]
 800f0fe:	699b      	ldr	r3, [r3, #24]
 800f100:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f102:	4b07      	ldr	r3, [pc, #28]	@ (800f120 <uxTaskResetEventItemValue+0x2c>)
 800f104:	681b      	ldr	r3, [r3, #0]
 800f106:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f108:	4b05      	ldr	r3, [pc, #20]	@ (800f120 <uxTaskResetEventItemValue+0x2c>)
 800f10a:	681b      	ldr	r3, [r3, #0]
 800f10c:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 800f110:	619a      	str	r2, [r3, #24]

	return uxReturn;
 800f112:	687b      	ldr	r3, [r7, #4]
}
 800f114:	4618      	mov	r0, r3
 800f116:	370c      	adds	r7, #12
 800f118:	46bd      	mov	sp, r7
 800f11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f11e:	4770      	bx	lr
 800f120:	200020a4 	.word	0x200020a4

0800f124 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800f124:	b480      	push	{r7}
 800f126:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800f128:	4b07      	ldr	r3, [pc, #28]	@ (800f148 <pvTaskIncrementMutexHeldCount+0x24>)
 800f12a:	681b      	ldr	r3, [r3, #0]
 800f12c:	2b00      	cmp	r3, #0
 800f12e:	d004      	beq.n	800f13a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800f130:	4b05      	ldr	r3, [pc, #20]	@ (800f148 <pvTaskIncrementMutexHeldCount+0x24>)
 800f132:	681b      	ldr	r3, [r3, #0]
 800f134:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f136:	3201      	adds	r2, #1
 800f138:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800f13a:	4b03      	ldr	r3, [pc, #12]	@ (800f148 <pvTaskIncrementMutexHeldCount+0x24>)
 800f13c:	681b      	ldr	r3, [r3, #0]
	}
 800f13e:	4618      	mov	r0, r3
 800f140:	46bd      	mov	sp, r7
 800f142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f146:	4770      	bx	lr
 800f148:	200020a4 	.word	0x200020a4

0800f14c <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800f14c:	b580      	push	{r7, lr}
 800f14e:	b086      	sub	sp, #24
 800f150:	af00      	add	r7, sp, #0
 800f152:	60f8      	str	r0, [r7, #12]
 800f154:	60b9      	str	r1, [r7, #8]
 800f156:	607a      	str	r2, [r7, #4]
 800f158:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800f15a:	f000 ff95 	bl	8010088 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800f15e:	4b29      	ldr	r3, [pc, #164]	@ (800f204 <xTaskNotifyWait+0xb8>)
 800f160:	681b      	ldr	r3, [r3, #0]
 800f162:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800f166:	b2db      	uxtb	r3, r3
 800f168:	2b02      	cmp	r3, #2
 800f16a:	d01c      	beq.n	800f1a6 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800f16c:	4b25      	ldr	r3, [pc, #148]	@ (800f204 <xTaskNotifyWait+0xb8>)
 800f16e:	681b      	ldr	r3, [r3, #0]
 800f170:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 800f174:	68fa      	ldr	r2, [r7, #12]
 800f176:	43d2      	mvns	r2, r2
 800f178:	400a      	ands	r2, r1
 800f17a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800f17e:	4b21      	ldr	r3, [pc, #132]	@ (800f204 <xTaskNotifyWait+0xb8>)
 800f180:	681b      	ldr	r3, [r3, #0]
 800f182:	2201      	movs	r2, #1
 800f184:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 800f188:	683b      	ldr	r3, [r7, #0]
 800f18a:	2b00      	cmp	r3, #0
 800f18c:	d00b      	beq.n	800f1a6 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800f18e:	2101      	movs	r1, #1
 800f190:	6838      	ldr	r0, [r7, #0]
 800f192:	f000 fa79 	bl	800f688 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800f196:	4b1c      	ldr	r3, [pc, #112]	@ (800f208 <xTaskNotifyWait+0xbc>)
 800f198:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f19c:	601a      	str	r2, [r3, #0]
 800f19e:	f3bf 8f4f 	dsb	sy
 800f1a2:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800f1a6:	f000 ffa1 	bl	80100ec <vPortExitCritical>

		taskENTER_CRITICAL();
 800f1aa:	f000 ff6d 	bl	8010088 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800f1ae:	687b      	ldr	r3, [r7, #4]
 800f1b0:	2b00      	cmp	r3, #0
 800f1b2:	d005      	beq.n	800f1c0 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800f1b4:	4b13      	ldr	r3, [pc, #76]	@ (800f204 <xTaskNotifyWait+0xb8>)
 800f1b6:	681b      	ldr	r3, [r3, #0]
 800f1b8:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800f1c0:	4b10      	ldr	r3, [pc, #64]	@ (800f204 <xTaskNotifyWait+0xb8>)
 800f1c2:	681b      	ldr	r3, [r3, #0]
 800f1c4:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800f1c8:	b2db      	uxtb	r3, r3
 800f1ca:	2b02      	cmp	r3, #2
 800f1cc:	d002      	beq.n	800f1d4 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800f1ce:	2300      	movs	r3, #0
 800f1d0:	617b      	str	r3, [r7, #20]
 800f1d2:	e00a      	b.n	800f1ea <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800f1d4:	4b0b      	ldr	r3, [pc, #44]	@ (800f204 <xTaskNotifyWait+0xb8>)
 800f1d6:	681b      	ldr	r3, [r3, #0]
 800f1d8:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 800f1dc:	68ba      	ldr	r2, [r7, #8]
 800f1de:	43d2      	mvns	r2, r2
 800f1e0:	400a      	ands	r2, r1
 800f1e2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 800f1e6:	2301      	movs	r3, #1
 800f1e8:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800f1ea:	4b06      	ldr	r3, [pc, #24]	@ (800f204 <xTaskNotifyWait+0xb8>)
 800f1ec:	681b      	ldr	r3, [r3, #0]
 800f1ee:	2200      	movs	r2, #0
 800f1f0:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 800f1f4:	f000 ff7a 	bl	80100ec <vPortExitCritical>

		return xReturn;
 800f1f8:	697b      	ldr	r3, [r7, #20]
	}
 800f1fa:	4618      	mov	r0, r3
 800f1fc:	3718      	adds	r7, #24
 800f1fe:	46bd      	mov	sp, r7
 800f200:	bd80      	pop	{r7, pc}
 800f202:	bf00      	nop
 800f204:	200020a4 	.word	0x200020a4
 800f208:	e000ed04 	.word	0xe000ed04

0800f20c <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800f20c:	b580      	push	{r7, lr}
 800f20e:	b08a      	sub	sp, #40	@ 0x28
 800f210:	af00      	add	r7, sp, #0
 800f212:	60f8      	str	r0, [r7, #12]
 800f214:	60b9      	str	r1, [r7, #8]
 800f216:	603b      	str	r3, [r7, #0]
 800f218:	4613      	mov	r3, r2
 800f21a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800f21c:	2301      	movs	r3, #1
 800f21e:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800f220:	68fb      	ldr	r3, [r7, #12]
 800f222:	2b00      	cmp	r3, #0
 800f224:	d10b      	bne.n	800f23e <xTaskGenericNotify+0x32>
	__asm volatile
 800f226:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f22a:	f383 8811 	msr	BASEPRI, r3
 800f22e:	f3bf 8f6f 	isb	sy
 800f232:	f3bf 8f4f 	dsb	sy
 800f236:	61bb      	str	r3, [r7, #24]
}
 800f238:	bf00      	nop
 800f23a:	bf00      	nop
 800f23c:	e7fd      	b.n	800f23a <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800f23e:	68fb      	ldr	r3, [r7, #12]
 800f240:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800f242:	f000 ff21 	bl	8010088 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800f246:	683b      	ldr	r3, [r7, #0]
 800f248:	2b00      	cmp	r3, #0
 800f24a:	d004      	beq.n	800f256 <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800f24c:	6a3b      	ldr	r3, [r7, #32]
 800f24e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800f252:	683b      	ldr	r3, [r7, #0]
 800f254:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800f256:	6a3b      	ldr	r3, [r7, #32]
 800f258:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800f25c:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800f25e:	6a3b      	ldr	r3, [r7, #32]
 800f260:	2202      	movs	r2, #2
 800f262:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 800f266:	79fb      	ldrb	r3, [r7, #7]
 800f268:	2b04      	cmp	r3, #4
 800f26a:	d82e      	bhi.n	800f2ca <xTaskGenericNotify+0xbe>
 800f26c:	a201      	add	r2, pc, #4	@ (adr r2, 800f274 <xTaskGenericNotify+0x68>)
 800f26e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f272:	bf00      	nop
 800f274:	0800f2ef 	.word	0x0800f2ef
 800f278:	0800f289 	.word	0x0800f289
 800f27c:	0800f29b 	.word	0x0800f29b
 800f280:	0800f2ab 	.word	0x0800f2ab
 800f284:	0800f2b5 	.word	0x0800f2b5
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800f288:	6a3b      	ldr	r3, [r7, #32]
 800f28a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800f28e:	68bb      	ldr	r3, [r7, #8]
 800f290:	431a      	orrs	r2, r3
 800f292:	6a3b      	ldr	r3, [r7, #32]
 800f294:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800f298:	e02c      	b.n	800f2f4 <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800f29a:	6a3b      	ldr	r3, [r7, #32]
 800f29c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800f2a0:	1c5a      	adds	r2, r3, #1
 800f2a2:	6a3b      	ldr	r3, [r7, #32]
 800f2a4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800f2a8:	e024      	b.n	800f2f4 <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800f2aa:	6a3b      	ldr	r3, [r7, #32]
 800f2ac:	68ba      	ldr	r2, [r7, #8]
 800f2ae:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800f2b2:	e01f      	b.n	800f2f4 <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800f2b4:	7ffb      	ldrb	r3, [r7, #31]
 800f2b6:	2b02      	cmp	r3, #2
 800f2b8:	d004      	beq.n	800f2c4 <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800f2ba:	6a3b      	ldr	r3, [r7, #32]
 800f2bc:	68ba      	ldr	r2, [r7, #8]
 800f2be:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800f2c2:	e017      	b.n	800f2f4 <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 800f2c4:	2300      	movs	r3, #0
 800f2c6:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 800f2c8:	e014      	b.n	800f2f4 <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800f2ca:	6a3b      	ldr	r3, [r7, #32]
 800f2cc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800f2d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f2d4:	d00d      	beq.n	800f2f2 <xTaskGenericNotify+0xe6>
	__asm volatile
 800f2d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f2da:	f383 8811 	msr	BASEPRI, r3
 800f2de:	f3bf 8f6f 	isb	sy
 800f2e2:	f3bf 8f4f 	dsb	sy
 800f2e6:	617b      	str	r3, [r7, #20]
}
 800f2e8:	bf00      	nop
 800f2ea:	bf00      	nop
 800f2ec:	e7fd      	b.n	800f2ea <xTaskGenericNotify+0xde>
					break;
 800f2ee:	bf00      	nop
 800f2f0:	e000      	b.n	800f2f4 <xTaskGenericNotify+0xe8>

					break;
 800f2f2:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800f2f4:	7ffb      	ldrb	r3, [r7, #31]
 800f2f6:	2b01      	cmp	r3, #1
 800f2f8:	d13b      	bne.n	800f372 <xTaskGenericNotify+0x166>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f2fa:	6a3b      	ldr	r3, [r7, #32]
 800f2fc:	3304      	adds	r3, #4
 800f2fe:	4618      	mov	r0, r3
 800f300:	f7fd fce0 	bl	800ccc4 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800f304:	6a3b      	ldr	r3, [r7, #32]
 800f306:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f308:	4b1d      	ldr	r3, [pc, #116]	@ (800f380 <xTaskGenericNotify+0x174>)
 800f30a:	681b      	ldr	r3, [r3, #0]
 800f30c:	429a      	cmp	r2, r3
 800f30e:	d903      	bls.n	800f318 <xTaskGenericNotify+0x10c>
 800f310:	6a3b      	ldr	r3, [r7, #32]
 800f312:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f314:	4a1a      	ldr	r2, [pc, #104]	@ (800f380 <xTaskGenericNotify+0x174>)
 800f316:	6013      	str	r3, [r2, #0]
 800f318:	6a3b      	ldr	r3, [r7, #32]
 800f31a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f31c:	4613      	mov	r3, r2
 800f31e:	009b      	lsls	r3, r3, #2
 800f320:	4413      	add	r3, r2
 800f322:	009b      	lsls	r3, r3, #2
 800f324:	4a17      	ldr	r2, [pc, #92]	@ (800f384 <xTaskGenericNotify+0x178>)
 800f326:	441a      	add	r2, r3
 800f328:	6a3b      	ldr	r3, [r7, #32]
 800f32a:	3304      	adds	r3, #4
 800f32c:	4619      	mov	r1, r3
 800f32e:	4610      	mov	r0, r2
 800f330:	f7fd fc6b 	bl	800cc0a <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800f334:	6a3b      	ldr	r3, [r7, #32]
 800f336:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f338:	2b00      	cmp	r3, #0
 800f33a:	d00b      	beq.n	800f354 <xTaskGenericNotify+0x148>
	__asm volatile
 800f33c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f340:	f383 8811 	msr	BASEPRI, r3
 800f344:	f3bf 8f6f 	isb	sy
 800f348:	f3bf 8f4f 	dsb	sy
 800f34c:	613b      	str	r3, [r7, #16]
}
 800f34e:	bf00      	nop
 800f350:	bf00      	nop
 800f352:	e7fd      	b.n	800f350 <xTaskGenericNotify+0x144>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800f354:	6a3b      	ldr	r3, [r7, #32]
 800f356:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f358:	4b0b      	ldr	r3, [pc, #44]	@ (800f388 <xTaskGenericNotify+0x17c>)
 800f35a:	681b      	ldr	r3, [r3, #0]
 800f35c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f35e:	429a      	cmp	r2, r3
 800f360:	d907      	bls.n	800f372 <xTaskGenericNotify+0x166>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800f362:	4b0a      	ldr	r3, [pc, #40]	@ (800f38c <xTaskGenericNotify+0x180>)
 800f364:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f368:	601a      	str	r2, [r3, #0]
 800f36a:	f3bf 8f4f 	dsb	sy
 800f36e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800f372:	f000 febb 	bl	80100ec <vPortExitCritical>

		return xReturn;
 800f376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800f378:	4618      	mov	r0, r3
 800f37a:	3728      	adds	r7, #40	@ 0x28
 800f37c:	46bd      	mov	sp, r7
 800f37e:	bd80      	pop	{r7, pc}
 800f380:	20002580 	.word	0x20002580
 800f384:	200020a8 	.word	0x200020a8
 800f388:	200020a4 	.word	0x200020a4
 800f38c:	e000ed04 	.word	0xe000ed04

0800f390 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800f390:	b580      	push	{r7, lr}
 800f392:	b08e      	sub	sp, #56	@ 0x38
 800f394:	af00      	add	r7, sp, #0
 800f396:	60f8      	str	r0, [r7, #12]
 800f398:	60b9      	str	r1, [r7, #8]
 800f39a:	603b      	str	r3, [r7, #0]
 800f39c:	4613      	mov	r3, r2
 800f39e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800f3a0:	2301      	movs	r3, #1
 800f3a2:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800f3a4:	68fb      	ldr	r3, [r7, #12]
 800f3a6:	2b00      	cmp	r3, #0
 800f3a8:	d10b      	bne.n	800f3c2 <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 800f3aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f3ae:	f383 8811 	msr	BASEPRI, r3
 800f3b2:	f3bf 8f6f 	isb	sy
 800f3b6:	f3bf 8f4f 	dsb	sy
 800f3ba:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f3bc:	bf00      	nop
 800f3be:	bf00      	nop
 800f3c0:	e7fd      	b.n	800f3be <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f3c2:	f000 ff41 	bl	8010248 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800f3c6:	68fb      	ldr	r3, [r7, #12]
 800f3c8:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 800f3ca:	f3ef 8211 	mrs	r2, BASEPRI
 800f3ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f3d2:	f383 8811 	msr	BASEPRI, r3
 800f3d6:	f3bf 8f6f 	isb	sy
 800f3da:	f3bf 8f4f 	dsb	sy
 800f3de:	623a      	str	r2, [r7, #32]
 800f3e0:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800f3e2:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f3e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800f3e6:	683b      	ldr	r3, [r7, #0]
 800f3e8:	2b00      	cmp	r3, #0
 800f3ea:	d004      	beq.n	800f3f6 <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800f3ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f3ee:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800f3f2:	683b      	ldr	r3, [r7, #0]
 800f3f4:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800f3f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f3f8:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800f3fc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800f400:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f402:	2202      	movs	r2, #2
 800f404:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 800f408:	79fb      	ldrb	r3, [r7, #7]
 800f40a:	2b04      	cmp	r3, #4
 800f40c:	d82e      	bhi.n	800f46c <xTaskGenericNotifyFromISR+0xdc>
 800f40e:	a201      	add	r2, pc, #4	@ (adr r2, 800f414 <xTaskGenericNotifyFromISR+0x84>)
 800f410:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f414:	0800f491 	.word	0x0800f491
 800f418:	0800f429 	.word	0x0800f429
 800f41c:	0800f43b 	.word	0x0800f43b
 800f420:	0800f44b 	.word	0x0800f44b
 800f424:	0800f455 	.word	0x0800f455
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800f428:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f42a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800f42e:	68bb      	ldr	r3, [r7, #8]
 800f430:	431a      	orrs	r2, r3
 800f432:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f434:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800f438:	e02d      	b.n	800f496 <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800f43a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f43c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800f440:	1c5a      	adds	r2, r3, #1
 800f442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f444:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800f448:	e025      	b.n	800f496 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800f44a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f44c:	68ba      	ldr	r2, [r7, #8]
 800f44e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800f452:	e020      	b.n	800f496 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800f454:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f458:	2b02      	cmp	r3, #2
 800f45a:	d004      	beq.n	800f466 <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800f45c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f45e:	68ba      	ldr	r2, [r7, #8]
 800f460:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800f464:	e017      	b.n	800f496 <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 800f466:	2300      	movs	r3, #0
 800f468:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 800f46a:	e014      	b.n	800f496 <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800f46c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f46e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800f472:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f476:	d00d      	beq.n	800f494 <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 800f478:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f47c:	f383 8811 	msr	BASEPRI, r3
 800f480:	f3bf 8f6f 	isb	sy
 800f484:	f3bf 8f4f 	dsb	sy
 800f488:	61bb      	str	r3, [r7, #24]
}
 800f48a:	bf00      	nop
 800f48c:	bf00      	nop
 800f48e:	e7fd      	b.n	800f48c <xTaskGenericNotifyFromISR+0xfc>
					break;
 800f490:	bf00      	nop
 800f492:	e000      	b.n	800f496 <xTaskGenericNotifyFromISR+0x106>
					break;
 800f494:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800f496:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f49a:	2b01      	cmp	r3, #1
 800f49c:	d147      	bne.n	800f52e <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800f49e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f4a2:	2b00      	cmp	r3, #0
 800f4a4:	d00b      	beq.n	800f4be <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 800f4a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f4aa:	f383 8811 	msr	BASEPRI, r3
 800f4ae:	f3bf 8f6f 	isb	sy
 800f4b2:	f3bf 8f4f 	dsb	sy
 800f4b6:	617b      	str	r3, [r7, #20]
}
 800f4b8:	bf00      	nop
 800f4ba:	bf00      	nop
 800f4bc:	e7fd      	b.n	800f4ba <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f4be:	4b21      	ldr	r3, [pc, #132]	@ (800f544 <xTaskGenericNotifyFromISR+0x1b4>)
 800f4c0:	681b      	ldr	r3, [r3, #0]
 800f4c2:	2b00      	cmp	r3, #0
 800f4c4:	d11d      	bne.n	800f502 <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f4c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4c8:	3304      	adds	r3, #4
 800f4ca:	4618      	mov	r0, r3
 800f4cc:	f7fd fbfa 	bl	800ccc4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800f4d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f4d4:	4b1c      	ldr	r3, [pc, #112]	@ (800f548 <xTaskGenericNotifyFromISR+0x1b8>)
 800f4d6:	681b      	ldr	r3, [r3, #0]
 800f4d8:	429a      	cmp	r2, r3
 800f4da:	d903      	bls.n	800f4e4 <xTaskGenericNotifyFromISR+0x154>
 800f4dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f4e0:	4a19      	ldr	r2, [pc, #100]	@ (800f548 <xTaskGenericNotifyFromISR+0x1b8>)
 800f4e2:	6013      	str	r3, [r2, #0]
 800f4e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f4e8:	4613      	mov	r3, r2
 800f4ea:	009b      	lsls	r3, r3, #2
 800f4ec:	4413      	add	r3, r2
 800f4ee:	009b      	lsls	r3, r3, #2
 800f4f0:	4a16      	ldr	r2, [pc, #88]	@ (800f54c <xTaskGenericNotifyFromISR+0x1bc>)
 800f4f2:	441a      	add	r2, r3
 800f4f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4f6:	3304      	adds	r3, #4
 800f4f8:	4619      	mov	r1, r3
 800f4fa:	4610      	mov	r0, r2
 800f4fc:	f7fd fb85 	bl	800cc0a <vListInsertEnd>
 800f500:	e005      	b.n	800f50e <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800f502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f504:	3318      	adds	r3, #24
 800f506:	4619      	mov	r1, r3
 800f508:	4811      	ldr	r0, [pc, #68]	@ (800f550 <xTaskGenericNotifyFromISR+0x1c0>)
 800f50a:	f7fd fb7e 	bl	800cc0a <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800f50e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f510:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f512:	4b10      	ldr	r3, [pc, #64]	@ (800f554 <xTaskGenericNotifyFromISR+0x1c4>)
 800f514:	681b      	ldr	r3, [r3, #0]
 800f516:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f518:	429a      	cmp	r2, r3
 800f51a:	d908      	bls.n	800f52e <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800f51c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f51e:	2b00      	cmp	r3, #0
 800f520:	d002      	beq.n	800f528 <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800f522:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f524:	2201      	movs	r2, #1
 800f526:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800f528:	4b0b      	ldr	r3, [pc, #44]	@ (800f558 <xTaskGenericNotifyFromISR+0x1c8>)
 800f52a:	2201      	movs	r2, #1
 800f52c:	601a      	str	r2, [r3, #0]
 800f52e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f530:	613b      	str	r3, [r7, #16]
	__asm volatile
 800f532:	693b      	ldr	r3, [r7, #16]
 800f534:	f383 8811 	msr	BASEPRI, r3
}
 800f538:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800f53a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 800f53c:	4618      	mov	r0, r3
 800f53e:	3738      	adds	r7, #56	@ 0x38
 800f540:	46bd      	mov	sp, r7
 800f542:	bd80      	pop	{r7, pc}
 800f544:	200025a0 	.word	0x200025a0
 800f548:	20002580 	.word	0x20002580
 800f54c:	200020a8 	.word	0x200020a8
 800f550:	20002538 	.word	0x20002538
 800f554:	200020a4 	.word	0x200020a4
 800f558:	2000258c 	.word	0x2000258c

0800f55c <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800f55c:	b580      	push	{r7, lr}
 800f55e:	b08a      	sub	sp, #40	@ 0x28
 800f560:	af00      	add	r7, sp, #0
 800f562:	6078      	str	r0, [r7, #4]
 800f564:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800f566:	687b      	ldr	r3, [r7, #4]
 800f568:	2b00      	cmp	r3, #0
 800f56a:	d10b      	bne.n	800f584 <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 800f56c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f570:	f383 8811 	msr	BASEPRI, r3
 800f574:	f3bf 8f6f 	isb	sy
 800f578:	f3bf 8f4f 	dsb	sy
 800f57c:	61bb      	str	r3, [r7, #24]
}
 800f57e:	bf00      	nop
 800f580:	bf00      	nop
 800f582:	e7fd      	b.n	800f580 <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f584:	f000 fe60 	bl	8010248 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	627b      	str	r3, [r7, #36]	@ 0x24
	__asm volatile
 800f58c:	f3ef 8211 	mrs	r2, BASEPRI
 800f590:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f594:	f383 8811 	msr	BASEPRI, r3
 800f598:	f3bf 8f6f 	isb	sy
 800f59c:	f3bf 8f4f 	dsb	sy
 800f5a0:	617a      	str	r2, [r7, #20]
 800f5a2:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800f5a4:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f5a6:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800f5a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5aa:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800f5ae:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800f5b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5b2:	2202      	movs	r2, #2
 800f5b4:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 800f5b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5ba:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800f5be:	1c5a      	adds	r2, r3, #1
 800f5c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5c2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800f5c6:	7ffb      	ldrb	r3, [r7, #31]
 800f5c8:	2b01      	cmp	r3, #1
 800f5ca:	d147      	bne.n	800f65c <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800f5cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f5d0:	2b00      	cmp	r3, #0
 800f5d2:	d00b      	beq.n	800f5ec <vTaskNotifyGiveFromISR+0x90>
	__asm volatile
 800f5d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f5d8:	f383 8811 	msr	BASEPRI, r3
 800f5dc:	f3bf 8f6f 	isb	sy
 800f5e0:	f3bf 8f4f 	dsb	sy
 800f5e4:	60fb      	str	r3, [r7, #12]
}
 800f5e6:	bf00      	nop
 800f5e8:	bf00      	nop
 800f5ea:	e7fd      	b.n	800f5e8 <vTaskNotifyGiveFromISR+0x8c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f5ec:	4b20      	ldr	r3, [pc, #128]	@ (800f670 <vTaskNotifyGiveFromISR+0x114>)
 800f5ee:	681b      	ldr	r3, [r3, #0]
 800f5f0:	2b00      	cmp	r3, #0
 800f5f2:	d11d      	bne.n	800f630 <vTaskNotifyGiveFromISR+0xd4>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f5f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5f6:	3304      	adds	r3, #4
 800f5f8:	4618      	mov	r0, r3
 800f5fa:	f7fd fb63 	bl	800ccc4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800f5fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f600:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f602:	4b1c      	ldr	r3, [pc, #112]	@ (800f674 <vTaskNotifyGiveFromISR+0x118>)
 800f604:	681b      	ldr	r3, [r3, #0]
 800f606:	429a      	cmp	r2, r3
 800f608:	d903      	bls.n	800f612 <vTaskNotifyGiveFromISR+0xb6>
 800f60a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f60c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f60e:	4a19      	ldr	r2, [pc, #100]	@ (800f674 <vTaskNotifyGiveFromISR+0x118>)
 800f610:	6013      	str	r3, [r2, #0]
 800f612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f614:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f616:	4613      	mov	r3, r2
 800f618:	009b      	lsls	r3, r3, #2
 800f61a:	4413      	add	r3, r2
 800f61c:	009b      	lsls	r3, r3, #2
 800f61e:	4a16      	ldr	r2, [pc, #88]	@ (800f678 <vTaskNotifyGiveFromISR+0x11c>)
 800f620:	441a      	add	r2, r3
 800f622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f624:	3304      	adds	r3, #4
 800f626:	4619      	mov	r1, r3
 800f628:	4610      	mov	r0, r2
 800f62a:	f7fd faee 	bl	800cc0a <vListInsertEnd>
 800f62e:	e005      	b.n	800f63c <vTaskNotifyGiveFromISR+0xe0>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800f630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f632:	3318      	adds	r3, #24
 800f634:	4619      	mov	r1, r3
 800f636:	4811      	ldr	r0, [pc, #68]	@ (800f67c <vTaskNotifyGiveFromISR+0x120>)
 800f638:	f7fd fae7 	bl	800cc0a <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800f63c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f63e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f640:	4b0f      	ldr	r3, [pc, #60]	@ (800f680 <vTaskNotifyGiveFromISR+0x124>)
 800f642:	681b      	ldr	r3, [r3, #0]
 800f644:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f646:	429a      	cmp	r2, r3
 800f648:	d908      	bls.n	800f65c <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800f64a:	683b      	ldr	r3, [r7, #0]
 800f64c:	2b00      	cmp	r3, #0
 800f64e:	d002      	beq.n	800f656 <vTaskNotifyGiveFromISR+0xfa>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800f650:	683b      	ldr	r3, [r7, #0]
 800f652:	2201      	movs	r2, #1
 800f654:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800f656:	4b0b      	ldr	r3, [pc, #44]	@ (800f684 <vTaskNotifyGiveFromISR+0x128>)
 800f658:	2201      	movs	r2, #1
 800f65a:	601a      	str	r2, [r3, #0]
 800f65c:	6a3b      	ldr	r3, [r7, #32]
 800f65e:	60bb      	str	r3, [r7, #8]
	__asm volatile
 800f660:	68bb      	ldr	r3, [r7, #8]
 800f662:	f383 8811 	msr	BASEPRI, r3
}
 800f666:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 800f668:	bf00      	nop
 800f66a:	3728      	adds	r7, #40	@ 0x28
 800f66c:	46bd      	mov	sp, r7
 800f66e:	bd80      	pop	{r7, pc}
 800f670:	200025a0 	.word	0x200025a0
 800f674:	20002580 	.word	0x20002580
 800f678:	200020a8 	.word	0x200020a8
 800f67c:	20002538 	.word	0x20002538
 800f680:	200020a4 	.word	0x200020a4
 800f684:	2000258c 	.word	0x2000258c

0800f688 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800f688:	b580      	push	{r7, lr}
 800f68a:	b084      	sub	sp, #16
 800f68c:	af00      	add	r7, sp, #0
 800f68e:	6078      	str	r0, [r7, #4]
 800f690:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800f692:	4b21      	ldr	r3, [pc, #132]	@ (800f718 <prvAddCurrentTaskToDelayedList+0x90>)
 800f694:	681b      	ldr	r3, [r3, #0]
 800f696:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f698:	4b20      	ldr	r3, [pc, #128]	@ (800f71c <prvAddCurrentTaskToDelayedList+0x94>)
 800f69a:	681b      	ldr	r3, [r3, #0]
 800f69c:	3304      	adds	r3, #4
 800f69e:	4618      	mov	r0, r3
 800f6a0:	f7fd fb10 	bl	800ccc4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800f6a4:	687b      	ldr	r3, [r7, #4]
 800f6a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f6aa:	d10a      	bne.n	800f6c2 <prvAddCurrentTaskToDelayedList+0x3a>
 800f6ac:	683b      	ldr	r3, [r7, #0]
 800f6ae:	2b00      	cmp	r3, #0
 800f6b0:	d007      	beq.n	800f6c2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f6b2:	4b1a      	ldr	r3, [pc, #104]	@ (800f71c <prvAddCurrentTaskToDelayedList+0x94>)
 800f6b4:	681b      	ldr	r3, [r3, #0]
 800f6b6:	3304      	adds	r3, #4
 800f6b8:	4619      	mov	r1, r3
 800f6ba:	4819      	ldr	r0, [pc, #100]	@ (800f720 <prvAddCurrentTaskToDelayedList+0x98>)
 800f6bc:	f7fd faa5 	bl	800cc0a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800f6c0:	e026      	b.n	800f710 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800f6c2:	68fa      	ldr	r2, [r7, #12]
 800f6c4:	687b      	ldr	r3, [r7, #4]
 800f6c6:	4413      	add	r3, r2
 800f6c8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800f6ca:	4b14      	ldr	r3, [pc, #80]	@ (800f71c <prvAddCurrentTaskToDelayedList+0x94>)
 800f6cc:	681b      	ldr	r3, [r3, #0]
 800f6ce:	68ba      	ldr	r2, [r7, #8]
 800f6d0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800f6d2:	68ba      	ldr	r2, [r7, #8]
 800f6d4:	68fb      	ldr	r3, [r7, #12]
 800f6d6:	429a      	cmp	r2, r3
 800f6d8:	d209      	bcs.n	800f6ee <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f6da:	4b12      	ldr	r3, [pc, #72]	@ (800f724 <prvAddCurrentTaskToDelayedList+0x9c>)
 800f6dc:	681a      	ldr	r2, [r3, #0]
 800f6de:	4b0f      	ldr	r3, [pc, #60]	@ (800f71c <prvAddCurrentTaskToDelayedList+0x94>)
 800f6e0:	681b      	ldr	r3, [r3, #0]
 800f6e2:	3304      	adds	r3, #4
 800f6e4:	4619      	mov	r1, r3
 800f6e6:	4610      	mov	r0, r2
 800f6e8:	f7fd fab3 	bl	800cc52 <vListInsert>
}
 800f6ec:	e010      	b.n	800f710 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f6ee:	4b0e      	ldr	r3, [pc, #56]	@ (800f728 <prvAddCurrentTaskToDelayedList+0xa0>)
 800f6f0:	681a      	ldr	r2, [r3, #0]
 800f6f2:	4b0a      	ldr	r3, [pc, #40]	@ (800f71c <prvAddCurrentTaskToDelayedList+0x94>)
 800f6f4:	681b      	ldr	r3, [r3, #0]
 800f6f6:	3304      	adds	r3, #4
 800f6f8:	4619      	mov	r1, r3
 800f6fa:	4610      	mov	r0, r2
 800f6fc:	f7fd faa9 	bl	800cc52 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800f700:	4b0a      	ldr	r3, [pc, #40]	@ (800f72c <prvAddCurrentTaskToDelayedList+0xa4>)
 800f702:	681b      	ldr	r3, [r3, #0]
 800f704:	68ba      	ldr	r2, [r7, #8]
 800f706:	429a      	cmp	r2, r3
 800f708:	d202      	bcs.n	800f710 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800f70a:	4a08      	ldr	r2, [pc, #32]	@ (800f72c <prvAddCurrentTaskToDelayedList+0xa4>)
 800f70c:	68bb      	ldr	r3, [r7, #8]
 800f70e:	6013      	str	r3, [r2, #0]
}
 800f710:	bf00      	nop
 800f712:	3710      	adds	r7, #16
 800f714:	46bd      	mov	sp, r7
 800f716:	bd80      	pop	{r7, pc}
 800f718:	2000257c 	.word	0x2000257c
 800f71c:	200020a4 	.word	0x200020a4
 800f720:	20002564 	.word	0x20002564
 800f724:	20002534 	.word	0x20002534
 800f728:	20002530 	.word	0x20002530
 800f72c:	20002598 	.word	0x20002598

0800f730 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800f730:	b580      	push	{r7, lr}
 800f732:	b08a      	sub	sp, #40	@ 0x28
 800f734:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800f736:	2300      	movs	r3, #0
 800f738:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800f73a:	f000 fb13 	bl	800fd64 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800f73e:	4b1d      	ldr	r3, [pc, #116]	@ (800f7b4 <xTimerCreateTimerTask+0x84>)
 800f740:	681b      	ldr	r3, [r3, #0]
 800f742:	2b00      	cmp	r3, #0
 800f744:	d021      	beq.n	800f78a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800f746:	2300      	movs	r3, #0
 800f748:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800f74a:	2300      	movs	r3, #0
 800f74c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800f74e:	1d3a      	adds	r2, r7, #4
 800f750:	f107 0108 	add.w	r1, r7, #8
 800f754:	f107 030c 	add.w	r3, r7, #12
 800f758:	4618      	mov	r0, r3
 800f75a:	f7fd f819 	bl	800c790 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800f75e:	6879      	ldr	r1, [r7, #4]
 800f760:	68bb      	ldr	r3, [r7, #8]
 800f762:	68fa      	ldr	r2, [r7, #12]
 800f764:	9202      	str	r2, [sp, #8]
 800f766:	9301      	str	r3, [sp, #4]
 800f768:	2302      	movs	r3, #2
 800f76a:	9300      	str	r3, [sp, #0]
 800f76c:	2300      	movs	r3, #0
 800f76e:	460a      	mov	r2, r1
 800f770:	4911      	ldr	r1, [pc, #68]	@ (800f7b8 <xTimerCreateTimerTask+0x88>)
 800f772:	4812      	ldr	r0, [pc, #72]	@ (800f7bc <xTimerCreateTimerTask+0x8c>)
 800f774:	f7fe fbb4 	bl	800dee0 <xTaskCreateStatic>
 800f778:	4603      	mov	r3, r0
 800f77a:	4a11      	ldr	r2, [pc, #68]	@ (800f7c0 <xTimerCreateTimerTask+0x90>)
 800f77c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800f77e:	4b10      	ldr	r3, [pc, #64]	@ (800f7c0 <xTimerCreateTimerTask+0x90>)
 800f780:	681b      	ldr	r3, [r3, #0]
 800f782:	2b00      	cmp	r3, #0
 800f784:	d001      	beq.n	800f78a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800f786:	2301      	movs	r3, #1
 800f788:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800f78a:	697b      	ldr	r3, [r7, #20]
 800f78c:	2b00      	cmp	r3, #0
 800f78e:	d10b      	bne.n	800f7a8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800f790:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f794:	f383 8811 	msr	BASEPRI, r3
 800f798:	f3bf 8f6f 	isb	sy
 800f79c:	f3bf 8f4f 	dsb	sy
 800f7a0:	613b      	str	r3, [r7, #16]
}
 800f7a2:	bf00      	nop
 800f7a4:	bf00      	nop
 800f7a6:	e7fd      	b.n	800f7a4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800f7a8:	697b      	ldr	r3, [r7, #20]
}
 800f7aa:	4618      	mov	r0, r3
 800f7ac:	3718      	adds	r7, #24
 800f7ae:	46bd      	mov	sp, r7
 800f7b0:	bd80      	pop	{r7, pc}
 800f7b2:	bf00      	nop
 800f7b4:	200025d4 	.word	0x200025d4
 800f7b8:	08011b74 	.word	0x08011b74
 800f7bc:	0800f8fd 	.word	0x0800f8fd
 800f7c0:	200025d8 	.word	0x200025d8

0800f7c4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800f7c4:	b580      	push	{r7, lr}
 800f7c6:	b08a      	sub	sp, #40	@ 0x28
 800f7c8:	af00      	add	r7, sp, #0
 800f7ca:	60f8      	str	r0, [r7, #12]
 800f7cc:	60b9      	str	r1, [r7, #8]
 800f7ce:	607a      	str	r2, [r7, #4]
 800f7d0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800f7d2:	2300      	movs	r3, #0
 800f7d4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800f7d6:	68fb      	ldr	r3, [r7, #12]
 800f7d8:	2b00      	cmp	r3, #0
 800f7da:	d10b      	bne.n	800f7f4 <xTimerGenericCommand+0x30>
	__asm volatile
 800f7dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f7e0:	f383 8811 	msr	BASEPRI, r3
 800f7e4:	f3bf 8f6f 	isb	sy
 800f7e8:	f3bf 8f4f 	dsb	sy
 800f7ec:	623b      	str	r3, [r7, #32]
}
 800f7ee:	bf00      	nop
 800f7f0:	bf00      	nop
 800f7f2:	e7fd      	b.n	800f7f0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800f7f4:	4b19      	ldr	r3, [pc, #100]	@ (800f85c <xTimerGenericCommand+0x98>)
 800f7f6:	681b      	ldr	r3, [r3, #0]
 800f7f8:	2b00      	cmp	r3, #0
 800f7fa:	d02a      	beq.n	800f852 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800f7fc:	68bb      	ldr	r3, [r7, #8]
 800f7fe:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800f804:	68fb      	ldr	r3, [r7, #12]
 800f806:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800f808:	68bb      	ldr	r3, [r7, #8]
 800f80a:	2b05      	cmp	r3, #5
 800f80c:	dc18      	bgt.n	800f840 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800f80e:	f7ff faf7 	bl	800ee00 <xTaskGetSchedulerState>
 800f812:	4603      	mov	r3, r0
 800f814:	2b02      	cmp	r3, #2
 800f816:	d109      	bne.n	800f82c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800f818:	4b10      	ldr	r3, [pc, #64]	@ (800f85c <xTimerGenericCommand+0x98>)
 800f81a:	6818      	ldr	r0, [r3, #0]
 800f81c:	f107 0110 	add.w	r1, r7, #16
 800f820:	2300      	movs	r3, #0
 800f822:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f824:	f7fd fce4 	bl	800d1f0 <xQueueGenericSend>
 800f828:	6278      	str	r0, [r7, #36]	@ 0x24
 800f82a:	e012      	b.n	800f852 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800f82c:	4b0b      	ldr	r3, [pc, #44]	@ (800f85c <xTimerGenericCommand+0x98>)
 800f82e:	6818      	ldr	r0, [r3, #0]
 800f830:	f107 0110 	add.w	r1, r7, #16
 800f834:	2300      	movs	r3, #0
 800f836:	2200      	movs	r2, #0
 800f838:	f7fd fcda 	bl	800d1f0 <xQueueGenericSend>
 800f83c:	6278      	str	r0, [r7, #36]	@ 0x24
 800f83e:	e008      	b.n	800f852 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800f840:	4b06      	ldr	r3, [pc, #24]	@ (800f85c <xTimerGenericCommand+0x98>)
 800f842:	6818      	ldr	r0, [r3, #0]
 800f844:	f107 0110 	add.w	r1, r7, #16
 800f848:	2300      	movs	r3, #0
 800f84a:	683a      	ldr	r2, [r7, #0]
 800f84c:	f7fd fdd2 	bl	800d3f4 <xQueueGenericSendFromISR>
 800f850:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800f852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800f854:	4618      	mov	r0, r3
 800f856:	3728      	adds	r7, #40	@ 0x28
 800f858:	46bd      	mov	sp, r7
 800f85a:	bd80      	pop	{r7, pc}
 800f85c:	200025d4 	.word	0x200025d4

0800f860 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800f860:	b580      	push	{r7, lr}
 800f862:	b088      	sub	sp, #32
 800f864:	af02      	add	r7, sp, #8
 800f866:	6078      	str	r0, [r7, #4]
 800f868:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f86a:	4b23      	ldr	r3, [pc, #140]	@ (800f8f8 <prvProcessExpiredTimer+0x98>)
 800f86c:	681b      	ldr	r3, [r3, #0]
 800f86e:	68db      	ldr	r3, [r3, #12]
 800f870:	68db      	ldr	r3, [r3, #12]
 800f872:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f874:	697b      	ldr	r3, [r7, #20]
 800f876:	3304      	adds	r3, #4
 800f878:	4618      	mov	r0, r3
 800f87a:	f7fd fa23 	bl	800ccc4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f87e:	697b      	ldr	r3, [r7, #20]
 800f880:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f884:	f003 0304 	and.w	r3, r3, #4
 800f888:	2b00      	cmp	r3, #0
 800f88a:	d023      	beq.n	800f8d4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800f88c:	697b      	ldr	r3, [r7, #20]
 800f88e:	699a      	ldr	r2, [r3, #24]
 800f890:	687b      	ldr	r3, [r7, #4]
 800f892:	18d1      	adds	r1, r2, r3
 800f894:	687b      	ldr	r3, [r7, #4]
 800f896:	683a      	ldr	r2, [r7, #0]
 800f898:	6978      	ldr	r0, [r7, #20]
 800f89a:	f000 f8d5 	bl	800fa48 <prvInsertTimerInActiveList>
 800f89e:	4603      	mov	r3, r0
 800f8a0:	2b00      	cmp	r3, #0
 800f8a2:	d020      	beq.n	800f8e6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f8a4:	2300      	movs	r3, #0
 800f8a6:	9300      	str	r3, [sp, #0]
 800f8a8:	2300      	movs	r3, #0
 800f8aa:	687a      	ldr	r2, [r7, #4]
 800f8ac:	2100      	movs	r1, #0
 800f8ae:	6978      	ldr	r0, [r7, #20]
 800f8b0:	f7ff ff88 	bl	800f7c4 <xTimerGenericCommand>
 800f8b4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800f8b6:	693b      	ldr	r3, [r7, #16]
 800f8b8:	2b00      	cmp	r3, #0
 800f8ba:	d114      	bne.n	800f8e6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800f8bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f8c0:	f383 8811 	msr	BASEPRI, r3
 800f8c4:	f3bf 8f6f 	isb	sy
 800f8c8:	f3bf 8f4f 	dsb	sy
 800f8cc:	60fb      	str	r3, [r7, #12]
}
 800f8ce:	bf00      	nop
 800f8d0:	bf00      	nop
 800f8d2:	e7fd      	b.n	800f8d0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f8d4:	697b      	ldr	r3, [r7, #20]
 800f8d6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f8da:	f023 0301 	bic.w	r3, r3, #1
 800f8de:	b2da      	uxtb	r2, r3
 800f8e0:	697b      	ldr	r3, [r7, #20]
 800f8e2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f8e6:	697b      	ldr	r3, [r7, #20]
 800f8e8:	6a1b      	ldr	r3, [r3, #32]
 800f8ea:	6978      	ldr	r0, [r7, #20]
 800f8ec:	4798      	blx	r3
}
 800f8ee:	bf00      	nop
 800f8f0:	3718      	adds	r7, #24
 800f8f2:	46bd      	mov	sp, r7
 800f8f4:	bd80      	pop	{r7, pc}
 800f8f6:	bf00      	nop
 800f8f8:	200025cc 	.word	0x200025cc

0800f8fc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800f8fc:	b580      	push	{r7, lr}
 800f8fe:	b084      	sub	sp, #16
 800f900:	af00      	add	r7, sp, #0
 800f902:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f904:	f107 0308 	add.w	r3, r7, #8
 800f908:	4618      	mov	r0, r3
 800f90a:	f000 f859 	bl	800f9c0 <prvGetNextExpireTime>
 800f90e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800f910:	68bb      	ldr	r3, [r7, #8]
 800f912:	4619      	mov	r1, r3
 800f914:	68f8      	ldr	r0, [r7, #12]
 800f916:	f000 f805 	bl	800f924 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800f91a:	f000 f8d7 	bl	800facc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f91e:	bf00      	nop
 800f920:	e7f0      	b.n	800f904 <prvTimerTask+0x8>
	...

0800f924 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800f924:	b580      	push	{r7, lr}
 800f926:	b084      	sub	sp, #16
 800f928:	af00      	add	r7, sp, #0
 800f92a:	6078      	str	r0, [r7, #4]
 800f92c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800f92e:	f7fe fdaf 	bl	800e490 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f932:	f107 0308 	add.w	r3, r7, #8
 800f936:	4618      	mov	r0, r3
 800f938:	f000 f866 	bl	800fa08 <prvSampleTimeNow>
 800f93c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800f93e:	68bb      	ldr	r3, [r7, #8]
 800f940:	2b00      	cmp	r3, #0
 800f942:	d130      	bne.n	800f9a6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800f944:	683b      	ldr	r3, [r7, #0]
 800f946:	2b00      	cmp	r3, #0
 800f948:	d10a      	bne.n	800f960 <prvProcessTimerOrBlockTask+0x3c>
 800f94a:	687a      	ldr	r2, [r7, #4]
 800f94c:	68fb      	ldr	r3, [r7, #12]
 800f94e:	429a      	cmp	r2, r3
 800f950:	d806      	bhi.n	800f960 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800f952:	f7fe fdab 	bl	800e4ac <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800f956:	68f9      	ldr	r1, [r7, #12]
 800f958:	6878      	ldr	r0, [r7, #4]
 800f95a:	f7ff ff81 	bl	800f860 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800f95e:	e024      	b.n	800f9aa <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800f960:	683b      	ldr	r3, [r7, #0]
 800f962:	2b00      	cmp	r3, #0
 800f964:	d008      	beq.n	800f978 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800f966:	4b13      	ldr	r3, [pc, #76]	@ (800f9b4 <prvProcessTimerOrBlockTask+0x90>)
 800f968:	681b      	ldr	r3, [r3, #0]
 800f96a:	681b      	ldr	r3, [r3, #0]
 800f96c:	2b00      	cmp	r3, #0
 800f96e:	d101      	bne.n	800f974 <prvProcessTimerOrBlockTask+0x50>
 800f970:	2301      	movs	r3, #1
 800f972:	e000      	b.n	800f976 <prvProcessTimerOrBlockTask+0x52>
 800f974:	2300      	movs	r3, #0
 800f976:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800f978:	4b0f      	ldr	r3, [pc, #60]	@ (800f9b8 <prvProcessTimerOrBlockTask+0x94>)
 800f97a:	6818      	ldr	r0, [r3, #0]
 800f97c:	687a      	ldr	r2, [r7, #4]
 800f97e:	68fb      	ldr	r3, [r7, #12]
 800f980:	1ad3      	subs	r3, r2, r3
 800f982:	683a      	ldr	r2, [r7, #0]
 800f984:	4619      	mov	r1, r3
 800f986:	f7fe fa77 	bl	800de78 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800f98a:	f7fe fd8f 	bl	800e4ac <xTaskResumeAll>
 800f98e:	4603      	mov	r3, r0
 800f990:	2b00      	cmp	r3, #0
 800f992:	d10a      	bne.n	800f9aa <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800f994:	4b09      	ldr	r3, [pc, #36]	@ (800f9bc <prvProcessTimerOrBlockTask+0x98>)
 800f996:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f99a:	601a      	str	r2, [r3, #0]
 800f99c:	f3bf 8f4f 	dsb	sy
 800f9a0:	f3bf 8f6f 	isb	sy
}
 800f9a4:	e001      	b.n	800f9aa <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800f9a6:	f7fe fd81 	bl	800e4ac <xTaskResumeAll>
}
 800f9aa:	bf00      	nop
 800f9ac:	3710      	adds	r7, #16
 800f9ae:	46bd      	mov	sp, r7
 800f9b0:	bd80      	pop	{r7, pc}
 800f9b2:	bf00      	nop
 800f9b4:	200025d0 	.word	0x200025d0
 800f9b8:	200025d4 	.word	0x200025d4
 800f9bc:	e000ed04 	.word	0xe000ed04

0800f9c0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800f9c0:	b480      	push	{r7}
 800f9c2:	b085      	sub	sp, #20
 800f9c4:	af00      	add	r7, sp, #0
 800f9c6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800f9c8:	4b0e      	ldr	r3, [pc, #56]	@ (800fa04 <prvGetNextExpireTime+0x44>)
 800f9ca:	681b      	ldr	r3, [r3, #0]
 800f9cc:	681b      	ldr	r3, [r3, #0]
 800f9ce:	2b00      	cmp	r3, #0
 800f9d0:	d101      	bne.n	800f9d6 <prvGetNextExpireTime+0x16>
 800f9d2:	2201      	movs	r2, #1
 800f9d4:	e000      	b.n	800f9d8 <prvGetNextExpireTime+0x18>
 800f9d6:	2200      	movs	r2, #0
 800f9d8:	687b      	ldr	r3, [r7, #4]
 800f9da:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800f9dc:	687b      	ldr	r3, [r7, #4]
 800f9de:	681b      	ldr	r3, [r3, #0]
 800f9e0:	2b00      	cmp	r3, #0
 800f9e2:	d105      	bne.n	800f9f0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f9e4:	4b07      	ldr	r3, [pc, #28]	@ (800fa04 <prvGetNextExpireTime+0x44>)
 800f9e6:	681b      	ldr	r3, [r3, #0]
 800f9e8:	68db      	ldr	r3, [r3, #12]
 800f9ea:	681b      	ldr	r3, [r3, #0]
 800f9ec:	60fb      	str	r3, [r7, #12]
 800f9ee:	e001      	b.n	800f9f4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800f9f0:	2300      	movs	r3, #0
 800f9f2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800f9f4:	68fb      	ldr	r3, [r7, #12]
}
 800f9f6:	4618      	mov	r0, r3
 800f9f8:	3714      	adds	r7, #20
 800f9fa:	46bd      	mov	sp, r7
 800f9fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa00:	4770      	bx	lr
 800fa02:	bf00      	nop
 800fa04:	200025cc 	.word	0x200025cc

0800fa08 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800fa08:	b580      	push	{r7, lr}
 800fa0a:	b084      	sub	sp, #16
 800fa0c:	af00      	add	r7, sp, #0
 800fa0e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800fa10:	f7fe fdea 	bl	800e5e8 <xTaskGetTickCount>
 800fa14:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800fa16:	4b0b      	ldr	r3, [pc, #44]	@ (800fa44 <prvSampleTimeNow+0x3c>)
 800fa18:	681b      	ldr	r3, [r3, #0]
 800fa1a:	68fa      	ldr	r2, [r7, #12]
 800fa1c:	429a      	cmp	r2, r3
 800fa1e:	d205      	bcs.n	800fa2c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800fa20:	f000 f93a 	bl	800fc98 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	2201      	movs	r2, #1
 800fa28:	601a      	str	r2, [r3, #0]
 800fa2a:	e002      	b.n	800fa32 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800fa2c:	687b      	ldr	r3, [r7, #4]
 800fa2e:	2200      	movs	r2, #0
 800fa30:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800fa32:	4a04      	ldr	r2, [pc, #16]	@ (800fa44 <prvSampleTimeNow+0x3c>)
 800fa34:	68fb      	ldr	r3, [r7, #12]
 800fa36:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800fa38:	68fb      	ldr	r3, [r7, #12]
}
 800fa3a:	4618      	mov	r0, r3
 800fa3c:	3710      	adds	r7, #16
 800fa3e:	46bd      	mov	sp, r7
 800fa40:	bd80      	pop	{r7, pc}
 800fa42:	bf00      	nop
 800fa44:	200025dc 	.word	0x200025dc

0800fa48 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800fa48:	b580      	push	{r7, lr}
 800fa4a:	b086      	sub	sp, #24
 800fa4c:	af00      	add	r7, sp, #0
 800fa4e:	60f8      	str	r0, [r7, #12]
 800fa50:	60b9      	str	r1, [r7, #8]
 800fa52:	607a      	str	r2, [r7, #4]
 800fa54:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800fa56:	2300      	movs	r3, #0
 800fa58:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800fa5a:	68fb      	ldr	r3, [r7, #12]
 800fa5c:	68ba      	ldr	r2, [r7, #8]
 800fa5e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800fa60:	68fb      	ldr	r3, [r7, #12]
 800fa62:	68fa      	ldr	r2, [r7, #12]
 800fa64:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800fa66:	68ba      	ldr	r2, [r7, #8]
 800fa68:	687b      	ldr	r3, [r7, #4]
 800fa6a:	429a      	cmp	r2, r3
 800fa6c:	d812      	bhi.n	800fa94 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fa6e:	687a      	ldr	r2, [r7, #4]
 800fa70:	683b      	ldr	r3, [r7, #0]
 800fa72:	1ad2      	subs	r2, r2, r3
 800fa74:	68fb      	ldr	r3, [r7, #12]
 800fa76:	699b      	ldr	r3, [r3, #24]
 800fa78:	429a      	cmp	r2, r3
 800fa7a:	d302      	bcc.n	800fa82 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800fa7c:	2301      	movs	r3, #1
 800fa7e:	617b      	str	r3, [r7, #20]
 800fa80:	e01b      	b.n	800faba <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800fa82:	4b10      	ldr	r3, [pc, #64]	@ (800fac4 <prvInsertTimerInActiveList+0x7c>)
 800fa84:	681a      	ldr	r2, [r3, #0]
 800fa86:	68fb      	ldr	r3, [r7, #12]
 800fa88:	3304      	adds	r3, #4
 800fa8a:	4619      	mov	r1, r3
 800fa8c:	4610      	mov	r0, r2
 800fa8e:	f7fd f8e0 	bl	800cc52 <vListInsert>
 800fa92:	e012      	b.n	800faba <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800fa94:	687a      	ldr	r2, [r7, #4]
 800fa96:	683b      	ldr	r3, [r7, #0]
 800fa98:	429a      	cmp	r2, r3
 800fa9a:	d206      	bcs.n	800faaa <prvInsertTimerInActiveList+0x62>
 800fa9c:	68ba      	ldr	r2, [r7, #8]
 800fa9e:	683b      	ldr	r3, [r7, #0]
 800faa0:	429a      	cmp	r2, r3
 800faa2:	d302      	bcc.n	800faaa <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800faa4:	2301      	movs	r3, #1
 800faa6:	617b      	str	r3, [r7, #20]
 800faa8:	e007      	b.n	800faba <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800faaa:	4b07      	ldr	r3, [pc, #28]	@ (800fac8 <prvInsertTimerInActiveList+0x80>)
 800faac:	681a      	ldr	r2, [r3, #0]
 800faae:	68fb      	ldr	r3, [r7, #12]
 800fab0:	3304      	adds	r3, #4
 800fab2:	4619      	mov	r1, r3
 800fab4:	4610      	mov	r0, r2
 800fab6:	f7fd f8cc 	bl	800cc52 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800faba:	697b      	ldr	r3, [r7, #20]
}
 800fabc:	4618      	mov	r0, r3
 800fabe:	3718      	adds	r7, #24
 800fac0:	46bd      	mov	sp, r7
 800fac2:	bd80      	pop	{r7, pc}
 800fac4:	200025d0 	.word	0x200025d0
 800fac8:	200025cc 	.word	0x200025cc

0800facc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800facc:	b580      	push	{r7, lr}
 800face:	b08e      	sub	sp, #56	@ 0x38
 800fad0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800fad2:	e0ce      	b.n	800fc72 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800fad4:	687b      	ldr	r3, [r7, #4]
 800fad6:	2b00      	cmp	r3, #0
 800fad8:	da19      	bge.n	800fb0e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800fada:	1d3b      	adds	r3, r7, #4
 800fadc:	3304      	adds	r3, #4
 800fade:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800fae0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fae2:	2b00      	cmp	r3, #0
 800fae4:	d10b      	bne.n	800fafe <prvProcessReceivedCommands+0x32>
	__asm volatile
 800fae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800faea:	f383 8811 	msr	BASEPRI, r3
 800faee:	f3bf 8f6f 	isb	sy
 800faf2:	f3bf 8f4f 	dsb	sy
 800faf6:	61fb      	str	r3, [r7, #28]
}
 800faf8:	bf00      	nop
 800fafa:	bf00      	nop
 800fafc:	e7fd      	b.n	800fafa <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800fafe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb00:	681b      	ldr	r3, [r3, #0]
 800fb02:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fb04:	6850      	ldr	r0, [r2, #4]
 800fb06:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fb08:	6892      	ldr	r2, [r2, #8]
 800fb0a:	4611      	mov	r1, r2
 800fb0c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800fb0e:	687b      	ldr	r3, [r7, #4]
 800fb10:	2b00      	cmp	r3, #0
 800fb12:	f2c0 80ae 	blt.w	800fc72 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800fb16:	68fb      	ldr	r3, [r7, #12]
 800fb18:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800fb1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fb1c:	695b      	ldr	r3, [r3, #20]
 800fb1e:	2b00      	cmp	r3, #0
 800fb20:	d004      	beq.n	800fb2c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800fb22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fb24:	3304      	adds	r3, #4
 800fb26:	4618      	mov	r0, r3
 800fb28:	f7fd f8cc 	bl	800ccc4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800fb2c:	463b      	mov	r3, r7
 800fb2e:	4618      	mov	r0, r3
 800fb30:	f7ff ff6a 	bl	800fa08 <prvSampleTimeNow>
 800fb34:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800fb36:	687b      	ldr	r3, [r7, #4]
 800fb38:	2b09      	cmp	r3, #9
 800fb3a:	f200 8097 	bhi.w	800fc6c <prvProcessReceivedCommands+0x1a0>
 800fb3e:	a201      	add	r2, pc, #4	@ (adr r2, 800fb44 <prvProcessReceivedCommands+0x78>)
 800fb40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fb44:	0800fb6d 	.word	0x0800fb6d
 800fb48:	0800fb6d 	.word	0x0800fb6d
 800fb4c:	0800fb6d 	.word	0x0800fb6d
 800fb50:	0800fbe3 	.word	0x0800fbe3
 800fb54:	0800fbf7 	.word	0x0800fbf7
 800fb58:	0800fc43 	.word	0x0800fc43
 800fb5c:	0800fb6d 	.word	0x0800fb6d
 800fb60:	0800fb6d 	.word	0x0800fb6d
 800fb64:	0800fbe3 	.word	0x0800fbe3
 800fb68:	0800fbf7 	.word	0x0800fbf7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800fb6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fb6e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800fb72:	f043 0301 	orr.w	r3, r3, #1
 800fb76:	b2da      	uxtb	r2, r3
 800fb78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fb7a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800fb7e:	68ba      	ldr	r2, [r7, #8]
 800fb80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fb82:	699b      	ldr	r3, [r3, #24]
 800fb84:	18d1      	adds	r1, r2, r3
 800fb86:	68bb      	ldr	r3, [r7, #8]
 800fb88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fb8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fb8c:	f7ff ff5c 	bl	800fa48 <prvInsertTimerInActiveList>
 800fb90:	4603      	mov	r3, r0
 800fb92:	2b00      	cmp	r3, #0
 800fb94:	d06c      	beq.n	800fc70 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800fb96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fb98:	6a1b      	ldr	r3, [r3, #32]
 800fb9a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fb9c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800fb9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fba0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800fba4:	f003 0304 	and.w	r3, r3, #4
 800fba8:	2b00      	cmp	r3, #0
 800fbaa:	d061      	beq.n	800fc70 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800fbac:	68ba      	ldr	r2, [r7, #8]
 800fbae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbb0:	699b      	ldr	r3, [r3, #24]
 800fbb2:	441a      	add	r2, r3
 800fbb4:	2300      	movs	r3, #0
 800fbb6:	9300      	str	r3, [sp, #0]
 800fbb8:	2300      	movs	r3, #0
 800fbba:	2100      	movs	r1, #0
 800fbbc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fbbe:	f7ff fe01 	bl	800f7c4 <xTimerGenericCommand>
 800fbc2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800fbc4:	6a3b      	ldr	r3, [r7, #32]
 800fbc6:	2b00      	cmp	r3, #0
 800fbc8:	d152      	bne.n	800fc70 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800fbca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fbce:	f383 8811 	msr	BASEPRI, r3
 800fbd2:	f3bf 8f6f 	isb	sy
 800fbd6:	f3bf 8f4f 	dsb	sy
 800fbda:	61bb      	str	r3, [r7, #24]
}
 800fbdc:	bf00      	nop
 800fbde:	bf00      	nop
 800fbe0:	e7fd      	b.n	800fbde <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800fbe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbe4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800fbe8:	f023 0301 	bic.w	r3, r3, #1
 800fbec:	b2da      	uxtb	r2, r3
 800fbee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbf0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800fbf4:	e03d      	b.n	800fc72 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800fbf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbf8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800fbfc:	f043 0301 	orr.w	r3, r3, #1
 800fc00:	b2da      	uxtb	r2, r3
 800fc02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc04:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800fc08:	68ba      	ldr	r2, [r7, #8]
 800fc0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc0c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800fc0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc10:	699b      	ldr	r3, [r3, #24]
 800fc12:	2b00      	cmp	r3, #0
 800fc14:	d10b      	bne.n	800fc2e <prvProcessReceivedCommands+0x162>
	__asm volatile
 800fc16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc1a:	f383 8811 	msr	BASEPRI, r3
 800fc1e:	f3bf 8f6f 	isb	sy
 800fc22:	f3bf 8f4f 	dsb	sy
 800fc26:	617b      	str	r3, [r7, #20]
}
 800fc28:	bf00      	nop
 800fc2a:	bf00      	nop
 800fc2c:	e7fd      	b.n	800fc2a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800fc2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc30:	699a      	ldr	r2, [r3, #24]
 800fc32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc34:	18d1      	adds	r1, r2, r3
 800fc36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fc3a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fc3c:	f7ff ff04 	bl	800fa48 <prvInsertTimerInActiveList>
					break;
 800fc40:	e017      	b.n	800fc72 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800fc42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc44:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800fc48:	f003 0302 	and.w	r3, r3, #2
 800fc4c:	2b00      	cmp	r3, #0
 800fc4e:	d103      	bne.n	800fc58 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800fc50:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fc52:	f000 fc09 	bl	8010468 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800fc56:	e00c      	b.n	800fc72 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800fc58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc5a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800fc5e:	f023 0301 	bic.w	r3, r3, #1
 800fc62:	b2da      	uxtb	r2, r3
 800fc64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc66:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800fc6a:	e002      	b.n	800fc72 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800fc6c:	bf00      	nop
 800fc6e:	e000      	b.n	800fc72 <prvProcessReceivedCommands+0x1a6>
					break;
 800fc70:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800fc72:	4b08      	ldr	r3, [pc, #32]	@ (800fc94 <prvProcessReceivedCommands+0x1c8>)
 800fc74:	681b      	ldr	r3, [r3, #0]
 800fc76:	1d39      	adds	r1, r7, #4
 800fc78:	2200      	movs	r2, #0
 800fc7a:	4618      	mov	r0, r3
 800fc7c:	f7fd fce8 	bl	800d650 <xQueueReceive>
 800fc80:	4603      	mov	r3, r0
 800fc82:	2b00      	cmp	r3, #0
 800fc84:	f47f af26 	bne.w	800fad4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800fc88:	bf00      	nop
 800fc8a:	bf00      	nop
 800fc8c:	3730      	adds	r7, #48	@ 0x30
 800fc8e:	46bd      	mov	sp, r7
 800fc90:	bd80      	pop	{r7, pc}
 800fc92:	bf00      	nop
 800fc94:	200025d4 	.word	0x200025d4

0800fc98 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800fc98:	b580      	push	{r7, lr}
 800fc9a:	b088      	sub	sp, #32
 800fc9c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800fc9e:	e049      	b.n	800fd34 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800fca0:	4b2e      	ldr	r3, [pc, #184]	@ (800fd5c <prvSwitchTimerLists+0xc4>)
 800fca2:	681b      	ldr	r3, [r3, #0]
 800fca4:	68db      	ldr	r3, [r3, #12]
 800fca6:	681b      	ldr	r3, [r3, #0]
 800fca8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fcaa:	4b2c      	ldr	r3, [pc, #176]	@ (800fd5c <prvSwitchTimerLists+0xc4>)
 800fcac:	681b      	ldr	r3, [r3, #0]
 800fcae:	68db      	ldr	r3, [r3, #12]
 800fcb0:	68db      	ldr	r3, [r3, #12]
 800fcb2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800fcb4:	68fb      	ldr	r3, [r7, #12]
 800fcb6:	3304      	adds	r3, #4
 800fcb8:	4618      	mov	r0, r3
 800fcba:	f7fd f803 	bl	800ccc4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800fcbe:	68fb      	ldr	r3, [r7, #12]
 800fcc0:	6a1b      	ldr	r3, [r3, #32]
 800fcc2:	68f8      	ldr	r0, [r7, #12]
 800fcc4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800fcc6:	68fb      	ldr	r3, [r7, #12]
 800fcc8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800fccc:	f003 0304 	and.w	r3, r3, #4
 800fcd0:	2b00      	cmp	r3, #0
 800fcd2:	d02f      	beq.n	800fd34 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800fcd4:	68fb      	ldr	r3, [r7, #12]
 800fcd6:	699b      	ldr	r3, [r3, #24]
 800fcd8:	693a      	ldr	r2, [r7, #16]
 800fcda:	4413      	add	r3, r2
 800fcdc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800fcde:	68ba      	ldr	r2, [r7, #8]
 800fce0:	693b      	ldr	r3, [r7, #16]
 800fce2:	429a      	cmp	r2, r3
 800fce4:	d90e      	bls.n	800fd04 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800fce6:	68fb      	ldr	r3, [r7, #12]
 800fce8:	68ba      	ldr	r2, [r7, #8]
 800fcea:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800fcec:	68fb      	ldr	r3, [r7, #12]
 800fcee:	68fa      	ldr	r2, [r7, #12]
 800fcf0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800fcf2:	4b1a      	ldr	r3, [pc, #104]	@ (800fd5c <prvSwitchTimerLists+0xc4>)
 800fcf4:	681a      	ldr	r2, [r3, #0]
 800fcf6:	68fb      	ldr	r3, [r7, #12]
 800fcf8:	3304      	adds	r3, #4
 800fcfa:	4619      	mov	r1, r3
 800fcfc:	4610      	mov	r0, r2
 800fcfe:	f7fc ffa8 	bl	800cc52 <vListInsert>
 800fd02:	e017      	b.n	800fd34 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800fd04:	2300      	movs	r3, #0
 800fd06:	9300      	str	r3, [sp, #0]
 800fd08:	2300      	movs	r3, #0
 800fd0a:	693a      	ldr	r2, [r7, #16]
 800fd0c:	2100      	movs	r1, #0
 800fd0e:	68f8      	ldr	r0, [r7, #12]
 800fd10:	f7ff fd58 	bl	800f7c4 <xTimerGenericCommand>
 800fd14:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	2b00      	cmp	r3, #0
 800fd1a:	d10b      	bne.n	800fd34 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800fd1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd20:	f383 8811 	msr	BASEPRI, r3
 800fd24:	f3bf 8f6f 	isb	sy
 800fd28:	f3bf 8f4f 	dsb	sy
 800fd2c:	603b      	str	r3, [r7, #0]
}
 800fd2e:	bf00      	nop
 800fd30:	bf00      	nop
 800fd32:	e7fd      	b.n	800fd30 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800fd34:	4b09      	ldr	r3, [pc, #36]	@ (800fd5c <prvSwitchTimerLists+0xc4>)
 800fd36:	681b      	ldr	r3, [r3, #0]
 800fd38:	681b      	ldr	r3, [r3, #0]
 800fd3a:	2b00      	cmp	r3, #0
 800fd3c:	d1b0      	bne.n	800fca0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800fd3e:	4b07      	ldr	r3, [pc, #28]	@ (800fd5c <prvSwitchTimerLists+0xc4>)
 800fd40:	681b      	ldr	r3, [r3, #0]
 800fd42:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800fd44:	4b06      	ldr	r3, [pc, #24]	@ (800fd60 <prvSwitchTimerLists+0xc8>)
 800fd46:	681b      	ldr	r3, [r3, #0]
 800fd48:	4a04      	ldr	r2, [pc, #16]	@ (800fd5c <prvSwitchTimerLists+0xc4>)
 800fd4a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800fd4c:	4a04      	ldr	r2, [pc, #16]	@ (800fd60 <prvSwitchTimerLists+0xc8>)
 800fd4e:	697b      	ldr	r3, [r7, #20]
 800fd50:	6013      	str	r3, [r2, #0]
}
 800fd52:	bf00      	nop
 800fd54:	3718      	adds	r7, #24
 800fd56:	46bd      	mov	sp, r7
 800fd58:	bd80      	pop	{r7, pc}
 800fd5a:	bf00      	nop
 800fd5c:	200025cc 	.word	0x200025cc
 800fd60:	200025d0 	.word	0x200025d0

0800fd64 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800fd64:	b580      	push	{r7, lr}
 800fd66:	b082      	sub	sp, #8
 800fd68:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800fd6a:	f000 f98d 	bl	8010088 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800fd6e:	4b15      	ldr	r3, [pc, #84]	@ (800fdc4 <prvCheckForValidListAndQueue+0x60>)
 800fd70:	681b      	ldr	r3, [r3, #0]
 800fd72:	2b00      	cmp	r3, #0
 800fd74:	d120      	bne.n	800fdb8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800fd76:	4814      	ldr	r0, [pc, #80]	@ (800fdc8 <prvCheckForValidListAndQueue+0x64>)
 800fd78:	f7fc ff1a 	bl	800cbb0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800fd7c:	4813      	ldr	r0, [pc, #76]	@ (800fdcc <prvCheckForValidListAndQueue+0x68>)
 800fd7e:	f7fc ff17 	bl	800cbb0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800fd82:	4b13      	ldr	r3, [pc, #76]	@ (800fdd0 <prvCheckForValidListAndQueue+0x6c>)
 800fd84:	4a10      	ldr	r2, [pc, #64]	@ (800fdc8 <prvCheckForValidListAndQueue+0x64>)
 800fd86:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800fd88:	4b12      	ldr	r3, [pc, #72]	@ (800fdd4 <prvCheckForValidListAndQueue+0x70>)
 800fd8a:	4a10      	ldr	r2, [pc, #64]	@ (800fdcc <prvCheckForValidListAndQueue+0x68>)
 800fd8c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800fd8e:	2300      	movs	r3, #0
 800fd90:	9300      	str	r3, [sp, #0]
 800fd92:	4b11      	ldr	r3, [pc, #68]	@ (800fdd8 <prvCheckForValidListAndQueue+0x74>)
 800fd94:	4a11      	ldr	r2, [pc, #68]	@ (800fddc <prvCheckForValidListAndQueue+0x78>)
 800fd96:	2110      	movs	r1, #16
 800fd98:	200a      	movs	r0, #10
 800fd9a:	f7fd f827 	bl	800cdec <xQueueGenericCreateStatic>
 800fd9e:	4603      	mov	r3, r0
 800fda0:	4a08      	ldr	r2, [pc, #32]	@ (800fdc4 <prvCheckForValidListAndQueue+0x60>)
 800fda2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800fda4:	4b07      	ldr	r3, [pc, #28]	@ (800fdc4 <prvCheckForValidListAndQueue+0x60>)
 800fda6:	681b      	ldr	r3, [r3, #0]
 800fda8:	2b00      	cmp	r3, #0
 800fdaa:	d005      	beq.n	800fdb8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800fdac:	4b05      	ldr	r3, [pc, #20]	@ (800fdc4 <prvCheckForValidListAndQueue+0x60>)
 800fdae:	681b      	ldr	r3, [r3, #0]
 800fdb0:	490b      	ldr	r1, [pc, #44]	@ (800fde0 <prvCheckForValidListAndQueue+0x7c>)
 800fdb2:	4618      	mov	r0, r3
 800fdb4:	f7fe f80c 	bl	800ddd0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800fdb8:	f000 f998 	bl	80100ec <vPortExitCritical>
}
 800fdbc:	bf00      	nop
 800fdbe:	46bd      	mov	sp, r7
 800fdc0:	bd80      	pop	{r7, pc}
 800fdc2:	bf00      	nop
 800fdc4:	200025d4 	.word	0x200025d4
 800fdc8:	200025a4 	.word	0x200025a4
 800fdcc:	200025b8 	.word	0x200025b8
 800fdd0:	200025cc 	.word	0x200025cc
 800fdd4:	200025d0 	.word	0x200025d0
 800fdd8:	20002680 	.word	0x20002680
 800fddc:	200025e0 	.word	0x200025e0
 800fde0:	08011b7c 	.word	0x08011b7c

0800fde4 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800fde4:	b580      	push	{r7, lr}
 800fde6:	b08a      	sub	sp, #40	@ 0x28
 800fde8:	af00      	add	r7, sp, #0
 800fdea:	60f8      	str	r0, [r7, #12]
 800fdec:	60b9      	str	r1, [r7, #8]
 800fdee:	607a      	str	r2, [r7, #4]
 800fdf0:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 800fdf2:	f06f 0301 	mvn.w	r3, #1
 800fdf6:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 800fdf8:	68fb      	ldr	r3, [r7, #12]
 800fdfa:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 800fdfc:	68bb      	ldr	r3, [r7, #8]
 800fdfe:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 800fe00:	687b      	ldr	r3, [r7, #4]
 800fe02:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800fe04:	4b06      	ldr	r3, [pc, #24]	@ (800fe20 <xTimerPendFunctionCallFromISR+0x3c>)
 800fe06:	6818      	ldr	r0, [r3, #0]
 800fe08:	f107 0114 	add.w	r1, r7, #20
 800fe0c:	2300      	movs	r3, #0
 800fe0e:	683a      	ldr	r2, [r7, #0]
 800fe10:	f7fd faf0 	bl	800d3f4 <xQueueGenericSendFromISR>
 800fe14:	6278      	str	r0, [r7, #36]	@ 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 800fe16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800fe18:	4618      	mov	r0, r3
 800fe1a:	3728      	adds	r7, #40	@ 0x28
 800fe1c:	46bd      	mov	sp, r7
 800fe1e:	bd80      	pop	{r7, pc}
 800fe20:	200025d4 	.word	0x200025d4

0800fe24 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800fe24:	b480      	push	{r7}
 800fe26:	b085      	sub	sp, #20
 800fe28:	af00      	add	r7, sp, #0
 800fe2a:	60f8      	str	r0, [r7, #12]
 800fe2c:	60b9      	str	r1, [r7, #8]
 800fe2e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800fe30:	68fb      	ldr	r3, [r7, #12]
 800fe32:	3b04      	subs	r3, #4
 800fe34:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800fe36:	68fb      	ldr	r3, [r7, #12]
 800fe38:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800fe3c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800fe3e:	68fb      	ldr	r3, [r7, #12]
 800fe40:	3b04      	subs	r3, #4
 800fe42:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800fe44:	68bb      	ldr	r3, [r7, #8]
 800fe46:	f023 0201 	bic.w	r2, r3, #1
 800fe4a:	68fb      	ldr	r3, [r7, #12]
 800fe4c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800fe4e:	68fb      	ldr	r3, [r7, #12]
 800fe50:	3b04      	subs	r3, #4
 800fe52:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800fe54:	4a0c      	ldr	r2, [pc, #48]	@ (800fe88 <pxPortInitialiseStack+0x64>)
 800fe56:	68fb      	ldr	r3, [r7, #12]
 800fe58:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800fe5a:	68fb      	ldr	r3, [r7, #12]
 800fe5c:	3b14      	subs	r3, #20
 800fe5e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800fe60:	687a      	ldr	r2, [r7, #4]
 800fe62:	68fb      	ldr	r3, [r7, #12]
 800fe64:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800fe66:	68fb      	ldr	r3, [r7, #12]
 800fe68:	3b04      	subs	r3, #4
 800fe6a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800fe6c:	68fb      	ldr	r3, [r7, #12]
 800fe6e:	f06f 0202 	mvn.w	r2, #2
 800fe72:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800fe74:	68fb      	ldr	r3, [r7, #12]
 800fe76:	3b20      	subs	r3, #32
 800fe78:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800fe7a:	68fb      	ldr	r3, [r7, #12]
}
 800fe7c:	4618      	mov	r0, r3
 800fe7e:	3714      	adds	r7, #20
 800fe80:	46bd      	mov	sp, r7
 800fe82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe86:	4770      	bx	lr
 800fe88:	0800fe8d 	.word	0x0800fe8d

0800fe8c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800fe8c:	b480      	push	{r7}
 800fe8e:	b085      	sub	sp, #20
 800fe90:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800fe92:	2300      	movs	r3, #0
 800fe94:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800fe96:	4b13      	ldr	r3, [pc, #76]	@ (800fee4 <prvTaskExitError+0x58>)
 800fe98:	681b      	ldr	r3, [r3, #0]
 800fe9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fe9e:	d00b      	beq.n	800feb8 <prvTaskExitError+0x2c>
	__asm volatile
 800fea0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fea4:	f383 8811 	msr	BASEPRI, r3
 800fea8:	f3bf 8f6f 	isb	sy
 800feac:	f3bf 8f4f 	dsb	sy
 800feb0:	60fb      	str	r3, [r7, #12]
}
 800feb2:	bf00      	nop
 800feb4:	bf00      	nop
 800feb6:	e7fd      	b.n	800feb4 <prvTaskExitError+0x28>
	__asm volatile
 800feb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800febc:	f383 8811 	msr	BASEPRI, r3
 800fec0:	f3bf 8f6f 	isb	sy
 800fec4:	f3bf 8f4f 	dsb	sy
 800fec8:	60bb      	str	r3, [r7, #8]
}
 800feca:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800fecc:	bf00      	nop
 800fece:	687b      	ldr	r3, [r7, #4]
 800fed0:	2b00      	cmp	r3, #0
 800fed2:	d0fc      	beq.n	800fece <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800fed4:	bf00      	nop
 800fed6:	bf00      	nop
 800fed8:	3714      	adds	r7, #20
 800feda:	46bd      	mov	sp, r7
 800fedc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fee0:	4770      	bx	lr
 800fee2:	bf00      	nop
 800fee4:	20000014 	.word	0x20000014
	...

0800fef0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800fef0:	4b07      	ldr	r3, [pc, #28]	@ (800ff10 <pxCurrentTCBConst2>)
 800fef2:	6819      	ldr	r1, [r3, #0]
 800fef4:	6808      	ldr	r0, [r1, #0]
 800fef6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fefa:	f380 8809 	msr	PSP, r0
 800fefe:	f3bf 8f6f 	isb	sy
 800ff02:	f04f 0000 	mov.w	r0, #0
 800ff06:	f380 8811 	msr	BASEPRI, r0
 800ff0a:	4770      	bx	lr
 800ff0c:	f3af 8000 	nop.w

0800ff10 <pxCurrentTCBConst2>:
 800ff10:	200020a4 	.word	0x200020a4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ff14:	bf00      	nop
 800ff16:	bf00      	nop

0800ff18 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ff18:	4808      	ldr	r0, [pc, #32]	@ (800ff3c <prvPortStartFirstTask+0x24>)
 800ff1a:	6800      	ldr	r0, [r0, #0]
 800ff1c:	6800      	ldr	r0, [r0, #0]
 800ff1e:	f380 8808 	msr	MSP, r0
 800ff22:	f04f 0000 	mov.w	r0, #0
 800ff26:	f380 8814 	msr	CONTROL, r0
 800ff2a:	b662      	cpsie	i
 800ff2c:	b661      	cpsie	f
 800ff2e:	f3bf 8f4f 	dsb	sy
 800ff32:	f3bf 8f6f 	isb	sy
 800ff36:	df00      	svc	0
 800ff38:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ff3a:	bf00      	nop
 800ff3c:	e000ed08 	.word	0xe000ed08

0800ff40 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ff40:	b580      	push	{r7, lr}
 800ff42:	b086      	sub	sp, #24
 800ff44:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ff46:	4b47      	ldr	r3, [pc, #284]	@ (8010064 <xPortStartScheduler+0x124>)
 800ff48:	681b      	ldr	r3, [r3, #0]
 800ff4a:	4a47      	ldr	r2, [pc, #284]	@ (8010068 <xPortStartScheduler+0x128>)
 800ff4c:	4293      	cmp	r3, r2
 800ff4e:	d10b      	bne.n	800ff68 <xPortStartScheduler+0x28>
	__asm volatile
 800ff50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff54:	f383 8811 	msr	BASEPRI, r3
 800ff58:	f3bf 8f6f 	isb	sy
 800ff5c:	f3bf 8f4f 	dsb	sy
 800ff60:	60fb      	str	r3, [r7, #12]
}
 800ff62:	bf00      	nop
 800ff64:	bf00      	nop
 800ff66:	e7fd      	b.n	800ff64 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800ff68:	4b3e      	ldr	r3, [pc, #248]	@ (8010064 <xPortStartScheduler+0x124>)
 800ff6a:	681b      	ldr	r3, [r3, #0]
 800ff6c:	4a3f      	ldr	r2, [pc, #252]	@ (801006c <xPortStartScheduler+0x12c>)
 800ff6e:	4293      	cmp	r3, r2
 800ff70:	d10b      	bne.n	800ff8a <xPortStartScheduler+0x4a>
	__asm volatile
 800ff72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff76:	f383 8811 	msr	BASEPRI, r3
 800ff7a:	f3bf 8f6f 	isb	sy
 800ff7e:	f3bf 8f4f 	dsb	sy
 800ff82:	613b      	str	r3, [r7, #16]
}
 800ff84:	bf00      	nop
 800ff86:	bf00      	nop
 800ff88:	e7fd      	b.n	800ff86 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ff8a:	4b39      	ldr	r3, [pc, #228]	@ (8010070 <xPortStartScheduler+0x130>)
 800ff8c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ff8e:	697b      	ldr	r3, [r7, #20]
 800ff90:	781b      	ldrb	r3, [r3, #0]
 800ff92:	b2db      	uxtb	r3, r3
 800ff94:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ff96:	697b      	ldr	r3, [r7, #20]
 800ff98:	22ff      	movs	r2, #255	@ 0xff
 800ff9a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ff9c:	697b      	ldr	r3, [r7, #20]
 800ff9e:	781b      	ldrb	r3, [r3, #0]
 800ffa0:	b2db      	uxtb	r3, r3
 800ffa2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ffa4:	78fb      	ldrb	r3, [r7, #3]
 800ffa6:	b2db      	uxtb	r3, r3
 800ffa8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800ffac:	b2da      	uxtb	r2, r3
 800ffae:	4b31      	ldr	r3, [pc, #196]	@ (8010074 <xPortStartScheduler+0x134>)
 800ffb0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ffb2:	4b31      	ldr	r3, [pc, #196]	@ (8010078 <xPortStartScheduler+0x138>)
 800ffb4:	2207      	movs	r2, #7
 800ffb6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ffb8:	e009      	b.n	800ffce <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800ffba:	4b2f      	ldr	r3, [pc, #188]	@ (8010078 <xPortStartScheduler+0x138>)
 800ffbc:	681b      	ldr	r3, [r3, #0]
 800ffbe:	3b01      	subs	r3, #1
 800ffc0:	4a2d      	ldr	r2, [pc, #180]	@ (8010078 <xPortStartScheduler+0x138>)
 800ffc2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ffc4:	78fb      	ldrb	r3, [r7, #3]
 800ffc6:	b2db      	uxtb	r3, r3
 800ffc8:	005b      	lsls	r3, r3, #1
 800ffca:	b2db      	uxtb	r3, r3
 800ffcc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ffce:	78fb      	ldrb	r3, [r7, #3]
 800ffd0:	b2db      	uxtb	r3, r3
 800ffd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ffd6:	2b80      	cmp	r3, #128	@ 0x80
 800ffd8:	d0ef      	beq.n	800ffba <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ffda:	4b27      	ldr	r3, [pc, #156]	@ (8010078 <xPortStartScheduler+0x138>)
 800ffdc:	681b      	ldr	r3, [r3, #0]
 800ffde:	f1c3 0307 	rsb	r3, r3, #7
 800ffe2:	2b04      	cmp	r3, #4
 800ffe4:	d00b      	beq.n	800fffe <xPortStartScheduler+0xbe>
	__asm volatile
 800ffe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ffea:	f383 8811 	msr	BASEPRI, r3
 800ffee:	f3bf 8f6f 	isb	sy
 800fff2:	f3bf 8f4f 	dsb	sy
 800fff6:	60bb      	str	r3, [r7, #8]
}
 800fff8:	bf00      	nop
 800fffa:	bf00      	nop
 800fffc:	e7fd      	b.n	800fffa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800fffe:	4b1e      	ldr	r3, [pc, #120]	@ (8010078 <xPortStartScheduler+0x138>)
 8010000:	681b      	ldr	r3, [r3, #0]
 8010002:	021b      	lsls	r3, r3, #8
 8010004:	4a1c      	ldr	r2, [pc, #112]	@ (8010078 <xPortStartScheduler+0x138>)
 8010006:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8010008:	4b1b      	ldr	r3, [pc, #108]	@ (8010078 <xPortStartScheduler+0x138>)
 801000a:	681b      	ldr	r3, [r3, #0]
 801000c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8010010:	4a19      	ldr	r2, [pc, #100]	@ (8010078 <xPortStartScheduler+0x138>)
 8010012:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8010014:	687b      	ldr	r3, [r7, #4]
 8010016:	b2da      	uxtb	r2, r3
 8010018:	697b      	ldr	r3, [r7, #20]
 801001a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801001c:	4b17      	ldr	r3, [pc, #92]	@ (801007c <xPortStartScheduler+0x13c>)
 801001e:	681b      	ldr	r3, [r3, #0]
 8010020:	4a16      	ldr	r2, [pc, #88]	@ (801007c <xPortStartScheduler+0x13c>)
 8010022:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8010026:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8010028:	4b14      	ldr	r3, [pc, #80]	@ (801007c <xPortStartScheduler+0x13c>)
 801002a:	681b      	ldr	r3, [r3, #0]
 801002c:	4a13      	ldr	r2, [pc, #76]	@ (801007c <xPortStartScheduler+0x13c>)
 801002e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8010032:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8010034:	f000 f8da 	bl	80101ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8010038:	4b11      	ldr	r3, [pc, #68]	@ (8010080 <xPortStartScheduler+0x140>)
 801003a:	2200      	movs	r2, #0
 801003c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801003e:	f000 f8f9 	bl	8010234 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8010042:	4b10      	ldr	r3, [pc, #64]	@ (8010084 <xPortStartScheduler+0x144>)
 8010044:	681b      	ldr	r3, [r3, #0]
 8010046:	4a0f      	ldr	r2, [pc, #60]	@ (8010084 <xPortStartScheduler+0x144>)
 8010048:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801004c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801004e:	f7ff ff63 	bl	800ff18 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8010052:	f7fe fba5 	bl	800e7a0 <vTaskSwitchContext>
	prvTaskExitError();
 8010056:	f7ff ff19 	bl	800fe8c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801005a:	2300      	movs	r3, #0
}
 801005c:	4618      	mov	r0, r3
 801005e:	3718      	adds	r7, #24
 8010060:	46bd      	mov	sp, r7
 8010062:	bd80      	pop	{r7, pc}
 8010064:	e000ed00 	.word	0xe000ed00
 8010068:	410fc271 	.word	0x410fc271
 801006c:	410fc270 	.word	0x410fc270
 8010070:	e000e400 	.word	0xe000e400
 8010074:	200026d0 	.word	0x200026d0
 8010078:	200026d4 	.word	0x200026d4
 801007c:	e000ed20 	.word	0xe000ed20
 8010080:	20000014 	.word	0x20000014
 8010084:	e000ef34 	.word	0xe000ef34

08010088 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8010088:	b480      	push	{r7}
 801008a:	b083      	sub	sp, #12
 801008c:	af00      	add	r7, sp, #0
	__asm volatile
 801008e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010092:	f383 8811 	msr	BASEPRI, r3
 8010096:	f3bf 8f6f 	isb	sy
 801009a:	f3bf 8f4f 	dsb	sy
 801009e:	607b      	str	r3, [r7, #4]
}
 80100a0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80100a2:	4b10      	ldr	r3, [pc, #64]	@ (80100e4 <vPortEnterCritical+0x5c>)
 80100a4:	681b      	ldr	r3, [r3, #0]
 80100a6:	3301      	adds	r3, #1
 80100a8:	4a0e      	ldr	r2, [pc, #56]	@ (80100e4 <vPortEnterCritical+0x5c>)
 80100aa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80100ac:	4b0d      	ldr	r3, [pc, #52]	@ (80100e4 <vPortEnterCritical+0x5c>)
 80100ae:	681b      	ldr	r3, [r3, #0]
 80100b0:	2b01      	cmp	r3, #1
 80100b2:	d110      	bne.n	80100d6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80100b4:	4b0c      	ldr	r3, [pc, #48]	@ (80100e8 <vPortEnterCritical+0x60>)
 80100b6:	681b      	ldr	r3, [r3, #0]
 80100b8:	b2db      	uxtb	r3, r3
 80100ba:	2b00      	cmp	r3, #0
 80100bc:	d00b      	beq.n	80100d6 <vPortEnterCritical+0x4e>
	__asm volatile
 80100be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80100c2:	f383 8811 	msr	BASEPRI, r3
 80100c6:	f3bf 8f6f 	isb	sy
 80100ca:	f3bf 8f4f 	dsb	sy
 80100ce:	603b      	str	r3, [r7, #0]
}
 80100d0:	bf00      	nop
 80100d2:	bf00      	nop
 80100d4:	e7fd      	b.n	80100d2 <vPortEnterCritical+0x4a>
	}
}
 80100d6:	bf00      	nop
 80100d8:	370c      	adds	r7, #12
 80100da:	46bd      	mov	sp, r7
 80100dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100e0:	4770      	bx	lr
 80100e2:	bf00      	nop
 80100e4:	20000014 	.word	0x20000014
 80100e8:	e000ed04 	.word	0xe000ed04

080100ec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80100ec:	b480      	push	{r7}
 80100ee:	b083      	sub	sp, #12
 80100f0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80100f2:	4b12      	ldr	r3, [pc, #72]	@ (801013c <vPortExitCritical+0x50>)
 80100f4:	681b      	ldr	r3, [r3, #0]
 80100f6:	2b00      	cmp	r3, #0
 80100f8:	d10b      	bne.n	8010112 <vPortExitCritical+0x26>
	__asm volatile
 80100fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80100fe:	f383 8811 	msr	BASEPRI, r3
 8010102:	f3bf 8f6f 	isb	sy
 8010106:	f3bf 8f4f 	dsb	sy
 801010a:	607b      	str	r3, [r7, #4]
}
 801010c:	bf00      	nop
 801010e:	bf00      	nop
 8010110:	e7fd      	b.n	801010e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8010112:	4b0a      	ldr	r3, [pc, #40]	@ (801013c <vPortExitCritical+0x50>)
 8010114:	681b      	ldr	r3, [r3, #0]
 8010116:	3b01      	subs	r3, #1
 8010118:	4a08      	ldr	r2, [pc, #32]	@ (801013c <vPortExitCritical+0x50>)
 801011a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801011c:	4b07      	ldr	r3, [pc, #28]	@ (801013c <vPortExitCritical+0x50>)
 801011e:	681b      	ldr	r3, [r3, #0]
 8010120:	2b00      	cmp	r3, #0
 8010122:	d105      	bne.n	8010130 <vPortExitCritical+0x44>
 8010124:	2300      	movs	r3, #0
 8010126:	603b      	str	r3, [r7, #0]
	__asm volatile
 8010128:	683b      	ldr	r3, [r7, #0]
 801012a:	f383 8811 	msr	BASEPRI, r3
}
 801012e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8010130:	bf00      	nop
 8010132:	370c      	adds	r7, #12
 8010134:	46bd      	mov	sp, r7
 8010136:	f85d 7b04 	ldr.w	r7, [sp], #4
 801013a:	4770      	bx	lr
 801013c:	20000014 	.word	0x20000014

08010140 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8010140:	f3ef 8009 	mrs	r0, PSP
 8010144:	f3bf 8f6f 	isb	sy
 8010148:	4b15      	ldr	r3, [pc, #84]	@ (80101a0 <pxCurrentTCBConst>)
 801014a:	681a      	ldr	r2, [r3, #0]
 801014c:	f01e 0f10 	tst.w	lr, #16
 8010150:	bf08      	it	eq
 8010152:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8010156:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801015a:	6010      	str	r0, [r2, #0]
 801015c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8010160:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8010164:	f380 8811 	msr	BASEPRI, r0
 8010168:	f3bf 8f4f 	dsb	sy
 801016c:	f3bf 8f6f 	isb	sy
 8010170:	f7fe fb16 	bl	800e7a0 <vTaskSwitchContext>
 8010174:	f04f 0000 	mov.w	r0, #0
 8010178:	f380 8811 	msr	BASEPRI, r0
 801017c:	bc09      	pop	{r0, r3}
 801017e:	6819      	ldr	r1, [r3, #0]
 8010180:	6808      	ldr	r0, [r1, #0]
 8010182:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010186:	f01e 0f10 	tst.w	lr, #16
 801018a:	bf08      	it	eq
 801018c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8010190:	f380 8809 	msr	PSP, r0
 8010194:	f3bf 8f6f 	isb	sy
 8010198:	4770      	bx	lr
 801019a:	bf00      	nop
 801019c:	f3af 8000 	nop.w

080101a0 <pxCurrentTCBConst>:
 80101a0:	200020a4 	.word	0x200020a4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80101a4:	bf00      	nop
 80101a6:	bf00      	nop

080101a8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80101a8:	b580      	push	{r7, lr}
 80101aa:	b082      	sub	sp, #8
 80101ac:	af00      	add	r7, sp, #0
	__asm volatile
 80101ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80101b2:	f383 8811 	msr	BASEPRI, r3
 80101b6:	f3bf 8f6f 	isb	sy
 80101ba:	f3bf 8f4f 	dsb	sy
 80101be:	607b      	str	r3, [r7, #4]
}
 80101c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80101c2:	f7fe fa33 	bl	800e62c <xTaskIncrementTick>
 80101c6:	4603      	mov	r3, r0
 80101c8:	2b00      	cmp	r3, #0
 80101ca:	d003      	beq.n	80101d4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80101cc:	4b06      	ldr	r3, [pc, #24]	@ (80101e8 <xPortSysTickHandler+0x40>)
 80101ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80101d2:	601a      	str	r2, [r3, #0]
 80101d4:	2300      	movs	r3, #0
 80101d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80101d8:	683b      	ldr	r3, [r7, #0]
 80101da:	f383 8811 	msr	BASEPRI, r3
}
 80101de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80101e0:	bf00      	nop
 80101e2:	3708      	adds	r7, #8
 80101e4:	46bd      	mov	sp, r7
 80101e6:	bd80      	pop	{r7, pc}
 80101e8:	e000ed04 	.word	0xe000ed04

080101ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80101ec:	b480      	push	{r7}
 80101ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80101f0:	4b0b      	ldr	r3, [pc, #44]	@ (8010220 <vPortSetupTimerInterrupt+0x34>)
 80101f2:	2200      	movs	r2, #0
 80101f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80101f6:	4b0b      	ldr	r3, [pc, #44]	@ (8010224 <vPortSetupTimerInterrupt+0x38>)
 80101f8:	2200      	movs	r2, #0
 80101fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80101fc:	4b0a      	ldr	r3, [pc, #40]	@ (8010228 <vPortSetupTimerInterrupt+0x3c>)
 80101fe:	681b      	ldr	r3, [r3, #0]
 8010200:	4a0a      	ldr	r2, [pc, #40]	@ (801022c <vPortSetupTimerInterrupt+0x40>)
 8010202:	fba2 2303 	umull	r2, r3, r2, r3
 8010206:	099b      	lsrs	r3, r3, #6
 8010208:	4a09      	ldr	r2, [pc, #36]	@ (8010230 <vPortSetupTimerInterrupt+0x44>)
 801020a:	3b01      	subs	r3, #1
 801020c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801020e:	4b04      	ldr	r3, [pc, #16]	@ (8010220 <vPortSetupTimerInterrupt+0x34>)
 8010210:	2207      	movs	r2, #7
 8010212:	601a      	str	r2, [r3, #0]
}
 8010214:	bf00      	nop
 8010216:	46bd      	mov	sp, r7
 8010218:	f85d 7b04 	ldr.w	r7, [sp], #4
 801021c:	4770      	bx	lr
 801021e:	bf00      	nop
 8010220:	e000e010 	.word	0xe000e010
 8010224:	e000e018 	.word	0xe000e018
 8010228:	20000008 	.word	0x20000008
 801022c:	10624dd3 	.word	0x10624dd3
 8010230:	e000e014 	.word	0xe000e014

08010234 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8010234:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8010244 <vPortEnableVFP+0x10>
 8010238:	6801      	ldr	r1, [r0, #0]
 801023a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 801023e:	6001      	str	r1, [r0, #0]
 8010240:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8010242:	bf00      	nop
 8010244:	e000ed88 	.word	0xe000ed88

08010248 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8010248:	b480      	push	{r7}
 801024a:	b085      	sub	sp, #20
 801024c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801024e:	f3ef 8305 	mrs	r3, IPSR
 8010252:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8010254:	68fb      	ldr	r3, [r7, #12]
 8010256:	2b0f      	cmp	r3, #15
 8010258:	d915      	bls.n	8010286 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801025a:	4a18      	ldr	r2, [pc, #96]	@ (80102bc <vPortValidateInterruptPriority+0x74>)
 801025c:	68fb      	ldr	r3, [r7, #12]
 801025e:	4413      	add	r3, r2
 8010260:	781b      	ldrb	r3, [r3, #0]
 8010262:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8010264:	4b16      	ldr	r3, [pc, #88]	@ (80102c0 <vPortValidateInterruptPriority+0x78>)
 8010266:	781b      	ldrb	r3, [r3, #0]
 8010268:	7afa      	ldrb	r2, [r7, #11]
 801026a:	429a      	cmp	r2, r3
 801026c:	d20b      	bcs.n	8010286 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801026e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010272:	f383 8811 	msr	BASEPRI, r3
 8010276:	f3bf 8f6f 	isb	sy
 801027a:	f3bf 8f4f 	dsb	sy
 801027e:	607b      	str	r3, [r7, #4]
}
 8010280:	bf00      	nop
 8010282:	bf00      	nop
 8010284:	e7fd      	b.n	8010282 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8010286:	4b0f      	ldr	r3, [pc, #60]	@ (80102c4 <vPortValidateInterruptPriority+0x7c>)
 8010288:	681b      	ldr	r3, [r3, #0]
 801028a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 801028e:	4b0e      	ldr	r3, [pc, #56]	@ (80102c8 <vPortValidateInterruptPriority+0x80>)
 8010290:	681b      	ldr	r3, [r3, #0]
 8010292:	429a      	cmp	r2, r3
 8010294:	d90b      	bls.n	80102ae <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8010296:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801029a:	f383 8811 	msr	BASEPRI, r3
 801029e:	f3bf 8f6f 	isb	sy
 80102a2:	f3bf 8f4f 	dsb	sy
 80102a6:	603b      	str	r3, [r7, #0]
}
 80102a8:	bf00      	nop
 80102aa:	bf00      	nop
 80102ac:	e7fd      	b.n	80102aa <vPortValidateInterruptPriority+0x62>
	}
 80102ae:	bf00      	nop
 80102b0:	3714      	adds	r7, #20
 80102b2:	46bd      	mov	sp, r7
 80102b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102b8:	4770      	bx	lr
 80102ba:	bf00      	nop
 80102bc:	e000e3f0 	.word	0xe000e3f0
 80102c0:	200026d0 	.word	0x200026d0
 80102c4:	e000ed0c 	.word	0xe000ed0c
 80102c8:	200026d4 	.word	0x200026d4

080102cc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80102cc:	b580      	push	{r7, lr}
 80102ce:	b08a      	sub	sp, #40	@ 0x28
 80102d0:	af00      	add	r7, sp, #0
 80102d2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80102d4:	2300      	movs	r3, #0
 80102d6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80102d8:	f7fe f8da 	bl	800e490 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80102dc:	4b5c      	ldr	r3, [pc, #368]	@ (8010450 <pvPortMalloc+0x184>)
 80102de:	681b      	ldr	r3, [r3, #0]
 80102e0:	2b00      	cmp	r3, #0
 80102e2:	d101      	bne.n	80102e8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80102e4:	f000 f924 	bl	8010530 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80102e8:	4b5a      	ldr	r3, [pc, #360]	@ (8010454 <pvPortMalloc+0x188>)
 80102ea:	681a      	ldr	r2, [r3, #0]
 80102ec:	687b      	ldr	r3, [r7, #4]
 80102ee:	4013      	ands	r3, r2
 80102f0:	2b00      	cmp	r3, #0
 80102f2:	f040 8095 	bne.w	8010420 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80102f6:	687b      	ldr	r3, [r7, #4]
 80102f8:	2b00      	cmp	r3, #0
 80102fa:	d01e      	beq.n	801033a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80102fc:	2208      	movs	r2, #8
 80102fe:	687b      	ldr	r3, [r7, #4]
 8010300:	4413      	add	r3, r2
 8010302:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8010304:	687b      	ldr	r3, [r7, #4]
 8010306:	f003 0307 	and.w	r3, r3, #7
 801030a:	2b00      	cmp	r3, #0
 801030c:	d015      	beq.n	801033a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801030e:	687b      	ldr	r3, [r7, #4]
 8010310:	f023 0307 	bic.w	r3, r3, #7
 8010314:	3308      	adds	r3, #8
 8010316:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8010318:	687b      	ldr	r3, [r7, #4]
 801031a:	f003 0307 	and.w	r3, r3, #7
 801031e:	2b00      	cmp	r3, #0
 8010320:	d00b      	beq.n	801033a <pvPortMalloc+0x6e>
	__asm volatile
 8010322:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010326:	f383 8811 	msr	BASEPRI, r3
 801032a:	f3bf 8f6f 	isb	sy
 801032e:	f3bf 8f4f 	dsb	sy
 8010332:	617b      	str	r3, [r7, #20]
}
 8010334:	bf00      	nop
 8010336:	bf00      	nop
 8010338:	e7fd      	b.n	8010336 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801033a:	687b      	ldr	r3, [r7, #4]
 801033c:	2b00      	cmp	r3, #0
 801033e:	d06f      	beq.n	8010420 <pvPortMalloc+0x154>
 8010340:	4b45      	ldr	r3, [pc, #276]	@ (8010458 <pvPortMalloc+0x18c>)
 8010342:	681b      	ldr	r3, [r3, #0]
 8010344:	687a      	ldr	r2, [r7, #4]
 8010346:	429a      	cmp	r2, r3
 8010348:	d86a      	bhi.n	8010420 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801034a:	4b44      	ldr	r3, [pc, #272]	@ (801045c <pvPortMalloc+0x190>)
 801034c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801034e:	4b43      	ldr	r3, [pc, #268]	@ (801045c <pvPortMalloc+0x190>)
 8010350:	681b      	ldr	r3, [r3, #0]
 8010352:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8010354:	e004      	b.n	8010360 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8010356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010358:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801035a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801035c:	681b      	ldr	r3, [r3, #0]
 801035e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8010360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010362:	685b      	ldr	r3, [r3, #4]
 8010364:	687a      	ldr	r2, [r7, #4]
 8010366:	429a      	cmp	r2, r3
 8010368:	d903      	bls.n	8010372 <pvPortMalloc+0xa6>
 801036a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801036c:	681b      	ldr	r3, [r3, #0]
 801036e:	2b00      	cmp	r3, #0
 8010370:	d1f1      	bne.n	8010356 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8010372:	4b37      	ldr	r3, [pc, #220]	@ (8010450 <pvPortMalloc+0x184>)
 8010374:	681b      	ldr	r3, [r3, #0]
 8010376:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010378:	429a      	cmp	r2, r3
 801037a:	d051      	beq.n	8010420 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801037c:	6a3b      	ldr	r3, [r7, #32]
 801037e:	681b      	ldr	r3, [r3, #0]
 8010380:	2208      	movs	r2, #8
 8010382:	4413      	add	r3, r2
 8010384:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8010386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010388:	681a      	ldr	r2, [r3, #0]
 801038a:	6a3b      	ldr	r3, [r7, #32]
 801038c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801038e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010390:	685a      	ldr	r2, [r3, #4]
 8010392:	687b      	ldr	r3, [r7, #4]
 8010394:	1ad2      	subs	r2, r2, r3
 8010396:	2308      	movs	r3, #8
 8010398:	005b      	lsls	r3, r3, #1
 801039a:	429a      	cmp	r2, r3
 801039c:	d920      	bls.n	80103e0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801039e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80103a0:	687b      	ldr	r3, [r7, #4]
 80103a2:	4413      	add	r3, r2
 80103a4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80103a6:	69bb      	ldr	r3, [r7, #24]
 80103a8:	f003 0307 	and.w	r3, r3, #7
 80103ac:	2b00      	cmp	r3, #0
 80103ae:	d00b      	beq.n	80103c8 <pvPortMalloc+0xfc>
	__asm volatile
 80103b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80103b4:	f383 8811 	msr	BASEPRI, r3
 80103b8:	f3bf 8f6f 	isb	sy
 80103bc:	f3bf 8f4f 	dsb	sy
 80103c0:	613b      	str	r3, [r7, #16]
}
 80103c2:	bf00      	nop
 80103c4:	bf00      	nop
 80103c6:	e7fd      	b.n	80103c4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80103c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80103ca:	685a      	ldr	r2, [r3, #4]
 80103cc:	687b      	ldr	r3, [r7, #4]
 80103ce:	1ad2      	subs	r2, r2, r3
 80103d0:	69bb      	ldr	r3, [r7, #24]
 80103d2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80103d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80103d6:	687a      	ldr	r2, [r7, #4]
 80103d8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80103da:	69b8      	ldr	r0, [r7, #24]
 80103dc:	f000 f90a 	bl	80105f4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80103e0:	4b1d      	ldr	r3, [pc, #116]	@ (8010458 <pvPortMalloc+0x18c>)
 80103e2:	681a      	ldr	r2, [r3, #0]
 80103e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80103e6:	685b      	ldr	r3, [r3, #4]
 80103e8:	1ad3      	subs	r3, r2, r3
 80103ea:	4a1b      	ldr	r2, [pc, #108]	@ (8010458 <pvPortMalloc+0x18c>)
 80103ec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80103ee:	4b1a      	ldr	r3, [pc, #104]	@ (8010458 <pvPortMalloc+0x18c>)
 80103f0:	681a      	ldr	r2, [r3, #0]
 80103f2:	4b1b      	ldr	r3, [pc, #108]	@ (8010460 <pvPortMalloc+0x194>)
 80103f4:	681b      	ldr	r3, [r3, #0]
 80103f6:	429a      	cmp	r2, r3
 80103f8:	d203      	bcs.n	8010402 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80103fa:	4b17      	ldr	r3, [pc, #92]	@ (8010458 <pvPortMalloc+0x18c>)
 80103fc:	681b      	ldr	r3, [r3, #0]
 80103fe:	4a18      	ldr	r2, [pc, #96]	@ (8010460 <pvPortMalloc+0x194>)
 8010400:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8010402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010404:	685a      	ldr	r2, [r3, #4]
 8010406:	4b13      	ldr	r3, [pc, #76]	@ (8010454 <pvPortMalloc+0x188>)
 8010408:	681b      	ldr	r3, [r3, #0]
 801040a:	431a      	orrs	r2, r3
 801040c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801040e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8010410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010412:	2200      	movs	r2, #0
 8010414:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8010416:	4b13      	ldr	r3, [pc, #76]	@ (8010464 <pvPortMalloc+0x198>)
 8010418:	681b      	ldr	r3, [r3, #0]
 801041a:	3301      	adds	r3, #1
 801041c:	4a11      	ldr	r2, [pc, #68]	@ (8010464 <pvPortMalloc+0x198>)
 801041e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8010420:	f7fe f844 	bl	800e4ac <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8010424:	69fb      	ldr	r3, [r7, #28]
 8010426:	f003 0307 	and.w	r3, r3, #7
 801042a:	2b00      	cmp	r3, #0
 801042c:	d00b      	beq.n	8010446 <pvPortMalloc+0x17a>
	__asm volatile
 801042e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010432:	f383 8811 	msr	BASEPRI, r3
 8010436:	f3bf 8f6f 	isb	sy
 801043a:	f3bf 8f4f 	dsb	sy
 801043e:	60fb      	str	r3, [r7, #12]
}
 8010440:	bf00      	nop
 8010442:	bf00      	nop
 8010444:	e7fd      	b.n	8010442 <pvPortMalloc+0x176>
	return pvReturn;
 8010446:	69fb      	ldr	r3, [r7, #28]
}
 8010448:	4618      	mov	r0, r3
 801044a:	3728      	adds	r7, #40	@ 0x28
 801044c:	46bd      	mov	sp, r7
 801044e:	bd80      	pop	{r7, pc}
 8010450:	200062e0 	.word	0x200062e0
 8010454:	200062f4 	.word	0x200062f4
 8010458:	200062e4 	.word	0x200062e4
 801045c:	200062d8 	.word	0x200062d8
 8010460:	200062e8 	.word	0x200062e8
 8010464:	200062ec 	.word	0x200062ec

08010468 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8010468:	b580      	push	{r7, lr}
 801046a:	b086      	sub	sp, #24
 801046c:	af00      	add	r7, sp, #0
 801046e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8010470:	687b      	ldr	r3, [r7, #4]
 8010472:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	2b00      	cmp	r3, #0
 8010478:	d04f      	beq.n	801051a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801047a:	2308      	movs	r3, #8
 801047c:	425b      	negs	r3, r3
 801047e:	697a      	ldr	r2, [r7, #20]
 8010480:	4413      	add	r3, r2
 8010482:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8010484:	697b      	ldr	r3, [r7, #20]
 8010486:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8010488:	693b      	ldr	r3, [r7, #16]
 801048a:	685a      	ldr	r2, [r3, #4]
 801048c:	4b25      	ldr	r3, [pc, #148]	@ (8010524 <vPortFree+0xbc>)
 801048e:	681b      	ldr	r3, [r3, #0]
 8010490:	4013      	ands	r3, r2
 8010492:	2b00      	cmp	r3, #0
 8010494:	d10b      	bne.n	80104ae <vPortFree+0x46>
	__asm volatile
 8010496:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801049a:	f383 8811 	msr	BASEPRI, r3
 801049e:	f3bf 8f6f 	isb	sy
 80104a2:	f3bf 8f4f 	dsb	sy
 80104a6:	60fb      	str	r3, [r7, #12]
}
 80104a8:	bf00      	nop
 80104aa:	bf00      	nop
 80104ac:	e7fd      	b.n	80104aa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80104ae:	693b      	ldr	r3, [r7, #16]
 80104b0:	681b      	ldr	r3, [r3, #0]
 80104b2:	2b00      	cmp	r3, #0
 80104b4:	d00b      	beq.n	80104ce <vPortFree+0x66>
	__asm volatile
 80104b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80104ba:	f383 8811 	msr	BASEPRI, r3
 80104be:	f3bf 8f6f 	isb	sy
 80104c2:	f3bf 8f4f 	dsb	sy
 80104c6:	60bb      	str	r3, [r7, #8]
}
 80104c8:	bf00      	nop
 80104ca:	bf00      	nop
 80104cc:	e7fd      	b.n	80104ca <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80104ce:	693b      	ldr	r3, [r7, #16]
 80104d0:	685a      	ldr	r2, [r3, #4]
 80104d2:	4b14      	ldr	r3, [pc, #80]	@ (8010524 <vPortFree+0xbc>)
 80104d4:	681b      	ldr	r3, [r3, #0]
 80104d6:	4013      	ands	r3, r2
 80104d8:	2b00      	cmp	r3, #0
 80104da:	d01e      	beq.n	801051a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80104dc:	693b      	ldr	r3, [r7, #16]
 80104de:	681b      	ldr	r3, [r3, #0]
 80104e0:	2b00      	cmp	r3, #0
 80104e2:	d11a      	bne.n	801051a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80104e4:	693b      	ldr	r3, [r7, #16]
 80104e6:	685a      	ldr	r2, [r3, #4]
 80104e8:	4b0e      	ldr	r3, [pc, #56]	@ (8010524 <vPortFree+0xbc>)
 80104ea:	681b      	ldr	r3, [r3, #0]
 80104ec:	43db      	mvns	r3, r3
 80104ee:	401a      	ands	r2, r3
 80104f0:	693b      	ldr	r3, [r7, #16]
 80104f2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80104f4:	f7fd ffcc 	bl	800e490 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80104f8:	693b      	ldr	r3, [r7, #16]
 80104fa:	685a      	ldr	r2, [r3, #4]
 80104fc:	4b0a      	ldr	r3, [pc, #40]	@ (8010528 <vPortFree+0xc0>)
 80104fe:	681b      	ldr	r3, [r3, #0]
 8010500:	4413      	add	r3, r2
 8010502:	4a09      	ldr	r2, [pc, #36]	@ (8010528 <vPortFree+0xc0>)
 8010504:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8010506:	6938      	ldr	r0, [r7, #16]
 8010508:	f000 f874 	bl	80105f4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 801050c:	4b07      	ldr	r3, [pc, #28]	@ (801052c <vPortFree+0xc4>)
 801050e:	681b      	ldr	r3, [r3, #0]
 8010510:	3301      	adds	r3, #1
 8010512:	4a06      	ldr	r2, [pc, #24]	@ (801052c <vPortFree+0xc4>)
 8010514:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8010516:	f7fd ffc9 	bl	800e4ac <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801051a:	bf00      	nop
 801051c:	3718      	adds	r7, #24
 801051e:	46bd      	mov	sp, r7
 8010520:	bd80      	pop	{r7, pc}
 8010522:	bf00      	nop
 8010524:	200062f4 	.word	0x200062f4
 8010528:	200062e4 	.word	0x200062e4
 801052c:	200062f0 	.word	0x200062f0

08010530 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8010530:	b480      	push	{r7}
 8010532:	b085      	sub	sp, #20
 8010534:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8010536:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 801053a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 801053c:	4b27      	ldr	r3, [pc, #156]	@ (80105dc <prvHeapInit+0xac>)
 801053e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8010540:	68fb      	ldr	r3, [r7, #12]
 8010542:	f003 0307 	and.w	r3, r3, #7
 8010546:	2b00      	cmp	r3, #0
 8010548:	d00c      	beq.n	8010564 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801054a:	68fb      	ldr	r3, [r7, #12]
 801054c:	3307      	adds	r3, #7
 801054e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010550:	68fb      	ldr	r3, [r7, #12]
 8010552:	f023 0307 	bic.w	r3, r3, #7
 8010556:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8010558:	68ba      	ldr	r2, [r7, #8]
 801055a:	68fb      	ldr	r3, [r7, #12]
 801055c:	1ad3      	subs	r3, r2, r3
 801055e:	4a1f      	ldr	r2, [pc, #124]	@ (80105dc <prvHeapInit+0xac>)
 8010560:	4413      	add	r3, r2
 8010562:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8010564:	68fb      	ldr	r3, [r7, #12]
 8010566:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8010568:	4a1d      	ldr	r2, [pc, #116]	@ (80105e0 <prvHeapInit+0xb0>)
 801056a:	687b      	ldr	r3, [r7, #4]
 801056c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801056e:	4b1c      	ldr	r3, [pc, #112]	@ (80105e0 <prvHeapInit+0xb0>)
 8010570:	2200      	movs	r2, #0
 8010572:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8010574:	687b      	ldr	r3, [r7, #4]
 8010576:	68ba      	ldr	r2, [r7, #8]
 8010578:	4413      	add	r3, r2
 801057a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 801057c:	2208      	movs	r2, #8
 801057e:	68fb      	ldr	r3, [r7, #12]
 8010580:	1a9b      	subs	r3, r3, r2
 8010582:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010584:	68fb      	ldr	r3, [r7, #12]
 8010586:	f023 0307 	bic.w	r3, r3, #7
 801058a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801058c:	68fb      	ldr	r3, [r7, #12]
 801058e:	4a15      	ldr	r2, [pc, #84]	@ (80105e4 <prvHeapInit+0xb4>)
 8010590:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8010592:	4b14      	ldr	r3, [pc, #80]	@ (80105e4 <prvHeapInit+0xb4>)
 8010594:	681b      	ldr	r3, [r3, #0]
 8010596:	2200      	movs	r2, #0
 8010598:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801059a:	4b12      	ldr	r3, [pc, #72]	@ (80105e4 <prvHeapInit+0xb4>)
 801059c:	681b      	ldr	r3, [r3, #0]
 801059e:	2200      	movs	r2, #0
 80105a0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80105a2:	687b      	ldr	r3, [r7, #4]
 80105a4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80105a6:	683b      	ldr	r3, [r7, #0]
 80105a8:	68fa      	ldr	r2, [r7, #12]
 80105aa:	1ad2      	subs	r2, r2, r3
 80105ac:	683b      	ldr	r3, [r7, #0]
 80105ae:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80105b0:	4b0c      	ldr	r3, [pc, #48]	@ (80105e4 <prvHeapInit+0xb4>)
 80105b2:	681a      	ldr	r2, [r3, #0]
 80105b4:	683b      	ldr	r3, [r7, #0]
 80105b6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80105b8:	683b      	ldr	r3, [r7, #0]
 80105ba:	685b      	ldr	r3, [r3, #4]
 80105bc:	4a0a      	ldr	r2, [pc, #40]	@ (80105e8 <prvHeapInit+0xb8>)
 80105be:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80105c0:	683b      	ldr	r3, [r7, #0]
 80105c2:	685b      	ldr	r3, [r3, #4]
 80105c4:	4a09      	ldr	r2, [pc, #36]	@ (80105ec <prvHeapInit+0xbc>)
 80105c6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80105c8:	4b09      	ldr	r3, [pc, #36]	@ (80105f0 <prvHeapInit+0xc0>)
 80105ca:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80105ce:	601a      	str	r2, [r3, #0]
}
 80105d0:	bf00      	nop
 80105d2:	3714      	adds	r7, #20
 80105d4:	46bd      	mov	sp, r7
 80105d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105da:	4770      	bx	lr
 80105dc:	200026d8 	.word	0x200026d8
 80105e0:	200062d8 	.word	0x200062d8
 80105e4:	200062e0 	.word	0x200062e0
 80105e8:	200062e8 	.word	0x200062e8
 80105ec:	200062e4 	.word	0x200062e4
 80105f0:	200062f4 	.word	0x200062f4

080105f4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80105f4:	b480      	push	{r7}
 80105f6:	b085      	sub	sp, #20
 80105f8:	af00      	add	r7, sp, #0
 80105fa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80105fc:	4b28      	ldr	r3, [pc, #160]	@ (80106a0 <prvInsertBlockIntoFreeList+0xac>)
 80105fe:	60fb      	str	r3, [r7, #12]
 8010600:	e002      	b.n	8010608 <prvInsertBlockIntoFreeList+0x14>
 8010602:	68fb      	ldr	r3, [r7, #12]
 8010604:	681b      	ldr	r3, [r3, #0]
 8010606:	60fb      	str	r3, [r7, #12]
 8010608:	68fb      	ldr	r3, [r7, #12]
 801060a:	681b      	ldr	r3, [r3, #0]
 801060c:	687a      	ldr	r2, [r7, #4]
 801060e:	429a      	cmp	r2, r3
 8010610:	d8f7      	bhi.n	8010602 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8010612:	68fb      	ldr	r3, [r7, #12]
 8010614:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8010616:	68fb      	ldr	r3, [r7, #12]
 8010618:	685b      	ldr	r3, [r3, #4]
 801061a:	68ba      	ldr	r2, [r7, #8]
 801061c:	4413      	add	r3, r2
 801061e:	687a      	ldr	r2, [r7, #4]
 8010620:	429a      	cmp	r2, r3
 8010622:	d108      	bne.n	8010636 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8010624:	68fb      	ldr	r3, [r7, #12]
 8010626:	685a      	ldr	r2, [r3, #4]
 8010628:	687b      	ldr	r3, [r7, #4]
 801062a:	685b      	ldr	r3, [r3, #4]
 801062c:	441a      	add	r2, r3
 801062e:	68fb      	ldr	r3, [r7, #12]
 8010630:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8010632:	68fb      	ldr	r3, [r7, #12]
 8010634:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8010636:	687b      	ldr	r3, [r7, #4]
 8010638:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801063a:	687b      	ldr	r3, [r7, #4]
 801063c:	685b      	ldr	r3, [r3, #4]
 801063e:	68ba      	ldr	r2, [r7, #8]
 8010640:	441a      	add	r2, r3
 8010642:	68fb      	ldr	r3, [r7, #12]
 8010644:	681b      	ldr	r3, [r3, #0]
 8010646:	429a      	cmp	r2, r3
 8010648:	d118      	bne.n	801067c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801064a:	68fb      	ldr	r3, [r7, #12]
 801064c:	681a      	ldr	r2, [r3, #0]
 801064e:	4b15      	ldr	r3, [pc, #84]	@ (80106a4 <prvInsertBlockIntoFreeList+0xb0>)
 8010650:	681b      	ldr	r3, [r3, #0]
 8010652:	429a      	cmp	r2, r3
 8010654:	d00d      	beq.n	8010672 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8010656:	687b      	ldr	r3, [r7, #4]
 8010658:	685a      	ldr	r2, [r3, #4]
 801065a:	68fb      	ldr	r3, [r7, #12]
 801065c:	681b      	ldr	r3, [r3, #0]
 801065e:	685b      	ldr	r3, [r3, #4]
 8010660:	441a      	add	r2, r3
 8010662:	687b      	ldr	r3, [r7, #4]
 8010664:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8010666:	68fb      	ldr	r3, [r7, #12]
 8010668:	681b      	ldr	r3, [r3, #0]
 801066a:	681a      	ldr	r2, [r3, #0]
 801066c:	687b      	ldr	r3, [r7, #4]
 801066e:	601a      	str	r2, [r3, #0]
 8010670:	e008      	b.n	8010684 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8010672:	4b0c      	ldr	r3, [pc, #48]	@ (80106a4 <prvInsertBlockIntoFreeList+0xb0>)
 8010674:	681a      	ldr	r2, [r3, #0]
 8010676:	687b      	ldr	r3, [r7, #4]
 8010678:	601a      	str	r2, [r3, #0]
 801067a:	e003      	b.n	8010684 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 801067c:	68fb      	ldr	r3, [r7, #12]
 801067e:	681a      	ldr	r2, [r3, #0]
 8010680:	687b      	ldr	r3, [r7, #4]
 8010682:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8010684:	68fa      	ldr	r2, [r7, #12]
 8010686:	687b      	ldr	r3, [r7, #4]
 8010688:	429a      	cmp	r2, r3
 801068a:	d002      	beq.n	8010692 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 801068c:	68fb      	ldr	r3, [r7, #12]
 801068e:	687a      	ldr	r2, [r7, #4]
 8010690:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010692:	bf00      	nop
 8010694:	3714      	adds	r7, #20
 8010696:	46bd      	mov	sp, r7
 8010698:	f85d 7b04 	ldr.w	r7, [sp], #4
 801069c:	4770      	bx	lr
 801069e:	bf00      	nop
 80106a0:	200062d8 	.word	0x200062d8
 80106a4:	200062e0 	.word	0x200062e0

080106a8 <std>:
 80106a8:	2300      	movs	r3, #0
 80106aa:	b510      	push	{r4, lr}
 80106ac:	4604      	mov	r4, r0
 80106ae:	e9c0 3300 	strd	r3, r3, [r0]
 80106b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80106b6:	6083      	str	r3, [r0, #8]
 80106b8:	8181      	strh	r1, [r0, #12]
 80106ba:	6643      	str	r3, [r0, #100]	@ 0x64
 80106bc:	81c2      	strh	r2, [r0, #14]
 80106be:	6183      	str	r3, [r0, #24]
 80106c0:	4619      	mov	r1, r3
 80106c2:	2208      	movs	r2, #8
 80106c4:	305c      	adds	r0, #92	@ 0x5c
 80106c6:	f000 fa35 	bl	8010b34 <memset>
 80106ca:	4b0d      	ldr	r3, [pc, #52]	@ (8010700 <std+0x58>)
 80106cc:	6263      	str	r3, [r4, #36]	@ 0x24
 80106ce:	4b0d      	ldr	r3, [pc, #52]	@ (8010704 <std+0x5c>)
 80106d0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80106d2:	4b0d      	ldr	r3, [pc, #52]	@ (8010708 <std+0x60>)
 80106d4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80106d6:	4b0d      	ldr	r3, [pc, #52]	@ (801070c <std+0x64>)
 80106d8:	6323      	str	r3, [r4, #48]	@ 0x30
 80106da:	4b0d      	ldr	r3, [pc, #52]	@ (8010710 <std+0x68>)
 80106dc:	6224      	str	r4, [r4, #32]
 80106de:	429c      	cmp	r4, r3
 80106e0:	d006      	beq.n	80106f0 <std+0x48>
 80106e2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80106e6:	4294      	cmp	r4, r2
 80106e8:	d002      	beq.n	80106f0 <std+0x48>
 80106ea:	33d0      	adds	r3, #208	@ 0xd0
 80106ec:	429c      	cmp	r4, r3
 80106ee:	d105      	bne.n	80106fc <std+0x54>
 80106f0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80106f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80106f8:	f000 baf2 	b.w	8010ce0 <__retarget_lock_init_recursive>
 80106fc:	bd10      	pop	{r4, pc}
 80106fe:	bf00      	nop
 8010700:	08010951 	.word	0x08010951
 8010704:	08010973 	.word	0x08010973
 8010708:	080109ab 	.word	0x080109ab
 801070c:	080109cf 	.word	0x080109cf
 8010710:	200062f8 	.word	0x200062f8

08010714 <stdio_exit_handler>:
 8010714:	4a02      	ldr	r2, [pc, #8]	@ (8010720 <stdio_exit_handler+0xc>)
 8010716:	4903      	ldr	r1, [pc, #12]	@ (8010724 <stdio_exit_handler+0x10>)
 8010718:	4803      	ldr	r0, [pc, #12]	@ (8010728 <stdio_exit_handler+0x14>)
 801071a:	f000 b869 	b.w	80107f0 <_fwalk_sglue>
 801071e:	bf00      	nop
 8010720:	20000018 	.word	0x20000018
 8010724:	08011849 	.word	0x08011849
 8010728:	20000028 	.word	0x20000028

0801072c <cleanup_stdio>:
 801072c:	6841      	ldr	r1, [r0, #4]
 801072e:	4b0c      	ldr	r3, [pc, #48]	@ (8010760 <cleanup_stdio+0x34>)
 8010730:	4299      	cmp	r1, r3
 8010732:	b510      	push	{r4, lr}
 8010734:	4604      	mov	r4, r0
 8010736:	d001      	beq.n	801073c <cleanup_stdio+0x10>
 8010738:	f001 f886 	bl	8011848 <_fflush_r>
 801073c:	68a1      	ldr	r1, [r4, #8]
 801073e:	4b09      	ldr	r3, [pc, #36]	@ (8010764 <cleanup_stdio+0x38>)
 8010740:	4299      	cmp	r1, r3
 8010742:	d002      	beq.n	801074a <cleanup_stdio+0x1e>
 8010744:	4620      	mov	r0, r4
 8010746:	f001 f87f 	bl	8011848 <_fflush_r>
 801074a:	68e1      	ldr	r1, [r4, #12]
 801074c:	4b06      	ldr	r3, [pc, #24]	@ (8010768 <cleanup_stdio+0x3c>)
 801074e:	4299      	cmp	r1, r3
 8010750:	d004      	beq.n	801075c <cleanup_stdio+0x30>
 8010752:	4620      	mov	r0, r4
 8010754:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010758:	f001 b876 	b.w	8011848 <_fflush_r>
 801075c:	bd10      	pop	{r4, pc}
 801075e:	bf00      	nop
 8010760:	200062f8 	.word	0x200062f8
 8010764:	20006360 	.word	0x20006360
 8010768:	200063c8 	.word	0x200063c8

0801076c <global_stdio_init.part.0>:
 801076c:	b510      	push	{r4, lr}
 801076e:	4b0b      	ldr	r3, [pc, #44]	@ (801079c <global_stdio_init.part.0+0x30>)
 8010770:	4c0b      	ldr	r4, [pc, #44]	@ (80107a0 <global_stdio_init.part.0+0x34>)
 8010772:	4a0c      	ldr	r2, [pc, #48]	@ (80107a4 <global_stdio_init.part.0+0x38>)
 8010774:	601a      	str	r2, [r3, #0]
 8010776:	4620      	mov	r0, r4
 8010778:	2200      	movs	r2, #0
 801077a:	2104      	movs	r1, #4
 801077c:	f7ff ff94 	bl	80106a8 <std>
 8010780:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8010784:	2201      	movs	r2, #1
 8010786:	2109      	movs	r1, #9
 8010788:	f7ff ff8e 	bl	80106a8 <std>
 801078c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8010790:	2202      	movs	r2, #2
 8010792:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010796:	2112      	movs	r1, #18
 8010798:	f7ff bf86 	b.w	80106a8 <std>
 801079c:	20006430 	.word	0x20006430
 80107a0:	200062f8 	.word	0x200062f8
 80107a4:	08010715 	.word	0x08010715

080107a8 <__sfp_lock_acquire>:
 80107a8:	4801      	ldr	r0, [pc, #4]	@ (80107b0 <__sfp_lock_acquire+0x8>)
 80107aa:	f000 ba9a 	b.w	8010ce2 <__retarget_lock_acquire_recursive>
 80107ae:	bf00      	nop
 80107b0:	20006439 	.word	0x20006439

080107b4 <__sfp_lock_release>:
 80107b4:	4801      	ldr	r0, [pc, #4]	@ (80107bc <__sfp_lock_release+0x8>)
 80107b6:	f000 ba95 	b.w	8010ce4 <__retarget_lock_release_recursive>
 80107ba:	bf00      	nop
 80107bc:	20006439 	.word	0x20006439

080107c0 <__sinit>:
 80107c0:	b510      	push	{r4, lr}
 80107c2:	4604      	mov	r4, r0
 80107c4:	f7ff fff0 	bl	80107a8 <__sfp_lock_acquire>
 80107c8:	6a23      	ldr	r3, [r4, #32]
 80107ca:	b11b      	cbz	r3, 80107d4 <__sinit+0x14>
 80107cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80107d0:	f7ff bff0 	b.w	80107b4 <__sfp_lock_release>
 80107d4:	4b04      	ldr	r3, [pc, #16]	@ (80107e8 <__sinit+0x28>)
 80107d6:	6223      	str	r3, [r4, #32]
 80107d8:	4b04      	ldr	r3, [pc, #16]	@ (80107ec <__sinit+0x2c>)
 80107da:	681b      	ldr	r3, [r3, #0]
 80107dc:	2b00      	cmp	r3, #0
 80107de:	d1f5      	bne.n	80107cc <__sinit+0xc>
 80107e0:	f7ff ffc4 	bl	801076c <global_stdio_init.part.0>
 80107e4:	e7f2      	b.n	80107cc <__sinit+0xc>
 80107e6:	bf00      	nop
 80107e8:	0801072d 	.word	0x0801072d
 80107ec:	20006430 	.word	0x20006430

080107f0 <_fwalk_sglue>:
 80107f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80107f4:	4607      	mov	r7, r0
 80107f6:	4688      	mov	r8, r1
 80107f8:	4614      	mov	r4, r2
 80107fa:	2600      	movs	r6, #0
 80107fc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010800:	f1b9 0901 	subs.w	r9, r9, #1
 8010804:	d505      	bpl.n	8010812 <_fwalk_sglue+0x22>
 8010806:	6824      	ldr	r4, [r4, #0]
 8010808:	2c00      	cmp	r4, #0
 801080a:	d1f7      	bne.n	80107fc <_fwalk_sglue+0xc>
 801080c:	4630      	mov	r0, r6
 801080e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010812:	89ab      	ldrh	r3, [r5, #12]
 8010814:	2b01      	cmp	r3, #1
 8010816:	d907      	bls.n	8010828 <_fwalk_sglue+0x38>
 8010818:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801081c:	3301      	adds	r3, #1
 801081e:	d003      	beq.n	8010828 <_fwalk_sglue+0x38>
 8010820:	4629      	mov	r1, r5
 8010822:	4638      	mov	r0, r7
 8010824:	47c0      	blx	r8
 8010826:	4306      	orrs	r6, r0
 8010828:	3568      	adds	r5, #104	@ 0x68
 801082a:	e7e9      	b.n	8010800 <_fwalk_sglue+0x10>

0801082c <iprintf>:
 801082c:	b40f      	push	{r0, r1, r2, r3}
 801082e:	b507      	push	{r0, r1, r2, lr}
 8010830:	4906      	ldr	r1, [pc, #24]	@ (801084c <iprintf+0x20>)
 8010832:	ab04      	add	r3, sp, #16
 8010834:	6808      	ldr	r0, [r1, #0]
 8010836:	f853 2b04 	ldr.w	r2, [r3], #4
 801083a:	6881      	ldr	r1, [r0, #8]
 801083c:	9301      	str	r3, [sp, #4]
 801083e:	f000 fcdb 	bl	80111f8 <_vfiprintf_r>
 8010842:	b003      	add	sp, #12
 8010844:	f85d eb04 	ldr.w	lr, [sp], #4
 8010848:	b004      	add	sp, #16
 801084a:	4770      	bx	lr
 801084c:	20000024 	.word	0x20000024

08010850 <_puts_r>:
 8010850:	6a03      	ldr	r3, [r0, #32]
 8010852:	b570      	push	{r4, r5, r6, lr}
 8010854:	6884      	ldr	r4, [r0, #8]
 8010856:	4605      	mov	r5, r0
 8010858:	460e      	mov	r6, r1
 801085a:	b90b      	cbnz	r3, 8010860 <_puts_r+0x10>
 801085c:	f7ff ffb0 	bl	80107c0 <__sinit>
 8010860:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010862:	07db      	lsls	r3, r3, #31
 8010864:	d405      	bmi.n	8010872 <_puts_r+0x22>
 8010866:	89a3      	ldrh	r3, [r4, #12]
 8010868:	0598      	lsls	r0, r3, #22
 801086a:	d402      	bmi.n	8010872 <_puts_r+0x22>
 801086c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801086e:	f000 fa38 	bl	8010ce2 <__retarget_lock_acquire_recursive>
 8010872:	89a3      	ldrh	r3, [r4, #12]
 8010874:	0719      	lsls	r1, r3, #28
 8010876:	d502      	bpl.n	801087e <_puts_r+0x2e>
 8010878:	6923      	ldr	r3, [r4, #16]
 801087a:	2b00      	cmp	r3, #0
 801087c:	d135      	bne.n	80108ea <_puts_r+0x9a>
 801087e:	4621      	mov	r1, r4
 8010880:	4628      	mov	r0, r5
 8010882:	f000 f8e7 	bl	8010a54 <__swsetup_r>
 8010886:	b380      	cbz	r0, 80108ea <_puts_r+0x9a>
 8010888:	f04f 35ff 	mov.w	r5, #4294967295
 801088c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801088e:	07da      	lsls	r2, r3, #31
 8010890:	d405      	bmi.n	801089e <_puts_r+0x4e>
 8010892:	89a3      	ldrh	r3, [r4, #12]
 8010894:	059b      	lsls	r3, r3, #22
 8010896:	d402      	bmi.n	801089e <_puts_r+0x4e>
 8010898:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801089a:	f000 fa23 	bl	8010ce4 <__retarget_lock_release_recursive>
 801089e:	4628      	mov	r0, r5
 80108a0:	bd70      	pop	{r4, r5, r6, pc}
 80108a2:	2b00      	cmp	r3, #0
 80108a4:	da04      	bge.n	80108b0 <_puts_r+0x60>
 80108a6:	69a2      	ldr	r2, [r4, #24]
 80108a8:	429a      	cmp	r2, r3
 80108aa:	dc17      	bgt.n	80108dc <_puts_r+0x8c>
 80108ac:	290a      	cmp	r1, #10
 80108ae:	d015      	beq.n	80108dc <_puts_r+0x8c>
 80108b0:	6823      	ldr	r3, [r4, #0]
 80108b2:	1c5a      	adds	r2, r3, #1
 80108b4:	6022      	str	r2, [r4, #0]
 80108b6:	7019      	strb	r1, [r3, #0]
 80108b8:	68a3      	ldr	r3, [r4, #8]
 80108ba:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80108be:	3b01      	subs	r3, #1
 80108c0:	60a3      	str	r3, [r4, #8]
 80108c2:	2900      	cmp	r1, #0
 80108c4:	d1ed      	bne.n	80108a2 <_puts_r+0x52>
 80108c6:	2b00      	cmp	r3, #0
 80108c8:	da11      	bge.n	80108ee <_puts_r+0x9e>
 80108ca:	4622      	mov	r2, r4
 80108cc:	210a      	movs	r1, #10
 80108ce:	4628      	mov	r0, r5
 80108d0:	f000 f881 	bl	80109d6 <__swbuf_r>
 80108d4:	3001      	adds	r0, #1
 80108d6:	d0d7      	beq.n	8010888 <_puts_r+0x38>
 80108d8:	250a      	movs	r5, #10
 80108da:	e7d7      	b.n	801088c <_puts_r+0x3c>
 80108dc:	4622      	mov	r2, r4
 80108de:	4628      	mov	r0, r5
 80108e0:	f000 f879 	bl	80109d6 <__swbuf_r>
 80108e4:	3001      	adds	r0, #1
 80108e6:	d1e7      	bne.n	80108b8 <_puts_r+0x68>
 80108e8:	e7ce      	b.n	8010888 <_puts_r+0x38>
 80108ea:	3e01      	subs	r6, #1
 80108ec:	e7e4      	b.n	80108b8 <_puts_r+0x68>
 80108ee:	6823      	ldr	r3, [r4, #0]
 80108f0:	1c5a      	adds	r2, r3, #1
 80108f2:	6022      	str	r2, [r4, #0]
 80108f4:	220a      	movs	r2, #10
 80108f6:	701a      	strb	r2, [r3, #0]
 80108f8:	e7ee      	b.n	80108d8 <_puts_r+0x88>
	...

080108fc <puts>:
 80108fc:	4b02      	ldr	r3, [pc, #8]	@ (8010908 <puts+0xc>)
 80108fe:	4601      	mov	r1, r0
 8010900:	6818      	ldr	r0, [r3, #0]
 8010902:	f7ff bfa5 	b.w	8010850 <_puts_r>
 8010906:	bf00      	nop
 8010908:	20000024 	.word	0x20000024

0801090c <siprintf>:
 801090c:	b40e      	push	{r1, r2, r3}
 801090e:	b510      	push	{r4, lr}
 8010910:	b09d      	sub	sp, #116	@ 0x74
 8010912:	ab1f      	add	r3, sp, #124	@ 0x7c
 8010914:	9002      	str	r0, [sp, #8]
 8010916:	9006      	str	r0, [sp, #24]
 8010918:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801091c:	480a      	ldr	r0, [pc, #40]	@ (8010948 <siprintf+0x3c>)
 801091e:	9107      	str	r1, [sp, #28]
 8010920:	9104      	str	r1, [sp, #16]
 8010922:	490a      	ldr	r1, [pc, #40]	@ (801094c <siprintf+0x40>)
 8010924:	f853 2b04 	ldr.w	r2, [r3], #4
 8010928:	9105      	str	r1, [sp, #20]
 801092a:	2400      	movs	r4, #0
 801092c:	a902      	add	r1, sp, #8
 801092e:	6800      	ldr	r0, [r0, #0]
 8010930:	9301      	str	r3, [sp, #4]
 8010932:	941b      	str	r4, [sp, #108]	@ 0x6c
 8010934:	f000 fb3a 	bl	8010fac <_svfiprintf_r>
 8010938:	9b02      	ldr	r3, [sp, #8]
 801093a:	701c      	strb	r4, [r3, #0]
 801093c:	b01d      	add	sp, #116	@ 0x74
 801093e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010942:	b003      	add	sp, #12
 8010944:	4770      	bx	lr
 8010946:	bf00      	nop
 8010948:	20000024 	.word	0x20000024
 801094c:	ffff0208 	.word	0xffff0208

08010950 <__sread>:
 8010950:	b510      	push	{r4, lr}
 8010952:	460c      	mov	r4, r1
 8010954:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010958:	f000 f974 	bl	8010c44 <_read_r>
 801095c:	2800      	cmp	r0, #0
 801095e:	bfab      	itete	ge
 8010960:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8010962:	89a3      	ldrhlt	r3, [r4, #12]
 8010964:	181b      	addge	r3, r3, r0
 8010966:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801096a:	bfac      	ite	ge
 801096c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801096e:	81a3      	strhlt	r3, [r4, #12]
 8010970:	bd10      	pop	{r4, pc}

08010972 <__swrite>:
 8010972:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010976:	461f      	mov	r7, r3
 8010978:	898b      	ldrh	r3, [r1, #12]
 801097a:	05db      	lsls	r3, r3, #23
 801097c:	4605      	mov	r5, r0
 801097e:	460c      	mov	r4, r1
 8010980:	4616      	mov	r6, r2
 8010982:	d505      	bpl.n	8010990 <__swrite+0x1e>
 8010984:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010988:	2302      	movs	r3, #2
 801098a:	2200      	movs	r2, #0
 801098c:	f000 f948 	bl	8010c20 <_lseek_r>
 8010990:	89a3      	ldrh	r3, [r4, #12]
 8010992:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010996:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801099a:	81a3      	strh	r3, [r4, #12]
 801099c:	4632      	mov	r2, r6
 801099e:	463b      	mov	r3, r7
 80109a0:	4628      	mov	r0, r5
 80109a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80109a6:	f000 b95f 	b.w	8010c68 <_write_r>

080109aa <__sseek>:
 80109aa:	b510      	push	{r4, lr}
 80109ac:	460c      	mov	r4, r1
 80109ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80109b2:	f000 f935 	bl	8010c20 <_lseek_r>
 80109b6:	1c43      	adds	r3, r0, #1
 80109b8:	89a3      	ldrh	r3, [r4, #12]
 80109ba:	bf15      	itete	ne
 80109bc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80109be:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80109c2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80109c6:	81a3      	strheq	r3, [r4, #12]
 80109c8:	bf18      	it	ne
 80109ca:	81a3      	strhne	r3, [r4, #12]
 80109cc:	bd10      	pop	{r4, pc}

080109ce <__sclose>:
 80109ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80109d2:	f000 b8b7 	b.w	8010b44 <_close_r>

080109d6 <__swbuf_r>:
 80109d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80109d8:	460e      	mov	r6, r1
 80109da:	4614      	mov	r4, r2
 80109dc:	4605      	mov	r5, r0
 80109de:	b118      	cbz	r0, 80109e8 <__swbuf_r+0x12>
 80109e0:	6a03      	ldr	r3, [r0, #32]
 80109e2:	b90b      	cbnz	r3, 80109e8 <__swbuf_r+0x12>
 80109e4:	f7ff feec 	bl	80107c0 <__sinit>
 80109e8:	69a3      	ldr	r3, [r4, #24]
 80109ea:	60a3      	str	r3, [r4, #8]
 80109ec:	89a3      	ldrh	r3, [r4, #12]
 80109ee:	071a      	lsls	r2, r3, #28
 80109f0:	d501      	bpl.n	80109f6 <__swbuf_r+0x20>
 80109f2:	6923      	ldr	r3, [r4, #16]
 80109f4:	b943      	cbnz	r3, 8010a08 <__swbuf_r+0x32>
 80109f6:	4621      	mov	r1, r4
 80109f8:	4628      	mov	r0, r5
 80109fa:	f000 f82b 	bl	8010a54 <__swsetup_r>
 80109fe:	b118      	cbz	r0, 8010a08 <__swbuf_r+0x32>
 8010a00:	f04f 37ff 	mov.w	r7, #4294967295
 8010a04:	4638      	mov	r0, r7
 8010a06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010a08:	6823      	ldr	r3, [r4, #0]
 8010a0a:	6922      	ldr	r2, [r4, #16]
 8010a0c:	1a98      	subs	r0, r3, r2
 8010a0e:	6963      	ldr	r3, [r4, #20]
 8010a10:	b2f6      	uxtb	r6, r6
 8010a12:	4283      	cmp	r3, r0
 8010a14:	4637      	mov	r7, r6
 8010a16:	dc05      	bgt.n	8010a24 <__swbuf_r+0x4e>
 8010a18:	4621      	mov	r1, r4
 8010a1a:	4628      	mov	r0, r5
 8010a1c:	f000 ff14 	bl	8011848 <_fflush_r>
 8010a20:	2800      	cmp	r0, #0
 8010a22:	d1ed      	bne.n	8010a00 <__swbuf_r+0x2a>
 8010a24:	68a3      	ldr	r3, [r4, #8]
 8010a26:	3b01      	subs	r3, #1
 8010a28:	60a3      	str	r3, [r4, #8]
 8010a2a:	6823      	ldr	r3, [r4, #0]
 8010a2c:	1c5a      	adds	r2, r3, #1
 8010a2e:	6022      	str	r2, [r4, #0]
 8010a30:	701e      	strb	r6, [r3, #0]
 8010a32:	6962      	ldr	r2, [r4, #20]
 8010a34:	1c43      	adds	r3, r0, #1
 8010a36:	429a      	cmp	r2, r3
 8010a38:	d004      	beq.n	8010a44 <__swbuf_r+0x6e>
 8010a3a:	89a3      	ldrh	r3, [r4, #12]
 8010a3c:	07db      	lsls	r3, r3, #31
 8010a3e:	d5e1      	bpl.n	8010a04 <__swbuf_r+0x2e>
 8010a40:	2e0a      	cmp	r6, #10
 8010a42:	d1df      	bne.n	8010a04 <__swbuf_r+0x2e>
 8010a44:	4621      	mov	r1, r4
 8010a46:	4628      	mov	r0, r5
 8010a48:	f000 fefe 	bl	8011848 <_fflush_r>
 8010a4c:	2800      	cmp	r0, #0
 8010a4e:	d0d9      	beq.n	8010a04 <__swbuf_r+0x2e>
 8010a50:	e7d6      	b.n	8010a00 <__swbuf_r+0x2a>
	...

08010a54 <__swsetup_r>:
 8010a54:	b538      	push	{r3, r4, r5, lr}
 8010a56:	4b29      	ldr	r3, [pc, #164]	@ (8010afc <__swsetup_r+0xa8>)
 8010a58:	4605      	mov	r5, r0
 8010a5a:	6818      	ldr	r0, [r3, #0]
 8010a5c:	460c      	mov	r4, r1
 8010a5e:	b118      	cbz	r0, 8010a68 <__swsetup_r+0x14>
 8010a60:	6a03      	ldr	r3, [r0, #32]
 8010a62:	b90b      	cbnz	r3, 8010a68 <__swsetup_r+0x14>
 8010a64:	f7ff feac 	bl	80107c0 <__sinit>
 8010a68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010a6c:	0719      	lsls	r1, r3, #28
 8010a6e:	d422      	bmi.n	8010ab6 <__swsetup_r+0x62>
 8010a70:	06da      	lsls	r2, r3, #27
 8010a72:	d407      	bmi.n	8010a84 <__swsetup_r+0x30>
 8010a74:	2209      	movs	r2, #9
 8010a76:	602a      	str	r2, [r5, #0]
 8010a78:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010a7c:	81a3      	strh	r3, [r4, #12]
 8010a7e:	f04f 30ff 	mov.w	r0, #4294967295
 8010a82:	e033      	b.n	8010aec <__swsetup_r+0x98>
 8010a84:	0758      	lsls	r0, r3, #29
 8010a86:	d512      	bpl.n	8010aae <__swsetup_r+0x5a>
 8010a88:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010a8a:	b141      	cbz	r1, 8010a9e <__swsetup_r+0x4a>
 8010a8c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010a90:	4299      	cmp	r1, r3
 8010a92:	d002      	beq.n	8010a9a <__swsetup_r+0x46>
 8010a94:	4628      	mov	r0, r5
 8010a96:	f000 f935 	bl	8010d04 <_free_r>
 8010a9a:	2300      	movs	r3, #0
 8010a9c:	6363      	str	r3, [r4, #52]	@ 0x34
 8010a9e:	89a3      	ldrh	r3, [r4, #12]
 8010aa0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010aa4:	81a3      	strh	r3, [r4, #12]
 8010aa6:	2300      	movs	r3, #0
 8010aa8:	6063      	str	r3, [r4, #4]
 8010aaa:	6923      	ldr	r3, [r4, #16]
 8010aac:	6023      	str	r3, [r4, #0]
 8010aae:	89a3      	ldrh	r3, [r4, #12]
 8010ab0:	f043 0308 	orr.w	r3, r3, #8
 8010ab4:	81a3      	strh	r3, [r4, #12]
 8010ab6:	6923      	ldr	r3, [r4, #16]
 8010ab8:	b94b      	cbnz	r3, 8010ace <__swsetup_r+0x7a>
 8010aba:	89a3      	ldrh	r3, [r4, #12]
 8010abc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010ac0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010ac4:	d003      	beq.n	8010ace <__swsetup_r+0x7a>
 8010ac6:	4621      	mov	r1, r4
 8010ac8:	4628      	mov	r0, r5
 8010aca:	f000 ff0b 	bl	80118e4 <__smakebuf_r>
 8010ace:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010ad2:	f013 0201 	ands.w	r2, r3, #1
 8010ad6:	d00a      	beq.n	8010aee <__swsetup_r+0x9a>
 8010ad8:	2200      	movs	r2, #0
 8010ada:	60a2      	str	r2, [r4, #8]
 8010adc:	6962      	ldr	r2, [r4, #20]
 8010ade:	4252      	negs	r2, r2
 8010ae0:	61a2      	str	r2, [r4, #24]
 8010ae2:	6922      	ldr	r2, [r4, #16]
 8010ae4:	b942      	cbnz	r2, 8010af8 <__swsetup_r+0xa4>
 8010ae6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010aea:	d1c5      	bne.n	8010a78 <__swsetup_r+0x24>
 8010aec:	bd38      	pop	{r3, r4, r5, pc}
 8010aee:	0799      	lsls	r1, r3, #30
 8010af0:	bf58      	it	pl
 8010af2:	6962      	ldrpl	r2, [r4, #20]
 8010af4:	60a2      	str	r2, [r4, #8]
 8010af6:	e7f4      	b.n	8010ae2 <__swsetup_r+0x8e>
 8010af8:	2000      	movs	r0, #0
 8010afa:	e7f7      	b.n	8010aec <__swsetup_r+0x98>
 8010afc:	20000024 	.word	0x20000024

08010b00 <memmove>:
 8010b00:	4288      	cmp	r0, r1
 8010b02:	b510      	push	{r4, lr}
 8010b04:	eb01 0402 	add.w	r4, r1, r2
 8010b08:	d902      	bls.n	8010b10 <memmove+0x10>
 8010b0a:	4284      	cmp	r4, r0
 8010b0c:	4623      	mov	r3, r4
 8010b0e:	d807      	bhi.n	8010b20 <memmove+0x20>
 8010b10:	1e43      	subs	r3, r0, #1
 8010b12:	42a1      	cmp	r1, r4
 8010b14:	d008      	beq.n	8010b28 <memmove+0x28>
 8010b16:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010b1a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010b1e:	e7f8      	b.n	8010b12 <memmove+0x12>
 8010b20:	4402      	add	r2, r0
 8010b22:	4601      	mov	r1, r0
 8010b24:	428a      	cmp	r2, r1
 8010b26:	d100      	bne.n	8010b2a <memmove+0x2a>
 8010b28:	bd10      	pop	{r4, pc}
 8010b2a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010b2e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010b32:	e7f7      	b.n	8010b24 <memmove+0x24>

08010b34 <memset>:
 8010b34:	4402      	add	r2, r0
 8010b36:	4603      	mov	r3, r0
 8010b38:	4293      	cmp	r3, r2
 8010b3a:	d100      	bne.n	8010b3e <memset+0xa>
 8010b3c:	4770      	bx	lr
 8010b3e:	f803 1b01 	strb.w	r1, [r3], #1
 8010b42:	e7f9      	b.n	8010b38 <memset+0x4>

08010b44 <_close_r>:
 8010b44:	b538      	push	{r3, r4, r5, lr}
 8010b46:	4d06      	ldr	r5, [pc, #24]	@ (8010b60 <_close_r+0x1c>)
 8010b48:	2300      	movs	r3, #0
 8010b4a:	4604      	mov	r4, r0
 8010b4c:	4608      	mov	r0, r1
 8010b4e:	602b      	str	r3, [r5, #0]
 8010b50:	f7f1 fb3f 	bl	80021d2 <_close>
 8010b54:	1c43      	adds	r3, r0, #1
 8010b56:	d102      	bne.n	8010b5e <_close_r+0x1a>
 8010b58:	682b      	ldr	r3, [r5, #0]
 8010b5a:	b103      	cbz	r3, 8010b5e <_close_r+0x1a>
 8010b5c:	6023      	str	r3, [r4, #0]
 8010b5e:	bd38      	pop	{r3, r4, r5, pc}
 8010b60:	20006434 	.word	0x20006434

08010b64 <_reclaim_reent>:
 8010b64:	4b2d      	ldr	r3, [pc, #180]	@ (8010c1c <_reclaim_reent+0xb8>)
 8010b66:	681b      	ldr	r3, [r3, #0]
 8010b68:	4283      	cmp	r3, r0
 8010b6a:	b570      	push	{r4, r5, r6, lr}
 8010b6c:	4604      	mov	r4, r0
 8010b6e:	d053      	beq.n	8010c18 <_reclaim_reent+0xb4>
 8010b70:	69c3      	ldr	r3, [r0, #28]
 8010b72:	b31b      	cbz	r3, 8010bbc <_reclaim_reent+0x58>
 8010b74:	68db      	ldr	r3, [r3, #12]
 8010b76:	b163      	cbz	r3, 8010b92 <_reclaim_reent+0x2e>
 8010b78:	2500      	movs	r5, #0
 8010b7a:	69e3      	ldr	r3, [r4, #28]
 8010b7c:	68db      	ldr	r3, [r3, #12]
 8010b7e:	5959      	ldr	r1, [r3, r5]
 8010b80:	b9b1      	cbnz	r1, 8010bb0 <_reclaim_reent+0x4c>
 8010b82:	3504      	adds	r5, #4
 8010b84:	2d80      	cmp	r5, #128	@ 0x80
 8010b86:	d1f8      	bne.n	8010b7a <_reclaim_reent+0x16>
 8010b88:	69e3      	ldr	r3, [r4, #28]
 8010b8a:	4620      	mov	r0, r4
 8010b8c:	68d9      	ldr	r1, [r3, #12]
 8010b8e:	f000 f8b9 	bl	8010d04 <_free_r>
 8010b92:	69e3      	ldr	r3, [r4, #28]
 8010b94:	6819      	ldr	r1, [r3, #0]
 8010b96:	b111      	cbz	r1, 8010b9e <_reclaim_reent+0x3a>
 8010b98:	4620      	mov	r0, r4
 8010b9a:	f000 f8b3 	bl	8010d04 <_free_r>
 8010b9e:	69e3      	ldr	r3, [r4, #28]
 8010ba0:	689d      	ldr	r5, [r3, #8]
 8010ba2:	b15d      	cbz	r5, 8010bbc <_reclaim_reent+0x58>
 8010ba4:	4629      	mov	r1, r5
 8010ba6:	4620      	mov	r0, r4
 8010ba8:	682d      	ldr	r5, [r5, #0]
 8010baa:	f000 f8ab 	bl	8010d04 <_free_r>
 8010bae:	e7f8      	b.n	8010ba2 <_reclaim_reent+0x3e>
 8010bb0:	680e      	ldr	r6, [r1, #0]
 8010bb2:	4620      	mov	r0, r4
 8010bb4:	f000 f8a6 	bl	8010d04 <_free_r>
 8010bb8:	4631      	mov	r1, r6
 8010bba:	e7e1      	b.n	8010b80 <_reclaim_reent+0x1c>
 8010bbc:	6961      	ldr	r1, [r4, #20]
 8010bbe:	b111      	cbz	r1, 8010bc6 <_reclaim_reent+0x62>
 8010bc0:	4620      	mov	r0, r4
 8010bc2:	f000 f89f 	bl	8010d04 <_free_r>
 8010bc6:	69e1      	ldr	r1, [r4, #28]
 8010bc8:	b111      	cbz	r1, 8010bd0 <_reclaim_reent+0x6c>
 8010bca:	4620      	mov	r0, r4
 8010bcc:	f000 f89a 	bl	8010d04 <_free_r>
 8010bd0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8010bd2:	b111      	cbz	r1, 8010bda <_reclaim_reent+0x76>
 8010bd4:	4620      	mov	r0, r4
 8010bd6:	f000 f895 	bl	8010d04 <_free_r>
 8010bda:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010bdc:	b111      	cbz	r1, 8010be4 <_reclaim_reent+0x80>
 8010bde:	4620      	mov	r0, r4
 8010be0:	f000 f890 	bl	8010d04 <_free_r>
 8010be4:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8010be6:	b111      	cbz	r1, 8010bee <_reclaim_reent+0x8a>
 8010be8:	4620      	mov	r0, r4
 8010bea:	f000 f88b 	bl	8010d04 <_free_r>
 8010bee:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8010bf0:	b111      	cbz	r1, 8010bf8 <_reclaim_reent+0x94>
 8010bf2:	4620      	mov	r0, r4
 8010bf4:	f000 f886 	bl	8010d04 <_free_r>
 8010bf8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8010bfa:	b111      	cbz	r1, 8010c02 <_reclaim_reent+0x9e>
 8010bfc:	4620      	mov	r0, r4
 8010bfe:	f000 f881 	bl	8010d04 <_free_r>
 8010c02:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8010c04:	b111      	cbz	r1, 8010c0c <_reclaim_reent+0xa8>
 8010c06:	4620      	mov	r0, r4
 8010c08:	f000 f87c 	bl	8010d04 <_free_r>
 8010c0c:	6a23      	ldr	r3, [r4, #32]
 8010c0e:	b11b      	cbz	r3, 8010c18 <_reclaim_reent+0xb4>
 8010c10:	4620      	mov	r0, r4
 8010c12:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010c16:	4718      	bx	r3
 8010c18:	bd70      	pop	{r4, r5, r6, pc}
 8010c1a:	bf00      	nop
 8010c1c:	20000024 	.word	0x20000024

08010c20 <_lseek_r>:
 8010c20:	b538      	push	{r3, r4, r5, lr}
 8010c22:	4d07      	ldr	r5, [pc, #28]	@ (8010c40 <_lseek_r+0x20>)
 8010c24:	4604      	mov	r4, r0
 8010c26:	4608      	mov	r0, r1
 8010c28:	4611      	mov	r1, r2
 8010c2a:	2200      	movs	r2, #0
 8010c2c:	602a      	str	r2, [r5, #0]
 8010c2e:	461a      	mov	r2, r3
 8010c30:	f7f1 faf6 	bl	8002220 <_lseek>
 8010c34:	1c43      	adds	r3, r0, #1
 8010c36:	d102      	bne.n	8010c3e <_lseek_r+0x1e>
 8010c38:	682b      	ldr	r3, [r5, #0]
 8010c3a:	b103      	cbz	r3, 8010c3e <_lseek_r+0x1e>
 8010c3c:	6023      	str	r3, [r4, #0]
 8010c3e:	bd38      	pop	{r3, r4, r5, pc}
 8010c40:	20006434 	.word	0x20006434

08010c44 <_read_r>:
 8010c44:	b538      	push	{r3, r4, r5, lr}
 8010c46:	4d07      	ldr	r5, [pc, #28]	@ (8010c64 <_read_r+0x20>)
 8010c48:	4604      	mov	r4, r0
 8010c4a:	4608      	mov	r0, r1
 8010c4c:	4611      	mov	r1, r2
 8010c4e:	2200      	movs	r2, #0
 8010c50:	602a      	str	r2, [r5, #0]
 8010c52:	461a      	mov	r2, r3
 8010c54:	f7f1 faa0 	bl	8002198 <_read>
 8010c58:	1c43      	adds	r3, r0, #1
 8010c5a:	d102      	bne.n	8010c62 <_read_r+0x1e>
 8010c5c:	682b      	ldr	r3, [r5, #0]
 8010c5e:	b103      	cbz	r3, 8010c62 <_read_r+0x1e>
 8010c60:	6023      	str	r3, [r4, #0]
 8010c62:	bd38      	pop	{r3, r4, r5, pc}
 8010c64:	20006434 	.word	0x20006434

08010c68 <_write_r>:
 8010c68:	b538      	push	{r3, r4, r5, lr}
 8010c6a:	4d07      	ldr	r5, [pc, #28]	@ (8010c88 <_write_r+0x20>)
 8010c6c:	4604      	mov	r4, r0
 8010c6e:	4608      	mov	r0, r1
 8010c70:	4611      	mov	r1, r2
 8010c72:	2200      	movs	r2, #0
 8010c74:	602a      	str	r2, [r5, #0]
 8010c76:	461a      	mov	r2, r3
 8010c78:	f7f0 fea0 	bl	80019bc <_write>
 8010c7c:	1c43      	adds	r3, r0, #1
 8010c7e:	d102      	bne.n	8010c86 <_write_r+0x1e>
 8010c80:	682b      	ldr	r3, [r5, #0]
 8010c82:	b103      	cbz	r3, 8010c86 <_write_r+0x1e>
 8010c84:	6023      	str	r3, [r4, #0]
 8010c86:	bd38      	pop	{r3, r4, r5, pc}
 8010c88:	20006434 	.word	0x20006434

08010c8c <__errno>:
 8010c8c:	4b01      	ldr	r3, [pc, #4]	@ (8010c94 <__errno+0x8>)
 8010c8e:	6818      	ldr	r0, [r3, #0]
 8010c90:	4770      	bx	lr
 8010c92:	bf00      	nop
 8010c94:	20000024 	.word	0x20000024

08010c98 <__libc_init_array>:
 8010c98:	b570      	push	{r4, r5, r6, lr}
 8010c9a:	4d0d      	ldr	r5, [pc, #52]	@ (8010cd0 <__libc_init_array+0x38>)
 8010c9c:	4c0d      	ldr	r4, [pc, #52]	@ (8010cd4 <__libc_init_array+0x3c>)
 8010c9e:	1b64      	subs	r4, r4, r5
 8010ca0:	10a4      	asrs	r4, r4, #2
 8010ca2:	2600      	movs	r6, #0
 8010ca4:	42a6      	cmp	r6, r4
 8010ca6:	d109      	bne.n	8010cbc <__libc_init_array+0x24>
 8010ca8:	4d0b      	ldr	r5, [pc, #44]	@ (8010cd8 <__libc_init_array+0x40>)
 8010caa:	4c0c      	ldr	r4, [pc, #48]	@ (8010cdc <__libc_init_array+0x44>)
 8010cac:	f000 febe 	bl	8011a2c <_init>
 8010cb0:	1b64      	subs	r4, r4, r5
 8010cb2:	10a4      	asrs	r4, r4, #2
 8010cb4:	2600      	movs	r6, #0
 8010cb6:	42a6      	cmp	r6, r4
 8010cb8:	d105      	bne.n	8010cc6 <__libc_init_array+0x2e>
 8010cba:	bd70      	pop	{r4, r5, r6, pc}
 8010cbc:	f855 3b04 	ldr.w	r3, [r5], #4
 8010cc0:	4798      	blx	r3
 8010cc2:	3601      	adds	r6, #1
 8010cc4:	e7ee      	b.n	8010ca4 <__libc_init_array+0xc>
 8010cc6:	f855 3b04 	ldr.w	r3, [r5], #4
 8010cca:	4798      	blx	r3
 8010ccc:	3601      	adds	r6, #1
 8010cce:	e7f2      	b.n	8010cb6 <__libc_init_array+0x1e>
 8010cd0:	0801219c 	.word	0x0801219c
 8010cd4:	0801219c 	.word	0x0801219c
 8010cd8:	0801219c 	.word	0x0801219c
 8010cdc:	080121a0 	.word	0x080121a0

08010ce0 <__retarget_lock_init_recursive>:
 8010ce0:	4770      	bx	lr

08010ce2 <__retarget_lock_acquire_recursive>:
 8010ce2:	4770      	bx	lr

08010ce4 <__retarget_lock_release_recursive>:
 8010ce4:	4770      	bx	lr

08010ce6 <memcpy>:
 8010ce6:	440a      	add	r2, r1
 8010ce8:	4291      	cmp	r1, r2
 8010cea:	f100 33ff 	add.w	r3, r0, #4294967295
 8010cee:	d100      	bne.n	8010cf2 <memcpy+0xc>
 8010cf0:	4770      	bx	lr
 8010cf2:	b510      	push	{r4, lr}
 8010cf4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010cf8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010cfc:	4291      	cmp	r1, r2
 8010cfe:	d1f9      	bne.n	8010cf4 <memcpy+0xe>
 8010d00:	bd10      	pop	{r4, pc}
	...

08010d04 <_free_r>:
 8010d04:	b538      	push	{r3, r4, r5, lr}
 8010d06:	4605      	mov	r5, r0
 8010d08:	2900      	cmp	r1, #0
 8010d0a:	d041      	beq.n	8010d90 <_free_r+0x8c>
 8010d0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010d10:	1f0c      	subs	r4, r1, #4
 8010d12:	2b00      	cmp	r3, #0
 8010d14:	bfb8      	it	lt
 8010d16:	18e4      	addlt	r4, r4, r3
 8010d18:	f000 f8e0 	bl	8010edc <__malloc_lock>
 8010d1c:	4a1d      	ldr	r2, [pc, #116]	@ (8010d94 <_free_r+0x90>)
 8010d1e:	6813      	ldr	r3, [r2, #0]
 8010d20:	b933      	cbnz	r3, 8010d30 <_free_r+0x2c>
 8010d22:	6063      	str	r3, [r4, #4]
 8010d24:	6014      	str	r4, [r2, #0]
 8010d26:	4628      	mov	r0, r5
 8010d28:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010d2c:	f000 b8dc 	b.w	8010ee8 <__malloc_unlock>
 8010d30:	42a3      	cmp	r3, r4
 8010d32:	d908      	bls.n	8010d46 <_free_r+0x42>
 8010d34:	6820      	ldr	r0, [r4, #0]
 8010d36:	1821      	adds	r1, r4, r0
 8010d38:	428b      	cmp	r3, r1
 8010d3a:	bf01      	itttt	eq
 8010d3c:	6819      	ldreq	r1, [r3, #0]
 8010d3e:	685b      	ldreq	r3, [r3, #4]
 8010d40:	1809      	addeq	r1, r1, r0
 8010d42:	6021      	streq	r1, [r4, #0]
 8010d44:	e7ed      	b.n	8010d22 <_free_r+0x1e>
 8010d46:	461a      	mov	r2, r3
 8010d48:	685b      	ldr	r3, [r3, #4]
 8010d4a:	b10b      	cbz	r3, 8010d50 <_free_r+0x4c>
 8010d4c:	42a3      	cmp	r3, r4
 8010d4e:	d9fa      	bls.n	8010d46 <_free_r+0x42>
 8010d50:	6811      	ldr	r1, [r2, #0]
 8010d52:	1850      	adds	r0, r2, r1
 8010d54:	42a0      	cmp	r0, r4
 8010d56:	d10b      	bne.n	8010d70 <_free_r+0x6c>
 8010d58:	6820      	ldr	r0, [r4, #0]
 8010d5a:	4401      	add	r1, r0
 8010d5c:	1850      	adds	r0, r2, r1
 8010d5e:	4283      	cmp	r3, r0
 8010d60:	6011      	str	r1, [r2, #0]
 8010d62:	d1e0      	bne.n	8010d26 <_free_r+0x22>
 8010d64:	6818      	ldr	r0, [r3, #0]
 8010d66:	685b      	ldr	r3, [r3, #4]
 8010d68:	6053      	str	r3, [r2, #4]
 8010d6a:	4408      	add	r0, r1
 8010d6c:	6010      	str	r0, [r2, #0]
 8010d6e:	e7da      	b.n	8010d26 <_free_r+0x22>
 8010d70:	d902      	bls.n	8010d78 <_free_r+0x74>
 8010d72:	230c      	movs	r3, #12
 8010d74:	602b      	str	r3, [r5, #0]
 8010d76:	e7d6      	b.n	8010d26 <_free_r+0x22>
 8010d78:	6820      	ldr	r0, [r4, #0]
 8010d7a:	1821      	adds	r1, r4, r0
 8010d7c:	428b      	cmp	r3, r1
 8010d7e:	bf04      	itt	eq
 8010d80:	6819      	ldreq	r1, [r3, #0]
 8010d82:	685b      	ldreq	r3, [r3, #4]
 8010d84:	6063      	str	r3, [r4, #4]
 8010d86:	bf04      	itt	eq
 8010d88:	1809      	addeq	r1, r1, r0
 8010d8a:	6021      	streq	r1, [r4, #0]
 8010d8c:	6054      	str	r4, [r2, #4]
 8010d8e:	e7ca      	b.n	8010d26 <_free_r+0x22>
 8010d90:	bd38      	pop	{r3, r4, r5, pc}
 8010d92:	bf00      	nop
 8010d94:	20006440 	.word	0x20006440

08010d98 <sbrk_aligned>:
 8010d98:	b570      	push	{r4, r5, r6, lr}
 8010d9a:	4e0f      	ldr	r6, [pc, #60]	@ (8010dd8 <sbrk_aligned+0x40>)
 8010d9c:	460c      	mov	r4, r1
 8010d9e:	6831      	ldr	r1, [r6, #0]
 8010da0:	4605      	mov	r5, r0
 8010da2:	b911      	cbnz	r1, 8010daa <sbrk_aligned+0x12>
 8010da4:	f000 fdfc 	bl	80119a0 <_sbrk_r>
 8010da8:	6030      	str	r0, [r6, #0]
 8010daa:	4621      	mov	r1, r4
 8010dac:	4628      	mov	r0, r5
 8010dae:	f000 fdf7 	bl	80119a0 <_sbrk_r>
 8010db2:	1c43      	adds	r3, r0, #1
 8010db4:	d103      	bne.n	8010dbe <sbrk_aligned+0x26>
 8010db6:	f04f 34ff 	mov.w	r4, #4294967295
 8010dba:	4620      	mov	r0, r4
 8010dbc:	bd70      	pop	{r4, r5, r6, pc}
 8010dbe:	1cc4      	adds	r4, r0, #3
 8010dc0:	f024 0403 	bic.w	r4, r4, #3
 8010dc4:	42a0      	cmp	r0, r4
 8010dc6:	d0f8      	beq.n	8010dba <sbrk_aligned+0x22>
 8010dc8:	1a21      	subs	r1, r4, r0
 8010dca:	4628      	mov	r0, r5
 8010dcc:	f000 fde8 	bl	80119a0 <_sbrk_r>
 8010dd0:	3001      	adds	r0, #1
 8010dd2:	d1f2      	bne.n	8010dba <sbrk_aligned+0x22>
 8010dd4:	e7ef      	b.n	8010db6 <sbrk_aligned+0x1e>
 8010dd6:	bf00      	nop
 8010dd8:	2000643c 	.word	0x2000643c

08010ddc <_malloc_r>:
 8010ddc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010de0:	1ccd      	adds	r5, r1, #3
 8010de2:	f025 0503 	bic.w	r5, r5, #3
 8010de6:	3508      	adds	r5, #8
 8010de8:	2d0c      	cmp	r5, #12
 8010dea:	bf38      	it	cc
 8010dec:	250c      	movcc	r5, #12
 8010dee:	2d00      	cmp	r5, #0
 8010df0:	4606      	mov	r6, r0
 8010df2:	db01      	blt.n	8010df8 <_malloc_r+0x1c>
 8010df4:	42a9      	cmp	r1, r5
 8010df6:	d904      	bls.n	8010e02 <_malloc_r+0x26>
 8010df8:	230c      	movs	r3, #12
 8010dfa:	6033      	str	r3, [r6, #0]
 8010dfc:	2000      	movs	r0, #0
 8010dfe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010e02:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8010ed8 <_malloc_r+0xfc>
 8010e06:	f000 f869 	bl	8010edc <__malloc_lock>
 8010e0a:	f8d8 3000 	ldr.w	r3, [r8]
 8010e0e:	461c      	mov	r4, r3
 8010e10:	bb44      	cbnz	r4, 8010e64 <_malloc_r+0x88>
 8010e12:	4629      	mov	r1, r5
 8010e14:	4630      	mov	r0, r6
 8010e16:	f7ff ffbf 	bl	8010d98 <sbrk_aligned>
 8010e1a:	1c43      	adds	r3, r0, #1
 8010e1c:	4604      	mov	r4, r0
 8010e1e:	d158      	bne.n	8010ed2 <_malloc_r+0xf6>
 8010e20:	f8d8 4000 	ldr.w	r4, [r8]
 8010e24:	4627      	mov	r7, r4
 8010e26:	2f00      	cmp	r7, #0
 8010e28:	d143      	bne.n	8010eb2 <_malloc_r+0xd6>
 8010e2a:	2c00      	cmp	r4, #0
 8010e2c:	d04b      	beq.n	8010ec6 <_malloc_r+0xea>
 8010e2e:	6823      	ldr	r3, [r4, #0]
 8010e30:	4639      	mov	r1, r7
 8010e32:	4630      	mov	r0, r6
 8010e34:	eb04 0903 	add.w	r9, r4, r3
 8010e38:	f000 fdb2 	bl	80119a0 <_sbrk_r>
 8010e3c:	4581      	cmp	r9, r0
 8010e3e:	d142      	bne.n	8010ec6 <_malloc_r+0xea>
 8010e40:	6821      	ldr	r1, [r4, #0]
 8010e42:	1a6d      	subs	r5, r5, r1
 8010e44:	4629      	mov	r1, r5
 8010e46:	4630      	mov	r0, r6
 8010e48:	f7ff ffa6 	bl	8010d98 <sbrk_aligned>
 8010e4c:	3001      	adds	r0, #1
 8010e4e:	d03a      	beq.n	8010ec6 <_malloc_r+0xea>
 8010e50:	6823      	ldr	r3, [r4, #0]
 8010e52:	442b      	add	r3, r5
 8010e54:	6023      	str	r3, [r4, #0]
 8010e56:	f8d8 3000 	ldr.w	r3, [r8]
 8010e5a:	685a      	ldr	r2, [r3, #4]
 8010e5c:	bb62      	cbnz	r2, 8010eb8 <_malloc_r+0xdc>
 8010e5e:	f8c8 7000 	str.w	r7, [r8]
 8010e62:	e00f      	b.n	8010e84 <_malloc_r+0xa8>
 8010e64:	6822      	ldr	r2, [r4, #0]
 8010e66:	1b52      	subs	r2, r2, r5
 8010e68:	d420      	bmi.n	8010eac <_malloc_r+0xd0>
 8010e6a:	2a0b      	cmp	r2, #11
 8010e6c:	d917      	bls.n	8010e9e <_malloc_r+0xc2>
 8010e6e:	1961      	adds	r1, r4, r5
 8010e70:	42a3      	cmp	r3, r4
 8010e72:	6025      	str	r5, [r4, #0]
 8010e74:	bf18      	it	ne
 8010e76:	6059      	strne	r1, [r3, #4]
 8010e78:	6863      	ldr	r3, [r4, #4]
 8010e7a:	bf08      	it	eq
 8010e7c:	f8c8 1000 	streq.w	r1, [r8]
 8010e80:	5162      	str	r2, [r4, r5]
 8010e82:	604b      	str	r3, [r1, #4]
 8010e84:	4630      	mov	r0, r6
 8010e86:	f000 f82f 	bl	8010ee8 <__malloc_unlock>
 8010e8a:	f104 000b 	add.w	r0, r4, #11
 8010e8e:	1d23      	adds	r3, r4, #4
 8010e90:	f020 0007 	bic.w	r0, r0, #7
 8010e94:	1ac2      	subs	r2, r0, r3
 8010e96:	bf1c      	itt	ne
 8010e98:	1a1b      	subne	r3, r3, r0
 8010e9a:	50a3      	strne	r3, [r4, r2]
 8010e9c:	e7af      	b.n	8010dfe <_malloc_r+0x22>
 8010e9e:	6862      	ldr	r2, [r4, #4]
 8010ea0:	42a3      	cmp	r3, r4
 8010ea2:	bf0c      	ite	eq
 8010ea4:	f8c8 2000 	streq.w	r2, [r8]
 8010ea8:	605a      	strne	r2, [r3, #4]
 8010eaa:	e7eb      	b.n	8010e84 <_malloc_r+0xa8>
 8010eac:	4623      	mov	r3, r4
 8010eae:	6864      	ldr	r4, [r4, #4]
 8010eb0:	e7ae      	b.n	8010e10 <_malloc_r+0x34>
 8010eb2:	463c      	mov	r4, r7
 8010eb4:	687f      	ldr	r7, [r7, #4]
 8010eb6:	e7b6      	b.n	8010e26 <_malloc_r+0x4a>
 8010eb8:	461a      	mov	r2, r3
 8010eba:	685b      	ldr	r3, [r3, #4]
 8010ebc:	42a3      	cmp	r3, r4
 8010ebe:	d1fb      	bne.n	8010eb8 <_malloc_r+0xdc>
 8010ec0:	2300      	movs	r3, #0
 8010ec2:	6053      	str	r3, [r2, #4]
 8010ec4:	e7de      	b.n	8010e84 <_malloc_r+0xa8>
 8010ec6:	230c      	movs	r3, #12
 8010ec8:	6033      	str	r3, [r6, #0]
 8010eca:	4630      	mov	r0, r6
 8010ecc:	f000 f80c 	bl	8010ee8 <__malloc_unlock>
 8010ed0:	e794      	b.n	8010dfc <_malloc_r+0x20>
 8010ed2:	6005      	str	r5, [r0, #0]
 8010ed4:	e7d6      	b.n	8010e84 <_malloc_r+0xa8>
 8010ed6:	bf00      	nop
 8010ed8:	20006440 	.word	0x20006440

08010edc <__malloc_lock>:
 8010edc:	4801      	ldr	r0, [pc, #4]	@ (8010ee4 <__malloc_lock+0x8>)
 8010ede:	f7ff bf00 	b.w	8010ce2 <__retarget_lock_acquire_recursive>
 8010ee2:	bf00      	nop
 8010ee4:	20006438 	.word	0x20006438

08010ee8 <__malloc_unlock>:
 8010ee8:	4801      	ldr	r0, [pc, #4]	@ (8010ef0 <__malloc_unlock+0x8>)
 8010eea:	f7ff befb 	b.w	8010ce4 <__retarget_lock_release_recursive>
 8010eee:	bf00      	nop
 8010ef0:	20006438 	.word	0x20006438

08010ef4 <__ssputs_r>:
 8010ef4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010ef8:	688e      	ldr	r6, [r1, #8]
 8010efa:	461f      	mov	r7, r3
 8010efc:	42be      	cmp	r6, r7
 8010efe:	680b      	ldr	r3, [r1, #0]
 8010f00:	4682      	mov	sl, r0
 8010f02:	460c      	mov	r4, r1
 8010f04:	4690      	mov	r8, r2
 8010f06:	d82d      	bhi.n	8010f64 <__ssputs_r+0x70>
 8010f08:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010f0c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8010f10:	d026      	beq.n	8010f60 <__ssputs_r+0x6c>
 8010f12:	6965      	ldr	r5, [r4, #20]
 8010f14:	6909      	ldr	r1, [r1, #16]
 8010f16:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010f1a:	eba3 0901 	sub.w	r9, r3, r1
 8010f1e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010f22:	1c7b      	adds	r3, r7, #1
 8010f24:	444b      	add	r3, r9
 8010f26:	106d      	asrs	r5, r5, #1
 8010f28:	429d      	cmp	r5, r3
 8010f2a:	bf38      	it	cc
 8010f2c:	461d      	movcc	r5, r3
 8010f2e:	0553      	lsls	r3, r2, #21
 8010f30:	d527      	bpl.n	8010f82 <__ssputs_r+0x8e>
 8010f32:	4629      	mov	r1, r5
 8010f34:	f7ff ff52 	bl	8010ddc <_malloc_r>
 8010f38:	4606      	mov	r6, r0
 8010f3a:	b360      	cbz	r0, 8010f96 <__ssputs_r+0xa2>
 8010f3c:	6921      	ldr	r1, [r4, #16]
 8010f3e:	464a      	mov	r2, r9
 8010f40:	f7ff fed1 	bl	8010ce6 <memcpy>
 8010f44:	89a3      	ldrh	r3, [r4, #12]
 8010f46:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8010f4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010f4e:	81a3      	strh	r3, [r4, #12]
 8010f50:	6126      	str	r6, [r4, #16]
 8010f52:	6165      	str	r5, [r4, #20]
 8010f54:	444e      	add	r6, r9
 8010f56:	eba5 0509 	sub.w	r5, r5, r9
 8010f5a:	6026      	str	r6, [r4, #0]
 8010f5c:	60a5      	str	r5, [r4, #8]
 8010f5e:	463e      	mov	r6, r7
 8010f60:	42be      	cmp	r6, r7
 8010f62:	d900      	bls.n	8010f66 <__ssputs_r+0x72>
 8010f64:	463e      	mov	r6, r7
 8010f66:	6820      	ldr	r0, [r4, #0]
 8010f68:	4632      	mov	r2, r6
 8010f6a:	4641      	mov	r1, r8
 8010f6c:	f7ff fdc8 	bl	8010b00 <memmove>
 8010f70:	68a3      	ldr	r3, [r4, #8]
 8010f72:	1b9b      	subs	r3, r3, r6
 8010f74:	60a3      	str	r3, [r4, #8]
 8010f76:	6823      	ldr	r3, [r4, #0]
 8010f78:	4433      	add	r3, r6
 8010f7a:	6023      	str	r3, [r4, #0]
 8010f7c:	2000      	movs	r0, #0
 8010f7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010f82:	462a      	mov	r2, r5
 8010f84:	f000 fd1c 	bl	80119c0 <_realloc_r>
 8010f88:	4606      	mov	r6, r0
 8010f8a:	2800      	cmp	r0, #0
 8010f8c:	d1e0      	bne.n	8010f50 <__ssputs_r+0x5c>
 8010f8e:	6921      	ldr	r1, [r4, #16]
 8010f90:	4650      	mov	r0, sl
 8010f92:	f7ff feb7 	bl	8010d04 <_free_r>
 8010f96:	230c      	movs	r3, #12
 8010f98:	f8ca 3000 	str.w	r3, [sl]
 8010f9c:	89a3      	ldrh	r3, [r4, #12]
 8010f9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010fa2:	81a3      	strh	r3, [r4, #12]
 8010fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8010fa8:	e7e9      	b.n	8010f7e <__ssputs_r+0x8a>
	...

08010fac <_svfiprintf_r>:
 8010fac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010fb0:	4698      	mov	r8, r3
 8010fb2:	898b      	ldrh	r3, [r1, #12]
 8010fb4:	061b      	lsls	r3, r3, #24
 8010fb6:	b09d      	sub	sp, #116	@ 0x74
 8010fb8:	4607      	mov	r7, r0
 8010fba:	460d      	mov	r5, r1
 8010fbc:	4614      	mov	r4, r2
 8010fbe:	d510      	bpl.n	8010fe2 <_svfiprintf_r+0x36>
 8010fc0:	690b      	ldr	r3, [r1, #16]
 8010fc2:	b973      	cbnz	r3, 8010fe2 <_svfiprintf_r+0x36>
 8010fc4:	2140      	movs	r1, #64	@ 0x40
 8010fc6:	f7ff ff09 	bl	8010ddc <_malloc_r>
 8010fca:	6028      	str	r0, [r5, #0]
 8010fcc:	6128      	str	r0, [r5, #16]
 8010fce:	b930      	cbnz	r0, 8010fde <_svfiprintf_r+0x32>
 8010fd0:	230c      	movs	r3, #12
 8010fd2:	603b      	str	r3, [r7, #0]
 8010fd4:	f04f 30ff 	mov.w	r0, #4294967295
 8010fd8:	b01d      	add	sp, #116	@ 0x74
 8010fda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010fde:	2340      	movs	r3, #64	@ 0x40
 8010fe0:	616b      	str	r3, [r5, #20]
 8010fe2:	2300      	movs	r3, #0
 8010fe4:	9309      	str	r3, [sp, #36]	@ 0x24
 8010fe6:	2320      	movs	r3, #32
 8010fe8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010fec:	f8cd 800c 	str.w	r8, [sp, #12]
 8010ff0:	2330      	movs	r3, #48	@ 0x30
 8010ff2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8011190 <_svfiprintf_r+0x1e4>
 8010ff6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010ffa:	f04f 0901 	mov.w	r9, #1
 8010ffe:	4623      	mov	r3, r4
 8011000:	469a      	mov	sl, r3
 8011002:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011006:	b10a      	cbz	r2, 801100c <_svfiprintf_r+0x60>
 8011008:	2a25      	cmp	r2, #37	@ 0x25
 801100a:	d1f9      	bne.n	8011000 <_svfiprintf_r+0x54>
 801100c:	ebba 0b04 	subs.w	fp, sl, r4
 8011010:	d00b      	beq.n	801102a <_svfiprintf_r+0x7e>
 8011012:	465b      	mov	r3, fp
 8011014:	4622      	mov	r2, r4
 8011016:	4629      	mov	r1, r5
 8011018:	4638      	mov	r0, r7
 801101a:	f7ff ff6b 	bl	8010ef4 <__ssputs_r>
 801101e:	3001      	adds	r0, #1
 8011020:	f000 80a7 	beq.w	8011172 <_svfiprintf_r+0x1c6>
 8011024:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011026:	445a      	add	r2, fp
 8011028:	9209      	str	r2, [sp, #36]	@ 0x24
 801102a:	f89a 3000 	ldrb.w	r3, [sl]
 801102e:	2b00      	cmp	r3, #0
 8011030:	f000 809f 	beq.w	8011172 <_svfiprintf_r+0x1c6>
 8011034:	2300      	movs	r3, #0
 8011036:	f04f 32ff 	mov.w	r2, #4294967295
 801103a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801103e:	f10a 0a01 	add.w	sl, sl, #1
 8011042:	9304      	str	r3, [sp, #16]
 8011044:	9307      	str	r3, [sp, #28]
 8011046:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801104a:	931a      	str	r3, [sp, #104]	@ 0x68
 801104c:	4654      	mov	r4, sl
 801104e:	2205      	movs	r2, #5
 8011050:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011054:	484e      	ldr	r0, [pc, #312]	@ (8011190 <_svfiprintf_r+0x1e4>)
 8011056:	f7ef f8bb 	bl	80001d0 <memchr>
 801105a:	9a04      	ldr	r2, [sp, #16]
 801105c:	b9d8      	cbnz	r0, 8011096 <_svfiprintf_r+0xea>
 801105e:	06d0      	lsls	r0, r2, #27
 8011060:	bf44      	itt	mi
 8011062:	2320      	movmi	r3, #32
 8011064:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011068:	0711      	lsls	r1, r2, #28
 801106a:	bf44      	itt	mi
 801106c:	232b      	movmi	r3, #43	@ 0x2b
 801106e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011072:	f89a 3000 	ldrb.w	r3, [sl]
 8011076:	2b2a      	cmp	r3, #42	@ 0x2a
 8011078:	d015      	beq.n	80110a6 <_svfiprintf_r+0xfa>
 801107a:	9a07      	ldr	r2, [sp, #28]
 801107c:	4654      	mov	r4, sl
 801107e:	2000      	movs	r0, #0
 8011080:	f04f 0c0a 	mov.w	ip, #10
 8011084:	4621      	mov	r1, r4
 8011086:	f811 3b01 	ldrb.w	r3, [r1], #1
 801108a:	3b30      	subs	r3, #48	@ 0x30
 801108c:	2b09      	cmp	r3, #9
 801108e:	d94b      	bls.n	8011128 <_svfiprintf_r+0x17c>
 8011090:	b1b0      	cbz	r0, 80110c0 <_svfiprintf_r+0x114>
 8011092:	9207      	str	r2, [sp, #28]
 8011094:	e014      	b.n	80110c0 <_svfiprintf_r+0x114>
 8011096:	eba0 0308 	sub.w	r3, r0, r8
 801109a:	fa09 f303 	lsl.w	r3, r9, r3
 801109e:	4313      	orrs	r3, r2
 80110a0:	9304      	str	r3, [sp, #16]
 80110a2:	46a2      	mov	sl, r4
 80110a4:	e7d2      	b.n	801104c <_svfiprintf_r+0xa0>
 80110a6:	9b03      	ldr	r3, [sp, #12]
 80110a8:	1d19      	adds	r1, r3, #4
 80110aa:	681b      	ldr	r3, [r3, #0]
 80110ac:	9103      	str	r1, [sp, #12]
 80110ae:	2b00      	cmp	r3, #0
 80110b0:	bfbb      	ittet	lt
 80110b2:	425b      	neglt	r3, r3
 80110b4:	f042 0202 	orrlt.w	r2, r2, #2
 80110b8:	9307      	strge	r3, [sp, #28]
 80110ba:	9307      	strlt	r3, [sp, #28]
 80110bc:	bfb8      	it	lt
 80110be:	9204      	strlt	r2, [sp, #16]
 80110c0:	7823      	ldrb	r3, [r4, #0]
 80110c2:	2b2e      	cmp	r3, #46	@ 0x2e
 80110c4:	d10a      	bne.n	80110dc <_svfiprintf_r+0x130>
 80110c6:	7863      	ldrb	r3, [r4, #1]
 80110c8:	2b2a      	cmp	r3, #42	@ 0x2a
 80110ca:	d132      	bne.n	8011132 <_svfiprintf_r+0x186>
 80110cc:	9b03      	ldr	r3, [sp, #12]
 80110ce:	1d1a      	adds	r2, r3, #4
 80110d0:	681b      	ldr	r3, [r3, #0]
 80110d2:	9203      	str	r2, [sp, #12]
 80110d4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80110d8:	3402      	adds	r4, #2
 80110da:	9305      	str	r3, [sp, #20]
 80110dc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80111a0 <_svfiprintf_r+0x1f4>
 80110e0:	7821      	ldrb	r1, [r4, #0]
 80110e2:	2203      	movs	r2, #3
 80110e4:	4650      	mov	r0, sl
 80110e6:	f7ef f873 	bl	80001d0 <memchr>
 80110ea:	b138      	cbz	r0, 80110fc <_svfiprintf_r+0x150>
 80110ec:	9b04      	ldr	r3, [sp, #16]
 80110ee:	eba0 000a 	sub.w	r0, r0, sl
 80110f2:	2240      	movs	r2, #64	@ 0x40
 80110f4:	4082      	lsls	r2, r0
 80110f6:	4313      	orrs	r3, r2
 80110f8:	3401      	adds	r4, #1
 80110fa:	9304      	str	r3, [sp, #16]
 80110fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011100:	4824      	ldr	r0, [pc, #144]	@ (8011194 <_svfiprintf_r+0x1e8>)
 8011102:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011106:	2206      	movs	r2, #6
 8011108:	f7ef f862 	bl	80001d0 <memchr>
 801110c:	2800      	cmp	r0, #0
 801110e:	d036      	beq.n	801117e <_svfiprintf_r+0x1d2>
 8011110:	4b21      	ldr	r3, [pc, #132]	@ (8011198 <_svfiprintf_r+0x1ec>)
 8011112:	bb1b      	cbnz	r3, 801115c <_svfiprintf_r+0x1b0>
 8011114:	9b03      	ldr	r3, [sp, #12]
 8011116:	3307      	adds	r3, #7
 8011118:	f023 0307 	bic.w	r3, r3, #7
 801111c:	3308      	adds	r3, #8
 801111e:	9303      	str	r3, [sp, #12]
 8011120:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011122:	4433      	add	r3, r6
 8011124:	9309      	str	r3, [sp, #36]	@ 0x24
 8011126:	e76a      	b.n	8010ffe <_svfiprintf_r+0x52>
 8011128:	fb0c 3202 	mla	r2, ip, r2, r3
 801112c:	460c      	mov	r4, r1
 801112e:	2001      	movs	r0, #1
 8011130:	e7a8      	b.n	8011084 <_svfiprintf_r+0xd8>
 8011132:	2300      	movs	r3, #0
 8011134:	3401      	adds	r4, #1
 8011136:	9305      	str	r3, [sp, #20]
 8011138:	4619      	mov	r1, r3
 801113a:	f04f 0c0a 	mov.w	ip, #10
 801113e:	4620      	mov	r0, r4
 8011140:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011144:	3a30      	subs	r2, #48	@ 0x30
 8011146:	2a09      	cmp	r2, #9
 8011148:	d903      	bls.n	8011152 <_svfiprintf_r+0x1a6>
 801114a:	2b00      	cmp	r3, #0
 801114c:	d0c6      	beq.n	80110dc <_svfiprintf_r+0x130>
 801114e:	9105      	str	r1, [sp, #20]
 8011150:	e7c4      	b.n	80110dc <_svfiprintf_r+0x130>
 8011152:	fb0c 2101 	mla	r1, ip, r1, r2
 8011156:	4604      	mov	r4, r0
 8011158:	2301      	movs	r3, #1
 801115a:	e7f0      	b.n	801113e <_svfiprintf_r+0x192>
 801115c:	ab03      	add	r3, sp, #12
 801115e:	9300      	str	r3, [sp, #0]
 8011160:	462a      	mov	r2, r5
 8011162:	4b0e      	ldr	r3, [pc, #56]	@ (801119c <_svfiprintf_r+0x1f0>)
 8011164:	a904      	add	r1, sp, #16
 8011166:	4638      	mov	r0, r7
 8011168:	f3af 8000 	nop.w
 801116c:	1c42      	adds	r2, r0, #1
 801116e:	4606      	mov	r6, r0
 8011170:	d1d6      	bne.n	8011120 <_svfiprintf_r+0x174>
 8011172:	89ab      	ldrh	r3, [r5, #12]
 8011174:	065b      	lsls	r3, r3, #25
 8011176:	f53f af2d 	bmi.w	8010fd4 <_svfiprintf_r+0x28>
 801117a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801117c:	e72c      	b.n	8010fd8 <_svfiprintf_r+0x2c>
 801117e:	ab03      	add	r3, sp, #12
 8011180:	9300      	str	r3, [sp, #0]
 8011182:	462a      	mov	r2, r5
 8011184:	4b05      	ldr	r3, [pc, #20]	@ (801119c <_svfiprintf_r+0x1f0>)
 8011186:	a904      	add	r1, sp, #16
 8011188:	4638      	mov	r0, r7
 801118a:	f000 f9bb 	bl	8011504 <_printf_i>
 801118e:	e7ed      	b.n	801116c <_svfiprintf_r+0x1c0>
 8011190:	08012160 	.word	0x08012160
 8011194:	0801216a 	.word	0x0801216a
 8011198:	00000000 	.word	0x00000000
 801119c:	08010ef5 	.word	0x08010ef5
 80111a0:	08012166 	.word	0x08012166

080111a4 <__sfputc_r>:
 80111a4:	6893      	ldr	r3, [r2, #8]
 80111a6:	3b01      	subs	r3, #1
 80111a8:	2b00      	cmp	r3, #0
 80111aa:	b410      	push	{r4}
 80111ac:	6093      	str	r3, [r2, #8]
 80111ae:	da08      	bge.n	80111c2 <__sfputc_r+0x1e>
 80111b0:	6994      	ldr	r4, [r2, #24]
 80111b2:	42a3      	cmp	r3, r4
 80111b4:	db01      	blt.n	80111ba <__sfputc_r+0x16>
 80111b6:	290a      	cmp	r1, #10
 80111b8:	d103      	bne.n	80111c2 <__sfputc_r+0x1e>
 80111ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 80111be:	f7ff bc0a 	b.w	80109d6 <__swbuf_r>
 80111c2:	6813      	ldr	r3, [r2, #0]
 80111c4:	1c58      	adds	r0, r3, #1
 80111c6:	6010      	str	r0, [r2, #0]
 80111c8:	7019      	strb	r1, [r3, #0]
 80111ca:	4608      	mov	r0, r1
 80111cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80111d0:	4770      	bx	lr

080111d2 <__sfputs_r>:
 80111d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80111d4:	4606      	mov	r6, r0
 80111d6:	460f      	mov	r7, r1
 80111d8:	4614      	mov	r4, r2
 80111da:	18d5      	adds	r5, r2, r3
 80111dc:	42ac      	cmp	r4, r5
 80111de:	d101      	bne.n	80111e4 <__sfputs_r+0x12>
 80111e0:	2000      	movs	r0, #0
 80111e2:	e007      	b.n	80111f4 <__sfputs_r+0x22>
 80111e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80111e8:	463a      	mov	r2, r7
 80111ea:	4630      	mov	r0, r6
 80111ec:	f7ff ffda 	bl	80111a4 <__sfputc_r>
 80111f0:	1c43      	adds	r3, r0, #1
 80111f2:	d1f3      	bne.n	80111dc <__sfputs_r+0xa>
 80111f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080111f8 <_vfiprintf_r>:
 80111f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80111fc:	460d      	mov	r5, r1
 80111fe:	b09d      	sub	sp, #116	@ 0x74
 8011200:	4614      	mov	r4, r2
 8011202:	4698      	mov	r8, r3
 8011204:	4606      	mov	r6, r0
 8011206:	b118      	cbz	r0, 8011210 <_vfiprintf_r+0x18>
 8011208:	6a03      	ldr	r3, [r0, #32]
 801120a:	b90b      	cbnz	r3, 8011210 <_vfiprintf_r+0x18>
 801120c:	f7ff fad8 	bl	80107c0 <__sinit>
 8011210:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011212:	07d9      	lsls	r1, r3, #31
 8011214:	d405      	bmi.n	8011222 <_vfiprintf_r+0x2a>
 8011216:	89ab      	ldrh	r3, [r5, #12]
 8011218:	059a      	lsls	r2, r3, #22
 801121a:	d402      	bmi.n	8011222 <_vfiprintf_r+0x2a>
 801121c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801121e:	f7ff fd60 	bl	8010ce2 <__retarget_lock_acquire_recursive>
 8011222:	89ab      	ldrh	r3, [r5, #12]
 8011224:	071b      	lsls	r3, r3, #28
 8011226:	d501      	bpl.n	801122c <_vfiprintf_r+0x34>
 8011228:	692b      	ldr	r3, [r5, #16]
 801122a:	b99b      	cbnz	r3, 8011254 <_vfiprintf_r+0x5c>
 801122c:	4629      	mov	r1, r5
 801122e:	4630      	mov	r0, r6
 8011230:	f7ff fc10 	bl	8010a54 <__swsetup_r>
 8011234:	b170      	cbz	r0, 8011254 <_vfiprintf_r+0x5c>
 8011236:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011238:	07dc      	lsls	r4, r3, #31
 801123a:	d504      	bpl.n	8011246 <_vfiprintf_r+0x4e>
 801123c:	f04f 30ff 	mov.w	r0, #4294967295
 8011240:	b01d      	add	sp, #116	@ 0x74
 8011242:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011246:	89ab      	ldrh	r3, [r5, #12]
 8011248:	0598      	lsls	r0, r3, #22
 801124a:	d4f7      	bmi.n	801123c <_vfiprintf_r+0x44>
 801124c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801124e:	f7ff fd49 	bl	8010ce4 <__retarget_lock_release_recursive>
 8011252:	e7f3      	b.n	801123c <_vfiprintf_r+0x44>
 8011254:	2300      	movs	r3, #0
 8011256:	9309      	str	r3, [sp, #36]	@ 0x24
 8011258:	2320      	movs	r3, #32
 801125a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801125e:	f8cd 800c 	str.w	r8, [sp, #12]
 8011262:	2330      	movs	r3, #48	@ 0x30
 8011264:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8011414 <_vfiprintf_r+0x21c>
 8011268:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801126c:	f04f 0901 	mov.w	r9, #1
 8011270:	4623      	mov	r3, r4
 8011272:	469a      	mov	sl, r3
 8011274:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011278:	b10a      	cbz	r2, 801127e <_vfiprintf_r+0x86>
 801127a:	2a25      	cmp	r2, #37	@ 0x25
 801127c:	d1f9      	bne.n	8011272 <_vfiprintf_r+0x7a>
 801127e:	ebba 0b04 	subs.w	fp, sl, r4
 8011282:	d00b      	beq.n	801129c <_vfiprintf_r+0xa4>
 8011284:	465b      	mov	r3, fp
 8011286:	4622      	mov	r2, r4
 8011288:	4629      	mov	r1, r5
 801128a:	4630      	mov	r0, r6
 801128c:	f7ff ffa1 	bl	80111d2 <__sfputs_r>
 8011290:	3001      	adds	r0, #1
 8011292:	f000 80a7 	beq.w	80113e4 <_vfiprintf_r+0x1ec>
 8011296:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011298:	445a      	add	r2, fp
 801129a:	9209      	str	r2, [sp, #36]	@ 0x24
 801129c:	f89a 3000 	ldrb.w	r3, [sl]
 80112a0:	2b00      	cmp	r3, #0
 80112a2:	f000 809f 	beq.w	80113e4 <_vfiprintf_r+0x1ec>
 80112a6:	2300      	movs	r3, #0
 80112a8:	f04f 32ff 	mov.w	r2, #4294967295
 80112ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80112b0:	f10a 0a01 	add.w	sl, sl, #1
 80112b4:	9304      	str	r3, [sp, #16]
 80112b6:	9307      	str	r3, [sp, #28]
 80112b8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80112bc:	931a      	str	r3, [sp, #104]	@ 0x68
 80112be:	4654      	mov	r4, sl
 80112c0:	2205      	movs	r2, #5
 80112c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80112c6:	4853      	ldr	r0, [pc, #332]	@ (8011414 <_vfiprintf_r+0x21c>)
 80112c8:	f7ee ff82 	bl	80001d0 <memchr>
 80112cc:	9a04      	ldr	r2, [sp, #16]
 80112ce:	b9d8      	cbnz	r0, 8011308 <_vfiprintf_r+0x110>
 80112d0:	06d1      	lsls	r1, r2, #27
 80112d2:	bf44      	itt	mi
 80112d4:	2320      	movmi	r3, #32
 80112d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80112da:	0713      	lsls	r3, r2, #28
 80112dc:	bf44      	itt	mi
 80112de:	232b      	movmi	r3, #43	@ 0x2b
 80112e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80112e4:	f89a 3000 	ldrb.w	r3, [sl]
 80112e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80112ea:	d015      	beq.n	8011318 <_vfiprintf_r+0x120>
 80112ec:	9a07      	ldr	r2, [sp, #28]
 80112ee:	4654      	mov	r4, sl
 80112f0:	2000      	movs	r0, #0
 80112f2:	f04f 0c0a 	mov.w	ip, #10
 80112f6:	4621      	mov	r1, r4
 80112f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80112fc:	3b30      	subs	r3, #48	@ 0x30
 80112fe:	2b09      	cmp	r3, #9
 8011300:	d94b      	bls.n	801139a <_vfiprintf_r+0x1a2>
 8011302:	b1b0      	cbz	r0, 8011332 <_vfiprintf_r+0x13a>
 8011304:	9207      	str	r2, [sp, #28]
 8011306:	e014      	b.n	8011332 <_vfiprintf_r+0x13a>
 8011308:	eba0 0308 	sub.w	r3, r0, r8
 801130c:	fa09 f303 	lsl.w	r3, r9, r3
 8011310:	4313      	orrs	r3, r2
 8011312:	9304      	str	r3, [sp, #16]
 8011314:	46a2      	mov	sl, r4
 8011316:	e7d2      	b.n	80112be <_vfiprintf_r+0xc6>
 8011318:	9b03      	ldr	r3, [sp, #12]
 801131a:	1d19      	adds	r1, r3, #4
 801131c:	681b      	ldr	r3, [r3, #0]
 801131e:	9103      	str	r1, [sp, #12]
 8011320:	2b00      	cmp	r3, #0
 8011322:	bfbb      	ittet	lt
 8011324:	425b      	neglt	r3, r3
 8011326:	f042 0202 	orrlt.w	r2, r2, #2
 801132a:	9307      	strge	r3, [sp, #28]
 801132c:	9307      	strlt	r3, [sp, #28]
 801132e:	bfb8      	it	lt
 8011330:	9204      	strlt	r2, [sp, #16]
 8011332:	7823      	ldrb	r3, [r4, #0]
 8011334:	2b2e      	cmp	r3, #46	@ 0x2e
 8011336:	d10a      	bne.n	801134e <_vfiprintf_r+0x156>
 8011338:	7863      	ldrb	r3, [r4, #1]
 801133a:	2b2a      	cmp	r3, #42	@ 0x2a
 801133c:	d132      	bne.n	80113a4 <_vfiprintf_r+0x1ac>
 801133e:	9b03      	ldr	r3, [sp, #12]
 8011340:	1d1a      	adds	r2, r3, #4
 8011342:	681b      	ldr	r3, [r3, #0]
 8011344:	9203      	str	r2, [sp, #12]
 8011346:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801134a:	3402      	adds	r4, #2
 801134c:	9305      	str	r3, [sp, #20]
 801134e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8011424 <_vfiprintf_r+0x22c>
 8011352:	7821      	ldrb	r1, [r4, #0]
 8011354:	2203      	movs	r2, #3
 8011356:	4650      	mov	r0, sl
 8011358:	f7ee ff3a 	bl	80001d0 <memchr>
 801135c:	b138      	cbz	r0, 801136e <_vfiprintf_r+0x176>
 801135e:	9b04      	ldr	r3, [sp, #16]
 8011360:	eba0 000a 	sub.w	r0, r0, sl
 8011364:	2240      	movs	r2, #64	@ 0x40
 8011366:	4082      	lsls	r2, r0
 8011368:	4313      	orrs	r3, r2
 801136a:	3401      	adds	r4, #1
 801136c:	9304      	str	r3, [sp, #16]
 801136e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011372:	4829      	ldr	r0, [pc, #164]	@ (8011418 <_vfiprintf_r+0x220>)
 8011374:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011378:	2206      	movs	r2, #6
 801137a:	f7ee ff29 	bl	80001d0 <memchr>
 801137e:	2800      	cmp	r0, #0
 8011380:	d03f      	beq.n	8011402 <_vfiprintf_r+0x20a>
 8011382:	4b26      	ldr	r3, [pc, #152]	@ (801141c <_vfiprintf_r+0x224>)
 8011384:	bb1b      	cbnz	r3, 80113ce <_vfiprintf_r+0x1d6>
 8011386:	9b03      	ldr	r3, [sp, #12]
 8011388:	3307      	adds	r3, #7
 801138a:	f023 0307 	bic.w	r3, r3, #7
 801138e:	3308      	adds	r3, #8
 8011390:	9303      	str	r3, [sp, #12]
 8011392:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011394:	443b      	add	r3, r7
 8011396:	9309      	str	r3, [sp, #36]	@ 0x24
 8011398:	e76a      	b.n	8011270 <_vfiprintf_r+0x78>
 801139a:	fb0c 3202 	mla	r2, ip, r2, r3
 801139e:	460c      	mov	r4, r1
 80113a0:	2001      	movs	r0, #1
 80113a2:	e7a8      	b.n	80112f6 <_vfiprintf_r+0xfe>
 80113a4:	2300      	movs	r3, #0
 80113a6:	3401      	adds	r4, #1
 80113a8:	9305      	str	r3, [sp, #20]
 80113aa:	4619      	mov	r1, r3
 80113ac:	f04f 0c0a 	mov.w	ip, #10
 80113b0:	4620      	mov	r0, r4
 80113b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80113b6:	3a30      	subs	r2, #48	@ 0x30
 80113b8:	2a09      	cmp	r2, #9
 80113ba:	d903      	bls.n	80113c4 <_vfiprintf_r+0x1cc>
 80113bc:	2b00      	cmp	r3, #0
 80113be:	d0c6      	beq.n	801134e <_vfiprintf_r+0x156>
 80113c0:	9105      	str	r1, [sp, #20]
 80113c2:	e7c4      	b.n	801134e <_vfiprintf_r+0x156>
 80113c4:	fb0c 2101 	mla	r1, ip, r1, r2
 80113c8:	4604      	mov	r4, r0
 80113ca:	2301      	movs	r3, #1
 80113cc:	e7f0      	b.n	80113b0 <_vfiprintf_r+0x1b8>
 80113ce:	ab03      	add	r3, sp, #12
 80113d0:	9300      	str	r3, [sp, #0]
 80113d2:	462a      	mov	r2, r5
 80113d4:	4b12      	ldr	r3, [pc, #72]	@ (8011420 <_vfiprintf_r+0x228>)
 80113d6:	a904      	add	r1, sp, #16
 80113d8:	4630      	mov	r0, r6
 80113da:	f3af 8000 	nop.w
 80113de:	4607      	mov	r7, r0
 80113e0:	1c78      	adds	r0, r7, #1
 80113e2:	d1d6      	bne.n	8011392 <_vfiprintf_r+0x19a>
 80113e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80113e6:	07d9      	lsls	r1, r3, #31
 80113e8:	d405      	bmi.n	80113f6 <_vfiprintf_r+0x1fe>
 80113ea:	89ab      	ldrh	r3, [r5, #12]
 80113ec:	059a      	lsls	r2, r3, #22
 80113ee:	d402      	bmi.n	80113f6 <_vfiprintf_r+0x1fe>
 80113f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80113f2:	f7ff fc77 	bl	8010ce4 <__retarget_lock_release_recursive>
 80113f6:	89ab      	ldrh	r3, [r5, #12]
 80113f8:	065b      	lsls	r3, r3, #25
 80113fa:	f53f af1f 	bmi.w	801123c <_vfiprintf_r+0x44>
 80113fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011400:	e71e      	b.n	8011240 <_vfiprintf_r+0x48>
 8011402:	ab03      	add	r3, sp, #12
 8011404:	9300      	str	r3, [sp, #0]
 8011406:	462a      	mov	r2, r5
 8011408:	4b05      	ldr	r3, [pc, #20]	@ (8011420 <_vfiprintf_r+0x228>)
 801140a:	a904      	add	r1, sp, #16
 801140c:	4630      	mov	r0, r6
 801140e:	f000 f879 	bl	8011504 <_printf_i>
 8011412:	e7e4      	b.n	80113de <_vfiprintf_r+0x1e6>
 8011414:	08012160 	.word	0x08012160
 8011418:	0801216a 	.word	0x0801216a
 801141c:	00000000 	.word	0x00000000
 8011420:	080111d3 	.word	0x080111d3
 8011424:	08012166 	.word	0x08012166

08011428 <_printf_common>:
 8011428:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801142c:	4616      	mov	r6, r2
 801142e:	4698      	mov	r8, r3
 8011430:	688a      	ldr	r2, [r1, #8]
 8011432:	690b      	ldr	r3, [r1, #16]
 8011434:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8011438:	4293      	cmp	r3, r2
 801143a:	bfb8      	it	lt
 801143c:	4613      	movlt	r3, r2
 801143e:	6033      	str	r3, [r6, #0]
 8011440:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8011444:	4607      	mov	r7, r0
 8011446:	460c      	mov	r4, r1
 8011448:	b10a      	cbz	r2, 801144e <_printf_common+0x26>
 801144a:	3301      	adds	r3, #1
 801144c:	6033      	str	r3, [r6, #0]
 801144e:	6823      	ldr	r3, [r4, #0]
 8011450:	0699      	lsls	r1, r3, #26
 8011452:	bf42      	ittt	mi
 8011454:	6833      	ldrmi	r3, [r6, #0]
 8011456:	3302      	addmi	r3, #2
 8011458:	6033      	strmi	r3, [r6, #0]
 801145a:	6825      	ldr	r5, [r4, #0]
 801145c:	f015 0506 	ands.w	r5, r5, #6
 8011460:	d106      	bne.n	8011470 <_printf_common+0x48>
 8011462:	f104 0a19 	add.w	sl, r4, #25
 8011466:	68e3      	ldr	r3, [r4, #12]
 8011468:	6832      	ldr	r2, [r6, #0]
 801146a:	1a9b      	subs	r3, r3, r2
 801146c:	42ab      	cmp	r3, r5
 801146e:	dc26      	bgt.n	80114be <_printf_common+0x96>
 8011470:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8011474:	6822      	ldr	r2, [r4, #0]
 8011476:	3b00      	subs	r3, #0
 8011478:	bf18      	it	ne
 801147a:	2301      	movne	r3, #1
 801147c:	0692      	lsls	r2, r2, #26
 801147e:	d42b      	bmi.n	80114d8 <_printf_common+0xb0>
 8011480:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8011484:	4641      	mov	r1, r8
 8011486:	4638      	mov	r0, r7
 8011488:	47c8      	blx	r9
 801148a:	3001      	adds	r0, #1
 801148c:	d01e      	beq.n	80114cc <_printf_common+0xa4>
 801148e:	6823      	ldr	r3, [r4, #0]
 8011490:	6922      	ldr	r2, [r4, #16]
 8011492:	f003 0306 	and.w	r3, r3, #6
 8011496:	2b04      	cmp	r3, #4
 8011498:	bf02      	ittt	eq
 801149a:	68e5      	ldreq	r5, [r4, #12]
 801149c:	6833      	ldreq	r3, [r6, #0]
 801149e:	1aed      	subeq	r5, r5, r3
 80114a0:	68a3      	ldr	r3, [r4, #8]
 80114a2:	bf0c      	ite	eq
 80114a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80114a8:	2500      	movne	r5, #0
 80114aa:	4293      	cmp	r3, r2
 80114ac:	bfc4      	itt	gt
 80114ae:	1a9b      	subgt	r3, r3, r2
 80114b0:	18ed      	addgt	r5, r5, r3
 80114b2:	2600      	movs	r6, #0
 80114b4:	341a      	adds	r4, #26
 80114b6:	42b5      	cmp	r5, r6
 80114b8:	d11a      	bne.n	80114f0 <_printf_common+0xc8>
 80114ba:	2000      	movs	r0, #0
 80114bc:	e008      	b.n	80114d0 <_printf_common+0xa8>
 80114be:	2301      	movs	r3, #1
 80114c0:	4652      	mov	r2, sl
 80114c2:	4641      	mov	r1, r8
 80114c4:	4638      	mov	r0, r7
 80114c6:	47c8      	blx	r9
 80114c8:	3001      	adds	r0, #1
 80114ca:	d103      	bne.n	80114d4 <_printf_common+0xac>
 80114cc:	f04f 30ff 	mov.w	r0, #4294967295
 80114d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80114d4:	3501      	adds	r5, #1
 80114d6:	e7c6      	b.n	8011466 <_printf_common+0x3e>
 80114d8:	18e1      	adds	r1, r4, r3
 80114da:	1c5a      	adds	r2, r3, #1
 80114dc:	2030      	movs	r0, #48	@ 0x30
 80114de:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80114e2:	4422      	add	r2, r4
 80114e4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80114e8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80114ec:	3302      	adds	r3, #2
 80114ee:	e7c7      	b.n	8011480 <_printf_common+0x58>
 80114f0:	2301      	movs	r3, #1
 80114f2:	4622      	mov	r2, r4
 80114f4:	4641      	mov	r1, r8
 80114f6:	4638      	mov	r0, r7
 80114f8:	47c8      	blx	r9
 80114fa:	3001      	adds	r0, #1
 80114fc:	d0e6      	beq.n	80114cc <_printf_common+0xa4>
 80114fe:	3601      	adds	r6, #1
 8011500:	e7d9      	b.n	80114b6 <_printf_common+0x8e>
	...

08011504 <_printf_i>:
 8011504:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011508:	7e0f      	ldrb	r7, [r1, #24]
 801150a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801150c:	2f78      	cmp	r7, #120	@ 0x78
 801150e:	4691      	mov	r9, r2
 8011510:	4680      	mov	r8, r0
 8011512:	460c      	mov	r4, r1
 8011514:	469a      	mov	sl, r3
 8011516:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801151a:	d807      	bhi.n	801152c <_printf_i+0x28>
 801151c:	2f62      	cmp	r7, #98	@ 0x62
 801151e:	d80a      	bhi.n	8011536 <_printf_i+0x32>
 8011520:	2f00      	cmp	r7, #0
 8011522:	f000 80d1 	beq.w	80116c8 <_printf_i+0x1c4>
 8011526:	2f58      	cmp	r7, #88	@ 0x58
 8011528:	f000 80b8 	beq.w	801169c <_printf_i+0x198>
 801152c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011530:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8011534:	e03a      	b.n	80115ac <_printf_i+0xa8>
 8011536:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801153a:	2b15      	cmp	r3, #21
 801153c:	d8f6      	bhi.n	801152c <_printf_i+0x28>
 801153e:	a101      	add	r1, pc, #4	@ (adr r1, 8011544 <_printf_i+0x40>)
 8011540:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011544:	0801159d 	.word	0x0801159d
 8011548:	080115b1 	.word	0x080115b1
 801154c:	0801152d 	.word	0x0801152d
 8011550:	0801152d 	.word	0x0801152d
 8011554:	0801152d 	.word	0x0801152d
 8011558:	0801152d 	.word	0x0801152d
 801155c:	080115b1 	.word	0x080115b1
 8011560:	0801152d 	.word	0x0801152d
 8011564:	0801152d 	.word	0x0801152d
 8011568:	0801152d 	.word	0x0801152d
 801156c:	0801152d 	.word	0x0801152d
 8011570:	080116af 	.word	0x080116af
 8011574:	080115db 	.word	0x080115db
 8011578:	08011669 	.word	0x08011669
 801157c:	0801152d 	.word	0x0801152d
 8011580:	0801152d 	.word	0x0801152d
 8011584:	080116d1 	.word	0x080116d1
 8011588:	0801152d 	.word	0x0801152d
 801158c:	080115db 	.word	0x080115db
 8011590:	0801152d 	.word	0x0801152d
 8011594:	0801152d 	.word	0x0801152d
 8011598:	08011671 	.word	0x08011671
 801159c:	6833      	ldr	r3, [r6, #0]
 801159e:	1d1a      	adds	r2, r3, #4
 80115a0:	681b      	ldr	r3, [r3, #0]
 80115a2:	6032      	str	r2, [r6, #0]
 80115a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80115a8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80115ac:	2301      	movs	r3, #1
 80115ae:	e09c      	b.n	80116ea <_printf_i+0x1e6>
 80115b0:	6833      	ldr	r3, [r6, #0]
 80115b2:	6820      	ldr	r0, [r4, #0]
 80115b4:	1d19      	adds	r1, r3, #4
 80115b6:	6031      	str	r1, [r6, #0]
 80115b8:	0606      	lsls	r6, r0, #24
 80115ba:	d501      	bpl.n	80115c0 <_printf_i+0xbc>
 80115bc:	681d      	ldr	r5, [r3, #0]
 80115be:	e003      	b.n	80115c8 <_printf_i+0xc4>
 80115c0:	0645      	lsls	r5, r0, #25
 80115c2:	d5fb      	bpl.n	80115bc <_printf_i+0xb8>
 80115c4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80115c8:	2d00      	cmp	r5, #0
 80115ca:	da03      	bge.n	80115d4 <_printf_i+0xd0>
 80115cc:	232d      	movs	r3, #45	@ 0x2d
 80115ce:	426d      	negs	r5, r5
 80115d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80115d4:	4858      	ldr	r0, [pc, #352]	@ (8011738 <_printf_i+0x234>)
 80115d6:	230a      	movs	r3, #10
 80115d8:	e011      	b.n	80115fe <_printf_i+0xfa>
 80115da:	6821      	ldr	r1, [r4, #0]
 80115dc:	6833      	ldr	r3, [r6, #0]
 80115de:	0608      	lsls	r0, r1, #24
 80115e0:	f853 5b04 	ldr.w	r5, [r3], #4
 80115e4:	d402      	bmi.n	80115ec <_printf_i+0xe8>
 80115e6:	0649      	lsls	r1, r1, #25
 80115e8:	bf48      	it	mi
 80115ea:	b2ad      	uxthmi	r5, r5
 80115ec:	2f6f      	cmp	r7, #111	@ 0x6f
 80115ee:	4852      	ldr	r0, [pc, #328]	@ (8011738 <_printf_i+0x234>)
 80115f0:	6033      	str	r3, [r6, #0]
 80115f2:	bf14      	ite	ne
 80115f4:	230a      	movne	r3, #10
 80115f6:	2308      	moveq	r3, #8
 80115f8:	2100      	movs	r1, #0
 80115fa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80115fe:	6866      	ldr	r6, [r4, #4]
 8011600:	60a6      	str	r6, [r4, #8]
 8011602:	2e00      	cmp	r6, #0
 8011604:	db05      	blt.n	8011612 <_printf_i+0x10e>
 8011606:	6821      	ldr	r1, [r4, #0]
 8011608:	432e      	orrs	r6, r5
 801160a:	f021 0104 	bic.w	r1, r1, #4
 801160e:	6021      	str	r1, [r4, #0]
 8011610:	d04b      	beq.n	80116aa <_printf_i+0x1a6>
 8011612:	4616      	mov	r6, r2
 8011614:	fbb5 f1f3 	udiv	r1, r5, r3
 8011618:	fb03 5711 	mls	r7, r3, r1, r5
 801161c:	5dc7      	ldrb	r7, [r0, r7]
 801161e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8011622:	462f      	mov	r7, r5
 8011624:	42bb      	cmp	r3, r7
 8011626:	460d      	mov	r5, r1
 8011628:	d9f4      	bls.n	8011614 <_printf_i+0x110>
 801162a:	2b08      	cmp	r3, #8
 801162c:	d10b      	bne.n	8011646 <_printf_i+0x142>
 801162e:	6823      	ldr	r3, [r4, #0]
 8011630:	07df      	lsls	r7, r3, #31
 8011632:	d508      	bpl.n	8011646 <_printf_i+0x142>
 8011634:	6923      	ldr	r3, [r4, #16]
 8011636:	6861      	ldr	r1, [r4, #4]
 8011638:	4299      	cmp	r1, r3
 801163a:	bfde      	ittt	le
 801163c:	2330      	movle	r3, #48	@ 0x30
 801163e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8011642:	f106 36ff 	addle.w	r6, r6, #4294967295
 8011646:	1b92      	subs	r2, r2, r6
 8011648:	6122      	str	r2, [r4, #16]
 801164a:	f8cd a000 	str.w	sl, [sp]
 801164e:	464b      	mov	r3, r9
 8011650:	aa03      	add	r2, sp, #12
 8011652:	4621      	mov	r1, r4
 8011654:	4640      	mov	r0, r8
 8011656:	f7ff fee7 	bl	8011428 <_printf_common>
 801165a:	3001      	adds	r0, #1
 801165c:	d14a      	bne.n	80116f4 <_printf_i+0x1f0>
 801165e:	f04f 30ff 	mov.w	r0, #4294967295
 8011662:	b004      	add	sp, #16
 8011664:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011668:	6823      	ldr	r3, [r4, #0]
 801166a:	f043 0320 	orr.w	r3, r3, #32
 801166e:	6023      	str	r3, [r4, #0]
 8011670:	4832      	ldr	r0, [pc, #200]	@ (801173c <_printf_i+0x238>)
 8011672:	2778      	movs	r7, #120	@ 0x78
 8011674:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8011678:	6823      	ldr	r3, [r4, #0]
 801167a:	6831      	ldr	r1, [r6, #0]
 801167c:	061f      	lsls	r7, r3, #24
 801167e:	f851 5b04 	ldr.w	r5, [r1], #4
 8011682:	d402      	bmi.n	801168a <_printf_i+0x186>
 8011684:	065f      	lsls	r7, r3, #25
 8011686:	bf48      	it	mi
 8011688:	b2ad      	uxthmi	r5, r5
 801168a:	6031      	str	r1, [r6, #0]
 801168c:	07d9      	lsls	r1, r3, #31
 801168e:	bf44      	itt	mi
 8011690:	f043 0320 	orrmi.w	r3, r3, #32
 8011694:	6023      	strmi	r3, [r4, #0]
 8011696:	b11d      	cbz	r5, 80116a0 <_printf_i+0x19c>
 8011698:	2310      	movs	r3, #16
 801169a:	e7ad      	b.n	80115f8 <_printf_i+0xf4>
 801169c:	4826      	ldr	r0, [pc, #152]	@ (8011738 <_printf_i+0x234>)
 801169e:	e7e9      	b.n	8011674 <_printf_i+0x170>
 80116a0:	6823      	ldr	r3, [r4, #0]
 80116a2:	f023 0320 	bic.w	r3, r3, #32
 80116a6:	6023      	str	r3, [r4, #0]
 80116a8:	e7f6      	b.n	8011698 <_printf_i+0x194>
 80116aa:	4616      	mov	r6, r2
 80116ac:	e7bd      	b.n	801162a <_printf_i+0x126>
 80116ae:	6833      	ldr	r3, [r6, #0]
 80116b0:	6825      	ldr	r5, [r4, #0]
 80116b2:	6961      	ldr	r1, [r4, #20]
 80116b4:	1d18      	adds	r0, r3, #4
 80116b6:	6030      	str	r0, [r6, #0]
 80116b8:	062e      	lsls	r6, r5, #24
 80116ba:	681b      	ldr	r3, [r3, #0]
 80116bc:	d501      	bpl.n	80116c2 <_printf_i+0x1be>
 80116be:	6019      	str	r1, [r3, #0]
 80116c0:	e002      	b.n	80116c8 <_printf_i+0x1c4>
 80116c2:	0668      	lsls	r0, r5, #25
 80116c4:	d5fb      	bpl.n	80116be <_printf_i+0x1ba>
 80116c6:	8019      	strh	r1, [r3, #0]
 80116c8:	2300      	movs	r3, #0
 80116ca:	6123      	str	r3, [r4, #16]
 80116cc:	4616      	mov	r6, r2
 80116ce:	e7bc      	b.n	801164a <_printf_i+0x146>
 80116d0:	6833      	ldr	r3, [r6, #0]
 80116d2:	1d1a      	adds	r2, r3, #4
 80116d4:	6032      	str	r2, [r6, #0]
 80116d6:	681e      	ldr	r6, [r3, #0]
 80116d8:	6862      	ldr	r2, [r4, #4]
 80116da:	2100      	movs	r1, #0
 80116dc:	4630      	mov	r0, r6
 80116de:	f7ee fd77 	bl	80001d0 <memchr>
 80116e2:	b108      	cbz	r0, 80116e8 <_printf_i+0x1e4>
 80116e4:	1b80      	subs	r0, r0, r6
 80116e6:	6060      	str	r0, [r4, #4]
 80116e8:	6863      	ldr	r3, [r4, #4]
 80116ea:	6123      	str	r3, [r4, #16]
 80116ec:	2300      	movs	r3, #0
 80116ee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80116f2:	e7aa      	b.n	801164a <_printf_i+0x146>
 80116f4:	6923      	ldr	r3, [r4, #16]
 80116f6:	4632      	mov	r2, r6
 80116f8:	4649      	mov	r1, r9
 80116fa:	4640      	mov	r0, r8
 80116fc:	47d0      	blx	sl
 80116fe:	3001      	adds	r0, #1
 8011700:	d0ad      	beq.n	801165e <_printf_i+0x15a>
 8011702:	6823      	ldr	r3, [r4, #0]
 8011704:	079b      	lsls	r3, r3, #30
 8011706:	d413      	bmi.n	8011730 <_printf_i+0x22c>
 8011708:	68e0      	ldr	r0, [r4, #12]
 801170a:	9b03      	ldr	r3, [sp, #12]
 801170c:	4298      	cmp	r0, r3
 801170e:	bfb8      	it	lt
 8011710:	4618      	movlt	r0, r3
 8011712:	e7a6      	b.n	8011662 <_printf_i+0x15e>
 8011714:	2301      	movs	r3, #1
 8011716:	4632      	mov	r2, r6
 8011718:	4649      	mov	r1, r9
 801171a:	4640      	mov	r0, r8
 801171c:	47d0      	blx	sl
 801171e:	3001      	adds	r0, #1
 8011720:	d09d      	beq.n	801165e <_printf_i+0x15a>
 8011722:	3501      	adds	r5, #1
 8011724:	68e3      	ldr	r3, [r4, #12]
 8011726:	9903      	ldr	r1, [sp, #12]
 8011728:	1a5b      	subs	r3, r3, r1
 801172a:	42ab      	cmp	r3, r5
 801172c:	dcf2      	bgt.n	8011714 <_printf_i+0x210>
 801172e:	e7eb      	b.n	8011708 <_printf_i+0x204>
 8011730:	2500      	movs	r5, #0
 8011732:	f104 0619 	add.w	r6, r4, #25
 8011736:	e7f5      	b.n	8011724 <_printf_i+0x220>
 8011738:	08012171 	.word	0x08012171
 801173c:	08012182 	.word	0x08012182

08011740 <__sflush_r>:
 8011740:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011744:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011748:	0716      	lsls	r6, r2, #28
 801174a:	4605      	mov	r5, r0
 801174c:	460c      	mov	r4, r1
 801174e:	d454      	bmi.n	80117fa <__sflush_r+0xba>
 8011750:	684b      	ldr	r3, [r1, #4]
 8011752:	2b00      	cmp	r3, #0
 8011754:	dc02      	bgt.n	801175c <__sflush_r+0x1c>
 8011756:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8011758:	2b00      	cmp	r3, #0
 801175a:	dd48      	ble.n	80117ee <__sflush_r+0xae>
 801175c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801175e:	2e00      	cmp	r6, #0
 8011760:	d045      	beq.n	80117ee <__sflush_r+0xae>
 8011762:	2300      	movs	r3, #0
 8011764:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8011768:	682f      	ldr	r7, [r5, #0]
 801176a:	6a21      	ldr	r1, [r4, #32]
 801176c:	602b      	str	r3, [r5, #0]
 801176e:	d030      	beq.n	80117d2 <__sflush_r+0x92>
 8011770:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8011772:	89a3      	ldrh	r3, [r4, #12]
 8011774:	0759      	lsls	r1, r3, #29
 8011776:	d505      	bpl.n	8011784 <__sflush_r+0x44>
 8011778:	6863      	ldr	r3, [r4, #4]
 801177a:	1ad2      	subs	r2, r2, r3
 801177c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801177e:	b10b      	cbz	r3, 8011784 <__sflush_r+0x44>
 8011780:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8011782:	1ad2      	subs	r2, r2, r3
 8011784:	2300      	movs	r3, #0
 8011786:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011788:	6a21      	ldr	r1, [r4, #32]
 801178a:	4628      	mov	r0, r5
 801178c:	47b0      	blx	r6
 801178e:	1c43      	adds	r3, r0, #1
 8011790:	89a3      	ldrh	r3, [r4, #12]
 8011792:	d106      	bne.n	80117a2 <__sflush_r+0x62>
 8011794:	6829      	ldr	r1, [r5, #0]
 8011796:	291d      	cmp	r1, #29
 8011798:	d82b      	bhi.n	80117f2 <__sflush_r+0xb2>
 801179a:	4a2a      	ldr	r2, [pc, #168]	@ (8011844 <__sflush_r+0x104>)
 801179c:	40ca      	lsrs	r2, r1
 801179e:	07d6      	lsls	r6, r2, #31
 80117a0:	d527      	bpl.n	80117f2 <__sflush_r+0xb2>
 80117a2:	2200      	movs	r2, #0
 80117a4:	6062      	str	r2, [r4, #4]
 80117a6:	04d9      	lsls	r1, r3, #19
 80117a8:	6922      	ldr	r2, [r4, #16]
 80117aa:	6022      	str	r2, [r4, #0]
 80117ac:	d504      	bpl.n	80117b8 <__sflush_r+0x78>
 80117ae:	1c42      	adds	r2, r0, #1
 80117b0:	d101      	bne.n	80117b6 <__sflush_r+0x76>
 80117b2:	682b      	ldr	r3, [r5, #0]
 80117b4:	b903      	cbnz	r3, 80117b8 <__sflush_r+0x78>
 80117b6:	6560      	str	r0, [r4, #84]	@ 0x54
 80117b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80117ba:	602f      	str	r7, [r5, #0]
 80117bc:	b1b9      	cbz	r1, 80117ee <__sflush_r+0xae>
 80117be:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80117c2:	4299      	cmp	r1, r3
 80117c4:	d002      	beq.n	80117cc <__sflush_r+0x8c>
 80117c6:	4628      	mov	r0, r5
 80117c8:	f7ff fa9c 	bl	8010d04 <_free_r>
 80117cc:	2300      	movs	r3, #0
 80117ce:	6363      	str	r3, [r4, #52]	@ 0x34
 80117d0:	e00d      	b.n	80117ee <__sflush_r+0xae>
 80117d2:	2301      	movs	r3, #1
 80117d4:	4628      	mov	r0, r5
 80117d6:	47b0      	blx	r6
 80117d8:	4602      	mov	r2, r0
 80117da:	1c50      	adds	r0, r2, #1
 80117dc:	d1c9      	bne.n	8011772 <__sflush_r+0x32>
 80117de:	682b      	ldr	r3, [r5, #0]
 80117e0:	2b00      	cmp	r3, #0
 80117e2:	d0c6      	beq.n	8011772 <__sflush_r+0x32>
 80117e4:	2b1d      	cmp	r3, #29
 80117e6:	d001      	beq.n	80117ec <__sflush_r+0xac>
 80117e8:	2b16      	cmp	r3, #22
 80117ea:	d11e      	bne.n	801182a <__sflush_r+0xea>
 80117ec:	602f      	str	r7, [r5, #0]
 80117ee:	2000      	movs	r0, #0
 80117f0:	e022      	b.n	8011838 <__sflush_r+0xf8>
 80117f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80117f6:	b21b      	sxth	r3, r3
 80117f8:	e01b      	b.n	8011832 <__sflush_r+0xf2>
 80117fa:	690f      	ldr	r7, [r1, #16]
 80117fc:	2f00      	cmp	r7, #0
 80117fe:	d0f6      	beq.n	80117ee <__sflush_r+0xae>
 8011800:	0793      	lsls	r3, r2, #30
 8011802:	680e      	ldr	r6, [r1, #0]
 8011804:	bf08      	it	eq
 8011806:	694b      	ldreq	r3, [r1, #20]
 8011808:	600f      	str	r7, [r1, #0]
 801180a:	bf18      	it	ne
 801180c:	2300      	movne	r3, #0
 801180e:	eba6 0807 	sub.w	r8, r6, r7
 8011812:	608b      	str	r3, [r1, #8]
 8011814:	f1b8 0f00 	cmp.w	r8, #0
 8011818:	dde9      	ble.n	80117ee <__sflush_r+0xae>
 801181a:	6a21      	ldr	r1, [r4, #32]
 801181c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801181e:	4643      	mov	r3, r8
 8011820:	463a      	mov	r2, r7
 8011822:	4628      	mov	r0, r5
 8011824:	47b0      	blx	r6
 8011826:	2800      	cmp	r0, #0
 8011828:	dc08      	bgt.n	801183c <__sflush_r+0xfc>
 801182a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801182e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011832:	81a3      	strh	r3, [r4, #12]
 8011834:	f04f 30ff 	mov.w	r0, #4294967295
 8011838:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801183c:	4407      	add	r7, r0
 801183e:	eba8 0800 	sub.w	r8, r8, r0
 8011842:	e7e7      	b.n	8011814 <__sflush_r+0xd4>
 8011844:	20400001 	.word	0x20400001

08011848 <_fflush_r>:
 8011848:	b538      	push	{r3, r4, r5, lr}
 801184a:	690b      	ldr	r3, [r1, #16]
 801184c:	4605      	mov	r5, r0
 801184e:	460c      	mov	r4, r1
 8011850:	b913      	cbnz	r3, 8011858 <_fflush_r+0x10>
 8011852:	2500      	movs	r5, #0
 8011854:	4628      	mov	r0, r5
 8011856:	bd38      	pop	{r3, r4, r5, pc}
 8011858:	b118      	cbz	r0, 8011862 <_fflush_r+0x1a>
 801185a:	6a03      	ldr	r3, [r0, #32]
 801185c:	b90b      	cbnz	r3, 8011862 <_fflush_r+0x1a>
 801185e:	f7fe ffaf 	bl	80107c0 <__sinit>
 8011862:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011866:	2b00      	cmp	r3, #0
 8011868:	d0f3      	beq.n	8011852 <_fflush_r+0xa>
 801186a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801186c:	07d0      	lsls	r0, r2, #31
 801186e:	d404      	bmi.n	801187a <_fflush_r+0x32>
 8011870:	0599      	lsls	r1, r3, #22
 8011872:	d402      	bmi.n	801187a <_fflush_r+0x32>
 8011874:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011876:	f7ff fa34 	bl	8010ce2 <__retarget_lock_acquire_recursive>
 801187a:	4628      	mov	r0, r5
 801187c:	4621      	mov	r1, r4
 801187e:	f7ff ff5f 	bl	8011740 <__sflush_r>
 8011882:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011884:	07da      	lsls	r2, r3, #31
 8011886:	4605      	mov	r5, r0
 8011888:	d4e4      	bmi.n	8011854 <_fflush_r+0xc>
 801188a:	89a3      	ldrh	r3, [r4, #12]
 801188c:	059b      	lsls	r3, r3, #22
 801188e:	d4e1      	bmi.n	8011854 <_fflush_r+0xc>
 8011890:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011892:	f7ff fa27 	bl	8010ce4 <__retarget_lock_release_recursive>
 8011896:	e7dd      	b.n	8011854 <_fflush_r+0xc>

08011898 <__swhatbuf_r>:
 8011898:	b570      	push	{r4, r5, r6, lr}
 801189a:	460c      	mov	r4, r1
 801189c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80118a0:	2900      	cmp	r1, #0
 80118a2:	b096      	sub	sp, #88	@ 0x58
 80118a4:	4615      	mov	r5, r2
 80118a6:	461e      	mov	r6, r3
 80118a8:	da0d      	bge.n	80118c6 <__swhatbuf_r+0x2e>
 80118aa:	89a3      	ldrh	r3, [r4, #12]
 80118ac:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80118b0:	f04f 0100 	mov.w	r1, #0
 80118b4:	bf14      	ite	ne
 80118b6:	2340      	movne	r3, #64	@ 0x40
 80118b8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80118bc:	2000      	movs	r0, #0
 80118be:	6031      	str	r1, [r6, #0]
 80118c0:	602b      	str	r3, [r5, #0]
 80118c2:	b016      	add	sp, #88	@ 0x58
 80118c4:	bd70      	pop	{r4, r5, r6, pc}
 80118c6:	466a      	mov	r2, sp
 80118c8:	f000 f848 	bl	801195c <_fstat_r>
 80118cc:	2800      	cmp	r0, #0
 80118ce:	dbec      	blt.n	80118aa <__swhatbuf_r+0x12>
 80118d0:	9901      	ldr	r1, [sp, #4]
 80118d2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80118d6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80118da:	4259      	negs	r1, r3
 80118dc:	4159      	adcs	r1, r3
 80118de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80118e2:	e7eb      	b.n	80118bc <__swhatbuf_r+0x24>

080118e4 <__smakebuf_r>:
 80118e4:	898b      	ldrh	r3, [r1, #12]
 80118e6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80118e8:	079d      	lsls	r5, r3, #30
 80118ea:	4606      	mov	r6, r0
 80118ec:	460c      	mov	r4, r1
 80118ee:	d507      	bpl.n	8011900 <__smakebuf_r+0x1c>
 80118f0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80118f4:	6023      	str	r3, [r4, #0]
 80118f6:	6123      	str	r3, [r4, #16]
 80118f8:	2301      	movs	r3, #1
 80118fa:	6163      	str	r3, [r4, #20]
 80118fc:	b003      	add	sp, #12
 80118fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011900:	ab01      	add	r3, sp, #4
 8011902:	466a      	mov	r2, sp
 8011904:	f7ff ffc8 	bl	8011898 <__swhatbuf_r>
 8011908:	9f00      	ldr	r7, [sp, #0]
 801190a:	4605      	mov	r5, r0
 801190c:	4639      	mov	r1, r7
 801190e:	4630      	mov	r0, r6
 8011910:	f7ff fa64 	bl	8010ddc <_malloc_r>
 8011914:	b948      	cbnz	r0, 801192a <__smakebuf_r+0x46>
 8011916:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801191a:	059a      	lsls	r2, r3, #22
 801191c:	d4ee      	bmi.n	80118fc <__smakebuf_r+0x18>
 801191e:	f023 0303 	bic.w	r3, r3, #3
 8011922:	f043 0302 	orr.w	r3, r3, #2
 8011926:	81a3      	strh	r3, [r4, #12]
 8011928:	e7e2      	b.n	80118f0 <__smakebuf_r+0xc>
 801192a:	89a3      	ldrh	r3, [r4, #12]
 801192c:	6020      	str	r0, [r4, #0]
 801192e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011932:	81a3      	strh	r3, [r4, #12]
 8011934:	9b01      	ldr	r3, [sp, #4]
 8011936:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801193a:	b15b      	cbz	r3, 8011954 <__smakebuf_r+0x70>
 801193c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011940:	4630      	mov	r0, r6
 8011942:	f000 f81d 	bl	8011980 <_isatty_r>
 8011946:	b128      	cbz	r0, 8011954 <__smakebuf_r+0x70>
 8011948:	89a3      	ldrh	r3, [r4, #12]
 801194a:	f023 0303 	bic.w	r3, r3, #3
 801194e:	f043 0301 	orr.w	r3, r3, #1
 8011952:	81a3      	strh	r3, [r4, #12]
 8011954:	89a3      	ldrh	r3, [r4, #12]
 8011956:	431d      	orrs	r5, r3
 8011958:	81a5      	strh	r5, [r4, #12]
 801195a:	e7cf      	b.n	80118fc <__smakebuf_r+0x18>

0801195c <_fstat_r>:
 801195c:	b538      	push	{r3, r4, r5, lr}
 801195e:	4d07      	ldr	r5, [pc, #28]	@ (801197c <_fstat_r+0x20>)
 8011960:	2300      	movs	r3, #0
 8011962:	4604      	mov	r4, r0
 8011964:	4608      	mov	r0, r1
 8011966:	4611      	mov	r1, r2
 8011968:	602b      	str	r3, [r5, #0]
 801196a:	f7f0 fc3e 	bl	80021ea <_fstat>
 801196e:	1c43      	adds	r3, r0, #1
 8011970:	d102      	bne.n	8011978 <_fstat_r+0x1c>
 8011972:	682b      	ldr	r3, [r5, #0]
 8011974:	b103      	cbz	r3, 8011978 <_fstat_r+0x1c>
 8011976:	6023      	str	r3, [r4, #0]
 8011978:	bd38      	pop	{r3, r4, r5, pc}
 801197a:	bf00      	nop
 801197c:	20006434 	.word	0x20006434

08011980 <_isatty_r>:
 8011980:	b538      	push	{r3, r4, r5, lr}
 8011982:	4d06      	ldr	r5, [pc, #24]	@ (801199c <_isatty_r+0x1c>)
 8011984:	2300      	movs	r3, #0
 8011986:	4604      	mov	r4, r0
 8011988:	4608      	mov	r0, r1
 801198a:	602b      	str	r3, [r5, #0]
 801198c:	f7f0 fc3d 	bl	800220a <_isatty>
 8011990:	1c43      	adds	r3, r0, #1
 8011992:	d102      	bne.n	801199a <_isatty_r+0x1a>
 8011994:	682b      	ldr	r3, [r5, #0]
 8011996:	b103      	cbz	r3, 801199a <_isatty_r+0x1a>
 8011998:	6023      	str	r3, [r4, #0]
 801199a:	bd38      	pop	{r3, r4, r5, pc}
 801199c:	20006434 	.word	0x20006434

080119a0 <_sbrk_r>:
 80119a0:	b538      	push	{r3, r4, r5, lr}
 80119a2:	4d06      	ldr	r5, [pc, #24]	@ (80119bc <_sbrk_r+0x1c>)
 80119a4:	2300      	movs	r3, #0
 80119a6:	4604      	mov	r4, r0
 80119a8:	4608      	mov	r0, r1
 80119aa:	602b      	str	r3, [r5, #0]
 80119ac:	f7f0 fc46 	bl	800223c <_sbrk>
 80119b0:	1c43      	adds	r3, r0, #1
 80119b2:	d102      	bne.n	80119ba <_sbrk_r+0x1a>
 80119b4:	682b      	ldr	r3, [r5, #0]
 80119b6:	b103      	cbz	r3, 80119ba <_sbrk_r+0x1a>
 80119b8:	6023      	str	r3, [r4, #0]
 80119ba:	bd38      	pop	{r3, r4, r5, pc}
 80119bc:	20006434 	.word	0x20006434

080119c0 <_realloc_r>:
 80119c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80119c4:	4607      	mov	r7, r0
 80119c6:	4614      	mov	r4, r2
 80119c8:	460d      	mov	r5, r1
 80119ca:	b921      	cbnz	r1, 80119d6 <_realloc_r+0x16>
 80119cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80119d0:	4611      	mov	r1, r2
 80119d2:	f7ff ba03 	b.w	8010ddc <_malloc_r>
 80119d6:	b92a      	cbnz	r2, 80119e4 <_realloc_r+0x24>
 80119d8:	f7ff f994 	bl	8010d04 <_free_r>
 80119dc:	4625      	mov	r5, r4
 80119de:	4628      	mov	r0, r5
 80119e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80119e4:	f000 f81a 	bl	8011a1c <_malloc_usable_size_r>
 80119e8:	4284      	cmp	r4, r0
 80119ea:	4606      	mov	r6, r0
 80119ec:	d802      	bhi.n	80119f4 <_realloc_r+0x34>
 80119ee:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80119f2:	d8f4      	bhi.n	80119de <_realloc_r+0x1e>
 80119f4:	4621      	mov	r1, r4
 80119f6:	4638      	mov	r0, r7
 80119f8:	f7ff f9f0 	bl	8010ddc <_malloc_r>
 80119fc:	4680      	mov	r8, r0
 80119fe:	b908      	cbnz	r0, 8011a04 <_realloc_r+0x44>
 8011a00:	4645      	mov	r5, r8
 8011a02:	e7ec      	b.n	80119de <_realloc_r+0x1e>
 8011a04:	42b4      	cmp	r4, r6
 8011a06:	4622      	mov	r2, r4
 8011a08:	4629      	mov	r1, r5
 8011a0a:	bf28      	it	cs
 8011a0c:	4632      	movcs	r2, r6
 8011a0e:	f7ff f96a 	bl	8010ce6 <memcpy>
 8011a12:	4629      	mov	r1, r5
 8011a14:	4638      	mov	r0, r7
 8011a16:	f7ff f975 	bl	8010d04 <_free_r>
 8011a1a:	e7f1      	b.n	8011a00 <_realloc_r+0x40>

08011a1c <_malloc_usable_size_r>:
 8011a1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011a20:	1f18      	subs	r0, r3, #4
 8011a22:	2b00      	cmp	r3, #0
 8011a24:	bfbc      	itt	lt
 8011a26:	580b      	ldrlt	r3, [r1, r0]
 8011a28:	18c0      	addlt	r0, r0, r3
 8011a2a:	4770      	bx	lr

08011a2c <_init>:
 8011a2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011a2e:	bf00      	nop
 8011a30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011a32:	bc08      	pop	{r3}
 8011a34:	469e      	mov	lr, r3
 8011a36:	4770      	bx	lr

08011a38 <_fini>:
 8011a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011a3a:	bf00      	nop
 8011a3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011a3e:	bc08      	pop	{r3}
 8011a40:	469e      	mov	lr, r3
 8011a42:	4770      	bx	lr
