// Seed: 1963517973
module module_0;
  assign module_2.type_17 = 0;
  wire id_1, id_2;
endmodule
module module_1 (
    input  uwire id_0,
    input  wor   id_1,
    input  wand  id_2,
    output tri   id_3
);
  assign id_3 = id_2;
  module_0 modCall_1 ();
  wand id_5 = id_1;
endmodule
module module_2 (
    input uwire id_0,
    id_3,
    input tri0  id_1
);
  assign id_4 = (1);
  bit id_5, id_6, id_7, id_8;
  reg id_9, id_10, \id_11 , id_12, id_13;
  always_comb id_7 <= id_8;
  assign id_8 = -1'h0;
  always @(posedge -1, negedge id_12) id_12 <= id_4 - 1'b0;
  module_0 modCall_1 ();
endprogram
