
tank_level_control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000080c8  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000454  080081d8  080081d8  000181d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800862c  0800862c  000202dc  2**0
                  CONTENTS
  4 .ARM          00000000  0800862c  0800862c  000202dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800862c  0800862c  000202dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800862c  0800862c  0001862c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08008634  08008634  00018634  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002dc  20000000  0800863c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f8  200002dc  08008918  000202dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004d4  08008918  000204d4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000202dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000df2a  00000000  00000000  00020305  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023b4  00000000  00000000  0002e22f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cd0  00000000  00000000  000305e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bc8  00000000  00000000  000312b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018b58  00000000  00000000  00031e80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ccdb  00000000  00000000  0004a9d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008fea5  00000000  00000000  000576b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e7558  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000479c  00000000  00000000  000e75ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200002dc 	.word	0x200002dc
 800012c:	00000000 	.word	0x00000000
 8000130:	080081c0 	.word	0x080081c0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200002e0 	.word	0x200002e0
 800014c:	080081c0 	.word	0x080081c0

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2uiz>:
 8001110:	0042      	lsls	r2, r0, #1
 8001112:	d20e      	bcs.n	8001132 <__aeabi_f2uiz+0x22>
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001118:	d30b      	bcc.n	8001132 <__aeabi_f2uiz+0x22>
 800111a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d409      	bmi.n	8001138 <__aeabi_f2uiz+0x28>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800112c:	fa23 f002 	lsr.w	r0, r3, r2
 8001130:	4770      	bx	lr
 8001132:	f04f 0000 	mov.w	r0, #0
 8001136:	4770      	bx	lr
 8001138:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800113c:	d101      	bne.n	8001142 <__aeabi_f2uiz+0x32>
 800113e:	0242      	lsls	r2, r0, #9
 8001140:	d102      	bne.n	8001148 <__aeabi_f2uiz+0x38>
 8001142:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001146:	4770      	bx	lr
 8001148:	f04f 0000 	mov.w	r0, #0
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop

08001150 <_Z14FIRFilter_InitP9FIRFilter>:

#include "HeightSensor.h"


void FIRFilter_Init(FIRFilter *fir)
{
 8001150:	b480      	push	{r7}
 8001152:	b085      	sub	sp, #20
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  for (uint8_t n=0; n<FILTER_NUM_COEFFS; n++)
 8001158:	2300      	movs	r3, #0
 800115a:	73fb      	strb	r3, [r7, #15]
 800115c:	7bfb      	ldrb	r3, [r7, #15]
 800115e:	2b3e      	cmp	r3, #62	; 0x3e
 8001160:	d809      	bhi.n	8001176 <_Z14FIRFilter_InitP9FIRFilter+0x26>
    fir->buf[n] = 0.0f;
 8001162:	7bfa      	ldrb	r2, [r7, #15]
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	f04f 0100 	mov.w	r1, #0
 800116a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (uint8_t n=0; n<FILTER_NUM_COEFFS; n++)
 800116e:	7bfb      	ldrb	r3, [r7, #15]
 8001170:	3301      	adds	r3, #1
 8001172:	73fb      	strb	r3, [r7, #15]
 8001174:	e7f2      	b.n	800115c <_Z14FIRFilter_InitP9FIRFilter+0xc>
  fir->bufIndex = 0;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2200      	movs	r2, #0
 800117a:	f883 20fc 	strb.w	r2, [r3, #252]	; 0xfc
  fir->out = 0.0f;
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	f04f 0200 	mov.w	r2, #0
 8001184:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
}
 8001188:	bf00      	nop
 800118a:	3714      	adds	r7, #20
 800118c:	46bd      	mov	sp, r7
 800118e:	bc80      	pop	{r7}
 8001190:	4770      	bx	lr
	...

08001194 <_Z16FIRFilter_UpdateP9FIRFilterf>:


float FIRFilter_Update(FIRFilter *fir, float inp)
{
 8001194:	b590      	push	{r4, r7, lr}
 8001196:	b085      	sub	sp, #20
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	6039      	str	r1, [r7, #0]
  fir->buf[fir->bufIndex] = inp;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 80011a4:	4619      	mov	r1, r3
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	683a      	ldr	r2, [r7, #0]
 80011aa:	f843 2021 	str.w	r2, [r3, r1, lsl #2]

  fir->bufIndex++;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 80011b4:	3301      	adds	r3, #1
 80011b6:	b2da      	uxtb	r2, r3
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	f883 20fc 	strb.w	r2, [r3, #252]	; 0xfc
  if(fir->bufIndex == FILTER_NUM_COEFFS)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 80011c4:	2b3f      	cmp	r3, #63	; 0x3f
 80011c6:	d103      	bne.n	80011d0 <_Z16FIRFilter_UpdateP9FIRFilterf+0x3c>
    fir->bufIndex = 0;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	2200      	movs	r2, #0
 80011cc:	f883 20fc 	strb.w	r2, [r3, #252]	; 0xfc

  fir->out = 0.0f;
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	f04f 0200 	mov.w	r2, #0
 80011d6:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100

  uint8_t sumIndex = fir->bufIndex;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 80011e0:	73fb      	strb	r3, [r7, #15]

  for (uint8_t n=0; n<FILTER_NUM_COEFFS; n++)
 80011e2:	2300      	movs	r3, #0
 80011e4:	73bb      	strb	r3, [r7, #14]
 80011e6:	7bbb      	ldrb	r3, [r7, #14]
 80011e8:	2b3e      	cmp	r3, #62	; 0x3e
 80011ea:	d824      	bhi.n	8001236 <_Z16FIRFilter_UpdateP9FIRFilterf+0xa2>
  {
    if (sumIndex > 0) sumIndex--;
 80011ec:	7bfb      	ldrb	r3, [r7, #15]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d003      	beq.n	80011fa <_Z16FIRFilter_UpdateP9FIRFilterf+0x66>
 80011f2:	7bfb      	ldrb	r3, [r7, #15]
 80011f4:	3b01      	subs	r3, #1
 80011f6:	73fb      	strb	r3, [r7, #15]
 80011f8:	e001      	b.n	80011fe <_Z16FIRFilter_UpdateP9FIRFilterf+0x6a>
    else sumIndex = FILTER_NUM_COEFFS - 1;
 80011fa:	233e      	movs	r3, #62	; 0x3e
 80011fc:	73fb      	strb	r3, [r7, #15]
    fir->out += FIR_COEFFS[n] * fir->buf[sumIndex];
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	f8d3 4100 	ldr.w	r4, [r3, #256]	; 0x100
 8001204:	7bbb      	ldrb	r3, [r7, #14]
 8001206:	4a0f      	ldr	r2, [pc, #60]	; (8001244 <_Z16FIRFilter_UpdateP9FIRFilterf+0xb0>)
 8001208:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800120c:	7bfa      	ldrb	r2, [r7, #15]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001214:	4619      	mov	r1, r3
 8001216:	f7ff fdb5 	bl	8000d84 <__aeabi_fmul>
 800121a:	4603      	mov	r3, r0
 800121c:	4619      	mov	r1, r3
 800121e:	4620      	mov	r0, r4
 8001220:	f7ff fca8 	bl	8000b74 <__addsf3>
 8001224:	4603      	mov	r3, r0
 8001226:	461a      	mov	r2, r3
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  for (uint8_t n=0; n<FILTER_NUM_COEFFS; n++)
 800122e:	7bbb      	ldrb	r3, [r7, #14]
 8001230:	3301      	adds	r3, #1
 8001232:	73bb      	strb	r3, [r7, #14]
 8001234:	e7d7      	b.n	80011e6 <_Z16FIRFilter_UpdateP9FIRFilterf+0x52>
  }

  return fir->out;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100

}
 800123c:	4618      	mov	r0, r3
 800123e:	3714      	adds	r7, #20
 8001240:	46bd      	mov	sp, r7
 8001242:	bd90      	pop	{r4, r7, pc}
 8001244:	20000000 	.word	0x20000000

08001248 <_ZN12HeightSensorC1EP12GPIO_TypeDeftS1_t17TIM_HandleTypeDef>:


HeightSensor::HeightSensor(GPIO_TypeDef* TRIG_PORT, uint16_t TRIG_PIN,
 8001248:	b580      	push	{r7, lr}
 800124a:	b084      	sub	sp, #16
 800124c:	af00      	add	r7, sp, #0
 800124e:	60f8      	str	r0, [r7, #12]
 8001250:	60b9      	str	r1, [r7, #8]
 8001252:	603b      	str	r3, [r7, #0]
 8001254:	4613      	mov	r3, r2
 8001256:	80fb      	strh	r3, [r7, #6]
	  	   	   	   	   	   GPIO_TypeDef* ECHO_PORT, uint16_t ECHO_PIN,
						   TIM_HandleTypeDef HTIM)
							: trig_port(TRIG_PORT), trig_pin(TRIG_PIN),
							  echo_port(ECHO_PORT), echo_pin(ECHO_PIN),
							  htim(HTIM){
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	68ba      	ldr	r2, [r7, #8]
 800125c:	601a      	str	r2, [r3, #0]
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	88fa      	ldrh	r2, [r7, #6]
 8001262:	809a      	strh	r2, [r3, #4]
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	683a      	ldr	r2, [r7, #0]
 8001268:	609a      	str	r2, [r3, #8]
							  echo_port(ECHO_PORT), echo_pin(ECHO_PIN),
 800126a:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
							  htim(HTIM){
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	819a      	strh	r2, [r3, #12]
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	3310      	adds	r3, #16
 8001276:	f107 011c 	add.w	r1, r7, #28
 800127a:	2248      	movs	r2, #72	; 0x48
 800127c:	4618      	mov	r0, r3
 800127e:	f004 f8fd 	bl	800547c <memcpy>
	FIRFilter_Init(&lpf);
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	3358      	adds	r3, #88	; 0x58
 8001286:	4618      	mov	r0, r3
 8001288:	f7ff ff62 	bl	8001150 <_Z14FIRFilter_InitP9FIRFilter>

	HAL_TIM_Base_Start(&htim);
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	3310      	adds	r3, #16
 8001290:	4618      	mov	r0, r3
 8001292:	f003 f923 	bl	80044dc <HAL_TIM_Base_Start>
	HAL_GPIO_WritePin(trig_port, trig_pin, GPIO_PIN_RESET);
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	6818      	ldr	r0, [r3, #0]
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	889b      	ldrh	r3, [r3, #4]
 800129e:	2200      	movs	r2, #0
 80012a0:	4619      	mov	r1, r3
 80012a2:	f002 fb1a 	bl	80038da <HAL_GPIO_WritePin>
}
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	4618      	mov	r0, r3
 80012aa:	3710      	adds	r7, #16
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}

080012b0 <_ZN12HeightSensor14getWaterHeightEv>:
{
	return dist_filtered;
}

float HeightSensor::getWaterHeight()
{
 80012b0:	b480      	push	{r7}
 80012b2:	b083      	sub	sp, #12
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
	return water_height;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	f8d3 3164 	ldr.w	r3, [r3, #356]	; 0x164
}
 80012be:	4618      	mov	r0, r3
 80012c0:	370c      	adds	r7, #12
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bc80      	pop	{r7}
 80012c6:	4770      	bx	lr

080012c8 <_ZN12HeightSensor10readSensorEv>:


void HeightSensor::readSensor()
{
 80012c8:	b590      	push	{r4, r7, lr}
 80012ca:	b087      	sub	sp, #28
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(trig_port, trig_pin, GPIO_PIN_SET);  // pull the TRIG pin HIGH
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	6818      	ldr	r0, [r3, #0]
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	889b      	ldrh	r3, [r3, #4]
 80012d8:	2201      	movs	r2, #1
 80012da:	4619      	mov	r1, r3
 80012dc:	f002 fafd 	bl	80038da <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COUNTER(&htim, 0);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	691b      	ldr	r3, [r3, #16]
 80012e4:	2200      	movs	r2, #0
 80012e6:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER (&htim) < 10);  // wait for 10 us
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	691b      	ldr	r3, [r3, #16]
 80012ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012ee:	2b09      	cmp	r3, #9
 80012f0:	bf94      	ite	ls
 80012f2:	2301      	movls	r3, #1
 80012f4:	2300      	movhi	r3, #0
 80012f6:	b2db      	uxtb	r3, r3
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d000      	beq.n	80012fe <_ZN12HeightSensor10readSensorEv+0x36>
 80012fc:	e7f4      	b.n	80012e8 <_ZN12HeightSensor10readSensorEv+0x20>
	HAL_GPIO_WritePin(trig_port, trig_pin, GPIO_PIN_RESET);  // pull the TRIG pin low
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	6818      	ldr	r0, [r3, #0]
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	889b      	ldrh	r3, [r3, #4]
 8001306:	2200      	movs	r2, #0
 8001308:	4619      	mov	r1, r3
 800130a:	f002 fae6 	bl	80038da <HAL_GPIO_WritePin>

	uint32_t millis = HAL_GetTick(); // used this to avoid infinite while loop  (for timeout)
 800130e:	f001 fbe1 	bl	8002ad4 <HAL_GetTick>
 8001312:	6178      	str	r0, [r7, #20]
	// wait for the echo pin to go high
	while (!(HAL_GPIO_ReadPin (echo_port, echo_pin)) && millis + 10 >  HAL_GetTick());
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	689a      	ldr	r2, [r3, #8]
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800131e:	b29b      	uxth	r3, r3
 8001320:	4619      	mov	r1, r3
 8001322:	4610      	mov	r0, r2
 8001324:	f002 fac2 	bl	80038ac <HAL_GPIO_ReadPin>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d109      	bne.n	8001342 <_ZN12HeightSensor10readSensorEv+0x7a>
 800132e:	697b      	ldr	r3, [r7, #20]
 8001330:	f103 040a 	add.w	r4, r3, #10
 8001334:	f001 fbce 	bl	8002ad4 <HAL_GetTick>
 8001338:	4603      	mov	r3, r0
 800133a:	429c      	cmp	r4, r3
 800133c:	d901      	bls.n	8001342 <_ZN12HeightSensor10readSensorEv+0x7a>
 800133e:	2301      	movs	r3, #1
 8001340:	e000      	b.n	8001344 <_ZN12HeightSensor10readSensorEv+0x7c>
 8001342:	2300      	movs	r3, #0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d000      	beq.n	800134a <_ZN12HeightSensor10readSensorEv+0x82>
 8001348:	e7e4      	b.n	8001314 <_ZN12HeightSensor10readSensorEv+0x4c>
	uint32_t time1 = __HAL_TIM_GET_COUNTER (&htim);
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	691b      	ldr	r3, [r3, #16]
 800134e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001350:	613b      	str	r3, [r7, #16]

	millis = HAL_GetTick(); // used this to avoid infinite while loop (for timeout)
 8001352:	f001 fbbf 	bl	8002ad4 <HAL_GetTick>
 8001356:	6178      	str	r0, [r7, #20]
	// wait for the echo pin to go low
	while ((HAL_GPIO_ReadPin (echo_port, echo_pin)) && millis + 50 > HAL_GetTick());
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	689a      	ldr	r2, [r3, #8]
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001362:	b29b      	uxth	r3, r3
 8001364:	4619      	mov	r1, r3
 8001366:	4610      	mov	r0, r2
 8001368:	f002 faa0 	bl	80038ac <HAL_GPIO_ReadPin>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d009      	beq.n	8001386 <_ZN12HeightSensor10readSensorEv+0xbe>
 8001372:	697b      	ldr	r3, [r7, #20]
 8001374:	f103 0432 	add.w	r4, r3, #50	; 0x32
 8001378:	f001 fbac 	bl	8002ad4 <HAL_GetTick>
 800137c:	4603      	mov	r3, r0
 800137e:	429c      	cmp	r4, r3
 8001380:	d901      	bls.n	8001386 <_ZN12HeightSensor10readSensorEv+0xbe>
 8001382:	2301      	movs	r3, #1
 8001384:	e000      	b.n	8001388 <_ZN12HeightSensor10readSensorEv+0xc0>
 8001386:	2300      	movs	r3, #0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d000      	beq.n	800138e <_ZN12HeightSensor10readSensorEv+0xc6>
 800138c:	e7e4      	b.n	8001358 <_ZN12HeightSensor10readSensorEv+0x90>
	uint32_t time2 = __HAL_TIM_GET_COUNTER (&htim);
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	691b      	ldr	r3, [r3, #16]
 8001392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001394:	60fb      	str	r3, [r7, #12]

	uint16_t distance_mm = (time2 - time1)* 0.34/2;
 8001396:	68fa      	ldr	r2, [r7, #12]
 8001398:	693b      	ldr	r3, [r7, #16]
 800139a:	1ad3      	subs	r3, r2, r3
 800139c:	4618      	mov	r0, r3
 800139e:	f7ff f821 	bl	80003e4 <__aeabi_ui2d>
 80013a2:	a32f      	add	r3, pc, #188	; (adr r3, 8001460 <_ZN12HeightSensor10readSensorEv+0x198>)
 80013a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013a8:	f7ff f896 	bl	80004d8 <__aeabi_dmul>
 80013ac:	4602      	mov	r2, r0
 80013ae:	460b      	mov	r3, r1
 80013b0:	4610      	mov	r0, r2
 80013b2:	4619      	mov	r1, r3
 80013b4:	f04f 0200 	mov.w	r2, #0
 80013b8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80013bc:	f7ff f9b6 	bl	800072c <__aeabi_ddiv>
 80013c0:	4602      	mov	r2, r0
 80013c2:	460b      	mov	r3, r1
 80013c4:	4610      	mov	r0, r2
 80013c6:	4619      	mov	r1, r3
 80013c8:	f7ff fb5e 	bl	8000a88 <__aeabi_d2uiz>
 80013cc:	4603      	mov	r3, r0
 80013ce:	817b      	strh	r3, [r7, #10]

	dist_raw = (distance_mm/10.0) < CONE_HEIGHT ? (distance_mm/10.0) : CONE_HEIGHT;
 80013d0:	897b      	ldrh	r3, [r7, #10]
 80013d2:	4618      	mov	r0, r3
 80013d4:	f7ff f816 	bl	8000404 <__aeabi_i2d>
 80013d8:	f04f 0200 	mov.w	r2, #0
 80013dc:	4b22      	ldr	r3, [pc, #136]	; (8001468 <_ZN12HeightSensor10readSensorEv+0x1a0>)
 80013de:	f7ff f9a5 	bl	800072c <__aeabi_ddiv>
 80013e2:	4602      	mov	r2, r0
 80013e4:	460b      	mov	r3, r1
 80013e6:	4610      	mov	r0, r2
 80013e8:	4619      	mov	r1, r3
 80013ea:	f04f 0200 	mov.w	r2, #0
 80013ee:	4b1f      	ldr	r3, [pc, #124]	; (800146c <_ZN12HeightSensor10readSensorEv+0x1a4>)
 80013f0:	f7ff fae4 	bl	80009bc <__aeabi_dcmplt>
 80013f4:	4603      	mov	r3, r0
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d010      	beq.n	800141c <_ZN12HeightSensor10readSensorEv+0x154>
 80013fa:	897b      	ldrh	r3, [r7, #10]
 80013fc:	4618      	mov	r0, r3
 80013fe:	f7ff f801 	bl	8000404 <__aeabi_i2d>
 8001402:	f04f 0200 	mov.w	r2, #0
 8001406:	4b18      	ldr	r3, [pc, #96]	; (8001468 <_ZN12HeightSensor10readSensorEv+0x1a0>)
 8001408:	f7ff f990 	bl	800072c <__aeabi_ddiv>
 800140c:	4602      	mov	r2, r0
 800140e:	460b      	mov	r3, r1
 8001410:	4610      	mov	r0, r2
 8001412:	4619      	mov	r1, r3
 8001414:	f7ff fb58 	bl	8000ac8 <__aeabi_d2f>
 8001418:	4603      	mov	r3, r0
 800141a:	e000      	b.n	800141e <_ZN12HeightSensor10readSensorEv+0x156>
 800141c:	4b14      	ldr	r3, [pc, #80]	; (8001470 <_ZN12HeightSensor10readSensorEv+0x1a8>)
 800141e:	687a      	ldr	r2, [r7, #4]
 8001420:	f8c2 315c 	str.w	r3, [r2, #348]	; 0x15c
	dist_filtered = FIRFilter_Update(&lpf, dist_raw);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	f8d3 315c 	ldr.w	r3, [r3, #348]	; 0x15c
 8001430:	4619      	mov	r1, r3
 8001432:	4610      	mov	r0, r2
 8001434:	f7ff feae 	bl	8001194 <_Z16FIRFilter_UpdateP9FIRFilterf>
 8001438:	4602      	mov	r2, r0
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
	water_height = CONE_HEIGHT - dist_filtered;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8001446:	4619      	mov	r1, r3
 8001448:	4809      	ldr	r0, [pc, #36]	; (8001470 <_ZN12HeightSensor10readSensorEv+0x1a8>)
 800144a:	f7ff fb91 	bl	8000b70 <__aeabi_fsub>
 800144e:	4603      	mov	r3, r0
 8001450:	461a      	mov	r2, r3
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
}
 8001458:	bf00      	nop
 800145a:	371c      	adds	r7, #28
 800145c:	46bd      	mov	sp, r7
 800145e:	bd90      	pop	{r4, r7, pc}
 8001460:	5c28f5c3 	.word	0x5c28f5c3
 8001464:	3fd5c28f 	.word	0x3fd5c28f
 8001468:	40240000 	.word	0x40240000
 800146c:	40518000 	.word	0x40518000
 8001470:	428c0000 	.word	0x428c0000

08001474 <_ZL14DWT_Delay_Initv>:

/* private functions prototypes */
/**
 * @brief DWT Cortex Tick counter for Microsecond delay
 */
static uint32_t DWT_Delay_Init(void) {
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 8001478:	4b16      	ldr	r3, [pc, #88]	; (80014d4 <_ZL14DWT_Delay_Initv+0x60>)
 800147a:	68db      	ldr	r3, [r3, #12]
 800147c:	4a15      	ldr	r2, [pc, #84]	; (80014d4 <_ZL14DWT_Delay_Initv+0x60>)
 800147e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001482:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8001484:	4b13      	ldr	r3, [pc, #76]	; (80014d4 <_ZL14DWT_Delay_Initv+0x60>)
 8001486:	68db      	ldr	r3, [r3, #12]
 8001488:	4a12      	ldr	r2, [pc, #72]	; (80014d4 <_ZL14DWT_Delay_Initv+0x60>)
 800148a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800148e:	60d3      	str	r3, [r2, #12]
  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk;
 8001490:	4b11      	ldr	r3, [pc, #68]	; (80014d8 <_ZL14DWT_Delay_Initv+0x64>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4a10      	ldr	r2, [pc, #64]	; (80014d8 <_ZL14DWT_Delay_Initv+0x64>)
 8001496:	f023 0301 	bic.w	r3, r3, #1
 800149a:	6013      	str	r3, [r2, #0]
  /* Enable clock cycle counter */
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 800149c:	4b0e      	ldr	r3, [pc, #56]	; (80014d8 <_ZL14DWT_Delay_Initv+0x64>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	4a0d      	ldr	r2, [pc, #52]	; (80014d8 <_ZL14DWT_Delay_Initv+0x64>)
 80014a2:	f043 0301 	orr.w	r3, r3, #1
 80014a6:	6013      	str	r3, [r2, #0]
  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 80014a8:	4b0b      	ldr	r3, [pc, #44]	; (80014d8 <_ZL14DWT_Delay_Initv+0x64>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	605a      	str	r2, [r3, #4]
  /* 3 NO OPERATION instructions */
  __NOP();
 80014ae:	bf00      	nop
  __NOP();
 80014b0:	bf00      	nop
  __NOP();
 80014b2:	bf00      	nop
  /* Check if clock cycle counter has started */
  if(DWT->CYCCNT)
 80014b4:	4b08      	ldr	r3, [pc, #32]	; (80014d8 <_ZL14DWT_Delay_Initv+0x64>)
 80014b6:	685b      	ldr	r3, [r3, #4]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	bf14      	ite	ne
 80014bc:	2301      	movne	r3, #1
 80014be:	2300      	moveq	r3, #0
 80014c0:	b2db      	uxtb	r3, r3
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d001      	beq.n	80014ca <_ZL14DWT_Delay_Initv+0x56>
  {
    return 0;
 80014c6:	2300      	movs	r3, #0
 80014c8:	e000      	b.n	80014cc <_ZL14DWT_Delay_Initv+0x58>
  }
  else
  {
    return 1;
 80014ca:	2301      	movs	r3, #1
  }
}
 80014cc:	4618      	mov	r0, r3
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bc80      	pop	{r7}
 80014d2:	4770      	bx	lr
 80014d4:	e000edf0 	.word	0xe000edf0
 80014d8:	e0001000 	.word	0xe0001000

080014dc <_ZL12DWT_Delay_usm>:

__STATIC_INLINE void DWT_Delay_us(volatile uint32_t usec)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b084      	sub	sp, #16
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
 uint32_t clk_cycle_start = DWT->CYCCNT;
 80014e4:	4b0f      	ldr	r3, [pc, #60]	; (8001524 <_ZL12DWT_Delay_usm+0x48>)
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	60fb      	str	r3, [r7, #12]
 usec *= (HAL_RCC_GetHCLKFreq() / 1000000);
 80014ea:	f002 fdf1 	bl	80040d0 <HAL_RCC_GetHCLKFreq>
 80014ee:	4603      	mov	r3, r0
 80014f0:	4a0d      	ldr	r2, [pc, #52]	; (8001528 <_ZL12DWT_Delay_usm+0x4c>)
 80014f2:	fba2 2303 	umull	r2, r3, r2, r3
 80014f6:	0c9b      	lsrs	r3, r3, #18
 80014f8:	687a      	ldr	r2, [r7, #4]
 80014fa:	fb02 f303 	mul.w	r3, r2, r3
 80014fe:	607b      	str	r3, [r7, #4]
 while ((DWT->CYCCNT - clk_cycle_start) < usec);
 8001500:	4b08      	ldr	r3, [pc, #32]	; (8001524 <_ZL12DWT_Delay_usm+0x48>)
 8001502:	685a      	ldr	r2, [r3, #4]
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	1ad2      	subs	r2, r2, r3
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	429a      	cmp	r2, r3
 800150c:	bf34      	ite	cc
 800150e:	2301      	movcc	r3, #1
 8001510:	2300      	movcs	r3, #0
 8001512:	b2db      	uxtb	r3, r3
 8001514:	2b00      	cmp	r3, #0
 8001516:	d000      	beq.n	800151a <_ZL12DWT_Delay_usm+0x3e>
 8001518:	e7f2      	b.n	8001500 <_ZL12DWT_Delay_usm+0x24>
}
 800151a:	bf00      	nop
 800151c:	3710      	adds	r7, #16
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	e0001000 	.word	0xe0001000
 8001528:	431bde83 	.word	0x431bde83

0800152c <_ZL19lcd16x2_enablePulsev>:

/**
 * @brief Enable Pulse function
 */
static void lcd16x2_enablePulse(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(PORT_RS_and_E, PIN_E, GPIO_PIN_SET);
 8001530:	4b0b      	ldr	r3, [pc, #44]	; (8001560 <_ZL19lcd16x2_enablePulsev+0x34>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4a0b      	ldr	r2, [pc, #44]	; (8001564 <_ZL19lcd16x2_enablePulsev+0x38>)
 8001536:	8811      	ldrh	r1, [r2, #0]
 8001538:	2201      	movs	r2, #1
 800153a:	4618      	mov	r0, r3
 800153c:	f002 f9cd 	bl	80038da <HAL_GPIO_WritePin>
  DWT_Delay_us(T_CONST);
 8001540:	2014      	movs	r0, #20
 8001542:	f7ff ffcb 	bl	80014dc <_ZL12DWT_Delay_usm>
  HAL_GPIO_WritePin(PORT_RS_and_E, PIN_E, GPIO_PIN_RESET);
 8001546:	4b06      	ldr	r3, [pc, #24]	; (8001560 <_ZL19lcd16x2_enablePulsev+0x34>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	4a06      	ldr	r2, [pc, #24]	; (8001564 <_ZL19lcd16x2_enablePulsev+0x38>)
 800154c:	8811      	ldrh	r1, [r2, #0]
 800154e:	2200      	movs	r2, #0
 8001550:	4618      	mov	r0, r3
 8001552:	f002 f9c2 	bl	80038da <HAL_GPIO_WritePin>
  DWT_Delay_us(60);
 8001556:	203c      	movs	r0, #60	; 0x3c
 8001558:	f7ff ffc0 	bl	80014dc <_ZL12DWT_Delay_usm>
}
 800155c:	bf00      	nop
 800155e:	bd80      	pop	{r7, pc}
 8001560:	200002f8 	.word	0x200002f8
 8001564:	200002fe 	.word	0x200002fe

08001568 <_ZL10lcd16x2_rsb>:

/**
 * @brief RS control
 */
static void lcd16x2_rs(bool state)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0
 800156e:	4603      	mov	r3, r0
 8001570:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, (GPIO_PinState)state);
 8001572:	4b06      	ldr	r3, [pc, #24]	; (800158c <_ZL10lcd16x2_rsb+0x24>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	4a06      	ldr	r2, [pc, #24]	; (8001590 <_ZL10lcd16x2_rsb+0x28>)
 8001578:	8811      	ldrh	r1, [r2, #0]
 800157a:	79fa      	ldrb	r2, [r7, #7]
 800157c:	4618      	mov	r0, r3
 800157e:	f002 f9ac 	bl	80038da <HAL_GPIO_WritePin>
}
 8001582:	bf00      	nop
 8001584:	3708      	adds	r7, #8
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	200002f8 	.word	0x200002f8
 8001590:	200002fc 	.word	0x200002fc

08001594 <_ZL13lcd16x2_writeh>:

/**
 * @brief Write parallel signal to lcd
 */
static void lcd16x2_write(uint8_t wbyte)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b084      	sub	sp, #16
 8001598:	af00      	add	r7, sp, #0
 800159a:	4603      	mov	r3, r0
 800159c:	71fb      	strb	r3, [r7, #7]
  uint8_t LSB_nibble = wbyte&0xF, MSB_nibble = (wbyte>>4)&0xF;
 800159e:	79fb      	ldrb	r3, [r7, #7]
 80015a0:	f003 030f 	and.w	r3, r3, #15
 80015a4:	73fb      	strb	r3, [r7, #15]
 80015a6:	79fb      	ldrb	r3, [r7, #7]
 80015a8:	091b      	lsrs	r3, r3, #4
 80015aa:	73bb      	strb	r3, [r7, #14]
  if(is8BitsMode)
 80015ac:	4b5f      	ldr	r3, [pc, #380]	; (800172c <_ZL13lcd16x2_writeh+0x198>)
 80015ae:	781b      	ldrb	r3, [r3, #0]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d05a      	beq.n	800166a <_ZL13lcd16x2_writeh+0xd6>
  {
    //LSB data
    HAL_GPIO_WritePin(PORT_LSB, D0_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 80015b4:	4b5e      	ldr	r3, [pc, #376]	; (8001730 <_ZL13lcd16x2_writeh+0x19c>)
 80015b6:	6818      	ldr	r0, [r3, #0]
 80015b8:	4b5e      	ldr	r3, [pc, #376]	; (8001734 <_ZL13lcd16x2_writeh+0x1a0>)
 80015ba:	8819      	ldrh	r1, [r3, #0]
 80015bc:	7bfb      	ldrb	r3, [r7, #15]
 80015be:	f003 0301 	and.w	r3, r3, #1
 80015c2:	b2db      	uxtb	r3, r3
 80015c4:	461a      	mov	r2, r3
 80015c6:	f002 f988 	bl	80038da <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_LSB, D1_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 80015ca:	4b59      	ldr	r3, [pc, #356]	; (8001730 <_ZL13lcd16x2_writeh+0x19c>)
 80015cc:	6818      	ldr	r0, [r3, #0]
 80015ce:	4b5a      	ldr	r3, [pc, #360]	; (8001738 <_ZL13lcd16x2_writeh+0x1a4>)
 80015d0:	8819      	ldrh	r1, [r3, #0]
 80015d2:	7bfb      	ldrb	r3, [r7, #15]
 80015d4:	f003 0302 	and.w	r3, r3, #2
 80015d8:	b2db      	uxtb	r3, r3
 80015da:	461a      	mov	r2, r3
 80015dc:	f002 f97d 	bl	80038da <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_LSB, D2_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 80015e0:	4b53      	ldr	r3, [pc, #332]	; (8001730 <_ZL13lcd16x2_writeh+0x19c>)
 80015e2:	6818      	ldr	r0, [r3, #0]
 80015e4:	4b55      	ldr	r3, [pc, #340]	; (800173c <_ZL13lcd16x2_writeh+0x1a8>)
 80015e6:	8819      	ldrh	r1, [r3, #0]
 80015e8:	7bfb      	ldrb	r3, [r7, #15]
 80015ea:	f003 0304 	and.w	r3, r3, #4
 80015ee:	b2db      	uxtb	r3, r3
 80015f0:	461a      	mov	r2, r3
 80015f2:	f002 f972 	bl	80038da <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_LSB, D3_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 80015f6:	4b4e      	ldr	r3, [pc, #312]	; (8001730 <_ZL13lcd16x2_writeh+0x19c>)
 80015f8:	6818      	ldr	r0, [r3, #0]
 80015fa:	4b51      	ldr	r3, [pc, #324]	; (8001740 <_ZL13lcd16x2_writeh+0x1ac>)
 80015fc:	8819      	ldrh	r1, [r3, #0]
 80015fe:	7bfb      	ldrb	r3, [r7, #15]
 8001600:	f003 0308 	and.w	r3, r3, #8
 8001604:	b2db      	uxtb	r3, r3
 8001606:	461a      	mov	r2, r3
 8001608:	f002 f967 	bl	80038da <HAL_GPIO_WritePin>
    //MSB data
    HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 800160c:	4b4d      	ldr	r3, [pc, #308]	; (8001744 <_ZL13lcd16x2_writeh+0x1b0>)
 800160e:	6818      	ldr	r0, [r3, #0]
 8001610:	4b4d      	ldr	r3, [pc, #308]	; (8001748 <_ZL13lcd16x2_writeh+0x1b4>)
 8001612:	8819      	ldrh	r1, [r3, #0]
 8001614:	7bbb      	ldrb	r3, [r7, #14]
 8001616:	f003 0301 	and.w	r3, r3, #1
 800161a:	b2db      	uxtb	r3, r3
 800161c:	461a      	mov	r2, r3
 800161e:	f002 f95c 	bl	80038da <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 8001622:	4b48      	ldr	r3, [pc, #288]	; (8001744 <_ZL13lcd16x2_writeh+0x1b0>)
 8001624:	6818      	ldr	r0, [r3, #0]
 8001626:	4b49      	ldr	r3, [pc, #292]	; (800174c <_ZL13lcd16x2_writeh+0x1b8>)
 8001628:	8819      	ldrh	r1, [r3, #0]
 800162a:	7bbb      	ldrb	r3, [r7, #14]
 800162c:	f003 0302 	and.w	r3, r3, #2
 8001630:	b2db      	uxtb	r3, r3
 8001632:	461a      	mov	r2, r3
 8001634:	f002 f951 	bl	80038da <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 8001638:	4b42      	ldr	r3, [pc, #264]	; (8001744 <_ZL13lcd16x2_writeh+0x1b0>)
 800163a:	6818      	ldr	r0, [r3, #0]
 800163c:	4b44      	ldr	r3, [pc, #272]	; (8001750 <_ZL13lcd16x2_writeh+0x1bc>)
 800163e:	8819      	ldrh	r1, [r3, #0]
 8001640:	7bbb      	ldrb	r3, [r7, #14]
 8001642:	f003 0304 	and.w	r3, r3, #4
 8001646:	b2db      	uxtb	r3, r3
 8001648:	461a      	mov	r2, r3
 800164a:	f002 f946 	bl	80038da <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 800164e:	4b3d      	ldr	r3, [pc, #244]	; (8001744 <_ZL13lcd16x2_writeh+0x1b0>)
 8001650:	6818      	ldr	r0, [r3, #0]
 8001652:	4b40      	ldr	r3, [pc, #256]	; (8001754 <_ZL13lcd16x2_writeh+0x1c0>)
 8001654:	8819      	ldrh	r1, [r3, #0]
 8001656:	7bbb      	ldrb	r3, [r7, #14]
 8001658:	f003 0308 	and.w	r3, r3, #8
 800165c:	b2db      	uxtb	r3, r3
 800165e:	461a      	mov	r2, r3
 8001660:	f002 f93b 	bl	80038da <HAL_GPIO_WritePin>
    lcd16x2_enablePulse();
 8001664:	f7ff ff62 	bl	800152c <_ZL19lcd16x2_enablePulsev>
    HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(LSB_nibble&0x2));
    HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
    HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
    lcd16x2_enablePulse();
  }
}
 8001668:	e05b      	b.n	8001722 <_ZL13lcd16x2_writeh+0x18e>
    HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 800166a:	4b36      	ldr	r3, [pc, #216]	; (8001744 <_ZL13lcd16x2_writeh+0x1b0>)
 800166c:	6818      	ldr	r0, [r3, #0]
 800166e:	4b36      	ldr	r3, [pc, #216]	; (8001748 <_ZL13lcd16x2_writeh+0x1b4>)
 8001670:	8819      	ldrh	r1, [r3, #0]
 8001672:	7bbb      	ldrb	r3, [r7, #14]
 8001674:	f003 0301 	and.w	r3, r3, #1
 8001678:	b2db      	uxtb	r3, r3
 800167a:	461a      	mov	r2, r3
 800167c:	f002 f92d 	bl	80038da <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 8001680:	4b30      	ldr	r3, [pc, #192]	; (8001744 <_ZL13lcd16x2_writeh+0x1b0>)
 8001682:	6818      	ldr	r0, [r3, #0]
 8001684:	4b31      	ldr	r3, [pc, #196]	; (800174c <_ZL13lcd16x2_writeh+0x1b8>)
 8001686:	8819      	ldrh	r1, [r3, #0]
 8001688:	7bbb      	ldrb	r3, [r7, #14]
 800168a:	f003 0302 	and.w	r3, r3, #2
 800168e:	b2db      	uxtb	r3, r3
 8001690:	461a      	mov	r2, r3
 8001692:	f002 f922 	bl	80038da <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 8001696:	4b2b      	ldr	r3, [pc, #172]	; (8001744 <_ZL13lcd16x2_writeh+0x1b0>)
 8001698:	6818      	ldr	r0, [r3, #0]
 800169a:	4b2d      	ldr	r3, [pc, #180]	; (8001750 <_ZL13lcd16x2_writeh+0x1bc>)
 800169c:	8819      	ldrh	r1, [r3, #0]
 800169e:	7bbb      	ldrb	r3, [r7, #14]
 80016a0:	f003 0304 	and.w	r3, r3, #4
 80016a4:	b2db      	uxtb	r3, r3
 80016a6:	461a      	mov	r2, r3
 80016a8:	f002 f917 	bl	80038da <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 80016ac:	4b25      	ldr	r3, [pc, #148]	; (8001744 <_ZL13lcd16x2_writeh+0x1b0>)
 80016ae:	6818      	ldr	r0, [r3, #0]
 80016b0:	4b28      	ldr	r3, [pc, #160]	; (8001754 <_ZL13lcd16x2_writeh+0x1c0>)
 80016b2:	8819      	ldrh	r1, [r3, #0]
 80016b4:	7bbb      	ldrb	r3, [r7, #14]
 80016b6:	f003 0308 	and.w	r3, r3, #8
 80016ba:	b2db      	uxtb	r3, r3
 80016bc:	461a      	mov	r2, r3
 80016be:	f002 f90c 	bl	80038da <HAL_GPIO_WritePin>
    lcd16x2_enablePulse();
 80016c2:	f7ff ff33 	bl	800152c <_ZL19lcd16x2_enablePulsev>
    HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 80016c6:	4b1f      	ldr	r3, [pc, #124]	; (8001744 <_ZL13lcd16x2_writeh+0x1b0>)
 80016c8:	6818      	ldr	r0, [r3, #0]
 80016ca:	4b1f      	ldr	r3, [pc, #124]	; (8001748 <_ZL13lcd16x2_writeh+0x1b4>)
 80016cc:	8819      	ldrh	r1, [r3, #0]
 80016ce:	7bfb      	ldrb	r3, [r7, #15]
 80016d0:	f003 0301 	and.w	r3, r3, #1
 80016d4:	b2db      	uxtb	r3, r3
 80016d6:	461a      	mov	r2, r3
 80016d8:	f002 f8ff 	bl	80038da <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 80016dc:	4b19      	ldr	r3, [pc, #100]	; (8001744 <_ZL13lcd16x2_writeh+0x1b0>)
 80016de:	6818      	ldr	r0, [r3, #0]
 80016e0:	4b1a      	ldr	r3, [pc, #104]	; (800174c <_ZL13lcd16x2_writeh+0x1b8>)
 80016e2:	8819      	ldrh	r1, [r3, #0]
 80016e4:	7bfb      	ldrb	r3, [r7, #15]
 80016e6:	f003 0302 	and.w	r3, r3, #2
 80016ea:	b2db      	uxtb	r3, r3
 80016ec:	461a      	mov	r2, r3
 80016ee:	f002 f8f4 	bl	80038da <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 80016f2:	4b14      	ldr	r3, [pc, #80]	; (8001744 <_ZL13lcd16x2_writeh+0x1b0>)
 80016f4:	6818      	ldr	r0, [r3, #0]
 80016f6:	4b16      	ldr	r3, [pc, #88]	; (8001750 <_ZL13lcd16x2_writeh+0x1bc>)
 80016f8:	8819      	ldrh	r1, [r3, #0]
 80016fa:	7bfb      	ldrb	r3, [r7, #15]
 80016fc:	f003 0304 	and.w	r3, r3, #4
 8001700:	b2db      	uxtb	r3, r3
 8001702:	461a      	mov	r2, r3
 8001704:	f002 f8e9 	bl	80038da <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 8001708:	4b0e      	ldr	r3, [pc, #56]	; (8001744 <_ZL13lcd16x2_writeh+0x1b0>)
 800170a:	6818      	ldr	r0, [r3, #0]
 800170c:	4b11      	ldr	r3, [pc, #68]	; (8001754 <_ZL13lcd16x2_writeh+0x1c0>)
 800170e:	8819      	ldrh	r1, [r3, #0]
 8001710:	7bfb      	ldrb	r3, [r7, #15]
 8001712:	f003 0308 	and.w	r3, r3, #8
 8001716:	b2db      	uxtb	r3, r3
 8001718:	461a      	mov	r2, r3
 800171a:	f002 f8de 	bl	80038da <HAL_GPIO_WritePin>
    lcd16x2_enablePulse();
 800171e:	f7ff ff05 	bl	800152c <_ZL19lcd16x2_enablePulsev>
}
 8001722:	bf00      	nop
 8001724:	3710      	adds	r7, #16
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	200000fc 	.word	0x200000fc
 8001730:	20000300 	.word	0x20000300
 8001734:	20000304 	.word	0x20000304
 8001738:	20000306 	.word	0x20000306
 800173c:	20000308 	.word	0x20000308
 8001740:	2000030a 	.word	0x2000030a
 8001744:	2000030c 	.word	0x2000030c
 8001748:	20000310 	.word	0x20000310
 800174c:	20000312 	.word	0x20000312
 8001750:	20000314 	.word	0x20000314
 8001754:	20000316 	.word	0x20000316

08001758 <_ZL20lcd16x2_writeCommandh>:

/**
 * @brief Write command
 */
static void lcd16x2_writeCommand(uint8_t cmd)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b082      	sub	sp, #8
 800175c:	af00      	add	r7, sp, #0
 800175e:	4603      	mov	r3, r0
 8001760:	71fb      	strb	r3, [r7, #7]
  lcd16x2_rs(false);
 8001762:	2000      	movs	r0, #0
 8001764:	f7ff ff00 	bl	8001568 <_ZL10lcd16x2_rsb>
  lcd16x2_write(cmd);
 8001768:	79fb      	ldrb	r3, [r7, #7]
 800176a:	4618      	mov	r0, r3
 800176c:	f7ff ff12 	bl	8001594 <_ZL13lcd16x2_writeh>
}
 8001770:	bf00      	nop
 8001772:	3708      	adds	r7, #8
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}

08001778 <_ZL17lcd16x2_writeDatah>:

/**
 * @brief Write data
 */
static void lcd16x2_writeData(uint8_t data)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b082      	sub	sp, #8
 800177c:	af00      	add	r7, sp, #0
 800177e:	4603      	mov	r3, r0
 8001780:	71fb      	strb	r3, [r7, #7]
  lcd16x2_rs(true);
 8001782:	2001      	movs	r0, #1
 8001784:	f7ff fef0 	bl	8001568 <_ZL10lcd16x2_rsb>
  lcd16x2_write(data);
 8001788:	79fb      	ldrb	r3, [r7, #7]
 800178a:	4618      	mov	r0, r3
 800178c:	f7ff ff02 	bl	8001594 <_ZL13lcd16x2_writeh>
}
 8001790:	bf00      	nop
 8001792:	3708      	adds	r7, #8
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}

08001798 <_ZL14lcd16x2_write4h>:

/**
 * @brief 4-bits write
 */
static void lcd16x2_write4(uint8_t nib)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b082      	sub	sp, #8
 800179c:	af00      	add	r7, sp, #0
 800179e:	4603      	mov	r3, r0
 80017a0:	71fb      	strb	r3, [r7, #7]
  nib &= 0xF;
 80017a2:	79fb      	ldrb	r3, [r7, #7]
 80017a4:	f003 030f 	and.w	r3, r3, #15
 80017a8:	71fb      	strb	r3, [r7, #7]
  lcd16x2_rs(false);
 80017aa:	2000      	movs	r0, #0
 80017ac:	f7ff fedc 	bl	8001568 <_ZL10lcd16x2_rsb>
  //LSB data
  HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(nib&0x1));
 80017b0:	4b18      	ldr	r3, [pc, #96]	; (8001814 <_ZL14lcd16x2_write4h+0x7c>)
 80017b2:	6818      	ldr	r0, [r3, #0]
 80017b4:	4b18      	ldr	r3, [pc, #96]	; (8001818 <_ZL14lcd16x2_write4h+0x80>)
 80017b6:	8819      	ldrh	r1, [r3, #0]
 80017b8:	79fb      	ldrb	r3, [r7, #7]
 80017ba:	f003 0301 	and.w	r3, r3, #1
 80017be:	b2db      	uxtb	r3, r3
 80017c0:	461a      	mov	r2, r3
 80017c2:	f002 f88a 	bl	80038da <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(nib&0x2));
 80017c6:	4b13      	ldr	r3, [pc, #76]	; (8001814 <_ZL14lcd16x2_write4h+0x7c>)
 80017c8:	6818      	ldr	r0, [r3, #0]
 80017ca:	4b14      	ldr	r3, [pc, #80]	; (800181c <_ZL14lcd16x2_write4h+0x84>)
 80017cc:	8819      	ldrh	r1, [r3, #0]
 80017ce:	79fb      	ldrb	r3, [r7, #7]
 80017d0:	f003 0302 	and.w	r3, r3, #2
 80017d4:	b2db      	uxtb	r3, r3
 80017d6:	461a      	mov	r2, r3
 80017d8:	f002 f87f 	bl	80038da <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(nib&0x4));
 80017dc:	4b0d      	ldr	r3, [pc, #52]	; (8001814 <_ZL14lcd16x2_write4h+0x7c>)
 80017de:	6818      	ldr	r0, [r3, #0]
 80017e0:	4b0f      	ldr	r3, [pc, #60]	; (8001820 <_ZL14lcd16x2_write4h+0x88>)
 80017e2:	8819      	ldrh	r1, [r3, #0]
 80017e4:	79fb      	ldrb	r3, [r7, #7]
 80017e6:	f003 0304 	and.w	r3, r3, #4
 80017ea:	b2db      	uxtb	r3, r3
 80017ec:	461a      	mov	r2, r3
 80017ee:	f002 f874 	bl	80038da <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(nib&0x8));
 80017f2:	4b08      	ldr	r3, [pc, #32]	; (8001814 <_ZL14lcd16x2_write4h+0x7c>)
 80017f4:	6818      	ldr	r0, [r3, #0]
 80017f6:	4b0b      	ldr	r3, [pc, #44]	; (8001824 <_ZL14lcd16x2_write4h+0x8c>)
 80017f8:	8819      	ldrh	r1, [r3, #0]
 80017fa:	79fb      	ldrb	r3, [r7, #7]
 80017fc:	f003 0308 	and.w	r3, r3, #8
 8001800:	b2db      	uxtb	r3, r3
 8001802:	461a      	mov	r2, r3
 8001804:	f002 f869 	bl	80038da <HAL_GPIO_WritePin>
  lcd16x2_enablePulse();
 8001808:	f7ff fe90 	bl	800152c <_ZL19lcd16x2_enablePulsev>
}
 800180c:	bf00      	nop
 800180e:	3708      	adds	r7, #8
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	2000030c 	.word	0x2000030c
 8001818:	20000310 	.word	0x20000310
 800181c:	20000312 	.word	0x20000312
 8001820:	20000314 	.word	0x20000314
 8001824:	20000316 	.word	0x20000316

08001828 <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt>:
 * @param[in] x_pin GPIO pin (e.g. GPIO_PIN_1)
 */
void lcd16x2_init_4bits(
    GPIO_TypeDef* port_rs_e, uint16_t rs_pin, uint16_t e_pin,
    GPIO_TypeDef* port_4_7, uint16_t d4_pin, uint16_t d5_pin, uint16_t d6_pin, uint16_t d7_pin)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b084      	sub	sp, #16
 800182c:	af00      	add	r7, sp, #0
 800182e:	60f8      	str	r0, [r7, #12]
 8001830:	607b      	str	r3, [r7, #4]
 8001832:	460b      	mov	r3, r1
 8001834:	817b      	strh	r3, [r7, #10]
 8001836:	4613      	mov	r3, r2
 8001838:	813b      	strh	r3, [r7, #8]
  DWT_Delay_Init();
 800183a:	f7ff fe1b 	bl	8001474 <_ZL14DWT_Delay_Initv>
  //Set GPIO Ports and Pins data
  PORT_RS_and_E = port_rs_e;
 800183e:	4a24      	ldr	r2, [pc, #144]	; (80018d0 <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt+0xa8>)
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	6013      	str	r3, [r2, #0]
  PIN_RS = rs_pin;
 8001844:	4a23      	ldr	r2, [pc, #140]	; (80018d4 <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt+0xac>)
 8001846:	897b      	ldrh	r3, [r7, #10]
 8001848:	8013      	strh	r3, [r2, #0]
  PIN_E = e_pin;
 800184a:	4a23      	ldr	r2, [pc, #140]	; (80018d8 <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt+0xb0>)
 800184c:	893b      	ldrh	r3, [r7, #8]
 800184e:	8013      	strh	r3, [r2, #0]
  PORT_MSB = port_4_7;
 8001850:	4a22      	ldr	r2, [pc, #136]	; (80018dc <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt+0xb4>)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6013      	str	r3, [r2, #0]
  D4_PIN = d4_pin;
 8001856:	4a22      	ldr	r2, [pc, #136]	; (80018e0 <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt+0xb8>)
 8001858:	8b3b      	ldrh	r3, [r7, #24]
 800185a:	8013      	strh	r3, [r2, #0]
  D5_PIN = d5_pin;
 800185c:	4a21      	ldr	r2, [pc, #132]	; (80018e4 <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt+0xbc>)
 800185e:	8bbb      	ldrh	r3, [r7, #28]
 8001860:	8013      	strh	r3, [r2, #0]
  D6_PIN = d6_pin;
 8001862:	4a21      	ldr	r2, [pc, #132]	; (80018e8 <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt+0xc0>)
 8001864:	8c3b      	ldrh	r3, [r7, #32]
 8001866:	8013      	strh	r3, [r2, #0]
  D7_PIN = d7_pin;
 8001868:	4a20      	ldr	r2, [pc, #128]	; (80018ec <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt+0xc4>)
 800186a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800186c:	8013      	strh	r3, [r2, #0]
  is8BitsMode = false;
 800186e:	4b20      	ldr	r3, [pc, #128]	; (80018f0 <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt+0xc8>)
 8001870:	2200      	movs	r2, #0
 8001872:	701a      	strb	r2, [r3, #0]
  FunctionSet = 0x28;
 8001874:	4b1f      	ldr	r3, [pc, #124]	; (80018f4 <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt+0xcc>)
 8001876:	2228      	movs	r2, #40	; 0x28
 8001878:	701a      	strb	r2, [r3, #0]

  //Initialise LCD
  //1. Wait at least 15ms
  LCD_MS_DELAY(20);
 800187a:	2014      	movs	r0, #20
 800187c:	f001 f934 	bl	8002ae8 <HAL_Delay>
  //2. Attentions sequence
  lcd16x2_write4(0x3);
 8001880:	2003      	movs	r0, #3
 8001882:	f7ff ff89 	bl	8001798 <_ZL14lcd16x2_write4h>
  LCD_MS_DELAY(5);
 8001886:	2005      	movs	r0, #5
 8001888:	f001 f92e 	bl	8002ae8 <HAL_Delay>
  lcd16x2_write4(0x3);
 800188c:	2003      	movs	r0, #3
 800188e:	f7ff ff83 	bl	8001798 <_ZL14lcd16x2_write4h>
  LCD_MS_DELAY(1);
 8001892:	2001      	movs	r0, #1
 8001894:	f001 f928 	bl	8002ae8 <HAL_Delay>
  lcd16x2_write4(0x3);
 8001898:	2003      	movs	r0, #3
 800189a:	f7ff ff7d 	bl	8001798 <_ZL14lcd16x2_write4h>
  LCD_MS_DELAY(1);
 800189e:	2001      	movs	r0, #1
 80018a0:	f001 f922 	bl	8002ae8 <HAL_Delay>
  lcd16x2_write4(0x2);  //4 bit mode
 80018a4:	2002      	movs	r0, #2
 80018a6:	f7ff ff77 	bl	8001798 <_ZL14lcd16x2_write4h>
  LCD_MS_DELAY(1);
 80018aa:	2001      	movs	r0, #1
 80018ac:	f001 f91c 	bl	8002ae8 <HAL_Delay>
  //4. Function set; Enable 2 lines, Data length to 4 bits
  lcd16x2_writeCommand(LCD_FUNCTIONSET | LCD_FUNCTION_N);
 80018b0:	2028      	movs	r0, #40	; 0x28
 80018b2:	f7ff ff51 	bl	8001758 <_ZL20lcd16x2_writeCommandh>
  //3. Display control (Display ON, Cursor ON, blink cursor)
  lcd16x2_writeCommand(LCD_DISPLAYCONTROL | LCD_DISPLAY_B | LCD_DISPLAY_C | LCD_DISPLAY_D);
 80018b6:	200f      	movs	r0, #15
 80018b8:	f7ff ff4e 	bl	8001758 <_ZL20lcd16x2_writeCommandh>
  //4. Clear LCD and return home
  lcd16x2_writeCommand(LCD_CLEARDISPLAY);
 80018bc:	2001      	movs	r0, #1
 80018be:	f7ff ff4b 	bl	8001758 <_ZL20lcd16x2_writeCommandh>
  LCD_MS_DELAY(3);
 80018c2:	2003      	movs	r0, #3
 80018c4:	f001 f910 	bl	8002ae8 <HAL_Delay>
}
 80018c8:	bf00      	nop
 80018ca:	3710      	adds	r7, #16
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	200002f8 	.word	0x200002f8
 80018d4:	200002fc 	.word	0x200002fc
 80018d8:	200002fe 	.word	0x200002fe
 80018dc:	2000030c 	.word	0x2000030c
 80018e0:	20000310 	.word	0x20000310
 80018e4:	20000312 	.word	0x20000312
 80018e8:	20000314 	.word	0x20000314
 80018ec:	20000316 	.word	0x20000316
 80018f0:	200000fc 	.word	0x200000fc
 80018f4:	200000fe 	.word	0x200000fe

080018f8 <_Z17lcd16x2_setCursorhh>:
 * @brief Set cursor position
 * @param[in] row - 0 or 1 for line1 or line2
 * @param[in] col - 0 - 15 (16 columns LCD)
 */
void lcd16x2_setCursor(uint8_t row, uint8_t col)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b084      	sub	sp, #16
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	4603      	mov	r3, r0
 8001900:	460a      	mov	r2, r1
 8001902:	71fb      	strb	r3, [r7, #7]
 8001904:	4613      	mov	r3, r2
 8001906:	71bb      	strb	r3, [r7, #6]
  uint8_t maskData;
  maskData = (col)&0x0F;
 8001908:	79bb      	ldrb	r3, [r7, #6]
 800190a:	f003 030f 	and.w	r3, r3, #15
 800190e:	73fb      	strb	r3, [r7, #15]
  if(row==0)
 8001910:	79fb      	ldrb	r3, [r7, #7]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d108      	bne.n	8001928 <_Z17lcd16x2_setCursorhh+0x30>
  {
    maskData |= (0x80);
 8001916:	7bfb      	ldrb	r3, [r7, #15]
 8001918:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800191c:	73fb      	strb	r3, [r7, #15]
    lcd16x2_writeCommand(maskData);
 800191e:	7bfb      	ldrb	r3, [r7, #15]
 8001920:	4618      	mov	r0, r3
 8001922:	f7ff ff19 	bl	8001758 <_ZL20lcd16x2_writeCommandh>
  else
  {
    maskData |= (0xc0);
    lcd16x2_writeCommand(maskData);
  }
}
 8001926:	e007      	b.n	8001938 <_Z17lcd16x2_setCursorhh+0x40>
    maskData |= (0xc0);
 8001928:	7bfb      	ldrb	r3, [r7, #15]
 800192a:	f063 033f 	orn	r3, r3, #63	; 0x3f
 800192e:	73fb      	strb	r3, [r7, #15]
    lcd16x2_writeCommand(maskData);
 8001930:	7bfb      	ldrb	r3, [r7, #15]
 8001932:	4618      	mov	r0, r3
 8001934:	f7ff ff10 	bl	8001758 <_ZL20lcd16x2_writeCommandh>
}
 8001938:	bf00      	nop
 800193a:	3710      	adds	r7, #16
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}

08001940 <_Z15lcd16x2_1stLinev>:
/**
 * @brief Move to beginning of 1st line
 */
void lcd16x2_1stLine(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	af00      	add	r7, sp, #0
  lcd16x2_setCursor(0,0);
 8001944:	2100      	movs	r1, #0
 8001946:	2000      	movs	r0, #0
 8001948:	f7ff ffd6 	bl	80018f8 <_Z17lcd16x2_setCursorhh>
}
 800194c:	bf00      	nop
 800194e:	bd80      	pop	{r7, pc}

08001950 <_Z15lcd16x2_2ndLinev>:
/**
 * @brief Move to beginning of 2nd line
 */
void lcd16x2_2ndLine(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0
  lcd16x2_setCursor(1,0);
 8001954:	2100      	movs	r1, #0
 8001956:	2001      	movs	r0, #1
 8001958:	f7ff ffce 	bl	80018f8 <_Z17lcd16x2_setCursorhh>
}
 800195c:	bf00      	nop
 800195e:	bd80      	pop	{r7, pc}

08001960 <_Z18lcd16x2_cursorShowb>:

/**
 * @brief Cursor ON/OFF
 */
void lcd16x2_cursorShow(bool state)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b082      	sub	sp, #8
 8001964:	af00      	add	r7, sp, #0
 8001966:	4603      	mov	r3, r0
 8001968:	71fb      	strb	r3, [r7, #7]
  if(state)
 800196a:	79fb      	ldrb	r3, [r7, #7]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d00c      	beq.n	800198a <_Z18lcd16x2_cursorShowb+0x2a>
  {
    DisplayControl |= (0x03);
 8001970:	4b0e      	ldr	r3, [pc, #56]	; (80019ac <_Z18lcd16x2_cursorShowb+0x4c>)
 8001972:	781b      	ldrb	r3, [r3, #0]
 8001974:	f043 0303 	orr.w	r3, r3, #3
 8001978:	b2da      	uxtb	r2, r3
 800197a:	4b0c      	ldr	r3, [pc, #48]	; (80019ac <_Z18lcd16x2_cursorShowb+0x4c>)
 800197c:	701a      	strb	r2, [r3, #0]
    lcd16x2_writeCommand(DisplayControl);
 800197e:	4b0b      	ldr	r3, [pc, #44]	; (80019ac <_Z18lcd16x2_cursorShowb+0x4c>)
 8001980:	781b      	ldrb	r3, [r3, #0]
 8001982:	4618      	mov	r0, r3
 8001984:	f7ff fee8 	bl	8001758 <_ZL20lcd16x2_writeCommandh>
  else
  {
    DisplayControl &= ~(0x03);
    lcd16x2_writeCommand(DisplayControl);
  }
}
 8001988:	e00b      	b.n	80019a2 <_Z18lcd16x2_cursorShowb+0x42>
    DisplayControl &= ~(0x03);
 800198a:	4b08      	ldr	r3, [pc, #32]	; (80019ac <_Z18lcd16x2_cursorShowb+0x4c>)
 800198c:	781b      	ldrb	r3, [r3, #0]
 800198e:	f023 0303 	bic.w	r3, r3, #3
 8001992:	b2da      	uxtb	r2, r3
 8001994:	4b05      	ldr	r3, [pc, #20]	; (80019ac <_Z18lcd16x2_cursorShowb+0x4c>)
 8001996:	701a      	strb	r2, [r3, #0]
    lcd16x2_writeCommand(DisplayControl);
 8001998:	4b04      	ldr	r3, [pc, #16]	; (80019ac <_Z18lcd16x2_cursorShowb+0x4c>)
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	4618      	mov	r0, r3
 800199e:	f7ff fedb 	bl	8001758 <_ZL20lcd16x2_writeCommandh>
}
 80019a2:	bf00      	nop
 80019a4:	3708      	adds	r7, #8
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	200000fd 	.word	0x200000fd

080019b0 <_Z13lcd16x2_clearv>:

/**
 * @brief Display clear
 */
void lcd16x2_clear(void)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	af00      	add	r7, sp, #0
  lcd16x2_writeCommand(LCD_CLEARDISPLAY);
 80019b4:	2001      	movs	r0, #1
 80019b6:	f7ff fecf 	bl	8001758 <_ZL20lcd16x2_writeCommandh>
  LCD_MS_DELAY(3);
 80019ba:	2003      	movs	r0, #3
 80019bc:	f001 f894 	bl	8002ae8 <HAL_Delay>
}
 80019c0:	bf00      	nop
 80019c2:	bd80      	pop	{r7, pc}

080019c4 <_Z14lcd16x2_printfPKcz>:

/**
 * @brief Print to display any datatype (e.g. lcd16x2_printf("Value1 = %.1f", 123.45))
 */
void lcd16x2_printf(const char* str, ...)
{
 80019c4:	b40f      	push	{r0, r1, r2, r3}
 80019c6:	b590      	push	{r4, r7, lr}
 80019c8:	b089      	sub	sp, #36	; 0x24
 80019ca:	af00      	add	r7, sp, #0
  char stringArray[20];
  va_list args;
  va_start(args, str);
 80019cc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80019d0:	607b      	str	r3, [r7, #4]
  vsprintf(stringArray, str, args);
 80019d2:	f107 0308 	add.w	r3, r7, #8
 80019d6:	687a      	ldr	r2, [r7, #4]
 80019d8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80019da:	4618      	mov	r0, r3
 80019dc:	f004 f9da 	bl	8005d94 <vsiprintf>
  va_end(args);
  for(uint8_t i=0;  i<strlen(stringArray) && i<16; i++)
 80019e0:	2300      	movs	r3, #0
 80019e2:	77fb      	strb	r3, [r7, #31]
 80019e4:	7ffc      	ldrb	r4, [r7, #31]
 80019e6:	f107 0308 	add.w	r3, r7, #8
 80019ea:	4618      	mov	r0, r3
 80019ec:	f7fe fbb0 	bl	8000150 <strlen>
 80019f0:	4603      	mov	r3, r0
 80019f2:	429c      	cmp	r4, r3
 80019f4:	d20f      	bcs.n	8001a16 <_Z14lcd16x2_printfPKcz+0x52>
 80019f6:	7ffb      	ldrb	r3, [r7, #31]
 80019f8:	2b0f      	cmp	r3, #15
 80019fa:	d80c      	bhi.n	8001a16 <_Z14lcd16x2_printfPKcz+0x52>
  {
    lcd16x2_writeData((uint8_t)stringArray[i]);
 80019fc:	7ffb      	ldrb	r3, [r7, #31]
 80019fe:	f107 0220 	add.w	r2, r7, #32
 8001a02:	4413      	add	r3, r2
 8001a04:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f7ff feb5 	bl	8001778 <_ZL17lcd16x2_writeDatah>
  for(uint8_t i=0;  i<strlen(stringArray) && i<16; i++)
 8001a0e:	7ffb      	ldrb	r3, [r7, #31]
 8001a10:	3301      	adds	r3, #1
 8001a12:	77fb      	strb	r3, [r7, #31]
 8001a14:	e7e6      	b.n	80019e4 <_Z14lcd16x2_printfPKcz+0x20>
  }
}
 8001a16:	bf00      	nop
 8001a18:	3724      	adds	r7, #36	; 0x24
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001a20:	b004      	add	sp, #16
 8001a22:	4770      	bx	lr
 8001a24:	0000      	movs	r0, r0
	...

08001a28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a28:	b590      	push	{r4, r7, lr}
 8001a2a:	b0ef      	sub	sp, #444	; 0x1bc
 8001a2c:	af14      	add	r7, sp, #80	; 0x50
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a2e:	f000 fff9 	bl	8002a24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a32:	f000 f959 	bl	8001ce8 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a36:	f000 fbdd 	bl	80021f4 <_ZL12MX_GPIO_Initv>
  MX_ADC1_Init();
 8001a3a:	f000 f9bf 	bl	8001dbc <_ZL12MX_ADC1_Initv>
  MX_TIM1_Init();
 8001a3e:	f000 fa05 	bl	8001e4c <_ZL12MX_TIM1_Initv>
  MX_TIM2_Init();
 8001a42:	f000 fac3 	bl	8001fcc <_ZL12MX_TIM2_Initv>
  MX_TIM3_Init();
 8001a46:	f000 fb1d 	bl	8002084 <_ZL12MX_TIM3_Initv>
  MX_TIM4_Init();
 8001a4a:	f000 fb77 	bl	800213c <_ZL12MX_TIM4_Initv>
  /* USER CODE BEGIN 2 */

  HAL_ADC_Start(&hadc1);
 8001a4e:	4892      	ldr	r0, [pc, #584]	; (8001c98 <main+0x270>)
 8001a50:	f001 f946 	bl	8002ce0 <HAL_ADC_Start>

  lcd16x2_init_4bits(LCD_RS_GPIO_Port, LCD_RS_Pin, LCD_EN_Pin,
 8001a54:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001a58:	9303      	str	r3, [sp, #12]
 8001a5a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a5e:	9302      	str	r3, [sp, #8]
 8001a60:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001a64:	9301      	str	r3, [sp, #4]
 8001a66:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a6a:	9300      	str	r3, [sp, #0]
 8001a6c:	4b8b      	ldr	r3, [pc, #556]	; (8001c9c <main+0x274>)
 8001a6e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a72:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a76:	4889      	ldr	r0, [pc, #548]	; (8001c9c <main+0x274>)
 8001a78:	f7ff fed6 	bl	8001828 <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt>
		  	  	  	 LCD_D4_GPIO_Port, LCD_D4_Pin, LCD_D5_Pin, LCD_D6_Pin, LCD_D7_Pin);

  lcd16x2_cursorShow(false);
 8001a7c:	2000      	movs	r0, #0
 8001a7e:	f7ff ff6f 	bl	8001960 <_Z18lcd16x2_cursorShowb>
  while(!HAL_GPIO_ReadPin(SETPOINT_BUT_GPIO_Port, SETPOINT_BUT_Pin))
 8001a82:	2108      	movs	r1, #8
 8001a84:	4885      	ldr	r0, [pc, #532]	; (8001c9c <main+0x274>)
 8001a86:	f001 ff11 	bl	80038ac <HAL_GPIO_ReadPin>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	bf0c      	ite	eq
 8001a90:	2301      	moveq	r3, #1
 8001a92:	2300      	movne	r3, #0
 8001a94:	b2db      	uxtb	r3, r3
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d04b      	beq.n	8001b32 <main+0x10a>
  {
	  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001a9a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001a9e:	487e      	ldr	r0, [pc, #504]	; (8001c98 <main+0x270>)
 8001aa0:	f001 f9cc 	bl	8002e3c <HAL_ADC_PollForConversion>
	  potVal = HAL_ADC_GetValue(&hadc1);
 8001aa4:	487c      	ldr	r0, [pc, #496]	; (8001c98 <main+0x270>)
 8001aa6:	f001 facf 	bl	8003048 <HAL_ADC_GetValue>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	b29a      	uxth	r2, r3
 8001aae:	4b7c      	ldr	r3, [pc, #496]	; (8001ca0 <main+0x278>)
 8001ab0:	801a      	strh	r2, [r3, #0]
	  setpoint = 0.35 + 0.30*(potVal/4036.0);
 8001ab2:	4b7b      	ldr	r3, [pc, #492]	; (8001ca0 <main+0x278>)
 8001ab4:	881b      	ldrh	r3, [r3, #0]
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f7fe fca4 	bl	8000404 <__aeabi_i2d>
 8001abc:	a370      	add	r3, pc, #448	; (adr r3, 8001c80 <main+0x258>)
 8001abe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ac2:	f7fe fe33 	bl	800072c <__aeabi_ddiv>
 8001ac6:	4602      	mov	r2, r0
 8001ac8:	460b      	mov	r3, r1
 8001aca:	4610      	mov	r0, r2
 8001acc:	4619      	mov	r1, r3
 8001ace:	a36e      	add	r3, pc, #440	; (adr r3, 8001c88 <main+0x260>)
 8001ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ad4:	f7fe fd00 	bl	80004d8 <__aeabi_dmul>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	460b      	mov	r3, r1
 8001adc:	4610      	mov	r0, r2
 8001ade:	4619      	mov	r1, r3
 8001ae0:	a36b      	add	r3, pc, #428	; (adr r3, 8001c90 <main+0x268>)
 8001ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ae6:	f7fe fb41 	bl	800016c <__adddf3>
 8001aea:	4602      	mov	r2, r0
 8001aec:	460b      	mov	r3, r1
 8001aee:	4610      	mov	r0, r2
 8001af0:	4619      	mov	r1, r3
 8001af2:	f7fe ffe9 	bl	8000ac8 <__aeabi_d2f>
 8001af6:	4603      	mov	r3, r0
 8001af8:	4a6a      	ldr	r2, [pc, #424]	; (8001ca4 <main+0x27c>)
 8001afa:	6013      	str	r3, [r2, #0]
	  lcd16x2_clear();
 8001afc:	f7ff ff58 	bl	80019b0 <_Z13lcd16x2_clearv>
	  lcd16x2_printf("Setpoint: ");
 8001b00:	4869      	ldr	r0, [pc, #420]	; (8001ca8 <main+0x280>)
 8001b02:	f7ff ff5f 	bl	80019c4 <_Z14lcd16x2_printfPKcz>
	  lcd16x2_2ndLine();
 8001b06:	f7ff ff23 	bl	8001950 <_Z15lcd16x2_2ndLinev>
	  lcd16x2_printf("         %.1f cm", 100*setpoint);
 8001b0a:	4b66      	ldr	r3, [pc, #408]	; (8001ca4 <main+0x27c>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4967      	ldr	r1, [pc, #412]	; (8001cac <main+0x284>)
 8001b10:	4618      	mov	r0, r3
 8001b12:	f7ff f937 	bl	8000d84 <__aeabi_fmul>
 8001b16:	4603      	mov	r3, r0
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f7fe fc85 	bl	8000428 <__aeabi_f2d>
 8001b1e:	4602      	mov	r2, r0
 8001b20:	460b      	mov	r3, r1
 8001b22:	4863      	ldr	r0, [pc, #396]	; (8001cb0 <main+0x288>)
 8001b24:	f7ff ff4e 	bl	80019c4 <_Z14lcd16x2_printfPKcz>
	  HAL_Delay(300);
 8001b28:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001b2c:	f000 ffdc 	bl	8002ae8 <HAL_Delay>
  while(!HAL_GPIO_ReadPin(SETPOINT_BUT_GPIO_Port, SETPOINT_BUT_Pin))
 8001b30:	e7a7      	b.n	8001a82 <main+0x5a>
  }

  HeightSensor usensor(TRIG_GPIO_Port, TRIG_Pin, ECHO_GPIO_Port, ECHO_Pin, htim2);
 8001b32:	463c      	mov	r4, r7
 8001b34:	4a5f      	ldr	r2, [pc, #380]	; (8001cb4 <main+0x28c>)
 8001b36:	ab01      	add	r3, sp, #4
 8001b38:	4611      	mov	r1, r2
 8001b3a:	2248      	movs	r2, #72	; 0x48
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f003 fc9d 	bl	800547c <memcpy>
 8001b42:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001b46:	9300      	str	r3, [sp, #0]
 8001b48:	4b5b      	ldr	r3, [pc, #364]	; (8001cb8 <main+0x290>)
 8001b4a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b4e:	495a      	ldr	r1, [pc, #360]	; (8001cb8 <main+0x290>)
 8001b50:	4620      	mov	r0, r4
 8001b52:	f7ff fb79 	bl	8001248 <_ZN12HeightSensorC1EP12GPIO_TypeDeftS1_t17TIM_HandleTypeDef>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8001b56:	2108      	movs	r1, #8
 8001b58:	4858      	ldr	r0, [pc, #352]	; (8001cbc <main+0x294>)
 8001b5a:	f003 fae1 	bl	8005120 <HAL_TIMEx_PWMN_Start>
  HAL_GPIO_WritePin(PUMP_EN_GPIO_Port, PUMP_EN_Pin, GPIO_PIN_SET);
 8001b5e:	2201      	movs	r2, #1
 8001b60:	2120      	movs	r1, #32
 8001b62:	4855      	ldr	r0, [pc, #340]	; (8001cb8 <main+0x290>)
 8001b64:	f001 feb9 	bl	80038da <HAL_GPIO_WritePin>
  HAL_TIM_Base_Start_IT(&htim4);
 8001b68:	4855      	ldr	r0, [pc, #340]	; (8001cc0 <main+0x298>)
 8001b6a:	f002 fd01 	bl	8004570 <HAL_TIM_Base_Start_IT>

  pump_pid_controller.setKPID(22.0, 0.000015, 0.0);
 8001b6e:	f04f 0300 	mov.w	r3, #0
 8001b72:	4a54      	ldr	r2, [pc, #336]	; (8001cc4 <main+0x29c>)
 8001b74:	4954      	ldr	r1, [pc, #336]	; (8001cc8 <main+0x2a0>)
 8001b76:	4855      	ldr	r0, [pc, #340]	; (8001ccc <main+0x2a4>)
 8001b78:	f000 fe65 	bl	8002846 <_ZN13PIDController7setKPIDEfff>
  pump_pid_controller.setPIDLimits(0.0f, 1.0f);
 8001b7c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001b80:	f04f 0100 	mov.w	r1, #0
 8001b84:	4851      	ldr	r0, [pc, #324]	; (8001ccc <main+0x2a4>)
 8001b86:	f000 fe80 	bl	800288a <_ZN13PIDController12setPIDLimitsEff>
  pump_pid_controller.setSetpoint(setpoint);
 8001b8a:	4b46      	ldr	r3, [pc, #280]	; (8001ca4 <main+0x27c>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4619      	mov	r1, r3
 8001b90:	484e      	ldr	r0, [pc, #312]	; (8001ccc <main+0x2a4>)
 8001b92:	f000 fe6d 	bl	8002870 <_ZN13PIDController11setSetpointEf>

  HAL_GPIO_WritePin(PUMP_EN_GPIO_Port, PUMP_EN_Pin, GPIO_PIN_SET);
 8001b96:	2201      	movs	r2, #1
 8001b98:	2120      	movs	r1, #32
 8001b9a:	4847      	ldr	r0, [pc, #284]	; (8001cb8 <main+0x290>)
 8001b9c:	f001 fe9d 	bl	80038da <HAL_GPIO_WritePin>
  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3, 0);
 8001ba0:	4b46      	ldr	r3, [pc, #280]	; (8001cbc <main+0x294>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	63da      	str	r2, [r3, #60]	; 0x3c
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	usensor.readSensor();
 8001ba8:	463b      	mov	r3, r7
 8001baa:	4618      	mov	r0, r3
 8001bac:	f7ff fb8c 	bl	80012c8 <_ZN12HeightSensor10readSensorEv>

	pidVal = pump_pid_controller.processPID(usensor.getWaterHeight()/100);
 8001bb0:	463b      	mov	r3, r7
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f7ff fb7c 	bl	80012b0 <_ZN12HeightSensor14getWaterHeightEv>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	493c      	ldr	r1, [pc, #240]	; (8001cac <main+0x284>)
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f7ff f995 	bl	8000eec <__aeabi_fdiv>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	4841      	ldr	r0, [pc, #260]	; (8001ccc <main+0x2a4>)
 8001bc8:	f000 fe70 	bl	80028ac <_ZN13PIDController10processPIDEf>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	4a40      	ldr	r2, [pc, #256]	; (8001cd0 <main+0x2a8>)
 8001bd0:	6013      	str	r3, [r2, #0]
	if (pidVal < 0.3)
 8001bd2:	4b3f      	ldr	r3, [pc, #252]	; (8001cd0 <main+0x2a8>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f7fe fc26 	bl	8000428 <__aeabi_f2d>
 8001bdc:	a32a      	add	r3, pc, #168	; (adr r3, 8001c88 <main+0x260>)
 8001bde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001be2:	f7fe feeb 	bl	80009bc <__aeabi_dcmplt>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d008      	beq.n	8001bfe <main+0x1d6>
	{
		HAL_GPIO_WritePin(PUMP_EN_GPIO_Port, PUMP_EN_Pin, GPIO_PIN_RESET);
 8001bec:	2200      	movs	r2, #0
 8001bee:	2120      	movs	r1, #32
 8001bf0:	4831      	ldr	r0, [pc, #196]	; (8001cb8 <main+0x290>)
 8001bf2:	f001 fe72 	bl	80038da <HAL_GPIO_WritePin>
		pwmVal = 0;
 8001bf6:	4b37      	ldr	r3, [pc, #220]	; (8001cd4 <main+0x2ac>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	801a      	strh	r2, [r3, #0]
 8001bfc:	e012      	b.n	8001c24 <main+0x1fc>
	}
	else
	{
		HAL_GPIO_WritePin(PUMP_EN_GPIO_Port, PUMP_EN_Pin, GPIO_PIN_RESET);
 8001bfe:	2200      	movs	r2, #0
 8001c00:	2120      	movs	r1, #32
 8001c02:	482d      	ldr	r0, [pc, #180]	; (8001cb8 <main+0x290>)
 8001c04:	f001 fe69 	bl	80038da <HAL_GPIO_WritePin>
		pwmVal = 625*pidVal;
 8001c08:	4b31      	ldr	r3, [pc, #196]	; (8001cd0 <main+0x2a8>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4932      	ldr	r1, [pc, #200]	; (8001cd8 <main+0x2b0>)
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f7ff f8b8 	bl	8000d84 <__aeabi_fmul>
 8001c14:	4603      	mov	r3, r0
 8001c16:	4618      	mov	r0, r3
 8001c18:	f7ff fa7a 	bl	8001110 <__aeabi_f2uiz>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	b29a      	uxth	r2, r3
 8001c20:	4b2c      	ldr	r3, [pc, #176]	; (8001cd4 <main+0x2ac>)
 8001c22:	801a      	strh	r2, [r3, #0]
	}
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3, pwmVal);
 8001c24:	4b2b      	ldr	r3, [pc, #172]	; (8001cd4 <main+0x2ac>)
 8001c26:	881a      	ldrh	r2, [r3, #0]
 8001c28:	4b24      	ldr	r3, [pc, #144]	; (8001cbc <main+0x294>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	63da      	str	r2, [r3, #60]	; 0x3c

	if (updateLCD)
 8001c2e:	4b2b      	ldr	r3, [pc, #172]	; (8001cdc <main+0x2b4>)
 8001c30:	781b      	ldrb	r3, [r3, #0]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d01f      	beq.n	8001c76 <main+0x24e>
	{
		lcd16x2_clear();
 8001c36:	f7ff febb 	bl	80019b0 <_Z13lcd16x2_clearv>
		lcd16x2_1stLine();
 8001c3a:	f7ff fe81 	bl	8001940 <_Z15lcd16x2_1stLinev>
		//lcd16x2_printf("Setpoint: %.1fcm", setpoint*100);
		lcd16x2_printf("H: %.1fcm", usensor.getWaterHeight());
 8001c3e:	463b      	mov	r3, r7
 8001c40:	4618      	mov	r0, r3
 8001c42:	f7ff fb35 	bl	80012b0 <_ZN12HeightSensor14getWaterHeightEv>
 8001c46:	4603      	mov	r3, r0
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f7fe fbed 	bl	8000428 <__aeabi_f2d>
 8001c4e:	4602      	mov	r2, r0
 8001c50:	460b      	mov	r3, r1
 8001c52:	4823      	ldr	r0, [pc, #140]	; (8001ce0 <main+0x2b8>)
 8001c54:	f7ff feb6 	bl	80019c4 <_Z14lcd16x2_printfPKcz>
		lcd16x2_2ndLine();
 8001c58:	f7ff fe7a 	bl	8001950 <_Z15lcd16x2_2ndLinev>
		lcd16x2_printf("PWM: %.2f", pidVal);
 8001c5c:	4b1c      	ldr	r3, [pc, #112]	; (8001cd0 <main+0x2a8>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4618      	mov	r0, r3
 8001c62:	f7fe fbe1 	bl	8000428 <__aeabi_f2d>
 8001c66:	4602      	mov	r2, r0
 8001c68:	460b      	mov	r3, r1
 8001c6a:	481e      	ldr	r0, [pc, #120]	; (8001ce4 <main+0x2bc>)
 8001c6c:	f7ff feaa 	bl	80019c4 <_Z14lcd16x2_printfPKcz>
		//lcd16x2_printf("H. atual: %.1fcm", usensor.getWaterHeight());
		updateLCD = false;
 8001c70:	4b1a      	ldr	r3, [pc, #104]	; (8001cdc <main+0x2b4>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	701a      	strb	r2, [r3, #0]
	}

	HAL_Delay(1000/SAMPLING_FREQUENCY);
 8001c76:	200a      	movs	r0, #10
 8001c78:	f000 ff36 	bl	8002ae8 <HAL_Delay>
	usensor.readSensor();
 8001c7c:	e794      	b.n	8001ba8 <main+0x180>
 8001c7e:	bf00      	nop
 8001c80:	00000000 	.word	0x00000000
 8001c84:	40af8800 	.word	0x40af8800
 8001c88:	33333333 	.word	0x33333333
 8001c8c:	3fd33333 	.word	0x3fd33333
 8001c90:	66666666 	.word	0x66666666
 8001c94:	3fd66666 	.word	0x3fd66666
 8001c98:	20000318 	.word	0x20000318
 8001c9c:	40010800 	.word	0x40010800
 8001ca0:	200004a4 	.word	0x200004a4
 8001ca4:	200004a8 	.word	0x200004a8
 8001ca8:	080081d8 	.word	0x080081d8
 8001cac:	42c80000 	.word	0x42c80000
 8001cb0:	080081e4 	.word	0x080081e4
 8001cb4:	20000390 	.word	0x20000390
 8001cb8:	40010c00 	.word	0x40010c00
 8001cbc:	20000348 	.word	0x20000348
 8001cc0:	20000420 	.word	0x20000420
 8001cc4:	377ba882 	.word	0x377ba882
 8001cc8:	41b00000 	.word	0x41b00000
 8001ccc:	20000468 	.word	0x20000468
 8001cd0:	200004ac 	.word	0x200004ac
 8001cd4:	200004a6 	.word	0x200004a6
 8001cd8:	441c4000 	.word	0x441c4000
 8001cdc:	200000ff 	.word	0x200000ff
 8001ce0:	080081f8 	.word	0x080081f8
 8001ce4:	08008204 	.word	0x08008204

08001ce8 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b094      	sub	sp, #80	; 0x50
 8001cec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001cee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001cf2:	2228      	movs	r2, #40	; 0x28
 8001cf4:	2100      	movs	r1, #0
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f003 fbce 	bl	8005498 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001cfc:	f107 0314 	add.w	r3, r7, #20
 8001d00:	2200      	movs	r2, #0
 8001d02:	601a      	str	r2, [r3, #0]
 8001d04:	605a      	str	r2, [r3, #4]
 8001d06:	609a      	str	r2, [r3, #8]
 8001d08:	60da      	str	r2, [r3, #12]
 8001d0a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d0c:	1d3b      	adds	r3, r7, #4
 8001d0e:	2200      	movs	r2, #0
 8001d10:	601a      	str	r2, [r3, #0]
 8001d12:	605a      	str	r2, [r3, #4]
 8001d14:	609a      	str	r2, [r3, #8]
 8001d16:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001d1c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001d20:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001d22:	2300      	movs	r3, #0
 8001d24:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001d26:	2301      	movs	r3, #1
 8001d28:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d2a:	2302      	movs	r3, #2
 8001d2c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001d2e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001d32:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001d34:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001d38:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d3a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f001 fdfc 	bl	800393c <HAL_RCC_OscConfig>
 8001d44:	4603      	mov	r3, r0
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	bf14      	ite	ne
 8001d4a:	2301      	movne	r3, #1
 8001d4c:	2300      	moveq	r3, #0
 8001d4e:	b2db      	uxtb	r3, r3
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d001      	beq.n	8001d58 <_Z18SystemClock_Configv+0x70>
  {
    Error_Handler();
 8001d54:	f000 fb16 	bl	8002384 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d58:	230f      	movs	r3, #15
 8001d5a:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d5c:	2302      	movs	r3, #2
 8001d5e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d60:	2300      	movs	r3, #0
 8001d62:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001d64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d68:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001d6e:	f107 0314 	add.w	r3, r7, #20
 8001d72:	2102      	movs	r1, #2
 8001d74:	4618      	mov	r0, r3
 8001d76:	f002 f861 	bl	8003e3c <HAL_RCC_ClockConfig>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	bf14      	ite	ne
 8001d80:	2301      	movne	r3, #1
 8001d82:	2300      	moveq	r3, #0
 8001d84:	b2db      	uxtb	r3, r3
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d001      	beq.n	8001d8e <_Z18SystemClock_Configv+0xa6>
  {
    Error_Handler();
 8001d8a:	f000 fafb 	bl	8002384 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001d8e:	2302      	movs	r3, #2
 8001d90:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001d92:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001d96:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d98:	1d3b      	adds	r3, r7, #4
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f002 f9d4 	bl	8004148 <HAL_RCCEx_PeriphCLKConfig>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	bf14      	ite	ne
 8001da6:	2301      	movne	r3, #1
 8001da8:	2300      	moveq	r3, #0
 8001daa:	b2db      	uxtb	r3, r3
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d001      	beq.n	8001db4 <_Z18SystemClock_Configv+0xcc>
  {
    Error_Handler();
 8001db0:	f000 fae8 	bl	8002384 <Error_Handler>
  }
}
 8001db4:	bf00      	nop
 8001db6:	3750      	adds	r7, #80	; 0x50
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}

08001dbc <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b084      	sub	sp, #16
 8001dc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001dc2:	1d3b      	adds	r3, r7, #4
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	601a      	str	r2, [r3, #0]
 8001dc8:	605a      	str	r2, [r3, #4]
 8001dca:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001dcc:	4b1d      	ldr	r3, [pc, #116]	; (8001e44 <_ZL12MX_ADC1_Initv+0x88>)
 8001dce:	4a1e      	ldr	r2, [pc, #120]	; (8001e48 <_ZL12MX_ADC1_Initv+0x8c>)
 8001dd0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001dd2:	4b1c      	ldr	r3, [pc, #112]	; (8001e44 <_ZL12MX_ADC1_Initv+0x88>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001dd8:	4b1a      	ldr	r3, [pc, #104]	; (8001e44 <_ZL12MX_ADC1_Initv+0x88>)
 8001dda:	2201      	movs	r2, #1
 8001ddc:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001dde:	4b19      	ldr	r3, [pc, #100]	; (8001e44 <_ZL12MX_ADC1_Initv+0x88>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001de4:	4b17      	ldr	r3, [pc, #92]	; (8001e44 <_ZL12MX_ADC1_Initv+0x88>)
 8001de6:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001dea:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001dec:	4b15      	ldr	r3, [pc, #84]	; (8001e44 <_ZL12MX_ADC1_Initv+0x88>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001df2:	4b14      	ldr	r3, [pc, #80]	; (8001e44 <_ZL12MX_ADC1_Initv+0x88>)
 8001df4:	2201      	movs	r2, #1
 8001df6:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001df8:	4812      	ldr	r0, [pc, #72]	; (8001e44 <_ZL12MX_ADC1_Initv+0x88>)
 8001dfa:	f000 fe99 	bl	8002b30 <HAL_ADC_Init>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	bf14      	ite	ne
 8001e04:	2301      	movne	r3, #1
 8001e06:	2300      	moveq	r3, #0
 8001e08:	b2db      	uxtb	r3, r3
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d001      	beq.n	8001e12 <_ZL12MX_ADC1_Initv+0x56>
  {
    Error_Handler();
 8001e0e:	f000 fab9 	bl	8002384 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001e12:	2300      	movs	r3, #0
 8001e14:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001e16:	2301      	movs	r3, #1
 8001e18:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e1e:	1d3b      	adds	r3, r7, #4
 8001e20:	4619      	mov	r1, r3
 8001e22:	4808      	ldr	r0, [pc, #32]	; (8001e44 <_ZL12MX_ADC1_Initv+0x88>)
 8001e24:	f001 f91c 	bl	8003060 <HAL_ADC_ConfigChannel>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	bf14      	ite	ne
 8001e2e:	2301      	movne	r3, #1
 8001e30:	2300      	moveq	r3, #0
 8001e32:	b2db      	uxtb	r3, r3
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d001      	beq.n	8001e3c <_ZL12MX_ADC1_Initv+0x80>
  {
    Error_Handler();
 8001e38:	f000 faa4 	bl	8002384 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001e3c:	bf00      	nop
 8001e3e:	3710      	adds	r7, #16
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}
 8001e44:	20000318 	.word	0x20000318
 8001e48:	40012400 	.word	0x40012400

08001e4c <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b096      	sub	sp, #88	; 0x58
 8001e50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e52:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001e56:	2200      	movs	r2, #0
 8001e58:	601a      	str	r2, [r3, #0]
 8001e5a:	605a      	str	r2, [r3, #4]
 8001e5c:	609a      	str	r2, [r3, #8]
 8001e5e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e60:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001e64:	2200      	movs	r2, #0
 8001e66:	601a      	str	r2, [r3, #0]
 8001e68:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e6a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e6e:	2200      	movs	r2, #0
 8001e70:	601a      	str	r2, [r3, #0]
 8001e72:	605a      	str	r2, [r3, #4]
 8001e74:	609a      	str	r2, [r3, #8]
 8001e76:	60da      	str	r2, [r3, #12]
 8001e78:	611a      	str	r2, [r3, #16]
 8001e7a:	615a      	str	r2, [r3, #20]
 8001e7c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001e7e:	1d3b      	adds	r3, r7, #4
 8001e80:	2220      	movs	r2, #32
 8001e82:	2100      	movs	r1, #0
 8001e84:	4618      	mov	r0, r3
 8001e86:	f003 fb07 	bl	8005498 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001e8a:	4b4e      	ldr	r3, [pc, #312]	; (8001fc4 <_ZL12MX_TIM1_Initv+0x178>)
 8001e8c:	4a4e      	ldr	r2, [pc, #312]	; (8001fc8 <_ZL12MX_TIM1_Initv+0x17c>)
 8001e8e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 127;
 8001e90:	4b4c      	ldr	r3, [pc, #304]	; (8001fc4 <_ZL12MX_TIM1_Initv+0x178>)
 8001e92:	227f      	movs	r2, #127	; 0x7f
 8001e94:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e96:	4b4b      	ldr	r3, [pc, #300]	; (8001fc4 <_ZL12MX_TIM1_Initv+0x178>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 625;
 8001e9c:	4b49      	ldr	r3, [pc, #292]	; (8001fc4 <_ZL12MX_TIM1_Initv+0x178>)
 8001e9e:	f240 2271 	movw	r2, #625	; 0x271
 8001ea2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ea4:	4b47      	ldr	r3, [pc, #284]	; (8001fc4 <_ZL12MX_TIM1_Initv+0x178>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001eaa:	4b46      	ldr	r3, [pc, #280]	; (8001fc4 <_ZL12MX_TIM1_Initv+0x178>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001eb0:	4b44      	ldr	r3, [pc, #272]	; (8001fc4 <_ZL12MX_TIM1_Initv+0x178>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001eb6:	4843      	ldr	r0, [pc, #268]	; (8001fc4 <_ZL12MX_TIM1_Initv+0x178>)
 8001eb8:	f002 fac0 	bl	800443c <HAL_TIM_Base_Init>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	bf14      	ite	ne
 8001ec2:	2301      	movne	r3, #1
 8001ec4:	2300      	moveq	r3, #0
 8001ec6:	b2db      	uxtb	r3, r3
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d001      	beq.n	8001ed0 <_ZL12MX_TIM1_Initv+0x84>
  {
    Error_Handler();
 8001ecc:	f000 fa5a 	bl	8002384 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ed0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ed4:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001ed6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001eda:	4619      	mov	r1, r3
 8001edc:	4839      	ldr	r0, [pc, #228]	; (8001fc4 <_ZL12MX_TIM1_Initv+0x178>)
 8001ede:	f002 fdb7 	bl	8004a50 <HAL_TIM_ConfigClockSource>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	bf14      	ite	ne
 8001ee8:	2301      	movne	r3, #1
 8001eea:	2300      	moveq	r3, #0
 8001eec:	b2db      	uxtb	r3, r3
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d001      	beq.n	8001ef6 <_ZL12MX_TIM1_Initv+0xaa>
  {
    Error_Handler();
 8001ef2:	f000 fa47 	bl	8002384 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001ef6:	4833      	ldr	r0, [pc, #204]	; (8001fc4 <_ZL12MX_TIM1_Initv+0x178>)
 8001ef8:	f002 fb8c 	bl	8004614 <HAL_TIM_PWM_Init>
 8001efc:	4603      	mov	r3, r0
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	bf14      	ite	ne
 8001f02:	2301      	movne	r3, #1
 8001f04:	2300      	moveq	r3, #0
 8001f06:	b2db      	uxtb	r3, r3
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d001      	beq.n	8001f10 <_ZL12MX_TIM1_Initv+0xc4>
  {
    Error_Handler();
 8001f0c:	f000 fa3a 	bl	8002384 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f10:	2300      	movs	r3, #0
 8001f12:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f14:	2300      	movs	r3, #0
 8001f16:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001f18:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	4829      	ldr	r0, [pc, #164]	; (8001fc4 <_ZL12MX_TIM1_Initv+0x178>)
 8001f20:	f003 f99c 	bl	800525c <HAL_TIMEx_MasterConfigSynchronization>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	bf14      	ite	ne
 8001f2a:	2301      	movne	r3, #1
 8001f2c:	2300      	moveq	r3, #0
 8001f2e:	b2db      	uxtb	r3, r3
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d001      	beq.n	8001f38 <_ZL12MX_TIM1_Initv+0xec>
  {
    Error_Handler();
 8001f34:	f000 fa26 	bl	8002384 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f38:	2360      	movs	r3, #96	; 0x60
 8001f3a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f40:	2300      	movs	r3, #0
 8001f42:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001f44:	2300      	movs	r3, #0
 8001f46:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_SET;
 8001f50:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001f54:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001f56:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f5a:	2208      	movs	r2, #8
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	4819      	ldr	r0, [pc, #100]	; (8001fc4 <_ZL12MX_TIM1_Initv+0x178>)
 8001f60:	f002 fcb8 	bl	80048d4 <HAL_TIM_PWM_ConfigChannel>
 8001f64:	4603      	mov	r3, r0
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	bf14      	ite	ne
 8001f6a:	2301      	movne	r3, #1
 8001f6c:	2300      	moveq	r3, #0
 8001f6e:	b2db      	uxtb	r3, r3
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d001      	beq.n	8001f78 <_ZL12MX_TIM1_Initv+0x12c>
  {
    Error_Handler();
 8001f74:	f000 fa06 	bl	8002384 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001f80:	2300      	movs	r3, #0
 8001f82:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001f84:	2300      	movs	r3, #0
 8001f86:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001f8c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f90:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001f92:	2300      	movs	r3, #0
 8001f94:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001f96:	1d3b      	adds	r3, r7, #4
 8001f98:	4619      	mov	r1, r3
 8001f9a:	480a      	ldr	r0, [pc, #40]	; (8001fc4 <_ZL12MX_TIM1_Initv+0x178>)
 8001f9c:	f003 f9bc 	bl	8005318 <HAL_TIMEx_ConfigBreakDeadTime>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	bf14      	ite	ne
 8001fa6:	2301      	movne	r3, #1
 8001fa8:	2300      	moveq	r3, #0
 8001faa:	b2db      	uxtb	r3, r3
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d001      	beq.n	8001fb4 <_ZL12MX_TIM1_Initv+0x168>
  {
    Error_Handler();
 8001fb0:	f000 f9e8 	bl	8002384 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001fb4:	4803      	ldr	r0, [pc, #12]	; (8001fc4 <_ZL12MX_TIM1_Initv+0x178>)
 8001fb6:	f000 faeb 	bl	8002590 <HAL_TIM_MspPostInit>

}
 8001fba:	bf00      	nop
 8001fbc:	3758      	adds	r7, #88	; 0x58
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	20000348 	.word	0x20000348
 8001fc8:	40012c00 	.word	0x40012c00

08001fcc <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b086      	sub	sp, #24
 8001fd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fd2:	f107 0308 	add.w	r3, r7, #8
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	601a      	str	r2, [r3, #0]
 8001fda:	605a      	str	r2, [r3, #4]
 8001fdc:	609a      	str	r2, [r3, #8]
 8001fde:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fe0:	463b      	mov	r3, r7
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	601a      	str	r2, [r3, #0]
 8001fe6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001fe8:	4b25      	ldr	r3, [pc, #148]	; (8002080 <_ZL12MX_TIM2_Initv+0xb4>)
 8001fea:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001fee:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8001ff0:	4b23      	ldr	r3, [pc, #140]	; (8002080 <_ZL12MX_TIM2_Initv+0xb4>)
 8001ff2:	2247      	movs	r2, #71	; 0x47
 8001ff4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ff6:	4b22      	ldr	r3, [pc, #136]	; (8002080 <_ZL12MX_TIM2_Initv+0xb4>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001ffc:	4b20      	ldr	r3, [pc, #128]	; (8002080 <_ZL12MX_TIM2_Initv+0xb4>)
 8001ffe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002002:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002004:	4b1e      	ldr	r3, [pc, #120]	; (8002080 <_ZL12MX_TIM2_Initv+0xb4>)
 8002006:	2200      	movs	r2, #0
 8002008:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800200a:	4b1d      	ldr	r3, [pc, #116]	; (8002080 <_ZL12MX_TIM2_Initv+0xb4>)
 800200c:	2200      	movs	r2, #0
 800200e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002010:	481b      	ldr	r0, [pc, #108]	; (8002080 <_ZL12MX_TIM2_Initv+0xb4>)
 8002012:	f002 fa13 	bl	800443c <HAL_TIM_Base_Init>
 8002016:	4603      	mov	r3, r0
 8002018:	2b00      	cmp	r3, #0
 800201a:	bf14      	ite	ne
 800201c:	2301      	movne	r3, #1
 800201e:	2300      	moveq	r3, #0
 8002020:	b2db      	uxtb	r3, r3
 8002022:	2b00      	cmp	r3, #0
 8002024:	d001      	beq.n	800202a <_ZL12MX_TIM2_Initv+0x5e>
  {
    Error_Handler();
 8002026:	f000 f9ad 	bl	8002384 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800202a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800202e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002030:	f107 0308 	add.w	r3, r7, #8
 8002034:	4619      	mov	r1, r3
 8002036:	4812      	ldr	r0, [pc, #72]	; (8002080 <_ZL12MX_TIM2_Initv+0xb4>)
 8002038:	f002 fd0a 	bl	8004a50 <HAL_TIM_ConfigClockSource>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	bf14      	ite	ne
 8002042:	2301      	movne	r3, #1
 8002044:	2300      	moveq	r3, #0
 8002046:	b2db      	uxtb	r3, r3
 8002048:	2b00      	cmp	r3, #0
 800204a:	d001      	beq.n	8002050 <_ZL12MX_TIM2_Initv+0x84>
  {
    Error_Handler();
 800204c:	f000 f99a 	bl	8002384 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002050:	2300      	movs	r3, #0
 8002052:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002054:	2300      	movs	r3, #0
 8002056:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002058:	463b      	mov	r3, r7
 800205a:	4619      	mov	r1, r3
 800205c:	4808      	ldr	r0, [pc, #32]	; (8002080 <_ZL12MX_TIM2_Initv+0xb4>)
 800205e:	f003 f8fd 	bl	800525c <HAL_TIMEx_MasterConfigSynchronization>
 8002062:	4603      	mov	r3, r0
 8002064:	2b00      	cmp	r3, #0
 8002066:	bf14      	ite	ne
 8002068:	2301      	movne	r3, #1
 800206a:	2300      	moveq	r3, #0
 800206c:	b2db      	uxtb	r3, r3
 800206e:	2b00      	cmp	r3, #0
 8002070:	d001      	beq.n	8002076 <_ZL12MX_TIM2_Initv+0xaa>
  {
    Error_Handler();
 8002072:	f000 f987 	bl	8002384 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002076:	bf00      	nop
 8002078:	3718      	adds	r7, #24
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	20000390 	.word	0x20000390

08002084 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b086      	sub	sp, #24
 8002088:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800208a:	f107 0308 	add.w	r3, r7, #8
 800208e:	2200      	movs	r2, #0
 8002090:	601a      	str	r2, [r3, #0]
 8002092:	605a      	str	r2, [r3, #4]
 8002094:	609a      	str	r2, [r3, #8]
 8002096:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002098:	463b      	mov	r3, r7
 800209a:	2200      	movs	r2, #0
 800209c:	601a      	str	r2, [r3, #0]
 800209e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80020a0:	4b24      	ldr	r3, [pc, #144]	; (8002134 <_ZL12MX_TIM3_Initv+0xb0>)
 80020a2:	4a25      	ldr	r2, [pc, #148]	; (8002138 <_ZL12MX_TIM3_Initv+0xb4>)
 80020a4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80020a6:	4b23      	ldr	r3, [pc, #140]	; (8002134 <_ZL12MX_TIM3_Initv+0xb0>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020ac:	4b21      	ldr	r3, [pc, #132]	; (8002134 <_ZL12MX_TIM3_Initv+0xb0>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80020b2:	4b20      	ldr	r3, [pc, #128]	; (8002134 <_ZL12MX_TIM3_Initv+0xb0>)
 80020b4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80020b8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020ba:	4b1e      	ldr	r3, [pc, #120]	; (8002134 <_ZL12MX_TIM3_Initv+0xb0>)
 80020bc:	2200      	movs	r2, #0
 80020be:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020c0:	4b1c      	ldr	r3, [pc, #112]	; (8002134 <_ZL12MX_TIM3_Initv+0xb0>)
 80020c2:	2200      	movs	r2, #0
 80020c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80020c6:	481b      	ldr	r0, [pc, #108]	; (8002134 <_ZL12MX_TIM3_Initv+0xb0>)
 80020c8:	f002 f9b8 	bl	800443c <HAL_TIM_Base_Init>
 80020cc:	4603      	mov	r3, r0
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	bf14      	ite	ne
 80020d2:	2301      	movne	r3, #1
 80020d4:	2300      	moveq	r3, #0
 80020d6:	b2db      	uxtb	r3, r3
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d001      	beq.n	80020e0 <_ZL12MX_TIM3_Initv+0x5c>
  {
    Error_Handler();
 80020dc:	f000 f952 	bl	8002384 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020e4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80020e6:	f107 0308 	add.w	r3, r7, #8
 80020ea:	4619      	mov	r1, r3
 80020ec:	4811      	ldr	r0, [pc, #68]	; (8002134 <_ZL12MX_TIM3_Initv+0xb0>)
 80020ee:	f002 fcaf 	bl	8004a50 <HAL_TIM_ConfigClockSource>
 80020f2:	4603      	mov	r3, r0
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	bf14      	ite	ne
 80020f8:	2301      	movne	r3, #1
 80020fa:	2300      	moveq	r3, #0
 80020fc:	b2db      	uxtb	r3, r3
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d001      	beq.n	8002106 <_ZL12MX_TIM3_Initv+0x82>
  {
    Error_Handler();
 8002102:	f000 f93f 	bl	8002384 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002106:	2300      	movs	r3, #0
 8002108:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800210a:	2300      	movs	r3, #0
 800210c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800210e:	463b      	mov	r3, r7
 8002110:	4619      	mov	r1, r3
 8002112:	4808      	ldr	r0, [pc, #32]	; (8002134 <_ZL12MX_TIM3_Initv+0xb0>)
 8002114:	f003 f8a2 	bl	800525c <HAL_TIMEx_MasterConfigSynchronization>
 8002118:	4603      	mov	r3, r0
 800211a:	2b00      	cmp	r3, #0
 800211c:	bf14      	ite	ne
 800211e:	2301      	movne	r3, #1
 8002120:	2300      	moveq	r3, #0
 8002122:	b2db      	uxtb	r3, r3
 8002124:	2b00      	cmp	r3, #0
 8002126:	d001      	beq.n	800212c <_ZL12MX_TIM3_Initv+0xa8>
  {
    Error_Handler();
 8002128:	f000 f92c 	bl	8002384 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800212c:	bf00      	nop
 800212e:	3718      	adds	r7, #24
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}
 8002134:	200003d8 	.word	0x200003d8
 8002138:	40000400 	.word	0x40000400

0800213c <_ZL12MX_TIM4_Initv>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b086      	sub	sp, #24
 8002140:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002142:	f107 0308 	add.w	r3, r7, #8
 8002146:	2200      	movs	r2, #0
 8002148:	601a      	str	r2, [r3, #0]
 800214a:	605a      	str	r2, [r3, #4]
 800214c:	609a      	str	r2, [r3, #8]
 800214e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002150:	463b      	mov	r3, r7
 8002152:	2200      	movs	r2, #0
 8002154:	601a      	str	r2, [r3, #0]
 8002156:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002158:	4b24      	ldr	r3, [pc, #144]	; (80021ec <_ZL12MX_TIM4_Initv+0xb0>)
 800215a:	4a25      	ldr	r2, [pc, #148]	; (80021f0 <_ZL12MX_TIM4_Initv+0xb4>)
 800215c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 7200 - 1;
 800215e:	4b23      	ldr	r3, [pc, #140]	; (80021ec <_ZL12MX_TIM4_Initv+0xb0>)
 8002160:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8002164:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002166:	4b21      	ldr	r3, [pc, #132]	; (80021ec <_ZL12MX_TIM4_Initv+0xb0>)
 8002168:	2200      	movs	r2, #0
 800216a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10 - 1;
 800216c:	4b1f      	ldr	r3, [pc, #124]	; (80021ec <_ZL12MX_TIM4_Initv+0xb0>)
 800216e:	2209      	movs	r2, #9
 8002170:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002172:	4b1e      	ldr	r3, [pc, #120]	; (80021ec <_ZL12MX_TIM4_Initv+0xb0>)
 8002174:	2200      	movs	r2, #0
 8002176:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002178:	4b1c      	ldr	r3, [pc, #112]	; (80021ec <_ZL12MX_TIM4_Initv+0xb0>)
 800217a:	2200      	movs	r2, #0
 800217c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800217e:	481b      	ldr	r0, [pc, #108]	; (80021ec <_ZL12MX_TIM4_Initv+0xb0>)
 8002180:	f002 f95c 	bl	800443c <HAL_TIM_Base_Init>
 8002184:	4603      	mov	r3, r0
 8002186:	2b00      	cmp	r3, #0
 8002188:	bf14      	ite	ne
 800218a:	2301      	movne	r3, #1
 800218c:	2300      	moveq	r3, #0
 800218e:	b2db      	uxtb	r3, r3
 8002190:	2b00      	cmp	r3, #0
 8002192:	d001      	beq.n	8002198 <_ZL12MX_TIM4_Initv+0x5c>
  {
    Error_Handler();
 8002194:	f000 f8f6 	bl	8002384 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002198:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800219c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800219e:	f107 0308 	add.w	r3, r7, #8
 80021a2:	4619      	mov	r1, r3
 80021a4:	4811      	ldr	r0, [pc, #68]	; (80021ec <_ZL12MX_TIM4_Initv+0xb0>)
 80021a6:	f002 fc53 	bl	8004a50 <HAL_TIM_ConfigClockSource>
 80021aa:	4603      	mov	r3, r0
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	bf14      	ite	ne
 80021b0:	2301      	movne	r3, #1
 80021b2:	2300      	moveq	r3, #0
 80021b4:	b2db      	uxtb	r3, r3
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d001      	beq.n	80021be <_ZL12MX_TIM4_Initv+0x82>
  {
    Error_Handler();
 80021ba:	f000 f8e3 	bl	8002384 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021be:	2300      	movs	r3, #0
 80021c0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021c2:	2300      	movs	r3, #0
 80021c4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80021c6:	463b      	mov	r3, r7
 80021c8:	4619      	mov	r1, r3
 80021ca:	4808      	ldr	r0, [pc, #32]	; (80021ec <_ZL12MX_TIM4_Initv+0xb0>)
 80021cc:	f003 f846 	bl	800525c <HAL_TIMEx_MasterConfigSynchronization>
 80021d0:	4603      	mov	r3, r0
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	bf14      	ite	ne
 80021d6:	2301      	movne	r3, #1
 80021d8:	2300      	moveq	r3, #0
 80021da:	b2db      	uxtb	r3, r3
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d001      	beq.n	80021e4 <_ZL12MX_TIM4_Initv+0xa8>
  {
    Error_Handler();
 80021e0:	f000 f8d0 	bl	8002384 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80021e4:	bf00      	nop
 80021e6:	3718      	adds	r7, #24
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	20000420 	.word	0x20000420
 80021f0:	40000800 	.word	0x40000800

080021f4 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b088      	sub	sp, #32
 80021f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021fa:	f107 0310 	add.w	r3, r7, #16
 80021fe:	2200      	movs	r2, #0
 8002200:	601a      	str	r2, [r3, #0]
 8002202:	605a      	str	r2, [r3, #4]
 8002204:	609a      	str	r2, [r3, #8]
 8002206:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002208:	4b45      	ldr	r3, [pc, #276]	; (8002320 <_ZL12MX_GPIO_Initv+0x12c>)
 800220a:	699b      	ldr	r3, [r3, #24]
 800220c:	4a44      	ldr	r2, [pc, #272]	; (8002320 <_ZL12MX_GPIO_Initv+0x12c>)
 800220e:	f043 0310 	orr.w	r3, r3, #16
 8002212:	6193      	str	r3, [r2, #24]
 8002214:	4b42      	ldr	r3, [pc, #264]	; (8002320 <_ZL12MX_GPIO_Initv+0x12c>)
 8002216:	699b      	ldr	r3, [r3, #24]
 8002218:	f003 0310 	and.w	r3, r3, #16
 800221c:	60fb      	str	r3, [r7, #12]
 800221e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002220:	4b3f      	ldr	r3, [pc, #252]	; (8002320 <_ZL12MX_GPIO_Initv+0x12c>)
 8002222:	699b      	ldr	r3, [r3, #24]
 8002224:	4a3e      	ldr	r2, [pc, #248]	; (8002320 <_ZL12MX_GPIO_Initv+0x12c>)
 8002226:	f043 0320 	orr.w	r3, r3, #32
 800222a:	6193      	str	r3, [r2, #24]
 800222c:	4b3c      	ldr	r3, [pc, #240]	; (8002320 <_ZL12MX_GPIO_Initv+0x12c>)
 800222e:	699b      	ldr	r3, [r3, #24]
 8002230:	f003 0320 	and.w	r3, r3, #32
 8002234:	60bb      	str	r3, [r7, #8]
 8002236:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002238:	4b39      	ldr	r3, [pc, #228]	; (8002320 <_ZL12MX_GPIO_Initv+0x12c>)
 800223a:	699b      	ldr	r3, [r3, #24]
 800223c:	4a38      	ldr	r2, [pc, #224]	; (8002320 <_ZL12MX_GPIO_Initv+0x12c>)
 800223e:	f043 0304 	orr.w	r3, r3, #4
 8002242:	6193      	str	r3, [r2, #24]
 8002244:	4b36      	ldr	r3, [pc, #216]	; (8002320 <_ZL12MX_GPIO_Initv+0x12c>)
 8002246:	699b      	ldr	r3, [r3, #24]
 8002248:	f003 0304 	and.w	r3, r3, #4
 800224c:	607b      	str	r3, [r7, #4]
 800224e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002250:	4b33      	ldr	r3, [pc, #204]	; (8002320 <_ZL12MX_GPIO_Initv+0x12c>)
 8002252:	699b      	ldr	r3, [r3, #24]
 8002254:	4a32      	ldr	r2, [pc, #200]	; (8002320 <_ZL12MX_GPIO_Initv+0x12c>)
 8002256:	f043 0308 	orr.w	r3, r3, #8
 800225a:	6193      	str	r3, [r2, #24]
 800225c:	4b30      	ldr	r3, [pc, #192]	; (8002320 <_ZL12MX_GPIO_Initv+0x12c>)
 800225e:	699b      	ldr	r3, [r3, #24]
 8002260:	f003 0308 	and.w	r3, r3, #8
 8002264:	603b      	str	r3, [r7, #0]
 8002266:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8002268:	2200      	movs	r2, #0
 800226a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800226e:	482d      	ldr	r0, [pc, #180]	; (8002324 <_ZL12MX_GPIO_Initv+0x130>)
 8002270:	f001 fb33 	bl	80038da <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TRIG_Pin|PUMP_EN_Pin, GPIO_PIN_RESET);
 8002274:	2200      	movs	r2, #0
 8002276:	f44f 6184 	mov.w	r1, #1056	; 0x420
 800227a:	482b      	ldr	r0, [pc, #172]	; (8002328 <_ZL12MX_GPIO_Initv+0x134>)
 800227c:	f001 fb2d 	bl	80038da <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_RS_Pin|LCD_EN_Pin|LCD_D4_Pin|LCD_D5_Pin
 8002280:	2200      	movs	r2, #0
 8002282:	f44f 411f 	mov.w	r1, #40704	; 0x9f00
 8002286:	4829      	ldr	r0, [pc, #164]	; (800232c <_ZL12MX_GPIO_Initv+0x138>)
 8002288:	f001 fb27 	bl	80038da <HAL_GPIO_WritePin>
                          |LCD_D6_Pin|LCD_D7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800228c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002290:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002292:	2301      	movs	r3, #1
 8002294:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002296:	2300      	movs	r3, #0
 8002298:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800229a:	2302      	movs	r3, #2
 800229c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800229e:	f107 0310 	add.w	r3, r7, #16
 80022a2:	4619      	mov	r1, r3
 80022a4:	481f      	ldr	r0, [pc, #124]	; (8002324 <_ZL12MX_GPIO_Initv+0x130>)
 80022a6:	f001 f97d 	bl	80035a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SETPOINT_BUT_Pin */
  GPIO_InitStruct.Pin = SETPOINT_BUT_Pin;
 80022aa:	2308      	movs	r3, #8
 80022ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022ae:	2300      	movs	r3, #0
 80022b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b2:	2300      	movs	r3, #0
 80022b4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SETPOINT_BUT_GPIO_Port, &GPIO_InitStruct);
 80022b6:	f107 0310 	add.w	r3, r7, #16
 80022ba:	4619      	mov	r1, r3
 80022bc:	481b      	ldr	r0, [pc, #108]	; (800232c <_ZL12MX_GPIO_Initv+0x138>)
 80022be:	f001 f971 	bl	80035a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : TRIG_Pin PUMP_EN_Pin */
  GPIO_InitStruct.Pin = TRIG_Pin|PUMP_EN_Pin;
 80022c2:	f44f 6384 	mov.w	r3, #1056	; 0x420
 80022c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022c8:	2301      	movs	r3, #1
 80022ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022cc:	2300      	movs	r3, #0
 80022ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022d0:	2302      	movs	r3, #2
 80022d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022d4:	f107 0310 	add.w	r3, r7, #16
 80022d8:	4619      	mov	r1, r3
 80022da:	4813      	ldr	r0, [pc, #76]	; (8002328 <_ZL12MX_GPIO_Initv+0x134>)
 80022dc:	f001 f962 	bl	80035a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ECHO_Pin */
  GPIO_InitStruct.Pin = ECHO_Pin;
 80022e0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80022e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022e6:	2300      	movs	r3, #0
 80022e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ea:	2300      	movs	r3, #0
 80022ec:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 80022ee:	f107 0310 	add.w	r3, r7, #16
 80022f2:	4619      	mov	r1, r3
 80022f4:	480c      	ldr	r0, [pc, #48]	; (8002328 <_ZL12MX_GPIO_Initv+0x134>)
 80022f6:	f001 f955 	bl	80035a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RS_Pin LCD_EN_Pin LCD_D4_Pin LCD_D5_Pin
                           LCD_D6_Pin LCD_D7_Pin */
  GPIO_InitStruct.Pin = LCD_RS_Pin|LCD_EN_Pin|LCD_D4_Pin|LCD_D5_Pin
 80022fa:	f44f 431f 	mov.w	r3, #40704	; 0x9f00
 80022fe:	613b      	str	r3, [r7, #16]
                          |LCD_D6_Pin|LCD_D7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002300:	2301      	movs	r3, #1
 8002302:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002304:	2300      	movs	r3, #0
 8002306:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002308:	2301      	movs	r3, #1
 800230a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800230c:	f107 0310 	add.w	r3, r7, #16
 8002310:	4619      	mov	r1, r3
 8002312:	4806      	ldr	r0, [pc, #24]	; (800232c <_ZL12MX_GPIO_Initv+0x138>)
 8002314:	f001 f946 	bl	80035a4 <HAL_GPIO_Init>

}
 8002318:	bf00      	nop
 800231a:	3720      	adds	r7, #32
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}
 8002320:	40021000 	.word	0x40021000
 8002324:	40011000 	.word	0x40011000
 8002328:	40010c00 	.word	0x40010c00
 800232c:	40010800 	.word	0x40010800

08002330 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
// Callback: timer has reset
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b082      	sub	sp, #8
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
	if (htim == &htim4)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	4a0e      	ldr	r2, [pc, #56]	; (8002374 <HAL_TIM_PeriodElapsedCallback+0x44>)
 800233c:	4293      	cmp	r3, r2
 800233e:	d115      	bne.n	800236c <HAL_TIM_PeriodElapsedCallback+0x3c>
	{
		LCDMillisCont++;
 8002340:	4b0d      	ldr	r3, [pc, #52]	; (8002378 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002342:	881b      	ldrh	r3, [r3, #0]
 8002344:	3301      	adds	r3, #1
 8002346:	b29a      	uxth	r2, r3
 8002348:	4b0b      	ldr	r3, [pc, #44]	; (8002378 <HAL_TIM_PeriodElapsedCallback+0x48>)
 800234a:	801a      	strh	r2, [r3, #0]
		if (LCDMillisCont > 1000*int(LCD_UPDATE_TIME))
 800234c:	4b0a      	ldr	r3, [pc, #40]	; (8002378 <HAL_TIM_PeriodElapsedCallback+0x48>)
 800234e:	881b      	ldrh	r3, [r3, #0]
 8002350:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002354:	d90a      	bls.n	800236c <HAL_TIM_PeriodElapsedCallback+0x3c>
		{
			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8002356:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800235a:	4808      	ldr	r0, [pc, #32]	; (800237c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800235c:	f001 fad5 	bl	800390a <HAL_GPIO_TogglePin>
			updateLCD = true;
 8002360:	4b07      	ldr	r3, [pc, #28]	; (8002380 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8002362:	2201      	movs	r2, #1
 8002364:	701a      	strb	r2, [r3, #0]
			LCDMillisCont = 0;
 8002366:	4b04      	ldr	r3, [pc, #16]	; (8002378 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002368:	2200      	movs	r2, #0
 800236a:	801a      	strh	r2, [r3, #0]
		}
	}

}
 800236c:	bf00      	nop
 800236e:	3708      	adds	r7, #8
 8002370:	46bd      	mov	sp, r7
 8002372:	bd80      	pop	{r7, pc}
 8002374:	20000420 	.word	0x20000420
 8002378:	200004b0 	.word	0x200004b0
 800237c:	40011000 	.word	0x40011000
 8002380:	200000ff 	.word	0x200000ff

08002384 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002384:	b480      	push	{r7}
 8002386:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002388:	b672      	cpsid	i
}
 800238a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800238c:	e7fe      	b.n	800238c <Error_Handler+0x8>
	...

08002390 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8002390:	b580      	push	{r7, lr}
 8002392:	b082      	sub	sp, #8
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
 8002398:	6039      	str	r1, [r7, #0]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2b01      	cmp	r3, #1
 800239e:	d107      	bne.n	80023b0 <_Z41__static_initialization_and_destruction_0ii+0x20>
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d102      	bne.n	80023b0 <_Z41__static_initialization_and_destruction_0ii+0x20>
PIDController pump_pid_controller;
 80023aa:	4809      	ldr	r0, [pc, #36]	; (80023d0 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 80023ac:	f000 fa1c 	bl	80027e8 <_ZN13PIDControllerC1Ev>
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d107      	bne.n	80023c6 <_Z41__static_initialization_and_destruction_0ii+0x36>
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80023bc:	4293      	cmp	r3, r2
 80023be:	d102      	bne.n	80023c6 <_Z41__static_initialization_and_destruction_0ii+0x36>
 80023c0:	4803      	ldr	r0, [pc, #12]	; (80023d0 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 80023c2:	f000 fa36 	bl	8002832 <_ZN13PIDControllerD1Ev>
}
 80023c6:	bf00      	nop
 80023c8:	3708      	adds	r7, #8
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	bf00      	nop
 80023d0:	20000468 	.word	0x20000468

080023d4 <_GLOBAL__sub_I__Z18lcd16x2_init_8bitsP12GPIO_TypeDefttS0_ttttS0_tttt>:
 80023d4:	b580      	push	{r7, lr}
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80023dc:	2001      	movs	r0, #1
 80023de:	f7ff ffd7 	bl	8002390 <_Z41__static_initialization_and_destruction_0ii>
 80023e2:	bd80      	pop	{r7, pc}

080023e4 <_GLOBAL__sub_D__Z18lcd16x2_init_8bitsP12GPIO_TypeDefttS0_ttttS0_tttt>:
 80023e4:	b580      	push	{r7, lr}
 80023e6:	af00      	add	r7, sp, #0
 80023e8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80023ec:	2000      	movs	r0, #0
 80023ee:	f7ff ffcf 	bl	8002390 <_Z41__static_initialization_and_destruction_0ii>
 80023f2:	bd80      	pop	{r7, pc}

080023f4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b085      	sub	sp, #20
 80023f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80023fa:	4b15      	ldr	r3, [pc, #84]	; (8002450 <HAL_MspInit+0x5c>)
 80023fc:	699b      	ldr	r3, [r3, #24]
 80023fe:	4a14      	ldr	r2, [pc, #80]	; (8002450 <HAL_MspInit+0x5c>)
 8002400:	f043 0301 	orr.w	r3, r3, #1
 8002404:	6193      	str	r3, [r2, #24]
 8002406:	4b12      	ldr	r3, [pc, #72]	; (8002450 <HAL_MspInit+0x5c>)
 8002408:	699b      	ldr	r3, [r3, #24]
 800240a:	f003 0301 	and.w	r3, r3, #1
 800240e:	60bb      	str	r3, [r7, #8]
 8002410:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002412:	4b0f      	ldr	r3, [pc, #60]	; (8002450 <HAL_MspInit+0x5c>)
 8002414:	69db      	ldr	r3, [r3, #28]
 8002416:	4a0e      	ldr	r2, [pc, #56]	; (8002450 <HAL_MspInit+0x5c>)
 8002418:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800241c:	61d3      	str	r3, [r2, #28]
 800241e:	4b0c      	ldr	r3, [pc, #48]	; (8002450 <HAL_MspInit+0x5c>)
 8002420:	69db      	ldr	r3, [r3, #28]
 8002422:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002426:	607b      	str	r3, [r7, #4]
 8002428:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800242a:	4b0a      	ldr	r3, [pc, #40]	; (8002454 <HAL_MspInit+0x60>)
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	60fb      	str	r3, [r7, #12]
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002436:	60fb      	str	r3, [r7, #12]
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800243e:	60fb      	str	r3, [r7, #12]
 8002440:	4a04      	ldr	r2, [pc, #16]	; (8002454 <HAL_MspInit+0x60>)
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002446:	bf00      	nop
 8002448:	3714      	adds	r7, #20
 800244a:	46bd      	mov	sp, r7
 800244c:	bc80      	pop	{r7}
 800244e:	4770      	bx	lr
 8002450:	40021000 	.word	0x40021000
 8002454:	40010000 	.word	0x40010000

08002458 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b088      	sub	sp, #32
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002460:	f107 0310 	add.w	r3, r7, #16
 8002464:	2200      	movs	r2, #0
 8002466:	601a      	str	r2, [r3, #0]
 8002468:	605a      	str	r2, [r3, #4]
 800246a:	609a      	str	r2, [r3, #8]
 800246c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a14      	ldr	r2, [pc, #80]	; (80024c4 <HAL_ADC_MspInit+0x6c>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d121      	bne.n	80024bc <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002478:	4b13      	ldr	r3, [pc, #76]	; (80024c8 <HAL_ADC_MspInit+0x70>)
 800247a:	699b      	ldr	r3, [r3, #24]
 800247c:	4a12      	ldr	r2, [pc, #72]	; (80024c8 <HAL_ADC_MspInit+0x70>)
 800247e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002482:	6193      	str	r3, [r2, #24]
 8002484:	4b10      	ldr	r3, [pc, #64]	; (80024c8 <HAL_ADC_MspInit+0x70>)
 8002486:	699b      	ldr	r3, [r3, #24]
 8002488:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800248c:	60fb      	str	r3, [r7, #12]
 800248e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002490:	4b0d      	ldr	r3, [pc, #52]	; (80024c8 <HAL_ADC_MspInit+0x70>)
 8002492:	699b      	ldr	r3, [r3, #24]
 8002494:	4a0c      	ldr	r2, [pc, #48]	; (80024c8 <HAL_ADC_MspInit+0x70>)
 8002496:	f043 0304 	orr.w	r3, r3, #4
 800249a:	6193      	str	r3, [r2, #24]
 800249c:	4b0a      	ldr	r3, [pc, #40]	; (80024c8 <HAL_ADC_MspInit+0x70>)
 800249e:	699b      	ldr	r3, [r3, #24]
 80024a0:	f003 0304 	and.w	r3, r3, #4
 80024a4:	60bb      	str	r3, [r7, #8]
 80024a6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = SETPOINT_POT_Pin;
 80024a8:	2301      	movs	r3, #1
 80024aa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80024ac:	2303      	movs	r3, #3
 80024ae:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(SETPOINT_POT_GPIO_Port, &GPIO_InitStruct);
 80024b0:	f107 0310 	add.w	r3, r7, #16
 80024b4:	4619      	mov	r1, r3
 80024b6:	4805      	ldr	r0, [pc, #20]	; (80024cc <HAL_ADC_MspInit+0x74>)
 80024b8:	f001 f874 	bl	80035a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80024bc:	bf00      	nop
 80024be:	3720      	adds	r7, #32
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bd80      	pop	{r7, pc}
 80024c4:	40012400 	.word	0x40012400
 80024c8:	40021000 	.word	0x40021000
 80024cc:	40010800 	.word	0x40010800

080024d0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b086      	sub	sp, #24
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a28      	ldr	r2, [pc, #160]	; (8002580 <HAL_TIM_Base_MspInit+0xb0>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d10c      	bne.n	80024fc <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80024e2:	4b28      	ldr	r3, [pc, #160]	; (8002584 <HAL_TIM_Base_MspInit+0xb4>)
 80024e4:	699b      	ldr	r3, [r3, #24]
 80024e6:	4a27      	ldr	r2, [pc, #156]	; (8002584 <HAL_TIM_Base_MspInit+0xb4>)
 80024e8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80024ec:	6193      	str	r3, [r2, #24]
 80024ee:	4b25      	ldr	r3, [pc, #148]	; (8002584 <HAL_TIM_Base_MspInit+0xb4>)
 80024f0:	699b      	ldr	r3, [r3, #24]
 80024f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80024f6:	617b      	str	r3, [r7, #20]
 80024f8:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80024fa:	e03c      	b.n	8002576 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM2)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002504:	d10c      	bne.n	8002520 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002506:	4b1f      	ldr	r3, [pc, #124]	; (8002584 <HAL_TIM_Base_MspInit+0xb4>)
 8002508:	69db      	ldr	r3, [r3, #28]
 800250a:	4a1e      	ldr	r2, [pc, #120]	; (8002584 <HAL_TIM_Base_MspInit+0xb4>)
 800250c:	f043 0301 	orr.w	r3, r3, #1
 8002510:	61d3      	str	r3, [r2, #28]
 8002512:	4b1c      	ldr	r3, [pc, #112]	; (8002584 <HAL_TIM_Base_MspInit+0xb4>)
 8002514:	69db      	ldr	r3, [r3, #28]
 8002516:	f003 0301 	and.w	r3, r3, #1
 800251a:	613b      	str	r3, [r7, #16]
 800251c:	693b      	ldr	r3, [r7, #16]
}
 800251e:	e02a      	b.n	8002576 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM3)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a18      	ldr	r2, [pc, #96]	; (8002588 <HAL_TIM_Base_MspInit+0xb8>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d10c      	bne.n	8002544 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800252a:	4b16      	ldr	r3, [pc, #88]	; (8002584 <HAL_TIM_Base_MspInit+0xb4>)
 800252c:	69db      	ldr	r3, [r3, #28]
 800252e:	4a15      	ldr	r2, [pc, #84]	; (8002584 <HAL_TIM_Base_MspInit+0xb4>)
 8002530:	f043 0302 	orr.w	r3, r3, #2
 8002534:	61d3      	str	r3, [r2, #28]
 8002536:	4b13      	ldr	r3, [pc, #76]	; (8002584 <HAL_TIM_Base_MspInit+0xb4>)
 8002538:	69db      	ldr	r3, [r3, #28]
 800253a:	f003 0302 	and.w	r3, r3, #2
 800253e:	60fb      	str	r3, [r7, #12]
 8002540:	68fb      	ldr	r3, [r7, #12]
}
 8002542:	e018      	b.n	8002576 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM4)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a10      	ldr	r2, [pc, #64]	; (800258c <HAL_TIM_Base_MspInit+0xbc>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d113      	bne.n	8002576 <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800254e:	4b0d      	ldr	r3, [pc, #52]	; (8002584 <HAL_TIM_Base_MspInit+0xb4>)
 8002550:	69db      	ldr	r3, [r3, #28]
 8002552:	4a0c      	ldr	r2, [pc, #48]	; (8002584 <HAL_TIM_Base_MspInit+0xb4>)
 8002554:	f043 0304 	orr.w	r3, r3, #4
 8002558:	61d3      	str	r3, [r2, #28]
 800255a:	4b0a      	ldr	r3, [pc, #40]	; (8002584 <HAL_TIM_Base_MspInit+0xb4>)
 800255c:	69db      	ldr	r3, [r3, #28]
 800255e:	f003 0304 	and.w	r3, r3, #4
 8002562:	60bb      	str	r3, [r7, #8]
 8002564:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002566:	2200      	movs	r2, #0
 8002568:	2100      	movs	r1, #0
 800256a:	201e      	movs	r0, #30
 800256c:	f000 ffe3 	bl	8003536 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002570:	201e      	movs	r0, #30
 8002572:	f000 fffc 	bl	800356e <HAL_NVIC_EnableIRQ>
}
 8002576:	bf00      	nop
 8002578:	3718      	adds	r7, #24
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	40012c00 	.word	0x40012c00
 8002584:	40021000 	.word	0x40021000
 8002588:	40000400 	.word	0x40000400
 800258c:	40000800 	.word	0x40000800

08002590 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b088      	sub	sp, #32
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002598:	f107 0310 	add.w	r3, r7, #16
 800259c:	2200      	movs	r2, #0
 800259e:	601a      	str	r2, [r3, #0]
 80025a0:	605a      	str	r2, [r3, #4]
 80025a2:	609a      	str	r2, [r3, #8]
 80025a4:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	4a10      	ldr	r2, [pc, #64]	; (80025ec <HAL_TIM_MspPostInit+0x5c>)
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d118      	bne.n	80025e2 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025b0:	4b0f      	ldr	r3, [pc, #60]	; (80025f0 <HAL_TIM_MspPostInit+0x60>)
 80025b2:	699b      	ldr	r3, [r3, #24]
 80025b4:	4a0e      	ldr	r2, [pc, #56]	; (80025f0 <HAL_TIM_MspPostInit+0x60>)
 80025b6:	f043 0308 	orr.w	r3, r3, #8
 80025ba:	6193      	str	r3, [r2, #24]
 80025bc:	4b0c      	ldr	r3, [pc, #48]	; (80025f0 <HAL_TIM_MspPostInit+0x60>)
 80025be:	699b      	ldr	r3, [r3, #24]
 80025c0:	f003 0308 	and.w	r3, r3, #8
 80025c4:	60fb      	str	r3, [r7, #12]
 80025c6:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PB15     ------> TIM1_CH3N
    */
    GPIO_InitStruct.Pin = PUMP_PWM_Pin;
 80025c8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80025cc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025ce:	2302      	movs	r3, #2
 80025d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025d2:	2302      	movs	r3, #2
 80025d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PUMP_PWM_GPIO_Port, &GPIO_InitStruct);
 80025d6:	f107 0310 	add.w	r3, r7, #16
 80025da:	4619      	mov	r1, r3
 80025dc:	4805      	ldr	r0, [pc, #20]	; (80025f4 <HAL_TIM_MspPostInit+0x64>)
 80025de:	f000 ffe1 	bl	80035a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80025e2:	bf00      	nop
 80025e4:	3720      	adds	r7, #32
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	40012c00 	.word	0x40012c00
 80025f0:	40021000 	.word	0x40021000
 80025f4:	40010c00 	.word	0x40010c00

080025f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025f8:	b480      	push	{r7}
 80025fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80025fc:	e7fe      	b.n	80025fc <NMI_Handler+0x4>

080025fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025fe:	b480      	push	{r7}
 8002600:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002602:	e7fe      	b.n	8002602 <HardFault_Handler+0x4>

08002604 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002604:	b480      	push	{r7}
 8002606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002608:	e7fe      	b.n	8002608 <MemManage_Handler+0x4>

0800260a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800260a:	b480      	push	{r7}
 800260c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800260e:	e7fe      	b.n	800260e <BusFault_Handler+0x4>

08002610 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002610:	b480      	push	{r7}
 8002612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002614:	e7fe      	b.n	8002614 <UsageFault_Handler+0x4>

08002616 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002616:	b480      	push	{r7}
 8002618:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800261a:	bf00      	nop
 800261c:	46bd      	mov	sp, r7
 800261e:	bc80      	pop	{r7}
 8002620:	4770      	bx	lr

08002622 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002622:	b480      	push	{r7}
 8002624:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002626:	bf00      	nop
 8002628:	46bd      	mov	sp, r7
 800262a:	bc80      	pop	{r7}
 800262c:	4770      	bx	lr

0800262e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800262e:	b480      	push	{r7}
 8002630:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002632:	bf00      	nop
 8002634:	46bd      	mov	sp, r7
 8002636:	bc80      	pop	{r7}
 8002638:	4770      	bx	lr

0800263a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800263a:	b580      	push	{r7, lr}
 800263c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800263e:	f000 fa37 	bl	8002ab0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002642:	bf00      	nop
 8002644:	bd80      	pop	{r7, pc}
	...

08002648 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800264c:	4802      	ldr	r0, [pc, #8]	; (8002658 <TIM4_IRQHandler+0x10>)
 800264e:	f002 f839 	bl	80046c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002652:	bf00      	nop
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	20000420 	.word	0x20000420

0800265c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800265c:	b480      	push	{r7}
 800265e:	af00      	add	r7, sp, #0
	return 1;
 8002660:	2301      	movs	r3, #1
}
 8002662:	4618      	mov	r0, r3
 8002664:	46bd      	mov	sp, r7
 8002666:	bc80      	pop	{r7}
 8002668:	4770      	bx	lr

0800266a <_kill>:

int _kill(int pid, int sig)
{
 800266a:	b580      	push	{r7, lr}
 800266c:	b082      	sub	sp, #8
 800266e:	af00      	add	r7, sp, #0
 8002670:	6078      	str	r0, [r7, #4]
 8002672:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002674:	f002 fed8 	bl	8005428 <__errno>
 8002678:	4603      	mov	r3, r0
 800267a:	2216      	movs	r2, #22
 800267c:	601a      	str	r2, [r3, #0]
	return -1;
 800267e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002682:	4618      	mov	r0, r3
 8002684:	3708      	adds	r7, #8
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}

0800268a <_exit>:

void _exit (int status)
{
 800268a:	b580      	push	{r7, lr}
 800268c:	b082      	sub	sp, #8
 800268e:	af00      	add	r7, sp, #0
 8002690:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002692:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002696:	6878      	ldr	r0, [r7, #4]
 8002698:	f7ff ffe7 	bl	800266a <_kill>
	while (1) {}		/* Make sure we hang here */
 800269c:	e7fe      	b.n	800269c <_exit+0x12>

0800269e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800269e:	b580      	push	{r7, lr}
 80026a0:	b086      	sub	sp, #24
 80026a2:	af00      	add	r7, sp, #0
 80026a4:	60f8      	str	r0, [r7, #12]
 80026a6:	60b9      	str	r1, [r7, #8]
 80026a8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026aa:	2300      	movs	r3, #0
 80026ac:	617b      	str	r3, [r7, #20]
 80026ae:	e00a      	b.n	80026c6 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80026b0:	f3af 8000 	nop.w
 80026b4:	4601      	mov	r1, r0
 80026b6:	68bb      	ldr	r3, [r7, #8]
 80026b8:	1c5a      	adds	r2, r3, #1
 80026ba:	60ba      	str	r2, [r7, #8]
 80026bc:	b2ca      	uxtb	r2, r1
 80026be:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026c0:	697b      	ldr	r3, [r7, #20]
 80026c2:	3301      	adds	r3, #1
 80026c4:	617b      	str	r3, [r7, #20]
 80026c6:	697a      	ldr	r2, [r7, #20]
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	429a      	cmp	r2, r3
 80026cc:	dbf0      	blt.n	80026b0 <_read+0x12>
	}

return len;
 80026ce:	687b      	ldr	r3, [r7, #4]
}
 80026d0:	4618      	mov	r0, r3
 80026d2:	3718      	adds	r7, #24
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd80      	pop	{r7, pc}

080026d8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b086      	sub	sp, #24
 80026dc:	af00      	add	r7, sp, #0
 80026de:	60f8      	str	r0, [r7, #12]
 80026e0:	60b9      	str	r1, [r7, #8]
 80026e2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026e4:	2300      	movs	r3, #0
 80026e6:	617b      	str	r3, [r7, #20]
 80026e8:	e009      	b.n	80026fe <_write+0x26>
	{
		__io_putchar(*ptr++);
 80026ea:	68bb      	ldr	r3, [r7, #8]
 80026ec:	1c5a      	adds	r2, r3, #1
 80026ee:	60ba      	str	r2, [r7, #8]
 80026f0:	781b      	ldrb	r3, [r3, #0]
 80026f2:	4618      	mov	r0, r3
 80026f4:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026f8:	697b      	ldr	r3, [r7, #20]
 80026fa:	3301      	adds	r3, #1
 80026fc:	617b      	str	r3, [r7, #20]
 80026fe:	697a      	ldr	r2, [r7, #20]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	429a      	cmp	r2, r3
 8002704:	dbf1      	blt.n	80026ea <_write+0x12>
	}
	return len;
 8002706:	687b      	ldr	r3, [r7, #4]
}
 8002708:	4618      	mov	r0, r3
 800270a:	3718      	adds	r7, #24
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}

08002710 <_close>:

int _close(int file)
{
 8002710:	b480      	push	{r7}
 8002712:	b083      	sub	sp, #12
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
	return -1;
 8002718:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800271c:	4618      	mov	r0, r3
 800271e:	370c      	adds	r7, #12
 8002720:	46bd      	mov	sp, r7
 8002722:	bc80      	pop	{r7}
 8002724:	4770      	bx	lr

08002726 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002726:	b480      	push	{r7}
 8002728:	b083      	sub	sp, #12
 800272a:	af00      	add	r7, sp, #0
 800272c:	6078      	str	r0, [r7, #4]
 800272e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002736:	605a      	str	r2, [r3, #4]
	return 0;
 8002738:	2300      	movs	r3, #0
}
 800273a:	4618      	mov	r0, r3
 800273c:	370c      	adds	r7, #12
 800273e:	46bd      	mov	sp, r7
 8002740:	bc80      	pop	{r7}
 8002742:	4770      	bx	lr

08002744 <_isatty>:

int _isatty(int file)
{
 8002744:	b480      	push	{r7}
 8002746:	b083      	sub	sp, #12
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
	return 1;
 800274c:	2301      	movs	r3, #1
}
 800274e:	4618      	mov	r0, r3
 8002750:	370c      	adds	r7, #12
 8002752:	46bd      	mov	sp, r7
 8002754:	bc80      	pop	{r7}
 8002756:	4770      	bx	lr

08002758 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002758:	b480      	push	{r7}
 800275a:	b085      	sub	sp, #20
 800275c:	af00      	add	r7, sp, #0
 800275e:	60f8      	str	r0, [r7, #12]
 8002760:	60b9      	str	r1, [r7, #8]
 8002762:	607a      	str	r2, [r7, #4]
	return 0;
 8002764:	2300      	movs	r3, #0
}
 8002766:	4618      	mov	r0, r3
 8002768:	3714      	adds	r7, #20
 800276a:	46bd      	mov	sp, r7
 800276c:	bc80      	pop	{r7}
 800276e:	4770      	bx	lr

08002770 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b086      	sub	sp, #24
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002778:	4a14      	ldr	r2, [pc, #80]	; (80027cc <_sbrk+0x5c>)
 800277a:	4b15      	ldr	r3, [pc, #84]	; (80027d0 <_sbrk+0x60>)
 800277c:	1ad3      	subs	r3, r2, r3
 800277e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002780:	697b      	ldr	r3, [r7, #20]
 8002782:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002784:	4b13      	ldr	r3, [pc, #76]	; (80027d4 <_sbrk+0x64>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d102      	bne.n	8002792 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800278c:	4b11      	ldr	r3, [pc, #68]	; (80027d4 <_sbrk+0x64>)
 800278e:	4a12      	ldr	r2, [pc, #72]	; (80027d8 <_sbrk+0x68>)
 8002790:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002792:	4b10      	ldr	r3, [pc, #64]	; (80027d4 <_sbrk+0x64>)
 8002794:	681a      	ldr	r2, [r3, #0]
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	4413      	add	r3, r2
 800279a:	693a      	ldr	r2, [r7, #16]
 800279c:	429a      	cmp	r2, r3
 800279e:	d207      	bcs.n	80027b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80027a0:	f002 fe42 	bl	8005428 <__errno>
 80027a4:	4603      	mov	r3, r0
 80027a6:	220c      	movs	r2, #12
 80027a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80027aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80027ae:	e009      	b.n	80027c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80027b0:	4b08      	ldr	r3, [pc, #32]	; (80027d4 <_sbrk+0x64>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80027b6:	4b07      	ldr	r3, [pc, #28]	; (80027d4 <_sbrk+0x64>)
 80027b8:	681a      	ldr	r2, [r3, #0]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	4413      	add	r3, r2
 80027be:	4a05      	ldr	r2, [pc, #20]	; (80027d4 <_sbrk+0x64>)
 80027c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80027c2:	68fb      	ldr	r3, [r7, #12]
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	3718      	adds	r7, #24
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bd80      	pop	{r7, pc}
 80027cc:	20005000 	.word	0x20005000
 80027d0:	00000400 	.word	0x00000400
 80027d4:	200004b4 	.word	0x200004b4
 80027d8:	200004d8 	.word	0x200004d8

080027dc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80027dc:	b480      	push	{r7}
 80027de:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80027e0:	bf00      	nop
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bc80      	pop	{r7}
 80027e6:	4770      	bx	lr

080027e8 <_ZN13PIDControllerC1Ev>:
 */

#include "PIDController.h"


PIDController::PIDController()
 80027e8:	b480      	push	{r7}
 80027ea:	b083      	sub	sp, #12
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80027f6:	601a      	str	r2, [r3, #0]
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	f04f 0200 	mov.w	r2, #0
 80027fe:	605a      	str	r2, [r3, #4]
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	f04f 0200 	mov.w	r2, #0
 8002806:	609a      	str	r2, [r3, #8]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	f04f 0200 	mov.w	r2, #0
 800280e:	611a      	str	r2, [r3, #16]
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	f04f 0200 	mov.w	r2, #0
 8002816:	615a      	str	r2, [r3, #20]
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	f04f 0200 	mov.w	r2, #0
 800281e:	61da      	str	r2, [r3, #28]
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2200      	movs	r2, #0
 8002824:	639a      	str	r2, [r3, #56]	; 0x38
{
}
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	4618      	mov	r0, r3
 800282a:	370c      	adds	r7, #12
 800282c:	46bd      	mov	sp, r7
 800282e:	bc80      	pop	{r7}
 8002830:	4770      	bx	lr

08002832 <_ZN13PIDControllerD1Ev>:
PIDController::PIDController(float kp, float ki, float kd)
  : _kp(kp), _ki(ki), _kd(kd)
{
}

PIDController::~PIDController()
 8002832:	b480      	push	{r7}
 8002834:	b083      	sub	sp, #12
 8002836:	af00      	add	r7, sp, #0
 8002838:	6078      	str	r0, [r7, #4]
{
}
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	4618      	mov	r0, r3
 800283e:	370c      	adds	r7, #12
 8002840:	46bd      	mov	sp, r7
 8002842:	bc80      	pop	{r7}
 8002844:	4770      	bx	lr

08002846 <_ZN13PIDController7setKPIDEfff>:
{
  this->_millis++;
}

void PIDController::setKPID(float kp, float ki, float kd)
{
 8002846:	b480      	push	{r7}
 8002848:	b085      	sub	sp, #20
 800284a:	af00      	add	r7, sp, #0
 800284c:	60f8      	str	r0, [r7, #12]
 800284e:	60b9      	str	r1, [r7, #8]
 8002850:	607a      	str	r2, [r7, #4]
 8002852:	603b      	str	r3, [r7, #0]
  this->_kp = kp;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	68ba      	ldr	r2, [r7, #8]
 8002858:	601a      	str	r2, [r3, #0]
  this->_ki = ki;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	687a      	ldr	r2, [r7, #4]
 800285e:	605a      	str	r2, [r3, #4]
  this->_kd = kd;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	683a      	ldr	r2, [r7, #0]
 8002864:	609a      	str	r2, [r3, #8]
}
 8002866:	bf00      	nop
 8002868:	3714      	adds	r7, #20
 800286a:	46bd      	mov	sp, r7
 800286c:	bc80      	pop	{r7}
 800286e:	4770      	bx	lr

08002870 <_ZN13PIDController11setSetpointEf>:
{
  this->_kd = kd;
}

void PIDController::setSetpoint(float setpoint)
{
 8002870:	b480      	push	{r7}
 8002872:	b083      	sub	sp, #12
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
 8002878:	6039      	str	r1, [r7, #0]
  this->_setpoint = setpoint;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	683a      	ldr	r2, [r7, #0]
 800287e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002880:	bf00      	nop
 8002882:	370c      	adds	r7, #12
 8002884:	46bd      	mov	sp, r7
 8002886:	bc80      	pop	{r7}
 8002888:	4770      	bx	lr

0800288a <_ZN13PIDController12setPIDLimitsEff>:

void PIDController::setPIDLimits(float min, float max)
{
 800288a:	b480      	push	{r7}
 800288c:	b085      	sub	sp, #20
 800288e:	af00      	add	r7, sp, #0
 8002890:	60f8      	str	r0, [r7, #12]
 8002892:	60b9      	str	r1, [r7, #8]
 8002894:	607a      	str	r2, [r7, #4]
  this->_pid_min = min;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	68ba      	ldr	r2, [r7, #8]
 800289a:	635a      	str	r2, [r3, #52]	; 0x34
  this->_pid_max = max;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	687a      	ldr	r2, [r7, #4]
 80028a0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80028a2:	bf00      	nop
 80028a4:	3714      	adds	r7, #20
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bc80      	pop	{r7}
 80028aa:	4770      	bx	lr

080028ac <_ZN13PIDController10processPIDEf>:

float PIDController::processPID(float curr_point)
{
 80028ac:	b590      	push	{r4, r7, lr}
 80028ae:	b083      	sub	sp, #12
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
 80028b4:	6039      	str	r1, [r7, #0]
  this->_curr_time = this->_millis / 1000;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028ba:	4a46      	ldr	r2, [pc, #280]	; (80029d4 <_ZN13PIDController10processPIDEf+0x128>)
 80028bc:	fba2 2303 	umull	r2, r3, r2, r3
 80028c0:	099b      	lsrs	r3, r3, #6
 80028c2:	4618      	mov	r0, r3
 80028c4:	f7fe fa06 	bl	8000cd4 <__aeabi_ui2f>
 80028c8:	4602      	mov	r2, r0
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	621a      	str	r2, [r3, #32]
  this->_delta_time = this->_curr_time - this->_last_time;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6a1a      	ldr	r2, [r3, #32]
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	69db      	ldr	r3, [r3, #28]
 80028d6:	4619      	mov	r1, r3
 80028d8:	4610      	mov	r0, r2
 80028da:	f7fe f949 	bl	8000b70 <__aeabi_fsub>
 80028de:	4603      	mov	r3, r0
 80028e0:	461a      	mov	r2, r3
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	625a      	str	r2, [r3, #36]	; 0x24

  this->_error = this->_setpoint - curr_point;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028ea:	6839      	ldr	r1, [r7, #0]
 80028ec:	4618      	mov	r0, r3
 80028ee:	f7fe f93f 	bl	8000b70 <__aeabi_fsub>
 80028f2:	4603      	mov	r3, r0
 80028f4:	461a      	mov	r2, r3
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	60da      	str	r2, [r3, #12]
  this->_sum_error  += this->_error;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	691a      	ldr	r2, [r3, #16]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	68db      	ldr	r3, [r3, #12]
 8002902:	4619      	mov	r1, r3
 8002904:	4610      	mov	r0, r2
 8002906:	f7fe f935 	bl	8000b74 <__addsf3>
 800290a:	4603      	mov	r3, r0
 800290c:	461a      	mov	r2, r3
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	611a      	str	r2, [r3, #16]
  this->_delta_error = this->_error - this->_last_error;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	68da      	ldr	r2, [r3, #12]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	695b      	ldr	r3, [r3, #20]
 800291a:	4619      	mov	r1, r3
 800291c:	4610      	mov	r0, r2
 800291e:	f7fe f927 	bl	8000b70 <__aeabi_fsub>
 8002922:	4603      	mov	r3, r0
 8002924:	461a      	mov	r2, r3
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	619a      	str	r2, [r3, #24]

  this->_pid_result  = this->_kp * this->_error
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681a      	ldr	r2, [r3, #0]
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	68db      	ldr	r3, [r3, #12]
 8002932:	4619      	mov	r1, r3
 8002934:	4610      	mov	r0, r2
 8002936:	f7fe fa25 	bl	8000d84 <__aeabi_fmul>
 800293a:	4603      	mov	r3, r0
 800293c:	461c      	mov	r4, r3
                     + this->_ki * this->_sum_error * this->_curr_time;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	685a      	ldr	r2, [r3, #4]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	691b      	ldr	r3, [r3, #16]
 8002946:	4619      	mov	r1, r3
 8002948:	4610      	mov	r0, r2
 800294a:	f7fe fa1b 	bl	8000d84 <__aeabi_fmul>
 800294e:	4603      	mov	r3, r0
 8002950:	461a      	mov	r2, r3
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6a1b      	ldr	r3, [r3, #32]
 8002956:	4619      	mov	r1, r3
 8002958:	4610      	mov	r0, r2
 800295a:	f7fe fa13 	bl	8000d84 <__aeabi_fmul>
 800295e:	4603      	mov	r3, r0
 8002960:	4619      	mov	r1, r3
 8002962:	4620      	mov	r0, r4
 8002964:	f7fe f906 	bl	8000b74 <__addsf3>
 8002968:	4603      	mov	r3, r0
 800296a:	461a      	mov	r2, r3
  this->_pid_result  = this->_kp * this->_error
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	62da      	str	r2, [r3, #44]	; 0x2c
                    //  + this->_kd * this->_delta_error / this->_delta_time;

  this->_last_time = this->_curr_time;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6a1a      	ldr	r2, [r3, #32]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	61da      	str	r2, [r3, #28]
  this->_last_error = this->_error;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	68da      	ldr	r2, [r3, #12]
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	615a      	str	r2, [r3, #20]

  this->_pid_result = this->_pid_result < this->_pid_min ? this->_pid_min : this->_pid_result;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002988:	4619      	mov	r1, r3
 800298a:	4610      	mov	r0, r2
 800298c:	f7fe fb98 	bl	80010c0 <__aeabi_fcmplt>
 8002990:	4603      	mov	r3, r0
 8002992:	2b00      	cmp	r3, #0
 8002994:	d002      	beq.n	800299c <_ZN13PIDController10processPIDEf+0xf0>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800299a:	e001      	b.n	80029a0 <_ZN13PIDController10processPIDEf+0xf4>
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029a0:	687a      	ldr	r2, [r7, #4]
 80029a2:	62d3      	str	r3, [r2, #44]	; 0x2c
  this->_pid_result = this->_pid_result > this->_pid_max ? this->_pid_max : this->_pid_result;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ac:	4619      	mov	r1, r3
 80029ae:	4610      	mov	r0, r2
 80029b0:	f7fe fba4 	bl	80010fc <__aeabi_fcmpgt>
 80029b4:	4603      	mov	r3, r0
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d002      	beq.n	80029c0 <_ZN13PIDController10processPIDEf+0x114>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029be:	e001      	b.n	80029c4 <_ZN13PIDController10processPIDEf+0x118>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029c4:	687a      	ldr	r2, [r7, #4]
 80029c6:	62d3      	str	r3, [r2, #44]	; 0x2c

  return this->_pid_result;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
 80029cc:	4618      	mov	r0, r3
 80029ce:	370c      	adds	r7, #12
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bd90      	pop	{r4, r7, pc}
 80029d4:	10624dd3 	.word	0x10624dd3

080029d8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80029d8:	480c      	ldr	r0, [pc, #48]	; (8002a0c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80029da:	490d      	ldr	r1, [pc, #52]	; (8002a10 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80029dc:	4a0d      	ldr	r2, [pc, #52]	; (8002a14 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80029de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80029e0:	e002      	b.n	80029e8 <LoopCopyDataInit>

080029e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80029e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80029e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80029e6:	3304      	adds	r3, #4

080029e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80029e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80029ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80029ec:	d3f9      	bcc.n	80029e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80029ee:	4a0a      	ldr	r2, [pc, #40]	; (8002a18 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80029f0:	4c0a      	ldr	r4, [pc, #40]	; (8002a1c <LoopFillZerobss+0x22>)
  movs r3, #0
 80029f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80029f4:	e001      	b.n	80029fa <LoopFillZerobss>

080029f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80029f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80029f8:	3204      	adds	r2, #4

080029fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80029fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80029fc:	d3fb      	bcc.n	80029f6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80029fe:	f7ff feed 	bl	80027dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a02:	f002 fd17 	bl	8005434 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002a06:	f7ff f80f 	bl	8001a28 <main>
  bx lr
 8002a0a:	4770      	bx	lr
  ldr r0, =_sdata
 8002a0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a10:	200002dc 	.word	0x200002dc
  ldr r2, =_sidata
 8002a14:	0800863c 	.word	0x0800863c
  ldr r2, =_sbss
 8002a18:	200002dc 	.word	0x200002dc
  ldr r4, =_ebss
 8002a1c:	200004d4 	.word	0x200004d4

08002a20 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002a20:	e7fe      	b.n	8002a20 <ADC1_2_IRQHandler>
	...

08002a24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a28:	4b08      	ldr	r3, [pc, #32]	; (8002a4c <HAL_Init+0x28>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a07      	ldr	r2, [pc, #28]	; (8002a4c <HAL_Init+0x28>)
 8002a2e:	f043 0310 	orr.w	r3, r3, #16
 8002a32:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a34:	2003      	movs	r0, #3
 8002a36:	f000 fd73 	bl	8003520 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a3a:	200f      	movs	r0, #15
 8002a3c:	f000 f808 	bl	8002a50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a40:	f7ff fcd8 	bl	80023f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a44:	2300      	movs	r3, #0
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	bd80      	pop	{r7, pc}
 8002a4a:	bf00      	nop
 8002a4c:	40022000 	.word	0x40022000

08002a50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b082      	sub	sp, #8
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a58:	4b12      	ldr	r3, [pc, #72]	; (8002aa4 <HAL_InitTick+0x54>)
 8002a5a:	681a      	ldr	r2, [r3, #0]
 8002a5c:	4b12      	ldr	r3, [pc, #72]	; (8002aa8 <HAL_InitTick+0x58>)
 8002a5e:	781b      	ldrb	r3, [r3, #0]
 8002a60:	4619      	mov	r1, r3
 8002a62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a66:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a6e:	4618      	mov	r0, r3
 8002a70:	f000 fd8b 	bl	800358a <HAL_SYSTICK_Config>
 8002a74:	4603      	mov	r3, r0
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d001      	beq.n	8002a7e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	e00e      	b.n	8002a9c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2b0f      	cmp	r3, #15
 8002a82:	d80a      	bhi.n	8002a9a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a84:	2200      	movs	r2, #0
 8002a86:	6879      	ldr	r1, [r7, #4]
 8002a88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002a8c:	f000 fd53 	bl	8003536 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a90:	4a06      	ldr	r2, [pc, #24]	; (8002aac <HAL_InitTick+0x5c>)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a96:	2300      	movs	r3, #0
 8002a98:	e000      	b.n	8002a9c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a9a:	2301      	movs	r3, #1
}
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	3708      	adds	r7, #8
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bd80      	pop	{r7, pc}
 8002aa4:	20000100 	.word	0x20000100
 8002aa8:	20000108 	.word	0x20000108
 8002aac:	20000104 	.word	0x20000104

08002ab0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ab4:	4b05      	ldr	r3, [pc, #20]	; (8002acc <HAL_IncTick+0x1c>)
 8002ab6:	781b      	ldrb	r3, [r3, #0]
 8002ab8:	461a      	mov	r2, r3
 8002aba:	4b05      	ldr	r3, [pc, #20]	; (8002ad0 <HAL_IncTick+0x20>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4413      	add	r3, r2
 8002ac0:	4a03      	ldr	r2, [pc, #12]	; (8002ad0 <HAL_IncTick+0x20>)
 8002ac2:	6013      	str	r3, [r2, #0]
}
 8002ac4:	bf00      	nop
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bc80      	pop	{r7}
 8002aca:	4770      	bx	lr
 8002acc:	20000108 	.word	0x20000108
 8002ad0:	200004c0 	.word	0x200004c0

08002ad4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	af00      	add	r7, sp, #0
  return uwTick;
 8002ad8:	4b02      	ldr	r3, [pc, #8]	; (8002ae4 <HAL_GetTick+0x10>)
 8002ada:	681b      	ldr	r3, [r3, #0]
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bc80      	pop	{r7}
 8002ae2:	4770      	bx	lr
 8002ae4:	200004c0 	.word	0x200004c0

08002ae8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b084      	sub	sp, #16
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002af0:	f7ff fff0 	bl	8002ad4 <HAL_GetTick>
 8002af4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002b00:	d005      	beq.n	8002b0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b02:	4b0a      	ldr	r3, [pc, #40]	; (8002b2c <HAL_Delay+0x44>)
 8002b04:	781b      	ldrb	r3, [r3, #0]
 8002b06:	461a      	mov	r2, r3
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	4413      	add	r3, r2
 8002b0c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002b0e:	bf00      	nop
 8002b10:	f7ff ffe0 	bl	8002ad4 <HAL_GetTick>
 8002b14:	4602      	mov	r2, r0
 8002b16:	68bb      	ldr	r3, [r7, #8]
 8002b18:	1ad3      	subs	r3, r2, r3
 8002b1a:	68fa      	ldr	r2, [r7, #12]
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	d8f7      	bhi.n	8002b10 <HAL_Delay+0x28>
  {
  }
}
 8002b20:	bf00      	nop
 8002b22:	bf00      	nop
 8002b24:	3710      	adds	r7, #16
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	20000108 	.word	0x20000108

08002b30 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b086      	sub	sp, #24
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002b40:	2300      	movs	r3, #0
 8002b42:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002b44:	2300      	movs	r3, #0
 8002b46:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d101      	bne.n	8002b52 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e0be      	b.n	8002cd0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d109      	bne.n	8002b74 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2200      	movs	r2, #0
 8002b64:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2200      	movs	r2, #0
 8002b6a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002b6e:	6878      	ldr	r0, [r7, #4]
 8002b70:	f7ff fc72 	bl	8002458 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002b74:	6878      	ldr	r0, [r7, #4]
 8002b76:	f000 fbc5 	bl	8003304 <ADC_ConversionStop_Disable>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b82:	f003 0310 	and.w	r3, r3, #16
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	f040 8099 	bne.w	8002cbe <HAL_ADC_Init+0x18e>
 8002b8c:	7dfb      	ldrb	r3, [r7, #23]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	f040 8095 	bne.w	8002cbe <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b98:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002b9c:	f023 0302 	bic.w	r3, r3, #2
 8002ba0:	f043 0202 	orr.w	r2, r3, #2
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002bb0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	7b1b      	ldrb	r3, [r3, #12]
 8002bb6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002bb8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002bba:	68ba      	ldr	r2, [r7, #8]
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	689b      	ldr	r3, [r3, #8]
 8002bc4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002bc8:	d003      	beq.n	8002bd2 <HAL_ADC_Init+0xa2>
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	689b      	ldr	r3, [r3, #8]
 8002bce:	2b01      	cmp	r3, #1
 8002bd0:	d102      	bne.n	8002bd8 <HAL_ADC_Init+0xa8>
 8002bd2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002bd6:	e000      	b.n	8002bda <HAL_ADC_Init+0xaa>
 8002bd8:	2300      	movs	r3, #0
 8002bda:	693a      	ldr	r2, [r7, #16]
 8002bdc:	4313      	orrs	r3, r2
 8002bde:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	7d1b      	ldrb	r3, [r3, #20]
 8002be4:	2b01      	cmp	r3, #1
 8002be6:	d119      	bne.n	8002c1c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	7b1b      	ldrb	r3, [r3, #12]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d109      	bne.n	8002c04 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	699b      	ldr	r3, [r3, #24]
 8002bf4:	3b01      	subs	r3, #1
 8002bf6:	035a      	lsls	r2, r3, #13
 8002bf8:	693b      	ldr	r3, [r7, #16]
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002c00:	613b      	str	r3, [r7, #16]
 8002c02:	e00b      	b.n	8002c1c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c08:	f043 0220 	orr.w	r2, r3, #32
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c14:	f043 0201 	orr.w	r2, r3, #1
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	693a      	ldr	r2, [r7, #16]
 8002c2c:	430a      	orrs	r2, r1
 8002c2e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	689a      	ldr	r2, [r3, #8]
 8002c36:	4b28      	ldr	r3, [pc, #160]	; (8002cd8 <HAL_ADC_Init+0x1a8>)
 8002c38:	4013      	ands	r3, r2
 8002c3a:	687a      	ldr	r2, [r7, #4]
 8002c3c:	6812      	ldr	r2, [r2, #0]
 8002c3e:	68b9      	ldr	r1, [r7, #8]
 8002c40:	430b      	orrs	r3, r1
 8002c42:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	689b      	ldr	r3, [r3, #8]
 8002c48:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002c4c:	d003      	beq.n	8002c56 <HAL_ADC_Init+0x126>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	689b      	ldr	r3, [r3, #8]
 8002c52:	2b01      	cmp	r3, #1
 8002c54:	d104      	bne.n	8002c60 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	691b      	ldr	r3, [r3, #16]
 8002c5a:	3b01      	subs	r3, #1
 8002c5c:	051b      	lsls	r3, r3, #20
 8002c5e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c66:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	68fa      	ldr	r2, [r7, #12]
 8002c70:	430a      	orrs	r2, r1
 8002c72:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	689a      	ldr	r2, [r3, #8]
 8002c7a:	4b18      	ldr	r3, [pc, #96]	; (8002cdc <HAL_ADC_Init+0x1ac>)
 8002c7c:	4013      	ands	r3, r2
 8002c7e:	68ba      	ldr	r2, [r7, #8]
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d10b      	bne.n	8002c9c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2200      	movs	r2, #0
 8002c88:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c8e:	f023 0303 	bic.w	r3, r3, #3
 8002c92:	f043 0201 	orr.w	r2, r3, #1
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002c9a:	e018      	b.n	8002cce <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ca0:	f023 0312 	bic.w	r3, r3, #18
 8002ca4:	f043 0210 	orr.w	r2, r3, #16
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cb0:	f043 0201 	orr.w	r2, r3, #1
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002cbc:	e007      	b.n	8002cce <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cc2:	f043 0210 	orr.w	r2, r3, #16
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002cce:	7dfb      	ldrb	r3, [r7, #23]
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	3718      	adds	r7, #24
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}
 8002cd8:	ffe1f7fd 	.word	0xffe1f7fd
 8002cdc:	ff1f0efe 	.word	0xff1f0efe

08002ce0 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b084      	sub	sp, #16
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002cf2:	2b01      	cmp	r3, #1
 8002cf4:	d101      	bne.n	8002cfa <HAL_ADC_Start+0x1a>
 8002cf6:	2302      	movs	r3, #2
 8002cf8:	e098      	b.n	8002e2c <HAL_ADC_Start+0x14c>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2201      	movs	r2, #1
 8002cfe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	f000 faa4 	bl	8003250 <ADC_Enable>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002d0c:	7bfb      	ldrb	r3, [r7, #15]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	f040 8087 	bne.w	8002e22 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d1c:	f023 0301 	bic.w	r3, r3, #1
 8002d20:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a41      	ldr	r2, [pc, #260]	; (8002e34 <HAL_ADC_Start+0x154>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d105      	bne.n	8002d3e <HAL_ADC_Start+0x5e>
 8002d32:	4b41      	ldr	r3, [pc, #260]	; (8002e38 <HAL_ADC_Start+0x158>)
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d115      	bne.n	8002d6a <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d42:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d026      	beq.n	8002da6 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d5c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002d60:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002d68:	e01d      	b.n	8002da6 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d6e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4a2f      	ldr	r2, [pc, #188]	; (8002e38 <HAL_ADC_Start+0x158>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d004      	beq.n	8002d8a <HAL_ADC_Start+0xaa>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a2b      	ldr	r2, [pc, #172]	; (8002e34 <HAL_ADC_Start+0x154>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d10d      	bne.n	8002da6 <HAL_ADC_Start+0xc6>
 8002d8a:	4b2b      	ldr	r3, [pc, #172]	; (8002e38 <HAL_ADC_Start+0x158>)
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d007      	beq.n	8002da6 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d9a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002d9e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002daa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d006      	beq.n	8002dc0 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002db6:	f023 0206 	bic.w	r2, r3, #6
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	62da      	str	r2, [r3, #44]	; 0x2c
 8002dbe:	e002      	b.n	8002dc6 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f06f 0202 	mvn.w	r2, #2
 8002dd6:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002de2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002de6:	d113      	bne.n	8002e10 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002dec:	4a11      	ldr	r2, [pc, #68]	; (8002e34 <HAL_ADC_Start+0x154>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d105      	bne.n	8002dfe <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002df2:	4b11      	ldr	r3, [pc, #68]	; (8002e38 <HAL_ADC_Start+0x158>)
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d108      	bne.n	8002e10 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	689a      	ldr	r2, [r3, #8]
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002e0c:	609a      	str	r2, [r3, #8]
 8002e0e:	e00c      	b.n	8002e2a <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	689a      	ldr	r2, [r3, #8]
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002e1e:	609a      	str	r2, [r3, #8]
 8002e20:	e003      	b.n	8002e2a <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2200      	movs	r2, #0
 8002e26:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002e2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	3710      	adds	r7, #16
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd80      	pop	{r7, pc}
 8002e34:	40012800 	.word	0x40012800
 8002e38:	40012400 	.word	0x40012400

08002e3c <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002e3c:	b590      	push	{r4, r7, lr}
 8002e3e:	b087      	sub	sp, #28
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
 8002e44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002e46:	2300      	movs	r3, #0
 8002e48:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002e52:	f7ff fe3f 	bl	8002ad4 <HAL_GetTick>
 8002e56:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	689b      	ldr	r3, [r3, #8]
 8002e5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d00b      	beq.n	8002e7e <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e6a:	f043 0220 	orr.w	r2, r3, #32
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2200      	movs	r2, #0
 8002e76:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	e0d3      	b.n	8003026 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d131      	bne.n	8002ef0 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e92:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d12a      	bne.n	8002ef0 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002e9a:	e021      	b.n	8002ee0 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002ea2:	d01d      	beq.n	8002ee0 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d007      	beq.n	8002eba <HAL_ADC_PollForConversion+0x7e>
 8002eaa:	f7ff fe13 	bl	8002ad4 <HAL_GetTick>
 8002eae:	4602      	mov	r2, r0
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	1ad3      	subs	r3, r2, r3
 8002eb4:	683a      	ldr	r2, [r7, #0]
 8002eb6:	429a      	cmp	r2, r3
 8002eb8:	d212      	bcs.n	8002ee0 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f003 0302 	and.w	r3, r3, #2
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d10b      	bne.n	8002ee0 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ecc:	f043 0204 	orr.w	r2, r3, #4
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8002edc:	2303      	movs	r3, #3
 8002ede:	e0a2      	b.n	8003026 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f003 0302 	and.w	r3, r3, #2
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d0d6      	beq.n	8002e9c <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002eee:	e070      	b.n	8002fd2 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002ef0:	4b4f      	ldr	r3, [pc, #316]	; (8003030 <HAL_ADC_PollForConversion+0x1f4>)
 8002ef2:	681c      	ldr	r4, [r3, #0]
 8002ef4:	2002      	movs	r0, #2
 8002ef6:	f001 f9dd 	bl	80042b4 <HAL_RCCEx_GetPeriphCLKFreq>
 8002efa:	4603      	mov	r3, r0
 8002efc:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	6919      	ldr	r1, [r3, #16]
 8002f06:	4b4b      	ldr	r3, [pc, #300]	; (8003034 <HAL_ADC_PollForConversion+0x1f8>)
 8002f08:	400b      	ands	r3, r1
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d118      	bne.n	8002f40 <HAL_ADC_PollForConversion+0x104>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	68d9      	ldr	r1, [r3, #12]
 8002f14:	4b48      	ldr	r3, [pc, #288]	; (8003038 <HAL_ADC_PollForConversion+0x1fc>)
 8002f16:	400b      	ands	r3, r1
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d111      	bne.n	8002f40 <HAL_ADC_PollForConversion+0x104>
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	6919      	ldr	r1, [r3, #16]
 8002f22:	4b46      	ldr	r3, [pc, #280]	; (800303c <HAL_ADC_PollForConversion+0x200>)
 8002f24:	400b      	ands	r3, r1
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d108      	bne.n	8002f3c <HAL_ADC_PollForConversion+0x100>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	68d9      	ldr	r1, [r3, #12]
 8002f30:	4b43      	ldr	r3, [pc, #268]	; (8003040 <HAL_ADC_PollForConversion+0x204>)
 8002f32:	400b      	ands	r3, r1
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d101      	bne.n	8002f3c <HAL_ADC_PollForConversion+0x100>
 8002f38:	2314      	movs	r3, #20
 8002f3a:	e020      	b.n	8002f7e <HAL_ADC_PollForConversion+0x142>
 8002f3c:	2329      	movs	r3, #41	; 0x29
 8002f3e:	e01e      	b.n	8002f7e <HAL_ADC_PollForConversion+0x142>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	6919      	ldr	r1, [r3, #16]
 8002f46:	4b3d      	ldr	r3, [pc, #244]	; (800303c <HAL_ADC_PollForConversion+0x200>)
 8002f48:	400b      	ands	r3, r1
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d106      	bne.n	8002f5c <HAL_ADC_PollForConversion+0x120>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	68d9      	ldr	r1, [r3, #12]
 8002f54:	4b3a      	ldr	r3, [pc, #232]	; (8003040 <HAL_ADC_PollForConversion+0x204>)
 8002f56:	400b      	ands	r3, r1
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d00d      	beq.n	8002f78 <HAL_ADC_PollForConversion+0x13c>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	6919      	ldr	r1, [r3, #16]
 8002f62:	4b38      	ldr	r3, [pc, #224]	; (8003044 <HAL_ADC_PollForConversion+0x208>)
 8002f64:	400b      	ands	r3, r1
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d108      	bne.n	8002f7c <HAL_ADC_PollForConversion+0x140>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	68d9      	ldr	r1, [r3, #12]
 8002f70:	4b34      	ldr	r3, [pc, #208]	; (8003044 <HAL_ADC_PollForConversion+0x208>)
 8002f72:	400b      	ands	r3, r1
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d101      	bne.n	8002f7c <HAL_ADC_PollForConversion+0x140>
 8002f78:	2354      	movs	r3, #84	; 0x54
 8002f7a:	e000      	b.n	8002f7e <HAL_ADC_PollForConversion+0x142>
 8002f7c:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8002f7e:	fb02 f303 	mul.w	r3, r2, r3
 8002f82:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002f84:	e021      	b.n	8002fca <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002f8c:	d01a      	beq.n	8002fc4 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d007      	beq.n	8002fa4 <HAL_ADC_PollForConversion+0x168>
 8002f94:	f7ff fd9e 	bl	8002ad4 <HAL_GetTick>
 8002f98:	4602      	mov	r2, r0
 8002f9a:	697b      	ldr	r3, [r7, #20]
 8002f9c:	1ad3      	subs	r3, r2, r3
 8002f9e:	683a      	ldr	r2, [r7, #0]
 8002fa0:	429a      	cmp	r2, r3
 8002fa2:	d20f      	bcs.n	8002fc4 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	693a      	ldr	r2, [r7, #16]
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	d90b      	bls.n	8002fc4 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fb0:	f043 0204 	orr.w	r2, r3, #4
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2200      	movs	r2, #0
 8002fbc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8002fc0:	2303      	movs	r3, #3
 8002fc2:	e030      	b.n	8003026 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	3301      	adds	r3, #1
 8002fc8:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	693a      	ldr	r2, [r7, #16]
 8002fce:	429a      	cmp	r2, r3
 8002fd0:	d8d9      	bhi.n	8002f86 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f06f 0212 	mvn.w	r2, #18
 8002fda:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fe0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	689b      	ldr	r3, [r3, #8]
 8002fee:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002ff2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002ff6:	d115      	bne.n	8003024 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d111      	bne.n	8003024 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003004:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003010:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003014:	2b00      	cmp	r3, #0
 8003016:	d105      	bne.n	8003024 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800301c:	f043 0201 	orr.w	r2, r3, #1
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003024:	2300      	movs	r3, #0
}
 8003026:	4618      	mov	r0, r3
 8003028:	371c      	adds	r7, #28
 800302a:	46bd      	mov	sp, r7
 800302c:	bd90      	pop	{r4, r7, pc}
 800302e:	bf00      	nop
 8003030:	20000100 	.word	0x20000100
 8003034:	24924924 	.word	0x24924924
 8003038:	00924924 	.word	0x00924924
 800303c:	12492492 	.word	0x12492492
 8003040:	00492492 	.word	0x00492492
 8003044:	00249249 	.word	0x00249249

08003048 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8003048:	b480      	push	{r7}
 800304a:	b083      	sub	sp, #12
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003056:	4618      	mov	r0, r3
 8003058:	370c      	adds	r7, #12
 800305a:	46bd      	mov	sp, r7
 800305c:	bc80      	pop	{r7}
 800305e:	4770      	bx	lr

08003060 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003060:	b480      	push	{r7}
 8003062:	b085      	sub	sp, #20
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
 8003068:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800306a:	2300      	movs	r3, #0
 800306c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800306e:	2300      	movs	r3, #0
 8003070:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003078:	2b01      	cmp	r3, #1
 800307a:	d101      	bne.n	8003080 <HAL_ADC_ConfigChannel+0x20>
 800307c:	2302      	movs	r3, #2
 800307e:	e0dc      	b.n	800323a <HAL_ADC_ConfigChannel+0x1da>
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2201      	movs	r2, #1
 8003084:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	2b06      	cmp	r3, #6
 800308e:	d81c      	bhi.n	80030ca <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	685a      	ldr	r2, [r3, #4]
 800309a:	4613      	mov	r3, r2
 800309c:	009b      	lsls	r3, r3, #2
 800309e:	4413      	add	r3, r2
 80030a0:	3b05      	subs	r3, #5
 80030a2:	221f      	movs	r2, #31
 80030a4:	fa02 f303 	lsl.w	r3, r2, r3
 80030a8:	43db      	mvns	r3, r3
 80030aa:	4019      	ands	r1, r3
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	6818      	ldr	r0, [r3, #0]
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	685a      	ldr	r2, [r3, #4]
 80030b4:	4613      	mov	r3, r2
 80030b6:	009b      	lsls	r3, r3, #2
 80030b8:	4413      	add	r3, r2
 80030ba:	3b05      	subs	r3, #5
 80030bc:	fa00 f203 	lsl.w	r2, r0, r3
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	430a      	orrs	r2, r1
 80030c6:	635a      	str	r2, [r3, #52]	; 0x34
 80030c8:	e03c      	b.n	8003144 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	2b0c      	cmp	r3, #12
 80030d0:	d81c      	bhi.n	800310c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	685a      	ldr	r2, [r3, #4]
 80030dc:	4613      	mov	r3, r2
 80030de:	009b      	lsls	r3, r3, #2
 80030e0:	4413      	add	r3, r2
 80030e2:	3b23      	subs	r3, #35	; 0x23
 80030e4:	221f      	movs	r2, #31
 80030e6:	fa02 f303 	lsl.w	r3, r2, r3
 80030ea:	43db      	mvns	r3, r3
 80030ec:	4019      	ands	r1, r3
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	6818      	ldr	r0, [r3, #0]
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	685a      	ldr	r2, [r3, #4]
 80030f6:	4613      	mov	r3, r2
 80030f8:	009b      	lsls	r3, r3, #2
 80030fa:	4413      	add	r3, r2
 80030fc:	3b23      	subs	r3, #35	; 0x23
 80030fe:	fa00 f203 	lsl.w	r2, r0, r3
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	430a      	orrs	r2, r1
 8003108:	631a      	str	r2, [r3, #48]	; 0x30
 800310a:	e01b      	b.n	8003144 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	685a      	ldr	r2, [r3, #4]
 8003116:	4613      	mov	r3, r2
 8003118:	009b      	lsls	r3, r3, #2
 800311a:	4413      	add	r3, r2
 800311c:	3b41      	subs	r3, #65	; 0x41
 800311e:	221f      	movs	r2, #31
 8003120:	fa02 f303 	lsl.w	r3, r2, r3
 8003124:	43db      	mvns	r3, r3
 8003126:	4019      	ands	r1, r3
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	6818      	ldr	r0, [r3, #0]
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	685a      	ldr	r2, [r3, #4]
 8003130:	4613      	mov	r3, r2
 8003132:	009b      	lsls	r3, r3, #2
 8003134:	4413      	add	r3, r2
 8003136:	3b41      	subs	r3, #65	; 0x41
 8003138:	fa00 f203 	lsl.w	r2, r0, r3
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	430a      	orrs	r2, r1
 8003142:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	2b09      	cmp	r3, #9
 800314a:	d91c      	bls.n	8003186 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	68d9      	ldr	r1, [r3, #12]
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	681a      	ldr	r2, [r3, #0]
 8003156:	4613      	mov	r3, r2
 8003158:	005b      	lsls	r3, r3, #1
 800315a:	4413      	add	r3, r2
 800315c:	3b1e      	subs	r3, #30
 800315e:	2207      	movs	r2, #7
 8003160:	fa02 f303 	lsl.w	r3, r2, r3
 8003164:	43db      	mvns	r3, r3
 8003166:	4019      	ands	r1, r3
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	6898      	ldr	r0, [r3, #8]
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	681a      	ldr	r2, [r3, #0]
 8003170:	4613      	mov	r3, r2
 8003172:	005b      	lsls	r3, r3, #1
 8003174:	4413      	add	r3, r2
 8003176:	3b1e      	subs	r3, #30
 8003178:	fa00 f203 	lsl.w	r2, r0, r3
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	430a      	orrs	r2, r1
 8003182:	60da      	str	r2, [r3, #12]
 8003184:	e019      	b.n	80031ba <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	6919      	ldr	r1, [r3, #16]
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	681a      	ldr	r2, [r3, #0]
 8003190:	4613      	mov	r3, r2
 8003192:	005b      	lsls	r3, r3, #1
 8003194:	4413      	add	r3, r2
 8003196:	2207      	movs	r2, #7
 8003198:	fa02 f303 	lsl.w	r3, r2, r3
 800319c:	43db      	mvns	r3, r3
 800319e:	4019      	ands	r1, r3
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	6898      	ldr	r0, [r3, #8]
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	4613      	mov	r3, r2
 80031aa:	005b      	lsls	r3, r3, #1
 80031ac:	4413      	add	r3, r2
 80031ae:	fa00 f203 	lsl.w	r2, r0, r3
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	430a      	orrs	r2, r1
 80031b8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	2b10      	cmp	r3, #16
 80031c0:	d003      	beq.n	80031ca <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80031c6:	2b11      	cmp	r3, #17
 80031c8:	d132      	bne.n	8003230 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4a1d      	ldr	r2, [pc, #116]	; (8003244 <HAL_ADC_ConfigChannel+0x1e4>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d125      	bne.n	8003220 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	689b      	ldr	r3, [r3, #8]
 80031da:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d126      	bne.n	8003230 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	689a      	ldr	r2, [r3, #8]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80031f0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	2b10      	cmp	r3, #16
 80031f8:	d11a      	bne.n	8003230 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80031fa:	4b13      	ldr	r3, [pc, #76]	; (8003248 <HAL_ADC_ConfigChannel+0x1e8>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4a13      	ldr	r2, [pc, #76]	; (800324c <HAL_ADC_ConfigChannel+0x1ec>)
 8003200:	fba2 2303 	umull	r2, r3, r2, r3
 8003204:	0c9a      	lsrs	r2, r3, #18
 8003206:	4613      	mov	r3, r2
 8003208:	009b      	lsls	r3, r3, #2
 800320a:	4413      	add	r3, r2
 800320c:	005b      	lsls	r3, r3, #1
 800320e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003210:	e002      	b.n	8003218 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003212:	68bb      	ldr	r3, [r7, #8]
 8003214:	3b01      	subs	r3, #1
 8003216:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003218:	68bb      	ldr	r3, [r7, #8]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d1f9      	bne.n	8003212 <HAL_ADC_ConfigChannel+0x1b2>
 800321e:	e007      	b.n	8003230 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003224:	f043 0220 	orr.w	r2, r3, #32
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 800322c:	2301      	movs	r3, #1
 800322e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2200      	movs	r2, #0
 8003234:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003238:	7bfb      	ldrb	r3, [r7, #15]
}
 800323a:	4618      	mov	r0, r3
 800323c:	3714      	adds	r7, #20
 800323e:	46bd      	mov	sp, r7
 8003240:	bc80      	pop	{r7}
 8003242:	4770      	bx	lr
 8003244:	40012400 	.word	0x40012400
 8003248:	20000100 	.word	0x20000100
 800324c:	431bde83 	.word	0x431bde83

08003250 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b084      	sub	sp, #16
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003258:	2300      	movs	r3, #0
 800325a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800325c:	2300      	movs	r3, #0
 800325e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	689b      	ldr	r3, [r3, #8]
 8003266:	f003 0301 	and.w	r3, r3, #1
 800326a:	2b01      	cmp	r3, #1
 800326c:	d040      	beq.n	80032f0 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	689a      	ldr	r2, [r3, #8]
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f042 0201 	orr.w	r2, r2, #1
 800327c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800327e:	4b1f      	ldr	r3, [pc, #124]	; (80032fc <ADC_Enable+0xac>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a1f      	ldr	r2, [pc, #124]	; (8003300 <ADC_Enable+0xb0>)
 8003284:	fba2 2303 	umull	r2, r3, r2, r3
 8003288:	0c9b      	lsrs	r3, r3, #18
 800328a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800328c:	e002      	b.n	8003294 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800328e:	68bb      	ldr	r3, [r7, #8]
 8003290:	3b01      	subs	r3, #1
 8003292:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003294:	68bb      	ldr	r3, [r7, #8]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d1f9      	bne.n	800328e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800329a:	f7ff fc1b 	bl	8002ad4 <HAL_GetTick>
 800329e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80032a0:	e01f      	b.n	80032e2 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80032a2:	f7ff fc17 	bl	8002ad4 <HAL_GetTick>
 80032a6:	4602      	mov	r2, r0
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	1ad3      	subs	r3, r2, r3
 80032ac:	2b02      	cmp	r3, #2
 80032ae:	d918      	bls.n	80032e2 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	689b      	ldr	r3, [r3, #8]
 80032b6:	f003 0301 	and.w	r3, r3, #1
 80032ba:	2b01      	cmp	r3, #1
 80032bc:	d011      	beq.n	80032e2 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032c2:	f043 0210 	orr.w	r2, r3, #16
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032ce:	f043 0201 	orr.w	r2, r3, #1
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2200      	movs	r2, #0
 80032da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80032de:	2301      	movs	r3, #1
 80032e0:	e007      	b.n	80032f2 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	689b      	ldr	r3, [r3, #8]
 80032e8:	f003 0301 	and.w	r3, r3, #1
 80032ec:	2b01      	cmp	r3, #1
 80032ee:	d1d8      	bne.n	80032a2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80032f0:	2300      	movs	r3, #0
}
 80032f2:	4618      	mov	r0, r3
 80032f4:	3710      	adds	r7, #16
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd80      	pop	{r7, pc}
 80032fa:	bf00      	nop
 80032fc:	20000100 	.word	0x20000100
 8003300:	431bde83 	.word	0x431bde83

08003304 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b084      	sub	sp, #16
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800330c:	2300      	movs	r3, #0
 800330e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	f003 0301 	and.w	r3, r3, #1
 800331a:	2b01      	cmp	r3, #1
 800331c:	d12e      	bne.n	800337c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	689a      	ldr	r2, [r3, #8]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f022 0201 	bic.w	r2, r2, #1
 800332c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800332e:	f7ff fbd1 	bl	8002ad4 <HAL_GetTick>
 8003332:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003334:	e01b      	b.n	800336e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003336:	f7ff fbcd 	bl	8002ad4 <HAL_GetTick>
 800333a:	4602      	mov	r2, r0
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	1ad3      	subs	r3, r2, r3
 8003340:	2b02      	cmp	r3, #2
 8003342:	d914      	bls.n	800336e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	689b      	ldr	r3, [r3, #8]
 800334a:	f003 0301 	and.w	r3, r3, #1
 800334e:	2b01      	cmp	r3, #1
 8003350:	d10d      	bne.n	800336e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003356:	f043 0210 	orr.w	r2, r3, #16
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003362:	f043 0201 	orr.w	r2, r3, #1
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	e007      	b.n	800337e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	689b      	ldr	r3, [r3, #8]
 8003374:	f003 0301 	and.w	r3, r3, #1
 8003378:	2b01      	cmp	r3, #1
 800337a:	d0dc      	beq.n	8003336 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800337c:	2300      	movs	r3, #0
}
 800337e:	4618      	mov	r0, r3
 8003380:	3710      	adds	r7, #16
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}
	...

08003388 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003388:	b480      	push	{r7}
 800338a:	b085      	sub	sp, #20
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	f003 0307 	and.w	r3, r3, #7
 8003396:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003398:	4b0c      	ldr	r3, [pc, #48]	; (80033cc <__NVIC_SetPriorityGrouping+0x44>)
 800339a:	68db      	ldr	r3, [r3, #12]
 800339c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800339e:	68ba      	ldr	r2, [r7, #8]
 80033a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80033a4:	4013      	ands	r3, r2
 80033a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033ac:	68bb      	ldr	r3, [r7, #8]
 80033ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80033b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80033b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80033b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033ba:	4a04      	ldr	r2, [pc, #16]	; (80033cc <__NVIC_SetPriorityGrouping+0x44>)
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	60d3      	str	r3, [r2, #12]
}
 80033c0:	bf00      	nop
 80033c2:	3714      	adds	r7, #20
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bc80      	pop	{r7}
 80033c8:	4770      	bx	lr
 80033ca:	bf00      	nop
 80033cc:	e000ed00 	.word	0xe000ed00

080033d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80033d0:	b480      	push	{r7}
 80033d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033d4:	4b04      	ldr	r3, [pc, #16]	; (80033e8 <__NVIC_GetPriorityGrouping+0x18>)
 80033d6:	68db      	ldr	r3, [r3, #12]
 80033d8:	0a1b      	lsrs	r3, r3, #8
 80033da:	f003 0307 	and.w	r3, r3, #7
}
 80033de:	4618      	mov	r0, r3
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bc80      	pop	{r7}
 80033e4:	4770      	bx	lr
 80033e6:	bf00      	nop
 80033e8:	e000ed00 	.word	0xe000ed00

080033ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033ec:	b480      	push	{r7}
 80033ee:	b083      	sub	sp, #12
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	4603      	mov	r3, r0
 80033f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	db0b      	blt.n	8003416 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033fe:	79fb      	ldrb	r3, [r7, #7]
 8003400:	f003 021f 	and.w	r2, r3, #31
 8003404:	4906      	ldr	r1, [pc, #24]	; (8003420 <__NVIC_EnableIRQ+0x34>)
 8003406:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800340a:	095b      	lsrs	r3, r3, #5
 800340c:	2001      	movs	r0, #1
 800340e:	fa00 f202 	lsl.w	r2, r0, r2
 8003412:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003416:	bf00      	nop
 8003418:	370c      	adds	r7, #12
 800341a:	46bd      	mov	sp, r7
 800341c:	bc80      	pop	{r7}
 800341e:	4770      	bx	lr
 8003420:	e000e100 	.word	0xe000e100

08003424 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003424:	b480      	push	{r7}
 8003426:	b083      	sub	sp, #12
 8003428:	af00      	add	r7, sp, #0
 800342a:	4603      	mov	r3, r0
 800342c:	6039      	str	r1, [r7, #0]
 800342e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003430:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003434:	2b00      	cmp	r3, #0
 8003436:	db0a      	blt.n	800344e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	b2da      	uxtb	r2, r3
 800343c:	490c      	ldr	r1, [pc, #48]	; (8003470 <__NVIC_SetPriority+0x4c>)
 800343e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003442:	0112      	lsls	r2, r2, #4
 8003444:	b2d2      	uxtb	r2, r2
 8003446:	440b      	add	r3, r1
 8003448:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800344c:	e00a      	b.n	8003464 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	b2da      	uxtb	r2, r3
 8003452:	4908      	ldr	r1, [pc, #32]	; (8003474 <__NVIC_SetPriority+0x50>)
 8003454:	79fb      	ldrb	r3, [r7, #7]
 8003456:	f003 030f 	and.w	r3, r3, #15
 800345a:	3b04      	subs	r3, #4
 800345c:	0112      	lsls	r2, r2, #4
 800345e:	b2d2      	uxtb	r2, r2
 8003460:	440b      	add	r3, r1
 8003462:	761a      	strb	r2, [r3, #24]
}
 8003464:	bf00      	nop
 8003466:	370c      	adds	r7, #12
 8003468:	46bd      	mov	sp, r7
 800346a:	bc80      	pop	{r7}
 800346c:	4770      	bx	lr
 800346e:	bf00      	nop
 8003470:	e000e100 	.word	0xe000e100
 8003474:	e000ed00 	.word	0xe000ed00

08003478 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003478:	b480      	push	{r7}
 800347a:	b089      	sub	sp, #36	; 0x24
 800347c:	af00      	add	r7, sp, #0
 800347e:	60f8      	str	r0, [r7, #12]
 8003480:	60b9      	str	r1, [r7, #8]
 8003482:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	f003 0307 	and.w	r3, r3, #7
 800348a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800348c:	69fb      	ldr	r3, [r7, #28]
 800348e:	f1c3 0307 	rsb	r3, r3, #7
 8003492:	2b04      	cmp	r3, #4
 8003494:	bf28      	it	cs
 8003496:	2304      	movcs	r3, #4
 8003498:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800349a:	69fb      	ldr	r3, [r7, #28]
 800349c:	3304      	adds	r3, #4
 800349e:	2b06      	cmp	r3, #6
 80034a0:	d902      	bls.n	80034a8 <NVIC_EncodePriority+0x30>
 80034a2:	69fb      	ldr	r3, [r7, #28]
 80034a4:	3b03      	subs	r3, #3
 80034a6:	e000      	b.n	80034aa <NVIC_EncodePriority+0x32>
 80034a8:	2300      	movs	r3, #0
 80034aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034ac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80034b0:	69bb      	ldr	r3, [r7, #24]
 80034b2:	fa02 f303 	lsl.w	r3, r2, r3
 80034b6:	43da      	mvns	r2, r3
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	401a      	ands	r2, r3
 80034bc:	697b      	ldr	r3, [r7, #20]
 80034be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034c0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80034c4:	697b      	ldr	r3, [r7, #20]
 80034c6:	fa01 f303 	lsl.w	r3, r1, r3
 80034ca:	43d9      	mvns	r1, r3
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034d0:	4313      	orrs	r3, r2
         );
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	3724      	adds	r7, #36	; 0x24
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bc80      	pop	{r7}
 80034da:	4770      	bx	lr

080034dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b082      	sub	sp, #8
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	3b01      	subs	r3, #1
 80034e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80034ec:	d301      	bcc.n	80034f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80034ee:	2301      	movs	r3, #1
 80034f0:	e00f      	b.n	8003512 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80034f2:	4a0a      	ldr	r2, [pc, #40]	; (800351c <SysTick_Config+0x40>)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	3b01      	subs	r3, #1
 80034f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80034fa:	210f      	movs	r1, #15
 80034fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003500:	f7ff ff90 	bl	8003424 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003504:	4b05      	ldr	r3, [pc, #20]	; (800351c <SysTick_Config+0x40>)
 8003506:	2200      	movs	r2, #0
 8003508:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800350a:	4b04      	ldr	r3, [pc, #16]	; (800351c <SysTick_Config+0x40>)
 800350c:	2207      	movs	r2, #7
 800350e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003510:	2300      	movs	r3, #0
}
 8003512:	4618      	mov	r0, r3
 8003514:	3708      	adds	r7, #8
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}
 800351a:	bf00      	nop
 800351c:	e000e010 	.word	0xe000e010

08003520 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b082      	sub	sp, #8
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003528:	6878      	ldr	r0, [r7, #4]
 800352a:	f7ff ff2d 	bl	8003388 <__NVIC_SetPriorityGrouping>
}
 800352e:	bf00      	nop
 8003530:	3708      	adds	r7, #8
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}

08003536 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003536:	b580      	push	{r7, lr}
 8003538:	b086      	sub	sp, #24
 800353a:	af00      	add	r7, sp, #0
 800353c:	4603      	mov	r3, r0
 800353e:	60b9      	str	r1, [r7, #8]
 8003540:	607a      	str	r2, [r7, #4]
 8003542:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003544:	2300      	movs	r3, #0
 8003546:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003548:	f7ff ff42 	bl	80033d0 <__NVIC_GetPriorityGrouping>
 800354c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800354e:	687a      	ldr	r2, [r7, #4]
 8003550:	68b9      	ldr	r1, [r7, #8]
 8003552:	6978      	ldr	r0, [r7, #20]
 8003554:	f7ff ff90 	bl	8003478 <NVIC_EncodePriority>
 8003558:	4602      	mov	r2, r0
 800355a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800355e:	4611      	mov	r1, r2
 8003560:	4618      	mov	r0, r3
 8003562:	f7ff ff5f 	bl	8003424 <__NVIC_SetPriority>
}
 8003566:	bf00      	nop
 8003568:	3718      	adds	r7, #24
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}

0800356e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800356e:	b580      	push	{r7, lr}
 8003570:	b082      	sub	sp, #8
 8003572:	af00      	add	r7, sp, #0
 8003574:	4603      	mov	r3, r0
 8003576:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003578:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800357c:	4618      	mov	r0, r3
 800357e:	f7ff ff35 	bl	80033ec <__NVIC_EnableIRQ>
}
 8003582:	bf00      	nop
 8003584:	3708      	adds	r7, #8
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}

0800358a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800358a:	b580      	push	{r7, lr}
 800358c:	b082      	sub	sp, #8
 800358e:	af00      	add	r7, sp, #0
 8003590:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	f7ff ffa2 	bl	80034dc <SysTick_Config>
 8003598:	4603      	mov	r3, r0
}
 800359a:	4618      	mov	r0, r3
 800359c:	3708      	adds	r7, #8
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}
	...

080035a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80035a4:	b480      	push	{r7}
 80035a6:	b08b      	sub	sp, #44	; 0x2c
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
 80035ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80035ae:	2300      	movs	r3, #0
 80035b0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80035b2:	2300      	movs	r3, #0
 80035b4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80035b6:	e169      	b.n	800388c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80035b8:	2201      	movs	r2, #1
 80035ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035bc:	fa02 f303 	lsl.w	r3, r2, r3
 80035c0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	69fa      	ldr	r2, [r7, #28]
 80035c8:	4013      	ands	r3, r2
 80035ca:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80035cc:	69ba      	ldr	r2, [r7, #24]
 80035ce:	69fb      	ldr	r3, [r7, #28]
 80035d0:	429a      	cmp	r2, r3
 80035d2:	f040 8158 	bne.w	8003886 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	4a9a      	ldr	r2, [pc, #616]	; (8003844 <HAL_GPIO_Init+0x2a0>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	d05e      	beq.n	800369e <HAL_GPIO_Init+0xfa>
 80035e0:	4a98      	ldr	r2, [pc, #608]	; (8003844 <HAL_GPIO_Init+0x2a0>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d875      	bhi.n	80036d2 <HAL_GPIO_Init+0x12e>
 80035e6:	4a98      	ldr	r2, [pc, #608]	; (8003848 <HAL_GPIO_Init+0x2a4>)
 80035e8:	4293      	cmp	r3, r2
 80035ea:	d058      	beq.n	800369e <HAL_GPIO_Init+0xfa>
 80035ec:	4a96      	ldr	r2, [pc, #600]	; (8003848 <HAL_GPIO_Init+0x2a4>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d86f      	bhi.n	80036d2 <HAL_GPIO_Init+0x12e>
 80035f2:	4a96      	ldr	r2, [pc, #600]	; (800384c <HAL_GPIO_Init+0x2a8>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d052      	beq.n	800369e <HAL_GPIO_Init+0xfa>
 80035f8:	4a94      	ldr	r2, [pc, #592]	; (800384c <HAL_GPIO_Init+0x2a8>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d869      	bhi.n	80036d2 <HAL_GPIO_Init+0x12e>
 80035fe:	4a94      	ldr	r2, [pc, #592]	; (8003850 <HAL_GPIO_Init+0x2ac>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d04c      	beq.n	800369e <HAL_GPIO_Init+0xfa>
 8003604:	4a92      	ldr	r2, [pc, #584]	; (8003850 <HAL_GPIO_Init+0x2ac>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d863      	bhi.n	80036d2 <HAL_GPIO_Init+0x12e>
 800360a:	4a92      	ldr	r2, [pc, #584]	; (8003854 <HAL_GPIO_Init+0x2b0>)
 800360c:	4293      	cmp	r3, r2
 800360e:	d046      	beq.n	800369e <HAL_GPIO_Init+0xfa>
 8003610:	4a90      	ldr	r2, [pc, #576]	; (8003854 <HAL_GPIO_Init+0x2b0>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d85d      	bhi.n	80036d2 <HAL_GPIO_Init+0x12e>
 8003616:	2b12      	cmp	r3, #18
 8003618:	d82a      	bhi.n	8003670 <HAL_GPIO_Init+0xcc>
 800361a:	2b12      	cmp	r3, #18
 800361c:	d859      	bhi.n	80036d2 <HAL_GPIO_Init+0x12e>
 800361e:	a201      	add	r2, pc, #4	; (adr r2, 8003624 <HAL_GPIO_Init+0x80>)
 8003620:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003624:	0800369f 	.word	0x0800369f
 8003628:	08003679 	.word	0x08003679
 800362c:	0800368b 	.word	0x0800368b
 8003630:	080036cd 	.word	0x080036cd
 8003634:	080036d3 	.word	0x080036d3
 8003638:	080036d3 	.word	0x080036d3
 800363c:	080036d3 	.word	0x080036d3
 8003640:	080036d3 	.word	0x080036d3
 8003644:	080036d3 	.word	0x080036d3
 8003648:	080036d3 	.word	0x080036d3
 800364c:	080036d3 	.word	0x080036d3
 8003650:	080036d3 	.word	0x080036d3
 8003654:	080036d3 	.word	0x080036d3
 8003658:	080036d3 	.word	0x080036d3
 800365c:	080036d3 	.word	0x080036d3
 8003660:	080036d3 	.word	0x080036d3
 8003664:	080036d3 	.word	0x080036d3
 8003668:	08003681 	.word	0x08003681
 800366c:	08003695 	.word	0x08003695
 8003670:	4a79      	ldr	r2, [pc, #484]	; (8003858 <HAL_GPIO_Init+0x2b4>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d013      	beq.n	800369e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003676:	e02c      	b.n	80036d2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	68db      	ldr	r3, [r3, #12]
 800367c:	623b      	str	r3, [r7, #32]
          break;
 800367e:	e029      	b.n	80036d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	68db      	ldr	r3, [r3, #12]
 8003684:	3304      	adds	r3, #4
 8003686:	623b      	str	r3, [r7, #32]
          break;
 8003688:	e024      	b.n	80036d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	68db      	ldr	r3, [r3, #12]
 800368e:	3308      	adds	r3, #8
 8003690:	623b      	str	r3, [r7, #32]
          break;
 8003692:	e01f      	b.n	80036d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	68db      	ldr	r3, [r3, #12]
 8003698:	330c      	adds	r3, #12
 800369a:	623b      	str	r3, [r7, #32]
          break;
 800369c:	e01a      	b.n	80036d4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	689b      	ldr	r3, [r3, #8]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d102      	bne.n	80036ac <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80036a6:	2304      	movs	r3, #4
 80036a8:	623b      	str	r3, [r7, #32]
          break;
 80036aa:	e013      	b.n	80036d4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	689b      	ldr	r3, [r3, #8]
 80036b0:	2b01      	cmp	r3, #1
 80036b2:	d105      	bne.n	80036c0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80036b4:	2308      	movs	r3, #8
 80036b6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	69fa      	ldr	r2, [r7, #28]
 80036bc:	611a      	str	r2, [r3, #16]
          break;
 80036be:	e009      	b.n	80036d4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80036c0:	2308      	movs	r3, #8
 80036c2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	69fa      	ldr	r2, [r7, #28]
 80036c8:	615a      	str	r2, [r3, #20]
          break;
 80036ca:	e003      	b.n	80036d4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80036cc:	2300      	movs	r3, #0
 80036ce:	623b      	str	r3, [r7, #32]
          break;
 80036d0:	e000      	b.n	80036d4 <HAL_GPIO_Init+0x130>
          break;
 80036d2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80036d4:	69bb      	ldr	r3, [r7, #24]
 80036d6:	2bff      	cmp	r3, #255	; 0xff
 80036d8:	d801      	bhi.n	80036de <HAL_GPIO_Init+0x13a>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	e001      	b.n	80036e2 <HAL_GPIO_Init+0x13e>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	3304      	adds	r3, #4
 80036e2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80036e4:	69bb      	ldr	r3, [r7, #24]
 80036e6:	2bff      	cmp	r3, #255	; 0xff
 80036e8:	d802      	bhi.n	80036f0 <HAL_GPIO_Init+0x14c>
 80036ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ec:	009b      	lsls	r3, r3, #2
 80036ee:	e002      	b.n	80036f6 <HAL_GPIO_Init+0x152>
 80036f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036f2:	3b08      	subs	r3, #8
 80036f4:	009b      	lsls	r3, r3, #2
 80036f6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80036f8:	697b      	ldr	r3, [r7, #20]
 80036fa:	681a      	ldr	r2, [r3, #0]
 80036fc:	210f      	movs	r1, #15
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	fa01 f303 	lsl.w	r3, r1, r3
 8003704:	43db      	mvns	r3, r3
 8003706:	401a      	ands	r2, r3
 8003708:	6a39      	ldr	r1, [r7, #32]
 800370a:	693b      	ldr	r3, [r7, #16]
 800370c:	fa01 f303 	lsl.w	r3, r1, r3
 8003710:	431a      	orrs	r2, r3
 8003712:	697b      	ldr	r3, [r7, #20]
 8003714:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800371e:	2b00      	cmp	r3, #0
 8003720:	f000 80b1 	beq.w	8003886 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003724:	4b4d      	ldr	r3, [pc, #308]	; (800385c <HAL_GPIO_Init+0x2b8>)
 8003726:	699b      	ldr	r3, [r3, #24]
 8003728:	4a4c      	ldr	r2, [pc, #304]	; (800385c <HAL_GPIO_Init+0x2b8>)
 800372a:	f043 0301 	orr.w	r3, r3, #1
 800372e:	6193      	str	r3, [r2, #24]
 8003730:	4b4a      	ldr	r3, [pc, #296]	; (800385c <HAL_GPIO_Init+0x2b8>)
 8003732:	699b      	ldr	r3, [r3, #24]
 8003734:	f003 0301 	and.w	r3, r3, #1
 8003738:	60bb      	str	r3, [r7, #8]
 800373a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800373c:	4a48      	ldr	r2, [pc, #288]	; (8003860 <HAL_GPIO_Init+0x2bc>)
 800373e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003740:	089b      	lsrs	r3, r3, #2
 8003742:	3302      	adds	r3, #2
 8003744:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003748:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800374a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800374c:	f003 0303 	and.w	r3, r3, #3
 8003750:	009b      	lsls	r3, r3, #2
 8003752:	220f      	movs	r2, #15
 8003754:	fa02 f303 	lsl.w	r3, r2, r3
 8003758:	43db      	mvns	r3, r3
 800375a:	68fa      	ldr	r2, [r7, #12]
 800375c:	4013      	ands	r3, r2
 800375e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	4a40      	ldr	r2, [pc, #256]	; (8003864 <HAL_GPIO_Init+0x2c0>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d013      	beq.n	8003790 <HAL_GPIO_Init+0x1ec>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	4a3f      	ldr	r2, [pc, #252]	; (8003868 <HAL_GPIO_Init+0x2c4>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d00d      	beq.n	800378c <HAL_GPIO_Init+0x1e8>
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	4a3e      	ldr	r2, [pc, #248]	; (800386c <HAL_GPIO_Init+0x2c8>)
 8003774:	4293      	cmp	r3, r2
 8003776:	d007      	beq.n	8003788 <HAL_GPIO_Init+0x1e4>
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	4a3d      	ldr	r2, [pc, #244]	; (8003870 <HAL_GPIO_Init+0x2cc>)
 800377c:	4293      	cmp	r3, r2
 800377e:	d101      	bne.n	8003784 <HAL_GPIO_Init+0x1e0>
 8003780:	2303      	movs	r3, #3
 8003782:	e006      	b.n	8003792 <HAL_GPIO_Init+0x1ee>
 8003784:	2304      	movs	r3, #4
 8003786:	e004      	b.n	8003792 <HAL_GPIO_Init+0x1ee>
 8003788:	2302      	movs	r3, #2
 800378a:	e002      	b.n	8003792 <HAL_GPIO_Init+0x1ee>
 800378c:	2301      	movs	r3, #1
 800378e:	e000      	b.n	8003792 <HAL_GPIO_Init+0x1ee>
 8003790:	2300      	movs	r3, #0
 8003792:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003794:	f002 0203 	and.w	r2, r2, #3
 8003798:	0092      	lsls	r2, r2, #2
 800379a:	4093      	lsls	r3, r2
 800379c:	68fa      	ldr	r2, [r7, #12]
 800379e:	4313      	orrs	r3, r2
 80037a0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80037a2:	492f      	ldr	r1, [pc, #188]	; (8003860 <HAL_GPIO_Init+0x2bc>)
 80037a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037a6:	089b      	lsrs	r3, r3, #2
 80037a8:	3302      	adds	r3, #2
 80037aa:	68fa      	ldr	r2, [r7, #12]
 80037ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d006      	beq.n	80037ca <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80037bc:	4b2d      	ldr	r3, [pc, #180]	; (8003874 <HAL_GPIO_Init+0x2d0>)
 80037be:	681a      	ldr	r2, [r3, #0]
 80037c0:	492c      	ldr	r1, [pc, #176]	; (8003874 <HAL_GPIO_Init+0x2d0>)
 80037c2:	69bb      	ldr	r3, [r7, #24]
 80037c4:	4313      	orrs	r3, r2
 80037c6:	600b      	str	r3, [r1, #0]
 80037c8:	e006      	b.n	80037d8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80037ca:	4b2a      	ldr	r3, [pc, #168]	; (8003874 <HAL_GPIO_Init+0x2d0>)
 80037cc:	681a      	ldr	r2, [r3, #0]
 80037ce:	69bb      	ldr	r3, [r7, #24]
 80037d0:	43db      	mvns	r3, r3
 80037d2:	4928      	ldr	r1, [pc, #160]	; (8003874 <HAL_GPIO_Init+0x2d0>)
 80037d4:	4013      	ands	r3, r2
 80037d6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d006      	beq.n	80037f2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80037e4:	4b23      	ldr	r3, [pc, #140]	; (8003874 <HAL_GPIO_Init+0x2d0>)
 80037e6:	685a      	ldr	r2, [r3, #4]
 80037e8:	4922      	ldr	r1, [pc, #136]	; (8003874 <HAL_GPIO_Init+0x2d0>)
 80037ea:	69bb      	ldr	r3, [r7, #24]
 80037ec:	4313      	orrs	r3, r2
 80037ee:	604b      	str	r3, [r1, #4]
 80037f0:	e006      	b.n	8003800 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80037f2:	4b20      	ldr	r3, [pc, #128]	; (8003874 <HAL_GPIO_Init+0x2d0>)
 80037f4:	685a      	ldr	r2, [r3, #4]
 80037f6:	69bb      	ldr	r3, [r7, #24]
 80037f8:	43db      	mvns	r3, r3
 80037fa:	491e      	ldr	r1, [pc, #120]	; (8003874 <HAL_GPIO_Init+0x2d0>)
 80037fc:	4013      	ands	r3, r2
 80037fe:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003808:	2b00      	cmp	r3, #0
 800380a:	d006      	beq.n	800381a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800380c:	4b19      	ldr	r3, [pc, #100]	; (8003874 <HAL_GPIO_Init+0x2d0>)
 800380e:	689a      	ldr	r2, [r3, #8]
 8003810:	4918      	ldr	r1, [pc, #96]	; (8003874 <HAL_GPIO_Init+0x2d0>)
 8003812:	69bb      	ldr	r3, [r7, #24]
 8003814:	4313      	orrs	r3, r2
 8003816:	608b      	str	r3, [r1, #8]
 8003818:	e006      	b.n	8003828 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800381a:	4b16      	ldr	r3, [pc, #88]	; (8003874 <HAL_GPIO_Init+0x2d0>)
 800381c:	689a      	ldr	r2, [r3, #8]
 800381e:	69bb      	ldr	r3, [r7, #24]
 8003820:	43db      	mvns	r3, r3
 8003822:	4914      	ldr	r1, [pc, #80]	; (8003874 <HAL_GPIO_Init+0x2d0>)
 8003824:	4013      	ands	r3, r2
 8003826:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003830:	2b00      	cmp	r3, #0
 8003832:	d021      	beq.n	8003878 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003834:	4b0f      	ldr	r3, [pc, #60]	; (8003874 <HAL_GPIO_Init+0x2d0>)
 8003836:	68da      	ldr	r2, [r3, #12]
 8003838:	490e      	ldr	r1, [pc, #56]	; (8003874 <HAL_GPIO_Init+0x2d0>)
 800383a:	69bb      	ldr	r3, [r7, #24]
 800383c:	4313      	orrs	r3, r2
 800383e:	60cb      	str	r3, [r1, #12]
 8003840:	e021      	b.n	8003886 <HAL_GPIO_Init+0x2e2>
 8003842:	bf00      	nop
 8003844:	10320000 	.word	0x10320000
 8003848:	10310000 	.word	0x10310000
 800384c:	10220000 	.word	0x10220000
 8003850:	10210000 	.word	0x10210000
 8003854:	10120000 	.word	0x10120000
 8003858:	10110000 	.word	0x10110000
 800385c:	40021000 	.word	0x40021000
 8003860:	40010000 	.word	0x40010000
 8003864:	40010800 	.word	0x40010800
 8003868:	40010c00 	.word	0x40010c00
 800386c:	40011000 	.word	0x40011000
 8003870:	40011400 	.word	0x40011400
 8003874:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003878:	4b0b      	ldr	r3, [pc, #44]	; (80038a8 <HAL_GPIO_Init+0x304>)
 800387a:	68da      	ldr	r2, [r3, #12]
 800387c:	69bb      	ldr	r3, [r7, #24]
 800387e:	43db      	mvns	r3, r3
 8003880:	4909      	ldr	r1, [pc, #36]	; (80038a8 <HAL_GPIO_Init+0x304>)
 8003882:	4013      	ands	r3, r2
 8003884:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003888:	3301      	adds	r3, #1
 800388a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003892:	fa22 f303 	lsr.w	r3, r2, r3
 8003896:	2b00      	cmp	r3, #0
 8003898:	f47f ae8e 	bne.w	80035b8 <HAL_GPIO_Init+0x14>
  }
}
 800389c:	bf00      	nop
 800389e:	bf00      	nop
 80038a0:	372c      	adds	r7, #44	; 0x2c
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bc80      	pop	{r7}
 80038a6:	4770      	bx	lr
 80038a8:	40010400 	.word	0x40010400

080038ac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80038ac:	b480      	push	{r7}
 80038ae:	b085      	sub	sp, #20
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
 80038b4:	460b      	mov	r3, r1
 80038b6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	689a      	ldr	r2, [r3, #8]
 80038bc:	887b      	ldrh	r3, [r7, #2]
 80038be:	4013      	ands	r3, r2
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d002      	beq.n	80038ca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80038c4:	2301      	movs	r3, #1
 80038c6:	73fb      	strb	r3, [r7, #15]
 80038c8:	e001      	b.n	80038ce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80038ca:	2300      	movs	r3, #0
 80038cc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80038ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80038d0:	4618      	mov	r0, r3
 80038d2:	3714      	adds	r7, #20
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bc80      	pop	{r7}
 80038d8:	4770      	bx	lr

080038da <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80038da:	b480      	push	{r7}
 80038dc:	b083      	sub	sp, #12
 80038de:	af00      	add	r7, sp, #0
 80038e0:	6078      	str	r0, [r7, #4]
 80038e2:	460b      	mov	r3, r1
 80038e4:	807b      	strh	r3, [r7, #2]
 80038e6:	4613      	mov	r3, r2
 80038e8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80038ea:	787b      	ldrb	r3, [r7, #1]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d003      	beq.n	80038f8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80038f0:	887a      	ldrh	r2, [r7, #2]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80038f6:	e003      	b.n	8003900 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80038f8:	887b      	ldrh	r3, [r7, #2]
 80038fa:	041a      	lsls	r2, r3, #16
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	611a      	str	r2, [r3, #16]
}
 8003900:	bf00      	nop
 8003902:	370c      	adds	r7, #12
 8003904:	46bd      	mov	sp, r7
 8003906:	bc80      	pop	{r7}
 8003908:	4770      	bx	lr

0800390a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800390a:	b480      	push	{r7}
 800390c:	b085      	sub	sp, #20
 800390e:	af00      	add	r7, sp, #0
 8003910:	6078      	str	r0, [r7, #4]
 8003912:	460b      	mov	r3, r1
 8003914:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	68db      	ldr	r3, [r3, #12]
 800391a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800391c:	887a      	ldrh	r2, [r7, #2]
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	4013      	ands	r3, r2
 8003922:	041a      	lsls	r2, r3, #16
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	43d9      	mvns	r1, r3
 8003928:	887b      	ldrh	r3, [r7, #2]
 800392a:	400b      	ands	r3, r1
 800392c:	431a      	orrs	r2, r3
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	611a      	str	r2, [r3, #16]
}
 8003932:	bf00      	nop
 8003934:	3714      	adds	r7, #20
 8003936:	46bd      	mov	sp, r7
 8003938:	bc80      	pop	{r7}
 800393a:	4770      	bx	lr

0800393c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b086      	sub	sp, #24
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d101      	bne.n	800394e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	e26c      	b.n	8003e28 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f003 0301 	and.w	r3, r3, #1
 8003956:	2b00      	cmp	r3, #0
 8003958:	f000 8087 	beq.w	8003a6a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800395c:	4b92      	ldr	r3, [pc, #584]	; (8003ba8 <HAL_RCC_OscConfig+0x26c>)
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	f003 030c 	and.w	r3, r3, #12
 8003964:	2b04      	cmp	r3, #4
 8003966:	d00c      	beq.n	8003982 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003968:	4b8f      	ldr	r3, [pc, #572]	; (8003ba8 <HAL_RCC_OscConfig+0x26c>)
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	f003 030c 	and.w	r3, r3, #12
 8003970:	2b08      	cmp	r3, #8
 8003972:	d112      	bne.n	800399a <HAL_RCC_OscConfig+0x5e>
 8003974:	4b8c      	ldr	r3, [pc, #560]	; (8003ba8 <HAL_RCC_OscConfig+0x26c>)
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800397c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003980:	d10b      	bne.n	800399a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003982:	4b89      	ldr	r3, [pc, #548]	; (8003ba8 <HAL_RCC_OscConfig+0x26c>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800398a:	2b00      	cmp	r3, #0
 800398c:	d06c      	beq.n	8003a68 <HAL_RCC_OscConfig+0x12c>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	685b      	ldr	r3, [r3, #4]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d168      	bne.n	8003a68 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e246      	b.n	8003e28 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039a2:	d106      	bne.n	80039b2 <HAL_RCC_OscConfig+0x76>
 80039a4:	4b80      	ldr	r3, [pc, #512]	; (8003ba8 <HAL_RCC_OscConfig+0x26c>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4a7f      	ldr	r2, [pc, #508]	; (8003ba8 <HAL_RCC_OscConfig+0x26c>)
 80039aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039ae:	6013      	str	r3, [r2, #0]
 80039b0:	e02e      	b.n	8003a10 <HAL_RCC_OscConfig+0xd4>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d10c      	bne.n	80039d4 <HAL_RCC_OscConfig+0x98>
 80039ba:	4b7b      	ldr	r3, [pc, #492]	; (8003ba8 <HAL_RCC_OscConfig+0x26c>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a7a      	ldr	r2, [pc, #488]	; (8003ba8 <HAL_RCC_OscConfig+0x26c>)
 80039c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039c4:	6013      	str	r3, [r2, #0]
 80039c6:	4b78      	ldr	r3, [pc, #480]	; (8003ba8 <HAL_RCC_OscConfig+0x26c>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a77      	ldr	r2, [pc, #476]	; (8003ba8 <HAL_RCC_OscConfig+0x26c>)
 80039cc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80039d0:	6013      	str	r3, [r2, #0]
 80039d2:	e01d      	b.n	8003a10 <HAL_RCC_OscConfig+0xd4>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80039dc:	d10c      	bne.n	80039f8 <HAL_RCC_OscConfig+0xbc>
 80039de:	4b72      	ldr	r3, [pc, #456]	; (8003ba8 <HAL_RCC_OscConfig+0x26c>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4a71      	ldr	r2, [pc, #452]	; (8003ba8 <HAL_RCC_OscConfig+0x26c>)
 80039e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80039e8:	6013      	str	r3, [r2, #0]
 80039ea:	4b6f      	ldr	r3, [pc, #444]	; (8003ba8 <HAL_RCC_OscConfig+0x26c>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4a6e      	ldr	r2, [pc, #440]	; (8003ba8 <HAL_RCC_OscConfig+0x26c>)
 80039f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039f4:	6013      	str	r3, [r2, #0]
 80039f6:	e00b      	b.n	8003a10 <HAL_RCC_OscConfig+0xd4>
 80039f8:	4b6b      	ldr	r3, [pc, #428]	; (8003ba8 <HAL_RCC_OscConfig+0x26c>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	4a6a      	ldr	r2, [pc, #424]	; (8003ba8 <HAL_RCC_OscConfig+0x26c>)
 80039fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a02:	6013      	str	r3, [r2, #0]
 8003a04:	4b68      	ldr	r3, [pc, #416]	; (8003ba8 <HAL_RCC_OscConfig+0x26c>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	4a67      	ldr	r2, [pc, #412]	; (8003ba8 <HAL_RCC_OscConfig+0x26c>)
 8003a0a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a0e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d013      	beq.n	8003a40 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a18:	f7ff f85c 	bl	8002ad4 <HAL_GetTick>
 8003a1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a1e:	e008      	b.n	8003a32 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a20:	f7ff f858 	bl	8002ad4 <HAL_GetTick>
 8003a24:	4602      	mov	r2, r0
 8003a26:	693b      	ldr	r3, [r7, #16]
 8003a28:	1ad3      	subs	r3, r2, r3
 8003a2a:	2b64      	cmp	r3, #100	; 0x64
 8003a2c:	d901      	bls.n	8003a32 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003a2e:	2303      	movs	r3, #3
 8003a30:	e1fa      	b.n	8003e28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a32:	4b5d      	ldr	r3, [pc, #372]	; (8003ba8 <HAL_RCC_OscConfig+0x26c>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d0f0      	beq.n	8003a20 <HAL_RCC_OscConfig+0xe4>
 8003a3e:	e014      	b.n	8003a6a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a40:	f7ff f848 	bl	8002ad4 <HAL_GetTick>
 8003a44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a46:	e008      	b.n	8003a5a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a48:	f7ff f844 	bl	8002ad4 <HAL_GetTick>
 8003a4c:	4602      	mov	r2, r0
 8003a4e:	693b      	ldr	r3, [r7, #16]
 8003a50:	1ad3      	subs	r3, r2, r3
 8003a52:	2b64      	cmp	r3, #100	; 0x64
 8003a54:	d901      	bls.n	8003a5a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003a56:	2303      	movs	r3, #3
 8003a58:	e1e6      	b.n	8003e28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a5a:	4b53      	ldr	r3, [pc, #332]	; (8003ba8 <HAL_RCC_OscConfig+0x26c>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d1f0      	bne.n	8003a48 <HAL_RCC_OscConfig+0x10c>
 8003a66:	e000      	b.n	8003a6a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f003 0302 	and.w	r3, r3, #2
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d063      	beq.n	8003b3e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003a76:	4b4c      	ldr	r3, [pc, #304]	; (8003ba8 <HAL_RCC_OscConfig+0x26c>)
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	f003 030c 	and.w	r3, r3, #12
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d00b      	beq.n	8003a9a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003a82:	4b49      	ldr	r3, [pc, #292]	; (8003ba8 <HAL_RCC_OscConfig+0x26c>)
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	f003 030c 	and.w	r3, r3, #12
 8003a8a:	2b08      	cmp	r3, #8
 8003a8c:	d11c      	bne.n	8003ac8 <HAL_RCC_OscConfig+0x18c>
 8003a8e:	4b46      	ldr	r3, [pc, #280]	; (8003ba8 <HAL_RCC_OscConfig+0x26c>)
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d116      	bne.n	8003ac8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a9a:	4b43      	ldr	r3, [pc, #268]	; (8003ba8 <HAL_RCC_OscConfig+0x26c>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f003 0302 	and.w	r3, r3, #2
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d005      	beq.n	8003ab2 <HAL_RCC_OscConfig+0x176>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	691b      	ldr	r3, [r3, #16]
 8003aaa:	2b01      	cmp	r3, #1
 8003aac:	d001      	beq.n	8003ab2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	e1ba      	b.n	8003e28 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ab2:	4b3d      	ldr	r3, [pc, #244]	; (8003ba8 <HAL_RCC_OscConfig+0x26c>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	695b      	ldr	r3, [r3, #20]
 8003abe:	00db      	lsls	r3, r3, #3
 8003ac0:	4939      	ldr	r1, [pc, #228]	; (8003ba8 <HAL_RCC_OscConfig+0x26c>)
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ac6:	e03a      	b.n	8003b3e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	691b      	ldr	r3, [r3, #16]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d020      	beq.n	8003b12 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ad0:	4b36      	ldr	r3, [pc, #216]	; (8003bac <HAL_RCC_OscConfig+0x270>)
 8003ad2:	2201      	movs	r2, #1
 8003ad4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ad6:	f7fe fffd 	bl	8002ad4 <HAL_GetTick>
 8003ada:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003adc:	e008      	b.n	8003af0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ade:	f7fe fff9 	bl	8002ad4 <HAL_GetTick>
 8003ae2:	4602      	mov	r2, r0
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	1ad3      	subs	r3, r2, r3
 8003ae8:	2b02      	cmp	r3, #2
 8003aea:	d901      	bls.n	8003af0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003aec:	2303      	movs	r3, #3
 8003aee:	e19b      	b.n	8003e28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003af0:	4b2d      	ldr	r3, [pc, #180]	; (8003ba8 <HAL_RCC_OscConfig+0x26c>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f003 0302 	and.w	r3, r3, #2
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d0f0      	beq.n	8003ade <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003afc:	4b2a      	ldr	r3, [pc, #168]	; (8003ba8 <HAL_RCC_OscConfig+0x26c>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	695b      	ldr	r3, [r3, #20]
 8003b08:	00db      	lsls	r3, r3, #3
 8003b0a:	4927      	ldr	r1, [pc, #156]	; (8003ba8 <HAL_RCC_OscConfig+0x26c>)
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	600b      	str	r3, [r1, #0]
 8003b10:	e015      	b.n	8003b3e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b12:	4b26      	ldr	r3, [pc, #152]	; (8003bac <HAL_RCC_OscConfig+0x270>)
 8003b14:	2200      	movs	r2, #0
 8003b16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b18:	f7fe ffdc 	bl	8002ad4 <HAL_GetTick>
 8003b1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b1e:	e008      	b.n	8003b32 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b20:	f7fe ffd8 	bl	8002ad4 <HAL_GetTick>
 8003b24:	4602      	mov	r2, r0
 8003b26:	693b      	ldr	r3, [r7, #16]
 8003b28:	1ad3      	subs	r3, r2, r3
 8003b2a:	2b02      	cmp	r3, #2
 8003b2c:	d901      	bls.n	8003b32 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003b2e:	2303      	movs	r3, #3
 8003b30:	e17a      	b.n	8003e28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b32:	4b1d      	ldr	r3, [pc, #116]	; (8003ba8 <HAL_RCC_OscConfig+0x26c>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f003 0302 	and.w	r3, r3, #2
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d1f0      	bne.n	8003b20 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f003 0308 	and.w	r3, r3, #8
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d03a      	beq.n	8003bc0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	699b      	ldr	r3, [r3, #24]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d019      	beq.n	8003b86 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b52:	4b17      	ldr	r3, [pc, #92]	; (8003bb0 <HAL_RCC_OscConfig+0x274>)
 8003b54:	2201      	movs	r2, #1
 8003b56:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b58:	f7fe ffbc 	bl	8002ad4 <HAL_GetTick>
 8003b5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b5e:	e008      	b.n	8003b72 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b60:	f7fe ffb8 	bl	8002ad4 <HAL_GetTick>
 8003b64:	4602      	mov	r2, r0
 8003b66:	693b      	ldr	r3, [r7, #16]
 8003b68:	1ad3      	subs	r3, r2, r3
 8003b6a:	2b02      	cmp	r3, #2
 8003b6c:	d901      	bls.n	8003b72 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003b6e:	2303      	movs	r3, #3
 8003b70:	e15a      	b.n	8003e28 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b72:	4b0d      	ldr	r3, [pc, #52]	; (8003ba8 <HAL_RCC_OscConfig+0x26c>)
 8003b74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b76:	f003 0302 	and.w	r3, r3, #2
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d0f0      	beq.n	8003b60 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003b7e:	2001      	movs	r0, #1
 8003b80:	f000 fac4 	bl	800410c <RCC_Delay>
 8003b84:	e01c      	b.n	8003bc0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b86:	4b0a      	ldr	r3, [pc, #40]	; (8003bb0 <HAL_RCC_OscConfig+0x274>)
 8003b88:	2200      	movs	r2, #0
 8003b8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b8c:	f7fe ffa2 	bl	8002ad4 <HAL_GetTick>
 8003b90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b92:	e00f      	b.n	8003bb4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b94:	f7fe ff9e 	bl	8002ad4 <HAL_GetTick>
 8003b98:	4602      	mov	r2, r0
 8003b9a:	693b      	ldr	r3, [r7, #16]
 8003b9c:	1ad3      	subs	r3, r2, r3
 8003b9e:	2b02      	cmp	r3, #2
 8003ba0:	d908      	bls.n	8003bb4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003ba2:	2303      	movs	r3, #3
 8003ba4:	e140      	b.n	8003e28 <HAL_RCC_OscConfig+0x4ec>
 8003ba6:	bf00      	nop
 8003ba8:	40021000 	.word	0x40021000
 8003bac:	42420000 	.word	0x42420000
 8003bb0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bb4:	4b9e      	ldr	r3, [pc, #632]	; (8003e30 <HAL_RCC_OscConfig+0x4f4>)
 8003bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bb8:	f003 0302 	and.w	r3, r3, #2
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d1e9      	bne.n	8003b94 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f003 0304 	and.w	r3, r3, #4
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	f000 80a6 	beq.w	8003d1a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003bce:	2300      	movs	r3, #0
 8003bd0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bd2:	4b97      	ldr	r3, [pc, #604]	; (8003e30 <HAL_RCC_OscConfig+0x4f4>)
 8003bd4:	69db      	ldr	r3, [r3, #28]
 8003bd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d10d      	bne.n	8003bfa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bde:	4b94      	ldr	r3, [pc, #592]	; (8003e30 <HAL_RCC_OscConfig+0x4f4>)
 8003be0:	69db      	ldr	r3, [r3, #28]
 8003be2:	4a93      	ldr	r2, [pc, #588]	; (8003e30 <HAL_RCC_OscConfig+0x4f4>)
 8003be4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003be8:	61d3      	str	r3, [r2, #28]
 8003bea:	4b91      	ldr	r3, [pc, #580]	; (8003e30 <HAL_RCC_OscConfig+0x4f4>)
 8003bec:	69db      	ldr	r3, [r3, #28]
 8003bee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bf2:	60bb      	str	r3, [r7, #8]
 8003bf4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bfa:	4b8e      	ldr	r3, [pc, #568]	; (8003e34 <HAL_RCC_OscConfig+0x4f8>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d118      	bne.n	8003c38 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c06:	4b8b      	ldr	r3, [pc, #556]	; (8003e34 <HAL_RCC_OscConfig+0x4f8>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4a8a      	ldr	r2, [pc, #552]	; (8003e34 <HAL_RCC_OscConfig+0x4f8>)
 8003c0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c10:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c12:	f7fe ff5f 	bl	8002ad4 <HAL_GetTick>
 8003c16:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c18:	e008      	b.n	8003c2c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c1a:	f7fe ff5b 	bl	8002ad4 <HAL_GetTick>
 8003c1e:	4602      	mov	r2, r0
 8003c20:	693b      	ldr	r3, [r7, #16]
 8003c22:	1ad3      	subs	r3, r2, r3
 8003c24:	2b64      	cmp	r3, #100	; 0x64
 8003c26:	d901      	bls.n	8003c2c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003c28:	2303      	movs	r3, #3
 8003c2a:	e0fd      	b.n	8003e28 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c2c:	4b81      	ldr	r3, [pc, #516]	; (8003e34 <HAL_RCC_OscConfig+0x4f8>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d0f0      	beq.n	8003c1a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	68db      	ldr	r3, [r3, #12]
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	d106      	bne.n	8003c4e <HAL_RCC_OscConfig+0x312>
 8003c40:	4b7b      	ldr	r3, [pc, #492]	; (8003e30 <HAL_RCC_OscConfig+0x4f4>)
 8003c42:	6a1b      	ldr	r3, [r3, #32]
 8003c44:	4a7a      	ldr	r2, [pc, #488]	; (8003e30 <HAL_RCC_OscConfig+0x4f4>)
 8003c46:	f043 0301 	orr.w	r3, r3, #1
 8003c4a:	6213      	str	r3, [r2, #32]
 8003c4c:	e02d      	b.n	8003caa <HAL_RCC_OscConfig+0x36e>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	68db      	ldr	r3, [r3, #12]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d10c      	bne.n	8003c70 <HAL_RCC_OscConfig+0x334>
 8003c56:	4b76      	ldr	r3, [pc, #472]	; (8003e30 <HAL_RCC_OscConfig+0x4f4>)
 8003c58:	6a1b      	ldr	r3, [r3, #32]
 8003c5a:	4a75      	ldr	r2, [pc, #468]	; (8003e30 <HAL_RCC_OscConfig+0x4f4>)
 8003c5c:	f023 0301 	bic.w	r3, r3, #1
 8003c60:	6213      	str	r3, [r2, #32]
 8003c62:	4b73      	ldr	r3, [pc, #460]	; (8003e30 <HAL_RCC_OscConfig+0x4f4>)
 8003c64:	6a1b      	ldr	r3, [r3, #32]
 8003c66:	4a72      	ldr	r2, [pc, #456]	; (8003e30 <HAL_RCC_OscConfig+0x4f4>)
 8003c68:	f023 0304 	bic.w	r3, r3, #4
 8003c6c:	6213      	str	r3, [r2, #32]
 8003c6e:	e01c      	b.n	8003caa <HAL_RCC_OscConfig+0x36e>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	68db      	ldr	r3, [r3, #12]
 8003c74:	2b05      	cmp	r3, #5
 8003c76:	d10c      	bne.n	8003c92 <HAL_RCC_OscConfig+0x356>
 8003c78:	4b6d      	ldr	r3, [pc, #436]	; (8003e30 <HAL_RCC_OscConfig+0x4f4>)
 8003c7a:	6a1b      	ldr	r3, [r3, #32]
 8003c7c:	4a6c      	ldr	r2, [pc, #432]	; (8003e30 <HAL_RCC_OscConfig+0x4f4>)
 8003c7e:	f043 0304 	orr.w	r3, r3, #4
 8003c82:	6213      	str	r3, [r2, #32]
 8003c84:	4b6a      	ldr	r3, [pc, #424]	; (8003e30 <HAL_RCC_OscConfig+0x4f4>)
 8003c86:	6a1b      	ldr	r3, [r3, #32]
 8003c88:	4a69      	ldr	r2, [pc, #420]	; (8003e30 <HAL_RCC_OscConfig+0x4f4>)
 8003c8a:	f043 0301 	orr.w	r3, r3, #1
 8003c8e:	6213      	str	r3, [r2, #32]
 8003c90:	e00b      	b.n	8003caa <HAL_RCC_OscConfig+0x36e>
 8003c92:	4b67      	ldr	r3, [pc, #412]	; (8003e30 <HAL_RCC_OscConfig+0x4f4>)
 8003c94:	6a1b      	ldr	r3, [r3, #32]
 8003c96:	4a66      	ldr	r2, [pc, #408]	; (8003e30 <HAL_RCC_OscConfig+0x4f4>)
 8003c98:	f023 0301 	bic.w	r3, r3, #1
 8003c9c:	6213      	str	r3, [r2, #32]
 8003c9e:	4b64      	ldr	r3, [pc, #400]	; (8003e30 <HAL_RCC_OscConfig+0x4f4>)
 8003ca0:	6a1b      	ldr	r3, [r3, #32]
 8003ca2:	4a63      	ldr	r2, [pc, #396]	; (8003e30 <HAL_RCC_OscConfig+0x4f4>)
 8003ca4:	f023 0304 	bic.w	r3, r3, #4
 8003ca8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	68db      	ldr	r3, [r3, #12]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d015      	beq.n	8003cde <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cb2:	f7fe ff0f 	bl	8002ad4 <HAL_GetTick>
 8003cb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cb8:	e00a      	b.n	8003cd0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cba:	f7fe ff0b 	bl	8002ad4 <HAL_GetTick>
 8003cbe:	4602      	mov	r2, r0
 8003cc0:	693b      	ldr	r3, [r7, #16]
 8003cc2:	1ad3      	subs	r3, r2, r3
 8003cc4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cc8:	4293      	cmp	r3, r2
 8003cca:	d901      	bls.n	8003cd0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003ccc:	2303      	movs	r3, #3
 8003cce:	e0ab      	b.n	8003e28 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cd0:	4b57      	ldr	r3, [pc, #348]	; (8003e30 <HAL_RCC_OscConfig+0x4f4>)
 8003cd2:	6a1b      	ldr	r3, [r3, #32]
 8003cd4:	f003 0302 	and.w	r3, r3, #2
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d0ee      	beq.n	8003cba <HAL_RCC_OscConfig+0x37e>
 8003cdc:	e014      	b.n	8003d08 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cde:	f7fe fef9 	bl	8002ad4 <HAL_GetTick>
 8003ce2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ce4:	e00a      	b.n	8003cfc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ce6:	f7fe fef5 	bl	8002ad4 <HAL_GetTick>
 8003cea:	4602      	mov	r2, r0
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	1ad3      	subs	r3, r2, r3
 8003cf0:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d901      	bls.n	8003cfc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003cf8:	2303      	movs	r3, #3
 8003cfa:	e095      	b.n	8003e28 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cfc:	4b4c      	ldr	r3, [pc, #304]	; (8003e30 <HAL_RCC_OscConfig+0x4f4>)
 8003cfe:	6a1b      	ldr	r3, [r3, #32]
 8003d00:	f003 0302 	and.w	r3, r3, #2
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d1ee      	bne.n	8003ce6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003d08:	7dfb      	ldrb	r3, [r7, #23]
 8003d0a:	2b01      	cmp	r3, #1
 8003d0c:	d105      	bne.n	8003d1a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d0e:	4b48      	ldr	r3, [pc, #288]	; (8003e30 <HAL_RCC_OscConfig+0x4f4>)
 8003d10:	69db      	ldr	r3, [r3, #28]
 8003d12:	4a47      	ldr	r2, [pc, #284]	; (8003e30 <HAL_RCC_OscConfig+0x4f4>)
 8003d14:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d18:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	69db      	ldr	r3, [r3, #28]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	f000 8081 	beq.w	8003e26 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d24:	4b42      	ldr	r3, [pc, #264]	; (8003e30 <HAL_RCC_OscConfig+0x4f4>)
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	f003 030c 	and.w	r3, r3, #12
 8003d2c:	2b08      	cmp	r3, #8
 8003d2e:	d061      	beq.n	8003df4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	69db      	ldr	r3, [r3, #28]
 8003d34:	2b02      	cmp	r3, #2
 8003d36:	d146      	bne.n	8003dc6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d38:	4b3f      	ldr	r3, [pc, #252]	; (8003e38 <HAL_RCC_OscConfig+0x4fc>)
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d3e:	f7fe fec9 	bl	8002ad4 <HAL_GetTick>
 8003d42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d44:	e008      	b.n	8003d58 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d46:	f7fe fec5 	bl	8002ad4 <HAL_GetTick>
 8003d4a:	4602      	mov	r2, r0
 8003d4c:	693b      	ldr	r3, [r7, #16]
 8003d4e:	1ad3      	subs	r3, r2, r3
 8003d50:	2b02      	cmp	r3, #2
 8003d52:	d901      	bls.n	8003d58 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003d54:	2303      	movs	r3, #3
 8003d56:	e067      	b.n	8003e28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d58:	4b35      	ldr	r3, [pc, #212]	; (8003e30 <HAL_RCC_OscConfig+0x4f4>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d1f0      	bne.n	8003d46 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6a1b      	ldr	r3, [r3, #32]
 8003d68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d6c:	d108      	bne.n	8003d80 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003d6e:	4b30      	ldr	r3, [pc, #192]	; (8003e30 <HAL_RCC_OscConfig+0x4f4>)
 8003d70:	685b      	ldr	r3, [r3, #4]
 8003d72:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	689b      	ldr	r3, [r3, #8]
 8003d7a:	492d      	ldr	r1, [pc, #180]	; (8003e30 <HAL_RCC_OscConfig+0x4f4>)
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d80:	4b2b      	ldr	r3, [pc, #172]	; (8003e30 <HAL_RCC_OscConfig+0x4f4>)
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6a19      	ldr	r1, [r3, #32]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d90:	430b      	orrs	r3, r1
 8003d92:	4927      	ldr	r1, [pc, #156]	; (8003e30 <HAL_RCC_OscConfig+0x4f4>)
 8003d94:	4313      	orrs	r3, r2
 8003d96:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d98:	4b27      	ldr	r3, [pc, #156]	; (8003e38 <HAL_RCC_OscConfig+0x4fc>)
 8003d9a:	2201      	movs	r2, #1
 8003d9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d9e:	f7fe fe99 	bl	8002ad4 <HAL_GetTick>
 8003da2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003da4:	e008      	b.n	8003db8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003da6:	f7fe fe95 	bl	8002ad4 <HAL_GetTick>
 8003daa:	4602      	mov	r2, r0
 8003dac:	693b      	ldr	r3, [r7, #16]
 8003dae:	1ad3      	subs	r3, r2, r3
 8003db0:	2b02      	cmp	r3, #2
 8003db2:	d901      	bls.n	8003db8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003db4:	2303      	movs	r3, #3
 8003db6:	e037      	b.n	8003e28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003db8:	4b1d      	ldr	r3, [pc, #116]	; (8003e30 <HAL_RCC_OscConfig+0x4f4>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d0f0      	beq.n	8003da6 <HAL_RCC_OscConfig+0x46a>
 8003dc4:	e02f      	b.n	8003e26 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dc6:	4b1c      	ldr	r3, [pc, #112]	; (8003e38 <HAL_RCC_OscConfig+0x4fc>)
 8003dc8:	2200      	movs	r2, #0
 8003dca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dcc:	f7fe fe82 	bl	8002ad4 <HAL_GetTick>
 8003dd0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003dd2:	e008      	b.n	8003de6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dd4:	f7fe fe7e 	bl	8002ad4 <HAL_GetTick>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	1ad3      	subs	r3, r2, r3
 8003dde:	2b02      	cmp	r3, #2
 8003de0:	d901      	bls.n	8003de6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003de2:	2303      	movs	r3, #3
 8003de4:	e020      	b.n	8003e28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003de6:	4b12      	ldr	r3, [pc, #72]	; (8003e30 <HAL_RCC_OscConfig+0x4f4>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d1f0      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x498>
 8003df2:	e018      	b.n	8003e26 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	69db      	ldr	r3, [r3, #28]
 8003df8:	2b01      	cmp	r3, #1
 8003dfa:	d101      	bne.n	8003e00 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	e013      	b.n	8003e28 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003e00:	4b0b      	ldr	r3, [pc, #44]	; (8003e30 <HAL_RCC_OscConfig+0x4f4>)
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6a1b      	ldr	r3, [r3, #32]
 8003e10:	429a      	cmp	r2, r3
 8003e12:	d106      	bne.n	8003e22 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e1e:	429a      	cmp	r2, r3
 8003e20:	d001      	beq.n	8003e26 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	e000      	b.n	8003e28 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003e26:	2300      	movs	r3, #0
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	3718      	adds	r7, #24
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd80      	pop	{r7, pc}
 8003e30:	40021000 	.word	0x40021000
 8003e34:	40007000 	.word	0x40007000
 8003e38:	42420060 	.word	0x42420060

08003e3c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b084      	sub	sp, #16
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
 8003e44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d101      	bne.n	8003e50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	e0d0      	b.n	8003ff2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e50:	4b6a      	ldr	r3, [pc, #424]	; (8003ffc <HAL_RCC_ClockConfig+0x1c0>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f003 0307 	and.w	r3, r3, #7
 8003e58:	683a      	ldr	r2, [r7, #0]
 8003e5a:	429a      	cmp	r2, r3
 8003e5c:	d910      	bls.n	8003e80 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e5e:	4b67      	ldr	r3, [pc, #412]	; (8003ffc <HAL_RCC_ClockConfig+0x1c0>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f023 0207 	bic.w	r2, r3, #7
 8003e66:	4965      	ldr	r1, [pc, #404]	; (8003ffc <HAL_RCC_ClockConfig+0x1c0>)
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	4313      	orrs	r3, r2
 8003e6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e6e:	4b63      	ldr	r3, [pc, #396]	; (8003ffc <HAL_RCC_ClockConfig+0x1c0>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f003 0307 	and.w	r3, r3, #7
 8003e76:	683a      	ldr	r2, [r7, #0]
 8003e78:	429a      	cmp	r2, r3
 8003e7a:	d001      	beq.n	8003e80 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	e0b8      	b.n	8003ff2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f003 0302 	and.w	r3, r3, #2
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d020      	beq.n	8003ece <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f003 0304 	and.w	r3, r3, #4
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d005      	beq.n	8003ea4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e98:	4b59      	ldr	r3, [pc, #356]	; (8004000 <HAL_RCC_ClockConfig+0x1c4>)
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	4a58      	ldr	r2, [pc, #352]	; (8004000 <HAL_RCC_ClockConfig+0x1c4>)
 8003e9e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003ea2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f003 0308 	and.w	r3, r3, #8
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d005      	beq.n	8003ebc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003eb0:	4b53      	ldr	r3, [pc, #332]	; (8004000 <HAL_RCC_ClockConfig+0x1c4>)
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	4a52      	ldr	r2, [pc, #328]	; (8004000 <HAL_RCC_ClockConfig+0x1c4>)
 8003eb6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003eba:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ebc:	4b50      	ldr	r3, [pc, #320]	; (8004000 <HAL_RCC_ClockConfig+0x1c4>)
 8003ebe:	685b      	ldr	r3, [r3, #4]
 8003ec0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	689b      	ldr	r3, [r3, #8]
 8003ec8:	494d      	ldr	r1, [pc, #308]	; (8004000 <HAL_RCC_ClockConfig+0x1c4>)
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f003 0301 	and.w	r3, r3, #1
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d040      	beq.n	8003f5c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	2b01      	cmp	r3, #1
 8003ee0:	d107      	bne.n	8003ef2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ee2:	4b47      	ldr	r3, [pc, #284]	; (8004000 <HAL_RCC_ClockConfig+0x1c4>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d115      	bne.n	8003f1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003eee:	2301      	movs	r3, #1
 8003ef0:	e07f      	b.n	8003ff2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	2b02      	cmp	r3, #2
 8003ef8:	d107      	bne.n	8003f0a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003efa:	4b41      	ldr	r3, [pc, #260]	; (8004000 <HAL_RCC_ClockConfig+0x1c4>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d109      	bne.n	8003f1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f06:	2301      	movs	r3, #1
 8003f08:	e073      	b.n	8003ff2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f0a:	4b3d      	ldr	r3, [pc, #244]	; (8004000 <HAL_RCC_ClockConfig+0x1c4>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f003 0302 	and.w	r3, r3, #2
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d101      	bne.n	8003f1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f16:	2301      	movs	r3, #1
 8003f18:	e06b      	b.n	8003ff2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f1a:	4b39      	ldr	r3, [pc, #228]	; (8004000 <HAL_RCC_ClockConfig+0x1c4>)
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	f023 0203 	bic.w	r2, r3, #3
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	685b      	ldr	r3, [r3, #4]
 8003f26:	4936      	ldr	r1, [pc, #216]	; (8004000 <HAL_RCC_ClockConfig+0x1c4>)
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f2c:	f7fe fdd2 	bl	8002ad4 <HAL_GetTick>
 8003f30:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f32:	e00a      	b.n	8003f4a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f34:	f7fe fdce 	bl	8002ad4 <HAL_GetTick>
 8003f38:	4602      	mov	r2, r0
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	1ad3      	subs	r3, r2, r3
 8003f3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d901      	bls.n	8003f4a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f46:	2303      	movs	r3, #3
 8003f48:	e053      	b.n	8003ff2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f4a:	4b2d      	ldr	r3, [pc, #180]	; (8004000 <HAL_RCC_ClockConfig+0x1c4>)
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	f003 020c 	and.w	r2, r3, #12
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	009b      	lsls	r3, r3, #2
 8003f58:	429a      	cmp	r2, r3
 8003f5a:	d1eb      	bne.n	8003f34 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f5c:	4b27      	ldr	r3, [pc, #156]	; (8003ffc <HAL_RCC_ClockConfig+0x1c0>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f003 0307 	and.w	r3, r3, #7
 8003f64:	683a      	ldr	r2, [r7, #0]
 8003f66:	429a      	cmp	r2, r3
 8003f68:	d210      	bcs.n	8003f8c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f6a:	4b24      	ldr	r3, [pc, #144]	; (8003ffc <HAL_RCC_ClockConfig+0x1c0>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f023 0207 	bic.w	r2, r3, #7
 8003f72:	4922      	ldr	r1, [pc, #136]	; (8003ffc <HAL_RCC_ClockConfig+0x1c0>)
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	4313      	orrs	r3, r2
 8003f78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f7a:	4b20      	ldr	r3, [pc, #128]	; (8003ffc <HAL_RCC_ClockConfig+0x1c0>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f003 0307 	and.w	r3, r3, #7
 8003f82:	683a      	ldr	r2, [r7, #0]
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d001      	beq.n	8003f8c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003f88:	2301      	movs	r3, #1
 8003f8a:	e032      	b.n	8003ff2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f003 0304 	and.w	r3, r3, #4
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d008      	beq.n	8003faa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f98:	4b19      	ldr	r3, [pc, #100]	; (8004000 <HAL_RCC_ClockConfig+0x1c4>)
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	68db      	ldr	r3, [r3, #12]
 8003fa4:	4916      	ldr	r1, [pc, #88]	; (8004000 <HAL_RCC_ClockConfig+0x1c4>)
 8003fa6:	4313      	orrs	r3, r2
 8003fa8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f003 0308 	and.w	r3, r3, #8
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d009      	beq.n	8003fca <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003fb6:	4b12      	ldr	r3, [pc, #72]	; (8004000 <HAL_RCC_ClockConfig+0x1c4>)
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	691b      	ldr	r3, [r3, #16]
 8003fc2:	00db      	lsls	r3, r3, #3
 8003fc4:	490e      	ldr	r1, [pc, #56]	; (8004000 <HAL_RCC_ClockConfig+0x1c4>)
 8003fc6:	4313      	orrs	r3, r2
 8003fc8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003fca:	f000 f821 	bl	8004010 <HAL_RCC_GetSysClockFreq>
 8003fce:	4602      	mov	r2, r0
 8003fd0:	4b0b      	ldr	r3, [pc, #44]	; (8004000 <HAL_RCC_ClockConfig+0x1c4>)
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	091b      	lsrs	r3, r3, #4
 8003fd6:	f003 030f 	and.w	r3, r3, #15
 8003fda:	490a      	ldr	r1, [pc, #40]	; (8004004 <HAL_RCC_ClockConfig+0x1c8>)
 8003fdc:	5ccb      	ldrb	r3, [r1, r3]
 8003fde:	fa22 f303 	lsr.w	r3, r2, r3
 8003fe2:	4a09      	ldr	r2, [pc, #36]	; (8004008 <HAL_RCC_ClockConfig+0x1cc>)
 8003fe4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003fe6:	4b09      	ldr	r3, [pc, #36]	; (800400c <HAL_RCC_ClockConfig+0x1d0>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4618      	mov	r0, r3
 8003fec:	f7fe fd30 	bl	8002a50 <HAL_InitTick>

  return HAL_OK;
 8003ff0:	2300      	movs	r3, #0
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	3710      	adds	r7, #16
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}
 8003ffa:	bf00      	nop
 8003ffc:	40022000 	.word	0x40022000
 8004000:	40021000 	.word	0x40021000
 8004004:	08008230 	.word	0x08008230
 8004008:	20000100 	.word	0x20000100
 800400c:	20000104 	.word	0x20000104

08004010 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004010:	b490      	push	{r4, r7}
 8004012:	b08a      	sub	sp, #40	; 0x28
 8004014:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004016:	4b2a      	ldr	r3, [pc, #168]	; (80040c0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004018:	1d3c      	adds	r4, r7, #4
 800401a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800401c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004020:	f240 2301 	movw	r3, #513	; 0x201
 8004024:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004026:	2300      	movs	r3, #0
 8004028:	61fb      	str	r3, [r7, #28]
 800402a:	2300      	movs	r3, #0
 800402c:	61bb      	str	r3, [r7, #24]
 800402e:	2300      	movs	r3, #0
 8004030:	627b      	str	r3, [r7, #36]	; 0x24
 8004032:	2300      	movs	r3, #0
 8004034:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004036:	2300      	movs	r3, #0
 8004038:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800403a:	4b22      	ldr	r3, [pc, #136]	; (80040c4 <HAL_RCC_GetSysClockFreq+0xb4>)
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004040:	69fb      	ldr	r3, [r7, #28]
 8004042:	f003 030c 	and.w	r3, r3, #12
 8004046:	2b04      	cmp	r3, #4
 8004048:	d002      	beq.n	8004050 <HAL_RCC_GetSysClockFreq+0x40>
 800404a:	2b08      	cmp	r3, #8
 800404c:	d003      	beq.n	8004056 <HAL_RCC_GetSysClockFreq+0x46>
 800404e:	e02d      	b.n	80040ac <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004050:	4b1d      	ldr	r3, [pc, #116]	; (80040c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004052:	623b      	str	r3, [r7, #32]
      break;
 8004054:	e02d      	b.n	80040b2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004056:	69fb      	ldr	r3, [r7, #28]
 8004058:	0c9b      	lsrs	r3, r3, #18
 800405a:	f003 030f 	and.w	r3, r3, #15
 800405e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004062:	4413      	add	r3, r2
 8004064:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004068:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800406a:	69fb      	ldr	r3, [r7, #28]
 800406c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004070:	2b00      	cmp	r3, #0
 8004072:	d013      	beq.n	800409c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004074:	4b13      	ldr	r3, [pc, #76]	; (80040c4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	0c5b      	lsrs	r3, r3, #17
 800407a:	f003 0301 	and.w	r3, r3, #1
 800407e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004082:	4413      	add	r3, r2
 8004084:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004088:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800408a:	697b      	ldr	r3, [r7, #20]
 800408c:	4a0e      	ldr	r2, [pc, #56]	; (80040c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800408e:	fb02 f203 	mul.w	r2, r2, r3
 8004092:	69bb      	ldr	r3, [r7, #24]
 8004094:	fbb2 f3f3 	udiv	r3, r2, r3
 8004098:	627b      	str	r3, [r7, #36]	; 0x24
 800409a:	e004      	b.n	80040a6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800409c:	697b      	ldr	r3, [r7, #20]
 800409e:	4a0b      	ldr	r2, [pc, #44]	; (80040cc <HAL_RCC_GetSysClockFreq+0xbc>)
 80040a0:	fb02 f303 	mul.w	r3, r2, r3
 80040a4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80040a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040a8:	623b      	str	r3, [r7, #32]
      break;
 80040aa:	e002      	b.n	80040b2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80040ac:	4b06      	ldr	r3, [pc, #24]	; (80040c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80040ae:	623b      	str	r3, [r7, #32]
      break;
 80040b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80040b2:	6a3b      	ldr	r3, [r7, #32]
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	3728      	adds	r7, #40	; 0x28
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bc90      	pop	{r4, r7}
 80040bc:	4770      	bx	lr
 80040be:	bf00      	nop
 80040c0:	08008210 	.word	0x08008210
 80040c4:	40021000 	.word	0x40021000
 80040c8:	007a1200 	.word	0x007a1200
 80040cc:	003d0900 	.word	0x003d0900

080040d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80040d0:	b480      	push	{r7}
 80040d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80040d4:	4b02      	ldr	r3, [pc, #8]	; (80040e0 <HAL_RCC_GetHCLKFreq+0x10>)
 80040d6:	681b      	ldr	r3, [r3, #0]
}
 80040d8:	4618      	mov	r0, r3
 80040da:	46bd      	mov	sp, r7
 80040dc:	bc80      	pop	{r7}
 80040de:	4770      	bx	lr
 80040e0:	20000100 	.word	0x20000100

080040e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80040e8:	f7ff fff2 	bl	80040d0 <HAL_RCC_GetHCLKFreq>
 80040ec:	4602      	mov	r2, r0
 80040ee:	4b05      	ldr	r3, [pc, #20]	; (8004104 <HAL_RCC_GetPCLK2Freq+0x20>)
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	0adb      	lsrs	r3, r3, #11
 80040f4:	f003 0307 	and.w	r3, r3, #7
 80040f8:	4903      	ldr	r1, [pc, #12]	; (8004108 <HAL_RCC_GetPCLK2Freq+0x24>)
 80040fa:	5ccb      	ldrb	r3, [r1, r3]
 80040fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004100:	4618      	mov	r0, r3
 8004102:	bd80      	pop	{r7, pc}
 8004104:	40021000 	.word	0x40021000
 8004108:	08008240 	.word	0x08008240

0800410c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800410c:	b480      	push	{r7}
 800410e:	b085      	sub	sp, #20
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004114:	4b0a      	ldr	r3, [pc, #40]	; (8004140 <RCC_Delay+0x34>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	4a0a      	ldr	r2, [pc, #40]	; (8004144 <RCC_Delay+0x38>)
 800411a:	fba2 2303 	umull	r2, r3, r2, r3
 800411e:	0a5b      	lsrs	r3, r3, #9
 8004120:	687a      	ldr	r2, [r7, #4]
 8004122:	fb02 f303 	mul.w	r3, r2, r3
 8004126:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004128:	bf00      	nop
  }
  while (Delay --);
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	1e5a      	subs	r2, r3, #1
 800412e:	60fa      	str	r2, [r7, #12]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d1f9      	bne.n	8004128 <RCC_Delay+0x1c>
}
 8004134:	bf00      	nop
 8004136:	bf00      	nop
 8004138:	3714      	adds	r7, #20
 800413a:	46bd      	mov	sp, r7
 800413c:	bc80      	pop	{r7}
 800413e:	4770      	bx	lr
 8004140:	20000100 	.word	0x20000100
 8004144:	10624dd3 	.word	0x10624dd3

08004148 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b086      	sub	sp, #24
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004150:	2300      	movs	r3, #0
 8004152:	613b      	str	r3, [r7, #16]
 8004154:	2300      	movs	r3, #0
 8004156:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f003 0301 	and.w	r3, r3, #1
 8004160:	2b00      	cmp	r3, #0
 8004162:	d07d      	beq.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004164:	2300      	movs	r3, #0
 8004166:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004168:	4b4f      	ldr	r3, [pc, #316]	; (80042a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800416a:	69db      	ldr	r3, [r3, #28]
 800416c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004170:	2b00      	cmp	r3, #0
 8004172:	d10d      	bne.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004174:	4b4c      	ldr	r3, [pc, #304]	; (80042a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004176:	69db      	ldr	r3, [r3, #28]
 8004178:	4a4b      	ldr	r2, [pc, #300]	; (80042a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800417a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800417e:	61d3      	str	r3, [r2, #28]
 8004180:	4b49      	ldr	r3, [pc, #292]	; (80042a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004182:	69db      	ldr	r3, [r3, #28]
 8004184:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004188:	60bb      	str	r3, [r7, #8]
 800418a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800418c:	2301      	movs	r3, #1
 800418e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004190:	4b46      	ldr	r3, [pc, #280]	; (80042ac <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004198:	2b00      	cmp	r3, #0
 800419a:	d118      	bne.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800419c:	4b43      	ldr	r3, [pc, #268]	; (80042ac <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4a42      	ldr	r2, [pc, #264]	; (80042ac <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80041a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041a6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041a8:	f7fe fc94 	bl	8002ad4 <HAL_GetTick>
 80041ac:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041ae:	e008      	b.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041b0:	f7fe fc90 	bl	8002ad4 <HAL_GetTick>
 80041b4:	4602      	mov	r2, r0
 80041b6:	693b      	ldr	r3, [r7, #16]
 80041b8:	1ad3      	subs	r3, r2, r3
 80041ba:	2b64      	cmp	r3, #100	; 0x64
 80041bc:	d901      	bls.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80041be:	2303      	movs	r3, #3
 80041c0:	e06d      	b.n	800429e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041c2:	4b3a      	ldr	r3, [pc, #232]	; (80042ac <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d0f0      	beq.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80041ce:	4b36      	ldr	r3, [pc, #216]	; (80042a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041d0:	6a1b      	ldr	r3, [r3, #32]
 80041d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041d6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d02e      	beq.n	800423c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	685b      	ldr	r3, [r3, #4]
 80041e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041e6:	68fa      	ldr	r2, [r7, #12]
 80041e8:	429a      	cmp	r2, r3
 80041ea:	d027      	beq.n	800423c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80041ec:	4b2e      	ldr	r3, [pc, #184]	; (80042a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041ee:	6a1b      	ldr	r3, [r3, #32]
 80041f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041f4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80041f6:	4b2e      	ldr	r3, [pc, #184]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80041f8:	2201      	movs	r2, #1
 80041fa:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80041fc:	4b2c      	ldr	r3, [pc, #176]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80041fe:	2200      	movs	r2, #0
 8004200:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004202:	4a29      	ldr	r2, [pc, #164]	; (80042a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	f003 0301 	and.w	r3, r3, #1
 800420e:	2b00      	cmp	r3, #0
 8004210:	d014      	beq.n	800423c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004212:	f7fe fc5f 	bl	8002ad4 <HAL_GetTick>
 8004216:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004218:	e00a      	b.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800421a:	f7fe fc5b 	bl	8002ad4 <HAL_GetTick>
 800421e:	4602      	mov	r2, r0
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	1ad3      	subs	r3, r2, r3
 8004224:	f241 3288 	movw	r2, #5000	; 0x1388
 8004228:	4293      	cmp	r3, r2
 800422a:	d901      	bls.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800422c:	2303      	movs	r3, #3
 800422e:	e036      	b.n	800429e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004230:	4b1d      	ldr	r3, [pc, #116]	; (80042a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004232:	6a1b      	ldr	r3, [r3, #32]
 8004234:	f003 0302 	and.w	r3, r3, #2
 8004238:	2b00      	cmp	r3, #0
 800423a:	d0ee      	beq.n	800421a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800423c:	4b1a      	ldr	r3, [pc, #104]	; (80042a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800423e:	6a1b      	ldr	r3, [r3, #32]
 8004240:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	4917      	ldr	r1, [pc, #92]	; (80042a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800424a:	4313      	orrs	r3, r2
 800424c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800424e:	7dfb      	ldrb	r3, [r7, #23]
 8004250:	2b01      	cmp	r3, #1
 8004252:	d105      	bne.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004254:	4b14      	ldr	r3, [pc, #80]	; (80042a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004256:	69db      	ldr	r3, [r3, #28]
 8004258:	4a13      	ldr	r2, [pc, #76]	; (80042a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800425a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800425e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f003 0302 	and.w	r3, r3, #2
 8004268:	2b00      	cmp	r3, #0
 800426a:	d008      	beq.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800426c:	4b0e      	ldr	r3, [pc, #56]	; (80042a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	689b      	ldr	r3, [r3, #8]
 8004278:	490b      	ldr	r1, [pc, #44]	; (80042a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800427a:	4313      	orrs	r3, r2
 800427c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f003 0310 	and.w	r3, r3, #16
 8004286:	2b00      	cmp	r3, #0
 8004288:	d008      	beq.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800428a:	4b07      	ldr	r3, [pc, #28]	; (80042a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	68db      	ldr	r3, [r3, #12]
 8004296:	4904      	ldr	r1, [pc, #16]	; (80042a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004298:	4313      	orrs	r3, r2
 800429a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800429c:	2300      	movs	r3, #0
}
 800429e:	4618      	mov	r0, r3
 80042a0:	3718      	adds	r7, #24
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bd80      	pop	{r7, pc}
 80042a6:	bf00      	nop
 80042a8:	40021000 	.word	0x40021000
 80042ac:	40007000 	.word	0x40007000
 80042b0:	42420440 	.word	0x42420440

080042b4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80042b4:	b590      	push	{r4, r7, lr}
 80042b6:	b08d      	sub	sp, #52	; 0x34
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80042bc:	4b5a      	ldr	r3, [pc, #360]	; (8004428 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 80042be:	f107 040c 	add.w	r4, r7, #12
 80042c2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80042c4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80042c8:	f240 2301 	movw	r3, #513	; 0x201
 80042cc:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80042ce:	2300      	movs	r3, #0
 80042d0:	627b      	str	r3, [r7, #36]	; 0x24
 80042d2:	2300      	movs	r3, #0
 80042d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80042d6:	2300      	movs	r3, #0
 80042d8:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80042da:	2300      	movs	r3, #0
 80042dc:	61fb      	str	r3, [r7, #28]
 80042de:	2300      	movs	r3, #0
 80042e0:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2b10      	cmp	r3, #16
 80042e6:	d00a      	beq.n	80042fe <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2b10      	cmp	r3, #16
 80042ec:	f200 8091 	bhi.w	8004412 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2b01      	cmp	r3, #1
 80042f4:	d04c      	beq.n	8004390 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2b02      	cmp	r3, #2
 80042fa:	d07c      	beq.n	80043f6 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80042fc:	e089      	b.n	8004412 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
      temp_reg = RCC->CFGR;
 80042fe:	4b4b      	ldr	r3, [pc, #300]	; (800442c <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8004304:	4b49      	ldr	r3, [pc, #292]	; (800442c <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800430c:	2b00      	cmp	r3, #0
 800430e:	f000 8082 	beq.w	8004416 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004312:	69fb      	ldr	r3, [r7, #28]
 8004314:	0c9b      	lsrs	r3, r3, #18
 8004316:	f003 030f 	and.w	r3, r3, #15
 800431a:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800431e:	4413      	add	r3, r2
 8004320:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004324:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004326:	69fb      	ldr	r3, [r7, #28]
 8004328:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800432c:	2b00      	cmp	r3, #0
 800432e:	d018      	beq.n	8004362 <HAL_RCCEx_GetPeriphCLKFreq+0xae>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004330:	4b3e      	ldr	r3, [pc, #248]	; (800442c <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8004332:	685b      	ldr	r3, [r3, #4]
 8004334:	0c5b      	lsrs	r3, r3, #17
 8004336:	f003 0301 	and.w	r3, r3, #1
 800433a:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800433e:	4413      	add	r3, r2
 8004340:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004344:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004346:	69fb      	ldr	r3, [r7, #28]
 8004348:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800434c:	2b00      	cmp	r3, #0
 800434e:	d00d      	beq.n	800436c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004350:	4a37      	ldr	r2, [pc, #220]	; (8004430 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8004352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004354:	fbb2 f2f3 	udiv	r2, r2, r3
 8004358:	6a3b      	ldr	r3, [r7, #32]
 800435a:	fb02 f303 	mul.w	r3, r2, r3
 800435e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004360:	e004      	b.n	800436c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004362:	6a3b      	ldr	r3, [r7, #32]
 8004364:	4a33      	ldr	r2, [pc, #204]	; (8004434 <HAL_RCCEx_GetPeriphCLKFreq+0x180>)
 8004366:	fb02 f303 	mul.w	r3, r2, r3
 800436a:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800436c:	4b2f      	ldr	r3, [pc, #188]	; (800442c <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004374:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004378:	d102      	bne.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
          frequency = pllclk;
 800437a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800437c:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800437e:	e04a      	b.n	8004416 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
          frequency = (pllclk * 2) / 3;
 8004380:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004382:	005b      	lsls	r3, r3, #1
 8004384:	4a2c      	ldr	r2, [pc, #176]	; (8004438 <HAL_RCCEx_GetPeriphCLKFreq+0x184>)
 8004386:	fba2 2303 	umull	r2, r3, r2, r3
 800438a:	085b      	lsrs	r3, r3, #1
 800438c:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800438e:	e042      	b.n	8004416 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      temp_reg = RCC->BDCR;
 8004390:	4b26      	ldr	r3, [pc, #152]	; (800442c <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8004392:	6a1b      	ldr	r3, [r3, #32]
 8004394:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004396:	69fb      	ldr	r3, [r7, #28]
 8004398:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800439c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80043a0:	d108      	bne.n	80043b4 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80043a2:	69fb      	ldr	r3, [r7, #28]
 80043a4:	f003 0302 	and.w	r3, r3, #2
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d003      	beq.n	80043b4 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSE_VALUE;
 80043ac:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80043b0:	62bb      	str	r3, [r7, #40]	; 0x28
 80043b2:	e01f      	b.n	80043f4 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80043b4:	69fb      	ldr	r3, [r7, #28]
 80043b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80043be:	d109      	bne.n	80043d4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 80043c0:	4b1a      	ldr	r3, [pc, #104]	; (800442c <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80043c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043c4:	f003 0302 	and.w	r3, r3, #2
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d003      	beq.n	80043d4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
        frequency = LSI_VALUE;
 80043cc:	f649 4340 	movw	r3, #40000	; 0x9c40
 80043d0:	62bb      	str	r3, [r7, #40]	; 0x28
 80043d2:	e00f      	b.n	80043f4 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80043d4:	69fb      	ldr	r3, [r7, #28]
 80043d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043da:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80043de:	d11c      	bne.n	800441a <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 80043e0:	4b12      	ldr	r3, [pc, #72]	; (800442c <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d016      	beq.n	800441a <HAL_RCCEx_GetPeriphCLKFreq+0x166>
        frequency = HSE_VALUE / 128U;
 80043ec:	f24f 4324 	movw	r3, #62500	; 0xf424
 80043f0:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80043f2:	e012      	b.n	800441a <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 80043f4:	e011      	b.n	800441a <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80043f6:	f7ff fe75 	bl	80040e4 <HAL_RCC_GetPCLK2Freq>
 80043fa:	4602      	mov	r2, r0
 80043fc:	4b0b      	ldr	r3, [pc, #44]	; (800442c <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80043fe:	685b      	ldr	r3, [r3, #4]
 8004400:	0b9b      	lsrs	r3, r3, #14
 8004402:	f003 0303 	and.w	r3, r3, #3
 8004406:	3301      	adds	r3, #1
 8004408:	005b      	lsls	r3, r3, #1
 800440a:	fbb2 f3f3 	udiv	r3, r2, r3
 800440e:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8004410:	e004      	b.n	800441c <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8004412:	bf00      	nop
 8004414:	e002      	b.n	800441c <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8004416:	bf00      	nop
 8004418:	e000      	b.n	800441c <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 800441a:	bf00      	nop
    }
  }
  return (frequency);
 800441c:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 800441e:	4618      	mov	r0, r3
 8004420:	3734      	adds	r7, #52	; 0x34
 8004422:	46bd      	mov	sp, r7
 8004424:	bd90      	pop	{r4, r7, pc}
 8004426:	bf00      	nop
 8004428:	08008220 	.word	0x08008220
 800442c:	40021000 	.word	0x40021000
 8004430:	007a1200 	.word	0x007a1200
 8004434:	003d0900 	.word	0x003d0900
 8004438:	aaaaaaab 	.word	0xaaaaaaab

0800443c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b082      	sub	sp, #8
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d101      	bne.n	800444e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800444a:	2301      	movs	r3, #1
 800444c:	e041      	b.n	80044d2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004454:	b2db      	uxtb	r3, r3
 8004456:	2b00      	cmp	r3, #0
 8004458:	d106      	bne.n	8004468 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2200      	movs	r2, #0
 800445e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004462:	6878      	ldr	r0, [r7, #4]
 8004464:	f7fe f834 	bl	80024d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2202      	movs	r2, #2
 800446c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681a      	ldr	r2, [r3, #0]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	3304      	adds	r3, #4
 8004478:	4619      	mov	r1, r3
 800447a:	4610      	mov	r0, r2
 800447c:	f000 fbd0 	bl	8004c20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2201      	movs	r2, #1
 8004484:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2201      	movs	r2, #1
 800448c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2201      	movs	r2, #1
 8004494:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2201      	movs	r2, #1
 800449c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2201      	movs	r2, #1
 80044a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2201      	movs	r2, #1
 80044ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2201      	movs	r2, #1
 80044b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2201      	movs	r2, #1
 80044bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2201      	movs	r2, #1
 80044c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2201      	movs	r2, #1
 80044cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80044d0:	2300      	movs	r3, #0
}
 80044d2:	4618      	mov	r0, r3
 80044d4:	3708      	adds	r7, #8
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}
	...

080044dc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80044dc:	b480      	push	{r7}
 80044de:	b085      	sub	sp, #20
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044ea:	b2db      	uxtb	r3, r3
 80044ec:	2b01      	cmp	r3, #1
 80044ee:	d001      	beq.n	80044f4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80044f0:	2301      	movs	r3, #1
 80044f2:	e032      	b.n	800455a <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2202      	movs	r2, #2
 80044f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a18      	ldr	r2, [pc, #96]	; (8004564 <HAL_TIM_Base_Start+0x88>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d00e      	beq.n	8004524 <HAL_TIM_Base_Start+0x48>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800450e:	d009      	beq.n	8004524 <HAL_TIM_Base_Start+0x48>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	4a14      	ldr	r2, [pc, #80]	; (8004568 <HAL_TIM_Base_Start+0x8c>)
 8004516:	4293      	cmp	r3, r2
 8004518:	d004      	beq.n	8004524 <HAL_TIM_Base_Start+0x48>
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4a13      	ldr	r2, [pc, #76]	; (800456c <HAL_TIM_Base_Start+0x90>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d111      	bne.n	8004548 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	689b      	ldr	r3, [r3, #8]
 800452a:	f003 0307 	and.w	r3, r3, #7
 800452e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	2b06      	cmp	r3, #6
 8004534:	d010      	beq.n	8004558 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	681a      	ldr	r2, [r3, #0]
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f042 0201 	orr.w	r2, r2, #1
 8004544:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004546:	e007      	b.n	8004558 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	681a      	ldr	r2, [r3, #0]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f042 0201 	orr.w	r2, r2, #1
 8004556:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004558:	2300      	movs	r3, #0
}
 800455a:	4618      	mov	r0, r3
 800455c:	3714      	adds	r7, #20
 800455e:	46bd      	mov	sp, r7
 8004560:	bc80      	pop	{r7}
 8004562:	4770      	bx	lr
 8004564:	40012c00 	.word	0x40012c00
 8004568:	40000400 	.word	0x40000400
 800456c:	40000800 	.word	0x40000800

08004570 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004570:	b480      	push	{r7}
 8004572:	b085      	sub	sp, #20
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800457e:	b2db      	uxtb	r3, r3
 8004580:	2b01      	cmp	r3, #1
 8004582:	d001      	beq.n	8004588 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004584:	2301      	movs	r3, #1
 8004586:	e03a      	b.n	80045fe <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2202      	movs	r2, #2
 800458c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	68da      	ldr	r2, [r3, #12]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f042 0201 	orr.w	r2, r2, #1
 800459e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a18      	ldr	r2, [pc, #96]	; (8004608 <HAL_TIM_Base_Start_IT+0x98>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d00e      	beq.n	80045c8 <HAL_TIM_Base_Start_IT+0x58>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045b2:	d009      	beq.n	80045c8 <HAL_TIM_Base_Start_IT+0x58>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a14      	ldr	r2, [pc, #80]	; (800460c <HAL_TIM_Base_Start_IT+0x9c>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d004      	beq.n	80045c8 <HAL_TIM_Base_Start_IT+0x58>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4a13      	ldr	r2, [pc, #76]	; (8004610 <HAL_TIM_Base_Start_IT+0xa0>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d111      	bne.n	80045ec <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	f003 0307 	and.w	r3, r3, #7
 80045d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	2b06      	cmp	r3, #6
 80045d8:	d010      	beq.n	80045fc <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	681a      	ldr	r2, [r3, #0]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f042 0201 	orr.w	r2, r2, #1
 80045e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045ea:	e007      	b.n	80045fc <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	681a      	ldr	r2, [r3, #0]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f042 0201 	orr.w	r2, r2, #1
 80045fa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80045fc:	2300      	movs	r3, #0
}
 80045fe:	4618      	mov	r0, r3
 8004600:	3714      	adds	r7, #20
 8004602:	46bd      	mov	sp, r7
 8004604:	bc80      	pop	{r7}
 8004606:	4770      	bx	lr
 8004608:	40012c00 	.word	0x40012c00
 800460c:	40000400 	.word	0x40000400
 8004610:	40000800 	.word	0x40000800

08004614 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b082      	sub	sp, #8
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d101      	bne.n	8004626 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004622:	2301      	movs	r3, #1
 8004624:	e041      	b.n	80046aa <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800462c:	b2db      	uxtb	r3, r3
 800462e:	2b00      	cmp	r3, #0
 8004630:	d106      	bne.n	8004640 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2200      	movs	r2, #0
 8004636:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800463a:	6878      	ldr	r0, [r7, #4]
 800463c:	f000 f839 	bl	80046b2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2202      	movs	r2, #2
 8004644:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681a      	ldr	r2, [r3, #0]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	3304      	adds	r3, #4
 8004650:	4619      	mov	r1, r3
 8004652:	4610      	mov	r0, r2
 8004654:	f000 fae4 	bl	8004c20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2201      	movs	r2, #1
 800465c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2201      	movs	r2, #1
 8004664:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2201      	movs	r2, #1
 800466c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2201      	movs	r2, #1
 8004674:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2201      	movs	r2, #1
 800467c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2201      	movs	r2, #1
 8004684:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2201      	movs	r2, #1
 800468c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2201      	movs	r2, #1
 8004694:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2201      	movs	r2, #1
 800469c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2201      	movs	r2, #1
 80046a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80046a8:	2300      	movs	r3, #0
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	3708      	adds	r7, #8
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bd80      	pop	{r7, pc}

080046b2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80046b2:	b480      	push	{r7}
 80046b4:	b083      	sub	sp, #12
 80046b6:	af00      	add	r7, sp, #0
 80046b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80046ba:	bf00      	nop
 80046bc:	370c      	adds	r7, #12
 80046be:	46bd      	mov	sp, r7
 80046c0:	bc80      	pop	{r7}
 80046c2:	4770      	bx	lr

080046c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b082      	sub	sp, #8
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	691b      	ldr	r3, [r3, #16]
 80046d2:	f003 0302 	and.w	r3, r3, #2
 80046d6:	2b02      	cmp	r3, #2
 80046d8:	d122      	bne.n	8004720 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	68db      	ldr	r3, [r3, #12]
 80046e0:	f003 0302 	and.w	r3, r3, #2
 80046e4:	2b02      	cmp	r3, #2
 80046e6:	d11b      	bne.n	8004720 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f06f 0202 	mvn.w	r2, #2
 80046f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2201      	movs	r2, #1
 80046f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	699b      	ldr	r3, [r3, #24]
 80046fe:	f003 0303 	and.w	r3, r3, #3
 8004702:	2b00      	cmp	r3, #0
 8004704:	d003      	beq.n	800470e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004706:	6878      	ldr	r0, [r7, #4]
 8004708:	f000 fa6f 	bl	8004bea <HAL_TIM_IC_CaptureCallback>
 800470c:	e005      	b.n	800471a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800470e:	6878      	ldr	r0, [r7, #4]
 8004710:	f000 fa62 	bl	8004bd8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004714:	6878      	ldr	r0, [r7, #4]
 8004716:	f000 fa71 	bl	8004bfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2200      	movs	r2, #0
 800471e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	691b      	ldr	r3, [r3, #16]
 8004726:	f003 0304 	and.w	r3, r3, #4
 800472a:	2b04      	cmp	r3, #4
 800472c:	d122      	bne.n	8004774 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	68db      	ldr	r3, [r3, #12]
 8004734:	f003 0304 	and.w	r3, r3, #4
 8004738:	2b04      	cmp	r3, #4
 800473a:	d11b      	bne.n	8004774 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f06f 0204 	mvn.w	r2, #4
 8004744:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2202      	movs	r2, #2
 800474a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	699b      	ldr	r3, [r3, #24]
 8004752:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004756:	2b00      	cmp	r3, #0
 8004758:	d003      	beq.n	8004762 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800475a:	6878      	ldr	r0, [r7, #4]
 800475c:	f000 fa45 	bl	8004bea <HAL_TIM_IC_CaptureCallback>
 8004760:	e005      	b.n	800476e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004762:	6878      	ldr	r0, [r7, #4]
 8004764:	f000 fa38 	bl	8004bd8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004768:	6878      	ldr	r0, [r7, #4]
 800476a:	f000 fa47 	bl	8004bfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2200      	movs	r2, #0
 8004772:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	691b      	ldr	r3, [r3, #16]
 800477a:	f003 0308 	and.w	r3, r3, #8
 800477e:	2b08      	cmp	r3, #8
 8004780:	d122      	bne.n	80047c8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	68db      	ldr	r3, [r3, #12]
 8004788:	f003 0308 	and.w	r3, r3, #8
 800478c:	2b08      	cmp	r3, #8
 800478e:	d11b      	bne.n	80047c8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f06f 0208 	mvn.w	r2, #8
 8004798:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2204      	movs	r2, #4
 800479e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	69db      	ldr	r3, [r3, #28]
 80047a6:	f003 0303 	and.w	r3, r3, #3
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d003      	beq.n	80047b6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047ae:	6878      	ldr	r0, [r7, #4]
 80047b0:	f000 fa1b 	bl	8004bea <HAL_TIM_IC_CaptureCallback>
 80047b4:	e005      	b.n	80047c2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047b6:	6878      	ldr	r0, [r7, #4]
 80047b8:	f000 fa0e 	bl	8004bd8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047bc:	6878      	ldr	r0, [r7, #4]
 80047be:	f000 fa1d 	bl	8004bfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2200      	movs	r2, #0
 80047c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	691b      	ldr	r3, [r3, #16]
 80047ce:	f003 0310 	and.w	r3, r3, #16
 80047d2:	2b10      	cmp	r3, #16
 80047d4:	d122      	bne.n	800481c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	68db      	ldr	r3, [r3, #12]
 80047dc:	f003 0310 	and.w	r3, r3, #16
 80047e0:	2b10      	cmp	r3, #16
 80047e2:	d11b      	bne.n	800481c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f06f 0210 	mvn.w	r2, #16
 80047ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2208      	movs	r2, #8
 80047f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	69db      	ldr	r3, [r3, #28]
 80047fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d003      	beq.n	800480a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004802:	6878      	ldr	r0, [r7, #4]
 8004804:	f000 f9f1 	bl	8004bea <HAL_TIM_IC_CaptureCallback>
 8004808:	e005      	b.n	8004816 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800480a:	6878      	ldr	r0, [r7, #4]
 800480c:	f000 f9e4 	bl	8004bd8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004810:	6878      	ldr	r0, [r7, #4]
 8004812:	f000 f9f3 	bl	8004bfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2200      	movs	r2, #0
 800481a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	691b      	ldr	r3, [r3, #16]
 8004822:	f003 0301 	and.w	r3, r3, #1
 8004826:	2b01      	cmp	r3, #1
 8004828:	d10e      	bne.n	8004848 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	68db      	ldr	r3, [r3, #12]
 8004830:	f003 0301 	and.w	r3, r3, #1
 8004834:	2b01      	cmp	r3, #1
 8004836:	d107      	bne.n	8004848 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f06f 0201 	mvn.w	r2, #1
 8004840:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004842:	6878      	ldr	r0, [r7, #4]
 8004844:	f7fd fd74 	bl	8002330 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	691b      	ldr	r3, [r3, #16]
 800484e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004852:	2b80      	cmp	r3, #128	; 0x80
 8004854:	d10e      	bne.n	8004874 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	68db      	ldr	r3, [r3, #12]
 800485c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004860:	2b80      	cmp	r3, #128	; 0x80
 8004862:	d107      	bne.n	8004874 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800486c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800486e:	6878      	ldr	r0, [r7, #4]
 8004870:	f000 fdac 	bl	80053cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	691b      	ldr	r3, [r3, #16]
 800487a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800487e:	2b40      	cmp	r3, #64	; 0x40
 8004880:	d10e      	bne.n	80048a0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	68db      	ldr	r3, [r3, #12]
 8004888:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800488c:	2b40      	cmp	r3, #64	; 0x40
 800488e:	d107      	bne.n	80048a0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004898:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800489a:	6878      	ldr	r0, [r7, #4]
 800489c:	f000 f9b7 	bl	8004c0e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	691b      	ldr	r3, [r3, #16]
 80048a6:	f003 0320 	and.w	r3, r3, #32
 80048aa:	2b20      	cmp	r3, #32
 80048ac:	d10e      	bne.n	80048cc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	68db      	ldr	r3, [r3, #12]
 80048b4:	f003 0320 	and.w	r3, r3, #32
 80048b8:	2b20      	cmp	r3, #32
 80048ba:	d107      	bne.n	80048cc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f06f 0220 	mvn.w	r2, #32
 80048c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80048c6:	6878      	ldr	r0, [r7, #4]
 80048c8:	f000 fd77 	bl	80053ba <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80048cc:	bf00      	nop
 80048ce:	3708      	adds	r7, #8
 80048d0:	46bd      	mov	sp, r7
 80048d2:	bd80      	pop	{r7, pc}

080048d4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b084      	sub	sp, #16
 80048d8:	af00      	add	r7, sp, #0
 80048da:	60f8      	str	r0, [r7, #12]
 80048dc:	60b9      	str	r1, [r7, #8]
 80048de:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048e6:	2b01      	cmp	r3, #1
 80048e8:	d101      	bne.n	80048ee <HAL_TIM_PWM_ConfigChannel+0x1a>
 80048ea:	2302      	movs	r3, #2
 80048ec:	e0ac      	b.n	8004a48 <HAL_TIM_PWM_ConfigChannel+0x174>
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	2201      	movs	r2, #1
 80048f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2b0c      	cmp	r3, #12
 80048fa:	f200 809f 	bhi.w	8004a3c <HAL_TIM_PWM_ConfigChannel+0x168>
 80048fe:	a201      	add	r2, pc, #4	; (adr r2, 8004904 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8004900:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004904:	08004939 	.word	0x08004939
 8004908:	08004a3d 	.word	0x08004a3d
 800490c:	08004a3d 	.word	0x08004a3d
 8004910:	08004a3d 	.word	0x08004a3d
 8004914:	08004979 	.word	0x08004979
 8004918:	08004a3d 	.word	0x08004a3d
 800491c:	08004a3d 	.word	0x08004a3d
 8004920:	08004a3d 	.word	0x08004a3d
 8004924:	080049bb 	.word	0x080049bb
 8004928:	08004a3d 	.word	0x08004a3d
 800492c:	08004a3d 	.word	0x08004a3d
 8004930:	08004a3d 	.word	0x08004a3d
 8004934:	080049fb 	.word	0x080049fb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	68b9      	ldr	r1, [r7, #8]
 800493e:	4618      	mov	r0, r3
 8004940:	f000 f9d0 	bl	8004ce4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	699a      	ldr	r2, [r3, #24]
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f042 0208 	orr.w	r2, r2, #8
 8004952:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	699a      	ldr	r2, [r3, #24]
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f022 0204 	bic.w	r2, r2, #4
 8004962:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	6999      	ldr	r1, [r3, #24]
 800496a:	68bb      	ldr	r3, [r7, #8]
 800496c:	691a      	ldr	r2, [r3, #16]
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	430a      	orrs	r2, r1
 8004974:	619a      	str	r2, [r3, #24]
      break;
 8004976:	e062      	b.n	8004a3e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	68b9      	ldr	r1, [r7, #8]
 800497e:	4618      	mov	r0, r3
 8004980:	f000 fa16 	bl	8004db0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	699a      	ldr	r2, [r3, #24]
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004992:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	699a      	ldr	r2, [r3, #24]
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80049a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	6999      	ldr	r1, [r3, #24]
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	691b      	ldr	r3, [r3, #16]
 80049ae:	021a      	lsls	r2, r3, #8
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	430a      	orrs	r2, r1
 80049b6:	619a      	str	r2, [r3, #24]
      break;
 80049b8:	e041      	b.n	8004a3e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	68b9      	ldr	r1, [r7, #8]
 80049c0:	4618      	mov	r0, r3
 80049c2:	f000 fa5f 	bl	8004e84 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	69da      	ldr	r2, [r3, #28]
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f042 0208 	orr.w	r2, r2, #8
 80049d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	69da      	ldr	r2, [r3, #28]
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f022 0204 	bic.w	r2, r2, #4
 80049e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	69d9      	ldr	r1, [r3, #28]
 80049ec:	68bb      	ldr	r3, [r7, #8]
 80049ee:	691a      	ldr	r2, [r3, #16]
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	430a      	orrs	r2, r1
 80049f6:	61da      	str	r2, [r3, #28]
      break;
 80049f8:	e021      	b.n	8004a3e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	68b9      	ldr	r1, [r7, #8]
 8004a00:	4618      	mov	r0, r3
 8004a02:	f000 faa9 	bl	8004f58 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	69da      	ldr	r2, [r3, #28]
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004a14:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	69da      	ldr	r2, [r3, #28]
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a24:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	69d9      	ldr	r1, [r3, #28]
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	691b      	ldr	r3, [r3, #16]
 8004a30:	021a      	lsls	r2, r3, #8
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	430a      	orrs	r2, r1
 8004a38:	61da      	str	r2, [r3, #28]
      break;
 8004a3a:	e000      	b.n	8004a3e <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8004a3c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	2200      	movs	r2, #0
 8004a42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004a46:	2300      	movs	r3, #0
}
 8004a48:	4618      	mov	r0, r3
 8004a4a:	3710      	adds	r7, #16
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	bd80      	pop	{r7, pc}

08004a50 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b084      	sub	sp, #16
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
 8004a58:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a60:	2b01      	cmp	r3, #1
 8004a62:	d101      	bne.n	8004a68 <HAL_TIM_ConfigClockSource+0x18>
 8004a64:	2302      	movs	r3, #2
 8004a66:	e0b3      	b.n	8004bd0 <HAL_TIM_ConfigClockSource+0x180>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2202      	movs	r2, #2
 8004a74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	689b      	ldr	r3, [r3, #8]
 8004a7e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004a86:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004a8e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	68fa      	ldr	r2, [r7, #12]
 8004a96:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004aa0:	d03e      	beq.n	8004b20 <HAL_TIM_ConfigClockSource+0xd0>
 8004aa2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004aa6:	f200 8087 	bhi.w	8004bb8 <HAL_TIM_ConfigClockSource+0x168>
 8004aaa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004aae:	f000 8085 	beq.w	8004bbc <HAL_TIM_ConfigClockSource+0x16c>
 8004ab2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ab6:	d87f      	bhi.n	8004bb8 <HAL_TIM_ConfigClockSource+0x168>
 8004ab8:	2b70      	cmp	r3, #112	; 0x70
 8004aba:	d01a      	beq.n	8004af2 <HAL_TIM_ConfigClockSource+0xa2>
 8004abc:	2b70      	cmp	r3, #112	; 0x70
 8004abe:	d87b      	bhi.n	8004bb8 <HAL_TIM_ConfigClockSource+0x168>
 8004ac0:	2b60      	cmp	r3, #96	; 0x60
 8004ac2:	d050      	beq.n	8004b66 <HAL_TIM_ConfigClockSource+0x116>
 8004ac4:	2b60      	cmp	r3, #96	; 0x60
 8004ac6:	d877      	bhi.n	8004bb8 <HAL_TIM_ConfigClockSource+0x168>
 8004ac8:	2b50      	cmp	r3, #80	; 0x50
 8004aca:	d03c      	beq.n	8004b46 <HAL_TIM_ConfigClockSource+0xf6>
 8004acc:	2b50      	cmp	r3, #80	; 0x50
 8004ace:	d873      	bhi.n	8004bb8 <HAL_TIM_ConfigClockSource+0x168>
 8004ad0:	2b40      	cmp	r3, #64	; 0x40
 8004ad2:	d058      	beq.n	8004b86 <HAL_TIM_ConfigClockSource+0x136>
 8004ad4:	2b40      	cmp	r3, #64	; 0x40
 8004ad6:	d86f      	bhi.n	8004bb8 <HAL_TIM_ConfigClockSource+0x168>
 8004ad8:	2b30      	cmp	r3, #48	; 0x30
 8004ada:	d064      	beq.n	8004ba6 <HAL_TIM_ConfigClockSource+0x156>
 8004adc:	2b30      	cmp	r3, #48	; 0x30
 8004ade:	d86b      	bhi.n	8004bb8 <HAL_TIM_ConfigClockSource+0x168>
 8004ae0:	2b20      	cmp	r3, #32
 8004ae2:	d060      	beq.n	8004ba6 <HAL_TIM_ConfigClockSource+0x156>
 8004ae4:	2b20      	cmp	r3, #32
 8004ae6:	d867      	bhi.n	8004bb8 <HAL_TIM_ConfigClockSource+0x168>
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d05c      	beq.n	8004ba6 <HAL_TIM_ConfigClockSource+0x156>
 8004aec:	2b10      	cmp	r3, #16
 8004aee:	d05a      	beq.n	8004ba6 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004af0:	e062      	b.n	8004bb8 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6818      	ldr	r0, [r3, #0]
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	6899      	ldr	r1, [r3, #8]
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	685a      	ldr	r2, [r3, #4]
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	68db      	ldr	r3, [r3, #12]
 8004b02:	f000 faee 	bl	80050e2 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	689b      	ldr	r3, [r3, #8]
 8004b0c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004b14:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	68fa      	ldr	r2, [r7, #12]
 8004b1c:	609a      	str	r2, [r3, #8]
      break;
 8004b1e:	e04e      	b.n	8004bbe <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6818      	ldr	r0, [r3, #0]
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	6899      	ldr	r1, [r3, #8]
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	685a      	ldr	r2, [r3, #4]
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	68db      	ldr	r3, [r3, #12]
 8004b30:	f000 fad7 	bl	80050e2 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	689a      	ldr	r2, [r3, #8]
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004b42:	609a      	str	r2, [r3, #8]
      break;
 8004b44:	e03b      	b.n	8004bbe <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6818      	ldr	r0, [r3, #0]
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	6859      	ldr	r1, [r3, #4]
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	68db      	ldr	r3, [r3, #12]
 8004b52:	461a      	mov	r2, r3
 8004b54:	f000 fa4e 	bl	8004ff4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	2150      	movs	r1, #80	; 0x50
 8004b5e:	4618      	mov	r0, r3
 8004b60:	f000 faa5 	bl	80050ae <TIM_ITRx_SetConfig>
      break;
 8004b64:	e02b      	b.n	8004bbe <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6818      	ldr	r0, [r3, #0]
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	6859      	ldr	r1, [r3, #4]
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	68db      	ldr	r3, [r3, #12]
 8004b72:	461a      	mov	r2, r3
 8004b74:	f000 fa6c 	bl	8005050 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	2160      	movs	r1, #96	; 0x60
 8004b7e:	4618      	mov	r0, r3
 8004b80:	f000 fa95 	bl	80050ae <TIM_ITRx_SetConfig>
      break;
 8004b84:	e01b      	b.n	8004bbe <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6818      	ldr	r0, [r3, #0]
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	6859      	ldr	r1, [r3, #4]
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	68db      	ldr	r3, [r3, #12]
 8004b92:	461a      	mov	r2, r3
 8004b94:	f000 fa2e 	bl	8004ff4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	2140      	movs	r1, #64	; 0x40
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	f000 fa85 	bl	80050ae <TIM_ITRx_SetConfig>
      break;
 8004ba4:	e00b      	b.n	8004bbe <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681a      	ldr	r2, [r3, #0]
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4619      	mov	r1, r3
 8004bb0:	4610      	mov	r0, r2
 8004bb2:	f000 fa7c 	bl	80050ae <TIM_ITRx_SetConfig>
        break;
 8004bb6:	e002      	b.n	8004bbe <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004bb8:	bf00      	nop
 8004bba:	e000      	b.n	8004bbe <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004bbc:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2201      	movs	r2, #1
 8004bc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2200      	movs	r2, #0
 8004bca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004bce:	2300      	movs	r3, #0
}
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	3710      	adds	r7, #16
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	bd80      	pop	{r7, pc}

08004bd8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	b083      	sub	sp, #12
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004be0:	bf00      	nop
 8004be2:	370c      	adds	r7, #12
 8004be4:	46bd      	mov	sp, r7
 8004be6:	bc80      	pop	{r7}
 8004be8:	4770      	bx	lr

08004bea <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004bea:	b480      	push	{r7}
 8004bec:	b083      	sub	sp, #12
 8004bee:	af00      	add	r7, sp, #0
 8004bf0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004bf2:	bf00      	nop
 8004bf4:	370c      	adds	r7, #12
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bc80      	pop	{r7}
 8004bfa:	4770      	bx	lr

08004bfc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004bfc:	b480      	push	{r7}
 8004bfe:	b083      	sub	sp, #12
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004c04:	bf00      	nop
 8004c06:	370c      	adds	r7, #12
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bc80      	pop	{r7}
 8004c0c:	4770      	bx	lr

08004c0e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004c0e:	b480      	push	{r7}
 8004c10:	b083      	sub	sp, #12
 8004c12:	af00      	add	r7, sp, #0
 8004c14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004c16:	bf00      	nop
 8004c18:	370c      	adds	r7, #12
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bc80      	pop	{r7}
 8004c1e:	4770      	bx	lr

08004c20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004c20:	b480      	push	{r7}
 8004c22:	b085      	sub	sp, #20
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
 8004c28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	4a29      	ldr	r2, [pc, #164]	; (8004cd8 <TIM_Base_SetConfig+0xb8>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d00b      	beq.n	8004c50 <TIM_Base_SetConfig+0x30>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c3e:	d007      	beq.n	8004c50 <TIM_Base_SetConfig+0x30>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	4a26      	ldr	r2, [pc, #152]	; (8004cdc <TIM_Base_SetConfig+0xbc>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d003      	beq.n	8004c50 <TIM_Base_SetConfig+0x30>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	4a25      	ldr	r2, [pc, #148]	; (8004ce0 <TIM_Base_SetConfig+0xc0>)
 8004c4c:	4293      	cmp	r3, r2
 8004c4e:	d108      	bne.n	8004c62 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c56:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	685b      	ldr	r3, [r3, #4]
 8004c5c:	68fa      	ldr	r2, [r7, #12]
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	4a1c      	ldr	r2, [pc, #112]	; (8004cd8 <TIM_Base_SetConfig+0xb8>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d00b      	beq.n	8004c82 <TIM_Base_SetConfig+0x62>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c70:	d007      	beq.n	8004c82 <TIM_Base_SetConfig+0x62>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	4a19      	ldr	r2, [pc, #100]	; (8004cdc <TIM_Base_SetConfig+0xbc>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d003      	beq.n	8004c82 <TIM_Base_SetConfig+0x62>
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	4a18      	ldr	r2, [pc, #96]	; (8004ce0 <TIM_Base_SetConfig+0xc0>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d108      	bne.n	8004c94 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	68db      	ldr	r3, [r3, #12]
 8004c8e:	68fa      	ldr	r2, [r7, #12]
 8004c90:	4313      	orrs	r3, r2
 8004c92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	695b      	ldr	r3, [r3, #20]
 8004c9e:	4313      	orrs	r3, r2
 8004ca0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	68fa      	ldr	r2, [r7, #12]
 8004ca6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	689a      	ldr	r2, [r3, #8]
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	681a      	ldr	r2, [r3, #0]
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	4a07      	ldr	r2, [pc, #28]	; (8004cd8 <TIM_Base_SetConfig+0xb8>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d103      	bne.n	8004cc8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	691a      	ldr	r2, [r3, #16]
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2201      	movs	r2, #1
 8004ccc:	615a      	str	r2, [r3, #20]
}
 8004cce:	bf00      	nop
 8004cd0:	3714      	adds	r7, #20
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bc80      	pop	{r7}
 8004cd6:	4770      	bx	lr
 8004cd8:	40012c00 	.word	0x40012c00
 8004cdc:	40000400 	.word	0x40000400
 8004ce0:	40000800 	.word	0x40000800

08004ce4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	b087      	sub	sp, #28
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
 8004cec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6a1b      	ldr	r3, [r3, #32]
 8004cf2:	f023 0201 	bic.w	r2, r3, #1
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6a1b      	ldr	r3, [r3, #32]
 8004cfe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	685b      	ldr	r3, [r3, #4]
 8004d04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	699b      	ldr	r3, [r3, #24]
 8004d0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	f023 0303 	bic.w	r3, r3, #3
 8004d1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	68fa      	ldr	r2, [r7, #12]
 8004d22:	4313      	orrs	r3, r2
 8004d24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	f023 0302 	bic.w	r3, r3, #2
 8004d2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	689b      	ldr	r3, [r3, #8]
 8004d32:	697a      	ldr	r2, [r7, #20]
 8004d34:	4313      	orrs	r3, r2
 8004d36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	4a1c      	ldr	r2, [pc, #112]	; (8004dac <TIM_OC1_SetConfig+0xc8>)
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d10c      	bne.n	8004d5a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004d40:	697b      	ldr	r3, [r7, #20]
 8004d42:	f023 0308 	bic.w	r3, r3, #8
 8004d46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	68db      	ldr	r3, [r3, #12]
 8004d4c:	697a      	ldr	r2, [r7, #20]
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004d52:	697b      	ldr	r3, [r7, #20]
 8004d54:	f023 0304 	bic.w	r3, r3, #4
 8004d58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	4a13      	ldr	r2, [pc, #76]	; (8004dac <TIM_OC1_SetConfig+0xc8>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d111      	bne.n	8004d86 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004d68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004d6a:	693b      	ldr	r3, [r7, #16]
 8004d6c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004d70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	695b      	ldr	r3, [r3, #20]
 8004d76:	693a      	ldr	r2, [r7, #16]
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	699b      	ldr	r3, [r3, #24]
 8004d80:	693a      	ldr	r2, [r7, #16]
 8004d82:	4313      	orrs	r3, r2
 8004d84:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	693a      	ldr	r2, [r7, #16]
 8004d8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	68fa      	ldr	r2, [r7, #12]
 8004d90:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	685a      	ldr	r2, [r3, #4]
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	697a      	ldr	r2, [r7, #20]
 8004d9e:	621a      	str	r2, [r3, #32]
}
 8004da0:	bf00      	nop
 8004da2:	371c      	adds	r7, #28
 8004da4:	46bd      	mov	sp, r7
 8004da6:	bc80      	pop	{r7}
 8004da8:	4770      	bx	lr
 8004daa:	bf00      	nop
 8004dac:	40012c00 	.word	0x40012c00

08004db0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004db0:	b480      	push	{r7}
 8004db2:	b087      	sub	sp, #28
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
 8004db8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6a1b      	ldr	r3, [r3, #32]
 8004dbe:	f023 0210 	bic.w	r2, r3, #16
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6a1b      	ldr	r3, [r3, #32]
 8004dca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	699b      	ldr	r3, [r3, #24]
 8004dd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004dde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004de6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	021b      	lsls	r3, r3, #8
 8004dee:	68fa      	ldr	r2, [r7, #12]
 8004df0:	4313      	orrs	r3, r2
 8004df2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	f023 0320 	bic.w	r3, r3, #32
 8004dfa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	689b      	ldr	r3, [r3, #8]
 8004e00:	011b      	lsls	r3, r3, #4
 8004e02:	697a      	ldr	r2, [r7, #20]
 8004e04:	4313      	orrs	r3, r2
 8004e06:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	4a1d      	ldr	r2, [pc, #116]	; (8004e80 <TIM_OC2_SetConfig+0xd0>)
 8004e0c:	4293      	cmp	r3, r2
 8004e0e:	d10d      	bne.n	8004e2c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004e10:	697b      	ldr	r3, [r7, #20]
 8004e12:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004e16:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	68db      	ldr	r3, [r3, #12]
 8004e1c:	011b      	lsls	r3, r3, #4
 8004e1e:	697a      	ldr	r2, [r7, #20]
 8004e20:	4313      	orrs	r3, r2
 8004e22:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004e24:	697b      	ldr	r3, [r7, #20]
 8004e26:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004e2a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	4a14      	ldr	r2, [pc, #80]	; (8004e80 <TIM_OC2_SetConfig+0xd0>)
 8004e30:	4293      	cmp	r3, r2
 8004e32:	d113      	bne.n	8004e5c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004e34:	693b      	ldr	r3, [r7, #16]
 8004e36:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004e3a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004e3c:	693b      	ldr	r3, [r7, #16]
 8004e3e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004e42:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	695b      	ldr	r3, [r3, #20]
 8004e48:	009b      	lsls	r3, r3, #2
 8004e4a:	693a      	ldr	r2, [r7, #16]
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	699b      	ldr	r3, [r3, #24]
 8004e54:	009b      	lsls	r3, r3, #2
 8004e56:	693a      	ldr	r2, [r7, #16]
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	693a      	ldr	r2, [r7, #16]
 8004e60:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	68fa      	ldr	r2, [r7, #12]
 8004e66:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	685a      	ldr	r2, [r3, #4]
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	697a      	ldr	r2, [r7, #20]
 8004e74:	621a      	str	r2, [r3, #32]
}
 8004e76:	bf00      	nop
 8004e78:	371c      	adds	r7, #28
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	bc80      	pop	{r7}
 8004e7e:	4770      	bx	lr
 8004e80:	40012c00 	.word	0x40012c00

08004e84 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004e84:	b480      	push	{r7}
 8004e86:	b087      	sub	sp, #28
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
 8004e8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6a1b      	ldr	r3, [r3, #32]
 8004e92:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6a1b      	ldr	r3, [r3, #32]
 8004e9e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	69db      	ldr	r3, [r3, #28]
 8004eaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004eb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	f023 0303 	bic.w	r3, r3, #3
 8004eba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	68fa      	ldr	r2, [r7, #12]
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004ec6:	697b      	ldr	r3, [r7, #20]
 8004ec8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004ecc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	689b      	ldr	r3, [r3, #8]
 8004ed2:	021b      	lsls	r3, r3, #8
 8004ed4:	697a      	ldr	r2, [r7, #20]
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	4a1d      	ldr	r2, [pc, #116]	; (8004f54 <TIM_OC3_SetConfig+0xd0>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d10d      	bne.n	8004efe <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004ee2:	697b      	ldr	r3, [r7, #20]
 8004ee4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004ee8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	68db      	ldr	r3, [r3, #12]
 8004eee:	021b      	lsls	r3, r3, #8
 8004ef0:	697a      	ldr	r2, [r7, #20]
 8004ef2:	4313      	orrs	r3, r2
 8004ef4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004ef6:	697b      	ldr	r3, [r7, #20]
 8004ef8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004efc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	4a14      	ldr	r2, [pc, #80]	; (8004f54 <TIM_OC3_SetConfig+0xd0>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d113      	bne.n	8004f2e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004f06:	693b      	ldr	r3, [r7, #16]
 8004f08:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004f0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004f0e:	693b      	ldr	r3, [r7, #16]
 8004f10:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004f14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	695b      	ldr	r3, [r3, #20]
 8004f1a:	011b      	lsls	r3, r3, #4
 8004f1c:	693a      	ldr	r2, [r7, #16]
 8004f1e:	4313      	orrs	r3, r2
 8004f20:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	699b      	ldr	r3, [r3, #24]
 8004f26:	011b      	lsls	r3, r3, #4
 8004f28:	693a      	ldr	r2, [r7, #16]
 8004f2a:	4313      	orrs	r3, r2
 8004f2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	693a      	ldr	r2, [r7, #16]
 8004f32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	68fa      	ldr	r2, [r7, #12]
 8004f38:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	685a      	ldr	r2, [r3, #4]
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	697a      	ldr	r2, [r7, #20]
 8004f46:	621a      	str	r2, [r3, #32]
}
 8004f48:	bf00      	nop
 8004f4a:	371c      	adds	r7, #28
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	bc80      	pop	{r7}
 8004f50:	4770      	bx	lr
 8004f52:	bf00      	nop
 8004f54:	40012c00 	.word	0x40012c00

08004f58 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b087      	sub	sp, #28
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
 8004f60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6a1b      	ldr	r3, [r3, #32]
 8004f66:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6a1b      	ldr	r3, [r3, #32]
 8004f72:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	69db      	ldr	r3, [r3, #28]
 8004f7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	021b      	lsls	r3, r3, #8
 8004f96:	68fa      	ldr	r2, [r7, #12]
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004f9c:	693b      	ldr	r3, [r7, #16]
 8004f9e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004fa2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	689b      	ldr	r3, [r3, #8]
 8004fa8:	031b      	lsls	r3, r3, #12
 8004faa:	693a      	ldr	r2, [r7, #16]
 8004fac:	4313      	orrs	r3, r2
 8004fae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	4a0f      	ldr	r2, [pc, #60]	; (8004ff0 <TIM_OC4_SetConfig+0x98>)
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	d109      	bne.n	8004fcc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004fb8:	697b      	ldr	r3, [r7, #20]
 8004fba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004fbe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	695b      	ldr	r3, [r3, #20]
 8004fc4:	019b      	lsls	r3, r3, #6
 8004fc6:	697a      	ldr	r2, [r7, #20]
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	697a      	ldr	r2, [r7, #20]
 8004fd0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	68fa      	ldr	r2, [r7, #12]
 8004fd6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	685a      	ldr	r2, [r3, #4]
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	693a      	ldr	r2, [r7, #16]
 8004fe4:	621a      	str	r2, [r3, #32]
}
 8004fe6:	bf00      	nop
 8004fe8:	371c      	adds	r7, #28
 8004fea:	46bd      	mov	sp, r7
 8004fec:	bc80      	pop	{r7}
 8004fee:	4770      	bx	lr
 8004ff0:	40012c00 	.word	0x40012c00

08004ff4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	b087      	sub	sp, #28
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	60f8      	str	r0, [r7, #12]
 8004ffc:	60b9      	str	r1, [r7, #8]
 8004ffe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	6a1b      	ldr	r3, [r3, #32]
 8005004:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	6a1b      	ldr	r3, [r3, #32]
 800500a:	f023 0201 	bic.w	r2, r3, #1
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	699b      	ldr	r3, [r3, #24]
 8005016:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005018:	693b      	ldr	r3, [r7, #16]
 800501a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800501e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	011b      	lsls	r3, r3, #4
 8005024:	693a      	ldr	r2, [r7, #16]
 8005026:	4313      	orrs	r3, r2
 8005028:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800502a:	697b      	ldr	r3, [r7, #20]
 800502c:	f023 030a 	bic.w	r3, r3, #10
 8005030:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005032:	697a      	ldr	r2, [r7, #20]
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	4313      	orrs	r3, r2
 8005038:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	693a      	ldr	r2, [r7, #16]
 800503e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	697a      	ldr	r2, [r7, #20]
 8005044:	621a      	str	r2, [r3, #32]
}
 8005046:	bf00      	nop
 8005048:	371c      	adds	r7, #28
 800504a:	46bd      	mov	sp, r7
 800504c:	bc80      	pop	{r7}
 800504e:	4770      	bx	lr

08005050 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005050:	b480      	push	{r7}
 8005052:	b087      	sub	sp, #28
 8005054:	af00      	add	r7, sp, #0
 8005056:	60f8      	str	r0, [r7, #12]
 8005058:	60b9      	str	r1, [r7, #8]
 800505a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	6a1b      	ldr	r3, [r3, #32]
 8005060:	f023 0210 	bic.w	r2, r3, #16
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	699b      	ldr	r3, [r3, #24]
 800506c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	6a1b      	ldr	r3, [r3, #32]
 8005072:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005074:	697b      	ldr	r3, [r7, #20]
 8005076:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800507a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	031b      	lsls	r3, r3, #12
 8005080:	697a      	ldr	r2, [r7, #20]
 8005082:	4313      	orrs	r3, r2
 8005084:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005086:	693b      	ldr	r3, [r7, #16]
 8005088:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800508c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800508e:	68bb      	ldr	r3, [r7, #8]
 8005090:	011b      	lsls	r3, r3, #4
 8005092:	693a      	ldr	r2, [r7, #16]
 8005094:	4313      	orrs	r3, r2
 8005096:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	697a      	ldr	r2, [r7, #20]
 800509c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	693a      	ldr	r2, [r7, #16]
 80050a2:	621a      	str	r2, [r3, #32]
}
 80050a4:	bf00      	nop
 80050a6:	371c      	adds	r7, #28
 80050a8:	46bd      	mov	sp, r7
 80050aa:	bc80      	pop	{r7}
 80050ac:	4770      	bx	lr

080050ae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80050ae:	b480      	push	{r7}
 80050b0:	b085      	sub	sp, #20
 80050b2:	af00      	add	r7, sp, #0
 80050b4:	6078      	str	r0, [r7, #4]
 80050b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	689b      	ldr	r3, [r3, #8]
 80050bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80050c6:	683a      	ldr	r2, [r7, #0]
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	4313      	orrs	r3, r2
 80050cc:	f043 0307 	orr.w	r3, r3, #7
 80050d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	68fa      	ldr	r2, [r7, #12]
 80050d6:	609a      	str	r2, [r3, #8]
}
 80050d8:	bf00      	nop
 80050da:	3714      	adds	r7, #20
 80050dc:	46bd      	mov	sp, r7
 80050de:	bc80      	pop	{r7}
 80050e0:	4770      	bx	lr

080050e2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80050e2:	b480      	push	{r7}
 80050e4:	b087      	sub	sp, #28
 80050e6:	af00      	add	r7, sp, #0
 80050e8:	60f8      	str	r0, [r7, #12]
 80050ea:	60b9      	str	r1, [r7, #8]
 80050ec:	607a      	str	r2, [r7, #4]
 80050ee:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80050fc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	021a      	lsls	r2, r3, #8
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	431a      	orrs	r2, r3
 8005106:	68bb      	ldr	r3, [r7, #8]
 8005108:	4313      	orrs	r3, r2
 800510a:	697a      	ldr	r2, [r7, #20]
 800510c:	4313      	orrs	r3, r2
 800510e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	697a      	ldr	r2, [r7, #20]
 8005114:	609a      	str	r2, [r3, #8]
}
 8005116:	bf00      	nop
 8005118:	371c      	adds	r7, #28
 800511a:	46bd      	mov	sp, r7
 800511c:	bc80      	pop	{r7}
 800511e:	4770      	bx	lr

08005120 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b084      	sub	sp, #16
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
 8005128:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d109      	bne.n	8005144 <HAL_TIMEx_PWMN_Start+0x24>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005136:	b2db      	uxtb	r3, r3
 8005138:	2b01      	cmp	r3, #1
 800513a:	bf14      	ite	ne
 800513c:	2301      	movne	r3, #1
 800513e:	2300      	moveq	r3, #0
 8005140:	b2db      	uxtb	r3, r3
 8005142:	e022      	b.n	800518a <HAL_TIMEx_PWMN_Start+0x6a>
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	2b04      	cmp	r3, #4
 8005148:	d109      	bne.n	800515e <HAL_TIMEx_PWMN_Start+0x3e>
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005150:	b2db      	uxtb	r3, r3
 8005152:	2b01      	cmp	r3, #1
 8005154:	bf14      	ite	ne
 8005156:	2301      	movne	r3, #1
 8005158:	2300      	moveq	r3, #0
 800515a:	b2db      	uxtb	r3, r3
 800515c:	e015      	b.n	800518a <HAL_TIMEx_PWMN_Start+0x6a>
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	2b08      	cmp	r3, #8
 8005162:	d109      	bne.n	8005178 <HAL_TIMEx_PWMN_Start+0x58>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800516a:	b2db      	uxtb	r3, r3
 800516c:	2b01      	cmp	r3, #1
 800516e:	bf14      	ite	ne
 8005170:	2301      	movne	r3, #1
 8005172:	2300      	moveq	r3, #0
 8005174:	b2db      	uxtb	r3, r3
 8005176:	e008      	b.n	800518a <HAL_TIMEx_PWMN_Start+0x6a>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800517e:	b2db      	uxtb	r3, r3
 8005180:	2b01      	cmp	r3, #1
 8005182:	bf14      	ite	ne
 8005184:	2301      	movne	r3, #1
 8005186:	2300      	moveq	r3, #0
 8005188:	b2db      	uxtb	r3, r3
 800518a:	2b00      	cmp	r3, #0
 800518c:	d001      	beq.n	8005192 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800518e:	2301      	movs	r3, #1
 8005190:	e059      	b.n	8005246 <HAL_TIMEx_PWMN_Start+0x126>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	2b00      	cmp	r3, #0
 8005196:	d104      	bne.n	80051a2 <HAL_TIMEx_PWMN_Start+0x82>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2202      	movs	r2, #2
 800519c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80051a0:	e013      	b.n	80051ca <HAL_TIMEx_PWMN_Start+0xaa>
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	2b04      	cmp	r3, #4
 80051a6:	d104      	bne.n	80051b2 <HAL_TIMEx_PWMN_Start+0x92>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2202      	movs	r2, #2
 80051ac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80051b0:	e00b      	b.n	80051ca <HAL_TIMEx_PWMN_Start+0xaa>
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	2b08      	cmp	r3, #8
 80051b6:	d104      	bne.n	80051c2 <HAL_TIMEx_PWMN_Start+0xa2>
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2202      	movs	r2, #2
 80051bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80051c0:	e003      	b.n	80051ca <HAL_TIMEx_PWMN_Start+0xaa>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2202      	movs	r2, #2
 80051c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	2204      	movs	r2, #4
 80051d0:	6839      	ldr	r1, [r7, #0]
 80051d2:	4618      	mov	r0, r3
 80051d4:	f000 f903 	bl	80053de <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80051e6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a18      	ldr	r2, [pc, #96]	; (8005250 <HAL_TIMEx_PWMN_Start+0x130>)
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d00e      	beq.n	8005210 <HAL_TIMEx_PWMN_Start+0xf0>
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051fa:	d009      	beq.n	8005210 <HAL_TIMEx_PWMN_Start+0xf0>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4a14      	ldr	r2, [pc, #80]	; (8005254 <HAL_TIMEx_PWMN_Start+0x134>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d004      	beq.n	8005210 <HAL_TIMEx_PWMN_Start+0xf0>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	4a13      	ldr	r2, [pc, #76]	; (8005258 <HAL_TIMEx_PWMN_Start+0x138>)
 800520c:	4293      	cmp	r3, r2
 800520e:	d111      	bne.n	8005234 <HAL_TIMEx_PWMN_Start+0x114>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	689b      	ldr	r3, [r3, #8]
 8005216:	f003 0307 	and.w	r3, r3, #7
 800521a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	2b06      	cmp	r3, #6
 8005220:	d010      	beq.n	8005244 <HAL_TIMEx_PWMN_Start+0x124>
    {
      __HAL_TIM_ENABLE(htim);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	681a      	ldr	r2, [r3, #0]
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f042 0201 	orr.w	r2, r2, #1
 8005230:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005232:	e007      	b.n	8005244 <HAL_TIMEx_PWMN_Start+0x124>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	681a      	ldr	r2, [r3, #0]
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f042 0201 	orr.w	r2, r2, #1
 8005242:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005244:	2300      	movs	r3, #0
}
 8005246:	4618      	mov	r0, r3
 8005248:	3710      	adds	r7, #16
 800524a:	46bd      	mov	sp, r7
 800524c:	bd80      	pop	{r7, pc}
 800524e:	bf00      	nop
 8005250:	40012c00 	.word	0x40012c00
 8005254:	40000400 	.word	0x40000400
 8005258:	40000800 	.word	0x40000800

0800525c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800525c:	b480      	push	{r7}
 800525e:	b085      	sub	sp, #20
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
 8005264:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800526c:	2b01      	cmp	r3, #1
 800526e:	d101      	bne.n	8005274 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005270:	2302      	movs	r3, #2
 8005272:	e046      	b.n	8005302 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2201      	movs	r2, #1
 8005278:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2202      	movs	r2, #2
 8005280:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	685b      	ldr	r3, [r3, #4]
 800528a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	689b      	ldr	r3, [r3, #8]
 8005292:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800529a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	68fa      	ldr	r2, [r7, #12]
 80052a2:	4313      	orrs	r3, r2
 80052a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	68fa      	ldr	r2, [r7, #12]
 80052ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	4a16      	ldr	r2, [pc, #88]	; (800530c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d00e      	beq.n	80052d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052c0:	d009      	beq.n	80052d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	4a12      	ldr	r2, [pc, #72]	; (8005310 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d004      	beq.n	80052d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	4a10      	ldr	r2, [pc, #64]	; (8005314 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80052d2:	4293      	cmp	r3, r2
 80052d4:	d10c      	bne.n	80052f0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80052d6:	68bb      	ldr	r3, [r7, #8]
 80052d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80052dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	685b      	ldr	r3, [r3, #4]
 80052e2:	68ba      	ldr	r2, [r7, #8]
 80052e4:	4313      	orrs	r3, r2
 80052e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	68ba      	ldr	r2, [r7, #8]
 80052ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2201      	movs	r2, #1
 80052f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2200      	movs	r2, #0
 80052fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005300:	2300      	movs	r3, #0
}
 8005302:	4618      	mov	r0, r3
 8005304:	3714      	adds	r7, #20
 8005306:	46bd      	mov	sp, r7
 8005308:	bc80      	pop	{r7}
 800530a:	4770      	bx	lr
 800530c:	40012c00 	.word	0x40012c00
 8005310:	40000400 	.word	0x40000400
 8005314:	40000800 	.word	0x40000800

08005318 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005318:	b480      	push	{r7}
 800531a:	b085      	sub	sp, #20
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
 8005320:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005322:	2300      	movs	r3, #0
 8005324:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800532c:	2b01      	cmp	r3, #1
 800532e:	d101      	bne.n	8005334 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005330:	2302      	movs	r3, #2
 8005332:	e03d      	b.n	80053b0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2201      	movs	r2, #1
 8005338:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	68db      	ldr	r3, [r3, #12]
 8005346:	4313      	orrs	r3, r2
 8005348:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	689b      	ldr	r3, [r3, #8]
 8005354:	4313      	orrs	r3, r2
 8005356:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	685b      	ldr	r3, [r3, #4]
 8005362:	4313      	orrs	r3, r2
 8005364:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	4313      	orrs	r3, r2
 8005372:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800537a:	683b      	ldr	r3, [r7, #0]
 800537c:	691b      	ldr	r3, [r3, #16]
 800537e:	4313      	orrs	r3, r2
 8005380:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	695b      	ldr	r3, [r3, #20]
 800538c:	4313      	orrs	r3, r2
 800538e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	69db      	ldr	r3, [r3, #28]
 800539a:	4313      	orrs	r3, r2
 800539c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	68fa      	ldr	r2, [r7, #12]
 80053a4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	2200      	movs	r2, #0
 80053aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80053ae:	2300      	movs	r3, #0
}
 80053b0:	4618      	mov	r0, r3
 80053b2:	3714      	adds	r7, #20
 80053b4:	46bd      	mov	sp, r7
 80053b6:	bc80      	pop	{r7}
 80053b8:	4770      	bx	lr

080053ba <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80053ba:	b480      	push	{r7}
 80053bc:	b083      	sub	sp, #12
 80053be:	af00      	add	r7, sp, #0
 80053c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80053c2:	bf00      	nop
 80053c4:	370c      	adds	r7, #12
 80053c6:	46bd      	mov	sp, r7
 80053c8:	bc80      	pop	{r7}
 80053ca:	4770      	bx	lr

080053cc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b083      	sub	sp, #12
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80053d4:	bf00      	nop
 80053d6:	370c      	adds	r7, #12
 80053d8:	46bd      	mov	sp, r7
 80053da:	bc80      	pop	{r7}
 80053dc:	4770      	bx	lr

080053de <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80053de:	b480      	push	{r7}
 80053e0:	b087      	sub	sp, #28
 80053e2:	af00      	add	r7, sp, #0
 80053e4:	60f8      	str	r0, [r7, #12]
 80053e6:	60b9      	str	r1, [r7, #8]
 80053e8:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80053ea:	68bb      	ldr	r3, [r7, #8]
 80053ec:	f003 031f 	and.w	r3, r3, #31
 80053f0:	2204      	movs	r2, #4
 80053f2:	fa02 f303 	lsl.w	r3, r2, r3
 80053f6:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	6a1a      	ldr	r2, [r3, #32]
 80053fc:	697b      	ldr	r3, [r7, #20]
 80053fe:	43db      	mvns	r3, r3
 8005400:	401a      	ands	r2, r3
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	6a1a      	ldr	r2, [r3, #32]
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	f003 031f 	and.w	r3, r3, #31
 8005410:	6879      	ldr	r1, [r7, #4]
 8005412:	fa01 f303 	lsl.w	r3, r1, r3
 8005416:	431a      	orrs	r2, r3
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	621a      	str	r2, [r3, #32]
}
 800541c:	bf00      	nop
 800541e:	371c      	adds	r7, #28
 8005420:	46bd      	mov	sp, r7
 8005422:	bc80      	pop	{r7}
 8005424:	4770      	bx	lr
	...

08005428 <__errno>:
 8005428:	4b01      	ldr	r3, [pc, #4]	; (8005430 <__errno+0x8>)
 800542a:	6818      	ldr	r0, [r3, #0]
 800542c:	4770      	bx	lr
 800542e:	bf00      	nop
 8005430:	2000010c 	.word	0x2000010c

08005434 <__libc_init_array>:
 8005434:	b570      	push	{r4, r5, r6, lr}
 8005436:	2600      	movs	r6, #0
 8005438:	4d0c      	ldr	r5, [pc, #48]	; (800546c <__libc_init_array+0x38>)
 800543a:	4c0d      	ldr	r4, [pc, #52]	; (8005470 <__libc_init_array+0x3c>)
 800543c:	1b64      	subs	r4, r4, r5
 800543e:	10a4      	asrs	r4, r4, #2
 8005440:	42a6      	cmp	r6, r4
 8005442:	d109      	bne.n	8005458 <__libc_init_array+0x24>
 8005444:	f002 febc 	bl	80081c0 <_init>
 8005448:	2600      	movs	r6, #0
 800544a:	4d0a      	ldr	r5, [pc, #40]	; (8005474 <__libc_init_array+0x40>)
 800544c:	4c0a      	ldr	r4, [pc, #40]	; (8005478 <__libc_init_array+0x44>)
 800544e:	1b64      	subs	r4, r4, r5
 8005450:	10a4      	asrs	r4, r4, #2
 8005452:	42a6      	cmp	r6, r4
 8005454:	d105      	bne.n	8005462 <__libc_init_array+0x2e>
 8005456:	bd70      	pop	{r4, r5, r6, pc}
 8005458:	f855 3b04 	ldr.w	r3, [r5], #4
 800545c:	4798      	blx	r3
 800545e:	3601      	adds	r6, #1
 8005460:	e7ee      	b.n	8005440 <__libc_init_array+0xc>
 8005462:	f855 3b04 	ldr.w	r3, [r5], #4
 8005466:	4798      	blx	r3
 8005468:	3601      	adds	r6, #1
 800546a:	e7f2      	b.n	8005452 <__libc_init_array+0x1e>
 800546c:	0800862c 	.word	0x0800862c
 8005470:	0800862c 	.word	0x0800862c
 8005474:	0800862c 	.word	0x0800862c
 8005478:	08008634 	.word	0x08008634

0800547c <memcpy>:
 800547c:	440a      	add	r2, r1
 800547e:	4291      	cmp	r1, r2
 8005480:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8005484:	d100      	bne.n	8005488 <memcpy+0xc>
 8005486:	4770      	bx	lr
 8005488:	b510      	push	{r4, lr}
 800548a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800548e:	4291      	cmp	r1, r2
 8005490:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005494:	d1f9      	bne.n	800548a <memcpy+0xe>
 8005496:	bd10      	pop	{r4, pc}

08005498 <memset>:
 8005498:	4603      	mov	r3, r0
 800549a:	4402      	add	r2, r0
 800549c:	4293      	cmp	r3, r2
 800549e:	d100      	bne.n	80054a2 <memset+0xa>
 80054a0:	4770      	bx	lr
 80054a2:	f803 1b01 	strb.w	r1, [r3], #1
 80054a6:	e7f9      	b.n	800549c <memset+0x4>

080054a8 <__cvt>:
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80054ae:	461f      	mov	r7, r3
 80054b0:	bfbb      	ittet	lt
 80054b2:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80054b6:	461f      	movlt	r7, r3
 80054b8:	2300      	movge	r3, #0
 80054ba:	232d      	movlt	r3, #45	; 0x2d
 80054bc:	b088      	sub	sp, #32
 80054be:	4614      	mov	r4, r2
 80054c0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80054c2:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80054c4:	7013      	strb	r3, [r2, #0]
 80054c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80054c8:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80054cc:	f023 0820 	bic.w	r8, r3, #32
 80054d0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80054d4:	d005      	beq.n	80054e2 <__cvt+0x3a>
 80054d6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80054da:	d100      	bne.n	80054de <__cvt+0x36>
 80054dc:	3501      	adds	r5, #1
 80054de:	2302      	movs	r3, #2
 80054e0:	e000      	b.n	80054e4 <__cvt+0x3c>
 80054e2:	2303      	movs	r3, #3
 80054e4:	aa07      	add	r2, sp, #28
 80054e6:	9204      	str	r2, [sp, #16]
 80054e8:	aa06      	add	r2, sp, #24
 80054ea:	e9cd a202 	strd	sl, r2, [sp, #8]
 80054ee:	e9cd 3500 	strd	r3, r5, [sp]
 80054f2:	4622      	mov	r2, r4
 80054f4:	463b      	mov	r3, r7
 80054f6:	f000 fce7 	bl	8005ec8 <_dtoa_r>
 80054fa:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80054fe:	4606      	mov	r6, r0
 8005500:	d102      	bne.n	8005508 <__cvt+0x60>
 8005502:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005504:	07db      	lsls	r3, r3, #31
 8005506:	d522      	bpl.n	800554e <__cvt+0xa6>
 8005508:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800550c:	eb06 0905 	add.w	r9, r6, r5
 8005510:	d110      	bne.n	8005534 <__cvt+0x8c>
 8005512:	7833      	ldrb	r3, [r6, #0]
 8005514:	2b30      	cmp	r3, #48	; 0x30
 8005516:	d10a      	bne.n	800552e <__cvt+0x86>
 8005518:	2200      	movs	r2, #0
 800551a:	2300      	movs	r3, #0
 800551c:	4620      	mov	r0, r4
 800551e:	4639      	mov	r1, r7
 8005520:	f7fb fa42 	bl	80009a8 <__aeabi_dcmpeq>
 8005524:	b918      	cbnz	r0, 800552e <__cvt+0x86>
 8005526:	f1c5 0501 	rsb	r5, r5, #1
 800552a:	f8ca 5000 	str.w	r5, [sl]
 800552e:	f8da 3000 	ldr.w	r3, [sl]
 8005532:	4499      	add	r9, r3
 8005534:	2200      	movs	r2, #0
 8005536:	2300      	movs	r3, #0
 8005538:	4620      	mov	r0, r4
 800553a:	4639      	mov	r1, r7
 800553c:	f7fb fa34 	bl	80009a8 <__aeabi_dcmpeq>
 8005540:	b108      	cbz	r0, 8005546 <__cvt+0x9e>
 8005542:	f8cd 901c 	str.w	r9, [sp, #28]
 8005546:	2230      	movs	r2, #48	; 0x30
 8005548:	9b07      	ldr	r3, [sp, #28]
 800554a:	454b      	cmp	r3, r9
 800554c:	d307      	bcc.n	800555e <__cvt+0xb6>
 800554e:	4630      	mov	r0, r6
 8005550:	9b07      	ldr	r3, [sp, #28]
 8005552:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005554:	1b9b      	subs	r3, r3, r6
 8005556:	6013      	str	r3, [r2, #0]
 8005558:	b008      	add	sp, #32
 800555a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800555e:	1c59      	adds	r1, r3, #1
 8005560:	9107      	str	r1, [sp, #28]
 8005562:	701a      	strb	r2, [r3, #0]
 8005564:	e7f0      	b.n	8005548 <__cvt+0xa0>

08005566 <__exponent>:
 8005566:	4603      	mov	r3, r0
 8005568:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800556a:	2900      	cmp	r1, #0
 800556c:	f803 2b02 	strb.w	r2, [r3], #2
 8005570:	bfb6      	itet	lt
 8005572:	222d      	movlt	r2, #45	; 0x2d
 8005574:	222b      	movge	r2, #43	; 0x2b
 8005576:	4249      	neglt	r1, r1
 8005578:	2909      	cmp	r1, #9
 800557a:	7042      	strb	r2, [r0, #1]
 800557c:	dd2b      	ble.n	80055d6 <__exponent+0x70>
 800557e:	f10d 0407 	add.w	r4, sp, #7
 8005582:	46a4      	mov	ip, r4
 8005584:	270a      	movs	r7, #10
 8005586:	fb91 f6f7 	sdiv	r6, r1, r7
 800558a:	460a      	mov	r2, r1
 800558c:	46a6      	mov	lr, r4
 800558e:	fb07 1516 	mls	r5, r7, r6, r1
 8005592:	2a63      	cmp	r2, #99	; 0x63
 8005594:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8005598:	4631      	mov	r1, r6
 800559a:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800559e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80055a2:	dcf0      	bgt.n	8005586 <__exponent+0x20>
 80055a4:	3130      	adds	r1, #48	; 0x30
 80055a6:	f1ae 0502 	sub.w	r5, lr, #2
 80055aa:	f804 1c01 	strb.w	r1, [r4, #-1]
 80055ae:	4629      	mov	r1, r5
 80055b0:	1c44      	adds	r4, r0, #1
 80055b2:	4561      	cmp	r1, ip
 80055b4:	d30a      	bcc.n	80055cc <__exponent+0x66>
 80055b6:	f10d 0209 	add.w	r2, sp, #9
 80055ba:	eba2 020e 	sub.w	r2, r2, lr
 80055be:	4565      	cmp	r5, ip
 80055c0:	bf88      	it	hi
 80055c2:	2200      	movhi	r2, #0
 80055c4:	4413      	add	r3, r2
 80055c6:	1a18      	subs	r0, r3, r0
 80055c8:	b003      	add	sp, #12
 80055ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80055cc:	f811 2b01 	ldrb.w	r2, [r1], #1
 80055d0:	f804 2f01 	strb.w	r2, [r4, #1]!
 80055d4:	e7ed      	b.n	80055b2 <__exponent+0x4c>
 80055d6:	2330      	movs	r3, #48	; 0x30
 80055d8:	3130      	adds	r1, #48	; 0x30
 80055da:	7083      	strb	r3, [r0, #2]
 80055dc:	70c1      	strb	r1, [r0, #3]
 80055de:	1d03      	adds	r3, r0, #4
 80055e0:	e7f1      	b.n	80055c6 <__exponent+0x60>
	...

080055e4 <_printf_float>:
 80055e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055e8:	b091      	sub	sp, #68	; 0x44
 80055ea:	460c      	mov	r4, r1
 80055ec:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80055f0:	4616      	mov	r6, r2
 80055f2:	461f      	mov	r7, r3
 80055f4:	4605      	mov	r5, r0
 80055f6:	f001 fa55 	bl	8006aa4 <_localeconv_r>
 80055fa:	6803      	ldr	r3, [r0, #0]
 80055fc:	4618      	mov	r0, r3
 80055fe:	9309      	str	r3, [sp, #36]	; 0x24
 8005600:	f7fa fda6 	bl	8000150 <strlen>
 8005604:	2300      	movs	r3, #0
 8005606:	930e      	str	r3, [sp, #56]	; 0x38
 8005608:	f8d8 3000 	ldr.w	r3, [r8]
 800560c:	900a      	str	r0, [sp, #40]	; 0x28
 800560e:	3307      	adds	r3, #7
 8005610:	f023 0307 	bic.w	r3, r3, #7
 8005614:	f103 0208 	add.w	r2, r3, #8
 8005618:	f894 9018 	ldrb.w	r9, [r4, #24]
 800561c:	f8d4 b000 	ldr.w	fp, [r4]
 8005620:	f8c8 2000 	str.w	r2, [r8]
 8005624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005628:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800562c:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8005630:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8005634:	930b      	str	r3, [sp, #44]	; 0x2c
 8005636:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800563a:	4640      	mov	r0, r8
 800563c:	4b9c      	ldr	r3, [pc, #624]	; (80058b0 <_printf_float+0x2cc>)
 800563e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005640:	f7fb f9e4 	bl	8000a0c <__aeabi_dcmpun>
 8005644:	bb70      	cbnz	r0, 80056a4 <_printf_float+0xc0>
 8005646:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800564a:	4640      	mov	r0, r8
 800564c:	4b98      	ldr	r3, [pc, #608]	; (80058b0 <_printf_float+0x2cc>)
 800564e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005650:	f7fb f9be 	bl	80009d0 <__aeabi_dcmple>
 8005654:	bb30      	cbnz	r0, 80056a4 <_printf_float+0xc0>
 8005656:	2200      	movs	r2, #0
 8005658:	2300      	movs	r3, #0
 800565a:	4640      	mov	r0, r8
 800565c:	4651      	mov	r1, sl
 800565e:	f7fb f9ad 	bl	80009bc <__aeabi_dcmplt>
 8005662:	b110      	cbz	r0, 800566a <_printf_float+0x86>
 8005664:	232d      	movs	r3, #45	; 0x2d
 8005666:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800566a:	4b92      	ldr	r3, [pc, #584]	; (80058b4 <_printf_float+0x2d0>)
 800566c:	4892      	ldr	r0, [pc, #584]	; (80058b8 <_printf_float+0x2d4>)
 800566e:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8005672:	bf94      	ite	ls
 8005674:	4698      	movls	r8, r3
 8005676:	4680      	movhi	r8, r0
 8005678:	2303      	movs	r3, #3
 800567a:	f04f 0a00 	mov.w	sl, #0
 800567e:	6123      	str	r3, [r4, #16]
 8005680:	f02b 0304 	bic.w	r3, fp, #4
 8005684:	6023      	str	r3, [r4, #0]
 8005686:	4633      	mov	r3, r6
 8005688:	4621      	mov	r1, r4
 800568a:	4628      	mov	r0, r5
 800568c:	9700      	str	r7, [sp, #0]
 800568e:	aa0f      	add	r2, sp, #60	; 0x3c
 8005690:	f000 f9d4 	bl	8005a3c <_printf_common>
 8005694:	3001      	adds	r0, #1
 8005696:	f040 8090 	bne.w	80057ba <_printf_float+0x1d6>
 800569a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800569e:	b011      	add	sp, #68	; 0x44
 80056a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056a4:	4642      	mov	r2, r8
 80056a6:	4653      	mov	r3, sl
 80056a8:	4640      	mov	r0, r8
 80056aa:	4651      	mov	r1, sl
 80056ac:	f7fb f9ae 	bl	8000a0c <__aeabi_dcmpun>
 80056b0:	b148      	cbz	r0, 80056c6 <_printf_float+0xe2>
 80056b2:	f1ba 0f00 	cmp.w	sl, #0
 80056b6:	bfb8      	it	lt
 80056b8:	232d      	movlt	r3, #45	; 0x2d
 80056ba:	4880      	ldr	r0, [pc, #512]	; (80058bc <_printf_float+0x2d8>)
 80056bc:	bfb8      	it	lt
 80056be:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80056c2:	4b7f      	ldr	r3, [pc, #508]	; (80058c0 <_printf_float+0x2dc>)
 80056c4:	e7d3      	b.n	800566e <_printf_float+0x8a>
 80056c6:	6863      	ldr	r3, [r4, #4]
 80056c8:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80056cc:	1c5a      	adds	r2, r3, #1
 80056ce:	d142      	bne.n	8005756 <_printf_float+0x172>
 80056d0:	2306      	movs	r3, #6
 80056d2:	6063      	str	r3, [r4, #4]
 80056d4:	2200      	movs	r2, #0
 80056d6:	9206      	str	r2, [sp, #24]
 80056d8:	aa0e      	add	r2, sp, #56	; 0x38
 80056da:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80056de:	aa0d      	add	r2, sp, #52	; 0x34
 80056e0:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80056e4:	9203      	str	r2, [sp, #12]
 80056e6:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80056ea:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80056ee:	6023      	str	r3, [r4, #0]
 80056f0:	6863      	ldr	r3, [r4, #4]
 80056f2:	4642      	mov	r2, r8
 80056f4:	9300      	str	r3, [sp, #0]
 80056f6:	4628      	mov	r0, r5
 80056f8:	4653      	mov	r3, sl
 80056fa:	910b      	str	r1, [sp, #44]	; 0x2c
 80056fc:	f7ff fed4 	bl	80054a8 <__cvt>
 8005700:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005702:	4680      	mov	r8, r0
 8005704:	2947      	cmp	r1, #71	; 0x47
 8005706:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005708:	d108      	bne.n	800571c <_printf_float+0x138>
 800570a:	1cc8      	adds	r0, r1, #3
 800570c:	db02      	blt.n	8005714 <_printf_float+0x130>
 800570e:	6863      	ldr	r3, [r4, #4]
 8005710:	4299      	cmp	r1, r3
 8005712:	dd40      	ble.n	8005796 <_printf_float+0x1b2>
 8005714:	f1a9 0902 	sub.w	r9, r9, #2
 8005718:	fa5f f989 	uxtb.w	r9, r9
 800571c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005720:	d81f      	bhi.n	8005762 <_printf_float+0x17e>
 8005722:	464a      	mov	r2, r9
 8005724:	3901      	subs	r1, #1
 8005726:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800572a:	910d      	str	r1, [sp, #52]	; 0x34
 800572c:	f7ff ff1b 	bl	8005566 <__exponent>
 8005730:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005732:	4682      	mov	sl, r0
 8005734:	1813      	adds	r3, r2, r0
 8005736:	2a01      	cmp	r2, #1
 8005738:	6123      	str	r3, [r4, #16]
 800573a:	dc02      	bgt.n	8005742 <_printf_float+0x15e>
 800573c:	6822      	ldr	r2, [r4, #0]
 800573e:	07d2      	lsls	r2, r2, #31
 8005740:	d501      	bpl.n	8005746 <_printf_float+0x162>
 8005742:	3301      	adds	r3, #1
 8005744:	6123      	str	r3, [r4, #16]
 8005746:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800574a:	2b00      	cmp	r3, #0
 800574c:	d09b      	beq.n	8005686 <_printf_float+0xa2>
 800574e:	232d      	movs	r3, #45	; 0x2d
 8005750:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005754:	e797      	b.n	8005686 <_printf_float+0xa2>
 8005756:	2947      	cmp	r1, #71	; 0x47
 8005758:	d1bc      	bne.n	80056d4 <_printf_float+0xf0>
 800575a:	2b00      	cmp	r3, #0
 800575c:	d1ba      	bne.n	80056d4 <_printf_float+0xf0>
 800575e:	2301      	movs	r3, #1
 8005760:	e7b7      	b.n	80056d2 <_printf_float+0xee>
 8005762:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8005766:	d118      	bne.n	800579a <_printf_float+0x1b6>
 8005768:	2900      	cmp	r1, #0
 800576a:	6863      	ldr	r3, [r4, #4]
 800576c:	dd0b      	ble.n	8005786 <_printf_float+0x1a2>
 800576e:	6121      	str	r1, [r4, #16]
 8005770:	b913      	cbnz	r3, 8005778 <_printf_float+0x194>
 8005772:	6822      	ldr	r2, [r4, #0]
 8005774:	07d0      	lsls	r0, r2, #31
 8005776:	d502      	bpl.n	800577e <_printf_float+0x19a>
 8005778:	3301      	adds	r3, #1
 800577a:	440b      	add	r3, r1
 800577c:	6123      	str	r3, [r4, #16]
 800577e:	f04f 0a00 	mov.w	sl, #0
 8005782:	65a1      	str	r1, [r4, #88]	; 0x58
 8005784:	e7df      	b.n	8005746 <_printf_float+0x162>
 8005786:	b913      	cbnz	r3, 800578e <_printf_float+0x1aa>
 8005788:	6822      	ldr	r2, [r4, #0]
 800578a:	07d2      	lsls	r2, r2, #31
 800578c:	d501      	bpl.n	8005792 <_printf_float+0x1ae>
 800578e:	3302      	adds	r3, #2
 8005790:	e7f4      	b.n	800577c <_printf_float+0x198>
 8005792:	2301      	movs	r3, #1
 8005794:	e7f2      	b.n	800577c <_printf_float+0x198>
 8005796:	f04f 0967 	mov.w	r9, #103	; 0x67
 800579a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800579c:	4299      	cmp	r1, r3
 800579e:	db05      	blt.n	80057ac <_printf_float+0x1c8>
 80057a0:	6823      	ldr	r3, [r4, #0]
 80057a2:	6121      	str	r1, [r4, #16]
 80057a4:	07d8      	lsls	r0, r3, #31
 80057a6:	d5ea      	bpl.n	800577e <_printf_float+0x19a>
 80057a8:	1c4b      	adds	r3, r1, #1
 80057aa:	e7e7      	b.n	800577c <_printf_float+0x198>
 80057ac:	2900      	cmp	r1, #0
 80057ae:	bfcc      	ite	gt
 80057b0:	2201      	movgt	r2, #1
 80057b2:	f1c1 0202 	rsble	r2, r1, #2
 80057b6:	4413      	add	r3, r2
 80057b8:	e7e0      	b.n	800577c <_printf_float+0x198>
 80057ba:	6823      	ldr	r3, [r4, #0]
 80057bc:	055a      	lsls	r2, r3, #21
 80057be:	d407      	bmi.n	80057d0 <_printf_float+0x1ec>
 80057c0:	6923      	ldr	r3, [r4, #16]
 80057c2:	4642      	mov	r2, r8
 80057c4:	4631      	mov	r1, r6
 80057c6:	4628      	mov	r0, r5
 80057c8:	47b8      	blx	r7
 80057ca:	3001      	adds	r0, #1
 80057cc:	d12b      	bne.n	8005826 <_printf_float+0x242>
 80057ce:	e764      	b.n	800569a <_printf_float+0xb6>
 80057d0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80057d4:	f240 80dd 	bls.w	8005992 <_printf_float+0x3ae>
 80057d8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80057dc:	2200      	movs	r2, #0
 80057de:	2300      	movs	r3, #0
 80057e0:	f7fb f8e2 	bl	80009a8 <__aeabi_dcmpeq>
 80057e4:	2800      	cmp	r0, #0
 80057e6:	d033      	beq.n	8005850 <_printf_float+0x26c>
 80057e8:	2301      	movs	r3, #1
 80057ea:	4631      	mov	r1, r6
 80057ec:	4628      	mov	r0, r5
 80057ee:	4a35      	ldr	r2, [pc, #212]	; (80058c4 <_printf_float+0x2e0>)
 80057f0:	47b8      	blx	r7
 80057f2:	3001      	adds	r0, #1
 80057f4:	f43f af51 	beq.w	800569a <_printf_float+0xb6>
 80057f8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80057fc:	429a      	cmp	r2, r3
 80057fe:	db02      	blt.n	8005806 <_printf_float+0x222>
 8005800:	6823      	ldr	r3, [r4, #0]
 8005802:	07d8      	lsls	r0, r3, #31
 8005804:	d50f      	bpl.n	8005826 <_printf_float+0x242>
 8005806:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800580a:	4631      	mov	r1, r6
 800580c:	4628      	mov	r0, r5
 800580e:	47b8      	blx	r7
 8005810:	3001      	adds	r0, #1
 8005812:	f43f af42 	beq.w	800569a <_printf_float+0xb6>
 8005816:	f04f 0800 	mov.w	r8, #0
 800581a:	f104 091a 	add.w	r9, r4, #26
 800581e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005820:	3b01      	subs	r3, #1
 8005822:	4543      	cmp	r3, r8
 8005824:	dc09      	bgt.n	800583a <_printf_float+0x256>
 8005826:	6823      	ldr	r3, [r4, #0]
 8005828:	079b      	lsls	r3, r3, #30
 800582a:	f100 8102 	bmi.w	8005a32 <_printf_float+0x44e>
 800582e:	68e0      	ldr	r0, [r4, #12]
 8005830:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005832:	4298      	cmp	r0, r3
 8005834:	bfb8      	it	lt
 8005836:	4618      	movlt	r0, r3
 8005838:	e731      	b.n	800569e <_printf_float+0xba>
 800583a:	2301      	movs	r3, #1
 800583c:	464a      	mov	r2, r9
 800583e:	4631      	mov	r1, r6
 8005840:	4628      	mov	r0, r5
 8005842:	47b8      	blx	r7
 8005844:	3001      	adds	r0, #1
 8005846:	f43f af28 	beq.w	800569a <_printf_float+0xb6>
 800584a:	f108 0801 	add.w	r8, r8, #1
 800584e:	e7e6      	b.n	800581e <_printf_float+0x23a>
 8005850:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005852:	2b00      	cmp	r3, #0
 8005854:	dc38      	bgt.n	80058c8 <_printf_float+0x2e4>
 8005856:	2301      	movs	r3, #1
 8005858:	4631      	mov	r1, r6
 800585a:	4628      	mov	r0, r5
 800585c:	4a19      	ldr	r2, [pc, #100]	; (80058c4 <_printf_float+0x2e0>)
 800585e:	47b8      	blx	r7
 8005860:	3001      	adds	r0, #1
 8005862:	f43f af1a 	beq.w	800569a <_printf_float+0xb6>
 8005866:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800586a:	4313      	orrs	r3, r2
 800586c:	d102      	bne.n	8005874 <_printf_float+0x290>
 800586e:	6823      	ldr	r3, [r4, #0]
 8005870:	07d9      	lsls	r1, r3, #31
 8005872:	d5d8      	bpl.n	8005826 <_printf_float+0x242>
 8005874:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005878:	4631      	mov	r1, r6
 800587a:	4628      	mov	r0, r5
 800587c:	47b8      	blx	r7
 800587e:	3001      	adds	r0, #1
 8005880:	f43f af0b 	beq.w	800569a <_printf_float+0xb6>
 8005884:	f04f 0900 	mov.w	r9, #0
 8005888:	f104 0a1a 	add.w	sl, r4, #26
 800588c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800588e:	425b      	negs	r3, r3
 8005890:	454b      	cmp	r3, r9
 8005892:	dc01      	bgt.n	8005898 <_printf_float+0x2b4>
 8005894:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005896:	e794      	b.n	80057c2 <_printf_float+0x1de>
 8005898:	2301      	movs	r3, #1
 800589a:	4652      	mov	r2, sl
 800589c:	4631      	mov	r1, r6
 800589e:	4628      	mov	r0, r5
 80058a0:	47b8      	blx	r7
 80058a2:	3001      	adds	r0, #1
 80058a4:	f43f aef9 	beq.w	800569a <_printf_float+0xb6>
 80058a8:	f109 0901 	add.w	r9, r9, #1
 80058ac:	e7ee      	b.n	800588c <_printf_float+0x2a8>
 80058ae:	bf00      	nop
 80058b0:	7fefffff 	.word	0x7fefffff
 80058b4:	0800824c 	.word	0x0800824c
 80058b8:	08008250 	.word	0x08008250
 80058bc:	08008258 	.word	0x08008258
 80058c0:	08008254 	.word	0x08008254
 80058c4:	0800825c 	.word	0x0800825c
 80058c8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80058ca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80058cc:	429a      	cmp	r2, r3
 80058ce:	bfa8      	it	ge
 80058d0:	461a      	movge	r2, r3
 80058d2:	2a00      	cmp	r2, #0
 80058d4:	4691      	mov	r9, r2
 80058d6:	dc37      	bgt.n	8005948 <_printf_float+0x364>
 80058d8:	f04f 0b00 	mov.w	fp, #0
 80058dc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80058e0:	f104 021a 	add.w	r2, r4, #26
 80058e4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80058e8:	ebaa 0309 	sub.w	r3, sl, r9
 80058ec:	455b      	cmp	r3, fp
 80058ee:	dc33      	bgt.n	8005958 <_printf_float+0x374>
 80058f0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80058f4:	429a      	cmp	r2, r3
 80058f6:	db3b      	blt.n	8005970 <_printf_float+0x38c>
 80058f8:	6823      	ldr	r3, [r4, #0]
 80058fa:	07da      	lsls	r2, r3, #31
 80058fc:	d438      	bmi.n	8005970 <_printf_float+0x38c>
 80058fe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005900:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005902:	eba2 030a 	sub.w	r3, r2, sl
 8005906:	eba2 0901 	sub.w	r9, r2, r1
 800590a:	4599      	cmp	r9, r3
 800590c:	bfa8      	it	ge
 800590e:	4699      	movge	r9, r3
 8005910:	f1b9 0f00 	cmp.w	r9, #0
 8005914:	dc34      	bgt.n	8005980 <_printf_float+0x39c>
 8005916:	f04f 0800 	mov.w	r8, #0
 800591a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800591e:	f104 0a1a 	add.w	sl, r4, #26
 8005922:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005926:	1a9b      	subs	r3, r3, r2
 8005928:	eba3 0309 	sub.w	r3, r3, r9
 800592c:	4543      	cmp	r3, r8
 800592e:	f77f af7a 	ble.w	8005826 <_printf_float+0x242>
 8005932:	2301      	movs	r3, #1
 8005934:	4652      	mov	r2, sl
 8005936:	4631      	mov	r1, r6
 8005938:	4628      	mov	r0, r5
 800593a:	47b8      	blx	r7
 800593c:	3001      	adds	r0, #1
 800593e:	f43f aeac 	beq.w	800569a <_printf_float+0xb6>
 8005942:	f108 0801 	add.w	r8, r8, #1
 8005946:	e7ec      	b.n	8005922 <_printf_float+0x33e>
 8005948:	4613      	mov	r3, r2
 800594a:	4631      	mov	r1, r6
 800594c:	4642      	mov	r2, r8
 800594e:	4628      	mov	r0, r5
 8005950:	47b8      	blx	r7
 8005952:	3001      	adds	r0, #1
 8005954:	d1c0      	bne.n	80058d8 <_printf_float+0x2f4>
 8005956:	e6a0      	b.n	800569a <_printf_float+0xb6>
 8005958:	2301      	movs	r3, #1
 800595a:	4631      	mov	r1, r6
 800595c:	4628      	mov	r0, r5
 800595e:	920b      	str	r2, [sp, #44]	; 0x2c
 8005960:	47b8      	blx	r7
 8005962:	3001      	adds	r0, #1
 8005964:	f43f ae99 	beq.w	800569a <_printf_float+0xb6>
 8005968:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800596a:	f10b 0b01 	add.w	fp, fp, #1
 800596e:	e7b9      	b.n	80058e4 <_printf_float+0x300>
 8005970:	4631      	mov	r1, r6
 8005972:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005976:	4628      	mov	r0, r5
 8005978:	47b8      	blx	r7
 800597a:	3001      	adds	r0, #1
 800597c:	d1bf      	bne.n	80058fe <_printf_float+0x31a>
 800597e:	e68c      	b.n	800569a <_printf_float+0xb6>
 8005980:	464b      	mov	r3, r9
 8005982:	4631      	mov	r1, r6
 8005984:	4628      	mov	r0, r5
 8005986:	eb08 020a 	add.w	r2, r8, sl
 800598a:	47b8      	blx	r7
 800598c:	3001      	adds	r0, #1
 800598e:	d1c2      	bne.n	8005916 <_printf_float+0x332>
 8005990:	e683      	b.n	800569a <_printf_float+0xb6>
 8005992:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005994:	2a01      	cmp	r2, #1
 8005996:	dc01      	bgt.n	800599c <_printf_float+0x3b8>
 8005998:	07db      	lsls	r3, r3, #31
 800599a:	d537      	bpl.n	8005a0c <_printf_float+0x428>
 800599c:	2301      	movs	r3, #1
 800599e:	4642      	mov	r2, r8
 80059a0:	4631      	mov	r1, r6
 80059a2:	4628      	mov	r0, r5
 80059a4:	47b8      	blx	r7
 80059a6:	3001      	adds	r0, #1
 80059a8:	f43f ae77 	beq.w	800569a <_printf_float+0xb6>
 80059ac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80059b0:	4631      	mov	r1, r6
 80059b2:	4628      	mov	r0, r5
 80059b4:	47b8      	blx	r7
 80059b6:	3001      	adds	r0, #1
 80059b8:	f43f ae6f 	beq.w	800569a <_printf_float+0xb6>
 80059bc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80059c0:	2200      	movs	r2, #0
 80059c2:	2300      	movs	r3, #0
 80059c4:	f7fa fff0 	bl	80009a8 <__aeabi_dcmpeq>
 80059c8:	b9d8      	cbnz	r0, 8005a02 <_printf_float+0x41e>
 80059ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80059cc:	f108 0201 	add.w	r2, r8, #1
 80059d0:	3b01      	subs	r3, #1
 80059d2:	4631      	mov	r1, r6
 80059d4:	4628      	mov	r0, r5
 80059d6:	47b8      	blx	r7
 80059d8:	3001      	adds	r0, #1
 80059da:	d10e      	bne.n	80059fa <_printf_float+0x416>
 80059dc:	e65d      	b.n	800569a <_printf_float+0xb6>
 80059de:	2301      	movs	r3, #1
 80059e0:	464a      	mov	r2, r9
 80059e2:	4631      	mov	r1, r6
 80059e4:	4628      	mov	r0, r5
 80059e6:	47b8      	blx	r7
 80059e8:	3001      	adds	r0, #1
 80059ea:	f43f ae56 	beq.w	800569a <_printf_float+0xb6>
 80059ee:	f108 0801 	add.w	r8, r8, #1
 80059f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80059f4:	3b01      	subs	r3, #1
 80059f6:	4543      	cmp	r3, r8
 80059f8:	dcf1      	bgt.n	80059de <_printf_float+0x3fa>
 80059fa:	4653      	mov	r3, sl
 80059fc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005a00:	e6e0      	b.n	80057c4 <_printf_float+0x1e0>
 8005a02:	f04f 0800 	mov.w	r8, #0
 8005a06:	f104 091a 	add.w	r9, r4, #26
 8005a0a:	e7f2      	b.n	80059f2 <_printf_float+0x40e>
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	4642      	mov	r2, r8
 8005a10:	e7df      	b.n	80059d2 <_printf_float+0x3ee>
 8005a12:	2301      	movs	r3, #1
 8005a14:	464a      	mov	r2, r9
 8005a16:	4631      	mov	r1, r6
 8005a18:	4628      	mov	r0, r5
 8005a1a:	47b8      	blx	r7
 8005a1c:	3001      	adds	r0, #1
 8005a1e:	f43f ae3c 	beq.w	800569a <_printf_float+0xb6>
 8005a22:	f108 0801 	add.w	r8, r8, #1
 8005a26:	68e3      	ldr	r3, [r4, #12]
 8005a28:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005a2a:	1a5b      	subs	r3, r3, r1
 8005a2c:	4543      	cmp	r3, r8
 8005a2e:	dcf0      	bgt.n	8005a12 <_printf_float+0x42e>
 8005a30:	e6fd      	b.n	800582e <_printf_float+0x24a>
 8005a32:	f04f 0800 	mov.w	r8, #0
 8005a36:	f104 0919 	add.w	r9, r4, #25
 8005a3a:	e7f4      	b.n	8005a26 <_printf_float+0x442>

08005a3c <_printf_common>:
 8005a3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a40:	4616      	mov	r6, r2
 8005a42:	4699      	mov	r9, r3
 8005a44:	688a      	ldr	r2, [r1, #8]
 8005a46:	690b      	ldr	r3, [r1, #16]
 8005a48:	4607      	mov	r7, r0
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	bfb8      	it	lt
 8005a4e:	4613      	movlt	r3, r2
 8005a50:	6033      	str	r3, [r6, #0]
 8005a52:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005a56:	460c      	mov	r4, r1
 8005a58:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005a5c:	b10a      	cbz	r2, 8005a62 <_printf_common+0x26>
 8005a5e:	3301      	adds	r3, #1
 8005a60:	6033      	str	r3, [r6, #0]
 8005a62:	6823      	ldr	r3, [r4, #0]
 8005a64:	0699      	lsls	r1, r3, #26
 8005a66:	bf42      	ittt	mi
 8005a68:	6833      	ldrmi	r3, [r6, #0]
 8005a6a:	3302      	addmi	r3, #2
 8005a6c:	6033      	strmi	r3, [r6, #0]
 8005a6e:	6825      	ldr	r5, [r4, #0]
 8005a70:	f015 0506 	ands.w	r5, r5, #6
 8005a74:	d106      	bne.n	8005a84 <_printf_common+0x48>
 8005a76:	f104 0a19 	add.w	sl, r4, #25
 8005a7a:	68e3      	ldr	r3, [r4, #12]
 8005a7c:	6832      	ldr	r2, [r6, #0]
 8005a7e:	1a9b      	subs	r3, r3, r2
 8005a80:	42ab      	cmp	r3, r5
 8005a82:	dc28      	bgt.n	8005ad6 <_printf_common+0x9a>
 8005a84:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005a88:	1e13      	subs	r3, r2, #0
 8005a8a:	6822      	ldr	r2, [r4, #0]
 8005a8c:	bf18      	it	ne
 8005a8e:	2301      	movne	r3, #1
 8005a90:	0692      	lsls	r2, r2, #26
 8005a92:	d42d      	bmi.n	8005af0 <_printf_common+0xb4>
 8005a94:	4649      	mov	r1, r9
 8005a96:	4638      	mov	r0, r7
 8005a98:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005a9c:	47c0      	blx	r8
 8005a9e:	3001      	adds	r0, #1
 8005aa0:	d020      	beq.n	8005ae4 <_printf_common+0xa8>
 8005aa2:	6823      	ldr	r3, [r4, #0]
 8005aa4:	68e5      	ldr	r5, [r4, #12]
 8005aa6:	f003 0306 	and.w	r3, r3, #6
 8005aaa:	2b04      	cmp	r3, #4
 8005aac:	bf18      	it	ne
 8005aae:	2500      	movne	r5, #0
 8005ab0:	6832      	ldr	r2, [r6, #0]
 8005ab2:	f04f 0600 	mov.w	r6, #0
 8005ab6:	68a3      	ldr	r3, [r4, #8]
 8005ab8:	bf08      	it	eq
 8005aba:	1aad      	subeq	r5, r5, r2
 8005abc:	6922      	ldr	r2, [r4, #16]
 8005abe:	bf08      	it	eq
 8005ac0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005ac4:	4293      	cmp	r3, r2
 8005ac6:	bfc4      	itt	gt
 8005ac8:	1a9b      	subgt	r3, r3, r2
 8005aca:	18ed      	addgt	r5, r5, r3
 8005acc:	341a      	adds	r4, #26
 8005ace:	42b5      	cmp	r5, r6
 8005ad0:	d11a      	bne.n	8005b08 <_printf_common+0xcc>
 8005ad2:	2000      	movs	r0, #0
 8005ad4:	e008      	b.n	8005ae8 <_printf_common+0xac>
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	4652      	mov	r2, sl
 8005ada:	4649      	mov	r1, r9
 8005adc:	4638      	mov	r0, r7
 8005ade:	47c0      	blx	r8
 8005ae0:	3001      	adds	r0, #1
 8005ae2:	d103      	bne.n	8005aec <_printf_common+0xb0>
 8005ae4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005ae8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005aec:	3501      	adds	r5, #1
 8005aee:	e7c4      	b.n	8005a7a <_printf_common+0x3e>
 8005af0:	2030      	movs	r0, #48	; 0x30
 8005af2:	18e1      	adds	r1, r4, r3
 8005af4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005af8:	1c5a      	adds	r2, r3, #1
 8005afa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005afe:	4422      	add	r2, r4
 8005b00:	3302      	adds	r3, #2
 8005b02:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005b06:	e7c5      	b.n	8005a94 <_printf_common+0x58>
 8005b08:	2301      	movs	r3, #1
 8005b0a:	4622      	mov	r2, r4
 8005b0c:	4649      	mov	r1, r9
 8005b0e:	4638      	mov	r0, r7
 8005b10:	47c0      	blx	r8
 8005b12:	3001      	adds	r0, #1
 8005b14:	d0e6      	beq.n	8005ae4 <_printf_common+0xa8>
 8005b16:	3601      	adds	r6, #1
 8005b18:	e7d9      	b.n	8005ace <_printf_common+0x92>
	...

08005b1c <_printf_i>:
 8005b1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b20:	460c      	mov	r4, r1
 8005b22:	7e27      	ldrb	r7, [r4, #24]
 8005b24:	4691      	mov	r9, r2
 8005b26:	2f78      	cmp	r7, #120	; 0x78
 8005b28:	4680      	mov	r8, r0
 8005b2a:	469a      	mov	sl, r3
 8005b2c:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005b2e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005b32:	d807      	bhi.n	8005b44 <_printf_i+0x28>
 8005b34:	2f62      	cmp	r7, #98	; 0x62
 8005b36:	d80a      	bhi.n	8005b4e <_printf_i+0x32>
 8005b38:	2f00      	cmp	r7, #0
 8005b3a:	f000 80d9 	beq.w	8005cf0 <_printf_i+0x1d4>
 8005b3e:	2f58      	cmp	r7, #88	; 0x58
 8005b40:	f000 80a4 	beq.w	8005c8c <_printf_i+0x170>
 8005b44:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005b48:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005b4c:	e03a      	b.n	8005bc4 <_printf_i+0xa8>
 8005b4e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005b52:	2b15      	cmp	r3, #21
 8005b54:	d8f6      	bhi.n	8005b44 <_printf_i+0x28>
 8005b56:	a001      	add	r0, pc, #4	; (adr r0, 8005b5c <_printf_i+0x40>)
 8005b58:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005b5c:	08005bb5 	.word	0x08005bb5
 8005b60:	08005bc9 	.word	0x08005bc9
 8005b64:	08005b45 	.word	0x08005b45
 8005b68:	08005b45 	.word	0x08005b45
 8005b6c:	08005b45 	.word	0x08005b45
 8005b70:	08005b45 	.word	0x08005b45
 8005b74:	08005bc9 	.word	0x08005bc9
 8005b78:	08005b45 	.word	0x08005b45
 8005b7c:	08005b45 	.word	0x08005b45
 8005b80:	08005b45 	.word	0x08005b45
 8005b84:	08005b45 	.word	0x08005b45
 8005b88:	08005cd7 	.word	0x08005cd7
 8005b8c:	08005bf9 	.word	0x08005bf9
 8005b90:	08005cb9 	.word	0x08005cb9
 8005b94:	08005b45 	.word	0x08005b45
 8005b98:	08005b45 	.word	0x08005b45
 8005b9c:	08005cf9 	.word	0x08005cf9
 8005ba0:	08005b45 	.word	0x08005b45
 8005ba4:	08005bf9 	.word	0x08005bf9
 8005ba8:	08005b45 	.word	0x08005b45
 8005bac:	08005b45 	.word	0x08005b45
 8005bb0:	08005cc1 	.word	0x08005cc1
 8005bb4:	680b      	ldr	r3, [r1, #0]
 8005bb6:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005bba:	1d1a      	adds	r2, r3, #4
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	600a      	str	r2, [r1, #0]
 8005bc0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	e0a4      	b.n	8005d12 <_printf_i+0x1f6>
 8005bc8:	6825      	ldr	r5, [r4, #0]
 8005bca:	6808      	ldr	r0, [r1, #0]
 8005bcc:	062e      	lsls	r6, r5, #24
 8005bce:	f100 0304 	add.w	r3, r0, #4
 8005bd2:	d50a      	bpl.n	8005bea <_printf_i+0xce>
 8005bd4:	6805      	ldr	r5, [r0, #0]
 8005bd6:	600b      	str	r3, [r1, #0]
 8005bd8:	2d00      	cmp	r5, #0
 8005bda:	da03      	bge.n	8005be4 <_printf_i+0xc8>
 8005bdc:	232d      	movs	r3, #45	; 0x2d
 8005bde:	426d      	negs	r5, r5
 8005be0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005be4:	230a      	movs	r3, #10
 8005be6:	485e      	ldr	r0, [pc, #376]	; (8005d60 <_printf_i+0x244>)
 8005be8:	e019      	b.n	8005c1e <_printf_i+0x102>
 8005bea:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005bee:	6805      	ldr	r5, [r0, #0]
 8005bf0:	600b      	str	r3, [r1, #0]
 8005bf2:	bf18      	it	ne
 8005bf4:	b22d      	sxthne	r5, r5
 8005bf6:	e7ef      	b.n	8005bd8 <_printf_i+0xbc>
 8005bf8:	680b      	ldr	r3, [r1, #0]
 8005bfa:	6825      	ldr	r5, [r4, #0]
 8005bfc:	1d18      	adds	r0, r3, #4
 8005bfe:	6008      	str	r0, [r1, #0]
 8005c00:	0628      	lsls	r0, r5, #24
 8005c02:	d501      	bpl.n	8005c08 <_printf_i+0xec>
 8005c04:	681d      	ldr	r5, [r3, #0]
 8005c06:	e002      	b.n	8005c0e <_printf_i+0xf2>
 8005c08:	0669      	lsls	r1, r5, #25
 8005c0a:	d5fb      	bpl.n	8005c04 <_printf_i+0xe8>
 8005c0c:	881d      	ldrh	r5, [r3, #0]
 8005c0e:	2f6f      	cmp	r7, #111	; 0x6f
 8005c10:	bf0c      	ite	eq
 8005c12:	2308      	moveq	r3, #8
 8005c14:	230a      	movne	r3, #10
 8005c16:	4852      	ldr	r0, [pc, #328]	; (8005d60 <_printf_i+0x244>)
 8005c18:	2100      	movs	r1, #0
 8005c1a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005c1e:	6866      	ldr	r6, [r4, #4]
 8005c20:	2e00      	cmp	r6, #0
 8005c22:	bfa8      	it	ge
 8005c24:	6821      	ldrge	r1, [r4, #0]
 8005c26:	60a6      	str	r6, [r4, #8]
 8005c28:	bfa4      	itt	ge
 8005c2a:	f021 0104 	bicge.w	r1, r1, #4
 8005c2e:	6021      	strge	r1, [r4, #0]
 8005c30:	b90d      	cbnz	r5, 8005c36 <_printf_i+0x11a>
 8005c32:	2e00      	cmp	r6, #0
 8005c34:	d04d      	beq.n	8005cd2 <_printf_i+0x1b6>
 8005c36:	4616      	mov	r6, r2
 8005c38:	fbb5 f1f3 	udiv	r1, r5, r3
 8005c3c:	fb03 5711 	mls	r7, r3, r1, r5
 8005c40:	5dc7      	ldrb	r7, [r0, r7]
 8005c42:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005c46:	462f      	mov	r7, r5
 8005c48:	42bb      	cmp	r3, r7
 8005c4a:	460d      	mov	r5, r1
 8005c4c:	d9f4      	bls.n	8005c38 <_printf_i+0x11c>
 8005c4e:	2b08      	cmp	r3, #8
 8005c50:	d10b      	bne.n	8005c6a <_printf_i+0x14e>
 8005c52:	6823      	ldr	r3, [r4, #0]
 8005c54:	07df      	lsls	r7, r3, #31
 8005c56:	d508      	bpl.n	8005c6a <_printf_i+0x14e>
 8005c58:	6923      	ldr	r3, [r4, #16]
 8005c5a:	6861      	ldr	r1, [r4, #4]
 8005c5c:	4299      	cmp	r1, r3
 8005c5e:	bfde      	ittt	le
 8005c60:	2330      	movle	r3, #48	; 0x30
 8005c62:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005c66:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8005c6a:	1b92      	subs	r2, r2, r6
 8005c6c:	6122      	str	r2, [r4, #16]
 8005c6e:	464b      	mov	r3, r9
 8005c70:	4621      	mov	r1, r4
 8005c72:	4640      	mov	r0, r8
 8005c74:	f8cd a000 	str.w	sl, [sp]
 8005c78:	aa03      	add	r2, sp, #12
 8005c7a:	f7ff fedf 	bl	8005a3c <_printf_common>
 8005c7e:	3001      	adds	r0, #1
 8005c80:	d14c      	bne.n	8005d1c <_printf_i+0x200>
 8005c82:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005c86:	b004      	add	sp, #16
 8005c88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c8c:	4834      	ldr	r0, [pc, #208]	; (8005d60 <_printf_i+0x244>)
 8005c8e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005c92:	680e      	ldr	r6, [r1, #0]
 8005c94:	6823      	ldr	r3, [r4, #0]
 8005c96:	f856 5b04 	ldr.w	r5, [r6], #4
 8005c9a:	061f      	lsls	r7, r3, #24
 8005c9c:	600e      	str	r6, [r1, #0]
 8005c9e:	d514      	bpl.n	8005cca <_printf_i+0x1ae>
 8005ca0:	07d9      	lsls	r1, r3, #31
 8005ca2:	bf44      	itt	mi
 8005ca4:	f043 0320 	orrmi.w	r3, r3, #32
 8005ca8:	6023      	strmi	r3, [r4, #0]
 8005caa:	b91d      	cbnz	r5, 8005cb4 <_printf_i+0x198>
 8005cac:	6823      	ldr	r3, [r4, #0]
 8005cae:	f023 0320 	bic.w	r3, r3, #32
 8005cb2:	6023      	str	r3, [r4, #0]
 8005cb4:	2310      	movs	r3, #16
 8005cb6:	e7af      	b.n	8005c18 <_printf_i+0xfc>
 8005cb8:	6823      	ldr	r3, [r4, #0]
 8005cba:	f043 0320 	orr.w	r3, r3, #32
 8005cbe:	6023      	str	r3, [r4, #0]
 8005cc0:	2378      	movs	r3, #120	; 0x78
 8005cc2:	4828      	ldr	r0, [pc, #160]	; (8005d64 <_printf_i+0x248>)
 8005cc4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005cc8:	e7e3      	b.n	8005c92 <_printf_i+0x176>
 8005cca:	065e      	lsls	r6, r3, #25
 8005ccc:	bf48      	it	mi
 8005cce:	b2ad      	uxthmi	r5, r5
 8005cd0:	e7e6      	b.n	8005ca0 <_printf_i+0x184>
 8005cd2:	4616      	mov	r6, r2
 8005cd4:	e7bb      	b.n	8005c4e <_printf_i+0x132>
 8005cd6:	680b      	ldr	r3, [r1, #0]
 8005cd8:	6826      	ldr	r6, [r4, #0]
 8005cda:	1d1d      	adds	r5, r3, #4
 8005cdc:	6960      	ldr	r0, [r4, #20]
 8005cde:	600d      	str	r5, [r1, #0]
 8005ce0:	0635      	lsls	r5, r6, #24
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	d501      	bpl.n	8005cea <_printf_i+0x1ce>
 8005ce6:	6018      	str	r0, [r3, #0]
 8005ce8:	e002      	b.n	8005cf0 <_printf_i+0x1d4>
 8005cea:	0671      	lsls	r1, r6, #25
 8005cec:	d5fb      	bpl.n	8005ce6 <_printf_i+0x1ca>
 8005cee:	8018      	strh	r0, [r3, #0]
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	4616      	mov	r6, r2
 8005cf4:	6123      	str	r3, [r4, #16]
 8005cf6:	e7ba      	b.n	8005c6e <_printf_i+0x152>
 8005cf8:	680b      	ldr	r3, [r1, #0]
 8005cfa:	1d1a      	adds	r2, r3, #4
 8005cfc:	600a      	str	r2, [r1, #0]
 8005cfe:	681e      	ldr	r6, [r3, #0]
 8005d00:	2100      	movs	r1, #0
 8005d02:	4630      	mov	r0, r6
 8005d04:	6862      	ldr	r2, [r4, #4]
 8005d06:	f000 fed9 	bl	8006abc <memchr>
 8005d0a:	b108      	cbz	r0, 8005d10 <_printf_i+0x1f4>
 8005d0c:	1b80      	subs	r0, r0, r6
 8005d0e:	6060      	str	r0, [r4, #4]
 8005d10:	6863      	ldr	r3, [r4, #4]
 8005d12:	6123      	str	r3, [r4, #16]
 8005d14:	2300      	movs	r3, #0
 8005d16:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d1a:	e7a8      	b.n	8005c6e <_printf_i+0x152>
 8005d1c:	4632      	mov	r2, r6
 8005d1e:	4649      	mov	r1, r9
 8005d20:	4640      	mov	r0, r8
 8005d22:	6923      	ldr	r3, [r4, #16]
 8005d24:	47d0      	blx	sl
 8005d26:	3001      	adds	r0, #1
 8005d28:	d0ab      	beq.n	8005c82 <_printf_i+0x166>
 8005d2a:	6823      	ldr	r3, [r4, #0]
 8005d2c:	079b      	lsls	r3, r3, #30
 8005d2e:	d413      	bmi.n	8005d58 <_printf_i+0x23c>
 8005d30:	68e0      	ldr	r0, [r4, #12]
 8005d32:	9b03      	ldr	r3, [sp, #12]
 8005d34:	4298      	cmp	r0, r3
 8005d36:	bfb8      	it	lt
 8005d38:	4618      	movlt	r0, r3
 8005d3a:	e7a4      	b.n	8005c86 <_printf_i+0x16a>
 8005d3c:	2301      	movs	r3, #1
 8005d3e:	4632      	mov	r2, r6
 8005d40:	4649      	mov	r1, r9
 8005d42:	4640      	mov	r0, r8
 8005d44:	47d0      	blx	sl
 8005d46:	3001      	adds	r0, #1
 8005d48:	d09b      	beq.n	8005c82 <_printf_i+0x166>
 8005d4a:	3501      	adds	r5, #1
 8005d4c:	68e3      	ldr	r3, [r4, #12]
 8005d4e:	9903      	ldr	r1, [sp, #12]
 8005d50:	1a5b      	subs	r3, r3, r1
 8005d52:	42ab      	cmp	r3, r5
 8005d54:	dcf2      	bgt.n	8005d3c <_printf_i+0x220>
 8005d56:	e7eb      	b.n	8005d30 <_printf_i+0x214>
 8005d58:	2500      	movs	r5, #0
 8005d5a:	f104 0619 	add.w	r6, r4, #25
 8005d5e:	e7f5      	b.n	8005d4c <_printf_i+0x230>
 8005d60:	0800825e 	.word	0x0800825e
 8005d64:	0800826f 	.word	0x0800826f

08005d68 <_vsiprintf_r>:
 8005d68:	b500      	push	{lr}
 8005d6a:	b09b      	sub	sp, #108	; 0x6c
 8005d6c:	9100      	str	r1, [sp, #0]
 8005d6e:	9104      	str	r1, [sp, #16]
 8005d70:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005d74:	9105      	str	r1, [sp, #20]
 8005d76:	9102      	str	r1, [sp, #8]
 8005d78:	4905      	ldr	r1, [pc, #20]	; (8005d90 <_vsiprintf_r+0x28>)
 8005d7a:	9103      	str	r1, [sp, #12]
 8005d7c:	4669      	mov	r1, sp
 8005d7e:	f001 fb3d 	bl	80073fc <_svfiprintf_r>
 8005d82:	2200      	movs	r2, #0
 8005d84:	9b00      	ldr	r3, [sp, #0]
 8005d86:	701a      	strb	r2, [r3, #0]
 8005d88:	b01b      	add	sp, #108	; 0x6c
 8005d8a:	f85d fb04 	ldr.w	pc, [sp], #4
 8005d8e:	bf00      	nop
 8005d90:	ffff0208 	.word	0xffff0208

08005d94 <vsiprintf>:
 8005d94:	4613      	mov	r3, r2
 8005d96:	460a      	mov	r2, r1
 8005d98:	4601      	mov	r1, r0
 8005d9a:	4802      	ldr	r0, [pc, #8]	; (8005da4 <vsiprintf+0x10>)
 8005d9c:	6800      	ldr	r0, [r0, #0]
 8005d9e:	f7ff bfe3 	b.w	8005d68 <_vsiprintf_r>
 8005da2:	bf00      	nop
 8005da4:	2000010c 	.word	0x2000010c

08005da8 <quorem>:
 8005da8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dac:	6903      	ldr	r3, [r0, #16]
 8005dae:	690c      	ldr	r4, [r1, #16]
 8005db0:	4607      	mov	r7, r0
 8005db2:	42a3      	cmp	r3, r4
 8005db4:	f2c0 8083 	blt.w	8005ebe <quorem+0x116>
 8005db8:	3c01      	subs	r4, #1
 8005dba:	f100 0514 	add.w	r5, r0, #20
 8005dbe:	f101 0814 	add.w	r8, r1, #20
 8005dc2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005dc6:	9301      	str	r3, [sp, #4]
 8005dc8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005dcc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005dd0:	3301      	adds	r3, #1
 8005dd2:	429a      	cmp	r2, r3
 8005dd4:	fbb2 f6f3 	udiv	r6, r2, r3
 8005dd8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005ddc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005de0:	d332      	bcc.n	8005e48 <quorem+0xa0>
 8005de2:	f04f 0e00 	mov.w	lr, #0
 8005de6:	4640      	mov	r0, r8
 8005de8:	46ac      	mov	ip, r5
 8005dea:	46f2      	mov	sl, lr
 8005dec:	f850 2b04 	ldr.w	r2, [r0], #4
 8005df0:	b293      	uxth	r3, r2
 8005df2:	fb06 e303 	mla	r3, r6, r3, lr
 8005df6:	0c12      	lsrs	r2, r2, #16
 8005df8:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005dfc:	fb06 e202 	mla	r2, r6, r2, lr
 8005e00:	b29b      	uxth	r3, r3
 8005e02:	ebaa 0303 	sub.w	r3, sl, r3
 8005e06:	f8dc a000 	ldr.w	sl, [ip]
 8005e0a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005e0e:	fa1f fa8a 	uxth.w	sl, sl
 8005e12:	4453      	add	r3, sl
 8005e14:	fa1f fa82 	uxth.w	sl, r2
 8005e18:	f8dc 2000 	ldr.w	r2, [ip]
 8005e1c:	4581      	cmp	r9, r0
 8005e1e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8005e22:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005e26:	b29b      	uxth	r3, r3
 8005e28:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e2c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005e30:	f84c 3b04 	str.w	r3, [ip], #4
 8005e34:	d2da      	bcs.n	8005dec <quorem+0x44>
 8005e36:	f855 300b 	ldr.w	r3, [r5, fp]
 8005e3a:	b92b      	cbnz	r3, 8005e48 <quorem+0xa0>
 8005e3c:	9b01      	ldr	r3, [sp, #4]
 8005e3e:	3b04      	subs	r3, #4
 8005e40:	429d      	cmp	r5, r3
 8005e42:	461a      	mov	r2, r3
 8005e44:	d32f      	bcc.n	8005ea6 <quorem+0xfe>
 8005e46:	613c      	str	r4, [r7, #16]
 8005e48:	4638      	mov	r0, r7
 8005e4a:	f001 f8bf 	bl	8006fcc <__mcmp>
 8005e4e:	2800      	cmp	r0, #0
 8005e50:	db25      	blt.n	8005e9e <quorem+0xf6>
 8005e52:	4628      	mov	r0, r5
 8005e54:	f04f 0c00 	mov.w	ip, #0
 8005e58:	3601      	adds	r6, #1
 8005e5a:	f858 1b04 	ldr.w	r1, [r8], #4
 8005e5e:	f8d0 e000 	ldr.w	lr, [r0]
 8005e62:	b28b      	uxth	r3, r1
 8005e64:	ebac 0303 	sub.w	r3, ip, r3
 8005e68:	fa1f f28e 	uxth.w	r2, lr
 8005e6c:	4413      	add	r3, r2
 8005e6e:	0c0a      	lsrs	r2, r1, #16
 8005e70:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005e74:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005e78:	b29b      	uxth	r3, r3
 8005e7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e7e:	45c1      	cmp	r9, r8
 8005e80:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005e84:	f840 3b04 	str.w	r3, [r0], #4
 8005e88:	d2e7      	bcs.n	8005e5a <quorem+0xb2>
 8005e8a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005e8e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005e92:	b922      	cbnz	r2, 8005e9e <quorem+0xf6>
 8005e94:	3b04      	subs	r3, #4
 8005e96:	429d      	cmp	r5, r3
 8005e98:	461a      	mov	r2, r3
 8005e9a:	d30a      	bcc.n	8005eb2 <quorem+0x10a>
 8005e9c:	613c      	str	r4, [r7, #16]
 8005e9e:	4630      	mov	r0, r6
 8005ea0:	b003      	add	sp, #12
 8005ea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ea6:	6812      	ldr	r2, [r2, #0]
 8005ea8:	3b04      	subs	r3, #4
 8005eaa:	2a00      	cmp	r2, #0
 8005eac:	d1cb      	bne.n	8005e46 <quorem+0x9e>
 8005eae:	3c01      	subs	r4, #1
 8005eb0:	e7c6      	b.n	8005e40 <quorem+0x98>
 8005eb2:	6812      	ldr	r2, [r2, #0]
 8005eb4:	3b04      	subs	r3, #4
 8005eb6:	2a00      	cmp	r2, #0
 8005eb8:	d1f0      	bne.n	8005e9c <quorem+0xf4>
 8005eba:	3c01      	subs	r4, #1
 8005ebc:	e7eb      	b.n	8005e96 <quorem+0xee>
 8005ebe:	2000      	movs	r0, #0
 8005ec0:	e7ee      	b.n	8005ea0 <quorem+0xf8>
 8005ec2:	0000      	movs	r0, r0
 8005ec4:	0000      	movs	r0, r0
	...

08005ec8 <_dtoa_r>:
 8005ec8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ecc:	4616      	mov	r6, r2
 8005ece:	461f      	mov	r7, r3
 8005ed0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005ed2:	b099      	sub	sp, #100	; 0x64
 8005ed4:	4605      	mov	r5, r0
 8005ed6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8005eda:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8005ede:	b974      	cbnz	r4, 8005efe <_dtoa_r+0x36>
 8005ee0:	2010      	movs	r0, #16
 8005ee2:	f000 fde3 	bl	8006aac <malloc>
 8005ee6:	4602      	mov	r2, r0
 8005ee8:	6268      	str	r0, [r5, #36]	; 0x24
 8005eea:	b920      	cbnz	r0, 8005ef6 <_dtoa_r+0x2e>
 8005eec:	21ea      	movs	r1, #234	; 0xea
 8005eee:	4bae      	ldr	r3, [pc, #696]	; (80061a8 <_dtoa_r+0x2e0>)
 8005ef0:	48ae      	ldr	r0, [pc, #696]	; (80061ac <_dtoa_r+0x2e4>)
 8005ef2:	f001 fb93 	bl	800761c <__assert_func>
 8005ef6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005efa:	6004      	str	r4, [r0, #0]
 8005efc:	60c4      	str	r4, [r0, #12]
 8005efe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005f00:	6819      	ldr	r1, [r3, #0]
 8005f02:	b151      	cbz	r1, 8005f1a <_dtoa_r+0x52>
 8005f04:	685a      	ldr	r2, [r3, #4]
 8005f06:	2301      	movs	r3, #1
 8005f08:	4093      	lsls	r3, r2
 8005f0a:	604a      	str	r2, [r1, #4]
 8005f0c:	608b      	str	r3, [r1, #8]
 8005f0e:	4628      	mov	r0, r5
 8005f10:	f000 fe22 	bl	8006b58 <_Bfree>
 8005f14:	2200      	movs	r2, #0
 8005f16:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005f18:	601a      	str	r2, [r3, #0]
 8005f1a:	1e3b      	subs	r3, r7, #0
 8005f1c:	bfaf      	iteee	ge
 8005f1e:	2300      	movge	r3, #0
 8005f20:	2201      	movlt	r2, #1
 8005f22:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005f26:	9305      	strlt	r3, [sp, #20]
 8005f28:	bfa8      	it	ge
 8005f2a:	f8c8 3000 	strge.w	r3, [r8]
 8005f2e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8005f32:	4b9f      	ldr	r3, [pc, #636]	; (80061b0 <_dtoa_r+0x2e8>)
 8005f34:	bfb8      	it	lt
 8005f36:	f8c8 2000 	strlt.w	r2, [r8]
 8005f3a:	ea33 0309 	bics.w	r3, r3, r9
 8005f3e:	d119      	bne.n	8005f74 <_dtoa_r+0xac>
 8005f40:	f242 730f 	movw	r3, #9999	; 0x270f
 8005f44:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005f46:	6013      	str	r3, [r2, #0]
 8005f48:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005f4c:	4333      	orrs	r3, r6
 8005f4e:	f000 8580 	beq.w	8006a52 <_dtoa_r+0xb8a>
 8005f52:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005f54:	b953      	cbnz	r3, 8005f6c <_dtoa_r+0xa4>
 8005f56:	4b97      	ldr	r3, [pc, #604]	; (80061b4 <_dtoa_r+0x2ec>)
 8005f58:	e022      	b.n	8005fa0 <_dtoa_r+0xd8>
 8005f5a:	4b97      	ldr	r3, [pc, #604]	; (80061b8 <_dtoa_r+0x2f0>)
 8005f5c:	9308      	str	r3, [sp, #32]
 8005f5e:	3308      	adds	r3, #8
 8005f60:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8005f62:	6013      	str	r3, [r2, #0]
 8005f64:	9808      	ldr	r0, [sp, #32]
 8005f66:	b019      	add	sp, #100	; 0x64
 8005f68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f6c:	4b91      	ldr	r3, [pc, #580]	; (80061b4 <_dtoa_r+0x2ec>)
 8005f6e:	9308      	str	r3, [sp, #32]
 8005f70:	3303      	adds	r3, #3
 8005f72:	e7f5      	b.n	8005f60 <_dtoa_r+0x98>
 8005f74:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005f78:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8005f7c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005f80:	2200      	movs	r2, #0
 8005f82:	2300      	movs	r3, #0
 8005f84:	f7fa fd10 	bl	80009a8 <__aeabi_dcmpeq>
 8005f88:	4680      	mov	r8, r0
 8005f8a:	b158      	cbz	r0, 8005fa4 <_dtoa_r+0xdc>
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005f90:	6013      	str	r3, [r2, #0]
 8005f92:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	f000 8559 	beq.w	8006a4c <_dtoa_r+0xb84>
 8005f9a:	4888      	ldr	r0, [pc, #544]	; (80061bc <_dtoa_r+0x2f4>)
 8005f9c:	6018      	str	r0, [r3, #0]
 8005f9e:	1e43      	subs	r3, r0, #1
 8005fa0:	9308      	str	r3, [sp, #32]
 8005fa2:	e7df      	b.n	8005f64 <_dtoa_r+0x9c>
 8005fa4:	ab16      	add	r3, sp, #88	; 0x58
 8005fa6:	9301      	str	r3, [sp, #4]
 8005fa8:	ab17      	add	r3, sp, #92	; 0x5c
 8005faa:	9300      	str	r3, [sp, #0]
 8005fac:	4628      	mov	r0, r5
 8005fae:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005fb2:	f001 f8b7 	bl	8007124 <__d2b>
 8005fb6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8005fba:	4682      	mov	sl, r0
 8005fbc:	2c00      	cmp	r4, #0
 8005fbe:	d07e      	beq.n	80060be <_dtoa_r+0x1f6>
 8005fc0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005fc4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005fc6:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8005fca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005fce:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8005fd2:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8005fd6:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8005fda:	2200      	movs	r2, #0
 8005fdc:	4b78      	ldr	r3, [pc, #480]	; (80061c0 <_dtoa_r+0x2f8>)
 8005fde:	f7fa f8c3 	bl	8000168 <__aeabi_dsub>
 8005fe2:	a36b      	add	r3, pc, #428	; (adr r3, 8006190 <_dtoa_r+0x2c8>)
 8005fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fe8:	f7fa fa76 	bl	80004d8 <__aeabi_dmul>
 8005fec:	a36a      	add	r3, pc, #424	; (adr r3, 8006198 <_dtoa_r+0x2d0>)
 8005fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ff2:	f7fa f8bb 	bl	800016c <__adddf3>
 8005ff6:	4606      	mov	r6, r0
 8005ff8:	4620      	mov	r0, r4
 8005ffa:	460f      	mov	r7, r1
 8005ffc:	f7fa fa02 	bl	8000404 <__aeabi_i2d>
 8006000:	a367      	add	r3, pc, #412	; (adr r3, 80061a0 <_dtoa_r+0x2d8>)
 8006002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006006:	f7fa fa67 	bl	80004d8 <__aeabi_dmul>
 800600a:	4602      	mov	r2, r0
 800600c:	460b      	mov	r3, r1
 800600e:	4630      	mov	r0, r6
 8006010:	4639      	mov	r1, r7
 8006012:	f7fa f8ab 	bl	800016c <__adddf3>
 8006016:	4606      	mov	r6, r0
 8006018:	460f      	mov	r7, r1
 800601a:	f7fa fd0d 	bl	8000a38 <__aeabi_d2iz>
 800601e:	2200      	movs	r2, #0
 8006020:	4681      	mov	r9, r0
 8006022:	2300      	movs	r3, #0
 8006024:	4630      	mov	r0, r6
 8006026:	4639      	mov	r1, r7
 8006028:	f7fa fcc8 	bl	80009bc <__aeabi_dcmplt>
 800602c:	b148      	cbz	r0, 8006042 <_dtoa_r+0x17a>
 800602e:	4648      	mov	r0, r9
 8006030:	f7fa f9e8 	bl	8000404 <__aeabi_i2d>
 8006034:	4632      	mov	r2, r6
 8006036:	463b      	mov	r3, r7
 8006038:	f7fa fcb6 	bl	80009a8 <__aeabi_dcmpeq>
 800603c:	b908      	cbnz	r0, 8006042 <_dtoa_r+0x17a>
 800603e:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 8006042:	f1b9 0f16 	cmp.w	r9, #22
 8006046:	d857      	bhi.n	80060f8 <_dtoa_r+0x230>
 8006048:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800604c:	4b5d      	ldr	r3, [pc, #372]	; (80061c4 <_dtoa_r+0x2fc>)
 800604e:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8006052:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006056:	f7fa fcb1 	bl	80009bc <__aeabi_dcmplt>
 800605a:	2800      	cmp	r0, #0
 800605c:	d04e      	beq.n	80060fc <_dtoa_r+0x234>
 800605e:	2300      	movs	r3, #0
 8006060:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 8006064:	930f      	str	r3, [sp, #60]	; 0x3c
 8006066:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006068:	1b1c      	subs	r4, r3, r4
 800606a:	1e63      	subs	r3, r4, #1
 800606c:	9309      	str	r3, [sp, #36]	; 0x24
 800606e:	bf49      	itett	mi
 8006070:	f1c4 0301 	rsbmi	r3, r4, #1
 8006074:	2300      	movpl	r3, #0
 8006076:	9306      	strmi	r3, [sp, #24]
 8006078:	2300      	movmi	r3, #0
 800607a:	bf54      	ite	pl
 800607c:	9306      	strpl	r3, [sp, #24]
 800607e:	9309      	strmi	r3, [sp, #36]	; 0x24
 8006080:	f1b9 0f00 	cmp.w	r9, #0
 8006084:	db3c      	blt.n	8006100 <_dtoa_r+0x238>
 8006086:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006088:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800608c:	444b      	add	r3, r9
 800608e:	9309      	str	r3, [sp, #36]	; 0x24
 8006090:	2300      	movs	r3, #0
 8006092:	930a      	str	r3, [sp, #40]	; 0x28
 8006094:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006096:	2b09      	cmp	r3, #9
 8006098:	d86c      	bhi.n	8006174 <_dtoa_r+0x2ac>
 800609a:	2b05      	cmp	r3, #5
 800609c:	bfc4      	itt	gt
 800609e:	3b04      	subgt	r3, #4
 80060a0:	9322      	strgt	r3, [sp, #136]	; 0x88
 80060a2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80060a4:	bfc8      	it	gt
 80060a6:	2400      	movgt	r4, #0
 80060a8:	f1a3 0302 	sub.w	r3, r3, #2
 80060ac:	bfd8      	it	le
 80060ae:	2401      	movle	r4, #1
 80060b0:	2b03      	cmp	r3, #3
 80060b2:	f200 808b 	bhi.w	80061cc <_dtoa_r+0x304>
 80060b6:	e8df f003 	tbb	[pc, r3]
 80060ba:	4f2d      	.short	0x4f2d
 80060bc:	5b4d      	.short	0x5b4d
 80060be:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80060c2:	441c      	add	r4, r3
 80060c4:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80060c8:	2b20      	cmp	r3, #32
 80060ca:	bfc3      	ittte	gt
 80060cc:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80060d0:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80060d4:	fa09 f303 	lslgt.w	r3, r9, r3
 80060d8:	f1c3 0320 	rsble	r3, r3, #32
 80060dc:	bfc6      	itte	gt
 80060de:	fa26 f000 	lsrgt.w	r0, r6, r0
 80060e2:	4318      	orrgt	r0, r3
 80060e4:	fa06 f003 	lslle.w	r0, r6, r3
 80060e8:	f7fa f97c 	bl	80003e4 <__aeabi_ui2d>
 80060ec:	2301      	movs	r3, #1
 80060ee:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80060f2:	3c01      	subs	r4, #1
 80060f4:	9313      	str	r3, [sp, #76]	; 0x4c
 80060f6:	e770      	b.n	8005fda <_dtoa_r+0x112>
 80060f8:	2301      	movs	r3, #1
 80060fa:	e7b3      	b.n	8006064 <_dtoa_r+0x19c>
 80060fc:	900f      	str	r0, [sp, #60]	; 0x3c
 80060fe:	e7b2      	b.n	8006066 <_dtoa_r+0x19e>
 8006100:	9b06      	ldr	r3, [sp, #24]
 8006102:	eba3 0309 	sub.w	r3, r3, r9
 8006106:	9306      	str	r3, [sp, #24]
 8006108:	f1c9 0300 	rsb	r3, r9, #0
 800610c:	930a      	str	r3, [sp, #40]	; 0x28
 800610e:	2300      	movs	r3, #0
 8006110:	930e      	str	r3, [sp, #56]	; 0x38
 8006112:	e7bf      	b.n	8006094 <_dtoa_r+0x1cc>
 8006114:	2300      	movs	r3, #0
 8006116:	930b      	str	r3, [sp, #44]	; 0x2c
 8006118:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800611a:	2b00      	cmp	r3, #0
 800611c:	dc59      	bgt.n	80061d2 <_dtoa_r+0x30a>
 800611e:	f04f 0b01 	mov.w	fp, #1
 8006122:	465b      	mov	r3, fp
 8006124:	f8cd b008 	str.w	fp, [sp, #8]
 8006128:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800612c:	2200      	movs	r2, #0
 800612e:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8006130:	6042      	str	r2, [r0, #4]
 8006132:	2204      	movs	r2, #4
 8006134:	f102 0614 	add.w	r6, r2, #20
 8006138:	429e      	cmp	r6, r3
 800613a:	6841      	ldr	r1, [r0, #4]
 800613c:	d94f      	bls.n	80061de <_dtoa_r+0x316>
 800613e:	4628      	mov	r0, r5
 8006140:	f000 fcca 	bl	8006ad8 <_Balloc>
 8006144:	9008      	str	r0, [sp, #32]
 8006146:	2800      	cmp	r0, #0
 8006148:	d14d      	bne.n	80061e6 <_dtoa_r+0x31e>
 800614a:	4602      	mov	r2, r0
 800614c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006150:	4b1d      	ldr	r3, [pc, #116]	; (80061c8 <_dtoa_r+0x300>)
 8006152:	e6cd      	b.n	8005ef0 <_dtoa_r+0x28>
 8006154:	2301      	movs	r3, #1
 8006156:	e7de      	b.n	8006116 <_dtoa_r+0x24e>
 8006158:	2300      	movs	r3, #0
 800615a:	930b      	str	r3, [sp, #44]	; 0x2c
 800615c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800615e:	eb09 0b03 	add.w	fp, r9, r3
 8006162:	f10b 0301 	add.w	r3, fp, #1
 8006166:	2b01      	cmp	r3, #1
 8006168:	9302      	str	r3, [sp, #8]
 800616a:	bfb8      	it	lt
 800616c:	2301      	movlt	r3, #1
 800616e:	e7dd      	b.n	800612c <_dtoa_r+0x264>
 8006170:	2301      	movs	r3, #1
 8006172:	e7f2      	b.n	800615a <_dtoa_r+0x292>
 8006174:	2401      	movs	r4, #1
 8006176:	2300      	movs	r3, #0
 8006178:	940b      	str	r4, [sp, #44]	; 0x2c
 800617a:	9322      	str	r3, [sp, #136]	; 0x88
 800617c:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 8006180:	2200      	movs	r2, #0
 8006182:	2312      	movs	r3, #18
 8006184:	f8cd b008 	str.w	fp, [sp, #8]
 8006188:	9223      	str	r2, [sp, #140]	; 0x8c
 800618a:	e7cf      	b.n	800612c <_dtoa_r+0x264>
 800618c:	f3af 8000 	nop.w
 8006190:	636f4361 	.word	0x636f4361
 8006194:	3fd287a7 	.word	0x3fd287a7
 8006198:	8b60c8b3 	.word	0x8b60c8b3
 800619c:	3fc68a28 	.word	0x3fc68a28
 80061a0:	509f79fb 	.word	0x509f79fb
 80061a4:	3fd34413 	.word	0x3fd34413
 80061a8:	0800828d 	.word	0x0800828d
 80061ac:	080082a4 	.word	0x080082a4
 80061b0:	7ff00000 	.word	0x7ff00000
 80061b4:	08008289 	.word	0x08008289
 80061b8:	08008280 	.word	0x08008280
 80061bc:	0800825d 	.word	0x0800825d
 80061c0:	3ff80000 	.word	0x3ff80000
 80061c4:	080083a0 	.word	0x080083a0
 80061c8:	08008303 	.word	0x08008303
 80061cc:	2301      	movs	r3, #1
 80061ce:	930b      	str	r3, [sp, #44]	; 0x2c
 80061d0:	e7d4      	b.n	800617c <_dtoa_r+0x2b4>
 80061d2:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 80061d6:	465b      	mov	r3, fp
 80061d8:	f8cd b008 	str.w	fp, [sp, #8]
 80061dc:	e7a6      	b.n	800612c <_dtoa_r+0x264>
 80061de:	3101      	adds	r1, #1
 80061e0:	6041      	str	r1, [r0, #4]
 80061e2:	0052      	lsls	r2, r2, #1
 80061e4:	e7a6      	b.n	8006134 <_dtoa_r+0x26c>
 80061e6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80061e8:	9a08      	ldr	r2, [sp, #32]
 80061ea:	601a      	str	r2, [r3, #0]
 80061ec:	9b02      	ldr	r3, [sp, #8]
 80061ee:	2b0e      	cmp	r3, #14
 80061f0:	f200 80a8 	bhi.w	8006344 <_dtoa_r+0x47c>
 80061f4:	2c00      	cmp	r4, #0
 80061f6:	f000 80a5 	beq.w	8006344 <_dtoa_r+0x47c>
 80061fa:	f1b9 0f00 	cmp.w	r9, #0
 80061fe:	dd34      	ble.n	800626a <_dtoa_r+0x3a2>
 8006200:	4a9a      	ldr	r2, [pc, #616]	; (800646c <_dtoa_r+0x5a4>)
 8006202:	f009 030f 	and.w	r3, r9, #15
 8006206:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800620a:	f419 7f80 	tst.w	r9, #256	; 0x100
 800620e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006212:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006216:	ea4f 1429 	mov.w	r4, r9, asr #4
 800621a:	d016      	beq.n	800624a <_dtoa_r+0x382>
 800621c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006220:	4b93      	ldr	r3, [pc, #588]	; (8006470 <_dtoa_r+0x5a8>)
 8006222:	2703      	movs	r7, #3
 8006224:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006228:	f7fa fa80 	bl	800072c <__aeabi_ddiv>
 800622c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006230:	f004 040f 	and.w	r4, r4, #15
 8006234:	4e8e      	ldr	r6, [pc, #568]	; (8006470 <_dtoa_r+0x5a8>)
 8006236:	b954      	cbnz	r4, 800624e <_dtoa_r+0x386>
 8006238:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800623c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006240:	f7fa fa74 	bl	800072c <__aeabi_ddiv>
 8006244:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006248:	e029      	b.n	800629e <_dtoa_r+0x3d6>
 800624a:	2702      	movs	r7, #2
 800624c:	e7f2      	b.n	8006234 <_dtoa_r+0x36c>
 800624e:	07e1      	lsls	r1, r4, #31
 8006250:	d508      	bpl.n	8006264 <_dtoa_r+0x39c>
 8006252:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006256:	e9d6 2300 	ldrd	r2, r3, [r6]
 800625a:	f7fa f93d 	bl	80004d8 <__aeabi_dmul>
 800625e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006262:	3701      	adds	r7, #1
 8006264:	1064      	asrs	r4, r4, #1
 8006266:	3608      	adds	r6, #8
 8006268:	e7e5      	b.n	8006236 <_dtoa_r+0x36e>
 800626a:	f000 80a5 	beq.w	80063b8 <_dtoa_r+0x4f0>
 800626e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006272:	f1c9 0400 	rsb	r4, r9, #0
 8006276:	4b7d      	ldr	r3, [pc, #500]	; (800646c <_dtoa_r+0x5a4>)
 8006278:	f004 020f 	and.w	r2, r4, #15
 800627c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006284:	f7fa f928 	bl	80004d8 <__aeabi_dmul>
 8006288:	2702      	movs	r7, #2
 800628a:	2300      	movs	r3, #0
 800628c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006290:	4e77      	ldr	r6, [pc, #476]	; (8006470 <_dtoa_r+0x5a8>)
 8006292:	1124      	asrs	r4, r4, #4
 8006294:	2c00      	cmp	r4, #0
 8006296:	f040 8084 	bne.w	80063a2 <_dtoa_r+0x4da>
 800629a:	2b00      	cmp	r3, #0
 800629c:	d1d2      	bne.n	8006244 <_dtoa_r+0x37c>
 800629e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	f000 808b 	beq.w	80063bc <_dtoa_r+0x4f4>
 80062a6:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80062aa:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80062ae:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80062b2:	2200      	movs	r2, #0
 80062b4:	4b6f      	ldr	r3, [pc, #444]	; (8006474 <_dtoa_r+0x5ac>)
 80062b6:	f7fa fb81 	bl	80009bc <__aeabi_dcmplt>
 80062ba:	2800      	cmp	r0, #0
 80062bc:	d07e      	beq.n	80063bc <_dtoa_r+0x4f4>
 80062be:	9b02      	ldr	r3, [sp, #8]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d07b      	beq.n	80063bc <_dtoa_r+0x4f4>
 80062c4:	f1bb 0f00 	cmp.w	fp, #0
 80062c8:	dd38      	ble.n	800633c <_dtoa_r+0x474>
 80062ca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80062ce:	2200      	movs	r2, #0
 80062d0:	4b69      	ldr	r3, [pc, #420]	; (8006478 <_dtoa_r+0x5b0>)
 80062d2:	f7fa f901 	bl	80004d8 <__aeabi_dmul>
 80062d6:	465c      	mov	r4, fp
 80062d8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80062dc:	f109 38ff 	add.w	r8, r9, #4294967295	; 0xffffffff
 80062e0:	3701      	adds	r7, #1
 80062e2:	4638      	mov	r0, r7
 80062e4:	f7fa f88e 	bl	8000404 <__aeabi_i2d>
 80062e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80062ec:	f7fa f8f4 	bl	80004d8 <__aeabi_dmul>
 80062f0:	2200      	movs	r2, #0
 80062f2:	4b62      	ldr	r3, [pc, #392]	; (800647c <_dtoa_r+0x5b4>)
 80062f4:	f7f9 ff3a 	bl	800016c <__adddf3>
 80062f8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80062fc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006300:	9611      	str	r6, [sp, #68]	; 0x44
 8006302:	2c00      	cmp	r4, #0
 8006304:	d15d      	bne.n	80063c2 <_dtoa_r+0x4fa>
 8006306:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800630a:	2200      	movs	r2, #0
 800630c:	4b5c      	ldr	r3, [pc, #368]	; (8006480 <_dtoa_r+0x5b8>)
 800630e:	f7f9 ff2b 	bl	8000168 <__aeabi_dsub>
 8006312:	4602      	mov	r2, r0
 8006314:	460b      	mov	r3, r1
 8006316:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800631a:	4633      	mov	r3, r6
 800631c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800631e:	f7fa fb6b 	bl	80009f8 <__aeabi_dcmpgt>
 8006322:	2800      	cmp	r0, #0
 8006324:	f040 829e 	bne.w	8006864 <_dtoa_r+0x99c>
 8006328:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800632c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800632e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8006332:	f7fa fb43 	bl	80009bc <__aeabi_dcmplt>
 8006336:	2800      	cmp	r0, #0
 8006338:	f040 8292 	bne.w	8006860 <_dtoa_r+0x998>
 800633c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8006340:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006344:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006346:	2b00      	cmp	r3, #0
 8006348:	f2c0 8153 	blt.w	80065f2 <_dtoa_r+0x72a>
 800634c:	f1b9 0f0e 	cmp.w	r9, #14
 8006350:	f300 814f 	bgt.w	80065f2 <_dtoa_r+0x72a>
 8006354:	4b45      	ldr	r3, [pc, #276]	; (800646c <_dtoa_r+0x5a4>)
 8006356:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800635a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800635e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8006362:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006364:	2b00      	cmp	r3, #0
 8006366:	f280 80db 	bge.w	8006520 <_dtoa_r+0x658>
 800636a:	9b02      	ldr	r3, [sp, #8]
 800636c:	2b00      	cmp	r3, #0
 800636e:	f300 80d7 	bgt.w	8006520 <_dtoa_r+0x658>
 8006372:	f040 8274 	bne.w	800685e <_dtoa_r+0x996>
 8006376:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800637a:	2200      	movs	r2, #0
 800637c:	4b40      	ldr	r3, [pc, #256]	; (8006480 <_dtoa_r+0x5b8>)
 800637e:	f7fa f8ab 	bl	80004d8 <__aeabi_dmul>
 8006382:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006386:	f7fa fb2d 	bl	80009e4 <__aeabi_dcmpge>
 800638a:	9c02      	ldr	r4, [sp, #8]
 800638c:	4626      	mov	r6, r4
 800638e:	2800      	cmp	r0, #0
 8006390:	f040 824a 	bne.w	8006828 <_dtoa_r+0x960>
 8006394:	2331      	movs	r3, #49	; 0x31
 8006396:	9f08      	ldr	r7, [sp, #32]
 8006398:	f109 0901 	add.w	r9, r9, #1
 800639c:	f807 3b01 	strb.w	r3, [r7], #1
 80063a0:	e246      	b.n	8006830 <_dtoa_r+0x968>
 80063a2:	07e2      	lsls	r2, r4, #31
 80063a4:	d505      	bpl.n	80063b2 <_dtoa_r+0x4ea>
 80063a6:	e9d6 2300 	ldrd	r2, r3, [r6]
 80063aa:	f7fa f895 	bl	80004d8 <__aeabi_dmul>
 80063ae:	2301      	movs	r3, #1
 80063b0:	3701      	adds	r7, #1
 80063b2:	1064      	asrs	r4, r4, #1
 80063b4:	3608      	adds	r6, #8
 80063b6:	e76d      	b.n	8006294 <_dtoa_r+0x3cc>
 80063b8:	2702      	movs	r7, #2
 80063ba:	e770      	b.n	800629e <_dtoa_r+0x3d6>
 80063bc:	46c8      	mov	r8, r9
 80063be:	9c02      	ldr	r4, [sp, #8]
 80063c0:	e78f      	b.n	80062e2 <_dtoa_r+0x41a>
 80063c2:	9908      	ldr	r1, [sp, #32]
 80063c4:	4b29      	ldr	r3, [pc, #164]	; (800646c <_dtoa_r+0x5a4>)
 80063c6:	4421      	add	r1, r4
 80063c8:	9112      	str	r1, [sp, #72]	; 0x48
 80063ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80063cc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80063d0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80063d4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80063d8:	2900      	cmp	r1, #0
 80063da:	d055      	beq.n	8006488 <_dtoa_r+0x5c0>
 80063dc:	2000      	movs	r0, #0
 80063de:	4929      	ldr	r1, [pc, #164]	; (8006484 <_dtoa_r+0x5bc>)
 80063e0:	f7fa f9a4 	bl	800072c <__aeabi_ddiv>
 80063e4:	463b      	mov	r3, r7
 80063e6:	4632      	mov	r2, r6
 80063e8:	f7f9 febe 	bl	8000168 <__aeabi_dsub>
 80063ec:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80063f0:	9f08      	ldr	r7, [sp, #32]
 80063f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80063f6:	f7fa fb1f 	bl	8000a38 <__aeabi_d2iz>
 80063fa:	4604      	mov	r4, r0
 80063fc:	f7fa f802 	bl	8000404 <__aeabi_i2d>
 8006400:	4602      	mov	r2, r0
 8006402:	460b      	mov	r3, r1
 8006404:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006408:	f7f9 feae 	bl	8000168 <__aeabi_dsub>
 800640c:	4602      	mov	r2, r0
 800640e:	460b      	mov	r3, r1
 8006410:	3430      	adds	r4, #48	; 0x30
 8006412:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006416:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800641a:	f807 4b01 	strb.w	r4, [r7], #1
 800641e:	f7fa facd 	bl	80009bc <__aeabi_dcmplt>
 8006422:	2800      	cmp	r0, #0
 8006424:	d174      	bne.n	8006510 <_dtoa_r+0x648>
 8006426:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800642a:	2000      	movs	r0, #0
 800642c:	4911      	ldr	r1, [pc, #68]	; (8006474 <_dtoa_r+0x5ac>)
 800642e:	f7f9 fe9b 	bl	8000168 <__aeabi_dsub>
 8006432:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006436:	f7fa fac1 	bl	80009bc <__aeabi_dcmplt>
 800643a:	2800      	cmp	r0, #0
 800643c:	f040 80b6 	bne.w	80065ac <_dtoa_r+0x6e4>
 8006440:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006442:	429f      	cmp	r7, r3
 8006444:	f43f af7a 	beq.w	800633c <_dtoa_r+0x474>
 8006448:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800644c:	2200      	movs	r2, #0
 800644e:	4b0a      	ldr	r3, [pc, #40]	; (8006478 <_dtoa_r+0x5b0>)
 8006450:	f7fa f842 	bl	80004d8 <__aeabi_dmul>
 8006454:	2200      	movs	r2, #0
 8006456:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800645a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800645e:	4b06      	ldr	r3, [pc, #24]	; (8006478 <_dtoa_r+0x5b0>)
 8006460:	f7fa f83a 	bl	80004d8 <__aeabi_dmul>
 8006464:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006468:	e7c3      	b.n	80063f2 <_dtoa_r+0x52a>
 800646a:	bf00      	nop
 800646c:	080083a0 	.word	0x080083a0
 8006470:	08008378 	.word	0x08008378
 8006474:	3ff00000 	.word	0x3ff00000
 8006478:	40240000 	.word	0x40240000
 800647c:	401c0000 	.word	0x401c0000
 8006480:	40140000 	.word	0x40140000
 8006484:	3fe00000 	.word	0x3fe00000
 8006488:	4630      	mov	r0, r6
 800648a:	4639      	mov	r1, r7
 800648c:	f7fa f824 	bl	80004d8 <__aeabi_dmul>
 8006490:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006492:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006496:	9c08      	ldr	r4, [sp, #32]
 8006498:	9314      	str	r3, [sp, #80]	; 0x50
 800649a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800649e:	f7fa facb 	bl	8000a38 <__aeabi_d2iz>
 80064a2:	9015      	str	r0, [sp, #84]	; 0x54
 80064a4:	f7f9 ffae 	bl	8000404 <__aeabi_i2d>
 80064a8:	4602      	mov	r2, r0
 80064aa:	460b      	mov	r3, r1
 80064ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80064b0:	f7f9 fe5a 	bl	8000168 <__aeabi_dsub>
 80064b4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80064b6:	4606      	mov	r6, r0
 80064b8:	3330      	adds	r3, #48	; 0x30
 80064ba:	f804 3b01 	strb.w	r3, [r4], #1
 80064be:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80064c0:	460f      	mov	r7, r1
 80064c2:	429c      	cmp	r4, r3
 80064c4:	f04f 0200 	mov.w	r2, #0
 80064c8:	d124      	bne.n	8006514 <_dtoa_r+0x64c>
 80064ca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80064ce:	4bb3      	ldr	r3, [pc, #716]	; (800679c <_dtoa_r+0x8d4>)
 80064d0:	f7f9 fe4c 	bl	800016c <__adddf3>
 80064d4:	4602      	mov	r2, r0
 80064d6:	460b      	mov	r3, r1
 80064d8:	4630      	mov	r0, r6
 80064da:	4639      	mov	r1, r7
 80064dc:	f7fa fa8c 	bl	80009f8 <__aeabi_dcmpgt>
 80064e0:	2800      	cmp	r0, #0
 80064e2:	d162      	bne.n	80065aa <_dtoa_r+0x6e2>
 80064e4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80064e8:	2000      	movs	r0, #0
 80064ea:	49ac      	ldr	r1, [pc, #688]	; (800679c <_dtoa_r+0x8d4>)
 80064ec:	f7f9 fe3c 	bl	8000168 <__aeabi_dsub>
 80064f0:	4602      	mov	r2, r0
 80064f2:	460b      	mov	r3, r1
 80064f4:	4630      	mov	r0, r6
 80064f6:	4639      	mov	r1, r7
 80064f8:	f7fa fa60 	bl	80009bc <__aeabi_dcmplt>
 80064fc:	2800      	cmp	r0, #0
 80064fe:	f43f af1d 	beq.w	800633c <_dtoa_r+0x474>
 8006502:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006504:	1e7b      	subs	r3, r7, #1
 8006506:	9314      	str	r3, [sp, #80]	; 0x50
 8006508:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800650c:	2b30      	cmp	r3, #48	; 0x30
 800650e:	d0f8      	beq.n	8006502 <_dtoa_r+0x63a>
 8006510:	46c1      	mov	r9, r8
 8006512:	e03a      	b.n	800658a <_dtoa_r+0x6c2>
 8006514:	4ba2      	ldr	r3, [pc, #648]	; (80067a0 <_dtoa_r+0x8d8>)
 8006516:	f7f9 ffdf 	bl	80004d8 <__aeabi_dmul>
 800651a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800651e:	e7bc      	b.n	800649a <_dtoa_r+0x5d2>
 8006520:	9f08      	ldr	r7, [sp, #32]
 8006522:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006526:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800652a:	f7fa f8ff 	bl	800072c <__aeabi_ddiv>
 800652e:	f7fa fa83 	bl	8000a38 <__aeabi_d2iz>
 8006532:	4604      	mov	r4, r0
 8006534:	f7f9 ff66 	bl	8000404 <__aeabi_i2d>
 8006538:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800653c:	f7f9 ffcc 	bl	80004d8 <__aeabi_dmul>
 8006540:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8006544:	460b      	mov	r3, r1
 8006546:	4602      	mov	r2, r0
 8006548:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800654c:	f7f9 fe0c 	bl	8000168 <__aeabi_dsub>
 8006550:	f807 6b01 	strb.w	r6, [r7], #1
 8006554:	9e08      	ldr	r6, [sp, #32]
 8006556:	9b02      	ldr	r3, [sp, #8]
 8006558:	1bbe      	subs	r6, r7, r6
 800655a:	42b3      	cmp	r3, r6
 800655c:	d13a      	bne.n	80065d4 <_dtoa_r+0x70c>
 800655e:	4602      	mov	r2, r0
 8006560:	460b      	mov	r3, r1
 8006562:	f7f9 fe03 	bl	800016c <__adddf3>
 8006566:	4602      	mov	r2, r0
 8006568:	460b      	mov	r3, r1
 800656a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800656e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006572:	f7fa fa41 	bl	80009f8 <__aeabi_dcmpgt>
 8006576:	bb58      	cbnz	r0, 80065d0 <_dtoa_r+0x708>
 8006578:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800657c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006580:	f7fa fa12 	bl	80009a8 <__aeabi_dcmpeq>
 8006584:	b108      	cbz	r0, 800658a <_dtoa_r+0x6c2>
 8006586:	07e1      	lsls	r1, r4, #31
 8006588:	d422      	bmi.n	80065d0 <_dtoa_r+0x708>
 800658a:	4628      	mov	r0, r5
 800658c:	4651      	mov	r1, sl
 800658e:	f000 fae3 	bl	8006b58 <_Bfree>
 8006592:	2300      	movs	r3, #0
 8006594:	703b      	strb	r3, [r7, #0]
 8006596:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006598:	f109 0001 	add.w	r0, r9, #1
 800659c:	6018      	str	r0, [r3, #0]
 800659e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	f43f acdf 	beq.w	8005f64 <_dtoa_r+0x9c>
 80065a6:	601f      	str	r7, [r3, #0]
 80065a8:	e4dc      	b.n	8005f64 <_dtoa_r+0x9c>
 80065aa:	4627      	mov	r7, r4
 80065ac:	463b      	mov	r3, r7
 80065ae:	461f      	mov	r7, r3
 80065b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80065b4:	2a39      	cmp	r2, #57	; 0x39
 80065b6:	d107      	bne.n	80065c8 <_dtoa_r+0x700>
 80065b8:	9a08      	ldr	r2, [sp, #32]
 80065ba:	429a      	cmp	r2, r3
 80065bc:	d1f7      	bne.n	80065ae <_dtoa_r+0x6e6>
 80065be:	2230      	movs	r2, #48	; 0x30
 80065c0:	9908      	ldr	r1, [sp, #32]
 80065c2:	f108 0801 	add.w	r8, r8, #1
 80065c6:	700a      	strb	r2, [r1, #0]
 80065c8:	781a      	ldrb	r2, [r3, #0]
 80065ca:	3201      	adds	r2, #1
 80065cc:	701a      	strb	r2, [r3, #0]
 80065ce:	e79f      	b.n	8006510 <_dtoa_r+0x648>
 80065d0:	46c8      	mov	r8, r9
 80065d2:	e7eb      	b.n	80065ac <_dtoa_r+0x6e4>
 80065d4:	2200      	movs	r2, #0
 80065d6:	4b72      	ldr	r3, [pc, #456]	; (80067a0 <_dtoa_r+0x8d8>)
 80065d8:	f7f9 ff7e 	bl	80004d8 <__aeabi_dmul>
 80065dc:	4602      	mov	r2, r0
 80065de:	460b      	mov	r3, r1
 80065e0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80065e4:	2200      	movs	r2, #0
 80065e6:	2300      	movs	r3, #0
 80065e8:	f7fa f9de 	bl	80009a8 <__aeabi_dcmpeq>
 80065ec:	2800      	cmp	r0, #0
 80065ee:	d098      	beq.n	8006522 <_dtoa_r+0x65a>
 80065f0:	e7cb      	b.n	800658a <_dtoa_r+0x6c2>
 80065f2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80065f4:	2a00      	cmp	r2, #0
 80065f6:	f000 80cd 	beq.w	8006794 <_dtoa_r+0x8cc>
 80065fa:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80065fc:	2a01      	cmp	r2, #1
 80065fe:	f300 80af 	bgt.w	8006760 <_dtoa_r+0x898>
 8006602:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006604:	2a00      	cmp	r2, #0
 8006606:	f000 80a7 	beq.w	8006758 <_dtoa_r+0x890>
 800660a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800660e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006610:	9f06      	ldr	r7, [sp, #24]
 8006612:	9a06      	ldr	r2, [sp, #24]
 8006614:	2101      	movs	r1, #1
 8006616:	441a      	add	r2, r3
 8006618:	9206      	str	r2, [sp, #24]
 800661a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800661c:	4628      	mov	r0, r5
 800661e:	441a      	add	r2, r3
 8006620:	9209      	str	r2, [sp, #36]	; 0x24
 8006622:	f000 fb53 	bl	8006ccc <__i2b>
 8006626:	4606      	mov	r6, r0
 8006628:	2f00      	cmp	r7, #0
 800662a:	dd0c      	ble.n	8006646 <_dtoa_r+0x77e>
 800662c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800662e:	2b00      	cmp	r3, #0
 8006630:	dd09      	ble.n	8006646 <_dtoa_r+0x77e>
 8006632:	42bb      	cmp	r3, r7
 8006634:	bfa8      	it	ge
 8006636:	463b      	movge	r3, r7
 8006638:	9a06      	ldr	r2, [sp, #24]
 800663a:	1aff      	subs	r7, r7, r3
 800663c:	1ad2      	subs	r2, r2, r3
 800663e:	9206      	str	r2, [sp, #24]
 8006640:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006642:	1ad3      	subs	r3, r2, r3
 8006644:	9309      	str	r3, [sp, #36]	; 0x24
 8006646:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006648:	b1f3      	cbz	r3, 8006688 <_dtoa_r+0x7c0>
 800664a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800664c:	2b00      	cmp	r3, #0
 800664e:	f000 80a9 	beq.w	80067a4 <_dtoa_r+0x8dc>
 8006652:	2c00      	cmp	r4, #0
 8006654:	dd10      	ble.n	8006678 <_dtoa_r+0x7b0>
 8006656:	4631      	mov	r1, r6
 8006658:	4622      	mov	r2, r4
 800665a:	4628      	mov	r0, r5
 800665c:	f000 fbf0 	bl	8006e40 <__pow5mult>
 8006660:	4652      	mov	r2, sl
 8006662:	4601      	mov	r1, r0
 8006664:	4606      	mov	r6, r0
 8006666:	4628      	mov	r0, r5
 8006668:	f000 fb46 	bl	8006cf8 <__multiply>
 800666c:	4680      	mov	r8, r0
 800666e:	4651      	mov	r1, sl
 8006670:	4628      	mov	r0, r5
 8006672:	f000 fa71 	bl	8006b58 <_Bfree>
 8006676:	46c2      	mov	sl, r8
 8006678:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800667a:	1b1a      	subs	r2, r3, r4
 800667c:	d004      	beq.n	8006688 <_dtoa_r+0x7c0>
 800667e:	4651      	mov	r1, sl
 8006680:	4628      	mov	r0, r5
 8006682:	f000 fbdd 	bl	8006e40 <__pow5mult>
 8006686:	4682      	mov	sl, r0
 8006688:	2101      	movs	r1, #1
 800668a:	4628      	mov	r0, r5
 800668c:	f000 fb1e 	bl	8006ccc <__i2b>
 8006690:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006692:	4604      	mov	r4, r0
 8006694:	2b00      	cmp	r3, #0
 8006696:	f340 8087 	ble.w	80067a8 <_dtoa_r+0x8e0>
 800669a:	461a      	mov	r2, r3
 800669c:	4601      	mov	r1, r0
 800669e:	4628      	mov	r0, r5
 80066a0:	f000 fbce 	bl	8006e40 <__pow5mult>
 80066a4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80066a6:	4604      	mov	r4, r0
 80066a8:	2b01      	cmp	r3, #1
 80066aa:	f340 8080 	ble.w	80067ae <_dtoa_r+0x8e6>
 80066ae:	f04f 0800 	mov.w	r8, #0
 80066b2:	6923      	ldr	r3, [r4, #16]
 80066b4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80066b8:	6918      	ldr	r0, [r3, #16]
 80066ba:	f000 fab9 	bl	8006c30 <__hi0bits>
 80066be:	f1c0 0020 	rsb	r0, r0, #32
 80066c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066c4:	4418      	add	r0, r3
 80066c6:	f010 001f 	ands.w	r0, r0, #31
 80066ca:	f000 8092 	beq.w	80067f2 <_dtoa_r+0x92a>
 80066ce:	f1c0 0320 	rsb	r3, r0, #32
 80066d2:	2b04      	cmp	r3, #4
 80066d4:	f340 808a 	ble.w	80067ec <_dtoa_r+0x924>
 80066d8:	f1c0 001c 	rsb	r0, r0, #28
 80066dc:	9b06      	ldr	r3, [sp, #24]
 80066de:	4407      	add	r7, r0
 80066e0:	4403      	add	r3, r0
 80066e2:	9306      	str	r3, [sp, #24]
 80066e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066e6:	4403      	add	r3, r0
 80066e8:	9309      	str	r3, [sp, #36]	; 0x24
 80066ea:	9b06      	ldr	r3, [sp, #24]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	dd05      	ble.n	80066fc <_dtoa_r+0x834>
 80066f0:	4651      	mov	r1, sl
 80066f2:	461a      	mov	r2, r3
 80066f4:	4628      	mov	r0, r5
 80066f6:	f000 fbfd 	bl	8006ef4 <__lshift>
 80066fa:	4682      	mov	sl, r0
 80066fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066fe:	2b00      	cmp	r3, #0
 8006700:	dd05      	ble.n	800670e <_dtoa_r+0x846>
 8006702:	4621      	mov	r1, r4
 8006704:	461a      	mov	r2, r3
 8006706:	4628      	mov	r0, r5
 8006708:	f000 fbf4 	bl	8006ef4 <__lshift>
 800670c:	4604      	mov	r4, r0
 800670e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006710:	2b00      	cmp	r3, #0
 8006712:	d070      	beq.n	80067f6 <_dtoa_r+0x92e>
 8006714:	4621      	mov	r1, r4
 8006716:	4650      	mov	r0, sl
 8006718:	f000 fc58 	bl	8006fcc <__mcmp>
 800671c:	2800      	cmp	r0, #0
 800671e:	da6a      	bge.n	80067f6 <_dtoa_r+0x92e>
 8006720:	2300      	movs	r3, #0
 8006722:	4651      	mov	r1, sl
 8006724:	220a      	movs	r2, #10
 8006726:	4628      	mov	r0, r5
 8006728:	f000 fa38 	bl	8006b9c <__multadd>
 800672c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800672e:	4682      	mov	sl, r0
 8006730:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 8006734:	2b00      	cmp	r3, #0
 8006736:	f000 8193 	beq.w	8006a60 <_dtoa_r+0xb98>
 800673a:	4631      	mov	r1, r6
 800673c:	2300      	movs	r3, #0
 800673e:	220a      	movs	r2, #10
 8006740:	4628      	mov	r0, r5
 8006742:	f000 fa2b 	bl	8006b9c <__multadd>
 8006746:	f1bb 0f00 	cmp.w	fp, #0
 800674a:	4606      	mov	r6, r0
 800674c:	f300 8093 	bgt.w	8006876 <_dtoa_r+0x9ae>
 8006750:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006752:	2b02      	cmp	r3, #2
 8006754:	dc57      	bgt.n	8006806 <_dtoa_r+0x93e>
 8006756:	e08e      	b.n	8006876 <_dtoa_r+0x9ae>
 8006758:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800675a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800675e:	e756      	b.n	800660e <_dtoa_r+0x746>
 8006760:	9b02      	ldr	r3, [sp, #8]
 8006762:	1e5c      	subs	r4, r3, #1
 8006764:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006766:	42a3      	cmp	r3, r4
 8006768:	bfb7      	itett	lt
 800676a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800676c:	1b1c      	subge	r4, r3, r4
 800676e:	1ae2      	sublt	r2, r4, r3
 8006770:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8006772:	bfbe      	ittt	lt
 8006774:	940a      	strlt	r4, [sp, #40]	; 0x28
 8006776:	189b      	addlt	r3, r3, r2
 8006778:	930e      	strlt	r3, [sp, #56]	; 0x38
 800677a:	9b02      	ldr	r3, [sp, #8]
 800677c:	bfb8      	it	lt
 800677e:	2400      	movlt	r4, #0
 8006780:	2b00      	cmp	r3, #0
 8006782:	bfbb      	ittet	lt
 8006784:	9b06      	ldrlt	r3, [sp, #24]
 8006786:	9a02      	ldrlt	r2, [sp, #8]
 8006788:	9f06      	ldrge	r7, [sp, #24]
 800678a:	1a9f      	sublt	r7, r3, r2
 800678c:	bfac      	ite	ge
 800678e:	9b02      	ldrge	r3, [sp, #8]
 8006790:	2300      	movlt	r3, #0
 8006792:	e73e      	b.n	8006612 <_dtoa_r+0x74a>
 8006794:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006796:	9f06      	ldr	r7, [sp, #24]
 8006798:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800679a:	e745      	b.n	8006628 <_dtoa_r+0x760>
 800679c:	3fe00000 	.word	0x3fe00000
 80067a0:	40240000 	.word	0x40240000
 80067a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80067a6:	e76a      	b.n	800667e <_dtoa_r+0x7b6>
 80067a8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80067aa:	2b01      	cmp	r3, #1
 80067ac:	dc19      	bgt.n	80067e2 <_dtoa_r+0x91a>
 80067ae:	9b04      	ldr	r3, [sp, #16]
 80067b0:	b9bb      	cbnz	r3, 80067e2 <_dtoa_r+0x91a>
 80067b2:	9b05      	ldr	r3, [sp, #20]
 80067b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80067b8:	b99b      	cbnz	r3, 80067e2 <_dtoa_r+0x91a>
 80067ba:	9b05      	ldr	r3, [sp, #20]
 80067bc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80067c0:	0d1b      	lsrs	r3, r3, #20
 80067c2:	051b      	lsls	r3, r3, #20
 80067c4:	b183      	cbz	r3, 80067e8 <_dtoa_r+0x920>
 80067c6:	f04f 0801 	mov.w	r8, #1
 80067ca:	9b06      	ldr	r3, [sp, #24]
 80067cc:	3301      	adds	r3, #1
 80067ce:	9306      	str	r3, [sp, #24]
 80067d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067d2:	3301      	adds	r3, #1
 80067d4:	9309      	str	r3, [sp, #36]	; 0x24
 80067d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80067d8:	2b00      	cmp	r3, #0
 80067da:	f47f af6a 	bne.w	80066b2 <_dtoa_r+0x7ea>
 80067de:	2001      	movs	r0, #1
 80067e0:	e76f      	b.n	80066c2 <_dtoa_r+0x7fa>
 80067e2:	f04f 0800 	mov.w	r8, #0
 80067e6:	e7f6      	b.n	80067d6 <_dtoa_r+0x90e>
 80067e8:	4698      	mov	r8, r3
 80067ea:	e7f4      	b.n	80067d6 <_dtoa_r+0x90e>
 80067ec:	f43f af7d 	beq.w	80066ea <_dtoa_r+0x822>
 80067f0:	4618      	mov	r0, r3
 80067f2:	301c      	adds	r0, #28
 80067f4:	e772      	b.n	80066dc <_dtoa_r+0x814>
 80067f6:	9b02      	ldr	r3, [sp, #8]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	dc36      	bgt.n	800686a <_dtoa_r+0x9a2>
 80067fc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80067fe:	2b02      	cmp	r3, #2
 8006800:	dd33      	ble.n	800686a <_dtoa_r+0x9a2>
 8006802:	f8dd b008 	ldr.w	fp, [sp, #8]
 8006806:	f1bb 0f00 	cmp.w	fp, #0
 800680a:	d10d      	bne.n	8006828 <_dtoa_r+0x960>
 800680c:	4621      	mov	r1, r4
 800680e:	465b      	mov	r3, fp
 8006810:	2205      	movs	r2, #5
 8006812:	4628      	mov	r0, r5
 8006814:	f000 f9c2 	bl	8006b9c <__multadd>
 8006818:	4601      	mov	r1, r0
 800681a:	4604      	mov	r4, r0
 800681c:	4650      	mov	r0, sl
 800681e:	f000 fbd5 	bl	8006fcc <__mcmp>
 8006822:	2800      	cmp	r0, #0
 8006824:	f73f adb6 	bgt.w	8006394 <_dtoa_r+0x4cc>
 8006828:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800682a:	9f08      	ldr	r7, [sp, #32]
 800682c:	ea6f 0903 	mvn.w	r9, r3
 8006830:	f04f 0800 	mov.w	r8, #0
 8006834:	4621      	mov	r1, r4
 8006836:	4628      	mov	r0, r5
 8006838:	f000 f98e 	bl	8006b58 <_Bfree>
 800683c:	2e00      	cmp	r6, #0
 800683e:	f43f aea4 	beq.w	800658a <_dtoa_r+0x6c2>
 8006842:	f1b8 0f00 	cmp.w	r8, #0
 8006846:	d005      	beq.n	8006854 <_dtoa_r+0x98c>
 8006848:	45b0      	cmp	r8, r6
 800684a:	d003      	beq.n	8006854 <_dtoa_r+0x98c>
 800684c:	4641      	mov	r1, r8
 800684e:	4628      	mov	r0, r5
 8006850:	f000 f982 	bl	8006b58 <_Bfree>
 8006854:	4631      	mov	r1, r6
 8006856:	4628      	mov	r0, r5
 8006858:	f000 f97e 	bl	8006b58 <_Bfree>
 800685c:	e695      	b.n	800658a <_dtoa_r+0x6c2>
 800685e:	2400      	movs	r4, #0
 8006860:	4626      	mov	r6, r4
 8006862:	e7e1      	b.n	8006828 <_dtoa_r+0x960>
 8006864:	46c1      	mov	r9, r8
 8006866:	4626      	mov	r6, r4
 8006868:	e594      	b.n	8006394 <_dtoa_r+0x4cc>
 800686a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800686c:	f8dd b008 	ldr.w	fp, [sp, #8]
 8006870:	2b00      	cmp	r3, #0
 8006872:	f000 80fc 	beq.w	8006a6e <_dtoa_r+0xba6>
 8006876:	2f00      	cmp	r7, #0
 8006878:	dd05      	ble.n	8006886 <_dtoa_r+0x9be>
 800687a:	4631      	mov	r1, r6
 800687c:	463a      	mov	r2, r7
 800687e:	4628      	mov	r0, r5
 8006880:	f000 fb38 	bl	8006ef4 <__lshift>
 8006884:	4606      	mov	r6, r0
 8006886:	f1b8 0f00 	cmp.w	r8, #0
 800688a:	d05c      	beq.n	8006946 <_dtoa_r+0xa7e>
 800688c:	4628      	mov	r0, r5
 800688e:	6871      	ldr	r1, [r6, #4]
 8006890:	f000 f922 	bl	8006ad8 <_Balloc>
 8006894:	4607      	mov	r7, r0
 8006896:	b928      	cbnz	r0, 80068a4 <_dtoa_r+0x9dc>
 8006898:	4602      	mov	r2, r0
 800689a:	f240 21ea 	movw	r1, #746	; 0x2ea
 800689e:	4b7e      	ldr	r3, [pc, #504]	; (8006a98 <_dtoa_r+0xbd0>)
 80068a0:	f7ff bb26 	b.w	8005ef0 <_dtoa_r+0x28>
 80068a4:	6932      	ldr	r2, [r6, #16]
 80068a6:	f106 010c 	add.w	r1, r6, #12
 80068aa:	3202      	adds	r2, #2
 80068ac:	0092      	lsls	r2, r2, #2
 80068ae:	300c      	adds	r0, #12
 80068b0:	f7fe fde4 	bl	800547c <memcpy>
 80068b4:	2201      	movs	r2, #1
 80068b6:	4639      	mov	r1, r7
 80068b8:	4628      	mov	r0, r5
 80068ba:	f000 fb1b 	bl	8006ef4 <__lshift>
 80068be:	46b0      	mov	r8, r6
 80068c0:	4606      	mov	r6, r0
 80068c2:	9b08      	ldr	r3, [sp, #32]
 80068c4:	3301      	adds	r3, #1
 80068c6:	9302      	str	r3, [sp, #8]
 80068c8:	9b08      	ldr	r3, [sp, #32]
 80068ca:	445b      	add	r3, fp
 80068cc:	930a      	str	r3, [sp, #40]	; 0x28
 80068ce:	9b04      	ldr	r3, [sp, #16]
 80068d0:	f003 0301 	and.w	r3, r3, #1
 80068d4:	9309      	str	r3, [sp, #36]	; 0x24
 80068d6:	9b02      	ldr	r3, [sp, #8]
 80068d8:	4621      	mov	r1, r4
 80068da:	4650      	mov	r0, sl
 80068dc:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 80068e0:	f7ff fa62 	bl	8005da8 <quorem>
 80068e4:	4603      	mov	r3, r0
 80068e6:	4641      	mov	r1, r8
 80068e8:	3330      	adds	r3, #48	; 0x30
 80068ea:	9004      	str	r0, [sp, #16]
 80068ec:	4650      	mov	r0, sl
 80068ee:	930b      	str	r3, [sp, #44]	; 0x2c
 80068f0:	f000 fb6c 	bl	8006fcc <__mcmp>
 80068f4:	4632      	mov	r2, r6
 80068f6:	9006      	str	r0, [sp, #24]
 80068f8:	4621      	mov	r1, r4
 80068fa:	4628      	mov	r0, r5
 80068fc:	f000 fb82 	bl	8007004 <__mdiff>
 8006900:	68c2      	ldr	r2, [r0, #12]
 8006902:	4607      	mov	r7, r0
 8006904:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006906:	bb02      	cbnz	r2, 800694a <_dtoa_r+0xa82>
 8006908:	4601      	mov	r1, r0
 800690a:	4650      	mov	r0, sl
 800690c:	f000 fb5e 	bl	8006fcc <__mcmp>
 8006910:	4602      	mov	r2, r0
 8006912:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006914:	4639      	mov	r1, r7
 8006916:	4628      	mov	r0, r5
 8006918:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800691c:	f000 f91c 	bl	8006b58 <_Bfree>
 8006920:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006922:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006924:	9f02      	ldr	r7, [sp, #8]
 8006926:	ea43 0102 	orr.w	r1, r3, r2
 800692a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800692c:	430b      	orrs	r3, r1
 800692e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006930:	d10d      	bne.n	800694e <_dtoa_r+0xa86>
 8006932:	2b39      	cmp	r3, #57	; 0x39
 8006934:	d027      	beq.n	8006986 <_dtoa_r+0xabe>
 8006936:	9a06      	ldr	r2, [sp, #24]
 8006938:	2a00      	cmp	r2, #0
 800693a:	dd01      	ble.n	8006940 <_dtoa_r+0xa78>
 800693c:	9b04      	ldr	r3, [sp, #16]
 800693e:	3331      	adds	r3, #49	; 0x31
 8006940:	f88b 3000 	strb.w	r3, [fp]
 8006944:	e776      	b.n	8006834 <_dtoa_r+0x96c>
 8006946:	4630      	mov	r0, r6
 8006948:	e7b9      	b.n	80068be <_dtoa_r+0x9f6>
 800694a:	2201      	movs	r2, #1
 800694c:	e7e2      	b.n	8006914 <_dtoa_r+0xa4c>
 800694e:	9906      	ldr	r1, [sp, #24]
 8006950:	2900      	cmp	r1, #0
 8006952:	db04      	blt.n	800695e <_dtoa_r+0xa96>
 8006954:	9822      	ldr	r0, [sp, #136]	; 0x88
 8006956:	4301      	orrs	r1, r0
 8006958:	9809      	ldr	r0, [sp, #36]	; 0x24
 800695a:	4301      	orrs	r1, r0
 800695c:	d120      	bne.n	80069a0 <_dtoa_r+0xad8>
 800695e:	2a00      	cmp	r2, #0
 8006960:	ddee      	ble.n	8006940 <_dtoa_r+0xa78>
 8006962:	4651      	mov	r1, sl
 8006964:	2201      	movs	r2, #1
 8006966:	4628      	mov	r0, r5
 8006968:	9302      	str	r3, [sp, #8]
 800696a:	f000 fac3 	bl	8006ef4 <__lshift>
 800696e:	4621      	mov	r1, r4
 8006970:	4682      	mov	sl, r0
 8006972:	f000 fb2b 	bl	8006fcc <__mcmp>
 8006976:	2800      	cmp	r0, #0
 8006978:	9b02      	ldr	r3, [sp, #8]
 800697a:	dc02      	bgt.n	8006982 <_dtoa_r+0xaba>
 800697c:	d1e0      	bne.n	8006940 <_dtoa_r+0xa78>
 800697e:	07da      	lsls	r2, r3, #31
 8006980:	d5de      	bpl.n	8006940 <_dtoa_r+0xa78>
 8006982:	2b39      	cmp	r3, #57	; 0x39
 8006984:	d1da      	bne.n	800693c <_dtoa_r+0xa74>
 8006986:	2339      	movs	r3, #57	; 0x39
 8006988:	f88b 3000 	strb.w	r3, [fp]
 800698c:	463b      	mov	r3, r7
 800698e:	461f      	mov	r7, r3
 8006990:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8006994:	3b01      	subs	r3, #1
 8006996:	2a39      	cmp	r2, #57	; 0x39
 8006998:	d050      	beq.n	8006a3c <_dtoa_r+0xb74>
 800699a:	3201      	adds	r2, #1
 800699c:	701a      	strb	r2, [r3, #0]
 800699e:	e749      	b.n	8006834 <_dtoa_r+0x96c>
 80069a0:	2a00      	cmp	r2, #0
 80069a2:	dd03      	ble.n	80069ac <_dtoa_r+0xae4>
 80069a4:	2b39      	cmp	r3, #57	; 0x39
 80069a6:	d0ee      	beq.n	8006986 <_dtoa_r+0xabe>
 80069a8:	3301      	adds	r3, #1
 80069aa:	e7c9      	b.n	8006940 <_dtoa_r+0xa78>
 80069ac:	9a02      	ldr	r2, [sp, #8]
 80069ae:	990a      	ldr	r1, [sp, #40]	; 0x28
 80069b0:	f802 3c01 	strb.w	r3, [r2, #-1]
 80069b4:	428a      	cmp	r2, r1
 80069b6:	d02a      	beq.n	8006a0e <_dtoa_r+0xb46>
 80069b8:	4651      	mov	r1, sl
 80069ba:	2300      	movs	r3, #0
 80069bc:	220a      	movs	r2, #10
 80069be:	4628      	mov	r0, r5
 80069c0:	f000 f8ec 	bl	8006b9c <__multadd>
 80069c4:	45b0      	cmp	r8, r6
 80069c6:	4682      	mov	sl, r0
 80069c8:	f04f 0300 	mov.w	r3, #0
 80069cc:	f04f 020a 	mov.w	r2, #10
 80069d0:	4641      	mov	r1, r8
 80069d2:	4628      	mov	r0, r5
 80069d4:	d107      	bne.n	80069e6 <_dtoa_r+0xb1e>
 80069d6:	f000 f8e1 	bl	8006b9c <__multadd>
 80069da:	4680      	mov	r8, r0
 80069dc:	4606      	mov	r6, r0
 80069de:	9b02      	ldr	r3, [sp, #8]
 80069e0:	3301      	adds	r3, #1
 80069e2:	9302      	str	r3, [sp, #8]
 80069e4:	e777      	b.n	80068d6 <_dtoa_r+0xa0e>
 80069e6:	f000 f8d9 	bl	8006b9c <__multadd>
 80069ea:	4631      	mov	r1, r6
 80069ec:	4680      	mov	r8, r0
 80069ee:	2300      	movs	r3, #0
 80069f0:	220a      	movs	r2, #10
 80069f2:	4628      	mov	r0, r5
 80069f4:	f000 f8d2 	bl	8006b9c <__multadd>
 80069f8:	4606      	mov	r6, r0
 80069fa:	e7f0      	b.n	80069de <_dtoa_r+0xb16>
 80069fc:	f1bb 0f00 	cmp.w	fp, #0
 8006a00:	bfcc      	ite	gt
 8006a02:	465f      	movgt	r7, fp
 8006a04:	2701      	movle	r7, #1
 8006a06:	f04f 0800 	mov.w	r8, #0
 8006a0a:	9a08      	ldr	r2, [sp, #32]
 8006a0c:	4417      	add	r7, r2
 8006a0e:	4651      	mov	r1, sl
 8006a10:	2201      	movs	r2, #1
 8006a12:	4628      	mov	r0, r5
 8006a14:	9302      	str	r3, [sp, #8]
 8006a16:	f000 fa6d 	bl	8006ef4 <__lshift>
 8006a1a:	4621      	mov	r1, r4
 8006a1c:	4682      	mov	sl, r0
 8006a1e:	f000 fad5 	bl	8006fcc <__mcmp>
 8006a22:	2800      	cmp	r0, #0
 8006a24:	dcb2      	bgt.n	800698c <_dtoa_r+0xac4>
 8006a26:	d102      	bne.n	8006a2e <_dtoa_r+0xb66>
 8006a28:	9b02      	ldr	r3, [sp, #8]
 8006a2a:	07db      	lsls	r3, r3, #31
 8006a2c:	d4ae      	bmi.n	800698c <_dtoa_r+0xac4>
 8006a2e:	463b      	mov	r3, r7
 8006a30:	461f      	mov	r7, r3
 8006a32:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006a36:	2a30      	cmp	r2, #48	; 0x30
 8006a38:	d0fa      	beq.n	8006a30 <_dtoa_r+0xb68>
 8006a3a:	e6fb      	b.n	8006834 <_dtoa_r+0x96c>
 8006a3c:	9a08      	ldr	r2, [sp, #32]
 8006a3e:	429a      	cmp	r2, r3
 8006a40:	d1a5      	bne.n	800698e <_dtoa_r+0xac6>
 8006a42:	2331      	movs	r3, #49	; 0x31
 8006a44:	f109 0901 	add.w	r9, r9, #1
 8006a48:	7013      	strb	r3, [r2, #0]
 8006a4a:	e6f3      	b.n	8006834 <_dtoa_r+0x96c>
 8006a4c:	4b13      	ldr	r3, [pc, #76]	; (8006a9c <_dtoa_r+0xbd4>)
 8006a4e:	f7ff baa7 	b.w	8005fa0 <_dtoa_r+0xd8>
 8006a52:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	f47f aa80 	bne.w	8005f5a <_dtoa_r+0x92>
 8006a5a:	4b11      	ldr	r3, [pc, #68]	; (8006aa0 <_dtoa_r+0xbd8>)
 8006a5c:	f7ff baa0 	b.w	8005fa0 <_dtoa_r+0xd8>
 8006a60:	f1bb 0f00 	cmp.w	fp, #0
 8006a64:	dc03      	bgt.n	8006a6e <_dtoa_r+0xba6>
 8006a66:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006a68:	2b02      	cmp	r3, #2
 8006a6a:	f73f aecc 	bgt.w	8006806 <_dtoa_r+0x93e>
 8006a6e:	9f08      	ldr	r7, [sp, #32]
 8006a70:	4621      	mov	r1, r4
 8006a72:	4650      	mov	r0, sl
 8006a74:	f7ff f998 	bl	8005da8 <quorem>
 8006a78:	9a08      	ldr	r2, [sp, #32]
 8006a7a:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006a7e:	f807 3b01 	strb.w	r3, [r7], #1
 8006a82:	1aba      	subs	r2, r7, r2
 8006a84:	4593      	cmp	fp, r2
 8006a86:	ddb9      	ble.n	80069fc <_dtoa_r+0xb34>
 8006a88:	4651      	mov	r1, sl
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	220a      	movs	r2, #10
 8006a8e:	4628      	mov	r0, r5
 8006a90:	f000 f884 	bl	8006b9c <__multadd>
 8006a94:	4682      	mov	sl, r0
 8006a96:	e7eb      	b.n	8006a70 <_dtoa_r+0xba8>
 8006a98:	08008303 	.word	0x08008303
 8006a9c:	0800825c 	.word	0x0800825c
 8006aa0:	08008280 	.word	0x08008280

08006aa4 <_localeconv_r>:
 8006aa4:	4800      	ldr	r0, [pc, #0]	; (8006aa8 <_localeconv_r+0x4>)
 8006aa6:	4770      	bx	lr
 8006aa8:	20000260 	.word	0x20000260

08006aac <malloc>:
 8006aac:	4b02      	ldr	r3, [pc, #8]	; (8006ab8 <malloc+0xc>)
 8006aae:	4601      	mov	r1, r0
 8006ab0:	6818      	ldr	r0, [r3, #0]
 8006ab2:	f000 bbed 	b.w	8007290 <_malloc_r>
 8006ab6:	bf00      	nop
 8006ab8:	2000010c 	.word	0x2000010c

08006abc <memchr>:
 8006abc:	4603      	mov	r3, r0
 8006abe:	b510      	push	{r4, lr}
 8006ac0:	b2c9      	uxtb	r1, r1
 8006ac2:	4402      	add	r2, r0
 8006ac4:	4293      	cmp	r3, r2
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	d101      	bne.n	8006ace <memchr+0x12>
 8006aca:	2000      	movs	r0, #0
 8006acc:	e003      	b.n	8006ad6 <memchr+0x1a>
 8006ace:	7804      	ldrb	r4, [r0, #0]
 8006ad0:	3301      	adds	r3, #1
 8006ad2:	428c      	cmp	r4, r1
 8006ad4:	d1f6      	bne.n	8006ac4 <memchr+0x8>
 8006ad6:	bd10      	pop	{r4, pc}

08006ad8 <_Balloc>:
 8006ad8:	b570      	push	{r4, r5, r6, lr}
 8006ada:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006adc:	4604      	mov	r4, r0
 8006ade:	460d      	mov	r5, r1
 8006ae0:	b976      	cbnz	r6, 8006b00 <_Balloc+0x28>
 8006ae2:	2010      	movs	r0, #16
 8006ae4:	f7ff ffe2 	bl	8006aac <malloc>
 8006ae8:	4602      	mov	r2, r0
 8006aea:	6260      	str	r0, [r4, #36]	; 0x24
 8006aec:	b920      	cbnz	r0, 8006af8 <_Balloc+0x20>
 8006aee:	2166      	movs	r1, #102	; 0x66
 8006af0:	4b17      	ldr	r3, [pc, #92]	; (8006b50 <_Balloc+0x78>)
 8006af2:	4818      	ldr	r0, [pc, #96]	; (8006b54 <_Balloc+0x7c>)
 8006af4:	f000 fd92 	bl	800761c <__assert_func>
 8006af8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006afc:	6006      	str	r6, [r0, #0]
 8006afe:	60c6      	str	r6, [r0, #12]
 8006b00:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006b02:	68f3      	ldr	r3, [r6, #12]
 8006b04:	b183      	cbz	r3, 8006b28 <_Balloc+0x50>
 8006b06:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006b08:	68db      	ldr	r3, [r3, #12]
 8006b0a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006b0e:	b9b8      	cbnz	r0, 8006b40 <_Balloc+0x68>
 8006b10:	2101      	movs	r1, #1
 8006b12:	fa01 f605 	lsl.w	r6, r1, r5
 8006b16:	1d72      	adds	r2, r6, #5
 8006b18:	4620      	mov	r0, r4
 8006b1a:	0092      	lsls	r2, r2, #2
 8006b1c:	f000 fb5e 	bl	80071dc <_calloc_r>
 8006b20:	b160      	cbz	r0, 8006b3c <_Balloc+0x64>
 8006b22:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006b26:	e00e      	b.n	8006b46 <_Balloc+0x6e>
 8006b28:	2221      	movs	r2, #33	; 0x21
 8006b2a:	2104      	movs	r1, #4
 8006b2c:	4620      	mov	r0, r4
 8006b2e:	f000 fb55 	bl	80071dc <_calloc_r>
 8006b32:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006b34:	60f0      	str	r0, [r6, #12]
 8006b36:	68db      	ldr	r3, [r3, #12]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d1e4      	bne.n	8006b06 <_Balloc+0x2e>
 8006b3c:	2000      	movs	r0, #0
 8006b3e:	bd70      	pop	{r4, r5, r6, pc}
 8006b40:	6802      	ldr	r2, [r0, #0]
 8006b42:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006b46:	2300      	movs	r3, #0
 8006b48:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006b4c:	e7f7      	b.n	8006b3e <_Balloc+0x66>
 8006b4e:	bf00      	nop
 8006b50:	0800828d 	.word	0x0800828d
 8006b54:	08008314 	.word	0x08008314

08006b58 <_Bfree>:
 8006b58:	b570      	push	{r4, r5, r6, lr}
 8006b5a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006b5c:	4605      	mov	r5, r0
 8006b5e:	460c      	mov	r4, r1
 8006b60:	b976      	cbnz	r6, 8006b80 <_Bfree+0x28>
 8006b62:	2010      	movs	r0, #16
 8006b64:	f7ff ffa2 	bl	8006aac <malloc>
 8006b68:	4602      	mov	r2, r0
 8006b6a:	6268      	str	r0, [r5, #36]	; 0x24
 8006b6c:	b920      	cbnz	r0, 8006b78 <_Bfree+0x20>
 8006b6e:	218a      	movs	r1, #138	; 0x8a
 8006b70:	4b08      	ldr	r3, [pc, #32]	; (8006b94 <_Bfree+0x3c>)
 8006b72:	4809      	ldr	r0, [pc, #36]	; (8006b98 <_Bfree+0x40>)
 8006b74:	f000 fd52 	bl	800761c <__assert_func>
 8006b78:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006b7c:	6006      	str	r6, [r0, #0]
 8006b7e:	60c6      	str	r6, [r0, #12]
 8006b80:	b13c      	cbz	r4, 8006b92 <_Bfree+0x3a>
 8006b82:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006b84:	6862      	ldr	r2, [r4, #4]
 8006b86:	68db      	ldr	r3, [r3, #12]
 8006b88:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006b8c:	6021      	str	r1, [r4, #0]
 8006b8e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006b92:	bd70      	pop	{r4, r5, r6, pc}
 8006b94:	0800828d 	.word	0x0800828d
 8006b98:	08008314 	.word	0x08008314

08006b9c <__multadd>:
 8006b9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ba0:	4698      	mov	r8, r3
 8006ba2:	460c      	mov	r4, r1
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	690e      	ldr	r6, [r1, #16]
 8006ba8:	4607      	mov	r7, r0
 8006baa:	f101 0014 	add.w	r0, r1, #20
 8006bae:	6805      	ldr	r5, [r0, #0]
 8006bb0:	3301      	adds	r3, #1
 8006bb2:	b2a9      	uxth	r1, r5
 8006bb4:	fb02 8101 	mla	r1, r2, r1, r8
 8006bb8:	0c2d      	lsrs	r5, r5, #16
 8006bba:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8006bbe:	fb02 c505 	mla	r5, r2, r5, ip
 8006bc2:	b289      	uxth	r1, r1
 8006bc4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8006bc8:	429e      	cmp	r6, r3
 8006bca:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8006bce:	f840 1b04 	str.w	r1, [r0], #4
 8006bd2:	dcec      	bgt.n	8006bae <__multadd+0x12>
 8006bd4:	f1b8 0f00 	cmp.w	r8, #0
 8006bd8:	d022      	beq.n	8006c20 <__multadd+0x84>
 8006bda:	68a3      	ldr	r3, [r4, #8]
 8006bdc:	42b3      	cmp	r3, r6
 8006bde:	dc19      	bgt.n	8006c14 <__multadd+0x78>
 8006be0:	6861      	ldr	r1, [r4, #4]
 8006be2:	4638      	mov	r0, r7
 8006be4:	3101      	adds	r1, #1
 8006be6:	f7ff ff77 	bl	8006ad8 <_Balloc>
 8006bea:	4605      	mov	r5, r0
 8006bec:	b928      	cbnz	r0, 8006bfa <__multadd+0x5e>
 8006bee:	4602      	mov	r2, r0
 8006bf0:	21b5      	movs	r1, #181	; 0xb5
 8006bf2:	4b0d      	ldr	r3, [pc, #52]	; (8006c28 <__multadd+0x8c>)
 8006bf4:	480d      	ldr	r0, [pc, #52]	; (8006c2c <__multadd+0x90>)
 8006bf6:	f000 fd11 	bl	800761c <__assert_func>
 8006bfa:	6922      	ldr	r2, [r4, #16]
 8006bfc:	f104 010c 	add.w	r1, r4, #12
 8006c00:	3202      	adds	r2, #2
 8006c02:	0092      	lsls	r2, r2, #2
 8006c04:	300c      	adds	r0, #12
 8006c06:	f7fe fc39 	bl	800547c <memcpy>
 8006c0a:	4621      	mov	r1, r4
 8006c0c:	4638      	mov	r0, r7
 8006c0e:	f7ff ffa3 	bl	8006b58 <_Bfree>
 8006c12:	462c      	mov	r4, r5
 8006c14:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8006c18:	3601      	adds	r6, #1
 8006c1a:	f8c3 8014 	str.w	r8, [r3, #20]
 8006c1e:	6126      	str	r6, [r4, #16]
 8006c20:	4620      	mov	r0, r4
 8006c22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c26:	bf00      	nop
 8006c28:	08008303 	.word	0x08008303
 8006c2c:	08008314 	.word	0x08008314

08006c30 <__hi0bits>:
 8006c30:	0c02      	lsrs	r2, r0, #16
 8006c32:	0412      	lsls	r2, r2, #16
 8006c34:	4603      	mov	r3, r0
 8006c36:	b9ca      	cbnz	r2, 8006c6c <__hi0bits+0x3c>
 8006c38:	0403      	lsls	r3, r0, #16
 8006c3a:	2010      	movs	r0, #16
 8006c3c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006c40:	bf04      	itt	eq
 8006c42:	021b      	lsleq	r3, r3, #8
 8006c44:	3008      	addeq	r0, #8
 8006c46:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006c4a:	bf04      	itt	eq
 8006c4c:	011b      	lsleq	r3, r3, #4
 8006c4e:	3004      	addeq	r0, #4
 8006c50:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006c54:	bf04      	itt	eq
 8006c56:	009b      	lsleq	r3, r3, #2
 8006c58:	3002      	addeq	r0, #2
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	db05      	blt.n	8006c6a <__hi0bits+0x3a>
 8006c5e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8006c62:	f100 0001 	add.w	r0, r0, #1
 8006c66:	bf08      	it	eq
 8006c68:	2020      	moveq	r0, #32
 8006c6a:	4770      	bx	lr
 8006c6c:	2000      	movs	r0, #0
 8006c6e:	e7e5      	b.n	8006c3c <__hi0bits+0xc>

08006c70 <__lo0bits>:
 8006c70:	6803      	ldr	r3, [r0, #0]
 8006c72:	4602      	mov	r2, r0
 8006c74:	f013 0007 	ands.w	r0, r3, #7
 8006c78:	d00b      	beq.n	8006c92 <__lo0bits+0x22>
 8006c7a:	07d9      	lsls	r1, r3, #31
 8006c7c:	d422      	bmi.n	8006cc4 <__lo0bits+0x54>
 8006c7e:	0798      	lsls	r0, r3, #30
 8006c80:	bf49      	itett	mi
 8006c82:	085b      	lsrmi	r3, r3, #1
 8006c84:	089b      	lsrpl	r3, r3, #2
 8006c86:	2001      	movmi	r0, #1
 8006c88:	6013      	strmi	r3, [r2, #0]
 8006c8a:	bf5c      	itt	pl
 8006c8c:	2002      	movpl	r0, #2
 8006c8e:	6013      	strpl	r3, [r2, #0]
 8006c90:	4770      	bx	lr
 8006c92:	b299      	uxth	r1, r3
 8006c94:	b909      	cbnz	r1, 8006c9a <__lo0bits+0x2a>
 8006c96:	2010      	movs	r0, #16
 8006c98:	0c1b      	lsrs	r3, r3, #16
 8006c9a:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006c9e:	bf04      	itt	eq
 8006ca0:	0a1b      	lsreq	r3, r3, #8
 8006ca2:	3008      	addeq	r0, #8
 8006ca4:	0719      	lsls	r1, r3, #28
 8006ca6:	bf04      	itt	eq
 8006ca8:	091b      	lsreq	r3, r3, #4
 8006caa:	3004      	addeq	r0, #4
 8006cac:	0799      	lsls	r1, r3, #30
 8006cae:	bf04      	itt	eq
 8006cb0:	089b      	lsreq	r3, r3, #2
 8006cb2:	3002      	addeq	r0, #2
 8006cb4:	07d9      	lsls	r1, r3, #31
 8006cb6:	d403      	bmi.n	8006cc0 <__lo0bits+0x50>
 8006cb8:	085b      	lsrs	r3, r3, #1
 8006cba:	f100 0001 	add.w	r0, r0, #1
 8006cbe:	d003      	beq.n	8006cc8 <__lo0bits+0x58>
 8006cc0:	6013      	str	r3, [r2, #0]
 8006cc2:	4770      	bx	lr
 8006cc4:	2000      	movs	r0, #0
 8006cc6:	4770      	bx	lr
 8006cc8:	2020      	movs	r0, #32
 8006cca:	4770      	bx	lr

08006ccc <__i2b>:
 8006ccc:	b510      	push	{r4, lr}
 8006cce:	460c      	mov	r4, r1
 8006cd0:	2101      	movs	r1, #1
 8006cd2:	f7ff ff01 	bl	8006ad8 <_Balloc>
 8006cd6:	4602      	mov	r2, r0
 8006cd8:	b928      	cbnz	r0, 8006ce6 <__i2b+0x1a>
 8006cda:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006cde:	4b04      	ldr	r3, [pc, #16]	; (8006cf0 <__i2b+0x24>)
 8006ce0:	4804      	ldr	r0, [pc, #16]	; (8006cf4 <__i2b+0x28>)
 8006ce2:	f000 fc9b 	bl	800761c <__assert_func>
 8006ce6:	2301      	movs	r3, #1
 8006ce8:	6144      	str	r4, [r0, #20]
 8006cea:	6103      	str	r3, [r0, #16]
 8006cec:	bd10      	pop	{r4, pc}
 8006cee:	bf00      	nop
 8006cf0:	08008303 	.word	0x08008303
 8006cf4:	08008314 	.word	0x08008314

08006cf8 <__multiply>:
 8006cf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cfc:	4614      	mov	r4, r2
 8006cfe:	690a      	ldr	r2, [r1, #16]
 8006d00:	6923      	ldr	r3, [r4, #16]
 8006d02:	460d      	mov	r5, r1
 8006d04:	429a      	cmp	r2, r3
 8006d06:	bfbe      	ittt	lt
 8006d08:	460b      	movlt	r3, r1
 8006d0a:	4625      	movlt	r5, r4
 8006d0c:	461c      	movlt	r4, r3
 8006d0e:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8006d12:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006d16:	68ab      	ldr	r3, [r5, #8]
 8006d18:	6869      	ldr	r1, [r5, #4]
 8006d1a:	eb0a 0709 	add.w	r7, sl, r9
 8006d1e:	42bb      	cmp	r3, r7
 8006d20:	b085      	sub	sp, #20
 8006d22:	bfb8      	it	lt
 8006d24:	3101      	addlt	r1, #1
 8006d26:	f7ff fed7 	bl	8006ad8 <_Balloc>
 8006d2a:	b930      	cbnz	r0, 8006d3a <__multiply+0x42>
 8006d2c:	4602      	mov	r2, r0
 8006d2e:	f240 115d 	movw	r1, #349	; 0x15d
 8006d32:	4b41      	ldr	r3, [pc, #260]	; (8006e38 <__multiply+0x140>)
 8006d34:	4841      	ldr	r0, [pc, #260]	; (8006e3c <__multiply+0x144>)
 8006d36:	f000 fc71 	bl	800761c <__assert_func>
 8006d3a:	f100 0614 	add.w	r6, r0, #20
 8006d3e:	4633      	mov	r3, r6
 8006d40:	2200      	movs	r2, #0
 8006d42:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8006d46:	4543      	cmp	r3, r8
 8006d48:	d31e      	bcc.n	8006d88 <__multiply+0x90>
 8006d4a:	f105 0c14 	add.w	ip, r5, #20
 8006d4e:	f104 0314 	add.w	r3, r4, #20
 8006d52:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8006d56:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8006d5a:	9202      	str	r2, [sp, #8]
 8006d5c:	ebac 0205 	sub.w	r2, ip, r5
 8006d60:	3a15      	subs	r2, #21
 8006d62:	f022 0203 	bic.w	r2, r2, #3
 8006d66:	3204      	adds	r2, #4
 8006d68:	f105 0115 	add.w	r1, r5, #21
 8006d6c:	458c      	cmp	ip, r1
 8006d6e:	bf38      	it	cc
 8006d70:	2204      	movcc	r2, #4
 8006d72:	9201      	str	r2, [sp, #4]
 8006d74:	9a02      	ldr	r2, [sp, #8]
 8006d76:	9303      	str	r3, [sp, #12]
 8006d78:	429a      	cmp	r2, r3
 8006d7a:	d808      	bhi.n	8006d8e <__multiply+0x96>
 8006d7c:	2f00      	cmp	r7, #0
 8006d7e:	dc55      	bgt.n	8006e2c <__multiply+0x134>
 8006d80:	6107      	str	r7, [r0, #16]
 8006d82:	b005      	add	sp, #20
 8006d84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d88:	f843 2b04 	str.w	r2, [r3], #4
 8006d8c:	e7db      	b.n	8006d46 <__multiply+0x4e>
 8006d8e:	f8b3 a000 	ldrh.w	sl, [r3]
 8006d92:	f1ba 0f00 	cmp.w	sl, #0
 8006d96:	d020      	beq.n	8006dda <__multiply+0xe2>
 8006d98:	46b1      	mov	r9, r6
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	f105 0e14 	add.w	lr, r5, #20
 8006da0:	f85e 4b04 	ldr.w	r4, [lr], #4
 8006da4:	f8d9 b000 	ldr.w	fp, [r9]
 8006da8:	b2a1      	uxth	r1, r4
 8006daa:	fa1f fb8b 	uxth.w	fp, fp
 8006dae:	fb0a b101 	mla	r1, sl, r1, fp
 8006db2:	4411      	add	r1, r2
 8006db4:	f8d9 2000 	ldr.w	r2, [r9]
 8006db8:	0c24      	lsrs	r4, r4, #16
 8006dba:	0c12      	lsrs	r2, r2, #16
 8006dbc:	fb0a 2404 	mla	r4, sl, r4, r2
 8006dc0:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8006dc4:	b289      	uxth	r1, r1
 8006dc6:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8006dca:	45f4      	cmp	ip, lr
 8006dcc:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8006dd0:	f849 1b04 	str.w	r1, [r9], #4
 8006dd4:	d8e4      	bhi.n	8006da0 <__multiply+0xa8>
 8006dd6:	9901      	ldr	r1, [sp, #4]
 8006dd8:	5072      	str	r2, [r6, r1]
 8006dda:	9a03      	ldr	r2, [sp, #12]
 8006ddc:	3304      	adds	r3, #4
 8006dde:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006de2:	f1b9 0f00 	cmp.w	r9, #0
 8006de6:	d01f      	beq.n	8006e28 <__multiply+0x130>
 8006de8:	46b6      	mov	lr, r6
 8006dea:	f04f 0a00 	mov.w	sl, #0
 8006dee:	6834      	ldr	r4, [r6, #0]
 8006df0:	f105 0114 	add.w	r1, r5, #20
 8006df4:	880a      	ldrh	r2, [r1, #0]
 8006df6:	f8be b002 	ldrh.w	fp, [lr, #2]
 8006dfa:	b2a4      	uxth	r4, r4
 8006dfc:	fb09 b202 	mla	r2, r9, r2, fp
 8006e00:	4492      	add	sl, r2
 8006e02:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8006e06:	f84e 4b04 	str.w	r4, [lr], #4
 8006e0a:	f851 4b04 	ldr.w	r4, [r1], #4
 8006e0e:	f8be 2000 	ldrh.w	r2, [lr]
 8006e12:	0c24      	lsrs	r4, r4, #16
 8006e14:	fb09 2404 	mla	r4, r9, r4, r2
 8006e18:	458c      	cmp	ip, r1
 8006e1a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8006e1e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8006e22:	d8e7      	bhi.n	8006df4 <__multiply+0xfc>
 8006e24:	9a01      	ldr	r2, [sp, #4]
 8006e26:	50b4      	str	r4, [r6, r2]
 8006e28:	3604      	adds	r6, #4
 8006e2a:	e7a3      	b.n	8006d74 <__multiply+0x7c>
 8006e2c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d1a5      	bne.n	8006d80 <__multiply+0x88>
 8006e34:	3f01      	subs	r7, #1
 8006e36:	e7a1      	b.n	8006d7c <__multiply+0x84>
 8006e38:	08008303 	.word	0x08008303
 8006e3c:	08008314 	.word	0x08008314

08006e40 <__pow5mult>:
 8006e40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e44:	4615      	mov	r5, r2
 8006e46:	f012 0203 	ands.w	r2, r2, #3
 8006e4a:	4606      	mov	r6, r0
 8006e4c:	460f      	mov	r7, r1
 8006e4e:	d007      	beq.n	8006e60 <__pow5mult+0x20>
 8006e50:	4c25      	ldr	r4, [pc, #148]	; (8006ee8 <__pow5mult+0xa8>)
 8006e52:	3a01      	subs	r2, #1
 8006e54:	2300      	movs	r3, #0
 8006e56:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006e5a:	f7ff fe9f 	bl	8006b9c <__multadd>
 8006e5e:	4607      	mov	r7, r0
 8006e60:	10ad      	asrs	r5, r5, #2
 8006e62:	d03d      	beq.n	8006ee0 <__pow5mult+0xa0>
 8006e64:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006e66:	b97c      	cbnz	r4, 8006e88 <__pow5mult+0x48>
 8006e68:	2010      	movs	r0, #16
 8006e6a:	f7ff fe1f 	bl	8006aac <malloc>
 8006e6e:	4602      	mov	r2, r0
 8006e70:	6270      	str	r0, [r6, #36]	; 0x24
 8006e72:	b928      	cbnz	r0, 8006e80 <__pow5mult+0x40>
 8006e74:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006e78:	4b1c      	ldr	r3, [pc, #112]	; (8006eec <__pow5mult+0xac>)
 8006e7a:	481d      	ldr	r0, [pc, #116]	; (8006ef0 <__pow5mult+0xb0>)
 8006e7c:	f000 fbce 	bl	800761c <__assert_func>
 8006e80:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006e84:	6004      	str	r4, [r0, #0]
 8006e86:	60c4      	str	r4, [r0, #12]
 8006e88:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006e8c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006e90:	b94c      	cbnz	r4, 8006ea6 <__pow5mult+0x66>
 8006e92:	f240 2171 	movw	r1, #625	; 0x271
 8006e96:	4630      	mov	r0, r6
 8006e98:	f7ff ff18 	bl	8006ccc <__i2b>
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	4604      	mov	r4, r0
 8006ea0:	f8c8 0008 	str.w	r0, [r8, #8]
 8006ea4:	6003      	str	r3, [r0, #0]
 8006ea6:	f04f 0900 	mov.w	r9, #0
 8006eaa:	07eb      	lsls	r3, r5, #31
 8006eac:	d50a      	bpl.n	8006ec4 <__pow5mult+0x84>
 8006eae:	4639      	mov	r1, r7
 8006eb0:	4622      	mov	r2, r4
 8006eb2:	4630      	mov	r0, r6
 8006eb4:	f7ff ff20 	bl	8006cf8 <__multiply>
 8006eb8:	4680      	mov	r8, r0
 8006eba:	4639      	mov	r1, r7
 8006ebc:	4630      	mov	r0, r6
 8006ebe:	f7ff fe4b 	bl	8006b58 <_Bfree>
 8006ec2:	4647      	mov	r7, r8
 8006ec4:	106d      	asrs	r5, r5, #1
 8006ec6:	d00b      	beq.n	8006ee0 <__pow5mult+0xa0>
 8006ec8:	6820      	ldr	r0, [r4, #0]
 8006eca:	b938      	cbnz	r0, 8006edc <__pow5mult+0x9c>
 8006ecc:	4622      	mov	r2, r4
 8006ece:	4621      	mov	r1, r4
 8006ed0:	4630      	mov	r0, r6
 8006ed2:	f7ff ff11 	bl	8006cf8 <__multiply>
 8006ed6:	6020      	str	r0, [r4, #0]
 8006ed8:	f8c0 9000 	str.w	r9, [r0]
 8006edc:	4604      	mov	r4, r0
 8006ede:	e7e4      	b.n	8006eaa <__pow5mult+0x6a>
 8006ee0:	4638      	mov	r0, r7
 8006ee2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ee6:	bf00      	nop
 8006ee8:	08008468 	.word	0x08008468
 8006eec:	0800828d 	.word	0x0800828d
 8006ef0:	08008314 	.word	0x08008314

08006ef4 <__lshift>:
 8006ef4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ef8:	460c      	mov	r4, r1
 8006efa:	4607      	mov	r7, r0
 8006efc:	4691      	mov	r9, r2
 8006efe:	6923      	ldr	r3, [r4, #16]
 8006f00:	6849      	ldr	r1, [r1, #4]
 8006f02:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006f06:	68a3      	ldr	r3, [r4, #8]
 8006f08:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006f0c:	f108 0601 	add.w	r6, r8, #1
 8006f10:	42b3      	cmp	r3, r6
 8006f12:	db0b      	blt.n	8006f2c <__lshift+0x38>
 8006f14:	4638      	mov	r0, r7
 8006f16:	f7ff fddf 	bl	8006ad8 <_Balloc>
 8006f1a:	4605      	mov	r5, r0
 8006f1c:	b948      	cbnz	r0, 8006f32 <__lshift+0x3e>
 8006f1e:	4602      	mov	r2, r0
 8006f20:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006f24:	4b27      	ldr	r3, [pc, #156]	; (8006fc4 <__lshift+0xd0>)
 8006f26:	4828      	ldr	r0, [pc, #160]	; (8006fc8 <__lshift+0xd4>)
 8006f28:	f000 fb78 	bl	800761c <__assert_func>
 8006f2c:	3101      	adds	r1, #1
 8006f2e:	005b      	lsls	r3, r3, #1
 8006f30:	e7ee      	b.n	8006f10 <__lshift+0x1c>
 8006f32:	2300      	movs	r3, #0
 8006f34:	f100 0114 	add.w	r1, r0, #20
 8006f38:	f100 0210 	add.w	r2, r0, #16
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	4553      	cmp	r3, sl
 8006f40:	db33      	blt.n	8006faa <__lshift+0xb6>
 8006f42:	6920      	ldr	r0, [r4, #16]
 8006f44:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006f48:	f104 0314 	add.w	r3, r4, #20
 8006f4c:	f019 091f 	ands.w	r9, r9, #31
 8006f50:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006f54:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006f58:	d02b      	beq.n	8006fb2 <__lshift+0xbe>
 8006f5a:	468a      	mov	sl, r1
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	f1c9 0e20 	rsb	lr, r9, #32
 8006f62:	6818      	ldr	r0, [r3, #0]
 8006f64:	fa00 f009 	lsl.w	r0, r0, r9
 8006f68:	4302      	orrs	r2, r0
 8006f6a:	f84a 2b04 	str.w	r2, [sl], #4
 8006f6e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f72:	459c      	cmp	ip, r3
 8006f74:	fa22 f20e 	lsr.w	r2, r2, lr
 8006f78:	d8f3      	bhi.n	8006f62 <__lshift+0x6e>
 8006f7a:	ebac 0304 	sub.w	r3, ip, r4
 8006f7e:	3b15      	subs	r3, #21
 8006f80:	f023 0303 	bic.w	r3, r3, #3
 8006f84:	3304      	adds	r3, #4
 8006f86:	f104 0015 	add.w	r0, r4, #21
 8006f8a:	4584      	cmp	ip, r0
 8006f8c:	bf38      	it	cc
 8006f8e:	2304      	movcc	r3, #4
 8006f90:	50ca      	str	r2, [r1, r3]
 8006f92:	b10a      	cbz	r2, 8006f98 <__lshift+0xa4>
 8006f94:	f108 0602 	add.w	r6, r8, #2
 8006f98:	3e01      	subs	r6, #1
 8006f9a:	4638      	mov	r0, r7
 8006f9c:	4621      	mov	r1, r4
 8006f9e:	612e      	str	r6, [r5, #16]
 8006fa0:	f7ff fdda 	bl	8006b58 <_Bfree>
 8006fa4:	4628      	mov	r0, r5
 8006fa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006faa:	f842 0f04 	str.w	r0, [r2, #4]!
 8006fae:	3301      	adds	r3, #1
 8006fb0:	e7c5      	b.n	8006f3e <__lshift+0x4a>
 8006fb2:	3904      	subs	r1, #4
 8006fb4:	f853 2b04 	ldr.w	r2, [r3], #4
 8006fb8:	459c      	cmp	ip, r3
 8006fba:	f841 2f04 	str.w	r2, [r1, #4]!
 8006fbe:	d8f9      	bhi.n	8006fb4 <__lshift+0xc0>
 8006fc0:	e7ea      	b.n	8006f98 <__lshift+0xa4>
 8006fc2:	bf00      	nop
 8006fc4:	08008303 	.word	0x08008303
 8006fc8:	08008314 	.word	0x08008314

08006fcc <__mcmp>:
 8006fcc:	4603      	mov	r3, r0
 8006fce:	690a      	ldr	r2, [r1, #16]
 8006fd0:	6900      	ldr	r0, [r0, #16]
 8006fd2:	b530      	push	{r4, r5, lr}
 8006fd4:	1a80      	subs	r0, r0, r2
 8006fd6:	d10d      	bne.n	8006ff4 <__mcmp+0x28>
 8006fd8:	3314      	adds	r3, #20
 8006fda:	3114      	adds	r1, #20
 8006fdc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006fe0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006fe4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006fe8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006fec:	4295      	cmp	r5, r2
 8006fee:	d002      	beq.n	8006ff6 <__mcmp+0x2a>
 8006ff0:	d304      	bcc.n	8006ffc <__mcmp+0x30>
 8006ff2:	2001      	movs	r0, #1
 8006ff4:	bd30      	pop	{r4, r5, pc}
 8006ff6:	42a3      	cmp	r3, r4
 8006ff8:	d3f4      	bcc.n	8006fe4 <__mcmp+0x18>
 8006ffa:	e7fb      	b.n	8006ff4 <__mcmp+0x28>
 8006ffc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007000:	e7f8      	b.n	8006ff4 <__mcmp+0x28>
	...

08007004 <__mdiff>:
 8007004:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007008:	460c      	mov	r4, r1
 800700a:	4606      	mov	r6, r0
 800700c:	4611      	mov	r1, r2
 800700e:	4620      	mov	r0, r4
 8007010:	4692      	mov	sl, r2
 8007012:	f7ff ffdb 	bl	8006fcc <__mcmp>
 8007016:	1e05      	subs	r5, r0, #0
 8007018:	d111      	bne.n	800703e <__mdiff+0x3a>
 800701a:	4629      	mov	r1, r5
 800701c:	4630      	mov	r0, r6
 800701e:	f7ff fd5b 	bl	8006ad8 <_Balloc>
 8007022:	4602      	mov	r2, r0
 8007024:	b928      	cbnz	r0, 8007032 <__mdiff+0x2e>
 8007026:	f240 2132 	movw	r1, #562	; 0x232
 800702a:	4b3c      	ldr	r3, [pc, #240]	; (800711c <__mdiff+0x118>)
 800702c:	483c      	ldr	r0, [pc, #240]	; (8007120 <__mdiff+0x11c>)
 800702e:	f000 faf5 	bl	800761c <__assert_func>
 8007032:	2301      	movs	r3, #1
 8007034:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007038:	4610      	mov	r0, r2
 800703a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800703e:	bfa4      	itt	ge
 8007040:	4653      	movge	r3, sl
 8007042:	46a2      	movge	sl, r4
 8007044:	4630      	mov	r0, r6
 8007046:	f8da 1004 	ldr.w	r1, [sl, #4]
 800704a:	bfa6      	itte	ge
 800704c:	461c      	movge	r4, r3
 800704e:	2500      	movge	r5, #0
 8007050:	2501      	movlt	r5, #1
 8007052:	f7ff fd41 	bl	8006ad8 <_Balloc>
 8007056:	4602      	mov	r2, r0
 8007058:	b918      	cbnz	r0, 8007062 <__mdiff+0x5e>
 800705a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800705e:	4b2f      	ldr	r3, [pc, #188]	; (800711c <__mdiff+0x118>)
 8007060:	e7e4      	b.n	800702c <__mdiff+0x28>
 8007062:	f100 0814 	add.w	r8, r0, #20
 8007066:	f8da 7010 	ldr.w	r7, [sl, #16]
 800706a:	60c5      	str	r5, [r0, #12]
 800706c:	f04f 0c00 	mov.w	ip, #0
 8007070:	f10a 0514 	add.w	r5, sl, #20
 8007074:	f10a 0010 	add.w	r0, sl, #16
 8007078:	46c2      	mov	sl, r8
 800707a:	6926      	ldr	r6, [r4, #16]
 800707c:	f104 0914 	add.w	r9, r4, #20
 8007080:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8007084:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007088:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800708c:	f859 3b04 	ldr.w	r3, [r9], #4
 8007090:	fa1f f18b 	uxth.w	r1, fp
 8007094:	4461      	add	r1, ip
 8007096:	fa1f fc83 	uxth.w	ip, r3
 800709a:	0c1b      	lsrs	r3, r3, #16
 800709c:	eba1 010c 	sub.w	r1, r1, ip
 80070a0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80070a4:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80070a8:	b289      	uxth	r1, r1
 80070aa:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80070ae:	454e      	cmp	r6, r9
 80070b0:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80070b4:	f84a 3b04 	str.w	r3, [sl], #4
 80070b8:	d8e6      	bhi.n	8007088 <__mdiff+0x84>
 80070ba:	1b33      	subs	r3, r6, r4
 80070bc:	3b15      	subs	r3, #21
 80070be:	f023 0303 	bic.w	r3, r3, #3
 80070c2:	3415      	adds	r4, #21
 80070c4:	3304      	adds	r3, #4
 80070c6:	42a6      	cmp	r6, r4
 80070c8:	bf38      	it	cc
 80070ca:	2304      	movcc	r3, #4
 80070cc:	441d      	add	r5, r3
 80070ce:	4443      	add	r3, r8
 80070d0:	461e      	mov	r6, r3
 80070d2:	462c      	mov	r4, r5
 80070d4:	4574      	cmp	r4, lr
 80070d6:	d30e      	bcc.n	80070f6 <__mdiff+0xf2>
 80070d8:	f10e 0103 	add.w	r1, lr, #3
 80070dc:	1b49      	subs	r1, r1, r5
 80070de:	f021 0103 	bic.w	r1, r1, #3
 80070e2:	3d03      	subs	r5, #3
 80070e4:	45ae      	cmp	lr, r5
 80070e6:	bf38      	it	cc
 80070e8:	2100      	movcc	r1, #0
 80070ea:	4419      	add	r1, r3
 80070ec:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80070f0:	b18b      	cbz	r3, 8007116 <__mdiff+0x112>
 80070f2:	6117      	str	r7, [r2, #16]
 80070f4:	e7a0      	b.n	8007038 <__mdiff+0x34>
 80070f6:	f854 8b04 	ldr.w	r8, [r4], #4
 80070fa:	fa1f f188 	uxth.w	r1, r8
 80070fe:	4461      	add	r1, ip
 8007100:	1408      	asrs	r0, r1, #16
 8007102:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 8007106:	b289      	uxth	r1, r1
 8007108:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800710c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007110:	f846 1b04 	str.w	r1, [r6], #4
 8007114:	e7de      	b.n	80070d4 <__mdiff+0xd0>
 8007116:	3f01      	subs	r7, #1
 8007118:	e7e8      	b.n	80070ec <__mdiff+0xe8>
 800711a:	bf00      	nop
 800711c:	08008303 	.word	0x08008303
 8007120:	08008314 	.word	0x08008314

08007124 <__d2b>:
 8007124:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8007128:	2101      	movs	r1, #1
 800712a:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800712e:	4690      	mov	r8, r2
 8007130:	461d      	mov	r5, r3
 8007132:	f7ff fcd1 	bl	8006ad8 <_Balloc>
 8007136:	4604      	mov	r4, r0
 8007138:	b930      	cbnz	r0, 8007148 <__d2b+0x24>
 800713a:	4602      	mov	r2, r0
 800713c:	f240 310a 	movw	r1, #778	; 0x30a
 8007140:	4b24      	ldr	r3, [pc, #144]	; (80071d4 <__d2b+0xb0>)
 8007142:	4825      	ldr	r0, [pc, #148]	; (80071d8 <__d2b+0xb4>)
 8007144:	f000 fa6a 	bl	800761c <__assert_func>
 8007148:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800714c:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8007150:	bb2d      	cbnz	r5, 800719e <__d2b+0x7a>
 8007152:	9301      	str	r3, [sp, #4]
 8007154:	f1b8 0300 	subs.w	r3, r8, #0
 8007158:	d026      	beq.n	80071a8 <__d2b+0x84>
 800715a:	4668      	mov	r0, sp
 800715c:	9300      	str	r3, [sp, #0]
 800715e:	f7ff fd87 	bl	8006c70 <__lo0bits>
 8007162:	9900      	ldr	r1, [sp, #0]
 8007164:	b1f0      	cbz	r0, 80071a4 <__d2b+0x80>
 8007166:	9a01      	ldr	r2, [sp, #4]
 8007168:	f1c0 0320 	rsb	r3, r0, #32
 800716c:	fa02 f303 	lsl.w	r3, r2, r3
 8007170:	430b      	orrs	r3, r1
 8007172:	40c2      	lsrs	r2, r0
 8007174:	6163      	str	r3, [r4, #20]
 8007176:	9201      	str	r2, [sp, #4]
 8007178:	9b01      	ldr	r3, [sp, #4]
 800717a:	2b00      	cmp	r3, #0
 800717c:	bf14      	ite	ne
 800717e:	2102      	movne	r1, #2
 8007180:	2101      	moveq	r1, #1
 8007182:	61a3      	str	r3, [r4, #24]
 8007184:	6121      	str	r1, [r4, #16]
 8007186:	b1c5      	cbz	r5, 80071ba <__d2b+0x96>
 8007188:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800718c:	4405      	add	r5, r0
 800718e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007192:	603d      	str	r5, [r7, #0]
 8007194:	6030      	str	r0, [r6, #0]
 8007196:	4620      	mov	r0, r4
 8007198:	b002      	add	sp, #8
 800719a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800719e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80071a2:	e7d6      	b.n	8007152 <__d2b+0x2e>
 80071a4:	6161      	str	r1, [r4, #20]
 80071a6:	e7e7      	b.n	8007178 <__d2b+0x54>
 80071a8:	a801      	add	r0, sp, #4
 80071aa:	f7ff fd61 	bl	8006c70 <__lo0bits>
 80071ae:	2101      	movs	r1, #1
 80071b0:	9b01      	ldr	r3, [sp, #4]
 80071b2:	6121      	str	r1, [r4, #16]
 80071b4:	6163      	str	r3, [r4, #20]
 80071b6:	3020      	adds	r0, #32
 80071b8:	e7e5      	b.n	8007186 <__d2b+0x62>
 80071ba:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80071be:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80071c2:	6038      	str	r0, [r7, #0]
 80071c4:	6918      	ldr	r0, [r3, #16]
 80071c6:	f7ff fd33 	bl	8006c30 <__hi0bits>
 80071ca:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80071ce:	6031      	str	r1, [r6, #0]
 80071d0:	e7e1      	b.n	8007196 <__d2b+0x72>
 80071d2:	bf00      	nop
 80071d4:	08008303 	.word	0x08008303
 80071d8:	08008314 	.word	0x08008314

080071dc <_calloc_r>:
 80071dc:	b538      	push	{r3, r4, r5, lr}
 80071de:	fb02 f501 	mul.w	r5, r2, r1
 80071e2:	4629      	mov	r1, r5
 80071e4:	f000 f854 	bl	8007290 <_malloc_r>
 80071e8:	4604      	mov	r4, r0
 80071ea:	b118      	cbz	r0, 80071f4 <_calloc_r+0x18>
 80071ec:	462a      	mov	r2, r5
 80071ee:	2100      	movs	r1, #0
 80071f0:	f7fe f952 	bl	8005498 <memset>
 80071f4:	4620      	mov	r0, r4
 80071f6:	bd38      	pop	{r3, r4, r5, pc}

080071f8 <_free_r>:
 80071f8:	b538      	push	{r3, r4, r5, lr}
 80071fa:	4605      	mov	r5, r0
 80071fc:	2900      	cmp	r1, #0
 80071fe:	d043      	beq.n	8007288 <_free_r+0x90>
 8007200:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007204:	1f0c      	subs	r4, r1, #4
 8007206:	2b00      	cmp	r3, #0
 8007208:	bfb8      	it	lt
 800720a:	18e4      	addlt	r4, r4, r3
 800720c:	f000 fa62 	bl	80076d4 <__malloc_lock>
 8007210:	4a1e      	ldr	r2, [pc, #120]	; (800728c <_free_r+0x94>)
 8007212:	6813      	ldr	r3, [r2, #0]
 8007214:	4610      	mov	r0, r2
 8007216:	b933      	cbnz	r3, 8007226 <_free_r+0x2e>
 8007218:	6063      	str	r3, [r4, #4]
 800721a:	6014      	str	r4, [r2, #0]
 800721c:	4628      	mov	r0, r5
 800721e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007222:	f000 ba5d 	b.w	80076e0 <__malloc_unlock>
 8007226:	42a3      	cmp	r3, r4
 8007228:	d90a      	bls.n	8007240 <_free_r+0x48>
 800722a:	6821      	ldr	r1, [r4, #0]
 800722c:	1862      	adds	r2, r4, r1
 800722e:	4293      	cmp	r3, r2
 8007230:	bf01      	itttt	eq
 8007232:	681a      	ldreq	r2, [r3, #0]
 8007234:	685b      	ldreq	r3, [r3, #4]
 8007236:	1852      	addeq	r2, r2, r1
 8007238:	6022      	streq	r2, [r4, #0]
 800723a:	6063      	str	r3, [r4, #4]
 800723c:	6004      	str	r4, [r0, #0]
 800723e:	e7ed      	b.n	800721c <_free_r+0x24>
 8007240:	461a      	mov	r2, r3
 8007242:	685b      	ldr	r3, [r3, #4]
 8007244:	b10b      	cbz	r3, 800724a <_free_r+0x52>
 8007246:	42a3      	cmp	r3, r4
 8007248:	d9fa      	bls.n	8007240 <_free_r+0x48>
 800724a:	6811      	ldr	r1, [r2, #0]
 800724c:	1850      	adds	r0, r2, r1
 800724e:	42a0      	cmp	r0, r4
 8007250:	d10b      	bne.n	800726a <_free_r+0x72>
 8007252:	6820      	ldr	r0, [r4, #0]
 8007254:	4401      	add	r1, r0
 8007256:	1850      	adds	r0, r2, r1
 8007258:	4283      	cmp	r3, r0
 800725a:	6011      	str	r1, [r2, #0]
 800725c:	d1de      	bne.n	800721c <_free_r+0x24>
 800725e:	6818      	ldr	r0, [r3, #0]
 8007260:	685b      	ldr	r3, [r3, #4]
 8007262:	4401      	add	r1, r0
 8007264:	6011      	str	r1, [r2, #0]
 8007266:	6053      	str	r3, [r2, #4]
 8007268:	e7d8      	b.n	800721c <_free_r+0x24>
 800726a:	d902      	bls.n	8007272 <_free_r+0x7a>
 800726c:	230c      	movs	r3, #12
 800726e:	602b      	str	r3, [r5, #0]
 8007270:	e7d4      	b.n	800721c <_free_r+0x24>
 8007272:	6820      	ldr	r0, [r4, #0]
 8007274:	1821      	adds	r1, r4, r0
 8007276:	428b      	cmp	r3, r1
 8007278:	bf01      	itttt	eq
 800727a:	6819      	ldreq	r1, [r3, #0]
 800727c:	685b      	ldreq	r3, [r3, #4]
 800727e:	1809      	addeq	r1, r1, r0
 8007280:	6021      	streq	r1, [r4, #0]
 8007282:	6063      	str	r3, [r4, #4]
 8007284:	6054      	str	r4, [r2, #4]
 8007286:	e7c9      	b.n	800721c <_free_r+0x24>
 8007288:	bd38      	pop	{r3, r4, r5, pc}
 800728a:	bf00      	nop
 800728c:	200004b8 	.word	0x200004b8

08007290 <_malloc_r>:
 8007290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007292:	1ccd      	adds	r5, r1, #3
 8007294:	f025 0503 	bic.w	r5, r5, #3
 8007298:	3508      	adds	r5, #8
 800729a:	2d0c      	cmp	r5, #12
 800729c:	bf38      	it	cc
 800729e:	250c      	movcc	r5, #12
 80072a0:	2d00      	cmp	r5, #0
 80072a2:	4606      	mov	r6, r0
 80072a4:	db01      	blt.n	80072aa <_malloc_r+0x1a>
 80072a6:	42a9      	cmp	r1, r5
 80072a8:	d903      	bls.n	80072b2 <_malloc_r+0x22>
 80072aa:	230c      	movs	r3, #12
 80072ac:	6033      	str	r3, [r6, #0]
 80072ae:	2000      	movs	r0, #0
 80072b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80072b2:	f000 fa0f 	bl	80076d4 <__malloc_lock>
 80072b6:	4921      	ldr	r1, [pc, #132]	; (800733c <_malloc_r+0xac>)
 80072b8:	680a      	ldr	r2, [r1, #0]
 80072ba:	4614      	mov	r4, r2
 80072bc:	b99c      	cbnz	r4, 80072e6 <_malloc_r+0x56>
 80072be:	4f20      	ldr	r7, [pc, #128]	; (8007340 <_malloc_r+0xb0>)
 80072c0:	683b      	ldr	r3, [r7, #0]
 80072c2:	b923      	cbnz	r3, 80072ce <_malloc_r+0x3e>
 80072c4:	4621      	mov	r1, r4
 80072c6:	4630      	mov	r0, r6
 80072c8:	f000 f998 	bl	80075fc <_sbrk_r>
 80072cc:	6038      	str	r0, [r7, #0]
 80072ce:	4629      	mov	r1, r5
 80072d0:	4630      	mov	r0, r6
 80072d2:	f000 f993 	bl	80075fc <_sbrk_r>
 80072d6:	1c43      	adds	r3, r0, #1
 80072d8:	d123      	bne.n	8007322 <_malloc_r+0x92>
 80072da:	230c      	movs	r3, #12
 80072dc:	4630      	mov	r0, r6
 80072de:	6033      	str	r3, [r6, #0]
 80072e0:	f000 f9fe 	bl	80076e0 <__malloc_unlock>
 80072e4:	e7e3      	b.n	80072ae <_malloc_r+0x1e>
 80072e6:	6823      	ldr	r3, [r4, #0]
 80072e8:	1b5b      	subs	r3, r3, r5
 80072ea:	d417      	bmi.n	800731c <_malloc_r+0x8c>
 80072ec:	2b0b      	cmp	r3, #11
 80072ee:	d903      	bls.n	80072f8 <_malloc_r+0x68>
 80072f0:	6023      	str	r3, [r4, #0]
 80072f2:	441c      	add	r4, r3
 80072f4:	6025      	str	r5, [r4, #0]
 80072f6:	e004      	b.n	8007302 <_malloc_r+0x72>
 80072f8:	6863      	ldr	r3, [r4, #4]
 80072fa:	42a2      	cmp	r2, r4
 80072fc:	bf0c      	ite	eq
 80072fe:	600b      	streq	r3, [r1, #0]
 8007300:	6053      	strne	r3, [r2, #4]
 8007302:	4630      	mov	r0, r6
 8007304:	f000 f9ec 	bl	80076e0 <__malloc_unlock>
 8007308:	f104 000b 	add.w	r0, r4, #11
 800730c:	1d23      	adds	r3, r4, #4
 800730e:	f020 0007 	bic.w	r0, r0, #7
 8007312:	1ac2      	subs	r2, r0, r3
 8007314:	d0cc      	beq.n	80072b0 <_malloc_r+0x20>
 8007316:	1a1b      	subs	r3, r3, r0
 8007318:	50a3      	str	r3, [r4, r2]
 800731a:	e7c9      	b.n	80072b0 <_malloc_r+0x20>
 800731c:	4622      	mov	r2, r4
 800731e:	6864      	ldr	r4, [r4, #4]
 8007320:	e7cc      	b.n	80072bc <_malloc_r+0x2c>
 8007322:	1cc4      	adds	r4, r0, #3
 8007324:	f024 0403 	bic.w	r4, r4, #3
 8007328:	42a0      	cmp	r0, r4
 800732a:	d0e3      	beq.n	80072f4 <_malloc_r+0x64>
 800732c:	1a21      	subs	r1, r4, r0
 800732e:	4630      	mov	r0, r6
 8007330:	f000 f964 	bl	80075fc <_sbrk_r>
 8007334:	3001      	adds	r0, #1
 8007336:	d1dd      	bne.n	80072f4 <_malloc_r+0x64>
 8007338:	e7cf      	b.n	80072da <_malloc_r+0x4a>
 800733a:	bf00      	nop
 800733c:	200004b8 	.word	0x200004b8
 8007340:	200004bc 	.word	0x200004bc

08007344 <__ssputs_r>:
 8007344:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007348:	688e      	ldr	r6, [r1, #8]
 800734a:	4682      	mov	sl, r0
 800734c:	429e      	cmp	r6, r3
 800734e:	460c      	mov	r4, r1
 8007350:	4690      	mov	r8, r2
 8007352:	461f      	mov	r7, r3
 8007354:	d838      	bhi.n	80073c8 <__ssputs_r+0x84>
 8007356:	898a      	ldrh	r2, [r1, #12]
 8007358:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800735c:	d032      	beq.n	80073c4 <__ssputs_r+0x80>
 800735e:	6825      	ldr	r5, [r4, #0]
 8007360:	6909      	ldr	r1, [r1, #16]
 8007362:	3301      	adds	r3, #1
 8007364:	eba5 0901 	sub.w	r9, r5, r1
 8007368:	6965      	ldr	r5, [r4, #20]
 800736a:	444b      	add	r3, r9
 800736c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007370:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007374:	106d      	asrs	r5, r5, #1
 8007376:	429d      	cmp	r5, r3
 8007378:	bf38      	it	cc
 800737a:	461d      	movcc	r5, r3
 800737c:	0553      	lsls	r3, r2, #21
 800737e:	d531      	bpl.n	80073e4 <__ssputs_r+0xa0>
 8007380:	4629      	mov	r1, r5
 8007382:	f7ff ff85 	bl	8007290 <_malloc_r>
 8007386:	4606      	mov	r6, r0
 8007388:	b950      	cbnz	r0, 80073a0 <__ssputs_r+0x5c>
 800738a:	230c      	movs	r3, #12
 800738c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007390:	f8ca 3000 	str.w	r3, [sl]
 8007394:	89a3      	ldrh	r3, [r4, #12]
 8007396:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800739a:	81a3      	strh	r3, [r4, #12]
 800739c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073a0:	464a      	mov	r2, r9
 80073a2:	6921      	ldr	r1, [r4, #16]
 80073a4:	f7fe f86a 	bl	800547c <memcpy>
 80073a8:	89a3      	ldrh	r3, [r4, #12]
 80073aa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80073ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80073b2:	81a3      	strh	r3, [r4, #12]
 80073b4:	6126      	str	r6, [r4, #16]
 80073b6:	444e      	add	r6, r9
 80073b8:	6026      	str	r6, [r4, #0]
 80073ba:	463e      	mov	r6, r7
 80073bc:	6165      	str	r5, [r4, #20]
 80073be:	eba5 0509 	sub.w	r5, r5, r9
 80073c2:	60a5      	str	r5, [r4, #8]
 80073c4:	42be      	cmp	r6, r7
 80073c6:	d900      	bls.n	80073ca <__ssputs_r+0x86>
 80073c8:	463e      	mov	r6, r7
 80073ca:	4632      	mov	r2, r6
 80073cc:	4641      	mov	r1, r8
 80073ce:	6820      	ldr	r0, [r4, #0]
 80073d0:	f000 f966 	bl	80076a0 <memmove>
 80073d4:	68a3      	ldr	r3, [r4, #8]
 80073d6:	6822      	ldr	r2, [r4, #0]
 80073d8:	1b9b      	subs	r3, r3, r6
 80073da:	4432      	add	r2, r6
 80073dc:	2000      	movs	r0, #0
 80073de:	60a3      	str	r3, [r4, #8]
 80073e0:	6022      	str	r2, [r4, #0]
 80073e2:	e7db      	b.n	800739c <__ssputs_r+0x58>
 80073e4:	462a      	mov	r2, r5
 80073e6:	f000 f981 	bl	80076ec <_realloc_r>
 80073ea:	4606      	mov	r6, r0
 80073ec:	2800      	cmp	r0, #0
 80073ee:	d1e1      	bne.n	80073b4 <__ssputs_r+0x70>
 80073f0:	4650      	mov	r0, sl
 80073f2:	6921      	ldr	r1, [r4, #16]
 80073f4:	f7ff ff00 	bl	80071f8 <_free_r>
 80073f8:	e7c7      	b.n	800738a <__ssputs_r+0x46>
	...

080073fc <_svfiprintf_r>:
 80073fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007400:	4698      	mov	r8, r3
 8007402:	898b      	ldrh	r3, [r1, #12]
 8007404:	4607      	mov	r7, r0
 8007406:	061b      	lsls	r3, r3, #24
 8007408:	460d      	mov	r5, r1
 800740a:	4614      	mov	r4, r2
 800740c:	b09d      	sub	sp, #116	; 0x74
 800740e:	d50e      	bpl.n	800742e <_svfiprintf_r+0x32>
 8007410:	690b      	ldr	r3, [r1, #16]
 8007412:	b963      	cbnz	r3, 800742e <_svfiprintf_r+0x32>
 8007414:	2140      	movs	r1, #64	; 0x40
 8007416:	f7ff ff3b 	bl	8007290 <_malloc_r>
 800741a:	6028      	str	r0, [r5, #0]
 800741c:	6128      	str	r0, [r5, #16]
 800741e:	b920      	cbnz	r0, 800742a <_svfiprintf_r+0x2e>
 8007420:	230c      	movs	r3, #12
 8007422:	603b      	str	r3, [r7, #0]
 8007424:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007428:	e0d1      	b.n	80075ce <_svfiprintf_r+0x1d2>
 800742a:	2340      	movs	r3, #64	; 0x40
 800742c:	616b      	str	r3, [r5, #20]
 800742e:	2300      	movs	r3, #0
 8007430:	9309      	str	r3, [sp, #36]	; 0x24
 8007432:	2320      	movs	r3, #32
 8007434:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007438:	2330      	movs	r3, #48	; 0x30
 800743a:	f04f 0901 	mov.w	r9, #1
 800743e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007442:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80075e8 <_svfiprintf_r+0x1ec>
 8007446:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800744a:	4623      	mov	r3, r4
 800744c:	469a      	mov	sl, r3
 800744e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007452:	b10a      	cbz	r2, 8007458 <_svfiprintf_r+0x5c>
 8007454:	2a25      	cmp	r2, #37	; 0x25
 8007456:	d1f9      	bne.n	800744c <_svfiprintf_r+0x50>
 8007458:	ebba 0b04 	subs.w	fp, sl, r4
 800745c:	d00b      	beq.n	8007476 <_svfiprintf_r+0x7a>
 800745e:	465b      	mov	r3, fp
 8007460:	4622      	mov	r2, r4
 8007462:	4629      	mov	r1, r5
 8007464:	4638      	mov	r0, r7
 8007466:	f7ff ff6d 	bl	8007344 <__ssputs_r>
 800746a:	3001      	adds	r0, #1
 800746c:	f000 80aa 	beq.w	80075c4 <_svfiprintf_r+0x1c8>
 8007470:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007472:	445a      	add	r2, fp
 8007474:	9209      	str	r2, [sp, #36]	; 0x24
 8007476:	f89a 3000 	ldrb.w	r3, [sl]
 800747a:	2b00      	cmp	r3, #0
 800747c:	f000 80a2 	beq.w	80075c4 <_svfiprintf_r+0x1c8>
 8007480:	2300      	movs	r3, #0
 8007482:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007486:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800748a:	f10a 0a01 	add.w	sl, sl, #1
 800748e:	9304      	str	r3, [sp, #16]
 8007490:	9307      	str	r3, [sp, #28]
 8007492:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007496:	931a      	str	r3, [sp, #104]	; 0x68
 8007498:	4654      	mov	r4, sl
 800749a:	2205      	movs	r2, #5
 800749c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074a0:	4851      	ldr	r0, [pc, #324]	; (80075e8 <_svfiprintf_r+0x1ec>)
 80074a2:	f7ff fb0b 	bl	8006abc <memchr>
 80074a6:	9a04      	ldr	r2, [sp, #16]
 80074a8:	b9d8      	cbnz	r0, 80074e2 <_svfiprintf_r+0xe6>
 80074aa:	06d0      	lsls	r0, r2, #27
 80074ac:	bf44      	itt	mi
 80074ae:	2320      	movmi	r3, #32
 80074b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80074b4:	0711      	lsls	r1, r2, #28
 80074b6:	bf44      	itt	mi
 80074b8:	232b      	movmi	r3, #43	; 0x2b
 80074ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80074be:	f89a 3000 	ldrb.w	r3, [sl]
 80074c2:	2b2a      	cmp	r3, #42	; 0x2a
 80074c4:	d015      	beq.n	80074f2 <_svfiprintf_r+0xf6>
 80074c6:	4654      	mov	r4, sl
 80074c8:	2000      	movs	r0, #0
 80074ca:	f04f 0c0a 	mov.w	ip, #10
 80074ce:	9a07      	ldr	r2, [sp, #28]
 80074d0:	4621      	mov	r1, r4
 80074d2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80074d6:	3b30      	subs	r3, #48	; 0x30
 80074d8:	2b09      	cmp	r3, #9
 80074da:	d94e      	bls.n	800757a <_svfiprintf_r+0x17e>
 80074dc:	b1b0      	cbz	r0, 800750c <_svfiprintf_r+0x110>
 80074de:	9207      	str	r2, [sp, #28]
 80074e0:	e014      	b.n	800750c <_svfiprintf_r+0x110>
 80074e2:	eba0 0308 	sub.w	r3, r0, r8
 80074e6:	fa09 f303 	lsl.w	r3, r9, r3
 80074ea:	4313      	orrs	r3, r2
 80074ec:	46a2      	mov	sl, r4
 80074ee:	9304      	str	r3, [sp, #16]
 80074f0:	e7d2      	b.n	8007498 <_svfiprintf_r+0x9c>
 80074f2:	9b03      	ldr	r3, [sp, #12]
 80074f4:	1d19      	adds	r1, r3, #4
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	9103      	str	r1, [sp, #12]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	bfbb      	ittet	lt
 80074fe:	425b      	neglt	r3, r3
 8007500:	f042 0202 	orrlt.w	r2, r2, #2
 8007504:	9307      	strge	r3, [sp, #28]
 8007506:	9307      	strlt	r3, [sp, #28]
 8007508:	bfb8      	it	lt
 800750a:	9204      	strlt	r2, [sp, #16]
 800750c:	7823      	ldrb	r3, [r4, #0]
 800750e:	2b2e      	cmp	r3, #46	; 0x2e
 8007510:	d10c      	bne.n	800752c <_svfiprintf_r+0x130>
 8007512:	7863      	ldrb	r3, [r4, #1]
 8007514:	2b2a      	cmp	r3, #42	; 0x2a
 8007516:	d135      	bne.n	8007584 <_svfiprintf_r+0x188>
 8007518:	9b03      	ldr	r3, [sp, #12]
 800751a:	3402      	adds	r4, #2
 800751c:	1d1a      	adds	r2, r3, #4
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	9203      	str	r2, [sp, #12]
 8007522:	2b00      	cmp	r3, #0
 8007524:	bfb8      	it	lt
 8007526:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800752a:	9305      	str	r3, [sp, #20]
 800752c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80075f8 <_svfiprintf_r+0x1fc>
 8007530:	2203      	movs	r2, #3
 8007532:	4650      	mov	r0, sl
 8007534:	7821      	ldrb	r1, [r4, #0]
 8007536:	f7ff fac1 	bl	8006abc <memchr>
 800753a:	b140      	cbz	r0, 800754e <_svfiprintf_r+0x152>
 800753c:	2340      	movs	r3, #64	; 0x40
 800753e:	eba0 000a 	sub.w	r0, r0, sl
 8007542:	fa03 f000 	lsl.w	r0, r3, r0
 8007546:	9b04      	ldr	r3, [sp, #16]
 8007548:	3401      	adds	r4, #1
 800754a:	4303      	orrs	r3, r0
 800754c:	9304      	str	r3, [sp, #16]
 800754e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007552:	2206      	movs	r2, #6
 8007554:	4825      	ldr	r0, [pc, #148]	; (80075ec <_svfiprintf_r+0x1f0>)
 8007556:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800755a:	f7ff faaf 	bl	8006abc <memchr>
 800755e:	2800      	cmp	r0, #0
 8007560:	d038      	beq.n	80075d4 <_svfiprintf_r+0x1d8>
 8007562:	4b23      	ldr	r3, [pc, #140]	; (80075f0 <_svfiprintf_r+0x1f4>)
 8007564:	bb1b      	cbnz	r3, 80075ae <_svfiprintf_r+0x1b2>
 8007566:	9b03      	ldr	r3, [sp, #12]
 8007568:	3307      	adds	r3, #7
 800756a:	f023 0307 	bic.w	r3, r3, #7
 800756e:	3308      	adds	r3, #8
 8007570:	9303      	str	r3, [sp, #12]
 8007572:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007574:	4433      	add	r3, r6
 8007576:	9309      	str	r3, [sp, #36]	; 0x24
 8007578:	e767      	b.n	800744a <_svfiprintf_r+0x4e>
 800757a:	460c      	mov	r4, r1
 800757c:	2001      	movs	r0, #1
 800757e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007582:	e7a5      	b.n	80074d0 <_svfiprintf_r+0xd4>
 8007584:	2300      	movs	r3, #0
 8007586:	f04f 0c0a 	mov.w	ip, #10
 800758a:	4619      	mov	r1, r3
 800758c:	3401      	adds	r4, #1
 800758e:	9305      	str	r3, [sp, #20]
 8007590:	4620      	mov	r0, r4
 8007592:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007596:	3a30      	subs	r2, #48	; 0x30
 8007598:	2a09      	cmp	r2, #9
 800759a:	d903      	bls.n	80075a4 <_svfiprintf_r+0x1a8>
 800759c:	2b00      	cmp	r3, #0
 800759e:	d0c5      	beq.n	800752c <_svfiprintf_r+0x130>
 80075a0:	9105      	str	r1, [sp, #20]
 80075a2:	e7c3      	b.n	800752c <_svfiprintf_r+0x130>
 80075a4:	4604      	mov	r4, r0
 80075a6:	2301      	movs	r3, #1
 80075a8:	fb0c 2101 	mla	r1, ip, r1, r2
 80075ac:	e7f0      	b.n	8007590 <_svfiprintf_r+0x194>
 80075ae:	ab03      	add	r3, sp, #12
 80075b0:	9300      	str	r3, [sp, #0]
 80075b2:	462a      	mov	r2, r5
 80075b4:	4638      	mov	r0, r7
 80075b6:	4b0f      	ldr	r3, [pc, #60]	; (80075f4 <_svfiprintf_r+0x1f8>)
 80075b8:	a904      	add	r1, sp, #16
 80075ba:	f7fe f813 	bl	80055e4 <_printf_float>
 80075be:	1c42      	adds	r2, r0, #1
 80075c0:	4606      	mov	r6, r0
 80075c2:	d1d6      	bne.n	8007572 <_svfiprintf_r+0x176>
 80075c4:	89ab      	ldrh	r3, [r5, #12]
 80075c6:	065b      	lsls	r3, r3, #25
 80075c8:	f53f af2c 	bmi.w	8007424 <_svfiprintf_r+0x28>
 80075cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80075ce:	b01d      	add	sp, #116	; 0x74
 80075d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075d4:	ab03      	add	r3, sp, #12
 80075d6:	9300      	str	r3, [sp, #0]
 80075d8:	462a      	mov	r2, r5
 80075da:	4638      	mov	r0, r7
 80075dc:	4b05      	ldr	r3, [pc, #20]	; (80075f4 <_svfiprintf_r+0x1f8>)
 80075de:	a904      	add	r1, sp, #16
 80075e0:	f7fe fa9c 	bl	8005b1c <_printf_i>
 80075e4:	e7eb      	b.n	80075be <_svfiprintf_r+0x1c2>
 80075e6:	bf00      	nop
 80075e8:	08008474 	.word	0x08008474
 80075ec:	0800847e 	.word	0x0800847e
 80075f0:	080055e5 	.word	0x080055e5
 80075f4:	08007345 	.word	0x08007345
 80075f8:	0800847a 	.word	0x0800847a

080075fc <_sbrk_r>:
 80075fc:	b538      	push	{r3, r4, r5, lr}
 80075fe:	2300      	movs	r3, #0
 8007600:	4d05      	ldr	r5, [pc, #20]	; (8007618 <_sbrk_r+0x1c>)
 8007602:	4604      	mov	r4, r0
 8007604:	4608      	mov	r0, r1
 8007606:	602b      	str	r3, [r5, #0]
 8007608:	f7fb f8b2 	bl	8002770 <_sbrk>
 800760c:	1c43      	adds	r3, r0, #1
 800760e:	d102      	bne.n	8007616 <_sbrk_r+0x1a>
 8007610:	682b      	ldr	r3, [r5, #0]
 8007612:	b103      	cbz	r3, 8007616 <_sbrk_r+0x1a>
 8007614:	6023      	str	r3, [r4, #0]
 8007616:	bd38      	pop	{r3, r4, r5, pc}
 8007618:	200004c4 	.word	0x200004c4

0800761c <__assert_func>:
 800761c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800761e:	4614      	mov	r4, r2
 8007620:	461a      	mov	r2, r3
 8007622:	4b09      	ldr	r3, [pc, #36]	; (8007648 <__assert_func+0x2c>)
 8007624:	4605      	mov	r5, r0
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	68d8      	ldr	r0, [r3, #12]
 800762a:	b14c      	cbz	r4, 8007640 <__assert_func+0x24>
 800762c:	4b07      	ldr	r3, [pc, #28]	; (800764c <__assert_func+0x30>)
 800762e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007632:	9100      	str	r1, [sp, #0]
 8007634:	462b      	mov	r3, r5
 8007636:	4906      	ldr	r1, [pc, #24]	; (8007650 <__assert_func+0x34>)
 8007638:	f000 f80e 	bl	8007658 <fiprintf>
 800763c:	f000 faa2 	bl	8007b84 <abort>
 8007640:	4b04      	ldr	r3, [pc, #16]	; (8007654 <__assert_func+0x38>)
 8007642:	461c      	mov	r4, r3
 8007644:	e7f3      	b.n	800762e <__assert_func+0x12>
 8007646:	bf00      	nop
 8007648:	2000010c 	.word	0x2000010c
 800764c:	08008485 	.word	0x08008485
 8007650:	08008492 	.word	0x08008492
 8007654:	080084c0 	.word	0x080084c0

08007658 <fiprintf>:
 8007658:	b40e      	push	{r1, r2, r3}
 800765a:	b503      	push	{r0, r1, lr}
 800765c:	4601      	mov	r1, r0
 800765e:	ab03      	add	r3, sp, #12
 8007660:	4805      	ldr	r0, [pc, #20]	; (8007678 <fiprintf+0x20>)
 8007662:	f853 2b04 	ldr.w	r2, [r3], #4
 8007666:	6800      	ldr	r0, [r0, #0]
 8007668:	9301      	str	r3, [sp, #4]
 800766a:	f000 f88d 	bl	8007788 <_vfiprintf_r>
 800766e:	b002      	add	sp, #8
 8007670:	f85d eb04 	ldr.w	lr, [sp], #4
 8007674:	b003      	add	sp, #12
 8007676:	4770      	bx	lr
 8007678:	2000010c 	.word	0x2000010c

0800767c <__ascii_mbtowc>:
 800767c:	b082      	sub	sp, #8
 800767e:	b901      	cbnz	r1, 8007682 <__ascii_mbtowc+0x6>
 8007680:	a901      	add	r1, sp, #4
 8007682:	b142      	cbz	r2, 8007696 <__ascii_mbtowc+0x1a>
 8007684:	b14b      	cbz	r3, 800769a <__ascii_mbtowc+0x1e>
 8007686:	7813      	ldrb	r3, [r2, #0]
 8007688:	600b      	str	r3, [r1, #0]
 800768a:	7812      	ldrb	r2, [r2, #0]
 800768c:	1e10      	subs	r0, r2, #0
 800768e:	bf18      	it	ne
 8007690:	2001      	movne	r0, #1
 8007692:	b002      	add	sp, #8
 8007694:	4770      	bx	lr
 8007696:	4610      	mov	r0, r2
 8007698:	e7fb      	b.n	8007692 <__ascii_mbtowc+0x16>
 800769a:	f06f 0001 	mvn.w	r0, #1
 800769e:	e7f8      	b.n	8007692 <__ascii_mbtowc+0x16>

080076a0 <memmove>:
 80076a0:	4288      	cmp	r0, r1
 80076a2:	b510      	push	{r4, lr}
 80076a4:	eb01 0402 	add.w	r4, r1, r2
 80076a8:	d902      	bls.n	80076b0 <memmove+0x10>
 80076aa:	4284      	cmp	r4, r0
 80076ac:	4623      	mov	r3, r4
 80076ae:	d807      	bhi.n	80076c0 <memmove+0x20>
 80076b0:	1e43      	subs	r3, r0, #1
 80076b2:	42a1      	cmp	r1, r4
 80076b4:	d008      	beq.n	80076c8 <memmove+0x28>
 80076b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80076ba:	f803 2f01 	strb.w	r2, [r3, #1]!
 80076be:	e7f8      	b.n	80076b2 <memmove+0x12>
 80076c0:	4601      	mov	r1, r0
 80076c2:	4402      	add	r2, r0
 80076c4:	428a      	cmp	r2, r1
 80076c6:	d100      	bne.n	80076ca <memmove+0x2a>
 80076c8:	bd10      	pop	{r4, pc}
 80076ca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80076ce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80076d2:	e7f7      	b.n	80076c4 <memmove+0x24>

080076d4 <__malloc_lock>:
 80076d4:	4801      	ldr	r0, [pc, #4]	; (80076dc <__malloc_lock+0x8>)
 80076d6:	f000 bc15 	b.w	8007f04 <__retarget_lock_acquire_recursive>
 80076da:	bf00      	nop
 80076dc:	200004cc 	.word	0x200004cc

080076e0 <__malloc_unlock>:
 80076e0:	4801      	ldr	r0, [pc, #4]	; (80076e8 <__malloc_unlock+0x8>)
 80076e2:	f000 bc10 	b.w	8007f06 <__retarget_lock_release_recursive>
 80076e6:	bf00      	nop
 80076e8:	200004cc 	.word	0x200004cc

080076ec <_realloc_r>:
 80076ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076ee:	4607      	mov	r7, r0
 80076f0:	4614      	mov	r4, r2
 80076f2:	460e      	mov	r6, r1
 80076f4:	b921      	cbnz	r1, 8007700 <_realloc_r+0x14>
 80076f6:	4611      	mov	r1, r2
 80076f8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80076fc:	f7ff bdc8 	b.w	8007290 <_malloc_r>
 8007700:	b922      	cbnz	r2, 800770c <_realloc_r+0x20>
 8007702:	f7ff fd79 	bl	80071f8 <_free_r>
 8007706:	4625      	mov	r5, r4
 8007708:	4628      	mov	r0, r5
 800770a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800770c:	f000 fc60 	bl	8007fd0 <_malloc_usable_size_r>
 8007710:	42a0      	cmp	r0, r4
 8007712:	d20f      	bcs.n	8007734 <_realloc_r+0x48>
 8007714:	4621      	mov	r1, r4
 8007716:	4638      	mov	r0, r7
 8007718:	f7ff fdba 	bl	8007290 <_malloc_r>
 800771c:	4605      	mov	r5, r0
 800771e:	2800      	cmp	r0, #0
 8007720:	d0f2      	beq.n	8007708 <_realloc_r+0x1c>
 8007722:	4631      	mov	r1, r6
 8007724:	4622      	mov	r2, r4
 8007726:	f7fd fea9 	bl	800547c <memcpy>
 800772a:	4631      	mov	r1, r6
 800772c:	4638      	mov	r0, r7
 800772e:	f7ff fd63 	bl	80071f8 <_free_r>
 8007732:	e7e9      	b.n	8007708 <_realloc_r+0x1c>
 8007734:	4635      	mov	r5, r6
 8007736:	e7e7      	b.n	8007708 <_realloc_r+0x1c>

08007738 <__sfputc_r>:
 8007738:	6893      	ldr	r3, [r2, #8]
 800773a:	b410      	push	{r4}
 800773c:	3b01      	subs	r3, #1
 800773e:	2b00      	cmp	r3, #0
 8007740:	6093      	str	r3, [r2, #8]
 8007742:	da07      	bge.n	8007754 <__sfputc_r+0x1c>
 8007744:	6994      	ldr	r4, [r2, #24]
 8007746:	42a3      	cmp	r3, r4
 8007748:	db01      	blt.n	800774e <__sfputc_r+0x16>
 800774a:	290a      	cmp	r1, #10
 800774c:	d102      	bne.n	8007754 <__sfputc_r+0x1c>
 800774e:	bc10      	pop	{r4}
 8007750:	f000 b94a 	b.w	80079e8 <__swbuf_r>
 8007754:	6813      	ldr	r3, [r2, #0]
 8007756:	1c58      	adds	r0, r3, #1
 8007758:	6010      	str	r0, [r2, #0]
 800775a:	7019      	strb	r1, [r3, #0]
 800775c:	4608      	mov	r0, r1
 800775e:	bc10      	pop	{r4}
 8007760:	4770      	bx	lr

08007762 <__sfputs_r>:
 8007762:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007764:	4606      	mov	r6, r0
 8007766:	460f      	mov	r7, r1
 8007768:	4614      	mov	r4, r2
 800776a:	18d5      	adds	r5, r2, r3
 800776c:	42ac      	cmp	r4, r5
 800776e:	d101      	bne.n	8007774 <__sfputs_r+0x12>
 8007770:	2000      	movs	r0, #0
 8007772:	e007      	b.n	8007784 <__sfputs_r+0x22>
 8007774:	463a      	mov	r2, r7
 8007776:	4630      	mov	r0, r6
 8007778:	f814 1b01 	ldrb.w	r1, [r4], #1
 800777c:	f7ff ffdc 	bl	8007738 <__sfputc_r>
 8007780:	1c43      	adds	r3, r0, #1
 8007782:	d1f3      	bne.n	800776c <__sfputs_r+0xa>
 8007784:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007788 <_vfiprintf_r>:
 8007788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800778c:	460d      	mov	r5, r1
 800778e:	4614      	mov	r4, r2
 8007790:	4698      	mov	r8, r3
 8007792:	4606      	mov	r6, r0
 8007794:	b09d      	sub	sp, #116	; 0x74
 8007796:	b118      	cbz	r0, 80077a0 <_vfiprintf_r+0x18>
 8007798:	6983      	ldr	r3, [r0, #24]
 800779a:	b90b      	cbnz	r3, 80077a0 <_vfiprintf_r+0x18>
 800779c:	f000 fb14 	bl	8007dc8 <__sinit>
 80077a0:	4b89      	ldr	r3, [pc, #548]	; (80079c8 <_vfiprintf_r+0x240>)
 80077a2:	429d      	cmp	r5, r3
 80077a4:	d11b      	bne.n	80077de <_vfiprintf_r+0x56>
 80077a6:	6875      	ldr	r5, [r6, #4]
 80077a8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80077aa:	07d9      	lsls	r1, r3, #31
 80077ac:	d405      	bmi.n	80077ba <_vfiprintf_r+0x32>
 80077ae:	89ab      	ldrh	r3, [r5, #12]
 80077b0:	059a      	lsls	r2, r3, #22
 80077b2:	d402      	bmi.n	80077ba <_vfiprintf_r+0x32>
 80077b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80077b6:	f000 fba5 	bl	8007f04 <__retarget_lock_acquire_recursive>
 80077ba:	89ab      	ldrh	r3, [r5, #12]
 80077bc:	071b      	lsls	r3, r3, #28
 80077be:	d501      	bpl.n	80077c4 <_vfiprintf_r+0x3c>
 80077c0:	692b      	ldr	r3, [r5, #16]
 80077c2:	b9eb      	cbnz	r3, 8007800 <_vfiprintf_r+0x78>
 80077c4:	4629      	mov	r1, r5
 80077c6:	4630      	mov	r0, r6
 80077c8:	f000 f96e 	bl	8007aa8 <__swsetup_r>
 80077cc:	b1c0      	cbz	r0, 8007800 <_vfiprintf_r+0x78>
 80077ce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80077d0:	07dc      	lsls	r4, r3, #31
 80077d2:	d50e      	bpl.n	80077f2 <_vfiprintf_r+0x6a>
 80077d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80077d8:	b01d      	add	sp, #116	; 0x74
 80077da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077de:	4b7b      	ldr	r3, [pc, #492]	; (80079cc <_vfiprintf_r+0x244>)
 80077e0:	429d      	cmp	r5, r3
 80077e2:	d101      	bne.n	80077e8 <_vfiprintf_r+0x60>
 80077e4:	68b5      	ldr	r5, [r6, #8]
 80077e6:	e7df      	b.n	80077a8 <_vfiprintf_r+0x20>
 80077e8:	4b79      	ldr	r3, [pc, #484]	; (80079d0 <_vfiprintf_r+0x248>)
 80077ea:	429d      	cmp	r5, r3
 80077ec:	bf08      	it	eq
 80077ee:	68f5      	ldreq	r5, [r6, #12]
 80077f0:	e7da      	b.n	80077a8 <_vfiprintf_r+0x20>
 80077f2:	89ab      	ldrh	r3, [r5, #12]
 80077f4:	0598      	lsls	r0, r3, #22
 80077f6:	d4ed      	bmi.n	80077d4 <_vfiprintf_r+0x4c>
 80077f8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80077fa:	f000 fb84 	bl	8007f06 <__retarget_lock_release_recursive>
 80077fe:	e7e9      	b.n	80077d4 <_vfiprintf_r+0x4c>
 8007800:	2300      	movs	r3, #0
 8007802:	9309      	str	r3, [sp, #36]	; 0x24
 8007804:	2320      	movs	r3, #32
 8007806:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800780a:	2330      	movs	r3, #48	; 0x30
 800780c:	f04f 0901 	mov.w	r9, #1
 8007810:	f8cd 800c 	str.w	r8, [sp, #12]
 8007814:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80079d4 <_vfiprintf_r+0x24c>
 8007818:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800781c:	4623      	mov	r3, r4
 800781e:	469a      	mov	sl, r3
 8007820:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007824:	b10a      	cbz	r2, 800782a <_vfiprintf_r+0xa2>
 8007826:	2a25      	cmp	r2, #37	; 0x25
 8007828:	d1f9      	bne.n	800781e <_vfiprintf_r+0x96>
 800782a:	ebba 0b04 	subs.w	fp, sl, r4
 800782e:	d00b      	beq.n	8007848 <_vfiprintf_r+0xc0>
 8007830:	465b      	mov	r3, fp
 8007832:	4622      	mov	r2, r4
 8007834:	4629      	mov	r1, r5
 8007836:	4630      	mov	r0, r6
 8007838:	f7ff ff93 	bl	8007762 <__sfputs_r>
 800783c:	3001      	adds	r0, #1
 800783e:	f000 80aa 	beq.w	8007996 <_vfiprintf_r+0x20e>
 8007842:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007844:	445a      	add	r2, fp
 8007846:	9209      	str	r2, [sp, #36]	; 0x24
 8007848:	f89a 3000 	ldrb.w	r3, [sl]
 800784c:	2b00      	cmp	r3, #0
 800784e:	f000 80a2 	beq.w	8007996 <_vfiprintf_r+0x20e>
 8007852:	2300      	movs	r3, #0
 8007854:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007858:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800785c:	f10a 0a01 	add.w	sl, sl, #1
 8007860:	9304      	str	r3, [sp, #16]
 8007862:	9307      	str	r3, [sp, #28]
 8007864:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007868:	931a      	str	r3, [sp, #104]	; 0x68
 800786a:	4654      	mov	r4, sl
 800786c:	2205      	movs	r2, #5
 800786e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007872:	4858      	ldr	r0, [pc, #352]	; (80079d4 <_vfiprintf_r+0x24c>)
 8007874:	f7ff f922 	bl	8006abc <memchr>
 8007878:	9a04      	ldr	r2, [sp, #16]
 800787a:	b9d8      	cbnz	r0, 80078b4 <_vfiprintf_r+0x12c>
 800787c:	06d1      	lsls	r1, r2, #27
 800787e:	bf44      	itt	mi
 8007880:	2320      	movmi	r3, #32
 8007882:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007886:	0713      	lsls	r3, r2, #28
 8007888:	bf44      	itt	mi
 800788a:	232b      	movmi	r3, #43	; 0x2b
 800788c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007890:	f89a 3000 	ldrb.w	r3, [sl]
 8007894:	2b2a      	cmp	r3, #42	; 0x2a
 8007896:	d015      	beq.n	80078c4 <_vfiprintf_r+0x13c>
 8007898:	4654      	mov	r4, sl
 800789a:	2000      	movs	r0, #0
 800789c:	f04f 0c0a 	mov.w	ip, #10
 80078a0:	9a07      	ldr	r2, [sp, #28]
 80078a2:	4621      	mov	r1, r4
 80078a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80078a8:	3b30      	subs	r3, #48	; 0x30
 80078aa:	2b09      	cmp	r3, #9
 80078ac:	d94e      	bls.n	800794c <_vfiprintf_r+0x1c4>
 80078ae:	b1b0      	cbz	r0, 80078de <_vfiprintf_r+0x156>
 80078b0:	9207      	str	r2, [sp, #28]
 80078b2:	e014      	b.n	80078de <_vfiprintf_r+0x156>
 80078b4:	eba0 0308 	sub.w	r3, r0, r8
 80078b8:	fa09 f303 	lsl.w	r3, r9, r3
 80078bc:	4313      	orrs	r3, r2
 80078be:	46a2      	mov	sl, r4
 80078c0:	9304      	str	r3, [sp, #16]
 80078c2:	e7d2      	b.n	800786a <_vfiprintf_r+0xe2>
 80078c4:	9b03      	ldr	r3, [sp, #12]
 80078c6:	1d19      	adds	r1, r3, #4
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	9103      	str	r1, [sp, #12]
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	bfbb      	ittet	lt
 80078d0:	425b      	neglt	r3, r3
 80078d2:	f042 0202 	orrlt.w	r2, r2, #2
 80078d6:	9307      	strge	r3, [sp, #28]
 80078d8:	9307      	strlt	r3, [sp, #28]
 80078da:	bfb8      	it	lt
 80078dc:	9204      	strlt	r2, [sp, #16]
 80078de:	7823      	ldrb	r3, [r4, #0]
 80078e0:	2b2e      	cmp	r3, #46	; 0x2e
 80078e2:	d10c      	bne.n	80078fe <_vfiprintf_r+0x176>
 80078e4:	7863      	ldrb	r3, [r4, #1]
 80078e6:	2b2a      	cmp	r3, #42	; 0x2a
 80078e8:	d135      	bne.n	8007956 <_vfiprintf_r+0x1ce>
 80078ea:	9b03      	ldr	r3, [sp, #12]
 80078ec:	3402      	adds	r4, #2
 80078ee:	1d1a      	adds	r2, r3, #4
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	9203      	str	r2, [sp, #12]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	bfb8      	it	lt
 80078f8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80078fc:	9305      	str	r3, [sp, #20]
 80078fe:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80079e4 <_vfiprintf_r+0x25c>
 8007902:	2203      	movs	r2, #3
 8007904:	4650      	mov	r0, sl
 8007906:	7821      	ldrb	r1, [r4, #0]
 8007908:	f7ff f8d8 	bl	8006abc <memchr>
 800790c:	b140      	cbz	r0, 8007920 <_vfiprintf_r+0x198>
 800790e:	2340      	movs	r3, #64	; 0x40
 8007910:	eba0 000a 	sub.w	r0, r0, sl
 8007914:	fa03 f000 	lsl.w	r0, r3, r0
 8007918:	9b04      	ldr	r3, [sp, #16]
 800791a:	3401      	adds	r4, #1
 800791c:	4303      	orrs	r3, r0
 800791e:	9304      	str	r3, [sp, #16]
 8007920:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007924:	2206      	movs	r2, #6
 8007926:	482c      	ldr	r0, [pc, #176]	; (80079d8 <_vfiprintf_r+0x250>)
 8007928:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800792c:	f7ff f8c6 	bl	8006abc <memchr>
 8007930:	2800      	cmp	r0, #0
 8007932:	d03f      	beq.n	80079b4 <_vfiprintf_r+0x22c>
 8007934:	4b29      	ldr	r3, [pc, #164]	; (80079dc <_vfiprintf_r+0x254>)
 8007936:	bb1b      	cbnz	r3, 8007980 <_vfiprintf_r+0x1f8>
 8007938:	9b03      	ldr	r3, [sp, #12]
 800793a:	3307      	adds	r3, #7
 800793c:	f023 0307 	bic.w	r3, r3, #7
 8007940:	3308      	adds	r3, #8
 8007942:	9303      	str	r3, [sp, #12]
 8007944:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007946:	443b      	add	r3, r7
 8007948:	9309      	str	r3, [sp, #36]	; 0x24
 800794a:	e767      	b.n	800781c <_vfiprintf_r+0x94>
 800794c:	460c      	mov	r4, r1
 800794e:	2001      	movs	r0, #1
 8007950:	fb0c 3202 	mla	r2, ip, r2, r3
 8007954:	e7a5      	b.n	80078a2 <_vfiprintf_r+0x11a>
 8007956:	2300      	movs	r3, #0
 8007958:	f04f 0c0a 	mov.w	ip, #10
 800795c:	4619      	mov	r1, r3
 800795e:	3401      	adds	r4, #1
 8007960:	9305      	str	r3, [sp, #20]
 8007962:	4620      	mov	r0, r4
 8007964:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007968:	3a30      	subs	r2, #48	; 0x30
 800796a:	2a09      	cmp	r2, #9
 800796c:	d903      	bls.n	8007976 <_vfiprintf_r+0x1ee>
 800796e:	2b00      	cmp	r3, #0
 8007970:	d0c5      	beq.n	80078fe <_vfiprintf_r+0x176>
 8007972:	9105      	str	r1, [sp, #20]
 8007974:	e7c3      	b.n	80078fe <_vfiprintf_r+0x176>
 8007976:	4604      	mov	r4, r0
 8007978:	2301      	movs	r3, #1
 800797a:	fb0c 2101 	mla	r1, ip, r1, r2
 800797e:	e7f0      	b.n	8007962 <_vfiprintf_r+0x1da>
 8007980:	ab03      	add	r3, sp, #12
 8007982:	9300      	str	r3, [sp, #0]
 8007984:	462a      	mov	r2, r5
 8007986:	4630      	mov	r0, r6
 8007988:	4b15      	ldr	r3, [pc, #84]	; (80079e0 <_vfiprintf_r+0x258>)
 800798a:	a904      	add	r1, sp, #16
 800798c:	f7fd fe2a 	bl	80055e4 <_printf_float>
 8007990:	4607      	mov	r7, r0
 8007992:	1c78      	adds	r0, r7, #1
 8007994:	d1d6      	bne.n	8007944 <_vfiprintf_r+0x1bc>
 8007996:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007998:	07d9      	lsls	r1, r3, #31
 800799a:	d405      	bmi.n	80079a8 <_vfiprintf_r+0x220>
 800799c:	89ab      	ldrh	r3, [r5, #12]
 800799e:	059a      	lsls	r2, r3, #22
 80079a0:	d402      	bmi.n	80079a8 <_vfiprintf_r+0x220>
 80079a2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80079a4:	f000 faaf 	bl	8007f06 <__retarget_lock_release_recursive>
 80079a8:	89ab      	ldrh	r3, [r5, #12]
 80079aa:	065b      	lsls	r3, r3, #25
 80079ac:	f53f af12 	bmi.w	80077d4 <_vfiprintf_r+0x4c>
 80079b0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80079b2:	e711      	b.n	80077d8 <_vfiprintf_r+0x50>
 80079b4:	ab03      	add	r3, sp, #12
 80079b6:	9300      	str	r3, [sp, #0]
 80079b8:	462a      	mov	r2, r5
 80079ba:	4630      	mov	r0, r6
 80079bc:	4b08      	ldr	r3, [pc, #32]	; (80079e0 <_vfiprintf_r+0x258>)
 80079be:	a904      	add	r1, sp, #16
 80079c0:	f7fe f8ac 	bl	8005b1c <_printf_i>
 80079c4:	e7e4      	b.n	8007990 <_vfiprintf_r+0x208>
 80079c6:	bf00      	nop
 80079c8:	080085ec 	.word	0x080085ec
 80079cc:	0800860c 	.word	0x0800860c
 80079d0:	080085cc 	.word	0x080085cc
 80079d4:	08008474 	.word	0x08008474
 80079d8:	0800847e 	.word	0x0800847e
 80079dc:	080055e5 	.word	0x080055e5
 80079e0:	08007763 	.word	0x08007763
 80079e4:	0800847a 	.word	0x0800847a

080079e8 <__swbuf_r>:
 80079e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079ea:	460e      	mov	r6, r1
 80079ec:	4614      	mov	r4, r2
 80079ee:	4605      	mov	r5, r0
 80079f0:	b118      	cbz	r0, 80079fa <__swbuf_r+0x12>
 80079f2:	6983      	ldr	r3, [r0, #24]
 80079f4:	b90b      	cbnz	r3, 80079fa <__swbuf_r+0x12>
 80079f6:	f000 f9e7 	bl	8007dc8 <__sinit>
 80079fa:	4b21      	ldr	r3, [pc, #132]	; (8007a80 <__swbuf_r+0x98>)
 80079fc:	429c      	cmp	r4, r3
 80079fe:	d12b      	bne.n	8007a58 <__swbuf_r+0x70>
 8007a00:	686c      	ldr	r4, [r5, #4]
 8007a02:	69a3      	ldr	r3, [r4, #24]
 8007a04:	60a3      	str	r3, [r4, #8]
 8007a06:	89a3      	ldrh	r3, [r4, #12]
 8007a08:	071a      	lsls	r2, r3, #28
 8007a0a:	d52f      	bpl.n	8007a6c <__swbuf_r+0x84>
 8007a0c:	6923      	ldr	r3, [r4, #16]
 8007a0e:	b36b      	cbz	r3, 8007a6c <__swbuf_r+0x84>
 8007a10:	6923      	ldr	r3, [r4, #16]
 8007a12:	6820      	ldr	r0, [r4, #0]
 8007a14:	b2f6      	uxtb	r6, r6
 8007a16:	1ac0      	subs	r0, r0, r3
 8007a18:	6963      	ldr	r3, [r4, #20]
 8007a1a:	4637      	mov	r7, r6
 8007a1c:	4283      	cmp	r3, r0
 8007a1e:	dc04      	bgt.n	8007a2a <__swbuf_r+0x42>
 8007a20:	4621      	mov	r1, r4
 8007a22:	4628      	mov	r0, r5
 8007a24:	f000 f93c 	bl	8007ca0 <_fflush_r>
 8007a28:	bb30      	cbnz	r0, 8007a78 <__swbuf_r+0x90>
 8007a2a:	68a3      	ldr	r3, [r4, #8]
 8007a2c:	3001      	adds	r0, #1
 8007a2e:	3b01      	subs	r3, #1
 8007a30:	60a3      	str	r3, [r4, #8]
 8007a32:	6823      	ldr	r3, [r4, #0]
 8007a34:	1c5a      	adds	r2, r3, #1
 8007a36:	6022      	str	r2, [r4, #0]
 8007a38:	701e      	strb	r6, [r3, #0]
 8007a3a:	6963      	ldr	r3, [r4, #20]
 8007a3c:	4283      	cmp	r3, r0
 8007a3e:	d004      	beq.n	8007a4a <__swbuf_r+0x62>
 8007a40:	89a3      	ldrh	r3, [r4, #12]
 8007a42:	07db      	lsls	r3, r3, #31
 8007a44:	d506      	bpl.n	8007a54 <__swbuf_r+0x6c>
 8007a46:	2e0a      	cmp	r6, #10
 8007a48:	d104      	bne.n	8007a54 <__swbuf_r+0x6c>
 8007a4a:	4621      	mov	r1, r4
 8007a4c:	4628      	mov	r0, r5
 8007a4e:	f000 f927 	bl	8007ca0 <_fflush_r>
 8007a52:	b988      	cbnz	r0, 8007a78 <__swbuf_r+0x90>
 8007a54:	4638      	mov	r0, r7
 8007a56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a58:	4b0a      	ldr	r3, [pc, #40]	; (8007a84 <__swbuf_r+0x9c>)
 8007a5a:	429c      	cmp	r4, r3
 8007a5c:	d101      	bne.n	8007a62 <__swbuf_r+0x7a>
 8007a5e:	68ac      	ldr	r4, [r5, #8]
 8007a60:	e7cf      	b.n	8007a02 <__swbuf_r+0x1a>
 8007a62:	4b09      	ldr	r3, [pc, #36]	; (8007a88 <__swbuf_r+0xa0>)
 8007a64:	429c      	cmp	r4, r3
 8007a66:	bf08      	it	eq
 8007a68:	68ec      	ldreq	r4, [r5, #12]
 8007a6a:	e7ca      	b.n	8007a02 <__swbuf_r+0x1a>
 8007a6c:	4621      	mov	r1, r4
 8007a6e:	4628      	mov	r0, r5
 8007a70:	f000 f81a 	bl	8007aa8 <__swsetup_r>
 8007a74:	2800      	cmp	r0, #0
 8007a76:	d0cb      	beq.n	8007a10 <__swbuf_r+0x28>
 8007a78:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8007a7c:	e7ea      	b.n	8007a54 <__swbuf_r+0x6c>
 8007a7e:	bf00      	nop
 8007a80:	080085ec 	.word	0x080085ec
 8007a84:	0800860c 	.word	0x0800860c
 8007a88:	080085cc 	.word	0x080085cc

08007a8c <__ascii_wctomb>:
 8007a8c:	4603      	mov	r3, r0
 8007a8e:	4608      	mov	r0, r1
 8007a90:	b141      	cbz	r1, 8007aa4 <__ascii_wctomb+0x18>
 8007a92:	2aff      	cmp	r2, #255	; 0xff
 8007a94:	d904      	bls.n	8007aa0 <__ascii_wctomb+0x14>
 8007a96:	228a      	movs	r2, #138	; 0x8a
 8007a98:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007a9c:	601a      	str	r2, [r3, #0]
 8007a9e:	4770      	bx	lr
 8007aa0:	2001      	movs	r0, #1
 8007aa2:	700a      	strb	r2, [r1, #0]
 8007aa4:	4770      	bx	lr
	...

08007aa8 <__swsetup_r>:
 8007aa8:	4b32      	ldr	r3, [pc, #200]	; (8007b74 <__swsetup_r+0xcc>)
 8007aaa:	b570      	push	{r4, r5, r6, lr}
 8007aac:	681d      	ldr	r5, [r3, #0]
 8007aae:	4606      	mov	r6, r0
 8007ab0:	460c      	mov	r4, r1
 8007ab2:	b125      	cbz	r5, 8007abe <__swsetup_r+0x16>
 8007ab4:	69ab      	ldr	r3, [r5, #24]
 8007ab6:	b913      	cbnz	r3, 8007abe <__swsetup_r+0x16>
 8007ab8:	4628      	mov	r0, r5
 8007aba:	f000 f985 	bl	8007dc8 <__sinit>
 8007abe:	4b2e      	ldr	r3, [pc, #184]	; (8007b78 <__swsetup_r+0xd0>)
 8007ac0:	429c      	cmp	r4, r3
 8007ac2:	d10f      	bne.n	8007ae4 <__swsetup_r+0x3c>
 8007ac4:	686c      	ldr	r4, [r5, #4]
 8007ac6:	89a3      	ldrh	r3, [r4, #12]
 8007ac8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007acc:	0719      	lsls	r1, r3, #28
 8007ace:	d42c      	bmi.n	8007b2a <__swsetup_r+0x82>
 8007ad0:	06dd      	lsls	r5, r3, #27
 8007ad2:	d411      	bmi.n	8007af8 <__swsetup_r+0x50>
 8007ad4:	2309      	movs	r3, #9
 8007ad6:	6033      	str	r3, [r6, #0]
 8007ad8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007adc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007ae0:	81a3      	strh	r3, [r4, #12]
 8007ae2:	e03e      	b.n	8007b62 <__swsetup_r+0xba>
 8007ae4:	4b25      	ldr	r3, [pc, #148]	; (8007b7c <__swsetup_r+0xd4>)
 8007ae6:	429c      	cmp	r4, r3
 8007ae8:	d101      	bne.n	8007aee <__swsetup_r+0x46>
 8007aea:	68ac      	ldr	r4, [r5, #8]
 8007aec:	e7eb      	b.n	8007ac6 <__swsetup_r+0x1e>
 8007aee:	4b24      	ldr	r3, [pc, #144]	; (8007b80 <__swsetup_r+0xd8>)
 8007af0:	429c      	cmp	r4, r3
 8007af2:	bf08      	it	eq
 8007af4:	68ec      	ldreq	r4, [r5, #12]
 8007af6:	e7e6      	b.n	8007ac6 <__swsetup_r+0x1e>
 8007af8:	0758      	lsls	r0, r3, #29
 8007afa:	d512      	bpl.n	8007b22 <__swsetup_r+0x7a>
 8007afc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007afe:	b141      	cbz	r1, 8007b12 <__swsetup_r+0x6a>
 8007b00:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007b04:	4299      	cmp	r1, r3
 8007b06:	d002      	beq.n	8007b0e <__swsetup_r+0x66>
 8007b08:	4630      	mov	r0, r6
 8007b0a:	f7ff fb75 	bl	80071f8 <_free_r>
 8007b0e:	2300      	movs	r3, #0
 8007b10:	6363      	str	r3, [r4, #52]	; 0x34
 8007b12:	89a3      	ldrh	r3, [r4, #12]
 8007b14:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007b18:	81a3      	strh	r3, [r4, #12]
 8007b1a:	2300      	movs	r3, #0
 8007b1c:	6063      	str	r3, [r4, #4]
 8007b1e:	6923      	ldr	r3, [r4, #16]
 8007b20:	6023      	str	r3, [r4, #0]
 8007b22:	89a3      	ldrh	r3, [r4, #12]
 8007b24:	f043 0308 	orr.w	r3, r3, #8
 8007b28:	81a3      	strh	r3, [r4, #12]
 8007b2a:	6923      	ldr	r3, [r4, #16]
 8007b2c:	b94b      	cbnz	r3, 8007b42 <__swsetup_r+0x9a>
 8007b2e:	89a3      	ldrh	r3, [r4, #12]
 8007b30:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007b34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007b38:	d003      	beq.n	8007b42 <__swsetup_r+0x9a>
 8007b3a:	4621      	mov	r1, r4
 8007b3c:	4630      	mov	r0, r6
 8007b3e:	f000 fa07 	bl	8007f50 <__smakebuf_r>
 8007b42:	89a0      	ldrh	r0, [r4, #12]
 8007b44:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007b48:	f010 0301 	ands.w	r3, r0, #1
 8007b4c:	d00a      	beq.n	8007b64 <__swsetup_r+0xbc>
 8007b4e:	2300      	movs	r3, #0
 8007b50:	60a3      	str	r3, [r4, #8]
 8007b52:	6963      	ldr	r3, [r4, #20]
 8007b54:	425b      	negs	r3, r3
 8007b56:	61a3      	str	r3, [r4, #24]
 8007b58:	6923      	ldr	r3, [r4, #16]
 8007b5a:	b943      	cbnz	r3, 8007b6e <__swsetup_r+0xc6>
 8007b5c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007b60:	d1ba      	bne.n	8007ad8 <__swsetup_r+0x30>
 8007b62:	bd70      	pop	{r4, r5, r6, pc}
 8007b64:	0781      	lsls	r1, r0, #30
 8007b66:	bf58      	it	pl
 8007b68:	6963      	ldrpl	r3, [r4, #20]
 8007b6a:	60a3      	str	r3, [r4, #8]
 8007b6c:	e7f4      	b.n	8007b58 <__swsetup_r+0xb0>
 8007b6e:	2000      	movs	r0, #0
 8007b70:	e7f7      	b.n	8007b62 <__swsetup_r+0xba>
 8007b72:	bf00      	nop
 8007b74:	2000010c 	.word	0x2000010c
 8007b78:	080085ec 	.word	0x080085ec
 8007b7c:	0800860c 	.word	0x0800860c
 8007b80:	080085cc 	.word	0x080085cc

08007b84 <abort>:
 8007b84:	2006      	movs	r0, #6
 8007b86:	b508      	push	{r3, lr}
 8007b88:	f000 fa52 	bl	8008030 <raise>
 8007b8c:	2001      	movs	r0, #1
 8007b8e:	f7fa fd7c 	bl	800268a <_exit>
	...

08007b94 <__sflush_r>:
 8007b94:	898a      	ldrh	r2, [r1, #12]
 8007b96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b9a:	4605      	mov	r5, r0
 8007b9c:	0710      	lsls	r0, r2, #28
 8007b9e:	460c      	mov	r4, r1
 8007ba0:	d458      	bmi.n	8007c54 <__sflush_r+0xc0>
 8007ba2:	684b      	ldr	r3, [r1, #4]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	dc05      	bgt.n	8007bb4 <__sflush_r+0x20>
 8007ba8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	dc02      	bgt.n	8007bb4 <__sflush_r+0x20>
 8007bae:	2000      	movs	r0, #0
 8007bb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007bb4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007bb6:	2e00      	cmp	r6, #0
 8007bb8:	d0f9      	beq.n	8007bae <__sflush_r+0x1a>
 8007bba:	2300      	movs	r3, #0
 8007bbc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007bc0:	682f      	ldr	r7, [r5, #0]
 8007bc2:	602b      	str	r3, [r5, #0]
 8007bc4:	d032      	beq.n	8007c2c <__sflush_r+0x98>
 8007bc6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007bc8:	89a3      	ldrh	r3, [r4, #12]
 8007bca:	075a      	lsls	r2, r3, #29
 8007bcc:	d505      	bpl.n	8007bda <__sflush_r+0x46>
 8007bce:	6863      	ldr	r3, [r4, #4]
 8007bd0:	1ac0      	subs	r0, r0, r3
 8007bd2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007bd4:	b10b      	cbz	r3, 8007bda <__sflush_r+0x46>
 8007bd6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007bd8:	1ac0      	subs	r0, r0, r3
 8007bda:	2300      	movs	r3, #0
 8007bdc:	4602      	mov	r2, r0
 8007bde:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007be0:	4628      	mov	r0, r5
 8007be2:	6a21      	ldr	r1, [r4, #32]
 8007be4:	47b0      	blx	r6
 8007be6:	1c43      	adds	r3, r0, #1
 8007be8:	89a3      	ldrh	r3, [r4, #12]
 8007bea:	d106      	bne.n	8007bfa <__sflush_r+0x66>
 8007bec:	6829      	ldr	r1, [r5, #0]
 8007bee:	291d      	cmp	r1, #29
 8007bf0:	d82c      	bhi.n	8007c4c <__sflush_r+0xb8>
 8007bf2:	4a2a      	ldr	r2, [pc, #168]	; (8007c9c <__sflush_r+0x108>)
 8007bf4:	40ca      	lsrs	r2, r1
 8007bf6:	07d6      	lsls	r6, r2, #31
 8007bf8:	d528      	bpl.n	8007c4c <__sflush_r+0xb8>
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	6062      	str	r2, [r4, #4]
 8007bfe:	6922      	ldr	r2, [r4, #16]
 8007c00:	04d9      	lsls	r1, r3, #19
 8007c02:	6022      	str	r2, [r4, #0]
 8007c04:	d504      	bpl.n	8007c10 <__sflush_r+0x7c>
 8007c06:	1c42      	adds	r2, r0, #1
 8007c08:	d101      	bne.n	8007c0e <__sflush_r+0x7a>
 8007c0a:	682b      	ldr	r3, [r5, #0]
 8007c0c:	b903      	cbnz	r3, 8007c10 <__sflush_r+0x7c>
 8007c0e:	6560      	str	r0, [r4, #84]	; 0x54
 8007c10:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007c12:	602f      	str	r7, [r5, #0]
 8007c14:	2900      	cmp	r1, #0
 8007c16:	d0ca      	beq.n	8007bae <__sflush_r+0x1a>
 8007c18:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007c1c:	4299      	cmp	r1, r3
 8007c1e:	d002      	beq.n	8007c26 <__sflush_r+0x92>
 8007c20:	4628      	mov	r0, r5
 8007c22:	f7ff fae9 	bl	80071f8 <_free_r>
 8007c26:	2000      	movs	r0, #0
 8007c28:	6360      	str	r0, [r4, #52]	; 0x34
 8007c2a:	e7c1      	b.n	8007bb0 <__sflush_r+0x1c>
 8007c2c:	6a21      	ldr	r1, [r4, #32]
 8007c2e:	2301      	movs	r3, #1
 8007c30:	4628      	mov	r0, r5
 8007c32:	47b0      	blx	r6
 8007c34:	1c41      	adds	r1, r0, #1
 8007c36:	d1c7      	bne.n	8007bc8 <__sflush_r+0x34>
 8007c38:	682b      	ldr	r3, [r5, #0]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d0c4      	beq.n	8007bc8 <__sflush_r+0x34>
 8007c3e:	2b1d      	cmp	r3, #29
 8007c40:	d001      	beq.n	8007c46 <__sflush_r+0xb2>
 8007c42:	2b16      	cmp	r3, #22
 8007c44:	d101      	bne.n	8007c4a <__sflush_r+0xb6>
 8007c46:	602f      	str	r7, [r5, #0]
 8007c48:	e7b1      	b.n	8007bae <__sflush_r+0x1a>
 8007c4a:	89a3      	ldrh	r3, [r4, #12]
 8007c4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007c50:	81a3      	strh	r3, [r4, #12]
 8007c52:	e7ad      	b.n	8007bb0 <__sflush_r+0x1c>
 8007c54:	690f      	ldr	r7, [r1, #16]
 8007c56:	2f00      	cmp	r7, #0
 8007c58:	d0a9      	beq.n	8007bae <__sflush_r+0x1a>
 8007c5a:	0793      	lsls	r3, r2, #30
 8007c5c:	bf18      	it	ne
 8007c5e:	2300      	movne	r3, #0
 8007c60:	680e      	ldr	r6, [r1, #0]
 8007c62:	bf08      	it	eq
 8007c64:	694b      	ldreq	r3, [r1, #20]
 8007c66:	eba6 0807 	sub.w	r8, r6, r7
 8007c6a:	600f      	str	r7, [r1, #0]
 8007c6c:	608b      	str	r3, [r1, #8]
 8007c6e:	f1b8 0f00 	cmp.w	r8, #0
 8007c72:	dd9c      	ble.n	8007bae <__sflush_r+0x1a>
 8007c74:	4643      	mov	r3, r8
 8007c76:	463a      	mov	r2, r7
 8007c78:	4628      	mov	r0, r5
 8007c7a:	6a21      	ldr	r1, [r4, #32]
 8007c7c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007c7e:	47b0      	blx	r6
 8007c80:	2800      	cmp	r0, #0
 8007c82:	dc06      	bgt.n	8007c92 <__sflush_r+0xfe>
 8007c84:	89a3      	ldrh	r3, [r4, #12]
 8007c86:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007c8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007c8e:	81a3      	strh	r3, [r4, #12]
 8007c90:	e78e      	b.n	8007bb0 <__sflush_r+0x1c>
 8007c92:	4407      	add	r7, r0
 8007c94:	eba8 0800 	sub.w	r8, r8, r0
 8007c98:	e7e9      	b.n	8007c6e <__sflush_r+0xda>
 8007c9a:	bf00      	nop
 8007c9c:	20400001 	.word	0x20400001

08007ca0 <_fflush_r>:
 8007ca0:	b538      	push	{r3, r4, r5, lr}
 8007ca2:	690b      	ldr	r3, [r1, #16]
 8007ca4:	4605      	mov	r5, r0
 8007ca6:	460c      	mov	r4, r1
 8007ca8:	b913      	cbnz	r3, 8007cb0 <_fflush_r+0x10>
 8007caa:	2500      	movs	r5, #0
 8007cac:	4628      	mov	r0, r5
 8007cae:	bd38      	pop	{r3, r4, r5, pc}
 8007cb0:	b118      	cbz	r0, 8007cba <_fflush_r+0x1a>
 8007cb2:	6983      	ldr	r3, [r0, #24]
 8007cb4:	b90b      	cbnz	r3, 8007cba <_fflush_r+0x1a>
 8007cb6:	f000 f887 	bl	8007dc8 <__sinit>
 8007cba:	4b14      	ldr	r3, [pc, #80]	; (8007d0c <_fflush_r+0x6c>)
 8007cbc:	429c      	cmp	r4, r3
 8007cbe:	d11b      	bne.n	8007cf8 <_fflush_r+0x58>
 8007cc0:	686c      	ldr	r4, [r5, #4]
 8007cc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d0ef      	beq.n	8007caa <_fflush_r+0xa>
 8007cca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007ccc:	07d0      	lsls	r0, r2, #31
 8007cce:	d404      	bmi.n	8007cda <_fflush_r+0x3a>
 8007cd0:	0599      	lsls	r1, r3, #22
 8007cd2:	d402      	bmi.n	8007cda <_fflush_r+0x3a>
 8007cd4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007cd6:	f000 f915 	bl	8007f04 <__retarget_lock_acquire_recursive>
 8007cda:	4628      	mov	r0, r5
 8007cdc:	4621      	mov	r1, r4
 8007cde:	f7ff ff59 	bl	8007b94 <__sflush_r>
 8007ce2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007ce4:	4605      	mov	r5, r0
 8007ce6:	07da      	lsls	r2, r3, #31
 8007ce8:	d4e0      	bmi.n	8007cac <_fflush_r+0xc>
 8007cea:	89a3      	ldrh	r3, [r4, #12]
 8007cec:	059b      	lsls	r3, r3, #22
 8007cee:	d4dd      	bmi.n	8007cac <_fflush_r+0xc>
 8007cf0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007cf2:	f000 f908 	bl	8007f06 <__retarget_lock_release_recursive>
 8007cf6:	e7d9      	b.n	8007cac <_fflush_r+0xc>
 8007cf8:	4b05      	ldr	r3, [pc, #20]	; (8007d10 <_fflush_r+0x70>)
 8007cfa:	429c      	cmp	r4, r3
 8007cfc:	d101      	bne.n	8007d02 <_fflush_r+0x62>
 8007cfe:	68ac      	ldr	r4, [r5, #8]
 8007d00:	e7df      	b.n	8007cc2 <_fflush_r+0x22>
 8007d02:	4b04      	ldr	r3, [pc, #16]	; (8007d14 <_fflush_r+0x74>)
 8007d04:	429c      	cmp	r4, r3
 8007d06:	bf08      	it	eq
 8007d08:	68ec      	ldreq	r4, [r5, #12]
 8007d0a:	e7da      	b.n	8007cc2 <_fflush_r+0x22>
 8007d0c:	080085ec 	.word	0x080085ec
 8007d10:	0800860c 	.word	0x0800860c
 8007d14:	080085cc 	.word	0x080085cc

08007d18 <std>:
 8007d18:	2300      	movs	r3, #0
 8007d1a:	b510      	push	{r4, lr}
 8007d1c:	4604      	mov	r4, r0
 8007d1e:	e9c0 3300 	strd	r3, r3, [r0]
 8007d22:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007d26:	6083      	str	r3, [r0, #8]
 8007d28:	8181      	strh	r1, [r0, #12]
 8007d2a:	6643      	str	r3, [r0, #100]	; 0x64
 8007d2c:	81c2      	strh	r2, [r0, #14]
 8007d2e:	6183      	str	r3, [r0, #24]
 8007d30:	4619      	mov	r1, r3
 8007d32:	2208      	movs	r2, #8
 8007d34:	305c      	adds	r0, #92	; 0x5c
 8007d36:	f7fd fbaf 	bl	8005498 <memset>
 8007d3a:	4b05      	ldr	r3, [pc, #20]	; (8007d50 <std+0x38>)
 8007d3c:	6224      	str	r4, [r4, #32]
 8007d3e:	6263      	str	r3, [r4, #36]	; 0x24
 8007d40:	4b04      	ldr	r3, [pc, #16]	; (8007d54 <std+0x3c>)
 8007d42:	62a3      	str	r3, [r4, #40]	; 0x28
 8007d44:	4b04      	ldr	r3, [pc, #16]	; (8007d58 <std+0x40>)
 8007d46:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007d48:	4b04      	ldr	r3, [pc, #16]	; (8007d5c <std+0x44>)
 8007d4a:	6323      	str	r3, [r4, #48]	; 0x30
 8007d4c:	bd10      	pop	{r4, pc}
 8007d4e:	bf00      	nop
 8007d50:	08008069 	.word	0x08008069
 8007d54:	0800808b 	.word	0x0800808b
 8007d58:	080080c3 	.word	0x080080c3
 8007d5c:	080080e7 	.word	0x080080e7

08007d60 <_cleanup_r>:
 8007d60:	4901      	ldr	r1, [pc, #4]	; (8007d68 <_cleanup_r+0x8>)
 8007d62:	f000 b8af 	b.w	8007ec4 <_fwalk_reent>
 8007d66:	bf00      	nop
 8007d68:	08007ca1 	.word	0x08007ca1

08007d6c <__sfmoreglue>:
 8007d6c:	b570      	push	{r4, r5, r6, lr}
 8007d6e:	2568      	movs	r5, #104	; 0x68
 8007d70:	1e4a      	subs	r2, r1, #1
 8007d72:	4355      	muls	r5, r2
 8007d74:	460e      	mov	r6, r1
 8007d76:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007d7a:	f7ff fa89 	bl	8007290 <_malloc_r>
 8007d7e:	4604      	mov	r4, r0
 8007d80:	b140      	cbz	r0, 8007d94 <__sfmoreglue+0x28>
 8007d82:	2100      	movs	r1, #0
 8007d84:	e9c0 1600 	strd	r1, r6, [r0]
 8007d88:	300c      	adds	r0, #12
 8007d8a:	60a0      	str	r0, [r4, #8]
 8007d8c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007d90:	f7fd fb82 	bl	8005498 <memset>
 8007d94:	4620      	mov	r0, r4
 8007d96:	bd70      	pop	{r4, r5, r6, pc}

08007d98 <__sfp_lock_acquire>:
 8007d98:	4801      	ldr	r0, [pc, #4]	; (8007da0 <__sfp_lock_acquire+0x8>)
 8007d9a:	f000 b8b3 	b.w	8007f04 <__retarget_lock_acquire_recursive>
 8007d9e:	bf00      	nop
 8007da0:	200004d0 	.word	0x200004d0

08007da4 <__sfp_lock_release>:
 8007da4:	4801      	ldr	r0, [pc, #4]	; (8007dac <__sfp_lock_release+0x8>)
 8007da6:	f000 b8ae 	b.w	8007f06 <__retarget_lock_release_recursive>
 8007daa:	bf00      	nop
 8007dac:	200004d0 	.word	0x200004d0

08007db0 <__sinit_lock_acquire>:
 8007db0:	4801      	ldr	r0, [pc, #4]	; (8007db8 <__sinit_lock_acquire+0x8>)
 8007db2:	f000 b8a7 	b.w	8007f04 <__retarget_lock_acquire_recursive>
 8007db6:	bf00      	nop
 8007db8:	200004cb 	.word	0x200004cb

08007dbc <__sinit_lock_release>:
 8007dbc:	4801      	ldr	r0, [pc, #4]	; (8007dc4 <__sinit_lock_release+0x8>)
 8007dbe:	f000 b8a2 	b.w	8007f06 <__retarget_lock_release_recursive>
 8007dc2:	bf00      	nop
 8007dc4:	200004cb 	.word	0x200004cb

08007dc8 <__sinit>:
 8007dc8:	b510      	push	{r4, lr}
 8007dca:	4604      	mov	r4, r0
 8007dcc:	f7ff fff0 	bl	8007db0 <__sinit_lock_acquire>
 8007dd0:	69a3      	ldr	r3, [r4, #24]
 8007dd2:	b11b      	cbz	r3, 8007ddc <__sinit+0x14>
 8007dd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007dd8:	f7ff bff0 	b.w	8007dbc <__sinit_lock_release>
 8007ddc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007de0:	6523      	str	r3, [r4, #80]	; 0x50
 8007de2:	4b13      	ldr	r3, [pc, #76]	; (8007e30 <__sinit+0x68>)
 8007de4:	4a13      	ldr	r2, [pc, #76]	; (8007e34 <__sinit+0x6c>)
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	62a2      	str	r2, [r4, #40]	; 0x28
 8007dea:	42a3      	cmp	r3, r4
 8007dec:	bf08      	it	eq
 8007dee:	2301      	moveq	r3, #1
 8007df0:	4620      	mov	r0, r4
 8007df2:	bf08      	it	eq
 8007df4:	61a3      	streq	r3, [r4, #24]
 8007df6:	f000 f81f 	bl	8007e38 <__sfp>
 8007dfa:	6060      	str	r0, [r4, #4]
 8007dfc:	4620      	mov	r0, r4
 8007dfe:	f000 f81b 	bl	8007e38 <__sfp>
 8007e02:	60a0      	str	r0, [r4, #8]
 8007e04:	4620      	mov	r0, r4
 8007e06:	f000 f817 	bl	8007e38 <__sfp>
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	2104      	movs	r1, #4
 8007e0e:	60e0      	str	r0, [r4, #12]
 8007e10:	6860      	ldr	r0, [r4, #4]
 8007e12:	f7ff ff81 	bl	8007d18 <std>
 8007e16:	2201      	movs	r2, #1
 8007e18:	2109      	movs	r1, #9
 8007e1a:	68a0      	ldr	r0, [r4, #8]
 8007e1c:	f7ff ff7c 	bl	8007d18 <std>
 8007e20:	2202      	movs	r2, #2
 8007e22:	2112      	movs	r1, #18
 8007e24:	68e0      	ldr	r0, [r4, #12]
 8007e26:	f7ff ff77 	bl	8007d18 <std>
 8007e2a:	2301      	movs	r3, #1
 8007e2c:	61a3      	str	r3, [r4, #24]
 8007e2e:	e7d1      	b.n	8007dd4 <__sinit+0xc>
 8007e30:	08008248 	.word	0x08008248
 8007e34:	08007d61 	.word	0x08007d61

08007e38 <__sfp>:
 8007e38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e3a:	4607      	mov	r7, r0
 8007e3c:	f7ff ffac 	bl	8007d98 <__sfp_lock_acquire>
 8007e40:	4b1e      	ldr	r3, [pc, #120]	; (8007ebc <__sfp+0x84>)
 8007e42:	681e      	ldr	r6, [r3, #0]
 8007e44:	69b3      	ldr	r3, [r6, #24]
 8007e46:	b913      	cbnz	r3, 8007e4e <__sfp+0x16>
 8007e48:	4630      	mov	r0, r6
 8007e4a:	f7ff ffbd 	bl	8007dc8 <__sinit>
 8007e4e:	3648      	adds	r6, #72	; 0x48
 8007e50:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007e54:	3b01      	subs	r3, #1
 8007e56:	d503      	bpl.n	8007e60 <__sfp+0x28>
 8007e58:	6833      	ldr	r3, [r6, #0]
 8007e5a:	b30b      	cbz	r3, 8007ea0 <__sfp+0x68>
 8007e5c:	6836      	ldr	r6, [r6, #0]
 8007e5e:	e7f7      	b.n	8007e50 <__sfp+0x18>
 8007e60:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007e64:	b9d5      	cbnz	r5, 8007e9c <__sfp+0x64>
 8007e66:	4b16      	ldr	r3, [pc, #88]	; (8007ec0 <__sfp+0x88>)
 8007e68:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007e6c:	60e3      	str	r3, [r4, #12]
 8007e6e:	6665      	str	r5, [r4, #100]	; 0x64
 8007e70:	f000 f847 	bl	8007f02 <__retarget_lock_init_recursive>
 8007e74:	f7ff ff96 	bl	8007da4 <__sfp_lock_release>
 8007e78:	2208      	movs	r2, #8
 8007e7a:	4629      	mov	r1, r5
 8007e7c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007e80:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007e84:	6025      	str	r5, [r4, #0]
 8007e86:	61a5      	str	r5, [r4, #24]
 8007e88:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007e8c:	f7fd fb04 	bl	8005498 <memset>
 8007e90:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007e94:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007e98:	4620      	mov	r0, r4
 8007e9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e9c:	3468      	adds	r4, #104	; 0x68
 8007e9e:	e7d9      	b.n	8007e54 <__sfp+0x1c>
 8007ea0:	2104      	movs	r1, #4
 8007ea2:	4638      	mov	r0, r7
 8007ea4:	f7ff ff62 	bl	8007d6c <__sfmoreglue>
 8007ea8:	4604      	mov	r4, r0
 8007eaa:	6030      	str	r0, [r6, #0]
 8007eac:	2800      	cmp	r0, #0
 8007eae:	d1d5      	bne.n	8007e5c <__sfp+0x24>
 8007eb0:	f7ff ff78 	bl	8007da4 <__sfp_lock_release>
 8007eb4:	230c      	movs	r3, #12
 8007eb6:	603b      	str	r3, [r7, #0]
 8007eb8:	e7ee      	b.n	8007e98 <__sfp+0x60>
 8007eba:	bf00      	nop
 8007ebc:	08008248 	.word	0x08008248
 8007ec0:	ffff0001 	.word	0xffff0001

08007ec4 <_fwalk_reent>:
 8007ec4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ec8:	4606      	mov	r6, r0
 8007eca:	4688      	mov	r8, r1
 8007ecc:	2700      	movs	r7, #0
 8007ece:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007ed2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007ed6:	f1b9 0901 	subs.w	r9, r9, #1
 8007eda:	d505      	bpl.n	8007ee8 <_fwalk_reent+0x24>
 8007edc:	6824      	ldr	r4, [r4, #0]
 8007ede:	2c00      	cmp	r4, #0
 8007ee0:	d1f7      	bne.n	8007ed2 <_fwalk_reent+0xe>
 8007ee2:	4638      	mov	r0, r7
 8007ee4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ee8:	89ab      	ldrh	r3, [r5, #12]
 8007eea:	2b01      	cmp	r3, #1
 8007eec:	d907      	bls.n	8007efe <_fwalk_reent+0x3a>
 8007eee:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007ef2:	3301      	adds	r3, #1
 8007ef4:	d003      	beq.n	8007efe <_fwalk_reent+0x3a>
 8007ef6:	4629      	mov	r1, r5
 8007ef8:	4630      	mov	r0, r6
 8007efa:	47c0      	blx	r8
 8007efc:	4307      	orrs	r7, r0
 8007efe:	3568      	adds	r5, #104	; 0x68
 8007f00:	e7e9      	b.n	8007ed6 <_fwalk_reent+0x12>

08007f02 <__retarget_lock_init_recursive>:
 8007f02:	4770      	bx	lr

08007f04 <__retarget_lock_acquire_recursive>:
 8007f04:	4770      	bx	lr

08007f06 <__retarget_lock_release_recursive>:
 8007f06:	4770      	bx	lr

08007f08 <__swhatbuf_r>:
 8007f08:	b570      	push	{r4, r5, r6, lr}
 8007f0a:	460e      	mov	r6, r1
 8007f0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f10:	4614      	mov	r4, r2
 8007f12:	2900      	cmp	r1, #0
 8007f14:	461d      	mov	r5, r3
 8007f16:	b096      	sub	sp, #88	; 0x58
 8007f18:	da07      	bge.n	8007f2a <__swhatbuf_r+0x22>
 8007f1a:	2300      	movs	r3, #0
 8007f1c:	602b      	str	r3, [r5, #0]
 8007f1e:	89b3      	ldrh	r3, [r6, #12]
 8007f20:	061a      	lsls	r2, r3, #24
 8007f22:	d410      	bmi.n	8007f46 <__swhatbuf_r+0x3e>
 8007f24:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007f28:	e00e      	b.n	8007f48 <__swhatbuf_r+0x40>
 8007f2a:	466a      	mov	r2, sp
 8007f2c:	f000 f902 	bl	8008134 <_fstat_r>
 8007f30:	2800      	cmp	r0, #0
 8007f32:	dbf2      	blt.n	8007f1a <__swhatbuf_r+0x12>
 8007f34:	9a01      	ldr	r2, [sp, #4]
 8007f36:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007f3a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007f3e:	425a      	negs	r2, r3
 8007f40:	415a      	adcs	r2, r3
 8007f42:	602a      	str	r2, [r5, #0]
 8007f44:	e7ee      	b.n	8007f24 <__swhatbuf_r+0x1c>
 8007f46:	2340      	movs	r3, #64	; 0x40
 8007f48:	2000      	movs	r0, #0
 8007f4a:	6023      	str	r3, [r4, #0]
 8007f4c:	b016      	add	sp, #88	; 0x58
 8007f4e:	bd70      	pop	{r4, r5, r6, pc}

08007f50 <__smakebuf_r>:
 8007f50:	898b      	ldrh	r3, [r1, #12]
 8007f52:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007f54:	079d      	lsls	r5, r3, #30
 8007f56:	4606      	mov	r6, r0
 8007f58:	460c      	mov	r4, r1
 8007f5a:	d507      	bpl.n	8007f6c <__smakebuf_r+0x1c>
 8007f5c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007f60:	6023      	str	r3, [r4, #0]
 8007f62:	6123      	str	r3, [r4, #16]
 8007f64:	2301      	movs	r3, #1
 8007f66:	6163      	str	r3, [r4, #20]
 8007f68:	b002      	add	sp, #8
 8007f6a:	bd70      	pop	{r4, r5, r6, pc}
 8007f6c:	466a      	mov	r2, sp
 8007f6e:	ab01      	add	r3, sp, #4
 8007f70:	f7ff ffca 	bl	8007f08 <__swhatbuf_r>
 8007f74:	9900      	ldr	r1, [sp, #0]
 8007f76:	4605      	mov	r5, r0
 8007f78:	4630      	mov	r0, r6
 8007f7a:	f7ff f989 	bl	8007290 <_malloc_r>
 8007f7e:	b948      	cbnz	r0, 8007f94 <__smakebuf_r+0x44>
 8007f80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f84:	059a      	lsls	r2, r3, #22
 8007f86:	d4ef      	bmi.n	8007f68 <__smakebuf_r+0x18>
 8007f88:	f023 0303 	bic.w	r3, r3, #3
 8007f8c:	f043 0302 	orr.w	r3, r3, #2
 8007f90:	81a3      	strh	r3, [r4, #12]
 8007f92:	e7e3      	b.n	8007f5c <__smakebuf_r+0xc>
 8007f94:	4b0d      	ldr	r3, [pc, #52]	; (8007fcc <__smakebuf_r+0x7c>)
 8007f96:	62b3      	str	r3, [r6, #40]	; 0x28
 8007f98:	89a3      	ldrh	r3, [r4, #12]
 8007f9a:	6020      	str	r0, [r4, #0]
 8007f9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007fa0:	81a3      	strh	r3, [r4, #12]
 8007fa2:	9b00      	ldr	r3, [sp, #0]
 8007fa4:	6120      	str	r0, [r4, #16]
 8007fa6:	6163      	str	r3, [r4, #20]
 8007fa8:	9b01      	ldr	r3, [sp, #4]
 8007faa:	b15b      	cbz	r3, 8007fc4 <__smakebuf_r+0x74>
 8007fac:	4630      	mov	r0, r6
 8007fae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007fb2:	f000 f8d1 	bl	8008158 <_isatty_r>
 8007fb6:	b128      	cbz	r0, 8007fc4 <__smakebuf_r+0x74>
 8007fb8:	89a3      	ldrh	r3, [r4, #12]
 8007fba:	f023 0303 	bic.w	r3, r3, #3
 8007fbe:	f043 0301 	orr.w	r3, r3, #1
 8007fc2:	81a3      	strh	r3, [r4, #12]
 8007fc4:	89a0      	ldrh	r0, [r4, #12]
 8007fc6:	4305      	orrs	r5, r0
 8007fc8:	81a5      	strh	r5, [r4, #12]
 8007fca:	e7cd      	b.n	8007f68 <__smakebuf_r+0x18>
 8007fcc:	08007d61 	.word	0x08007d61

08007fd0 <_malloc_usable_size_r>:
 8007fd0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007fd4:	1f18      	subs	r0, r3, #4
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	bfbc      	itt	lt
 8007fda:	580b      	ldrlt	r3, [r1, r0]
 8007fdc:	18c0      	addlt	r0, r0, r3
 8007fde:	4770      	bx	lr

08007fe0 <_raise_r>:
 8007fe0:	291f      	cmp	r1, #31
 8007fe2:	b538      	push	{r3, r4, r5, lr}
 8007fe4:	4604      	mov	r4, r0
 8007fe6:	460d      	mov	r5, r1
 8007fe8:	d904      	bls.n	8007ff4 <_raise_r+0x14>
 8007fea:	2316      	movs	r3, #22
 8007fec:	6003      	str	r3, [r0, #0]
 8007fee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007ff2:	bd38      	pop	{r3, r4, r5, pc}
 8007ff4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007ff6:	b112      	cbz	r2, 8007ffe <_raise_r+0x1e>
 8007ff8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007ffc:	b94b      	cbnz	r3, 8008012 <_raise_r+0x32>
 8007ffe:	4620      	mov	r0, r4
 8008000:	f000 f830 	bl	8008064 <_getpid_r>
 8008004:	462a      	mov	r2, r5
 8008006:	4601      	mov	r1, r0
 8008008:	4620      	mov	r0, r4
 800800a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800800e:	f000 b817 	b.w	8008040 <_kill_r>
 8008012:	2b01      	cmp	r3, #1
 8008014:	d00a      	beq.n	800802c <_raise_r+0x4c>
 8008016:	1c59      	adds	r1, r3, #1
 8008018:	d103      	bne.n	8008022 <_raise_r+0x42>
 800801a:	2316      	movs	r3, #22
 800801c:	6003      	str	r3, [r0, #0]
 800801e:	2001      	movs	r0, #1
 8008020:	e7e7      	b.n	8007ff2 <_raise_r+0x12>
 8008022:	2400      	movs	r4, #0
 8008024:	4628      	mov	r0, r5
 8008026:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800802a:	4798      	blx	r3
 800802c:	2000      	movs	r0, #0
 800802e:	e7e0      	b.n	8007ff2 <_raise_r+0x12>

08008030 <raise>:
 8008030:	4b02      	ldr	r3, [pc, #8]	; (800803c <raise+0xc>)
 8008032:	4601      	mov	r1, r0
 8008034:	6818      	ldr	r0, [r3, #0]
 8008036:	f7ff bfd3 	b.w	8007fe0 <_raise_r>
 800803a:	bf00      	nop
 800803c:	2000010c 	.word	0x2000010c

08008040 <_kill_r>:
 8008040:	b538      	push	{r3, r4, r5, lr}
 8008042:	2300      	movs	r3, #0
 8008044:	4d06      	ldr	r5, [pc, #24]	; (8008060 <_kill_r+0x20>)
 8008046:	4604      	mov	r4, r0
 8008048:	4608      	mov	r0, r1
 800804a:	4611      	mov	r1, r2
 800804c:	602b      	str	r3, [r5, #0]
 800804e:	f7fa fb0c 	bl	800266a <_kill>
 8008052:	1c43      	adds	r3, r0, #1
 8008054:	d102      	bne.n	800805c <_kill_r+0x1c>
 8008056:	682b      	ldr	r3, [r5, #0]
 8008058:	b103      	cbz	r3, 800805c <_kill_r+0x1c>
 800805a:	6023      	str	r3, [r4, #0]
 800805c:	bd38      	pop	{r3, r4, r5, pc}
 800805e:	bf00      	nop
 8008060:	200004c4 	.word	0x200004c4

08008064 <_getpid_r>:
 8008064:	f7fa bafa 	b.w	800265c <_getpid>

08008068 <__sread>:
 8008068:	b510      	push	{r4, lr}
 800806a:	460c      	mov	r4, r1
 800806c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008070:	f000 f894 	bl	800819c <_read_r>
 8008074:	2800      	cmp	r0, #0
 8008076:	bfab      	itete	ge
 8008078:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800807a:	89a3      	ldrhlt	r3, [r4, #12]
 800807c:	181b      	addge	r3, r3, r0
 800807e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008082:	bfac      	ite	ge
 8008084:	6563      	strge	r3, [r4, #84]	; 0x54
 8008086:	81a3      	strhlt	r3, [r4, #12]
 8008088:	bd10      	pop	{r4, pc}

0800808a <__swrite>:
 800808a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800808e:	461f      	mov	r7, r3
 8008090:	898b      	ldrh	r3, [r1, #12]
 8008092:	4605      	mov	r5, r0
 8008094:	05db      	lsls	r3, r3, #23
 8008096:	460c      	mov	r4, r1
 8008098:	4616      	mov	r6, r2
 800809a:	d505      	bpl.n	80080a8 <__swrite+0x1e>
 800809c:	2302      	movs	r3, #2
 800809e:	2200      	movs	r2, #0
 80080a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080a4:	f000 f868 	bl	8008178 <_lseek_r>
 80080a8:	89a3      	ldrh	r3, [r4, #12]
 80080aa:	4632      	mov	r2, r6
 80080ac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80080b0:	81a3      	strh	r3, [r4, #12]
 80080b2:	4628      	mov	r0, r5
 80080b4:	463b      	mov	r3, r7
 80080b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80080ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80080be:	f000 b817 	b.w	80080f0 <_write_r>

080080c2 <__sseek>:
 80080c2:	b510      	push	{r4, lr}
 80080c4:	460c      	mov	r4, r1
 80080c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080ca:	f000 f855 	bl	8008178 <_lseek_r>
 80080ce:	1c43      	adds	r3, r0, #1
 80080d0:	89a3      	ldrh	r3, [r4, #12]
 80080d2:	bf15      	itete	ne
 80080d4:	6560      	strne	r0, [r4, #84]	; 0x54
 80080d6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80080da:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80080de:	81a3      	strheq	r3, [r4, #12]
 80080e0:	bf18      	it	ne
 80080e2:	81a3      	strhne	r3, [r4, #12]
 80080e4:	bd10      	pop	{r4, pc}

080080e6 <__sclose>:
 80080e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080ea:	f000 b813 	b.w	8008114 <_close_r>
	...

080080f0 <_write_r>:
 80080f0:	b538      	push	{r3, r4, r5, lr}
 80080f2:	4604      	mov	r4, r0
 80080f4:	4608      	mov	r0, r1
 80080f6:	4611      	mov	r1, r2
 80080f8:	2200      	movs	r2, #0
 80080fa:	4d05      	ldr	r5, [pc, #20]	; (8008110 <_write_r+0x20>)
 80080fc:	602a      	str	r2, [r5, #0]
 80080fe:	461a      	mov	r2, r3
 8008100:	f7fa faea 	bl	80026d8 <_write>
 8008104:	1c43      	adds	r3, r0, #1
 8008106:	d102      	bne.n	800810e <_write_r+0x1e>
 8008108:	682b      	ldr	r3, [r5, #0]
 800810a:	b103      	cbz	r3, 800810e <_write_r+0x1e>
 800810c:	6023      	str	r3, [r4, #0]
 800810e:	bd38      	pop	{r3, r4, r5, pc}
 8008110:	200004c4 	.word	0x200004c4

08008114 <_close_r>:
 8008114:	b538      	push	{r3, r4, r5, lr}
 8008116:	2300      	movs	r3, #0
 8008118:	4d05      	ldr	r5, [pc, #20]	; (8008130 <_close_r+0x1c>)
 800811a:	4604      	mov	r4, r0
 800811c:	4608      	mov	r0, r1
 800811e:	602b      	str	r3, [r5, #0]
 8008120:	f7fa faf6 	bl	8002710 <_close>
 8008124:	1c43      	adds	r3, r0, #1
 8008126:	d102      	bne.n	800812e <_close_r+0x1a>
 8008128:	682b      	ldr	r3, [r5, #0]
 800812a:	b103      	cbz	r3, 800812e <_close_r+0x1a>
 800812c:	6023      	str	r3, [r4, #0]
 800812e:	bd38      	pop	{r3, r4, r5, pc}
 8008130:	200004c4 	.word	0x200004c4

08008134 <_fstat_r>:
 8008134:	b538      	push	{r3, r4, r5, lr}
 8008136:	2300      	movs	r3, #0
 8008138:	4d06      	ldr	r5, [pc, #24]	; (8008154 <_fstat_r+0x20>)
 800813a:	4604      	mov	r4, r0
 800813c:	4608      	mov	r0, r1
 800813e:	4611      	mov	r1, r2
 8008140:	602b      	str	r3, [r5, #0]
 8008142:	f7fa faf0 	bl	8002726 <_fstat>
 8008146:	1c43      	adds	r3, r0, #1
 8008148:	d102      	bne.n	8008150 <_fstat_r+0x1c>
 800814a:	682b      	ldr	r3, [r5, #0]
 800814c:	b103      	cbz	r3, 8008150 <_fstat_r+0x1c>
 800814e:	6023      	str	r3, [r4, #0]
 8008150:	bd38      	pop	{r3, r4, r5, pc}
 8008152:	bf00      	nop
 8008154:	200004c4 	.word	0x200004c4

08008158 <_isatty_r>:
 8008158:	b538      	push	{r3, r4, r5, lr}
 800815a:	2300      	movs	r3, #0
 800815c:	4d05      	ldr	r5, [pc, #20]	; (8008174 <_isatty_r+0x1c>)
 800815e:	4604      	mov	r4, r0
 8008160:	4608      	mov	r0, r1
 8008162:	602b      	str	r3, [r5, #0]
 8008164:	f7fa faee 	bl	8002744 <_isatty>
 8008168:	1c43      	adds	r3, r0, #1
 800816a:	d102      	bne.n	8008172 <_isatty_r+0x1a>
 800816c:	682b      	ldr	r3, [r5, #0]
 800816e:	b103      	cbz	r3, 8008172 <_isatty_r+0x1a>
 8008170:	6023      	str	r3, [r4, #0]
 8008172:	bd38      	pop	{r3, r4, r5, pc}
 8008174:	200004c4 	.word	0x200004c4

08008178 <_lseek_r>:
 8008178:	b538      	push	{r3, r4, r5, lr}
 800817a:	4604      	mov	r4, r0
 800817c:	4608      	mov	r0, r1
 800817e:	4611      	mov	r1, r2
 8008180:	2200      	movs	r2, #0
 8008182:	4d05      	ldr	r5, [pc, #20]	; (8008198 <_lseek_r+0x20>)
 8008184:	602a      	str	r2, [r5, #0]
 8008186:	461a      	mov	r2, r3
 8008188:	f7fa fae6 	bl	8002758 <_lseek>
 800818c:	1c43      	adds	r3, r0, #1
 800818e:	d102      	bne.n	8008196 <_lseek_r+0x1e>
 8008190:	682b      	ldr	r3, [r5, #0]
 8008192:	b103      	cbz	r3, 8008196 <_lseek_r+0x1e>
 8008194:	6023      	str	r3, [r4, #0]
 8008196:	bd38      	pop	{r3, r4, r5, pc}
 8008198:	200004c4 	.word	0x200004c4

0800819c <_read_r>:
 800819c:	b538      	push	{r3, r4, r5, lr}
 800819e:	4604      	mov	r4, r0
 80081a0:	4608      	mov	r0, r1
 80081a2:	4611      	mov	r1, r2
 80081a4:	2200      	movs	r2, #0
 80081a6:	4d05      	ldr	r5, [pc, #20]	; (80081bc <_read_r+0x20>)
 80081a8:	602a      	str	r2, [r5, #0]
 80081aa:	461a      	mov	r2, r3
 80081ac:	f7fa fa77 	bl	800269e <_read>
 80081b0:	1c43      	adds	r3, r0, #1
 80081b2:	d102      	bne.n	80081ba <_read_r+0x1e>
 80081b4:	682b      	ldr	r3, [r5, #0]
 80081b6:	b103      	cbz	r3, 80081ba <_read_r+0x1e>
 80081b8:	6023      	str	r3, [r4, #0]
 80081ba:	bd38      	pop	{r3, r4, r5, pc}
 80081bc:	200004c4 	.word	0x200004c4

080081c0 <_init>:
 80081c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081c2:	bf00      	nop
 80081c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081c6:	bc08      	pop	{r3}
 80081c8:	469e      	mov	lr, r3
 80081ca:	4770      	bx	lr

080081cc <_fini>:
 80081cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081ce:	bf00      	nop
 80081d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081d2:	bc08      	pop	{r3}
 80081d4:	469e      	mov	lr, r3
 80081d6:	4770      	bx	lr
