# vsim -c -do "run -all; quit" tb_fp_wrapper 
# Start time: 18:55:32 on Jan 13,2025
# Loading sv_std.std
# Loading work.tb_fp_wrapper
# Loading work.fpnew_pkg
# Loading work.fpu_parameters
# Loading work.fp_wrapper
# Loading work.fpnew_top
# Loading work.rr_arb_tree
# Loading work.cf_math_pkg
# Loading work.lzc
# Loading work.fpnew_opgroup_block
# Loading work.fpnew_opgroup_multifmt_slice
# Loading work.fpnew_opgroup_fmt_slice
# Loading work.fpnew_fma_multi
# Loading work.fpnew_rounding
# Loading work.fpnew_divsqrt_th_32
# Loading work.pa_fdsu_top
# Loading work.pa_fdsu_special
# Loading work.pa_fdsu_prepare
# Loading work.pa_fdsu_ff1
# Loading work.pa_fdsu_srt_single
# Loading work.gated_clk_cell
# Loading work.pa_fdsu_round_single
# Loading work.pa_fdsu_pack_single
# Loading work.pa_fdsu_ctrl
# Loading work.pa_fpu_dp
# Loading work.pa_fpu_src_type
# Loading work.pa_fpu_frbus
# Loading work.fpnew_noncomp
# Loading work.fpnew_classifier
# Loading work.fpnew_cast_multi
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# run -all
# output 32'b00000040
# ** Note: $stop    : tb_fp_wrapper.sv(94)
#    Time: 17 ns  Iteration: 0  Instance: /tb_fp_wrapper
# Break in Module tb_fp_wrapper at tb_fp_wrapper.sv line 94
# Stopped at tb_fp_wrapper.sv line 94
#  quit
# End time: 18:55:35 on Jan 13,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 1
