From 67a182283f47bb6cd88f3c1f386d120f5ff97584 Mon Sep 17 00:00:00 2001
From: "Mazlan, Hazwan Arif" <hazwan.arif.mazlan@intel.com>
Date: Mon, 7 Feb 2022 21:23:11 +0800
Subject: [PATCH 11/11] iris: RPL-P enablement

Bspecs: 55374
HSDES ID: NA

Signed-off-by: Mazlan, Hazwan Arif <hazwan.arif.mazlan@intel.com>
---
 include/pci_ids/iris_pci_ids.h    | 7 +++++++
 src/intel/dev/intel_device_info.c | 5 +++++
 2 files changed, 12 insertions(+)

diff --git a/include/pci_ids/iris_pci_ids.h b/include/pci_ids/iris_pci_ids.h
index 90867c45c07a..79e07e76e799 100644
--- a/include/pci_ids/iris_pci_ids.h
+++ b/include/pci_ids/iris_pci_ids.h
@@ -29,6 +29,13 @@ CHIPSET(0xA789, rpl_gt1, "RPL-S GT1", "Intel(R) Graphics")
 CHIPSET(0xA78A, rpl_gt1, "RPL-S GT1", "Intel(R) Graphics")
 CHIPSET(0xA78B, rpl_gt1, "RPL-S GT1", "Intel(R) Graphics")
 
+CHIPSET(0xA7A0, rpl_gt2, "RPL-P GT2", "Intel(R) Graphics")
+CHIPSET(0xA720, rpl_gt2, "RPL-P GT2", "Intel(R) Graphics")
+CHIPSET(0xA7A8, rpl_gt2, "RPL-P GT2", "Intel(R) Graphics")
+CHIPSET(0xA7A9, rpl_gt2, "RPL-P GT2", "Intel(R) Graphics")
+CHIPSET(0xA7A1, rpl_gt2, "RPL-P GT2", "Intel(R) Graphics")
+CHIPSET(0xA721, rpl_gt2, "RPL-P GT2", "Intel(R) Graphics")
+
 CHIPSET(0x4626, adl_gt2, "ADL GT2", "Intel(R) Graphics")
 CHIPSET(0x4628, adl_gt2, "ADL GT2", "Intel(R) Graphics")
 CHIPSET(0x462a, adl_gt2, "ADL GT2", "Intel(R) Graphics")
diff --git a/src/intel/dev/intel_device_info.c b/src/intel/dev/intel_device_info.c
index f109536cfe05..037ea42e1d62 100644
--- a/src/intel/dev/intel_device_info.c
+++ b/src/intel/dev/intel_device_info.c
@@ -1006,6 +1006,11 @@ static const struct intel_device_info intel_device_info_rpl_gt1 = {
    .is_rapterlake = true,
 };
 
+static const struct intel_device_info intel_device_info_rpl_gt2 = {
+   GFX12_GT_FEATURES(1),
+   .is_rapterlake = true,
+};
+
 #define GFX12_DG1_FEATURES                      \
    GFX12_GT_FEATURES(2),                        \
    .is_dg1 = true,                              \
-- 
2.34.1

