-makelib ies/fifo_generator_v13_0_1 \
  "../../../ipstatic/fifo_generator_v13_0_1/simulation/fifo_generator_vhdl_beh.vhd" \
  "../../../ipstatic/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_rfs.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../../sd_ddr_vga.srcs/sources_1/ip/wrfifo/sim/wrfifo.vhd" \
-endlib

