$date
	Thu Oct 16 11:57:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Guia_0906 $end
$var wire 1 ! pulse_out $end
$var wire 1 " clk $end
$scope module CLK1 $end
$var reg 1 " clk $end
$upscope $end
$scope module PULSE1 $end
$var wire 1 " clk $end
$var reg 1 ! p $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
x!
$end
#12
1"
#24
1!
0"
#27
0!
#36
1"
#48
1!
0"
#51
0!
#60
1"
#72
1!
0"
#75
0!
#84
1"
#96
1!
0"
#99
0!
#108
1"
#120
1!
0"
