#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jul 30 22:03:04 2018
# Process ID: 21628
# Current directory: /home/tingyuan/Documents/SoSo/AllocationCheck/64k
# Command line: vivado
# Log file: /home/tingyuan/Documents/SoSo/AllocationCheck/64k/vivado.log
# Journal file: /home/tingyuan/Documents/SoSo/AllocationCheck/64k/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tingyuan/Temporary/vivado-outputs'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/tingyuan/Temporary/vivado-outputs' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/tingyuan/Temporary/vivado-outputs/test64kmau'.)
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tingyuan/Temporary/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 6172.594 ; gain = 181.922 ; free physical = 14686 ; free virtual = 31003
WARNING: [HDL 9-2994] overwriting previous definition of module design_1 [/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/sim/design_1.v:13]
WARNING: [HDL 9-2994] overwriting previous definition of module design_1 [/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/synth/design_1.v:13]
update_compile_order -fileset sources_1
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tingyuan/Temporary/vivado-outputs'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/tingyuan/Temporary/vivado-outputs' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/tingyuan/Temporary/vivado-outputs/test64kmau'.)
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tingyuan/Temporary/ip_repo'.
open_bd_design {/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_100M
Adding cell -- xilinx.com:hls:Ext_HTA:1.0 - Ext_HTA_0
Adding cell -- xilinx.com:hls:Ext_KWTA:1.0 - Ext_KWTA_0
Adding cell -- user.org:user:address_display:1.0 - address_display_0
Successfully read diagram <design_1> from BD file </home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd>
set_property  ip_repo_paths  {/home/tingyuan/Temporary/vivado-outputs /home/tingyuan/Temporary/ip_repo /home/tingyuan/Temporary} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/tingyuan/Temporary/vivado-outputs'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/tingyuan/Temporary/ip_repo'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tingyuan/Temporary'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/tingyuan/Temporary' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/tingyuan/Temporary/vivado-outputs/test64kmau'.)
open_bd_design {/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/tingyuan/Temporary/vivado-outputs'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/tingyuan/Temporary/ip_repo'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tingyuan/Temporary'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/tingyuan/Temporary' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/tingyuan/Temporary/vivado-outputs/test64kmau'.)
open_bd_design {/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:acc_64k_mau64k:1.0 acc_64k_mau64k_0
endgroup
WARNING: [HDL 9-2994] overwriting previous definition of module design_1 [/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/synth/design_1.v:13]
WARNING: [HDL 9-2994] overwriting previous definition of module design_1 [/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/sim/design_1.v:13]
delete_bd_objs [get_bd_ports ap_return]
startgroup
make_bd_pins_external  [get_bd_pins acc_64k_mau64k_0/ap_return]
endgroup
connect_bd_net [get_bd_ports ap_start_0] [get_bd_pins acc_64k_mau64k_0/ap_start]
WARNING: [BD 41-1306] The connection to interface pin /acc_64k_mau64k_0/ap_start is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
connect_bd_net [get_bd_pins acc_64k_mau64k_0/alloc_1_size_ap_ack] [get_bd_pins Ext_KWTA_0/alloc_size_ap_ack]
connect_bd_net [get_bd_pins acc_64k_mau64k_0/alloc_1_addr_ap_vld] [get_bd_pins Ext_KWTA_0/alloc_addr_ap_vld]
connect_bd_net [get_bd_pins acc_64k_mau64k_0/alloc_1_free_target_ap_ack] [get_bd_pins Ext_KWTA_0/alloc_free_target_ap_ack]
connect_bd_net [get_bd_pins acc_64k_mau64k_0/alloc_1_cmd_ap_ack] [get_bd_pins Ext_KWTA_0/alloc_cmd_ap_ack]
connect_bd_net [get_bd_pins acc_64k_mau64k_0/ap_clk] [get_bd_pins clk_wiz/clk_out1]
connect_bd_net [get_bd_pins acc_64k_mau64k_0/ap_rst] [get_bd_pins rst_clk_wiz_100M/peripheral_reset]
connect_bd_net [get_bd_pins acc_64k_mau64k_0/alloc_1_addr] [get_bd_pins Ext_KWTA_0/alloc_addr]
connect_bd_net [get_bd_pins acc_64k_mau64k_0/alloc_1_size_ap_vld] [get_bd_pins Ext_KWTA_0/alloc_size_ap_vld]
connect_bd_net [get_bd_pins acc_64k_mau64k_0/alloc_1_addr_ap_ack] [get_bd_pins Ext_KWTA_0/alloc_addr_ap_ack]
connect_bd_net [get_bd_pins acc_64k_mau64k_0/alloc_1_free_target_ap_vld] [get_bd_pins Ext_KWTA_0/alloc_free_target_ap_vld]
connect_bd_net [get_bd_pins Ext_KWTA_0/alloc_cmd_ap_vld] [get_bd_pins acc_64k_mau64k_0/alloc_1_cmd_ap_vld]
connect_bd_net [get_bd_pins acc_64k_mau64k_0/alloc_1_size] [get_bd_pins Ext_KWTA_0/alloc_size]
connect_bd_net [get_bd_pins Ext_KWTA_0/alloc_free_target] [get_bd_pins acc_64k_mau64k_0/alloc_1_free_target]
connect_bd_net [get_bd_pins acc_64k_mau64k_0/alloc_1_cmd] [get_bd_pins Ext_KWTA_0/alloc_cmd]
generate_target all [get_files  /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-927] Following properties on pin /Ext_HTA_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_clk_out1 
WARNING: [BD 41-927] Following properties on pin /Ext_HTA_0/ap_rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}} 
WARNING: [BD 41-927] Following properties on pin /Ext_HTA_0/alloc_layer_V have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}} 
WARNING: [BD 41-927] Following properties on pin /Ext_HTA_0/alloc_target_V have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}} 
WARNING: [BD 41-927] Following properties on pin /Ext_HTA_0/alloc_allocated_addr_V have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}} 
WARNING: [BD 41-927] Following properties on pin /Ext_HTA_0/alloc_cmd have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} 
WARNING: [BD 41-927] Following properties on pin /Ext_KWTA_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_clk_out1 
WARNING: [BD 41-927] Following properties on pin /Ext_KWTA_0/ap_rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}} 
WARNING: [BD 41-927] Following properties on pin /Ext_KWTA_0/alloc_size have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} 
WARNING: [BD 41-927] Following properties on pin /Ext_KWTA_0/alloc_free_target have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} 
WARNING: [BD 41-927] Following properties on pin /Ext_KWTA_0/alloc_addr have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} 
WARNING: [BD 41-927] Following properties on pin /Ext_KWTA_0/alloc_cmd have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} 
WARNING: [BD 41-927] Following properties on pin /Ext_KWTA_0/com_port_layer_V have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}} 
WARNING: [BD 41-927] Following properties on pin /Ext_KWTA_0/com_port_target_V have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}} 
WARNING: [BD 41-927] Following properties on pin /Ext_KWTA_0/com_port_allocated_addr_V have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}} 
WARNING: [BD 41-927] Following properties on pin /Ext_KWTA_0/com_port_cmd have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} 
Wrote  : </home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ext_KWTA_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ext_HTA_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block address_display_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block acc_64k_mau64k_0 .
Exporting to file /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_address_display_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_address_display_0_0, cache-ID = 9f58111ae5f0d396; cache size = 43.408 MB.
catch { config_ip_cache -export [get_ips -all design_1_acc_64k_mau64k_0_0] }
export_ip_user_files -of_objects [get_files /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_acc_64k_mau64k_0_0_synth_1
[Mon Jul 30 22:11:47 2018] Launched design_1_acc_64k_mau64k_0_0_synth_1...
Run output will be captured here: /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.runs/design_1_acc_64k_mau64k_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.ip_user_files/sim_scripts -ip_user_files_dir /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.ip_user_files -ipstatic_source_dir /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.cache/compile_simlib/modelsim} {questa=/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.cache/compile_simlib/questa} {ies=/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.cache/compile_simlib/ies} {xcelium=/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.cache/compile_simlib/xcelium} {vcs=/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.cache/compile_simlib/vcs} {riviera=/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
WARNING: [HDL 9-2994] overwriting previous definition of module design_1 [/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/sim/design_1.v:13]
WARNING: [HDL 9-2994] overwriting previous definition of module design_1 [/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/synth/design_1.v:13]
export_ip_user_files -of_objects  [get_files /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd
open_bd_design {/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd}
ERROR: [BD 41-1333] Can not open BD file /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd, as it is not part of this project. Please use 'add_files' to add this BD-file to current project, before opening.
ERROR: [Common 17-39] 'open_bd_design' failed due to earlier errors.
close_project
open_project /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/tingyuan/Temporary/vivado-outputs'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/tingyuan/Temporary/ip_repo'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tingyuan/Temporary'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/tingyuan/Temporary' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/tingyuan/Temporary/vivado-outputs/test64kmau'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
create_bd_design "design_1"
Wrote  : </home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd> 
update_compile_order -fileset sources_1
close_project
open_project /home/tingyuan/Documents/SoSo/test64mau64/test64mau64.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tingyuan/Temporary'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_100M
Adding cell -- xilinx.com:hls:acc64_64_mau:1.0 - acc64_64_mau_0
Adding cell -- xilinx.com:hls:FBTA64_theta:1.0 - FBTA64_theta_0
Successfully read diagram <design_1> from BD file </home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/design_1.bd>
close_project
open_project /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/tingyuan/Temporary/vivado-outputs'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/tingyuan/Temporary/ip_repo'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tingyuan/Temporary'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/tingyuan/Temporary' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/tingyuan/Temporary/vivado-outputs/test64kmau'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd}
Successfully read diagram <design_1> from BD file </home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd>
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:acc_64k_mau64k:1.0 acc_64k_mau64k_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:Ext_KWTA64k:1.0 Ext_KWTA64k_0
endgroup
startgroup
make_bd_pins_external  [get_bd_pins Ext_KWTA64k_0/ap_start]
WARNING: [BD 41-1306] The connection to interface pin /Ext_KWTA64k_0/ap_start is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
endgroup
startgroup
connect_bd_net [get_bd_ports ap_start_0] [get_bd_pins acc_64k_mau64k_0/ap_start]
WARNING: [BD 41-1306] The connection to interface pin /acc_64k_mau64k_0/ap_start is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
endgroup
connect_bd_net [get_bd_pins acc_64k_mau64k_0/alloc_1_size_ap_ack] [get_bd_pins Ext_KWTA64k_0/alloc_size_ap_ack]
connect_bd_net [get_bd_pins acc_64k_mau64k_0/alloc_1_addr_ap_vld] [get_bd_pins Ext_KWTA64k_0/alloc_free_target_ap_ack]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins acc_64k_mau64k_0/alloc_1_addr_ap_vld] [get_bd_pins Ext_KWTA64k_0/alloc_free_target_ap_ack]'
connect_bd_net [get_bd_pins Ext_KWTA64k_0/alloc_addr_ap_vld] [get_bd_pins acc_64k_mau64k_0/alloc_1_addr_ap_vld]
connect_bd_net [get_bd_pins acc_64k_mau64k_0/alloc_1_free_target_ap_ack] [get_bd_pins Ext_KWTA64k_0/alloc_free_target_ap_ack]
connect_bd_net [get_bd_pins Ext_KWTA64k_0/alloc_cmd_ap_ack] [get_bd_pins acc_64k_mau64k_0/alloc_1_cmd_ap_ack]
connect_bd_net [get_bd_pins acc_64k_mau64k_0/alloc_1_addr] [get_bd_pins Ext_KWTA64k_0/alloc_addr]
connect_bd_net [get_bd_pins acc_64k_mau64k_0/alloc_1_size_ap_vld] [get_bd_pins Ext_KWTA64k_0/alloc_size_ap_vld]
connect_bd_net [get_bd_pins Ext_KWTA64k_0/alloc_free_target_ap_vld] [get_bd_pins acc_64k_mau64k_0/alloc_1_free_target_ap_vld]
connect_bd_net [get_bd_pins acc_64k_mau64k_0/alloc_1_addr_ap_ack] [get_bd_pins Ext_KWTA64k_0/alloc_addr_ap_ack]
connect_bd_net [get_bd_pins acc_64k_mau64k_0/alloc_1_cmd_ap_vld] [get_bd_pins Ext_KWTA64k_0/alloc_cmd_ap_vld]
startgroup
make_bd_pins_external  [get_bd_pins acc_64k_mau64k_0/ap_return]
endgroup
connect_bd_net [get_bd_pins acc_64k_mau64k_0/alloc_1_size] [get_bd_pins Ext_KWTA64k_0/alloc_size]
connect_bd_net [get_bd_pins Ext_KWTA64k_0/alloc_free_target] [get_bd_pins acc_64k_mau64k_0/alloc_1_free_target]
connect_bd_net [get_bd_pins acc_64k_mau64k_0/alloc_1_cmd] [get_bd_pins Ext_KWTA64k_0/alloc_cmd]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:Ext_HTA:1.0 Ext_HTA_0
endgroup
set_property location {1 151 -125} [get_bd_cells Ext_HTA_0]
connect_bd_net [get_bd_pins Ext_HTA_0/alloc_layer_V_ap_ack] [get_bd_pins Ext_KWTA64k_0/com_port_layer_V_ap_ack]
connect_bd_net [get_bd_pins Ext_KWTA64k_0/com_port_target_V_ap_ack] [get_bd_pins Ext_HTA_0/alloc_target_V_ap_ack]
connect_bd_net [get_bd_pins Ext_HTA_0/alloc_allocated_addr_V_ap_vld] [get_bd_pins Ext_KWTA64k_0/com_port_allocated_addr_V_ap_vld]
connect_bd_net [get_bd_pins Ext_HTA_0/alloc_cmd_ap_ack] [get_bd_pins Ext_KWTA64k_0/com_port_cmd_ap_ack]
connect_bd_net [get_bd_pins Ext_HTA_0/alloc_allocated_addr_V] [get_bd_pins Ext_KWTA64k_0/com_port_allocated_addr_V]
connect_bd_net [get_bd_pins Ext_HTA_0/alloc_layer_V_ap_vld] [get_bd_pins Ext_KWTA64k_0/com_port_layer_V_ap_vld]
connect_bd_net [get_bd_pins Ext_KWTA64k_0/com_port_target_V_ap_vld] [get_bd_pins Ext_HTA_0/alloc_target_V_ap_vld]
connect_bd_net [get_bd_pins Ext_HTA_0/alloc_allocated_addr_V_ap_ack] [get_bd_pins Ext_KWTA64k_0/com_port_allocated_addr_V_ap_ack]
connect_bd_net [get_bd_pins Ext_KWTA64k_0/com_port_cmd_ap_vld] [get_bd_pins Ext_HTA_0/alloc_cmd_ap_vld]
connect_bd_net [get_bd_pins Ext_HTA_0/alloc_layer_V] [get_bd_pins Ext_KWTA64k_0/com_port_layer_V]
connect_bd_net [get_bd_pins Ext_KWTA64k_0/com_port_target_V] [get_bd_pins Ext_HTA_0/alloc_target_V]
connect_bd_net [get_bd_pins Ext_HTA_0/alloc_cmd] [get_bd_pins Ext_KWTA64k_0/com_port_cmd]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "New Clocking Wizard (100 MHz)" }  [get_bd_pins acc_64k_mau64k_0/ap_clk]
create_bd_cell: Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 6563.797 ; gain = 5.422 ; free physical = 14758 ; free virtual = 31067
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
apply_bd_automation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 6564.793 ; gain = 6.418 ; free physical = 14739 ; free virtual = 31048
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz/clk_in1] [get_bd_pins clk_wiz/reset]
endgroup
connect_bd_net [get_bd_pins Ext_KWTA64k_0/ap_clk] [get_bd_pins clk_wiz/clk_out1]
connect_bd_net [get_bd_pins Ext_KWTA64k_0/ap_rst] [get_bd_pins rst_clk_wiz_100M/peripheral_reset]
connect_bd_net [get_bd_pins Ext_HTA_0/ap_clk] [get_bd_pins clk_wiz/clk_out1]
connect_bd_net [get_bd_pins Ext_HTA_0/ap_rst] [get_bd_pins rst_clk_wiz_100M/peripheral_reset]
startgroup
make_bd_pins_external  [get_bd_pins rst_clk_wiz_100M/ext_reset_in]
endgroup
startgroup
create_bd_cell -type ip -vlnv user.org:user:address_display:1.0 address_display_0
endgroup
set_property location {3 1570 -210} [get_bd_cells address_display_0]
connect_bd_net [get_bd_pins address_display_0/addr_vld] [get_bd_pins Ext_KWTA64k_0/alloc_addr]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins address_display_0/addr_vld] [get_bd_pins Ext_KWTA64k_0/alloc_addr]'
connect_bd_net [get_bd_pins address_display_0/address] [get_bd_pins Ext_KWTA64k_0/alloc_addr]
connect_bd_net [get_bd_pins address_display_0/addr_vld] [get_bd_pins Ext_KWTA64k_0/alloc_addr_ap_vld]
generate_target all [get_files  /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Ext_HTA_0/ap_start

Wrote  : </home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block acc_64k_mau64k_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ext_KWTA64k_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ext_HTA_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block address_display_0 .
Exporting to file /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_acc_64k_mau64k_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_Ext_KWTA64k_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_Ext_HTA_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_Ext_HTA_0_0, cache-ID = aba385993012ab99; cache size = 43.408 MB.
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_clk_wiz_0, cache-ID = 83003c8262dd2246; cache size = 122.974 MB.
catch { config_ip_cache -export [get_ips -all design_1_rst_clk_wiz_100M_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_rst_clk_wiz_100M_0, cache-ID = dbbd5b5454039040; cache size = 122.974 MB.
catch { config_ip_cache -export [get_ips -all design_1_address_display_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_address_display_0_0, cache-ID = 9f58111ae5f0d396; cache size = 43.408 MB.
export_ip_user_files -of_objects [get_files /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_acc_64k_mau64k_0_0_synth_1 design_1_Ext_KWTA64k_0_0_synth_1}
[Mon Jul 30 22:19:49 2018] Launched design_1_acc_64k_mau64k_0_0_synth_1, design_1_Ext_KWTA64k_0_0_synth_1...
Run output will be captured here:
design_1_acc_64k_mau64k_0_0_synth_1: /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.runs/design_1_acc_64k_mau64k_0_0_synth_1/runme.log
design_1_Ext_KWTA64k_0_0_synth_1: /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.runs/design_1_Ext_KWTA64k_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.ip_user_files/sim_scripts -ip_user_files_dir /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.ip_user_files -ipstatic_source_dir /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.cache/compile_simlib/modelsim} {questa=/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.cache/compile_simlib/questa} {ies=/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.cache/compile_simlib/ies} {xcelium=/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.cache/compile_simlib/xcelium} {vcs=/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.cache/compile_simlib/vcs} {riviera=/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
connect_bd_net [get_bd_ports ap_start_0] [get_bd_pins Ext_HTA_0/ap_start]
WARNING: [BD 41-1306] The connection to interface pin /Ext_HTA_0/ap_start is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
save_bd_design
Wrote  : </home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target all [get_files  /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : </home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block acc_64k_mau64k_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ext_KWTA64k_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ext_HTA_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block address_display_0 .
Exporting to file /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_acc_64k_mau64k_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_Ext_KWTA64k_0_0] }
export_ip_user_files -of_objects [get_files /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_acc_64k_mau64k_0_0_synth_1 design_1_Ext_KWTA64k_0_0_synth_1}
[Mon Jul 30 22:20:14 2018] Launched design_1_acc_64k_mau64k_0_0_synth_1, design_1_Ext_KWTA64k_0_0_synth_1...
Run output will be captured here:
design_1_acc_64k_mau64k_0_0_synth_1: /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.runs/design_1_acc_64k_mau64k_0_0_synth_1/runme.log
design_1_Ext_KWTA64k_0_0_synth_1: /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.runs/design_1_Ext_KWTA64k_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.ip_user_files/sim_scripts -ip_user_files_dir /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.ip_user_files -ipstatic_source_dir /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.cache/compile_simlib/modelsim} {questa=/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.cache/compile_simlib/questa} {ies=/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.cache/compile_simlib/ies} {xcelium=/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.cache/compile_simlib/xcelium} {vcs=/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.cache/compile_simlib/vcs} {riviera=/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd] -top
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.sim/sim_1/behav/xsim/Ext_HTA_addr_treefYi_ram.dat'
INFO: [SIM-utils-43] Exported '/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.sim/sim_1/behav/xsim/Ext_HTA_buddy_trebkb_ram.dat'
INFO: [SIM-utils-43] Exported '/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.sim/sim_1/behav/xsim/Ext_HTA_group_trecud_ram.dat'
INFO: [SIM-utils-43] Exported '/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.sim/sim_1/behav/xsim/Ext_HTA_group_tredEe_rom.dat'
INFO: [SIM-utils-43] Exported '/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.sim/sim_1/behav/xsim/Ext_HTA_mark_mask_V_rom.dat'
INFO: [SIM-utils-43] Exported '/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.sim/sim_1/behav/xsim/Ext_HTA_shift_coneOg_rom.dat'
INFO: [SIM-utils-43] Exported '/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.sim/sim_1/behav/xsim/Ext_KWTA64k_extralbW_rom.dat'
INFO: [SIM-utils-43] Exported '/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.sim/sim_1/behav/xsim/Ext_KWTA64k_grouphbi_ram.dat'
INFO: [SIM-utils-43] Exported '/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.sim/sim_1/behav/xsim/Ext_KWTA64k_groupibs_rom.dat'
INFO: [SIM-utils-43] Exported '/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.sim/sim_1/behav/xsim/Ext_KWTA64k_heap_cud_ram.dat'
INFO: [SIM-utils-43] Exported '/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.sim/sim_1/behav/xsim/Ext_KWTA64k_maintbkb_rom.dat'
INFO: [SIM-utils-43] Exported '/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.sim/sim_1/behav/xsim/Ext_KWTA64k_mark_kbM_rom.dat'
INFO: [SIM-utils-43] Exported '/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.sim/sim_1/behav/xsim/Ext_KWTA64k_shiftjbC_rom.dat'
INFO: [SIM-utils-43] Exported '/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.sim/sim_1/behav/xsim/acc_64k_mau64k_rebkb_rom.dat'
INFO: [SIM-utils-43] Exported '/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.sim/sim_1/behav/xsim/acc_64k_mau64k_recud_rom.dat'
INFO: [SIM-utils-43] Exported '/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.sim/sim_1/behav/xsim/acc_64k_mau64k_redEe_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj design_1_wrapper_vlog.prj
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:03:02 . Memory (MB): peak = 6892.441 ; gain = 0.000 ; free physical = 14704 ; free virtual = 31063
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:03:03 . Memory (MB): peak = 6892.441 ; gain = 0.000 ; free physical = 14688 ; free virtual = 31047
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.sim/sim_1/behav/xsim/Ext_HTA_addr_treefYi_ram.dat'
INFO: [SIM-utils-43] Exported '/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.sim/sim_1/behav/xsim/Ext_HTA_buddy_trebkb_ram.dat'
INFO: [SIM-utils-43] Exported '/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.sim/sim_1/behav/xsim/Ext_HTA_group_trecud_ram.dat'
INFO: [SIM-utils-43] Exported '/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.sim/sim_1/behav/xsim/Ext_HTA_group_tredEe_rom.dat'
INFO: [SIM-utils-43] Exported '/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.sim/sim_1/behav/xsim/Ext_HTA_mark_mask_V_rom.dat'
INFO: [SIM-utils-43] Exported '/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.sim/sim_1/behav/xsim/Ext_HTA_shift_coneOg_rom.dat'
INFO: [SIM-utils-43] Exported '/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.sim/sim_1/behav/xsim/Ext_KWTA64k_extralbW_rom.dat'
INFO: [SIM-utils-43] Exported '/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.sim/sim_1/behav/xsim/Ext_KWTA64k_grouphbi_ram.dat'
INFO: [SIM-utils-43] Exported '/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.sim/sim_1/behav/xsim/Ext_KWTA64k_groupibs_rom.dat'
INFO: [SIM-utils-43] Exported '/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.sim/sim_1/behav/xsim/Ext_KWTA64k_heap_cud_ram.dat'
INFO: [SIM-utils-43] Exported '/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.sim/sim_1/behav/xsim/Ext_KWTA64k_maintbkb_rom.dat'
INFO: [SIM-utils-43] Exported '/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.sim/sim_1/behav/xsim/Ext_KWTA64k_mark_kbM_rom.dat'
INFO: [SIM-utils-43] Exported '/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.sim/sim_1/behav/xsim/Ext_KWTA64k_shiftjbC_rom.dat'
INFO: [SIM-utils-43] Exported '/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.sim/sim_1/behav/xsim/acc_64k_mau64k_rebkb_rom.dat'
INFO: [SIM-utils-43] Exported '/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.sim/sim_1/behav/xsim/acc_64k_mau64k_recud_rom.dat'
INFO: [SIM-utils-43] Exported '/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.sim/sim_1/behav/xsim/acc_64k_mau64k_redEe_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj design_1_wrapper_vlog.prj
