{
  "module_name": "tidss_dispc_regs.h",
  "hash_id": "1ce92822b46d9b67dcc2c84f660ce4a4742f86f2c462aac7c5a716a2ef4f59d2",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/tidss/tidss_dispc_regs.h",
  "human_readable_source": " \n \n\n#ifndef __TIDSS_DISPC_REGS_H\n#define __TIDSS_DISPC_REGS_H\n\nenum dispc_common_regs {\n\tNOT_APPLICABLE_OFF = 0,\n\tDSS_REVISION_OFF,\n\tDSS_SYSCONFIG_OFF,\n\tDSS_SYSSTATUS_OFF,\n\tDISPC_IRQ_EOI_OFF,\n\tDISPC_IRQSTATUS_RAW_OFF,\n\tDISPC_IRQSTATUS_OFF,\n\tDISPC_IRQENABLE_SET_OFF,\n\tDISPC_IRQENABLE_CLR_OFF,\n\tDISPC_VID_IRQENABLE_OFF,\n\tDISPC_VID_IRQSTATUS_OFF,\n\tDISPC_VP_IRQENABLE_OFF,\n\tDISPC_VP_IRQSTATUS_OFF,\n\tWB_IRQENABLE_OFF,\n\tWB_IRQSTATUS_OFF,\n\tDISPC_GLOBAL_MFLAG_ATTRIBUTE_OFF,\n\tDISPC_GLOBAL_OUTPUT_ENABLE_OFF,\n\tDISPC_GLOBAL_BUFFER_OFF,\n\tDSS_CBA_CFG_OFF,\n\tDISPC_DBG_CONTROL_OFF,\n\tDISPC_DBG_STATUS_OFF,\n\tDISPC_CLKGATING_DISABLE_OFF,\n\tDISPC_SECURE_DISABLE_OFF,\n\tFBDC_REVISION_1_OFF,\n\tFBDC_REVISION_2_OFF,\n\tFBDC_REVISION_3_OFF,\n\tFBDC_REVISION_4_OFF,\n\tFBDC_REVISION_5_OFF,\n\tFBDC_REVISION_6_OFF,\n\tFBDC_COMMON_CONTROL_OFF,\n\tFBDC_CONSTANT_COLOR_0_OFF,\n\tFBDC_CONSTANT_COLOR_1_OFF,\n\tDISPC_CONNECTIONS_OFF,\n\tDISPC_MSS_VP1_OFF,\n\tDISPC_MSS_VP3_OFF,\n\tDISPC_COMMON_REG_TABLE_LEN,\n};\n\n \n\n#define REG(r) (dispc_common_regmap[r ## _OFF])\n\n#define DSS_REVISION\t\t\tREG(DSS_REVISION)\n#define DSS_SYSCONFIG\t\t\tREG(DSS_SYSCONFIG)\n#define DSS_SYSSTATUS\t\t\tREG(DSS_SYSSTATUS)\n#define DISPC_IRQ_EOI\t\t\tREG(DISPC_IRQ_EOI)\n#define DISPC_IRQSTATUS_RAW\t\tREG(DISPC_IRQSTATUS_RAW)\n#define DISPC_IRQSTATUS\t\t\tREG(DISPC_IRQSTATUS)\n#define DISPC_IRQENABLE_SET\t\tREG(DISPC_IRQENABLE_SET)\n#define DISPC_IRQENABLE_CLR\t\tREG(DISPC_IRQENABLE_CLR)\n#define DISPC_VID_IRQENABLE(n)\t\t(REG(DISPC_VID_IRQENABLE) + (n) * 4)\n#define DISPC_VID_IRQSTATUS(n)\t\t(REG(DISPC_VID_IRQSTATUS) + (n) * 4)\n#define DISPC_VP_IRQENABLE(n)\t\t(REG(DISPC_VP_IRQENABLE) + (n) * 4)\n#define DISPC_VP_IRQSTATUS(n)\t\t(REG(DISPC_VP_IRQSTATUS) + (n) * 4)\n#define WB_IRQENABLE\t\t\tREG(WB_IRQENABLE)\n#define WB_IRQSTATUS\t\t\tREG(WB_IRQSTATUS)\n\n#define DISPC_GLOBAL_MFLAG_ATTRIBUTE\tREG(DISPC_GLOBAL_MFLAG_ATTRIBUTE)\n#define DISPC_GLOBAL_OUTPUT_ENABLE\tREG(DISPC_GLOBAL_OUTPUT_ENABLE)\n#define DISPC_GLOBAL_BUFFER\t\tREG(DISPC_GLOBAL_BUFFER)\n#define DSS_CBA_CFG\t\t\tREG(DSS_CBA_CFG)\n#define DISPC_DBG_CONTROL\t\tREG(DISPC_DBG_CONTROL)\n#define DISPC_DBG_STATUS\t\tREG(DISPC_DBG_STATUS)\n#define DISPC_CLKGATING_DISABLE\t\tREG(DISPC_CLKGATING_DISABLE)\n#define DISPC_SECURE_DISABLE\t\tREG(DISPC_SECURE_DISABLE)\n\n#define FBDC_REVISION_1\t\t\tREG(FBDC_REVISION_1)\n#define FBDC_REVISION_2\t\t\tREG(FBDC_REVISION_2)\n#define FBDC_REVISION_3\t\t\tREG(FBDC_REVISION_3)\n#define FBDC_REVISION_4\t\t\tREG(FBDC_REVISION_4)\n#define FBDC_REVISION_5\t\t\tREG(FBDC_REVISION_5)\n#define FBDC_REVISION_6\t\t\tREG(FBDC_REVISION_6)\n#define FBDC_COMMON_CONTROL\t\tREG(FBDC_COMMON_CONTROL)\n#define FBDC_CONSTANT_COLOR_0\t\tREG(FBDC_CONSTANT_COLOR_0)\n#define FBDC_CONSTANT_COLOR_1\t\tREG(FBDC_CONSTANT_COLOR_1)\n#define DISPC_CONNECTIONS\t\tREG(DISPC_CONNECTIONS)\n#define DISPC_MSS_VP1\t\t\tREG(DISPC_MSS_VP1)\n#define DISPC_MSS_VP3\t\t\tREG(DISPC_MSS_VP3)\n\n \n\n#define DISPC_VID_ACCUH_0\t\t0x0\n#define DISPC_VID_ACCUH_1\t\t0x4\n#define DISPC_VID_ACCUH2_0\t\t0x8\n#define DISPC_VID_ACCUH2_1\t\t0xc\n#define DISPC_VID_ACCUV_0\t\t0x10\n#define DISPC_VID_ACCUV_1\t\t0x14\n#define DISPC_VID_ACCUV2_0\t\t0x18\n#define DISPC_VID_ACCUV2_1\t\t0x1c\n#define DISPC_VID_ATTRIBUTES\t\t0x20\n#define DISPC_VID_ATTRIBUTES2\t\t0x24\n#define DISPC_VID_BA_0\t\t\t0x28\n#define DISPC_VID_BA_1\t\t\t0x2c\n#define DISPC_VID_BA_UV_0\t\t0x30\n#define DISPC_VID_BA_UV_1\t\t0x34\n#define DISPC_VID_BUF_SIZE_STATUS\t0x38\n#define DISPC_VID_BUF_THRESHOLD\t\t0x3c\n#define DISPC_VID_CSC_COEF(n)\t\t(0x40 + (n) * 4)\n\n#define DISPC_VID_FIRH\t\t\t0x5c\n#define DISPC_VID_FIRH2\t\t\t0x60\n#define DISPC_VID_FIRV\t\t\t0x64\n#define DISPC_VID_FIRV2\t\t\t0x68\n\n#define DISPC_VID_FIR_COEFS_H0\t\t0x6c\n#define DISPC_VID_FIR_COEF_H0(phase)\t(0x6c + (phase) * 4)\n#define DISPC_VID_FIR_COEFS_H0_C\t0x90\n#define DISPC_VID_FIR_COEF_H0_C(phase)\t(0x90 + (phase) * 4)\n\n#define DISPC_VID_FIR_COEFS_H12\t\t0xb4\n#define DISPC_VID_FIR_COEF_H12(phase)\t(0xb4 + (phase) * 4)\n#define DISPC_VID_FIR_COEFS_H12_C\t0xf4\n#define DISPC_VID_FIR_COEF_H12_C(phase)\t(0xf4 + (phase) * 4)\n\n#define DISPC_VID_FIR_COEFS_V0\t\t0x134\n#define DISPC_VID_FIR_COEF_V0(phase)\t(0x134 + (phase) * 4)\n#define DISPC_VID_FIR_COEFS_V0_C\t0x158\n#define DISPC_VID_FIR_COEF_V0_C(phase)\t(0x158 + (phase) * 4)\n\n#define DISPC_VID_FIR_COEFS_V12\t\t0x17c\n#define DISPC_VID_FIR_COEF_V12(phase)\t(0x17c + (phase) * 4)\n#define DISPC_VID_FIR_COEFS_V12_C\t0x1bc\n#define DISPC_VID_FIR_COEF_V12_C(phase)\t(0x1bc + (phase) * 4)\n\n#define DISPC_VID_GLOBAL_ALPHA\t\t0x1fc\n#define DISPC_VID_K2G_IRQENABLE\t\t0x200  \n#define DISPC_VID_K2G_IRQSTATUS\t\t0x204  \n#define DISPC_VID_MFLAG_THRESHOLD\t0x208\n#define DISPC_VID_PICTURE_SIZE\t\t0x20c\n#define DISPC_VID_PIXEL_INC\t\t0x210\n#define DISPC_VID_K2G_POSITION\t\t0x214  \n#define DISPC_VID_PRELOAD\t\t0x218\n#define DISPC_VID_ROW_INC\t\t0x21c\n#define DISPC_VID_SIZE\t\t\t0x220\n#define DISPC_VID_BA_EXT_0\t\t0x22c\n#define DISPC_VID_BA_EXT_1\t\t0x230\n#define DISPC_VID_BA_UV_EXT_0\t\t0x234\n#define DISPC_VID_BA_UV_EXT_1\t\t0x238\n#define DISPC_VID_CSC_COEF7\t\t0x23c\n#define DISPC_VID_ROW_INC_UV\t\t0x248\n#define DISPC_VID_CLUT\t\t\t0x260\n#define DISPC_VID_SAFETY_ATTRIBUTES\t0x2a0\n#define DISPC_VID_SAFETY_CAPT_SIGNATURE\t0x2a4\n#define DISPC_VID_SAFETY_POSITION\t0x2a8\n#define DISPC_VID_SAFETY_REF_SIGNATURE\t0x2ac\n#define DISPC_VID_SAFETY_SIZE\t\t0x2b0\n#define DISPC_VID_SAFETY_LFSR_SEED\t0x2b4\n#define DISPC_VID_LUMAKEY\t\t0x2b8\n#define DISPC_VID_DMA_BUFSIZE\t\t0x2bc  \n\n \n\n#define DISPC_OVR_CONFIG\t\t0x0\n#define DISPC_OVR_VIRTVP\t\t0x4  \n#define DISPC_OVR_DEFAULT_COLOR\t\t0x8\n#define DISPC_OVR_DEFAULT_COLOR2\t0xc\n#define DISPC_OVR_TRANS_COLOR_MAX\t0x10\n#define DISPC_OVR_TRANS_COLOR_MAX2\t0x14\n#define DISPC_OVR_TRANS_COLOR_MIN\t0x18\n#define DISPC_OVR_TRANS_COLOR_MIN2\t0x1c\n#define DISPC_OVR_ATTRIBUTES(n)\t\t(0x20 + (n) * 4)\n#define DISPC_OVR_ATTRIBUTES2(n)\t(0x34 + (n) * 4)  \n \n\n#define DISPC_VP_CONFIG\t\t\t\t0x0\n#define DISPC_VP_CONTROL\t\t\t0x4\n#define DISPC_VP_CSC_COEF0\t\t\t0x8\n#define DISPC_VP_CSC_COEF1\t\t\t0xc\n#define DISPC_VP_CSC_COEF2\t\t\t0x10\n#define DISPC_VP_DATA_CYCLE_0\t\t\t0x14\n#define DISPC_VP_DATA_CYCLE_1\t\t\t0x18\n#define DISPC_VP_K2G_GAMMA_TABLE\t\t0x20  \n#define DISPC_VP_K2G_IRQENABLE\t\t\t0x3c  \n#define DISPC_VP_K2G_IRQSTATUS\t\t\t0x40  \n#define DISPC_VP_DATA_CYCLE_2\t\t\t0x1c\n#define DISPC_VP_LINE_NUMBER\t\t\t0x44\n#define DISPC_VP_POL_FREQ\t\t\t0x4c\n#define DISPC_VP_SIZE_SCREEN\t\t\t0x50\n#define DISPC_VP_TIMING_H\t\t\t0x54\n#define DISPC_VP_TIMING_V\t\t\t0x58\n#define DISPC_VP_CSC_COEF3\t\t\t0x5c\n#define DISPC_VP_CSC_COEF4\t\t\t0x60\n#define DISPC_VP_CSC_COEF5\t\t\t0x64\n#define DISPC_VP_CSC_COEF6\t\t\t0x68\n#define DISPC_VP_CSC_COEF7\t\t\t0x6c\n#define DISPC_VP_SAFETY_ATTRIBUTES_0\t\t0x70\n#define DISPC_VP_SAFETY_ATTRIBUTES_1\t\t0x74\n#define DISPC_VP_SAFETY_ATTRIBUTES_2\t\t0x78\n#define DISPC_VP_SAFETY_ATTRIBUTES_3\t\t0x7c\n#define DISPC_VP_SAFETY_CAPT_SIGNATURE_0\t0x90\n#define DISPC_VP_SAFETY_CAPT_SIGNATURE_1\t0x94\n#define DISPC_VP_SAFETY_CAPT_SIGNATURE_2\t0x98\n#define DISPC_VP_SAFETY_CAPT_SIGNATURE_3\t0x9c\n#define DISPC_VP_SAFETY_POSITION_0\t\t0xb0\n#define DISPC_VP_SAFETY_POSITION_1\t\t0xb4\n#define DISPC_VP_SAFETY_POSITION_2\t\t0xb8\n#define DISPC_VP_SAFETY_POSITION_3\t\t0xbc\n#define DISPC_VP_SAFETY_REF_SIGNATURE_0\t\t0xd0\n#define DISPC_VP_SAFETY_REF_SIGNATURE_1\t\t0xd4\n#define DISPC_VP_SAFETY_REF_SIGNATURE_2\t\t0xd8\n#define DISPC_VP_SAFETY_REF_SIGNATURE_3\t\t0xdc\n#define DISPC_VP_SAFETY_SIZE_0\t\t\t0xf0\n#define DISPC_VP_SAFETY_SIZE_1\t\t\t0xf4\n#define DISPC_VP_SAFETY_SIZE_2\t\t\t0xf8\n#define DISPC_VP_SAFETY_SIZE_3\t\t\t0xfc\n#define DISPC_VP_SAFETY_LFSR_SEED\t\t0x110\n#define DISPC_VP_GAMMA_TABLE\t\t\t0x120\n#define DISPC_VP_DSS_OLDI_CFG\t\t\t0x160\n#define DISPC_VP_DSS_OLDI_STATUS\t\t0x164\n#define DISPC_VP_DSS_OLDI_LB\t\t\t0x168\n#define DISPC_VP_DSS_MERGE_SPLIT\t\t0x16c  \n#define DISPC_VP_DSS_DMA_THREADSIZE\t\t0x170  \n#define DISPC_VP_DSS_DMA_THREADSIZE_STATUS\t0x174  \n\n \n#define OLDI_DAT0_IO_CTRL\t\t\t0x00\n#define OLDI_DAT1_IO_CTRL\t\t\t0x04\n#define OLDI_DAT2_IO_CTRL\t\t\t0x08\n#define OLDI_DAT3_IO_CTRL\t\t\t0x0C\n#define OLDI_CLK_IO_CTRL\t\t\t0x10\n\n#define OLDI_PWRDN_TX\t\t\t\tBIT(8)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}