placed { cell: "bagd[0]~FF" site: eft }
placed { cell: "dev_sel[0]~FF" site: eft }
placed { cell: "target_ready_2~FF" site: eft }
placed { cell: "Arbiter_inst/address_valid_d[0]~FF" site: eft }
placed { cell: "data_strobe~FF" site: eft }
placed { cell: "Arbiter_inst/timeout_cnt[0]~FF" site: eft }
placed { cell: "Arbiter_inst/barq_trig[0]_2~FF" site: eft }
placed { cell: "Arbiter_inst/timeout~FF" site: eft }
placed { cell: "Arbiter_inst/address_valid_d[1]~FF" site: eft }
placed { cell: "Arbiter_inst/address_valid_d[2]~FF" site: eft }
placed { cell: "Arbiter_inst/timeout_cnt[1]~FF" site: eft }
placed { cell: "Arbiter_inst/timeout_cnt[2]~FF" site: eft }
placed { cell: "Arbiter_inst/timeout_cnt[3]~FF" site: eft }
placed { cell: "Arbiter_inst/timeout_cnt[4]~FF" site: eft }
placed { cell: "Arbiter_inst/timeout_cnt[5]~FF" site: eft }
placed { cell: "Arbiter_inst/timeout_cnt[6]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/rxf_edge~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/rd_strobe~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/rd_timing_cnt[0]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[0]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/h_key_cnt[0]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/t_key_cnt[0]~FF" site: eft }
placed { cell: "USB_Header_recognized~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/trailer_locked~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/sample_enable_2~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/byte_number_cnt[0]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/length_of_packet_l[0]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/rd_timing_cnt[7]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/length_of_packet_h[0]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/service_type_l[0]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/rd_timing_cnt[6]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/service_type_h[0]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/load_data_l[0]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/rd_timing_cnt[5]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/load_data_h[0]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/ram_filling_is_in_progress~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/rd_timing_cnt[4]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/fast_module_buffer[0]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/rd_timing_cnt[3]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/wr_timing_counter[0]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/rd_timing_cnt[2]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/wr_cycle_is_active_2~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/rd_timing_cnt[1]~FF" site: eft }
placed { cell: "FT_WR_Strobe~FF" site: eft }
placed { cell: "FT_DATA_OE~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/packet_prog_delay[0]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/sample_enable_cnt[0]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/ft_txen~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" site: eft }
placed { cell: "FT_DATA_OUT[0]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/output_buffer[0]_2~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[0]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt_en~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/condition_access_request~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/rxf_delay[0]~FF" site: eft }
placed { cell: "USB_AccessRequest~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[1]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[2]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[3]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[4]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[5]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[6]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[7]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/h_key_cnt[1]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/h_key_cnt[2]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/h_key_cnt[3]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/t_key_cnt[1]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/t_key_cnt[2]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/t_key_cnt[3]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/byte_number_cnt[1]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/byte_number_cnt[2]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/byte_number_cnt[3]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/byte_number_cnt[4]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/byte_number_cnt[5]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/byte_number_cnt[6]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/byte_number_cnt[7]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/byte_number_cnt[8]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/byte_number_cnt[9]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/byte_number_cnt[10]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/byte_number_cnt[11]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/byte_number_cnt[12]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/byte_number_cnt[13]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/byte_number_cnt[14]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/byte_number_cnt[15]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/length_of_packet_l[1]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/length_of_packet_l[5]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/length_of_packet_l[7]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/length_of_packet_h[1]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/length_of_packet_h[2]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/length_of_packet_h[3]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/length_of_packet_h[4]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/length_of_packet_h[5]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/length_of_packet_h[6]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/length_of_packet_h[7]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/service_type_l[1]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/service_type_l[2]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/service_type_l[3]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/service_type_l[4]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/service_type_l[5]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/service_type_l[6]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/service_type_l[7]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/service_type_h[1]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/service_type_h[2]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/service_type_h[3]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/service_type_h[4]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/service_type_h[5]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/service_type_h[6]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/service_type_h[7]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/load_data_l[1]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/load_data_l[2]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/load_data_l[3]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/load_data_l[4]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/load_data_l[5]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/load_data_l[6]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/load_data_l[7]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/load_data_h[1]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/load_data_h[2]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/load_data_h[3]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/load_data_h[4]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/load_data_h[5]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/load_data_h[6]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/load_data_h[7]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/fast_module_buffer[1]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/fast_module_buffer[2]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/fast_module_buffer[3]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/fast_module_buffer[4]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/fast_module_buffer[5]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/fast_module_buffer[6]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/fast_module_buffer[7]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/fast_module_buffer[8]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/fast_module_buffer[9]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/fast_module_buffer[10]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/fast_module_buffer[11]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/fast_module_buffer[12]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/fast_module_buffer[13]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/fast_module_buffer[14]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/fast_module_buffer[15]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/wr_timing_counter[1]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/wr_timing_counter[2]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/wr_timing_counter[3]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/wr_timing_counter[4]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/wr_timing_counter[5]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/wr_timing_counter[6]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/wr_timing_counter[7]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/packet_prog_delay[1]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/packet_prog_delay[2]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/sample_enable_cnt[1]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/sample_enable_cnt[2]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/sample_enable_cnt[3]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/sample_enable_cnt[4]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[1]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[2]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[3]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[4]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[5]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[6]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[7]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[8]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[9]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[10]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[11]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[12]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[13]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[14]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[15]~FF" site: eft }
placed { cell: "FT_DATA_OUT[1]~FF" site: eft }
placed { cell: "FT_DATA_OUT[2]~FF" site: eft }
placed { cell: "FT_DATA_OUT[3]~FF" site: eft }
placed { cell: "FT_DATA_OUT[4]~FF" site: eft }
placed { cell: "FT_DATA_OUT[5]~FF" site: eft }
placed { cell: "FT_DATA_OUT[6]~FF" site: eft }
placed { cell: "FT_DATA_OUT[7]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/output_buffer[1]_2~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/output_buffer[2]_2~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/output_buffer[3]_2~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/output_buffer[4]_2~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/output_buffer[5]_2~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/output_buffer[6]_2~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/output_buffer[7]_2~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[2]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[3]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[4]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[5]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[6]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[7]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[8]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[9]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[10]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[11]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[12]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[13]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[14]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[15]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/rxf_delay[1]~FF" site: eft }
placed { cell: "dev_sel[1]~FF" site: eft }
placed { cell: "quartz_clk" site: io }
placed { cell: "FT_TX_Enable_n" site: io }
placed { cell: "FT_RX_Full_n" site: io }
placed { cell: "FT_WR_Strobe" site: io }
placed { cell: "FT_RD_Strobe_n" site: io }
placed { cell: "FT_DATA_IN[7]" site: io }
placed { cell: "FT_DATA_IN[6]" site: io }
placed { cell: "FT_DATA_IN[5]" site: io }
placed { cell: "FT_DATA_IN[4]" site: io }
placed { cell: "FT_DATA_IN[3]" site: io }
placed { cell: "FT_DATA_IN[2]" site: io }
placed { cell: "FT_DATA_IN[1]" site: io }
placed { cell: "FT_DATA_IN[0]" site: io }
placed { cell: "FT_DATA_OUT[7]" site: io }
placed { cell: "FT_DATA_OUT[6]" site: io }
placed { cell: "FT_DATA_OUT[5]" site: io }
placed { cell: "FT_DATA_OUT[4]" site: io }
placed { cell: "FT_DATA_OUT[3]" site: io }
placed { cell: "FT_DATA_OUT[2]" site: io }
placed { cell: "FT_DATA_OUT[1]" site: io }
placed { cell: "FT_DATA_OUT[0]" site: io }
placed { cell: "FT_DATA_OE" site: io }
placed { cell: "clk100" site: io }
placed { cell: "LedG" site: io }
placed { cell: "GPIO[8]" site: io }
placed { cell: "GPIO[7]" site: io }
placed { cell: "GPIO[6]" site: io }
placed { cell: "GPIO[5]" site: io }
placed { cell: "GPIO[4]" site: io }
placed { cell: "GPIO[3]" site: io }
placed { cell: "GPIO[2]" site: io }
placed { cell: "GPIO[1]" site: io }
placed { cell: "GND" site: efl }
placed { cell: "LUT__1184" site: efl }
placed { cell: "LUT__1185" site: eft }
placed { cell: "Dual_Port_RAM_inst/ram__D$2" site: memory }
placed { cell: "Dual_Port_RAM_inst/ram__D$1" site: memory }
placed { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" site: memory }
placed { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" site: memory }
placed { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" site: memory }
placed { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" site: memory }
placed { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" site: memory }
placed { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" site: memory }
placed { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" site: memory }
placed { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" site: memory }
placed { cell: "LUT__1186" site: efl }
placed { cell: "LUT__1188" site: efl }
placed { cell: "LUT__1190" site: eft }
placed { cell: "LUT__1193" site: eft }
placed { cell: "LUT__1194" site: efl }
placed { cell: "LUT__1196" site: efl }
placed { cell: "LUT__1198" site: eft }
placed { cell: "LUT__1199" site: efl }
placed { cell: "LUT__1200" site: eft }
placed { cell: "LUT__1201" site: efl }
placed { cell: "LUT__1202" site: eft }
placed { cell: "LUT__1203" site: eft }
placed { cell: "LUT__1204" site: efl }
placed { cell: "LUT__1205" site: efl }
placed { cell: "LUT__1206" site: efl }
placed { cell: "LUT__1207" site: eft }
placed { cell: "LUT__1208" site: eft }
placed { cell: "LUT__1209" site: eft }
placed { cell: "LUT__1210" site: eft }
placed { cell: "LUT__1211" site: efl }
placed { cell: "LUT__1212" site: efl }
placed { cell: "LUT__1216" site: efl }
placed { cell: "LUT__1217" site: eft }
placed { cell: "LUT__1218" site: eft }
placed { cell: "LUT__1219" site: eft }
placed { cell: "LUT__1220" site: efl }
placed { cell: "LUT__1221" site: eft }
placed { cell: "LUT__1222" site: efl }
placed { cell: "LUT__1223" site: efl }
placed { cell: "LUT__1224" site: efl }
placed { cell: "LUT__1225" site: efl }
placed { cell: "LUT__1226" site: eft }
placed { cell: "LUT__1227" site: eft }
placed { cell: "LUT__1228" site: efl }
placed { cell: "LUT__1229" site: efl }
placed { cell: "LUT__1230" site: efl }
placed { cell: "LUT__1231" site: efl }
placed { cell: "LUT__1232" site: eft }
placed { cell: "LUT__1233" site: efl }
placed { cell: "LUT__1234" site: efl }
placed { cell: "LUT__1235" site: efl }
placed { cell: "LUT__1236" site: efl }
placed { cell: "LUT__1237" site: eft }
placed { cell: "LUT__1238" site: eft }
placed { cell: "LUT__1239" site: eft }
placed { cell: "LUT__1240" site: efl }
placed { cell: "LUT__1241" site: efl }
placed { cell: "LUT__1242" site: eft }
placed { cell: "LUT__1243" site: efl }
placed { cell: "LUT__1244" site: efl }
placed { cell: "LUT__1245" site: eft }
placed { cell: "LUT__1246" site: eft }
placed { cell: "LUT__1247" site: efl }
placed { cell: "LUT__1248" site: efl }
placed { cell: "LUT__1249" site: eft }
placed { cell: "LUT__1250" site: efl }
placed { cell: "LUT__1251" site: eft }
placed { cell: "LUT__1252" site: efl }
placed { cell: "LUT__1253" site: efl }
placed { cell: "LUT__1254" site: eft }
placed { cell: "LUT__1255" site: efl }
placed { cell: "LUT__1256" site: efl }
placed { cell: "LUT__1257" site: eft }
placed { cell: "LUT__1258" site: eft }
placed { cell: "LUT__1259" site: eft }
placed { cell: "LUT__1260" site: efl }
placed { cell: "LUT__1261" site: efl }
placed { cell: "LUT__1262" site: efl }
placed { cell: "LUT__1263" site: efl }
placed { cell: "LUT__1264" site: efl }
placed { cell: "LUT__1265" site: eft }
placed { cell: "LUT__1266" site: efl }
placed { cell: "LUT__1267" site: efl }
placed { cell: "LUT__1268" site: eft }
placed { cell: "LUT__1269" site: efl }
placed { cell: "LUT__1270" site: eft }
placed { cell: "LUT__1271" site: eft }
placed { cell: "LUT__1272" site: eft }
placed { cell: "LUT__1273" site: eft }
placed { cell: "LUT__1274" site: efl }
placed { cell: "LUT__1275" site: efl }
placed { cell: "LUT__1276" site: efl }
placed { cell: "LUT__1277" site: efl }
placed { cell: "LUT__1278" site: eft }
placed { cell: "LUT__1279" site: efl }
placed { cell: "LUT__1280" site: efl }
placed { cell: "LUT__1281" site: eft }
placed { cell: "LUT__1282" site: efl }
placed { cell: "LUT__1284" site: eft }
placed { cell: "LUT__1285" site: eft }
placed { cell: "LUT__1287" site: efl }
placed { cell: "LUT__1288" site: efl }
placed { cell: "LUT__1289" site: efl }
placed { cell: "LUT__1290" site: eft }
placed { cell: "LUT__1291" site: efl }
placed { cell: "LUT__1292" site: eft }
placed { cell: "LUT__1293" site: eft }
placed { cell: "LUT__1294" site: efl }
placed { cell: "LUT__1295" site: efl }
placed { cell: "LUT__1296" site: efl }
placed { cell: "LUT__1297" site: eft }
placed { cell: "LUT__1298" site: eft }
placed { cell: "LUT__1299" site: efl }
placed { cell: "LUT__1300" site: efl }
placed { cell: "LUT__1301" site: efl }
placed { cell: "LUT__1302" site: eft }
placed { cell: "LUT__1303" site: eft }
placed { cell: "LUT__1304" site: efl }
placed { cell: "LUT__1305" site: eft }
placed { cell: "LUT__1306" site: efl }
placed { cell: "LUT__1307" site: eft }
placed { cell: "LUT__1308" site: efl }
placed { cell: "LUT__1309" site: efl }
placed { cell: "LUT__1310" site: eft }
placed { cell: "LUT__1311" site: efl }
placed { cell: "LUT__1312" site: eft }
placed { cell: "LUT__1313" site: eft }
placed { cell: "LUT__1314" site: efl }
placed { cell: "LUT__1315" site: efl }
placed { cell: "LUT__1316" site: efl }
placed { cell: "LUT__1317" site: efl }
placed { cell: "LUT__1318" site: efl }
placed { cell: "LUT__1319" site: eft }
placed { cell: "LUT__1320" site: eft }
placed { cell: "LUT__1321" site: eft }
placed { cell: "LUT__1322" site: eft }
placed { cell: "LUT__1323" site: eft }
placed { cell: "LUT__1324" site: eft }
placed { cell: "LUT__1325" site: eft }
placed { cell: "LUT__1326" site: efl }
placed { cell: "LUT__1327" site: efl }
placed { cell: "LUT__1328" site: eft }
placed { cell: "LUT__1329" site: efl }
placed { cell: "LUT__1330" site: eft }
placed { cell: "LUT__1331" site: eft }
placed { cell: "LUT__1332" site: eft }
placed { cell: "LUT__1333" site: efl }
placed { cell: "LUT__1334" site: efl }
placed { cell: "LUT__1335" site: efl }
placed { cell: "LUT__1336" site: eft }
placed { cell: "LUT__1337" site: efl }
placed { cell: "LUT__1338" site: efl }
placed { cell: "LUT__1339" site: efl }
placed { cell: "LUT__1340" site: efl }
placed { cell: "LUT__1341" site: efl }
placed { cell: "LUT__1342" site: efl }
placed { cell: "LUT__1343" site: efl }
placed { cell: "LUT__1344" site: eft }
placed { cell: "LUT__1345" site: eft }
placed { cell: "LUT__1347" site: efl }
placed { cell: "LUT__1348" site: efl }
placed { cell: "LUT__1349" site: eft }
placed { cell: "LUT__1350" site: efl }
placed { cell: "LUT__1351" site: efl }
placed { cell: "LUT__1352" site: efl }
placed { cell: "LUT__1353" site: eft }
placed { cell: "LUT__1354" site: efl }
placed { cell: "LUT__1355" site: eft }
placed { cell: "LUT__1356" site: efl }
placed { cell: "LUT__1357" site: eft }
placed { cell: "LUT__1358" site: efl }
placed { cell: "LUT__1359" site: efl }
placed { cell: "LUT__1360" site: eft }
placed { cell: "LUT__1362" site: efl }
placed { cell: "LUT__1363" site: efl }
placed { cell: "LUT__1364" site: eft }
placed { cell: "LUT__1365" site: efl }
placed { cell: "LUT__1366" site: efl }
placed { cell: "LUT__1367" site: efl }
placed { cell: "LUT__1368" site: eft }
placed { cell: "LUT__1369" site: efl }
placed { cell: "LUT__1370" site: eft }
placed { cell: "LUT__1371" site: eft }
placed { cell: "LUT__1372" site: eft }
placed { cell: "LUT__1373" site: efl }
placed { cell: "LUT__1374" site: eft }
placed { cell: "LUT__1375" site: eft }
placed { cell: "LUT__1376" site: eft }
placed { cell: "LUT__1377" site: efl }
placed { cell: "LUT__1378" site: eft }
placed { cell: "LUT__1379" site: eft }
placed { cell: "LUT__1380" site: eft }
placed { cell: "LUT__1381" site: efl }
placed { cell: "LUT__1382" site: eft }
placed { cell: "LUT__1383" site: eft }
placed { cell: "LUT__1384" site: efl }
placed { cell: "LUT__1385" site: efl }
placed { cell: "LUT__1386" site: efl }
placed { cell: "LUT__1387" site: efl }
placed { cell: "LUT__1388" site: efl }
placed { cell: "LUT__1389" site: efl }
placed { cell: "LUT__1390" site: eft }
placed { cell: "LUT__1391" site: efl }
placed { cell: "LUT__1392" site: efl }
placed { cell: "LUT__1393" site: eft }
placed { cell: "LUT__1394" site: efl }
placed { cell: "LUT__1395" site: efl }
placed { cell: "LUT__1396" site: efl }
placed { cell: "LUT__1397" site: efl }
placed { cell: "LUT__1398" site: efl }
placed { cell: "LUT__1399" site: eft }
placed { cell: "LUT__1400" site: efl }
placed { cell: "LUT__1401" site: efl }
placed { cell: "LUT__1402" site: eft }
placed { cell: "LUT__1403" site: efl }
placed { cell: "LUT__1404" site: eft }
placed { cell: "LUT__1405" site: efl }
placed { cell: "LUT__1406" site: efl }
placed { cell: "LUT__1407" site: efl }
placed { cell: "LUT__1408" site: efl }
placed { cell: "LUT__1409" site: efl }
placed { cell: "LUT__1410" site: efl }
placed { cell: "LUT__1411" site: eft }
placed { cell: "LUT__1412" site: eft }
placed { cell: "LUT__1413" site: eft }
placed { cell: "LUT__1414" site: efl }
placed { cell: "LUT__1415" site: efl }
placed { cell: "LUT__1416" site: efl }
placed { cell: "LUT__1417" site: efl }
placed { cell: "LUT__1418" site: eft }
placed { cell: "LUT__1419" site: efl }
placed { cell: "LUT__1420" site: efl }
placed { cell: "LUT__1421" site: efl }
placed { cell: "LUT__1422" site: efl }
placed { cell: "LUT__1423" site: eft }
placed { cell: "LUT__1424" site: eft }
placed { cell: "LUT__1425" site: eft }
placed { cell: "LUT__1426" site: efl }
placed { cell: "LUT__1427" site: efl }
placed { cell: "LUT__1428" site: efl }
placed { cell: "LUT__1429" site: eft }
placed { cell: "LUT__1430" site: eft }
placed { cell: "LUT__1431" site: efl }
placed { cell: "LUT__1432" site: eft }
placed { cell: "LUT__1433" site: efl }
placed { cell: "LUT__1434" site: efl }
placed { cell: "LUT__1435" site: eft }
placed { cell: "LUT__1436" site: efl }
placed { cell: "LUT__1437" site: efl }
placed { cell: "LUT__1438" site: eft }
placed { cell: "LUT__1439" site: efl }
placed { cell: "LUT__1440" site: eft }
placed { cell: "LUT__1441" site: eft }
placed { cell: "LUT__1442" site: eft }
placed { cell: "LUT__1443" site: efl }
placed { cell: "LUT__1444" site: efl }
placed { cell: "LUT__1445" site: efl }
placed { cell: "LUT__1446" site: efl }
placed { cell: "LUT__1447" site: efl }
placed { cell: "LUT__1448" site: efl }
placed { cell: "LUT__1449" site: efl }
placed { cell: "LUT__1450" site: eft }
placed { cell: "LUT__1451" site: eft }
placed { cell: "LUT__1452" site: efl }
placed { cell: "LUT__1453" site: efl }
placed { cell: "LUT__1454" site: efl }
placed { cell: "LUT__1455" site: efl }
placed { cell: "LUT__1456" site: eft }
placed { cell: "LUT__1457" site: efl }
placed { cell: "LUT__1458" site: eft }
placed { cell: "LUT__1459" site: efl }
placed { cell: "LUT__1460" site: efl }
placed { cell: "LUT__1461" site: efl }
placed { cell: "LUT__1462" site: efl }
placed { cell: "LUT__1463" site: efl }
placed { cell: "LUT__1464" site: efl }
placed { cell: "LUT__1465" site: eft }
placed { cell: "LUT__1466" site: efl }
placed { cell: "LUT__1467" site: efl }
placed { cell: "LUT__1468" site: efl }
placed { cell: "LUT__1469" site: eft }
placed { cell: "LUT__1470" site: efl }
placed { cell: "LUT__1471" site: efl }
placed { cell: "LUT__1472" site: efl }
placed { cell: "LUT__1473" site: eft }
placed { cell: "LUT__1475" site: eft }
placed { cell: "LUT__1476" site: eft }
placed { cell: "LUT__1477" site: eft }
placed { cell: "LUT__1478" site: efl }
placed { cell: "LUT__1480" site: efl }
placed { cell: "LUT__1481" site: eft }
placed { cell: "LUT__1482" site: eft }
placed { cell: "LUT__1484" site: eft }
placed { cell: "LUT__1485" site: eft }
placed { cell: "LUT__1486" site: eft }
placed { cell: "LUT__1487" site: efl }
placed { cell: "LUT__1488" site: eft }
placed { cell: "LUT__1489" site: eft }
placed { cell: "LUT__1490" site: eft }
placed { cell: "LUT__1491" site: eft }
placed { cell: "LUT__1492" site: eft }
placed { cell: "LUT__1493" site: efl }
placed { cell: "LUT__1494" site: eft }
placed { cell: "LUT__1495" site: efl }
placed { cell: "LUT__1496" site: eft }
placed { cell: "LUT__1497" site: eft }
placed { cell: "LUT__1498" site: eft }
placed { cell: "LUT__1499" site: efl }
placed { cell: "LUT__1500" site: eft }
placed { cell: "LUT__1501" site: eft }
placed { cell: "LUT__1502" site: eft }
placed { cell: "LUT__1503" site: eft }
placed { cell: "LUT__1504" site: efl }
placed { cell: "LUT__1505" site: efl }
placed { cell: "LUT__1506" site: efl }
placed { cell: "LUT__1507" site: eft }
placed { cell: "LUT__1508" site: efl }
placed { cell: "LUT__1509" site: efl }
placed { cell: "LUT__1510" site: efl }
placed { cell: "LUT__1511" site: eft }
placed { cell: "LUT__1512" site: efl }
placed { cell: "LUT__1513" site: efl }
placed { cell: "LUT__1514" site: efl }
placed { cell: "LUT__1515" site: efl }
placed { cell: "LUT__1516" site: efl }
placed { cell: "LUT__1517" site: efl }
placed { cell: "LUT__1518" site: efl }
placed { cell: "LUT__1519" site: efl }
placed { cell: "LUT__1520" site: efl }
placed { cell: "LUT__1521" site: efl }
placed { cell: "LUT__1522" site: eft }
placed { cell: "LUT__1523" site: efl }
placed { cell: "LUT__1524" site: efl }
placed { cell: "LUT__1525" site: efl }
placed { cell: "LUT__1526" site: efl }
placed { cell: "LUT__1534" site: efl }
placed { cell: "LUT__1535" site: efl }
placed { cell: "LUT__1536" site: efl }
placed { cell: "LUT__1537" site: efl }
placed { cell: "LUT__1538" site: efl }
placed { cell: "LUT__1540" site: eft }
placed { cell: "LUT__1541" site: efl }
placed { cell: "LUT__1542" site: efl }
placed { cell: "LUT__1544" site: efl }
placed { cell: "LUT__1545" site: efl }
placed { cell: "LUT__1546" site: efl }
placed { cell: "LUT__1547" site: efl }
placed { cell: "LUT__1549" site: efl }
placed { cell: "LUT__1550" site: eft }
placed { cell: "LUT__1551" site: efl }
placed { cell: "LUT__1553" site: efl }
placed { cell: "LUT__1554" site: efl }
placed { cell: "LUT__1555" site: efl }
placed { cell: "LUT__1557" site: efl }
placed { cell: "LUT__1558" site: efl }
placed { cell: "LUT__1560" site: efl }
placed { cell: "LUT__1561" site: eft }
placed { cell: "LUT__1563" site: efl }
placed { cell: "LUT__1564" site: eft }
placed { cell: "LUT__1566" site: efl }
placed { cell: "LUT__1567" site: efl }
placed { cell: "LUT__1569" site: efl }
placed { cell: "LUT__1570" site: eft }
placed { cell: "LUT__1572" site: efl }
placed { cell: "LUT__1573" site: efl }
placed { cell: "LUT__1575" site: eft }
placed { cell: "LUT__1576" site: eft }
placed { cell: "LUT__1577" site: efl }
placed { cell: "LUT__1578" site: eft }
placed { cell: "LUT__1579" site: eft }
placed { cell: "LUT__1580" site: efl }
placed { cell: "LUT__1581" site: efl }
placed { cell: "LUT__1582" site: efl }
placed { cell: "LUT__1583" site: eft }
placed { cell: "LUT__1584" site: efl }
placed { cell: "LUT__1585" site: eft }
placed { cell: "LUT__1586" site: eft }
placed { cell: "LUT__1587" site: efl }
placed { cell: "LUT__1588" site: efl }
placed { cell: "LUT__1589" site: eft }
placed { cell: "LUT__1591" site: efl }
placed { cell: "LUT__1592" site: eft }
placed { cell: "LUT__1593" site: efl }
placed { cell: "LUT__1594" site: efl }
placed { cell: "LUT__1595" site: eft }
placed { cell: "LUT__1596" site: efl }
placed { cell: "LUT__1598" site: efl }
placed { cell: "LUT__1599" site: efl }
placed { cell: "LUT__1600" site: eft }
placed { cell: "LUT__1601" site: eft }
placed { cell: "LUT__1602" site: efl }
placed { cell: "LUT__1603" site: efl }
placed { cell: "LUT__1604" site: efl }
placed { cell: "LUT__1605" site: efl }
placed { cell: "LUT__1606" site: eft }
placed { cell: "LUT__1607" site: eft }
placed { cell: "LUT__1609" site: eft }
placed { cell: "LUT__1610" site: efl }
placed { cell: "LUT__1611" site: eft }
placed { cell: "LUT__1612" site: eft }
placed { cell: "LUT__1613" site: efl }
placed { cell: "LUT__1614" site: efl }
placed { cell: "LUT__1615" site: eft }
placed { cell: "LUT__1617" site: efl }
placed { cell: "LUT__1618" site: eft }
placed { cell: "LUT__1619" site: eft }
placed { cell: "LUT__1620" site: efl }
placed { cell: "LUT__1621" site: efl }
placed { cell: "LUT__1622" site: efl }
placed { cell: "LUT__1623" site: efl }
placed { cell: "LUT__1625" site: efl }
placed { cell: "LUT__1626" site: efl }
placed { cell: "LUT__1627" site: efl }
placed { cell: "LUT__1628" site: efl }
placed { cell: "LUT__1629" site: efl }
placed { cell: "LUT__1630" site: eft }
placed { cell: "LUT__1632" site: eft }
placed { cell: "LUT__1633" site: eft }
placed { cell: "LUT__1634" site: efl }
placed { cell: "LUT__1635" site: efl }
placed { cell: "LUT__1636" site: eft }
placed { cell: "LUT__1637" site: eft }
placed { cell: "LUT__1638" site: eft }
placed { cell: "LUT__1639" site: efl }
placed { cell: "LUT__1640" site: efl }
placed { cell: "LUT__1642" site: eft }
placed { cell: "LUT__1643" site: efl }
placed { cell: "LUT__1645" site: efl }
placed { cell: "LUT__1654" site: eft }
placed { cell: "LUT__1655" site: eft }
placed { cell: "CLKBUF__0" site: gbuf_block }
placed { cell: "AUX_ADD_CI__USB_RAM_Reg_inst/add_22/i3" site: eft }
placed { cell: "AUX_ADD_CI__USB_RAM_Reg_inst/add_181/i5" site: eft }
placed { cell: "AUX_ADD_CI__USB_RAM_Reg_inst/add_52/i3" site: eft }
placed { cell: "AUX_ADD_CI__USB_RAM_Reg_inst/add_181/i3" site: eft }
route { driver { cell: "Arbiter_inst/barq_trig[0]_2~FF" port: "O_seq" } sink { cell: "bagd[0]~FF" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "Arbiter_inst/barq_trig[0]_2~FF" port: "O_seq" } sink { cell: "Arbiter_inst/barq_trig[0]_2~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "Arbiter_inst/barq_trig[0]_2~FF" port: "O_seq" } sink { cell: "LUT__1193" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "bagd[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "dev_sel[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "target_ready_2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "Arbiter_inst/address_valid_d[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "data_strobe~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "Arbiter_inst/timeout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "Arbiter_inst/address_valid_d[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "Arbiter_inst/address_valid_d[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/rxf_edge~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/rd_strobe~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_Header_recognized~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/trailer_locked~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/sample_enable_2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/ram_filling_is_in_progress~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/wr_cycle_is_active_2~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "FT_WR_Strobe~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "FT_DATA_OE~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/packet_prog_delay[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/ft_txen~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "FT_DATA_OUT[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt_en~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/condition_access_request~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/rxf_delay[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_AccessRequest~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/packet_prog_delay[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/packet_prog_delay[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "FT_DATA_OUT[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "FT_DATA_OUT[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "FT_DATA_OUT[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "FT_DATA_OUT[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "FT_DATA_OUT[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "FT_DATA_OUT[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "FT_DATA_OUT[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/rxf_delay[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "dev_sel[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "RCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "RCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "RCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "CLKBUF__0" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "AUX_ADD_CI__USB_RAM_Reg_inst/add_22/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "AUX_ADD_CI__USB_RAM_Reg_inst/add_181/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "AUX_ADD_CI__USB_RAM_Reg_inst/add_52/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "AUX_ADD_CI__USB_RAM_Reg_inst/add_181/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__1184" port: "O" } sink { cell: "bagd[0]~FF" port: "RE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1184" port: "O" } sink { cell: "target_ready_2~FF" port: "RE" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1184" port: "O" } sink { cell: "Arbiter_inst/timeout_cnt[0]~FF" port: "RE" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__1184" port: "O" } sink { cell: "Arbiter_inst/address_valid_d[1]~FF" port: "RE" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "LUT__1184" port: "O" } sink { cell: "Arbiter_inst/address_valid_d[2]~FF" port: "RE" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "LUT__1184" port: "O" } sink { cell: "Arbiter_inst/timeout_cnt[1]~FF" port: "RE" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "LUT__1184" port: "O" } sink { cell: "Arbiter_inst/timeout_cnt[2]~FF" port: "RE" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__1184" port: "O" } sink { cell: "Arbiter_inst/timeout_cnt[3]~FF" port: "RE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__1184" port: "O" } sink { cell: "Arbiter_inst/timeout_cnt[4]~FF" port: "RE" } delay_max: 1416 delay_min: 0  }
route { driver { cell: "LUT__1184" port: "O" } sink { cell: "Arbiter_inst/timeout_cnt[5]~FF" port: "RE" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "LUT__1184" port: "O" } sink { cell: "Arbiter_inst/timeout_cnt[6]~FF" port: "RE" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "LUT__1184" port: "O" } sink { cell: "LUT__1190" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__1184" port: "O" } sink { cell: "LUT__1193" port: "I[0]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "target_ready_2~FF" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/timeout_cnt[0]~FF" port: "CE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/timeout_cnt[1]~FF" port: "CE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/timeout_cnt[2]~FF" port: "CE" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/timeout_cnt[3]~FF" port: "CE" } delay_max: 839 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/timeout_cnt[4]~FF" port: "CE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/timeout_cnt[5]~FF" port: "CE" } delay_max: 1416 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/timeout_cnt[6]~FF" port: "CE" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "dev_sel[1]~FF" port: "I[2]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "LUT__1186" port: "I[3]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "LUT__1240" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "LUT__1242" port: "I[0]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "LUT__1244" port: "I[0]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "LUT__1246" port: "I[0]" } delay_max: 1125 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "LUT__1249" port: "I[0]" } delay_max: 1037 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "LUT__1252" port: "I[0]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "LUT__1254" port: "I[0]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "LUT__1256" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "LUT__1259" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "LUT__1268" port: "I[0]" } delay_max: 1125 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "LUT__1271" port: "I[2]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "LUT__1272" port: "I[2]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "LUT__1347" port: "I[0]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "bagd[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "dev_sel[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "target_ready_2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Arbiter_inst/address_valid_d[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "data_strobe~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Arbiter_inst/timeout_cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Arbiter_inst/barq_trig[0]_2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Arbiter_inst/timeout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Arbiter_inst/address_valid_d[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Arbiter_inst/address_valid_d[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Arbiter_inst/timeout_cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Arbiter_inst/timeout_cnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Arbiter_inst/timeout_cnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Arbiter_inst/timeout_cnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Arbiter_inst/timeout_cnt[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Arbiter_inst/timeout_cnt[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/rxf_edge~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/rd_strobe~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_Header_recognized~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/trailer_locked~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/sample_enable_2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/service_type_l[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/service_type_h[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/load_data_l[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/load_data_h[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/ram_filling_is_in_progress~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/wr_cycle_is_active_2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "FT_WR_Strobe~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "FT_DATA_OE~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/packet_prog_delay[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/ft_txen~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "FT_DATA_OUT[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/output_buffer[0]_2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt_en~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/condition_access_request~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/rxf_delay[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_AccessRequest~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/service_type_l[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/service_type_l[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/service_type_l[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/service_type_l[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/service_type_l[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/service_type_l[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/service_type_l[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/service_type_h[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/service_type_h[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/service_type_h[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/service_type_h[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/service_type_h[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/service_type_h[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/service_type_h[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/load_data_l[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/load_data_l[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/load_data_l[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/load_data_l[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/load_data_l[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/load_data_l[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/load_data_l[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/load_data_h[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/load_data_h[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/load_data_h[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/load_data_h[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/load_data_h[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/load_data_h[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/load_data_h[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/packet_prog_delay[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/packet_prog_delay[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "FT_DATA_OUT[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "FT_DATA_OUT[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "FT_DATA_OUT[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "FT_DATA_OUT[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "FT_DATA_OUT[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "FT_DATA_OUT[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "FT_DATA_OUT[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/output_buffer[1]_2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/output_buffer[2]_2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/output_buffer[3]_2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/output_buffer[4]_2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/output_buffer[5]_2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/output_buffer[6]_2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/output_buffer[7]_2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/rxf_delay[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "dev_sel[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RDATA[11]" } sink { cell: "dev_sel[0]~FF" port: "I[0]" } delay_max: 1774 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RDATA[11]" } sink { cell: "LUT__1617" port: "I[1]" } delay_max: 1778 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RDATA[11]" } sink { cell: "LUT__1643" port: "I[0]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "LUT__1185" port: "O" } sink { cell: "dev_sel[0]~FF" port: "I[1]" } delay_max: 1131 delay_min: 0  }
route { driver { cell: "LUT__1186" port: "O" } sink { cell: "dev_sel[0]~FF" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "target_ready_2~FF" port: "O_seq" } sink { cell: "dev_sel[0]~FF" port: "RE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "target_ready_2~FF" port: "O_seq" } sink { cell: "dev_sel[1]~FF" port: "RE" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "target_ready_2~FF" port: "O_seq" } sink { cell: "LUT__1190" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "dev_sel[0]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/address_valid_d[0]~FF" port: "I[0]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "dev_sel[0]~FF" port: "O_seq" } sink { cell: "LUT__1270" port: "I[0]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "dev_sel[0]~FF" port: "O_seq" } sink { cell: "LUT__1281" port: "I[1]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "dev_sel[0]~FF" port: "O_seq" } sink { cell: "LUT__1575" port: "I[0]" } delay_max: 1401 delay_min: 0  }
route { driver { cell: "dev_sel[1]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/address_valid_d[0]~FF" port: "I[1]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "dev_sel[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[2]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "dev_sel[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[3]~FF" port: "I[0]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "dev_sel[1]~FF" port: "O_seq" } sink { cell: "LUT__1241" port: "I[2]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "dev_sel[1]~FF" port: "O_seq" } sink { cell: "LUT__1243" port: "I[2]" } delay_max: 1401 delay_min: 0  }
route { driver { cell: "dev_sel[1]~FF" port: "O_seq" } sink { cell: "LUT__1245" port: "I[3]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "dev_sel[1]~FF" port: "O_seq" } sink { cell: "LUT__1248" port: "I[2]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "dev_sel[1]~FF" port: "O_seq" } sink { cell: "LUT__1251" port: "I[2]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "dev_sel[1]~FF" port: "O_seq" } sink { cell: "LUT__1253" port: "I[3]" } delay_max: 1415 delay_min: 0  }
route { driver { cell: "dev_sel[1]~FF" port: "O_seq" } sink { cell: "LUT__1255" port: "I[3]" } delay_max: 1415 delay_min: 0  }
route { driver { cell: "dev_sel[1]~FF" port: "O_seq" } sink { cell: "LUT__1258" port: "I[2]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "dev_sel[1]~FF" port: "O_seq" } sink { cell: "LUT__1259" port: "I[2]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "dev_sel[1]~FF" port: "O_seq" } sink { cell: "LUT__1260" port: "I[0]" } delay_max: 1401 delay_min: 0  }
route { driver { cell: "dev_sel[1]~FF" port: "O_seq" } sink { cell: "LUT__1261" port: "I[0]" } delay_max: 1356 delay_min: 0  }
route { driver { cell: "dev_sel[1]~FF" port: "O_seq" } sink { cell: "LUT__1262" port: "I[2]" } delay_max: 1674 delay_min: 0  }
route { driver { cell: "dev_sel[1]~FF" port: "O_seq" } sink { cell: "LUT__1269" port: "I[0]" } delay_max: 1125 delay_min: 0  }
route { driver { cell: "dev_sel[1]~FF" port: "O_seq" } sink { cell: "LUT__1289" port: "I[2]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "dev_sel[1]~FF" port: "O_seq" } sink { cell: "LUT__1348" port: "I[2]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "dev_sel[1]~FF" port: "O_seq" } sink { cell: "LUT__1547" port: "I[0]" } delay_max: 1125 delay_min: 0  }
route { driver { cell: "LUT__1190" port: "O" } sink { cell: "Arbiter_inst/address_valid_d[0]~FF" port: "RE" } delay_max: 839 delay_min: 0  }
route { driver { cell: "Arbiter_inst/address_valid_d[0]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/address_valid_d[1]~FF" port: "I[1]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "Arbiter_inst/address_valid_d[2]~FF" port: "O_seq" } sink { cell: "data_strobe~FF" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "Arbiter_inst/address_valid_d[1]~FF" port: "O_seq" } sink { cell: "data_strobe~FF" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "Arbiter_inst/address_valid_d[1]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/address_valid_d[2]~FF" port: "I[1]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "data_strobe~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "Arbiter_inst/barq_trig[0]_2~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "Arbiter_inst/timeout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "Arbiter_inst/timeout_cnt[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "Arbiter_inst/timeout_cnt[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "Arbiter_inst/timeout_cnt[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "Arbiter_inst/timeout_cnt[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "Arbiter_inst/timeout_cnt[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/rxf_edge~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_Header_recognized~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/trailer_locked~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/sample_enable_2~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_l[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_h[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_l[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_h[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/packet_prog_delay[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/ft_txen~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "FT_DATA_OUT[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[0]_2~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/condition_access_request~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/rxf_delay[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[14]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[15]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_l[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_l[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_l[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_l[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_l[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_l[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_l[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_h[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_h[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_h[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_h[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_h[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_h[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_h[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_l[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_l[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_l[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_l[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_l[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_l[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_l[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_h[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_h[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_h[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_h[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_h[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_h[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_h[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/packet_prog_delay[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/packet_prog_delay[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[14]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[15]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "FT_DATA_OUT[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "FT_DATA_OUT[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "FT_DATA_OUT[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "FT_DATA_OUT[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "FT_DATA_OUT[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "FT_DATA_OUT[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "FT_DATA_OUT[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[1]_2~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[2]_2~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[3]_2~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[4]_2~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[5]_2~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[6]_2~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[7]_2~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[14]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[15]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/rxf_delay[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "GPIO[8]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "GPIO[7]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "GPIO[6]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "GPIO[5]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "GPIO[4]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "GPIO[3]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "data_strobe~FF" port: "O_seq" } sink { cell: "LUT__1184" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "data_strobe~FF" port: "O_seq" } sink { cell: "LUT__1289" port: "I[0]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "data_strobe~FF" port: "O_seq" } sink { cell: "LUT__1347" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "data_strobe~FF" port: "O_seq" } sink { cell: "LUT__1348" port: "I[3]" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "data_strobe~FF" port: "O_seq" } sink { cell: "LUT__1575" port: "I[1]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout_cnt[0]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/timeout_cnt[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout_cnt[0]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/timeout~FF" port: "I[0]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout_cnt[0]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/timeout_cnt[1]~FF" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_AccessRequest~FF" port: "O_seq" } sink { cell: "Arbiter_inst/barq_trig[0]_2~FF" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_AccessRequest~FF" port: "O_seq" } sink { cell: "LUT__1655" port: "I[0]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__1193" port: "O" } sink { cell: "Arbiter_inst/barq_trig[0]_2~FF" port: "CE" } delay_max: 437 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout_cnt[1]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/timeout~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout_cnt[1]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/timeout_cnt[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout_cnt[2]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/timeout~FF" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout_cnt[2]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/timeout_cnt[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__1194" port: "O" } sink { cell: "Arbiter_inst/timeout~FF" port: "I[3]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout~FF" port: "O_seq" } sink { cell: "LUT__1184" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout_cnt[1]~FF" port: "cout" } sink { cell: "Arbiter_inst/timeout_cnt[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout_cnt[2]~FF" port: "cout" } sink { cell: "Arbiter_inst/timeout_cnt[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout_cnt[3]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/timeout_cnt[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__1194" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout_cnt[3]~FF" port: "cout" } sink { cell: "Arbiter_inst/timeout_cnt[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout_cnt[4]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/timeout_cnt[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__1194" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout_cnt[4]~FF" port: "cout" } sink { cell: "Arbiter_inst/timeout_cnt[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout_cnt[5]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/timeout_cnt[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__1194" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout_cnt[5]~FF" port: "cout" } sink { cell: "Arbiter_inst/timeout_cnt[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout_cnt[6]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/timeout_cnt[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__1194" port: "I[2]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rxf_delay[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rxf_edge~FF" port: "I[0]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rxf_delay[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rxf_edge~FF" port: "I[1]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rxf_delay[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rxf_delay[1]~FF" port: "I[1]" } delay_max: 1416 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rxf_edge~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "CE" } delay_max: 485 delay_min: 0  }
route { driver { cell: "LUT__1200" port: "O" } sink { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "RE" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[0]~FF" port: "RE" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[7]~FF" port: "RE" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[6]~FF" port: "RE" } delay_max: 1058 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[5]~FF" port: "RE" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[4]~FF" port: "RE" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[3]~FF" port: "RE" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[2]~FF" port: "RE" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[1]~FF" port: "RE" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__1203" port: "O" } sink { cell: "USB_RAM_Reg_inst/rd_strobe~FF" port: "CE" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__1205" port: "O" } sink { cell: "USB_RAM_Reg_inst/rd_strobe~FF" port: "RE" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_strobe~FF" port: "O_seq" } sink { cell: "LUT__1654" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/sample_enable_2~FF" port: "I[0]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[1]~FF" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__1198" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__1203" port: "I[0]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__1205" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__1290" port: "I[0]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__1645" port: "I[0]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "FT_DATA_IN[0]" port: "inpad" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[0]~FF" port: "I[1]" } delay_max: 1058 delay_min: 0  }
route { driver { cell: "LUT__1206" port: "O" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[0]~FF" port: "CE" } delay_max: 2075 delay_min: 0  }
route { driver { cell: "LUT__1206" port: "O" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[1]~FF" port: "CE" } delay_max: 1765 delay_min: 0  }
route { driver { cell: "LUT__1206" port: "O" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[2]~FF" port: "CE" } delay_max: 1711 delay_min: 0  }
route { driver { cell: "LUT__1206" port: "O" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[3]~FF" port: "CE" } delay_max: 2028 delay_min: 0  }
route { driver { cell: "LUT__1206" port: "O" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[4]~FF" port: "CE" } delay_max: 1721 delay_min: 0  }
route { driver { cell: "LUT__1206" port: "O" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[5]~FF" port: "CE" } delay_max: 2076 delay_min: 0  }
route { driver { cell: "LUT__1206" port: "O" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[6]~FF" port: "CE" } delay_max: 1153 delay_min: 0  }
route { driver { cell: "LUT__1206" port: "O" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[7]~FF" port: "CE" } delay_max: 1754 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[0]~FF" port: "I[1]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[0]~FF" port: "I[1]" } delay_max: 1453 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/service_type_l[0]~FF" port: "I[1]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/service_type_h[0]~FF" port: "I[1]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/load_data_l[0]~FF" port: "I[1]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/load_data_h[0]~FF" port: "I[1]" } delay_max: 1453 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[0]~FF" port: "O_seq" } sink { cell: "LUT__1208" port: "I[2]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[0]~FF" port: "O_seq" } sink { cell: "LUT__1210" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/h_key_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/h_key_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_Header_recognized~FF" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/h_key_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[1]~FF" port: "I[0]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/h_key_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[2]~FF" port: "I[0]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/h_key_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[3]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[0]~FF" port: "CE" } delay_max: 2048 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[0]~FF" port: "CE" } delay_max: 1378 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[1]~FF" port: "CE" } delay_max: 2052 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[2]~FF" port: "CE" } delay_max: 1438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[3]~FF" port: "CE" } delay_max: 1712 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[1]~FF" port: "CE" } delay_max: 1378 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[2]~FF" port: "CE" } delay_max: 1934 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[3]~FF" port: "CE" } delay_max: 2220 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_2~FF" port: "O_seq" } sink { cell: "LUT__1287" port: "I[1]" } delay_max: 2022 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_2~FF" port: "O_seq" } sink { cell: "LUT__1317" port: "I[3]" } delay_max: 1721 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_2~FF" port: "O_seq" } sink { cell: "LUT__1328" port: "I[0]" } delay_max: 1153 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_2~FF" port: "O_seq" } sink { cell: "LUT__1332" port: "I[1]" } delay_max: 2079 delay_min: 0  }
route { driver { cell: "LUT__1209" port: "O" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[0]~FF" port: "RE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__1209" port: "O" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[1]~FF" port: "RE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__1209" port: "O" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[2]~FF" port: "RE" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__1209" port: "O" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[3]~FF" port: "RE" } delay_max: 1416 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/t_key_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/t_key_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/trailer_locked~FF" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/t_key_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[1]~FF" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/t_key_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[2]~FF" port: "I[0]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/t_key_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[3]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1212" port: "O" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[0]~FF" port: "RE" } delay_max: 1415 delay_min: 0  }
route { driver { cell: "LUT__1212" port: "O" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[1]~FF" port: "RE" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "LUT__1212" port: "O" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[2]~FF" port: "RE" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "LUT__1212" port: "O" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[3]~FF" port: "RE" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/h_key_cnt[1]~FF" port: "O_seq" } sink { cell: "USB_Header_recognized~FF" port: "I[1]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/h_key_cnt[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/h_key_cnt[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[2]~FF" port: "I[1]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/h_key_cnt[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[3]~FF" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/h_key_cnt[2]~FF" port: "O_seq" } sink { cell: "USB_Header_recognized~FF" port: "I[2]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/h_key_cnt[2]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[2]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/h_key_cnt[2]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[3]~FF" port: "I[2]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/h_key_cnt[3]~FF" port: "O_seq" } sink { cell: "USB_Header_recognized~FF" port: "I[3]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/h_key_cnt[3]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[3]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_Header_recognized~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "CE" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "USB_Header_recognized~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" port: "CE" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "USB_Header_recognized~FF" port: "O_seq" } sink { cell: "LUT__1208" port: "I[0]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/t_key_cnt[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/trailer_locked~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/t_key_cnt[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/t_key_cnt[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[2]~FF" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/t_key_cnt[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[3]~FF" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/t_key_cnt[2]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/trailer_locked~FF" port: "I[2]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/t_key_cnt[2]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[2]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/t_key_cnt[2]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[3]~FF" port: "I[2]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/t_key_cnt[3]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/trailer_locked~FF" port: "I[3]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/t_key_cnt[3]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[3]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/trailer_locked~FF" port: "O_seq" } sink { cell: "LUT__1210" port: "I[1]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/trailer_locked~FF" port: "O_seq" } sink { cell: "LUT__1325" port: "I[0]" } delay_max: 1403 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[3]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/sample_enable_2~FF" port: "I[1]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[3]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__1198" port: "I[3]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__1203" port: "I[1]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__1205" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__1290" port: "I[1]" } delay_max: 759 delay_min: 0  }
route { driver { cell: "LUT__1202" port: "O" } sink { cell: "USB_RAM_Reg_inst/sample_enable_2~FF" port: "I[2]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__1202" port: "O" } sink { cell: "LUT__1203" port: "I[2]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "LUT__1202" port: "O" } sink { cell: "LUT__1290" port: "I[2]" } delay_max: 1113 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[1]~FF" port: "I[1]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__1196" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__1287" port: "I[0]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__1297" port: "I[3]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__1317" port: "I[0]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__1328" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__1332" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__1335" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__1290" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[0]~FF" port: "CE" } delay_max: 1466 delay_min: 0  }
route { driver { cell: "LUT__1290" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[1]~FF" port: "CE" } delay_max: 2034 delay_min: 0  }
route { driver { cell: "LUT__1290" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[2]~FF" port: "CE" } delay_max: 1153 delay_min: 0  }
route { driver { cell: "LUT__1290" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[3]~FF" port: "CE" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "LUT__1290" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[4]~FF" port: "CE" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "LUT__1290" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[5]~FF" port: "CE" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "LUT__1290" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[6]~FF" port: "CE" } delay_max: 2043 delay_min: 0  }
route { driver { cell: "LUT__1290" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[7]~FF" port: "CE" } delay_max: 1773 delay_min: 0  }
route { driver { cell: "LUT__1290" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[8]~FF" port: "CE" } delay_max: 1773 delay_min: 0  }
route { driver { cell: "LUT__1290" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[9]~FF" port: "CE" } delay_max: 2043 delay_min: 0  }
route { driver { cell: "LUT__1290" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[10]~FF" port: "CE" } delay_max: 2043 delay_min: 0  }
route { driver { cell: "LUT__1290" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[11]~FF" port: "CE" } delay_max: 1773 delay_min: 0  }
route { driver { cell: "LUT__1290" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[12]~FF" port: "CE" } delay_max: 1773 delay_min: 0  }
route { driver { cell: "LUT__1290" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[13]~FF" port: "CE" } delay_max: 2043 delay_min: 0  }
route { driver { cell: "LUT__1290" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[14]~FF" port: "CE" } delay_max: 2043 delay_min: 0  }
route { driver { cell: "LUT__1290" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[15]~FF" port: "CE" } delay_max: 1773 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[0]~FF" port: "RE" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/packet_prog_delay[0]~FF" port: "I[1]" } delay_max: 1058 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[1]~FF" port: "RE" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[2]~FF" port: "RE" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[3]~FF" port: "RE" } delay_max: 485 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[4]~FF" port: "RE" } delay_max: 485 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[5]~FF" port: "RE" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[6]~FF" port: "RE" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[7]~FF" port: "RE" } delay_max: 485 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[8]~FF" port: "RE" } delay_max: 485 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[9]~FF" port: "RE" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[10]~FF" port: "RE" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[11]~FF" port: "RE" } delay_max: 485 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[12]~FF" port: "RE" } delay_max: 485 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[13]~FF" port: "RE" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[14]~FF" port: "RE" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[15]~FF" port: "RE" } delay_max: 485 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "O_seq" } sink { cell: "LUT__1287" port: "I[2]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "O_seq" } sink { cell: "LUT__1328" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1325" port: "O" } sink { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "RE" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__1327" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[0]~FF" port: "CE" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1327" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[1]~FF" port: "CE" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1327" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "CE" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__1327" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "CE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__1327" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "CE" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__1327" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[5]~FF" port: "CE" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "LUT__1327" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" port: "CE" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1327" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[7]~FF" port: "CE" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[0]~FF" port: "O_seq" } sink { cell: "LUT__1297" port: "I[2]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[0]~FF" port: "O_seq" } sink { cell: "LUT__1335" port: "I[1]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[0]~FF" port: "O_seq" } sink { cell: "LUT__1344" port: "I[1]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[0]~FF" port: "O_seq" } sink { cell: "LUT__1378" port: "I[3]" } delay_max: 1416 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[0]~FF" port: "O_seq" } sink { cell: "LUT__1384" port: "I[1]" } delay_max: 1405 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[0]~FF" port: "O_seq" } sink { cell: "LUT__1473" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__1324" port: "O" } sink { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" port: "RE" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "LUT__1324" port: "O" } sink { cell: "LUT__1325" port: "I[1]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" port: "O_seq" } sink { cell: "LUT__1268" port: "I[1]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" port: "O_seq" } sink { cell: "LUT__1457" port: "I[0]" } delay_max: 1666 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" port: "O_seq" } sink { cell: "LUT__1468" port: "I[0]" } delay_max: 1401 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" port: "O_seq" } sink { cell: "LUT__1470" port: "I[1]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" port: "O_seq" } sink { cell: "LUT__1525" port: "I[2]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" port: "O_seq" } sink { cell: "LUT__1576" port: "I[0]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" port: "O_seq" } sink { cell: "LUT__1601" port: "I[3]" } delay_max: 1681 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" port: "O_seq" } sink { cell: "LUT__1602" port: "I[1]" } delay_max: 1714 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" port: "O_seq" } sink { cell: "LUT__1612" port: "I[0]" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" port: "O_seq" } sink { cell: "LUT__1614" port: "I[1]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" port: "O_seq" } sink { cell: "LUT__1621" port: "I[1]" } delay_max: 1353 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" port: "O_seq" } sink { cell: "LUT__1632" port: "I[1]" } delay_max: 1351 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" port: "O_seq" } sink { cell: "LUT__1636" port: "I[3]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[7]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__1199" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[6]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__1329" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[0]~FF" port: "CE" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__1329" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[1]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1329" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[2]~FF" port: "CE" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__1329" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[3]~FF" port: "CE" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "LUT__1329" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[4]~FF" port: "CE" } delay_max: 1416 delay_min: 0  }
route { driver { cell: "LUT__1329" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[5]~FF" port: "CE" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "LUT__1329" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[6]~FF" port: "CE" } delay_max: 1405 delay_min: 0  }
route { driver { cell: "LUT__1329" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[7]~FF" port: "CE" } delay_max: 1417 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[0]~FF" port: "O_seq" } sink { cell: "LUT__1291" port: "I[0]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[0]~FF" port: "O_seq" } sink { cell: "LUT__1292" port: "I[3]" } delay_max: 1131 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[0]~FF" port: "O_seq" } sink { cell: "LUT__1318" port: "I[0]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[0]~FF" port: "O_seq" } sink { cell: "LUT__1369" port: "I[2]" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[0]~FF" port: "O_seq" } sink { cell: "LUT__1373" port: "I[2]" } delay_max: 1783 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[0]~FF" port: "O_seq" } sink { cell: "LUT__1375" port: "I[2]" } delay_max: 1443 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[0]~FF" port: "O_seq" } sink { cell: "LUT__1392" port: "I[2]" } delay_max: 1445 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[0]~FF" port: "O_seq" } sink { cell: "LUT__1436" port: "I[1]" } delay_max: 1445 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[0]~FF" port: "O_seq" } sink { cell: "LUT__1438" port: "I[2]" } delay_max: 1729 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[0]~FF" port: "O_seq" } sink { cell: "LUT__1469" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[0]~FF" port: "O_seq" } sink { cell: "LUT__1487" port: "I[0]" } delay_max: 1356 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[0]~FF" port: "O_seq" } sink { cell: "LUT__1493" port: "I[0]" } delay_max: 1371 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[0]~FF" port: "O_seq" } sink { cell: "LUT__1502" port: "I[1]" } delay_max: 1356 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[0]~FF" port: "O_seq" } sink { cell: "LUT__1557" port: "I[2]" } delay_max: 1417 delay_min: 0  }
route { driver { cell: "LUT__1330" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_l[0]~FF" port: "CE" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "LUT__1330" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_l[1]~FF" port: "CE" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "LUT__1330" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_l[2]~FF" port: "CE" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1330" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_l[3]~FF" port: "CE" } delay_max: 1417 delay_min: 0  }
route { driver { cell: "LUT__1330" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_l[4]~FF" port: "CE" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1330" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_l[5]~FF" port: "CE" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "LUT__1330" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_l[6]~FF" port: "CE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__1330" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_l[7]~FF" port: "CE" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[0]~FF" port: "O_seq" } sink { cell: "LUT__1264" port: "I[3]" } delay_max: 1058 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[0]~FF" port: "O_seq" } sink { cell: "LUT__1342" port: "I[2]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[0]~FF" port: "O_seq" } sink { cell: "LUT__1468" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[6]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__1199" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[5]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__1331" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_h[0]~FF" port: "CE" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__1331" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_h[1]~FF" port: "CE" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1331" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_h[2]~FF" port: "CE" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1331" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_h[3]~FF" port: "CE" } delay_max: 1416 delay_min: 0  }
route { driver { cell: "LUT__1331" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_h[4]~FF" port: "CE" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "LUT__1331" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_h[5]~FF" port: "CE" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "LUT__1331" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_h[6]~FF" port: "CE" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "LUT__1331" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_h[7]~FF" port: "CE" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[0]~FF" port: "O_seq" } sink { cell: "LUT__1264" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[0]~FF" port: "O_seq" } sink { cell: "LUT__1470" port: "I[0]" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[0]~FF" port: "O_seq" } sink { cell: "LUT__1557" port: "I[1]" } delay_max: 1129 delay_min: 0  }
route { driver { cell: "LUT__1287" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_l[0]~FF" port: "CE" } delay_max: 1401 delay_min: 0  }
route { driver { cell: "LUT__1287" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_l[1]~FF" port: "CE" } delay_max: 1037 delay_min: 0  }
route { driver { cell: "LUT__1287" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_l[2]~FF" port: "CE" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "LUT__1287" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_l[3]~FF" port: "CE" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__1287" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_l[4]~FF" port: "CE" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__1287" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_l[5]~FF" port: "CE" } delay_max: 1037 delay_min: 0  }
route { driver { cell: "LUT__1287" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_l[6]~FF" port: "CE" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1287" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_l[7]~FF" port: "CE" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1287" port: "O" } sink { cell: "LUT__1288" port: "I[1]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__1287" port: "O" } sink { cell: "LUT__1327" port: "I[0]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1287" port: "O" } sink { cell: "LUT__1330" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/load_data_l[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "WDATA[10]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[5]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__1199" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[4]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__1328" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_h[0]~FF" port: "CE" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "LUT__1328" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_h[1]~FF" port: "CE" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__1328" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_h[2]~FF" port: "CE" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "LUT__1328" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_h[3]~FF" port: "CE" } delay_max: 1137 delay_min: 0  }
route { driver { cell: "LUT__1328" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_h[4]~FF" port: "CE" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1328" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_h[5]~FF" port: "CE" } delay_max: 1460 delay_min: 0  }
route { driver { cell: "LUT__1328" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_h[6]~FF" port: "CE" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "LUT__1328" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_h[7]~FF" port: "CE" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__1328" port: "O" } sink { cell: "LUT__1329" port: "I[1]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__1328" port: "O" } sink { cell: "LUT__1331" port: "I[1]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/load_data_h[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "WDATA[10]" } delay_max: 1069 delay_min: 0  }
route { driver { cell: "LUT__1332" port: "O" } sink { cell: "USB_RAM_Reg_inst/ram_filling_is_in_progress~FF" port: "CE" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1339" port: "O" } sink { cell: "USB_RAM_Reg_inst/ram_filling_is_in_progress~FF" port: "RE" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ram_filling_is_in_progress~FF" port: "O_seq" } sink { cell: "LUT__1288" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[4]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__1200" port: "I[0]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__1201" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[3]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "Dual_Port_RAM_inst/ram__D$2" port: "RDATA[10]" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[0]~FF" port: "I[0]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__1270" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[0]~FF" port: "I[1]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "LUT__1270" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[1]~FF" port: "I[0]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__1270" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[4]~FF" port: "I[3]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__1270" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[6]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1270" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[7]~FF" port: "I[0]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__1270" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[8]~FF" port: "I[3]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__1270" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[9]~FF" port: "I[3]" } delay_max: 1058 delay_min: 0  }
route { driver { cell: "LUT__1270" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[10]~FF" port: "I[3]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__1270" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[11]~FF" port: "I[3]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "LUT__1270" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[12]~FF" port: "I[3]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "LUT__1270" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[13]~FF" port: "I[3]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__1270" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[14]~FF" port: "I[3]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "LUT__1270" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[15]~FF" port: "I[3]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LUT__1345" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[0]~FF" port: "I[2]" } delay_max: 1396 delay_min: 0  }
route { driver { cell: "LUT__1282" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[0]~FF" port: "I[3]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__1282" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[4]~FF" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__1282" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[8]~FF" port: "I[1]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "LUT__1282" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[9]~FF" port: "I[1]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "LUT__1282" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[10]~FF" port: "I[1]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "LUT__1282" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[11]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1282" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[12]~FF" port: "I[1]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__1282" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[13]~FF" port: "I[1]" } delay_max: 1058 delay_min: 0  }
route { driver { cell: "LUT__1282" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[14]~FF" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__1282" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[15]~FF" port: "I[1]" } delay_max: 1401 delay_min: 0  }
route { driver { cell: "LUT__1282" port: "O" } sink { cell: "LUT__1538" port: "I[3]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__1282" port: "O" } sink { cell: "LUT__1551" port: "I[3]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "LUT__1282" port: "O" } sink { cell: "LUT__1555" port: "I[3]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "LUT__1347" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[0]~FF" port: "CE" } delay_max: 1363 delay_min: 0  }
route { driver { cell: "LUT__1347" port: "O" } sink { cell: "USB_AccessRequest~FF" port: "RE" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__1347" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[1]~FF" port: "CE" } delay_max: 1353 delay_min: 0  }
route { driver { cell: "LUT__1347" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[2]~FF" port: "CE" } delay_max: 1109 delay_min: 0  }
route { driver { cell: "LUT__1347" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[3]~FF" port: "CE" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "LUT__1347" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[4]~FF" port: "CE" } delay_max: 1580 delay_min: 0  }
route { driver { cell: "LUT__1347" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[5]~FF" port: "CE" } delay_max: 795 delay_min: 0  }
route { driver { cell: "LUT__1347" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[6]~FF" port: "CE" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "LUT__1347" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[7]~FF" port: "CE" } delay_max: 1050 delay_min: 0  }
route { driver { cell: "LUT__1347" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[8]~FF" port: "CE" } delay_max: 1125 delay_min: 0  }
route { driver { cell: "LUT__1347" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[9]~FF" port: "CE" } delay_max: 1125 delay_min: 0  }
route { driver { cell: "LUT__1347" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[10]~FF" port: "CE" } delay_max: 1050 delay_min: 0  }
route { driver { cell: "LUT__1347" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[11]~FF" port: "CE" } delay_max: 1353 delay_min: 0  }
route { driver { cell: "LUT__1347" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[12]~FF" port: "CE" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "LUT__1347" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[13]~FF" port: "CE" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "LUT__1347" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[14]~FF" port: "CE" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "LUT__1347" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[15]~FF" port: "CE" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[0]~FF" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "WDATA[0]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[0]~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "WDATA[0]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[0]~FF" port: "O_seq" } sink { cell: "LUT__1465" port: "I[2]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[2]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[1]~FF" port: "I[1]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__1354" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__1357" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__1358" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__1359" port: "I[0]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_cycle_is_active_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[0]~FF" port: "RE" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_cycle_is_active_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[1]~FF" port: "RE" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_cycle_is_active_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[2]~FF" port: "RE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_cycle_is_active_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[3]~FF" port: "RE" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_cycle_is_active_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[4]~FF" port: "RE" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_cycle_is_active_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[5]~FF" port: "RE" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_cycle_is_active_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[6]~FF" port: "RE" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_cycle_is_active_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[7]~FF" port: "RE" } delay_max: 1058 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[2]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__1198" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__1202" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__1204" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "AUX_ADD_CI__USB_RAM_Reg_inst/add_22/i3" port: "cout" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__1351" port: "O" } sink { cell: "USB_RAM_Reg_inst/wr_cycle_is_active_2~FF" port: "CE" } delay_max: 1999 delay_min: 0  }
route { driver { cell: "LUT__1354" port: "O" } sink { cell: "USB_RAM_Reg_inst/wr_cycle_is_active_2~FF" port: "RE" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__1198" port: "I[1]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__1202" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__1204" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__1645" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1357" port: "O" } sink { cell: "FT_WR_Strobe~FF" port: "CE" } delay_max: 1416 delay_min: 0  }
route { driver { cell: "LUT__1357" port: "O" } sink { cell: "FT_DATA_OE~FF" port: "CE" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__1358" port: "O" } sink { cell: "FT_WR_Strobe~FF" port: "RE" } delay_max: 525 delay_min: 0  }
route { driver { cell: "FT_WR_Strobe~FF" port: "O_seq" } sink { cell: "FT_WR_Strobe" port: "outpad" } delay_max: 2205 delay_min: 0  }
route { driver { cell: "LUT__1359" port: "O" } sink { cell: "FT_DATA_OE~FF" port: "RE" } delay_max: 525 delay_min: 0  }
route { driver { cell: "FT_DATA_OE~FF" port: "O_seq" } sink { cell: "FT_DATA_OE" port: "outpad" } delay_max: 3377 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_prog_delay[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/packet_prog_delay[1]~FF" port: "I[1]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[1]~FF" port: "I[1]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[0]~FF" port: "CE" } delay_max: 1064 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "RE" } delay_max: 1363 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[1]~FF" port: "CE" } delay_max: 1338 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[2]~FF" port: "CE" } delay_max: 1338 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[3]~FF" port: "CE" } delay_max: 1064 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[4]~FF" port: "CE" } delay_max: 1064 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[1]~FF" port: "RE" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[2]~FF" port: "RE" } delay_max: 2004 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[3]~FF" port: "RE" } delay_max: 2008 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[4]~FF" port: "RE" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[5]~FF" port: "RE" } delay_max: 1125 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[6]~FF" port: "RE" } delay_max: 1125 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[7]~FF" port: "RE" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[8]~FF" port: "RE" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[9]~FF" port: "RE" } delay_max: 1125 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[10]~FF" port: "RE" } delay_max: 1125 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[11]~FF" port: "RE" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[12]~FF" port: "RE" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[13]~FF" port: "RE" } delay_max: 1125 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[14]~FF" port: "RE" } delay_max: 1125 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[15]~FF" port: "RE" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "LUT__1216" port: "I[2]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "LUT__1217" port: "I[3]" } delay_max: 1069 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "LUT__1219" port: "I[3]" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "LUT__1221" port: "I[3]" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "LUT__1223" port: "I[3]" } delay_max: 1778 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "LUT__1226" port: "I[2]" } delay_max: 1451 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "LUT__1229" port: "I[2]" } delay_max: 1634 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "LUT__1231" port: "I[2]" } delay_max: 1762 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "LUT__1234" port: "I[3]" } delay_max: 1351 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "LUT__1237" port: "I[3]" } delay_max: 1408 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "LUT__1239" port: "I[2]" } delay_max: 1408 delay_min: 0  }
route { driver { cell: "LUT__1360" port: "O" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[0]~FF" port: "RE" } delay_max: 751 delay_min: 0  }
route { driver { cell: "LUT__1360" port: "O" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[1]~FF" port: "RE" } delay_max: 1024 delay_min: 0  }
route { driver { cell: "LUT__1360" port: "O" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[2]~FF" port: "RE" } delay_max: 1024 delay_min: 0  }
route { driver { cell: "LUT__1360" port: "O" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[3]~FF" port: "RE" } delay_max: 751 delay_min: 0  }
route { driver { cell: "LUT__1360" port: "O" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[4]~FF" port: "RE" } delay_max: 751 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_prog_delay[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "I[0]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_prog_delay[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/packet_prog_delay[2]~FF" port: "I[1]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_prog_delay[2]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "I[1]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "CE" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[0]~FF" port: "RE" } delay_max: 481 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "RE" } delay_max: 1050 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[2]~FF" port: "RE" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[3]~FF" port: "RE" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[4]~FF" port: "RE" } delay_max: 1037 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[5]~FF" port: "RE" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[6]~FF" port: "RE" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[7]~FF" port: "RE" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[8]~FF" port: "RE" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[9]~FF" port: "RE" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[10]~FF" port: "RE" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[11]~FF" port: "RE" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[12]~FF" port: "RE" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[13]~FF" port: "RE" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[14]~FF" port: "RE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[15]~FF" port: "RE" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "O_seq" } sink { cell: "LUT__1360" port: "I[0]" } delay_max: 1778 delay_min: 0  }
route { driver { cell: "FT_TX_Enable_n" port: "inpad" } sink { cell: "USB_RAM_Reg_inst/ft_txen~FF" port: "I[1]" } delay_max: 1625 delay_min: 0  }
route { driver { cell: "FT_TX_Enable_n" port: "inpad" } sink { cell: "LUT__1343" port: "I[0]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_txen~FF" port: "O_seq" } sink { cell: "LUT__1349" port: "I[0]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "LUT__1415" port: "O" } sink { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "RE" } delay_max: 1415 delay_min: 0  }
route { driver { cell: "LUT__1415" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt_en~FF" port: "RE" } delay_max: 1146 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[1]~FF" port: "I[1]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__1188" port: "I[0]" } delay_max: 1417 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__1378" port: "I[2]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__1384" port: "I[3]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__1469" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__1471" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__1577" port: "I[2]" } delay_max: 1037 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__1588" port: "I[2]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__1594" port: "I[2]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__1595" port: "I[2]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__1603" port: "I[1]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__1605" port: "I[0]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__1606" port: "I[2]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__1613" port: "I[2]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__1622" port: "I[2]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__1628" port: "I[2]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__1629" port: "I[2]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__1632" port: "I[2]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__1639" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1350" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "CE" } delay_max: 1443 delay_min: 0  }
route { driver { cell: "LUT__1350" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[0]_2~FF" port: "CE" } delay_max: 1353 delay_min: 0  }
route { driver { cell: "LUT__1350" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[1]~FF" port: "CE" } delay_max: 1357 delay_min: 0  }
route { driver { cell: "LUT__1350" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[2]~FF" port: "CE" } delay_max: 1415 delay_min: 0  }
route { driver { cell: "LUT__1350" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[3]~FF" port: "CE" } delay_max: 1415 delay_min: 0  }
route { driver { cell: "LUT__1350" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[4]~FF" port: "CE" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "LUT__1350" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[5]~FF" port: "CE" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "LUT__1350" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[6]~FF" port: "CE" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LUT__1350" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[7]~FF" port: "CE" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "LUT__1350" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[8]~FF" port: "CE" } delay_max: 1113 delay_min: 0  }
route { driver { cell: "LUT__1350" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[9]~FF" port: "CE" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LUT__1350" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[10]~FF" port: "CE" } delay_max: 1315 delay_min: 0  }
route { driver { cell: "LUT__1350" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[11]~FF" port: "CE" } delay_max: 1585 delay_min: 0  }
route { driver { cell: "LUT__1350" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[12]~FF" port: "CE" } delay_max: 1585 delay_min: 0  }
route { driver { cell: "LUT__1350" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[13]~FF" port: "CE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__1350" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[14]~FF" port: "CE" } delay_max: 1332 delay_min: 0  }
route { driver { cell: "LUT__1350" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[15]~FF" port: "CE" } delay_max: 1585 delay_min: 0  }
route { driver { cell: "LUT__1350" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[1]_2~FF" port: "CE" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "LUT__1350" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[2]_2~FF" port: "CE" } delay_max: 1351 delay_min: 0  }
route { driver { cell: "LUT__1350" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[3]_2~FF" port: "CE" } delay_max: 1417 delay_min: 0  }
route { driver { cell: "LUT__1350" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[4]_2~FF" port: "CE" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "LUT__1350" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[5]_2~FF" port: "CE" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "LUT__1350" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[6]_2~FF" port: "CE" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "LUT__1350" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[7]_2~FF" port: "CE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__1350" port: "O" } sink { cell: "LUT__1351" port: "I[2]" } delay_max: 2040 delay_min: 0  }
route { driver { cell: "LUT__1350" port: "O" } sink { cell: "LUT__1360" port: "I[1]" } delay_max: 1332 delay_min: 0  }
route { driver { cell: "LUT__1350" port: "O" } sink { cell: "LUT__1475" port: "I[1]" } delay_max: 1733 delay_min: 0  }
route { driver { cell: "LUT__1350" port: "O" } sink { cell: "LUT__1525" port: "I[3]" } delay_max: 1427 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/output_buffer[0]_2~FF" port: "O_seq" } sink { cell: "FT_DATA_OUT[0]~FF" port: "I[1]" } delay_max: 1137 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/output_buffer[0]_2~FF" port: "O_seq" } sink { cell: "LUT__1342" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "FT_DATA_OUT[0]~FF" port: "O_seq" } sink { cell: "FT_DATA_OUT[0]" port: "outpad" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__1466" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[0]_2~FF" port: "I[0]" } delay_max: 1440 delay_min: 0  }
route { driver { cell: "LUT__1458" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[0]_2~FF" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__1458" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[2]_2~FF" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1458" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[4]_2~FF" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__1458" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[6]_2~FF" port: "I[0]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "LUT__1467" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[0]_2~FF" port: "I[2]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "LUT__1467" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[2]_2~FF" port: "I[3]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "LUT__1467" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[4]_2~FF" port: "I[2]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "LUT__1467" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[6]_2~FF" port: "I[3]" } delay_max: 1415 delay_min: 0  }
route { driver { cell: "LUT__1467" port: "O" } sink { cell: "LUT__1589" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1467" port: "O" } sink { cell: "LUT__1607" port: "I[3]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "LUT__1467" port: "O" } sink { cell: "LUT__1623" port: "I[2]" } delay_max: 1137 delay_min: 0  }
route { driver { cell: "LUT__1467" port: "O" } sink { cell: "LUT__1640" port: "I[2]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__1473" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[0]_2~FF" port: "I[3]" } delay_max: 1037 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__1466" port: "I[2]" } delay_max: 2305 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__1525" port: "I[0]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__1581" port: "I[2]" } delay_max: 1708 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__1593" port: "I[2]" } delay_max: 1999 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__1601" port: "I[2]" } delay_max: 1992 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__1611" port: "I[2]" } delay_max: 2031 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__1619" port: "I[2]" } delay_max: 1721 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__1627" port: "I[2]" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__1636" port: "I[2]" } delay_max: 1994 delay_min: 0  }
route { driver { cell: "LUT__1475" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[0]~FF" port: "CE" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__1475" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1475" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[2]~FF" port: "CE" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1475" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[3]~FF" port: "CE" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__1475" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[4]~FF" port: "CE" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__1475" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[5]~FF" port: "CE" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__1475" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[6]~FF" port: "CE" } delay_max: 1058 delay_min: 0  }
route { driver { cell: "LUT__1475" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[7]~FF" port: "CE" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__1475" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[8]~FF" port: "CE" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__1475" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[9]~FF" port: "CE" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "LUT__1475" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[10]~FF" port: "CE" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LUT__1475" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[11]~FF" port: "CE" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__1475" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[12]~FF" port: "CE" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__1475" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[13]~FF" port: "CE" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__1475" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[14]~FF" port: "CE" } delay_max: 1058 delay_min: 0  }
route { driver { cell: "LUT__1475" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[15]~FF" port: "CE" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__1484" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt_en~FF" port: "CE" } delay_max: 1029 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt_en~FF" port: "O_seq" } sink { cell: "LUT__1475" port: "I[0]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__1512" port: "O" } sink { cell: "USB_RAM_Reg_inst/condition_access_request~FF" port: "I[0]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1491" port: "O" } sink { cell: "USB_RAM_Reg_inst/condition_access_request~FF" port: "I[1]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__1518" port: "O" } sink { cell: "USB_RAM_Reg_inst/condition_access_request~FF" port: "I[2]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__1526" port: "O" } sink { cell: "USB_RAM_Reg_inst/condition_access_request~FF" port: "I[3]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/condition_access_request~FF" port: "O_seq" } sink { cell: "USB_AccessRequest~FF" port: "CE" } delay_max: 1994 delay_min: 0  }
route { driver { cell: "FT_RX_Full_n" port: "inpad" } sink { cell: "USB_RAM_Reg_inst/rxf_delay[0]~FF" port: "I[1]" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "FT_RX_Full_n" port: "inpad" } sink { cell: "LUT__1535" port: "I[0]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "FT_DATA_IN[1]" port: "inpad" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[1]~FF" port: "I[1]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[1]~FF" port: "I[1]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[1]~FF" port: "I[1]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/service_type_l[1]~FF" port: "I[1]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/service_type_h[1]~FF" port: "I[1]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/load_data_l[1]~FF" port: "I[1]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/load_data_h[1]~FF" port: "I[1]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[1]~FF" port: "O_seq" } sink { cell: "LUT__1208" port: "I[1]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[1]~FF" port: "O_seq" } sink { cell: "LUT__1210" port: "I[2]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "FT_DATA_IN[2]" port: "inpad" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[2]~FF" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[2]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "I[1]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[2]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[2]~FF" port: "I[1]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[2]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/service_type_l[2]~FF" port: "I[1]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[2]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/service_type_h[2]~FF" port: "I[1]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[2]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/load_data_l[2]~FF" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[2]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/load_data_h[2]~FF" port: "I[1]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[2]~FF" port: "O_seq" } sink { cell: "LUT__1207" port: "I[3]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[2]~FF" port: "O_seq" } sink { cell: "LUT__1211" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "FT_DATA_IN[3]" port: "inpad" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[3]~FF" port: "I[1]" } delay_max: 2043 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[3]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "I[1]" } delay_max: 1469 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[3]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[3]~FF" port: "I[1]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[3]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/service_type_l[3]~FF" port: "I[1]" } delay_max: 1146 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[3]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/service_type_h[3]~FF" port: "I[1]" } delay_max: 1146 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[3]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/load_data_l[3]~FF" port: "I[1]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[3]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/load_data_h[3]~FF" port: "I[1]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[3]~FF" port: "O_seq" } sink { cell: "LUT__1207" port: "I[0]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[3]~FF" port: "O_seq" } sink { cell: "LUT__1210" port: "I[3]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "FT_DATA_IN[4]" port: "inpad" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[4]~FF" port: "I[1]" } delay_max: 1453 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[4]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "I[1]" } delay_max: 1453 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[4]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[4]~FF" port: "I[1]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[4]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/service_type_l[4]~FF" port: "I[1]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[4]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/service_type_h[4]~FF" port: "I[1]" } delay_max: 1129 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[4]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/load_data_l[4]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[4]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/load_data_h[4]~FF" port: "I[1]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[4]~FF" port: "O_seq" } sink { cell: "LUT__1207" port: "I[2]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[4]~FF" port: "O_seq" } sink { cell: "LUT__1211" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "FT_DATA_IN[5]" port: "inpad" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[5]~FF" port: "I[1]" } delay_max: 1766 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[5]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[5]~FF" port: "I[1]" } delay_max: 1726 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[5]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[5]~FF" port: "I[1]" } delay_max: 1670 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[5]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/service_type_l[5]~FF" port: "I[1]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[5]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/service_type_h[5]~FF" port: "I[1]" } delay_max: 1113 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[5]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/load_data_l[5]~FF" port: "I[1]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[5]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/load_data_h[5]~FF" port: "I[1]" } delay_max: 759 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[5]~FF" port: "O_seq" } sink { cell: "LUT__1207" port: "I[1]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[5]~FF" port: "O_seq" } sink { cell: "LUT__1211" port: "I[3]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "FT_DATA_IN[6]" port: "inpad" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[6]~FF" port: "I[1]" } delay_max: 1445 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[6]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" port: "I[1]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[6]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[6]~FF" port: "I[1]" } delay_max: 1146 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[6]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/service_type_l[6]~FF" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[6]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/service_type_h[6]~FF" port: "I[1]" } delay_max: 1415 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[6]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/load_data_l[6]~FF" port: "I[1]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[6]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/load_data_h[6]~FF" port: "I[1]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[6]~FF" port: "O_seq" } sink { cell: "LUT__1209" port: "I[1]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[6]~FF" port: "O_seq" } sink { cell: "LUT__1211" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "FT_DATA_IN[7]" port: "inpad" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[7]~FF" port: "I[1]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[7]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[7]~FF" port: "I[1]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[7]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[7]~FF" port: "I[1]" } delay_max: 1415 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[7]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/service_type_l[7]~FF" port: "I[1]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[7]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/service_type_h[7]~FF" port: "I[1]" } delay_max: 1415 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[7]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/load_data_l[7]~FF" port: "I[1]" } delay_max: 759 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[7]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/load_data_h[7]~FF" port: "I[1]" } delay_max: 1315 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[7]~FF" port: "O_seq" } sink { cell: "LUT__1209" port: "I[0]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[7]~FF" port: "O_seq" } sink { cell: "LUT__1212" port: "I[0]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__1196" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__1216" port: "I[0]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__1297" port: "I[0]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__1316" port: "I[0]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__1326" port: "I[0]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__1333" port: "I[0]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[2]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__1217" port: "I[0]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__1298" port: "I[0]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__1299" port: "I[1]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__1312" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "AUX_ADD_CI__USB_RAM_Reg_inst/add_52/i3" port: "cout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[2]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[3]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__1219" port: "I[0]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__1298" port: "I[2]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__1299" port: "I[0]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__1312" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[3]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[4]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__1221" port: "I[0]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__1302" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__1312" port: "I[2]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__1333" port: "I[2]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[4]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[5]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__1223" port: "I[0]" } delay_max: 1098 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__1295" port: "I[1]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__1301" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__1312" port: "I[3]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[5]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[6]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__1226" port: "I[0]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__1295" port: "I[0]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__1301" port: "I[2]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__1311" port: "I[0]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[6]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[7]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__1229" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__1294" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__1296" port: "I[1]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__1313" port: "I[0]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__1334" port: "I[0]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[7]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[8]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__1231" port: "I[0]" } delay_max: 1098 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__1291" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__1292" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__1311" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[8]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[9]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__1234" port: "I[0]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__1291" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__1292" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__1313" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[9]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[10]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__1237" port: "I[0]" } delay_max: 1416 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__1293" port: "I[1]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__1306" port: "I[1]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__1313" port: "I[2]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__1334" port: "I[2]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[10]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[11]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[11]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[11]~FF" port: "O_seq" } sink { cell: "LUT__1239" port: "I[0]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[11]~FF" port: "O_seq" } sink { cell: "LUT__1304" port: "I[0]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[11]~FF" port: "O_seq" } sink { cell: "LUT__1307" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[11]~FF" port: "O_seq" } sink { cell: "LUT__1314" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[11]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[12]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[12]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[12]~FF" port: "O_seq" } sink { cell: "LUT__1304" port: "I[2]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[12]~FF" port: "O_seq" } sink { cell: "LUT__1307" port: "I[0]" } delay_max: 1098 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[12]~FF" port: "O_seq" } sink { cell: "LUT__1314" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[12]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[13]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[13]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[13]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[13]~FF" port: "O_seq" } sink { cell: "LUT__1305" port: "I[3]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[13]~FF" port: "O_seq" } sink { cell: "LUT__1308" port: "I[0]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[13]~FF" port: "O_seq" } sink { cell: "LUT__1314" port: "I[2]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[13]~FF" port: "O_seq" } sink { cell: "LUT__1336" port: "I[0]" } delay_max: 1098 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[13]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[14]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[14]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[14]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[14]~FF" port: "O_seq" } sink { cell: "LUT__1305" port: "I[1]" } delay_max: 1098 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[14]~FF" port: "O_seq" } sink { cell: "LUT__1309" port: "I[0]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[14]~FF" port: "O_seq" } sink { cell: "LUT__1314" port: "I[3]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[14]~FF" port: "O_seq" } sink { cell: "LUT__1335" port: "I[2]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[14]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[15]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[15]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[15]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[15]~FF" port: "O_seq" } sink { cell: "LUT__1313" port: "I[3]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[15]~FF" port: "O_seq" } sink { cell: "LUT__1324" port: "I[0]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[15]~FF" port: "O_seq" } sink { cell: "LUT__1336" port: "I[2]" } delay_max: 1415 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[1]~FF" port: "O_seq" } sink { cell: "LUT__1297" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[1]~FF" port: "O_seq" } sink { cell: "LUT__1333" port: "I[1]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[1]~FF" port: "O_seq" } sink { cell: "LUT__1378" port: "I[0]" } delay_max: 1405 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[1]~FF" port: "O_seq" } sink { cell: "LUT__1384" port: "I[0]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[1]~FF" port: "O_seq" } sink { cell: "LUT__1536" port: "I[1]" } delay_max: 1353 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[1]~FF" port: "O_seq" } sink { cell: "LUT__1588" port: "I[0]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__1298" port: "I[1]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__1299" port: "I[3]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__1319" port: "I[0]" } delay_max: 1357 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__1362" port: "I[1]" } delay_max: 1396 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__1364" port: "I[0]" } delay_max: 1113 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__1369" port: "I[1]" } delay_max: 2052 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__1371" port: "I[1]" } delay_max: 1766 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__1373" port: "I[1]" } delay_max: 1669 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__1383" port: "I[1]" } delay_max: 1718 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__1385" port: "I[0]" } delay_max: 1627 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__1386" port: "I[0]" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__1417" port: "I[0]" } delay_max: 2035 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__1422" port: "I[0]" } delay_max: 1735 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__1423" port: "I[1]" } delay_max: 1153 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__1426" port: "I[0]" } delay_max: 1774 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__1432" port: "I[0]" } delay_max: 1766 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__1438" port: "I[0]" } delay_max: 2052 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__1476" port: "I[2]" } delay_max: 1460 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__1499" port: "I[0]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__1596" port: "I[1]" } delay_max: 1417 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__1298" port: "I[3]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__1299" port: "I[2]" } delay_max: 1058 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__1319" port: "I[1]" } delay_max: 1625 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__1362" port: "I[3]" } delay_max: 1396 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__1364" port: "I[1]" } delay_max: 1382 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__1369" port: "I[0]" } delay_max: 1766 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__1371" port: "I[0]" } delay_max: 1718 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__1373" port: "I[0]" } delay_max: 2039 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__1383" port: "I[2]" } delay_max: 1778 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__1385" port: "I[1]" } delay_max: 1363 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__1417" port: "I[1]" } delay_max: 1766 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__1423" port: "I[3]" } delay_max: 1766 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__1426" port: "I[1]" } delay_max: 1766 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__1432" port: "I[1]" } delay_max: 2035 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__1438" port: "I[1]" } delay_max: 1766 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__1480" port: "I[2]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__1486" port: "I[0]" } delay_max: 1726 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__1498" port: "I[0]" } delay_max: 2008 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__1500" port: "I[0]" } delay_max: 1029 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__1501" port: "I[0]" } delay_max: 1029 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__1606" port: "I[0]" } delay_max: 1146 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "O_seq" } sink { cell: "LUT__1302" port: "I[2]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "O_seq" } sink { cell: "LUT__1317" port: "I[1]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "O_seq" } sink { cell: "LUT__1333" port: "I[3]" } delay_max: 1401 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "O_seq" } sink { cell: "LUT__1365" port: "I[1]" } delay_max: 1445 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "O_seq" } sink { cell: "LUT__1368" port: "I[0]" } delay_max: 1460 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "O_seq" } sink { cell: "LUT__1371" port: "I[2]" } delay_max: 1766 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "O_seq" } sink { cell: "LUT__1377" port: "I[0]" } delay_max: 1153 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "O_seq" } sink { cell: "LUT__1388" port: "I[1]" } delay_max: 1783 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "O_seq" } sink { cell: "LUT__1420" port: "I[0]" } delay_max: 1455 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "O_seq" } sink { cell: "LUT__1424" port: "I[1]" } delay_max: 1443 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "O_seq" } sink { cell: "LUT__1426" port: "I[2]" } delay_max: 1153 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "O_seq" } sink { cell: "LUT__1429" port: "I[0]" } delay_max: 2036 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "O_seq" } sink { cell: "LUT__1486" port: "I[1]" } delay_max: 2008 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "O_seq" } sink { cell: "LUT__1498" port: "I[1]" } delay_max: 2012 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "O_seq" } sink { cell: "LUT__1501" port: "I[3]" } delay_max: 1029 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "O_seq" } sink { cell: "LUT__1541" port: "I[2]" } delay_max: 1401 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "O_seq" } sink { cell: "LUT__1615" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[5]~FF" port: "O_seq" } sink { cell: "LUT__1295" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[5]~FF" port: "O_seq" } sink { cell: "LUT__1301" port: "I[1]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[5]~FF" port: "O_seq" } sink { cell: "LUT__1317" port: "I[2]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[5]~FF" port: "O_seq" } sink { cell: "LUT__1363" port: "I[3]" } delay_max: 2036 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[5]~FF" port: "O_seq" } sink { cell: "LUT__1366" port: "I[3]" } delay_max: 1718 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[5]~FF" port: "O_seq" } sink { cell: "LUT__1367" port: "I[1]" } delay_max: 1455 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[5]~FF" port: "O_seq" } sink { cell: "LUT__1368" port: "I[1]" } delay_max: 2052 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[5]~FF" port: "O_seq" } sink { cell: "LUT__1371" port: "I[3]" } delay_max: 1712 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[5]~FF" port: "O_seq" } sink { cell: "LUT__1387" port: "I[0]" } delay_max: 1455 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[5]~FF" port: "O_seq" } sink { cell: "LUT__1420" port: "I[1]" } delay_max: 2052 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[5]~FF" port: "O_seq" } sink { cell: "LUT__1427" port: "I[1]" } delay_max: 1778 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[5]~FF" port: "O_seq" } sink { cell: "LUT__1429" port: "I[1]" } delay_max: 1460 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[5]~FF" port: "O_seq" } sink { cell: "LUT__1486" port: "I[2]" } delay_max: 1403 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[5]~FF" port: "O_seq" } sink { cell: "LUT__1498" port: "I[2]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[5]~FF" port: "O_seq" } sink { cell: "LUT__1544" port: "I[2]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[5]~FF" port: "O_seq" } sink { cell: "LUT__1622" port: "I[0]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" port: "O_seq" } sink { cell: "LUT__1295" port: "I[2]" } delay_max: 1058 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" port: "O_seq" } sink { cell: "LUT__1301" port: "I[3]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" port: "O_seq" } sink { cell: "LUT__1321" port: "I[0]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" port: "O_seq" } sink { cell: "LUT__1363" port: "I[1]" } delay_max: 1397 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" port: "O_seq" } sink { cell: "LUT__1366" port: "I[0]" } delay_max: 1397 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" port: "O_seq" } sink { cell: "LUT__1368" port: "I[2]" } delay_max: 1460 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" port: "O_seq" } sink { cell: "LUT__1372" port: "I[0]" } delay_max: 1718 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" port: "O_seq" } sink { cell: "LUT__1382" port: "I[1]" } delay_max: 1153 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" port: "O_seq" } sink { cell: "LUT__1421" port: "I[1]" } delay_max: 1408 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" port: "O_seq" } sink { cell: "LUT__1425" port: "I[0]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" port: "O_seq" } sink { cell: "LUT__1429" port: "I[2]" } delay_max: 2048 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" port: "O_seq" } sink { cell: "LUT__1431" port: "I[0]" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" port: "O_seq" } sink { cell: "LUT__1487" port: "I[1]" } delay_max: 1996 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" port: "O_seq" } sink { cell: "LUT__1492" port: "I[0]" } delay_max: 1743 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" port: "O_seq" } sink { cell: "LUT__1495" port: "I[0]" } delay_max: 1996 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" port: "O_seq" } sink { cell: "LUT__1496" port: "I[2]" } delay_max: 1416 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" port: "O_seq" } sink { cell: "LUT__1550" port: "I[1]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" port: "O_seq" } sink { cell: "LUT__1630" port: "I[1]" } delay_max: 1416 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[7]~FF" port: "O_seq" } sink { cell: "LUT__1294" port: "I[0]" } delay_max: 1315 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[7]~FF" port: "O_seq" } sink { cell: "LUT__1296" port: "I[0]" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[7]~FF" port: "O_seq" } sink { cell: "LUT__1321" port: "I[1]" } delay_max: 1625 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[7]~FF" port: "O_seq" } sink { cell: "LUT__1334" port: "I[1]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[7]~FF" port: "O_seq" } sink { cell: "LUT__1368" port: "I[3]" } delay_max: 1443 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[7]~FF" port: "O_seq" } sink { cell: "LUT__1372" port: "I[3]" } delay_max: 1955 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[7]~FF" port: "O_seq" } sink { cell: "LUT__1381" port: "I[0]" } delay_max: 1955 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[7]~FF" port: "O_seq" } sink { cell: "LUT__1430" port: "I[0]" } delay_max: 1766 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[7]~FF" port: "O_seq" } sink { cell: "LUT__1431" port: "I[3]" } delay_max: 2039 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[7]~FF" port: "O_seq" } sink { cell: "LUT__1487" port: "I[2]" } delay_max: 2008 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[7]~FF" port: "O_seq" } sink { cell: "LUT__1492" port: "I[1]" } delay_max: 759 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[7]~FF" port: "O_seq" } sink { cell: "LUT__1494" port: "I[0]" } delay_max: 1315 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[7]~FF" port: "O_seq" } sink { cell: "LUT__1496" port: "I[1]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[7]~FF" port: "O_seq" } sink { cell: "LUT__1554" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[7]~FF" port: "O_seq" } sink { cell: "LUT__1639" port: "I[0]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[1]~FF" port: "O_seq" } sink { cell: "LUT__1291" port: "I[3]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[1]~FF" port: "O_seq" } sink { cell: "LUT__1292" port: "I[2]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[1]~FF" port: "O_seq" } sink { cell: "LUT__1320" port: "I[0]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[1]~FF" port: "O_seq" } sink { cell: "LUT__1369" port: "I[3]" } delay_max: 1766 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[1]~FF" port: "O_seq" } sink { cell: "LUT__1374" port: "I[3]" } delay_max: 1681 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[1]~FF" port: "O_seq" } sink { cell: "LUT__1391" port: "I[2]" } delay_max: 2366 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[1]~FF" port: "O_seq" } sink { cell: "LUT__1435" port: "I[0]" } delay_max: 1686 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[1]~FF" port: "O_seq" } sink { cell: "LUT__1485" port: "I[0]" } delay_max: 1403 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[1]~FF" port: "O_seq" } sink { cell: "LUT__1506" port: "I[0]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[1]~FF" port: "O_seq" } sink { cell: "LUT__1508" port: "I[2]" } delay_max: 1601 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[1]~FF" port: "O_seq" } sink { cell: "LUT__1560" port: "I[2]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[1]~FF" port: "O_seq" } sink { cell: "LUT__1588" port: "I[1]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[2]~FF" port: "O_seq" } sink { cell: "LUT__1293" port: "I[0]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[2]~FF" port: "O_seq" } sink { cell: "LUT__1306" port: "I[0]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[2]~FF" port: "O_seq" } sink { cell: "LUT__1320" port: "I[1]" } delay_max: 1469 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[2]~FF" port: "O_seq" } sink { cell: "LUT__1334" port: "I[3]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[2]~FF" port: "O_seq" } sink { cell: "LUT__1370" port: "I[3]" } delay_max: 2052 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[2]~FF" port: "O_seq" } sink { cell: "LUT__1394" port: "I[0]" } delay_max: 1766 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[2]~FF" port: "O_seq" } sink { cell: "LUT__1397" port: "I[2]" } delay_max: 1445 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[2]~FF" port: "O_seq" } sink { cell: "LUT__1399" port: "I[0]" } delay_max: 2035 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[2]~FF" port: "O_seq" } sink { cell: "LUT__1402" port: "I[0]" } delay_max: 1443 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[2]~FF" port: "O_seq" } sink { cell: "LUT__1417" port: "I[2]" } delay_max: 1783 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[2]~FF" port: "O_seq" } sink { cell: "LUT__1485" port: "I[1]" } delay_max: 1689 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[2]~FF" port: "O_seq" } sink { cell: "LUT__1505" port: "I[0]" } delay_max: 1591 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[2]~FF" port: "O_seq" } sink { cell: "LUT__1508" port: "I[1]" } delay_max: 1674 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[2]~FF" port: "O_seq" } sink { cell: "LUT__1563" port: "I[2]" } delay_max: 1037 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[2]~FF" port: "O_seq" } sink { cell: "LUT__1595" port: "I[0]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[3]~FF" port: "O_seq" } sink { cell: "LUT__1304" port: "I[1]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[3]~FF" port: "O_seq" } sink { cell: "LUT__1307" port: "I[3]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[3]~FF" port: "O_seq" } sink { cell: "LUT__1318" port: "I[1]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[3]~FF" port: "O_seq" } sink { cell: "LUT__1394" port: "I[1]" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[3]~FF" port: "O_seq" } sink { cell: "LUT__1398" port: "I[0]" } delay_max: 1625 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[3]~FF" port: "O_seq" } sink { cell: "LUT__1402" port: "I[1]" } delay_max: 1357 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[3]~FF" port: "O_seq" } sink { cell: "LUT__1419" port: "I[1]" } delay_max: 1641 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[3]~FF" port: "O_seq" } sink { cell: "LUT__1485" port: "I[2]" } delay_max: 2012 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[3]~FF" port: "O_seq" } sink { cell: "LUT__1507" port: "I[2]" } delay_max: 1995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[3]~FF" port: "O_seq" } sink { cell: "LUT__1566" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[3]~FF" port: "O_seq" } sink { cell: "LUT__1606" port: "I[1]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[4]~FF" port: "O_seq" } sink { cell: "LUT__1304" port: "I[3]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[4]~FF" port: "O_seq" } sink { cell: "LUT__1307" port: "I[2]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[4]~FF" port: "O_seq" } sink { cell: "LUT__1318" port: "I[2]" } delay_max: 1131 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[4]~FF" port: "O_seq" } sink { cell: "LUT__1395" port: "I[3]" } delay_max: 1714 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[4]~FF" port: "O_seq" } sink { cell: "LUT__1402" port: "I[2]" } delay_max: 1783 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[4]~FF" port: "O_seq" } sink { cell: "LUT__1416" port: "I[0]" } delay_max: 2035 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[4]~FF" port: "O_seq" } sink { cell: "LUT__1491" port: "I[1]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[4]~FF" port: "O_seq" } sink { cell: "LUT__1510" port: "I[1]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[4]~FF" port: "O_seq" } sink { cell: "LUT__1513" port: "I[0]" } delay_max: 1674 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[4]~FF" port: "O_seq" } sink { cell: "LUT__1569" port: "I[2]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[4]~FF" port: "O_seq" } sink { cell: "LUT__1613" port: "I[1]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[5]~FF" port: "O_seq" } sink { cell: "LUT__1305" port: "I[2]" } delay_max: 1332 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[5]~FF" port: "O_seq" } sink { cell: "LUT__1308" port: "I[2]" } delay_max: 1674 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[5]~FF" port: "O_seq" } sink { cell: "LUT__1318" port: "I[3]" } delay_max: 1131 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[5]~FF" port: "O_seq" } sink { cell: "LUT__1336" port: "I[1]" } delay_max: 1315 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[5]~FF" port: "O_seq" } sink { cell: "LUT__1403" port: "I[0]" } delay_max: 1113 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[5]~FF" port: "O_seq" } sink { cell: "LUT__1409" port: "I[2]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[5]~FF" port: "O_seq" } sink { cell: "LUT__1414" port: "I[1]" } delay_max: 1681 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[5]~FF" port: "O_seq" } sink { cell: "LUT__1451" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[5]~FF" port: "O_seq" } sink { cell: "LUT__1490" port: "I[0]" } delay_max: 1672 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[5]~FF" port: "O_seq" } sink { cell: "LUT__1514" port: "I[0]" } delay_max: 1674 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[5]~FF" port: "O_seq" } sink { cell: "LUT__1516" port: "I[1]" } delay_max: 1674 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[5]~FF" port: "O_seq" } sink { cell: "LUT__1572" port: "I[2]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[5]~FF" port: "O_seq" } sink { cell: "LUT__1622" port: "I[1]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[6]~FF" port: "O_seq" } sink { cell: "LUT__1279" port: "I[2]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[6]~FF" port: "O_seq" } sink { cell: "LUT__1305" port: "I[0]" } delay_max: 1689 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[6]~FF" port: "O_seq" } sink { cell: "LUT__1309" port: "I[2]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[6]~FF" port: "O_seq" } sink { cell: "LUT__1321" port: "I[2]" } delay_max: 1129 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[6]~FF" port: "O_seq" } sink { cell: "LUT__1335" port: "I[3]" } delay_max: 1058 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[6]~FF" port: "O_seq" } sink { cell: "LUT__1408" port: "I[0]" } delay_max: 1357 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[6]~FF" port: "O_seq" } sink { cell: "LUT__1410" port: "I[1]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[6]~FF" port: "O_seq" } sink { cell: "LUT__1411" port: "I[2]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[6]~FF" port: "O_seq" } sink { cell: "LUT__1413" port: "I[3]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[6]~FF" port: "O_seq" } sink { cell: "LUT__1515" port: "I[0]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[6]~FF" port: "O_seq" } sink { cell: "LUT__1517" port: "I[1]" } delay_max: 1674 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[6]~FF" port: "O_seq" } sink { cell: "LUT__1523" port: "I[0]" } delay_max: 1685 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[6]~FF" port: "O_seq" } sink { cell: "LUT__1629" port: "I[0]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[7]~FF" port: "O_seq" } sink { cell: "LUT__1284" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[7]~FF" port: "O_seq" } sink { cell: "LUT__1321" port: "I[3]" } delay_max: 1129 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[7]~FF" port: "O_seq" } sink { cell: "LUT__1324" port: "I[2]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[7]~FF" port: "O_seq" } sink { cell: "LUT__1336" port: "I[3]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[7]~FF" port: "O_seq" } sink { cell: "LUT__1410" port: "I[2]" } delay_max: 1452 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[7]~FF" port: "O_seq" } sink { cell: "LUT__1411" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[7]~FF" port: "O_seq" } sink { cell: "LUT__1413" port: "I[0]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[7]~FF" port: "O_seq" } sink { cell: "LUT__1518" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[7]~FF" port: "O_seq" } sink { cell: "LUT__1524" port: "I[3]" } delay_max: 1601 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[7]~FF" port: "O_seq" } sink { cell: "LUT__1639" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[1]~FF" port: "O_seq" } sink { cell: "LUT__1266" port: "I[3]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[1]~FF" port: "O_seq" } sink { cell: "LUT__1460" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[1]~FF" port: "O_seq" } sink { cell: "LUT__1534" port: "I[0]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[1]~FF" port: "O_seq" } sink { cell: "LUT__1577" port: "I[0]" } delay_max: 1131 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[2]~FF" port: "O_seq" } sink { cell: "LUT__1266" port: "I[0]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[2]~FF" port: "O_seq" } sink { cell: "LUT__1460" port: "I[2]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[2]~FF" port: "O_seq" } sink { cell: "LUT__1477" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[2]~FF" port: "O_seq" } sink { cell: "LUT__1594" port: "I[0]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[3]~FF" port: "O_seq" } sink { cell: "LUT__1264" port: "I[2]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[3]~FF" port: "O_seq" } sink { cell: "LUT__1481" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[3]~FF" port: "O_seq" } sink { cell: "LUT__1607" port: "I[1]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[4]~FF" port: "O_seq" } sink { cell: "LUT__1264" port: "I[0]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[4]~FF" port: "O_seq" } sink { cell: "LUT__1540" port: "I[0]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[4]~FF" port: "O_seq" } sink { cell: "LUT__1612" port: "I[1]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[5]~FF" port: "O_seq" } sink { cell: "LUT__1266" port: "I[2]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[5]~FF" port: "O_seq" } sink { cell: "LUT__1460" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[5]~FF" port: "O_seq" } sink { cell: "LUT__1545" port: "I[1]" } delay_max: 1405 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[5]~FF" port: "O_seq" } sink { cell: "LUT__1623" port: "I[1]" } delay_max: 1416 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[6]~FF" port: "O_seq" } sink { cell: "LUT__1266" port: "I[1]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[6]~FF" port: "O_seq" } sink { cell: "LUT__1460" port: "I[3]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[6]~FF" port: "O_seq" } sink { cell: "LUT__1549" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[6]~FF" port: "O_seq" } sink { cell: "LUT__1628" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[7]~FF" port: "O_seq" } sink { cell: "LUT__1263" port: "I[2]" } delay_max: 1131 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[7]~FF" port: "O_seq" } sink { cell: "LUT__1553" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[7]~FF" port: "O_seq" } sink { cell: "LUT__1638" port: "I[1]" } delay_max: 1453 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[1]~FF" port: "O_seq" } sink { cell: "LUT__1265" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[1]~FF" port: "O_seq" } sink { cell: "LUT__1459" port: "I[3]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[1]~FF" port: "O_seq" } sink { cell: "LUT__1560" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[1]~FF" port: "O_seq" } sink { cell: "LUT__1577" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[2]~FF" port: "O_seq" } sink { cell: "LUT__1265" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[2]~FF" port: "O_seq" } sink { cell: "LUT__1459" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[2]~FF" port: "O_seq" } sink { cell: "LUT__1563" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[2]~FF" port: "O_seq" } sink { cell: "LUT__1594" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[3]~FF" port: "O_seq" } sink { cell: "LUT__1263" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[3]~FF" port: "O_seq" } sink { cell: "LUT__1566" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[3]~FF" port: "O_seq" } sink { cell: "LUT__1602" port: "I[0]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[4]~FF" port: "O_seq" } sink { cell: "LUT__1263" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[4]~FF" port: "O_seq" } sink { cell: "LUT__1569" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[4]~FF" port: "O_seq" } sink { cell: "LUT__1614" port: "I[0]" } delay_max: 1405 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[5]~FF" port: "O_seq" } sink { cell: "LUT__1265" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[5]~FF" port: "O_seq" } sink { cell: "LUT__1459" port: "I[2]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[5]~FF" port: "O_seq" } sink { cell: "LUT__1572" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[5]~FF" port: "O_seq" } sink { cell: "LUT__1621" port: "I[0]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[6]~FF" port: "O_seq" } sink { cell: "LUT__1265" port: "I[3]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[6]~FF" port: "O_seq" } sink { cell: "LUT__1279" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[6]~FF" port: "O_seq" } sink { cell: "LUT__1459" port: "I[1]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[6]~FF" port: "O_seq" } sink { cell: "LUT__1628" port: "I[1]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[7]~FF" port: "O_seq" } sink { cell: "LUT__1263" port: "I[3]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[7]~FF" port: "O_seq" } sink { cell: "LUT__1284" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[7]~FF" port: "O_seq" } sink { cell: "LUT__1632" port: "I[0]" } delay_max: 1405 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/load_data_l[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "WDATA[11]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/load_data_l[2]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "WDATA[10]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/load_data_l[3]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "WDATA[11]" } delay_max: 1069 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/load_data_l[4]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "WDATA[10]" } delay_max: 1408 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/load_data_l[5]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "WDATA[11]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/load_data_l[6]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "WDATA[10]" } delay_max: 1407 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/load_data_l[7]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "WDATA[11]" } delay_max: 1766 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/load_data_h[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "WDATA[11]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/load_data_h[2]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "WDATA[10]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/load_data_h[3]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "WDATA[11]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/load_data_h[4]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "WDATA[10]" } delay_max: 1416 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/load_data_h[5]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "WDATA[11]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/load_data_h[6]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "WDATA[10]" } delay_max: 1416 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/load_data_h[7]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "WDATA[11]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "Dual_Port_RAM_inst/ram__D$2" port: "RDATA[11]" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[1]~FF" port: "I[1]" } delay_max: 1098 delay_min: 0  }
route { driver { cell: "LUT__1538" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[1]~FF" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[1]~FF" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "WDATA[1]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[1]~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "WDATA[1]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[1]~FF" port: "O_seq" } sink { cell: "LUT__1580" port: "I[2]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "Dual_Port_RAM_inst/ram__D$2" port: "RDATA[12]" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[2]~FF" port: "I[1]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__1281" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[2]~FF" port: "I[2]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "LUT__1281" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[3]~FF" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1281" port: "O" } sink { cell: "LUT__1282" port: "I[1]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__1281" port: "O" } sink { cell: "LUT__1547" port: "I[2]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1478" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[2]~FF" port: "I[3]" } delay_max: 1146 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[2]~FF" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "WDATA[2]" } delay_max: 1401 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[2]~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "WDATA[0]" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[2]~FF" port: "O_seq" } sink { cell: "LUT__1592" port: "I[1]" } delay_max: 1416 delay_min: 0  }
route { driver { cell: "Dual_Port_RAM_inst/ram__D$2" port: "RDATA[13]" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[3]~FF" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__1482" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[3]~FF" port: "I[3]" } delay_max: 1131 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[3]~FF" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "WDATA[3]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[3]~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "WDATA[1]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[3]~FF" port: "O_seq" } sink { cell: "LUT__1600" port: "I[1]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__1542" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[4]~FF" port: "I[1]" } delay_max: 1712 delay_min: 0  }
route { driver { cell: "Dual_Port_RAM_inst/ram__D$2" port: "RDATA[15]" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[4]~FF" port: "I[2]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[4]~FF" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "WDATA[4]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[4]~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "WDATA[0]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[4]~FF" port: "O_seq" } sink { cell: "LUT__1610" port: "I[2]" } delay_max: 1416 delay_min: 0  }
route { driver { cell: "LUT__1545" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[5]~FF" port: "I[0]" } delay_max: 1718 delay_min: 0  }
route { driver { cell: "LUT__1546" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[5]~FF" port: "I[1]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "LUT__1547" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[5]~FF" port: "I[2]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[5]~FF" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "WDATA[5]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[5]~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "WDATA[1]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[5]~FF" port: "O_seq" } sink { cell: "LUT__1618" port: "I[2]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "Dual_Port_RAM_inst/ram__D$2" port: "RDATA[17]" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[6]~FF" port: "I[1]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "LUT__1551" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[6]~FF" port: "I[2]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[6]~FF" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "WDATA[6]" } delay_max: 1460 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[6]~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "WDATA[0]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[6]~FF" port: "O_seq" } sink { cell: "LUT__1626" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "Dual_Port_RAM_inst/ram__D$2" port: "RDATA[18]" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[7]~FF" port: "I[1]" } delay_max: 1416 delay_min: 0  }
route { driver { cell: "LUT__1555" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[7]~FF" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[7]~FF" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "WDATA[7]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[7]~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "WDATA[1]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[7]~FF" port: "O_seq" } sink { cell: "LUT__1635" port: "I[2]" } delay_max: 1131 delay_min: 0  }
route { driver { cell: "LUT__1558" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[8]~FF" port: "I[0]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "Dual_Port_RAM_inst/ram__D$1" port: "RDATA[10]" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[8]~FF" port: "I[2]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[8]~FF" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "WDATA[0]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[8]~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "WDATA[0]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[8]~FF" port: "O_seq" } sink { cell: "LUT__1464" port: "I[2]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1561" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[9]~FF" port: "I[0]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "Dual_Port_RAM_inst/ram__D$1" port: "RDATA[11]" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[9]~FF" port: "I[2]" } delay_max: 1125 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[9]~FF" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "WDATA[1]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[9]~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "WDATA[1]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[9]~FF" port: "O_seq" } sink { cell: "LUT__1579" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__1564" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[10]~FF" port: "I[0]" } delay_max: 1766 delay_min: 0  }
route { driver { cell: "Dual_Port_RAM_inst/ram__D$1" port: "RDATA[12]" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[10]~FF" port: "I[2]" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[10]~FF" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "WDATA[2]" } delay_max: 1416 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[10]~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "WDATA[0]" } delay_max: 1422 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[10]~FF" port: "O_seq" } sink { cell: "LUT__1591" port: "I[2]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__1567" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[11]~FF" port: "I[0]" } delay_max: 2052 delay_min: 0  }
route { driver { cell: "Dual_Port_RAM_inst/ram__D$1" port: "RDATA[13]" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[11]~FF" port: "I[2]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[11]~FF" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "WDATA[3]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[11]~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "WDATA[1]" } delay_max: 1761 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[11]~FF" port: "O_seq" } sink { cell: "LUT__1599" port: "I[2]" } delay_max: 1416 delay_min: 0  }
route { driver { cell: "LUT__1570" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[12]~FF" port: "I[0]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "Dual_Port_RAM_inst/ram__D$1" port: "RDATA[15]" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[12]~FF" port: "I[2]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[12]~FF" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "WDATA[4]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[12]~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "WDATA[0]" } delay_max: 1395 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[12]~FF" port: "O_seq" } sink { cell: "LUT__1609" port: "I[2]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__1573" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[13]~FF" port: "I[0]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "Dual_Port_RAM_inst/ram__D$1" port: "RDATA[16]" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[13]~FF" port: "I[2]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[13]~FF" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "WDATA[5]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[13]~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "WDATA[1]" } delay_max: 1761 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[13]~FF" port: "O_seq" } sink { cell: "LUT__1617" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1280" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[14]~FF" port: "I[0]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "Dual_Port_RAM_inst/ram__D$1" port: "RDATA[17]" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[14]~FF" port: "I[2]" } delay_max: 1415 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[14]~FF" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "WDATA[6]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[14]~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "WDATA[0]" } delay_max: 1069 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[14]~FF" port: "O_seq" } sink { cell: "LUT__1625" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1285" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[15]~FF" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "Dual_Port_RAM_inst/ram__D$1" port: "RDATA[18]" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[15]~FF" port: "I[2]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[15]~FF" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "WDATA[7]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[15]~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "WDATA[1]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[15]~FF" port: "O_seq" } sink { cell: "LUT__1634" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__1353" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__1356" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[1]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[2]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__1354" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__1357" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__1358" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__1359" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[2]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[3]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[3]~FF" port: "O_seq" } sink { cell: "LUT__1353" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[3]~FF" port: "O_seq" } sink { cell: "LUT__1356" port: "I[0]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[3]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[4]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[4]~FF" port: "O_seq" } sink { cell: "LUT__1352" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[4]~FF" port: "O_seq" } sink { cell: "LUT__1355" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[4]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[5]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[5]~FF" port: "O_seq" } sink { cell: "LUT__1352" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[5]~FF" port: "O_seq" } sink { cell: "LUT__1355" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[5]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[6]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[6]~FF" port: "O_seq" } sink { cell: "LUT__1352" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[6]~FF" port: "O_seq" } sink { cell: "LUT__1355" port: "I[2]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[6]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[7]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[7]~FF" port: "O_seq" } sink { cell: "LUT__1352" port: "I[2]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[7]~FF" port: "O_seq" } sink { cell: "LUT__1355" port: "I[3]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_cnt[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__1350" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_cnt[1]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_cnt[2]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__1350" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_cnt[2]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_cnt[3]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__1349" port: "I[1]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_cnt[3]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_cnt[4]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__1349" port: "I[2]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__1188" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__1378" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__1384" port: "I[2]" } delay_max: 1401 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__1469" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__1471" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__1576" port: "I[1]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__1587" port: "I[0]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__1595" port: "I[1]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__1603" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__1613" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__1629" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[2]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__1362" port: "I[2]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__1386" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__1422" port: "I[2]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__1467" port: "I[1]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__1472" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__1642" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "AUX_ADD_CI__USB_RAM_Reg_inst/add_181/i3" port: "cout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[2]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[3]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__1362" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__1383" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__1385" port: "I[2]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__1423" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__1467" port: "I[0]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__1472" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__1642" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[4]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__1377" port: "I[1]" } delay_max: 1037 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__1388" port: "I[0]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__1424" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__1453" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "AUX_ADD_CI__USB_RAM_Reg_inst/add_181/i5" port: "cout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[4]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[5]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__1363" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__1366" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__1387" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__1427" port: "I[0]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__1453" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[5]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[6]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__1363" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__1366" port: "I[1]" } delay_max: 1401 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__1382" port: "I[0]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__1421" port: "I[0]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__1425" port: "I[1]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__1453" port: "I[2]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[6]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[7]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__1372" port: "I[2]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__1381" port: "I[1]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__1430" port: "I[2]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__1431" port: "I[2]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__1453" port: "I[3]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[7]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[8]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__1375" port: "I[3]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__1392" port: "I[3]" } delay_max: 1417 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__1436" port: "I[0]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__1454" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[8]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[9]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__1374" port: "I[2]" } delay_max: 1098 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__1393" port: "I[0]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__1435" port: "I[1]" } delay_max: 1098 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__1440" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__1454" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[9]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[10]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__1370" port: "I[2]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__1400" port: "I[1]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__1439" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__1443" port: "I[0]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__1454" port: "I[2]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[10]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[11]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[11]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[11]~FF" port: "O_seq" } sink { cell: "LUT__1398" port: "I[1]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[11]~FF" port: "O_seq" } sink { cell: "LUT__1405" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[11]~FF" port: "O_seq" } sink { cell: "LUT__1419" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[11]~FF" port: "O_seq" } sink { cell: "LUT__1454" port: "I[3]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[11]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[12]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[12]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[12]~FF" port: "O_seq" } sink { cell: "LUT__1396" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[12]~FF" port: "O_seq" } sink { cell: "LUT__1405" port: "I[0]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[12]~FF" port: "O_seq" } sink { cell: "LUT__1416" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[12]~FF" port: "O_seq" } sink { cell: "LUT__1445" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[12]~FF" port: "O_seq" } sink { cell: "LUT__1447" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[12]~FF" port: "O_seq" } sink { cell: "LUT__1452" port: "I[0]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[12]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[13]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[13]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[13]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[13]~FF" port: "O_seq" } sink { cell: "LUT__1403" port: "I[1]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[13]~FF" port: "O_seq" } sink { cell: "LUT__1409" port: "I[1]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[13]~FF" port: "O_seq" } sink { cell: "LUT__1451" port: "I[0]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[13]~FF" port: "O_seq" } sink { cell: "LUT__1452" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[13]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[14]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[14]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[14]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[14]~FF" port: "O_seq" } sink { cell: "LUT__1408" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[14]~FF" port: "O_seq" } sink { cell: "LUT__1410" port: "I[0]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[14]~FF" port: "O_seq" } sink { cell: "LUT__1411" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[14]~FF" port: "O_seq" } sink { cell: "LUT__1413" port: "I[2]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[14]~FF" port: "O_seq" } sink { cell: "LUT__1452" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[14]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[15]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[15]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[15]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[15]~FF" port: "O_seq" } sink { cell: "LUT__1410" port: "I[3]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[15]~FF" port: "O_seq" } sink { cell: "LUT__1411" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[15]~FF" port: "O_seq" } sink { cell: "LUT__1413" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[15]~FF" port: "O_seq" } sink { cell: "LUT__1452" port: "I[3]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/output_buffer[1]_2~FF" port: "O_seq" } sink { cell: "FT_DATA_OUT[1]~FF" port: "I[1]" } delay_max: 1451 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/output_buffer[1]_2~FF" port: "O_seq" } sink { cell: "LUT__1537" port: "I[1]" } delay_max: 1417 delay_min: 0  }
route { driver { cell: "FT_DATA_OUT[1]~FF" port: "O_seq" } sink { cell: "FT_DATA_OUT[1]" port: "outpad" } delay_max: 1363 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/output_buffer[2]_2~FF" port: "O_seq" } sink { cell: "FT_DATA_OUT[2]~FF" port: "I[1]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/output_buffer[2]_2~FF" port: "O_seq" } sink { cell: "LUT__1476" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "FT_DATA_OUT[2]~FF" port: "O_seq" } sink { cell: "FT_DATA_OUT[2]" port: "outpad" } delay_max: 1351 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/output_buffer[3]_2~FF" port: "O_seq" } sink { cell: "FT_DATA_OUT[3]~FF" port: "I[1]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/output_buffer[3]_2~FF" port: "O_seq" } sink { cell: "LUT__1480" port: "I[0]" } delay_max: 1098 delay_min: 0  }
route { driver { cell: "FT_DATA_OUT[3]~FF" port: "O_seq" } sink { cell: "FT_DATA_OUT[3]" port: "outpad" } delay_max: 2088 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/output_buffer[4]_2~FF" port: "O_seq" } sink { cell: "FT_DATA_OUT[4]~FF" port: "I[1]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/output_buffer[4]_2~FF" port: "O_seq" } sink { cell: "LUT__1541" port: "I[0]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "FT_DATA_OUT[4]~FF" port: "O_seq" } sink { cell: "FT_DATA_OUT[4]" port: "outpad" } delay_max: 1417 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/output_buffer[5]_2~FF" port: "O_seq" } sink { cell: "FT_DATA_OUT[5]~FF" port: "I[1]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/output_buffer[5]_2~FF" port: "O_seq" } sink { cell: "LUT__1544" port: "I[0]" } delay_max: 1098 delay_min: 0  }
route { driver { cell: "FT_DATA_OUT[5]~FF" port: "O_seq" } sink { cell: "FT_DATA_OUT[5]" port: "outpad" } delay_max: 2092 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/output_buffer[6]_2~FF" port: "O_seq" } sink { cell: "FT_DATA_OUT[6]~FF" port: "I[1]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/output_buffer[6]_2~FF" port: "O_seq" } sink { cell: "LUT__1549" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "FT_DATA_OUT[6]~FF" port: "O_seq" } sink { cell: "FT_DATA_OUT[6]" port: "outpad" } delay_max: 1774 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/output_buffer[7]_2~FF" port: "O_seq" } sink { cell: "FT_DATA_OUT[7]~FF" port: "I[1]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/output_buffer[7]_2~FF" port: "O_seq" } sink { cell: "LUT__1553" port: "I[0]" } delay_max: 1125 delay_min: 0  }
route { driver { cell: "FT_DATA_OUT[7]~FF" port: "O_seq" } sink { cell: "FT_DATA_OUT[7]" port: "outpad" } delay_max: 1774 delay_min: 0  }
route { driver { cell: "LUT__1582" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[1]_2~FF" port: "I[0]" } delay_max: 1125 delay_min: 0  }
route { driver { cell: "LUT__1586" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[1]_2~FF" port: "I[1]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "LUT__1586" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[5]_2~FF" port: "I[1]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "LUT__1578" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[1]_2~FF" port: "I[2]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "LUT__1589" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[1]_2~FF" port: "I[3]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__1593" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[2]_2~FF" port: "I[1]" } delay_max: 1774 delay_min: 0  }
route { driver { cell: "LUT__1596" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[2]_2~FF" port: "I[2]" } delay_max: 1037 delay_min: 0  }
route { driver { cell: "LUT__1601" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[3]_2~FF" port: "I[0]" } delay_max: 1766 delay_min: 0  }
route { driver { cell: "LUT__1598" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[3]_2~FF" port: "I[1]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "LUT__1604" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[3]_2~FF" port: "I[2]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "LUT__1607" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[3]_2~FF" port: "I[3]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1611" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[4]_2~FF" port: "I[0]" } delay_max: 1761 delay_min: 0  }
route { driver { cell: "LUT__1615" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[4]_2~FF" port: "I[3]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__1620" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[5]_2~FF" port: "I[0]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "LUT__1621" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[5]_2~FF" port: "I[2]" } delay_max: 1037 delay_min: 0  }
route { driver { cell: "LUT__1623" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[5]_2~FF" port: "I[3]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__1627" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[6]_2~FF" port: "I[1]" } delay_max: 2028 delay_min: 0  }
route { driver { cell: "LUT__1630" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[6]_2~FF" port: "I[2]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__1637" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[7]_2~FF" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1633" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[7]_2~FF" port: "I[1]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__1638" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[7]_2~FF" port: "I[2]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__1640" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[7]_2~FF" port: "I[3]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__1216" port: "I[1]" } delay_max: 1351 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__1217" port: "I[1]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__1218" port: "I[0]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__1225" port: "I[0]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__1228" port: "I[0]" } delay_max: 1634 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__1230" port: "I[0]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__1233" port: "I[0]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__1236" port: "I[0]" } delay_max: 1397 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__1241" port: "I[1]" } delay_max: 1762 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__1462" port: "I[0]" } delay_max: 1708 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__1463" port: "I[1]" } delay_max: 1982 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__1525" port: "I[1]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[2]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__1217" port: "I[2]" } delay_max: 1109 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__1218" port: "I[1]" } delay_max: 1137 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__1224" port: "I[0]" } delay_max: 1415 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__1243" port: "I[1]" } delay_max: 1712 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__1245" port: "I[1]" } delay_max: 1451 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__1247" port: "I[0]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__1250" port: "I[0]" } delay_max: 1460 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__1499" port: "I[1]" } delay_max: 1037 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__1521" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[2]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[3]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__1219" port: "I[1]" } delay_max: 1137 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__1220" port: "I[0]" } delay_max: 1125 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__1224" port: "I[1]" } delay_max: 1415 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__1245" port: "I[2]" } delay_max: 1451 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__1247" port: "I[1]" } delay_max: 1714 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__1250" port: "I[1]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__1500" port: "I[1]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__1521" port: "I[1]" } delay_max: 1098 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[3]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[4]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__1221" port: "I[1]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__1222" port: "I[0]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__1224" port: "I[2]" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__1247" port: "I[2]" } delay_max: 1714 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__1250" port: "I[2]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__1501" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__1521" port: "I[2]" } delay_max: 1098 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[4]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[5]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__1223" port: "I[1]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__1224" port: "I[3]" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__1250" port: "I[3]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__1503" port: "I[0]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__1522" port: "I[0]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[5]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[6]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__1225" port: "I[2]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__1227" port: "I[0]" } delay_max: 2035 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__1253" port: "I[1]" } delay_max: 2036 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__1495" port: "I[2]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__1522" port: "I[1]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[6]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[7]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__1228" port: "I[2]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__1230" port: "I[1]" } delay_max: 1714 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__1232" port: "I[0]" } delay_max: 2052 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__1255" port: "I[1]" } delay_max: 2048 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__1257" port: "I[0]" } delay_max: 1440 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__1494" port: "I[1]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__1496" port: "I[0]" } delay_max: 1137 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__1521" port: "I[3]" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[7]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[8]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__1230" port: "I[3]" } delay_max: 1714 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__1232" port: "I[1]" } delay_max: 2048 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__1257" port: "I[2]" } delay_max: 1714 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__1502" port: "I[0]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__1504" port: "I[0]" } delay_max: 1125 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__1520" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[8]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[9]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__1234" port: "I[1]" } delay_max: 1685 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__1235" port: "I[0]" } delay_max: 1634 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__1260" port: "I[1]" } delay_max: 1708 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__1506" port: "I[2]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__1520" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[9]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[10]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__1237" port: "I[1]" } delay_max: 1137 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__1238" port: "I[0]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__1261" port: "I[1]" } delay_max: 1712 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__1262" port: "I[0]" } delay_max: 1395 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__1505" port: "I[1]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__1508" port: "I[0]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__1520" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[10]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[11]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[11]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[11]~FF" port: "O_seq" } sink { cell: "LUT__1238" port: "I[2]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[11]~FF" port: "O_seq" } sink { cell: "LUT__1262" port: "I[3]" } delay_max: 1395 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[11]~FF" port: "O_seq" } sink { cell: "LUT__1509" port: "I[3]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[11]~FF" port: "O_seq" } sink { cell: "LUT__1511" port: "I[1]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[11]~FF" port: "O_seq" } sink { cell: "LUT__1522" port: "I[2]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[11]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[12]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[12]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[12]~FF" port: "O_seq" } sink { cell: "LUT__1491" port: "I[0]" } delay_max: 1417 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[12]~FF" port: "O_seq" } sink { cell: "LUT__1510" port: "I[0]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[12]~FF" port: "O_seq" } sink { cell: "LUT__1519" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[12]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[13]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[13]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[13]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[13]~FF" port: "O_seq" } sink { cell: "LUT__1490" port: "I[1]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[13]~FF" port: "O_seq" } sink { cell: "LUT__1516" port: "I[0]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[13]~FF" port: "O_seq" } sink { cell: "LUT__1519" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[13]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[14]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[14]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[14]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[14]~FF" port: "O_seq" } sink { cell: "LUT__1517" port: "I[0]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[14]~FF" port: "O_seq" } sink { cell: "LUT__1519" port: "I[2]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[14]~FF" port: "O_seq" } sink { cell: "LUT__1523" port: "I[2]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[14]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[15]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[15]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[15]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[15]~FF" port: "O_seq" } sink { cell: "LUT__1518" port: "I[0]" } delay_max: 1401 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[15]~FF" port: "O_seq" } sink { cell: "LUT__1519" port: "I[3]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[15]~FF" port: "O_seq" } sink { cell: "LUT__1524" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RDATA[10]" } sink { cell: "dev_sel[1]~FF" port: "I[0]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RDATA[10]" } sink { cell: "LUT__1186" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RDATA[10]" } sink { cell: "LUT__1625" port: "I[3]" } delay_max: 1405 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RDATA[10]" } sink { cell: "dev_sel[1]~FF" port: "I[1]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RDATA[10]" } sink { cell: "LUT__1185" port: "I[3]" } delay_max: 1137 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RDATA[10]" } sink { cell: "LUT__1609" port: "I[1]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "LUT__1643" port: "O" } sink { cell: "dev_sel[1]~FF" port: "I[3]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "quartz_clk" port: "inpad" } sink { cell: "GPIO[1]" port: "outpad" } delay_max: 4718 delay_min: 0  }
route { driver { cell: "LUT__1654" port: "O" } sink { cell: "FT_RD_Strobe_n" port: "outpad" } delay_max: 751 delay_min: 0  }
route { driver { cell: "clk100" port: "inpad" } sink { cell: "GPIO[2]" port: "outpad" } delay_max: 3447 delay_min: 0  }
route { driver { cell: "clk100" port: "inpad" } sink { cell: "CLKBUF__0" port: "IO_in" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__1655" port: "O" } sink { cell: "LedG" port: "outpad" } delay_max: 1719 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RDATA[11]" } sink { cell: "LUT__1185" port: "I[0]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RDATA[11]" } sink { cell: "LUT__1579" port: "I[1]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RDATA[10]" } sink { cell: "LUT__1185" port: "I[1]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RDATA[10]" } sink { cell: "LUT__1591" port: "I[1]" } delay_max: 1452 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RDATA[10]" } sink { cell: "LUT__1643" port: "I[1]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RDATA[11]" } sink { cell: "LUT__1185" port: "I[2]" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RDATA[11]" } sink { cell: "LUT__1599" port: "I[1]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RDATA[11]" } sink { cell: "LUT__1643" port: "I[2]" } delay_max: 1469 delay_min: 0  }
route { driver { cell: "LUT__1242" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "RADDR[0]" } delay_max: 1451 delay_min: 0  }
route { driver { cell: "LUT__1242" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "WADDR[0]" } delay_max: 1408 delay_min: 0  }
route { driver { cell: "LUT__1242" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "RADDR[0]" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "LUT__1242" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "WADDR[0]" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "LUT__1242" port: "O" } sink { cell: "LUT__1243" port: "I[0]" } delay_max: 1674 delay_min: 0  }
route { driver { cell: "LUT__1242" port: "O" } sink { cell: "LUT__1274" port: "I[0]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "LUT__1242" port: "O" } sink { cell: "LUT__1278" port: "I[2]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "LUT__1242" port: "O" } sink { cell: "LUT__1340" port: "I[0]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__1242" port: "O" } sink { cell: "LUT__1344" port: "I[3]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "LUT__1242" port: "O" } sink { cell: "LUT__1348" port: "I[1]" } delay_max: 1672 delay_min: 0  }
route { driver { cell: "LUT__1242" port: "O" } sink { cell: "LUT__1535" port: "I[1]" } delay_max: 1137 delay_min: 0  }
route { driver { cell: "LUT__1244" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "RADDR[1]" } delay_max: 1714 delay_min: 0  }
route { driver { cell: "LUT__1244" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "WADDR[1]" } delay_max: 1397 delay_min: 0  }
route { driver { cell: "LUT__1244" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "RADDR[1]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "LUT__1244" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "WADDR[1]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "LUT__1244" port: "O" } sink { cell: "LUT__1245" port: "I[0]" } delay_max: 1601 delay_min: 0  }
route { driver { cell: "LUT__1244" port: "O" } sink { cell: "LUT__1275" port: "I[2]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__1244" port: "O" } sink { cell: "LUT__1276" port: "I[1]" } delay_max: 1417 delay_min: 0  }
route { driver { cell: "LUT__1244" port: "O" } sink { cell: "LUT__1340" port: "I[1]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "LUT__1246" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "RADDR[2]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "LUT__1246" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "WADDR[2]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "LUT__1246" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "RADDR[2]" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "LUT__1246" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "WADDR[2]" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "LUT__1246" port: "O" } sink { cell: "LUT__1248" port: "I[1]" } delay_max: 1058 delay_min: 0  }
route { driver { cell: "LUT__1246" port: "O" } sink { cell: "LUT__1276" port: "I[2]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__1249" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "RADDR[3]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "LUT__1249" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "WADDR[3]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__1249" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "RADDR[3]" } delay_max: 1452 delay_min: 0  }
route { driver { cell: "LUT__1249" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "WADDR[3]" } delay_max: 1452 delay_min: 0  }
route { driver { cell: "LUT__1249" port: "O" } sink { cell: "LUT__1251" port: "I[1]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "LUT__1249" port: "O" } sink { cell: "LUT__1273" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1249" port: "O" } sink { cell: "LUT__1277" port: "I[0]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__1252" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "RADDR[4]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "LUT__1252" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "WADDR[4]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__1252" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "RADDR[4]" } delay_max: 1129 delay_min: 0  }
route { driver { cell: "LUT__1252" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "WADDR[4]" } delay_max: 1354 delay_min: 0  }
route { driver { cell: "LUT__1252" port: "O" } sink { cell: "LUT__1253" port: "I[0]" } delay_max: 1689 delay_min: 0  }
route { driver { cell: "LUT__1252" port: "O" } sink { cell: "LUT__1273" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1252" port: "O" } sink { cell: "LUT__1277" port: "I[1]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__1254" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "RADDR[5]" } delay_max: 1401 delay_min: 0  }
route { driver { cell: "LUT__1254" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "WADDR[5]" } delay_max: 1401 delay_min: 0  }
route { driver { cell: "LUT__1254" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "RADDR[5]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__1254" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "WADDR[5]" } delay_max: 1131 delay_min: 0  }
route { driver { cell: "LUT__1254" port: "O" } sink { cell: "LUT__1255" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__1256" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "RADDR[6]" } delay_max: 1717 delay_min: 0  }
route { driver { cell: "LUT__1256" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "WADDR[6]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "LUT__1256" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "RADDR[6]" } delay_max: 1405 delay_min: 0  }
route { driver { cell: "LUT__1256" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "WADDR[6]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "LUT__1256" port: "O" } sink { cell: "LUT__1258" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__1240" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "RADDR[11]" } delay_max: 1634 delay_min: 0  }
route { driver { cell: "LUT__1240" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "WADDR[11]" } delay_max: 1372 delay_min: 0  }
route { driver { cell: "LUT__1240" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "RADDR[11]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "LUT__1240" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "WADDR[11]" } delay_max: 1646 delay_min: 0  }
route { driver { cell: "LUT__1240" port: "O" } sink { cell: "LUT__1241" port: "I[0]" } delay_max: 1029 delay_min: 0  }
route { driver { cell: "LUT__1240" port: "O" } sink { cell: "LUT__1275" port: "I[1]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__1240" port: "O" } sink { cell: "LUT__1276" port: "I[0]" } delay_max: 1137 delay_min: 0  }
route { driver { cell: "LUT__1240" port: "O" } sink { cell: "LUT__1341" port: "I[3]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__1575" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "WE" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "LUT__1575" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "WE" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "Dual_Port_RAM_inst/ram__D$2" port: "RDATA[16]" } sink { cell: "LUT__1547" port: "I[1]" } delay_max: 1405 delay_min: 0  }
route { driver { cell: "LUT__1221" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RADDR[0]" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "LUT__1221" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RADDR[0]" } delay_max: 1633 delay_min: 0  }
route { driver { cell: "LUT__1221" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "RADDR[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__1221" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RADDR[0]" } delay_max: 1999 delay_min: 0  }
route { driver { cell: "LUT__1221" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RADDR[0]" } delay_max: 1064 delay_min: 0  }
route { driver { cell: "LUT__1221" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RADDR[0]" } delay_max: 1363 delay_min: 0  }
route { driver { cell: "LUT__1221" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RADDR[0]" } delay_max: 1589 delay_min: 0  }
route { driver { cell: "LUT__1221" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RADDR[0]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "LUT__1223" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RADDR[1]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "LUT__1223" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RADDR[1]" } delay_max: 1668 delay_min: 0  }
route { driver { cell: "LUT__1223" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "RADDR[1]" } delay_max: 1991 delay_min: 0  }
route { driver { cell: "LUT__1223" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RADDR[1]" } delay_max: 1580 delay_min: 0  }
route { driver { cell: "LUT__1223" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RADDR[1]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "LUT__1223" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RADDR[1]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "LUT__1223" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RADDR[1]" } delay_max: 1597 delay_min: 0  }
route { driver { cell: "LUT__1223" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RADDR[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__1226" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RADDR[2]" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "LUT__1226" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RADDR[2]" } delay_max: 1633 delay_min: 0  }
route { driver { cell: "LUT__1226" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "RADDR[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__1226" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RADDR[2]" } delay_max: 1999 delay_min: 0  }
route { driver { cell: "LUT__1226" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RADDR[2]" } delay_max: 1064 delay_min: 0  }
route { driver { cell: "LUT__1226" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RADDR[2]" } delay_max: 1363 delay_min: 0  }
route { driver { cell: "LUT__1226" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RADDR[2]" } delay_max: 1589 delay_min: 0  }
route { driver { cell: "LUT__1226" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RADDR[2]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "LUT__1229" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RADDR[3]" } delay_max: 1666 delay_min: 0  }
route { driver { cell: "LUT__1229" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RADDR[3]" } delay_max: 1637 delay_min: 0  }
route { driver { cell: "LUT__1229" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "RADDR[3]" } delay_max: 2165 delay_min: 0  }
route { driver { cell: "LUT__1229" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RADDR[3]" } delay_max: 1936 delay_min: 0  }
route { driver { cell: "LUT__1229" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RADDR[3]" } delay_max: 1896 delay_min: 0  }
route { driver { cell: "LUT__1229" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RADDR[3]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "LUT__1229" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RADDR[3]" } delay_max: 1622 delay_min: 0  }
route { driver { cell: "LUT__1229" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RADDR[3]" } delay_max: 1353 delay_min: 0  }
route { driver { cell: "LUT__1231" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RADDR[4]" } delay_max: 1109 delay_min: 0  }
route { driver { cell: "LUT__1231" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RADDR[4]" } delay_max: 1064 delay_min: 0  }
route { driver { cell: "LUT__1231" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "RADDR[4]" } delay_max: 1378 delay_min: 0  }
route { driver { cell: "LUT__1231" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RADDR[4]" } delay_max: 1378 delay_min: 0  }
route { driver { cell: "LUT__1231" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RADDR[4]" } delay_max: 1109 delay_min: 0  }
route { driver { cell: "LUT__1231" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RADDR[4]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "LUT__1231" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RADDR[4]" } delay_max: 1378 delay_min: 0  }
route { driver { cell: "LUT__1231" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RADDR[4]" } delay_max: 1109 delay_min: 0  }
route { driver { cell: "LUT__1234" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RADDR[5]" } delay_max: 1415 delay_min: 0  }
route { driver { cell: "LUT__1234" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RADDR[5]" } delay_max: 1991 delay_min: 0  }
route { driver { cell: "LUT__1234" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "RADDR[5]" } delay_max: 1982 delay_min: 0  }
route { driver { cell: "LUT__1234" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RADDR[5]" } delay_max: 1685 delay_min: 0  }
route { driver { cell: "LUT__1234" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RADDR[5]" } delay_max: 1712 delay_min: 0  }
route { driver { cell: "LUT__1234" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RADDR[5]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "LUT__1234" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RADDR[5]" } delay_max: 1580 delay_min: 0  }
route { driver { cell: "LUT__1234" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RADDR[5]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "LUT__1237" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RADDR[6]" } delay_max: 1664 delay_min: 0  }
route { driver { cell: "LUT__1237" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RADDR[6]" } delay_max: 1633 delay_min: 0  }
route { driver { cell: "LUT__1237" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "RADDR[6]" } delay_max: 1608 delay_min: 0  }
route { driver { cell: "LUT__1237" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RADDR[6]" } delay_max: 1934 delay_min: 0  }
route { driver { cell: "LUT__1237" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RADDR[6]" } delay_max: 1338 delay_min: 0  }
route { driver { cell: "LUT__1237" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RADDR[6]" } delay_max: 1363 delay_min: 0  }
route { driver { cell: "LUT__1237" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RADDR[6]" } delay_max: 1852 delay_min: 0  }
route { driver { cell: "LUT__1237" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RADDR[6]" } delay_max: 1580 delay_min: 0  }
route { driver { cell: "LUT__1239" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RADDR[7]" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "LUT__1239" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RADDR[7]" } delay_max: 1633 delay_min: 0  }
route { driver { cell: "LUT__1239" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "RADDR[7]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__1239" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RADDR[7]" } delay_max: 1999 delay_min: 0  }
route { driver { cell: "LUT__1239" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RADDR[7]" } delay_max: 1064 delay_min: 0  }
route { driver { cell: "LUT__1239" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RADDR[7]" } delay_max: 1363 delay_min: 0  }
route { driver { cell: "LUT__1239" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RADDR[7]" } delay_max: 1589 delay_min: 0  }
route { driver { cell: "LUT__1239" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RADDR[7]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "LUT__1248" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "WADDR[0]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__1248" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "WADDR[0]" } delay_max: 1401 delay_min: 0  }
route { driver { cell: "LUT__1248" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "WADDR[0]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "LUT__1248" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "WADDR[0]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "LUT__1248" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "WADDR[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1248" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "WADDR[0]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__1248" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "WADDR[0]" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "LUT__1248" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "WADDR[0]" } delay_max: 1357 delay_min: 0  }
route { driver { cell: "LUT__1251" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "WADDR[1]" } delay_max: 1417 delay_min: 0  }
route { driver { cell: "LUT__1251" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "WADDR[1]" } delay_max: 1351 delay_min: 0  }
route { driver { cell: "LUT__1251" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "WADDR[1]" } delay_max: 1580 delay_min: 0  }
route { driver { cell: "LUT__1251" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "WADDR[1]" } delay_max: 1681 delay_min: 0  }
route { driver { cell: "LUT__1251" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "WADDR[1]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "LUT__1251" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "WADDR[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__1251" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "WADDR[1]" } delay_max: 1681 delay_min: 0  }
route { driver { cell: "LUT__1251" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "WADDR[1]" } delay_max: 1412 delay_min: 0  }
route { driver { cell: "LUT__1216" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RADDR[9]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__1216" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RADDR[9]" } delay_max: 1894 delay_min: 0  }
route { driver { cell: "LUT__1216" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "RADDR[9]" } delay_max: 1681 delay_min: 0  }
route { driver { cell: "LUT__1216" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RADDR[9]" } delay_max: 1351 delay_min: 0  }
route { driver { cell: "LUT__1216" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RADDR[9]" } delay_max: 1412 delay_min: 0  }
route { driver { cell: "LUT__1216" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RADDR[9]" } delay_max: 1634 delay_min: 0  }
route { driver { cell: "LUT__1216" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RADDR[9]" } delay_max: 1666 delay_min: 0  }
route { driver { cell: "LUT__1216" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RADDR[9]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__1253" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "WADDR[2]" } delay_max: 1351 delay_min: 0  }
route { driver { cell: "LUT__1253" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "WADDR[2]" } delay_max: 1717 delay_min: 0  }
route { driver { cell: "LUT__1253" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "WADDR[2]" } delay_max: 1396 delay_min: 0  }
route { driver { cell: "LUT__1253" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "WADDR[2]" } delay_max: 1620 delay_min: 0  }
route { driver { cell: "LUT__1253" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "WADDR[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__1253" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "WADDR[2]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "LUT__1253" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "WADDR[2]" } delay_max: 2031 delay_min: 0  }
route { driver { cell: "LUT__1253" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "WADDR[2]" } delay_max: 1761 delay_min: 0  }
route { driver { cell: "LUT__1217" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RADDR[10]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__1217" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RADDR[10]" } delay_max: 1064 delay_min: 0  }
route { driver { cell: "LUT__1217" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "RADDR[10]" } delay_max: 1677 delay_min: 0  }
route { driver { cell: "LUT__1217" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RADDR[10]" } delay_max: 1353 delay_min: 0  }
route { driver { cell: "LUT__1217" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RADDR[10]" } delay_max: 1408 delay_min: 0  }
route { driver { cell: "LUT__1217" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RADDR[10]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "LUT__1217" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RADDR[10]" } delay_max: 1717 delay_min: 0  }
route { driver { cell: "LUT__1217" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RADDR[10]" } delay_max: 1405 delay_min: 0  }
route { driver { cell: "LUT__1255" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "WADDR[3]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "LUT__1255" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "WADDR[3]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "LUT__1255" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "WADDR[3]" } delay_max: 1396 delay_min: 0  }
route { driver { cell: "LUT__1255" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "WADDR[3]" } delay_max: 1637 delay_min: 0  }
route { driver { cell: "LUT__1255" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "WADDR[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__1255" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "WADDR[3]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "LUT__1255" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "WADDR[3]" } delay_max: 2048 delay_min: 0  }
route { driver { cell: "LUT__1255" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "WADDR[3]" } delay_max: 1778 delay_min: 0  }
route { driver { cell: "LUT__1219" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RADDR[11]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "LUT__1219" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RADDR[11]" } delay_max: 1681 delay_min: 0  }
route { driver { cell: "LUT__1219" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "RADDR[11]" } delay_max: 1338 delay_min: 0  }
route { driver { cell: "LUT__1219" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RADDR[11]" } delay_max: 2004 delay_min: 0  }
route { driver { cell: "LUT__1219" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RADDR[11]" } delay_max: 1069 delay_min: 0  }
route { driver { cell: "LUT__1219" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RADDR[11]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "LUT__1219" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RADDR[11]" } delay_max: 1580 delay_min: 0  }
route { driver { cell: "LUT__1219" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RADDR[11]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "LUT__1258" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "WADDR[4]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "LUT__1258" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "WADDR[4]" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "LUT__1258" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "WADDR[4]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "LUT__1258" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "WADDR[4]" } delay_max: 1064 delay_min: 0  }
route { driver { cell: "LUT__1258" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "WADDR[4]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1258" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "WADDR[4]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "LUT__1258" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "WADDR[4]" } delay_max: 2043 delay_min: 0  }
route { driver { cell: "LUT__1258" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "WADDR[4]" } delay_max: 1774 delay_min: 0  }
route { driver { cell: "LUT__1260" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "WADDR[5]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__1260" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "WADDR[5]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "LUT__1260" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "WADDR[5]" } delay_max: 1415 delay_min: 0  }
route { driver { cell: "LUT__1260" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "WADDR[5]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "LUT__1260" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "WADDR[5]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "LUT__1260" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "WADDR[5]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1260" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "WADDR[5]" } delay_max: 1401 delay_min: 0  }
route { driver { cell: "LUT__1260" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "WADDR[5]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__1261" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "WADDR[6]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "LUT__1261" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "WADDR[6]" } delay_max: 1307 delay_min: 0  }
route { driver { cell: "LUT__1261" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "WADDR[6]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "LUT__1261" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "WADDR[6]" } delay_max: 1717 delay_min: 0  }
route { driver { cell: "LUT__1261" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "WADDR[6]" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "LUT__1261" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "WADDR[6]" } delay_max: 1037 delay_min: 0  }
route { driver { cell: "LUT__1261" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "WADDR[6]" } delay_max: 1396 delay_min: 0  }
route { driver { cell: "LUT__1261" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "WADDR[6]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__1262" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "WADDR[7]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "LUT__1262" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "WADDR[7]" } delay_max: 1593 delay_min: 0  }
route { driver { cell: "LUT__1262" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "WADDR[7]" } delay_max: 1681 delay_min: 0  }
route { driver { cell: "LUT__1262" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "WADDR[7]" } delay_max: 2004 delay_min: 0  }
route { driver { cell: "LUT__1262" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "WADDR[7]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "LUT__1262" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "WADDR[7]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "LUT__1262" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "WADDR[7]" } delay_max: 1666 delay_min: 0  }
route { driver { cell: "LUT__1262" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "WADDR[7]" } delay_max: 1396 delay_min: 0  }
route { driver { cell: "LUT__1289" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "WE" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "LUT__1289" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "WE" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "LUT__1289" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "WE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__1289" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "WE" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "LUT__1289" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "WE" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__1289" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "WE" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "LUT__1289" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "WE" } delay_max: 1714 delay_min: 0  }
route { driver { cell: "LUT__1289" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "WE" } delay_max: 1445 delay_min: 0  }
route { driver { cell: "LUT__1241" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "WADDR[9]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1241" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "WADDR[9]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "LUT__1241" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "WADDR[9]" } delay_max: 1109 delay_min: 0  }
route { driver { cell: "LUT__1241" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "WADDR[9]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "LUT__1241" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "WADDR[9]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__1241" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "WADDR[9]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1241" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "WADDR[9]" } delay_max: 1109 delay_min: 0  }
route { driver { cell: "LUT__1241" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "WADDR[9]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__1288" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RE" } delay_max: 1415 delay_min: 0  }
route { driver { cell: "LUT__1288" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RE" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "LUT__1288" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "RE" } delay_max: 1438 delay_min: 0  }
route { driver { cell: "LUT__1288" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RE" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "LUT__1288" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RE" } delay_max: 1712 delay_min: 0  }
route { driver { cell: "LUT__1288" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RE" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "LUT__1288" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RE" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__1288" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RE" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "LUT__1243" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "WADDR[10]" } delay_max: 1416 delay_min: 0  }
route { driver { cell: "LUT__1243" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "WADDR[10]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "LUT__1243" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "WADDR[10]" } delay_max: 1415 delay_min: 0  }
route { driver { cell: "LUT__1243" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "WADDR[10]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "LUT__1243" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "WADDR[10]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "LUT__1243" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "WADDR[10]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1243" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "WADDR[10]" } delay_max: 1401 delay_min: 0  }
route { driver { cell: "LUT__1243" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "WADDR[10]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__1245" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "WADDR[11]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__1245" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "WADDR[11]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__1245" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "WADDR[11]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "LUT__1245" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "WADDR[11]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "LUT__1245" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "WADDR[11]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__1245" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "WADDR[11]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1245" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "WADDR[11]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "LUT__1245" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "WADDR[11]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RDATA[0]" } sink { cell: "LUT__1280" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RDATA[1]" } sink { cell: "LUT__1285" port: "I[1]" } delay_max: 1058 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RDATA[11]" } sink { cell: "LUT__1186" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RDATA[11]" } sink { cell: "LUT__1634" port: "I[3]" } delay_max: 1098 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RDATA[11]" } sink { cell: "LUT__1643" port: "I[3]" } delay_max: 1415 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RDATA[0]" } sink { cell: "LUT__1478" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RDATA[1]" } sink { cell: "LUT__1482" port: "I[1]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RDATA[10]" } sink { cell: "LUT__1244" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RDATA[10]" } sink { cell: "LUT__1272" port: "I[3]" } delay_max: 1416 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RDATA[10]" } sink { cell: "LUT__1592" port: "I[3]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RDATA[11]" } sink { cell: "LUT__1246" port: "I[1]" } delay_max: 1416 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RDATA[11]" } sink { cell: "LUT__1272" port: "I[0]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RDATA[11]" } sink { cell: "LUT__1275" port: "I[0]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RDATA[11]" } sink { cell: "LUT__1341" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RDATA[11]" } sink { cell: "LUT__1600" port: "I[3]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "RDATA[0]" } sink { cell: "LUT__1542" port: "I[2]" } delay_max: 1766 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "RDATA[1]" } sink { cell: "LUT__1546" port: "I[2]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "RDATA[10]" } sink { cell: "LUT__1249" port: "I[1]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "RDATA[10]" } sink { cell: "LUT__1610" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "RDATA[11]" } sink { cell: "LUT__1252" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "RDATA[11]" } sink { cell: "LUT__1618" port: "I[1]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RDATA[0]" } sink { cell: "LUT__1345" port: "I[2]" } delay_max: 1415 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RDATA[1]" } sink { cell: "LUT__1538" port: "I[1]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RDATA[10]" } sink { cell: "LUT__1240" port: "I[1]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RDATA[10]" } sink { cell: "LUT__1272" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RDATA[10]" } sink { cell: "LUT__1465" port: "I[1]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RDATA[11]" } sink { cell: "LUT__1242" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RDATA[11]" } sink { cell: "LUT__1580" port: "I[1]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RDATA[0]" } sink { cell: "LUT__1551" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RDATA[1]" } sink { cell: "LUT__1555" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RDATA[10]" } sink { cell: "LUT__1254" port: "I[1]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RDATA[10]" } sink { cell: "LUT__1271" port: "I[1]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RDATA[10]" } sink { cell: "LUT__1626" port: "I[1]" } delay_max: 1050 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RDATA[11]" } sink { cell: "LUT__1256" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RDATA[11]" } sink { cell: "LUT__1271" port: "I[0]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RDATA[11]" } sink { cell: "LUT__1635" port: "I[1]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RDATA[0]" } sink { cell: "LUT__1558" port: "I[1]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RDATA[1]" } sink { cell: "LUT__1561" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RDATA[10]" } sink { cell: "LUT__1186" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RDATA[10]" } sink { cell: "LUT__1259" port: "I[0]" } delay_max: 1405 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RDATA[10]" } sink { cell: "LUT__1289" port: "I[1]" } delay_max: 1415 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RDATA[10]" } sink { cell: "LUT__1348" port: "I[0]" } delay_max: 1146 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RDATA[10]" } sink { cell: "LUT__1464" port: "I[1]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RDATA[0]" } sink { cell: "LUT__1564" port: "I[1]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RDATA[1]" } sink { cell: "LUT__1567" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RDATA[0]" } sink { cell: "LUT__1570" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RDATA[1]" } sink { cell: "LUT__1573" port: "I[1]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "LUT__1188" port: "O" } sink { cell: "LUT__1470" port: "I[2]" } delay_max: 1416 delay_min: 0  }
route { driver { cell: "LUT__1188" port: "O" } sink { cell: "LUT__1614" port: "I[2]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__1188" port: "O" } sink { cell: "LUT__1638" port: "I[2]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "LUT__1188" port: "O" } sink { cell: "LUT__1642" port: "I[2]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__1188" port: "O" } sink { cell: "AUX_ADD_CI__USB_RAM_Reg_inst/add_181/i3" port: "I[0]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "LUT__1196" port: "O" } sink { cell: "AUX_ADD_CI__USB_RAM_Reg_inst/add_52/i3" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1198" port: "O" } sink { cell: "LUT__1200" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1198" port: "O" } sink { cell: "LUT__1206" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__1199" port: "O" } sink { cell: "LUT__1200" port: "I[2]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__1199" port: "O" } sink { cell: "LUT__1201" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1201" port: "O" } sink { cell: "LUT__1202" port: "I[2]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1201" port: "O" } sink { cell: "LUT__1205" port: "I[2]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__1201" port: "O" } sink { cell: "LUT__1206" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1204" port: "O" } sink { cell: "LUT__1205" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1207" port: "O" } sink { cell: "LUT__1209" port: "I[2]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__1208" port: "O" } sink { cell: "LUT__1209" port: "I[3]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__1210" port: "O" } sink { cell: "LUT__1212" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1211" port: "O" } sink { cell: "LUT__1212" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1218" port: "O" } sink { cell: "LUT__1219" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1218" port: "O" } sink { cell: "LUT__1220" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__1220" port: "O" } sink { cell: "LUT__1221" port: "I[2]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1220" port: "O" } sink { cell: "LUT__1222" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1222" port: "O" } sink { cell: "LUT__1223" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1224" port: "O" } sink { cell: "LUT__1225" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1224" port: "O" } sink { cell: "LUT__1227" port: "I[1]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__1224" port: "O" } sink { cell: "LUT__1253" port: "I[2]" } delay_max: 1363 delay_min: 0  }
route { driver { cell: "LUT__1225" port: "O" } sink { cell: "LUT__1226" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1227" port: "O" } sink { cell: "LUT__1228" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__1227" port: "O" } sink { cell: "LUT__1230" port: "I[2]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__1227" port: "O" } sink { cell: "LUT__1232" port: "I[2]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "LUT__1227" port: "O" } sink { cell: "LUT__1255" port: "I[2]" } delay_max: 1405 delay_min: 0  }
route { driver { cell: "LUT__1227" port: "O" } sink { cell: "LUT__1257" port: "I[1]" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "LUT__1228" port: "O" } sink { cell: "LUT__1229" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1230" port: "O" } sink { cell: "LUT__1231" port: "I[1]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "LUT__1232" port: "O" } sink { cell: "LUT__1233" port: "I[1]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "LUT__1232" port: "O" } sink { cell: "LUT__1235" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__1232" port: "O" } sink { cell: "LUT__1260" port: "I[2]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "LUT__1233" port: "O" } sink { cell: "LUT__1234" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1235" port: "O" } sink { cell: "LUT__1236" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1235" port: "O" } sink { cell: "LUT__1261" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1235" port: "O" } sink { cell: "LUT__1262" port: "I[1]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "LUT__1236" port: "O" } sink { cell: "LUT__1237" port: "I[2]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__1236" port: "O" } sink { cell: "LUT__1238" port: "I[1]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "LUT__1238" port: "O" } sink { cell: "LUT__1239" port: "I[1]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__1247" port: "O" } sink { cell: "LUT__1248" port: "I[0]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "LUT__1250" port: "O" } sink { cell: "LUT__1251" port: "I[0]" } delay_max: 1415 delay_min: 0  }
route { driver { cell: "LUT__1257" port: "O" } sink { cell: "LUT__1258" port: "I[0]" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "LUT__1259" port: "O" } sink { cell: "LUT__1260" port: "I[3]" } delay_max: 1469 delay_min: 0  }
route { driver { cell: "LUT__1259" port: "O" } sink { cell: "LUT__1280" port: "I[2]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "LUT__1259" port: "O" } sink { cell: "LUT__1285" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__1259" port: "O" } sink { cell: "LUT__1345" port: "I[3]" } delay_max: 2035 delay_min: 0  }
route { driver { cell: "LUT__1259" port: "O" } sink { cell: "LUT__1478" port: "I[3]" } delay_max: 1307 delay_min: 0  }
route { driver { cell: "LUT__1259" port: "O" } sink { cell: "LUT__1482" port: "I[3]" } delay_max: 1024 delay_min: 0  }
route { driver { cell: "LUT__1259" port: "O" } sink { cell: "LUT__1536" port: "I[3]" } delay_max: 1440 delay_min: 0  }
route { driver { cell: "LUT__1259" port: "O" } sink { cell: "LUT__1538" port: "I[0]" } delay_max: 1037 delay_min: 0  }
route { driver { cell: "LUT__1259" port: "O" } sink { cell: "LUT__1542" port: "I[3]" } delay_max: 1666 delay_min: 0  }
route { driver { cell: "LUT__1259" port: "O" } sink { cell: "LUT__1545" port: "I[3]" } delay_max: 1761 delay_min: 0  }
route { driver { cell: "LUT__1259" port: "O" } sink { cell: "LUT__1546" port: "I[0]" } delay_max: 1580 delay_min: 0  }
route { driver { cell: "LUT__1259" port: "O" } sink { cell: "LUT__1550" port: "I[2]" } delay_max: 1766 delay_min: 0  }
route { driver { cell: "LUT__1259" port: "O" } sink { cell: "LUT__1551" port: "I[0]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "LUT__1259" port: "O" } sink { cell: "LUT__1554" port: "I[2]" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "LUT__1259" port: "O" } sink { cell: "LUT__1555" port: "I[0]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "LUT__1259" port: "O" } sink { cell: "LUT__1558" port: "I[2]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "LUT__1259" port: "O" } sink { cell: "LUT__1561" port: "I[2]" } delay_max: 1417 delay_min: 0  }
route { driver { cell: "LUT__1259" port: "O" } sink { cell: "LUT__1564" port: "I[2]" } delay_max: 1637 delay_min: 0  }
route { driver { cell: "LUT__1259" port: "O" } sink { cell: "LUT__1567" port: "I[2]" } delay_max: 1677 delay_min: 0  }
route { driver { cell: "LUT__1259" port: "O" } sink { cell: "LUT__1570" port: "I[2]" } delay_max: 1351 delay_min: 0  }
route { driver { cell: "LUT__1259" port: "O" } sink { cell: "LUT__1573" port: "I[2]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "LUT__1263" port: "O" } sink { cell: "LUT__1267" port: "I[0]" } delay_max: 1137 delay_min: 0  }
route { driver { cell: "LUT__1263" port: "O" } sink { cell: "LUT__1461" port: "I[0]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "LUT__1264" port: "O" } sink { cell: "LUT__1267" port: "I[1]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__1264" port: "O" } sink { cell: "LUT__1461" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__1265" port: "O" } sink { cell: "LUT__1267" port: "I[2]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1266" port: "O" } sink { cell: "LUT__1267" port: "I[3]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__1267" port: "O" } sink { cell: "LUT__1268" port: "I[2]" } delay_max: 1634 delay_min: 0  }
route { driver { cell: "LUT__1267" port: "O" } sink { cell: "LUT__1463" port: "I[2]" } delay_max: 1766 delay_min: 0  }
route { driver { cell: "LUT__1268" port: "O" } sink { cell: "LUT__1269" port: "I[1]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "LUT__1268" port: "O" } sink { cell: "LUT__1281" port: "I[0]" } delay_max: 1137 delay_min: 0  }
route { driver { cell: "LUT__1268" port: "O" } sink { cell: "LUT__1289" port: "I[3]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__1268" port: "O" } sink { cell: "LUT__1575" port: "I[2]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "LUT__1269" port: "O" } sink { cell: "LUT__1270" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__1269" port: "O" } sink { cell: "LUT__1282" port: "I[0]" } delay_max: 1137 delay_min: 0  }
route { driver { cell: "LUT__1269" port: "O" } sink { cell: "LUT__1478" port: "I[2]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "LUT__1269" port: "O" } sink { cell: "LUT__1482" port: "I[2]" } delay_max: 1050 delay_min: 0  }
route { driver { cell: "LUT__1269" port: "O" } sink { cell: "LUT__1546" port: "I[1]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__1271" port: "O" } sink { cell: "LUT__1273" port: "I[2]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__1271" port: "O" } sink { cell: "LUT__1277" port: "I[2]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__1272" port: "O" } sink { cell: "LUT__1273" port: "I[3]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1273" port: "O" } sink { cell: "LUT__1274" port: "I[1]" } delay_max: 2035 delay_min: 0  }
route { driver { cell: "LUT__1273" port: "O" } sink { cell: "LUT__1344" port: "I[0]" } delay_max: 1729 delay_min: 0  }
route { driver { cell: "LUT__1273" port: "O" } sink { cell: "LUT__1351" port: "I[0]" } delay_max: 1988 delay_min: 0  }
route { driver { cell: "LUT__1274" port: "O" } sink { cell: "LUT__1279" port: "I[3]" } delay_max: 1417 delay_min: 0  }
route { driver { cell: "LUT__1274" port: "O" } sink { cell: "LUT__1284" port: "I[3]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "LUT__1274" port: "O" } sink { cell: "LUT__1476" port: "I[3]" } delay_max: 1401 delay_min: 0  }
route { driver { cell: "LUT__1274" port: "O" } sink { cell: "LUT__1480" port: "I[3]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "LUT__1274" port: "O" } sink { cell: "LUT__1536" port: "I[0]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__1274" port: "O" } sink { cell: "LUT__1541" port: "I[3]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "LUT__1274" port: "O" } sink { cell: "LUT__1544" port: "I[3]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "LUT__1274" port: "O" } sink { cell: "LUT__1550" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__1274" port: "O" } sink { cell: "LUT__1554" port: "I[0]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__1274" port: "O" } sink { cell: "LUT__1557" port: "I[3]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "LUT__1274" port: "O" } sink { cell: "LUT__1560" port: "I[3]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "LUT__1274" port: "O" } sink { cell: "LUT__1563" port: "I[3]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "LUT__1274" port: "O" } sink { cell: "LUT__1566" port: "I[3]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1274" port: "O" } sink { cell: "LUT__1569" port: "I[3]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__1274" port: "O" } sink { cell: "LUT__1572" port: "I[3]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "LUT__1275" port: "O" } sink { cell: "LUT__1278" port: "I[1]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__1276" port: "O" } sink { cell: "LUT__1278" port: "I[0]" } delay_max: 1735 delay_min: 0  }
route { driver { cell: "LUT__1276" port: "O" } sink { cell: "LUT__1343" port: "I[2]" } delay_max: 1774 delay_min: 0  }
route { driver { cell: "LUT__1276" port: "O" } sink { cell: "LUT__1535" port: "I[3]" } delay_max: 1762 delay_min: 0  }
route { driver { cell: "LUT__1277" port: "O" } sink { cell: "LUT__1278" port: "I[3]" } delay_max: 1766 delay_min: 0  }
route { driver { cell: "LUT__1277" port: "O" } sink { cell: "LUT__1341" port: "I[2]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "LUT__1277" port: "O" } sink { cell: "LUT__1343" port: "I[1]" } delay_max: 1766 delay_min: 0  }
route { driver { cell: "LUT__1277" port: "O" } sink { cell: "LUT__1535" port: "I[2]" } delay_max: 1778 delay_min: 0  }
route { driver { cell: "LUT__1278" port: "O" } sink { cell: "LUT__1279" port: "I[0]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "LUT__1278" port: "O" } sink { cell: "LUT__1284" port: "I[0]" } delay_max: 1726 delay_min: 0  }
route { driver { cell: "LUT__1278" port: "O" } sink { cell: "LUT__1342" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__1278" port: "O" } sink { cell: "LUT__1477" port: "I[0]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "LUT__1278" port: "O" } sink { cell: "LUT__1481" port: "I[0]" } delay_max: 1129 delay_min: 0  }
route { driver { cell: "LUT__1278" port: "O" } sink { cell: "LUT__1534" port: "I[1]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "LUT__1278" port: "O" } sink { cell: "LUT__1540" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1278" port: "O" } sink { cell: "LUT__1545" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__1278" port: "O" } sink { cell: "LUT__1549" port: "I[3]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__1278" port: "O" } sink { cell: "LUT__1553" port: "I[3]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "LUT__1278" port: "O" } sink { cell: "LUT__1557" port: "I[0]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LUT__1278" port: "O" } sink { cell: "LUT__1560" port: "I[0]" } delay_max: 1131 delay_min: 0  }
route { driver { cell: "LUT__1278" port: "O" } sink { cell: "LUT__1563" port: "I[0]" } delay_max: 1131 delay_min: 0  }
route { driver { cell: "LUT__1278" port: "O" } sink { cell: "LUT__1566" port: "I[0]" } delay_max: 1726 delay_min: 0  }
route { driver { cell: "LUT__1278" port: "O" } sink { cell: "LUT__1569" port: "I[0]" } delay_max: 1113 delay_min: 0  }
route { driver { cell: "LUT__1278" port: "O" } sink { cell: "LUT__1572" port: "I[0]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "LUT__1279" port: "O" } sink { cell: "LUT__1280" port: "I[0]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "LUT__1284" port: "O" } sink { cell: "LUT__1285" port: "I[0]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__1291" port: "O" } sink { cell: "LUT__1294" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1291" port: "O" } sink { cell: "LUT__1339" port: "I[1]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "LUT__1292" port: "O" } sink { cell: "LUT__1293" port: "I[2]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1293" port: "O" } sink { cell: "LUT__1294" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1293" port: "O" } sink { cell: "LUT__1296" port: "I[3]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__1294" port: "O" } sink { cell: "LUT__1310" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1295" port: "O" } sink { cell: "LUT__1296" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1296" port: "O" } sink { cell: "LUT__1303" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1297" port: "O" } sink { cell: "LUT__1300" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__1298" port: "O" } sink { cell: "LUT__1300" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1298" port: "O" } sink { cell: "LUT__1338" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1299" port: "O" } sink { cell: "LUT__1300" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1300" port: "O" } sink { cell: "LUT__1302" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1301" port: "O" } sink { cell: "LUT__1302" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1301" port: "O" } sink { cell: "LUT__1338" port: "I[1]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "LUT__1302" port: "O" } sink { cell: "LUT__1303" port: "I[0]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "LUT__1303" port: "O" } sink { cell: "LUT__1310" port: "I[0]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__1304" port: "O" } sink { cell: "LUT__1306" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1304" port: "O" } sink { cell: "LUT__1339" port: "I[0]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__1305" port: "O" } sink { cell: "LUT__1306" port: "I[3]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__1306" port: "O" } sink { cell: "LUT__1310" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1307" port: "O" } sink { cell: "LUT__1308" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1308" port: "O" } sink { cell: "LUT__1309" port: "I[1]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "LUT__1309" port: "O" } sink { cell: "LUT__1310" port: "I[3]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1310" port: "O" } sink { cell: "LUT__1324" port: "I[1]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__1311" port: "O" } sink { cell: "LUT__1315" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1312" port: "O" } sink { cell: "LUT__1315" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1313" port: "O" } sink { cell: "LUT__1315" port: "I[2]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__1314" port: "O" } sink { cell: "LUT__1315" port: "I[3]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__1315" port: "O" } sink { cell: "LUT__1316" port: "I[1]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__1315" port: "O" } sink { cell: "LUT__1326" port: "I[1]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "LUT__1316" port: "O" } sink { cell: "LUT__1323" port: "I[0]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__1316" port: "O" } sink { cell: "LUT__1330" port: "I[1]" } delay_max: 1037 delay_min: 0  }
route { driver { cell: "LUT__1316" port: "O" } sink { cell: "LUT__1331" port: "I[0]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__1317" port: "O" } sink { cell: "LUT__1323" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1318" port: "O" } sink { cell: "LUT__1323" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1319" port: "O" } sink { cell: "LUT__1322" port: "I[0]" } delay_max: 1416 delay_min: 0  }
route { driver { cell: "LUT__1319" port: "O" } sink { cell: "LUT__1420" port: "I[2]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "LUT__1319" port: "O" } sink { cell: "LUT__1424" port: "I[2]" } delay_max: 1405 delay_min: 0  }
route { driver { cell: "LUT__1319" port: "O" } sink { cell: "LUT__1430" port: "I[3]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1319" port: "O" } sink { cell: "LUT__1434" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__1319" port: "O" } sink { cell: "LUT__1444" port: "I[0]" } delay_max: 1131 delay_min: 0  }
route { driver { cell: "LUT__1320" port: "O" } sink { cell: "LUT__1322" port: "I[1]" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "LUT__1320" port: "O" } sink { cell: "LUT__1507" port: "I[0]" } delay_max: 1452 delay_min: 0  }
route { driver { cell: "LUT__1321" port: "O" } sink { cell: "LUT__1322" port: "I[2]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__1322" port: "O" } sink { cell: "LUT__1323" port: "I[3]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__1323" port: "O" } sink { cell: "LUT__1324" port: "I[3]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__1326" port: "O" } sink { cell: "LUT__1327" port: "I[1]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__1326" port: "O" } sink { cell: "LUT__1329" port: "I[0]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__1326" port: "O" } sink { cell: "LUT__1332" port: "I[2]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1333" port: "O" } sink { cell: "LUT__1337" port: "I[0]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "LUT__1334" port: "O" } sink { cell: "LUT__1337" port: "I[1]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "LUT__1335" port: "O" } sink { cell: "LUT__1337" port: "I[2]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__1336" port: "O" } sink { cell: "LUT__1337" port: "I[3]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__1337" port: "O" } sink { cell: "LUT__1339" port: "I[2]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__1338" port: "O" } sink { cell: "LUT__1339" port: "I[3]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__1340" port: "O" } sink { cell: "LUT__1341" port: "I[1]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__1341" port: "O" } sink { cell: "LUT__1342" port: "I[1]" } delay_max: 1766 delay_min: 0  }
route { driver { cell: "LUT__1341" port: "O" } sink { cell: "LUT__1476" port: "I[1]" } delay_max: 1445 delay_min: 0  }
route { driver { cell: "LUT__1341" port: "O" } sink { cell: "LUT__1480" port: "I[1]" } delay_max: 1778 delay_min: 0  }
route { driver { cell: "LUT__1341" port: "O" } sink { cell: "LUT__1537" port: "I[0]" } delay_max: 1357 delay_min: 0  }
route { driver { cell: "LUT__1341" port: "O" } sink { cell: "LUT__1541" port: "I[1]" } delay_max: 1412 delay_min: 0  }
route { driver { cell: "LUT__1341" port: "O" } sink { cell: "LUT__1544" port: "I[1]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__1341" port: "O" } sink { cell: "LUT__1549" port: "I[1]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "LUT__1341" port: "O" } sink { cell: "LUT__1553" port: "I[1]" } delay_max: 1766 delay_min: 0  }
route { driver { cell: "LUT__1342" port: "O" } sink { cell: "LUT__1345" port: "I[1]" } delay_max: 1098 delay_min: 0  }
route { driver { cell: "LUT__1343" port: "O" } sink { cell: "LUT__1344" port: "I[2]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__1344" port: "O" } sink { cell: "LUT__1345" port: "I[0]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__1348" port: "O" } sink { cell: "LUT__1351" port: "I[1]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__1349" port: "O" } sink { cell: "LUT__1350" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1352" port: "O" } sink { cell: "LUT__1354" port: "I[2]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "LUT__1352" port: "O" } sink { cell: "LUT__1359" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1353" port: "O" } sink { cell: "LUT__1354" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1353" port: "O" } sink { cell: "LUT__1358" port: "I[2]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1355" port: "O" } sink { cell: "LUT__1357" port: "I[2]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__1355" port: "O" } sink { cell: "LUT__1358" port: "I[3]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__1356" port: "O" } sink { cell: "LUT__1357" port: "I[3]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1356" port: "O" } sink { cell: "LUT__1359" port: "I[3]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__1362" port: "O" } sink { cell: "LUT__1380" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1363" port: "O" } sink { cell: "LUT__1367" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1364" port: "O" } sink { cell: "LUT__1365" port: "I[0]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "LUT__1364" port: "O" } sink { cell: "LUT__1375" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__1364" port: "O" } sink { cell: "LUT__1379" port: "I[0]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "LUT__1364" port: "O" } sink { cell: "LUT__1388" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__1364" port: "O" } sink { cell: "LUT__1392" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1365" port: "O" } sink { cell: "LUT__1367" port: "I[3]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__1366" port: "O" } sink { cell: "LUT__1367" port: "I[0]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1367" port: "O" } sink { cell: "LUT__1380" port: "I[0]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__1367" port: "O" } sink { cell: "LUT__1390" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1368" port: "O" } sink { cell: "LUT__1370" port: "I[0]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "LUT__1368" port: "O" } sink { cell: "LUT__1374" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__1368" port: "O" } sink { cell: "LUT__1375" port: "I[1]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "LUT__1368" port: "O" } sink { cell: "LUT__1391" port: "I[0]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__1368" port: "O" } sink { cell: "LUT__1392" port: "I[1]" } delay_max: 1417 delay_min: 0  }
route { driver { cell: "LUT__1368" port: "O" } sink { cell: "LUT__1395" port: "I[0]" } delay_max: 1129 delay_min: 0  }
route { driver { cell: "LUT__1368" port: "O" } sink { cell: "LUT__1397" port: "I[0]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__1368" port: "O" } sink { cell: "LUT__1399" port: "I[1]" } delay_max: 1058 delay_min: 0  }
route { driver { cell: "LUT__1368" port: "O" } sink { cell: "LUT__1404" port: "I[0]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "LUT__1368" port: "O" } sink { cell: "LUT__1412" port: "I[0]" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "LUT__1368" port: "O" } sink { cell: "LUT__1418" port: "I[0]" } delay_max: 1469 delay_min: 0  }
route { driver { cell: "LUT__1368" port: "O" } sink { cell: "LUT__1432" port: "I[2]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "LUT__1368" port: "O" } sink { cell: "LUT__1434" port: "I[1]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "LUT__1368" port: "O" } sink { cell: "LUT__1438" port: "I[3]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "LUT__1368" port: "O" } sink { cell: "LUT__1444" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__1368" port: "O" } sink { cell: "LUT__1450" port: "I[0]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "LUT__1369" port: "O" } sink { cell: "LUT__1370" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1369" port: "O" } sink { cell: "LUT__1395" port: "I[1]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "LUT__1369" port: "O" } sink { cell: "LUT__1397" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1369" port: "O" } sink { cell: "LUT__1399" port: "I[2]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__1369" port: "O" } sink { cell: "LUT__1404" port: "I[1]" } delay_max: 1146 delay_min: 0  }
route { driver { cell: "LUT__1369" port: "O" } sink { cell: "LUT__1412" port: "I[1]" } delay_max: 1146 delay_min: 0  }
route { driver { cell: "LUT__1369" port: "O" } sink { cell: "LUT__1418" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__1369" port: "O" } sink { cell: "LUT__1444" port: "I[2]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__1369" port: "O" } sink { cell: "LUT__1450" port: "I[1]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__1370" port: "O" } sink { cell: "LUT__1376" port: "I[0]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__1370" port: "O" } sink { cell: "LUT__1393" port: "I[3]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__1371" port: "O" } sink { cell: "LUT__1372" port: "I[1]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "LUT__1371" port: "O" } sink { cell: "LUT__1382" port: "I[3]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__1371" port: "O" } sink { cell: "LUT__1431" port: "I[1]" } delay_max: 1058 delay_min: 0  }
route { driver { cell: "LUT__1372" port: "O" } sink { cell: "LUT__1376" port: "I[1]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__1373" port: "O" } sink { cell: "LUT__1374" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1373" port: "O" } sink { cell: "LUT__1391" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1374" port: "O" } sink { cell: "LUT__1376" port: "I[2]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__1375" port: "O" } sink { cell: "LUT__1376" port: "I[3]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1375" port: "O" } sink { cell: "LUT__1433" port: "I[3]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__1376" port: "O" } sink { cell: "LUT__1380" port: "I[2]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "LUT__1376" port: "O" } sink { cell: "LUT__1390" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__1377" port: "O" } sink { cell: "LUT__1379" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__1377" port: "O" } sink { cell: "LUT__1383" port: "I[3]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "LUT__1377" port: "O" } sink { cell: "LUT__1423" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1378" port: "O" } sink { cell: "LUT__1379" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__1379" port: "O" } sink { cell: "LUT__1380" port: "I[3]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__1380" port: "O" } sink { cell: "LUT__1407" port: "I[1]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "LUT__1381" port: "O" } sink { cell: "LUT__1382" port: "I[2]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1381" port: "O" } sink { cell: "LUT__1421" port: "I[3]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__1382" port: "O" } sink { cell: "LUT__1389" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1382" port: "O" } sink { cell: "LUT__1390" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1383" port: "O" } sink { cell: "LUT__1389" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1384" port: "O" } sink { cell: "LUT__1386" port: "I[2]" } delay_max: 1416 delay_min: 0  }
route { driver { cell: "LUT__1384" port: "O" } sink { cell: "LUT__1422" port: "I[1]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "LUT__1385" port: "O" } sink { cell: "LUT__1386" port: "I[3]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1385" port: "O" } sink { cell: "LUT__1422" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1386" port: "O" } sink { cell: "LUT__1389" port: "I[0]" } delay_max: 1058 delay_min: 0  }
route { driver { cell: "LUT__1387" port: "O" } sink { cell: "LUT__1388" port: "I[3]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "LUT__1387" port: "O" } sink { cell: "LUT__1424" port: "I[3]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "LUT__1388" port: "O" } sink { cell: "LUT__1389" port: "I[3]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "LUT__1389" port: "O" } sink { cell: "LUT__1390" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1390" port: "O" } sink { cell: "LUT__1407" port: "I[0]" } delay_max: 1129 delay_min: 0  }
route { driver { cell: "LUT__1390" port: "O" } sink { cell: "LUT__1585" port: "I[0]" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "LUT__1391" port: "O" } sink { cell: "LUT__1393" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__1391" port: "O" } sink { cell: "LUT__1440" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1391" port: "O" } sink { cell: "LUT__1442" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__1392" port: "O" } sink { cell: "LUT__1393" port: "I[2]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1393" port: "O" } sink { cell: "LUT__1401" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__1394" port: "O" } sink { cell: "LUT__1395" port: "I[2]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__1394" port: "O" } sink { cell: "LUT__1444" port: "I[3]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1395" port: "O" } sink { cell: "LUT__1396" port: "I[0]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "LUT__1395" port: "O" } sink { cell: "LUT__1405" port: "I[2]" } delay_max: 1405 delay_min: 0  }
route { driver { cell: "LUT__1395" port: "O" } sink { cell: "LUT__1445" port: "I[2]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__1396" port: "O" } sink { cell: "LUT__1401" port: "I[1]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__1397" port: "O" } sink { cell: "LUT__1400" port: "I[0]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "LUT__1397" port: "O" } sink { cell: "LUT__1439" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1397" port: "O" } sink { cell: "LUT__1443" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1398" port: "O" } sink { cell: "LUT__1399" port: "I[3]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__1399" port: "O" } sink { cell: "LUT__1400" port: "I[2]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__1399" port: "O" } sink { cell: "LUT__1405" port: "I[3]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1399" port: "O" } sink { cell: "LUT__1443" port: "I[2]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__1400" port: "O" } sink { cell: "LUT__1401" port: "I[2]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__1401" port: "O" } sink { cell: "LUT__1407" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1401" port: "O" } sink { cell: "LUT__1585" port: "I[1]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "LUT__1402" port: "O" } sink { cell: "LUT__1404" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1402" port: "O" } sink { cell: "LUT__1412" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1402" port: "O" } sink { cell: "LUT__1450" port: "I[3]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__1403" port: "O" } sink { cell: "LUT__1404" port: "I[3]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__1403" port: "O" } sink { cell: "LUT__1448" port: "I[0]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "LUT__1404" port: "O" } sink { cell: "LUT__1406" port: "I[0]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "LUT__1404" port: "O" } sink { cell: "LUT__1409" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__1404" port: "O" } sink { cell: "LUT__1445" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__1404" port: "O" } sink { cell: "LUT__1447" port: "I[1]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "LUT__1404" port: "O" } sink { cell: "LUT__1583" port: "I[0]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__1405" port: "O" } sink { cell: "LUT__1406" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1405" port: "O" } sink { cell: "LUT__1583" port: "I[2]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__1406" port: "O" } sink { cell: "LUT__1407" port: "I[3]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__1407" port: "O" } sink { cell: "LUT__1415" port: "I[1]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__1408" port: "O" } sink { cell: "LUT__1409" port: "I[3]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1408" port: "O" } sink { cell: "LUT__1451" port: "I[2]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1409" port: "O" } sink { cell: "LUT__1415" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1409" port: "O" } sink { cell: "LUT__1584" port: "I[1]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__1410" port: "O" } sink { cell: "LUT__1415" port: "I[0]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__1410" port: "O" } sink { cell: "LUT__1446" port: "I[0]" } delay_max: 1037 delay_min: 0  }
route { driver { cell: "LUT__1410" port: "O" } sink { cell: "LUT__1456" port: "I[0]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__1410" port: "O" } sink { cell: "LUT__1584" port: "I[0]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__1411" port: "O" } sink { cell: "LUT__1412" port: "I[3]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1412" port: "O" } sink { cell: "LUT__1414" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1413" port: "O" } sink { cell: "LUT__1414" port: "I[2]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__1414" port: "O" } sink { cell: "LUT__1415" port: "I[3]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__1414" port: "O" } sink { cell: "LUT__1448" port: "I[3]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__1414" port: "O" } sink { cell: "LUT__1456" port: "I[2]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "LUT__1414" port: "O" } sink { cell: "LUT__1583" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1414" port: "O" } sink { cell: "LUT__1584" port: "I[2]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__1416" port: "O" } sink { cell: "LUT__1419" port: "I[2]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__1417" port: "O" } sink { cell: "LUT__1418" port: "I[2]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1417" port: "O" } sink { cell: "LUT__1450" port: "I[2]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "LUT__1418" port: "O" } sink { cell: "LUT__1419" port: "I[3]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1419" port: "O" } sink { cell: "LUT__1441" port: "I[0]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "LUT__1419" port: "O" } sink { cell: "LUT__1449" port: "I[1]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__1420" port: "O" } sink { cell: "LUT__1421" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1421" port: "O" } sink { cell: "LUT__1437" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1422" port: "O" } sink { cell: "LUT__1428" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1423" port: "O" } sink { cell: "LUT__1428" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1424" port: "O" } sink { cell: "LUT__1428" port: "I[2]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__1425" port: "O" } sink { cell: "LUT__1427" port: "I[2]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "LUT__1426" port: "O" } sink { cell: "LUT__1427" port: "I[3]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__1427" port: "O" } sink { cell: "LUT__1428" port: "I[3]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1428" port: "O" } sink { cell: "LUT__1437" port: "I[0]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__1429" port: "O" } sink { cell: "LUT__1430" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1430" port: "O" } sink { cell: "LUT__1433" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__1431" port: "O" } sink { cell: "LUT__1433" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1432" port: "O" } sink { cell: "LUT__1433" port: "I[2]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "LUT__1432" port: "O" } sink { cell: "LUT__1446" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1433" port: "O" } sink { cell: "LUT__1437" port: "I[2]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__1434" port: "O" } sink { cell: "LUT__1436" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1435" port: "O" } sink { cell: "LUT__1436" port: "I[3]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1436" port: "O" } sink { cell: "LUT__1437" port: "I[3]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__1437" port: "O" } sink { cell: "LUT__1441" port: "I[1]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__1438" port: "O" } sink { cell: "LUT__1440" port: "I[2]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "LUT__1438" port: "O" } sink { cell: "LUT__1442" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1439" port: "O" } sink { cell: "LUT__1440" port: "I[3]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "LUT__1440" port: "O" } sink { cell: "LUT__1441" port: "I[2]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__1441" port: "O" } sink { cell: "LUT__1458" port: "I[1]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "LUT__1441" port: "O" } sink { cell: "LUT__1582" port: "I[1]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__1441" port: "O" } sink { cell: "LUT__1586" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1441" port: "O" } sink { cell: "LUT__1598" port: "I[1]" } delay_max: 1397 delay_min: 0  }
route { driver { cell: "LUT__1441" port: "O" } sink { cell: "LUT__1620" port: "I[1]" } delay_max: 1405 delay_min: 0  }
route { driver { cell: "LUT__1441" port: "O" } sink { cell: "LUT__1637" port: "I[1]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__1442" port: "O" } sink { cell: "LUT__1443" port: "I[3]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1443" port: "O" } sink { cell: "LUT__1449" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1444" port: "O" } sink { cell: "LUT__1445" port: "I[3]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__1445" port: "O" } sink { cell: "LUT__1449" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1446" port: "O" } sink { cell: "LUT__1448" port: "I[1]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__1447" port: "O" } sink { cell: "LUT__1448" port: "I[2]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__1448" port: "O" } sink { cell: "LUT__1449" port: "I[3]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1449" port: "O" } sink { cell: "LUT__1458" port: "I[0]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "LUT__1449" port: "O" } sink { cell: "LUT__1582" port: "I[0]" } delay_max: 1363 delay_min: 0  }
route { driver { cell: "LUT__1449" port: "O" } sink { cell: "LUT__1586" port: "I[1]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "LUT__1449" port: "O" } sink { cell: "LUT__1598" port: "I[0]" } delay_max: 1681 delay_min: 0  }
route { driver { cell: "LUT__1449" port: "O" } sink { cell: "LUT__1620" port: "I[0]" } delay_max: 1363 delay_min: 0  }
route { driver { cell: "LUT__1449" port: "O" } sink { cell: "LUT__1637" port: "I[0]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "LUT__1450" port: "O" } sink { cell: "LUT__1451" port: "I[3]" } delay_max: 1405 delay_min: 0  }
route { driver { cell: "LUT__1451" port: "O" } sink { cell: "LUT__1456" port: "I[1]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__1452" port: "O" } sink { cell: "LUT__1455" port: "I[0]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__1453" port: "O" } sink { cell: "LUT__1455" port: "I[1]" } delay_max: 1416 delay_min: 0  }
route { driver { cell: "LUT__1454" port: "O" } sink { cell: "LUT__1455" port: "I[2]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__1455" port: "O" } sink { cell: "LUT__1456" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1455" port: "O" } sink { cell: "LUT__1467" port: "I[2]" } delay_max: 1137 delay_min: 0  }
route { driver { cell: "LUT__1455" port: "O" } sink { cell: "LUT__1472" port: "I[2]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "LUT__1455" port: "O" } sink { cell: "LUT__1602" port: "I[2]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "LUT__1455" port: "O" } sink { cell: "LUT__1621" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__1456" port: "O" } sink { cell: "LUT__1457" port: "I[1]" } delay_max: 1580 delay_min: 0  }
route { driver { cell: "LUT__1456" port: "O" } sink { cell: "LUT__1586" port: "I[2]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__1456" port: "O" } sink { cell: "LUT__1598" port: "I[2]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "LUT__1456" port: "O" } sink { cell: "LUT__1637" port: "I[3]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "LUT__1457" port: "O" } sink { cell: "LUT__1458" port: "I[2]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1457" port: "O" } sink { cell: "LUT__1582" port: "I[3]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1457" port: "O" } sink { cell: "LUT__1620" port: "I[3]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1459" port: "O" } sink { cell: "LUT__1461" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1460" port: "O" } sink { cell: "LUT__1461" port: "I[3]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__1461" port: "O" } sink { cell: "LUT__1462" port: "I[1]" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "LUT__1461" port: "O" } sink { cell: "LUT__1463" port: "I[0]" } delay_max: 1455 delay_min: 0  }
route { driver { cell: "LUT__1462" port: "O" } sink { cell: "LUT__1464" port: "I[3]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "LUT__1462" port: "O" } sink { cell: "LUT__1465" port: "I[3]" } delay_max: 1037 delay_min: 0  }
route { driver { cell: "LUT__1462" port: "O" } sink { cell: "LUT__1579" port: "I[3]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1462" port: "O" } sink { cell: "LUT__1580" port: "I[3]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__1462" port: "O" } sink { cell: "LUT__1591" port: "I[3]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__1462" port: "O" } sink { cell: "LUT__1592" port: "I[0]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "LUT__1462" port: "O" } sink { cell: "LUT__1599" port: "I[3]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__1462" port: "O" } sink { cell: "LUT__1600" port: "I[0]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "LUT__1462" port: "O" } sink { cell: "LUT__1609" port: "I[3]" } delay_max: 1125 delay_min: 0  }
route { driver { cell: "LUT__1462" port: "O" } sink { cell: "LUT__1610" port: "I[3]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "LUT__1462" port: "O" } sink { cell: "LUT__1617" port: "I[3]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "LUT__1462" port: "O" } sink { cell: "LUT__1618" port: "I[3]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "LUT__1462" port: "O" } sink { cell: "LUT__1625" port: "I[0]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__1462" port: "O" } sink { cell: "LUT__1626" port: "I[3]" } delay_max: 1401 delay_min: 0  }
route { driver { cell: "LUT__1462" port: "O" } sink { cell: "LUT__1634" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__1462" port: "O" } sink { cell: "LUT__1635" port: "I[3]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__1463" port: "O" } sink { cell: "LUT__1464" port: "I[0]" } delay_max: 1137 delay_min: 0  }
route { driver { cell: "LUT__1463" port: "O" } sink { cell: "LUT__1465" port: "I[0]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__1463" port: "O" } sink { cell: "LUT__1579" port: "I[0]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1463" port: "O" } sink { cell: "LUT__1580" port: "I[0]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__1463" port: "O" } sink { cell: "LUT__1591" port: "I[0]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__1463" port: "O" } sink { cell: "LUT__1592" port: "I[2]" } delay_max: 1125 delay_min: 0  }
route { driver { cell: "LUT__1463" port: "O" } sink { cell: "LUT__1599" port: "I[0]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__1463" port: "O" } sink { cell: "LUT__1600" port: "I[2]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "LUT__1463" port: "O" } sink { cell: "LUT__1609" port: "I[0]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "LUT__1463" port: "O" } sink { cell: "LUT__1610" port: "I[0]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "LUT__1463" port: "O" } sink { cell: "LUT__1617" port: "I[0]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "LUT__1463" port: "O" } sink { cell: "LUT__1618" port: "I[0]" } delay_max: 1460 delay_min: 0  }
route { driver { cell: "LUT__1463" port: "O" } sink { cell: "LUT__1625" port: "I[2]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "LUT__1463" port: "O" } sink { cell: "LUT__1626" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__1463" port: "O" } sink { cell: "LUT__1634" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1463" port: "O" } sink { cell: "LUT__1635" port: "I[0]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__1464" port: "O" } sink { cell: "LUT__1466" port: "I[1]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "LUT__1465" port: "O" } sink { cell: "LUT__1466" port: "I[0]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__1468" port: "O" } sink { cell: "LUT__1469" port: "I[0]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__1469" port: "O" } sink { cell: "LUT__1470" port: "I[3]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1470" port: "O" } sink { cell: "LUT__1473" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1471" port: "O" } sink { cell: "LUT__1473" port: "I[2]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__1471" port: "O" } sink { cell: "LUT__1484" port: "I[0]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1471" port: "O" } sink { cell: "LUT__1596" port: "I[0]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__1471" port: "O" } sink { cell: "LUT__1615" port: "I[2]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1471" port: "O" } sink { cell: "LUT__1630" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__1472" port: "O" } sink { cell: "LUT__1473" port: "I[3]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "LUT__1472" port: "O" } sink { cell: "LUT__1484" port: "I[1]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "LUT__1472" port: "O" } sink { cell: "LUT__1578" port: "I[2]" } delay_max: 1125 delay_min: 0  }
route { driver { cell: "LUT__1472" port: "O" } sink { cell: "LUT__1584" port: "I[3]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "LUT__1472" port: "O" } sink { cell: "LUT__1587" port: "I[1]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__1472" port: "O" } sink { cell: "LUT__1596" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__1472" port: "O" } sink { cell: "LUT__1603" port: "I[2]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "LUT__1472" port: "O" } sink { cell: "LUT__1605" port: "I[1]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "LUT__1472" port: "O" } sink { cell: "LUT__1615" port: "I[3]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__1472" port: "O" } sink { cell: "LUT__1630" port: "I[2]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "LUT__1472" port: "O" } sink { cell: "LUT__1632" port: "I[3]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__1472" port: "O" } sink { cell: "LUT__1638" port: "I[3]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "LUT__1476" port: "O" } sink { cell: "LUT__1477" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1477" port: "O" } sink { cell: "LUT__1478" port: "I[0]" } delay_max: 1774 delay_min: 0  }
route { driver { cell: "LUT__1480" port: "O" } sink { cell: "LUT__1481" port: "I[2]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1481" port: "O" } sink { cell: "LUT__1482" port: "I[0]" } delay_max: 1451 delay_min: 0  }
route { driver { cell: "LUT__1485" port: "O" } sink { cell: "LUT__1489" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__1485" port: "O" } sink { cell: "LUT__1513" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__1486" port: "O" } sink { cell: "LUT__1488" port: "I[0]" } delay_max: 1058 delay_min: 0  }
route { driver { cell: "LUT__1486" port: "O" } sink { cell: "LUT__1492" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__1486" port: "O" } sink { cell: "LUT__1495" port: "I[3]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1486" port: "O" } sink { cell: "LUT__1496" port: "I[3]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__1486" port: "O" } sink { cell: "LUT__1513" port: "I[2]" } delay_max: 1058 delay_min: 0  }
route { driver { cell: "LUT__1487" port: "O" } sink { cell: "LUT__1488" port: "I[1]" } delay_max: 1058 delay_min: 0  }
route { driver { cell: "LUT__1487" port: "O" } sink { cell: "LUT__1513" port: "I[3]" } delay_max: 1469 delay_min: 0  }
route { driver { cell: "LUT__1488" port: "O" } sink { cell: "LUT__1489" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1488" port: "O" } sink { cell: "LUT__1506" port: "I[3]" } delay_max: 1146 delay_min: 0  }
route { driver { cell: "LUT__1488" port: "O" } sink { cell: "LUT__1507" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__1488" port: "O" } sink { cell: "LUT__1508" port: "I[3]" } delay_max: 1415 delay_min: 0  }
route { driver { cell: "LUT__1489" port: "O" } sink { cell: "LUT__1491" port: "I[2]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__1489" port: "O" } sink { cell: "LUT__1510" port: "I[2]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1490" port: "O" } sink { cell: "LUT__1491" port: "I[3]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__1492" port: "O" } sink { cell: "LUT__1493" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__1492" port: "O" } sink { cell: "LUT__1502" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1493" port: "O" } sink { cell: "LUT__1504" port: "I[2]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1494" port: "O" } sink { cell: "LUT__1495" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1495" port: "O" } sink { cell: "LUT__1497" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1495" port: "O" } sink { cell: "LUT__1502" port: "I[3]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1496" port: "O" } sink { cell: "LUT__1497" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1497" port: "O" } sink { cell: "LUT__1504" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1498" port: "O" } sink { cell: "LUT__1503" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1499" port: "O" } sink { cell: "LUT__1500" port: "I[2]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "LUT__1500" port: "O" } sink { cell: "LUT__1501" port: "I[2]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__1501" port: "O" } sink { cell: "LUT__1503" port: "I[2]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__1502" port: "O" } sink { cell: "LUT__1503" port: "I[3]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1503" port: "O" } sink { cell: "LUT__1504" port: "I[3]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__1504" port: "O" } sink { cell: "LUT__1512" port: "I[1]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__1505" port: "O" } sink { cell: "LUT__1506" port: "I[1]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__1506" port: "O" } sink { cell: "LUT__1509" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__1506" port: "O" } sink { cell: "LUT__1512" port: "I[0]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__1507" port: "O" } sink { cell: "LUT__1509" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__1507" port: "O" } sink { cell: "LUT__1511" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__1508" port: "O" } sink { cell: "LUT__1509" port: "I[1]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__1509" port: "O" } sink { cell: "LUT__1512" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1510" port: "O" } sink { cell: "LUT__1511" port: "I[2]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "LUT__1511" port: "O" } sink { cell: "LUT__1512" port: "I[3]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1513" port: "O" } sink { cell: "LUT__1514" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1513" port: "O" } sink { cell: "LUT__1516" port: "I[2]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__1514" port: "O" } sink { cell: "LUT__1515" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1514" port: "O" } sink { cell: "LUT__1517" port: "I[2]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__1514" port: "O" } sink { cell: "LUT__1523" port: "I[1]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "LUT__1515" port: "O" } sink { cell: "LUT__1518" port: "I[2]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "LUT__1515" port: "O" } sink { cell: "LUT__1524" port: "I[2]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__1516" port: "O" } sink { cell: "LUT__1517" port: "I[3]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1517" port: "O" } sink { cell: "LUT__1518" port: "I[3]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1519" port: "O" } sink { cell: "LUT__1520" port: "I[3]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1520" port: "O" } sink { cell: "LUT__1526" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1521" port: "O" } sink { cell: "LUT__1522" port: "I[3]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__1522" port: "O" } sink { cell: "LUT__1526" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1523" port: "O" } sink { cell: "LUT__1524" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1524" port: "O" } sink { cell: "LUT__1526" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1525" port: "O" } sink { cell: "LUT__1526" port: "I[3]" } delay_max: 759 delay_min: 0  }
route { driver { cell: "LUT__1534" port: "O" } sink { cell: "LUT__1537" port: "I[2]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__1535" port: "O" } sink { cell: "LUT__1536" port: "I[2]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "LUT__1536" port: "O" } sink { cell: "LUT__1537" port: "I[3]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1537" port: "O" } sink { cell: "LUT__1538" port: "I[2]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__1540" port: "O" } sink { cell: "LUT__1542" port: "I[0]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "LUT__1541" port: "O" } sink { cell: "LUT__1542" port: "I[1]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "LUT__1544" port: "O" } sink { cell: "LUT__1545" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__1549" port: "O" } sink { cell: "LUT__1550" port: "I[3]" } delay_max: 1058 delay_min: 0  }
route { driver { cell: "LUT__1550" port: "O" } sink { cell: "LUT__1551" port: "I[2]" } delay_max: 1455 delay_min: 0  }
route { driver { cell: "LUT__1553" port: "O" } sink { cell: "LUT__1554" port: "I[3]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "LUT__1554" port: "O" } sink { cell: "LUT__1555" port: "I[2]" } delay_max: 1396 delay_min: 0  }
route { driver { cell: "LUT__1557" port: "O" } sink { cell: "LUT__1558" port: "I[0]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "LUT__1560" port: "O" } sink { cell: "LUT__1561" port: "I[0]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__1563" port: "O" } sink { cell: "LUT__1564" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1566" port: "O" } sink { cell: "LUT__1567" port: "I[0]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "LUT__1569" port: "O" } sink { cell: "LUT__1570" port: "I[0]" } delay_max: 1405 delay_min: 0  }
route { driver { cell: "LUT__1572" port: "O" } sink { cell: "LUT__1573" port: "I[0]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "LUT__1576" port: "O" } sink { cell: "LUT__1578" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1576" port: "O" } sink { cell: "LUT__1594" port: "I[3]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "LUT__1576" port: "O" } sink { cell: "LUT__1605" port: "I[2]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__1576" port: "O" } sink { cell: "LUT__1628" port: "I[3]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "LUT__1576" port: "O" } sink { cell: "LUT__1638" port: "I[0]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "LUT__1577" port: "O" } sink { cell: "LUT__1578" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1579" port: "O" } sink { cell: "LUT__1581" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__1580" port: "O" } sink { cell: "LUT__1581" port: "I[0]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__1581" port: "O" } sink { cell: "LUT__1582" port: "I[2]" } delay_max: 1153 delay_min: 0  }
route { driver { cell: "LUT__1583" port: "O" } sink { cell: "LUT__1585" port: "I[2]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__1584" port: "O" } sink { cell: "LUT__1585" port: "I[3]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__1585" port: "O" } sink { cell: "LUT__1586" port: "I[3]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__1585" port: "O" } sink { cell: "LUT__1604" port: "I[0]" } delay_max: 1050 delay_min: 0  }
route { driver { cell: "LUT__1585" port: "O" } sink { cell: "LUT__1633" port: "I[0]" } delay_max: 1137 delay_min: 0  }
route { driver { cell: "LUT__1587" port: "O" } sink { cell: "LUT__1589" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1587" port: "O" } sink { cell: "LUT__1606" port: "I[3]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__1587" port: "O" } sink { cell: "LUT__1622" port: "I[3]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1587" port: "O" } sink { cell: "LUT__1640" port: "I[1]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__1588" port: "O" } sink { cell: "LUT__1589" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__1591" port: "O" } sink { cell: "LUT__1593" port: "I[1]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__1592" port: "O" } sink { cell: "LUT__1593" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1594" port: "O" } sink { cell: "LUT__1595" port: "I[3]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__1595" port: "O" } sink { cell: "LUT__1596" port: "I[3]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1599" port: "O" } sink { cell: "LUT__1601" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__1600" port: "O" } sink { cell: "LUT__1601" port: "I[0]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__1602" port: "O" } sink { cell: "LUT__1604" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1603" port: "O" } sink { cell: "LUT__1604" port: "I[2]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__1603" port: "O" } sink { cell: "LUT__1621" port: "I[3]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "LUT__1605" port: "O" } sink { cell: "LUT__1607" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1605" port: "O" } sink { cell: "LUT__1623" port: "I[0]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__1606" port: "O" } sink { cell: "LUT__1607" port: "I[2]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__1609" port: "O" } sink { cell: "LUT__1611" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1610" port: "O" } sink { cell: "LUT__1611" port: "I[0]" } delay_max: 1058 delay_min: 0  }
route { driver { cell: "LUT__1612" port: "O" } sink { cell: "LUT__1613" port: "I[0]" } delay_max: 1131 delay_min: 0  }
route { driver { cell: "LUT__1613" port: "O" } sink { cell: "LUT__1614" port: "I[3]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__1614" port: "O" } sink { cell: "LUT__1615" port: "I[0]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__1617" port: "O" } sink { cell: "LUT__1619" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__1618" port: "O" } sink { cell: "LUT__1619" port: "I[0]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__1619" port: "O" } sink { cell: "LUT__1620" port: "I[2]" } delay_max: 1721 delay_min: 0  }
route { driver { cell: "LUT__1622" port: "O" } sink { cell: "LUT__1623" port: "I[3]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__1625" port: "O" } sink { cell: "LUT__1627" port: "I[1]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__1626" port: "O" } sink { cell: "LUT__1627" port: "I[0]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__1628" port: "O" } sink { cell: "LUT__1629" port: "I[3]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "LUT__1629" port: "O" } sink { cell: "LUT__1630" port: "I[3]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "LUT__1632" port: "O" } sink { cell: "LUT__1633" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__1634" port: "O" } sink { cell: "LUT__1636" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1635" port: "O" } sink { cell: "LUT__1636" port: "I[0]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__1636" port: "O" } sink { cell: "LUT__1637" port: "I[2]" } delay_max: 1951 delay_min: 0  }
route { driver { cell: "LUT__1639" port: "O" } sink { cell: "LUT__1640" port: "I[0]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__1642" port: "O" } sink { cell: "AUX_ADD_CI__USB_RAM_Reg_inst/add_181/i5" port: "I[0]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "LUT__1645" port: "O" } sink { cell: "AUX_ADD_CI__USB_RAM_Reg_inst/add_22/i3" port: "I[0]" } delay_max: 1006 delay_min: 0  }
