// Seed: 1757951090
module module_0 (
    output wand id_0,
    output wire id_1,
    input  wand id_2,
    input  tri  id_3
);
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output wor id_0,
    input wand id_1,
    input wor id_2,
    output uwire id_3,
    output supply1 id_4,
    output tri1 id_5,
    output wor id_6,
    input tri0 id_7,
    output supply1 id_8,
    input wor id_9,
    input supply1 id_10,
    input tri0 id_11
    , id_16,
    input wor id_12,
    output logic id_13,
    output tri0 id_14
);
  assign id_16 = 1'b0;
  wire id_17, id_18;
  module_0(
      id_4, id_8, id_10, id_2
  );
  always id_13 = #1 1;
endmodule
