/usr/bin/env time -v /home/jiayin/App/vtr/vpr/vpr myArch.xml blink --circuit_file blink.pre-vpr.blif
Error 1: 
Type: Architecture file
File: myArch.xml
Line: 193
Message: Number of entries in matrix (5) does not match number of pin-to-pinconnections (4).
VPR FPGA Placement and Routing.
Version: 8.1.0-dev+7be7cbe3d
Revision: v8.0.0-3332-g7be7cbe3d
Compiled: 2021-02-26T03:04:33
Compiler: GNU 9.3.0 on Linux-5.8.0-44-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/jiayin/App/vtr/vpr/vpr myArch.xml blink --circuit_file blink.pre-vpr.blif


Architecture file: myArch.xml
Circuit name: blink

# Loading Architecture Description
# Loading Architecture Description took 0.00 seconds (max_rss 15.7 MiB, delta_rss +1.4 MiB)
# Building complex block graph
# Building complex block graph took 0.00 seconds (max_rss 15.7 MiB, delta_rss +0.0 MiB)
The entire flow of VPR took 0.00 seconds (max_rss 15.7 MiB)
Command exited with non-zero status 1
	Command being timed: "/home/jiayin/App/vtr/vpr/vpr myArch.xml blink --circuit_file blink.pre-vpr.blif"
	User time (seconds): 0.00
	System time (seconds): 0.00
	Percent of CPU this job got: 88%
	Elapsed (wall clock) time (h:mm:ss or m:ss): 0:00.00
	Average shared text size (kbytes): 0
	Average unshared data size (kbytes): 0
	Average stack size (kbytes): 0
	Average total size (kbytes): 0
	Maximum resident set size (kbytes): 18036
	Average resident set size (kbytes): 0
	Major (requiring I/O) page faults: 0
	Minor (reclaiming a frame) page faults: 860
	Voluntary context switches: 1
	Involuntary context switches: 5
	Swaps: 0
	File system inputs: 0
	File system outputs: 8
	Socket messages sent: 0
	Socket messages received: 0
	Signals delivered: 0
	Page size (bytes): 4096
	Exit status: 1
