DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "NSK600_lib"
unitName "typedef_p"
)
]
libraryRefs [
"ieee"
"NSK600_lib"
]
)
version "22.1"
appVersion "2005.3 (Build 74)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 2336,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 403,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
decl (Decl
n "control_switch"
t "t_control_switch"
o 85
suid 2281,0
)
)
uid 11937,0
)
*15 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rx_agr"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 96
suid 2282,0
)
)
uid 11939,0
)
*16 (LogPort
port (LogicalPort
decl (Decl
n "rx_ch1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 97
suid 2283,0
)
)
uid 11941,0
)
*17 (LogPort
port (LogicalPort
decl (Decl
n "rx_ch10"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 98
suid 2284,0
)
)
uid 11943,0
)
*18 (LogPort
port (LogicalPort
decl (Decl
n "rx_ch2"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 99
suid 2285,0
)
)
uid 11945,0
)
*19 (LogPort
port (LogicalPort
decl (Decl
n "rx_ch3"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 100
suid 2286,0
)
)
uid 11947,0
)
*20 (LogPort
port (LogicalPort
decl (Decl
n "rx_ch4"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 101
suid 2287,0
)
)
uid 11949,0
)
*21 (LogPort
port (LogicalPort
decl (Decl
n "rx_ch5"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 102
suid 2288,0
)
)
uid 11951,0
)
*22 (LogPort
port (LogicalPort
decl (Decl
n "rx_ch6"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 103
suid 2289,0
)
)
uid 11953,0
)
*23 (LogPort
port (LogicalPort
decl (Decl
n "rx_ch7"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 104
suid 2290,0
)
)
uid 11955,0
)
*24 (LogPort
port (LogicalPort
decl (Decl
n "rx_ch8"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 105
suid 2291,0
)
)
uid 11957,0
)
*25 (LogPort
port (LogicalPort
decl (Decl
n "rx_ch9"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 106
suid 2292,0
)
)
uid 11959,0
)
*26 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rx_enet"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 108
suid 2293,0
)
)
uid 11961,0
)
*27 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rx_g703"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 109
suid 2294,0
)
)
uid 11963,0
)
*28 (LogPort
port (LogicalPort
decl (Decl
n "rx_nsk_1"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 110
suid 2295,0
)
)
uid 11965,0
)
*29 (LogPort
port (LogicalPort
decl (Decl
n "rx_nsk_2"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 111
suid 2296,0
)
)
uid 11967,0
)
*30 (LogPort
port (LogicalPort
decl (Decl
n "rx_nsk_3"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 112
suid 2297,0
)
)
uid 11969,0
)
*31 (LogPort
port (LogicalPort
decl (Decl
n "rx_nsk_4"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 113
suid 2298,0
)
)
uid 11971,0
)
*32 (LogPort
port (LogicalPort
decl (Decl
n "rx_ofdm"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 114
suid 2299,0
)
)
uid 11973,0
)
*33 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rx_v11_1"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 120
suid 2300,0
)
)
uid 11975,0
)
*34 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rx_v11_2"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 121
suid 2301,0
)
)
uid 11977,0
)
*35 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rx_v24_1"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 122
suid 2302,0
)
)
uid 11979,0
)
*36 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rx_v24_2"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 123
suid 2303,0
)
)
uid 11981,0
)
*37 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rx_v24_3"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 124
suid 2304,0
)
)
uid 11983,0
)
*38 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rx_v24_4"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 125
suid 2305,0
)
)
uid 11985,0
)
*39 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rx_v24_5"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 126
suid 2306,0
)
)
uid 11987,0
)
*40 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rx_v24_6"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 127
suid 2307,0
)
)
uid 11989,0
)
*41 (LogPort
port (LogicalPort
m 1
decl (Decl
n "status_switch"
t "t_status_switch"
o 137
suid 2308,0
)
)
uid 11991,0
)
*42 (LogPort
port (LogicalPort
decl (Decl
n "tx_agr"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 143
suid 2309,0
)
)
uid 11993,0
)
*43 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tx_ch1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 144
suid 2310,0
)
)
uid 11995,0
)
*44 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tx_ch10"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 145
suid 2311,0
)
)
uid 11997,0
)
*45 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tx_ch2"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 146
suid 2312,0
)
)
uid 11999,0
)
*46 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tx_ch3"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 147
suid 2313,0
)
)
uid 12001,0
)
*47 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tx_ch4"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 148
suid 2314,0
)
)
uid 12003,0
)
*48 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tx_ch5"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 149
suid 2315,0
)
)
uid 12005,0
)
*49 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tx_ch6"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 150
suid 2316,0
)
)
uid 12007,0
)
*50 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tx_ch7"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 151
suid 2317,0
)
)
uid 12009,0
)
*51 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tx_ch8"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 152
suid 2318,0
)
)
uid 12011,0
)
*52 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tx_ch9"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 153
suid 2319,0
)
)
uid 12013,0
)
*53 (LogPort
port (LogicalPort
decl (Decl
n "tx_enet"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 155
suid 2320,0
)
)
uid 12015,0
)
*54 (LogPort
port (LogicalPort
decl (Decl
n "tx_g703"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 156
suid 2321,0
)
)
uid 12017,0
)
*55 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tx_nsk_1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 157
suid 2322,0
)
)
uid 12019,0
)
*56 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tx_nsk_2"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 158
suid 2323,0
)
)
uid 12021,0
)
*57 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tx_nsk_3"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 159
suid 2324,0
)
)
uid 12023,0
)
*58 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tx_nsk_4"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 160
suid 2325,0
)
)
uid 12025,0
)
*59 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tx_ofdm"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 161
suid 2326,0
)
)
uid 12027,0
)
*60 (LogPort
port (LogicalPort
decl (Decl
n "tx_v11_1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 167
suid 2327,0
)
)
uid 12029,0
)
*61 (LogPort
port (LogicalPort
decl (Decl
n "tx_v11_2"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 168
suid 2328,0
)
)
uid 12031,0
)
*62 (LogPort
port (LogicalPort
decl (Decl
n "tx_v24_1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 169
suid 2329,0
)
)
uid 12033,0
)
*63 (LogPort
port (LogicalPort
decl (Decl
n "tx_v24_2"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 170
suid 2330,0
)
)
uid 12035,0
)
*64 (LogPort
port (LogicalPort
decl (Decl
n "tx_v24_3"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 171
suid 2331,0
)
)
uid 12037,0
)
*65 (LogPort
port (LogicalPort
decl (Decl
n "tx_v24_4"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 172
suid 2332,0
)
)
uid 12039,0
)
*66 (LogPort
port (LogicalPort
decl (Decl
n "tx_v24_5"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 173
suid 2333,0
)
)
uid 12041,0
)
*67 (LogPort
port (LogicalPort
decl (Decl
n "tx_v24_6"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 174
suid 2334,0
)
)
uid 12043,0
)
*68 (LogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 76
suid 2335,0
)
)
uid 12045,0
)
*69 (LogPort
port (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 94
suid 2336,0
)
)
uid 12047,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 416,0
optionalChildren [
*70 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *71 (MRCItem
litem &1
pos 3
dimension 20
)
uid 418,0
optionalChildren [
*72 (MRCItem
litem &2
pos 0
dimension 20
uid 419,0
)
*73 (MRCItem
litem &3
pos 1
dimension 23
uid 420,0
)
*74 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 421,0
)
*75 (MRCItem
litem &14
pos 0
dimension 20
uid 11938,0
)
*76 (MRCItem
litem &15
pos 1
dimension 20
uid 11940,0
)
*77 (MRCItem
litem &16
pos 2
dimension 20
uid 11942,0
)
*78 (MRCItem
litem &17
pos 3
dimension 20
uid 11944,0
)
*79 (MRCItem
litem &18
pos 4
dimension 20
uid 11946,0
)
*80 (MRCItem
litem &19
pos 5
dimension 20
uid 11948,0
)
*81 (MRCItem
litem &20
pos 6
dimension 20
uid 11950,0
)
*82 (MRCItem
litem &21
pos 7
dimension 20
uid 11952,0
)
*83 (MRCItem
litem &22
pos 8
dimension 20
uid 11954,0
)
*84 (MRCItem
litem &23
pos 9
dimension 20
uid 11956,0
)
*85 (MRCItem
litem &24
pos 10
dimension 20
uid 11958,0
)
*86 (MRCItem
litem &25
pos 11
dimension 20
uid 11960,0
)
*87 (MRCItem
litem &26
pos 12
dimension 20
uid 11962,0
)
*88 (MRCItem
litem &27
pos 13
dimension 20
uid 11964,0
)
*89 (MRCItem
litem &28
pos 14
dimension 20
uid 11966,0
)
*90 (MRCItem
litem &29
pos 15
dimension 20
uid 11968,0
)
*91 (MRCItem
litem &30
pos 16
dimension 20
uid 11970,0
)
*92 (MRCItem
litem &31
pos 17
dimension 20
uid 11972,0
)
*93 (MRCItem
litem &32
pos 18
dimension 20
uid 11974,0
)
*94 (MRCItem
litem &33
pos 19
dimension 20
uid 11976,0
)
*95 (MRCItem
litem &34
pos 20
dimension 20
uid 11978,0
)
*96 (MRCItem
litem &35
pos 21
dimension 20
uid 11980,0
)
*97 (MRCItem
litem &36
pos 22
dimension 20
uid 11982,0
)
*98 (MRCItem
litem &37
pos 23
dimension 20
uid 11984,0
)
*99 (MRCItem
litem &38
pos 24
dimension 20
uid 11986,0
)
*100 (MRCItem
litem &39
pos 25
dimension 20
uid 11988,0
)
*101 (MRCItem
litem &40
pos 26
dimension 20
uid 11990,0
)
*102 (MRCItem
litem &41
pos 27
dimension 20
uid 11992,0
)
*103 (MRCItem
litem &42
pos 28
dimension 20
uid 11994,0
)
*104 (MRCItem
litem &43
pos 29
dimension 20
uid 11996,0
)
*105 (MRCItem
litem &44
pos 30
dimension 20
uid 11998,0
)
*106 (MRCItem
litem &45
pos 31
dimension 20
uid 12000,0
)
*107 (MRCItem
litem &46
pos 32
dimension 20
uid 12002,0
)
*108 (MRCItem
litem &47
pos 33
dimension 20
uid 12004,0
)
*109 (MRCItem
litem &48
pos 34
dimension 20
uid 12006,0
)
*110 (MRCItem
litem &49
pos 35
dimension 20
uid 12008,0
)
*111 (MRCItem
litem &50
pos 36
dimension 20
uid 12010,0
)
*112 (MRCItem
litem &51
pos 37
dimension 20
uid 12012,0
)
*113 (MRCItem
litem &52
pos 38
dimension 20
uid 12014,0
)
*114 (MRCItem
litem &53
pos 39
dimension 20
uid 12016,0
)
*115 (MRCItem
litem &54
pos 40
dimension 20
uid 12018,0
)
*116 (MRCItem
litem &55
pos 41
dimension 20
uid 12020,0
)
*117 (MRCItem
litem &56
pos 42
dimension 20
uid 12022,0
)
*118 (MRCItem
litem &57
pos 43
dimension 20
uid 12024,0
)
*119 (MRCItem
litem &58
pos 44
dimension 20
uid 12026,0
)
*120 (MRCItem
litem &59
pos 45
dimension 20
uid 12028,0
)
*121 (MRCItem
litem &60
pos 46
dimension 20
uid 12030,0
)
*122 (MRCItem
litem &61
pos 47
dimension 20
uid 12032,0
)
*123 (MRCItem
litem &62
pos 48
dimension 20
uid 12034,0
)
*124 (MRCItem
litem &63
pos 49
dimension 20
uid 12036,0
)
*125 (MRCItem
litem &64
pos 50
dimension 20
uid 12038,0
)
*126 (MRCItem
litem &65
pos 51
dimension 20
uid 12040,0
)
*127 (MRCItem
litem &66
pos 52
dimension 20
uid 12042,0
)
*128 (MRCItem
litem &67
pos 53
dimension 20
uid 12044,0
)
*129 (MRCItem
litem &68
pos 54
dimension 20
uid 12046,0
)
*130 (MRCItem
litem &69
pos 55
dimension 20
uid 12048,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 422,0
optionalChildren [
*131 (MRCItem
litem &5
pos 0
dimension 20
uid 423,0
)
*132 (MRCItem
litem &7
pos 1
dimension 50
uid 424,0
)
*133 (MRCItem
litem &8
pos 2
dimension 100
uid 425,0
)
*134 (MRCItem
litem &9
pos 3
dimension 50
uid 426,0
)
*135 (MRCItem
litem &10
pos 4
dimension 100
uid 427,0
)
*136 (MRCItem
litem &11
pos 5
dimension 100
uid 428,0
)
*137 (MRCItem
litem &12
pos 6
dimension 50
uid 429,0
)
*138 (MRCItem
litem &13
pos 7
dimension 80
uid 430,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 417,0
vaOverrides [
]
)
]
)
uid 402,0
)
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Project_ETL600\\IC_Design\\NSK600_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Project_ETL600\\IC_Design\\NSK600_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Project_ETL600\\IC_Design\\NSK600_lib\\hds\\switch_ports\\interface.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Project_ETL600\\IC_Design\\NSK600_lib\\hds\\switch_ports\\interface.user"
)
(vvPair
variable "SourceDir"
value "C:\\Project_ETL600\\IC_Design\\NSK600_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Author"
)
(vvPair
variable "arch_name"
value "interface"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "C:\\Project_ETL600\\IC_Design\\NSK600_lib\\hds\\switch_ports"
)
(vvPair
variable "d_logical"
value "C:\\Project_ETL600\\IC_Design\\NSK600_lib\\hds\\switch_ports"
)
(vvPair
variable "date"
value "2007-04-24"
)
(vvPair
variable "day"
value "Di"
)
(vvPair
variable "day_long"
value "Dienstag"
)
(vvPair
variable "dd"
value "24"
)
(vvPair
variable "entity_name"
value "switch_ports"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "interface"
)
(vvPair
variable "f_logical"
value "interface"
)
(vvPair
variable "f_noext"
value "interface"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "CH-L-0012267"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "NSK600_lib"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/NSK600_lib/concat"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/NSK600_lib/work/"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/NSK600_lib/implementation/"
)
(vvPair
variable "library_downstream_Synplify"
value "$HDS_PROJECT_DIR/NSK600_lib/synplify"
)
(vvPair
variable "mm"
value "04"
)
(vvPair
variable "module_name"
value "switch_ports"
)
(vvPair
variable "month"
value "Apr"
)
(vvPair
variable "month_long"
value "April"
)
(vvPair
variable "p"
value "C:\\Project_ETL600\\IC_Design\\NSK600_lib\\hds\\switch_ports\\interface"
)
(vvPair
variable "p_logical"
value "C:\\Project_ETL600\\IC_Design\\NSK600_lib\\hds\\switch_ports\\interface"
)
(vvPair
variable "project_name"
value "O4CV"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\Modeltech_6.1e\\win32pe"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "C:/Programme/Precision Synthesis 2006a.112/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "time"
value "15:38:11"
)
(vvPair
variable "unit"
value "switch_ports"
)
(vvPair
variable "user"
value "chmaglo1"
)
(vvPair
variable "version"
value "2005.3 (Build 74)"
)
(vvPair
variable "view"
value "interface"
)
(vvPair
variable "year"
value "2007"
)
(vvPair
variable "yy"
value "07"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 401,0
optionalChildren [
*139 (SymbolBody
uid 8,0
optionalChildren [
*140 (CptPort
uid 11657,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11658,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,6625,42750,7375"
)
tg (CPTG
uid 11659,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11660,0
va (VaSet
font "arial,8,0"
)
xt "35400,6500,41000,7500"
st "control_switch"
ju 2
blo "41000,7300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11661,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,2800,67500,3600"
st "control_switch : IN     t_control_switch  ;
"
)
thePort (LogicalPort
decl (Decl
n "control_switch"
t "t_control_switch"
o 85
suid 2281,0
)
)
)
*141 (CptPort
uid 11662,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11663,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40625,60000,41375,60750"
)
tg (CPTG
uid 11664,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11665,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "40500,56400,41500,59000"
st "rx_agr"
blo "41300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11666,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,25200,73500,26000"
st "rx_agr         : OUT    std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_agr"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 96
suid 2282,0
)
)
)
*142 (CptPort
uid 11667,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11668,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16625,60000,17375,60750"
)
tg (CPTG
uid 11669,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11670,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "16500,56400,17500,59000"
st "rx_ch1"
blo "17300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11671,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,4400,73500,5200"
st "rx_ch1         : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "rx_ch1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 97
suid 2283,0
)
)
)
*143 (CptPort
uid 11672,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11673,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34625,60000,35375,60750"
)
tg (CPTG
uid 11674,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11675,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "34500,56000,35500,59000"
st "rx_ch10"
blo "35300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11676,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,5200,73500,6000"
st "rx_ch10        : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "rx_ch10"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 98
suid 2284,0
)
)
)
*144 (CptPort
uid 11677,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11678,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "18625,60000,19375,60750"
)
tg (CPTG
uid 11679,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11680,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "18500,56400,19500,59000"
st "rx_ch2"
blo "19300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11681,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,6000,73500,6800"
st "rx_ch2         : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "rx_ch2"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 99
suid 2285,0
)
)
)
*145 (CptPort
uid 11682,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11683,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20625,60000,21375,60750"
)
tg (CPTG
uid 11684,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11685,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "20500,56400,21500,59000"
st "rx_ch3"
blo "21300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11686,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,6800,73500,7600"
st "rx_ch3         : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "rx_ch3"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 100
suid 2286,0
)
)
)
*146 (CptPort
uid 11687,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11688,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22625,60000,23375,60750"
)
tg (CPTG
uid 11689,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11690,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "22500,56400,23500,59000"
st "rx_ch4"
blo "23300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11691,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,7600,73500,8400"
st "rx_ch4         : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "rx_ch4"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 101
suid 2287,0
)
)
)
*147 (CptPort
uid 11692,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11693,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24625,60000,25375,60750"
)
tg (CPTG
uid 11694,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11695,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "24500,56400,25500,59000"
st "rx_ch5"
blo "25300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11696,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,8400,73500,9200"
st "rx_ch5         : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "rx_ch5"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 102
suid 2288,0
)
)
)
*148 (CptPort
uid 11697,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11698,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26625,60000,27375,60750"
)
tg (CPTG
uid 11699,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11700,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "26500,56400,27500,59000"
st "rx_ch6"
blo "27300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11701,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,9200,73500,10000"
st "rx_ch6         : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "rx_ch6"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 103
suid 2289,0
)
)
)
*149 (CptPort
uid 11702,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11703,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28625,60000,29375,60750"
)
tg (CPTG
uid 11704,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11705,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "28500,56400,29500,59000"
st "rx_ch7"
blo "29300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11706,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,10000,73500,10800"
st "rx_ch7         : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "rx_ch7"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 104
suid 2290,0
)
)
)
*150 (CptPort
uid 11707,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11708,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30625,60000,31375,60750"
)
tg (CPTG
uid 11709,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11710,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "30500,56400,31500,59000"
st "rx_ch8"
blo "31300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11711,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,10800,73500,11600"
st "rx_ch8         : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "rx_ch8"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 105
suid 2291,0
)
)
)
*151 (CptPort
uid 11712,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11713,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32625,60000,33375,60750"
)
tg (CPTG
uid 11714,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11715,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "32500,56400,33500,59000"
st "rx_ch9"
blo "33300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11716,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,11600,73500,12400"
st "rx_ch9         : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "rx_ch9"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 106
suid 2292,0
)
)
)
*152 (CptPort
uid 11717,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11718,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,55625,42750,56375"
)
tg (CPTG
uid 11719,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11720,0
va (VaSet
font "arial,8,0"
)
xt "38200,55500,41000,56500"
st "rx_enet"
ju 2
blo "41000,56300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11721,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,26000,73500,26800"
st "rx_enet        : OUT    std_logic_vector (3 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_enet"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 108
suid 2293,0
)
)
)
*153 (CptPort
uid 11722,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11723,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,47625,42750,48375"
)
tg (CPTG
uid 11724,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11725,0
va (VaSet
font "arial,8,0"
)
xt "37900,47500,41000,48500"
st "rx_g703"
ju 2
blo "41000,48300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11726,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,26800,73500,27600"
st "rx_g703        : OUT    std_logic_vector (3 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_g703"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 109
suid 2294,0
)
)
)
*154 (CptPort
uid 11727,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11728,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,12625,42750,13375"
)
tg (CPTG
uid 11729,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11730,0
va (VaSet
font "arial,8,0"
)
xt "37700,12500,41000,13500"
st "rx_nsk_1"
ju 2
blo "41000,13300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11731,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,12400,73500,13200"
st "rx_nsk_1       : IN     std_logic_vector (3 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "rx_nsk_1"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 110
suid 2295,0
)
)
)
*155 (CptPort
uid 11732,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11733,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,14625,42750,15375"
)
tg (CPTG
uid 11734,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11735,0
va (VaSet
font "arial,8,0"
)
xt "37700,14500,41000,15500"
st "rx_nsk_2"
ju 2
blo "41000,15300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11736,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,13200,73500,14000"
st "rx_nsk_2       : IN     std_logic_vector (3 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "rx_nsk_2"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 111
suid 2296,0
)
)
)
*156 (CptPort
uid 11737,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11738,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,16625,42750,17375"
)
tg (CPTG
uid 11739,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11740,0
va (VaSet
font "arial,8,0"
)
xt "37700,16500,41000,17500"
st "rx_nsk_3"
ju 2
blo "41000,17300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11741,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,14000,73500,14800"
st "rx_nsk_3       : IN     std_logic_vector (3 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "rx_nsk_3"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 112
suid 2297,0
)
)
)
*157 (CptPort
uid 11742,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11743,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,18625,42750,19375"
)
tg (CPTG
uid 11744,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11745,0
va (VaSet
font "arial,8,0"
)
xt "37700,18500,41000,19500"
st "rx_nsk_4"
ju 2
blo "41000,19300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11746,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,14800,73500,15600"
st "rx_nsk_4       : IN     std_logic_vector (3 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "rx_nsk_4"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 113
suid 2298,0
)
)
)
*158 (CptPort
uid 11747,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11748,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,38625,42750,39375"
)
tg (CPTG
uid 11749,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11750,0
va (VaSet
font "arial,8,0"
)
xt "38000,38500,41000,39500"
st "rx_ofdm"
ju 2
blo "41000,39300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11751,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,15600,73500,16400"
st "rx_ofdm        : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "rx_ofdm"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 114
suid 2299,0
)
)
)
*159 (CptPort
uid 11752,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11753,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,49625,15000,50375"
)
tg (CPTG
uid 11754,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11755,0
va (VaSet
font "arial,8,0"
)
xt "16000,49500,19300,50500"
st "rx_v11_1"
blo "16000,50300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11756,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,27600,73500,28400"
st "rx_v11_1       : OUT    std_logic_vector (3 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_v11_1"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 120
suid 2300,0
)
)
)
*160 (CptPort
uid 11757,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11758,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,55625,15000,56375"
)
tg (CPTG
uid 11759,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11760,0
va (VaSet
font "arial,8,0"
)
xt "16000,55500,19300,56500"
st "rx_v11_2"
blo "16000,56300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11761,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,28400,73500,29200"
st "rx_v11_2       : OUT    std_logic_vector (3 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_v11_2"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 121
suid 2301,0
)
)
)
*161 (CptPort
uid 11762,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11763,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,8625,15000,9375"
)
tg (CPTG
uid 11764,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11765,0
va (VaSet
font "arial,8,0"
)
xt "16000,8500,19300,9500"
st "rx_v24_1"
blo "16000,9300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11766,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,29200,73500,30000"
st "rx_v24_1       : OUT    std_logic_vector (3 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_v24_1"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 122
suid 2302,0
)
)
)
*162 (CptPort
uid 11767,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11768,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,15625,15000,16375"
)
tg (CPTG
uid 11769,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11770,0
va (VaSet
font "arial,8,0"
)
xt "16000,15500,19300,16500"
st "rx_v24_2"
blo "16000,16300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11771,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,30000,73500,30800"
st "rx_v24_2       : OUT    std_logic_vector (3 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_v24_2"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 123
suid 2303,0
)
)
)
*163 (CptPort
uid 11772,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11773,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,22625,15000,23375"
)
tg (CPTG
uid 11774,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11775,0
va (VaSet
font "arial,8,0"
)
xt "16000,22500,19300,23500"
st "rx_v24_3"
blo "16000,23300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11776,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,30800,73500,31600"
st "rx_v24_3       : OUT    std_logic_vector (3 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_v24_3"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 124
suid 2304,0
)
)
)
*164 (CptPort
uid 11777,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11778,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,29625,15000,30375"
)
tg (CPTG
uid 11779,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11780,0
va (VaSet
font "arial,8,0"
)
xt "16000,29500,19300,30500"
st "rx_v24_4"
blo "16000,30300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11781,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,31600,73500,32400"
st "rx_v24_4       : OUT    std_logic_vector (3 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_v24_4"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 125
suid 2305,0
)
)
)
*165 (CptPort
uid 11782,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11783,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,36625,15000,37375"
)
tg (CPTG
uid 11784,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11785,0
va (VaSet
font "arial,8,0"
)
xt "16000,36500,19300,37500"
st "rx_v24_5"
blo "16000,37300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11786,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,32400,73500,33200"
st "rx_v24_5       : OUT    std_logic_vector (3 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_v24_5"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 126
suid 2306,0
)
)
)
*166 (CptPort
uid 11787,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11788,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,43625,15000,44375"
)
tg (CPTG
uid 11789,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11790,0
va (VaSet
font "arial,8,0"
)
xt "16000,43500,19300,44500"
st "rx_v24_6"
blo "16000,44300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11791,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,33200,73500,34000"
st "rx_v24_6       : OUT    std_logic_vector (3 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_v24_6"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 127
suid 2307,0
)
)
)
*167 (CptPort
uid 11792,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11793,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,7625,42750,8375"
)
tg (CPTG
uid 11794,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11795,0
va (VaSet
font "arial,8,0"
)
xt "35700,7500,41000,8500"
st "status_switch"
ju 2
blo "41000,8300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11796,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,34000,67000,34800"
st "status_switch  : OUT    t_status_switch  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "status_switch"
t "t_status_switch"
o 137
suid 2308,0
)
)
)
*168 (CptPort
uid 11797,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11798,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39625,60000,40375,60750"
)
tg (CPTG
uid 11799,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11800,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "39500,56500,40500,59000"
st "tx_agr"
blo "40300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11801,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,16400,73500,17200"
st "tx_agr         : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "tx_agr"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 143
suid 2309,0
)
)
)
*169 (CptPort
uid 11802,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11803,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15625,60000,16375,60750"
)
tg (CPTG
uid 11804,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11805,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "15500,56500,16500,59000"
st "tx_ch1"
blo "16300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11806,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,34800,73500,35600"
st "tx_ch1         : OUT    std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_ch1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 144
suid 2310,0
)
)
)
*170 (CptPort
uid 11807,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11808,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33625,60000,34375,60750"
)
tg (CPTG
uid 11809,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11810,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "33500,56100,34500,59000"
st "tx_ch10"
blo "34300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11811,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,35600,73500,36400"
st "tx_ch10        : OUT    std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_ch10"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 145
suid 2311,0
)
)
)
*171 (CptPort
uid 11812,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11813,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17625,60000,18375,60750"
)
tg (CPTG
uid 11814,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11815,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "17500,56500,18500,59000"
st "tx_ch2"
blo "18300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11816,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,36400,73500,37200"
st "tx_ch2         : OUT    std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_ch2"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 146
suid 2312,0
)
)
)
*172 (CptPort
uid 11817,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11818,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19625,60000,20375,60750"
)
tg (CPTG
uid 11819,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11820,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "19500,56500,20500,59000"
st "tx_ch3"
blo "20300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11821,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,37200,73500,38000"
st "tx_ch3         : OUT    std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_ch3"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 147
suid 2313,0
)
)
)
*173 (CptPort
uid 11822,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11823,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21625,60000,22375,60750"
)
tg (CPTG
uid 11824,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11825,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "21500,56500,22500,59000"
st "tx_ch4"
blo "22300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11826,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,38000,73500,38800"
st "tx_ch4         : OUT    std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_ch4"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 148
suid 2314,0
)
)
)
*174 (CptPort
uid 11827,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11828,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23625,60000,24375,60750"
)
tg (CPTG
uid 11829,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11830,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "23500,56500,24500,59000"
st "tx_ch5"
blo "24300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11831,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,38800,73500,39600"
st "tx_ch5         : OUT    std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_ch5"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 149
suid 2315,0
)
)
)
*175 (CptPort
uid 11832,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11833,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25625,60000,26375,60750"
)
tg (CPTG
uid 11834,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11835,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "25500,56500,26500,59000"
st "tx_ch6"
blo "26300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11836,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,39600,73500,40400"
st "tx_ch6         : OUT    std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_ch6"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 150
suid 2316,0
)
)
)
*176 (CptPort
uid 11837,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11838,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27625,60000,28375,60750"
)
tg (CPTG
uid 11839,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11840,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "27500,56500,28500,59000"
st "tx_ch7"
blo "28300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11841,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,40400,73500,41200"
st "tx_ch7         : OUT    std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_ch7"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 151
suid 2317,0
)
)
)
*177 (CptPort
uid 11842,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11843,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29625,60000,30375,60750"
)
tg (CPTG
uid 11844,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11845,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "29500,56500,30500,59000"
st "tx_ch8"
blo "30300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11846,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,41200,73500,42000"
st "tx_ch8         : OUT    std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_ch8"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 152
suid 2318,0
)
)
)
*178 (CptPort
uid 11847,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11848,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31625,60000,32375,60750"
)
tg (CPTG
uid 11849,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11850,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "31500,56500,32500,59000"
st "tx_ch9"
blo "32300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11851,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,42000,73500,42800"
st "tx_ch9         : OUT    std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_ch9"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 153
suid 2319,0
)
)
)
*179 (CptPort
uid 11852,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11853,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,56625,42750,57375"
)
tg (CPTG
uid 11854,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11855,0
va (VaSet
font "arial,8,0"
)
xt "38300,56500,41000,57500"
st "tx_enet"
ju 2
blo "41000,57300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11856,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,17200,73500,18000"
st "tx_enet        : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "tx_enet"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 155
suid 2320,0
)
)
)
*180 (CptPort
uid 11857,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11858,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,48625,42750,49375"
)
tg (CPTG
uid 11859,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11860,0
va (VaSet
font "arial,8,0"
)
xt "38000,48500,41000,49500"
st "tx_g703"
ju 2
blo "41000,49300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11861,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,18000,73500,18800"
st "tx_g703        : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "tx_g703"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 156
suid 2321,0
)
)
)
*181 (CptPort
uid 11862,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11863,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,13625,42750,14375"
)
tg (CPTG
uid 11864,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11865,0
va (VaSet
font "arial,8,0"
)
xt "37800,13500,41000,14500"
st "tx_nsk_1"
ju 2
blo "41000,14300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11866,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,42800,73500,43600"
st "tx_nsk_1       : OUT    std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_nsk_1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 157
suid 2322,0
)
)
)
*182 (CptPort
uid 11867,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11868,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,15625,42750,16375"
)
tg (CPTG
uid 11869,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11870,0
va (VaSet
font "arial,8,0"
)
xt "37800,15500,41000,16500"
st "tx_nsk_2"
ju 2
blo "41000,16300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11871,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,43600,73500,44400"
st "tx_nsk_2       : OUT    std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_nsk_2"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 158
suid 2323,0
)
)
)
*183 (CptPort
uid 11872,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11873,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,17625,42750,18375"
)
tg (CPTG
uid 11874,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11875,0
va (VaSet
font "arial,8,0"
)
xt "37800,17500,41000,18500"
st "tx_nsk_3"
ju 2
blo "41000,18300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11876,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,44400,73500,45200"
st "tx_nsk_3       : OUT    std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_nsk_3"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 159
suid 2324,0
)
)
)
*184 (CptPort
uid 11877,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11878,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,19625,42750,20375"
)
tg (CPTG
uid 11879,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11880,0
va (VaSet
font "arial,8,0"
)
xt "37800,19500,41000,20500"
st "tx_nsk_4"
ju 2
blo "41000,20300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11881,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,45200,73500,46000"
st "tx_nsk_4       : OUT    std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_nsk_4"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 160
suid 2325,0
)
)
)
*185 (CptPort
uid 11882,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11883,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,37625,42750,38375"
)
tg (CPTG
uid 11884,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11885,0
va (VaSet
font "arial,8,0"
)
xt "38100,37500,41000,38500"
st "tx_ofdm"
ju 2
blo "41000,38300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11886,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,46000,72500,46800"
st "tx_ofdm        : OUT    std_logic_vector (3 DOWNTO 0)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_ofdm"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 161
suid 2326,0
)
)
)
*186 (CptPort
uid 11887,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11888,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,50625,15000,51375"
)
tg (CPTG
uid 11889,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11890,0
va (VaSet
font "arial,8,0"
)
xt "16000,50500,19200,51500"
st "tx_v11_1"
blo "16000,51300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11891,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,18800,73500,19600"
st "tx_v11_1       : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "tx_v11_1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 167
suid 2327,0
)
)
)
*187 (CptPort
uid 11892,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11893,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,56625,15000,57375"
)
tg (CPTG
uid 11894,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11895,0
va (VaSet
font "arial,8,0"
)
xt "16000,56500,19200,57500"
st "tx_v11_2"
blo "16000,57300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11896,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,19600,73500,20400"
st "tx_v11_2       : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "tx_v11_2"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 168
suid 2328,0
)
)
)
*188 (CptPort
uid 11897,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11898,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,9625,15000,10375"
)
tg (CPTG
uid 11899,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11900,0
va (VaSet
font "arial,8,0"
)
xt "16000,9500,19200,10500"
st "tx_v24_1"
blo "16000,10300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11901,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,20400,73500,21200"
st "tx_v24_1       : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "tx_v24_1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 169
suid 2329,0
)
)
)
*189 (CptPort
uid 11902,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11903,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,16625,15000,17375"
)
tg (CPTG
uid 11904,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11905,0
va (VaSet
font "arial,8,0"
)
xt "16000,16500,19200,17500"
st "tx_v24_2"
blo "16000,17300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11906,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,21200,73500,22000"
st "tx_v24_2       : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "tx_v24_2"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 170
suid 2330,0
)
)
)
*190 (CptPort
uid 11907,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11908,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,23625,15000,24375"
)
tg (CPTG
uid 11909,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11910,0
va (VaSet
font "arial,8,0"
)
xt "16000,23500,19200,24500"
st "tx_v24_3"
blo "16000,24300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11911,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,22000,73500,22800"
st "tx_v24_3       : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "tx_v24_3"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 171
suid 2331,0
)
)
)
*191 (CptPort
uid 11912,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11913,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,30625,15000,31375"
)
tg (CPTG
uid 11914,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11915,0
va (VaSet
font "arial,8,0"
)
xt "16000,30500,19200,31500"
st "tx_v24_4"
blo "16000,31300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11916,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,22800,73500,23600"
st "tx_v24_4       : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "tx_v24_4"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 172
suid 2332,0
)
)
)
*192 (CptPort
uid 11917,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11918,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,37625,15000,38375"
)
tg (CPTG
uid 11919,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11920,0
va (VaSet
font "arial,8,0"
)
xt "16000,37500,19200,38500"
st "tx_v24_5"
blo "16000,38300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11921,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,23600,73500,24400"
st "tx_v24_5       : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "tx_v24_5"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 173
suid 2333,0
)
)
)
*193 (CptPort
uid 11922,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11923,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,44625,15000,45375"
)
tg (CPTG
uid 11924,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11925,0
va (VaSet
font "arial,8,0"
)
xt "16000,44500,19200,45500"
st "tx_v24_6"
blo "16000,45300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11926,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,24400,73500,25200"
st "tx_v24_6       : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "tx_v24_6"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 174
suid 2334,0
)
)
)
*194 (CptPort
uid 11927,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11928,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,57625,15000,58375"
)
tg (CPTG
uid 11929,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11930,0
va (VaSet
font "arial,8,0"
)
xt "16000,57500,17300,58500"
st "clk"
blo "16000,58300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11931,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,2000,63500,2800"
st "clk            : IN     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 76
suid 2335,0
)
)
)
*195 (CptPort
uid 11932,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11933,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,58625,15000,59375"
)
tg (CPTG
uid 11934,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11935,0
va (VaSet
font "arial,8,0"
)
xt "16000,58500,18900,59500"
st "reset_n"
blo "16000,59300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11936,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,3600,63500,4400"
st "reset_n        : IN     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 94
suid 2336,0
)
)
)
]
shape (Rectangle
uid 9,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,42000,60000"
)
oxt "15000,6000,42000,62000"
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "Arial,8,1"
)
xt "25750,32000,30750,33000"
st "NSK600_lib"
blo "25750,32800"
)
second (Text
uid 12,0
va (VaSet
font "Arial,8,1"
)
xt "25750,33000,31250,34000"
st "switch_ports"
blo "25750,33800"
)
)
gi *196 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
font "Courier New,8,0"
)
xt "4500,-1000,16000,-200"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sTC 0
sF 0
)
portVis (PortSigDisplay
sTC 0
sF 0
)
)
*197 (Grouping
uid 16,0
optionalChildren [
*198 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,48000,53000,49000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,48000,47000,49000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*199 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,44000,57000,45000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,44000,56200,45000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*200 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,46000,53000,47000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,46000,46200,47000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*201 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,46000,36000,47000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,46000,34300,47000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*202 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,45000,73000,49000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,45200,62400,46200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*203 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,44000,73000,45000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,44000,60200,45000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*204 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,44000,53000,46000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "39150,44500,45850,45500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*205 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,47000,36000,48000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,47000,34300,48000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*206 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,48000,36000,49000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,48000,34900,49000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*207 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,47000,53000,48000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,47000,48900,48000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "32000,44000,73000,49000"
)
oxt "14000,66000,55000,71000"
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *208 (PackageList
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*209 (Text
uid 49,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*210 (MLText
uid 50,0
va (VaSet
)
xt "0,1000,11500,6000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;
LIBRARY NSK600_lib;
USE NSK600_lib.typedef_p.all;"
tm "PackageList"
)
]
)
windowSize "0,0,895,750"
viewArea "0,0,0,0"
cachedDiagramExtent "0,0,0,0"
pageBreakOrigin "0,0"
active 1
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName "NSK600_lib"
entityName "nsk600_top"
viewName "struct.bd"
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,33000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Arial,8,1"
)
xt "22200,15000,25800,16000"
st "<library>"
blo "22200,15800"
)
second (Text
va (VaSet
font "Arial,8,1"
)
xt "22200,16000,24800,17000"
st "<cell>"
blo "22200,16800"
)
)
gi *211 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "0,12000,11500,12800"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "In0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1750"
st "Buffer0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *212 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "42000,0,47400,1000"
st "Declarations"
blo "42000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "42000,1000,44700,2000"
st "Ports:"
blo "42000,1800"
)
externalLabel (Text
uid 4,0
va (VaSet
font "Arial,8,1"
)
xt "42000,46800,44400,47800"
st "User:"
blo "42000,47600"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "42000,0,47800,1000"
st "Internal User:"
blo "42000,800"
)
externalText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,47800,44000,47800"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 12048,0
)
