// Seed: 337002404
module module_0 (
    input wire id_0,
    input uwire id_1,
    input wor id_2,
    output tri id_3,
    input supply1 id_4
    , id_7,
    output tri id_5
);
  wire id_8;
endmodule
module module_1 #(
    parameter id_1  = 32'd35,
    parameter id_10 = 32'd48
) (
    input supply1 id_0,
    input wor _id_1,
    output supply1 id_2,
    input supply0 id_3,
    output supply0 id_4,
    input uwire id_5,
    input tri id_6,
    output tri0 id_7,
    input supply1 id_8,
    output supply1 id_9,
    input uwire _id_10,
    input wire id_11
);
  logic [1 'b0 : id_1] id_13;
  wire id_14;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_8,
      id_9,
      id_6,
      id_7
  );
  assign modCall_1.id_0 = 0;
  logic [1 : id_10  !=  1] id_15;
  ;
endmodule
