{
    "LVLData": [
        "SIM"
    ],
    "stat": {
        "Frontend(%)": 46.07950338857566,
        "ru_self_cgstart": {
            "ru_utime_sec": 0.242733,
            "ru_stime_sec": 0.060197000000000001,
            "ru_nivcsw": 301,
            "ru_majflt": 0,
            "ru_maxrss_kb": 66228,
            "ru_minflt": 17259,
            "ru_nvcsw": 246
        },
        "totalObjSize": 1051927,
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.011443999999999999,
            "ru_stime_sec": 0.043533000000000002,
            "ru_nivcsw": 11,
            "ru_majflt": 0,
            "ru_maxrss_kb": 25056,
            "ru_minflt": 2736,
            "ru_nvcsw": 21
        },
        "nMops": 34910,
        "ru_self_end": {
            "ru_utime_sec": 0.52676999999999996,
            "ru_stime_sec": 0.10653700000000001,
            "ru_nivcsw": 353,
            "ru_majflt": 0,
            "ru_maxrss_kb": 74528,
            "ru_minflt": 20295,
            "ru_nvcsw": 427
        },
        "outputSizePerQuad": 77.0,
        "nQuads": 13561,
        "CodeGen(%)": 53.92049661142434,
        "ru_childs_end": {
            "ru_utime_sec": 0.011443999999999999,
            "ru_stime_sec": 0.043533000000000002,
            "ru_nivcsw": 11,
            "ru_majflt": 0,
            "ru_maxrss_kb": 25056,
            "ru_minflt": 2736,
            "ru_nvcsw": 21
        },
        "quadSpeed": 47743.779859666174,
        "mopSpeed": 122906.52274175549,
        "mop/quad": 2.5742939311260233
    },
    "CompileStatus": "Successful",
    "MlibObjs": {},
    "PrevCompiledModules": {},
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "_vcs_unit__3579906574",
        "_vcs_unit__3579906574",
        "std",
        "std",
        "SystemVerilogCSP",
        "SystemVerilogCSP",
        "Channel_0000",
        "Channel_0000",
        "Channel_0001",
        "Channel_0001",
        "Channel_0002",
        "Channel_0002",
        "Channel_0003",
        "Channel_0003",
        "Channel_0004",
        "Channel_0004",
        "Channel_0005",
        "Channel_0005",
        "Channel_0006",
        "Channel_0006",
        "Channel_0007",
        "Channel_0007",
        "data_generator",
        "data_generator",
        "data_bucket",
        "data_bucket",
        "PE_tb",
        "PE_tb",
        "depacketizer",
        "depacketizer",
        "split",
        "split",
        "special_split",
        "special_split",
        "priority_mux",
        "priority_mux",
        "copy4",
        "copy4",
        "special_copy",
        "special_copy",
        "conditional_copy",
        "conditional_copy",
        "mac",
        "mac",
        "spike_residue",
        "spike_residue",
        "two_input_adder",
        "two_input_adder",
        "merge",
        "merge",
        "packetizer",
        "packetizer"
    ],
    "NameTable": {
        "special_split": [
            "special_split",
            "Kc3TV",
            "module"
        ],
        "_vcs_unit__3579906574": [
            "_vcs_unit__3579906574",
            "NCi3F",
            "module"
        ],
        "Channel_0004": [
            "Channel_0004",
            "YYGAb",
            "module"
        ],
        "data_generator": [
            "data_generator",
            "w8TC7",
            "module"
        ],
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "packetizer": [
            "packetizer",
            "PyREV",
            "module"
        ],
        "SystemVerilogCSP": [
            "SystemVerilogCSP",
            "enAc4",
            "module"
        ],
        "Channel_0000": [
            "Channel_0000",
            "nYY4r",
            "module"
        ],
        "Channel_0001": [
            "Channel_0001",
            "BMHPQ",
            "module"
        ],
        "Channel_0003": [
            "Channel_0003",
            "r58GN",
            "module"
        ],
        "Channel_0002": [
            "Channel_0002",
            "kBVPD",
            "module"
        ],
        "depacketizer": [
            "depacketizer",
            "n6KiC",
            "module"
        ],
        "split": [
            "split",
            "y5LLG",
            "module"
        ],
        "Channel_0005": [
            "Channel_0005",
            "i5mzk",
            "module"
        ],
        "merge": [
            "merge",
            "HC07W",
            "module"
        ],
        "Channel_0006": [
            "Channel_0006",
            "icPSP",
            "module"
        ],
        "Channel_0007": [
            "Channel_0007",
            "zzdLZ",
            "module"
        ],
        "data_bucket": [
            "data_bucket",
            "p8BW1",
            "module"
        ],
        "PE_tb": [
            "PE_tb",
            "cjQsN",
            "module"
        ],
        "priority_mux": [
            "priority_mux",
            "jECFW",
            "module"
        ],
        "copy4": [
            "copy4",
            "IeBrF",
            "module"
        ],
        "two_input_adder": [
            "two_input_adder",
            "dkgQb",
            "module"
        ],
        "conditional_copy": [
            "conditional_copy",
            "D8bfC",
            "module"
        ],
        "special_copy": [
            "special_copy",
            "ZqqcA",
            "module"
        ],
        "mac": [
            "mac",
            "duZ3t",
            "module"
        ],
        "spike_residue": [
            "spike_residue",
            "ataCm",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "PEModules": [],
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 102599
    },
    "CurCompileUdps": {},
    "CompileProcesses": [
        "cgproc.81068.json"
    ],
    "Misc": {
        "csrc_abs": "/home/viterbi/06/ychiu078/552/EE552_Final_Project/Advanced/PE/sim/PE/csrc",
        "cwd": "/home/viterbi/06/ychiu078/552/EE552_Final_Project/Advanced/PE/sim/PE",
        "default_output_dir": "csrc",
        "csrc": "csrc",
        "daidir": "simv.daidir",
        "daidir_abs": "/home/viterbi/06/ychiu078/552/EE552_Final_Project/Advanced/PE/sim/PE/simv.daidir",
        "archive_dir": "archive.0"
    }
}