vendor_name = ModelSim
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/dummy_slave.v
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/bus_control.v
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/shifter.v
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/regfile.v
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/pipe_pc.v
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/pipe_m_w_reg.v
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/pipe_ir.v
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/pipe_if.v
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/pipe_id.v
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/pipe_exe.v
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/pipe_e_m_reg.v
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/pipe_d_e_reg.v
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/dffe32.v
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/cpu.v
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/clo_clz.v
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/alu.v
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/add_sub.v
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/add_sub_t.vwf
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/clo_clz_t.vwf
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/shifter_t.vwf
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/alu_t.vwf
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/HomeBrewComputer.sdc
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/dffe32.vwf
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/regfile_t.vwf
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/Waveform.vwf
source_file = 1, test.qip
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/bus_control_f.vwf
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/Waveform1.vwf
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/dummy_slave_t.vwf
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/db/HomeBrewComputer.cbx.xml
design_name = bus_control
instance = comp, \grant[0]~output , grant[0]~output, bus_control, 1
instance = comp, \grant[1]~output , grant[1]~output, bus_control, 1
instance = comp, \grant[2]~output , grant[2]~output, bus_control, 1
instance = comp, \grant[3]~output , grant[3]~output, bus_control, 1
instance = comp, \grant[4]~output , grant[4]~output, bus_control, 1
instance = comp, \grant[5]~output , grant[5]~output, bus_control, 1
instance = comp, \grant[6]~output , grant[6]~output, bus_control, 1
instance = comp, \grant[7]~output , grant[7]~output, bus_control, 1
instance = comp, \req~output , req~output, bus_control, 1
instance = comp, \dma[0]~input , dma[0]~input, bus_control, 1
instance = comp, \clk~input , clk~input, bus_control, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, bus_control, 1
instance = comp, \dma[4]~input , dma[4]~input, bus_control, 1
instance = comp, \dma[2]~input , dma[2]~input, bus_control, 1
instance = comp, \dma[3]~input , dma[3]~input, bus_control, 1
instance = comp, \dma[1]~input , dma[1]~input, bus_control, 1
instance = comp, \grant_inner~0 , grant_inner~0, bus_control, 1
instance = comp, \WideOr1~0 , WideOr1~0, bus_control, 1
instance = comp, \grant_reg[4] , grant_reg[4], bus_control, 1
instance = comp, \grant~4 , grant~4, bus_control, 1
instance = comp, \dma[5]~input , dma[5]~input, bus_control, 1
instance = comp, \dma[6]~input , dma[6]~input, bus_control, 1
instance = comp, \grant_inner~1 , grant_inner~1, bus_control, 1
instance = comp, \grant_reg[6] , grant_reg[6], bus_control, 1
instance = comp, \grant~6 , grant~6, bus_control, 1
instance = comp, \WideOr3~0 , WideOr3~0, bus_control, 1
instance = comp, \grant_reg[2] , grant_reg[2], bus_control, 1
instance = comp, \grant~2 , grant~2, bus_control, 1
instance = comp, \WideOr0~0 , WideOr0~0, bus_control, 1
instance = comp, \grant_reg[5] , grant_reg[5], bus_control, 1
instance = comp, \grant~5 , grant~5, bus_control, 1
instance = comp, \WideOr6~1 , WideOr6~1, bus_control, 1
instance = comp, \WideOr2~0 , WideOr2~0, bus_control, 1
instance = comp, \grant_reg[3] , grant_reg[3], bus_control, 1
instance = comp, \grant~3 , grant~3, bus_control, 1
instance = comp, \WideOr4~0 , WideOr4~0, bus_control, 1
instance = comp, \grant_reg[1] , grant_reg[1], bus_control, 1
instance = comp, \grant~1 , grant~1, bus_control, 1
instance = comp, \dma[7]~input , dma[7]~input, bus_control, 1
instance = comp, \Decoder1~0 , Decoder1~0, bus_control, 1
instance = comp, \Decoder1~1 , Decoder1~1, bus_control, 1
instance = comp, \grant_reg[7] , grant_reg[7], bus_control, 1
instance = comp, \grant~7 , grant~7, bus_control, 1
instance = comp, \grant~8 , grant~8, bus_control, 1
instance = comp, \WideOr6~0 , WideOr6~0, bus_control, 1
instance = comp, \WideOr6~2 , WideOr6~2, bus_control, 1
instance = comp, \ready~input , ready~input, bus_control, 1
instance = comp, \state~0 , state~0, bus_control, 1
instance = comp, \grant_reg[0] , grant_reg[0], bus_control, 1
instance = comp, \grant~0 , grant~0, bus_control, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
