To implement a compare function between two integers which give the result as 0(false) or 1(true) if unequal or equal respectively, using Verilog.
