// Seed: 1094825893
module module_0 ();
  logic id_1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri1  id_1,
    input  uwire id_2,
    input  tri1  id_3,
    input  wor   id_4,
    input  wand  id_5,
    input  wire  id_6,
    output tri1  id_7,
    output uwire id_8
);
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_2 = 32'd2
) (
    input supply1 id_0,
    input wire id_1,
    input supply1 _id_2,
    input wire id_3,
    output supply0 id_4,
    input wor id_5,
    input wire id_6,
    output tri1 id_7,
    input wor id_8,
    input wire id_9,
    input supply1 id_10,
    output supply1 id_11,
    input wand id_12,
    input wor id_13,
    input wire id_14,
    input wand id_15,
    input supply0 id_16,
    output tri id_17,
    input tri1 id_18,
    input supply0 id_19
);
  wire [id_2 : -1] id_21;
  wire id_22;
  module_0 modCall_1 ();
endmodule
