Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec 31 15:23:41 2025
| Host         : fpga running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_oscillator_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_oscillator_0_1 (xilinx.com:user:oscillator:1.0) from (Rev. 3) to (Rev. 5)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec 31 15:20:30 2025
| Host         : fpga running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_oscillator_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_oscillator_0_1 (xilinx.com:user:oscillator:1.0 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec 31 12:28:39 2025
| Host         : fpga running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_oscillator_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_oscillator_0_1 (xilinx.com:user:oscillator:1.0 (Rev. 3)) to Vivado generation flows.

