/* Copyright (C) 2018 by Rowan Decker
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 * THE SOFTWARE.
 */

#pragma once
#include <stdint.h>
#ifdef NRF52
#include <nrf52.h>
#else
#include <core_cm4.h>
#endif

// ----- Defines -----

/* Memory Regions */
#define PERIPH_START ((uint32_t*)0x40000000)
#define PERIPH_END   ((uint32_t*)0x40200000)

#define SYSTEM_START ((uint32_t*)0xE0000000)
#define SYSTEM_END   ((uint32_t*)0xE000F000)

/* Fault Helpers */
#define CFSR ((CFSR_t*)SCB->CFSR)
#define HFSR ((HFSR_t*)SCB->HFSR)
#define DFSR ((DFSR_t*)SCB->DFSR)

// Calls `handler` passing in the location of the stacked fault frame
#define STACKED_ISR(handler) \
	__asm volatile( \
		"tst lr, #4\t\n" \
		"ite eq\t\n" \
		"mrseq r0, msp\t\n" \
		"mrsne r0, psp\t\n" \
		"b " _STR(handler) "\t\n" \
		: : : "r0" \
	);

/* MPU Aliases */
#define MPU_ATTR_XN     (( 1 << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk)
#define MPU_ATTR_AP(ap) ((ap << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk)

#define MPU_ACCESS_NONE ((0b000 << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk)
#define MPU_ACCESS_RW_PRIV ((0b001 << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk)
#define MPU_ACCESS_PRIV_WRITE ((0b010 << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk)
#define MPU_ACCESS_RW_ALL ((0b011 << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk)
#define MPU_ACCESS_RO_PRIV ((0b101 << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk)
#define MPU_ACCESS_RO_ALL ((0b110 << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk)

// Normal memory, non-shareable, write-through
#define MPU_ATTR_FLASH (((0b000 << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) \
	| ((1 << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) \
	| ((0 << MPU_RASR_B_Pos) & MPU_RASR_B_Msk) \
	| ((0 << MPU_RASR_S_Pos) & MPU_RASR_S_Msk))

// Normal memory, shareable, write-through
#define MPU_ATTR_INTERNAL_SRAM (((0b000 << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) \
	| ((1 << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) \
	| ((0 << MPU_RASR_B_Pos) & MPU_RASR_B_Msk) \
	| ((1 << MPU_RASR_S_Pos) & MPU_RASR_S_Msk))

// Normal memory, shareable, write-back, write-allocate
#define MPU_ATTR_EXTERNAL_SRAM (((0b000 << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) \
	| ((1 << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) \
	| ((1 << MPU_RASR_B_Pos) & MPU_RASR_B_Msk) \
	| ((1 << MPU_RASR_S_Pos) & MPU_RASR_S_Msk))

// Device memory, shareable
#define MPU_ATTR_PERIPHERALS (((0b000 << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) \
	| ((0 << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) \
	| ((1 << MPU_RASR_B_Pos) & MPU_RASR_B_Msk) \
	| ((1 << MPU_RASR_S_Pos) & MPU_RASR_S_Msk))

// Device memory, shareable
#define MPU_ATTR_SYSTEM (((0b000 << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) \
	| ((0 << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) \
	| ((0 << MPU_RASR_B_Pos) & MPU_RASR_B_Msk) \
	| ((0 << MPU_RASR_S_Pos) & MPU_RASR_S_Msk))

// DHCSR
#define C_DHCSR ((uint32_t*)0xE000EDF0)
#define DHCSR_C_DEBUGEN_Pos (0)
#define DHCSR_C_DEBUGEN_Msk (1 << DHCSR_C_DEBUGEN_Pos)

// DEMCR
#define C_DEMCR ((uint32_t*)0xE000EDFC)

// ----- Types -----

/*
 * Exception type    Position       Priority       Description
 * --------------    ------------   --------       ------------------------------------
 * Reset               1             –3 (highest)  Invoked on power up and warm reset. On first instruction,
 *                                                 drops to lowest priority (Thread mode). This is asynchronous
 * Non-maskable Int    2             –2            Cannot be stopped or pre-empted by any exception but reset.
 *                                                 This is asynchronous.
 * Hard Fault          3             –1            All classes of Fault, when the fault cannot activate because of
 *                                                 priority or the Configurable Fault handler has been disabled.
 *                                                 This is synchronous.
 * Memory Management   4             Configurable  Memory Protection Unit (MPU) mismatch, including access
 *                                                 violation and no match. This is synchronous. This is used
 *                                                 even if the MPU is disabled or not present, to support the
 *                                                 Executable Never (XN) regions of the default memory map.
 * Bus Fault           5             Configurable  Pre-fetch fault, memory access fault, and other
 *                                                 address/memory related. This is synchronous when precise
 *                                                 and asynchronous when imprecise.
 * Usage Fault         6             Configurable  Usage fault, such as Undefined instruction executed or illegal
 *                                                 state transition attempt. This is synchronous.
 *   -                 7-10            -           Reserved
 * SVCall              11            Configurable  System service call with SVC instruction. This is
 *                                                 synchronous.
 * Debug Monitor       12            Configurable  Debug monitor, when not halting. This is synchronous, but
 *                                                 only active when enabled. It does not activate if lower priority
 *                                                 than the current activation.
 *   -                 13              -           Reserved
 * PendSV              14            Configurable  Pendable request for system service. This is asynchronous
 *                                                 and only pended by software.
 * SysTick             15            Configurable  System tick timer has fired. This is asynchronous.
 *
 * External Interrupt  16 and above  Configurable  Asserted from outside the core, INTISR[239:0], and fed
 *                                                 through the NVIC (prioritized). These are all asynchronous.
 */
typedef enum {
	IRQ_Reset = 1,
	IRQ_NMI = 2,
	IRQ_HardFault = 3,
	IRQ_MemoryManagement = 4,
	IRQ_BusFault = 5,
	IRQ_UsageFault = 6,
	IRQ_SVCall = 11,
	IRQ_PendSV = 14,
	IRQ_SysTick = 15,
	IRQ_External = 16
} Cortex_IRQ;


typedef struct __attribute__((packed)) {
	uint8_t IACCVIOL:  1;
	uint8_t DACCVIOL:  1;
	uint8_t: 1;
	uint8_t MUNSTKERR: 1;
	uint8_t MSTKERR:   1;
	unsigned: 2;
	uint8_t MMARVALID: 1;
} MMFSR_t;

typedef struct __attribute__((packed)) {
	uint8_t IBUSERR: 1;
	uint8_t PRECISERR: 1;
	uint8_t IMPRECISERR: 1;
	uint8_t UNSTKERR: 1;
	uint8_t STKERR: 1;
	uint8_t: 2;
	uint8_t BFARVALID: 1;
} BFSR_t;

typedef struct __attribute__((packed)) {
	uint8_t UNDEFINSTR: 1;
	uint8_t INVSTATE: 1;
	uint8_t INVPC: 1;
	uint8_t NOCP: 1;
	uint8_t: 4;
	uint8_t UNALIGNED:  1;
	uint8_t DIVBYZERO: 1;
} UFSR_t;

typedef struct __attribute__((packed)) {
	MMFSR_t MMFSR;
	BFSR_t BFSR;
	UFSR_t UFSR;
} CFSR_t;

typedef struct __attribute__((packed)) {
	uint8_t: 1;
	uint8_t VECTTBL: 1;
	uint32_t: 28;
	uint8_t FORCED: 1;
	uint8_t DEBUGEVT: 1;
} HFSR_t;

typedef struct __attribute__((packed)) {
	uint8_t BKPT: 1;
	uint8_t DWTRAP: 1;
	uint8_t VCATCH: 1;
	uint8_t EXTERNAL: 1;
	uint32_t: 28;
} DFSR_t;

typedef struct __attribute__((packed)) {
	uint32_t r0;
	uint32_t r1;
	uint32_t r2;
	uint32_t r3;
	uint32_t r12;
	uint32_t lr;
	uint32_t pc;
	uint32_t xpsr;
} StackFrame_t;


// ----- Variables -----

extern uint32_t _sidata, _sdata, _edata, _sbss, _ebss, _app_rom, _app_rom_end, _bootloader;


// ----- Functions -----

void cm4_init();
void disable_write_buffering();
Cortex_IRQ get_current_isr();

// Premade fault handlers
void hardfault_handler( uint32_t *faultStackedAddress );
void memfault_handler( uint32_t *faultStackedAddress );
void busfault_handler( uint32_t *faultStackedAddress );
void usagefault_handler( uint32_t *faultStackedAddress );
extern void fault_isr(); // Requires implementation

void mpu_setup_region(uint8_t region, uint32_t *start, uint32_t *end, uint32_t attr);
void mpu_enable();
