# ğŸ FPGA Starter | *"Kneading Logic, Baking Projects"*  
*(Like a bread starter, but for FPGAs!)*  

## Starter Recipe 


### ğŸŒ¾ Ingredients ğŸŒ¾  
1. ğŸ§‚ Verilog/VHDL
2. ğŸ¥› Basys3 Board (Xilinx Artix-7 FPGA (XC7A35T-1CPG236C )
3. ğŸ¯  Vivado IDE 
4. ğŸ¥š Constraints (XDC) 

### ğŸ“œ Instructions ğŸ“œ
1. **Mix** ğŸ§‚ + ğŸ¥› in Vivado  
2. **Knead** with Simulation (ISim)  
3. **Let rise** (Synthesize)  
4. **Bake** at 100MHz â²ï¸ â†’ Generate Bitstream  
5. **Serve** hot on LEDs ğŸ›ï¸  

## ğŸ‚ Yield: 

### ğŸ¥– **Basic Loaves** (Combinational Logic) 
- [ ] **1. Basic Logic Gates**
  - [ ] AND, OR, NOT  
  - [ ] NAND, NOR, XOR, XNOR  
  - [ ] Test with switches â†’ LEDs  

- [ ] **2. Multiplexer & Demultiplexer**  
  - [ ] 2:1 MUX  
  - [ ] 4:1 MUX  
  - [ ] 1:4 DEMUX  

- [ ] **3. Encoder & Decoder**  
  - [ ] 4:2 Priority Encoder  
  - [ ] 3:8 Decoder (output on LEDs)  

### ğŸ¥ **Flaky Layers** (Sequential Logic) 
- [ ] **4. 7-Segment Display**  
  - [x] Static digits (0-9)  
  - [ ] Counter (0-9 â†’ repeat)  

- [ ] **5. Flip-Flops & Registers**  
  - [ ] D, JK, T Flip-Flops  
  - [ ] 4-bit Shift Register  

- [ ] **6. Finite State Machines**  
  - [ ] Traffic Light Controller  
  - [ ] Button Debouncer  

- [ ] **7. Counters**  
  - [ ] 4-bit Up/Down Counter  
  - [ ] Modulo-N Counter (e.g., 0-5)  

- [ ] **8. PWM (LED Brightness)**  
  - [ ] Variable duty cycle via switches  

### ğŸ‚ **Fancy Pastries** (Advanced)  
- [ ] **9. VGA Display**  
  - [ ] Static shapes (square, line)  
  - [ ] Bouncing ball  

- [ ] **10. UART Communication** 
  - [ ] Send switch data to PC  
  - [ ] Echo received chars to 7-segment  

- [ ] **11. Memory & Storage**  
  - [ ] Block RAM read/write  

- [ ] **12. SPI/I2C Interface**  
  - [ ] Read PMOD sensor (e.g., temperature)  

- [ ] **13. Simple CPU/ALU**  
  - [ ] 8-bit ALU (ADD, SUB, AND, OR)  

- [ ] **14. Games (Pong/Snake)**  
  - [ ] VGA + button controls  

- [ ] **15. Real-Time Clock**  
  - [ ] Display time on 7-segment 
