

================================================================
== Vitis HLS Report for 'preProcess_9_9_720_720_1_8_8_8_4_8_8_Pipeline_VITIS_LOOP_49_1'
================================================================
* Date:           Mon Jun 27 00:45:15 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pp_pipeline_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LVI-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.946 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        3|   369666|  30.000 ns|  3.697 ms|    3|  369666|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip    |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |    Count   | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------------+----------+
        |- VITIS_LOOP_49_1  |        1|   369664|         2|          1|          1|  1 ~ 369664|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     157|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|       0|     150|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     109|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     109|     361|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+------------------+---------+----+---+----+-----+
    |        Instance       |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+------------------+---------+----+---+----+-----+
    |mul_9s_8s_17_1_1_U259  |mul_9s_8s_17_1_1  |        0|   0|  0|  50|    0|
    |mul_9s_8s_17_1_1_U260  |mul_9s_8s_17_1_1  |        0|   0|  0|  50|    0|
    |mul_9s_8s_17_1_1_U261  |mul_9s_8s_17_1_1  |        0|   0|  0|  50|    0|
    +-----------------------+------------------+---------+----+---+----+-----+
    |Total                  |                  |        0|   0|  0| 150|    0|
    +-----------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln49_fu_179_p2                |         +|   0|  0|  38|          31|           1|
    |out_1pix_V_1_fu_290_p2            |         +|   0|  0|  15|           8|           8|
    |out_1pix_V_2_fu_346_p2            |         +|   0|  0|  15|           8|           8|
    |out_1pix_V_fu_234_p2              |         +|   0|  0|  15|           8|           8|
    |ret_V_24_fu_254_p2                |         -|   0|  0|  16|           9|           9|
    |ret_V_25_fu_310_p2                |         -|   0|  0|  16|           9|           9|
    |ret_V_fu_198_p2                   |         -|   0|  0|  16|           9|           9|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln49_fu_173_p2               |      icmp|   0|  0|  20|          32|          32|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 157|         117|          88|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_load      |   9|          2|   31|         62|
    |k_fu_78                      |   9|          2|   31|         62|
    |out_mat_data85_blk_n         |   9|          2|    1|          2|
    |resize_out_mat_data84_blk_n  |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  54|         12|   66|        132|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   1|   0|    1|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |k_fu_78                     |  31|   0|   31|          0|
    |rhs_1_cast_reg_385          |   8|   0|    9|          1|
    |rhs_2_cast_reg_375          |   8|   0|    9|          1|
    |rhs_cast_reg_395            |   8|   0|    9|          1|
    |sext_ln1319_1_cast_reg_380  |  17|   0|   17|          0|
    |sext_ln1319_2_cast_reg_370  |  17|   0|   17|          0|
    |sext_ln1319_cast_reg_390    |  17|   0|   17|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 109|   0|  112|          3|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+--------------------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|  preProcess<9, 9, 720, 720, 1, 8, 8, 8, 4, 8, 8>_Pipeline_VITIS_LOOP_49_1|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  preProcess<9, 9, 720, 720, 1, 8, 8, 8, 4, 8, 8>_Pipeline_VITIS_LOOP_49_1|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  preProcess<9, 9, 720, 720, 1, 8, 8, 8, 4, 8, 8>_Pipeline_VITIS_LOOP_49_1|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  preProcess<9, 9, 720, 720, 1, 8, 8, 8, 4, 8, 8>_Pipeline_VITIS_LOOP_49_1|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  preProcess<9, 9, 720, 720, 1, 8, 8, 8, 4, 8, 8>_Pipeline_VITIS_LOOP_49_1|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  preProcess<9, 9, 720, 720, 1, 8, 8, 8, 4, 8, 8>_Pipeline_VITIS_LOOP_49_1|  return value|
|resize_out_mat_data84_dout            |   in|   24|     ap_fifo|                                                     resize_out_mat_data84|       pointer|
|resize_out_mat_data84_num_data_valid  |   in|    2|     ap_fifo|                                                     resize_out_mat_data84|       pointer|
|resize_out_mat_data84_fifo_cap        |   in|    2|     ap_fifo|                                                     resize_out_mat_data84|       pointer|
|resize_out_mat_data84_empty_n         |   in|    1|     ap_fifo|                                                     resize_out_mat_data84|       pointer|
|resize_out_mat_data84_read            |  out|    1|     ap_fifo|                                                     resize_out_mat_data84|       pointer|
|out_mat_data85_din                    |  out|   24|     ap_fifo|                                                            out_mat_data85|       pointer|
|out_mat_data85_num_data_valid         |   in|    2|     ap_fifo|                                                            out_mat_data85|       pointer|
|out_mat_data85_fifo_cap               |   in|    2|     ap_fifo|                                                            out_mat_data85|       pointer|
|out_mat_data85_full_n                 |   in|    1|     ap_fifo|                                                            out_mat_data85|       pointer|
|out_mat_data85_write                  |  out|    1|     ap_fifo|                                                            out_mat_data85|       pointer|
|loop_count                            |   in|   32|     ap_none|                                                                loop_count|        scalar|
|rhs                                   |   in|    8|     ap_none|                                                                       rhs|        scalar|
|sext_ln1319                           |   in|    8|     ap_none|                                                               sext_ln1319|        scalar|
|rhs_1                                 |   in|    8|     ap_none|                                                                     rhs_1|        scalar|
|sext_ln1319_1                         |   in|    8|     ap_none|                                                             sext_ln1319_1|        scalar|
|rhs_2                                 |   in|    8|     ap_none|                                                                     rhs_2|        scalar|
|sext_ln1319_2                         |   in|    8|     ap_none|                                                             sext_ln1319_2|        scalar|
+--------------------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

