

================================================================
== Synthesis Summary Report of 'accelerator'
================================================================
+ General Information: 
    * Date:           Sun Oct 20 17:38:09 2024
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        accelerator
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu3eg-sfvc784-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |                  Modules                 | Issue|       | Latency |  Latency  | Iteration|         | Trip |          |      |         |           |           |     |
    |                  & Loops                 | Type | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +------------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ accelerator                             |     -|   7.59|    33516|  1.016e+06|         -|    33517|     -|        no|     -|  22 (6%)|  3934 (2%)|  4706 (6%)|    -|
    | + accelerator_Pipeline_VITIS_LOOP_47_1   |     -|  26.60|        4|    121.212|         -|        4|     -|        no|     -|        -|  198 (~0%)|  366 (~0%)|    -|
    |  o VITIS_LOOP_47_1                       |     -|  28.30|        2|     60.606|         2|        1|     2|       yes|     -|        -|          -|          -|    -|
    | + accelerator_Pipeline_VITIS_LOOP_156_9  |     -|  26.35|        4|    121.212|         -|        4|     -|        no|     -|        -|  196 (~0%)|  352 (~0%)|    -|
    |  o VITIS_LOOP_156_9                      |     -|  28.30|        2|     60.606|         1|        1|     2|       yes|     -|        -|          -|          -|    -|
    | o VITIS_LOOP_65_3                        |     -|  28.30|    33502|  1.015e+06|        67|        -|   500|        no|     -|        -|          -|          -|    -|
    |  + accelerator_Pipeline_VITIS_LOOP_69_4  |     -|   7.59|       64|  1.939e+03|         -|       64|     -|        no|     -|  22 (6%)|  2100 (1%)|  3067 (4%)|    -|
    |   o VITIS_LOOP_69_4                      |    II|  28.30|       61|  1.848e+03|        14|       12|     4|       yes|     -|        -|          -|          -|    -|
    |    + model_array                         |    II|  20.30|        3|     90.909|         -|        1|     -|       yes|     -|  22 (6%)|  841 (~0%)|   829 (1%)|    -|
    +------------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-----------------+-----------+----------+
| Port            | Direction | Bitwidth |
+-----------------+-----------+----------+
| bias_1_address0 | out       | 1        |
| bias_1_q0       | in        | 16       |
| bias_2_address0 | out       | 1        |
| bias_2_q0       | in        | 16       |
| w1_address0     | out       | 2        |
| w1_address1     | out       | 2        |
| w1_q0           | in        | 16       |
| w1_q1           | in        | 16       |
| w2_address0     | out       | 2        |
| w2_address1     | out       | 2        |
| w2_q0           | in        | 16       |
| w2_q1           | in        | 16       |
+-----------------+-----------+----------+

* Other Ports
+-----------+---------+-----------+----------+
| Port      | Mode    | Direction | Bitwidth |
+-----------+---------+-----------+----------+
| ap_return |         | out       | 256      |
| training  | ap_none | in        | 16       |
+-----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------+
| Argument | Direction | Datatype                             |
+----------+-----------+--------------------------------------+
| w1       | in        | ap_fixed<16, 7, AP_TRN, AP_WRAP, 0>* |
| w2       | in        | ap_fixed<16, 7, AP_TRN, AP_WRAP, 0>* |
| bias_1   | in        | ap_fixed<16, 7, AP_TRN, AP_WRAP, 0>* |
| bias_2   | in        | ap_fixed<16, 7, AP_TRN, AP_WRAP, 0>* |
| training | in        | ap_fixed<16, 7, AP_TRN, AP_WRAP, 0>  |
| return   | out       | Inference                            |
+----------+-----------+--------------------------------------+

* SW-to-HW Mapping
+----------+-----------------+---------+----------+
| Argument | HW Interface    | HW Type | HW Usage |
+----------+-----------------+---------+----------+
| w1       | w1_address0     | port    | offset   |
| w1       | w1_ce0          | port    |          |
| w1       | w1_q0           | port    |          |
| w1       | w1_address1     | port    | offset   |
| w1       | w1_ce1          | port    |          |
| w1       | w1_q1           | port    |          |
| w2       | w2_address0     | port    | offset   |
| w2       | w2_ce0          | port    |          |
| w2       | w2_q0           | port    |          |
| w2       | w2_address1     | port    | offset   |
| w2       | w2_ce1          | port    |          |
| w2       | w2_q1           | port    |          |
| bias_1   | bias_1_address0 | port    | offset   |
| bias_1   | bias_1_ce0      | port    |          |
| bias_1   | bias_1_q0       | port    |          |
| bias_2   | bias_2_address0 | port    | offset   |
| bias_2   | bias_2_ce0      | port    |          |
| bias_2   | bias_2_q0       | port    |          |
| training | training        | port    |          |
| return   | ap_return       | port    |          |
+----------+-----------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.


================================================================
== Bind Op Report
================================================================
+------------------------------------------+-----+--------+----------------------------+-----------+-----------+---------+
| Name                                     | DSP | Pragma | Variable                   | Op        | Impl      | Latency |
+------------------------------------------+-----+--------+----------------------------+-----------+-----------+---------+
| + accelerator                            | 22  |        |                            |           |           |         |
|   cmp_i_i100_fu_801_p2                   |     |        | cmp_i_i100                 | seteq     | auto      | 0       |
|   icmp_ln65_fu_994_p2                    |     |        | icmp_ln65                  | seteq     | auto      | 0       |
|   i_2_fu_1000_p2                         |     |        | i_2                        | add       | fabric    | 0       |
|   select_ln69_fu_1186_p3                 |     |        | select_ln69                | select    | auto_sel  | 0       |
|   select_ln69_1_fu_1193_p3               |     |        | select_ln69_1              | select    | auto_sel  | 0       |
|   select_ln69_2_fu_1200_p3               |     |        | select_ln69_2              | select    | auto_sel  | 0       |
|   select_ln69_3_fu_1207_p3               |     |        | select_ln69_3              | select    | auto_sel  | 0       |
|   select_ln69_4_fu_1214_p3               |     |        | select_ln69_4              | select    | auto_sel  | 0       |
|   select_ln69_5_fu_1221_p3               |     |        | select_ln69_5              | select    | auto_sel  | 0       |
|   select_ln69_6_fu_1228_p3               |     |        | select_ln69_6              | select    | auto_sel  | 0       |
|   select_ln69_7_fu_1235_p3               |     |        | select_ln69_7              | select    | auto_sel  | 0       |
|   select_ln69_8_fu_1242_p3               |     |        | select_ln69_8              | select    | auto_sel  | 0       |
|   select_ln69_9_fu_1249_p3               |     |        | select_ln69_9              | select    | auto_sel  | 0       |
|   select_ln69_10_fu_1256_p3              |     |        | select_ln69_10             | select    | auto_sel  | 0       |
|   select_ln69_11_fu_1263_p3              |     |        | select_ln69_11             | select    | auto_sel  | 0       |
|   select_ln69_12_fu_1270_p3              |     |        | select_ln69_12             | select    | auto_sel  | 0       |
|   select_ln69_13_fu_1278_p3              |     |        | select_ln69_13             | select    | auto_sel  | 0       |
|   select_ln69_14_fu_1286_p3              |     |        | select_ln69_14             | select    | auto_sel  | 0       |
|   select_ln69_15_fu_1294_p3              |     |        | select_ln69_15             | select    | auto_sel  | 0       |
|   select_ln69_16_fu_1302_p3              |     |        | select_ln69_16             | select    | auto_sel  | 0       |
|   select_ln69_17_fu_1310_p3              |     |        | select_ln69_17             | select    | auto_sel  | 0       |
|   select_ln69_18_fu_1318_p3              |     |        | select_ln69_18             | select    | auto_sel  | 0       |
|   select_ln69_19_fu_1326_p3              |     |        | select_ln69_19             | select    | auto_sel  | 0       |
|   select_ln69_20_fu_1334_p3              |     |        | select_ln69_20             | select    | auto_sel  | 0       |
|   select_ln69_21_fu_1342_p3              |     |        | select_ln69_21             | select    | auto_sel  | 0       |
|   select_ln69_22_fu_1350_p3              |     |        | select_ln69_22             | select    | auto_sel  | 0       |
|   select_ln69_23_fu_1358_p3              |     |        | select_ln69_23             | select    | auto_sel  | 0       |
|   select_ln69_24_fu_1366_p3              |     |        | select_ln69_24             | select    | auto_sel  | 0       |
|   select_ln69_25_fu_1373_p3              |     |        | select_ln69_25             | select    | auto_sel  | 0       |
|   select_ln69_26_fu_1380_p3              |     |        | select_ln69_26             | select    | auto_sel  | 0       |
|   select_ln69_27_fu_1387_p3              |     |        | select_ln69_27             | select    | auto_sel  | 0       |
|  + accelerator_Pipeline_VITIS_LOOP_47_1  | 0   |        |                            |           |           |         |
|    icmp_ln47_fu_350_p2                   |     |        | icmp_ln47                  | seteq     | auto      | 0       |
|    add_ln47_fu_356_p2                    |     |        | add_ln47                   | add       | fabric    | 0       |
|    icmp_ln48_fu_398_p2                   |     |        | icmp_ln48                  | seteq     | auto      | 0       |
|    select_ln48_fu_445_p3                 |     |        | select_ln48                | select    | auto_sel  | 0       |
|    select_ln48_1_fu_452_p3               |     |        | select_ln48_1              | select    | auto_sel  | 0       |
|    select_ln48_2_fu_459_p3               |     |        | select_ln48_2              | select    | auto_sel  | 0       |
|    select_ln48_3_fu_466_p3               |     |        | select_ln48_3              | select    | auto_sel  | 0       |
|    select_ln48_4_fu_473_p3               |     |        | select_ln48_4              | select    | auto_sel  | 0       |
|    select_ln48_5_fu_480_p3               |     |        | select_ln48_5              | select    | auto_sel  | 0       |
|    select_ln48_6_fu_487_p3               |     |        | select_ln48_6              | select    | auto_sel  | 0       |
|    select_ln48_7_fu_494_p3               |     |        | select_ln48_7              | select    | auto_sel  | 0       |
|    select_ln48_8_fu_501_p3               |     |        | select_ln48_8              | select    | auto_sel  | 0       |
|    select_ln48_9_fu_508_p3               |     |        | select_ln48_9              | select    | auto_sel  | 0       |
|    select_ln48_10_fu_515_p3              |     |        | select_ln48_10             | select    | auto_sel  | 0       |
|    select_ln48_11_fu_522_p3              |     |        | select_ln48_11             | select    | auto_sel  | 0       |
|  + accelerator_Pipeline_VITIS_LOOP_69_4  | 22  |        |                            |           |           |         |
|    icmp_ln69_fu_1137_p2                  |     |        | icmp_ln69                  | seteq     | auto      | 0       |
|    add_ln69_fu_1143_p2                   |     |        | add_ln69                   | add       | fabric    | 0       |
|    sparsemux_9_2_10_1_1_U52              |     |        | output_0                   | sparsemux | auto      | 0       |
|    sparsemux_9_2_10_1_1_U53              |     |        | output_0_1                 | sparsemux | auto      | 0       |
|    icmp_ln93_fu_1279_p2                  |     |        | icmp_ln93                  | seteq     | auto      | 0       |
|    sub_ln93_fu_1293_p2                   |     |        | sub_ln93                   | sub       | fabric    | 0       |
|    select_ln93_fu_1299_p3                |     |        | select_ln93                | select    | auto_sel  | 0       |
|    tmp_4_fu_1329_p3                      |     |        | tmp_4                      | cttz      | auto      | 0       |
|    sub_ln93_1_fu_1341_p2                 |     |        | sub_ln93_1                 | sub       | fabric    | 0       |
|    add_ln93_fu_1347_p2                   |     |        | add_ln93                   | add       | fabric    | 0       |
|    icmp_ln93_1_fu_1363_p2                |     |        | icmp_ln93_1                | setgt     | auto      | 0       |
|    sub_ln93_4_fu_1373_p2                 |     |        | sub_ln93_4                 | sub       | fabric    | 0       |
|    lshr_ln93_2_fu_1383_p2                |     |        | lshr_ln93_2                | lshr      | auto_pipe | 0       |
|    and_ln93_3_fu_1389_p2                 |     |        | and_ln93_3                 | and       | auto      | 0       |
|    icmp_ln93_2_fu_1395_p2                |     |        | icmp_ln93_2                | setne     | auto      | 0       |
|    phi_ln93_fu_1401_p2                   |     |        | phi_ln93                   | and       | auto      | 0       |
|    xor_ln93_1_fu_1415_p2                 |     |        | xor_ln93_1                 | xor       | auto      | 0       |
|    and_ln93_fu_1429_p2                   |     |        | and_ln93                   | and       | auto      | 0       |
|    or_ln93_fu_1435_p2                    |     |        | or_ln93                    | or        | auto      | 0       |
|    icmp_ln93_3_fu_1449_p2                |     |        | icmp_ln93_3                | setgt     | auto      | 0       |
|    add_ln93_1_fu_1506_p2                 |     |        | add_ln93_1                 | add       | fabric    | 0       |
|    lshr_ln93_fu_1515_p2                  |     |        | lshr_ln93                  | lshr      | auto_pipe | 0       |
|    sub_ln93_2_fu_1521_p2                 |     |        | sub_ln93_2                 | sub       | fabric    | 0       |
|    shl_ln93_fu_1530_p2                   |     |        | shl_ln93                   | shl       | auto_pipe | 0       |
|    cond50_i_i315_fu_1535_p3              |     |        | cond50_i_i315              | select    | auto_sel  | 0       |
|    add_ln93_2_fu_1544_p2                 |     |        | add_ln93_2                 | add       | fabric    | 0       |
|    select_ln93_1_fu_1572_p3              |     |        | select_ln93_1              | select    | auto_sel  | 0       |
|    icmp_ln93_4_fu_1625_p2                |     |        | icmp_ln93_4                | setne     | auto      | 0       |
|    icmp_ln93_5_fu_1631_p2                |     |        | icmp_ln93_5                | seteq     | auto      | 0       |
|    or_ln93_1_fu_1637_p2                  |     |        | or_ln93_1                  | or        | auto      | 0       |
|    dcmp_64ns_64ns_1_1_no_dsp_1_U51       |     |        | tmp_1                      | dcmp      | auto      | 0       |
|    and_ln93_1_fu_1643_p2                 |     |        | and_ln93_1                 | and       | auto      | 0       |
|    dcmp_64ns_64ns_1_1_no_dsp_1_U51       |     |        | tmp_8                      | dcmp      | auto      | 0       |
|    and_ln96_fu_1647_p2                   |     |        | and_ln96                   | and       | auto      | 0       |
|    xor_ln93_fu_1652_p2                   |     |        | xor_ln93                   | xor       | auto      | 0       |
|    and_ln93_2_fu_1657_p2                 |     |        | and_ln93_2                 | and       | auto      | 0       |
|    icmp_ln94_fu_1762_p2                  |     |        | icmp_ln94                  | setne     | auto      | 0       |
|    icmp_ln94_1_fu_1767_p2                |     |        | icmp_ln94_1                | setne     | auto      | 0       |
|    icmp_ln94_2_fu_1772_p2                |     |        | icmp_ln94_2                | setne     | auto      | 0       |
|    and_ln94_fu_1777_p2                   |     |        | and_ln94                   | and       | auto      | 0       |
|    and_ln94_1_fu_1782_p2                 |     |        | and_ln94_1                 | and       | auto      | 0       |
|    and_ln94_2_fu_1788_p2                 |     |        | and_ln94_2                 | and       | auto      | 0       |
|    xor_ln96_fu_1663_p2                   |     |        | xor_ln96                   | xor       | auto      | 0       |
|    and_ln96_1_fu_1669_p2                 |     |        | and_ln96_1                 | and       | auto      | 0       |
|    or_ln96_fu_1675_p2                    |     |        | or_ln96                    | or        | auto      | 0       |
|    and_ln96_2_fu_1794_p2                 |     |        | and_ln96_2                 | and       | auto      | 0       |
|    and_ln96_3_fu_1800_p2                 |     |        | and_ln96_3                 | and       | auto      | 0       |
|    and_ln96_4_fu_1805_p2                 |     |        | and_ln96_4                 | and       | auto      | 0       |
|    sparsemux_7_2_16_1_1_U55              |     |        | retval_0_3_0_0_0_load      | sparsemux | auto      | 0       |
|    icmp_ln94_3_fu_1839_p2                |     |        | icmp_ln94_3                | seteq     | auto      | 0       |
|    and_ln94_3_fu_1844_p2                 |     |        | and_ln94_3                 | and       | auto      | 0       |
|    and_ln96_5_fu_1849_p2                 |     |        | and_ln96_5                 | and       | auto      | 0       |
|    sparsemux_7_2_16_1_1_U56              |     |        | retval_0_2_0_0_0_load      | sparsemux | auto      | 0       |
|    icmp_ln94_4_fu_1882_p2                |     |        | icmp_ln94_4                | seteq     | auto      | 0       |
|    and_ln94_4_fu_1887_p2                 |     |        | and_ln94_4                 | and       | auto      | 0       |
|    and_ln96_6_fu_1892_p2                 |     |        | and_ln96_6                 | and       | auto      | 0       |
|    sparsemux_7_2_16_1_1_U57              |     |        | retval_0_1_0_0_0_load      | sparsemux | auto      | 0       |
|    icmp_ln94_5_fu_1925_p2                |     |        | icmp_ln94_5                | seteq     | auto      | 0       |
|    and_ln94_5_fu_1930_p2                 |     |        | and_ln94_5                 | and       | auto      | 0       |
|    and_ln96_7_fu_1935_p2                 |     |        | and_ln96_7                 | and       | auto      | 0       |
|    sparsemux_7_2_16_1_1_U58              |     |        | retval_0_0_0_0_0_load      | sparsemux | auto      | 0       |
|    icmp_ln105_fu_1455_p2                 |     |        | icmp_ln105                 | setgt     | auto      | 0       |
|    sparsemux_9_2_10_1_1_U54              |     |        | zext_ln106_cast            | sparsemux | auto      | 0       |
|    delta_2_fu_1488_p2                    |     |        | delta_2                    | sub       | fabric    | 0       |
|    delta_2_1_fu_1494_p3                  |     |        | delta_2_1                  | select    | auto_sel  | 0       |
|    icmp_ln143_fu_1149_p2                 |     |        | icmp_ln143                 | seteq     | auto      | 0       |
|    and_ln143_fu_1155_p2                  |     |        | and_ln143                  | and       | auto      | 0       |
|   + model_array                          | 22  |        |                            |           |           |         |
|     mul_16s_16s_25_1_1_U26               | 1   |        | mul_ln12                   | mul       | auto      | 0       |
|     mul_16s_16s_25_1_1_U27               | 1   |        | mul_ln13                   | mul       | auto      | 0       |
|     mul_16s_16s_32_1_1_U21               | 1   |        | mul_ln14                   | mul       | auto      | 0       |
|     mul_32s_7s_34_1_1_U17                | 2   |        | mul_ln14_1                 | mul       | auto      | 0       |
|     add_ln14_fu_179_p2                   |     |        | add_ln14                   | add       | fabric    | 0       |
|     mul_16s_16s_32_1_1_U22               | 1   |        | mul_ln14_2                 | mul       | auto      | 0       |
|     mac_mulsub_16s_6ns_25s_25_4_1_U29    | 1   |        | mul_ln30                   | mul       | dsp_slice | 3       |
|     mac_mulsub_16s_6ns_25s_25_4_1_U29    | 1   |        | sext_ln30                  | sext      | dsp_slice | 3       |
|     mul_16s_16s_32_1_1_U23               | 1   |        | mul_ln14_3                 | mul       | auto      | 0       |
|     mul_16s_16s_25_1_1_U28               | 1   |        | mul_ln12_1                 | mul       | auto      | 0       |
|     mac_muladd_16s_16s_25ns_25_4_1_U30   | 1   |        | mul_ln13_1                 | mul       | dsp_slice | 3       |
|     mac_muladd_16s_16s_25ns_25_4_1_U30   | 1   |        | add_ln13                   | add       | dsp_slice | 3       |
|     mul_32s_7s_34_1_1_U18                | 2   |        | mul_ln14_4                 | mul       | auto      | 0       |
|     add_ln14_1_fu_245_p2                 |     |        | add_ln14_1                 | add       | fabric    | 0       |
|     mac_muladd_16s_16s_25ns_25_4_1_U31   | 1   |        | mul_ln12_2                 | mul       | dsp_slice | 3       |
|     mac_muladd_16s_16s_25ns_25_4_1_U31   | 1   |        | add_ln12                   | add       | dsp_slice | 3       |
|     mul_16s_16s_25_1_1_U24               | 1   |        | mul_ln13_2                 | mul       | auto      | 0       |
|     mul_32s_7s_34_1_1_U19                | 2   |        | mul_ln14_5                 | mul       | auto      | 0       |
|     add_ln14_2_fu_283_p2                 |     |        | add_ln14_2                 | add       | fabric    | 0       |
|     mac_muladd_16s_16s_25ns_25_4_1_U32   | 1   |        | mul_ln12_3                 | mul       | dsp_slice | 3       |
|     mac_muladd_16s_16s_25ns_25_4_1_U32   | 1   |        | add_ln12_1                 | add       | dsp_slice | 3       |
|     mac_muladd_16s_16s_25ns_25_4_1_U33   | 1   |        | mul_ln13_3                 | mul       | dsp_slice | 3       |
|     mac_muladd_16s_16s_25ns_25_4_1_U33   | 1   |        | add_ln13_1                 | add       | dsp_slice | 3       |
|     mul_16s_16s_32_1_1_U25               | 1   |        | mul_ln14_6                 | mul       | auto      | 0       |
|     mul_32s_7s_34_1_1_U20                | 2   |        | mul_ln14_7                 | mul       | auto      | 0       |
|     add_ln14_3_fu_332_p2                 |     |        | add_ln14_3                 | add       | fabric    | 0       |
|     add_ln29_fu_496_p2                   |     |        | add_ln29                   | add       | fabric    | 0       |
|     mac_mulsub_16s_6ns_25s_25_4_1_U29    | 1   |        | sub_ln30                   | sub       | dsp_slice | 3       |
|     icmp_ln12_fu_519_p2                  |     |        | icmp_ln12                  | setgt     | auto      | 0       |
|     output_3_fu_525_p3                   |     |        | output_3                   | select    | auto_sel  | 0       |
|     add_ln29_1_fu_537_p2                 |     |        | add_ln29_1                 | add       | fabric    | 0       |
|     mac_mulsub_16s_6ns_25s_25_4_1_U34    | 1   |        | mul_ln30_1                 | mul       | dsp_slice | 3       |
|     mac_mulsub_16s_6ns_25s_25_4_1_U34    | 1   |        | sext_ln30_1                | sext      | dsp_slice | 3       |
|     mac_mulsub_16s_6ns_25s_25_4_1_U34    | 1   |        | sub_ln30_1                 | sub       | dsp_slice | 3       |
|     icmp_ln12_1_fu_560_p2                |     |        | icmp_ln12_1                | setgt     | auto      | 0       |
|     output_2_fu_566_p3                   |     |        | output_2                   | select    | auto_sel  | 0       |
|     cmp_i_i_fu_348_p2                    |     |        | cmp_i_i                    | seteq     | auto      | 0       |
|     icmp_ln11_fu_354_p2                  |     |        | icmp_ln11                  | setgt     | auto      | 0       |
|     error_1_fu_578_p3                    |     |        | error_1                    | select    | auto_sel  | 0       |
|     icmp_ln11_1_fu_360_p2                |     |        | icmp_ln11_1                | setgt     | auto      | 0       |
|     error_3_fu_585_p3                    |     |        | error_3                    | select    | auto_sel  | 0       |
|     agg_result_delta_kmin1_0_0_fu_592_p3 |     |        | agg_result_delta_kmin1_0_0 | select    | auto_sel  | 0       |
|     agg_result_delta_kmin1_1_0_fu_599_p3 |     |        | agg_result_delta_kmin1_1_0 | select    | auto_sel  | 0       |
|  + accelerator_Pipeline_VITIS_LOOP_156_9 | 0   |        |                            |           |           |         |
|    icmp_ln156_fu_292_p2                  |     |        | icmp_ln156                 | seteq     | auto      | 0       |
|    add_ln156_fu_298_p2                   |     |        | add_ln156                  | add       | fabric    | 0       |
|    icmp_ln157_1_fu_340_p2                |     |        | icmp_ln157_1               | seteq     | auto      | 0       |
|    output_array_new_b1_fu_346_p3         |     |        | output_array_new_b1        | select    | auto_sel  | 0       |
|    icmp_ln157_fu_354_p2                  |     |        | icmp_ln157                 | seteq     | auto      | 0       |
|    output_array_new_b2_fu_360_p3         |     |        | output_array_new_b2        | select    | auto_sel  | 0       |
|    output_array_new_w1_fu_368_p3         |     |        | output_array_new_w1        | select    | auto_sel  | 0       |
|    output_array_new_w1_1_fu_376_p3       |     |        | output_array_new_w1_1      | select    | auto_sel  | 0       |
|    output_array_new_w2_fu_384_p3         |     |        | output_array_new_w2        | select    | auto_sel  | 0       |
|    output_array_new_w2_1_fu_392_p3       |     |        | output_array_new_w2_1      | select    | auto_sel  | 0       |
|    select_ln157_fu_400_p3                |     |        | select_ln157               | select    | auto_sel  | 0       |
|    select_ln157_1_fu_408_p3              |     |        | select_ln157_1             | select    | auto_sel  | 0       |
|    select_ln157_2_fu_416_p3              |     |        | select_ln157_2             | select    | auto_sel  | 0       |
|    select_ln157_3_fu_424_p3              |     |        | select_ln157_3             | select    | auto_sel  | 0       |
|    select_ln157_4_fu_432_p3              |     |        | select_ln157_4             | select    | auto_sel  | 0       |
|    select_ln157_5_fu_440_p3              |     |        | select_ln157_5             | select    | auto_sel  | 0       |
|    select_ln157_6_fu_448_p3              |     |        | select_ln157_6             | select    | auto_sel  | 0       |
|    select_ln157_7_fu_456_p3              |     |        | select_ln157_7             | select    | auto_sel  | 0       |
|    select_ln157_8_fu_464_p3              |     |        | select_ln157_8             | select    | auto_sel  | 0       |
|    select_ln157_9_fu_472_p3              |     |        | select_ln157_9             | select    | auto_sel  | 0       |
|    select_ln157_10_fu_480_p3             |     |        | select_ln157_10            | select    | auto_sel  | 0       |
|    select_ln157_11_fu_488_p3             |     |        | select_ln157_11            | select    | auto_sel  | 0       |
+------------------------------------------+-----+--------+----------------------------+-----------+-----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

