<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p186" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_186{left:110px;bottom:1129px;letter-spacing:-0.17px;}
#t2_186{left:475px;bottom:1129px;letter-spacing:-0.21px;word-spacing:1.47px;}
#t3_186{left:110px;bottom:1082px;letter-spacing:-0.15px;word-spacing:1.86px;}
#t4_186{left:110px;bottom:1062px;letter-spacing:-0.19px;word-spacing:1.47px;}
#t5_186{left:110px;bottom:1001px;letter-spacing:0.14px;}
#t6_186{left:178px;bottom:1001px;letter-spacing:0.15px;word-spacing:2.28px;}
#t7_186{left:181px;bottom:956px;letter-spacing:-0.17px;word-spacing:2.04px;}
#t8_186{left:297px;bottom:956px;letter-spacing:-0.14px;word-spacing:2.27px;}
#t9_186{left:181px;bottom:935px;letter-spacing:-0.15px;word-spacing:1.39px;}
#ta_186{left:110px;bottom:901px;letter-spacing:-0.16px;word-spacing:1.19px;}
#tb_186{left:110px;bottom:880px;letter-spacing:-0.17px;word-spacing:2.2px;}
#tc_186{left:110px;bottom:860px;letter-spacing:-0.15px;word-spacing:2.92px;}
#td_186{left:110px;bottom:839px;letter-spacing:-0.17px;word-spacing:1.65px;}
#te_186{left:110px;bottom:818px;letter-spacing:-0.16px;word-spacing:1.41px;}
#tf_186{left:110px;bottom:782px;letter-spacing:-0.18px;word-spacing:2.32px;}
#tg_186{left:110px;bottom:761px;letter-spacing:-0.17px;word-spacing:1.32px;}
#th_186{left:110px;bottom:741px;letter-spacing:-0.16px;word-spacing:1.41px;}
#ti_186{left:110px;bottom:705px;letter-spacing:-0.17px;word-spacing:2.3px;}
#tj_186{left:110px;bottom:684px;letter-spacing:-0.12px;word-spacing:2.66px;}
#tk_186{left:263px;bottom:684px;letter-spacing:-0.22px;word-spacing:2.84px;}
#tl_186{left:110px;bottom:663px;letter-spacing:-0.15px;word-spacing:1.41px;}
#tm_186{left:110px;bottom:603px;letter-spacing:0.14px;}
#tn_186{left:178px;bottom:603px;letter-spacing:0.12px;word-spacing:2.32px;}
#to_186{left:534px;bottom:603px;}
#tp_186{left:544px;bottom:603px;}
#tq_186{left:554px;bottom:603px;}
#tr_186{left:564px;bottom:603px;}
#ts_186{left:181px;bottom:557px;letter-spacing:-0.17px;}
#tt_186{left:220px;bottom:557px;}
#tu_186{left:229px;bottom:557px;}
#tv_186{left:241px;bottom:557px;}
#tw_186{left:254px;bottom:557px;letter-spacing:-0.14px;word-spacing:1.39px;}
#tx_186{left:362px;bottom:557px;}
#ty_186{left:376px;bottom:557px;letter-spacing:-0.18px;}
#tz_186{left:409px;bottom:557px;}
#t10_186{left:422px;bottom:557px;letter-spacing:-0.19px;word-spacing:1.46px;}
#t11_186{left:181px;bottom:536px;letter-spacing:-0.17px;}
#t12_186{left:221px;bottom:536px;}
#t13_186{left:229px;bottom:536px;}
#t14_186{left:241px;bottom:536px;}
#t15_186{left:256px;bottom:536px;letter-spacing:-0.18px;}
#t16_186{left:288px;bottom:536px;}
#t17_186{left:301px;bottom:536px;letter-spacing:-0.14px;word-spacing:1.5px;}
#t18_186{left:376px;bottom:536px;}
#t19_186{left:391px;bottom:536px;letter-spacing:-0.19px;word-spacing:1.57px;}
#t1a_186{left:559px;bottom:536px;}
#t1b_186{left:574px;bottom:536px;letter-spacing:-0.18px;}
#t1c_186{left:606px;bottom:536px;}
#t1d_186{left:613px;bottom:536px;letter-spacing:-0.13px;word-spacing:1.5px;}
#t1e_186{left:181px;bottom:516px;letter-spacing:-0.14px;word-spacing:1.27px;}
#t1f_186{left:242px;bottom:516px;}
#t1g_186{left:257px;bottom:516px;letter-spacing:-0.25px;}
#t1h_186{left:321px;bottom:516px;}
#t1i_186{left:336px;bottom:516px;letter-spacing:-0.18px;}
#t1j_186{left:368px;bottom:516px;}
#t1k_186{left:381px;bottom:516px;letter-spacing:-0.15px;word-spacing:1.27px;}
#t1l_186{left:547px;bottom:516px;}
#t1m_186{left:561px;bottom:516px;letter-spacing:-0.18px;}
#t1n_186{left:593px;bottom:516px;}
#t1o_186{left:606px;bottom:516px;letter-spacing:-0.24px;word-spacing:1.43px;}
#t1p_186{left:181px;bottom:495px;letter-spacing:-0.13px;}
#t1q_186{left:207px;bottom:495px;}
#t1r_186{left:222px;bottom:495px;letter-spacing:-0.17px;word-spacing:1.43px;}
#t1s_186{left:181px;bottom:474px;letter-spacing:-0.17px;}
#t1t_186{left:220px;bottom:474px;}
#t1u_186{left:229px;bottom:474px;}
#t1v_186{left:241px;bottom:474px;}
#t1w_186{left:255px;bottom:474px;letter-spacing:-0.17px;word-spacing:1.45px;}
#t1x_186{left:577px;bottom:474px;}
#t1y_186{left:590px;bottom:474px;letter-spacing:-0.14px;word-spacing:1.42px;}
#t1z_186{left:694px;bottom:474px;}
#t20_186{left:181px;bottom:454px;letter-spacing:-0.23px;word-spacing:1.56px;}
#t21_186{left:377px;bottom:454px;}
#t22_186{left:110px;bottom:419px;letter-spacing:-0.17px;word-spacing:2.38px;}
#t23_186{left:110px;bottom:398px;letter-spacing:-0.15px;word-spacing:3.66px;}
#t24_186{left:635px;bottom:398px;letter-spacing:-0.26px;word-spacing:3.85px;}
#t25_186{left:110px;bottom:378px;letter-spacing:-0.12px;word-spacing:1.22px;}
#t26_186{left:110px;bottom:357px;letter-spacing:-0.18px;word-spacing:3.47px;}
#t27_186{left:110px;bottom:336px;letter-spacing:-0.14px;word-spacing:0.75px;}
#t28_186{left:110px;bottom:316px;letter-spacing:-0.14px;word-spacing:0.46px;}
#t29_186{left:281px;bottom:316px;letter-spacing:-0.15px;}
#t2a_186{left:320px;bottom:316px;letter-spacing:-0.18px;word-spacing:0.55px;}
#t2b_186{left:110px;bottom:295px;letter-spacing:-0.18px;word-spacing:1.45px;}
#t2c_186{left:110px;bottom:259px;letter-spacing:-0.16px;word-spacing:2.16px;}
#t2d_186{left:110px;bottom:238px;letter-spacing:-0.21px;word-spacing:2.93px;}
#t2e_186{left:110px;bottom:218px;letter-spacing:-0.15px;word-spacing:2.65px;}
#t2f_186{left:385px;bottom:218px;letter-spacing:-0.18px;word-spacing:2.68px;}
#t2g_186{left:110px;bottom:197px;letter-spacing:-0.15px;word-spacing:2.33px;}
#t2h_186{left:110px;bottom:176px;letter-spacing:-0.17px;word-spacing:1.24px;}
#t2i_186{left:110px;bottom:155px;letter-spacing:-0.19px;word-spacing:1.36px;}
#t2j_186{left:110px;bottom:135px;letter-spacing:-0.14px;word-spacing:3.22px;}
#t2k_186{left:355px;bottom:135px;letter-spacing:-0.17px;word-spacing:3.36px;}

.s1_186{font-size:17px;font-family:CMR10_270;color:#000;}
.s2_186{font-size:17px;font-family:CMSL10_27d;color:#000;}
.s3_186{font-size:18px;font-family:CMBX12_26j;color:#000;}
.s4_186{font-size:17px;font-family:CMR10_270;color:#000080;}
.s5_186{font-size:18px;font-family:CMBX12_26j;color:#000080;}
.s6_186{font-size:17px;font-family:CMMI10_26t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts186" type="text/css" >

@font-face {
	font-family: CMBX12_26j;
	src: url("fonts/CMBX12_26j.woff") format("woff");
}

@font-face {
	font-family: CMMI10_26t;
	src: url("fonts/CMMI10_26t.woff") format("woff");
}

@font-face {
	font-family: CMR10_270;
	src: url("fonts/CMR10_270.woff") format("woff");
}

@font-face {
	font-family: CMSL10_27d;
	src: url("fonts/CMSL10_27d.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg186Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg186" style="-webkit-user-select: none;"><object width="935" height="1210" data="186/186.svg" type="image/svg+xml" id="pdf186" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_186" class="t s1_186">168 </span><span id="t2_186" class="t s2_186">Volume I: RISC-V Unprivileged ISA V20191213 </span>
<span id="t3_186" class="t s1_186">pair actually overlap the memory location(s) referenced by the LR or SC are expected to be rare </span>
<span id="t4_186" class="t s1_186">compared to scenarios where the intervening store may simply fall onto the same cache line. </span>
<span id="t5_186" class="t s3_186">A.3.4 </span><span id="t6_186" class="t s3_186">Progress Axiom </span>
<span id="t7_186" class="t s4_186">Progress Axiom</span><span id="t8_186" class="t s1_186">: No memory operation may be preceded in the global </span>
<span id="t9_186" class="t s1_186" data-mappings='[[21,"fi"]]'>memory order by an inﬁnite sequence of other memory operations. </span>
<span id="ta_186" class="t s1_186">The progress axiom ensures a minimal forward progress guarantee. It ensures that stores from one </span>
<span id="tb_186" class="t s1_186" data-mappings='[[71,"fi"]]'>hart will eventually be made visible to other harts in the system in a ﬁnite amount of time, and </span>
<span id="tc_186" class="t s1_186">that loads from other harts will eventually be able to read those values (or successors thereof). </span>
<span id="td_186" class="t s1_186" data-mappings='[[76,"fi"]]'>Without this rule, it would be legal, for example, for a spinlock to spin inﬁnitely on a value, even </span>
<span id="te_186" class="t s1_186">with a store from another hart waiting to unlock the spinlock. </span>
<span id="tf_186" class="t s1_186">The progress axiom is intended not to impose any other notion of fairness, latency, or quality of </span>
<span id="tg_186" class="t s1_186">service onto the harts in a RISC-V implementation. Any stronger notions of fairness are up to the </span>
<span id="th_186" class="t s1_186" data-mappings='[[61,"fi"]]'>rest of the ISA and/or up to the platform and/or device to deﬁne and implement. </span>
<span id="ti_186" class="t s1_186" data-mappings='[[70,"fi"]]'>The forward progress axiom will in almost all cases be naturally satisﬁed by any standard cache </span>
<span id="tj_186" class="t s1_186">coherence protocol. </span><span id="tk_186" class="t s1_186">Implementations with non-coherent caches may have to provide some other </span>
<span id="tl_186" class="t s1_186">mechanism to ensure the eventual visibility of all stores (or successors thereof) to all harts. </span>
<span id="tm_186" class="t s3_186">A.3.5 </span><span id="tn_186" class="t s3_186">Overlapping-Address Orderings (Rules </span><span id="to_186" class="t s5_186">1</span><span id="tp_186" class="t s3_186">–</span><span id="tq_186" class="t s5_186">3</span><span id="tr_186" class="t s3_186">) </span>
<span id="ts_186" class="t s1_186">Rule </span><span id="tt_186" class="t s4_186">1</span><span id="tu_186" class="t s1_186">: </span><span id="tv_186" class="t s6_186">b </span><span id="tw_186" class="t s1_186">is a store, and </span><span id="tx_186" class="t s6_186">a </span><span id="ty_186" class="t s1_186">and </span><span id="tz_186" class="t s6_186">b </span><span id="t10_186" class="t s1_186">access overlapping memory addresses </span>
<span id="t11_186" class="t s1_186">Rule </span><span id="t12_186" class="t s4_186">2</span><span id="t13_186" class="t s1_186">: </span><span id="t14_186" class="t s6_186">a </span><span id="t15_186" class="t s1_186">and </span><span id="t16_186" class="t s6_186">b </span><span id="t17_186" class="t s1_186">are loads, </span><span id="t18_186" class="t s6_186">x </span><span id="t19_186" class="t s1_186">is a byte read by both </span><span id="t1a_186" class="t s6_186">a </span><span id="t1b_186" class="t s1_186">and </span><span id="t1c_186" class="t s6_186">b</span><span id="t1d_186" class="t s1_186">, there is no </span>
<span id="t1e_186" class="t s1_186">store to </span><span id="t1f_186" class="t s6_186">x </span><span id="t1g_186" class="t s1_186">between </span><span id="t1h_186" class="t s6_186">a </span><span id="t1i_186" class="t s1_186">and </span><span id="t1j_186" class="t s6_186">b </span><span id="t1k_186" class="t s1_186">in program order, and </span><span id="t1l_186" class="t s6_186">a </span><span id="t1m_186" class="t s1_186">and </span><span id="t1n_186" class="t s6_186">b </span><span id="t1o_186" class="t s1_186">return values </span>
<span id="t1p_186" class="t s1_186">for </span><span id="t1q_186" class="t s6_186">x </span><span id="t1r_186" class="t s1_186" data-mappings='[[13,"ff"]]'>written by diﬀerent memory operations </span>
<span id="t1s_186" class="t s1_186">Rule </span><span id="t1t_186" class="t s4_186">3</span><span id="t1u_186" class="t s1_186">: </span><span id="t1v_186" class="t s6_186">a </span><span id="t1w_186" class="t s1_186">is generated by an AMO or SC instruction, </span><span id="t1x_186" class="t s6_186">b </span><span id="t1y_186" class="t s1_186">is a load, and </span><span id="t1z_186" class="t s6_186">b </span>
<span id="t20_186" class="t s1_186">returns a value written by </span><span id="t21_186" class="t s6_186">a </span>
<span id="t22_186" class="t s1_186">Same-address orderings where the latter is a store are straightforward: a load or store can never </span>
<span id="t23_186" class="t s1_186">be reordered with a later store to an overlapping memory location. </span><span id="t24_186" class="t s1_186">From a microarchitecture </span>
<span id="t25_186" class="t s1_186" data-mappings='[[41,"ffi"]]'>perspective, generally speaking, it is diﬃcult or impossible to undo a speculatively reordered store </span>
<span id="t26_186" class="t s1_186">if the speculation turns out to be invalid, so such behavior is simply disallowed by the model. </span>
<span id="t27_186" class="t s1_186">Same-address orderings from a store to a later load, on the other hand, do not need to be enforced. </span>
<span id="t28_186" class="t s1_186">As discussed in Section </span><span id="t29_186" class="t s4_186">A.3.2</span><span id="t2a_186" class="t s1_186" data-mappings='[[9,"fl"]]'>, this reﬂects the observable behavior of implementations that forward </span>
<span id="t2b_186" class="t s1_186" data-mappings='[[14,"ff"]]'>values from buﬀered stores to later loads. </span>
<span id="t2c_186" class="t s1_186">Same-address load-load ordering requirements are far more subtle. The basic requirement is that </span>
<span id="t2d_186" class="t s1_186">a younger load must not return a value that is older than a value returned by an older load in </span>
<span id="t2e_186" class="t s1_186">the same hart to the same address. </span><span id="t2f_186" class="t s1_186">This is often known as “CoRR” (Coherence for Read-Read </span>
<span id="t2g_186" class="t s1_186">pairs), or as part of a broader “coherence” or “sequential consistency per location” requirement. </span>
<span id="t2h_186" class="t s1_186">Some architectures in the past have relaxed same-address load-load ordering, but in hindsight this </span>
<span id="t2i_186" class="t s1_186">is generally considered to complicate the programming model too much, and so RVWMO requires </span>
<span id="t2j_186" class="t s1_186">CoRR ordering to be enforced. </span><span id="t2k_186" class="t s1_186">However, because the global memory order corresponds to the </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
