
ra_main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000086b4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000052c0  08008858  08008858  00009858  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800db18  0800db18  0000f210  2**0
                  CONTENTS
  4 .ARM          00000008  0800db18  0800db18  0000eb18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800db20  0800db20  0000f210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800db20  0800db20  0000eb20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800db24  0800db24  0000eb24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000210  20000000  0800db28  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000400  20000210  0800dd38  0000f210  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000610  0800dd38  0000f610  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f210  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e016  00000000  00000000  0000f240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000404b  00000000  00000000  0002d256  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000d244  00000000  00000000  000312a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000fa0  00000000  00000000  0003e4e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000179b  00000000  00000000  0003f488  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018f79  00000000  00000000  00040c23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000206c9  00000000  00000000  00059b9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00095095  00000000  00000000  0007a265  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000bc  00000000  00000000  0010f2fa  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000041b4  00000000  00000000  0010f3b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000070  00000000  00000000  0011356c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_loc    000013a6  00000000  00000000  001135dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_ranges 00000078  00000000  00000000  00114982  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000210 	.word	0x20000210
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800883c 	.word	0x0800883c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000214 	.word	0x20000214
 80001dc:	0800883c 	.word	0x0800883c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a0 	b.w	8000ff0 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	460c      	mov	r4, r1
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d14e      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d40:	4694      	mov	ip, r2
 8000d42:	458c      	cmp	ip, r1
 8000d44:	4686      	mov	lr, r0
 8000d46:	fab2 f282 	clz	r2, r2
 8000d4a:	d962      	bls.n	8000e12 <__udivmoddi4+0xde>
 8000d4c:	b14a      	cbz	r2, 8000d62 <__udivmoddi4+0x2e>
 8000d4e:	f1c2 0320 	rsb	r3, r2, #32
 8000d52:	4091      	lsls	r1, r2
 8000d54:	fa20 f303 	lsr.w	r3, r0, r3
 8000d58:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5c:	4319      	orrs	r1, r3
 8000d5e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d66:	fa1f f68c 	uxth.w	r6, ip
 8000d6a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb07 1114 	mls	r1, r7, r4, r1
 8000d76:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d7a:	fb04 f106 	mul.w	r1, r4, r6
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d8a:	f080 8112 	bcs.w	8000fb2 <__udivmoddi4+0x27e>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 810f 	bls.w	8000fb2 <__udivmoddi4+0x27e>
 8000d94:	3c02      	subs	r4, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a59      	subs	r1, r3, r1
 8000d9a:	fa1f f38e 	uxth.w	r3, lr
 8000d9e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000da2:	fb07 1110 	mls	r1, r7, r0, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb00 f606 	mul.w	r6, r0, r6
 8000dae:	429e      	cmp	r6, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x94>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dba:	f080 80fc 	bcs.w	8000fb6 <__udivmoddi4+0x282>
 8000dbe:	429e      	cmp	r6, r3
 8000dc0:	f240 80f9 	bls.w	8000fb6 <__udivmoddi4+0x282>
 8000dc4:	4463      	add	r3, ip
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	1b9b      	subs	r3, r3, r6
 8000dca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dce:	2100      	movs	r1, #0
 8000dd0:	b11d      	cbz	r5, 8000dda <__udivmoddi4+0xa6>
 8000dd2:	40d3      	lsrs	r3, r2
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d905      	bls.n	8000dee <__udivmoddi4+0xba>
 8000de2:	b10d      	cbz	r5, 8000de8 <__udivmoddi4+0xb4>
 8000de4:	e9c5 0100 	strd	r0, r1, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	4608      	mov	r0, r1
 8000dec:	e7f5      	b.n	8000dda <__udivmoddi4+0xa6>
 8000dee:	fab3 f183 	clz	r1, r3
 8000df2:	2900      	cmp	r1, #0
 8000df4:	d146      	bne.n	8000e84 <__udivmoddi4+0x150>
 8000df6:	42a3      	cmp	r3, r4
 8000df8:	d302      	bcc.n	8000e00 <__udivmoddi4+0xcc>
 8000dfa:	4290      	cmp	r0, r2
 8000dfc:	f0c0 80f0 	bcc.w	8000fe0 <__udivmoddi4+0x2ac>
 8000e00:	1a86      	subs	r6, r0, r2
 8000e02:	eb64 0303 	sbc.w	r3, r4, r3
 8000e06:	2001      	movs	r0, #1
 8000e08:	2d00      	cmp	r5, #0
 8000e0a:	d0e6      	beq.n	8000dda <__udivmoddi4+0xa6>
 8000e0c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e10:	e7e3      	b.n	8000dda <__udivmoddi4+0xa6>
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	f040 8090 	bne.w	8000f38 <__udivmoddi4+0x204>
 8000e18:	eba1 040c 	sub.w	r4, r1, ip
 8000e1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e20:	fa1f f78c 	uxth.w	r7, ip
 8000e24:	2101      	movs	r1, #1
 8000e26:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e2a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e2e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e36:	fb07 f006 	mul.w	r0, r7, r6
 8000e3a:	4298      	cmp	r0, r3
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x11c>
 8000e3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e42:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x11a>
 8000e48:	4298      	cmp	r0, r3
 8000e4a:	f200 80cd 	bhi.w	8000fe8 <__udivmoddi4+0x2b4>
 8000e4e:	4626      	mov	r6, r4
 8000e50:	1a1c      	subs	r4, r3, r0
 8000e52:	fa1f f38e 	uxth.w	r3, lr
 8000e56:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e5a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e5e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e62:	fb00 f707 	mul.w	r7, r0, r7
 8000e66:	429f      	cmp	r7, r3
 8000e68:	d908      	bls.n	8000e7c <__udivmoddi4+0x148>
 8000e6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e72:	d202      	bcs.n	8000e7a <__udivmoddi4+0x146>
 8000e74:	429f      	cmp	r7, r3
 8000e76:	f200 80b0 	bhi.w	8000fda <__udivmoddi4+0x2a6>
 8000e7a:	4620      	mov	r0, r4
 8000e7c:	1bdb      	subs	r3, r3, r7
 8000e7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e82:	e7a5      	b.n	8000dd0 <__udivmoddi4+0x9c>
 8000e84:	f1c1 0620 	rsb	r6, r1, #32
 8000e88:	408b      	lsls	r3, r1
 8000e8a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8e:	431f      	orrs	r7, r3
 8000e90:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e94:	fa04 f301 	lsl.w	r3, r4, r1
 8000e98:	ea43 030c 	orr.w	r3, r3, ip
 8000e9c:	40f4      	lsrs	r4, r6
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	0c38      	lsrs	r0, r7, #16
 8000ea4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ea8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eac:	fa1f fc87 	uxth.w	ip, r7
 8000eb0:	fb00 441e 	mls	r4, r0, lr, r4
 8000eb4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eb8:	fb0e f90c 	mul.w	r9, lr, ip
 8000ebc:	45a1      	cmp	r9, r4
 8000ebe:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec2:	d90a      	bls.n	8000eda <__udivmoddi4+0x1a6>
 8000ec4:	193c      	adds	r4, r7, r4
 8000ec6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eca:	f080 8084 	bcs.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ece:	45a1      	cmp	r9, r4
 8000ed0:	f240 8081 	bls.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ed4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ed8:	443c      	add	r4, r7
 8000eda:	eba4 0409 	sub.w	r4, r4, r9
 8000ede:	fa1f f983 	uxth.w	r9, r3
 8000ee2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ee6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eee:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ef2:	45a4      	cmp	ip, r4
 8000ef4:	d907      	bls.n	8000f06 <__udivmoddi4+0x1d2>
 8000ef6:	193c      	adds	r4, r7, r4
 8000ef8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000efc:	d267      	bcs.n	8000fce <__udivmoddi4+0x29a>
 8000efe:	45a4      	cmp	ip, r4
 8000f00:	d965      	bls.n	8000fce <__udivmoddi4+0x29a>
 8000f02:	3b02      	subs	r3, #2
 8000f04:	443c      	add	r4, r7
 8000f06:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f0a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f0e:	eba4 040c 	sub.w	r4, r4, ip
 8000f12:	429c      	cmp	r4, r3
 8000f14:	46ce      	mov	lr, r9
 8000f16:	469c      	mov	ip, r3
 8000f18:	d351      	bcc.n	8000fbe <__udivmoddi4+0x28a>
 8000f1a:	d04e      	beq.n	8000fba <__udivmoddi4+0x286>
 8000f1c:	b155      	cbz	r5, 8000f34 <__udivmoddi4+0x200>
 8000f1e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f22:	eb64 040c 	sbc.w	r4, r4, ip
 8000f26:	fa04 f606 	lsl.w	r6, r4, r6
 8000f2a:	40cb      	lsrs	r3, r1
 8000f2c:	431e      	orrs	r6, r3
 8000f2e:	40cc      	lsrs	r4, r1
 8000f30:	e9c5 6400 	strd	r6, r4, [r5]
 8000f34:	2100      	movs	r1, #0
 8000f36:	e750      	b.n	8000dda <__udivmoddi4+0xa6>
 8000f38:	f1c2 0320 	rsb	r3, r2, #32
 8000f3c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f40:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f44:	fa24 f303 	lsr.w	r3, r4, r3
 8000f48:	4094      	lsls	r4, r2
 8000f4a:	430c      	orrs	r4, r1
 8000f4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f50:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f54:	fa1f f78c 	uxth.w	r7, ip
 8000f58:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f5c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f60:	0c23      	lsrs	r3, r4, #16
 8000f62:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f66:	fb00 f107 	mul.w	r1, r0, r7
 8000f6a:	4299      	cmp	r1, r3
 8000f6c:	d908      	bls.n	8000f80 <__udivmoddi4+0x24c>
 8000f6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f72:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f76:	d22c      	bcs.n	8000fd2 <__udivmoddi4+0x29e>
 8000f78:	4299      	cmp	r1, r3
 8000f7a:	d92a      	bls.n	8000fd2 <__udivmoddi4+0x29e>
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	1a5b      	subs	r3, r3, r1
 8000f82:	b2a4      	uxth	r4, r4
 8000f84:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f88:	fb08 3311 	mls	r3, r8, r1, r3
 8000f8c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f90:	fb01 f307 	mul.w	r3, r1, r7
 8000f94:	42a3      	cmp	r3, r4
 8000f96:	d908      	bls.n	8000faa <__udivmoddi4+0x276>
 8000f98:	eb1c 0404 	adds.w	r4, ip, r4
 8000f9c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fa0:	d213      	bcs.n	8000fca <__udivmoddi4+0x296>
 8000fa2:	42a3      	cmp	r3, r4
 8000fa4:	d911      	bls.n	8000fca <__udivmoddi4+0x296>
 8000fa6:	3902      	subs	r1, #2
 8000fa8:	4464      	add	r4, ip
 8000faa:	1ae4      	subs	r4, r4, r3
 8000fac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fb0:	e739      	b.n	8000e26 <__udivmoddi4+0xf2>
 8000fb2:	4604      	mov	r4, r0
 8000fb4:	e6f0      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	e706      	b.n	8000dc8 <__udivmoddi4+0x94>
 8000fba:	45c8      	cmp	r8, r9
 8000fbc:	d2ae      	bcs.n	8000f1c <__udivmoddi4+0x1e8>
 8000fbe:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fc2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fc6:	3801      	subs	r0, #1
 8000fc8:	e7a8      	b.n	8000f1c <__udivmoddi4+0x1e8>
 8000fca:	4631      	mov	r1, r6
 8000fcc:	e7ed      	b.n	8000faa <__udivmoddi4+0x276>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	e799      	b.n	8000f06 <__udivmoddi4+0x1d2>
 8000fd2:	4630      	mov	r0, r6
 8000fd4:	e7d4      	b.n	8000f80 <__udivmoddi4+0x24c>
 8000fd6:	46d6      	mov	lr, sl
 8000fd8:	e77f      	b.n	8000eda <__udivmoddi4+0x1a6>
 8000fda:	4463      	add	r3, ip
 8000fdc:	3802      	subs	r0, #2
 8000fde:	e74d      	b.n	8000e7c <__udivmoddi4+0x148>
 8000fe0:	4606      	mov	r6, r0
 8000fe2:	4623      	mov	r3, r4
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e70f      	b.n	8000e08 <__udivmoddi4+0xd4>
 8000fe8:	3e02      	subs	r6, #2
 8000fea:	4463      	add	r3, ip
 8000fec:	e730      	b.n	8000e50 <__udivmoddi4+0x11c>
 8000fee:	bf00      	nop

08000ff0 <__aeabi_idiv0>:
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <MultivariablePID_Init>:

#include "PID_Control.h"

void MultivariablePID_Init(MultivariablePID *pid, float32_t *Kp_f32, float32_t *Ki_f32, float32_t *Kd_f32) {
	for (int i = 0; i < NUM_JOINTS*NUM_JOINTS; i++) {
		pid->Kp_data[i] = Kp_f32[i];
 8000ff4:	f8d1 c000 	ldr.w	ip, [r1]
void MultivariablePID_Init(MultivariablePID *pid, float32_t *Kp_f32, float32_t *Ki_f32, float32_t *Kd_f32) {
 8000ff8:	b510      	push	{r4, lr}
		pid->Kp_data[i] = Kp_f32[i];
 8000ffa:	f8c0 c000 	str.w	ip, [r0]
void MultivariablePID_Init(MultivariablePID *pid, float32_t *Kp_f32, float32_t *Ki_f32, float32_t *Kd_f32) {
 8000ffe:	4694      	mov	ip, r2
		pid->Ki_data[i] = Ki_f32[i];
 8001000:	6812      	ldr	r2, [r2, #0]
 8001002:	6102      	str	r2, [r0, #16]
void MultivariablePID_Init(MultivariablePID *pid, float32_t *Kp_f32, float32_t *Ki_f32, float32_t *Kd_f32) {
 8001004:	4604      	mov	r4, r0
 8001006:	4618      	mov	r0, r3
		pid->Kd_data[i] = Kd_f32[i];
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	6223      	str	r3, [r4, #32]
		pid->Kp_data[i] = Kp_f32[i];
 800100c:	684b      	ldr	r3, [r1, #4]
 800100e:	6063      	str	r3, [r4, #4]
		pid->Ki_data[i] = Ki_f32[i];
 8001010:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8001014:	6163      	str	r3, [r4, #20]
		pid->Kd_data[i] = Kd_f32[i];
 8001016:	6843      	ldr	r3, [r0, #4]
 8001018:	6263      	str	r3, [r4, #36]	@ 0x24
		pid->Kp_data[i] = Kp_f32[i];
 800101a:	688b      	ldr	r3, [r1, #8]
 800101c:	60a3      	str	r3, [r4, #8]
		pid->Ki_data[i] = Ki_f32[i];
 800101e:	f8dc 3008 	ldr.w	r3, [ip, #8]
 8001022:	61a3      	str	r3, [r4, #24]
		pid->Kd_data[i] = Kd_f32[i];
 8001024:	6883      	ldr	r3, [r0, #8]
 8001026:	62a3      	str	r3, [r4, #40]	@ 0x28
		pid->Kp_data[i] = Kp_f32[i];
 8001028:	68cb      	ldr	r3, [r1, #12]
 800102a:	60e3      	str	r3, [r4, #12]
		pid->Ki_data[i] = Ki_f32[i];
 800102c:	f8dc 100c 	ldr.w	r1, [ip, #12]
 8001030:	61e1      	str	r1, [r4, #28]
		pid->Kd_data[i] = Kd_f32[i];
 8001032:	68c1      	ldr	r1, [r0, #12]
 8001034:	62e1      	str	r1, [r4, #44]	@ 0x2c
	}

	arm_mat_init_f32(&(pid->Kp_mat), NUM_JOINTS, NUM_JOINTS, pid->Kp_data);
 8001036:	2202      	movs	r2, #2
 8001038:	4623      	mov	r3, r4
 800103a:	4611      	mov	r1, r2
 800103c:	f104 0030 	add.w	r0, r4, #48	@ 0x30
 8001040:	f002 ffd2 	bl	8003fe8 <arm_mat_init_f32>
	arm_mat_init_f32(&(pid->Ki_mat), NUM_JOINTS, NUM_JOINTS, pid->Ki_data);
 8001044:	2202      	movs	r2, #2
 8001046:	4611      	mov	r1, r2
 8001048:	f104 0310 	add.w	r3, r4, #16
 800104c:	f104 0038 	add.w	r0, r4, #56	@ 0x38
 8001050:	f002 ffca 	bl	8003fe8 <arm_mat_init_f32>
	arm_mat_init_f32(&(pid->Kd_mat), NUM_JOINTS, NUM_JOINTS, pid->Kd_data);
 8001054:	2202      	movs	r2, #2
 8001056:	4611      	mov	r1, r2
 8001058:	f104 0320 	add.w	r3, r4, #32
 800105c:	f104 0040 	add.w	r0, r4, #64	@ 0x40
 8001060:	f002 ffc2 	bl	8003fe8 <arm_mat_init_f32>

	// Initialize data arrays to zero
	for (int i = 0; i < NUM_JOINTS; i++) {
		pid->setpoint_data[i] = 2048.0f;
		pid->meas_data[i] = 0.0f;
 8001064:	2100      	movs	r1, #0
		pid->setpoint_data[i] = 2048.0f;
 8001066:	f04f 408a 	mov.w	r0, #1157627904	@ 0x45000000

		pid->temp1_N_1_data[i] = 0.0f;
		pid->temp2_N_1_data[i] = 0.0f;
	}

	arm_mat_init_f32(&(pid->setpoint_mat), NUM_JOINTS, 1, pid->setpoint_data);
 800106a:	f104 0348 	add.w	r3, r4, #72	@ 0x48
		pid->setpoint_data[i] = 2048.0f;
 800106e:	64a0      	str	r0, [r4, #72]	@ 0x48
		pid->meas_data[i] = 0.0f;
 8001070:	6521      	str	r1, [r4, #80]	@ 0x50
		pid->output_data[i] = 0.0f;
 8001072:	65a1      	str	r1, [r4, #88]	@ 0x58
		pid->error_data[i] = 0.0f;
 8001074:	67a1      	str	r1, [r4, #120]	@ 0x78
		pid->error_sum_data[i] = 0.0f;
 8001076:	f8c4 1080 	str.w	r1, [r4, #128]	@ 0x80
		pid->error_prev_data[i] = 0.0f;
 800107a:	f8c4 1088 	str.w	r1, [r4, #136]	@ 0x88
		pid->temp1_N_1_data[i] = 0.0f;
 800107e:	f8c4 10a8 	str.w	r1, [r4, #168]	@ 0xa8
		pid->temp2_N_1_data[i] = 0.0f;
 8001082:	f8c4 10b0 	str.w	r1, [r4, #176]	@ 0xb0
		pid->setpoint_data[i] = 2048.0f;
 8001086:	64e0      	str	r0, [r4, #76]	@ 0x4c
		pid->meas_data[i] = 0.0f;
 8001088:	6561      	str	r1, [r4, #84]	@ 0x54
		pid->output_data[i] = 0.0f;
 800108a:	65e1      	str	r1, [r4, #92]	@ 0x5c
		pid->error_data[i] = 0.0f;
 800108c:	67e1      	str	r1, [r4, #124]	@ 0x7c
		pid->error_sum_data[i] = 0.0f;
 800108e:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
		pid->error_prev_data[i] = 0.0f;
 8001092:	f8c4 108c 	str.w	r1, [r4, #140]	@ 0x8c
		pid->temp1_N_1_data[i] = 0.0f;
 8001096:	f8c4 10ac 	str.w	r1, [r4, #172]	@ 0xac
		pid->temp2_N_1_data[i] = 0.0f;
 800109a:	f8c4 10b4 	str.w	r1, [r4, #180]	@ 0xb4
	arm_mat_init_f32(&(pid->setpoint_mat), NUM_JOINTS, 1, pid->setpoint_data);
 800109e:	f104 0060 	add.w	r0, r4, #96	@ 0x60
 80010a2:	2201      	movs	r2, #1
 80010a4:	2102      	movs	r1, #2
 80010a6:	f002 ff9f 	bl	8003fe8 <arm_mat_init_f32>
	arm_mat_init_f32(&(pid->meas_mat), NUM_JOINTS, 1, pid->meas_data);
 80010aa:	f104 0350 	add.w	r3, r4, #80	@ 0x50
 80010ae:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80010b2:	2201      	movs	r2, #1
 80010b4:	2102      	movs	r1, #2
 80010b6:	f002 ff97 	bl	8003fe8 <arm_mat_init_f32>
	arm_mat_init_f32(&(pid->output_mat), NUM_JOINTS, 1, pid->output_data);
 80010ba:	f104 0358 	add.w	r3, r4, #88	@ 0x58
 80010be:	f104 0070 	add.w	r0, r4, #112	@ 0x70
 80010c2:	2201      	movs	r2, #1
 80010c4:	2102      	movs	r1, #2
 80010c6:	f002 ff8f 	bl	8003fe8 <arm_mat_init_f32>

	arm_mat_init_f32(&(pid->error_mat), NUM_JOINTS, 1, pid->error_data);
 80010ca:	f104 0378 	add.w	r3, r4, #120	@ 0x78
 80010ce:	f104 0090 	add.w	r0, r4, #144	@ 0x90
 80010d2:	2201      	movs	r2, #1
 80010d4:	2102      	movs	r1, #2
 80010d6:	f002 ff87 	bl	8003fe8 <arm_mat_init_f32>
	arm_mat_init_f32(&(pid->error_sum_mat), NUM_JOINTS, 1, pid->error_sum_data);
 80010da:	f104 0380 	add.w	r3, r4, #128	@ 0x80
 80010de:	f104 0098 	add.w	r0, r4, #152	@ 0x98
 80010e2:	2201      	movs	r2, #1
 80010e4:	2102      	movs	r1, #2
 80010e6:	f002 ff7f 	bl	8003fe8 <arm_mat_init_f32>
	arm_mat_init_f32(&(pid->error_prev_mat), NUM_JOINTS, 1, pid->error_prev_data);
 80010ea:	f104 0388 	add.w	r3, r4, #136	@ 0x88
 80010ee:	f104 00a0 	add.w	r0, r4, #160	@ 0xa0
 80010f2:	2201      	movs	r2, #1
 80010f4:	2102      	movs	r1, #2
 80010f6:	f002 ff77 	bl	8003fe8 <arm_mat_init_f32>

	arm_mat_init_f32(&(pid->temp1_N_1_mat), NUM_JOINTS, 1, pid->temp1_N_1_data);
 80010fa:	f104 03a8 	add.w	r3, r4, #168	@ 0xa8
 80010fe:	f104 00b8 	add.w	r0, r4, #184	@ 0xb8
 8001102:	2201      	movs	r2, #1
 8001104:	2102      	movs	r1, #2
 8001106:	f002 ff6f 	bl	8003fe8 <arm_mat_init_f32>
	arm_mat_init_f32(&(pid->temp2_N_1_mat), NUM_JOINTS, 1, pid->temp2_N_1_data);
 800110a:	f104 03b0 	add.w	r3, r4, #176	@ 0xb0
 800110e:	f104 00c0 	add.w	r0, r4, #192	@ 0xc0
 8001112:	2201      	movs	r2, #1
}
 8001114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	arm_mat_init_f32(&(pid->temp2_N_1_mat), NUM_JOINTS, 1, pid->temp2_N_1_data);
 8001118:	2102      	movs	r1, #2
 800111a:	f002 bf65 	b.w	8003fe8 <arm_mat_init_f32>
 800111e:	bf00      	nop

08001120 <MultivariablePID_Compute>:
	for (int i = 0; i < NUM_JOINTS; i++) {
		pid->setpoint_data[i] = setpoint[i];
	}
}
void MultivariablePID_Compute(MultivariablePID *pid, float32_t *meas) {
  if (pid == NULL || meas == NULL) return;
 8001120:	2800      	cmp	r0, #0
 8001122:	d060      	beq.n	80011e6 <MultivariablePID_Compute+0xc6>
 8001124:	2900      	cmp	r1, #0
 8001126:	d05e      	beq.n	80011e6 <MultivariablePID_Compute+0xc6>

  for (int i = 0; i < NUM_JOINTS; i++) {
    pid->meas_data[i] = meas[i];
 8001128:	680b      	ldr	r3, [r1, #0]
void MultivariablePID_Compute(MultivariablePID *pid, float32_t *meas) {
 800112a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    pid->meas_data[i] = meas[i];
 800112e:	6503      	str	r3, [r0, #80]	@ 0x50
 8001130:	684b      	ldr	r3, [r1, #4]
 8001132:	6543      	str	r3, [r0, #84]	@ 0x54
  }

  // error = setpoint - measurement
  arm_mat_sub_f32(&(pid->setpoint_mat), &(pid->meas_mat), &(pid->error_mat));
 8001134:	f100 0790 	add.w	r7, r0, #144	@ 0x90
 8001138:	4604      	mov	r4, r0

  // Proportional Term: P = Kp * error
  arm_mat_mult_f32(&(pid->Kp_mat), &(pid->error_mat), &(pid->output_mat));
 800113a:	f100 0670 	add.w	r6, r0, #112	@ 0x70
  arm_mat_sub_f32(&(pid->setpoint_mat), &(pid->meas_mat), &(pid->error_mat));
 800113e:	463a      	mov	r2, r7
 8001140:	f100 0168 	add.w	r1, r0, #104	@ 0x68
 8001144:	3060      	adds	r0, #96	@ 0x60
 8001146:	f002 fdd3 	bl	8003cf0 <arm_mat_sub_f32>

  // Integral Term: I = Ki * integral(error)
  // Update error sum (accumulate integral of error)
  // Scale by dt (sample time)
  arm_mat_add_f32(&(pid->error_sum_mat), &(pid->error_mat), &(pid->error_sum_mat));
 800114a:	f104 0598 	add.w	r5, r4, #152	@ 0x98
  arm_mat_mult_f32(&(pid->Kp_mat), &(pid->error_mat), &(pid->output_mat));
 800114e:	4632      	mov	r2, r6
 8001150:	4639      	mov	r1, r7
 8001152:	f104 0030 	add.w	r0, r4, #48	@ 0x30
 8001156:	f002 fe37 	bl	8003dc8 <arm_mat_mult_f32>
  arm_mat_mult_f32(&(pid->Ki_mat), &(pid->error_sum_mat), &(pid->temp1_N_1_mat));
 800115a:	f104 08b8 	add.w	r8, r4, #184	@ 0xb8
  arm_mat_add_f32(&(pid->error_sum_mat), &(pid->error_mat), &(pid->error_sum_mat));
 800115e:	462a      	mov	r2, r5
 8001160:	4639      	mov	r1, r7
 8001162:	4628      	mov	r0, r5
 8001164:	f002 ff44 	bl	8003ff0 <arm_mat_add_f32>
  arm_mat_mult_f32(&(pid->Ki_mat), &(pid->error_sum_mat), &(pid->temp1_N_1_mat));
 8001168:	4629      	mov	r1, r5
 800116a:	4642      	mov	r2, r8
 800116c:	f104 0038 	add.w	r0, r4, #56	@ 0x38
 8001170:	f002 fe2a 	bl	8003dc8 <arm_mat_mult_f32>
  arm_scale_f32(pid->temp1_N_1_data, pid->dt, pid->temp1_N_1_data, NUM_JOINTS);
 8001174:	f104 01a8 	add.w	r1, r4, #168	@ 0xa8
 8001178:	ed94 0a32 	vldr	s0, [r4, #200]	@ 0xc8

  // Derivative Term: D = Kd * (error - previous_error)
  // Update the derivative term (change in error)
  // Scale by dt (sample time)
  arm_mat_sub_f32(&(pid->error_mat), &(pid->error_prev_mat), &(pid->temp2_N_1_mat));
 800117c:	f104 05c0 	add.w	r5, r4, #192	@ 0xc0
  arm_scale_f32(pid->temp1_N_1_data, pid->dt, pid->temp1_N_1_data, NUM_JOINTS);
 8001180:	4608      	mov	r0, r1
 8001182:	2202      	movs	r2, #2
 8001184:	f002 ffa0 	bl	80040c8 <arm_scale_f32>
  arm_mat_sub_f32(&(pid->error_mat), &(pid->error_prev_mat), &(pid->temp2_N_1_mat));
 8001188:	462a      	mov	r2, r5
 800118a:	f104 01a0 	add.w	r1, r4, #160	@ 0xa0
 800118e:	4638      	mov	r0, r7
 8001190:	f002 fdae 	bl	8003cf0 <arm_mat_sub_f32>
  arm_mat_mult_f32(&(pid->Kd_mat), &(pid->temp2_N_1_mat), &(pid->temp2_N_1_mat));
 8001194:	462a      	mov	r2, r5
 8001196:	4629      	mov	r1, r5
 8001198:	f104 0040 	add.w	r0, r4, #64	@ 0x40
 800119c:	f002 fe14 	bl	8003dc8 <arm_mat_mult_f32>
  arm_scale_f32(pid->temp2_N_1_data, pid->dt, pid->temp2_N_1_data, NUM_JOINTS);
 80011a0:	f104 01b0 	add.w	r1, r4, #176	@ 0xb0
 80011a4:	ed94 0a32 	vldr	s0, [r4, #200]	@ 0xc8
 80011a8:	4608      	mov	r0, r1
 80011aa:	2202      	movs	r2, #2
 80011ac:	f002 ff8c 	bl	80040c8 <arm_scale_f32>

  // Sum the P, I, D terms
  arm_mat_add_f32(&(pid->output_mat), &(pid->temp1_N_1_mat), &(pid->output_mat));  // P + I
 80011b0:	4632      	mov	r2, r6
 80011b2:	4641      	mov	r1, r8
 80011b4:	4630      	mov	r0, r6
 80011b6:	f002 ff1b 	bl	8003ff0 <arm_mat_add_f32>
  arm_mat_add_f32(&(pid->output_mat), &(pid->temp2_N_1_mat), &(pid->output_mat));  // P + I + D
 80011ba:	4632      	mov	r2, r6
 80011bc:	4629      	mov	r1, r5
 80011be:	4630      	mov	r0, r6
 80011c0:	f002 ff16 	bl	8003ff0 <arm_mat_add_f32>

  // Optionally scale the final output if necessary (e.g., by a factor to adjust magnitude)
  float32_t output_scale_factor = 0.01f;
  arm_scale_f32(pid->output_data, output_scale_factor, pid->output_data, NUM_JOINTS);
 80011c4:	f104 0158 	add.w	r1, r4, #88	@ 0x58
 80011c8:	4608      	mov	r0, r1
 80011ca:	2202      	movs	r2, #2
 80011cc:	ed9f 0a06 	vldr	s0, [pc, #24]	@ 80011e8 <MultivariablePID_Compute+0xc8>
 80011d0:	f002 ff7a 	bl	80040c8 <arm_scale_f32>

  // Save the current error as the previous error for the next iteration
  arm_copy_f32(pid->error_data, pid->error_prev_data, NUM_JOINTS);
 80011d4:	f104 0188 	add.w	r1, r4, #136	@ 0x88
 80011d8:	f104 0078 	add.w	r0, r4, #120	@ 0x78
 80011dc:	2202      	movs	r2, #2
}
 80011de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  arm_copy_f32(pid->error_data, pid->error_prev_data, NUM_JOINTS);
 80011e2:	f002 bd53 	b.w	8003c8c <arm_copy_f32>
 80011e6:	4770      	bx	lr
 80011e8:	3c23d70a 	.word	0x3c23d70a

080011ec <AS5600_Init>:
 *      Author: omart
 */

#include "AS5600_Multi.h"

int AS5600_Init(AS5600_HandleTypeDef *as5600, I2C_HandleTypeDef *hi2c) {
 80011ec:	b530      	push	{r4, r5, lr}
 80011ee:	4603      	mov	r3, r0
 80011f0:	b087      	sub	sp, #28
 80011f2:	4608      	mov	r0, r1
    // Setup handle
    as5600->hi2c = hi2c;
    as5600->addr = AS5600_ADDR << 1; // Shift address for HAL

    // Check if magnet is detected
    if(HAL_I2C_Mem_Read(hi2c, as5600->addr, AS5600_REGISTER_STATUS, 1, &status, 1, 100) != HAL_OK) {
 80011f4:	2564      	movs	r5, #100	@ 0x64
    as5600->addr = AS5600_ADDR << 1; // Shift address for HAL
 80011f6:	216c      	movs	r1, #108	@ 0x6c
    if(HAL_I2C_Mem_Read(hi2c, as5600->addr, AS5600_REGISTER_STATUS, 1, &status, 1, 100) != HAL_OK) {
 80011f8:	2401      	movs	r4, #1
    uint8_t status = 0;
 80011fa:	2200      	movs	r2, #0
    if(HAL_I2C_Mem_Read(hi2c, as5600->addr, AS5600_REGISTER_STATUS, 1, &status, 1, 100) != HAL_OK) {
 80011fc:	9502      	str	r5, [sp, #8]
    as5600->hi2c = hi2c;
 80011fe:	6018      	str	r0, [r3, #0]
    as5600->addr = AS5600_ADDR << 1; // Shift address for HAL
 8001200:	7119      	strb	r1, [r3, #4]
    if(HAL_I2C_Mem_Read(hi2c, as5600->addr, AS5600_REGISTER_STATUS, 1, &status, 1, 100) != HAL_OK) {
 8001202:	f10d 0317 	add.w	r3, sp, #23
 8001206:	e9cd 3400 	strd	r3, r4, [sp]
    uint8_t status = 0;
 800120a:	f88d 2017 	strb.w	r2, [sp, #23]
    if(HAL_I2C_Mem_Read(hi2c, as5600->addr, AS5600_REGISTER_STATUS, 1, &status, 1, 100) != HAL_OK) {
 800120e:	4623      	mov	r3, r4
 8001210:	220b      	movs	r2, #11
 8001212:	f001 f963 	bl	80024dc <HAL_I2C_Mem_Read>
 8001216:	b940      	cbnz	r0, 800122a <AS5600_Init+0x3e>
        return 1;
    }

    if(!(status & AS5600_MAGNET_DETECTED)) {
 8001218:	f89d 0017 	ldrb.w	r0, [sp, #23]
 800121c:	f080 0020 	eor.w	r0, r0, #32
 8001220:	f3c0 1040 	ubfx	r0, r0, #5, #1
 8001224:	40a0      	lsls	r0, r4
        return 2;  // No magnet detected
    }

    return 0;
}
 8001226:	b007      	add	sp, #28
 8001228:	bd30      	pop	{r4, r5, pc}
        return 1;
 800122a:	4620      	mov	r0, r4
}
 800122c:	b007      	add	sp, #28
 800122e:	bd30      	pop	{r4, r5, pc}

08001230 <AS5600_ReadAngle>:
int AS5600_ReadAngle(AS5600_HandleTypeDef *as5600, uint16_t *angle) {
 8001230:	b510      	push	{r4, lr}
    uint8_t data[2];

    // Read angle registers
    if(HAL_I2C_Mem_Read(as5600->hi2c, as5600->addr, AS5600_REGISTER_ANGLE_HIGH, 1, data, 2, 100) != HAL_OK) {
 8001232:	2202      	movs	r2, #2
int AS5600_ReadAngle(AS5600_HandleTypeDef *as5600, uint16_t *angle) {
 8001234:	b086      	sub	sp, #24
    if(HAL_I2C_Mem_Read(as5600->hi2c, as5600->addr, AS5600_REGISTER_ANGLE_HIGH, 1, data, 2, 100) != HAL_OK) {
 8001236:	2464      	movs	r4, #100	@ 0x64
 8001238:	e9cd 2401 	strd	r2, r4, [sp, #4]
 800123c:	ab05      	add	r3, sp, #20
int AS5600_ReadAngle(AS5600_HandleTypeDef *as5600, uint16_t *angle) {
 800123e:	468c      	mov	ip, r1
    if(HAL_I2C_Mem_Read(as5600->hi2c, as5600->addr, AS5600_REGISTER_ANGLE_HIGH, 1, data, 2, 100) != HAL_OK) {
 8001240:	220e      	movs	r2, #14
 8001242:	7901      	ldrb	r1, [r0, #4]
 8001244:	6800      	ldr	r0, [r0, #0]
 8001246:	9300      	str	r3, [sp, #0]
 8001248:	2301      	movs	r3, #1
int AS5600_ReadAngle(AS5600_HandleTypeDef *as5600, uint16_t *angle) {
 800124a:	4664      	mov	r4, ip
    if(HAL_I2C_Mem_Read(as5600->hi2c, as5600->addr, AS5600_REGISTER_ANGLE_HIGH, 1, data, 2, 100) != HAL_OK) {
 800124c:	f001 f946 	bl	80024dc <HAL_I2C_Mem_Read>
 8001250:	b928      	cbnz	r0, 800125e <AS5600_ReadAngle+0x2e>
        return 1;
    }

    // Combine high and low bytes
    *angle = ((uint16_t)data[0] << 8) | data[1];
 8001252:	f8bd 3014 	ldrh.w	r3, [sp, #20]
 8001256:	ba5b      	rev16	r3, r3
 8001258:	8023      	strh	r3, [r4, #0]

    return 0;
}
 800125a:	b006      	add	sp, #24
 800125c:	bd10      	pop	{r4, pc}
        return 1;
 800125e:	2001      	movs	r0, #1
}
 8001260:	b006      	add	sp, #24
 8001262:	bd10      	pop	{r4, pc}

08001264 <CommandProtocol_SetCommandProcessor>:
#include "StepMotor.h"

static ProcessCommandFn CustomProcessCommand = NULL;

void CommandProtocol_SetCommandProcessor(ProcessCommandFn processFn) {
    CustomProcessCommand = processFn;
 8001264:	4b01      	ldr	r3, [pc, #4]	@ (800126c <CommandProtocol_SetCommandProcessor+0x8>)
 8001266:	6018      	str	r0, [r3, #0]
}
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	2000022c 	.word	0x2000022c

08001270 <CommandProtocol_Init>:

HAL_StatusTypeDef CommandProtocol_Init(CommandProtocol_Handle* handle, UART_HandleTypeDef* huart, uint32_t timeout) {
 8001270:	4603      	mov	r3, r0
 8001272:	4608      	mov	r0, r1
    if (handle == NULL || huart == NULL) {
 8001274:	b153      	cbz	r3, 800128c <CommandProtocol_Init+0x1c>
 8001276:	b149      	cbz	r1, 800128c <CommandProtocol_Init+0x1c>
        return HAL_ERROR;
    }

    handle->huart = huart;
	handle->timeout = timeout;
    handle->rxIndex = 0;
 8001278:	f44f 7180 	mov.w	r1, #256	@ 0x100
	handle->timeout = timeout;
 800127c:	e9c3 0200 	strd	r0, r2, [r3]
    handle->rxIndex = 0;
 8001280:	8759      	strh	r1, [r3, #58]	@ 0x3a
    handle->isInitialized = true;

    return HAL_UART_Receive_IT(handle->huart, &handle->rxBuffer[0], 1);
 8001282:	2201      	movs	r2, #1
 8001284:	f103 0108 	add.w	r1, r3, #8
 8001288:	f002 babe 	b.w	8003808 <HAL_UART_Receive_IT>
}
 800128c:	2001      	movs	r0, #1
 800128e:	4770      	bx	lr

08001290 <CommandProtocol_ProcessByte>:

HAL_StatusTypeDef CommandProtocol_ProcessByte(CommandProtocol_Handle* handle, uint8_t byte, char* dataArray) {
    if (!handle->isInitialized) {
 8001290:	f890 303b 	ldrb.w	r3, [r0, #59]	@ 0x3b
 8001294:	b31b      	cbz	r3, 80012de <CommandProtocol_ProcessByte+0x4e>
HAL_StatusTypeDef CommandProtocol_ProcessByte(CommandProtocol_Handle* handle, uint8_t byte, char* dataArray) {
 8001296:	b570      	push	{r4, r5, r6, lr}
        return HAL_ERROR;
    }

    if (handle->rxIndex < sizeof(handle->rxBuffer) - 1)
 8001298:	f890 303a 	ldrb.w	r3, [r0, #58]	@ 0x3a
 800129c:	2b30      	cmp	r3, #48	@ 0x30
 800129e:	4604      	mov	r4, r0
 80012a0:	d80a      	bhi.n	80012b8 <CommandProtocol_ProcessByte+0x28>
    {
        if (byte == '\n' || byte == '\r')
 80012a2:	290a      	cmp	r1, #10
 80012a4:	d00d      	beq.n	80012c2 <CommandProtocol_ProcessByte+0x32>
 80012a6:	290d      	cmp	r1, #13
 80012a8:	d00b      	beq.n	80012c2 <CommandProtocol_ProcessByte+0x32>

            handle->rxIndex = 0;
        }
        else
        {
            handle->rxBuffer[handle->rxIndex++] = byte;
 80012aa:	18c2      	adds	r2, r0, r3
 80012ac:	3301      	adds	r3, #1
 80012ae:	f880 303a 	strb.w	r3, [r0, #58]	@ 0x3a
 80012b2:	7211      	strb	r1, [r2, #8]
    }
    else
    {
        handle->rxIndex = 0;
    }
    return HAL_OK;
 80012b4:	2000      	movs	r0, #0
}
 80012b6:	bd70      	pop	{r4, r5, r6, pc}
        handle->rxIndex = 0;
 80012b8:	2300      	movs	r3, #0
 80012ba:	f880 303a 	strb.w	r3, [r0, #58]	@ 0x3a
    return HAL_OK;
 80012be:	2000      	movs	r0, #0
}
 80012c0:	bd70      	pop	{r4, r5, r6, pc}
            if (CustomProcessCommand != NULL)
 80012c2:	4908      	ldr	r1, [pc, #32]	@ (80012e4 <CommandProtocol_ProcessByte+0x54>)
            handle->rxBuffer[handle->rxIndex] = '\0';
 80012c4:	4423      	add	r3, r4
            if (CustomProcessCommand != NULL)
 80012c6:	680e      	ldr	r6, [r1, #0]
            handle->rxBuffer[handle->rxIndex] = '\0';
 80012c8:	2500      	movs	r5, #0
 80012ca:	721d      	strb	r5, [r3, #8]
            if (CustomProcessCommand != NULL)
 80012cc:	b12e      	cbz	r6, 80012da <CommandProtocol_ProcessByte+0x4a>
                CustomProcessCommand(handle, dataArray);
 80012ce:	4611      	mov	r1, r2
 80012d0:	4620      	mov	r0, r4
 80012d2:	47b0      	blx	r6
            handle->rxIndex = 0;
 80012d4:	f884 503a 	strb.w	r5, [r4, #58]	@ 0x3a
 80012d8:	e7f1      	b.n	80012be <CommandProtocol_ProcessByte+0x2e>
        return HAL_ERROR;
 80012da:	2001      	movs	r0, #1
}
 80012dc:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 80012de:	2001      	movs	r0, #1
}
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	2000022c 	.word	0x2000022c

080012e8 <CommandProtocol_SendResponse>:

HAL_StatusTypeDef CommandProtocol_SendResponse(CommandProtocol_Handle* handle, const char* response) {
    if (!handle->isInitialized || response == NULL) {
 80012e8:	f890 303b 	ldrb.w	r3, [r0, #59]	@ 0x3b
 80012ec:	b18b      	cbz	r3, 8001312 <CommandProtocol_SendResponse+0x2a>
HAL_StatusTypeDef CommandProtocol_SendResponse(CommandProtocol_Handle* handle, const char* response) {
 80012ee:	b570      	push	{r4, r5, r6, lr}
 80012f0:	460d      	mov	r5, r1
    if (!handle->isInitialized || response == NULL) {
 80012f2:	b161      	cbz	r1, 800130e <CommandProtocol_SendResponse+0x26>
        return HAL_ERROR;
    }

    return HAL_UART_Transmit(handle->huart, (uint8_t*)response, strlen(response),
 80012f4:	4604      	mov	r4, r0
 80012f6:	4608      	mov	r0, r1
 80012f8:	f7fe ffc2 	bl	8000280 <strlen>
 80012fc:	4602      	mov	r2, r0
 80012fe:	4629      	mov	r1, r5
 8001300:	e9d4 0300 	ldrd	r0, r3, [r4]
 8001304:	b292      	uxth	r2, r2
                            handle->timeout);
}
 8001306:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    return HAL_UART_Transmit(handle->huart, (uint8_t*)response, strlen(response),
 800130a:	f002 ba0f 	b.w	800372c <HAL_UART_Transmit>
}
 800130e:	2001      	movs	r0, #1
 8001310:	bd70      	pop	{r4, r5, r6, pc}
 8001312:	2001      	movs	r0, #1
 8001314:	4770      	bx	lr
 8001316:	bf00      	nop

08001318 <StepMotor_Init>:
 *      Author: omart
 */

#include "StepMotor.h"

HAL_StatusTypeDef StepMotor_Init(StepMotor* motor, TIM_HandleTypeDef* timer, uint32_t tim_channel, GPIO_TypeDef* gpio_port, uint16_t gpio_pin){
 8001318:	4684      	mov	ip, r0
 800131a:	4608      	mov	r0, r1
 800131c:	4611      	mov	r1, r2
 800131e:	f8bd 2000 	ldrh.w	r2, [sp]
	motor->timer = timer;
	motor->channel = tim_channel;
	motor->dir_gpio_port = gpio_port;
 8001322:	f8cc 3008 	str.w	r3, [ip, #8]
	motor->channel = tim_channel;
 8001326:	e9cc 0100 	strd	r0, r1, [ip]
	motor->dir_gpio_pin = gpio_pin;
 800132a:	f8ac 200c 	strh.w	r2, [ip, #12]

	return HAL_TIM_OC_Start(motor->timer, motor->channel);
 800132e:	f001 be9f 	b.w	8003070 <HAL_TIM_OC_Start>
 8001332:	bf00      	nop

08001334 <StepMotor_SetSpeedLUT>:
}

void StepMotor_SetSpeedLUT(StepMotor* motor, int16_t speed) {
 8001334:	b538      	push	{r3, r4, r5, lr}
	if (speed == 0)
 8001336:	1e0c      	subs	r4, r1, #0
void StepMotor_SetSpeedLUT(StepMotor* motor, int16_t speed) {
 8001338:	4605      	mov	r5, r0
	if (speed == 0)
 800133a:	d028      	beq.n	800138e <StepMotor_SetSpeedLUT+0x5a>
		return;
	}

	if (speed < 0)
	{
		HAL_GPIO_WritePin(motor->dir_gpio_port, motor->dir_gpio_pin, STEP_MOTOR_CW);
 800133c:	6880      	ldr	r0, [r0, #8]
 800133e:	89a9      	ldrh	r1, [r5, #12]
	if (speed < 0)
 8001340:	db1f      	blt.n	8001382 <StepMotor_SetSpeedLUT+0x4e>
		speed = -speed;
	}
	else
	{
		HAL_GPIO_WritePin(motor->dir_gpio_port, motor->dir_gpio_pin, STEP_MOTOR_CCW);
 8001342:	2201      	movs	r2, #1
 8001344:	f000 fea4 	bl	8002090 <HAL_GPIO_WritePin>
	else if (speed < MIN_LUT_SPEED)
	{
		speed = MIN_LUT_SPEED;
	}

	__HAL_TIM_SET_PRESCALER(motor->timer, LUT_PSC[speed - 1]);
 8001348:	2c01      	cmp	r4, #1
 800134a:	4621      	mov	r1, r4
 800134c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001350:	bfb8      	it	lt
 8001352:	2101      	movlt	r1, #1
 8001354:	4299      	cmp	r1, r3
 8001356:	bfa8      	it	ge
 8001358:	4619      	movge	r1, r3
 800135a:	682a      	ldr	r2, [r5, #0]
 800135c:	4c12      	ldr	r4, [pc, #72]	@ (80013a8 <StepMotor_SetSpeedLUT+0x74>)
	__HAL_TIM_SET_AUTORELOAD(motor->timer, LUT_ARR[speed - 1]);
 800135e:	4813      	ldr	r0, [pc, #76]	@ (80013ac <StepMotor_SetSpeedLUT+0x78>)
	__HAL_TIM_SET_PRESCALER(motor->timer, LUT_PSC[speed - 1]);
 8001360:	6813      	ldr	r3, [r2, #0]
 8001362:	3901      	subs	r1, #1
 8001364:	b209      	sxth	r1, r1
	__HAL_TIM_SET_AUTORELOAD(motor->timer, LUT_ARR[speed - 1]);
 8001366:	f830 0011 	ldrh.w	r0, [r0, r1, lsl #1]
	__HAL_TIM_SET_PRESCALER(motor->timer, LUT_PSC[speed - 1]);
 800136a:	f834 4011 	ldrh.w	r4, [r4, r1, lsl #1]
 800136e:	629c      	str	r4, [r3, #40]	@ 0x28

	motor->timer->Instance->CNT = 0;
 8001370:	2100      	movs	r1, #0
	__HAL_TIM_SET_AUTORELOAD(motor->timer, LUT_ARR[speed - 1]);
 8001372:	62d8      	str	r0, [r3, #44]	@ 0x2c
 8001374:	60d0      	str	r0, [r2, #12]
	motor->timer->Instance->CNT = 0;
 8001376:	6259      	str	r1, [r3, #36]	@ 0x24
	motor->timer->Instance->EGR |= TIM_EGR_UG;
 8001378:	695a      	ldr	r2, [r3, #20]
 800137a:	f042 0201 	orr.w	r2, r2, #1
 800137e:	615a      	str	r2, [r3, #20]
}
 8001380:	bd38      	pop	{r3, r4, r5, pc}
		HAL_GPIO_WritePin(motor->dir_gpio_port, motor->dir_gpio_pin, STEP_MOTOR_CW);
 8001382:	2200      	movs	r2, #0
 8001384:	f000 fe84 	bl	8002090 <HAL_GPIO_WritePin>
		speed = -speed;
 8001388:	4261      	negs	r1, r4
 800138a:	b20c      	sxth	r4, r1
 800138c:	e7dc      	b.n	8001348 <StepMotor_SetSpeedLUT+0x14>
		__HAL_TIM_SET_PRESCALER(motor->timer, 0xFFFF);
 800138e:	6801      	ldr	r1, [r0, #0]
 8001390:	680b      	ldr	r3, [r1, #0]
 8001392:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001396:	629a      	str	r2, [r3, #40]	@ 0x28
		__HAL_TIM_SET_AUTORELOAD(motor->timer, 0xFFFF);
 8001398:	62da      	str	r2, [r3, #44]	@ 0x2c
 800139a:	60ca      	str	r2, [r1, #12]
		motor->timer->Instance->CNT = 0;  // Optional: reset counter
 800139c:	625c      	str	r4, [r3, #36]	@ 0x24
		motor->timer->Instance->EGR |= TIM_EGR_UG;
 800139e:	695a      	ldr	r2, [r3, #20]
 80013a0:	f042 0201 	orr.w	r2, r2, #1
 80013a4:	615a      	str	r2, [r3, #20]
}
 80013a6:	bd38      	pop	{r3, r4, r5, pc}
 80013a8:	0800af68 	.word	0x0800af68
 80013ac:	08008858 	.word	0x08008858

080013b0 <DWT_Init>:
#include "Timing.h"

static uint32_t last_cycle = 0;

void DWT_Init(void) {
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;  // Enable DWT
 80013b0:	4908      	ldr	r1, [pc, #32]	@ (80013d4 <DWT_Init+0x24>)
    DWT->CYCCNT = 0;                                // Reset cycle counter
 80013b2:	4b09      	ldr	r3, [pc, #36]	@ (80013d8 <DWT_Init+0x28>)
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;  // Enable DWT
 80013b4:	f8d1 20fc 	ldr.w	r2, [r1, #252]	@ 0xfc
    DWT->CYCCNT = 0;                                // Reset cycle counter
 80013b8:	2000      	movs	r0, #0
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;  // Enable DWT
 80013ba:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 80013be:	f8c1 20fc 	str.w	r2, [r1, #252]	@ 0xfc
    DWT->CYCCNT = 0;                                // Reset cycle counter
 80013c2:	6058      	str	r0, [r3, #4]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;           // Start cycle counter
 80013c4:	681a      	ldr	r2, [r3, #0]
    last_cycle = DWT->CYCCNT;
 80013c6:	4905      	ldr	r1, [pc, #20]	@ (80013dc <DWT_Init+0x2c>)
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;           // Start cycle counter
 80013c8:	f042 0201 	orr.w	r2, r2, #1
 80013cc:	601a      	str	r2, [r3, #0]
    last_cycle = DWT->CYCCNT;
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	600b      	str	r3, [r1, #0]
}
 80013d2:	4770      	bx	lr
 80013d4:	e000ed00 	.word	0xe000ed00
 80013d8:	e0001000 	.word	0xe0001000
 80013dc:	20000230 	.word	0x20000230

080013e0 <DWT_GetDeltaTime>:

float DWT_GetDeltaTime(void) {
    uint32_t now_cycle = DWT->CYCCNT;
    uint32_t cycle_diff = now_cycle - last_cycle;
 80013e0:	4a08      	ldr	r2, [pc, #32]	@ (8001404 <DWT_GetDeltaTime+0x24>)
    uint32_t now_cycle = DWT->CYCCNT;
 80013e2:	4b09      	ldr	r3, [pc, #36]	@ (8001408 <DWT_GetDeltaTime+0x28>)
    last_cycle = now_cycle;
    return (float)cycle_diff / (float)SystemCoreClock;  // dt in seconds
 80013e4:	4809      	ldr	r0, [pc, #36]	@ (800140c <DWT_GetDeltaTime+0x2c>)
    uint32_t now_cycle = DWT->CYCCNT;
 80013e6:	6859      	ldr	r1, [r3, #4]
    uint32_t cycle_diff = now_cycle - last_cycle;
 80013e8:	6813      	ldr	r3, [r2, #0]
    return (float)cycle_diff / (float)SystemCoreClock;  // dt in seconds
 80013ea:	ed90 0a00 	vldr	s0, [r0]
    last_cycle = now_cycle;
 80013ee:	6011      	str	r1, [r2, #0]
    uint32_t cycle_diff = now_cycle - last_cycle;
 80013f0:	1acb      	subs	r3, r1, r3
    return (float)cycle_diff / (float)SystemCoreClock;  // dt in seconds
 80013f2:	ee07 3a90 	vmov	s15, r3
 80013f6:	eeb8 0a40 	vcvt.f32.u32	s0, s0
 80013fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
}
 80013fe:	ee87 0a80 	vdiv.f32	s0, s15, s0
 8001402:	4770      	bx	lr
 8001404:	20000230 	.word	0x20000230
 8001408:	e0001000 	.word	0xe0001000
 800140c:	2000003c 	.word	0x2000003c

08001410 <MyProcessCommand>:
/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}

/* USER CODE BEGIN 4 */
void MyProcessCommand(CommandProtocol_Handle* handle, char *dataArray) {
 8001410:	b530      	push	{r4, r5, lr}
    CommandID cmdId = handle->rxBuffer[0];
 8001412:	7a03      	ldrb	r3, [r0, #8]
    char response[50];

    switch(cmdId) {
 8001414:	2b42      	cmp	r3, #66	@ 0x42
void MyProcessCommand(CommandProtocol_Handle* handle, char *dataArray) {
 8001416:	b08f      	sub	sp, #60	@ 0x3c
 8001418:	4604      	mov	r4, r0
    switch(cmdId) {
 800141a:	d005      	beq.n	8001428 <MyProcessCommand+0x18>
 800141c:	2b46      	cmp	r3, #70	@ 0x46
 800141e:	d01b      	beq.n	8001458 <MyProcessCommand+0x48>
 8001420:	2b41      	cmp	r3, #65	@ 0x41
 8001422:	d00d      	beq.n	8001440 <MyProcessCommand+0x30>
				sprintf(response, "Frequency set to: %d\n", freq);
				CommandProtocol_SendResponse(handle, response);
            }
            break;
    }
}
 8001424:	b00f      	add	sp, #60	@ 0x3c
 8001426:	bd30      	pop	{r4, r5, pc}
            sprintf(response, "AS5600 Angle: %d\n", angle);
 8001428:	4b17      	ldr	r3, [pc, #92]	@ (8001488 <MyProcessCommand+0x78>)
 800142a:	4918      	ldr	r1, [pc, #96]	@ (800148c <MyProcessCommand+0x7c>)
 800142c:	881a      	ldrh	r2, [r3, #0]
 800142e:	a801      	add	r0, sp, #4
 8001430:	f003 fe48 	bl	80050c4 <siprintf>
            CommandProtocol_SendResponse(handle, response);
 8001434:	a901      	add	r1, sp, #4
 8001436:	4620      	mov	r0, r4
 8001438:	f7ff ff56 	bl	80012e8 <CommandProtocol_SendResponse>
}
 800143c:	b00f      	add	sp, #60	@ 0x3c
 800143e:	bd30      	pop	{r4, r5, pc}
            HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8001440:	4813      	ldr	r0, [pc, #76]	@ (8001490 <MyProcessCommand+0x80>)
 8001442:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001446:	f000 fe27 	bl	8002098 <HAL_GPIO_TogglePin>
            CommandProtocol_SendResponse(handle, "LED TOGGLED!\n");
 800144a:	4912      	ldr	r1, [pc, #72]	@ (8001494 <MyProcessCommand+0x84>)
 800144c:	4620      	mov	r0, r4
}
 800144e:	b00f      	add	sp, #60	@ 0x3c
 8001450:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
            CommandProtocol_SendResponse(handle, "LED TOGGLED!\n");
 8001454:	f7ff bf48 	b.w	80012e8 <CommandProtocol_SendResponse>
            if(handle->rxIndex > 1)
 8001458:	f890 303a 	ldrb.w	r3, [r0, #58]	@ 0x3a
 800145c:	2b01      	cmp	r3, #1
 800145e:	d9e1      	bls.n	8001424 <MyProcessCommand+0x14>
                uint16_t freq = atoi((const char*)&handle->rxBuffer[1]);
 8001460:	3009      	adds	r0, #9
 8001462:	f002 fe77 	bl	8004154 <atoi>
 8001466:	4605      	mov	r5, r0
				StepMotor_SetSpeedLUT(&l1_motor, freq);
 8001468:	b229      	sxth	r1, r5
 800146a:	480b      	ldr	r0, [pc, #44]	@ (8001498 <MyProcessCommand+0x88>)
 800146c:	f7ff ff62 	bl	8001334 <StepMotor_SetSpeedLUT>
				sprintf(response, "Frequency set to: %d\n", freq);
 8001470:	b2aa      	uxth	r2, r5
 8001472:	490a      	ldr	r1, [pc, #40]	@ (800149c <MyProcessCommand+0x8c>)
 8001474:	a801      	add	r0, sp, #4
 8001476:	f003 fe25 	bl	80050c4 <siprintf>
				CommandProtocol_SendResponse(handle, response);
 800147a:	a901      	add	r1, sp, #4
 800147c:	4620      	mov	r0, r4
 800147e:	f7ff ff33 	bl	80012e8 <CommandProtocol_SendResponse>
}
 8001482:	b00f      	add	sp, #60	@ 0x3c
 8001484:	bd30      	pop	{r4, r5, pc}
 8001486:	bf00      	nop
 8001488:	20000038 	.word	0x20000038
 800148c:	0800d688 	.word	0x0800d688
 8001490:	40020800 	.word	0x40020800
 8001494:	0800d678 	.word	0x0800d678
 8001498:	20000300 	.word	0x20000300
 800149c:	0800d69c 	.word	0x0800d69c

080014a0 <SystemClock_Config>:
{
 80014a0:	b510      	push	{r4, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014a2:	2300      	movs	r3, #0
{
 80014a4:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014a6:	e9cd 330a 	strd	r3, r3, [sp, #40]	@ 0x28
 80014aa:	e9cd 330c 	strd	r3, r3, [sp, #48]	@ 0x30
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014ae:	e9cd 3303 	strd	r3, r3, [sp, #12]
 80014b2:	e9cd 3305 	strd	r3, r3, [sp, #20]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014b6:	4920      	ldr	r1, [pc, #128]	@ (8001538 <SystemClock_Config+0x98>)
 80014b8:	9301      	str	r3, [sp, #4]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014ba:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014bc:	6c08      	ldr	r0, [r1, #64]	@ 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014be:	4a1f      	ldr	r2, [pc, #124]	@ (800153c <SystemClock_Config+0x9c>)
  __HAL_RCC_PWR_CLK_ENABLE();
 80014c0:	f040 5080 	orr.w	r0, r0, #268435456	@ 0x10000000
 80014c4:	6408      	str	r0, [r1, #64]	@ 0x40
 80014c6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80014c8:	f001 5180 	and.w	r1, r1, #268435456	@ 0x10000000
 80014cc:	9101      	str	r1, [sp, #4]
 80014ce:	9901      	ldr	r1, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014d0:	9302      	str	r3, [sp, #8]
 80014d2:	6813      	ldr	r3, [r2, #0]
 80014d4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80014d8:	6013      	str	r3, [r2, #0]
 80014da:	6813      	ldr	r3, [r2, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014dc:	2001      	movs	r0, #1
 80014de:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014e2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014e6:	e9cd 0108 	strd	r0, r1, [sp, #32]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014ea:	9302      	str	r3, [sp, #8]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014ec:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014f0:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014f2:	e9cd 410e 	strd	r4, r1, [sp, #56]	@ 0x38
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014f6:	9802      	ldr	r0, [sp, #8]
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014f8:	2104      	movs	r1, #4
 80014fa:	2002      	movs	r0, #2
 80014fc:	e9cd 0112 	strd	r0, r1, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLM = 12;
 8001500:	220c      	movs	r2, #12
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001502:	2360      	movs	r3, #96	@ 0x60
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001504:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLM = 12;
 8001506:	9210      	str	r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001508:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800150a:	f001 f9b5 	bl	8002878 <HAL_RCC_OscConfig>
 800150e:	b108      	cbz	r0, 8001514 <SystemClock_Config+0x74>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001510:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001512:	e7fe      	b.n	8001512 <SystemClock_Config+0x72>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001514:	210f      	movs	r1, #15
 8001516:	4603      	mov	r3, r0
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001518:	e9cd 1403 	strd	r1, r4, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800151c:	2280      	movs	r2, #128	@ 0x80
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800151e:	a803      	add	r0, sp, #12
 8001520:	2101      	movs	r1, #1
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001522:	e9cd 2305 	strd	r2, r3, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001526:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001528:	f001 fbbc 	bl	8002ca4 <HAL_RCC_ClockConfig>
 800152c:	b108      	cbz	r0, 8001532 <SystemClock_Config+0x92>
 800152e:	b672      	cpsid	i
  while (1)
 8001530:	e7fe      	b.n	8001530 <SystemClock_Config+0x90>
}
 8001532:	b014      	add	sp, #80	@ 0x50
 8001534:	bd10      	pop	{r4, pc}
 8001536:	bf00      	nop
 8001538:	40023800 	.word	0x40023800
 800153c:	40007000 	.word	0x40007000

08001540 <main>:
{
 8001540:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	CommandProtocol_SetCommandProcessor(MyProcessCommand);
 8001544:	48b8      	ldr	r0, [pc, #736]	@ (8001828 <main+0x2e8>)
  huart1.Instance = USART1;
 8001546:	4db9      	ldr	r5, [pc, #740]	@ (800182c <main+0x2ec>)
{
 8001548:	b09d      	sub	sp, #116	@ 0x74
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800154a:	2400      	movs	r4, #0
	CommandProtocol_SetCommandProcessor(MyProcessCommand);
 800154c:	f7ff fe8a 	bl	8001264 <CommandProtocol_SetCommandProcessor>
  HAL_Init();
 8001550:	f000 fbaa 	bl	8001ca8 <HAL_Init>
  SystemClock_Config();
 8001554:	f7ff ffa4 	bl	80014a0 <SystemClock_Config>
  DWT_Init();
 8001558:	f7ff ff2a 	bl	80013b0 <DWT_Init>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800155c:	e9cd 4414 	strd	r4, r4, [sp, #80]	@ 0x50
 8001560:	e9cd 4416 	strd	r4, r4, [sp, #88]	@ 0x58
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001564:	4bb2      	ldr	r3, [pc, #712]	@ (8001830 <main+0x2f0>)
 8001566:	9402      	str	r4, [sp, #8]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001568:	9418      	str	r4, [sp, #96]	@ 0x60
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800156a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800156c:	48b1      	ldr	r0, [pc, #708]	@ (8001834 <main+0x2f4>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800156e:	f042 0204 	orr.w	r2, r2, #4
 8001572:	631a      	str	r2, [r3, #48]	@ 0x30
 8001574:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001576:	f002 0204 	and.w	r2, r2, #4
 800157a:	9202      	str	r2, [sp, #8]
 800157c:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800157e:	9403      	str	r4, [sp, #12]
 8001580:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001582:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001586:	631a      	str	r2, [r3, #48]	@ 0x30
 8001588:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800158a:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 800158e:	9203      	str	r2, [sp, #12]
 8001590:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001592:	9404      	str	r4, [sp, #16]
 8001594:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001596:	f042 0201 	orr.w	r2, r2, #1
 800159a:	631a      	str	r2, [r3, #48]	@ 0x30
 800159c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800159e:	f002 0201 	and.w	r2, r2, #1
 80015a2:	9204      	str	r2, [sp, #16]
 80015a4:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015a6:	9405      	str	r4, [sp, #20]
 80015a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80015aa:	f042 0202 	orr.w	r2, r2, #2
 80015ae:	631a      	str	r2, [r3, #48]	@ 0x30
 80015b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015b2:	f003 0302 	and.w	r3, r3, #2
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80015b6:	4622      	mov	r2, r4
 80015b8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015bc:	9305      	str	r3, [sp, #20]
 80015be:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80015c0:	f000 fd66 	bl	8002090 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(M1_DIR_GPIO_Port, M1_DIR_Pin, GPIO_PIN_RESET);
 80015c4:	4622      	mov	r2, r4
 80015c6:	489c      	ldr	r0, [pc, #624]	@ (8001838 <main+0x2f8>)
 80015c8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80015cc:	f000 fd60 	bl	8002090 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(TEST_LED_GPIO_Port, TEST_LED_Pin, GPIO_PIN_RESET);
 80015d0:	4622      	mov	r2, r4
 80015d2:	489a      	ldr	r0, [pc, #616]	@ (800183c <main+0x2fc>)
 80015d4:	2108      	movs	r1, #8
 80015d6:	f000 fd5b 	bl	8002090 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015da:	2601      	movs	r6, #1
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80015dc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015e0:	4894      	ldr	r0, [pc, #592]	@ (8001834 <main+0x2f4>)
 80015e2:	a914      	add	r1, sp, #80	@ 0x50
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015e4:	e9cd 3614 	strd	r3, r6, [sp, #80]	@ 0x50
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e8:	e9cd 4416 	strd	r4, r4, [sp, #88]	@ 0x58
  GPIO_InitStruct.Pin = M1_DIR_Pin;
 80015ec:	f44f 6700 	mov.w	r7, #2048	@ 0x800
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015f0:	f000 fc58 	bl	8001ea4 <HAL_GPIO_Init>
  HAL_GPIO_Init(M1_DIR_GPIO_Port, &GPIO_InitStruct);
 80015f4:	4890      	ldr	r0, [pc, #576]	@ (8001838 <main+0x2f8>)
 80015f6:	a914      	add	r1, sp, #80	@ 0x50
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015f8:	e9cd 7614 	strd	r7, r6, [sp, #80]	@ 0x50
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015fc:	e9cd 4416 	strd	r4, r4, [sp, #88]	@ 0x58
  HAL_GPIO_Init(M1_DIR_GPIO_Port, &GPIO_InitStruct);
 8001600:	f000 fc50 	bl	8001ea4 <HAL_GPIO_Init>
  HAL_GPIO_Init(TEST_LED_GPIO_Port, &GPIO_InitStruct);
 8001604:	488d      	ldr	r0, [pc, #564]	@ (800183c <main+0x2fc>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001606:	9615      	str	r6, [sp, #84]	@ 0x54
  HAL_GPIO_Init(TEST_LED_GPIO_Port, &GPIO_InitStruct);
 8001608:	a914      	add	r1, sp, #80	@ 0x50
  GPIO_InitStruct.Pin = TEST_LED_Pin;
 800160a:	2608      	movs	r6, #8
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800160c:	e9cd 4416 	strd	r4, r4, [sp, #88]	@ 0x58
  GPIO_InitStruct.Pin = TEST_LED_Pin;
 8001610:	9614      	str	r6, [sp, #80]	@ 0x50
  HAL_GPIO_Init(TEST_LED_GPIO_Port, &GPIO_InitStruct);
 8001612:	f000 fc47 	bl	8001ea4 <HAL_GPIO_Init>
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001616:	e9c5 4402 	strd	r4, r4, [r5, #8]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800161a:	e9c5 4406 	strd	r4, r4, [r5, #24]
  huart1.Init.Parity = UART_PARITY_NONE;
 800161e:	612c      	str	r4, [r5, #16]
  huart1.Init.BaudRate = 115200;
 8001620:	4c87      	ldr	r4, [pc, #540]	@ (8001840 <main+0x300>)
 8001622:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8001626:	e9c5 4300 	strd	r4, r3, [r5]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800162a:	4628      	mov	r0, r5
  huart1.Init.Mode = UART_MODE_TX_RX;
 800162c:	230c      	movs	r3, #12
 800162e:	616b      	str	r3, [r5, #20]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001630:	f001 ffea 	bl	8003608 <HAL_UART_Init>
 8001634:	b108      	cbz	r0, 800163a <main+0xfa>
 8001636:	b672      	cpsid	i
  while (1)
 8001638:	e7fe      	b.n	8001638 <main+0xf8>
  hi2c1.Instance = I2C1;
 800163a:	f8df 8244 	ldr.w	r8, [pc, #580]	@ 8001880 <main+0x340>
  hi2c1.Init.ClockSpeed = 400000;
 800163e:	4b81      	ldr	r3, [pc, #516]	@ (8001844 <main+0x304>)
  hi2c1.Init.OwnAddress1 = 0;
 8001640:	e9c8 0002 	strd	r0, r0, [r8, #8]
  hi2c1.Init.OwnAddress2 = 0;
 8001644:	e9c8 0005 	strd	r0, r0, [r8, #20]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001648:	e9c8 0007 	strd	r0, r0, [r8, #28]
  hi2c1.Init.ClockSpeed = 400000;
 800164c:	487e      	ldr	r0, [pc, #504]	@ (8001848 <main+0x308>)
 800164e:	e9c8 0300 	strd	r0, r3, [r8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001652:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001656:	4640      	mov	r0, r8
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001658:	f8c8 3010 	str.w	r3, [r8, #16]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800165c:	f000 fe76 	bl	800234c <HAL_I2C_Init>
 8001660:	4604      	mov	r4, r0
 8001662:	b108      	cbz	r0, 8001668 <main+0x128>
 8001664:	b672      	cpsid	i
  while (1)
 8001666:	e7fe      	b.n	8001666 <main+0x126>
  htim1.Instance = TIM1;
 8001668:	f8df 9218 	ldr.w	r9, [pc, #536]	@ 8001884 <main+0x344>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800166c:	9008      	str	r0, [sp, #32]
 800166e:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001672:	e9cd 000d 	strd	r0, r0, [sp, #52]	@ 0x34
 8001676:	e9cd 000f 	strd	r0, r0, [sp, #60]	@ 0x3c
 800167a:	e9cd 0011 	strd	r0, r0, [sp, #68]	@ 0x44
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800167e:	9006      	str	r0, [sp, #24]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001680:	900c      	str	r0, [sp, #48]	@ 0x30
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001682:	900b      	str	r0, [sp, #44]	@ 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001684:	9007      	str	r0, [sp, #28]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001686:	4601      	mov	r1, r0
 8001688:	2220      	movs	r2, #32
 800168a:	a814      	add	r0, sp, #80	@ 0x50
 800168c:	f003 fd7d 	bl	800518a <memset>
  htim1.Instance = TIM1;
 8001690:	4b6e      	ldr	r3, [pc, #440]	@ (800184c <main+0x30c>)
 8001692:	f8c9 3000 	str.w	r3, [r9]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001696:	e9c9 4401 	strd	r4, r4, [r9, #4]
  htim1.Init.RepetitionCounter = 0;
 800169a:	e9c9 4404 	strd	r4, r4, [r9, #16]
  htim1.Init.Period = 4999;
 800169e:	f241 3387 	movw	r3, #4999	@ 0x1387
  htim1.Init.RepetitionCounter = 0;
 80016a2:	2480      	movs	r4, #128	@ 0x80
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80016a4:	4648      	mov	r0, r9
  htim1.Init.Period = 4999;
 80016a6:	f8c9 300c 	str.w	r3, [r9, #12]
  htim1.Init.RepetitionCounter = 0;
 80016aa:	f8c9 4018 	str.w	r4, [r9, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80016ae:	f001 fbb7 	bl	8002e20 <HAL_TIM_Base_Init>
 80016b2:	b108      	cbz	r0, 80016b8 <main+0x178>
 80016b4:	b672      	cpsid	i
  while (1)
 80016b6:	e7fe      	b.n	80016b6 <main+0x176>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016b8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80016bc:	a908      	add	r1, sp, #32
 80016be:	4648      	mov	r0, r9
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016c0:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80016c2:	f001 fded 	bl	80032a0 <HAL_TIM_ConfigClockSource>
 80016c6:	b108      	cbz	r0, 80016cc <main+0x18c>
 80016c8:	b672      	cpsid	i
  while (1)
 80016ca:	e7fe      	b.n	80016ca <main+0x18a>
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 80016cc:	4648      	mov	r0, r9
 80016ce:	f001 fc55 	bl	8002f7c <HAL_TIM_OC_Init>
 80016d2:	b108      	cbz	r0, 80016d8 <main+0x198>
 80016d4:	b672      	cpsid	i
  while (1)
 80016d6:	e7fe      	b.n	80016d6 <main+0x196>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016d8:	f04f 0a00 	mov.w	sl, #0
 80016dc:	f04f 0b00 	mov.w	fp, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80016e0:	a906      	add	r1, sp, #24
 80016e2:	4648      	mov	r0, r9
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016e4:	e9cd ab06 	strd	sl, fp, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80016e8:	f001 ff28 	bl	800353c <HAL_TIMEx_MasterConfigSynchronization>
 80016ec:	b108      	cbz	r0, 80016f2 <main+0x1b2>
 80016ee:	b672      	cpsid	i
  while (1)
 80016f0:	e7fe      	b.n	80016f0 <main+0x1b0>
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 80016f2:	2330      	movs	r3, #48	@ 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016f4:	e9cd 000d 	strd	r0, r0, [sp, #52]	@ 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80016f8:	900f      	str	r0, [sp, #60]	@ 0x3c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80016fa:	9012      	str	r0, [sp, #72]	@ 0x48
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80016fc:	a90c      	add	r1, sp, #48	@ 0x30
 80016fe:	4632      	mov	r2, r6
 8001700:	4648      	mov	r0, r9
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8001702:	930c      	str	r3, [sp, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001704:	e9cd ab10 	strd	sl, fp, [sp, #64]	@ 0x40
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001708:	f001 fd0e 	bl	8003128 <HAL_TIM_OC_ConfigChannel>
 800170c:	4603      	mov	r3, r0
 800170e:	b108      	cbz	r0, 8001714 <main+0x1d4>
 8001710:	b672      	cpsid	i
  while (1)
 8001712:	e7fe      	b.n	8001712 <main+0x1d2>
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_3);
 8001714:	f8d9 c000 	ldr.w	ip, [r9]
 8001718:	f8dc 201c 	ldr.w	r2, [ip, #28]
 800171c:	f042 0208 	orr.w	r2, r2, #8
 8001720:	f8cc 201c 	str.w	r2, [ip, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001724:	a914      	add	r1, sp, #80	@ 0x50
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001726:	e9cd 3314 	strd	r3, r3, [sp, #80]	@ 0x50
  sBreakDeadTimeConfig.DeadTime = 0;
 800172a:	e9cd 3316 	strd	r3, r3, [sp, #88]	@ 0x58
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800172e:	931b      	str	r3, [sp, #108]	@ 0x6c
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001730:	2200      	movs	r2, #0
 8001732:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001736:	4648      	mov	r0, r9
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001738:	e9cd 2318 	strd	r2, r3, [sp, #96]	@ 0x60
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800173c:	f001 ff36 	bl	80035ac <HAL_TIMEx_ConfigBreakDeadTime>
 8001740:	4683      	mov	fp, r0
 8001742:	b108      	cbz	r0, 8001748 <main+0x208>
 8001744:	b672      	cpsid	i
  while (1)
 8001746:	e7fe      	b.n	8001746 <main+0x206>
  HAL_TIM_MspPostInit(&htim1);
 8001748:	4648      	mov	r0, r9
 800174a:	f000 f965 	bl	8001a18 <HAL_TIM_MspPostInit>
  htim11.Instance = TIM11;
 800174e:	f8df a138 	ldr.w	sl, [pc, #312]	@ 8001888 <main+0x348>
  htim11.Init.Prescaler = 1000-1;
 8001752:	4a3f      	ldr	r2, [pc, #252]	@ (8001850 <main+0x310>)
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001754:	f8ca b008 	str.w	fp, [sl, #8]
  htim11.Init.Prescaler = 1000-1;
 8001758:	f240 33e7 	movw	r3, #999	@ 0x3e7
 800175c:	e9ca 2300 	strd	r2, r3, [sl]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001760:	4650      	mov	r0, sl
  htim11.Init.Period = 500-1;
 8001762:	f240 13f3 	movw	r3, #499	@ 0x1f3
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001766:	f8ca b010 	str.w	fp, [sl, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800176a:	f8ca 4018 	str.w	r4, [sl, #24]
  htim11.Init.Period = 500-1;
 800176e:	f8ca 300c 	str.w	r3, [sl, #12]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001772:	f001 fb55 	bl	8002e20 <HAL_TIM_Base_Init>
 8001776:	4683      	mov	fp, r0
 8001778:	b108      	cbz	r0, 800177e <main+0x23e>
 800177a:	b672      	cpsid	i
  while (1)
 800177c:	e7fe      	b.n	800177c <main+0x23c>
  HAL_TIM_Base_Start_IT(&htim11); // Start controller timer
 800177e:	4650      	mov	r0, sl
 8001780:	f001 fbc8 	bl	8002f14 <HAL_TIM_Base_Start_IT>
  statusCheck = CommandProtocol_Init(&cmdHandle, &huart1, 100);
 8001784:	4629      	mov	r1, r5
 8001786:	2264      	movs	r2, #100	@ 0x64
 8001788:	4832      	ldr	r0, [pc, #200]	@ (8001854 <main+0x314>)
 800178a:	4c33      	ldr	r4, [pc, #204]	@ (8001858 <main+0x318>)
 800178c:	4d33      	ldr	r5, [pc, #204]	@ (800185c <main+0x31c>)
 800178e:	f7ff fd6f 	bl	8001270 <CommandProtocol_Init>
  statusCheck = AS5600_Init(&as5600, &hi2c1);
 8001792:	4641      	mov	r1, r8
  statusCheck = CommandProtocol_Init(&cmdHandle, &huart1, 100);
 8001794:	6020      	str	r0, [r4, #0]
  statusCheck = AS5600_Init(&as5600, &hi2c1);
 8001796:	4832      	ldr	r0, [pc, #200]	@ (8001860 <main+0x320>)
 8001798:	f8df 80f0 	ldr.w	r8, [pc, #240]	@ 800188c <main+0x34c>
 800179c:	f7ff fd26 	bl	80011ec <AS5600_Init>
  statusCheck = StepMotor_Init(&l1_motor, &htim1, TIM_CHANNEL_3, M1_DIR_GPIO_Port, M1_DIR_Pin);
 80017a0:	4632      	mov	r2, r6
 80017a2:	9700      	str	r7, [sp, #0]
 80017a4:	4b24      	ldr	r3, [pc, #144]	@ (8001838 <main+0x2f8>)
  statusCheck = AS5600_Init(&as5600, &hi2c1);
 80017a6:	6020      	str	r0, [r4, #0]
  statusCheck = StepMotor_Init(&l1_motor, &htim1, TIM_CHANNEL_3, M1_DIR_GPIO_Port, M1_DIR_Pin);
 80017a8:	4649      	mov	r1, r9
 80017aa:	482e      	ldr	r0, [pc, #184]	@ (8001864 <main+0x324>)
 80017ac:	4f2e      	ldr	r7, [pc, #184]	@ (8001868 <main+0x328>)
 80017ae:	4e2f      	ldr	r6, [pc, #188]	@ (800186c <main+0x32c>)
 80017b0:	f7ff fdb2 	bl	8001318 <StepMotor_Init>
  StepMotor_SetSpeedLUT(&l1_motor, 0); // Motor not moving initially
 80017b4:	4659      	mov	r1, fp
  statusCheck = StepMotor_Init(&l1_motor, &htim1, TIM_CHANNEL_3, M1_DIR_GPIO_Port, M1_DIR_Pin);
 80017b6:	4603      	mov	r3, r0
  StepMotor_SetSpeedLUT(&l1_motor, 0); // Motor not moving initially
 80017b8:	482a      	ldr	r0, [pc, #168]	@ (8001864 <main+0x324>)
  statusCheck = StepMotor_Init(&l1_motor, &htim1, TIM_CHANNEL_3, M1_DIR_GPIO_Port, M1_DIR_Pin);
 80017ba:	6023      	str	r3, [r4, #0]
  StepMotor_SetSpeedLUT(&l1_motor, 0); // Motor not moving initially
 80017bc:	f7ff fdba 	bl	8001334 <StepMotor_SetSpeedLUT>
  MultivariablePID_Init(&pidObj, Kp, Ki, Kd);
 80017c0:	4b2b      	ldr	r3, [pc, #172]	@ (8001870 <main+0x330>)
 80017c2:	4a2c      	ldr	r2, [pc, #176]	@ (8001874 <main+0x334>)
 80017c4:	492c      	ldr	r1, [pc, #176]	@ (8001878 <main+0x338>)
 80017c6:	4825      	ldr	r0, [pc, #148]	@ (800185c <main+0x31c>)
 80017c8:	f7ff fc14 	bl	8000ff4 <MultivariablePID_Init>
 80017cc:	e00c      	b.n	80017e8 <main+0x2a8>
		  CommandProtocol_SendResponse(&cmdHandle, "AS5600 reading gone wrong!\n");
 80017ce:	4821      	ldr	r0, [pc, #132]	@ (8001854 <main+0x314>)
 80017d0:	f7ff fd8a 	bl	80012e8 <CommandProtocol_SendResponse>
	StepMotor_SetSpeedLUT(motor, pidObj.output_data[0]);
 80017d4:	edd5 7a16 	vldr	s15, [r5, #88]	@ 0x58
 80017d8:	4822      	ldr	r0, [pc, #136]	@ (8001864 <main+0x324>)
 80017da:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017de:	ee17 3a90 	vmov	r3, s15
 80017e2:	b219      	sxth	r1, r3
 80017e4:	f7ff fda6 	bl	8001334 <StepMotor_SetSpeedLUT>
	  if(globalControllerFlag)
 80017e8:	f898 3000 	ldrb.w	r3, [r8]
 80017ec:	b97b      	cbnz	r3, 800180e <main+0x2ce>
	  statusCheck = AS5600_ReadAngle(&as5600, &angle);
 80017ee:	4639      	mov	r1, r7
 80017f0:	481b      	ldr	r0, [pc, #108]	@ (8001860 <main+0x320>)
 80017f2:	f7ff fd1d 	bl	8001230 <AS5600_ReadAngle>
		  CommandProtocol_SendResponse(&cmdHandle, "AS5600 reading gone wrong!\n");
 80017f6:	4921      	ldr	r1, [pc, #132]	@ (800187c <main+0x33c>)
	  statusCheck = AS5600_ReadAngle(&as5600, &angle);
 80017f8:	6020      	str	r0, [r4, #0]
	  if (statusCheck != HAL_OK)
 80017fa:	2800      	cmp	r0, #0
 80017fc:	d1e7      	bne.n	80017ce <main+0x28e>
		  q_meas[0] = (float)angle;
 80017fe:	883b      	ldrh	r3, [r7, #0]
 8001800:	ee07 3a90 	vmov	s15, r3
 8001804:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001808:	edc6 7a00 	vstr	s15, [r6]
 800180c:	e7e2      	b.n	80017d4 <main+0x294>
		  globalControllerFlag = 0;
 800180e:	2300      	movs	r3, #0
 8001810:	f888 3000 	strb.w	r3, [r8]
		  float controller_dt = DWT_GetDeltaTime();
 8001814:	f7ff fde4 	bl	80013e0 <DWT_GetDeltaTime>
		  MultivariablePID_Compute(&pidObj, q_meas);
 8001818:	4631      	mov	r1, r6
 800181a:	4628      	mov	r0, r5
		  pidObj.dt = (float32_t)controller_dt;
 800181c:	ed85 0a32 	vstr	s0, [r5, #200]	@ 0xc8
		  MultivariablePID_Compute(&pidObj, q_meas);
 8001820:	f7ff fc7e 	bl	8001120 <MultivariablePID_Compute>
 8001824:	e7e3      	b.n	80017ee <main+0x2ae>
 8001826:	bf00      	nop
 8001828:	08001411 	.word	0x08001411
 800182c:	20000390 	.word	0x20000390
 8001830:	40023800 	.word	0x40023800
 8001834:	40020800 	.word	0x40020800
 8001838:	40020000 	.word	0x40020000
 800183c:	40020400 	.word	0x40020400
 8001840:	40011000 	.word	0x40011000
 8001844:	00061a80 	.word	0x00061a80
 8001848:	40005400 	.word	0x40005400
 800184c:	40010000 	.word	0x40010000
 8001850:	40014800 	.word	0x40014800
 8001854:	20000318 	.word	0x20000318
 8001858:	20000354 	.word	0x20000354
 800185c:	20000234 	.word	0x20000234
 8001860:	20000310 	.word	0x20000310
 8001864:	20000300 	.word	0x20000300
 8001868:	20000038 	.word	0x20000038
 800186c:	20000000 	.word	0x20000000
 8001870:	20000008 	.word	0x20000008
 8001874:	20000018 	.word	0x20000018
 8001878:	20000028 	.word	0x20000028
 800187c:	0800d6b4 	.word	0x0800d6b4
 8001880:	20000468 	.word	0x20000468
 8001884:	20000420 	.word	0x20000420
 8001888:	200003d8 	.word	0x200003d8
 800188c:	20000358 	.word	0x20000358

08001890 <HAL_UART_RxCpltCallback>:
{
 8001890:	b538      	push	{r3, r4, r5, lr}
	if (huart == cmdHandle.huart) {
 8001892:	4c0b      	ldr	r4, [pc, #44]	@ (80018c0 <HAL_UART_RxCpltCallback+0x30>)
 8001894:	6825      	ldr	r5, [r4, #0]
 8001896:	4285      	cmp	r5, r0
 8001898:	d000      	beq.n	800189c <HAL_UART_RxCpltCallback+0xc>
}
 800189a:	bd38      	pop	{r3, r4, r5, pc}
		uint8_t receivedByte = cmdHandle.rxBuffer[cmdHandle.rxIndex];
 800189c:	f894 303a 	ldrb.w	r3, [r4, #58]	@ 0x3a
		CommandProtocol_ProcessByte(&cmdHandle, receivedByte, globalDataArray);
 80018a0:	4a08      	ldr	r2, [pc, #32]	@ (80018c4 <HAL_UART_RxCpltCallback+0x34>)
		uint8_t receivedByte = cmdHandle.rxBuffer[cmdHandle.rxIndex];
 80018a2:	4423      	add	r3, r4
		CommandProtocol_ProcessByte(&cmdHandle, receivedByte, globalDataArray);
 80018a4:	4620      	mov	r0, r4
 80018a6:	7a19      	ldrb	r1, [r3, #8]
 80018a8:	f7ff fcf2 	bl	8001290 <CommandProtocol_ProcessByte>
		HAL_UART_Receive_IT(huart, &cmdHandle.rxBuffer[cmdHandle.rxIndex], 1);
 80018ac:	f894 103a 	ldrb.w	r1, [r4, #58]	@ 0x3a
 80018b0:	3108      	adds	r1, #8
 80018b2:	4421      	add	r1, r4
 80018b4:	4628      	mov	r0, r5
 80018b6:	2201      	movs	r2, #1
}
 80018b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		HAL_UART_Receive_IT(huart, &cmdHandle.rxBuffer[cmdHandle.rxIndex], 1);
 80018bc:	f001 bfa4 	b.w	8003808 <HAL_UART_Receive_IT>
 80018c0:	20000318 	.word	0x20000318
 80018c4:	2000035c 	.word	0x2000035c

080018c8 <HAL_TIM_PeriodElapsedCallback>:
{
 80018c8:	b508      	push	{r3, lr}
    if (htim->Instance == TIM11) // Controller timer
 80018ca:	6802      	ldr	r2, [r0, #0]
 80018cc:	4b06      	ldr	r3, [pc, #24]	@ (80018e8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80018ce:	429a      	cmp	r2, r3
 80018d0:	d000      	beq.n	80018d4 <HAL_TIM_PeriodElapsedCallback+0xc>
}
 80018d2:	bd08      	pop	{r3, pc}
    	statusCheck = AS5600_ReadAngle(&as5600, &angle);
 80018d4:	4905      	ldr	r1, [pc, #20]	@ (80018ec <HAL_TIM_PeriodElapsedCallback+0x24>)
 80018d6:	4806      	ldr	r0, [pc, #24]	@ (80018f0 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80018d8:	f7ff fcaa 	bl	8001230 <AS5600_ReadAngle>
    	globalControllerFlag = 1;
 80018dc:	4b05      	ldr	r3, [pc, #20]	@ (80018f4 <HAL_TIM_PeriodElapsedCallback+0x2c>)
    	statusCheck = AS5600_ReadAngle(&as5600, &angle);
 80018de:	4906      	ldr	r1, [pc, #24]	@ (80018f8 <HAL_TIM_PeriodElapsedCallback+0x30>)
    	globalControllerFlag = 1;
 80018e0:	2201      	movs	r2, #1
 80018e2:	701a      	strb	r2, [r3, #0]
    	statusCheck = AS5600_ReadAngle(&as5600, &angle);
 80018e4:	6008      	str	r0, [r1, #0]
}
 80018e6:	bd08      	pop	{r3, pc}
 80018e8:	40014800 	.word	0x40014800
 80018ec:	20000038 	.word	0x20000038
 80018f0:	20000310 	.word	0x20000310
 80018f4:	20000358 	.word	0x20000358
 80018f8:	20000354 	.word	0x20000354

080018fc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018fc:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018fe:	4b0c      	ldr	r3, [pc, #48]	@ (8001930 <HAL_MspInit+0x34>)
 8001900:	2100      	movs	r1, #0
 8001902:	9100      	str	r1, [sp, #0]
 8001904:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001906:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800190a:	645a      	str	r2, [r3, #68]	@ 0x44
 800190c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800190e:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8001912:	9200      	str	r2, [sp, #0]
 8001914:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001916:	9101      	str	r1, [sp, #4]
 8001918:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800191a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800191e:	641a      	str	r2, [r3, #64]	@ 0x40
 8001920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001922:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001926:	9301      	str	r3, [sp, #4]
 8001928:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800192a:	b002      	add	sp, #8
 800192c:	4770      	bx	lr
 800192e:	bf00      	nop
 8001930:	40023800 	.word	0x40023800

08001934 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001934:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hi2c->Instance==I2C1)
 8001936:	4b19      	ldr	r3, [pc, #100]	@ (800199c <HAL_I2C_MspInit+0x68>)
 8001938:	6802      	ldr	r2, [r0, #0]
{
 800193a:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800193c:	2400      	movs	r4, #0
  if(hi2c->Instance==I2C1)
 800193e:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001940:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8001944:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8001948:	9406      	str	r4, [sp, #24]
  if(hi2c->Instance==I2C1)
 800194a:	d001      	beq.n	8001950 <HAL_I2C_MspInit+0x1c>

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 800194c:	b009      	add	sp, #36	@ 0x24
 800194e:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001950:	4d13      	ldr	r5, [pc, #76]	@ (80019a0 <HAL_I2C_MspInit+0x6c>)
 8001952:	9400      	str	r4, [sp, #0]
 8001954:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001956:	4813      	ldr	r0, [pc, #76]	@ (80019a4 <HAL_I2C_MspInit+0x70>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001958:	f043 0302 	orr.w	r3, r3, #2
 800195c:	632b      	str	r3, [r5, #48]	@ 0x30
 800195e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8001960:	f003 0302 	and.w	r3, r3, #2
 8001964:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001966:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800196a:	2312      	movs	r3, #18
 800196c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001970:	2201      	movs	r2, #1
 8001972:	2303      	movs	r3, #3
 8001974:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001978:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800197a:	2304      	movs	r3, #4
 800197c:	9306      	str	r3, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800197e:	9a00      	ldr	r2, [sp, #0]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001980:	f000 fa90 	bl	8001ea4 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001984:	9401      	str	r4, [sp, #4]
 8001986:	6c2b      	ldr	r3, [r5, #64]	@ 0x40
 8001988:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800198c:	642b      	str	r3, [r5, #64]	@ 0x40
 800198e:	6c2b      	ldr	r3, [r5, #64]	@ 0x40
 8001990:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001994:	9301      	str	r3, [sp, #4]
 8001996:	9b01      	ldr	r3, [sp, #4]
}
 8001998:	b009      	add	sp, #36	@ 0x24
 800199a:	bd30      	pop	{r4, r5, pc}
 800199c:	40005400 	.word	0x40005400
 80019a0:	40023800 	.word	0x40023800
 80019a4:	40020400 	.word	0x40020400

080019a8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80019a8:	b500      	push	{lr}
  if(htim_base->Instance==TIM1)
 80019aa:	4a18      	ldr	r2, [pc, #96]	@ (8001a0c <HAL_TIM_Base_MspInit+0x64>)
 80019ac:	6803      	ldr	r3, [r0, #0]
 80019ae:	4293      	cmp	r3, r2
{
 80019b0:	b083      	sub	sp, #12
  if(htim_base->Instance==TIM1)
 80019b2:	d005      	beq.n	80019c0 <HAL_TIM_Base_MspInit+0x18>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM11)
 80019b4:	4a16      	ldr	r2, [pc, #88]	@ (8001a10 <HAL_TIM_Base_MspInit+0x68>)
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d018      	beq.n	80019ec <HAL_TIM_Base_MspInit+0x44>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 80019ba:	b003      	add	sp, #12
 80019bc:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM1_CLK_ENABLE();
 80019c0:	4b14      	ldr	r3, [pc, #80]	@ (8001a14 <HAL_TIM_Base_MspInit+0x6c>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	9200      	str	r2, [sp, #0]
 80019c6:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 80019c8:	f041 0101 	orr.w	r1, r1, #1
 80019cc:	6459      	str	r1, [r3, #68]	@ 0x44
 80019ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019d0:	f003 0301 	and.w	r3, r3, #1
 80019d4:	9300      	str	r3, [sp, #0]
 80019d6:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80019d8:	201a      	movs	r0, #26
 80019da:	4611      	mov	r1, r2
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80019dc:	f000 f9a2 	bl	8001d24 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80019e0:	201a      	movs	r0, #26
}
 80019e2:	b003      	add	sp, #12
 80019e4:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80019e8:	f000 b9d8 	b.w	8001d9c <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM11_CLK_ENABLE();
 80019ec:	4b09      	ldr	r3, [pc, #36]	@ (8001a14 <HAL_TIM_Base_MspInit+0x6c>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	9201      	str	r2, [sp, #4]
 80019f2:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 80019f4:	f441 2180 	orr.w	r1, r1, #262144	@ 0x40000
 80019f8:	6459      	str	r1, [r3, #68]	@ 0x44
 80019fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019fc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001a00:	9301      	str	r3, [sp, #4]
 8001a02:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8001a04:	201a      	movs	r0, #26
 8001a06:	4611      	mov	r1, r2
 8001a08:	e7e8      	b.n	80019dc <HAL_TIM_Base_MspInit+0x34>
 8001a0a:	bf00      	nop
 8001a0c:	40010000 	.word	0x40010000
 8001a10:	40014800 	.word	0x40014800
 8001a14:	40023800 	.word	0x40023800

08001a18 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001a18:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM1)
 8001a1a:	4a15      	ldr	r2, [pc, #84]	@ (8001a70 <HAL_TIM_MspPostInit+0x58>)
 8001a1c:	6801      	ldr	r1, [r0, #0]
{
 8001a1e:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a20:	2300      	movs	r3, #0
  if(htim->Instance==TIM1)
 8001a22:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a24:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8001a28:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8001a2c:	9306      	str	r3, [sp, #24]
  if(htim->Instance==TIM1)
 8001a2e:	d002      	beq.n	8001a36 <HAL_TIM_MspPostInit+0x1e>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001a30:	b009      	add	sp, #36	@ 0x24
 8001a32:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a36:	f502 329c 	add.w	r2, r2, #79872	@ 0x13800
 8001a3a:	9301      	str	r3, [sp, #4]
 8001a3c:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a3e:	480d      	ldr	r0, [pc, #52]	@ (8001a74 <HAL_TIM_MspPostInit+0x5c>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a40:	f043 0301 	orr.w	r3, r3, #1
 8001a44:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a46:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001a48:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 8001a68 <HAL_TIM_MspPostInit+0x50>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a4c:	f003 0301 	and.w	r3, r3, #1
 8001a50:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a52:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001a54:	2301      	movs	r3, #1
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001a56:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a5a:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001a5c:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a5e:	f000 fa21 	bl	8001ea4 <HAL_GPIO_Init>
}
 8001a62:	b009      	add	sp, #36	@ 0x24
 8001a64:	f85d fb04 	ldr.w	pc, [sp], #4
 8001a68:	00000400 	.word	0x00000400
 8001a6c:	00000002 	.word	0x00000002
 8001a70:	40010000 	.word	0x40010000
 8001a74:	40020000 	.word	0x40020000

08001a78 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a78:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(huart->Instance==USART1)
 8001a7a:	4b1c      	ldr	r3, [pc, #112]	@ (8001aec <HAL_UART_MspInit+0x74>)
 8001a7c:	6802      	ldr	r2, [r0, #0]
{
 8001a7e:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a80:	2400      	movs	r4, #0
  if(huart->Instance==USART1)
 8001a82:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a84:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8001a88:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8001a8c:	9406      	str	r4, [sp, #24]
  if(huart->Instance==USART1)
 8001a8e:	d001      	beq.n	8001a94 <HAL_UART_MspInit+0x1c>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001a90:	b009      	add	sp, #36	@ 0x24
 8001a92:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a94:	f503 3394 	add.w	r3, r3, #75776	@ 0x12800
 8001a98:	9400      	str	r4, [sp, #0]
 8001a9a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a9c:	4814      	ldr	r0, [pc, #80]	@ (8001af0 <HAL_UART_MspInit+0x78>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a9e:	f042 0210 	orr.w	r2, r2, #16
 8001aa2:	645a      	str	r2, [r3, #68]	@ 0x44
 8001aa4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001aa6:	f002 0210 	and.w	r2, r2, #16
 8001aaa:	9200      	str	r2, [sp, #0]
 8001aac:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aae:	9401      	str	r4, [sp, #4]
 8001ab0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001ab2:	f042 0202 	orr.w	r2, r2, #2
 8001ab6:	631a      	str	r2, [r3, #48]	@ 0x30
 8001ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aba:	f003 0302 	and.w	r3, r3, #2
 8001abe:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001ac0:	22c0      	movs	r2, #192	@ 0xc0
 8001ac2:	2302      	movs	r3, #2
 8001ac4:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ac8:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aca:	2307      	movs	r3, #7
 8001acc:	2203      	movs	r2, #3
 8001ace:	e9cd 2305 	strd	r2, r3, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ad2:	9d01      	ldr	r5, [sp, #4]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ad4:	f000 f9e6 	bl	8001ea4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001ad8:	4622      	mov	r2, r4
 8001ada:	4621      	mov	r1, r4
 8001adc:	2025      	movs	r0, #37	@ 0x25
 8001ade:	f000 f921 	bl	8001d24 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001ae2:	2025      	movs	r0, #37	@ 0x25
 8001ae4:	f000 f95a 	bl	8001d9c <HAL_NVIC_EnableIRQ>
}
 8001ae8:	b009      	add	sp, #36	@ 0x24
 8001aea:	bd30      	pop	{r4, r5, pc}
 8001aec:	40011000 	.word	0x40011000
 8001af0:	40020400 	.word	0x40020400

08001af4 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001af4:	e7fe      	b.n	8001af4 <NMI_Handler>
 8001af6:	bf00      	nop

08001af8 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001af8:	e7fe      	b.n	8001af8 <HardFault_Handler>
 8001afa:	bf00      	nop

08001afc <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001afc:	e7fe      	b.n	8001afc <MemManage_Handler>
 8001afe:	bf00      	nop

08001b00 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b00:	e7fe      	b.n	8001b00 <BusFault_Handler>
 8001b02:	bf00      	nop

08001b04 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b04:	e7fe      	b.n	8001b04 <UsageFault_Handler>
 8001b06:	bf00      	nop

08001b08 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b08:	4770      	bx	lr
 8001b0a:	bf00      	nop

08001b0c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8001b0c:	4770      	bx	lr
 8001b0e:	bf00      	nop

08001b10 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8001b10:	4770      	bx	lr
 8001b12:	bf00      	nop

08001b14 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b14:	f000 b8e2 	b.w	8001cdc <HAL_IncTick>

08001b18 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8001b18:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001b1a:	4804      	ldr	r0, [pc, #16]	@ (8001b2c <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8001b1c:	f001 fc72 	bl	8003404 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8001b20:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim11);
 8001b24:	4802      	ldr	r0, [pc, #8]	@ (8001b30 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8001b26:	f001 bc6d 	b.w	8003404 <HAL_TIM_IRQHandler>
 8001b2a:	bf00      	nop
 8001b2c:	20000420 	.word	0x20000420
 8001b30:	200003d8 	.word	0x200003d8

08001b34 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001b34:	4801      	ldr	r0, [pc, #4]	@ (8001b3c <USART1_IRQHandler+0x8>)
 8001b36:	f001 befd 	b.w	8003934 <HAL_UART_IRQHandler>
 8001b3a:	bf00      	nop
 8001b3c:	20000390 	.word	0x20000390

08001b40 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8001b40:	2001      	movs	r0, #1
 8001b42:	4770      	bx	lr

08001b44 <_kill>:

int _kill(int pid, int sig)
{
 8001b44:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b46:	f003 fb73 	bl	8005230 <__errno>
 8001b4a:	2316      	movs	r3, #22
 8001b4c:	6003      	str	r3, [r0, #0]
  return -1;
}
 8001b4e:	f04f 30ff 	mov.w	r0, #4294967295
 8001b52:	bd08      	pop	{r3, pc}

08001b54 <_exit>:

void _exit (int status)
{
 8001b54:	b508      	push	{r3, lr}
  errno = EINVAL;
 8001b56:	f003 fb6b 	bl	8005230 <__errno>
 8001b5a:	2316      	movs	r3, #22
 8001b5c:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 8001b5e:	e7fe      	b.n	8001b5e <_exit+0xa>

08001b60 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b60:	b570      	push	{r4, r5, r6, lr}
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b62:	1e16      	subs	r6, r2, #0
 8001b64:	dd07      	ble.n	8001b76 <_read+0x16>
 8001b66:	460c      	mov	r4, r1
 8001b68:	198d      	adds	r5, r1, r6
  {
    *ptr++ = __io_getchar();
 8001b6a:	f3af 8000 	nop.w
 8001b6e:	f804 0b01 	strb.w	r0, [r4], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b72:	42a5      	cmp	r5, r4
 8001b74:	d1f9      	bne.n	8001b6a <_read+0xa>
  }

  return len;
}
 8001b76:	4630      	mov	r0, r6
 8001b78:	bd70      	pop	{r4, r5, r6, pc}
 8001b7a:	bf00      	nop

08001b7c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b7c:	b570      	push	{r4, r5, r6, lr}
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b7e:	1e16      	subs	r6, r2, #0
 8001b80:	dd07      	ble.n	8001b92 <_write+0x16>
 8001b82:	460c      	mov	r4, r1
 8001b84:	198d      	adds	r5, r1, r6
  {
    __io_putchar(*ptr++);
 8001b86:	f814 0b01 	ldrb.w	r0, [r4], #1
 8001b8a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b8e:	42ac      	cmp	r4, r5
 8001b90:	d1f9      	bne.n	8001b86 <_write+0xa>
  }
  return len;
}
 8001b92:	4630      	mov	r0, r6
 8001b94:	bd70      	pop	{r4, r5, r6, pc}
 8001b96:	bf00      	nop

08001b98 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8001b98:	f04f 30ff 	mov.w	r0, #4294967295
 8001b9c:	4770      	bx	lr
 8001b9e:	bf00      	nop

08001ba0 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8001ba0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ba4:	604b      	str	r3, [r1, #4]
  return 0;
}
 8001ba6:	2000      	movs	r0, #0
 8001ba8:	4770      	bx	lr
 8001baa:	bf00      	nop

08001bac <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8001bac:	2001      	movs	r0, #1
 8001bae:	4770      	bx	lr

08001bb0 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8001bb0:	2000      	movs	r0, #0
 8001bb2:	4770      	bx	lr

08001bb4 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bb4:	490c      	ldr	r1, [pc, #48]	@ (8001be8 <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bb6:	4a0d      	ldr	r2, [pc, #52]	@ (8001bec <_sbrk+0x38>)
  if (NULL == __sbrk_heap_end)
 8001bb8:	680b      	ldr	r3, [r1, #0]
{
 8001bba:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bbc:	4c0c      	ldr	r4, [pc, #48]	@ (8001bf0 <_sbrk+0x3c>)
 8001bbe:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 8001bc0:	b12b      	cbz	r3, 8001bce <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bc2:	4418      	add	r0, r3
 8001bc4:	4290      	cmp	r0, r2
 8001bc6:	d807      	bhi.n	8001bd8 <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8001bc8:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8001bce:	4b09      	ldr	r3, [pc, #36]	@ (8001bf4 <_sbrk+0x40>)
 8001bd0:	600b      	str	r3, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8001bd2:	4418      	add	r0, r3
 8001bd4:	4290      	cmp	r0, r2
 8001bd6:	d9f7      	bls.n	8001bc8 <_sbrk+0x14>
    errno = ENOMEM;
 8001bd8:	f003 fb2a 	bl	8005230 <__errno>
 8001bdc:	230c      	movs	r3, #12
 8001bde:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8001be0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	bd10      	pop	{r4, pc}
 8001be8:	200004bc 	.word	0x200004bc
 8001bec:	20020000 	.word	0x20020000
 8001bf0:	00000400 	.word	0x00000400
 8001bf4:	20000610 	.word	0x20000610

08001bf8 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001bf8:	4a03      	ldr	r2, [pc, #12]	@ (8001c08 <SystemInit+0x10>)
 8001bfa:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001bfe:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c02:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c06:	4770      	bx	lr
 8001c08:	e000ed00 	.word	0xe000ed00

08001c0c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c0c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c44 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001c10:	f7ff fff2 	bl	8001bf8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c14:	480c      	ldr	r0, [pc, #48]	@ (8001c48 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001c16:	490d      	ldr	r1, [pc, #52]	@ (8001c4c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001c18:	4a0d      	ldr	r2, [pc, #52]	@ (8001c50 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001c1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c1c:	e002      	b.n	8001c24 <LoopCopyDataInit>

08001c1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c22:	3304      	adds	r3, #4

08001c24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c28:	d3f9      	bcc.n	8001c1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c2a:	4a0a      	ldr	r2, [pc, #40]	@ (8001c54 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c2c:	4c0a      	ldr	r4, [pc, #40]	@ (8001c58 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c30:	e001      	b.n	8001c36 <LoopFillZerobss>

08001c32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c34:	3204      	adds	r2, #4

08001c36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c38:	d3fb      	bcc.n	8001c32 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c3a:	f003 faff 	bl	800523c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c3e:	f7ff fc7f 	bl	8001540 <main>
  bx  lr    
 8001c42:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c44:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001c48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c4c:	20000210 	.word	0x20000210
  ldr r2, =_sidata
 8001c50:	0800db28 	.word	0x0800db28
  ldr r2, =_sbss
 8001c54:	20000210 	.word	0x20000210
  ldr r4, =_ebss
 8001c58:	20000610 	.word	0x20000610

08001c5c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c5c:	e7fe      	b.n	8001c5c <ADC_IRQHandler>
	...

08001c60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c60:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c62:	4a0e      	ldr	r2, [pc, #56]	@ (8001c9c <HAL_InitTick+0x3c>)
 8001c64:	4b0e      	ldr	r3, [pc, #56]	@ (8001ca0 <HAL_InitTick+0x40>)
 8001c66:	7812      	ldrb	r2, [r2, #0]
 8001c68:	681b      	ldr	r3, [r3, #0]
{
 8001c6a:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c6c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001c70:	fbb0 f0f2 	udiv	r0, r0, r2
 8001c74:	fbb3 f0f0 	udiv	r0, r3, r0
 8001c78:	f000 f89e 	bl	8001db8 <HAL_SYSTICK_Config>
 8001c7c:	b908      	cbnz	r0, 8001c82 <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c7e:	2d0f      	cmp	r5, #15
 8001c80:	d901      	bls.n	8001c86 <HAL_InitTick+0x26>
    return HAL_ERROR;
 8001c82:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8001c84:	bd38      	pop	{r3, r4, r5, pc}
 8001c86:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c88:	4602      	mov	r2, r0
 8001c8a:	4629      	mov	r1, r5
 8001c8c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c90:	f000 f848 	bl	8001d24 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c94:	4b03      	ldr	r3, [pc, #12]	@ (8001ca4 <HAL_InitTick+0x44>)
 8001c96:	4620      	mov	r0, r4
 8001c98:	601d      	str	r5, [r3, #0]
}
 8001c9a:	bd38      	pop	{r3, r4, r5, pc}
 8001c9c:	20000040 	.word	0x20000040
 8001ca0:	2000003c 	.word	0x2000003c
 8001ca4:	20000044 	.word	0x20000044

08001ca8 <HAL_Init>:
{
 8001ca8:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001caa:	4b0b      	ldr	r3, [pc, #44]	@ (8001cd8 <HAL_Init+0x30>)
 8001cac:	681a      	ldr	r2, [r3, #0]
 8001cae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001cb2:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001cb4:	681a      	ldr	r2, [r3, #0]
 8001cb6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001cba:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001cbc:	681a      	ldr	r2, [r3, #0]
 8001cbe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001cc2:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cc4:	2003      	movs	r0, #3
 8001cc6:	f000 f81b 	bl	8001d00 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001cca:	200f      	movs	r0, #15
 8001ccc:	f7ff ffc8 	bl	8001c60 <HAL_InitTick>
  HAL_MspInit();
 8001cd0:	f7ff fe14 	bl	80018fc <HAL_MspInit>
}
 8001cd4:	2000      	movs	r0, #0
 8001cd6:	bd08      	pop	{r3, pc}
 8001cd8:	40023c00 	.word	0x40023c00

08001cdc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001cdc:	4a03      	ldr	r2, [pc, #12]	@ (8001cec <HAL_IncTick+0x10>)
 8001cde:	4b04      	ldr	r3, [pc, #16]	@ (8001cf0 <HAL_IncTick+0x14>)
 8001ce0:	6811      	ldr	r1, [r2, #0]
 8001ce2:	781b      	ldrb	r3, [r3, #0]
 8001ce4:	440b      	add	r3, r1
 8001ce6:	6013      	str	r3, [r2, #0]
}
 8001ce8:	4770      	bx	lr
 8001cea:	bf00      	nop
 8001cec:	200004c0 	.word	0x200004c0
 8001cf0:	20000040 	.word	0x20000040

08001cf4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001cf4:	4b01      	ldr	r3, [pc, #4]	@ (8001cfc <HAL_GetTick+0x8>)
 8001cf6:	6818      	ldr	r0, [r3, #0]
}
 8001cf8:	4770      	bx	lr
 8001cfa:	bf00      	nop
 8001cfc:	200004c0 	.word	0x200004c0

08001d00 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d00:	4907      	ldr	r1, [pc, #28]	@ (8001d20 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001d02:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d04:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d06:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d0a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d0e:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d10:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d12:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8001d1a:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop
 8001d20:	e000ed00 	.word	0xe000ed00

08001d24 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d24:	4b1b      	ldr	r3, [pc, #108]	@ (8001d94 <HAL_NVIC_SetPriority+0x70>)
 8001d26:	68db      	ldr	r3, [r3, #12]
 8001d28:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d2c:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d2e:	f1c3 0e07 	rsb	lr, r3, #7
 8001d32:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d36:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d3a:	bf28      	it	cs
 8001d3c:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d40:	f1bc 0f06 	cmp.w	ip, #6
 8001d44:	d91c      	bls.n	8001d80 <HAL_NVIC_SetPriority+0x5c>
 8001d46:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d4a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d4e:	fa03 f30c 	lsl.w	r3, r3, ip
 8001d52:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d56:	f04f 33ff 	mov.w	r3, #4294967295
 8001d5a:	fa03 f30e 	lsl.w	r3, r3, lr
 8001d5e:	ea21 0303 	bic.w	r3, r1, r3
 8001d62:	fa03 f30c 	lsl.w	r3, r3, ip
 8001d66:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d68:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 8001d6a:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d6c:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8001d6e:	db0a      	blt.n	8001d86 <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d70:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8001d74:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8001d78:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001d7c:	f85d fb04 	ldr.w	pc, [sp], #4
 8001d80:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d82:	4694      	mov	ip, r2
 8001d84:	e7e7      	b.n	8001d56 <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d86:	4a04      	ldr	r2, [pc, #16]	@ (8001d98 <HAL_NVIC_SetPriority+0x74>)
 8001d88:	f000 000f 	and.w	r0, r0, #15
 8001d8c:	4402      	add	r2, r0
 8001d8e:	7613      	strb	r3, [r2, #24]
 8001d90:	f85d fb04 	ldr.w	pc, [sp], #4
 8001d94:	e000ed00 	.word	0xe000ed00
 8001d98:	e000ecfc 	.word	0xe000ecfc

08001d9c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001d9c:	2800      	cmp	r0, #0
 8001d9e:	db07      	blt.n	8001db0 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001da0:	4a04      	ldr	r2, [pc, #16]	@ (8001db4 <HAL_NVIC_EnableIRQ+0x18>)
 8001da2:	0941      	lsrs	r1, r0, #5
 8001da4:	2301      	movs	r3, #1
 8001da6:	f000 001f 	and.w	r0, r0, #31
 8001daa:	4083      	lsls	r3, r0
 8001dac:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001db0:	4770      	bx	lr
 8001db2:	bf00      	nop
 8001db4:	e000e100 	.word	0xe000e100

08001db8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001db8:	3801      	subs	r0, #1
 8001dba:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8001dbe:	d301      	bcc.n	8001dc4 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001dc0:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001dc2:	4770      	bx	lr
{
 8001dc4:	b410      	push	{r4}
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001dc6:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dca:	4c07      	ldr	r4, [pc, #28]	@ (8001de8 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001dcc:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dce:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
 8001dd2:	f884 c023 	strb.w	ip, [r4, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001dd6:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001dd8:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001dda:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ddc:	619a      	str	r2, [r3, #24]
}
 8001dde:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001de2:	6119      	str	r1, [r3, #16]
 8001de4:	4770      	bx	lr
 8001de6:	bf00      	nop
 8001de8:	e000ed00 	.word	0xe000ed00

08001dec <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001dec:	b570      	push	{r4, r5, r6, lr}
 8001dee:	4604      	mov	r4, r0
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001df0:	6d86      	ldr	r6, [r0, #88]	@ 0x58
  
  uint32_t tickstart = HAL_GetTick();
 8001df2:	f7ff ff7f 	bl	8001cf4 <HAL_GetTick>
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001df6:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 8001dfa:	2b02      	cmp	r3, #2
 8001dfc:	d006      	beq.n	8001e0c <HAL_DMA_Abort+0x20>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001dfe:	2380      	movs	r3, #128	@ 0x80
 8001e00:	6563      	str	r3, [r4, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e02:	2300      	movs	r3, #0
 8001e04:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    
    return HAL_ERROR;
 8001e08:	2001      	movs	r0, #1
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
  }
  return HAL_OK;
}
 8001e0a:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001e0c:	6823      	ldr	r3, [r4, #0]
 8001e0e:	681a      	ldr	r2, [r3, #0]
 8001e10:	f022 0216 	bic.w	r2, r2, #22
 8001e14:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001e16:	695a      	ldr	r2, [r3, #20]
 8001e18:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001e1c:	615a      	str	r2, [r3, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001e1e:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8001e20:	4605      	mov	r5, r0
 8001e22:	b342      	cbz	r2, 8001e76 <HAL_DMA_Abort+0x8a>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e24:	681a      	ldr	r2, [r3, #0]
 8001e26:	f022 0208 	bic.w	r2, r2, #8
 8001e2a:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	f022 0201 	bic.w	r2, r2, #1
 8001e32:	601a      	str	r2, [r3, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e34:	e005      	b.n	8001e42 <HAL_DMA_Abort+0x56>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001e36:	f7ff ff5d 	bl	8001cf4 <HAL_GetTick>
 8001e3a:	1b43      	subs	r3, r0, r5
 8001e3c:	2b05      	cmp	r3, #5
 8001e3e:	d810      	bhi.n	8001e62 <HAL_DMA_Abort+0x76>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e40:	6823      	ldr	r3, [r4, #0]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f013 0301 	ands.w	r3, r3, #1
 8001e48:	d1f5      	bne.n	8001e36 <HAL_DMA_Abort+0x4a>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e4a:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 8001e4c:	223f      	movs	r2, #63	@ 0x3f
 8001e4e:	408a      	lsls	r2, r1
  return HAL_OK;
 8001e50:	4618      	mov	r0, r3
    hdma->State = HAL_DMA_STATE_READY;
 8001e52:	2101      	movs	r1, #1
    __HAL_UNLOCK(hdma);
 8001e54:	2300      	movs	r3, #0
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e56:	60b2      	str	r2, [r6, #8]
    hdma->State = HAL_DMA_STATE_READY;
 8001e58:	f884 1035 	strb.w	r1, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 8001e5c:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
}
 8001e60:	bd70      	pop	{r4, r5, r6, pc}
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001e62:	2303      	movs	r3, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001e64:	2220      	movs	r2, #32
 8001e66:	6562      	str	r2, [r4, #84]	@ 0x54
        return HAL_TIMEOUT;
 8001e68:	4618      	mov	r0, r3
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001e6a:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 8001e6e:	2300      	movs	r3, #0
 8001e70:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
}
 8001e74:	bd70      	pop	{r4, r5, r6, pc}
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001e76:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8001e78:	2a00      	cmp	r2, #0
 8001e7a:	d1d3      	bne.n	8001e24 <HAL_DMA_Abort+0x38>
 8001e7c:	e7d6      	b.n	8001e2c <HAL_DMA_Abort+0x40>
 8001e7e:	bf00      	nop

08001e80 <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e80:	f890 3035 	ldrb.w	r3, [r0, #53]	@ 0x35
 8001e84:	2b02      	cmp	r3, #2
 8001e86:	d003      	beq.n	8001e90 <HAL_DMA_Abort_IT+0x10>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e88:	2380      	movs	r3, #128	@ 0x80
 8001e8a:	6543      	str	r3, [r0, #84]	@ 0x54
    return HAL_ERROR;
 8001e8c:	2001      	movs	r0, #1
 8001e8e:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001e90:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8001e92:	2305      	movs	r3, #5
 8001e94:	f880 3035 	strb.w	r3, [r0, #53]	@ 0x35
    __HAL_DMA_DISABLE(hdma);
 8001e98:	6813      	ldr	r3, [r2, #0]
 8001e9a:	f023 0301 	bic.w	r3, r3, #1
  }

  return HAL_OK;
 8001e9e:	2000      	movs	r0, #0
    __HAL_DMA_DISABLE(hdma);
 8001ea0:	6013      	str	r3, [r2, #0]
}
 8001ea2:	4770      	bx	lr

08001ea4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ea4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ea8:	2300      	movs	r3, #0
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001eaa:	680c      	ldr	r4, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eac:	f8df a1d4 	ldr.w	sl, [pc, #468]	@ 8002084 <HAL_GPIO_Init+0x1e0>
{
 8001eb0:	b085      	sub	sp, #20
    ioposition = 0x01U << position;
 8001eb2:	f04f 0b01 	mov.w	fp, #1

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001eb6:	4689      	mov	r9, r1
 8001eb8:	e003      	b.n	8001ec2 <HAL_GPIO_Init+0x1e>
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001eba:	3301      	adds	r3, #1
 8001ebc:	2b10      	cmp	r3, #16
 8001ebe:	f000 8082 	beq.w	8001fc6 <HAL_GPIO_Init+0x122>
    ioposition = 0x01U << position;
 8001ec2:	fa0b f203 	lsl.w	r2, fp, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ec6:	ea02 0804 	and.w	r8, r2, r4
    if(iocurrent == ioposition)
 8001eca:	43a2      	bics	r2, r4
 8001ecc:	d1f5      	bne.n	8001eba <HAL_GPIO_Init+0x16>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ece:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8001ed2:	f001 0203 	and.w	r2, r1, #3
 8001ed6:	ea4f 0c43 	mov.w	ip, r3, lsl #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001eda:	2503      	movs	r5, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001edc:	1e57      	subs	r7, r2, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ede:	fa05 f50c 	lsl.w	r5, r5, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ee2:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ee4:	ea6f 0505 	mvn.w	r5, r5
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ee8:	d970      	bls.n	8001fcc <HAL_GPIO_Init+0x128>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001eea:	2a03      	cmp	r2, #3
 8001eec:	f040 80a7 	bne.w	800203e <HAL_GPIO_Init+0x19a>
      temp = GPIOx->MODER;
 8001ef0:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ef2:	fa02 f20c 	lsl.w	r2, r2, ip
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001ef6:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ef8:	432a      	orrs	r2, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001efa:	f411 3f40 	tst.w	r1, #196608	@ 0x30000
      GPIOx->MODER = temp;
 8001efe:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001f00:	d0db      	beq.n	8001eba <HAL_GPIO_Init+0x16>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f02:	2200      	movs	r2, #0
 8001f04:	9203      	str	r2, [sp, #12]
 8001f06:	f8da 2044 	ldr.w	r2, [sl, #68]	@ 0x44
 8001f0a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001f0e:	f8ca 2044 	str.w	r2, [sl, #68]	@ 0x44
 8001f12:	f8da 2044 	ldr.w	r2, [sl, #68]	@ 0x44
 8001f16:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8001f1a:	9203      	str	r2, [sp, #12]
 8001f1c:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8001f1e:	f023 0203 	bic.w	r2, r3, #3
 8001f22:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001f26:	f003 0703 	and.w	r7, r3, #3
 8001f2a:	260f      	movs	r6, #15
 8001f2c:	f502 329c 	add.w	r2, r2, #79872	@ 0x13800
 8001f30:	00bf      	lsls	r7, r7, #2
 8001f32:	fa06 fc07 	lsl.w	ip, r6, r7
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001f36:	4e50      	ldr	r6, [pc, #320]	@ (8002078 <HAL_GPIO_Init+0x1d4>)
        temp = SYSCFG->EXTICR[position >> 2U];
 8001f38:	6895      	ldr	r5, [r2, #8]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001f3a:	42b0      	cmp	r0, r6
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001f3c:	ea25 050c 	bic.w	r5, r5, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001f40:	d018      	beq.n	8001f74 <HAL_GPIO_Init+0xd0>
 8001f42:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8001f46:	42b0      	cmp	r0, r6
 8001f48:	f000 8084 	beq.w	8002054 <HAL_GPIO_Init+0x1b0>
 8001f4c:	4e4b      	ldr	r6, [pc, #300]	@ (800207c <HAL_GPIO_Init+0x1d8>)
 8001f4e:	42b0      	cmp	r0, r6
 8001f50:	f000 8086 	beq.w	8002060 <HAL_GPIO_Init+0x1bc>
 8001f54:	f8df c130 	ldr.w	ip, [pc, #304]	@ 8002088 <HAL_GPIO_Init+0x1e4>
 8001f58:	4560      	cmp	r0, ip
 8001f5a:	f000 8087 	beq.w	800206c <HAL_GPIO_Init+0x1c8>
 8001f5e:	f8df c12c 	ldr.w	ip, [pc, #300]	@ 800208c <HAL_GPIO_Init+0x1e8>
 8001f62:	4560      	cmp	r0, ip
 8001f64:	bf0c      	ite	eq
 8001f66:	f04f 0c04 	moveq.w	ip, #4
 8001f6a:	f04f 0c07 	movne.w	ip, #7
 8001f6e:	fa0c f707 	lsl.w	r7, ip, r7
 8001f72:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f74:	6095      	str	r5, [r2, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f76:	4a42      	ldr	r2, [pc, #264]	@ (8002080 <HAL_GPIO_Init+0x1dc>)
 8001f78:	6892      	ldr	r2, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f7a:	02ce      	lsls	r6, r1, #11
        temp &= ~((uint32_t)iocurrent);
 8001f7c:	ea6f 0508 	mvn.w	r5, r8
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 8001f80:	4e3f      	ldr	r6, [pc, #252]	@ (8002080 <HAL_GPIO_Init+0x1dc>)
        temp &= ~((uint32_t)iocurrent);
 8001f82:	bf54      	ite	pl
 8001f84:	402a      	andpl	r2, r5
          temp |= iocurrent;
 8001f86:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->RTSR = temp;
 8001f8a:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR;
 8001f8c:	68f2      	ldr	r2, [r6, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 8001f8e:	4e3c      	ldr	r6, [pc, #240]	@ (8002080 <HAL_GPIO_Init+0x1dc>)
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f90:	028f      	lsls	r7, r1, #10
        temp &= ~((uint32_t)iocurrent);
 8001f92:	bf54      	ite	pl
 8001f94:	402a      	andpl	r2, r5
          temp |= iocurrent;
 8001f96:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->FTSR = temp;
 8001f9a:	60f2      	str	r2, [r6, #12]

        temp = EXTI->EMR;
 8001f9c:	6872      	ldr	r2, [r6, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f9e:	038e      	lsls	r6, r1, #14
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 8001fa0:	4e37      	ldr	r6, [pc, #220]	@ (8002080 <HAL_GPIO_Init+0x1dc>)
        temp &= ~((uint32_t)iocurrent);
 8001fa2:	bf54      	ite	pl
 8001fa4:	402a      	andpl	r2, r5
          temp |= iocurrent;
 8001fa6:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->EMR = temp;
 8001faa:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001fac:	6832      	ldr	r2, [r6, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001fae:	03c9      	lsls	r1, r1, #15
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001fb0:	f103 0301 	add.w	r3, r3, #1
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 8001fb4:	4932      	ldr	r1, [pc, #200]	@ (8002080 <HAL_GPIO_Init+0x1dc>)
        temp &= ~((uint32_t)iocurrent);
 8001fb6:	bf54      	ite	pl
 8001fb8:	402a      	andpl	r2, r5
          temp |= iocurrent;
 8001fba:	ea48 0202 	orrmi.w	r2, r8, r2
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001fbe:	2b10      	cmp	r3, #16
        EXTI->IMR = temp;
 8001fc0:	600a      	str	r2, [r1, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001fc2:	f47f af7e 	bne.w	8001ec2 <HAL_GPIO_Init+0x1e>
      }
    }
  }
}
 8001fc6:	b005      	add	sp, #20
 8001fc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR; 
 8001fcc:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001fce:	ea07 0e05 	and.w	lr, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001fd2:	f8d9 700c 	ldr.w	r7, [r9, #12]
 8001fd6:	fa07 f70c 	lsl.w	r7, r7, ip
 8001fda:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OSPEEDR = temp;
 8001fde:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001fe0:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001fe2:	ea27 0e08 	bic.w	lr, r7, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001fe6:	f3c1 1700 	ubfx	r7, r1, #4, #1
 8001fea:	409f      	lsls	r7, r3
 8001fec:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8001ff0:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8001ff2:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001ff4:	ea07 0e05 	and.w	lr, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ff8:	f8d9 7008 	ldr.w	r7, [r9, #8]
 8001ffc:	fa07 f70c 	lsl.w	r7, r7, ip
 8002000:	ea47 070e 	orr.w	r7, r7, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002004:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 8002006:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002008:	f47f af72 	bne.w	8001ef0 <HAL_GPIO_Init+0x4c>
        temp = GPIOx->AFR[position >> 3U];
 800200c:	08df      	lsrs	r7, r3, #3
 800200e:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 8002012:	9701      	str	r7, [sp, #4]
 8002014:	6a3e      	ldr	r6, [r7, #32]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002016:	f8d9 7010 	ldr.w	r7, [r9, #16]
        temp = GPIOx->AFR[position >> 3U];
 800201a:	9600      	str	r6, [sp, #0]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800201c:	f003 0e07 	and.w	lr, r3, #7
 8002020:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8002024:	260f      	movs	r6, #15
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002026:	fa07 f70e 	lsl.w	r7, r7, lr
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800202a:	fa06 fe0e 	lsl.w	lr, r6, lr
 800202e:	9e00      	ldr	r6, [sp, #0]
 8002030:	ea26 0e0e 	bic.w	lr, r6, lr
        GPIOx->AFR[position >> 3U] = temp;
 8002034:	9e01      	ldr	r6, [sp, #4]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002036:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->AFR[position >> 3U] = temp;
 800203a:	6237      	str	r7, [r6, #32]
 800203c:	e758      	b.n	8001ef0 <HAL_GPIO_Init+0x4c>
        temp = GPIOx->PUPDR;
 800203e:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002040:	ea07 0e05 	and.w	lr, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002044:	f8d9 7008 	ldr.w	r7, [r9, #8]
 8002048:	fa07 f70c 	lsl.w	r7, r7, ip
 800204c:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->PUPDR = temp;
 8002050:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002052:	e74d      	b.n	8001ef0 <HAL_GPIO_Init+0x4c>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002054:	f04f 0c01 	mov.w	ip, #1
 8002058:	fa0c f707 	lsl.w	r7, ip, r7
 800205c:	433d      	orrs	r5, r7
 800205e:	e789      	b.n	8001f74 <HAL_GPIO_Init+0xd0>
 8002060:	f04f 0c02 	mov.w	ip, #2
 8002064:	fa0c f707 	lsl.w	r7, ip, r7
 8002068:	433d      	orrs	r5, r7
 800206a:	e783      	b.n	8001f74 <HAL_GPIO_Init+0xd0>
 800206c:	f04f 0c03 	mov.w	ip, #3
 8002070:	fa0c f707 	lsl.w	r7, ip, r7
 8002074:	433d      	orrs	r5, r7
 8002076:	e77d      	b.n	8001f74 <HAL_GPIO_Init+0xd0>
 8002078:	40020000 	.word	0x40020000
 800207c:	40020800 	.word	0x40020800
 8002080:	40013c00 	.word	0x40013c00
 8002084:	40023800 	.word	0x40023800
 8002088:	40020c00 	.word	0x40020c00
 800208c:	40021000 	.word	0x40021000

08002090 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002090:	b902      	cbnz	r2, 8002094 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002092:	0409      	lsls	r1, r1, #16
 8002094:	6181      	str	r1, [r0, #24]
  }
}
 8002096:	4770      	bx	lr

08002098 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002098:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800209a:	ea01 0203 	and.w	r2, r1, r3
 800209e:	ea21 0103 	bic.w	r1, r1, r3
 80020a2:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80020a6:	6181      	str	r1, [r0, #24]
}
 80020a8:	4770      	bx	lr
 80020aa:	bf00      	nop

080020ac <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0>:
  * @param  Flag specifies the I2C flag to check.
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
 80020ac:	b570      	push	{r4, r5, r6, lr}
{
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80020ae:	6803      	ldr	r3, [r0, #0]
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
 80020b0:	4604      	mov	r4, r0
 80020b2:	1c48      	adds	r0, r1, #1
 80020b4:	d003      	beq.n	80020be <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x12>
 80020b6:	e01e      	b.n	80020f6 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x4a>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80020b8:	695a      	ldr	r2, [r3, #20]
 80020ba:	0551      	lsls	r1, r2, #21
 80020bc:	d404      	bmi.n	80020c8 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x1c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80020be:	695a      	ldr	r2, [r3, #20]
 80020c0:	0790      	lsls	r0, r2, #30
 80020c2:	d5f9      	bpl.n	80020b8 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0xc>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 80020c4:	2000      	movs	r0, #0
}
 80020c6:	bd70      	pop	{r4, r5, r6, pc}
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80020c8:	681a      	ldr	r2, [r3, #0]
 80020ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80020ce:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState       = I2C_STATE_NONE;
 80020d0:	2100      	movs	r1, #0
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80020d2:	f46f 6080 	mvn.w	r0, #1024	@ 0x400
      hi2c->State               = HAL_I2C_STATE_READY;
 80020d6:	2220      	movs	r2, #32
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80020d8:	6158      	str	r0, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 80020da:	6321      	str	r1, [r4, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80020dc:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80020e0:	f884 103e 	strb.w	r1, [r4, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80020e4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80020e6:	f043 0304 	orr.w	r3, r3, #4
 80020ea:	6423      	str	r3, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 80020ec:	2300      	movs	r3, #0
 80020ee:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
      return HAL_ERROR;
 80020f2:	2001      	movs	r0, #1
}
 80020f4:	bd70      	pop	{r4, r5, r6, pc}
 80020f6:	460d      	mov	r5, r1
 80020f8:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80020fa:	695a      	ldr	r2, [r3, #20]
 80020fc:	0792      	lsls	r2, r2, #30
 80020fe:	d4e1      	bmi.n	80020c4 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x18>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002100:	695a      	ldr	r2, [r3, #20]
 8002102:	0551      	lsls	r1, r2, #21
 8002104:	d4e0      	bmi.n	80020c8 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x1c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002106:	f7ff fdf5 	bl	8001cf4 <HAL_GetTick>
 800210a:	1b80      	subs	r0, r0, r6
 800210c:	4285      	cmp	r5, r0
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800210e:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002110:	d301      	bcc.n	8002116 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x6a>
 8002112:	2d00      	cmp	r5, #0
 8002114:	d1f1      	bne.n	80020fa <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x4e>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002116:	695a      	ldr	r2, [r3, #20]
 8002118:	0792      	lsls	r2, r2, #30
 800211a:	d4ee      	bmi.n	80020fa <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x4e>
          hi2c->PreviousState       = I2C_STATE_NONE;
 800211c:	2300      	movs	r3, #0
          hi2c->State               = HAL_I2C_STATE_READY;
 800211e:	2220      	movs	r2, #32
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002120:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002122:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002126:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800212a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800212c:	4313      	orrs	r3, r2
 800212e:	6423      	str	r3, [r4, #64]	@ 0x40
          return HAL_ERROR;
 8002130:	e7dc      	b.n	80020ec <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x40>
 8002132:	bf00      	nop

08002134 <I2C_RequestMemoryRead>:
{
 8002134:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002138:	6805      	ldr	r5, [r0, #0]
{
 800213a:	4699      	mov	r9, r3
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800213c:	682b      	ldr	r3, [r5, #0]
{
 800213e:	b083      	sub	sp, #12
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002140:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002144:	602b      	str	r3, [r5, #0]
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002146:	682b      	ldr	r3, [r5, #0]
{
 8002148:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 800214a:	f8dd a034 	ldr.w	sl, [sp, #52]	@ 0x34
 800214e:	4690      	mov	r8, r2
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002150:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002154:	1c7a      	adds	r2, r7, #1
{
 8002156:	4606      	mov	r6, r0
 8002158:	468b      	mov	fp, r1
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800215a:	602b      	str	r3, [r5, #0]
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
 800215c:	d13d      	bne.n	80021da <I2C_RequestMemoryRead+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800215e:	696c      	ldr	r4, [r5, #20]
 8002160:	07e4      	lsls	r4, r4, #31
 8002162:	d5fc      	bpl.n	800215e <I2C_RequestMemoryRead+0x2a>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002164:	f00b 03fe 	and.w	r3, fp, #254	@ 0xfe
 8002168:	612b      	str	r3, [r5, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800216a:	4652      	mov	r2, sl
 800216c:	4639      	mov	r1, r7
 800216e:	4630      	mov	r0, r6
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002170:	fa5f fb8b 	uxtb.w	fp, fp
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002174:	f7ff ff9a 	bl	80020ac <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0>
 8002178:	bb38      	cbnz	r0, 80021ca <I2C_RequestMemoryRead+0x96>
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800217a:	9001      	str	r0, [sp, #4]
 800217c:	6830      	ldr	r0, [r6, #0]
 800217e:	6943      	ldr	r3, [r0, #20]
 8002180:	9301      	str	r3, [sp, #4]
 8002182:	6983      	ldr	r3, [r0, #24]
 8002184:	9301      	str	r3, [sp, #4]
 8002186:	1c79      	adds	r1, r7, #1
 8002188:	9b01      	ldr	r3, [sp, #4]
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800218a:	f040 8087 	bne.w	800229c <I2C_RequestMemoryRead+0x168>
 800218e:	6943      	ldr	r3, [r0, #20]
 8002190:	061d      	lsls	r5, r3, #24
 8002192:	d444      	bmi.n	800221e <I2C_RequestMemoryRead+0xea>
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002194:	6943      	ldr	r3, [r0, #20]
 8002196:	055c      	lsls	r4, r3, #21
 8002198:	d5f9      	bpl.n	800218e <I2C_RequestMemoryRead+0x5a>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

    hi2c->PreviousState       = I2C_STATE_NONE;
 800219a:	2300      	movs	r3, #0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800219c:	f46f 6180 	mvn.w	r1, #1024	@ 0x400
    hi2c->State               = HAL_I2C_STATE_READY;
 80021a0:	2220      	movs	r2, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80021a2:	6141      	str	r1, [r0, #20]
    hi2c->PreviousState       = I2C_STATE_NONE;
 80021a4:	6333      	str	r3, [r6, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80021a6:	f886 203d 	strb.w	r2, [r6, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80021aa:	f886 303e 	strb.w	r3, [r6, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80021ae:	6c33      	ldr	r3, [r6, #64]	@ 0x40
 80021b0:	f043 0304 	orr.w	r3, r3, #4
 80021b4:	6433      	str	r3, [r6, #64]	@ 0x40
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80021b6:	6c33      	ldr	r3, [r6, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 80021b8:	2200      	movs	r2, #0
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80021ba:	2b04      	cmp	r3, #4
          __HAL_UNLOCK(hi2c);
 80021bc:	f886 203c 	strb.w	r2, [r6, #60]	@ 0x3c
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80021c0:	d103      	bne.n	80021ca <I2C_RequestMemoryRead+0x96>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80021c2:	6803      	ldr	r3, [r0, #0]
 80021c4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021c8:	6003      	str	r3, [r0, #0]
    return HAL_ERROR;
 80021ca:	2001      	movs	r0, #1
}
 80021cc:	b003      	add	sp, #12
 80021ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80021d2:	b917      	cbnz	r7, 80021da <I2C_RequestMemoryRead+0xa6>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80021d4:	696b      	ldr	r3, [r5, #20]
 80021d6:	07db      	lsls	r3, r3, #31
 80021d8:	d50c      	bpl.n	80021f4 <I2C_RequestMemoryRead+0xc0>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80021da:	696b      	ldr	r3, [r5, #20]
 80021dc:	07d8      	lsls	r0, r3, #31
 80021de:	d4c1      	bmi.n	8002164 <I2C_RequestMemoryRead+0x30>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80021e0:	f7ff fd88 	bl	8001cf4 <HAL_GetTick>
 80021e4:	eba0 000a 	sub.w	r0, r0, sl
 80021e8:	4287      	cmp	r7, r0
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80021ea:	6835      	ldr	r5, [r6, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80021ec:	d2f1      	bcs.n	80021d2 <I2C_RequestMemoryRead+0x9e>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80021ee:	696b      	ldr	r3, [r5, #20]
 80021f0:	07db      	lsls	r3, r3, #31
 80021f2:	d4f2      	bmi.n	80021da <I2C_RequestMemoryRead+0xa6>
          hi2c->PreviousState     = I2C_STATE_NONE;
 80021f4:	2200      	movs	r2, #0
          hi2c->State             = HAL_I2C_STATE_READY;
 80021f6:	2320      	movs	r3, #32
          hi2c->PreviousState     = I2C_STATE_NONE;
 80021f8:	6332      	str	r2, [r6, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80021fa:	f886 303d 	strb.w	r3, [r6, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80021fe:	f886 203e 	strb.w	r2, [r6, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002202:	6c33      	ldr	r3, [r6, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8002204:	f886 203c 	strb.w	r2, [r6, #60]	@ 0x3c
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002208:	f043 0320 	orr.w	r3, r3, #32
 800220c:	6433      	str	r3, [r6, #64]	@ 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800220e:	682b      	ldr	r3, [r5, #0]
 8002210:	05dd      	lsls	r5, r3, #23
 8002212:	d502      	bpl.n	800221a <I2C_RequestMemoryRead+0xe6>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002214:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002218:	6433      	str	r3, [r6, #64]	@ 0x40
    return HAL_TIMEOUT;
 800221a:	2003      	movs	r0, #3
 800221c:	e7d6      	b.n	80021cc <I2C_RequestMemoryRead+0x98>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800221e:	f1b9 0f01 	cmp.w	r9, #1
 8002222:	d10b      	bne.n	800223c <I2C_RequestMemoryRead+0x108>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002224:	fa5f f388 	uxtb.w	r3, r8
 8002228:	1c7c      	adds	r4, r7, #1
 800222a:	6103      	str	r3, [r0, #16]
 800222c:	d154      	bne.n	80022d8 <I2C_RequestMemoryRead+0x1a4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800222e:	6943      	ldr	r3, [r0, #20]
 8002230:	0619      	lsls	r1, r3, #24
 8002232:	d40f      	bmi.n	8002254 <I2C_RequestMemoryRead+0x120>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002234:	6943      	ldr	r3, [r0, #20]
 8002236:	055a      	lsls	r2, r3, #21
 8002238:	d5f9      	bpl.n	800222e <I2C_RequestMemoryRead+0xfa>
 800223a:	e7ae      	b.n	800219a <I2C_RequestMemoryRead+0x66>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800223c:	ea4f 2318 	mov.w	r3, r8, lsr #8
 8002240:	1c7a      	adds	r2, r7, #1
 8002242:	6103      	str	r3, [r0, #16]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002244:	d15c      	bne.n	8002300 <I2C_RequestMemoryRead+0x1cc>
 8002246:	6943      	ldr	r3, [r0, #20]
 8002248:	061c      	lsls	r4, r3, #24
 800224a:	d4eb      	bmi.n	8002224 <I2C_RequestMemoryRead+0xf0>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800224c:	6943      	ldr	r3, [r0, #20]
 800224e:	0559      	lsls	r1, r3, #21
 8002250:	d5f9      	bpl.n	8002246 <I2C_RequestMemoryRead+0x112>
 8002252:	e7a2      	b.n	800219a <I2C_RequestMemoryRead+0x66>
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002254:	6803      	ldr	r3, [r0, #0]
 8002256:	1c7d      	adds	r5, r7, #1
 8002258:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800225c:	6003      	str	r3, [r0, #0]
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
 800225e:	d112      	bne.n	8002286 <I2C_RequestMemoryRead+0x152>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002260:	6943      	ldr	r3, [r0, #20]
 8002262:	07da      	lsls	r2, r3, #31
 8002264:	d5fc      	bpl.n	8002260 <I2C_RequestMemoryRead+0x12c>
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002266:	f04b 0301 	orr.w	r3, fp, #1
 800226a:	6103      	str	r3, [r0, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800226c:	4652      	mov	r2, sl
 800226e:	4639      	mov	r1, r7
 8002270:	4630      	mov	r0, r6
 8002272:	f7ff ff1b 	bl	80020ac <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0>
 8002276:	3800      	subs	r0, #0
 8002278:	bf18      	it	ne
 800227a:	2001      	movne	r0, #1
 800227c:	e7a6      	b.n	80021cc <I2C_RequestMemoryRead+0x98>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800227e:	b917      	cbnz	r7, 8002286 <I2C_RequestMemoryRead+0x152>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002280:	6943      	ldr	r3, [r0, #20]
 8002282:	07dc      	lsls	r4, r3, #31
 8002284:	d550      	bpl.n	8002328 <I2C_RequestMemoryRead+0x1f4>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002286:	6943      	ldr	r3, [r0, #20]
 8002288:	07db      	lsls	r3, r3, #31
 800228a:	d4ec      	bmi.n	8002266 <I2C_RequestMemoryRead+0x132>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800228c:	f7ff fd32 	bl	8001cf4 <HAL_GetTick>
 8002290:	eba0 030a 	sub.w	r3, r0, sl
 8002294:	429f      	cmp	r7, r3
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002296:	6830      	ldr	r0, [r6, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002298:	d2f1      	bcs.n	800227e <I2C_RequestMemoryRead+0x14a>
 800229a:	e7f1      	b.n	8002280 <I2C_RequestMemoryRead+0x14c>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800229c:	6943      	ldr	r3, [r0, #20]
 800229e:	0619      	lsls	r1, r3, #24
 80022a0:	d4bd      	bmi.n	800221e <I2C_RequestMemoryRead+0xea>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80022a2:	6943      	ldr	r3, [r0, #20]
 80022a4:	055a      	lsls	r2, r3, #21
 80022a6:	f53f af78 	bmi.w	800219a <I2C_RequestMemoryRead+0x66>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022aa:	f7ff fd23 	bl	8001cf4 <HAL_GetTick>
 80022ae:	eba0 030a 	sub.w	r3, r0, sl
 80022b2:	429f      	cmp	r7, r3
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80022b4:	6830      	ldr	r0, [r6, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022b6:	d301      	bcc.n	80022bc <I2C_RequestMemoryRead+0x188>
 80022b8:	2f00      	cmp	r7, #0
 80022ba:	d1ef      	bne.n	800229c <I2C_RequestMemoryRead+0x168>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80022bc:	6943      	ldr	r3, [r0, #20]
 80022be:	061b      	lsls	r3, r3, #24
 80022c0:	d4ec      	bmi.n	800229c <I2C_RequestMemoryRead+0x168>
          hi2c->PreviousState       = I2C_STATE_NONE;
 80022c2:	2300      	movs	r3, #0
          hi2c->State               = HAL_I2C_STATE_READY;
 80022c4:	2220      	movs	r2, #32
          hi2c->PreviousState       = I2C_STATE_NONE;
 80022c6:	6333      	str	r3, [r6, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80022c8:	f886 203d 	strb.w	r2, [r6, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80022cc:	f886 303e 	strb.w	r3, [r6, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80022d0:	6c33      	ldr	r3, [r6, #64]	@ 0x40
 80022d2:	4313      	orrs	r3, r2
 80022d4:	6433      	str	r3, [r6, #64]	@ 0x40
          return HAL_ERROR;
 80022d6:	e76e      	b.n	80021b6 <I2C_RequestMemoryRead+0x82>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80022d8:	6943      	ldr	r3, [r0, #20]
 80022da:	061b      	lsls	r3, r3, #24
 80022dc:	d4ba      	bmi.n	8002254 <I2C_RequestMemoryRead+0x120>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80022de:	6943      	ldr	r3, [r0, #20]
 80022e0:	055b      	lsls	r3, r3, #21
 80022e2:	f53f af5a 	bmi.w	800219a <I2C_RequestMemoryRead+0x66>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022e6:	f7ff fd05 	bl	8001cf4 <HAL_GetTick>
 80022ea:	eba0 030a 	sub.w	r3, r0, sl
 80022ee:	429f      	cmp	r7, r3
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80022f0:	6830      	ldr	r0, [r6, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022f2:	d301      	bcc.n	80022f8 <I2C_RequestMemoryRead+0x1c4>
 80022f4:	2f00      	cmp	r7, #0
 80022f6:	d1ef      	bne.n	80022d8 <I2C_RequestMemoryRead+0x1a4>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80022f8:	6943      	ldr	r3, [r0, #20]
 80022fa:	061d      	lsls	r5, r3, #24
 80022fc:	d4ec      	bmi.n	80022d8 <I2C_RequestMemoryRead+0x1a4>
 80022fe:	e7e0      	b.n	80022c2 <I2C_RequestMemoryRead+0x18e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002300:	6943      	ldr	r3, [r0, #20]
 8002302:	061a      	lsls	r2, r3, #24
 8002304:	d48e      	bmi.n	8002224 <I2C_RequestMemoryRead+0xf0>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002306:	6943      	ldr	r3, [r0, #20]
 8002308:	055b      	lsls	r3, r3, #21
 800230a:	f53f af46 	bmi.w	800219a <I2C_RequestMemoryRead+0x66>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800230e:	f7ff fcf1 	bl	8001cf4 <HAL_GetTick>
 8002312:	eba0 030a 	sub.w	r3, r0, sl
 8002316:	429f      	cmp	r7, r3
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002318:	6830      	ldr	r0, [r6, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800231a:	d301      	bcc.n	8002320 <I2C_RequestMemoryRead+0x1ec>
 800231c:	2f00      	cmp	r7, #0
 800231e:	d1ef      	bne.n	8002300 <I2C_RequestMemoryRead+0x1cc>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002320:	6943      	ldr	r3, [r0, #20]
 8002322:	061d      	lsls	r5, r3, #24
 8002324:	d4ec      	bmi.n	8002300 <I2C_RequestMemoryRead+0x1cc>
 8002326:	e7cc      	b.n	80022c2 <I2C_RequestMemoryRead+0x18e>
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002328:	2200      	movs	r2, #0
          hi2c->State             = HAL_I2C_STATE_READY;
 800232a:	2320      	movs	r3, #32
          hi2c->PreviousState     = I2C_STATE_NONE;
 800232c:	6332      	str	r2, [r6, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800232e:	f886 303d 	strb.w	r3, [r6, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002332:	f886 203e 	strb.w	r2, [r6, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002336:	6c33      	ldr	r3, [r6, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8002338:	f886 203c 	strb.w	r2, [r6, #60]	@ 0x3c
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800233c:	f043 0320 	orr.w	r3, r3, #32
 8002340:	6433      	str	r3, [r6, #64]	@ 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002342:	6803      	ldr	r3, [r0, #0]
 8002344:	05d9      	lsls	r1, r3, #23
 8002346:	f53f af65 	bmi.w	8002214 <I2C_RequestMemoryRead+0xe0>
 800234a:	e766      	b.n	800221a <I2C_RequestMemoryRead+0xe6>

0800234c <HAL_I2C_Init>:
  if (hi2c == NULL)
 800234c:	2800      	cmp	r0, #0
 800234e:	f000 80b8 	beq.w	80024c2 <HAL_I2C_Init+0x176>
{
 8002352:	b570      	push	{r4, r5, r6, lr}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002354:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002358:	4604      	mov	r4, r0
 800235a:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800235e:	2b00      	cmp	r3, #0
 8002360:	f000 8098 	beq.w	8002494 <HAL_I2C_Init+0x148>
  __HAL_I2C_DISABLE(hi2c);
 8002364:	6823      	ldr	r3, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002366:	2224      	movs	r2, #36	@ 0x24
 8002368:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  __HAL_I2C_DISABLE(hi2c);
 800236c:	681a      	ldr	r2, [r3, #0]
 800236e:	f022 0201 	bic.w	r2, r2, #1
 8002372:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002374:	681a      	ldr	r2, [r3, #0]
 8002376:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800237a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800237c:	681a      	ldr	r2, [r3, #0]
 800237e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002382:	601a      	str	r2, [r3, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002384:	f000 fd2c 	bl	8002de0 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002388:	6865      	ldr	r5, [r4, #4]
 800238a:	4b4f      	ldr	r3, [pc, #316]	@ (80024c8 <HAL_I2C_Init+0x17c>)
 800238c:	429d      	cmp	r5, r3
 800238e:	d84f      	bhi.n	8002430 <HAL_I2C_Init+0xe4>
 8002390:	4b4e      	ldr	r3, [pc, #312]	@ (80024cc <HAL_I2C_Init+0x180>)
 8002392:	4298      	cmp	r0, r3
 8002394:	d97c      	bls.n	8002490 <HAL_I2C_Init+0x144>
  freqrange = I2C_FREQRANGE(pclk1);
 8002396:	4b4e      	ldr	r3, [pc, #312]	@ (80024d0 <HAL_I2C_Init+0x184>)
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002398:	006a      	lsls	r2, r5, #1
  freqrange = I2C_FREQRANGE(pclk1);
 800239a:	fba3 3500 	umull	r3, r5, r3, r0
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800239e:	1e43      	subs	r3, r0, #1
 80023a0:	fbb3 f3f2 	udiv	r3, r3, r2
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80023a4:	6822      	ldr	r2, [r4, #0]
 80023a6:	6851      	ldr	r1, [r2, #4]
 80023a8:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 80023ac:	ea41 4195 	orr.w	r1, r1, r5, lsr #18
 80023b0:	6051      	str	r1, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80023b2:	6a11      	ldr	r1, [r2, #32]
  freqrange = I2C_FREQRANGE(pclk1);
 80023b4:	ea4f 4c95 	mov.w	ip, r5, lsr #18
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80023b8:	f10c 0c01 	add.w	ip, ip, #1
 80023bc:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 80023c0:	ea41 010c 	orr.w	r1, r1, ip
 80023c4:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80023c6:	69d1      	ldr	r1, [r2, #28]
 80023c8:	f640 70fc 	movw	r0, #4092	@ 0xffc
 80023cc:	3301      	adds	r3, #1
 80023ce:	f421 414f 	bic.w	r1, r1, #52992	@ 0xcf00
 80023d2:	4203      	tst	r3, r0
 80023d4:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 80023d8:	d161      	bne.n	800249e <HAL_I2C_Init+0x152>
 80023da:	2304      	movs	r3, #4
 80023dc:	430b      	orrs	r3, r1
 80023de:	61d3      	str	r3, [r2, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80023e0:	e9d4 3007 	ldrd	r3, r0, [r4, #28]
 80023e4:	6811      	ldr	r1, [r2, #0]
 80023e6:	4303      	orrs	r3, r0
 80023e8:	f021 01c0 	bic.w	r1, r1, #192	@ 0xc0
 80023ec:	430b      	orrs	r3, r1
 80023ee:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80023f0:	6891      	ldr	r1, [r2, #8]
 80023f2:	e9d4 0303 	ldrd	r0, r3, [r4, #12]
 80023f6:	f421 4103 	bic.w	r1, r1, #33536	@ 0x8300
 80023fa:	4303      	orrs	r3, r0
 80023fc:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 8002400:	430b      	orrs	r3, r1
 8002402:	6093      	str	r3, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002404:	e9d4 3005 	ldrd	r3, r0, [r4, #20]
 8002408:	68d1      	ldr	r1, [r2, #12]
 800240a:	4303      	orrs	r3, r0
 800240c:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 8002410:	430b      	orrs	r3, r1
 8002412:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 8002414:	6811      	ldr	r1, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002416:	2300      	movs	r3, #0
  __HAL_I2C_ENABLE(hi2c);
 8002418:	f041 0101 	orr.w	r1, r1, #1
  hi2c->State = HAL_I2C_STATE_READY;
 800241c:	2020      	movs	r0, #32
  __HAL_I2C_ENABLE(hi2c);
 800241e:	6011      	str	r1, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002420:	6423      	str	r3, [r4, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002422:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002426:	6323      	str	r3, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002428:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  return HAL_OK;
 800242c:	4618      	mov	r0, r3
}
 800242e:	bd70      	pop	{r4, r5, r6, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002430:	4b28      	ldr	r3, [pc, #160]	@ (80024d4 <HAL_I2C_Init+0x188>)
 8002432:	4298      	cmp	r0, r3
 8002434:	d92c      	bls.n	8002490 <HAL_I2C_Init+0x144>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002436:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8002438:	4b25      	ldr	r3, [pc, #148]	@ (80024d0 <HAL_I2C_Init+0x184>)
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800243a:	4e27      	ldr	r6, [pc, #156]	@ (80024d8 <HAL_I2C_Init+0x18c>)
  freqrange = I2C_FREQRANGE(pclk1);
 800243c:	fba3 3c00 	umull	r3, ip, r3, r0
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002440:	1e43      	subs	r3, r0, #1
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002442:	6850      	ldr	r0, [r2, #4]
 8002444:	f020 003f 	bic.w	r0, r0, #63	@ 0x3f
 8002448:	ea40 409c 	orr.w	r0, r0, ip, lsr #18
 800244c:	6050      	str	r0, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 800244e:	ea4f 419c 	mov.w	r1, ip, lsr #18
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002452:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8002456:	fb00 f101 	mul.w	r1, r0, r1
 800245a:	fba6 6101 	umull	r6, r1, r6, r1
 800245e:	6a10      	ldr	r0, [r2, #32]
 8002460:	0989      	lsrs	r1, r1, #6
 8002462:	f020 003f 	bic.w	r0, r0, #63	@ 0x3f
 8002466:	3101      	adds	r1, #1
 8002468:	4301      	orrs	r1, r0
 800246a:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800246c:	69d1      	ldr	r1, [r2, #28]
 800246e:	68a0      	ldr	r0, [r4, #8]
 8002470:	f421 414f 	bic.w	r1, r1, #52992	@ 0xcf00
 8002474:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 8002478:	b9a0      	cbnz	r0, 80024a4 <HAL_I2C_Init+0x158>
 800247a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800247e:	fbb3 f3f5 	udiv	r3, r3, r5
 8002482:	3301      	adds	r3, #1
 8002484:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002488:	b1cb      	cbz	r3, 80024be <HAL_I2C_Init+0x172>
 800248a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800248e:	e7a5      	b.n	80023dc <HAL_I2C_Init+0x90>
    return HAL_ERROR;
 8002490:	2001      	movs	r0, #1
}
 8002492:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8002494:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_I2C_MspInit(hi2c);
 8002498:	f7ff fa4c 	bl	8001934 <HAL_I2C_MspInit>
 800249c:	e762      	b.n	8002364 <HAL_I2C_Init+0x18>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800249e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024a2:	e79b      	b.n	80023dc <HAL_I2C_Init+0x90>
 80024a4:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 80024a8:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 80024ac:	fbb3 f3f5 	udiv	r3, r3, r5
 80024b0:	3301      	adds	r3, #1
 80024b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024b6:	b113      	cbz	r3, 80024be <HAL_I2C_Init+0x172>
 80024b8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80024bc:	e78e      	b.n	80023dc <HAL_I2C_Init+0x90>
 80024be:	2301      	movs	r3, #1
 80024c0:	e78c      	b.n	80023dc <HAL_I2C_Init+0x90>
    return HAL_ERROR;
 80024c2:	2001      	movs	r0, #1
}
 80024c4:	4770      	bx	lr
 80024c6:	bf00      	nop
 80024c8:	000186a0 	.word	0x000186a0
 80024cc:	001e847f 	.word	0x001e847f
 80024d0:	431bde83 	.word	0x431bde83
 80024d4:	003d08ff 	.word	0x003d08ff
 80024d8:	10624dd3 	.word	0x10624dd3

080024dc <HAL_I2C_Mem_Read>:
{
 80024dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80024e0:	4604      	mov	r4, r0
 80024e2:	b086      	sub	sp, #24
 80024e4:	4699      	mov	r9, r3
 80024e6:	f8bd a03c 	ldrh.w	sl, [sp, #60]	@ 0x3c
 80024ea:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 80024ec:	460f      	mov	r7, r1
 80024ee:	4690      	mov	r8, r2
  uint32_t tickstart = HAL_GetTick();
 80024f0:	f7ff fc00 	bl	8001cf4 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 80024f4:	f894 303d 	ldrb.w	r3, [r4, #61]	@ 0x3d
 80024f8:	2b20      	cmp	r3, #32
 80024fa:	d004      	beq.n	8002506 <HAL_I2C_Mem_Read+0x2a>
      return HAL_BUSY;
 80024fc:	2702      	movs	r7, #2
}
 80024fe:	4638      	mov	r0, r7
 8002500:	b006      	add	sp, #24
 8002502:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002506:	4606      	mov	r6, r0
 8002508:	6820      	ldr	r0, [r4, #0]
 800250a:	6983      	ldr	r3, [r0, #24]
 800250c:	079b      	lsls	r3, r3, #30
 800250e:	d517      	bpl.n	8002540 <HAL_I2C_Mem_Read+0x64>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002510:	f7ff fbf0 	bl	8001cf4 <HAL_GetTick>
 8002514:	1b80      	subs	r0, r0, r6
 8002516:	2819      	cmp	r0, #25
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002518:	6820      	ldr	r0, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800251a:	d9f6      	bls.n	800250a <HAL_I2C_Mem_Read+0x2e>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800251c:	6983      	ldr	r3, [r0, #24]
 800251e:	43db      	mvns	r3, r3
 8002520:	f013 0302 	ands.w	r3, r3, #2
 8002524:	d1f1      	bne.n	800250a <HAL_I2C_Mem_Read+0x2e>
          hi2c->State             = HAL_I2C_STATE_READY;
 8002526:	2220      	movs	r2, #32
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002528:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800252a:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800252e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002532:	6c22      	ldr	r2, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8002534:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002538:	f042 0220 	orr.w	r2, r2, #32
 800253c:	6422      	str	r2, [r4, #64]	@ 0x40
          return HAL_ERROR;
 800253e:	e7dd      	b.n	80024fc <HAL_I2C_Mem_Read+0x20>
    __HAL_LOCK(hi2c);
 8002540:	f894 303c 	ldrb.w	r3, [r4, #60]	@ 0x3c
 8002544:	2b01      	cmp	r3, #1
 8002546:	d0d9      	beq.n	80024fc <HAL_I2C_Mem_Read+0x20>
 8002548:	2301      	movs	r3, #1
 800254a:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800254e:	6803      	ldr	r3, [r0, #0]
 8002550:	07d9      	lsls	r1, r3, #31
 8002552:	d561      	bpl.n	8002618 <HAL_I2C_Mem_Read+0x13c>
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002554:	4639      	mov	r1, r7
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002556:	6807      	ldr	r7, [r0, #0]
 8002558:	f427 6700 	bic.w	r7, r7, #2048	@ 0x800
 800255c:	6007      	str	r7, [r0, #0]
    hi2c->pBuffPtr    = pData;
 800255e:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8002560:	6260      	str	r0, [r4, #36]	@ 0x24
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002562:	2022      	movs	r0, #34	@ 0x22
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002564:	e9cd 5600 	strd	r5, r6, [sp]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002568:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800256c:	2040      	movs	r0, #64	@ 0x40
 800256e:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002572:	2000      	movs	r0, #0
 8002574:	6420      	str	r0, [r4, #64]	@ 0x40
    hi2c->XferCount   = Size;
 8002576:	f8a4 a02a 	strh.w	sl, [r4, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800257a:	8d60      	ldrh	r0, [r4, #42]	@ 0x2a
 800257c:	8520      	strh	r0, [r4, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800257e:	488b      	ldr	r0, [pc, #556]	@ (80027ac <HAL_I2C_Mem_Read+0x2d0>)
 8002580:	62e0      	str	r0, [r4, #44]	@ 0x2c
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002582:	464b      	mov	r3, r9
 8002584:	4642      	mov	r2, r8
 8002586:	4620      	mov	r0, r4
 8002588:	f7ff fdd4 	bl	8002134 <I2C_RequestMemoryRead>
 800258c:	4607      	mov	r7, r0
 800258e:	2800      	cmp	r0, #0
 8002590:	d13d      	bne.n	800260e <HAL_I2C_Mem_Read+0x132>
    if (hi2c->XferSize == 0U)
 8002592:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002594:	6823      	ldr	r3, [r4, #0]
    if (hi2c->XferSize == 0U)
 8002596:	2a00      	cmp	r2, #0
 8002598:	d143      	bne.n	8002622 <HAL_I2C_Mem_Read+0x146>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800259a:	9002      	str	r0, [sp, #8]
 800259c:	695a      	ldr	r2, [r3, #20]
 800259e:	9202      	str	r2, [sp, #8]
 80025a0:	699a      	ldr	r2, [r3, #24]
 80025a2:	9202      	str	r2, [sp, #8]
 80025a4:	9a02      	ldr	r2, [sp, #8]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025a6:	681a      	ldr	r2, [r3, #0]
 80025a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80025ac:	601a      	str	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80025ae:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80025b0:	2220      	movs	r2, #32
 80025b2:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
    __HAL_UNLOCK(hi2c);
 80025b6:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80025ba:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    return HAL_OK;
 80025be:	e79e      	b.n	80024fe <HAL_I2C_Mem_Read+0x22>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80025c0:	695a      	ldr	r2, [r3, #20]
 80025c2:	0652      	lsls	r2, r2, #25
 80025c4:	f100 80ca 	bmi.w	800275c <HAL_I2C_Mem_Read+0x280>
 80025c8:	2d00      	cmp	r5, #0
 80025ca:	f000 80c3 	beq.w	8002754 <HAL_I2C_Mem_Read+0x278>
 80025ce:	e00d      	b.n	80025ec <HAL_I2C_Mem_Read+0x110>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025d0:	f7ff fb90 	bl	8001cf4 <HAL_GetTick>
 80025d4:	1b80      	subs	r0, r0, r6
 80025d6:	4285      	cmp	r5, r0
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80025d8:	6823      	ldr	r3, [r4, #0]
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025da:	d203      	bcs.n	80025e4 <HAL_I2C_Mem_Read+0x108>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80025dc:	695a      	ldr	r2, [r3, #20]
 80025de:	0651      	lsls	r1, r2, #25
 80025e0:	f140 8081 	bpl.w	80026e6 <HAL_I2C_Mem_Read+0x20a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80025e4:	695a      	ldr	r2, [r3, #20]
 80025e6:	0652      	lsls	r2, r2, #25
 80025e8:	f100 80b8 	bmi.w	800275c <HAL_I2C_Mem_Read+0x280>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80025ec:	695a      	ldr	r2, [r3, #20]
 80025ee:	06d0      	lsls	r0, r2, #27
 80025f0:	d5ee      	bpl.n	80025d0 <HAL_I2C_Mem_Read+0xf4>
      hi2c->PreviousState       = I2C_STATE_NONE;
 80025f2:	2200      	movs	r2, #0
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80025f4:	f06f 0010 	mvn.w	r0, #16
      hi2c->State               = HAL_I2C_STATE_READY;
 80025f8:	2120      	movs	r1, #32
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80025fa:	6158      	str	r0, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 80025fc:	6322      	str	r2, [r4, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80025fe:	f884 103d 	strb.w	r1, [r4, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002602:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002606:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002608:	6423      	str	r3, [r4, #64]	@ 0x40
      __HAL_UNLOCK(hi2c);
 800260a:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
      return HAL_ERROR;
 800260e:	2701      	movs	r7, #1
}
 8002610:	4638      	mov	r0, r7
 8002612:	b006      	add	sp, #24
 8002614:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      __HAL_I2C_ENABLE(hi2c);
 8002618:	6803      	ldr	r3, [r0, #0]
 800261a:	f043 0301 	orr.w	r3, r3, #1
 800261e:	6003      	str	r3, [r0, #0]
 8002620:	e798      	b.n	8002554 <HAL_I2C_Mem_Read+0x78>
    else if (hi2c->XferSize == 1U)
 8002622:	2a01      	cmp	r2, #1
 8002624:	f000 8118 	beq.w	8002858 <HAL_I2C_Mem_Read+0x37c>
    else if (hi2c->XferSize == 2U)
 8002628:	2a02      	cmp	r2, #2
 800262a:	d07b      	beq.n	8002724 <HAL_I2C_Mem_Read+0x248>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800262c:	9005      	str	r0, [sp, #20]
 800262e:	6959      	ldr	r1, [r3, #20]
 8002630:	9105      	str	r1, [sp, #20]
 8002632:	6999      	ldr	r1, [r3, #24]
 8002634:	9105      	str	r1, [sp, #20]
 8002636:	9905      	ldr	r1, [sp, #20]
      if (hi2c->XferSize <= 3U)
 8002638:	2a03      	cmp	r2, #3
 800263a:	d8c1      	bhi.n	80025c0 <HAL_I2C_Mem_Read+0xe4>
        if (hi2c->XferSize == 1U)
 800263c:	2a01      	cmp	r2, #1
 800263e:	f000 80e0 	beq.w	8002802 <HAL_I2C_Mem_Read+0x326>
        else if (hi2c->XferSize == 2U)
 8002642:	2a02      	cmp	r2, #2
 8002644:	f000 80b4 	beq.w	80027b0 <HAL_I2C_Mem_Read+0x2d4>
 8002648:	1c68      	adds	r0, r5, #1
 800264a:	d13e      	bne.n	80026ca <HAL_I2C_Mem_Read+0x1ee>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800264c:	695a      	ldr	r2, [r3, #20]
 800264e:	0751      	lsls	r1, r2, #29
 8002650:	d5fc      	bpl.n	800264c <HAL_I2C_Mem_Read+0x170>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002652:	681a      	ldr	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002654:	6a61      	ldr	r1, [r4, #36]	@ 0x24
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002656:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800265a:	601a      	str	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800265c:	691b      	ldr	r3, [r3, #16]
 800265e:	700b      	strb	r3, [r1, #0]
          hi2c->XferCount--;
 8002660:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
          hi2c->pBuffPtr++;
 8002662:	6a61      	ldr	r1, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 8002664:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 8002666:	3b01      	subs	r3, #1
          hi2c->XferSize--;
 8002668:	3a01      	subs	r2, #1
          hi2c->pBuffPtr++;
 800266a:	3101      	adds	r1, #1
          hi2c->XferCount--;
 800266c:	b29b      	uxth	r3, r3
 800266e:	1c68      	adds	r0, r5, #1
          hi2c->XferSize--;
 8002670:	8522      	strh	r2, [r4, #40]	@ 0x28
          hi2c->pBuffPtr++;
 8002672:	6261      	str	r1, [r4, #36]	@ 0x24
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002674:	6822      	ldr	r2, [r4, #0]
          hi2c->XferCount--;
 8002676:	8563      	strh	r3, [r4, #42]	@ 0x2a
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
 8002678:	d144      	bne.n	8002704 <HAL_I2C_Mem_Read+0x228>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800267a:	6953      	ldr	r3, [r2, #20]
 800267c:	0758      	lsls	r0, r3, #29
 800267e:	d5fc      	bpl.n	800267a <HAL_I2C_Mem_Read+0x19e>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002680:	6813      	ldr	r3, [r2, #0]
 8002682:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002686:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002688:	6913      	ldr	r3, [r2, #16]
 800268a:	700b      	strb	r3, [r1, #0]
          hi2c->XferCount--;
 800268c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
          hi2c->XferSize--;
 800268e:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
          hi2c->pBuffPtr++;
 8002690:	6a60      	ldr	r0, [r4, #36]	@ 0x24
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002692:	6821      	ldr	r1, [r4, #0]
          hi2c->XferCount--;
 8002694:	3b01      	subs	r3, #1
 8002696:	b29b      	uxth	r3, r3
 8002698:	8563      	strh	r3, [r4, #42]	@ 0x2a
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800269a:	6909      	ldr	r1, [r1, #16]
          hi2c->XferSize--;
 800269c:	1e53      	subs	r3, r2, #1
          hi2c->pBuffPtr++;
 800269e:	f100 0c01 	add.w	ip, r0, #1
          hi2c->XferSize--;
 80026a2:	8523      	strh	r3, [r4, #40]	@ 0x28
          hi2c->pBuffPtr++;
 80026a4:	f8c4 c024 	str.w	ip, [r4, #36]	@ 0x24
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026a8:	7041      	strb	r1, [r0, #1]
          hi2c->XferSize--;
 80026aa:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 80026ac:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
          hi2c->pBuffPtr++;
 80026ae:	6a61      	ldr	r1, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 80026b0:	3a01      	subs	r2, #1
          hi2c->XferCount--;
 80026b2:	3b01      	subs	r3, #1
          hi2c->pBuffPtr++;
 80026b4:	3101      	adds	r1, #1
          hi2c->XferSize--;
 80026b6:	b292      	uxth	r2, r2
          hi2c->XferCount--;
 80026b8:	b29b      	uxth	r3, r3
          hi2c->pBuffPtr++;
 80026ba:	6261      	str	r1, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 80026bc:	8522      	strh	r2, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 80026be:	8563      	strh	r3, [r4, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80026c0:	2a00      	cmp	r2, #0
 80026c2:	f43f af74 	beq.w	80025ae <HAL_I2C_Mem_Read+0xd2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80026c6:	6823      	ldr	r3, [r4, #0]
 80026c8:	e7b6      	b.n	8002638 <HAL_I2C_Mem_Read+0x15c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80026ca:	695a      	ldr	r2, [r3, #20]
 80026cc:	0752      	lsls	r2, r2, #29
 80026ce:	d4c0      	bmi.n	8002652 <HAL_I2C_Mem_Read+0x176>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026d0:	f7ff fb10 	bl	8001cf4 <HAL_GetTick>
 80026d4:	1b80      	subs	r0, r0, r6
 80026d6:	4285      	cmp	r5, r0
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80026d8:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026da:	d301      	bcc.n	80026e0 <HAL_I2C_Mem_Read+0x204>
 80026dc:	2d00      	cmp	r5, #0
 80026de:	d1f4      	bne.n	80026ca <HAL_I2C_Mem_Read+0x1ee>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80026e0:	695a      	ldr	r2, [r3, #20]
 80026e2:	0752      	lsls	r2, r2, #29
 80026e4:	d4f1      	bmi.n	80026ca <HAL_I2C_Mem_Read+0x1ee>
        hi2c->PreviousState       = I2C_STATE_NONE;
 80026e6:	2200      	movs	r2, #0
        hi2c->State               = HAL_I2C_STATE_READY;
 80026e8:	2320      	movs	r3, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 80026ea:	6322      	str	r2, [r4, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80026ec:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80026f0:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80026f4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 80026f6:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80026fa:	f043 0320 	orr.w	r3, r3, #32
 80026fe:	6423      	str	r3, [r4, #64]	@ 0x40
      return HAL_ERROR;
 8002700:	2701      	movs	r7, #1
 8002702:	e785      	b.n	8002610 <HAL_I2C_Mem_Read+0x134>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002704:	6953      	ldr	r3, [r2, #20]
 8002706:	075b      	lsls	r3, r3, #29
 8002708:	f100 80a4 	bmi.w	8002854 <HAL_I2C_Mem_Read+0x378>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800270c:	f7ff faf2 	bl	8001cf4 <HAL_GetTick>
 8002710:	1b80      	subs	r0, r0, r6
 8002712:	4285      	cmp	r5, r0
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002714:	6822      	ldr	r2, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002716:	d301      	bcc.n	800271c <HAL_I2C_Mem_Read+0x240>
 8002718:	2d00      	cmp	r5, #0
 800271a:	d1f3      	bne.n	8002704 <HAL_I2C_Mem_Read+0x228>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800271c:	6953      	ldr	r3, [r2, #20]
 800271e:	075b      	lsls	r3, r3, #29
 8002720:	d4f0      	bmi.n	8002704 <HAL_I2C_Mem_Read+0x228>
 8002722:	e7e0      	b.n	80026e6 <HAL_I2C_Mem_Read+0x20a>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002724:	6819      	ldr	r1, [r3, #0]
 8002726:	f421 6180 	bic.w	r1, r1, #1024	@ 0x400
 800272a:	6019      	str	r1, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800272c:	6819      	ldr	r1, [r3, #0]
 800272e:	f441 6100 	orr.w	r1, r1, #2048	@ 0x800
 8002732:	6019      	str	r1, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002734:	9004      	str	r0, [sp, #16]
 8002736:	6959      	ldr	r1, [r3, #20]
 8002738:	9104      	str	r1, [sp, #16]
 800273a:	6999      	ldr	r1, [r3, #24]
 800273c:	9104      	str	r1, [sp, #16]
 800273e:	9904      	ldr	r1, [sp, #16]
 8002740:	e77a      	b.n	8002638 <HAL_I2C_Mem_Read+0x15c>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002742:	f7ff fad7 	bl	8001cf4 <HAL_GetTick>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002746:	6823      	ldr	r3, [r4, #0]
 8002748:	695a      	ldr	r2, [r3, #20]
 800274a:	0651      	lsls	r1, r2, #25
 800274c:	d5cb      	bpl.n	80026e6 <HAL_I2C_Mem_Read+0x20a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800274e:	695a      	ldr	r2, [r3, #20]
 8002750:	0652      	lsls	r2, r2, #25
 8002752:	d403      	bmi.n	800275c <HAL_I2C_Mem_Read+0x280>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002754:	695a      	ldr	r2, [r3, #20]
 8002756:	06d0      	lsls	r0, r2, #27
 8002758:	d5f3      	bpl.n	8002742 <HAL_I2C_Mem_Read+0x266>
 800275a:	e74a      	b.n	80025f2 <HAL_I2C_Mem_Read+0x116>
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800275c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800275e:	691b      	ldr	r3, [r3, #16]
 8002760:	7013      	strb	r3, [r2, #0]
        hi2c->XferCount--;
 8002762:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002764:	6821      	ldr	r1, [r4, #0]
        hi2c->XferSize--;
 8002766:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
        hi2c->pBuffPtr++;
 8002768:	6a60      	ldr	r0, [r4, #36]	@ 0x24
        hi2c->XferCount--;
 800276a:	3b01      	subs	r3, #1
 800276c:	b29b      	uxth	r3, r3
 800276e:	8563      	strh	r3, [r4, #42]	@ 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002770:	694b      	ldr	r3, [r1, #20]
        hi2c->XferSize--;
 8002772:	3a01      	subs	r2, #1
 8002774:	b292      	uxth	r2, r2
        hi2c->pBuffPtr++;
 8002776:	f100 0c01 	add.w	ip, r0, #1
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800277a:	075b      	lsls	r3, r3, #29
        hi2c->XferSize--;
 800277c:	8522      	strh	r2, [r4, #40]	@ 0x28
        hi2c->pBuffPtr++;
 800277e:	f8c4 c024 	str.w	ip, [r4, #36]	@ 0x24
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002782:	d59d      	bpl.n	80026c0 <HAL_I2C_Mem_Read+0x1e4>
          if (hi2c->XferSize == 3U)
 8002784:	2a03      	cmp	r2, #3
 8002786:	d103      	bne.n	8002790 <HAL_I2C_Mem_Read+0x2b4>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002788:	680b      	ldr	r3, [r1, #0]
 800278a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800278e:	600b      	str	r3, [r1, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002790:	690b      	ldr	r3, [r1, #16]
 8002792:	7043      	strb	r3, [r0, #1]
          hi2c->pBuffPtr++;
 8002794:	6a63      	ldr	r3, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 8002796:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
          hi2c->pBuffPtr++;
 8002798:	3301      	adds	r3, #1
 800279a:	6263      	str	r3, [r4, #36]	@ 0x24
          hi2c->XferCount--;
 800279c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
          hi2c->XferSize--;
 800279e:	3a01      	subs	r2, #1
          hi2c->XferCount--;
 80027a0:	3b01      	subs	r3, #1
          hi2c->XferSize--;
 80027a2:	b292      	uxth	r2, r2
          hi2c->XferCount--;
 80027a4:	b29b      	uxth	r3, r3
          hi2c->XferSize--;
 80027a6:	8522      	strh	r2, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 80027a8:	8563      	strh	r3, [r4, #42]	@ 0x2a
 80027aa:	e789      	b.n	80026c0 <HAL_I2C_Mem_Read+0x1e4>
 80027ac:	ffff0000 	.word	0xffff0000
 80027b0:	1c6a      	adds	r2, r5, #1
 80027b2:	d117      	bne.n	80027e4 <HAL_I2C_Mem_Read+0x308>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80027b4:	695a      	ldr	r2, [r3, #20]
 80027b6:	0750      	lsls	r0, r2, #29
 80027b8:	d5fc      	bpl.n	80027b4 <HAL_I2C_Mem_Read+0x2d8>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027ba:	681a      	ldr	r2, [r3, #0]
 80027bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80027c0:	601a      	str	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027c2:	691a      	ldr	r2, [r3, #16]
 80027c4:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80027c6:	701a      	strb	r2, [r3, #0]
          hi2c->XferCount--;
 80027c8:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
          hi2c->pBuffPtr++;
 80027ca:	6a62      	ldr	r2, [r4, #36]	@ 0x24
          hi2c->XferCount--;
 80027cc:	3b01      	subs	r3, #1
 80027ce:	b29b      	uxth	r3, r3
 80027d0:	8563      	strh	r3, [r4, #42]	@ 0x2a
          hi2c->XferSize--;
 80027d2:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 80027d4:	3b01      	subs	r3, #1
 80027d6:	8523      	strh	r3, [r4, #40]	@ 0x28
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027d8:	6823      	ldr	r3, [r4, #0]
          hi2c->pBuffPtr++;
 80027da:	1c51      	adds	r1, r2, #1
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027dc:	691b      	ldr	r3, [r3, #16]
          hi2c->pBuffPtr++;
 80027de:	6261      	str	r1, [r4, #36]	@ 0x24
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027e0:	7053      	strb	r3, [r2, #1]
          hi2c->pBuffPtr++;
 80027e2:	e7d7      	b.n	8002794 <HAL_I2C_Mem_Read+0x2b8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80027e4:	695a      	ldr	r2, [r3, #20]
 80027e6:	0751      	lsls	r1, r2, #29
 80027e8:	d4e7      	bmi.n	80027ba <HAL_I2C_Mem_Read+0x2de>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027ea:	f7ff fa83 	bl	8001cf4 <HAL_GetTick>
 80027ee:	1b80      	subs	r0, r0, r6
 80027f0:	4285      	cmp	r5, r0
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80027f2:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027f4:	d301      	bcc.n	80027fa <HAL_I2C_Mem_Read+0x31e>
 80027f6:	2d00      	cmp	r5, #0
 80027f8:	d1f4      	bne.n	80027e4 <HAL_I2C_Mem_Read+0x308>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80027fa:	695a      	ldr	r2, [r3, #20]
 80027fc:	0751      	lsls	r1, r2, #29
 80027fe:	d4f1      	bmi.n	80027e4 <HAL_I2C_Mem_Read+0x308>
 8002800:	e771      	b.n	80026e6 <HAL_I2C_Mem_Read+0x20a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002802:	695a      	ldr	r2, [r3, #20]
 8002804:	0650      	lsls	r0, r2, #25
 8002806:	d421      	bmi.n	800284c <HAL_I2C_Mem_Read+0x370>
 8002808:	b1e5      	cbz	r5, 8002844 <HAL_I2C_Mem_Read+0x368>
 800280a:	e00c      	b.n	8002826 <HAL_I2C_Mem_Read+0x34a>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800280c:	f7ff fa72 	bl	8001cf4 <HAL_GetTick>
 8002810:	1b80      	subs	r0, r0, r6
 8002812:	42a8      	cmp	r0, r5
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002814:	6823      	ldr	r3, [r4, #0]
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002816:	d903      	bls.n	8002820 <HAL_I2C_Mem_Read+0x344>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002818:	695a      	ldr	r2, [r3, #20]
 800281a:	0652      	lsls	r2, r2, #25
 800281c:	f57f af63 	bpl.w	80026e6 <HAL_I2C_Mem_Read+0x20a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002820:	695a      	ldr	r2, [r3, #20]
 8002822:	0650      	lsls	r0, r2, #25
 8002824:	d412      	bmi.n	800284c <HAL_I2C_Mem_Read+0x370>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002826:	695a      	ldr	r2, [r3, #20]
 8002828:	06d1      	lsls	r1, r2, #27
 800282a:	f53f aee2 	bmi.w	80025f2 <HAL_I2C_Mem_Read+0x116>
 800282e:	e7ed      	b.n	800280c <HAL_I2C_Mem_Read+0x330>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002830:	f7ff fa60 	bl	8001cf4 <HAL_GetTick>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002834:	6823      	ldr	r3, [r4, #0]
 8002836:	695a      	ldr	r2, [r3, #20]
 8002838:	0652      	lsls	r2, r2, #25
 800283a:	f57f af54 	bpl.w	80026e6 <HAL_I2C_Mem_Read+0x20a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800283e:	695a      	ldr	r2, [r3, #20]
 8002840:	0650      	lsls	r0, r2, #25
 8002842:	d403      	bmi.n	800284c <HAL_I2C_Mem_Read+0x370>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002844:	695a      	ldr	r2, [r3, #20]
 8002846:	06d1      	lsls	r1, r2, #27
 8002848:	d5f2      	bpl.n	8002830 <HAL_I2C_Mem_Read+0x354>
 800284a:	e6d2      	b.n	80025f2 <HAL_I2C_Mem_Read+0x116>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800284c:	691a      	ldr	r2, [r3, #16]
 800284e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002850:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8002852:	e79f      	b.n	8002794 <HAL_I2C_Mem_Read+0x2b8>
 8002854:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8002856:	e713      	b.n	8002680 <HAL_I2C_Mem_Read+0x1a4>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002858:	6819      	ldr	r1, [r3, #0]
 800285a:	f421 6180 	bic.w	r1, r1, #1024	@ 0x400
 800285e:	6019      	str	r1, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002860:	9003      	str	r0, [sp, #12]
 8002862:	6959      	ldr	r1, [r3, #20]
 8002864:	9103      	str	r1, [sp, #12]
 8002866:	6999      	ldr	r1, [r3, #24]
 8002868:	9103      	str	r1, [sp, #12]
 800286a:	9903      	ldr	r1, [sp, #12]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800286c:	6819      	ldr	r1, [r3, #0]
 800286e:	f441 7100 	orr.w	r1, r1, #512	@ 0x200
 8002872:	6019      	str	r1, [r3, #0]
 8002874:	e6e0      	b.n	8002638 <HAL_I2C_Mem_Read+0x15c>
 8002876:	bf00      	nop

08002878 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002878:	2800      	cmp	r0, #0
 800287a:	f000 81d8 	beq.w	8002c2e <HAL_RCC_OscConfig+0x3b6>
{
 800287e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002882:	6803      	ldr	r3, [r0, #0]
 8002884:	07dd      	lsls	r5, r3, #31
{
 8002886:	b082      	sub	sp, #8
 8002888:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800288a:	d52f      	bpl.n	80028ec <HAL_RCC_OscConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800288c:	499d      	ldr	r1, [pc, #628]	@ (8002b04 <HAL_RCC_OscConfig+0x28c>)
 800288e:	688a      	ldr	r2, [r1, #8]
 8002890:	f002 020c 	and.w	r2, r2, #12
 8002894:	2a04      	cmp	r2, #4
 8002896:	f000 80ec 	beq.w	8002a72 <HAL_RCC_OscConfig+0x1fa>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800289a:	688a      	ldr	r2, [r1, #8]
 800289c:	f002 020c 	and.w	r2, r2, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80028a0:	2a08      	cmp	r2, #8
 80028a2:	f000 80e2 	beq.w	8002a6a <HAL_RCC_OscConfig+0x1f2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028a6:	6863      	ldr	r3, [r4, #4]
 80028a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028ac:	f000 80eb 	beq.w	8002a86 <HAL_RCC_OscConfig+0x20e>
 80028b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80028b4:	f000 8173 	beq.w	8002b9e <HAL_RCC_OscConfig+0x326>
 80028b8:	4d92      	ldr	r5, [pc, #584]	@ (8002b04 <HAL_RCC_OscConfig+0x28c>)
 80028ba:	682a      	ldr	r2, [r5, #0]
 80028bc:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80028c0:	602a      	str	r2, [r5, #0]
 80028c2:	682a      	ldr	r2, [r5, #0]
 80028c4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80028c8:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	f040 80e0 	bne.w	8002a90 <HAL_RCC_OscConfig+0x218>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028d0:	f7ff fa10 	bl	8001cf4 <HAL_GetTick>
 80028d4:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028d6:	e005      	b.n	80028e4 <HAL_RCC_OscConfig+0x6c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028d8:	f7ff fa0c 	bl	8001cf4 <HAL_GetTick>
 80028dc:	1b80      	subs	r0, r0, r6
 80028de:	2864      	cmp	r0, #100	@ 0x64
 80028e0:	f200 8100 	bhi.w	8002ae4 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028e4:	682b      	ldr	r3, [r5, #0]
 80028e6:	039f      	lsls	r7, r3, #14
 80028e8:	d4f6      	bmi.n	80028d8 <HAL_RCC_OscConfig+0x60>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028ea:	6823      	ldr	r3, [r4, #0]
 80028ec:	079d      	lsls	r5, r3, #30
 80028ee:	d528      	bpl.n	8002942 <HAL_RCC_OscConfig+0xca>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80028f0:	4a84      	ldr	r2, [pc, #528]	@ (8002b04 <HAL_RCC_OscConfig+0x28c>)
 80028f2:	6891      	ldr	r1, [r2, #8]
 80028f4:	f011 0f0c 	tst.w	r1, #12
 80028f8:	f000 809b 	beq.w	8002a32 <HAL_RCC_OscConfig+0x1ba>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80028fc:	6891      	ldr	r1, [r2, #8]
 80028fe:	f001 010c 	and.w	r1, r1, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002902:	2908      	cmp	r1, #8
 8002904:	f000 8091 	beq.w	8002a2a <HAL_RCC_OscConfig+0x1b2>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002908:	68e3      	ldr	r3, [r4, #12]
 800290a:	2b00      	cmp	r3, #0
 800290c:	f000 810c 	beq.w	8002b28 <HAL_RCC_OscConfig+0x2b0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002910:	4b7d      	ldr	r3, [pc, #500]	@ (8002b08 <HAL_RCC_OscConfig+0x290>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002912:	4e7c      	ldr	r6, [pc, #496]	@ (8002b04 <HAL_RCC_OscConfig+0x28c>)
        __HAL_RCC_HSI_ENABLE();
 8002914:	2201      	movs	r2, #1
 8002916:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002918:	f7ff f9ec 	bl	8001cf4 <HAL_GetTick>
 800291c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800291e:	e005      	b.n	800292c <HAL_RCC_OscConfig+0xb4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002920:	f7ff f9e8 	bl	8001cf4 <HAL_GetTick>
 8002924:	1b40      	subs	r0, r0, r5
 8002926:	2802      	cmp	r0, #2
 8002928:	f200 80dc 	bhi.w	8002ae4 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800292c:	6833      	ldr	r3, [r6, #0]
 800292e:	079f      	lsls	r7, r3, #30
 8002930:	d5f6      	bpl.n	8002920 <HAL_RCC_OscConfig+0xa8>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002932:	6833      	ldr	r3, [r6, #0]
 8002934:	6922      	ldr	r2, [r4, #16]
 8002936:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800293a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800293e:	6033      	str	r3, [r6, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002940:	6823      	ldr	r3, [r4, #0]
 8002942:	071a      	lsls	r2, r3, #28
 8002944:	d45c      	bmi.n	8002a00 <HAL_RCC_OscConfig+0x188>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002946:	075d      	lsls	r5, r3, #29
 8002948:	d53a      	bpl.n	80029c0 <HAL_RCC_OscConfig+0x148>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800294a:	4a6e      	ldr	r2, [pc, #440]	@ (8002b04 <HAL_RCC_OscConfig+0x28c>)
 800294c:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800294e:	f013 5380 	ands.w	r3, r3, #268435456	@ 0x10000000
 8002952:	f040 8088 	bne.w	8002a66 <HAL_RCC_OscConfig+0x1ee>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002956:	9301      	str	r3, [sp, #4]
 8002958:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800295a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800295e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002960:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8002962:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002966:	9301      	str	r3, [sp, #4]
 8002968:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800296a:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800296c:	4e67      	ldr	r6, [pc, #412]	@ (8002b0c <HAL_RCC_OscConfig+0x294>)
 800296e:	6833      	ldr	r3, [r6, #0]
 8002970:	05d8      	lsls	r0, r3, #23
 8002972:	f140 80a7 	bpl.w	8002ac4 <HAL_RCC_OscConfig+0x24c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002976:	68a3      	ldr	r3, [r4, #8]
 8002978:	2b01      	cmp	r3, #1
 800297a:	f000 80b7 	beq.w	8002aec <HAL_RCC_OscConfig+0x274>
 800297e:	2b05      	cmp	r3, #5
 8002980:	f000 811d 	beq.w	8002bbe <HAL_RCC_OscConfig+0x346>
 8002984:	4e5f      	ldr	r6, [pc, #380]	@ (8002b04 <HAL_RCC_OscConfig+0x28c>)
 8002986:	6f32      	ldr	r2, [r6, #112]	@ 0x70
 8002988:	f022 0201 	bic.w	r2, r2, #1
 800298c:	6732      	str	r2, [r6, #112]	@ 0x70
 800298e:	6f32      	ldr	r2, [r6, #112]	@ 0x70
 8002990:	f022 0204 	bic.w	r2, r2, #4
 8002994:	6732      	str	r2, [r6, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002996:	2b00      	cmp	r3, #0
 8002998:	f040 80ad 	bne.w	8002af6 <HAL_RCC_OscConfig+0x27e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800299c:	f7ff f9aa 	bl	8001cf4 <HAL_GetTick>

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029a0:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 80029a4:	4607      	mov	r7, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029a6:	e005      	b.n	80029b4 <HAL_RCC_OscConfig+0x13c>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029a8:	f7ff f9a4 	bl	8001cf4 <HAL_GetTick>
 80029ac:	1bc0      	subs	r0, r0, r7
 80029ae:	4540      	cmp	r0, r8
 80029b0:	f200 8098 	bhi.w	8002ae4 <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029b4:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 80029b6:	079b      	lsls	r3, r3, #30
 80029b8:	d4f6      	bmi.n	80029a8 <HAL_RCC_OscConfig+0x130>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80029ba:	2d00      	cmp	r5, #0
 80029bc:	f040 80f9 	bne.w	8002bb2 <HAL_RCC_OscConfig+0x33a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029c0:	69a3      	ldr	r3, [r4, #24]
 80029c2:	b1cb      	cbz	r3, 80029f8 <HAL_RCC_OscConfig+0x180>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80029c4:	4d4f      	ldr	r5, [pc, #316]	@ (8002b04 <HAL_RCC_OscConfig+0x28c>)
 80029c6:	68aa      	ldr	r2, [r5, #8]
 80029c8:	f002 020c 	and.w	r2, r2, #12
 80029cc:	2a08      	cmp	r2, #8
 80029ce:	f000 80bc 	beq.w	8002b4a <HAL_RCC_OscConfig+0x2d2>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029d2:	2b02      	cmp	r3, #2
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029d4:	4b4c      	ldr	r3, [pc, #304]	@ (8002b08 <HAL_RCC_OscConfig+0x290>)
 80029d6:	f04f 0200 	mov.w	r2, #0
 80029da:	661a      	str	r2, [r3, #96]	@ 0x60
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029dc:	f000 80f9 	beq.w	8002bd2 <HAL_RCC_OscConfig+0x35a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029e0:	f7ff f988 	bl	8001cf4 <HAL_GetTick>
 80029e4:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029e6:	e004      	b.n	80029f2 <HAL_RCC_OscConfig+0x17a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029e8:	f7ff f984 	bl	8001cf4 <HAL_GetTick>
 80029ec:	1b00      	subs	r0, r0, r4
 80029ee:	2802      	cmp	r0, #2
 80029f0:	d878      	bhi.n	8002ae4 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029f2:	682b      	ldr	r3, [r5, #0]
 80029f4:	019b      	lsls	r3, r3, #6
 80029f6:	d4f7      	bmi.n	80029e8 <HAL_RCC_OscConfig+0x170>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 80029f8:	2000      	movs	r0, #0
}
 80029fa:	b002      	add	sp, #8
 80029fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002a00:	6963      	ldr	r3, [r4, #20]
 8002a02:	b1fb      	cbz	r3, 8002a44 <HAL_RCC_OscConfig+0x1cc>
      __HAL_RCC_LSI_ENABLE();
 8002a04:	4b40      	ldr	r3, [pc, #256]	@ (8002b08 <HAL_RCC_OscConfig+0x290>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a06:	4e3f      	ldr	r6, [pc, #252]	@ (8002b04 <HAL_RCC_OscConfig+0x28c>)
      __HAL_RCC_LSI_ENABLE();
 8002a08:	2201      	movs	r2, #1
 8002a0a:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80
      tickstart = HAL_GetTick();
 8002a0e:	f7ff f971 	bl	8001cf4 <HAL_GetTick>
 8002a12:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a14:	e004      	b.n	8002a20 <HAL_RCC_OscConfig+0x1a8>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a16:	f7ff f96d 	bl	8001cf4 <HAL_GetTick>
 8002a1a:	1b40      	subs	r0, r0, r5
 8002a1c:	2802      	cmp	r0, #2
 8002a1e:	d861      	bhi.n	8002ae4 <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a20:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 8002a22:	079b      	lsls	r3, r3, #30
 8002a24:	d5f7      	bpl.n	8002a16 <HAL_RCC_OscConfig+0x19e>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a26:	6823      	ldr	r3, [r4, #0]
 8002a28:	e78d      	b.n	8002946 <HAL_RCC_OscConfig+0xce>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a2a:	6852      	ldr	r2, [r2, #4]
 8002a2c:	0251      	lsls	r1, r2, #9
 8002a2e:	f53f af6b 	bmi.w	8002908 <HAL_RCC_OscConfig+0x90>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a32:	4a34      	ldr	r2, [pc, #208]	@ (8002b04 <HAL_RCC_OscConfig+0x28c>)
 8002a34:	6812      	ldr	r2, [r2, #0]
 8002a36:	0792      	lsls	r2, r2, #30
 8002a38:	d538      	bpl.n	8002aac <HAL_RCC_OscConfig+0x234>
 8002a3a:	68e2      	ldr	r2, [r4, #12]
 8002a3c:	2a01      	cmp	r2, #1
 8002a3e:	d035      	beq.n	8002aac <HAL_RCC_OscConfig+0x234>
    return HAL_ERROR;
 8002a40:	2001      	movs	r0, #1
 8002a42:	e7da      	b.n	80029fa <HAL_RCC_OscConfig+0x182>
      __HAL_RCC_LSI_DISABLE();
 8002a44:	4a30      	ldr	r2, [pc, #192]	@ (8002b08 <HAL_RCC_OscConfig+0x290>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a46:	4e2f      	ldr	r6, [pc, #188]	@ (8002b04 <HAL_RCC_OscConfig+0x28c>)
      __HAL_RCC_LSI_DISABLE();
 8002a48:	f8c2 3e80 	str.w	r3, [r2, #3712]	@ 0xe80
      tickstart = HAL_GetTick();
 8002a4c:	f7ff f952 	bl	8001cf4 <HAL_GetTick>
 8002a50:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a52:	e004      	b.n	8002a5e <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a54:	f7ff f94e 	bl	8001cf4 <HAL_GetTick>
 8002a58:	1b40      	subs	r0, r0, r5
 8002a5a:	2802      	cmp	r0, #2
 8002a5c:	d842      	bhi.n	8002ae4 <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a5e:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 8002a60:	079f      	lsls	r7, r3, #30
 8002a62:	d4f7      	bmi.n	8002a54 <HAL_RCC_OscConfig+0x1dc>
 8002a64:	e7df      	b.n	8002a26 <HAL_RCC_OscConfig+0x1ae>
    FlagStatus       pwrclkchanged = RESET;
 8002a66:	2500      	movs	r5, #0
 8002a68:	e780      	b.n	800296c <HAL_RCC_OscConfig+0xf4>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a6a:	684a      	ldr	r2, [r1, #4]
 8002a6c:	0251      	lsls	r1, r2, #9
 8002a6e:	f57f af1a 	bpl.w	80028a6 <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a72:	4a24      	ldr	r2, [pc, #144]	@ (8002b04 <HAL_RCC_OscConfig+0x28c>)
 8002a74:	6812      	ldr	r2, [r2, #0]
 8002a76:	0392      	lsls	r2, r2, #14
 8002a78:	f57f af38 	bpl.w	80028ec <HAL_RCC_OscConfig+0x74>
 8002a7c:	6862      	ldr	r2, [r4, #4]
 8002a7e:	2a00      	cmp	r2, #0
 8002a80:	f47f af34 	bne.w	80028ec <HAL_RCC_OscConfig+0x74>
 8002a84:	e7dc      	b.n	8002a40 <HAL_RCC_OscConfig+0x1c8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a86:	4a1f      	ldr	r2, [pc, #124]	@ (8002b04 <HAL_RCC_OscConfig+0x28c>)
 8002a88:	6813      	ldr	r3, [r2, #0]
 8002a8a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a8e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002a90:	f7ff f930 	bl	8001cf4 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a94:	4e1b      	ldr	r6, [pc, #108]	@ (8002b04 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 8002a96:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a98:	e004      	b.n	8002aa4 <HAL_RCC_OscConfig+0x22c>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a9a:	f7ff f92b 	bl	8001cf4 <HAL_GetTick>
 8002a9e:	1b40      	subs	r0, r0, r5
 8002aa0:	2864      	cmp	r0, #100	@ 0x64
 8002aa2:	d81f      	bhi.n	8002ae4 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aa4:	6833      	ldr	r3, [r6, #0]
 8002aa6:	039b      	lsls	r3, r3, #14
 8002aa8:	d5f7      	bpl.n	8002a9a <HAL_RCC_OscConfig+0x222>
 8002aaa:	e71e      	b.n	80028ea <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002aac:	4915      	ldr	r1, [pc, #84]	@ (8002b04 <HAL_RCC_OscConfig+0x28c>)
 8002aae:	6920      	ldr	r0, [r4, #16]
 8002ab0:	680a      	ldr	r2, [r1, #0]
 8002ab2:	f022 02f8 	bic.w	r2, r2, #248	@ 0xf8
 8002ab6:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 8002aba:	600a      	str	r2, [r1, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002abc:	071a      	lsls	r2, r3, #28
 8002abe:	f57f af42 	bpl.w	8002946 <HAL_RCC_OscConfig+0xce>
 8002ac2:	e79d      	b.n	8002a00 <HAL_RCC_OscConfig+0x188>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ac4:	6833      	ldr	r3, [r6, #0]
 8002ac6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002aca:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8002acc:	f7ff f912 	bl	8001cf4 <HAL_GetTick>
 8002ad0:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ad2:	6833      	ldr	r3, [r6, #0]
 8002ad4:	05d9      	lsls	r1, r3, #23
 8002ad6:	f53f af4e 	bmi.w	8002976 <HAL_RCC_OscConfig+0xfe>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ada:	f7ff f90b 	bl	8001cf4 <HAL_GetTick>
 8002ade:	1bc0      	subs	r0, r0, r7
 8002ae0:	2802      	cmp	r0, #2
 8002ae2:	d9f6      	bls.n	8002ad2 <HAL_RCC_OscConfig+0x25a>
            return HAL_TIMEOUT;
 8002ae4:	2003      	movs	r0, #3
}
 8002ae6:	b002      	add	sp, #8
 8002ae8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002aec:	4a05      	ldr	r2, [pc, #20]	@ (8002b04 <HAL_RCC_OscConfig+0x28c>)
 8002aee:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8002af0:	f043 0301 	orr.w	r3, r3, #1
 8002af4:	6713      	str	r3, [r2, #112]	@ 0x70
      tickstart = HAL_GetTick();
 8002af6:	f7ff f8fd 	bl	8001cf4 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002afa:	4f02      	ldr	r7, [pc, #8]	@ (8002b04 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 8002afc:	4606      	mov	r6, r0
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002afe:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b02:	e00a      	b.n	8002b1a <HAL_RCC_OscConfig+0x2a2>
 8002b04:	40023800 	.word	0x40023800
 8002b08:	42470000 	.word	0x42470000
 8002b0c:	40007000 	.word	0x40007000
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b10:	f7ff f8f0 	bl	8001cf4 <HAL_GetTick>
 8002b14:	1b80      	subs	r0, r0, r6
 8002b16:	4540      	cmp	r0, r8
 8002b18:	d8e4      	bhi.n	8002ae4 <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b1a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002b1c:	079a      	lsls	r2, r3, #30
 8002b1e:	d5f7      	bpl.n	8002b10 <HAL_RCC_OscConfig+0x298>
    if (pwrclkchanged == SET)
 8002b20:	2d00      	cmp	r5, #0
 8002b22:	f43f af4d 	beq.w	80029c0 <HAL_RCC_OscConfig+0x148>
 8002b26:	e044      	b.n	8002bb2 <HAL_RCC_OscConfig+0x33a>
        __HAL_RCC_HSI_DISABLE();
 8002b28:	4a42      	ldr	r2, [pc, #264]	@ (8002c34 <HAL_RCC_OscConfig+0x3bc>)
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b2a:	4e43      	ldr	r6, [pc, #268]	@ (8002c38 <HAL_RCC_OscConfig+0x3c0>)
        __HAL_RCC_HSI_DISABLE();
 8002b2c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002b2e:	f7ff f8e1 	bl	8001cf4 <HAL_GetTick>
 8002b32:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b34:	e004      	b.n	8002b40 <HAL_RCC_OscConfig+0x2c8>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b36:	f7ff f8dd 	bl	8001cf4 <HAL_GetTick>
 8002b3a:	1b40      	subs	r0, r0, r5
 8002b3c:	2802      	cmp	r0, #2
 8002b3e:	d8d1      	bhi.n	8002ae4 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b40:	6833      	ldr	r3, [r6, #0]
 8002b42:	0799      	lsls	r1, r3, #30
 8002b44:	d4f7      	bmi.n	8002b36 <HAL_RCC_OscConfig+0x2be>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b46:	6823      	ldr	r3, [r4, #0]
 8002b48:	e6fb      	b.n	8002942 <HAL_RCC_OscConfig+0xca>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	f43f af78 	beq.w	8002a40 <HAL_RCC_OscConfig+0x1c8>
        pll_config = RCC->PLLCFGR;
 8002b50:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b52:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b54:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b58:	4291      	cmp	r1, r2
 8002b5a:	f47f af71 	bne.w	8002a40 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b5e:	6a22      	ldr	r2, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002b60:	f003 013f 	and.w	r1, r3, #63	@ 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b64:	4291      	cmp	r1, r2
 8002b66:	f47f af6b 	bne.w	8002a40 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002b6a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8002b6c:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 8002b70:	401a      	ands	r2, r3
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002b72:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8002b76:	f47f af63 	bne.w	8002a40 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002b7a:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8002b7c:	0852      	lsrs	r2, r2, #1
 8002b7e:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 8002b82:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002b84:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8002b88:	f47f af5a 	bne.w	8002a40 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002b8c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8002b8e:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002b92:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 8002b96:	bf14      	ite	ne
 8002b98:	2001      	movne	r0, #1
 8002b9a:	2000      	moveq	r0, #0
 8002b9c:	e72d      	b.n	80029fa <HAL_RCC_OscConfig+0x182>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b9e:	4b26      	ldr	r3, [pc, #152]	@ (8002c38 <HAL_RCC_OscConfig+0x3c0>)
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8002ba6:	601a      	str	r2, [r3, #0]
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002bae:	601a      	str	r2, [r3, #0]
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002bb0:	e76e      	b.n	8002a90 <HAL_RCC_OscConfig+0x218>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bb2:	4a21      	ldr	r2, [pc, #132]	@ (8002c38 <HAL_RCC_OscConfig+0x3c0>)
 8002bb4:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8002bb6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002bba:	6413      	str	r3, [r2, #64]	@ 0x40
 8002bbc:	e700      	b.n	80029c0 <HAL_RCC_OscConfig+0x148>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bbe:	4b1e      	ldr	r3, [pc, #120]	@ (8002c38 <HAL_RCC_OscConfig+0x3c0>)
 8002bc0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002bc2:	f042 0204 	orr.w	r2, r2, #4
 8002bc6:	671a      	str	r2, [r3, #112]	@ 0x70
 8002bc8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002bca:	f042 0201 	orr.w	r2, r2, #1
 8002bce:	671a      	str	r2, [r3, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002bd0:	e791      	b.n	8002af6 <HAL_RCC_OscConfig+0x27e>
        tickstart = HAL_GetTick();
 8002bd2:	f7ff f88f 	bl	8001cf4 <HAL_GetTick>
 8002bd6:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bd8:	e005      	b.n	8002be6 <HAL_RCC_OscConfig+0x36e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bda:	f7ff f88b 	bl	8001cf4 <HAL_GetTick>
 8002bde:	1b80      	subs	r0, r0, r6
 8002be0:	2802      	cmp	r0, #2
 8002be2:	f63f af7f 	bhi.w	8002ae4 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002be6:	682b      	ldr	r3, [r5, #0]
 8002be8:	0199      	lsls	r1, r3, #6
 8002bea:	d4f6      	bmi.n	8002bda <HAL_RCC_OscConfig+0x362>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002bec:	e9d4 3107 	ldrd	r3, r1, [r4, #28]
 8002bf0:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8002bf2:	430b      	orrs	r3, r1
 8002bf4:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002bf8:	e9d4 210a 	ldrd	r2, r1, [r4, #40]	@ 0x28
 8002bfc:	0852      	lsrs	r2, r2, #1
 8002bfe:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8002c02:	3a01      	subs	r2, #1
        __HAL_RCC_PLL_ENABLE();
 8002c04:	490b      	ldr	r1, [pc, #44]	@ (8002c34 <HAL_RCC_OscConfig+0x3bc>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002c06:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 8002c0a:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002c0c:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8002c0e:	660a      	str	r2, [r1, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8002c10:	f7ff f870 	bl	8001cf4 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c14:	4d08      	ldr	r5, [pc, #32]	@ (8002c38 <HAL_RCC_OscConfig+0x3c0>)
        tickstart = HAL_GetTick();
 8002c16:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c18:	e005      	b.n	8002c26 <HAL_RCC_OscConfig+0x3ae>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c1a:	f7ff f86b 	bl	8001cf4 <HAL_GetTick>
 8002c1e:	1b00      	subs	r0, r0, r4
 8002c20:	2802      	cmp	r0, #2
 8002c22:	f63f af5f 	bhi.w	8002ae4 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c26:	682b      	ldr	r3, [r5, #0]
 8002c28:	019a      	lsls	r2, r3, #6
 8002c2a:	d5f6      	bpl.n	8002c1a <HAL_RCC_OscConfig+0x3a2>
 8002c2c:	e6e4      	b.n	80029f8 <HAL_RCC_OscConfig+0x180>
    return HAL_ERROR;
 8002c2e:	2001      	movs	r0, #1
}
 8002c30:	4770      	bx	lr
 8002c32:	bf00      	nop
 8002c34:	42470000 	.word	0x42470000
 8002c38:	40023800 	.word	0x40023800

08002c3c <HAL_RCC_GetSysClockFreq>:
  uint32_t pllvco = 0U;
  uint32_t pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c3c:	4916      	ldr	r1, [pc, #88]	@ (8002c98 <HAL_RCC_GetSysClockFreq+0x5c>)
{
 8002c3e:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c40:	688b      	ldr	r3, [r1, #8]
 8002c42:	f003 030c 	and.w	r3, r3, #12
 8002c46:	2b04      	cmp	r3, #4
 8002c48:	d01b      	beq.n	8002c82 <HAL_RCC_GetSysClockFreq+0x46>
 8002c4a:	2b08      	cmp	r3, #8
 8002c4c:	d117      	bne.n	8002c7e <HAL_RCC_GetSysClockFreq+0x42>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c4e:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c50:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c52:	6849      	ldr	r1, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c54:	f413 0380 	ands.w	r3, r3, #4194304	@ 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c58:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c5c:	d113      	bne.n	8002c86 <HAL_RCC_GetSysClockFreq+0x4a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c5e:	480f      	ldr	r0, [pc, #60]	@ (8002c9c <HAL_RCC_GetSysClockFreq+0x60>)
 8002c60:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002c64:	fba1 0100 	umull	r0, r1, r1, r0
 8002c68:	f7fe f816 	bl	8000c98 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002c6c:	4b0a      	ldr	r3, [pc, #40]	@ (8002c98 <HAL_RCC_GetSysClockFreq+0x5c>)
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8002c74:	3301      	adds	r3, #1
 8002c76:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 8002c78:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002c7c:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 8002c7e:	4807      	ldr	r0, [pc, #28]	@ (8002c9c <HAL_RCC_GetSysClockFreq+0x60>)
}
 8002c80:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c82:	4807      	ldr	r0, [pc, #28]	@ (8002ca0 <HAL_RCC_GetSysClockFreq+0x64>)
}
 8002c84:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c86:	4806      	ldr	r0, [pc, #24]	@ (8002ca0 <HAL_RCC_GetSysClockFreq+0x64>)
 8002c88:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	fba1 0100 	umull	r0, r1, r1, r0
 8002c92:	f7fe f801 	bl	8000c98 <__aeabi_uldivmod>
 8002c96:	e7e9      	b.n	8002c6c <HAL_RCC_GetSysClockFreq+0x30>
 8002c98:	40023800 	.word	0x40023800
 8002c9c:	00f42400 	.word	0x00f42400
 8002ca0:	017d7840 	.word	0x017d7840

08002ca4 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8002ca4:	2800      	cmp	r0, #0
 8002ca6:	f000 8087 	beq.w	8002db8 <HAL_RCC_ClockConfig+0x114>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002caa:	4a48      	ldr	r2, [pc, #288]	@ (8002dcc <HAL_RCC_ClockConfig+0x128>)
 8002cac:	6813      	ldr	r3, [r2, #0]
 8002cae:	f003 0307 	and.w	r3, r3, #7
 8002cb2:	428b      	cmp	r3, r1
{
 8002cb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002cb8:	460d      	mov	r5, r1
 8002cba:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002cbc:	d209      	bcs.n	8002cd2 <HAL_RCC_ClockConfig+0x2e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cbe:	b2cb      	uxtb	r3, r1
 8002cc0:	7013      	strb	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cc2:	6813      	ldr	r3, [r2, #0]
 8002cc4:	f003 0307 	and.w	r3, r3, #7
 8002cc8:	428b      	cmp	r3, r1
 8002cca:	d002      	beq.n	8002cd2 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8002ccc:	2001      	movs	r0, #1
}
 8002cce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cd2:	6823      	ldr	r3, [r4, #0]
 8002cd4:	0798      	lsls	r0, r3, #30
 8002cd6:	d514      	bpl.n	8002d02 <HAL_RCC_ClockConfig+0x5e>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cd8:	0759      	lsls	r1, r3, #29
 8002cda:	d504      	bpl.n	8002ce6 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002cdc:	493c      	ldr	r1, [pc, #240]	@ (8002dd0 <HAL_RCC_ClockConfig+0x12c>)
 8002cde:	688a      	ldr	r2, [r1, #8]
 8002ce0:	f442 52e0 	orr.w	r2, r2, #7168	@ 0x1c00
 8002ce4:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ce6:	071a      	lsls	r2, r3, #28
 8002ce8:	d504      	bpl.n	8002cf4 <HAL_RCC_ClockConfig+0x50>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002cea:	4939      	ldr	r1, [pc, #228]	@ (8002dd0 <HAL_RCC_ClockConfig+0x12c>)
 8002cec:	688a      	ldr	r2, [r1, #8]
 8002cee:	f442 4260 	orr.w	r2, r2, #57344	@ 0xe000
 8002cf2:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002cf4:	4936      	ldr	r1, [pc, #216]	@ (8002dd0 <HAL_RCC_ClockConfig+0x12c>)
 8002cf6:	68a0      	ldr	r0, [r4, #8]
 8002cf8:	688a      	ldr	r2, [r1, #8]
 8002cfa:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8002cfe:	4302      	orrs	r2, r0
 8002d00:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d02:	07df      	lsls	r7, r3, #31
 8002d04:	d521      	bpl.n	8002d4a <HAL_RCC_ClockConfig+0xa6>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d06:	6862      	ldr	r2, [r4, #4]
 8002d08:	2a01      	cmp	r2, #1
 8002d0a:	d057      	beq.n	8002dbc <HAL_RCC_ClockConfig+0x118>
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d0c:	1e93      	subs	r3, r2, #2
 8002d0e:	2b01      	cmp	r3, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d10:	4b2f      	ldr	r3, [pc, #188]	@ (8002dd0 <HAL_RCC_ClockConfig+0x12c>)
 8002d12:	681b      	ldr	r3, [r3, #0]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d14:	d94d      	bls.n	8002db2 <HAL_RCC_ClockConfig+0x10e>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d16:	0799      	lsls	r1, r3, #30
 8002d18:	d5d8      	bpl.n	8002ccc <HAL_RCC_ClockConfig+0x28>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d1a:	4e2d      	ldr	r6, [pc, #180]	@ (8002dd0 <HAL_RCC_ClockConfig+0x12c>)
 8002d1c:	68b3      	ldr	r3, [r6, #8]
 8002d1e:	f023 0303 	bic.w	r3, r3, #3
 8002d22:	4313      	orrs	r3, r2
 8002d24:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8002d26:	f7fe ffe5 	bl	8001cf4 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d2a:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 8002d2e:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d30:	e004      	b.n	8002d3c <HAL_RCC_ClockConfig+0x98>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d32:	f7fe ffdf 	bl	8001cf4 <HAL_GetTick>
 8002d36:	1bc0      	subs	r0, r0, r7
 8002d38:	4540      	cmp	r0, r8
 8002d3a:	d844      	bhi.n	8002dc6 <HAL_RCC_ClockConfig+0x122>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d3c:	68b3      	ldr	r3, [r6, #8]
 8002d3e:	6862      	ldr	r2, [r4, #4]
 8002d40:	f003 030c 	and.w	r3, r3, #12
 8002d44:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002d48:	d1f3      	bne.n	8002d32 <HAL_RCC_ClockConfig+0x8e>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d4a:	4a20      	ldr	r2, [pc, #128]	@ (8002dcc <HAL_RCC_ClockConfig+0x128>)
 8002d4c:	6813      	ldr	r3, [r2, #0]
 8002d4e:	f003 0307 	and.w	r3, r3, #7
 8002d52:	42ab      	cmp	r3, r5
 8002d54:	d906      	bls.n	8002d64 <HAL_RCC_ClockConfig+0xc0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d56:	b2eb      	uxtb	r3, r5
 8002d58:	7013      	strb	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d5a:	6813      	ldr	r3, [r2, #0]
 8002d5c:	f003 0307 	and.w	r3, r3, #7
 8002d60:	42ab      	cmp	r3, r5
 8002d62:	d1b3      	bne.n	8002ccc <HAL_RCC_ClockConfig+0x28>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d64:	6823      	ldr	r3, [r4, #0]
 8002d66:	075a      	lsls	r2, r3, #29
 8002d68:	d506      	bpl.n	8002d78 <HAL_RCC_ClockConfig+0xd4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d6a:	4919      	ldr	r1, [pc, #100]	@ (8002dd0 <HAL_RCC_ClockConfig+0x12c>)
 8002d6c:	68e0      	ldr	r0, [r4, #12]
 8002d6e:	688a      	ldr	r2, [r1, #8]
 8002d70:	f422 52e0 	bic.w	r2, r2, #7168	@ 0x1c00
 8002d74:	4302      	orrs	r2, r0
 8002d76:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d78:	071b      	lsls	r3, r3, #28
 8002d7a:	d507      	bpl.n	8002d8c <HAL_RCC_ClockConfig+0xe8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d7c:	4a14      	ldr	r2, [pc, #80]	@ (8002dd0 <HAL_RCC_ClockConfig+0x12c>)
 8002d7e:	6921      	ldr	r1, [r4, #16]
 8002d80:	6893      	ldr	r3, [r2, #8]
 8002d82:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8002d86:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002d8a:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002d8c:	f7ff ff56 	bl	8002c3c <HAL_RCC_GetSysClockFreq>
 8002d90:	4a0f      	ldr	r2, [pc, #60]	@ (8002dd0 <HAL_RCC_ClockConfig+0x12c>)
 8002d92:	4c10      	ldr	r4, [pc, #64]	@ (8002dd4 <HAL_RCC_ClockConfig+0x130>)
 8002d94:	6892      	ldr	r2, [r2, #8]
 8002d96:	4910      	ldr	r1, [pc, #64]	@ (8002dd8 <HAL_RCC_ClockConfig+0x134>)
 8002d98:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	5ca2      	ldrb	r2, [r4, r2]
  HAL_InitTick(uwTickPrio);
 8002da0:	480e      	ldr	r0, [pc, #56]	@ (8002ddc <HAL_RCC_ClockConfig+0x138>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002da2:	40d3      	lsrs	r3, r2
  HAL_InitTick(uwTickPrio);
 8002da4:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002da6:	600b      	str	r3, [r1, #0]
  HAL_InitTick(uwTickPrio);
 8002da8:	f7fe ff5a 	bl	8001c60 <HAL_InitTick>
  return HAL_OK;
 8002dac:	2000      	movs	r0, #0
}
 8002dae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002db2:	0198      	lsls	r0, r3, #6
 8002db4:	d4b1      	bmi.n	8002d1a <HAL_RCC_ClockConfig+0x76>
 8002db6:	e789      	b.n	8002ccc <HAL_RCC_ClockConfig+0x28>
    return HAL_ERROR;
 8002db8:	2001      	movs	r0, #1
}
 8002dba:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dbc:	4b04      	ldr	r3, [pc, #16]	@ (8002dd0 <HAL_RCC_ClockConfig+0x12c>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	039e      	lsls	r6, r3, #14
 8002dc2:	d4aa      	bmi.n	8002d1a <HAL_RCC_ClockConfig+0x76>
 8002dc4:	e782      	b.n	8002ccc <HAL_RCC_ClockConfig+0x28>
        return HAL_TIMEOUT;
 8002dc6:	2003      	movs	r0, #3
 8002dc8:	e781      	b.n	8002cce <HAL_RCC_ClockConfig+0x2a>
 8002dca:	bf00      	nop
 8002dcc:	40023c00 	.word	0x40023c00
 8002dd0:	40023800 	.word	0x40023800
 8002dd4:	0800d6d8 	.word	0x0800d6d8
 8002dd8:	2000003c 	.word	0x2000003c
 8002ddc:	20000044 	.word	0x20000044

08002de0 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002de0:	4b04      	ldr	r3, [pc, #16]	@ (8002df4 <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 8002de2:	4905      	ldr	r1, [pc, #20]	@ (8002df8 <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002de4:	689b      	ldr	r3, [r3, #8]
 8002de6:	4a05      	ldr	r2, [pc, #20]	@ (8002dfc <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002de8:	6808      	ldr	r0, [r1, #0]
 8002dea:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8002dee:	5cd3      	ldrb	r3, [r2, r3]
}
 8002df0:	40d8      	lsrs	r0, r3
 8002df2:	4770      	bx	lr
 8002df4:	40023800 	.word	0x40023800
 8002df8:	2000003c 	.word	0x2000003c
 8002dfc:	0800d6d0 	.word	0x0800d6d0

08002e00 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002e00:	4b04      	ldr	r3, [pc, #16]	@ (8002e14 <HAL_RCC_GetPCLK2Freq+0x14>)
  return SystemCoreClock;
 8002e02:	4905      	ldr	r1, [pc, #20]	@ (8002e18 <HAL_RCC_GetPCLK2Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002e04:	689b      	ldr	r3, [r3, #8]
 8002e06:	4a05      	ldr	r2, [pc, #20]	@ (8002e1c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002e08:	6808      	ldr	r0, [r1, #0]
 8002e0a:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8002e0e:	5cd3      	ldrb	r3, [r2, r3]
}
 8002e10:	40d8      	lsrs	r0, r3
 8002e12:	4770      	bx	lr
 8002e14:	40023800 	.word	0x40023800
 8002e18:	2000003c 	.word	0x2000003c
 8002e1c:	0800d6d0 	.word	0x0800d6d0

08002e20 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e20:	2800      	cmp	r0, #0
 8002e22:	d071      	beq.n	8002f08 <HAL_TIM_Base_Init+0xe8>
{
 8002e24:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e26:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002e2a:	4604      	mov	r4, r0
 8002e2c:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d053      	beq.n	8002edc <HAL_TIM_Base_Init+0xbc>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e34:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002e36:	4e35      	ldr	r6, [pc, #212]	@ (8002f0c <HAL_TIM_Base_Init+0xec>)

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e38:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e3a:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e3c:	69a5      	ldr	r5, [r4, #24]
  htim->State = HAL_TIM_STATE_BUSY;
 8002e3e:	2302      	movs	r3, #2
 8002e40:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002e44:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 8002e46:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002e48:	d04d      	beq.n	8002ee6 <HAL_TIM_Base_Init+0xc6>
 8002e4a:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8002e4e:	d017      	beq.n	8002e80 <HAL_TIM_Base_Init+0x60>
 8002e50:	f5a6 467c 	sub.w	r6, r6, #64512	@ 0xfc00
 8002e54:	42b2      	cmp	r2, r6
 8002e56:	d013      	beq.n	8002e80 <HAL_TIM_Base_Init+0x60>
 8002e58:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8002e5c:	42b2      	cmp	r2, r6
 8002e5e:	d00f      	beq.n	8002e80 <HAL_TIM_Base_Init+0x60>
 8002e60:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8002e64:	42b2      	cmp	r2, r6
 8002e66:	d00b      	beq.n	8002e80 <HAL_TIM_Base_Init+0x60>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002e68:	4e29      	ldr	r6, [pc, #164]	@ (8002f10 <HAL_TIM_Base_Init+0xf0>)
 8002e6a:	42b2      	cmp	r2, r6
 8002e6c:	d00c      	beq.n	8002e88 <HAL_TIM_Base_Init+0x68>
 8002e6e:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8002e72:	42b2      	cmp	r2, r6
 8002e74:	d008      	beq.n	8002e88 <HAL_TIM_Base_Init+0x68>
 8002e76:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8002e7a:	42b2      	cmp	r2, r6
 8002e7c:	d108      	bne.n	8002e90 <HAL_TIM_Base_Init+0x70>
 8002e7e:	e003      	b.n	8002e88 <HAL_TIM_Base_Init+0x68>
    tmpcr1 |= Structure->CounterMode;
 8002e80:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002e82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8002e86:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e88:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002e8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e8e:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e90:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002e94:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8002e96:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e98:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002e9a:	6291      	str	r1, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	6153      	str	r3, [r2, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002ea0:	6913      	ldr	r3, [r2, #16]
 8002ea2:	07db      	lsls	r3, r3, #31
 8002ea4:	d503      	bpl.n	8002eae <HAL_TIM_Base_Init+0x8e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002ea6:	6913      	ldr	r3, [r2, #16]
 8002ea8:	f023 0301 	bic.w	r3, r3, #1
 8002eac:	6113      	str	r3, [r2, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002eb4:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8002eb8:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8002ebc:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8002ec0:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ec4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002ec8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002ecc:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8002ed0:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8002ed4:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8002ed8:	2000      	movs	r0, #0
}
 8002eda:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8002edc:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002ee0:	f7fe fd62 	bl	80019a8 <HAL_TIM_Base_MspInit>
 8002ee4:	e7a6      	b.n	8002e34 <HAL_TIM_Base_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 8002ee6:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ee8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8002eec:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002eee:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002ef0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002ef4:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ef6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002efa:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8002efc:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002efe:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002f00:	6291      	str	r1, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8002f02:	6963      	ldr	r3, [r4, #20]
 8002f04:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f06:	e7c9      	b.n	8002e9c <HAL_TIM_Base_Init+0x7c>
    return HAL_ERROR;
 8002f08:	2001      	movs	r0, #1
}
 8002f0a:	4770      	bx	lr
 8002f0c:	40010000 	.word	0x40010000
 8002f10:	40014000 	.word	0x40014000

08002f14 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8002f14:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002f18:	2b01      	cmp	r3, #1
 8002f1a:	d127      	bne.n	8002f6c <HAL_TIM_Base_Start_IT+0x58>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002f1c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f1e:	4914      	ldr	r1, [pc, #80]	@ (8002f70 <HAL_TIM_Base_Start_IT+0x5c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8002f20:	2202      	movs	r2, #2
 8002f22:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002f26:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f28:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002f2a:	f042 0201 	orr.w	r2, r2, #1
 8002f2e:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f30:	d011      	beq.n	8002f56 <HAL_TIM_Base_Start_IT+0x42>
 8002f32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f36:	d00e      	beq.n	8002f56 <HAL_TIM_Base_Start_IT+0x42>
 8002f38:	4a0e      	ldr	r2, [pc, #56]	@ (8002f74 <HAL_TIM_Base_Start_IT+0x60>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d00b      	beq.n	8002f56 <HAL_TIM_Base_Start_IT+0x42>
 8002f3e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d007      	beq.n	8002f56 <HAL_TIM_Base_Start_IT+0x42>
 8002f46:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d003      	beq.n	8002f56 <HAL_TIM_Base_Start_IT+0x42>
 8002f4e:	f502 329a 	add.w	r2, r2, #78848	@ 0x13400
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d104      	bne.n	8002f60 <HAL_TIM_Base_Start_IT+0x4c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f56:	689a      	ldr	r2, [r3, #8]
 8002f58:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f5c:	2a06      	cmp	r2, #6
 8002f5e:	d003      	beq.n	8002f68 <HAL_TIM_Base_Start_IT+0x54>
      __HAL_TIM_ENABLE(htim);
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	f042 0201 	orr.w	r2, r2, #1
 8002f66:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002f68:	2000      	movs	r0, #0
 8002f6a:	4770      	bx	lr
    return HAL_ERROR;
 8002f6c:	2001      	movs	r0, #1
}
 8002f6e:	4770      	bx	lr
 8002f70:	40010000 	.word	0x40010000
 8002f74:	40000400 	.word	0x40000400

08002f78 <HAL_TIM_OC_MspInit>:
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
 8002f78:	4770      	bx	lr
 8002f7a:	bf00      	nop

08002f7c <HAL_TIM_OC_Init>:
  if (htim == NULL)
 8002f7c:	2800      	cmp	r0, #0
 8002f7e:	d071      	beq.n	8003064 <HAL_TIM_OC_Init+0xe8>
{
 8002f80:	b570      	push	{r4, r5, r6, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8002f82:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002f86:	4604      	mov	r4, r0
 8002f88:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d053      	beq.n	8003038 <HAL_TIM_OC_Init+0xbc>
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8002f90:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f92:	4e35      	ldr	r6, [pc, #212]	@ (8003068 <HAL_TIM_OC_Init+0xec>)
  TIMx->PSC = Structure->Prescaler;
 8002f94:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002f96:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002f98:	69a5      	ldr	r5, [r4, #24]
  htim->State = HAL_TIM_STATE_BUSY;
 8002f9a:	2302      	movs	r3, #2
 8002f9c:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002fa0:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 8002fa2:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002fa4:	d04d      	beq.n	8003042 <HAL_TIM_OC_Init+0xc6>
 8002fa6:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8002faa:	d017      	beq.n	8002fdc <HAL_TIM_OC_Init+0x60>
 8002fac:	f5a6 467c 	sub.w	r6, r6, #64512	@ 0xfc00
 8002fb0:	42b2      	cmp	r2, r6
 8002fb2:	d013      	beq.n	8002fdc <HAL_TIM_OC_Init+0x60>
 8002fb4:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8002fb8:	42b2      	cmp	r2, r6
 8002fba:	d00f      	beq.n	8002fdc <HAL_TIM_OC_Init+0x60>
 8002fbc:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8002fc0:	42b2      	cmp	r2, r6
 8002fc2:	d00b      	beq.n	8002fdc <HAL_TIM_OC_Init+0x60>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002fc4:	4e29      	ldr	r6, [pc, #164]	@ (800306c <HAL_TIM_OC_Init+0xf0>)
 8002fc6:	42b2      	cmp	r2, r6
 8002fc8:	d00c      	beq.n	8002fe4 <HAL_TIM_OC_Init+0x68>
 8002fca:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8002fce:	42b2      	cmp	r2, r6
 8002fd0:	d008      	beq.n	8002fe4 <HAL_TIM_OC_Init+0x68>
 8002fd2:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8002fd6:	42b2      	cmp	r2, r6
 8002fd8:	d108      	bne.n	8002fec <HAL_TIM_OC_Init+0x70>
 8002fda:	e003      	b.n	8002fe4 <HAL_TIM_OC_Init+0x68>
    tmpcr1 |= Structure->CounterMode;
 8002fdc:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002fde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8002fe2:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002fe4:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002fe6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002fea:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002fec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002ff0:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8002ff2:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002ff4:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002ff6:	6291      	str	r1, [r2, #40]	@ 0x28
  TIMx->EGR = TIM_EGR_UG;
 8002ff8:	2301      	movs	r3, #1
 8002ffa:	6153      	str	r3, [r2, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002ffc:	6913      	ldr	r3, [r2, #16]
 8002ffe:	07db      	lsls	r3, r3, #31
 8003000:	d503      	bpl.n	800300a <HAL_TIM_OC_Init+0x8e>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003002:	6913      	ldr	r3, [r2, #16]
 8003004:	f023 0301 	bic.w	r3, r3, #1
 8003008:	6113      	str	r3, [r2, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800300a:	2301      	movs	r3, #1
 800300c:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003010:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8003014:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8003018:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800301c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003020:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003024:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003028:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800302c:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8003030:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8003034:	2000      	movs	r0, #0
}
 8003036:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8003038:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_OC_MspInit(htim);
 800303c:	f7ff ff9c 	bl	8002f78 <HAL_TIM_OC_MspInit>
 8003040:	e7a6      	b.n	8002f90 <HAL_TIM_OC_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 8003042:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003044:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8003048:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800304a:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800304c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003050:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003052:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003056:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8003058:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800305a:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800305c:	6291      	str	r1, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 800305e:	6963      	ldr	r3, [r4, #20]
 8003060:	6313      	str	r3, [r2, #48]	@ 0x30
 8003062:	e7c9      	b.n	8002ff8 <HAL_TIM_OC_Init+0x7c>
    return HAL_ERROR;
 8003064:	2001      	movs	r0, #1
}
 8003066:	4770      	bx	lr
 8003068:	40010000 	.word	0x40010000
 800306c:	40014000 	.word	0x40014000

08003070 <HAL_TIM_OC_Start>:
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003070:	bb91      	cbnz	r1, 80030d8 <HAL_TIM_OC_Start+0x68>
 8003072:	f890 303e 	ldrb.w	r3, [r0, #62]	@ 0x3e
 8003076:	2b01      	cmp	r3, #1
 8003078:	d136      	bne.n	80030e8 <HAL_TIM_OC_Start+0x78>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800307a:	2302      	movs	r3, #2
 800307c:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003080:	6803      	ldr	r3, [r0, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003082:	f001 011f 	and.w	r1, r1, #31

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003086:	6a18      	ldr	r0, [r3, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003088:	2201      	movs	r2, #1
 800308a:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 800308c:	ea20 0002 	bic.w	r0, r0, r2
 8003090:	6218      	str	r0, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003092:	6a18      	ldr	r0, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003094:	4922      	ldr	r1, [pc, #136]	@ (8003120 <HAL_TIM_OC_Start+0xb0>)
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003096:	4302      	orrs	r2, r0
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003098:	428b      	cmp	r3, r1
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800309a:	621a      	str	r2, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800309c:	d02a      	beq.n	80030f4 <HAL_TIM_OC_Start+0x84>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800309e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030a2:	d00e      	beq.n	80030c2 <HAL_TIM_OC_Start+0x52>
 80030a4:	4a1f      	ldr	r2, [pc, #124]	@ (8003124 <HAL_TIM_OC_Start+0xb4>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d00b      	beq.n	80030c2 <HAL_TIM_OC_Start+0x52>
 80030aa:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d007      	beq.n	80030c2 <HAL_TIM_OC_Start+0x52>
 80030b2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d003      	beq.n	80030c2 <HAL_TIM_OC_Start+0x52>
 80030ba:	f502 329a 	add.w	r2, r2, #78848	@ 0x13400
 80030be:	4293      	cmp	r3, r2
 80030c0:	d104      	bne.n	80030cc <HAL_TIM_OC_Start+0x5c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80030c2:	689a      	ldr	r2, [r3, #8]
 80030c4:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030c8:	2a06      	cmp	r2, #6
 80030ca:	d003      	beq.n	80030d4 <HAL_TIM_OC_Start+0x64>
      __HAL_TIM_ENABLE(htim);
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	f042 0201 	orr.w	r2, r2, #1
 80030d2:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80030d4:	2000      	movs	r0, #0
 80030d6:	4770      	bx	lr
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80030d8:	2904      	cmp	r1, #4
 80030da:	d010      	beq.n	80030fe <HAL_TIM_OC_Start+0x8e>
 80030dc:	2908      	cmp	r1, #8
 80030de:	d016      	beq.n	800310e <HAL_TIM_OC_Start+0x9e>
 80030e0:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 80030e4:	2b01      	cmp	r3, #1
 80030e6:	d001      	beq.n	80030ec <HAL_TIM_OC_Start+0x7c>
    return HAL_ERROR;
 80030e8:	2001      	movs	r0, #1
}
 80030ea:	4770      	bx	lr
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80030ec:	2302      	movs	r3, #2
 80030ee:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
 80030f2:	e7c5      	b.n	8003080 <HAL_TIM_OC_Start+0x10>
    __HAL_TIM_MOE_ENABLE(htim);
 80030f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80030f6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80030fa:	645a      	str	r2, [r3, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030fc:	e7e1      	b.n	80030c2 <HAL_TIM_OC_Start+0x52>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80030fe:	f890 303f 	ldrb.w	r3, [r0, #63]	@ 0x3f
 8003102:	2b01      	cmp	r3, #1
 8003104:	d1f0      	bne.n	80030e8 <HAL_TIM_OC_Start+0x78>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003106:	2302      	movs	r3, #2
 8003108:	f880 303f 	strb.w	r3, [r0, #63]	@ 0x3f
 800310c:	e7b8      	b.n	8003080 <HAL_TIM_OC_Start+0x10>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800310e:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8003112:	2b01      	cmp	r3, #1
 8003114:	d1e8      	bne.n	80030e8 <HAL_TIM_OC_Start+0x78>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003116:	2302      	movs	r3, #2
 8003118:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 800311c:	e7b0      	b.n	8003080 <HAL_TIM_OC_Start+0x10>
 800311e:	bf00      	nop
 8003120:	40010000 	.word	0x40010000
 8003124:	40000400 	.word	0x40000400

08003128 <HAL_TIM_OC_ConfigChannel>:
  __HAL_LOCK(htim);
 8003128:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800312c:	2b01      	cmp	r3, #1
 800312e:	f000 8081 	beq.w	8003234 <HAL_TIM_OC_ConfigChannel+0x10c>
{
 8003132:	b470      	push	{r4, r5, r6}
 8003134:	4684      	mov	ip, r0
  switch (Channel)
 8003136:	2a0c      	cmp	r2, #12
 8003138:	d808      	bhi.n	800314c <HAL_TIM_OC_ConfigChannel+0x24>
 800313a:	e8df f002 	tbb	[pc, r2]
 800313e:	072d      	.short	0x072d
 8003140:	07460707 	.word	0x07460707
 8003144:	07610707 	.word	0x07610707
 8003148:	0707      	.short	0x0707
 800314a:	0d          	.byte	0x0d
 800314b:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 800314c:	2300      	movs	r3, #0
 800314e:	f88c 303c 	strb.w	r3, [ip, #60]	@ 0x3c
  switch (Channel)
 8003152:	2001      	movs	r0, #1
}
 8003154:	bc70      	pop	{r4, r5, r6}
 8003156:	4770      	bx	lr
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003158:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800315a:	680d      	ldr	r5, [r1, #0]
  tmpccer = TIMx->CCER;
 800315c:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800315e:	6a18      	ldr	r0, [r3, #32]
 8003160:	f420 5080 	bic.w	r0, r0, #4096	@ 0x1000
 8003164:	6218      	str	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8003166:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8003168:	69d8      	ldr	r0, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800316a:	f420 40e6 	bic.w	r0, r0, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800316e:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003172:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8003174:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003178:	ea42 3205 	orr.w	r2, r2, r5, lsl #12
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800317c:	4d47      	ldr	r5, [pc, #284]	@ (800329c <HAL_TIM_OC_ConfigChannel+0x174>)
 800317e:	42ab      	cmp	r3, r5
 8003180:	d076      	beq.n	8003270 <HAL_TIM_OC_ConfigChannel+0x148>
  TIMx->CCR4 = OC_Config->Pulse;
 8003182:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8003184:	605c      	str	r4, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8003186:	61d8      	str	r0, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8003188:	6419      	str	r1, [r3, #64]	@ 0x40
  TIMx->CCER = tmpccer;
 800318a:	621a      	str	r2, [r3, #32]
  __HAL_UNLOCK(htim);
 800318c:	2300      	movs	r3, #0
 800318e:	f88c 303c 	strb.w	r3, [ip, #60]	@ 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8003192:	2000      	movs	r0, #0
}
 8003194:	bc70      	pop	{r4, r5, r6}
 8003196:	4770      	bx	lr
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003198:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 800319a:	680d      	ldr	r5, [r1, #0]
  tmpccer = TIMx->CCER;
 800319c:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800319e:	6a18      	ldr	r0, [r3, #32]
 80031a0:	f020 0001 	bic.w	r0, r0, #1
 80031a4:	6218      	str	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80031a6:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 80031a8:	6998      	ldr	r0, [r3, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80031aa:	f020 0073 	bic.w	r0, r0, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 80031ae:	4328      	orrs	r0, r5
  tmpccer |= OC_Config->OCPolarity;
 80031b0:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 80031b2:	f022 0202 	bic.w	r2, r2, #2
  tmpccer |= OC_Config->OCPolarity;
 80031b6:	432a      	orrs	r2, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80031b8:	4d38      	ldr	r5, [pc, #224]	@ (800329c <HAL_TIM_OC_ConfigChannel+0x174>)
 80031ba:	42ab      	cmp	r3, r5
 80031bc:	d03c      	beq.n	8003238 <HAL_TIM_OC_ConfigChannel+0x110>
  TIMx->CCR1 = OC_Config->Pulse;
 80031be:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80031c0:	605c      	str	r4, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 80031c2:	6198      	str	r0, [r3, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 80031c4:	6359      	str	r1, [r3, #52]	@ 0x34
  TIMx->CCER = tmpccer;
 80031c6:	621a      	str	r2, [r3, #32]
}
 80031c8:	e7e0      	b.n	800318c <HAL_TIM_OC_ConfigChannel+0x64>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80031ca:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80031cc:	680d      	ldr	r5, [r1, #0]
  tmpccer = TIMx->CCER;
 80031ce:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80031d0:	6a18      	ldr	r0, [r3, #32]
 80031d2:	f020 0010 	bic.w	r0, r0, #16
 80031d6:	6218      	str	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80031d8:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 80031da:	6998      	ldr	r0, [r3, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80031dc:	f420 40e6 	bic.w	r0, r0, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80031e0:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80031e4:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 80031e6:	f022 0220 	bic.w	r2, r2, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80031ea:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80031ee:	4d2b      	ldr	r5, [pc, #172]	@ (800329c <HAL_TIM_OC_ConfigChannel+0x174>)
 80031f0:	42ab      	cmp	r3, r5
 80031f2:	d02e      	beq.n	8003252 <HAL_TIM_OC_ConfigChannel+0x12a>
  TIMx->CCR2 = OC_Config->Pulse;
 80031f4:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80031f6:	605c      	str	r4, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 80031f8:	6198      	str	r0, [r3, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80031fa:	6399      	str	r1, [r3, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 80031fc:	621a      	str	r2, [r3, #32]
}
 80031fe:	e7c5      	b.n	800318c <HAL_TIM_OC_ConfigChannel+0x64>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003200:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 8003202:	680d      	ldr	r5, [r1, #0]
  tmpccer = TIMx->CCER;
 8003204:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003206:	6a18      	ldr	r0, [r3, #32]
 8003208:	f420 7080 	bic.w	r0, r0, #256	@ 0x100
 800320c:	6218      	str	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 800320e:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8003210:	69d8      	ldr	r0, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003212:	f020 0073 	bic.w	r0, r0, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 8003216:	4328      	orrs	r0, r5
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003218:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 800321a:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800321e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003222:	4d1e      	ldr	r5, [pc, #120]	@ (800329c <HAL_TIM_OC_ConfigChannel+0x174>)
 8003224:	42ab      	cmp	r3, r5
 8003226:	d029      	beq.n	800327c <HAL_TIM_OC_ConfigChannel+0x154>
  TIMx->CCR3 = OC_Config->Pulse;
 8003228:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800322a:	605c      	str	r4, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 800322c:	61d8      	str	r0, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 800322e:	63d9      	str	r1, [r3, #60]	@ 0x3c
  TIMx->CCER = tmpccer;
 8003230:	621a      	str	r2, [r3, #32]
}
 8003232:	e7ab      	b.n	800318c <HAL_TIM_OC_ConfigChannel+0x64>
  __HAL_LOCK(htim);
 8003234:	2002      	movs	r0, #2
}
 8003236:	4770      	bx	lr
    tmpccer |= OC_Config->OCNPolarity;
 8003238:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 800323a:	f022 0208 	bic.w	r2, r2, #8
    tmpccer |= OC_Config->OCNPolarity;
 800323e:	432a      	orrs	r2, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 8003240:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003244:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8003248:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 800324a:	f022 0204 	bic.w	r2, r2, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 800324e:	432c      	orrs	r4, r5
 8003250:	e7b5      	b.n	80031be <HAL_TIM_OC_ConfigChannel+0x96>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003252:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8003254:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003258:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800325c:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003260:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003264:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8003266:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800326a:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 800326e:	e7c1      	b.n	80031f4 <HAL_TIM_OC_ConfigChannel+0xcc>
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003270:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003272:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003276:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 800327a:	e782      	b.n	8003182 <HAL_TIM_OC_ConfigChannel+0x5a>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800327c:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 800327e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003282:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003286:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800328a:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800328e:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8003290:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003294:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
 8003298:	e7c6      	b.n	8003228 <HAL_TIM_OC_ConfigChannel+0x100>
 800329a:	bf00      	nop
 800329c:	40010000 	.word	0x40010000

080032a0 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80032a0:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80032a4:	2b01      	cmp	r3, #1
 80032a6:	d071      	beq.n	800338c <HAL_TIM_ConfigClockSource+0xec>
 80032a8:	4602      	mov	r2, r0
{
 80032aa:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 80032ac:	2302      	movs	r3, #2
  tmpsmcr = htim->Instance->SMCR;
 80032ae:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80032b0:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  __HAL_LOCK(htim);
 80032b4:	2001      	movs	r0, #1
 80032b6:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c
  tmpsmcr = htim->Instance->SMCR;
 80032ba:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80032bc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80032c0:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
  htim->Instance->SMCR = tmpsmcr;
 80032c4:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 80032c6:	680b      	ldr	r3, [r1, #0]
 80032c8:	2b60      	cmp	r3, #96	@ 0x60
 80032ca:	d061      	beq.n	8003390 <HAL_TIM_ConfigClockSource+0xf0>
 80032cc:	d824      	bhi.n	8003318 <HAL_TIM_ConfigClockSource+0x78>
 80032ce:	2b40      	cmp	r3, #64	@ 0x40
 80032d0:	d077      	beq.n	80033c2 <HAL_TIM_ConfigClockSource+0x122>
 80032d2:	d94a      	bls.n	800336a <HAL_TIM_ConfigClockSource+0xca>
 80032d4:	2b50      	cmp	r3, #80	@ 0x50
 80032d6:	d117      	bne.n	8003308 <HAL_TIM_ConfigClockSource+0x68>
                               sClockSourceConfig->ClockPolarity,
 80032d8:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80032da:	68c8      	ldr	r0, [r1, #12]
  tmpccer = TIMx->CCER;
 80032dc:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80032de:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 80032e2:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80032e4:	6a23      	ldr	r3, [r4, #32]
 80032e6:	f023 0301 	bic.w	r3, r3, #1
 80032ea:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 80032ec:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80032ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80032f2:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80032f6:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 80032f8:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 80032fa:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80032fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003300:	f043 0357 	orr.w	r3, r3, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 8003304:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003306:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8003308:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 800330a:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800330c:	f882 103d 	strb.w	r1, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8003310:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
}
 8003314:	bc30      	pop	{r4, r5}
 8003316:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8003318:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800331c:	d0f3      	beq.n	8003306 <HAL_TIM_ConfigClockSource+0x66>
 800331e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003322:	d110      	bne.n	8003346 <HAL_TIM_ConfigClockSource+0xa6>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003324:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8003328:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800332a:	432b      	orrs	r3, r5
 800332c:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800332e:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003332:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8003336:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8003338:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800333a:	68a3      	ldr	r3, [r4, #8]
 800333c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003340:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003342:	2000      	movs	r0, #0
 8003344:	e7e0      	b.n	8003308 <HAL_TIM_ConfigClockSource+0x68>
  switch (sClockSourceConfig->ClockSource)
 8003346:	2b70      	cmp	r3, #112	@ 0x70
 8003348:	d1de      	bne.n	8003308 <HAL_TIM_ConfigClockSource+0x68>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800334a:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800334e:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003350:	432b      	orrs	r3, r5
 8003352:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003354:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003358:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 800335c:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 800335e:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 8003360:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003362:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8003366:	60a3      	str	r3, [r4, #8]
      break;
 8003368:	e7cd      	b.n	8003306 <HAL_TIM_ConfigClockSource+0x66>
  switch (sClockSourceConfig->ClockSource)
 800336a:	2b20      	cmp	r3, #32
 800336c:	d002      	beq.n	8003374 <HAL_TIM_ConfigClockSource+0xd4>
 800336e:	d909      	bls.n	8003384 <HAL_TIM_ConfigClockSource+0xe4>
 8003370:	2b30      	cmp	r3, #48	@ 0x30
 8003372:	d1c9      	bne.n	8003308 <HAL_TIM_ConfigClockSource+0x68>
  tmpsmcr = TIMx->SMCR;
 8003374:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003376:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800337a:	430b      	orrs	r3, r1
 800337c:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 8003380:	60a3      	str	r3, [r4, #8]
}
 8003382:	e7c0      	b.n	8003306 <HAL_TIM_ConfigClockSource+0x66>
  switch (sClockSourceConfig->ClockSource)
 8003384:	f033 0110 	bics.w	r1, r3, #16
 8003388:	d1be      	bne.n	8003308 <HAL_TIM_ConfigClockSource+0x68>
 800338a:	e7f3      	b.n	8003374 <HAL_TIM_ConfigClockSource+0xd4>
  __HAL_LOCK(htim);
 800338c:	2002      	movs	r0, #2
}
 800338e:	4770      	bx	lr
  tmpccer = TIMx->CCER;
 8003390:	6a23      	ldr	r3, [r4, #32]
                               sClockSourceConfig->ClockPolarity,
 8003392:	684d      	ldr	r5, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8003394:	68c8      	ldr	r0, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003396:	6a21      	ldr	r1, [r4, #32]
 8003398:	f021 0110 	bic.w	r1, r1, #16
 800339c:	6221      	str	r1, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800339e:	69a1      	ldr	r1, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80033a0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80033a4:	f421 4170 	bic.w	r1, r1, #61440	@ 0xf000
  tmpccer |= (TIM_ICPolarity << 4U);
 80033a8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80033ac:	ea41 3100 	orr.w	r1, r1, r0, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80033b0:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 80033b2:	6223      	str	r3, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 80033b4:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80033b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80033ba:	f043 0367 	orr.w	r3, r3, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 80033be:	60a3      	str	r3, [r4, #8]
}
 80033c0:	e7a1      	b.n	8003306 <HAL_TIM_ConfigClockSource+0x66>
                               sClockSourceConfig->ClockPolarity,
 80033c2:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80033c4:	68c8      	ldr	r0, [r1, #12]
  tmpccer = TIMx->CCER;
 80033c6:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80033c8:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 80033cc:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80033ce:	6a23      	ldr	r3, [r4, #32]
 80033d0:	f023 0301 	bic.w	r3, r3, #1
 80033d4:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 80033d6:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80033d8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80033dc:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80033e0:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 80033e2:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 80033e4:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80033e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80033ea:	f043 0347 	orr.w	r3, r3, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 80033ee:	60a3      	str	r3, [r4, #8]
}
 80033f0:	e789      	b.n	8003306 <HAL_TIM_ConfigClockSource+0x66>
 80033f2:	bf00      	nop

080033f4 <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 80033f4:	4770      	bx	lr
 80033f6:	bf00      	nop

080033f8 <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 80033f8:	4770      	bx	lr
 80033fa:	bf00      	nop

080033fc <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 80033fc:	4770      	bx	lr
 80033fe:	bf00      	nop

08003400 <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 8003400:	4770      	bx	lr
 8003402:	bf00      	nop

08003404 <HAL_TIM_IRQHandler>:
  uint32_t itsource = htim->Instance->DIER;
 8003404:	6803      	ldr	r3, [r0, #0]
{
 8003406:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 8003408:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 800340a:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800340c:	07a9      	lsls	r1, r5, #30
{
 800340e:	4604      	mov	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003410:	d501      	bpl.n	8003416 <HAL_TIM_IRQHandler+0x12>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003412:	07b2      	lsls	r2, r6, #30
 8003414:	d451      	bmi.n	80034ba <HAL_TIM_IRQHandler+0xb6>
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003416:	0769      	lsls	r1, r5, #29
 8003418:	d501      	bpl.n	800341e <HAL_TIM_IRQHandler+0x1a>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800341a:	0772      	lsls	r2, r6, #29
 800341c:	d43a      	bmi.n	8003494 <HAL_TIM_IRQHandler+0x90>
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800341e:	072b      	lsls	r3, r5, #28
 8003420:	d501      	bpl.n	8003426 <HAL_TIM_IRQHandler+0x22>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003422:	0730      	lsls	r0, r6, #28
 8003424:	d424      	bmi.n	8003470 <HAL_TIM_IRQHandler+0x6c>
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003426:	06ea      	lsls	r2, r5, #27
 8003428:	d501      	bpl.n	800342e <HAL_TIM_IRQHandler+0x2a>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800342a:	06f3      	lsls	r3, r6, #27
 800342c:	d410      	bmi.n	8003450 <HAL_TIM_IRQHandler+0x4c>
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800342e:	07e8      	lsls	r0, r5, #31
 8003430:	d501      	bpl.n	8003436 <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003432:	07f1      	lsls	r1, r6, #31
 8003434:	d457      	bmi.n	80034e6 <HAL_TIM_IRQHandler+0xe2>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003436:	062a      	lsls	r2, r5, #24
 8003438:	d501      	bpl.n	800343e <HAL_TIM_IRQHandler+0x3a>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800343a:	0633      	lsls	r3, r6, #24
 800343c:	d45b      	bmi.n	80034f6 <HAL_TIM_IRQHandler+0xf2>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800343e:	0668      	lsls	r0, r5, #25
 8003440:	d501      	bpl.n	8003446 <HAL_TIM_IRQHandler+0x42>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003442:	0671      	lsls	r1, r6, #25
 8003444:	d45f      	bmi.n	8003506 <HAL_TIM_IRQHandler+0x102>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003446:	06aa      	lsls	r2, r5, #26
 8003448:	d501      	bpl.n	800344e <HAL_TIM_IRQHandler+0x4a>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800344a:	06b3      	lsls	r3, r6, #26
 800344c:	d442      	bmi.n	80034d4 <HAL_TIM_IRQHandler+0xd0>
}
 800344e:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003450:	6823      	ldr	r3, [r4, #0]
 8003452:	f06f 0210 	mvn.w	r2, #16
 8003456:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003458:	2208      	movs	r2, #8
 800345a:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800345c:	69db      	ldr	r3, [r3, #28]
 800345e:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8003462:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003464:	d063      	beq.n	800352e <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8003466:	f7ff ffc7 	bl	80033f8 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800346a:	2300      	movs	r3, #0
 800346c:	7723      	strb	r3, [r4, #28]
 800346e:	e7de      	b.n	800342e <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003470:	6823      	ldr	r3, [r4, #0]
 8003472:	f06f 0208 	mvn.w	r2, #8
 8003476:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003478:	2204      	movs	r2, #4
 800347a:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800347c:	69db      	ldr	r3, [r3, #28]
 800347e:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8003480:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003482:	d151      	bne.n	8003528 <HAL_TIM_IRQHandler+0x124>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003484:	f7ff ffb6 	bl	80033f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003488:	4620      	mov	r0, r4
 800348a:	f7ff ffb7 	bl	80033fc <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800348e:	2300      	movs	r3, #0
 8003490:	7723      	strb	r3, [r4, #28]
 8003492:	e7c8      	b.n	8003426 <HAL_TIM_IRQHandler+0x22>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003494:	6823      	ldr	r3, [r4, #0]
 8003496:	f06f 0204 	mvn.w	r2, #4
 800349a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800349c:	2202      	movs	r2, #2
 800349e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80034a0:	699b      	ldr	r3, [r3, #24]
 80034a2:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80034a6:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80034a8:	d13b      	bne.n	8003522 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034aa:	f7ff ffa3 	bl	80033f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034ae:	4620      	mov	r0, r4
 80034b0:	f7ff ffa4 	bl	80033fc <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034b4:	2300      	movs	r3, #0
 80034b6:	7723      	strb	r3, [r4, #28]
 80034b8:	e7b1      	b.n	800341e <HAL_TIM_IRQHandler+0x1a>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80034ba:	f06f 0202 	mvn.w	r2, #2
 80034be:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80034c0:	2201      	movs	r2, #1
 80034c2:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80034c4:	699b      	ldr	r3, [r3, #24]
 80034c6:	079b      	lsls	r3, r3, #30
 80034c8:	d025      	beq.n	8003516 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 80034ca:	f7ff ff95 	bl	80033f8 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034ce:	2300      	movs	r3, #0
 80034d0:	7723      	strb	r3, [r4, #28]
 80034d2:	e7a0      	b.n	8003416 <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80034d4:	6823      	ldr	r3, [r4, #0]
 80034d6:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 80034da:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80034dc:	611a      	str	r2, [r3, #16]
}
 80034de:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      HAL_TIMEx_CommutCallback(htim);
 80034e2:	f000 b88d 	b.w	8003600 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80034e6:	6823      	ldr	r3, [r4, #0]
 80034e8:	f06f 0201 	mvn.w	r2, #1
 80034ec:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80034ee:	4620      	mov	r0, r4
 80034f0:	f7fe f9ea 	bl	80018c8 <HAL_TIM_PeriodElapsedCallback>
 80034f4:	e79f      	b.n	8003436 <HAL_TIM_IRQHandler+0x32>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80034f6:	6823      	ldr	r3, [r4, #0]
 80034f8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80034fc:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80034fe:	4620      	mov	r0, r4
 8003500:	f000 f880 	bl	8003604 <HAL_TIMEx_BreakCallback>
 8003504:	e79b      	b.n	800343e <HAL_TIM_IRQHandler+0x3a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003506:	6823      	ldr	r3, [r4, #0]
 8003508:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800350c:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800350e:	4620      	mov	r0, r4
 8003510:	f7ff ff76 	bl	8003400 <HAL_TIM_TriggerCallback>
 8003514:	e797      	b.n	8003446 <HAL_TIM_IRQHandler+0x42>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003516:	f7ff ff6d 	bl	80033f4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800351a:	4620      	mov	r0, r4
 800351c:	f7ff ff6e 	bl	80033fc <HAL_TIM_PWM_PulseFinishedCallback>
 8003520:	e7d5      	b.n	80034ce <HAL_TIM_IRQHandler+0xca>
        HAL_TIM_IC_CaptureCallback(htim);
 8003522:	f7ff ff69 	bl	80033f8 <HAL_TIM_IC_CaptureCallback>
 8003526:	e7c5      	b.n	80034b4 <HAL_TIM_IRQHandler+0xb0>
        HAL_TIM_IC_CaptureCallback(htim);
 8003528:	f7ff ff66 	bl	80033f8 <HAL_TIM_IC_CaptureCallback>
 800352c:	e7af      	b.n	800348e <HAL_TIM_IRQHandler+0x8a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800352e:	f7ff ff61 	bl	80033f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003532:	4620      	mov	r0, r4
 8003534:	f7ff ff62 	bl	80033fc <HAL_TIM_PWM_PulseFinishedCallback>
 8003538:	e797      	b.n	800346a <HAL_TIM_IRQHandler+0x66>
 800353a:	bf00      	nop

0800353c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800353c:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8003540:	2a01      	cmp	r2, #1
 8003542:	d02f      	beq.n	80035a4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8003544:	4603      	mov	r3, r0

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003546:	6802      	ldr	r2, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8003548:	2002      	movs	r0, #2
{
 800354a:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 800354c:	f883 003d 	strb.w	r0, [r3, #61]	@ 0x3d
  tmpcr2 = htim->Instance->CR2;
 8003550:	6850      	ldr	r0, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003552:	680d      	ldr	r5, [r1, #0]
  tmpsmcr = htim->Instance->SMCR;
 8003554:	6894      	ldr	r4, [r2, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8003556:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800355a:	4328      	orrs	r0, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800355c:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800355e:	4812      	ldr	r0, [pc, #72]	@ (80035a8 <HAL_TIMEx_MasterConfigSynchronization+0x6c>)
 8003560:	4282      	cmp	r2, r0
 8003562:	d012      	beq.n	800358a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8003564:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8003568:	d00f      	beq.n	800358a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 800356a:	f5a0 407c 	sub.w	r0, r0, #64512	@ 0xfc00
 800356e:	4282      	cmp	r2, r0
 8003570:	d00b      	beq.n	800358a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8003572:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8003576:	4282      	cmp	r2, r0
 8003578:	d007      	beq.n	800358a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 800357a:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 800357e:	4282      	cmp	r2, r0
 8003580:	d003      	beq.n	800358a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8003582:	f500 309a 	add.w	r0, r0, #78848	@ 0x13400
 8003586:	4282      	cmp	r2, r0
 8003588:	d104      	bne.n	8003594 <HAL_TIMEx_MasterConfigSynchronization+0x58>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800358a:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800358c:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003590:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003592:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8003594:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8003596:	2201      	movs	r2, #1
 8003598:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 800359c:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 80035a0:	bc30      	pop	{r4, r5}
 80035a2:	4770      	bx	lr
  __HAL_LOCK(htim);
 80035a4:	2002      	movs	r0, #2
}
 80035a6:	4770      	bx	lr
 80035a8:	40010000 	.word	0x40010000

080035ac <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80035ac:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80035b0:	2b01      	cmp	r3, #1
 80035b2:	d023      	beq.n	80035fc <HAL_TIMEx_ConfigBreakDeadTime+0x50>
{
 80035b4:	b410      	push	{r4}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80035b6:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
 80035ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80035be:	4602      	mov	r2, r0
 80035c0:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80035c2:	6848      	ldr	r0, [r1, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80035c4:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80035c6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80035ca:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80035cc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80035d0:	6908      	ldr	r0, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80035d2:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80035d4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80035d8:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80035da:	6948      	ldr	r0, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80035dc:	69cc      	ldr	r4, [r1, #28]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80035de:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80035e2:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80035e4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80035e8:	6810      	ldr	r0, [r2, #0]

  __HAL_UNLOCK(htim);
 80035ea:	2100      	movs	r1, #0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80035ec:	4323      	orrs	r3, r4
  htim->Instance->BDTR = tmpbdtr;
 80035ee:	6443      	str	r3, [r0, #68]	@ 0x44
  __HAL_UNLOCK(htim);
 80035f0:	f882 103c 	strb.w	r1, [r2, #60]	@ 0x3c

  return HAL_OK;
 80035f4:	4608      	mov	r0, r1
}
 80035f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80035fa:	4770      	bx	lr
  __HAL_LOCK(htim);
 80035fc:	2002      	movs	r0, #2
}
 80035fe:	4770      	bx	lr

08003600 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 8003600:	4770      	bx	lr
 8003602:	bf00      	nop

08003604 <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 8003604:	4770      	bx	lr
 8003606:	bf00      	nop

08003608 <HAL_UART_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003608:	2800      	cmp	r0, #0
 800360a:	f000 8087 	beq.w	800371c <HAL_UART_Init+0x114>
{
 800360e:	b538      	push	{r3, r4, r5, lr}
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003610:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8003614:	4604      	mov	r4, r0
 8003616:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800361a:	2b00      	cmp	r3, #0
 800361c:	d079      	beq.n	8003712 <HAL_UART_Init+0x10a>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800361e:	6823      	ldr	r3, [r4, #0]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003620:	68e0      	ldr	r0, [r4, #12]
  huart->gState = HAL_UART_STATE_BUSY;
 8003622:	2224      	movs	r2, #36	@ 0x24
 8003624:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 8003628:	68da      	ldr	r2, [r3, #12]
 800362a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800362e:	60da      	str	r2, [r3, #12]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003630:	6919      	ldr	r1, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003632:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003634:	f421 5140 	bic.w	r1, r1, #12288	@ 0x3000
 8003638:	4301      	orrs	r1, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800363a:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800363c:	6119      	str	r1, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800363e:	4302      	orrs	r2, r0
 8003640:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 8003642:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003644:	4302      	orrs	r2, r0
 8003646:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1,
 8003648:	f421 4116 	bic.w	r1, r1, #38400	@ 0x9600
 800364c:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003650:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8003652:	430a      	orrs	r2, r1
 8003654:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003656:	695a      	ldr	r2, [r3, #20]
 8003658:	69a0      	ldr	r0, [r4, #24]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800365a:	4931      	ldr	r1, [pc, #196]	@ (8003720 <HAL_UART_Init+0x118>)
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800365c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003660:	4302      	orrs	r2, r0
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003662:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003664:	615a      	str	r2, [r3, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003666:	d036      	beq.n	80036d6 <HAL_UART_Init+0xce>
 8003668:	4a2e      	ldr	r2, [pc, #184]	@ (8003724 <HAL_UART_Init+0x11c>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d033      	beq.n	80036d6 <HAL_UART_Init+0xce>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800366e:	f7ff fbb7 	bl	8002de0 <HAL_RCC_GetPCLK1Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003672:	69e2      	ldr	r2, [r4, #28]
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003674:	2119      	movs	r1, #25
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003676:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800367a:	e9d4 5300 	ldrd	r5, r3, [r4]
 800367e:	fba0 0101 	umull	r0, r1, r0, r1
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003682:	d02b      	beq.n	80036dc <HAL_UART_Init+0xd4>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003684:	009a      	lsls	r2, r3, #2
 8003686:	0f9b      	lsrs	r3, r3, #30
 8003688:	f7fd fb06 	bl	8000c98 <__aeabi_uldivmod>
 800368c:	4a26      	ldr	r2, [pc, #152]	@ (8003728 <HAL_UART_Init+0x120>)
 800368e:	fba2 1300 	umull	r1, r3, r2, r0
 8003692:	095b      	lsrs	r3, r3, #5
 8003694:	2164      	movs	r1, #100	@ 0x64
 8003696:	fb01 0013 	mls	r0, r1, r3, r0
 800369a:	0100      	lsls	r0, r0, #4
 800369c:	3032      	adds	r0, #50	@ 0x32
 800369e:	fba2 2000 	umull	r2, r0, r2, r0
 80036a2:	011b      	lsls	r3, r3, #4
 80036a4:	eb03 1350 	add.w	r3, r3, r0, lsr #5
 80036a8:	60ab      	str	r3, [r5, #8]
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80036aa:	692a      	ldr	r2, [r5, #16]
 80036ac:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80036b0:	612a      	str	r2, [r5, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80036b2:	696a      	ldr	r2, [r5, #20]
 80036b4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80036b8:	616a      	str	r2, [r5, #20]
  __HAL_UART_ENABLE(huart);
 80036ba:	68ea      	ldr	r2, [r5, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036bc:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 80036be:	2120      	movs	r1, #32
  __HAL_UART_ENABLE(huart);
 80036c0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80036c4:	60ea      	str	r2, [r5, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036c6:	6463      	str	r3, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80036c8:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80036cc:	f884 1042 	strb.w	r1, [r4, #66]	@ 0x42
  return HAL_OK;
 80036d0:	4618      	mov	r0, r3
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80036d2:	6363      	str	r3, [r4, #52]	@ 0x34
}
 80036d4:	bd38      	pop	{r3, r4, r5, pc}
      pclk = HAL_RCC_GetPCLK2Freq();
 80036d6:	f7ff fb93 	bl	8002e00 <HAL_RCC_GetPCLK2Freq>
 80036da:	e7ca      	b.n	8003672 <HAL_UART_Init+0x6a>
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80036dc:	18da      	adds	r2, r3, r3
 80036de:	f04f 0300 	mov.w	r3, #0
 80036e2:	415b      	adcs	r3, r3
 80036e4:	f7fd fad8 	bl	8000c98 <__aeabi_uldivmod>
 80036e8:	4a0f      	ldr	r2, [pc, #60]	@ (8003728 <HAL_UART_Init+0x120>)
 80036ea:	fba2 3100 	umull	r3, r1, r2, r0
 80036ee:	0949      	lsrs	r1, r1, #5
 80036f0:	2364      	movs	r3, #100	@ 0x64
 80036f2:	fb03 0311 	mls	r3, r3, r1, r0
 80036f6:	00db      	lsls	r3, r3, #3
 80036f8:	3332      	adds	r3, #50	@ 0x32
 80036fa:	fba2 2303 	umull	r2, r3, r2, r3
 80036fe:	f3c3 1242 	ubfx	r2, r3, #5, #3
 8003702:	091b      	lsrs	r3, r3, #4
 8003704:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8003708:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800370c:	4413      	add	r3, r2
 800370e:	60ab      	str	r3, [r5, #8]
 8003710:	e7cb      	b.n	80036aa <HAL_UART_Init+0xa2>
    huart->Lock = HAL_UNLOCKED;
 8003712:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 8003716:	f7fe f9af 	bl	8001a78 <HAL_UART_MspInit>
 800371a:	e780      	b.n	800361e <HAL_UART_Init+0x16>
    return HAL_ERROR;
 800371c:	2001      	movs	r0, #1
}
 800371e:	4770      	bx	lr
 8003720:	40011000 	.word	0x40011000
 8003724:	40011400 	.word	0x40011400
 8003728:	51eb851f 	.word	0x51eb851f

0800372c <HAL_UART_Transmit>:
{
 800372c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003730:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 8003732:	f890 0041 	ldrb.w	r0, [r0, #65]	@ 0x41
 8003736:	2820      	cmp	r0, #32
 8003738:	d14b      	bne.n	80037d2 <HAL_UART_Transmit+0xa6>
    if ((pData == NULL) || (Size == 0U))
 800373a:	4688      	mov	r8, r1
 800373c:	b109      	cbz	r1, 8003742 <HAL_UART_Transmit+0x16>
 800373e:	4617      	mov	r7, r2
 8003740:	b912      	cbnz	r2, 8003748 <HAL_UART_Transmit+0x1c>
      return  HAL_ERROR;
 8003742:	2001      	movs	r0, #1
}
 8003744:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003748:	461d      	mov	r5, r3
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800374a:	f04f 0900 	mov.w	r9, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800374e:	2321      	movs	r3, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003750:	f8c4 9044 	str.w	r9, [r4, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003754:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    tickstart = HAL_GetTick();
 8003758:	f7fe facc 	bl	8001cf4 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800375c:	68a3      	ldr	r3, [r4, #8]
    huart->TxXferSize = Size;
 800375e:	84a7      	strh	r7, [r4, #36]	@ 0x24
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003760:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->TxXferCount = Size;
 8003764:	84e7      	strh	r7, [r4, #38]	@ 0x26
    tickstart = HAL_GetTick();
 8003766:	4606      	mov	r6, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003768:	d042      	beq.n	80037f0 <HAL_UART_Transmit+0xc4>
    while (huart->TxXferCount > 0U)
 800376a:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800376c:	6823      	ldr	r3, [r4, #0]
    while (huart->TxXferCount > 0U)
 800376e:	b292      	uxth	r2, r2
 8003770:	b192      	cbz	r2, 8003798 <HAL_UART_Transmit+0x6c>
 8003772:	1c68      	adds	r0, r5, #1
 8003774:	d122      	bne.n	80037bc <HAL_UART_Transmit+0x90>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003776:	681a      	ldr	r2, [r3, #0]
 8003778:	0612      	lsls	r2, r2, #24
 800377a:	d5fc      	bpl.n	8003776 <HAL_UART_Transmit+0x4a>
      if (pdata8bits == NULL)
 800377c:	f1b8 0f00 	cmp.w	r8, #0
 8003780:	d022      	beq.n	80037c8 <HAL_UART_Transmit+0x9c>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003782:	f818 2b01 	ldrb.w	r2, [r8], #1
 8003786:	605a      	str	r2, [r3, #4]
      huart->TxXferCount--;
 8003788:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 800378a:	3a01      	subs	r2, #1
 800378c:	b292      	uxth	r2, r2
 800378e:	84e2      	strh	r2, [r4, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003790:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 8003792:	b292      	uxth	r2, r2
 8003794:	2a00      	cmp	r2, #0
 8003796:	d1ec      	bne.n	8003772 <HAL_UART_Transmit+0x46>
 8003798:	1c69      	adds	r1, r5, #1
 800379a:	d125      	bne.n	80037e8 <HAL_UART_Transmit+0xbc>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800379c:	681a      	ldr	r2, [r3, #0]
 800379e:	0652      	lsls	r2, r2, #25
 80037a0:	d5fc      	bpl.n	800379c <HAL_UART_Transmit+0x70>
    huart->gState = HAL_UART_STATE_READY;
 80037a2:	2320      	movs	r3, #32
 80037a4:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    return HAL_OK;
 80037a8:	2000      	movs	r0, #0
 80037aa:	e7cb      	b.n	8003744 <HAL_UART_Transmit+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037ac:	f7fe faa2 	bl	8001cf4 <HAL_GetTick>
 80037b0:	1b80      	subs	r0, r0, r6
 80037b2:	4285      	cmp	r5, r0
 80037b4:	d322      	bcc.n	80037fc <HAL_UART_Transmit+0xd0>
 80037b6:	b30d      	cbz	r5, 80037fc <HAL_UART_Transmit+0xd0>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80037b8:	6823      	ldr	r3, [r4, #0]
 80037ba:	68da      	ldr	r2, [r3, #12]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	0617      	lsls	r7, r2, #24
 80037c0:	d5f4      	bpl.n	80037ac <HAL_UART_Transmit+0x80>
      if (pdata8bits == NULL)
 80037c2:	f1b8 0f00 	cmp.w	r8, #0
 80037c6:	d1dc      	bne.n	8003782 <HAL_UART_Transmit+0x56>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80037c8:	f839 2b02 	ldrh.w	r2, [r9], #2
 80037cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80037d0:	e7d9      	b.n	8003786 <HAL_UART_Transmit+0x5a>
    return HAL_BUSY;
 80037d2:	2002      	movs	r0, #2
}
 80037d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037d8:	f7fe fa8c 	bl	8001cf4 <HAL_GetTick>
 80037dc:	1b83      	subs	r3, r0, r6
 80037de:	429d      	cmp	r5, r3
 80037e0:	d30c      	bcc.n	80037fc <HAL_UART_Transmit+0xd0>
 80037e2:	b15d      	cbz	r5, 80037fc <HAL_UART_Transmit+0xd0>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80037e4:	6823      	ldr	r3, [r4, #0]
 80037e6:	68da      	ldr	r2, [r3, #12]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	065b      	lsls	r3, r3, #25
 80037ec:	d5f4      	bpl.n	80037d8 <HAL_UART_Transmit+0xac>
 80037ee:	e7d8      	b.n	80037a2 <HAL_UART_Transmit+0x76>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80037f0:	6923      	ldr	r3, [r4, #16]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d1b9      	bne.n	800376a <HAL_UART_Transmit+0x3e>
 80037f6:	46c1      	mov	r9, r8
      pdata8bits  = NULL;
 80037f8:	4698      	mov	r8, r3
 80037fa:	e7b6      	b.n	800376a <HAL_UART_Transmit+0x3e>
        huart->gState = HAL_UART_STATE_READY;
 80037fc:	2320      	movs	r3, #32
 80037fe:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
        return HAL_TIMEOUT;
 8003802:	2003      	movs	r0, #3
}
 8003804:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08003808 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8003808:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800380c:	2b20      	cmp	r3, #32
 800380e:	d120      	bne.n	8003852 <HAL_UART_Receive_IT+0x4a>
    if ((pData == NULL) || (Size == 0U))
 8003810:	b101      	cbz	r1, 8003814 <HAL_UART_Receive_IT+0xc>
 8003812:	b90a      	cbnz	r2, 8003818 <HAL_UART_Receive_IT+0x10>
      return HAL_ERROR;
 8003814:	2001      	movs	r0, #1
}
 8003816:	4770      	bx	lr
{
 8003818:	b410      	push	{r4}
  if (huart->Init.Parity != UART_PARITY_NONE)
 800381a:	6904      	ldr	r4, [r0, #16]
  huart->pRxBuffPtr = pData;
 800381c:	6281      	str	r1, [r0, #40]	@ 0x28
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800381e:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003820:	2122      	movs	r1, #34	@ 0x22
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003822:	6303      	str	r3, [r0, #48]	@ 0x30
  huart->RxXferSize = Size;
 8003824:	8582      	strh	r2, [r0, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003826:	85c2      	strh	r2, [r0, #46]	@ 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003828:	6443      	str	r3, [r0, #68]	@ 0x44
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800382a:	6803      	ldr	r3, [r0, #0]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800382c:	f880 1042 	strb.w	r1, [r0, #66]	@ 0x42
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003830:	b11c      	cbz	r4, 800383a <HAL_UART_Receive_IT+0x32>
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003832:	68da      	ldr	r2, [r3, #12]
 8003834:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003838:	60da      	str	r2, [r3, #12]
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800383a:	695a      	ldr	r2, [r3, #20]
}
 800383c:	f85d 4b04 	ldr.w	r4, [sp], #4
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003840:	f042 0201 	orr.w	r2, r2, #1
 8003844:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003846:	68da      	ldr	r2, [r3, #12]
 8003848:	f042 0220 	orr.w	r2, r2, #32
    return (UART_Start_Receive_IT(huart, pData, Size));
 800384c:	2000      	movs	r0, #0
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800384e:	60da      	str	r2, [r3, #12]
}
 8003850:	4770      	bx	lr
    return HAL_BUSY;
 8003852:	2002      	movs	r0, #2
 8003854:	4770      	bx	lr
 8003856:	bf00      	nop

08003858 <HAL_UART_TxCpltCallback>:
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
 8003858:	4770      	bx	lr
 800385a:	bf00      	nop

0800385c <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 800385c:	4770      	bx	lr
 800385e:	bf00      	nop

08003860 <UART_DMAAbortOnError>:
{
 8003860:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003862:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  huart->RxXferCount = 0x00U;
 8003864:	2300      	movs	r3, #0
 8003866:	85c3      	strh	r3, [r0, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003868:	84c3      	strh	r3, [r0, #38]	@ 0x26
  HAL_UART_ErrorCallback(huart);
 800386a:	f7ff fff7 	bl	800385c <HAL_UART_ErrorCallback>
}
 800386e:	bd08      	pop	{r3, pc}

08003870 <HAL_UARTEx_RxEventCallback>:
}
 8003870:	4770      	bx	lr
 8003872:	bf00      	nop

08003874 <UART_Receive_IT.part.0.isra.0>:
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003874:	6883      	ldr	r3, [r0, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003876:	6801      	ldr	r1, [r0, #0]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003878:	6a82      	ldr	r2, [r0, #40]	@ 0x28
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800387a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800387e:	d042      	beq.n	8003906 <UART_Receive_IT.part.0.isra.0+0x92>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003880:	2b00      	cmp	r3, #0
 8003882:	d039      	beq.n	80038f8 <UART_Receive_IT.part.0.isra.0+0x84>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003884:	684b      	ldr	r3, [r1, #4]
 8003886:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800388a:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr += 1U;
 800388c:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 800388e:	3201      	adds	r2, #1
    if (--huart->RxXferCount == 0U)
 8003890:	8dc3      	ldrh	r3, [r0, #46]	@ 0x2e
      huart->pRxBuffPtr += 2U;
 8003892:	6282      	str	r2, [r0, #40]	@ 0x28
    if (--huart->RxXferCount == 0U)
 8003894:	3b01      	subs	r3, #1
 8003896:	b29b      	uxth	r3, r3
 8003898:	85c3      	strh	r3, [r0, #46]	@ 0x2e
 800389a:	2b00      	cmp	r3, #0
 800389c:	d132      	bne.n	8003904 <UART_Receive_IT.part.0.isra.0+0x90>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800389e:	6802      	ldr	r2, [r0, #0]
 80038a0:	68d1      	ldr	r1, [r2, #12]
 80038a2:	f021 0120 	bic.w	r1, r1, #32
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 80038a6:	b500      	push	{lr}
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80038a8:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80038aa:	68d1      	ldr	r1, [r2, #12]
 80038ac:	f421 7180 	bic.w	r1, r1, #256	@ 0x100
 80038b0:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80038b2:	6951      	ldr	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 80038b4:	f04f 0c20 	mov.w	ip, #32
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80038b8:	f021 0101 	bic.w	r1, r1, #1
 80038bc:	6151      	str	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 80038be:	f880 c042 	strb.w	ip, [r0, #66]	@ 0x42
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80038c2:	6343      	str	r3, [r0, #52]	@ 0x34
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80038c4:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 80038c6:	2901      	cmp	r1, #1
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 80038c8:	b083      	sub	sp, #12
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80038ca:	d125      	bne.n	8003918 <UART_Receive_IT.part.0.isra.0+0xa4>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038cc:	6303      	str	r3, [r0, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038ce:	f102 030c 	add.w	r3, r2, #12
 80038d2:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80038d6:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038da:	f102 0c0c 	add.w	ip, r2, #12
 80038de:	e84c 3100 	strex	r1, r3, [ip]
 80038e2:	2900      	cmp	r1, #0
 80038e4:	d1f3      	bne.n	80038ce <UART_Receive_IT.part.0.isra.0+0x5a>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80038e6:	6813      	ldr	r3, [r2, #0]
 80038e8:	06db      	lsls	r3, r3, #27
 80038ea:	d41a      	bmi.n	8003922 <UART_Receive_IT.part.0.isra.0+0xae>
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80038ec:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 80038ee:	f7ff ffbf 	bl	8003870 <HAL_UARTEx_RxEventCallback>
}
 80038f2:	b003      	add	sp, #12
 80038f4:	f85d fb04 	ldr.w	pc, [sp], #4
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80038f8:	6903      	ldr	r3, [r0, #16]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d1c2      	bne.n	8003884 <UART_Receive_IT.part.0.isra.0+0x10>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80038fe:	684b      	ldr	r3, [r1, #4]
 8003900:	b2db      	uxtb	r3, r3
 8003902:	e7c2      	b.n	800388a <UART_Receive_IT.part.0.isra.0+0x16>
 8003904:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003906:	6903      	ldr	r3, [r0, #16]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d1f8      	bne.n	80038fe <UART_Receive_IT.part.0.isra.0+0x8a>
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800390c:	684b      	ldr	r3, [r1, #4]
 800390e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003912:	f822 3b02 	strh.w	r3, [r2], #2
      huart->pRxBuffPtr += 2U;
 8003916:	e7bb      	b.n	8003890 <UART_Receive_IT.part.0.isra.0+0x1c>
        HAL_UART_RxCpltCallback(huart);
 8003918:	f7fd ffba 	bl	8001890 <HAL_UART_RxCpltCallback>
}
 800391c:	b003      	add	sp, #12
 800391e:	f85d fb04 	ldr.w	pc, [sp], #4
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003922:	2300      	movs	r3, #0
 8003924:	9301      	str	r3, [sp, #4]
 8003926:	6813      	ldr	r3, [r2, #0]
 8003928:	9301      	str	r3, [sp, #4]
 800392a:	6853      	ldr	r3, [r2, #4]
 800392c:	9301      	str	r3, [sp, #4]
 800392e:	9b01      	ldr	r3, [sp, #4]
 8003930:	e7dc      	b.n	80038ec <UART_Receive_IT.part.0.isra.0+0x78>
 8003932:	bf00      	nop

08003934 <HAL_UART_IRQHandler>:
{
 8003934:	b530      	push	{r4, r5, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003936:	6803      	ldr	r3, [r0, #0]
 8003938:	681a      	ldr	r2, [r3, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800393a:	68dd      	ldr	r5, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800393c:	6959      	ldr	r1, [r3, #20]
  if (errorflags == RESET)
 800393e:	f012 0f0f 	tst.w	r2, #15
{
 8003942:	b083      	sub	sp, #12
 8003944:	4604      	mov	r4, r0
  if (errorflags == RESET)
 8003946:	d170      	bne.n	8003a2a <HAL_UART_IRQHandler+0xf6>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003948:	0691      	lsls	r1, r2, #26
 800394a:	d502      	bpl.n	8003952 <HAL_UART_IRQHandler+0x1e>
 800394c:	06a9      	lsls	r1, r5, #26
 800394e:	f100 80a1 	bmi.w	8003a94 <HAL_UART_IRQHandler+0x160>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003952:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8003954:	2901      	cmp	r1, #1
 8003956:	d00b      	beq.n	8003970 <HAL_UART_IRQHandler+0x3c>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003958:	0610      	lsls	r0, r2, #24
 800395a:	d502      	bpl.n	8003962 <HAL_UART_IRQHandler+0x2e>
 800395c:	0629      	lsls	r1, r5, #24
 800395e:	f100 80a3 	bmi.w	8003aa8 <HAL_UART_IRQHandler+0x174>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003962:	0652      	lsls	r2, r2, #25
 8003964:	d502      	bpl.n	800396c <HAL_UART_IRQHandler+0x38>
 8003966:	0668      	lsls	r0, r5, #25
 8003968:	f100 80bd 	bmi.w	8003ae6 <HAL_UART_IRQHandler+0x1b2>
}
 800396c:	b003      	add	sp, #12
 800396e:	bd30      	pop	{r4, r5, pc}
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003970:	06d0      	lsls	r0, r2, #27
 8003972:	d5f1      	bpl.n	8003958 <HAL_UART_IRQHandler+0x24>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003974:	06e9      	lsls	r1, r5, #27
 8003976:	d5ef      	bpl.n	8003958 <HAL_UART_IRQHandler+0x24>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003978:	2200      	movs	r2, #0
 800397a:	9201      	str	r2, [sp, #4]
 800397c:	681a      	ldr	r2, [r3, #0]
 800397e:	9201      	str	r2, [sp, #4]
 8003980:	685a      	ldr	r2, [r3, #4]
 8003982:	9201      	str	r2, [sp, #4]
 8003984:	9a01      	ldr	r2, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003986:	695a      	ldr	r2, [r3, #20]
 8003988:	0655      	lsls	r5, r2, #25
 800398a:	f140 8136 	bpl.w	8003bfa <HAL_UART_IRQHandler+0x2c6>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800398e:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8003990:	6802      	ldr	r2, [r0, #0]
 8003992:	6852      	ldr	r2, [r2, #4]
 8003994:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 8003996:	2a00      	cmp	r2, #0
 8003998:	d0e8      	beq.n	800396c <HAL_UART_IRQHandler+0x38>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800399a:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 800399c:	4291      	cmp	r1, r2
 800399e:	d9e5      	bls.n	800396c <HAL_UART_IRQHandler+0x38>
        huart->RxXferCount = nb_remaining_rx_data;
 80039a0:	85e2      	strh	r2, [r4, #46]	@ 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80039a2:	69c2      	ldr	r2, [r0, #28]
 80039a4:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 80039a8:	d036      	beq.n	8003a18 <HAL_UART_IRQHandler+0xe4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039aa:	f103 020c 	add.w	r2, r3, #12
 80039ae:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80039b2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039b6:	f103 050c 	add.w	r5, r3, #12
 80039ba:	e845 2100 	strex	r1, r2, [r5]
 80039be:	2900      	cmp	r1, #0
 80039c0:	d1f3      	bne.n	80039aa <HAL_UART_IRQHandler+0x76>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039c2:	f103 0214 	add.w	r2, r3, #20
 80039c6:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039ca:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039ce:	f103 0514 	add.w	r5, r3, #20
 80039d2:	e845 2100 	strex	r1, r2, [r5]
 80039d6:	2900      	cmp	r1, #0
 80039d8:	d1f3      	bne.n	80039c2 <HAL_UART_IRQHandler+0x8e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039da:	f103 0214 	add.w	r2, r3, #20
 80039de:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80039e2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039e6:	f103 0514 	add.w	r5, r3, #20
 80039ea:	e845 2100 	strex	r1, r2, [r5]
 80039ee:	2900      	cmp	r1, #0
 80039f0:	d1f3      	bne.n	80039da <HAL_UART_IRQHandler+0xa6>
          huart->RxState = HAL_UART_STATE_READY;
 80039f2:	2220      	movs	r2, #32
 80039f4:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039f8:	6321      	str	r1, [r4, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039fa:	f103 020c 	add.w	r2, r3, #12
 80039fe:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a02:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a06:	f103 050c 	add.w	r5, r3, #12
 8003a0a:	e845 2100 	strex	r1, r2, [r5]
 8003a0e:	2900      	cmp	r1, #0
 8003a10:	d1f3      	bne.n	80039fa <HAL_UART_IRQHandler+0xc6>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003a12:	f7fe f9eb 	bl	8001dec <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003a16:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003a18:	2302      	movs	r3, #2
 8003a1a:	6363      	str	r3, [r4, #52]	@ 0x34
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003a1c:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 8003a1e:	1ac9      	subs	r1, r1, r3
 8003a20:	4620      	mov	r0, r4
 8003a22:	b289      	uxth	r1, r1
 8003a24:	f7ff ff24 	bl	8003870 <HAL_UARTEx_RxEventCallback>
 8003a28:	e7a0      	b.n	800396c <HAL_UART_IRQHandler+0x38>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003a2a:	f011 0101 	ands.w	r1, r1, #1
 8003a2e:	d178      	bne.n	8003b22 <HAL_UART_IRQHandler+0x1ee>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003a30:	f415 7f90 	tst.w	r5, #288	@ 0x120
 8003a34:	d08d      	beq.n	8003952 <HAL_UART_IRQHandler+0x1e>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003a36:	07d0      	lsls	r0, r2, #31
 8003a38:	d50a      	bpl.n	8003a50 <HAL_UART_IRQHandler+0x11c>
 8003a3a:	05e8      	lsls	r0, r5, #23
 8003a3c:	f140 80d9 	bpl.w	8003bf2 <HAL_UART_IRQHandler+0x2be>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003a40:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 8003a42:	f040 0001 	orr.w	r0, r0, #1
 8003a46:	6460      	str	r0, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003a48:	0750      	lsls	r0, r2, #29
 8003a4a:	d55b      	bpl.n	8003b04 <HAL_UART_IRQHandler+0x1d0>
 8003a4c:	2900      	cmp	r1, #0
 8003a4e:	d16c      	bne.n	8003b2a <HAL_UART_IRQHandler+0x1f6>
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003a50:	0790      	lsls	r0, r2, #30
 8003a52:	d570      	bpl.n	8003b36 <HAL_UART_IRQHandler+0x202>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003a54:	0710      	lsls	r0, r2, #28
 8003a56:	f100 80c9 	bmi.w	8003bec <HAL_UART_IRQHandler+0x2b8>
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003a5a:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8003a5c:	2900      	cmp	r1, #0
 8003a5e:	d085      	beq.n	800396c <HAL_UART_IRQHandler+0x38>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003a60:	0691      	lsls	r1, r2, #26
 8003a62:	d509      	bpl.n	8003a78 <HAL_UART_IRQHandler+0x144>
 8003a64:	06aa      	lsls	r2, r5, #26
 8003a66:	d507      	bpl.n	8003a78 <HAL_UART_IRQHandler+0x144>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003a68:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
 8003a6c:	2a22      	cmp	r2, #34	@ 0x22
 8003a6e:	d103      	bne.n	8003a78 <HAL_UART_IRQHandler+0x144>
 8003a70:	4620      	mov	r0, r4
 8003a72:	f7ff feff 	bl	8003874 <UART_Receive_IT.part.0.isra.0>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003a76:	6823      	ldr	r3, [r4, #0]
 8003a78:	695a      	ldr	r2, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003a7a:	6c61      	ldr	r1, [r4, #68]	@ 0x44
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003a7c:	f002 0240 	and.w	r2, r2, #64	@ 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003a80:	f001 0108 	and.w	r1, r1, #8
 8003a84:	ea52 0501 	orrs.w	r5, r2, r1
 8003a88:	d15c      	bne.n	8003b44 <HAL_UART_IRQHandler+0x210>
        HAL_UART_ErrorCallback(huart);
 8003a8a:	4620      	mov	r0, r4
 8003a8c:	f7ff fee6 	bl	800385c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a90:	6465      	str	r5, [r4, #68]	@ 0x44
 8003a92:	e76b      	b.n	800396c <HAL_UART_IRQHandler+0x38>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003a94:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 8003a98:	2b22      	cmp	r3, #34	@ 0x22
 8003a9a:	f47f af67 	bne.w	800396c <HAL_UART_IRQHandler+0x38>
}
 8003a9e:	b003      	add	sp, #12
 8003aa0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003aa4:	f7ff bee6 	b.w	8003874 <UART_Receive_IT.part.0.isra.0>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003aa8:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
 8003aac:	2a21      	cmp	r2, #33	@ 0x21
 8003aae:	f47f af5d 	bne.w	800396c <HAL_UART_IRQHandler+0x38>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ab2:	68a1      	ldr	r1, [r4, #8]
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003ab4:	6a22      	ldr	r2, [r4, #32]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ab6:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8003aba:	f000 80d9 	beq.w	8003c70 <HAL_UART_IRQHandler+0x33c>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003abe:	1c51      	adds	r1, r2, #1
 8003ac0:	6221      	str	r1, [r4, #32]
 8003ac2:	7812      	ldrb	r2, [r2, #0]
 8003ac4:	605a      	str	r2, [r3, #4]
    if (--huart->TxXferCount == 0U)
 8003ac6:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 8003ac8:	3a01      	subs	r2, #1
 8003aca:	b292      	uxth	r2, r2
 8003acc:	84e2      	strh	r2, [r4, #38]	@ 0x26
 8003ace:	2a00      	cmp	r2, #0
 8003ad0:	f47f af4c 	bne.w	800396c <HAL_UART_IRQHandler+0x38>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003ad4:	68da      	ldr	r2, [r3, #12]
 8003ad6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003ada:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003adc:	68da      	ldr	r2, [r3, #12]
 8003ade:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003ae2:	60da      	str	r2, [r3, #12]
 8003ae4:	e742      	b.n	800396c <HAL_UART_IRQHandler+0x38>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003ae6:	68da      	ldr	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8003ae8:	2120      	movs	r1, #32
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003aea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003aee:	60da      	str	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8003af0:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_READY;
 8003af2:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
  HAL_UART_TxCpltCallback(huart);
 8003af6:	f7ff feaf 	bl	8003858 <HAL_UART_TxCpltCallback>
    return;
 8003afa:	e737      	b.n	800396c <HAL_UART_IRQHandler+0x38>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003afc:	05e8      	lsls	r0, r5, #23
 8003afe:	d49f      	bmi.n	8003a40 <HAL_UART_IRQHandler+0x10c>
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b00:	0750      	lsls	r0, r2, #29
 8003b02:	d412      	bmi.n	8003b2a <HAL_UART_IRQHandler+0x1f6>
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b04:	0790      	lsls	r0, r2, #30
 8003b06:	d516      	bpl.n	8003b36 <HAL_UART_IRQHandler+0x202>
 8003b08:	2900      	cmp	r1, #0
 8003b0a:	d0a3      	beq.n	8003a54 <HAL_UART_IRQHandler+0x120>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003b0c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8003b0e:	f041 0104 	orr.w	r1, r1, #4
 8003b12:	6461      	str	r1, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003b14:	0711      	lsls	r1, r2, #28
 8003b16:	d5a0      	bpl.n	8003a5a <HAL_UART_IRQHandler+0x126>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003b18:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8003b1a:	f041 0108 	orr.w	r1, r1, #8
 8003b1e:	6461      	str	r1, [r4, #68]	@ 0x44
 8003b20:	e79b      	b.n	8003a5a <HAL_UART_IRQHandler+0x126>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003b22:	07d0      	lsls	r0, r2, #31
 8003b24:	d4ea      	bmi.n	8003afc <HAL_UART_IRQHandler+0x1c8>
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b26:	0750      	lsls	r0, r2, #29
 8003b28:	d55b      	bpl.n	8003be2 <HAL_UART_IRQHandler+0x2ae>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003b2a:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 8003b2c:	f040 0002 	orr.w	r0, r0, #2
 8003b30:	6460      	str	r0, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b32:	0790      	lsls	r0, r2, #30
 8003b34:	d4ea      	bmi.n	8003b0c <HAL_UART_IRQHandler+0x1d8>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003b36:	0710      	lsls	r0, r2, #28
 8003b38:	d58f      	bpl.n	8003a5a <HAL_UART_IRQHandler+0x126>
 8003b3a:	f005 0020 	and.w	r0, r5, #32
 8003b3e:	4308      	orrs	r0, r1
 8003b40:	d08b      	beq.n	8003a5a <HAL_UART_IRQHandler+0x126>
 8003b42:	e7e9      	b.n	8003b18 <HAL_UART_IRQHandler+0x1e4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b44:	f103 020c 	add.w	r2, r3, #12
 8003b48:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b4c:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b50:	f103 000c 	add.w	r0, r3, #12
 8003b54:	e840 2100 	strex	r1, r2, [r0]
 8003b58:	2900      	cmp	r1, #0
 8003b5a:	d1f3      	bne.n	8003b44 <HAL_UART_IRQHandler+0x210>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b5c:	f103 0214 	add.w	r2, r3, #20
 8003b60:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b64:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b68:	f103 0014 	add.w	r0, r3, #20
 8003b6c:	e840 2100 	strex	r1, r2, [r0]
 8003b70:	2900      	cmp	r1, #0
 8003b72:	d1f3      	bne.n	8003b5c <HAL_UART_IRQHandler+0x228>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b74:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8003b76:	2a01      	cmp	r2, #1
 8003b78:	d022      	beq.n	8003bc0 <HAL_UART_IRQHandler+0x28c>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b7a:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8003b7c:	2120      	movs	r1, #32
 8003b7e:	f884 1042 	strb.w	r1, [r4, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b82:	6322      	str	r2, [r4, #48]	@ 0x30
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b84:	695a      	ldr	r2, [r3, #20]
 8003b86:	0655      	lsls	r5, r2, #25
 8003b88:	d527      	bpl.n	8003bda <HAL_UART_IRQHandler+0x2a6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b8a:	f103 0214 	add.w	r2, r3, #20
 8003b8e:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b92:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b96:	f103 0014 	add.w	r0, r3, #20
 8003b9a:	e840 2100 	strex	r1, r2, [r0]
 8003b9e:	2900      	cmp	r1, #0
 8003ba0:	d1f3      	bne.n	8003b8a <HAL_UART_IRQHandler+0x256>
          if (huart->hdmarx != NULL)
 8003ba2:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8003ba4:	b1c8      	cbz	r0, 8003bda <HAL_UART_IRQHandler+0x2a6>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003ba6:	4b38      	ldr	r3, [pc, #224]	@ (8003c88 <HAL_UART_IRQHandler+0x354>)
 8003ba8:	6503      	str	r3, [r0, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003baa:	f7fe f969 	bl	8001e80 <HAL_DMA_Abort_IT>
 8003bae:	2800      	cmp	r0, #0
 8003bb0:	f43f aedc 	beq.w	800396c <HAL_UART_IRQHandler+0x38>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003bb4:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8003bb6:	6d03      	ldr	r3, [r0, #80]	@ 0x50
}
 8003bb8:	b003      	add	sp, #12
 8003bba:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003bbe:	4718      	bx	r3
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bc0:	f103 020c 	add.w	r2, r3, #12
 8003bc4:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003bc8:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bcc:	f103 000c 	add.w	r0, r3, #12
 8003bd0:	e840 2100 	strex	r1, r2, [r0]
 8003bd4:	2900      	cmp	r1, #0
 8003bd6:	d1f3      	bne.n	8003bc0 <HAL_UART_IRQHandler+0x28c>
 8003bd8:	e7cf      	b.n	8003b7a <HAL_UART_IRQHandler+0x246>
            HAL_UART_ErrorCallback(huart);
 8003bda:	4620      	mov	r0, r4
 8003bdc:	f7ff fe3e 	bl	800385c <HAL_UART_ErrorCallback>
 8003be0:	e6c4      	b.n	800396c <HAL_UART_IRQHandler+0x38>
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003be2:	0791      	lsls	r1, r2, #30
 8003be4:	d492      	bmi.n	8003b0c <HAL_UART_IRQHandler+0x1d8>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003be6:	0711      	lsls	r1, r2, #28
 8003be8:	d496      	bmi.n	8003b18 <HAL_UART_IRQHandler+0x1e4>
 8003bea:	e736      	b.n	8003a5a <HAL_UART_IRQHandler+0x126>
 8003bec:	06a9      	lsls	r1, r5, #26
 8003bee:	d493      	bmi.n	8003b18 <HAL_UART_IRQHandler+0x1e4>
 8003bf0:	e733      	b.n	8003a5a <HAL_UART_IRQHandler+0x126>
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003bf2:	0750      	lsls	r0, r2, #29
 8003bf4:	f53f af2c 	bmi.w	8003a50 <HAL_UART_IRQHandler+0x11c>
 8003bf8:	e784      	b.n	8003b04 <HAL_UART_IRQHandler+0x1d0>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003bfa:	8de1      	ldrh	r1, [r4, #46]	@ 0x2e
      if ((huart->RxXferCount > 0U)
 8003bfc:	8de2      	ldrh	r2, [r4, #46]	@ 0x2e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003bfe:	8da0      	ldrh	r0, [r4, #44]	@ 0x2c
      if ((huart->RxXferCount > 0U)
 8003c00:	b292      	uxth	r2, r2
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003c02:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 8003c04:	2a00      	cmp	r2, #0
 8003c06:	f43f aeb1 	beq.w	800396c <HAL_UART_IRQHandler+0x38>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003c0a:	1a41      	subs	r1, r0, r1
 8003c0c:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8003c0e:	2900      	cmp	r1, #0
 8003c10:	f43f aeac 	beq.w	800396c <HAL_UART_IRQHandler+0x38>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c14:	f103 020c 	add.w	r2, r3, #12
 8003c18:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c1c:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c20:	f103 050c 	add.w	r5, r3, #12
 8003c24:	e845 2000 	strex	r0, r2, [r5]
 8003c28:	2800      	cmp	r0, #0
 8003c2a:	d1f3      	bne.n	8003c14 <HAL_UART_IRQHandler+0x2e0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c2c:	f103 0214 	add.w	r2, r3, #20
 8003c30:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c34:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c38:	f103 0514 	add.w	r5, r3, #20
 8003c3c:	e845 2000 	strex	r0, r2, [r5]
 8003c40:	2800      	cmp	r0, #0
 8003c42:	d1f3      	bne.n	8003c2c <HAL_UART_IRQHandler+0x2f8>
        huart->RxState = HAL_UART_STATE_READY;
 8003c44:	2220      	movs	r2, #32
 8003c46:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c4a:	6320      	str	r0, [r4, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c4c:	f103 020c 	add.w	r2, r3, #12
 8003c50:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c54:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c58:	f103 050c 	add.w	r5, r3, #12
 8003c5c:	e845 2000 	strex	r0, r2, [r5]
 8003c60:	2800      	cmp	r0, #0
 8003c62:	d1f3      	bne.n	8003c4c <HAL_UART_IRQHandler+0x318>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003c64:	2302      	movs	r3, #2
 8003c66:	6363      	str	r3, [r4, #52]	@ 0x34
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003c68:	4620      	mov	r0, r4
 8003c6a:	f7ff fe01 	bl	8003870 <HAL_UARTEx_RxEventCallback>
 8003c6e:	e67d      	b.n	800396c <HAL_UART_IRQHandler+0x38>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c70:	6921      	ldr	r1, [r4, #16]
 8003c72:	2900      	cmp	r1, #0
 8003c74:	f47f af23 	bne.w	8003abe <HAL_UART_IRQHandler+0x18a>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003c78:	f832 1b02 	ldrh.w	r1, [r2], #2
 8003c7c:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8003c80:	6059      	str	r1, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003c82:	6222      	str	r2, [r4, #32]
 8003c84:	e71f      	b.n	8003ac6 <HAL_UART_IRQHandler+0x192>
 8003c86:	bf00      	nop
 8003c88:	08003861 	.word	0x08003861

08003c8c <arm_copy_f32>:
 8003c8c:	b4f0      	push	{r4, r5, r6, r7}
 8003c8e:	0897      	lsrs	r7, r2, #2
 8003c90:	d01e      	beq.n	8003cd0 <arm_copy_f32+0x44>
 8003c92:	f100 0410 	add.w	r4, r0, #16
 8003c96:	f101 0310 	add.w	r3, r1, #16
 8003c9a:	463d      	mov	r5, r7
 8003c9c:	f854 6c10 	ldr.w	r6, [r4, #-16]
 8003ca0:	f843 6c10 	str.w	r6, [r3, #-16]
 8003ca4:	f854 6c0c 	ldr.w	r6, [r4, #-12]
 8003ca8:	f843 6c0c 	str.w	r6, [r3, #-12]
 8003cac:	f854 6c08 	ldr.w	r6, [r4, #-8]
 8003cb0:	f843 6c08 	str.w	r6, [r3, #-8]
 8003cb4:	f854 6c04 	ldr.w	r6, [r4, #-4]
 8003cb8:	f843 6c04 	str.w	r6, [r3, #-4]
 8003cbc:	3d01      	subs	r5, #1
 8003cbe:	f104 0410 	add.w	r4, r4, #16
 8003cc2:	f103 0310 	add.w	r3, r3, #16
 8003cc6:	d1e9      	bne.n	8003c9c <arm_copy_f32+0x10>
 8003cc8:	eb00 1007 	add.w	r0, r0, r7, lsl #4
 8003ccc:	eb01 1107 	add.w	r1, r1, r7, lsl #4
 8003cd0:	f012 0203 	ands.w	r2, r2, #3
 8003cd4:	d009      	beq.n	8003cea <arm_copy_f32+0x5e>
 8003cd6:	6803      	ldr	r3, [r0, #0]
 8003cd8:	600b      	str	r3, [r1, #0]
 8003cda:	3a01      	subs	r2, #1
 8003cdc:	d005      	beq.n	8003cea <arm_copy_f32+0x5e>
 8003cde:	6843      	ldr	r3, [r0, #4]
 8003ce0:	604b      	str	r3, [r1, #4]
 8003ce2:	2a01      	cmp	r2, #1
 8003ce4:	bf1c      	itt	ne
 8003ce6:	6883      	ldrne	r3, [r0, #8]
 8003ce8:	608b      	strne	r3, [r1, #8]
 8003cea:	bcf0      	pop	{r4, r5, r6, r7}
 8003cec:	4770      	bx	lr
 8003cee:	bf00      	nop

08003cf0 <arm_mat_sub_f32>:
 8003cf0:	b4f0      	push	{r4, r5, r6, r7}
 8003cf2:	e9d1 4600 	ldrd	r4, r6, [r1]
 8003cf6:	6803      	ldr	r3, [r0, #0]
 8003cf8:	6847      	ldr	r7, [r0, #4]
 8003cfa:	6855      	ldr	r5, [r2, #4]
 8003cfc:	42a3      	cmp	r3, r4
 8003cfe:	d160      	bne.n	8003dc2 <arm_mat_sub_f32+0xd2>
 8003d00:	6812      	ldr	r2, [r2, #0]
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d15d      	bne.n	8003dc2 <arm_mat_sub_f32+0xd2>
 8003d06:	8803      	ldrh	r3, [r0, #0]
 8003d08:	8844      	ldrh	r4, [r0, #2]
 8003d0a:	fb04 f403 	mul.w	r4, r4, r3
 8003d0e:	ea5f 0c94 	movs.w	ip, r4, lsr #2
 8003d12:	d034      	beq.n	8003d7e <arm_mat_sub_f32+0x8e>
 8003d14:	f107 0110 	add.w	r1, r7, #16
 8003d18:	f106 0210 	add.w	r2, r6, #16
 8003d1c:	f105 0310 	add.w	r3, r5, #16
 8003d20:	4660      	mov	r0, ip
 8003d22:	ed12 7a04 	vldr	s14, [r2, #-16]
 8003d26:	ed51 7a04 	vldr	s15, [r1, #-16]
 8003d2a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003d2e:	3801      	subs	r0, #1
 8003d30:	ed43 7a04 	vstr	s15, [r3, #-16]
 8003d34:	ed12 7a03 	vldr	s14, [r2, #-12]
 8003d38:	ed51 7a03 	vldr	s15, [r1, #-12]
 8003d3c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003d40:	f101 0110 	add.w	r1, r1, #16
 8003d44:	ed43 7a03 	vstr	s15, [r3, #-12]
 8003d48:	ed12 7a02 	vldr	s14, [r2, #-8]
 8003d4c:	ed51 7a06 	vldr	s15, [r1, #-24]	@ 0xffffffe8
 8003d50:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003d54:	f102 0210 	add.w	r2, r2, #16
 8003d58:	ed43 7a02 	vstr	s15, [r3, #-8]
 8003d5c:	ed51 7a05 	vldr	s15, [r1, #-20]	@ 0xffffffec
 8003d60:	ed12 7a05 	vldr	s14, [r2, #-20]	@ 0xffffffec
 8003d64:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003d68:	f103 0310 	add.w	r3, r3, #16
 8003d6c:	ed43 7a05 	vstr	s15, [r3, #-20]	@ 0xffffffec
 8003d70:	d1d7      	bne.n	8003d22 <arm_mat_sub_f32+0x32>
 8003d72:	eb07 170c 	add.w	r7, r7, ip, lsl #4
 8003d76:	eb06 160c 	add.w	r6, r6, ip, lsl #4
 8003d7a:	eb05 150c 	add.w	r5, r5, ip, lsl #4
 8003d7e:	f014 0403 	ands.w	r4, r4, #3
 8003d82:	d01b      	beq.n	8003dbc <arm_mat_sub_f32+0xcc>
 8003d84:	edd7 7a00 	vldr	s15, [r7]
 8003d88:	ed96 7a00 	vldr	s14, [r6]
 8003d8c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003d90:	3c01      	subs	r4, #1
 8003d92:	edc5 7a00 	vstr	s15, [r5]
 8003d96:	d011      	beq.n	8003dbc <arm_mat_sub_f32+0xcc>
 8003d98:	edd7 7a01 	vldr	s15, [r7, #4]
 8003d9c:	ed96 7a01 	vldr	s14, [r6, #4]
 8003da0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003da4:	2c01      	cmp	r4, #1
 8003da6:	edc5 7a01 	vstr	s15, [r5, #4]
 8003daa:	d007      	beq.n	8003dbc <arm_mat_sub_f32+0xcc>
 8003dac:	edd7 7a02 	vldr	s15, [r7, #8]
 8003db0:	ed96 7a02 	vldr	s14, [r6, #8]
 8003db4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003db8:	edc5 7a02 	vstr	s15, [r5, #8]
 8003dbc:	2000      	movs	r0, #0
 8003dbe:	bcf0      	pop	{r4, r5, r6, r7}
 8003dc0:	4770      	bx	lr
 8003dc2:	f06f 0002 	mvn.w	r0, #2
 8003dc6:	e7fa      	b.n	8003dbe <arm_mat_sub_f32+0xce>

08003dc8 <arm_mat_mult_f32>:
 8003dc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003dcc:	460c      	mov	r4, r1
 8003dce:	b08b      	sub	sp, #44	@ 0x2c
 8003dd0:	8825      	ldrh	r5, [r4, #0]
 8003dd2:	9107      	str	r1, [sp, #28]
 8003dd4:	8841      	ldrh	r1, [r0, #2]
 8003dd6:	8806      	ldrh	r6, [r0, #0]
 8003dd8:	6843      	ldr	r3, [r0, #4]
 8003dda:	6857      	ldr	r7, [r2, #4]
 8003ddc:	6860      	ldr	r0, [r4, #4]
 8003dde:	9602      	str	r6, [sp, #8]
 8003de0:	428d      	cmp	r5, r1
 8003de2:	8864      	ldrh	r4, [r4, #2]
 8003de4:	f040 80f9 	bne.w	8003fda <arm_mat_mult_f32+0x212>
 8003de8:	8811      	ldrh	r1, [r2, #0]
 8003dea:	42b1      	cmp	r1, r6
 8003dec:	f040 80f5 	bne.w	8003fda <arm_mat_mult_f32+0x212>
 8003df0:	8851      	ldrh	r1, [r2, #2]
 8003df2:	42a1      	cmp	r1, r4
 8003df4:	f040 80f1 	bne.w	8003fda <arm_mat_mult_f32+0x212>
 8003df8:	00aa      	lsls	r2, r5, #2
 8003dfa:	2901      	cmp	r1, #1
 8003dfc:	ea4f 0c95 	mov.w	ip, r5, lsr #2
 8003e00:	ea4f 0481 	mov.w	r4, r1, lsl #2
 8003e04:	f005 0e03 	and.w	lr, r5, #3
 8003e08:	9206      	str	r2, [sp, #24]
 8003e0a:	d170      	bne.n	8003eee <arm_mat_mult_f32+0x126>
 8003e0c:	1d01      	adds	r1, r0, #4
 8003e0e:	9105      	str	r1, [sp, #20]
 8003e10:	ea4f 110c 	mov.w	r1, ip, lsl #4
 8003e14:	4602      	mov	r2, r0
 8003e16:	f107 0904 	add.w	r9, r7, #4
 8003e1a:	9101      	str	r1, [sp, #4]
 8003e1c:	eb03 1b0c 	add.w	fp, r3, ip, lsl #4
 8003e20:	f103 0a10 	add.w	sl, r3, #16
 8003e24:	f1aa 0310 	sub.w	r3, sl, #16
 8003e28:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8003e2c:	9303      	str	r3, [sp, #12]
 8003e2e:	f1a9 0704 	sub.w	r7, r9, #4
 8003e32:	eddf 7a6c 	vldr	s15, [pc, #432]	@ 8003fe4 <arm_mat_mult_f32+0x21c>
 8003e36:	f1bc 0f00 	cmp.w	ip, #0
 8003e3a:	d052      	beq.n	8003ee2 <arm_mat_mult_f32+0x11a>
 8003e3c:	f102 0008 	add.w	r0, r2, #8
 8003e40:	4653      	mov	r3, sl
 8003e42:	4665      	mov	r5, ip
 8003e44:	4611      	mov	r1, r2
 8003e46:	ed13 6a04 	vldr	s12, [r3, #-16]
 8003e4a:	ed91 7a00 	vldr	s14, [r1]
 8003e4e:	ed53 4a03 	vldr	s9, [r3, #-12]
 8003e52:	edd0 6a00 	vldr	s13, [r0]
 8003e56:	ed13 5a02 	vldr	s10, [r3, #-8]
 8003e5a:	ed53 5a01 	vldr	s11, [r3, #-4]
 8003e5e:	190e      	adds	r6, r1, r4
 8003e60:	ee27 7a06 	vmul.f32	s14, s14, s12
 8003e64:	ed96 6a00 	vldr	s12, [r6]
 8003e68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e6c:	ee26 6a24 	vmul.f32	s12, s12, s9
 8003e70:	1906      	adds	r6, r0, r4
 8003e72:	ee36 6a27 	vadd.f32	s12, s12, s15
 8003e76:	ee26 7a85 	vmul.f32	s14, s13, s10
 8003e7a:	edd6 7a00 	vldr	s15, [r6]
 8003e7e:	ee37 7a06 	vadd.f32	s14, s14, s12
 8003e82:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8003e86:	3d01      	subs	r5, #1
 8003e88:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003e8c:	f101 0110 	add.w	r1, r1, #16
 8003e90:	f100 0010 	add.w	r0, r0, #16
 8003e94:	f103 0310 	add.w	r3, r3, #16
 8003e98:	d1d5      	bne.n	8003e46 <arm_mat_mult_f32+0x7e>
 8003e9a:	9b01      	ldr	r3, [sp, #4]
 8003e9c:	4659      	mov	r1, fp
 8003e9e:	441a      	add	r2, r3
 8003ea0:	f1be 0f00 	cmp.w	lr, #0
 8003ea4:	d00b      	beq.n	8003ebe <arm_mat_mult_f32+0xf6>
 8003ea6:	4673      	mov	r3, lr
 8003ea8:	ed92 7a00 	vldr	s14, [r2]
 8003eac:	ecf1 6a01 	vldmia	r1!, {s13}
 8003eb0:	ee27 7a26 	vmul.f32	s14, s14, s13
 8003eb4:	3b01      	subs	r3, #1
 8003eb6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003eba:	4422      	add	r2, r4
 8003ebc:	d1f4      	bne.n	8003ea8 <arm_mat_mult_f32+0xe0>
 8003ebe:	ece7 7a01 	vstmia	r7!, {s15}
 8003ec2:	454f      	cmp	r7, r9
 8003ec4:	4642      	mov	r2, r8
 8003ec6:	f108 0804 	add.w	r8, r8, #4
 8003eca:	d1b2      	bne.n	8003e32 <arm_mat_mult_f32+0x6a>
 8003ecc:	9b06      	ldr	r3, [sp, #24]
 8003ece:	449b      	add	fp, r3
 8003ed0:	449a      	add	sl, r3
 8003ed2:	9b02      	ldr	r3, [sp, #8]
 8003ed4:	3b01      	subs	r3, #1
 8003ed6:	44a1      	add	r9, r4
 8003ed8:	9302      	str	r3, [sp, #8]
 8003eda:	d004      	beq.n	8003ee6 <arm_mat_mult_f32+0x11e>
 8003edc:	9b07      	ldr	r3, [sp, #28]
 8003ede:	685a      	ldr	r2, [r3, #4]
 8003ee0:	e7a0      	b.n	8003e24 <arm_mat_mult_f32+0x5c>
 8003ee2:	9903      	ldr	r1, [sp, #12]
 8003ee4:	e7dc      	b.n	8003ea0 <arm_mat_mult_f32+0xd8>
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	b00b      	add	sp, #44	@ 0x2c
 8003eea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003eee:	ebc1 7281 	rsb	r2, r1, r1, lsl #30
 8003ef2:	0092      	lsls	r2, r2, #2
 8003ef4:	010e      	lsls	r6, r1, #4
 8003ef6:	9209      	str	r2, [sp, #36]	@ 0x24
 8003ef8:	00ca      	lsls	r2, r1, #3
 8003efa:	9204      	str	r2, [sp, #16]
 8003efc:	fb06 f20c 	mul.w	r2, r6, ip
 8003f00:	1d05      	adds	r5, r0, #4
 8003f02:	9203      	str	r2, [sp, #12]
 8003f04:	eb03 120c 	add.w	r2, r3, ip, lsl #4
 8003f08:	eb07 0b04 	add.w	fp, r7, r4
 8003f0c:	9505      	str	r5, [sp, #20]
 8003f0e:	9201      	str	r2, [sp, #4]
 8003f10:	f103 0a10 	add.w	sl, r3, #16
 8003f14:	f1aa 0310 	sub.w	r3, sl, #16
 8003f18:	9308      	str	r3, [sp, #32]
 8003f1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003f1c:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8003f20:	eb0b 0803 	add.w	r8, fp, r3
 8003f24:	eddf 7a2f 	vldr	s15, [pc, #188]	@ 8003fe4 <arm_mat_mult_f32+0x21c>
 8003f28:	f1bc 0f00 	cmp.w	ip, #0
 8003f2c:	d053      	beq.n	8003fd6 <arm_mat_mult_f32+0x20e>
 8003f2e:	9b04      	ldr	r3, [sp, #16]
 8003f30:	4665      	mov	r5, ip
 8003f32:	18c1      	adds	r1, r0, r3
 8003f34:	4602      	mov	r2, r0
 8003f36:	4653      	mov	r3, sl
 8003f38:	ed92 6a00 	vldr	s12, [r2]
 8003f3c:	ed13 7a04 	vldr	s14, [r3, #-16]
 8003f40:	ed53 4a03 	vldr	s9, [r3, #-12]
 8003f44:	ed53 6a02 	vldr	s13, [r3, #-8]
 8003f48:	ed91 5a00 	vldr	s10, [r1]
 8003f4c:	ed53 5a01 	vldr	s11, [r3, #-4]
 8003f50:	1917      	adds	r7, r2, r4
 8003f52:	ee27 7a06 	vmul.f32	s14, s14, s12
 8003f56:	ed97 6a00 	vldr	s12, [r7]
 8003f5a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003f5e:	ee26 6a24 	vmul.f32	s12, s12, s9
 8003f62:	190f      	adds	r7, r1, r4
 8003f64:	ee36 6a27 	vadd.f32	s12, s12, s15
 8003f68:	ee26 7a85 	vmul.f32	s14, s13, s10
 8003f6c:	edd7 7a00 	vldr	s15, [r7]
 8003f70:	ee37 7a06 	vadd.f32	s14, s14, s12
 8003f74:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8003f78:	3d01      	subs	r5, #1
 8003f7a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003f7e:	4432      	add	r2, r6
 8003f80:	4431      	add	r1, r6
 8003f82:	f103 0310 	add.w	r3, r3, #16
 8003f86:	d1d7      	bne.n	8003f38 <arm_mat_mult_f32+0x170>
 8003f88:	9b03      	ldr	r3, [sp, #12]
 8003f8a:	9a01      	ldr	r2, [sp, #4]
 8003f8c:	4418      	add	r0, r3
 8003f8e:	f1be 0f00 	cmp.w	lr, #0
 8003f92:	d00b      	beq.n	8003fac <arm_mat_mult_f32+0x1e4>
 8003f94:	4673      	mov	r3, lr
 8003f96:	edd0 6a00 	vldr	s13, [r0]
 8003f9a:	ecb2 7a01 	vldmia	r2!, {s14}
 8003f9e:	ee27 7a26 	vmul.f32	s14, s14, s13
 8003fa2:	3b01      	subs	r3, #1
 8003fa4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003fa8:	4420      	add	r0, r4
 8003faa:	d1f4      	bne.n	8003f96 <arm_mat_mult_f32+0x1ce>
 8003fac:	ece8 7a01 	vstmia	r8!, {s15}
 8003fb0:	45d8      	cmp	r8, fp
 8003fb2:	4648      	mov	r0, r9
 8003fb4:	f109 0904 	add.w	r9, r9, #4
 8003fb8:	d1b4      	bne.n	8003f24 <arm_mat_mult_f32+0x15c>
 8003fba:	9a01      	ldr	r2, [sp, #4]
 8003fbc:	9b06      	ldr	r3, [sp, #24]
 8003fbe:	4611      	mov	r1, r2
 8003fc0:	4419      	add	r1, r3
 8003fc2:	449a      	add	sl, r3
 8003fc4:	9b02      	ldr	r3, [sp, #8]
 8003fc6:	9101      	str	r1, [sp, #4]
 8003fc8:	3b01      	subs	r3, #1
 8003fca:	44a3      	add	fp, r4
 8003fcc:	9302      	str	r3, [sp, #8]
 8003fce:	d08a      	beq.n	8003ee6 <arm_mat_mult_f32+0x11e>
 8003fd0:	9b07      	ldr	r3, [sp, #28]
 8003fd2:	6858      	ldr	r0, [r3, #4]
 8003fd4:	e79e      	b.n	8003f14 <arm_mat_mult_f32+0x14c>
 8003fd6:	9a08      	ldr	r2, [sp, #32]
 8003fd8:	e7d9      	b.n	8003f8e <arm_mat_mult_f32+0x1c6>
 8003fda:	f06f 0002 	mvn.w	r0, #2
 8003fde:	b00b      	add	sp, #44	@ 0x2c
 8003fe0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003fe4:	00000000 	.word	0x00000000

08003fe8 <arm_mat_init_f32>:
 8003fe8:	8001      	strh	r1, [r0, #0]
 8003fea:	8042      	strh	r2, [r0, #2]
 8003fec:	6043      	str	r3, [r0, #4]
 8003fee:	4770      	bx	lr

08003ff0 <arm_mat_add_f32>:
 8003ff0:	b4f0      	push	{r4, r5, r6, r7}
 8003ff2:	e9d1 4600 	ldrd	r4, r6, [r1]
 8003ff6:	6803      	ldr	r3, [r0, #0]
 8003ff8:	6847      	ldr	r7, [r0, #4]
 8003ffa:	6855      	ldr	r5, [r2, #4]
 8003ffc:	42a3      	cmp	r3, r4
 8003ffe:	d160      	bne.n	80040c2 <arm_mat_add_f32+0xd2>
 8004000:	6812      	ldr	r2, [r2, #0]
 8004002:	4293      	cmp	r3, r2
 8004004:	d15d      	bne.n	80040c2 <arm_mat_add_f32+0xd2>
 8004006:	8803      	ldrh	r3, [r0, #0]
 8004008:	8844      	ldrh	r4, [r0, #2]
 800400a:	fb04 f403 	mul.w	r4, r4, r3
 800400e:	ea5f 0c94 	movs.w	ip, r4, lsr #2
 8004012:	d034      	beq.n	800407e <arm_mat_add_f32+0x8e>
 8004014:	f107 0110 	add.w	r1, r7, #16
 8004018:	f106 0210 	add.w	r2, r6, #16
 800401c:	f105 0310 	add.w	r3, r5, #16
 8004020:	4660      	mov	r0, ip
 8004022:	ed12 7a04 	vldr	s14, [r2, #-16]
 8004026:	ed51 7a04 	vldr	s15, [r1, #-16]
 800402a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800402e:	3801      	subs	r0, #1
 8004030:	ed43 7a04 	vstr	s15, [r3, #-16]
 8004034:	ed12 7a03 	vldr	s14, [r2, #-12]
 8004038:	ed51 7a03 	vldr	s15, [r1, #-12]
 800403c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004040:	f101 0110 	add.w	r1, r1, #16
 8004044:	ed43 7a03 	vstr	s15, [r3, #-12]
 8004048:	ed12 7a02 	vldr	s14, [r2, #-8]
 800404c:	ed51 7a06 	vldr	s15, [r1, #-24]	@ 0xffffffe8
 8004050:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004054:	f102 0210 	add.w	r2, r2, #16
 8004058:	ed43 7a02 	vstr	s15, [r3, #-8]
 800405c:	ed51 7a05 	vldr	s15, [r1, #-20]	@ 0xffffffec
 8004060:	ed12 7a05 	vldr	s14, [r2, #-20]	@ 0xffffffec
 8004064:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004068:	f103 0310 	add.w	r3, r3, #16
 800406c:	ed43 7a05 	vstr	s15, [r3, #-20]	@ 0xffffffec
 8004070:	d1d7      	bne.n	8004022 <arm_mat_add_f32+0x32>
 8004072:	eb07 170c 	add.w	r7, r7, ip, lsl #4
 8004076:	eb06 160c 	add.w	r6, r6, ip, lsl #4
 800407a:	eb05 150c 	add.w	r5, r5, ip, lsl #4
 800407e:	f014 0403 	ands.w	r4, r4, #3
 8004082:	d01b      	beq.n	80040bc <arm_mat_add_f32+0xcc>
 8004084:	edd6 7a00 	vldr	s15, [r6]
 8004088:	ed97 7a00 	vldr	s14, [r7]
 800408c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004090:	3c01      	subs	r4, #1
 8004092:	edc5 7a00 	vstr	s15, [r5]
 8004096:	d011      	beq.n	80040bc <arm_mat_add_f32+0xcc>
 8004098:	edd7 7a01 	vldr	s15, [r7, #4]
 800409c:	ed96 7a01 	vldr	s14, [r6, #4]
 80040a0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80040a4:	2c01      	cmp	r4, #1
 80040a6:	edc5 7a01 	vstr	s15, [r5, #4]
 80040aa:	d007      	beq.n	80040bc <arm_mat_add_f32+0xcc>
 80040ac:	edd7 7a02 	vldr	s15, [r7, #8]
 80040b0:	ed96 7a02 	vldr	s14, [r6, #8]
 80040b4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80040b8:	edc5 7a02 	vstr	s15, [r5, #8]
 80040bc:	2000      	movs	r0, #0
 80040be:	bcf0      	pop	{r4, r5, r6, r7}
 80040c0:	4770      	bx	lr
 80040c2:	f06f 0002 	mvn.w	r0, #2
 80040c6:	e7fa      	b.n	80040be <arm_mat_add_f32+0xce>

080040c8 <arm_scale_f32>:
 80040c8:	b470      	push	{r4, r5, r6}
 80040ca:	0896      	lsrs	r6, r2, #2
 80040cc:	d026      	beq.n	800411c <arm_scale_f32+0x54>
 80040ce:	f100 0410 	add.w	r4, r0, #16
 80040d2:	f101 0310 	add.w	r3, r1, #16
 80040d6:	4635      	mov	r5, r6
 80040d8:	ed14 6a03 	vldr	s12, [r4, #-12]
 80040dc:	ed54 6a02 	vldr	s13, [r4, #-8]
 80040e0:	ed14 7a01 	vldr	s14, [r4, #-4]
 80040e4:	ed54 7a04 	vldr	s15, [r4, #-16]
 80040e8:	ee20 6a06 	vmul.f32	s12, s0, s12
 80040ec:	ee60 6a26 	vmul.f32	s13, s0, s13
 80040f0:	ee20 7a07 	vmul.f32	s14, s0, s14
 80040f4:	ee67 7a80 	vmul.f32	s15, s15, s0
 80040f8:	3d01      	subs	r5, #1
 80040fa:	ed03 6a03 	vstr	s12, [r3, #-12]
 80040fe:	ed43 6a02 	vstr	s13, [r3, #-8]
 8004102:	ed03 7a01 	vstr	s14, [r3, #-4]
 8004106:	ed43 7a04 	vstr	s15, [r3, #-16]
 800410a:	f104 0410 	add.w	r4, r4, #16
 800410e:	f103 0310 	add.w	r3, r3, #16
 8004112:	d1e1      	bne.n	80040d8 <arm_scale_f32+0x10>
 8004114:	eb00 1006 	add.w	r0, r0, r6, lsl #4
 8004118:	eb01 1106 	add.w	r1, r1, r6, lsl #4
 800411c:	f012 0203 	ands.w	r2, r2, #3
 8004120:	d015      	beq.n	800414e <arm_scale_f32+0x86>
 8004122:	edd0 7a00 	vldr	s15, [r0]
 8004126:	ee67 7a80 	vmul.f32	s15, s15, s0
 800412a:	3a01      	subs	r2, #1
 800412c:	edc1 7a00 	vstr	s15, [r1]
 8004130:	d00d      	beq.n	800414e <arm_scale_f32+0x86>
 8004132:	edd0 7a01 	vldr	s15, [r0, #4]
 8004136:	ee67 7a80 	vmul.f32	s15, s15, s0
 800413a:	2a01      	cmp	r2, #1
 800413c:	edc1 7a01 	vstr	s15, [r1, #4]
 8004140:	d005      	beq.n	800414e <arm_scale_f32+0x86>
 8004142:	edd0 7a02 	vldr	s15, [r0, #8]
 8004146:	ee27 0a80 	vmul.f32	s0, s15, s0
 800414a:	ed81 0a02 	vstr	s0, [r1, #8]
 800414e:	bc70      	pop	{r4, r5, r6}
 8004150:	4770      	bx	lr
 8004152:	bf00      	nop

08004154 <atoi>:
 8004154:	220a      	movs	r2, #10
 8004156:	2100      	movs	r1, #0
 8004158:	f000 b87c 	b.w	8004254 <strtol>

0800415c <_strtol_l.constprop.0>:
 800415c:	2b24      	cmp	r3, #36	@ 0x24
 800415e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004162:	4686      	mov	lr, r0
 8004164:	4690      	mov	r8, r2
 8004166:	d801      	bhi.n	800416c <_strtol_l.constprop.0+0x10>
 8004168:	2b01      	cmp	r3, #1
 800416a:	d106      	bne.n	800417a <_strtol_l.constprop.0+0x1e>
 800416c:	f001 f860 	bl	8005230 <__errno>
 8004170:	2316      	movs	r3, #22
 8004172:	6003      	str	r3, [r0, #0]
 8004174:	2000      	movs	r0, #0
 8004176:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800417a:	4834      	ldr	r0, [pc, #208]	@ (800424c <_strtol_l.constprop.0+0xf0>)
 800417c:	460d      	mov	r5, r1
 800417e:	462a      	mov	r2, r5
 8004180:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004184:	5d06      	ldrb	r6, [r0, r4]
 8004186:	f016 0608 	ands.w	r6, r6, #8
 800418a:	d1f8      	bne.n	800417e <_strtol_l.constprop.0+0x22>
 800418c:	2c2d      	cmp	r4, #45	@ 0x2d
 800418e:	d12d      	bne.n	80041ec <_strtol_l.constprop.0+0x90>
 8004190:	782c      	ldrb	r4, [r5, #0]
 8004192:	2601      	movs	r6, #1
 8004194:	1c95      	adds	r5, r2, #2
 8004196:	f033 0210 	bics.w	r2, r3, #16
 800419a:	d109      	bne.n	80041b0 <_strtol_l.constprop.0+0x54>
 800419c:	2c30      	cmp	r4, #48	@ 0x30
 800419e:	d12a      	bne.n	80041f6 <_strtol_l.constprop.0+0x9a>
 80041a0:	782a      	ldrb	r2, [r5, #0]
 80041a2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80041a6:	2a58      	cmp	r2, #88	@ 0x58
 80041a8:	d125      	bne.n	80041f6 <_strtol_l.constprop.0+0x9a>
 80041aa:	786c      	ldrb	r4, [r5, #1]
 80041ac:	2310      	movs	r3, #16
 80041ae:	3502      	adds	r5, #2
 80041b0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80041b4:	f10c 3cff 	add.w	ip, ip, #4294967295
 80041b8:	2200      	movs	r2, #0
 80041ba:	fbbc f9f3 	udiv	r9, ip, r3
 80041be:	4610      	mov	r0, r2
 80041c0:	fb03 ca19 	mls	sl, r3, r9, ip
 80041c4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80041c8:	2f09      	cmp	r7, #9
 80041ca:	d81b      	bhi.n	8004204 <_strtol_l.constprop.0+0xa8>
 80041cc:	463c      	mov	r4, r7
 80041ce:	42a3      	cmp	r3, r4
 80041d0:	dd27      	ble.n	8004222 <_strtol_l.constprop.0+0xc6>
 80041d2:	1c57      	adds	r7, r2, #1
 80041d4:	d007      	beq.n	80041e6 <_strtol_l.constprop.0+0x8a>
 80041d6:	4581      	cmp	r9, r0
 80041d8:	d320      	bcc.n	800421c <_strtol_l.constprop.0+0xc0>
 80041da:	d101      	bne.n	80041e0 <_strtol_l.constprop.0+0x84>
 80041dc:	45a2      	cmp	sl, r4
 80041de:	db1d      	blt.n	800421c <_strtol_l.constprop.0+0xc0>
 80041e0:	fb00 4003 	mla	r0, r0, r3, r4
 80041e4:	2201      	movs	r2, #1
 80041e6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80041ea:	e7eb      	b.n	80041c4 <_strtol_l.constprop.0+0x68>
 80041ec:	2c2b      	cmp	r4, #43	@ 0x2b
 80041ee:	bf04      	itt	eq
 80041f0:	782c      	ldrbeq	r4, [r5, #0]
 80041f2:	1c95      	addeq	r5, r2, #2
 80041f4:	e7cf      	b.n	8004196 <_strtol_l.constprop.0+0x3a>
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d1da      	bne.n	80041b0 <_strtol_l.constprop.0+0x54>
 80041fa:	2c30      	cmp	r4, #48	@ 0x30
 80041fc:	bf0c      	ite	eq
 80041fe:	2308      	moveq	r3, #8
 8004200:	230a      	movne	r3, #10
 8004202:	e7d5      	b.n	80041b0 <_strtol_l.constprop.0+0x54>
 8004204:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8004208:	2f19      	cmp	r7, #25
 800420a:	d801      	bhi.n	8004210 <_strtol_l.constprop.0+0xb4>
 800420c:	3c37      	subs	r4, #55	@ 0x37
 800420e:	e7de      	b.n	80041ce <_strtol_l.constprop.0+0x72>
 8004210:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8004214:	2f19      	cmp	r7, #25
 8004216:	d804      	bhi.n	8004222 <_strtol_l.constprop.0+0xc6>
 8004218:	3c57      	subs	r4, #87	@ 0x57
 800421a:	e7d8      	b.n	80041ce <_strtol_l.constprop.0+0x72>
 800421c:	f04f 32ff 	mov.w	r2, #4294967295
 8004220:	e7e1      	b.n	80041e6 <_strtol_l.constprop.0+0x8a>
 8004222:	1c53      	adds	r3, r2, #1
 8004224:	d108      	bne.n	8004238 <_strtol_l.constprop.0+0xdc>
 8004226:	2322      	movs	r3, #34	@ 0x22
 8004228:	f8ce 3000 	str.w	r3, [lr]
 800422c:	4660      	mov	r0, ip
 800422e:	f1b8 0f00 	cmp.w	r8, #0
 8004232:	d0a0      	beq.n	8004176 <_strtol_l.constprop.0+0x1a>
 8004234:	1e69      	subs	r1, r5, #1
 8004236:	e006      	b.n	8004246 <_strtol_l.constprop.0+0xea>
 8004238:	b106      	cbz	r6, 800423c <_strtol_l.constprop.0+0xe0>
 800423a:	4240      	negs	r0, r0
 800423c:	f1b8 0f00 	cmp.w	r8, #0
 8004240:	d099      	beq.n	8004176 <_strtol_l.constprop.0+0x1a>
 8004242:	2a00      	cmp	r2, #0
 8004244:	d1f6      	bne.n	8004234 <_strtol_l.constprop.0+0xd8>
 8004246:	f8c8 1000 	str.w	r1, [r8]
 800424a:	e794      	b.n	8004176 <_strtol_l.constprop.0+0x1a>
 800424c:	0800d6e9 	.word	0x0800d6e9

08004250 <_strtol_r>:
 8004250:	f7ff bf84 	b.w	800415c <_strtol_l.constprop.0>

08004254 <strtol>:
 8004254:	4613      	mov	r3, r2
 8004256:	460a      	mov	r2, r1
 8004258:	4601      	mov	r1, r0
 800425a:	4802      	ldr	r0, [pc, #8]	@ (8004264 <strtol+0x10>)
 800425c:	6800      	ldr	r0, [r0, #0]
 800425e:	f7ff bf7d 	b.w	800415c <_strtol_l.constprop.0>
 8004262:	bf00      	nop
 8004264:	20000054 	.word	0x20000054

08004268 <__cvt>:
 8004268:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800426c:	ec57 6b10 	vmov	r6, r7, d0
 8004270:	2f00      	cmp	r7, #0
 8004272:	460c      	mov	r4, r1
 8004274:	4619      	mov	r1, r3
 8004276:	463b      	mov	r3, r7
 8004278:	bfbb      	ittet	lt
 800427a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800427e:	461f      	movlt	r7, r3
 8004280:	2300      	movge	r3, #0
 8004282:	232d      	movlt	r3, #45	@ 0x2d
 8004284:	700b      	strb	r3, [r1, #0]
 8004286:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004288:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800428c:	4691      	mov	r9, r2
 800428e:	f023 0820 	bic.w	r8, r3, #32
 8004292:	bfbc      	itt	lt
 8004294:	4632      	movlt	r2, r6
 8004296:	4616      	movlt	r6, r2
 8004298:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800429c:	d005      	beq.n	80042aa <__cvt+0x42>
 800429e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80042a2:	d100      	bne.n	80042a6 <__cvt+0x3e>
 80042a4:	3401      	adds	r4, #1
 80042a6:	2102      	movs	r1, #2
 80042a8:	e000      	b.n	80042ac <__cvt+0x44>
 80042aa:	2103      	movs	r1, #3
 80042ac:	ab03      	add	r3, sp, #12
 80042ae:	9301      	str	r3, [sp, #4]
 80042b0:	ab02      	add	r3, sp, #8
 80042b2:	9300      	str	r3, [sp, #0]
 80042b4:	ec47 6b10 	vmov	d0, r6, r7
 80042b8:	4653      	mov	r3, sl
 80042ba:	4622      	mov	r2, r4
 80042bc:	f001 f874 	bl	80053a8 <_dtoa_r>
 80042c0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80042c4:	4605      	mov	r5, r0
 80042c6:	d119      	bne.n	80042fc <__cvt+0x94>
 80042c8:	f019 0f01 	tst.w	r9, #1
 80042cc:	d00e      	beq.n	80042ec <__cvt+0x84>
 80042ce:	eb00 0904 	add.w	r9, r0, r4
 80042d2:	2200      	movs	r2, #0
 80042d4:	2300      	movs	r3, #0
 80042d6:	4630      	mov	r0, r6
 80042d8:	4639      	mov	r1, r7
 80042da:	f7fc fbfd 	bl	8000ad8 <__aeabi_dcmpeq>
 80042de:	b108      	cbz	r0, 80042e4 <__cvt+0x7c>
 80042e0:	f8cd 900c 	str.w	r9, [sp, #12]
 80042e4:	2230      	movs	r2, #48	@ 0x30
 80042e6:	9b03      	ldr	r3, [sp, #12]
 80042e8:	454b      	cmp	r3, r9
 80042ea:	d31e      	bcc.n	800432a <__cvt+0xc2>
 80042ec:	9b03      	ldr	r3, [sp, #12]
 80042ee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80042f0:	1b5b      	subs	r3, r3, r5
 80042f2:	4628      	mov	r0, r5
 80042f4:	6013      	str	r3, [r2, #0]
 80042f6:	b004      	add	sp, #16
 80042f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042fc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004300:	eb00 0904 	add.w	r9, r0, r4
 8004304:	d1e5      	bne.n	80042d2 <__cvt+0x6a>
 8004306:	7803      	ldrb	r3, [r0, #0]
 8004308:	2b30      	cmp	r3, #48	@ 0x30
 800430a:	d10a      	bne.n	8004322 <__cvt+0xba>
 800430c:	2200      	movs	r2, #0
 800430e:	2300      	movs	r3, #0
 8004310:	4630      	mov	r0, r6
 8004312:	4639      	mov	r1, r7
 8004314:	f7fc fbe0 	bl	8000ad8 <__aeabi_dcmpeq>
 8004318:	b918      	cbnz	r0, 8004322 <__cvt+0xba>
 800431a:	f1c4 0401 	rsb	r4, r4, #1
 800431e:	f8ca 4000 	str.w	r4, [sl]
 8004322:	f8da 3000 	ldr.w	r3, [sl]
 8004326:	4499      	add	r9, r3
 8004328:	e7d3      	b.n	80042d2 <__cvt+0x6a>
 800432a:	1c59      	adds	r1, r3, #1
 800432c:	9103      	str	r1, [sp, #12]
 800432e:	701a      	strb	r2, [r3, #0]
 8004330:	e7d9      	b.n	80042e6 <__cvt+0x7e>

08004332 <__exponent>:
 8004332:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004334:	2900      	cmp	r1, #0
 8004336:	bfba      	itte	lt
 8004338:	4249      	neglt	r1, r1
 800433a:	232d      	movlt	r3, #45	@ 0x2d
 800433c:	232b      	movge	r3, #43	@ 0x2b
 800433e:	2909      	cmp	r1, #9
 8004340:	7002      	strb	r2, [r0, #0]
 8004342:	7043      	strb	r3, [r0, #1]
 8004344:	dd29      	ble.n	800439a <__exponent+0x68>
 8004346:	f10d 0307 	add.w	r3, sp, #7
 800434a:	461d      	mov	r5, r3
 800434c:	270a      	movs	r7, #10
 800434e:	461a      	mov	r2, r3
 8004350:	fbb1 f6f7 	udiv	r6, r1, r7
 8004354:	fb07 1416 	mls	r4, r7, r6, r1
 8004358:	3430      	adds	r4, #48	@ 0x30
 800435a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800435e:	460c      	mov	r4, r1
 8004360:	2c63      	cmp	r4, #99	@ 0x63
 8004362:	f103 33ff 	add.w	r3, r3, #4294967295
 8004366:	4631      	mov	r1, r6
 8004368:	dcf1      	bgt.n	800434e <__exponent+0x1c>
 800436a:	3130      	adds	r1, #48	@ 0x30
 800436c:	1e94      	subs	r4, r2, #2
 800436e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004372:	1c41      	adds	r1, r0, #1
 8004374:	4623      	mov	r3, r4
 8004376:	42ab      	cmp	r3, r5
 8004378:	d30a      	bcc.n	8004390 <__exponent+0x5e>
 800437a:	f10d 0309 	add.w	r3, sp, #9
 800437e:	1a9b      	subs	r3, r3, r2
 8004380:	42ac      	cmp	r4, r5
 8004382:	bf88      	it	hi
 8004384:	2300      	movhi	r3, #0
 8004386:	3302      	adds	r3, #2
 8004388:	4403      	add	r3, r0
 800438a:	1a18      	subs	r0, r3, r0
 800438c:	b003      	add	sp, #12
 800438e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004390:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004394:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004398:	e7ed      	b.n	8004376 <__exponent+0x44>
 800439a:	2330      	movs	r3, #48	@ 0x30
 800439c:	3130      	adds	r1, #48	@ 0x30
 800439e:	7083      	strb	r3, [r0, #2]
 80043a0:	70c1      	strb	r1, [r0, #3]
 80043a2:	1d03      	adds	r3, r0, #4
 80043a4:	e7f1      	b.n	800438a <__exponent+0x58>
	...

080043a8 <_printf_float>:
 80043a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043ac:	b08d      	sub	sp, #52	@ 0x34
 80043ae:	460c      	mov	r4, r1
 80043b0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80043b4:	4616      	mov	r6, r2
 80043b6:	461f      	mov	r7, r3
 80043b8:	4605      	mov	r5, r0
 80043ba:	f000 feef 	bl	800519c <_localeconv_r>
 80043be:	6803      	ldr	r3, [r0, #0]
 80043c0:	9304      	str	r3, [sp, #16]
 80043c2:	4618      	mov	r0, r3
 80043c4:	f7fb ff5c 	bl	8000280 <strlen>
 80043c8:	2300      	movs	r3, #0
 80043ca:	930a      	str	r3, [sp, #40]	@ 0x28
 80043cc:	f8d8 3000 	ldr.w	r3, [r8]
 80043d0:	9005      	str	r0, [sp, #20]
 80043d2:	3307      	adds	r3, #7
 80043d4:	f023 0307 	bic.w	r3, r3, #7
 80043d8:	f103 0208 	add.w	r2, r3, #8
 80043dc:	f894 a018 	ldrb.w	sl, [r4, #24]
 80043e0:	f8d4 b000 	ldr.w	fp, [r4]
 80043e4:	f8c8 2000 	str.w	r2, [r8]
 80043e8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80043ec:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80043f0:	9307      	str	r3, [sp, #28]
 80043f2:	f8cd 8018 	str.w	r8, [sp, #24]
 80043f6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80043fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80043fe:	4b9c      	ldr	r3, [pc, #624]	@ (8004670 <_printf_float+0x2c8>)
 8004400:	f04f 32ff 	mov.w	r2, #4294967295
 8004404:	f7fc fb9a 	bl	8000b3c <__aeabi_dcmpun>
 8004408:	bb70      	cbnz	r0, 8004468 <_printf_float+0xc0>
 800440a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800440e:	4b98      	ldr	r3, [pc, #608]	@ (8004670 <_printf_float+0x2c8>)
 8004410:	f04f 32ff 	mov.w	r2, #4294967295
 8004414:	f7fc fb74 	bl	8000b00 <__aeabi_dcmple>
 8004418:	bb30      	cbnz	r0, 8004468 <_printf_float+0xc0>
 800441a:	2200      	movs	r2, #0
 800441c:	2300      	movs	r3, #0
 800441e:	4640      	mov	r0, r8
 8004420:	4649      	mov	r1, r9
 8004422:	f7fc fb63 	bl	8000aec <__aeabi_dcmplt>
 8004426:	b110      	cbz	r0, 800442e <_printf_float+0x86>
 8004428:	232d      	movs	r3, #45	@ 0x2d
 800442a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800442e:	4a91      	ldr	r2, [pc, #580]	@ (8004674 <_printf_float+0x2cc>)
 8004430:	4b91      	ldr	r3, [pc, #580]	@ (8004678 <_printf_float+0x2d0>)
 8004432:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004436:	bf94      	ite	ls
 8004438:	4690      	movls	r8, r2
 800443a:	4698      	movhi	r8, r3
 800443c:	2303      	movs	r3, #3
 800443e:	6123      	str	r3, [r4, #16]
 8004440:	f02b 0304 	bic.w	r3, fp, #4
 8004444:	6023      	str	r3, [r4, #0]
 8004446:	f04f 0900 	mov.w	r9, #0
 800444a:	9700      	str	r7, [sp, #0]
 800444c:	4633      	mov	r3, r6
 800444e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004450:	4621      	mov	r1, r4
 8004452:	4628      	mov	r0, r5
 8004454:	f000 f9d2 	bl	80047fc <_printf_common>
 8004458:	3001      	adds	r0, #1
 800445a:	f040 808d 	bne.w	8004578 <_printf_float+0x1d0>
 800445e:	f04f 30ff 	mov.w	r0, #4294967295
 8004462:	b00d      	add	sp, #52	@ 0x34
 8004464:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004468:	4642      	mov	r2, r8
 800446a:	464b      	mov	r3, r9
 800446c:	4640      	mov	r0, r8
 800446e:	4649      	mov	r1, r9
 8004470:	f7fc fb64 	bl	8000b3c <__aeabi_dcmpun>
 8004474:	b140      	cbz	r0, 8004488 <_printf_float+0xe0>
 8004476:	464b      	mov	r3, r9
 8004478:	2b00      	cmp	r3, #0
 800447a:	bfbc      	itt	lt
 800447c:	232d      	movlt	r3, #45	@ 0x2d
 800447e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004482:	4a7e      	ldr	r2, [pc, #504]	@ (800467c <_printf_float+0x2d4>)
 8004484:	4b7e      	ldr	r3, [pc, #504]	@ (8004680 <_printf_float+0x2d8>)
 8004486:	e7d4      	b.n	8004432 <_printf_float+0x8a>
 8004488:	6863      	ldr	r3, [r4, #4]
 800448a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800448e:	9206      	str	r2, [sp, #24]
 8004490:	1c5a      	adds	r2, r3, #1
 8004492:	d13b      	bne.n	800450c <_printf_float+0x164>
 8004494:	2306      	movs	r3, #6
 8004496:	6063      	str	r3, [r4, #4]
 8004498:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800449c:	2300      	movs	r3, #0
 800449e:	6022      	str	r2, [r4, #0]
 80044a0:	9303      	str	r3, [sp, #12]
 80044a2:	ab0a      	add	r3, sp, #40	@ 0x28
 80044a4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80044a8:	ab09      	add	r3, sp, #36	@ 0x24
 80044aa:	9300      	str	r3, [sp, #0]
 80044ac:	6861      	ldr	r1, [r4, #4]
 80044ae:	ec49 8b10 	vmov	d0, r8, r9
 80044b2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80044b6:	4628      	mov	r0, r5
 80044b8:	f7ff fed6 	bl	8004268 <__cvt>
 80044bc:	9b06      	ldr	r3, [sp, #24]
 80044be:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80044c0:	2b47      	cmp	r3, #71	@ 0x47
 80044c2:	4680      	mov	r8, r0
 80044c4:	d129      	bne.n	800451a <_printf_float+0x172>
 80044c6:	1cc8      	adds	r0, r1, #3
 80044c8:	db02      	blt.n	80044d0 <_printf_float+0x128>
 80044ca:	6863      	ldr	r3, [r4, #4]
 80044cc:	4299      	cmp	r1, r3
 80044ce:	dd41      	ble.n	8004554 <_printf_float+0x1ac>
 80044d0:	f1aa 0a02 	sub.w	sl, sl, #2
 80044d4:	fa5f fa8a 	uxtb.w	sl, sl
 80044d8:	3901      	subs	r1, #1
 80044da:	4652      	mov	r2, sl
 80044dc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80044e0:	9109      	str	r1, [sp, #36]	@ 0x24
 80044e2:	f7ff ff26 	bl	8004332 <__exponent>
 80044e6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80044e8:	1813      	adds	r3, r2, r0
 80044ea:	2a01      	cmp	r2, #1
 80044ec:	4681      	mov	r9, r0
 80044ee:	6123      	str	r3, [r4, #16]
 80044f0:	dc02      	bgt.n	80044f8 <_printf_float+0x150>
 80044f2:	6822      	ldr	r2, [r4, #0]
 80044f4:	07d2      	lsls	r2, r2, #31
 80044f6:	d501      	bpl.n	80044fc <_printf_float+0x154>
 80044f8:	3301      	adds	r3, #1
 80044fa:	6123      	str	r3, [r4, #16]
 80044fc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004500:	2b00      	cmp	r3, #0
 8004502:	d0a2      	beq.n	800444a <_printf_float+0xa2>
 8004504:	232d      	movs	r3, #45	@ 0x2d
 8004506:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800450a:	e79e      	b.n	800444a <_printf_float+0xa2>
 800450c:	9a06      	ldr	r2, [sp, #24]
 800450e:	2a47      	cmp	r2, #71	@ 0x47
 8004510:	d1c2      	bne.n	8004498 <_printf_float+0xf0>
 8004512:	2b00      	cmp	r3, #0
 8004514:	d1c0      	bne.n	8004498 <_printf_float+0xf0>
 8004516:	2301      	movs	r3, #1
 8004518:	e7bd      	b.n	8004496 <_printf_float+0xee>
 800451a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800451e:	d9db      	bls.n	80044d8 <_printf_float+0x130>
 8004520:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004524:	d118      	bne.n	8004558 <_printf_float+0x1b0>
 8004526:	2900      	cmp	r1, #0
 8004528:	6863      	ldr	r3, [r4, #4]
 800452a:	dd0b      	ble.n	8004544 <_printf_float+0x19c>
 800452c:	6121      	str	r1, [r4, #16]
 800452e:	b913      	cbnz	r3, 8004536 <_printf_float+0x18e>
 8004530:	6822      	ldr	r2, [r4, #0]
 8004532:	07d0      	lsls	r0, r2, #31
 8004534:	d502      	bpl.n	800453c <_printf_float+0x194>
 8004536:	3301      	adds	r3, #1
 8004538:	440b      	add	r3, r1
 800453a:	6123      	str	r3, [r4, #16]
 800453c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800453e:	f04f 0900 	mov.w	r9, #0
 8004542:	e7db      	b.n	80044fc <_printf_float+0x154>
 8004544:	b913      	cbnz	r3, 800454c <_printf_float+0x1a4>
 8004546:	6822      	ldr	r2, [r4, #0]
 8004548:	07d2      	lsls	r2, r2, #31
 800454a:	d501      	bpl.n	8004550 <_printf_float+0x1a8>
 800454c:	3302      	adds	r3, #2
 800454e:	e7f4      	b.n	800453a <_printf_float+0x192>
 8004550:	2301      	movs	r3, #1
 8004552:	e7f2      	b.n	800453a <_printf_float+0x192>
 8004554:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004558:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800455a:	4299      	cmp	r1, r3
 800455c:	db05      	blt.n	800456a <_printf_float+0x1c2>
 800455e:	6823      	ldr	r3, [r4, #0]
 8004560:	6121      	str	r1, [r4, #16]
 8004562:	07d8      	lsls	r0, r3, #31
 8004564:	d5ea      	bpl.n	800453c <_printf_float+0x194>
 8004566:	1c4b      	adds	r3, r1, #1
 8004568:	e7e7      	b.n	800453a <_printf_float+0x192>
 800456a:	2900      	cmp	r1, #0
 800456c:	bfd4      	ite	le
 800456e:	f1c1 0202 	rsble	r2, r1, #2
 8004572:	2201      	movgt	r2, #1
 8004574:	4413      	add	r3, r2
 8004576:	e7e0      	b.n	800453a <_printf_float+0x192>
 8004578:	6823      	ldr	r3, [r4, #0]
 800457a:	055a      	lsls	r2, r3, #21
 800457c:	d407      	bmi.n	800458e <_printf_float+0x1e6>
 800457e:	6923      	ldr	r3, [r4, #16]
 8004580:	4642      	mov	r2, r8
 8004582:	4631      	mov	r1, r6
 8004584:	4628      	mov	r0, r5
 8004586:	47b8      	blx	r7
 8004588:	3001      	adds	r0, #1
 800458a:	d12b      	bne.n	80045e4 <_printf_float+0x23c>
 800458c:	e767      	b.n	800445e <_printf_float+0xb6>
 800458e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004592:	f240 80dd 	bls.w	8004750 <_printf_float+0x3a8>
 8004596:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800459a:	2200      	movs	r2, #0
 800459c:	2300      	movs	r3, #0
 800459e:	f7fc fa9b 	bl	8000ad8 <__aeabi_dcmpeq>
 80045a2:	2800      	cmp	r0, #0
 80045a4:	d033      	beq.n	800460e <_printf_float+0x266>
 80045a6:	4a37      	ldr	r2, [pc, #220]	@ (8004684 <_printf_float+0x2dc>)
 80045a8:	2301      	movs	r3, #1
 80045aa:	4631      	mov	r1, r6
 80045ac:	4628      	mov	r0, r5
 80045ae:	47b8      	blx	r7
 80045b0:	3001      	adds	r0, #1
 80045b2:	f43f af54 	beq.w	800445e <_printf_float+0xb6>
 80045b6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80045ba:	4543      	cmp	r3, r8
 80045bc:	db02      	blt.n	80045c4 <_printf_float+0x21c>
 80045be:	6823      	ldr	r3, [r4, #0]
 80045c0:	07d8      	lsls	r0, r3, #31
 80045c2:	d50f      	bpl.n	80045e4 <_printf_float+0x23c>
 80045c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80045c8:	4631      	mov	r1, r6
 80045ca:	4628      	mov	r0, r5
 80045cc:	47b8      	blx	r7
 80045ce:	3001      	adds	r0, #1
 80045d0:	f43f af45 	beq.w	800445e <_printf_float+0xb6>
 80045d4:	f04f 0900 	mov.w	r9, #0
 80045d8:	f108 38ff 	add.w	r8, r8, #4294967295
 80045dc:	f104 0a1a 	add.w	sl, r4, #26
 80045e0:	45c8      	cmp	r8, r9
 80045e2:	dc09      	bgt.n	80045f8 <_printf_float+0x250>
 80045e4:	6823      	ldr	r3, [r4, #0]
 80045e6:	079b      	lsls	r3, r3, #30
 80045e8:	f100 8103 	bmi.w	80047f2 <_printf_float+0x44a>
 80045ec:	68e0      	ldr	r0, [r4, #12]
 80045ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80045f0:	4298      	cmp	r0, r3
 80045f2:	bfb8      	it	lt
 80045f4:	4618      	movlt	r0, r3
 80045f6:	e734      	b.n	8004462 <_printf_float+0xba>
 80045f8:	2301      	movs	r3, #1
 80045fa:	4652      	mov	r2, sl
 80045fc:	4631      	mov	r1, r6
 80045fe:	4628      	mov	r0, r5
 8004600:	47b8      	blx	r7
 8004602:	3001      	adds	r0, #1
 8004604:	f43f af2b 	beq.w	800445e <_printf_float+0xb6>
 8004608:	f109 0901 	add.w	r9, r9, #1
 800460c:	e7e8      	b.n	80045e0 <_printf_float+0x238>
 800460e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004610:	2b00      	cmp	r3, #0
 8004612:	dc39      	bgt.n	8004688 <_printf_float+0x2e0>
 8004614:	4a1b      	ldr	r2, [pc, #108]	@ (8004684 <_printf_float+0x2dc>)
 8004616:	2301      	movs	r3, #1
 8004618:	4631      	mov	r1, r6
 800461a:	4628      	mov	r0, r5
 800461c:	47b8      	blx	r7
 800461e:	3001      	adds	r0, #1
 8004620:	f43f af1d 	beq.w	800445e <_printf_float+0xb6>
 8004624:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004628:	ea59 0303 	orrs.w	r3, r9, r3
 800462c:	d102      	bne.n	8004634 <_printf_float+0x28c>
 800462e:	6823      	ldr	r3, [r4, #0]
 8004630:	07d9      	lsls	r1, r3, #31
 8004632:	d5d7      	bpl.n	80045e4 <_printf_float+0x23c>
 8004634:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004638:	4631      	mov	r1, r6
 800463a:	4628      	mov	r0, r5
 800463c:	47b8      	blx	r7
 800463e:	3001      	adds	r0, #1
 8004640:	f43f af0d 	beq.w	800445e <_printf_float+0xb6>
 8004644:	f04f 0a00 	mov.w	sl, #0
 8004648:	f104 0b1a 	add.w	fp, r4, #26
 800464c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800464e:	425b      	negs	r3, r3
 8004650:	4553      	cmp	r3, sl
 8004652:	dc01      	bgt.n	8004658 <_printf_float+0x2b0>
 8004654:	464b      	mov	r3, r9
 8004656:	e793      	b.n	8004580 <_printf_float+0x1d8>
 8004658:	2301      	movs	r3, #1
 800465a:	465a      	mov	r2, fp
 800465c:	4631      	mov	r1, r6
 800465e:	4628      	mov	r0, r5
 8004660:	47b8      	blx	r7
 8004662:	3001      	adds	r0, #1
 8004664:	f43f aefb 	beq.w	800445e <_printf_float+0xb6>
 8004668:	f10a 0a01 	add.w	sl, sl, #1
 800466c:	e7ee      	b.n	800464c <_printf_float+0x2a4>
 800466e:	bf00      	nop
 8004670:	7fefffff 	.word	0x7fefffff
 8004674:	0800d7e9 	.word	0x0800d7e9
 8004678:	0800d7ed 	.word	0x0800d7ed
 800467c:	0800d7f1 	.word	0x0800d7f1
 8004680:	0800d7f5 	.word	0x0800d7f5
 8004684:	0800d7f9 	.word	0x0800d7f9
 8004688:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800468a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800468e:	4553      	cmp	r3, sl
 8004690:	bfa8      	it	ge
 8004692:	4653      	movge	r3, sl
 8004694:	2b00      	cmp	r3, #0
 8004696:	4699      	mov	r9, r3
 8004698:	dc36      	bgt.n	8004708 <_printf_float+0x360>
 800469a:	f04f 0b00 	mov.w	fp, #0
 800469e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80046a2:	f104 021a 	add.w	r2, r4, #26
 80046a6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80046a8:	9306      	str	r3, [sp, #24]
 80046aa:	eba3 0309 	sub.w	r3, r3, r9
 80046ae:	455b      	cmp	r3, fp
 80046b0:	dc31      	bgt.n	8004716 <_printf_float+0x36e>
 80046b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80046b4:	459a      	cmp	sl, r3
 80046b6:	dc3a      	bgt.n	800472e <_printf_float+0x386>
 80046b8:	6823      	ldr	r3, [r4, #0]
 80046ba:	07da      	lsls	r2, r3, #31
 80046bc:	d437      	bmi.n	800472e <_printf_float+0x386>
 80046be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80046c0:	ebaa 0903 	sub.w	r9, sl, r3
 80046c4:	9b06      	ldr	r3, [sp, #24]
 80046c6:	ebaa 0303 	sub.w	r3, sl, r3
 80046ca:	4599      	cmp	r9, r3
 80046cc:	bfa8      	it	ge
 80046ce:	4699      	movge	r9, r3
 80046d0:	f1b9 0f00 	cmp.w	r9, #0
 80046d4:	dc33      	bgt.n	800473e <_printf_float+0x396>
 80046d6:	f04f 0800 	mov.w	r8, #0
 80046da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80046de:	f104 0b1a 	add.w	fp, r4, #26
 80046e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80046e4:	ebaa 0303 	sub.w	r3, sl, r3
 80046e8:	eba3 0309 	sub.w	r3, r3, r9
 80046ec:	4543      	cmp	r3, r8
 80046ee:	f77f af79 	ble.w	80045e4 <_printf_float+0x23c>
 80046f2:	2301      	movs	r3, #1
 80046f4:	465a      	mov	r2, fp
 80046f6:	4631      	mov	r1, r6
 80046f8:	4628      	mov	r0, r5
 80046fa:	47b8      	blx	r7
 80046fc:	3001      	adds	r0, #1
 80046fe:	f43f aeae 	beq.w	800445e <_printf_float+0xb6>
 8004702:	f108 0801 	add.w	r8, r8, #1
 8004706:	e7ec      	b.n	80046e2 <_printf_float+0x33a>
 8004708:	4642      	mov	r2, r8
 800470a:	4631      	mov	r1, r6
 800470c:	4628      	mov	r0, r5
 800470e:	47b8      	blx	r7
 8004710:	3001      	adds	r0, #1
 8004712:	d1c2      	bne.n	800469a <_printf_float+0x2f2>
 8004714:	e6a3      	b.n	800445e <_printf_float+0xb6>
 8004716:	2301      	movs	r3, #1
 8004718:	4631      	mov	r1, r6
 800471a:	4628      	mov	r0, r5
 800471c:	9206      	str	r2, [sp, #24]
 800471e:	47b8      	blx	r7
 8004720:	3001      	adds	r0, #1
 8004722:	f43f ae9c 	beq.w	800445e <_printf_float+0xb6>
 8004726:	9a06      	ldr	r2, [sp, #24]
 8004728:	f10b 0b01 	add.w	fp, fp, #1
 800472c:	e7bb      	b.n	80046a6 <_printf_float+0x2fe>
 800472e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004732:	4631      	mov	r1, r6
 8004734:	4628      	mov	r0, r5
 8004736:	47b8      	blx	r7
 8004738:	3001      	adds	r0, #1
 800473a:	d1c0      	bne.n	80046be <_printf_float+0x316>
 800473c:	e68f      	b.n	800445e <_printf_float+0xb6>
 800473e:	9a06      	ldr	r2, [sp, #24]
 8004740:	464b      	mov	r3, r9
 8004742:	4442      	add	r2, r8
 8004744:	4631      	mov	r1, r6
 8004746:	4628      	mov	r0, r5
 8004748:	47b8      	blx	r7
 800474a:	3001      	adds	r0, #1
 800474c:	d1c3      	bne.n	80046d6 <_printf_float+0x32e>
 800474e:	e686      	b.n	800445e <_printf_float+0xb6>
 8004750:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004754:	f1ba 0f01 	cmp.w	sl, #1
 8004758:	dc01      	bgt.n	800475e <_printf_float+0x3b6>
 800475a:	07db      	lsls	r3, r3, #31
 800475c:	d536      	bpl.n	80047cc <_printf_float+0x424>
 800475e:	2301      	movs	r3, #1
 8004760:	4642      	mov	r2, r8
 8004762:	4631      	mov	r1, r6
 8004764:	4628      	mov	r0, r5
 8004766:	47b8      	blx	r7
 8004768:	3001      	adds	r0, #1
 800476a:	f43f ae78 	beq.w	800445e <_printf_float+0xb6>
 800476e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004772:	4631      	mov	r1, r6
 8004774:	4628      	mov	r0, r5
 8004776:	47b8      	blx	r7
 8004778:	3001      	adds	r0, #1
 800477a:	f43f ae70 	beq.w	800445e <_printf_float+0xb6>
 800477e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004782:	2200      	movs	r2, #0
 8004784:	2300      	movs	r3, #0
 8004786:	f10a 3aff 	add.w	sl, sl, #4294967295
 800478a:	f7fc f9a5 	bl	8000ad8 <__aeabi_dcmpeq>
 800478e:	b9c0      	cbnz	r0, 80047c2 <_printf_float+0x41a>
 8004790:	4653      	mov	r3, sl
 8004792:	f108 0201 	add.w	r2, r8, #1
 8004796:	4631      	mov	r1, r6
 8004798:	4628      	mov	r0, r5
 800479a:	47b8      	blx	r7
 800479c:	3001      	adds	r0, #1
 800479e:	d10c      	bne.n	80047ba <_printf_float+0x412>
 80047a0:	e65d      	b.n	800445e <_printf_float+0xb6>
 80047a2:	2301      	movs	r3, #1
 80047a4:	465a      	mov	r2, fp
 80047a6:	4631      	mov	r1, r6
 80047a8:	4628      	mov	r0, r5
 80047aa:	47b8      	blx	r7
 80047ac:	3001      	adds	r0, #1
 80047ae:	f43f ae56 	beq.w	800445e <_printf_float+0xb6>
 80047b2:	f108 0801 	add.w	r8, r8, #1
 80047b6:	45d0      	cmp	r8, sl
 80047b8:	dbf3      	blt.n	80047a2 <_printf_float+0x3fa>
 80047ba:	464b      	mov	r3, r9
 80047bc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80047c0:	e6df      	b.n	8004582 <_printf_float+0x1da>
 80047c2:	f04f 0800 	mov.w	r8, #0
 80047c6:	f104 0b1a 	add.w	fp, r4, #26
 80047ca:	e7f4      	b.n	80047b6 <_printf_float+0x40e>
 80047cc:	2301      	movs	r3, #1
 80047ce:	4642      	mov	r2, r8
 80047d0:	e7e1      	b.n	8004796 <_printf_float+0x3ee>
 80047d2:	2301      	movs	r3, #1
 80047d4:	464a      	mov	r2, r9
 80047d6:	4631      	mov	r1, r6
 80047d8:	4628      	mov	r0, r5
 80047da:	47b8      	blx	r7
 80047dc:	3001      	adds	r0, #1
 80047de:	f43f ae3e 	beq.w	800445e <_printf_float+0xb6>
 80047e2:	f108 0801 	add.w	r8, r8, #1
 80047e6:	68e3      	ldr	r3, [r4, #12]
 80047e8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80047ea:	1a5b      	subs	r3, r3, r1
 80047ec:	4543      	cmp	r3, r8
 80047ee:	dcf0      	bgt.n	80047d2 <_printf_float+0x42a>
 80047f0:	e6fc      	b.n	80045ec <_printf_float+0x244>
 80047f2:	f04f 0800 	mov.w	r8, #0
 80047f6:	f104 0919 	add.w	r9, r4, #25
 80047fa:	e7f4      	b.n	80047e6 <_printf_float+0x43e>

080047fc <_printf_common>:
 80047fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004800:	4616      	mov	r6, r2
 8004802:	4698      	mov	r8, r3
 8004804:	688a      	ldr	r2, [r1, #8]
 8004806:	690b      	ldr	r3, [r1, #16]
 8004808:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800480c:	4293      	cmp	r3, r2
 800480e:	bfb8      	it	lt
 8004810:	4613      	movlt	r3, r2
 8004812:	6033      	str	r3, [r6, #0]
 8004814:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004818:	4607      	mov	r7, r0
 800481a:	460c      	mov	r4, r1
 800481c:	b10a      	cbz	r2, 8004822 <_printf_common+0x26>
 800481e:	3301      	adds	r3, #1
 8004820:	6033      	str	r3, [r6, #0]
 8004822:	6823      	ldr	r3, [r4, #0]
 8004824:	0699      	lsls	r1, r3, #26
 8004826:	bf42      	ittt	mi
 8004828:	6833      	ldrmi	r3, [r6, #0]
 800482a:	3302      	addmi	r3, #2
 800482c:	6033      	strmi	r3, [r6, #0]
 800482e:	6825      	ldr	r5, [r4, #0]
 8004830:	f015 0506 	ands.w	r5, r5, #6
 8004834:	d106      	bne.n	8004844 <_printf_common+0x48>
 8004836:	f104 0a19 	add.w	sl, r4, #25
 800483a:	68e3      	ldr	r3, [r4, #12]
 800483c:	6832      	ldr	r2, [r6, #0]
 800483e:	1a9b      	subs	r3, r3, r2
 8004840:	42ab      	cmp	r3, r5
 8004842:	dc26      	bgt.n	8004892 <_printf_common+0x96>
 8004844:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004848:	6822      	ldr	r2, [r4, #0]
 800484a:	3b00      	subs	r3, #0
 800484c:	bf18      	it	ne
 800484e:	2301      	movne	r3, #1
 8004850:	0692      	lsls	r2, r2, #26
 8004852:	d42b      	bmi.n	80048ac <_printf_common+0xb0>
 8004854:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004858:	4641      	mov	r1, r8
 800485a:	4638      	mov	r0, r7
 800485c:	47c8      	blx	r9
 800485e:	3001      	adds	r0, #1
 8004860:	d01e      	beq.n	80048a0 <_printf_common+0xa4>
 8004862:	6823      	ldr	r3, [r4, #0]
 8004864:	6922      	ldr	r2, [r4, #16]
 8004866:	f003 0306 	and.w	r3, r3, #6
 800486a:	2b04      	cmp	r3, #4
 800486c:	bf02      	ittt	eq
 800486e:	68e5      	ldreq	r5, [r4, #12]
 8004870:	6833      	ldreq	r3, [r6, #0]
 8004872:	1aed      	subeq	r5, r5, r3
 8004874:	68a3      	ldr	r3, [r4, #8]
 8004876:	bf0c      	ite	eq
 8004878:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800487c:	2500      	movne	r5, #0
 800487e:	4293      	cmp	r3, r2
 8004880:	bfc4      	itt	gt
 8004882:	1a9b      	subgt	r3, r3, r2
 8004884:	18ed      	addgt	r5, r5, r3
 8004886:	2600      	movs	r6, #0
 8004888:	341a      	adds	r4, #26
 800488a:	42b5      	cmp	r5, r6
 800488c:	d11a      	bne.n	80048c4 <_printf_common+0xc8>
 800488e:	2000      	movs	r0, #0
 8004890:	e008      	b.n	80048a4 <_printf_common+0xa8>
 8004892:	2301      	movs	r3, #1
 8004894:	4652      	mov	r2, sl
 8004896:	4641      	mov	r1, r8
 8004898:	4638      	mov	r0, r7
 800489a:	47c8      	blx	r9
 800489c:	3001      	adds	r0, #1
 800489e:	d103      	bne.n	80048a8 <_printf_common+0xac>
 80048a0:	f04f 30ff 	mov.w	r0, #4294967295
 80048a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048a8:	3501      	adds	r5, #1
 80048aa:	e7c6      	b.n	800483a <_printf_common+0x3e>
 80048ac:	18e1      	adds	r1, r4, r3
 80048ae:	1c5a      	adds	r2, r3, #1
 80048b0:	2030      	movs	r0, #48	@ 0x30
 80048b2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80048b6:	4422      	add	r2, r4
 80048b8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80048bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80048c0:	3302      	adds	r3, #2
 80048c2:	e7c7      	b.n	8004854 <_printf_common+0x58>
 80048c4:	2301      	movs	r3, #1
 80048c6:	4622      	mov	r2, r4
 80048c8:	4641      	mov	r1, r8
 80048ca:	4638      	mov	r0, r7
 80048cc:	47c8      	blx	r9
 80048ce:	3001      	adds	r0, #1
 80048d0:	d0e6      	beq.n	80048a0 <_printf_common+0xa4>
 80048d2:	3601      	adds	r6, #1
 80048d4:	e7d9      	b.n	800488a <_printf_common+0x8e>
	...

080048d8 <_printf_i>:
 80048d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80048dc:	7e0f      	ldrb	r7, [r1, #24]
 80048de:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80048e0:	2f78      	cmp	r7, #120	@ 0x78
 80048e2:	4691      	mov	r9, r2
 80048e4:	4680      	mov	r8, r0
 80048e6:	460c      	mov	r4, r1
 80048e8:	469a      	mov	sl, r3
 80048ea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80048ee:	d807      	bhi.n	8004900 <_printf_i+0x28>
 80048f0:	2f62      	cmp	r7, #98	@ 0x62
 80048f2:	d80a      	bhi.n	800490a <_printf_i+0x32>
 80048f4:	2f00      	cmp	r7, #0
 80048f6:	f000 80d2 	beq.w	8004a9e <_printf_i+0x1c6>
 80048fa:	2f58      	cmp	r7, #88	@ 0x58
 80048fc:	f000 80b9 	beq.w	8004a72 <_printf_i+0x19a>
 8004900:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004904:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004908:	e03a      	b.n	8004980 <_printf_i+0xa8>
 800490a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800490e:	2b15      	cmp	r3, #21
 8004910:	d8f6      	bhi.n	8004900 <_printf_i+0x28>
 8004912:	a101      	add	r1, pc, #4	@ (adr r1, 8004918 <_printf_i+0x40>)
 8004914:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004918:	08004971 	.word	0x08004971
 800491c:	08004985 	.word	0x08004985
 8004920:	08004901 	.word	0x08004901
 8004924:	08004901 	.word	0x08004901
 8004928:	08004901 	.word	0x08004901
 800492c:	08004901 	.word	0x08004901
 8004930:	08004985 	.word	0x08004985
 8004934:	08004901 	.word	0x08004901
 8004938:	08004901 	.word	0x08004901
 800493c:	08004901 	.word	0x08004901
 8004940:	08004901 	.word	0x08004901
 8004944:	08004a85 	.word	0x08004a85
 8004948:	080049af 	.word	0x080049af
 800494c:	08004a3f 	.word	0x08004a3f
 8004950:	08004901 	.word	0x08004901
 8004954:	08004901 	.word	0x08004901
 8004958:	08004aa7 	.word	0x08004aa7
 800495c:	08004901 	.word	0x08004901
 8004960:	080049af 	.word	0x080049af
 8004964:	08004901 	.word	0x08004901
 8004968:	08004901 	.word	0x08004901
 800496c:	08004a47 	.word	0x08004a47
 8004970:	6833      	ldr	r3, [r6, #0]
 8004972:	1d1a      	adds	r2, r3, #4
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	6032      	str	r2, [r6, #0]
 8004978:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800497c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004980:	2301      	movs	r3, #1
 8004982:	e09d      	b.n	8004ac0 <_printf_i+0x1e8>
 8004984:	6833      	ldr	r3, [r6, #0]
 8004986:	6820      	ldr	r0, [r4, #0]
 8004988:	1d19      	adds	r1, r3, #4
 800498a:	6031      	str	r1, [r6, #0]
 800498c:	0606      	lsls	r6, r0, #24
 800498e:	d501      	bpl.n	8004994 <_printf_i+0xbc>
 8004990:	681d      	ldr	r5, [r3, #0]
 8004992:	e003      	b.n	800499c <_printf_i+0xc4>
 8004994:	0645      	lsls	r5, r0, #25
 8004996:	d5fb      	bpl.n	8004990 <_printf_i+0xb8>
 8004998:	f9b3 5000 	ldrsh.w	r5, [r3]
 800499c:	2d00      	cmp	r5, #0
 800499e:	da03      	bge.n	80049a8 <_printf_i+0xd0>
 80049a0:	232d      	movs	r3, #45	@ 0x2d
 80049a2:	426d      	negs	r5, r5
 80049a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80049a8:	4859      	ldr	r0, [pc, #356]	@ (8004b10 <_printf_i+0x238>)
 80049aa:	230a      	movs	r3, #10
 80049ac:	e011      	b.n	80049d2 <_printf_i+0xfa>
 80049ae:	6821      	ldr	r1, [r4, #0]
 80049b0:	6833      	ldr	r3, [r6, #0]
 80049b2:	0608      	lsls	r0, r1, #24
 80049b4:	f853 5b04 	ldr.w	r5, [r3], #4
 80049b8:	d402      	bmi.n	80049c0 <_printf_i+0xe8>
 80049ba:	0649      	lsls	r1, r1, #25
 80049bc:	bf48      	it	mi
 80049be:	b2ad      	uxthmi	r5, r5
 80049c0:	2f6f      	cmp	r7, #111	@ 0x6f
 80049c2:	4853      	ldr	r0, [pc, #332]	@ (8004b10 <_printf_i+0x238>)
 80049c4:	6033      	str	r3, [r6, #0]
 80049c6:	bf14      	ite	ne
 80049c8:	230a      	movne	r3, #10
 80049ca:	2308      	moveq	r3, #8
 80049cc:	2100      	movs	r1, #0
 80049ce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80049d2:	6866      	ldr	r6, [r4, #4]
 80049d4:	60a6      	str	r6, [r4, #8]
 80049d6:	2e00      	cmp	r6, #0
 80049d8:	bfa2      	ittt	ge
 80049da:	6821      	ldrge	r1, [r4, #0]
 80049dc:	f021 0104 	bicge.w	r1, r1, #4
 80049e0:	6021      	strge	r1, [r4, #0]
 80049e2:	b90d      	cbnz	r5, 80049e8 <_printf_i+0x110>
 80049e4:	2e00      	cmp	r6, #0
 80049e6:	d04b      	beq.n	8004a80 <_printf_i+0x1a8>
 80049e8:	4616      	mov	r6, r2
 80049ea:	fbb5 f1f3 	udiv	r1, r5, r3
 80049ee:	fb03 5711 	mls	r7, r3, r1, r5
 80049f2:	5dc7      	ldrb	r7, [r0, r7]
 80049f4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80049f8:	462f      	mov	r7, r5
 80049fa:	42bb      	cmp	r3, r7
 80049fc:	460d      	mov	r5, r1
 80049fe:	d9f4      	bls.n	80049ea <_printf_i+0x112>
 8004a00:	2b08      	cmp	r3, #8
 8004a02:	d10b      	bne.n	8004a1c <_printf_i+0x144>
 8004a04:	6823      	ldr	r3, [r4, #0]
 8004a06:	07df      	lsls	r7, r3, #31
 8004a08:	d508      	bpl.n	8004a1c <_printf_i+0x144>
 8004a0a:	6923      	ldr	r3, [r4, #16]
 8004a0c:	6861      	ldr	r1, [r4, #4]
 8004a0e:	4299      	cmp	r1, r3
 8004a10:	bfde      	ittt	le
 8004a12:	2330      	movle	r3, #48	@ 0x30
 8004a14:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004a18:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004a1c:	1b92      	subs	r2, r2, r6
 8004a1e:	6122      	str	r2, [r4, #16]
 8004a20:	f8cd a000 	str.w	sl, [sp]
 8004a24:	464b      	mov	r3, r9
 8004a26:	aa03      	add	r2, sp, #12
 8004a28:	4621      	mov	r1, r4
 8004a2a:	4640      	mov	r0, r8
 8004a2c:	f7ff fee6 	bl	80047fc <_printf_common>
 8004a30:	3001      	adds	r0, #1
 8004a32:	d14a      	bne.n	8004aca <_printf_i+0x1f2>
 8004a34:	f04f 30ff 	mov.w	r0, #4294967295
 8004a38:	b004      	add	sp, #16
 8004a3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a3e:	6823      	ldr	r3, [r4, #0]
 8004a40:	f043 0320 	orr.w	r3, r3, #32
 8004a44:	6023      	str	r3, [r4, #0]
 8004a46:	4833      	ldr	r0, [pc, #204]	@ (8004b14 <_printf_i+0x23c>)
 8004a48:	2778      	movs	r7, #120	@ 0x78
 8004a4a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004a4e:	6823      	ldr	r3, [r4, #0]
 8004a50:	6831      	ldr	r1, [r6, #0]
 8004a52:	061f      	lsls	r7, r3, #24
 8004a54:	f851 5b04 	ldr.w	r5, [r1], #4
 8004a58:	d402      	bmi.n	8004a60 <_printf_i+0x188>
 8004a5a:	065f      	lsls	r7, r3, #25
 8004a5c:	bf48      	it	mi
 8004a5e:	b2ad      	uxthmi	r5, r5
 8004a60:	6031      	str	r1, [r6, #0]
 8004a62:	07d9      	lsls	r1, r3, #31
 8004a64:	bf44      	itt	mi
 8004a66:	f043 0320 	orrmi.w	r3, r3, #32
 8004a6a:	6023      	strmi	r3, [r4, #0]
 8004a6c:	b11d      	cbz	r5, 8004a76 <_printf_i+0x19e>
 8004a6e:	2310      	movs	r3, #16
 8004a70:	e7ac      	b.n	80049cc <_printf_i+0xf4>
 8004a72:	4827      	ldr	r0, [pc, #156]	@ (8004b10 <_printf_i+0x238>)
 8004a74:	e7e9      	b.n	8004a4a <_printf_i+0x172>
 8004a76:	6823      	ldr	r3, [r4, #0]
 8004a78:	f023 0320 	bic.w	r3, r3, #32
 8004a7c:	6023      	str	r3, [r4, #0]
 8004a7e:	e7f6      	b.n	8004a6e <_printf_i+0x196>
 8004a80:	4616      	mov	r6, r2
 8004a82:	e7bd      	b.n	8004a00 <_printf_i+0x128>
 8004a84:	6833      	ldr	r3, [r6, #0]
 8004a86:	6825      	ldr	r5, [r4, #0]
 8004a88:	6961      	ldr	r1, [r4, #20]
 8004a8a:	1d18      	adds	r0, r3, #4
 8004a8c:	6030      	str	r0, [r6, #0]
 8004a8e:	062e      	lsls	r6, r5, #24
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	d501      	bpl.n	8004a98 <_printf_i+0x1c0>
 8004a94:	6019      	str	r1, [r3, #0]
 8004a96:	e002      	b.n	8004a9e <_printf_i+0x1c6>
 8004a98:	0668      	lsls	r0, r5, #25
 8004a9a:	d5fb      	bpl.n	8004a94 <_printf_i+0x1bc>
 8004a9c:	8019      	strh	r1, [r3, #0]
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	6123      	str	r3, [r4, #16]
 8004aa2:	4616      	mov	r6, r2
 8004aa4:	e7bc      	b.n	8004a20 <_printf_i+0x148>
 8004aa6:	6833      	ldr	r3, [r6, #0]
 8004aa8:	1d1a      	adds	r2, r3, #4
 8004aaa:	6032      	str	r2, [r6, #0]
 8004aac:	681e      	ldr	r6, [r3, #0]
 8004aae:	6862      	ldr	r2, [r4, #4]
 8004ab0:	2100      	movs	r1, #0
 8004ab2:	4630      	mov	r0, r6
 8004ab4:	f7fb fb94 	bl	80001e0 <memchr>
 8004ab8:	b108      	cbz	r0, 8004abe <_printf_i+0x1e6>
 8004aba:	1b80      	subs	r0, r0, r6
 8004abc:	6060      	str	r0, [r4, #4]
 8004abe:	6863      	ldr	r3, [r4, #4]
 8004ac0:	6123      	str	r3, [r4, #16]
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004ac8:	e7aa      	b.n	8004a20 <_printf_i+0x148>
 8004aca:	6923      	ldr	r3, [r4, #16]
 8004acc:	4632      	mov	r2, r6
 8004ace:	4649      	mov	r1, r9
 8004ad0:	4640      	mov	r0, r8
 8004ad2:	47d0      	blx	sl
 8004ad4:	3001      	adds	r0, #1
 8004ad6:	d0ad      	beq.n	8004a34 <_printf_i+0x15c>
 8004ad8:	6823      	ldr	r3, [r4, #0]
 8004ada:	079b      	lsls	r3, r3, #30
 8004adc:	d413      	bmi.n	8004b06 <_printf_i+0x22e>
 8004ade:	68e0      	ldr	r0, [r4, #12]
 8004ae0:	9b03      	ldr	r3, [sp, #12]
 8004ae2:	4298      	cmp	r0, r3
 8004ae4:	bfb8      	it	lt
 8004ae6:	4618      	movlt	r0, r3
 8004ae8:	e7a6      	b.n	8004a38 <_printf_i+0x160>
 8004aea:	2301      	movs	r3, #1
 8004aec:	4632      	mov	r2, r6
 8004aee:	4649      	mov	r1, r9
 8004af0:	4640      	mov	r0, r8
 8004af2:	47d0      	blx	sl
 8004af4:	3001      	adds	r0, #1
 8004af6:	d09d      	beq.n	8004a34 <_printf_i+0x15c>
 8004af8:	3501      	adds	r5, #1
 8004afa:	68e3      	ldr	r3, [r4, #12]
 8004afc:	9903      	ldr	r1, [sp, #12]
 8004afe:	1a5b      	subs	r3, r3, r1
 8004b00:	42ab      	cmp	r3, r5
 8004b02:	dcf2      	bgt.n	8004aea <_printf_i+0x212>
 8004b04:	e7eb      	b.n	8004ade <_printf_i+0x206>
 8004b06:	2500      	movs	r5, #0
 8004b08:	f104 0619 	add.w	r6, r4, #25
 8004b0c:	e7f5      	b.n	8004afa <_printf_i+0x222>
 8004b0e:	bf00      	nop
 8004b10:	0800d7fb 	.word	0x0800d7fb
 8004b14:	0800d80c 	.word	0x0800d80c

08004b18 <_scanf_float>:
 8004b18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b1c:	b087      	sub	sp, #28
 8004b1e:	4617      	mov	r7, r2
 8004b20:	9303      	str	r3, [sp, #12]
 8004b22:	688b      	ldr	r3, [r1, #8]
 8004b24:	1e5a      	subs	r2, r3, #1
 8004b26:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8004b2a:	bf81      	itttt	hi
 8004b2c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8004b30:	eb03 0b05 	addhi.w	fp, r3, r5
 8004b34:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8004b38:	608b      	strhi	r3, [r1, #8]
 8004b3a:	680b      	ldr	r3, [r1, #0]
 8004b3c:	460a      	mov	r2, r1
 8004b3e:	f04f 0500 	mov.w	r5, #0
 8004b42:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8004b46:	f842 3b1c 	str.w	r3, [r2], #28
 8004b4a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004b4e:	4680      	mov	r8, r0
 8004b50:	460c      	mov	r4, r1
 8004b52:	bf98      	it	ls
 8004b54:	f04f 0b00 	movls.w	fp, #0
 8004b58:	9201      	str	r2, [sp, #4]
 8004b5a:	4616      	mov	r6, r2
 8004b5c:	46aa      	mov	sl, r5
 8004b5e:	46a9      	mov	r9, r5
 8004b60:	9502      	str	r5, [sp, #8]
 8004b62:	68a2      	ldr	r2, [r4, #8]
 8004b64:	b152      	cbz	r2, 8004b7c <_scanf_float+0x64>
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	781b      	ldrb	r3, [r3, #0]
 8004b6a:	2b4e      	cmp	r3, #78	@ 0x4e
 8004b6c:	d864      	bhi.n	8004c38 <_scanf_float+0x120>
 8004b6e:	2b40      	cmp	r3, #64	@ 0x40
 8004b70:	d83c      	bhi.n	8004bec <_scanf_float+0xd4>
 8004b72:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8004b76:	b2c8      	uxtb	r0, r1
 8004b78:	280e      	cmp	r0, #14
 8004b7a:	d93a      	bls.n	8004bf2 <_scanf_float+0xda>
 8004b7c:	f1b9 0f00 	cmp.w	r9, #0
 8004b80:	d003      	beq.n	8004b8a <_scanf_float+0x72>
 8004b82:	6823      	ldr	r3, [r4, #0]
 8004b84:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b88:	6023      	str	r3, [r4, #0]
 8004b8a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004b8e:	f1ba 0f01 	cmp.w	sl, #1
 8004b92:	f200 8117 	bhi.w	8004dc4 <_scanf_float+0x2ac>
 8004b96:	9b01      	ldr	r3, [sp, #4]
 8004b98:	429e      	cmp	r6, r3
 8004b9a:	f200 8108 	bhi.w	8004dae <_scanf_float+0x296>
 8004b9e:	2001      	movs	r0, #1
 8004ba0:	b007      	add	sp, #28
 8004ba2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ba6:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8004baa:	2a0d      	cmp	r2, #13
 8004bac:	d8e6      	bhi.n	8004b7c <_scanf_float+0x64>
 8004bae:	a101      	add	r1, pc, #4	@ (adr r1, 8004bb4 <_scanf_float+0x9c>)
 8004bb0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004bb4:	08004cfb 	.word	0x08004cfb
 8004bb8:	08004b7d 	.word	0x08004b7d
 8004bbc:	08004b7d 	.word	0x08004b7d
 8004bc0:	08004b7d 	.word	0x08004b7d
 8004bc4:	08004d5b 	.word	0x08004d5b
 8004bc8:	08004d33 	.word	0x08004d33
 8004bcc:	08004b7d 	.word	0x08004b7d
 8004bd0:	08004b7d 	.word	0x08004b7d
 8004bd4:	08004d09 	.word	0x08004d09
 8004bd8:	08004b7d 	.word	0x08004b7d
 8004bdc:	08004b7d 	.word	0x08004b7d
 8004be0:	08004b7d 	.word	0x08004b7d
 8004be4:	08004b7d 	.word	0x08004b7d
 8004be8:	08004cc1 	.word	0x08004cc1
 8004bec:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8004bf0:	e7db      	b.n	8004baa <_scanf_float+0x92>
 8004bf2:	290e      	cmp	r1, #14
 8004bf4:	d8c2      	bhi.n	8004b7c <_scanf_float+0x64>
 8004bf6:	a001      	add	r0, pc, #4	@ (adr r0, 8004bfc <_scanf_float+0xe4>)
 8004bf8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004bfc:	08004cb1 	.word	0x08004cb1
 8004c00:	08004b7d 	.word	0x08004b7d
 8004c04:	08004cb1 	.word	0x08004cb1
 8004c08:	08004d47 	.word	0x08004d47
 8004c0c:	08004b7d 	.word	0x08004b7d
 8004c10:	08004c59 	.word	0x08004c59
 8004c14:	08004c97 	.word	0x08004c97
 8004c18:	08004c97 	.word	0x08004c97
 8004c1c:	08004c97 	.word	0x08004c97
 8004c20:	08004c97 	.word	0x08004c97
 8004c24:	08004c97 	.word	0x08004c97
 8004c28:	08004c97 	.word	0x08004c97
 8004c2c:	08004c97 	.word	0x08004c97
 8004c30:	08004c97 	.word	0x08004c97
 8004c34:	08004c97 	.word	0x08004c97
 8004c38:	2b6e      	cmp	r3, #110	@ 0x6e
 8004c3a:	d809      	bhi.n	8004c50 <_scanf_float+0x138>
 8004c3c:	2b60      	cmp	r3, #96	@ 0x60
 8004c3e:	d8b2      	bhi.n	8004ba6 <_scanf_float+0x8e>
 8004c40:	2b54      	cmp	r3, #84	@ 0x54
 8004c42:	d07b      	beq.n	8004d3c <_scanf_float+0x224>
 8004c44:	2b59      	cmp	r3, #89	@ 0x59
 8004c46:	d199      	bne.n	8004b7c <_scanf_float+0x64>
 8004c48:	2d07      	cmp	r5, #7
 8004c4a:	d197      	bne.n	8004b7c <_scanf_float+0x64>
 8004c4c:	2508      	movs	r5, #8
 8004c4e:	e02c      	b.n	8004caa <_scanf_float+0x192>
 8004c50:	2b74      	cmp	r3, #116	@ 0x74
 8004c52:	d073      	beq.n	8004d3c <_scanf_float+0x224>
 8004c54:	2b79      	cmp	r3, #121	@ 0x79
 8004c56:	e7f6      	b.n	8004c46 <_scanf_float+0x12e>
 8004c58:	6821      	ldr	r1, [r4, #0]
 8004c5a:	05c8      	lsls	r0, r1, #23
 8004c5c:	d51b      	bpl.n	8004c96 <_scanf_float+0x17e>
 8004c5e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8004c62:	6021      	str	r1, [r4, #0]
 8004c64:	f109 0901 	add.w	r9, r9, #1
 8004c68:	f1bb 0f00 	cmp.w	fp, #0
 8004c6c:	d003      	beq.n	8004c76 <_scanf_float+0x15e>
 8004c6e:	3201      	adds	r2, #1
 8004c70:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004c74:	60a2      	str	r2, [r4, #8]
 8004c76:	68a3      	ldr	r3, [r4, #8]
 8004c78:	3b01      	subs	r3, #1
 8004c7a:	60a3      	str	r3, [r4, #8]
 8004c7c:	6923      	ldr	r3, [r4, #16]
 8004c7e:	3301      	adds	r3, #1
 8004c80:	6123      	str	r3, [r4, #16]
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	3b01      	subs	r3, #1
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	607b      	str	r3, [r7, #4]
 8004c8a:	f340 8087 	ble.w	8004d9c <_scanf_float+0x284>
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	3301      	adds	r3, #1
 8004c92:	603b      	str	r3, [r7, #0]
 8004c94:	e765      	b.n	8004b62 <_scanf_float+0x4a>
 8004c96:	eb1a 0105 	adds.w	r1, sl, r5
 8004c9a:	f47f af6f 	bne.w	8004b7c <_scanf_float+0x64>
 8004c9e:	6822      	ldr	r2, [r4, #0]
 8004ca0:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8004ca4:	6022      	str	r2, [r4, #0]
 8004ca6:	460d      	mov	r5, r1
 8004ca8:	468a      	mov	sl, r1
 8004caa:	f806 3b01 	strb.w	r3, [r6], #1
 8004cae:	e7e2      	b.n	8004c76 <_scanf_float+0x15e>
 8004cb0:	6822      	ldr	r2, [r4, #0]
 8004cb2:	0610      	lsls	r0, r2, #24
 8004cb4:	f57f af62 	bpl.w	8004b7c <_scanf_float+0x64>
 8004cb8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004cbc:	6022      	str	r2, [r4, #0]
 8004cbe:	e7f4      	b.n	8004caa <_scanf_float+0x192>
 8004cc0:	f1ba 0f00 	cmp.w	sl, #0
 8004cc4:	d10e      	bne.n	8004ce4 <_scanf_float+0x1cc>
 8004cc6:	f1b9 0f00 	cmp.w	r9, #0
 8004cca:	d10e      	bne.n	8004cea <_scanf_float+0x1d2>
 8004ccc:	6822      	ldr	r2, [r4, #0]
 8004cce:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004cd2:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004cd6:	d108      	bne.n	8004cea <_scanf_float+0x1d2>
 8004cd8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004cdc:	6022      	str	r2, [r4, #0]
 8004cde:	f04f 0a01 	mov.w	sl, #1
 8004ce2:	e7e2      	b.n	8004caa <_scanf_float+0x192>
 8004ce4:	f1ba 0f02 	cmp.w	sl, #2
 8004ce8:	d055      	beq.n	8004d96 <_scanf_float+0x27e>
 8004cea:	2d01      	cmp	r5, #1
 8004cec:	d002      	beq.n	8004cf4 <_scanf_float+0x1dc>
 8004cee:	2d04      	cmp	r5, #4
 8004cf0:	f47f af44 	bne.w	8004b7c <_scanf_float+0x64>
 8004cf4:	3501      	adds	r5, #1
 8004cf6:	b2ed      	uxtb	r5, r5
 8004cf8:	e7d7      	b.n	8004caa <_scanf_float+0x192>
 8004cfa:	f1ba 0f01 	cmp.w	sl, #1
 8004cfe:	f47f af3d 	bne.w	8004b7c <_scanf_float+0x64>
 8004d02:	f04f 0a02 	mov.w	sl, #2
 8004d06:	e7d0      	b.n	8004caa <_scanf_float+0x192>
 8004d08:	b97d      	cbnz	r5, 8004d2a <_scanf_float+0x212>
 8004d0a:	f1b9 0f00 	cmp.w	r9, #0
 8004d0e:	f47f af38 	bne.w	8004b82 <_scanf_float+0x6a>
 8004d12:	6822      	ldr	r2, [r4, #0]
 8004d14:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004d18:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004d1c:	f040 8108 	bne.w	8004f30 <_scanf_float+0x418>
 8004d20:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004d24:	6022      	str	r2, [r4, #0]
 8004d26:	2501      	movs	r5, #1
 8004d28:	e7bf      	b.n	8004caa <_scanf_float+0x192>
 8004d2a:	2d03      	cmp	r5, #3
 8004d2c:	d0e2      	beq.n	8004cf4 <_scanf_float+0x1dc>
 8004d2e:	2d05      	cmp	r5, #5
 8004d30:	e7de      	b.n	8004cf0 <_scanf_float+0x1d8>
 8004d32:	2d02      	cmp	r5, #2
 8004d34:	f47f af22 	bne.w	8004b7c <_scanf_float+0x64>
 8004d38:	2503      	movs	r5, #3
 8004d3a:	e7b6      	b.n	8004caa <_scanf_float+0x192>
 8004d3c:	2d06      	cmp	r5, #6
 8004d3e:	f47f af1d 	bne.w	8004b7c <_scanf_float+0x64>
 8004d42:	2507      	movs	r5, #7
 8004d44:	e7b1      	b.n	8004caa <_scanf_float+0x192>
 8004d46:	6822      	ldr	r2, [r4, #0]
 8004d48:	0591      	lsls	r1, r2, #22
 8004d4a:	f57f af17 	bpl.w	8004b7c <_scanf_float+0x64>
 8004d4e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8004d52:	6022      	str	r2, [r4, #0]
 8004d54:	f8cd 9008 	str.w	r9, [sp, #8]
 8004d58:	e7a7      	b.n	8004caa <_scanf_float+0x192>
 8004d5a:	6822      	ldr	r2, [r4, #0]
 8004d5c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8004d60:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8004d64:	d006      	beq.n	8004d74 <_scanf_float+0x25c>
 8004d66:	0550      	lsls	r0, r2, #21
 8004d68:	f57f af08 	bpl.w	8004b7c <_scanf_float+0x64>
 8004d6c:	f1b9 0f00 	cmp.w	r9, #0
 8004d70:	f000 80de 	beq.w	8004f30 <_scanf_float+0x418>
 8004d74:	0591      	lsls	r1, r2, #22
 8004d76:	bf58      	it	pl
 8004d78:	9902      	ldrpl	r1, [sp, #8]
 8004d7a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004d7e:	bf58      	it	pl
 8004d80:	eba9 0101 	subpl.w	r1, r9, r1
 8004d84:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8004d88:	bf58      	it	pl
 8004d8a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004d8e:	6022      	str	r2, [r4, #0]
 8004d90:	f04f 0900 	mov.w	r9, #0
 8004d94:	e789      	b.n	8004caa <_scanf_float+0x192>
 8004d96:	f04f 0a03 	mov.w	sl, #3
 8004d9a:	e786      	b.n	8004caa <_scanf_float+0x192>
 8004d9c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8004da0:	4639      	mov	r1, r7
 8004da2:	4640      	mov	r0, r8
 8004da4:	4798      	blx	r3
 8004da6:	2800      	cmp	r0, #0
 8004da8:	f43f aedb 	beq.w	8004b62 <_scanf_float+0x4a>
 8004dac:	e6e6      	b.n	8004b7c <_scanf_float+0x64>
 8004dae:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004db2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004db6:	463a      	mov	r2, r7
 8004db8:	4640      	mov	r0, r8
 8004dba:	4798      	blx	r3
 8004dbc:	6923      	ldr	r3, [r4, #16]
 8004dbe:	3b01      	subs	r3, #1
 8004dc0:	6123      	str	r3, [r4, #16]
 8004dc2:	e6e8      	b.n	8004b96 <_scanf_float+0x7e>
 8004dc4:	1e6b      	subs	r3, r5, #1
 8004dc6:	2b06      	cmp	r3, #6
 8004dc8:	d824      	bhi.n	8004e14 <_scanf_float+0x2fc>
 8004dca:	2d02      	cmp	r5, #2
 8004dcc:	d836      	bhi.n	8004e3c <_scanf_float+0x324>
 8004dce:	9b01      	ldr	r3, [sp, #4]
 8004dd0:	429e      	cmp	r6, r3
 8004dd2:	f67f aee4 	bls.w	8004b9e <_scanf_float+0x86>
 8004dd6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004dda:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004dde:	463a      	mov	r2, r7
 8004de0:	4640      	mov	r0, r8
 8004de2:	4798      	blx	r3
 8004de4:	6923      	ldr	r3, [r4, #16]
 8004de6:	3b01      	subs	r3, #1
 8004de8:	6123      	str	r3, [r4, #16]
 8004dea:	e7f0      	b.n	8004dce <_scanf_float+0x2b6>
 8004dec:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004df0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8004df4:	463a      	mov	r2, r7
 8004df6:	4640      	mov	r0, r8
 8004df8:	4798      	blx	r3
 8004dfa:	6923      	ldr	r3, [r4, #16]
 8004dfc:	3b01      	subs	r3, #1
 8004dfe:	6123      	str	r3, [r4, #16]
 8004e00:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004e04:	fa5f fa8a 	uxtb.w	sl, sl
 8004e08:	f1ba 0f02 	cmp.w	sl, #2
 8004e0c:	d1ee      	bne.n	8004dec <_scanf_float+0x2d4>
 8004e0e:	3d03      	subs	r5, #3
 8004e10:	b2ed      	uxtb	r5, r5
 8004e12:	1b76      	subs	r6, r6, r5
 8004e14:	6823      	ldr	r3, [r4, #0]
 8004e16:	05da      	lsls	r2, r3, #23
 8004e18:	d530      	bpl.n	8004e7c <_scanf_float+0x364>
 8004e1a:	055b      	lsls	r3, r3, #21
 8004e1c:	d511      	bpl.n	8004e42 <_scanf_float+0x32a>
 8004e1e:	9b01      	ldr	r3, [sp, #4]
 8004e20:	429e      	cmp	r6, r3
 8004e22:	f67f aebc 	bls.w	8004b9e <_scanf_float+0x86>
 8004e26:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004e2a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004e2e:	463a      	mov	r2, r7
 8004e30:	4640      	mov	r0, r8
 8004e32:	4798      	blx	r3
 8004e34:	6923      	ldr	r3, [r4, #16]
 8004e36:	3b01      	subs	r3, #1
 8004e38:	6123      	str	r3, [r4, #16]
 8004e3a:	e7f0      	b.n	8004e1e <_scanf_float+0x306>
 8004e3c:	46aa      	mov	sl, r5
 8004e3e:	46b3      	mov	fp, r6
 8004e40:	e7de      	b.n	8004e00 <_scanf_float+0x2e8>
 8004e42:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004e46:	6923      	ldr	r3, [r4, #16]
 8004e48:	2965      	cmp	r1, #101	@ 0x65
 8004e4a:	f103 33ff 	add.w	r3, r3, #4294967295
 8004e4e:	f106 35ff 	add.w	r5, r6, #4294967295
 8004e52:	6123      	str	r3, [r4, #16]
 8004e54:	d00c      	beq.n	8004e70 <_scanf_float+0x358>
 8004e56:	2945      	cmp	r1, #69	@ 0x45
 8004e58:	d00a      	beq.n	8004e70 <_scanf_float+0x358>
 8004e5a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004e5e:	463a      	mov	r2, r7
 8004e60:	4640      	mov	r0, r8
 8004e62:	4798      	blx	r3
 8004e64:	6923      	ldr	r3, [r4, #16]
 8004e66:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004e6a:	3b01      	subs	r3, #1
 8004e6c:	1eb5      	subs	r5, r6, #2
 8004e6e:	6123      	str	r3, [r4, #16]
 8004e70:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004e74:	463a      	mov	r2, r7
 8004e76:	4640      	mov	r0, r8
 8004e78:	4798      	blx	r3
 8004e7a:	462e      	mov	r6, r5
 8004e7c:	6822      	ldr	r2, [r4, #0]
 8004e7e:	f012 0210 	ands.w	r2, r2, #16
 8004e82:	d001      	beq.n	8004e88 <_scanf_float+0x370>
 8004e84:	2000      	movs	r0, #0
 8004e86:	e68b      	b.n	8004ba0 <_scanf_float+0x88>
 8004e88:	7032      	strb	r2, [r6, #0]
 8004e8a:	6823      	ldr	r3, [r4, #0]
 8004e8c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004e90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e94:	d11c      	bne.n	8004ed0 <_scanf_float+0x3b8>
 8004e96:	9b02      	ldr	r3, [sp, #8]
 8004e98:	454b      	cmp	r3, r9
 8004e9a:	eba3 0209 	sub.w	r2, r3, r9
 8004e9e:	d123      	bne.n	8004ee8 <_scanf_float+0x3d0>
 8004ea0:	9901      	ldr	r1, [sp, #4]
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	4640      	mov	r0, r8
 8004ea6:	f002 fbf7 	bl	8007698 <_strtod_r>
 8004eaa:	9b03      	ldr	r3, [sp, #12]
 8004eac:	6821      	ldr	r1, [r4, #0]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f011 0f02 	tst.w	r1, #2
 8004eb4:	ec57 6b10 	vmov	r6, r7, d0
 8004eb8:	f103 0204 	add.w	r2, r3, #4
 8004ebc:	d01f      	beq.n	8004efe <_scanf_float+0x3e6>
 8004ebe:	9903      	ldr	r1, [sp, #12]
 8004ec0:	600a      	str	r2, [r1, #0]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	e9c3 6700 	strd	r6, r7, [r3]
 8004ec8:	68e3      	ldr	r3, [r4, #12]
 8004eca:	3301      	adds	r3, #1
 8004ecc:	60e3      	str	r3, [r4, #12]
 8004ece:	e7d9      	b.n	8004e84 <_scanf_float+0x36c>
 8004ed0:	9b04      	ldr	r3, [sp, #16]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d0e4      	beq.n	8004ea0 <_scanf_float+0x388>
 8004ed6:	9905      	ldr	r1, [sp, #20]
 8004ed8:	230a      	movs	r3, #10
 8004eda:	3101      	adds	r1, #1
 8004edc:	4640      	mov	r0, r8
 8004ede:	f7ff f9b7 	bl	8004250 <_strtol_r>
 8004ee2:	9b04      	ldr	r3, [sp, #16]
 8004ee4:	9e05      	ldr	r6, [sp, #20]
 8004ee6:	1ac2      	subs	r2, r0, r3
 8004ee8:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8004eec:	429e      	cmp	r6, r3
 8004eee:	bf28      	it	cs
 8004ef0:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8004ef4:	4910      	ldr	r1, [pc, #64]	@ (8004f38 <_scanf_float+0x420>)
 8004ef6:	4630      	mov	r0, r6
 8004ef8:	f000 f8e4 	bl	80050c4 <siprintf>
 8004efc:	e7d0      	b.n	8004ea0 <_scanf_float+0x388>
 8004efe:	f011 0f04 	tst.w	r1, #4
 8004f02:	9903      	ldr	r1, [sp, #12]
 8004f04:	600a      	str	r2, [r1, #0]
 8004f06:	d1dc      	bne.n	8004ec2 <_scanf_float+0x3aa>
 8004f08:	681d      	ldr	r5, [r3, #0]
 8004f0a:	4632      	mov	r2, r6
 8004f0c:	463b      	mov	r3, r7
 8004f0e:	4630      	mov	r0, r6
 8004f10:	4639      	mov	r1, r7
 8004f12:	f7fb fe13 	bl	8000b3c <__aeabi_dcmpun>
 8004f16:	b128      	cbz	r0, 8004f24 <_scanf_float+0x40c>
 8004f18:	4808      	ldr	r0, [pc, #32]	@ (8004f3c <_scanf_float+0x424>)
 8004f1a:	f000 f9b7 	bl	800528c <nanf>
 8004f1e:	ed85 0a00 	vstr	s0, [r5]
 8004f22:	e7d1      	b.n	8004ec8 <_scanf_float+0x3b0>
 8004f24:	4630      	mov	r0, r6
 8004f26:	4639      	mov	r1, r7
 8004f28:	f7fb fe66 	bl	8000bf8 <__aeabi_d2f>
 8004f2c:	6028      	str	r0, [r5, #0]
 8004f2e:	e7cb      	b.n	8004ec8 <_scanf_float+0x3b0>
 8004f30:	f04f 0900 	mov.w	r9, #0
 8004f34:	e629      	b.n	8004b8a <_scanf_float+0x72>
 8004f36:	bf00      	nop
 8004f38:	0800d81d 	.word	0x0800d81d
 8004f3c:	0800dab4 	.word	0x0800dab4

08004f40 <std>:
 8004f40:	2300      	movs	r3, #0
 8004f42:	b510      	push	{r4, lr}
 8004f44:	4604      	mov	r4, r0
 8004f46:	e9c0 3300 	strd	r3, r3, [r0]
 8004f4a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004f4e:	6083      	str	r3, [r0, #8]
 8004f50:	8181      	strh	r1, [r0, #12]
 8004f52:	6643      	str	r3, [r0, #100]	@ 0x64
 8004f54:	81c2      	strh	r2, [r0, #14]
 8004f56:	6183      	str	r3, [r0, #24]
 8004f58:	4619      	mov	r1, r3
 8004f5a:	2208      	movs	r2, #8
 8004f5c:	305c      	adds	r0, #92	@ 0x5c
 8004f5e:	f000 f914 	bl	800518a <memset>
 8004f62:	4b0d      	ldr	r3, [pc, #52]	@ (8004f98 <std+0x58>)
 8004f64:	6263      	str	r3, [r4, #36]	@ 0x24
 8004f66:	4b0d      	ldr	r3, [pc, #52]	@ (8004f9c <std+0x5c>)
 8004f68:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004f6a:	4b0d      	ldr	r3, [pc, #52]	@ (8004fa0 <std+0x60>)
 8004f6c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004f6e:	4b0d      	ldr	r3, [pc, #52]	@ (8004fa4 <std+0x64>)
 8004f70:	6323      	str	r3, [r4, #48]	@ 0x30
 8004f72:	4b0d      	ldr	r3, [pc, #52]	@ (8004fa8 <std+0x68>)
 8004f74:	6224      	str	r4, [r4, #32]
 8004f76:	429c      	cmp	r4, r3
 8004f78:	d006      	beq.n	8004f88 <std+0x48>
 8004f7a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004f7e:	4294      	cmp	r4, r2
 8004f80:	d002      	beq.n	8004f88 <std+0x48>
 8004f82:	33d0      	adds	r3, #208	@ 0xd0
 8004f84:	429c      	cmp	r4, r3
 8004f86:	d105      	bne.n	8004f94 <std+0x54>
 8004f88:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004f8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f90:	f000 b978 	b.w	8005284 <__retarget_lock_init_recursive>
 8004f94:	bd10      	pop	{r4, pc}
 8004f96:	bf00      	nop
 8004f98:	08005105 	.word	0x08005105
 8004f9c:	08005127 	.word	0x08005127
 8004fa0:	0800515f 	.word	0x0800515f
 8004fa4:	08005183 	.word	0x08005183
 8004fa8:	200004c4 	.word	0x200004c4

08004fac <stdio_exit_handler>:
 8004fac:	4a02      	ldr	r2, [pc, #8]	@ (8004fb8 <stdio_exit_handler+0xc>)
 8004fae:	4903      	ldr	r1, [pc, #12]	@ (8004fbc <stdio_exit_handler+0x10>)
 8004fb0:	4803      	ldr	r0, [pc, #12]	@ (8004fc0 <stdio_exit_handler+0x14>)
 8004fb2:	f000 b869 	b.w	8005088 <_fwalk_sglue>
 8004fb6:	bf00      	nop
 8004fb8:	20000048 	.word	0x20000048
 8004fbc:	08007a5d 	.word	0x08007a5d
 8004fc0:	20000058 	.word	0x20000058

08004fc4 <cleanup_stdio>:
 8004fc4:	6841      	ldr	r1, [r0, #4]
 8004fc6:	4b0c      	ldr	r3, [pc, #48]	@ (8004ff8 <cleanup_stdio+0x34>)
 8004fc8:	4299      	cmp	r1, r3
 8004fca:	b510      	push	{r4, lr}
 8004fcc:	4604      	mov	r4, r0
 8004fce:	d001      	beq.n	8004fd4 <cleanup_stdio+0x10>
 8004fd0:	f002 fd44 	bl	8007a5c <_fflush_r>
 8004fd4:	68a1      	ldr	r1, [r4, #8]
 8004fd6:	4b09      	ldr	r3, [pc, #36]	@ (8004ffc <cleanup_stdio+0x38>)
 8004fd8:	4299      	cmp	r1, r3
 8004fda:	d002      	beq.n	8004fe2 <cleanup_stdio+0x1e>
 8004fdc:	4620      	mov	r0, r4
 8004fde:	f002 fd3d 	bl	8007a5c <_fflush_r>
 8004fe2:	68e1      	ldr	r1, [r4, #12]
 8004fe4:	4b06      	ldr	r3, [pc, #24]	@ (8005000 <cleanup_stdio+0x3c>)
 8004fe6:	4299      	cmp	r1, r3
 8004fe8:	d004      	beq.n	8004ff4 <cleanup_stdio+0x30>
 8004fea:	4620      	mov	r0, r4
 8004fec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ff0:	f002 bd34 	b.w	8007a5c <_fflush_r>
 8004ff4:	bd10      	pop	{r4, pc}
 8004ff6:	bf00      	nop
 8004ff8:	200004c4 	.word	0x200004c4
 8004ffc:	2000052c 	.word	0x2000052c
 8005000:	20000594 	.word	0x20000594

08005004 <global_stdio_init.part.0>:
 8005004:	b510      	push	{r4, lr}
 8005006:	4b0b      	ldr	r3, [pc, #44]	@ (8005034 <global_stdio_init.part.0+0x30>)
 8005008:	4c0b      	ldr	r4, [pc, #44]	@ (8005038 <global_stdio_init.part.0+0x34>)
 800500a:	4a0c      	ldr	r2, [pc, #48]	@ (800503c <global_stdio_init.part.0+0x38>)
 800500c:	601a      	str	r2, [r3, #0]
 800500e:	4620      	mov	r0, r4
 8005010:	2200      	movs	r2, #0
 8005012:	2104      	movs	r1, #4
 8005014:	f7ff ff94 	bl	8004f40 <std>
 8005018:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800501c:	2201      	movs	r2, #1
 800501e:	2109      	movs	r1, #9
 8005020:	f7ff ff8e 	bl	8004f40 <std>
 8005024:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005028:	2202      	movs	r2, #2
 800502a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800502e:	2112      	movs	r1, #18
 8005030:	f7ff bf86 	b.w	8004f40 <std>
 8005034:	200005fc 	.word	0x200005fc
 8005038:	200004c4 	.word	0x200004c4
 800503c:	08004fad 	.word	0x08004fad

08005040 <__sfp_lock_acquire>:
 8005040:	4801      	ldr	r0, [pc, #4]	@ (8005048 <__sfp_lock_acquire+0x8>)
 8005042:	f000 b920 	b.w	8005286 <__retarget_lock_acquire_recursive>
 8005046:	bf00      	nop
 8005048:	20000605 	.word	0x20000605

0800504c <__sfp_lock_release>:
 800504c:	4801      	ldr	r0, [pc, #4]	@ (8005054 <__sfp_lock_release+0x8>)
 800504e:	f000 b91b 	b.w	8005288 <__retarget_lock_release_recursive>
 8005052:	bf00      	nop
 8005054:	20000605 	.word	0x20000605

08005058 <__sinit>:
 8005058:	b510      	push	{r4, lr}
 800505a:	4604      	mov	r4, r0
 800505c:	f7ff fff0 	bl	8005040 <__sfp_lock_acquire>
 8005060:	6a23      	ldr	r3, [r4, #32]
 8005062:	b11b      	cbz	r3, 800506c <__sinit+0x14>
 8005064:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005068:	f7ff bff0 	b.w	800504c <__sfp_lock_release>
 800506c:	4b04      	ldr	r3, [pc, #16]	@ (8005080 <__sinit+0x28>)
 800506e:	6223      	str	r3, [r4, #32]
 8005070:	4b04      	ldr	r3, [pc, #16]	@ (8005084 <__sinit+0x2c>)
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d1f5      	bne.n	8005064 <__sinit+0xc>
 8005078:	f7ff ffc4 	bl	8005004 <global_stdio_init.part.0>
 800507c:	e7f2      	b.n	8005064 <__sinit+0xc>
 800507e:	bf00      	nop
 8005080:	08004fc5 	.word	0x08004fc5
 8005084:	200005fc 	.word	0x200005fc

08005088 <_fwalk_sglue>:
 8005088:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800508c:	4607      	mov	r7, r0
 800508e:	4688      	mov	r8, r1
 8005090:	4614      	mov	r4, r2
 8005092:	2600      	movs	r6, #0
 8005094:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005098:	f1b9 0901 	subs.w	r9, r9, #1
 800509c:	d505      	bpl.n	80050aa <_fwalk_sglue+0x22>
 800509e:	6824      	ldr	r4, [r4, #0]
 80050a0:	2c00      	cmp	r4, #0
 80050a2:	d1f7      	bne.n	8005094 <_fwalk_sglue+0xc>
 80050a4:	4630      	mov	r0, r6
 80050a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80050aa:	89ab      	ldrh	r3, [r5, #12]
 80050ac:	2b01      	cmp	r3, #1
 80050ae:	d907      	bls.n	80050c0 <_fwalk_sglue+0x38>
 80050b0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80050b4:	3301      	adds	r3, #1
 80050b6:	d003      	beq.n	80050c0 <_fwalk_sglue+0x38>
 80050b8:	4629      	mov	r1, r5
 80050ba:	4638      	mov	r0, r7
 80050bc:	47c0      	blx	r8
 80050be:	4306      	orrs	r6, r0
 80050c0:	3568      	adds	r5, #104	@ 0x68
 80050c2:	e7e9      	b.n	8005098 <_fwalk_sglue+0x10>

080050c4 <siprintf>:
 80050c4:	b40e      	push	{r1, r2, r3}
 80050c6:	b500      	push	{lr}
 80050c8:	b09c      	sub	sp, #112	@ 0x70
 80050ca:	ab1d      	add	r3, sp, #116	@ 0x74
 80050cc:	9002      	str	r0, [sp, #8]
 80050ce:	9006      	str	r0, [sp, #24]
 80050d0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80050d4:	4809      	ldr	r0, [pc, #36]	@ (80050fc <siprintf+0x38>)
 80050d6:	9107      	str	r1, [sp, #28]
 80050d8:	9104      	str	r1, [sp, #16]
 80050da:	4909      	ldr	r1, [pc, #36]	@ (8005100 <siprintf+0x3c>)
 80050dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80050e0:	9105      	str	r1, [sp, #20]
 80050e2:	6800      	ldr	r0, [r0, #0]
 80050e4:	9301      	str	r3, [sp, #4]
 80050e6:	a902      	add	r1, sp, #8
 80050e8:	f002 fb38 	bl	800775c <_svfiprintf_r>
 80050ec:	9b02      	ldr	r3, [sp, #8]
 80050ee:	2200      	movs	r2, #0
 80050f0:	701a      	strb	r2, [r3, #0]
 80050f2:	b01c      	add	sp, #112	@ 0x70
 80050f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80050f8:	b003      	add	sp, #12
 80050fa:	4770      	bx	lr
 80050fc:	20000054 	.word	0x20000054
 8005100:	ffff0208 	.word	0xffff0208

08005104 <__sread>:
 8005104:	b510      	push	{r4, lr}
 8005106:	460c      	mov	r4, r1
 8005108:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800510c:	f000 f86c 	bl	80051e8 <_read_r>
 8005110:	2800      	cmp	r0, #0
 8005112:	bfab      	itete	ge
 8005114:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005116:	89a3      	ldrhlt	r3, [r4, #12]
 8005118:	181b      	addge	r3, r3, r0
 800511a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800511e:	bfac      	ite	ge
 8005120:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005122:	81a3      	strhlt	r3, [r4, #12]
 8005124:	bd10      	pop	{r4, pc}

08005126 <__swrite>:
 8005126:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800512a:	461f      	mov	r7, r3
 800512c:	898b      	ldrh	r3, [r1, #12]
 800512e:	05db      	lsls	r3, r3, #23
 8005130:	4605      	mov	r5, r0
 8005132:	460c      	mov	r4, r1
 8005134:	4616      	mov	r6, r2
 8005136:	d505      	bpl.n	8005144 <__swrite+0x1e>
 8005138:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800513c:	2302      	movs	r3, #2
 800513e:	2200      	movs	r2, #0
 8005140:	f000 f840 	bl	80051c4 <_lseek_r>
 8005144:	89a3      	ldrh	r3, [r4, #12]
 8005146:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800514a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800514e:	81a3      	strh	r3, [r4, #12]
 8005150:	4632      	mov	r2, r6
 8005152:	463b      	mov	r3, r7
 8005154:	4628      	mov	r0, r5
 8005156:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800515a:	f000 b857 	b.w	800520c <_write_r>

0800515e <__sseek>:
 800515e:	b510      	push	{r4, lr}
 8005160:	460c      	mov	r4, r1
 8005162:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005166:	f000 f82d 	bl	80051c4 <_lseek_r>
 800516a:	1c43      	adds	r3, r0, #1
 800516c:	89a3      	ldrh	r3, [r4, #12]
 800516e:	bf15      	itete	ne
 8005170:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005172:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005176:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800517a:	81a3      	strheq	r3, [r4, #12]
 800517c:	bf18      	it	ne
 800517e:	81a3      	strhne	r3, [r4, #12]
 8005180:	bd10      	pop	{r4, pc}

08005182 <__sclose>:
 8005182:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005186:	f000 b80d 	b.w	80051a4 <_close_r>

0800518a <memset>:
 800518a:	4402      	add	r2, r0
 800518c:	4603      	mov	r3, r0
 800518e:	4293      	cmp	r3, r2
 8005190:	d100      	bne.n	8005194 <memset+0xa>
 8005192:	4770      	bx	lr
 8005194:	f803 1b01 	strb.w	r1, [r3], #1
 8005198:	e7f9      	b.n	800518e <memset+0x4>
	...

0800519c <_localeconv_r>:
 800519c:	4800      	ldr	r0, [pc, #0]	@ (80051a0 <_localeconv_r+0x4>)
 800519e:	4770      	bx	lr
 80051a0:	20000194 	.word	0x20000194

080051a4 <_close_r>:
 80051a4:	b538      	push	{r3, r4, r5, lr}
 80051a6:	4d06      	ldr	r5, [pc, #24]	@ (80051c0 <_close_r+0x1c>)
 80051a8:	2300      	movs	r3, #0
 80051aa:	4604      	mov	r4, r0
 80051ac:	4608      	mov	r0, r1
 80051ae:	602b      	str	r3, [r5, #0]
 80051b0:	f7fc fcf2 	bl	8001b98 <_close>
 80051b4:	1c43      	adds	r3, r0, #1
 80051b6:	d102      	bne.n	80051be <_close_r+0x1a>
 80051b8:	682b      	ldr	r3, [r5, #0]
 80051ba:	b103      	cbz	r3, 80051be <_close_r+0x1a>
 80051bc:	6023      	str	r3, [r4, #0]
 80051be:	bd38      	pop	{r3, r4, r5, pc}
 80051c0:	20000600 	.word	0x20000600

080051c4 <_lseek_r>:
 80051c4:	b538      	push	{r3, r4, r5, lr}
 80051c6:	4d07      	ldr	r5, [pc, #28]	@ (80051e4 <_lseek_r+0x20>)
 80051c8:	4604      	mov	r4, r0
 80051ca:	4608      	mov	r0, r1
 80051cc:	4611      	mov	r1, r2
 80051ce:	2200      	movs	r2, #0
 80051d0:	602a      	str	r2, [r5, #0]
 80051d2:	461a      	mov	r2, r3
 80051d4:	f7fc fcec 	bl	8001bb0 <_lseek>
 80051d8:	1c43      	adds	r3, r0, #1
 80051da:	d102      	bne.n	80051e2 <_lseek_r+0x1e>
 80051dc:	682b      	ldr	r3, [r5, #0]
 80051de:	b103      	cbz	r3, 80051e2 <_lseek_r+0x1e>
 80051e0:	6023      	str	r3, [r4, #0]
 80051e2:	bd38      	pop	{r3, r4, r5, pc}
 80051e4:	20000600 	.word	0x20000600

080051e8 <_read_r>:
 80051e8:	b538      	push	{r3, r4, r5, lr}
 80051ea:	4d07      	ldr	r5, [pc, #28]	@ (8005208 <_read_r+0x20>)
 80051ec:	4604      	mov	r4, r0
 80051ee:	4608      	mov	r0, r1
 80051f0:	4611      	mov	r1, r2
 80051f2:	2200      	movs	r2, #0
 80051f4:	602a      	str	r2, [r5, #0]
 80051f6:	461a      	mov	r2, r3
 80051f8:	f7fc fcb2 	bl	8001b60 <_read>
 80051fc:	1c43      	adds	r3, r0, #1
 80051fe:	d102      	bne.n	8005206 <_read_r+0x1e>
 8005200:	682b      	ldr	r3, [r5, #0]
 8005202:	b103      	cbz	r3, 8005206 <_read_r+0x1e>
 8005204:	6023      	str	r3, [r4, #0]
 8005206:	bd38      	pop	{r3, r4, r5, pc}
 8005208:	20000600 	.word	0x20000600

0800520c <_write_r>:
 800520c:	b538      	push	{r3, r4, r5, lr}
 800520e:	4d07      	ldr	r5, [pc, #28]	@ (800522c <_write_r+0x20>)
 8005210:	4604      	mov	r4, r0
 8005212:	4608      	mov	r0, r1
 8005214:	4611      	mov	r1, r2
 8005216:	2200      	movs	r2, #0
 8005218:	602a      	str	r2, [r5, #0]
 800521a:	461a      	mov	r2, r3
 800521c:	f7fc fcae 	bl	8001b7c <_write>
 8005220:	1c43      	adds	r3, r0, #1
 8005222:	d102      	bne.n	800522a <_write_r+0x1e>
 8005224:	682b      	ldr	r3, [r5, #0]
 8005226:	b103      	cbz	r3, 800522a <_write_r+0x1e>
 8005228:	6023      	str	r3, [r4, #0]
 800522a:	bd38      	pop	{r3, r4, r5, pc}
 800522c:	20000600 	.word	0x20000600

08005230 <__errno>:
 8005230:	4b01      	ldr	r3, [pc, #4]	@ (8005238 <__errno+0x8>)
 8005232:	6818      	ldr	r0, [r3, #0]
 8005234:	4770      	bx	lr
 8005236:	bf00      	nop
 8005238:	20000054 	.word	0x20000054

0800523c <__libc_init_array>:
 800523c:	b570      	push	{r4, r5, r6, lr}
 800523e:	4d0d      	ldr	r5, [pc, #52]	@ (8005274 <__libc_init_array+0x38>)
 8005240:	4c0d      	ldr	r4, [pc, #52]	@ (8005278 <__libc_init_array+0x3c>)
 8005242:	1b64      	subs	r4, r4, r5
 8005244:	10a4      	asrs	r4, r4, #2
 8005246:	2600      	movs	r6, #0
 8005248:	42a6      	cmp	r6, r4
 800524a:	d109      	bne.n	8005260 <__libc_init_array+0x24>
 800524c:	4d0b      	ldr	r5, [pc, #44]	@ (800527c <__libc_init_array+0x40>)
 800524e:	4c0c      	ldr	r4, [pc, #48]	@ (8005280 <__libc_init_array+0x44>)
 8005250:	f003 faf4 	bl	800883c <_init>
 8005254:	1b64      	subs	r4, r4, r5
 8005256:	10a4      	asrs	r4, r4, #2
 8005258:	2600      	movs	r6, #0
 800525a:	42a6      	cmp	r6, r4
 800525c:	d105      	bne.n	800526a <__libc_init_array+0x2e>
 800525e:	bd70      	pop	{r4, r5, r6, pc}
 8005260:	f855 3b04 	ldr.w	r3, [r5], #4
 8005264:	4798      	blx	r3
 8005266:	3601      	adds	r6, #1
 8005268:	e7ee      	b.n	8005248 <__libc_init_array+0xc>
 800526a:	f855 3b04 	ldr.w	r3, [r5], #4
 800526e:	4798      	blx	r3
 8005270:	3601      	adds	r6, #1
 8005272:	e7f2      	b.n	800525a <__libc_init_array+0x1e>
 8005274:	0800db20 	.word	0x0800db20
 8005278:	0800db20 	.word	0x0800db20
 800527c:	0800db20 	.word	0x0800db20
 8005280:	0800db24 	.word	0x0800db24

08005284 <__retarget_lock_init_recursive>:
 8005284:	4770      	bx	lr

08005286 <__retarget_lock_acquire_recursive>:
 8005286:	4770      	bx	lr

08005288 <__retarget_lock_release_recursive>:
 8005288:	4770      	bx	lr
	...

0800528c <nanf>:
 800528c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8005294 <nanf+0x8>
 8005290:	4770      	bx	lr
 8005292:	bf00      	nop
 8005294:	7fc00000 	.word	0x7fc00000

08005298 <quorem>:
 8005298:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800529c:	6903      	ldr	r3, [r0, #16]
 800529e:	690c      	ldr	r4, [r1, #16]
 80052a0:	42a3      	cmp	r3, r4
 80052a2:	4607      	mov	r7, r0
 80052a4:	db7e      	blt.n	80053a4 <quorem+0x10c>
 80052a6:	3c01      	subs	r4, #1
 80052a8:	f101 0814 	add.w	r8, r1, #20
 80052ac:	00a3      	lsls	r3, r4, #2
 80052ae:	f100 0514 	add.w	r5, r0, #20
 80052b2:	9300      	str	r3, [sp, #0]
 80052b4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80052b8:	9301      	str	r3, [sp, #4]
 80052ba:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80052be:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80052c2:	3301      	adds	r3, #1
 80052c4:	429a      	cmp	r2, r3
 80052c6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80052ca:	fbb2 f6f3 	udiv	r6, r2, r3
 80052ce:	d32e      	bcc.n	800532e <quorem+0x96>
 80052d0:	f04f 0a00 	mov.w	sl, #0
 80052d4:	46c4      	mov	ip, r8
 80052d6:	46ae      	mov	lr, r5
 80052d8:	46d3      	mov	fp, sl
 80052da:	f85c 3b04 	ldr.w	r3, [ip], #4
 80052de:	b298      	uxth	r0, r3
 80052e0:	fb06 a000 	mla	r0, r6, r0, sl
 80052e4:	0c02      	lsrs	r2, r0, #16
 80052e6:	0c1b      	lsrs	r3, r3, #16
 80052e8:	fb06 2303 	mla	r3, r6, r3, r2
 80052ec:	f8de 2000 	ldr.w	r2, [lr]
 80052f0:	b280      	uxth	r0, r0
 80052f2:	b292      	uxth	r2, r2
 80052f4:	1a12      	subs	r2, r2, r0
 80052f6:	445a      	add	r2, fp
 80052f8:	f8de 0000 	ldr.w	r0, [lr]
 80052fc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005300:	b29b      	uxth	r3, r3
 8005302:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005306:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800530a:	b292      	uxth	r2, r2
 800530c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005310:	45e1      	cmp	r9, ip
 8005312:	f84e 2b04 	str.w	r2, [lr], #4
 8005316:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800531a:	d2de      	bcs.n	80052da <quorem+0x42>
 800531c:	9b00      	ldr	r3, [sp, #0]
 800531e:	58eb      	ldr	r3, [r5, r3]
 8005320:	b92b      	cbnz	r3, 800532e <quorem+0x96>
 8005322:	9b01      	ldr	r3, [sp, #4]
 8005324:	3b04      	subs	r3, #4
 8005326:	429d      	cmp	r5, r3
 8005328:	461a      	mov	r2, r3
 800532a:	d32f      	bcc.n	800538c <quorem+0xf4>
 800532c:	613c      	str	r4, [r7, #16]
 800532e:	4638      	mov	r0, r7
 8005330:	f001 f9c2 	bl	80066b8 <__mcmp>
 8005334:	2800      	cmp	r0, #0
 8005336:	db25      	blt.n	8005384 <quorem+0xec>
 8005338:	4629      	mov	r1, r5
 800533a:	2000      	movs	r0, #0
 800533c:	f858 2b04 	ldr.w	r2, [r8], #4
 8005340:	f8d1 c000 	ldr.w	ip, [r1]
 8005344:	fa1f fe82 	uxth.w	lr, r2
 8005348:	fa1f f38c 	uxth.w	r3, ip
 800534c:	eba3 030e 	sub.w	r3, r3, lr
 8005350:	4403      	add	r3, r0
 8005352:	0c12      	lsrs	r2, r2, #16
 8005354:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005358:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800535c:	b29b      	uxth	r3, r3
 800535e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005362:	45c1      	cmp	r9, r8
 8005364:	f841 3b04 	str.w	r3, [r1], #4
 8005368:	ea4f 4022 	mov.w	r0, r2, asr #16
 800536c:	d2e6      	bcs.n	800533c <quorem+0xa4>
 800536e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005372:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005376:	b922      	cbnz	r2, 8005382 <quorem+0xea>
 8005378:	3b04      	subs	r3, #4
 800537a:	429d      	cmp	r5, r3
 800537c:	461a      	mov	r2, r3
 800537e:	d30b      	bcc.n	8005398 <quorem+0x100>
 8005380:	613c      	str	r4, [r7, #16]
 8005382:	3601      	adds	r6, #1
 8005384:	4630      	mov	r0, r6
 8005386:	b003      	add	sp, #12
 8005388:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800538c:	6812      	ldr	r2, [r2, #0]
 800538e:	3b04      	subs	r3, #4
 8005390:	2a00      	cmp	r2, #0
 8005392:	d1cb      	bne.n	800532c <quorem+0x94>
 8005394:	3c01      	subs	r4, #1
 8005396:	e7c6      	b.n	8005326 <quorem+0x8e>
 8005398:	6812      	ldr	r2, [r2, #0]
 800539a:	3b04      	subs	r3, #4
 800539c:	2a00      	cmp	r2, #0
 800539e:	d1ef      	bne.n	8005380 <quorem+0xe8>
 80053a0:	3c01      	subs	r4, #1
 80053a2:	e7ea      	b.n	800537a <quorem+0xe2>
 80053a4:	2000      	movs	r0, #0
 80053a6:	e7ee      	b.n	8005386 <quorem+0xee>

080053a8 <_dtoa_r>:
 80053a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053ac:	69c7      	ldr	r7, [r0, #28]
 80053ae:	b099      	sub	sp, #100	@ 0x64
 80053b0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80053b4:	ec55 4b10 	vmov	r4, r5, d0
 80053b8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80053ba:	9109      	str	r1, [sp, #36]	@ 0x24
 80053bc:	4683      	mov	fp, r0
 80053be:	920e      	str	r2, [sp, #56]	@ 0x38
 80053c0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80053c2:	b97f      	cbnz	r7, 80053e4 <_dtoa_r+0x3c>
 80053c4:	2010      	movs	r0, #16
 80053c6:	f000 fdfd 	bl	8005fc4 <malloc>
 80053ca:	4602      	mov	r2, r0
 80053cc:	f8cb 001c 	str.w	r0, [fp, #28]
 80053d0:	b920      	cbnz	r0, 80053dc <_dtoa_r+0x34>
 80053d2:	4ba7      	ldr	r3, [pc, #668]	@ (8005670 <_dtoa_r+0x2c8>)
 80053d4:	21ef      	movs	r1, #239	@ 0xef
 80053d6:	48a7      	ldr	r0, [pc, #668]	@ (8005674 <_dtoa_r+0x2cc>)
 80053d8:	f002 fbba 	bl	8007b50 <__assert_func>
 80053dc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80053e0:	6007      	str	r7, [r0, #0]
 80053e2:	60c7      	str	r7, [r0, #12]
 80053e4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80053e8:	6819      	ldr	r1, [r3, #0]
 80053ea:	b159      	cbz	r1, 8005404 <_dtoa_r+0x5c>
 80053ec:	685a      	ldr	r2, [r3, #4]
 80053ee:	604a      	str	r2, [r1, #4]
 80053f0:	2301      	movs	r3, #1
 80053f2:	4093      	lsls	r3, r2
 80053f4:	608b      	str	r3, [r1, #8]
 80053f6:	4658      	mov	r0, fp
 80053f8:	f000 feda 	bl	80061b0 <_Bfree>
 80053fc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005400:	2200      	movs	r2, #0
 8005402:	601a      	str	r2, [r3, #0]
 8005404:	1e2b      	subs	r3, r5, #0
 8005406:	bfb9      	ittee	lt
 8005408:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800540c:	9303      	strlt	r3, [sp, #12]
 800540e:	2300      	movge	r3, #0
 8005410:	6033      	strge	r3, [r6, #0]
 8005412:	9f03      	ldr	r7, [sp, #12]
 8005414:	4b98      	ldr	r3, [pc, #608]	@ (8005678 <_dtoa_r+0x2d0>)
 8005416:	bfbc      	itt	lt
 8005418:	2201      	movlt	r2, #1
 800541a:	6032      	strlt	r2, [r6, #0]
 800541c:	43bb      	bics	r3, r7
 800541e:	d112      	bne.n	8005446 <_dtoa_r+0x9e>
 8005420:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005422:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005426:	6013      	str	r3, [r2, #0]
 8005428:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800542c:	4323      	orrs	r3, r4
 800542e:	f000 854d 	beq.w	8005ecc <_dtoa_r+0xb24>
 8005432:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005434:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800568c <_dtoa_r+0x2e4>
 8005438:	2b00      	cmp	r3, #0
 800543a:	f000 854f 	beq.w	8005edc <_dtoa_r+0xb34>
 800543e:	f10a 0303 	add.w	r3, sl, #3
 8005442:	f000 bd49 	b.w	8005ed8 <_dtoa_r+0xb30>
 8005446:	ed9d 7b02 	vldr	d7, [sp, #8]
 800544a:	2200      	movs	r2, #0
 800544c:	ec51 0b17 	vmov	r0, r1, d7
 8005450:	2300      	movs	r3, #0
 8005452:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8005456:	f7fb fb3f 	bl	8000ad8 <__aeabi_dcmpeq>
 800545a:	4680      	mov	r8, r0
 800545c:	b158      	cbz	r0, 8005476 <_dtoa_r+0xce>
 800545e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005460:	2301      	movs	r3, #1
 8005462:	6013      	str	r3, [r2, #0]
 8005464:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005466:	b113      	cbz	r3, 800546e <_dtoa_r+0xc6>
 8005468:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800546a:	4b84      	ldr	r3, [pc, #528]	@ (800567c <_dtoa_r+0x2d4>)
 800546c:	6013      	str	r3, [r2, #0]
 800546e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8005690 <_dtoa_r+0x2e8>
 8005472:	f000 bd33 	b.w	8005edc <_dtoa_r+0xb34>
 8005476:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800547a:	aa16      	add	r2, sp, #88	@ 0x58
 800547c:	a917      	add	r1, sp, #92	@ 0x5c
 800547e:	4658      	mov	r0, fp
 8005480:	f001 fa3a 	bl	80068f8 <__d2b>
 8005484:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005488:	4681      	mov	r9, r0
 800548a:	2e00      	cmp	r6, #0
 800548c:	d077      	beq.n	800557e <_dtoa_r+0x1d6>
 800548e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005490:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8005494:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005498:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800549c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80054a0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80054a4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80054a8:	4619      	mov	r1, r3
 80054aa:	2200      	movs	r2, #0
 80054ac:	4b74      	ldr	r3, [pc, #464]	@ (8005680 <_dtoa_r+0x2d8>)
 80054ae:	f7fa fef3 	bl	8000298 <__aeabi_dsub>
 80054b2:	a369      	add	r3, pc, #420	@ (adr r3, 8005658 <_dtoa_r+0x2b0>)
 80054b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054b8:	f7fb f8a6 	bl	8000608 <__aeabi_dmul>
 80054bc:	a368      	add	r3, pc, #416	@ (adr r3, 8005660 <_dtoa_r+0x2b8>)
 80054be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054c2:	f7fa feeb 	bl	800029c <__adddf3>
 80054c6:	4604      	mov	r4, r0
 80054c8:	4630      	mov	r0, r6
 80054ca:	460d      	mov	r5, r1
 80054cc:	f7fb f832 	bl	8000534 <__aeabi_i2d>
 80054d0:	a365      	add	r3, pc, #404	@ (adr r3, 8005668 <_dtoa_r+0x2c0>)
 80054d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054d6:	f7fb f897 	bl	8000608 <__aeabi_dmul>
 80054da:	4602      	mov	r2, r0
 80054dc:	460b      	mov	r3, r1
 80054de:	4620      	mov	r0, r4
 80054e0:	4629      	mov	r1, r5
 80054e2:	f7fa fedb 	bl	800029c <__adddf3>
 80054e6:	4604      	mov	r4, r0
 80054e8:	460d      	mov	r5, r1
 80054ea:	f7fb fb3d 	bl	8000b68 <__aeabi_d2iz>
 80054ee:	2200      	movs	r2, #0
 80054f0:	4607      	mov	r7, r0
 80054f2:	2300      	movs	r3, #0
 80054f4:	4620      	mov	r0, r4
 80054f6:	4629      	mov	r1, r5
 80054f8:	f7fb faf8 	bl	8000aec <__aeabi_dcmplt>
 80054fc:	b140      	cbz	r0, 8005510 <_dtoa_r+0x168>
 80054fe:	4638      	mov	r0, r7
 8005500:	f7fb f818 	bl	8000534 <__aeabi_i2d>
 8005504:	4622      	mov	r2, r4
 8005506:	462b      	mov	r3, r5
 8005508:	f7fb fae6 	bl	8000ad8 <__aeabi_dcmpeq>
 800550c:	b900      	cbnz	r0, 8005510 <_dtoa_r+0x168>
 800550e:	3f01      	subs	r7, #1
 8005510:	2f16      	cmp	r7, #22
 8005512:	d851      	bhi.n	80055b8 <_dtoa_r+0x210>
 8005514:	4b5b      	ldr	r3, [pc, #364]	@ (8005684 <_dtoa_r+0x2dc>)
 8005516:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800551a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800551e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005522:	f7fb fae3 	bl	8000aec <__aeabi_dcmplt>
 8005526:	2800      	cmp	r0, #0
 8005528:	d048      	beq.n	80055bc <_dtoa_r+0x214>
 800552a:	3f01      	subs	r7, #1
 800552c:	2300      	movs	r3, #0
 800552e:	9312      	str	r3, [sp, #72]	@ 0x48
 8005530:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005532:	1b9b      	subs	r3, r3, r6
 8005534:	1e5a      	subs	r2, r3, #1
 8005536:	bf44      	itt	mi
 8005538:	f1c3 0801 	rsbmi	r8, r3, #1
 800553c:	2300      	movmi	r3, #0
 800553e:	9208      	str	r2, [sp, #32]
 8005540:	bf54      	ite	pl
 8005542:	f04f 0800 	movpl.w	r8, #0
 8005546:	9308      	strmi	r3, [sp, #32]
 8005548:	2f00      	cmp	r7, #0
 800554a:	db39      	blt.n	80055c0 <_dtoa_r+0x218>
 800554c:	9b08      	ldr	r3, [sp, #32]
 800554e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8005550:	443b      	add	r3, r7
 8005552:	9308      	str	r3, [sp, #32]
 8005554:	2300      	movs	r3, #0
 8005556:	930a      	str	r3, [sp, #40]	@ 0x28
 8005558:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800555a:	2b09      	cmp	r3, #9
 800555c:	d864      	bhi.n	8005628 <_dtoa_r+0x280>
 800555e:	2b05      	cmp	r3, #5
 8005560:	bfc4      	itt	gt
 8005562:	3b04      	subgt	r3, #4
 8005564:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8005566:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005568:	f1a3 0302 	sub.w	r3, r3, #2
 800556c:	bfcc      	ite	gt
 800556e:	2400      	movgt	r4, #0
 8005570:	2401      	movle	r4, #1
 8005572:	2b03      	cmp	r3, #3
 8005574:	d863      	bhi.n	800563e <_dtoa_r+0x296>
 8005576:	e8df f003 	tbb	[pc, r3]
 800557a:	372a      	.short	0x372a
 800557c:	5535      	.short	0x5535
 800557e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8005582:	441e      	add	r6, r3
 8005584:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005588:	2b20      	cmp	r3, #32
 800558a:	bfc1      	itttt	gt
 800558c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005590:	409f      	lslgt	r7, r3
 8005592:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005596:	fa24 f303 	lsrgt.w	r3, r4, r3
 800559a:	bfd6      	itet	le
 800559c:	f1c3 0320 	rsble	r3, r3, #32
 80055a0:	ea47 0003 	orrgt.w	r0, r7, r3
 80055a4:	fa04 f003 	lslle.w	r0, r4, r3
 80055a8:	f7fa ffb4 	bl	8000514 <__aeabi_ui2d>
 80055ac:	2201      	movs	r2, #1
 80055ae:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80055b2:	3e01      	subs	r6, #1
 80055b4:	9214      	str	r2, [sp, #80]	@ 0x50
 80055b6:	e777      	b.n	80054a8 <_dtoa_r+0x100>
 80055b8:	2301      	movs	r3, #1
 80055ba:	e7b8      	b.n	800552e <_dtoa_r+0x186>
 80055bc:	9012      	str	r0, [sp, #72]	@ 0x48
 80055be:	e7b7      	b.n	8005530 <_dtoa_r+0x188>
 80055c0:	427b      	negs	r3, r7
 80055c2:	930a      	str	r3, [sp, #40]	@ 0x28
 80055c4:	2300      	movs	r3, #0
 80055c6:	eba8 0807 	sub.w	r8, r8, r7
 80055ca:	930f      	str	r3, [sp, #60]	@ 0x3c
 80055cc:	e7c4      	b.n	8005558 <_dtoa_r+0x1b0>
 80055ce:	2300      	movs	r3, #0
 80055d0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80055d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	dc35      	bgt.n	8005644 <_dtoa_r+0x29c>
 80055d8:	2301      	movs	r3, #1
 80055da:	9300      	str	r3, [sp, #0]
 80055dc:	9307      	str	r3, [sp, #28]
 80055de:	461a      	mov	r2, r3
 80055e0:	920e      	str	r2, [sp, #56]	@ 0x38
 80055e2:	e00b      	b.n	80055fc <_dtoa_r+0x254>
 80055e4:	2301      	movs	r3, #1
 80055e6:	e7f3      	b.n	80055d0 <_dtoa_r+0x228>
 80055e8:	2300      	movs	r3, #0
 80055ea:	930b      	str	r3, [sp, #44]	@ 0x2c
 80055ec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80055ee:	18fb      	adds	r3, r7, r3
 80055f0:	9300      	str	r3, [sp, #0]
 80055f2:	3301      	adds	r3, #1
 80055f4:	2b01      	cmp	r3, #1
 80055f6:	9307      	str	r3, [sp, #28]
 80055f8:	bfb8      	it	lt
 80055fa:	2301      	movlt	r3, #1
 80055fc:	f8db 001c 	ldr.w	r0, [fp, #28]
 8005600:	2100      	movs	r1, #0
 8005602:	2204      	movs	r2, #4
 8005604:	f102 0514 	add.w	r5, r2, #20
 8005608:	429d      	cmp	r5, r3
 800560a:	d91f      	bls.n	800564c <_dtoa_r+0x2a4>
 800560c:	6041      	str	r1, [r0, #4]
 800560e:	4658      	mov	r0, fp
 8005610:	f000 fd8e 	bl	8006130 <_Balloc>
 8005614:	4682      	mov	sl, r0
 8005616:	2800      	cmp	r0, #0
 8005618:	d13c      	bne.n	8005694 <_dtoa_r+0x2ec>
 800561a:	4b1b      	ldr	r3, [pc, #108]	@ (8005688 <_dtoa_r+0x2e0>)
 800561c:	4602      	mov	r2, r0
 800561e:	f240 11af 	movw	r1, #431	@ 0x1af
 8005622:	e6d8      	b.n	80053d6 <_dtoa_r+0x2e>
 8005624:	2301      	movs	r3, #1
 8005626:	e7e0      	b.n	80055ea <_dtoa_r+0x242>
 8005628:	2401      	movs	r4, #1
 800562a:	2300      	movs	r3, #0
 800562c:	9309      	str	r3, [sp, #36]	@ 0x24
 800562e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005630:	f04f 33ff 	mov.w	r3, #4294967295
 8005634:	9300      	str	r3, [sp, #0]
 8005636:	9307      	str	r3, [sp, #28]
 8005638:	2200      	movs	r2, #0
 800563a:	2312      	movs	r3, #18
 800563c:	e7d0      	b.n	80055e0 <_dtoa_r+0x238>
 800563e:	2301      	movs	r3, #1
 8005640:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005642:	e7f5      	b.n	8005630 <_dtoa_r+0x288>
 8005644:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005646:	9300      	str	r3, [sp, #0]
 8005648:	9307      	str	r3, [sp, #28]
 800564a:	e7d7      	b.n	80055fc <_dtoa_r+0x254>
 800564c:	3101      	adds	r1, #1
 800564e:	0052      	lsls	r2, r2, #1
 8005650:	e7d8      	b.n	8005604 <_dtoa_r+0x25c>
 8005652:	bf00      	nop
 8005654:	f3af 8000 	nop.w
 8005658:	636f4361 	.word	0x636f4361
 800565c:	3fd287a7 	.word	0x3fd287a7
 8005660:	8b60c8b3 	.word	0x8b60c8b3
 8005664:	3fc68a28 	.word	0x3fc68a28
 8005668:	509f79fb 	.word	0x509f79fb
 800566c:	3fd34413 	.word	0x3fd34413
 8005670:	0800d82f 	.word	0x0800d82f
 8005674:	0800d846 	.word	0x0800d846
 8005678:	7ff00000 	.word	0x7ff00000
 800567c:	0800d7fa 	.word	0x0800d7fa
 8005680:	3ff80000 	.word	0x3ff80000
 8005684:	0800d940 	.word	0x0800d940
 8005688:	0800d89e 	.word	0x0800d89e
 800568c:	0800d82b 	.word	0x0800d82b
 8005690:	0800d7f9 	.word	0x0800d7f9
 8005694:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005698:	6018      	str	r0, [r3, #0]
 800569a:	9b07      	ldr	r3, [sp, #28]
 800569c:	2b0e      	cmp	r3, #14
 800569e:	f200 80a4 	bhi.w	80057ea <_dtoa_r+0x442>
 80056a2:	2c00      	cmp	r4, #0
 80056a4:	f000 80a1 	beq.w	80057ea <_dtoa_r+0x442>
 80056a8:	2f00      	cmp	r7, #0
 80056aa:	dd33      	ble.n	8005714 <_dtoa_r+0x36c>
 80056ac:	4bad      	ldr	r3, [pc, #692]	@ (8005964 <_dtoa_r+0x5bc>)
 80056ae:	f007 020f 	and.w	r2, r7, #15
 80056b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80056b6:	ed93 7b00 	vldr	d7, [r3]
 80056ba:	05f8      	lsls	r0, r7, #23
 80056bc:	ed8d 7b04 	vstr	d7, [sp, #16]
 80056c0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80056c4:	d516      	bpl.n	80056f4 <_dtoa_r+0x34c>
 80056c6:	4ba8      	ldr	r3, [pc, #672]	@ (8005968 <_dtoa_r+0x5c0>)
 80056c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80056cc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80056d0:	f7fb f8c4 	bl	800085c <__aeabi_ddiv>
 80056d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80056d8:	f004 040f 	and.w	r4, r4, #15
 80056dc:	2603      	movs	r6, #3
 80056de:	4da2      	ldr	r5, [pc, #648]	@ (8005968 <_dtoa_r+0x5c0>)
 80056e0:	b954      	cbnz	r4, 80056f8 <_dtoa_r+0x350>
 80056e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80056e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80056ea:	f7fb f8b7 	bl	800085c <__aeabi_ddiv>
 80056ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80056f2:	e028      	b.n	8005746 <_dtoa_r+0x39e>
 80056f4:	2602      	movs	r6, #2
 80056f6:	e7f2      	b.n	80056de <_dtoa_r+0x336>
 80056f8:	07e1      	lsls	r1, r4, #31
 80056fa:	d508      	bpl.n	800570e <_dtoa_r+0x366>
 80056fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005700:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005704:	f7fa ff80 	bl	8000608 <__aeabi_dmul>
 8005708:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800570c:	3601      	adds	r6, #1
 800570e:	1064      	asrs	r4, r4, #1
 8005710:	3508      	adds	r5, #8
 8005712:	e7e5      	b.n	80056e0 <_dtoa_r+0x338>
 8005714:	f000 80d2 	beq.w	80058bc <_dtoa_r+0x514>
 8005718:	427c      	negs	r4, r7
 800571a:	4b92      	ldr	r3, [pc, #584]	@ (8005964 <_dtoa_r+0x5bc>)
 800571c:	4d92      	ldr	r5, [pc, #584]	@ (8005968 <_dtoa_r+0x5c0>)
 800571e:	f004 020f 	and.w	r2, r4, #15
 8005722:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800572a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800572e:	f7fa ff6b 	bl	8000608 <__aeabi_dmul>
 8005732:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005736:	1124      	asrs	r4, r4, #4
 8005738:	2300      	movs	r3, #0
 800573a:	2602      	movs	r6, #2
 800573c:	2c00      	cmp	r4, #0
 800573e:	f040 80b2 	bne.w	80058a6 <_dtoa_r+0x4fe>
 8005742:	2b00      	cmp	r3, #0
 8005744:	d1d3      	bne.n	80056ee <_dtoa_r+0x346>
 8005746:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005748:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800574c:	2b00      	cmp	r3, #0
 800574e:	f000 80b7 	beq.w	80058c0 <_dtoa_r+0x518>
 8005752:	4b86      	ldr	r3, [pc, #536]	@ (800596c <_dtoa_r+0x5c4>)
 8005754:	2200      	movs	r2, #0
 8005756:	4620      	mov	r0, r4
 8005758:	4629      	mov	r1, r5
 800575a:	f7fb f9c7 	bl	8000aec <__aeabi_dcmplt>
 800575e:	2800      	cmp	r0, #0
 8005760:	f000 80ae 	beq.w	80058c0 <_dtoa_r+0x518>
 8005764:	9b07      	ldr	r3, [sp, #28]
 8005766:	2b00      	cmp	r3, #0
 8005768:	f000 80aa 	beq.w	80058c0 <_dtoa_r+0x518>
 800576c:	9b00      	ldr	r3, [sp, #0]
 800576e:	2b00      	cmp	r3, #0
 8005770:	dd37      	ble.n	80057e2 <_dtoa_r+0x43a>
 8005772:	1e7b      	subs	r3, r7, #1
 8005774:	9304      	str	r3, [sp, #16]
 8005776:	4620      	mov	r0, r4
 8005778:	4b7d      	ldr	r3, [pc, #500]	@ (8005970 <_dtoa_r+0x5c8>)
 800577a:	2200      	movs	r2, #0
 800577c:	4629      	mov	r1, r5
 800577e:	f7fa ff43 	bl	8000608 <__aeabi_dmul>
 8005782:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005786:	9c00      	ldr	r4, [sp, #0]
 8005788:	3601      	adds	r6, #1
 800578a:	4630      	mov	r0, r6
 800578c:	f7fa fed2 	bl	8000534 <__aeabi_i2d>
 8005790:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005794:	f7fa ff38 	bl	8000608 <__aeabi_dmul>
 8005798:	4b76      	ldr	r3, [pc, #472]	@ (8005974 <_dtoa_r+0x5cc>)
 800579a:	2200      	movs	r2, #0
 800579c:	f7fa fd7e 	bl	800029c <__adddf3>
 80057a0:	4605      	mov	r5, r0
 80057a2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80057a6:	2c00      	cmp	r4, #0
 80057a8:	f040 808d 	bne.w	80058c6 <_dtoa_r+0x51e>
 80057ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80057b0:	4b71      	ldr	r3, [pc, #452]	@ (8005978 <_dtoa_r+0x5d0>)
 80057b2:	2200      	movs	r2, #0
 80057b4:	f7fa fd70 	bl	8000298 <__aeabi_dsub>
 80057b8:	4602      	mov	r2, r0
 80057ba:	460b      	mov	r3, r1
 80057bc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80057c0:	462a      	mov	r2, r5
 80057c2:	4633      	mov	r3, r6
 80057c4:	f7fb f9b0 	bl	8000b28 <__aeabi_dcmpgt>
 80057c8:	2800      	cmp	r0, #0
 80057ca:	f040 828b 	bne.w	8005ce4 <_dtoa_r+0x93c>
 80057ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80057d2:	462a      	mov	r2, r5
 80057d4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80057d8:	f7fb f988 	bl	8000aec <__aeabi_dcmplt>
 80057dc:	2800      	cmp	r0, #0
 80057de:	f040 8128 	bne.w	8005a32 <_dtoa_r+0x68a>
 80057e2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80057e6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80057ea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	f2c0 815a 	blt.w	8005aa6 <_dtoa_r+0x6fe>
 80057f2:	2f0e      	cmp	r7, #14
 80057f4:	f300 8157 	bgt.w	8005aa6 <_dtoa_r+0x6fe>
 80057f8:	4b5a      	ldr	r3, [pc, #360]	@ (8005964 <_dtoa_r+0x5bc>)
 80057fa:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80057fe:	ed93 7b00 	vldr	d7, [r3]
 8005802:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005804:	2b00      	cmp	r3, #0
 8005806:	ed8d 7b00 	vstr	d7, [sp]
 800580a:	da03      	bge.n	8005814 <_dtoa_r+0x46c>
 800580c:	9b07      	ldr	r3, [sp, #28]
 800580e:	2b00      	cmp	r3, #0
 8005810:	f340 8101 	ble.w	8005a16 <_dtoa_r+0x66e>
 8005814:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005818:	4656      	mov	r6, sl
 800581a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800581e:	4620      	mov	r0, r4
 8005820:	4629      	mov	r1, r5
 8005822:	f7fb f81b 	bl	800085c <__aeabi_ddiv>
 8005826:	f7fb f99f 	bl	8000b68 <__aeabi_d2iz>
 800582a:	4680      	mov	r8, r0
 800582c:	f7fa fe82 	bl	8000534 <__aeabi_i2d>
 8005830:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005834:	f7fa fee8 	bl	8000608 <__aeabi_dmul>
 8005838:	4602      	mov	r2, r0
 800583a:	460b      	mov	r3, r1
 800583c:	4620      	mov	r0, r4
 800583e:	4629      	mov	r1, r5
 8005840:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005844:	f7fa fd28 	bl	8000298 <__aeabi_dsub>
 8005848:	f806 4b01 	strb.w	r4, [r6], #1
 800584c:	9d07      	ldr	r5, [sp, #28]
 800584e:	eba6 040a 	sub.w	r4, r6, sl
 8005852:	42a5      	cmp	r5, r4
 8005854:	4602      	mov	r2, r0
 8005856:	460b      	mov	r3, r1
 8005858:	f040 8117 	bne.w	8005a8a <_dtoa_r+0x6e2>
 800585c:	f7fa fd1e 	bl	800029c <__adddf3>
 8005860:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005864:	4604      	mov	r4, r0
 8005866:	460d      	mov	r5, r1
 8005868:	f7fb f95e 	bl	8000b28 <__aeabi_dcmpgt>
 800586c:	2800      	cmp	r0, #0
 800586e:	f040 80f9 	bne.w	8005a64 <_dtoa_r+0x6bc>
 8005872:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005876:	4620      	mov	r0, r4
 8005878:	4629      	mov	r1, r5
 800587a:	f7fb f92d 	bl	8000ad8 <__aeabi_dcmpeq>
 800587e:	b118      	cbz	r0, 8005888 <_dtoa_r+0x4e0>
 8005880:	f018 0f01 	tst.w	r8, #1
 8005884:	f040 80ee 	bne.w	8005a64 <_dtoa_r+0x6bc>
 8005888:	4649      	mov	r1, r9
 800588a:	4658      	mov	r0, fp
 800588c:	f000 fc90 	bl	80061b0 <_Bfree>
 8005890:	2300      	movs	r3, #0
 8005892:	7033      	strb	r3, [r6, #0]
 8005894:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005896:	3701      	adds	r7, #1
 8005898:	601f      	str	r7, [r3, #0]
 800589a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800589c:	2b00      	cmp	r3, #0
 800589e:	f000 831d 	beq.w	8005edc <_dtoa_r+0xb34>
 80058a2:	601e      	str	r6, [r3, #0]
 80058a4:	e31a      	b.n	8005edc <_dtoa_r+0xb34>
 80058a6:	07e2      	lsls	r2, r4, #31
 80058a8:	d505      	bpl.n	80058b6 <_dtoa_r+0x50e>
 80058aa:	e9d5 2300 	ldrd	r2, r3, [r5]
 80058ae:	f7fa feab 	bl	8000608 <__aeabi_dmul>
 80058b2:	3601      	adds	r6, #1
 80058b4:	2301      	movs	r3, #1
 80058b6:	1064      	asrs	r4, r4, #1
 80058b8:	3508      	adds	r5, #8
 80058ba:	e73f      	b.n	800573c <_dtoa_r+0x394>
 80058bc:	2602      	movs	r6, #2
 80058be:	e742      	b.n	8005746 <_dtoa_r+0x39e>
 80058c0:	9c07      	ldr	r4, [sp, #28]
 80058c2:	9704      	str	r7, [sp, #16]
 80058c4:	e761      	b.n	800578a <_dtoa_r+0x3e2>
 80058c6:	4b27      	ldr	r3, [pc, #156]	@ (8005964 <_dtoa_r+0x5bc>)
 80058c8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80058ca:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80058ce:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80058d2:	4454      	add	r4, sl
 80058d4:	2900      	cmp	r1, #0
 80058d6:	d053      	beq.n	8005980 <_dtoa_r+0x5d8>
 80058d8:	4928      	ldr	r1, [pc, #160]	@ (800597c <_dtoa_r+0x5d4>)
 80058da:	2000      	movs	r0, #0
 80058dc:	f7fa ffbe 	bl	800085c <__aeabi_ddiv>
 80058e0:	4633      	mov	r3, r6
 80058e2:	462a      	mov	r2, r5
 80058e4:	f7fa fcd8 	bl	8000298 <__aeabi_dsub>
 80058e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80058ec:	4656      	mov	r6, sl
 80058ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80058f2:	f7fb f939 	bl	8000b68 <__aeabi_d2iz>
 80058f6:	4605      	mov	r5, r0
 80058f8:	f7fa fe1c 	bl	8000534 <__aeabi_i2d>
 80058fc:	4602      	mov	r2, r0
 80058fe:	460b      	mov	r3, r1
 8005900:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005904:	f7fa fcc8 	bl	8000298 <__aeabi_dsub>
 8005908:	3530      	adds	r5, #48	@ 0x30
 800590a:	4602      	mov	r2, r0
 800590c:	460b      	mov	r3, r1
 800590e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005912:	f806 5b01 	strb.w	r5, [r6], #1
 8005916:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800591a:	f7fb f8e7 	bl	8000aec <__aeabi_dcmplt>
 800591e:	2800      	cmp	r0, #0
 8005920:	d171      	bne.n	8005a06 <_dtoa_r+0x65e>
 8005922:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005926:	4911      	ldr	r1, [pc, #68]	@ (800596c <_dtoa_r+0x5c4>)
 8005928:	2000      	movs	r0, #0
 800592a:	f7fa fcb5 	bl	8000298 <__aeabi_dsub>
 800592e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005932:	f7fb f8db 	bl	8000aec <__aeabi_dcmplt>
 8005936:	2800      	cmp	r0, #0
 8005938:	f040 8095 	bne.w	8005a66 <_dtoa_r+0x6be>
 800593c:	42a6      	cmp	r6, r4
 800593e:	f43f af50 	beq.w	80057e2 <_dtoa_r+0x43a>
 8005942:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005946:	4b0a      	ldr	r3, [pc, #40]	@ (8005970 <_dtoa_r+0x5c8>)
 8005948:	2200      	movs	r2, #0
 800594a:	f7fa fe5d 	bl	8000608 <__aeabi_dmul>
 800594e:	4b08      	ldr	r3, [pc, #32]	@ (8005970 <_dtoa_r+0x5c8>)
 8005950:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005954:	2200      	movs	r2, #0
 8005956:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800595a:	f7fa fe55 	bl	8000608 <__aeabi_dmul>
 800595e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005962:	e7c4      	b.n	80058ee <_dtoa_r+0x546>
 8005964:	0800d940 	.word	0x0800d940
 8005968:	0800d918 	.word	0x0800d918
 800596c:	3ff00000 	.word	0x3ff00000
 8005970:	40240000 	.word	0x40240000
 8005974:	401c0000 	.word	0x401c0000
 8005978:	40140000 	.word	0x40140000
 800597c:	3fe00000 	.word	0x3fe00000
 8005980:	4631      	mov	r1, r6
 8005982:	4628      	mov	r0, r5
 8005984:	f7fa fe40 	bl	8000608 <__aeabi_dmul>
 8005988:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800598c:	9415      	str	r4, [sp, #84]	@ 0x54
 800598e:	4656      	mov	r6, sl
 8005990:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005994:	f7fb f8e8 	bl	8000b68 <__aeabi_d2iz>
 8005998:	4605      	mov	r5, r0
 800599a:	f7fa fdcb 	bl	8000534 <__aeabi_i2d>
 800599e:	4602      	mov	r2, r0
 80059a0:	460b      	mov	r3, r1
 80059a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80059a6:	f7fa fc77 	bl	8000298 <__aeabi_dsub>
 80059aa:	3530      	adds	r5, #48	@ 0x30
 80059ac:	f806 5b01 	strb.w	r5, [r6], #1
 80059b0:	4602      	mov	r2, r0
 80059b2:	460b      	mov	r3, r1
 80059b4:	42a6      	cmp	r6, r4
 80059b6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80059ba:	f04f 0200 	mov.w	r2, #0
 80059be:	d124      	bne.n	8005a0a <_dtoa_r+0x662>
 80059c0:	4bac      	ldr	r3, [pc, #688]	@ (8005c74 <_dtoa_r+0x8cc>)
 80059c2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80059c6:	f7fa fc69 	bl	800029c <__adddf3>
 80059ca:	4602      	mov	r2, r0
 80059cc:	460b      	mov	r3, r1
 80059ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80059d2:	f7fb f8a9 	bl	8000b28 <__aeabi_dcmpgt>
 80059d6:	2800      	cmp	r0, #0
 80059d8:	d145      	bne.n	8005a66 <_dtoa_r+0x6be>
 80059da:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80059de:	49a5      	ldr	r1, [pc, #660]	@ (8005c74 <_dtoa_r+0x8cc>)
 80059e0:	2000      	movs	r0, #0
 80059e2:	f7fa fc59 	bl	8000298 <__aeabi_dsub>
 80059e6:	4602      	mov	r2, r0
 80059e8:	460b      	mov	r3, r1
 80059ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80059ee:	f7fb f87d 	bl	8000aec <__aeabi_dcmplt>
 80059f2:	2800      	cmp	r0, #0
 80059f4:	f43f aef5 	beq.w	80057e2 <_dtoa_r+0x43a>
 80059f8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80059fa:	1e73      	subs	r3, r6, #1
 80059fc:	9315      	str	r3, [sp, #84]	@ 0x54
 80059fe:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005a02:	2b30      	cmp	r3, #48	@ 0x30
 8005a04:	d0f8      	beq.n	80059f8 <_dtoa_r+0x650>
 8005a06:	9f04      	ldr	r7, [sp, #16]
 8005a08:	e73e      	b.n	8005888 <_dtoa_r+0x4e0>
 8005a0a:	4b9b      	ldr	r3, [pc, #620]	@ (8005c78 <_dtoa_r+0x8d0>)
 8005a0c:	f7fa fdfc 	bl	8000608 <__aeabi_dmul>
 8005a10:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a14:	e7bc      	b.n	8005990 <_dtoa_r+0x5e8>
 8005a16:	d10c      	bne.n	8005a32 <_dtoa_r+0x68a>
 8005a18:	4b98      	ldr	r3, [pc, #608]	@ (8005c7c <_dtoa_r+0x8d4>)
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005a20:	f7fa fdf2 	bl	8000608 <__aeabi_dmul>
 8005a24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a28:	f7fb f874 	bl	8000b14 <__aeabi_dcmpge>
 8005a2c:	2800      	cmp	r0, #0
 8005a2e:	f000 8157 	beq.w	8005ce0 <_dtoa_r+0x938>
 8005a32:	2400      	movs	r4, #0
 8005a34:	4625      	mov	r5, r4
 8005a36:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005a38:	43db      	mvns	r3, r3
 8005a3a:	9304      	str	r3, [sp, #16]
 8005a3c:	4656      	mov	r6, sl
 8005a3e:	2700      	movs	r7, #0
 8005a40:	4621      	mov	r1, r4
 8005a42:	4658      	mov	r0, fp
 8005a44:	f000 fbb4 	bl	80061b0 <_Bfree>
 8005a48:	2d00      	cmp	r5, #0
 8005a4a:	d0dc      	beq.n	8005a06 <_dtoa_r+0x65e>
 8005a4c:	b12f      	cbz	r7, 8005a5a <_dtoa_r+0x6b2>
 8005a4e:	42af      	cmp	r7, r5
 8005a50:	d003      	beq.n	8005a5a <_dtoa_r+0x6b2>
 8005a52:	4639      	mov	r1, r7
 8005a54:	4658      	mov	r0, fp
 8005a56:	f000 fbab 	bl	80061b0 <_Bfree>
 8005a5a:	4629      	mov	r1, r5
 8005a5c:	4658      	mov	r0, fp
 8005a5e:	f000 fba7 	bl	80061b0 <_Bfree>
 8005a62:	e7d0      	b.n	8005a06 <_dtoa_r+0x65e>
 8005a64:	9704      	str	r7, [sp, #16]
 8005a66:	4633      	mov	r3, r6
 8005a68:	461e      	mov	r6, r3
 8005a6a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005a6e:	2a39      	cmp	r2, #57	@ 0x39
 8005a70:	d107      	bne.n	8005a82 <_dtoa_r+0x6da>
 8005a72:	459a      	cmp	sl, r3
 8005a74:	d1f8      	bne.n	8005a68 <_dtoa_r+0x6c0>
 8005a76:	9a04      	ldr	r2, [sp, #16]
 8005a78:	3201      	adds	r2, #1
 8005a7a:	9204      	str	r2, [sp, #16]
 8005a7c:	2230      	movs	r2, #48	@ 0x30
 8005a7e:	f88a 2000 	strb.w	r2, [sl]
 8005a82:	781a      	ldrb	r2, [r3, #0]
 8005a84:	3201      	adds	r2, #1
 8005a86:	701a      	strb	r2, [r3, #0]
 8005a88:	e7bd      	b.n	8005a06 <_dtoa_r+0x65e>
 8005a8a:	4b7b      	ldr	r3, [pc, #492]	@ (8005c78 <_dtoa_r+0x8d0>)
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	f7fa fdbb 	bl	8000608 <__aeabi_dmul>
 8005a92:	2200      	movs	r2, #0
 8005a94:	2300      	movs	r3, #0
 8005a96:	4604      	mov	r4, r0
 8005a98:	460d      	mov	r5, r1
 8005a9a:	f7fb f81d 	bl	8000ad8 <__aeabi_dcmpeq>
 8005a9e:	2800      	cmp	r0, #0
 8005aa0:	f43f aebb 	beq.w	800581a <_dtoa_r+0x472>
 8005aa4:	e6f0      	b.n	8005888 <_dtoa_r+0x4e0>
 8005aa6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005aa8:	2a00      	cmp	r2, #0
 8005aaa:	f000 80db 	beq.w	8005c64 <_dtoa_r+0x8bc>
 8005aae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005ab0:	2a01      	cmp	r2, #1
 8005ab2:	f300 80bf 	bgt.w	8005c34 <_dtoa_r+0x88c>
 8005ab6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005ab8:	2a00      	cmp	r2, #0
 8005aba:	f000 80b7 	beq.w	8005c2c <_dtoa_r+0x884>
 8005abe:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005ac2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005ac4:	4646      	mov	r6, r8
 8005ac6:	9a08      	ldr	r2, [sp, #32]
 8005ac8:	2101      	movs	r1, #1
 8005aca:	441a      	add	r2, r3
 8005acc:	4658      	mov	r0, fp
 8005ace:	4498      	add	r8, r3
 8005ad0:	9208      	str	r2, [sp, #32]
 8005ad2:	f000 fc6b 	bl	80063ac <__i2b>
 8005ad6:	4605      	mov	r5, r0
 8005ad8:	b15e      	cbz	r6, 8005af2 <_dtoa_r+0x74a>
 8005ada:	9b08      	ldr	r3, [sp, #32]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	dd08      	ble.n	8005af2 <_dtoa_r+0x74a>
 8005ae0:	42b3      	cmp	r3, r6
 8005ae2:	9a08      	ldr	r2, [sp, #32]
 8005ae4:	bfa8      	it	ge
 8005ae6:	4633      	movge	r3, r6
 8005ae8:	eba8 0803 	sub.w	r8, r8, r3
 8005aec:	1af6      	subs	r6, r6, r3
 8005aee:	1ad3      	subs	r3, r2, r3
 8005af0:	9308      	str	r3, [sp, #32]
 8005af2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005af4:	b1f3      	cbz	r3, 8005b34 <_dtoa_r+0x78c>
 8005af6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	f000 80b7 	beq.w	8005c6c <_dtoa_r+0x8c4>
 8005afe:	b18c      	cbz	r4, 8005b24 <_dtoa_r+0x77c>
 8005b00:	4629      	mov	r1, r5
 8005b02:	4622      	mov	r2, r4
 8005b04:	4658      	mov	r0, fp
 8005b06:	f000 fd11 	bl	800652c <__pow5mult>
 8005b0a:	464a      	mov	r2, r9
 8005b0c:	4601      	mov	r1, r0
 8005b0e:	4605      	mov	r5, r0
 8005b10:	4658      	mov	r0, fp
 8005b12:	f000 fc61 	bl	80063d8 <__multiply>
 8005b16:	4649      	mov	r1, r9
 8005b18:	9004      	str	r0, [sp, #16]
 8005b1a:	4658      	mov	r0, fp
 8005b1c:	f000 fb48 	bl	80061b0 <_Bfree>
 8005b20:	9b04      	ldr	r3, [sp, #16]
 8005b22:	4699      	mov	r9, r3
 8005b24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005b26:	1b1a      	subs	r2, r3, r4
 8005b28:	d004      	beq.n	8005b34 <_dtoa_r+0x78c>
 8005b2a:	4649      	mov	r1, r9
 8005b2c:	4658      	mov	r0, fp
 8005b2e:	f000 fcfd 	bl	800652c <__pow5mult>
 8005b32:	4681      	mov	r9, r0
 8005b34:	2101      	movs	r1, #1
 8005b36:	4658      	mov	r0, fp
 8005b38:	f000 fc38 	bl	80063ac <__i2b>
 8005b3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005b3e:	4604      	mov	r4, r0
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	f000 81cf 	beq.w	8005ee4 <_dtoa_r+0xb3c>
 8005b46:	461a      	mov	r2, r3
 8005b48:	4601      	mov	r1, r0
 8005b4a:	4658      	mov	r0, fp
 8005b4c:	f000 fcee 	bl	800652c <__pow5mult>
 8005b50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b52:	2b01      	cmp	r3, #1
 8005b54:	4604      	mov	r4, r0
 8005b56:	f300 8095 	bgt.w	8005c84 <_dtoa_r+0x8dc>
 8005b5a:	9b02      	ldr	r3, [sp, #8]
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	f040 8087 	bne.w	8005c70 <_dtoa_r+0x8c8>
 8005b62:	9b03      	ldr	r3, [sp, #12]
 8005b64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	f040 8089 	bne.w	8005c80 <_dtoa_r+0x8d8>
 8005b6e:	9b03      	ldr	r3, [sp, #12]
 8005b70:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005b74:	0d1b      	lsrs	r3, r3, #20
 8005b76:	051b      	lsls	r3, r3, #20
 8005b78:	b12b      	cbz	r3, 8005b86 <_dtoa_r+0x7de>
 8005b7a:	9b08      	ldr	r3, [sp, #32]
 8005b7c:	3301      	adds	r3, #1
 8005b7e:	9308      	str	r3, [sp, #32]
 8005b80:	f108 0801 	add.w	r8, r8, #1
 8005b84:	2301      	movs	r3, #1
 8005b86:	930a      	str	r3, [sp, #40]	@ 0x28
 8005b88:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	f000 81b0 	beq.w	8005ef0 <_dtoa_r+0xb48>
 8005b90:	6923      	ldr	r3, [r4, #16]
 8005b92:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005b96:	6918      	ldr	r0, [r3, #16]
 8005b98:	f000 fbbc 	bl	8006314 <__hi0bits>
 8005b9c:	f1c0 0020 	rsb	r0, r0, #32
 8005ba0:	9b08      	ldr	r3, [sp, #32]
 8005ba2:	4418      	add	r0, r3
 8005ba4:	f010 001f 	ands.w	r0, r0, #31
 8005ba8:	d077      	beq.n	8005c9a <_dtoa_r+0x8f2>
 8005baa:	f1c0 0320 	rsb	r3, r0, #32
 8005bae:	2b04      	cmp	r3, #4
 8005bb0:	dd6b      	ble.n	8005c8a <_dtoa_r+0x8e2>
 8005bb2:	9b08      	ldr	r3, [sp, #32]
 8005bb4:	f1c0 001c 	rsb	r0, r0, #28
 8005bb8:	4403      	add	r3, r0
 8005bba:	4480      	add	r8, r0
 8005bbc:	4406      	add	r6, r0
 8005bbe:	9308      	str	r3, [sp, #32]
 8005bc0:	f1b8 0f00 	cmp.w	r8, #0
 8005bc4:	dd05      	ble.n	8005bd2 <_dtoa_r+0x82a>
 8005bc6:	4649      	mov	r1, r9
 8005bc8:	4642      	mov	r2, r8
 8005bca:	4658      	mov	r0, fp
 8005bcc:	f000 fd08 	bl	80065e0 <__lshift>
 8005bd0:	4681      	mov	r9, r0
 8005bd2:	9b08      	ldr	r3, [sp, #32]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	dd05      	ble.n	8005be4 <_dtoa_r+0x83c>
 8005bd8:	4621      	mov	r1, r4
 8005bda:	461a      	mov	r2, r3
 8005bdc:	4658      	mov	r0, fp
 8005bde:	f000 fcff 	bl	80065e0 <__lshift>
 8005be2:	4604      	mov	r4, r0
 8005be4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d059      	beq.n	8005c9e <_dtoa_r+0x8f6>
 8005bea:	4621      	mov	r1, r4
 8005bec:	4648      	mov	r0, r9
 8005bee:	f000 fd63 	bl	80066b8 <__mcmp>
 8005bf2:	2800      	cmp	r0, #0
 8005bf4:	da53      	bge.n	8005c9e <_dtoa_r+0x8f6>
 8005bf6:	1e7b      	subs	r3, r7, #1
 8005bf8:	9304      	str	r3, [sp, #16]
 8005bfa:	4649      	mov	r1, r9
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	220a      	movs	r2, #10
 8005c00:	4658      	mov	r0, fp
 8005c02:	f000 faf7 	bl	80061f4 <__multadd>
 8005c06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c08:	4681      	mov	r9, r0
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	f000 8172 	beq.w	8005ef4 <_dtoa_r+0xb4c>
 8005c10:	2300      	movs	r3, #0
 8005c12:	4629      	mov	r1, r5
 8005c14:	220a      	movs	r2, #10
 8005c16:	4658      	mov	r0, fp
 8005c18:	f000 faec 	bl	80061f4 <__multadd>
 8005c1c:	9b00      	ldr	r3, [sp, #0]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	4605      	mov	r5, r0
 8005c22:	dc67      	bgt.n	8005cf4 <_dtoa_r+0x94c>
 8005c24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c26:	2b02      	cmp	r3, #2
 8005c28:	dc41      	bgt.n	8005cae <_dtoa_r+0x906>
 8005c2a:	e063      	b.n	8005cf4 <_dtoa_r+0x94c>
 8005c2c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005c2e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005c32:	e746      	b.n	8005ac2 <_dtoa_r+0x71a>
 8005c34:	9b07      	ldr	r3, [sp, #28]
 8005c36:	1e5c      	subs	r4, r3, #1
 8005c38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c3a:	42a3      	cmp	r3, r4
 8005c3c:	bfbf      	itttt	lt
 8005c3e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005c40:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8005c42:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8005c44:	1ae3      	sublt	r3, r4, r3
 8005c46:	bfb4      	ite	lt
 8005c48:	18d2      	addlt	r2, r2, r3
 8005c4a:	1b1c      	subge	r4, r3, r4
 8005c4c:	9b07      	ldr	r3, [sp, #28]
 8005c4e:	bfbc      	itt	lt
 8005c50:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8005c52:	2400      	movlt	r4, #0
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	bfb5      	itete	lt
 8005c58:	eba8 0603 	sublt.w	r6, r8, r3
 8005c5c:	9b07      	ldrge	r3, [sp, #28]
 8005c5e:	2300      	movlt	r3, #0
 8005c60:	4646      	movge	r6, r8
 8005c62:	e730      	b.n	8005ac6 <_dtoa_r+0x71e>
 8005c64:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005c66:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005c68:	4646      	mov	r6, r8
 8005c6a:	e735      	b.n	8005ad8 <_dtoa_r+0x730>
 8005c6c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005c6e:	e75c      	b.n	8005b2a <_dtoa_r+0x782>
 8005c70:	2300      	movs	r3, #0
 8005c72:	e788      	b.n	8005b86 <_dtoa_r+0x7de>
 8005c74:	3fe00000 	.word	0x3fe00000
 8005c78:	40240000 	.word	0x40240000
 8005c7c:	40140000 	.word	0x40140000
 8005c80:	9b02      	ldr	r3, [sp, #8]
 8005c82:	e780      	b.n	8005b86 <_dtoa_r+0x7de>
 8005c84:	2300      	movs	r3, #0
 8005c86:	930a      	str	r3, [sp, #40]	@ 0x28
 8005c88:	e782      	b.n	8005b90 <_dtoa_r+0x7e8>
 8005c8a:	d099      	beq.n	8005bc0 <_dtoa_r+0x818>
 8005c8c:	9a08      	ldr	r2, [sp, #32]
 8005c8e:	331c      	adds	r3, #28
 8005c90:	441a      	add	r2, r3
 8005c92:	4498      	add	r8, r3
 8005c94:	441e      	add	r6, r3
 8005c96:	9208      	str	r2, [sp, #32]
 8005c98:	e792      	b.n	8005bc0 <_dtoa_r+0x818>
 8005c9a:	4603      	mov	r3, r0
 8005c9c:	e7f6      	b.n	8005c8c <_dtoa_r+0x8e4>
 8005c9e:	9b07      	ldr	r3, [sp, #28]
 8005ca0:	9704      	str	r7, [sp, #16]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	dc20      	bgt.n	8005ce8 <_dtoa_r+0x940>
 8005ca6:	9300      	str	r3, [sp, #0]
 8005ca8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005caa:	2b02      	cmp	r3, #2
 8005cac:	dd1e      	ble.n	8005cec <_dtoa_r+0x944>
 8005cae:	9b00      	ldr	r3, [sp, #0]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	f47f aec0 	bne.w	8005a36 <_dtoa_r+0x68e>
 8005cb6:	4621      	mov	r1, r4
 8005cb8:	2205      	movs	r2, #5
 8005cba:	4658      	mov	r0, fp
 8005cbc:	f000 fa9a 	bl	80061f4 <__multadd>
 8005cc0:	4601      	mov	r1, r0
 8005cc2:	4604      	mov	r4, r0
 8005cc4:	4648      	mov	r0, r9
 8005cc6:	f000 fcf7 	bl	80066b8 <__mcmp>
 8005cca:	2800      	cmp	r0, #0
 8005ccc:	f77f aeb3 	ble.w	8005a36 <_dtoa_r+0x68e>
 8005cd0:	4656      	mov	r6, sl
 8005cd2:	2331      	movs	r3, #49	@ 0x31
 8005cd4:	f806 3b01 	strb.w	r3, [r6], #1
 8005cd8:	9b04      	ldr	r3, [sp, #16]
 8005cda:	3301      	adds	r3, #1
 8005cdc:	9304      	str	r3, [sp, #16]
 8005cde:	e6ae      	b.n	8005a3e <_dtoa_r+0x696>
 8005ce0:	9c07      	ldr	r4, [sp, #28]
 8005ce2:	9704      	str	r7, [sp, #16]
 8005ce4:	4625      	mov	r5, r4
 8005ce6:	e7f3      	b.n	8005cd0 <_dtoa_r+0x928>
 8005ce8:	9b07      	ldr	r3, [sp, #28]
 8005cea:	9300      	str	r3, [sp, #0]
 8005cec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	f000 8104 	beq.w	8005efc <_dtoa_r+0xb54>
 8005cf4:	2e00      	cmp	r6, #0
 8005cf6:	dd05      	ble.n	8005d04 <_dtoa_r+0x95c>
 8005cf8:	4629      	mov	r1, r5
 8005cfa:	4632      	mov	r2, r6
 8005cfc:	4658      	mov	r0, fp
 8005cfe:	f000 fc6f 	bl	80065e0 <__lshift>
 8005d02:	4605      	mov	r5, r0
 8005d04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d05a      	beq.n	8005dc0 <_dtoa_r+0xa18>
 8005d0a:	6869      	ldr	r1, [r5, #4]
 8005d0c:	4658      	mov	r0, fp
 8005d0e:	f000 fa0f 	bl	8006130 <_Balloc>
 8005d12:	4606      	mov	r6, r0
 8005d14:	b928      	cbnz	r0, 8005d22 <_dtoa_r+0x97a>
 8005d16:	4b84      	ldr	r3, [pc, #528]	@ (8005f28 <_dtoa_r+0xb80>)
 8005d18:	4602      	mov	r2, r0
 8005d1a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005d1e:	f7ff bb5a 	b.w	80053d6 <_dtoa_r+0x2e>
 8005d22:	692a      	ldr	r2, [r5, #16]
 8005d24:	3202      	adds	r2, #2
 8005d26:	0092      	lsls	r2, r2, #2
 8005d28:	f105 010c 	add.w	r1, r5, #12
 8005d2c:	300c      	adds	r0, #12
 8005d2e:	f001 fef9 	bl	8007b24 <memcpy>
 8005d32:	2201      	movs	r2, #1
 8005d34:	4631      	mov	r1, r6
 8005d36:	4658      	mov	r0, fp
 8005d38:	f000 fc52 	bl	80065e0 <__lshift>
 8005d3c:	f10a 0301 	add.w	r3, sl, #1
 8005d40:	9307      	str	r3, [sp, #28]
 8005d42:	9b00      	ldr	r3, [sp, #0]
 8005d44:	4453      	add	r3, sl
 8005d46:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005d48:	9b02      	ldr	r3, [sp, #8]
 8005d4a:	f003 0301 	and.w	r3, r3, #1
 8005d4e:	462f      	mov	r7, r5
 8005d50:	930a      	str	r3, [sp, #40]	@ 0x28
 8005d52:	4605      	mov	r5, r0
 8005d54:	9b07      	ldr	r3, [sp, #28]
 8005d56:	4621      	mov	r1, r4
 8005d58:	3b01      	subs	r3, #1
 8005d5a:	4648      	mov	r0, r9
 8005d5c:	9300      	str	r3, [sp, #0]
 8005d5e:	f7ff fa9b 	bl	8005298 <quorem>
 8005d62:	4639      	mov	r1, r7
 8005d64:	9002      	str	r0, [sp, #8]
 8005d66:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005d6a:	4648      	mov	r0, r9
 8005d6c:	f000 fca4 	bl	80066b8 <__mcmp>
 8005d70:	462a      	mov	r2, r5
 8005d72:	9008      	str	r0, [sp, #32]
 8005d74:	4621      	mov	r1, r4
 8005d76:	4658      	mov	r0, fp
 8005d78:	f000 fcba 	bl	80066f0 <__mdiff>
 8005d7c:	68c2      	ldr	r2, [r0, #12]
 8005d7e:	4606      	mov	r6, r0
 8005d80:	bb02      	cbnz	r2, 8005dc4 <_dtoa_r+0xa1c>
 8005d82:	4601      	mov	r1, r0
 8005d84:	4648      	mov	r0, r9
 8005d86:	f000 fc97 	bl	80066b8 <__mcmp>
 8005d8a:	4602      	mov	r2, r0
 8005d8c:	4631      	mov	r1, r6
 8005d8e:	4658      	mov	r0, fp
 8005d90:	920e      	str	r2, [sp, #56]	@ 0x38
 8005d92:	f000 fa0d 	bl	80061b0 <_Bfree>
 8005d96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d98:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005d9a:	9e07      	ldr	r6, [sp, #28]
 8005d9c:	ea43 0102 	orr.w	r1, r3, r2
 8005da0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005da2:	4319      	orrs	r1, r3
 8005da4:	d110      	bne.n	8005dc8 <_dtoa_r+0xa20>
 8005da6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005daa:	d029      	beq.n	8005e00 <_dtoa_r+0xa58>
 8005dac:	9b08      	ldr	r3, [sp, #32]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	dd02      	ble.n	8005db8 <_dtoa_r+0xa10>
 8005db2:	9b02      	ldr	r3, [sp, #8]
 8005db4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8005db8:	9b00      	ldr	r3, [sp, #0]
 8005dba:	f883 8000 	strb.w	r8, [r3]
 8005dbe:	e63f      	b.n	8005a40 <_dtoa_r+0x698>
 8005dc0:	4628      	mov	r0, r5
 8005dc2:	e7bb      	b.n	8005d3c <_dtoa_r+0x994>
 8005dc4:	2201      	movs	r2, #1
 8005dc6:	e7e1      	b.n	8005d8c <_dtoa_r+0x9e4>
 8005dc8:	9b08      	ldr	r3, [sp, #32]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	db04      	blt.n	8005dd8 <_dtoa_r+0xa30>
 8005dce:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005dd0:	430b      	orrs	r3, r1
 8005dd2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005dd4:	430b      	orrs	r3, r1
 8005dd6:	d120      	bne.n	8005e1a <_dtoa_r+0xa72>
 8005dd8:	2a00      	cmp	r2, #0
 8005dda:	dded      	ble.n	8005db8 <_dtoa_r+0xa10>
 8005ddc:	4649      	mov	r1, r9
 8005dde:	2201      	movs	r2, #1
 8005de0:	4658      	mov	r0, fp
 8005de2:	f000 fbfd 	bl	80065e0 <__lshift>
 8005de6:	4621      	mov	r1, r4
 8005de8:	4681      	mov	r9, r0
 8005dea:	f000 fc65 	bl	80066b8 <__mcmp>
 8005dee:	2800      	cmp	r0, #0
 8005df0:	dc03      	bgt.n	8005dfa <_dtoa_r+0xa52>
 8005df2:	d1e1      	bne.n	8005db8 <_dtoa_r+0xa10>
 8005df4:	f018 0f01 	tst.w	r8, #1
 8005df8:	d0de      	beq.n	8005db8 <_dtoa_r+0xa10>
 8005dfa:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005dfe:	d1d8      	bne.n	8005db2 <_dtoa_r+0xa0a>
 8005e00:	9a00      	ldr	r2, [sp, #0]
 8005e02:	2339      	movs	r3, #57	@ 0x39
 8005e04:	7013      	strb	r3, [r2, #0]
 8005e06:	4633      	mov	r3, r6
 8005e08:	461e      	mov	r6, r3
 8005e0a:	3b01      	subs	r3, #1
 8005e0c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005e10:	2a39      	cmp	r2, #57	@ 0x39
 8005e12:	d052      	beq.n	8005eba <_dtoa_r+0xb12>
 8005e14:	3201      	adds	r2, #1
 8005e16:	701a      	strb	r2, [r3, #0]
 8005e18:	e612      	b.n	8005a40 <_dtoa_r+0x698>
 8005e1a:	2a00      	cmp	r2, #0
 8005e1c:	dd07      	ble.n	8005e2e <_dtoa_r+0xa86>
 8005e1e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005e22:	d0ed      	beq.n	8005e00 <_dtoa_r+0xa58>
 8005e24:	9a00      	ldr	r2, [sp, #0]
 8005e26:	f108 0301 	add.w	r3, r8, #1
 8005e2a:	7013      	strb	r3, [r2, #0]
 8005e2c:	e608      	b.n	8005a40 <_dtoa_r+0x698>
 8005e2e:	9b07      	ldr	r3, [sp, #28]
 8005e30:	9a07      	ldr	r2, [sp, #28]
 8005e32:	f803 8c01 	strb.w	r8, [r3, #-1]
 8005e36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005e38:	4293      	cmp	r3, r2
 8005e3a:	d028      	beq.n	8005e8e <_dtoa_r+0xae6>
 8005e3c:	4649      	mov	r1, r9
 8005e3e:	2300      	movs	r3, #0
 8005e40:	220a      	movs	r2, #10
 8005e42:	4658      	mov	r0, fp
 8005e44:	f000 f9d6 	bl	80061f4 <__multadd>
 8005e48:	42af      	cmp	r7, r5
 8005e4a:	4681      	mov	r9, r0
 8005e4c:	f04f 0300 	mov.w	r3, #0
 8005e50:	f04f 020a 	mov.w	r2, #10
 8005e54:	4639      	mov	r1, r7
 8005e56:	4658      	mov	r0, fp
 8005e58:	d107      	bne.n	8005e6a <_dtoa_r+0xac2>
 8005e5a:	f000 f9cb 	bl	80061f4 <__multadd>
 8005e5e:	4607      	mov	r7, r0
 8005e60:	4605      	mov	r5, r0
 8005e62:	9b07      	ldr	r3, [sp, #28]
 8005e64:	3301      	adds	r3, #1
 8005e66:	9307      	str	r3, [sp, #28]
 8005e68:	e774      	b.n	8005d54 <_dtoa_r+0x9ac>
 8005e6a:	f000 f9c3 	bl	80061f4 <__multadd>
 8005e6e:	4629      	mov	r1, r5
 8005e70:	4607      	mov	r7, r0
 8005e72:	2300      	movs	r3, #0
 8005e74:	220a      	movs	r2, #10
 8005e76:	4658      	mov	r0, fp
 8005e78:	f000 f9bc 	bl	80061f4 <__multadd>
 8005e7c:	4605      	mov	r5, r0
 8005e7e:	e7f0      	b.n	8005e62 <_dtoa_r+0xaba>
 8005e80:	9b00      	ldr	r3, [sp, #0]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	bfcc      	ite	gt
 8005e86:	461e      	movgt	r6, r3
 8005e88:	2601      	movle	r6, #1
 8005e8a:	4456      	add	r6, sl
 8005e8c:	2700      	movs	r7, #0
 8005e8e:	4649      	mov	r1, r9
 8005e90:	2201      	movs	r2, #1
 8005e92:	4658      	mov	r0, fp
 8005e94:	f000 fba4 	bl	80065e0 <__lshift>
 8005e98:	4621      	mov	r1, r4
 8005e9a:	4681      	mov	r9, r0
 8005e9c:	f000 fc0c 	bl	80066b8 <__mcmp>
 8005ea0:	2800      	cmp	r0, #0
 8005ea2:	dcb0      	bgt.n	8005e06 <_dtoa_r+0xa5e>
 8005ea4:	d102      	bne.n	8005eac <_dtoa_r+0xb04>
 8005ea6:	f018 0f01 	tst.w	r8, #1
 8005eaa:	d1ac      	bne.n	8005e06 <_dtoa_r+0xa5e>
 8005eac:	4633      	mov	r3, r6
 8005eae:	461e      	mov	r6, r3
 8005eb0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005eb4:	2a30      	cmp	r2, #48	@ 0x30
 8005eb6:	d0fa      	beq.n	8005eae <_dtoa_r+0xb06>
 8005eb8:	e5c2      	b.n	8005a40 <_dtoa_r+0x698>
 8005eba:	459a      	cmp	sl, r3
 8005ebc:	d1a4      	bne.n	8005e08 <_dtoa_r+0xa60>
 8005ebe:	9b04      	ldr	r3, [sp, #16]
 8005ec0:	3301      	adds	r3, #1
 8005ec2:	9304      	str	r3, [sp, #16]
 8005ec4:	2331      	movs	r3, #49	@ 0x31
 8005ec6:	f88a 3000 	strb.w	r3, [sl]
 8005eca:	e5b9      	b.n	8005a40 <_dtoa_r+0x698>
 8005ecc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005ece:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8005f2c <_dtoa_r+0xb84>
 8005ed2:	b11b      	cbz	r3, 8005edc <_dtoa_r+0xb34>
 8005ed4:	f10a 0308 	add.w	r3, sl, #8
 8005ed8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8005eda:	6013      	str	r3, [r2, #0]
 8005edc:	4650      	mov	r0, sl
 8005ede:	b019      	add	sp, #100	@ 0x64
 8005ee0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ee4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ee6:	2b01      	cmp	r3, #1
 8005ee8:	f77f ae37 	ble.w	8005b5a <_dtoa_r+0x7b2>
 8005eec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005eee:	930a      	str	r3, [sp, #40]	@ 0x28
 8005ef0:	2001      	movs	r0, #1
 8005ef2:	e655      	b.n	8005ba0 <_dtoa_r+0x7f8>
 8005ef4:	9b00      	ldr	r3, [sp, #0]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	f77f aed6 	ble.w	8005ca8 <_dtoa_r+0x900>
 8005efc:	4656      	mov	r6, sl
 8005efe:	4621      	mov	r1, r4
 8005f00:	4648      	mov	r0, r9
 8005f02:	f7ff f9c9 	bl	8005298 <quorem>
 8005f06:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005f0a:	f806 8b01 	strb.w	r8, [r6], #1
 8005f0e:	9b00      	ldr	r3, [sp, #0]
 8005f10:	eba6 020a 	sub.w	r2, r6, sl
 8005f14:	4293      	cmp	r3, r2
 8005f16:	ddb3      	ble.n	8005e80 <_dtoa_r+0xad8>
 8005f18:	4649      	mov	r1, r9
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	220a      	movs	r2, #10
 8005f1e:	4658      	mov	r0, fp
 8005f20:	f000 f968 	bl	80061f4 <__multadd>
 8005f24:	4681      	mov	r9, r0
 8005f26:	e7ea      	b.n	8005efe <_dtoa_r+0xb56>
 8005f28:	0800d89e 	.word	0x0800d89e
 8005f2c:	0800d822 	.word	0x0800d822

08005f30 <_free_r>:
 8005f30:	b538      	push	{r3, r4, r5, lr}
 8005f32:	4605      	mov	r5, r0
 8005f34:	2900      	cmp	r1, #0
 8005f36:	d041      	beq.n	8005fbc <_free_r+0x8c>
 8005f38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f3c:	1f0c      	subs	r4, r1, #4
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	bfb8      	it	lt
 8005f42:	18e4      	addlt	r4, r4, r3
 8005f44:	f000 f8e8 	bl	8006118 <__malloc_lock>
 8005f48:	4a1d      	ldr	r2, [pc, #116]	@ (8005fc0 <_free_r+0x90>)
 8005f4a:	6813      	ldr	r3, [r2, #0]
 8005f4c:	b933      	cbnz	r3, 8005f5c <_free_r+0x2c>
 8005f4e:	6063      	str	r3, [r4, #4]
 8005f50:	6014      	str	r4, [r2, #0]
 8005f52:	4628      	mov	r0, r5
 8005f54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005f58:	f000 b8e4 	b.w	8006124 <__malloc_unlock>
 8005f5c:	42a3      	cmp	r3, r4
 8005f5e:	d908      	bls.n	8005f72 <_free_r+0x42>
 8005f60:	6820      	ldr	r0, [r4, #0]
 8005f62:	1821      	adds	r1, r4, r0
 8005f64:	428b      	cmp	r3, r1
 8005f66:	bf01      	itttt	eq
 8005f68:	6819      	ldreq	r1, [r3, #0]
 8005f6a:	685b      	ldreq	r3, [r3, #4]
 8005f6c:	1809      	addeq	r1, r1, r0
 8005f6e:	6021      	streq	r1, [r4, #0]
 8005f70:	e7ed      	b.n	8005f4e <_free_r+0x1e>
 8005f72:	461a      	mov	r2, r3
 8005f74:	685b      	ldr	r3, [r3, #4]
 8005f76:	b10b      	cbz	r3, 8005f7c <_free_r+0x4c>
 8005f78:	42a3      	cmp	r3, r4
 8005f7a:	d9fa      	bls.n	8005f72 <_free_r+0x42>
 8005f7c:	6811      	ldr	r1, [r2, #0]
 8005f7e:	1850      	adds	r0, r2, r1
 8005f80:	42a0      	cmp	r0, r4
 8005f82:	d10b      	bne.n	8005f9c <_free_r+0x6c>
 8005f84:	6820      	ldr	r0, [r4, #0]
 8005f86:	4401      	add	r1, r0
 8005f88:	1850      	adds	r0, r2, r1
 8005f8a:	4283      	cmp	r3, r0
 8005f8c:	6011      	str	r1, [r2, #0]
 8005f8e:	d1e0      	bne.n	8005f52 <_free_r+0x22>
 8005f90:	6818      	ldr	r0, [r3, #0]
 8005f92:	685b      	ldr	r3, [r3, #4]
 8005f94:	6053      	str	r3, [r2, #4]
 8005f96:	4408      	add	r0, r1
 8005f98:	6010      	str	r0, [r2, #0]
 8005f9a:	e7da      	b.n	8005f52 <_free_r+0x22>
 8005f9c:	d902      	bls.n	8005fa4 <_free_r+0x74>
 8005f9e:	230c      	movs	r3, #12
 8005fa0:	602b      	str	r3, [r5, #0]
 8005fa2:	e7d6      	b.n	8005f52 <_free_r+0x22>
 8005fa4:	6820      	ldr	r0, [r4, #0]
 8005fa6:	1821      	adds	r1, r4, r0
 8005fa8:	428b      	cmp	r3, r1
 8005faa:	bf04      	itt	eq
 8005fac:	6819      	ldreq	r1, [r3, #0]
 8005fae:	685b      	ldreq	r3, [r3, #4]
 8005fb0:	6063      	str	r3, [r4, #4]
 8005fb2:	bf04      	itt	eq
 8005fb4:	1809      	addeq	r1, r1, r0
 8005fb6:	6021      	streq	r1, [r4, #0]
 8005fb8:	6054      	str	r4, [r2, #4]
 8005fba:	e7ca      	b.n	8005f52 <_free_r+0x22>
 8005fbc:	bd38      	pop	{r3, r4, r5, pc}
 8005fbe:	bf00      	nop
 8005fc0:	2000060c 	.word	0x2000060c

08005fc4 <malloc>:
 8005fc4:	4b02      	ldr	r3, [pc, #8]	@ (8005fd0 <malloc+0xc>)
 8005fc6:	4601      	mov	r1, r0
 8005fc8:	6818      	ldr	r0, [r3, #0]
 8005fca:	f000 b825 	b.w	8006018 <_malloc_r>
 8005fce:	bf00      	nop
 8005fd0:	20000054 	.word	0x20000054

08005fd4 <sbrk_aligned>:
 8005fd4:	b570      	push	{r4, r5, r6, lr}
 8005fd6:	4e0f      	ldr	r6, [pc, #60]	@ (8006014 <sbrk_aligned+0x40>)
 8005fd8:	460c      	mov	r4, r1
 8005fda:	6831      	ldr	r1, [r6, #0]
 8005fdc:	4605      	mov	r5, r0
 8005fde:	b911      	cbnz	r1, 8005fe6 <sbrk_aligned+0x12>
 8005fe0:	f001 fd90 	bl	8007b04 <_sbrk_r>
 8005fe4:	6030      	str	r0, [r6, #0]
 8005fe6:	4621      	mov	r1, r4
 8005fe8:	4628      	mov	r0, r5
 8005fea:	f001 fd8b 	bl	8007b04 <_sbrk_r>
 8005fee:	1c43      	adds	r3, r0, #1
 8005ff0:	d103      	bne.n	8005ffa <sbrk_aligned+0x26>
 8005ff2:	f04f 34ff 	mov.w	r4, #4294967295
 8005ff6:	4620      	mov	r0, r4
 8005ff8:	bd70      	pop	{r4, r5, r6, pc}
 8005ffa:	1cc4      	adds	r4, r0, #3
 8005ffc:	f024 0403 	bic.w	r4, r4, #3
 8006000:	42a0      	cmp	r0, r4
 8006002:	d0f8      	beq.n	8005ff6 <sbrk_aligned+0x22>
 8006004:	1a21      	subs	r1, r4, r0
 8006006:	4628      	mov	r0, r5
 8006008:	f001 fd7c 	bl	8007b04 <_sbrk_r>
 800600c:	3001      	adds	r0, #1
 800600e:	d1f2      	bne.n	8005ff6 <sbrk_aligned+0x22>
 8006010:	e7ef      	b.n	8005ff2 <sbrk_aligned+0x1e>
 8006012:	bf00      	nop
 8006014:	20000608 	.word	0x20000608

08006018 <_malloc_r>:
 8006018:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800601c:	1ccd      	adds	r5, r1, #3
 800601e:	f025 0503 	bic.w	r5, r5, #3
 8006022:	3508      	adds	r5, #8
 8006024:	2d0c      	cmp	r5, #12
 8006026:	bf38      	it	cc
 8006028:	250c      	movcc	r5, #12
 800602a:	2d00      	cmp	r5, #0
 800602c:	4606      	mov	r6, r0
 800602e:	db01      	blt.n	8006034 <_malloc_r+0x1c>
 8006030:	42a9      	cmp	r1, r5
 8006032:	d904      	bls.n	800603e <_malloc_r+0x26>
 8006034:	230c      	movs	r3, #12
 8006036:	6033      	str	r3, [r6, #0]
 8006038:	2000      	movs	r0, #0
 800603a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800603e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006114 <_malloc_r+0xfc>
 8006042:	f000 f869 	bl	8006118 <__malloc_lock>
 8006046:	f8d8 3000 	ldr.w	r3, [r8]
 800604a:	461c      	mov	r4, r3
 800604c:	bb44      	cbnz	r4, 80060a0 <_malloc_r+0x88>
 800604e:	4629      	mov	r1, r5
 8006050:	4630      	mov	r0, r6
 8006052:	f7ff ffbf 	bl	8005fd4 <sbrk_aligned>
 8006056:	1c43      	adds	r3, r0, #1
 8006058:	4604      	mov	r4, r0
 800605a:	d158      	bne.n	800610e <_malloc_r+0xf6>
 800605c:	f8d8 4000 	ldr.w	r4, [r8]
 8006060:	4627      	mov	r7, r4
 8006062:	2f00      	cmp	r7, #0
 8006064:	d143      	bne.n	80060ee <_malloc_r+0xd6>
 8006066:	2c00      	cmp	r4, #0
 8006068:	d04b      	beq.n	8006102 <_malloc_r+0xea>
 800606a:	6823      	ldr	r3, [r4, #0]
 800606c:	4639      	mov	r1, r7
 800606e:	4630      	mov	r0, r6
 8006070:	eb04 0903 	add.w	r9, r4, r3
 8006074:	f001 fd46 	bl	8007b04 <_sbrk_r>
 8006078:	4581      	cmp	r9, r0
 800607a:	d142      	bne.n	8006102 <_malloc_r+0xea>
 800607c:	6821      	ldr	r1, [r4, #0]
 800607e:	1a6d      	subs	r5, r5, r1
 8006080:	4629      	mov	r1, r5
 8006082:	4630      	mov	r0, r6
 8006084:	f7ff ffa6 	bl	8005fd4 <sbrk_aligned>
 8006088:	3001      	adds	r0, #1
 800608a:	d03a      	beq.n	8006102 <_malloc_r+0xea>
 800608c:	6823      	ldr	r3, [r4, #0]
 800608e:	442b      	add	r3, r5
 8006090:	6023      	str	r3, [r4, #0]
 8006092:	f8d8 3000 	ldr.w	r3, [r8]
 8006096:	685a      	ldr	r2, [r3, #4]
 8006098:	bb62      	cbnz	r2, 80060f4 <_malloc_r+0xdc>
 800609a:	f8c8 7000 	str.w	r7, [r8]
 800609e:	e00f      	b.n	80060c0 <_malloc_r+0xa8>
 80060a0:	6822      	ldr	r2, [r4, #0]
 80060a2:	1b52      	subs	r2, r2, r5
 80060a4:	d420      	bmi.n	80060e8 <_malloc_r+0xd0>
 80060a6:	2a0b      	cmp	r2, #11
 80060a8:	d917      	bls.n	80060da <_malloc_r+0xc2>
 80060aa:	1961      	adds	r1, r4, r5
 80060ac:	42a3      	cmp	r3, r4
 80060ae:	6025      	str	r5, [r4, #0]
 80060b0:	bf18      	it	ne
 80060b2:	6059      	strne	r1, [r3, #4]
 80060b4:	6863      	ldr	r3, [r4, #4]
 80060b6:	bf08      	it	eq
 80060b8:	f8c8 1000 	streq.w	r1, [r8]
 80060bc:	5162      	str	r2, [r4, r5]
 80060be:	604b      	str	r3, [r1, #4]
 80060c0:	4630      	mov	r0, r6
 80060c2:	f000 f82f 	bl	8006124 <__malloc_unlock>
 80060c6:	f104 000b 	add.w	r0, r4, #11
 80060ca:	1d23      	adds	r3, r4, #4
 80060cc:	f020 0007 	bic.w	r0, r0, #7
 80060d0:	1ac2      	subs	r2, r0, r3
 80060d2:	bf1c      	itt	ne
 80060d4:	1a1b      	subne	r3, r3, r0
 80060d6:	50a3      	strne	r3, [r4, r2]
 80060d8:	e7af      	b.n	800603a <_malloc_r+0x22>
 80060da:	6862      	ldr	r2, [r4, #4]
 80060dc:	42a3      	cmp	r3, r4
 80060de:	bf0c      	ite	eq
 80060e0:	f8c8 2000 	streq.w	r2, [r8]
 80060e4:	605a      	strne	r2, [r3, #4]
 80060e6:	e7eb      	b.n	80060c0 <_malloc_r+0xa8>
 80060e8:	4623      	mov	r3, r4
 80060ea:	6864      	ldr	r4, [r4, #4]
 80060ec:	e7ae      	b.n	800604c <_malloc_r+0x34>
 80060ee:	463c      	mov	r4, r7
 80060f0:	687f      	ldr	r7, [r7, #4]
 80060f2:	e7b6      	b.n	8006062 <_malloc_r+0x4a>
 80060f4:	461a      	mov	r2, r3
 80060f6:	685b      	ldr	r3, [r3, #4]
 80060f8:	42a3      	cmp	r3, r4
 80060fa:	d1fb      	bne.n	80060f4 <_malloc_r+0xdc>
 80060fc:	2300      	movs	r3, #0
 80060fe:	6053      	str	r3, [r2, #4]
 8006100:	e7de      	b.n	80060c0 <_malloc_r+0xa8>
 8006102:	230c      	movs	r3, #12
 8006104:	6033      	str	r3, [r6, #0]
 8006106:	4630      	mov	r0, r6
 8006108:	f000 f80c 	bl	8006124 <__malloc_unlock>
 800610c:	e794      	b.n	8006038 <_malloc_r+0x20>
 800610e:	6005      	str	r5, [r0, #0]
 8006110:	e7d6      	b.n	80060c0 <_malloc_r+0xa8>
 8006112:	bf00      	nop
 8006114:	2000060c 	.word	0x2000060c

08006118 <__malloc_lock>:
 8006118:	4801      	ldr	r0, [pc, #4]	@ (8006120 <__malloc_lock+0x8>)
 800611a:	f7ff b8b4 	b.w	8005286 <__retarget_lock_acquire_recursive>
 800611e:	bf00      	nop
 8006120:	20000604 	.word	0x20000604

08006124 <__malloc_unlock>:
 8006124:	4801      	ldr	r0, [pc, #4]	@ (800612c <__malloc_unlock+0x8>)
 8006126:	f7ff b8af 	b.w	8005288 <__retarget_lock_release_recursive>
 800612a:	bf00      	nop
 800612c:	20000604 	.word	0x20000604

08006130 <_Balloc>:
 8006130:	b570      	push	{r4, r5, r6, lr}
 8006132:	69c6      	ldr	r6, [r0, #28]
 8006134:	4604      	mov	r4, r0
 8006136:	460d      	mov	r5, r1
 8006138:	b976      	cbnz	r6, 8006158 <_Balloc+0x28>
 800613a:	2010      	movs	r0, #16
 800613c:	f7ff ff42 	bl	8005fc4 <malloc>
 8006140:	4602      	mov	r2, r0
 8006142:	61e0      	str	r0, [r4, #28]
 8006144:	b920      	cbnz	r0, 8006150 <_Balloc+0x20>
 8006146:	4b18      	ldr	r3, [pc, #96]	@ (80061a8 <_Balloc+0x78>)
 8006148:	4818      	ldr	r0, [pc, #96]	@ (80061ac <_Balloc+0x7c>)
 800614a:	216b      	movs	r1, #107	@ 0x6b
 800614c:	f001 fd00 	bl	8007b50 <__assert_func>
 8006150:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006154:	6006      	str	r6, [r0, #0]
 8006156:	60c6      	str	r6, [r0, #12]
 8006158:	69e6      	ldr	r6, [r4, #28]
 800615a:	68f3      	ldr	r3, [r6, #12]
 800615c:	b183      	cbz	r3, 8006180 <_Balloc+0x50>
 800615e:	69e3      	ldr	r3, [r4, #28]
 8006160:	68db      	ldr	r3, [r3, #12]
 8006162:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006166:	b9b8      	cbnz	r0, 8006198 <_Balloc+0x68>
 8006168:	2101      	movs	r1, #1
 800616a:	fa01 f605 	lsl.w	r6, r1, r5
 800616e:	1d72      	adds	r2, r6, #5
 8006170:	0092      	lsls	r2, r2, #2
 8006172:	4620      	mov	r0, r4
 8006174:	f001 fd0a 	bl	8007b8c <_calloc_r>
 8006178:	b160      	cbz	r0, 8006194 <_Balloc+0x64>
 800617a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800617e:	e00e      	b.n	800619e <_Balloc+0x6e>
 8006180:	2221      	movs	r2, #33	@ 0x21
 8006182:	2104      	movs	r1, #4
 8006184:	4620      	mov	r0, r4
 8006186:	f001 fd01 	bl	8007b8c <_calloc_r>
 800618a:	69e3      	ldr	r3, [r4, #28]
 800618c:	60f0      	str	r0, [r6, #12]
 800618e:	68db      	ldr	r3, [r3, #12]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d1e4      	bne.n	800615e <_Balloc+0x2e>
 8006194:	2000      	movs	r0, #0
 8006196:	bd70      	pop	{r4, r5, r6, pc}
 8006198:	6802      	ldr	r2, [r0, #0]
 800619a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800619e:	2300      	movs	r3, #0
 80061a0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80061a4:	e7f7      	b.n	8006196 <_Balloc+0x66>
 80061a6:	bf00      	nop
 80061a8:	0800d82f 	.word	0x0800d82f
 80061ac:	0800d8af 	.word	0x0800d8af

080061b0 <_Bfree>:
 80061b0:	b570      	push	{r4, r5, r6, lr}
 80061b2:	69c6      	ldr	r6, [r0, #28]
 80061b4:	4605      	mov	r5, r0
 80061b6:	460c      	mov	r4, r1
 80061b8:	b976      	cbnz	r6, 80061d8 <_Bfree+0x28>
 80061ba:	2010      	movs	r0, #16
 80061bc:	f7ff ff02 	bl	8005fc4 <malloc>
 80061c0:	4602      	mov	r2, r0
 80061c2:	61e8      	str	r0, [r5, #28]
 80061c4:	b920      	cbnz	r0, 80061d0 <_Bfree+0x20>
 80061c6:	4b09      	ldr	r3, [pc, #36]	@ (80061ec <_Bfree+0x3c>)
 80061c8:	4809      	ldr	r0, [pc, #36]	@ (80061f0 <_Bfree+0x40>)
 80061ca:	218f      	movs	r1, #143	@ 0x8f
 80061cc:	f001 fcc0 	bl	8007b50 <__assert_func>
 80061d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80061d4:	6006      	str	r6, [r0, #0]
 80061d6:	60c6      	str	r6, [r0, #12]
 80061d8:	b13c      	cbz	r4, 80061ea <_Bfree+0x3a>
 80061da:	69eb      	ldr	r3, [r5, #28]
 80061dc:	6862      	ldr	r2, [r4, #4]
 80061de:	68db      	ldr	r3, [r3, #12]
 80061e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80061e4:	6021      	str	r1, [r4, #0]
 80061e6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80061ea:	bd70      	pop	{r4, r5, r6, pc}
 80061ec:	0800d82f 	.word	0x0800d82f
 80061f0:	0800d8af 	.word	0x0800d8af

080061f4 <__multadd>:
 80061f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061f8:	690d      	ldr	r5, [r1, #16]
 80061fa:	4607      	mov	r7, r0
 80061fc:	460c      	mov	r4, r1
 80061fe:	461e      	mov	r6, r3
 8006200:	f101 0c14 	add.w	ip, r1, #20
 8006204:	2000      	movs	r0, #0
 8006206:	f8dc 3000 	ldr.w	r3, [ip]
 800620a:	b299      	uxth	r1, r3
 800620c:	fb02 6101 	mla	r1, r2, r1, r6
 8006210:	0c1e      	lsrs	r6, r3, #16
 8006212:	0c0b      	lsrs	r3, r1, #16
 8006214:	fb02 3306 	mla	r3, r2, r6, r3
 8006218:	b289      	uxth	r1, r1
 800621a:	3001      	adds	r0, #1
 800621c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006220:	4285      	cmp	r5, r0
 8006222:	f84c 1b04 	str.w	r1, [ip], #4
 8006226:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800622a:	dcec      	bgt.n	8006206 <__multadd+0x12>
 800622c:	b30e      	cbz	r6, 8006272 <__multadd+0x7e>
 800622e:	68a3      	ldr	r3, [r4, #8]
 8006230:	42ab      	cmp	r3, r5
 8006232:	dc19      	bgt.n	8006268 <__multadd+0x74>
 8006234:	6861      	ldr	r1, [r4, #4]
 8006236:	4638      	mov	r0, r7
 8006238:	3101      	adds	r1, #1
 800623a:	f7ff ff79 	bl	8006130 <_Balloc>
 800623e:	4680      	mov	r8, r0
 8006240:	b928      	cbnz	r0, 800624e <__multadd+0x5a>
 8006242:	4602      	mov	r2, r0
 8006244:	4b0c      	ldr	r3, [pc, #48]	@ (8006278 <__multadd+0x84>)
 8006246:	480d      	ldr	r0, [pc, #52]	@ (800627c <__multadd+0x88>)
 8006248:	21ba      	movs	r1, #186	@ 0xba
 800624a:	f001 fc81 	bl	8007b50 <__assert_func>
 800624e:	6922      	ldr	r2, [r4, #16]
 8006250:	3202      	adds	r2, #2
 8006252:	f104 010c 	add.w	r1, r4, #12
 8006256:	0092      	lsls	r2, r2, #2
 8006258:	300c      	adds	r0, #12
 800625a:	f001 fc63 	bl	8007b24 <memcpy>
 800625e:	4621      	mov	r1, r4
 8006260:	4638      	mov	r0, r7
 8006262:	f7ff ffa5 	bl	80061b0 <_Bfree>
 8006266:	4644      	mov	r4, r8
 8006268:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800626c:	3501      	adds	r5, #1
 800626e:	615e      	str	r6, [r3, #20]
 8006270:	6125      	str	r5, [r4, #16]
 8006272:	4620      	mov	r0, r4
 8006274:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006278:	0800d89e 	.word	0x0800d89e
 800627c:	0800d8af 	.word	0x0800d8af

08006280 <__s2b>:
 8006280:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006284:	460c      	mov	r4, r1
 8006286:	4615      	mov	r5, r2
 8006288:	461f      	mov	r7, r3
 800628a:	2209      	movs	r2, #9
 800628c:	3308      	adds	r3, #8
 800628e:	4606      	mov	r6, r0
 8006290:	fb93 f3f2 	sdiv	r3, r3, r2
 8006294:	2100      	movs	r1, #0
 8006296:	2201      	movs	r2, #1
 8006298:	429a      	cmp	r2, r3
 800629a:	db09      	blt.n	80062b0 <__s2b+0x30>
 800629c:	4630      	mov	r0, r6
 800629e:	f7ff ff47 	bl	8006130 <_Balloc>
 80062a2:	b940      	cbnz	r0, 80062b6 <__s2b+0x36>
 80062a4:	4602      	mov	r2, r0
 80062a6:	4b19      	ldr	r3, [pc, #100]	@ (800630c <__s2b+0x8c>)
 80062a8:	4819      	ldr	r0, [pc, #100]	@ (8006310 <__s2b+0x90>)
 80062aa:	21d3      	movs	r1, #211	@ 0xd3
 80062ac:	f001 fc50 	bl	8007b50 <__assert_func>
 80062b0:	0052      	lsls	r2, r2, #1
 80062b2:	3101      	adds	r1, #1
 80062b4:	e7f0      	b.n	8006298 <__s2b+0x18>
 80062b6:	9b08      	ldr	r3, [sp, #32]
 80062b8:	6143      	str	r3, [r0, #20]
 80062ba:	2d09      	cmp	r5, #9
 80062bc:	f04f 0301 	mov.w	r3, #1
 80062c0:	6103      	str	r3, [r0, #16]
 80062c2:	dd16      	ble.n	80062f2 <__s2b+0x72>
 80062c4:	f104 0909 	add.w	r9, r4, #9
 80062c8:	46c8      	mov	r8, r9
 80062ca:	442c      	add	r4, r5
 80062cc:	f818 3b01 	ldrb.w	r3, [r8], #1
 80062d0:	4601      	mov	r1, r0
 80062d2:	3b30      	subs	r3, #48	@ 0x30
 80062d4:	220a      	movs	r2, #10
 80062d6:	4630      	mov	r0, r6
 80062d8:	f7ff ff8c 	bl	80061f4 <__multadd>
 80062dc:	45a0      	cmp	r8, r4
 80062de:	d1f5      	bne.n	80062cc <__s2b+0x4c>
 80062e0:	f1a5 0408 	sub.w	r4, r5, #8
 80062e4:	444c      	add	r4, r9
 80062e6:	1b2d      	subs	r5, r5, r4
 80062e8:	1963      	adds	r3, r4, r5
 80062ea:	42bb      	cmp	r3, r7
 80062ec:	db04      	blt.n	80062f8 <__s2b+0x78>
 80062ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80062f2:	340a      	adds	r4, #10
 80062f4:	2509      	movs	r5, #9
 80062f6:	e7f6      	b.n	80062e6 <__s2b+0x66>
 80062f8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80062fc:	4601      	mov	r1, r0
 80062fe:	3b30      	subs	r3, #48	@ 0x30
 8006300:	220a      	movs	r2, #10
 8006302:	4630      	mov	r0, r6
 8006304:	f7ff ff76 	bl	80061f4 <__multadd>
 8006308:	e7ee      	b.n	80062e8 <__s2b+0x68>
 800630a:	bf00      	nop
 800630c:	0800d89e 	.word	0x0800d89e
 8006310:	0800d8af 	.word	0x0800d8af

08006314 <__hi0bits>:
 8006314:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006318:	4603      	mov	r3, r0
 800631a:	bf36      	itet	cc
 800631c:	0403      	lslcc	r3, r0, #16
 800631e:	2000      	movcs	r0, #0
 8006320:	2010      	movcc	r0, #16
 8006322:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006326:	bf3c      	itt	cc
 8006328:	021b      	lslcc	r3, r3, #8
 800632a:	3008      	addcc	r0, #8
 800632c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006330:	bf3c      	itt	cc
 8006332:	011b      	lslcc	r3, r3, #4
 8006334:	3004      	addcc	r0, #4
 8006336:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800633a:	bf3c      	itt	cc
 800633c:	009b      	lslcc	r3, r3, #2
 800633e:	3002      	addcc	r0, #2
 8006340:	2b00      	cmp	r3, #0
 8006342:	db05      	blt.n	8006350 <__hi0bits+0x3c>
 8006344:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006348:	f100 0001 	add.w	r0, r0, #1
 800634c:	bf08      	it	eq
 800634e:	2020      	moveq	r0, #32
 8006350:	4770      	bx	lr

08006352 <__lo0bits>:
 8006352:	6803      	ldr	r3, [r0, #0]
 8006354:	4602      	mov	r2, r0
 8006356:	f013 0007 	ands.w	r0, r3, #7
 800635a:	d00b      	beq.n	8006374 <__lo0bits+0x22>
 800635c:	07d9      	lsls	r1, r3, #31
 800635e:	d421      	bmi.n	80063a4 <__lo0bits+0x52>
 8006360:	0798      	lsls	r0, r3, #30
 8006362:	bf49      	itett	mi
 8006364:	085b      	lsrmi	r3, r3, #1
 8006366:	089b      	lsrpl	r3, r3, #2
 8006368:	2001      	movmi	r0, #1
 800636a:	6013      	strmi	r3, [r2, #0]
 800636c:	bf5c      	itt	pl
 800636e:	6013      	strpl	r3, [r2, #0]
 8006370:	2002      	movpl	r0, #2
 8006372:	4770      	bx	lr
 8006374:	b299      	uxth	r1, r3
 8006376:	b909      	cbnz	r1, 800637c <__lo0bits+0x2a>
 8006378:	0c1b      	lsrs	r3, r3, #16
 800637a:	2010      	movs	r0, #16
 800637c:	b2d9      	uxtb	r1, r3
 800637e:	b909      	cbnz	r1, 8006384 <__lo0bits+0x32>
 8006380:	3008      	adds	r0, #8
 8006382:	0a1b      	lsrs	r3, r3, #8
 8006384:	0719      	lsls	r1, r3, #28
 8006386:	bf04      	itt	eq
 8006388:	091b      	lsreq	r3, r3, #4
 800638a:	3004      	addeq	r0, #4
 800638c:	0799      	lsls	r1, r3, #30
 800638e:	bf04      	itt	eq
 8006390:	089b      	lsreq	r3, r3, #2
 8006392:	3002      	addeq	r0, #2
 8006394:	07d9      	lsls	r1, r3, #31
 8006396:	d403      	bmi.n	80063a0 <__lo0bits+0x4e>
 8006398:	085b      	lsrs	r3, r3, #1
 800639a:	f100 0001 	add.w	r0, r0, #1
 800639e:	d003      	beq.n	80063a8 <__lo0bits+0x56>
 80063a0:	6013      	str	r3, [r2, #0]
 80063a2:	4770      	bx	lr
 80063a4:	2000      	movs	r0, #0
 80063a6:	4770      	bx	lr
 80063a8:	2020      	movs	r0, #32
 80063aa:	4770      	bx	lr

080063ac <__i2b>:
 80063ac:	b510      	push	{r4, lr}
 80063ae:	460c      	mov	r4, r1
 80063b0:	2101      	movs	r1, #1
 80063b2:	f7ff febd 	bl	8006130 <_Balloc>
 80063b6:	4602      	mov	r2, r0
 80063b8:	b928      	cbnz	r0, 80063c6 <__i2b+0x1a>
 80063ba:	4b05      	ldr	r3, [pc, #20]	@ (80063d0 <__i2b+0x24>)
 80063bc:	4805      	ldr	r0, [pc, #20]	@ (80063d4 <__i2b+0x28>)
 80063be:	f240 1145 	movw	r1, #325	@ 0x145
 80063c2:	f001 fbc5 	bl	8007b50 <__assert_func>
 80063c6:	2301      	movs	r3, #1
 80063c8:	6144      	str	r4, [r0, #20]
 80063ca:	6103      	str	r3, [r0, #16]
 80063cc:	bd10      	pop	{r4, pc}
 80063ce:	bf00      	nop
 80063d0:	0800d89e 	.word	0x0800d89e
 80063d4:	0800d8af 	.word	0x0800d8af

080063d8 <__multiply>:
 80063d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063dc:	4614      	mov	r4, r2
 80063de:	690a      	ldr	r2, [r1, #16]
 80063e0:	6923      	ldr	r3, [r4, #16]
 80063e2:	429a      	cmp	r2, r3
 80063e4:	bfa8      	it	ge
 80063e6:	4623      	movge	r3, r4
 80063e8:	460f      	mov	r7, r1
 80063ea:	bfa4      	itt	ge
 80063ec:	460c      	movge	r4, r1
 80063ee:	461f      	movge	r7, r3
 80063f0:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80063f4:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80063f8:	68a3      	ldr	r3, [r4, #8]
 80063fa:	6861      	ldr	r1, [r4, #4]
 80063fc:	eb0a 0609 	add.w	r6, sl, r9
 8006400:	42b3      	cmp	r3, r6
 8006402:	b085      	sub	sp, #20
 8006404:	bfb8      	it	lt
 8006406:	3101      	addlt	r1, #1
 8006408:	f7ff fe92 	bl	8006130 <_Balloc>
 800640c:	b930      	cbnz	r0, 800641c <__multiply+0x44>
 800640e:	4602      	mov	r2, r0
 8006410:	4b44      	ldr	r3, [pc, #272]	@ (8006524 <__multiply+0x14c>)
 8006412:	4845      	ldr	r0, [pc, #276]	@ (8006528 <__multiply+0x150>)
 8006414:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006418:	f001 fb9a 	bl	8007b50 <__assert_func>
 800641c:	f100 0514 	add.w	r5, r0, #20
 8006420:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006424:	462b      	mov	r3, r5
 8006426:	2200      	movs	r2, #0
 8006428:	4543      	cmp	r3, r8
 800642a:	d321      	bcc.n	8006470 <__multiply+0x98>
 800642c:	f107 0114 	add.w	r1, r7, #20
 8006430:	f104 0214 	add.w	r2, r4, #20
 8006434:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8006438:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800643c:	9302      	str	r3, [sp, #8]
 800643e:	1b13      	subs	r3, r2, r4
 8006440:	3b15      	subs	r3, #21
 8006442:	f023 0303 	bic.w	r3, r3, #3
 8006446:	3304      	adds	r3, #4
 8006448:	f104 0715 	add.w	r7, r4, #21
 800644c:	42ba      	cmp	r2, r7
 800644e:	bf38      	it	cc
 8006450:	2304      	movcc	r3, #4
 8006452:	9301      	str	r3, [sp, #4]
 8006454:	9b02      	ldr	r3, [sp, #8]
 8006456:	9103      	str	r1, [sp, #12]
 8006458:	428b      	cmp	r3, r1
 800645a:	d80c      	bhi.n	8006476 <__multiply+0x9e>
 800645c:	2e00      	cmp	r6, #0
 800645e:	dd03      	ble.n	8006468 <__multiply+0x90>
 8006460:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006464:	2b00      	cmp	r3, #0
 8006466:	d05b      	beq.n	8006520 <__multiply+0x148>
 8006468:	6106      	str	r6, [r0, #16]
 800646a:	b005      	add	sp, #20
 800646c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006470:	f843 2b04 	str.w	r2, [r3], #4
 8006474:	e7d8      	b.n	8006428 <__multiply+0x50>
 8006476:	f8b1 a000 	ldrh.w	sl, [r1]
 800647a:	f1ba 0f00 	cmp.w	sl, #0
 800647e:	d024      	beq.n	80064ca <__multiply+0xf2>
 8006480:	f104 0e14 	add.w	lr, r4, #20
 8006484:	46a9      	mov	r9, r5
 8006486:	f04f 0c00 	mov.w	ip, #0
 800648a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800648e:	f8d9 3000 	ldr.w	r3, [r9]
 8006492:	fa1f fb87 	uxth.w	fp, r7
 8006496:	b29b      	uxth	r3, r3
 8006498:	fb0a 330b 	mla	r3, sl, fp, r3
 800649c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80064a0:	f8d9 7000 	ldr.w	r7, [r9]
 80064a4:	4463      	add	r3, ip
 80064a6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80064aa:	fb0a c70b 	mla	r7, sl, fp, ip
 80064ae:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80064b2:	b29b      	uxth	r3, r3
 80064b4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80064b8:	4572      	cmp	r2, lr
 80064ba:	f849 3b04 	str.w	r3, [r9], #4
 80064be:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80064c2:	d8e2      	bhi.n	800648a <__multiply+0xb2>
 80064c4:	9b01      	ldr	r3, [sp, #4]
 80064c6:	f845 c003 	str.w	ip, [r5, r3]
 80064ca:	9b03      	ldr	r3, [sp, #12]
 80064cc:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80064d0:	3104      	adds	r1, #4
 80064d2:	f1b9 0f00 	cmp.w	r9, #0
 80064d6:	d021      	beq.n	800651c <__multiply+0x144>
 80064d8:	682b      	ldr	r3, [r5, #0]
 80064da:	f104 0c14 	add.w	ip, r4, #20
 80064de:	46ae      	mov	lr, r5
 80064e0:	f04f 0a00 	mov.w	sl, #0
 80064e4:	f8bc b000 	ldrh.w	fp, [ip]
 80064e8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80064ec:	fb09 770b 	mla	r7, r9, fp, r7
 80064f0:	4457      	add	r7, sl
 80064f2:	b29b      	uxth	r3, r3
 80064f4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80064f8:	f84e 3b04 	str.w	r3, [lr], #4
 80064fc:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006500:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006504:	f8be 3000 	ldrh.w	r3, [lr]
 8006508:	fb09 330a 	mla	r3, r9, sl, r3
 800650c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8006510:	4562      	cmp	r2, ip
 8006512:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006516:	d8e5      	bhi.n	80064e4 <__multiply+0x10c>
 8006518:	9f01      	ldr	r7, [sp, #4]
 800651a:	51eb      	str	r3, [r5, r7]
 800651c:	3504      	adds	r5, #4
 800651e:	e799      	b.n	8006454 <__multiply+0x7c>
 8006520:	3e01      	subs	r6, #1
 8006522:	e79b      	b.n	800645c <__multiply+0x84>
 8006524:	0800d89e 	.word	0x0800d89e
 8006528:	0800d8af 	.word	0x0800d8af

0800652c <__pow5mult>:
 800652c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006530:	4615      	mov	r5, r2
 8006532:	f012 0203 	ands.w	r2, r2, #3
 8006536:	4607      	mov	r7, r0
 8006538:	460e      	mov	r6, r1
 800653a:	d007      	beq.n	800654c <__pow5mult+0x20>
 800653c:	4c25      	ldr	r4, [pc, #148]	@ (80065d4 <__pow5mult+0xa8>)
 800653e:	3a01      	subs	r2, #1
 8006540:	2300      	movs	r3, #0
 8006542:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006546:	f7ff fe55 	bl	80061f4 <__multadd>
 800654a:	4606      	mov	r6, r0
 800654c:	10ad      	asrs	r5, r5, #2
 800654e:	d03d      	beq.n	80065cc <__pow5mult+0xa0>
 8006550:	69fc      	ldr	r4, [r7, #28]
 8006552:	b97c      	cbnz	r4, 8006574 <__pow5mult+0x48>
 8006554:	2010      	movs	r0, #16
 8006556:	f7ff fd35 	bl	8005fc4 <malloc>
 800655a:	4602      	mov	r2, r0
 800655c:	61f8      	str	r0, [r7, #28]
 800655e:	b928      	cbnz	r0, 800656c <__pow5mult+0x40>
 8006560:	4b1d      	ldr	r3, [pc, #116]	@ (80065d8 <__pow5mult+0xac>)
 8006562:	481e      	ldr	r0, [pc, #120]	@ (80065dc <__pow5mult+0xb0>)
 8006564:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006568:	f001 faf2 	bl	8007b50 <__assert_func>
 800656c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006570:	6004      	str	r4, [r0, #0]
 8006572:	60c4      	str	r4, [r0, #12]
 8006574:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006578:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800657c:	b94c      	cbnz	r4, 8006592 <__pow5mult+0x66>
 800657e:	f240 2171 	movw	r1, #625	@ 0x271
 8006582:	4638      	mov	r0, r7
 8006584:	f7ff ff12 	bl	80063ac <__i2b>
 8006588:	2300      	movs	r3, #0
 800658a:	f8c8 0008 	str.w	r0, [r8, #8]
 800658e:	4604      	mov	r4, r0
 8006590:	6003      	str	r3, [r0, #0]
 8006592:	f04f 0900 	mov.w	r9, #0
 8006596:	07eb      	lsls	r3, r5, #31
 8006598:	d50a      	bpl.n	80065b0 <__pow5mult+0x84>
 800659a:	4631      	mov	r1, r6
 800659c:	4622      	mov	r2, r4
 800659e:	4638      	mov	r0, r7
 80065a0:	f7ff ff1a 	bl	80063d8 <__multiply>
 80065a4:	4631      	mov	r1, r6
 80065a6:	4680      	mov	r8, r0
 80065a8:	4638      	mov	r0, r7
 80065aa:	f7ff fe01 	bl	80061b0 <_Bfree>
 80065ae:	4646      	mov	r6, r8
 80065b0:	106d      	asrs	r5, r5, #1
 80065b2:	d00b      	beq.n	80065cc <__pow5mult+0xa0>
 80065b4:	6820      	ldr	r0, [r4, #0]
 80065b6:	b938      	cbnz	r0, 80065c8 <__pow5mult+0x9c>
 80065b8:	4622      	mov	r2, r4
 80065ba:	4621      	mov	r1, r4
 80065bc:	4638      	mov	r0, r7
 80065be:	f7ff ff0b 	bl	80063d8 <__multiply>
 80065c2:	6020      	str	r0, [r4, #0]
 80065c4:	f8c0 9000 	str.w	r9, [r0]
 80065c8:	4604      	mov	r4, r0
 80065ca:	e7e4      	b.n	8006596 <__pow5mult+0x6a>
 80065cc:	4630      	mov	r0, r6
 80065ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80065d2:	bf00      	nop
 80065d4:	0800d908 	.word	0x0800d908
 80065d8:	0800d82f 	.word	0x0800d82f
 80065dc:	0800d8af 	.word	0x0800d8af

080065e0 <__lshift>:
 80065e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065e4:	460c      	mov	r4, r1
 80065e6:	6849      	ldr	r1, [r1, #4]
 80065e8:	6923      	ldr	r3, [r4, #16]
 80065ea:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80065ee:	68a3      	ldr	r3, [r4, #8]
 80065f0:	4607      	mov	r7, r0
 80065f2:	4691      	mov	r9, r2
 80065f4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80065f8:	f108 0601 	add.w	r6, r8, #1
 80065fc:	42b3      	cmp	r3, r6
 80065fe:	db0b      	blt.n	8006618 <__lshift+0x38>
 8006600:	4638      	mov	r0, r7
 8006602:	f7ff fd95 	bl	8006130 <_Balloc>
 8006606:	4605      	mov	r5, r0
 8006608:	b948      	cbnz	r0, 800661e <__lshift+0x3e>
 800660a:	4602      	mov	r2, r0
 800660c:	4b28      	ldr	r3, [pc, #160]	@ (80066b0 <__lshift+0xd0>)
 800660e:	4829      	ldr	r0, [pc, #164]	@ (80066b4 <__lshift+0xd4>)
 8006610:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006614:	f001 fa9c 	bl	8007b50 <__assert_func>
 8006618:	3101      	adds	r1, #1
 800661a:	005b      	lsls	r3, r3, #1
 800661c:	e7ee      	b.n	80065fc <__lshift+0x1c>
 800661e:	2300      	movs	r3, #0
 8006620:	f100 0114 	add.w	r1, r0, #20
 8006624:	f100 0210 	add.w	r2, r0, #16
 8006628:	4618      	mov	r0, r3
 800662a:	4553      	cmp	r3, sl
 800662c:	db33      	blt.n	8006696 <__lshift+0xb6>
 800662e:	6920      	ldr	r0, [r4, #16]
 8006630:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006634:	f104 0314 	add.w	r3, r4, #20
 8006638:	f019 091f 	ands.w	r9, r9, #31
 800663c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006640:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006644:	d02b      	beq.n	800669e <__lshift+0xbe>
 8006646:	f1c9 0e20 	rsb	lr, r9, #32
 800664a:	468a      	mov	sl, r1
 800664c:	2200      	movs	r2, #0
 800664e:	6818      	ldr	r0, [r3, #0]
 8006650:	fa00 f009 	lsl.w	r0, r0, r9
 8006654:	4310      	orrs	r0, r2
 8006656:	f84a 0b04 	str.w	r0, [sl], #4
 800665a:	f853 2b04 	ldr.w	r2, [r3], #4
 800665e:	459c      	cmp	ip, r3
 8006660:	fa22 f20e 	lsr.w	r2, r2, lr
 8006664:	d8f3      	bhi.n	800664e <__lshift+0x6e>
 8006666:	ebac 0304 	sub.w	r3, ip, r4
 800666a:	3b15      	subs	r3, #21
 800666c:	f023 0303 	bic.w	r3, r3, #3
 8006670:	3304      	adds	r3, #4
 8006672:	f104 0015 	add.w	r0, r4, #21
 8006676:	4584      	cmp	ip, r0
 8006678:	bf38      	it	cc
 800667a:	2304      	movcc	r3, #4
 800667c:	50ca      	str	r2, [r1, r3]
 800667e:	b10a      	cbz	r2, 8006684 <__lshift+0xa4>
 8006680:	f108 0602 	add.w	r6, r8, #2
 8006684:	3e01      	subs	r6, #1
 8006686:	4638      	mov	r0, r7
 8006688:	612e      	str	r6, [r5, #16]
 800668a:	4621      	mov	r1, r4
 800668c:	f7ff fd90 	bl	80061b0 <_Bfree>
 8006690:	4628      	mov	r0, r5
 8006692:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006696:	f842 0f04 	str.w	r0, [r2, #4]!
 800669a:	3301      	adds	r3, #1
 800669c:	e7c5      	b.n	800662a <__lshift+0x4a>
 800669e:	3904      	subs	r1, #4
 80066a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80066a4:	f841 2f04 	str.w	r2, [r1, #4]!
 80066a8:	459c      	cmp	ip, r3
 80066aa:	d8f9      	bhi.n	80066a0 <__lshift+0xc0>
 80066ac:	e7ea      	b.n	8006684 <__lshift+0xa4>
 80066ae:	bf00      	nop
 80066b0:	0800d89e 	.word	0x0800d89e
 80066b4:	0800d8af 	.word	0x0800d8af

080066b8 <__mcmp>:
 80066b8:	690a      	ldr	r2, [r1, #16]
 80066ba:	4603      	mov	r3, r0
 80066bc:	6900      	ldr	r0, [r0, #16]
 80066be:	1a80      	subs	r0, r0, r2
 80066c0:	b530      	push	{r4, r5, lr}
 80066c2:	d10e      	bne.n	80066e2 <__mcmp+0x2a>
 80066c4:	3314      	adds	r3, #20
 80066c6:	3114      	adds	r1, #20
 80066c8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80066cc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80066d0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80066d4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80066d8:	4295      	cmp	r5, r2
 80066da:	d003      	beq.n	80066e4 <__mcmp+0x2c>
 80066dc:	d205      	bcs.n	80066ea <__mcmp+0x32>
 80066de:	f04f 30ff 	mov.w	r0, #4294967295
 80066e2:	bd30      	pop	{r4, r5, pc}
 80066e4:	42a3      	cmp	r3, r4
 80066e6:	d3f3      	bcc.n	80066d0 <__mcmp+0x18>
 80066e8:	e7fb      	b.n	80066e2 <__mcmp+0x2a>
 80066ea:	2001      	movs	r0, #1
 80066ec:	e7f9      	b.n	80066e2 <__mcmp+0x2a>
	...

080066f0 <__mdiff>:
 80066f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066f4:	4689      	mov	r9, r1
 80066f6:	4606      	mov	r6, r0
 80066f8:	4611      	mov	r1, r2
 80066fa:	4648      	mov	r0, r9
 80066fc:	4614      	mov	r4, r2
 80066fe:	f7ff ffdb 	bl	80066b8 <__mcmp>
 8006702:	1e05      	subs	r5, r0, #0
 8006704:	d112      	bne.n	800672c <__mdiff+0x3c>
 8006706:	4629      	mov	r1, r5
 8006708:	4630      	mov	r0, r6
 800670a:	f7ff fd11 	bl	8006130 <_Balloc>
 800670e:	4602      	mov	r2, r0
 8006710:	b928      	cbnz	r0, 800671e <__mdiff+0x2e>
 8006712:	4b3f      	ldr	r3, [pc, #252]	@ (8006810 <__mdiff+0x120>)
 8006714:	f240 2137 	movw	r1, #567	@ 0x237
 8006718:	483e      	ldr	r0, [pc, #248]	@ (8006814 <__mdiff+0x124>)
 800671a:	f001 fa19 	bl	8007b50 <__assert_func>
 800671e:	2301      	movs	r3, #1
 8006720:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006724:	4610      	mov	r0, r2
 8006726:	b003      	add	sp, #12
 8006728:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800672c:	bfbc      	itt	lt
 800672e:	464b      	movlt	r3, r9
 8006730:	46a1      	movlt	r9, r4
 8006732:	4630      	mov	r0, r6
 8006734:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006738:	bfba      	itte	lt
 800673a:	461c      	movlt	r4, r3
 800673c:	2501      	movlt	r5, #1
 800673e:	2500      	movge	r5, #0
 8006740:	f7ff fcf6 	bl	8006130 <_Balloc>
 8006744:	4602      	mov	r2, r0
 8006746:	b918      	cbnz	r0, 8006750 <__mdiff+0x60>
 8006748:	4b31      	ldr	r3, [pc, #196]	@ (8006810 <__mdiff+0x120>)
 800674a:	f240 2145 	movw	r1, #581	@ 0x245
 800674e:	e7e3      	b.n	8006718 <__mdiff+0x28>
 8006750:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006754:	6926      	ldr	r6, [r4, #16]
 8006756:	60c5      	str	r5, [r0, #12]
 8006758:	f109 0310 	add.w	r3, r9, #16
 800675c:	f109 0514 	add.w	r5, r9, #20
 8006760:	f104 0e14 	add.w	lr, r4, #20
 8006764:	f100 0b14 	add.w	fp, r0, #20
 8006768:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800676c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006770:	9301      	str	r3, [sp, #4]
 8006772:	46d9      	mov	r9, fp
 8006774:	f04f 0c00 	mov.w	ip, #0
 8006778:	9b01      	ldr	r3, [sp, #4]
 800677a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800677e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006782:	9301      	str	r3, [sp, #4]
 8006784:	fa1f f38a 	uxth.w	r3, sl
 8006788:	4619      	mov	r1, r3
 800678a:	b283      	uxth	r3, r0
 800678c:	1acb      	subs	r3, r1, r3
 800678e:	0c00      	lsrs	r0, r0, #16
 8006790:	4463      	add	r3, ip
 8006792:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006796:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800679a:	b29b      	uxth	r3, r3
 800679c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80067a0:	4576      	cmp	r6, lr
 80067a2:	f849 3b04 	str.w	r3, [r9], #4
 80067a6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80067aa:	d8e5      	bhi.n	8006778 <__mdiff+0x88>
 80067ac:	1b33      	subs	r3, r6, r4
 80067ae:	3b15      	subs	r3, #21
 80067b0:	f023 0303 	bic.w	r3, r3, #3
 80067b4:	3415      	adds	r4, #21
 80067b6:	3304      	adds	r3, #4
 80067b8:	42a6      	cmp	r6, r4
 80067ba:	bf38      	it	cc
 80067bc:	2304      	movcc	r3, #4
 80067be:	441d      	add	r5, r3
 80067c0:	445b      	add	r3, fp
 80067c2:	461e      	mov	r6, r3
 80067c4:	462c      	mov	r4, r5
 80067c6:	4544      	cmp	r4, r8
 80067c8:	d30e      	bcc.n	80067e8 <__mdiff+0xf8>
 80067ca:	f108 0103 	add.w	r1, r8, #3
 80067ce:	1b49      	subs	r1, r1, r5
 80067d0:	f021 0103 	bic.w	r1, r1, #3
 80067d4:	3d03      	subs	r5, #3
 80067d6:	45a8      	cmp	r8, r5
 80067d8:	bf38      	it	cc
 80067da:	2100      	movcc	r1, #0
 80067dc:	440b      	add	r3, r1
 80067de:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80067e2:	b191      	cbz	r1, 800680a <__mdiff+0x11a>
 80067e4:	6117      	str	r7, [r2, #16]
 80067e6:	e79d      	b.n	8006724 <__mdiff+0x34>
 80067e8:	f854 1b04 	ldr.w	r1, [r4], #4
 80067ec:	46e6      	mov	lr, ip
 80067ee:	0c08      	lsrs	r0, r1, #16
 80067f0:	fa1c fc81 	uxtah	ip, ip, r1
 80067f4:	4471      	add	r1, lr
 80067f6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80067fa:	b289      	uxth	r1, r1
 80067fc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006800:	f846 1b04 	str.w	r1, [r6], #4
 8006804:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006808:	e7dd      	b.n	80067c6 <__mdiff+0xd6>
 800680a:	3f01      	subs	r7, #1
 800680c:	e7e7      	b.n	80067de <__mdiff+0xee>
 800680e:	bf00      	nop
 8006810:	0800d89e 	.word	0x0800d89e
 8006814:	0800d8af 	.word	0x0800d8af

08006818 <__ulp>:
 8006818:	b082      	sub	sp, #8
 800681a:	ed8d 0b00 	vstr	d0, [sp]
 800681e:	9a01      	ldr	r2, [sp, #4]
 8006820:	4b0f      	ldr	r3, [pc, #60]	@ (8006860 <__ulp+0x48>)
 8006822:	4013      	ands	r3, r2
 8006824:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8006828:	2b00      	cmp	r3, #0
 800682a:	dc08      	bgt.n	800683e <__ulp+0x26>
 800682c:	425b      	negs	r3, r3
 800682e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8006832:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006836:	da04      	bge.n	8006842 <__ulp+0x2a>
 8006838:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800683c:	4113      	asrs	r3, r2
 800683e:	2200      	movs	r2, #0
 8006840:	e008      	b.n	8006854 <__ulp+0x3c>
 8006842:	f1a2 0314 	sub.w	r3, r2, #20
 8006846:	2b1e      	cmp	r3, #30
 8006848:	bfda      	itte	le
 800684a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800684e:	40da      	lsrle	r2, r3
 8006850:	2201      	movgt	r2, #1
 8006852:	2300      	movs	r3, #0
 8006854:	4619      	mov	r1, r3
 8006856:	4610      	mov	r0, r2
 8006858:	ec41 0b10 	vmov	d0, r0, r1
 800685c:	b002      	add	sp, #8
 800685e:	4770      	bx	lr
 8006860:	7ff00000 	.word	0x7ff00000

08006864 <__b2d>:
 8006864:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006868:	6906      	ldr	r6, [r0, #16]
 800686a:	f100 0814 	add.w	r8, r0, #20
 800686e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8006872:	1f37      	subs	r7, r6, #4
 8006874:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8006878:	4610      	mov	r0, r2
 800687a:	f7ff fd4b 	bl	8006314 <__hi0bits>
 800687e:	f1c0 0320 	rsb	r3, r0, #32
 8006882:	280a      	cmp	r0, #10
 8006884:	600b      	str	r3, [r1, #0]
 8006886:	491b      	ldr	r1, [pc, #108]	@ (80068f4 <__b2d+0x90>)
 8006888:	dc15      	bgt.n	80068b6 <__b2d+0x52>
 800688a:	f1c0 0c0b 	rsb	ip, r0, #11
 800688e:	fa22 f30c 	lsr.w	r3, r2, ip
 8006892:	45b8      	cmp	r8, r7
 8006894:	ea43 0501 	orr.w	r5, r3, r1
 8006898:	bf34      	ite	cc
 800689a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800689e:	2300      	movcs	r3, #0
 80068a0:	3015      	adds	r0, #21
 80068a2:	fa02 f000 	lsl.w	r0, r2, r0
 80068a6:	fa23 f30c 	lsr.w	r3, r3, ip
 80068aa:	4303      	orrs	r3, r0
 80068ac:	461c      	mov	r4, r3
 80068ae:	ec45 4b10 	vmov	d0, r4, r5
 80068b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80068b6:	45b8      	cmp	r8, r7
 80068b8:	bf3a      	itte	cc
 80068ba:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80068be:	f1a6 0708 	subcc.w	r7, r6, #8
 80068c2:	2300      	movcs	r3, #0
 80068c4:	380b      	subs	r0, #11
 80068c6:	d012      	beq.n	80068ee <__b2d+0x8a>
 80068c8:	f1c0 0120 	rsb	r1, r0, #32
 80068cc:	fa23 f401 	lsr.w	r4, r3, r1
 80068d0:	4082      	lsls	r2, r0
 80068d2:	4322      	orrs	r2, r4
 80068d4:	4547      	cmp	r7, r8
 80068d6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80068da:	bf8c      	ite	hi
 80068dc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80068e0:	2200      	movls	r2, #0
 80068e2:	4083      	lsls	r3, r0
 80068e4:	40ca      	lsrs	r2, r1
 80068e6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80068ea:	4313      	orrs	r3, r2
 80068ec:	e7de      	b.n	80068ac <__b2d+0x48>
 80068ee:	ea42 0501 	orr.w	r5, r2, r1
 80068f2:	e7db      	b.n	80068ac <__b2d+0x48>
 80068f4:	3ff00000 	.word	0x3ff00000

080068f8 <__d2b>:
 80068f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80068fc:	460f      	mov	r7, r1
 80068fe:	2101      	movs	r1, #1
 8006900:	ec59 8b10 	vmov	r8, r9, d0
 8006904:	4616      	mov	r6, r2
 8006906:	f7ff fc13 	bl	8006130 <_Balloc>
 800690a:	4604      	mov	r4, r0
 800690c:	b930      	cbnz	r0, 800691c <__d2b+0x24>
 800690e:	4602      	mov	r2, r0
 8006910:	4b23      	ldr	r3, [pc, #140]	@ (80069a0 <__d2b+0xa8>)
 8006912:	4824      	ldr	r0, [pc, #144]	@ (80069a4 <__d2b+0xac>)
 8006914:	f240 310f 	movw	r1, #783	@ 0x30f
 8006918:	f001 f91a 	bl	8007b50 <__assert_func>
 800691c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006920:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006924:	b10d      	cbz	r5, 800692a <__d2b+0x32>
 8006926:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800692a:	9301      	str	r3, [sp, #4]
 800692c:	f1b8 0300 	subs.w	r3, r8, #0
 8006930:	d023      	beq.n	800697a <__d2b+0x82>
 8006932:	4668      	mov	r0, sp
 8006934:	9300      	str	r3, [sp, #0]
 8006936:	f7ff fd0c 	bl	8006352 <__lo0bits>
 800693a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800693e:	b1d0      	cbz	r0, 8006976 <__d2b+0x7e>
 8006940:	f1c0 0320 	rsb	r3, r0, #32
 8006944:	fa02 f303 	lsl.w	r3, r2, r3
 8006948:	430b      	orrs	r3, r1
 800694a:	40c2      	lsrs	r2, r0
 800694c:	6163      	str	r3, [r4, #20]
 800694e:	9201      	str	r2, [sp, #4]
 8006950:	9b01      	ldr	r3, [sp, #4]
 8006952:	61a3      	str	r3, [r4, #24]
 8006954:	2b00      	cmp	r3, #0
 8006956:	bf0c      	ite	eq
 8006958:	2201      	moveq	r2, #1
 800695a:	2202      	movne	r2, #2
 800695c:	6122      	str	r2, [r4, #16]
 800695e:	b1a5      	cbz	r5, 800698a <__d2b+0x92>
 8006960:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006964:	4405      	add	r5, r0
 8006966:	603d      	str	r5, [r7, #0]
 8006968:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800696c:	6030      	str	r0, [r6, #0]
 800696e:	4620      	mov	r0, r4
 8006970:	b003      	add	sp, #12
 8006972:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006976:	6161      	str	r1, [r4, #20]
 8006978:	e7ea      	b.n	8006950 <__d2b+0x58>
 800697a:	a801      	add	r0, sp, #4
 800697c:	f7ff fce9 	bl	8006352 <__lo0bits>
 8006980:	9b01      	ldr	r3, [sp, #4]
 8006982:	6163      	str	r3, [r4, #20]
 8006984:	3020      	adds	r0, #32
 8006986:	2201      	movs	r2, #1
 8006988:	e7e8      	b.n	800695c <__d2b+0x64>
 800698a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800698e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006992:	6038      	str	r0, [r7, #0]
 8006994:	6918      	ldr	r0, [r3, #16]
 8006996:	f7ff fcbd 	bl	8006314 <__hi0bits>
 800699a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800699e:	e7e5      	b.n	800696c <__d2b+0x74>
 80069a0:	0800d89e 	.word	0x0800d89e
 80069a4:	0800d8af 	.word	0x0800d8af

080069a8 <__ratio>:
 80069a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069ac:	b085      	sub	sp, #20
 80069ae:	e9cd 1000 	strd	r1, r0, [sp]
 80069b2:	a902      	add	r1, sp, #8
 80069b4:	f7ff ff56 	bl	8006864 <__b2d>
 80069b8:	9800      	ldr	r0, [sp, #0]
 80069ba:	a903      	add	r1, sp, #12
 80069bc:	ec55 4b10 	vmov	r4, r5, d0
 80069c0:	f7ff ff50 	bl	8006864 <__b2d>
 80069c4:	9b01      	ldr	r3, [sp, #4]
 80069c6:	6919      	ldr	r1, [r3, #16]
 80069c8:	9b00      	ldr	r3, [sp, #0]
 80069ca:	691b      	ldr	r3, [r3, #16]
 80069cc:	1ac9      	subs	r1, r1, r3
 80069ce:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80069d2:	1a9b      	subs	r3, r3, r2
 80069d4:	ec5b ab10 	vmov	sl, fp, d0
 80069d8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80069dc:	2b00      	cmp	r3, #0
 80069de:	bfce      	itee	gt
 80069e0:	462a      	movgt	r2, r5
 80069e2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80069e6:	465a      	movle	r2, fp
 80069e8:	462f      	mov	r7, r5
 80069ea:	46d9      	mov	r9, fp
 80069ec:	bfcc      	ite	gt
 80069ee:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80069f2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80069f6:	464b      	mov	r3, r9
 80069f8:	4652      	mov	r2, sl
 80069fa:	4620      	mov	r0, r4
 80069fc:	4639      	mov	r1, r7
 80069fe:	f7f9 ff2d 	bl	800085c <__aeabi_ddiv>
 8006a02:	ec41 0b10 	vmov	d0, r0, r1
 8006a06:	b005      	add	sp, #20
 8006a08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006a0c <__copybits>:
 8006a0c:	3901      	subs	r1, #1
 8006a0e:	b570      	push	{r4, r5, r6, lr}
 8006a10:	1149      	asrs	r1, r1, #5
 8006a12:	6914      	ldr	r4, [r2, #16]
 8006a14:	3101      	adds	r1, #1
 8006a16:	f102 0314 	add.w	r3, r2, #20
 8006a1a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006a1e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006a22:	1f05      	subs	r5, r0, #4
 8006a24:	42a3      	cmp	r3, r4
 8006a26:	d30c      	bcc.n	8006a42 <__copybits+0x36>
 8006a28:	1aa3      	subs	r3, r4, r2
 8006a2a:	3b11      	subs	r3, #17
 8006a2c:	f023 0303 	bic.w	r3, r3, #3
 8006a30:	3211      	adds	r2, #17
 8006a32:	42a2      	cmp	r2, r4
 8006a34:	bf88      	it	hi
 8006a36:	2300      	movhi	r3, #0
 8006a38:	4418      	add	r0, r3
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	4288      	cmp	r0, r1
 8006a3e:	d305      	bcc.n	8006a4c <__copybits+0x40>
 8006a40:	bd70      	pop	{r4, r5, r6, pc}
 8006a42:	f853 6b04 	ldr.w	r6, [r3], #4
 8006a46:	f845 6f04 	str.w	r6, [r5, #4]!
 8006a4a:	e7eb      	b.n	8006a24 <__copybits+0x18>
 8006a4c:	f840 3b04 	str.w	r3, [r0], #4
 8006a50:	e7f4      	b.n	8006a3c <__copybits+0x30>

08006a52 <__any_on>:
 8006a52:	f100 0214 	add.w	r2, r0, #20
 8006a56:	6900      	ldr	r0, [r0, #16]
 8006a58:	114b      	asrs	r3, r1, #5
 8006a5a:	4298      	cmp	r0, r3
 8006a5c:	b510      	push	{r4, lr}
 8006a5e:	db11      	blt.n	8006a84 <__any_on+0x32>
 8006a60:	dd0a      	ble.n	8006a78 <__any_on+0x26>
 8006a62:	f011 011f 	ands.w	r1, r1, #31
 8006a66:	d007      	beq.n	8006a78 <__any_on+0x26>
 8006a68:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006a6c:	fa24 f001 	lsr.w	r0, r4, r1
 8006a70:	fa00 f101 	lsl.w	r1, r0, r1
 8006a74:	428c      	cmp	r4, r1
 8006a76:	d10b      	bne.n	8006a90 <__any_on+0x3e>
 8006a78:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d803      	bhi.n	8006a88 <__any_on+0x36>
 8006a80:	2000      	movs	r0, #0
 8006a82:	bd10      	pop	{r4, pc}
 8006a84:	4603      	mov	r3, r0
 8006a86:	e7f7      	b.n	8006a78 <__any_on+0x26>
 8006a88:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006a8c:	2900      	cmp	r1, #0
 8006a8e:	d0f5      	beq.n	8006a7c <__any_on+0x2a>
 8006a90:	2001      	movs	r0, #1
 8006a92:	e7f6      	b.n	8006a82 <__any_on+0x30>

08006a94 <sulp>:
 8006a94:	b570      	push	{r4, r5, r6, lr}
 8006a96:	4604      	mov	r4, r0
 8006a98:	460d      	mov	r5, r1
 8006a9a:	ec45 4b10 	vmov	d0, r4, r5
 8006a9e:	4616      	mov	r6, r2
 8006aa0:	f7ff feba 	bl	8006818 <__ulp>
 8006aa4:	ec51 0b10 	vmov	r0, r1, d0
 8006aa8:	b17e      	cbz	r6, 8006aca <sulp+0x36>
 8006aaa:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006aae:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	dd09      	ble.n	8006aca <sulp+0x36>
 8006ab6:	051b      	lsls	r3, r3, #20
 8006ab8:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8006abc:	2400      	movs	r4, #0
 8006abe:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8006ac2:	4622      	mov	r2, r4
 8006ac4:	462b      	mov	r3, r5
 8006ac6:	f7f9 fd9f 	bl	8000608 <__aeabi_dmul>
 8006aca:	ec41 0b10 	vmov	d0, r0, r1
 8006ace:	bd70      	pop	{r4, r5, r6, pc}

08006ad0 <_strtod_l>:
 8006ad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ad4:	b09f      	sub	sp, #124	@ 0x7c
 8006ad6:	460c      	mov	r4, r1
 8006ad8:	9217      	str	r2, [sp, #92]	@ 0x5c
 8006ada:	2200      	movs	r2, #0
 8006adc:	921a      	str	r2, [sp, #104]	@ 0x68
 8006ade:	9005      	str	r0, [sp, #20]
 8006ae0:	f04f 0a00 	mov.w	sl, #0
 8006ae4:	f04f 0b00 	mov.w	fp, #0
 8006ae8:	460a      	mov	r2, r1
 8006aea:	9219      	str	r2, [sp, #100]	@ 0x64
 8006aec:	7811      	ldrb	r1, [r2, #0]
 8006aee:	292b      	cmp	r1, #43	@ 0x2b
 8006af0:	d04a      	beq.n	8006b88 <_strtod_l+0xb8>
 8006af2:	d838      	bhi.n	8006b66 <_strtod_l+0x96>
 8006af4:	290d      	cmp	r1, #13
 8006af6:	d832      	bhi.n	8006b5e <_strtod_l+0x8e>
 8006af8:	2908      	cmp	r1, #8
 8006afa:	d832      	bhi.n	8006b62 <_strtod_l+0x92>
 8006afc:	2900      	cmp	r1, #0
 8006afe:	d03b      	beq.n	8006b78 <_strtod_l+0xa8>
 8006b00:	2200      	movs	r2, #0
 8006b02:	920b      	str	r2, [sp, #44]	@ 0x2c
 8006b04:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8006b06:	782a      	ldrb	r2, [r5, #0]
 8006b08:	2a30      	cmp	r2, #48	@ 0x30
 8006b0a:	f040 80b3 	bne.w	8006c74 <_strtod_l+0x1a4>
 8006b0e:	786a      	ldrb	r2, [r5, #1]
 8006b10:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006b14:	2a58      	cmp	r2, #88	@ 0x58
 8006b16:	d16e      	bne.n	8006bf6 <_strtod_l+0x126>
 8006b18:	9302      	str	r3, [sp, #8]
 8006b1a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006b1c:	9301      	str	r3, [sp, #4]
 8006b1e:	ab1a      	add	r3, sp, #104	@ 0x68
 8006b20:	9300      	str	r3, [sp, #0]
 8006b22:	4a8e      	ldr	r2, [pc, #568]	@ (8006d5c <_strtod_l+0x28c>)
 8006b24:	9805      	ldr	r0, [sp, #20]
 8006b26:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006b28:	a919      	add	r1, sp, #100	@ 0x64
 8006b2a:	f001 f8ab 	bl	8007c84 <__gethex>
 8006b2e:	f010 060f 	ands.w	r6, r0, #15
 8006b32:	4604      	mov	r4, r0
 8006b34:	d005      	beq.n	8006b42 <_strtod_l+0x72>
 8006b36:	2e06      	cmp	r6, #6
 8006b38:	d128      	bne.n	8006b8c <_strtod_l+0xbc>
 8006b3a:	3501      	adds	r5, #1
 8006b3c:	2300      	movs	r3, #0
 8006b3e:	9519      	str	r5, [sp, #100]	@ 0x64
 8006b40:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006b42:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	f040 858e 	bne.w	8007666 <_strtod_l+0xb96>
 8006b4a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006b4c:	b1cb      	cbz	r3, 8006b82 <_strtod_l+0xb2>
 8006b4e:	4652      	mov	r2, sl
 8006b50:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8006b54:	ec43 2b10 	vmov	d0, r2, r3
 8006b58:	b01f      	add	sp, #124	@ 0x7c
 8006b5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b5e:	2920      	cmp	r1, #32
 8006b60:	d1ce      	bne.n	8006b00 <_strtod_l+0x30>
 8006b62:	3201      	adds	r2, #1
 8006b64:	e7c1      	b.n	8006aea <_strtod_l+0x1a>
 8006b66:	292d      	cmp	r1, #45	@ 0x2d
 8006b68:	d1ca      	bne.n	8006b00 <_strtod_l+0x30>
 8006b6a:	2101      	movs	r1, #1
 8006b6c:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006b6e:	1c51      	adds	r1, r2, #1
 8006b70:	9119      	str	r1, [sp, #100]	@ 0x64
 8006b72:	7852      	ldrb	r2, [r2, #1]
 8006b74:	2a00      	cmp	r2, #0
 8006b76:	d1c5      	bne.n	8006b04 <_strtod_l+0x34>
 8006b78:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006b7a:	9419      	str	r4, [sp, #100]	@ 0x64
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	f040 8570 	bne.w	8007662 <_strtod_l+0xb92>
 8006b82:	4652      	mov	r2, sl
 8006b84:	465b      	mov	r3, fp
 8006b86:	e7e5      	b.n	8006b54 <_strtod_l+0x84>
 8006b88:	2100      	movs	r1, #0
 8006b8a:	e7ef      	b.n	8006b6c <_strtod_l+0x9c>
 8006b8c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006b8e:	b13a      	cbz	r2, 8006ba0 <_strtod_l+0xd0>
 8006b90:	2135      	movs	r1, #53	@ 0x35
 8006b92:	a81c      	add	r0, sp, #112	@ 0x70
 8006b94:	f7ff ff3a 	bl	8006a0c <__copybits>
 8006b98:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006b9a:	9805      	ldr	r0, [sp, #20]
 8006b9c:	f7ff fb08 	bl	80061b0 <_Bfree>
 8006ba0:	3e01      	subs	r6, #1
 8006ba2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8006ba4:	2e04      	cmp	r6, #4
 8006ba6:	d806      	bhi.n	8006bb6 <_strtod_l+0xe6>
 8006ba8:	e8df f006 	tbb	[pc, r6]
 8006bac:	201d0314 	.word	0x201d0314
 8006bb0:	14          	.byte	0x14
 8006bb1:	00          	.byte	0x00
 8006bb2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8006bb6:	05e1      	lsls	r1, r4, #23
 8006bb8:	bf48      	it	mi
 8006bba:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8006bbe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006bc2:	0d1b      	lsrs	r3, r3, #20
 8006bc4:	051b      	lsls	r3, r3, #20
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d1bb      	bne.n	8006b42 <_strtod_l+0x72>
 8006bca:	f7fe fb31 	bl	8005230 <__errno>
 8006bce:	2322      	movs	r3, #34	@ 0x22
 8006bd0:	6003      	str	r3, [r0, #0]
 8006bd2:	e7b6      	b.n	8006b42 <_strtod_l+0x72>
 8006bd4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8006bd8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8006bdc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006be0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006be4:	e7e7      	b.n	8006bb6 <_strtod_l+0xe6>
 8006be6:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8006d64 <_strtod_l+0x294>
 8006bea:	e7e4      	b.n	8006bb6 <_strtod_l+0xe6>
 8006bec:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8006bf0:	f04f 3aff 	mov.w	sl, #4294967295
 8006bf4:	e7df      	b.n	8006bb6 <_strtod_l+0xe6>
 8006bf6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006bf8:	1c5a      	adds	r2, r3, #1
 8006bfa:	9219      	str	r2, [sp, #100]	@ 0x64
 8006bfc:	785b      	ldrb	r3, [r3, #1]
 8006bfe:	2b30      	cmp	r3, #48	@ 0x30
 8006c00:	d0f9      	beq.n	8006bf6 <_strtod_l+0x126>
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d09d      	beq.n	8006b42 <_strtod_l+0x72>
 8006c06:	2301      	movs	r3, #1
 8006c08:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c0a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006c0c:	930c      	str	r3, [sp, #48]	@ 0x30
 8006c0e:	2300      	movs	r3, #0
 8006c10:	9308      	str	r3, [sp, #32]
 8006c12:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c14:	461f      	mov	r7, r3
 8006c16:	220a      	movs	r2, #10
 8006c18:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8006c1a:	7805      	ldrb	r5, [r0, #0]
 8006c1c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8006c20:	b2d9      	uxtb	r1, r3
 8006c22:	2909      	cmp	r1, #9
 8006c24:	d928      	bls.n	8006c78 <_strtod_l+0x1a8>
 8006c26:	494e      	ldr	r1, [pc, #312]	@ (8006d60 <_strtod_l+0x290>)
 8006c28:	2201      	movs	r2, #1
 8006c2a:	f000 ff59 	bl	8007ae0 <strncmp>
 8006c2e:	2800      	cmp	r0, #0
 8006c30:	d032      	beq.n	8006c98 <_strtod_l+0x1c8>
 8006c32:	2000      	movs	r0, #0
 8006c34:	462a      	mov	r2, r5
 8006c36:	4681      	mov	r9, r0
 8006c38:	463d      	mov	r5, r7
 8006c3a:	4603      	mov	r3, r0
 8006c3c:	2a65      	cmp	r2, #101	@ 0x65
 8006c3e:	d001      	beq.n	8006c44 <_strtod_l+0x174>
 8006c40:	2a45      	cmp	r2, #69	@ 0x45
 8006c42:	d114      	bne.n	8006c6e <_strtod_l+0x19e>
 8006c44:	b91d      	cbnz	r5, 8006c4e <_strtod_l+0x17e>
 8006c46:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006c48:	4302      	orrs	r2, r0
 8006c4a:	d095      	beq.n	8006b78 <_strtod_l+0xa8>
 8006c4c:	2500      	movs	r5, #0
 8006c4e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8006c50:	1c62      	adds	r2, r4, #1
 8006c52:	9219      	str	r2, [sp, #100]	@ 0x64
 8006c54:	7862      	ldrb	r2, [r4, #1]
 8006c56:	2a2b      	cmp	r2, #43	@ 0x2b
 8006c58:	d077      	beq.n	8006d4a <_strtod_l+0x27a>
 8006c5a:	2a2d      	cmp	r2, #45	@ 0x2d
 8006c5c:	d07b      	beq.n	8006d56 <_strtod_l+0x286>
 8006c5e:	f04f 0c00 	mov.w	ip, #0
 8006c62:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8006c66:	2909      	cmp	r1, #9
 8006c68:	f240 8082 	bls.w	8006d70 <_strtod_l+0x2a0>
 8006c6c:	9419      	str	r4, [sp, #100]	@ 0x64
 8006c6e:	f04f 0800 	mov.w	r8, #0
 8006c72:	e0a2      	b.n	8006dba <_strtod_l+0x2ea>
 8006c74:	2300      	movs	r3, #0
 8006c76:	e7c7      	b.n	8006c08 <_strtod_l+0x138>
 8006c78:	2f08      	cmp	r7, #8
 8006c7a:	bfd5      	itete	le
 8006c7c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8006c7e:	9908      	ldrgt	r1, [sp, #32]
 8006c80:	fb02 3301 	mlale	r3, r2, r1, r3
 8006c84:	fb02 3301 	mlagt	r3, r2, r1, r3
 8006c88:	f100 0001 	add.w	r0, r0, #1
 8006c8c:	bfd4      	ite	le
 8006c8e:	930a      	strle	r3, [sp, #40]	@ 0x28
 8006c90:	9308      	strgt	r3, [sp, #32]
 8006c92:	3701      	adds	r7, #1
 8006c94:	9019      	str	r0, [sp, #100]	@ 0x64
 8006c96:	e7bf      	b.n	8006c18 <_strtod_l+0x148>
 8006c98:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006c9a:	1c5a      	adds	r2, r3, #1
 8006c9c:	9219      	str	r2, [sp, #100]	@ 0x64
 8006c9e:	785a      	ldrb	r2, [r3, #1]
 8006ca0:	b37f      	cbz	r7, 8006d02 <_strtod_l+0x232>
 8006ca2:	4681      	mov	r9, r0
 8006ca4:	463d      	mov	r5, r7
 8006ca6:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8006caa:	2b09      	cmp	r3, #9
 8006cac:	d912      	bls.n	8006cd4 <_strtod_l+0x204>
 8006cae:	2301      	movs	r3, #1
 8006cb0:	e7c4      	b.n	8006c3c <_strtod_l+0x16c>
 8006cb2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006cb4:	1c5a      	adds	r2, r3, #1
 8006cb6:	9219      	str	r2, [sp, #100]	@ 0x64
 8006cb8:	785a      	ldrb	r2, [r3, #1]
 8006cba:	3001      	adds	r0, #1
 8006cbc:	2a30      	cmp	r2, #48	@ 0x30
 8006cbe:	d0f8      	beq.n	8006cb2 <_strtod_l+0x1e2>
 8006cc0:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8006cc4:	2b08      	cmp	r3, #8
 8006cc6:	f200 84d3 	bhi.w	8007670 <_strtod_l+0xba0>
 8006cca:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006ccc:	930c      	str	r3, [sp, #48]	@ 0x30
 8006cce:	4681      	mov	r9, r0
 8006cd0:	2000      	movs	r0, #0
 8006cd2:	4605      	mov	r5, r0
 8006cd4:	3a30      	subs	r2, #48	@ 0x30
 8006cd6:	f100 0301 	add.w	r3, r0, #1
 8006cda:	d02a      	beq.n	8006d32 <_strtod_l+0x262>
 8006cdc:	4499      	add	r9, r3
 8006cde:	eb00 0c05 	add.w	ip, r0, r5
 8006ce2:	462b      	mov	r3, r5
 8006ce4:	210a      	movs	r1, #10
 8006ce6:	4563      	cmp	r3, ip
 8006ce8:	d10d      	bne.n	8006d06 <_strtod_l+0x236>
 8006cea:	1c69      	adds	r1, r5, #1
 8006cec:	4401      	add	r1, r0
 8006cee:	4428      	add	r0, r5
 8006cf0:	2808      	cmp	r0, #8
 8006cf2:	dc16      	bgt.n	8006d22 <_strtod_l+0x252>
 8006cf4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006cf6:	230a      	movs	r3, #10
 8006cf8:	fb03 2300 	mla	r3, r3, r0, r2
 8006cfc:	930a      	str	r3, [sp, #40]	@ 0x28
 8006cfe:	2300      	movs	r3, #0
 8006d00:	e018      	b.n	8006d34 <_strtod_l+0x264>
 8006d02:	4638      	mov	r0, r7
 8006d04:	e7da      	b.n	8006cbc <_strtod_l+0x1ec>
 8006d06:	2b08      	cmp	r3, #8
 8006d08:	f103 0301 	add.w	r3, r3, #1
 8006d0c:	dc03      	bgt.n	8006d16 <_strtod_l+0x246>
 8006d0e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8006d10:	434e      	muls	r6, r1
 8006d12:	960a      	str	r6, [sp, #40]	@ 0x28
 8006d14:	e7e7      	b.n	8006ce6 <_strtod_l+0x216>
 8006d16:	2b10      	cmp	r3, #16
 8006d18:	bfde      	ittt	le
 8006d1a:	9e08      	ldrle	r6, [sp, #32]
 8006d1c:	434e      	mulle	r6, r1
 8006d1e:	9608      	strle	r6, [sp, #32]
 8006d20:	e7e1      	b.n	8006ce6 <_strtod_l+0x216>
 8006d22:	280f      	cmp	r0, #15
 8006d24:	dceb      	bgt.n	8006cfe <_strtod_l+0x22e>
 8006d26:	9808      	ldr	r0, [sp, #32]
 8006d28:	230a      	movs	r3, #10
 8006d2a:	fb03 2300 	mla	r3, r3, r0, r2
 8006d2e:	9308      	str	r3, [sp, #32]
 8006d30:	e7e5      	b.n	8006cfe <_strtod_l+0x22e>
 8006d32:	4629      	mov	r1, r5
 8006d34:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006d36:	1c50      	adds	r0, r2, #1
 8006d38:	9019      	str	r0, [sp, #100]	@ 0x64
 8006d3a:	7852      	ldrb	r2, [r2, #1]
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	460d      	mov	r5, r1
 8006d40:	e7b1      	b.n	8006ca6 <_strtod_l+0x1d6>
 8006d42:	f04f 0900 	mov.w	r9, #0
 8006d46:	2301      	movs	r3, #1
 8006d48:	e77d      	b.n	8006c46 <_strtod_l+0x176>
 8006d4a:	f04f 0c00 	mov.w	ip, #0
 8006d4e:	1ca2      	adds	r2, r4, #2
 8006d50:	9219      	str	r2, [sp, #100]	@ 0x64
 8006d52:	78a2      	ldrb	r2, [r4, #2]
 8006d54:	e785      	b.n	8006c62 <_strtod_l+0x192>
 8006d56:	f04f 0c01 	mov.w	ip, #1
 8006d5a:	e7f8      	b.n	8006d4e <_strtod_l+0x27e>
 8006d5c:	0800da20 	.word	0x0800da20
 8006d60:	0800da08 	.word	0x0800da08
 8006d64:	7ff00000 	.word	0x7ff00000
 8006d68:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006d6a:	1c51      	adds	r1, r2, #1
 8006d6c:	9119      	str	r1, [sp, #100]	@ 0x64
 8006d6e:	7852      	ldrb	r2, [r2, #1]
 8006d70:	2a30      	cmp	r2, #48	@ 0x30
 8006d72:	d0f9      	beq.n	8006d68 <_strtod_l+0x298>
 8006d74:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8006d78:	2908      	cmp	r1, #8
 8006d7a:	f63f af78 	bhi.w	8006c6e <_strtod_l+0x19e>
 8006d7e:	3a30      	subs	r2, #48	@ 0x30
 8006d80:	920e      	str	r2, [sp, #56]	@ 0x38
 8006d82:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006d84:	920f      	str	r2, [sp, #60]	@ 0x3c
 8006d86:	f04f 080a 	mov.w	r8, #10
 8006d8a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006d8c:	1c56      	adds	r6, r2, #1
 8006d8e:	9619      	str	r6, [sp, #100]	@ 0x64
 8006d90:	7852      	ldrb	r2, [r2, #1]
 8006d92:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8006d96:	f1be 0f09 	cmp.w	lr, #9
 8006d9a:	d939      	bls.n	8006e10 <_strtod_l+0x340>
 8006d9c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006d9e:	1a76      	subs	r6, r6, r1
 8006da0:	2e08      	cmp	r6, #8
 8006da2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8006da6:	dc03      	bgt.n	8006db0 <_strtod_l+0x2e0>
 8006da8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8006daa:	4588      	cmp	r8, r1
 8006dac:	bfa8      	it	ge
 8006dae:	4688      	movge	r8, r1
 8006db0:	f1bc 0f00 	cmp.w	ip, #0
 8006db4:	d001      	beq.n	8006dba <_strtod_l+0x2ea>
 8006db6:	f1c8 0800 	rsb	r8, r8, #0
 8006dba:	2d00      	cmp	r5, #0
 8006dbc:	d14e      	bne.n	8006e5c <_strtod_l+0x38c>
 8006dbe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006dc0:	4308      	orrs	r0, r1
 8006dc2:	f47f aebe 	bne.w	8006b42 <_strtod_l+0x72>
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	f47f aed6 	bne.w	8006b78 <_strtod_l+0xa8>
 8006dcc:	2a69      	cmp	r2, #105	@ 0x69
 8006dce:	d028      	beq.n	8006e22 <_strtod_l+0x352>
 8006dd0:	dc25      	bgt.n	8006e1e <_strtod_l+0x34e>
 8006dd2:	2a49      	cmp	r2, #73	@ 0x49
 8006dd4:	d025      	beq.n	8006e22 <_strtod_l+0x352>
 8006dd6:	2a4e      	cmp	r2, #78	@ 0x4e
 8006dd8:	f47f aece 	bne.w	8006b78 <_strtod_l+0xa8>
 8006ddc:	499b      	ldr	r1, [pc, #620]	@ (800704c <_strtod_l+0x57c>)
 8006dde:	a819      	add	r0, sp, #100	@ 0x64
 8006de0:	f001 f972 	bl	80080c8 <__match>
 8006de4:	2800      	cmp	r0, #0
 8006de6:	f43f aec7 	beq.w	8006b78 <_strtod_l+0xa8>
 8006dea:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006dec:	781b      	ldrb	r3, [r3, #0]
 8006dee:	2b28      	cmp	r3, #40	@ 0x28
 8006df0:	d12e      	bne.n	8006e50 <_strtod_l+0x380>
 8006df2:	4997      	ldr	r1, [pc, #604]	@ (8007050 <_strtod_l+0x580>)
 8006df4:	aa1c      	add	r2, sp, #112	@ 0x70
 8006df6:	a819      	add	r0, sp, #100	@ 0x64
 8006df8:	f001 f97a 	bl	80080f0 <__hexnan>
 8006dfc:	2805      	cmp	r0, #5
 8006dfe:	d127      	bne.n	8006e50 <_strtod_l+0x380>
 8006e00:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006e02:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8006e06:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8006e0a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8006e0e:	e698      	b.n	8006b42 <_strtod_l+0x72>
 8006e10:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8006e12:	fb08 2101 	mla	r1, r8, r1, r2
 8006e16:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8006e1a:	920e      	str	r2, [sp, #56]	@ 0x38
 8006e1c:	e7b5      	b.n	8006d8a <_strtod_l+0x2ba>
 8006e1e:	2a6e      	cmp	r2, #110	@ 0x6e
 8006e20:	e7da      	b.n	8006dd8 <_strtod_l+0x308>
 8006e22:	498c      	ldr	r1, [pc, #560]	@ (8007054 <_strtod_l+0x584>)
 8006e24:	a819      	add	r0, sp, #100	@ 0x64
 8006e26:	f001 f94f 	bl	80080c8 <__match>
 8006e2a:	2800      	cmp	r0, #0
 8006e2c:	f43f aea4 	beq.w	8006b78 <_strtod_l+0xa8>
 8006e30:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006e32:	4989      	ldr	r1, [pc, #548]	@ (8007058 <_strtod_l+0x588>)
 8006e34:	3b01      	subs	r3, #1
 8006e36:	a819      	add	r0, sp, #100	@ 0x64
 8006e38:	9319      	str	r3, [sp, #100]	@ 0x64
 8006e3a:	f001 f945 	bl	80080c8 <__match>
 8006e3e:	b910      	cbnz	r0, 8006e46 <_strtod_l+0x376>
 8006e40:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006e42:	3301      	adds	r3, #1
 8006e44:	9319      	str	r3, [sp, #100]	@ 0x64
 8006e46:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8007068 <_strtod_l+0x598>
 8006e4a:	f04f 0a00 	mov.w	sl, #0
 8006e4e:	e678      	b.n	8006b42 <_strtod_l+0x72>
 8006e50:	4882      	ldr	r0, [pc, #520]	@ (800705c <_strtod_l+0x58c>)
 8006e52:	f000 fe75 	bl	8007b40 <nan>
 8006e56:	ec5b ab10 	vmov	sl, fp, d0
 8006e5a:	e672      	b.n	8006b42 <_strtod_l+0x72>
 8006e5c:	eba8 0309 	sub.w	r3, r8, r9
 8006e60:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006e62:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e64:	2f00      	cmp	r7, #0
 8006e66:	bf08      	it	eq
 8006e68:	462f      	moveq	r7, r5
 8006e6a:	2d10      	cmp	r5, #16
 8006e6c:	462c      	mov	r4, r5
 8006e6e:	bfa8      	it	ge
 8006e70:	2410      	movge	r4, #16
 8006e72:	f7f9 fb4f 	bl	8000514 <__aeabi_ui2d>
 8006e76:	2d09      	cmp	r5, #9
 8006e78:	4682      	mov	sl, r0
 8006e7a:	468b      	mov	fp, r1
 8006e7c:	dc13      	bgt.n	8006ea6 <_strtod_l+0x3d6>
 8006e7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	f43f ae5e 	beq.w	8006b42 <_strtod_l+0x72>
 8006e86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e88:	dd78      	ble.n	8006f7c <_strtod_l+0x4ac>
 8006e8a:	2b16      	cmp	r3, #22
 8006e8c:	dc5f      	bgt.n	8006f4e <_strtod_l+0x47e>
 8006e8e:	4974      	ldr	r1, [pc, #464]	@ (8007060 <_strtod_l+0x590>)
 8006e90:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006e94:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006e98:	4652      	mov	r2, sl
 8006e9a:	465b      	mov	r3, fp
 8006e9c:	f7f9 fbb4 	bl	8000608 <__aeabi_dmul>
 8006ea0:	4682      	mov	sl, r0
 8006ea2:	468b      	mov	fp, r1
 8006ea4:	e64d      	b.n	8006b42 <_strtod_l+0x72>
 8006ea6:	4b6e      	ldr	r3, [pc, #440]	@ (8007060 <_strtod_l+0x590>)
 8006ea8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006eac:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8006eb0:	f7f9 fbaa 	bl	8000608 <__aeabi_dmul>
 8006eb4:	4682      	mov	sl, r0
 8006eb6:	9808      	ldr	r0, [sp, #32]
 8006eb8:	468b      	mov	fp, r1
 8006eba:	f7f9 fb2b 	bl	8000514 <__aeabi_ui2d>
 8006ebe:	4602      	mov	r2, r0
 8006ec0:	460b      	mov	r3, r1
 8006ec2:	4650      	mov	r0, sl
 8006ec4:	4659      	mov	r1, fp
 8006ec6:	f7f9 f9e9 	bl	800029c <__adddf3>
 8006eca:	2d0f      	cmp	r5, #15
 8006ecc:	4682      	mov	sl, r0
 8006ece:	468b      	mov	fp, r1
 8006ed0:	ddd5      	ble.n	8006e7e <_strtod_l+0x3ae>
 8006ed2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ed4:	1b2c      	subs	r4, r5, r4
 8006ed6:	441c      	add	r4, r3
 8006ed8:	2c00      	cmp	r4, #0
 8006eda:	f340 8096 	ble.w	800700a <_strtod_l+0x53a>
 8006ede:	f014 030f 	ands.w	r3, r4, #15
 8006ee2:	d00a      	beq.n	8006efa <_strtod_l+0x42a>
 8006ee4:	495e      	ldr	r1, [pc, #376]	@ (8007060 <_strtod_l+0x590>)
 8006ee6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006eea:	4652      	mov	r2, sl
 8006eec:	465b      	mov	r3, fp
 8006eee:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006ef2:	f7f9 fb89 	bl	8000608 <__aeabi_dmul>
 8006ef6:	4682      	mov	sl, r0
 8006ef8:	468b      	mov	fp, r1
 8006efa:	f034 040f 	bics.w	r4, r4, #15
 8006efe:	d073      	beq.n	8006fe8 <_strtod_l+0x518>
 8006f00:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8006f04:	dd48      	ble.n	8006f98 <_strtod_l+0x4c8>
 8006f06:	2400      	movs	r4, #0
 8006f08:	46a0      	mov	r8, r4
 8006f0a:	940a      	str	r4, [sp, #40]	@ 0x28
 8006f0c:	46a1      	mov	r9, r4
 8006f0e:	9a05      	ldr	r2, [sp, #20]
 8006f10:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8007068 <_strtod_l+0x598>
 8006f14:	2322      	movs	r3, #34	@ 0x22
 8006f16:	6013      	str	r3, [r2, #0]
 8006f18:	f04f 0a00 	mov.w	sl, #0
 8006f1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	f43f ae0f 	beq.w	8006b42 <_strtod_l+0x72>
 8006f24:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006f26:	9805      	ldr	r0, [sp, #20]
 8006f28:	f7ff f942 	bl	80061b0 <_Bfree>
 8006f2c:	9805      	ldr	r0, [sp, #20]
 8006f2e:	4649      	mov	r1, r9
 8006f30:	f7ff f93e 	bl	80061b0 <_Bfree>
 8006f34:	9805      	ldr	r0, [sp, #20]
 8006f36:	4641      	mov	r1, r8
 8006f38:	f7ff f93a 	bl	80061b0 <_Bfree>
 8006f3c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006f3e:	9805      	ldr	r0, [sp, #20]
 8006f40:	f7ff f936 	bl	80061b0 <_Bfree>
 8006f44:	9805      	ldr	r0, [sp, #20]
 8006f46:	4621      	mov	r1, r4
 8006f48:	f7ff f932 	bl	80061b0 <_Bfree>
 8006f4c:	e5f9      	b.n	8006b42 <_strtod_l+0x72>
 8006f4e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006f50:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8006f54:	4293      	cmp	r3, r2
 8006f56:	dbbc      	blt.n	8006ed2 <_strtod_l+0x402>
 8006f58:	4c41      	ldr	r4, [pc, #260]	@ (8007060 <_strtod_l+0x590>)
 8006f5a:	f1c5 050f 	rsb	r5, r5, #15
 8006f5e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006f62:	4652      	mov	r2, sl
 8006f64:	465b      	mov	r3, fp
 8006f66:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006f6a:	f7f9 fb4d 	bl	8000608 <__aeabi_dmul>
 8006f6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f70:	1b5d      	subs	r5, r3, r5
 8006f72:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006f76:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006f7a:	e78f      	b.n	8006e9c <_strtod_l+0x3cc>
 8006f7c:	3316      	adds	r3, #22
 8006f7e:	dba8      	blt.n	8006ed2 <_strtod_l+0x402>
 8006f80:	4b37      	ldr	r3, [pc, #220]	@ (8007060 <_strtod_l+0x590>)
 8006f82:	eba9 0808 	sub.w	r8, r9, r8
 8006f86:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8006f8a:	e9d8 2300 	ldrd	r2, r3, [r8]
 8006f8e:	4650      	mov	r0, sl
 8006f90:	4659      	mov	r1, fp
 8006f92:	f7f9 fc63 	bl	800085c <__aeabi_ddiv>
 8006f96:	e783      	b.n	8006ea0 <_strtod_l+0x3d0>
 8006f98:	4b32      	ldr	r3, [pc, #200]	@ (8007064 <_strtod_l+0x594>)
 8006f9a:	9308      	str	r3, [sp, #32]
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	1124      	asrs	r4, r4, #4
 8006fa0:	4650      	mov	r0, sl
 8006fa2:	4659      	mov	r1, fp
 8006fa4:	461e      	mov	r6, r3
 8006fa6:	2c01      	cmp	r4, #1
 8006fa8:	dc21      	bgt.n	8006fee <_strtod_l+0x51e>
 8006faa:	b10b      	cbz	r3, 8006fb0 <_strtod_l+0x4e0>
 8006fac:	4682      	mov	sl, r0
 8006fae:	468b      	mov	fp, r1
 8006fb0:	492c      	ldr	r1, [pc, #176]	@ (8007064 <_strtod_l+0x594>)
 8006fb2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8006fb6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8006fba:	4652      	mov	r2, sl
 8006fbc:	465b      	mov	r3, fp
 8006fbe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006fc2:	f7f9 fb21 	bl	8000608 <__aeabi_dmul>
 8006fc6:	4b28      	ldr	r3, [pc, #160]	@ (8007068 <_strtod_l+0x598>)
 8006fc8:	460a      	mov	r2, r1
 8006fca:	400b      	ands	r3, r1
 8006fcc:	4927      	ldr	r1, [pc, #156]	@ (800706c <_strtod_l+0x59c>)
 8006fce:	428b      	cmp	r3, r1
 8006fd0:	4682      	mov	sl, r0
 8006fd2:	d898      	bhi.n	8006f06 <_strtod_l+0x436>
 8006fd4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8006fd8:	428b      	cmp	r3, r1
 8006fda:	bf86      	itte	hi
 8006fdc:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8007070 <_strtod_l+0x5a0>
 8006fe0:	f04f 3aff 	movhi.w	sl, #4294967295
 8006fe4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8006fe8:	2300      	movs	r3, #0
 8006fea:	9308      	str	r3, [sp, #32]
 8006fec:	e07a      	b.n	80070e4 <_strtod_l+0x614>
 8006fee:	07e2      	lsls	r2, r4, #31
 8006ff0:	d505      	bpl.n	8006ffe <_strtod_l+0x52e>
 8006ff2:	9b08      	ldr	r3, [sp, #32]
 8006ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ff8:	f7f9 fb06 	bl	8000608 <__aeabi_dmul>
 8006ffc:	2301      	movs	r3, #1
 8006ffe:	9a08      	ldr	r2, [sp, #32]
 8007000:	3208      	adds	r2, #8
 8007002:	3601      	adds	r6, #1
 8007004:	1064      	asrs	r4, r4, #1
 8007006:	9208      	str	r2, [sp, #32]
 8007008:	e7cd      	b.n	8006fa6 <_strtod_l+0x4d6>
 800700a:	d0ed      	beq.n	8006fe8 <_strtod_l+0x518>
 800700c:	4264      	negs	r4, r4
 800700e:	f014 020f 	ands.w	r2, r4, #15
 8007012:	d00a      	beq.n	800702a <_strtod_l+0x55a>
 8007014:	4b12      	ldr	r3, [pc, #72]	@ (8007060 <_strtod_l+0x590>)
 8007016:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800701a:	4650      	mov	r0, sl
 800701c:	4659      	mov	r1, fp
 800701e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007022:	f7f9 fc1b 	bl	800085c <__aeabi_ddiv>
 8007026:	4682      	mov	sl, r0
 8007028:	468b      	mov	fp, r1
 800702a:	1124      	asrs	r4, r4, #4
 800702c:	d0dc      	beq.n	8006fe8 <_strtod_l+0x518>
 800702e:	2c1f      	cmp	r4, #31
 8007030:	dd20      	ble.n	8007074 <_strtod_l+0x5a4>
 8007032:	2400      	movs	r4, #0
 8007034:	46a0      	mov	r8, r4
 8007036:	940a      	str	r4, [sp, #40]	@ 0x28
 8007038:	46a1      	mov	r9, r4
 800703a:	9a05      	ldr	r2, [sp, #20]
 800703c:	2322      	movs	r3, #34	@ 0x22
 800703e:	f04f 0a00 	mov.w	sl, #0
 8007042:	f04f 0b00 	mov.w	fp, #0
 8007046:	6013      	str	r3, [r2, #0]
 8007048:	e768      	b.n	8006f1c <_strtod_l+0x44c>
 800704a:	bf00      	nop
 800704c:	0800d7f6 	.word	0x0800d7f6
 8007050:	0800da0c 	.word	0x0800da0c
 8007054:	0800d7ee 	.word	0x0800d7ee
 8007058:	0800d825 	.word	0x0800d825
 800705c:	0800dab4 	.word	0x0800dab4
 8007060:	0800d940 	.word	0x0800d940
 8007064:	0800d918 	.word	0x0800d918
 8007068:	7ff00000 	.word	0x7ff00000
 800706c:	7ca00000 	.word	0x7ca00000
 8007070:	7fefffff 	.word	0x7fefffff
 8007074:	f014 0310 	ands.w	r3, r4, #16
 8007078:	bf18      	it	ne
 800707a:	236a      	movne	r3, #106	@ 0x6a
 800707c:	4ea9      	ldr	r6, [pc, #676]	@ (8007324 <_strtod_l+0x854>)
 800707e:	9308      	str	r3, [sp, #32]
 8007080:	4650      	mov	r0, sl
 8007082:	4659      	mov	r1, fp
 8007084:	2300      	movs	r3, #0
 8007086:	07e2      	lsls	r2, r4, #31
 8007088:	d504      	bpl.n	8007094 <_strtod_l+0x5c4>
 800708a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800708e:	f7f9 fabb 	bl	8000608 <__aeabi_dmul>
 8007092:	2301      	movs	r3, #1
 8007094:	1064      	asrs	r4, r4, #1
 8007096:	f106 0608 	add.w	r6, r6, #8
 800709a:	d1f4      	bne.n	8007086 <_strtod_l+0x5b6>
 800709c:	b10b      	cbz	r3, 80070a2 <_strtod_l+0x5d2>
 800709e:	4682      	mov	sl, r0
 80070a0:	468b      	mov	fp, r1
 80070a2:	9b08      	ldr	r3, [sp, #32]
 80070a4:	b1b3      	cbz	r3, 80070d4 <_strtod_l+0x604>
 80070a6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80070aa:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	4659      	mov	r1, fp
 80070b2:	dd0f      	ble.n	80070d4 <_strtod_l+0x604>
 80070b4:	2b1f      	cmp	r3, #31
 80070b6:	dd55      	ble.n	8007164 <_strtod_l+0x694>
 80070b8:	2b34      	cmp	r3, #52	@ 0x34
 80070ba:	bfde      	ittt	le
 80070bc:	f04f 33ff 	movle.w	r3, #4294967295
 80070c0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80070c4:	4093      	lslle	r3, r2
 80070c6:	f04f 0a00 	mov.w	sl, #0
 80070ca:	bfcc      	ite	gt
 80070cc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80070d0:	ea03 0b01 	andle.w	fp, r3, r1
 80070d4:	2200      	movs	r2, #0
 80070d6:	2300      	movs	r3, #0
 80070d8:	4650      	mov	r0, sl
 80070da:	4659      	mov	r1, fp
 80070dc:	f7f9 fcfc 	bl	8000ad8 <__aeabi_dcmpeq>
 80070e0:	2800      	cmp	r0, #0
 80070e2:	d1a6      	bne.n	8007032 <_strtod_l+0x562>
 80070e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80070e6:	9300      	str	r3, [sp, #0]
 80070e8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80070ea:	9805      	ldr	r0, [sp, #20]
 80070ec:	462b      	mov	r3, r5
 80070ee:	463a      	mov	r2, r7
 80070f0:	f7ff f8c6 	bl	8006280 <__s2b>
 80070f4:	900a      	str	r0, [sp, #40]	@ 0x28
 80070f6:	2800      	cmp	r0, #0
 80070f8:	f43f af05 	beq.w	8006f06 <_strtod_l+0x436>
 80070fc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80070fe:	2a00      	cmp	r2, #0
 8007100:	eba9 0308 	sub.w	r3, r9, r8
 8007104:	bfa8      	it	ge
 8007106:	2300      	movge	r3, #0
 8007108:	9312      	str	r3, [sp, #72]	@ 0x48
 800710a:	2400      	movs	r4, #0
 800710c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007110:	9316      	str	r3, [sp, #88]	@ 0x58
 8007112:	46a0      	mov	r8, r4
 8007114:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007116:	9805      	ldr	r0, [sp, #20]
 8007118:	6859      	ldr	r1, [r3, #4]
 800711a:	f7ff f809 	bl	8006130 <_Balloc>
 800711e:	4681      	mov	r9, r0
 8007120:	2800      	cmp	r0, #0
 8007122:	f43f aef4 	beq.w	8006f0e <_strtod_l+0x43e>
 8007126:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007128:	691a      	ldr	r2, [r3, #16]
 800712a:	3202      	adds	r2, #2
 800712c:	f103 010c 	add.w	r1, r3, #12
 8007130:	0092      	lsls	r2, r2, #2
 8007132:	300c      	adds	r0, #12
 8007134:	f000 fcf6 	bl	8007b24 <memcpy>
 8007138:	ec4b ab10 	vmov	d0, sl, fp
 800713c:	9805      	ldr	r0, [sp, #20]
 800713e:	aa1c      	add	r2, sp, #112	@ 0x70
 8007140:	a91b      	add	r1, sp, #108	@ 0x6c
 8007142:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8007146:	f7ff fbd7 	bl	80068f8 <__d2b>
 800714a:	901a      	str	r0, [sp, #104]	@ 0x68
 800714c:	2800      	cmp	r0, #0
 800714e:	f43f aede 	beq.w	8006f0e <_strtod_l+0x43e>
 8007152:	9805      	ldr	r0, [sp, #20]
 8007154:	2101      	movs	r1, #1
 8007156:	f7ff f929 	bl	80063ac <__i2b>
 800715a:	4680      	mov	r8, r0
 800715c:	b948      	cbnz	r0, 8007172 <_strtod_l+0x6a2>
 800715e:	f04f 0800 	mov.w	r8, #0
 8007162:	e6d4      	b.n	8006f0e <_strtod_l+0x43e>
 8007164:	f04f 32ff 	mov.w	r2, #4294967295
 8007168:	fa02 f303 	lsl.w	r3, r2, r3
 800716c:	ea03 0a0a 	and.w	sl, r3, sl
 8007170:	e7b0      	b.n	80070d4 <_strtod_l+0x604>
 8007172:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8007174:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007176:	2d00      	cmp	r5, #0
 8007178:	bfab      	itete	ge
 800717a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800717c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800717e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007180:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8007182:	bfac      	ite	ge
 8007184:	18ef      	addge	r7, r5, r3
 8007186:	1b5e      	sublt	r6, r3, r5
 8007188:	9b08      	ldr	r3, [sp, #32]
 800718a:	1aed      	subs	r5, r5, r3
 800718c:	4415      	add	r5, r2
 800718e:	4b66      	ldr	r3, [pc, #408]	@ (8007328 <_strtod_l+0x858>)
 8007190:	3d01      	subs	r5, #1
 8007192:	429d      	cmp	r5, r3
 8007194:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007198:	da50      	bge.n	800723c <_strtod_l+0x76c>
 800719a:	1b5b      	subs	r3, r3, r5
 800719c:	2b1f      	cmp	r3, #31
 800719e:	eba2 0203 	sub.w	r2, r2, r3
 80071a2:	f04f 0101 	mov.w	r1, #1
 80071a6:	dc3d      	bgt.n	8007224 <_strtod_l+0x754>
 80071a8:	fa01 f303 	lsl.w	r3, r1, r3
 80071ac:	9313      	str	r3, [sp, #76]	@ 0x4c
 80071ae:	2300      	movs	r3, #0
 80071b0:	9310      	str	r3, [sp, #64]	@ 0x40
 80071b2:	18bd      	adds	r5, r7, r2
 80071b4:	9b08      	ldr	r3, [sp, #32]
 80071b6:	42af      	cmp	r7, r5
 80071b8:	4416      	add	r6, r2
 80071ba:	441e      	add	r6, r3
 80071bc:	463b      	mov	r3, r7
 80071be:	bfa8      	it	ge
 80071c0:	462b      	movge	r3, r5
 80071c2:	42b3      	cmp	r3, r6
 80071c4:	bfa8      	it	ge
 80071c6:	4633      	movge	r3, r6
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	bfc2      	ittt	gt
 80071cc:	1aed      	subgt	r5, r5, r3
 80071ce:	1af6      	subgt	r6, r6, r3
 80071d0:	1aff      	subgt	r7, r7, r3
 80071d2:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	dd16      	ble.n	8007206 <_strtod_l+0x736>
 80071d8:	4641      	mov	r1, r8
 80071da:	9805      	ldr	r0, [sp, #20]
 80071dc:	461a      	mov	r2, r3
 80071de:	f7ff f9a5 	bl	800652c <__pow5mult>
 80071e2:	4680      	mov	r8, r0
 80071e4:	2800      	cmp	r0, #0
 80071e6:	d0ba      	beq.n	800715e <_strtod_l+0x68e>
 80071e8:	4601      	mov	r1, r0
 80071ea:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80071ec:	9805      	ldr	r0, [sp, #20]
 80071ee:	f7ff f8f3 	bl	80063d8 <__multiply>
 80071f2:	900e      	str	r0, [sp, #56]	@ 0x38
 80071f4:	2800      	cmp	r0, #0
 80071f6:	f43f ae8a 	beq.w	8006f0e <_strtod_l+0x43e>
 80071fa:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80071fc:	9805      	ldr	r0, [sp, #20]
 80071fe:	f7fe ffd7 	bl	80061b0 <_Bfree>
 8007202:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007204:	931a      	str	r3, [sp, #104]	@ 0x68
 8007206:	2d00      	cmp	r5, #0
 8007208:	dc1d      	bgt.n	8007246 <_strtod_l+0x776>
 800720a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800720c:	2b00      	cmp	r3, #0
 800720e:	dd23      	ble.n	8007258 <_strtod_l+0x788>
 8007210:	4649      	mov	r1, r9
 8007212:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007214:	9805      	ldr	r0, [sp, #20]
 8007216:	f7ff f989 	bl	800652c <__pow5mult>
 800721a:	4681      	mov	r9, r0
 800721c:	b9e0      	cbnz	r0, 8007258 <_strtod_l+0x788>
 800721e:	f04f 0900 	mov.w	r9, #0
 8007222:	e674      	b.n	8006f0e <_strtod_l+0x43e>
 8007224:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007228:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800722c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8007230:	35e2      	adds	r5, #226	@ 0xe2
 8007232:	fa01 f305 	lsl.w	r3, r1, r5
 8007236:	9310      	str	r3, [sp, #64]	@ 0x40
 8007238:	9113      	str	r1, [sp, #76]	@ 0x4c
 800723a:	e7ba      	b.n	80071b2 <_strtod_l+0x6e2>
 800723c:	2300      	movs	r3, #0
 800723e:	9310      	str	r3, [sp, #64]	@ 0x40
 8007240:	2301      	movs	r3, #1
 8007242:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007244:	e7b5      	b.n	80071b2 <_strtod_l+0x6e2>
 8007246:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007248:	9805      	ldr	r0, [sp, #20]
 800724a:	462a      	mov	r2, r5
 800724c:	f7ff f9c8 	bl	80065e0 <__lshift>
 8007250:	901a      	str	r0, [sp, #104]	@ 0x68
 8007252:	2800      	cmp	r0, #0
 8007254:	d1d9      	bne.n	800720a <_strtod_l+0x73a>
 8007256:	e65a      	b.n	8006f0e <_strtod_l+0x43e>
 8007258:	2e00      	cmp	r6, #0
 800725a:	dd07      	ble.n	800726c <_strtod_l+0x79c>
 800725c:	4649      	mov	r1, r9
 800725e:	9805      	ldr	r0, [sp, #20]
 8007260:	4632      	mov	r2, r6
 8007262:	f7ff f9bd 	bl	80065e0 <__lshift>
 8007266:	4681      	mov	r9, r0
 8007268:	2800      	cmp	r0, #0
 800726a:	d0d8      	beq.n	800721e <_strtod_l+0x74e>
 800726c:	2f00      	cmp	r7, #0
 800726e:	dd08      	ble.n	8007282 <_strtod_l+0x7b2>
 8007270:	4641      	mov	r1, r8
 8007272:	9805      	ldr	r0, [sp, #20]
 8007274:	463a      	mov	r2, r7
 8007276:	f7ff f9b3 	bl	80065e0 <__lshift>
 800727a:	4680      	mov	r8, r0
 800727c:	2800      	cmp	r0, #0
 800727e:	f43f ae46 	beq.w	8006f0e <_strtod_l+0x43e>
 8007282:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007284:	9805      	ldr	r0, [sp, #20]
 8007286:	464a      	mov	r2, r9
 8007288:	f7ff fa32 	bl	80066f0 <__mdiff>
 800728c:	4604      	mov	r4, r0
 800728e:	2800      	cmp	r0, #0
 8007290:	f43f ae3d 	beq.w	8006f0e <_strtod_l+0x43e>
 8007294:	68c3      	ldr	r3, [r0, #12]
 8007296:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007298:	2300      	movs	r3, #0
 800729a:	60c3      	str	r3, [r0, #12]
 800729c:	4641      	mov	r1, r8
 800729e:	f7ff fa0b 	bl	80066b8 <__mcmp>
 80072a2:	2800      	cmp	r0, #0
 80072a4:	da46      	bge.n	8007334 <_strtod_l+0x864>
 80072a6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80072a8:	ea53 030a 	orrs.w	r3, r3, sl
 80072ac:	d16c      	bne.n	8007388 <_strtod_l+0x8b8>
 80072ae:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d168      	bne.n	8007388 <_strtod_l+0x8b8>
 80072b6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80072ba:	0d1b      	lsrs	r3, r3, #20
 80072bc:	051b      	lsls	r3, r3, #20
 80072be:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80072c2:	d961      	bls.n	8007388 <_strtod_l+0x8b8>
 80072c4:	6963      	ldr	r3, [r4, #20]
 80072c6:	b913      	cbnz	r3, 80072ce <_strtod_l+0x7fe>
 80072c8:	6923      	ldr	r3, [r4, #16]
 80072ca:	2b01      	cmp	r3, #1
 80072cc:	dd5c      	ble.n	8007388 <_strtod_l+0x8b8>
 80072ce:	4621      	mov	r1, r4
 80072d0:	2201      	movs	r2, #1
 80072d2:	9805      	ldr	r0, [sp, #20]
 80072d4:	f7ff f984 	bl	80065e0 <__lshift>
 80072d8:	4641      	mov	r1, r8
 80072da:	4604      	mov	r4, r0
 80072dc:	f7ff f9ec 	bl	80066b8 <__mcmp>
 80072e0:	2800      	cmp	r0, #0
 80072e2:	dd51      	ble.n	8007388 <_strtod_l+0x8b8>
 80072e4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80072e8:	9a08      	ldr	r2, [sp, #32]
 80072ea:	0d1b      	lsrs	r3, r3, #20
 80072ec:	051b      	lsls	r3, r3, #20
 80072ee:	2a00      	cmp	r2, #0
 80072f0:	d06b      	beq.n	80073ca <_strtod_l+0x8fa>
 80072f2:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80072f6:	d868      	bhi.n	80073ca <_strtod_l+0x8fa>
 80072f8:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80072fc:	f67f ae9d 	bls.w	800703a <_strtod_l+0x56a>
 8007300:	4b0a      	ldr	r3, [pc, #40]	@ (800732c <_strtod_l+0x85c>)
 8007302:	4650      	mov	r0, sl
 8007304:	4659      	mov	r1, fp
 8007306:	2200      	movs	r2, #0
 8007308:	f7f9 f97e 	bl	8000608 <__aeabi_dmul>
 800730c:	4b08      	ldr	r3, [pc, #32]	@ (8007330 <_strtod_l+0x860>)
 800730e:	400b      	ands	r3, r1
 8007310:	4682      	mov	sl, r0
 8007312:	468b      	mov	fp, r1
 8007314:	2b00      	cmp	r3, #0
 8007316:	f47f ae05 	bne.w	8006f24 <_strtod_l+0x454>
 800731a:	9a05      	ldr	r2, [sp, #20]
 800731c:	2322      	movs	r3, #34	@ 0x22
 800731e:	6013      	str	r3, [r2, #0]
 8007320:	e600      	b.n	8006f24 <_strtod_l+0x454>
 8007322:	bf00      	nop
 8007324:	0800da38 	.word	0x0800da38
 8007328:	fffffc02 	.word	0xfffffc02
 800732c:	39500000 	.word	0x39500000
 8007330:	7ff00000 	.word	0x7ff00000
 8007334:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8007338:	d165      	bne.n	8007406 <_strtod_l+0x936>
 800733a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800733c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007340:	b35a      	cbz	r2, 800739a <_strtod_l+0x8ca>
 8007342:	4a9f      	ldr	r2, [pc, #636]	@ (80075c0 <_strtod_l+0xaf0>)
 8007344:	4293      	cmp	r3, r2
 8007346:	d12b      	bne.n	80073a0 <_strtod_l+0x8d0>
 8007348:	9b08      	ldr	r3, [sp, #32]
 800734a:	4651      	mov	r1, sl
 800734c:	b303      	cbz	r3, 8007390 <_strtod_l+0x8c0>
 800734e:	4b9d      	ldr	r3, [pc, #628]	@ (80075c4 <_strtod_l+0xaf4>)
 8007350:	465a      	mov	r2, fp
 8007352:	4013      	ands	r3, r2
 8007354:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007358:	f04f 32ff 	mov.w	r2, #4294967295
 800735c:	d81b      	bhi.n	8007396 <_strtod_l+0x8c6>
 800735e:	0d1b      	lsrs	r3, r3, #20
 8007360:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007364:	fa02 f303 	lsl.w	r3, r2, r3
 8007368:	4299      	cmp	r1, r3
 800736a:	d119      	bne.n	80073a0 <_strtod_l+0x8d0>
 800736c:	4b96      	ldr	r3, [pc, #600]	@ (80075c8 <_strtod_l+0xaf8>)
 800736e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007370:	429a      	cmp	r2, r3
 8007372:	d102      	bne.n	800737a <_strtod_l+0x8aa>
 8007374:	3101      	adds	r1, #1
 8007376:	f43f adca 	beq.w	8006f0e <_strtod_l+0x43e>
 800737a:	4b92      	ldr	r3, [pc, #584]	@ (80075c4 <_strtod_l+0xaf4>)
 800737c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800737e:	401a      	ands	r2, r3
 8007380:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007384:	f04f 0a00 	mov.w	sl, #0
 8007388:	9b08      	ldr	r3, [sp, #32]
 800738a:	2b00      	cmp	r3, #0
 800738c:	d1b8      	bne.n	8007300 <_strtod_l+0x830>
 800738e:	e5c9      	b.n	8006f24 <_strtod_l+0x454>
 8007390:	f04f 33ff 	mov.w	r3, #4294967295
 8007394:	e7e8      	b.n	8007368 <_strtod_l+0x898>
 8007396:	4613      	mov	r3, r2
 8007398:	e7e6      	b.n	8007368 <_strtod_l+0x898>
 800739a:	ea53 030a 	orrs.w	r3, r3, sl
 800739e:	d0a1      	beq.n	80072e4 <_strtod_l+0x814>
 80073a0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80073a2:	b1db      	cbz	r3, 80073dc <_strtod_l+0x90c>
 80073a4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80073a6:	4213      	tst	r3, r2
 80073a8:	d0ee      	beq.n	8007388 <_strtod_l+0x8b8>
 80073aa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80073ac:	9a08      	ldr	r2, [sp, #32]
 80073ae:	4650      	mov	r0, sl
 80073b0:	4659      	mov	r1, fp
 80073b2:	b1bb      	cbz	r3, 80073e4 <_strtod_l+0x914>
 80073b4:	f7ff fb6e 	bl	8006a94 <sulp>
 80073b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80073bc:	ec53 2b10 	vmov	r2, r3, d0
 80073c0:	f7f8 ff6c 	bl	800029c <__adddf3>
 80073c4:	4682      	mov	sl, r0
 80073c6:	468b      	mov	fp, r1
 80073c8:	e7de      	b.n	8007388 <_strtod_l+0x8b8>
 80073ca:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80073ce:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80073d2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80073d6:	f04f 3aff 	mov.w	sl, #4294967295
 80073da:	e7d5      	b.n	8007388 <_strtod_l+0x8b8>
 80073dc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80073de:	ea13 0f0a 	tst.w	r3, sl
 80073e2:	e7e1      	b.n	80073a8 <_strtod_l+0x8d8>
 80073e4:	f7ff fb56 	bl	8006a94 <sulp>
 80073e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80073ec:	ec53 2b10 	vmov	r2, r3, d0
 80073f0:	f7f8 ff52 	bl	8000298 <__aeabi_dsub>
 80073f4:	2200      	movs	r2, #0
 80073f6:	2300      	movs	r3, #0
 80073f8:	4682      	mov	sl, r0
 80073fa:	468b      	mov	fp, r1
 80073fc:	f7f9 fb6c 	bl	8000ad8 <__aeabi_dcmpeq>
 8007400:	2800      	cmp	r0, #0
 8007402:	d0c1      	beq.n	8007388 <_strtod_l+0x8b8>
 8007404:	e619      	b.n	800703a <_strtod_l+0x56a>
 8007406:	4641      	mov	r1, r8
 8007408:	4620      	mov	r0, r4
 800740a:	f7ff facd 	bl	80069a8 <__ratio>
 800740e:	ec57 6b10 	vmov	r6, r7, d0
 8007412:	2200      	movs	r2, #0
 8007414:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007418:	4630      	mov	r0, r6
 800741a:	4639      	mov	r1, r7
 800741c:	f7f9 fb70 	bl	8000b00 <__aeabi_dcmple>
 8007420:	2800      	cmp	r0, #0
 8007422:	d06f      	beq.n	8007504 <_strtod_l+0xa34>
 8007424:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007426:	2b00      	cmp	r3, #0
 8007428:	d17a      	bne.n	8007520 <_strtod_l+0xa50>
 800742a:	f1ba 0f00 	cmp.w	sl, #0
 800742e:	d158      	bne.n	80074e2 <_strtod_l+0xa12>
 8007430:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007432:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007436:	2b00      	cmp	r3, #0
 8007438:	d15a      	bne.n	80074f0 <_strtod_l+0xa20>
 800743a:	4b64      	ldr	r3, [pc, #400]	@ (80075cc <_strtod_l+0xafc>)
 800743c:	2200      	movs	r2, #0
 800743e:	4630      	mov	r0, r6
 8007440:	4639      	mov	r1, r7
 8007442:	f7f9 fb53 	bl	8000aec <__aeabi_dcmplt>
 8007446:	2800      	cmp	r0, #0
 8007448:	d159      	bne.n	80074fe <_strtod_l+0xa2e>
 800744a:	4630      	mov	r0, r6
 800744c:	4639      	mov	r1, r7
 800744e:	4b60      	ldr	r3, [pc, #384]	@ (80075d0 <_strtod_l+0xb00>)
 8007450:	2200      	movs	r2, #0
 8007452:	f7f9 f8d9 	bl	8000608 <__aeabi_dmul>
 8007456:	4606      	mov	r6, r0
 8007458:	460f      	mov	r7, r1
 800745a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800745e:	9606      	str	r6, [sp, #24]
 8007460:	9307      	str	r3, [sp, #28]
 8007462:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007466:	4d57      	ldr	r5, [pc, #348]	@ (80075c4 <_strtod_l+0xaf4>)
 8007468:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800746c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800746e:	401d      	ands	r5, r3
 8007470:	4b58      	ldr	r3, [pc, #352]	@ (80075d4 <_strtod_l+0xb04>)
 8007472:	429d      	cmp	r5, r3
 8007474:	f040 80b2 	bne.w	80075dc <_strtod_l+0xb0c>
 8007478:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800747a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800747e:	ec4b ab10 	vmov	d0, sl, fp
 8007482:	f7ff f9c9 	bl	8006818 <__ulp>
 8007486:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800748a:	ec51 0b10 	vmov	r0, r1, d0
 800748e:	f7f9 f8bb 	bl	8000608 <__aeabi_dmul>
 8007492:	4652      	mov	r2, sl
 8007494:	465b      	mov	r3, fp
 8007496:	f7f8 ff01 	bl	800029c <__adddf3>
 800749a:	460b      	mov	r3, r1
 800749c:	4949      	ldr	r1, [pc, #292]	@ (80075c4 <_strtod_l+0xaf4>)
 800749e:	4a4e      	ldr	r2, [pc, #312]	@ (80075d8 <_strtod_l+0xb08>)
 80074a0:	4019      	ands	r1, r3
 80074a2:	4291      	cmp	r1, r2
 80074a4:	4682      	mov	sl, r0
 80074a6:	d942      	bls.n	800752e <_strtod_l+0xa5e>
 80074a8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80074aa:	4b47      	ldr	r3, [pc, #284]	@ (80075c8 <_strtod_l+0xaf8>)
 80074ac:	429a      	cmp	r2, r3
 80074ae:	d103      	bne.n	80074b8 <_strtod_l+0x9e8>
 80074b0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80074b2:	3301      	adds	r3, #1
 80074b4:	f43f ad2b 	beq.w	8006f0e <_strtod_l+0x43e>
 80074b8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80075c8 <_strtod_l+0xaf8>
 80074bc:	f04f 3aff 	mov.w	sl, #4294967295
 80074c0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80074c2:	9805      	ldr	r0, [sp, #20]
 80074c4:	f7fe fe74 	bl	80061b0 <_Bfree>
 80074c8:	9805      	ldr	r0, [sp, #20]
 80074ca:	4649      	mov	r1, r9
 80074cc:	f7fe fe70 	bl	80061b0 <_Bfree>
 80074d0:	9805      	ldr	r0, [sp, #20]
 80074d2:	4641      	mov	r1, r8
 80074d4:	f7fe fe6c 	bl	80061b0 <_Bfree>
 80074d8:	9805      	ldr	r0, [sp, #20]
 80074da:	4621      	mov	r1, r4
 80074dc:	f7fe fe68 	bl	80061b0 <_Bfree>
 80074e0:	e618      	b.n	8007114 <_strtod_l+0x644>
 80074e2:	f1ba 0f01 	cmp.w	sl, #1
 80074e6:	d103      	bne.n	80074f0 <_strtod_l+0xa20>
 80074e8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	f43f ada5 	beq.w	800703a <_strtod_l+0x56a>
 80074f0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80075a0 <_strtod_l+0xad0>
 80074f4:	4f35      	ldr	r7, [pc, #212]	@ (80075cc <_strtod_l+0xafc>)
 80074f6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80074fa:	2600      	movs	r6, #0
 80074fc:	e7b1      	b.n	8007462 <_strtod_l+0x992>
 80074fe:	4f34      	ldr	r7, [pc, #208]	@ (80075d0 <_strtod_l+0xb00>)
 8007500:	2600      	movs	r6, #0
 8007502:	e7aa      	b.n	800745a <_strtod_l+0x98a>
 8007504:	4b32      	ldr	r3, [pc, #200]	@ (80075d0 <_strtod_l+0xb00>)
 8007506:	4630      	mov	r0, r6
 8007508:	4639      	mov	r1, r7
 800750a:	2200      	movs	r2, #0
 800750c:	f7f9 f87c 	bl	8000608 <__aeabi_dmul>
 8007510:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007512:	4606      	mov	r6, r0
 8007514:	460f      	mov	r7, r1
 8007516:	2b00      	cmp	r3, #0
 8007518:	d09f      	beq.n	800745a <_strtod_l+0x98a>
 800751a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800751e:	e7a0      	b.n	8007462 <_strtod_l+0x992>
 8007520:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80075a8 <_strtod_l+0xad8>
 8007524:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007528:	ec57 6b17 	vmov	r6, r7, d7
 800752c:	e799      	b.n	8007462 <_strtod_l+0x992>
 800752e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8007532:	9b08      	ldr	r3, [sp, #32]
 8007534:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8007538:	2b00      	cmp	r3, #0
 800753a:	d1c1      	bne.n	80074c0 <_strtod_l+0x9f0>
 800753c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007540:	0d1b      	lsrs	r3, r3, #20
 8007542:	051b      	lsls	r3, r3, #20
 8007544:	429d      	cmp	r5, r3
 8007546:	d1bb      	bne.n	80074c0 <_strtod_l+0x9f0>
 8007548:	4630      	mov	r0, r6
 800754a:	4639      	mov	r1, r7
 800754c:	f7f9 fbbc 	bl	8000cc8 <__aeabi_d2lz>
 8007550:	f7f9 f82c 	bl	80005ac <__aeabi_l2d>
 8007554:	4602      	mov	r2, r0
 8007556:	460b      	mov	r3, r1
 8007558:	4630      	mov	r0, r6
 800755a:	4639      	mov	r1, r7
 800755c:	f7f8 fe9c 	bl	8000298 <__aeabi_dsub>
 8007560:	460b      	mov	r3, r1
 8007562:	4602      	mov	r2, r0
 8007564:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007568:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800756c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800756e:	ea46 060a 	orr.w	r6, r6, sl
 8007572:	431e      	orrs	r6, r3
 8007574:	d06f      	beq.n	8007656 <_strtod_l+0xb86>
 8007576:	a30e      	add	r3, pc, #56	@ (adr r3, 80075b0 <_strtod_l+0xae0>)
 8007578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800757c:	f7f9 fab6 	bl	8000aec <__aeabi_dcmplt>
 8007580:	2800      	cmp	r0, #0
 8007582:	f47f accf 	bne.w	8006f24 <_strtod_l+0x454>
 8007586:	a30c      	add	r3, pc, #48	@ (adr r3, 80075b8 <_strtod_l+0xae8>)
 8007588:	e9d3 2300 	ldrd	r2, r3, [r3]
 800758c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007590:	f7f9 faca 	bl	8000b28 <__aeabi_dcmpgt>
 8007594:	2800      	cmp	r0, #0
 8007596:	d093      	beq.n	80074c0 <_strtod_l+0x9f0>
 8007598:	e4c4      	b.n	8006f24 <_strtod_l+0x454>
 800759a:	bf00      	nop
 800759c:	f3af 8000 	nop.w
 80075a0:	00000000 	.word	0x00000000
 80075a4:	bff00000 	.word	0xbff00000
 80075a8:	00000000 	.word	0x00000000
 80075ac:	3ff00000 	.word	0x3ff00000
 80075b0:	94a03595 	.word	0x94a03595
 80075b4:	3fdfffff 	.word	0x3fdfffff
 80075b8:	35afe535 	.word	0x35afe535
 80075bc:	3fe00000 	.word	0x3fe00000
 80075c0:	000fffff 	.word	0x000fffff
 80075c4:	7ff00000 	.word	0x7ff00000
 80075c8:	7fefffff 	.word	0x7fefffff
 80075cc:	3ff00000 	.word	0x3ff00000
 80075d0:	3fe00000 	.word	0x3fe00000
 80075d4:	7fe00000 	.word	0x7fe00000
 80075d8:	7c9fffff 	.word	0x7c9fffff
 80075dc:	9b08      	ldr	r3, [sp, #32]
 80075de:	b323      	cbz	r3, 800762a <_strtod_l+0xb5a>
 80075e0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80075e4:	d821      	bhi.n	800762a <_strtod_l+0xb5a>
 80075e6:	a328      	add	r3, pc, #160	@ (adr r3, 8007688 <_strtod_l+0xbb8>)
 80075e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075ec:	4630      	mov	r0, r6
 80075ee:	4639      	mov	r1, r7
 80075f0:	f7f9 fa86 	bl	8000b00 <__aeabi_dcmple>
 80075f4:	b1a0      	cbz	r0, 8007620 <_strtod_l+0xb50>
 80075f6:	4639      	mov	r1, r7
 80075f8:	4630      	mov	r0, r6
 80075fa:	f7f9 fadd 	bl	8000bb8 <__aeabi_d2uiz>
 80075fe:	2801      	cmp	r0, #1
 8007600:	bf38      	it	cc
 8007602:	2001      	movcc	r0, #1
 8007604:	f7f8 ff86 	bl	8000514 <__aeabi_ui2d>
 8007608:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800760a:	4606      	mov	r6, r0
 800760c:	460f      	mov	r7, r1
 800760e:	b9fb      	cbnz	r3, 8007650 <_strtod_l+0xb80>
 8007610:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007614:	9014      	str	r0, [sp, #80]	@ 0x50
 8007616:	9315      	str	r3, [sp, #84]	@ 0x54
 8007618:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800761c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007620:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007622:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8007626:	1b5b      	subs	r3, r3, r5
 8007628:	9311      	str	r3, [sp, #68]	@ 0x44
 800762a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800762e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8007632:	f7ff f8f1 	bl	8006818 <__ulp>
 8007636:	4650      	mov	r0, sl
 8007638:	ec53 2b10 	vmov	r2, r3, d0
 800763c:	4659      	mov	r1, fp
 800763e:	f7f8 ffe3 	bl	8000608 <__aeabi_dmul>
 8007642:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007646:	f7f8 fe29 	bl	800029c <__adddf3>
 800764a:	4682      	mov	sl, r0
 800764c:	468b      	mov	fp, r1
 800764e:	e770      	b.n	8007532 <_strtod_l+0xa62>
 8007650:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8007654:	e7e0      	b.n	8007618 <_strtod_l+0xb48>
 8007656:	a30e      	add	r3, pc, #56	@ (adr r3, 8007690 <_strtod_l+0xbc0>)
 8007658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800765c:	f7f9 fa46 	bl	8000aec <__aeabi_dcmplt>
 8007660:	e798      	b.n	8007594 <_strtod_l+0xac4>
 8007662:	2300      	movs	r3, #0
 8007664:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007666:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007668:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800766a:	6013      	str	r3, [r2, #0]
 800766c:	f7ff ba6d 	b.w	8006b4a <_strtod_l+0x7a>
 8007670:	2a65      	cmp	r2, #101	@ 0x65
 8007672:	f43f ab66 	beq.w	8006d42 <_strtod_l+0x272>
 8007676:	2a45      	cmp	r2, #69	@ 0x45
 8007678:	f43f ab63 	beq.w	8006d42 <_strtod_l+0x272>
 800767c:	2301      	movs	r3, #1
 800767e:	f7ff bb9e 	b.w	8006dbe <_strtod_l+0x2ee>
 8007682:	bf00      	nop
 8007684:	f3af 8000 	nop.w
 8007688:	ffc00000 	.word	0xffc00000
 800768c:	41dfffff 	.word	0x41dfffff
 8007690:	94a03595 	.word	0x94a03595
 8007694:	3fcfffff 	.word	0x3fcfffff

08007698 <_strtod_r>:
 8007698:	4b01      	ldr	r3, [pc, #4]	@ (80076a0 <_strtod_r+0x8>)
 800769a:	f7ff ba19 	b.w	8006ad0 <_strtod_l>
 800769e:	bf00      	nop
 80076a0:	200000a4 	.word	0x200000a4

080076a4 <__ssputs_r>:
 80076a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076a8:	688e      	ldr	r6, [r1, #8]
 80076aa:	461f      	mov	r7, r3
 80076ac:	42be      	cmp	r6, r7
 80076ae:	680b      	ldr	r3, [r1, #0]
 80076b0:	4682      	mov	sl, r0
 80076b2:	460c      	mov	r4, r1
 80076b4:	4690      	mov	r8, r2
 80076b6:	d82d      	bhi.n	8007714 <__ssputs_r+0x70>
 80076b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80076bc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80076c0:	d026      	beq.n	8007710 <__ssputs_r+0x6c>
 80076c2:	6965      	ldr	r5, [r4, #20]
 80076c4:	6909      	ldr	r1, [r1, #16]
 80076c6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80076ca:	eba3 0901 	sub.w	r9, r3, r1
 80076ce:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80076d2:	1c7b      	adds	r3, r7, #1
 80076d4:	444b      	add	r3, r9
 80076d6:	106d      	asrs	r5, r5, #1
 80076d8:	429d      	cmp	r5, r3
 80076da:	bf38      	it	cc
 80076dc:	461d      	movcc	r5, r3
 80076de:	0553      	lsls	r3, r2, #21
 80076e0:	d527      	bpl.n	8007732 <__ssputs_r+0x8e>
 80076e2:	4629      	mov	r1, r5
 80076e4:	f7fe fc98 	bl	8006018 <_malloc_r>
 80076e8:	4606      	mov	r6, r0
 80076ea:	b360      	cbz	r0, 8007746 <__ssputs_r+0xa2>
 80076ec:	6921      	ldr	r1, [r4, #16]
 80076ee:	464a      	mov	r2, r9
 80076f0:	f000 fa18 	bl	8007b24 <memcpy>
 80076f4:	89a3      	ldrh	r3, [r4, #12]
 80076f6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80076fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80076fe:	81a3      	strh	r3, [r4, #12]
 8007700:	6126      	str	r6, [r4, #16]
 8007702:	6165      	str	r5, [r4, #20]
 8007704:	444e      	add	r6, r9
 8007706:	eba5 0509 	sub.w	r5, r5, r9
 800770a:	6026      	str	r6, [r4, #0]
 800770c:	60a5      	str	r5, [r4, #8]
 800770e:	463e      	mov	r6, r7
 8007710:	42be      	cmp	r6, r7
 8007712:	d900      	bls.n	8007716 <__ssputs_r+0x72>
 8007714:	463e      	mov	r6, r7
 8007716:	6820      	ldr	r0, [r4, #0]
 8007718:	4632      	mov	r2, r6
 800771a:	4641      	mov	r1, r8
 800771c:	f000 f9c6 	bl	8007aac <memmove>
 8007720:	68a3      	ldr	r3, [r4, #8]
 8007722:	1b9b      	subs	r3, r3, r6
 8007724:	60a3      	str	r3, [r4, #8]
 8007726:	6823      	ldr	r3, [r4, #0]
 8007728:	4433      	add	r3, r6
 800772a:	6023      	str	r3, [r4, #0]
 800772c:	2000      	movs	r0, #0
 800772e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007732:	462a      	mov	r2, r5
 8007734:	f000 fd89 	bl	800824a <_realloc_r>
 8007738:	4606      	mov	r6, r0
 800773a:	2800      	cmp	r0, #0
 800773c:	d1e0      	bne.n	8007700 <__ssputs_r+0x5c>
 800773e:	6921      	ldr	r1, [r4, #16]
 8007740:	4650      	mov	r0, sl
 8007742:	f7fe fbf5 	bl	8005f30 <_free_r>
 8007746:	230c      	movs	r3, #12
 8007748:	f8ca 3000 	str.w	r3, [sl]
 800774c:	89a3      	ldrh	r3, [r4, #12]
 800774e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007752:	81a3      	strh	r3, [r4, #12]
 8007754:	f04f 30ff 	mov.w	r0, #4294967295
 8007758:	e7e9      	b.n	800772e <__ssputs_r+0x8a>
	...

0800775c <_svfiprintf_r>:
 800775c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007760:	4698      	mov	r8, r3
 8007762:	898b      	ldrh	r3, [r1, #12]
 8007764:	061b      	lsls	r3, r3, #24
 8007766:	b09d      	sub	sp, #116	@ 0x74
 8007768:	4607      	mov	r7, r0
 800776a:	460d      	mov	r5, r1
 800776c:	4614      	mov	r4, r2
 800776e:	d510      	bpl.n	8007792 <_svfiprintf_r+0x36>
 8007770:	690b      	ldr	r3, [r1, #16]
 8007772:	b973      	cbnz	r3, 8007792 <_svfiprintf_r+0x36>
 8007774:	2140      	movs	r1, #64	@ 0x40
 8007776:	f7fe fc4f 	bl	8006018 <_malloc_r>
 800777a:	6028      	str	r0, [r5, #0]
 800777c:	6128      	str	r0, [r5, #16]
 800777e:	b930      	cbnz	r0, 800778e <_svfiprintf_r+0x32>
 8007780:	230c      	movs	r3, #12
 8007782:	603b      	str	r3, [r7, #0]
 8007784:	f04f 30ff 	mov.w	r0, #4294967295
 8007788:	b01d      	add	sp, #116	@ 0x74
 800778a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800778e:	2340      	movs	r3, #64	@ 0x40
 8007790:	616b      	str	r3, [r5, #20]
 8007792:	2300      	movs	r3, #0
 8007794:	9309      	str	r3, [sp, #36]	@ 0x24
 8007796:	2320      	movs	r3, #32
 8007798:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800779c:	f8cd 800c 	str.w	r8, [sp, #12]
 80077a0:	2330      	movs	r3, #48	@ 0x30
 80077a2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007940 <_svfiprintf_r+0x1e4>
 80077a6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80077aa:	f04f 0901 	mov.w	r9, #1
 80077ae:	4623      	mov	r3, r4
 80077b0:	469a      	mov	sl, r3
 80077b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80077b6:	b10a      	cbz	r2, 80077bc <_svfiprintf_r+0x60>
 80077b8:	2a25      	cmp	r2, #37	@ 0x25
 80077ba:	d1f9      	bne.n	80077b0 <_svfiprintf_r+0x54>
 80077bc:	ebba 0b04 	subs.w	fp, sl, r4
 80077c0:	d00b      	beq.n	80077da <_svfiprintf_r+0x7e>
 80077c2:	465b      	mov	r3, fp
 80077c4:	4622      	mov	r2, r4
 80077c6:	4629      	mov	r1, r5
 80077c8:	4638      	mov	r0, r7
 80077ca:	f7ff ff6b 	bl	80076a4 <__ssputs_r>
 80077ce:	3001      	adds	r0, #1
 80077d0:	f000 80a7 	beq.w	8007922 <_svfiprintf_r+0x1c6>
 80077d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80077d6:	445a      	add	r2, fp
 80077d8:	9209      	str	r2, [sp, #36]	@ 0x24
 80077da:	f89a 3000 	ldrb.w	r3, [sl]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	f000 809f 	beq.w	8007922 <_svfiprintf_r+0x1c6>
 80077e4:	2300      	movs	r3, #0
 80077e6:	f04f 32ff 	mov.w	r2, #4294967295
 80077ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80077ee:	f10a 0a01 	add.w	sl, sl, #1
 80077f2:	9304      	str	r3, [sp, #16]
 80077f4:	9307      	str	r3, [sp, #28]
 80077f6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80077fa:	931a      	str	r3, [sp, #104]	@ 0x68
 80077fc:	4654      	mov	r4, sl
 80077fe:	2205      	movs	r2, #5
 8007800:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007804:	484e      	ldr	r0, [pc, #312]	@ (8007940 <_svfiprintf_r+0x1e4>)
 8007806:	f7f8 fceb 	bl	80001e0 <memchr>
 800780a:	9a04      	ldr	r2, [sp, #16]
 800780c:	b9d8      	cbnz	r0, 8007846 <_svfiprintf_r+0xea>
 800780e:	06d0      	lsls	r0, r2, #27
 8007810:	bf44      	itt	mi
 8007812:	2320      	movmi	r3, #32
 8007814:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007818:	0711      	lsls	r1, r2, #28
 800781a:	bf44      	itt	mi
 800781c:	232b      	movmi	r3, #43	@ 0x2b
 800781e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007822:	f89a 3000 	ldrb.w	r3, [sl]
 8007826:	2b2a      	cmp	r3, #42	@ 0x2a
 8007828:	d015      	beq.n	8007856 <_svfiprintf_r+0xfa>
 800782a:	9a07      	ldr	r2, [sp, #28]
 800782c:	4654      	mov	r4, sl
 800782e:	2000      	movs	r0, #0
 8007830:	f04f 0c0a 	mov.w	ip, #10
 8007834:	4621      	mov	r1, r4
 8007836:	f811 3b01 	ldrb.w	r3, [r1], #1
 800783a:	3b30      	subs	r3, #48	@ 0x30
 800783c:	2b09      	cmp	r3, #9
 800783e:	d94b      	bls.n	80078d8 <_svfiprintf_r+0x17c>
 8007840:	b1b0      	cbz	r0, 8007870 <_svfiprintf_r+0x114>
 8007842:	9207      	str	r2, [sp, #28]
 8007844:	e014      	b.n	8007870 <_svfiprintf_r+0x114>
 8007846:	eba0 0308 	sub.w	r3, r0, r8
 800784a:	fa09 f303 	lsl.w	r3, r9, r3
 800784e:	4313      	orrs	r3, r2
 8007850:	9304      	str	r3, [sp, #16]
 8007852:	46a2      	mov	sl, r4
 8007854:	e7d2      	b.n	80077fc <_svfiprintf_r+0xa0>
 8007856:	9b03      	ldr	r3, [sp, #12]
 8007858:	1d19      	adds	r1, r3, #4
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	9103      	str	r1, [sp, #12]
 800785e:	2b00      	cmp	r3, #0
 8007860:	bfbb      	ittet	lt
 8007862:	425b      	neglt	r3, r3
 8007864:	f042 0202 	orrlt.w	r2, r2, #2
 8007868:	9307      	strge	r3, [sp, #28]
 800786a:	9307      	strlt	r3, [sp, #28]
 800786c:	bfb8      	it	lt
 800786e:	9204      	strlt	r2, [sp, #16]
 8007870:	7823      	ldrb	r3, [r4, #0]
 8007872:	2b2e      	cmp	r3, #46	@ 0x2e
 8007874:	d10a      	bne.n	800788c <_svfiprintf_r+0x130>
 8007876:	7863      	ldrb	r3, [r4, #1]
 8007878:	2b2a      	cmp	r3, #42	@ 0x2a
 800787a:	d132      	bne.n	80078e2 <_svfiprintf_r+0x186>
 800787c:	9b03      	ldr	r3, [sp, #12]
 800787e:	1d1a      	adds	r2, r3, #4
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	9203      	str	r2, [sp, #12]
 8007884:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007888:	3402      	adds	r4, #2
 800788a:	9305      	str	r3, [sp, #20]
 800788c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007950 <_svfiprintf_r+0x1f4>
 8007890:	7821      	ldrb	r1, [r4, #0]
 8007892:	2203      	movs	r2, #3
 8007894:	4650      	mov	r0, sl
 8007896:	f7f8 fca3 	bl	80001e0 <memchr>
 800789a:	b138      	cbz	r0, 80078ac <_svfiprintf_r+0x150>
 800789c:	9b04      	ldr	r3, [sp, #16]
 800789e:	eba0 000a 	sub.w	r0, r0, sl
 80078a2:	2240      	movs	r2, #64	@ 0x40
 80078a4:	4082      	lsls	r2, r0
 80078a6:	4313      	orrs	r3, r2
 80078a8:	3401      	adds	r4, #1
 80078aa:	9304      	str	r3, [sp, #16]
 80078ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078b0:	4824      	ldr	r0, [pc, #144]	@ (8007944 <_svfiprintf_r+0x1e8>)
 80078b2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80078b6:	2206      	movs	r2, #6
 80078b8:	f7f8 fc92 	bl	80001e0 <memchr>
 80078bc:	2800      	cmp	r0, #0
 80078be:	d036      	beq.n	800792e <_svfiprintf_r+0x1d2>
 80078c0:	4b21      	ldr	r3, [pc, #132]	@ (8007948 <_svfiprintf_r+0x1ec>)
 80078c2:	bb1b      	cbnz	r3, 800790c <_svfiprintf_r+0x1b0>
 80078c4:	9b03      	ldr	r3, [sp, #12]
 80078c6:	3307      	adds	r3, #7
 80078c8:	f023 0307 	bic.w	r3, r3, #7
 80078cc:	3308      	adds	r3, #8
 80078ce:	9303      	str	r3, [sp, #12]
 80078d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078d2:	4433      	add	r3, r6
 80078d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80078d6:	e76a      	b.n	80077ae <_svfiprintf_r+0x52>
 80078d8:	fb0c 3202 	mla	r2, ip, r2, r3
 80078dc:	460c      	mov	r4, r1
 80078de:	2001      	movs	r0, #1
 80078e0:	e7a8      	b.n	8007834 <_svfiprintf_r+0xd8>
 80078e2:	2300      	movs	r3, #0
 80078e4:	3401      	adds	r4, #1
 80078e6:	9305      	str	r3, [sp, #20]
 80078e8:	4619      	mov	r1, r3
 80078ea:	f04f 0c0a 	mov.w	ip, #10
 80078ee:	4620      	mov	r0, r4
 80078f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80078f4:	3a30      	subs	r2, #48	@ 0x30
 80078f6:	2a09      	cmp	r2, #9
 80078f8:	d903      	bls.n	8007902 <_svfiprintf_r+0x1a6>
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d0c6      	beq.n	800788c <_svfiprintf_r+0x130>
 80078fe:	9105      	str	r1, [sp, #20]
 8007900:	e7c4      	b.n	800788c <_svfiprintf_r+0x130>
 8007902:	fb0c 2101 	mla	r1, ip, r1, r2
 8007906:	4604      	mov	r4, r0
 8007908:	2301      	movs	r3, #1
 800790a:	e7f0      	b.n	80078ee <_svfiprintf_r+0x192>
 800790c:	ab03      	add	r3, sp, #12
 800790e:	9300      	str	r3, [sp, #0]
 8007910:	462a      	mov	r2, r5
 8007912:	4b0e      	ldr	r3, [pc, #56]	@ (800794c <_svfiprintf_r+0x1f0>)
 8007914:	a904      	add	r1, sp, #16
 8007916:	4638      	mov	r0, r7
 8007918:	f7fc fd46 	bl	80043a8 <_printf_float>
 800791c:	1c42      	adds	r2, r0, #1
 800791e:	4606      	mov	r6, r0
 8007920:	d1d6      	bne.n	80078d0 <_svfiprintf_r+0x174>
 8007922:	89ab      	ldrh	r3, [r5, #12]
 8007924:	065b      	lsls	r3, r3, #25
 8007926:	f53f af2d 	bmi.w	8007784 <_svfiprintf_r+0x28>
 800792a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800792c:	e72c      	b.n	8007788 <_svfiprintf_r+0x2c>
 800792e:	ab03      	add	r3, sp, #12
 8007930:	9300      	str	r3, [sp, #0]
 8007932:	462a      	mov	r2, r5
 8007934:	4b05      	ldr	r3, [pc, #20]	@ (800794c <_svfiprintf_r+0x1f0>)
 8007936:	a904      	add	r1, sp, #16
 8007938:	4638      	mov	r0, r7
 800793a:	f7fc ffcd 	bl	80048d8 <_printf_i>
 800793e:	e7ed      	b.n	800791c <_svfiprintf_r+0x1c0>
 8007940:	0800da60 	.word	0x0800da60
 8007944:	0800da6a 	.word	0x0800da6a
 8007948:	080043a9 	.word	0x080043a9
 800794c:	080076a5 	.word	0x080076a5
 8007950:	0800da66 	.word	0x0800da66

08007954 <__sflush_r>:
 8007954:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007958:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800795c:	0716      	lsls	r6, r2, #28
 800795e:	4605      	mov	r5, r0
 8007960:	460c      	mov	r4, r1
 8007962:	d454      	bmi.n	8007a0e <__sflush_r+0xba>
 8007964:	684b      	ldr	r3, [r1, #4]
 8007966:	2b00      	cmp	r3, #0
 8007968:	dc02      	bgt.n	8007970 <__sflush_r+0x1c>
 800796a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800796c:	2b00      	cmp	r3, #0
 800796e:	dd48      	ble.n	8007a02 <__sflush_r+0xae>
 8007970:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007972:	2e00      	cmp	r6, #0
 8007974:	d045      	beq.n	8007a02 <__sflush_r+0xae>
 8007976:	2300      	movs	r3, #0
 8007978:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800797c:	682f      	ldr	r7, [r5, #0]
 800797e:	6a21      	ldr	r1, [r4, #32]
 8007980:	602b      	str	r3, [r5, #0]
 8007982:	d030      	beq.n	80079e6 <__sflush_r+0x92>
 8007984:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007986:	89a3      	ldrh	r3, [r4, #12]
 8007988:	0759      	lsls	r1, r3, #29
 800798a:	d505      	bpl.n	8007998 <__sflush_r+0x44>
 800798c:	6863      	ldr	r3, [r4, #4]
 800798e:	1ad2      	subs	r2, r2, r3
 8007990:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007992:	b10b      	cbz	r3, 8007998 <__sflush_r+0x44>
 8007994:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007996:	1ad2      	subs	r2, r2, r3
 8007998:	2300      	movs	r3, #0
 800799a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800799c:	6a21      	ldr	r1, [r4, #32]
 800799e:	4628      	mov	r0, r5
 80079a0:	47b0      	blx	r6
 80079a2:	1c43      	adds	r3, r0, #1
 80079a4:	89a3      	ldrh	r3, [r4, #12]
 80079a6:	d106      	bne.n	80079b6 <__sflush_r+0x62>
 80079a8:	6829      	ldr	r1, [r5, #0]
 80079aa:	291d      	cmp	r1, #29
 80079ac:	d82b      	bhi.n	8007a06 <__sflush_r+0xb2>
 80079ae:	4a2a      	ldr	r2, [pc, #168]	@ (8007a58 <__sflush_r+0x104>)
 80079b0:	410a      	asrs	r2, r1
 80079b2:	07d6      	lsls	r6, r2, #31
 80079b4:	d427      	bmi.n	8007a06 <__sflush_r+0xb2>
 80079b6:	2200      	movs	r2, #0
 80079b8:	6062      	str	r2, [r4, #4]
 80079ba:	04d9      	lsls	r1, r3, #19
 80079bc:	6922      	ldr	r2, [r4, #16]
 80079be:	6022      	str	r2, [r4, #0]
 80079c0:	d504      	bpl.n	80079cc <__sflush_r+0x78>
 80079c2:	1c42      	adds	r2, r0, #1
 80079c4:	d101      	bne.n	80079ca <__sflush_r+0x76>
 80079c6:	682b      	ldr	r3, [r5, #0]
 80079c8:	b903      	cbnz	r3, 80079cc <__sflush_r+0x78>
 80079ca:	6560      	str	r0, [r4, #84]	@ 0x54
 80079cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80079ce:	602f      	str	r7, [r5, #0]
 80079d0:	b1b9      	cbz	r1, 8007a02 <__sflush_r+0xae>
 80079d2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80079d6:	4299      	cmp	r1, r3
 80079d8:	d002      	beq.n	80079e0 <__sflush_r+0x8c>
 80079da:	4628      	mov	r0, r5
 80079dc:	f7fe faa8 	bl	8005f30 <_free_r>
 80079e0:	2300      	movs	r3, #0
 80079e2:	6363      	str	r3, [r4, #52]	@ 0x34
 80079e4:	e00d      	b.n	8007a02 <__sflush_r+0xae>
 80079e6:	2301      	movs	r3, #1
 80079e8:	4628      	mov	r0, r5
 80079ea:	47b0      	blx	r6
 80079ec:	4602      	mov	r2, r0
 80079ee:	1c50      	adds	r0, r2, #1
 80079f0:	d1c9      	bne.n	8007986 <__sflush_r+0x32>
 80079f2:	682b      	ldr	r3, [r5, #0]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d0c6      	beq.n	8007986 <__sflush_r+0x32>
 80079f8:	2b1d      	cmp	r3, #29
 80079fa:	d001      	beq.n	8007a00 <__sflush_r+0xac>
 80079fc:	2b16      	cmp	r3, #22
 80079fe:	d11e      	bne.n	8007a3e <__sflush_r+0xea>
 8007a00:	602f      	str	r7, [r5, #0]
 8007a02:	2000      	movs	r0, #0
 8007a04:	e022      	b.n	8007a4c <__sflush_r+0xf8>
 8007a06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a0a:	b21b      	sxth	r3, r3
 8007a0c:	e01b      	b.n	8007a46 <__sflush_r+0xf2>
 8007a0e:	690f      	ldr	r7, [r1, #16]
 8007a10:	2f00      	cmp	r7, #0
 8007a12:	d0f6      	beq.n	8007a02 <__sflush_r+0xae>
 8007a14:	0793      	lsls	r3, r2, #30
 8007a16:	680e      	ldr	r6, [r1, #0]
 8007a18:	bf08      	it	eq
 8007a1a:	694b      	ldreq	r3, [r1, #20]
 8007a1c:	600f      	str	r7, [r1, #0]
 8007a1e:	bf18      	it	ne
 8007a20:	2300      	movne	r3, #0
 8007a22:	eba6 0807 	sub.w	r8, r6, r7
 8007a26:	608b      	str	r3, [r1, #8]
 8007a28:	f1b8 0f00 	cmp.w	r8, #0
 8007a2c:	dde9      	ble.n	8007a02 <__sflush_r+0xae>
 8007a2e:	6a21      	ldr	r1, [r4, #32]
 8007a30:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007a32:	4643      	mov	r3, r8
 8007a34:	463a      	mov	r2, r7
 8007a36:	4628      	mov	r0, r5
 8007a38:	47b0      	blx	r6
 8007a3a:	2800      	cmp	r0, #0
 8007a3c:	dc08      	bgt.n	8007a50 <__sflush_r+0xfc>
 8007a3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a46:	81a3      	strh	r3, [r4, #12]
 8007a48:	f04f 30ff 	mov.w	r0, #4294967295
 8007a4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a50:	4407      	add	r7, r0
 8007a52:	eba8 0800 	sub.w	r8, r8, r0
 8007a56:	e7e7      	b.n	8007a28 <__sflush_r+0xd4>
 8007a58:	dfbffffe 	.word	0xdfbffffe

08007a5c <_fflush_r>:
 8007a5c:	b538      	push	{r3, r4, r5, lr}
 8007a5e:	690b      	ldr	r3, [r1, #16]
 8007a60:	4605      	mov	r5, r0
 8007a62:	460c      	mov	r4, r1
 8007a64:	b913      	cbnz	r3, 8007a6c <_fflush_r+0x10>
 8007a66:	2500      	movs	r5, #0
 8007a68:	4628      	mov	r0, r5
 8007a6a:	bd38      	pop	{r3, r4, r5, pc}
 8007a6c:	b118      	cbz	r0, 8007a76 <_fflush_r+0x1a>
 8007a6e:	6a03      	ldr	r3, [r0, #32]
 8007a70:	b90b      	cbnz	r3, 8007a76 <_fflush_r+0x1a>
 8007a72:	f7fd faf1 	bl	8005058 <__sinit>
 8007a76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d0f3      	beq.n	8007a66 <_fflush_r+0xa>
 8007a7e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007a80:	07d0      	lsls	r0, r2, #31
 8007a82:	d404      	bmi.n	8007a8e <_fflush_r+0x32>
 8007a84:	0599      	lsls	r1, r3, #22
 8007a86:	d402      	bmi.n	8007a8e <_fflush_r+0x32>
 8007a88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007a8a:	f7fd fbfc 	bl	8005286 <__retarget_lock_acquire_recursive>
 8007a8e:	4628      	mov	r0, r5
 8007a90:	4621      	mov	r1, r4
 8007a92:	f7ff ff5f 	bl	8007954 <__sflush_r>
 8007a96:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007a98:	07da      	lsls	r2, r3, #31
 8007a9a:	4605      	mov	r5, r0
 8007a9c:	d4e4      	bmi.n	8007a68 <_fflush_r+0xc>
 8007a9e:	89a3      	ldrh	r3, [r4, #12]
 8007aa0:	059b      	lsls	r3, r3, #22
 8007aa2:	d4e1      	bmi.n	8007a68 <_fflush_r+0xc>
 8007aa4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007aa6:	f7fd fbef 	bl	8005288 <__retarget_lock_release_recursive>
 8007aaa:	e7dd      	b.n	8007a68 <_fflush_r+0xc>

08007aac <memmove>:
 8007aac:	4288      	cmp	r0, r1
 8007aae:	b510      	push	{r4, lr}
 8007ab0:	eb01 0402 	add.w	r4, r1, r2
 8007ab4:	d902      	bls.n	8007abc <memmove+0x10>
 8007ab6:	4284      	cmp	r4, r0
 8007ab8:	4623      	mov	r3, r4
 8007aba:	d807      	bhi.n	8007acc <memmove+0x20>
 8007abc:	1e43      	subs	r3, r0, #1
 8007abe:	42a1      	cmp	r1, r4
 8007ac0:	d008      	beq.n	8007ad4 <memmove+0x28>
 8007ac2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007ac6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007aca:	e7f8      	b.n	8007abe <memmove+0x12>
 8007acc:	4402      	add	r2, r0
 8007ace:	4601      	mov	r1, r0
 8007ad0:	428a      	cmp	r2, r1
 8007ad2:	d100      	bne.n	8007ad6 <memmove+0x2a>
 8007ad4:	bd10      	pop	{r4, pc}
 8007ad6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007ada:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007ade:	e7f7      	b.n	8007ad0 <memmove+0x24>

08007ae0 <strncmp>:
 8007ae0:	b510      	push	{r4, lr}
 8007ae2:	b16a      	cbz	r2, 8007b00 <strncmp+0x20>
 8007ae4:	3901      	subs	r1, #1
 8007ae6:	1884      	adds	r4, r0, r2
 8007ae8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007aec:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007af0:	429a      	cmp	r2, r3
 8007af2:	d103      	bne.n	8007afc <strncmp+0x1c>
 8007af4:	42a0      	cmp	r0, r4
 8007af6:	d001      	beq.n	8007afc <strncmp+0x1c>
 8007af8:	2a00      	cmp	r2, #0
 8007afa:	d1f5      	bne.n	8007ae8 <strncmp+0x8>
 8007afc:	1ad0      	subs	r0, r2, r3
 8007afe:	bd10      	pop	{r4, pc}
 8007b00:	4610      	mov	r0, r2
 8007b02:	e7fc      	b.n	8007afe <strncmp+0x1e>

08007b04 <_sbrk_r>:
 8007b04:	b538      	push	{r3, r4, r5, lr}
 8007b06:	4d06      	ldr	r5, [pc, #24]	@ (8007b20 <_sbrk_r+0x1c>)
 8007b08:	2300      	movs	r3, #0
 8007b0a:	4604      	mov	r4, r0
 8007b0c:	4608      	mov	r0, r1
 8007b0e:	602b      	str	r3, [r5, #0]
 8007b10:	f7fa f850 	bl	8001bb4 <_sbrk>
 8007b14:	1c43      	adds	r3, r0, #1
 8007b16:	d102      	bne.n	8007b1e <_sbrk_r+0x1a>
 8007b18:	682b      	ldr	r3, [r5, #0]
 8007b1a:	b103      	cbz	r3, 8007b1e <_sbrk_r+0x1a>
 8007b1c:	6023      	str	r3, [r4, #0]
 8007b1e:	bd38      	pop	{r3, r4, r5, pc}
 8007b20:	20000600 	.word	0x20000600

08007b24 <memcpy>:
 8007b24:	440a      	add	r2, r1
 8007b26:	4291      	cmp	r1, r2
 8007b28:	f100 33ff 	add.w	r3, r0, #4294967295
 8007b2c:	d100      	bne.n	8007b30 <memcpy+0xc>
 8007b2e:	4770      	bx	lr
 8007b30:	b510      	push	{r4, lr}
 8007b32:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007b36:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007b3a:	4291      	cmp	r1, r2
 8007b3c:	d1f9      	bne.n	8007b32 <memcpy+0xe>
 8007b3e:	bd10      	pop	{r4, pc}

08007b40 <nan>:
 8007b40:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007b48 <nan+0x8>
 8007b44:	4770      	bx	lr
 8007b46:	bf00      	nop
 8007b48:	00000000 	.word	0x00000000
 8007b4c:	7ff80000 	.word	0x7ff80000

08007b50 <__assert_func>:
 8007b50:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007b52:	4614      	mov	r4, r2
 8007b54:	461a      	mov	r2, r3
 8007b56:	4b09      	ldr	r3, [pc, #36]	@ (8007b7c <__assert_func+0x2c>)
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	4605      	mov	r5, r0
 8007b5c:	68d8      	ldr	r0, [r3, #12]
 8007b5e:	b954      	cbnz	r4, 8007b76 <__assert_func+0x26>
 8007b60:	4b07      	ldr	r3, [pc, #28]	@ (8007b80 <__assert_func+0x30>)
 8007b62:	461c      	mov	r4, r3
 8007b64:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007b68:	9100      	str	r1, [sp, #0]
 8007b6a:	462b      	mov	r3, r5
 8007b6c:	4905      	ldr	r1, [pc, #20]	@ (8007b84 <__assert_func+0x34>)
 8007b6e:	f000 fba7 	bl	80082c0 <fiprintf>
 8007b72:	f000 fbb7 	bl	80082e4 <abort>
 8007b76:	4b04      	ldr	r3, [pc, #16]	@ (8007b88 <__assert_func+0x38>)
 8007b78:	e7f4      	b.n	8007b64 <__assert_func+0x14>
 8007b7a:	bf00      	nop
 8007b7c:	20000054 	.word	0x20000054
 8007b80:	0800dab4 	.word	0x0800dab4
 8007b84:	0800da86 	.word	0x0800da86
 8007b88:	0800da79 	.word	0x0800da79

08007b8c <_calloc_r>:
 8007b8c:	b570      	push	{r4, r5, r6, lr}
 8007b8e:	fba1 5402 	umull	r5, r4, r1, r2
 8007b92:	b93c      	cbnz	r4, 8007ba4 <_calloc_r+0x18>
 8007b94:	4629      	mov	r1, r5
 8007b96:	f7fe fa3f 	bl	8006018 <_malloc_r>
 8007b9a:	4606      	mov	r6, r0
 8007b9c:	b928      	cbnz	r0, 8007baa <_calloc_r+0x1e>
 8007b9e:	2600      	movs	r6, #0
 8007ba0:	4630      	mov	r0, r6
 8007ba2:	bd70      	pop	{r4, r5, r6, pc}
 8007ba4:	220c      	movs	r2, #12
 8007ba6:	6002      	str	r2, [r0, #0]
 8007ba8:	e7f9      	b.n	8007b9e <_calloc_r+0x12>
 8007baa:	462a      	mov	r2, r5
 8007bac:	4621      	mov	r1, r4
 8007bae:	f7fd faec 	bl	800518a <memset>
 8007bb2:	e7f5      	b.n	8007ba0 <_calloc_r+0x14>

08007bb4 <rshift>:
 8007bb4:	6903      	ldr	r3, [r0, #16]
 8007bb6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007bba:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007bbe:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007bc2:	f100 0414 	add.w	r4, r0, #20
 8007bc6:	dd45      	ble.n	8007c54 <rshift+0xa0>
 8007bc8:	f011 011f 	ands.w	r1, r1, #31
 8007bcc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007bd0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007bd4:	d10c      	bne.n	8007bf0 <rshift+0x3c>
 8007bd6:	f100 0710 	add.w	r7, r0, #16
 8007bda:	4629      	mov	r1, r5
 8007bdc:	42b1      	cmp	r1, r6
 8007bde:	d334      	bcc.n	8007c4a <rshift+0x96>
 8007be0:	1a9b      	subs	r3, r3, r2
 8007be2:	009b      	lsls	r3, r3, #2
 8007be4:	1eea      	subs	r2, r5, #3
 8007be6:	4296      	cmp	r6, r2
 8007be8:	bf38      	it	cc
 8007bea:	2300      	movcc	r3, #0
 8007bec:	4423      	add	r3, r4
 8007bee:	e015      	b.n	8007c1c <rshift+0x68>
 8007bf0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007bf4:	f1c1 0820 	rsb	r8, r1, #32
 8007bf8:	40cf      	lsrs	r7, r1
 8007bfa:	f105 0e04 	add.w	lr, r5, #4
 8007bfe:	46a1      	mov	r9, r4
 8007c00:	4576      	cmp	r6, lr
 8007c02:	46f4      	mov	ip, lr
 8007c04:	d815      	bhi.n	8007c32 <rshift+0x7e>
 8007c06:	1a9a      	subs	r2, r3, r2
 8007c08:	0092      	lsls	r2, r2, #2
 8007c0a:	3a04      	subs	r2, #4
 8007c0c:	3501      	adds	r5, #1
 8007c0e:	42ae      	cmp	r6, r5
 8007c10:	bf38      	it	cc
 8007c12:	2200      	movcc	r2, #0
 8007c14:	18a3      	adds	r3, r4, r2
 8007c16:	50a7      	str	r7, [r4, r2]
 8007c18:	b107      	cbz	r7, 8007c1c <rshift+0x68>
 8007c1a:	3304      	adds	r3, #4
 8007c1c:	1b1a      	subs	r2, r3, r4
 8007c1e:	42a3      	cmp	r3, r4
 8007c20:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007c24:	bf08      	it	eq
 8007c26:	2300      	moveq	r3, #0
 8007c28:	6102      	str	r2, [r0, #16]
 8007c2a:	bf08      	it	eq
 8007c2c:	6143      	streq	r3, [r0, #20]
 8007c2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007c32:	f8dc c000 	ldr.w	ip, [ip]
 8007c36:	fa0c fc08 	lsl.w	ip, ip, r8
 8007c3a:	ea4c 0707 	orr.w	r7, ip, r7
 8007c3e:	f849 7b04 	str.w	r7, [r9], #4
 8007c42:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007c46:	40cf      	lsrs	r7, r1
 8007c48:	e7da      	b.n	8007c00 <rshift+0x4c>
 8007c4a:	f851 cb04 	ldr.w	ip, [r1], #4
 8007c4e:	f847 cf04 	str.w	ip, [r7, #4]!
 8007c52:	e7c3      	b.n	8007bdc <rshift+0x28>
 8007c54:	4623      	mov	r3, r4
 8007c56:	e7e1      	b.n	8007c1c <rshift+0x68>

08007c58 <__hexdig_fun>:
 8007c58:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8007c5c:	2b09      	cmp	r3, #9
 8007c5e:	d802      	bhi.n	8007c66 <__hexdig_fun+0xe>
 8007c60:	3820      	subs	r0, #32
 8007c62:	b2c0      	uxtb	r0, r0
 8007c64:	4770      	bx	lr
 8007c66:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8007c6a:	2b05      	cmp	r3, #5
 8007c6c:	d801      	bhi.n	8007c72 <__hexdig_fun+0x1a>
 8007c6e:	3847      	subs	r0, #71	@ 0x47
 8007c70:	e7f7      	b.n	8007c62 <__hexdig_fun+0xa>
 8007c72:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8007c76:	2b05      	cmp	r3, #5
 8007c78:	d801      	bhi.n	8007c7e <__hexdig_fun+0x26>
 8007c7a:	3827      	subs	r0, #39	@ 0x27
 8007c7c:	e7f1      	b.n	8007c62 <__hexdig_fun+0xa>
 8007c7e:	2000      	movs	r0, #0
 8007c80:	4770      	bx	lr
	...

08007c84 <__gethex>:
 8007c84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c88:	b085      	sub	sp, #20
 8007c8a:	468a      	mov	sl, r1
 8007c8c:	9302      	str	r3, [sp, #8]
 8007c8e:	680b      	ldr	r3, [r1, #0]
 8007c90:	9001      	str	r0, [sp, #4]
 8007c92:	4690      	mov	r8, r2
 8007c94:	1c9c      	adds	r4, r3, #2
 8007c96:	46a1      	mov	r9, r4
 8007c98:	f814 0b01 	ldrb.w	r0, [r4], #1
 8007c9c:	2830      	cmp	r0, #48	@ 0x30
 8007c9e:	d0fa      	beq.n	8007c96 <__gethex+0x12>
 8007ca0:	eba9 0303 	sub.w	r3, r9, r3
 8007ca4:	f1a3 0b02 	sub.w	fp, r3, #2
 8007ca8:	f7ff ffd6 	bl	8007c58 <__hexdig_fun>
 8007cac:	4605      	mov	r5, r0
 8007cae:	2800      	cmp	r0, #0
 8007cb0:	d168      	bne.n	8007d84 <__gethex+0x100>
 8007cb2:	49a0      	ldr	r1, [pc, #640]	@ (8007f34 <__gethex+0x2b0>)
 8007cb4:	2201      	movs	r2, #1
 8007cb6:	4648      	mov	r0, r9
 8007cb8:	f7ff ff12 	bl	8007ae0 <strncmp>
 8007cbc:	4607      	mov	r7, r0
 8007cbe:	2800      	cmp	r0, #0
 8007cc0:	d167      	bne.n	8007d92 <__gethex+0x10e>
 8007cc2:	f899 0001 	ldrb.w	r0, [r9, #1]
 8007cc6:	4626      	mov	r6, r4
 8007cc8:	f7ff ffc6 	bl	8007c58 <__hexdig_fun>
 8007ccc:	2800      	cmp	r0, #0
 8007cce:	d062      	beq.n	8007d96 <__gethex+0x112>
 8007cd0:	4623      	mov	r3, r4
 8007cd2:	7818      	ldrb	r0, [r3, #0]
 8007cd4:	2830      	cmp	r0, #48	@ 0x30
 8007cd6:	4699      	mov	r9, r3
 8007cd8:	f103 0301 	add.w	r3, r3, #1
 8007cdc:	d0f9      	beq.n	8007cd2 <__gethex+0x4e>
 8007cde:	f7ff ffbb 	bl	8007c58 <__hexdig_fun>
 8007ce2:	fab0 f580 	clz	r5, r0
 8007ce6:	096d      	lsrs	r5, r5, #5
 8007ce8:	f04f 0b01 	mov.w	fp, #1
 8007cec:	464a      	mov	r2, r9
 8007cee:	4616      	mov	r6, r2
 8007cf0:	3201      	adds	r2, #1
 8007cf2:	7830      	ldrb	r0, [r6, #0]
 8007cf4:	f7ff ffb0 	bl	8007c58 <__hexdig_fun>
 8007cf8:	2800      	cmp	r0, #0
 8007cfa:	d1f8      	bne.n	8007cee <__gethex+0x6a>
 8007cfc:	498d      	ldr	r1, [pc, #564]	@ (8007f34 <__gethex+0x2b0>)
 8007cfe:	2201      	movs	r2, #1
 8007d00:	4630      	mov	r0, r6
 8007d02:	f7ff feed 	bl	8007ae0 <strncmp>
 8007d06:	2800      	cmp	r0, #0
 8007d08:	d13f      	bne.n	8007d8a <__gethex+0x106>
 8007d0a:	b944      	cbnz	r4, 8007d1e <__gethex+0x9a>
 8007d0c:	1c74      	adds	r4, r6, #1
 8007d0e:	4622      	mov	r2, r4
 8007d10:	4616      	mov	r6, r2
 8007d12:	3201      	adds	r2, #1
 8007d14:	7830      	ldrb	r0, [r6, #0]
 8007d16:	f7ff ff9f 	bl	8007c58 <__hexdig_fun>
 8007d1a:	2800      	cmp	r0, #0
 8007d1c:	d1f8      	bne.n	8007d10 <__gethex+0x8c>
 8007d1e:	1ba4      	subs	r4, r4, r6
 8007d20:	00a7      	lsls	r7, r4, #2
 8007d22:	7833      	ldrb	r3, [r6, #0]
 8007d24:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8007d28:	2b50      	cmp	r3, #80	@ 0x50
 8007d2a:	d13e      	bne.n	8007daa <__gethex+0x126>
 8007d2c:	7873      	ldrb	r3, [r6, #1]
 8007d2e:	2b2b      	cmp	r3, #43	@ 0x2b
 8007d30:	d033      	beq.n	8007d9a <__gethex+0x116>
 8007d32:	2b2d      	cmp	r3, #45	@ 0x2d
 8007d34:	d034      	beq.n	8007da0 <__gethex+0x11c>
 8007d36:	1c71      	adds	r1, r6, #1
 8007d38:	2400      	movs	r4, #0
 8007d3a:	7808      	ldrb	r0, [r1, #0]
 8007d3c:	f7ff ff8c 	bl	8007c58 <__hexdig_fun>
 8007d40:	1e43      	subs	r3, r0, #1
 8007d42:	b2db      	uxtb	r3, r3
 8007d44:	2b18      	cmp	r3, #24
 8007d46:	d830      	bhi.n	8007daa <__gethex+0x126>
 8007d48:	f1a0 0210 	sub.w	r2, r0, #16
 8007d4c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007d50:	f7ff ff82 	bl	8007c58 <__hexdig_fun>
 8007d54:	f100 3cff 	add.w	ip, r0, #4294967295
 8007d58:	fa5f fc8c 	uxtb.w	ip, ip
 8007d5c:	f1bc 0f18 	cmp.w	ip, #24
 8007d60:	f04f 030a 	mov.w	r3, #10
 8007d64:	d91e      	bls.n	8007da4 <__gethex+0x120>
 8007d66:	b104      	cbz	r4, 8007d6a <__gethex+0xe6>
 8007d68:	4252      	negs	r2, r2
 8007d6a:	4417      	add	r7, r2
 8007d6c:	f8ca 1000 	str.w	r1, [sl]
 8007d70:	b1ed      	cbz	r5, 8007dae <__gethex+0x12a>
 8007d72:	f1bb 0f00 	cmp.w	fp, #0
 8007d76:	bf0c      	ite	eq
 8007d78:	2506      	moveq	r5, #6
 8007d7a:	2500      	movne	r5, #0
 8007d7c:	4628      	mov	r0, r5
 8007d7e:	b005      	add	sp, #20
 8007d80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d84:	2500      	movs	r5, #0
 8007d86:	462c      	mov	r4, r5
 8007d88:	e7b0      	b.n	8007cec <__gethex+0x68>
 8007d8a:	2c00      	cmp	r4, #0
 8007d8c:	d1c7      	bne.n	8007d1e <__gethex+0x9a>
 8007d8e:	4627      	mov	r7, r4
 8007d90:	e7c7      	b.n	8007d22 <__gethex+0x9e>
 8007d92:	464e      	mov	r6, r9
 8007d94:	462f      	mov	r7, r5
 8007d96:	2501      	movs	r5, #1
 8007d98:	e7c3      	b.n	8007d22 <__gethex+0x9e>
 8007d9a:	2400      	movs	r4, #0
 8007d9c:	1cb1      	adds	r1, r6, #2
 8007d9e:	e7cc      	b.n	8007d3a <__gethex+0xb6>
 8007da0:	2401      	movs	r4, #1
 8007da2:	e7fb      	b.n	8007d9c <__gethex+0x118>
 8007da4:	fb03 0002 	mla	r0, r3, r2, r0
 8007da8:	e7ce      	b.n	8007d48 <__gethex+0xc4>
 8007daa:	4631      	mov	r1, r6
 8007dac:	e7de      	b.n	8007d6c <__gethex+0xe8>
 8007dae:	eba6 0309 	sub.w	r3, r6, r9
 8007db2:	3b01      	subs	r3, #1
 8007db4:	4629      	mov	r1, r5
 8007db6:	2b07      	cmp	r3, #7
 8007db8:	dc0a      	bgt.n	8007dd0 <__gethex+0x14c>
 8007dba:	9801      	ldr	r0, [sp, #4]
 8007dbc:	f7fe f9b8 	bl	8006130 <_Balloc>
 8007dc0:	4604      	mov	r4, r0
 8007dc2:	b940      	cbnz	r0, 8007dd6 <__gethex+0x152>
 8007dc4:	4b5c      	ldr	r3, [pc, #368]	@ (8007f38 <__gethex+0x2b4>)
 8007dc6:	4602      	mov	r2, r0
 8007dc8:	21e4      	movs	r1, #228	@ 0xe4
 8007dca:	485c      	ldr	r0, [pc, #368]	@ (8007f3c <__gethex+0x2b8>)
 8007dcc:	f7ff fec0 	bl	8007b50 <__assert_func>
 8007dd0:	3101      	adds	r1, #1
 8007dd2:	105b      	asrs	r3, r3, #1
 8007dd4:	e7ef      	b.n	8007db6 <__gethex+0x132>
 8007dd6:	f100 0a14 	add.w	sl, r0, #20
 8007dda:	2300      	movs	r3, #0
 8007ddc:	4655      	mov	r5, sl
 8007dde:	469b      	mov	fp, r3
 8007de0:	45b1      	cmp	r9, r6
 8007de2:	d337      	bcc.n	8007e54 <__gethex+0x1d0>
 8007de4:	f845 bb04 	str.w	fp, [r5], #4
 8007de8:	eba5 050a 	sub.w	r5, r5, sl
 8007dec:	10ad      	asrs	r5, r5, #2
 8007dee:	6125      	str	r5, [r4, #16]
 8007df0:	4658      	mov	r0, fp
 8007df2:	f7fe fa8f 	bl	8006314 <__hi0bits>
 8007df6:	016d      	lsls	r5, r5, #5
 8007df8:	f8d8 6000 	ldr.w	r6, [r8]
 8007dfc:	1a2d      	subs	r5, r5, r0
 8007dfe:	42b5      	cmp	r5, r6
 8007e00:	dd54      	ble.n	8007eac <__gethex+0x228>
 8007e02:	1bad      	subs	r5, r5, r6
 8007e04:	4629      	mov	r1, r5
 8007e06:	4620      	mov	r0, r4
 8007e08:	f7fe fe23 	bl	8006a52 <__any_on>
 8007e0c:	4681      	mov	r9, r0
 8007e0e:	b178      	cbz	r0, 8007e30 <__gethex+0x1ac>
 8007e10:	1e6b      	subs	r3, r5, #1
 8007e12:	1159      	asrs	r1, r3, #5
 8007e14:	f003 021f 	and.w	r2, r3, #31
 8007e18:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8007e1c:	f04f 0901 	mov.w	r9, #1
 8007e20:	fa09 f202 	lsl.w	r2, r9, r2
 8007e24:	420a      	tst	r2, r1
 8007e26:	d003      	beq.n	8007e30 <__gethex+0x1ac>
 8007e28:	454b      	cmp	r3, r9
 8007e2a:	dc36      	bgt.n	8007e9a <__gethex+0x216>
 8007e2c:	f04f 0902 	mov.w	r9, #2
 8007e30:	4629      	mov	r1, r5
 8007e32:	4620      	mov	r0, r4
 8007e34:	f7ff febe 	bl	8007bb4 <rshift>
 8007e38:	442f      	add	r7, r5
 8007e3a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007e3e:	42bb      	cmp	r3, r7
 8007e40:	da42      	bge.n	8007ec8 <__gethex+0x244>
 8007e42:	9801      	ldr	r0, [sp, #4]
 8007e44:	4621      	mov	r1, r4
 8007e46:	f7fe f9b3 	bl	80061b0 <_Bfree>
 8007e4a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	6013      	str	r3, [r2, #0]
 8007e50:	25a3      	movs	r5, #163	@ 0xa3
 8007e52:	e793      	b.n	8007d7c <__gethex+0xf8>
 8007e54:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8007e58:	2a2e      	cmp	r2, #46	@ 0x2e
 8007e5a:	d012      	beq.n	8007e82 <__gethex+0x1fe>
 8007e5c:	2b20      	cmp	r3, #32
 8007e5e:	d104      	bne.n	8007e6a <__gethex+0x1e6>
 8007e60:	f845 bb04 	str.w	fp, [r5], #4
 8007e64:	f04f 0b00 	mov.w	fp, #0
 8007e68:	465b      	mov	r3, fp
 8007e6a:	7830      	ldrb	r0, [r6, #0]
 8007e6c:	9303      	str	r3, [sp, #12]
 8007e6e:	f7ff fef3 	bl	8007c58 <__hexdig_fun>
 8007e72:	9b03      	ldr	r3, [sp, #12]
 8007e74:	f000 000f 	and.w	r0, r0, #15
 8007e78:	4098      	lsls	r0, r3
 8007e7a:	ea4b 0b00 	orr.w	fp, fp, r0
 8007e7e:	3304      	adds	r3, #4
 8007e80:	e7ae      	b.n	8007de0 <__gethex+0x15c>
 8007e82:	45b1      	cmp	r9, r6
 8007e84:	d8ea      	bhi.n	8007e5c <__gethex+0x1d8>
 8007e86:	492b      	ldr	r1, [pc, #172]	@ (8007f34 <__gethex+0x2b0>)
 8007e88:	9303      	str	r3, [sp, #12]
 8007e8a:	2201      	movs	r2, #1
 8007e8c:	4630      	mov	r0, r6
 8007e8e:	f7ff fe27 	bl	8007ae0 <strncmp>
 8007e92:	9b03      	ldr	r3, [sp, #12]
 8007e94:	2800      	cmp	r0, #0
 8007e96:	d1e1      	bne.n	8007e5c <__gethex+0x1d8>
 8007e98:	e7a2      	b.n	8007de0 <__gethex+0x15c>
 8007e9a:	1ea9      	subs	r1, r5, #2
 8007e9c:	4620      	mov	r0, r4
 8007e9e:	f7fe fdd8 	bl	8006a52 <__any_on>
 8007ea2:	2800      	cmp	r0, #0
 8007ea4:	d0c2      	beq.n	8007e2c <__gethex+0x1a8>
 8007ea6:	f04f 0903 	mov.w	r9, #3
 8007eaa:	e7c1      	b.n	8007e30 <__gethex+0x1ac>
 8007eac:	da09      	bge.n	8007ec2 <__gethex+0x23e>
 8007eae:	1b75      	subs	r5, r6, r5
 8007eb0:	4621      	mov	r1, r4
 8007eb2:	9801      	ldr	r0, [sp, #4]
 8007eb4:	462a      	mov	r2, r5
 8007eb6:	f7fe fb93 	bl	80065e0 <__lshift>
 8007eba:	1b7f      	subs	r7, r7, r5
 8007ebc:	4604      	mov	r4, r0
 8007ebe:	f100 0a14 	add.w	sl, r0, #20
 8007ec2:	f04f 0900 	mov.w	r9, #0
 8007ec6:	e7b8      	b.n	8007e3a <__gethex+0x1b6>
 8007ec8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007ecc:	42bd      	cmp	r5, r7
 8007ece:	dd6f      	ble.n	8007fb0 <__gethex+0x32c>
 8007ed0:	1bed      	subs	r5, r5, r7
 8007ed2:	42ae      	cmp	r6, r5
 8007ed4:	dc34      	bgt.n	8007f40 <__gethex+0x2bc>
 8007ed6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007eda:	2b02      	cmp	r3, #2
 8007edc:	d022      	beq.n	8007f24 <__gethex+0x2a0>
 8007ede:	2b03      	cmp	r3, #3
 8007ee0:	d024      	beq.n	8007f2c <__gethex+0x2a8>
 8007ee2:	2b01      	cmp	r3, #1
 8007ee4:	d115      	bne.n	8007f12 <__gethex+0x28e>
 8007ee6:	42ae      	cmp	r6, r5
 8007ee8:	d113      	bne.n	8007f12 <__gethex+0x28e>
 8007eea:	2e01      	cmp	r6, #1
 8007eec:	d10b      	bne.n	8007f06 <__gethex+0x282>
 8007eee:	9a02      	ldr	r2, [sp, #8]
 8007ef0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007ef4:	6013      	str	r3, [r2, #0]
 8007ef6:	2301      	movs	r3, #1
 8007ef8:	6123      	str	r3, [r4, #16]
 8007efa:	f8ca 3000 	str.w	r3, [sl]
 8007efe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007f00:	2562      	movs	r5, #98	@ 0x62
 8007f02:	601c      	str	r4, [r3, #0]
 8007f04:	e73a      	b.n	8007d7c <__gethex+0xf8>
 8007f06:	1e71      	subs	r1, r6, #1
 8007f08:	4620      	mov	r0, r4
 8007f0a:	f7fe fda2 	bl	8006a52 <__any_on>
 8007f0e:	2800      	cmp	r0, #0
 8007f10:	d1ed      	bne.n	8007eee <__gethex+0x26a>
 8007f12:	9801      	ldr	r0, [sp, #4]
 8007f14:	4621      	mov	r1, r4
 8007f16:	f7fe f94b 	bl	80061b0 <_Bfree>
 8007f1a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	6013      	str	r3, [r2, #0]
 8007f20:	2550      	movs	r5, #80	@ 0x50
 8007f22:	e72b      	b.n	8007d7c <__gethex+0xf8>
 8007f24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d1f3      	bne.n	8007f12 <__gethex+0x28e>
 8007f2a:	e7e0      	b.n	8007eee <__gethex+0x26a>
 8007f2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d1dd      	bne.n	8007eee <__gethex+0x26a>
 8007f32:	e7ee      	b.n	8007f12 <__gethex+0x28e>
 8007f34:	0800da08 	.word	0x0800da08
 8007f38:	0800d89e 	.word	0x0800d89e
 8007f3c:	0800dab5 	.word	0x0800dab5
 8007f40:	1e6f      	subs	r7, r5, #1
 8007f42:	f1b9 0f00 	cmp.w	r9, #0
 8007f46:	d130      	bne.n	8007faa <__gethex+0x326>
 8007f48:	b127      	cbz	r7, 8007f54 <__gethex+0x2d0>
 8007f4a:	4639      	mov	r1, r7
 8007f4c:	4620      	mov	r0, r4
 8007f4e:	f7fe fd80 	bl	8006a52 <__any_on>
 8007f52:	4681      	mov	r9, r0
 8007f54:	117a      	asrs	r2, r7, #5
 8007f56:	2301      	movs	r3, #1
 8007f58:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8007f5c:	f007 071f 	and.w	r7, r7, #31
 8007f60:	40bb      	lsls	r3, r7
 8007f62:	4213      	tst	r3, r2
 8007f64:	4629      	mov	r1, r5
 8007f66:	4620      	mov	r0, r4
 8007f68:	bf18      	it	ne
 8007f6a:	f049 0902 	orrne.w	r9, r9, #2
 8007f6e:	f7ff fe21 	bl	8007bb4 <rshift>
 8007f72:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8007f76:	1b76      	subs	r6, r6, r5
 8007f78:	2502      	movs	r5, #2
 8007f7a:	f1b9 0f00 	cmp.w	r9, #0
 8007f7e:	d047      	beq.n	8008010 <__gethex+0x38c>
 8007f80:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007f84:	2b02      	cmp	r3, #2
 8007f86:	d015      	beq.n	8007fb4 <__gethex+0x330>
 8007f88:	2b03      	cmp	r3, #3
 8007f8a:	d017      	beq.n	8007fbc <__gethex+0x338>
 8007f8c:	2b01      	cmp	r3, #1
 8007f8e:	d109      	bne.n	8007fa4 <__gethex+0x320>
 8007f90:	f019 0f02 	tst.w	r9, #2
 8007f94:	d006      	beq.n	8007fa4 <__gethex+0x320>
 8007f96:	f8da 3000 	ldr.w	r3, [sl]
 8007f9a:	ea49 0903 	orr.w	r9, r9, r3
 8007f9e:	f019 0f01 	tst.w	r9, #1
 8007fa2:	d10e      	bne.n	8007fc2 <__gethex+0x33e>
 8007fa4:	f045 0510 	orr.w	r5, r5, #16
 8007fa8:	e032      	b.n	8008010 <__gethex+0x38c>
 8007faa:	f04f 0901 	mov.w	r9, #1
 8007fae:	e7d1      	b.n	8007f54 <__gethex+0x2d0>
 8007fb0:	2501      	movs	r5, #1
 8007fb2:	e7e2      	b.n	8007f7a <__gethex+0x2f6>
 8007fb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007fb6:	f1c3 0301 	rsb	r3, r3, #1
 8007fba:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007fbc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d0f0      	beq.n	8007fa4 <__gethex+0x320>
 8007fc2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007fc6:	f104 0314 	add.w	r3, r4, #20
 8007fca:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007fce:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007fd2:	f04f 0c00 	mov.w	ip, #0
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	f853 2b04 	ldr.w	r2, [r3], #4
 8007fdc:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007fe0:	d01b      	beq.n	800801a <__gethex+0x396>
 8007fe2:	3201      	adds	r2, #1
 8007fe4:	6002      	str	r2, [r0, #0]
 8007fe6:	2d02      	cmp	r5, #2
 8007fe8:	f104 0314 	add.w	r3, r4, #20
 8007fec:	d13c      	bne.n	8008068 <__gethex+0x3e4>
 8007fee:	f8d8 2000 	ldr.w	r2, [r8]
 8007ff2:	3a01      	subs	r2, #1
 8007ff4:	42b2      	cmp	r2, r6
 8007ff6:	d109      	bne.n	800800c <__gethex+0x388>
 8007ff8:	1171      	asrs	r1, r6, #5
 8007ffa:	2201      	movs	r2, #1
 8007ffc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008000:	f006 061f 	and.w	r6, r6, #31
 8008004:	fa02 f606 	lsl.w	r6, r2, r6
 8008008:	421e      	tst	r6, r3
 800800a:	d13a      	bne.n	8008082 <__gethex+0x3fe>
 800800c:	f045 0520 	orr.w	r5, r5, #32
 8008010:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008012:	601c      	str	r4, [r3, #0]
 8008014:	9b02      	ldr	r3, [sp, #8]
 8008016:	601f      	str	r7, [r3, #0]
 8008018:	e6b0      	b.n	8007d7c <__gethex+0xf8>
 800801a:	4299      	cmp	r1, r3
 800801c:	f843 cc04 	str.w	ip, [r3, #-4]
 8008020:	d8d9      	bhi.n	8007fd6 <__gethex+0x352>
 8008022:	68a3      	ldr	r3, [r4, #8]
 8008024:	459b      	cmp	fp, r3
 8008026:	db17      	blt.n	8008058 <__gethex+0x3d4>
 8008028:	6861      	ldr	r1, [r4, #4]
 800802a:	9801      	ldr	r0, [sp, #4]
 800802c:	3101      	adds	r1, #1
 800802e:	f7fe f87f 	bl	8006130 <_Balloc>
 8008032:	4681      	mov	r9, r0
 8008034:	b918      	cbnz	r0, 800803e <__gethex+0x3ba>
 8008036:	4b1a      	ldr	r3, [pc, #104]	@ (80080a0 <__gethex+0x41c>)
 8008038:	4602      	mov	r2, r0
 800803a:	2184      	movs	r1, #132	@ 0x84
 800803c:	e6c5      	b.n	8007dca <__gethex+0x146>
 800803e:	6922      	ldr	r2, [r4, #16]
 8008040:	3202      	adds	r2, #2
 8008042:	f104 010c 	add.w	r1, r4, #12
 8008046:	0092      	lsls	r2, r2, #2
 8008048:	300c      	adds	r0, #12
 800804a:	f7ff fd6b 	bl	8007b24 <memcpy>
 800804e:	4621      	mov	r1, r4
 8008050:	9801      	ldr	r0, [sp, #4]
 8008052:	f7fe f8ad 	bl	80061b0 <_Bfree>
 8008056:	464c      	mov	r4, r9
 8008058:	6923      	ldr	r3, [r4, #16]
 800805a:	1c5a      	adds	r2, r3, #1
 800805c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008060:	6122      	str	r2, [r4, #16]
 8008062:	2201      	movs	r2, #1
 8008064:	615a      	str	r2, [r3, #20]
 8008066:	e7be      	b.n	8007fe6 <__gethex+0x362>
 8008068:	6922      	ldr	r2, [r4, #16]
 800806a:	455a      	cmp	r2, fp
 800806c:	dd0b      	ble.n	8008086 <__gethex+0x402>
 800806e:	2101      	movs	r1, #1
 8008070:	4620      	mov	r0, r4
 8008072:	f7ff fd9f 	bl	8007bb4 <rshift>
 8008076:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800807a:	3701      	adds	r7, #1
 800807c:	42bb      	cmp	r3, r7
 800807e:	f6ff aee0 	blt.w	8007e42 <__gethex+0x1be>
 8008082:	2501      	movs	r5, #1
 8008084:	e7c2      	b.n	800800c <__gethex+0x388>
 8008086:	f016 061f 	ands.w	r6, r6, #31
 800808a:	d0fa      	beq.n	8008082 <__gethex+0x3fe>
 800808c:	4453      	add	r3, sl
 800808e:	f1c6 0620 	rsb	r6, r6, #32
 8008092:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008096:	f7fe f93d 	bl	8006314 <__hi0bits>
 800809a:	42b0      	cmp	r0, r6
 800809c:	dbe7      	blt.n	800806e <__gethex+0x3ea>
 800809e:	e7f0      	b.n	8008082 <__gethex+0x3fe>
 80080a0:	0800d89e 	.word	0x0800d89e

080080a4 <L_shift>:
 80080a4:	f1c2 0208 	rsb	r2, r2, #8
 80080a8:	0092      	lsls	r2, r2, #2
 80080aa:	b570      	push	{r4, r5, r6, lr}
 80080ac:	f1c2 0620 	rsb	r6, r2, #32
 80080b0:	6843      	ldr	r3, [r0, #4]
 80080b2:	6804      	ldr	r4, [r0, #0]
 80080b4:	fa03 f506 	lsl.w	r5, r3, r6
 80080b8:	432c      	orrs	r4, r5
 80080ba:	40d3      	lsrs	r3, r2
 80080bc:	6004      	str	r4, [r0, #0]
 80080be:	f840 3f04 	str.w	r3, [r0, #4]!
 80080c2:	4288      	cmp	r0, r1
 80080c4:	d3f4      	bcc.n	80080b0 <L_shift+0xc>
 80080c6:	bd70      	pop	{r4, r5, r6, pc}

080080c8 <__match>:
 80080c8:	b530      	push	{r4, r5, lr}
 80080ca:	6803      	ldr	r3, [r0, #0]
 80080cc:	3301      	adds	r3, #1
 80080ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80080d2:	b914      	cbnz	r4, 80080da <__match+0x12>
 80080d4:	6003      	str	r3, [r0, #0]
 80080d6:	2001      	movs	r0, #1
 80080d8:	bd30      	pop	{r4, r5, pc}
 80080da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80080de:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80080e2:	2d19      	cmp	r5, #25
 80080e4:	bf98      	it	ls
 80080e6:	3220      	addls	r2, #32
 80080e8:	42a2      	cmp	r2, r4
 80080ea:	d0f0      	beq.n	80080ce <__match+0x6>
 80080ec:	2000      	movs	r0, #0
 80080ee:	e7f3      	b.n	80080d8 <__match+0x10>

080080f0 <__hexnan>:
 80080f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080f4:	680b      	ldr	r3, [r1, #0]
 80080f6:	6801      	ldr	r1, [r0, #0]
 80080f8:	115e      	asrs	r6, r3, #5
 80080fa:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80080fe:	f013 031f 	ands.w	r3, r3, #31
 8008102:	b087      	sub	sp, #28
 8008104:	bf18      	it	ne
 8008106:	3604      	addne	r6, #4
 8008108:	2500      	movs	r5, #0
 800810a:	1f37      	subs	r7, r6, #4
 800810c:	4682      	mov	sl, r0
 800810e:	4690      	mov	r8, r2
 8008110:	9301      	str	r3, [sp, #4]
 8008112:	f846 5c04 	str.w	r5, [r6, #-4]
 8008116:	46b9      	mov	r9, r7
 8008118:	463c      	mov	r4, r7
 800811a:	9502      	str	r5, [sp, #8]
 800811c:	46ab      	mov	fp, r5
 800811e:	784a      	ldrb	r2, [r1, #1]
 8008120:	1c4b      	adds	r3, r1, #1
 8008122:	9303      	str	r3, [sp, #12]
 8008124:	b342      	cbz	r2, 8008178 <__hexnan+0x88>
 8008126:	4610      	mov	r0, r2
 8008128:	9105      	str	r1, [sp, #20]
 800812a:	9204      	str	r2, [sp, #16]
 800812c:	f7ff fd94 	bl	8007c58 <__hexdig_fun>
 8008130:	2800      	cmp	r0, #0
 8008132:	d151      	bne.n	80081d8 <__hexnan+0xe8>
 8008134:	9a04      	ldr	r2, [sp, #16]
 8008136:	9905      	ldr	r1, [sp, #20]
 8008138:	2a20      	cmp	r2, #32
 800813a:	d818      	bhi.n	800816e <__hexnan+0x7e>
 800813c:	9b02      	ldr	r3, [sp, #8]
 800813e:	459b      	cmp	fp, r3
 8008140:	dd13      	ble.n	800816a <__hexnan+0x7a>
 8008142:	454c      	cmp	r4, r9
 8008144:	d206      	bcs.n	8008154 <__hexnan+0x64>
 8008146:	2d07      	cmp	r5, #7
 8008148:	dc04      	bgt.n	8008154 <__hexnan+0x64>
 800814a:	462a      	mov	r2, r5
 800814c:	4649      	mov	r1, r9
 800814e:	4620      	mov	r0, r4
 8008150:	f7ff ffa8 	bl	80080a4 <L_shift>
 8008154:	4544      	cmp	r4, r8
 8008156:	d952      	bls.n	80081fe <__hexnan+0x10e>
 8008158:	2300      	movs	r3, #0
 800815a:	f1a4 0904 	sub.w	r9, r4, #4
 800815e:	f844 3c04 	str.w	r3, [r4, #-4]
 8008162:	f8cd b008 	str.w	fp, [sp, #8]
 8008166:	464c      	mov	r4, r9
 8008168:	461d      	mov	r5, r3
 800816a:	9903      	ldr	r1, [sp, #12]
 800816c:	e7d7      	b.n	800811e <__hexnan+0x2e>
 800816e:	2a29      	cmp	r2, #41	@ 0x29
 8008170:	d157      	bne.n	8008222 <__hexnan+0x132>
 8008172:	3102      	adds	r1, #2
 8008174:	f8ca 1000 	str.w	r1, [sl]
 8008178:	f1bb 0f00 	cmp.w	fp, #0
 800817c:	d051      	beq.n	8008222 <__hexnan+0x132>
 800817e:	454c      	cmp	r4, r9
 8008180:	d206      	bcs.n	8008190 <__hexnan+0xa0>
 8008182:	2d07      	cmp	r5, #7
 8008184:	dc04      	bgt.n	8008190 <__hexnan+0xa0>
 8008186:	462a      	mov	r2, r5
 8008188:	4649      	mov	r1, r9
 800818a:	4620      	mov	r0, r4
 800818c:	f7ff ff8a 	bl	80080a4 <L_shift>
 8008190:	4544      	cmp	r4, r8
 8008192:	d936      	bls.n	8008202 <__hexnan+0x112>
 8008194:	f1a8 0204 	sub.w	r2, r8, #4
 8008198:	4623      	mov	r3, r4
 800819a:	f853 1b04 	ldr.w	r1, [r3], #4
 800819e:	f842 1f04 	str.w	r1, [r2, #4]!
 80081a2:	429f      	cmp	r7, r3
 80081a4:	d2f9      	bcs.n	800819a <__hexnan+0xaa>
 80081a6:	1b3b      	subs	r3, r7, r4
 80081a8:	f023 0303 	bic.w	r3, r3, #3
 80081ac:	3304      	adds	r3, #4
 80081ae:	3401      	adds	r4, #1
 80081b0:	3e03      	subs	r6, #3
 80081b2:	42b4      	cmp	r4, r6
 80081b4:	bf88      	it	hi
 80081b6:	2304      	movhi	r3, #4
 80081b8:	4443      	add	r3, r8
 80081ba:	2200      	movs	r2, #0
 80081bc:	f843 2b04 	str.w	r2, [r3], #4
 80081c0:	429f      	cmp	r7, r3
 80081c2:	d2fb      	bcs.n	80081bc <__hexnan+0xcc>
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	b91b      	cbnz	r3, 80081d0 <__hexnan+0xe0>
 80081c8:	4547      	cmp	r7, r8
 80081ca:	d128      	bne.n	800821e <__hexnan+0x12e>
 80081cc:	2301      	movs	r3, #1
 80081ce:	603b      	str	r3, [r7, #0]
 80081d0:	2005      	movs	r0, #5
 80081d2:	b007      	add	sp, #28
 80081d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081d8:	3501      	adds	r5, #1
 80081da:	2d08      	cmp	r5, #8
 80081dc:	f10b 0b01 	add.w	fp, fp, #1
 80081e0:	dd06      	ble.n	80081f0 <__hexnan+0x100>
 80081e2:	4544      	cmp	r4, r8
 80081e4:	d9c1      	bls.n	800816a <__hexnan+0x7a>
 80081e6:	2300      	movs	r3, #0
 80081e8:	f844 3c04 	str.w	r3, [r4, #-4]
 80081ec:	2501      	movs	r5, #1
 80081ee:	3c04      	subs	r4, #4
 80081f0:	6822      	ldr	r2, [r4, #0]
 80081f2:	f000 000f 	and.w	r0, r0, #15
 80081f6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80081fa:	6020      	str	r0, [r4, #0]
 80081fc:	e7b5      	b.n	800816a <__hexnan+0x7a>
 80081fe:	2508      	movs	r5, #8
 8008200:	e7b3      	b.n	800816a <__hexnan+0x7a>
 8008202:	9b01      	ldr	r3, [sp, #4]
 8008204:	2b00      	cmp	r3, #0
 8008206:	d0dd      	beq.n	80081c4 <__hexnan+0xd4>
 8008208:	f1c3 0320 	rsb	r3, r3, #32
 800820c:	f04f 32ff 	mov.w	r2, #4294967295
 8008210:	40da      	lsrs	r2, r3
 8008212:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008216:	4013      	ands	r3, r2
 8008218:	f846 3c04 	str.w	r3, [r6, #-4]
 800821c:	e7d2      	b.n	80081c4 <__hexnan+0xd4>
 800821e:	3f04      	subs	r7, #4
 8008220:	e7d0      	b.n	80081c4 <__hexnan+0xd4>
 8008222:	2004      	movs	r0, #4
 8008224:	e7d5      	b.n	80081d2 <__hexnan+0xe2>

08008226 <__ascii_mbtowc>:
 8008226:	b082      	sub	sp, #8
 8008228:	b901      	cbnz	r1, 800822c <__ascii_mbtowc+0x6>
 800822a:	a901      	add	r1, sp, #4
 800822c:	b142      	cbz	r2, 8008240 <__ascii_mbtowc+0x1a>
 800822e:	b14b      	cbz	r3, 8008244 <__ascii_mbtowc+0x1e>
 8008230:	7813      	ldrb	r3, [r2, #0]
 8008232:	600b      	str	r3, [r1, #0]
 8008234:	7812      	ldrb	r2, [r2, #0]
 8008236:	1e10      	subs	r0, r2, #0
 8008238:	bf18      	it	ne
 800823a:	2001      	movne	r0, #1
 800823c:	b002      	add	sp, #8
 800823e:	4770      	bx	lr
 8008240:	4610      	mov	r0, r2
 8008242:	e7fb      	b.n	800823c <__ascii_mbtowc+0x16>
 8008244:	f06f 0001 	mvn.w	r0, #1
 8008248:	e7f8      	b.n	800823c <__ascii_mbtowc+0x16>

0800824a <_realloc_r>:
 800824a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800824e:	4680      	mov	r8, r0
 8008250:	4615      	mov	r5, r2
 8008252:	460c      	mov	r4, r1
 8008254:	b921      	cbnz	r1, 8008260 <_realloc_r+0x16>
 8008256:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800825a:	4611      	mov	r1, r2
 800825c:	f7fd bedc 	b.w	8006018 <_malloc_r>
 8008260:	b92a      	cbnz	r2, 800826e <_realloc_r+0x24>
 8008262:	f7fd fe65 	bl	8005f30 <_free_r>
 8008266:	2400      	movs	r4, #0
 8008268:	4620      	mov	r0, r4
 800826a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800826e:	f000 f840 	bl	80082f2 <_malloc_usable_size_r>
 8008272:	4285      	cmp	r5, r0
 8008274:	4606      	mov	r6, r0
 8008276:	d802      	bhi.n	800827e <_realloc_r+0x34>
 8008278:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800827c:	d8f4      	bhi.n	8008268 <_realloc_r+0x1e>
 800827e:	4629      	mov	r1, r5
 8008280:	4640      	mov	r0, r8
 8008282:	f7fd fec9 	bl	8006018 <_malloc_r>
 8008286:	4607      	mov	r7, r0
 8008288:	2800      	cmp	r0, #0
 800828a:	d0ec      	beq.n	8008266 <_realloc_r+0x1c>
 800828c:	42b5      	cmp	r5, r6
 800828e:	462a      	mov	r2, r5
 8008290:	4621      	mov	r1, r4
 8008292:	bf28      	it	cs
 8008294:	4632      	movcs	r2, r6
 8008296:	f7ff fc45 	bl	8007b24 <memcpy>
 800829a:	4621      	mov	r1, r4
 800829c:	4640      	mov	r0, r8
 800829e:	f7fd fe47 	bl	8005f30 <_free_r>
 80082a2:	463c      	mov	r4, r7
 80082a4:	e7e0      	b.n	8008268 <_realloc_r+0x1e>

080082a6 <__ascii_wctomb>:
 80082a6:	4603      	mov	r3, r0
 80082a8:	4608      	mov	r0, r1
 80082aa:	b141      	cbz	r1, 80082be <__ascii_wctomb+0x18>
 80082ac:	2aff      	cmp	r2, #255	@ 0xff
 80082ae:	d904      	bls.n	80082ba <__ascii_wctomb+0x14>
 80082b0:	228a      	movs	r2, #138	@ 0x8a
 80082b2:	601a      	str	r2, [r3, #0]
 80082b4:	f04f 30ff 	mov.w	r0, #4294967295
 80082b8:	4770      	bx	lr
 80082ba:	700a      	strb	r2, [r1, #0]
 80082bc:	2001      	movs	r0, #1
 80082be:	4770      	bx	lr

080082c0 <fiprintf>:
 80082c0:	b40e      	push	{r1, r2, r3}
 80082c2:	b503      	push	{r0, r1, lr}
 80082c4:	4601      	mov	r1, r0
 80082c6:	ab03      	add	r3, sp, #12
 80082c8:	4805      	ldr	r0, [pc, #20]	@ (80082e0 <fiprintf+0x20>)
 80082ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80082ce:	6800      	ldr	r0, [r0, #0]
 80082d0:	9301      	str	r3, [sp, #4]
 80082d2:	f000 f83f 	bl	8008354 <_vfiprintf_r>
 80082d6:	b002      	add	sp, #8
 80082d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80082dc:	b003      	add	sp, #12
 80082de:	4770      	bx	lr
 80082e0:	20000054 	.word	0x20000054

080082e4 <abort>:
 80082e4:	b508      	push	{r3, lr}
 80082e6:	2006      	movs	r0, #6
 80082e8:	f000 fa08 	bl	80086fc <raise>
 80082ec:	2001      	movs	r0, #1
 80082ee:	f7f9 fc31 	bl	8001b54 <_exit>

080082f2 <_malloc_usable_size_r>:
 80082f2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80082f6:	1f18      	subs	r0, r3, #4
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	bfbc      	itt	lt
 80082fc:	580b      	ldrlt	r3, [r1, r0]
 80082fe:	18c0      	addlt	r0, r0, r3
 8008300:	4770      	bx	lr

08008302 <__sfputc_r>:
 8008302:	6893      	ldr	r3, [r2, #8]
 8008304:	3b01      	subs	r3, #1
 8008306:	2b00      	cmp	r3, #0
 8008308:	b410      	push	{r4}
 800830a:	6093      	str	r3, [r2, #8]
 800830c:	da08      	bge.n	8008320 <__sfputc_r+0x1e>
 800830e:	6994      	ldr	r4, [r2, #24]
 8008310:	42a3      	cmp	r3, r4
 8008312:	db01      	blt.n	8008318 <__sfputc_r+0x16>
 8008314:	290a      	cmp	r1, #10
 8008316:	d103      	bne.n	8008320 <__sfputc_r+0x1e>
 8008318:	f85d 4b04 	ldr.w	r4, [sp], #4
 800831c:	f000 b932 	b.w	8008584 <__swbuf_r>
 8008320:	6813      	ldr	r3, [r2, #0]
 8008322:	1c58      	adds	r0, r3, #1
 8008324:	6010      	str	r0, [r2, #0]
 8008326:	7019      	strb	r1, [r3, #0]
 8008328:	4608      	mov	r0, r1
 800832a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800832e:	4770      	bx	lr

08008330 <__sfputs_r>:
 8008330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008332:	4606      	mov	r6, r0
 8008334:	460f      	mov	r7, r1
 8008336:	4614      	mov	r4, r2
 8008338:	18d5      	adds	r5, r2, r3
 800833a:	42ac      	cmp	r4, r5
 800833c:	d101      	bne.n	8008342 <__sfputs_r+0x12>
 800833e:	2000      	movs	r0, #0
 8008340:	e007      	b.n	8008352 <__sfputs_r+0x22>
 8008342:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008346:	463a      	mov	r2, r7
 8008348:	4630      	mov	r0, r6
 800834a:	f7ff ffda 	bl	8008302 <__sfputc_r>
 800834e:	1c43      	adds	r3, r0, #1
 8008350:	d1f3      	bne.n	800833a <__sfputs_r+0xa>
 8008352:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008354 <_vfiprintf_r>:
 8008354:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008358:	460d      	mov	r5, r1
 800835a:	b09d      	sub	sp, #116	@ 0x74
 800835c:	4614      	mov	r4, r2
 800835e:	4698      	mov	r8, r3
 8008360:	4606      	mov	r6, r0
 8008362:	b118      	cbz	r0, 800836c <_vfiprintf_r+0x18>
 8008364:	6a03      	ldr	r3, [r0, #32]
 8008366:	b90b      	cbnz	r3, 800836c <_vfiprintf_r+0x18>
 8008368:	f7fc fe76 	bl	8005058 <__sinit>
 800836c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800836e:	07d9      	lsls	r1, r3, #31
 8008370:	d405      	bmi.n	800837e <_vfiprintf_r+0x2a>
 8008372:	89ab      	ldrh	r3, [r5, #12]
 8008374:	059a      	lsls	r2, r3, #22
 8008376:	d402      	bmi.n	800837e <_vfiprintf_r+0x2a>
 8008378:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800837a:	f7fc ff84 	bl	8005286 <__retarget_lock_acquire_recursive>
 800837e:	89ab      	ldrh	r3, [r5, #12]
 8008380:	071b      	lsls	r3, r3, #28
 8008382:	d501      	bpl.n	8008388 <_vfiprintf_r+0x34>
 8008384:	692b      	ldr	r3, [r5, #16]
 8008386:	b99b      	cbnz	r3, 80083b0 <_vfiprintf_r+0x5c>
 8008388:	4629      	mov	r1, r5
 800838a:	4630      	mov	r0, r6
 800838c:	f000 f938 	bl	8008600 <__swsetup_r>
 8008390:	b170      	cbz	r0, 80083b0 <_vfiprintf_r+0x5c>
 8008392:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008394:	07dc      	lsls	r4, r3, #31
 8008396:	d504      	bpl.n	80083a2 <_vfiprintf_r+0x4e>
 8008398:	f04f 30ff 	mov.w	r0, #4294967295
 800839c:	b01d      	add	sp, #116	@ 0x74
 800839e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083a2:	89ab      	ldrh	r3, [r5, #12]
 80083a4:	0598      	lsls	r0, r3, #22
 80083a6:	d4f7      	bmi.n	8008398 <_vfiprintf_r+0x44>
 80083a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80083aa:	f7fc ff6d 	bl	8005288 <__retarget_lock_release_recursive>
 80083ae:	e7f3      	b.n	8008398 <_vfiprintf_r+0x44>
 80083b0:	2300      	movs	r3, #0
 80083b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80083b4:	2320      	movs	r3, #32
 80083b6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80083ba:	f8cd 800c 	str.w	r8, [sp, #12]
 80083be:	2330      	movs	r3, #48	@ 0x30
 80083c0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008570 <_vfiprintf_r+0x21c>
 80083c4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80083c8:	f04f 0901 	mov.w	r9, #1
 80083cc:	4623      	mov	r3, r4
 80083ce:	469a      	mov	sl, r3
 80083d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80083d4:	b10a      	cbz	r2, 80083da <_vfiprintf_r+0x86>
 80083d6:	2a25      	cmp	r2, #37	@ 0x25
 80083d8:	d1f9      	bne.n	80083ce <_vfiprintf_r+0x7a>
 80083da:	ebba 0b04 	subs.w	fp, sl, r4
 80083de:	d00b      	beq.n	80083f8 <_vfiprintf_r+0xa4>
 80083e0:	465b      	mov	r3, fp
 80083e2:	4622      	mov	r2, r4
 80083e4:	4629      	mov	r1, r5
 80083e6:	4630      	mov	r0, r6
 80083e8:	f7ff ffa2 	bl	8008330 <__sfputs_r>
 80083ec:	3001      	adds	r0, #1
 80083ee:	f000 80a7 	beq.w	8008540 <_vfiprintf_r+0x1ec>
 80083f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80083f4:	445a      	add	r2, fp
 80083f6:	9209      	str	r2, [sp, #36]	@ 0x24
 80083f8:	f89a 3000 	ldrb.w	r3, [sl]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	f000 809f 	beq.w	8008540 <_vfiprintf_r+0x1ec>
 8008402:	2300      	movs	r3, #0
 8008404:	f04f 32ff 	mov.w	r2, #4294967295
 8008408:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800840c:	f10a 0a01 	add.w	sl, sl, #1
 8008410:	9304      	str	r3, [sp, #16]
 8008412:	9307      	str	r3, [sp, #28]
 8008414:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008418:	931a      	str	r3, [sp, #104]	@ 0x68
 800841a:	4654      	mov	r4, sl
 800841c:	2205      	movs	r2, #5
 800841e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008422:	4853      	ldr	r0, [pc, #332]	@ (8008570 <_vfiprintf_r+0x21c>)
 8008424:	f7f7 fedc 	bl	80001e0 <memchr>
 8008428:	9a04      	ldr	r2, [sp, #16]
 800842a:	b9d8      	cbnz	r0, 8008464 <_vfiprintf_r+0x110>
 800842c:	06d1      	lsls	r1, r2, #27
 800842e:	bf44      	itt	mi
 8008430:	2320      	movmi	r3, #32
 8008432:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008436:	0713      	lsls	r3, r2, #28
 8008438:	bf44      	itt	mi
 800843a:	232b      	movmi	r3, #43	@ 0x2b
 800843c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008440:	f89a 3000 	ldrb.w	r3, [sl]
 8008444:	2b2a      	cmp	r3, #42	@ 0x2a
 8008446:	d015      	beq.n	8008474 <_vfiprintf_r+0x120>
 8008448:	9a07      	ldr	r2, [sp, #28]
 800844a:	4654      	mov	r4, sl
 800844c:	2000      	movs	r0, #0
 800844e:	f04f 0c0a 	mov.w	ip, #10
 8008452:	4621      	mov	r1, r4
 8008454:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008458:	3b30      	subs	r3, #48	@ 0x30
 800845a:	2b09      	cmp	r3, #9
 800845c:	d94b      	bls.n	80084f6 <_vfiprintf_r+0x1a2>
 800845e:	b1b0      	cbz	r0, 800848e <_vfiprintf_r+0x13a>
 8008460:	9207      	str	r2, [sp, #28]
 8008462:	e014      	b.n	800848e <_vfiprintf_r+0x13a>
 8008464:	eba0 0308 	sub.w	r3, r0, r8
 8008468:	fa09 f303 	lsl.w	r3, r9, r3
 800846c:	4313      	orrs	r3, r2
 800846e:	9304      	str	r3, [sp, #16]
 8008470:	46a2      	mov	sl, r4
 8008472:	e7d2      	b.n	800841a <_vfiprintf_r+0xc6>
 8008474:	9b03      	ldr	r3, [sp, #12]
 8008476:	1d19      	adds	r1, r3, #4
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	9103      	str	r1, [sp, #12]
 800847c:	2b00      	cmp	r3, #0
 800847e:	bfbb      	ittet	lt
 8008480:	425b      	neglt	r3, r3
 8008482:	f042 0202 	orrlt.w	r2, r2, #2
 8008486:	9307      	strge	r3, [sp, #28]
 8008488:	9307      	strlt	r3, [sp, #28]
 800848a:	bfb8      	it	lt
 800848c:	9204      	strlt	r2, [sp, #16]
 800848e:	7823      	ldrb	r3, [r4, #0]
 8008490:	2b2e      	cmp	r3, #46	@ 0x2e
 8008492:	d10a      	bne.n	80084aa <_vfiprintf_r+0x156>
 8008494:	7863      	ldrb	r3, [r4, #1]
 8008496:	2b2a      	cmp	r3, #42	@ 0x2a
 8008498:	d132      	bne.n	8008500 <_vfiprintf_r+0x1ac>
 800849a:	9b03      	ldr	r3, [sp, #12]
 800849c:	1d1a      	adds	r2, r3, #4
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	9203      	str	r2, [sp, #12]
 80084a2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80084a6:	3402      	adds	r4, #2
 80084a8:	9305      	str	r3, [sp, #20]
 80084aa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008580 <_vfiprintf_r+0x22c>
 80084ae:	7821      	ldrb	r1, [r4, #0]
 80084b0:	2203      	movs	r2, #3
 80084b2:	4650      	mov	r0, sl
 80084b4:	f7f7 fe94 	bl	80001e0 <memchr>
 80084b8:	b138      	cbz	r0, 80084ca <_vfiprintf_r+0x176>
 80084ba:	9b04      	ldr	r3, [sp, #16]
 80084bc:	eba0 000a 	sub.w	r0, r0, sl
 80084c0:	2240      	movs	r2, #64	@ 0x40
 80084c2:	4082      	lsls	r2, r0
 80084c4:	4313      	orrs	r3, r2
 80084c6:	3401      	adds	r4, #1
 80084c8:	9304      	str	r3, [sp, #16]
 80084ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084ce:	4829      	ldr	r0, [pc, #164]	@ (8008574 <_vfiprintf_r+0x220>)
 80084d0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80084d4:	2206      	movs	r2, #6
 80084d6:	f7f7 fe83 	bl	80001e0 <memchr>
 80084da:	2800      	cmp	r0, #0
 80084dc:	d03f      	beq.n	800855e <_vfiprintf_r+0x20a>
 80084de:	4b26      	ldr	r3, [pc, #152]	@ (8008578 <_vfiprintf_r+0x224>)
 80084e0:	bb1b      	cbnz	r3, 800852a <_vfiprintf_r+0x1d6>
 80084e2:	9b03      	ldr	r3, [sp, #12]
 80084e4:	3307      	adds	r3, #7
 80084e6:	f023 0307 	bic.w	r3, r3, #7
 80084ea:	3308      	adds	r3, #8
 80084ec:	9303      	str	r3, [sp, #12]
 80084ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084f0:	443b      	add	r3, r7
 80084f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80084f4:	e76a      	b.n	80083cc <_vfiprintf_r+0x78>
 80084f6:	fb0c 3202 	mla	r2, ip, r2, r3
 80084fa:	460c      	mov	r4, r1
 80084fc:	2001      	movs	r0, #1
 80084fe:	e7a8      	b.n	8008452 <_vfiprintf_r+0xfe>
 8008500:	2300      	movs	r3, #0
 8008502:	3401      	adds	r4, #1
 8008504:	9305      	str	r3, [sp, #20]
 8008506:	4619      	mov	r1, r3
 8008508:	f04f 0c0a 	mov.w	ip, #10
 800850c:	4620      	mov	r0, r4
 800850e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008512:	3a30      	subs	r2, #48	@ 0x30
 8008514:	2a09      	cmp	r2, #9
 8008516:	d903      	bls.n	8008520 <_vfiprintf_r+0x1cc>
 8008518:	2b00      	cmp	r3, #0
 800851a:	d0c6      	beq.n	80084aa <_vfiprintf_r+0x156>
 800851c:	9105      	str	r1, [sp, #20]
 800851e:	e7c4      	b.n	80084aa <_vfiprintf_r+0x156>
 8008520:	fb0c 2101 	mla	r1, ip, r1, r2
 8008524:	4604      	mov	r4, r0
 8008526:	2301      	movs	r3, #1
 8008528:	e7f0      	b.n	800850c <_vfiprintf_r+0x1b8>
 800852a:	ab03      	add	r3, sp, #12
 800852c:	9300      	str	r3, [sp, #0]
 800852e:	462a      	mov	r2, r5
 8008530:	4b12      	ldr	r3, [pc, #72]	@ (800857c <_vfiprintf_r+0x228>)
 8008532:	a904      	add	r1, sp, #16
 8008534:	4630      	mov	r0, r6
 8008536:	f7fb ff37 	bl	80043a8 <_printf_float>
 800853a:	4607      	mov	r7, r0
 800853c:	1c78      	adds	r0, r7, #1
 800853e:	d1d6      	bne.n	80084ee <_vfiprintf_r+0x19a>
 8008540:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008542:	07d9      	lsls	r1, r3, #31
 8008544:	d405      	bmi.n	8008552 <_vfiprintf_r+0x1fe>
 8008546:	89ab      	ldrh	r3, [r5, #12]
 8008548:	059a      	lsls	r2, r3, #22
 800854a:	d402      	bmi.n	8008552 <_vfiprintf_r+0x1fe>
 800854c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800854e:	f7fc fe9b 	bl	8005288 <__retarget_lock_release_recursive>
 8008552:	89ab      	ldrh	r3, [r5, #12]
 8008554:	065b      	lsls	r3, r3, #25
 8008556:	f53f af1f 	bmi.w	8008398 <_vfiprintf_r+0x44>
 800855a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800855c:	e71e      	b.n	800839c <_vfiprintf_r+0x48>
 800855e:	ab03      	add	r3, sp, #12
 8008560:	9300      	str	r3, [sp, #0]
 8008562:	462a      	mov	r2, r5
 8008564:	4b05      	ldr	r3, [pc, #20]	@ (800857c <_vfiprintf_r+0x228>)
 8008566:	a904      	add	r1, sp, #16
 8008568:	4630      	mov	r0, r6
 800856a:	f7fc f9b5 	bl	80048d8 <_printf_i>
 800856e:	e7e4      	b.n	800853a <_vfiprintf_r+0x1e6>
 8008570:	0800da60 	.word	0x0800da60
 8008574:	0800da6a 	.word	0x0800da6a
 8008578:	080043a9 	.word	0x080043a9
 800857c:	08008331 	.word	0x08008331
 8008580:	0800da66 	.word	0x0800da66

08008584 <__swbuf_r>:
 8008584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008586:	460e      	mov	r6, r1
 8008588:	4614      	mov	r4, r2
 800858a:	4605      	mov	r5, r0
 800858c:	b118      	cbz	r0, 8008596 <__swbuf_r+0x12>
 800858e:	6a03      	ldr	r3, [r0, #32]
 8008590:	b90b      	cbnz	r3, 8008596 <__swbuf_r+0x12>
 8008592:	f7fc fd61 	bl	8005058 <__sinit>
 8008596:	69a3      	ldr	r3, [r4, #24]
 8008598:	60a3      	str	r3, [r4, #8]
 800859a:	89a3      	ldrh	r3, [r4, #12]
 800859c:	071a      	lsls	r2, r3, #28
 800859e:	d501      	bpl.n	80085a4 <__swbuf_r+0x20>
 80085a0:	6923      	ldr	r3, [r4, #16]
 80085a2:	b943      	cbnz	r3, 80085b6 <__swbuf_r+0x32>
 80085a4:	4621      	mov	r1, r4
 80085a6:	4628      	mov	r0, r5
 80085a8:	f000 f82a 	bl	8008600 <__swsetup_r>
 80085ac:	b118      	cbz	r0, 80085b6 <__swbuf_r+0x32>
 80085ae:	f04f 37ff 	mov.w	r7, #4294967295
 80085b2:	4638      	mov	r0, r7
 80085b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80085b6:	6823      	ldr	r3, [r4, #0]
 80085b8:	6922      	ldr	r2, [r4, #16]
 80085ba:	1a98      	subs	r0, r3, r2
 80085bc:	6963      	ldr	r3, [r4, #20]
 80085be:	b2f6      	uxtb	r6, r6
 80085c0:	4283      	cmp	r3, r0
 80085c2:	4637      	mov	r7, r6
 80085c4:	dc05      	bgt.n	80085d2 <__swbuf_r+0x4e>
 80085c6:	4621      	mov	r1, r4
 80085c8:	4628      	mov	r0, r5
 80085ca:	f7ff fa47 	bl	8007a5c <_fflush_r>
 80085ce:	2800      	cmp	r0, #0
 80085d0:	d1ed      	bne.n	80085ae <__swbuf_r+0x2a>
 80085d2:	68a3      	ldr	r3, [r4, #8]
 80085d4:	3b01      	subs	r3, #1
 80085d6:	60a3      	str	r3, [r4, #8]
 80085d8:	6823      	ldr	r3, [r4, #0]
 80085da:	1c5a      	adds	r2, r3, #1
 80085dc:	6022      	str	r2, [r4, #0]
 80085de:	701e      	strb	r6, [r3, #0]
 80085e0:	6962      	ldr	r2, [r4, #20]
 80085e2:	1c43      	adds	r3, r0, #1
 80085e4:	429a      	cmp	r2, r3
 80085e6:	d004      	beq.n	80085f2 <__swbuf_r+0x6e>
 80085e8:	89a3      	ldrh	r3, [r4, #12]
 80085ea:	07db      	lsls	r3, r3, #31
 80085ec:	d5e1      	bpl.n	80085b2 <__swbuf_r+0x2e>
 80085ee:	2e0a      	cmp	r6, #10
 80085f0:	d1df      	bne.n	80085b2 <__swbuf_r+0x2e>
 80085f2:	4621      	mov	r1, r4
 80085f4:	4628      	mov	r0, r5
 80085f6:	f7ff fa31 	bl	8007a5c <_fflush_r>
 80085fa:	2800      	cmp	r0, #0
 80085fc:	d0d9      	beq.n	80085b2 <__swbuf_r+0x2e>
 80085fe:	e7d6      	b.n	80085ae <__swbuf_r+0x2a>

08008600 <__swsetup_r>:
 8008600:	b538      	push	{r3, r4, r5, lr}
 8008602:	4b29      	ldr	r3, [pc, #164]	@ (80086a8 <__swsetup_r+0xa8>)
 8008604:	4605      	mov	r5, r0
 8008606:	6818      	ldr	r0, [r3, #0]
 8008608:	460c      	mov	r4, r1
 800860a:	b118      	cbz	r0, 8008614 <__swsetup_r+0x14>
 800860c:	6a03      	ldr	r3, [r0, #32]
 800860e:	b90b      	cbnz	r3, 8008614 <__swsetup_r+0x14>
 8008610:	f7fc fd22 	bl	8005058 <__sinit>
 8008614:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008618:	0719      	lsls	r1, r3, #28
 800861a:	d422      	bmi.n	8008662 <__swsetup_r+0x62>
 800861c:	06da      	lsls	r2, r3, #27
 800861e:	d407      	bmi.n	8008630 <__swsetup_r+0x30>
 8008620:	2209      	movs	r2, #9
 8008622:	602a      	str	r2, [r5, #0]
 8008624:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008628:	81a3      	strh	r3, [r4, #12]
 800862a:	f04f 30ff 	mov.w	r0, #4294967295
 800862e:	e033      	b.n	8008698 <__swsetup_r+0x98>
 8008630:	0758      	lsls	r0, r3, #29
 8008632:	d512      	bpl.n	800865a <__swsetup_r+0x5a>
 8008634:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008636:	b141      	cbz	r1, 800864a <__swsetup_r+0x4a>
 8008638:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800863c:	4299      	cmp	r1, r3
 800863e:	d002      	beq.n	8008646 <__swsetup_r+0x46>
 8008640:	4628      	mov	r0, r5
 8008642:	f7fd fc75 	bl	8005f30 <_free_r>
 8008646:	2300      	movs	r3, #0
 8008648:	6363      	str	r3, [r4, #52]	@ 0x34
 800864a:	89a3      	ldrh	r3, [r4, #12]
 800864c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008650:	81a3      	strh	r3, [r4, #12]
 8008652:	2300      	movs	r3, #0
 8008654:	6063      	str	r3, [r4, #4]
 8008656:	6923      	ldr	r3, [r4, #16]
 8008658:	6023      	str	r3, [r4, #0]
 800865a:	89a3      	ldrh	r3, [r4, #12]
 800865c:	f043 0308 	orr.w	r3, r3, #8
 8008660:	81a3      	strh	r3, [r4, #12]
 8008662:	6923      	ldr	r3, [r4, #16]
 8008664:	b94b      	cbnz	r3, 800867a <__swsetup_r+0x7a>
 8008666:	89a3      	ldrh	r3, [r4, #12]
 8008668:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800866c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008670:	d003      	beq.n	800867a <__swsetup_r+0x7a>
 8008672:	4621      	mov	r1, r4
 8008674:	4628      	mov	r0, r5
 8008676:	f000 f883 	bl	8008780 <__smakebuf_r>
 800867a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800867e:	f013 0201 	ands.w	r2, r3, #1
 8008682:	d00a      	beq.n	800869a <__swsetup_r+0x9a>
 8008684:	2200      	movs	r2, #0
 8008686:	60a2      	str	r2, [r4, #8]
 8008688:	6962      	ldr	r2, [r4, #20]
 800868a:	4252      	negs	r2, r2
 800868c:	61a2      	str	r2, [r4, #24]
 800868e:	6922      	ldr	r2, [r4, #16]
 8008690:	b942      	cbnz	r2, 80086a4 <__swsetup_r+0xa4>
 8008692:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008696:	d1c5      	bne.n	8008624 <__swsetup_r+0x24>
 8008698:	bd38      	pop	{r3, r4, r5, pc}
 800869a:	0799      	lsls	r1, r3, #30
 800869c:	bf58      	it	pl
 800869e:	6962      	ldrpl	r2, [r4, #20]
 80086a0:	60a2      	str	r2, [r4, #8]
 80086a2:	e7f4      	b.n	800868e <__swsetup_r+0x8e>
 80086a4:	2000      	movs	r0, #0
 80086a6:	e7f7      	b.n	8008698 <__swsetup_r+0x98>
 80086a8:	20000054 	.word	0x20000054

080086ac <_raise_r>:
 80086ac:	291f      	cmp	r1, #31
 80086ae:	b538      	push	{r3, r4, r5, lr}
 80086b0:	4605      	mov	r5, r0
 80086b2:	460c      	mov	r4, r1
 80086b4:	d904      	bls.n	80086c0 <_raise_r+0x14>
 80086b6:	2316      	movs	r3, #22
 80086b8:	6003      	str	r3, [r0, #0]
 80086ba:	f04f 30ff 	mov.w	r0, #4294967295
 80086be:	bd38      	pop	{r3, r4, r5, pc}
 80086c0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80086c2:	b112      	cbz	r2, 80086ca <_raise_r+0x1e>
 80086c4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80086c8:	b94b      	cbnz	r3, 80086de <_raise_r+0x32>
 80086ca:	4628      	mov	r0, r5
 80086cc:	f000 f830 	bl	8008730 <_getpid_r>
 80086d0:	4622      	mov	r2, r4
 80086d2:	4601      	mov	r1, r0
 80086d4:	4628      	mov	r0, r5
 80086d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80086da:	f000 b817 	b.w	800870c <_kill_r>
 80086de:	2b01      	cmp	r3, #1
 80086e0:	d00a      	beq.n	80086f8 <_raise_r+0x4c>
 80086e2:	1c59      	adds	r1, r3, #1
 80086e4:	d103      	bne.n	80086ee <_raise_r+0x42>
 80086e6:	2316      	movs	r3, #22
 80086e8:	6003      	str	r3, [r0, #0]
 80086ea:	2001      	movs	r0, #1
 80086ec:	e7e7      	b.n	80086be <_raise_r+0x12>
 80086ee:	2100      	movs	r1, #0
 80086f0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80086f4:	4620      	mov	r0, r4
 80086f6:	4798      	blx	r3
 80086f8:	2000      	movs	r0, #0
 80086fa:	e7e0      	b.n	80086be <_raise_r+0x12>

080086fc <raise>:
 80086fc:	4b02      	ldr	r3, [pc, #8]	@ (8008708 <raise+0xc>)
 80086fe:	4601      	mov	r1, r0
 8008700:	6818      	ldr	r0, [r3, #0]
 8008702:	f7ff bfd3 	b.w	80086ac <_raise_r>
 8008706:	bf00      	nop
 8008708:	20000054 	.word	0x20000054

0800870c <_kill_r>:
 800870c:	b538      	push	{r3, r4, r5, lr}
 800870e:	4d07      	ldr	r5, [pc, #28]	@ (800872c <_kill_r+0x20>)
 8008710:	2300      	movs	r3, #0
 8008712:	4604      	mov	r4, r0
 8008714:	4608      	mov	r0, r1
 8008716:	4611      	mov	r1, r2
 8008718:	602b      	str	r3, [r5, #0]
 800871a:	f7f9 fa13 	bl	8001b44 <_kill>
 800871e:	1c43      	adds	r3, r0, #1
 8008720:	d102      	bne.n	8008728 <_kill_r+0x1c>
 8008722:	682b      	ldr	r3, [r5, #0]
 8008724:	b103      	cbz	r3, 8008728 <_kill_r+0x1c>
 8008726:	6023      	str	r3, [r4, #0]
 8008728:	bd38      	pop	{r3, r4, r5, pc}
 800872a:	bf00      	nop
 800872c:	20000600 	.word	0x20000600

08008730 <_getpid_r>:
 8008730:	f7f9 ba06 	b.w	8001b40 <_getpid>

08008734 <__swhatbuf_r>:
 8008734:	b570      	push	{r4, r5, r6, lr}
 8008736:	460c      	mov	r4, r1
 8008738:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800873c:	2900      	cmp	r1, #0
 800873e:	b096      	sub	sp, #88	@ 0x58
 8008740:	4615      	mov	r5, r2
 8008742:	461e      	mov	r6, r3
 8008744:	da0d      	bge.n	8008762 <__swhatbuf_r+0x2e>
 8008746:	89a3      	ldrh	r3, [r4, #12]
 8008748:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800874c:	f04f 0100 	mov.w	r1, #0
 8008750:	bf14      	ite	ne
 8008752:	2340      	movne	r3, #64	@ 0x40
 8008754:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008758:	2000      	movs	r0, #0
 800875a:	6031      	str	r1, [r6, #0]
 800875c:	602b      	str	r3, [r5, #0]
 800875e:	b016      	add	sp, #88	@ 0x58
 8008760:	bd70      	pop	{r4, r5, r6, pc}
 8008762:	466a      	mov	r2, sp
 8008764:	f000 f848 	bl	80087f8 <_fstat_r>
 8008768:	2800      	cmp	r0, #0
 800876a:	dbec      	blt.n	8008746 <__swhatbuf_r+0x12>
 800876c:	9901      	ldr	r1, [sp, #4]
 800876e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008772:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008776:	4259      	negs	r1, r3
 8008778:	4159      	adcs	r1, r3
 800877a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800877e:	e7eb      	b.n	8008758 <__swhatbuf_r+0x24>

08008780 <__smakebuf_r>:
 8008780:	898b      	ldrh	r3, [r1, #12]
 8008782:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008784:	079d      	lsls	r5, r3, #30
 8008786:	4606      	mov	r6, r0
 8008788:	460c      	mov	r4, r1
 800878a:	d507      	bpl.n	800879c <__smakebuf_r+0x1c>
 800878c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008790:	6023      	str	r3, [r4, #0]
 8008792:	6123      	str	r3, [r4, #16]
 8008794:	2301      	movs	r3, #1
 8008796:	6163      	str	r3, [r4, #20]
 8008798:	b003      	add	sp, #12
 800879a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800879c:	ab01      	add	r3, sp, #4
 800879e:	466a      	mov	r2, sp
 80087a0:	f7ff ffc8 	bl	8008734 <__swhatbuf_r>
 80087a4:	9f00      	ldr	r7, [sp, #0]
 80087a6:	4605      	mov	r5, r0
 80087a8:	4639      	mov	r1, r7
 80087aa:	4630      	mov	r0, r6
 80087ac:	f7fd fc34 	bl	8006018 <_malloc_r>
 80087b0:	b948      	cbnz	r0, 80087c6 <__smakebuf_r+0x46>
 80087b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087b6:	059a      	lsls	r2, r3, #22
 80087b8:	d4ee      	bmi.n	8008798 <__smakebuf_r+0x18>
 80087ba:	f023 0303 	bic.w	r3, r3, #3
 80087be:	f043 0302 	orr.w	r3, r3, #2
 80087c2:	81a3      	strh	r3, [r4, #12]
 80087c4:	e7e2      	b.n	800878c <__smakebuf_r+0xc>
 80087c6:	89a3      	ldrh	r3, [r4, #12]
 80087c8:	6020      	str	r0, [r4, #0]
 80087ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80087ce:	81a3      	strh	r3, [r4, #12]
 80087d0:	9b01      	ldr	r3, [sp, #4]
 80087d2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80087d6:	b15b      	cbz	r3, 80087f0 <__smakebuf_r+0x70>
 80087d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80087dc:	4630      	mov	r0, r6
 80087de:	f000 f81d 	bl	800881c <_isatty_r>
 80087e2:	b128      	cbz	r0, 80087f0 <__smakebuf_r+0x70>
 80087e4:	89a3      	ldrh	r3, [r4, #12]
 80087e6:	f023 0303 	bic.w	r3, r3, #3
 80087ea:	f043 0301 	orr.w	r3, r3, #1
 80087ee:	81a3      	strh	r3, [r4, #12]
 80087f0:	89a3      	ldrh	r3, [r4, #12]
 80087f2:	431d      	orrs	r5, r3
 80087f4:	81a5      	strh	r5, [r4, #12]
 80087f6:	e7cf      	b.n	8008798 <__smakebuf_r+0x18>

080087f8 <_fstat_r>:
 80087f8:	b538      	push	{r3, r4, r5, lr}
 80087fa:	4d07      	ldr	r5, [pc, #28]	@ (8008818 <_fstat_r+0x20>)
 80087fc:	2300      	movs	r3, #0
 80087fe:	4604      	mov	r4, r0
 8008800:	4608      	mov	r0, r1
 8008802:	4611      	mov	r1, r2
 8008804:	602b      	str	r3, [r5, #0]
 8008806:	f7f9 f9cb 	bl	8001ba0 <_fstat>
 800880a:	1c43      	adds	r3, r0, #1
 800880c:	d102      	bne.n	8008814 <_fstat_r+0x1c>
 800880e:	682b      	ldr	r3, [r5, #0]
 8008810:	b103      	cbz	r3, 8008814 <_fstat_r+0x1c>
 8008812:	6023      	str	r3, [r4, #0]
 8008814:	bd38      	pop	{r3, r4, r5, pc}
 8008816:	bf00      	nop
 8008818:	20000600 	.word	0x20000600

0800881c <_isatty_r>:
 800881c:	b538      	push	{r3, r4, r5, lr}
 800881e:	4d06      	ldr	r5, [pc, #24]	@ (8008838 <_isatty_r+0x1c>)
 8008820:	2300      	movs	r3, #0
 8008822:	4604      	mov	r4, r0
 8008824:	4608      	mov	r0, r1
 8008826:	602b      	str	r3, [r5, #0]
 8008828:	f7f9 f9c0 	bl	8001bac <_isatty>
 800882c:	1c43      	adds	r3, r0, #1
 800882e:	d102      	bne.n	8008836 <_isatty_r+0x1a>
 8008830:	682b      	ldr	r3, [r5, #0]
 8008832:	b103      	cbz	r3, 8008836 <_isatty_r+0x1a>
 8008834:	6023      	str	r3, [r4, #0]
 8008836:	bd38      	pop	{r3, r4, r5, pc}
 8008838:	20000600 	.word	0x20000600

0800883c <_init>:
 800883c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800883e:	bf00      	nop
 8008840:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008842:	bc08      	pop	{r3}
 8008844:	469e      	mov	lr, r3
 8008846:	4770      	bx	lr

08008848 <_fini>:
 8008848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800884a:	bf00      	nop
 800884c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800884e:	bc08      	pop	{r3}
 8008850:	469e      	mov	lr, r3
 8008852:	4770      	bx	lr
