Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 23:11:13 2025
| Host         : LAPTOP-GCI89HDV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  58          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (40)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (40)
--------------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     48.373        0.000                      0                 2638        0.073        0.000                      0                 2638       49.500        0.000                       0                   952  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              48.373        0.000                      0                 2638        0.073        0.000                      0                 2638       49.500        0.000                       0                   952  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       48.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.373ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/game_regfiles/D_temp4_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        51.389ns  (logic 9.080ns (17.669%)  route 42.309ns (82.331%))
  Logic Levels:           42  (LUT2=1 LUT4=5 LUT5=12 LUT6=24)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 104.839 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.564     5.148    reset_cond/CLK
    SLICE_X13Y36         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDPE (Prop_fdpe_C_Q)         0.456     5.604 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=876, routed)         3.067     8.672    cd/chopsticks_fsm/Q[0]
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.124     8.796 r  cd/chopsticks_fsm/led_OBUF[4]_inst_i_15/O
                         net (fo=128, routed)         1.003     9.798    cd/game_regfiles/led_OBUF[4]_inst_i_2_1
    SLICE_X4Y26          LUT6 (Prop_lut6_I4_O)        0.124     9.922 f  cd/game_regfiles/led_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           1.180    11.102    cd/game_regfiles/led_OBUF[4]_inst_i_7_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I1_O)        0.124    11.226 f  cd/game_regfiles/led_OBUF[4]_inst_i_2/O
                         net (fo=82, routed)          0.826    12.052    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[7]_0
    SLICE_X10Y22         LUT5 (Prop_lut5_I2_O)        0.124    12.176 r  cd/chopsticks_fsm/D_p1l_score_q[31]_i_99/O
                         net (fo=120, routed)         1.958    14.135    cd/game_regfiles/D_p1l_score_q[31]_i_32
    SLICE_X36Y21         LUT6 (Prop_lut6_I2_O)        0.124    14.259 f  cd/game_regfiles/D_p1l_score_q[5]_i_22/O
                         net (fo=1, routed)           0.938    15.197    cd/game_regfiles/D_p1l_score_q[5]_i_22_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I3_O)        0.124    15.321 f  cd/game_regfiles/D_p1l_score_q[5]_i_10/O
                         net (fo=1, routed)           1.140    16.461    cd/chopsticks_fsm/M_game_alu_rd1[2]
    SLICE_X12Y20         LUT5 (Prop_lut5_I4_O)        0.148    16.609 f  cd/chopsticks_fsm/D_p1l_score_q[5]_i_4/O
                         net (fo=91, routed)          2.748    19.357    cd/game_alu/alu_chopsticks/multiplier1/M_alu_chopsticks_a[3]
    SLICE_X29Y35         LUT2 (Prop_lut2_I0_O)        0.328    19.685 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_33/O
                         net (fo=2, routed)           0.814    20.499    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_33_n_0
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124    20.623 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_27/O
                         net (fo=3, routed)           0.861    21.484    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[64]
    SLICE_X28Y35         LUT6 (Prop_lut6_I0_O)        0.124    21.608 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[8]_i_46/O
                         net (fo=4, routed)           0.821    22.429    cd/game_alu/alu_chopsticks/multiplier1/p_2108_in
    SLICE_X29Y36         LUT6 (Prop_lut6_I1_O)        0.124    22.553 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_32/O
                         net (fo=2, routed)           0.598    23.151    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_32_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124    23.275 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_27/O
                         net (fo=3, routed)           0.795    24.071    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[122]
    SLICE_X15Y37         LUT6 (Prop_lut6_I0_O)        0.124    24.195 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_17/O
                         net (fo=9, routed)           0.988    25.183    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[148]
    SLICE_X13Y35         LUT6 (Prop_lut6_I2_O)        0.124    25.307 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[10]_i_18/O
                         net (fo=4, routed)           0.875    26.182    cd/game_alu/alu_chopsticks/multiplier1/p_1447_in
    SLICE_X12Y36         LUT6 (Prop_lut6_I1_O)        0.124    26.306 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[11]_i_27/O
                         net (fo=2, routed)           0.671    26.976    cd/game_alu/alu_chopsticks/multiplier1/p_1329_in
    SLICE_X12Y37         LUT6 (Prop_lut6_I5_O)        0.124    27.100 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_26/O
                         net (fo=3, routed)           1.156    28.256    cd/game_alu/alu_chopsticks/multiplier1/p_1327_in
    SLICE_X11Y36         LUT6 (Prop_lut6_I1_O)        0.124    28.380 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_14/O
                         net (fo=3, routed)           0.583    28.963    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[266]
    SLICE_X11Y35         LUT4 (Prop_lut4_I0_O)        0.150    29.113 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[14]_i_16/O
                         net (fo=6, routed)           0.707    29.820    cd/game_alu/alu_chopsticks/multiplier1/p_1108_in
    SLICE_X10Y36         LUT4 (Prop_lut4_I3_O)        0.326    30.146 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[14]_i_20/O
                         net (fo=5, routed)           0.693    30.840    cd/game_alu/alu_chopsticks/multiplier1/p_1106_in
    SLICE_X8Y36          LUT5 (Prop_lut5_I1_O)        0.148    30.988 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[15]_i_17/O
                         net (fo=5, routed)           0.889    31.877    cd/game_alu/alu_chopsticks/multiplier1/p_1003_in
    SLICE_X8Y36          LUT5 (Prop_lut5_I1_O)        0.356    32.233 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[16]_i_25/O
                         net (fo=4, routed)           1.068    33.301    cd/game_alu/alu_chopsticks/multiplier1/p_905_in
    SLICE_X6Y38          LUT6 (Prop_lut6_I1_O)        0.348    33.649 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_27/O
                         net (fo=2, routed)           0.808    34.457    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_27_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I3_O)        0.124    34.581 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_14/O
                         net (fo=3, routed)           0.852    35.432    cd/chopsticks_fsm/D_p1l_score_q_reg[30][15]
    SLICE_X8Y35          LUT4 (Prop_lut4_I2_O)        0.150    35.582 r  cd/chopsticks_fsm/D_p1l_score_q[19]_i_16/O
                         net (fo=6, routed)           0.953    36.536    cd/game_alu/alu_chopsticks/multiplier1/p_643_in
    SLICE_X7Y35          LUT5 (Prop_lut5_I1_O)        0.356    36.892 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[19]_i_22/O
                         net (fo=4, routed)           0.842    37.734    cd/game_alu/alu_chopsticks/multiplier1/p_565_in
    SLICE_X6Y37          LUT5 (Prop_lut5_I4_O)        0.360    38.094 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[20]_i_17/O
                         net (fo=5, routed)           0.850    38.944    cd/game_alu/alu_chopsticks/multiplier1/p_563_in
    SLICE_X6Y36          LUT5 (Prop_lut5_I1_O)        0.374    39.318 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[21]_i_24/O
                         net (fo=4, routed)           0.614    39.933    cd/game_alu/alu_chopsticks/multiplier1/p_490_in
    SLICE_X4Y37          LUT6 (Prop_lut6_I1_O)        0.328    40.261 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_28/O
                         net (fo=2, routed)           0.834    41.094    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_28_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124    41.218 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_14/O
                         net (fo=3, routed)           0.964    42.182    cd/chopsticks_fsm/D_p1l_score_q_reg[30][20]
    SLICE_X8Y33          LUT4 (Prop_lut4_I2_O)        0.150    42.332 r  cd/chopsticks_fsm/D_p1l_score_q[24]_i_17/O
                         net (fo=6, routed)           0.993    43.326    cd/game_alu/alu_chopsticks/multiplier1/p_303_in
    SLICE_X8Y30          LUT5 (Prop_lut5_I1_O)        0.374    43.700 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[24]_i_23/O
                         net (fo=4, routed)           0.593    44.293    cd/game_alu/alu_chopsticks/multiplier1/p_250_in
    SLICE_X8Y29          LUT5 (Prop_lut5_I4_O)        0.320    44.613 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[25]_i_25/O
                         net (fo=4, routed)           1.062    45.675    cd/game_alu/alu_chopsticks/multiplier1/p_248_in
    SLICE_X6Y30          LUT6 (Prop_lut6_I1_O)        0.328    46.003 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_28/O
                         net (fo=2, routed)           0.826    46.829    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_28_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I3_O)        0.124    46.953 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_14/O
                         net (fo=3, routed)           1.323    48.276    cd/chopsticks_fsm/D_p1l_score_q_reg[30][24]
    SLICE_X13Y23         LUT4 (Prop_lut4_I2_O)        0.152    48.428 r  cd/chopsticks_fsm/D_p1l_score_q[28]_i_17/O
                         net (fo=6, routed)           0.590    49.017    cd/game_alu/alu_chopsticks/multiplier1/p_121_in
    SLICE_X15Y22         LUT5 (Prop_lut5_I1_O)        0.326    49.343 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[28]_i_23/O
                         net (fo=4, routed)           0.452    49.795    cd/game_alu/alu_chopsticks/multiplier1/p_88_in
    SLICE_X14Y22         LUT5 (Prop_lut5_I4_O)        0.318    50.113 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_112/O
                         net (fo=4, routed)           0.836    50.949    cd/game_alu/alu_chopsticks/multiplier1/p_86_in
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.328    51.277 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_79/O
                         net (fo=3, routed)           1.179    52.456    cd/game_alu/alu_chopsticks/multiplier1/p_58_in
    SLICE_X14Y25         LUT6 (Prop_lut6_I1_O)        0.124    52.580 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[30]_i_5/O
                         net (fo=3, routed)           1.222    53.802    cd/game_alu/alu_chopsticks/multiplier1/D_p1l_score_q[31]_i_73[30]
    SLICE_X28Y25         LUT5 (Prop_lut5_I4_O)        0.150    53.952 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_36/O
                         net (fo=1, routed)           0.688    54.640    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_36_n_0
    SLICE_X28Y25         LUT6 (Prop_lut6_I5_O)        0.326    54.966 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_9/O
                         net (fo=1, routed)           0.296    55.262    cd/chopsticks_fsm/M_multiplier1_mul[0]
    SLICE_X29Y25         LUT6 (Prop_lut6_I1_O)        0.124    55.386 r  cd/chopsticks_fsm/D_p1l_score_q[31]_i_2/O
                         net (fo=15, routed)          1.151    56.537    cd/game_regfiles/D[31]
    SLICE_X36Y29         FDRE                                         r  cd/game_regfiles/D_temp4_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.434   104.839    cd/game_regfiles/CLK
    SLICE_X36Y29         FDRE                                         r  cd/game_regfiles/D_temp4_q_reg[31]/C
                         clock pessimism              0.187   105.026    
                         clock uncertainty           -0.035   104.991    
    SLICE_X36Y29         FDRE (Setup_fdre_C_D)       -0.081   104.910    cd/game_regfiles/D_temp4_q_reg[31]
  -------------------------------------------------------------------
                         required time                        104.910    
                         arrival time                         -56.537    
  -------------------------------------------------------------------
                         slack                                 48.373    

Slack (MET) :             48.511ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/game_regfiles/D_timerLED_out_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        51.250ns  (logic 9.080ns (17.717%)  route 42.170ns (82.283%))
  Logic Levels:           42  (LUT2=1 LUT4=5 LUT5=12 LUT6=24)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 104.838 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.564     5.148    reset_cond/CLK
    SLICE_X13Y36         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDPE (Prop_fdpe_C_Q)         0.456     5.604 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=876, routed)         3.067     8.672    cd/chopsticks_fsm/Q[0]
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.124     8.796 r  cd/chopsticks_fsm/led_OBUF[4]_inst_i_15/O
                         net (fo=128, routed)         1.003     9.798    cd/game_regfiles/led_OBUF[4]_inst_i_2_1
    SLICE_X4Y26          LUT6 (Prop_lut6_I4_O)        0.124     9.922 f  cd/game_regfiles/led_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           1.180    11.102    cd/game_regfiles/led_OBUF[4]_inst_i_7_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I1_O)        0.124    11.226 f  cd/game_regfiles/led_OBUF[4]_inst_i_2/O
                         net (fo=82, routed)          0.826    12.052    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[7]_0
    SLICE_X10Y22         LUT5 (Prop_lut5_I2_O)        0.124    12.176 r  cd/chopsticks_fsm/D_p1l_score_q[31]_i_99/O
                         net (fo=120, routed)         1.958    14.135    cd/game_regfiles/D_p1l_score_q[31]_i_32
    SLICE_X36Y21         LUT6 (Prop_lut6_I2_O)        0.124    14.259 f  cd/game_regfiles/D_p1l_score_q[5]_i_22/O
                         net (fo=1, routed)           0.938    15.197    cd/game_regfiles/D_p1l_score_q[5]_i_22_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I3_O)        0.124    15.321 f  cd/game_regfiles/D_p1l_score_q[5]_i_10/O
                         net (fo=1, routed)           1.140    16.461    cd/chopsticks_fsm/M_game_alu_rd1[2]
    SLICE_X12Y20         LUT5 (Prop_lut5_I4_O)        0.148    16.609 f  cd/chopsticks_fsm/D_p1l_score_q[5]_i_4/O
                         net (fo=91, routed)          2.748    19.357    cd/game_alu/alu_chopsticks/multiplier1/M_alu_chopsticks_a[3]
    SLICE_X29Y35         LUT2 (Prop_lut2_I0_O)        0.328    19.685 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_33/O
                         net (fo=2, routed)           0.814    20.499    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_33_n_0
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124    20.623 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_27/O
                         net (fo=3, routed)           0.861    21.484    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[64]
    SLICE_X28Y35         LUT6 (Prop_lut6_I0_O)        0.124    21.608 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[8]_i_46/O
                         net (fo=4, routed)           0.821    22.429    cd/game_alu/alu_chopsticks/multiplier1/p_2108_in
    SLICE_X29Y36         LUT6 (Prop_lut6_I1_O)        0.124    22.553 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_32/O
                         net (fo=2, routed)           0.598    23.151    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_32_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124    23.275 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_27/O
                         net (fo=3, routed)           0.795    24.071    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[122]
    SLICE_X15Y37         LUT6 (Prop_lut6_I0_O)        0.124    24.195 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_17/O
                         net (fo=9, routed)           0.988    25.183    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[148]
    SLICE_X13Y35         LUT6 (Prop_lut6_I2_O)        0.124    25.307 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[10]_i_18/O
                         net (fo=4, routed)           0.875    26.182    cd/game_alu/alu_chopsticks/multiplier1/p_1447_in
    SLICE_X12Y36         LUT6 (Prop_lut6_I1_O)        0.124    26.306 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[11]_i_27/O
                         net (fo=2, routed)           0.671    26.976    cd/game_alu/alu_chopsticks/multiplier1/p_1329_in
    SLICE_X12Y37         LUT6 (Prop_lut6_I5_O)        0.124    27.100 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_26/O
                         net (fo=3, routed)           1.156    28.256    cd/game_alu/alu_chopsticks/multiplier1/p_1327_in
    SLICE_X11Y36         LUT6 (Prop_lut6_I1_O)        0.124    28.380 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_14/O
                         net (fo=3, routed)           0.583    28.963    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[266]
    SLICE_X11Y35         LUT4 (Prop_lut4_I0_O)        0.150    29.113 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[14]_i_16/O
                         net (fo=6, routed)           0.707    29.820    cd/game_alu/alu_chopsticks/multiplier1/p_1108_in
    SLICE_X10Y36         LUT4 (Prop_lut4_I3_O)        0.326    30.146 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[14]_i_20/O
                         net (fo=5, routed)           0.693    30.840    cd/game_alu/alu_chopsticks/multiplier1/p_1106_in
    SLICE_X8Y36          LUT5 (Prop_lut5_I1_O)        0.148    30.988 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[15]_i_17/O
                         net (fo=5, routed)           0.889    31.877    cd/game_alu/alu_chopsticks/multiplier1/p_1003_in
    SLICE_X8Y36          LUT5 (Prop_lut5_I1_O)        0.356    32.233 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[16]_i_25/O
                         net (fo=4, routed)           1.068    33.301    cd/game_alu/alu_chopsticks/multiplier1/p_905_in
    SLICE_X6Y38          LUT6 (Prop_lut6_I1_O)        0.348    33.649 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_27/O
                         net (fo=2, routed)           0.808    34.457    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_27_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I3_O)        0.124    34.581 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_14/O
                         net (fo=3, routed)           0.852    35.432    cd/chopsticks_fsm/D_p1l_score_q_reg[30][15]
    SLICE_X8Y35          LUT4 (Prop_lut4_I2_O)        0.150    35.582 r  cd/chopsticks_fsm/D_p1l_score_q[19]_i_16/O
                         net (fo=6, routed)           0.953    36.536    cd/game_alu/alu_chopsticks/multiplier1/p_643_in
    SLICE_X7Y35          LUT5 (Prop_lut5_I1_O)        0.356    36.892 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[19]_i_22/O
                         net (fo=4, routed)           0.842    37.734    cd/game_alu/alu_chopsticks/multiplier1/p_565_in
    SLICE_X6Y37          LUT5 (Prop_lut5_I4_O)        0.360    38.094 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[20]_i_17/O
                         net (fo=5, routed)           0.850    38.944    cd/game_alu/alu_chopsticks/multiplier1/p_563_in
    SLICE_X6Y36          LUT5 (Prop_lut5_I1_O)        0.374    39.318 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[21]_i_24/O
                         net (fo=4, routed)           0.614    39.933    cd/game_alu/alu_chopsticks/multiplier1/p_490_in
    SLICE_X4Y37          LUT6 (Prop_lut6_I1_O)        0.328    40.261 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_28/O
                         net (fo=2, routed)           0.834    41.094    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_28_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124    41.218 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_14/O
                         net (fo=3, routed)           0.964    42.182    cd/chopsticks_fsm/D_p1l_score_q_reg[30][20]
    SLICE_X8Y33          LUT4 (Prop_lut4_I2_O)        0.150    42.332 r  cd/chopsticks_fsm/D_p1l_score_q[24]_i_17/O
                         net (fo=6, routed)           0.993    43.326    cd/game_alu/alu_chopsticks/multiplier1/p_303_in
    SLICE_X8Y30          LUT5 (Prop_lut5_I1_O)        0.374    43.700 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[24]_i_23/O
                         net (fo=4, routed)           0.593    44.293    cd/game_alu/alu_chopsticks/multiplier1/p_250_in
    SLICE_X8Y29          LUT5 (Prop_lut5_I4_O)        0.320    44.613 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[25]_i_25/O
                         net (fo=4, routed)           1.062    45.675    cd/game_alu/alu_chopsticks/multiplier1/p_248_in
    SLICE_X6Y30          LUT6 (Prop_lut6_I1_O)        0.328    46.003 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_28/O
                         net (fo=2, routed)           0.826    46.829    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_28_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I3_O)        0.124    46.953 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_14/O
                         net (fo=3, routed)           1.323    48.276    cd/chopsticks_fsm/D_p1l_score_q_reg[30][24]
    SLICE_X13Y23         LUT4 (Prop_lut4_I2_O)        0.152    48.428 r  cd/chopsticks_fsm/D_p1l_score_q[28]_i_17/O
                         net (fo=6, routed)           0.590    49.017    cd/game_alu/alu_chopsticks/multiplier1/p_121_in
    SLICE_X15Y22         LUT5 (Prop_lut5_I1_O)        0.326    49.343 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[28]_i_23/O
                         net (fo=4, routed)           0.452    49.795    cd/game_alu/alu_chopsticks/multiplier1/p_88_in
    SLICE_X14Y22         LUT5 (Prop_lut5_I4_O)        0.318    50.113 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_112/O
                         net (fo=4, routed)           0.836    50.949    cd/game_alu/alu_chopsticks/multiplier1/p_86_in
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.328    51.277 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_79/O
                         net (fo=3, routed)           1.179    52.456    cd/game_alu/alu_chopsticks/multiplier1/p_58_in
    SLICE_X14Y25         LUT6 (Prop_lut6_I1_O)        0.124    52.580 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[30]_i_5/O
                         net (fo=3, routed)           1.222    53.802    cd/game_alu/alu_chopsticks/multiplier1/D_p1l_score_q[31]_i_73[30]
    SLICE_X28Y25         LUT5 (Prop_lut5_I4_O)        0.150    53.952 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_36/O
                         net (fo=1, routed)           0.688    54.640    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_36_n_0
    SLICE_X28Y25         LUT6 (Prop_lut6_I5_O)        0.326    54.966 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_9/O
                         net (fo=1, routed)           0.296    55.262    cd/chopsticks_fsm/M_multiplier1_mul[0]
    SLICE_X29Y25         LUT6 (Prop_lut6_I1_O)        0.124    55.386 r  cd/chopsticks_fsm/D_p1l_score_q[31]_i_2/O
                         net (fo=15, routed)          1.012    56.398    cd/game_regfiles/D[31]
    SLICE_X37Y28         FDRE                                         r  cd/game_regfiles/D_timerLED_out_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.433   104.838    cd/game_regfiles/CLK
    SLICE_X37Y28         FDRE                                         r  cd/game_regfiles/D_timerLED_out_q_reg[31]/C
                         clock pessimism              0.187   105.025    
                         clock uncertainty           -0.035   104.990    
    SLICE_X37Y28         FDRE (Setup_fdre_C_D)       -0.081   104.909    cd/game_regfiles/D_timerLED_out_q_reg[31]
  -------------------------------------------------------------------
                         required time                        104.909    
                         arrival time                         -56.398    
  -------------------------------------------------------------------
                         slack                                 48.511    

Slack (MET) :             48.524ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/game_regfiles/D_current_player_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        51.236ns  (logic 9.080ns (17.722%)  route 42.156ns (82.278%))
  Logic Levels:           42  (LUT2=1 LUT4=5 LUT5=12 LUT6=24)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 104.838 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.564     5.148    reset_cond/CLK
    SLICE_X13Y36         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDPE (Prop_fdpe_C_Q)         0.456     5.604 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=876, routed)         3.067     8.672    cd/chopsticks_fsm/Q[0]
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.124     8.796 r  cd/chopsticks_fsm/led_OBUF[4]_inst_i_15/O
                         net (fo=128, routed)         1.003     9.798    cd/game_regfiles/led_OBUF[4]_inst_i_2_1
    SLICE_X4Y26          LUT6 (Prop_lut6_I4_O)        0.124     9.922 f  cd/game_regfiles/led_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           1.180    11.102    cd/game_regfiles/led_OBUF[4]_inst_i_7_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I1_O)        0.124    11.226 f  cd/game_regfiles/led_OBUF[4]_inst_i_2/O
                         net (fo=82, routed)          0.826    12.052    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[7]_0
    SLICE_X10Y22         LUT5 (Prop_lut5_I2_O)        0.124    12.176 r  cd/chopsticks_fsm/D_p1l_score_q[31]_i_99/O
                         net (fo=120, routed)         1.958    14.135    cd/game_regfiles/D_p1l_score_q[31]_i_32
    SLICE_X36Y21         LUT6 (Prop_lut6_I2_O)        0.124    14.259 f  cd/game_regfiles/D_p1l_score_q[5]_i_22/O
                         net (fo=1, routed)           0.938    15.197    cd/game_regfiles/D_p1l_score_q[5]_i_22_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I3_O)        0.124    15.321 f  cd/game_regfiles/D_p1l_score_q[5]_i_10/O
                         net (fo=1, routed)           1.140    16.461    cd/chopsticks_fsm/M_game_alu_rd1[2]
    SLICE_X12Y20         LUT5 (Prop_lut5_I4_O)        0.148    16.609 f  cd/chopsticks_fsm/D_p1l_score_q[5]_i_4/O
                         net (fo=91, routed)          2.748    19.357    cd/game_alu/alu_chopsticks/multiplier1/M_alu_chopsticks_a[3]
    SLICE_X29Y35         LUT2 (Prop_lut2_I0_O)        0.328    19.685 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_33/O
                         net (fo=2, routed)           0.814    20.499    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_33_n_0
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124    20.623 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_27/O
                         net (fo=3, routed)           0.861    21.484    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[64]
    SLICE_X28Y35         LUT6 (Prop_lut6_I0_O)        0.124    21.608 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[8]_i_46/O
                         net (fo=4, routed)           0.821    22.429    cd/game_alu/alu_chopsticks/multiplier1/p_2108_in
    SLICE_X29Y36         LUT6 (Prop_lut6_I1_O)        0.124    22.553 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_32/O
                         net (fo=2, routed)           0.598    23.151    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_32_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124    23.275 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_27/O
                         net (fo=3, routed)           0.795    24.071    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[122]
    SLICE_X15Y37         LUT6 (Prop_lut6_I0_O)        0.124    24.195 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_17/O
                         net (fo=9, routed)           0.988    25.183    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[148]
    SLICE_X13Y35         LUT6 (Prop_lut6_I2_O)        0.124    25.307 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[10]_i_18/O
                         net (fo=4, routed)           0.875    26.182    cd/game_alu/alu_chopsticks/multiplier1/p_1447_in
    SLICE_X12Y36         LUT6 (Prop_lut6_I1_O)        0.124    26.306 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[11]_i_27/O
                         net (fo=2, routed)           0.671    26.976    cd/game_alu/alu_chopsticks/multiplier1/p_1329_in
    SLICE_X12Y37         LUT6 (Prop_lut6_I5_O)        0.124    27.100 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_26/O
                         net (fo=3, routed)           1.156    28.256    cd/game_alu/alu_chopsticks/multiplier1/p_1327_in
    SLICE_X11Y36         LUT6 (Prop_lut6_I1_O)        0.124    28.380 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_14/O
                         net (fo=3, routed)           0.583    28.963    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[266]
    SLICE_X11Y35         LUT4 (Prop_lut4_I0_O)        0.150    29.113 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[14]_i_16/O
                         net (fo=6, routed)           0.707    29.820    cd/game_alu/alu_chopsticks/multiplier1/p_1108_in
    SLICE_X10Y36         LUT4 (Prop_lut4_I3_O)        0.326    30.146 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[14]_i_20/O
                         net (fo=5, routed)           0.693    30.840    cd/game_alu/alu_chopsticks/multiplier1/p_1106_in
    SLICE_X8Y36          LUT5 (Prop_lut5_I1_O)        0.148    30.988 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[15]_i_17/O
                         net (fo=5, routed)           0.889    31.877    cd/game_alu/alu_chopsticks/multiplier1/p_1003_in
    SLICE_X8Y36          LUT5 (Prop_lut5_I1_O)        0.356    32.233 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[16]_i_25/O
                         net (fo=4, routed)           1.068    33.301    cd/game_alu/alu_chopsticks/multiplier1/p_905_in
    SLICE_X6Y38          LUT6 (Prop_lut6_I1_O)        0.348    33.649 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_27/O
                         net (fo=2, routed)           0.808    34.457    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_27_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I3_O)        0.124    34.581 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_14/O
                         net (fo=3, routed)           0.852    35.432    cd/chopsticks_fsm/D_p1l_score_q_reg[30][15]
    SLICE_X8Y35          LUT4 (Prop_lut4_I2_O)        0.150    35.582 r  cd/chopsticks_fsm/D_p1l_score_q[19]_i_16/O
                         net (fo=6, routed)           0.953    36.536    cd/game_alu/alu_chopsticks/multiplier1/p_643_in
    SLICE_X7Y35          LUT5 (Prop_lut5_I1_O)        0.356    36.892 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[19]_i_22/O
                         net (fo=4, routed)           0.842    37.734    cd/game_alu/alu_chopsticks/multiplier1/p_565_in
    SLICE_X6Y37          LUT5 (Prop_lut5_I4_O)        0.360    38.094 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[20]_i_17/O
                         net (fo=5, routed)           0.850    38.944    cd/game_alu/alu_chopsticks/multiplier1/p_563_in
    SLICE_X6Y36          LUT5 (Prop_lut5_I1_O)        0.374    39.318 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[21]_i_24/O
                         net (fo=4, routed)           0.614    39.933    cd/game_alu/alu_chopsticks/multiplier1/p_490_in
    SLICE_X4Y37          LUT6 (Prop_lut6_I1_O)        0.328    40.261 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_28/O
                         net (fo=2, routed)           0.834    41.094    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_28_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124    41.218 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_14/O
                         net (fo=3, routed)           0.964    42.182    cd/chopsticks_fsm/D_p1l_score_q_reg[30][20]
    SLICE_X8Y33          LUT4 (Prop_lut4_I2_O)        0.150    42.332 r  cd/chopsticks_fsm/D_p1l_score_q[24]_i_17/O
                         net (fo=6, routed)           0.993    43.326    cd/game_alu/alu_chopsticks/multiplier1/p_303_in
    SLICE_X8Y30          LUT5 (Prop_lut5_I1_O)        0.374    43.700 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[24]_i_23/O
                         net (fo=4, routed)           0.593    44.293    cd/game_alu/alu_chopsticks/multiplier1/p_250_in
    SLICE_X8Y29          LUT5 (Prop_lut5_I4_O)        0.320    44.613 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[25]_i_25/O
                         net (fo=4, routed)           1.062    45.675    cd/game_alu/alu_chopsticks/multiplier1/p_248_in
    SLICE_X6Y30          LUT6 (Prop_lut6_I1_O)        0.328    46.003 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_28/O
                         net (fo=2, routed)           0.826    46.829    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_28_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I3_O)        0.124    46.953 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_14/O
                         net (fo=3, routed)           1.323    48.276    cd/chopsticks_fsm/D_p1l_score_q_reg[30][24]
    SLICE_X13Y23         LUT4 (Prop_lut4_I2_O)        0.152    48.428 r  cd/chopsticks_fsm/D_p1l_score_q[28]_i_17/O
                         net (fo=6, routed)           0.590    49.017    cd/game_alu/alu_chopsticks/multiplier1/p_121_in
    SLICE_X15Y22         LUT5 (Prop_lut5_I1_O)        0.326    49.343 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[28]_i_23/O
                         net (fo=4, routed)           0.452    49.795    cd/game_alu/alu_chopsticks/multiplier1/p_88_in
    SLICE_X14Y22         LUT5 (Prop_lut5_I4_O)        0.318    50.113 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_112/O
                         net (fo=4, routed)           0.836    50.949    cd/game_alu/alu_chopsticks/multiplier1/p_86_in
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.328    51.277 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_79/O
                         net (fo=3, routed)           1.179    52.456    cd/game_alu/alu_chopsticks/multiplier1/p_58_in
    SLICE_X14Y25         LUT6 (Prop_lut6_I1_O)        0.124    52.580 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[30]_i_5/O
                         net (fo=3, routed)           1.222    53.802    cd/game_alu/alu_chopsticks/multiplier1/D_p1l_score_q[31]_i_73[30]
    SLICE_X28Y25         LUT5 (Prop_lut5_I4_O)        0.150    53.952 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_36/O
                         net (fo=1, routed)           0.688    54.640    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_36_n_0
    SLICE_X28Y25         LUT6 (Prop_lut6_I5_O)        0.326    54.966 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_9/O
                         net (fo=1, routed)           0.296    55.262    cd/chopsticks_fsm/M_multiplier1_mul[0]
    SLICE_X29Y25         LUT6 (Prop_lut6_I1_O)        0.124    55.386 r  cd/chopsticks_fsm/D_p1l_score_q[31]_i_2/O
                         net (fo=15, routed)          0.999    56.385    cd/game_regfiles/D[31]
    SLICE_X36Y28         FDRE                                         r  cd/game_regfiles/D_current_player_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.433   104.838    cd/game_regfiles/CLK
    SLICE_X36Y28         FDRE                                         r  cd/game_regfiles/D_current_player_q_reg[31]/C
                         clock pessimism              0.187   105.025    
                         clock uncertainty           -0.035   104.990    
    SLICE_X36Y28         FDRE (Setup_fdre_C_D)       -0.081   104.909    cd/game_regfiles/D_current_player_q_reg[31]
  -------------------------------------------------------------------
                         required time                        104.909    
                         arrival time                         -56.385    
  -------------------------------------------------------------------
                         slack                                 48.524    

Slack (MET) :             48.681ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/game_regfiles/D_p1r_score_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        51.075ns  (logic 9.080ns (17.778%)  route 41.995ns (82.222%))
  Logic Levels:           42  (LUT2=1 LUT4=5 LUT5=12 LUT6=24)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 104.833 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.564     5.148    reset_cond/CLK
    SLICE_X13Y36         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDPE (Prop_fdpe_C_Q)         0.456     5.604 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=876, routed)         3.067     8.672    cd/chopsticks_fsm/Q[0]
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.124     8.796 r  cd/chopsticks_fsm/led_OBUF[4]_inst_i_15/O
                         net (fo=128, routed)         1.003     9.798    cd/game_regfiles/led_OBUF[4]_inst_i_2_1
    SLICE_X4Y26          LUT6 (Prop_lut6_I4_O)        0.124     9.922 f  cd/game_regfiles/led_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           1.180    11.102    cd/game_regfiles/led_OBUF[4]_inst_i_7_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I1_O)        0.124    11.226 f  cd/game_regfiles/led_OBUF[4]_inst_i_2/O
                         net (fo=82, routed)          0.826    12.052    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[7]_0
    SLICE_X10Y22         LUT5 (Prop_lut5_I2_O)        0.124    12.176 r  cd/chopsticks_fsm/D_p1l_score_q[31]_i_99/O
                         net (fo=120, routed)         1.958    14.135    cd/game_regfiles/D_p1l_score_q[31]_i_32
    SLICE_X36Y21         LUT6 (Prop_lut6_I2_O)        0.124    14.259 f  cd/game_regfiles/D_p1l_score_q[5]_i_22/O
                         net (fo=1, routed)           0.938    15.197    cd/game_regfiles/D_p1l_score_q[5]_i_22_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I3_O)        0.124    15.321 f  cd/game_regfiles/D_p1l_score_q[5]_i_10/O
                         net (fo=1, routed)           1.140    16.461    cd/chopsticks_fsm/M_game_alu_rd1[2]
    SLICE_X12Y20         LUT5 (Prop_lut5_I4_O)        0.148    16.609 f  cd/chopsticks_fsm/D_p1l_score_q[5]_i_4/O
                         net (fo=91, routed)          2.748    19.357    cd/game_alu/alu_chopsticks/multiplier1/M_alu_chopsticks_a[3]
    SLICE_X29Y35         LUT2 (Prop_lut2_I0_O)        0.328    19.685 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_33/O
                         net (fo=2, routed)           0.814    20.499    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_33_n_0
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124    20.623 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_27/O
                         net (fo=3, routed)           0.861    21.484    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[64]
    SLICE_X28Y35         LUT6 (Prop_lut6_I0_O)        0.124    21.608 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[8]_i_46/O
                         net (fo=4, routed)           0.821    22.429    cd/game_alu/alu_chopsticks/multiplier1/p_2108_in
    SLICE_X29Y36         LUT6 (Prop_lut6_I1_O)        0.124    22.553 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_32/O
                         net (fo=2, routed)           0.598    23.151    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_32_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124    23.275 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_27/O
                         net (fo=3, routed)           0.795    24.071    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[122]
    SLICE_X15Y37         LUT6 (Prop_lut6_I0_O)        0.124    24.195 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_17/O
                         net (fo=9, routed)           0.988    25.183    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[148]
    SLICE_X13Y35         LUT6 (Prop_lut6_I2_O)        0.124    25.307 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[10]_i_18/O
                         net (fo=4, routed)           0.875    26.182    cd/game_alu/alu_chopsticks/multiplier1/p_1447_in
    SLICE_X12Y36         LUT6 (Prop_lut6_I1_O)        0.124    26.306 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[11]_i_27/O
                         net (fo=2, routed)           0.671    26.976    cd/game_alu/alu_chopsticks/multiplier1/p_1329_in
    SLICE_X12Y37         LUT6 (Prop_lut6_I5_O)        0.124    27.100 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_26/O
                         net (fo=3, routed)           1.156    28.256    cd/game_alu/alu_chopsticks/multiplier1/p_1327_in
    SLICE_X11Y36         LUT6 (Prop_lut6_I1_O)        0.124    28.380 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_14/O
                         net (fo=3, routed)           0.583    28.963    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[266]
    SLICE_X11Y35         LUT4 (Prop_lut4_I0_O)        0.150    29.113 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[14]_i_16/O
                         net (fo=6, routed)           0.707    29.820    cd/game_alu/alu_chopsticks/multiplier1/p_1108_in
    SLICE_X10Y36         LUT4 (Prop_lut4_I3_O)        0.326    30.146 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[14]_i_20/O
                         net (fo=5, routed)           0.693    30.840    cd/game_alu/alu_chopsticks/multiplier1/p_1106_in
    SLICE_X8Y36          LUT5 (Prop_lut5_I1_O)        0.148    30.988 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[15]_i_17/O
                         net (fo=5, routed)           0.889    31.877    cd/game_alu/alu_chopsticks/multiplier1/p_1003_in
    SLICE_X8Y36          LUT5 (Prop_lut5_I1_O)        0.356    32.233 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[16]_i_25/O
                         net (fo=4, routed)           1.068    33.301    cd/game_alu/alu_chopsticks/multiplier1/p_905_in
    SLICE_X6Y38          LUT6 (Prop_lut6_I1_O)        0.348    33.649 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_27/O
                         net (fo=2, routed)           0.808    34.457    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_27_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I3_O)        0.124    34.581 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_14/O
                         net (fo=3, routed)           0.852    35.432    cd/chopsticks_fsm/D_p1l_score_q_reg[30][15]
    SLICE_X8Y35          LUT4 (Prop_lut4_I2_O)        0.150    35.582 r  cd/chopsticks_fsm/D_p1l_score_q[19]_i_16/O
                         net (fo=6, routed)           0.953    36.536    cd/game_alu/alu_chopsticks/multiplier1/p_643_in
    SLICE_X7Y35          LUT5 (Prop_lut5_I1_O)        0.356    36.892 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[19]_i_22/O
                         net (fo=4, routed)           0.842    37.734    cd/game_alu/alu_chopsticks/multiplier1/p_565_in
    SLICE_X6Y37          LUT5 (Prop_lut5_I4_O)        0.360    38.094 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[20]_i_17/O
                         net (fo=5, routed)           0.850    38.944    cd/game_alu/alu_chopsticks/multiplier1/p_563_in
    SLICE_X6Y36          LUT5 (Prop_lut5_I1_O)        0.374    39.318 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[21]_i_24/O
                         net (fo=4, routed)           0.614    39.933    cd/game_alu/alu_chopsticks/multiplier1/p_490_in
    SLICE_X4Y37          LUT6 (Prop_lut6_I1_O)        0.328    40.261 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_28/O
                         net (fo=2, routed)           0.834    41.094    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_28_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124    41.218 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_14/O
                         net (fo=3, routed)           0.964    42.182    cd/chopsticks_fsm/D_p1l_score_q_reg[30][20]
    SLICE_X8Y33          LUT4 (Prop_lut4_I2_O)        0.150    42.332 r  cd/chopsticks_fsm/D_p1l_score_q[24]_i_17/O
                         net (fo=6, routed)           0.993    43.326    cd/game_alu/alu_chopsticks/multiplier1/p_303_in
    SLICE_X8Y30          LUT5 (Prop_lut5_I1_O)        0.374    43.700 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[24]_i_23/O
                         net (fo=4, routed)           0.593    44.293    cd/game_alu/alu_chopsticks/multiplier1/p_250_in
    SLICE_X8Y29          LUT5 (Prop_lut5_I4_O)        0.320    44.613 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[25]_i_25/O
                         net (fo=4, routed)           1.062    45.675    cd/game_alu/alu_chopsticks/multiplier1/p_248_in
    SLICE_X6Y30          LUT6 (Prop_lut6_I1_O)        0.328    46.003 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_28/O
                         net (fo=2, routed)           0.826    46.829    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_28_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I3_O)        0.124    46.953 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_14/O
                         net (fo=3, routed)           1.323    48.276    cd/chopsticks_fsm/D_p1l_score_q_reg[30][24]
    SLICE_X13Y23         LUT4 (Prop_lut4_I2_O)        0.152    48.428 r  cd/chopsticks_fsm/D_p1l_score_q[28]_i_17/O
                         net (fo=6, routed)           0.590    49.017    cd/game_alu/alu_chopsticks/multiplier1/p_121_in
    SLICE_X15Y22         LUT5 (Prop_lut5_I1_O)        0.326    49.343 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[28]_i_23/O
                         net (fo=4, routed)           0.452    49.795    cd/game_alu/alu_chopsticks/multiplier1/p_88_in
    SLICE_X14Y22         LUT5 (Prop_lut5_I4_O)        0.318    50.113 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_112/O
                         net (fo=4, routed)           0.836    50.949    cd/game_alu/alu_chopsticks/multiplier1/p_86_in
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.328    51.277 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_79/O
                         net (fo=3, routed)           1.179    52.456    cd/game_alu/alu_chopsticks/multiplier1/p_58_in
    SLICE_X14Y25         LUT6 (Prop_lut6_I1_O)        0.124    52.580 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[30]_i_5/O
                         net (fo=3, routed)           1.222    53.802    cd/game_alu/alu_chopsticks/multiplier1/D_p1l_score_q[31]_i_73[30]
    SLICE_X28Y25         LUT5 (Prop_lut5_I4_O)        0.150    53.952 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_36/O
                         net (fo=1, routed)           0.688    54.640    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_36_n_0
    SLICE_X28Y25         LUT6 (Prop_lut6_I5_O)        0.326    54.966 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_9/O
                         net (fo=1, routed)           0.296    55.262    cd/chopsticks_fsm/M_multiplier1_mul[0]
    SLICE_X29Y25         LUT6 (Prop_lut6_I1_O)        0.124    55.386 r  cd/chopsticks_fsm/D_p1l_score_q[31]_i_2/O
                         net (fo=15, routed)          0.837    56.223    cd/game_regfiles/D[31]
    SLICE_X36Y25         FDRE                                         r  cd/game_regfiles/D_p1r_score_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.428   104.833    cd/game_regfiles/CLK
    SLICE_X36Y25         FDRE                                         r  cd/game_regfiles/D_p1r_score_q_reg[31]/C
                         clock pessimism              0.187   105.020    
                         clock uncertainty           -0.035   104.985    
    SLICE_X36Y25         FDRE (Setup_fdre_C_D)       -0.081   104.904    cd/game_regfiles/D_p1r_score_q_reg[31]
  -------------------------------------------------------------------
                         required time                        104.904    
                         arrival time                         -56.223    
  -------------------------------------------------------------------
                         slack                                 48.681    

Slack (MET) :             48.779ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/game_regfiles/D_p1r_avail_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        51.071ns  (logic 9.080ns (17.779%)  route 41.991ns (82.221%))
  Logic Levels:           42  (LUT2=1 LUT4=5 LUT5=12 LUT6=24)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 104.835 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.564     5.148    reset_cond/CLK
    SLICE_X13Y36         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDPE (Prop_fdpe_C_Q)         0.456     5.604 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=876, routed)         3.067     8.672    cd/chopsticks_fsm/Q[0]
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.124     8.796 r  cd/chopsticks_fsm/led_OBUF[4]_inst_i_15/O
                         net (fo=128, routed)         1.003     9.798    cd/game_regfiles/led_OBUF[4]_inst_i_2_1
    SLICE_X4Y26          LUT6 (Prop_lut6_I4_O)        0.124     9.922 f  cd/game_regfiles/led_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           1.180    11.102    cd/game_regfiles/led_OBUF[4]_inst_i_7_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I1_O)        0.124    11.226 f  cd/game_regfiles/led_OBUF[4]_inst_i_2/O
                         net (fo=82, routed)          0.826    12.052    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[7]_0
    SLICE_X10Y22         LUT5 (Prop_lut5_I2_O)        0.124    12.176 r  cd/chopsticks_fsm/D_p1l_score_q[31]_i_99/O
                         net (fo=120, routed)         1.958    14.135    cd/game_regfiles/D_p1l_score_q[31]_i_32
    SLICE_X36Y21         LUT6 (Prop_lut6_I2_O)        0.124    14.259 f  cd/game_regfiles/D_p1l_score_q[5]_i_22/O
                         net (fo=1, routed)           0.938    15.197    cd/game_regfiles/D_p1l_score_q[5]_i_22_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I3_O)        0.124    15.321 f  cd/game_regfiles/D_p1l_score_q[5]_i_10/O
                         net (fo=1, routed)           1.140    16.461    cd/chopsticks_fsm/M_game_alu_rd1[2]
    SLICE_X12Y20         LUT5 (Prop_lut5_I4_O)        0.148    16.609 f  cd/chopsticks_fsm/D_p1l_score_q[5]_i_4/O
                         net (fo=91, routed)          2.748    19.357    cd/game_alu/alu_chopsticks/multiplier1/M_alu_chopsticks_a[3]
    SLICE_X29Y35         LUT2 (Prop_lut2_I0_O)        0.328    19.685 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_33/O
                         net (fo=2, routed)           0.814    20.499    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_33_n_0
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124    20.623 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_27/O
                         net (fo=3, routed)           0.861    21.484    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[64]
    SLICE_X28Y35         LUT6 (Prop_lut6_I0_O)        0.124    21.608 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[8]_i_46/O
                         net (fo=4, routed)           0.821    22.429    cd/game_alu/alu_chopsticks/multiplier1/p_2108_in
    SLICE_X29Y36         LUT6 (Prop_lut6_I1_O)        0.124    22.553 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_32/O
                         net (fo=2, routed)           0.598    23.151    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_32_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124    23.275 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_27/O
                         net (fo=3, routed)           0.795    24.071    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[122]
    SLICE_X15Y37         LUT6 (Prop_lut6_I0_O)        0.124    24.195 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_17/O
                         net (fo=9, routed)           0.988    25.183    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[148]
    SLICE_X13Y35         LUT6 (Prop_lut6_I2_O)        0.124    25.307 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[10]_i_18/O
                         net (fo=4, routed)           0.875    26.182    cd/game_alu/alu_chopsticks/multiplier1/p_1447_in
    SLICE_X12Y36         LUT6 (Prop_lut6_I1_O)        0.124    26.306 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[11]_i_27/O
                         net (fo=2, routed)           0.671    26.976    cd/game_alu/alu_chopsticks/multiplier1/p_1329_in
    SLICE_X12Y37         LUT6 (Prop_lut6_I5_O)        0.124    27.100 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_26/O
                         net (fo=3, routed)           1.156    28.256    cd/game_alu/alu_chopsticks/multiplier1/p_1327_in
    SLICE_X11Y36         LUT6 (Prop_lut6_I1_O)        0.124    28.380 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_14/O
                         net (fo=3, routed)           0.583    28.963    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[266]
    SLICE_X11Y35         LUT4 (Prop_lut4_I0_O)        0.150    29.113 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[14]_i_16/O
                         net (fo=6, routed)           0.707    29.820    cd/game_alu/alu_chopsticks/multiplier1/p_1108_in
    SLICE_X10Y36         LUT4 (Prop_lut4_I3_O)        0.326    30.146 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[14]_i_20/O
                         net (fo=5, routed)           0.693    30.840    cd/game_alu/alu_chopsticks/multiplier1/p_1106_in
    SLICE_X8Y36          LUT5 (Prop_lut5_I1_O)        0.148    30.988 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[15]_i_17/O
                         net (fo=5, routed)           0.889    31.877    cd/game_alu/alu_chopsticks/multiplier1/p_1003_in
    SLICE_X8Y36          LUT5 (Prop_lut5_I1_O)        0.356    32.233 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[16]_i_25/O
                         net (fo=4, routed)           1.068    33.301    cd/game_alu/alu_chopsticks/multiplier1/p_905_in
    SLICE_X6Y38          LUT6 (Prop_lut6_I1_O)        0.348    33.649 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_27/O
                         net (fo=2, routed)           0.808    34.457    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_27_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I3_O)        0.124    34.581 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_14/O
                         net (fo=3, routed)           0.852    35.432    cd/chopsticks_fsm/D_p1l_score_q_reg[30][15]
    SLICE_X8Y35          LUT4 (Prop_lut4_I2_O)        0.150    35.582 r  cd/chopsticks_fsm/D_p1l_score_q[19]_i_16/O
                         net (fo=6, routed)           0.953    36.536    cd/game_alu/alu_chopsticks/multiplier1/p_643_in
    SLICE_X7Y35          LUT5 (Prop_lut5_I1_O)        0.356    36.892 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[19]_i_22/O
                         net (fo=4, routed)           0.842    37.734    cd/game_alu/alu_chopsticks/multiplier1/p_565_in
    SLICE_X6Y37          LUT5 (Prop_lut5_I4_O)        0.360    38.094 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[20]_i_17/O
                         net (fo=5, routed)           0.850    38.944    cd/game_alu/alu_chopsticks/multiplier1/p_563_in
    SLICE_X6Y36          LUT5 (Prop_lut5_I1_O)        0.374    39.318 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[21]_i_24/O
                         net (fo=4, routed)           0.614    39.933    cd/game_alu/alu_chopsticks/multiplier1/p_490_in
    SLICE_X4Y37          LUT6 (Prop_lut6_I1_O)        0.328    40.261 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_28/O
                         net (fo=2, routed)           0.834    41.094    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_28_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124    41.218 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_14/O
                         net (fo=3, routed)           0.964    42.182    cd/chopsticks_fsm/D_p1l_score_q_reg[30][20]
    SLICE_X8Y33          LUT4 (Prop_lut4_I2_O)        0.150    42.332 r  cd/chopsticks_fsm/D_p1l_score_q[24]_i_17/O
                         net (fo=6, routed)           0.993    43.326    cd/game_alu/alu_chopsticks/multiplier1/p_303_in
    SLICE_X8Y30          LUT5 (Prop_lut5_I1_O)        0.374    43.700 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[24]_i_23/O
                         net (fo=4, routed)           0.593    44.293    cd/game_alu/alu_chopsticks/multiplier1/p_250_in
    SLICE_X8Y29          LUT5 (Prop_lut5_I4_O)        0.320    44.613 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[25]_i_25/O
                         net (fo=4, routed)           1.062    45.675    cd/game_alu/alu_chopsticks/multiplier1/p_248_in
    SLICE_X6Y30          LUT6 (Prop_lut6_I1_O)        0.328    46.003 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_28/O
                         net (fo=2, routed)           0.826    46.829    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_28_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I3_O)        0.124    46.953 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_14/O
                         net (fo=3, routed)           1.323    48.276    cd/chopsticks_fsm/D_p1l_score_q_reg[30][24]
    SLICE_X13Y23         LUT4 (Prop_lut4_I2_O)        0.152    48.428 r  cd/chopsticks_fsm/D_p1l_score_q[28]_i_17/O
                         net (fo=6, routed)           0.590    49.017    cd/game_alu/alu_chopsticks/multiplier1/p_121_in
    SLICE_X15Y22         LUT5 (Prop_lut5_I1_O)        0.326    49.343 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[28]_i_23/O
                         net (fo=4, routed)           0.452    49.795    cd/game_alu/alu_chopsticks/multiplier1/p_88_in
    SLICE_X14Y22         LUT5 (Prop_lut5_I4_O)        0.318    50.113 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_112/O
                         net (fo=4, routed)           0.836    50.949    cd/game_alu/alu_chopsticks/multiplier1/p_86_in
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.328    51.277 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_79/O
                         net (fo=3, routed)           1.179    52.456    cd/game_alu/alu_chopsticks/multiplier1/p_58_in
    SLICE_X14Y25         LUT6 (Prop_lut6_I1_O)        0.124    52.580 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[30]_i_5/O
                         net (fo=3, routed)           1.222    53.802    cd/game_alu/alu_chopsticks/multiplier1/D_p1l_score_q[31]_i_73[30]
    SLICE_X28Y25         LUT5 (Prop_lut5_I4_O)        0.150    53.952 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_36/O
                         net (fo=1, routed)           0.688    54.640    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_36_n_0
    SLICE_X28Y25         LUT6 (Prop_lut6_I5_O)        0.326    54.966 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_9/O
                         net (fo=1, routed)           0.296    55.262    cd/chopsticks_fsm/M_multiplier1_mul[0]
    SLICE_X29Y25         LUT6 (Prop_lut6_I1_O)        0.124    55.386 r  cd/chopsticks_fsm/D_p1l_score_q[31]_i_2/O
                         net (fo=15, routed)          0.833    56.219    cd/game_regfiles/D[31]
    SLICE_X32Y26         FDRE                                         r  cd/game_regfiles/D_p1r_avail_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.430   104.835    cd/game_regfiles/CLK
    SLICE_X32Y26         FDRE                                         r  cd/game_regfiles/D_p1r_avail_q_reg[31]/C
                         clock pessimism              0.259   105.094    
                         clock uncertainty           -0.035   105.059    
    SLICE_X32Y26         FDRE (Setup_fdre_C_D)       -0.061   104.998    cd/game_regfiles/D_p1r_avail_q_reg[31]
  -------------------------------------------------------------------
                         required time                        104.998    
                         arrival time                         -56.219    
  -------------------------------------------------------------------
                         slack                                 48.779    

Slack (MET) :             48.822ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/game_regfiles/D_p2l_avail_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        50.947ns  (logic 9.080ns (17.822%)  route 41.867ns (82.178%))
  Logic Levels:           42  (LUT2=1 LUT4=5 LUT5=12 LUT6=24)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 104.833 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.564     5.148    reset_cond/CLK
    SLICE_X13Y36         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDPE (Prop_fdpe_C_Q)         0.456     5.604 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=876, routed)         3.067     8.672    cd/chopsticks_fsm/Q[0]
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.124     8.796 r  cd/chopsticks_fsm/led_OBUF[4]_inst_i_15/O
                         net (fo=128, routed)         1.003     9.798    cd/game_regfiles/led_OBUF[4]_inst_i_2_1
    SLICE_X4Y26          LUT6 (Prop_lut6_I4_O)        0.124     9.922 f  cd/game_regfiles/led_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           1.180    11.102    cd/game_regfiles/led_OBUF[4]_inst_i_7_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I1_O)        0.124    11.226 f  cd/game_regfiles/led_OBUF[4]_inst_i_2/O
                         net (fo=82, routed)          0.826    12.052    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[7]_0
    SLICE_X10Y22         LUT5 (Prop_lut5_I2_O)        0.124    12.176 r  cd/chopsticks_fsm/D_p1l_score_q[31]_i_99/O
                         net (fo=120, routed)         1.958    14.135    cd/game_regfiles/D_p1l_score_q[31]_i_32
    SLICE_X36Y21         LUT6 (Prop_lut6_I2_O)        0.124    14.259 f  cd/game_regfiles/D_p1l_score_q[5]_i_22/O
                         net (fo=1, routed)           0.938    15.197    cd/game_regfiles/D_p1l_score_q[5]_i_22_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I3_O)        0.124    15.321 f  cd/game_regfiles/D_p1l_score_q[5]_i_10/O
                         net (fo=1, routed)           1.140    16.461    cd/chopsticks_fsm/M_game_alu_rd1[2]
    SLICE_X12Y20         LUT5 (Prop_lut5_I4_O)        0.148    16.609 f  cd/chopsticks_fsm/D_p1l_score_q[5]_i_4/O
                         net (fo=91, routed)          2.748    19.357    cd/game_alu/alu_chopsticks/multiplier1/M_alu_chopsticks_a[3]
    SLICE_X29Y35         LUT2 (Prop_lut2_I0_O)        0.328    19.685 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_33/O
                         net (fo=2, routed)           0.814    20.499    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_33_n_0
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124    20.623 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_27/O
                         net (fo=3, routed)           0.861    21.484    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[64]
    SLICE_X28Y35         LUT6 (Prop_lut6_I0_O)        0.124    21.608 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[8]_i_46/O
                         net (fo=4, routed)           0.821    22.429    cd/game_alu/alu_chopsticks/multiplier1/p_2108_in
    SLICE_X29Y36         LUT6 (Prop_lut6_I1_O)        0.124    22.553 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_32/O
                         net (fo=2, routed)           0.598    23.151    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_32_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124    23.275 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_27/O
                         net (fo=3, routed)           0.795    24.071    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[122]
    SLICE_X15Y37         LUT6 (Prop_lut6_I0_O)        0.124    24.195 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_17/O
                         net (fo=9, routed)           0.988    25.183    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[148]
    SLICE_X13Y35         LUT6 (Prop_lut6_I2_O)        0.124    25.307 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[10]_i_18/O
                         net (fo=4, routed)           0.875    26.182    cd/game_alu/alu_chopsticks/multiplier1/p_1447_in
    SLICE_X12Y36         LUT6 (Prop_lut6_I1_O)        0.124    26.306 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[11]_i_27/O
                         net (fo=2, routed)           0.671    26.976    cd/game_alu/alu_chopsticks/multiplier1/p_1329_in
    SLICE_X12Y37         LUT6 (Prop_lut6_I5_O)        0.124    27.100 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_26/O
                         net (fo=3, routed)           1.156    28.256    cd/game_alu/alu_chopsticks/multiplier1/p_1327_in
    SLICE_X11Y36         LUT6 (Prop_lut6_I1_O)        0.124    28.380 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_14/O
                         net (fo=3, routed)           0.583    28.963    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[266]
    SLICE_X11Y35         LUT4 (Prop_lut4_I0_O)        0.150    29.113 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[14]_i_16/O
                         net (fo=6, routed)           0.707    29.820    cd/game_alu/alu_chopsticks/multiplier1/p_1108_in
    SLICE_X10Y36         LUT4 (Prop_lut4_I3_O)        0.326    30.146 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[14]_i_20/O
                         net (fo=5, routed)           0.693    30.840    cd/game_alu/alu_chopsticks/multiplier1/p_1106_in
    SLICE_X8Y36          LUT5 (Prop_lut5_I1_O)        0.148    30.988 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[15]_i_17/O
                         net (fo=5, routed)           0.889    31.877    cd/game_alu/alu_chopsticks/multiplier1/p_1003_in
    SLICE_X8Y36          LUT5 (Prop_lut5_I1_O)        0.356    32.233 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[16]_i_25/O
                         net (fo=4, routed)           1.068    33.301    cd/game_alu/alu_chopsticks/multiplier1/p_905_in
    SLICE_X6Y38          LUT6 (Prop_lut6_I1_O)        0.348    33.649 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_27/O
                         net (fo=2, routed)           0.808    34.457    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_27_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I3_O)        0.124    34.581 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_14/O
                         net (fo=3, routed)           0.852    35.432    cd/chopsticks_fsm/D_p1l_score_q_reg[30][15]
    SLICE_X8Y35          LUT4 (Prop_lut4_I2_O)        0.150    35.582 r  cd/chopsticks_fsm/D_p1l_score_q[19]_i_16/O
                         net (fo=6, routed)           0.953    36.536    cd/game_alu/alu_chopsticks/multiplier1/p_643_in
    SLICE_X7Y35          LUT5 (Prop_lut5_I1_O)        0.356    36.892 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[19]_i_22/O
                         net (fo=4, routed)           0.842    37.734    cd/game_alu/alu_chopsticks/multiplier1/p_565_in
    SLICE_X6Y37          LUT5 (Prop_lut5_I4_O)        0.360    38.094 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[20]_i_17/O
                         net (fo=5, routed)           0.850    38.944    cd/game_alu/alu_chopsticks/multiplier1/p_563_in
    SLICE_X6Y36          LUT5 (Prop_lut5_I1_O)        0.374    39.318 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[21]_i_24/O
                         net (fo=4, routed)           0.614    39.933    cd/game_alu/alu_chopsticks/multiplier1/p_490_in
    SLICE_X4Y37          LUT6 (Prop_lut6_I1_O)        0.328    40.261 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_28/O
                         net (fo=2, routed)           0.834    41.094    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_28_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124    41.218 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_14/O
                         net (fo=3, routed)           0.964    42.182    cd/chopsticks_fsm/D_p1l_score_q_reg[30][20]
    SLICE_X8Y33          LUT4 (Prop_lut4_I2_O)        0.150    42.332 r  cd/chopsticks_fsm/D_p1l_score_q[24]_i_17/O
                         net (fo=6, routed)           0.993    43.326    cd/game_alu/alu_chopsticks/multiplier1/p_303_in
    SLICE_X8Y30          LUT5 (Prop_lut5_I1_O)        0.374    43.700 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[24]_i_23/O
                         net (fo=4, routed)           0.593    44.293    cd/game_alu/alu_chopsticks/multiplier1/p_250_in
    SLICE_X8Y29          LUT5 (Prop_lut5_I4_O)        0.320    44.613 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[25]_i_25/O
                         net (fo=4, routed)           1.062    45.675    cd/game_alu/alu_chopsticks/multiplier1/p_248_in
    SLICE_X6Y30          LUT6 (Prop_lut6_I1_O)        0.328    46.003 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_28/O
                         net (fo=2, routed)           0.826    46.829    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_28_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I3_O)        0.124    46.953 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_14/O
                         net (fo=3, routed)           1.323    48.276    cd/chopsticks_fsm/D_p1l_score_q_reg[30][24]
    SLICE_X13Y23         LUT4 (Prop_lut4_I2_O)        0.152    48.428 r  cd/chopsticks_fsm/D_p1l_score_q[28]_i_17/O
                         net (fo=6, routed)           0.590    49.017    cd/game_alu/alu_chopsticks/multiplier1/p_121_in
    SLICE_X15Y22         LUT5 (Prop_lut5_I1_O)        0.326    49.343 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[28]_i_23/O
                         net (fo=4, routed)           0.452    49.795    cd/game_alu/alu_chopsticks/multiplier1/p_88_in
    SLICE_X14Y22         LUT5 (Prop_lut5_I4_O)        0.318    50.113 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_112/O
                         net (fo=4, routed)           0.836    50.949    cd/game_alu/alu_chopsticks/multiplier1/p_86_in
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.328    51.277 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_79/O
                         net (fo=3, routed)           1.179    52.456    cd/game_alu/alu_chopsticks/multiplier1/p_58_in
    SLICE_X14Y25         LUT6 (Prop_lut6_I1_O)        0.124    52.580 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[30]_i_5/O
                         net (fo=3, routed)           1.222    53.802    cd/game_alu/alu_chopsticks/multiplier1/D_p1l_score_q[31]_i_73[30]
    SLICE_X28Y25         LUT5 (Prop_lut5_I4_O)        0.150    53.952 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_36/O
                         net (fo=1, routed)           0.688    54.640    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_36_n_0
    SLICE_X28Y25         LUT6 (Prop_lut6_I5_O)        0.326    54.966 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_9/O
                         net (fo=1, routed)           0.296    55.262    cd/chopsticks_fsm/M_multiplier1_mul[0]
    SLICE_X29Y25         LUT6 (Prop_lut6_I1_O)        0.124    55.386 r  cd/chopsticks_fsm/D_p1l_score_q[31]_i_2/O
                         net (fo=15, routed)          0.710    56.096    cd/game_regfiles/D[31]
    SLICE_X37Y25         FDRE                                         r  cd/game_regfiles/D_p2l_avail_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.428   104.833    cd/game_regfiles/CLK
    SLICE_X37Y25         FDRE                                         r  cd/game_regfiles/D_p2l_avail_q_reg[31]/C
                         clock pessimism              0.187   105.020    
                         clock uncertainty           -0.035   104.985    
    SLICE_X37Y25         FDRE (Setup_fdre_C_D)       -0.067   104.918    cd/game_regfiles/D_p2l_avail_q_reg[31]
  -------------------------------------------------------------------
                         required time                        104.918    
                         arrival time                         -56.096    
  -------------------------------------------------------------------
                         slack                                 48.822    

Slack (MET) :             48.887ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/game_regfiles/D_temp1_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        50.963ns  (logic 9.080ns (17.817%)  route 41.883ns (82.183%))
  Logic Levels:           42  (LUT2=1 LUT4=5 LUT5=12 LUT6=24)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 104.835 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.564     5.148    reset_cond/CLK
    SLICE_X13Y36         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDPE (Prop_fdpe_C_Q)         0.456     5.604 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=876, routed)         3.067     8.672    cd/chopsticks_fsm/Q[0]
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.124     8.796 r  cd/chopsticks_fsm/led_OBUF[4]_inst_i_15/O
                         net (fo=128, routed)         1.003     9.798    cd/game_regfiles/led_OBUF[4]_inst_i_2_1
    SLICE_X4Y26          LUT6 (Prop_lut6_I4_O)        0.124     9.922 f  cd/game_regfiles/led_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           1.180    11.102    cd/game_regfiles/led_OBUF[4]_inst_i_7_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I1_O)        0.124    11.226 f  cd/game_regfiles/led_OBUF[4]_inst_i_2/O
                         net (fo=82, routed)          0.826    12.052    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[7]_0
    SLICE_X10Y22         LUT5 (Prop_lut5_I2_O)        0.124    12.176 r  cd/chopsticks_fsm/D_p1l_score_q[31]_i_99/O
                         net (fo=120, routed)         1.958    14.135    cd/game_regfiles/D_p1l_score_q[31]_i_32
    SLICE_X36Y21         LUT6 (Prop_lut6_I2_O)        0.124    14.259 f  cd/game_regfiles/D_p1l_score_q[5]_i_22/O
                         net (fo=1, routed)           0.938    15.197    cd/game_regfiles/D_p1l_score_q[5]_i_22_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I3_O)        0.124    15.321 f  cd/game_regfiles/D_p1l_score_q[5]_i_10/O
                         net (fo=1, routed)           1.140    16.461    cd/chopsticks_fsm/M_game_alu_rd1[2]
    SLICE_X12Y20         LUT5 (Prop_lut5_I4_O)        0.148    16.609 f  cd/chopsticks_fsm/D_p1l_score_q[5]_i_4/O
                         net (fo=91, routed)          2.748    19.357    cd/game_alu/alu_chopsticks/multiplier1/M_alu_chopsticks_a[3]
    SLICE_X29Y35         LUT2 (Prop_lut2_I0_O)        0.328    19.685 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_33/O
                         net (fo=2, routed)           0.814    20.499    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_33_n_0
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124    20.623 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_27/O
                         net (fo=3, routed)           0.861    21.484    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[64]
    SLICE_X28Y35         LUT6 (Prop_lut6_I0_O)        0.124    21.608 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[8]_i_46/O
                         net (fo=4, routed)           0.821    22.429    cd/game_alu/alu_chopsticks/multiplier1/p_2108_in
    SLICE_X29Y36         LUT6 (Prop_lut6_I1_O)        0.124    22.553 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_32/O
                         net (fo=2, routed)           0.598    23.151    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_32_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124    23.275 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_27/O
                         net (fo=3, routed)           0.795    24.071    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[122]
    SLICE_X15Y37         LUT6 (Prop_lut6_I0_O)        0.124    24.195 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_17/O
                         net (fo=9, routed)           0.988    25.183    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[148]
    SLICE_X13Y35         LUT6 (Prop_lut6_I2_O)        0.124    25.307 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[10]_i_18/O
                         net (fo=4, routed)           0.875    26.182    cd/game_alu/alu_chopsticks/multiplier1/p_1447_in
    SLICE_X12Y36         LUT6 (Prop_lut6_I1_O)        0.124    26.306 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[11]_i_27/O
                         net (fo=2, routed)           0.671    26.976    cd/game_alu/alu_chopsticks/multiplier1/p_1329_in
    SLICE_X12Y37         LUT6 (Prop_lut6_I5_O)        0.124    27.100 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_26/O
                         net (fo=3, routed)           1.156    28.256    cd/game_alu/alu_chopsticks/multiplier1/p_1327_in
    SLICE_X11Y36         LUT6 (Prop_lut6_I1_O)        0.124    28.380 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_14/O
                         net (fo=3, routed)           0.583    28.963    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[266]
    SLICE_X11Y35         LUT4 (Prop_lut4_I0_O)        0.150    29.113 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[14]_i_16/O
                         net (fo=6, routed)           0.707    29.820    cd/game_alu/alu_chopsticks/multiplier1/p_1108_in
    SLICE_X10Y36         LUT4 (Prop_lut4_I3_O)        0.326    30.146 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[14]_i_20/O
                         net (fo=5, routed)           0.693    30.840    cd/game_alu/alu_chopsticks/multiplier1/p_1106_in
    SLICE_X8Y36          LUT5 (Prop_lut5_I1_O)        0.148    30.988 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[15]_i_17/O
                         net (fo=5, routed)           0.889    31.877    cd/game_alu/alu_chopsticks/multiplier1/p_1003_in
    SLICE_X8Y36          LUT5 (Prop_lut5_I1_O)        0.356    32.233 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[16]_i_25/O
                         net (fo=4, routed)           1.068    33.301    cd/game_alu/alu_chopsticks/multiplier1/p_905_in
    SLICE_X6Y38          LUT6 (Prop_lut6_I1_O)        0.348    33.649 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_27/O
                         net (fo=2, routed)           0.808    34.457    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_27_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I3_O)        0.124    34.581 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_14/O
                         net (fo=3, routed)           0.852    35.432    cd/chopsticks_fsm/D_p1l_score_q_reg[30][15]
    SLICE_X8Y35          LUT4 (Prop_lut4_I2_O)        0.150    35.582 r  cd/chopsticks_fsm/D_p1l_score_q[19]_i_16/O
                         net (fo=6, routed)           0.953    36.536    cd/game_alu/alu_chopsticks/multiplier1/p_643_in
    SLICE_X7Y35          LUT5 (Prop_lut5_I1_O)        0.356    36.892 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[19]_i_22/O
                         net (fo=4, routed)           0.842    37.734    cd/game_alu/alu_chopsticks/multiplier1/p_565_in
    SLICE_X6Y37          LUT5 (Prop_lut5_I4_O)        0.360    38.094 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[20]_i_17/O
                         net (fo=5, routed)           0.850    38.944    cd/game_alu/alu_chopsticks/multiplier1/p_563_in
    SLICE_X6Y36          LUT5 (Prop_lut5_I1_O)        0.374    39.318 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[21]_i_24/O
                         net (fo=4, routed)           0.614    39.933    cd/game_alu/alu_chopsticks/multiplier1/p_490_in
    SLICE_X4Y37          LUT6 (Prop_lut6_I1_O)        0.328    40.261 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_28/O
                         net (fo=2, routed)           0.834    41.094    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_28_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124    41.218 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_14/O
                         net (fo=3, routed)           0.964    42.182    cd/chopsticks_fsm/D_p1l_score_q_reg[30][20]
    SLICE_X8Y33          LUT4 (Prop_lut4_I2_O)        0.150    42.332 r  cd/chopsticks_fsm/D_p1l_score_q[24]_i_17/O
                         net (fo=6, routed)           0.993    43.326    cd/game_alu/alu_chopsticks/multiplier1/p_303_in
    SLICE_X8Y30          LUT5 (Prop_lut5_I1_O)        0.374    43.700 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[24]_i_23/O
                         net (fo=4, routed)           0.593    44.293    cd/game_alu/alu_chopsticks/multiplier1/p_250_in
    SLICE_X8Y29          LUT5 (Prop_lut5_I4_O)        0.320    44.613 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[25]_i_25/O
                         net (fo=4, routed)           1.062    45.675    cd/game_alu/alu_chopsticks/multiplier1/p_248_in
    SLICE_X6Y30          LUT6 (Prop_lut6_I1_O)        0.328    46.003 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_28/O
                         net (fo=2, routed)           0.826    46.829    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_28_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I3_O)        0.124    46.953 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_14/O
                         net (fo=3, routed)           1.323    48.276    cd/chopsticks_fsm/D_p1l_score_q_reg[30][24]
    SLICE_X13Y23         LUT4 (Prop_lut4_I2_O)        0.152    48.428 r  cd/chopsticks_fsm/D_p1l_score_q[28]_i_17/O
                         net (fo=6, routed)           0.590    49.017    cd/game_alu/alu_chopsticks/multiplier1/p_121_in
    SLICE_X15Y22         LUT5 (Prop_lut5_I1_O)        0.326    49.343 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[28]_i_23/O
                         net (fo=4, routed)           0.452    49.795    cd/game_alu/alu_chopsticks/multiplier1/p_88_in
    SLICE_X14Y22         LUT5 (Prop_lut5_I4_O)        0.318    50.113 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_112/O
                         net (fo=4, routed)           0.836    50.949    cd/game_alu/alu_chopsticks/multiplier1/p_86_in
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.328    51.277 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_79/O
                         net (fo=3, routed)           1.179    52.456    cd/game_alu/alu_chopsticks/multiplier1/p_58_in
    SLICE_X14Y25         LUT6 (Prop_lut6_I1_O)        0.124    52.580 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[30]_i_5/O
                         net (fo=3, routed)           1.222    53.802    cd/game_alu/alu_chopsticks/multiplier1/D_p1l_score_q[31]_i_73[30]
    SLICE_X28Y25         LUT5 (Prop_lut5_I4_O)        0.150    53.952 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_36/O
                         net (fo=1, routed)           0.688    54.640    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_36_n_0
    SLICE_X28Y25         LUT6 (Prop_lut6_I5_O)        0.326    54.966 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_9/O
                         net (fo=1, routed)           0.296    55.262    cd/chopsticks_fsm/M_multiplier1_mul[0]
    SLICE_X29Y25         LUT6 (Prop_lut6_I1_O)        0.124    55.386 r  cd/chopsticks_fsm/D_p1l_score_q[31]_i_2/O
                         net (fo=15, routed)          0.725    56.111    cd/game_regfiles/D[31]
    SLICE_X35Y27         FDRE                                         r  cd/game_regfiles/D_temp1_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.430   104.835    cd/game_regfiles/CLK
    SLICE_X35Y27         FDRE                                         r  cd/game_regfiles/D_temp1_q_reg[31]/C
                         clock pessimism              0.259   105.094    
                         clock uncertainty           -0.035   105.059    
    SLICE_X35Y27         FDRE (Setup_fdre_C_D)       -0.061   104.998    cd/game_regfiles/D_temp1_q_reg[31]
  -------------------------------------------------------------------
                         required time                        104.998    
                         arrival time                         -56.111    
  -------------------------------------------------------------------
                         slack                                 48.887    

Slack (MET) :             48.892ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/game_regfiles/D_p2l_score_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        50.939ns  (logic 9.080ns (17.825%)  route 41.859ns (82.175%))
  Logic Levels:           42  (LUT2=1 LUT4=5 LUT5=12 LUT6=24)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 104.836 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.564     5.148    reset_cond/CLK
    SLICE_X13Y36         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDPE (Prop_fdpe_C_Q)         0.456     5.604 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=876, routed)         3.067     8.672    cd/chopsticks_fsm/Q[0]
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.124     8.796 r  cd/chopsticks_fsm/led_OBUF[4]_inst_i_15/O
                         net (fo=128, routed)         1.003     9.798    cd/game_regfiles/led_OBUF[4]_inst_i_2_1
    SLICE_X4Y26          LUT6 (Prop_lut6_I4_O)        0.124     9.922 f  cd/game_regfiles/led_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           1.180    11.102    cd/game_regfiles/led_OBUF[4]_inst_i_7_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I1_O)        0.124    11.226 f  cd/game_regfiles/led_OBUF[4]_inst_i_2/O
                         net (fo=82, routed)          0.826    12.052    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[7]_0
    SLICE_X10Y22         LUT5 (Prop_lut5_I2_O)        0.124    12.176 r  cd/chopsticks_fsm/D_p1l_score_q[31]_i_99/O
                         net (fo=120, routed)         1.958    14.135    cd/game_regfiles/D_p1l_score_q[31]_i_32
    SLICE_X36Y21         LUT6 (Prop_lut6_I2_O)        0.124    14.259 f  cd/game_regfiles/D_p1l_score_q[5]_i_22/O
                         net (fo=1, routed)           0.938    15.197    cd/game_regfiles/D_p1l_score_q[5]_i_22_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I3_O)        0.124    15.321 f  cd/game_regfiles/D_p1l_score_q[5]_i_10/O
                         net (fo=1, routed)           1.140    16.461    cd/chopsticks_fsm/M_game_alu_rd1[2]
    SLICE_X12Y20         LUT5 (Prop_lut5_I4_O)        0.148    16.609 f  cd/chopsticks_fsm/D_p1l_score_q[5]_i_4/O
                         net (fo=91, routed)          2.748    19.357    cd/game_alu/alu_chopsticks/multiplier1/M_alu_chopsticks_a[3]
    SLICE_X29Y35         LUT2 (Prop_lut2_I0_O)        0.328    19.685 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_33/O
                         net (fo=2, routed)           0.814    20.499    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_33_n_0
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124    20.623 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_27/O
                         net (fo=3, routed)           0.861    21.484    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[64]
    SLICE_X28Y35         LUT6 (Prop_lut6_I0_O)        0.124    21.608 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[8]_i_46/O
                         net (fo=4, routed)           0.821    22.429    cd/game_alu/alu_chopsticks/multiplier1/p_2108_in
    SLICE_X29Y36         LUT6 (Prop_lut6_I1_O)        0.124    22.553 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_32/O
                         net (fo=2, routed)           0.598    23.151    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_32_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124    23.275 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_27/O
                         net (fo=3, routed)           0.795    24.071    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[122]
    SLICE_X15Y37         LUT6 (Prop_lut6_I0_O)        0.124    24.195 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_17/O
                         net (fo=9, routed)           0.988    25.183    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[148]
    SLICE_X13Y35         LUT6 (Prop_lut6_I2_O)        0.124    25.307 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[10]_i_18/O
                         net (fo=4, routed)           0.875    26.182    cd/game_alu/alu_chopsticks/multiplier1/p_1447_in
    SLICE_X12Y36         LUT6 (Prop_lut6_I1_O)        0.124    26.306 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[11]_i_27/O
                         net (fo=2, routed)           0.671    26.976    cd/game_alu/alu_chopsticks/multiplier1/p_1329_in
    SLICE_X12Y37         LUT6 (Prop_lut6_I5_O)        0.124    27.100 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_26/O
                         net (fo=3, routed)           1.156    28.256    cd/game_alu/alu_chopsticks/multiplier1/p_1327_in
    SLICE_X11Y36         LUT6 (Prop_lut6_I1_O)        0.124    28.380 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_14/O
                         net (fo=3, routed)           0.583    28.963    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[266]
    SLICE_X11Y35         LUT4 (Prop_lut4_I0_O)        0.150    29.113 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[14]_i_16/O
                         net (fo=6, routed)           0.707    29.820    cd/game_alu/alu_chopsticks/multiplier1/p_1108_in
    SLICE_X10Y36         LUT4 (Prop_lut4_I3_O)        0.326    30.146 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[14]_i_20/O
                         net (fo=5, routed)           0.693    30.840    cd/game_alu/alu_chopsticks/multiplier1/p_1106_in
    SLICE_X8Y36          LUT5 (Prop_lut5_I1_O)        0.148    30.988 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[15]_i_17/O
                         net (fo=5, routed)           0.889    31.877    cd/game_alu/alu_chopsticks/multiplier1/p_1003_in
    SLICE_X8Y36          LUT5 (Prop_lut5_I1_O)        0.356    32.233 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[16]_i_25/O
                         net (fo=4, routed)           1.068    33.301    cd/game_alu/alu_chopsticks/multiplier1/p_905_in
    SLICE_X6Y38          LUT6 (Prop_lut6_I1_O)        0.348    33.649 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_27/O
                         net (fo=2, routed)           0.808    34.457    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_27_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I3_O)        0.124    34.581 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_14/O
                         net (fo=3, routed)           0.852    35.432    cd/chopsticks_fsm/D_p1l_score_q_reg[30][15]
    SLICE_X8Y35          LUT4 (Prop_lut4_I2_O)        0.150    35.582 r  cd/chopsticks_fsm/D_p1l_score_q[19]_i_16/O
                         net (fo=6, routed)           0.953    36.536    cd/game_alu/alu_chopsticks/multiplier1/p_643_in
    SLICE_X7Y35          LUT5 (Prop_lut5_I1_O)        0.356    36.892 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[19]_i_22/O
                         net (fo=4, routed)           0.842    37.734    cd/game_alu/alu_chopsticks/multiplier1/p_565_in
    SLICE_X6Y37          LUT5 (Prop_lut5_I4_O)        0.360    38.094 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[20]_i_17/O
                         net (fo=5, routed)           0.850    38.944    cd/game_alu/alu_chopsticks/multiplier1/p_563_in
    SLICE_X6Y36          LUT5 (Prop_lut5_I1_O)        0.374    39.318 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[21]_i_24/O
                         net (fo=4, routed)           0.614    39.933    cd/game_alu/alu_chopsticks/multiplier1/p_490_in
    SLICE_X4Y37          LUT6 (Prop_lut6_I1_O)        0.328    40.261 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_28/O
                         net (fo=2, routed)           0.834    41.094    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_28_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124    41.218 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_14/O
                         net (fo=3, routed)           0.964    42.182    cd/chopsticks_fsm/D_p1l_score_q_reg[30][20]
    SLICE_X8Y33          LUT4 (Prop_lut4_I2_O)        0.150    42.332 r  cd/chopsticks_fsm/D_p1l_score_q[24]_i_17/O
                         net (fo=6, routed)           0.993    43.326    cd/game_alu/alu_chopsticks/multiplier1/p_303_in
    SLICE_X8Y30          LUT5 (Prop_lut5_I1_O)        0.374    43.700 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[24]_i_23/O
                         net (fo=4, routed)           0.593    44.293    cd/game_alu/alu_chopsticks/multiplier1/p_250_in
    SLICE_X8Y29          LUT5 (Prop_lut5_I4_O)        0.320    44.613 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[25]_i_25/O
                         net (fo=4, routed)           1.062    45.675    cd/game_alu/alu_chopsticks/multiplier1/p_248_in
    SLICE_X6Y30          LUT6 (Prop_lut6_I1_O)        0.328    46.003 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_28/O
                         net (fo=2, routed)           0.826    46.829    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_28_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I3_O)        0.124    46.953 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_14/O
                         net (fo=3, routed)           1.323    48.276    cd/chopsticks_fsm/D_p1l_score_q_reg[30][24]
    SLICE_X13Y23         LUT4 (Prop_lut4_I2_O)        0.152    48.428 r  cd/chopsticks_fsm/D_p1l_score_q[28]_i_17/O
                         net (fo=6, routed)           0.590    49.017    cd/game_alu/alu_chopsticks/multiplier1/p_121_in
    SLICE_X15Y22         LUT5 (Prop_lut5_I1_O)        0.326    49.343 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[28]_i_23/O
                         net (fo=4, routed)           0.452    49.795    cd/game_alu/alu_chopsticks/multiplier1/p_88_in
    SLICE_X14Y22         LUT5 (Prop_lut5_I4_O)        0.318    50.113 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_112/O
                         net (fo=4, routed)           0.836    50.949    cd/game_alu/alu_chopsticks/multiplier1/p_86_in
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.328    51.277 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_79/O
                         net (fo=3, routed)           1.179    52.456    cd/game_alu/alu_chopsticks/multiplier1/p_58_in
    SLICE_X14Y25         LUT6 (Prop_lut6_I1_O)        0.124    52.580 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[30]_i_5/O
                         net (fo=3, routed)           1.222    53.802    cd/game_alu/alu_chopsticks/multiplier1/D_p1l_score_q[31]_i_73[30]
    SLICE_X28Y25         LUT5 (Prop_lut5_I4_O)        0.150    53.952 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_36/O
                         net (fo=1, routed)           0.688    54.640    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_36_n_0
    SLICE_X28Y25         LUT6 (Prop_lut6_I5_O)        0.326    54.966 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_9/O
                         net (fo=1, routed)           0.296    55.262    cd/chopsticks_fsm/M_multiplier1_mul[0]
    SLICE_X29Y25         LUT6 (Prop_lut6_I1_O)        0.124    55.386 r  cd/chopsticks_fsm/D_p1l_score_q[31]_i_2/O
                         net (fo=15, routed)          0.701    56.087    cd/game_regfiles/D[31]
    SLICE_X32Y27         FDRE                                         r  cd/game_regfiles/D_p2l_score_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.431   104.836    cd/game_regfiles/CLK
    SLICE_X32Y27         FDRE                                         r  cd/game_regfiles/D_p2l_score_q_reg[31]/C
                         clock pessimism              0.259   105.095    
                         clock uncertainty           -0.035   105.060    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)       -0.081   104.979    cd/game_regfiles/D_p2l_score_q_reg[31]
  -------------------------------------------------------------------
                         required time                        104.979    
                         arrival time                         -56.087    
  -------------------------------------------------------------------
                         slack                                 48.892    

Slack (MET) :             48.920ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/game_regfiles/D_temp3_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        50.945ns  (logic 9.080ns (17.823%)  route 41.865ns (82.177%))
  Logic Levels:           42  (LUT2=1 LUT4=5 LUT5=12 LUT6=24)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 104.834 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.564     5.148    reset_cond/CLK
    SLICE_X13Y36         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDPE (Prop_fdpe_C_Q)         0.456     5.604 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=876, routed)         3.067     8.672    cd/chopsticks_fsm/Q[0]
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.124     8.796 r  cd/chopsticks_fsm/led_OBUF[4]_inst_i_15/O
                         net (fo=128, routed)         1.003     9.798    cd/game_regfiles/led_OBUF[4]_inst_i_2_1
    SLICE_X4Y26          LUT6 (Prop_lut6_I4_O)        0.124     9.922 f  cd/game_regfiles/led_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           1.180    11.102    cd/game_regfiles/led_OBUF[4]_inst_i_7_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I1_O)        0.124    11.226 f  cd/game_regfiles/led_OBUF[4]_inst_i_2/O
                         net (fo=82, routed)          0.826    12.052    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[7]_0
    SLICE_X10Y22         LUT5 (Prop_lut5_I2_O)        0.124    12.176 r  cd/chopsticks_fsm/D_p1l_score_q[31]_i_99/O
                         net (fo=120, routed)         1.958    14.135    cd/game_regfiles/D_p1l_score_q[31]_i_32
    SLICE_X36Y21         LUT6 (Prop_lut6_I2_O)        0.124    14.259 f  cd/game_regfiles/D_p1l_score_q[5]_i_22/O
                         net (fo=1, routed)           0.938    15.197    cd/game_regfiles/D_p1l_score_q[5]_i_22_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I3_O)        0.124    15.321 f  cd/game_regfiles/D_p1l_score_q[5]_i_10/O
                         net (fo=1, routed)           1.140    16.461    cd/chopsticks_fsm/M_game_alu_rd1[2]
    SLICE_X12Y20         LUT5 (Prop_lut5_I4_O)        0.148    16.609 f  cd/chopsticks_fsm/D_p1l_score_q[5]_i_4/O
                         net (fo=91, routed)          2.748    19.357    cd/game_alu/alu_chopsticks/multiplier1/M_alu_chopsticks_a[3]
    SLICE_X29Y35         LUT2 (Prop_lut2_I0_O)        0.328    19.685 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_33/O
                         net (fo=2, routed)           0.814    20.499    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_33_n_0
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124    20.623 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_27/O
                         net (fo=3, routed)           0.861    21.484    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[64]
    SLICE_X28Y35         LUT6 (Prop_lut6_I0_O)        0.124    21.608 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[8]_i_46/O
                         net (fo=4, routed)           0.821    22.429    cd/game_alu/alu_chopsticks/multiplier1/p_2108_in
    SLICE_X29Y36         LUT6 (Prop_lut6_I1_O)        0.124    22.553 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_32/O
                         net (fo=2, routed)           0.598    23.151    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_32_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124    23.275 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_27/O
                         net (fo=3, routed)           0.795    24.071    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[122]
    SLICE_X15Y37         LUT6 (Prop_lut6_I0_O)        0.124    24.195 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_17/O
                         net (fo=9, routed)           0.988    25.183    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[148]
    SLICE_X13Y35         LUT6 (Prop_lut6_I2_O)        0.124    25.307 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[10]_i_18/O
                         net (fo=4, routed)           0.875    26.182    cd/game_alu/alu_chopsticks/multiplier1/p_1447_in
    SLICE_X12Y36         LUT6 (Prop_lut6_I1_O)        0.124    26.306 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[11]_i_27/O
                         net (fo=2, routed)           0.671    26.976    cd/game_alu/alu_chopsticks/multiplier1/p_1329_in
    SLICE_X12Y37         LUT6 (Prop_lut6_I5_O)        0.124    27.100 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_26/O
                         net (fo=3, routed)           1.156    28.256    cd/game_alu/alu_chopsticks/multiplier1/p_1327_in
    SLICE_X11Y36         LUT6 (Prop_lut6_I1_O)        0.124    28.380 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_14/O
                         net (fo=3, routed)           0.583    28.963    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[266]
    SLICE_X11Y35         LUT4 (Prop_lut4_I0_O)        0.150    29.113 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[14]_i_16/O
                         net (fo=6, routed)           0.707    29.820    cd/game_alu/alu_chopsticks/multiplier1/p_1108_in
    SLICE_X10Y36         LUT4 (Prop_lut4_I3_O)        0.326    30.146 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[14]_i_20/O
                         net (fo=5, routed)           0.693    30.840    cd/game_alu/alu_chopsticks/multiplier1/p_1106_in
    SLICE_X8Y36          LUT5 (Prop_lut5_I1_O)        0.148    30.988 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[15]_i_17/O
                         net (fo=5, routed)           0.889    31.877    cd/game_alu/alu_chopsticks/multiplier1/p_1003_in
    SLICE_X8Y36          LUT5 (Prop_lut5_I1_O)        0.356    32.233 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[16]_i_25/O
                         net (fo=4, routed)           1.068    33.301    cd/game_alu/alu_chopsticks/multiplier1/p_905_in
    SLICE_X6Y38          LUT6 (Prop_lut6_I1_O)        0.348    33.649 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_27/O
                         net (fo=2, routed)           0.808    34.457    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_27_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I3_O)        0.124    34.581 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_14/O
                         net (fo=3, routed)           0.852    35.432    cd/chopsticks_fsm/D_p1l_score_q_reg[30][15]
    SLICE_X8Y35          LUT4 (Prop_lut4_I2_O)        0.150    35.582 r  cd/chopsticks_fsm/D_p1l_score_q[19]_i_16/O
                         net (fo=6, routed)           0.953    36.536    cd/game_alu/alu_chopsticks/multiplier1/p_643_in
    SLICE_X7Y35          LUT5 (Prop_lut5_I1_O)        0.356    36.892 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[19]_i_22/O
                         net (fo=4, routed)           0.842    37.734    cd/game_alu/alu_chopsticks/multiplier1/p_565_in
    SLICE_X6Y37          LUT5 (Prop_lut5_I4_O)        0.360    38.094 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[20]_i_17/O
                         net (fo=5, routed)           0.850    38.944    cd/game_alu/alu_chopsticks/multiplier1/p_563_in
    SLICE_X6Y36          LUT5 (Prop_lut5_I1_O)        0.374    39.318 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[21]_i_24/O
                         net (fo=4, routed)           0.614    39.933    cd/game_alu/alu_chopsticks/multiplier1/p_490_in
    SLICE_X4Y37          LUT6 (Prop_lut6_I1_O)        0.328    40.261 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_28/O
                         net (fo=2, routed)           0.834    41.094    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_28_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124    41.218 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_14/O
                         net (fo=3, routed)           0.964    42.182    cd/chopsticks_fsm/D_p1l_score_q_reg[30][20]
    SLICE_X8Y33          LUT4 (Prop_lut4_I2_O)        0.150    42.332 r  cd/chopsticks_fsm/D_p1l_score_q[24]_i_17/O
                         net (fo=6, routed)           0.993    43.326    cd/game_alu/alu_chopsticks/multiplier1/p_303_in
    SLICE_X8Y30          LUT5 (Prop_lut5_I1_O)        0.374    43.700 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[24]_i_23/O
                         net (fo=4, routed)           0.593    44.293    cd/game_alu/alu_chopsticks/multiplier1/p_250_in
    SLICE_X8Y29          LUT5 (Prop_lut5_I4_O)        0.320    44.613 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[25]_i_25/O
                         net (fo=4, routed)           1.062    45.675    cd/game_alu/alu_chopsticks/multiplier1/p_248_in
    SLICE_X6Y30          LUT6 (Prop_lut6_I1_O)        0.328    46.003 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_28/O
                         net (fo=2, routed)           0.826    46.829    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_28_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I3_O)        0.124    46.953 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_14/O
                         net (fo=3, routed)           1.323    48.276    cd/chopsticks_fsm/D_p1l_score_q_reg[30][24]
    SLICE_X13Y23         LUT4 (Prop_lut4_I2_O)        0.152    48.428 r  cd/chopsticks_fsm/D_p1l_score_q[28]_i_17/O
                         net (fo=6, routed)           0.590    49.017    cd/game_alu/alu_chopsticks/multiplier1/p_121_in
    SLICE_X15Y22         LUT5 (Prop_lut5_I1_O)        0.326    49.343 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[28]_i_23/O
                         net (fo=4, routed)           0.452    49.795    cd/game_alu/alu_chopsticks/multiplier1/p_88_in
    SLICE_X14Y22         LUT5 (Prop_lut5_I4_O)        0.318    50.113 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_112/O
                         net (fo=4, routed)           0.836    50.949    cd/game_alu/alu_chopsticks/multiplier1/p_86_in
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.328    51.277 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_79/O
                         net (fo=3, routed)           1.179    52.456    cd/game_alu/alu_chopsticks/multiplier1/p_58_in
    SLICE_X14Y25         LUT6 (Prop_lut6_I1_O)        0.124    52.580 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[30]_i_5/O
                         net (fo=3, routed)           1.222    53.802    cd/game_alu/alu_chopsticks/multiplier1/D_p1l_score_q[31]_i_73[30]
    SLICE_X28Y25         LUT5 (Prop_lut5_I4_O)        0.150    53.952 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_36/O
                         net (fo=1, routed)           0.688    54.640    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_36_n_0
    SLICE_X28Y25         LUT6 (Prop_lut6_I5_O)        0.326    54.966 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_9/O
                         net (fo=1, routed)           0.296    55.262    cd/chopsticks_fsm/M_multiplier1_mul[0]
    SLICE_X29Y25         LUT6 (Prop_lut6_I1_O)        0.124    55.386 r  cd/chopsticks_fsm/D_p1l_score_q[31]_i_2/O
                         net (fo=15, routed)          0.707    56.093    cd/game_regfiles/D[31]
    SLICE_X34Y26         FDRE                                         r  cd/game_regfiles/D_temp3_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.429   104.834    cd/game_regfiles/CLK
    SLICE_X34Y26         FDRE                                         r  cd/game_regfiles/D_temp3_q_reg[31]/C
                         clock pessimism              0.259   105.093    
                         clock uncertainty           -0.035   105.058    
    SLICE_X34Y26         FDRE (Setup_fdre_C_D)       -0.045   105.013    cd/game_regfiles/D_temp3_q_reg[31]
  -------------------------------------------------------------------
                         required time                        105.013    
                         arrival time                         -56.093    
  -------------------------------------------------------------------
                         slack                                 48.920    

Slack (MET) :             48.925ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/game_regfiles/D_timer_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        50.923ns  (logic 9.080ns (17.831%)  route 41.843ns (82.169%))
  Logic Levels:           42  (LUT2=1 LUT4=5 LUT5=12 LUT6=24)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 104.834 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.564     5.148    reset_cond/CLK
    SLICE_X13Y36         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDPE (Prop_fdpe_C_Q)         0.456     5.604 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=876, routed)         3.067     8.672    cd/chopsticks_fsm/Q[0]
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.124     8.796 r  cd/chopsticks_fsm/led_OBUF[4]_inst_i_15/O
                         net (fo=128, routed)         1.003     9.798    cd/game_regfiles/led_OBUF[4]_inst_i_2_1
    SLICE_X4Y26          LUT6 (Prop_lut6_I4_O)        0.124     9.922 f  cd/game_regfiles/led_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           1.180    11.102    cd/game_regfiles/led_OBUF[4]_inst_i_7_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I1_O)        0.124    11.226 f  cd/game_regfiles/led_OBUF[4]_inst_i_2/O
                         net (fo=82, routed)          0.826    12.052    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[7]_0
    SLICE_X10Y22         LUT5 (Prop_lut5_I2_O)        0.124    12.176 r  cd/chopsticks_fsm/D_p1l_score_q[31]_i_99/O
                         net (fo=120, routed)         1.958    14.135    cd/game_regfiles/D_p1l_score_q[31]_i_32
    SLICE_X36Y21         LUT6 (Prop_lut6_I2_O)        0.124    14.259 f  cd/game_regfiles/D_p1l_score_q[5]_i_22/O
                         net (fo=1, routed)           0.938    15.197    cd/game_regfiles/D_p1l_score_q[5]_i_22_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I3_O)        0.124    15.321 f  cd/game_regfiles/D_p1l_score_q[5]_i_10/O
                         net (fo=1, routed)           1.140    16.461    cd/chopsticks_fsm/M_game_alu_rd1[2]
    SLICE_X12Y20         LUT5 (Prop_lut5_I4_O)        0.148    16.609 f  cd/chopsticks_fsm/D_p1l_score_q[5]_i_4/O
                         net (fo=91, routed)          2.748    19.357    cd/game_alu/alu_chopsticks/multiplier1/M_alu_chopsticks_a[3]
    SLICE_X29Y35         LUT2 (Prop_lut2_I0_O)        0.328    19.685 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_33/O
                         net (fo=2, routed)           0.814    20.499    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_33_n_0
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124    20.623 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_27/O
                         net (fo=3, routed)           0.861    21.484    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[64]
    SLICE_X28Y35         LUT6 (Prop_lut6_I0_O)        0.124    21.608 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[8]_i_46/O
                         net (fo=4, routed)           0.821    22.429    cd/game_alu/alu_chopsticks/multiplier1/p_2108_in
    SLICE_X29Y36         LUT6 (Prop_lut6_I1_O)        0.124    22.553 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_32/O
                         net (fo=2, routed)           0.598    23.151    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_32_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124    23.275 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_27/O
                         net (fo=3, routed)           0.795    24.071    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[122]
    SLICE_X15Y37         LUT6 (Prop_lut6_I0_O)        0.124    24.195 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_17/O
                         net (fo=9, routed)           0.988    25.183    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[148]
    SLICE_X13Y35         LUT6 (Prop_lut6_I2_O)        0.124    25.307 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[10]_i_18/O
                         net (fo=4, routed)           0.875    26.182    cd/game_alu/alu_chopsticks/multiplier1/p_1447_in
    SLICE_X12Y36         LUT6 (Prop_lut6_I1_O)        0.124    26.306 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[11]_i_27/O
                         net (fo=2, routed)           0.671    26.976    cd/game_alu/alu_chopsticks/multiplier1/p_1329_in
    SLICE_X12Y37         LUT6 (Prop_lut6_I5_O)        0.124    27.100 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_26/O
                         net (fo=3, routed)           1.156    28.256    cd/game_alu/alu_chopsticks/multiplier1/p_1327_in
    SLICE_X11Y36         LUT6 (Prop_lut6_I1_O)        0.124    28.380 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_14/O
                         net (fo=3, routed)           0.583    28.963    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[266]
    SLICE_X11Y35         LUT4 (Prop_lut4_I0_O)        0.150    29.113 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[14]_i_16/O
                         net (fo=6, routed)           0.707    29.820    cd/game_alu/alu_chopsticks/multiplier1/p_1108_in
    SLICE_X10Y36         LUT4 (Prop_lut4_I3_O)        0.326    30.146 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[14]_i_20/O
                         net (fo=5, routed)           0.693    30.840    cd/game_alu/alu_chopsticks/multiplier1/p_1106_in
    SLICE_X8Y36          LUT5 (Prop_lut5_I1_O)        0.148    30.988 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[15]_i_17/O
                         net (fo=5, routed)           0.889    31.877    cd/game_alu/alu_chopsticks/multiplier1/p_1003_in
    SLICE_X8Y36          LUT5 (Prop_lut5_I1_O)        0.356    32.233 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[16]_i_25/O
                         net (fo=4, routed)           1.068    33.301    cd/game_alu/alu_chopsticks/multiplier1/p_905_in
    SLICE_X6Y38          LUT6 (Prop_lut6_I1_O)        0.348    33.649 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_27/O
                         net (fo=2, routed)           0.808    34.457    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_27_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I3_O)        0.124    34.581 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_14/O
                         net (fo=3, routed)           0.852    35.432    cd/chopsticks_fsm/D_p1l_score_q_reg[30][15]
    SLICE_X8Y35          LUT4 (Prop_lut4_I2_O)        0.150    35.582 r  cd/chopsticks_fsm/D_p1l_score_q[19]_i_16/O
                         net (fo=6, routed)           0.953    36.536    cd/game_alu/alu_chopsticks/multiplier1/p_643_in
    SLICE_X7Y35          LUT5 (Prop_lut5_I1_O)        0.356    36.892 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[19]_i_22/O
                         net (fo=4, routed)           0.842    37.734    cd/game_alu/alu_chopsticks/multiplier1/p_565_in
    SLICE_X6Y37          LUT5 (Prop_lut5_I4_O)        0.360    38.094 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[20]_i_17/O
                         net (fo=5, routed)           0.850    38.944    cd/game_alu/alu_chopsticks/multiplier1/p_563_in
    SLICE_X6Y36          LUT5 (Prop_lut5_I1_O)        0.374    39.318 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[21]_i_24/O
                         net (fo=4, routed)           0.614    39.933    cd/game_alu/alu_chopsticks/multiplier1/p_490_in
    SLICE_X4Y37          LUT6 (Prop_lut6_I1_O)        0.328    40.261 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_28/O
                         net (fo=2, routed)           0.834    41.094    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_28_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124    41.218 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_14/O
                         net (fo=3, routed)           0.964    42.182    cd/chopsticks_fsm/D_p1l_score_q_reg[30][20]
    SLICE_X8Y33          LUT4 (Prop_lut4_I2_O)        0.150    42.332 r  cd/chopsticks_fsm/D_p1l_score_q[24]_i_17/O
                         net (fo=6, routed)           0.993    43.326    cd/game_alu/alu_chopsticks/multiplier1/p_303_in
    SLICE_X8Y30          LUT5 (Prop_lut5_I1_O)        0.374    43.700 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[24]_i_23/O
                         net (fo=4, routed)           0.593    44.293    cd/game_alu/alu_chopsticks/multiplier1/p_250_in
    SLICE_X8Y29          LUT5 (Prop_lut5_I4_O)        0.320    44.613 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[25]_i_25/O
                         net (fo=4, routed)           1.062    45.675    cd/game_alu/alu_chopsticks/multiplier1/p_248_in
    SLICE_X6Y30          LUT6 (Prop_lut6_I1_O)        0.328    46.003 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_28/O
                         net (fo=2, routed)           0.826    46.829    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_28_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I3_O)        0.124    46.953 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_14/O
                         net (fo=3, routed)           1.323    48.276    cd/chopsticks_fsm/D_p1l_score_q_reg[30][24]
    SLICE_X13Y23         LUT4 (Prop_lut4_I2_O)        0.152    48.428 r  cd/chopsticks_fsm/D_p1l_score_q[28]_i_17/O
                         net (fo=6, routed)           0.590    49.017    cd/game_alu/alu_chopsticks/multiplier1/p_121_in
    SLICE_X15Y22         LUT5 (Prop_lut5_I1_O)        0.326    49.343 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[28]_i_23/O
                         net (fo=4, routed)           0.452    49.795    cd/game_alu/alu_chopsticks/multiplier1/p_88_in
    SLICE_X14Y22         LUT5 (Prop_lut5_I4_O)        0.318    50.113 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_112/O
                         net (fo=4, routed)           0.836    50.949    cd/game_alu/alu_chopsticks/multiplier1/p_86_in
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.328    51.277 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_79/O
                         net (fo=3, routed)           1.179    52.456    cd/game_alu/alu_chopsticks/multiplier1/p_58_in
    SLICE_X14Y25         LUT6 (Prop_lut6_I1_O)        0.124    52.580 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[30]_i_5/O
                         net (fo=3, routed)           1.222    53.802    cd/game_alu/alu_chopsticks/multiplier1/D_p1l_score_q[31]_i_73[30]
    SLICE_X28Y25         LUT5 (Prop_lut5_I4_O)        0.150    53.952 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_36/O
                         net (fo=1, routed)           0.688    54.640    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_36_n_0
    SLICE_X28Y25         LUT6 (Prop_lut6_I5_O)        0.326    54.966 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_9/O
                         net (fo=1, routed)           0.296    55.262    cd/chopsticks_fsm/M_multiplier1_mul[0]
    SLICE_X29Y25         LUT6 (Prop_lut6_I1_O)        0.124    55.386 r  cd/chopsticks_fsm/D_p1l_score_q[31]_i_2/O
                         net (fo=15, routed)          0.686    56.072    cd/game_regfiles/D[31]
    SLICE_X35Y26         FDRE                                         r  cd/game_regfiles/D_timer_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.429   104.834    cd/game_regfiles/CLK
    SLICE_X35Y26         FDRE                                         r  cd/game_regfiles/D_timer_q_reg[31]/C
                         clock pessimism              0.259   105.093    
                         clock uncertainty           -0.035   105.058    
    SLICE_X35Y26         FDRE (Setup_fdre_C_D)       -0.061   104.997    cd/game_regfiles/D_timer_q_reg[31]
  -------------------------------------------------------------------
                         required time                        104.997    
                         arrival time                         -56.072    
  -------------------------------------------------------------------
                         slack                                 48.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 cd/generator/D_seed_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/generator/pn_gen/D_w_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.213ns (47.384%)  route 0.237ns (52.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.594     1.538    cd/generator/CLK
    SLICE_X2Y50          FDRE                                         r  cd/generator/D_seed_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.164     1.702 r  cd/generator/D_seed_q_reg[28]/Q
                         net (fo=2, routed)           0.237     1.938    cd/generator/pn_gen/D_seed_q_reg[28]
    SLICE_X3Y49          LUT5 (Prop_lut5_I0_O)        0.049     1.987 r  cd/generator/pn_gen/D_w_q[28]_i_1/O
                         net (fo=1, routed)           0.000     1.987    cd/generator/pn_gen/D_w_d[28]
    SLICE_X3Y49          FDRE                                         r  cd/generator/pn_gen/D_w_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.867     2.057    cd/generator/pn_gen/CLK
    SLICE_X3Y49          FDRE                                         r  cd/generator/pn_gen/D_w_q_reg[28]/C
                         clock pessimism             -0.246     1.811    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.104     1.915    cd/generator/pn_gen/D_w_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 cd/slow_clk/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/slow_clk/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.594     1.538    cd/slow_clk/CLK
    SLICE_X4Y49          FDRE                                         r  cd/slow_clk/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  cd/slow_clk/D_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.121     1.800    cd/slow_clk/D_ctr_q_reg_n_0_[10]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.960 r  cd/slow_clk/D_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.961    cd/slow_clk/D_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.015 r  cd/slow_clk/D_ctr_q_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.015    cd/slow_clk/D_ctr_q_reg[12]_i_1__0_n_7
    SLICE_X4Y50          FDRE                                         r  cd/slow_clk/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.863     2.052    cd/slow_clk/CLK
    SLICE_X4Y50          FDRE                                         r  cd/slow_clk/D_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105     1.912    cd/slow_clk/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 cd/slow_clk/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/slow_clk/D_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.977%)  route 0.122ns (25.023%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.594     1.538    cd/slow_clk/CLK
    SLICE_X4Y49          FDRE                                         r  cd/slow_clk/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  cd/slow_clk/D_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.121     1.800    cd/slow_clk/D_ctr_q_reg_n_0_[10]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.960 r  cd/slow_clk/D_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.961    cd/slow_clk/D_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.026 r  cd/slow_clk/D_ctr_q_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.026    cd/slow_clk/D_ctr_q_reg[12]_i_1__0_n_5
    SLICE_X4Y50          FDRE                                         r  cd/slow_clk/D_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.863     2.052    cd/slow_clk/CLK
    SLICE_X4Y50          FDRE                                         r  cd/slow_clk/D_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105     1.912    cd/slow_clk/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 cd/generator/D_seed_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/generator/D_seed_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.596     1.540    cd/generator/CLK
    SLICE_X2Y48          FDRE                                         r  cd/generator/D_seed_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164     1.704 r  cd/generator/D_seed_q_reg[22]/Q
                         net (fo=2, routed)           0.127     1.830    cd/generator/D_seed_q_reg[22]
    SLICE_X2Y48          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.986 r  cd/generator/D_seed_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    cd/generator/D_seed_q_reg[20]_i_1_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.026 r  cd/generator/D_seed_q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.027    cd/generator/D_seed_q_reg[24]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.080 r  cd/generator/D_seed_q_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.080    cd/generator/D_seed_q_reg[28]_i_1_n_7
    SLICE_X2Y50          FDRE                                         r  cd/generator/D_seed_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.864     2.054    cd/generator/CLK
    SLICE_X2Y50          FDRE                                         r  cd/generator/D_seed_q_reg[28]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.943    cd/generator/D_seed_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 cd/slow_clk/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/slow_clk/D_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.594     1.538    cd/slow_clk/CLK
    SLICE_X4Y49          FDRE                                         r  cd/slow_clk/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  cd/slow_clk/D_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.121     1.800    cd/slow_clk/D_ctr_q_reg_n_0_[10]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.960 r  cd/slow_clk/D_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.961    cd/slow_clk/D_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.051 r  cd/slow_clk/D_ctr_q_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.051    cd/slow_clk/D_ctr_q_reg[12]_i_1__0_n_6
    SLICE_X4Y50          FDRE                                         r  cd/slow_clk/D_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.863     2.052    cd/slow_clk/CLK
    SLICE_X4Y50          FDRE                                         r  cd/slow_clk/D_ctr_q_reg[13]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105     1.912    cd/slow_clk/D_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 cd/slow_clk/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/slow_clk/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.594     1.538    cd/slow_clk/CLK
    SLICE_X4Y49          FDRE                                         r  cd/slow_clk/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  cd/slow_clk/D_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.121     1.800    cd/slow_clk/D_ctr_q_reg_n_0_[10]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.960 r  cd/slow_clk/D_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.961    cd/slow_clk/D_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.051 r  cd/slow_clk/D_ctr_q_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.051    cd/slow_clk/D_ctr_q_reg[12]_i_1__0_n_4
    SLICE_X4Y50          FDRE                                         r  cd/slow_clk/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.863     2.052    cd/slow_clk/CLK
    SLICE_X4Y50          FDRE                                         r  cd/slow_clk/D_ctr_q_reg[15]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105     1.912    cd/slow_clk/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 cd/slow_clk/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/slow_clk/D_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.334%)  route 0.122ns (23.666%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.594     1.538    cd/slow_clk/CLK
    SLICE_X4Y49          FDRE                                         r  cd/slow_clk/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  cd/slow_clk/D_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.121     1.800    cd/slow_clk/D_ctr_q_reg_n_0_[10]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.960 r  cd/slow_clk/D_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.961    cd/slow_clk/D_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.000 r  cd/slow_clk/D_ctr_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.000    cd/slow_clk/D_ctr_q_reg[12]_i_1__0_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.054 r  cd/slow_clk/D_ctr_q_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.054    cd/slow_clk/D_ctr_q_reg[16]_i_1__0_n_7
    SLICE_X4Y51          FDRE                                         r  cd/slow_clk/D_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.863     2.052    cd/slow_clk/CLK
    SLICE_X4Y51          FDRE                                         r  cd/slow_clk/D_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.105     1.912    cd/slow_clk/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 cd/generator/D_seed_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/generator/D_seed_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (76.997%)  route 0.127ns (23.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.596     1.540    cd/generator/CLK
    SLICE_X2Y48          FDRE                                         r  cd/generator/D_seed_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164     1.704 r  cd/generator/D_seed_q_reg[22]/Q
                         net (fo=2, routed)           0.127     1.830    cd/generator/D_seed_q_reg[22]
    SLICE_X2Y48          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.986 r  cd/generator/D_seed_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    cd/generator/D_seed_q_reg[20]_i_1_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.026 r  cd/generator/D_seed_q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.027    cd/generator/D_seed_q_reg[24]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.093 r  cd/generator/D_seed_q_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.093    cd/generator/D_seed_q_reg[28]_i_1_n_5
    SLICE_X2Y50          FDRE                                         r  cd/generator/D_seed_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.864     2.054    cd/generator/CLK
    SLICE_X2Y50          FDRE                                         r  cd/generator/D_seed_q_reg[30]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.943    cd/generator/D_seed_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 cd/slow_clk/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/slow_clk/D_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.828%)  route 0.122ns (23.172%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.594     1.538    cd/slow_clk/CLK
    SLICE_X4Y49          FDRE                                         r  cd/slow_clk/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  cd/slow_clk/D_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.121     1.800    cd/slow_clk/D_ctr_q_reg_n_0_[10]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.960 r  cd/slow_clk/D_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.961    cd/slow_clk/D_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.000 r  cd/slow_clk/D_ctr_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.000    cd/slow_clk/D_ctr_q_reg[12]_i_1__0_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.065 r  cd/slow_clk/D_ctr_q_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.065    cd/slow_clk/D_ctr_q_reg[16]_i_1__0_n_5
    SLICE_X4Y51          FDRE                                         r  cd/slow_clk/D_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.863     2.052    cd/slow_clk/CLK
    SLICE_X4Y51          FDRE                                         r  cd/slow_clk/D_ctr_q_reg[18]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.105     1.912    cd/slow_clk/D_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 cd/generator/pn_gen/D_w_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/generator/pn_gen/D_z_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.753%)  route 0.112ns (44.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.594     1.538    cd/generator/pn_gen/CLK
    SLICE_X5Y48          FDRE                                         r  cd/generator/pn_gen/D_w_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  cd/generator/pn_gen/D_w_q_reg[9]/Q
                         net (fo=2, routed)           0.112     1.791    cd/generator/pn_gen/D_w_q_reg_n_0_[9]
    SLICE_X7Y47          FDRE                                         r  cd/generator/pn_gen/D_z_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.865     2.055    cd/generator/pn_gen/CLK
    SLICE_X7Y47          FDRE                                         r  cd/generator/pn_gen/D_z_q_reg[9]/C
                         clock pessimism             -0.501     1.554    
    SLICE_X7Y47          FDRE (Hold_fdre_C_D)         0.078     1.632    cd/generator/pn_gen/D_z_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y22    cd/chopsticks_fsm/D_slow_clock_enable_q_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X2Y19    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X7Y22    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[100]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X7Y22    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[101]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X9Y20    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[102]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X7Y21    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[103]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X7Y22    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[104]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X7Y21    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[105]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y21    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[106]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y22    cd/chopsticks_fsm/D_slow_clock_enable_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y22    cd/chopsticks_fsm/D_slow_clock_enable_q_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X2Y19    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X2Y19    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y22    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[100]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y22    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[100]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y22    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[101]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y22    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[101]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X9Y20    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[102]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X9Y20    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[102]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y22    cd/chopsticks_fsm/D_slow_clock_enable_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y22    cd/chopsticks_fsm/D_slow_clock_enable_q_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X2Y19    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X2Y19    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y22    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[100]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y22    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[100]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y22    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[101]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y22    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[101]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X9Y20    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[102]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X9Y20    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[102]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.719ns  (logic 5.601ns (38.054%)  route 9.118ns (61.946%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.558     5.142    cd/chopsticks_fsm/CLK
    SLICE_X10Y18         FDRE                                         r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[49]/Q
                         net (fo=16, routed)          1.312     6.972    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg_n_0_[49]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.152     7.124 f  cd/chopsticks_fsm/D_p1l_score_q[31]_i_29/O
                         net (fo=7, routed)           1.713     8.837    cd/chopsticks_fsm/D_p1l_score_q[31]_i_29_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I1_O)        0.326     9.163 f  cd/chopsticks_fsm/led_OBUF[7]_inst_i_16/O
                         net (fo=2, routed)           0.446     9.609    cd/chopsticks_fsm/led_OBUF[7]_inst_i_16_n_0
    SLICE_X7Y18          LUT5 (Prop_lut5_I4_O)        0.124     9.733 r  cd/chopsticks_fsm/led_OBUF[4]_inst_i_9/O
                         net (fo=63, routed)          1.083    10.816    cd/game_regfiles/FSM_onehot_D_game_fsm_q_reg[7]
    SLICE_X5Y29          MUXF7 (Prop_muxf7_S_O)       0.276    11.092 r  cd/game_regfiles/led_OBUF[7]_inst_i_11/O
                         net (fo=1, routed)           1.272    12.364    cd/game_regfiles/led_OBUF[7]_inst_i_11_n_0
    SLICE_X5Y28          LUT3 (Prop_lut3_I2_O)        0.327    12.691 r  cd/game_regfiles/led_OBUF[7]_inst_i_4/O
                         net (fo=7, routed)           1.190    13.881    cd/chopsticks_fsm/M_game_alu_rd2[2]
    SLICE_X4Y23          LUT6 (Prop_lut6_I2_O)        0.326    14.207 r  cd/chopsticks_fsm/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.102    16.309    led_OBUF[7]
    N16                  OBUF (Prop_obuf_I_O)         3.552    19.862 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    19.862    led[7]
    N16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.631ns  (logic 5.710ns (39.030%)  route 8.921ns (60.970%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.558     5.142    cd/chopsticks_fsm/CLK
    SLICE_X10Y18         FDRE                                         r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[49]/Q
                         net (fo=16, routed)          1.312     6.972    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg_n_0_[49]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.152     7.124 f  cd/chopsticks_fsm/D_p1l_score_q[31]_i_29/O
                         net (fo=7, routed)           1.713     8.837    cd/chopsticks_fsm/D_p1l_score_q[31]_i_29_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I1_O)        0.326     9.163 f  cd/chopsticks_fsm/led_OBUF[7]_inst_i_16/O
                         net (fo=2, routed)           0.446     9.609    cd/chopsticks_fsm/led_OBUF[7]_inst_i_16_n_0
    SLICE_X7Y18          LUT5 (Prop_lut5_I4_O)        0.124     9.733 r  cd/chopsticks_fsm/led_OBUF[4]_inst_i_9/O
                         net (fo=63, routed)          0.825    10.558    cd/game_regfiles/FSM_onehot_D_game_fsm_q_reg[7]
    SLICE_X3Y25          MUXF7 (Prop_muxf7_S_O)       0.276    10.834 r  cd/game_regfiles/led_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.964    11.798    cd/game_regfiles/led_OBUF[5]_inst_i_5_n_0
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.327    12.125 r  cd/game_regfiles/led_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.840    12.965    cd/chopsticks_fsm/M_game_alu_rd2[0]
    SLICE_X5Y22          LUT6 (Prop_lut6_I2_O)        0.326    13.291 r  cd/chopsticks_fsm/led_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.516    13.807    cd/chopsticks_fsm/led_OBUF[5]_inst_i_4_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124    13.931 r  cd/chopsticks_fsm/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.305    16.236    led_OBUF[5]
    M14                  OBUF (Prop_obuf_I_O)         3.537    19.774 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.774    led[5]
    M14                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.282ns  (logic 4.601ns (32.218%)  route 9.680ns (67.782%))
  Logic Levels:           6  (LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.564     5.148    reset_cond/CLK
    SLICE_X13Y36         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDPE (Prop_fdpe_C_Q)         0.456     5.604 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=876, routed)         3.067     8.672    cd/chopsticks_fsm/Q[0]
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.124     8.796 r  cd/chopsticks_fsm/led_OBUF[4]_inst_i_15/O
                         net (fo=128, routed)         1.003     9.798    cd/game_regfiles/led_OBUF[4]_inst_i_2_1
    SLICE_X4Y26          LUT6 (Prop_lut6_I4_O)        0.124     9.922 f  cd/game_regfiles/led_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           1.180    11.102    cd/game_regfiles/led_OBUF[4]_inst_i_7_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I1_O)        0.124    11.226 f  cd/game_regfiles/led_OBUF[4]_inst_i_2/O
                         net (fo=82, routed)          1.198    12.424    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[7]_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I3_O)        0.124    12.548 r  cd/chopsticks_fsm/led_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.947    13.495    cd/chopsticks_fsm/led_OBUF[6]_inst_i_7_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124    13.619 r  cd/chopsticks_fsm/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.285    15.905    led_OBUF[6]
    M12                  OBUF (Prop_obuf_I_O)         3.525    19.430 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.430    led[6]
    M12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.657ns  (logic 4.638ns (33.957%)  route 9.020ns (66.043%))
  Logic Levels:           6  (LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.564     5.148    reset_cond/CLK
    SLICE_X13Y36         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDPE (Prop_fdpe_C_Q)         0.456     5.604 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=876, routed)         3.067     8.672    cd/chopsticks_fsm/Q[0]
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.124     8.796 r  cd/chopsticks_fsm/led_OBUF[4]_inst_i_15/O
                         net (fo=128, routed)         1.003     9.798    cd/game_regfiles/led_OBUF[4]_inst_i_2_1
    SLICE_X4Y26          LUT6 (Prop_lut6_I4_O)        0.124     9.922 r  cd/game_regfiles/led_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           1.180    11.102    cd/game_regfiles/led_OBUF[4]_inst_i_7_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I1_O)        0.124    11.226 r  cd/game_regfiles/led_OBUF[4]_inst_i_2/O
                         net (fo=82, routed)          0.996    12.223    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[7]_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I1_O)        0.124    12.347 r  cd/chopsticks_fsm/led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.646    12.993    cd/chopsticks_fsm/led_OBUF[4]_inst_i_3_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I2_O)        0.124    13.117 r  cd/chopsticks_fsm/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.127    15.244    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         3.562    18.806 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.806    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd/game_regfiles/D_p2r_avail_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.948ns  (logic 4.068ns (45.468%)  route 4.879ns (54.532%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.561     5.145    cd/game_regfiles/CLK
    SLICE_X14Y33         FDSE                                         r  cd/game_regfiles/D_p2r_avail_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDSE (Prop_fdse_C_Q)         0.518     5.663 r  cd/game_regfiles/D_p2r_avail_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.879    10.543    lopt_4
    B4                   OBUF (Prop_obuf_I_O)         3.550    14.093 r  io_led[0][4]_INST_0/O
                         net (fo=0)                   0.000    14.093    io_led[0][4]
    B4                                                                r  io_led[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd/game_regfiles/D_current_player_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.897ns  (logic 4.002ns (44.979%)  route 4.895ns (55.021%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.564     5.148    cd/game_regfiles/CLK
    SLICE_X15Y35         FDRE                                         r  cd/game_regfiles/D_current_player_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  cd/game_regfiles/D_current_player_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.895    10.500    lopt
    B6                   OBUF (Prop_obuf_I_O)         3.546    14.045 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000    14.045    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd/game_regfiles/D_p2l_avail_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.752ns  (logic 4.066ns (46.459%)  route 4.686ns (53.541%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.564     5.148    cd/game_regfiles/CLK
    SLICE_X14Y35         FDSE                                         r  cd/game_regfiles/D_p2l_avail_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDSE (Prop_fdse_C_Q)         0.518     5.666 r  cd/game_regfiles/D_p2l_avail_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.686    10.353    lopt_5
    A3                   OBUF (Prop_obuf_I_O)         3.548    13.901 r  io_led[0][5]_INST_0/O
                         net (fo=0)                   0.000    13.901    io_led[0][5]
    A3                                                                r  io_led[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd/game_regfiles/D_current_player_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.737ns  (logic 4.005ns (45.847%)  route 4.731ns (54.153%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.564     5.148    cd/game_regfiles/CLK
    SLICE_X15Y35         FDRE                                         r  cd/game_regfiles/D_current_player_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  cd/game_regfiles/D_current_player_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.731    10.336    lopt_3
    A4                   OBUF (Prop_obuf_I_O)         3.549    13.885 r  io_led[0][3]_INST_0/O
                         net (fo=0)                   0.000    13.885    io_led[0][3]
    A4                                                                r  io_led[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd/game_regfiles/D_current_player_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.608ns  (logic 4.002ns (46.490%)  route 4.606ns (53.510%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.564     5.148    cd/game_regfiles/CLK
    SLICE_X15Y35         FDRE                                         r  cd/game_regfiles/D_current_player_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  cd/game_regfiles/D_current_player_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           4.606    10.210    lopt_1
    B5                   OBUF (Prop_obuf_I_O)         3.546    13.756 r  io_led[0][1]_INST_0/O
                         net (fo=0)                   0.000    13.756    io_led[0][1]
    B5                                                                r  io_led[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd/game_regfiles/D_current_player_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.592ns  (logic 4.007ns (46.636%)  route 4.585ns (53.364%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.560     5.144    cd/game_regfiles/CLK
    SLICE_X33Y35         FDRE                                         r  cd/game_regfiles/D_current_player_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  cd/game_regfiles/D_current_player_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           4.585    10.185    lopt_2
    A5                   OBUF (Prop_obuf_I_O)         3.551    13.736 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000    13.736    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cd/game_timer_clock/D_ctr_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.732ns  (logic 1.355ns (78.239%)  route 0.377ns (21.761%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.594     1.538    cd/game_timer_clock/CLK
    SLICE_X0Y40          FDRE                                         r  cd/game_timer_clock/D_ctr_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  cd/game_timer_clock/D_ctr_q_reg[21]/Q
                         net (fo=5, routed)           0.377     2.056    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.270 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.270    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.263ns  (logic 1.457ns (64.404%)  route 0.805ns (35.596%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.585     1.529    seg/ctr/CLK
    SLICE_X0Y28          FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     1.670 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=13, routed)          0.299     1.969    cd/game_regfiles/M_ctr_value[1]
    SLICE_X1Y20          LUT6 (Prop_lut6_I1_O)        0.045     2.014 r  cd/game_regfiles/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.506     2.520    io_segment_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         1.271     3.792 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.792    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd/game_regfiles/D_current_player_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.303ns  (logic 1.465ns (63.626%)  route 0.838ns (36.374%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.581     1.525    cd/game_regfiles/CLK
    SLICE_X4Y23          FDRE                                         r  cd/game_regfiles/D_current_player_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.141     1.666 r  cd/game_regfiles/D_current_player_q_reg[1]/Q
                         net (fo=9, routed)           0.308     1.974    cd/game_regfiles/Q[1]
    SLICE_X1Y19          LUT6 (Prop_lut6_I4_O)        0.045     2.019 r  cd/game_regfiles/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.529     2.548    io_segment_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         1.279     3.828 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.828    io_segment[3]
    R6                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd/game_regfiles/D_current_player_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.316ns  (logic 1.478ns (63.821%)  route 0.838ns (36.179%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.585     1.529    cd/game_regfiles/CLK
    SLICE_X2Y27          FDRE                                         r  cd/game_regfiles/D_current_player_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164     1.693 r  cd/game_regfiles/D_current_player_q_reg[2]/Q
                         net (fo=9, routed)           0.272     1.965    cd/game_regfiles/Q[2]
    SLICE_X1Y20          LUT6 (Prop_lut6_I3_O)        0.045     2.010 r  cd/game_regfiles/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.566     2.576    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         1.269     3.845 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.845    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.330ns  (logic 1.465ns (62.893%)  route 0.865ns (37.107%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.583     1.527    cd/chopsticks_fsm/CLK
    SLICE_X7Y21          FDRE                                         r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.128     1.655 r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[105]/Q
                         net (fo=13, routed)          0.245     1.900    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[105]_0[1]
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.099     1.999 r  cd/chopsticks_fsm/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.619     2.618    led_OBUF[5]
    M14                  OBUF (Prop_obuf_I_O)         1.238     3.857 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.857    led[5]
    M14                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.337ns  (logic 1.454ns (62.240%)  route 0.882ns (37.761%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.585     1.529    seg/ctr/CLK
    SLICE_X0Y28          FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     1.670 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=13, routed)          0.375     2.045    cd/game_regfiles/M_ctr_value[1]
    SLICE_X1Y19          LUT6 (Prop_lut6_I1_O)        0.045     2.090 r  cd/game_regfiles/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.507     2.597    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.866 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.866    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.362ns  (logic 1.457ns (61.704%)  route 0.904ns (38.296%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.583     1.527    cd/chopsticks_fsm/CLK
    SLICE_X5Y21          FDRE                                         r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.141     1.668 r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[106]/Q
                         net (fo=16, routed)          0.160     1.828    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg_n_0_[106]
    SLICE_X5Y21          LUT4 (Prop_lut4_I0_O)        0.045     1.873 r  cd/chopsticks_fsm/led_OBUF[6]_inst_i_2/O
                         net (fo=2, routed)           0.138     2.011    cd/chopsticks_fsm/led_OBUF[6]_inst_i_2_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.045     2.056 r  cd/chopsticks_fsm/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.606     2.662    led_OBUF[6]
    M12                  OBUF (Prop_obuf_I_O)         1.226     3.888 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.888    led[6]
    M12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_select[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.362ns  (logic 1.468ns (62.141%)  route 0.894ns (37.859%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.585     1.529    seg/ctr/CLK
    SLICE_X0Y28          FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     1.670 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=13, routed)          0.553     2.222    seg/ctr/S[1]
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.045     2.267 r  seg/ctr/io_select_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.342     2.609    io_select_OBUF[0]
    P8                   OBUF (Prop_obuf_I_O)         1.282     3.891 r  io_select_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.891    io_select[0]
    P8                                                                r  io_select[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd/game_regfiles/D_current_player_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.376ns  (logic 1.451ns (61.058%)  route 0.925ns (38.942%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.581     1.525    cd/game_regfiles/CLK
    SLICE_X4Y23          FDRE                                         r  cd/game_regfiles/D_current_player_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.141     1.666 r  cd/game_regfiles/D_current_player_q_reg[1]/Q
                         net (fo=9, routed)           0.344     2.010    cd/game_regfiles/Q[1]
    SLICE_X1Y20          LUT6 (Prop_lut6_I4_O)        0.045     2.055 r  cd/game_regfiles/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.581     2.636    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         1.265     3.901 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.901    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd/game_regfiles/D_current_player_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.386ns  (logic 1.454ns (60.945%)  route 0.932ns (39.055%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.581     1.525    cd/game_regfiles/CLK
    SLICE_X4Y23          FDRE                                         r  cd/game_regfiles/D_current_player_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.141     1.666 r  cd/game_regfiles/D_current_player_q_reg[1]/Q
                         net (fo=9, routed)           0.342     2.008    cd/game_regfiles/Q[1]
    SLICE_X1Y20          LUT6 (Prop_lut6_I4_O)        0.045     2.053 r  cd/game_regfiles/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.589     2.643    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         1.268     3.911 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.911    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.253ns  (logic 1.722ns (20.863%)  route 6.531ns (79.137%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  FSM_onehot_D_game_fsm_q_reg[64]_i_3/O
                         net (fo=7, routed)           5.157     6.630    p1split_button_cond/FSM_onehot_D_game_fsm_q_reg[20]
    SLICE_X2Y18          LUT5 (Prop_lut5_I1_O)        0.124     6.754 r  p1split_button_cond/FSM_onehot_D_game_fsm_q[37]_i_3/O
                         net (fo=3, routed)           1.036     7.791    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[22]_0
    SLICE_X3Y16          LUT3 (Prop_lut3_I2_O)        0.124     7.915 r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q[22]_i_1/O
                         net (fo=1, routed)           0.338     8.253    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q[22]_i_1_n_0
    SLICE_X4Y16          FDRE                                         r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.510     4.915    cd/chopsticks_fsm/CLK
    SLICE_X4Y16          FDRE                                         r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[22]/C

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.204ns  (logic 1.846ns (22.499%)  route 6.358ns (77.501%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  FSM_onehot_D_game_fsm_q_reg[64]_i_3/O
                         net (fo=7, routed)           5.211     6.685    p1split_button_cond/FSM_onehot_D_game_fsm_q_reg[20]
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.124     6.809 f  p1split_button_cond/FSM_onehot_D_game_fsm_q[24]_i_2/O
                         net (fo=3, routed)           0.540     7.349    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[2]_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I4_O)        0.124     7.473 r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q[15]_i_2/O
                         net (fo=1, routed)           0.607     8.080    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q[15]_i_2_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     8.204 r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q[15]_i_1/O
                         net (fo=1, routed)           0.000     8.204    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q[15]_i_1_n_0
    SLICE_X2Y15          FDRE                                         r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.513     4.918    cd/chopsticks_fsm/CLK
    SLICE_X2Y15          FDRE                                         r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[15]/C

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.048ns  (logic 1.722ns (21.394%)  route 6.326ns (78.606%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  FSM_onehot_D_game_fsm_q_reg[64]_i_3/O
                         net (fo=7, routed)           5.211     6.685    p1split_button_cond/FSM_onehot_D_game_fsm_q_reg[20]
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.124     6.809 f  p1split_button_cond/FSM_onehot_D_game_fsm_q[24]_i_2/O
                         net (fo=3, routed)           0.736     7.545    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[2]_0
    SLICE_X3Y17          LUT5 (Prop_lut5_I0_O)        0.124     7.669 r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q[24]_i_1/O
                         net (fo=1, routed)           0.379     8.048    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q[24]_i_1_n_0
    SLICE_X3Y17          FDRE                                         r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.511     4.916    cd/chopsticks_fsm/CLK
    SLICE_X3Y17          FDRE                                         r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[24]/C

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.922ns  (logic 1.715ns (21.645%)  route 6.208ns (78.355%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  FSM_onehot_D_game_fsm_q_reg[64]_i_3/O
                         net (fo=7, routed)           5.157     6.630    p1split_button_cond/FSM_onehot_D_game_fsm_q_reg[20]
    SLICE_X2Y18          LUT5 (Prop_lut5_I1_O)        0.124     6.754 r  p1split_button_cond/FSM_onehot_D_game_fsm_q[37]_i_3/O
                         net (fo=3, routed)           1.051     7.805    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[22]_0
    SLICE_X6Y17          LUT3 (Prop_lut3_I2_O)        0.117     7.922 r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q[37]_i_1/O
                         net (fo=1, routed)           0.000     7.922    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q[37]_i_1_n_0
    SLICE_X6Y17          FDRE                                         r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.509     4.914    cd/chopsticks_fsm/CLK
    SLICE_X6Y17          FDRE                                         r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[37]/C

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.888ns  (logic 1.722ns (21.829%)  route 6.166ns (78.171%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  FSM_onehot_D_game_fsm_q_reg[64]_i_3/O
                         net (fo=7, routed)           5.364     6.837    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[64]_2
    SLICE_X3Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.961 r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q[1]_i_3/O
                         net (fo=1, routed)           0.802     7.764    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q[1]_i_3_n_0
    SLICE_X4Y18          LUT4 (Prop_lut4_I2_O)        0.124     7.888 r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q[1]_i_1/O
                         net (fo=1, routed)           0.000     7.888    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q[1]_i_1_n_0
    SLICE_X4Y18          FDRE                                         r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.507     4.912    cd/chopsticks_fsm/CLK
    SLICE_X4Y18          FDRE                                         r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[1]/C

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.828ns  (logic 1.748ns (22.327%)  route 6.080ns (77.673%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  FSM_onehot_D_game_fsm_q_reg[64]_i_3/O
                         net (fo=7, routed)           5.218     6.692    p1split_button_cond/FSM_onehot_D_game_fsm_q_reg[20]
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.124     6.816 r  p1split_button_cond/FSM_onehot_D_game_fsm_q[33]_i_2/O
                         net (fo=3, routed)           0.862     7.678    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[20]_0
    SLICE_X4Y17          LUT4 (Prop_lut4_I0_O)        0.150     7.828 r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q[9]_i_1/O
                         net (fo=1, routed)           0.000     7.828    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q[9]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.509     4.914    cd/chopsticks_fsm/CLK
    SLICE_X4Y17          FDRE                                         r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[9]/C

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.772ns  (logic 1.722ns (22.153%)  route 6.050ns (77.847%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  FSM_onehot_D_game_fsm_q_reg[64]_i_3/O
                         net (fo=7, routed)           4.911     6.385    p1split_button_cond/FSM_onehot_D_game_fsm_q_reg[20]
    SLICE_X3Y17          LUT6 (Prop_lut6_I1_O)        0.124     6.509 r  p1split_button_cond/FSM_onehot_D_game_fsm_q[25]_i_2/O
                         net (fo=3, routed)           1.139     7.648    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[16]_0
    SLICE_X6Y17          LUT3 (Prop_lut3_I2_O)        0.124     7.772 r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q[25]_i_1/O
                         net (fo=1, routed)           0.000     7.772    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q[25]_i_1_n_0
    SLICE_X6Y17          FDRE                                         r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.509     4.914    cd/chopsticks_fsm/CLK
    SLICE_X6Y17          FDRE                                         r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[25]/C

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.767ns  (logic 1.722ns (22.169%)  route 6.045ns (77.831%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  FSM_onehot_D_game_fsm_q_reg[64]_i_3/O
                         net (fo=7, routed)           5.218     6.692    p1split_button_cond/FSM_onehot_D_game_fsm_q_reg[20]
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.124     6.816 r  p1split_button_cond/FSM_onehot_D_game_fsm_q[33]_i_2/O
                         net (fo=3, routed)           0.826     7.643    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[20]_0
    SLICE_X6Y17          LUT3 (Prop_lut3_I2_O)        0.124     7.767 r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q[33]_i_1/O
                         net (fo=1, routed)           0.000     7.767    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q[33]_i_1_n_0
    SLICE_X6Y17          FDRE                                         r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.509     4.914    cd/chopsticks_fsm/CLK
    SLICE_X6Y17          FDRE                                         r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[33]/C

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.628ns  (logic 1.748ns (22.911%)  route 5.881ns (77.089%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  FSM_onehot_D_game_fsm_q_reg[64]_i_3/O
                         net (fo=7, routed)           4.916     6.390    p1split_button_cond/FSM_onehot_D_game_fsm_q_reg[20]
    SLICE_X3Y17          LUT6 (Prop_lut6_I1_O)        0.124     6.514 r  p1split_button_cond/FSM_onehot_D_game_fsm_q[29]_i_2/O
                         net (fo=3, routed)           0.965     7.478    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[18]_0
    SLICE_X6Y17          LUT3 (Prop_lut3_I2_O)        0.150     7.628 r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q[29]_i_1/O
                         net (fo=1, routed)           0.000     7.628    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q[29]_i_1_n_0
    SLICE_X6Y17          FDRE                                         r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.509     4.914    cd/chopsticks_fsm/CLK
    SLICE_X6Y17          FDRE                                         r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[29]/C

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.615ns  (logic 1.715ns (22.518%)  route 5.900ns (77.482%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  FSM_onehot_D_game_fsm_q_reg[64]_i_3/O
                         net (fo=7, routed)           4.916     6.390    p1split_button_cond/FSM_onehot_D_game_fsm_q_reg[20]
    SLICE_X3Y17          LUT6 (Prop_lut6_I1_O)        0.124     6.514 r  p1split_button_cond/FSM_onehot_D_game_fsm_q[29]_i_2/O
                         net (fo=3, routed)           0.984     7.498    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[18]_0
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.117     7.615 r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q[6]_i_1/O
                         net (fo=1, routed)           0.000     7.615    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q[6]_i_1_n_0
    SLICE_X6Y17          FDRE                                         r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.509     4.914    cd/chopsticks_fsm/CLK
    SLICE_X6Y17          FDRE                                         r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            p1split_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.796ns  (logic 0.296ns (37.247%)  route 0.499ns (62.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  io_button_IBUF[4]_inst/O
                         net (fo=1, routed)           0.499     0.796    p1split_button_cond/sync/D[0]
    SLICE_X3Y13          FDRE                                         r  p1split_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.861     2.051    p1split_button_cond/sync/CLK
    SLICE_X3Y13          FDRE                                         r  p1split_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.620ns  (logic 0.322ns (19.896%)  route 1.298ns (80.104%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.056     1.333    reset_cond/rst_n_IBUF
    SLICE_X5Y38          LUT1 (Prop_lut1_I0_O)        0.045     1.378 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.242     1.620    reset_cond/M_reset_cond_in
    SLICE_X5Y38          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.862     2.052    reset_cond/CLK
    SLICE_X5Y38          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.620ns  (logic 0.322ns (19.896%)  route 1.298ns (80.104%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.056     1.333    reset_cond/rst_n_IBUF
    SLICE_X5Y38          LUT1 (Prop_lut1_I0_O)        0.045     1.378 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.242     1.620    reset_cond/M_reset_cond_in
    SLICE_X5Y38          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.862     2.052    reset_cond/CLK
    SLICE_X5Y38          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.620ns  (logic 0.322ns (19.896%)  route 1.298ns (80.104%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.056     1.333    reset_cond/rst_n_IBUF
    SLICE_X5Y38          LUT1 (Prop_lut1_I0_O)        0.045     1.378 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.242     1.620    reset_cond/M_reset_cond_in
    SLICE_X5Y38          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.862     2.052    reset_cond/CLK
    SLICE_X5Y38          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.773ns  (logic 0.322ns (18.186%)  route 1.450ns (81.814%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.056     1.333    reset_cond/rst_n_IBUF
    SLICE_X5Y38          LUT1 (Prop_lut1_I0_O)        0.045     1.378 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.394     1.773    reset_cond/M_reset_cond_in
    SLICE_X13Y36         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.831     2.021    reset_cond/CLK
    SLICE_X13Y36         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            p1l_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.148ns  (logic 0.260ns (12.094%)  route 1.889ns (87.906%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           1.889     2.148    p1l_button_cond/sync/D[0]
    SLICE_X3Y16          FDRE                                         r  p1l_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.859     2.049    p1l_button_cond/sync/CLK
    SLICE_X3Y16          FDRE                                         r  p1l_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            p2r_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.267ns  (logic 0.270ns (11.888%)  route 1.998ns (88.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           1.998     2.267    p2r_button_cond/sync/D[0]
    SLICE_X3Y13          FDRE                                         r  p2r_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.861     2.051    p2r_button_cond/sync/CLK
    SLICE_X3Y13          FDRE                                         r  p2r_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            p2l_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.466ns  (logic 0.268ns (10.882%)  route 2.198ns (89.118%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           2.198     2.466    p2l_button_cond/sync/D[0]
    SLICE_X1Y28          FDRE                                         r  p2l_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.854     2.044    p2l_button_cond/sync/CLK
    SLICE_X1Y28          FDRE                                         r  p2l_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            p1r_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.707ns  (logic 0.257ns (9.481%)  route 2.450ns (90.519%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           2.450     2.707    p1r_button_cond/sync/D[0]
    SLICE_X0Y22          FDRE                                         r  p1r_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.853     2.043    p1r_button_cond/sync/CLK
    SLICE_X0Y22          FDRE                                         r  p1r_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.733ns  (logic 0.332ns (12.135%)  route 2.402ns (87.865%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 f  FSM_onehot_D_game_fsm_q_reg[64]_i_3/O
                         net (fo=7, routed)           2.338     2.580    p1split_button_cond/FSM_onehot_D_game_fsm_q_reg[20]
    SLICE_X3Y17          LUT6 (Prop_lut6_I1_O)        0.045     2.625 r  p1split_button_cond/FSM_onehot_D_game_fsm_q[25]_i_2/O
                         net (fo=3, routed)           0.064     2.688    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[16]_0
    SLICE_X3Y17          LUT3 (Prop_lut3_I2_O)        0.045     2.733 r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q[16]_i_1/O
                         net (fo=1, routed)           0.000     2.733    cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q[16]_i_1_n_0
    SLICE_X3Y17          FDRE                                         r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.858     2.048    cd/chopsticks_fsm/CLK
    SLICE_X3Y17          FDRE                                         r  cd/chopsticks_fsm/FSM_onehot_D_game_fsm_q_reg[16]/C





