{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27200@pesqueira.cin.ufpe.br " "Can't contact license server \"27200@pesqueira.cin.ufpe.br\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1717609927675 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717609927677 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717609927677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 14:52:04 2024 " "Processing started: Wed Jun 05 14:52:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717609927677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717609927677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto -c Projeto " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto -c Projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717609927678 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717609927928 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717609927928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_dezenas_4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file display_dezenas_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Display_Dezenas_4bits " "Found entity 1: Display_Dezenas_4bits" {  } { { "Display_Dezenas_4bits.bdf" "" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Display_Dezenas_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717609933745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717609933745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_unidades_4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file display_unidades_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Display_Unidades_4bits " "Found entity 1: Display_Unidades_4bits" {  } { { "Display_Unidades_4bits.bdf" "" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Display_Unidades_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717609933746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717609933746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator_palavra.bdf 1 1 " "Found 1 design units, including 1 entities, in source file subtrator_palavra.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Subtrator_Palavra " "Found entity 1: Subtrator_Palavra" {  } { { "Subtrator_Palavra.bdf" "" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Subtrator_Palavra.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717609933747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717609933747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_palavra.bdf 1 1 " "Found 1 design units, including 1 entities, in source file somador_palavra.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Somador_Palavra " "Found entity 1: Somador_Palavra" {  } { { "Somador_Palavra.bdf" "" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Somador_Palavra.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717609933748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717609933748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file somador_bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Somador_bit " "Found entity 1: Somador_bit" {  } { { "Somador_bit.bdf" "" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Somador_bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717609933749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717609933749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file seletor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Seletor " "Found entity 1: Seletor" {  } { { "Seletor.bdf" "" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Seletor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717609933750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717609933750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GU " "Found entity 1: GU" {  } { { "GU.bdf" "" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/GU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717609933751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717609933751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_unidades.bdf 1 1 " "Found 1 design units, including 1 entities, in source file display_unidades.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Display_Unidades " "Found entity 1: Display_Unidades" {  } { { "Display_Unidades.bdf" "" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Display_Unidades.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717609933752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717609933752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_dezenas.bdf 1 1 " "Found 1 design units, including 1 entities, in source file display_dezenas.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Display_Dezenas " "Found entity 1: Display_Dezenas" {  } { { "Display_Dezenas.bdf" "" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Display_Dezenas.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717609933753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717609933753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complemento_de_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file complemento_de_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Complemento_de_2 " "Found entity 1: Complemento_de_2" {  } { { "Complemento_de_2.bdf" "" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Complemento_de_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717609933754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717609933754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_palavra.bdf 1 1 " "Found 1 design units, including 1 entities, in source file comparador_palavra.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Comparador_Palavra " "Found entity 1: Comparador_Palavra" {  } { { "Comparador_Palavra.bdf" "" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Comparador_Palavra.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717609933755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717609933755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuitao.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuitao.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Circuitao " "Found entity 1: Circuitao" {  } { { "Circuitao.bdf" "" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Circuitao.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717609933757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717609933757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CD " "Found entity 1: CD" {  } { { "CD.bdf" "" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/CD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717609933758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717609933758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axorb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file axorb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AxorB " "Found entity 1: AxorB" {  } { { "AxorB.bdf" "" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/AxorB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717609933759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717609933759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amenorqueb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file amenorqueb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AMenorQueB " "Found entity 1: AMenorQueB" {  } { { "AMenorQueB.bdf" "" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/AMenorQueB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717609933760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717609933760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amaiorqueb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file amaiorqueb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AMaiorQueB " "Found entity 1: AMaiorQueB" {  } { { "AMaiorQueB.bdf" "" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/AMaiorQueB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717609933760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717609933760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aigualb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file aigualb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AigualB " "Found entity 1: AigualB" {  } { { "AigualB.bdf" "" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/AigualB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717609933761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717609933761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aandb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file aandb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AandB " "Found entity 1: AandB" {  } { { "AandB.bdf" "" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/AandB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717609933762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717609933762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file somador_final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Somador_Final " "Found entity 1: Somador_Final" {  } { { "Somador_Final.bdf" "" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Somador_Final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717609933763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717609933763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtracao_final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file subtracao_final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Subtracao_Final " "Found entity 1: Subtracao_Final" {  } { { "Subtracao_Final.bdf" "" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Subtracao_Final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717609933764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717609933764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complemento_de_2_6bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file complemento_de_2_6bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 complemento_de_2_6bits " "Found entity 1: complemento_de_2_6bits" {  } { { "complemento_de_2_6bits.bdf" "" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/complemento_de_2_6bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717609933765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717609933765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma1_6bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file soma1_6bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 soma1_6bits " "Found entity 1: soma1_6bits" {  } { { "soma1_6bits.bdf" "" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/soma1_6bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717609933766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717609933766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma1_5bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file soma1_5bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 soma1_5bits " "Found entity 1: soma1_5bits" {  } { { "soma1_5bits.bdf" "" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/soma1_5bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717609933767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717609933767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma_palavra_5_5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file soma_palavra_5_5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 soma_palavra_5_5 " "Found entity 1: soma_palavra_5_5" {  } { { "soma_palavra_5_5.bdf" "" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/soma_palavra_5_5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717609933768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717609933768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adiciona_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adiciona_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adiciona_1bit " "Found entity 1: adiciona_1bit" {  } { { "adiciona_1bit.bdf" "" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/adiciona_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717609933769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717609933769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "remove_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file remove_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 remove_1bit " "Found entity 1: remove_1bit" {  } { { "remove_1bit.bdf" "" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/remove_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717609933769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717609933769 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Circuitao " "Elaborating entity \"Circuitao\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717609933791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_Unidades_4bits Display_Unidades_4bits:inst22 " "Elaborating entity \"Display_Unidades_4bits\" for hierarchy \"Display_Unidades_4bits:inst22\"" {  } { { "Circuitao.bdf" "inst22" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Circuitao.bdf" { { 792 -192 -32 952 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717609933798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtracao_Final Subtracao_Final:inst8 " "Elaborating entity \"Subtracao_Final\" for hierarchy \"Subtracao_Final:inst8\"" {  } { { "Circuitao.bdf" "inst8" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Circuitao.bdf" { { -192 560 816 -96 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717609933805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador_Final Subtracao_Final:inst8\|Somador_Final:inst12 " "Elaborating entity \"Somador_Final\" for hierarchy \"Subtracao_Final:inst8\|Somador_Final:inst12\"" {  } { { "Subtracao_Final.bdf" "inst12" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Subtracao_Final.bdf" { { 256 600 824 352 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717609933806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adiciona_1bit Subtracao_Final:inst8\|Somador_Final:inst12\|adiciona_1bit:inst12 " "Elaborating entity \"adiciona_1bit\" for hierarchy \"Subtracao_Final:inst8\|Somador_Final:inst12\|adiciona_1bit:inst12\"" {  } { { "Somador_Final.bdf" "inst12" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Somador_Final.bdf" { { 320 1584 1712 416 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717609933807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_palavra_5_5 Subtracao_Final:inst8\|Somador_Final:inst12\|soma_palavra_5_5:inst4 " "Elaborating entity \"soma_palavra_5_5\" for hierarchy \"Subtracao_Final:inst8\|Somador_Final:inst12\|soma_palavra_5_5:inst4\"" {  } { { "Somador_Final.bdf" "inst4" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Somador_Final.bdf" { { 288 1080 1216 384 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717609933807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador_bit Subtracao_Final:inst8\|Somador_Final:inst12\|soma_palavra_5_5:inst4\|Somador_bit:inst12 " "Elaborating entity \"Somador_bit\" for hierarchy \"Subtracao_Final:inst8\|Somador_Final:inst12\|soma_palavra_5_5:inst4\|Somador_bit:inst12\"" {  } { { "soma_palavra_5_5.bdf" "inst12" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/soma_palavra_5_5.bdf" { { 312 1280 1376 408 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717609933808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complemento_de_2 Subtracao_Final:inst8\|Somador_Final:inst12\|Complemento_de_2:inst91 " "Elaborating entity \"Complemento_de_2\" for hierarchy \"Subtracao_Final:inst8\|Somador_Final:inst12\|Complemento_de_2:inst91\"" {  } { { "Somador_Final.bdf" "inst91" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Somador_Final.bdf" { { 136 672 816 232 "inst91" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717609933810 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst17 " "Block or symbol \"AND2\" of instance \"inst17\" overlaps another block or symbol" {  } { { "Complemento_de_2.bdf" "" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Complemento_de_2.bdf" { { 480 1056 1104 544 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1717609933810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma1_5bits Subtracao_Final:inst8\|Somador_Final:inst12\|Complemento_de_2:inst91\|soma1_5bits:inst4 " "Elaborating entity \"soma1_5bits\" for hierarchy \"Subtracao_Final:inst8\|Somador_Final:inst12\|Complemento_de_2:inst91\|soma1_5bits:inst4\"" {  } { { "Complemento_de_2.bdf" "inst4" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Complemento_de_2.bdf" { { 264 864 1000 360 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717609933811 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst " "Block or symbol \"NOT\" of instance \"inst\" overlaps another block or symbol" {  } { { "soma1_5bits.bdf" "" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/soma1_5bits.bdf" { { 376 672 704 424 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1717609933811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador_Palavra Subtracao_Final:inst8\|Somador_Final:inst12\|Somador_Palavra:inst89 " "Elaborating entity \"Somador_Palavra\" for hierarchy \"Subtracao_Final:inst8\|Somador_Final:inst12\|Somador_Palavra:inst89\"" {  } { { "Somador_Final.bdf" "inst89" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Somador_Final.bdf" { { 176 1072 1216 272 "inst89" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717609933815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "remove_1bit Subtracao_Final:inst8\|Somador_Final:inst12\|remove_1bit:inst " "Elaborating entity \"remove_1bit\" for hierarchy \"Subtracao_Final:inst8\|Somador_Final:inst12\|remove_1bit:inst\"" {  } { { "Somador_Final.bdf" "inst" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Somador_Final.bdf" { { 264 1968 2096 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717609933817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seletor Seletor:inst " "Elaborating entity \"Seletor\" for hierarchy \"Seletor:inst\"" {  } { { "Circuitao.bdf" "inst" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Circuitao.bdf" { { 152 312 464 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717609933817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_Unidades Display_Unidades:inst3 " "Elaborating entity \"Display_Unidades\" for hierarchy \"Display_Unidades:inst3\"" {  } { { "Circuitao.bdf" "inst3" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Circuitao.bdf" { { -280 1128 1248 -120 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717609933824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GU Display_Unidades:inst3\|GU:inst54 " "Elaborating entity \"GU\" for hierarchy \"Display_Unidades:inst3\|GU:inst54\"" {  } { { "Display_Unidades.bdf" "inst54" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Display_Unidades.bdf" { { 4064 376 472 4160 "inst54" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717609933825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_Dezenas Display_Dezenas:inst10 " "Elaborating entity \"Display_Dezenas\" for hierarchy \"Display_Dezenas:inst10\"" {  } { { "Circuitao.bdf" "inst10" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Circuitao.bdf" { { -104 1120 1248 56 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717609933826 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst11 " "Block or symbol \"NOT\" of instance \"inst11\" overlaps another block or symbol" {  } { { "Display_Dezenas.bdf" "" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Display_Dezenas.bdf" { { 200 528 560 248 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1717609933826 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst13 " "Primitive \"NOT\" of instance \"inst13\" not used" {  } { { "Display_Dezenas.bdf" "" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Display_Dezenas.bdf" { { 200 584 616 248 "inst13" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1717609933826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CD Display_Dezenas:inst10\|CD:inst6 " "Elaborating entity \"CD\" for hierarchy \"Display_Dezenas:inst10\|CD:inst6\"" {  } { { "Display_Dezenas.bdf" "inst6" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Display_Dezenas.bdf" { { 552 640 736 648 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717609933826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AMaiorQueB AMaiorQueB:inst7 " "Elaborating entity \"AMaiorQueB\" for hierarchy \"AMaiorQueB:inst7\"" {  } { { "Circuitao.bdf" "inst7" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Circuitao.bdf" { { 120 656 800 216 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717609933827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AMenorQueB AMenorQueB:inst24 " "Elaborating entity \"AMenorQueB\" for hierarchy \"AMenorQueB:inst24\"" {  } { { "Circuitao.bdf" "inst24" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Circuitao.bdf" { { 224 656 800 320 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717609933828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AigualB AigualB:inst4 " "Elaborating entity \"AigualB\" for hierarchy \"AigualB:inst4\"" {  } { { "Circuitao.bdf" "inst4" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Circuitao.bdf" { { 24 664 808 120 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717609933829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_Dezenas_4bits Display_Dezenas_4bits:inst20 " "Elaborating entity \"Display_Dezenas_4bits\" for hierarchy \"Display_Dezenas_4bits:inst20\"" {  } { { "Circuitao.bdf" "inst20" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Circuitao.bdf" { { -552 -184 -24 -392 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717609933830 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst3 " "Primitive \"NOT\" of instance \"inst3\" not used" {  } { { "Display_Dezenas_4bits.bdf" "" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Display_Dezenas_4bits.bdf" { { 184 720 752 232 "inst3" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1717609933830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AandB AandB:inst1 " "Elaborating entity \"AandB\" for hierarchy \"AandB:inst1\"" {  } { { "Circuitao.bdf" "inst1" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Circuitao.bdf" { { 336 656 800 432 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717609933830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AxorB AxorB:inst6 " "Elaborating entity \"AxorB\" for hierarchy \"AxorB:inst6\"" {  } { { "Circuitao.bdf" "inst6" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Circuitao.bdf" { { 448 656 800 544 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717609933831 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "b_dez GND " "Pin \"b_dez\" is stuck at GND" {  } { { "Circuitao.bdf" "" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Circuitao.bdf" { { -64 1248 1424 -48 "b_dez" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717609934392 "|Circuitao|b_dez"} { "Warning" "WMLS_MLS_STUCK_PIN" "b_dez_num GND " "Pin \"b_dez_num\" is stuck at GND" {  } { { "Circuitao.bdf" "" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Circuitao.bdf" { { -512 -24 152 -496 "b_dez_num" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717609934392 "|Circuitao|b_dez_num"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_dez_num GND " "Pin \"c_dez_num\" is stuck at GND" {  } { { "Circuitao.bdf" "" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Circuitao.bdf" { { -496 -24 152 -480 "c_dez_num" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717609934392 "|Circuitao|c_dez_num"} { "Warning" "WMLS_MLS_STUCK_PIN" "g_dez_num VCC " "Pin \"g_dez_num\" is stuck at VCC" {  } { { "Circuitao.bdf" "" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Circuitao.bdf" { { -432 -24 152 -416 "g_dez_num" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717609934392 "|Circuitao|g_dez_num"} { "Warning" "WMLS_MLS_STUCK_PIN" "g1_dez_num VCC " "Pin \"g1_dez_num\" is stuck at VCC" {  } { { "Circuitao.bdf" "" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Circuitao.bdf" { { 704 -32 144 720 "g1_dez_num" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717609934392 "|Circuitao|g1_dez_num"} { "Warning" "WMLS_MLS_STUCK_PIN" "c1_dez_num GND " "Pin \"c1_dez_num\" is stuck at GND" {  } { { "Circuitao.bdf" "" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Circuitao.bdf" { { 640 -32 144 656 "c1_dez_num" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717609934392 "|Circuitao|c1_dez_num"} { "Warning" "WMLS_MLS_STUCK_PIN" "b1_dez_num GND " "Pin \"b1_dez_num\" is stuck at GND" {  } { { "Circuitao.bdf" "" { Schematic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Circuitao.bdf" { { 624 -32 144 640 "b1_dez_num" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717609934392 "|Circuitao|b1_dez_num"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1717609934392 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717609934443 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717609934926 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717609934926 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "188 " "Implemented 188 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717609934952 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717609934952 ""} { "Info" "ICUT_CUT_TM_LCELLS" "126 " "Implemented 126 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717609934952 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717609934952 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717609934963 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 14:52:14 2024 " "Processing ended: Wed Jun 05 14:52:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717609934963 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717609934963 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717609934963 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717609934963 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27200@pesqueira.cin.ufpe.br " "Can't contact license server \"27200@pesqueira.cin.ufpe.br\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717609938811 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1717609938982 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717609938982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 14:52:15 2024 " "Processing started: Wed Jun 05 14:52:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717609938982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1717609938982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Projeto -c Projeto " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Projeto -c Projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1717609938982 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1717609939056 ""}
{ "Info" "0" "" "Project  = Projeto" {  } {  } 0 0 "Project  = Projeto" 0 0 "Fitter" 0 0 1717609939056 ""}
{ "Info" "0" "" "Revision = Projeto" {  } {  } 0 0 "Revision = Projeto" 0 0 "Fitter" 0 0 1717609939056 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1717609939099 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1717609939099 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Projeto EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Projeto\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1717609939104 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717609939143 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717609939143 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1717609939363 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1717609939367 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717609939446 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717609939446 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717609939446 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717609939446 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717609939446 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717609939446 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717609939446 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717609939446 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717609939446 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1717609939446 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717609939448 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717609939448 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717609939448 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717609939448 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717609939448 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1717609939448 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1717609939449 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto.sdc " "Synopsys Design Constraints File file not found: 'Projeto.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1717609940049 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1717609940049 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1717609940050 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1717609940050 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1717609940051 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1717609940051 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1717609940051 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1717609940053 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1717609940054 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1717609940054 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717609940054 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717609940054 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1717609940055 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1717609940055 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1717609940055 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1717609940055 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1717609940055 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1717609940055 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717609940100 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1717609940103 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1717609941532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717609941629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1717609941659 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1717609942249 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717609942249 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1717609942427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X104_Y12 X115_Y23 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23" {  } { { "loc" "" { Generic "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} { { 12 { 0 ""} 104 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1717609944589 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1717609944589 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1717609944749 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1717609944749 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1717609944749 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717609944751 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1717609944839 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1717609944849 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1717609945024 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1717609945024 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1717609945189 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717609945462 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/output_files/Projeto.fit.smsg " "Generated suppressed messages file D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/output_files/Projeto.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1717609945699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6728 " "Peak virtual memory: 6728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717609945899 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 14:52:25 2024 " "Processing ended: Wed Jun 05 14:52:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717609945899 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717609945899 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717609945899 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1717609945899 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27200@pesqueira.cin.ufpe.br " "Can't contact license server \"27200@pesqueira.cin.ufpe.br\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Fitter" 0 -1 1717609949794 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1717609949796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717609949797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 14:52:26 2024 " "Processing started: Wed Jun 05 14:52:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717609949797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1717609949797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Projeto -c Projeto " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Projeto -c Projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1717609949797 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1717609950003 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1717609951950 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1717609952024 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717609952230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 14:52:32 2024 " "Processing ended: Wed Jun 05 14:52:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717609952230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717609952230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717609952230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1717609952230 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1717609952825 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27200@pesqueira.cin.ufpe.br " "Can't contact license server \"27200@pesqueira.cin.ufpe.br\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Assembler" 0 -1 1717609956101 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1717609956262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717609956263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 14:52:33 2024 " "Processing started: Wed Jun 05 14:52:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717609956263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1717609956263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Projeto -c Projeto " "Command: quartus_sta Projeto -c Projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1717609956263 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1717609956344 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1717609956460 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1717609956460 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717609956498 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717609956498 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto.sdc " "Synopsys Design Constraints File file not found: 'Projeto.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1717609956800 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1717609956800 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1717609956800 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1717609956800 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1717609956801 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1717609956801 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1717609956801 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1717609956807 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1717609956808 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717609956812 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717609956819 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717609956821 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717609956823 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717609956826 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717609956827 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1717609956829 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1717609956844 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1717609957026 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1717609957055 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1717609957055 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1717609957055 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1717609957055 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717609957058 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717609957062 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717609957065 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717609957067 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717609957070 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717609957071 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1717609957073 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1717609957121 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1717609957122 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1717609957122 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1717609957122 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717609957125 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717609957128 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717609957131 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717609957134 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717609957135 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1717609957423 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1717609957425 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4999 " "Peak virtual memory: 4999 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717609957460 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 14:52:37 2024 " "Processing ended: Wed Jun 05 14:52:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717609957460 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717609957460 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717609957460 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1717609957460 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27200@pesqueira.cin.ufpe.br " "Can't contact license server \"27200@pesqueira.cin.ufpe.br\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Timing Analyzer" 0 -1 1717609961395 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1717609961398 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717609961398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 14:52:38 2024 " "Processing started: Wed Jun 05 14:52:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717609961398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1717609961398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Projeto -c Projeto " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Projeto -c Projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1717609961398 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1717609961695 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Projeto.vo D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/simulation/modelsim/ simulation " "Generated file Projeto.vo in folder \"D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1717609961738 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717609961759 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 14:52:41 2024 " "Processing ended: Wed Jun 05 14:52:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717609961759 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717609961759 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717609961759 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1717609961759 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 31 s " "Quartus Prime Full Compilation was successful. 0 errors, 31 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1717609962353 ""}
