
*** Running vivado
    with args -log test_env.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source test_env.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source test_env.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1322.523 ; gain = 0.027 ; free physical = 2951 ; free virtual = 15406
Command: link_design -top test_env -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1574.875 ; gain = 0.000 ; free physical = 2650 ; free virtual = 15107
INFO: [Netlist 29-17] Analyzing 92 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/toni/Downloads/NexysA7_test_env.xdc]
Finished Parsing XDC File [/home/toni/Downloads/NexysA7_test_env.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1736.309 ; gain = 0.000 ; free physical = 2546 ; free virtual = 15002
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1736.309 ; gain = 413.785 ; free physical = 2546 ; free virtual = 15002
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1828.090 ; gain = 91.781 ; free physical = 2544 ; free virtual = 15000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2056a9c94

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2283.941 ; gain = 455.852 ; free physical = 2162 ; free virtual = 14618

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2056a9c94

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2563.762 ; gain = 0.000 ; free physical = 1921 ; free virtual = 14377
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 14716a58e

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2563.762 ; gain = 0.000 ; free physical = 1921 ; free virtual = 14377
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 21e864c76

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2563.762 ; gain = 0.000 ; free physical = 1921 ; free virtual = 14377
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 21e864c76

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2595.777 ; gain = 32.016 ; free physical = 1921 ; free virtual = 14377
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 21e864c76

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2595.777 ; gain = 32.016 ; free physical = 1921 ; free virtual = 14377
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 21e864c76

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2595.777 ; gain = 32.016 ; free physical = 1921 ; free virtual = 14377
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2595.777 ; gain = 0.000 ; free physical = 1921 ; free virtual = 14377
Ending Logic Optimization Task | Checksum: 271342048

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2595.777 ; gain = 32.016 ; free physical = 1921 ; free virtual = 14377

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 271342048

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2595.777 ; gain = 0.000 ; free physical = 1921 ; free virtual = 14377

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 271342048

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2595.777 ; gain = 0.000 ; free physical = 1921 ; free virtual = 14377

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2595.777 ; gain = 0.000 ; free physical = 1921 ; free virtual = 14377
Ending Netlist Obfuscation Task | Checksum: 271342048

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2595.777 ; gain = 0.000 ; free physical = 1921 ; free virtual = 14377
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2595.777 ; gain = 859.469 ; free physical = 1921 ; free virtual = 14377
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2635.797 ; gain = 32.016 ; free physical = 1920 ; free virtual = 14377
INFO: [Common 17-1381] The checkpoint '/media/toni/stuff/TUCN/UTCN/Second_Year/II/CA/Lab/L1/test_env/test_env.runs/impl_1/test_env_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file test_env_drc_opted.rpt -pb test_env_drc_opted.pb -rpx test_env_drc_opted.rpx
Command: report_drc -file test_env_drc_opted.rpt -pb test_env_drc_opted.pb -rpx test_env_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /media/toni/stuff/TUCN/UTCN/Second_Year/II/CA/Lab/L1/test_env/test_env.runs/impl_1/test_env_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1879 ; free virtual = 14336
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18db290a4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1879 ; free virtual = 14336
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1879 ; free virtual = 14336

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 575cedf0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1863 ; free virtual = 14319

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 9e90b435

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1879 ; free virtual = 14335

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 9e90b435

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1879 ; free virtual = 14335
Phase 1 Placer Initialization | Checksum: 9e90b435

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1879 ; free virtual = 14335

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: b696b3fd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1892 ; free virtual = 14349

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 13dcb5ef2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1892 ; free virtual = 14348

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 124d389b5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1892 ; free virtual = 14348

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 12b7a7637

Time (s): cpu = 00:00:32 ; elapsed = 00:00:07 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1892 ; free virtual = 14349

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 5 LUTNM shape to break, 29 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 3, two critical 2, total 5, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 18 nets or LUTs. Breaked 5 LUTs, combined 13 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1892 ; free virtual = 14349

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            5  |             13  |                    18  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            5  |             13  |                    18  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: d46f2cb1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:08 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1893 ; free virtual = 14349
Phase 2.4 Global Placement Core | Checksum: 1165da198

Time (s): cpu = 00:00:43 ; elapsed = 00:00:09 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1894 ; free virtual = 14350
Phase 2 Global Placement | Checksum: 1165da198

Time (s): cpu = 00:00:43 ; elapsed = 00:00:10 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1894 ; free virtual = 14351

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ca0dcdc2

Time (s): cpu = 00:00:43 ; elapsed = 00:00:10 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1894 ; free virtual = 14351

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 9c7ee163

Time (s): cpu = 00:00:44 ; elapsed = 00:00:10 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1895 ; free virtual = 14352

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c47e05e1

Time (s): cpu = 00:00:45 ; elapsed = 00:00:10 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1895 ; free virtual = 14352

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16d6aae12

Time (s): cpu = 00:00:45 ; elapsed = 00:00:10 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1895 ; free virtual = 14352

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1514894c5

Time (s): cpu = 00:00:47 ; elapsed = 00:00:12 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1896 ; free virtual = 14353

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 17b9afa49

Time (s): cpu = 00:00:48 ; elapsed = 00:00:13 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1887 ; free virtual = 14344

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 10e3a21f0

Time (s): cpu = 00:00:48 ; elapsed = 00:00:13 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1887 ; free virtual = 14344

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 16746c961

Time (s): cpu = 00:00:48 ; elapsed = 00:00:13 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1887 ; free virtual = 14344

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 131f8296b

Time (s): cpu = 00:00:51 ; elapsed = 00:00:15 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1890 ; free virtual = 14347
Phase 3 Detail Placement | Checksum: 131f8296b

Time (s): cpu = 00:00:51 ; elapsed = 00:00:15 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1890 ; free virtual = 14347

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: d9651535

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.990 | TNS=-53.320 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bcd99193

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1890 ; free virtual = 14347
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1b0f8556c

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1890 ; free virtual = 14347
Phase 4.1.1.1 BUFG Insertion | Checksum: d9651535

Time (s): cpu = 00:00:53 ; elapsed = 00:00:16 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1890 ; free virtual = 14347

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.973. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 21669fc81

Time (s): cpu = 00:01:17 ; elapsed = 00:00:39 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1867 ; free virtual = 14324

Time (s): cpu = 00:01:17 ; elapsed = 00:00:39 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1867 ; free virtual = 14324
Phase 4.1 Post Commit Optimization | Checksum: 21669fc81

Time (s): cpu = 00:01:17 ; elapsed = 00:00:39 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1867 ; free virtual = 14324

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 21669fc81

Time (s): cpu = 00:01:17 ; elapsed = 00:00:39 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1868 ; free virtual = 14324

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 21669fc81

Time (s): cpu = 00:01:17 ; elapsed = 00:00:39 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1868 ; free virtual = 14324
Phase 4.3 Placer Reporting | Checksum: 21669fc81

Time (s): cpu = 00:01:17 ; elapsed = 00:00:39 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1868 ; free virtual = 14324

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1868 ; free virtual = 14324

Time (s): cpu = 00:01:17 ; elapsed = 00:00:39 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1868 ; free virtual = 14324
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2140811f0

Time (s): cpu = 00:01:17 ; elapsed = 00:00:39 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1868 ; free virtual = 14324
Ending Placer Task | Checksum: 124d6880d

Time (s): cpu = 00:01:17 ; elapsed = 00:00:39 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1868 ; free virtual = 14324
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:19 ; elapsed = 00:00:40 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1887 ; free virtual = 14344
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1885 ; free virtual = 14344
INFO: [Common 17-1381] The checkpoint '/media/toni/stuff/TUCN/UTCN/Second_Year/II/CA/Lab/L1/test_env/test_env.runs/impl_1/test_env_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file test_env_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1874 ; free virtual = 14331
INFO: [runtcl-4] Executing : report_utilization -file test_env_utilization_placed.rpt -pb test_env_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file test_env_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1887 ; free virtual = 14344
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1852 ; free virtual = 14309
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.46s |  WALL: 0.25s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1852 ; free virtual = 14309

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.973 | TNS=-18.824 |
Phase 1 Physical Synthesis Initialization | Checksum: 1cbd32032

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1855 ; free virtual = 14313
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.973 | TNS=-18.824 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1cbd32032

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1855 ; free virtual = 14313

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.973 | TNS=-18.824 |
INFO: [Physopt 32-702] Processed net connectIFetch/pc_reg[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/pc_reg_reg_rep[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/mux0_addr[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/PCSrc. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net connectIFetch/plusOp_carry_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.910 | TNS=-16.934 |
INFO: [Physopt 32-702] Processed net connectIFetch/pc_reg_reg_rep[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/plusOp_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/plusOp_carry_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net connectIFetch/plusOp_carry_i_18_n_0. Critical path length was reduced through logic transformation on cell connectIFetch/plusOp_carry_i_18_comp.
INFO: [Physopt 32-735] Processed net connectIFetch/reg_file_reg_r1_0_31_24_29_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.906 | TNS=-16.814 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net connectIFetch/plusOp_carry_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.898 | TNS=-16.574 |
INFO: [Physopt 32-702] Processed net connectIFetch/plusOp_carry_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/reg_file_reg_r1_0_31_18_23_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net connectIFetch/reg_file_reg_r1_0_31_18_23_i_10_n_0. Critical path length was reduced through logic transformation on cell connectIFetch/reg_file_reg_r1_0_31_18_23_i_10_comp.
INFO: [Physopt 32-735] Processed net connectIFetch/reg_file_reg_r1_0_31_18_23_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.863 | TNS=-15.524 |
INFO: [Physopt 32-710] Processed net connectIFetch/reg_file_reg_r1_0_31_18_23_i_10_n_0. Critical path length was reduced through logic transformation on cell connectIFetch/reg_file_reg_r1_0_31_18_23_i_10_comp_1.
INFO: [Physopt 32-735] Processed net connectIFetch/reg_file_reg_r1_0_31_18_23_i_24_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.842 | TNS=-14.894 |
INFO: [Physopt 32-702] Processed net connectIFetch/plusOp_carry_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net connectIFetch/plusOp_carry_i_17_n_0. Critical path length was reduced through logic transformation on cell connectIFetch/plusOp_carry_i_17_comp.
INFO: [Physopt 32-735] Processed net connectIFetch/cat_OBUF[6]_inst_i_107_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.841 | TNS=-14.864 |
INFO: [Physopt 32-702] Processed net connectIFetch/reg_file_reg_r1_0_31_18_23_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net connectIFetch/reg_file_reg_r1_0_31_18_23_i_9_n_0. Critical path length was reduced through logic transformation on cell connectIFetch/reg_file_reg_r1_0_31_18_23_i_9_comp.
INFO: [Physopt 32-735] Processed net connectIFetch/reg_file_reg_r1_0_31_18_23_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.837 | TNS=-14.744 |
INFO: [Physopt 32-702] Processed net connectIFetch/reg_file_reg_r1_0_31_24_29_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/data0[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_inferred__0/i__carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_inferred__0/i__carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_inferred__0/i__carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_inferred__0/i__carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_inferred__0/i__carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_inferred__0/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIDecode/pc_reg_reg[0]_8[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net connectIDecode/pc_reg_reg[0]_8[0]. Critical path length was reduced through logic transformation on cell connectIDecode/i__carry_i_4__0_comp.
INFO: [Physopt 32-735] Processed net connectIFetch/pc_reg_reg[0]_1[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.813 | TNS=-14.051 |
INFO: [Physopt 32-702] Processed net connectExecute/minusOp_carry__5_i_4[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/minusOp_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/minusOp_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/minusOp_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/minusOp_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/minusOp_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/minusOp_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net connectIFetch/pc_reg_reg[0]_3[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.809 | TNS=-13.939 |
INFO: [Physopt 32-702] Processed net connectIFetch/pc_reg_reg[0]_3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/pc_reg_reg[0]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/pc_in[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/pc_reg_reg[0]_2[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIDecode/reg_file_reg_r2_0_31_0_5/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/pc_reg[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/pc_reg_reg_rep[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/mux0_addr[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/PCSrc. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/plusOp_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/plusOp_carry_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/minusOp_carry__5_i_4[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/pc_reg_reg[0]_3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/pc_reg_reg[0]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/pc_in[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/pc_reg_reg[0]_2[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIDecode/reg_file_reg_r2_0_31_0_5/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.809 | TNS=-13.939 |
Phase 3 Critical Path Optimization | Checksum: 1cbd32032

Time (s): cpu = 00:00:53 ; elapsed = 00:00:13 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1827 ; free virtual = 14284

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.809 | TNS=-13.939 |
INFO: [Physopt 32-702] Processed net connectIFetch/pc_reg[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net connectIFetch/pc_reg_reg_rep[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net connectIFetch/pc_reg_reg_rep[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.809 | TNS=-14.366 |
INFO: [Physopt 32-81] Processed net connectIFetch/pc_reg_reg[0]_0[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net connectIFetch/pc_reg_reg[0]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.808 | TNS=-14.339 |
INFO: [Physopt 32-571] Net connectIFetch/pc_reg_reg[0]_0[0] was not replicated.
INFO: [Physopt 32-702] Processed net connectIFetch/pc_reg_reg[0]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/mux0_addr[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net connectIFetch/S[0]. Critical path length was reduced through logic transformation on cell connectIFetch/plusOp_carry_i_3_comp.
INFO: [Physopt 32-735] Processed net connectIFetch/PCSrc. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.740 | TNS=-12.229 |
INFO: [Physopt 32-663] Processed net connectIFetch/pc_reg_reg_rep[2]_repN.  Re-placed instance connectIFetch/pc_reg_reg[2]_replica
INFO: [Physopt 32-735] Processed net connectIFetch/pc_reg_reg_rep[2]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.732 | TNS=-12.034 |
INFO: [Physopt 32-710] Processed net connectIFetch/S[0]. Critical path length was reduced through logic transformation on cell connectIFetch/plusOp_carry_i_3_comp_1.
INFO: [Physopt 32-735] Processed net connectIFetch/PCSrc_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.693 | TNS=-10.864 |
INFO: [Physopt 32-702] Processed net connectIFetch/pc_reg_reg[2]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/PCSrc. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/plusOp_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/plusOp_carry_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/reg_file_reg_r1_0_31_24_29_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/data0[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_inferred__0/i__carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_inferred__0/i__carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_inferred__0/i__carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_inferred__0/i__carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_inferred__0/i__carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIDecode/pc_reg_reg[2][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/pc_reg_reg[0]_1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/pc_in[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/pc_reg_reg[0]_2[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIDecode/reg_file_reg_r2_0_31_0_5/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/pc_reg[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/pc_reg_reg[0]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/mux0_addr[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/pc_reg_reg[2]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/PCSrc. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/plusOp_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/plusOp_carry_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/reg_file_reg_r1_0_31_24_29_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/data0[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIDecode/pc_reg_reg[2][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/pc_reg_reg[0]_1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/pc_in[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/pc_reg_reg[0]_2[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIDecode/reg_file_reg_r2_0_31_0_5/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.693 | TNS=-10.864 |
Phase 4 Critical Path Optimization | Checksum: 1cbd32032

Time (s): cpu = 00:01:41 ; elapsed = 00:00:23 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1837 ; free virtual = 14295
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1837 ; free virtual = 14295
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.693 | TNS=-10.864 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.280  |          7.960  |            2  |              0  |                    14  |           0  |           2  |  00:00:23  |
|  Total          |          0.280  |          7.960  |            2  |              0  |                    14  |           0  |           3  |  00:00:23  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1837 ; free virtual = 14295
Ending Physical Synthesis Task | Checksum: 1ce979141

Time (s): cpu = 00:01:41 ; elapsed = 00:00:23 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1837 ; free virtual = 14295
INFO: [Common 17-83] Releasing license: Implementation
229 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:41 ; elapsed = 00:00:23 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1839 ; free virtual = 14296
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2707.832 ; gain = 0.000 ; free physical = 1834 ; free virtual = 14292
INFO: [Common 17-1381] The checkpoint '/media/toni/stuff/TUCN/UTCN/Second_Year/II/CA/Lab/L1/test_env/test_env.runs/impl_1/test_env_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b16c8ef6 ConstDB: 0 ShapeSum: 22415fa8 RouteDB: 0
Post Restoration Checksum: NetGraph: c8321e21 NumContArr: ffe0b28d Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1c812d0ae

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 2768.383 ; gain = 60.551 ; free physical = 1705 ; free virtual = 14163

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1c812d0ae

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 2801.383 ; gain = 93.551 ; free physical = 1665 ; free virtual = 14124

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1c812d0ae

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 2801.383 ; gain = 93.551 ; free physical = 1665 ; free virtual = 14124
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1dd06bebd

Time (s): cpu = 00:00:46 ; elapsed = 00:00:39 . Memory (MB): peak = 2816.680 ; gain = 108.848 ; free physical = 1641 ; free virtual = 14100
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.531 | TNS=-6.448 | WHS=-0.066 | THS=-0.303 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 748
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 748
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 20d97a036

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 2823.555 ; gain = 115.723 ; free physical = 1639 ; free virtual = 14098

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 20d97a036

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 2823.555 ; gain = 115.723 ; free physical = 1639 ; free virtual = 14098
Phase 3 Initial Routing | Checksum: 1145879ec

Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 2823.555 ; gain = 115.723 ; free physical = 1635 ; free virtual = 14093
INFO: [Route 35-580] Design has 3 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================================+
| Launch Setup Clock | Launch Hold Clock | Pin                            |
+====================+===================+================================+
| sys_clk_pin        | sys_clk_pin       | connectIFetch/pc_reg_reg[16]/D |
| sys_clk_pin        | sys_clk_pin       | connectIFetch/pc_reg_reg[4]/D  |
| sys_clk_pin        | sys_clk_pin       | connectIFetch/pc_reg_reg[5]/D  |
+--------------------+-------------------+--------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 332
 Number of Nodes with overlaps = 132
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.272 | TNS=-29.132| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14da0a505

Time (s): cpu = 00:01:01 ; elapsed = 00:00:47 . Memory (MB): peak = 2823.555 ; gain = 115.723 ; free physical = 1628 ; free virtual = 14104

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 143
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.159 | TNS=-26.146| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18d8878e0

Time (s): cpu = 00:01:06 ; elapsed = 00:00:51 . Memory (MB): peak = 2823.555 ; gain = 115.723 ; free physical = 1590 ; free virtual = 14076

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 148
 Number of Nodes with overlaps = 111
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.735 | TNS=-44.417| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 283f9ade3

Time (s): cpu = 00:01:17 ; elapsed = 00:00:57 . Memory (MB): peak = 2823.555 ; gain = 115.723 ; free physical = 2087 ; free virtual = 14132
Phase 4 Rip-up And Reroute | Checksum: 283f9ade3

Time (s): cpu = 00:01:17 ; elapsed = 00:00:57 . Memory (MB): peak = 2823.555 ; gain = 115.723 ; free physical = 2087 ; free virtual = 14132

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2ded06d49

Time (s): cpu = 00:01:17 ; elapsed = 00:00:57 . Memory (MB): peak = 2823.555 ; gain = 115.723 ; free physical = 2084 ; free virtual = 14129
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.080 | TNS=-23.218| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1a17c48cc

Time (s): cpu = 00:01:18 ; elapsed = 00:00:58 . Memory (MB): peak = 2836.555 ; gain = 128.723 ; free physical = 2069 ; free virtual = 14115

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a17c48cc

Time (s): cpu = 00:01:18 ; elapsed = 00:00:58 . Memory (MB): peak = 2836.555 ; gain = 128.723 ; free physical = 2069 ; free virtual = 14115
Phase 5 Delay and Skew Optimization | Checksum: 1a17c48cc

Time (s): cpu = 00:01:18 ; elapsed = 00:00:58 . Memory (MB): peak = 2836.555 ; gain = 128.723 ; free physical = 2069 ; free virtual = 14114

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a8dda1ab

Time (s): cpu = 00:01:18 ; elapsed = 00:00:58 . Memory (MB): peak = 2836.555 ; gain = 128.723 ; free physical = 2069 ; free virtual = 14114
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.017 | TNS=-21.265| WHS=0.165  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a8dda1ab

Time (s): cpu = 00:01:18 ; elapsed = 00:00:58 . Memory (MB): peak = 2836.555 ; gain = 128.723 ; free physical = 2069 ; free virtual = 14114
Phase 6 Post Hold Fix | Checksum: 1a8dda1ab

Time (s): cpu = 00:01:18 ; elapsed = 00:00:58 . Memory (MB): peak = 2836.555 ; gain = 128.723 ; free physical = 2069 ; free virtual = 14114

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.218305 %
  Global Horizontal Routing Utilization  = 0.276002 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 34.2342%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 62.1622%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 14b84011f

Time (s): cpu = 00:01:18 ; elapsed = 00:00:58 . Memory (MB): peak = 2836.555 ; gain = 128.723 ; free physical = 2069 ; free virtual = 14114

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14b84011f

Time (s): cpu = 00:01:18 ; elapsed = 00:00:58 . Memory (MB): peak = 2838.555 ; gain = 130.723 ; free physical = 2066 ; free virtual = 14111

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e243d0d9

Time (s): cpu = 00:01:18 ; elapsed = 00:00:58 . Memory (MB): peak = 2854.562 ; gain = 146.730 ; free physical = 2066 ; free virtual = 14111

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.017 | TNS=-21.265| WHS=0.165  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1e243d0d9

Time (s): cpu = 00:01:19 ; elapsed = 00:00:58 . Memory (MB): peak = 2854.562 ; gain = 146.730 ; free physical = 2066 ; free virtual = 14111
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:19 ; elapsed = 00:00:58 . Memory (MB): peak = 2854.562 ; gain = 146.730 ; free physical = 2101 ; free virtual = 14147

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
249 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:20 ; elapsed = 00:00:59 . Memory (MB): peak = 2854.562 ; gain = 146.730 ; free physical = 2101 ; free virtual = 14147
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2854.562 ; gain = 0.000 ; free physical = 2095 ; free virtual = 14142
INFO: [Common 17-1381] The checkpoint '/media/toni/stuff/TUCN/UTCN/Second_Year/II/CA/Lab/L1/test_env/test_env.runs/impl_1/test_env_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file test_env_drc_routed.rpt -pb test_env_drc_routed.pb -rpx test_env_drc_routed.rpx
Command: report_drc -file test_env_drc_routed.rpt -pb test_env_drc_routed.pb -rpx test_env_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /media/toni/stuff/TUCN/UTCN/Second_Year/II/CA/Lab/L1/test_env/test_env.runs/impl_1/test_env_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file test_env_methodology_drc_routed.rpt -pb test_env_methodology_drc_routed.pb -rpx test_env_methodology_drc_routed.rpx
Command: report_methodology -file test_env_methodology_drc_routed.rpt -pb test_env_methodology_drc_routed.pb -rpx test_env_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /media/toni/stuff/TUCN/UTCN/Second_Year/II/CA/Lab/L1/test_env/test_env.runs/impl_1/test_env_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file test_env_power_routed.rpt -pb test_env_power_summary_routed.pb -rpx test_env_power_routed.rpx
Command: report_power -file test_env_power_routed.rpt -pb test_env_power_summary_routed.pb -rpx test_env_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
261 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file test_env_route_status.rpt -pb test_env_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file test_env_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file test_env_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file test_env_bus_skew_routed.rpt -pb test_env_bus_skew_routed.pb -rpx test_env_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Apr  7 17:09:54 2025...
