# Lab 3: Verilog and Tiny Tapeout

## TODO
 * write some Verilog (counter or some of your ideas)
 * TB in Chisel
 * TB in Verilog
 * Check wave forms
 * synthesize with openLane
 * run post synth tests
 * Setup Tiny Tapeout
 * Run it with Tiny Tapeout
