-- -------------------------------------------------------------
-- 
-- File Name: D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\calc_temp\ur_ear_fpga_sim_calc_temp_calc_temp.vhd
-- 
-- Generated by MATLAB 9.9 and HDL Coder 3.17
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: ur_ear_fpga_sim_calc_temp_calc_temp
-- Source Path: calc_temp
-- Hierarchy Level: 7
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY ur_ear_fpga_sim_calc_temp_calc_temp IS
  PORT( preal                             :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        pimg                              :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        temp                              :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
        );
END ur_ear_fpga_sim_calc_temp_calc_temp;


ARCHITECTURE rtl OF ur_ear_fpga_sim_calc_temp_calc_temp IS

  -- Component Declarations
  COMPONENT ur_ear_fpga_sim_calc_temp_nfp_convert_double2single
    PORT( nfp_in                          :   IN    std_logic_vector(63 DOWNTO 0);  -- ufix64
          nfp_out                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32
          );
  END COMPONENT;

  COMPONENT ur_ear_fpga_sim_calc_temp_nfp_sub_single
    PORT( nfp_in1                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          nfp_in2                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          nfp_out                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32
          );
  END COMPONENT;

  COMPONENT ur_ear_fpga_sim_calc_temp_nfp_pow_single
    PORT( nfp_in1                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          nfp_in2                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          nfp_out                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32
          );
  END COMPONENT;

  COMPONENT ur_ear_fpga_sim_calc_temp_nfp_add_single
    PORT( nfp_in1                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          nfp_in2                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          nfp_out                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : ur_ear_fpga_sim_calc_temp_nfp_convert_double2single
    USE ENTITY work.ur_ear_fpga_sim_calc_temp_nfp_convert_double2single(rtl);

  FOR ALL : ur_ear_fpga_sim_calc_temp_nfp_sub_single
    USE ENTITY work.ur_ear_fpga_sim_calc_temp_nfp_sub_single(rtl);

  FOR ALL : ur_ear_fpga_sim_calc_temp_nfp_pow_single
    USE ENTITY work.ur_ear_fpga_sim_calc_temp_nfp_pow_single(rtl);

  FOR ALL : ur_ear_fpga_sim_calc_temp_nfp_add_single
    USE ENTITY work.ur_ear_fpga_sim_calc_temp_nfp_add_single(rtl);

  -- Signals
  SIGNAL Constant1_out1                   : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Data_Type_Conversion2_out1       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Subtract_out1                    : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Constant_out1                    : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Power_out1                       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Constant2_out1                   : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Power1_out1                      : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Add_out1                         : std_logic_vector(31 DOWNTO 0);  -- ufix32

BEGIN
  u_calc_temp_nfp_convert_double2single : ur_ear_fpga_sim_calc_temp_nfp_convert_double2single
    PORT MAP( nfp_in => Constant1_out1,  -- ufix64
              nfp_out => Data_Type_Conversion2_out1  -- ufix32
              );

  u_nfp_sub_comp : ur_ear_fpga_sim_calc_temp_nfp_sub_single
    PORT MAP( nfp_in1 => Data_Type_Conversion2_out1,  -- ufix32
              nfp_in2 => preal,  -- ufix32
              nfp_out => Subtract_out1  -- ufix32
              );

  u_nfp_pow_comp : ur_ear_fpga_sim_calc_temp_nfp_pow_single
    PORT MAP( nfp_in1 => Subtract_out1,  -- ufix32
              nfp_in2 => Constant_out1,  -- ufix32
              nfp_out => Power_out1  -- ufix32
              );

  u_nfp_pow_comp_1 : ur_ear_fpga_sim_calc_temp_nfp_pow_single
    PORT MAP( nfp_in1 => pimg,  -- ufix32
              nfp_in2 => Constant2_out1,  -- ufix32
              nfp_out => Power1_out1  -- ufix32
              );

  u_nfp_add_comp : ur_ear_fpga_sim_calc_temp_nfp_add_single
    PORT MAP( nfp_in1 => Power_out1,  -- ufix32
              nfp_in2 => Power1_out1,  -- ufix32
              nfp_out => Add_out1  -- ufix32
              );

  Constant1_out1 <= X"40ded8ed290f7752";

  Constant_out1 <= X"40000000";

  Constant2_out1 <= X"40000000";

  temp <= Add_out1;

END rtl;

