INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/CE/6/6/6.srcs/sources_1/imports/source/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/CE/6/6/6.srcs/sources_1/imports/source/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/CE/6/6/6.srcs/sources_1/imports/3.source/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/CE/6/6/6.srcs/sources_1/imports/3.source/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/CE/6/6/6.srcs/sources_1/imports/3.source/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/CE/6/6/6.srcs/sources_1/new/sigle_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2458] undeclared symbol inst_wdest_rd, assumed default net type wire [D:/code/CE/6/6/6.srcs/sources_1/new/sigle_cycle_cpu.v:226]
WARNING: [VRFC 10-3380] identifier 'rs_value' is used before its declaration [D:/code/CE/6/6/6.srcs/sources_1/new/sigle_cycle_cpu.v:115]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/CE/6/6/6.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/CE/6/6/6.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
