// Seed: 3927147039
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  uwire id_4 = 1'b0 == 1;
  always @(posedge id_4) begin
    $display(!id_3, id_3);
  end
  wire id_5, id_6, id_7;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge 1 + 1'b0) id_1[1'b0 : 1'b0] = {1'h0, id_3};
  not (id_2, id_3);
  module_0(
      id_3, id_2, id_2
  );
endmodule
