
../compcert-repos/stcorp-coda-3a25f25/CMakeFiles/coda_static.dir/libcoda/zlib/adler32.c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <coda_adler32>:
   0:	sub	sp, sp, #44	; 0x2c
   4:	str	r0, [sp, #36]	; 0x24
   8:	str	r1, [sp, #32]
   c:	str	r2, [sp, #28]
  10:	ldr	r0, [sp, #36]	; 0x24
  14:	lsr	r0, r0, #16
  18:	movw	r1, #65535	; 0xffff
  1c:	and	r0, r0, r1
  20:	str	r0, [sp, #24]
  24:	ldr	r0, [sp, #36]	; 0x24
  28:	and	r0, r0, r1
  2c:	str	r0, [sp, #36]	; 0x24
  30:	ldr	r0, [sp, #28]
  34:	cmp	r0, #1
  38:	bne	b8 <coda_adler32+0xb8>
  3c:	ldr	r0, [sp, #32]
  40:	ldrb	r0, [r0]
  44:	ldr	r1, [sp, #36]	; 0x24
  48:	add	r0, r1, r0
  4c:	str	r0, [sp, #36]	; 0x24
  50:	ldr	r0, [sp, #36]	; 0x24
  54:	movw	r1, #65521	; 0xfff1
  58:	cmp	r0, r1
  5c:	bcc	70 <coda_adler32+0x70>
  60:	ldr	r0, [sp, #36]	; 0x24
  64:	movw	r1, #65521	; 0xfff1
  68:	sub	r0, r0, r1
  6c:	str	r0, [sp, #36]	; 0x24
  70:	ldr	r0, [sp, #36]	; 0x24
  74:	ldr	r1, [sp, #24]
  78:	add	r0, r1, r0
  7c:	str	r0, [sp, #24]
  80:	ldr	r0, [sp, #24]
  84:	movw	r1, #65521	; 0xfff1
  88:	cmp	r0, r1
  8c:	bcc	a0 <coda_adler32+0xa0>
  90:	ldr	r0, [sp, #24]
  94:	movw	r1, #65521	; 0xfff1
  98:	sub	r0, r0, r1
  9c:	str	r0, [sp, #24]
  a0:	ldr	r0, [sp, #36]	; 0x24
  a4:	ldr	r1, [sp, #24]
  a8:	lsl	r1, r1, #16
  ac:	orr	r0, r0, r1
  b0:	str	r0, [sp, #40]	; 0x28
  b4:	b	76c <coda_adler32+0x76c>
  b8:	ldr	r0, [sp, #32]
  bc:	movw	r1, #0
  c0:	cmp	r0, r1
  c4:	bne	d4 <coda_adler32+0xd4>
  c8:	movw	r0, #1
  cc:	str	r0, [sp, #40]	; 0x28
  d0:	b	76c <coda_adler32+0x76c>
  d4:	ldr	r0, [sp, #28]
  d8:	cmp	r0, #16
  dc:	bcs	188 <coda_adler32+0x188>
  e0:	b	e4 <coda_adler32+0xe4>
  e4:	ldr	r0, [sp, #28]
  e8:	mvn	r1, #0
  ec:	add	r1, r0, r1
  f0:	str	r1, [sp, #28]
  f4:	cmp	r0, #0
  f8:	beq	12c <coda_adler32+0x12c>
  fc:	ldr	r0, [sp, #32]
 100:	add	r1, r0, #1
 104:	str	r1, [sp, #32]
 108:	ldrb	r0, [r0]
 10c:	ldr	r1, [sp, #36]	; 0x24
 110:	add	r0, r1, r0
 114:	str	r0, [sp, #36]	; 0x24
 118:	ldr	r0, [sp, #36]	; 0x24
 11c:	ldr	r1, [sp, #24]
 120:	add	r0, r1, r0
 124:	str	r0, [sp, #24]
 128:	b	e4 <coda_adler32+0xe4>
 12c:	ldr	r0, [sp, #36]	; 0x24
 130:	movw	r1, #65521	; 0xfff1
 134:	cmp	r0, r1
 138:	bcc	14c <coda_adler32+0x14c>
 13c:	ldr	r0, [sp, #36]	; 0x24
 140:	movw	r1, #65521	; 0xfff1
 144:	sub	r0, r0, r1
 148:	str	r0, [sp, #36]	; 0x24
 14c:	ldr	r0, [sp, #24]
 150:	movw	r1, #32881	; 0x8071
 154:	movt	r1, #32775	; 0x8007
 158:	umull	r1, r2, r0, r1
 15c:	lsr	r2, r2, #15
 160:	movw	r3, #65521	; 0xfff1
 164:	mls	r0, r2, r3, r0
 168:	str	r0, [sp, #24]
 16c:	ldr	r0, [sp, #36]	; 0x24
 170:	ldr	r2, [sp, #24]
 174:	lsl	r2, r2, #16
 178:	orr	r0, r0, r2
 17c:	str	r0, [sp, #40]	; 0x28
 180:	str	r1, [sp, #16]
 184:	b	76c <coda_adler32+0x76c>
 188:	b	18c <coda_adler32+0x18c>
 18c:	ldr	r0, [sp, #28]
 190:	movw	r1, #5552	; 0x15b0
 194:	cmp	r0, r1
 198:	bcc	458 <coda_adler32+0x458>
 19c:	ldr	r0, [sp, #28]
 1a0:	movw	r1, #5552	; 0x15b0
 1a4:	sub	r0, r0, r1
 1a8:	str	r0, [sp, #28]
 1ac:	movw	r0, #347	; 0x15b
 1b0:	str	r0, [sp, #20]
 1b4:	ldr	r0, [sp, #32]
 1b8:	ldrb	r0, [r0]
 1bc:	ldr	r1, [sp, #36]	; 0x24
 1c0:	add	r0, r1, r0
 1c4:	str	r0, [sp, #36]	; 0x24
 1c8:	ldr	r0, [sp, #36]	; 0x24
 1cc:	ldr	r1, [sp, #24]
 1d0:	add	r0, r1, r0
 1d4:	str	r0, [sp, #24]
 1d8:	ldr	r0, [sp, #32]
 1dc:	ldrb	r0, [r0, #1]
 1e0:	ldr	r1, [sp, #36]	; 0x24
 1e4:	add	r0, r1, r0
 1e8:	str	r0, [sp, #36]	; 0x24
 1ec:	ldr	r0, [sp, #36]	; 0x24
 1f0:	ldr	r1, [sp, #24]
 1f4:	add	r0, r1, r0
 1f8:	str	r0, [sp, #24]
 1fc:	ldr	r0, [sp, #32]
 200:	ldrb	r0, [r0, #2]
 204:	ldr	r1, [sp, #36]	; 0x24
 208:	add	r0, r1, r0
 20c:	str	r0, [sp, #36]	; 0x24
 210:	ldr	r0, [sp, #36]	; 0x24
 214:	ldr	r1, [sp, #24]
 218:	add	r0, r1, r0
 21c:	str	r0, [sp, #24]
 220:	ldr	r0, [sp, #32]
 224:	ldrb	r0, [r0, #3]
 228:	ldr	r1, [sp, #36]	; 0x24
 22c:	add	r0, r1, r0
 230:	str	r0, [sp, #36]	; 0x24
 234:	ldr	r0, [sp, #36]	; 0x24
 238:	ldr	r1, [sp, #24]
 23c:	add	r0, r1, r0
 240:	str	r0, [sp, #24]
 244:	ldr	r0, [sp, #32]
 248:	ldrb	r0, [r0, #4]
 24c:	ldr	r1, [sp, #36]	; 0x24
 250:	add	r0, r1, r0
 254:	str	r0, [sp, #36]	; 0x24
 258:	ldr	r0, [sp, #36]	; 0x24
 25c:	ldr	r1, [sp, #24]
 260:	add	r0, r1, r0
 264:	str	r0, [sp, #24]
 268:	ldr	r0, [sp, #32]
 26c:	ldrb	r0, [r0, #5]
 270:	ldr	r1, [sp, #36]	; 0x24
 274:	add	r0, r1, r0
 278:	str	r0, [sp, #36]	; 0x24
 27c:	ldr	r0, [sp, #36]	; 0x24
 280:	ldr	r1, [sp, #24]
 284:	add	r0, r1, r0
 288:	str	r0, [sp, #24]
 28c:	ldr	r0, [sp, #32]
 290:	ldrb	r0, [r0, #6]
 294:	ldr	r1, [sp, #36]	; 0x24
 298:	add	r0, r1, r0
 29c:	str	r0, [sp, #36]	; 0x24
 2a0:	ldr	r0, [sp, #36]	; 0x24
 2a4:	ldr	r1, [sp, #24]
 2a8:	add	r0, r1, r0
 2ac:	str	r0, [sp, #24]
 2b0:	ldr	r0, [sp, #32]
 2b4:	ldrb	r0, [r0, #7]
 2b8:	ldr	r1, [sp, #36]	; 0x24
 2bc:	add	r0, r1, r0
 2c0:	str	r0, [sp, #36]	; 0x24
 2c4:	ldr	r0, [sp, #36]	; 0x24
 2c8:	ldr	r1, [sp, #24]
 2cc:	add	r0, r1, r0
 2d0:	str	r0, [sp, #24]
 2d4:	ldr	r0, [sp, #32]
 2d8:	ldrb	r0, [r0, #8]
 2dc:	ldr	r1, [sp, #36]	; 0x24
 2e0:	add	r0, r1, r0
 2e4:	str	r0, [sp, #36]	; 0x24
 2e8:	ldr	r0, [sp, #36]	; 0x24
 2ec:	ldr	r1, [sp, #24]
 2f0:	add	r0, r1, r0
 2f4:	str	r0, [sp, #24]
 2f8:	ldr	r0, [sp, #32]
 2fc:	ldrb	r0, [r0, #9]
 300:	ldr	r1, [sp, #36]	; 0x24
 304:	add	r0, r1, r0
 308:	str	r0, [sp, #36]	; 0x24
 30c:	ldr	r0, [sp, #36]	; 0x24
 310:	ldr	r1, [sp, #24]
 314:	add	r0, r1, r0
 318:	str	r0, [sp, #24]
 31c:	ldr	r0, [sp, #32]
 320:	ldrb	r0, [r0, #10]
 324:	ldr	r1, [sp, #36]	; 0x24
 328:	add	r0, r1, r0
 32c:	str	r0, [sp, #36]	; 0x24
 330:	ldr	r0, [sp, #36]	; 0x24
 334:	ldr	r1, [sp, #24]
 338:	add	r0, r1, r0
 33c:	str	r0, [sp, #24]
 340:	ldr	r0, [sp, #32]
 344:	ldrb	r0, [r0, #11]
 348:	ldr	r1, [sp, #36]	; 0x24
 34c:	add	r0, r1, r0
 350:	str	r0, [sp, #36]	; 0x24
 354:	ldr	r0, [sp, #36]	; 0x24
 358:	ldr	r1, [sp, #24]
 35c:	add	r0, r1, r0
 360:	str	r0, [sp, #24]
 364:	ldr	r0, [sp, #32]
 368:	ldrb	r0, [r0, #12]
 36c:	ldr	r1, [sp, #36]	; 0x24
 370:	add	r0, r1, r0
 374:	str	r0, [sp, #36]	; 0x24
 378:	ldr	r0, [sp, #36]	; 0x24
 37c:	ldr	r1, [sp, #24]
 380:	add	r0, r1, r0
 384:	str	r0, [sp, #24]
 388:	ldr	r0, [sp, #32]
 38c:	ldrb	r0, [r0, #13]
 390:	ldr	r1, [sp, #36]	; 0x24
 394:	add	r0, r1, r0
 398:	str	r0, [sp, #36]	; 0x24
 39c:	ldr	r0, [sp, #36]	; 0x24
 3a0:	ldr	r1, [sp, #24]
 3a4:	add	r0, r1, r0
 3a8:	str	r0, [sp, #24]
 3ac:	ldr	r0, [sp, #32]
 3b0:	ldrb	r0, [r0, #14]
 3b4:	ldr	r1, [sp, #36]	; 0x24
 3b8:	add	r0, r1, r0
 3bc:	str	r0, [sp, #36]	; 0x24
 3c0:	ldr	r0, [sp, #36]	; 0x24
 3c4:	ldr	r1, [sp, #24]
 3c8:	add	r0, r1, r0
 3cc:	str	r0, [sp, #24]
 3d0:	ldr	r0, [sp, #32]
 3d4:	ldrb	r0, [r0, #15]
 3d8:	ldr	r1, [sp, #36]	; 0x24
 3dc:	add	r0, r1, r0
 3e0:	str	r0, [sp, #36]	; 0x24
 3e4:	ldr	r0, [sp, #36]	; 0x24
 3e8:	ldr	r1, [sp, #24]
 3ec:	add	r0, r1, r0
 3f0:	str	r0, [sp, #24]
 3f4:	ldr	r0, [sp, #32]
 3f8:	add	r0, r0, #16
 3fc:	str	r0, [sp, #32]
 400:	ldr	r0, [sp, #20]
 404:	mvn	r1, #0
 408:	add	r0, r0, r1
 40c:	str	r0, [sp, #20]
 410:	cmp	r0, #0
 414:	bne	1b4 <coda_adler32+0x1b4>
 418:	ldr	r0, [sp, #36]	; 0x24
 41c:	movw	r1, #32881	; 0x8071
 420:	movt	r1, #32775	; 0x8007
 424:	umull	r2, r3, r0, r1
 428:	lsr	r3, r3, #15
 42c:	movw	ip, #65521	; 0xfff1
 430:	mls	r0, r3, ip, r0
 434:	str	r0, [sp, #36]	; 0x24
 438:	ldr	r0, [sp, #24]
 43c:	umull	r1, r3, r0, r1
 440:	lsr	r3, r3, #15
 444:	mls	r0, r3, ip, r0
 448:	str	r0, [sp, #24]
 44c:	str	r1, [sp, #12]
 450:	str	r2, [sp, #8]
 454:	b	18c <coda_adler32+0x18c>
 458:	ldr	r0, [sp, #28]
 45c:	cmp	r0, #0
 460:	beq	758 <coda_adler32+0x758>
 464:	b	468 <coda_adler32+0x468>
 468:	ldr	r0, [sp, #28]
 46c:	cmp	r0, #16
 470:	bcc	6d0 <coda_adler32+0x6d0>
 474:	ldr	r0, [sp, #28]
 478:	sub	r0, r0, #16
 47c:	str	r0, [sp, #28]
 480:	ldr	r0, [sp, #32]
 484:	ldrb	r0, [r0]
 488:	ldr	r1, [sp, #36]	; 0x24
 48c:	add	r0, r1, r0
 490:	str	r0, [sp, #36]	; 0x24
 494:	ldr	r0, [sp, #36]	; 0x24
 498:	ldr	r1, [sp, #24]
 49c:	add	r0, r1, r0
 4a0:	str	r0, [sp, #24]
 4a4:	ldr	r0, [sp, #32]
 4a8:	ldrb	r0, [r0, #1]
 4ac:	ldr	r1, [sp, #36]	; 0x24
 4b0:	add	r0, r1, r0
 4b4:	str	r0, [sp, #36]	; 0x24
 4b8:	ldr	r0, [sp, #36]	; 0x24
 4bc:	ldr	r1, [sp, #24]
 4c0:	add	r0, r1, r0
 4c4:	str	r0, [sp, #24]
 4c8:	ldr	r0, [sp, #32]
 4cc:	ldrb	r0, [r0, #2]
 4d0:	ldr	r1, [sp, #36]	; 0x24
 4d4:	add	r0, r1, r0
 4d8:	str	r0, [sp, #36]	; 0x24
 4dc:	ldr	r0, [sp, #36]	; 0x24
 4e0:	ldr	r1, [sp, #24]
 4e4:	add	r0, r1, r0
 4e8:	str	r0, [sp, #24]
 4ec:	ldr	r0, [sp, #32]
 4f0:	ldrb	r0, [r0, #3]
 4f4:	ldr	r1, [sp, #36]	; 0x24
 4f8:	add	r0, r1, r0
 4fc:	str	r0, [sp, #36]	; 0x24
 500:	ldr	r0, [sp, #36]	; 0x24
 504:	ldr	r1, [sp, #24]
 508:	add	r0, r1, r0
 50c:	str	r0, [sp, #24]
 510:	ldr	r0, [sp, #32]
 514:	ldrb	r0, [r0, #4]
 518:	ldr	r1, [sp, #36]	; 0x24
 51c:	add	r0, r1, r0
 520:	str	r0, [sp, #36]	; 0x24
 524:	ldr	r0, [sp, #36]	; 0x24
 528:	ldr	r1, [sp, #24]
 52c:	add	r0, r1, r0
 530:	str	r0, [sp, #24]
 534:	ldr	r0, [sp, #32]
 538:	ldrb	r0, [r0, #5]
 53c:	ldr	r1, [sp, #36]	; 0x24
 540:	add	r0, r1, r0
 544:	str	r0, [sp, #36]	; 0x24
 548:	ldr	r0, [sp, #36]	; 0x24
 54c:	ldr	r1, [sp, #24]
 550:	add	r0, r1, r0
 554:	str	r0, [sp, #24]
 558:	ldr	r0, [sp, #32]
 55c:	ldrb	r0, [r0, #6]
 560:	ldr	r1, [sp, #36]	; 0x24
 564:	add	r0, r1, r0
 568:	str	r0, [sp, #36]	; 0x24
 56c:	ldr	r0, [sp, #36]	; 0x24
 570:	ldr	r1, [sp, #24]
 574:	add	r0, r1, r0
 578:	str	r0, [sp, #24]
 57c:	ldr	r0, [sp, #32]
 580:	ldrb	r0, [r0, #7]
 584:	ldr	r1, [sp, #36]	; 0x24
 588:	add	r0, r1, r0
 58c:	str	r0, [sp, #36]	; 0x24
 590:	ldr	r0, [sp, #36]	; 0x24
 594:	ldr	r1, [sp, #24]
 598:	add	r0, r1, r0
 59c:	str	r0, [sp, #24]
 5a0:	ldr	r0, [sp, #32]
 5a4:	ldrb	r0, [r0, #8]
 5a8:	ldr	r1, [sp, #36]	; 0x24
 5ac:	add	r0, r1, r0
 5b0:	str	r0, [sp, #36]	; 0x24
 5b4:	ldr	r0, [sp, #36]	; 0x24
 5b8:	ldr	r1, [sp, #24]
 5bc:	add	r0, r1, r0
 5c0:	str	r0, [sp, #24]
 5c4:	ldr	r0, [sp, #32]
 5c8:	ldrb	r0, [r0, #9]
 5cc:	ldr	r1, [sp, #36]	; 0x24
 5d0:	add	r0, r1, r0
 5d4:	str	r0, [sp, #36]	; 0x24
 5d8:	ldr	r0, [sp, #36]	; 0x24
 5dc:	ldr	r1, [sp, #24]
 5e0:	add	r0, r1, r0
 5e4:	str	r0, [sp, #24]
 5e8:	ldr	r0, [sp, #32]
 5ec:	ldrb	r0, [r0, #10]
 5f0:	ldr	r1, [sp, #36]	; 0x24
 5f4:	add	r0, r1, r0
 5f8:	str	r0, [sp, #36]	; 0x24
 5fc:	ldr	r0, [sp, #36]	; 0x24
 600:	ldr	r1, [sp, #24]
 604:	add	r0, r1, r0
 608:	str	r0, [sp, #24]
 60c:	ldr	r0, [sp, #32]
 610:	ldrb	r0, [r0, #11]
 614:	ldr	r1, [sp, #36]	; 0x24
 618:	add	r0, r1, r0
 61c:	str	r0, [sp, #36]	; 0x24
 620:	ldr	r0, [sp, #36]	; 0x24
 624:	ldr	r1, [sp, #24]
 628:	add	r0, r1, r0
 62c:	str	r0, [sp, #24]
 630:	ldr	r0, [sp, #32]
 634:	ldrb	r0, [r0, #12]
 638:	ldr	r1, [sp, #36]	; 0x24
 63c:	add	r0, r1, r0
 640:	str	r0, [sp, #36]	; 0x24
 644:	ldr	r0, [sp, #36]	; 0x24
 648:	ldr	r1, [sp, #24]
 64c:	add	r0, r1, r0
 650:	str	r0, [sp, #24]
 654:	ldr	r0, [sp, #32]
 658:	ldrb	r0, [r0, #13]
 65c:	ldr	r1, [sp, #36]	; 0x24
 660:	add	r0, r1, r0
 664:	str	r0, [sp, #36]	; 0x24
 668:	ldr	r0, [sp, #36]	; 0x24
 66c:	ldr	r1, [sp, #24]
 670:	add	r0, r1, r0
 674:	str	r0, [sp, #24]
 678:	ldr	r0, [sp, #32]
 67c:	ldrb	r0, [r0, #14]
 680:	ldr	r1, [sp, #36]	; 0x24
 684:	add	r0, r1, r0
 688:	str	r0, [sp, #36]	; 0x24
 68c:	ldr	r0, [sp, #36]	; 0x24
 690:	ldr	r1, [sp, #24]
 694:	add	r0, r1, r0
 698:	str	r0, [sp, #24]
 69c:	ldr	r0, [sp, #32]
 6a0:	ldrb	r0, [r0, #15]
 6a4:	ldr	r1, [sp, #36]	; 0x24
 6a8:	add	r0, r1, r0
 6ac:	str	r0, [sp, #36]	; 0x24
 6b0:	ldr	r0, [sp, #36]	; 0x24
 6b4:	ldr	r1, [sp, #24]
 6b8:	add	r0, r1, r0
 6bc:	str	r0, [sp, #24]
 6c0:	ldr	r0, [sp, #32]
 6c4:	add	r0, r0, #16
 6c8:	str	r0, [sp, #32]
 6cc:	b	468 <coda_adler32+0x468>
 6d0:	b	6d4 <coda_adler32+0x6d4>
 6d4:	ldr	r0, [sp, #28]
 6d8:	mvn	r1, #0
 6dc:	add	r1, r0, r1
 6e0:	str	r1, [sp, #28]
 6e4:	cmp	r0, #0
 6e8:	beq	71c <coda_adler32+0x71c>
 6ec:	ldr	r0, [sp, #32]
 6f0:	add	r1, r0, #1
 6f4:	str	r1, [sp, #32]
 6f8:	ldrb	r0, [r0]
 6fc:	ldr	r1, [sp, #36]	; 0x24
 700:	add	r0, r1, r0
 704:	str	r0, [sp, #36]	; 0x24
 708:	ldr	r0, [sp, #36]	; 0x24
 70c:	ldr	r1, [sp, #24]
 710:	add	r0, r1, r0
 714:	str	r0, [sp, #24]
 718:	b	6d4 <coda_adler32+0x6d4>
 71c:	ldr	r0, [sp, #36]	; 0x24
 720:	movw	r1, #32881	; 0x8071
 724:	movt	r1, #32775	; 0x8007
 728:	umull	r2, r3, r0, r1
 72c:	lsr	r3, r3, #15
 730:	movw	ip, #65521	; 0xfff1
 734:	mls	r0, r3, ip, r0
 738:	str	r0, [sp, #36]	; 0x24
 73c:	ldr	r0, [sp, #24]
 740:	umull	r1, r3, r0, r1
 744:	lsr	r3, r3, #15
 748:	mls	r0, r3, ip, r0
 74c:	str	r0, [sp, #24]
 750:	str	r1, [sp, #4]
 754:	str	r2, [sp]
 758:	ldr	r0, [sp, #36]	; 0x24
 75c:	ldr	r1, [sp, #24]
 760:	lsl	r1, r1, #16
 764:	orr	r0, r0, r1
 768:	str	r0, [sp, #40]	; 0x28
 76c:	ldr	r0, [sp, #40]	; 0x28
 770:	add	sp, sp, #44	; 0x2c
 774:	bx	lr

00000778 <coda_adler32_combine>:
 778:	push	{fp, lr}
 77c:	mov	fp, sp
 780:	sub	sp, sp, #16
 784:	str	r0, [fp, #-4]
 788:	str	r1, [sp, #8]
 78c:	str	r2, [sp, #4]
 790:	ldr	r0, [fp, #-4]
 794:	ldr	r1, [sp, #8]
 798:	ldr	r2, [sp, #4]
 79c:	bl	7a8 <adler32_combine_>
 7a0:	mov	sp, fp
 7a4:	pop	{fp, pc}

000007a8 <adler32_combine_>:
 7a8:	sub	sp, sp, #32
 7ac:	str	r0, [sp, #24]
 7b0:	str	r1, [sp, #20]
 7b4:	str	r2, [sp, #16]
 7b8:	ldr	r0, [sp, #16]
 7bc:	cmp	r0, #0
 7c0:	bge	7d0 <adler32_combine_+0x28>
 7c4:	mvn	r0, #0
 7c8:	str	r0, [sp, #28]
 7cc:	b	914 <adler32_combine_+0x16c>
 7d0:	ldr	r0, [sp, #16]
 7d4:	movw	r1, #32881	; 0x8071
 7d8:	movt	r1, #32775	; 0x8007
 7dc:	smmla	r2, r0, r1, r0
 7e0:	asr	r3, r2, #15
 7e4:	add	r2, r3, r2, lsr #31
 7e8:	movw	r3, #65521	; 0xfff1
 7ec:	mls	r0, r2, r3, r0
 7f0:	str	r0, [sp, #16]
 7f4:	ldr	r0, [sp, #16]
 7f8:	str	r0, [sp, #4]
 7fc:	ldrh	r0, [sp, #24]
 800:	str	r0, [sp, #12]
 804:	ldr	r0, [sp, #4]
 808:	ldr	r2, [sp, #12]
 80c:	mul	r0, r0, r2
 810:	str	r0, [sp, #8]
 814:	ldr	r0, [sp, #8]
 818:	umull	r1, r2, r0, r1
 81c:	lsr	r2, r2, #15
 820:	mls	r0, r2, r3, r0
 824:	str	r0, [sp, #8]
 828:	ldr	r0, [sp, #20]
 82c:	movw	r2, #65535	; 0xffff
 830:	and	r0, r0, r2
 834:	movw	r3, #65521	; 0xfff1
 838:	add	r0, r0, r3
 83c:	sub	r0, r0, #1
 840:	ldr	ip, [sp, #12]
 844:	add	r0, ip, r0
 848:	str	r0, [sp, #12]
 84c:	ldr	r0, [sp, #24]
 850:	lsr	r0, r0, #16
 854:	and	r0, r0, r2
 858:	ldr	ip, [sp, #20]
 85c:	lsr	ip, ip, #16
 860:	and	r2, ip, r2
 864:	add	r0, r0, r2
 868:	add	r0, r0, r3
 86c:	ldr	r2, [sp, #4]
 870:	sub	r0, r0, r2
 874:	ldr	r2, [sp, #8]
 878:	add	r0, r2, r0
 87c:	str	r0, [sp, #8]
 880:	ldr	r0, [sp, #12]
 884:	cmp	r0, r3
 888:	str	r1, [sp]
 88c:	bcc	8a0 <adler32_combine_+0xf8>
 890:	ldr	r0, [sp, #12]
 894:	movw	r1, #65521	; 0xfff1
 898:	sub	r0, r0, r1
 89c:	str	r0, [sp, #12]
 8a0:	ldr	r0, [sp, #12]
 8a4:	movw	r1, #65521	; 0xfff1
 8a8:	cmp	r0, r1
 8ac:	bcc	8c0 <adler32_combine_+0x118>
 8b0:	ldr	r0, [sp, #12]
 8b4:	movw	r1, #65521	; 0xfff1
 8b8:	sub	r0, r0, r1
 8bc:	str	r0, [sp, #12]
 8c0:	ldr	r0, [pc, #88]	; 920 <adler32_combine_+0x178>
 8c4:	ldr	r1, [sp, #8]
 8c8:	cmp	r1, r0
 8cc:	bcc	8e0 <adler32_combine_+0x138>
 8d0:	ldr	r0, [pc, #72]	; 920 <adler32_combine_+0x178>
 8d4:	ldr	r1, [sp, #8]
 8d8:	sub	r0, r1, r0
 8dc:	str	r0, [sp, #8]
 8e0:	ldr	r0, [sp, #8]
 8e4:	movw	r1, #65521	; 0xfff1
 8e8:	cmp	r0, r1
 8ec:	bcc	900 <adler32_combine_+0x158>
 8f0:	ldr	r0, [sp, #8]
 8f4:	movw	r1, #65521	; 0xfff1
 8f8:	sub	r0, r0, r1
 8fc:	str	r0, [sp, #8]
 900:	ldr	r0, [sp, #12]
 904:	ldr	r1, [sp, #8]
 908:	lsl	r1, r1, #16
 90c:	orr	r0, r0, r1
 910:	str	r0, [sp, #28]
 914:	ldr	r0, [sp, #28]
 918:	add	sp, sp, #32
 91c:	bx	lr
 920:	.word	0x0001ffe2

00000924 <coda_adler32_combine64>:
 924:	push	{fp, lr}
 928:	mov	fp, sp
 92c:	sub	sp, sp, #16
 930:	str	r0, [fp, #-4]
 934:	str	r1, [sp, #8]
 938:	str	r2, [sp, #4]
 93c:	ldr	r0, [fp, #-4]
 940:	ldr	r1, [sp, #8]
 944:	ldr	r2, [sp, #4]
 948:	bl	7a8 <adler32_combine_>
 94c:	mov	sp, fp
 950:	pop	{fp, pc}
