
CSRF2PWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004410  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  0800451c  0800451c  0000551c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080045e8  080045e8  00006068  2**0
                  CONTENTS
  4 .ARM          00000000  080045e8  080045e8  00006068  2**0
                  CONTENTS
  5 .preinit_array 00000000  080045e8  080045e8  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080045e8  080045e8  000055e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080045ec  080045ec  000055ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080045f0  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003d0  20000068  08004658  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000438  08004658  00006438  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c89c  00000000  00000000  00006091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002023  00000000  00000000  0001292d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d20  00000000  00000000  00014950  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a42  00000000  00000000  00015670  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018a39  00000000  00000000  000160b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e9a3  00000000  00000000  0002eaeb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c604  00000000  00000000  0003d48e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c9a92  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003dd0  00000000  00000000  000c9ad8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  000cd8a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	08004504 	.word	0x08004504

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	08004504 	.word	0x08004504

0800014c <crc8_init>:
#include "main.h"
static uint8_t _lut[256];

void crc8_init(uint8_t poly)
{
 800014c:	b480      	push	{r7}
 800014e:	b087      	sub	sp, #28
 8000150:	af00      	add	r7, sp, #0
 8000152:	4603      	mov	r3, r0
 8000154:	71fb      	strb	r3, [r7, #7]
    for (int idx=0; idx<256; ++idx)
 8000156:	2300      	movs	r3, #0
 8000158:	617b      	str	r3, [r7, #20]
 800015a:	e020      	b.n	800019e <crc8_init+0x52>
    {
        uint8_t crc = idx;
 800015c:	697b      	ldr	r3, [r7, #20]
 800015e:	74fb      	strb	r3, [r7, #19]
        for (int shift=0; shift<8; ++shift)
 8000160:	2300      	movs	r3, #0
 8000162:	60fb      	str	r3, [r7, #12]
 8000164:	e010      	b.n	8000188 <crc8_init+0x3c>
        {
            crc = (crc << 1) ^ ((crc & 0x80) ? poly : 0);
 8000166:	7cfb      	ldrb	r3, [r7, #19]
 8000168:	005b      	lsls	r3, r3, #1
 800016a:	b25a      	sxtb	r2, r3
 800016c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8000170:	2b00      	cmp	r3, #0
 8000172:	da02      	bge.n	800017a <crc8_init+0x2e>
 8000174:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000178:	e000      	b.n	800017c <crc8_init+0x30>
 800017a:	2300      	movs	r3, #0
 800017c:	4053      	eors	r3, r2
 800017e:	b25b      	sxtb	r3, r3
 8000180:	74fb      	strb	r3, [r7, #19]
        for (int shift=0; shift<8; ++shift)
 8000182:	68fb      	ldr	r3, [r7, #12]
 8000184:	3301      	adds	r3, #1
 8000186:	60fb      	str	r3, [r7, #12]
 8000188:	68fb      	ldr	r3, [r7, #12]
 800018a:	2b07      	cmp	r3, #7
 800018c:	ddeb      	ble.n	8000166 <crc8_init+0x1a>
        }
        _lut[idx] = crc & 0xff;
 800018e:	4a08      	ldr	r2, [pc, #32]	@ (80001b0 <crc8_init+0x64>)
 8000190:	697b      	ldr	r3, [r7, #20]
 8000192:	4413      	add	r3, r2
 8000194:	7cfa      	ldrb	r2, [r7, #19]
 8000196:	701a      	strb	r2, [r3, #0]
    for (int idx=0; idx<256; ++idx)
 8000198:	697b      	ldr	r3, [r7, #20]
 800019a:	3301      	adds	r3, #1
 800019c:	617b      	str	r3, [r7, #20]
 800019e:	697b      	ldr	r3, [r7, #20]
 80001a0:	2bff      	cmp	r3, #255	@ 0xff
 80001a2:	dddb      	ble.n	800015c <crc8_init+0x10>
    }
}
 80001a4:	bf00      	nop
 80001a6:	bf00      	nop
 80001a8:	371c      	adds	r7, #28
 80001aa:	46bd      	mov	sp, r7
 80001ac:	bc80      	pop	{r7}
 80001ae:	4770      	bx	lr
 80001b0:	20000084 	.word	0x20000084

080001b4 <crc8_calc>:

uint8_t crc8_calc(uint8_t *data, uint8_t len)
{
 80001b4:	b480      	push	{r7}
 80001b6:	b085      	sub	sp, #20
 80001b8:	af00      	add	r7, sp, #0
 80001ba:	6078      	str	r0, [r7, #4]
 80001bc:	460b      	mov	r3, r1
 80001be:	70fb      	strb	r3, [r7, #3]
    uint8_t crc = 0;
 80001c0:	2300      	movs	r3, #0
 80001c2:	73fb      	strb	r3, [r7, #15]
    while (len--)
 80001c4:	e00a      	b.n	80001dc <crc8_calc+0x28>
    {
        crc = _lut[crc ^ *data++];
 80001c6:	687b      	ldr	r3, [r7, #4]
 80001c8:	1c5a      	adds	r2, r3, #1
 80001ca:	607a      	str	r2, [r7, #4]
 80001cc:	781a      	ldrb	r2, [r3, #0]
 80001ce:	7bfb      	ldrb	r3, [r7, #15]
 80001d0:	4053      	eors	r3, r2
 80001d2:	b2db      	uxtb	r3, r3
 80001d4:	461a      	mov	r2, r3
 80001d6:	4b07      	ldr	r3, [pc, #28]	@ (80001f4 <crc8_calc+0x40>)
 80001d8:	5c9b      	ldrb	r3, [r3, r2]
 80001da:	73fb      	strb	r3, [r7, #15]
    while (len--)
 80001dc:	78fb      	ldrb	r3, [r7, #3]
 80001de:	1e5a      	subs	r2, r3, #1
 80001e0:	70fa      	strb	r2, [r7, #3]
 80001e2:	2b00      	cmp	r3, #0
 80001e4:	d1ef      	bne.n	80001c6 <crc8_calc+0x12>
    }
    return crc;
 80001e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80001e8:	4618      	mov	r0, r3
 80001ea:	3714      	adds	r7, #20
 80001ec:	46bd      	mov	sp, r7
 80001ee:	bc80      	pop	{r7}
 80001f0:	4770      	bx	lr
 80001f2:	bf00      	nop
 80001f4:	20000084 	.word	0x20000084

080001f8 <processCRSFpacket>:
  HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, ch);
  HAL_TIM_PWM_Start(&htim3, ch);
}

static void processCRSFpacket(uint8_t *pdata)
{
 80001f8:	b580      	push	{r7, lr}
 80001fa:	b084      	sub	sp, #16
 80001fc:	af00      	add	r7, sp, #0
 80001fe:	6078      	str	r0, [r7, #4]
    const crsf_header_t *hdr = (crsf_header_t *)pdata;
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	60fb      	str	r3, [r7, #12]
    if ((hdr->device_addr == CRSF_ADDRESS_FLIGHT_CONTROLLER) || (hdr->device_addr == CRSF_ADDRESS_CRSF_TRANSMITTER)) {
 8000204:	68fb      	ldr	r3, [r7, #12]
 8000206:	781b      	ldrb	r3, [r3, #0]
 8000208:	2bc8      	cmp	r3, #200	@ 0xc8
 800020a:	d003      	beq.n	8000214 <processCRSFpacket+0x1c>
 800020c:	68fb      	ldr	r3, [r7, #12]
 800020e:	781b      	ldrb	r3, [r3, #0]
 8000210:	2bee      	cmp	r3, #238	@ 0xee
 8000212:	d12e      	bne.n	8000272 <processCRSFpacket+0x7a>
        switch (hdr->type)
 8000214:	68fb      	ldr	r3, [r7, #12]
 8000216:	789b      	ldrb	r3, [r3, #2]
 8000218:	2b16      	cmp	r3, #22
 800021a:	d005      	beq.n	8000228 <processCRSFpacket+0x30>
 800021c:	2b16      	cmp	r3, #22
 800021e:	dc28      	bgt.n	8000272 <processCRSFpacket+0x7a>
 8000220:	2b02      	cmp	r3, #2
 8000222:	d025      	beq.n	8000270 <processCRSFpacket+0x78>
 8000224:	2b14      	cmp	r3, #20
            //set_pwm_duty_cycle(val,TIM_CHANNEL_4);
            TIM3->CCR4 = val;
            break;
        case CRSF_FRAMETYPE_LINK_STATISTICS:
            //packetLinkStatistics(hdr);
            break;
 8000226:	e024      	b.n	8000272 <processCRSFpacket+0x7a>
            process_RC_channels(hdr);
 8000228:	68f8      	ldr	r0, [r7, #12]
 800022a:	f000 fab7 	bl	800079c <process_RC_channels>
            uint16_t val = get_pwm_value(9);
 800022e:	2009      	movs	r0, #9
 8000230:	f000 fbb2 	bl	8000998 <get_pwm_value>
 8000234:	4603      	mov	r3, r0
 8000236:	817b      	strh	r3, [r7, #10]
            TIM3->CCR1 = val;
 8000238:	4a10      	ldr	r2, [pc, #64]	@ (800027c <processCRSFpacket+0x84>)
 800023a:	897b      	ldrh	r3, [r7, #10]
 800023c:	6353      	str	r3, [r2, #52]	@ 0x34
             val = get_pwm_value(10);
 800023e:	200a      	movs	r0, #10
 8000240:	f000 fbaa 	bl	8000998 <get_pwm_value>
 8000244:	4603      	mov	r3, r0
 8000246:	817b      	strh	r3, [r7, #10]
            TIM3->CCR2 = val;
 8000248:	4a0c      	ldr	r2, [pc, #48]	@ (800027c <processCRSFpacket+0x84>)
 800024a:	897b      	ldrh	r3, [r7, #10]
 800024c:	6393      	str	r3, [r2, #56]	@ 0x38
             val = get_pwm_value(11);
 800024e:	200b      	movs	r0, #11
 8000250:	f000 fba2 	bl	8000998 <get_pwm_value>
 8000254:	4603      	mov	r3, r0
 8000256:	817b      	strh	r3, [r7, #10]
            TIM3->CCR3= val;
 8000258:	4a08      	ldr	r2, [pc, #32]	@ (800027c <processCRSFpacket+0x84>)
 800025a:	897b      	ldrh	r3, [r7, #10]
 800025c:	63d3      	str	r3, [r2, #60]	@ 0x3c
             val = get_pwm_value(12);
 800025e:	200c      	movs	r0, #12
 8000260:	f000 fb9a 	bl	8000998 <get_pwm_value>
 8000264:	4603      	mov	r3, r0
 8000266:	817b      	strh	r3, [r7, #10]
            TIM3->CCR4 = val;
 8000268:	4a04      	ldr	r2, [pc, #16]	@ (800027c <processCRSFpacket+0x84>)
 800026a:	897b      	ldrh	r3, [r7, #10]
 800026c:	6413      	str	r3, [r2, #64]	@ 0x40
            break;
 800026e:	e000      	b.n	8000272 <processCRSFpacket+0x7a>
            break;
 8000270:	bf00      	nop
        }
    } // CRSF_ADDRESS_FLIGHT_CONTROLLER

}
 8000272:	bf00      	nop
 8000274:	3710      	adds	r7, #16
 8000276:	46bd      	mov	sp, r7
 8000278:	bd80      	pop	{r7, pc}
 800027a:	bf00      	nop
 800027c:	40000400 	.word	0x40000400

08000280 <crsf_recieve>:
static void crsf_recieve(uint8_t rx_data){
 8000280:	b590      	push	{r4, r7, lr}
 8000282:	b087      	sub	sp, #28
 8000284:	af02      	add	r7, sp, #8
 8000286:	4603      	mov	r3, r0
 8000288:	71fb      	strb	r3, [r7, #7]

	static state_rec_t state = STATE_IDLE;
	static uint8_t index = 0;
	switch (state){
 800028a:	4b46      	ldr	r3, [pc, #280]	@ (80003a4 <crsf_recieve+0x124>)
 800028c:	781b      	ldrb	r3, [r3, #0]
 800028e:	2b02      	cmp	r3, #2
 8000290:	d03b      	beq.n	800030a <crsf_recieve+0x8a>
 8000292:	2b02      	cmp	r3, #2
 8000294:	f300 8081 	bgt.w	800039a <crsf_recieve+0x11a>
 8000298:	2b00      	cmp	r3, #0
 800029a:	d002      	beq.n	80002a2 <crsf_recieve+0x22>
 800029c:	2b01      	cmp	r3, #1
 800029e:	d01c      	beq.n	80002da <crsf_recieve+0x5a>
					printf("CRC WRONG\n\r");
				}
			}
			break;
	}
}
 80002a0:	e07b      	b.n	800039a <crsf_recieve+0x11a>
			if ((rx_data == CRSF_ADDRESS_FLIGHT_CONTROLLER) || (rx_data == CRSF_ADDRESS_CRSF_TRANSMITTER)) {
 80002a2:	79fb      	ldrb	r3, [r7, #7]
 80002a4:	2bc8      	cmp	r3, #200	@ 0xc8
 80002a6:	d002      	beq.n	80002ae <crsf_recieve+0x2e>
 80002a8:	79fb      	ldrb	r3, [r7, #7]
 80002aa:	2bee      	cmp	r3, #238	@ 0xee
 80002ac:	d172      	bne.n	8000394 <crsf_recieve+0x114>
				HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80002ae:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80002b2:	483d      	ldr	r0, [pc, #244]	@ (80003a8 <crsf_recieve+0x128>)
 80002b4:	f001 f974 	bl	80015a0 <HAL_GPIO_TogglePin>
				state = STATE_LENGHT;
 80002b8:	4b3a      	ldr	r3, [pc, #232]	@ (80003a4 <crsf_recieve+0x124>)
 80002ba:	2201      	movs	r2, #1
 80002bc:	701a      	strb	r2, [r3, #0]
				index = 0;
 80002be:	4b3b      	ldr	r3, [pc, #236]	@ (80003ac <crsf_recieve+0x12c>)
 80002c0:	2200      	movs	r2, #0
 80002c2:	701a      	strb	r2, [r3, #0]
				rxbuff[index++] = rx_data;
 80002c4:	4b39      	ldr	r3, [pc, #228]	@ (80003ac <crsf_recieve+0x12c>)
 80002c6:	781b      	ldrb	r3, [r3, #0]
 80002c8:	1c5a      	adds	r2, r3, #1
 80002ca:	b2d1      	uxtb	r1, r2
 80002cc:	4a37      	ldr	r2, [pc, #220]	@ (80003ac <crsf_recieve+0x12c>)
 80002ce:	7011      	strb	r1, [r2, #0]
 80002d0:	4619      	mov	r1, r3
 80002d2:	4a37      	ldr	r2, [pc, #220]	@ (80003b0 <crsf_recieve+0x130>)
 80002d4:	79fb      	ldrb	r3, [r7, #7]
 80002d6:	5453      	strb	r3, [r2, r1]
			break;
 80002d8:	e05c      	b.n	8000394 <crsf_recieve+0x114>
			if ((rx_data < 3 ) || (rx_data > CRSF_MAX_PAYLOAD_LEN + 2)) {
 80002da:	79fb      	ldrb	r3, [r7, #7]
 80002dc:	2b02      	cmp	r3, #2
 80002de:	d902      	bls.n	80002e6 <crsf_recieve+0x66>
 80002e0:	79fb      	ldrb	r3, [r7, #7]
 80002e2:	2b3e      	cmp	r3, #62	@ 0x3e
 80002e4:	d903      	bls.n	80002ee <crsf_recieve+0x6e>
				state = STATE_IDLE;
 80002e6:	4b2f      	ldr	r3, [pc, #188]	@ (80003a4 <crsf_recieve+0x124>)
 80002e8:	2200      	movs	r2, #0
 80002ea:	701a      	strb	r2, [r3, #0]
			break;
 80002ec:	e055      	b.n	800039a <crsf_recieve+0x11a>
				state = STATE_DATA;
 80002ee:	4b2d      	ldr	r3, [pc, #180]	@ (80003a4 <crsf_recieve+0x124>)
 80002f0:	2202      	movs	r2, #2
 80002f2:	701a      	strb	r2, [r3, #0]
				rxbuff[index++] = rx_data;
 80002f4:	4b2d      	ldr	r3, [pc, #180]	@ (80003ac <crsf_recieve+0x12c>)
 80002f6:	781b      	ldrb	r3, [r3, #0]
 80002f8:	1c5a      	adds	r2, r3, #1
 80002fa:	b2d1      	uxtb	r1, r2
 80002fc:	4a2b      	ldr	r2, [pc, #172]	@ (80003ac <crsf_recieve+0x12c>)
 80002fe:	7011      	strb	r1, [r2, #0]
 8000300:	4619      	mov	r1, r3
 8000302:	4a2b      	ldr	r2, [pc, #172]	@ (80003b0 <crsf_recieve+0x130>)
 8000304:	79fb      	ldrb	r3, [r7, #7]
 8000306:	5453      	strb	r3, [r2, r1]
			break;
 8000308:	e047      	b.n	800039a <crsf_recieve+0x11a>
			rxbuff[index++] = rx_data;
 800030a:	4b28      	ldr	r3, [pc, #160]	@ (80003ac <crsf_recieve+0x12c>)
 800030c:	781b      	ldrb	r3, [r3, #0]
 800030e:	1c5a      	adds	r2, r3, #1
 8000310:	b2d1      	uxtb	r1, r2
 8000312:	4a26      	ldr	r2, [pc, #152]	@ (80003ac <crsf_recieve+0x12c>)
 8000314:	7011      	strb	r1, [r2, #0]
 8000316:	4619      	mov	r1, r3
 8000318:	4a25      	ldr	r2, [pc, #148]	@ (80003b0 <crsf_recieve+0x130>)
 800031a:	79fb      	ldrb	r3, [r7, #7]
 800031c:	5453      	strb	r3, [r2, r1]
			if (index >=rxbuff[1] + 2) {
 800031e:	4b24      	ldr	r3, [pc, #144]	@ (80003b0 <crsf_recieve+0x130>)
 8000320:	785b      	ldrb	r3, [r3, #1]
 8000322:	3301      	adds	r3, #1
 8000324:	4a21      	ldr	r2, [pc, #132]	@ (80003ac <crsf_recieve+0x12c>)
 8000326:	7812      	ldrb	r2, [r2, #0]
 8000328:	4293      	cmp	r3, r2
 800032a:	da35      	bge.n	8000398 <crsf_recieve+0x118>
				state = STATE_IDLE;
 800032c:	4b1d      	ldr	r3, [pc, #116]	@ (80003a4 <crsf_recieve+0x124>)
 800032e:	2200      	movs	r2, #0
 8000330:	701a      	strb	r2, [r3, #0]
				uint8_t crc_in = rxbuff[2 + rxbuff[1] - 1];
 8000332:	4b1f      	ldr	r3, [pc, #124]	@ (80003b0 <crsf_recieve+0x130>)
 8000334:	785b      	ldrb	r3, [r3, #1]
 8000336:	3301      	adds	r3, #1
 8000338:	4a1d      	ldr	r2, [pc, #116]	@ (80003b0 <crsf_recieve+0x130>)
 800033a:	5cd3      	ldrb	r3, [r2, r3]
 800033c:	73fb      	strb	r3, [r7, #15]
				uint8_t crc_calc = crc8_calc(&rxbuff[2], rxbuff[1] - 1);
 800033e:	4b1c      	ldr	r3, [pc, #112]	@ (80003b0 <crsf_recieve+0x130>)
 8000340:	785b      	ldrb	r3, [r3, #1]
 8000342:	3b01      	subs	r3, #1
 8000344:	b2db      	uxtb	r3, r3
 8000346:	4619      	mov	r1, r3
 8000348:	481a      	ldr	r0, [pc, #104]	@ (80003b4 <crsf_recieve+0x134>)
 800034a:	f7ff ff33 	bl	80001b4 <crc8_calc>
 800034e:	4603      	mov	r3, r0
 8000350:	73bb      	strb	r3, [r7, #14]
						rxbuff[0],rxbuff[1], rxbuff[2],crc_in,crc_calc);
 8000352:	4b17      	ldr	r3, [pc, #92]	@ (80003b0 <crsf_recieve+0x130>)
 8000354:	781b      	ldrb	r3, [r3, #0]
				printf("addr =0x%02x, lenght = 0x%02x,type = 0x%02x, crc in =0x%02x, crc calc = 0x%02x\n\r",
 8000356:	4619      	mov	r1, r3
						rxbuff[0],rxbuff[1], rxbuff[2],crc_in,crc_calc);
 8000358:	4b15      	ldr	r3, [pc, #84]	@ (80003b0 <crsf_recieve+0x130>)
 800035a:	785b      	ldrb	r3, [r3, #1]
				printf("addr =0x%02x, lenght = 0x%02x,type = 0x%02x, crc in =0x%02x, crc calc = 0x%02x\n\r",
 800035c:	4618      	mov	r0, r3
						rxbuff[0],rxbuff[1], rxbuff[2],crc_in,crc_calc);
 800035e:	4b14      	ldr	r3, [pc, #80]	@ (80003b0 <crsf_recieve+0x130>)
 8000360:	789b      	ldrb	r3, [r3, #2]
				printf("addr =0x%02x, lenght = 0x%02x,type = 0x%02x, crc in =0x%02x, crc calc = 0x%02x\n\r",
 8000362:	461c      	mov	r4, r3
 8000364:	7bfb      	ldrb	r3, [r7, #15]
 8000366:	7bba      	ldrb	r2, [r7, #14]
 8000368:	9201      	str	r2, [sp, #4]
 800036a:	9300      	str	r3, [sp, #0]
 800036c:	4623      	mov	r3, r4
 800036e:	4602      	mov	r2, r0
 8000370:	4811      	ldr	r0, [pc, #68]	@ (80003b8 <crsf_recieve+0x138>)
 8000372:	f003 fa4f 	bl	8003814 <iprintf>
				if (crc_in == crc_calc) {
 8000376:	7bfa      	ldrb	r2, [r7, #15]
 8000378:	7bbb      	ldrb	r3, [r7, #14]
 800037a:	429a      	cmp	r2, r3
 800037c:	d106      	bne.n	800038c <crsf_recieve+0x10c>
					processCRSFpacket(rxbuff);
 800037e:	480c      	ldr	r0, [pc, #48]	@ (80003b0 <crsf_recieve+0x130>)
 8000380:	f7ff ff3a 	bl	80001f8 <processCRSFpacket>
					printf("CRC_OK\n\r");
 8000384:	480d      	ldr	r0, [pc, #52]	@ (80003bc <crsf_recieve+0x13c>)
 8000386:	f003 fa45 	bl	8003814 <iprintf>
			break;
 800038a:	e005      	b.n	8000398 <crsf_recieve+0x118>
					printf("CRC WRONG\n\r");
 800038c:	480c      	ldr	r0, [pc, #48]	@ (80003c0 <crsf_recieve+0x140>)
 800038e:	f003 fa41 	bl	8003814 <iprintf>
			break;
 8000392:	e001      	b.n	8000398 <crsf_recieve+0x118>
			break;
 8000394:	bf00      	nop
 8000396:	e000      	b.n	800039a <crsf_recieve+0x11a>
			break;
 8000398:	bf00      	nop
}
 800039a:	bf00      	nop
 800039c:	3714      	adds	r7, #20
 800039e:	46bd      	mov	sp, r7
 80003a0:	bd90      	pop	{r4, r7, pc}
 80003a2:	bf00      	nop
 80003a4:	200002a0 	.word	0x200002a0
 80003a8:	40011000 	.word	0x40011000
 80003ac:	200002a1 	.word	0x200002a1
 80003b0:	20000260 	.word	0x20000260
 80003b4:	20000262 	.word	0x20000262
 80003b8:	0800451c 	.word	0x0800451c
 80003bc:	08004570 	.word	0x08004570
 80003c0:	0800457c 	.word	0x0800457c

080003c4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80003c4:	b580      	push	{r7, lr}
 80003c6:	b082      	sub	sp, #8
 80003c8:	af00      	add	r7, sp, #0
 80003ca:	6078      	str	r0, [r7, #4]
	crsf_recieve(rx_buff[0]);
 80003cc:	4b04      	ldr	r3, [pc, #16]	@ (80003e0 <HAL_UART_RxCpltCallback+0x1c>)
 80003ce:	781b      	ldrb	r3, [r3, #0]
 80003d0:	4618      	mov	r0, r3
 80003d2:	f7ff ff55 	bl	8000280 <crsf_recieve>
}
 80003d6:	bf00      	nop
 80003d8:	3708      	adds	r7, #8
 80003da:	46bd      	mov	sp, r7
 80003dc:	bd80      	pop	{r7, pc}
 80003de:	bf00      	nop
 80003e0:	2000025c 	.word	0x2000025c

080003e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003e4:	b580      	push	{r7, lr}
 80003e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003e8:	f000 fd1c 	bl	8000e24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003ec:	f000 f83a 	bl	8000464 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003f0:	f000 f966 	bl	80006c0 <MX_GPIO_Init>
  MX_TIM3_Init();
 80003f4:	f000 f878 	bl	80004e8 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80003f8:	f000 f90e 	bl	8000618 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80003fc:	f000 f936 	bl	800066c <MX_USART2_UART_Init>
  crc8_init(POLY);
 8000400:	20d5      	movs	r0, #213	@ 0xd5
 8000402:	f7ff fea3 	bl	800014c <crc8_init>
  HAL_UART_Receive_IT(&huart2, (uint8_t *)rx_buff, 1);
 8000406:	2201      	movs	r2, #1
 8000408:	490a      	ldr	r1, [pc, #40]	@ (8000434 <main+0x50>)
 800040a:	480b      	ldr	r0, [pc, #44]	@ (8000438 <main+0x54>)
 800040c:	f002 fb9b 	bl	8002b46 <HAL_UART_Receive_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000410:	2100      	movs	r1, #0
 8000412:	480a      	ldr	r0, [pc, #40]	@ (800043c <main+0x58>)
 8000414:	f001 fd96 	bl	8001f44 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000418:	2104      	movs	r1, #4
 800041a:	4808      	ldr	r0, [pc, #32]	@ (800043c <main+0x58>)
 800041c:	f001 fd92 	bl	8001f44 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8000420:	2108      	movs	r1, #8
 8000422:	4806      	ldr	r0, [pc, #24]	@ (800043c <main+0x58>)
 8000424:	f001 fd8e 	bl	8001f44 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8000428:	210c      	movs	r1, #12
 800042a:	4804      	ldr	r0, [pc, #16]	@ (800043c <main+0x58>)
 800042c:	f001 fd8a 	bl	8001f44 <HAL_TIM_PWM_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000430:	bf00      	nop
 8000432:	e7fd      	b.n	8000430 <main+0x4c>
 8000434:	2000025c 	.word	0x2000025c
 8000438:	20000214 	.word	0x20000214
 800043c:	20000184 	.word	0x20000184

08000440 <__io_putchar>:
    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
PUTCHAR_PROTOTYPE
{
 8000440:	b580      	push	{r7, lr}
 8000442:	b082      	sub	sp, #8
 8000444:	af00      	add	r7, sp, #0
 8000446:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 8000448:	1d39      	adds	r1, r7, #4
 800044a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800044e:	2201      	movs	r2, #1
 8000450:	4803      	ldr	r0, [pc, #12]	@ (8000460 <__io_putchar+0x20>)
 8000452:	f002 faf5 	bl	8002a40 <HAL_UART_Transmit>

  return ch;
 8000456:	687b      	ldr	r3, [r7, #4]
}
 8000458:	4618      	mov	r0, r3
 800045a:	3708      	adds	r7, #8
 800045c:	46bd      	mov	sp, r7
 800045e:	bd80      	pop	{r7, pc}
 8000460:	200001cc 	.word	0x200001cc

08000464 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	b090      	sub	sp, #64	@ 0x40
 8000468:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800046a:	f107 0318 	add.w	r3, r7, #24
 800046e:	2228      	movs	r2, #40	@ 0x28
 8000470:	2100      	movs	r1, #0
 8000472:	4618      	mov	r0, r3
 8000474:	f003 fa23 	bl	80038be <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000478:	1d3b      	adds	r3, r7, #4
 800047a:	2200      	movs	r2, #0
 800047c:	601a      	str	r2, [r3, #0]
 800047e:	605a      	str	r2, [r3, #4]
 8000480:	609a      	str	r2, [r3, #8]
 8000482:	60da      	str	r2, [r3, #12]
 8000484:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000486:	2302      	movs	r3, #2
 8000488:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800048a:	2301      	movs	r3, #1
 800048c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800048e:	2310      	movs	r3, #16
 8000490:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000492:	2302      	movs	r3, #2
 8000494:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000496:	2300      	movs	r3, #0
 8000498:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800049a:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 800049e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004a0:	f107 0318 	add.w	r3, r7, #24
 80004a4:	4618      	mov	r0, r3
 80004a6:	f001 f895 	bl	80015d4 <HAL_RCC_OscConfig>
 80004aa:	4603      	mov	r3, r0
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	d001      	beq.n	80004b4 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80004b0:	f000 f952 	bl	8000758 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004b4:	230f      	movs	r3, #15
 80004b6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004b8:	2302      	movs	r3, #2
 80004ba:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004bc:	2300      	movs	r3, #0
 80004be:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80004c0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80004c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004c6:	2300      	movs	r3, #0
 80004c8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80004ca:	1d3b      	adds	r3, r7, #4
 80004cc:	2102      	movs	r1, #2
 80004ce:	4618      	mov	r0, r3
 80004d0:	f001 fb02 	bl	8001ad8 <HAL_RCC_ClockConfig>
 80004d4:	4603      	mov	r3, r0
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	d001      	beq.n	80004de <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80004da:	f000 f93d 	bl	8000758 <Error_Handler>
  }
}
 80004de:	bf00      	nop
 80004e0:	3740      	adds	r7, #64	@ 0x40
 80004e2:	46bd      	mov	sp, r7
 80004e4:	bd80      	pop	{r7, pc}
	...

080004e8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80004e8:	b580      	push	{r7, lr}
 80004ea:	b08e      	sub	sp, #56	@ 0x38
 80004ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80004ee:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80004f2:	2200      	movs	r2, #0
 80004f4:	601a      	str	r2, [r3, #0]
 80004f6:	605a      	str	r2, [r3, #4]
 80004f8:	609a      	str	r2, [r3, #8]
 80004fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80004fc:	f107 0320 	add.w	r3, r7, #32
 8000500:	2200      	movs	r2, #0
 8000502:	601a      	str	r2, [r3, #0]
 8000504:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000506:	1d3b      	adds	r3, r7, #4
 8000508:	2200      	movs	r2, #0
 800050a:	601a      	str	r2, [r3, #0]
 800050c:	605a      	str	r2, [r3, #4]
 800050e:	609a      	str	r2, [r3, #8]
 8000510:	60da      	str	r2, [r3, #12]
 8000512:	611a      	str	r2, [r3, #16]
 8000514:	615a      	str	r2, [r3, #20]
 8000516:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000518:	4b3d      	ldr	r3, [pc, #244]	@ (8000610 <MX_TIM3_Init+0x128>)
 800051a:	4a3e      	ldr	r2, [pc, #248]	@ (8000614 <MX_TIM3_Init+0x12c>)
 800051c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 64;
 800051e:	4b3c      	ldr	r3, [pc, #240]	@ (8000610 <MX_TIM3_Init+0x128>)
 8000520:	2240      	movs	r2, #64	@ 0x40
 8000522:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000524:	4b3a      	ldr	r3, [pc, #232]	@ (8000610 <MX_TIM3_Init+0x128>)
 8000526:	2200      	movs	r2, #0
 8000528:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000;
 800052a:	4b39      	ldr	r3, [pc, #228]	@ (8000610 <MX_TIM3_Init+0x128>)
 800052c:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8000530:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000532:	4b37      	ldr	r3, [pc, #220]	@ (8000610 <MX_TIM3_Init+0x128>)
 8000534:	2200      	movs	r2, #0
 8000536:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000538:	4b35      	ldr	r3, [pc, #212]	@ (8000610 <MX_TIM3_Init+0x128>)
 800053a:	2280      	movs	r2, #128	@ 0x80
 800053c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800053e:	4834      	ldr	r0, [pc, #208]	@ (8000610 <MX_TIM3_Init+0x128>)
 8000540:	f001 fc58 	bl	8001df4 <HAL_TIM_Base_Init>
 8000544:	4603      	mov	r3, r0
 8000546:	2b00      	cmp	r3, #0
 8000548:	d001      	beq.n	800054e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800054a:	f000 f905 	bl	8000758 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800054e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000552:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000554:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000558:	4619      	mov	r1, r3
 800055a:	482d      	ldr	r0, [pc, #180]	@ (8000610 <MX_TIM3_Init+0x128>)
 800055c:	f001 fe56 	bl	800220c <HAL_TIM_ConfigClockSource>
 8000560:	4603      	mov	r3, r0
 8000562:	2b00      	cmp	r3, #0
 8000564:	d001      	beq.n	800056a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000566:	f000 f8f7 	bl	8000758 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800056a:	4829      	ldr	r0, [pc, #164]	@ (8000610 <MX_TIM3_Init+0x128>)
 800056c:	f001 fc91 	bl	8001e92 <HAL_TIM_PWM_Init>
 8000570:	4603      	mov	r3, r0
 8000572:	2b00      	cmp	r3, #0
 8000574:	d001      	beq.n	800057a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000576:	f000 f8ef 	bl	8000758 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800057a:	2300      	movs	r3, #0
 800057c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800057e:	2300      	movs	r3, #0
 8000580:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000582:	f107 0320 	add.w	r3, r7, #32
 8000586:	4619      	mov	r1, r3
 8000588:	4821      	ldr	r0, [pc, #132]	@ (8000610 <MX_TIM3_Init+0x128>)
 800058a:	f002 f9ab 	bl	80028e4 <HAL_TIMEx_MasterConfigSynchronization>
 800058e:	4603      	mov	r3, r0
 8000590:	2b00      	cmp	r3, #0
 8000592:	d001      	beq.n	8000598 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000594:	f000 f8e0 	bl	8000758 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000598:	2360      	movs	r3, #96	@ 0x60
 800059a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 10000;
 800059c:	f242 7310 	movw	r3, #10000	@ 0x2710
 80005a0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80005a2:	2300      	movs	r3, #0
 80005a4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80005a6:	2300      	movs	r3, #0
 80005a8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80005aa:	1d3b      	adds	r3, r7, #4
 80005ac:	2200      	movs	r2, #0
 80005ae:	4619      	mov	r1, r3
 80005b0:	4817      	ldr	r0, [pc, #92]	@ (8000610 <MX_TIM3_Init+0x128>)
 80005b2:	f001 fd69 	bl	8002088 <HAL_TIM_PWM_ConfigChannel>
 80005b6:	4603      	mov	r3, r0
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d001      	beq.n	80005c0 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 80005bc:	f000 f8cc 	bl	8000758 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80005c0:	1d3b      	adds	r3, r7, #4
 80005c2:	2204      	movs	r2, #4
 80005c4:	4619      	mov	r1, r3
 80005c6:	4812      	ldr	r0, [pc, #72]	@ (8000610 <MX_TIM3_Init+0x128>)
 80005c8:	f001 fd5e 	bl	8002088 <HAL_TIM_PWM_ConfigChannel>
 80005cc:	4603      	mov	r3, r0
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d001      	beq.n	80005d6 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 80005d2:	f000 f8c1 	bl	8000758 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80005d6:	1d3b      	adds	r3, r7, #4
 80005d8:	2208      	movs	r2, #8
 80005da:	4619      	mov	r1, r3
 80005dc:	480c      	ldr	r0, [pc, #48]	@ (8000610 <MX_TIM3_Init+0x128>)
 80005de:	f001 fd53 	bl	8002088 <HAL_TIM_PWM_ConfigChannel>
 80005e2:	4603      	mov	r3, r0
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d001      	beq.n	80005ec <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 80005e8:	f000 f8b6 	bl	8000758 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80005ec:	1d3b      	adds	r3, r7, #4
 80005ee:	220c      	movs	r2, #12
 80005f0:	4619      	mov	r1, r3
 80005f2:	4807      	ldr	r0, [pc, #28]	@ (8000610 <MX_TIM3_Init+0x128>)
 80005f4:	f001 fd48 	bl	8002088 <HAL_TIM_PWM_ConfigChannel>
 80005f8:	4603      	mov	r3, r0
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d001      	beq.n	8000602 <MX_TIM3_Init+0x11a>
  {
    Error_Handler();
 80005fe:	f000 f8ab 	bl	8000758 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000602:	4803      	ldr	r0, [pc, #12]	@ (8000610 <MX_TIM3_Init+0x128>)
 8000604:	f000 fa2e 	bl	8000a64 <HAL_TIM_MspPostInit>

}
 8000608:	bf00      	nop
 800060a:	3738      	adds	r7, #56	@ 0x38
 800060c:	46bd      	mov	sp, r7
 800060e:	bd80      	pop	{r7, pc}
 8000610:	20000184 	.word	0x20000184
 8000614:	40000400 	.word	0x40000400

08000618 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800061c:	4b11      	ldr	r3, [pc, #68]	@ (8000664 <MX_USART1_UART_Init+0x4c>)
 800061e:	4a12      	ldr	r2, [pc, #72]	@ (8000668 <MX_USART1_UART_Init+0x50>)
 8000620:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000622:	4b10      	ldr	r3, [pc, #64]	@ (8000664 <MX_USART1_UART_Init+0x4c>)
 8000624:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000628:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800062a:	4b0e      	ldr	r3, [pc, #56]	@ (8000664 <MX_USART1_UART_Init+0x4c>)
 800062c:	2200      	movs	r2, #0
 800062e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000630:	4b0c      	ldr	r3, [pc, #48]	@ (8000664 <MX_USART1_UART_Init+0x4c>)
 8000632:	2200      	movs	r2, #0
 8000634:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000636:	4b0b      	ldr	r3, [pc, #44]	@ (8000664 <MX_USART1_UART_Init+0x4c>)
 8000638:	2200      	movs	r2, #0
 800063a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800063c:	4b09      	ldr	r3, [pc, #36]	@ (8000664 <MX_USART1_UART_Init+0x4c>)
 800063e:	220c      	movs	r2, #12
 8000640:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000642:	4b08      	ldr	r3, [pc, #32]	@ (8000664 <MX_USART1_UART_Init+0x4c>)
 8000644:	2200      	movs	r2, #0
 8000646:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000648:	4b06      	ldr	r3, [pc, #24]	@ (8000664 <MX_USART1_UART_Init+0x4c>)
 800064a:	2200      	movs	r2, #0
 800064c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800064e:	4805      	ldr	r0, [pc, #20]	@ (8000664 <MX_USART1_UART_Init+0x4c>)
 8000650:	f002 f9a6 	bl	80029a0 <HAL_UART_Init>
 8000654:	4603      	mov	r3, r0
 8000656:	2b00      	cmp	r3, #0
 8000658:	d001      	beq.n	800065e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800065a:	f000 f87d 	bl	8000758 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800065e:	bf00      	nop
 8000660:	bd80      	pop	{r7, pc}
 8000662:	bf00      	nop
 8000664:	200001cc 	.word	0x200001cc
 8000668:	40013800 	.word	0x40013800

0800066c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000670:	4b10      	ldr	r3, [pc, #64]	@ (80006b4 <MX_USART2_UART_Init+0x48>)
 8000672:	4a11      	ldr	r2, [pc, #68]	@ (80006b8 <MX_USART2_UART_Init+0x4c>)
 8000674:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 400000;
 8000676:	4b0f      	ldr	r3, [pc, #60]	@ (80006b4 <MX_USART2_UART_Init+0x48>)
 8000678:	4a10      	ldr	r2, [pc, #64]	@ (80006bc <MX_USART2_UART_Init+0x50>)
 800067a:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800067c:	4b0d      	ldr	r3, [pc, #52]	@ (80006b4 <MX_USART2_UART_Init+0x48>)
 800067e:	2200      	movs	r2, #0
 8000680:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000682:	4b0c      	ldr	r3, [pc, #48]	@ (80006b4 <MX_USART2_UART_Init+0x48>)
 8000684:	2200      	movs	r2, #0
 8000686:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000688:	4b0a      	ldr	r3, [pc, #40]	@ (80006b4 <MX_USART2_UART_Init+0x48>)
 800068a:	2200      	movs	r2, #0
 800068c:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800068e:	4b09      	ldr	r3, [pc, #36]	@ (80006b4 <MX_USART2_UART_Init+0x48>)
 8000690:	220c      	movs	r2, #12
 8000692:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000694:	4b07      	ldr	r3, [pc, #28]	@ (80006b4 <MX_USART2_UART_Init+0x48>)
 8000696:	2200      	movs	r2, #0
 8000698:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800069a:	4b06      	ldr	r3, [pc, #24]	@ (80006b4 <MX_USART2_UART_Init+0x48>)
 800069c:	2200      	movs	r2, #0
 800069e:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006a0:	4804      	ldr	r0, [pc, #16]	@ (80006b4 <MX_USART2_UART_Init+0x48>)
 80006a2:	f002 f97d 	bl	80029a0 <HAL_UART_Init>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d001      	beq.n	80006b0 <MX_USART2_UART_Init+0x44>
  {
    Error_Handler();
 80006ac:	f000 f854 	bl	8000758 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80006b0:	bf00      	nop
 80006b2:	bd80      	pop	{r7, pc}
 80006b4:	20000214 	.word	0x20000214
 80006b8:	40004400 	.word	0x40004400
 80006bc:	00061a80 	.word	0x00061a80

080006c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b088      	sub	sp, #32
 80006c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006c6:	f107 0310 	add.w	r3, r7, #16
 80006ca:	2200      	movs	r2, #0
 80006cc:	601a      	str	r2, [r3, #0]
 80006ce:	605a      	str	r2, [r3, #4]
 80006d0:	609a      	str	r2, [r3, #8]
 80006d2:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006d4:	4b1e      	ldr	r3, [pc, #120]	@ (8000750 <MX_GPIO_Init+0x90>)
 80006d6:	699b      	ldr	r3, [r3, #24]
 80006d8:	4a1d      	ldr	r2, [pc, #116]	@ (8000750 <MX_GPIO_Init+0x90>)
 80006da:	f043 0310 	orr.w	r3, r3, #16
 80006de:	6193      	str	r3, [r2, #24]
 80006e0:	4b1b      	ldr	r3, [pc, #108]	@ (8000750 <MX_GPIO_Init+0x90>)
 80006e2:	699b      	ldr	r3, [r3, #24]
 80006e4:	f003 0310 	and.w	r3, r3, #16
 80006e8:	60fb      	str	r3, [r7, #12]
 80006ea:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ec:	4b18      	ldr	r3, [pc, #96]	@ (8000750 <MX_GPIO_Init+0x90>)
 80006ee:	699b      	ldr	r3, [r3, #24]
 80006f0:	4a17      	ldr	r2, [pc, #92]	@ (8000750 <MX_GPIO_Init+0x90>)
 80006f2:	f043 0304 	orr.w	r3, r3, #4
 80006f6:	6193      	str	r3, [r2, #24]
 80006f8:	4b15      	ldr	r3, [pc, #84]	@ (8000750 <MX_GPIO_Init+0x90>)
 80006fa:	699b      	ldr	r3, [r3, #24]
 80006fc:	f003 0304 	and.w	r3, r3, #4
 8000700:	60bb      	str	r3, [r7, #8]
 8000702:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000704:	4b12      	ldr	r3, [pc, #72]	@ (8000750 <MX_GPIO_Init+0x90>)
 8000706:	699b      	ldr	r3, [r3, #24]
 8000708:	4a11      	ldr	r2, [pc, #68]	@ (8000750 <MX_GPIO_Init+0x90>)
 800070a:	f043 0308 	orr.w	r3, r3, #8
 800070e:	6193      	str	r3, [r2, #24]
 8000710:	4b0f      	ldr	r3, [pc, #60]	@ (8000750 <MX_GPIO_Init+0x90>)
 8000712:	699b      	ldr	r3, [r3, #24]
 8000714:	f003 0308 	and.w	r3, r3, #8
 8000718:	607b      	str	r3, [r7, #4]
 800071a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800071c:	2200      	movs	r2, #0
 800071e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000722:	480c      	ldr	r0, [pc, #48]	@ (8000754 <MX_GPIO_Init+0x94>)
 8000724:	f000 ff24 	bl	8001570 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000728:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800072c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800072e:	2301      	movs	r3, #1
 8000730:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000732:	2300      	movs	r3, #0
 8000734:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000736:	2302      	movs	r3, #2
 8000738:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800073a:	f107 0310 	add.w	r3, r7, #16
 800073e:	4619      	mov	r1, r3
 8000740:	4804      	ldr	r0, [pc, #16]	@ (8000754 <MX_GPIO_Init+0x94>)
 8000742:	f000 fd91 	bl	8001268 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000746:	bf00      	nop
 8000748:	3720      	adds	r7, #32
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop
 8000750:	40021000 	.word	0x40021000
 8000754:	40011000 	.word	0x40011000

08000758 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000758:	b480      	push	{r7}
 800075a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800075c:	b672      	cpsid	i
}
 800075e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000760:	bf00      	nop
 8000762:	e7fd      	b.n	8000760 <Error_Handler+0x8>

08000764 <map>:
#include "main.h"


long map(long x, long in_min, long in_max, long out_min, long out_max)
{
 8000764:	b480      	push	{r7}
 8000766:	b085      	sub	sp, #20
 8000768:	af00      	add	r7, sp, #0
 800076a:	60f8      	str	r0, [r7, #12]
 800076c:	60b9      	str	r1, [r7, #8]
 800076e:	607a      	str	r2, [r7, #4]
 8000770:	603b      	str	r3, [r7, #0]
  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8000772:	68fa      	ldr	r2, [r7, #12]
 8000774:	68bb      	ldr	r3, [r7, #8]
 8000776:	1ad3      	subs	r3, r2, r3
 8000778:	69b9      	ldr	r1, [r7, #24]
 800077a:	683a      	ldr	r2, [r7, #0]
 800077c:	1a8a      	subs	r2, r1, r2
 800077e:	fb03 f202 	mul.w	r2, r3, r2
 8000782:	6879      	ldr	r1, [r7, #4]
 8000784:	68bb      	ldr	r3, [r7, #8]
 8000786:	1acb      	subs	r3, r1, r3
 8000788:	fb92 f2f3 	sdiv	r2, r2, r3
 800078c:	683b      	ldr	r3, [r7, #0]
 800078e:	4413      	add	r3, r2
}
 8000790:	4618      	mov	r0, r3
 8000792:	3714      	adds	r7, #20
 8000794:	46bd      	mov	sp, r7
 8000796:	bc80      	pop	{r7}
 8000798:	4770      	bx	lr
	...

0800079c <process_RC_channels>:

static int _channels[CRSF_NUM_CHANNELS];
void process_RC_channels(const crsf_header_t *p)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b086      	sub	sp, #24
 80007a0:	af02      	add	r7, sp, #8
 80007a2:	6078      	str	r0, [r7, #4]
    crsf_channels_t *ch = (crsf_channels_t *)&p->data;
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	3303      	adds	r3, #3
 80007a8:	60bb      	str	r3, [r7, #8]
    _channels[0] = ch->ch0;
 80007aa:	68bb      	ldr	r3, [r7, #8]
 80007ac:	781a      	ldrb	r2, [r3, #0]
 80007ae:	785b      	ldrb	r3, [r3, #1]
 80007b0:	f003 0307 	and.w	r3, r3, #7
 80007b4:	021b      	lsls	r3, r3, #8
 80007b6:	4313      	orrs	r3, r2
 80007b8:	b29b      	uxth	r3, r3
 80007ba:	461a      	mov	r2, r3
 80007bc:	4b75      	ldr	r3, [pc, #468]	@ (8000994 <process_RC_channels+0x1f8>)
 80007be:	601a      	str	r2, [r3, #0]
    _channels[1] = ch->ch1;
 80007c0:	68bb      	ldr	r3, [r7, #8]
 80007c2:	785a      	ldrb	r2, [r3, #1]
 80007c4:	08d2      	lsrs	r2, r2, #3
 80007c6:	b2d2      	uxtb	r2, r2
 80007c8:	789b      	ldrb	r3, [r3, #2]
 80007ca:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80007ce:	015b      	lsls	r3, r3, #5
 80007d0:	4313      	orrs	r3, r2
 80007d2:	b29b      	uxth	r3, r3
 80007d4:	461a      	mov	r2, r3
 80007d6:	4b6f      	ldr	r3, [pc, #444]	@ (8000994 <process_RC_channels+0x1f8>)
 80007d8:	605a      	str	r2, [r3, #4]
    _channels[2] = ch->ch2;
 80007da:	68bb      	ldr	r3, [r7, #8]
 80007dc:	789a      	ldrb	r2, [r3, #2]
 80007de:	0992      	lsrs	r2, r2, #6
 80007e0:	b2d2      	uxtb	r2, r2
 80007e2:	78d9      	ldrb	r1, [r3, #3]
 80007e4:	0089      	lsls	r1, r1, #2
 80007e6:	430a      	orrs	r2, r1
 80007e8:	791b      	ldrb	r3, [r3, #4]
 80007ea:	f003 0301 	and.w	r3, r3, #1
 80007ee:	029b      	lsls	r3, r3, #10
 80007f0:	4313      	orrs	r3, r2
 80007f2:	b29b      	uxth	r3, r3
 80007f4:	461a      	mov	r2, r3
 80007f6:	4b67      	ldr	r3, [pc, #412]	@ (8000994 <process_RC_channels+0x1f8>)
 80007f8:	609a      	str	r2, [r3, #8]
    _channels[3] = ch->ch3;
 80007fa:	68bb      	ldr	r3, [r7, #8]
 80007fc:	791a      	ldrb	r2, [r3, #4]
 80007fe:	0852      	lsrs	r2, r2, #1
 8000800:	b2d2      	uxtb	r2, r2
 8000802:	795b      	ldrb	r3, [r3, #5]
 8000804:	f003 030f 	and.w	r3, r3, #15
 8000808:	01db      	lsls	r3, r3, #7
 800080a:	4313      	orrs	r3, r2
 800080c:	b29b      	uxth	r3, r3
 800080e:	461a      	mov	r2, r3
 8000810:	4b60      	ldr	r3, [pc, #384]	@ (8000994 <process_RC_channels+0x1f8>)
 8000812:	60da      	str	r2, [r3, #12]
    _channels[4] = ch->ch4;
 8000814:	68bb      	ldr	r3, [r7, #8]
 8000816:	795a      	ldrb	r2, [r3, #5]
 8000818:	0912      	lsrs	r2, r2, #4
 800081a:	b2d2      	uxtb	r2, r2
 800081c:	799b      	ldrb	r3, [r3, #6]
 800081e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000822:	011b      	lsls	r3, r3, #4
 8000824:	4313      	orrs	r3, r2
 8000826:	b29b      	uxth	r3, r3
 8000828:	461a      	mov	r2, r3
 800082a:	4b5a      	ldr	r3, [pc, #360]	@ (8000994 <process_RC_channels+0x1f8>)
 800082c:	611a      	str	r2, [r3, #16]
    _channels[5] = ch->ch5;
 800082e:	68bb      	ldr	r3, [r7, #8]
 8000830:	799a      	ldrb	r2, [r3, #6]
 8000832:	09d2      	lsrs	r2, r2, #7
 8000834:	b2d2      	uxtb	r2, r2
 8000836:	79d9      	ldrb	r1, [r3, #7]
 8000838:	0049      	lsls	r1, r1, #1
 800083a:	430a      	orrs	r2, r1
 800083c:	7a1b      	ldrb	r3, [r3, #8]
 800083e:	f003 0303 	and.w	r3, r3, #3
 8000842:	025b      	lsls	r3, r3, #9
 8000844:	4313      	orrs	r3, r2
 8000846:	b29b      	uxth	r3, r3
 8000848:	461a      	mov	r2, r3
 800084a:	4b52      	ldr	r3, [pc, #328]	@ (8000994 <process_RC_channels+0x1f8>)
 800084c:	615a      	str	r2, [r3, #20]
    _channels[6] = ch->ch6;
 800084e:	68bb      	ldr	r3, [r7, #8]
 8000850:	7a1a      	ldrb	r2, [r3, #8]
 8000852:	0892      	lsrs	r2, r2, #2
 8000854:	b2d2      	uxtb	r2, r2
 8000856:	7a5b      	ldrb	r3, [r3, #9]
 8000858:	f003 031f 	and.w	r3, r3, #31
 800085c:	019b      	lsls	r3, r3, #6
 800085e:	4313      	orrs	r3, r2
 8000860:	b29b      	uxth	r3, r3
 8000862:	461a      	mov	r2, r3
 8000864:	4b4b      	ldr	r3, [pc, #300]	@ (8000994 <process_RC_channels+0x1f8>)
 8000866:	619a      	str	r2, [r3, #24]
    _channels[7] = ch->ch7;
 8000868:	68bb      	ldr	r3, [r7, #8]
 800086a:	7a5a      	ldrb	r2, [r3, #9]
 800086c:	0952      	lsrs	r2, r2, #5
 800086e:	b2d2      	uxtb	r2, r2
 8000870:	7a9b      	ldrb	r3, [r3, #10]
 8000872:	00db      	lsls	r3, r3, #3
 8000874:	4313      	orrs	r3, r2
 8000876:	b29b      	uxth	r3, r3
 8000878:	461a      	mov	r2, r3
 800087a:	4b46      	ldr	r3, [pc, #280]	@ (8000994 <process_RC_channels+0x1f8>)
 800087c:	61da      	str	r2, [r3, #28]
    _channels[8] = ch->ch8;
 800087e:	68bb      	ldr	r3, [r7, #8]
 8000880:	7ada      	ldrb	r2, [r3, #11]
 8000882:	7b1b      	ldrb	r3, [r3, #12]
 8000884:	f003 0307 	and.w	r3, r3, #7
 8000888:	021b      	lsls	r3, r3, #8
 800088a:	4313      	orrs	r3, r2
 800088c:	b29b      	uxth	r3, r3
 800088e:	461a      	mov	r2, r3
 8000890:	4b40      	ldr	r3, [pc, #256]	@ (8000994 <process_RC_channels+0x1f8>)
 8000892:	621a      	str	r2, [r3, #32]
    _channels[9] = ch->ch9;
 8000894:	68bb      	ldr	r3, [r7, #8]
 8000896:	7b1a      	ldrb	r2, [r3, #12]
 8000898:	08d2      	lsrs	r2, r2, #3
 800089a:	b2d2      	uxtb	r2, r2
 800089c:	7b5b      	ldrb	r3, [r3, #13]
 800089e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80008a2:	015b      	lsls	r3, r3, #5
 80008a4:	4313      	orrs	r3, r2
 80008a6:	b29b      	uxth	r3, r3
 80008a8:	461a      	mov	r2, r3
 80008aa:	4b3a      	ldr	r3, [pc, #232]	@ (8000994 <process_RC_channels+0x1f8>)
 80008ac:	625a      	str	r2, [r3, #36]	@ 0x24
    _channels[10] = ch->ch10;
 80008ae:	68bb      	ldr	r3, [r7, #8]
 80008b0:	7b5a      	ldrb	r2, [r3, #13]
 80008b2:	0992      	lsrs	r2, r2, #6
 80008b4:	b2d2      	uxtb	r2, r2
 80008b6:	7b99      	ldrb	r1, [r3, #14]
 80008b8:	0089      	lsls	r1, r1, #2
 80008ba:	430a      	orrs	r2, r1
 80008bc:	7bdb      	ldrb	r3, [r3, #15]
 80008be:	f003 0301 	and.w	r3, r3, #1
 80008c2:	029b      	lsls	r3, r3, #10
 80008c4:	4313      	orrs	r3, r2
 80008c6:	b29b      	uxth	r3, r3
 80008c8:	461a      	mov	r2, r3
 80008ca:	4b32      	ldr	r3, [pc, #200]	@ (8000994 <process_RC_channels+0x1f8>)
 80008cc:	629a      	str	r2, [r3, #40]	@ 0x28
    _channels[11] = ch->ch11;
 80008ce:	68bb      	ldr	r3, [r7, #8]
 80008d0:	7bda      	ldrb	r2, [r3, #15]
 80008d2:	0852      	lsrs	r2, r2, #1
 80008d4:	b2d2      	uxtb	r2, r2
 80008d6:	7c1b      	ldrb	r3, [r3, #16]
 80008d8:	f003 030f 	and.w	r3, r3, #15
 80008dc:	01db      	lsls	r3, r3, #7
 80008de:	4313      	orrs	r3, r2
 80008e0:	b29b      	uxth	r3, r3
 80008e2:	461a      	mov	r2, r3
 80008e4:	4b2b      	ldr	r3, [pc, #172]	@ (8000994 <process_RC_channels+0x1f8>)
 80008e6:	62da      	str	r2, [r3, #44]	@ 0x2c
    _channels[12] = ch->ch12;
 80008e8:	68bb      	ldr	r3, [r7, #8]
 80008ea:	7c1a      	ldrb	r2, [r3, #16]
 80008ec:	0912      	lsrs	r2, r2, #4
 80008ee:	b2d2      	uxtb	r2, r2
 80008f0:	7c5b      	ldrb	r3, [r3, #17]
 80008f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80008f6:	011b      	lsls	r3, r3, #4
 80008f8:	4313      	orrs	r3, r2
 80008fa:	b29b      	uxth	r3, r3
 80008fc:	461a      	mov	r2, r3
 80008fe:	4b25      	ldr	r3, [pc, #148]	@ (8000994 <process_RC_channels+0x1f8>)
 8000900:	631a      	str	r2, [r3, #48]	@ 0x30
    _channels[13] = ch->ch13;
 8000902:	68bb      	ldr	r3, [r7, #8]
 8000904:	7c5a      	ldrb	r2, [r3, #17]
 8000906:	09d2      	lsrs	r2, r2, #7
 8000908:	b2d2      	uxtb	r2, r2
 800090a:	7c99      	ldrb	r1, [r3, #18]
 800090c:	0049      	lsls	r1, r1, #1
 800090e:	430a      	orrs	r2, r1
 8000910:	7cdb      	ldrb	r3, [r3, #19]
 8000912:	f003 0303 	and.w	r3, r3, #3
 8000916:	025b      	lsls	r3, r3, #9
 8000918:	4313      	orrs	r3, r2
 800091a:	b29b      	uxth	r3, r3
 800091c:	461a      	mov	r2, r3
 800091e:	4b1d      	ldr	r3, [pc, #116]	@ (8000994 <process_RC_channels+0x1f8>)
 8000920:	635a      	str	r2, [r3, #52]	@ 0x34
    _channels[14] = ch->ch14;
 8000922:	68bb      	ldr	r3, [r7, #8]
 8000924:	7cda      	ldrb	r2, [r3, #19]
 8000926:	0892      	lsrs	r2, r2, #2
 8000928:	b2d2      	uxtb	r2, r2
 800092a:	7d1b      	ldrb	r3, [r3, #20]
 800092c:	f003 031f 	and.w	r3, r3, #31
 8000930:	019b      	lsls	r3, r3, #6
 8000932:	4313      	orrs	r3, r2
 8000934:	b29b      	uxth	r3, r3
 8000936:	461a      	mov	r2, r3
 8000938:	4b16      	ldr	r3, [pc, #88]	@ (8000994 <process_RC_channels+0x1f8>)
 800093a:	639a      	str	r2, [r3, #56]	@ 0x38
    _channels[15] = ch->ch15;
 800093c:	68bb      	ldr	r3, [r7, #8]
 800093e:	7d1a      	ldrb	r2, [r3, #20]
 8000940:	0952      	lsrs	r2, r2, #5
 8000942:	b2d2      	uxtb	r2, r2
 8000944:	7d5b      	ldrb	r3, [r3, #21]
 8000946:	00db      	lsls	r3, r3, #3
 8000948:	4313      	orrs	r3, r2
 800094a:	b29b      	uxth	r3, r3
 800094c:	461a      	mov	r2, r3
 800094e:	4b11      	ldr	r3, [pc, #68]	@ (8000994 <process_RC_channels+0x1f8>)
 8000950:	63da      	str	r2, [r3, #60]	@ 0x3c

    for (unsigned int i=0; i<CRSF_NUM_CHANNELS; ++i)
 8000952:	2300      	movs	r3, #0
 8000954:	60fb      	str	r3, [r7, #12]
 8000956:	e015      	b.n	8000984 <process_RC_channels+0x1e8>
        _channels[i] = map(_channels[i], CRSF_CHANNEL_VALUE_1000, CRSF_CHANNEL_VALUE_2000, 998, 2012);
 8000958:	4a0e      	ldr	r2, [pc, #56]	@ (8000994 <process_RC_channels+0x1f8>)
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000960:	f240 73dc 	movw	r3, #2012	@ 0x7dc
 8000964:	9300      	str	r3, [sp, #0]
 8000966:	f240 33e6 	movw	r3, #998	@ 0x3e6
 800096a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800096e:	21bf      	movs	r1, #191	@ 0xbf
 8000970:	f7ff fef8 	bl	8000764 <map>
 8000974:	4602      	mov	r2, r0
 8000976:	4907      	ldr	r1, [pc, #28]	@ (8000994 <process_RC_channels+0x1f8>)
 8000978:	68fb      	ldr	r3, [r7, #12]
 800097a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (unsigned int i=0; i<CRSF_NUM_CHANNELS; ++i)
 800097e:	68fb      	ldr	r3, [r7, #12]
 8000980:	3301      	adds	r3, #1
 8000982:	60fb      	str	r3, [r7, #12]
 8000984:	68fb      	ldr	r3, [r7, #12]
 8000986:	2b0f      	cmp	r3, #15
 8000988:	d9e6      	bls.n	8000958 <process_RC_channels+0x1bc>

}
 800098a:	bf00      	nop
 800098c:	bf00      	nop
 800098e:	3710      	adds	r7, #16
 8000990:	46bd      	mov	sp, r7
 8000992:	bd80      	pop	{r7, pc}
 8000994:	200002a4 	.word	0x200002a4

08000998 <get_pwm_value>:

uint16_t get_pwm_value(uint8_t ch) {
 8000998:	b480      	push	{r7}
 800099a:	b083      	sub	sp, #12
 800099c:	af00      	add	r7, sp, #0
 800099e:	4603      	mov	r3, r0
 80009a0:	71fb      	strb	r3, [r7, #7]
	if (ch > CRSF_NUM_CHANNELS ){
 80009a2:	79fb      	ldrb	r3, [r7, #7]
 80009a4:	2b10      	cmp	r3, #16
 80009a6:	d901      	bls.n	80009ac <get_pwm_value+0x14>
		return 0;
 80009a8:	2300      	movs	r3, #0
 80009aa:	e004      	b.n	80009b6 <get_pwm_value+0x1e>
	}
	return _channels[ch];
 80009ac:	79fb      	ldrb	r3, [r7, #7]
 80009ae:	4a04      	ldr	r2, [pc, #16]	@ (80009c0 <get_pwm_value+0x28>)
 80009b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009b4:	b29b      	uxth	r3, r3
}
 80009b6:	4618      	mov	r0, r3
 80009b8:	370c      	adds	r7, #12
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bc80      	pop	{r7}
 80009be:	4770      	bx	lr
 80009c0:	200002a4 	.word	0x200002a4

080009c4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009c4:	b480      	push	{r7}
 80009c6:	b085      	sub	sp, #20
 80009c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80009ca:	4b15      	ldr	r3, [pc, #84]	@ (8000a20 <HAL_MspInit+0x5c>)
 80009cc:	699b      	ldr	r3, [r3, #24]
 80009ce:	4a14      	ldr	r2, [pc, #80]	@ (8000a20 <HAL_MspInit+0x5c>)
 80009d0:	f043 0301 	orr.w	r3, r3, #1
 80009d4:	6193      	str	r3, [r2, #24]
 80009d6:	4b12      	ldr	r3, [pc, #72]	@ (8000a20 <HAL_MspInit+0x5c>)
 80009d8:	699b      	ldr	r3, [r3, #24]
 80009da:	f003 0301 	and.w	r3, r3, #1
 80009de:	60bb      	str	r3, [r7, #8]
 80009e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009e2:	4b0f      	ldr	r3, [pc, #60]	@ (8000a20 <HAL_MspInit+0x5c>)
 80009e4:	69db      	ldr	r3, [r3, #28]
 80009e6:	4a0e      	ldr	r2, [pc, #56]	@ (8000a20 <HAL_MspInit+0x5c>)
 80009e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009ec:	61d3      	str	r3, [r2, #28]
 80009ee:	4b0c      	ldr	r3, [pc, #48]	@ (8000a20 <HAL_MspInit+0x5c>)
 80009f0:	69db      	ldr	r3, [r3, #28]
 80009f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009f6:	607b      	str	r3, [r7, #4]
 80009f8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80009fa:	4b0a      	ldr	r3, [pc, #40]	@ (8000a24 <HAL_MspInit+0x60>)
 80009fc:	685b      	ldr	r3, [r3, #4]
 80009fe:	60fb      	str	r3, [r7, #12]
 8000a00:	68fb      	ldr	r3, [r7, #12]
 8000a02:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000a06:	60fb      	str	r3, [r7, #12]
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000a0e:	60fb      	str	r3, [r7, #12]
 8000a10:	4a04      	ldr	r2, [pc, #16]	@ (8000a24 <HAL_MspInit+0x60>)
 8000a12:	68fb      	ldr	r3, [r7, #12]
 8000a14:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a16:	bf00      	nop
 8000a18:	3714      	adds	r7, #20
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bc80      	pop	{r7}
 8000a1e:	4770      	bx	lr
 8000a20:	40021000 	.word	0x40021000
 8000a24:	40010000 	.word	0x40010000

08000a28 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	b085      	sub	sp, #20
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	4a09      	ldr	r2, [pc, #36]	@ (8000a5c <HAL_TIM_Base_MspInit+0x34>)
 8000a36:	4293      	cmp	r3, r2
 8000a38:	d10b      	bne.n	8000a52 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000a3a:	4b09      	ldr	r3, [pc, #36]	@ (8000a60 <HAL_TIM_Base_MspInit+0x38>)
 8000a3c:	69db      	ldr	r3, [r3, #28]
 8000a3e:	4a08      	ldr	r2, [pc, #32]	@ (8000a60 <HAL_TIM_Base_MspInit+0x38>)
 8000a40:	f043 0302 	orr.w	r3, r3, #2
 8000a44:	61d3      	str	r3, [r2, #28]
 8000a46:	4b06      	ldr	r3, [pc, #24]	@ (8000a60 <HAL_TIM_Base_MspInit+0x38>)
 8000a48:	69db      	ldr	r3, [r3, #28]
 8000a4a:	f003 0302 	and.w	r3, r3, #2
 8000a4e:	60fb      	str	r3, [r7, #12]
 8000a50:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000a52:	bf00      	nop
 8000a54:	3714      	adds	r7, #20
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bc80      	pop	{r7}
 8000a5a:	4770      	bx	lr
 8000a5c:	40000400 	.word	0x40000400
 8000a60:	40021000 	.word	0x40021000

08000a64 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b088      	sub	sp, #32
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a6c:	f107 0310 	add.w	r3, r7, #16
 8000a70:	2200      	movs	r2, #0
 8000a72:	601a      	str	r2, [r3, #0]
 8000a74:	605a      	str	r2, [r3, #4]
 8000a76:	609a      	str	r2, [r3, #8]
 8000a78:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	4a1b      	ldr	r2, [pc, #108]	@ (8000aec <HAL_TIM_MspPostInit+0x88>)
 8000a80:	4293      	cmp	r3, r2
 8000a82:	d12f      	bne.n	8000ae4 <HAL_TIM_MspPostInit+0x80>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a84:	4b1a      	ldr	r3, [pc, #104]	@ (8000af0 <HAL_TIM_MspPostInit+0x8c>)
 8000a86:	699b      	ldr	r3, [r3, #24]
 8000a88:	4a19      	ldr	r2, [pc, #100]	@ (8000af0 <HAL_TIM_MspPostInit+0x8c>)
 8000a8a:	f043 0304 	orr.w	r3, r3, #4
 8000a8e:	6193      	str	r3, [r2, #24]
 8000a90:	4b17      	ldr	r3, [pc, #92]	@ (8000af0 <HAL_TIM_MspPostInit+0x8c>)
 8000a92:	699b      	ldr	r3, [r3, #24]
 8000a94:	f003 0304 	and.w	r3, r3, #4
 8000a98:	60fb      	str	r3, [r7, #12]
 8000a9a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a9c:	4b14      	ldr	r3, [pc, #80]	@ (8000af0 <HAL_TIM_MspPostInit+0x8c>)
 8000a9e:	699b      	ldr	r3, [r3, #24]
 8000aa0:	4a13      	ldr	r2, [pc, #76]	@ (8000af0 <HAL_TIM_MspPostInit+0x8c>)
 8000aa2:	f043 0308 	orr.w	r3, r3, #8
 8000aa6:	6193      	str	r3, [r2, #24]
 8000aa8:	4b11      	ldr	r3, [pc, #68]	@ (8000af0 <HAL_TIM_MspPostInit+0x8c>)
 8000aaa:	699b      	ldr	r3, [r3, #24]
 8000aac:	f003 0308 	and.w	r3, r3, #8
 8000ab0:	60bb      	str	r3, [r7, #8]
 8000ab2:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000ab4:	23c0      	movs	r3, #192	@ 0xc0
 8000ab6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ab8:	2302      	movs	r3, #2
 8000aba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000abc:	2302      	movs	r3, #2
 8000abe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ac0:	f107 0310 	add.w	r3, r7, #16
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	480b      	ldr	r0, [pc, #44]	@ (8000af4 <HAL_TIM_MspPostInit+0x90>)
 8000ac8:	f000 fbce 	bl	8001268 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000acc:	2303      	movs	r3, #3
 8000ace:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ad0:	2302      	movs	r3, #2
 8000ad2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad4:	2302      	movs	r3, #2
 8000ad6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ad8:	f107 0310 	add.w	r3, r7, #16
 8000adc:	4619      	mov	r1, r3
 8000ade:	4806      	ldr	r0, [pc, #24]	@ (8000af8 <HAL_TIM_MspPostInit+0x94>)
 8000ae0:	f000 fbc2 	bl	8001268 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000ae4:	bf00      	nop
 8000ae6:	3720      	adds	r7, #32
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}
 8000aec:	40000400 	.word	0x40000400
 8000af0:	40021000 	.word	0x40021000
 8000af4:	40010800 	.word	0x40010800
 8000af8:	40010c00 	.word	0x40010c00

08000afc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b08a      	sub	sp, #40	@ 0x28
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b04:	f107 0318 	add.w	r3, r7, #24
 8000b08:	2200      	movs	r2, #0
 8000b0a:	601a      	str	r2, [r3, #0]
 8000b0c:	605a      	str	r2, [r3, #4]
 8000b0e:	609a      	str	r2, [r3, #8]
 8000b10:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	4a3b      	ldr	r2, [pc, #236]	@ (8000c04 <HAL_UART_MspInit+0x108>)
 8000b18:	4293      	cmp	r3, r2
 8000b1a:	d132      	bne.n	8000b82 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b1c:	4b3a      	ldr	r3, [pc, #232]	@ (8000c08 <HAL_UART_MspInit+0x10c>)
 8000b1e:	699b      	ldr	r3, [r3, #24]
 8000b20:	4a39      	ldr	r2, [pc, #228]	@ (8000c08 <HAL_UART_MspInit+0x10c>)
 8000b22:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b26:	6193      	str	r3, [r2, #24]
 8000b28:	4b37      	ldr	r3, [pc, #220]	@ (8000c08 <HAL_UART_MspInit+0x10c>)
 8000b2a:	699b      	ldr	r3, [r3, #24]
 8000b2c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b30:	617b      	str	r3, [r7, #20]
 8000b32:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b34:	4b34      	ldr	r3, [pc, #208]	@ (8000c08 <HAL_UART_MspInit+0x10c>)
 8000b36:	699b      	ldr	r3, [r3, #24]
 8000b38:	4a33      	ldr	r2, [pc, #204]	@ (8000c08 <HAL_UART_MspInit+0x10c>)
 8000b3a:	f043 0304 	orr.w	r3, r3, #4
 8000b3e:	6193      	str	r3, [r2, #24]
 8000b40:	4b31      	ldr	r3, [pc, #196]	@ (8000c08 <HAL_UART_MspInit+0x10c>)
 8000b42:	699b      	ldr	r3, [r3, #24]
 8000b44:	f003 0304 	and.w	r3, r3, #4
 8000b48:	613b      	str	r3, [r7, #16]
 8000b4a:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000b4c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000b50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b52:	2302      	movs	r3, #2
 8000b54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b56:	2303      	movs	r3, #3
 8000b58:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b5a:	f107 0318 	add.w	r3, r7, #24
 8000b5e:	4619      	mov	r1, r3
 8000b60:	482a      	ldr	r0, [pc, #168]	@ (8000c0c <HAL_UART_MspInit+0x110>)
 8000b62:	f000 fb81 	bl	8001268 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000b66:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b70:	2300      	movs	r3, #0
 8000b72:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b74:	f107 0318 	add.w	r3, r7, #24
 8000b78:	4619      	mov	r1, r3
 8000b7a:	4824      	ldr	r0, [pc, #144]	@ (8000c0c <HAL_UART_MspInit+0x110>)
 8000b7c:	f000 fb74 	bl	8001268 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b80:	e03c      	b.n	8000bfc <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART2)
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	4a22      	ldr	r2, [pc, #136]	@ (8000c10 <HAL_UART_MspInit+0x114>)
 8000b88:	4293      	cmp	r3, r2
 8000b8a:	d137      	bne.n	8000bfc <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b8c:	4b1e      	ldr	r3, [pc, #120]	@ (8000c08 <HAL_UART_MspInit+0x10c>)
 8000b8e:	69db      	ldr	r3, [r3, #28]
 8000b90:	4a1d      	ldr	r2, [pc, #116]	@ (8000c08 <HAL_UART_MspInit+0x10c>)
 8000b92:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b96:	61d3      	str	r3, [r2, #28]
 8000b98:	4b1b      	ldr	r3, [pc, #108]	@ (8000c08 <HAL_UART_MspInit+0x10c>)
 8000b9a:	69db      	ldr	r3, [r3, #28]
 8000b9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ba0:	60fb      	str	r3, [r7, #12]
 8000ba2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ba4:	4b18      	ldr	r3, [pc, #96]	@ (8000c08 <HAL_UART_MspInit+0x10c>)
 8000ba6:	699b      	ldr	r3, [r3, #24]
 8000ba8:	4a17      	ldr	r2, [pc, #92]	@ (8000c08 <HAL_UART_MspInit+0x10c>)
 8000baa:	f043 0304 	orr.w	r3, r3, #4
 8000bae:	6193      	str	r3, [r2, #24]
 8000bb0:	4b15      	ldr	r3, [pc, #84]	@ (8000c08 <HAL_UART_MspInit+0x10c>)
 8000bb2:	699b      	ldr	r3, [r3, #24]
 8000bb4:	f003 0304 	and.w	r3, r3, #4
 8000bb8:	60bb      	str	r3, [r7, #8]
 8000bba:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000bbc:	2304      	movs	r3, #4
 8000bbe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bc0:	2302      	movs	r3, #2
 8000bc2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000bc4:	2303      	movs	r3, #3
 8000bc6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bc8:	f107 0318 	add.w	r3, r7, #24
 8000bcc:	4619      	mov	r1, r3
 8000bce:	480f      	ldr	r0, [pc, #60]	@ (8000c0c <HAL_UART_MspInit+0x110>)
 8000bd0:	f000 fb4a 	bl	8001268 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000bd4:	2308      	movs	r3, #8
 8000bd6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000be0:	f107 0318 	add.w	r3, r7, #24
 8000be4:	4619      	mov	r1, r3
 8000be6:	4809      	ldr	r0, [pc, #36]	@ (8000c0c <HAL_UART_MspInit+0x110>)
 8000be8:	f000 fb3e 	bl	8001268 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000bec:	2200      	movs	r2, #0
 8000bee:	2100      	movs	r1, #0
 8000bf0:	2026      	movs	r0, #38	@ 0x26
 8000bf2:	f000 fa50 	bl	8001096 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000bf6:	2026      	movs	r0, #38	@ 0x26
 8000bf8:	f000 fa69 	bl	80010ce <HAL_NVIC_EnableIRQ>
}
 8000bfc:	bf00      	nop
 8000bfe:	3728      	adds	r7, #40	@ 0x28
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd80      	pop	{r7, pc}
 8000c04:	40013800 	.word	0x40013800
 8000c08:	40021000 	.word	0x40021000
 8000c0c:	40010800 	.word	0x40010800
 8000c10:	40004400 	.word	0x40004400

08000c14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c18:	bf00      	nop
 8000c1a:	e7fd      	b.n	8000c18 <NMI_Handler+0x4>

08000c1c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c20:	bf00      	nop
 8000c22:	e7fd      	b.n	8000c20 <HardFault_Handler+0x4>

08000c24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c24:	b480      	push	{r7}
 8000c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c28:	bf00      	nop
 8000c2a:	e7fd      	b.n	8000c28 <MemManage_Handler+0x4>

08000c2c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c30:	bf00      	nop
 8000c32:	e7fd      	b.n	8000c30 <BusFault_Handler+0x4>

08000c34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c34:	b480      	push	{r7}
 8000c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c38:	bf00      	nop
 8000c3a:	e7fd      	b.n	8000c38 <UsageFault_Handler+0x4>

08000c3c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c40:	bf00      	nop
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bc80      	pop	{r7}
 8000c46:	4770      	bx	lr

08000c48 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c4c:	bf00      	nop
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bc80      	pop	{r7}
 8000c52:	4770      	bx	lr

08000c54 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c58:	bf00      	nop
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bc80      	pop	{r7}
 8000c5e:	4770      	bx	lr

08000c60 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c64:	f000 f924 	bl	8000eb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c68:	bf00      	nop
 8000c6a:	bd80      	pop	{r7, pc}

08000c6c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000c70:	4804      	ldr	r0, [pc, #16]	@ (8000c84 <USART2_IRQHandler+0x18>)
 8000c72:	f001 ff8d 	bl	8002b90 <HAL_UART_IRQHandler>
  HAL_UART_Receive_IT(&huart2, (uint8_t *)rx_buff, 1);
 8000c76:	2201      	movs	r2, #1
 8000c78:	4903      	ldr	r1, [pc, #12]	@ (8000c88 <USART2_IRQHandler+0x1c>)
 8000c7a:	4802      	ldr	r0, [pc, #8]	@ (8000c84 <USART2_IRQHandler+0x18>)
 8000c7c:	f001 ff63 	bl	8002b46 <HAL_UART_Receive_IT>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000c80:	bf00      	nop
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	20000214 	.word	0x20000214
 8000c88:	2000025c 	.word	0x2000025c

08000c8c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b086      	sub	sp, #24
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	60f8      	str	r0, [r7, #12]
 8000c94:	60b9      	str	r1, [r7, #8]
 8000c96:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c98:	2300      	movs	r3, #0
 8000c9a:	617b      	str	r3, [r7, #20]
 8000c9c:	e00a      	b.n	8000cb4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c9e:	f3af 8000 	nop.w
 8000ca2:	4601      	mov	r1, r0
 8000ca4:	68bb      	ldr	r3, [r7, #8]
 8000ca6:	1c5a      	adds	r2, r3, #1
 8000ca8:	60ba      	str	r2, [r7, #8]
 8000caa:	b2ca      	uxtb	r2, r1
 8000cac:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cae:	697b      	ldr	r3, [r7, #20]
 8000cb0:	3301      	adds	r3, #1
 8000cb2:	617b      	str	r3, [r7, #20]
 8000cb4:	697a      	ldr	r2, [r7, #20]
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	429a      	cmp	r2, r3
 8000cba:	dbf0      	blt.n	8000c9e <_read+0x12>
  }

  return len;
 8000cbc:	687b      	ldr	r3, [r7, #4]
}
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	3718      	adds	r7, #24
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}

08000cc6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000cc6:	b580      	push	{r7, lr}
 8000cc8:	b086      	sub	sp, #24
 8000cca:	af00      	add	r7, sp, #0
 8000ccc:	60f8      	str	r0, [r7, #12]
 8000cce:	60b9      	str	r1, [r7, #8]
 8000cd0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	617b      	str	r3, [r7, #20]
 8000cd6:	e009      	b.n	8000cec <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000cd8:	68bb      	ldr	r3, [r7, #8]
 8000cda:	1c5a      	adds	r2, r3, #1
 8000cdc:	60ba      	str	r2, [r7, #8]
 8000cde:	781b      	ldrb	r3, [r3, #0]
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	f7ff fbad 	bl	8000440 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ce6:	697b      	ldr	r3, [r7, #20]
 8000ce8:	3301      	adds	r3, #1
 8000cea:	617b      	str	r3, [r7, #20]
 8000cec:	697a      	ldr	r2, [r7, #20]
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	429a      	cmp	r2, r3
 8000cf2:	dbf1      	blt.n	8000cd8 <_write+0x12>
  }
  return len;
 8000cf4:	687b      	ldr	r3, [r7, #4]
}
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	3718      	adds	r7, #24
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}

08000cfe <_close>:

int _close(int file)
{
 8000cfe:	b480      	push	{r7}
 8000d00:	b083      	sub	sp, #12
 8000d02:	af00      	add	r7, sp, #0
 8000d04:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000d06:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	370c      	adds	r7, #12
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bc80      	pop	{r7}
 8000d12:	4770      	bx	lr

08000d14 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d14:	b480      	push	{r7}
 8000d16:	b083      	sub	sp, #12
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
 8000d1c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000d1e:	683b      	ldr	r3, [r7, #0]
 8000d20:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000d24:	605a      	str	r2, [r3, #4]
  return 0;
 8000d26:	2300      	movs	r3, #0
}
 8000d28:	4618      	mov	r0, r3
 8000d2a:	370c      	adds	r7, #12
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bc80      	pop	{r7}
 8000d30:	4770      	bx	lr

08000d32 <_isatty>:

int _isatty(int file)
{
 8000d32:	b480      	push	{r7}
 8000d34:	b083      	sub	sp, #12
 8000d36:	af00      	add	r7, sp, #0
 8000d38:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d3a:	2301      	movs	r3, #1
}
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	370c      	adds	r7, #12
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bc80      	pop	{r7}
 8000d44:	4770      	bx	lr

08000d46 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d46:	b480      	push	{r7}
 8000d48:	b085      	sub	sp, #20
 8000d4a:	af00      	add	r7, sp, #0
 8000d4c:	60f8      	str	r0, [r7, #12]
 8000d4e:	60b9      	str	r1, [r7, #8]
 8000d50:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d52:	2300      	movs	r3, #0
}
 8000d54:	4618      	mov	r0, r3
 8000d56:	3714      	adds	r7, #20
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bc80      	pop	{r7}
 8000d5c:	4770      	bx	lr
	...

08000d60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b086      	sub	sp, #24
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d68:	4a14      	ldr	r2, [pc, #80]	@ (8000dbc <_sbrk+0x5c>)
 8000d6a:	4b15      	ldr	r3, [pc, #84]	@ (8000dc0 <_sbrk+0x60>)
 8000d6c:	1ad3      	subs	r3, r2, r3
 8000d6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d70:	697b      	ldr	r3, [r7, #20]
 8000d72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d74:	4b13      	ldr	r3, [pc, #76]	@ (8000dc4 <_sbrk+0x64>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d102      	bne.n	8000d82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d7c:	4b11      	ldr	r3, [pc, #68]	@ (8000dc4 <_sbrk+0x64>)
 8000d7e:	4a12      	ldr	r2, [pc, #72]	@ (8000dc8 <_sbrk+0x68>)
 8000d80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d82:	4b10      	ldr	r3, [pc, #64]	@ (8000dc4 <_sbrk+0x64>)
 8000d84:	681a      	ldr	r2, [r3, #0]
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	4413      	add	r3, r2
 8000d8a:	693a      	ldr	r2, [r7, #16]
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	d207      	bcs.n	8000da0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d90:	f002 fde4 	bl	800395c <__errno>
 8000d94:	4603      	mov	r3, r0
 8000d96:	220c      	movs	r2, #12
 8000d98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d9a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000d9e:	e009      	b.n	8000db4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000da0:	4b08      	ldr	r3, [pc, #32]	@ (8000dc4 <_sbrk+0x64>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000da6:	4b07      	ldr	r3, [pc, #28]	@ (8000dc4 <_sbrk+0x64>)
 8000da8:	681a      	ldr	r2, [r3, #0]
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	4413      	add	r3, r2
 8000dae:	4a05      	ldr	r2, [pc, #20]	@ (8000dc4 <_sbrk+0x64>)
 8000db0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000db2:	68fb      	ldr	r3, [r7, #12]
}
 8000db4:	4618      	mov	r0, r3
 8000db6:	3718      	adds	r7, #24
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	20005000 	.word	0x20005000
 8000dc0:	00000400 	.word	0x00000400
 8000dc4:	200002e4 	.word	0x200002e4
 8000dc8:	20000438 	.word	0x20000438

08000dcc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000dd0:	bf00      	nop
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bc80      	pop	{r7}
 8000dd6:	4770      	bx	lr

08000dd8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000dd8:	f7ff fff8 	bl	8000dcc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ddc:	480b      	ldr	r0, [pc, #44]	@ (8000e0c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000dde:	490c      	ldr	r1, [pc, #48]	@ (8000e10 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000de0:	4a0c      	ldr	r2, [pc, #48]	@ (8000e14 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000de2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000de4:	e002      	b.n	8000dec <LoopCopyDataInit>

08000de6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000de6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000de8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dea:	3304      	adds	r3, #4

08000dec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000dec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000df0:	d3f9      	bcc.n	8000de6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000df2:	4a09      	ldr	r2, [pc, #36]	@ (8000e18 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000df4:	4c09      	ldr	r4, [pc, #36]	@ (8000e1c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000df6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000df8:	e001      	b.n	8000dfe <LoopFillZerobss>

08000dfa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dfa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dfc:	3204      	adds	r2, #4

08000dfe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dfe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e00:	d3fb      	bcc.n	8000dfa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e02:	f002 fdb1 	bl	8003968 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000e06:	f7ff faed 	bl	80003e4 <main>
  bx lr
 8000e0a:	4770      	bx	lr
  ldr r0, =_sdata
 8000e0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e10:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000e14:	080045f0 	.word	0x080045f0
  ldr r2, =_sbss
 8000e18:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000e1c:	20000438 	.word	0x20000438

08000e20 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e20:	e7fe      	b.n	8000e20 <ADC1_2_IRQHandler>
	...

08000e24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e28:	4b08      	ldr	r3, [pc, #32]	@ (8000e4c <HAL_Init+0x28>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	4a07      	ldr	r2, [pc, #28]	@ (8000e4c <HAL_Init+0x28>)
 8000e2e:	f043 0310 	orr.w	r3, r3, #16
 8000e32:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e34:	2003      	movs	r0, #3
 8000e36:	f000 f923 	bl	8001080 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e3a:	200f      	movs	r0, #15
 8000e3c:	f000 f808 	bl	8000e50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e40:	f7ff fdc0 	bl	80009c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e44:	2300      	movs	r3, #0
}
 8000e46:	4618      	mov	r0, r3
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	40022000 	.word	0x40022000

08000e50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b082      	sub	sp, #8
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e58:	4b12      	ldr	r3, [pc, #72]	@ (8000ea4 <HAL_InitTick+0x54>)
 8000e5a:	681a      	ldr	r2, [r3, #0]
 8000e5c:	4b12      	ldr	r3, [pc, #72]	@ (8000ea8 <HAL_InitTick+0x58>)
 8000e5e:	781b      	ldrb	r3, [r3, #0]
 8000e60:	4619      	mov	r1, r3
 8000e62:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e66:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f000 f93b 	bl	80010ea <HAL_SYSTICK_Config>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d001      	beq.n	8000e7e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	e00e      	b.n	8000e9c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	2b0f      	cmp	r3, #15
 8000e82:	d80a      	bhi.n	8000e9a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e84:	2200      	movs	r2, #0
 8000e86:	6879      	ldr	r1, [r7, #4]
 8000e88:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000e8c:	f000 f903 	bl	8001096 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e90:	4a06      	ldr	r2, [pc, #24]	@ (8000eac <HAL_InitTick+0x5c>)
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e96:	2300      	movs	r3, #0
 8000e98:	e000      	b.n	8000e9c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e9a:	2301      	movs	r3, #1
}
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	3708      	adds	r7, #8
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	20000000 	.word	0x20000000
 8000ea8:	20000008 	.word	0x20000008
 8000eac:	20000004 	.word	0x20000004

08000eb0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000eb4:	4b05      	ldr	r3, [pc, #20]	@ (8000ecc <HAL_IncTick+0x1c>)
 8000eb6:	781b      	ldrb	r3, [r3, #0]
 8000eb8:	461a      	mov	r2, r3
 8000eba:	4b05      	ldr	r3, [pc, #20]	@ (8000ed0 <HAL_IncTick+0x20>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	4413      	add	r3, r2
 8000ec0:	4a03      	ldr	r2, [pc, #12]	@ (8000ed0 <HAL_IncTick+0x20>)
 8000ec2:	6013      	str	r3, [r2, #0]
}
 8000ec4:	bf00      	nop
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bc80      	pop	{r7}
 8000eca:	4770      	bx	lr
 8000ecc:	20000008 	.word	0x20000008
 8000ed0:	200002e8 	.word	0x200002e8

08000ed4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ed8:	4b02      	ldr	r3, [pc, #8]	@ (8000ee4 <HAL_GetTick+0x10>)
 8000eda:	681b      	ldr	r3, [r3, #0]
}
 8000edc:	4618      	mov	r0, r3
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bc80      	pop	{r7}
 8000ee2:	4770      	bx	lr
 8000ee4:	200002e8 	.word	0x200002e8

08000ee8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b085      	sub	sp, #20
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	f003 0307 	and.w	r3, r3, #7
 8000ef6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ef8:	4b0c      	ldr	r3, [pc, #48]	@ (8000f2c <__NVIC_SetPriorityGrouping+0x44>)
 8000efa:	68db      	ldr	r3, [r3, #12]
 8000efc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000efe:	68ba      	ldr	r2, [r7, #8]
 8000f00:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f04:	4013      	ands	r3, r2
 8000f06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f0c:	68bb      	ldr	r3, [r7, #8]
 8000f0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f10:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000f14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f1a:	4a04      	ldr	r2, [pc, #16]	@ (8000f2c <__NVIC_SetPriorityGrouping+0x44>)
 8000f1c:	68bb      	ldr	r3, [r7, #8]
 8000f1e:	60d3      	str	r3, [r2, #12]
}
 8000f20:	bf00      	nop
 8000f22:	3714      	adds	r7, #20
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bc80      	pop	{r7}
 8000f28:	4770      	bx	lr
 8000f2a:	bf00      	nop
 8000f2c:	e000ed00 	.word	0xe000ed00

08000f30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f34:	4b04      	ldr	r3, [pc, #16]	@ (8000f48 <__NVIC_GetPriorityGrouping+0x18>)
 8000f36:	68db      	ldr	r3, [r3, #12]
 8000f38:	0a1b      	lsrs	r3, r3, #8
 8000f3a:	f003 0307 	and.w	r3, r3, #7
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bc80      	pop	{r7}
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop
 8000f48:	e000ed00 	.word	0xe000ed00

08000f4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b083      	sub	sp, #12
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	4603      	mov	r3, r0
 8000f54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	db0b      	blt.n	8000f76 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f5e:	79fb      	ldrb	r3, [r7, #7]
 8000f60:	f003 021f 	and.w	r2, r3, #31
 8000f64:	4906      	ldr	r1, [pc, #24]	@ (8000f80 <__NVIC_EnableIRQ+0x34>)
 8000f66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f6a:	095b      	lsrs	r3, r3, #5
 8000f6c:	2001      	movs	r0, #1
 8000f6e:	fa00 f202 	lsl.w	r2, r0, r2
 8000f72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f76:	bf00      	nop
 8000f78:	370c      	adds	r7, #12
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bc80      	pop	{r7}
 8000f7e:	4770      	bx	lr
 8000f80:	e000e100 	.word	0xe000e100

08000f84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b083      	sub	sp, #12
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	6039      	str	r1, [r7, #0]
 8000f8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	db0a      	blt.n	8000fae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	b2da      	uxtb	r2, r3
 8000f9c:	490c      	ldr	r1, [pc, #48]	@ (8000fd0 <__NVIC_SetPriority+0x4c>)
 8000f9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fa2:	0112      	lsls	r2, r2, #4
 8000fa4:	b2d2      	uxtb	r2, r2
 8000fa6:	440b      	add	r3, r1
 8000fa8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fac:	e00a      	b.n	8000fc4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	b2da      	uxtb	r2, r3
 8000fb2:	4908      	ldr	r1, [pc, #32]	@ (8000fd4 <__NVIC_SetPriority+0x50>)
 8000fb4:	79fb      	ldrb	r3, [r7, #7]
 8000fb6:	f003 030f 	and.w	r3, r3, #15
 8000fba:	3b04      	subs	r3, #4
 8000fbc:	0112      	lsls	r2, r2, #4
 8000fbe:	b2d2      	uxtb	r2, r2
 8000fc0:	440b      	add	r3, r1
 8000fc2:	761a      	strb	r2, [r3, #24]
}
 8000fc4:	bf00      	nop
 8000fc6:	370c      	adds	r7, #12
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bc80      	pop	{r7}
 8000fcc:	4770      	bx	lr
 8000fce:	bf00      	nop
 8000fd0:	e000e100 	.word	0xe000e100
 8000fd4:	e000ed00 	.word	0xe000ed00

08000fd8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	b089      	sub	sp, #36	@ 0x24
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	60f8      	str	r0, [r7, #12]
 8000fe0:	60b9      	str	r1, [r7, #8]
 8000fe2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	f003 0307 	and.w	r3, r3, #7
 8000fea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fec:	69fb      	ldr	r3, [r7, #28]
 8000fee:	f1c3 0307 	rsb	r3, r3, #7
 8000ff2:	2b04      	cmp	r3, #4
 8000ff4:	bf28      	it	cs
 8000ff6:	2304      	movcs	r3, #4
 8000ff8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ffa:	69fb      	ldr	r3, [r7, #28]
 8000ffc:	3304      	adds	r3, #4
 8000ffe:	2b06      	cmp	r3, #6
 8001000:	d902      	bls.n	8001008 <NVIC_EncodePriority+0x30>
 8001002:	69fb      	ldr	r3, [r7, #28]
 8001004:	3b03      	subs	r3, #3
 8001006:	e000      	b.n	800100a <NVIC_EncodePriority+0x32>
 8001008:	2300      	movs	r3, #0
 800100a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800100c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001010:	69bb      	ldr	r3, [r7, #24]
 8001012:	fa02 f303 	lsl.w	r3, r2, r3
 8001016:	43da      	mvns	r2, r3
 8001018:	68bb      	ldr	r3, [r7, #8]
 800101a:	401a      	ands	r2, r3
 800101c:	697b      	ldr	r3, [r7, #20]
 800101e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001020:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001024:	697b      	ldr	r3, [r7, #20]
 8001026:	fa01 f303 	lsl.w	r3, r1, r3
 800102a:	43d9      	mvns	r1, r3
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001030:	4313      	orrs	r3, r2
         );
}
 8001032:	4618      	mov	r0, r3
 8001034:	3724      	adds	r7, #36	@ 0x24
 8001036:	46bd      	mov	sp, r7
 8001038:	bc80      	pop	{r7}
 800103a:	4770      	bx	lr

0800103c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	3b01      	subs	r3, #1
 8001048:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800104c:	d301      	bcc.n	8001052 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800104e:	2301      	movs	r3, #1
 8001050:	e00f      	b.n	8001072 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001052:	4a0a      	ldr	r2, [pc, #40]	@ (800107c <SysTick_Config+0x40>)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	3b01      	subs	r3, #1
 8001058:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800105a:	210f      	movs	r1, #15
 800105c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001060:	f7ff ff90 	bl	8000f84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001064:	4b05      	ldr	r3, [pc, #20]	@ (800107c <SysTick_Config+0x40>)
 8001066:	2200      	movs	r2, #0
 8001068:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800106a:	4b04      	ldr	r3, [pc, #16]	@ (800107c <SysTick_Config+0x40>)
 800106c:	2207      	movs	r2, #7
 800106e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001070:	2300      	movs	r3, #0
}
 8001072:	4618      	mov	r0, r3
 8001074:	3708      	adds	r7, #8
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	e000e010 	.word	0xe000e010

08001080 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001088:	6878      	ldr	r0, [r7, #4]
 800108a:	f7ff ff2d 	bl	8000ee8 <__NVIC_SetPriorityGrouping>
}
 800108e:	bf00      	nop
 8001090:	3708      	adds	r7, #8
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}

08001096 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001096:	b580      	push	{r7, lr}
 8001098:	b086      	sub	sp, #24
 800109a:	af00      	add	r7, sp, #0
 800109c:	4603      	mov	r3, r0
 800109e:	60b9      	str	r1, [r7, #8]
 80010a0:	607a      	str	r2, [r7, #4]
 80010a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010a4:	2300      	movs	r3, #0
 80010a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010a8:	f7ff ff42 	bl	8000f30 <__NVIC_GetPriorityGrouping>
 80010ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010ae:	687a      	ldr	r2, [r7, #4]
 80010b0:	68b9      	ldr	r1, [r7, #8]
 80010b2:	6978      	ldr	r0, [r7, #20]
 80010b4:	f7ff ff90 	bl	8000fd8 <NVIC_EncodePriority>
 80010b8:	4602      	mov	r2, r0
 80010ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010be:	4611      	mov	r1, r2
 80010c0:	4618      	mov	r0, r3
 80010c2:	f7ff ff5f 	bl	8000f84 <__NVIC_SetPriority>
}
 80010c6:	bf00      	nop
 80010c8:	3718      	adds	r7, #24
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}

080010ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010ce:	b580      	push	{r7, lr}
 80010d0:	b082      	sub	sp, #8
 80010d2:	af00      	add	r7, sp, #0
 80010d4:	4603      	mov	r3, r0
 80010d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff ff35 	bl	8000f4c <__NVIC_EnableIRQ>
}
 80010e2:	bf00      	nop
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b082      	sub	sp, #8
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010f2:	6878      	ldr	r0, [r7, #4]
 80010f4:	f7ff ffa2 	bl	800103c <SysTick_Config>
 80010f8:	4603      	mov	r3, r0
}
 80010fa:	4618      	mov	r0, r3
 80010fc:	3708      	adds	r7, #8
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}

08001102 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001102:	b480      	push	{r7}
 8001104:	b085      	sub	sp, #20
 8001106:	af00      	add	r7, sp, #0
 8001108:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800110a:	2300      	movs	r3, #0
 800110c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001114:	b2db      	uxtb	r3, r3
 8001116:	2b02      	cmp	r3, #2
 8001118:	d008      	beq.n	800112c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	2204      	movs	r2, #4
 800111e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	2200      	movs	r2, #0
 8001124:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001128:	2301      	movs	r3, #1
 800112a:	e020      	b.n	800116e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	681a      	ldr	r2, [r3, #0]
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	f022 020e 	bic.w	r2, r2, #14
 800113a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	681a      	ldr	r2, [r3, #0]
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	f022 0201 	bic.w	r2, r2, #1
 800114a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001154:	2101      	movs	r1, #1
 8001156:	fa01 f202 	lsl.w	r2, r1, r2
 800115a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	2201      	movs	r2, #1
 8001160:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	2200      	movs	r2, #0
 8001168:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800116c:	7bfb      	ldrb	r3, [r7, #15]
}
 800116e:	4618      	mov	r0, r3
 8001170:	3714      	adds	r7, #20
 8001172:	46bd      	mov	sp, r7
 8001174:	bc80      	pop	{r7}
 8001176:	4770      	bx	lr

08001178 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001178:	b580      	push	{r7, lr}
 800117a:	b084      	sub	sp, #16
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001180:	2300      	movs	r3, #0
 8001182:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800118a:	b2db      	uxtb	r3, r3
 800118c:	2b02      	cmp	r3, #2
 800118e:	d005      	beq.n	800119c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	2204      	movs	r2, #4
 8001194:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001196:	2301      	movs	r3, #1
 8001198:	73fb      	strb	r3, [r7, #15]
 800119a:	e051      	b.n	8001240 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	681a      	ldr	r2, [r3, #0]
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	f022 020e 	bic.w	r2, r2, #14
 80011aa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	681a      	ldr	r2, [r3, #0]
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	f022 0201 	bic.w	r2, r2, #1
 80011ba:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	4a22      	ldr	r2, [pc, #136]	@ (800124c <HAL_DMA_Abort_IT+0xd4>)
 80011c2:	4293      	cmp	r3, r2
 80011c4:	d029      	beq.n	800121a <HAL_DMA_Abort_IT+0xa2>
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	4a21      	ldr	r2, [pc, #132]	@ (8001250 <HAL_DMA_Abort_IT+0xd8>)
 80011cc:	4293      	cmp	r3, r2
 80011ce:	d022      	beq.n	8001216 <HAL_DMA_Abort_IT+0x9e>
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	4a1f      	ldr	r2, [pc, #124]	@ (8001254 <HAL_DMA_Abort_IT+0xdc>)
 80011d6:	4293      	cmp	r3, r2
 80011d8:	d01a      	beq.n	8001210 <HAL_DMA_Abort_IT+0x98>
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	4a1e      	ldr	r2, [pc, #120]	@ (8001258 <HAL_DMA_Abort_IT+0xe0>)
 80011e0:	4293      	cmp	r3, r2
 80011e2:	d012      	beq.n	800120a <HAL_DMA_Abort_IT+0x92>
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4a1c      	ldr	r2, [pc, #112]	@ (800125c <HAL_DMA_Abort_IT+0xe4>)
 80011ea:	4293      	cmp	r3, r2
 80011ec:	d00a      	beq.n	8001204 <HAL_DMA_Abort_IT+0x8c>
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	4a1b      	ldr	r2, [pc, #108]	@ (8001260 <HAL_DMA_Abort_IT+0xe8>)
 80011f4:	4293      	cmp	r3, r2
 80011f6:	d102      	bne.n	80011fe <HAL_DMA_Abort_IT+0x86>
 80011f8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80011fc:	e00e      	b.n	800121c <HAL_DMA_Abort_IT+0xa4>
 80011fe:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001202:	e00b      	b.n	800121c <HAL_DMA_Abort_IT+0xa4>
 8001204:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001208:	e008      	b.n	800121c <HAL_DMA_Abort_IT+0xa4>
 800120a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800120e:	e005      	b.n	800121c <HAL_DMA_Abort_IT+0xa4>
 8001210:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001214:	e002      	b.n	800121c <HAL_DMA_Abort_IT+0xa4>
 8001216:	2310      	movs	r3, #16
 8001218:	e000      	b.n	800121c <HAL_DMA_Abort_IT+0xa4>
 800121a:	2301      	movs	r3, #1
 800121c:	4a11      	ldr	r2, [pc, #68]	@ (8001264 <HAL_DMA_Abort_IT+0xec>)
 800121e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2201      	movs	r2, #1
 8001224:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	2200      	movs	r2, #0
 800122c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001234:	2b00      	cmp	r3, #0
 8001236:	d003      	beq.n	8001240 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800123c:	6878      	ldr	r0, [r7, #4]
 800123e:	4798      	blx	r3
    } 
  }
  return status;
 8001240:	7bfb      	ldrb	r3, [r7, #15]
}
 8001242:	4618      	mov	r0, r3
 8001244:	3710      	adds	r7, #16
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	40020008 	.word	0x40020008
 8001250:	4002001c 	.word	0x4002001c
 8001254:	40020030 	.word	0x40020030
 8001258:	40020044 	.word	0x40020044
 800125c:	40020058 	.word	0x40020058
 8001260:	4002006c 	.word	0x4002006c
 8001264:	40020000 	.word	0x40020000

08001268 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001268:	b480      	push	{r7}
 800126a:	b08b      	sub	sp, #44	@ 0x2c
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
 8001270:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001272:	2300      	movs	r3, #0
 8001274:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001276:	2300      	movs	r3, #0
 8001278:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800127a:	e169      	b.n	8001550 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800127c:	2201      	movs	r2, #1
 800127e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001280:	fa02 f303 	lsl.w	r3, r2, r3
 8001284:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	69fa      	ldr	r2, [r7, #28]
 800128c:	4013      	ands	r3, r2
 800128e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001290:	69ba      	ldr	r2, [r7, #24]
 8001292:	69fb      	ldr	r3, [r7, #28]
 8001294:	429a      	cmp	r2, r3
 8001296:	f040 8158 	bne.w	800154a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	685b      	ldr	r3, [r3, #4]
 800129e:	4a9a      	ldr	r2, [pc, #616]	@ (8001508 <HAL_GPIO_Init+0x2a0>)
 80012a0:	4293      	cmp	r3, r2
 80012a2:	d05e      	beq.n	8001362 <HAL_GPIO_Init+0xfa>
 80012a4:	4a98      	ldr	r2, [pc, #608]	@ (8001508 <HAL_GPIO_Init+0x2a0>)
 80012a6:	4293      	cmp	r3, r2
 80012a8:	d875      	bhi.n	8001396 <HAL_GPIO_Init+0x12e>
 80012aa:	4a98      	ldr	r2, [pc, #608]	@ (800150c <HAL_GPIO_Init+0x2a4>)
 80012ac:	4293      	cmp	r3, r2
 80012ae:	d058      	beq.n	8001362 <HAL_GPIO_Init+0xfa>
 80012b0:	4a96      	ldr	r2, [pc, #600]	@ (800150c <HAL_GPIO_Init+0x2a4>)
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d86f      	bhi.n	8001396 <HAL_GPIO_Init+0x12e>
 80012b6:	4a96      	ldr	r2, [pc, #600]	@ (8001510 <HAL_GPIO_Init+0x2a8>)
 80012b8:	4293      	cmp	r3, r2
 80012ba:	d052      	beq.n	8001362 <HAL_GPIO_Init+0xfa>
 80012bc:	4a94      	ldr	r2, [pc, #592]	@ (8001510 <HAL_GPIO_Init+0x2a8>)
 80012be:	4293      	cmp	r3, r2
 80012c0:	d869      	bhi.n	8001396 <HAL_GPIO_Init+0x12e>
 80012c2:	4a94      	ldr	r2, [pc, #592]	@ (8001514 <HAL_GPIO_Init+0x2ac>)
 80012c4:	4293      	cmp	r3, r2
 80012c6:	d04c      	beq.n	8001362 <HAL_GPIO_Init+0xfa>
 80012c8:	4a92      	ldr	r2, [pc, #584]	@ (8001514 <HAL_GPIO_Init+0x2ac>)
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d863      	bhi.n	8001396 <HAL_GPIO_Init+0x12e>
 80012ce:	4a92      	ldr	r2, [pc, #584]	@ (8001518 <HAL_GPIO_Init+0x2b0>)
 80012d0:	4293      	cmp	r3, r2
 80012d2:	d046      	beq.n	8001362 <HAL_GPIO_Init+0xfa>
 80012d4:	4a90      	ldr	r2, [pc, #576]	@ (8001518 <HAL_GPIO_Init+0x2b0>)
 80012d6:	4293      	cmp	r3, r2
 80012d8:	d85d      	bhi.n	8001396 <HAL_GPIO_Init+0x12e>
 80012da:	2b12      	cmp	r3, #18
 80012dc:	d82a      	bhi.n	8001334 <HAL_GPIO_Init+0xcc>
 80012de:	2b12      	cmp	r3, #18
 80012e0:	d859      	bhi.n	8001396 <HAL_GPIO_Init+0x12e>
 80012e2:	a201      	add	r2, pc, #4	@ (adr r2, 80012e8 <HAL_GPIO_Init+0x80>)
 80012e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012e8:	08001363 	.word	0x08001363
 80012ec:	0800133d 	.word	0x0800133d
 80012f0:	0800134f 	.word	0x0800134f
 80012f4:	08001391 	.word	0x08001391
 80012f8:	08001397 	.word	0x08001397
 80012fc:	08001397 	.word	0x08001397
 8001300:	08001397 	.word	0x08001397
 8001304:	08001397 	.word	0x08001397
 8001308:	08001397 	.word	0x08001397
 800130c:	08001397 	.word	0x08001397
 8001310:	08001397 	.word	0x08001397
 8001314:	08001397 	.word	0x08001397
 8001318:	08001397 	.word	0x08001397
 800131c:	08001397 	.word	0x08001397
 8001320:	08001397 	.word	0x08001397
 8001324:	08001397 	.word	0x08001397
 8001328:	08001397 	.word	0x08001397
 800132c:	08001345 	.word	0x08001345
 8001330:	08001359 	.word	0x08001359
 8001334:	4a79      	ldr	r2, [pc, #484]	@ (800151c <HAL_GPIO_Init+0x2b4>)
 8001336:	4293      	cmp	r3, r2
 8001338:	d013      	beq.n	8001362 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800133a:	e02c      	b.n	8001396 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	68db      	ldr	r3, [r3, #12]
 8001340:	623b      	str	r3, [r7, #32]
          break;
 8001342:	e029      	b.n	8001398 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	68db      	ldr	r3, [r3, #12]
 8001348:	3304      	adds	r3, #4
 800134a:	623b      	str	r3, [r7, #32]
          break;
 800134c:	e024      	b.n	8001398 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	68db      	ldr	r3, [r3, #12]
 8001352:	3308      	adds	r3, #8
 8001354:	623b      	str	r3, [r7, #32]
          break;
 8001356:	e01f      	b.n	8001398 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	68db      	ldr	r3, [r3, #12]
 800135c:	330c      	adds	r3, #12
 800135e:	623b      	str	r3, [r7, #32]
          break;
 8001360:	e01a      	b.n	8001398 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	689b      	ldr	r3, [r3, #8]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d102      	bne.n	8001370 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800136a:	2304      	movs	r3, #4
 800136c:	623b      	str	r3, [r7, #32]
          break;
 800136e:	e013      	b.n	8001398 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	689b      	ldr	r3, [r3, #8]
 8001374:	2b01      	cmp	r3, #1
 8001376:	d105      	bne.n	8001384 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001378:	2308      	movs	r3, #8
 800137a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	69fa      	ldr	r2, [r7, #28]
 8001380:	611a      	str	r2, [r3, #16]
          break;
 8001382:	e009      	b.n	8001398 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001384:	2308      	movs	r3, #8
 8001386:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	69fa      	ldr	r2, [r7, #28]
 800138c:	615a      	str	r2, [r3, #20]
          break;
 800138e:	e003      	b.n	8001398 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001390:	2300      	movs	r3, #0
 8001392:	623b      	str	r3, [r7, #32]
          break;
 8001394:	e000      	b.n	8001398 <HAL_GPIO_Init+0x130>
          break;
 8001396:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001398:	69bb      	ldr	r3, [r7, #24]
 800139a:	2bff      	cmp	r3, #255	@ 0xff
 800139c:	d801      	bhi.n	80013a2 <HAL_GPIO_Init+0x13a>
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	e001      	b.n	80013a6 <HAL_GPIO_Init+0x13e>
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	3304      	adds	r3, #4
 80013a6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80013a8:	69bb      	ldr	r3, [r7, #24]
 80013aa:	2bff      	cmp	r3, #255	@ 0xff
 80013ac:	d802      	bhi.n	80013b4 <HAL_GPIO_Init+0x14c>
 80013ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013b0:	009b      	lsls	r3, r3, #2
 80013b2:	e002      	b.n	80013ba <HAL_GPIO_Init+0x152>
 80013b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013b6:	3b08      	subs	r3, #8
 80013b8:	009b      	lsls	r3, r3, #2
 80013ba:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80013bc:	697b      	ldr	r3, [r7, #20]
 80013be:	681a      	ldr	r2, [r3, #0]
 80013c0:	210f      	movs	r1, #15
 80013c2:	693b      	ldr	r3, [r7, #16]
 80013c4:	fa01 f303 	lsl.w	r3, r1, r3
 80013c8:	43db      	mvns	r3, r3
 80013ca:	401a      	ands	r2, r3
 80013cc:	6a39      	ldr	r1, [r7, #32]
 80013ce:	693b      	ldr	r3, [r7, #16]
 80013d0:	fa01 f303 	lsl.w	r3, r1, r3
 80013d4:	431a      	orrs	r2, r3
 80013d6:	697b      	ldr	r3, [r7, #20]
 80013d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	f000 80b1 	beq.w	800154a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80013e8:	4b4d      	ldr	r3, [pc, #308]	@ (8001520 <HAL_GPIO_Init+0x2b8>)
 80013ea:	699b      	ldr	r3, [r3, #24]
 80013ec:	4a4c      	ldr	r2, [pc, #304]	@ (8001520 <HAL_GPIO_Init+0x2b8>)
 80013ee:	f043 0301 	orr.w	r3, r3, #1
 80013f2:	6193      	str	r3, [r2, #24]
 80013f4:	4b4a      	ldr	r3, [pc, #296]	@ (8001520 <HAL_GPIO_Init+0x2b8>)
 80013f6:	699b      	ldr	r3, [r3, #24]
 80013f8:	f003 0301 	and.w	r3, r3, #1
 80013fc:	60bb      	str	r3, [r7, #8]
 80013fe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001400:	4a48      	ldr	r2, [pc, #288]	@ (8001524 <HAL_GPIO_Init+0x2bc>)
 8001402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001404:	089b      	lsrs	r3, r3, #2
 8001406:	3302      	adds	r3, #2
 8001408:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800140c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800140e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001410:	f003 0303 	and.w	r3, r3, #3
 8001414:	009b      	lsls	r3, r3, #2
 8001416:	220f      	movs	r2, #15
 8001418:	fa02 f303 	lsl.w	r3, r2, r3
 800141c:	43db      	mvns	r3, r3
 800141e:	68fa      	ldr	r2, [r7, #12]
 8001420:	4013      	ands	r3, r2
 8001422:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	4a40      	ldr	r2, [pc, #256]	@ (8001528 <HAL_GPIO_Init+0x2c0>)
 8001428:	4293      	cmp	r3, r2
 800142a:	d013      	beq.n	8001454 <HAL_GPIO_Init+0x1ec>
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	4a3f      	ldr	r2, [pc, #252]	@ (800152c <HAL_GPIO_Init+0x2c4>)
 8001430:	4293      	cmp	r3, r2
 8001432:	d00d      	beq.n	8001450 <HAL_GPIO_Init+0x1e8>
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	4a3e      	ldr	r2, [pc, #248]	@ (8001530 <HAL_GPIO_Init+0x2c8>)
 8001438:	4293      	cmp	r3, r2
 800143a:	d007      	beq.n	800144c <HAL_GPIO_Init+0x1e4>
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	4a3d      	ldr	r2, [pc, #244]	@ (8001534 <HAL_GPIO_Init+0x2cc>)
 8001440:	4293      	cmp	r3, r2
 8001442:	d101      	bne.n	8001448 <HAL_GPIO_Init+0x1e0>
 8001444:	2303      	movs	r3, #3
 8001446:	e006      	b.n	8001456 <HAL_GPIO_Init+0x1ee>
 8001448:	2304      	movs	r3, #4
 800144a:	e004      	b.n	8001456 <HAL_GPIO_Init+0x1ee>
 800144c:	2302      	movs	r3, #2
 800144e:	e002      	b.n	8001456 <HAL_GPIO_Init+0x1ee>
 8001450:	2301      	movs	r3, #1
 8001452:	e000      	b.n	8001456 <HAL_GPIO_Init+0x1ee>
 8001454:	2300      	movs	r3, #0
 8001456:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001458:	f002 0203 	and.w	r2, r2, #3
 800145c:	0092      	lsls	r2, r2, #2
 800145e:	4093      	lsls	r3, r2
 8001460:	68fa      	ldr	r2, [r7, #12]
 8001462:	4313      	orrs	r3, r2
 8001464:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001466:	492f      	ldr	r1, [pc, #188]	@ (8001524 <HAL_GPIO_Init+0x2bc>)
 8001468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800146a:	089b      	lsrs	r3, r3, #2
 800146c:	3302      	adds	r3, #2
 800146e:	68fa      	ldr	r2, [r7, #12]
 8001470:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	685b      	ldr	r3, [r3, #4]
 8001478:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800147c:	2b00      	cmp	r3, #0
 800147e:	d006      	beq.n	800148e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001480:	4b2d      	ldr	r3, [pc, #180]	@ (8001538 <HAL_GPIO_Init+0x2d0>)
 8001482:	689a      	ldr	r2, [r3, #8]
 8001484:	492c      	ldr	r1, [pc, #176]	@ (8001538 <HAL_GPIO_Init+0x2d0>)
 8001486:	69bb      	ldr	r3, [r7, #24]
 8001488:	4313      	orrs	r3, r2
 800148a:	608b      	str	r3, [r1, #8]
 800148c:	e006      	b.n	800149c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800148e:	4b2a      	ldr	r3, [pc, #168]	@ (8001538 <HAL_GPIO_Init+0x2d0>)
 8001490:	689a      	ldr	r2, [r3, #8]
 8001492:	69bb      	ldr	r3, [r7, #24]
 8001494:	43db      	mvns	r3, r3
 8001496:	4928      	ldr	r1, [pc, #160]	@ (8001538 <HAL_GPIO_Init+0x2d0>)
 8001498:	4013      	ands	r3, r2
 800149a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d006      	beq.n	80014b6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80014a8:	4b23      	ldr	r3, [pc, #140]	@ (8001538 <HAL_GPIO_Init+0x2d0>)
 80014aa:	68da      	ldr	r2, [r3, #12]
 80014ac:	4922      	ldr	r1, [pc, #136]	@ (8001538 <HAL_GPIO_Init+0x2d0>)
 80014ae:	69bb      	ldr	r3, [r7, #24]
 80014b0:	4313      	orrs	r3, r2
 80014b2:	60cb      	str	r3, [r1, #12]
 80014b4:	e006      	b.n	80014c4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80014b6:	4b20      	ldr	r3, [pc, #128]	@ (8001538 <HAL_GPIO_Init+0x2d0>)
 80014b8:	68da      	ldr	r2, [r3, #12]
 80014ba:	69bb      	ldr	r3, [r7, #24]
 80014bc:	43db      	mvns	r3, r3
 80014be:	491e      	ldr	r1, [pc, #120]	@ (8001538 <HAL_GPIO_Init+0x2d0>)
 80014c0:	4013      	ands	r3, r2
 80014c2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d006      	beq.n	80014de <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80014d0:	4b19      	ldr	r3, [pc, #100]	@ (8001538 <HAL_GPIO_Init+0x2d0>)
 80014d2:	685a      	ldr	r2, [r3, #4]
 80014d4:	4918      	ldr	r1, [pc, #96]	@ (8001538 <HAL_GPIO_Init+0x2d0>)
 80014d6:	69bb      	ldr	r3, [r7, #24]
 80014d8:	4313      	orrs	r3, r2
 80014da:	604b      	str	r3, [r1, #4]
 80014dc:	e006      	b.n	80014ec <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80014de:	4b16      	ldr	r3, [pc, #88]	@ (8001538 <HAL_GPIO_Init+0x2d0>)
 80014e0:	685a      	ldr	r2, [r3, #4]
 80014e2:	69bb      	ldr	r3, [r7, #24]
 80014e4:	43db      	mvns	r3, r3
 80014e6:	4914      	ldr	r1, [pc, #80]	@ (8001538 <HAL_GPIO_Init+0x2d0>)
 80014e8:	4013      	ands	r3, r2
 80014ea:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d021      	beq.n	800153c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80014f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001538 <HAL_GPIO_Init+0x2d0>)
 80014fa:	681a      	ldr	r2, [r3, #0]
 80014fc:	490e      	ldr	r1, [pc, #56]	@ (8001538 <HAL_GPIO_Init+0x2d0>)
 80014fe:	69bb      	ldr	r3, [r7, #24]
 8001500:	4313      	orrs	r3, r2
 8001502:	600b      	str	r3, [r1, #0]
 8001504:	e021      	b.n	800154a <HAL_GPIO_Init+0x2e2>
 8001506:	bf00      	nop
 8001508:	10320000 	.word	0x10320000
 800150c:	10310000 	.word	0x10310000
 8001510:	10220000 	.word	0x10220000
 8001514:	10210000 	.word	0x10210000
 8001518:	10120000 	.word	0x10120000
 800151c:	10110000 	.word	0x10110000
 8001520:	40021000 	.word	0x40021000
 8001524:	40010000 	.word	0x40010000
 8001528:	40010800 	.word	0x40010800
 800152c:	40010c00 	.word	0x40010c00
 8001530:	40011000 	.word	0x40011000
 8001534:	40011400 	.word	0x40011400
 8001538:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800153c:	4b0b      	ldr	r3, [pc, #44]	@ (800156c <HAL_GPIO_Init+0x304>)
 800153e:	681a      	ldr	r2, [r3, #0]
 8001540:	69bb      	ldr	r3, [r7, #24]
 8001542:	43db      	mvns	r3, r3
 8001544:	4909      	ldr	r1, [pc, #36]	@ (800156c <HAL_GPIO_Init+0x304>)
 8001546:	4013      	ands	r3, r2
 8001548:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800154a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800154c:	3301      	adds	r3, #1
 800154e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	681a      	ldr	r2, [r3, #0]
 8001554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001556:	fa22 f303 	lsr.w	r3, r2, r3
 800155a:	2b00      	cmp	r3, #0
 800155c:	f47f ae8e 	bne.w	800127c <HAL_GPIO_Init+0x14>
  }
}
 8001560:	bf00      	nop
 8001562:	bf00      	nop
 8001564:	372c      	adds	r7, #44	@ 0x2c
 8001566:	46bd      	mov	sp, r7
 8001568:	bc80      	pop	{r7}
 800156a:	4770      	bx	lr
 800156c:	40010400 	.word	0x40010400

08001570 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001570:	b480      	push	{r7}
 8001572:	b083      	sub	sp, #12
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
 8001578:	460b      	mov	r3, r1
 800157a:	807b      	strh	r3, [r7, #2]
 800157c:	4613      	mov	r3, r2
 800157e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001580:	787b      	ldrb	r3, [r7, #1]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d003      	beq.n	800158e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001586:	887a      	ldrh	r2, [r7, #2]
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800158c:	e003      	b.n	8001596 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800158e:	887b      	ldrh	r3, [r7, #2]
 8001590:	041a      	lsls	r2, r3, #16
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	611a      	str	r2, [r3, #16]
}
 8001596:	bf00      	nop
 8001598:	370c      	adds	r7, #12
 800159a:	46bd      	mov	sp, r7
 800159c:	bc80      	pop	{r7}
 800159e:	4770      	bx	lr

080015a0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b085      	sub	sp, #20
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
 80015a8:	460b      	mov	r3, r1
 80015aa:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	68db      	ldr	r3, [r3, #12]
 80015b0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80015b2:	887a      	ldrh	r2, [r7, #2]
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	4013      	ands	r3, r2
 80015b8:	041a      	lsls	r2, r3, #16
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	43d9      	mvns	r1, r3
 80015be:	887b      	ldrh	r3, [r7, #2]
 80015c0:	400b      	ands	r3, r1
 80015c2:	431a      	orrs	r2, r3
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	611a      	str	r2, [r3, #16]
}
 80015c8:	bf00      	nop
 80015ca:	3714      	adds	r7, #20
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bc80      	pop	{r7}
 80015d0:	4770      	bx	lr
	...

080015d4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b086      	sub	sp, #24
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d101      	bne.n	80015e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80015e2:	2301      	movs	r3, #1
 80015e4:	e272      	b.n	8001acc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f003 0301 	and.w	r3, r3, #1
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	f000 8087 	beq.w	8001702 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80015f4:	4b92      	ldr	r3, [pc, #584]	@ (8001840 <HAL_RCC_OscConfig+0x26c>)
 80015f6:	685b      	ldr	r3, [r3, #4]
 80015f8:	f003 030c 	and.w	r3, r3, #12
 80015fc:	2b04      	cmp	r3, #4
 80015fe:	d00c      	beq.n	800161a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001600:	4b8f      	ldr	r3, [pc, #572]	@ (8001840 <HAL_RCC_OscConfig+0x26c>)
 8001602:	685b      	ldr	r3, [r3, #4]
 8001604:	f003 030c 	and.w	r3, r3, #12
 8001608:	2b08      	cmp	r3, #8
 800160a:	d112      	bne.n	8001632 <HAL_RCC_OscConfig+0x5e>
 800160c:	4b8c      	ldr	r3, [pc, #560]	@ (8001840 <HAL_RCC_OscConfig+0x26c>)
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001614:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001618:	d10b      	bne.n	8001632 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800161a:	4b89      	ldr	r3, [pc, #548]	@ (8001840 <HAL_RCC_OscConfig+0x26c>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001622:	2b00      	cmp	r3, #0
 8001624:	d06c      	beq.n	8001700 <HAL_RCC_OscConfig+0x12c>
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d168      	bne.n	8001700 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800162e:	2301      	movs	r3, #1
 8001630:	e24c      	b.n	8001acc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800163a:	d106      	bne.n	800164a <HAL_RCC_OscConfig+0x76>
 800163c:	4b80      	ldr	r3, [pc, #512]	@ (8001840 <HAL_RCC_OscConfig+0x26c>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4a7f      	ldr	r2, [pc, #508]	@ (8001840 <HAL_RCC_OscConfig+0x26c>)
 8001642:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001646:	6013      	str	r3, [r2, #0]
 8001648:	e02e      	b.n	80016a8 <HAL_RCC_OscConfig+0xd4>
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d10c      	bne.n	800166c <HAL_RCC_OscConfig+0x98>
 8001652:	4b7b      	ldr	r3, [pc, #492]	@ (8001840 <HAL_RCC_OscConfig+0x26c>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4a7a      	ldr	r2, [pc, #488]	@ (8001840 <HAL_RCC_OscConfig+0x26c>)
 8001658:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800165c:	6013      	str	r3, [r2, #0]
 800165e:	4b78      	ldr	r3, [pc, #480]	@ (8001840 <HAL_RCC_OscConfig+0x26c>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4a77      	ldr	r2, [pc, #476]	@ (8001840 <HAL_RCC_OscConfig+0x26c>)
 8001664:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001668:	6013      	str	r3, [r2, #0]
 800166a:	e01d      	b.n	80016a8 <HAL_RCC_OscConfig+0xd4>
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001674:	d10c      	bne.n	8001690 <HAL_RCC_OscConfig+0xbc>
 8001676:	4b72      	ldr	r3, [pc, #456]	@ (8001840 <HAL_RCC_OscConfig+0x26c>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	4a71      	ldr	r2, [pc, #452]	@ (8001840 <HAL_RCC_OscConfig+0x26c>)
 800167c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001680:	6013      	str	r3, [r2, #0]
 8001682:	4b6f      	ldr	r3, [pc, #444]	@ (8001840 <HAL_RCC_OscConfig+0x26c>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4a6e      	ldr	r2, [pc, #440]	@ (8001840 <HAL_RCC_OscConfig+0x26c>)
 8001688:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800168c:	6013      	str	r3, [r2, #0]
 800168e:	e00b      	b.n	80016a8 <HAL_RCC_OscConfig+0xd4>
 8001690:	4b6b      	ldr	r3, [pc, #428]	@ (8001840 <HAL_RCC_OscConfig+0x26c>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a6a      	ldr	r2, [pc, #424]	@ (8001840 <HAL_RCC_OscConfig+0x26c>)
 8001696:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800169a:	6013      	str	r3, [r2, #0]
 800169c:	4b68      	ldr	r3, [pc, #416]	@ (8001840 <HAL_RCC_OscConfig+0x26c>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a67      	ldr	r2, [pc, #412]	@ (8001840 <HAL_RCC_OscConfig+0x26c>)
 80016a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80016a6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d013      	beq.n	80016d8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016b0:	f7ff fc10 	bl	8000ed4 <HAL_GetTick>
 80016b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016b6:	e008      	b.n	80016ca <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016b8:	f7ff fc0c 	bl	8000ed4 <HAL_GetTick>
 80016bc:	4602      	mov	r2, r0
 80016be:	693b      	ldr	r3, [r7, #16]
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	2b64      	cmp	r3, #100	@ 0x64
 80016c4:	d901      	bls.n	80016ca <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80016c6:	2303      	movs	r3, #3
 80016c8:	e200      	b.n	8001acc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016ca:	4b5d      	ldr	r3, [pc, #372]	@ (8001840 <HAL_RCC_OscConfig+0x26c>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d0f0      	beq.n	80016b8 <HAL_RCC_OscConfig+0xe4>
 80016d6:	e014      	b.n	8001702 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016d8:	f7ff fbfc 	bl	8000ed4 <HAL_GetTick>
 80016dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016de:	e008      	b.n	80016f2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016e0:	f7ff fbf8 	bl	8000ed4 <HAL_GetTick>
 80016e4:	4602      	mov	r2, r0
 80016e6:	693b      	ldr	r3, [r7, #16]
 80016e8:	1ad3      	subs	r3, r2, r3
 80016ea:	2b64      	cmp	r3, #100	@ 0x64
 80016ec:	d901      	bls.n	80016f2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80016ee:	2303      	movs	r3, #3
 80016f0:	e1ec      	b.n	8001acc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016f2:	4b53      	ldr	r3, [pc, #332]	@ (8001840 <HAL_RCC_OscConfig+0x26c>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d1f0      	bne.n	80016e0 <HAL_RCC_OscConfig+0x10c>
 80016fe:	e000      	b.n	8001702 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001700:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f003 0302 	and.w	r3, r3, #2
 800170a:	2b00      	cmp	r3, #0
 800170c:	d063      	beq.n	80017d6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800170e:	4b4c      	ldr	r3, [pc, #304]	@ (8001840 <HAL_RCC_OscConfig+0x26c>)
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	f003 030c 	and.w	r3, r3, #12
 8001716:	2b00      	cmp	r3, #0
 8001718:	d00b      	beq.n	8001732 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800171a:	4b49      	ldr	r3, [pc, #292]	@ (8001840 <HAL_RCC_OscConfig+0x26c>)
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	f003 030c 	and.w	r3, r3, #12
 8001722:	2b08      	cmp	r3, #8
 8001724:	d11c      	bne.n	8001760 <HAL_RCC_OscConfig+0x18c>
 8001726:	4b46      	ldr	r3, [pc, #280]	@ (8001840 <HAL_RCC_OscConfig+0x26c>)
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800172e:	2b00      	cmp	r3, #0
 8001730:	d116      	bne.n	8001760 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001732:	4b43      	ldr	r3, [pc, #268]	@ (8001840 <HAL_RCC_OscConfig+0x26c>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f003 0302 	and.w	r3, r3, #2
 800173a:	2b00      	cmp	r3, #0
 800173c:	d005      	beq.n	800174a <HAL_RCC_OscConfig+0x176>
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	691b      	ldr	r3, [r3, #16]
 8001742:	2b01      	cmp	r3, #1
 8001744:	d001      	beq.n	800174a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001746:	2301      	movs	r3, #1
 8001748:	e1c0      	b.n	8001acc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800174a:	4b3d      	ldr	r3, [pc, #244]	@ (8001840 <HAL_RCC_OscConfig+0x26c>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	695b      	ldr	r3, [r3, #20]
 8001756:	00db      	lsls	r3, r3, #3
 8001758:	4939      	ldr	r1, [pc, #228]	@ (8001840 <HAL_RCC_OscConfig+0x26c>)
 800175a:	4313      	orrs	r3, r2
 800175c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800175e:	e03a      	b.n	80017d6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	691b      	ldr	r3, [r3, #16]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d020      	beq.n	80017aa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001768:	4b36      	ldr	r3, [pc, #216]	@ (8001844 <HAL_RCC_OscConfig+0x270>)
 800176a:	2201      	movs	r2, #1
 800176c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800176e:	f7ff fbb1 	bl	8000ed4 <HAL_GetTick>
 8001772:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001774:	e008      	b.n	8001788 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001776:	f7ff fbad 	bl	8000ed4 <HAL_GetTick>
 800177a:	4602      	mov	r2, r0
 800177c:	693b      	ldr	r3, [r7, #16]
 800177e:	1ad3      	subs	r3, r2, r3
 8001780:	2b02      	cmp	r3, #2
 8001782:	d901      	bls.n	8001788 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001784:	2303      	movs	r3, #3
 8001786:	e1a1      	b.n	8001acc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001788:	4b2d      	ldr	r3, [pc, #180]	@ (8001840 <HAL_RCC_OscConfig+0x26c>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f003 0302 	and.w	r3, r3, #2
 8001790:	2b00      	cmp	r3, #0
 8001792:	d0f0      	beq.n	8001776 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001794:	4b2a      	ldr	r3, [pc, #168]	@ (8001840 <HAL_RCC_OscConfig+0x26c>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	695b      	ldr	r3, [r3, #20]
 80017a0:	00db      	lsls	r3, r3, #3
 80017a2:	4927      	ldr	r1, [pc, #156]	@ (8001840 <HAL_RCC_OscConfig+0x26c>)
 80017a4:	4313      	orrs	r3, r2
 80017a6:	600b      	str	r3, [r1, #0]
 80017a8:	e015      	b.n	80017d6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80017aa:	4b26      	ldr	r3, [pc, #152]	@ (8001844 <HAL_RCC_OscConfig+0x270>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017b0:	f7ff fb90 	bl	8000ed4 <HAL_GetTick>
 80017b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017b6:	e008      	b.n	80017ca <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017b8:	f7ff fb8c 	bl	8000ed4 <HAL_GetTick>
 80017bc:	4602      	mov	r2, r0
 80017be:	693b      	ldr	r3, [r7, #16]
 80017c0:	1ad3      	subs	r3, r2, r3
 80017c2:	2b02      	cmp	r3, #2
 80017c4:	d901      	bls.n	80017ca <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80017c6:	2303      	movs	r3, #3
 80017c8:	e180      	b.n	8001acc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017ca:	4b1d      	ldr	r3, [pc, #116]	@ (8001840 <HAL_RCC_OscConfig+0x26c>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f003 0302 	and.w	r3, r3, #2
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d1f0      	bne.n	80017b8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f003 0308 	and.w	r3, r3, #8
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d03a      	beq.n	8001858 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	699b      	ldr	r3, [r3, #24]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d019      	beq.n	800181e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017ea:	4b17      	ldr	r3, [pc, #92]	@ (8001848 <HAL_RCC_OscConfig+0x274>)
 80017ec:	2201      	movs	r2, #1
 80017ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017f0:	f7ff fb70 	bl	8000ed4 <HAL_GetTick>
 80017f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017f6:	e008      	b.n	800180a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017f8:	f7ff fb6c 	bl	8000ed4 <HAL_GetTick>
 80017fc:	4602      	mov	r2, r0
 80017fe:	693b      	ldr	r3, [r7, #16]
 8001800:	1ad3      	subs	r3, r2, r3
 8001802:	2b02      	cmp	r3, #2
 8001804:	d901      	bls.n	800180a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001806:	2303      	movs	r3, #3
 8001808:	e160      	b.n	8001acc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800180a:	4b0d      	ldr	r3, [pc, #52]	@ (8001840 <HAL_RCC_OscConfig+0x26c>)
 800180c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800180e:	f003 0302 	and.w	r3, r3, #2
 8001812:	2b00      	cmp	r3, #0
 8001814:	d0f0      	beq.n	80017f8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001816:	2001      	movs	r0, #1
 8001818:	f000 face 	bl	8001db8 <RCC_Delay>
 800181c:	e01c      	b.n	8001858 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800181e:	4b0a      	ldr	r3, [pc, #40]	@ (8001848 <HAL_RCC_OscConfig+0x274>)
 8001820:	2200      	movs	r2, #0
 8001822:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001824:	f7ff fb56 	bl	8000ed4 <HAL_GetTick>
 8001828:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800182a:	e00f      	b.n	800184c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800182c:	f7ff fb52 	bl	8000ed4 <HAL_GetTick>
 8001830:	4602      	mov	r2, r0
 8001832:	693b      	ldr	r3, [r7, #16]
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	2b02      	cmp	r3, #2
 8001838:	d908      	bls.n	800184c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800183a:	2303      	movs	r3, #3
 800183c:	e146      	b.n	8001acc <HAL_RCC_OscConfig+0x4f8>
 800183e:	bf00      	nop
 8001840:	40021000 	.word	0x40021000
 8001844:	42420000 	.word	0x42420000
 8001848:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800184c:	4b92      	ldr	r3, [pc, #584]	@ (8001a98 <HAL_RCC_OscConfig+0x4c4>)
 800184e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001850:	f003 0302 	and.w	r3, r3, #2
 8001854:	2b00      	cmp	r3, #0
 8001856:	d1e9      	bne.n	800182c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f003 0304 	and.w	r3, r3, #4
 8001860:	2b00      	cmp	r3, #0
 8001862:	f000 80a6 	beq.w	80019b2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001866:	2300      	movs	r3, #0
 8001868:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800186a:	4b8b      	ldr	r3, [pc, #556]	@ (8001a98 <HAL_RCC_OscConfig+0x4c4>)
 800186c:	69db      	ldr	r3, [r3, #28]
 800186e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001872:	2b00      	cmp	r3, #0
 8001874:	d10d      	bne.n	8001892 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001876:	4b88      	ldr	r3, [pc, #544]	@ (8001a98 <HAL_RCC_OscConfig+0x4c4>)
 8001878:	69db      	ldr	r3, [r3, #28]
 800187a:	4a87      	ldr	r2, [pc, #540]	@ (8001a98 <HAL_RCC_OscConfig+0x4c4>)
 800187c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001880:	61d3      	str	r3, [r2, #28]
 8001882:	4b85      	ldr	r3, [pc, #532]	@ (8001a98 <HAL_RCC_OscConfig+0x4c4>)
 8001884:	69db      	ldr	r3, [r3, #28]
 8001886:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800188a:	60bb      	str	r3, [r7, #8]
 800188c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800188e:	2301      	movs	r3, #1
 8001890:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001892:	4b82      	ldr	r3, [pc, #520]	@ (8001a9c <HAL_RCC_OscConfig+0x4c8>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800189a:	2b00      	cmp	r3, #0
 800189c:	d118      	bne.n	80018d0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800189e:	4b7f      	ldr	r3, [pc, #508]	@ (8001a9c <HAL_RCC_OscConfig+0x4c8>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4a7e      	ldr	r2, [pc, #504]	@ (8001a9c <HAL_RCC_OscConfig+0x4c8>)
 80018a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80018aa:	f7ff fb13 	bl	8000ed4 <HAL_GetTick>
 80018ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018b0:	e008      	b.n	80018c4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018b2:	f7ff fb0f 	bl	8000ed4 <HAL_GetTick>
 80018b6:	4602      	mov	r2, r0
 80018b8:	693b      	ldr	r3, [r7, #16]
 80018ba:	1ad3      	subs	r3, r2, r3
 80018bc:	2b64      	cmp	r3, #100	@ 0x64
 80018be:	d901      	bls.n	80018c4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80018c0:	2303      	movs	r3, #3
 80018c2:	e103      	b.n	8001acc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018c4:	4b75      	ldr	r3, [pc, #468]	@ (8001a9c <HAL_RCC_OscConfig+0x4c8>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d0f0      	beq.n	80018b2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	68db      	ldr	r3, [r3, #12]
 80018d4:	2b01      	cmp	r3, #1
 80018d6:	d106      	bne.n	80018e6 <HAL_RCC_OscConfig+0x312>
 80018d8:	4b6f      	ldr	r3, [pc, #444]	@ (8001a98 <HAL_RCC_OscConfig+0x4c4>)
 80018da:	6a1b      	ldr	r3, [r3, #32]
 80018dc:	4a6e      	ldr	r2, [pc, #440]	@ (8001a98 <HAL_RCC_OscConfig+0x4c4>)
 80018de:	f043 0301 	orr.w	r3, r3, #1
 80018e2:	6213      	str	r3, [r2, #32]
 80018e4:	e02d      	b.n	8001942 <HAL_RCC_OscConfig+0x36e>
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	68db      	ldr	r3, [r3, #12]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d10c      	bne.n	8001908 <HAL_RCC_OscConfig+0x334>
 80018ee:	4b6a      	ldr	r3, [pc, #424]	@ (8001a98 <HAL_RCC_OscConfig+0x4c4>)
 80018f0:	6a1b      	ldr	r3, [r3, #32]
 80018f2:	4a69      	ldr	r2, [pc, #420]	@ (8001a98 <HAL_RCC_OscConfig+0x4c4>)
 80018f4:	f023 0301 	bic.w	r3, r3, #1
 80018f8:	6213      	str	r3, [r2, #32]
 80018fa:	4b67      	ldr	r3, [pc, #412]	@ (8001a98 <HAL_RCC_OscConfig+0x4c4>)
 80018fc:	6a1b      	ldr	r3, [r3, #32]
 80018fe:	4a66      	ldr	r2, [pc, #408]	@ (8001a98 <HAL_RCC_OscConfig+0x4c4>)
 8001900:	f023 0304 	bic.w	r3, r3, #4
 8001904:	6213      	str	r3, [r2, #32]
 8001906:	e01c      	b.n	8001942 <HAL_RCC_OscConfig+0x36e>
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	68db      	ldr	r3, [r3, #12]
 800190c:	2b05      	cmp	r3, #5
 800190e:	d10c      	bne.n	800192a <HAL_RCC_OscConfig+0x356>
 8001910:	4b61      	ldr	r3, [pc, #388]	@ (8001a98 <HAL_RCC_OscConfig+0x4c4>)
 8001912:	6a1b      	ldr	r3, [r3, #32]
 8001914:	4a60      	ldr	r2, [pc, #384]	@ (8001a98 <HAL_RCC_OscConfig+0x4c4>)
 8001916:	f043 0304 	orr.w	r3, r3, #4
 800191a:	6213      	str	r3, [r2, #32]
 800191c:	4b5e      	ldr	r3, [pc, #376]	@ (8001a98 <HAL_RCC_OscConfig+0x4c4>)
 800191e:	6a1b      	ldr	r3, [r3, #32]
 8001920:	4a5d      	ldr	r2, [pc, #372]	@ (8001a98 <HAL_RCC_OscConfig+0x4c4>)
 8001922:	f043 0301 	orr.w	r3, r3, #1
 8001926:	6213      	str	r3, [r2, #32]
 8001928:	e00b      	b.n	8001942 <HAL_RCC_OscConfig+0x36e>
 800192a:	4b5b      	ldr	r3, [pc, #364]	@ (8001a98 <HAL_RCC_OscConfig+0x4c4>)
 800192c:	6a1b      	ldr	r3, [r3, #32]
 800192e:	4a5a      	ldr	r2, [pc, #360]	@ (8001a98 <HAL_RCC_OscConfig+0x4c4>)
 8001930:	f023 0301 	bic.w	r3, r3, #1
 8001934:	6213      	str	r3, [r2, #32]
 8001936:	4b58      	ldr	r3, [pc, #352]	@ (8001a98 <HAL_RCC_OscConfig+0x4c4>)
 8001938:	6a1b      	ldr	r3, [r3, #32]
 800193a:	4a57      	ldr	r2, [pc, #348]	@ (8001a98 <HAL_RCC_OscConfig+0x4c4>)
 800193c:	f023 0304 	bic.w	r3, r3, #4
 8001940:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	68db      	ldr	r3, [r3, #12]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d015      	beq.n	8001976 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800194a:	f7ff fac3 	bl	8000ed4 <HAL_GetTick>
 800194e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001950:	e00a      	b.n	8001968 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001952:	f7ff fabf 	bl	8000ed4 <HAL_GetTick>
 8001956:	4602      	mov	r2, r0
 8001958:	693b      	ldr	r3, [r7, #16]
 800195a:	1ad3      	subs	r3, r2, r3
 800195c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001960:	4293      	cmp	r3, r2
 8001962:	d901      	bls.n	8001968 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001964:	2303      	movs	r3, #3
 8001966:	e0b1      	b.n	8001acc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001968:	4b4b      	ldr	r3, [pc, #300]	@ (8001a98 <HAL_RCC_OscConfig+0x4c4>)
 800196a:	6a1b      	ldr	r3, [r3, #32]
 800196c:	f003 0302 	and.w	r3, r3, #2
 8001970:	2b00      	cmp	r3, #0
 8001972:	d0ee      	beq.n	8001952 <HAL_RCC_OscConfig+0x37e>
 8001974:	e014      	b.n	80019a0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001976:	f7ff faad 	bl	8000ed4 <HAL_GetTick>
 800197a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800197c:	e00a      	b.n	8001994 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800197e:	f7ff faa9 	bl	8000ed4 <HAL_GetTick>
 8001982:	4602      	mov	r2, r0
 8001984:	693b      	ldr	r3, [r7, #16]
 8001986:	1ad3      	subs	r3, r2, r3
 8001988:	f241 3288 	movw	r2, #5000	@ 0x1388
 800198c:	4293      	cmp	r3, r2
 800198e:	d901      	bls.n	8001994 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001990:	2303      	movs	r3, #3
 8001992:	e09b      	b.n	8001acc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001994:	4b40      	ldr	r3, [pc, #256]	@ (8001a98 <HAL_RCC_OscConfig+0x4c4>)
 8001996:	6a1b      	ldr	r3, [r3, #32]
 8001998:	f003 0302 	and.w	r3, r3, #2
 800199c:	2b00      	cmp	r3, #0
 800199e:	d1ee      	bne.n	800197e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80019a0:	7dfb      	ldrb	r3, [r7, #23]
 80019a2:	2b01      	cmp	r3, #1
 80019a4:	d105      	bne.n	80019b2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019a6:	4b3c      	ldr	r3, [pc, #240]	@ (8001a98 <HAL_RCC_OscConfig+0x4c4>)
 80019a8:	69db      	ldr	r3, [r3, #28]
 80019aa:	4a3b      	ldr	r2, [pc, #236]	@ (8001a98 <HAL_RCC_OscConfig+0x4c4>)
 80019ac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80019b0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	69db      	ldr	r3, [r3, #28]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	f000 8087 	beq.w	8001aca <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80019bc:	4b36      	ldr	r3, [pc, #216]	@ (8001a98 <HAL_RCC_OscConfig+0x4c4>)
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	f003 030c 	and.w	r3, r3, #12
 80019c4:	2b08      	cmp	r3, #8
 80019c6:	d061      	beq.n	8001a8c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	69db      	ldr	r3, [r3, #28]
 80019cc:	2b02      	cmp	r3, #2
 80019ce:	d146      	bne.n	8001a5e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019d0:	4b33      	ldr	r3, [pc, #204]	@ (8001aa0 <HAL_RCC_OscConfig+0x4cc>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019d6:	f7ff fa7d 	bl	8000ed4 <HAL_GetTick>
 80019da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019dc:	e008      	b.n	80019f0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019de:	f7ff fa79 	bl	8000ed4 <HAL_GetTick>
 80019e2:	4602      	mov	r2, r0
 80019e4:	693b      	ldr	r3, [r7, #16]
 80019e6:	1ad3      	subs	r3, r2, r3
 80019e8:	2b02      	cmp	r3, #2
 80019ea:	d901      	bls.n	80019f0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80019ec:	2303      	movs	r3, #3
 80019ee:	e06d      	b.n	8001acc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019f0:	4b29      	ldr	r3, [pc, #164]	@ (8001a98 <HAL_RCC_OscConfig+0x4c4>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d1f0      	bne.n	80019de <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6a1b      	ldr	r3, [r3, #32]
 8001a00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a04:	d108      	bne.n	8001a18 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001a06:	4b24      	ldr	r3, [pc, #144]	@ (8001a98 <HAL_RCC_OscConfig+0x4c4>)
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	689b      	ldr	r3, [r3, #8]
 8001a12:	4921      	ldr	r1, [pc, #132]	@ (8001a98 <HAL_RCC_OscConfig+0x4c4>)
 8001a14:	4313      	orrs	r3, r2
 8001a16:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a18:	4b1f      	ldr	r3, [pc, #124]	@ (8001a98 <HAL_RCC_OscConfig+0x4c4>)
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	6a19      	ldr	r1, [r3, #32]
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a28:	430b      	orrs	r3, r1
 8001a2a:	491b      	ldr	r1, [pc, #108]	@ (8001a98 <HAL_RCC_OscConfig+0x4c4>)
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a30:	4b1b      	ldr	r3, [pc, #108]	@ (8001aa0 <HAL_RCC_OscConfig+0x4cc>)
 8001a32:	2201      	movs	r2, #1
 8001a34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a36:	f7ff fa4d 	bl	8000ed4 <HAL_GetTick>
 8001a3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a3c:	e008      	b.n	8001a50 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a3e:	f7ff fa49 	bl	8000ed4 <HAL_GetTick>
 8001a42:	4602      	mov	r2, r0
 8001a44:	693b      	ldr	r3, [r7, #16]
 8001a46:	1ad3      	subs	r3, r2, r3
 8001a48:	2b02      	cmp	r3, #2
 8001a4a:	d901      	bls.n	8001a50 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001a4c:	2303      	movs	r3, #3
 8001a4e:	e03d      	b.n	8001acc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a50:	4b11      	ldr	r3, [pc, #68]	@ (8001a98 <HAL_RCC_OscConfig+0x4c4>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d0f0      	beq.n	8001a3e <HAL_RCC_OscConfig+0x46a>
 8001a5c:	e035      	b.n	8001aca <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a5e:	4b10      	ldr	r3, [pc, #64]	@ (8001aa0 <HAL_RCC_OscConfig+0x4cc>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a64:	f7ff fa36 	bl	8000ed4 <HAL_GetTick>
 8001a68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a6a:	e008      	b.n	8001a7e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a6c:	f7ff fa32 	bl	8000ed4 <HAL_GetTick>
 8001a70:	4602      	mov	r2, r0
 8001a72:	693b      	ldr	r3, [r7, #16]
 8001a74:	1ad3      	subs	r3, r2, r3
 8001a76:	2b02      	cmp	r3, #2
 8001a78:	d901      	bls.n	8001a7e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001a7a:	2303      	movs	r3, #3
 8001a7c:	e026      	b.n	8001acc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a7e:	4b06      	ldr	r3, [pc, #24]	@ (8001a98 <HAL_RCC_OscConfig+0x4c4>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d1f0      	bne.n	8001a6c <HAL_RCC_OscConfig+0x498>
 8001a8a:	e01e      	b.n	8001aca <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	69db      	ldr	r3, [r3, #28]
 8001a90:	2b01      	cmp	r3, #1
 8001a92:	d107      	bne.n	8001aa4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001a94:	2301      	movs	r3, #1
 8001a96:	e019      	b.n	8001acc <HAL_RCC_OscConfig+0x4f8>
 8001a98:	40021000 	.word	0x40021000
 8001a9c:	40007000 	.word	0x40007000
 8001aa0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001aa4:	4b0b      	ldr	r3, [pc, #44]	@ (8001ad4 <HAL_RCC_OscConfig+0x500>)
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6a1b      	ldr	r3, [r3, #32]
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d106      	bne.n	8001ac6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ac2:	429a      	cmp	r2, r3
 8001ac4:	d001      	beq.n	8001aca <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	e000      	b.n	8001acc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001aca:	2300      	movs	r3, #0
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	3718      	adds	r7, #24
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	40021000 	.word	0x40021000

08001ad8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b084      	sub	sp, #16
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
 8001ae0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d101      	bne.n	8001aec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	e0d0      	b.n	8001c8e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001aec:	4b6a      	ldr	r3, [pc, #424]	@ (8001c98 <HAL_RCC_ClockConfig+0x1c0>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f003 0307 	and.w	r3, r3, #7
 8001af4:	683a      	ldr	r2, [r7, #0]
 8001af6:	429a      	cmp	r2, r3
 8001af8:	d910      	bls.n	8001b1c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001afa:	4b67      	ldr	r3, [pc, #412]	@ (8001c98 <HAL_RCC_ClockConfig+0x1c0>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f023 0207 	bic.w	r2, r3, #7
 8001b02:	4965      	ldr	r1, [pc, #404]	@ (8001c98 <HAL_RCC_ClockConfig+0x1c0>)
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	4313      	orrs	r3, r2
 8001b08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b0a:	4b63      	ldr	r3, [pc, #396]	@ (8001c98 <HAL_RCC_ClockConfig+0x1c0>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f003 0307 	and.w	r3, r3, #7
 8001b12:	683a      	ldr	r2, [r7, #0]
 8001b14:	429a      	cmp	r2, r3
 8001b16:	d001      	beq.n	8001b1c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001b18:	2301      	movs	r3, #1
 8001b1a:	e0b8      	b.n	8001c8e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f003 0302 	and.w	r3, r3, #2
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d020      	beq.n	8001b6a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f003 0304 	and.w	r3, r3, #4
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d005      	beq.n	8001b40 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b34:	4b59      	ldr	r3, [pc, #356]	@ (8001c9c <HAL_RCC_ClockConfig+0x1c4>)
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	4a58      	ldr	r2, [pc, #352]	@ (8001c9c <HAL_RCC_ClockConfig+0x1c4>)
 8001b3a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001b3e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f003 0308 	and.w	r3, r3, #8
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d005      	beq.n	8001b58 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b4c:	4b53      	ldr	r3, [pc, #332]	@ (8001c9c <HAL_RCC_ClockConfig+0x1c4>)
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	4a52      	ldr	r2, [pc, #328]	@ (8001c9c <HAL_RCC_ClockConfig+0x1c4>)
 8001b52:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001b56:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b58:	4b50      	ldr	r3, [pc, #320]	@ (8001c9c <HAL_RCC_ClockConfig+0x1c4>)
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	689b      	ldr	r3, [r3, #8]
 8001b64:	494d      	ldr	r1, [pc, #308]	@ (8001c9c <HAL_RCC_ClockConfig+0x1c4>)
 8001b66:	4313      	orrs	r3, r2
 8001b68:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f003 0301 	and.w	r3, r3, #1
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d040      	beq.n	8001bf8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	2b01      	cmp	r3, #1
 8001b7c:	d107      	bne.n	8001b8e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b7e:	4b47      	ldr	r3, [pc, #284]	@ (8001c9c <HAL_RCC_ClockConfig+0x1c4>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d115      	bne.n	8001bb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	e07f      	b.n	8001c8e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	2b02      	cmp	r3, #2
 8001b94:	d107      	bne.n	8001ba6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b96:	4b41      	ldr	r3, [pc, #260]	@ (8001c9c <HAL_RCC_ClockConfig+0x1c4>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d109      	bne.n	8001bb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	e073      	b.n	8001c8e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ba6:	4b3d      	ldr	r3, [pc, #244]	@ (8001c9c <HAL_RCC_ClockConfig+0x1c4>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f003 0302 	and.w	r3, r3, #2
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d101      	bne.n	8001bb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	e06b      	b.n	8001c8e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001bb6:	4b39      	ldr	r3, [pc, #228]	@ (8001c9c <HAL_RCC_ClockConfig+0x1c4>)
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	f023 0203 	bic.w	r2, r3, #3
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	4936      	ldr	r1, [pc, #216]	@ (8001c9c <HAL_RCC_ClockConfig+0x1c4>)
 8001bc4:	4313      	orrs	r3, r2
 8001bc6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001bc8:	f7ff f984 	bl	8000ed4 <HAL_GetTick>
 8001bcc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bce:	e00a      	b.n	8001be6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bd0:	f7ff f980 	bl	8000ed4 <HAL_GetTick>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	1ad3      	subs	r3, r2, r3
 8001bda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d901      	bls.n	8001be6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001be2:	2303      	movs	r3, #3
 8001be4:	e053      	b.n	8001c8e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001be6:	4b2d      	ldr	r3, [pc, #180]	@ (8001c9c <HAL_RCC_ClockConfig+0x1c4>)
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	f003 020c 	and.w	r2, r3, #12
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	009b      	lsls	r3, r3, #2
 8001bf4:	429a      	cmp	r2, r3
 8001bf6:	d1eb      	bne.n	8001bd0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001bf8:	4b27      	ldr	r3, [pc, #156]	@ (8001c98 <HAL_RCC_ClockConfig+0x1c0>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f003 0307 	and.w	r3, r3, #7
 8001c00:	683a      	ldr	r2, [r7, #0]
 8001c02:	429a      	cmp	r2, r3
 8001c04:	d210      	bcs.n	8001c28 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c06:	4b24      	ldr	r3, [pc, #144]	@ (8001c98 <HAL_RCC_ClockConfig+0x1c0>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f023 0207 	bic.w	r2, r3, #7
 8001c0e:	4922      	ldr	r1, [pc, #136]	@ (8001c98 <HAL_RCC_ClockConfig+0x1c0>)
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	4313      	orrs	r3, r2
 8001c14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c16:	4b20      	ldr	r3, [pc, #128]	@ (8001c98 <HAL_RCC_ClockConfig+0x1c0>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f003 0307 	and.w	r3, r3, #7
 8001c1e:	683a      	ldr	r2, [r7, #0]
 8001c20:	429a      	cmp	r2, r3
 8001c22:	d001      	beq.n	8001c28 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001c24:	2301      	movs	r3, #1
 8001c26:	e032      	b.n	8001c8e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f003 0304 	and.w	r3, r3, #4
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d008      	beq.n	8001c46 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c34:	4b19      	ldr	r3, [pc, #100]	@ (8001c9c <HAL_RCC_ClockConfig+0x1c4>)
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	68db      	ldr	r3, [r3, #12]
 8001c40:	4916      	ldr	r1, [pc, #88]	@ (8001c9c <HAL_RCC_ClockConfig+0x1c4>)
 8001c42:	4313      	orrs	r3, r2
 8001c44:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f003 0308 	and.w	r3, r3, #8
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d009      	beq.n	8001c66 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001c52:	4b12      	ldr	r3, [pc, #72]	@ (8001c9c <HAL_RCC_ClockConfig+0x1c4>)
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	691b      	ldr	r3, [r3, #16]
 8001c5e:	00db      	lsls	r3, r3, #3
 8001c60:	490e      	ldr	r1, [pc, #56]	@ (8001c9c <HAL_RCC_ClockConfig+0x1c4>)
 8001c62:	4313      	orrs	r3, r2
 8001c64:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001c66:	f000 f821 	bl	8001cac <HAL_RCC_GetSysClockFreq>
 8001c6a:	4602      	mov	r2, r0
 8001c6c:	4b0b      	ldr	r3, [pc, #44]	@ (8001c9c <HAL_RCC_ClockConfig+0x1c4>)
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	091b      	lsrs	r3, r3, #4
 8001c72:	f003 030f 	and.w	r3, r3, #15
 8001c76:	490a      	ldr	r1, [pc, #40]	@ (8001ca0 <HAL_RCC_ClockConfig+0x1c8>)
 8001c78:	5ccb      	ldrb	r3, [r1, r3]
 8001c7a:	fa22 f303 	lsr.w	r3, r2, r3
 8001c7e:	4a09      	ldr	r2, [pc, #36]	@ (8001ca4 <HAL_RCC_ClockConfig+0x1cc>)
 8001c80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001c82:	4b09      	ldr	r3, [pc, #36]	@ (8001ca8 <HAL_RCC_ClockConfig+0x1d0>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	4618      	mov	r0, r3
 8001c88:	f7ff f8e2 	bl	8000e50 <HAL_InitTick>

  return HAL_OK;
 8001c8c:	2300      	movs	r3, #0
}
 8001c8e:	4618      	mov	r0, r3
 8001c90:	3710      	adds	r7, #16
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}
 8001c96:	bf00      	nop
 8001c98:	40022000 	.word	0x40022000
 8001c9c:	40021000 	.word	0x40021000
 8001ca0:	08004588 	.word	0x08004588
 8001ca4:	20000000 	.word	0x20000000
 8001ca8:	20000004 	.word	0x20000004

08001cac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	b087      	sub	sp, #28
 8001cb0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	60fb      	str	r3, [r7, #12]
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	60bb      	str	r3, [r7, #8]
 8001cba:	2300      	movs	r3, #0
 8001cbc:	617b      	str	r3, [r7, #20]
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001cc6:	4b1e      	ldr	r3, [pc, #120]	@ (8001d40 <HAL_RCC_GetSysClockFreq+0x94>)
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	f003 030c 	and.w	r3, r3, #12
 8001cd2:	2b04      	cmp	r3, #4
 8001cd4:	d002      	beq.n	8001cdc <HAL_RCC_GetSysClockFreq+0x30>
 8001cd6:	2b08      	cmp	r3, #8
 8001cd8:	d003      	beq.n	8001ce2 <HAL_RCC_GetSysClockFreq+0x36>
 8001cda:	e027      	b.n	8001d2c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001cdc:	4b19      	ldr	r3, [pc, #100]	@ (8001d44 <HAL_RCC_GetSysClockFreq+0x98>)
 8001cde:	613b      	str	r3, [r7, #16]
      break;
 8001ce0:	e027      	b.n	8001d32 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	0c9b      	lsrs	r3, r3, #18
 8001ce6:	f003 030f 	and.w	r3, r3, #15
 8001cea:	4a17      	ldr	r2, [pc, #92]	@ (8001d48 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001cec:	5cd3      	ldrb	r3, [r2, r3]
 8001cee:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d010      	beq.n	8001d1c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001cfa:	4b11      	ldr	r3, [pc, #68]	@ (8001d40 <HAL_RCC_GetSysClockFreq+0x94>)
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	0c5b      	lsrs	r3, r3, #17
 8001d00:	f003 0301 	and.w	r3, r3, #1
 8001d04:	4a11      	ldr	r2, [pc, #68]	@ (8001d4c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001d06:	5cd3      	ldrb	r3, [r2, r3]
 8001d08:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	4a0d      	ldr	r2, [pc, #52]	@ (8001d44 <HAL_RCC_GetSysClockFreq+0x98>)
 8001d0e:	fb03 f202 	mul.w	r2, r3, r2
 8001d12:	68bb      	ldr	r3, [r7, #8]
 8001d14:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d18:	617b      	str	r3, [r7, #20]
 8001d1a:	e004      	b.n	8001d26 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	4a0c      	ldr	r2, [pc, #48]	@ (8001d50 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001d20:	fb02 f303 	mul.w	r3, r2, r3
 8001d24:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001d26:	697b      	ldr	r3, [r7, #20]
 8001d28:	613b      	str	r3, [r7, #16]
      break;
 8001d2a:	e002      	b.n	8001d32 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001d2c:	4b05      	ldr	r3, [pc, #20]	@ (8001d44 <HAL_RCC_GetSysClockFreq+0x98>)
 8001d2e:	613b      	str	r3, [r7, #16]
      break;
 8001d30:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d32:	693b      	ldr	r3, [r7, #16]
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	371c      	adds	r7, #28
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bc80      	pop	{r7}
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	40021000 	.word	0x40021000
 8001d44:	007a1200 	.word	0x007a1200
 8001d48:	080045a0 	.word	0x080045a0
 8001d4c:	080045b0 	.word	0x080045b0
 8001d50:	003d0900 	.word	0x003d0900

08001d54 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d58:	4b02      	ldr	r3, [pc, #8]	@ (8001d64 <HAL_RCC_GetHCLKFreq+0x10>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bc80      	pop	{r7}
 8001d62:	4770      	bx	lr
 8001d64:	20000000 	.word	0x20000000

08001d68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001d6c:	f7ff fff2 	bl	8001d54 <HAL_RCC_GetHCLKFreq>
 8001d70:	4602      	mov	r2, r0
 8001d72:	4b05      	ldr	r3, [pc, #20]	@ (8001d88 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	0a1b      	lsrs	r3, r3, #8
 8001d78:	f003 0307 	and.w	r3, r3, #7
 8001d7c:	4903      	ldr	r1, [pc, #12]	@ (8001d8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d7e:	5ccb      	ldrb	r3, [r1, r3]
 8001d80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	40021000 	.word	0x40021000
 8001d8c:	08004598 	.word	0x08004598

08001d90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001d94:	f7ff ffde 	bl	8001d54 <HAL_RCC_GetHCLKFreq>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	4b05      	ldr	r3, [pc, #20]	@ (8001db0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	0adb      	lsrs	r3, r3, #11
 8001da0:	f003 0307 	and.w	r3, r3, #7
 8001da4:	4903      	ldr	r1, [pc, #12]	@ (8001db4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001da6:	5ccb      	ldrb	r3, [r1, r3]
 8001da8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	bd80      	pop	{r7, pc}
 8001db0:	40021000 	.word	0x40021000
 8001db4:	08004598 	.word	0x08004598

08001db8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001db8:	b480      	push	{r7}
 8001dba:	b085      	sub	sp, #20
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001dc0:	4b0a      	ldr	r3, [pc, #40]	@ (8001dec <RCC_Delay+0x34>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a0a      	ldr	r2, [pc, #40]	@ (8001df0 <RCC_Delay+0x38>)
 8001dc6:	fba2 2303 	umull	r2, r3, r2, r3
 8001dca:	0a5b      	lsrs	r3, r3, #9
 8001dcc:	687a      	ldr	r2, [r7, #4]
 8001dce:	fb02 f303 	mul.w	r3, r2, r3
 8001dd2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001dd4:	bf00      	nop
  }
  while (Delay --);
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	1e5a      	subs	r2, r3, #1
 8001dda:	60fa      	str	r2, [r7, #12]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d1f9      	bne.n	8001dd4 <RCC_Delay+0x1c>
}
 8001de0:	bf00      	nop
 8001de2:	bf00      	nop
 8001de4:	3714      	adds	r7, #20
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bc80      	pop	{r7}
 8001dea:	4770      	bx	lr
 8001dec:	20000000 	.word	0x20000000
 8001df0:	10624dd3 	.word	0x10624dd3

08001df4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b082      	sub	sp, #8
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d101      	bne.n	8001e06 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001e02:	2301      	movs	r3, #1
 8001e04:	e041      	b.n	8001e8a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001e0c:	b2db      	uxtb	r3, r3
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d106      	bne.n	8001e20 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	2200      	movs	r2, #0
 8001e16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001e1a:	6878      	ldr	r0, [r7, #4]
 8001e1c:	f7fe fe04 	bl	8000a28 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2202      	movs	r2, #2
 8001e24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681a      	ldr	r2, [r3, #0]
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	3304      	adds	r3, #4
 8001e30:	4619      	mov	r1, r3
 8001e32:	4610      	mov	r0, r2
 8001e34:	f000 fab2 	bl	800239c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	2201      	movs	r2, #1
 8001e3c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2201      	movs	r2, #1
 8001e44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2201      	movs	r2, #1
 8001e4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2201      	movs	r2, #1
 8001e54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2201      	movs	r2, #1
 8001e64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2201      	movs	r2, #1
 8001e6c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2201      	movs	r2, #1
 8001e74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2201      	movs	r2, #1
 8001e84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001e88:	2300      	movs	r3, #0
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	3708      	adds	r7, #8
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}

08001e92 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001e92:	b580      	push	{r7, lr}
 8001e94:	b082      	sub	sp, #8
 8001e96:	af00      	add	r7, sp, #0
 8001e98:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d101      	bne.n	8001ea4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	e041      	b.n	8001f28 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001eaa:	b2db      	uxtb	r3, r3
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d106      	bne.n	8001ebe <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001eb8:	6878      	ldr	r0, [r7, #4]
 8001eba:	f000 f839 	bl	8001f30 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2202      	movs	r2, #2
 8001ec2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681a      	ldr	r2, [r3, #0]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	3304      	adds	r3, #4
 8001ece:	4619      	mov	r1, r3
 8001ed0:	4610      	mov	r0, r2
 8001ed2:	f000 fa63 	bl	800239c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2201      	movs	r2, #1
 8001eda:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2201      	movs	r2, #1
 8001ee2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2201      	movs	r2, #1
 8001eea:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2201      	movs	r2, #1
 8001efa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2201      	movs	r2, #1
 8001f02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2201      	movs	r2, #1
 8001f0a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	2201      	movs	r2, #1
 8001f12:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2201      	movs	r2, #1
 8001f1a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2201      	movs	r2, #1
 8001f22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001f26:	2300      	movs	r3, #0
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	3708      	adds	r7, #8
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}

08001f30 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b083      	sub	sp, #12
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8001f38:	bf00      	nop
 8001f3a:	370c      	adds	r7, #12
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bc80      	pop	{r7}
 8001f40:	4770      	bx	lr
	...

08001f44 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b084      	sub	sp, #16
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
 8001f4c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d109      	bne.n	8001f68 <HAL_TIM_PWM_Start+0x24>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8001f5a:	b2db      	uxtb	r3, r3
 8001f5c:	2b01      	cmp	r3, #1
 8001f5e:	bf14      	ite	ne
 8001f60:	2301      	movne	r3, #1
 8001f62:	2300      	moveq	r3, #0
 8001f64:	b2db      	uxtb	r3, r3
 8001f66:	e022      	b.n	8001fae <HAL_TIM_PWM_Start+0x6a>
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	2b04      	cmp	r3, #4
 8001f6c:	d109      	bne.n	8001f82 <HAL_TIM_PWM_Start+0x3e>
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8001f74:	b2db      	uxtb	r3, r3
 8001f76:	2b01      	cmp	r3, #1
 8001f78:	bf14      	ite	ne
 8001f7a:	2301      	movne	r3, #1
 8001f7c:	2300      	moveq	r3, #0
 8001f7e:	b2db      	uxtb	r3, r3
 8001f80:	e015      	b.n	8001fae <HAL_TIM_PWM_Start+0x6a>
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	2b08      	cmp	r3, #8
 8001f86:	d109      	bne.n	8001f9c <HAL_TIM_PWM_Start+0x58>
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001f8e:	b2db      	uxtb	r3, r3
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	bf14      	ite	ne
 8001f94:	2301      	movne	r3, #1
 8001f96:	2300      	moveq	r3, #0
 8001f98:	b2db      	uxtb	r3, r3
 8001f9a:	e008      	b.n	8001fae <HAL_TIM_PWM_Start+0x6a>
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001fa2:	b2db      	uxtb	r3, r3
 8001fa4:	2b01      	cmp	r3, #1
 8001fa6:	bf14      	ite	ne
 8001fa8:	2301      	movne	r3, #1
 8001faa:	2300      	moveq	r3, #0
 8001fac:	b2db      	uxtb	r3, r3
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d001      	beq.n	8001fb6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	e05e      	b.n	8002074 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d104      	bne.n	8001fc6 <HAL_TIM_PWM_Start+0x82>
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2202      	movs	r2, #2
 8001fc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001fc4:	e013      	b.n	8001fee <HAL_TIM_PWM_Start+0xaa>
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	2b04      	cmp	r3, #4
 8001fca:	d104      	bne.n	8001fd6 <HAL_TIM_PWM_Start+0x92>
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2202      	movs	r2, #2
 8001fd0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001fd4:	e00b      	b.n	8001fee <HAL_TIM_PWM_Start+0xaa>
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	2b08      	cmp	r3, #8
 8001fda:	d104      	bne.n	8001fe6 <HAL_TIM_PWM_Start+0xa2>
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2202      	movs	r2, #2
 8001fe0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001fe4:	e003      	b.n	8001fee <HAL_TIM_PWM_Start+0xaa>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2202      	movs	r2, #2
 8001fea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	6839      	ldr	r1, [r7, #0]
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f000 fc50 	bl	800289c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a1e      	ldr	r2, [pc, #120]	@ (800207c <HAL_TIM_PWM_Start+0x138>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d107      	bne.n	8002016 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002014:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4a18      	ldr	r2, [pc, #96]	@ (800207c <HAL_TIM_PWM_Start+0x138>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d00e      	beq.n	800203e <HAL_TIM_PWM_Start+0xfa>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002028:	d009      	beq.n	800203e <HAL_TIM_PWM_Start+0xfa>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4a14      	ldr	r2, [pc, #80]	@ (8002080 <HAL_TIM_PWM_Start+0x13c>)
 8002030:	4293      	cmp	r3, r2
 8002032:	d004      	beq.n	800203e <HAL_TIM_PWM_Start+0xfa>
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a12      	ldr	r2, [pc, #72]	@ (8002084 <HAL_TIM_PWM_Start+0x140>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d111      	bne.n	8002062 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	689b      	ldr	r3, [r3, #8]
 8002044:	f003 0307 	and.w	r3, r3, #7
 8002048:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	2b06      	cmp	r3, #6
 800204e:	d010      	beq.n	8002072 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	681a      	ldr	r2, [r3, #0]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f042 0201 	orr.w	r2, r2, #1
 800205e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002060:	e007      	b.n	8002072 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	681a      	ldr	r2, [r3, #0]
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f042 0201 	orr.w	r2, r2, #1
 8002070:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002072:	2300      	movs	r3, #0
}
 8002074:	4618      	mov	r0, r3
 8002076:	3710      	adds	r7, #16
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}
 800207c:	40012c00 	.word	0x40012c00
 8002080:	40000400 	.word	0x40000400
 8002084:	40000800 	.word	0x40000800

08002088 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b086      	sub	sp, #24
 800208c:	af00      	add	r7, sp, #0
 800208e:	60f8      	str	r0, [r7, #12]
 8002090:	60b9      	str	r1, [r7, #8]
 8002092:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002094:	2300      	movs	r3, #0
 8002096:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800209e:	2b01      	cmp	r3, #1
 80020a0:	d101      	bne.n	80020a6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80020a2:	2302      	movs	r3, #2
 80020a4:	e0ae      	b.n	8002204 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	2201      	movs	r2, #1
 80020aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2b0c      	cmp	r3, #12
 80020b2:	f200 809f 	bhi.w	80021f4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80020b6:	a201      	add	r2, pc, #4	@ (adr r2, 80020bc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80020b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020bc:	080020f1 	.word	0x080020f1
 80020c0:	080021f5 	.word	0x080021f5
 80020c4:	080021f5 	.word	0x080021f5
 80020c8:	080021f5 	.word	0x080021f5
 80020cc:	08002131 	.word	0x08002131
 80020d0:	080021f5 	.word	0x080021f5
 80020d4:	080021f5 	.word	0x080021f5
 80020d8:	080021f5 	.word	0x080021f5
 80020dc:	08002173 	.word	0x08002173
 80020e0:	080021f5 	.word	0x080021f5
 80020e4:	080021f5 	.word	0x080021f5
 80020e8:	080021f5 	.word	0x080021f5
 80020ec:	080021b3 	.word	0x080021b3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	68b9      	ldr	r1, [r7, #8]
 80020f6:	4618      	mov	r0, r3
 80020f8:	f000 f9b2 	bl	8002460 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	699a      	ldr	r2, [r3, #24]
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f042 0208 	orr.w	r2, r2, #8
 800210a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	699a      	ldr	r2, [r3, #24]
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f022 0204 	bic.w	r2, r2, #4
 800211a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	6999      	ldr	r1, [r3, #24]
 8002122:	68bb      	ldr	r3, [r7, #8]
 8002124:	691a      	ldr	r2, [r3, #16]
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	430a      	orrs	r2, r1
 800212c:	619a      	str	r2, [r3, #24]
      break;
 800212e:	e064      	b.n	80021fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	68b9      	ldr	r1, [r7, #8]
 8002136:	4618      	mov	r0, r3
 8002138:	f000 f9f8 	bl	800252c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	699a      	ldr	r2, [r3, #24]
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800214a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	699a      	ldr	r2, [r3, #24]
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800215a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	6999      	ldr	r1, [r3, #24]
 8002162:	68bb      	ldr	r3, [r7, #8]
 8002164:	691b      	ldr	r3, [r3, #16]
 8002166:	021a      	lsls	r2, r3, #8
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	430a      	orrs	r2, r1
 800216e:	619a      	str	r2, [r3, #24]
      break;
 8002170:	e043      	b.n	80021fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	68b9      	ldr	r1, [r7, #8]
 8002178:	4618      	mov	r0, r3
 800217a:	f000 fa41 	bl	8002600 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	69da      	ldr	r2, [r3, #28]
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f042 0208 	orr.w	r2, r2, #8
 800218c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	69da      	ldr	r2, [r3, #28]
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f022 0204 	bic.w	r2, r2, #4
 800219c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	69d9      	ldr	r1, [r3, #28]
 80021a4:	68bb      	ldr	r3, [r7, #8]
 80021a6:	691a      	ldr	r2, [r3, #16]
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	430a      	orrs	r2, r1
 80021ae:	61da      	str	r2, [r3, #28]
      break;
 80021b0:	e023      	b.n	80021fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	68b9      	ldr	r1, [r7, #8]
 80021b8:	4618      	mov	r0, r3
 80021ba:	f000 fa8b 	bl	80026d4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	69da      	ldr	r2, [r3, #28]
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80021cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	69da      	ldr	r2, [r3, #28]
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80021dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	69d9      	ldr	r1, [r3, #28]
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	691b      	ldr	r3, [r3, #16]
 80021e8:	021a      	lsls	r2, r3, #8
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	430a      	orrs	r2, r1
 80021f0:	61da      	str	r2, [r3, #28]
      break;
 80021f2:	e002      	b.n	80021fa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80021f4:	2301      	movs	r3, #1
 80021f6:	75fb      	strb	r3, [r7, #23]
      break;
 80021f8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	2200      	movs	r2, #0
 80021fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002202:	7dfb      	ldrb	r3, [r7, #23]
}
 8002204:	4618      	mov	r0, r3
 8002206:	3718      	adds	r7, #24
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}

0800220c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
 8002214:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002216:	2300      	movs	r3, #0
 8002218:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002220:	2b01      	cmp	r3, #1
 8002222:	d101      	bne.n	8002228 <HAL_TIM_ConfigClockSource+0x1c>
 8002224:	2302      	movs	r3, #2
 8002226:	e0b4      	b.n	8002392 <HAL_TIM_ConfigClockSource+0x186>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2201      	movs	r2, #1
 800222c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2202      	movs	r2, #2
 8002234:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	689b      	ldr	r3, [r3, #8]
 800223e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002240:	68bb      	ldr	r3, [r7, #8]
 8002242:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002246:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002248:	68bb      	ldr	r3, [r7, #8]
 800224a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800224e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	68ba      	ldr	r2, [r7, #8]
 8002256:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002260:	d03e      	beq.n	80022e0 <HAL_TIM_ConfigClockSource+0xd4>
 8002262:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002266:	f200 8087 	bhi.w	8002378 <HAL_TIM_ConfigClockSource+0x16c>
 800226a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800226e:	f000 8086 	beq.w	800237e <HAL_TIM_ConfigClockSource+0x172>
 8002272:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002276:	d87f      	bhi.n	8002378 <HAL_TIM_ConfigClockSource+0x16c>
 8002278:	2b70      	cmp	r3, #112	@ 0x70
 800227a:	d01a      	beq.n	80022b2 <HAL_TIM_ConfigClockSource+0xa6>
 800227c:	2b70      	cmp	r3, #112	@ 0x70
 800227e:	d87b      	bhi.n	8002378 <HAL_TIM_ConfigClockSource+0x16c>
 8002280:	2b60      	cmp	r3, #96	@ 0x60
 8002282:	d050      	beq.n	8002326 <HAL_TIM_ConfigClockSource+0x11a>
 8002284:	2b60      	cmp	r3, #96	@ 0x60
 8002286:	d877      	bhi.n	8002378 <HAL_TIM_ConfigClockSource+0x16c>
 8002288:	2b50      	cmp	r3, #80	@ 0x50
 800228a:	d03c      	beq.n	8002306 <HAL_TIM_ConfigClockSource+0xfa>
 800228c:	2b50      	cmp	r3, #80	@ 0x50
 800228e:	d873      	bhi.n	8002378 <HAL_TIM_ConfigClockSource+0x16c>
 8002290:	2b40      	cmp	r3, #64	@ 0x40
 8002292:	d058      	beq.n	8002346 <HAL_TIM_ConfigClockSource+0x13a>
 8002294:	2b40      	cmp	r3, #64	@ 0x40
 8002296:	d86f      	bhi.n	8002378 <HAL_TIM_ConfigClockSource+0x16c>
 8002298:	2b30      	cmp	r3, #48	@ 0x30
 800229a:	d064      	beq.n	8002366 <HAL_TIM_ConfigClockSource+0x15a>
 800229c:	2b30      	cmp	r3, #48	@ 0x30
 800229e:	d86b      	bhi.n	8002378 <HAL_TIM_ConfigClockSource+0x16c>
 80022a0:	2b20      	cmp	r3, #32
 80022a2:	d060      	beq.n	8002366 <HAL_TIM_ConfigClockSource+0x15a>
 80022a4:	2b20      	cmp	r3, #32
 80022a6:	d867      	bhi.n	8002378 <HAL_TIM_ConfigClockSource+0x16c>
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d05c      	beq.n	8002366 <HAL_TIM_ConfigClockSource+0x15a>
 80022ac:	2b10      	cmp	r3, #16
 80022ae:	d05a      	beq.n	8002366 <HAL_TIM_ConfigClockSource+0x15a>
 80022b0:	e062      	b.n	8002378 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80022c2:	f000 facc 	bl	800285e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80022ce:	68bb      	ldr	r3, [r7, #8]
 80022d0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80022d4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	68ba      	ldr	r2, [r7, #8]
 80022dc:	609a      	str	r2, [r3, #8]
      break;
 80022de:	e04f      	b.n	8002380 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80022f0:	f000 fab5 	bl	800285e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	689a      	ldr	r2, [r3, #8]
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002302:	609a      	str	r2, [r3, #8]
      break;
 8002304:	e03c      	b.n	8002380 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002312:	461a      	mov	r2, r3
 8002314:	f000 fa2c 	bl	8002770 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	2150      	movs	r1, #80	@ 0x50
 800231e:	4618      	mov	r0, r3
 8002320:	f000 fa83 	bl	800282a <TIM_ITRx_SetConfig>
      break;
 8002324:	e02c      	b.n	8002380 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002332:	461a      	mov	r2, r3
 8002334:	f000 fa4a 	bl	80027cc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	2160      	movs	r1, #96	@ 0x60
 800233e:	4618      	mov	r0, r3
 8002340:	f000 fa73 	bl	800282a <TIM_ITRx_SetConfig>
      break;
 8002344:	e01c      	b.n	8002380 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002352:	461a      	mov	r2, r3
 8002354:	f000 fa0c 	bl	8002770 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	2140      	movs	r1, #64	@ 0x40
 800235e:	4618      	mov	r0, r3
 8002360:	f000 fa63 	bl	800282a <TIM_ITRx_SetConfig>
      break;
 8002364:	e00c      	b.n	8002380 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681a      	ldr	r2, [r3, #0]
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4619      	mov	r1, r3
 8002370:	4610      	mov	r0, r2
 8002372:	f000 fa5a 	bl	800282a <TIM_ITRx_SetConfig>
      break;
 8002376:	e003      	b.n	8002380 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002378:	2301      	movs	r3, #1
 800237a:	73fb      	strb	r3, [r7, #15]
      break;
 800237c:	e000      	b.n	8002380 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800237e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2201      	movs	r2, #1
 8002384:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2200      	movs	r2, #0
 800238c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002390:	7bfb      	ldrb	r3, [r7, #15]
}
 8002392:	4618      	mov	r0, r3
 8002394:	3710      	adds	r7, #16
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}
	...

0800239c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800239c:	b480      	push	{r7}
 800239e:	b085      	sub	sp, #20
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
 80023a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	4a29      	ldr	r2, [pc, #164]	@ (8002454 <TIM_Base_SetConfig+0xb8>)
 80023b0:	4293      	cmp	r3, r2
 80023b2:	d00b      	beq.n	80023cc <TIM_Base_SetConfig+0x30>
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023ba:	d007      	beq.n	80023cc <TIM_Base_SetConfig+0x30>
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	4a26      	ldr	r2, [pc, #152]	@ (8002458 <TIM_Base_SetConfig+0xbc>)
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d003      	beq.n	80023cc <TIM_Base_SetConfig+0x30>
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	4a25      	ldr	r2, [pc, #148]	@ (800245c <TIM_Base_SetConfig+0xc0>)
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d108      	bne.n	80023de <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80023d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	68fa      	ldr	r2, [r7, #12]
 80023da:	4313      	orrs	r3, r2
 80023dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	4a1c      	ldr	r2, [pc, #112]	@ (8002454 <TIM_Base_SetConfig+0xb8>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d00b      	beq.n	80023fe <TIM_Base_SetConfig+0x62>
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023ec:	d007      	beq.n	80023fe <TIM_Base_SetConfig+0x62>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	4a19      	ldr	r2, [pc, #100]	@ (8002458 <TIM_Base_SetConfig+0xbc>)
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d003      	beq.n	80023fe <TIM_Base_SetConfig+0x62>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	4a18      	ldr	r2, [pc, #96]	@ (800245c <TIM_Base_SetConfig+0xc0>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d108      	bne.n	8002410 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002404:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	68db      	ldr	r3, [r3, #12]
 800240a:	68fa      	ldr	r2, [r7, #12]
 800240c:	4313      	orrs	r3, r2
 800240e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	695b      	ldr	r3, [r3, #20]
 800241a:	4313      	orrs	r3, r2
 800241c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	68fa      	ldr	r2, [r7, #12]
 8002422:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	689a      	ldr	r2, [r3, #8]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	4a07      	ldr	r2, [pc, #28]	@ (8002454 <TIM_Base_SetConfig+0xb8>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d103      	bne.n	8002444 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	691a      	ldr	r2, [r3, #16]
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2201      	movs	r2, #1
 8002448:	615a      	str	r2, [r3, #20]
}
 800244a:	bf00      	nop
 800244c:	3714      	adds	r7, #20
 800244e:	46bd      	mov	sp, r7
 8002450:	bc80      	pop	{r7}
 8002452:	4770      	bx	lr
 8002454:	40012c00 	.word	0x40012c00
 8002458:	40000400 	.word	0x40000400
 800245c:	40000800 	.word	0x40000800

08002460 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002460:	b480      	push	{r7}
 8002462:	b087      	sub	sp, #28
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
 8002468:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6a1b      	ldr	r3, [r3, #32]
 800246e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6a1b      	ldr	r3, [r3, #32]
 8002474:	f023 0201 	bic.w	r2, r3, #1
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	699b      	ldr	r3, [r3, #24]
 8002486:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800248e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	f023 0303 	bic.w	r3, r3, #3
 8002496:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	68fa      	ldr	r2, [r7, #12]
 800249e:	4313      	orrs	r3, r2
 80024a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80024a2:	697b      	ldr	r3, [r7, #20]
 80024a4:	f023 0302 	bic.w	r3, r3, #2
 80024a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	689b      	ldr	r3, [r3, #8]
 80024ae:	697a      	ldr	r2, [r7, #20]
 80024b0:	4313      	orrs	r3, r2
 80024b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	4a1c      	ldr	r2, [pc, #112]	@ (8002528 <TIM_OC1_SetConfig+0xc8>)
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d10c      	bne.n	80024d6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	f023 0308 	bic.w	r3, r3, #8
 80024c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	68db      	ldr	r3, [r3, #12]
 80024c8:	697a      	ldr	r2, [r7, #20]
 80024ca:	4313      	orrs	r3, r2
 80024cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	f023 0304 	bic.w	r3, r3, #4
 80024d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	4a13      	ldr	r2, [pc, #76]	@ (8002528 <TIM_OC1_SetConfig+0xc8>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d111      	bne.n	8002502 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80024de:	693b      	ldr	r3, [r7, #16]
 80024e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80024e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80024e6:	693b      	ldr	r3, [r7, #16]
 80024e8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80024ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	695b      	ldr	r3, [r3, #20]
 80024f2:	693a      	ldr	r2, [r7, #16]
 80024f4:	4313      	orrs	r3, r2
 80024f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	699b      	ldr	r3, [r3, #24]
 80024fc:	693a      	ldr	r2, [r7, #16]
 80024fe:	4313      	orrs	r3, r2
 8002500:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	693a      	ldr	r2, [r7, #16]
 8002506:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	68fa      	ldr	r2, [r7, #12]
 800250c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	685a      	ldr	r2, [r3, #4]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	697a      	ldr	r2, [r7, #20]
 800251a:	621a      	str	r2, [r3, #32]
}
 800251c:	bf00      	nop
 800251e:	371c      	adds	r7, #28
 8002520:	46bd      	mov	sp, r7
 8002522:	bc80      	pop	{r7}
 8002524:	4770      	bx	lr
 8002526:	bf00      	nop
 8002528:	40012c00 	.word	0x40012c00

0800252c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800252c:	b480      	push	{r7}
 800252e:	b087      	sub	sp, #28
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
 8002534:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6a1b      	ldr	r3, [r3, #32]
 800253a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6a1b      	ldr	r3, [r3, #32]
 8002540:	f023 0210 	bic.w	r2, r3, #16
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	699b      	ldr	r3, [r3, #24]
 8002552:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800255a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002562:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	021b      	lsls	r3, r3, #8
 800256a:	68fa      	ldr	r2, [r7, #12]
 800256c:	4313      	orrs	r3, r2
 800256e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	f023 0320 	bic.w	r3, r3, #32
 8002576:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	689b      	ldr	r3, [r3, #8]
 800257c:	011b      	lsls	r3, r3, #4
 800257e:	697a      	ldr	r2, [r7, #20]
 8002580:	4313      	orrs	r3, r2
 8002582:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	4a1d      	ldr	r2, [pc, #116]	@ (80025fc <TIM_OC2_SetConfig+0xd0>)
 8002588:	4293      	cmp	r3, r2
 800258a:	d10d      	bne.n	80025a8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002592:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	68db      	ldr	r3, [r3, #12]
 8002598:	011b      	lsls	r3, r3, #4
 800259a:	697a      	ldr	r2, [r7, #20]
 800259c:	4313      	orrs	r3, r2
 800259e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80025a6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	4a14      	ldr	r2, [pc, #80]	@ (80025fc <TIM_OC2_SetConfig+0xd0>)
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d113      	bne.n	80025d8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80025b0:	693b      	ldr	r3, [r7, #16]
 80025b2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80025b6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80025b8:	693b      	ldr	r3, [r7, #16]
 80025ba:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80025be:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	695b      	ldr	r3, [r3, #20]
 80025c4:	009b      	lsls	r3, r3, #2
 80025c6:	693a      	ldr	r2, [r7, #16]
 80025c8:	4313      	orrs	r3, r2
 80025ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	699b      	ldr	r3, [r3, #24]
 80025d0:	009b      	lsls	r3, r3, #2
 80025d2:	693a      	ldr	r2, [r7, #16]
 80025d4:	4313      	orrs	r3, r2
 80025d6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	693a      	ldr	r2, [r7, #16]
 80025dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	68fa      	ldr	r2, [r7, #12]
 80025e2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	685a      	ldr	r2, [r3, #4]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	697a      	ldr	r2, [r7, #20]
 80025f0:	621a      	str	r2, [r3, #32]
}
 80025f2:	bf00      	nop
 80025f4:	371c      	adds	r7, #28
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bc80      	pop	{r7}
 80025fa:	4770      	bx	lr
 80025fc:	40012c00 	.word	0x40012c00

08002600 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002600:	b480      	push	{r7}
 8002602:	b087      	sub	sp, #28
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
 8002608:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6a1b      	ldr	r3, [r3, #32]
 800260e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6a1b      	ldr	r3, [r3, #32]
 8002614:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	69db      	ldr	r3, [r3, #28]
 8002626:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800262e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	f023 0303 	bic.w	r3, r3, #3
 8002636:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	68fa      	ldr	r2, [r7, #12]
 800263e:	4313      	orrs	r3, r2
 8002640:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002648:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	689b      	ldr	r3, [r3, #8]
 800264e:	021b      	lsls	r3, r3, #8
 8002650:	697a      	ldr	r2, [r7, #20]
 8002652:	4313      	orrs	r3, r2
 8002654:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	4a1d      	ldr	r2, [pc, #116]	@ (80026d0 <TIM_OC3_SetConfig+0xd0>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d10d      	bne.n	800267a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002664:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	68db      	ldr	r3, [r3, #12]
 800266a:	021b      	lsls	r3, r3, #8
 800266c:	697a      	ldr	r2, [r7, #20]
 800266e:	4313      	orrs	r3, r2
 8002670:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002672:	697b      	ldr	r3, [r7, #20]
 8002674:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002678:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	4a14      	ldr	r2, [pc, #80]	@ (80026d0 <TIM_OC3_SetConfig+0xd0>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d113      	bne.n	80026aa <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002682:	693b      	ldr	r3, [r7, #16]
 8002684:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002688:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800268a:	693b      	ldr	r3, [r7, #16]
 800268c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002690:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	695b      	ldr	r3, [r3, #20]
 8002696:	011b      	lsls	r3, r3, #4
 8002698:	693a      	ldr	r2, [r7, #16]
 800269a:	4313      	orrs	r3, r2
 800269c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	699b      	ldr	r3, [r3, #24]
 80026a2:	011b      	lsls	r3, r3, #4
 80026a4:	693a      	ldr	r2, [r7, #16]
 80026a6:	4313      	orrs	r3, r2
 80026a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	693a      	ldr	r2, [r7, #16]
 80026ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	68fa      	ldr	r2, [r7, #12]
 80026b4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	685a      	ldr	r2, [r3, #4]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	697a      	ldr	r2, [r7, #20]
 80026c2:	621a      	str	r2, [r3, #32]
}
 80026c4:	bf00      	nop
 80026c6:	371c      	adds	r7, #28
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bc80      	pop	{r7}
 80026cc:	4770      	bx	lr
 80026ce:	bf00      	nop
 80026d0:	40012c00 	.word	0x40012c00

080026d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b087      	sub	sp, #28
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
 80026dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6a1b      	ldr	r3, [r3, #32]
 80026e2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6a1b      	ldr	r3, [r3, #32]
 80026e8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	69db      	ldr	r3, [r3, #28]
 80026fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002702:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800270a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	021b      	lsls	r3, r3, #8
 8002712:	68fa      	ldr	r2, [r7, #12]
 8002714:	4313      	orrs	r3, r2
 8002716:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002718:	693b      	ldr	r3, [r7, #16]
 800271a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800271e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	689b      	ldr	r3, [r3, #8]
 8002724:	031b      	lsls	r3, r3, #12
 8002726:	693a      	ldr	r2, [r7, #16]
 8002728:	4313      	orrs	r3, r2
 800272a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	4a0f      	ldr	r2, [pc, #60]	@ (800276c <TIM_OC4_SetConfig+0x98>)
 8002730:	4293      	cmp	r3, r2
 8002732:	d109      	bne.n	8002748 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002734:	697b      	ldr	r3, [r7, #20]
 8002736:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800273a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	695b      	ldr	r3, [r3, #20]
 8002740:	019b      	lsls	r3, r3, #6
 8002742:	697a      	ldr	r2, [r7, #20]
 8002744:	4313      	orrs	r3, r2
 8002746:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	697a      	ldr	r2, [r7, #20]
 800274c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	68fa      	ldr	r2, [r7, #12]
 8002752:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	685a      	ldr	r2, [r3, #4]
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	693a      	ldr	r2, [r7, #16]
 8002760:	621a      	str	r2, [r3, #32]
}
 8002762:	bf00      	nop
 8002764:	371c      	adds	r7, #28
 8002766:	46bd      	mov	sp, r7
 8002768:	bc80      	pop	{r7}
 800276a:	4770      	bx	lr
 800276c:	40012c00 	.word	0x40012c00

08002770 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002770:	b480      	push	{r7}
 8002772:	b087      	sub	sp, #28
 8002774:	af00      	add	r7, sp, #0
 8002776:	60f8      	str	r0, [r7, #12]
 8002778:	60b9      	str	r1, [r7, #8]
 800277a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	6a1b      	ldr	r3, [r3, #32]
 8002780:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	6a1b      	ldr	r3, [r3, #32]
 8002786:	f023 0201 	bic.w	r2, r3, #1
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	699b      	ldr	r3, [r3, #24]
 8002792:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800279a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	011b      	lsls	r3, r3, #4
 80027a0:	693a      	ldr	r2, [r7, #16]
 80027a2:	4313      	orrs	r3, r2
 80027a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80027a6:	697b      	ldr	r3, [r7, #20]
 80027a8:	f023 030a 	bic.w	r3, r3, #10
 80027ac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80027ae:	697a      	ldr	r2, [r7, #20]
 80027b0:	68bb      	ldr	r3, [r7, #8]
 80027b2:	4313      	orrs	r3, r2
 80027b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	693a      	ldr	r2, [r7, #16]
 80027ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	697a      	ldr	r2, [r7, #20]
 80027c0:	621a      	str	r2, [r3, #32]
}
 80027c2:	bf00      	nop
 80027c4:	371c      	adds	r7, #28
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bc80      	pop	{r7}
 80027ca:	4770      	bx	lr

080027cc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b087      	sub	sp, #28
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	60f8      	str	r0, [r7, #12]
 80027d4:	60b9      	str	r1, [r7, #8]
 80027d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	6a1b      	ldr	r3, [r3, #32]
 80027dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	6a1b      	ldr	r3, [r3, #32]
 80027e2:	f023 0210 	bic.w	r2, r3, #16
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	699b      	ldr	r3, [r3, #24]
 80027ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80027f0:	693b      	ldr	r3, [r7, #16]
 80027f2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80027f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	031b      	lsls	r3, r3, #12
 80027fc:	693a      	ldr	r2, [r7, #16]
 80027fe:	4313      	orrs	r3, r2
 8002800:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002802:	697b      	ldr	r3, [r7, #20]
 8002804:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002808:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	011b      	lsls	r3, r3, #4
 800280e:	697a      	ldr	r2, [r7, #20]
 8002810:	4313      	orrs	r3, r2
 8002812:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	693a      	ldr	r2, [r7, #16]
 8002818:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	697a      	ldr	r2, [r7, #20]
 800281e:	621a      	str	r2, [r3, #32]
}
 8002820:	bf00      	nop
 8002822:	371c      	adds	r7, #28
 8002824:	46bd      	mov	sp, r7
 8002826:	bc80      	pop	{r7}
 8002828:	4770      	bx	lr

0800282a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800282a:	b480      	push	{r7}
 800282c:	b085      	sub	sp, #20
 800282e:	af00      	add	r7, sp, #0
 8002830:	6078      	str	r0, [r7, #4]
 8002832:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	689b      	ldr	r3, [r3, #8]
 8002838:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002840:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002842:	683a      	ldr	r2, [r7, #0]
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	4313      	orrs	r3, r2
 8002848:	f043 0307 	orr.w	r3, r3, #7
 800284c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	68fa      	ldr	r2, [r7, #12]
 8002852:	609a      	str	r2, [r3, #8]
}
 8002854:	bf00      	nop
 8002856:	3714      	adds	r7, #20
 8002858:	46bd      	mov	sp, r7
 800285a:	bc80      	pop	{r7}
 800285c:	4770      	bx	lr

0800285e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800285e:	b480      	push	{r7}
 8002860:	b087      	sub	sp, #28
 8002862:	af00      	add	r7, sp, #0
 8002864:	60f8      	str	r0, [r7, #12]
 8002866:	60b9      	str	r1, [r7, #8]
 8002868:	607a      	str	r2, [r7, #4]
 800286a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002872:	697b      	ldr	r3, [r7, #20]
 8002874:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002878:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	021a      	lsls	r2, r3, #8
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	431a      	orrs	r2, r3
 8002882:	68bb      	ldr	r3, [r7, #8]
 8002884:	4313      	orrs	r3, r2
 8002886:	697a      	ldr	r2, [r7, #20]
 8002888:	4313      	orrs	r3, r2
 800288a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	697a      	ldr	r2, [r7, #20]
 8002890:	609a      	str	r2, [r3, #8]
}
 8002892:	bf00      	nop
 8002894:	371c      	adds	r7, #28
 8002896:	46bd      	mov	sp, r7
 8002898:	bc80      	pop	{r7}
 800289a:	4770      	bx	lr

0800289c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800289c:	b480      	push	{r7}
 800289e:	b087      	sub	sp, #28
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	60f8      	str	r0, [r7, #12]
 80028a4:	60b9      	str	r1, [r7, #8]
 80028a6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80028a8:	68bb      	ldr	r3, [r7, #8]
 80028aa:	f003 031f 	and.w	r3, r3, #31
 80028ae:	2201      	movs	r2, #1
 80028b0:	fa02 f303 	lsl.w	r3, r2, r3
 80028b4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	6a1a      	ldr	r2, [r3, #32]
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	43db      	mvns	r3, r3
 80028be:	401a      	ands	r2, r3
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	6a1a      	ldr	r2, [r3, #32]
 80028c8:	68bb      	ldr	r3, [r7, #8]
 80028ca:	f003 031f 	and.w	r3, r3, #31
 80028ce:	6879      	ldr	r1, [r7, #4]
 80028d0:	fa01 f303 	lsl.w	r3, r1, r3
 80028d4:	431a      	orrs	r2, r3
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	621a      	str	r2, [r3, #32]
}
 80028da:	bf00      	nop
 80028dc:	371c      	adds	r7, #28
 80028de:	46bd      	mov	sp, r7
 80028e0:	bc80      	pop	{r7}
 80028e2:	4770      	bx	lr

080028e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b085      	sub	sp, #20
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
 80028ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80028f4:	2b01      	cmp	r3, #1
 80028f6:	d101      	bne.n	80028fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80028f8:	2302      	movs	r3, #2
 80028fa:	e046      	b.n	800298a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2201      	movs	r2, #1
 8002900:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2202      	movs	r2, #2
 8002908:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	689b      	ldr	r3, [r3, #8]
 800291a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002922:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	68fa      	ldr	r2, [r7, #12]
 800292a:	4313      	orrs	r3, r2
 800292c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	68fa      	ldr	r2, [r7, #12]
 8002934:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4a16      	ldr	r2, [pc, #88]	@ (8002994 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d00e      	beq.n	800295e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002948:	d009      	beq.n	800295e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a12      	ldr	r2, [pc, #72]	@ (8002998 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d004      	beq.n	800295e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a10      	ldr	r2, [pc, #64]	@ (800299c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d10c      	bne.n	8002978 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800295e:	68bb      	ldr	r3, [r7, #8]
 8002960:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002964:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	68ba      	ldr	r2, [r7, #8]
 800296c:	4313      	orrs	r3, r2
 800296e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	68ba      	ldr	r2, [r7, #8]
 8002976:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2201      	movs	r2, #1
 800297c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2200      	movs	r2, #0
 8002984:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002988:	2300      	movs	r3, #0
}
 800298a:	4618      	mov	r0, r3
 800298c:	3714      	adds	r7, #20
 800298e:	46bd      	mov	sp, r7
 8002990:	bc80      	pop	{r7}
 8002992:	4770      	bx	lr
 8002994:	40012c00 	.word	0x40012c00
 8002998:	40000400 	.word	0x40000400
 800299c:	40000800 	.word	0x40000800

080029a0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b082      	sub	sp, #8
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d101      	bne.n	80029b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80029ae:	2301      	movs	r3, #1
 80029b0:	e042      	b.n	8002a38 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80029b8:	b2db      	uxtb	r3, r3
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d106      	bne.n	80029cc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2200      	movs	r2, #0
 80029c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80029c6:	6878      	ldr	r0, [r7, #4]
 80029c8:	f7fe f898 	bl	8000afc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2224      	movs	r2, #36	@ 0x24
 80029d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	68da      	ldr	r2, [r3, #12]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80029e2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80029e4:	6878      	ldr	r0, [r7, #4]
 80029e6:	f000 fdc5 	bl	8003574 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	691a      	ldr	r2, [r3, #16]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80029f8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	695a      	ldr	r2, [r3, #20]
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002a08:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	68da      	ldr	r2, [r3, #12]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002a18:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2220      	movs	r2, #32
 8002a24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2220      	movs	r2, #32
 8002a2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2200      	movs	r2, #0
 8002a34:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002a36:	2300      	movs	r3, #0
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	3708      	adds	r7, #8
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}

08002a40 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b08a      	sub	sp, #40	@ 0x28
 8002a44:	af02      	add	r7, sp, #8
 8002a46:	60f8      	str	r0, [r7, #12]
 8002a48:	60b9      	str	r1, [r7, #8]
 8002a4a:	603b      	str	r3, [r7, #0]
 8002a4c:	4613      	mov	r3, r2
 8002a4e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002a50:	2300      	movs	r3, #0
 8002a52:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a5a:	b2db      	uxtb	r3, r3
 8002a5c:	2b20      	cmp	r3, #32
 8002a5e:	d16d      	bne.n	8002b3c <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a60:	68bb      	ldr	r3, [r7, #8]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d002      	beq.n	8002a6c <HAL_UART_Transmit+0x2c>
 8002a66:	88fb      	ldrh	r3, [r7, #6]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d101      	bne.n	8002a70 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	e066      	b.n	8002b3e <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	2200      	movs	r2, #0
 8002a74:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	2221      	movs	r2, #33	@ 0x21
 8002a7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002a7e:	f7fe fa29 	bl	8000ed4 <HAL_GetTick>
 8002a82:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	88fa      	ldrh	r2, [r7, #6]
 8002a88:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	88fa      	ldrh	r2, [r7, #6]
 8002a8e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a98:	d108      	bne.n	8002aac <HAL_UART_Transmit+0x6c>
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	691b      	ldr	r3, [r3, #16]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d104      	bne.n	8002aac <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002aa6:	68bb      	ldr	r3, [r7, #8]
 8002aa8:	61bb      	str	r3, [r7, #24]
 8002aaa:	e003      	b.n	8002ab4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002ab4:	e02a      	b.n	8002b0c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	9300      	str	r3, [sp, #0]
 8002aba:	697b      	ldr	r3, [r7, #20]
 8002abc:	2200      	movs	r2, #0
 8002abe:	2180      	movs	r1, #128	@ 0x80
 8002ac0:	68f8      	ldr	r0, [r7, #12]
 8002ac2:	f000 fb14 	bl	80030ee <UART_WaitOnFlagUntilTimeout>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d001      	beq.n	8002ad0 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8002acc:	2303      	movs	r3, #3
 8002ace:	e036      	b.n	8002b3e <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8002ad0:	69fb      	ldr	r3, [r7, #28]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d10b      	bne.n	8002aee <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002ad6:	69bb      	ldr	r3, [r7, #24]
 8002ad8:	881b      	ldrh	r3, [r3, #0]
 8002ada:	461a      	mov	r2, r3
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002ae4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002ae6:	69bb      	ldr	r3, [r7, #24]
 8002ae8:	3302      	adds	r3, #2
 8002aea:	61bb      	str	r3, [r7, #24]
 8002aec:	e007      	b.n	8002afe <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002aee:	69fb      	ldr	r3, [r7, #28]
 8002af0:	781a      	ldrb	r2, [r3, #0]
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002af8:	69fb      	ldr	r3, [r7, #28]
 8002afa:	3301      	adds	r3, #1
 8002afc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002b02:	b29b      	uxth	r3, r3
 8002b04:	3b01      	subs	r3, #1
 8002b06:	b29a      	uxth	r2, r3
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002b10:	b29b      	uxth	r3, r3
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d1cf      	bne.n	8002ab6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	9300      	str	r3, [sp, #0]
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	2140      	movs	r1, #64	@ 0x40
 8002b20:	68f8      	ldr	r0, [r7, #12]
 8002b22:	f000 fae4 	bl	80030ee <UART_WaitOnFlagUntilTimeout>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d001      	beq.n	8002b30 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8002b2c:	2303      	movs	r3, #3
 8002b2e:	e006      	b.n	8002b3e <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	2220      	movs	r2, #32
 8002b34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	e000      	b.n	8002b3e <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8002b3c:	2302      	movs	r3, #2
  }
}
 8002b3e:	4618      	mov	r0, r3
 8002b40:	3720      	adds	r7, #32
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}

08002b46 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002b46:	b580      	push	{r7, lr}
 8002b48:	b084      	sub	sp, #16
 8002b4a:	af00      	add	r7, sp, #0
 8002b4c:	60f8      	str	r0, [r7, #12]
 8002b4e:	60b9      	str	r1, [r7, #8]
 8002b50:	4613      	mov	r3, r2
 8002b52:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002b5a:	b2db      	uxtb	r3, r3
 8002b5c:	2b20      	cmp	r3, #32
 8002b5e:	d112      	bne.n	8002b86 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b60:	68bb      	ldr	r3, [r7, #8]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d002      	beq.n	8002b6c <HAL_UART_Receive_IT+0x26>
 8002b66:	88fb      	ldrh	r3, [r7, #6]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d101      	bne.n	8002b70 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	e00b      	b.n	8002b88 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	2200      	movs	r2, #0
 8002b74:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002b76:	88fb      	ldrh	r3, [r7, #6]
 8002b78:	461a      	mov	r2, r3
 8002b7a:	68b9      	ldr	r1, [r7, #8]
 8002b7c:	68f8      	ldr	r0, [r7, #12]
 8002b7e:	f000 fb24 	bl	80031ca <UART_Start_Receive_IT>
 8002b82:	4603      	mov	r3, r0
 8002b84:	e000      	b.n	8002b88 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002b86:	2302      	movs	r3, #2
  }
}
 8002b88:	4618      	mov	r0, r3
 8002b8a:	3710      	adds	r7, #16
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bd80      	pop	{r7, pc}

08002b90 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b0ba      	sub	sp, #232	@ 0xe8
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	68db      	ldr	r3, [r3, #12]
 8002ba8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	695b      	ldr	r3, [r3, #20]
 8002bb2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002bc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002bc6:	f003 030f 	and.w	r3, r3, #15
 8002bca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002bce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d10f      	bne.n	8002bf6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002bd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002bda:	f003 0320 	and.w	r3, r3, #32
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d009      	beq.n	8002bf6 <HAL_UART_IRQHandler+0x66>
 8002be2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002be6:	f003 0320 	and.w	r3, r3, #32
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d003      	beq.n	8002bf6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002bee:	6878      	ldr	r0, [r7, #4]
 8002bf0:	f000 fc01 	bl	80033f6 <UART_Receive_IT>
      return;
 8002bf4:	e25b      	b.n	80030ae <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002bf6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	f000 80de 	beq.w	8002dbc <HAL_UART_IRQHandler+0x22c>
 8002c00:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002c04:	f003 0301 	and.w	r3, r3, #1
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d106      	bne.n	8002c1a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002c0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c10:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	f000 80d1 	beq.w	8002dbc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002c1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c1e:	f003 0301 	and.w	r3, r3, #1
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d00b      	beq.n	8002c3e <HAL_UART_IRQHandler+0xae>
 8002c26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d005      	beq.n	8002c3e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c36:	f043 0201 	orr.w	r2, r3, #1
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002c3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c42:	f003 0304 	and.w	r3, r3, #4
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d00b      	beq.n	8002c62 <HAL_UART_IRQHandler+0xd2>
 8002c4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002c4e:	f003 0301 	and.w	r3, r3, #1
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d005      	beq.n	8002c62 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c5a:	f043 0202 	orr.w	r2, r3, #2
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002c62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c66:	f003 0302 	and.w	r3, r3, #2
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d00b      	beq.n	8002c86 <HAL_UART_IRQHandler+0xf6>
 8002c6e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002c72:	f003 0301 	and.w	r3, r3, #1
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d005      	beq.n	8002c86 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c7e:	f043 0204 	orr.w	r2, r3, #4
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002c86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c8a:	f003 0308 	and.w	r3, r3, #8
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d011      	beq.n	8002cb6 <HAL_UART_IRQHandler+0x126>
 8002c92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c96:	f003 0320 	and.w	r3, r3, #32
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d105      	bne.n	8002caa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002c9e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002ca2:	f003 0301 	and.w	r3, r3, #1
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d005      	beq.n	8002cb6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cae:	f043 0208 	orr.w	r2, r3, #8
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	f000 81f2 	beq.w	80030a4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002cc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002cc4:	f003 0320 	and.w	r3, r3, #32
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d008      	beq.n	8002cde <HAL_UART_IRQHandler+0x14e>
 8002ccc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002cd0:	f003 0320 	and.w	r3, r3, #32
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d002      	beq.n	8002cde <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002cd8:	6878      	ldr	r0, [r7, #4]
 8002cda:	f000 fb8c 	bl	80033f6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	695b      	ldr	r3, [r3, #20]
 8002ce4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	bf14      	ite	ne
 8002cec:	2301      	movne	r3, #1
 8002cee:	2300      	moveq	r3, #0
 8002cf0:	b2db      	uxtb	r3, r3
 8002cf2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cfa:	f003 0308 	and.w	r3, r3, #8
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d103      	bne.n	8002d0a <HAL_UART_IRQHandler+0x17a>
 8002d02:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d04f      	beq.n	8002daa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002d0a:	6878      	ldr	r0, [r7, #4]
 8002d0c:	f000 fa96 	bl	800323c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	695b      	ldr	r3, [r3, #20]
 8002d16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d041      	beq.n	8002da2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	3314      	adds	r3, #20
 8002d24:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d28:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002d2c:	e853 3f00 	ldrex	r3, [r3]
 8002d30:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002d34:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002d38:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002d3c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	3314      	adds	r3, #20
 8002d46:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002d4a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002d4e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d52:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002d56:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002d5a:	e841 2300 	strex	r3, r2, [r1]
 8002d5e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002d62:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d1d9      	bne.n	8002d1e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d013      	beq.n	8002d9a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d76:	4a7e      	ldr	r2, [pc, #504]	@ (8002f70 <HAL_UART_IRQHandler+0x3e0>)
 8002d78:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f7fe f9fa 	bl	8001178 <HAL_DMA_Abort_IT>
 8002d84:	4603      	mov	r3, r0
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d016      	beq.n	8002db8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d90:	687a      	ldr	r2, [r7, #4]
 8002d92:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002d94:	4610      	mov	r0, r2
 8002d96:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d98:	e00e      	b.n	8002db8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002d9a:	6878      	ldr	r0, [r7, #4]
 8002d9c:	f000 f993 	bl	80030c6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002da0:	e00a      	b.n	8002db8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002da2:	6878      	ldr	r0, [r7, #4]
 8002da4:	f000 f98f 	bl	80030c6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002da8:	e006      	b.n	8002db8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002daa:	6878      	ldr	r0, [r7, #4]
 8002dac:	f000 f98b 	bl	80030c6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2200      	movs	r2, #0
 8002db4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002db6:	e175      	b.n	80030a4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002db8:	bf00      	nop
    return;
 8002dba:	e173      	b.n	80030a4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dc0:	2b01      	cmp	r3, #1
 8002dc2:	f040 814f 	bne.w	8003064 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002dc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002dca:	f003 0310 	and.w	r3, r3, #16
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	f000 8148 	beq.w	8003064 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002dd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002dd8:	f003 0310 	and.w	r3, r3, #16
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	f000 8141 	beq.w	8003064 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002de2:	2300      	movs	r3, #0
 8002de4:	60bb      	str	r3, [r7, #8]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	60bb      	str	r3, [r7, #8]
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	60bb      	str	r3, [r7, #8]
 8002df6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	695b      	ldr	r3, [r3, #20]
 8002dfe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	f000 80b6 	beq.w	8002f74 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002e14:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	f000 8145 	beq.w	80030a8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002e22:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002e26:	429a      	cmp	r2, r3
 8002e28:	f080 813e 	bcs.w	80030a8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002e32:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e38:	699b      	ldr	r3, [r3, #24]
 8002e3a:	2b20      	cmp	r3, #32
 8002e3c:	f000 8088 	beq.w	8002f50 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	330c      	adds	r3, #12
 8002e46:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e4a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002e4e:	e853 3f00 	ldrex	r3, [r3]
 8002e52:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002e56:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002e5a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002e5e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	330c      	adds	r3, #12
 8002e68:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002e6c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002e70:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e74:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002e78:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002e7c:	e841 2300 	strex	r3, r2, [r1]
 8002e80:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002e84:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d1d9      	bne.n	8002e40 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	3314      	adds	r3, #20
 8002e92:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e94:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002e96:	e853 3f00 	ldrex	r3, [r3]
 8002e9a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002e9c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002e9e:	f023 0301 	bic.w	r3, r3, #1
 8002ea2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	3314      	adds	r3, #20
 8002eac:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002eb0:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002eb4:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002eb6:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002eb8:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002ebc:	e841 2300 	strex	r3, r2, [r1]
 8002ec0:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002ec2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d1e1      	bne.n	8002e8c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	3314      	adds	r3, #20
 8002ece:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ed0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002ed2:	e853 3f00 	ldrex	r3, [r3]
 8002ed6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002ed8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002eda:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002ede:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	3314      	adds	r3, #20
 8002ee8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002eec:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002eee:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ef0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002ef2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002ef4:	e841 2300 	strex	r3, r2, [r1]
 8002ef8:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002efa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d1e3      	bne.n	8002ec8 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2220      	movs	r2, #32
 8002f04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	330c      	adds	r3, #12
 8002f14:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f16:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002f18:	e853 3f00 	ldrex	r3, [r3]
 8002f1c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002f1e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002f20:	f023 0310 	bic.w	r3, r3, #16
 8002f24:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	330c      	adds	r3, #12
 8002f2e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002f32:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002f34:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f36:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002f38:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002f3a:	e841 2300 	strex	r3, r2, [r1]
 8002f3e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002f40:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d1e3      	bne.n	8002f0e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	f7fe f8d9 	bl	8001102 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2202      	movs	r2, #2
 8002f54:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002f5e:	b29b      	uxth	r3, r3
 8002f60:	1ad3      	subs	r3, r2, r3
 8002f62:	b29b      	uxth	r3, r3
 8002f64:	4619      	mov	r1, r3
 8002f66:	6878      	ldr	r0, [r7, #4]
 8002f68:	f000 f8b6 	bl	80030d8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002f6c:	e09c      	b.n	80030a8 <HAL_UART_IRQHandler+0x518>
 8002f6e:	bf00      	nop
 8002f70:	08003301 	.word	0x08003301
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002f7c:	b29b      	uxth	r3, r3
 8002f7e:	1ad3      	subs	r3, r2, r3
 8002f80:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002f88:	b29b      	uxth	r3, r3
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	f000 808e 	beq.w	80030ac <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002f90:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	f000 8089 	beq.w	80030ac <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	330c      	adds	r3, #12
 8002fa0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fa4:	e853 3f00 	ldrex	r3, [r3]
 8002fa8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002faa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002fac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002fb0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	330c      	adds	r3, #12
 8002fba:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002fbe:	647a      	str	r2, [r7, #68]	@ 0x44
 8002fc0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fc2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002fc4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002fc6:	e841 2300 	strex	r3, r2, [r1]
 8002fca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002fcc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d1e3      	bne.n	8002f9a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	3314      	adds	r3, #20
 8002fd8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fdc:	e853 3f00 	ldrex	r3, [r3]
 8002fe0:	623b      	str	r3, [r7, #32]
   return(result);
 8002fe2:	6a3b      	ldr	r3, [r7, #32]
 8002fe4:	f023 0301 	bic.w	r3, r3, #1
 8002fe8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	3314      	adds	r3, #20
 8002ff2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002ff6:	633a      	str	r2, [r7, #48]	@ 0x30
 8002ff8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ffa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002ffc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002ffe:	e841 2300 	strex	r3, r2, [r1]
 8003002:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003004:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003006:	2b00      	cmp	r3, #0
 8003008:	d1e3      	bne.n	8002fd2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2220      	movs	r2, #32
 800300e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2200      	movs	r2, #0
 8003016:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	330c      	adds	r3, #12
 800301e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003020:	693b      	ldr	r3, [r7, #16]
 8003022:	e853 3f00 	ldrex	r3, [r3]
 8003026:	60fb      	str	r3, [r7, #12]
   return(result);
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	f023 0310 	bic.w	r3, r3, #16
 800302e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	330c      	adds	r3, #12
 8003038:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800303c:	61fa      	str	r2, [r7, #28]
 800303e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003040:	69b9      	ldr	r1, [r7, #24]
 8003042:	69fa      	ldr	r2, [r7, #28]
 8003044:	e841 2300 	strex	r3, r2, [r1]
 8003048:	617b      	str	r3, [r7, #20]
   return(result);
 800304a:	697b      	ldr	r3, [r7, #20]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d1e3      	bne.n	8003018 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2202      	movs	r2, #2
 8003054:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003056:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800305a:	4619      	mov	r1, r3
 800305c:	6878      	ldr	r0, [r7, #4]
 800305e:	f000 f83b 	bl	80030d8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003062:	e023      	b.n	80030ac <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003064:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003068:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800306c:	2b00      	cmp	r3, #0
 800306e:	d009      	beq.n	8003084 <HAL_UART_IRQHandler+0x4f4>
 8003070:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003074:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003078:	2b00      	cmp	r3, #0
 800307a:	d003      	beq.n	8003084 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800307c:	6878      	ldr	r0, [r7, #4]
 800307e:	f000 f953 	bl	8003328 <UART_Transmit_IT>
    return;
 8003082:	e014      	b.n	80030ae <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003084:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003088:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800308c:	2b00      	cmp	r3, #0
 800308e:	d00e      	beq.n	80030ae <HAL_UART_IRQHandler+0x51e>
 8003090:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003094:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003098:	2b00      	cmp	r3, #0
 800309a:	d008      	beq.n	80030ae <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800309c:	6878      	ldr	r0, [r7, #4]
 800309e:	f000 f992 	bl	80033c6 <UART_EndTransmit_IT>
    return;
 80030a2:	e004      	b.n	80030ae <HAL_UART_IRQHandler+0x51e>
    return;
 80030a4:	bf00      	nop
 80030a6:	e002      	b.n	80030ae <HAL_UART_IRQHandler+0x51e>
      return;
 80030a8:	bf00      	nop
 80030aa:	e000      	b.n	80030ae <HAL_UART_IRQHandler+0x51e>
      return;
 80030ac:	bf00      	nop
  }
}
 80030ae:	37e8      	adds	r7, #232	@ 0xe8
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bd80      	pop	{r7, pc}

080030b4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80030b4:	b480      	push	{r7}
 80030b6:	b083      	sub	sp, #12
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80030bc:	bf00      	nop
 80030be:	370c      	adds	r7, #12
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bc80      	pop	{r7}
 80030c4:	4770      	bx	lr

080030c6 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80030c6:	b480      	push	{r7}
 80030c8:	b083      	sub	sp, #12
 80030ca:	af00      	add	r7, sp, #0
 80030cc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80030ce:	bf00      	nop
 80030d0:	370c      	adds	r7, #12
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bc80      	pop	{r7}
 80030d6:	4770      	bx	lr

080030d8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80030d8:	b480      	push	{r7}
 80030da:	b083      	sub	sp, #12
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
 80030e0:	460b      	mov	r3, r1
 80030e2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80030e4:	bf00      	nop
 80030e6:	370c      	adds	r7, #12
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bc80      	pop	{r7}
 80030ec:	4770      	bx	lr

080030ee <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80030ee:	b580      	push	{r7, lr}
 80030f0:	b090      	sub	sp, #64	@ 0x40
 80030f2:	af00      	add	r7, sp, #0
 80030f4:	60f8      	str	r0, [r7, #12]
 80030f6:	60b9      	str	r1, [r7, #8]
 80030f8:	603b      	str	r3, [r7, #0]
 80030fa:	4613      	mov	r3, r2
 80030fc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030fe:	e050      	b.n	80031a2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003100:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003102:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003106:	d04c      	beq.n	80031a2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003108:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800310a:	2b00      	cmp	r3, #0
 800310c:	d007      	beq.n	800311e <UART_WaitOnFlagUntilTimeout+0x30>
 800310e:	f7fd fee1 	bl	8000ed4 <HAL_GetTick>
 8003112:	4602      	mov	r2, r0
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	1ad3      	subs	r3, r2, r3
 8003118:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800311a:	429a      	cmp	r2, r3
 800311c:	d241      	bcs.n	80031a2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	330c      	adds	r3, #12
 8003124:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003126:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003128:	e853 3f00 	ldrex	r3, [r3]
 800312c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800312e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003130:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8003134:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	330c      	adds	r3, #12
 800313c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800313e:	637a      	str	r2, [r7, #52]	@ 0x34
 8003140:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003142:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003144:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003146:	e841 2300 	strex	r3, r2, [r1]
 800314a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800314c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800314e:	2b00      	cmp	r3, #0
 8003150:	d1e5      	bne.n	800311e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	3314      	adds	r3, #20
 8003158:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800315a:	697b      	ldr	r3, [r7, #20]
 800315c:	e853 3f00 	ldrex	r3, [r3]
 8003160:	613b      	str	r3, [r7, #16]
   return(result);
 8003162:	693b      	ldr	r3, [r7, #16]
 8003164:	f023 0301 	bic.w	r3, r3, #1
 8003168:	63bb      	str	r3, [r7, #56]	@ 0x38
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	3314      	adds	r3, #20
 8003170:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003172:	623a      	str	r2, [r7, #32]
 8003174:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003176:	69f9      	ldr	r1, [r7, #28]
 8003178:	6a3a      	ldr	r2, [r7, #32]
 800317a:	e841 2300 	strex	r3, r2, [r1]
 800317e:	61bb      	str	r3, [r7, #24]
   return(result);
 8003180:	69bb      	ldr	r3, [r7, #24]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d1e5      	bne.n	8003152 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	2220      	movs	r2, #32
 800318a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	2220      	movs	r2, #32
 8003192:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	2200      	movs	r2, #0
 800319a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 800319e:	2303      	movs	r3, #3
 80031a0:	e00f      	b.n	80031c2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	68bb      	ldr	r3, [r7, #8]
 80031aa:	4013      	ands	r3, r2
 80031ac:	68ba      	ldr	r2, [r7, #8]
 80031ae:	429a      	cmp	r2, r3
 80031b0:	bf0c      	ite	eq
 80031b2:	2301      	moveq	r3, #1
 80031b4:	2300      	movne	r3, #0
 80031b6:	b2db      	uxtb	r3, r3
 80031b8:	461a      	mov	r2, r3
 80031ba:	79fb      	ldrb	r3, [r7, #7]
 80031bc:	429a      	cmp	r2, r3
 80031be:	d09f      	beq.n	8003100 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80031c0:	2300      	movs	r3, #0
}
 80031c2:	4618      	mov	r0, r3
 80031c4:	3740      	adds	r7, #64	@ 0x40
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}

080031ca <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80031ca:	b480      	push	{r7}
 80031cc:	b085      	sub	sp, #20
 80031ce:	af00      	add	r7, sp, #0
 80031d0:	60f8      	str	r0, [r7, #12]
 80031d2:	60b9      	str	r1, [r7, #8]
 80031d4:	4613      	mov	r3, r2
 80031d6:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	68ba      	ldr	r2, [r7, #8]
 80031dc:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	88fa      	ldrh	r2, [r7, #6]
 80031e2:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	88fa      	ldrh	r2, [r7, #6]
 80031e8:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	2200      	movs	r2, #0
 80031ee:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	2222      	movs	r2, #34	@ 0x22
 80031f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	691b      	ldr	r3, [r3, #16]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d007      	beq.n	8003210 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	68da      	ldr	r2, [r3, #12]
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800320e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	695a      	ldr	r2, [r3, #20]
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f042 0201 	orr.w	r2, r2, #1
 800321e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	68da      	ldr	r2, [r3, #12]
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f042 0220 	orr.w	r2, r2, #32
 800322e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003230:	2300      	movs	r3, #0
}
 8003232:	4618      	mov	r0, r3
 8003234:	3714      	adds	r7, #20
 8003236:	46bd      	mov	sp, r7
 8003238:	bc80      	pop	{r7}
 800323a:	4770      	bx	lr

0800323c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800323c:	b480      	push	{r7}
 800323e:	b095      	sub	sp, #84	@ 0x54
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	330c      	adds	r3, #12
 800324a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800324c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800324e:	e853 3f00 	ldrex	r3, [r3]
 8003252:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003256:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800325a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	330c      	adds	r3, #12
 8003262:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003264:	643a      	str	r2, [r7, #64]	@ 0x40
 8003266:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003268:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800326a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800326c:	e841 2300 	strex	r3, r2, [r1]
 8003270:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003272:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003274:	2b00      	cmp	r3, #0
 8003276:	d1e5      	bne.n	8003244 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	3314      	adds	r3, #20
 800327e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003280:	6a3b      	ldr	r3, [r7, #32]
 8003282:	e853 3f00 	ldrex	r3, [r3]
 8003286:	61fb      	str	r3, [r7, #28]
   return(result);
 8003288:	69fb      	ldr	r3, [r7, #28]
 800328a:	f023 0301 	bic.w	r3, r3, #1
 800328e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	3314      	adds	r3, #20
 8003296:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003298:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800329a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800329c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800329e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80032a0:	e841 2300 	strex	r3, r2, [r1]
 80032a4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80032a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d1e5      	bne.n	8003278 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032b0:	2b01      	cmp	r3, #1
 80032b2:	d119      	bne.n	80032e8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	330c      	adds	r3, #12
 80032ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	e853 3f00 	ldrex	r3, [r3]
 80032c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	f023 0310 	bic.w	r3, r3, #16
 80032ca:	647b      	str	r3, [r7, #68]	@ 0x44
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	330c      	adds	r3, #12
 80032d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80032d4:	61ba      	str	r2, [r7, #24]
 80032d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032d8:	6979      	ldr	r1, [r7, #20]
 80032da:	69ba      	ldr	r2, [r7, #24]
 80032dc:	e841 2300 	strex	r3, r2, [r1]
 80032e0:	613b      	str	r3, [r7, #16]
   return(result);
 80032e2:	693b      	ldr	r3, [r7, #16]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d1e5      	bne.n	80032b4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2220      	movs	r2, #32
 80032ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2200      	movs	r2, #0
 80032f4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80032f6:	bf00      	nop
 80032f8:	3754      	adds	r7, #84	@ 0x54
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bc80      	pop	{r7}
 80032fe:	4770      	bx	lr

08003300 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b084      	sub	sp, #16
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800330c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2200      	movs	r2, #0
 8003312:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	2200      	movs	r2, #0
 8003318:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800331a:	68f8      	ldr	r0, [r7, #12]
 800331c:	f7ff fed3 	bl	80030c6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003320:	bf00      	nop
 8003322:	3710      	adds	r7, #16
 8003324:	46bd      	mov	sp, r7
 8003326:	bd80      	pop	{r7, pc}

08003328 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003328:	b480      	push	{r7}
 800332a:	b085      	sub	sp, #20
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003336:	b2db      	uxtb	r3, r3
 8003338:	2b21      	cmp	r3, #33	@ 0x21
 800333a:	d13e      	bne.n	80033ba <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	689b      	ldr	r3, [r3, #8]
 8003340:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003344:	d114      	bne.n	8003370 <UART_Transmit_IT+0x48>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	691b      	ldr	r3, [r3, #16]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d110      	bne.n	8003370 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6a1b      	ldr	r3, [r3, #32]
 8003352:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	881b      	ldrh	r3, [r3, #0]
 8003358:	461a      	mov	r2, r3
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003362:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6a1b      	ldr	r3, [r3, #32]
 8003368:	1c9a      	adds	r2, r3, #2
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	621a      	str	r2, [r3, #32]
 800336e:	e008      	b.n	8003382 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6a1b      	ldr	r3, [r3, #32]
 8003374:	1c59      	adds	r1, r3, #1
 8003376:	687a      	ldr	r2, [r7, #4]
 8003378:	6211      	str	r1, [r2, #32]
 800337a:	781a      	ldrb	r2, [r3, #0]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003386:	b29b      	uxth	r3, r3
 8003388:	3b01      	subs	r3, #1
 800338a:	b29b      	uxth	r3, r3
 800338c:	687a      	ldr	r2, [r7, #4]
 800338e:	4619      	mov	r1, r3
 8003390:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003392:	2b00      	cmp	r3, #0
 8003394:	d10f      	bne.n	80033b6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	68da      	ldr	r2, [r3, #12]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80033a4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	68da      	ldr	r2, [r3, #12]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80033b4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80033b6:	2300      	movs	r3, #0
 80033b8:	e000      	b.n	80033bc <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80033ba:	2302      	movs	r3, #2
  }
}
 80033bc:	4618      	mov	r0, r3
 80033be:	3714      	adds	r7, #20
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bc80      	pop	{r7}
 80033c4:	4770      	bx	lr

080033c6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80033c6:	b580      	push	{r7, lr}
 80033c8:	b082      	sub	sp, #8
 80033ca:	af00      	add	r7, sp, #0
 80033cc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	68da      	ldr	r2, [r3, #12]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80033dc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2220      	movs	r2, #32
 80033e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	f7ff fe64 	bl	80030b4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80033ec:	2300      	movs	r3, #0
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	3708      	adds	r7, #8
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bd80      	pop	{r7, pc}

080033f6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80033f6:	b580      	push	{r7, lr}
 80033f8:	b08c      	sub	sp, #48	@ 0x30
 80033fa:	af00      	add	r7, sp, #0
 80033fc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003404:	b2db      	uxtb	r3, r3
 8003406:	2b22      	cmp	r3, #34	@ 0x22
 8003408:	f040 80ae 	bne.w	8003568 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	689b      	ldr	r3, [r3, #8]
 8003410:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003414:	d117      	bne.n	8003446 <UART_Receive_IT+0x50>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	691b      	ldr	r3, [r3, #16]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d113      	bne.n	8003446 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800341e:	2300      	movs	r3, #0
 8003420:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003426:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	b29b      	uxth	r3, r3
 8003430:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003434:	b29a      	uxth	r2, r3
 8003436:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003438:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800343e:	1c9a      	adds	r2, r3, #2
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	629a      	str	r2, [r3, #40]	@ 0x28
 8003444:	e026      	b.n	8003494 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800344a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800344c:	2300      	movs	r3, #0
 800344e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003458:	d007      	beq.n	800346a <UART_Receive_IT+0x74>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	689b      	ldr	r3, [r3, #8]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d10a      	bne.n	8003478 <UART_Receive_IT+0x82>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	691b      	ldr	r3, [r3, #16]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d106      	bne.n	8003478 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	b2da      	uxtb	r2, r3
 8003472:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003474:	701a      	strb	r2, [r3, #0]
 8003476:	e008      	b.n	800348a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	b2db      	uxtb	r3, r3
 8003480:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003484:	b2da      	uxtb	r2, r3
 8003486:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003488:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800348e:	1c5a      	adds	r2, r3, #1
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003498:	b29b      	uxth	r3, r3
 800349a:	3b01      	subs	r3, #1
 800349c:	b29b      	uxth	r3, r3
 800349e:	687a      	ldr	r2, [r7, #4]
 80034a0:	4619      	mov	r1, r3
 80034a2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d15d      	bne.n	8003564 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	68da      	ldr	r2, [r3, #12]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f022 0220 	bic.w	r2, r2, #32
 80034b6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	68da      	ldr	r2, [r3, #12]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80034c6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	695a      	ldr	r2, [r3, #20]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f022 0201 	bic.w	r2, r2, #1
 80034d6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2220      	movs	r2, #32
 80034dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2200      	movs	r2, #0
 80034e4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ea:	2b01      	cmp	r3, #1
 80034ec:	d135      	bne.n	800355a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2200      	movs	r2, #0
 80034f2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	330c      	adds	r3, #12
 80034fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034fc:	697b      	ldr	r3, [r7, #20]
 80034fe:	e853 3f00 	ldrex	r3, [r3]
 8003502:	613b      	str	r3, [r7, #16]
   return(result);
 8003504:	693b      	ldr	r3, [r7, #16]
 8003506:	f023 0310 	bic.w	r3, r3, #16
 800350a:	627b      	str	r3, [r7, #36]	@ 0x24
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	330c      	adds	r3, #12
 8003512:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003514:	623a      	str	r2, [r7, #32]
 8003516:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003518:	69f9      	ldr	r1, [r7, #28]
 800351a:	6a3a      	ldr	r2, [r7, #32]
 800351c:	e841 2300 	strex	r3, r2, [r1]
 8003520:	61bb      	str	r3, [r7, #24]
   return(result);
 8003522:	69bb      	ldr	r3, [r7, #24]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d1e5      	bne.n	80034f4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f003 0310 	and.w	r3, r3, #16
 8003532:	2b10      	cmp	r3, #16
 8003534:	d10a      	bne.n	800354c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003536:	2300      	movs	r3, #0
 8003538:	60fb      	str	r3, [r7, #12]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	60fb      	str	r3, [r7, #12]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	685b      	ldr	r3, [r3, #4]
 8003548:	60fb      	str	r3, [r7, #12]
 800354a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003550:	4619      	mov	r1, r3
 8003552:	6878      	ldr	r0, [r7, #4]
 8003554:	f7ff fdc0 	bl	80030d8 <HAL_UARTEx_RxEventCallback>
 8003558:	e002      	b.n	8003560 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800355a:	6878      	ldr	r0, [r7, #4]
 800355c:	f7fc ff32 	bl	80003c4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003560:	2300      	movs	r3, #0
 8003562:	e002      	b.n	800356a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003564:	2300      	movs	r3, #0
 8003566:	e000      	b.n	800356a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003568:	2302      	movs	r3, #2
  }
}
 800356a:	4618      	mov	r0, r3
 800356c:	3730      	adds	r7, #48	@ 0x30
 800356e:	46bd      	mov	sp, r7
 8003570:	bd80      	pop	{r7, pc}
	...

08003574 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b084      	sub	sp, #16
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	691b      	ldr	r3, [r3, #16]
 8003582:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	68da      	ldr	r2, [r3, #12]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	430a      	orrs	r2, r1
 8003590:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	689a      	ldr	r2, [r3, #8]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	691b      	ldr	r3, [r3, #16]
 800359a:	431a      	orrs	r2, r3
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	695b      	ldr	r3, [r3, #20]
 80035a0:	4313      	orrs	r3, r2
 80035a2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	68db      	ldr	r3, [r3, #12]
 80035aa:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80035ae:	f023 030c 	bic.w	r3, r3, #12
 80035b2:	687a      	ldr	r2, [r7, #4]
 80035b4:	6812      	ldr	r2, [r2, #0]
 80035b6:	68b9      	ldr	r1, [r7, #8]
 80035b8:	430b      	orrs	r3, r1
 80035ba:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	695b      	ldr	r3, [r3, #20]
 80035c2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	699a      	ldr	r2, [r3, #24]
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	430a      	orrs	r2, r1
 80035d0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a2c      	ldr	r2, [pc, #176]	@ (8003688 <UART_SetConfig+0x114>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d103      	bne.n	80035e4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80035dc:	f7fe fbd8 	bl	8001d90 <HAL_RCC_GetPCLK2Freq>
 80035e0:	60f8      	str	r0, [r7, #12]
 80035e2:	e002      	b.n	80035ea <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80035e4:	f7fe fbc0 	bl	8001d68 <HAL_RCC_GetPCLK1Freq>
 80035e8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80035ea:	68fa      	ldr	r2, [r7, #12]
 80035ec:	4613      	mov	r3, r2
 80035ee:	009b      	lsls	r3, r3, #2
 80035f0:	4413      	add	r3, r2
 80035f2:	009a      	lsls	r2, r3, #2
 80035f4:	441a      	add	r2, r3
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	009b      	lsls	r3, r3, #2
 80035fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003600:	4a22      	ldr	r2, [pc, #136]	@ (800368c <UART_SetConfig+0x118>)
 8003602:	fba2 2303 	umull	r2, r3, r2, r3
 8003606:	095b      	lsrs	r3, r3, #5
 8003608:	0119      	lsls	r1, r3, #4
 800360a:	68fa      	ldr	r2, [r7, #12]
 800360c:	4613      	mov	r3, r2
 800360e:	009b      	lsls	r3, r3, #2
 8003610:	4413      	add	r3, r2
 8003612:	009a      	lsls	r2, r3, #2
 8003614:	441a      	add	r2, r3
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	009b      	lsls	r3, r3, #2
 800361c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003620:	4b1a      	ldr	r3, [pc, #104]	@ (800368c <UART_SetConfig+0x118>)
 8003622:	fba3 0302 	umull	r0, r3, r3, r2
 8003626:	095b      	lsrs	r3, r3, #5
 8003628:	2064      	movs	r0, #100	@ 0x64
 800362a:	fb00 f303 	mul.w	r3, r0, r3
 800362e:	1ad3      	subs	r3, r2, r3
 8003630:	011b      	lsls	r3, r3, #4
 8003632:	3332      	adds	r3, #50	@ 0x32
 8003634:	4a15      	ldr	r2, [pc, #84]	@ (800368c <UART_SetConfig+0x118>)
 8003636:	fba2 2303 	umull	r2, r3, r2, r3
 800363a:	095b      	lsrs	r3, r3, #5
 800363c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003640:	4419      	add	r1, r3
 8003642:	68fa      	ldr	r2, [r7, #12]
 8003644:	4613      	mov	r3, r2
 8003646:	009b      	lsls	r3, r3, #2
 8003648:	4413      	add	r3, r2
 800364a:	009a      	lsls	r2, r3, #2
 800364c:	441a      	add	r2, r3
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	009b      	lsls	r3, r3, #2
 8003654:	fbb2 f2f3 	udiv	r2, r2, r3
 8003658:	4b0c      	ldr	r3, [pc, #48]	@ (800368c <UART_SetConfig+0x118>)
 800365a:	fba3 0302 	umull	r0, r3, r3, r2
 800365e:	095b      	lsrs	r3, r3, #5
 8003660:	2064      	movs	r0, #100	@ 0x64
 8003662:	fb00 f303 	mul.w	r3, r0, r3
 8003666:	1ad3      	subs	r3, r2, r3
 8003668:	011b      	lsls	r3, r3, #4
 800366a:	3332      	adds	r3, #50	@ 0x32
 800366c:	4a07      	ldr	r2, [pc, #28]	@ (800368c <UART_SetConfig+0x118>)
 800366e:	fba2 2303 	umull	r2, r3, r2, r3
 8003672:	095b      	lsrs	r3, r3, #5
 8003674:	f003 020f 	and.w	r2, r3, #15
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	440a      	add	r2, r1
 800367e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003680:	bf00      	nop
 8003682:	3710      	adds	r7, #16
 8003684:	46bd      	mov	sp, r7
 8003686:	bd80      	pop	{r7, pc}
 8003688:	40013800 	.word	0x40013800
 800368c:	51eb851f 	.word	0x51eb851f

08003690 <std>:
 8003690:	2300      	movs	r3, #0
 8003692:	b510      	push	{r4, lr}
 8003694:	4604      	mov	r4, r0
 8003696:	e9c0 3300 	strd	r3, r3, [r0]
 800369a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800369e:	6083      	str	r3, [r0, #8]
 80036a0:	8181      	strh	r1, [r0, #12]
 80036a2:	6643      	str	r3, [r0, #100]	@ 0x64
 80036a4:	81c2      	strh	r2, [r0, #14]
 80036a6:	6183      	str	r3, [r0, #24]
 80036a8:	4619      	mov	r1, r3
 80036aa:	2208      	movs	r2, #8
 80036ac:	305c      	adds	r0, #92	@ 0x5c
 80036ae:	f000 f906 	bl	80038be <memset>
 80036b2:	4b0d      	ldr	r3, [pc, #52]	@ (80036e8 <std+0x58>)
 80036b4:	6224      	str	r4, [r4, #32]
 80036b6:	6263      	str	r3, [r4, #36]	@ 0x24
 80036b8:	4b0c      	ldr	r3, [pc, #48]	@ (80036ec <std+0x5c>)
 80036ba:	62a3      	str	r3, [r4, #40]	@ 0x28
 80036bc:	4b0c      	ldr	r3, [pc, #48]	@ (80036f0 <std+0x60>)
 80036be:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80036c0:	4b0c      	ldr	r3, [pc, #48]	@ (80036f4 <std+0x64>)
 80036c2:	6323      	str	r3, [r4, #48]	@ 0x30
 80036c4:	4b0c      	ldr	r3, [pc, #48]	@ (80036f8 <std+0x68>)
 80036c6:	429c      	cmp	r4, r3
 80036c8:	d006      	beq.n	80036d8 <std+0x48>
 80036ca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80036ce:	4294      	cmp	r4, r2
 80036d0:	d002      	beq.n	80036d8 <std+0x48>
 80036d2:	33d0      	adds	r3, #208	@ 0xd0
 80036d4:	429c      	cmp	r4, r3
 80036d6:	d105      	bne.n	80036e4 <std+0x54>
 80036d8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80036dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80036e0:	f000 b966 	b.w	80039b0 <__retarget_lock_init_recursive>
 80036e4:	bd10      	pop	{r4, pc}
 80036e6:	bf00      	nop
 80036e8:	08003839 	.word	0x08003839
 80036ec:	0800385b 	.word	0x0800385b
 80036f0:	08003893 	.word	0x08003893
 80036f4:	080038b7 	.word	0x080038b7
 80036f8:	200002ec 	.word	0x200002ec

080036fc <stdio_exit_handler>:
 80036fc:	4a02      	ldr	r2, [pc, #8]	@ (8003708 <stdio_exit_handler+0xc>)
 80036fe:	4903      	ldr	r1, [pc, #12]	@ (800370c <stdio_exit_handler+0x10>)
 8003700:	4803      	ldr	r0, [pc, #12]	@ (8003710 <stdio_exit_handler+0x14>)
 8003702:	f000 b869 	b.w	80037d8 <_fwalk_sglue>
 8003706:	bf00      	nop
 8003708:	2000000c 	.word	0x2000000c
 800370c:	08004249 	.word	0x08004249
 8003710:	2000001c 	.word	0x2000001c

08003714 <cleanup_stdio>:
 8003714:	6841      	ldr	r1, [r0, #4]
 8003716:	4b0c      	ldr	r3, [pc, #48]	@ (8003748 <cleanup_stdio+0x34>)
 8003718:	b510      	push	{r4, lr}
 800371a:	4299      	cmp	r1, r3
 800371c:	4604      	mov	r4, r0
 800371e:	d001      	beq.n	8003724 <cleanup_stdio+0x10>
 8003720:	f000 fd92 	bl	8004248 <_fflush_r>
 8003724:	68a1      	ldr	r1, [r4, #8]
 8003726:	4b09      	ldr	r3, [pc, #36]	@ (800374c <cleanup_stdio+0x38>)
 8003728:	4299      	cmp	r1, r3
 800372a:	d002      	beq.n	8003732 <cleanup_stdio+0x1e>
 800372c:	4620      	mov	r0, r4
 800372e:	f000 fd8b 	bl	8004248 <_fflush_r>
 8003732:	68e1      	ldr	r1, [r4, #12]
 8003734:	4b06      	ldr	r3, [pc, #24]	@ (8003750 <cleanup_stdio+0x3c>)
 8003736:	4299      	cmp	r1, r3
 8003738:	d004      	beq.n	8003744 <cleanup_stdio+0x30>
 800373a:	4620      	mov	r0, r4
 800373c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003740:	f000 bd82 	b.w	8004248 <_fflush_r>
 8003744:	bd10      	pop	{r4, pc}
 8003746:	bf00      	nop
 8003748:	200002ec 	.word	0x200002ec
 800374c:	20000354 	.word	0x20000354
 8003750:	200003bc 	.word	0x200003bc

08003754 <global_stdio_init.part.0>:
 8003754:	b510      	push	{r4, lr}
 8003756:	4b0b      	ldr	r3, [pc, #44]	@ (8003784 <global_stdio_init.part.0+0x30>)
 8003758:	4c0b      	ldr	r4, [pc, #44]	@ (8003788 <global_stdio_init.part.0+0x34>)
 800375a:	4a0c      	ldr	r2, [pc, #48]	@ (800378c <global_stdio_init.part.0+0x38>)
 800375c:	4620      	mov	r0, r4
 800375e:	601a      	str	r2, [r3, #0]
 8003760:	2104      	movs	r1, #4
 8003762:	2200      	movs	r2, #0
 8003764:	f7ff ff94 	bl	8003690 <std>
 8003768:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800376c:	2201      	movs	r2, #1
 800376e:	2109      	movs	r1, #9
 8003770:	f7ff ff8e 	bl	8003690 <std>
 8003774:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003778:	2202      	movs	r2, #2
 800377a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800377e:	2112      	movs	r1, #18
 8003780:	f7ff bf86 	b.w	8003690 <std>
 8003784:	20000424 	.word	0x20000424
 8003788:	200002ec 	.word	0x200002ec
 800378c:	080036fd 	.word	0x080036fd

08003790 <__sfp_lock_acquire>:
 8003790:	4801      	ldr	r0, [pc, #4]	@ (8003798 <__sfp_lock_acquire+0x8>)
 8003792:	f000 b90e 	b.w	80039b2 <__retarget_lock_acquire_recursive>
 8003796:	bf00      	nop
 8003798:	2000042d 	.word	0x2000042d

0800379c <__sfp_lock_release>:
 800379c:	4801      	ldr	r0, [pc, #4]	@ (80037a4 <__sfp_lock_release+0x8>)
 800379e:	f000 b909 	b.w	80039b4 <__retarget_lock_release_recursive>
 80037a2:	bf00      	nop
 80037a4:	2000042d 	.word	0x2000042d

080037a8 <__sinit>:
 80037a8:	b510      	push	{r4, lr}
 80037aa:	4604      	mov	r4, r0
 80037ac:	f7ff fff0 	bl	8003790 <__sfp_lock_acquire>
 80037b0:	6a23      	ldr	r3, [r4, #32]
 80037b2:	b11b      	cbz	r3, 80037bc <__sinit+0x14>
 80037b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80037b8:	f7ff bff0 	b.w	800379c <__sfp_lock_release>
 80037bc:	4b04      	ldr	r3, [pc, #16]	@ (80037d0 <__sinit+0x28>)
 80037be:	6223      	str	r3, [r4, #32]
 80037c0:	4b04      	ldr	r3, [pc, #16]	@ (80037d4 <__sinit+0x2c>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d1f5      	bne.n	80037b4 <__sinit+0xc>
 80037c8:	f7ff ffc4 	bl	8003754 <global_stdio_init.part.0>
 80037cc:	e7f2      	b.n	80037b4 <__sinit+0xc>
 80037ce:	bf00      	nop
 80037d0:	08003715 	.word	0x08003715
 80037d4:	20000424 	.word	0x20000424

080037d8 <_fwalk_sglue>:
 80037d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80037dc:	4607      	mov	r7, r0
 80037de:	4688      	mov	r8, r1
 80037e0:	4614      	mov	r4, r2
 80037e2:	2600      	movs	r6, #0
 80037e4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80037e8:	f1b9 0901 	subs.w	r9, r9, #1
 80037ec:	d505      	bpl.n	80037fa <_fwalk_sglue+0x22>
 80037ee:	6824      	ldr	r4, [r4, #0]
 80037f0:	2c00      	cmp	r4, #0
 80037f2:	d1f7      	bne.n	80037e4 <_fwalk_sglue+0xc>
 80037f4:	4630      	mov	r0, r6
 80037f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80037fa:	89ab      	ldrh	r3, [r5, #12]
 80037fc:	2b01      	cmp	r3, #1
 80037fe:	d907      	bls.n	8003810 <_fwalk_sglue+0x38>
 8003800:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003804:	3301      	adds	r3, #1
 8003806:	d003      	beq.n	8003810 <_fwalk_sglue+0x38>
 8003808:	4629      	mov	r1, r5
 800380a:	4638      	mov	r0, r7
 800380c:	47c0      	blx	r8
 800380e:	4306      	orrs	r6, r0
 8003810:	3568      	adds	r5, #104	@ 0x68
 8003812:	e7e9      	b.n	80037e8 <_fwalk_sglue+0x10>

08003814 <iprintf>:
 8003814:	b40f      	push	{r0, r1, r2, r3}
 8003816:	b507      	push	{r0, r1, r2, lr}
 8003818:	4906      	ldr	r1, [pc, #24]	@ (8003834 <iprintf+0x20>)
 800381a:	ab04      	add	r3, sp, #16
 800381c:	6808      	ldr	r0, [r1, #0]
 800381e:	f853 2b04 	ldr.w	r2, [r3], #4
 8003822:	6881      	ldr	r1, [r0, #8]
 8003824:	9301      	str	r3, [sp, #4]
 8003826:	f000 f9e5 	bl	8003bf4 <_vfiprintf_r>
 800382a:	b003      	add	sp, #12
 800382c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003830:	b004      	add	sp, #16
 8003832:	4770      	bx	lr
 8003834:	20000018 	.word	0x20000018

08003838 <__sread>:
 8003838:	b510      	push	{r4, lr}
 800383a:	460c      	mov	r4, r1
 800383c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003840:	f000 f868 	bl	8003914 <_read_r>
 8003844:	2800      	cmp	r0, #0
 8003846:	bfab      	itete	ge
 8003848:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800384a:	89a3      	ldrhlt	r3, [r4, #12]
 800384c:	181b      	addge	r3, r3, r0
 800384e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003852:	bfac      	ite	ge
 8003854:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003856:	81a3      	strhlt	r3, [r4, #12]
 8003858:	bd10      	pop	{r4, pc}

0800385a <__swrite>:
 800385a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800385e:	461f      	mov	r7, r3
 8003860:	898b      	ldrh	r3, [r1, #12]
 8003862:	4605      	mov	r5, r0
 8003864:	05db      	lsls	r3, r3, #23
 8003866:	460c      	mov	r4, r1
 8003868:	4616      	mov	r6, r2
 800386a:	d505      	bpl.n	8003878 <__swrite+0x1e>
 800386c:	2302      	movs	r3, #2
 800386e:	2200      	movs	r2, #0
 8003870:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003874:	f000 f83c 	bl	80038f0 <_lseek_r>
 8003878:	89a3      	ldrh	r3, [r4, #12]
 800387a:	4632      	mov	r2, r6
 800387c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003880:	81a3      	strh	r3, [r4, #12]
 8003882:	4628      	mov	r0, r5
 8003884:	463b      	mov	r3, r7
 8003886:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800388a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800388e:	f000 b853 	b.w	8003938 <_write_r>

08003892 <__sseek>:
 8003892:	b510      	push	{r4, lr}
 8003894:	460c      	mov	r4, r1
 8003896:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800389a:	f000 f829 	bl	80038f0 <_lseek_r>
 800389e:	1c43      	adds	r3, r0, #1
 80038a0:	89a3      	ldrh	r3, [r4, #12]
 80038a2:	bf15      	itete	ne
 80038a4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80038a6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80038aa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80038ae:	81a3      	strheq	r3, [r4, #12]
 80038b0:	bf18      	it	ne
 80038b2:	81a3      	strhne	r3, [r4, #12]
 80038b4:	bd10      	pop	{r4, pc}

080038b6 <__sclose>:
 80038b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80038ba:	f000 b809 	b.w	80038d0 <_close_r>

080038be <memset>:
 80038be:	4603      	mov	r3, r0
 80038c0:	4402      	add	r2, r0
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d100      	bne.n	80038c8 <memset+0xa>
 80038c6:	4770      	bx	lr
 80038c8:	f803 1b01 	strb.w	r1, [r3], #1
 80038cc:	e7f9      	b.n	80038c2 <memset+0x4>
	...

080038d0 <_close_r>:
 80038d0:	b538      	push	{r3, r4, r5, lr}
 80038d2:	2300      	movs	r3, #0
 80038d4:	4d05      	ldr	r5, [pc, #20]	@ (80038ec <_close_r+0x1c>)
 80038d6:	4604      	mov	r4, r0
 80038d8:	4608      	mov	r0, r1
 80038da:	602b      	str	r3, [r5, #0]
 80038dc:	f7fd fa0f 	bl	8000cfe <_close>
 80038e0:	1c43      	adds	r3, r0, #1
 80038e2:	d102      	bne.n	80038ea <_close_r+0x1a>
 80038e4:	682b      	ldr	r3, [r5, #0]
 80038e6:	b103      	cbz	r3, 80038ea <_close_r+0x1a>
 80038e8:	6023      	str	r3, [r4, #0]
 80038ea:	bd38      	pop	{r3, r4, r5, pc}
 80038ec:	20000428 	.word	0x20000428

080038f0 <_lseek_r>:
 80038f0:	b538      	push	{r3, r4, r5, lr}
 80038f2:	4604      	mov	r4, r0
 80038f4:	4608      	mov	r0, r1
 80038f6:	4611      	mov	r1, r2
 80038f8:	2200      	movs	r2, #0
 80038fa:	4d05      	ldr	r5, [pc, #20]	@ (8003910 <_lseek_r+0x20>)
 80038fc:	602a      	str	r2, [r5, #0]
 80038fe:	461a      	mov	r2, r3
 8003900:	f7fd fa21 	bl	8000d46 <_lseek>
 8003904:	1c43      	adds	r3, r0, #1
 8003906:	d102      	bne.n	800390e <_lseek_r+0x1e>
 8003908:	682b      	ldr	r3, [r5, #0]
 800390a:	b103      	cbz	r3, 800390e <_lseek_r+0x1e>
 800390c:	6023      	str	r3, [r4, #0]
 800390e:	bd38      	pop	{r3, r4, r5, pc}
 8003910:	20000428 	.word	0x20000428

08003914 <_read_r>:
 8003914:	b538      	push	{r3, r4, r5, lr}
 8003916:	4604      	mov	r4, r0
 8003918:	4608      	mov	r0, r1
 800391a:	4611      	mov	r1, r2
 800391c:	2200      	movs	r2, #0
 800391e:	4d05      	ldr	r5, [pc, #20]	@ (8003934 <_read_r+0x20>)
 8003920:	602a      	str	r2, [r5, #0]
 8003922:	461a      	mov	r2, r3
 8003924:	f7fd f9b2 	bl	8000c8c <_read>
 8003928:	1c43      	adds	r3, r0, #1
 800392a:	d102      	bne.n	8003932 <_read_r+0x1e>
 800392c:	682b      	ldr	r3, [r5, #0]
 800392e:	b103      	cbz	r3, 8003932 <_read_r+0x1e>
 8003930:	6023      	str	r3, [r4, #0]
 8003932:	bd38      	pop	{r3, r4, r5, pc}
 8003934:	20000428 	.word	0x20000428

08003938 <_write_r>:
 8003938:	b538      	push	{r3, r4, r5, lr}
 800393a:	4604      	mov	r4, r0
 800393c:	4608      	mov	r0, r1
 800393e:	4611      	mov	r1, r2
 8003940:	2200      	movs	r2, #0
 8003942:	4d05      	ldr	r5, [pc, #20]	@ (8003958 <_write_r+0x20>)
 8003944:	602a      	str	r2, [r5, #0]
 8003946:	461a      	mov	r2, r3
 8003948:	f7fd f9bd 	bl	8000cc6 <_write>
 800394c:	1c43      	adds	r3, r0, #1
 800394e:	d102      	bne.n	8003956 <_write_r+0x1e>
 8003950:	682b      	ldr	r3, [r5, #0]
 8003952:	b103      	cbz	r3, 8003956 <_write_r+0x1e>
 8003954:	6023      	str	r3, [r4, #0]
 8003956:	bd38      	pop	{r3, r4, r5, pc}
 8003958:	20000428 	.word	0x20000428

0800395c <__errno>:
 800395c:	4b01      	ldr	r3, [pc, #4]	@ (8003964 <__errno+0x8>)
 800395e:	6818      	ldr	r0, [r3, #0]
 8003960:	4770      	bx	lr
 8003962:	bf00      	nop
 8003964:	20000018 	.word	0x20000018

08003968 <__libc_init_array>:
 8003968:	b570      	push	{r4, r5, r6, lr}
 800396a:	2600      	movs	r6, #0
 800396c:	4d0c      	ldr	r5, [pc, #48]	@ (80039a0 <__libc_init_array+0x38>)
 800396e:	4c0d      	ldr	r4, [pc, #52]	@ (80039a4 <__libc_init_array+0x3c>)
 8003970:	1b64      	subs	r4, r4, r5
 8003972:	10a4      	asrs	r4, r4, #2
 8003974:	42a6      	cmp	r6, r4
 8003976:	d109      	bne.n	800398c <__libc_init_array+0x24>
 8003978:	f000 fdc4 	bl	8004504 <_init>
 800397c:	2600      	movs	r6, #0
 800397e:	4d0a      	ldr	r5, [pc, #40]	@ (80039a8 <__libc_init_array+0x40>)
 8003980:	4c0a      	ldr	r4, [pc, #40]	@ (80039ac <__libc_init_array+0x44>)
 8003982:	1b64      	subs	r4, r4, r5
 8003984:	10a4      	asrs	r4, r4, #2
 8003986:	42a6      	cmp	r6, r4
 8003988:	d105      	bne.n	8003996 <__libc_init_array+0x2e>
 800398a:	bd70      	pop	{r4, r5, r6, pc}
 800398c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003990:	4798      	blx	r3
 8003992:	3601      	adds	r6, #1
 8003994:	e7ee      	b.n	8003974 <__libc_init_array+0xc>
 8003996:	f855 3b04 	ldr.w	r3, [r5], #4
 800399a:	4798      	blx	r3
 800399c:	3601      	adds	r6, #1
 800399e:	e7f2      	b.n	8003986 <__libc_init_array+0x1e>
 80039a0:	080045e8 	.word	0x080045e8
 80039a4:	080045e8 	.word	0x080045e8
 80039a8:	080045e8 	.word	0x080045e8
 80039ac:	080045ec 	.word	0x080045ec

080039b0 <__retarget_lock_init_recursive>:
 80039b0:	4770      	bx	lr

080039b2 <__retarget_lock_acquire_recursive>:
 80039b2:	4770      	bx	lr

080039b4 <__retarget_lock_release_recursive>:
 80039b4:	4770      	bx	lr
	...

080039b8 <_free_r>:
 80039b8:	b538      	push	{r3, r4, r5, lr}
 80039ba:	4605      	mov	r5, r0
 80039bc:	2900      	cmp	r1, #0
 80039be:	d040      	beq.n	8003a42 <_free_r+0x8a>
 80039c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80039c4:	1f0c      	subs	r4, r1, #4
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	bfb8      	it	lt
 80039ca:	18e4      	addlt	r4, r4, r3
 80039cc:	f000 f8de 	bl	8003b8c <__malloc_lock>
 80039d0:	4a1c      	ldr	r2, [pc, #112]	@ (8003a44 <_free_r+0x8c>)
 80039d2:	6813      	ldr	r3, [r2, #0]
 80039d4:	b933      	cbnz	r3, 80039e4 <_free_r+0x2c>
 80039d6:	6063      	str	r3, [r4, #4]
 80039d8:	6014      	str	r4, [r2, #0]
 80039da:	4628      	mov	r0, r5
 80039dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80039e0:	f000 b8da 	b.w	8003b98 <__malloc_unlock>
 80039e4:	42a3      	cmp	r3, r4
 80039e6:	d908      	bls.n	80039fa <_free_r+0x42>
 80039e8:	6820      	ldr	r0, [r4, #0]
 80039ea:	1821      	adds	r1, r4, r0
 80039ec:	428b      	cmp	r3, r1
 80039ee:	bf01      	itttt	eq
 80039f0:	6819      	ldreq	r1, [r3, #0]
 80039f2:	685b      	ldreq	r3, [r3, #4]
 80039f4:	1809      	addeq	r1, r1, r0
 80039f6:	6021      	streq	r1, [r4, #0]
 80039f8:	e7ed      	b.n	80039d6 <_free_r+0x1e>
 80039fa:	461a      	mov	r2, r3
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	b10b      	cbz	r3, 8003a04 <_free_r+0x4c>
 8003a00:	42a3      	cmp	r3, r4
 8003a02:	d9fa      	bls.n	80039fa <_free_r+0x42>
 8003a04:	6811      	ldr	r1, [r2, #0]
 8003a06:	1850      	adds	r0, r2, r1
 8003a08:	42a0      	cmp	r0, r4
 8003a0a:	d10b      	bne.n	8003a24 <_free_r+0x6c>
 8003a0c:	6820      	ldr	r0, [r4, #0]
 8003a0e:	4401      	add	r1, r0
 8003a10:	1850      	adds	r0, r2, r1
 8003a12:	4283      	cmp	r3, r0
 8003a14:	6011      	str	r1, [r2, #0]
 8003a16:	d1e0      	bne.n	80039da <_free_r+0x22>
 8003a18:	6818      	ldr	r0, [r3, #0]
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	4408      	add	r0, r1
 8003a1e:	6010      	str	r0, [r2, #0]
 8003a20:	6053      	str	r3, [r2, #4]
 8003a22:	e7da      	b.n	80039da <_free_r+0x22>
 8003a24:	d902      	bls.n	8003a2c <_free_r+0x74>
 8003a26:	230c      	movs	r3, #12
 8003a28:	602b      	str	r3, [r5, #0]
 8003a2a:	e7d6      	b.n	80039da <_free_r+0x22>
 8003a2c:	6820      	ldr	r0, [r4, #0]
 8003a2e:	1821      	adds	r1, r4, r0
 8003a30:	428b      	cmp	r3, r1
 8003a32:	bf01      	itttt	eq
 8003a34:	6819      	ldreq	r1, [r3, #0]
 8003a36:	685b      	ldreq	r3, [r3, #4]
 8003a38:	1809      	addeq	r1, r1, r0
 8003a3a:	6021      	streq	r1, [r4, #0]
 8003a3c:	6063      	str	r3, [r4, #4]
 8003a3e:	6054      	str	r4, [r2, #4]
 8003a40:	e7cb      	b.n	80039da <_free_r+0x22>
 8003a42:	bd38      	pop	{r3, r4, r5, pc}
 8003a44:	20000434 	.word	0x20000434

08003a48 <sbrk_aligned>:
 8003a48:	b570      	push	{r4, r5, r6, lr}
 8003a4a:	4e0f      	ldr	r6, [pc, #60]	@ (8003a88 <sbrk_aligned+0x40>)
 8003a4c:	460c      	mov	r4, r1
 8003a4e:	6831      	ldr	r1, [r6, #0]
 8003a50:	4605      	mov	r5, r0
 8003a52:	b911      	cbnz	r1, 8003a5a <sbrk_aligned+0x12>
 8003a54:	f000 fcb4 	bl	80043c0 <_sbrk_r>
 8003a58:	6030      	str	r0, [r6, #0]
 8003a5a:	4621      	mov	r1, r4
 8003a5c:	4628      	mov	r0, r5
 8003a5e:	f000 fcaf 	bl	80043c0 <_sbrk_r>
 8003a62:	1c43      	adds	r3, r0, #1
 8003a64:	d103      	bne.n	8003a6e <sbrk_aligned+0x26>
 8003a66:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8003a6a:	4620      	mov	r0, r4
 8003a6c:	bd70      	pop	{r4, r5, r6, pc}
 8003a6e:	1cc4      	adds	r4, r0, #3
 8003a70:	f024 0403 	bic.w	r4, r4, #3
 8003a74:	42a0      	cmp	r0, r4
 8003a76:	d0f8      	beq.n	8003a6a <sbrk_aligned+0x22>
 8003a78:	1a21      	subs	r1, r4, r0
 8003a7a:	4628      	mov	r0, r5
 8003a7c:	f000 fca0 	bl	80043c0 <_sbrk_r>
 8003a80:	3001      	adds	r0, #1
 8003a82:	d1f2      	bne.n	8003a6a <sbrk_aligned+0x22>
 8003a84:	e7ef      	b.n	8003a66 <sbrk_aligned+0x1e>
 8003a86:	bf00      	nop
 8003a88:	20000430 	.word	0x20000430

08003a8c <_malloc_r>:
 8003a8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003a90:	1ccd      	adds	r5, r1, #3
 8003a92:	f025 0503 	bic.w	r5, r5, #3
 8003a96:	3508      	adds	r5, #8
 8003a98:	2d0c      	cmp	r5, #12
 8003a9a:	bf38      	it	cc
 8003a9c:	250c      	movcc	r5, #12
 8003a9e:	2d00      	cmp	r5, #0
 8003aa0:	4606      	mov	r6, r0
 8003aa2:	db01      	blt.n	8003aa8 <_malloc_r+0x1c>
 8003aa4:	42a9      	cmp	r1, r5
 8003aa6:	d904      	bls.n	8003ab2 <_malloc_r+0x26>
 8003aa8:	230c      	movs	r3, #12
 8003aaa:	6033      	str	r3, [r6, #0]
 8003aac:	2000      	movs	r0, #0
 8003aae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003ab2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003b88 <_malloc_r+0xfc>
 8003ab6:	f000 f869 	bl	8003b8c <__malloc_lock>
 8003aba:	f8d8 3000 	ldr.w	r3, [r8]
 8003abe:	461c      	mov	r4, r3
 8003ac0:	bb44      	cbnz	r4, 8003b14 <_malloc_r+0x88>
 8003ac2:	4629      	mov	r1, r5
 8003ac4:	4630      	mov	r0, r6
 8003ac6:	f7ff ffbf 	bl	8003a48 <sbrk_aligned>
 8003aca:	1c43      	adds	r3, r0, #1
 8003acc:	4604      	mov	r4, r0
 8003ace:	d158      	bne.n	8003b82 <_malloc_r+0xf6>
 8003ad0:	f8d8 4000 	ldr.w	r4, [r8]
 8003ad4:	4627      	mov	r7, r4
 8003ad6:	2f00      	cmp	r7, #0
 8003ad8:	d143      	bne.n	8003b62 <_malloc_r+0xd6>
 8003ada:	2c00      	cmp	r4, #0
 8003adc:	d04b      	beq.n	8003b76 <_malloc_r+0xea>
 8003ade:	6823      	ldr	r3, [r4, #0]
 8003ae0:	4639      	mov	r1, r7
 8003ae2:	4630      	mov	r0, r6
 8003ae4:	eb04 0903 	add.w	r9, r4, r3
 8003ae8:	f000 fc6a 	bl	80043c0 <_sbrk_r>
 8003aec:	4581      	cmp	r9, r0
 8003aee:	d142      	bne.n	8003b76 <_malloc_r+0xea>
 8003af0:	6821      	ldr	r1, [r4, #0]
 8003af2:	4630      	mov	r0, r6
 8003af4:	1a6d      	subs	r5, r5, r1
 8003af6:	4629      	mov	r1, r5
 8003af8:	f7ff ffa6 	bl	8003a48 <sbrk_aligned>
 8003afc:	3001      	adds	r0, #1
 8003afe:	d03a      	beq.n	8003b76 <_malloc_r+0xea>
 8003b00:	6823      	ldr	r3, [r4, #0]
 8003b02:	442b      	add	r3, r5
 8003b04:	6023      	str	r3, [r4, #0]
 8003b06:	f8d8 3000 	ldr.w	r3, [r8]
 8003b0a:	685a      	ldr	r2, [r3, #4]
 8003b0c:	bb62      	cbnz	r2, 8003b68 <_malloc_r+0xdc>
 8003b0e:	f8c8 7000 	str.w	r7, [r8]
 8003b12:	e00f      	b.n	8003b34 <_malloc_r+0xa8>
 8003b14:	6822      	ldr	r2, [r4, #0]
 8003b16:	1b52      	subs	r2, r2, r5
 8003b18:	d420      	bmi.n	8003b5c <_malloc_r+0xd0>
 8003b1a:	2a0b      	cmp	r2, #11
 8003b1c:	d917      	bls.n	8003b4e <_malloc_r+0xc2>
 8003b1e:	1961      	adds	r1, r4, r5
 8003b20:	42a3      	cmp	r3, r4
 8003b22:	6025      	str	r5, [r4, #0]
 8003b24:	bf18      	it	ne
 8003b26:	6059      	strne	r1, [r3, #4]
 8003b28:	6863      	ldr	r3, [r4, #4]
 8003b2a:	bf08      	it	eq
 8003b2c:	f8c8 1000 	streq.w	r1, [r8]
 8003b30:	5162      	str	r2, [r4, r5]
 8003b32:	604b      	str	r3, [r1, #4]
 8003b34:	4630      	mov	r0, r6
 8003b36:	f000 f82f 	bl	8003b98 <__malloc_unlock>
 8003b3a:	f104 000b 	add.w	r0, r4, #11
 8003b3e:	1d23      	adds	r3, r4, #4
 8003b40:	f020 0007 	bic.w	r0, r0, #7
 8003b44:	1ac2      	subs	r2, r0, r3
 8003b46:	bf1c      	itt	ne
 8003b48:	1a1b      	subne	r3, r3, r0
 8003b4a:	50a3      	strne	r3, [r4, r2]
 8003b4c:	e7af      	b.n	8003aae <_malloc_r+0x22>
 8003b4e:	6862      	ldr	r2, [r4, #4]
 8003b50:	42a3      	cmp	r3, r4
 8003b52:	bf0c      	ite	eq
 8003b54:	f8c8 2000 	streq.w	r2, [r8]
 8003b58:	605a      	strne	r2, [r3, #4]
 8003b5a:	e7eb      	b.n	8003b34 <_malloc_r+0xa8>
 8003b5c:	4623      	mov	r3, r4
 8003b5e:	6864      	ldr	r4, [r4, #4]
 8003b60:	e7ae      	b.n	8003ac0 <_malloc_r+0x34>
 8003b62:	463c      	mov	r4, r7
 8003b64:	687f      	ldr	r7, [r7, #4]
 8003b66:	e7b6      	b.n	8003ad6 <_malloc_r+0x4a>
 8003b68:	461a      	mov	r2, r3
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	42a3      	cmp	r3, r4
 8003b6e:	d1fb      	bne.n	8003b68 <_malloc_r+0xdc>
 8003b70:	2300      	movs	r3, #0
 8003b72:	6053      	str	r3, [r2, #4]
 8003b74:	e7de      	b.n	8003b34 <_malloc_r+0xa8>
 8003b76:	230c      	movs	r3, #12
 8003b78:	4630      	mov	r0, r6
 8003b7a:	6033      	str	r3, [r6, #0]
 8003b7c:	f000 f80c 	bl	8003b98 <__malloc_unlock>
 8003b80:	e794      	b.n	8003aac <_malloc_r+0x20>
 8003b82:	6005      	str	r5, [r0, #0]
 8003b84:	e7d6      	b.n	8003b34 <_malloc_r+0xa8>
 8003b86:	bf00      	nop
 8003b88:	20000434 	.word	0x20000434

08003b8c <__malloc_lock>:
 8003b8c:	4801      	ldr	r0, [pc, #4]	@ (8003b94 <__malloc_lock+0x8>)
 8003b8e:	f7ff bf10 	b.w	80039b2 <__retarget_lock_acquire_recursive>
 8003b92:	bf00      	nop
 8003b94:	2000042c 	.word	0x2000042c

08003b98 <__malloc_unlock>:
 8003b98:	4801      	ldr	r0, [pc, #4]	@ (8003ba0 <__malloc_unlock+0x8>)
 8003b9a:	f7ff bf0b 	b.w	80039b4 <__retarget_lock_release_recursive>
 8003b9e:	bf00      	nop
 8003ba0:	2000042c 	.word	0x2000042c

08003ba4 <__sfputc_r>:
 8003ba4:	6893      	ldr	r3, [r2, #8]
 8003ba6:	b410      	push	{r4}
 8003ba8:	3b01      	subs	r3, #1
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	6093      	str	r3, [r2, #8]
 8003bae:	da07      	bge.n	8003bc0 <__sfputc_r+0x1c>
 8003bb0:	6994      	ldr	r4, [r2, #24]
 8003bb2:	42a3      	cmp	r3, r4
 8003bb4:	db01      	blt.n	8003bba <__sfputc_r+0x16>
 8003bb6:	290a      	cmp	r1, #10
 8003bb8:	d102      	bne.n	8003bc0 <__sfputc_r+0x1c>
 8003bba:	bc10      	pop	{r4}
 8003bbc:	f000 bb6c 	b.w	8004298 <__swbuf_r>
 8003bc0:	6813      	ldr	r3, [r2, #0]
 8003bc2:	1c58      	adds	r0, r3, #1
 8003bc4:	6010      	str	r0, [r2, #0]
 8003bc6:	7019      	strb	r1, [r3, #0]
 8003bc8:	4608      	mov	r0, r1
 8003bca:	bc10      	pop	{r4}
 8003bcc:	4770      	bx	lr

08003bce <__sfputs_r>:
 8003bce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bd0:	4606      	mov	r6, r0
 8003bd2:	460f      	mov	r7, r1
 8003bd4:	4614      	mov	r4, r2
 8003bd6:	18d5      	adds	r5, r2, r3
 8003bd8:	42ac      	cmp	r4, r5
 8003bda:	d101      	bne.n	8003be0 <__sfputs_r+0x12>
 8003bdc:	2000      	movs	r0, #0
 8003bde:	e007      	b.n	8003bf0 <__sfputs_r+0x22>
 8003be0:	463a      	mov	r2, r7
 8003be2:	4630      	mov	r0, r6
 8003be4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003be8:	f7ff ffdc 	bl	8003ba4 <__sfputc_r>
 8003bec:	1c43      	adds	r3, r0, #1
 8003bee:	d1f3      	bne.n	8003bd8 <__sfputs_r+0xa>
 8003bf0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003bf4 <_vfiprintf_r>:
 8003bf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003bf8:	460d      	mov	r5, r1
 8003bfa:	4614      	mov	r4, r2
 8003bfc:	4698      	mov	r8, r3
 8003bfe:	4606      	mov	r6, r0
 8003c00:	b09d      	sub	sp, #116	@ 0x74
 8003c02:	b118      	cbz	r0, 8003c0c <_vfiprintf_r+0x18>
 8003c04:	6a03      	ldr	r3, [r0, #32]
 8003c06:	b90b      	cbnz	r3, 8003c0c <_vfiprintf_r+0x18>
 8003c08:	f7ff fdce 	bl	80037a8 <__sinit>
 8003c0c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003c0e:	07d9      	lsls	r1, r3, #31
 8003c10:	d405      	bmi.n	8003c1e <_vfiprintf_r+0x2a>
 8003c12:	89ab      	ldrh	r3, [r5, #12]
 8003c14:	059a      	lsls	r2, r3, #22
 8003c16:	d402      	bmi.n	8003c1e <_vfiprintf_r+0x2a>
 8003c18:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003c1a:	f7ff feca 	bl	80039b2 <__retarget_lock_acquire_recursive>
 8003c1e:	89ab      	ldrh	r3, [r5, #12]
 8003c20:	071b      	lsls	r3, r3, #28
 8003c22:	d501      	bpl.n	8003c28 <_vfiprintf_r+0x34>
 8003c24:	692b      	ldr	r3, [r5, #16]
 8003c26:	b99b      	cbnz	r3, 8003c50 <_vfiprintf_r+0x5c>
 8003c28:	4629      	mov	r1, r5
 8003c2a:	4630      	mov	r0, r6
 8003c2c:	f000 fb72 	bl	8004314 <__swsetup_r>
 8003c30:	b170      	cbz	r0, 8003c50 <_vfiprintf_r+0x5c>
 8003c32:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003c34:	07dc      	lsls	r4, r3, #31
 8003c36:	d504      	bpl.n	8003c42 <_vfiprintf_r+0x4e>
 8003c38:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003c3c:	b01d      	add	sp, #116	@ 0x74
 8003c3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c42:	89ab      	ldrh	r3, [r5, #12]
 8003c44:	0598      	lsls	r0, r3, #22
 8003c46:	d4f7      	bmi.n	8003c38 <_vfiprintf_r+0x44>
 8003c48:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003c4a:	f7ff feb3 	bl	80039b4 <__retarget_lock_release_recursive>
 8003c4e:	e7f3      	b.n	8003c38 <_vfiprintf_r+0x44>
 8003c50:	2300      	movs	r3, #0
 8003c52:	9309      	str	r3, [sp, #36]	@ 0x24
 8003c54:	2320      	movs	r3, #32
 8003c56:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003c5a:	2330      	movs	r3, #48	@ 0x30
 8003c5c:	f04f 0901 	mov.w	r9, #1
 8003c60:	f8cd 800c 	str.w	r8, [sp, #12]
 8003c64:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8003e10 <_vfiprintf_r+0x21c>
 8003c68:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003c6c:	4623      	mov	r3, r4
 8003c6e:	469a      	mov	sl, r3
 8003c70:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003c74:	b10a      	cbz	r2, 8003c7a <_vfiprintf_r+0x86>
 8003c76:	2a25      	cmp	r2, #37	@ 0x25
 8003c78:	d1f9      	bne.n	8003c6e <_vfiprintf_r+0x7a>
 8003c7a:	ebba 0b04 	subs.w	fp, sl, r4
 8003c7e:	d00b      	beq.n	8003c98 <_vfiprintf_r+0xa4>
 8003c80:	465b      	mov	r3, fp
 8003c82:	4622      	mov	r2, r4
 8003c84:	4629      	mov	r1, r5
 8003c86:	4630      	mov	r0, r6
 8003c88:	f7ff ffa1 	bl	8003bce <__sfputs_r>
 8003c8c:	3001      	adds	r0, #1
 8003c8e:	f000 80a7 	beq.w	8003de0 <_vfiprintf_r+0x1ec>
 8003c92:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003c94:	445a      	add	r2, fp
 8003c96:	9209      	str	r2, [sp, #36]	@ 0x24
 8003c98:	f89a 3000 	ldrb.w	r3, [sl]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	f000 809f 	beq.w	8003de0 <_vfiprintf_r+0x1ec>
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003ca8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003cac:	f10a 0a01 	add.w	sl, sl, #1
 8003cb0:	9304      	str	r3, [sp, #16]
 8003cb2:	9307      	str	r3, [sp, #28]
 8003cb4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003cb8:	931a      	str	r3, [sp, #104]	@ 0x68
 8003cba:	4654      	mov	r4, sl
 8003cbc:	2205      	movs	r2, #5
 8003cbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003cc2:	4853      	ldr	r0, [pc, #332]	@ (8003e10 <_vfiprintf_r+0x21c>)
 8003cc4:	f000 fb8c 	bl	80043e0 <memchr>
 8003cc8:	9a04      	ldr	r2, [sp, #16]
 8003cca:	b9d8      	cbnz	r0, 8003d04 <_vfiprintf_r+0x110>
 8003ccc:	06d1      	lsls	r1, r2, #27
 8003cce:	bf44      	itt	mi
 8003cd0:	2320      	movmi	r3, #32
 8003cd2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003cd6:	0713      	lsls	r3, r2, #28
 8003cd8:	bf44      	itt	mi
 8003cda:	232b      	movmi	r3, #43	@ 0x2b
 8003cdc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003ce0:	f89a 3000 	ldrb.w	r3, [sl]
 8003ce4:	2b2a      	cmp	r3, #42	@ 0x2a
 8003ce6:	d015      	beq.n	8003d14 <_vfiprintf_r+0x120>
 8003ce8:	4654      	mov	r4, sl
 8003cea:	2000      	movs	r0, #0
 8003cec:	f04f 0c0a 	mov.w	ip, #10
 8003cf0:	9a07      	ldr	r2, [sp, #28]
 8003cf2:	4621      	mov	r1, r4
 8003cf4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003cf8:	3b30      	subs	r3, #48	@ 0x30
 8003cfa:	2b09      	cmp	r3, #9
 8003cfc:	d94b      	bls.n	8003d96 <_vfiprintf_r+0x1a2>
 8003cfe:	b1b0      	cbz	r0, 8003d2e <_vfiprintf_r+0x13a>
 8003d00:	9207      	str	r2, [sp, #28]
 8003d02:	e014      	b.n	8003d2e <_vfiprintf_r+0x13a>
 8003d04:	eba0 0308 	sub.w	r3, r0, r8
 8003d08:	fa09 f303 	lsl.w	r3, r9, r3
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	46a2      	mov	sl, r4
 8003d10:	9304      	str	r3, [sp, #16]
 8003d12:	e7d2      	b.n	8003cba <_vfiprintf_r+0xc6>
 8003d14:	9b03      	ldr	r3, [sp, #12]
 8003d16:	1d19      	adds	r1, r3, #4
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	9103      	str	r1, [sp, #12]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	bfbb      	ittet	lt
 8003d20:	425b      	neglt	r3, r3
 8003d22:	f042 0202 	orrlt.w	r2, r2, #2
 8003d26:	9307      	strge	r3, [sp, #28]
 8003d28:	9307      	strlt	r3, [sp, #28]
 8003d2a:	bfb8      	it	lt
 8003d2c:	9204      	strlt	r2, [sp, #16]
 8003d2e:	7823      	ldrb	r3, [r4, #0]
 8003d30:	2b2e      	cmp	r3, #46	@ 0x2e
 8003d32:	d10a      	bne.n	8003d4a <_vfiprintf_r+0x156>
 8003d34:	7863      	ldrb	r3, [r4, #1]
 8003d36:	2b2a      	cmp	r3, #42	@ 0x2a
 8003d38:	d132      	bne.n	8003da0 <_vfiprintf_r+0x1ac>
 8003d3a:	9b03      	ldr	r3, [sp, #12]
 8003d3c:	3402      	adds	r4, #2
 8003d3e:	1d1a      	adds	r2, r3, #4
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	9203      	str	r2, [sp, #12]
 8003d44:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003d48:	9305      	str	r3, [sp, #20]
 8003d4a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8003e14 <_vfiprintf_r+0x220>
 8003d4e:	2203      	movs	r2, #3
 8003d50:	4650      	mov	r0, sl
 8003d52:	7821      	ldrb	r1, [r4, #0]
 8003d54:	f000 fb44 	bl	80043e0 <memchr>
 8003d58:	b138      	cbz	r0, 8003d6a <_vfiprintf_r+0x176>
 8003d5a:	2240      	movs	r2, #64	@ 0x40
 8003d5c:	9b04      	ldr	r3, [sp, #16]
 8003d5e:	eba0 000a 	sub.w	r0, r0, sl
 8003d62:	4082      	lsls	r2, r0
 8003d64:	4313      	orrs	r3, r2
 8003d66:	3401      	adds	r4, #1
 8003d68:	9304      	str	r3, [sp, #16]
 8003d6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d6e:	2206      	movs	r2, #6
 8003d70:	4829      	ldr	r0, [pc, #164]	@ (8003e18 <_vfiprintf_r+0x224>)
 8003d72:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003d76:	f000 fb33 	bl	80043e0 <memchr>
 8003d7a:	2800      	cmp	r0, #0
 8003d7c:	d03f      	beq.n	8003dfe <_vfiprintf_r+0x20a>
 8003d7e:	4b27      	ldr	r3, [pc, #156]	@ (8003e1c <_vfiprintf_r+0x228>)
 8003d80:	bb1b      	cbnz	r3, 8003dca <_vfiprintf_r+0x1d6>
 8003d82:	9b03      	ldr	r3, [sp, #12]
 8003d84:	3307      	adds	r3, #7
 8003d86:	f023 0307 	bic.w	r3, r3, #7
 8003d8a:	3308      	adds	r3, #8
 8003d8c:	9303      	str	r3, [sp, #12]
 8003d8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003d90:	443b      	add	r3, r7
 8003d92:	9309      	str	r3, [sp, #36]	@ 0x24
 8003d94:	e76a      	b.n	8003c6c <_vfiprintf_r+0x78>
 8003d96:	460c      	mov	r4, r1
 8003d98:	2001      	movs	r0, #1
 8003d9a:	fb0c 3202 	mla	r2, ip, r2, r3
 8003d9e:	e7a8      	b.n	8003cf2 <_vfiprintf_r+0xfe>
 8003da0:	2300      	movs	r3, #0
 8003da2:	f04f 0c0a 	mov.w	ip, #10
 8003da6:	4619      	mov	r1, r3
 8003da8:	3401      	adds	r4, #1
 8003daa:	9305      	str	r3, [sp, #20]
 8003dac:	4620      	mov	r0, r4
 8003dae:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003db2:	3a30      	subs	r2, #48	@ 0x30
 8003db4:	2a09      	cmp	r2, #9
 8003db6:	d903      	bls.n	8003dc0 <_vfiprintf_r+0x1cc>
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d0c6      	beq.n	8003d4a <_vfiprintf_r+0x156>
 8003dbc:	9105      	str	r1, [sp, #20]
 8003dbe:	e7c4      	b.n	8003d4a <_vfiprintf_r+0x156>
 8003dc0:	4604      	mov	r4, r0
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	fb0c 2101 	mla	r1, ip, r1, r2
 8003dc8:	e7f0      	b.n	8003dac <_vfiprintf_r+0x1b8>
 8003dca:	ab03      	add	r3, sp, #12
 8003dcc:	9300      	str	r3, [sp, #0]
 8003dce:	462a      	mov	r2, r5
 8003dd0:	4630      	mov	r0, r6
 8003dd2:	4b13      	ldr	r3, [pc, #76]	@ (8003e20 <_vfiprintf_r+0x22c>)
 8003dd4:	a904      	add	r1, sp, #16
 8003dd6:	f3af 8000 	nop.w
 8003dda:	4607      	mov	r7, r0
 8003ddc:	1c78      	adds	r0, r7, #1
 8003dde:	d1d6      	bne.n	8003d8e <_vfiprintf_r+0x19a>
 8003de0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003de2:	07d9      	lsls	r1, r3, #31
 8003de4:	d405      	bmi.n	8003df2 <_vfiprintf_r+0x1fe>
 8003de6:	89ab      	ldrh	r3, [r5, #12]
 8003de8:	059a      	lsls	r2, r3, #22
 8003dea:	d402      	bmi.n	8003df2 <_vfiprintf_r+0x1fe>
 8003dec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003dee:	f7ff fde1 	bl	80039b4 <__retarget_lock_release_recursive>
 8003df2:	89ab      	ldrh	r3, [r5, #12]
 8003df4:	065b      	lsls	r3, r3, #25
 8003df6:	f53f af1f 	bmi.w	8003c38 <_vfiprintf_r+0x44>
 8003dfa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003dfc:	e71e      	b.n	8003c3c <_vfiprintf_r+0x48>
 8003dfe:	ab03      	add	r3, sp, #12
 8003e00:	9300      	str	r3, [sp, #0]
 8003e02:	462a      	mov	r2, r5
 8003e04:	4630      	mov	r0, r6
 8003e06:	4b06      	ldr	r3, [pc, #24]	@ (8003e20 <_vfiprintf_r+0x22c>)
 8003e08:	a904      	add	r1, sp, #16
 8003e0a:	f000 f87d 	bl	8003f08 <_printf_i>
 8003e0e:	e7e4      	b.n	8003dda <_vfiprintf_r+0x1e6>
 8003e10:	080045b2 	.word	0x080045b2
 8003e14:	080045b8 	.word	0x080045b8
 8003e18:	080045bc 	.word	0x080045bc
 8003e1c:	00000000 	.word	0x00000000
 8003e20:	08003bcf 	.word	0x08003bcf

08003e24 <_printf_common>:
 8003e24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e28:	4616      	mov	r6, r2
 8003e2a:	4698      	mov	r8, r3
 8003e2c:	688a      	ldr	r2, [r1, #8]
 8003e2e:	690b      	ldr	r3, [r1, #16]
 8003e30:	4607      	mov	r7, r0
 8003e32:	4293      	cmp	r3, r2
 8003e34:	bfb8      	it	lt
 8003e36:	4613      	movlt	r3, r2
 8003e38:	6033      	str	r3, [r6, #0]
 8003e3a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003e3e:	460c      	mov	r4, r1
 8003e40:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003e44:	b10a      	cbz	r2, 8003e4a <_printf_common+0x26>
 8003e46:	3301      	adds	r3, #1
 8003e48:	6033      	str	r3, [r6, #0]
 8003e4a:	6823      	ldr	r3, [r4, #0]
 8003e4c:	0699      	lsls	r1, r3, #26
 8003e4e:	bf42      	ittt	mi
 8003e50:	6833      	ldrmi	r3, [r6, #0]
 8003e52:	3302      	addmi	r3, #2
 8003e54:	6033      	strmi	r3, [r6, #0]
 8003e56:	6825      	ldr	r5, [r4, #0]
 8003e58:	f015 0506 	ands.w	r5, r5, #6
 8003e5c:	d106      	bne.n	8003e6c <_printf_common+0x48>
 8003e5e:	f104 0a19 	add.w	sl, r4, #25
 8003e62:	68e3      	ldr	r3, [r4, #12]
 8003e64:	6832      	ldr	r2, [r6, #0]
 8003e66:	1a9b      	subs	r3, r3, r2
 8003e68:	42ab      	cmp	r3, r5
 8003e6a:	dc2b      	bgt.n	8003ec4 <_printf_common+0xa0>
 8003e6c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003e70:	6822      	ldr	r2, [r4, #0]
 8003e72:	3b00      	subs	r3, #0
 8003e74:	bf18      	it	ne
 8003e76:	2301      	movne	r3, #1
 8003e78:	0692      	lsls	r2, r2, #26
 8003e7a:	d430      	bmi.n	8003ede <_printf_common+0xba>
 8003e7c:	4641      	mov	r1, r8
 8003e7e:	4638      	mov	r0, r7
 8003e80:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003e84:	47c8      	blx	r9
 8003e86:	3001      	adds	r0, #1
 8003e88:	d023      	beq.n	8003ed2 <_printf_common+0xae>
 8003e8a:	6823      	ldr	r3, [r4, #0]
 8003e8c:	6922      	ldr	r2, [r4, #16]
 8003e8e:	f003 0306 	and.w	r3, r3, #6
 8003e92:	2b04      	cmp	r3, #4
 8003e94:	bf14      	ite	ne
 8003e96:	2500      	movne	r5, #0
 8003e98:	6833      	ldreq	r3, [r6, #0]
 8003e9a:	f04f 0600 	mov.w	r6, #0
 8003e9e:	bf08      	it	eq
 8003ea0:	68e5      	ldreq	r5, [r4, #12]
 8003ea2:	f104 041a 	add.w	r4, r4, #26
 8003ea6:	bf08      	it	eq
 8003ea8:	1aed      	subeq	r5, r5, r3
 8003eaa:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003eae:	bf08      	it	eq
 8003eb0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	bfc4      	itt	gt
 8003eb8:	1a9b      	subgt	r3, r3, r2
 8003eba:	18ed      	addgt	r5, r5, r3
 8003ebc:	42b5      	cmp	r5, r6
 8003ebe:	d11a      	bne.n	8003ef6 <_printf_common+0xd2>
 8003ec0:	2000      	movs	r0, #0
 8003ec2:	e008      	b.n	8003ed6 <_printf_common+0xb2>
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	4652      	mov	r2, sl
 8003ec8:	4641      	mov	r1, r8
 8003eca:	4638      	mov	r0, r7
 8003ecc:	47c8      	blx	r9
 8003ece:	3001      	adds	r0, #1
 8003ed0:	d103      	bne.n	8003eda <_printf_common+0xb6>
 8003ed2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003ed6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003eda:	3501      	adds	r5, #1
 8003edc:	e7c1      	b.n	8003e62 <_printf_common+0x3e>
 8003ede:	2030      	movs	r0, #48	@ 0x30
 8003ee0:	18e1      	adds	r1, r4, r3
 8003ee2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003ee6:	1c5a      	adds	r2, r3, #1
 8003ee8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003eec:	4422      	add	r2, r4
 8003eee:	3302      	adds	r3, #2
 8003ef0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003ef4:	e7c2      	b.n	8003e7c <_printf_common+0x58>
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	4622      	mov	r2, r4
 8003efa:	4641      	mov	r1, r8
 8003efc:	4638      	mov	r0, r7
 8003efe:	47c8      	blx	r9
 8003f00:	3001      	adds	r0, #1
 8003f02:	d0e6      	beq.n	8003ed2 <_printf_common+0xae>
 8003f04:	3601      	adds	r6, #1
 8003f06:	e7d9      	b.n	8003ebc <_printf_common+0x98>

08003f08 <_printf_i>:
 8003f08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003f0c:	7e0f      	ldrb	r7, [r1, #24]
 8003f0e:	4691      	mov	r9, r2
 8003f10:	2f78      	cmp	r7, #120	@ 0x78
 8003f12:	4680      	mov	r8, r0
 8003f14:	460c      	mov	r4, r1
 8003f16:	469a      	mov	sl, r3
 8003f18:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003f1a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003f1e:	d807      	bhi.n	8003f30 <_printf_i+0x28>
 8003f20:	2f62      	cmp	r7, #98	@ 0x62
 8003f22:	d80a      	bhi.n	8003f3a <_printf_i+0x32>
 8003f24:	2f00      	cmp	r7, #0
 8003f26:	f000 80d3 	beq.w	80040d0 <_printf_i+0x1c8>
 8003f2a:	2f58      	cmp	r7, #88	@ 0x58
 8003f2c:	f000 80ba 	beq.w	80040a4 <_printf_i+0x19c>
 8003f30:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003f34:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003f38:	e03a      	b.n	8003fb0 <_printf_i+0xa8>
 8003f3a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003f3e:	2b15      	cmp	r3, #21
 8003f40:	d8f6      	bhi.n	8003f30 <_printf_i+0x28>
 8003f42:	a101      	add	r1, pc, #4	@ (adr r1, 8003f48 <_printf_i+0x40>)
 8003f44:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003f48:	08003fa1 	.word	0x08003fa1
 8003f4c:	08003fb5 	.word	0x08003fb5
 8003f50:	08003f31 	.word	0x08003f31
 8003f54:	08003f31 	.word	0x08003f31
 8003f58:	08003f31 	.word	0x08003f31
 8003f5c:	08003f31 	.word	0x08003f31
 8003f60:	08003fb5 	.word	0x08003fb5
 8003f64:	08003f31 	.word	0x08003f31
 8003f68:	08003f31 	.word	0x08003f31
 8003f6c:	08003f31 	.word	0x08003f31
 8003f70:	08003f31 	.word	0x08003f31
 8003f74:	080040b7 	.word	0x080040b7
 8003f78:	08003fdf 	.word	0x08003fdf
 8003f7c:	08004071 	.word	0x08004071
 8003f80:	08003f31 	.word	0x08003f31
 8003f84:	08003f31 	.word	0x08003f31
 8003f88:	080040d9 	.word	0x080040d9
 8003f8c:	08003f31 	.word	0x08003f31
 8003f90:	08003fdf 	.word	0x08003fdf
 8003f94:	08003f31 	.word	0x08003f31
 8003f98:	08003f31 	.word	0x08003f31
 8003f9c:	08004079 	.word	0x08004079
 8003fa0:	6833      	ldr	r3, [r6, #0]
 8003fa2:	1d1a      	adds	r2, r3, #4
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	6032      	str	r2, [r6, #0]
 8003fa8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003fac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	e09e      	b.n	80040f2 <_printf_i+0x1ea>
 8003fb4:	6833      	ldr	r3, [r6, #0]
 8003fb6:	6820      	ldr	r0, [r4, #0]
 8003fb8:	1d19      	adds	r1, r3, #4
 8003fba:	6031      	str	r1, [r6, #0]
 8003fbc:	0606      	lsls	r6, r0, #24
 8003fbe:	d501      	bpl.n	8003fc4 <_printf_i+0xbc>
 8003fc0:	681d      	ldr	r5, [r3, #0]
 8003fc2:	e003      	b.n	8003fcc <_printf_i+0xc4>
 8003fc4:	0645      	lsls	r5, r0, #25
 8003fc6:	d5fb      	bpl.n	8003fc0 <_printf_i+0xb8>
 8003fc8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003fcc:	2d00      	cmp	r5, #0
 8003fce:	da03      	bge.n	8003fd8 <_printf_i+0xd0>
 8003fd0:	232d      	movs	r3, #45	@ 0x2d
 8003fd2:	426d      	negs	r5, r5
 8003fd4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003fd8:	230a      	movs	r3, #10
 8003fda:	4859      	ldr	r0, [pc, #356]	@ (8004140 <_printf_i+0x238>)
 8003fdc:	e011      	b.n	8004002 <_printf_i+0xfa>
 8003fde:	6821      	ldr	r1, [r4, #0]
 8003fe0:	6833      	ldr	r3, [r6, #0]
 8003fe2:	0608      	lsls	r0, r1, #24
 8003fe4:	f853 5b04 	ldr.w	r5, [r3], #4
 8003fe8:	d402      	bmi.n	8003ff0 <_printf_i+0xe8>
 8003fea:	0649      	lsls	r1, r1, #25
 8003fec:	bf48      	it	mi
 8003fee:	b2ad      	uxthmi	r5, r5
 8003ff0:	2f6f      	cmp	r7, #111	@ 0x6f
 8003ff2:	6033      	str	r3, [r6, #0]
 8003ff4:	bf14      	ite	ne
 8003ff6:	230a      	movne	r3, #10
 8003ff8:	2308      	moveq	r3, #8
 8003ffa:	4851      	ldr	r0, [pc, #324]	@ (8004140 <_printf_i+0x238>)
 8003ffc:	2100      	movs	r1, #0
 8003ffe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004002:	6866      	ldr	r6, [r4, #4]
 8004004:	2e00      	cmp	r6, #0
 8004006:	bfa8      	it	ge
 8004008:	6821      	ldrge	r1, [r4, #0]
 800400a:	60a6      	str	r6, [r4, #8]
 800400c:	bfa4      	itt	ge
 800400e:	f021 0104 	bicge.w	r1, r1, #4
 8004012:	6021      	strge	r1, [r4, #0]
 8004014:	b90d      	cbnz	r5, 800401a <_printf_i+0x112>
 8004016:	2e00      	cmp	r6, #0
 8004018:	d04b      	beq.n	80040b2 <_printf_i+0x1aa>
 800401a:	4616      	mov	r6, r2
 800401c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004020:	fb03 5711 	mls	r7, r3, r1, r5
 8004024:	5dc7      	ldrb	r7, [r0, r7]
 8004026:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800402a:	462f      	mov	r7, r5
 800402c:	42bb      	cmp	r3, r7
 800402e:	460d      	mov	r5, r1
 8004030:	d9f4      	bls.n	800401c <_printf_i+0x114>
 8004032:	2b08      	cmp	r3, #8
 8004034:	d10b      	bne.n	800404e <_printf_i+0x146>
 8004036:	6823      	ldr	r3, [r4, #0]
 8004038:	07df      	lsls	r7, r3, #31
 800403a:	d508      	bpl.n	800404e <_printf_i+0x146>
 800403c:	6923      	ldr	r3, [r4, #16]
 800403e:	6861      	ldr	r1, [r4, #4]
 8004040:	4299      	cmp	r1, r3
 8004042:	bfde      	ittt	le
 8004044:	2330      	movle	r3, #48	@ 0x30
 8004046:	f806 3c01 	strble.w	r3, [r6, #-1]
 800404a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800404e:	1b92      	subs	r2, r2, r6
 8004050:	6122      	str	r2, [r4, #16]
 8004052:	464b      	mov	r3, r9
 8004054:	4621      	mov	r1, r4
 8004056:	4640      	mov	r0, r8
 8004058:	f8cd a000 	str.w	sl, [sp]
 800405c:	aa03      	add	r2, sp, #12
 800405e:	f7ff fee1 	bl	8003e24 <_printf_common>
 8004062:	3001      	adds	r0, #1
 8004064:	d14a      	bne.n	80040fc <_printf_i+0x1f4>
 8004066:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800406a:	b004      	add	sp, #16
 800406c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004070:	6823      	ldr	r3, [r4, #0]
 8004072:	f043 0320 	orr.w	r3, r3, #32
 8004076:	6023      	str	r3, [r4, #0]
 8004078:	2778      	movs	r7, #120	@ 0x78
 800407a:	4832      	ldr	r0, [pc, #200]	@ (8004144 <_printf_i+0x23c>)
 800407c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004080:	6823      	ldr	r3, [r4, #0]
 8004082:	6831      	ldr	r1, [r6, #0]
 8004084:	061f      	lsls	r7, r3, #24
 8004086:	f851 5b04 	ldr.w	r5, [r1], #4
 800408a:	d402      	bmi.n	8004092 <_printf_i+0x18a>
 800408c:	065f      	lsls	r7, r3, #25
 800408e:	bf48      	it	mi
 8004090:	b2ad      	uxthmi	r5, r5
 8004092:	6031      	str	r1, [r6, #0]
 8004094:	07d9      	lsls	r1, r3, #31
 8004096:	bf44      	itt	mi
 8004098:	f043 0320 	orrmi.w	r3, r3, #32
 800409c:	6023      	strmi	r3, [r4, #0]
 800409e:	b11d      	cbz	r5, 80040a8 <_printf_i+0x1a0>
 80040a0:	2310      	movs	r3, #16
 80040a2:	e7ab      	b.n	8003ffc <_printf_i+0xf4>
 80040a4:	4826      	ldr	r0, [pc, #152]	@ (8004140 <_printf_i+0x238>)
 80040a6:	e7e9      	b.n	800407c <_printf_i+0x174>
 80040a8:	6823      	ldr	r3, [r4, #0]
 80040aa:	f023 0320 	bic.w	r3, r3, #32
 80040ae:	6023      	str	r3, [r4, #0]
 80040b0:	e7f6      	b.n	80040a0 <_printf_i+0x198>
 80040b2:	4616      	mov	r6, r2
 80040b4:	e7bd      	b.n	8004032 <_printf_i+0x12a>
 80040b6:	6833      	ldr	r3, [r6, #0]
 80040b8:	6825      	ldr	r5, [r4, #0]
 80040ba:	1d18      	adds	r0, r3, #4
 80040bc:	6961      	ldr	r1, [r4, #20]
 80040be:	6030      	str	r0, [r6, #0]
 80040c0:	062e      	lsls	r6, r5, #24
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	d501      	bpl.n	80040ca <_printf_i+0x1c2>
 80040c6:	6019      	str	r1, [r3, #0]
 80040c8:	e002      	b.n	80040d0 <_printf_i+0x1c8>
 80040ca:	0668      	lsls	r0, r5, #25
 80040cc:	d5fb      	bpl.n	80040c6 <_printf_i+0x1be>
 80040ce:	8019      	strh	r1, [r3, #0]
 80040d0:	2300      	movs	r3, #0
 80040d2:	4616      	mov	r6, r2
 80040d4:	6123      	str	r3, [r4, #16]
 80040d6:	e7bc      	b.n	8004052 <_printf_i+0x14a>
 80040d8:	6833      	ldr	r3, [r6, #0]
 80040da:	2100      	movs	r1, #0
 80040dc:	1d1a      	adds	r2, r3, #4
 80040de:	6032      	str	r2, [r6, #0]
 80040e0:	681e      	ldr	r6, [r3, #0]
 80040e2:	6862      	ldr	r2, [r4, #4]
 80040e4:	4630      	mov	r0, r6
 80040e6:	f000 f97b 	bl	80043e0 <memchr>
 80040ea:	b108      	cbz	r0, 80040f0 <_printf_i+0x1e8>
 80040ec:	1b80      	subs	r0, r0, r6
 80040ee:	6060      	str	r0, [r4, #4]
 80040f0:	6863      	ldr	r3, [r4, #4]
 80040f2:	6123      	str	r3, [r4, #16]
 80040f4:	2300      	movs	r3, #0
 80040f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80040fa:	e7aa      	b.n	8004052 <_printf_i+0x14a>
 80040fc:	4632      	mov	r2, r6
 80040fe:	4649      	mov	r1, r9
 8004100:	4640      	mov	r0, r8
 8004102:	6923      	ldr	r3, [r4, #16]
 8004104:	47d0      	blx	sl
 8004106:	3001      	adds	r0, #1
 8004108:	d0ad      	beq.n	8004066 <_printf_i+0x15e>
 800410a:	6823      	ldr	r3, [r4, #0]
 800410c:	079b      	lsls	r3, r3, #30
 800410e:	d413      	bmi.n	8004138 <_printf_i+0x230>
 8004110:	68e0      	ldr	r0, [r4, #12]
 8004112:	9b03      	ldr	r3, [sp, #12]
 8004114:	4298      	cmp	r0, r3
 8004116:	bfb8      	it	lt
 8004118:	4618      	movlt	r0, r3
 800411a:	e7a6      	b.n	800406a <_printf_i+0x162>
 800411c:	2301      	movs	r3, #1
 800411e:	4632      	mov	r2, r6
 8004120:	4649      	mov	r1, r9
 8004122:	4640      	mov	r0, r8
 8004124:	47d0      	blx	sl
 8004126:	3001      	adds	r0, #1
 8004128:	d09d      	beq.n	8004066 <_printf_i+0x15e>
 800412a:	3501      	adds	r5, #1
 800412c:	68e3      	ldr	r3, [r4, #12]
 800412e:	9903      	ldr	r1, [sp, #12]
 8004130:	1a5b      	subs	r3, r3, r1
 8004132:	42ab      	cmp	r3, r5
 8004134:	dcf2      	bgt.n	800411c <_printf_i+0x214>
 8004136:	e7eb      	b.n	8004110 <_printf_i+0x208>
 8004138:	2500      	movs	r5, #0
 800413a:	f104 0619 	add.w	r6, r4, #25
 800413e:	e7f5      	b.n	800412c <_printf_i+0x224>
 8004140:	080045c3 	.word	0x080045c3
 8004144:	080045d4 	.word	0x080045d4

08004148 <__sflush_r>:
 8004148:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800414c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800414e:	0716      	lsls	r6, r2, #28
 8004150:	4605      	mov	r5, r0
 8004152:	460c      	mov	r4, r1
 8004154:	d454      	bmi.n	8004200 <__sflush_r+0xb8>
 8004156:	684b      	ldr	r3, [r1, #4]
 8004158:	2b00      	cmp	r3, #0
 800415a:	dc02      	bgt.n	8004162 <__sflush_r+0x1a>
 800415c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800415e:	2b00      	cmp	r3, #0
 8004160:	dd48      	ble.n	80041f4 <__sflush_r+0xac>
 8004162:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004164:	2e00      	cmp	r6, #0
 8004166:	d045      	beq.n	80041f4 <__sflush_r+0xac>
 8004168:	2300      	movs	r3, #0
 800416a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800416e:	682f      	ldr	r7, [r5, #0]
 8004170:	6a21      	ldr	r1, [r4, #32]
 8004172:	602b      	str	r3, [r5, #0]
 8004174:	d030      	beq.n	80041d8 <__sflush_r+0x90>
 8004176:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004178:	89a3      	ldrh	r3, [r4, #12]
 800417a:	0759      	lsls	r1, r3, #29
 800417c:	d505      	bpl.n	800418a <__sflush_r+0x42>
 800417e:	6863      	ldr	r3, [r4, #4]
 8004180:	1ad2      	subs	r2, r2, r3
 8004182:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004184:	b10b      	cbz	r3, 800418a <__sflush_r+0x42>
 8004186:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004188:	1ad2      	subs	r2, r2, r3
 800418a:	2300      	movs	r3, #0
 800418c:	4628      	mov	r0, r5
 800418e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004190:	6a21      	ldr	r1, [r4, #32]
 8004192:	47b0      	blx	r6
 8004194:	1c43      	adds	r3, r0, #1
 8004196:	89a3      	ldrh	r3, [r4, #12]
 8004198:	d106      	bne.n	80041a8 <__sflush_r+0x60>
 800419a:	6829      	ldr	r1, [r5, #0]
 800419c:	291d      	cmp	r1, #29
 800419e:	d82b      	bhi.n	80041f8 <__sflush_r+0xb0>
 80041a0:	4a28      	ldr	r2, [pc, #160]	@ (8004244 <__sflush_r+0xfc>)
 80041a2:	410a      	asrs	r2, r1
 80041a4:	07d6      	lsls	r6, r2, #31
 80041a6:	d427      	bmi.n	80041f8 <__sflush_r+0xb0>
 80041a8:	2200      	movs	r2, #0
 80041aa:	6062      	str	r2, [r4, #4]
 80041ac:	6922      	ldr	r2, [r4, #16]
 80041ae:	04d9      	lsls	r1, r3, #19
 80041b0:	6022      	str	r2, [r4, #0]
 80041b2:	d504      	bpl.n	80041be <__sflush_r+0x76>
 80041b4:	1c42      	adds	r2, r0, #1
 80041b6:	d101      	bne.n	80041bc <__sflush_r+0x74>
 80041b8:	682b      	ldr	r3, [r5, #0]
 80041ba:	b903      	cbnz	r3, 80041be <__sflush_r+0x76>
 80041bc:	6560      	str	r0, [r4, #84]	@ 0x54
 80041be:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80041c0:	602f      	str	r7, [r5, #0]
 80041c2:	b1b9      	cbz	r1, 80041f4 <__sflush_r+0xac>
 80041c4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80041c8:	4299      	cmp	r1, r3
 80041ca:	d002      	beq.n	80041d2 <__sflush_r+0x8a>
 80041cc:	4628      	mov	r0, r5
 80041ce:	f7ff fbf3 	bl	80039b8 <_free_r>
 80041d2:	2300      	movs	r3, #0
 80041d4:	6363      	str	r3, [r4, #52]	@ 0x34
 80041d6:	e00d      	b.n	80041f4 <__sflush_r+0xac>
 80041d8:	2301      	movs	r3, #1
 80041da:	4628      	mov	r0, r5
 80041dc:	47b0      	blx	r6
 80041de:	4602      	mov	r2, r0
 80041e0:	1c50      	adds	r0, r2, #1
 80041e2:	d1c9      	bne.n	8004178 <__sflush_r+0x30>
 80041e4:	682b      	ldr	r3, [r5, #0]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d0c6      	beq.n	8004178 <__sflush_r+0x30>
 80041ea:	2b1d      	cmp	r3, #29
 80041ec:	d001      	beq.n	80041f2 <__sflush_r+0xaa>
 80041ee:	2b16      	cmp	r3, #22
 80041f0:	d11d      	bne.n	800422e <__sflush_r+0xe6>
 80041f2:	602f      	str	r7, [r5, #0]
 80041f4:	2000      	movs	r0, #0
 80041f6:	e021      	b.n	800423c <__sflush_r+0xf4>
 80041f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80041fc:	b21b      	sxth	r3, r3
 80041fe:	e01a      	b.n	8004236 <__sflush_r+0xee>
 8004200:	690f      	ldr	r7, [r1, #16]
 8004202:	2f00      	cmp	r7, #0
 8004204:	d0f6      	beq.n	80041f4 <__sflush_r+0xac>
 8004206:	0793      	lsls	r3, r2, #30
 8004208:	bf18      	it	ne
 800420a:	2300      	movne	r3, #0
 800420c:	680e      	ldr	r6, [r1, #0]
 800420e:	bf08      	it	eq
 8004210:	694b      	ldreq	r3, [r1, #20]
 8004212:	1bf6      	subs	r6, r6, r7
 8004214:	600f      	str	r7, [r1, #0]
 8004216:	608b      	str	r3, [r1, #8]
 8004218:	2e00      	cmp	r6, #0
 800421a:	ddeb      	ble.n	80041f4 <__sflush_r+0xac>
 800421c:	4633      	mov	r3, r6
 800421e:	463a      	mov	r2, r7
 8004220:	4628      	mov	r0, r5
 8004222:	6a21      	ldr	r1, [r4, #32]
 8004224:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8004228:	47e0      	blx	ip
 800422a:	2800      	cmp	r0, #0
 800422c:	dc07      	bgt.n	800423e <__sflush_r+0xf6>
 800422e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004232:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004236:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800423a:	81a3      	strh	r3, [r4, #12]
 800423c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800423e:	4407      	add	r7, r0
 8004240:	1a36      	subs	r6, r6, r0
 8004242:	e7e9      	b.n	8004218 <__sflush_r+0xd0>
 8004244:	dfbffffe 	.word	0xdfbffffe

08004248 <_fflush_r>:
 8004248:	b538      	push	{r3, r4, r5, lr}
 800424a:	690b      	ldr	r3, [r1, #16]
 800424c:	4605      	mov	r5, r0
 800424e:	460c      	mov	r4, r1
 8004250:	b913      	cbnz	r3, 8004258 <_fflush_r+0x10>
 8004252:	2500      	movs	r5, #0
 8004254:	4628      	mov	r0, r5
 8004256:	bd38      	pop	{r3, r4, r5, pc}
 8004258:	b118      	cbz	r0, 8004262 <_fflush_r+0x1a>
 800425a:	6a03      	ldr	r3, [r0, #32]
 800425c:	b90b      	cbnz	r3, 8004262 <_fflush_r+0x1a>
 800425e:	f7ff faa3 	bl	80037a8 <__sinit>
 8004262:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d0f3      	beq.n	8004252 <_fflush_r+0xa>
 800426a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800426c:	07d0      	lsls	r0, r2, #31
 800426e:	d404      	bmi.n	800427a <_fflush_r+0x32>
 8004270:	0599      	lsls	r1, r3, #22
 8004272:	d402      	bmi.n	800427a <_fflush_r+0x32>
 8004274:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004276:	f7ff fb9c 	bl	80039b2 <__retarget_lock_acquire_recursive>
 800427a:	4628      	mov	r0, r5
 800427c:	4621      	mov	r1, r4
 800427e:	f7ff ff63 	bl	8004148 <__sflush_r>
 8004282:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004284:	4605      	mov	r5, r0
 8004286:	07da      	lsls	r2, r3, #31
 8004288:	d4e4      	bmi.n	8004254 <_fflush_r+0xc>
 800428a:	89a3      	ldrh	r3, [r4, #12]
 800428c:	059b      	lsls	r3, r3, #22
 800428e:	d4e1      	bmi.n	8004254 <_fflush_r+0xc>
 8004290:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004292:	f7ff fb8f 	bl	80039b4 <__retarget_lock_release_recursive>
 8004296:	e7dd      	b.n	8004254 <_fflush_r+0xc>

08004298 <__swbuf_r>:
 8004298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800429a:	460e      	mov	r6, r1
 800429c:	4614      	mov	r4, r2
 800429e:	4605      	mov	r5, r0
 80042a0:	b118      	cbz	r0, 80042aa <__swbuf_r+0x12>
 80042a2:	6a03      	ldr	r3, [r0, #32]
 80042a4:	b90b      	cbnz	r3, 80042aa <__swbuf_r+0x12>
 80042a6:	f7ff fa7f 	bl	80037a8 <__sinit>
 80042aa:	69a3      	ldr	r3, [r4, #24]
 80042ac:	60a3      	str	r3, [r4, #8]
 80042ae:	89a3      	ldrh	r3, [r4, #12]
 80042b0:	071a      	lsls	r2, r3, #28
 80042b2:	d501      	bpl.n	80042b8 <__swbuf_r+0x20>
 80042b4:	6923      	ldr	r3, [r4, #16]
 80042b6:	b943      	cbnz	r3, 80042ca <__swbuf_r+0x32>
 80042b8:	4621      	mov	r1, r4
 80042ba:	4628      	mov	r0, r5
 80042bc:	f000 f82a 	bl	8004314 <__swsetup_r>
 80042c0:	b118      	cbz	r0, 80042ca <__swbuf_r+0x32>
 80042c2:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80042c6:	4638      	mov	r0, r7
 80042c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80042ca:	6823      	ldr	r3, [r4, #0]
 80042cc:	6922      	ldr	r2, [r4, #16]
 80042ce:	b2f6      	uxtb	r6, r6
 80042d0:	1a98      	subs	r0, r3, r2
 80042d2:	6963      	ldr	r3, [r4, #20]
 80042d4:	4637      	mov	r7, r6
 80042d6:	4283      	cmp	r3, r0
 80042d8:	dc05      	bgt.n	80042e6 <__swbuf_r+0x4e>
 80042da:	4621      	mov	r1, r4
 80042dc:	4628      	mov	r0, r5
 80042de:	f7ff ffb3 	bl	8004248 <_fflush_r>
 80042e2:	2800      	cmp	r0, #0
 80042e4:	d1ed      	bne.n	80042c2 <__swbuf_r+0x2a>
 80042e6:	68a3      	ldr	r3, [r4, #8]
 80042e8:	3b01      	subs	r3, #1
 80042ea:	60a3      	str	r3, [r4, #8]
 80042ec:	6823      	ldr	r3, [r4, #0]
 80042ee:	1c5a      	adds	r2, r3, #1
 80042f0:	6022      	str	r2, [r4, #0]
 80042f2:	701e      	strb	r6, [r3, #0]
 80042f4:	6962      	ldr	r2, [r4, #20]
 80042f6:	1c43      	adds	r3, r0, #1
 80042f8:	429a      	cmp	r2, r3
 80042fa:	d004      	beq.n	8004306 <__swbuf_r+0x6e>
 80042fc:	89a3      	ldrh	r3, [r4, #12]
 80042fe:	07db      	lsls	r3, r3, #31
 8004300:	d5e1      	bpl.n	80042c6 <__swbuf_r+0x2e>
 8004302:	2e0a      	cmp	r6, #10
 8004304:	d1df      	bne.n	80042c6 <__swbuf_r+0x2e>
 8004306:	4621      	mov	r1, r4
 8004308:	4628      	mov	r0, r5
 800430a:	f7ff ff9d 	bl	8004248 <_fflush_r>
 800430e:	2800      	cmp	r0, #0
 8004310:	d0d9      	beq.n	80042c6 <__swbuf_r+0x2e>
 8004312:	e7d6      	b.n	80042c2 <__swbuf_r+0x2a>

08004314 <__swsetup_r>:
 8004314:	b538      	push	{r3, r4, r5, lr}
 8004316:	4b29      	ldr	r3, [pc, #164]	@ (80043bc <__swsetup_r+0xa8>)
 8004318:	4605      	mov	r5, r0
 800431a:	6818      	ldr	r0, [r3, #0]
 800431c:	460c      	mov	r4, r1
 800431e:	b118      	cbz	r0, 8004328 <__swsetup_r+0x14>
 8004320:	6a03      	ldr	r3, [r0, #32]
 8004322:	b90b      	cbnz	r3, 8004328 <__swsetup_r+0x14>
 8004324:	f7ff fa40 	bl	80037a8 <__sinit>
 8004328:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800432c:	0719      	lsls	r1, r3, #28
 800432e:	d422      	bmi.n	8004376 <__swsetup_r+0x62>
 8004330:	06da      	lsls	r2, r3, #27
 8004332:	d407      	bmi.n	8004344 <__swsetup_r+0x30>
 8004334:	2209      	movs	r2, #9
 8004336:	602a      	str	r2, [r5, #0]
 8004338:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800433c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004340:	81a3      	strh	r3, [r4, #12]
 8004342:	e033      	b.n	80043ac <__swsetup_r+0x98>
 8004344:	0758      	lsls	r0, r3, #29
 8004346:	d512      	bpl.n	800436e <__swsetup_r+0x5a>
 8004348:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800434a:	b141      	cbz	r1, 800435e <__swsetup_r+0x4a>
 800434c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004350:	4299      	cmp	r1, r3
 8004352:	d002      	beq.n	800435a <__swsetup_r+0x46>
 8004354:	4628      	mov	r0, r5
 8004356:	f7ff fb2f 	bl	80039b8 <_free_r>
 800435a:	2300      	movs	r3, #0
 800435c:	6363      	str	r3, [r4, #52]	@ 0x34
 800435e:	89a3      	ldrh	r3, [r4, #12]
 8004360:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004364:	81a3      	strh	r3, [r4, #12]
 8004366:	2300      	movs	r3, #0
 8004368:	6063      	str	r3, [r4, #4]
 800436a:	6923      	ldr	r3, [r4, #16]
 800436c:	6023      	str	r3, [r4, #0]
 800436e:	89a3      	ldrh	r3, [r4, #12]
 8004370:	f043 0308 	orr.w	r3, r3, #8
 8004374:	81a3      	strh	r3, [r4, #12]
 8004376:	6923      	ldr	r3, [r4, #16]
 8004378:	b94b      	cbnz	r3, 800438e <__swsetup_r+0x7a>
 800437a:	89a3      	ldrh	r3, [r4, #12]
 800437c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004380:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004384:	d003      	beq.n	800438e <__swsetup_r+0x7a>
 8004386:	4621      	mov	r1, r4
 8004388:	4628      	mov	r0, r5
 800438a:	f000 f85c 	bl	8004446 <__smakebuf_r>
 800438e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004392:	f013 0201 	ands.w	r2, r3, #1
 8004396:	d00a      	beq.n	80043ae <__swsetup_r+0x9a>
 8004398:	2200      	movs	r2, #0
 800439a:	60a2      	str	r2, [r4, #8]
 800439c:	6962      	ldr	r2, [r4, #20]
 800439e:	4252      	negs	r2, r2
 80043a0:	61a2      	str	r2, [r4, #24]
 80043a2:	6922      	ldr	r2, [r4, #16]
 80043a4:	b942      	cbnz	r2, 80043b8 <__swsetup_r+0xa4>
 80043a6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80043aa:	d1c5      	bne.n	8004338 <__swsetup_r+0x24>
 80043ac:	bd38      	pop	{r3, r4, r5, pc}
 80043ae:	0799      	lsls	r1, r3, #30
 80043b0:	bf58      	it	pl
 80043b2:	6962      	ldrpl	r2, [r4, #20]
 80043b4:	60a2      	str	r2, [r4, #8]
 80043b6:	e7f4      	b.n	80043a2 <__swsetup_r+0x8e>
 80043b8:	2000      	movs	r0, #0
 80043ba:	e7f7      	b.n	80043ac <__swsetup_r+0x98>
 80043bc:	20000018 	.word	0x20000018

080043c0 <_sbrk_r>:
 80043c0:	b538      	push	{r3, r4, r5, lr}
 80043c2:	2300      	movs	r3, #0
 80043c4:	4d05      	ldr	r5, [pc, #20]	@ (80043dc <_sbrk_r+0x1c>)
 80043c6:	4604      	mov	r4, r0
 80043c8:	4608      	mov	r0, r1
 80043ca:	602b      	str	r3, [r5, #0]
 80043cc:	f7fc fcc8 	bl	8000d60 <_sbrk>
 80043d0:	1c43      	adds	r3, r0, #1
 80043d2:	d102      	bne.n	80043da <_sbrk_r+0x1a>
 80043d4:	682b      	ldr	r3, [r5, #0]
 80043d6:	b103      	cbz	r3, 80043da <_sbrk_r+0x1a>
 80043d8:	6023      	str	r3, [r4, #0]
 80043da:	bd38      	pop	{r3, r4, r5, pc}
 80043dc:	20000428 	.word	0x20000428

080043e0 <memchr>:
 80043e0:	4603      	mov	r3, r0
 80043e2:	b510      	push	{r4, lr}
 80043e4:	b2c9      	uxtb	r1, r1
 80043e6:	4402      	add	r2, r0
 80043e8:	4293      	cmp	r3, r2
 80043ea:	4618      	mov	r0, r3
 80043ec:	d101      	bne.n	80043f2 <memchr+0x12>
 80043ee:	2000      	movs	r0, #0
 80043f0:	e003      	b.n	80043fa <memchr+0x1a>
 80043f2:	7804      	ldrb	r4, [r0, #0]
 80043f4:	3301      	adds	r3, #1
 80043f6:	428c      	cmp	r4, r1
 80043f8:	d1f6      	bne.n	80043e8 <memchr+0x8>
 80043fa:	bd10      	pop	{r4, pc}

080043fc <__swhatbuf_r>:
 80043fc:	b570      	push	{r4, r5, r6, lr}
 80043fe:	460c      	mov	r4, r1
 8004400:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004404:	4615      	mov	r5, r2
 8004406:	2900      	cmp	r1, #0
 8004408:	461e      	mov	r6, r3
 800440a:	b096      	sub	sp, #88	@ 0x58
 800440c:	da0c      	bge.n	8004428 <__swhatbuf_r+0x2c>
 800440e:	89a3      	ldrh	r3, [r4, #12]
 8004410:	2100      	movs	r1, #0
 8004412:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004416:	bf14      	ite	ne
 8004418:	2340      	movne	r3, #64	@ 0x40
 800441a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800441e:	2000      	movs	r0, #0
 8004420:	6031      	str	r1, [r6, #0]
 8004422:	602b      	str	r3, [r5, #0]
 8004424:	b016      	add	sp, #88	@ 0x58
 8004426:	bd70      	pop	{r4, r5, r6, pc}
 8004428:	466a      	mov	r2, sp
 800442a:	f000 f849 	bl	80044c0 <_fstat_r>
 800442e:	2800      	cmp	r0, #0
 8004430:	dbed      	blt.n	800440e <__swhatbuf_r+0x12>
 8004432:	9901      	ldr	r1, [sp, #4]
 8004434:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004438:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800443c:	4259      	negs	r1, r3
 800443e:	4159      	adcs	r1, r3
 8004440:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004444:	e7eb      	b.n	800441e <__swhatbuf_r+0x22>

08004446 <__smakebuf_r>:
 8004446:	898b      	ldrh	r3, [r1, #12]
 8004448:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800444a:	079d      	lsls	r5, r3, #30
 800444c:	4606      	mov	r6, r0
 800444e:	460c      	mov	r4, r1
 8004450:	d507      	bpl.n	8004462 <__smakebuf_r+0x1c>
 8004452:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004456:	6023      	str	r3, [r4, #0]
 8004458:	6123      	str	r3, [r4, #16]
 800445a:	2301      	movs	r3, #1
 800445c:	6163      	str	r3, [r4, #20]
 800445e:	b003      	add	sp, #12
 8004460:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004462:	466a      	mov	r2, sp
 8004464:	ab01      	add	r3, sp, #4
 8004466:	f7ff ffc9 	bl	80043fc <__swhatbuf_r>
 800446a:	9f00      	ldr	r7, [sp, #0]
 800446c:	4605      	mov	r5, r0
 800446e:	4639      	mov	r1, r7
 8004470:	4630      	mov	r0, r6
 8004472:	f7ff fb0b 	bl	8003a8c <_malloc_r>
 8004476:	b948      	cbnz	r0, 800448c <__smakebuf_r+0x46>
 8004478:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800447c:	059a      	lsls	r2, r3, #22
 800447e:	d4ee      	bmi.n	800445e <__smakebuf_r+0x18>
 8004480:	f023 0303 	bic.w	r3, r3, #3
 8004484:	f043 0302 	orr.w	r3, r3, #2
 8004488:	81a3      	strh	r3, [r4, #12]
 800448a:	e7e2      	b.n	8004452 <__smakebuf_r+0xc>
 800448c:	89a3      	ldrh	r3, [r4, #12]
 800448e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004492:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004496:	81a3      	strh	r3, [r4, #12]
 8004498:	9b01      	ldr	r3, [sp, #4]
 800449a:	6020      	str	r0, [r4, #0]
 800449c:	b15b      	cbz	r3, 80044b6 <__smakebuf_r+0x70>
 800449e:	4630      	mov	r0, r6
 80044a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80044a4:	f000 f81e 	bl	80044e4 <_isatty_r>
 80044a8:	b128      	cbz	r0, 80044b6 <__smakebuf_r+0x70>
 80044aa:	89a3      	ldrh	r3, [r4, #12]
 80044ac:	f023 0303 	bic.w	r3, r3, #3
 80044b0:	f043 0301 	orr.w	r3, r3, #1
 80044b4:	81a3      	strh	r3, [r4, #12]
 80044b6:	89a3      	ldrh	r3, [r4, #12]
 80044b8:	431d      	orrs	r5, r3
 80044ba:	81a5      	strh	r5, [r4, #12]
 80044bc:	e7cf      	b.n	800445e <__smakebuf_r+0x18>
	...

080044c0 <_fstat_r>:
 80044c0:	b538      	push	{r3, r4, r5, lr}
 80044c2:	2300      	movs	r3, #0
 80044c4:	4d06      	ldr	r5, [pc, #24]	@ (80044e0 <_fstat_r+0x20>)
 80044c6:	4604      	mov	r4, r0
 80044c8:	4608      	mov	r0, r1
 80044ca:	4611      	mov	r1, r2
 80044cc:	602b      	str	r3, [r5, #0]
 80044ce:	f7fc fc21 	bl	8000d14 <_fstat>
 80044d2:	1c43      	adds	r3, r0, #1
 80044d4:	d102      	bne.n	80044dc <_fstat_r+0x1c>
 80044d6:	682b      	ldr	r3, [r5, #0]
 80044d8:	b103      	cbz	r3, 80044dc <_fstat_r+0x1c>
 80044da:	6023      	str	r3, [r4, #0]
 80044dc:	bd38      	pop	{r3, r4, r5, pc}
 80044de:	bf00      	nop
 80044e0:	20000428 	.word	0x20000428

080044e4 <_isatty_r>:
 80044e4:	b538      	push	{r3, r4, r5, lr}
 80044e6:	2300      	movs	r3, #0
 80044e8:	4d05      	ldr	r5, [pc, #20]	@ (8004500 <_isatty_r+0x1c>)
 80044ea:	4604      	mov	r4, r0
 80044ec:	4608      	mov	r0, r1
 80044ee:	602b      	str	r3, [r5, #0]
 80044f0:	f7fc fc1f 	bl	8000d32 <_isatty>
 80044f4:	1c43      	adds	r3, r0, #1
 80044f6:	d102      	bne.n	80044fe <_isatty_r+0x1a>
 80044f8:	682b      	ldr	r3, [r5, #0]
 80044fa:	b103      	cbz	r3, 80044fe <_isatty_r+0x1a>
 80044fc:	6023      	str	r3, [r4, #0]
 80044fe:	bd38      	pop	{r3, r4, r5, pc}
 8004500:	20000428 	.word	0x20000428

08004504 <_init>:
 8004504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004506:	bf00      	nop
 8004508:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800450a:	bc08      	pop	{r3}
 800450c:	469e      	mov	lr, r3
 800450e:	4770      	bx	lr

08004510 <_fini>:
 8004510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004512:	bf00      	nop
 8004514:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004516:	bc08      	pop	{r3}
 8004518:	469e      	mov	lr, r3
 800451a:	4770      	bx	lr
