
LogSTM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002360  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08002418  08002418  00012418  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080024a0  080024a0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080024a0  080024a0  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080024a0  080024a0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080024a0  080024a0  000124a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080024a4  080024a4  000124a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080024a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b4  2000000c  080024b4  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000c0  080024b4  000200c0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a87c  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001960  00000000  00000000  0002a8b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000798  00000000  00000000  0002c210  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000700  00000000  00000000  0002c9a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001434d  00000000  00000000  0002d0a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a0f1  00000000  00000000  000413f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007fc0d  00000000  00000000  0004b4e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000cb0f3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000019dc  00000000  00000000  000cb144  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000000c 	.word	0x2000000c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08002400 	.word	0x08002400

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000010 	.word	0x20000010
 80000fc:	08002400 	.word	0x08002400

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	; 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f8f0 	bl	80003e8 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			; (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__divsi3>:
 8000214:	4603      	mov	r3, r0
 8000216:	430b      	orrs	r3, r1
 8000218:	d47f      	bmi.n	800031a <__divsi3+0x106>
 800021a:	2200      	movs	r2, #0
 800021c:	0843      	lsrs	r3, r0, #1
 800021e:	428b      	cmp	r3, r1
 8000220:	d374      	bcc.n	800030c <__divsi3+0xf8>
 8000222:	0903      	lsrs	r3, r0, #4
 8000224:	428b      	cmp	r3, r1
 8000226:	d35f      	bcc.n	80002e8 <__divsi3+0xd4>
 8000228:	0a03      	lsrs	r3, r0, #8
 800022a:	428b      	cmp	r3, r1
 800022c:	d344      	bcc.n	80002b8 <__divsi3+0xa4>
 800022e:	0b03      	lsrs	r3, r0, #12
 8000230:	428b      	cmp	r3, r1
 8000232:	d328      	bcc.n	8000286 <__divsi3+0x72>
 8000234:	0c03      	lsrs	r3, r0, #16
 8000236:	428b      	cmp	r3, r1
 8000238:	d30d      	bcc.n	8000256 <__divsi3+0x42>
 800023a:	22ff      	movs	r2, #255	; 0xff
 800023c:	0209      	lsls	r1, r1, #8
 800023e:	ba12      	rev	r2, r2
 8000240:	0c03      	lsrs	r3, r0, #16
 8000242:	428b      	cmp	r3, r1
 8000244:	d302      	bcc.n	800024c <__divsi3+0x38>
 8000246:	1212      	asrs	r2, r2, #8
 8000248:	0209      	lsls	r1, r1, #8
 800024a:	d065      	beq.n	8000318 <__divsi3+0x104>
 800024c:	0b03      	lsrs	r3, r0, #12
 800024e:	428b      	cmp	r3, r1
 8000250:	d319      	bcc.n	8000286 <__divsi3+0x72>
 8000252:	e000      	b.n	8000256 <__divsi3+0x42>
 8000254:	0a09      	lsrs	r1, r1, #8
 8000256:	0bc3      	lsrs	r3, r0, #15
 8000258:	428b      	cmp	r3, r1
 800025a:	d301      	bcc.n	8000260 <__divsi3+0x4c>
 800025c:	03cb      	lsls	r3, r1, #15
 800025e:	1ac0      	subs	r0, r0, r3
 8000260:	4152      	adcs	r2, r2
 8000262:	0b83      	lsrs	r3, r0, #14
 8000264:	428b      	cmp	r3, r1
 8000266:	d301      	bcc.n	800026c <__divsi3+0x58>
 8000268:	038b      	lsls	r3, r1, #14
 800026a:	1ac0      	subs	r0, r0, r3
 800026c:	4152      	adcs	r2, r2
 800026e:	0b43      	lsrs	r3, r0, #13
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x64>
 8000274:	034b      	lsls	r3, r1, #13
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b03      	lsrs	r3, r0, #12
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x70>
 8000280:	030b      	lsls	r3, r1, #12
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0ac3      	lsrs	r3, r0, #11
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x7c>
 800028c:	02cb      	lsls	r3, r1, #11
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0a83      	lsrs	r3, r0, #10
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x88>
 8000298:	028b      	lsls	r3, r1, #10
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0a43      	lsrs	r3, r0, #9
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x94>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a03      	lsrs	r3, r0, #8
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0xa0>
 80002b0:	020b      	lsls	r3, r1, #8
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	d2cd      	bcs.n	8000254 <__divsi3+0x40>
 80002b8:	09c3      	lsrs	r3, r0, #7
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d301      	bcc.n	80002c2 <__divsi3+0xae>
 80002be:	01cb      	lsls	r3, r1, #7
 80002c0:	1ac0      	subs	r0, r0, r3
 80002c2:	4152      	adcs	r2, r2
 80002c4:	0983      	lsrs	r3, r0, #6
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d301      	bcc.n	80002ce <__divsi3+0xba>
 80002ca:	018b      	lsls	r3, r1, #6
 80002cc:	1ac0      	subs	r0, r0, r3
 80002ce:	4152      	adcs	r2, r2
 80002d0:	0943      	lsrs	r3, r0, #5
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xc6>
 80002d6:	014b      	lsls	r3, r1, #5
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0903      	lsrs	r3, r0, #4
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xd2>
 80002e2:	010b      	lsls	r3, r1, #4
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	08c3      	lsrs	r3, r0, #3
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xde>
 80002ee:	00cb      	lsls	r3, r1, #3
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0883      	lsrs	r3, r0, #2
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xea>
 80002fa:	008b      	lsls	r3, r1, #2
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0843      	lsrs	r3, r0, #1
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xf6>
 8000306:	004b      	lsls	r3, r1, #1
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	1a41      	subs	r1, r0, r1
 800030e:	d200      	bcs.n	8000312 <__divsi3+0xfe>
 8000310:	4601      	mov	r1, r0
 8000312:	4152      	adcs	r2, r2
 8000314:	4610      	mov	r0, r2
 8000316:	4770      	bx	lr
 8000318:	e05d      	b.n	80003d6 <__divsi3+0x1c2>
 800031a:	0fca      	lsrs	r2, r1, #31
 800031c:	d000      	beq.n	8000320 <__divsi3+0x10c>
 800031e:	4249      	negs	r1, r1
 8000320:	1003      	asrs	r3, r0, #32
 8000322:	d300      	bcc.n	8000326 <__divsi3+0x112>
 8000324:	4240      	negs	r0, r0
 8000326:	4053      	eors	r3, r2
 8000328:	2200      	movs	r2, #0
 800032a:	469c      	mov	ip, r3
 800032c:	0903      	lsrs	r3, r0, #4
 800032e:	428b      	cmp	r3, r1
 8000330:	d32d      	bcc.n	800038e <__divsi3+0x17a>
 8000332:	0a03      	lsrs	r3, r0, #8
 8000334:	428b      	cmp	r3, r1
 8000336:	d312      	bcc.n	800035e <__divsi3+0x14a>
 8000338:	22fc      	movs	r2, #252	; 0xfc
 800033a:	0189      	lsls	r1, r1, #6
 800033c:	ba12      	rev	r2, r2
 800033e:	0a03      	lsrs	r3, r0, #8
 8000340:	428b      	cmp	r3, r1
 8000342:	d30c      	bcc.n	800035e <__divsi3+0x14a>
 8000344:	0189      	lsls	r1, r1, #6
 8000346:	1192      	asrs	r2, r2, #6
 8000348:	428b      	cmp	r3, r1
 800034a:	d308      	bcc.n	800035e <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d304      	bcc.n	800035e <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	d03a      	beq.n	80003ce <__divsi3+0x1ba>
 8000358:	1192      	asrs	r2, r2, #6
 800035a:	e000      	b.n	800035e <__divsi3+0x14a>
 800035c:	0989      	lsrs	r1, r1, #6
 800035e:	09c3      	lsrs	r3, r0, #7
 8000360:	428b      	cmp	r3, r1
 8000362:	d301      	bcc.n	8000368 <__divsi3+0x154>
 8000364:	01cb      	lsls	r3, r1, #7
 8000366:	1ac0      	subs	r0, r0, r3
 8000368:	4152      	adcs	r2, r2
 800036a:	0983      	lsrs	r3, r0, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d301      	bcc.n	8000374 <__divsi3+0x160>
 8000370:	018b      	lsls	r3, r1, #6
 8000372:	1ac0      	subs	r0, r0, r3
 8000374:	4152      	adcs	r2, r2
 8000376:	0943      	lsrs	r3, r0, #5
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x16c>
 800037c:	014b      	lsls	r3, r1, #5
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0903      	lsrs	r3, r0, #4
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x178>
 8000388:	010b      	lsls	r3, r1, #4
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	08c3      	lsrs	r3, r0, #3
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x184>
 8000394:	00cb      	lsls	r3, r1, #3
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0883      	lsrs	r3, r0, #2
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x190>
 80003a0:	008b      	lsls	r3, r1, #2
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	d2d9      	bcs.n	800035c <__divsi3+0x148>
 80003a8:	0843      	lsrs	r3, r0, #1
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d301      	bcc.n	80003b2 <__divsi3+0x19e>
 80003ae:	004b      	lsls	r3, r1, #1
 80003b0:	1ac0      	subs	r0, r0, r3
 80003b2:	4152      	adcs	r2, r2
 80003b4:	1a41      	subs	r1, r0, r1
 80003b6:	d200      	bcs.n	80003ba <__divsi3+0x1a6>
 80003b8:	4601      	mov	r1, r0
 80003ba:	4663      	mov	r3, ip
 80003bc:	4152      	adcs	r2, r2
 80003be:	105b      	asrs	r3, r3, #1
 80003c0:	4610      	mov	r0, r2
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x1b4>
 80003c4:	4240      	negs	r0, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d500      	bpl.n	80003cc <__divsi3+0x1b8>
 80003ca:	4249      	negs	r1, r1
 80003cc:	4770      	bx	lr
 80003ce:	4663      	mov	r3, ip
 80003d0:	105b      	asrs	r3, r3, #1
 80003d2:	d300      	bcc.n	80003d6 <__divsi3+0x1c2>
 80003d4:	4240      	negs	r0, r0
 80003d6:	b501      	push	{r0, lr}
 80003d8:	2000      	movs	r0, #0
 80003da:	f000 f805 	bl	80003e8 <__aeabi_idiv0>
 80003de:	bd02      	pop	{r1, pc}

080003e0 <__aeabi_idivmod>:
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d0f8      	beq.n	80003d6 <__divsi3+0x1c2>
 80003e4:	e716      	b.n	8000214 <__divsi3>
 80003e6:	4770      	bx	lr

080003e8 <__aeabi_idiv0>:
 80003e8:	4770      	bx	lr
 80003ea:	46c0      	nop			; (mov r8, r8)

080003ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003f0:	f000 f9c8 	bl	8000784 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003f4:	f000 f810 	bl	8000418 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003f8:	f000 f8a4 	bl	8000544 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80003fc:	f000 f854 	bl	80004a8 <MX_USART2_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 8000400:	23a0      	movs	r3, #160	; 0xa0
 8000402:	05db      	lsls	r3, r3, #23
 8000404:	2120      	movs	r1, #32
 8000406:	0018      	movs	r0, r3
 8000408:	f000 fc9b 	bl	8000d42 <HAL_GPIO_TogglePin>
	  HAL_Delay(1000);
 800040c:	23fa      	movs	r3, #250	; 0xfa
 800040e:	009b      	lsls	r3, r3, #2
 8000410:	0018      	movs	r0, r3
 8000412:	f000 fa3d 	bl	8000890 <HAL_Delay>
	  HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 8000416:	e7f3      	b.n	8000400 <main+0x14>

08000418 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000418:	b590      	push	{r4, r7, lr}
 800041a:	b093      	sub	sp, #76	; 0x4c
 800041c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800041e:	2414      	movs	r4, #20
 8000420:	193b      	adds	r3, r7, r4
 8000422:	0018      	movs	r0, r3
 8000424:	2334      	movs	r3, #52	; 0x34
 8000426:	001a      	movs	r2, r3
 8000428:	2100      	movs	r1, #0
 800042a:	f001 ffe1 	bl	80023f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800042e:	1d3b      	adds	r3, r7, #4
 8000430:	0018      	movs	r0, r3
 8000432:	2310      	movs	r3, #16
 8000434:	001a      	movs	r2, r3
 8000436:	2100      	movs	r1, #0
 8000438:	f001 ffda 	bl	80023f0 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800043c:	2380      	movs	r3, #128	; 0x80
 800043e:	009b      	lsls	r3, r3, #2
 8000440:	0018      	movs	r0, r3
 8000442:	f000 fc99 	bl	8000d78 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000446:	193b      	adds	r3, r7, r4
 8000448:	2202      	movs	r2, #2
 800044a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800044c:	193b      	adds	r3, r7, r4
 800044e:	2280      	movs	r2, #128	; 0x80
 8000450:	0052      	lsls	r2, r2, #1
 8000452:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000454:	193b      	adds	r3, r7, r4
 8000456:	2200      	movs	r2, #0
 8000458:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800045a:	193b      	adds	r3, r7, r4
 800045c:	2240      	movs	r2, #64	; 0x40
 800045e:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000460:	193b      	adds	r3, r7, r4
 8000462:	2200      	movs	r2, #0
 8000464:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000466:	193b      	adds	r3, r7, r4
 8000468:	0018      	movs	r0, r3
 800046a:	f000 fcd1 	bl	8000e10 <HAL_RCC_OscConfig>
 800046e:	1e03      	subs	r3, r0, #0
 8000470:	d001      	beq.n	8000476 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000472:	f000 f8b7 	bl	80005e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000476:	1d3b      	adds	r3, r7, #4
 8000478:	2207      	movs	r2, #7
 800047a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800047c:	1d3b      	adds	r3, r7, #4
 800047e:	2200      	movs	r2, #0
 8000480:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000482:	1d3b      	adds	r3, r7, #4
 8000484:	2200      	movs	r2, #0
 8000486:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000488:	1d3b      	adds	r3, r7, #4
 800048a:	2200      	movs	r2, #0
 800048c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800048e:	1d3b      	adds	r3, r7, #4
 8000490:	2100      	movs	r1, #0
 8000492:	0018      	movs	r0, r3
 8000494:	f000 ffcc 	bl	8001430 <HAL_RCC_ClockConfig>
 8000498:	1e03      	subs	r3, r0, #0
 800049a:	d001      	beq.n	80004a0 <SystemClock_Config+0x88>
  {
    Error_Handler();
 800049c:	f000 f8a2 	bl	80005e4 <Error_Handler>
  }
}
 80004a0:	46c0      	nop			; (mov r8, r8)
 80004a2:	46bd      	mov	sp, r7
 80004a4:	b013      	add	sp, #76	; 0x4c
 80004a6:	bd90      	pop	{r4, r7, pc}

080004a8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80004ac:	4b23      	ldr	r3, [pc, #140]	; (800053c <MX_USART2_UART_Init+0x94>)
 80004ae:	4a24      	ldr	r2, [pc, #144]	; (8000540 <MX_USART2_UART_Init+0x98>)
 80004b0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80004b2:	4b22      	ldr	r3, [pc, #136]	; (800053c <MX_USART2_UART_Init+0x94>)
 80004b4:	22e1      	movs	r2, #225	; 0xe1
 80004b6:	0252      	lsls	r2, r2, #9
 80004b8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_7B;
 80004ba:	4b20      	ldr	r3, [pc, #128]	; (800053c <MX_USART2_UART_Init+0x94>)
 80004bc:	2280      	movs	r2, #128	; 0x80
 80004be:	0552      	lsls	r2, r2, #21
 80004c0:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80004c2:	4b1e      	ldr	r3, [pc, #120]	; (800053c <MX_USART2_UART_Init+0x94>)
 80004c4:	2200      	movs	r2, #0
 80004c6:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80004c8:	4b1c      	ldr	r3, [pc, #112]	; (800053c <MX_USART2_UART_Init+0x94>)
 80004ca:	2200      	movs	r2, #0
 80004cc:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80004ce:	4b1b      	ldr	r3, [pc, #108]	; (800053c <MX_USART2_UART_Init+0x94>)
 80004d0:	220c      	movs	r2, #12
 80004d2:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004d4:	4b19      	ldr	r3, [pc, #100]	; (800053c <MX_USART2_UART_Init+0x94>)
 80004d6:	2200      	movs	r2, #0
 80004d8:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80004da:	4b18      	ldr	r3, [pc, #96]	; (800053c <MX_USART2_UART_Init+0x94>)
 80004dc:	2200      	movs	r2, #0
 80004de:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80004e0:	4b16      	ldr	r3, [pc, #88]	; (800053c <MX_USART2_UART_Init+0x94>)
 80004e2:	2200      	movs	r2, #0
 80004e4:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80004e6:	4b15      	ldr	r3, [pc, #84]	; (800053c <MX_USART2_UART_Init+0x94>)
 80004e8:	2200      	movs	r2, #0
 80004ea:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80004ec:	4b13      	ldr	r3, [pc, #76]	; (800053c <MX_USART2_UART_Init+0x94>)
 80004ee:	2200      	movs	r2, #0
 80004f0:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80004f2:	4b12      	ldr	r3, [pc, #72]	; (800053c <MX_USART2_UART_Init+0x94>)
 80004f4:	0018      	movs	r0, r3
 80004f6:	f001 fa79 	bl	80019ec <HAL_UART_Init>
 80004fa:	1e03      	subs	r3, r0, #0
 80004fc:	d001      	beq.n	8000502 <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 80004fe:	f000 f871 	bl	80005e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000502:	4b0e      	ldr	r3, [pc, #56]	; (800053c <MX_USART2_UART_Init+0x94>)
 8000504:	2100      	movs	r1, #0
 8000506:	0018      	movs	r0, r3
 8000508:	f001 fe6e 	bl	80021e8 <HAL_UARTEx_SetTxFifoThreshold>
 800050c:	1e03      	subs	r3, r0, #0
 800050e:	d001      	beq.n	8000514 <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 8000510:	f000 f868 	bl	80005e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000514:	4b09      	ldr	r3, [pc, #36]	; (800053c <MX_USART2_UART_Init+0x94>)
 8000516:	2100      	movs	r1, #0
 8000518:	0018      	movs	r0, r3
 800051a:	f001 fea5 	bl	8002268 <HAL_UARTEx_SetRxFifoThreshold>
 800051e:	1e03      	subs	r3, r0, #0
 8000520:	d001      	beq.n	8000526 <MX_USART2_UART_Init+0x7e>
  {
    Error_Handler();
 8000522:	f000 f85f 	bl	80005e4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000526:	4b05      	ldr	r3, [pc, #20]	; (800053c <MX_USART2_UART_Init+0x94>)
 8000528:	0018      	movs	r0, r3
 800052a:	f001 fe23 	bl	8002174 <HAL_UARTEx_DisableFifoMode>
 800052e:	1e03      	subs	r3, r0, #0
 8000530:	d001      	beq.n	8000536 <MX_USART2_UART_Init+0x8e>
  {
    Error_Handler();
 8000532:	f000 f857 	bl	80005e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000536:	46c0      	nop			; (mov r8, r8)
 8000538:	46bd      	mov	sp, r7
 800053a:	bd80      	pop	{r7, pc}
 800053c:	20000028 	.word	0x20000028
 8000540:	40004400 	.word	0x40004400

08000544 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000544:	b590      	push	{r4, r7, lr}
 8000546:	b089      	sub	sp, #36	; 0x24
 8000548:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800054a:	240c      	movs	r4, #12
 800054c:	193b      	adds	r3, r7, r4
 800054e:	0018      	movs	r0, r3
 8000550:	2314      	movs	r3, #20
 8000552:	001a      	movs	r2, r3
 8000554:	2100      	movs	r1, #0
 8000556:	f001 ff4b 	bl	80023f0 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800055a:	4b21      	ldr	r3, [pc, #132]	; (80005e0 <MX_GPIO_Init+0x9c>)
 800055c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800055e:	4b20      	ldr	r3, [pc, #128]	; (80005e0 <MX_GPIO_Init+0x9c>)
 8000560:	2104      	movs	r1, #4
 8000562:	430a      	orrs	r2, r1
 8000564:	635a      	str	r2, [r3, #52]	; 0x34
 8000566:	4b1e      	ldr	r3, [pc, #120]	; (80005e0 <MX_GPIO_Init+0x9c>)
 8000568:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800056a:	2204      	movs	r2, #4
 800056c:	4013      	ands	r3, r2
 800056e:	60bb      	str	r3, [r7, #8]
 8000570:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000572:	4b1b      	ldr	r3, [pc, #108]	; (80005e0 <MX_GPIO_Init+0x9c>)
 8000574:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000576:	4b1a      	ldr	r3, [pc, #104]	; (80005e0 <MX_GPIO_Init+0x9c>)
 8000578:	2120      	movs	r1, #32
 800057a:	430a      	orrs	r2, r1
 800057c:	635a      	str	r2, [r3, #52]	; 0x34
 800057e:	4b18      	ldr	r3, [pc, #96]	; (80005e0 <MX_GPIO_Init+0x9c>)
 8000580:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000582:	2220      	movs	r2, #32
 8000584:	4013      	ands	r3, r2
 8000586:	607b      	str	r3, [r7, #4]
 8000588:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800058a:	4b15      	ldr	r3, [pc, #84]	; (80005e0 <MX_GPIO_Init+0x9c>)
 800058c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800058e:	4b14      	ldr	r3, [pc, #80]	; (80005e0 <MX_GPIO_Init+0x9c>)
 8000590:	2101      	movs	r1, #1
 8000592:	430a      	orrs	r2, r1
 8000594:	635a      	str	r2, [r3, #52]	; 0x34
 8000596:	4b12      	ldr	r3, [pc, #72]	; (80005e0 <MX_GPIO_Init+0x9c>)
 8000598:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800059a:	2201      	movs	r2, #1
 800059c:	4013      	ands	r3, r2
 800059e:	603b      	str	r3, [r7, #0]
 80005a0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 80005a2:	23a0      	movs	r3, #160	; 0xa0
 80005a4:	05db      	lsls	r3, r3, #23
 80005a6:	2200      	movs	r2, #0
 80005a8:	2120      	movs	r1, #32
 80005aa:	0018      	movs	r0, r3
 80005ac:	f000 fbac 	bl	8000d08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 80005b0:	0021      	movs	r1, r4
 80005b2:	187b      	adds	r3, r7, r1
 80005b4:	2220      	movs	r2, #32
 80005b6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005b8:	187b      	adds	r3, r7, r1
 80005ba:	2201      	movs	r2, #1
 80005bc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005be:	187b      	adds	r3, r7, r1
 80005c0:	2200      	movs	r2, #0
 80005c2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005c4:	187b      	adds	r3, r7, r1
 80005c6:	2202      	movs	r2, #2
 80005c8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 80005ca:	187a      	adds	r2, r7, r1
 80005cc:	23a0      	movs	r3, #160	; 0xa0
 80005ce:	05db      	lsls	r3, r3, #23
 80005d0:	0011      	movs	r1, r2
 80005d2:	0018      	movs	r0, r3
 80005d4:	f000 fa34 	bl	8000a40 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80005d8:	46c0      	nop			; (mov r8, r8)
 80005da:	46bd      	mov	sp, r7
 80005dc:	b009      	add	sp, #36	; 0x24
 80005de:	bd90      	pop	{r4, r7, pc}
 80005e0:	40021000 	.word	0x40021000

080005e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005e8:	b672      	cpsid	i
}
 80005ea:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005ec:	e7fe      	b.n	80005ec <Error_Handler+0x8>
	...

080005f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b082      	sub	sp, #8
 80005f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005f6:	4b0f      	ldr	r3, [pc, #60]	; (8000634 <HAL_MspInit+0x44>)
 80005f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80005fa:	4b0e      	ldr	r3, [pc, #56]	; (8000634 <HAL_MspInit+0x44>)
 80005fc:	2101      	movs	r1, #1
 80005fe:	430a      	orrs	r2, r1
 8000600:	641a      	str	r2, [r3, #64]	; 0x40
 8000602:	4b0c      	ldr	r3, [pc, #48]	; (8000634 <HAL_MspInit+0x44>)
 8000604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000606:	2201      	movs	r2, #1
 8000608:	4013      	ands	r3, r2
 800060a:	607b      	str	r3, [r7, #4]
 800060c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800060e:	4b09      	ldr	r3, [pc, #36]	; (8000634 <HAL_MspInit+0x44>)
 8000610:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000612:	4b08      	ldr	r3, [pc, #32]	; (8000634 <HAL_MspInit+0x44>)
 8000614:	2180      	movs	r1, #128	; 0x80
 8000616:	0549      	lsls	r1, r1, #21
 8000618:	430a      	orrs	r2, r1
 800061a:	63da      	str	r2, [r3, #60]	; 0x3c
 800061c:	4b05      	ldr	r3, [pc, #20]	; (8000634 <HAL_MspInit+0x44>)
 800061e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000620:	2380      	movs	r3, #128	; 0x80
 8000622:	055b      	lsls	r3, r3, #21
 8000624:	4013      	ands	r3, r2
 8000626:	603b      	str	r3, [r7, #0]
 8000628:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800062a:	46c0      	nop			; (mov r8, r8)
 800062c:	46bd      	mov	sp, r7
 800062e:	b002      	add	sp, #8
 8000630:	bd80      	pop	{r7, pc}
 8000632:	46c0      	nop			; (mov r8, r8)
 8000634:	40021000 	.word	0x40021000

08000638 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000638:	b590      	push	{r4, r7, lr}
 800063a:	b091      	sub	sp, #68	; 0x44
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000640:	232c      	movs	r3, #44	; 0x2c
 8000642:	18fb      	adds	r3, r7, r3
 8000644:	0018      	movs	r0, r3
 8000646:	2314      	movs	r3, #20
 8000648:	001a      	movs	r2, r3
 800064a:	2100      	movs	r1, #0
 800064c:	f001 fed0 	bl	80023f0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000650:	2410      	movs	r4, #16
 8000652:	193b      	adds	r3, r7, r4
 8000654:	0018      	movs	r0, r3
 8000656:	231c      	movs	r3, #28
 8000658:	001a      	movs	r2, r3
 800065a:	2100      	movs	r1, #0
 800065c:	f001 fec8 	bl	80023f0 <memset>
  if(huart->Instance==USART2)
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	4a22      	ldr	r2, [pc, #136]	; (80006f0 <HAL_UART_MspInit+0xb8>)
 8000666:	4293      	cmp	r3, r2
 8000668:	d13e      	bne.n	80006e8 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800066a:	193b      	adds	r3, r7, r4
 800066c:	2202      	movs	r2, #2
 800066e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000670:	193b      	adds	r3, r7, r4
 8000672:	2200      	movs	r2, #0
 8000674:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000676:	193b      	adds	r3, r7, r4
 8000678:	0018      	movs	r0, r3
 800067a:	f001 f883 	bl	8001784 <HAL_RCCEx_PeriphCLKConfig>
 800067e:	1e03      	subs	r3, r0, #0
 8000680:	d001      	beq.n	8000686 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000682:	f7ff ffaf 	bl	80005e4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000686:	4b1b      	ldr	r3, [pc, #108]	; (80006f4 <HAL_UART_MspInit+0xbc>)
 8000688:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800068a:	4b1a      	ldr	r3, [pc, #104]	; (80006f4 <HAL_UART_MspInit+0xbc>)
 800068c:	2180      	movs	r1, #128	; 0x80
 800068e:	0289      	lsls	r1, r1, #10
 8000690:	430a      	orrs	r2, r1
 8000692:	63da      	str	r2, [r3, #60]	; 0x3c
 8000694:	4b17      	ldr	r3, [pc, #92]	; (80006f4 <HAL_UART_MspInit+0xbc>)
 8000696:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000698:	2380      	movs	r3, #128	; 0x80
 800069a:	029b      	lsls	r3, r3, #10
 800069c:	4013      	ands	r3, r2
 800069e:	60fb      	str	r3, [r7, #12]
 80006a0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006a2:	4b14      	ldr	r3, [pc, #80]	; (80006f4 <HAL_UART_MspInit+0xbc>)
 80006a4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80006a6:	4b13      	ldr	r3, [pc, #76]	; (80006f4 <HAL_UART_MspInit+0xbc>)
 80006a8:	2101      	movs	r1, #1
 80006aa:	430a      	orrs	r2, r1
 80006ac:	635a      	str	r2, [r3, #52]	; 0x34
 80006ae:	4b11      	ldr	r3, [pc, #68]	; (80006f4 <HAL_UART_MspInit+0xbc>)
 80006b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80006b2:	2201      	movs	r2, #1
 80006b4:	4013      	ands	r3, r2
 80006b6:	60bb      	str	r3, [r7, #8]
 80006b8:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80006ba:	212c      	movs	r1, #44	; 0x2c
 80006bc:	187b      	adds	r3, r7, r1
 80006be:	220c      	movs	r2, #12
 80006c0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006c2:	187b      	adds	r3, r7, r1
 80006c4:	2202      	movs	r2, #2
 80006c6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006c8:	187b      	adds	r3, r7, r1
 80006ca:	2201      	movs	r2, #1
 80006cc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ce:	187b      	adds	r3, r7, r1
 80006d0:	2200      	movs	r2, #0
 80006d2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80006d4:	187b      	adds	r3, r7, r1
 80006d6:	2201      	movs	r2, #1
 80006d8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006da:	187a      	adds	r2, r7, r1
 80006dc:	23a0      	movs	r3, #160	; 0xa0
 80006de:	05db      	lsls	r3, r3, #23
 80006e0:	0011      	movs	r1, r2
 80006e2:	0018      	movs	r0, r3
 80006e4:	f000 f9ac 	bl	8000a40 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80006e8:	46c0      	nop			; (mov r8, r8)
 80006ea:	46bd      	mov	sp, r7
 80006ec:	b011      	add	sp, #68	; 0x44
 80006ee:	bd90      	pop	{r4, r7, pc}
 80006f0:	40004400 	.word	0x40004400
 80006f4:	40021000 	.word	0x40021000

080006f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80006fc:	e7fe      	b.n	80006fc <NMI_Handler+0x4>

080006fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006fe:	b580      	push	{r7, lr}
 8000700:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000702:	e7fe      	b.n	8000702 <HardFault_Handler+0x4>

08000704 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000708:	46c0      	nop			; (mov r8, r8)
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}

0800070e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800070e:	b580      	push	{r7, lr}
 8000710:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000712:	46c0      	nop			; (mov r8, r8)
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}

08000718 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800071c:	f000 f89c 	bl	8000858 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000720:	46c0      	nop			; (mov r8, r8)
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}

08000726 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000726:	b580      	push	{r7, lr}
 8000728:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800072a:	46c0      	nop			; (mov r8, r8)
 800072c:	46bd      	mov	sp, r7
 800072e:	bd80      	pop	{r7, pc}

08000730 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000730:	480d      	ldr	r0, [pc, #52]	; (8000768 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000732:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000734:	f7ff fff7 	bl	8000726 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000738:	480c      	ldr	r0, [pc, #48]	; (800076c <LoopForever+0x6>)
  ldr r1, =_edata
 800073a:	490d      	ldr	r1, [pc, #52]	; (8000770 <LoopForever+0xa>)
  ldr r2, =_sidata
 800073c:	4a0d      	ldr	r2, [pc, #52]	; (8000774 <LoopForever+0xe>)
  movs r3, #0
 800073e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000740:	e002      	b.n	8000748 <LoopCopyDataInit>

08000742 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000742:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000744:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000746:	3304      	adds	r3, #4

08000748 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000748:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800074a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800074c:	d3f9      	bcc.n	8000742 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800074e:	4a0a      	ldr	r2, [pc, #40]	; (8000778 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000750:	4c0a      	ldr	r4, [pc, #40]	; (800077c <LoopForever+0x16>)
  movs r3, #0
 8000752:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000754:	e001      	b.n	800075a <LoopFillZerobss>

08000756 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000756:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000758:	3204      	adds	r2, #4

0800075a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800075a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800075c:	d3fb      	bcc.n	8000756 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800075e:	f001 fe23 	bl	80023a8 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000762:	f7ff fe43 	bl	80003ec <main>

08000766 <LoopForever>:

LoopForever:
  b LoopForever
 8000766:	e7fe      	b.n	8000766 <LoopForever>
  ldr   r0, =_estack
 8000768:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 800076c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000770:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000774:	080024a8 	.word	0x080024a8
  ldr r2, =_sbss
 8000778:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800077c:	200000c0 	.word	0x200000c0

08000780 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000780:	e7fe      	b.n	8000780 <ADC1_IRQHandler>
	...

08000784 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b082      	sub	sp, #8
 8000788:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800078a:	1dfb      	adds	r3, r7, #7
 800078c:	2200      	movs	r2, #0
 800078e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000790:	4b0b      	ldr	r3, [pc, #44]	; (80007c0 <HAL_Init+0x3c>)
 8000792:	681a      	ldr	r2, [r3, #0]
 8000794:	4b0a      	ldr	r3, [pc, #40]	; (80007c0 <HAL_Init+0x3c>)
 8000796:	2180      	movs	r1, #128	; 0x80
 8000798:	0049      	lsls	r1, r1, #1
 800079a:	430a      	orrs	r2, r1
 800079c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800079e:	2000      	movs	r0, #0
 80007a0:	f000 f810 	bl	80007c4 <HAL_InitTick>
 80007a4:	1e03      	subs	r3, r0, #0
 80007a6:	d003      	beq.n	80007b0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80007a8:	1dfb      	adds	r3, r7, #7
 80007aa:	2201      	movs	r2, #1
 80007ac:	701a      	strb	r2, [r3, #0]
 80007ae:	e001      	b.n	80007b4 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80007b0:	f7ff ff1e 	bl	80005f0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80007b4:	1dfb      	adds	r3, r7, #7
 80007b6:	781b      	ldrb	r3, [r3, #0]
}
 80007b8:	0018      	movs	r0, r3
 80007ba:	46bd      	mov	sp, r7
 80007bc:	b002      	add	sp, #8
 80007be:	bd80      	pop	{r7, pc}
 80007c0:	40022000 	.word	0x40022000

080007c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007c4:	b590      	push	{r4, r7, lr}
 80007c6:	b085      	sub	sp, #20
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80007cc:	230f      	movs	r3, #15
 80007ce:	18fb      	adds	r3, r7, r3
 80007d0:	2200      	movs	r2, #0
 80007d2:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80007d4:	4b1d      	ldr	r3, [pc, #116]	; (800084c <HAL_InitTick+0x88>)
 80007d6:	781b      	ldrb	r3, [r3, #0]
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d02b      	beq.n	8000834 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80007dc:	4b1c      	ldr	r3, [pc, #112]	; (8000850 <HAL_InitTick+0x8c>)
 80007de:	681c      	ldr	r4, [r3, #0]
 80007e0:	4b1a      	ldr	r3, [pc, #104]	; (800084c <HAL_InitTick+0x88>)
 80007e2:	781b      	ldrb	r3, [r3, #0]
 80007e4:	0019      	movs	r1, r3
 80007e6:	23fa      	movs	r3, #250	; 0xfa
 80007e8:	0098      	lsls	r0, r3, #2
 80007ea:	f7ff fc89 	bl	8000100 <__udivsi3>
 80007ee:	0003      	movs	r3, r0
 80007f0:	0019      	movs	r1, r3
 80007f2:	0020      	movs	r0, r4
 80007f4:	f7ff fc84 	bl	8000100 <__udivsi3>
 80007f8:	0003      	movs	r3, r0
 80007fa:	0018      	movs	r0, r3
 80007fc:	f000 f913 	bl	8000a26 <HAL_SYSTICK_Config>
 8000800:	1e03      	subs	r3, r0, #0
 8000802:	d112      	bne.n	800082a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	2b03      	cmp	r3, #3
 8000808:	d80a      	bhi.n	8000820 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800080a:	6879      	ldr	r1, [r7, #4]
 800080c:	2301      	movs	r3, #1
 800080e:	425b      	negs	r3, r3
 8000810:	2200      	movs	r2, #0
 8000812:	0018      	movs	r0, r3
 8000814:	f000 f8f2 	bl	80009fc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000818:	4b0e      	ldr	r3, [pc, #56]	; (8000854 <HAL_InitTick+0x90>)
 800081a:	687a      	ldr	r2, [r7, #4]
 800081c:	601a      	str	r2, [r3, #0]
 800081e:	e00d      	b.n	800083c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000820:	230f      	movs	r3, #15
 8000822:	18fb      	adds	r3, r7, r3
 8000824:	2201      	movs	r2, #1
 8000826:	701a      	strb	r2, [r3, #0]
 8000828:	e008      	b.n	800083c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800082a:	230f      	movs	r3, #15
 800082c:	18fb      	adds	r3, r7, r3
 800082e:	2201      	movs	r2, #1
 8000830:	701a      	strb	r2, [r3, #0]
 8000832:	e003      	b.n	800083c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000834:	230f      	movs	r3, #15
 8000836:	18fb      	adds	r3, r7, r3
 8000838:	2201      	movs	r2, #1
 800083a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 800083c:	230f      	movs	r3, #15
 800083e:	18fb      	adds	r3, r7, r3
 8000840:	781b      	ldrb	r3, [r3, #0]
}
 8000842:	0018      	movs	r0, r3
 8000844:	46bd      	mov	sp, r7
 8000846:	b005      	add	sp, #20
 8000848:	bd90      	pop	{r4, r7, pc}
 800084a:	46c0      	nop			; (mov r8, r8)
 800084c:	20000008 	.word	0x20000008
 8000850:	20000000 	.word	0x20000000
 8000854:	20000004 	.word	0x20000004

08000858 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800085c:	4b05      	ldr	r3, [pc, #20]	; (8000874 <HAL_IncTick+0x1c>)
 800085e:	781b      	ldrb	r3, [r3, #0]
 8000860:	001a      	movs	r2, r3
 8000862:	4b05      	ldr	r3, [pc, #20]	; (8000878 <HAL_IncTick+0x20>)
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	18d2      	adds	r2, r2, r3
 8000868:	4b03      	ldr	r3, [pc, #12]	; (8000878 <HAL_IncTick+0x20>)
 800086a:	601a      	str	r2, [r3, #0]
}
 800086c:	46c0      	nop			; (mov r8, r8)
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}
 8000872:	46c0      	nop			; (mov r8, r8)
 8000874:	20000008 	.word	0x20000008
 8000878:	200000bc 	.word	0x200000bc

0800087c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	af00      	add	r7, sp, #0
  return uwTick;
 8000880:	4b02      	ldr	r3, [pc, #8]	; (800088c <HAL_GetTick+0x10>)
 8000882:	681b      	ldr	r3, [r3, #0]
}
 8000884:	0018      	movs	r0, r3
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}
 800088a:	46c0      	nop			; (mov r8, r8)
 800088c:	200000bc 	.word	0x200000bc

08000890 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b084      	sub	sp, #16
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000898:	f7ff fff0 	bl	800087c <HAL_GetTick>
 800089c:	0003      	movs	r3, r0
 800089e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80008a4:	68fb      	ldr	r3, [r7, #12]
 80008a6:	3301      	adds	r3, #1
 80008a8:	d005      	beq.n	80008b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80008aa:	4b0a      	ldr	r3, [pc, #40]	; (80008d4 <HAL_Delay+0x44>)
 80008ac:	781b      	ldrb	r3, [r3, #0]
 80008ae:	001a      	movs	r2, r3
 80008b0:	68fb      	ldr	r3, [r7, #12]
 80008b2:	189b      	adds	r3, r3, r2
 80008b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80008b6:	46c0      	nop			; (mov r8, r8)
 80008b8:	f7ff ffe0 	bl	800087c <HAL_GetTick>
 80008bc:	0002      	movs	r2, r0
 80008be:	68bb      	ldr	r3, [r7, #8]
 80008c0:	1ad3      	subs	r3, r2, r3
 80008c2:	68fa      	ldr	r2, [r7, #12]
 80008c4:	429a      	cmp	r2, r3
 80008c6:	d8f7      	bhi.n	80008b8 <HAL_Delay+0x28>
  {
  }
}
 80008c8:	46c0      	nop			; (mov r8, r8)
 80008ca:	46c0      	nop			; (mov r8, r8)
 80008cc:	46bd      	mov	sp, r7
 80008ce:	b004      	add	sp, #16
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	46c0      	nop			; (mov r8, r8)
 80008d4:	20000008 	.word	0x20000008

080008d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008d8:	b590      	push	{r4, r7, lr}
 80008da:	b083      	sub	sp, #12
 80008dc:	af00      	add	r7, sp, #0
 80008de:	0002      	movs	r2, r0
 80008e0:	6039      	str	r1, [r7, #0]
 80008e2:	1dfb      	adds	r3, r7, #7
 80008e4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80008e6:	1dfb      	adds	r3, r7, #7
 80008e8:	781b      	ldrb	r3, [r3, #0]
 80008ea:	2b7f      	cmp	r3, #127	; 0x7f
 80008ec:	d828      	bhi.n	8000940 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008ee:	4a2f      	ldr	r2, [pc, #188]	; (80009ac <__NVIC_SetPriority+0xd4>)
 80008f0:	1dfb      	adds	r3, r7, #7
 80008f2:	781b      	ldrb	r3, [r3, #0]
 80008f4:	b25b      	sxtb	r3, r3
 80008f6:	089b      	lsrs	r3, r3, #2
 80008f8:	33c0      	adds	r3, #192	; 0xc0
 80008fa:	009b      	lsls	r3, r3, #2
 80008fc:	589b      	ldr	r3, [r3, r2]
 80008fe:	1dfa      	adds	r2, r7, #7
 8000900:	7812      	ldrb	r2, [r2, #0]
 8000902:	0011      	movs	r1, r2
 8000904:	2203      	movs	r2, #3
 8000906:	400a      	ands	r2, r1
 8000908:	00d2      	lsls	r2, r2, #3
 800090a:	21ff      	movs	r1, #255	; 0xff
 800090c:	4091      	lsls	r1, r2
 800090e:	000a      	movs	r2, r1
 8000910:	43d2      	mvns	r2, r2
 8000912:	401a      	ands	r2, r3
 8000914:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000916:	683b      	ldr	r3, [r7, #0]
 8000918:	019b      	lsls	r3, r3, #6
 800091a:	22ff      	movs	r2, #255	; 0xff
 800091c:	401a      	ands	r2, r3
 800091e:	1dfb      	adds	r3, r7, #7
 8000920:	781b      	ldrb	r3, [r3, #0]
 8000922:	0018      	movs	r0, r3
 8000924:	2303      	movs	r3, #3
 8000926:	4003      	ands	r3, r0
 8000928:	00db      	lsls	r3, r3, #3
 800092a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800092c:	481f      	ldr	r0, [pc, #124]	; (80009ac <__NVIC_SetPriority+0xd4>)
 800092e:	1dfb      	adds	r3, r7, #7
 8000930:	781b      	ldrb	r3, [r3, #0]
 8000932:	b25b      	sxtb	r3, r3
 8000934:	089b      	lsrs	r3, r3, #2
 8000936:	430a      	orrs	r2, r1
 8000938:	33c0      	adds	r3, #192	; 0xc0
 800093a:	009b      	lsls	r3, r3, #2
 800093c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800093e:	e031      	b.n	80009a4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000940:	4a1b      	ldr	r2, [pc, #108]	; (80009b0 <__NVIC_SetPriority+0xd8>)
 8000942:	1dfb      	adds	r3, r7, #7
 8000944:	781b      	ldrb	r3, [r3, #0]
 8000946:	0019      	movs	r1, r3
 8000948:	230f      	movs	r3, #15
 800094a:	400b      	ands	r3, r1
 800094c:	3b08      	subs	r3, #8
 800094e:	089b      	lsrs	r3, r3, #2
 8000950:	3306      	adds	r3, #6
 8000952:	009b      	lsls	r3, r3, #2
 8000954:	18d3      	adds	r3, r2, r3
 8000956:	3304      	adds	r3, #4
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	1dfa      	adds	r2, r7, #7
 800095c:	7812      	ldrb	r2, [r2, #0]
 800095e:	0011      	movs	r1, r2
 8000960:	2203      	movs	r2, #3
 8000962:	400a      	ands	r2, r1
 8000964:	00d2      	lsls	r2, r2, #3
 8000966:	21ff      	movs	r1, #255	; 0xff
 8000968:	4091      	lsls	r1, r2
 800096a:	000a      	movs	r2, r1
 800096c:	43d2      	mvns	r2, r2
 800096e:	401a      	ands	r2, r3
 8000970:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000972:	683b      	ldr	r3, [r7, #0]
 8000974:	019b      	lsls	r3, r3, #6
 8000976:	22ff      	movs	r2, #255	; 0xff
 8000978:	401a      	ands	r2, r3
 800097a:	1dfb      	adds	r3, r7, #7
 800097c:	781b      	ldrb	r3, [r3, #0]
 800097e:	0018      	movs	r0, r3
 8000980:	2303      	movs	r3, #3
 8000982:	4003      	ands	r3, r0
 8000984:	00db      	lsls	r3, r3, #3
 8000986:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000988:	4809      	ldr	r0, [pc, #36]	; (80009b0 <__NVIC_SetPriority+0xd8>)
 800098a:	1dfb      	adds	r3, r7, #7
 800098c:	781b      	ldrb	r3, [r3, #0]
 800098e:	001c      	movs	r4, r3
 8000990:	230f      	movs	r3, #15
 8000992:	4023      	ands	r3, r4
 8000994:	3b08      	subs	r3, #8
 8000996:	089b      	lsrs	r3, r3, #2
 8000998:	430a      	orrs	r2, r1
 800099a:	3306      	adds	r3, #6
 800099c:	009b      	lsls	r3, r3, #2
 800099e:	18c3      	adds	r3, r0, r3
 80009a0:	3304      	adds	r3, #4
 80009a2:	601a      	str	r2, [r3, #0]
}
 80009a4:	46c0      	nop			; (mov r8, r8)
 80009a6:	46bd      	mov	sp, r7
 80009a8:	b003      	add	sp, #12
 80009aa:	bd90      	pop	{r4, r7, pc}
 80009ac:	e000e100 	.word	0xe000e100
 80009b0:	e000ed00 	.word	0xe000ed00

080009b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b082      	sub	sp, #8
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	1e5a      	subs	r2, r3, #1
 80009c0:	2380      	movs	r3, #128	; 0x80
 80009c2:	045b      	lsls	r3, r3, #17
 80009c4:	429a      	cmp	r2, r3
 80009c6:	d301      	bcc.n	80009cc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009c8:	2301      	movs	r3, #1
 80009ca:	e010      	b.n	80009ee <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009cc:	4b0a      	ldr	r3, [pc, #40]	; (80009f8 <SysTick_Config+0x44>)
 80009ce:	687a      	ldr	r2, [r7, #4]
 80009d0:	3a01      	subs	r2, #1
 80009d2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009d4:	2301      	movs	r3, #1
 80009d6:	425b      	negs	r3, r3
 80009d8:	2103      	movs	r1, #3
 80009da:	0018      	movs	r0, r3
 80009dc:	f7ff ff7c 	bl	80008d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009e0:	4b05      	ldr	r3, [pc, #20]	; (80009f8 <SysTick_Config+0x44>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009e6:	4b04      	ldr	r3, [pc, #16]	; (80009f8 <SysTick_Config+0x44>)
 80009e8:	2207      	movs	r2, #7
 80009ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009ec:	2300      	movs	r3, #0
}
 80009ee:	0018      	movs	r0, r3
 80009f0:	46bd      	mov	sp, r7
 80009f2:	b002      	add	sp, #8
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	46c0      	nop			; (mov r8, r8)
 80009f8:	e000e010 	.word	0xe000e010

080009fc <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b084      	sub	sp, #16
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	60b9      	str	r1, [r7, #8]
 8000a04:	607a      	str	r2, [r7, #4]
 8000a06:	210f      	movs	r1, #15
 8000a08:	187b      	adds	r3, r7, r1
 8000a0a:	1c02      	adds	r2, r0, #0
 8000a0c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000a0e:	68ba      	ldr	r2, [r7, #8]
 8000a10:	187b      	adds	r3, r7, r1
 8000a12:	781b      	ldrb	r3, [r3, #0]
 8000a14:	b25b      	sxtb	r3, r3
 8000a16:	0011      	movs	r1, r2
 8000a18:	0018      	movs	r0, r3
 8000a1a:	f7ff ff5d 	bl	80008d8 <__NVIC_SetPriority>
}
 8000a1e:	46c0      	nop			; (mov r8, r8)
 8000a20:	46bd      	mov	sp, r7
 8000a22:	b004      	add	sp, #16
 8000a24:	bd80      	pop	{r7, pc}

08000a26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a26:	b580      	push	{r7, lr}
 8000a28:	b082      	sub	sp, #8
 8000a2a:	af00      	add	r7, sp, #0
 8000a2c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	0018      	movs	r0, r3
 8000a32:	f7ff ffbf 	bl	80009b4 <SysTick_Config>
 8000a36:	0003      	movs	r3, r0
}
 8000a38:	0018      	movs	r0, r3
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	b002      	add	sp, #8
 8000a3e:	bd80      	pop	{r7, pc}

08000a40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b086      	sub	sp, #24
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
 8000a48:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a4e:	e147      	b.n	8000ce0 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000a50:	683b      	ldr	r3, [r7, #0]
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	2101      	movs	r1, #1
 8000a56:	697a      	ldr	r2, [r7, #20]
 8000a58:	4091      	lsls	r1, r2
 8000a5a:	000a      	movs	r2, r1
 8000a5c:	4013      	ands	r3, r2
 8000a5e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d100      	bne.n	8000a68 <HAL_GPIO_Init+0x28>
 8000a66:	e138      	b.n	8000cda <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000a68:	683b      	ldr	r3, [r7, #0]
 8000a6a:	685b      	ldr	r3, [r3, #4]
 8000a6c:	2203      	movs	r2, #3
 8000a6e:	4013      	ands	r3, r2
 8000a70:	2b01      	cmp	r3, #1
 8000a72:	d005      	beq.n	8000a80 <HAL_GPIO_Init+0x40>
 8000a74:	683b      	ldr	r3, [r7, #0]
 8000a76:	685b      	ldr	r3, [r3, #4]
 8000a78:	2203      	movs	r2, #3
 8000a7a:	4013      	ands	r3, r2
 8000a7c:	2b02      	cmp	r3, #2
 8000a7e:	d130      	bne.n	8000ae2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	689b      	ldr	r3, [r3, #8]
 8000a84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000a86:	697b      	ldr	r3, [r7, #20]
 8000a88:	005b      	lsls	r3, r3, #1
 8000a8a:	2203      	movs	r2, #3
 8000a8c:	409a      	lsls	r2, r3
 8000a8e:	0013      	movs	r3, r2
 8000a90:	43da      	mvns	r2, r3
 8000a92:	693b      	ldr	r3, [r7, #16]
 8000a94:	4013      	ands	r3, r2
 8000a96:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000a98:	683b      	ldr	r3, [r7, #0]
 8000a9a:	68da      	ldr	r2, [r3, #12]
 8000a9c:	697b      	ldr	r3, [r7, #20]
 8000a9e:	005b      	lsls	r3, r3, #1
 8000aa0:	409a      	lsls	r2, r3
 8000aa2:	0013      	movs	r3, r2
 8000aa4:	693a      	ldr	r2, [r7, #16]
 8000aa6:	4313      	orrs	r3, r2
 8000aa8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	693a      	ldr	r2, [r7, #16]
 8000aae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	685b      	ldr	r3, [r3, #4]
 8000ab4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000ab6:	2201      	movs	r2, #1
 8000ab8:	697b      	ldr	r3, [r7, #20]
 8000aba:	409a      	lsls	r2, r3
 8000abc:	0013      	movs	r3, r2
 8000abe:	43da      	mvns	r2, r3
 8000ac0:	693b      	ldr	r3, [r7, #16]
 8000ac2:	4013      	ands	r3, r2
 8000ac4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ac6:	683b      	ldr	r3, [r7, #0]
 8000ac8:	685b      	ldr	r3, [r3, #4]
 8000aca:	091b      	lsrs	r3, r3, #4
 8000acc:	2201      	movs	r2, #1
 8000ace:	401a      	ands	r2, r3
 8000ad0:	697b      	ldr	r3, [r7, #20]
 8000ad2:	409a      	lsls	r2, r3
 8000ad4:	0013      	movs	r3, r2
 8000ad6:	693a      	ldr	r2, [r7, #16]
 8000ad8:	4313      	orrs	r3, r2
 8000ada:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	693a      	ldr	r2, [r7, #16]
 8000ae0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ae2:	683b      	ldr	r3, [r7, #0]
 8000ae4:	685b      	ldr	r3, [r3, #4]
 8000ae6:	2203      	movs	r2, #3
 8000ae8:	4013      	ands	r3, r2
 8000aea:	2b03      	cmp	r3, #3
 8000aec:	d017      	beq.n	8000b1e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	68db      	ldr	r3, [r3, #12]
 8000af2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000af4:	697b      	ldr	r3, [r7, #20]
 8000af6:	005b      	lsls	r3, r3, #1
 8000af8:	2203      	movs	r2, #3
 8000afa:	409a      	lsls	r2, r3
 8000afc:	0013      	movs	r3, r2
 8000afe:	43da      	mvns	r2, r3
 8000b00:	693b      	ldr	r3, [r7, #16]
 8000b02:	4013      	ands	r3, r2
 8000b04:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000b06:	683b      	ldr	r3, [r7, #0]
 8000b08:	689a      	ldr	r2, [r3, #8]
 8000b0a:	697b      	ldr	r3, [r7, #20]
 8000b0c:	005b      	lsls	r3, r3, #1
 8000b0e:	409a      	lsls	r2, r3
 8000b10:	0013      	movs	r3, r2
 8000b12:	693a      	ldr	r2, [r7, #16]
 8000b14:	4313      	orrs	r3, r2
 8000b16:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	693a      	ldr	r2, [r7, #16]
 8000b1c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000b1e:	683b      	ldr	r3, [r7, #0]
 8000b20:	685b      	ldr	r3, [r3, #4]
 8000b22:	2203      	movs	r2, #3
 8000b24:	4013      	ands	r3, r2
 8000b26:	2b02      	cmp	r3, #2
 8000b28:	d123      	bne.n	8000b72 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000b2a:	697b      	ldr	r3, [r7, #20]
 8000b2c:	08da      	lsrs	r2, r3, #3
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	3208      	adds	r2, #8
 8000b32:	0092      	lsls	r2, r2, #2
 8000b34:	58d3      	ldr	r3, [r2, r3]
 8000b36:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000b38:	697b      	ldr	r3, [r7, #20]
 8000b3a:	2207      	movs	r2, #7
 8000b3c:	4013      	ands	r3, r2
 8000b3e:	009b      	lsls	r3, r3, #2
 8000b40:	220f      	movs	r2, #15
 8000b42:	409a      	lsls	r2, r3
 8000b44:	0013      	movs	r3, r2
 8000b46:	43da      	mvns	r2, r3
 8000b48:	693b      	ldr	r3, [r7, #16]
 8000b4a:	4013      	ands	r3, r2
 8000b4c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000b4e:	683b      	ldr	r3, [r7, #0]
 8000b50:	691a      	ldr	r2, [r3, #16]
 8000b52:	697b      	ldr	r3, [r7, #20]
 8000b54:	2107      	movs	r1, #7
 8000b56:	400b      	ands	r3, r1
 8000b58:	009b      	lsls	r3, r3, #2
 8000b5a:	409a      	lsls	r2, r3
 8000b5c:	0013      	movs	r3, r2
 8000b5e:	693a      	ldr	r2, [r7, #16]
 8000b60:	4313      	orrs	r3, r2
 8000b62:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000b64:	697b      	ldr	r3, [r7, #20]
 8000b66:	08da      	lsrs	r2, r3, #3
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	3208      	adds	r2, #8
 8000b6c:	0092      	lsls	r2, r2, #2
 8000b6e:	6939      	ldr	r1, [r7, #16]
 8000b70:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000b78:	697b      	ldr	r3, [r7, #20]
 8000b7a:	005b      	lsls	r3, r3, #1
 8000b7c:	2203      	movs	r2, #3
 8000b7e:	409a      	lsls	r2, r3
 8000b80:	0013      	movs	r3, r2
 8000b82:	43da      	mvns	r2, r3
 8000b84:	693b      	ldr	r3, [r7, #16]
 8000b86:	4013      	ands	r3, r2
 8000b88:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000b8a:	683b      	ldr	r3, [r7, #0]
 8000b8c:	685b      	ldr	r3, [r3, #4]
 8000b8e:	2203      	movs	r2, #3
 8000b90:	401a      	ands	r2, r3
 8000b92:	697b      	ldr	r3, [r7, #20]
 8000b94:	005b      	lsls	r3, r3, #1
 8000b96:	409a      	lsls	r2, r3
 8000b98:	0013      	movs	r3, r2
 8000b9a:	693a      	ldr	r2, [r7, #16]
 8000b9c:	4313      	orrs	r3, r2
 8000b9e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	693a      	ldr	r2, [r7, #16]
 8000ba4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000ba6:	683b      	ldr	r3, [r7, #0]
 8000ba8:	685a      	ldr	r2, [r3, #4]
 8000baa:	23c0      	movs	r3, #192	; 0xc0
 8000bac:	029b      	lsls	r3, r3, #10
 8000bae:	4013      	ands	r3, r2
 8000bb0:	d100      	bne.n	8000bb4 <HAL_GPIO_Init+0x174>
 8000bb2:	e092      	b.n	8000cda <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000bb4:	4a50      	ldr	r2, [pc, #320]	; (8000cf8 <HAL_GPIO_Init+0x2b8>)
 8000bb6:	697b      	ldr	r3, [r7, #20]
 8000bb8:	089b      	lsrs	r3, r3, #2
 8000bba:	3318      	adds	r3, #24
 8000bbc:	009b      	lsls	r3, r3, #2
 8000bbe:	589b      	ldr	r3, [r3, r2]
 8000bc0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000bc2:	697b      	ldr	r3, [r7, #20]
 8000bc4:	2203      	movs	r2, #3
 8000bc6:	4013      	ands	r3, r2
 8000bc8:	00db      	lsls	r3, r3, #3
 8000bca:	220f      	movs	r2, #15
 8000bcc:	409a      	lsls	r2, r3
 8000bce:	0013      	movs	r3, r2
 8000bd0:	43da      	mvns	r2, r3
 8000bd2:	693b      	ldr	r3, [r7, #16]
 8000bd4:	4013      	ands	r3, r2
 8000bd6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000bd8:	687a      	ldr	r2, [r7, #4]
 8000bda:	23a0      	movs	r3, #160	; 0xa0
 8000bdc:	05db      	lsls	r3, r3, #23
 8000bde:	429a      	cmp	r2, r3
 8000be0:	d013      	beq.n	8000c0a <HAL_GPIO_Init+0x1ca>
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	4a45      	ldr	r2, [pc, #276]	; (8000cfc <HAL_GPIO_Init+0x2bc>)
 8000be6:	4293      	cmp	r3, r2
 8000be8:	d00d      	beq.n	8000c06 <HAL_GPIO_Init+0x1c6>
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	4a44      	ldr	r2, [pc, #272]	; (8000d00 <HAL_GPIO_Init+0x2c0>)
 8000bee:	4293      	cmp	r3, r2
 8000bf0:	d007      	beq.n	8000c02 <HAL_GPIO_Init+0x1c2>
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	4a43      	ldr	r2, [pc, #268]	; (8000d04 <HAL_GPIO_Init+0x2c4>)
 8000bf6:	4293      	cmp	r3, r2
 8000bf8:	d101      	bne.n	8000bfe <HAL_GPIO_Init+0x1be>
 8000bfa:	2303      	movs	r3, #3
 8000bfc:	e006      	b.n	8000c0c <HAL_GPIO_Init+0x1cc>
 8000bfe:	2305      	movs	r3, #5
 8000c00:	e004      	b.n	8000c0c <HAL_GPIO_Init+0x1cc>
 8000c02:	2302      	movs	r3, #2
 8000c04:	e002      	b.n	8000c0c <HAL_GPIO_Init+0x1cc>
 8000c06:	2301      	movs	r3, #1
 8000c08:	e000      	b.n	8000c0c <HAL_GPIO_Init+0x1cc>
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	697a      	ldr	r2, [r7, #20]
 8000c0e:	2103      	movs	r1, #3
 8000c10:	400a      	ands	r2, r1
 8000c12:	00d2      	lsls	r2, r2, #3
 8000c14:	4093      	lsls	r3, r2
 8000c16:	693a      	ldr	r2, [r7, #16]
 8000c18:	4313      	orrs	r3, r2
 8000c1a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8000c1c:	4936      	ldr	r1, [pc, #216]	; (8000cf8 <HAL_GPIO_Init+0x2b8>)
 8000c1e:	697b      	ldr	r3, [r7, #20]
 8000c20:	089b      	lsrs	r3, r3, #2
 8000c22:	3318      	adds	r3, #24
 8000c24:	009b      	lsls	r3, r3, #2
 8000c26:	693a      	ldr	r2, [r7, #16]
 8000c28:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000c2a:	4b33      	ldr	r3, [pc, #204]	; (8000cf8 <HAL_GPIO_Init+0x2b8>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	43da      	mvns	r2, r3
 8000c34:	693b      	ldr	r3, [r7, #16]
 8000c36:	4013      	ands	r3, r2
 8000c38:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000c3a:	683b      	ldr	r3, [r7, #0]
 8000c3c:	685a      	ldr	r2, [r3, #4]
 8000c3e:	2380      	movs	r3, #128	; 0x80
 8000c40:	035b      	lsls	r3, r3, #13
 8000c42:	4013      	ands	r3, r2
 8000c44:	d003      	beq.n	8000c4e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8000c46:	693a      	ldr	r2, [r7, #16]
 8000c48:	68fb      	ldr	r3, [r7, #12]
 8000c4a:	4313      	orrs	r3, r2
 8000c4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000c4e:	4b2a      	ldr	r3, [pc, #168]	; (8000cf8 <HAL_GPIO_Init+0x2b8>)
 8000c50:	693a      	ldr	r2, [r7, #16]
 8000c52:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8000c54:	4b28      	ldr	r3, [pc, #160]	; (8000cf8 <HAL_GPIO_Init+0x2b8>)
 8000c56:	685b      	ldr	r3, [r3, #4]
 8000c58:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	43da      	mvns	r2, r3
 8000c5e:	693b      	ldr	r3, [r7, #16]
 8000c60:	4013      	ands	r3, r2
 8000c62:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	685a      	ldr	r2, [r3, #4]
 8000c68:	2380      	movs	r3, #128	; 0x80
 8000c6a:	039b      	lsls	r3, r3, #14
 8000c6c:	4013      	ands	r3, r2
 8000c6e:	d003      	beq.n	8000c78 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8000c70:	693a      	ldr	r2, [r7, #16]
 8000c72:	68fb      	ldr	r3, [r7, #12]
 8000c74:	4313      	orrs	r3, r2
 8000c76:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000c78:	4b1f      	ldr	r3, [pc, #124]	; (8000cf8 <HAL_GPIO_Init+0x2b8>)
 8000c7a:	693a      	ldr	r2, [r7, #16]
 8000c7c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000c7e:	4a1e      	ldr	r2, [pc, #120]	; (8000cf8 <HAL_GPIO_Init+0x2b8>)
 8000c80:	2384      	movs	r3, #132	; 0x84
 8000c82:	58d3      	ldr	r3, [r2, r3]
 8000c84:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c86:	68fb      	ldr	r3, [r7, #12]
 8000c88:	43da      	mvns	r2, r3
 8000c8a:	693b      	ldr	r3, [r7, #16]
 8000c8c:	4013      	ands	r3, r2
 8000c8e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000c90:	683b      	ldr	r3, [r7, #0]
 8000c92:	685a      	ldr	r2, [r3, #4]
 8000c94:	2380      	movs	r3, #128	; 0x80
 8000c96:	029b      	lsls	r3, r3, #10
 8000c98:	4013      	ands	r3, r2
 8000c9a:	d003      	beq.n	8000ca4 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8000c9c:	693a      	ldr	r2, [r7, #16]
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	4313      	orrs	r3, r2
 8000ca2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000ca4:	4914      	ldr	r1, [pc, #80]	; (8000cf8 <HAL_GPIO_Init+0x2b8>)
 8000ca6:	2284      	movs	r2, #132	; 0x84
 8000ca8:	693b      	ldr	r3, [r7, #16]
 8000caa:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8000cac:	4a12      	ldr	r2, [pc, #72]	; (8000cf8 <HAL_GPIO_Init+0x2b8>)
 8000cae:	2380      	movs	r3, #128	; 0x80
 8000cb0:	58d3      	ldr	r3, [r2, r3]
 8000cb2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000cb4:	68fb      	ldr	r3, [r7, #12]
 8000cb6:	43da      	mvns	r2, r3
 8000cb8:	693b      	ldr	r3, [r7, #16]
 8000cba:	4013      	ands	r3, r2
 8000cbc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000cbe:	683b      	ldr	r3, [r7, #0]
 8000cc0:	685a      	ldr	r2, [r3, #4]
 8000cc2:	2380      	movs	r3, #128	; 0x80
 8000cc4:	025b      	lsls	r3, r3, #9
 8000cc6:	4013      	ands	r3, r2
 8000cc8:	d003      	beq.n	8000cd2 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8000cca:	693a      	ldr	r2, [r7, #16]
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	4313      	orrs	r3, r2
 8000cd0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000cd2:	4909      	ldr	r1, [pc, #36]	; (8000cf8 <HAL_GPIO_Init+0x2b8>)
 8000cd4:	2280      	movs	r2, #128	; 0x80
 8000cd6:	693b      	ldr	r3, [r7, #16]
 8000cd8:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8000cda:	697b      	ldr	r3, [r7, #20]
 8000cdc:	3301      	adds	r3, #1
 8000cde:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ce0:	683b      	ldr	r3, [r7, #0]
 8000ce2:	681a      	ldr	r2, [r3, #0]
 8000ce4:	697b      	ldr	r3, [r7, #20]
 8000ce6:	40da      	lsrs	r2, r3
 8000ce8:	1e13      	subs	r3, r2, #0
 8000cea:	d000      	beq.n	8000cee <HAL_GPIO_Init+0x2ae>
 8000cec:	e6b0      	b.n	8000a50 <HAL_GPIO_Init+0x10>
  }
}
 8000cee:	46c0      	nop			; (mov r8, r8)
 8000cf0:	46c0      	nop			; (mov r8, r8)
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	b006      	add	sp, #24
 8000cf6:	bd80      	pop	{r7, pc}
 8000cf8:	40021800 	.word	0x40021800
 8000cfc:	50000400 	.word	0x50000400
 8000d00:	50000800 	.word	0x50000800
 8000d04:	50000c00 	.word	0x50000c00

08000d08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
 8000d10:	0008      	movs	r0, r1
 8000d12:	0011      	movs	r1, r2
 8000d14:	1cbb      	adds	r3, r7, #2
 8000d16:	1c02      	adds	r2, r0, #0
 8000d18:	801a      	strh	r2, [r3, #0]
 8000d1a:	1c7b      	adds	r3, r7, #1
 8000d1c:	1c0a      	adds	r2, r1, #0
 8000d1e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000d20:	1c7b      	adds	r3, r7, #1
 8000d22:	781b      	ldrb	r3, [r3, #0]
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d004      	beq.n	8000d32 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000d28:	1cbb      	adds	r3, r7, #2
 8000d2a:	881a      	ldrh	r2, [r3, #0]
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000d30:	e003      	b.n	8000d3a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000d32:	1cbb      	adds	r3, r7, #2
 8000d34:	881a      	ldrh	r2, [r3, #0]
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000d3a:	46c0      	nop			; (mov r8, r8)
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	b002      	add	sp, #8
 8000d40:	bd80      	pop	{r7, pc}

08000d42 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000d42:	b580      	push	{r7, lr}
 8000d44:	b084      	sub	sp, #16
 8000d46:	af00      	add	r7, sp, #0
 8000d48:	6078      	str	r0, [r7, #4]
 8000d4a:	000a      	movs	r2, r1
 8000d4c:	1cbb      	adds	r3, r7, #2
 8000d4e:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	695b      	ldr	r3, [r3, #20]
 8000d54:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000d56:	1cbb      	adds	r3, r7, #2
 8000d58:	881b      	ldrh	r3, [r3, #0]
 8000d5a:	68fa      	ldr	r2, [r7, #12]
 8000d5c:	4013      	ands	r3, r2
 8000d5e:	041a      	lsls	r2, r3, #16
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	43db      	mvns	r3, r3
 8000d64:	1cb9      	adds	r1, r7, #2
 8000d66:	8809      	ldrh	r1, [r1, #0]
 8000d68:	400b      	ands	r3, r1
 8000d6a:	431a      	orrs	r2, r3
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	619a      	str	r2, [r3, #24]
}
 8000d70:	46c0      	nop			; (mov r8, r8)
 8000d72:	46bd      	mov	sp, r7
 8000d74:	b004      	add	sp, #16
 8000d76:	bd80      	pop	{r7, pc}

08000d78 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b084      	sub	sp, #16
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000d80:	4b19      	ldr	r3, [pc, #100]	; (8000de8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	4a19      	ldr	r2, [pc, #100]	; (8000dec <HAL_PWREx_ControlVoltageScaling+0x74>)
 8000d86:	4013      	ands	r3, r2
 8000d88:	0019      	movs	r1, r3
 8000d8a:	4b17      	ldr	r3, [pc, #92]	; (8000de8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000d8c:	687a      	ldr	r2, [r7, #4]
 8000d8e:	430a      	orrs	r2, r1
 8000d90:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000d92:	687a      	ldr	r2, [r7, #4]
 8000d94:	2380      	movs	r3, #128	; 0x80
 8000d96:	009b      	lsls	r3, r3, #2
 8000d98:	429a      	cmp	r2, r3
 8000d9a:	d11f      	bne.n	8000ddc <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8000d9c:	4b14      	ldr	r3, [pc, #80]	; (8000df0 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8000d9e:	681a      	ldr	r2, [r3, #0]
 8000da0:	0013      	movs	r3, r2
 8000da2:	005b      	lsls	r3, r3, #1
 8000da4:	189b      	adds	r3, r3, r2
 8000da6:	005b      	lsls	r3, r3, #1
 8000da8:	4912      	ldr	r1, [pc, #72]	; (8000df4 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8000daa:	0018      	movs	r0, r3
 8000dac:	f7ff f9a8 	bl	8000100 <__udivsi3>
 8000db0:	0003      	movs	r3, r0
 8000db2:	3301      	adds	r3, #1
 8000db4:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000db6:	e008      	b.n	8000dca <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d003      	beq.n	8000dc6 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	3b01      	subs	r3, #1
 8000dc2:	60fb      	str	r3, [r7, #12]
 8000dc4:	e001      	b.n	8000dca <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8000dc6:	2303      	movs	r3, #3
 8000dc8:	e009      	b.n	8000dde <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000dca:	4b07      	ldr	r3, [pc, #28]	; (8000de8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000dcc:	695a      	ldr	r2, [r3, #20]
 8000dce:	2380      	movs	r3, #128	; 0x80
 8000dd0:	00db      	lsls	r3, r3, #3
 8000dd2:	401a      	ands	r2, r3
 8000dd4:	2380      	movs	r3, #128	; 0x80
 8000dd6:	00db      	lsls	r3, r3, #3
 8000dd8:	429a      	cmp	r2, r3
 8000dda:	d0ed      	beq.n	8000db8 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8000ddc:	2300      	movs	r3, #0
}
 8000dde:	0018      	movs	r0, r3
 8000de0:	46bd      	mov	sp, r7
 8000de2:	b004      	add	sp, #16
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	46c0      	nop			; (mov r8, r8)
 8000de8:	40007000 	.word	0x40007000
 8000dec:	fffff9ff 	.word	0xfffff9ff
 8000df0:	20000000 	.word	0x20000000
 8000df4:	000f4240 	.word	0x000f4240

08000df8 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8000dfc:	4b03      	ldr	r3, [pc, #12]	; (8000e0c <LL_RCC_GetAPB1Prescaler+0x14>)
 8000dfe:	689a      	ldr	r2, [r3, #8]
 8000e00:	23e0      	movs	r3, #224	; 0xe0
 8000e02:	01db      	lsls	r3, r3, #7
 8000e04:	4013      	ands	r3, r2
}
 8000e06:	0018      	movs	r0, r3
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}
 8000e0c:	40021000 	.word	0x40021000

08000e10 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b088      	sub	sp, #32
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d101      	bne.n	8000e22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000e1e:	2301      	movs	r3, #1
 8000e20:	e2f3      	b.n	800140a <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	2201      	movs	r2, #1
 8000e28:	4013      	ands	r3, r2
 8000e2a:	d100      	bne.n	8000e2e <HAL_RCC_OscConfig+0x1e>
 8000e2c:	e07c      	b.n	8000f28 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000e2e:	4bc3      	ldr	r3, [pc, #780]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 8000e30:	689b      	ldr	r3, [r3, #8]
 8000e32:	2238      	movs	r2, #56	; 0x38
 8000e34:	4013      	ands	r3, r2
 8000e36:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000e38:	4bc0      	ldr	r3, [pc, #768]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 8000e3a:	68db      	ldr	r3, [r3, #12]
 8000e3c:	2203      	movs	r2, #3
 8000e3e:	4013      	ands	r3, r2
 8000e40:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8000e42:	69bb      	ldr	r3, [r7, #24]
 8000e44:	2b10      	cmp	r3, #16
 8000e46:	d102      	bne.n	8000e4e <HAL_RCC_OscConfig+0x3e>
 8000e48:	697b      	ldr	r3, [r7, #20]
 8000e4a:	2b03      	cmp	r3, #3
 8000e4c:	d002      	beq.n	8000e54 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8000e4e:	69bb      	ldr	r3, [r7, #24]
 8000e50:	2b08      	cmp	r3, #8
 8000e52:	d10b      	bne.n	8000e6c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e54:	4bb9      	ldr	r3, [pc, #740]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 8000e56:	681a      	ldr	r2, [r3, #0]
 8000e58:	2380      	movs	r3, #128	; 0x80
 8000e5a:	029b      	lsls	r3, r3, #10
 8000e5c:	4013      	ands	r3, r2
 8000e5e:	d062      	beq.n	8000f26 <HAL_RCC_OscConfig+0x116>
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	685b      	ldr	r3, [r3, #4]
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d15e      	bne.n	8000f26 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8000e68:	2301      	movs	r3, #1
 8000e6a:	e2ce      	b.n	800140a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	685a      	ldr	r2, [r3, #4]
 8000e70:	2380      	movs	r3, #128	; 0x80
 8000e72:	025b      	lsls	r3, r3, #9
 8000e74:	429a      	cmp	r2, r3
 8000e76:	d107      	bne.n	8000e88 <HAL_RCC_OscConfig+0x78>
 8000e78:	4bb0      	ldr	r3, [pc, #704]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 8000e7a:	681a      	ldr	r2, [r3, #0]
 8000e7c:	4baf      	ldr	r3, [pc, #700]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 8000e7e:	2180      	movs	r1, #128	; 0x80
 8000e80:	0249      	lsls	r1, r1, #9
 8000e82:	430a      	orrs	r2, r1
 8000e84:	601a      	str	r2, [r3, #0]
 8000e86:	e020      	b.n	8000eca <HAL_RCC_OscConfig+0xba>
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	685a      	ldr	r2, [r3, #4]
 8000e8c:	23a0      	movs	r3, #160	; 0xa0
 8000e8e:	02db      	lsls	r3, r3, #11
 8000e90:	429a      	cmp	r2, r3
 8000e92:	d10e      	bne.n	8000eb2 <HAL_RCC_OscConfig+0xa2>
 8000e94:	4ba9      	ldr	r3, [pc, #676]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 8000e96:	681a      	ldr	r2, [r3, #0]
 8000e98:	4ba8      	ldr	r3, [pc, #672]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 8000e9a:	2180      	movs	r1, #128	; 0x80
 8000e9c:	02c9      	lsls	r1, r1, #11
 8000e9e:	430a      	orrs	r2, r1
 8000ea0:	601a      	str	r2, [r3, #0]
 8000ea2:	4ba6      	ldr	r3, [pc, #664]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 8000ea4:	681a      	ldr	r2, [r3, #0]
 8000ea6:	4ba5      	ldr	r3, [pc, #660]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 8000ea8:	2180      	movs	r1, #128	; 0x80
 8000eaa:	0249      	lsls	r1, r1, #9
 8000eac:	430a      	orrs	r2, r1
 8000eae:	601a      	str	r2, [r3, #0]
 8000eb0:	e00b      	b.n	8000eca <HAL_RCC_OscConfig+0xba>
 8000eb2:	4ba2      	ldr	r3, [pc, #648]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 8000eb4:	681a      	ldr	r2, [r3, #0]
 8000eb6:	4ba1      	ldr	r3, [pc, #644]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 8000eb8:	49a1      	ldr	r1, [pc, #644]	; (8001140 <HAL_RCC_OscConfig+0x330>)
 8000eba:	400a      	ands	r2, r1
 8000ebc:	601a      	str	r2, [r3, #0]
 8000ebe:	4b9f      	ldr	r3, [pc, #636]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 8000ec0:	681a      	ldr	r2, [r3, #0]
 8000ec2:	4b9e      	ldr	r3, [pc, #632]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 8000ec4:	499f      	ldr	r1, [pc, #636]	; (8001144 <HAL_RCC_OscConfig+0x334>)
 8000ec6:	400a      	ands	r2, r1
 8000ec8:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	685b      	ldr	r3, [r3, #4]
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d014      	beq.n	8000efc <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ed2:	f7ff fcd3 	bl	800087c <HAL_GetTick>
 8000ed6:	0003      	movs	r3, r0
 8000ed8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000eda:	e008      	b.n	8000eee <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000edc:	f7ff fcce 	bl	800087c <HAL_GetTick>
 8000ee0:	0002      	movs	r2, r0
 8000ee2:	693b      	ldr	r3, [r7, #16]
 8000ee4:	1ad3      	subs	r3, r2, r3
 8000ee6:	2b64      	cmp	r3, #100	; 0x64
 8000ee8:	d901      	bls.n	8000eee <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8000eea:	2303      	movs	r3, #3
 8000eec:	e28d      	b.n	800140a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000eee:	4b93      	ldr	r3, [pc, #588]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 8000ef0:	681a      	ldr	r2, [r3, #0]
 8000ef2:	2380      	movs	r3, #128	; 0x80
 8000ef4:	029b      	lsls	r3, r3, #10
 8000ef6:	4013      	ands	r3, r2
 8000ef8:	d0f0      	beq.n	8000edc <HAL_RCC_OscConfig+0xcc>
 8000efa:	e015      	b.n	8000f28 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000efc:	f7ff fcbe 	bl	800087c <HAL_GetTick>
 8000f00:	0003      	movs	r3, r0
 8000f02:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000f04:	e008      	b.n	8000f18 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f06:	f7ff fcb9 	bl	800087c <HAL_GetTick>
 8000f0a:	0002      	movs	r2, r0
 8000f0c:	693b      	ldr	r3, [r7, #16]
 8000f0e:	1ad3      	subs	r3, r2, r3
 8000f10:	2b64      	cmp	r3, #100	; 0x64
 8000f12:	d901      	bls.n	8000f18 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8000f14:	2303      	movs	r3, #3
 8000f16:	e278      	b.n	800140a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000f18:	4b88      	ldr	r3, [pc, #544]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 8000f1a:	681a      	ldr	r2, [r3, #0]
 8000f1c:	2380      	movs	r3, #128	; 0x80
 8000f1e:	029b      	lsls	r3, r3, #10
 8000f20:	4013      	ands	r3, r2
 8000f22:	d1f0      	bne.n	8000f06 <HAL_RCC_OscConfig+0xf6>
 8000f24:	e000      	b.n	8000f28 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f26:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	2202      	movs	r2, #2
 8000f2e:	4013      	ands	r3, r2
 8000f30:	d100      	bne.n	8000f34 <HAL_RCC_OscConfig+0x124>
 8000f32:	e099      	b.n	8001068 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f34:	4b81      	ldr	r3, [pc, #516]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 8000f36:	689b      	ldr	r3, [r3, #8]
 8000f38:	2238      	movs	r2, #56	; 0x38
 8000f3a:	4013      	ands	r3, r2
 8000f3c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000f3e:	4b7f      	ldr	r3, [pc, #508]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 8000f40:	68db      	ldr	r3, [r3, #12]
 8000f42:	2203      	movs	r2, #3
 8000f44:	4013      	ands	r3, r2
 8000f46:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8000f48:	69bb      	ldr	r3, [r7, #24]
 8000f4a:	2b10      	cmp	r3, #16
 8000f4c:	d102      	bne.n	8000f54 <HAL_RCC_OscConfig+0x144>
 8000f4e:	697b      	ldr	r3, [r7, #20]
 8000f50:	2b02      	cmp	r3, #2
 8000f52:	d002      	beq.n	8000f5a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8000f54:	69bb      	ldr	r3, [r7, #24]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d135      	bne.n	8000fc6 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000f5a:	4b78      	ldr	r3, [pc, #480]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 8000f5c:	681a      	ldr	r2, [r3, #0]
 8000f5e:	2380      	movs	r3, #128	; 0x80
 8000f60:	00db      	lsls	r3, r3, #3
 8000f62:	4013      	ands	r3, r2
 8000f64:	d005      	beq.n	8000f72 <HAL_RCC_OscConfig+0x162>
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	68db      	ldr	r3, [r3, #12]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d101      	bne.n	8000f72 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8000f6e:	2301      	movs	r3, #1
 8000f70:	e24b      	b.n	800140a <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f72:	4b72      	ldr	r3, [pc, #456]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 8000f74:	685b      	ldr	r3, [r3, #4]
 8000f76:	4a74      	ldr	r2, [pc, #464]	; (8001148 <HAL_RCC_OscConfig+0x338>)
 8000f78:	4013      	ands	r3, r2
 8000f7a:	0019      	movs	r1, r3
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	695b      	ldr	r3, [r3, #20]
 8000f80:	021a      	lsls	r2, r3, #8
 8000f82:	4b6e      	ldr	r3, [pc, #440]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 8000f84:	430a      	orrs	r2, r1
 8000f86:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000f88:	69bb      	ldr	r3, [r7, #24]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d112      	bne.n	8000fb4 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000f8e:	4b6b      	ldr	r3, [pc, #428]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	4a6e      	ldr	r2, [pc, #440]	; (800114c <HAL_RCC_OscConfig+0x33c>)
 8000f94:	4013      	ands	r3, r2
 8000f96:	0019      	movs	r1, r3
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	691a      	ldr	r2, [r3, #16]
 8000f9c:	4b67      	ldr	r3, [pc, #412]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 8000f9e:	430a      	orrs	r2, r1
 8000fa0:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8000fa2:	4b66      	ldr	r3, [pc, #408]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	0adb      	lsrs	r3, r3, #11
 8000fa8:	2207      	movs	r2, #7
 8000faa:	4013      	ands	r3, r2
 8000fac:	4a68      	ldr	r2, [pc, #416]	; (8001150 <HAL_RCC_OscConfig+0x340>)
 8000fae:	40da      	lsrs	r2, r3
 8000fb0:	4b68      	ldr	r3, [pc, #416]	; (8001154 <HAL_RCC_OscConfig+0x344>)
 8000fb2:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8000fb4:	4b68      	ldr	r3, [pc, #416]	; (8001158 <HAL_RCC_OscConfig+0x348>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	0018      	movs	r0, r3
 8000fba:	f7ff fc03 	bl	80007c4 <HAL_InitTick>
 8000fbe:	1e03      	subs	r3, r0, #0
 8000fc0:	d051      	beq.n	8001066 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	e221      	b.n	800140a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	68db      	ldr	r3, [r3, #12]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d030      	beq.n	8001030 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000fce:	4b5b      	ldr	r3, [pc, #364]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	4a5e      	ldr	r2, [pc, #376]	; (800114c <HAL_RCC_OscConfig+0x33c>)
 8000fd4:	4013      	ands	r3, r2
 8000fd6:	0019      	movs	r1, r3
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	691a      	ldr	r2, [r3, #16]
 8000fdc:	4b57      	ldr	r3, [pc, #348]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 8000fde:	430a      	orrs	r2, r1
 8000fe0:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8000fe2:	4b56      	ldr	r3, [pc, #344]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 8000fe4:	681a      	ldr	r2, [r3, #0]
 8000fe6:	4b55      	ldr	r3, [pc, #340]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 8000fe8:	2180      	movs	r1, #128	; 0x80
 8000fea:	0049      	lsls	r1, r1, #1
 8000fec:	430a      	orrs	r2, r1
 8000fee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ff0:	f7ff fc44 	bl	800087c <HAL_GetTick>
 8000ff4:	0003      	movs	r3, r0
 8000ff6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000ff8:	e008      	b.n	800100c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ffa:	f7ff fc3f 	bl	800087c <HAL_GetTick>
 8000ffe:	0002      	movs	r2, r0
 8001000:	693b      	ldr	r3, [r7, #16]
 8001002:	1ad3      	subs	r3, r2, r3
 8001004:	2b02      	cmp	r3, #2
 8001006:	d901      	bls.n	800100c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001008:	2303      	movs	r3, #3
 800100a:	e1fe      	b.n	800140a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800100c:	4b4b      	ldr	r3, [pc, #300]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 800100e:	681a      	ldr	r2, [r3, #0]
 8001010:	2380      	movs	r3, #128	; 0x80
 8001012:	00db      	lsls	r3, r3, #3
 8001014:	4013      	ands	r3, r2
 8001016:	d0f0      	beq.n	8000ffa <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001018:	4b48      	ldr	r3, [pc, #288]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 800101a:	685b      	ldr	r3, [r3, #4]
 800101c:	4a4a      	ldr	r2, [pc, #296]	; (8001148 <HAL_RCC_OscConfig+0x338>)
 800101e:	4013      	ands	r3, r2
 8001020:	0019      	movs	r1, r3
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	695b      	ldr	r3, [r3, #20]
 8001026:	021a      	lsls	r2, r3, #8
 8001028:	4b44      	ldr	r3, [pc, #272]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 800102a:	430a      	orrs	r2, r1
 800102c:	605a      	str	r2, [r3, #4]
 800102e:	e01b      	b.n	8001068 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001030:	4b42      	ldr	r3, [pc, #264]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 8001032:	681a      	ldr	r2, [r3, #0]
 8001034:	4b41      	ldr	r3, [pc, #260]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 8001036:	4949      	ldr	r1, [pc, #292]	; (800115c <HAL_RCC_OscConfig+0x34c>)
 8001038:	400a      	ands	r2, r1
 800103a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800103c:	f7ff fc1e 	bl	800087c <HAL_GetTick>
 8001040:	0003      	movs	r3, r0
 8001042:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001044:	e008      	b.n	8001058 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001046:	f7ff fc19 	bl	800087c <HAL_GetTick>
 800104a:	0002      	movs	r2, r0
 800104c:	693b      	ldr	r3, [r7, #16]
 800104e:	1ad3      	subs	r3, r2, r3
 8001050:	2b02      	cmp	r3, #2
 8001052:	d901      	bls.n	8001058 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001054:	2303      	movs	r3, #3
 8001056:	e1d8      	b.n	800140a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001058:	4b38      	ldr	r3, [pc, #224]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 800105a:	681a      	ldr	r2, [r3, #0]
 800105c:	2380      	movs	r3, #128	; 0x80
 800105e:	00db      	lsls	r3, r3, #3
 8001060:	4013      	ands	r3, r2
 8001062:	d1f0      	bne.n	8001046 <HAL_RCC_OscConfig+0x236>
 8001064:	e000      	b.n	8001068 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001066:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	2208      	movs	r2, #8
 800106e:	4013      	ands	r3, r2
 8001070:	d047      	beq.n	8001102 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001072:	4b32      	ldr	r3, [pc, #200]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 8001074:	689b      	ldr	r3, [r3, #8]
 8001076:	2238      	movs	r2, #56	; 0x38
 8001078:	4013      	ands	r3, r2
 800107a:	2b18      	cmp	r3, #24
 800107c:	d10a      	bne.n	8001094 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800107e:	4b2f      	ldr	r3, [pc, #188]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 8001080:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001082:	2202      	movs	r2, #2
 8001084:	4013      	ands	r3, r2
 8001086:	d03c      	beq.n	8001102 <HAL_RCC_OscConfig+0x2f2>
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	699b      	ldr	r3, [r3, #24]
 800108c:	2b00      	cmp	r3, #0
 800108e:	d138      	bne.n	8001102 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001090:	2301      	movs	r3, #1
 8001092:	e1ba      	b.n	800140a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	699b      	ldr	r3, [r3, #24]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d019      	beq.n	80010d0 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800109c:	4b27      	ldr	r3, [pc, #156]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 800109e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80010a0:	4b26      	ldr	r3, [pc, #152]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 80010a2:	2101      	movs	r1, #1
 80010a4:	430a      	orrs	r2, r1
 80010a6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010a8:	f7ff fbe8 	bl	800087c <HAL_GetTick>
 80010ac:	0003      	movs	r3, r0
 80010ae:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80010b0:	e008      	b.n	80010c4 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010b2:	f7ff fbe3 	bl	800087c <HAL_GetTick>
 80010b6:	0002      	movs	r2, r0
 80010b8:	693b      	ldr	r3, [r7, #16]
 80010ba:	1ad3      	subs	r3, r2, r3
 80010bc:	2b02      	cmp	r3, #2
 80010be:	d901      	bls.n	80010c4 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80010c0:	2303      	movs	r3, #3
 80010c2:	e1a2      	b.n	800140a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80010c4:	4b1d      	ldr	r3, [pc, #116]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 80010c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80010c8:	2202      	movs	r2, #2
 80010ca:	4013      	ands	r3, r2
 80010cc:	d0f1      	beq.n	80010b2 <HAL_RCC_OscConfig+0x2a2>
 80010ce:	e018      	b.n	8001102 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80010d0:	4b1a      	ldr	r3, [pc, #104]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 80010d2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80010d4:	4b19      	ldr	r3, [pc, #100]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 80010d6:	2101      	movs	r1, #1
 80010d8:	438a      	bics	r2, r1
 80010da:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010dc:	f7ff fbce 	bl	800087c <HAL_GetTick>
 80010e0:	0003      	movs	r3, r0
 80010e2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80010e4:	e008      	b.n	80010f8 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010e6:	f7ff fbc9 	bl	800087c <HAL_GetTick>
 80010ea:	0002      	movs	r2, r0
 80010ec:	693b      	ldr	r3, [r7, #16]
 80010ee:	1ad3      	subs	r3, r2, r3
 80010f0:	2b02      	cmp	r3, #2
 80010f2:	d901      	bls.n	80010f8 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80010f4:	2303      	movs	r3, #3
 80010f6:	e188      	b.n	800140a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80010f8:	4b10      	ldr	r3, [pc, #64]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 80010fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80010fc:	2202      	movs	r2, #2
 80010fe:	4013      	ands	r3, r2
 8001100:	d1f1      	bne.n	80010e6 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	2204      	movs	r2, #4
 8001108:	4013      	ands	r3, r2
 800110a:	d100      	bne.n	800110e <HAL_RCC_OscConfig+0x2fe>
 800110c:	e0c6      	b.n	800129c <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800110e:	231f      	movs	r3, #31
 8001110:	18fb      	adds	r3, r7, r3
 8001112:	2200      	movs	r2, #0
 8001114:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001116:	4b09      	ldr	r3, [pc, #36]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 8001118:	689b      	ldr	r3, [r3, #8]
 800111a:	2238      	movs	r2, #56	; 0x38
 800111c:	4013      	ands	r3, r2
 800111e:	2b20      	cmp	r3, #32
 8001120:	d11e      	bne.n	8001160 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001122:	4b06      	ldr	r3, [pc, #24]	; (800113c <HAL_RCC_OscConfig+0x32c>)
 8001124:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001126:	2202      	movs	r2, #2
 8001128:	4013      	ands	r3, r2
 800112a:	d100      	bne.n	800112e <HAL_RCC_OscConfig+0x31e>
 800112c:	e0b6      	b.n	800129c <HAL_RCC_OscConfig+0x48c>
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	689b      	ldr	r3, [r3, #8]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d000      	beq.n	8001138 <HAL_RCC_OscConfig+0x328>
 8001136:	e0b1      	b.n	800129c <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001138:	2301      	movs	r3, #1
 800113a:	e166      	b.n	800140a <HAL_RCC_OscConfig+0x5fa>
 800113c:	40021000 	.word	0x40021000
 8001140:	fffeffff 	.word	0xfffeffff
 8001144:	fffbffff 	.word	0xfffbffff
 8001148:	ffff80ff 	.word	0xffff80ff
 800114c:	ffffc7ff 	.word	0xffffc7ff
 8001150:	00f42400 	.word	0x00f42400
 8001154:	20000000 	.word	0x20000000
 8001158:	20000004 	.word	0x20000004
 800115c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001160:	4bac      	ldr	r3, [pc, #688]	; (8001414 <HAL_RCC_OscConfig+0x604>)
 8001162:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001164:	2380      	movs	r3, #128	; 0x80
 8001166:	055b      	lsls	r3, r3, #21
 8001168:	4013      	ands	r3, r2
 800116a:	d101      	bne.n	8001170 <HAL_RCC_OscConfig+0x360>
 800116c:	2301      	movs	r3, #1
 800116e:	e000      	b.n	8001172 <HAL_RCC_OscConfig+0x362>
 8001170:	2300      	movs	r3, #0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d011      	beq.n	800119a <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001176:	4ba7      	ldr	r3, [pc, #668]	; (8001414 <HAL_RCC_OscConfig+0x604>)
 8001178:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800117a:	4ba6      	ldr	r3, [pc, #664]	; (8001414 <HAL_RCC_OscConfig+0x604>)
 800117c:	2180      	movs	r1, #128	; 0x80
 800117e:	0549      	lsls	r1, r1, #21
 8001180:	430a      	orrs	r2, r1
 8001182:	63da      	str	r2, [r3, #60]	; 0x3c
 8001184:	4ba3      	ldr	r3, [pc, #652]	; (8001414 <HAL_RCC_OscConfig+0x604>)
 8001186:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001188:	2380      	movs	r3, #128	; 0x80
 800118a:	055b      	lsls	r3, r3, #21
 800118c:	4013      	ands	r3, r2
 800118e:	60fb      	str	r3, [r7, #12]
 8001190:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001192:	231f      	movs	r3, #31
 8001194:	18fb      	adds	r3, r7, r3
 8001196:	2201      	movs	r2, #1
 8001198:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800119a:	4b9f      	ldr	r3, [pc, #636]	; (8001418 <HAL_RCC_OscConfig+0x608>)
 800119c:	681a      	ldr	r2, [r3, #0]
 800119e:	2380      	movs	r3, #128	; 0x80
 80011a0:	005b      	lsls	r3, r3, #1
 80011a2:	4013      	ands	r3, r2
 80011a4:	d11a      	bne.n	80011dc <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80011a6:	4b9c      	ldr	r3, [pc, #624]	; (8001418 <HAL_RCC_OscConfig+0x608>)
 80011a8:	681a      	ldr	r2, [r3, #0]
 80011aa:	4b9b      	ldr	r3, [pc, #620]	; (8001418 <HAL_RCC_OscConfig+0x608>)
 80011ac:	2180      	movs	r1, #128	; 0x80
 80011ae:	0049      	lsls	r1, r1, #1
 80011b0:	430a      	orrs	r2, r1
 80011b2:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80011b4:	f7ff fb62 	bl	800087c <HAL_GetTick>
 80011b8:	0003      	movs	r3, r0
 80011ba:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80011bc:	e008      	b.n	80011d0 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011be:	f7ff fb5d 	bl	800087c <HAL_GetTick>
 80011c2:	0002      	movs	r2, r0
 80011c4:	693b      	ldr	r3, [r7, #16]
 80011c6:	1ad3      	subs	r3, r2, r3
 80011c8:	2b02      	cmp	r3, #2
 80011ca:	d901      	bls.n	80011d0 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80011cc:	2303      	movs	r3, #3
 80011ce:	e11c      	b.n	800140a <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80011d0:	4b91      	ldr	r3, [pc, #580]	; (8001418 <HAL_RCC_OscConfig+0x608>)
 80011d2:	681a      	ldr	r2, [r3, #0]
 80011d4:	2380      	movs	r3, #128	; 0x80
 80011d6:	005b      	lsls	r3, r3, #1
 80011d8:	4013      	ands	r3, r2
 80011da:	d0f0      	beq.n	80011be <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	689b      	ldr	r3, [r3, #8]
 80011e0:	2b01      	cmp	r3, #1
 80011e2:	d106      	bne.n	80011f2 <HAL_RCC_OscConfig+0x3e2>
 80011e4:	4b8b      	ldr	r3, [pc, #556]	; (8001414 <HAL_RCC_OscConfig+0x604>)
 80011e6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80011e8:	4b8a      	ldr	r3, [pc, #552]	; (8001414 <HAL_RCC_OscConfig+0x604>)
 80011ea:	2101      	movs	r1, #1
 80011ec:	430a      	orrs	r2, r1
 80011ee:	65da      	str	r2, [r3, #92]	; 0x5c
 80011f0:	e01c      	b.n	800122c <HAL_RCC_OscConfig+0x41c>
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	689b      	ldr	r3, [r3, #8]
 80011f6:	2b05      	cmp	r3, #5
 80011f8:	d10c      	bne.n	8001214 <HAL_RCC_OscConfig+0x404>
 80011fa:	4b86      	ldr	r3, [pc, #536]	; (8001414 <HAL_RCC_OscConfig+0x604>)
 80011fc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80011fe:	4b85      	ldr	r3, [pc, #532]	; (8001414 <HAL_RCC_OscConfig+0x604>)
 8001200:	2104      	movs	r1, #4
 8001202:	430a      	orrs	r2, r1
 8001204:	65da      	str	r2, [r3, #92]	; 0x5c
 8001206:	4b83      	ldr	r3, [pc, #524]	; (8001414 <HAL_RCC_OscConfig+0x604>)
 8001208:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800120a:	4b82      	ldr	r3, [pc, #520]	; (8001414 <HAL_RCC_OscConfig+0x604>)
 800120c:	2101      	movs	r1, #1
 800120e:	430a      	orrs	r2, r1
 8001210:	65da      	str	r2, [r3, #92]	; 0x5c
 8001212:	e00b      	b.n	800122c <HAL_RCC_OscConfig+0x41c>
 8001214:	4b7f      	ldr	r3, [pc, #508]	; (8001414 <HAL_RCC_OscConfig+0x604>)
 8001216:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001218:	4b7e      	ldr	r3, [pc, #504]	; (8001414 <HAL_RCC_OscConfig+0x604>)
 800121a:	2101      	movs	r1, #1
 800121c:	438a      	bics	r2, r1
 800121e:	65da      	str	r2, [r3, #92]	; 0x5c
 8001220:	4b7c      	ldr	r3, [pc, #496]	; (8001414 <HAL_RCC_OscConfig+0x604>)
 8001222:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001224:	4b7b      	ldr	r3, [pc, #492]	; (8001414 <HAL_RCC_OscConfig+0x604>)
 8001226:	2104      	movs	r1, #4
 8001228:	438a      	bics	r2, r1
 800122a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	689b      	ldr	r3, [r3, #8]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d014      	beq.n	800125e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001234:	f7ff fb22 	bl	800087c <HAL_GetTick>
 8001238:	0003      	movs	r3, r0
 800123a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800123c:	e009      	b.n	8001252 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800123e:	f7ff fb1d 	bl	800087c <HAL_GetTick>
 8001242:	0002      	movs	r2, r0
 8001244:	693b      	ldr	r3, [r7, #16]
 8001246:	1ad3      	subs	r3, r2, r3
 8001248:	4a74      	ldr	r2, [pc, #464]	; (800141c <HAL_RCC_OscConfig+0x60c>)
 800124a:	4293      	cmp	r3, r2
 800124c:	d901      	bls.n	8001252 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800124e:	2303      	movs	r3, #3
 8001250:	e0db      	b.n	800140a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001252:	4b70      	ldr	r3, [pc, #448]	; (8001414 <HAL_RCC_OscConfig+0x604>)
 8001254:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001256:	2202      	movs	r2, #2
 8001258:	4013      	ands	r3, r2
 800125a:	d0f0      	beq.n	800123e <HAL_RCC_OscConfig+0x42e>
 800125c:	e013      	b.n	8001286 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800125e:	f7ff fb0d 	bl	800087c <HAL_GetTick>
 8001262:	0003      	movs	r3, r0
 8001264:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001266:	e009      	b.n	800127c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001268:	f7ff fb08 	bl	800087c <HAL_GetTick>
 800126c:	0002      	movs	r2, r0
 800126e:	693b      	ldr	r3, [r7, #16]
 8001270:	1ad3      	subs	r3, r2, r3
 8001272:	4a6a      	ldr	r2, [pc, #424]	; (800141c <HAL_RCC_OscConfig+0x60c>)
 8001274:	4293      	cmp	r3, r2
 8001276:	d901      	bls.n	800127c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001278:	2303      	movs	r3, #3
 800127a:	e0c6      	b.n	800140a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800127c:	4b65      	ldr	r3, [pc, #404]	; (8001414 <HAL_RCC_OscConfig+0x604>)
 800127e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001280:	2202      	movs	r2, #2
 8001282:	4013      	ands	r3, r2
 8001284:	d1f0      	bne.n	8001268 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001286:	231f      	movs	r3, #31
 8001288:	18fb      	adds	r3, r7, r3
 800128a:	781b      	ldrb	r3, [r3, #0]
 800128c:	2b01      	cmp	r3, #1
 800128e:	d105      	bne.n	800129c <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001290:	4b60      	ldr	r3, [pc, #384]	; (8001414 <HAL_RCC_OscConfig+0x604>)
 8001292:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001294:	4b5f      	ldr	r3, [pc, #380]	; (8001414 <HAL_RCC_OscConfig+0x604>)
 8001296:	4962      	ldr	r1, [pc, #392]	; (8001420 <HAL_RCC_OscConfig+0x610>)
 8001298:	400a      	ands	r2, r1
 800129a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	69db      	ldr	r3, [r3, #28]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d100      	bne.n	80012a6 <HAL_RCC_OscConfig+0x496>
 80012a4:	e0b0      	b.n	8001408 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80012a6:	4b5b      	ldr	r3, [pc, #364]	; (8001414 <HAL_RCC_OscConfig+0x604>)
 80012a8:	689b      	ldr	r3, [r3, #8]
 80012aa:	2238      	movs	r2, #56	; 0x38
 80012ac:	4013      	ands	r3, r2
 80012ae:	2b10      	cmp	r3, #16
 80012b0:	d100      	bne.n	80012b4 <HAL_RCC_OscConfig+0x4a4>
 80012b2:	e078      	b.n	80013a6 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	69db      	ldr	r3, [r3, #28]
 80012b8:	2b02      	cmp	r3, #2
 80012ba:	d153      	bne.n	8001364 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012bc:	4b55      	ldr	r3, [pc, #340]	; (8001414 <HAL_RCC_OscConfig+0x604>)
 80012be:	681a      	ldr	r2, [r3, #0]
 80012c0:	4b54      	ldr	r3, [pc, #336]	; (8001414 <HAL_RCC_OscConfig+0x604>)
 80012c2:	4958      	ldr	r1, [pc, #352]	; (8001424 <HAL_RCC_OscConfig+0x614>)
 80012c4:	400a      	ands	r2, r1
 80012c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012c8:	f7ff fad8 	bl	800087c <HAL_GetTick>
 80012cc:	0003      	movs	r3, r0
 80012ce:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80012d0:	e008      	b.n	80012e4 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012d2:	f7ff fad3 	bl	800087c <HAL_GetTick>
 80012d6:	0002      	movs	r2, r0
 80012d8:	693b      	ldr	r3, [r7, #16]
 80012da:	1ad3      	subs	r3, r2, r3
 80012dc:	2b02      	cmp	r3, #2
 80012de:	d901      	bls.n	80012e4 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80012e0:	2303      	movs	r3, #3
 80012e2:	e092      	b.n	800140a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80012e4:	4b4b      	ldr	r3, [pc, #300]	; (8001414 <HAL_RCC_OscConfig+0x604>)
 80012e6:	681a      	ldr	r2, [r3, #0]
 80012e8:	2380      	movs	r3, #128	; 0x80
 80012ea:	049b      	lsls	r3, r3, #18
 80012ec:	4013      	ands	r3, r2
 80012ee:	d1f0      	bne.n	80012d2 <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80012f0:	4b48      	ldr	r3, [pc, #288]	; (8001414 <HAL_RCC_OscConfig+0x604>)
 80012f2:	68db      	ldr	r3, [r3, #12]
 80012f4:	4a4c      	ldr	r2, [pc, #304]	; (8001428 <HAL_RCC_OscConfig+0x618>)
 80012f6:	4013      	ands	r3, r2
 80012f8:	0019      	movs	r1, r3
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	6a1a      	ldr	r2, [r3, #32]
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001302:	431a      	orrs	r2, r3
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001308:	021b      	lsls	r3, r3, #8
 800130a:	431a      	orrs	r2, r3
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001310:	431a      	orrs	r2, r3
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001316:	431a      	orrs	r2, r3
 8001318:	4b3e      	ldr	r3, [pc, #248]	; (8001414 <HAL_RCC_OscConfig+0x604>)
 800131a:	430a      	orrs	r2, r1
 800131c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800131e:	4b3d      	ldr	r3, [pc, #244]	; (8001414 <HAL_RCC_OscConfig+0x604>)
 8001320:	681a      	ldr	r2, [r3, #0]
 8001322:	4b3c      	ldr	r3, [pc, #240]	; (8001414 <HAL_RCC_OscConfig+0x604>)
 8001324:	2180      	movs	r1, #128	; 0x80
 8001326:	0449      	lsls	r1, r1, #17
 8001328:	430a      	orrs	r2, r1
 800132a:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800132c:	4b39      	ldr	r3, [pc, #228]	; (8001414 <HAL_RCC_OscConfig+0x604>)
 800132e:	68da      	ldr	r2, [r3, #12]
 8001330:	4b38      	ldr	r3, [pc, #224]	; (8001414 <HAL_RCC_OscConfig+0x604>)
 8001332:	2180      	movs	r1, #128	; 0x80
 8001334:	0549      	lsls	r1, r1, #21
 8001336:	430a      	orrs	r2, r1
 8001338:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800133a:	f7ff fa9f 	bl	800087c <HAL_GetTick>
 800133e:	0003      	movs	r3, r0
 8001340:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001342:	e008      	b.n	8001356 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001344:	f7ff fa9a 	bl	800087c <HAL_GetTick>
 8001348:	0002      	movs	r2, r0
 800134a:	693b      	ldr	r3, [r7, #16]
 800134c:	1ad3      	subs	r3, r2, r3
 800134e:	2b02      	cmp	r3, #2
 8001350:	d901      	bls.n	8001356 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8001352:	2303      	movs	r3, #3
 8001354:	e059      	b.n	800140a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001356:	4b2f      	ldr	r3, [pc, #188]	; (8001414 <HAL_RCC_OscConfig+0x604>)
 8001358:	681a      	ldr	r2, [r3, #0]
 800135a:	2380      	movs	r3, #128	; 0x80
 800135c:	049b      	lsls	r3, r3, #18
 800135e:	4013      	ands	r3, r2
 8001360:	d0f0      	beq.n	8001344 <HAL_RCC_OscConfig+0x534>
 8001362:	e051      	b.n	8001408 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001364:	4b2b      	ldr	r3, [pc, #172]	; (8001414 <HAL_RCC_OscConfig+0x604>)
 8001366:	681a      	ldr	r2, [r3, #0]
 8001368:	4b2a      	ldr	r3, [pc, #168]	; (8001414 <HAL_RCC_OscConfig+0x604>)
 800136a:	492e      	ldr	r1, [pc, #184]	; (8001424 <HAL_RCC_OscConfig+0x614>)
 800136c:	400a      	ands	r2, r1
 800136e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001370:	f7ff fa84 	bl	800087c <HAL_GetTick>
 8001374:	0003      	movs	r3, r0
 8001376:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001378:	e008      	b.n	800138c <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800137a:	f7ff fa7f 	bl	800087c <HAL_GetTick>
 800137e:	0002      	movs	r2, r0
 8001380:	693b      	ldr	r3, [r7, #16]
 8001382:	1ad3      	subs	r3, r2, r3
 8001384:	2b02      	cmp	r3, #2
 8001386:	d901      	bls.n	800138c <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8001388:	2303      	movs	r3, #3
 800138a:	e03e      	b.n	800140a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800138c:	4b21      	ldr	r3, [pc, #132]	; (8001414 <HAL_RCC_OscConfig+0x604>)
 800138e:	681a      	ldr	r2, [r3, #0]
 8001390:	2380      	movs	r3, #128	; 0x80
 8001392:	049b      	lsls	r3, r3, #18
 8001394:	4013      	ands	r3, r2
 8001396:	d1f0      	bne.n	800137a <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8001398:	4b1e      	ldr	r3, [pc, #120]	; (8001414 <HAL_RCC_OscConfig+0x604>)
 800139a:	68da      	ldr	r2, [r3, #12]
 800139c:	4b1d      	ldr	r3, [pc, #116]	; (8001414 <HAL_RCC_OscConfig+0x604>)
 800139e:	4923      	ldr	r1, [pc, #140]	; (800142c <HAL_RCC_OscConfig+0x61c>)
 80013a0:	400a      	ands	r2, r1
 80013a2:	60da      	str	r2, [r3, #12]
 80013a4:	e030      	b.n	8001408 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	69db      	ldr	r3, [r3, #28]
 80013aa:	2b01      	cmp	r3, #1
 80013ac:	d101      	bne.n	80013b2 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 80013ae:	2301      	movs	r3, #1
 80013b0:	e02b      	b.n	800140a <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80013b2:	4b18      	ldr	r3, [pc, #96]	; (8001414 <HAL_RCC_OscConfig+0x604>)
 80013b4:	68db      	ldr	r3, [r3, #12]
 80013b6:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013b8:	697b      	ldr	r3, [r7, #20]
 80013ba:	2203      	movs	r2, #3
 80013bc:	401a      	ands	r2, r3
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	6a1b      	ldr	r3, [r3, #32]
 80013c2:	429a      	cmp	r2, r3
 80013c4:	d11e      	bne.n	8001404 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80013c6:	697b      	ldr	r3, [r7, #20]
 80013c8:	2270      	movs	r2, #112	; 0x70
 80013ca:	401a      	ands	r2, r3
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013d0:	429a      	cmp	r2, r3
 80013d2:	d117      	bne.n	8001404 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80013d4:	697a      	ldr	r2, [r7, #20]
 80013d6:	23fe      	movs	r3, #254	; 0xfe
 80013d8:	01db      	lsls	r3, r3, #7
 80013da:	401a      	ands	r2, r3
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013e0:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80013e2:	429a      	cmp	r2, r3
 80013e4:	d10e      	bne.n	8001404 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80013e6:	697a      	ldr	r2, [r7, #20]
 80013e8:	23f8      	movs	r3, #248	; 0xf8
 80013ea:	039b      	lsls	r3, r3, #14
 80013ec:	401a      	ands	r2, r3
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80013f2:	429a      	cmp	r2, r3
 80013f4:	d106      	bne.n	8001404 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80013f6:	697b      	ldr	r3, [r7, #20]
 80013f8:	0f5b      	lsrs	r3, r3, #29
 80013fa:	075a      	lsls	r2, r3, #29
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001400:	429a      	cmp	r2, r3
 8001402:	d001      	beq.n	8001408 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8001404:	2301      	movs	r3, #1
 8001406:	e000      	b.n	800140a <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8001408:	2300      	movs	r3, #0
}
 800140a:	0018      	movs	r0, r3
 800140c:	46bd      	mov	sp, r7
 800140e:	b008      	add	sp, #32
 8001410:	bd80      	pop	{r7, pc}
 8001412:	46c0      	nop			; (mov r8, r8)
 8001414:	40021000 	.word	0x40021000
 8001418:	40007000 	.word	0x40007000
 800141c:	00001388 	.word	0x00001388
 8001420:	efffffff 	.word	0xefffffff
 8001424:	feffffff 	.word	0xfeffffff
 8001428:	1fc1808c 	.word	0x1fc1808c
 800142c:	effefffc 	.word	0xeffefffc

08001430 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b084      	sub	sp, #16
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
 8001438:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d101      	bne.n	8001444 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001440:	2301      	movs	r3, #1
 8001442:	e0e9      	b.n	8001618 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001444:	4b76      	ldr	r3, [pc, #472]	; (8001620 <HAL_RCC_ClockConfig+0x1f0>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	2207      	movs	r2, #7
 800144a:	4013      	ands	r3, r2
 800144c:	683a      	ldr	r2, [r7, #0]
 800144e:	429a      	cmp	r2, r3
 8001450:	d91e      	bls.n	8001490 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001452:	4b73      	ldr	r3, [pc, #460]	; (8001620 <HAL_RCC_ClockConfig+0x1f0>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	2207      	movs	r2, #7
 8001458:	4393      	bics	r3, r2
 800145a:	0019      	movs	r1, r3
 800145c:	4b70      	ldr	r3, [pc, #448]	; (8001620 <HAL_RCC_ClockConfig+0x1f0>)
 800145e:	683a      	ldr	r2, [r7, #0]
 8001460:	430a      	orrs	r2, r1
 8001462:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001464:	f7ff fa0a 	bl	800087c <HAL_GetTick>
 8001468:	0003      	movs	r3, r0
 800146a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800146c:	e009      	b.n	8001482 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800146e:	f7ff fa05 	bl	800087c <HAL_GetTick>
 8001472:	0002      	movs	r2, r0
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	1ad3      	subs	r3, r2, r3
 8001478:	4a6a      	ldr	r2, [pc, #424]	; (8001624 <HAL_RCC_ClockConfig+0x1f4>)
 800147a:	4293      	cmp	r3, r2
 800147c:	d901      	bls.n	8001482 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800147e:	2303      	movs	r3, #3
 8001480:	e0ca      	b.n	8001618 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001482:	4b67      	ldr	r3, [pc, #412]	; (8001620 <HAL_RCC_ClockConfig+0x1f0>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	2207      	movs	r2, #7
 8001488:	4013      	ands	r3, r2
 800148a:	683a      	ldr	r2, [r7, #0]
 800148c:	429a      	cmp	r2, r3
 800148e:	d1ee      	bne.n	800146e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	2202      	movs	r2, #2
 8001496:	4013      	ands	r3, r2
 8001498:	d015      	beq.n	80014c6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	2204      	movs	r2, #4
 80014a0:	4013      	ands	r3, r2
 80014a2:	d006      	beq.n	80014b2 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80014a4:	4b60      	ldr	r3, [pc, #384]	; (8001628 <HAL_RCC_ClockConfig+0x1f8>)
 80014a6:	689a      	ldr	r2, [r3, #8]
 80014a8:	4b5f      	ldr	r3, [pc, #380]	; (8001628 <HAL_RCC_ClockConfig+0x1f8>)
 80014aa:	21e0      	movs	r1, #224	; 0xe0
 80014ac:	01c9      	lsls	r1, r1, #7
 80014ae:	430a      	orrs	r2, r1
 80014b0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014b2:	4b5d      	ldr	r3, [pc, #372]	; (8001628 <HAL_RCC_ClockConfig+0x1f8>)
 80014b4:	689b      	ldr	r3, [r3, #8]
 80014b6:	4a5d      	ldr	r2, [pc, #372]	; (800162c <HAL_RCC_ClockConfig+0x1fc>)
 80014b8:	4013      	ands	r3, r2
 80014ba:	0019      	movs	r1, r3
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	689a      	ldr	r2, [r3, #8]
 80014c0:	4b59      	ldr	r3, [pc, #356]	; (8001628 <HAL_RCC_ClockConfig+0x1f8>)
 80014c2:	430a      	orrs	r2, r1
 80014c4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	2201      	movs	r2, #1
 80014cc:	4013      	ands	r3, r2
 80014ce:	d057      	beq.n	8001580 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	685b      	ldr	r3, [r3, #4]
 80014d4:	2b01      	cmp	r3, #1
 80014d6:	d107      	bne.n	80014e8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80014d8:	4b53      	ldr	r3, [pc, #332]	; (8001628 <HAL_RCC_ClockConfig+0x1f8>)
 80014da:	681a      	ldr	r2, [r3, #0]
 80014dc:	2380      	movs	r3, #128	; 0x80
 80014de:	029b      	lsls	r3, r3, #10
 80014e0:	4013      	ands	r3, r2
 80014e2:	d12b      	bne.n	800153c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80014e4:	2301      	movs	r3, #1
 80014e6:	e097      	b.n	8001618 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	685b      	ldr	r3, [r3, #4]
 80014ec:	2b02      	cmp	r3, #2
 80014ee:	d107      	bne.n	8001500 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80014f0:	4b4d      	ldr	r3, [pc, #308]	; (8001628 <HAL_RCC_ClockConfig+0x1f8>)
 80014f2:	681a      	ldr	r2, [r3, #0]
 80014f4:	2380      	movs	r3, #128	; 0x80
 80014f6:	049b      	lsls	r3, r3, #18
 80014f8:	4013      	ands	r3, r2
 80014fa:	d11f      	bne.n	800153c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80014fc:	2301      	movs	r3, #1
 80014fe:	e08b      	b.n	8001618 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d107      	bne.n	8001518 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001508:	4b47      	ldr	r3, [pc, #284]	; (8001628 <HAL_RCC_ClockConfig+0x1f8>)
 800150a:	681a      	ldr	r2, [r3, #0]
 800150c:	2380      	movs	r3, #128	; 0x80
 800150e:	00db      	lsls	r3, r3, #3
 8001510:	4013      	ands	r3, r2
 8001512:	d113      	bne.n	800153c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001514:	2301      	movs	r3, #1
 8001516:	e07f      	b.n	8001618 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	2b03      	cmp	r3, #3
 800151e:	d106      	bne.n	800152e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001520:	4b41      	ldr	r3, [pc, #260]	; (8001628 <HAL_RCC_ClockConfig+0x1f8>)
 8001522:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001524:	2202      	movs	r2, #2
 8001526:	4013      	ands	r3, r2
 8001528:	d108      	bne.n	800153c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800152a:	2301      	movs	r3, #1
 800152c:	e074      	b.n	8001618 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800152e:	4b3e      	ldr	r3, [pc, #248]	; (8001628 <HAL_RCC_ClockConfig+0x1f8>)
 8001530:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001532:	2202      	movs	r2, #2
 8001534:	4013      	ands	r3, r2
 8001536:	d101      	bne.n	800153c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001538:	2301      	movs	r3, #1
 800153a:	e06d      	b.n	8001618 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800153c:	4b3a      	ldr	r3, [pc, #232]	; (8001628 <HAL_RCC_ClockConfig+0x1f8>)
 800153e:	689b      	ldr	r3, [r3, #8]
 8001540:	2207      	movs	r2, #7
 8001542:	4393      	bics	r3, r2
 8001544:	0019      	movs	r1, r3
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	685a      	ldr	r2, [r3, #4]
 800154a:	4b37      	ldr	r3, [pc, #220]	; (8001628 <HAL_RCC_ClockConfig+0x1f8>)
 800154c:	430a      	orrs	r2, r1
 800154e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001550:	f7ff f994 	bl	800087c <HAL_GetTick>
 8001554:	0003      	movs	r3, r0
 8001556:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001558:	e009      	b.n	800156e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800155a:	f7ff f98f 	bl	800087c <HAL_GetTick>
 800155e:	0002      	movs	r2, r0
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	1ad3      	subs	r3, r2, r3
 8001564:	4a2f      	ldr	r2, [pc, #188]	; (8001624 <HAL_RCC_ClockConfig+0x1f4>)
 8001566:	4293      	cmp	r3, r2
 8001568:	d901      	bls.n	800156e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800156a:	2303      	movs	r3, #3
 800156c:	e054      	b.n	8001618 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800156e:	4b2e      	ldr	r3, [pc, #184]	; (8001628 <HAL_RCC_ClockConfig+0x1f8>)
 8001570:	689b      	ldr	r3, [r3, #8]
 8001572:	2238      	movs	r2, #56	; 0x38
 8001574:	401a      	ands	r2, r3
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	685b      	ldr	r3, [r3, #4]
 800157a:	00db      	lsls	r3, r3, #3
 800157c:	429a      	cmp	r2, r3
 800157e:	d1ec      	bne.n	800155a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001580:	4b27      	ldr	r3, [pc, #156]	; (8001620 <HAL_RCC_ClockConfig+0x1f0>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	2207      	movs	r2, #7
 8001586:	4013      	ands	r3, r2
 8001588:	683a      	ldr	r2, [r7, #0]
 800158a:	429a      	cmp	r2, r3
 800158c:	d21e      	bcs.n	80015cc <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800158e:	4b24      	ldr	r3, [pc, #144]	; (8001620 <HAL_RCC_ClockConfig+0x1f0>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	2207      	movs	r2, #7
 8001594:	4393      	bics	r3, r2
 8001596:	0019      	movs	r1, r3
 8001598:	4b21      	ldr	r3, [pc, #132]	; (8001620 <HAL_RCC_ClockConfig+0x1f0>)
 800159a:	683a      	ldr	r2, [r7, #0]
 800159c:	430a      	orrs	r2, r1
 800159e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80015a0:	f7ff f96c 	bl	800087c <HAL_GetTick>
 80015a4:	0003      	movs	r3, r0
 80015a6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80015a8:	e009      	b.n	80015be <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015aa:	f7ff f967 	bl	800087c <HAL_GetTick>
 80015ae:	0002      	movs	r2, r0
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	1ad3      	subs	r3, r2, r3
 80015b4:	4a1b      	ldr	r2, [pc, #108]	; (8001624 <HAL_RCC_ClockConfig+0x1f4>)
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d901      	bls.n	80015be <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80015ba:	2303      	movs	r3, #3
 80015bc:	e02c      	b.n	8001618 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80015be:	4b18      	ldr	r3, [pc, #96]	; (8001620 <HAL_RCC_ClockConfig+0x1f0>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	2207      	movs	r2, #7
 80015c4:	4013      	ands	r3, r2
 80015c6:	683a      	ldr	r2, [r7, #0]
 80015c8:	429a      	cmp	r2, r3
 80015ca:	d1ee      	bne.n	80015aa <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	2204      	movs	r2, #4
 80015d2:	4013      	ands	r3, r2
 80015d4:	d009      	beq.n	80015ea <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80015d6:	4b14      	ldr	r3, [pc, #80]	; (8001628 <HAL_RCC_ClockConfig+0x1f8>)
 80015d8:	689b      	ldr	r3, [r3, #8]
 80015da:	4a15      	ldr	r2, [pc, #84]	; (8001630 <HAL_RCC_ClockConfig+0x200>)
 80015dc:	4013      	ands	r3, r2
 80015de:	0019      	movs	r1, r3
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	68da      	ldr	r2, [r3, #12]
 80015e4:	4b10      	ldr	r3, [pc, #64]	; (8001628 <HAL_RCC_ClockConfig+0x1f8>)
 80015e6:	430a      	orrs	r2, r1
 80015e8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80015ea:	f000 f829 	bl	8001640 <HAL_RCC_GetSysClockFreq>
 80015ee:	0001      	movs	r1, r0
 80015f0:	4b0d      	ldr	r3, [pc, #52]	; (8001628 <HAL_RCC_ClockConfig+0x1f8>)
 80015f2:	689b      	ldr	r3, [r3, #8]
 80015f4:	0a1b      	lsrs	r3, r3, #8
 80015f6:	220f      	movs	r2, #15
 80015f8:	401a      	ands	r2, r3
 80015fa:	4b0e      	ldr	r3, [pc, #56]	; (8001634 <HAL_RCC_ClockConfig+0x204>)
 80015fc:	0092      	lsls	r2, r2, #2
 80015fe:	58d3      	ldr	r3, [r2, r3]
 8001600:	221f      	movs	r2, #31
 8001602:	4013      	ands	r3, r2
 8001604:	000a      	movs	r2, r1
 8001606:	40da      	lsrs	r2, r3
 8001608:	4b0b      	ldr	r3, [pc, #44]	; (8001638 <HAL_RCC_ClockConfig+0x208>)
 800160a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800160c:	4b0b      	ldr	r3, [pc, #44]	; (800163c <HAL_RCC_ClockConfig+0x20c>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	0018      	movs	r0, r3
 8001612:	f7ff f8d7 	bl	80007c4 <HAL_InitTick>
 8001616:	0003      	movs	r3, r0
}
 8001618:	0018      	movs	r0, r3
 800161a:	46bd      	mov	sp, r7
 800161c:	b004      	add	sp, #16
 800161e:	bd80      	pop	{r7, pc}
 8001620:	40022000 	.word	0x40022000
 8001624:	00001388 	.word	0x00001388
 8001628:	40021000 	.word	0x40021000
 800162c:	fffff0ff 	.word	0xfffff0ff
 8001630:	ffff8fff 	.word	0xffff8fff
 8001634:	08002418 	.word	0x08002418
 8001638:	20000000 	.word	0x20000000
 800163c:	20000004 	.word	0x20000004

08001640 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b086      	sub	sp, #24
 8001644:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001646:	4b3c      	ldr	r3, [pc, #240]	; (8001738 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001648:	689b      	ldr	r3, [r3, #8]
 800164a:	2238      	movs	r2, #56	; 0x38
 800164c:	4013      	ands	r3, r2
 800164e:	d10f      	bne.n	8001670 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001650:	4b39      	ldr	r3, [pc, #228]	; (8001738 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	0adb      	lsrs	r3, r3, #11
 8001656:	2207      	movs	r2, #7
 8001658:	4013      	ands	r3, r2
 800165a:	2201      	movs	r2, #1
 800165c:	409a      	lsls	r2, r3
 800165e:	0013      	movs	r3, r2
 8001660:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001662:	6839      	ldr	r1, [r7, #0]
 8001664:	4835      	ldr	r0, [pc, #212]	; (800173c <HAL_RCC_GetSysClockFreq+0xfc>)
 8001666:	f7fe fd4b 	bl	8000100 <__udivsi3>
 800166a:	0003      	movs	r3, r0
 800166c:	613b      	str	r3, [r7, #16]
 800166e:	e05d      	b.n	800172c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001670:	4b31      	ldr	r3, [pc, #196]	; (8001738 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001672:	689b      	ldr	r3, [r3, #8]
 8001674:	2238      	movs	r2, #56	; 0x38
 8001676:	4013      	ands	r3, r2
 8001678:	2b08      	cmp	r3, #8
 800167a:	d102      	bne.n	8001682 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800167c:	4b30      	ldr	r3, [pc, #192]	; (8001740 <HAL_RCC_GetSysClockFreq+0x100>)
 800167e:	613b      	str	r3, [r7, #16]
 8001680:	e054      	b.n	800172c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001682:	4b2d      	ldr	r3, [pc, #180]	; (8001738 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001684:	689b      	ldr	r3, [r3, #8]
 8001686:	2238      	movs	r2, #56	; 0x38
 8001688:	4013      	ands	r3, r2
 800168a:	2b10      	cmp	r3, #16
 800168c:	d138      	bne.n	8001700 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800168e:	4b2a      	ldr	r3, [pc, #168]	; (8001738 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001690:	68db      	ldr	r3, [r3, #12]
 8001692:	2203      	movs	r2, #3
 8001694:	4013      	ands	r3, r2
 8001696:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001698:	4b27      	ldr	r3, [pc, #156]	; (8001738 <HAL_RCC_GetSysClockFreq+0xf8>)
 800169a:	68db      	ldr	r3, [r3, #12]
 800169c:	091b      	lsrs	r3, r3, #4
 800169e:	2207      	movs	r2, #7
 80016a0:	4013      	ands	r3, r2
 80016a2:	3301      	adds	r3, #1
 80016a4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	2b03      	cmp	r3, #3
 80016aa:	d10d      	bne.n	80016c8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80016ac:	68b9      	ldr	r1, [r7, #8]
 80016ae:	4824      	ldr	r0, [pc, #144]	; (8001740 <HAL_RCC_GetSysClockFreq+0x100>)
 80016b0:	f7fe fd26 	bl	8000100 <__udivsi3>
 80016b4:	0003      	movs	r3, r0
 80016b6:	0019      	movs	r1, r3
 80016b8:	4b1f      	ldr	r3, [pc, #124]	; (8001738 <HAL_RCC_GetSysClockFreq+0xf8>)
 80016ba:	68db      	ldr	r3, [r3, #12]
 80016bc:	0a1b      	lsrs	r3, r3, #8
 80016be:	227f      	movs	r2, #127	; 0x7f
 80016c0:	4013      	ands	r3, r2
 80016c2:	434b      	muls	r3, r1
 80016c4:	617b      	str	r3, [r7, #20]
        break;
 80016c6:	e00d      	b.n	80016e4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80016c8:	68b9      	ldr	r1, [r7, #8]
 80016ca:	481c      	ldr	r0, [pc, #112]	; (800173c <HAL_RCC_GetSysClockFreq+0xfc>)
 80016cc:	f7fe fd18 	bl	8000100 <__udivsi3>
 80016d0:	0003      	movs	r3, r0
 80016d2:	0019      	movs	r1, r3
 80016d4:	4b18      	ldr	r3, [pc, #96]	; (8001738 <HAL_RCC_GetSysClockFreq+0xf8>)
 80016d6:	68db      	ldr	r3, [r3, #12]
 80016d8:	0a1b      	lsrs	r3, r3, #8
 80016da:	227f      	movs	r2, #127	; 0x7f
 80016dc:	4013      	ands	r3, r2
 80016de:	434b      	muls	r3, r1
 80016e0:	617b      	str	r3, [r7, #20]
        break;
 80016e2:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80016e4:	4b14      	ldr	r3, [pc, #80]	; (8001738 <HAL_RCC_GetSysClockFreq+0xf8>)
 80016e6:	68db      	ldr	r3, [r3, #12]
 80016e8:	0f5b      	lsrs	r3, r3, #29
 80016ea:	2207      	movs	r2, #7
 80016ec:	4013      	ands	r3, r2
 80016ee:	3301      	adds	r3, #1
 80016f0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80016f2:	6879      	ldr	r1, [r7, #4]
 80016f4:	6978      	ldr	r0, [r7, #20]
 80016f6:	f7fe fd03 	bl	8000100 <__udivsi3>
 80016fa:	0003      	movs	r3, r0
 80016fc:	613b      	str	r3, [r7, #16]
 80016fe:	e015      	b.n	800172c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001700:	4b0d      	ldr	r3, [pc, #52]	; (8001738 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001702:	689b      	ldr	r3, [r3, #8]
 8001704:	2238      	movs	r2, #56	; 0x38
 8001706:	4013      	ands	r3, r2
 8001708:	2b20      	cmp	r3, #32
 800170a:	d103      	bne.n	8001714 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800170c:	2380      	movs	r3, #128	; 0x80
 800170e:	021b      	lsls	r3, r3, #8
 8001710:	613b      	str	r3, [r7, #16]
 8001712:	e00b      	b.n	800172c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001714:	4b08      	ldr	r3, [pc, #32]	; (8001738 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001716:	689b      	ldr	r3, [r3, #8]
 8001718:	2238      	movs	r2, #56	; 0x38
 800171a:	4013      	ands	r3, r2
 800171c:	2b18      	cmp	r3, #24
 800171e:	d103      	bne.n	8001728 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001720:	23fa      	movs	r3, #250	; 0xfa
 8001722:	01db      	lsls	r3, r3, #7
 8001724:	613b      	str	r3, [r7, #16]
 8001726:	e001      	b.n	800172c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001728:	2300      	movs	r3, #0
 800172a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800172c:	693b      	ldr	r3, [r7, #16]
}
 800172e:	0018      	movs	r0, r3
 8001730:	46bd      	mov	sp, r7
 8001732:	b006      	add	sp, #24
 8001734:	bd80      	pop	{r7, pc}
 8001736:	46c0      	nop			; (mov r8, r8)
 8001738:	40021000 	.word	0x40021000
 800173c:	00f42400 	.word	0x00f42400
 8001740:	007a1200 	.word	0x007a1200

08001744 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001748:	4b02      	ldr	r3, [pc, #8]	; (8001754 <HAL_RCC_GetHCLKFreq+0x10>)
 800174a:	681b      	ldr	r3, [r3, #0]
}
 800174c:	0018      	movs	r0, r3
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}
 8001752:	46c0      	nop			; (mov r8, r8)
 8001754:	20000000 	.word	0x20000000

08001758 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001758:	b5b0      	push	{r4, r5, r7, lr}
 800175a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800175c:	f7ff fff2 	bl	8001744 <HAL_RCC_GetHCLKFreq>
 8001760:	0004      	movs	r4, r0
 8001762:	f7ff fb49 	bl	8000df8 <LL_RCC_GetAPB1Prescaler>
 8001766:	0003      	movs	r3, r0
 8001768:	0b1a      	lsrs	r2, r3, #12
 800176a:	4b05      	ldr	r3, [pc, #20]	; (8001780 <HAL_RCC_GetPCLK1Freq+0x28>)
 800176c:	0092      	lsls	r2, r2, #2
 800176e:	58d3      	ldr	r3, [r2, r3]
 8001770:	221f      	movs	r2, #31
 8001772:	4013      	ands	r3, r2
 8001774:	40dc      	lsrs	r4, r3
 8001776:	0023      	movs	r3, r4
}
 8001778:	0018      	movs	r0, r3
 800177a:	46bd      	mov	sp, r7
 800177c:	bdb0      	pop	{r4, r5, r7, pc}
 800177e:	46c0      	nop			; (mov r8, r8)
 8001780:	08002458 	.word	0x08002458

08001784 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b086      	sub	sp, #24
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800178c:	2313      	movs	r3, #19
 800178e:	18fb      	adds	r3, r7, r3
 8001790:	2200      	movs	r2, #0
 8001792:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001794:	2312      	movs	r3, #18
 8001796:	18fb      	adds	r3, r7, r3
 8001798:	2200      	movs	r2, #0
 800179a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681a      	ldr	r2, [r3, #0]
 80017a0:	2380      	movs	r3, #128	; 0x80
 80017a2:	029b      	lsls	r3, r3, #10
 80017a4:	4013      	ands	r3, r2
 80017a6:	d100      	bne.n	80017aa <HAL_RCCEx_PeriphCLKConfig+0x26>
 80017a8:	e0a3      	b.n	80018f2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017aa:	2011      	movs	r0, #17
 80017ac:	183b      	adds	r3, r7, r0
 80017ae:	2200      	movs	r2, #0
 80017b0:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80017b2:	4b86      	ldr	r3, [pc, #536]	; (80019cc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80017b4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80017b6:	2380      	movs	r3, #128	; 0x80
 80017b8:	055b      	lsls	r3, r3, #21
 80017ba:	4013      	ands	r3, r2
 80017bc:	d110      	bne.n	80017e0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80017be:	4b83      	ldr	r3, [pc, #524]	; (80019cc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80017c0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80017c2:	4b82      	ldr	r3, [pc, #520]	; (80019cc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80017c4:	2180      	movs	r1, #128	; 0x80
 80017c6:	0549      	lsls	r1, r1, #21
 80017c8:	430a      	orrs	r2, r1
 80017ca:	63da      	str	r2, [r3, #60]	; 0x3c
 80017cc:	4b7f      	ldr	r3, [pc, #508]	; (80019cc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80017ce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80017d0:	2380      	movs	r3, #128	; 0x80
 80017d2:	055b      	lsls	r3, r3, #21
 80017d4:	4013      	ands	r3, r2
 80017d6:	60bb      	str	r3, [r7, #8]
 80017d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80017da:	183b      	adds	r3, r7, r0
 80017dc:	2201      	movs	r2, #1
 80017de:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80017e0:	4b7b      	ldr	r3, [pc, #492]	; (80019d0 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	4b7a      	ldr	r3, [pc, #488]	; (80019d0 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80017e6:	2180      	movs	r1, #128	; 0x80
 80017e8:	0049      	lsls	r1, r1, #1
 80017ea:	430a      	orrs	r2, r1
 80017ec:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80017ee:	f7ff f845 	bl	800087c <HAL_GetTick>
 80017f2:	0003      	movs	r3, r0
 80017f4:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80017f6:	e00b      	b.n	8001810 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017f8:	f7ff f840 	bl	800087c <HAL_GetTick>
 80017fc:	0002      	movs	r2, r0
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	1ad3      	subs	r3, r2, r3
 8001802:	2b02      	cmp	r3, #2
 8001804:	d904      	bls.n	8001810 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8001806:	2313      	movs	r3, #19
 8001808:	18fb      	adds	r3, r7, r3
 800180a:	2203      	movs	r2, #3
 800180c:	701a      	strb	r2, [r3, #0]
        break;
 800180e:	e005      	b.n	800181c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001810:	4b6f      	ldr	r3, [pc, #444]	; (80019d0 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8001812:	681a      	ldr	r2, [r3, #0]
 8001814:	2380      	movs	r3, #128	; 0x80
 8001816:	005b      	lsls	r3, r3, #1
 8001818:	4013      	ands	r3, r2
 800181a:	d0ed      	beq.n	80017f8 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800181c:	2313      	movs	r3, #19
 800181e:	18fb      	adds	r3, r7, r3
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d154      	bne.n	80018d0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001826:	4b69      	ldr	r3, [pc, #420]	; (80019cc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001828:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800182a:	23c0      	movs	r3, #192	; 0xc0
 800182c:	009b      	lsls	r3, r3, #2
 800182e:	4013      	ands	r3, r2
 8001830:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001832:	697b      	ldr	r3, [r7, #20]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d019      	beq.n	800186c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	699b      	ldr	r3, [r3, #24]
 800183c:	697a      	ldr	r2, [r7, #20]
 800183e:	429a      	cmp	r2, r3
 8001840:	d014      	beq.n	800186c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001842:	4b62      	ldr	r3, [pc, #392]	; (80019cc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001844:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001846:	4a63      	ldr	r2, [pc, #396]	; (80019d4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8001848:	4013      	ands	r3, r2
 800184a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800184c:	4b5f      	ldr	r3, [pc, #380]	; (80019cc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800184e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001850:	4b5e      	ldr	r3, [pc, #376]	; (80019cc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001852:	2180      	movs	r1, #128	; 0x80
 8001854:	0249      	lsls	r1, r1, #9
 8001856:	430a      	orrs	r2, r1
 8001858:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800185a:	4b5c      	ldr	r3, [pc, #368]	; (80019cc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800185c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800185e:	4b5b      	ldr	r3, [pc, #364]	; (80019cc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001860:	495d      	ldr	r1, [pc, #372]	; (80019d8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8001862:	400a      	ands	r2, r1
 8001864:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001866:	4b59      	ldr	r3, [pc, #356]	; (80019cc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001868:	697a      	ldr	r2, [r7, #20]
 800186a:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800186c:	697b      	ldr	r3, [r7, #20]
 800186e:	2201      	movs	r2, #1
 8001870:	4013      	ands	r3, r2
 8001872:	d016      	beq.n	80018a2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001874:	f7ff f802 	bl	800087c <HAL_GetTick>
 8001878:	0003      	movs	r3, r0
 800187a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800187c:	e00c      	b.n	8001898 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800187e:	f7fe fffd 	bl	800087c <HAL_GetTick>
 8001882:	0002      	movs	r2, r0
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	1ad3      	subs	r3, r2, r3
 8001888:	4a54      	ldr	r2, [pc, #336]	; (80019dc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800188a:	4293      	cmp	r3, r2
 800188c:	d904      	bls.n	8001898 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800188e:	2313      	movs	r3, #19
 8001890:	18fb      	adds	r3, r7, r3
 8001892:	2203      	movs	r2, #3
 8001894:	701a      	strb	r2, [r3, #0]
            break;
 8001896:	e004      	b.n	80018a2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001898:	4b4c      	ldr	r3, [pc, #304]	; (80019cc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800189a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800189c:	2202      	movs	r2, #2
 800189e:	4013      	ands	r3, r2
 80018a0:	d0ed      	beq.n	800187e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80018a2:	2313      	movs	r3, #19
 80018a4:	18fb      	adds	r3, r7, r3
 80018a6:	781b      	ldrb	r3, [r3, #0]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d10a      	bne.n	80018c2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80018ac:	4b47      	ldr	r3, [pc, #284]	; (80019cc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80018ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018b0:	4a48      	ldr	r2, [pc, #288]	; (80019d4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80018b2:	4013      	ands	r3, r2
 80018b4:	0019      	movs	r1, r3
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	699a      	ldr	r2, [r3, #24]
 80018ba:	4b44      	ldr	r3, [pc, #272]	; (80019cc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80018bc:	430a      	orrs	r2, r1
 80018be:	65da      	str	r2, [r3, #92]	; 0x5c
 80018c0:	e00c      	b.n	80018dc <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80018c2:	2312      	movs	r3, #18
 80018c4:	18fb      	adds	r3, r7, r3
 80018c6:	2213      	movs	r2, #19
 80018c8:	18ba      	adds	r2, r7, r2
 80018ca:	7812      	ldrb	r2, [r2, #0]
 80018cc:	701a      	strb	r2, [r3, #0]
 80018ce:	e005      	b.n	80018dc <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80018d0:	2312      	movs	r3, #18
 80018d2:	18fb      	adds	r3, r7, r3
 80018d4:	2213      	movs	r2, #19
 80018d6:	18ba      	adds	r2, r7, r2
 80018d8:	7812      	ldrb	r2, [r2, #0]
 80018da:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80018dc:	2311      	movs	r3, #17
 80018de:	18fb      	adds	r3, r7, r3
 80018e0:	781b      	ldrb	r3, [r3, #0]
 80018e2:	2b01      	cmp	r3, #1
 80018e4:	d105      	bne.n	80018f2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018e6:	4b39      	ldr	r3, [pc, #228]	; (80019cc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80018e8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80018ea:	4b38      	ldr	r3, [pc, #224]	; (80019cc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80018ec:	493c      	ldr	r1, [pc, #240]	; (80019e0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80018ee:	400a      	ands	r2, r1
 80018f0:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	2201      	movs	r2, #1
 80018f8:	4013      	ands	r3, r2
 80018fa:	d009      	beq.n	8001910 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80018fc:	4b33      	ldr	r3, [pc, #204]	; (80019cc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80018fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001900:	2203      	movs	r2, #3
 8001902:	4393      	bics	r3, r2
 8001904:	0019      	movs	r1, r3
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	685a      	ldr	r2, [r3, #4]
 800190a:	4b30      	ldr	r3, [pc, #192]	; (80019cc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800190c:	430a      	orrs	r2, r1
 800190e:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	2202      	movs	r2, #2
 8001916:	4013      	ands	r3, r2
 8001918:	d009      	beq.n	800192e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800191a:	4b2c      	ldr	r3, [pc, #176]	; (80019cc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800191c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800191e:	220c      	movs	r2, #12
 8001920:	4393      	bics	r3, r2
 8001922:	0019      	movs	r1, r3
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	689a      	ldr	r2, [r3, #8]
 8001928:	4b28      	ldr	r3, [pc, #160]	; (80019cc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800192a:	430a      	orrs	r2, r1
 800192c:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	2220      	movs	r2, #32
 8001934:	4013      	ands	r3, r2
 8001936:	d009      	beq.n	800194c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001938:	4b24      	ldr	r3, [pc, #144]	; (80019cc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800193a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800193c:	4a29      	ldr	r2, [pc, #164]	; (80019e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800193e:	4013      	ands	r3, r2
 8001940:	0019      	movs	r1, r3
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	68da      	ldr	r2, [r3, #12]
 8001946:	4b21      	ldr	r3, [pc, #132]	; (80019cc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001948:	430a      	orrs	r2, r1
 800194a:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681a      	ldr	r2, [r3, #0]
 8001950:	2380      	movs	r3, #128	; 0x80
 8001952:	01db      	lsls	r3, r3, #7
 8001954:	4013      	ands	r3, r2
 8001956:	d015      	beq.n	8001984 <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001958:	4b1c      	ldr	r3, [pc, #112]	; (80019cc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800195a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800195c:	009b      	lsls	r3, r3, #2
 800195e:	0899      	lsrs	r1, r3, #2
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	695a      	ldr	r2, [r3, #20]
 8001964:	4b19      	ldr	r3, [pc, #100]	; (80019cc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001966:	430a      	orrs	r2, r1
 8001968:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	695a      	ldr	r2, [r3, #20]
 800196e:	2380      	movs	r3, #128	; 0x80
 8001970:	05db      	lsls	r3, r3, #23
 8001972:	429a      	cmp	r2, r3
 8001974:	d106      	bne.n	8001984 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001976:	4b15      	ldr	r3, [pc, #84]	; (80019cc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001978:	68da      	ldr	r2, [r3, #12]
 800197a:	4b14      	ldr	r3, [pc, #80]	; (80019cc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800197c:	2180      	movs	r1, #128	; 0x80
 800197e:	0249      	lsls	r1, r1, #9
 8001980:	430a      	orrs	r2, r1
 8001982:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681a      	ldr	r2, [r3, #0]
 8001988:	2380      	movs	r3, #128	; 0x80
 800198a:	011b      	lsls	r3, r3, #4
 800198c:	4013      	ands	r3, r2
 800198e:	d016      	beq.n	80019be <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8001990:	4b0e      	ldr	r3, [pc, #56]	; (80019cc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001992:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001994:	4a14      	ldr	r2, [pc, #80]	; (80019e8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001996:	4013      	ands	r3, r2
 8001998:	0019      	movs	r1, r3
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	691a      	ldr	r2, [r3, #16]
 800199e:	4b0b      	ldr	r3, [pc, #44]	; (80019cc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80019a0:	430a      	orrs	r2, r1
 80019a2:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	691a      	ldr	r2, [r3, #16]
 80019a8:	2380      	movs	r3, #128	; 0x80
 80019aa:	01db      	lsls	r3, r3, #7
 80019ac:	429a      	cmp	r2, r3
 80019ae:	d106      	bne.n	80019be <HAL_RCCEx_PeriphCLKConfig+0x23a>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80019b0:	4b06      	ldr	r3, [pc, #24]	; (80019cc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80019b2:	68da      	ldr	r2, [r3, #12]
 80019b4:	4b05      	ldr	r3, [pc, #20]	; (80019cc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80019b6:	2180      	movs	r1, #128	; 0x80
 80019b8:	0249      	lsls	r1, r1, #9
 80019ba:	430a      	orrs	r2, r1
 80019bc:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80019be:	2312      	movs	r3, #18
 80019c0:	18fb      	adds	r3, r7, r3
 80019c2:	781b      	ldrb	r3, [r3, #0]
}
 80019c4:	0018      	movs	r0, r3
 80019c6:	46bd      	mov	sp, r7
 80019c8:	b006      	add	sp, #24
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	40021000 	.word	0x40021000
 80019d0:	40007000 	.word	0x40007000
 80019d4:	fffffcff 	.word	0xfffffcff
 80019d8:	fffeffff 	.word	0xfffeffff
 80019dc:	00001388 	.word	0x00001388
 80019e0:	efffffff 	.word	0xefffffff
 80019e4:	ffffcfff 	.word	0xffffcfff
 80019e8:	ffff3fff 	.word	0xffff3fff

080019ec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d101      	bne.n	80019fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80019fa:	2301      	movs	r3, #1
 80019fc:	e046      	b.n	8001a8c <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	2288      	movs	r2, #136	; 0x88
 8001a02:	589b      	ldr	r3, [r3, r2]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d107      	bne.n	8001a18 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2284      	movs	r2, #132	; 0x84
 8001a0c:	2100      	movs	r1, #0
 8001a0e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	0018      	movs	r0, r3
 8001a14:	f7fe fe10 	bl	8000638 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	2288      	movs	r2, #136	; 0x88
 8001a1c:	2124      	movs	r1, #36	; 0x24
 8001a1e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	681a      	ldr	r2, [r3, #0]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	2101      	movs	r1, #1
 8001a2c:	438a      	bics	r2, r1
 8001a2e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	0018      	movs	r0, r3
 8001a34:	f000 f830 	bl	8001a98 <UART_SetConfig>
 8001a38:	0003      	movs	r3, r0
 8001a3a:	2b01      	cmp	r3, #1
 8001a3c:	d101      	bne.n	8001a42 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	e024      	b.n	8001a8c <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d003      	beq.n	8001a52 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	0018      	movs	r0, r3
 8001a4e:	f000 f9c7 	bl	8001de0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	685a      	ldr	r2, [r3, #4]
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	490d      	ldr	r1, [pc, #52]	; (8001a94 <HAL_UART_Init+0xa8>)
 8001a5e:	400a      	ands	r2, r1
 8001a60:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	689a      	ldr	r2, [r3, #8]
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	212a      	movs	r1, #42	; 0x2a
 8001a6e:	438a      	bics	r2, r1
 8001a70:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	681a      	ldr	r2, [r3, #0]
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	2101      	movs	r1, #1
 8001a7e:	430a      	orrs	r2, r1
 8001a80:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	0018      	movs	r0, r3
 8001a86:	f000 fa5f 	bl	8001f48 <UART_CheckIdleState>
 8001a8a:	0003      	movs	r3, r0
}
 8001a8c:	0018      	movs	r0, r3
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	b002      	add	sp, #8
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	ffffb7ff 	.word	0xffffb7ff

08001a98 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b088      	sub	sp, #32
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001aa0:	231a      	movs	r3, #26
 8001aa2:	18fb      	adds	r3, r7, r3
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	689a      	ldr	r2, [r3, #8]
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	691b      	ldr	r3, [r3, #16]
 8001ab0:	431a      	orrs	r2, r3
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	695b      	ldr	r3, [r3, #20]
 8001ab6:	431a      	orrs	r2, r3
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	69db      	ldr	r3, [r3, #28]
 8001abc:	4313      	orrs	r3, r2
 8001abe:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4abc      	ldr	r2, [pc, #752]	; (8001db8 <UART_SetConfig+0x320>)
 8001ac8:	4013      	ands	r3, r2
 8001aca:	0019      	movs	r1, r3
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	69fa      	ldr	r2, [r7, #28]
 8001ad2:	430a      	orrs	r2, r1
 8001ad4:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	4ab7      	ldr	r2, [pc, #732]	; (8001dbc <UART_SetConfig+0x324>)
 8001ade:	4013      	ands	r3, r2
 8001ae0:	0019      	movs	r1, r3
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	68da      	ldr	r2, [r3, #12]
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	430a      	orrs	r2, r1
 8001aec:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	699b      	ldr	r3, [r3, #24]
 8001af2:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	6a1b      	ldr	r3, [r3, #32]
 8001af8:	69fa      	ldr	r2, [r7, #28]
 8001afa:	4313      	orrs	r3, r2
 8001afc:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	689b      	ldr	r3, [r3, #8]
 8001b04:	4aae      	ldr	r2, [pc, #696]	; (8001dc0 <UART_SetConfig+0x328>)
 8001b06:	4013      	ands	r3, r2
 8001b08:	0019      	movs	r1, r3
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	69fa      	ldr	r2, [r7, #28]
 8001b10:	430a      	orrs	r2, r1
 8001b12:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b1a:	220f      	movs	r2, #15
 8001b1c:	4393      	bics	r3, r2
 8001b1e:	0019      	movs	r1, r3
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	430a      	orrs	r2, r1
 8001b2a:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4aa4      	ldr	r2, [pc, #656]	; (8001dc4 <UART_SetConfig+0x32c>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d127      	bne.n	8001b86 <UART_SetConfig+0xee>
 8001b36:	4ba4      	ldr	r3, [pc, #656]	; (8001dc8 <UART_SetConfig+0x330>)
 8001b38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b3a:	2203      	movs	r2, #3
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	2b03      	cmp	r3, #3
 8001b40:	d017      	beq.n	8001b72 <UART_SetConfig+0xda>
 8001b42:	d81b      	bhi.n	8001b7c <UART_SetConfig+0xe4>
 8001b44:	2b02      	cmp	r3, #2
 8001b46:	d00a      	beq.n	8001b5e <UART_SetConfig+0xc6>
 8001b48:	d818      	bhi.n	8001b7c <UART_SetConfig+0xe4>
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d002      	beq.n	8001b54 <UART_SetConfig+0xbc>
 8001b4e:	2b01      	cmp	r3, #1
 8001b50:	d00a      	beq.n	8001b68 <UART_SetConfig+0xd0>
 8001b52:	e013      	b.n	8001b7c <UART_SetConfig+0xe4>
 8001b54:	231b      	movs	r3, #27
 8001b56:	18fb      	adds	r3, r7, r3
 8001b58:	2200      	movs	r2, #0
 8001b5a:	701a      	strb	r2, [r3, #0]
 8001b5c:	e058      	b.n	8001c10 <UART_SetConfig+0x178>
 8001b5e:	231b      	movs	r3, #27
 8001b60:	18fb      	adds	r3, r7, r3
 8001b62:	2202      	movs	r2, #2
 8001b64:	701a      	strb	r2, [r3, #0]
 8001b66:	e053      	b.n	8001c10 <UART_SetConfig+0x178>
 8001b68:	231b      	movs	r3, #27
 8001b6a:	18fb      	adds	r3, r7, r3
 8001b6c:	2204      	movs	r2, #4
 8001b6e:	701a      	strb	r2, [r3, #0]
 8001b70:	e04e      	b.n	8001c10 <UART_SetConfig+0x178>
 8001b72:	231b      	movs	r3, #27
 8001b74:	18fb      	adds	r3, r7, r3
 8001b76:	2208      	movs	r2, #8
 8001b78:	701a      	strb	r2, [r3, #0]
 8001b7a:	e049      	b.n	8001c10 <UART_SetConfig+0x178>
 8001b7c:	231b      	movs	r3, #27
 8001b7e:	18fb      	adds	r3, r7, r3
 8001b80:	2210      	movs	r2, #16
 8001b82:	701a      	strb	r2, [r3, #0]
 8001b84:	e044      	b.n	8001c10 <UART_SetConfig+0x178>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4a90      	ldr	r2, [pc, #576]	; (8001dcc <UART_SetConfig+0x334>)
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d127      	bne.n	8001be0 <UART_SetConfig+0x148>
 8001b90:	4b8d      	ldr	r3, [pc, #564]	; (8001dc8 <UART_SetConfig+0x330>)
 8001b92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b94:	220c      	movs	r2, #12
 8001b96:	4013      	ands	r3, r2
 8001b98:	2b0c      	cmp	r3, #12
 8001b9a:	d017      	beq.n	8001bcc <UART_SetConfig+0x134>
 8001b9c:	d81b      	bhi.n	8001bd6 <UART_SetConfig+0x13e>
 8001b9e:	2b08      	cmp	r3, #8
 8001ba0:	d00a      	beq.n	8001bb8 <UART_SetConfig+0x120>
 8001ba2:	d818      	bhi.n	8001bd6 <UART_SetConfig+0x13e>
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d002      	beq.n	8001bae <UART_SetConfig+0x116>
 8001ba8:	2b04      	cmp	r3, #4
 8001baa:	d00a      	beq.n	8001bc2 <UART_SetConfig+0x12a>
 8001bac:	e013      	b.n	8001bd6 <UART_SetConfig+0x13e>
 8001bae:	231b      	movs	r3, #27
 8001bb0:	18fb      	adds	r3, r7, r3
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	701a      	strb	r2, [r3, #0]
 8001bb6:	e02b      	b.n	8001c10 <UART_SetConfig+0x178>
 8001bb8:	231b      	movs	r3, #27
 8001bba:	18fb      	adds	r3, r7, r3
 8001bbc:	2202      	movs	r2, #2
 8001bbe:	701a      	strb	r2, [r3, #0]
 8001bc0:	e026      	b.n	8001c10 <UART_SetConfig+0x178>
 8001bc2:	231b      	movs	r3, #27
 8001bc4:	18fb      	adds	r3, r7, r3
 8001bc6:	2204      	movs	r2, #4
 8001bc8:	701a      	strb	r2, [r3, #0]
 8001bca:	e021      	b.n	8001c10 <UART_SetConfig+0x178>
 8001bcc:	231b      	movs	r3, #27
 8001bce:	18fb      	adds	r3, r7, r3
 8001bd0:	2208      	movs	r2, #8
 8001bd2:	701a      	strb	r2, [r3, #0]
 8001bd4:	e01c      	b.n	8001c10 <UART_SetConfig+0x178>
 8001bd6:	231b      	movs	r3, #27
 8001bd8:	18fb      	adds	r3, r7, r3
 8001bda:	2210      	movs	r2, #16
 8001bdc:	701a      	strb	r2, [r3, #0]
 8001bde:	e017      	b.n	8001c10 <UART_SetConfig+0x178>
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4a7a      	ldr	r2, [pc, #488]	; (8001dd0 <UART_SetConfig+0x338>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d104      	bne.n	8001bf4 <UART_SetConfig+0x15c>
 8001bea:	231b      	movs	r3, #27
 8001bec:	18fb      	adds	r3, r7, r3
 8001bee:	2200      	movs	r2, #0
 8001bf0:	701a      	strb	r2, [r3, #0]
 8001bf2:	e00d      	b.n	8001c10 <UART_SetConfig+0x178>
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a76      	ldr	r2, [pc, #472]	; (8001dd4 <UART_SetConfig+0x33c>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d104      	bne.n	8001c08 <UART_SetConfig+0x170>
 8001bfe:	231b      	movs	r3, #27
 8001c00:	18fb      	adds	r3, r7, r3
 8001c02:	2200      	movs	r2, #0
 8001c04:	701a      	strb	r2, [r3, #0]
 8001c06:	e003      	b.n	8001c10 <UART_SetConfig+0x178>
 8001c08:	231b      	movs	r3, #27
 8001c0a:	18fb      	adds	r3, r7, r3
 8001c0c:	2210      	movs	r2, #16
 8001c0e:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	69da      	ldr	r2, [r3, #28]
 8001c14:	2380      	movs	r3, #128	; 0x80
 8001c16:	021b      	lsls	r3, r3, #8
 8001c18:	429a      	cmp	r2, r3
 8001c1a:	d000      	beq.n	8001c1e <UART_SetConfig+0x186>
 8001c1c:	e065      	b.n	8001cea <UART_SetConfig+0x252>
  {
    switch (clocksource)
 8001c1e:	231b      	movs	r3, #27
 8001c20:	18fb      	adds	r3, r7, r3
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	2b08      	cmp	r3, #8
 8001c26:	d015      	beq.n	8001c54 <UART_SetConfig+0x1bc>
 8001c28:	dc18      	bgt.n	8001c5c <UART_SetConfig+0x1c4>
 8001c2a:	2b04      	cmp	r3, #4
 8001c2c:	d00d      	beq.n	8001c4a <UART_SetConfig+0x1b2>
 8001c2e:	dc15      	bgt.n	8001c5c <UART_SetConfig+0x1c4>
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d002      	beq.n	8001c3a <UART_SetConfig+0x1a2>
 8001c34:	2b02      	cmp	r3, #2
 8001c36:	d005      	beq.n	8001c44 <UART_SetConfig+0x1ac>
 8001c38:	e010      	b.n	8001c5c <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001c3a:	f7ff fd8d 	bl	8001758 <HAL_RCC_GetPCLK1Freq>
 8001c3e:	0003      	movs	r3, r0
 8001c40:	617b      	str	r3, [r7, #20]
        break;
 8001c42:	e012      	b.n	8001c6a <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001c44:	4b64      	ldr	r3, [pc, #400]	; (8001dd8 <UART_SetConfig+0x340>)
 8001c46:	617b      	str	r3, [r7, #20]
        break;
 8001c48:	e00f      	b.n	8001c6a <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001c4a:	f7ff fcf9 	bl	8001640 <HAL_RCC_GetSysClockFreq>
 8001c4e:	0003      	movs	r3, r0
 8001c50:	617b      	str	r3, [r7, #20]
        break;
 8001c52:	e00a      	b.n	8001c6a <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001c54:	2380      	movs	r3, #128	; 0x80
 8001c56:	021b      	lsls	r3, r3, #8
 8001c58:	617b      	str	r3, [r7, #20]
        break;
 8001c5a:	e006      	b.n	8001c6a <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8001c60:	231a      	movs	r3, #26
 8001c62:	18fb      	adds	r3, r7, r3
 8001c64:	2201      	movs	r2, #1
 8001c66:	701a      	strb	r2, [r3, #0]
        break;
 8001c68:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8001c6a:	697b      	ldr	r3, [r7, #20]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d100      	bne.n	8001c72 <UART_SetConfig+0x1da>
 8001c70:	e08d      	b.n	8001d8e <UART_SetConfig+0x2f6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001c76:	4b59      	ldr	r3, [pc, #356]	; (8001ddc <UART_SetConfig+0x344>)
 8001c78:	0052      	lsls	r2, r2, #1
 8001c7a:	5ad3      	ldrh	r3, [r2, r3]
 8001c7c:	0019      	movs	r1, r3
 8001c7e:	6978      	ldr	r0, [r7, #20]
 8001c80:	f7fe fa3e 	bl	8000100 <__udivsi3>
 8001c84:	0003      	movs	r3, r0
 8001c86:	005a      	lsls	r2, r3, #1
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	085b      	lsrs	r3, r3, #1
 8001c8e:	18d2      	adds	r2, r2, r3
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	0019      	movs	r1, r3
 8001c96:	0010      	movs	r0, r2
 8001c98:	f7fe fa32 	bl	8000100 <__udivsi3>
 8001c9c:	0003      	movs	r3, r0
 8001c9e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001ca0:	693b      	ldr	r3, [r7, #16]
 8001ca2:	2b0f      	cmp	r3, #15
 8001ca4:	d91c      	bls.n	8001ce0 <UART_SetConfig+0x248>
 8001ca6:	693a      	ldr	r2, [r7, #16]
 8001ca8:	2380      	movs	r3, #128	; 0x80
 8001caa:	025b      	lsls	r3, r3, #9
 8001cac:	429a      	cmp	r2, r3
 8001cae:	d217      	bcs.n	8001ce0 <UART_SetConfig+0x248>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001cb0:	693b      	ldr	r3, [r7, #16]
 8001cb2:	b29a      	uxth	r2, r3
 8001cb4:	200e      	movs	r0, #14
 8001cb6:	183b      	adds	r3, r7, r0
 8001cb8:	210f      	movs	r1, #15
 8001cba:	438a      	bics	r2, r1
 8001cbc:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001cbe:	693b      	ldr	r3, [r7, #16]
 8001cc0:	085b      	lsrs	r3, r3, #1
 8001cc2:	b29b      	uxth	r3, r3
 8001cc4:	2207      	movs	r2, #7
 8001cc6:	4013      	ands	r3, r2
 8001cc8:	b299      	uxth	r1, r3
 8001cca:	183b      	adds	r3, r7, r0
 8001ccc:	183a      	adds	r2, r7, r0
 8001cce:	8812      	ldrh	r2, [r2, #0]
 8001cd0:	430a      	orrs	r2, r1
 8001cd2:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	183a      	adds	r2, r7, r0
 8001cda:	8812      	ldrh	r2, [r2, #0]
 8001cdc:	60da      	str	r2, [r3, #12]
 8001cde:	e056      	b.n	8001d8e <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 8001ce0:	231a      	movs	r3, #26
 8001ce2:	18fb      	adds	r3, r7, r3
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	701a      	strb	r2, [r3, #0]
 8001ce8:	e051      	b.n	8001d8e <UART_SetConfig+0x2f6>
      }
    }
  }
  else
  {
    switch (clocksource)
 8001cea:	231b      	movs	r3, #27
 8001cec:	18fb      	adds	r3, r7, r3
 8001cee:	781b      	ldrb	r3, [r3, #0]
 8001cf0:	2b08      	cmp	r3, #8
 8001cf2:	d015      	beq.n	8001d20 <UART_SetConfig+0x288>
 8001cf4:	dc18      	bgt.n	8001d28 <UART_SetConfig+0x290>
 8001cf6:	2b04      	cmp	r3, #4
 8001cf8:	d00d      	beq.n	8001d16 <UART_SetConfig+0x27e>
 8001cfa:	dc15      	bgt.n	8001d28 <UART_SetConfig+0x290>
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d002      	beq.n	8001d06 <UART_SetConfig+0x26e>
 8001d00:	2b02      	cmp	r3, #2
 8001d02:	d005      	beq.n	8001d10 <UART_SetConfig+0x278>
 8001d04:	e010      	b.n	8001d28 <UART_SetConfig+0x290>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001d06:	f7ff fd27 	bl	8001758 <HAL_RCC_GetPCLK1Freq>
 8001d0a:	0003      	movs	r3, r0
 8001d0c:	617b      	str	r3, [r7, #20]
        break;
 8001d0e:	e012      	b.n	8001d36 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001d10:	4b31      	ldr	r3, [pc, #196]	; (8001dd8 <UART_SetConfig+0x340>)
 8001d12:	617b      	str	r3, [r7, #20]
        break;
 8001d14:	e00f      	b.n	8001d36 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001d16:	f7ff fc93 	bl	8001640 <HAL_RCC_GetSysClockFreq>
 8001d1a:	0003      	movs	r3, r0
 8001d1c:	617b      	str	r3, [r7, #20]
        break;
 8001d1e:	e00a      	b.n	8001d36 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001d20:	2380      	movs	r3, #128	; 0x80
 8001d22:	021b      	lsls	r3, r3, #8
 8001d24:	617b      	str	r3, [r7, #20]
        break;
 8001d26:	e006      	b.n	8001d36 <UART_SetConfig+0x29e>
      default:
        pclk = 0U;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8001d2c:	231a      	movs	r3, #26
 8001d2e:	18fb      	adds	r3, r7, r3
 8001d30:	2201      	movs	r2, #1
 8001d32:	701a      	strb	r2, [r3, #0]
        break;
 8001d34:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8001d36:	697b      	ldr	r3, [r7, #20]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d028      	beq.n	8001d8e <UART_SetConfig+0x2f6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d40:	4b26      	ldr	r3, [pc, #152]	; (8001ddc <UART_SetConfig+0x344>)
 8001d42:	0052      	lsls	r2, r2, #1
 8001d44:	5ad3      	ldrh	r3, [r2, r3]
 8001d46:	0019      	movs	r1, r3
 8001d48:	6978      	ldr	r0, [r7, #20]
 8001d4a:	f7fe f9d9 	bl	8000100 <__udivsi3>
 8001d4e:	0003      	movs	r3, r0
 8001d50:	001a      	movs	r2, r3
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	085b      	lsrs	r3, r3, #1
 8001d58:	18d2      	adds	r2, r2, r3
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	0019      	movs	r1, r3
 8001d60:	0010      	movs	r0, r2
 8001d62:	f7fe f9cd 	bl	8000100 <__udivsi3>
 8001d66:	0003      	movs	r3, r0
 8001d68:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	2b0f      	cmp	r3, #15
 8001d6e:	d90a      	bls.n	8001d86 <UART_SetConfig+0x2ee>
 8001d70:	693a      	ldr	r2, [r7, #16]
 8001d72:	2380      	movs	r3, #128	; 0x80
 8001d74:	025b      	lsls	r3, r3, #9
 8001d76:	429a      	cmp	r2, r3
 8001d78:	d205      	bcs.n	8001d86 <UART_SetConfig+0x2ee>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8001d7a:	693b      	ldr	r3, [r7, #16]
 8001d7c:	b29a      	uxth	r2, r3
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	60da      	str	r2, [r3, #12]
 8001d84:	e003      	b.n	8001d8e <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 8001d86:	231a      	movs	r3, #26
 8001d88:	18fb      	adds	r3, r7, r3
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	226a      	movs	r2, #106	; 0x6a
 8001d92:	2101      	movs	r1, #1
 8001d94:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2268      	movs	r2, #104	; 0x68
 8001d9a:	2101      	movs	r1, #1
 8001d9c:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2200      	movs	r2, #0
 8001da2:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2200      	movs	r2, #0
 8001da8:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8001daa:	231a      	movs	r3, #26
 8001dac:	18fb      	adds	r3, r7, r3
 8001dae:	781b      	ldrb	r3, [r3, #0]
}
 8001db0:	0018      	movs	r0, r3
 8001db2:	46bd      	mov	sp, r7
 8001db4:	b008      	add	sp, #32
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	cfff69f3 	.word	0xcfff69f3
 8001dbc:	ffffcfff 	.word	0xffffcfff
 8001dc0:	11fff4ff 	.word	0x11fff4ff
 8001dc4:	40013800 	.word	0x40013800
 8001dc8:	40021000 	.word	0x40021000
 8001dcc:	40004400 	.word	0x40004400
 8001dd0:	40004800 	.word	0x40004800
 8001dd4:	40004c00 	.word	0x40004c00
 8001dd8:	00f42400 	.word	0x00f42400
 8001ddc:	08002478 	.word	0x08002478

08001de0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b082      	sub	sp, #8
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dec:	2201      	movs	r2, #1
 8001dee:	4013      	ands	r3, r2
 8001df0:	d00b      	beq.n	8001e0a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	4a4a      	ldr	r2, [pc, #296]	; (8001f24 <UART_AdvFeatureConfig+0x144>)
 8001dfa:	4013      	ands	r3, r2
 8001dfc:	0019      	movs	r1, r3
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	430a      	orrs	r2, r1
 8001e08:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e0e:	2202      	movs	r2, #2
 8001e10:	4013      	ands	r3, r2
 8001e12:	d00b      	beq.n	8001e2c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	4a43      	ldr	r2, [pc, #268]	; (8001f28 <UART_AdvFeatureConfig+0x148>)
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	0019      	movs	r1, r3
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	430a      	orrs	r2, r1
 8001e2a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e30:	2204      	movs	r2, #4
 8001e32:	4013      	ands	r3, r2
 8001e34:	d00b      	beq.n	8001e4e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	4a3b      	ldr	r2, [pc, #236]	; (8001f2c <UART_AdvFeatureConfig+0x14c>)
 8001e3e:	4013      	ands	r3, r2
 8001e40:	0019      	movs	r1, r3
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	430a      	orrs	r2, r1
 8001e4c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e52:	2208      	movs	r2, #8
 8001e54:	4013      	ands	r3, r2
 8001e56:	d00b      	beq.n	8001e70 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	4a34      	ldr	r2, [pc, #208]	; (8001f30 <UART_AdvFeatureConfig+0x150>)
 8001e60:	4013      	ands	r3, r2
 8001e62:	0019      	movs	r1, r3
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	430a      	orrs	r2, r1
 8001e6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e74:	2210      	movs	r2, #16
 8001e76:	4013      	ands	r3, r2
 8001e78:	d00b      	beq.n	8001e92 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	689b      	ldr	r3, [r3, #8]
 8001e80:	4a2c      	ldr	r2, [pc, #176]	; (8001f34 <UART_AdvFeatureConfig+0x154>)
 8001e82:	4013      	ands	r3, r2
 8001e84:	0019      	movs	r1, r3
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	430a      	orrs	r2, r1
 8001e90:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e96:	2220      	movs	r2, #32
 8001e98:	4013      	ands	r3, r2
 8001e9a:	d00b      	beq.n	8001eb4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	689b      	ldr	r3, [r3, #8]
 8001ea2:	4a25      	ldr	r2, [pc, #148]	; (8001f38 <UART_AdvFeatureConfig+0x158>)
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	0019      	movs	r1, r3
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	430a      	orrs	r2, r1
 8001eb2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eb8:	2240      	movs	r2, #64	; 0x40
 8001eba:	4013      	ands	r3, r2
 8001ebc:	d01d      	beq.n	8001efa <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	4a1d      	ldr	r2, [pc, #116]	; (8001f3c <UART_AdvFeatureConfig+0x15c>)
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	0019      	movs	r1, r3
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	430a      	orrs	r2, r1
 8001ed4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001eda:	2380      	movs	r3, #128	; 0x80
 8001edc:	035b      	lsls	r3, r3, #13
 8001ede:	429a      	cmp	r2, r3
 8001ee0:	d10b      	bne.n	8001efa <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	4a15      	ldr	r2, [pc, #84]	; (8001f40 <UART_AdvFeatureConfig+0x160>)
 8001eea:	4013      	ands	r3, r2
 8001eec:	0019      	movs	r1, r3
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	430a      	orrs	r2, r1
 8001ef8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001efe:	2280      	movs	r2, #128	; 0x80
 8001f00:	4013      	ands	r3, r2
 8001f02:	d00b      	beq.n	8001f1c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	4a0e      	ldr	r2, [pc, #56]	; (8001f44 <UART_AdvFeatureConfig+0x164>)
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	0019      	movs	r1, r3
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	430a      	orrs	r2, r1
 8001f1a:	605a      	str	r2, [r3, #4]
  }
}
 8001f1c:	46c0      	nop			; (mov r8, r8)
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	b002      	add	sp, #8
 8001f22:	bd80      	pop	{r7, pc}
 8001f24:	fffdffff 	.word	0xfffdffff
 8001f28:	fffeffff 	.word	0xfffeffff
 8001f2c:	fffbffff 	.word	0xfffbffff
 8001f30:	ffff7fff 	.word	0xffff7fff
 8001f34:	ffffefff 	.word	0xffffefff
 8001f38:	ffffdfff 	.word	0xffffdfff
 8001f3c:	ffefffff 	.word	0xffefffff
 8001f40:	ff9fffff 	.word	0xff9fffff
 8001f44:	fff7ffff 	.word	0xfff7ffff

08001f48 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b086      	sub	sp, #24
 8001f4c:	af02      	add	r7, sp, #8
 8001f4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2290      	movs	r2, #144	; 0x90
 8001f54:	2100      	movs	r1, #0
 8001f56:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8001f58:	f7fe fc90 	bl	800087c <HAL_GetTick>
 8001f5c:	0003      	movs	r3, r0
 8001f5e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	2208      	movs	r2, #8
 8001f68:	4013      	ands	r3, r2
 8001f6a:	2b08      	cmp	r3, #8
 8001f6c:	d10c      	bne.n	8001f88 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	2280      	movs	r2, #128	; 0x80
 8001f72:	0391      	lsls	r1, r2, #14
 8001f74:	6878      	ldr	r0, [r7, #4]
 8001f76:	4a1a      	ldr	r2, [pc, #104]	; (8001fe0 <UART_CheckIdleState+0x98>)
 8001f78:	9200      	str	r2, [sp, #0]
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	f000 f832 	bl	8001fe4 <UART_WaitOnFlagUntilTimeout>
 8001f80:	1e03      	subs	r3, r0, #0
 8001f82:	d001      	beq.n	8001f88 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8001f84:	2303      	movs	r3, #3
 8001f86:	e026      	b.n	8001fd6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	2204      	movs	r2, #4
 8001f90:	4013      	ands	r3, r2
 8001f92:	2b04      	cmp	r3, #4
 8001f94:	d10c      	bne.n	8001fb0 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	2280      	movs	r2, #128	; 0x80
 8001f9a:	03d1      	lsls	r1, r2, #15
 8001f9c:	6878      	ldr	r0, [r7, #4]
 8001f9e:	4a10      	ldr	r2, [pc, #64]	; (8001fe0 <UART_CheckIdleState+0x98>)
 8001fa0:	9200      	str	r2, [sp, #0]
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	f000 f81e 	bl	8001fe4 <UART_WaitOnFlagUntilTimeout>
 8001fa8:	1e03      	subs	r3, r0, #0
 8001faa:	d001      	beq.n	8001fb0 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8001fac:	2303      	movs	r3, #3
 8001fae:	e012      	b.n	8001fd6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2288      	movs	r2, #136	; 0x88
 8001fb4:	2120      	movs	r1, #32
 8001fb6:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	228c      	movs	r2, #140	; 0x8c
 8001fbc:	2120      	movs	r1, #32
 8001fbe:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2200      	movs	r2, #0
 8001fca:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2284      	movs	r2, #132	; 0x84
 8001fd0:	2100      	movs	r1, #0
 8001fd2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001fd4:	2300      	movs	r3, #0
}
 8001fd6:	0018      	movs	r0, r3
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	b004      	add	sp, #16
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	46c0      	nop			; (mov r8, r8)
 8001fe0:	01ffffff 	.word	0x01ffffff

08001fe4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b094      	sub	sp, #80	; 0x50
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	60f8      	str	r0, [r7, #12]
 8001fec:	60b9      	str	r1, [r7, #8]
 8001fee:	603b      	str	r3, [r7, #0]
 8001ff0:	1dfb      	adds	r3, r7, #7
 8001ff2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001ff4:	e0a7      	b.n	8002146 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001ff6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001ff8:	3301      	adds	r3, #1
 8001ffa:	d100      	bne.n	8001ffe <UART_WaitOnFlagUntilTimeout+0x1a>
 8001ffc:	e0a3      	b.n	8002146 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001ffe:	f7fe fc3d 	bl	800087c <HAL_GetTick>
 8002002:	0002      	movs	r2, r0
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	1ad3      	subs	r3, r2, r3
 8002008:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800200a:	429a      	cmp	r2, r3
 800200c:	d302      	bcc.n	8002014 <UART_WaitOnFlagUntilTimeout+0x30>
 800200e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002010:	2b00      	cmp	r3, #0
 8002012:	d13f      	bne.n	8002094 <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002014:	f3ef 8310 	mrs	r3, PRIMASK
 8002018:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800201a:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800201c:	647b      	str	r3, [r7, #68]	; 0x44
 800201e:	2301      	movs	r3, #1
 8002020:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002022:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002024:	f383 8810 	msr	PRIMASK, r3
}
 8002028:	46c0      	nop			; (mov r8, r8)
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	494e      	ldr	r1, [pc, #312]	; (8002170 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8002036:	400a      	ands	r2, r1
 8002038:	601a      	str	r2, [r3, #0]
 800203a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800203c:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800203e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002040:	f383 8810 	msr	PRIMASK, r3
}
 8002044:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002046:	f3ef 8310 	mrs	r3, PRIMASK
 800204a:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 800204c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800204e:	643b      	str	r3, [r7, #64]	; 0x40
 8002050:	2301      	movs	r3, #1
 8002052:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002054:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002056:	f383 8810 	msr	PRIMASK, r3
}
 800205a:	46c0      	nop			; (mov r8, r8)
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	689a      	ldr	r2, [r3, #8]
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	2101      	movs	r1, #1
 8002068:	438a      	bics	r2, r1
 800206a:	609a      	str	r2, [r3, #8]
 800206c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800206e:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002070:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002072:	f383 8810 	msr	PRIMASK, r3
}
 8002076:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	2288      	movs	r2, #136	; 0x88
 800207c:	2120      	movs	r1, #32
 800207e:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	228c      	movs	r2, #140	; 0x8c
 8002084:	2120      	movs	r1, #32
 8002086:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	2284      	movs	r2, #132	; 0x84
 800208c:	2100      	movs	r1, #0
 800208e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002090:	2303      	movs	r3, #3
 8002092:	e069      	b.n	8002168 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	2204      	movs	r2, #4
 800209c:	4013      	ands	r3, r2
 800209e:	d052      	beq.n	8002146 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	69da      	ldr	r2, [r3, #28]
 80020a6:	2380      	movs	r3, #128	; 0x80
 80020a8:	011b      	lsls	r3, r3, #4
 80020aa:	401a      	ands	r2, r3
 80020ac:	2380      	movs	r3, #128	; 0x80
 80020ae:	011b      	lsls	r3, r3, #4
 80020b0:	429a      	cmp	r2, r3
 80020b2:	d148      	bne.n	8002146 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	2280      	movs	r2, #128	; 0x80
 80020ba:	0112      	lsls	r2, r2, #4
 80020bc:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80020be:	f3ef 8310 	mrs	r3, PRIMASK
 80020c2:	613b      	str	r3, [r7, #16]
  return(result);
 80020c4:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80020c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80020c8:	2301      	movs	r3, #1
 80020ca:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	f383 8810 	msr	PRIMASK, r3
}
 80020d2:	46c0      	nop			; (mov r8, r8)
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	681a      	ldr	r2, [r3, #0]
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4924      	ldr	r1, [pc, #144]	; (8002170 <UART_WaitOnFlagUntilTimeout+0x18c>)
 80020e0:	400a      	ands	r2, r1
 80020e2:	601a      	str	r2, [r3, #0]
 80020e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80020e6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020e8:	69bb      	ldr	r3, [r7, #24]
 80020ea:	f383 8810 	msr	PRIMASK, r3
}
 80020ee:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80020f0:	f3ef 8310 	mrs	r3, PRIMASK
 80020f4:	61fb      	str	r3, [r7, #28]
  return(result);
 80020f6:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80020f8:	64bb      	str	r3, [r7, #72]	; 0x48
 80020fa:	2301      	movs	r3, #1
 80020fc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020fe:	6a3b      	ldr	r3, [r7, #32]
 8002100:	f383 8810 	msr	PRIMASK, r3
}
 8002104:	46c0      	nop			; (mov r8, r8)
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	689a      	ldr	r2, [r3, #8]
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	2101      	movs	r1, #1
 8002112:	438a      	bics	r2, r1
 8002114:	609a      	str	r2, [r3, #8]
 8002116:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002118:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800211a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800211c:	f383 8810 	msr	PRIMASK, r3
}
 8002120:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	2288      	movs	r2, #136	; 0x88
 8002126:	2120      	movs	r1, #32
 8002128:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	228c      	movs	r2, #140	; 0x8c
 800212e:	2120      	movs	r1, #32
 8002130:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	2290      	movs	r2, #144	; 0x90
 8002136:	2120      	movs	r1, #32
 8002138:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	2284      	movs	r2, #132	; 0x84
 800213e:	2100      	movs	r1, #0
 8002140:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002142:	2303      	movs	r3, #3
 8002144:	e010      	b.n	8002168 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	69db      	ldr	r3, [r3, #28]
 800214c:	68ba      	ldr	r2, [r7, #8]
 800214e:	4013      	ands	r3, r2
 8002150:	68ba      	ldr	r2, [r7, #8]
 8002152:	1ad3      	subs	r3, r2, r3
 8002154:	425a      	negs	r2, r3
 8002156:	4153      	adcs	r3, r2
 8002158:	b2db      	uxtb	r3, r3
 800215a:	001a      	movs	r2, r3
 800215c:	1dfb      	adds	r3, r7, #7
 800215e:	781b      	ldrb	r3, [r3, #0]
 8002160:	429a      	cmp	r2, r3
 8002162:	d100      	bne.n	8002166 <UART_WaitOnFlagUntilTimeout+0x182>
 8002164:	e747      	b.n	8001ff6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002166:	2300      	movs	r3, #0
}
 8002168:	0018      	movs	r0, r3
 800216a:	46bd      	mov	sp, r7
 800216c:	b014      	add	sp, #80	; 0x50
 800216e:	bd80      	pop	{r7, pc}
 8002170:	fffffe5f 	.word	0xfffffe5f

08002174 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b084      	sub	sp, #16
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2284      	movs	r2, #132	; 0x84
 8002180:	5c9b      	ldrb	r3, [r3, r2]
 8002182:	2b01      	cmp	r3, #1
 8002184:	d101      	bne.n	800218a <HAL_UARTEx_DisableFifoMode+0x16>
 8002186:	2302      	movs	r3, #2
 8002188:	e027      	b.n	80021da <HAL_UARTEx_DisableFifoMode+0x66>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2284      	movs	r2, #132	; 0x84
 800218e:	2101      	movs	r1, #1
 8002190:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2288      	movs	r2, #136	; 0x88
 8002196:	2124      	movs	r1, #36	; 0x24
 8002198:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	681a      	ldr	r2, [r3, #0]
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	2101      	movs	r1, #1
 80021ae:	438a      	bics	r2, r1
 80021b0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	4a0b      	ldr	r2, [pc, #44]	; (80021e4 <HAL_UARTEx_DisableFifoMode+0x70>)
 80021b6:	4013      	ands	r3, r2
 80021b8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2200      	movs	r2, #0
 80021be:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	68fa      	ldr	r2, [r7, #12]
 80021c6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2288      	movs	r2, #136	; 0x88
 80021cc:	2120      	movs	r1, #32
 80021ce:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2284      	movs	r2, #132	; 0x84
 80021d4:	2100      	movs	r1, #0
 80021d6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80021d8:	2300      	movs	r3, #0
}
 80021da:	0018      	movs	r0, r3
 80021dc:	46bd      	mov	sp, r7
 80021de:	b004      	add	sp, #16
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	46c0      	nop			; (mov r8, r8)
 80021e4:	dfffffff 	.word	0xdfffffff

080021e8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b084      	sub	sp, #16
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
 80021f0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2284      	movs	r2, #132	; 0x84
 80021f6:	5c9b      	ldrb	r3, [r3, r2]
 80021f8:	2b01      	cmp	r3, #1
 80021fa:	d101      	bne.n	8002200 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80021fc:	2302      	movs	r3, #2
 80021fe:	e02e      	b.n	800225e <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2284      	movs	r2, #132	; 0x84
 8002204:	2101      	movs	r1, #1
 8002206:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2288      	movs	r2, #136	; 0x88
 800220c:	2124      	movs	r1, #36	; 0x24
 800220e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	681a      	ldr	r2, [r3, #0]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	2101      	movs	r1, #1
 8002224:	438a      	bics	r2, r1
 8002226:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	689b      	ldr	r3, [r3, #8]
 800222e:	00db      	lsls	r3, r3, #3
 8002230:	08d9      	lsrs	r1, r3, #3
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	683a      	ldr	r2, [r7, #0]
 8002238:	430a      	orrs	r2, r1
 800223a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	0018      	movs	r0, r3
 8002240:	f000 f854 	bl	80022ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	68fa      	ldr	r2, [r7, #12]
 800224a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2288      	movs	r2, #136	; 0x88
 8002250:	2120      	movs	r1, #32
 8002252:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2284      	movs	r2, #132	; 0x84
 8002258:	2100      	movs	r1, #0
 800225a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800225c:	2300      	movs	r3, #0
}
 800225e:	0018      	movs	r0, r3
 8002260:	46bd      	mov	sp, r7
 8002262:	b004      	add	sp, #16
 8002264:	bd80      	pop	{r7, pc}
	...

08002268 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b084      	sub	sp, #16
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
 8002270:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2284      	movs	r2, #132	; 0x84
 8002276:	5c9b      	ldrb	r3, [r3, r2]
 8002278:	2b01      	cmp	r3, #1
 800227a:	d101      	bne.n	8002280 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800227c:	2302      	movs	r3, #2
 800227e:	e02f      	b.n	80022e0 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2284      	movs	r2, #132	; 0x84
 8002284:	2101      	movs	r1, #1
 8002286:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2288      	movs	r2, #136	; 0x88
 800228c:	2124      	movs	r1, #36	; 0x24
 800228e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	681a      	ldr	r2, [r3, #0]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	2101      	movs	r1, #1
 80022a4:	438a      	bics	r2, r1
 80022a6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	689b      	ldr	r3, [r3, #8]
 80022ae:	4a0e      	ldr	r2, [pc, #56]	; (80022e8 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80022b0:	4013      	ands	r3, r2
 80022b2:	0019      	movs	r1, r3
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	683a      	ldr	r2, [r7, #0]
 80022ba:	430a      	orrs	r2, r1
 80022bc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	0018      	movs	r0, r3
 80022c2:	f000 f813 	bl	80022ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	68fa      	ldr	r2, [r7, #12]
 80022cc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2288      	movs	r2, #136	; 0x88
 80022d2:	2120      	movs	r1, #32
 80022d4:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2284      	movs	r2, #132	; 0x84
 80022da:	2100      	movs	r1, #0
 80022dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80022de:	2300      	movs	r3, #0
}
 80022e0:	0018      	movs	r0, r3
 80022e2:	46bd      	mov	sp, r7
 80022e4:	b004      	add	sp, #16
 80022e6:	bd80      	pop	{r7, pc}
 80022e8:	f1ffffff 	.word	0xf1ffffff

080022ec <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80022ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022ee:	b085      	sub	sp, #20
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d108      	bne.n	800230e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	226a      	movs	r2, #106	; 0x6a
 8002300:	2101      	movs	r1, #1
 8002302:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2268      	movs	r2, #104	; 0x68
 8002308:	2101      	movs	r1, #1
 800230a:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800230c:	e043      	b.n	8002396 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800230e:	260f      	movs	r6, #15
 8002310:	19bb      	adds	r3, r7, r6
 8002312:	2208      	movs	r2, #8
 8002314:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8002316:	200e      	movs	r0, #14
 8002318:	183b      	adds	r3, r7, r0
 800231a:	2208      	movs	r2, #8
 800231c:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	689b      	ldr	r3, [r3, #8]
 8002324:	0e5b      	lsrs	r3, r3, #25
 8002326:	b2da      	uxtb	r2, r3
 8002328:	240d      	movs	r4, #13
 800232a:	193b      	adds	r3, r7, r4
 800232c:	2107      	movs	r1, #7
 800232e:	400a      	ands	r2, r1
 8002330:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	689b      	ldr	r3, [r3, #8]
 8002338:	0f5b      	lsrs	r3, r3, #29
 800233a:	b2da      	uxtb	r2, r3
 800233c:	250c      	movs	r5, #12
 800233e:	197b      	adds	r3, r7, r5
 8002340:	2107      	movs	r1, #7
 8002342:	400a      	ands	r2, r1
 8002344:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002346:	183b      	adds	r3, r7, r0
 8002348:	781b      	ldrb	r3, [r3, #0]
 800234a:	197a      	adds	r2, r7, r5
 800234c:	7812      	ldrb	r2, [r2, #0]
 800234e:	4914      	ldr	r1, [pc, #80]	; (80023a0 <UARTEx_SetNbDataToProcess+0xb4>)
 8002350:	5c8a      	ldrb	r2, [r1, r2]
 8002352:	435a      	muls	r2, r3
 8002354:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8002356:	197b      	adds	r3, r7, r5
 8002358:	781b      	ldrb	r3, [r3, #0]
 800235a:	4a12      	ldr	r2, [pc, #72]	; (80023a4 <UARTEx_SetNbDataToProcess+0xb8>)
 800235c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800235e:	0019      	movs	r1, r3
 8002360:	f7fd ff58 	bl	8000214 <__divsi3>
 8002364:	0003      	movs	r3, r0
 8002366:	b299      	uxth	r1, r3
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	226a      	movs	r2, #106	; 0x6a
 800236c:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800236e:	19bb      	adds	r3, r7, r6
 8002370:	781b      	ldrb	r3, [r3, #0]
 8002372:	193a      	adds	r2, r7, r4
 8002374:	7812      	ldrb	r2, [r2, #0]
 8002376:	490a      	ldr	r1, [pc, #40]	; (80023a0 <UARTEx_SetNbDataToProcess+0xb4>)
 8002378:	5c8a      	ldrb	r2, [r1, r2]
 800237a:	435a      	muls	r2, r3
 800237c:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800237e:	193b      	adds	r3, r7, r4
 8002380:	781b      	ldrb	r3, [r3, #0]
 8002382:	4a08      	ldr	r2, [pc, #32]	; (80023a4 <UARTEx_SetNbDataToProcess+0xb8>)
 8002384:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002386:	0019      	movs	r1, r3
 8002388:	f7fd ff44 	bl	8000214 <__divsi3>
 800238c:	0003      	movs	r3, r0
 800238e:	b299      	uxth	r1, r3
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2268      	movs	r2, #104	; 0x68
 8002394:	5299      	strh	r1, [r3, r2]
}
 8002396:	46c0      	nop			; (mov r8, r8)
 8002398:	46bd      	mov	sp, r7
 800239a:	b005      	add	sp, #20
 800239c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800239e:	46c0      	nop			; (mov r8, r8)
 80023a0:	08002490 	.word	0x08002490
 80023a4:	08002498 	.word	0x08002498

080023a8 <__libc_init_array>:
 80023a8:	b570      	push	{r4, r5, r6, lr}
 80023aa:	2600      	movs	r6, #0
 80023ac:	4d0c      	ldr	r5, [pc, #48]	; (80023e0 <__libc_init_array+0x38>)
 80023ae:	4c0d      	ldr	r4, [pc, #52]	; (80023e4 <__libc_init_array+0x3c>)
 80023b0:	1b64      	subs	r4, r4, r5
 80023b2:	10a4      	asrs	r4, r4, #2
 80023b4:	42a6      	cmp	r6, r4
 80023b6:	d109      	bne.n	80023cc <__libc_init_array+0x24>
 80023b8:	2600      	movs	r6, #0
 80023ba:	f000 f821 	bl	8002400 <_init>
 80023be:	4d0a      	ldr	r5, [pc, #40]	; (80023e8 <__libc_init_array+0x40>)
 80023c0:	4c0a      	ldr	r4, [pc, #40]	; (80023ec <__libc_init_array+0x44>)
 80023c2:	1b64      	subs	r4, r4, r5
 80023c4:	10a4      	asrs	r4, r4, #2
 80023c6:	42a6      	cmp	r6, r4
 80023c8:	d105      	bne.n	80023d6 <__libc_init_array+0x2e>
 80023ca:	bd70      	pop	{r4, r5, r6, pc}
 80023cc:	00b3      	lsls	r3, r6, #2
 80023ce:	58eb      	ldr	r3, [r5, r3]
 80023d0:	4798      	blx	r3
 80023d2:	3601      	adds	r6, #1
 80023d4:	e7ee      	b.n	80023b4 <__libc_init_array+0xc>
 80023d6:	00b3      	lsls	r3, r6, #2
 80023d8:	58eb      	ldr	r3, [r5, r3]
 80023da:	4798      	blx	r3
 80023dc:	3601      	adds	r6, #1
 80023de:	e7f2      	b.n	80023c6 <__libc_init_array+0x1e>
 80023e0:	080024a0 	.word	0x080024a0
 80023e4:	080024a0 	.word	0x080024a0
 80023e8:	080024a0 	.word	0x080024a0
 80023ec:	080024a4 	.word	0x080024a4

080023f0 <memset>:
 80023f0:	0003      	movs	r3, r0
 80023f2:	1882      	adds	r2, r0, r2
 80023f4:	4293      	cmp	r3, r2
 80023f6:	d100      	bne.n	80023fa <memset+0xa>
 80023f8:	4770      	bx	lr
 80023fa:	7019      	strb	r1, [r3, #0]
 80023fc:	3301      	adds	r3, #1
 80023fe:	e7f9      	b.n	80023f4 <memset+0x4>

08002400 <_init>:
 8002400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002402:	46c0      	nop			; (mov r8, r8)
 8002404:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002406:	bc08      	pop	{r3}
 8002408:	469e      	mov	lr, r3
 800240a:	4770      	bx	lr

0800240c <_fini>:
 800240c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800240e:	46c0      	nop			; (mov r8, r8)
 8002410:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002412:	bc08      	pop	{r3}
 8002414:	469e      	mov	lr, r3
 8002416:	4770      	bx	lr
