#Build: Synplify Pro (R) V-2023.09LR-2, Build 364R, Oct  3 2024
#install: C:\lscc\radiant\2024.2\synpbase
#OS: Windows 10 or later
#Hostname: HGMZ0R3

# Wed Sep 24 04:34:15 2025

#Implementation: impl_1


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-2
Install: C:\lscc\radiant\2024.2\synpbase
OS: Windows 10 or later
Hostname: HGMZ0R3

Implementation : impl_1
Synopsys HDL Compiler, Version comp202309synp1, Build 364R, Built Oct  3 2024 00:23:20, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-2
Install: C:\lscc\radiant\2024.2\synpbase
OS: Windows 10 or later
Hostname: HGMZ0R3

Implementation : impl_1
Synopsys VHDL Compiler, Version comp202309synp1, Build 364R, Built Oct  3 2024 00:23:20, @

@N|Running in 64-bit mode
Location map warning "C:\lscc\radiant\2024.2\synpbase\lib\vhd\location.map":39 - Attempted redefinition of package lfd2nx1.components
Location map warning "C:\lscc\radiant\2024.2\synpbase\lib\vhd\location.map":43 - Attempted redefinition of package lfd2nx2.components
Location map warning "C:\lscc\radiant\2024.2\synpbase\lib\vhd\location.map":49 - Attempted redefinition of package lfmxo5t1.components
@N:Can't find top module!
Top entity isn't set yet!
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:\lscc\radiant\2024.2\ip\pmi\pmi_iCE40UP.vhd'.
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 88MB peak: 89MB)


Process completed successfully.
# Wed Sep 24 04:34:15 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-2
Install: C:\lscc\radiant\2024.2\synpbase
OS: Windows 10 or later
Hostname: HGMZ0R3

Implementation : impl_1
Synopsys Verilog Compiler, Version comp202309synp1, Build 364R, Built Oct  3 2024 00:23:20, @

@N|Running in 64-bit mode
@I::"C:\lscc\radiant\2024.2\synpbase\lib\generic\ice40up.v" (library work)
@I::"C:\lscc\radiant\2024.2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\radiant\2024.2\ip\pmi\pmi_iCE40UP.v" (library work)
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v" (library work)
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v":"C:\lscc\radiant\2024.2\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.2\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v":313:13:313:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.2\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v":333:13:333:24|Read directive translate_on.
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v" (library work)
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v":"C:\lscc\radiant\2024.2\ip\pmi\../common/adder/rtl\lscc_adder.v" (library work)
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v" (library work)
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v":"C:\lscc\radiant\2024.2\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v":92:11:92:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v":101:11:101:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v" (library work)
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v":"C:\lscc\radiant\2024.2\ip\pmi\../common/counter/rtl\lscc_cntr.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.2\ip\pmi\../common/counter/rtl\lscc_cntr.v":129:13:129:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.2\ip\pmi\../common/counter/rtl\lscc_cntr.v":143:13:143:24|Read directive translate_on.
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.2\ip\pmi\pmi_fifo.v" (library work)
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_fifo.v":"C:\lscc\radiant\2024.2\ip\pmi\../common/fifo/rtl\lscc_fifo.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.2\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3271:17:3271:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.2\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3278:17:3278:28|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.2\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3335:17:3335:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.2\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3342:17:3342:28|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.2\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3397:17:3397:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.2\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3404:17:3404:28|Read directive translate_on.
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.2\ip\pmi\pmi_fifo_dc.v" (library work)
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_fifo_dc.v":"C:\lscc\radiant\2024.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":5121:25:5121:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":5125:25:5125:36|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":5156:29:5156:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":5160:29:5160:40|Read directive translate_on.
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.2\ip\pmi\pmi_mac.v" (library work)
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_mac.v":"C:\lscc\radiant\2024.2\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.2\ip\pmi\pmi_mac.v":94:11:94:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.2\ip\pmi\pmi_mac.v":109:11:109:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.2\ip\pmi\pmi_multaddsubsum.v" (library work)
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_multaddsubsum.v":"C:\lscc\radiant\2024.2\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.2\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v":210:13:210:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.2\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v":227:13:227:24|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.2\ip\pmi\pmi_multaddsubsum.v":84:11:84:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.2\ip\pmi\pmi_multaddsubsum.v":93:11:93:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.2\ip\pmi\pmi_multaddsub.v" (library work)
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_multaddsub.v":"C:\lscc\radiant\2024.2\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.2\ip\pmi\pmi_multaddsub.v":91:11:91:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.2\ip\pmi\pmi_multaddsub.v":100:11:100:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.2\ip\pmi\pmi_mult.v" (library work)
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_mult.v":"C:\lscc\radiant\2024.2\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.2\ip\pmi\pmi_mult.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.2\ip\pmi\pmi_mult.v":96:11:96:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.2\ip\pmi\pmi_ram_dp.v" (library work)
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_ram_dp.v":"C:\lscc\radiant\2024.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1060:25:1060:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1064:25:1064:36|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1095:29:1095:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1099:29:1099:40|Read directive translate_on.
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.2\ip\pmi\pmi_ram_dq.v" (library work)
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_ram_dq.v":"C:\lscc\radiant\2024.2\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.2\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v":1485:25:1485:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.2\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v":1491:25:1491:36|Read directive translate_on.
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.2\ip\pmi\pmi_rom.v" (library work)
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_rom.v":"C:\lscc\radiant\2024.2\ip\pmi\../common/rom/rtl\lscc_rom.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.2\ip\pmi\../common/rom/rtl\lscc_rom.v":970:25:970:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.2\ip\pmi\../common/rom/rtl\lscc_rom.v":976:25:976:36|Read directive translate_on.
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.2\ip\pmi\pmi_sub.v" (library work)
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_sub.v":"C:\lscc\radiant\2024.2\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v" (library work)
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.2\ip\pmi\pmi_ram_dp_be.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.2\ip\pmi\pmi_ram_dp_be.v":146:11:146:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.2\ip\pmi\pmi_ram_dp_be.v":155:11:155:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.2\ip\pmi\pmi_ram_dq_be.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.2\ip\pmi\pmi_ram_dq_be.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.2\ip\pmi\pmi_ram_dq_be.v":95:11:95:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.2\ip\pmi\pmi_dsp.v" (library work)
@I::"C:\Users\mtatsumi\my_designs\test\source\impl_1\debouncer.sv" (library work)
@I::"C:\Users\mtatsumi\my_designs\test\source\impl_1\clk_gen.sv" (library work)
@I::"C:\Users\mtatsumi\my_designs\test\source\impl_1\debouncer_timer.sv" (library work)
@I::"C:\Users\mtatsumi\my_designs\test\source\impl_1\keypad.sv" (library work)
@I::"C:\Users\mtatsumi\my_designs\test\source\impl_1\keypad_storage.sv" (library work)
@I::"C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv" (library work)
@I::"C:\Users\mtatsumi\my_designs\test\source\impl_1\sev_seg.sv" (library work)
@I::"C:\Users\mtatsumi\my_designs\test\source\impl_1\sev_seg_sel.sv" (library work)
@I::"C:\Users\mtatsumi\my_designs\test\source\impl_1\synchronizer.sv" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)


Process completed successfully.
# Wed Sep 24 04:34:15 2025

###########################################################]
###########################################################[
@I::"C:\lscc\radiant\2024.2\synpbase\lib\generic\ice40up.v" (library work)
@I::"C:\lscc\radiant\2024.2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\radiant\2024.2\ip\pmi\pmi_iCE40UP.v" (library work)
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v" (library work)
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v":"C:\lscc\radiant\2024.2\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.2\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v":313:13:313:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.2\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v":333:13:333:24|Read directive translate_on.
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v" (library work)
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v":"C:\lscc\radiant\2024.2\ip\pmi\../common/adder/rtl\lscc_adder.v" (library work)
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v" (library work)
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v":"C:\lscc\radiant\2024.2\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v":92:11:92:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v":101:11:101:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v" (library work)
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v":"C:\lscc\radiant\2024.2\ip\pmi\../common/counter/rtl\lscc_cntr.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.2\ip\pmi\../common/counter/rtl\lscc_cntr.v":129:13:129:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.2\ip\pmi\../common/counter/rtl\lscc_cntr.v":143:13:143:24|Read directive translate_on.
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.2\ip\pmi\pmi_fifo.v" (library work)
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_fifo.v":"C:\lscc\radiant\2024.2\ip\pmi\../common/fifo/rtl\lscc_fifo.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.2\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3271:17:3271:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.2\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3278:17:3278:28|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.2\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3335:17:3335:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.2\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3342:17:3342:28|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.2\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3397:17:3397:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.2\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3404:17:3404:28|Read directive translate_on.
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.2\ip\pmi\pmi_fifo_dc.v" (library work)
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_fifo_dc.v":"C:\lscc\radiant\2024.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":5121:25:5121:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":5125:25:5125:36|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":5156:29:5156:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.2\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":5160:29:5160:40|Read directive translate_on.
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.2\ip\pmi\pmi_mac.v" (library work)
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_mac.v":"C:\lscc\radiant\2024.2\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.2\ip\pmi\pmi_mac.v":94:11:94:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.2\ip\pmi\pmi_mac.v":109:11:109:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.2\ip\pmi\pmi_multaddsubsum.v" (library work)
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_multaddsubsum.v":"C:\lscc\radiant\2024.2\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.2\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v":210:13:210:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.2\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v":227:13:227:24|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.2\ip\pmi\pmi_multaddsubsum.v":84:11:84:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.2\ip\pmi\pmi_multaddsubsum.v":93:11:93:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.2\ip\pmi\pmi_multaddsub.v" (library work)
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_multaddsub.v":"C:\lscc\radiant\2024.2\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.2\ip\pmi\pmi_multaddsub.v":91:11:91:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.2\ip\pmi\pmi_multaddsub.v":100:11:100:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.2\ip\pmi\pmi_mult.v" (library work)
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_mult.v":"C:\lscc\radiant\2024.2\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.2\ip\pmi\pmi_mult.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.2\ip\pmi\pmi_mult.v":96:11:96:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.2\ip\pmi\pmi_ram_dp.v" (library work)
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_ram_dp.v":"C:\lscc\radiant\2024.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1060:25:1060:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1064:25:1064:36|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1095:29:1095:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.2\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1099:29:1099:40|Read directive translate_on.
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.2\ip\pmi\pmi_ram_dq.v" (library work)
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_ram_dq.v":"C:\lscc\radiant\2024.2\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.2\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v":1485:25:1485:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.2\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v":1491:25:1491:36|Read directive translate_on.
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.2\ip\pmi\pmi_rom.v" (library work)
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_rom.v":"C:\lscc\radiant\2024.2\ip\pmi\../common/rom/rtl\lscc_rom.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.2\ip\pmi\../common/rom/rtl\lscc_rom.v":970:25:970:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.2\ip\pmi\../common/rom/rtl\lscc_rom.v":976:25:976:36|Read directive translate_on.
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.2\ip\pmi\pmi_sub.v" (library work)
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_sub.v":"C:\lscc\radiant\2024.2\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v" (library work)
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.2\ip\pmi\pmi_ram_dp_be.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.2\ip\pmi\pmi_ram_dp_be.v":146:11:146:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.2\ip\pmi\pmi_ram_dp_be.v":155:11:155:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.2\ip\pmi\pmi_ram_dq_be.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.2\ip\pmi\pmi_ram_dq_be.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.2\ip\pmi\pmi_ram_dq_be.v":95:11:95:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.2\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.2\ip\pmi\pmi_dsp.v" (library work)
@I::"C:\Users\mtatsumi\my_designs\test\source\impl_1\debouncer.sv" (library work)
@I::"C:\Users\mtatsumi\my_designs\test\source\impl_1\clk_gen.sv" (library work)
@I::"C:\Users\mtatsumi\my_designs\test\source\impl_1\debouncer_timer.sv" (library work)
@I::"C:\Users\mtatsumi\my_designs\test\source\impl_1\keypad.sv" (library work)
@I::"C:\Users\mtatsumi\my_designs\test\source\impl_1\keypad_storage.sv" (library work)
@I::"C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv" (library work)
@I::"C:\Users\mtatsumi\my_designs\test\source\impl_1\sev_seg.sv" (library work)
@I::"C:\Users\mtatsumi\my_designs\test\source\impl_1\sev_seg_sel.sv" (library work)
@I::"C:\Users\mtatsumi\my_designs\test\source\impl_1\synchronizer.sv" (library work)
Verilog syntax check successful!
File C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv changed - recompiling
@N: CG364 :"C:\lscc\radiant\2024.2\synpbase\lib\generic\ice40up.v":795:7:795:11|Synthesizing module HSOSC in library work.
Running optimization stage 1 on HSOSC .......
Finished optimization stage 1 on HSOSC (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 114MB)
@N: CG364 :"C:\Users\mtatsumi\my_designs\test\source\impl_1\clk_gen.sv":10:7:10:13|Synthesizing module clk_gen in library work.
Running optimization stage 1 on clk_gen .......
Finished optimization stage 1 on clk_gen (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 115MB)
@N: CG364 :"C:\Users\mtatsumi\my_designs\test\source\impl_1\synchronizer.sv":9:7:9:18|Synthesizing module synchronizer in library work.
Running optimization stage 1 on synchronizer .......
Finished optimization stage 1 on synchronizer (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 115MB)
@N: CG364 :"C:\Users\mtatsumi\my_designs\test\source\impl_1\keypad.sv":12:7:12:12|Synthesizing module keypad in library work.
Running optimization stage 1 on keypad .......
Finished optimization stage 1 on keypad (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 115MB)
@N: CG364 :"C:\Users\mtatsumi\my_designs\test\source\impl_1\debouncer_timer.sv":8:7:8:21|Synthesizing module debouncer_timer in library work.
Running optimization stage 1 on debouncer_timer .......
Finished optimization stage 1 on debouncer_timer (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 115MB)
@N: CG364 :"C:\Users\mtatsumi\my_designs\test\source\impl_1\debouncer.sv":10:7:10:15|Synthesizing module debouncer in library work.
Running optimization stage 1 on debouncer .......
Finished optimization stage 1 on debouncer (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 115MB)
@N: CG364 :"C:\Users\mtatsumi\my_designs\test\source\impl_1\keypad_storage.sv":9:7:9:20|Synthesizing module keypad_storage in library work.
Running optimization stage 1 on keypad_storage .......
Finished optimization stage 1 on keypad_storage (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 115MB)
@N: CG364 :"C:\Users\mtatsumi\my_designs\test\source\impl_1\sev_seg_sel.sv":14:7:14:17|Synthesizing module sev_seg_sel in library work.
Running optimization stage 1 on sev_seg_sel .......
Finished optimization stage 1 on sev_seg_sel (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 115MB)
@N: CG364 :"C:\Users\mtatsumi\my_designs\test\source\impl_1\sev_seg.sv":10:7:10:13|Synthesizing module sev_seg in library work.
Running optimization stage 1 on sev_seg .......
Finished optimization stage 1 on sev_seg (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 115MB)
@N: CG364 :"C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv":8:7:8:13|Synthesizing module lab3_mt in library work.
Running optimization stage 1 on lab3_mt .......
Finished optimization stage 1 on lab3_mt (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 115MB)
Running optimization stage 2 on lab3_mt .......
Finished optimization stage 2 on lab3_mt (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 115MB)
Running optimization stage 2 on sev_seg .......
Finished optimization stage 2 on sev_seg (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 116MB)
Running optimization stage 2 on sev_seg_sel .......
Finished optimization stage 2 on sev_seg_sel (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 116MB)
Running optimization stage 2 on keypad_storage .......
@W: CL247 :"C:\Users\mtatsumi\my_designs\test\source\impl_1\keypad_storage.sv":11:23:11:32|Input port bit 4 of keypad_val[4:0] is unused

Finished optimization stage 2 on keypad_storage (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 116MB)
Running optimization stage 2 on debouncer .......
@N: CL201 :"C:\Users\mtatsumi\my_designs\test\source\impl_1\debouncer.sv":21:4:21:12|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on debouncer (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 116MB)
Running optimization stage 2 on debouncer_timer .......
Finished optimization stage 2 on debouncer_timer (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 116MB)
Running optimization stage 2 on keypad .......
@N: CL201 :"C:\Users\mtatsumi\my_designs\test\source\impl_1\keypad.sv":30:4:30:12|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 20 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
   10001
   10010
   10011
Finished optimization stage 2 on keypad (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 116MB)
Running optimization stage 2 on synchronizer .......
Finished optimization stage 2 on synchronizer (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 116MB)
Running optimization stage 2 on clk_gen .......
@N: CL189 :"C:\Users\mtatsumi\my_designs\test\source\impl_1\clk_gen.sv":23:1:23:9|Register bit counter[22] is always 0.
@N: CL189 :"C:\Users\mtatsumi\my_designs\test\source\impl_1\clk_gen.sv":23:1:23:9|Register bit counter[23] is always 0.
@N: CL189 :"C:\Users\mtatsumi\my_designs\test\source\impl_1\clk_gen.sv":23:1:23:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\Users\mtatsumi\my_designs\test\source\impl_1\clk_gen.sv":23:1:23:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\Users\mtatsumi\my_designs\test\source\impl_1\clk_gen.sv":23:1:23:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\Users\mtatsumi\my_designs\test\source\impl_1\clk_gen.sv":23:1:23:9|Register bit counter[27] is always 0.
@N: CL189 :"C:\Users\mtatsumi\my_designs\test\source\impl_1\clk_gen.sv":23:1:23:9|Register bit counter[28] is always 0.
@N: CL189 :"C:\Users\mtatsumi\my_designs\test\source\impl_1\clk_gen.sv":23:1:23:9|Register bit counter[29] is always 0.
@N: CL189 :"C:\Users\mtatsumi\my_designs\test\source\impl_1\clk_gen.sv":23:1:23:9|Register bit counter[30] is always 0.
@N: CL189 :"C:\Users\mtatsumi\my_designs\test\source\impl_1\clk_gen.sv":23:1:23:9|Register bit counter[31] is always 0.
@W: CL279 :"C:\Users\mtatsumi\my_designs\test\source\impl_1\clk_gen.sv":23:1:23:9|Pruning register bits 31 to 22 of counter[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 2 on clk_gen (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 116MB)
Running optimization stage 2 on HSOSC .......
Finished optimization stage 2 on HSOSC (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 116MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: C:\Users\mtatsumi\my_designs\test\impl_1\synwork\layer0.duruntime



At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 116MB peak: 116MB)


Process completed successfully.
# Wed Sep 24 04:34:17 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-2
Install: C:\lscc\radiant\2024.2\synpbase
OS: Windows 10 or later
Hostname: HGMZ0R3

Implementation : impl_1
Synopsys Synopsys Netlist Linker, Version comp202309synp1, Build 364R, Built Oct  3 2024 00:23:20, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 92MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 24 04:34:17 2025

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\mtatsumi\my_designs\test\impl_1\synwork\test_impl_1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 24MB peak: 25MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Wed Sep 24 04:34:17 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-2
Install: C:\lscc\radiant\2024.2\synpbase
OS: Windows 10 or later
Hostname: HGMZ0R3

Implementation : impl_1
Synopsys Synopsys Netlist Linker, Version comp202309synp1, Build 364R, Built Oct  3 2024 00:23:20, @

@N|Running in 64-bit mode
File C:\Users\mtatsumi\my_designs\test\impl_1\synwork\test_impl_1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 92MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 24 04:34:19 2025

###########################################################]
# Wed Sep 24 04:34:19 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-2
Install: C:\lscc\radiant\2024.2\synpbase
OS: Windows 10 or later
Hostname: HGMZ0R3

Implementation : impl_1
Synopsys Lattice Technology Pre-mapping, Version map202309lat, Build 228R, Built Nov  4 2024 06:01:40, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 185MB peak: 185MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 200MB)

Reading constraint file: C:\lscc\radiant\2024.2\scripts\tcl\flow\radiant_synplify_vars.tcl
@L: C:\Users\mtatsumi\my_designs\test\impl_1\test_impl_1_scck.rpt 
See clock summary report "C:\Users\mtatsumi\my_designs\test\impl_1\test_impl_1_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 192MB peak: 200MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 192MB peak: 200MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 194MB peak: 200MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 194MB peak: 200MB)

NConnInternalConnection caching is on

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 248MB peak: 248MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 248MB peak: 248MB)


Started DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 248MB peak: 248MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 248MB peak: 249MB)

Encoding state machine state[19:0] (in view: work.keypad(verilog))
original code -> new code
   00000 -> 00000000000000000001
   00001 -> 00000000000000000010
   00010 -> 00000000000000000100
   00011 -> 00000000000000001000
   00100 -> 00000000000000010000
   00101 -> 00000000000000100000
   00110 -> 00000000000001000000
   00111 -> 00000000000010000000
   01000 -> 00000000000100000000
   01001 -> 00000000001000000000
   01010 -> 00000000010000000000
   01011 -> 00000000100000000000
   01100 -> 00000001000000000000
   01101 -> 00000010000000000000
   01110 -> 00000100000000000000
   01111 -> 00001000000000000000
   10000 -> 00010000000000000000
   10001 -> 00100000000000000000
   10010 -> 01000000000000000000
   10011 -> 10000000000000000000
Encoding state machine state[3:0] (in view: work.debouncer(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\mtatsumi\my_designs\test\source\impl_1\debouncer.sv":21:4:21:12|There are no possible illegal states for state machine state[3:0] (in view: work.debouncer(verilog)); safe FSM implementation is not required.

Starting clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 254MB peak: 254MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 254MB peak: 254MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=30 on top level netlist lab3_mt 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 254MB peak: 255MB)



Clock Summary
******************

          Start                                   Requested     Requested     Clock                                               Clock          Clock
Level     Clock                                   Frequency     Period        Type                                                Group          Load 
------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       clk_gen|clk_48mhz_inferred_clock        200.0 MHz     5.000         inferred                                            (multiple)     23   
1 .         clk_gen|clk_divided_derived_clock     200.0 MHz     5.000         derived (from clk_gen|clk_48mhz_inferred_clock)     (multiple)     40   
======================================================================================================================================================



Clock Load Summary
***********************

                                      Clock     Source                                    Clock Pin                          Non-clock Pin     Non-clock Pin
Clock                                 Load      Pin                                       Seq Example                        Seq Example       Comb Example 
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk_gen|clk_48mhz_inferred_clock      23        clk_generation.hf_osc.CLKHF(HSOSC)        clk_generation.counter[21:0].C     -                 -            
clk_gen|clk_divided_derived_clock     40        clk_generation.clk_divided.Q[0](dffe)     selector.alternate_led.C           -                 -            
============================================================================================================================================================

@W: MT530 :"c:\users\mtatsumi\my_designs\test\source\impl_1\clk_gen.sv":23:1:23:9|Found inferred clock clk_gen|clk_48mhz_inferred_clock which controls 23 sequential elements including clk_generation.clk_divided. This clock has no specified timing constraint which may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 63 clock pin(s) of sequential element(s)
0 instances converted, 63 sequential instances remain driven by gated/generated clocks

==================================================================== Gated/Generated Clocks =====================================================================
Clock Tree ID     Driving Element                     Drive Element Type     Unconverted Fanout     Sample Instance                Explanation                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_5       clk_generation.clk_divided.Q[0]     dffe                   40                     sync.temp_col[3:0]             Clock Optimization not enabled
@KP:ckid0_6       clk_generation.hf_osc.CLKHF         HSOSC                  23                     clk_generation.clk_divided     Clock Optimization not enabled
=================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\mtatsumi\my_designs\test\impl_1\test_impl_1.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 255MB peak: 255MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 255MB peak: 256MB)


Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 256MB peak: 256MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 168MB peak: 256MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Sep 24 04:34:20 2025

###########################################################]
Map & Optimize Report

# Wed Sep 24 04:34:20 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-2
Install: C:\lscc\radiant\2024.2\synpbase
OS: Windows 10 or later
Hostname: HGMZ0R3

Implementation : impl_1
Synopsys Lattice Technology Mapper, Version map202309lat, Build 228R, Built Nov  4 2024 06:01:40, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 185MB peak: 185MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 187MB peak: 200MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 187MB peak: 200MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 200MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 200MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 247MB peak: 247MB)

@N: BZ173 :"c:\users\mtatsumi\my_designs\test\source\impl_1\keypad.sv":95:8:95:11|ROM keypad_val_1[4:0] (in view: work.keypad(verilog)) mapped in logic.
@N: BZ173 :"c:\users\mtatsumi\my_designs\test\source\impl_1\keypad.sv":95:8:95:11|ROM row_1[3:0] (in view: work.keypad(verilog)) mapped in logic.
@N: BZ173 :"c:\users\mtatsumi\my_designs\test\source\impl_1\keypad.sv":95:8:95:11|ROM keypad_val_1[4:0] (in view: work.keypad(verilog)) mapped in logic.
@N: MO106 :"c:\users\mtatsumi\my_designs\test\source\impl_1\keypad.sv":95:8:95:11|Found ROM keypad_val_1[4:0] (in view: work.keypad(verilog)) with 20 words by 5 bits.
@N: BZ173 :"c:\users\mtatsumi\my_designs\test\source\impl_1\keypad.sv":95:8:95:11|ROM row_1[3:0] (in view: work.keypad(verilog)) mapped in logic.
@N: MO106 :"c:\users\mtatsumi\my_designs\test\source\impl_1\keypad.sv":95:8:95:11|Found ROM row_1[3:0] (in view: work.keypad(verilog)) with 20 words by 4 bits.
@N: BZ173 :"c:\users\mtatsumi\my_designs\test\source\impl_1\sev_seg.sv":16:1:16:4|ROM dual_segs.seg_1[6:0] (in view: work.lab3_mt(verilog)) mapped in logic.
@N: BZ173 :"c:\users\mtatsumi\my_designs\test\source\impl_1\sev_seg.sv":16:1:16:4|ROM dual_segs.seg_1[6:0] (in view: work.lab3_mt(verilog)) mapped in logic.
@N: MO106 :"c:\users\mtatsumi\my_designs\test\source\impl_1\sev_seg.sv":16:1:16:4|Found ROM dual_segs.seg_1[6:0] (in view: work.lab3_mt(verilog)) with 16 words by 7 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 251MB peak: 251MB)

@N: FX493 |Applying initial value "1" on instance state[0].
@N: FX493 |Applying initial value "0" on instance state[1].
@N: FX493 |Applying initial value "0" on instance state[2].
@N: FX493 |Applying initial value "0" on instance state[3].
@N: FX493 |Applying initial value "0" on instance state[4].
@N: FX493 |Applying initial value "0" on instance state[5].
@N: FX493 |Applying initial value "0" on instance state[6].
@N: FX493 |Applying initial value "0" on instance state[7].
@N: FX493 |Applying initial value "0" on instance state[8].
@N: FX493 |Applying initial value "0" on instance state[9].
@N: FX493 |Applying initial value "0" on instance state[10].
@N: FX493 |Applying initial value "0" on instance state[11].
@N: FX493 |Applying initial value "0" on instance state[12].
@N: FX493 |Applying initial value "0" on instance state[13].
@N: FX493 |Applying initial value "0" on instance state[14].
@N: FX493 |Applying initial value "0" on instance state[15].
@N: FX493 |Applying initial value "0" on instance state[16].
@N: FX493 |Applying initial value "0" on instance state[17].
@N: FX493 |Applying initial value "0" on instance state[18].
@N: FX493 |Applying initial value "0" on instance state[19].

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 252MB peak: 252MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 254MB peak: 254MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 255MB peak: 255MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 255MB peak: 255MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 255MB peak: 256MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 255MB peak: 256MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 255MB peak: 256MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 259MB peak: 259MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.86ns		 120 /        63
   2		0h:00m:00s		    -2.86ns		 117 /        63
   3		0h:00m:00s		    -2.86ns		 117 /        63
@N: FX271 :"c:\users\mtatsumi\my_designs\test\source\impl_1\clk_gen.sv":23:1:23:9|Replicating instance clk_generation.counter8_i (in view: work.lab3_mt(verilog)) with 23 loads 1 time to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:01s		    -2.86ns		 126 /        63
   5		0h:00m:01s		    -2.86ns		 126 /        63


   6		0h:00m:01s		    -2.86ns		 124 /        63

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 261MB peak: 261MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 261MB peak: 261MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 261MB peak: 262MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 261MB peak: 262MB)


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 213MB peak: 262MB)

Writing Analyst data base C:\Users\mtatsumi\my_designs\test\impl_1\synwork\test_impl_1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 261MB peak: 262MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 262MB peak: 262MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 262MB peak: 263MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 262MB peak: 263MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 261MB peak: 263MB)

@W: MT246 :"c:\users\mtatsumi\my_designs\test\source\impl_1\clk_gen.sv":15:29:15:34|Blackbox HSOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock clk_gen|clk_48mhz_inferred_clock with period 5.00ns. Please declare a user-defined clock on net clk_generation.clk_48mhz.
@N: MT615 |Found clock clk_gen|clk_divided_derived_clock with period 5.00ns 


##### START OF TIMING REPORT #####[
# Timing report written on Wed Sep 24 04:34:22 2025
#


Top view:               lab3_mt
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\lscc\radiant\2024.2\scripts\tcl\flow\radiant_synplify_vars.tcl
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -9.382

                                      Requested     Estimated     Requested     Estimated                Clock                                               Clock          
Starting Clock                        Frequency     Frequency     Period        Period        Slack      Type                                                Group          
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clk_gen|clk_48mhz_inferred_clock      200.0 MHz     115.2 MHz     5.000         8.680         -3.680     inferred                                            (multiple)     
clk_gen|clk_divided_derived_clock     200.0 MHz     186.2 MHz     5.000         5.372         -0.744     derived (from clk_gen|clk_48mhz_inferred_clock)     (multiple)     
System                                200.0 MHz     78.0 MHz      5.000         12.816        -7.816     system                                              system_clkgroup
============================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                           Ending                             |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------
System                             clk_gen|clk_48mhz_inferred_clock   |  5.000       -5.835  |  No paths    -      |  No paths    -      |  No paths    -    
System                             clk_gen|clk_divided_derived_clock  |  5.000       -7.816  |  No paths    -      |  No paths    -      |  No paths    -    
clk_gen|clk_48mhz_inferred_clock   clk_gen|clk_48mhz_inferred_clock   |  5.000       -3.680  |  No paths    -      |  No paths    -      |  No paths    -    
clk_gen|clk_divided_derived_clock  System                             |  5.000       -9.382  |  No paths    -      |  No paths    -      |  No paths    -    
clk_gen|clk_divided_derived_clock  clk_gen|clk_divided_derived_clock  |  5.000       -0.744  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk_gen|clk_48mhz_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                 Arrival           
Instance                       Reference                            Type        Pin     Net             Time        Slack 
                               Clock                                                                                      
--------------------------------------------------------------------------------------------------------------------------
clk_generation.counter[13]     clk_gen|clk_48mhz_inferred_clock     FD1P3IZ     Q       counter[13]     0.796       -3.680
clk_generation.counter[14]     clk_gen|clk_48mhz_inferred_clock     FD1P3IZ     Q       counter[14]     0.796       -3.608
clk_generation.counter[15]     clk_gen|clk_48mhz_inferred_clock     FD1P3IZ     Q       counter[15]     0.796       -3.577
clk_generation.counter[16]     clk_gen|clk_48mhz_inferred_clock     FD1P3IZ     Q       counter[16]     0.796       -3.484
clk_generation.counter[19]     clk_gen|clk_48mhz_inferred_clock     FD1P3IZ     Q       counter[19]     0.796       -1.658
clk_generation.counter[8]      clk_gen|clk_48mhz_inferred_clock     FD1P3IZ     Q       counter[8]      0.796       -1.647
clk_generation.counter[20]     clk_gen|clk_48mhz_inferred_clock     FD1P3IZ     Q       counter[20]     0.796       -1.647
clk_generation.counter[21]     clk_gen|clk_48mhz_inferred_clock     FD1P3IZ     Q       counter[21]     0.796       -1.606
clk_generation.counter[9]      clk_gen|clk_48mhz_inferred_clock     FD1P3IZ     Q       counter[9]      0.796       -1.575
clk_generation.counter[17]     clk_gen|clk_48mhz_inferred_clock     FD1P3IZ     Q       counter[17]     0.796       -1.575
==========================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                    Required           
Instance                       Reference                            Type        Pin     Net                Time         Slack 
                               Clock                                                                                          
------------------------------------------------------------------------------------------------------------------------------
clk_generation.clk_divided     clk_gen|clk_48mhz_inferred_clock     FD1P3DZ     SP      counter8_i         4.845        -3.680
clk_generation.counter[0]      clk_gen|clk_48mhz_inferred_clock     FD1P3IZ     CD      counter8_i_iso     4.845        -3.680
clk_generation.counter[1]      clk_gen|clk_48mhz_inferred_clock     FD1P3IZ     CD      counter8_i_iso     4.845        -3.680
clk_generation.counter[2]      clk_gen|clk_48mhz_inferred_clock     FD1P3IZ     CD      counter8_i_iso     4.845        -3.680
clk_generation.counter[3]      clk_gen|clk_48mhz_inferred_clock     FD1P3IZ     CD      counter8_i_iso     4.845        -3.680
clk_generation.counter[4]      clk_gen|clk_48mhz_inferred_clock     FD1P3IZ     CD      counter8_i_iso     4.845        -3.680
clk_generation.counter[5]      clk_gen|clk_48mhz_inferred_clock     FD1P3IZ     CD      counter8_i_iso     4.845        -3.680
clk_generation.counter[6]      clk_gen|clk_48mhz_inferred_clock     FD1P3IZ     CD      counter8_i_iso     4.845        -3.680
clk_generation.counter[7]      clk_gen|clk_48mhz_inferred_clock     FD1P3IZ     CD      counter8_i_iso     4.845        -3.680
clk_generation.counter[8]      clk_gen|clk_48mhz_inferred_clock     FD1P3IZ     CD      counter8_i_iso     4.845        -3.680
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.680

    Number of logic level(s):                3
    Starting point:                          clk_generation.counter[13] / Q
    Ending point:                            clk_generation.clk_divided / SP
    The start point is clocked by            clk_gen|clk_48mhz_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            clk_gen|clk_48mhz_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                    Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
clk_generation.counter[13]              FD1P3IZ     Q        Out     0.796     0.796 f     -         
counter[13]                             Net         -        -       1.599     -           2         
clk_generation.counter_RNI2OR99[13]     LUT4        A        In      -         2.395 f     -         
clk_generation.counter_RNI2OR99[13]     LUT4        Z        Out     0.661     3.056 r     -         
counter8_0_1_1                          Net         -        -       1.371     -           1         
clk_generation.counter_RNINM99G[17]     LUT4        A        In      -         4.427 r     -         
clk_generation.counter_RNINM99G[17]     LUT4        Z        Out     0.661     5.089 r     -         
counter8_0_1                            Net         -        -       1.371     -           2         
clk_generation.clk_divided_RNO_0        LUT4        B        In      -         6.460 r     -         
clk_generation.clk_divided_RNO_0        LUT4        Z        Out     0.558     7.018 f     -         
counter8_i                              Net         -        -       1.507     -           1         
clk_generation.clk_divided              FD1P3DZ     SP       In      -         8.525 f     -         
=====================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.680

    Number of logic level(s):                3
    Starting point:                          clk_generation.counter[13] / Q
    Ending point:                            clk_generation.counter[0] / CD
    The start point is clocked by            clk_gen|clk_48mhz_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            clk_gen|clk_48mhz_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
clk_generation.counter[13]               FD1P3IZ     Q        Out     0.796     0.796 f     -         
counter[13]                              Net         -        -       1.599     -           2         
clk_generation.counter_RNI2OR99[13]      LUT4        A        In      -         2.395 f     -         
clk_generation.counter_RNI2OR99[13]      LUT4        Z        Out     0.661     3.056 r     -         
counter8_0_1_1                           Net         -        -       1.371     -           1         
clk_generation.counter_RNINM99G[17]      LUT4        A        In      -         4.427 r     -         
clk_generation.counter_RNINM99G[17]      LUT4        Z        Out     0.661     5.089 r     -         
counter8_0_1                             Net         -        -       1.371     -           2         
clk_generation.counter_RNIG07JL1[10]     LUT4        B        In      -         6.460 r     -         
clk_generation.counter_RNIG07JL1[10]     LUT4        Z        Out     0.558     7.018 f     -         
counter8_i_iso                           Net         -        -       1.507     -           22        
clk_generation.counter[0]                FD1P3IZ     CD       In      -         8.525 f     -         
======================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.680

    Number of logic level(s):                3
    Starting point:                          clk_generation.counter[13] / Q
    Ending point:                            clk_generation.counter[1] / CD
    The start point is clocked by            clk_gen|clk_48mhz_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            clk_gen|clk_48mhz_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
clk_generation.counter[13]               FD1P3IZ     Q        Out     0.796     0.796 f     -         
counter[13]                              Net         -        -       1.599     -           2         
clk_generation.counter_RNI2OR99[13]      LUT4        A        In      -         2.395 f     -         
clk_generation.counter_RNI2OR99[13]      LUT4        Z        Out     0.661     3.056 r     -         
counter8_0_1_1                           Net         -        -       1.371     -           1         
clk_generation.counter_RNINM99G[17]      LUT4        A        In      -         4.427 r     -         
clk_generation.counter_RNINM99G[17]      LUT4        Z        Out     0.661     5.089 r     -         
counter8_0_1                             Net         -        -       1.371     -           2         
clk_generation.counter_RNIG07JL1[10]     LUT4        B        In      -         6.460 r     -         
clk_generation.counter_RNIG07JL1[10]     LUT4        Z        Out     0.558     7.018 f     -         
counter8_i_iso                           Net         -        -       1.507     -           22        
clk_generation.counter[1]                FD1P3IZ     CD       In      -         8.525 f     -         
======================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.680

    Number of logic level(s):                3
    Starting point:                          clk_generation.counter[13] / Q
    Ending point:                            clk_generation.counter[2] / CD
    The start point is clocked by            clk_gen|clk_48mhz_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            clk_gen|clk_48mhz_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
clk_generation.counter[13]               FD1P3IZ     Q        Out     0.796     0.796 f     -         
counter[13]                              Net         -        -       1.599     -           2         
clk_generation.counter_RNI2OR99[13]      LUT4        A        In      -         2.395 f     -         
clk_generation.counter_RNI2OR99[13]      LUT4        Z        Out     0.661     3.056 r     -         
counter8_0_1_1                           Net         -        -       1.371     -           1         
clk_generation.counter_RNINM99G[17]      LUT4        A        In      -         4.427 r     -         
clk_generation.counter_RNINM99G[17]      LUT4        Z        Out     0.661     5.089 r     -         
counter8_0_1                             Net         -        -       1.371     -           2         
clk_generation.counter_RNIG07JL1[10]     LUT4        B        In      -         6.460 r     -         
clk_generation.counter_RNIG07JL1[10]     LUT4        Z        Out     0.558     7.018 f     -         
counter8_i_iso                           Net         -        -       1.507     -           22        
clk_generation.counter[2]                FD1P3IZ     CD       In      -         8.525 f     -         
======================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.680

    Number of logic level(s):                3
    Starting point:                          clk_generation.counter[13] / Q
    Ending point:                            clk_generation.counter[3] / CD
    The start point is clocked by            clk_gen|clk_48mhz_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            clk_gen|clk_48mhz_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
clk_generation.counter[13]               FD1P3IZ     Q        Out     0.796     0.796 f     -         
counter[13]                              Net         -        -       1.599     -           2         
clk_generation.counter_RNI2OR99[13]      LUT4        A        In      -         2.395 f     -         
clk_generation.counter_RNI2OR99[13]      LUT4        Z        Out     0.661     3.056 r     -         
counter8_0_1_1                           Net         -        -       1.371     -           1         
clk_generation.counter_RNINM99G[17]      LUT4        A        In      -         4.427 r     -         
clk_generation.counter_RNINM99G[17]      LUT4        Z        Out     0.661     5.089 r     -         
counter8_0_1                             Net         -        -       1.371     -           2         
clk_generation.counter_RNIG07JL1[10]     LUT4        B        In      -         6.460 r     -         
clk_generation.counter_RNIG07JL1[10]     LUT4        Z        Out     0.558     7.018 f     -         
counter8_i_iso                           Net         -        -       1.507     -           22        
clk_generation.counter[3]                FD1P3IZ     CD       In      -         8.525 f     -         
======================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clk_gen|clk_divided_derived_clock
====================================



Starting Points with Worst Slack
********************************

                           Starting                                                                Arrival           
Instance                   Reference                             Type        Pin     Net           Time        Slack 
                           Clock                                                                                     
---------------------------------------------------------------------------------------------------------------------
keypad_input.state[14]     clk_gen|clk_divided_derived_clock     FD1P3DZ     Q       state[14]     0.796       -9.382
keypad_input.state[15]     clk_gen|clk_divided_derived_clock     FD1P3DZ     Q       state[15]     0.796       -9.309
keypad_input.state[2]      clk_gen|clk_divided_derived_clock     FD1P3DZ     Q       state[2]      0.796       -9.216
keypad_input.state[3]      clk_gen|clk_divided_derived_clock     FD1P3DZ     Q       state[3]      0.796       -9.206
keypad_input.state[4]      clk_gen|clk_divided_derived_clock     FD1P3DZ     Q       state[4]      0.796       -9.185
keypad_input.state[6]      clk_gen|clk_divided_derived_clock     FD1P3DZ     Q       state[6]      0.796       -9.165
keypad_input.state[10]     clk_gen|clk_divided_derived_clock     FD1P3DZ     Q       state[10]     0.796       -9.123
keypad_input.state[5]      clk_gen|clk_divided_derived_clock     FD1P3DZ     Q       state[5]      0.796       -9.113
keypad_input.state[18]     clk_gen|clk_divided_derived_clock     FD1P3DZ     Q       state[18]     0.796       -9.113
keypad_input.state[7]      clk_gen|clk_divided_derived_clock     FD1P3DZ     Q       state[7]      0.796       -9.072
=====================================================================================================================


Ending Points with Worst Slack
******************************

                Starting                                                                               Required           
Instance        Reference                             Type     Pin     Net                             Time         Slack 
                Clock                                                                                                     
--------------------------------------------------------------------------------------------------------------------------
row_obuf[2]     clk_gen|clk_divided_derived_clock     OB       I       row_c[2]                        5.000        -9.382
row_obuf[1]     clk_gen|clk_divided_derived_clock     OB       I       row_c[1]                        5.000        -7.422
row_obuf[0]     clk_gen|clk_divided_derived_clock     OB       I       row_c[0]                        5.000        -7.401
row_obuf[3]     clk_gen|clk_divided_derived_clock     OB       I       row_c[3]                        5.000        -7.391
seg_obuf[0]     clk_gen|clk_divided_derived_clock     OB       I       seg_c[0]                        5.000        -3.429
seg_obuf[1]     clk_gen|clk_divided_derived_clock     OB       I       dual_segs.seg_1_6_0_.N_12_i     5.000        -3.429
seg_obuf[2]     clk_gen|clk_divided_derived_clock     OB       I       dual_segs.seg_1_6_0_.N_16_i     5.000        -3.429
seg_obuf[3]     clk_gen|clk_divided_derived_clock     OB       I       dual_segs.seg_1_6_0_.N_18_i     5.000        -3.429
seg_obuf[4]     clk_gen|clk_divided_derived_clock     OB       I       seg_c[4]                        5.000        -3.429
seg_obuf[5]     clk_gen|clk_divided_derived_clock     OB       I       seg_c[5]                        5.000        -3.429
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      14.382
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.382

    Number of logic level(s):                5
    Starting point:                          keypad_input.state[14] / Q
    Ending point:                            row_obuf[2] / I
    The start point is clocked by            clk_gen|clk_divided_derived_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                   Pin      Pin               Arrival      No. of    
Name                                 Type        Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------
keypad_input.state[14]               FD1P3DZ     Q        Out     0.796     0.796 f      -         
state[14]                            Net         -        -       1.599     -            3         
keypad_input.state_RNIJCBVF[14]      LUT4        A        In      -         2.395 f      -         
keypad_input.state_RNIJCBVF[14]      LUT4        Z        Out     0.661     3.056 r      -         
N_215                                Net         -        -       1.371     -            5         
keypad_input.state_RNI88I2S1[12]     LUT4        A        In      -         4.427 r      -         
keypad_input.state_RNI88I2S1[12]     LUT4        Z        Out     0.661     5.089 r      -         
un20_li[2]                           Net         -        -       1.371     -            13        
keypad_input.state_RNI3TF484[11]     LUT4        B        In      -         6.460 r      -         
keypad_input.state_RNI3TF484[11]     LUT4        Z        Out     0.589     7.049 r      -         
N_53_0                               Net         -        -       1.371     -            2         
keypad_input.state_RNIRR6367[16]     LUT4        A        In      -         8.420 r      -         
keypad_input.state_RNIRR6367[16]     LUT4        Z        Out     0.661     9.082 r      -         
row_1_i_0[2]                         Net         -        -       1.371     -            1         
keypad_input.state_RNIU8K9RC[5]      LUT4        B        In      -         10.453 r     -         
keypad_input.state_RNIU8K9RC[5]      LUT4        Z        Out     0.589     11.042 r     -         
row_c[2]                             Net         -        -       3.340     -            1         
row_obuf[2]                          OB          I        In      -         14.382 r     -         
===================================================================================================
Total path delay (propagation time + setup) of 14.382 is 3.959(27.5%) logic and 10.423(72.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      14.309
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.309

    Number of logic level(s):                5
    Starting point:                          keypad_input.state[15] / Q
    Ending point:                            row_obuf[2] / I
    The start point is clocked by            clk_gen|clk_divided_derived_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                   Pin      Pin               Arrival      No. of    
Name                                 Type        Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------
keypad_input.state[15]               FD1P3DZ     Q        Out     0.796     0.796 f      -         
state[15]                            Net         -        -       1.599     -            4         
keypad_input.state_RNIJCBVF[14]      LUT4        B        In      -         2.395 f      -         
keypad_input.state_RNIJCBVF[14]      LUT4        Z        Out     0.589     2.984 r      -         
N_215                                Net         -        -       1.371     -            5         
keypad_input.state_RNI88I2S1[12]     LUT4        A        In      -         4.355 r      -         
keypad_input.state_RNI88I2S1[12]     LUT4        Z        Out     0.661     5.017 r      -         
un20_li[2]                           Net         -        -       1.371     -            13        
keypad_input.state_RNI3TF484[11]     LUT4        B        In      -         6.388 r      -         
keypad_input.state_RNI3TF484[11]     LUT4        Z        Out     0.589     6.977 r      -         
N_53_0                               Net         -        -       1.371     -            2         
keypad_input.state_RNIRR6367[16]     LUT4        A        In      -         8.348 r      -         
keypad_input.state_RNIRR6367[16]     LUT4        Z        Out     0.661     9.009 r      -         
row_1_i_0[2]                         Net         -        -       1.371     -            1         
keypad_input.state_RNIU8K9RC[5]      LUT4        B        In      -         10.380 r     -         
keypad_input.state_RNIU8K9RC[5]      LUT4        Z        Out     0.589     10.970 r     -         
row_c[2]                             Net         -        -       3.340     -            1         
row_obuf[2]                          OB          I        In      -         14.309 r     -         
===================================================================================================
Total path delay (propagation time + setup) of 14.309 is 3.886(27.2%) logic and 10.423(72.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      14.237
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.237

    Number of logic level(s):                5
    Starting point:                          keypad_input.state[14] / Q
    Ending point:                            row_obuf[2] / I
    The start point is clocked by            clk_gen|clk_divided_derived_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                   Pin      Pin               Arrival      No. of    
Name                                 Type        Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------
keypad_input.state[14]               FD1P3DZ     Q        Out     0.796     0.796 f      -         
state[14]                            Net         -        -       1.599     -            3         
keypad_input.state_RNIJCBVF[14]      LUT4        A        In      -         2.395 f      -         
keypad_input.state_RNIJCBVF[14]      LUT4        Z        Out     0.661     3.056 r      -         
N_215                                Net         -        -       1.371     -            5         
keypad_input.state_RNIRKT1C2[11]     LUT4        A        In      -         4.427 r      -         
keypad_input.state_RNIRKT1C2[11]     LUT4        Z        Out     0.661     5.089 r      -         
N_171                                Net         -        -       1.371     -            9         
keypad_input.state_RNI3TF484[11]     LUT4        A        In      -         6.460 r      -         
keypad_input.state_RNI3TF484[11]     LUT4        Z        Out     0.569     7.028 f      -         
N_53_0                               Net         -        -       1.371     -            2         
keypad_input.state_RNIRR6367[16]     LUT4        A        In      -         8.399 f      -         
keypad_input.state_RNIRR6367[16]     LUT4        Z        Out     0.569     8.968 f      -         
row_1_i_0[2]                         Net         -        -       1.371     -            1         
keypad_input.state_RNIU8K9RC[5]      LUT4        B        In      -         10.339 f     -         
keypad_input.state_RNIU8K9RC[5]      LUT4        Z        Out     0.558     10.897 f     -         
row_c[2]                             Net         -        -       3.340     -            1         
row_obuf[2]                          OB          I        In      -         14.237 f     -         
===================================================================================================
Total path delay (propagation time + setup) of 14.237 is 3.814(26.8%) logic and 10.423(73.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      14.216
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.216

    Number of logic level(s):                5
    Starting point:                          keypad_input.state[2] / Q
    Ending point:                            row_obuf[2] / I
    The start point is clocked by            clk_gen|clk_divided_derived_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                   Pin      Pin               Arrival      No. of    
Name                                 Type        Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------
keypad_input.state[2]                FD1P3DZ     Q        Out     0.796     0.796 r      -         
state[2]                             Net         -        -       1.599     -            6         
keypad_input.state_RNI2FR3S[6]       LUT4        A        In      -         2.395 r      -         
keypad_input.state_RNI2FR3S[6]       LUT4        Z        Out     0.569     2.963 f      -         
un20_i_a7_1[1]                       Net         -        -       1.371     -            1         
keypad_input.state_RNIRKT1C2[11]     LUT4        C        In      -         4.334 f      -         
keypad_input.state_RNIRKT1C2[11]     LUT4        Z        Out     0.517     4.851 f      -         
N_171                                Net         -        -       1.371     -            9         
keypad_input.state_RNI3TF484[11]     LUT4        A        In      -         6.222 f      -         
keypad_input.state_RNI3TF484[11]     LUT4        Z        Out     0.661     6.884 r      -         
N_53_0                               Net         -        -       1.371     -            2         
keypad_input.state_RNIRR6367[16]     LUT4        A        In      -         8.255 r      -         
keypad_input.state_RNIRR6367[16]     LUT4        Z        Out     0.661     8.916 r      -         
row_1_i_0[2]                         Net         -        -       1.371     -            1         
keypad_input.state_RNIU8K9RC[5]      LUT4        B        In      -         10.287 r     -         
keypad_input.state_RNIU8K9RC[5]      LUT4        Z        Out     0.589     10.876 r     -         
row_c[2]                             Net         -        -       3.340     -            1         
row_obuf[2]                          OB          I        In      -         14.216 r     -         
===================================================================================================
Total path delay (propagation time + setup) of 14.216 is 3.793(26.7%) logic and 10.423(73.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      14.206
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.206

    Number of logic level(s):                5
    Starting point:                          keypad_input.state[3] / Q
    Ending point:                            row_obuf[2] / I
    The start point is clocked by            clk_gen|clk_divided_derived_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                   Pin      Pin               Arrival      No. of    
Name                                 Type        Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------
keypad_input.state[3]                FD1P3DZ     Q        Out     0.796     0.796 r      -         
state[3]                             Net         -        -       1.599     -            7         
keypad_input.state_RNI2FR3S[6]       LUT4        B        In      -         2.395 r      -         
keypad_input.state_RNI2FR3S[6]       LUT4        Z        Out     0.558     2.953 f      -         
un20_i_a7_1[1]                       Net         -        -       1.371     -            1         
keypad_input.state_RNIRKT1C2[11]     LUT4        C        In      -         4.324 f      -         
keypad_input.state_RNIRKT1C2[11]     LUT4        Z        Out     0.517     4.841 f      -         
N_171                                Net         -        -       1.371     -            9         
keypad_input.state_RNI3TF484[11]     LUT4        A        In      -         6.212 f      -         
keypad_input.state_RNI3TF484[11]     LUT4        Z        Out     0.661     6.873 r      -         
N_53_0                               Net         -        -       1.371     -            2         
keypad_input.state_RNIRR6367[16]     LUT4        A        In      -         8.244 r      -         
keypad_input.state_RNIRR6367[16]     LUT4        Z        Out     0.661     8.906 r      -         
row_1_i_0[2]                         Net         -        -       1.371     -            1         
keypad_input.state_RNIU8K9RC[5]      LUT4        B        In      -         10.277 r     -         
keypad_input.state_RNIU8K9RC[5]      LUT4        Z        Out     0.589     10.866 r     -         
row_c[2]                             Net         -        -       3.340     -            1         
row_obuf[2]                          OB          I        In      -         14.206 r     -         
===================================================================================================
Total path delay (propagation time + setup) of 14.206 is 3.783(26.6%) logic and 10.423(73.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                      Starting                                          Arrival           
Instance              Reference     Type     Pin     Net                Time        Slack 
                      Clock                                                               
------------------------------------------------------------------------------------------
reset_ibuf            System        IB       O       reset_c            0.000       -7.816
async_col_ibuf[0]     System        IB       O       async_col_c[0]     0.000       -1.952
async_col_ibuf[1]     System        IB       O       async_col_c[1]     0.000       -1.952
async_col_ibuf[2]     System        IB       O       async_col_c[2]     0.000       -1.952
async_col_ibuf[3]     System        IB       O       async_col_c[3]     0.000       -1.952
==========================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                Required           
Instance                   Reference     Type        Pin     Net                   Time         Slack 
                           Clock                                                                      
------------------------------------------------------------------------------------------------------
keypad_input.state[0]      System        FD1P3DZ     D       state_nss_0_i[0]      4.845        -7.816
keypad_input.state[5]      System        FD1P3DZ     D       N_138_0               4.845        -6.073
keypad_input.state[7]      System        FD1P3DZ     D       state_nss_0_i[7]      4.845        -6.073
keypad_input.state[9]      System        FD1P3DZ     D       N_131_0               4.845        -6.073
keypad_input.state[11]     System        FD1P3DZ     D       state_nss_0_i[11]     4.845        -6.073
keypad_input.state[13]     System        FD1P3DZ     D       N_124_0               4.845        -6.073
keypad_input.state[15]     System        FD1P3DZ     D       state_nss_0_i[15]     4.845        -6.073
keypad_input.state[17]     System        FD1P3DZ     D       N_117_0               4.845        -6.073
keypad_input.state[19]     System        FD1P3DZ     D       state_nss_0_i[19]     4.845        -6.073
keypad_input.state[6]      System        FD1P3DZ     D       N_136_0               4.845        -6.001
======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      12.661
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -7.816

    Number of logic level(s):                3
    Starting point:                          reset_ibuf / O
    Ending point:                            keypad_input.state[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clk_gen|clk_divided_derived_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                              Pin      Pin               Arrival      No. of    
Name                            Type        Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------
reset_ibuf                      IB          O        Out     0.000     0.000 r      -         
reset_c                         Net         -        -       6.717     -            16        
keypad_input.state_RNO_1[0]     LUT4        B        In      -         6.717 r      -         
keypad_input.state_RNO_1[0]     LUT4        Z        Out     0.589     7.306 r      -         
state_srsts_0_0[0]              Net         -        -       1.371     -            1         
keypad_input.state_RNO_0[0]     LUT4        B        In      -         8.677 r      -         
keypad_input.state_RNO_0[0]     LUT4        Z        Out     0.589     9.266 r      -         
state_srsts_0_3[0]              Net         -        -       1.371     -            1         
keypad_input.state_RNO[0]       LUT4        C        In      -         10.637 r     -         
keypad_input.state_RNO[0]       LUT4        Z        Out     0.517     11.154 f     -         
state_nss_0_i[0]                Net         -        -       1.507     -            1         
keypad_input.state[0]           FD1P3DZ     D        In      -         12.661 f     -         
==============================================================================================
Total path delay (propagation time + setup) of 12.816 is 1.850(14.4%) logic and 10.966(85.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      10.918
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -6.073

    Number of logic level(s):                2
    Starting point:                          reset_ibuf / O
    Ending point:                            keypad_input.state[7] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clk_gen|clk_divided_derived_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                    Pin      Pin               Arrival      No. of    
Name                                  Type        Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------
reset_ibuf                            IB          O        Out     0.000     0.000 r      -         
reset_c                               Net         -        -       6.717     -            16        
keypad_input.state_srsts_0_a2[19]     LUT4        A        In      -         6.717 r      -         
keypad_input.state_srsts_0_a2[19]     LUT4        Z        Out     0.661     7.378 r      -         
N_214                                 Net         -        -       1.371     -            4         
keypad_input.state_RNO[7]             LUT4        A        In      -         8.749 r      -         
keypad_input.state_RNO[7]             LUT4        Z        Out     0.661     9.411 r      -         
state_nss_0_i[7]                      Net         -        -       1.507     -            1         
keypad_input.state[7]                 FD1P3DZ     D        In      -         10.918 r     -         
====================================================================================================
Total path delay (propagation time + setup) of 11.073 is 1.478(13.3%) logic and 9.595(86.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      10.918
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -6.073

    Number of logic level(s):                2
    Starting point:                          reset_ibuf / O
    Ending point:                            keypad_input.state[5] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clk_gen|clk_divided_derived_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                    Pin      Pin               Arrival      No. of    
Name                                  Type        Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------
reset_ibuf                            IB          O        Out     0.000     0.000 r      -         
reset_c                               Net         -        -       6.717     -            16        
keypad_input.state_srsts_i_o7[17]     LUT4        A        In      -         6.717 r      -         
keypad_input.state_srsts_i_o7[17]     LUT4        Z        Out     0.661     7.378 r      -         
N_155_0                               Net         -        -       1.371     -            4         
keypad_input.state_RNO[5]             LUT4        A        In      -         8.749 r      -         
keypad_input.state_RNO[5]             LUT4        Z        Out     0.661     9.411 r      -         
N_138_0                               Net         -        -       1.507     -            1         
keypad_input.state[5]                 FD1P3DZ     D        In      -         10.918 r     -         
====================================================================================================
Total path delay (propagation time + setup) of 11.073 is 1.478(13.3%) logic and 9.595(86.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      10.918
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -6.073

    Number of logic level(s):                2
    Starting point:                          reset_ibuf / O
    Ending point:                            keypad_input.state[15] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clk_gen|clk_divided_derived_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                    Pin      Pin               Arrival      No. of    
Name                                  Type        Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------
reset_ibuf                            IB          O        Out     0.000     0.000 r      -         
reset_c                               Net         -        -       6.717     -            16        
keypad_input.state_srsts_0_a2[19]     LUT4        A        In      -         6.717 r      -         
keypad_input.state_srsts_0_a2[19]     LUT4        Z        Out     0.661     7.378 r      -         
N_214                                 Net         -        -       1.371     -            4         
keypad_input.state_RNO[15]            LUT4        A        In      -         8.749 r      -         
keypad_input.state_RNO[15]            LUT4        Z        Out     0.661     9.411 r      -         
state_nss_0_i[15]                     Net         -        -       1.507     -            1         
keypad_input.state[15]                FD1P3DZ     D        In      -         10.918 r     -         
====================================================================================================
Total path delay (propagation time + setup) of 11.073 is 1.478(13.3%) logic and 9.595(86.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      10.918
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -6.073

    Number of logic level(s):                2
    Starting point:                          reset_ibuf / O
    Ending point:                            keypad_input.state[19] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clk_gen|clk_divided_derived_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                    Pin      Pin               Arrival      No. of    
Name                                  Type        Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------
reset_ibuf                            IB          O        Out     0.000     0.000 r      -         
reset_c                               Net         -        -       6.717     -            16        
keypad_input.state_srsts_0_a2[19]     LUT4        A        In      -         6.717 r      -         
keypad_input.state_srsts_0_a2[19]     LUT4        Z        Out     0.661     7.378 r      -         
N_214                                 Net         -        -       1.371     -            4         
keypad_input.state_RNO[19]            LUT4        A        In      -         8.749 r      -         
keypad_input.state_RNO[19]            LUT4        Z        Out     0.661     9.411 r      -         
state_nss_0_i[19]                     Net         -        -       1.507     -            1         
keypad_input.state[19]                FD1P3DZ     D        In      -         10.918 r     -         
====================================================================================================
Total path delay (propagation time + setup) of 11.073 is 1.478(13.3%) logic and 9.595(86.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 262MB peak: 263MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 262MB peak: 263MB)

---------------------------------------
Resource Usage Report for lab3_mt 

Mapping to part: ice40up5ksg48i-6
Cell usage:
CCU2_B          11 uses
FD1P3DZ         24 uses
FD1P3IZ         39 uses
HSOSC           1 use
VHI             9 uses
VLO             9 uses
LUT4            104 uses

I/O ports: 23
I/O primitives: 23
IB             5 uses
OB             18 uses

I/O Register bits:                  0
Register bits not including I/Os:   63 of 5280 (1%)
Total load per clock:
   clk_gen|clk_48mhz_inferred_clock: 23
   clk_gen|clk_divided_derived_clock: 41

@S |Mapping Summary:
Total  LUTs: 104 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed LUTs 104 = 104 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 127MB peak: 263MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Wed Sep 24 04:34:22 2025

###########################################################]
