#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Aug  3 17:40:58 2020
# Process ID: 3588
# Current directory: D:/Project/vivado_pro/fpga/fpga_mnist
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3924 D:\Project\vivado_pro\fpga\fpga_mnist\fpga_mnist.xpr
# Log file: D:/Project/vivado_pro/fpga/fpga_mnist/vivado.log
# Journal file: D:/Project/vivado_pro/fpga/fpga_mnist\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Project/vivado_pro/fpga/fpga_mnist/fpga_mnist.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/BaiduNetdiskDownload/source2/PYNQ/hls/conv_core/solution2/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/BaiduNetdiskDownload/source2/PYNQ/hls/pool_core/solution2/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 866.996 ; gain = 251.543
open_bd_design {D:/Project/vivado_pro/fpga/fpga_mnist/fpga_mnist.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:hls:Conv:1.0 - Conv_0
Adding cell -- xilinx.com:hls:Pool:1.0 - Pool_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <design_1> from BD file <D:/Project/vivado_pro/fpga/fpga_mnist/fpga_mnist.srcs/sources_1/bd/design_1/design_1.bd>
update_compile_order -fileset sources_1
