# 6-bit-CPU-DESIGN
A custom-built 6-bit CPU featuring a 3-bit opcode ISA, XOR &amp; NOT ALU operations, 3-register architecture, 7-word RAM, and support for register, immediate, and branching modes (JLE). Includes full ISA design, ROM module mapping, and Logisim circuit for the CPU implementation.

This repository contains the complete implementation of a custom 6-bit CPU designed using a simplified Instruction Set Architecture (ISA), ROM module, and Logisim-based circuit. The project demonstrates the fundamentals of CPU architecture, control logic, instruction encoding, and memory organization.

üñ• Files Included
‚Ä¢	ISA-Design & ROM Module (1703100).pdf ‚Äî Full ISA specification and ROM table.
‚Ä¢	6 bit CPU-DESIGN.circ ‚Äî Logisim circuit implementing the CPU.
‚ñ∂Ô∏è How to Run
1.	Install Logisim Evolution.
2.	Open the file: 6 bit CPU-DESIGN.circ
3.	Load the ROM table using the values provided in the PDF.
4.	Run the CPU step-by-step or continuously to observe execution.
   
üìö Learning Outcomes
This project demonstrates:
‚Ä¢	CPU datapath design
‚Ä¢	ALU operation handling
‚Ä¢	Register transfer logic
‚Ä¢	Instruction encoding/decoding
‚Ä¢	ROM-based microprogramming
‚Ä¢	Conditional branching (JLE)


