---

    # 
  # 
  # ======== Result =========
  # 
  # best option name nlist_8192_nprobe_17_OPQ_1
  # nprobe: 17
  # QPS 13456.362937331794
  # stage_option_list
  # Stage 1:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 37
  #         URAM: 0
  #         FF: 2659
  #         LUT: 2152
  #         DSP48E: 20
  #         
  # QPS: 32014.635261833984
  # Cycles per query: 4373.0
  # OPQ_ENABLE: True
  # OPQ_UNROLL_FACTOR: 4
  # Stage 2:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 1.0
  #         URAM: 208.0
  #         FF: 149684
  #         LUT: 116472
  #         DSP48E: 754
  #         
  # QPS: 13695.949911954607
  # Cycles per query: 10222
  # STAGE2_ON_CHIP: True
  # STAGE2_OFF_CHIP_START_CHANNEL:None
  # PE_NUM_CENTER_DIST_COMP: 13
  # Stage 3:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 6.0
  #         URAM: 0
  #         FF: 10569.57
  #         LUT: 11313.99
  #         DSP48E: 0
  #         
  # QPS: 17033.702396885266
  # Cycles per query: 8219
  # STAGE_3_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_3_PRIORITY_QUEUE_L1_NUM: 2
  # Stage 4:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 331.0
  #         URAM: 200
  #         FF: 87389
  #         LUT: 67509
  #         DSP48E: 486
  #         
  # QPS: 16173.752310536043
  # Cycles per query: 8656
  # PE_NUM_TABLE_CONSTRUCTION: 9
  # Stage 5:
  # 
  #         HBM_bank: 20.0
  #         BRAM_18K: 1260.0
  #         URAM: 0.0
  #         FF: 352860.0
  #         LUT: 328280.0
  #         DSP48E: 1800.0
  #         
  # QPS: 13456.362937331794
  # Cycles per query: 10404
  # HBM_CHANNEL_NUM: 20
  # STAGE5_COMP_PE_NUM: 60
  # Stage 6:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 242.0
  #         URAM: 0
  #         FF: 46714.47
  #         LUT: 39142.29
  #         DSP48E: 0
  #         
  # QPS: 35398.23008849558
  # Cycles per query: 3955
  # 
  # SORT_GROUP_ENABLE: False
  # SORT_GROUP_NUM: None
  # STAGE_6_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: None
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: None
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: None
  #         
  # total_valid_design: 1415191
  # Total resource consumption: (with shell)
  # 
  #         HBM_bank: 20.0
  #         BRAM_18K: 2317.0
  #         URAM: 408.0
  #         FF: 974020.04
  #         LUT: 758630.28
  #         DSP48E: 3064.0
  #         
  # Total resource consumption: (accelerator kernel without shell)
  # 
  #         HBM_bank: 20.0
  #         BRAM_18K: 1877.0
  #         URAM: 408.0
  #         FF: 649876.04
  #         LUT: 564869.28
  #         DSP48E: 3060.0
  #         
  # 
  # Per Stage Utilization rate (Total = FPGA):
  # Stage 1: {'BRAM_18K': '0.9176587301587302%', 'DSP48E': '0.22163120567375888%', 'FF': '0.10198054737358862%', 'LUT': '0.16507118311242022%', 'URAM': '0.0%'}
  # Stage 2: {'BRAM_18K': '0.0248015873015873%', 'DSP48E': '8.35549645390071%', 'FF': '5.740825969563082%', 'LUT': '8.934094256259204%', 'URAM': '21.666666666666668%'}
  # Stage 3: {'BRAM_18K': '0.1488095238095238%', 'DSP48E': '0.0%', 'FF': '0.4053744016936671%', 'LUT': '0.8678502393225331%', 'URAM': '0.0%'}
  # Stage 4: {'BRAM_18K': '8.209325396825397%', 'DSP48E': '5.38563829787234%', 'FF': '3.3516277000490917%', 'LUT': '5.1783413107511045%', 'URAM': '20.833333333333336%'}
  # Stage 5: {'BRAM_18K': '31.25%', 'DSP48E': '19.9468085106383%', 'FF': '13.533229013254786%', 'LUT': '25.181026018654883%', 'URAM': '0.0%'}
  # Stage 6: {'BRAM_18K': '6.001984126984127%', 'DSP48E': '0.0%', 'FF': '1.7916386689985273%', 'LUT': '3.002446152430044%', 'URAM': '0.0%'}
  # 
  # Per Stage Utilization rate (Total = Accelerator Kernel (without shell)):
  # Stage 1: {'BRAM_18K': '1.9712306872669154%', 'DSP48E': '0.6535947712418301%', 'FF': '0.40915495207362923%', 'LUT': '0.38097309876720503%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 1: 0.38097309876720503%
  # Stage 2: {'BRAM_18K': '0.05327650506126798%', 'DSP48E': '24.640522875816995%', 'FF': '23.03270020541148%', 'LUT': '20.619283810229508%', 'URAM': '50.98039215686274%'}
  # LUT only:
  # Stage 2: 20.619283810229508%
  # Stage 3: {'BRAM_18K': '0.31965903036760784%', 'DSP48E': '0.0%', 'FF': '1.6263978588901353%', 'LUT': '2.0029395119522166%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 3: 2.0029395119522166%
  # Stage 4: {'BRAM_18K': '17.6345231752797%', 'DSP48E': '15.88235294117647%', 'FF': '13.447025989756444%', 'LUT': '11.951260652730133%', 'URAM': '49.01960784313725%'}
  # LUT only:
  # Stage 4: 11.951260652730133%
  # Stage 5: {'BRAM_18K': '67.12839637719765%', 'DSP48E': '58.82352941176471%', 'FF': '54.29650860801084%', 'LUT': '58.11610077290802%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 5: 58.11610077290802%
  # Stage 6: {'BRAM_18K': '12.892914224826852%', 'DSP48E': '0.0%', 'FF': '7.188212385857462%', 'LUT': '6.92944215341291%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 6: 6.92944215341291%
  # 
  # Total Utilization rate:
  # {'BRAM_18K': '57.46527777777778%', 'DSP48E': '33.95390070921986%', 'FF': '37.35656142611684%', 'LUT': '58.19144882179677%', 'URAM': '42.5%'}


  # Constants
  NLIST: 8192
  NPROBE: 17
  D: 128
  M: 16
  K: 256
  TOPK: 1

  QUERY_NUM: 10000

  LARGE_NUM: 99999999 # used to init the heap
  # stage 1
  OPQ_ENABLE: 1
  OPQ_UNROLL_FACTOR: 4 # 4 or 8, the larger the better performance, left None if OPQ_ENABLE=False, only used when OPQ_ENABLE=True

  # stage 2
  # except last PE: compute more distances per query, last one compute less
  # e.g., nlist = 8192, PE num = 15, 
  #   each of the first 14 PEs construct 547 tables (8192 / 15 round up), 
  #   while the last constructs 534: 14 * 547 + 534 = 8192
  STAGE2_ON_CHIP: True
  PE_NUM_CENTER_DIST_COMP: 13

  # stage 3
  STAGE_3_PRIORITY_QUEUE_LEVEL: 2 # support 1 or 2
  STAGE_3_PRIORITY_QUEUE_L1_NUM: 2 # only used when STAGE_3_PRIORITY_QUEUE_LEVEL=2

  # stage 4
  # except last PE: construct more tables per query, last one construct less
  # e.g., nprobe = 17, PE num = 6, each of the first 5 PEs construct 3 tables, 
  #   while the last constructs 2: 5 * 3 + 2 = 17
  PE_NUM_TABLE_CONSTRUCTION: 9

  # stage 5
  # (HBM_CHANNEL_NUM * 3 / STAGE5_COMP_PE_NUM) must be integar
  # e.g., default 1 HBM channel -> 3 PQ code streams -> STAGE5_COMP_PE_NUM = 3 * HBM_CHANNEL_NUM
  # e.g., merge content of 1 HBM channel to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM
  # e.g., merge content of 2 HBM channels to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM / 2
  HBM_CHANNEL_NUM: 20 # PQ code stream num = 3 * HBM_CHANNEL_NUM
  STAGE5_COMP_PE_NUM: 60

  # stage 6
  # there could be a sorting network before the priority queue group (SORT_GROUP_ENABLE)
  #   if not, set SORT_GROUP_ENABLE to False, and SORT_GROUP_NUM to 0 or None
  # number of 16 outputs per cycle, e.g., HBM channel num = 10, comp PE num = 30, then 
  #   SORT_GROUP_NUM = 2; if HBM channel = 12, PE_num = 36, then SORT_GROUP_NUM = 3
  SORT_GROUP_ENABLE: False
  SORT_GROUP_NUM: 0 # only used when SORT_GROUP_ENABLE=True
  STAGE_6_PRIORITY_QUEUE_LEVEL: 2 # supported level num: 2 or 3
  # only fill STAGE_6_PRIORITY_QUEUE_L2_NUM, STAGE_6_STREAM_PER_L2_QUEUE_LARGER, STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  #   when STAGE_6_PRIORITY_QUEUE_LEVEL = 3, else left them blank
  # Must subject to: L1 stream num = (without sort-reduction unit) STAGE5_COMP_PE_NUM * 2 
  #                  or = (with sort reduction) 16 * 2
  # (STAGE_6_PRIORITY_QUEUE_L2_NUM - 1) * STAGE_6_STREAM_PER_L2_QUEUE_LARGER + STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: 2 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: 6 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: 4 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3

  # Dataset config
  DB_SCALE: 100M # 1M to 1000M
  FPGA_NUM: 1 # e.g., can use 8 FPGAs to serve 1000M dataset, each stores 125M vectors

  # Data directory (don't add "/" after the dir)
  #   e.g., dir=/home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks, 
  #     then the content for HBM0 is:
  #     /home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks/HBM_bank_0_raw
  # DATA_DIR: "/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF4096,PQ16_23_banks"
  # GT_DIR: "/mnt/scratch/wenqi/saved_npy_data/gnd/"

  # FPGA Settings
  DEVICE: U280 # Supported devices: U280, U250, U50
  FREQ: 140
