

================================================================
== Vitis HLS Report for 'winograd_Pipeline_read_d'
================================================================
* Date:           Tue Sep 23 21:11:02 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        convolution_accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexu
* Target device:  xcvu440_CIV-flgb2377-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- read_d  |       16|       16|         2|          1|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.63>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j_2 = alloca i32 1" [winograd.cpp:45]   --->   Operation 5 'alloca' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [winograd.cpp:45]   --->   Operation 6 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%itr_1 = alloca i32 1" [winograd.cpp:45]   --->   Operation 7 'alloca' 'itr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln45_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln45"   --->   Operation 8 'read' 'sext_ln45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln45_cast = sext i62 %sext_ln45_read"   --->   Operation 9 'sext' 'sext_ln45_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 9, void @empty_0, void @empty_1, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%d_11 = alloca i64 1" [winograd.cpp:14]   --->   Operation 11 'alloca' 'd_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%d_10 = alloca i64 1" [winograd.cpp:14]   --->   Operation 12 'alloca' 'd_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%d_9 = alloca i64 1" [winograd.cpp:14]   --->   Operation 13 'alloca' 'd_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%d_8 = alloca i64 1" [winograd.cpp:14]   --->   Operation 14 'alloca' 'd_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%d_7 = alloca i64 1" [winograd.cpp:14]   --->   Operation 15 'alloca' 'd_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%d_6 = alloca i64 1" [winograd.cpp:14]   --->   Operation 16 'alloca' 'd_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%d_5 = alloca i64 1" [winograd.cpp:14]   --->   Operation 17 'alloca' 'd_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%d_4 = alloca i64 1" [winograd.cpp:14]   --->   Operation 18 'alloca' 'd_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%d_3 = alloca i64 1" [winograd.cpp:14]   --->   Operation 19 'alloca' 'd_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%d_2 = alloca i64 1" [winograd.cpp:14]   --->   Operation 20 'alloca' 'd_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%d_1 = alloca i64 1" [winograd.cpp:14]   --->   Operation 21 'alloca' 'd_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%d = alloca i64 1" [winograd.cpp:14]   --->   Operation 22 'alloca' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.63ns)   --->   "%store_ln45 = store i5 0, i5 %itr_1" [winograd.cpp:45]   --->   Operation 23 'store' 'store_ln45' <Predicate = true> <Delay = 0.63>
ST_1 : Operation 24 [1/1] (0.63ns)   --->   "%store_ln45 = store i32 0, i32 %i_1" [winograd.cpp:45]   --->   Operation 24 'store' 'store_ln45' <Predicate = true> <Delay = 0.63>
ST_1 : Operation 25 [1/1] (0.63ns)   --->   "%store_ln45 = store i32 0, i32 %j_2" [winograd.cpp:45]   --->   Operation 25 'store' 'store_ln45' <Predicate = true> <Delay = 0.63>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.body14" [winograd.cpp:45]   --->   Operation 26 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.69>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%itr = load i5 %itr_1" [winograd.cpp:45]   --->   Operation 27 'load' 'itr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.15ns)   --->   "%icmp_ln45 = icmp_eq  i5 %itr, i5 16" [winograd.cpp:45]   --->   Operation 29 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.15> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.15ns)   --->   "%add_ln45 = add i5 %itr, i5 1" [winograd.cpp:45]   --->   Operation 30 'add' 'add_ln45' <Predicate = true> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %for.body14.split, void %if.then40" [winograd.cpp:45]   --->   Operation 31 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%j_2_load = load i32 %j_2" [winograd.cpp:47]   --->   Operation 32 'load' 'j_2_load' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%i_1_load = load i32 %i_1" [winograd.cpp:49]   --->   Operation 33 'load' 'i_1_load' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.78ns)   --->   "%icmp_ln47 = icmp_eq  i32 %j_2_load, i32 4" [winograd.cpp:47]   --->   Operation 34 'icmp' 'icmp_ln47' <Predicate = (!icmp_ln45)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.78ns)   --->   "%add_ln49 = add i32 %i_1_load, i32 1" [winograd.cpp:49]   --->   Operation 35 'add' 'add_ln49' <Predicate = (!icmp_ln45)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.48ns)   --->   "%j = select i1 %icmp_ln47, i32 0, i32 %j_2_load" [winograd.cpp:47]   --->   Operation 36 'select' 'j' <Predicate = (!icmp_ln45)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.48ns)   --->   "%i = select i1 %icmp_ln47, i32 %add_ln49, i32 %i_1_load" [winograd.cpp:47]   --->   Operation 37 'select' 'i' <Predicate = (!icmp_ln45)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.78ns)   --->   "%switch_ln50 = switch i32 %i, void %arrayidx2469.exit, i32 0, void %arrayidx2469.case.0, i32 1, void %arrayidx2469.case.1, i32 2, void %arrayidx2469.case.2" [winograd.cpp:50]   --->   Operation 38 'switch' 'switch_ln50' <Predicate = (!icmp_ln45)> <Delay = 1.78>
ST_2 : Operation 39 [1/1] (1.78ns)   --->   "%switch_ln50 = switch i32 %j, void %arrayidx2469_2.exit, i32 0, void %arrayidx2469_2.case.0, i32 1, void %arrayidx2469_2.case.1, i32 2, void %arrayidx2469_2.case.2, i32 3, void %arrayidx2469_2.case.3" [winograd.cpp:50]   --->   Operation 39 'switch' 'switch_ln50' <Predicate = (!icmp_ln45 & i == 2)> <Delay = 1.78>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2469.exit" [winograd.cpp:50]   --->   Operation 40 'br' 'br_ln50' <Predicate = (!icmp_ln45 & i == 2)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.78ns)   --->   "%switch_ln50 = switch i32 %j, void %arrayidx2469_1.exit, i32 0, void %arrayidx2469_1.case.0, i32 1, void %arrayidx2469_1.case.1, i32 2, void %arrayidx2469_1.case.2, i32 3, void %arrayidx2469_1.case.3" [winograd.cpp:50]   --->   Operation 41 'switch' 'switch_ln50' <Predicate = (!icmp_ln45 & i == 1)> <Delay = 1.78>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2469.exit" [winograd.cpp:50]   --->   Operation 42 'br' 'br_ln50' <Predicate = (!icmp_ln45 & i == 1)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.78ns)   --->   "%switch_ln50 = switch i32 %j, void %arrayidx2469_0.exit, i32 0, void %arrayidx2469_0.case.0, i32 1, void %arrayidx2469_0.case.1, i32 2, void %arrayidx2469_0.case.2, i32 3, void %arrayidx2469_0.case.3" [winograd.cpp:50]   --->   Operation 43 'switch' 'switch_ln50' <Predicate = (!icmp_ln45 & i == 0)> <Delay = 1.78>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2469.exit" [winograd.cpp:50]   --->   Operation 44 'br' 'br_ln50' <Predicate = (!icmp_ln45 & i == 0)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.78ns)   --->   "%j_3 = add i32 %j, i32 1" [winograd.cpp:45]   --->   Operation 45 'add' 'j_3' <Predicate = (!icmp_ln45)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.63ns)   --->   "%store_ln45 = store i5 %add_ln45, i5 %itr_1" [winograd.cpp:45]   --->   Operation 46 'store' 'store_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.63>
ST_2 : Operation 47 [1/1] (0.63ns)   --->   "%store_ln45 = store i32 %i, i32 %i_1" [winograd.cpp:45]   --->   Operation 47 'store' 'store_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.63>
ST_2 : Operation 48 [1/1] (0.63ns)   --->   "%store_ln45 = store i32 %j_3, i32 %j_2" [winograd.cpp:45]   --->   Operation 48 'store' 'store_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.63>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.body14" [winograd.cpp:45]   --->   Operation 49 'br' 'br_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%d_load = load i32 %d" [winograd.cpp:80]   --->   Operation 80 'load' 'd_load' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%d_1_load = load i32 %d_1" [winograd.cpp:80]   --->   Operation 81 'load' 'd_1_load' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%d_2_load = load i32 %d_2" [winograd.cpp:80]   --->   Operation 82 'load' 'd_2_load' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%d_3_load = load i32 %d_3" [winograd.cpp:80]   --->   Operation 83 'load' 'd_3_load' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%d_4_load = load i32 %d_4" [winograd.cpp:81]   --->   Operation 84 'load' 'd_4_load' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%d_5_load = load i32 %d_5" [winograd.cpp:81]   --->   Operation 85 'load' 'd_5_load' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%d_6_load = load i32 %d_6" [winograd.cpp:81]   --->   Operation 86 'load' 'd_6_load' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%d_7_load = load i32 %d_7" [winograd.cpp:81]   --->   Operation 87 'load' 'd_7_load' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%d_8_load = load i32 %d_8" [winograd.cpp:80]   --->   Operation 88 'load' 'd_8_load' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%d_9_load = load i32 %d_9" [winograd.cpp:80]   --->   Operation 89 'load' 'd_9_load' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%d_10_load = load i32 %d_10" [winograd.cpp:80]   --->   Operation 90 'load' 'd_10_load' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%d_11_load = load i32 %d_11" [winograd.cpp:80]   --->   Operation 91 'load' 'd_11_load' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %d_load_out, i32 %d_load" [winograd.cpp:80]   --->   Operation 92 'write' 'write_ln80' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %d_1_load_out, i32 %d_1_load" [winograd.cpp:80]   --->   Operation 93 'write' 'write_ln80' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %d_2_load_out, i32 %d_2_load" [winograd.cpp:80]   --->   Operation 94 'write' 'write_ln80' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %d_3_load_out, i32 %d_3_load" [winograd.cpp:80]   --->   Operation 95 'write' 'write_ln80' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %d_4_load_out, i32 %d_4_load" [winograd.cpp:81]   --->   Operation 96 'write' 'write_ln81' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %d_5_load_out, i32 %d_5_load" [winograd.cpp:81]   --->   Operation 97 'write' 'write_ln81' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %d_6_load_out, i32 %d_6_load" [winograd.cpp:81]   --->   Operation 98 'write' 'write_ln81' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %d_7_load_out, i32 %d_7_load" [winograd.cpp:81]   --->   Operation 99 'write' 'write_ln81' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %d_8_load_out, i32 %d_8_load" [winograd.cpp:80]   --->   Operation 100 'write' 'write_ln80' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %d_9_load_out, i32 %d_9_load" [winograd.cpp:80]   --->   Operation 101 'write' 'write_ln80' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %d_10_load_out, i32 %d_10_load" [winograd.cpp:80]   --->   Operation 102 'write' 'write_ln80' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %d_11_load_out, i32 %d_11_load" [winograd.cpp:80]   --->   Operation 103 'write' 'write_ln80' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.63ns)   --->   "%ret_ln0 = ret"   --->   Operation 104 'ret' 'ret_ln0' <Predicate = (icmp_ln45)> <Delay = 0.63>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln45_cast" [winograd.cpp:45]   --->   Operation 50 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [winograd.cpp:45]   --->   Operation 51 'specpipeline' 'specpipeline_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%speclooptripcount_ln46 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [winograd.cpp:46]   --->   Operation 52 'speclooptripcount' 'speclooptripcount_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [winograd.cpp:45]   --->   Operation 53 'specloopname' 'specloopname_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [winograd.cpp:50]   --->   Operation 54 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%d_12 = bitcast i32 %gmem_addr_read" [winograd.cpp:50]   --->   Operation 55 'bitcast' 'd_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln50 = store i32 %d_12, i32 %d_11" [winograd.cpp:50]   --->   Operation 56 'store' 'store_ln50' <Predicate = (i == 2 & j == 3)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2469_2.exit" [winograd.cpp:50]   --->   Operation 57 'br' 'br_ln50' <Predicate = (i == 2 & j == 3)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln50 = store i32 %d_12, i32 %d_10" [winograd.cpp:50]   --->   Operation 58 'store' 'store_ln50' <Predicate = (i == 2 & j == 2)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2469_2.exit" [winograd.cpp:50]   --->   Operation 59 'br' 'br_ln50' <Predicate = (i == 2 & j == 2)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln50 = store i32 %d_12, i32 %d_9" [winograd.cpp:50]   --->   Operation 60 'store' 'store_ln50' <Predicate = (i == 2 & j == 1)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2469_2.exit" [winograd.cpp:50]   --->   Operation 61 'br' 'br_ln50' <Predicate = (i == 2 & j == 1)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln50 = store i32 %d_12, i32 %d_8" [winograd.cpp:50]   --->   Operation 62 'store' 'store_ln50' <Predicate = (i == 2 & j == 0)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2469_2.exit" [winograd.cpp:50]   --->   Operation 63 'br' 'br_ln50' <Predicate = (i == 2 & j == 0)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln50 = store i32 %d_12, i32 %d_7" [winograd.cpp:50]   --->   Operation 64 'store' 'store_ln50' <Predicate = (i == 1 & j == 3)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2469_1.exit" [winograd.cpp:50]   --->   Operation 65 'br' 'br_ln50' <Predicate = (i == 1 & j == 3)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%store_ln50 = store i32 %d_12, i32 %d_6" [winograd.cpp:50]   --->   Operation 66 'store' 'store_ln50' <Predicate = (i == 1 & j == 2)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2469_1.exit" [winograd.cpp:50]   --->   Operation 67 'br' 'br_ln50' <Predicate = (i == 1 & j == 2)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln50 = store i32 %d_12, i32 %d_5" [winograd.cpp:50]   --->   Operation 68 'store' 'store_ln50' <Predicate = (i == 1 & j == 1)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2469_1.exit" [winograd.cpp:50]   --->   Operation 69 'br' 'br_ln50' <Predicate = (i == 1 & j == 1)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln50 = store i32 %d_12, i32 %d_4" [winograd.cpp:50]   --->   Operation 70 'store' 'store_ln50' <Predicate = (i == 1 & j == 0)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2469_1.exit" [winograd.cpp:50]   --->   Operation 71 'br' 'br_ln50' <Predicate = (i == 1 & j == 0)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln50 = store i32 %d_12, i32 %d_3" [winograd.cpp:50]   --->   Operation 72 'store' 'store_ln50' <Predicate = (i == 0 & j == 3)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2469_0.exit" [winograd.cpp:50]   --->   Operation 73 'br' 'br_ln50' <Predicate = (i == 0 & j == 3)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln50 = store i32 %d_12, i32 %d_2" [winograd.cpp:50]   --->   Operation 74 'store' 'store_ln50' <Predicate = (i == 0 & j == 2)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2469_0.exit" [winograd.cpp:50]   --->   Operation 75 'br' 'br_ln50' <Predicate = (i == 0 & j == 2)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln50 = store i32 %d_12, i32 %d_1" [winograd.cpp:50]   --->   Operation 76 'store' 'store_ln50' <Predicate = (i == 0 & j == 1)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2469_0.exit" [winograd.cpp:50]   --->   Operation 77 'br' 'br_ln50' <Predicate = (i == 0 & j == 1)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln50 = store i32 %d_12, i32 %d" [winograd.cpp:50]   --->   Operation 78 'store' 'store_ln50' <Predicate = (i == 0 & j == 0)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2469_0.exit" [winograd.cpp:50]   --->   Operation 79 'br' 'br_ln50' <Predicate = (i == 0 & j == 0)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.636ns
The critical path consists of the following:
	'alloca' operation 5 bit ('itr', winograd.cpp:45) [17]  (0.000 ns)
	'store' operation 0 bit ('store_ln45', winograd.cpp:45) of constant 0 on local variable 'itr', winograd.cpp:45 [33]  (0.636 ns)

 <State 2>: 4.693ns
The critical path consists of the following:
	'load' operation 32 bit ('j_2_load', winograd.cpp:47) on local variable 'j', winograd.cpp:45 [44]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln47', winograd.cpp:47) [50]  (1.784 ns)
	'select' operation 32 bit ('j', winograd.cpp:47) [52]  (0.489 ns)
	'add' operation 32 bit ('j', winograd.cpp:45) [106]  (1.784 ns)
	'store' operation 0 bit ('store_ln45', winograd.cpp:45) of variable 'j', winograd.cpp:45 on local variable 'j', winograd.cpp:45 [109]  (0.636 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem_addr', winograd.cpp:45) [46]  (0.000 ns)
	bus read operation ('gmem_addr_read', winograd.cpp:50) on port 'gmem' (winograd.cpp:50) [54]  (7.300 ns)
	'store' operation 0 bit ('store_ln50', winograd.cpp:50) of variable 'd', winograd.cpp:50 on local variable 'd', winograd.cpp:14 [60]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
