{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601279168900 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601279168932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 28 13:16:08 2020 " "Processing started: Mon Sep 28 13:16:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601279168932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601279168932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601279168933 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1601279171211 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1601279171211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "vga.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/vga.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601279201068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601279201068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tictactoe_to_vga.v 4 4 " "Found 4 design units, including 4 entities, in source file tictactoe_to_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 TicTacToe_to_VGA " "Found entity 1: TicTacToe_to_VGA" {  } { { "tictactoe_to_vga.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/tictactoe_to_vga.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601279201084 ""} { "Info" "ISGN_ENTITY_NAME" "2 rasterizer " "Found entity 2: rasterizer" {  } { { "tictactoe_to_vga.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/tictactoe_to_vga.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601279201084 ""} { "Info" "ISGN_ENTITY_NAME" "3 tictactoe_shader " "Found entity 3: tictactoe_shader" {  } { { "tictactoe_to_vga.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/tictactoe_to_vga.v" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601279201084 ""} { "Info" "ISGN_ENTITY_NAME" "4 framebuffer " "Found entity 4: framebuffer" {  } { { "tictactoe_to_vga.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/tictactoe_to_vga.v" 252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601279201084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601279201084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tictactoe.v 9 9 " "Found 9 design units, including 9 entities, in source file tictactoe.v" { { "Info" "ISGN_ENTITY_NAME" "1 RArb " "Found entity 1: RArb" {  } { { "tictactoe.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/tictactoe.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601279201100 ""} { "Info" "ISGN_ENTITY_NAME" "2 TicTacToe " "Found entity 2: TicTacToe" {  } { { "tictactoe.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/tictactoe.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601279201100 ""} { "Info" "ISGN_ENTITY_NAME" "3 checkStatus " "Found entity 3: checkStatus" {  } { { "tictactoe.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/tictactoe.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601279201100 ""} { "Info" "ISGN_ENTITY_NAME" "4 PlayAdjacentEdge " "Found entity 4: PlayAdjacentEdge" {  } { { "tictactoe.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/tictactoe.v" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601279201100 ""} { "Info" "ISGN_ENTITY_NAME" "5 TwoInArray " "Found entity 5: TwoInArray" {  } { { "tictactoe.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/tictactoe.v" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601279201100 ""} { "Info" "ISGN_ENTITY_NAME" "6 TwoInRow " "Found entity 6: TwoInRow" {  } { { "tictactoe.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/tictactoe.v" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601279201100 ""} { "Info" "ISGN_ENTITY_NAME" "7 Empty " "Found entity 7: Empty" {  } { { "tictactoe.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/tictactoe.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601279201100 ""} { "Info" "ISGN_ENTITY_NAME" "8 Select4 " "Found entity 8: Select4" {  } { { "tictactoe.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/tictactoe.v" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601279201100 ""} { "Info" "ISGN_ENTITY_NAME" "9 TestTic " "Found entity 9: TestTic" {  } { { "tictactoe.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/tictactoe.v" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601279201100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601279201100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rarb_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rarb_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_RArb_tb " "Found entity 1: lab3_RArb_tb" {  } { { "RArb_tb.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/RArb_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601279201131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601279201131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_top.v 2 2 " "Found 2 design units, including 2 entities, in source file lab3_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_top " "Found entity 1: lab3_top" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601279201147 ""} { "Info" "ISGN_ENTITY_NAME" "2 sseg " "Found entity 2: sseg" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601279201147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601279201147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_state.v 1 1 " "Found 1 design units, including 1 entities, in source file game_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 GameState " "Found entity 1: GameState" {  } { { "game_state.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/game_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601279201166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601279201166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff.v 4 4 " "Found 4 design units, including 4 entities, in source file ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 vDFF " "Found entity 1: vDFF" {  } { { "ff.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/ff.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601279201181 ""} { "Info" "ISGN_ENTITY_NAME" "2 vDFFE " "Found entity 2: vDFFE" {  } { { "ff.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/ff.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601279201181 ""} { "Info" "ISGN_ENTITY_NAME" "3 ROM " "Found entity 3: ROM" {  } { { "ff.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/ff.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601279201181 ""} { "Info" "ISGN_ENTITY_NAME" "4 RAM " "Found entity 4: RAM" {  } { { "ff.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/ff.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601279201181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601279201181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detectwin.v 2 2 " "Found 2 design units, including 2 entities, in source file detectwin.v" { { "Info" "ISGN_ENTITY_NAME" "1 DetectWinner " "Found entity 1: DetectWinner" {  } { { "detectwin.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/detectwin.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601279201197 ""} { "Info" "ISGN_ENTITY_NAME" "2 check_win " "Found entity 2: check_win" {  } { { "detectwin.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/detectwin.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601279201197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601279201197 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CLOCK tictactoe_to_vga.v(298) " "Verilog HDL Implicit Net warning at tictactoe_to_vga.v(298): created implicit net for \"VGA_CLOCK\"" {  } { { "tictactoe_to_vga.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/tictactoe_to_vga.v" 298 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279201197 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3_top " "Elaborating entity \"lab3_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1601279201653 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 lab3_top.v(5) " "Output port \"HEX1\" at lab3_top.v(5) has no driver" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1601279201678 "|lab3_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 lab3_top.v(6) " "Output port \"HEX2\" at lab3_top.v(6) has no driver" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1601279201678 "|lab3_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 lab3_top.v(7) " "Output port \"HEX3\" at lab3_top.v(7) has no driver" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1601279201678 "|lab3_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 lab3_top.v(8) " "Output port \"HEX4\" at lab3_top.v(8) has no driver" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1601279201678 "|lab3_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 lab3_top.v(9) " "Output port \"HEX5\" at lab3_top.v(9) has no driver" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1601279201678 "|lab3_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TicTacToe TicTacToe:GameLogic " "Elaborating entity \"TicTacToe\" for hierarchy \"TicTacToe:GameLogic\"" {  } { { "lab3_top.v" "GameLogic" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279201693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlayAdjacentEdge TicTacToe:GameLogic\|PlayAdjacentEdge:addedgex " "Elaborating entity \"PlayAdjacentEdge\" for hierarchy \"TicTacToe:GameLogic\|PlayAdjacentEdge:addedgex\"" {  } { { "tictactoe.v" "addedgex" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/tictactoe.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279201747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoInArray TicTacToe:GameLogic\|TwoInArray:winx " "Elaborating entity \"TwoInArray\" for hierarchy \"TicTacToe:GameLogic\|TwoInArray:winx\"" {  } { { "tictactoe.v" "winx" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/tictactoe.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279201833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoInRow TicTacToe:GameLogic\|TwoInArray:winx\|TwoInRow:topr " "Elaborating entity \"TwoInRow\" for hierarchy \"TicTacToe:GameLogic\|TwoInArray:winx\|TwoInRow:topr\"" {  } { { "tictactoe.v" "topr" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/tictactoe.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279201905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Empty TicTacToe:GameLogic\|Empty:emptyx " "Elaborating entity \"Empty\" for hierarchy \"TicTacToe:GameLogic\|Empty:emptyx\"" {  } { { "tictactoe.v" "emptyx" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/tictactoe.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279202038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RArb TicTacToe:GameLogic\|Empty:emptyx\|RArb:ra " "Elaborating entity \"RArb\" for hierarchy \"TicTacToe:GameLogic\|Empty:emptyx\|RArb:ra\"" {  } { { "tictactoe.v" "ra" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/tictactoe.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279202105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Select4 TicTacToe:GameLogic\|Select4:comb " "Elaborating entity \"Select4\" for hierarchy \"TicTacToe:GameLogic\|Select4:comb\"" {  } { { "tictactoe.v" "comb" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/tictactoe.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279202148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RArb TicTacToe:GameLogic\|Select4:comb\|RArb:ra " "Elaborating entity \"RArb\" for hierarchy \"TicTacToe:GameLogic\|Select4:comb\|RArb:ra\"" {  } { { "tictactoe.v" "ra" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/tictactoe.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279202286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checkStatus TicTacToe:GameLogic\|checkStatus:status_checker " "Elaborating entity \"checkStatus\" for hierarchy \"TicTacToe:GameLogic\|checkStatus:status_checker\"" {  } { { "tictactoe.v" "status_checker" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/tictactoe.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279202330 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "tictactoe.v(129) " "Verilog HDL Casex/Casez warning at tictactoe.v(129): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "tictactoe.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/tictactoe.v" 129 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1601279202332 "|lab3_top|TicTacToe:GameLogic|checkStatus:status_checker"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_win TicTacToe:GameLogic\|checkStatus:status_checker\|check_win:win_x " "Elaborating entity \"check_win\" for hierarchy \"TicTacToe:GameLogic\|checkStatus:status_checker\|check_win:win_x\"" {  } { { "tictactoe.v" "win_x" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/tictactoe.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279202391 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "detectwin.v(30) " "Verilog HDL Casex/Casez warning at detectwin.v(30): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "detectwin.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/detectwin.v" 30 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1601279202395 "|lab3_top|DetectWinner:Wins|check_win:win_a"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "detectwin.v(31) " "Verilog HDL Casex/Casez warning at detectwin.v(31): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "detectwin.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/detectwin.v" 31 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1601279202395 "|lab3_top|DetectWinner:Wins|check_win:win_a"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "detectwin.v(32) " "Verilog HDL Casex/Casez warning at detectwin.v(32): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "detectwin.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/detectwin.v" 32 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1601279202395 "|lab3_top|DetectWinner:Wins|check_win:win_a"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "detectwin.v(33) " "Verilog HDL Casex/Casez warning at detectwin.v(33): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "detectwin.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/detectwin.v" 33 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1601279202396 "|lab3_top|DetectWinner:Wins|check_win:win_a"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "detectwin.v(34) " "Verilog HDL Casex/Casez warning at detectwin.v(34): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "detectwin.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/detectwin.v" 34 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1601279202396 "|lab3_top|DetectWinner:Wins|check_win:win_a"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "detectwin.v(35) " "Verilog HDL Casex/Casez warning at detectwin.v(35): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "detectwin.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/detectwin.v" 35 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1601279202396 "|lab3_top|DetectWinner:Wins|check_win:win_a"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "detectwin.v(36) " "Verilog HDL Casex/Casez warning at detectwin.v(36): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "detectwin.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/detectwin.v" 36 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1601279202396 "|lab3_top|DetectWinner:Wins|check_win:win_a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:H0 " "Elaborating entity \"sseg\" for hierarchy \"sseg:H0\"" {  } { { "lab3_top.v" "H0" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279202427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameState GameState:State " "Elaborating entity \"GameState\" for hierarchy \"GameState:State\"" {  } { { "lab3_top.v" "State" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279202454 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_pos_tcl game_state.v(43) " "Verilog HDL or VHDL warning at game_state.v(43): object \"x_pos_tcl\" assigned a value but never read" {  } { { "game_state.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/game_state.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601279202454 "|lab3_top|GameState:State"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_pos_tcl game_state.v(44) " "Verilog HDL or VHDL warning at game_state.v(44): object \"o_pos_tcl\" assigned a value but never read" {  } { { "game_state.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/game_state.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601279202454 "|lab3_top|GameState:State"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF GameState:State\|vDFF:xmov " "Elaborating entity \"vDFF\" for hierarchy \"GameState:State\|vDFF:xmov\"" {  } { { "game_state.v" "xmov" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/game_state.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279202454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DetectWinner DetectWinner:Wins " "Elaborating entity \"DetectWinner\" for hierarchy \"DetectWinner:Wins\"" {  } { { "lab3_top.v" "Wins" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279202488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TicTacToe_to_VGA TicTacToe_to_VGA:GFX " "Elaborating entity \"TicTacToe_to_VGA\" for hierarchy \"TicTacToe_to_VGA:GFX\"" {  } { { "lab3_top.v" "GFX" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279202514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rasterizer TicTacToe_to_VGA:GFX\|rasterizer:RASTER " "Elaborating entity \"rasterizer\" for hierarchy \"TicTacToe_to_VGA:GFX\|rasterizer:RASTER\"" {  } { { "tictactoe_to_vga.v" "RASTER" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/tictactoe_to_vga.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279202527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF TicTacToe_to_VGA:GFX\|rasterizer:RASTER\|vDFF:CTRL " "Elaborating entity \"vDFF\" for hierarchy \"TicTacToe_to_VGA:GFX\|rasterizer:RASTER\|vDFF:CTRL\"" {  } { { "tictactoe_to_vga.v" "CTRL" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/tictactoe_to_vga.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279202534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE TicTacToe_to_VGA:GFX\|rasterizer:RASTER\|vDFFE:X_REG " "Elaborating entity \"vDFFE\" for hierarchy \"TicTacToe_to_VGA:GFX\|rasterizer:RASTER\|vDFFE:X_REG\"" {  } { { "tictactoe_to_vga.v" "X_REG" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/tictactoe_to_vga.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279202534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tictactoe_shader TicTacToe_to_VGA:GFX\|tictactoe_shader:SHADER " "Elaborating entity \"tictactoe_shader\" for hierarchy \"TicTacToe_to_VGA:GFX\|tictactoe_shader:SHADER\"" {  } { { "tictactoe_to_vga.v" "SHADER" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/tictactoe_to_vga.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279202565 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tictactoe_to_vga.v(166) " "Verilog HDL assignment warning at tictactoe_to_vga.v(166): truncated value with size 32 to match size of target (10)" {  } { { "tictactoe_to_vga.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/tictactoe_to_vga.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601279202565 "|lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tictactoe_to_vga.v(169) " "Verilog HDL assignment warning at tictactoe_to_vga.v(169): truncated value with size 32 to match size of target (10)" {  } { { "tictactoe_to_vga.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/tictactoe_to_vga.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601279202565 "|lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM TicTacToe_to_VGA:GFX\|tictactoe_shader:SHADER\|ROM:XBMP " "Elaborating entity \"ROM\" for hierarchy \"TicTacToe_to_VGA:GFX\|tictactoe_shader:SHADER\|ROM:XBMP\"" {  } { { "tictactoe_to_vga.v" "XBMP" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/tictactoe_to_vga.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279202596 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "640 0 1023 ff.v(74) " "Verilog HDL warning at ff.v(74): number of words (640) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "ff.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/ff.v" 74 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1601279202612 "|lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:XBMP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 ff.v(71) " "Net \"rom.data_a\" at ff.v(71) has no driver or initial value, using a default initial value '0'" {  } { { "ff.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/ff.v" 71 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1601279202693 "|lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:XBMP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 ff.v(71) " "Net \"rom.waddr_a\" at ff.v(71) has no driver or initial value, using a default initial value '0'" {  } { { "ff.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/ff.v" 71 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1601279202693 "|lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:XBMP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 ff.v(71) " "Net \"rom.we_a\" at ff.v(71) has no driver or initial value, using a default initial value '0'" {  } { { "ff.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/ff.v" 71 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1601279202693 "|lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:XBMP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM TicTacToe_to_VGA:GFX\|tictactoe_shader:SHADER\|ROM:OBMP " "Elaborating entity \"ROM\" for hierarchy \"TicTacToe_to_VGA:GFX\|tictactoe_shader:SHADER\|ROM:OBMP\"" {  } { { "tictactoe_to_vga.v" "OBMP" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/tictactoe_to_vga.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279202755 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "640 0 1023 ff.v(74) " "Verilog HDL warning at ff.v(74): number of words (640) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "ff.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/ff.v" 74 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1601279202786 "|lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:OBMP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 ff.v(71) " "Net \"rom.data_a\" at ff.v(71) has no driver or initial value, using a default initial value '0'" {  } { { "ff.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/ff.v" 71 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1601279202862 "|lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:OBMP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 ff.v(71) " "Net \"rom.waddr_a\" at ff.v(71) has no driver or initial value, using a default initial value '0'" {  } { { "ff.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/ff.v" 71 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1601279202862 "|lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:OBMP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 ff.v(71) " "Net \"rom.we_a\" at ff.v(71) has no driver or initial value, using a default initial value '0'" {  } { { "ff.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/ff.v" 71 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1601279202862 "|lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:OBMP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "framebuffer TicTacToe_to_VGA:GFX\|framebuffer:FB " "Elaborating entity \"framebuffer\" for hierarchy \"TicTacToe_to_VGA:GFX\|framebuffer:FB\"" {  } { { "tictactoe_to_vga.v" "FB" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/tictactoe_to_vga.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279202992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll TicTacToe_to_VGA:GFX\|framebuffer:FB\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"TicTacToe_to_VGA:GFX\|framebuffer:FB\|altera_pll:altera_pll_i\"" {  } { { "tictactoe_to_vga.v" "altera_pll_i" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/tictactoe_to_vga.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279203171 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1601279203186 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TicTacToe_to_VGA:GFX\|framebuffer:FB\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"TicTacToe_to_VGA:GFX\|framebuffer:FB\|altera_pll:altera_pll_i\"" {  } { { "tictactoe_to_vga.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/tictactoe_to_vga.v" 293 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279203186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TicTacToe_to_VGA:GFX\|framebuffer:FB\|altera_pll:altera_pll_i " "Instantiated megafunction \"TicTacToe_to_VGA:GFX\|framebuffer:FB\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601279203186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601279203186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601279203186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601279203186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601279203186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601279203186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601279203186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601279203186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601279203186 ""}  } { { "tictactoe_to_vga.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/tictactoe_to_vga.v" 293 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601279203186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF TicTacToe_to_VGA:GFX\|framebuffer:FB\|vDFF:counter " "Elaborating entity \"vDFF\" for hierarchy \"TicTacToe_to_VGA:GFX\|framebuffer:FB\|vDFF:counter\"" {  } { { "tictactoe_to_vga.v" "counter" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/tictactoe_to_vga.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279203186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\"" {  } { { "tictactoe_to_vga.v" "Data_FIFO" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/tictactoe_to_vga.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279204272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\"" {  } { { "tictactoe_to_vga.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/tictactoe_to_vga.v" 318 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279204272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO " "Instantiated megafunction \"TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601279204272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601279204272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601279204272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601279204272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601279204272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601279204272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601279204272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601279204272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601279204272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601279204272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601279204272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601279204272 ""}  } { { "tictactoe_to_vga.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/tictactoe_to_vga.v" 318 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601279204272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_b3q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_b3q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_b3q1 " "Found entity 1: dcfifo_b3q1" {  } { { "db/dcfifo_b3q1.tdf" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/db/dcfifo_b3q1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601279204428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601279204428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_b3q1 TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated " "Elaborating entity \"dcfifo_b3q1\" for hierarchy \"TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279204444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_f9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_f9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_f9b " "Found entity 1: a_gray2bin_f9b" {  } { { "db/a_gray2bin_f9b.tdf" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/db/a_gray2bin_f9b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601279204506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601279204506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_f9b TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|a_gray2bin_f9b:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_f9b\" for hierarchy \"TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|a_gray2bin_f9b:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_b3q1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/db/dcfifo_b3q1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279204522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_cg6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_cg6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_cg6 " "Found entity 1: a_graycounter_cg6" {  } { { "db/a_graycounter_cg6.tdf" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/db/a_graycounter_cg6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601279204676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601279204676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_cg6 TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|a_graycounter_cg6:rdptr_g1p " "Elaborating entity \"a_graycounter_cg6\" for hierarchy \"TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|a_graycounter_cg6:rdptr_g1p\"" {  } { { "db/dcfifo_b3q1.tdf" "rdptr_g1p" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/db/dcfifo_b3q1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279204676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_8ub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_8ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_8ub " "Found entity 1: a_graycounter_8ub" {  } { { "db/a_graycounter_8ub.tdf" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/db/a_graycounter_8ub.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601279204833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601279204833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_8ub TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|a_graycounter_8ub:wrptr_g1p " "Elaborating entity \"a_graycounter_8ub\" for hierarchy \"TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|a_graycounter_8ub:wrptr_g1p\"" {  } { { "db/dcfifo_b3q1.tdf" "wrptr_g1p" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/db/dcfifo_b3q1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279204833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7b81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7b81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7b81 " "Found entity 1: altsyncram_7b81" {  } { { "db/altsyncram_7b81.tdf" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/db/altsyncram_7b81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601279205006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601279205006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7b81 TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|altsyncram_7b81:fifo_ram " "Elaborating entity \"altsyncram_7b81\" for hierarchy \"TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|altsyncram_7b81:fifo_ram\"" {  } { { "db/dcfifo_b3q1.tdf" "fifo_ram" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/db/dcfifo_b3q1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279205006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/db/alt_synch_pipe_g9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601279205068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601279205068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_b3q1.tdf" "rs_dgwp" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/db/dcfifo_b3q1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279205068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601279205131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601279205131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe12" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/db/alt_synch_pipe_g9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279205147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601279205209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601279205209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_b3q1.tdf" "ws_brp" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/db/dcfifo_b3q1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279205225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/db/alt_synch_pipe_h9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601279205287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601279205287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_b3q1.tdf" "ws_dgrp" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/db/dcfifo_b3q1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279205303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601279205365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601279205365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe16" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/db/alt_synch_pipe_h9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279205365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_su5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_su5 " "Found entity 1: cmpr_su5" {  } { { "db/cmpr_su5.tdf" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/db/cmpr_su5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601279205522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601279205522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_su5 TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|cmpr_su5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_su5\" for hierarchy \"TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|cmpr_su5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_b3q1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/db/dcfifo_b3q1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279205522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/db/mux_5r7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601279205740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601279205740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_b3q1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/db/dcfifo_b3q1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279205740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing TicTacToe_to_VGA:GFX\|framebuffer:FB\|altera_up_avalon_video_vga_timing:VGA " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"TicTacToe_to_VGA:GFX\|framebuffer:FB\|altera_up_avalon_video_vga_timing:VGA\"" {  } { { "tictactoe_to_vga.v" "VGA" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/tictactoe_to_vga.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279205834 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(204) " "Verilog HDL assignment warning at vga.v(204): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/vga.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601279205834 "|lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|altera_up_avalon_video_vga_timing:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(205) " "Verilog HDL assignment warning at vga.v(205): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/vga.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601279205834 "|lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|altera_up_avalon_video_vga_timing:VGA"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TicTacToe_to_VGA:GFX\|tictactoe_shader:SHADER\|ROM:OBMP\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TicTacToe_to_VGA:GFX\|tictactoe_shader:SHADER\|ROM:OBMP\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601279210007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601279210007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601279210007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601279210007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601279210007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601279210007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601279210007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601279210007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601279210007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab3_top.ram0_ROM_d8c22375.hdl.mif " "Parameter INIT_FILE set to db/lab3_top.ram0_ROM_d8c22375.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601279210007 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1601279210007 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TicTacToe_to_VGA:GFX\|tictactoe_shader:SHADER\|ROM:XBMP\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TicTacToe_to_VGA:GFX\|tictactoe_shader:SHADER\|ROM:XBMP\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601279210007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601279210007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601279210007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601279210007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601279210007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601279210007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601279210007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601279210007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601279210007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab3_top.ram0_ROM_9bf1e8c1.hdl.mif " "Parameter INIT_FILE set to db/lab3_top.ram0_ROM_9bf1e8c1.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601279210007 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1601279210007 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1601279210007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TicTacToe_to_VGA:GFX\|tictactoe_shader:SHADER\|ROM:OBMP\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"TicTacToe_to_VGA:GFX\|tictactoe_shader:SHADER\|ROM:OBMP\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279210288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TicTacToe_to_VGA:GFX\|tictactoe_shader:SHADER\|ROM:OBMP\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"TicTacToe_to_VGA:GFX\|tictactoe_shader:SHADER\|ROM:OBMP\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601279210288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601279210288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601279210288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601279210288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601279210288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601279210288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601279210288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601279210288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601279210288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab3_top.ram0_ROM_d8c22375.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab3_top.ram0_ROM_d8c22375.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601279210288 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601279210288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_src1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_src1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_src1 " "Found entity 1: altsyncram_src1" {  } { { "db/altsyncram_src1.tdf" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/db/altsyncram_src1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601279210460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601279210460 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TicTacToe_to_VGA:GFX\|tictactoe_shader:SHADER\|ROM:XBMP\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"TicTacToe_to_VGA:GFX\|tictactoe_shader:SHADER\|ROM:XBMP\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279210522 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TicTacToe_to_VGA:GFX\|tictactoe_shader:SHADER\|ROM:XBMP\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"TicTacToe_to_VGA:GFX\|tictactoe_shader:SHADER\|ROM:XBMP\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601279210522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601279210522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601279210522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601279210522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601279210522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601279210522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601279210522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601279210522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601279210522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab3_top.ram0_ROM_9bf1e8c1.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab3_top.ram0_ROM_9bf1e8c1.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601279210522 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601279210522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tuc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tuc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tuc1 " "Found entity 1: altsyncram_tuc1" {  } { { "db/altsyncram_tuc1.tdf" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/db/altsyncram_tuc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601279210679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601279210679 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1601279211383 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601279212697 "|lab3_top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601279212697 "|lab3_top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601279212697 "|lab3_top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601279212697 "|lab3_top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601279212697 "|lab3_top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601279212697 "|lab3_top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601279212697 "|lab3_top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601279212697 "|lab3_top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601279212697 "|lab3_top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601279212697 "|lab3_top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601279212697 "|lab3_top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601279212697 "|lab3_top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601279212697 "|lab3_top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601279212697 "|lab3_top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601279212697 "|lab3_top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601279212697 "|lab3_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601279212697 "|lab3_top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601279212697 "|lab3_top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601279212697 "|lab3_top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601279212697 "|lab3_top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601279212697 "|lab3_top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601279212697 "|lab3_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601279212697 "|lab3_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601279212697 "|lab3_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601279212697 "|lab3_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601279212697 "|lab3_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601279212697 "|lab3_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601279212697 "|lab3_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601279212697 "|lab3_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601279212697 "|lab3_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601279212697 "|lab3_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601279212697 "|lab3_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601279212697 "|lab3_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601279212697 "|lab3_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601279212697 "|lab3_top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601279212697 "|lab3_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601279212697 "|lab3_top|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1601279212697 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1601279212963 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1601279215600 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 0 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1601279216732 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601279216732 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601279217641 "|lab3_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601279217641 "|lab3_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601279217641 "|lab3_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab3/CPEN211Lab3/lab3_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601279217641 "|lab3_top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1601279217641 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "937 " "Implemented 937 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1601279217657 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1601279217657 ""} { "Info" "ICUT_CUT_TM_LCELLS" "783 " "Implemented 783 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1601279217657 ""} { "Info" "ICUT_CUT_TM_RAMS" "57 " "Implemented 57 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1601279217657 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1601279217657 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1601279217657 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601279217901 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 28 13:16:57 2020 " "Processing ended: Mon Sep 28 13:16:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601279217901 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601279217901 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:27 " "Total CPU time (on all processors): 00:01:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601279217901 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1601279217901 ""}
