./sim_define.v

../../src/rtl/myCPU/pipeline_sync/rev02/alu.sv
../../src/rtl/myCPU/pipeline_sync/rev02/PCSrc_logic.sv
../../src/rtl/myCPU/pipeline_sync/rev02/hazard_unit.sv
../../src/rtl/myCPU/pipeline_sync/rev02/dualport_mem_synch_rw_dualclk.sv
../../src/rtl/myCPU/pipeline_sync/rev02/aludec.sv
../../src/rtl/myCPU/pipeline_sync/rev02/branch_logic.sv
../../src/rtl/myCPU/pipeline_sync/rev02/controller.sv
../../src/rtl/myCPU/pipeline_sync/rev02/datapath.sv
../../src/rtl/myCPU/pipeline_sync/rev02/maindec.sv
../../src/rtl/myCPU/pipeline_sync/rev02/reg_file_async.v
../../src/rtl/myCPU/pipeline_sync/rev02/riscvsingle.sv
../../src/rtl/myCPU/pipeline_sync/rev02/RV32I_System.v

../../src/rtl/myCPU/pipeline_sync/rev02/building_blocks/adder.sv
../../src/rtl/myCPU/pipeline_sync/rev02/building_blocks/be_logic.sv
../../src/rtl/myCPU/pipeline_sync/rev02/building_blocks/extend.sv
../../src/rtl/myCPU/pipeline_sync/rev02/building_blocks/flopenr.sv
../../src/rtl/myCPU/pipeline_sync/rev02/building_blocks/flopenr_clr.sv
../../src/rtl/myCPU/pipeline_sync/rev02/building_blocks/flopr.sv
../../src/rtl/myCPU/pipeline_sync/rev02/building_blocks/mux2.sv
../../src/rtl/myCPU/pipeline_sync/rev02/building_blocks/mux3.sv
../../src/rtl/myCPU/pipeline_sync/rev02/building_blocks/mux2_2.sv



../../testbench/cpu_tb.v
