#+TITLE: ME0 ASIAGO

/ASIAGO: a strong-flavored cow's milk cheese originally made in northern Italy. In this case, ASIAGO is the ASIC and Gigabit Optics./

#+html: <p><img width="300" alt="ME0 ASIAGO Top" src="Doc/ASIAGO_TOP.jpeg" /> <img width="300" alt="ME0 ASIAGO Bottom" src="Doc/ASIAGO_BOTTOM.jpeg" /></p>

#+BEGIN_SRC
├── README.org
├── Footprints  ; Allegro Footprints
├── Doc         ; Images, etc.
├── Layout      ; Allegro Layout
├── Padstacks   ; Allegro Padstacks
├── Release     ; Released production files
└── Schematic   ; OrCAD Schematic + Library
#+END_SRC

- [[https://twiki.cern.ch/twiki/pub/CMS/ME0ASIAGO/me0_asiago_interfaces.pdf][ME0 ASIAGO Interfaces]]
- [[https://twiki.cern.ch/twiki/bin/view/CMS/ME0ASIAGO][ME0 ASIAGO Twiki]]

* Datasheets
** LPGBT
- [[https://lpgbt.web.cern.ch/lpgbt/manual/][lpGBT Manual]]
- [[https://indico.cern.ch/event/697988/contributions/3075493/attachments/1720215/2776778/lpGBTtutorialTwepp20180921.pdf][lpGBT: A User's Perspective]]
- [[https://espace.cern.ch/GBT-Project/LpGBT/Specifications/LpGbtxSpecifications.pdf][lpGBT Specifications]]
- [[https://espace.cern.ch/GBT-Project/LpGBT/Presentations/Forms/AllItems.aspx][lpGBT Presentations]]
** VTRX+
- [[https://edms.cern.ch/ui/#!master/navigator/project?P:1930058715:1767090345:subDocs][VTRX+ EDMS]]
- [[https://edms.cern.ch/file/1719329/1/VTRxPlus_spec_v2.4.pdf][VTRx+ Specification]]
- [[https://edms.cern.ch/file/2149674/1/VTRxPlusApplicationNote.pdf][VTRx+ Application Note]]
- [[https://www.hirose.com/product/document?clcode=CL0684-4003-3-51&productname=DF40C-60DP-0.4V(51)&series=DF40&documenttype=Catalog&lang=en&documentid=D31649_en][DF40C(2.0)-40DS-0.4V(51)]]
** Other Components
All of these components are meant to be used in non-critical circuitry.
- [[http://rohmfs.rohm.com/en/products/databook/datasheet/discrete/transistor/mosfet/rum001l02t2cl-e.pdf][RUM001L02]]
- [[https://www.ti.com/lit/ds/symlink/sn74aup1g17.pdf][SN74AUP1G17]]
- [[http://suddendocs.samtec.com/catalog_english/st5.pdf][ST5-50-1.50-L-D-P]]
- [[https://www.puiaudio.com/media/SpecSheet/SMT-0340-T-R.pdf][SMT-0340-T-R]]
- [[https://www.diodes.com/assets/Datasheets/BAS521Q.pdf][BAS521Q-13]]
- [[https://optoelectronics.liteon.com/upload/download/DS22-2007-0094/LTST-C193KGKT-5A.PDF][LTST-C193KGKT-5A]] (Green)
- [[https://optoelectronics.liteon.com/upload/download/DS22-2005-077/LTST-C193KRKT-5A.PDF][LTST-C193KRKT-5A]] (Red)
* Misc
**  Design Files:
*** v2
|-----------------------+---------------------------------------------------------------------------------|
| File                  | Link                                                                            |
|-----------------------+---------------------------------------------------------------------------------|
| Schematic PDF         | https://twiki.cern.ch/twiki/pub/CMS/ME0ASIAGO/me0_asiago_schematic_20211110.pdf |
| Artwork PDF           | https://twiki.cern.ch/twiki/pub/CMS/ME0ASIAGO/me0_asiago_artwork_20211110.pdf   |
| Bill of Materials     | https://twiki.cern.ch/twiki/pub/CMS/ME0ASIAGO/me0_asiago_bom_20211110.xlsx      |
| Gerber / Drill / Pick | https://twiki.cern.ch/twiki/pub/CMS/ME0ASIAGO/me0_asiago_artwork_20211110.zip   |
| ODB++                 | https://twiki.cern.ch/twiki/pub/CMS/ME0ASIAGO/me0_asiago_odb_20211110.zip       |
| Orcad/Allegro Project | https://twiki.cern.ch/twiki/pub/CMS/ME0ASIAGO/me0_asiago_project_20211110.zip   |
| 3D Model (step)       | https://twiki.cern.ch/twiki/pub/CMS/ME0ASIAGO/me0_asiago_step_20211110.stp      |
| Stackup               | [[https://twiki.cern.ch/twiki/pub/CMS/ME0ASIAGO/ME0_ASIAGO_-_Rev2_%28Pactron%29--8_%28051421%29.xls][ME0_ASIAGO_Rev2_stackup.xls]]                                                     |
|-----------------------+---------------------------------------------------------------------------------|
*** v1
|-----------------------+---------------------------------------------------------------------------------|
| File                  | Link                                                                            |
|-----------------------+---------------------------------------------------------------------------------|
| Schematic PDF         | https://twiki.cern.ch/twiki/pub/CMS/ME0ASIAGO/me0_asiago_schematic_20190806.pdf |
| Artwork PDF           | https://twiki.cern.ch/twiki/pub/CMS/ME0ASIAGO/me0_asiago_artwork_20190806.pdf   |
| Bill of Materials     | https://twiki.cern.ch/twiki/pub/CMS/ME0ASIAGO/me0_asiago_bom_20190806.xlsx      |
| Gerber / Drill / Pick | https://twiki.cern.ch/twiki/pub/CMS/ME0ASIAGO/me0_asiago_artwork_20190806.zip   |
| ODB++                 | https://twiki.cern.ch/twiki/pub/CMS/ME0ASIAGO/me0_asiago_odb_20190806.zip       |
| Orcad/Allegro Project | https://twiki.cern.ch/twiki/pub/CMS/ME0ASIAGO/me0_asiago_project_20190806.zip   |
| Stackup               | https://twiki.cern.ch/twiki/pub/CMS/ME0ASIAGO/ch1447158_1.pdf                   |
|-----------------------+---------------------------------------------------------------------------------|
** Notes
VL+ Fiber Mapping: #7 = Master RX, # 5 = Master TX, # 6 = Slave RX
