`timescale 1ns / 1ps
module Memory_8x8x8(
input [7:0] data_in,
input [2:0] col_addr,
input [2:0] row_addr,
input wrt_read,
input reset,
input clk,
output reg [7:0] data_out
    );
 reg [7:0] memory [7:0] [7:0] [7:0];   
    always@(posedge clk) begin
if(reset) begin
  data_out <= 8'b00000000;
end else  begin 
if(~wrt_read) begin
memory[row_addr][col_addr]<=data_in;
data_out<=8'b00000000;
end else begin
data_out <= memory[row_addr][col_addr];
end
end
end
endmodule
