INFO-FLOW: Workspace C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1 opened at Fri Nov 28 18:38:13 +0200 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       create_platform xcu200-fsgd2104-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
Command       create_platform done; 1.26 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.218 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.261 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.551 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.808 sec.
Execute   set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
Execute     create_platform xcu200-fsgd2104-2-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.114 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.154 sec.
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.194 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./Lab1/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Lab1/solution1/directives.tcl
Execute     set_directive_top -name image_diff_posterize image_diff_posterize 
INFO: [HLS 200-1510] Running: set_directive_top -name image_diff_posterize image_diff_posterize 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.16 seconds; current allocated memory: 93.133 MB.
INFO: [HLS 200-10] Analyzing design file 'image_diff_posterize.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling image_diff_posterize.c as C
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang image_diff_posterize.c -foptimization-record-file=C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e > C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.c.clang.out.log 2> C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.c.clang.err.log 
Command       ap_eval done; 0.71 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.7 seconds per iteration
Execute       set_directive_top image_diff_posterize -name=image_diff_posterize 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e > C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/clang.out.log 2> C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.526 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.199 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.11 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.pp.0.c.clang-tidy.loop-label.out.log 2> C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.pp.0.c.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.105 sec.
Command       clang_tidy done; 0.108 sec.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.pp.0.c.xilinx-dataflow-lawyer.diag.yml C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.pp.0.c.xilinx-dataflow-lawyer.out.log 2> C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (image_diff_posterize.c:44:9)
Execute       send_msg_by_id WARNING @200-471@%s%s 1 image_diff_posterize.c 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file image_diff_posterize.c
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e > C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.pp.0.c.clang.out.log 2> C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.pp.0.c.clang.err.log 
Command       ap_eval done; 0.668 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.701 seconds; current allocated memory: 94.414 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.g.bc -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 3.798 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.801 sec.
Execute       run_link_or_opt -opt -out C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=image_diff_posterize -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=image_diff_posterize -reflow-float-conversion -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.435 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.439 sec.
Execute       run_link_or_opt -out C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.12 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.122 sec.
Execute       run_link_or_opt -opt -out C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=image_diff_posterize 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=image_diff_posterize -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=image_diff_posterize -mllvm -hls-db-dir -mllvm C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e > C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 1.213 sec.
INFO: [HLS 214-188] Unrolling loop 'Col_Loop' (image_diff_posterize.c:76:15) in function 'image_diff_posterize' partially with a factor of 8 (image_diff_posterize.c:18:0)
INFO: [HLS 214-248] Applying array_partition to 'image_diff_posterize.rowC': Cyclic partitioning with factor 8 on dimension 1. (image_diff_posterize.c:28:0)
INFO: [HLS 214-248] Applying array_partition to 'image_diff_posterize.rowB': Cyclic partitioning with factor 8 on dimension 1. (image_diff_posterize.c:27:0)
INFO: [HLS 214-248] Applying array_partition to 'image_diff_posterize.rowA': Cyclic partitioning with factor 8 on dimension 1. (image_diff_posterize.c:26:0)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 8 in loop 'Read_Loop'(image_diff_posterize.c:47:13) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (image_diff_posterize.c:47:18)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 8 in loop 'Read_Loop'(image_diff_posterize.c:47:13) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (image_diff_posterize.c:47:18)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 8 in loop 'Write_Loop'(image_diff_posterize.c:92:25) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (image_diff_posterize.c:92:30)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.037 seconds; current allocated memory: 95.465 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 95.465 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top image_diff_posterize -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.0.bc -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.133 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 102.289 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.1.bc -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 103.844 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.g.1.bc to C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.o.1.bc -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-721] Changing loop 'Read_Loop' (image_diff_posterize.c:50)  to a process function for dataflow in function 'image_diff_posterize'.
INFO: [XFORM 203-721] Changing loop 'Col_Loop' (image_diff_posterize.c:40)  to a process function for dataflow in function 'image_diff_posterize'.
INFO: [XFORM 203-721] Changing loop 'Write_Loop' (image_diff_posterize.c:95)  to a process function for dataflow in function 'image_diff_posterize'.
INFO: [XFORM 203-721] Extract dataflow region from loop Row_Loop (image_diff_posterize.c:40)  of function 'image_diff_posterize'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Row_Loop' (image_diff_posterize.c:44:9), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'Read_Loop_proc'
	 'Col_Loop_proc'
	 'Write_Loop_proc'.
Command         transform done; 0.224 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (image_diff_posterize.c:77:9) to (image_diff_posterize.c:76:15) in function 'Col_Loop_proc'... converting 17 basic blocks.
Command         transform done; 0.101 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 126.969 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.o.2.bc -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'image_diff_posterize.rowC_0' (image_diff_posterize.c:86:36)
INFO: [HLS 200-472] Inferring partial write operation for 'image_diff_posterize.rowA_0' (image_diff_posterize.c:50:10)
INFO: [HLS 200-472] Inferring partial write operation for 'image_diff_posterize.rowB_0' (image_diff_posterize.c:51:26)
WARNING: [HLS 200-1449] Process dataflow_in_loop_Row_Loop has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command         transform done; 0.202 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 181.840 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.768 sec.
Command     elaborate done; 10.534 sec.
Execute     ap_eval exec zip -j C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.121 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'image_diff_posterize' ...
Execute       ap_set_top_model image_diff_posterize 
Execute       get_model_list image_diff_posterize -filter all-wo-channel -topdown 
Execute       preproc_iomode -model image_diff_posterize 
Execute       preproc_iomode -model dataflow_in_loop_Row_Loop 
Execute       preproc_iomode -model Write_Loop_proc 
Execute       preproc_iomode -model Write_Loop_proc_Pipeline_Write_Loop 
Execute       preproc_iomode -model Col_Loop_proc 
Execute       preproc_iomode -model Read_Loop_proc 
Execute       preproc_iomode -model Read_Loop_proc_Pipeline_Read_Loop 
Execute       preproc_iomode -model entry_proc 
Execute       get_model_list image_diff_posterize -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc Read_Loop_proc_Pipeline_Read_Loop Read_Loop_proc Col_Loop_proc Write_Loop_proc_Pipeline_Write_Loop Write_Loop_proc dataflow_in_loop_Row_Loop image_diff_posterize
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : Read_Loop_proc_Pipeline_Read_Loop ...
Execute       set_default_model Read_Loop_proc_Pipeline_Read_Loop 
Execute       apply_spec_resource_limit Read_Loop_proc_Pipeline_Read_Loop 
INFO-FLOW: Configuring Module : Read_Loop_proc ...
Execute       set_default_model Read_Loop_proc 
Execute       apply_spec_resource_limit Read_Loop_proc 
INFO-FLOW: Configuring Module : Col_Loop_proc ...
Execute       set_default_model Col_Loop_proc 
Execute       apply_spec_resource_limit Col_Loop_proc 
INFO-FLOW: Configuring Module : Write_Loop_proc_Pipeline_Write_Loop ...
Execute       set_default_model Write_Loop_proc_Pipeline_Write_Loop 
Execute       apply_spec_resource_limit Write_Loop_proc_Pipeline_Write_Loop 
INFO-FLOW: Configuring Module : Write_Loop_proc ...
Execute       set_default_model Write_Loop_proc 
Execute       apply_spec_resource_limit Write_Loop_proc 
INFO-FLOW: Configuring Module : dataflow_in_loop_Row_Loop ...
Execute       set_default_model dataflow_in_loop_Row_Loop 
Execute       apply_spec_resource_limit dataflow_in_loop_Row_Loop 
INFO-FLOW: Configuring Module : image_diff_posterize ...
Execute       set_default_model image_diff_posterize 
Execute       apply_spec_resource_limit image_diff_posterize 
INFO-FLOW: Model list for preprocess: entry_proc Read_Loop_proc_Pipeline_Read_Loop Read_Loop_proc Col_Loop_proc Write_Loop_proc_Pipeline_Write_Loop Write_Loop_proc dataflow_in_loop_Row_Loop image_diff_posterize
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: Read_Loop_proc_Pipeline_Read_Loop ...
Execute       set_default_model Read_Loop_proc_Pipeline_Read_Loop 
Execute       cdfg_preprocess -model Read_Loop_proc_Pipeline_Read_Loop 
Execute       rtl_gen_preprocess Read_Loop_proc_Pipeline_Read_Loop 
INFO-FLOW: Preprocessing Module: Read_Loop_proc ...
Execute       set_default_model Read_Loop_proc 
Execute       cdfg_preprocess -model Read_Loop_proc 
Execute       rtl_gen_preprocess Read_Loop_proc 
INFO-FLOW: Preprocessing Module: Col_Loop_proc ...
Execute       set_default_model Col_Loop_proc 
Execute       cdfg_preprocess -model Col_Loop_proc 
Execute       rtl_gen_preprocess Col_Loop_proc 
INFO-FLOW: Preprocessing Module: Write_Loop_proc_Pipeline_Write_Loop ...
Execute       set_default_model Write_Loop_proc_Pipeline_Write_Loop 
Execute       cdfg_preprocess -model Write_Loop_proc_Pipeline_Write_Loop 
Execute       rtl_gen_preprocess Write_Loop_proc_Pipeline_Write_Loop 
INFO-FLOW: Preprocessing Module: Write_Loop_proc ...
Execute       set_default_model Write_Loop_proc 
Execute       cdfg_preprocess -model Write_Loop_proc 
Execute       rtl_gen_preprocess Write_Loop_proc 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_Row_Loop ...
Execute       set_default_model dataflow_in_loop_Row_Loop 
Execute       cdfg_preprocess -model dataflow_in_loop_Row_Loop 
Execute       rtl_gen_preprocess dataflow_in_loop_Row_Loop 
INFO-FLOW: Preprocessing Module: image_diff_posterize ...
Execute       set_default_model image_diff_posterize 
Execute       cdfg_preprocess -model image_diff_posterize 
Execute       rtl_gen_preprocess image_diff_posterize 
INFO-FLOW: Model list for synthesis: entry_proc Read_Loop_proc_Pipeline_Read_Loop Read_Loop_proc Col_Loop_proc Write_Loop_proc_Pipeline_Write_Loop Write_Loop_proc dataflow_in_loop_Row_Loop image_diff_posterize
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 184.809 MB.
Execute       syn_report -verbosereport -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 185.941 MB.
Execute       syn_report -verbosereport -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Read_Loop_proc_Pipeline_Read_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Read_Loop_proc_Pipeline_Read_Loop 
Execute       schedule -model Read_Loop_proc_Pipeline_Read_Loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Read_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Read_Loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.293 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 187.750 MB.
Execute       syn_report -verbosereport -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Read_Loop_proc_Pipeline_Read_Loop.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Read_Loop_proc_Pipeline_Read_Loop.sched.adb -f 
INFO-FLOW: Finish scheduling Read_Loop_proc_Pipeline_Read_Loop.
Execute       set_default_model Read_Loop_proc_Pipeline_Read_Loop 
Execute       bind -model Read_Loop_proc_Pipeline_Read_Loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 187.988 MB.
Execute       syn_report -verbosereport -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Read_Loop_proc_Pipeline_Read_Loop.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Read_Loop_proc_Pipeline_Read_Loop.bind.adb -f 
INFO-FLOW: Finish binding Read_Loop_proc_Pipeline_Read_Loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Read_Loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Read_Loop_proc 
Execute       schedule -model Read_Loop_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 188.168 MB.
Execute       syn_report -verbosereport -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Read_Loop_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Read_Loop_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Read_Loop_proc.
Execute       set_default_model Read_Loop_proc 
Execute       bind -model Read_Loop_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 188.355 MB.
Execute       syn_report -verbosereport -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Read_Loop_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Read_Loop_proc.bind.adb -f 
INFO-FLOW: Finish binding Read_Loop_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Col_Loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Col_Loop_proc 
Execute       schedule -model Col_Loop_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Col_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Col_Loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.264 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 189.742 MB.
Execute       syn_report -verbosereport -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Col_Loop_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.174 sec.
Execute       db_write -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Col_Loop_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Col_Loop_proc.
Execute       set_default_model Col_Loop_proc 
Execute       bind -model Col_Loop_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.123 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 190.051 MB.
Execute       syn_report -verbosereport -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Col_Loop_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.343 sec.
Execute       db_write -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Col_Loop_proc.bind.adb -f 
INFO-FLOW: Finish binding Col_Loop_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Write_Loop_proc_Pipeline_Write_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Write_Loop_proc_Pipeline_Write_Loop 
Execute       schedule -model Write_Loop_proc_Pipeline_Write_Loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Write_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Write_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 190.383 MB.
Execute       syn_report -verbosereport -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Write_Loop_proc_Pipeline_Write_Loop.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Write_Loop_proc_Pipeline_Write_Loop.sched.adb -f 
INFO-FLOW: Finish scheduling Write_Loop_proc_Pipeline_Write_Loop.
Execute       set_default_model Write_Loop_proc_Pipeline_Write_Loop 
Execute       bind -model Write_Loop_proc_Pipeline_Write_Loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 190.551 MB.
Execute       syn_report -verbosereport -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Write_Loop_proc_Pipeline_Write_Loop.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Write_Loop_proc_Pipeline_Write_Loop.bind.adb -f 
INFO-FLOW: Finish binding Write_Loop_proc_Pipeline_Write_Loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Write_Loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Write_Loop_proc 
Execute       schedule -model Write_Loop_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 190.898 MB.
Execute       syn_report -verbosereport -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Write_Loop_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Write_Loop_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Write_Loop_proc.
Execute       set_default_model Write_Loop_proc 
Execute       bind -model Write_Loop_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 190.949 MB.
Execute       syn_report -verbosereport -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Write_Loop_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Write_Loop_proc.bind.adb -f 
INFO-FLOW: Finish binding Write_Loop_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Row_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop_Row_Loop 
Execute       schedule -model dataflow_in_loop_Row_Loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO tmp (from Read_Loop_proc_U0 to Write_Loop_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 191.082 MB.
Execute       syn_report -verbosereport -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/dataflow_in_loop_Row_Loop.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/dataflow_in_loop_Row_Loop.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_Row_Loop.
Execute       set_default_model dataflow_in_loop_Row_Loop 
Execute       bind -model dataflow_in_loop_Row_Loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.219 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 191.367 MB.
Execute       syn_report -verbosereport -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/dataflow_in_loop_Row_Loop.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.249 sec.
Execute       db_write -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/dataflow_in_loop_Row_Loop.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_Row_Loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_diff_posterize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model image_diff_posterize 
Execute       schedule -model image_diff_posterize 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 191.660 MB.
Execute       syn_report -verbosereport -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.sched.adb -f 
INFO-FLOW: Finish scheduling image_diff_posterize.
Execute       set_default_model image_diff_posterize 
Execute       bind -model image_diff_posterize 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.351 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.379 seconds; current allocated memory: 191.773 MB.
Execute       syn_report -verbosereport -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.438 sec.
Execute       db_write -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.bind.adb -f 
INFO-FLOW: Finish binding image_diff_posterize.
Execute       get_model_list image_diff_posterize -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess Read_Loop_proc_Pipeline_Read_Loop 
Execute       rtl_gen_preprocess Read_Loop_proc 
Execute       rtl_gen_preprocess Col_Loop_proc 
Execute       rtl_gen_preprocess Write_Loop_proc_Pipeline_Write_Loop 
Execute       rtl_gen_preprocess Write_Loop_proc 
Execute       rtl_gen_preprocess dataflow_in_loop_Row_Loop 
Execute       rtl_gen_preprocess image_diff_posterize 
INFO-FLOW: Model list for RTL generation: entry_proc Read_Loop_proc_Pipeline_Read_Loop Read_Loop_proc Col_Loop_proc Write_Loop_proc_Pipeline_Write_Loop Write_Loop_proc dataflow_in_loop_Row_Loop image_diff_posterize
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model entry_proc -top_prefix image_diff_posterize_ -sub_prefix image_diff_posterize_ -mg_file C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 193.043 MB.
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/syn/vhdl/image_diff_posterize_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/syn/verilog/image_diff_posterize_entry_proc 
Execute       syn_report -csynth -model entry_proc -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/syn/report/entry_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model entry_proc -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/syn/report/entry_proc_csynth.xml 
Execute       syn_report -verbosereport -model entry_proc -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/entry_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model entry_proc -f -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Read_Loop_proc_Pipeline_Read_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Read_Loop_proc_Pipeline_Read_Loop -top_prefix image_diff_posterize_ -sub_prefix image_diff_posterize_ -mg_file C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Read_Loop_proc_Pipeline_Read_Loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Read_Loop_proc_Pipeline_Read_Loop' pipeline 'Read_Loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Read_Loop_proc_Pipeline_Read_Loop/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Read_Loop_proc_Pipeline_Read_Loop/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Read_Loop_proc_Pipeline_Read_Loop/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Read_Loop_proc_Pipeline_Read_Loop/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Read_Loop_proc_Pipeline_Read_Loop/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Read_Loop_proc_Pipeline_Read_Loop/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Read_Loop_proc_Pipeline_Read_Loop/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Read_Loop_proc_Pipeline_Read_Loop/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Read_Loop_proc_Pipeline_Read_Loop/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Read_Loop_proc_Pipeline_Read_Loop/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Read_Loop_proc_Pipeline_Read_Loop/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Read_Loop_proc_Pipeline_Read_Loop/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Read_Loop_proc_Pipeline_Read_Loop/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Read_Loop_proc_Pipeline_Read_Loop/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Read_Loop_proc_Pipeline_Read_Loop/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Read_Loop_proc_Pipeline_Read_Loop/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Read_Loop_proc_Pipeline_Read_Loop/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Read_Loop_proc_Pipeline_Read_Loop/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Read_Loop_proc_Pipeline_Read_Loop/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Read_Loop_proc_Pipeline_Read_Loop/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Read_Loop_proc_Pipeline_Read_Loop/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Read_Loop_proc_Pipeline_Read_Loop/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Read_Loop_proc_Pipeline_Read_Loop/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Read_Loop_proc_Pipeline_Read_Loop/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Read_Loop_proc_Pipeline_Read_Loop'.
Command       create_rtl_model done; 0.645 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.727 seconds; current allocated memory: 195.141 MB.
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.rtl_wrap.cfg.tcl 
Execute       gen_rtl Read_Loop_proc_Pipeline_Read_Loop -style xilinx -f -lang vhdl -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/syn/vhdl/image_diff_posterize_Read_Loop_proc_Pipeline_Read_Loop 
Execute       gen_rtl Read_Loop_proc_Pipeline_Read_Loop -style xilinx -f -lang vlog -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/syn/verilog/image_diff_posterize_Read_Loop_proc_Pipeline_Read_Loop 
Execute       syn_report -csynth -model Read_Loop_proc_Pipeline_Read_Loop -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/syn/report/Read_Loop_proc_Pipeline_Read_Loop_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model Read_Loop_proc_Pipeline_Read_Loop -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/syn/report/Read_Loop_proc_Pipeline_Read_Loop_csynth.xml 
Execute       syn_report -verbosereport -model Read_Loop_proc_Pipeline_Read_Loop -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Read_Loop_proc_Pipeline_Read_Loop.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.142 sec.
Execute       db_write -model Read_Loop_proc_Pipeline_Read_Loop -f -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Read_Loop_proc_Pipeline_Read_Loop.adb 
Execute       db_write -model Read_Loop_proc_Pipeline_Read_Loop -bindview -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Read_Loop_proc_Pipeline_Read_Loop -p C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Read_Loop_proc_Pipeline_Read_Loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Read_Loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Read_Loop_proc -top_prefix image_diff_posterize_ -sub_prefix image_diff_posterize_ -mg_file C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Read_Loop_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Read_Loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 197.922 MB.
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.rtl_wrap.cfg.tcl 
Execute       gen_rtl Read_Loop_proc -style xilinx -f -lang vhdl -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/syn/vhdl/image_diff_posterize_Read_Loop_proc 
Execute       gen_rtl Read_Loop_proc -style xilinx -f -lang vlog -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/syn/verilog/image_diff_posterize_Read_Loop_proc 
Execute       syn_report -csynth -model Read_Loop_proc -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/syn/report/Read_Loop_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model Read_Loop_proc -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/syn/report/Read_Loop_proc_csynth.xml 
Execute       syn_report -verbosereport -model Read_Loop_proc -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Read_Loop_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model Read_Loop_proc -f -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Read_Loop_proc.adb 
Execute       db_write -model Read_Loop_proc -bindview -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Read_Loop_proc -p C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Read_Loop_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Col_Loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Col_Loop_proc -top_prefix image_diff_posterize_ -sub_prefix image_diff_posterize_ -mg_file C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Col_Loop_proc.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Col_Loop_proc' pipeline 'Col_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Col_Loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 200.039 MB.
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.rtl_wrap.cfg.tcl 
Execute       gen_rtl Col_Loop_proc -style xilinx -f -lang vhdl -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/syn/vhdl/image_diff_posterize_Col_Loop_proc 
Execute       gen_rtl Col_Loop_proc -style xilinx -f -lang vlog -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/syn/verilog/image_diff_posterize_Col_Loop_proc 
Execute       syn_report -csynth -model Col_Loop_proc -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/syn/report/Col_Loop_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.159 sec.
Execute       syn_report -rtlxml -model Col_Loop_proc -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/syn/report/Col_Loop_proc_csynth.xml 
Execute       syn_report -verbosereport -model Col_Loop_proc -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Col_Loop_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.467 sec.
Execute       db_write -model Col_Loop_proc -f -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Col_Loop_proc.adb 
Command       db_write done; 0.131 sec.
Execute       db_write -model Col_Loop_proc -bindview -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Col_Loop_proc -p C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Col_Loop_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Write_Loop_proc_Pipeline_Write_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Write_Loop_proc_Pipeline_Write_Loop -top_prefix image_diff_posterize_ -sub_prefix image_diff_posterize_ -mg_file C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Write_Loop_proc_Pipeline_Write_Loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Write_Loop_proc_Pipeline_Write_Loop' pipeline 'Write_Loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Loop_proc_Pipeline_Write_Loop/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Loop_proc_Pipeline_Write_Loop/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Loop_proc_Pipeline_Write_Loop/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Loop_proc_Pipeline_Write_Loop/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Loop_proc_Pipeline_Write_Loop/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Loop_proc_Pipeline_Write_Loop/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Loop_proc_Pipeline_Write_Loop/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Loop_proc_Pipeline_Write_Loop/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Loop_proc_Pipeline_Write_Loop/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Loop_proc_Pipeline_Write_Loop/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Loop_proc_Pipeline_Write_Loop/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Loop_proc_Pipeline_Write_Loop/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Write_Loop_proc_Pipeline_Write_Loop/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_83_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Write_Loop_proc_Pipeline_Write_Loop'.
Command       create_rtl_model done; 0.182 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.373 seconds; current allocated memory: 203.250 MB.
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.rtl_wrap.cfg.tcl 
Execute       gen_rtl Write_Loop_proc_Pipeline_Write_Loop -style xilinx -f -lang vhdl -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/syn/vhdl/image_diff_posterize_Write_Loop_proc_Pipeline_Write_Loop 
Execute       gen_rtl Write_Loop_proc_Pipeline_Write_Loop -style xilinx -f -lang vlog -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/syn/verilog/image_diff_posterize_Write_Loop_proc_Pipeline_Write_Loop 
Execute       syn_report -csynth -model Write_Loop_proc_Pipeline_Write_Loop -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/syn/report/Write_Loop_proc_Pipeline_Write_Loop_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model Write_Loop_proc_Pipeline_Write_Loop -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/syn/report/Write_Loop_proc_Pipeline_Write_Loop_csynth.xml 
Execute       syn_report -verbosereport -model Write_Loop_proc_Pipeline_Write_Loop -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Write_Loop_proc_Pipeline_Write_Loop.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.147 sec.
Execute       db_write -model Write_Loop_proc_Pipeline_Write_Loop -f -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Write_Loop_proc_Pipeline_Write_Loop.adb 
Execute       db_write -model Write_Loop_proc_Pipeline_Write_Loop -bindview -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Write_Loop_proc_Pipeline_Write_Loop -p C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Write_Loop_proc_Pipeline_Write_Loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Write_Loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Write_Loop_proc -top_prefix image_diff_posterize_ -sub_prefix image_diff_posterize_ -mg_file C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Write_Loop_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Write_Loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 204.352 MB.
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.rtl_wrap.cfg.tcl 
Execute       gen_rtl Write_Loop_proc -style xilinx -f -lang vhdl -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/syn/vhdl/image_diff_posterize_Write_Loop_proc 
Execute       gen_rtl Write_Loop_proc -style xilinx -f -lang vlog -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/syn/verilog/image_diff_posterize_Write_Loop_proc 
Execute       syn_report -csynth -model Write_Loop_proc -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/syn/report/Write_Loop_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model Write_Loop_proc -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/syn/report/Write_Loop_proc_csynth.xml 
Execute       syn_report -verbosereport -model Write_Loop_proc -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Write_Loop_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model Write_Loop_proc -f -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Write_Loop_proc.adb 
Execute       db_write -model Write_Loop_proc -bindview -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Write_Loop_proc -p C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Write_Loop_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Row_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dataflow_in_loop_Row_Loop -top_prefix image_diff_posterize_ -sub_prefix image_diff_posterize_ -mg_file C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/dataflow_in_loop_Row_Loop.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Row_Loop/m_axi_gmem2_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Row_Loop'.
INFO: [HLS 200-741] Implementing PIPO image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'C_c_U(image_diff_posterize_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_U(image_diff_posterize_fifo_w8_d3_S)' using Shift Registers.
Command       create_rtl_model done; 2.195 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.358 seconds; current allocated memory: 209.977 MB.
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop_Row_Loop -style xilinx -f -lang vhdl -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/syn/vhdl/image_diff_posterize_dataflow_in_loop_Row_Loop 
Execute       gen_rtl dataflow_in_loop_Row_Loop -style xilinx -f -lang vlog -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/syn/verilog/image_diff_posterize_dataflow_in_loop_Row_Loop 
Execute       syn_report -csynth -model dataflow_in_loop_Row_Loop -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/syn/report/dataflow_in_loop_Row_Loop_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.906 sec.
Execute       syn_report -rtlxml -model dataflow_in_loop_Row_Loop -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/syn/report/dataflow_in_loop_Row_Loop_csynth.xml 
Command       syn_report done; 0.405 sec.
Execute       syn_report -verbosereport -model dataflow_in_loop_Row_Loop -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/dataflow_in_loop_Row_Loop.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.551 sec.
Execute       db_write -model dataflow_in_loop_Row_Loop -f -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/dataflow_in_loop_Row_Loop.adb 
Command       db_write done; 0.349 sec.
Execute       db_write -model dataflow_in_loop_Row_Loop -bindview -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dataflow_in_loop_Row_Loop -p C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/dataflow_in_loop_Row_Loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_diff_posterize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model image_diff_posterize -top_prefix  -sub_prefix image_diff_posterize_ -mg_file C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_diff_posterize/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_diff_posterize/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_diff_posterize/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_diff_posterize/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_diff_posterize/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_diff_posterize/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_diff_posterize' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'C' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_diff_posterize'.
Command       create_rtl_model done; 0.226 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.745 seconds; current allocated memory: 212.742 MB.
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.rtl_wrap.cfg.tcl 
Execute       gen_rtl image_diff_posterize -istop -style xilinx -f -lang vhdl -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/syn/vhdl/image_diff_posterize 
Execute       gen_rtl image_diff_posterize -istop -style xilinx -f -lang vlog -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/syn/verilog/image_diff_posterize 
Execute       syn_report -csynth -model image_diff_posterize -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/syn/report/image_diff_posterize_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model image_diff_posterize -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/syn/report/image_diff_posterize_csynth.xml 
Execute       syn_report -verbosereport -model image_diff_posterize -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.453 sec.
Execute       db_write -model image_diff_posterize -f -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.adb 
Execute       db_write -model image_diff_posterize -bindview -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info image_diff_posterize -p C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize 
Execute       export_constraint_db -f -tool general -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.constraint.tcl 
Execute       syn_report -designview -model image_diff_posterize -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.design.xml 
Command       syn_report done; 0.795 sec.
Execute       syn_report -csynthDesign -model image_diff_posterize -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model image_diff_posterize -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model image_diff_posterize -o C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.protoinst 
Execute       sc_get_clocks image_diff_posterize 
Execute       sc_get_portdomain image_diff_posterize 
INFO-FLOW: Model list for RTL component generation: entry_proc Read_Loop_proc_Pipeline_Read_Loop Read_Loop_proc Col_Loop_proc Write_Loop_proc_Pipeline_Write_Loop Write_Loop_proc dataflow_in_loop_Row_Loop image_diff_posterize
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [Read_Loop_proc_Pipeline_Read_Loop] ... 
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Read_Loop_proc_Pipeline_Read_Loop.compgen.tcl 
INFO-FLOW: Found component image_diff_posterize_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model image_diff_posterize_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Read_Loop_proc] ... 
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Read_Loop_proc.compgen.tcl 
INFO-FLOW: Handling components in module [Col_Loop_proc] ... 
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Col_Loop_proc.compgen.tcl 
INFO-FLOW: Found component image_diff_posterize_flow_control_loop_pipe.
INFO-FLOW: Append model image_diff_posterize_flow_control_loop_pipe
INFO-FLOW: Handling components in module [Write_Loop_proc_Pipeline_Write_Loop] ... 
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Write_Loop_proc_Pipeline_Write_Loop.compgen.tcl 
INFO-FLOW: Found component image_diff_posterize_mux_83_8_1_1.
INFO-FLOW: Append model image_diff_posterize_mux_83_8_1_1
INFO-FLOW: Found component image_diff_posterize_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model image_diff_posterize_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Write_Loop_proc] ... 
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Write_Loop_proc.compgen.tcl 
INFO-FLOW: Handling components in module [dataflow_in_loop_Row_Loop] ... 
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/dataflow_in_loop_Row_Loop.compgen.tcl 
INFO-FLOW: Found component image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W_memcore.
INFO-FLOW: Append model image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W_memcore
INFO-FLOW: Found component image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W
INFO-FLOW: Found component image_diff_posterize_fifo_w64_d4_S.
INFO-FLOW: Append model image_diff_posterize_fifo_w64_d4_S
INFO-FLOW: Found component image_diff_posterize_fifo_w8_d3_S.
INFO-FLOW: Append model image_diff_posterize_fifo_w8_d3_S
INFO-FLOW: Handling components in module [image_diff_posterize] ... 
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.compgen.tcl 
INFO-FLOW: Found component image_diff_posterize_gmem0_m_axi.
INFO-FLOW: Append model image_diff_posterize_gmem0_m_axi
INFO-FLOW: Found component image_diff_posterize_gmem1_m_axi.
INFO-FLOW: Append model image_diff_posterize_gmem1_m_axi
INFO-FLOW: Found component image_diff_posterize_gmem2_m_axi.
INFO-FLOW: Append model image_diff_posterize_gmem2_m_axi
INFO-FLOW: Found component image_diff_posterize_control_s_axi.
INFO-FLOW: Append model image_diff_posterize_control_s_axi
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model Read_Loop_proc_Pipeline_Read_Loop
INFO-FLOW: Append model Read_Loop_proc
INFO-FLOW: Append model Col_Loop_proc
INFO-FLOW: Append model Write_Loop_proc_Pipeline_Write_Loop
INFO-FLOW: Append model Write_Loop_proc
INFO-FLOW: Append model dataflow_in_loop_Row_Loop
INFO-FLOW: Append model image_diff_posterize
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: image_diff_posterize_flow_control_loop_pipe_sequential_init image_diff_posterize_flow_control_loop_pipe image_diff_posterize_mux_83_8_1_1 image_diff_posterize_flow_control_loop_pipe_sequential_init image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W_memcore image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W image_diff_posterize_fifo_w64_d4_S image_diff_posterize_fifo_w8_d3_S image_diff_posterize_gmem0_m_axi image_diff_posterize_gmem1_m_axi image_diff_posterize_gmem2_m_axi image_diff_posterize_control_s_axi entry_proc Read_Loop_proc_Pipeline_Read_Loop Read_Loop_proc Col_Loop_proc Write_Loop_proc_Pipeline_Write_Loop Write_Loop_proc dataflow_in_loop_Row_Loop image_diff_posterize
INFO-FLOW: Generating C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model image_diff_posterize_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model image_diff_posterize_flow_control_loop_pipe
INFO-FLOW: To file: write model image_diff_posterize_mux_83_8_1_1
INFO-FLOW: To file: write model image_diff_posterize_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W_memcore
INFO-FLOW: To file: write model image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model image_diff_posterize_fifo_w64_d4_S
INFO-FLOW: To file: write model image_diff_posterize_fifo_w8_d3_S
INFO-FLOW: To file: write model image_diff_posterize_gmem0_m_axi
INFO-FLOW: To file: write model image_diff_posterize_gmem1_m_axi
INFO-FLOW: To file: write model image_diff_posterize_gmem2_m_axi
INFO-FLOW: To file: write model image_diff_posterize_control_s_axi
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model Read_Loop_proc_Pipeline_Read_Loop
INFO-FLOW: To file: write model Read_Loop_proc
INFO-FLOW: To file: write model Col_Loop_proc
INFO-FLOW: To file: write model Write_Loop_proc_Pipeline_Write_Loop
INFO-FLOW: To file: write model Write_Loop_proc
INFO-FLOW: To file: write model dataflow_in_loop_Row_Loop
INFO-FLOW: To file: write model image_diff_posterize
INFO-FLOW: Generating C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.132 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.186 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/vlog' tclDir='C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db' modelList='image_diff_posterize_flow_control_loop_pipe_sequential_init
image_diff_posterize_flow_control_loop_pipe
image_diff_posterize_mux_83_8_1_1
image_diff_posterize_flow_control_loop_pipe_sequential_init
image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W_memcore
image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W
image_diff_posterize_fifo_w64_d4_S
image_diff_posterize_fifo_w8_d3_S
image_diff_posterize_gmem0_m_axi
image_diff_posterize_gmem1_m_axi
image_diff_posterize_gmem2_m_axi
image_diff_posterize_control_s_axi
entry_proc
Read_Loop_proc_Pipeline_Read_Loop
Read_Loop_proc
Col_Loop_proc
Write_Loop_proc_Pipeline_Write_Loop
Write_Loop_proc
dataflow_in_loop_Row_Loop
image_diff_posterize
' expOnly='0'
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/entry_proc.compgen.tcl 
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Read_Loop_proc_Pipeline_Read_Loop.compgen.tcl 
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Read_Loop_proc.compgen.tcl 
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Col_Loop_proc.compgen.tcl 
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Write_Loop_proc_Pipeline_Write_Loop.compgen.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Write_Loop_proc.compgen.tcl 
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/dataflow_in_loop_Row_Loop.compgen.tcl 
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.15 seconds; current allocated memory: 217.609 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='image_diff_posterize_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name image_diff_posterize
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='image_diff_posterize_flow_control_loop_pipe_sequential_init
image_diff_posterize_flow_control_loop_pipe
image_diff_posterize_mux_83_8_1_1
image_diff_posterize_flow_control_loop_pipe_sequential_init
image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W_memcore
image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W
image_diff_posterize_fifo_w64_d4_S
image_diff_posterize_fifo_w8_d3_S
image_diff_posterize_gmem0_m_axi
image_diff_posterize_gmem1_m_axi
image_diff_posterize_gmem2_m_axi
image_diff_posterize_control_s_axi
entry_proc
Read_Loop_proc_Pipeline_Read_Loop
Read_Loop_proc
Col_Loop_proc
Write_Loop_proc_Pipeline_Write_Loop
Write_Loop_proc
dataflow_in_loop_Row_Loop
image_diff_posterize
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.tbgen.tcl 
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.compgen.dataonly.tcl 
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.compgen.dataonly.tcl 
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.compgen.dataonly.tcl 
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Read_Loop_proc_Pipeline_Read_Loop.tbgen.tcl 
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Read_Loop_proc.tbgen.tcl 
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Col_Loop_proc.tbgen.tcl 
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Write_Loop_proc_Pipeline_Write_Loop.tbgen.tcl 
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/Write_Loop_proc.tbgen.tcl 
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/dataflow_in_loop_Row_Loop.tbgen.tcl 
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.tbgen.tcl 
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/image_diff_posterize.constraint.tcl 
Execute       sc_get_clocks image_diff_posterize 
Execute       source C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE image_diff_posterize LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} MODULE image_diff_posterize LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} MODULE image_diff_posterize LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} MODULE image_diff_posterize LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST image_diff_posterize MODULE2INSTS {image_diff_posterize image_diff_posterize dataflow_in_loop_Row_Loop dataflow_in_loop_Row_Loop_U0 entry_proc entry_proc_U0 Read_Loop_proc Read_Loop_proc_U0 Read_Loop_proc_Pipeline_Read_Loop grp_Read_Loop_proc_Pipeline_Read_Loop_fu_106 Col_Loop_proc Col_Loop_proc_U0 Write_Loop_proc Write_Loop_proc_U0 Write_Loop_proc_Pipeline_Write_Loop grp_Write_Loop_proc_Pipeline_Write_Loop_fu_82} INST2MODULE {image_diff_posterize image_diff_posterize dataflow_in_loop_Row_Loop_U0 dataflow_in_loop_Row_Loop entry_proc_U0 entry_proc Read_Loop_proc_U0 Read_Loop_proc grp_Read_Loop_proc_Pipeline_Read_Loop_fu_106 Read_Loop_proc_Pipeline_Read_Loop Col_Loop_proc_U0 Col_Loop_proc Write_Loop_proc_U0 Write_Loop_proc grp_Write_Loop_proc_Pipeline_Write_Loop_fu_82 Write_Loop_proc_Pipeline_Write_Loop} INSTDATA {image_diff_posterize {DEPTH 1 CHILDREN dataflow_in_loop_Row_Loop_U0} dataflow_in_loop_Row_Loop_U0 {DEPTH 2 CHILDREN {entry_proc_U0 Read_Loop_proc_U0 Col_Loop_proc_U0 Write_Loop_proc_U0}} entry_proc_U0 {DEPTH 3 CHILDREN {}} Read_Loop_proc_U0 {DEPTH 3 CHILDREN grp_Read_Loop_proc_Pipeline_Read_Loop_fu_106} grp_Read_Loop_proc_Pipeline_Read_Loop_fu_106 {DEPTH 4 CHILDREN {}} Col_Loop_proc_U0 {DEPTH 3 CHILDREN {}} Write_Loop_proc_U0 {DEPTH 3 CHILDREN grp_Write_Loop_proc_Pipeline_Write_Loop_fu_82} grp_Write_Loop_proc_Pipeline_Write_Loop_fu_82 {DEPTH 4 CHILDREN {}}} MODULEDATA {Read_Loop_proc_Pipeline_Read_Loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_362_p2 SOURCE image_diff_posterize.c:47 VARIABLE add_ln47 LOOP Read_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Read_Loop_proc {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_160_p2 SOURCE image_diff_posterize.c:41 VARIABLE add_ln41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_1_fu_166_p2 SOURCE image_diff_posterize.c:41 VARIABLE add_ln41_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Col_Loop_proc {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_temp_fu_475_p2 SOURCE image_diff_posterize.c:81 VARIABLE diff_temp LOOP Col_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln84_fu_493_p2 SOURCE image_diff_posterize.c:84 VARIABLE sub_ln84 LOOP Col_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_temp_1_fu_554_p2 SOURCE image_diff_posterize.c:81 VARIABLE diff_temp_1 LOOP Col_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln84_1_fu_572_p2 SOURCE image_diff_posterize.c:84 VARIABLE sub_ln84_1 LOOP Col_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_temp_2_fu_633_p2 SOURCE image_diff_posterize.c:81 VARIABLE diff_temp_2 LOOP Col_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln84_2_fu_651_p2 SOURCE image_diff_posterize.c:84 VARIABLE sub_ln84_2 LOOP Col_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_temp_3_fu_712_p2 SOURCE image_diff_posterize.c:81 VARIABLE diff_temp_3 LOOP Col_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln84_3_fu_730_p2 SOURCE image_diff_posterize.c:84 VARIABLE sub_ln84_3 LOOP Col_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_temp_4_fu_791_p2 SOURCE image_diff_posterize.c:81 VARIABLE diff_temp_4 LOOP Col_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln84_4_fu_809_p2 SOURCE image_diff_posterize.c:84 VARIABLE sub_ln84_4 LOOP Col_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_temp_5_fu_870_p2 SOURCE image_diff_posterize.c:81 VARIABLE diff_temp_5 LOOP Col_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln84_5_fu_888_p2 SOURCE image_diff_posterize.c:84 VARIABLE sub_ln84_5 LOOP Col_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_temp_6_fu_949_p2 SOURCE image_diff_posterize.c:81 VARIABLE diff_temp_6 LOOP Col_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln84_6_fu_967_p2 SOURCE image_diff_posterize.c:84 VARIABLE sub_ln84_6 LOOP Col_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_temp_7_fu_1028_p2 SOURCE image_diff_posterize.c:81 VARIABLE diff_temp_7 LOOP Col_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln84_7_fu_1046_p2 SOURCE image_diff_posterize.c:84 VARIABLE sub_ln84_7 LOOP Col_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_456_p2 SOURCE image_diff_posterize.c:76 VARIABLE add_ln76 LOOP Col_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Write_Loop_proc_Pipeline_Write_Loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_fu_212_p2 SOURCE image_diff_posterize.c:92 VARIABLE add_ln92 LOOP Write_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Write_Loop_proc {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_117_p2 SOURCE image_diff_posterize.c:41 VARIABLE add_ln41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dataflow_in_loop_Row_Loop {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_c_U SOURCE {} VARIABLE C_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME tmp_U SOURCE {} VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 0 BRAM 0 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} image_diff_posterize {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.713 seconds; current allocated memory: 227.168 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_diff_posterize.
INFO: [VLOG 209-307] Generating Verilog RTL for image_diff_posterize.
Execute       syn_report -model image_diff_posterize -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 16.453 sec.
Command   csynth_design done; 27.125 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12 seconds. CPU system time: 2 seconds. Elapsed time: 27.125 seconds; current allocated memory: 134.418 MB.
Command ap_source done; 39.33 sec.
Execute cleanup_all 
