library ieee;
use ieee.std_logic_1164.all;


entity IFU_tb is
end IFU_tb;

architecture behavioral of IFU_tb is
  component IFU is
    generic (mem_file: string);
      port(
    clk	 : in std_logic;
    rst	 : in std_logic;
    immed : in std_logic_vector(15 downto 0);
    branch: in std_logic_vector(2 downto 0);
    jump	 : in std_logic;
    zero  : in std_logic;
    nz	 : in std_logic;  --not zero
    gt	 : in std_logic;  --greater than
    inst	 : out std_logic_vector(31 downto 0)
      );
  end component;

signal clk: std_logic;
signal rst: std_logic;
signal immed : std_logic_vector(15 downto 0);
signal branch : std_logic_vector(2 downto 0);
signal jump: std_logic;
signal zero: std_logic;
signal nz : std_logic;  --not zero
signal gt : std_logic;  --greater than
signal inst: std_logic_vector(31 downto 0);

begin
 test_comp : IFU
    generic map("bills_branch.dat")
    port map (
      clk,
      rst,
      immed,
      branch,
      jump,
      zero,
      nz,
      gt,
      inst
    );
  testbench : process
  begin
-- reset PC
    branch<="000";
    jump<='0';
    zero<='0';
    clk<='1';
    rst<='1';
    wait for 10 ns;
    clk<='0';
    wait for 10 ns;

    rst<='0';
    clk<='1';
    wait for 10 ns;
    clk<='0';
    wait for 10 ns;

    clk<='1';
    branch<='1';
    zero<='1';
    jump<='1';
    wait for 10 ns;
    clk<='0';
    wait;
  end process;
end behavioral;