INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/Mux_PCSrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_PCSrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/Mux_signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/Mux_RegDst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_RegDst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/Mux_ALUSrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_ALUSrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/ALU_mem_to_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_ALU_memory_to_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/addr_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/SCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sim_1/new/SCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
