#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Nov 24 15:57:21 2021
# Process ID: 1156
# Current directory: C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_5_ParameterizedMultiplier
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12116 C:\Users\adgbir\OneDrive - TalTech\IAS0600_VHDL\project_5_ParameterizedMultiplier\project_5_ParameterizedMultiplier.xpr
# Log file: C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_5_ParameterizedMultiplier/vivado.log
# Journal file: C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_5_ParameterizedMultiplier\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_5_ParameterizedMultiplier/project_5_ParameterizedMultiplier.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_5_ParameterizedMultiplier'
INFO: [Project 1-313] Project file moved from 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_5_ParameterizedMultiplier' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_5_ParameterizedMultiplier/project_5_ParameterizedMultiplier.srcs/sources_1/new/Subtractor.vhd', nor could it be found using path 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_5_ParameterizedMultiplier/project_5_ParameterizedMultiplier.srcs/sources_1/new/Subtractor.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_5_ParameterizedMultiplier/project_5_ParameterizedMultiplier.srcs/sources_1/new/PFA_Source.vhd', nor could it be found using path 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_5_ParameterizedMultiplier/project_5_ParameterizedMultiplier.srcs/sources_1/new/PFA_Source.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_5_ParameterizedMultiplier/project_5_ParameterizedMultiplier.srcs/sim_1/new/Multiplier_tb.vhd', nor could it be found using path 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_5_ParameterizedMultiplier/project_5_ParameterizedMultiplier.srcs/sim_1/new/Multiplier_tb.vhd'.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-192] Failed to load run synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2021) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2021) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirModelSim has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirQuesta has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirIES has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirXcelium has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirVCS has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirRiviera has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirActiveHdl has no valid value
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionXsim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionModelSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionQuesta
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionIES
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionXcelium
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionVCS
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionRiviera
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionActiveHdl
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionXsim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionModelSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionQuesta
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionIES
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionXcelium
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionVCS
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionRiviera
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionActiveHdl
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_5_ParameterizedMultiplier/project_5_ParameterizedMultiplier.gen/sources_1', nor could it be found using path 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_5_ParameterizedMultiplier/project_5_ParameterizedMultiplier.gen/sources_1'.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name ClassicSocBoot
WARNING: [Project 1-231] Project 'project_5_ParameterizedMultiplier.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1037.082 ; gain = 0.000
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
save_project_as project_6_ParamMultiplier {C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier} -force
save_project_as: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1037.082 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/sim_1/new/Multiplier_tb.vhd} w ]
add_files -fileset sim_1 {{C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/sim_1/new/Multiplier_tb.vhd}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Multiplier_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/sources_1/imports/new/Bin_2_7_SegDecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Bin_2_7_SegDecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/sources_1/new/CLA_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CLA_Adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/sources_1/imports/Lab 2 Source files/HA_source.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'HA_source'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/sources_1/imports/new/FA_Source.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FA_Source'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/sources_1/new/RCA_Source.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RCA_Source'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/sources_1/imports/new/SecondStep.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SecondStep'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/sources_1/new/Multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplier'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/sim_1/new/Multiplier_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplier_tb'
WARNING: [VRFC 10-3711] signal 'n' is used in subtype-indication/type-definition [C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/sim_1/new/Multiplier_tb.vhd:42]
WARNING: [VRFC 10-3711] signal 'n' is used in subtype-indication/type-definition [C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/sim_1/new/Multiplier_tb.vhd:43]
WARNING: [VRFC 10-3092] actual expression for generic 'msb_1' cannot reference a signal [C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/sim_1/new/Multiplier_tb.vhd:51]
WARNING: [VRFC 10-3092] actual expression for generic 'msb_1' cannot reference a signal [C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/sim_1/new/Multiplier_tb.vhd:52]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.sim/sim_1/behav/xsim'
"xelab -wto 4b7031e6b965493383d1351096b47398 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Multiplier_tb_behav xil_defaultlib.Multiplier_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4b7031e6b965493383d1351096b47398 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Multiplier_tb_behav xil_defaultlib.Multiplier_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'n' [C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/sim_1/new/Multiplier_tb.vhd:42]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'n' [C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/sim_1/new/Multiplier_tb.vhd:43]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'n' [C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/sim_1/new/Multiplier_tb.vhd:44]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'n' [C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/sim_1/new/Multiplier_tb.vhd:51]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'n' [C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/sim_1/new/Multiplier_tb.vhd:51]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'n' [C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/sim_1/new/Multiplier_tb.vhd:52]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'n' [C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/sim_1/new/Multiplier_tb.vhd:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture dataflow of entity xil_defaultlib.HA_source [ha_source_default]
Compiling architecture structural of entity xil_defaultlib.FA_Source [fa_source_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_Source [rca_source_default]
Compiling architecture behavioral of entity xil_defaultlib.Bin_2_7_SegDecoder [bin_2_7_segdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SecondStep [secondstep_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier [\Multiplier(msb_1=4,adder_type="...]
Compiling architecture behavioral of entity xil_defaultlib.CLA_Adder [\CLA_Adder(width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier [\Multiplier(msb_1=4,adder_type="...]
Compiling architecture behavioral of entity xil_defaultlib.multiplier_tb
Built simulation snapshot Multiplier_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 1037.082 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Multiplier_tb_behav -key {Behavioral:sim_1:Functional:Multiplier_tb} -tclbatch {Multiplier_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source Multiplier_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Multiplier_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 1037.082 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:54 . Memory (MB): peak = 1037.082 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1037.082 ; gain = 0.000
create_run synth_2 -constrset constrs_2 -flow {Vivado Synthesis 2020}
Run is defaulting to srcset: sources_1
Run is defaulting to part: xc7a100tcsg324-1
create_run impl_2 -parent_run synth_2 -flow {Vivado Implementation 2020}
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: constrs_2
Run is defaulting to parent run part: xc7a100tcsg324-1
launch_runs impl_2 -jobs 4
[Wed Nov 24 16:22:11 2021] Launched synth_2...
Run output will be captured here: C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.runs/synth_2/runme.log
[Wed Nov 24 16:22:11 2021] Launched impl_2...
Run output will be captured here: C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1037.082 ; gain = 0.000
launch_runs synth_1 -jobs 4
[Wed Nov 24 16:23:35 2021] Launched synth_1...
Run output will be captured here: C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.runs/synth_1/runme.log
create_fileset -constrset constrs_3
add_files -fileset constrs_3 -norecurse {{P:/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/constrs_2/imports/Lab 2 Source files/Nexys4DDR_Master.xdc}}
import_files -fileset constrs_3 {{P:/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/constrs_2/imports/Lab 2 Source files/Nexys4DDR_Master.xdc}}
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Nov 24 16:32:47 2021] Launched synth_1...
Run output will be captured here: C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Nov 24 16:39:00 2021] Launched synth_1...
Run output will be captured here: C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Nov 24 16:42:33 2021] Launched synth_1...
Run output will be captured here: C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 24 16:43:51 2021...
