v {xschem version=3.4.8RC file_version=1.3}
G {}
K {}
V {}
S {}
F {}
E {}
N 270 -670 300 -670 {lab=start}
N 270 -630 300 -630 {lab=out_p}
N 270 -590 300 -590 {lab=out_n}
N 270 -550 300 -550 {lab=comp_done}
N 0 -580 30 -580 {lab=VDD}
N 0 -540 30 -540 {lab=VSS}
N 510 -780 540 -780 {lab=sample_en}
N 510 -750 540 -750 {lab=rst_latch}
N 510 -720 540 -720 {lab=done}
C {title.sym} -1240 520 0 0 {name=l1 author="Berkah Saluyu"}
C {ipin.sym} 270 -670 0 0 {name=p1 lab=start}
C {ipin.sym} 270 -630 0 0 {name=p2 lab=out_p}
C {ipin.sym} 270 -590 0 0 {name=p3 lab=out_n}
C {ipin.sym} 270 -550 0 0 {name=p4 lab=comp_done}
C {lab_wire.sym} 300 -670 2 0 {name=l_p1 lab=start}
C {lab_wire.sym} 300 -630 2 0 {name=l_p2 lab=out_p}
C {lab_wire.sym} 300 -590 2 0 {name=l_p3 lab=out_n}
C {lab_wire.sym} 300 -550 2 0 {name=l_p4 lab=comp_done}
C {iopin.sym} 0 -580 3 0 {name=p6 lab=vdd}
C {iopin.sym} 0 -540 1 0 {name=p7 lab=vss}
C {lab_wire.sym} 30 -580 2 0 {name=l_p6 lab=vdd}
C {lab_wire.sym} 30 -540 2 0 {name=l_p7 lab=vss}
C {opin.sym} 510 -780 2 0 {name=p8 lab=sample_en}
C {opin.sym} 510 -750 2 0 {name=p9 lab=rst_latch}
C {opin.sym} 510 -720 2 0 {name=p12 lab=done}
C {lab_wire.sym} 540 -780 2 0 {name=l_p8 lab=sample_en}
C {lab_wire.sym} 540 -750 2 0 {name=l_p9 lab=rst_latch}
C {lab_wire.sym} 540 -720 2 0 {name=l_p12 lab=done}
C {sar_adc/blocks/async_sar/async_inverter.sym} -1200 -150 0 0 {name=x_inv_rst}
C {lab_wire.sym} -1350 -150 0 0 {name=l_rst_in lab=start}
C {lab_wire.sym} -1050 -150 2 0 {name=l_rst_out lab=rst_n_int}
C {sar_adc/blocks/async_sar/async_inverter.sym} -1200 -100 0 0 {name=x_inv_clk}
C {lab_wire.sym} -1350 -100 0 0 {name=l_clk_in lab=comp_done}
C {lab_wire.sym} -1050 -100 2 0 {name=l_clk_out lab=comp_done_n}
C {sar_adc/blocks/async_sar/async_inverter.sym} -1200 -200 0 0 {name=x_inv_se1}
C {lab_wire.sym} -1350 -200 0 0 {name=l_se1_in lab=start}
C {lab_wire.sym} -1050 -200 2 0 {name=l_se1_out lab=sample_en_n}
C {sar_adc/blocks/async_sar/async_inverter.sym} -1200 -250 0 0 {name=x_inv_se2}
C {lab_wire.sym} -1350 -250 0 0 {name=l_se2_in lab=sample_en_n}
C {lab_wire.sym} -1050 -250 2 0 {name=l_se2_out lab=sample_en}
C {sar_adc/blocks/async_sar/dff_cell.sym} -600 150 0 0 {name=x_sin_dff}
C {lab_wire.sym} -750 130 0 0 {name=l_sin_d lab=vdd}
C {lab_wire.sym} -750 150 0 0 {name=l_sin_clk lab=comp_done}
C {lab_wire.sym} -750 170 0 0 {name=l_sin_rst lab=rst_n_int}
C {lab_wire.sym} -450 130 2 0 {name=l_sin_q lab=serial_in_q}
C {sar_adc/blocks/async_sar/async_inverter.sym} -1200 -310 0 0 {name=x_sin_inv}
C {lab_wire.sym} -1350 -310 0 0 {name=l_isin_in lab=serial_in_q}
C {lab_wire.sym} -1050 -310 2 0 {name=l_isin_out lab=serial_in}
C {sar_adc/blocks/async_sar/shift_reg_8bit.sym} -590 -70 0 0 {name=x_shift}
C {lab_wire.sym} -740 -150 0 0 {name=l_sh_sin lab=serial_in}
C {lab_wire.sym} -740 -130 0 0 {name=l_sh_clk lab=comp_done}
C {lab_wire.sym} -740 -110 0 0 {name=l_sh_rst lab=rst_n_int}
C {lab_wire.sym} -440 -150 2 0 {name=l_sh_q2 lab=Q2}
C {lab_wire.sym} -440 -130 2 0 {name=l_sh_q1 lab=Q1}
C {lab_wire.sym} -440 -110 2 0 {name=l_sh_q0 lab=Q0}
C {lab_wire.sym} -440 -90 2 0 {name=l_sh_q3 lab=Q3}
C {lab_wire.sym} -440 -70 2 0 {name=l_sh_q4 lab=Q4}
C {lab_wire.sym} -440 -50 2 0 {name=l_sh_q5 lab=Q5}
C {lab_wire.sym} -440 -30 2 0 {name=l_sh_q6 lab=Q6}
C {lab_wire.sym} -440 -10 2 0 {name=l_sh_q7 lab=Q7}
C {lab_wire.sym} -440 10 2 0 {name=l_sh_dn lab=done}
C {sar_adc/blocks/async_sar/bit_reg.sym} -100 -380 0 0 {name=x_bit0}
C {lab_wire.sym} -250 -410 0 0 {name=l_bit_co0 lab=out_p}
C {lab_wire.sym} -250 -390 0 0 {name=l_bit_en0 lab=Q0}
C {lab_wire.sym} -250 -370 0 0 {name=l_bit_rst0 lab=rst_n_int}
C {lab_wire.sym} -250 -350 0 0 {name=l_bit_clk0 lab=comp_done}
C {lab_wire.sym} 50 -410 2 0 {name=l_bit_out0 lab=dout[0]}
C {sar_adc/blocks/async_sar/bit_reg.sym} -100 -270 0 0 {name=x_bit1}
C {lab_wire.sym} -250 -300 0 0 {name=l_bit_co1 lab=out_p}
C {lab_wire.sym} -250 -280 0 0 {name=l_bit_en1 lab=Q1}
C {lab_wire.sym} -250 -260 0 0 {name=l_bit_rst1 lab=rst_n_int}
C {lab_wire.sym} -250 -240 0 0 {name=l_bit_clk1 lab=comp_done}
C {lab_wire.sym} 50 -300 2 0 {name=l_bit_out1 lab=dout[1]}
C {sar_adc/blocks/async_sar/bit_reg.sym} -100 -160 0 0 {name=x_bit2}
C {lab_wire.sym} -250 -190 0 0 {name=l_bit_co2 lab=out_p}
C {lab_wire.sym} -250 -170 0 0 {name=l_bit_en2 lab=Q2}
C {lab_wire.sym} -250 -150 0 0 {name=l_bit_rst2 lab=rst_n_int}
C {lab_wire.sym} -250 -130 0 0 {name=l_bit_clk2 lab=comp_done}
C {lab_wire.sym} 50 -190 2 0 {name=l_bit_out2 lab=dout[2]}
C {sar_adc/blocks/async_sar/bit_reg.sym} -100 -50 0 0 {name=x_bit3}
C {lab_wire.sym} -250 -80 0 0 {name=l_bit_co3 lab=out_p}
C {lab_wire.sym} -250 -60 0 0 {name=l_bit_en3 lab=Q3}
C {lab_wire.sym} -250 -40 0 0 {name=l_bit_rst3 lab=rst_n_int}
C {lab_wire.sym} -250 -20 0 0 {name=l_bit_clk3 lab=comp_done}
C {lab_wire.sym} 50 -80 2 0 {name=l_bit_out3 lab=dout[3]}
C {sar_adc/blocks/async_sar/bit_reg.sym} -100 60 0 0 {name=x_bit4}
C {lab_wire.sym} -250 30 0 0 {name=l_bit_co4 lab=out_p}
C {lab_wire.sym} -250 50 0 0 {name=l_bit_en4 lab=Q4}
C {lab_wire.sym} -250 70 0 0 {name=l_bit_rst4 lab=rst_n_int}
C {lab_wire.sym} -250 90 0 0 {name=l_bit_clk4 lab=comp_done}
C {lab_wire.sym} 50 30 2 0 {name=l_bit_out4 lab=dout[4]}
C {sar_adc/blocks/async_sar/bit_reg.sym} -100 170 0 0 {name=x_bit5}
C {lab_wire.sym} -250 140 0 0 {name=l_bit_co5 lab=out_p}
C {lab_wire.sym} -250 160 0 0 {name=l_bit_en5 lab=Q5}
C {lab_wire.sym} -250 180 0 0 {name=l_bit_rst5 lab=rst_n_int}
C {lab_wire.sym} -250 200 0 0 {name=l_bit_clk5 lab=comp_done}
C {lab_wire.sym} 50 140 2 0 {name=l_bit_out5 lab=dout[5]}
C {sar_adc/blocks/async_sar/bit_reg.sym} -100 280 0 0 {name=x_bit6}
C {lab_wire.sym} -250 250 0 0 {name=l_bit_co6 lab=out_p}
C {lab_wire.sym} -250 270 0 0 {name=l_bit_en6 lab=Q6}
C {lab_wire.sym} -250 290 0 0 {name=l_bit_rst6 lab=rst_n_int}
C {lab_wire.sym} -250 310 0 0 {name=l_bit_clk6 lab=comp_done}
C {lab_wire.sym} 50 250 2 0 {name=l_bit_out6 lab=dout[6]}
C {sar_adc/blocks/async_sar/bit_reg.sym} -100 390 0 0 {name=x_bit7}
C {lab_wire.sym} -250 360 0 0 {name=l_bit_co7 lab=out_p}
C {lab_wire.sym} -250 380 0 0 {name=l_bit_en7 lab=Q7}
C {lab_wire.sym} -250 400 0 0 {name=l_bit_rst7 lab=rst_n_int}
C {lab_wire.sym} -250 420 0 0 {name=l_bit_clk7 lab=comp_done}
C {lab_wire.sym} 50 360 2 0 {name=l_bit_out7 lab=dout[7]}
C {sar_adc/blocks/async_sar/async_inverter.sym} -1200 -40 0 0 {name=x_delay}
C {lab_wire.sym} -1350 -40 0 0 {name=l_del_in lab=comp_done}
C {lab_wire.sym} -1050 -40 2 0 {name=l_del_out lab=comp_done_delayed}
C {sar_adc/blocks/async_sar/async_inverter.sym} -1200 30 0 0 {name=x_inv_cd}
C {lab_wire.sym} -1350 30 0 0 {name=l_cd_in lab=comp_done_delayed}
C {lab_wire.sym} -1050 30 2 0 {name=l_cd_out lab=comp_done_delayed_n}
C {sar_adc/blocks/async_sar/async_inverter.sym} -1200 100 0 0 {name=x_inv_st}
C {lab_wire.sym} -1350 100 0 0 {name=l_st_in lab=start}
C {lab_wire.sym} -1050 100 2 0 {name=l_st_out lab=start_n}
C {sar_adc/blocks/async_sar/async_inverter.sym} -1200 170 0 0 {name=x_inv_dn}
C {lab_wire.sym} -1350 170 0 0 {name=l_dn_in lab=done}
C {lab_wire.sym} -1050 170 2 0 {name=l_dn_out lab=done_n}
C {sar_adc/blocks/async_sar/async_nand3.sym} -600 300 0 0 {name=x_nand3_clk}
C {lab_wire.sym} -750 280 0 0 {name=l_n3_c lab=comp_done_delayed_n}
C {lab_wire.sym} -750 300 0 0 {name=l_n3_a lab=start_n}
C {lab_wire.sym} -750 320 0 0 {name=l_n3_b lab=done_n}
C {lab_wire.sym} -450 280 2 0 {name=l_n3_out lab=nand_out}
C {sar_adc/blocks/async_sar/async_inverter.sym} -1200 240 0 0 {name=x_inv_out}
C {lab_wire.sym} -1350 240 0 0 {name=l_io_in lab=nand_out}
C {lab_wire.sym} -1050 240 2 0 {name=l_io_out lab=rst_latch}
C {sar_adc/blocks/async_sar/async_inverter.sym} 360 -400 0 0 {name=x_inv_dout0}
C {lab_wire.sym} 210 -400 0 0 {name=l_inv_di0 lab=dout[0]}
C {lab_wire.sym} 510 -400 2 0 {name=l_inv_do0 lab=dout_n0}
C {sar_adc/blocks/async_sar/async_inverter.sym} 360 -350 0 0 {name=x_inv_q0}
C {lab_wire.sym} 210 -350 0 0 {name=l_inv_qi0 lab=Q0}
C {lab_wire.sym} 510 -350 2 0 {name=l_inv_qo0 lab=Q_n0}
C {sar_adc/blocks/async_sar/async_nand2.sym} 840 -365 0 0 {name=x_nand_dac0}
C {lab_wire.sym} 690 -375 0 0 {name=l_nd_a0 lab=dout_n0}
C {lab_wire.sym} 690 -355 0 0 {name=l_nd_b0 lab=Q_n0}
C {lab_wire.sym} 990 -375 2 0 {name=l_nd_out0 lab=dac_in[0]}
C {sar_adc/blocks/async_sar/async_inverter.sym} 360 -290 0 0 {name=x_inv_dout1}
C {lab_wire.sym} 210 -290 0 0 {name=l_inv_di1 lab=dout[1]}
C {lab_wire.sym} 510 -290 2 0 {name=l_inv_do1 lab=dout_n1}
C {sar_adc/blocks/async_sar/async_inverter.sym} 360 -240 0 0 {name=x_inv_q1}
C {lab_wire.sym} 210 -240 0 0 {name=l_inv_qi1 lab=Q1}
C {lab_wire.sym} 510 -240 2 0 {name=l_inv_qo1 lab=Q_n1}
C {sar_adc/blocks/async_sar/async_nand2.sym} 840 -255 0 0 {name=x_nand_dac1}
C {lab_wire.sym} 690 -265 0 0 {name=l_nd_a1 lab=dout_n1}
C {lab_wire.sym} 690 -245 0 0 {name=l_nd_b1 lab=Q_n1}
C {lab_wire.sym} 990 -265 2 0 {name=l_nd_out1 lab=dac_in[1]}
C {sar_adc/blocks/async_sar/async_inverter.sym} 360 -180 0 0 {name=x_inv_dout2}
C {lab_wire.sym} 210 -180 0 0 {name=l_inv_di2 lab=dout[2]}
C {lab_wire.sym} 510 -180 2 0 {name=l_inv_do2 lab=dout_n2}
C {sar_adc/blocks/async_sar/async_inverter.sym} 360 -130 0 0 {name=x_inv_q2}
C {lab_wire.sym} 210 -130 0 0 {name=l_inv_qi2 lab=Q2}
C {lab_wire.sym} 510 -130 2 0 {name=l_inv_qo2 lab=Q_n2}
C {sar_adc/blocks/async_sar/async_nand2.sym} 840 -145 0 0 {name=x_nand_dac2}
C {lab_wire.sym} 690 -155 0 0 {name=l_nd_a2 lab=dout_n2}
C {lab_wire.sym} 690 -135 0 0 {name=l_nd_b2 lab=Q_n2}
C {lab_wire.sym} 990 -155 2 0 {name=l_nd_out2 lab=dac_in[2]}
C {sar_adc/blocks/async_sar/async_inverter.sym} 360 -70 0 0 {name=x_inv_dout3}
C {lab_wire.sym} 210 -70 0 0 {name=l_inv_di3 lab=dout[3]}
C {lab_wire.sym} 510 -70 2 0 {name=l_inv_do3 lab=dout_n3}
C {sar_adc/blocks/async_sar/async_inverter.sym} 360 -20 0 0 {name=x_inv_q3}
C {lab_wire.sym} 210 -20 0 0 {name=l_inv_qi3 lab=Q3}
C {lab_wire.sym} 510 -20 2 0 {name=l_inv_qo3 lab=Q_n3}
C {sar_adc/blocks/async_sar/async_nand2.sym} 840 -35 0 0 {name=x_nand_dac3}
C {lab_wire.sym} 690 -45 0 0 {name=l_nd_a3 lab=dout_n3}
C {lab_wire.sym} 690 -25 0 0 {name=l_nd_b3 lab=Q_n3}
C {lab_wire.sym} 990 -45 2 0 {name=l_nd_out3 lab=dac_in[3]}
C {sar_adc/blocks/async_sar/async_inverter.sym} 360 40 0 0 {name=x_inv_dout4}
C {lab_wire.sym} 210 40 0 0 {name=l_inv_di4 lab=dout[4]}
C {lab_wire.sym} 510 40 2 0 {name=l_inv_do4 lab=dout_n4}
C {sar_adc/blocks/async_sar/async_inverter.sym} 360 90 0 0 {name=x_inv_q4}
C {lab_wire.sym} 210 90 0 0 {name=l_inv_qi4 lab=Q4}
C {lab_wire.sym} 510 90 2 0 {name=l_inv_qo4 lab=Q_n4}
C {sar_adc/blocks/async_sar/async_nand2.sym} 840 75 0 0 {name=x_nand_dac4}
C {lab_wire.sym} 690 65 0 0 {name=l_nd_a4 lab=dout_n4}
C {lab_wire.sym} 690 85 0 0 {name=l_nd_b4 lab=Q_n4}
C {lab_wire.sym} 990 65 2 0 {name=l_nd_out4 lab=dac_in[4]}
C {sar_adc/blocks/async_sar/async_inverter.sym} 360 150 0 0 {name=x_inv_dout5}
C {lab_wire.sym} 210 150 0 0 {name=l_inv_di5 lab=dout[5]}
C {lab_wire.sym} 510 150 2 0 {name=l_inv_do5 lab=dout_n5}
C {sar_adc/blocks/async_sar/async_inverter.sym} 360 200 0 0 {name=x_inv_q5}
C {lab_wire.sym} 210 200 0 0 {name=l_inv_qi5 lab=Q5}
C {lab_wire.sym} 510 200 2 0 {name=l_inv_qo5 lab=Q_n5}
C {sar_adc/blocks/async_sar/async_nand2.sym} 840 185 0 0 {name=x_nand_dac5}
C {lab_wire.sym} 690 175 0 0 {name=l_nd_a5 lab=dout_n5}
C {lab_wire.sym} 690 195 0 0 {name=l_nd_b5 lab=Q_n5}
C {lab_wire.sym} 990 175 2 0 {name=l_nd_out5 lab=dac_in[5]}
C {sar_adc/blocks/async_sar/async_inverter.sym} 360 260 0 0 {name=x_inv_dout6}
C {lab_wire.sym} 210 260 0 0 {name=l_inv_di6 lab=dout[6]}
C {lab_wire.sym} 510 260 2 0 {name=l_inv_do6 lab=dout_n6}
C {sar_adc/blocks/async_sar/async_inverter.sym} 360 310 0 0 {name=x_inv_q6}
C {lab_wire.sym} 210 310 0 0 {name=l_inv_qi6 lab=Q6}
C {lab_wire.sym} 510 310 2 0 {name=l_inv_qo6 lab=Q_n6}
C {sar_adc/blocks/async_sar/async_nand2.sym} 840 295 0 0 {name=x_nand_dac6}
C {lab_wire.sym} 690 285 0 0 {name=l_nd_a6 lab=dout_n6}
C {lab_wire.sym} 690 305 0 0 {name=l_nd_b6 lab=Q_n6}
C {lab_wire.sym} 990 285 2 0 {name=l_nd_out6 lab=dac_in[6]}
C {sar_adc/blocks/async_sar/async_inverter.sym} 360 370 0 0 {name=x_inv_dout7}
C {lab_wire.sym} 210 370 0 0 {name=l_inv_di7 lab=dout[7]}
C {lab_wire.sym} 510 370 2 0 {name=l_inv_do7 lab=dout_n7}
C {sar_adc/blocks/async_sar/async_inverter.sym} 360 420 0 0 {name=x_inv_q7}
C {lab_wire.sym} 210 420 0 0 {name=l_inv_qi7 lab=Q7}
C {lab_wire.sym} 510 420 2 0 {name=l_inv_qo7 lab=Q_n7}
C {sar_adc/blocks/async_sar/async_nand2.sym} 840 405 0 0 {name=x_nand_dac7}
C {lab_wire.sym} 690 395 0 0 {name=l_nd_a7 lab=dout_n7}
C {lab_wire.sym} 690 415 0 0 {name=l_nd_b7 lab=Q_n7}
C {lab_wire.sym} 990 395 2 0 {name=l_nd_out7 lab=dac_in[7]}
C {opin.sym} 510 -690 2 0 {name=p5 lab=dout[7:0]}
C {opin.sym} 510 -660 2 0 {name=p10 lab=dac_in[7:0]}
