// Seed: 470160496
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    input wand id_2,
    input supply0 id_3
);
  wire id_5;
  wire id_6, id_7;
  wire id_8;
  module_0 modCall_1 (id_8);
  assign id_1 = id_3 / id_0 + id_3;
endmodule
module module_2 (
    input uwire id_0
);
  assign id_2 = id_2;
  module_0 modCall_1 (id_2);
  always @(id_0) begin : LABEL_0
    id_3 += -1;
  end
  wire id_4, id_5, id_6;
endmodule
