{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 02 10:43:56 2010 " "Info: Processing started: Mon Aug 02 10:43:56 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RabbitFPGA_DRHOLD -c RabbitFPGA_DRHOLD " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RabbitFPGA_DRHOLD -c RabbitFPGA_DRHOLD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RabbitFPGA_DRHOLD.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RabbitFPGA_DRHOLD.v" { { "Info" "ISGN_ENTITY_NAME" "1 RabbitFPGA_DRHOLD " "Info: Found entity 1: RabbitFPGA_DRHOLD" {  } { { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "RabbitFPGA_DRHOLD " "Info: Elaborating entity \"RabbitFPGA_DRHOLD\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 RabbitFPGA_DRHOLD.v(266) " "Warning (10230): Verilog HDL assignment warning at RabbitFPGA_DRHOLD.v(266): truncated value with size 32 to match size of target (24)" {  } { { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 RabbitFPGA_DRHOLD.v(340) " "Warning (10230): Verilog HDL assignment warning at RabbitFPGA_DRHOLD.v(340): truncated value with size 32 to match size of target (24)" {  } { { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "hold_count~reg0 High " "Info: Power-up level of register \"hold_count~reg0\" is not specified -- using power-up level of High to minimize register" {  } { { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 94 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "hold_count~reg0 data_in VCC " "Warning: Reduced register \"hold_count~reg0\" with stuck data_in port to stuck value VCC" {  } { { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 94 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "OSK~reg0 data_in GND " "Warning: Reduced register \"OSK~reg0\" with stuck data_in port to stuck value GND" {  } { { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 23 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "CSB~reg0 data_in GND " "Warning: Reduced register \"CSB~reg0\" with stuck data_in port to stuck value GND" {  } { { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 24 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "Q R " "Info: Duplicate register \"Q\" merged to single register \"R\"" {  } { { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 50 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "h_lsb~reg0 H\[0\] " "Info: Duplicate register \"h_lsb~reg0\" merged to single register \"H\[0\]\", power-up level changed" {  } { { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 96 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "OSK GND " "Warning: Pin \"OSK\" stuck at GND" {  } { { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 23 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "CSB GND " "Warning: Pin \"CSB\" stuck at GND" {  } { { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "hold_wait_flag GND " "Warning: Pin \"hold_wait_flag\" stuck at GND" {  } { { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 92 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "hold_count VCC " "Warning: Pin \"hold_count\" stuck at VCC" {  } { { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 94 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 24 " "Info: 24 registers lost all their fanouts during netlist optimizations. The first 24 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "H\[1\] " "Info: Register \"H\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "H\[2\] " "Info: Register \"H\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "H\[3\] " "Info: Register \"H\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "H\[4\] " "Info: Register \"H\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "H\[5\] " "Info: Register \"H\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "H\[6\] " "Info: Register \"H\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "H\[7\] " "Info: Register \"H\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "H\[8\] " "Info: Register \"H\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "H\[9\] " "Info: Register \"H\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "H\[10\] " "Info: Register \"H\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "H\[11\] " "Info: Register \"H\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "H\[12\] " "Info: Register \"H\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "H\[13\] " "Info: Register \"H\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "H\[14\] " "Info: Register \"H\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "H\[15\] " "Info: Register \"H\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "H\[16\] " "Info: Register \"H\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "H\[17\] " "Info: Register \"H\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "H\[18\] " "Info: Register \"H\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "H\[19\] " "Info: Register \"H\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "H\[20\] " "Info: Register \"H\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "H\[21\] " "Info: Register \"H\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "H\[22\] " "Info: Register \"H\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "H\[23\] " "Info: Register \"H\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "P\[8\] " "Info: Register \"P\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11622 " "Info: Implemented 11622 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Info: Implemented 31 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "11584 " "Info: Implemented 11584 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "163 " "Info: Allocated 163 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 02 10:46:02 2010 " "Info: Processing ended: Mon Aug 02 10:46:02 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:02:06 " "Info: Elapsed time: 00:02:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
