Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Oct 29 15:44:20 2018
| Host         : W0D819A1BC194A5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MilestoneOne_control_sets_placed.rpt
| Design       : MilestoneOne
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            4 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |              47 |           14 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------------------------+---------------------------------+------------------+----------------+
|       Clock Signal      |          Enable Signal          |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-------------------------+---------------------------------+---------------------------------+------------------+----------------+
|  Demo_DCM/inst/clk_out1 |                                 |                                 |                1 |              2 |
| ~Demo_DCM/inst/clk_out1 |                                 | inputReset_IBUF                 |                2 |              2 |
|  Demo_DCM/inst/clk_out1 | sigClockEnable                  | sigDigitToDisplay[0][3]_i_1_n_0 |                1 |              4 |
|  Demo_DCM/inst/clk_out1 | sigDigitToDisplay[2]            | sigDigitToDisplay[3]            |                1 |              4 |
|  Demo_DCM/inst/clk_out1 | sigDigitToDisplay[1]            | sigDigitToDisplay[2]            |                1 |              4 |
|  Demo_DCM/inst/clk_out1 | sigDigitToDisplay[0][3]_i_1_n_0 | sigDigitToDisplay[1]            |                2 |              4 |
|  Demo_DCM/inst/clk_out1 |                                 | inputReset_IBUF                 |               12 |             45 |
+-------------------------+---------------------------------+---------------------------------+------------------+----------------+


