#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Dec 13 20:52:54 2017
# Process ID: 735
# Current directory: /home/nezin/Documents/ECE395A/vhdl
# Command line: vivado
# Log file: /home/nezin/Documents/ECE395A/vhdl/vivado.log
# Journal file: /home/nezin/Documents/ECE395A/vhdl/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.xpr
update_compile_order -fileset sources_1
add_files -norecurse /home/nezin/Documents/ECE395A/vhdl/source/maxpool_1.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
reset_run fifo_16_synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.1 -module_name fifo_16x24
set_property -dict [list CONFIG.Fifo_Implementation {Common_Clock_Distributed_RAM} CONFIG.Input_Data_Width {24} CONFIG.Input_Depth {16} CONFIG.Output_Data_Width {24} CONFIG.Output_Depth {16} CONFIG.Data_Count_Width {4} CONFIG.Write_Data_Count_Width {4} CONFIG.Read_Data_Count_Width {4} CONFIG.Full_Threshold_Assert_Value {14} CONFIG.Full_Threshold_Negate_Value {13}] [get_ips fifo_16x24]
generate_target {instantiation_template} [get_files /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/ip/fifo_16x24/fifo_16x24.xci]
generate_target all [get_files  /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/ip/fifo_16x24/fifo_16x24.xci]
catch { config_ip_cache -export [get_ips -all fifo_16x24] }
export_ip_user_files -of_objects [get_files /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/ip/fifo_16x24/fifo_16x24.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/ip/fifo_16x24/fifo_16x24.xci]
launch_runs -jobs 16 fifo_16x24_synth_1
wait_on_run fifo_16x24_synth_1
export_simulation -of_objects [get_files /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/ip/fifo_16x24/fifo_16x24.xci] -directory /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.ip_user_files/sim_scripts -ip_user_files_dir /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.ip_user_files -ipstatic_source_dir /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.cache/compile_simlib/modelsim} {questa=/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.cache/compile_simlib/questa} {ies=/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.cache/compile_simlib/ies} {vcs=/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.cache/compile_simlib/vcs} {riviera=/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
open_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
refresh_design
close_design
open_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
refresh_design
close_design
open_run impl_1
