{"sha": "cc9d8f3b46c0fbb515199d067789aaf890b62088", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6Y2M5ZDhmM2I0NmMwZmJiNTE1MTk5ZDA2Nzc4OWFhZjg5MGI2MjA4OA==", "commit": {"author": {"name": "Jeff Law", "email": "law@redhat.com", "date": "2017-05-15T16:27:07Z"}, "committer": {"name": "Jeff Law", "email": "law@gcc.gnu.org", "date": "2017-05-15T16:27:07Z"}, "message": "tilegx.c (tilegx_expand_unaligned_load): Add missing argument to extract_bit_field call.\n\n\t* config/tilegx/tilegx.c (tilegx_expand_unaligned_load): Add\n\tmissing argument to extract_bit_field call.\n\t* config/tilepro/tilepro.c (tilepro_expand_unaligned_load): Likewise.\n\nFrom-SVN: r248066", "tree": {"sha": "d6d34865a31ed19f4df2226520c3413095d64632", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/d6d34865a31ed19f4df2226520c3413095d64632"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/cc9d8f3b46c0fbb515199d067789aaf890b62088", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/cc9d8f3b46c0fbb515199d067789aaf890b62088", "html_url": "https://github.com/Rust-GCC/gccrs/commit/cc9d8f3b46c0fbb515199d067789aaf890b62088", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/cc9d8f3b46c0fbb515199d067789aaf890b62088/comments", "author": null, "committer": null, "parents": [{"sha": "982490afa5b8711c316fdf1b1fc3b05af2f80218", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/982490afa5b8711c316fdf1b1fc3b05af2f80218", "html_url": "https://github.com/Rust-GCC/gccrs/commit/982490afa5b8711c316fdf1b1fc3b05af2f80218"}], "stats": {"total": 10, "additions": 8, "deletions": 2}, "files": [{"sha": "8cceb247a85871a58b2de4d0ace5f418c9077f50", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/cc9d8f3b46c0fbb515199d067789aaf890b62088/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/cc9d8f3b46c0fbb515199d067789aaf890b62088/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=cc9d8f3b46c0fbb515199d067789aaf890b62088", "patch": "@@ -1,3 +1,9 @@\n+2017-05-15  Jeff Law  <law@redhat.com>\n+\n+\t* config/tilegx/tilegx.c (tilegx_expand_unaligned_load): Add\n+\tmissing argument to extract_bit_field call.\n+\t* config/tilepro/tilepro.c (tilepro_expand_unaligned_load): Likewise.\n+\n 2017-05-15  Martin Liska  <mliska@suse.cz>\n \n \tPR driver/31468"}, {"sha": "e070e7ee52000e90f5b0d64de3eeb91f345159ab", "filename": "gcc/config/tilegx/tilegx.c", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/cc9d8f3b46c0fbb515199d067789aaf890b62088/gcc%2Fconfig%2Ftilegx%2Ftilegx.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/cc9d8f3b46c0fbb515199d067789aaf890b62088/gcc%2Fconfig%2Ftilegx%2Ftilegx.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Ftilegx%2Ftilegx.c?ref=cc9d8f3b46c0fbb515199d067789aaf890b62088", "patch": "@@ -1959,7 +1959,7 @@ tilegx_expand_unaligned_load (rtx dest_reg, rtx mem, HOST_WIDE_INT bitsize,\n \textract_bit_field (gen_lowpart (DImode, wide_result),\n \t\t\t   bitsize, bit_offset % BITS_PER_UNIT,\n \t\t\t   !sign, gen_lowpart (DImode, dest_reg),\n-\t\t\t   DImode, DImode, false);\n+\t\t\t   DImode, DImode, false, NULL);\n \n       if (extracted != dest_reg)\n \temit_move_insn (dest_reg, gen_lowpart (DImode, extracted));"}, {"sha": "81019c13a4cbd3a4abb46d52af75ba27fcf4f825", "filename": "gcc/config/tilepro/tilepro.c", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/cc9d8f3b46c0fbb515199d067789aaf890b62088/gcc%2Fconfig%2Ftilepro%2Ftilepro.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/cc9d8f3b46c0fbb515199d067789aaf890b62088/gcc%2Fconfig%2Ftilepro%2Ftilepro.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Ftilepro%2Ftilepro.c?ref=cc9d8f3b46c0fbb515199d067789aaf890b62088", "patch": "@@ -1688,7 +1688,7 @@ tilepro_expand_unaligned_load (rtx dest_reg, rtx mem, HOST_WIDE_INT bitsize,\n \textract_bit_field (gen_lowpart (SImode, wide_result),\n \t\t\t   bitsize, bit_offset % BITS_PER_UNIT,\n \t\t\t   !sign, gen_lowpart (SImode, dest_reg),\n-\t\t\t   SImode, SImode, false);\n+\t\t\t   SImode, SImode, false, NULL);\n \n       if (extracted != dest_reg)\n \temit_move_insn (dest_reg, gen_lowpart (SImode, extracted));"}]}