INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:04:43 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.022ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            addf0/operator/fracAdder/X_c4_reg[5]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 1.689ns (32.941%)  route 3.438ns (67.059%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1718, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X17Y136        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y136        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[2]/Q
                         net (fo=25, routed)          0.437     1.161    lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]
    SLICE_X19Y137        LUT4 (Prop_lut4_I3_O)        0.043     1.204 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_i_7/O
                         net (fo=1, routed)           0.000     1.204    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_i_7_n_0
    SLICE_X19Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.461 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.461    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.510 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.510    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_0
    SLICE_X19Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.655 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/O[3]
                         net (fo=4, routed)           0.304     1.959    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_4
    SLICE_X18Y138        LUT3 (Prop_lut3_I0_O)        0.120     2.079 f  lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]_i_14/O
                         net (fo=34, routed)          0.314     2.393    lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]_i_14_n_0
    SLICE_X17Y137        LUT6 (Prop_lut6_I0_O)        0.043     2.436 f  lsq1/handshake_lsq_lsq1_core/dataReg[24]_i_2/O
                         net (fo=3, routed)           0.316     2.752    lsq1/handshake_lsq_lsq1_core/dataReg[24]_i_2_n_0
    SLICE_X16Y139        LUT5 (Prop_lut5_I1_O)        0.043     2.795 f  lsq1/handshake_lsq_lsq1_core/expX_c1[1]_i_3/O
                         net (fo=6, routed)           0.358     3.153    lsq1/handshake_lsq_lsq1_core/dataReg_reg[24]
    SLICE_X14Y140        LUT4 (Prop_lut4_I0_O)        0.043     3.196 f  lsq1/handshake_lsq_lsq1_core/newY_c1[22]_i_7/O
                         net (fo=24, routed)          0.232     3.428    lsq1/handshake_lsq_lsq1_core/newY_c1[22]_i_7_n_0
    SLICE_X17Y140        LUT6 (Prop_lut6_I0_O)        0.043     3.471 r  lsq1/handshake_lsq_lsq1_core/newY_c1[0]_i_3/O
                         net (fo=24, routed)          0.463     3.934    lsq1/handshake_lsq_lsq1_core/dataReg_reg[29]
    SLICE_X19Y140        LUT6 (Prop_lut6_I3_O)        0.043     3.977 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry_i_3/O
                         net (fo=1, routed)           0.247     4.224    addf0/operator/DI[1]
    SLICE_X18Y139        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     4.469 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.469    addf0/operator/ltOp_carry_n_0
    SLICE_X18Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.519 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.519    addf0/operator/ltOp_carry__0_n_0
    SLICE_X18Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.569 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.569    addf0/operator/ltOp_carry__1_n_0
    SLICE_X18Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.619 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.619    addf0/operator/ltOp_carry__2_n_0
    SLICE_X18Y143        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     4.741 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.427     5.168    mem_controller2/read_arbiter/data/CO[0]
    SLICE_X20Y144        LUT3 (Prop_lut3_I2_O)        0.127     5.295 r  mem_controller2/read_arbiter/data/X_c4_reg[5]_srl4_i_1/O
                         net (fo=1, routed)           0.341     5.635    addf0/operator/fracAdder/X_c5_reg[5]_0
    SLICE_X18Y144        SRL16E                                       r  addf0/operator/fracAdder/X_c4_reg[5]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=1718, unset)         0.483     3.683    addf0/operator/fracAdder/clk
    SLICE_X18Y144        SRL16E                                       r  addf0/operator/fracAdder/X_c4_reg[5]_srl4/CLK
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    SLICE_X18Y144        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034     3.613    addf0/operator/fracAdder/X_c4_reg[5]_srl4
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -5.635    
  -------------------------------------------------------------------
                         slack                                 -2.022    




