

================================================================
== Vitis HLS Report for 'conv2_Pipeline_RELU6'
================================================================
* Date:           Sun Nov  5 11:02:48 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      517|      517|  5.170 us|  5.170 us|  517|  517|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- RELU    |      515|      515|         8|          2|          2|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    160|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     14|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    170|    -|
|Register         |        -|    -|     397|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     397|    472|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+---+----+-----+
    |       Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+----------------+---------+----+---+----+-----+
    |mux_3_2_32_1_1_U333  |mux_3_2_32_1_1  |        0|   0|  0|  14|    0|
    +---------------------+----------------+---------+----+---+----+-----+
    |Total                |                |        0|   0|  0|  14|    0|
    +---------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln112_1_fu_238_p2   |         +|   0|  0|  24|          17|           9|
    |add_ln112_2_fu_205_p2   |         +|   0|  0|  15|           8|           1|
    |add_ln112_fu_182_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln115_fu_192_p2     |         +|   0|  0|  17|          10|          10|
    |and_ln117_fu_304_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln112_1_fu_211_p2  |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln112_fu_176_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln117_1_fu_294_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln117_fu_288_p2    |      icmp|   0|  0|  15|           8|           2|
    |or_ln117_fu_300_p2      |        or|   0|  0|   2|           1|           1|
    |select_ln112_fu_217_p3  |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 160|          94|          45|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                Name                               | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                          |  14|          3|    1|          3|
    |ap_done_int                                                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                            |   9|          2|    1|          2|
    |ap_sig_allocacmp_bw                                                |   9|          2|    8|         16|
    |ap_sig_allocacmp_phi_urem516_load                                  |   9|          2|    8|         16|
    |bw_3_fu_76                                                         |   9|          2|    8|         16|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0  |  14|          3|   10|         30|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0        |  14|          3|   32|         96|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0  |  14|          3|   10|         30|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0        |  14|          3|   32|         96|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0    |  14|          3|   10|         30|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0          |  14|          3|   32|         96|
    |phi_mul514_fu_72                                                   |   9|          2|   17|         34|
    |phi_urem516_fu_68                                                  |   9|          2|    8|         16|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                              | 170|         37|  179|        485|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |add15_1_i_reg_367                                                 |  32|   0|   32|          0|
    |ap_CS_fsm                                                         |   2|   0|    2|          0|
    |ap_done_reg                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                                  |   1|   0|    1|          0|
    |bw_3_fu_76                                                        |   8|   0|    8|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_reg_340  |  10|   0|   10|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_reg_346  |  10|   0|   10|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_reg_352  |  10|   0|   10|          0|
    |icmp_ln112_reg_336                                                |   1|   0|    1|          0|
    |icmp_ln117_1_reg_381                                              |   1|   0|    1|          0|
    |icmp_ln117_reg_376                                                |   1|   0|    1|          0|
    |phi_mul514_fu_72                                                  |  17|   0|   17|          0|
    |phi_urem516_fu_68                                                 |   8|   0|    8|          0|
    |tmp_7_reg_362                                                     |  32|   0|   32|          0|
    |trunc_ln112_1_reg_358                                             |   2|   0|    2|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_reg_340  |  64|  32|   10|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_reg_346  |  64|  32|   10|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_reg_352  |  64|  32|   10|          0|
    |trunc_ln112_1_reg_358                                             |  64|  32|    2|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             | 397| 128|  173|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|                             RTL Ports                             | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                                                             |   in|    1|  ap_ctrl_hs|                                      conv2_Pipeline_RELU6|  return value|
|ap_rst                                                             |   in|    1|  ap_ctrl_hs|                                      conv2_Pipeline_RELU6|  return value|
|ap_start                                                           |   in|    1|  ap_ctrl_hs|                                      conv2_Pipeline_RELU6|  return value|
|ap_done                                                            |  out|    1|  ap_ctrl_hs|                                      conv2_Pipeline_RELU6|  return value|
|ap_idle                                                            |  out|    1|  ap_ctrl_hs|                                      conv2_Pipeline_RELU6|  return value|
|ap_ready                                                           |  out|    1|  ap_ctrl_hs|                                      conv2_Pipeline_RELU6|  return value|
|grp_fu_1453_p_din0                                                 |  out|   32|  ap_ctrl_hs|                                      conv2_Pipeline_RELU6|  return value|
|grp_fu_1453_p_din1                                                 |  out|   32|  ap_ctrl_hs|                                      conv2_Pipeline_RELU6|  return value|
|grp_fu_1453_p_opcode                                               |  out|    2|  ap_ctrl_hs|                                      conv2_Pipeline_RELU6|  return value|
|grp_fu_1453_p_dout0                                                |   in|   32|  ap_ctrl_hs|                                      conv2_Pipeline_RELU6|  return value|
|grp_fu_1453_p_ce                                                   |  out|    1|  ap_ctrl_hs|                                      conv2_Pipeline_RELU6|  return value|
|grp_fu_1461_p_din0                                                 |  out|   32|  ap_ctrl_hs|                                      conv2_Pipeline_RELU6|  return value|
|grp_fu_1461_p_din1                                                 |  out|   32|  ap_ctrl_hs|                                      conv2_Pipeline_RELU6|  return value|
|grp_fu_1461_p_opcode                                               |  out|    5|  ap_ctrl_hs|                                      conv2_Pipeline_RELU6|  return value|
|grp_fu_1461_p_dout0                                                |   in|    1|  ap_ctrl_hs|                                      conv2_Pipeline_RELU6|  return value|
|grp_fu_1461_p_ce                                                   |  out|    1|  ap_ctrl_hs|                                      conv2_Pipeline_RELU6|  return value|
|mul_ln115_1                                                        |   in|   10|     ap_none|                                               mul_ln115_1|        scalar|
|empty                                                              |   in|   32|     ap_none|                                                     empty|        scalar|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0  |  out|   10|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0       |  out|    1|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0       |  out|    1|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0        |  out|   32|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1  |  out|   10|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1       |  out|    1|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q1        |   in|   32|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0  |  out|   10|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0       |  out|    1|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0       |  out|    1|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0        |  out|   32|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1  |  out|   10|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1       |  out|    1|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q1        |   in|   32|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0    |  out|   10|   ap_memory|    conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0         |  out|    1|   ap_memory|    conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0         |  out|    1|   ap_memory|    conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0          |  out|   32|   ap_memory|    conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1    |  out|   10|   ap_memory|    conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1         |  out|    1|   ap_memory|    conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_q1          |   in|   32|   ap_memory|    conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

