
Efinix FPGA Placement and Routing.
Version: 2023.2.307 
Compiled: Dec 15 2023.

Copyright (C) 2013 - 2023 Efinix, Inc. All rights reserved.


The Tool Is Based on VPR of University of Toronto,
a free open source code under MIT license.


Running Placement and Routing for Family "Trion", Device "T120F324" ...

***** Beginning stage netlist pre-processing ... *****
Successfully Read in Verific binary Netlist dump file "D:/Effinity/project/Uartecho/outflow/Uartecho.vdb".
***** Beginning VDB Netlist Checker ... *****
VDB Netlist Checker took 0.0758878 seconds.
	VDB Netlist Checker took 0.078125 seconds (approximately) in total CPU time.
VDB Netlist Checker virtual memory usage: begin = 26.612 MB, end = 26.632 MB, delta = 0.02 MB
	VDB Netlist Checker peak virtual memory usage = 57.172 MB
VDB Netlist Checker resident set memory usage: begin = 37.664 MB, end = 37.888 MB, delta = 0.224 MB
	VDB Netlist Checker peak resident set memory usage = 68.048 MB
***** Ending VDB Netlist Checker ... *****
Reading core interface constraints from 'D:/Effinity/project/Uartecho/outflow/Uartecho.interface.csv'.
Successfully processed interface constraints file "D:/Effinity/project/Uartecho/outflow/Uartecho.interface.csv".
Found 0 constant generator nets.
Pass 0: Swept away 0 nets with no fanout.
Pass 0: Swept away 0 blocks with no fanout.
Swept away 0 nets and 0 blocks in total.
Removed 0 LUT buffers.
Successfully created VPR logical netlist from Verific binary DataBase file "D:/Effinity/project/Uartecho/outflow/Uartecho.vdb".
Netlist pre-processing took 0.235405 seconds.
	Netlist pre-processing took 0.203125 seconds (approximately) in total CPU time.
Netlist pre-processing virtual memory usage: begin = 18.012 MB, end = 39.024 MB, delta = 21.012 MB
	Netlist pre-processing peak virtual memory usage = 57.172 MB
Netlist pre-processing resident set memory usage: begin = 29.1 MB, end = 50.188 MB, delta = 21.088 MB
	Netlist pre-processing peak resident set memory usage = 68.048 MB
***** Ending stage netlist pre-processing *****

***** Beginning stage pre-packing ... *****
***** Ending stage pre-packing *****

***** Beginning stage packing ... *****
Generate proto netlist for file "D:/Effinity/project/Uartecho/work_pnr\Uartecho.net_proto" took 0.008 seconds
Creating IO constraints file 'D:/Effinity/project/Uartecho/work_pnr\Uartecho.io_place'
Packing took 0.280954 seconds.
	Packing took 0.046875 seconds (approximately) in total CPU time.
Packing virtual memory usage: begin = 41.68 MB, end = 46.308 MB, delta = 4.628 MB
	Packing peak virtual memory usage = 57.172 MB
Packing resident set memory usage: begin = 52.796 MB, end = 57.56 MB, delta = 4.764 MB
	Packing peak resident set memory usage = 68.048 MB
***** Ending stage packing *****

***** Beginning stage packed netlist loading ... *****
Read proto netlist file D:/Effinity/project/Uartecho/work_pnr\Uartecho.net_proto
Read proto netlist for file "D:/Effinity/project/Uartecho/work_pnr\Uartecho.net_proto" took 0.006 seconds
Setup net and block data structure took 0.291 seconds
Packed netlist loading took 1.99402 seconds.
	Packed netlist loading took 2.42188 seconds (approximately) in total CPU time.
Packed netlist loading virtual memory usage: begin = 46.308 MB, end = 108.024 MB, delta = 61.716 MB
	Packed netlist loading peak virtual memory usage = 147.152 MB
Packed netlist loading resident set memory usage: begin = 57.568 MB, end = 117.172 MB, delta = 59.604 MB
	Packed netlist loading peak resident set memory usage = 156.208 MB
***** Ending stage packed netlist loading *****

***** Beginning stage pre-placement ... *****

***** Ending stage pre-placement *****

WARNING(1): No ports matched 'system_spi_0_io_data_2_read'
WARNING(2): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:38] No valid object(s) found for ''
WARNING(3): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:38] set_input_delay: No valid input port(s) found
WARNING(4): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:38] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(5): No ports matched 'system_spi_0_io_data_2_read'
WARNING(6): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:39] No valid object(s) found for ''
WARNING(7): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:39] set_input_delay: No valid input port(s) found
WARNING(8): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:39] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(9): No ports matched 'system_spi_0_io_data_2_write'
WARNING(10): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:40] No valid object(s) found for ''
WARNING(11): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:40] set_output_delay: No valid output port(s) found
WARNING(12): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:40] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(13): No ports matched 'system_spi_0_io_data_2_write'
WARNING(14): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:41] No valid object(s) found for ''
WARNING(15): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:41] set_output_delay: No valid output port(s) found
WARNING(16): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:41] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(17): No ports matched 'system_spi_0_io_data_2_writeEnable'
WARNING(18): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:42] No valid object(s) found for ''
WARNING(19): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:42] set_output_delay: No valid output port(s) found
WARNING(20): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:42] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(21): No ports matched 'system_spi_0_io_data_2_writeEnable'
WARNING(22): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:43] No valid object(s) found for ''
WARNING(23): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:43] set_output_delay: No valid output port(s) found
WARNING(24): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:43] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(25): No ports matched 'system_spi_0_io_data_3_read'
WARNING(26): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:44] No valid object(s) found for ''
WARNING(27): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:44] set_input_delay: No valid input port(s) found
WARNING(28): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:44] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(29): No ports matched 'system_spi_0_io_data_3_read'
WARNING(30): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:45] No valid object(s) found for ''
WARNING(31): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:45] set_input_delay: No valid input port(s) found
WARNING(32): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:45] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(33): No ports matched 'system_spi_0_io_data_3_write'
WARNING(34): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:46] No valid object(s) found for ''
WARNING(35): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:46] set_output_delay: No valid output port(s) found
WARNING(36): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:46] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(37): No ports matched 'system_spi_0_io_data_3_write'
WARNING(38): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:47] No valid object(s) found for ''
WARNING(39): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:47] set_output_delay: No valid output port(s) found
WARNING(40): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:47] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(41): No ports matched 'system_spi_0_io_data_3_writeEnable'
WARNING(42): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:48] No valid object(s) found for ''
WARNING(43): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:48] set_output_delay: No valid output port(s) found
WARNING(44): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:48] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(45): No ports matched 'system_spi_0_io_data_3_writeEnable'
WARNING(46): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:49] No valid object(s) found for ''
WARNING(47): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:49] set_output_delay: No valid output port(s) found
WARNING(48): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:49] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(49): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:66] No clocks matched 'jtag_inst1_TCK'
WARNING(50): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:66] set_output_delay: No valid clock found for -clock
WARNING(51): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:66] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(52): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:67] No clocks matched 'jtag_inst1_TCK'
WARNING(53): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:67] set_output_delay: No valid clock found for -clock
WARNING(54): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:67] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(55): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:68] No clocks matched 'jtag_inst1_TCK'
WARNING(56): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:68] set_input_delay: No valid clock found for -clock
WARNING(57): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:68] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(58): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:69] No clocks matched 'jtag_inst1_TCK'
WARNING(59): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:69] set_input_delay: No valid clock found for -clock
WARNING(60): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:69] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(61): No ports matched 'jtag_inst1_RESET'
WARNING(62): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:70] No clocks matched 'jtag_inst1_TCK'
WARNING(63): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:70] set_input_delay: No valid clock found for -clock
WARNING(64): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:70] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(65): No ports matched 'jtag_inst1_RESET'
WARNING(66): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:71] No clocks matched 'jtag_inst1_TCK'
WARNING(67): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:71] set_input_delay: No valid clock found for -clock
WARNING(68): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:71] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(69): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:72] No clocks matched 'jtag_inst1_TCK'
WARNING(70): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:72] set_input_delay: No valid clock found for -clock
WARNING(71): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:72] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(72): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:73] No clocks matched 'jtag_inst1_TCK'
WARNING(73): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:73] set_input_delay: No valid clock found for -clock
WARNING(74): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:73] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(75): No ports matched 'jtag_inst1_UPDATE'
WARNING(76): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:74] No clocks matched 'jtag_inst1_TCK'
WARNING(77): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:74] set_input_delay: No valid clock found for -clock
WARNING(78): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:74] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(79): No ports matched 'jtag_inst1_UPDATE'
WARNING(80): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:75] No clocks matched 'jtag_inst1_TCK'
WARNING(81): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:75] set_input_delay: No valid clock found for -clock
WARNING(82): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:75] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(83): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:76] No clocks matched 'jtag_inst1_TCK'
WARNING(84): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:76] set_input_delay: No valid clock found for -clock
WARNING(85): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:76] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(86): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:77] No clocks matched 'jtag_inst1_TCK'
WARNING(87): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:77] set_input_delay: No valid clock found for -clock
WARNING(88): [SDC D:/Effinity/project/Uartecho/Uartecho.pt.sdc:77] Unable to run 'set_input_delay' constraint due to warnings found

SDC file 'D:/Effinity/project/Uartecho/Uartecho.pt.sdc' parsed successfully.
1 clocks (including virtual clocks), 2 inputs and 6 outputs were constrained.

***** Beginning stage initial placement ... *****
Reading core interface constraints from 'D:/Effinity/project/Uartecho/outflow/Uartecho.interface.csv'.
Successfully processed interface constraints file "D:/Effinity/project/Uartecho/outflow/Uartecho.interface.csv".
Writing IO placement constraints to 'D:/Effinity/project/Uartecho/outflow\Uartecho.interface.io'.

Reading placement constraints from 'D:/Effinity/project/Uartecho/outflow\Uartecho.interface.io'.

Reading placement constraints from 'D:/Effinity/project/Uartecho/work_pnr\Uartecho.io_place'.
WARNING(89): Clock driver jtag_inst1_TCK should use the dedicated clock pad.
***** Ending stage initial placement *****

***** Beginning stage placement ... *****
Found 41 synchronizers as follows: 
	Synchronizer 0:  soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/system_rsp_payload_data[31]~FF
	Synchronizer 1:  soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/system_rsp_payload_data[30]~FF
	Synchronizer 2:  soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/system_rsp_payload_data[29]~FF
	Synchronizer 3:  soc_inst/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/rx/io_rxd_buffercc/buffers_0~FF soc_inst/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/rx/io_rxd_buffercc_io_dataOut~FF
	Synchronizer 4:  soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/system_rsp_payload_data[28]~FF
	Synchronizer 5:  soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/system_rsp_payload_data[27]~FF
	Synchronizer 6:  soc_inst/u_EfxSapphireSoc/bufferCC_8/buffers_0~FF soc_inst/u_EfxSapphireSoc/bufferCC_8_io_dataOut~FF
	Synchronizer 7:  soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/system_rsp_payload_data[26]~FF
	Synchronizer 8:  soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/system_rsp_payload_data[25]~FF
	Synchronizer 9:  soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/system_rsp_payload_data[24]~FF
	Synchronizer 10:  soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/system_rsp_payload_data[23]~FF
	Synchronizer 11:  soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/system_rsp_payload_data[22]~FF
	Synchronizer 12:  soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/system_rsp_payload_data[21]~FF
	Synchronizer 13:  soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/system_rsp_payload_data[20]~FF
	Synchronizer 14:  soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/system_rsp_payload_data[19]~FF
	Synchronizer 15:  soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/system_rsp_payload_data[18]~FF
	Synchronizer 16:  soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/system_rsp_payload_error~FF
	Synchronizer 17:  soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/system_rsp_payload_data[0]~FF
	Synchronizer 18:  soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/flowCCByToggle_1/inputArea_target_buffercc/buffers_0~FF soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/flowCCByToggle_1/inputArea_target_buffercc_io_dataOut~FF
	Synchronizer 19:  soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge_io_remote_cmd_payload_fragment[0]~FF
	Synchronizer 20:  soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/system_rsp_payload_data[14]~FF
	Synchronizer 21:  soc_inst/u_EfxSapphireSoc/bufferCC_7/buffers_0~FF soc_inst/u_EfxSapphireSoc/bufferCC_7_io_dataOut~FF
	Synchronizer 22:  soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/system_rsp_payload_data[1]~FF
	Synchronizer 23:  soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/system_rsp_valid~FF
	Synchronizer 24:  soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/system_rsp_payload_data[17]~FF
	Synchronizer 25:  soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge_io_remote_cmd_payload_last~FF
	Synchronizer 26:  soc_inst/u_EfxSapphireSoc/bufferCC_6/buffers_0~FF soc_inst/u_EfxSapphireSoc/bufferCC_6_io_dataOut~FF
	Synchronizer 27:  soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/system_rsp_payload_data[15]~FF
	Synchronizer 28:  soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/system_rsp_payload_data[16]~FF
	Synchronizer 29:  soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/system_rsp_payload_data[2]~FF
	Synchronizer 30:  soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/system_rsp_payload_data[3]~FF
	Synchronizer 31:  soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/system_rsp_payload_data[4]~FF
	Synchronizer 32:  soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/system_rsp_payload_data[5]~FF
	Synchronizer 33:  soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/system_rsp_payload_data[6]~FF
	Synchronizer 34:  soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/system_rsp_payload_data[7]~FF
	Synchronizer 35:  soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/system_rsp_payload_data[8]~FF
	Synchronizer 36:  soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/system_rsp_payload_data[9]~FF
	Synchronizer 37:  soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/system_rsp_payload_data[10]~FF
	Synchronizer 38:  soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/system_rsp_payload_data[11]~FF
	Synchronizer 39:  soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/system_rsp_payload_data[12]~FF
	Synchronizer 40:  soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/system_rsp_payload_data[13]~FF
Create D:/Effinity/project/Uartecho/outflow\Uartecho_after_qp.qdelay
QPLACER STATIC DB USAGE DISABLED
Starting Global Placer with 4 threads ...

 ----------     -------  --------------     -------
  Iteration       WHPWL Worst Slack (ps) Convergence
 ----------     -------  --------------     -------
          1    10193613           43461         2.7%
          2    10088127           44120         4.7%
          3     7840069           43728         5.9%
          4     7156731           43295         7.1%
          5     2491308           42207         9.8%
          6     1088302           42409        16.3%
          7      466237           40208        29.7%
          8      252096           39869        47.0%
          9      230612           38335        61.6%
         10      205148           38853        66.8%
         11      205121           38870        67.5%
         12      197815           38679        69.7%
         13      198310           38684        71.1%
         14      191223           38936        73.3%
         15      194734           37553        75.9%
         16      186530           38781        75.9%
         17      193063           39068        77.5%
         18      181440           37243        77.5%
         19      192894           37700        80.0%
         20      177713           38611        80.0%
         21      187980           38779        81.0%
         22      182265           37659        81.0%
         23      191360           38624        81.6%
         24      174083           38402        81.6%
         25      182528           37663        84.5%
         26      181164           37745        84.5%
         27      185124           37301        84.5%
         28      177466           37776        84.5%
         29      182117           37695        86.8%
         30      176495           38193        86.8%
         31      180330           38192        87.5%
         32      177229           37797        87.5%
         33      182427           37843        88.4%
         34      173396           37270        88.4%
         35      177832           37232        89.6%
         36      180985           37964        89.6%
         37      177232           37204        89.6%
         38      179053           37190        91.3%
         39      179572           37595        91.3%
         40      178554           38109        91.3%
         41      180127           37098        91.9%
         42      175983           37229        91.9%
         43      179221           37909        93.4%
         44      178546           36460        93.4%
         45      179019           36937        93.4%
         46      179203           37480        94.4%
         47      172993           37071        94.4%
         48      174400           37200        95.7%
         49      175872           37318        96.3%
         50      176775           37327        96.6%
         51      177531           37678        97.3%
         52      178435           37431        97.8%
         53      178566           36878        98.2%
Starting Annealer

 ----------     -------  --------------     -------
  Iteration       WHPWL  Delay Max (ps)     R Limit
 ----------     -------  --------------     -------
          0      172993           12500        30.0
          1      145558           14237        29.7
          2      117398           15105        30.0
          3       98924           15943        30.0
          4       91721           16967        30.0
          5       79737           17345        30.0
          6       71704           19503        30.0
          7       65071           19666        30.0
          8       62114           20457        30.0
          9       59508           18986        30.0
         10       57709           18036        30.0
         11       55921           18199        30.0
         12       54467           19455        30.0
         13       53473           18631        29.8
         14       52440           18529        29.7
         15       51520           18294        29.1
         16       51251           17601        28.5
         17       50509           18085        27.6
         18       50027           17936        26.8
         19       48835           18468        25.7
         20       48812           18590        24.7
         21       48234           18682        23.5
         22       47972           18540        22.4
         23       47166           17645        21.1
         24       47120           17589        20.0
         25       46487           17284        18.9
         26       46060           17788        17.7
         27       45731           17254        16.6
         28       45542           16869        15.5
         29       45168           17410        14.4
         30       44972           17533        13.5
         31       44705           16336        12.2
         32       44241           14828        11.1
Generate D:/Effinity/project/Uartecho/outflow\Uartecho_after_qp.qdelay
Placement successful: 4757 cells are placed
Peak congestion smeared over 1/4 of the chip is 0.149702 at 0,0
Congestion-weighted HPWL per net: 5.83046

Reading placement constraints from 'D:/Effinity/project/Uartecho/outflow/Uartecho.qplace'.
Finished Realigning Types (863 blocks needed type change)

Completed placement consistency check successfully.
Successfully created FPGA place file 'D:/Effinity/project/Uartecho/outflow/Uartecho.place'
Placement took 24.2002 seconds.
	Placement took 34.5469 seconds (approximately) in total CPU time.
Placement virtual memory usage: begin = 123.76 MB, end = 146.888 MB, delta = 23.128 MB
	Placement peak virtual memory usage = 568.196 MB
Placement resident set memory usage: begin = 133.392 MB, end = 150.804 MB, delta = 17.412 MB
	Placement peak resident set memory usage = 567.66 MB
***** Ending stage placement *****

