#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Nov 16 14:01:10 2023
# Process ID: 417937
# Current directory: /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/01_led_control/vivado/auto_create_project/hls/led_control
# Command line: vivado
# Log file: /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/01_led_control/vivado/auto_create_project/hls/led_control/vivado.log
# Journal file: /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/01_led_control/vivado/auto_create_project/hls/led_control/vivado.jou
# Running On: alinx-System-Product-Name, OS: Linux, CPU Frequency: 2993.778 MHz, CPU Physical cores: 32, Host memory: 134224 MB
#-----------------------------------------------------------
start_gui
create_project led_control /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/01_led_control/vivado -part xc7z010clg400-2
set_property  ip_repo_paths  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/01_led_control/vivado [current_project]
update_ip_catalog
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:led_control:1.0 led_control_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {0.5 10 -194} [get_bd_cells xlconstant_0]
set_property location {1 22 -174} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins led_control_0/ap_rst]
regenerate_bd_layout
set_property location {0.5 -29 27} [get_bd_cells xlconstant_0]
set_property location {1.5 28 16} [get_bd_cells xlconstant_0]
startgroup
create_bd_port -dir I -type clk -freq_hz 100000000 ap_clk
connect_bd_net [get_bd_pins /led_control_0/ap_clk] [get_bd_ports ap_clk]
endgroup
regenerate_bd_layout
startgroup
create_bd_port -dir O -from 0 -to 0 -type data led
connect_bd_net [get_bd_pins /led_control_0/led] [get_bd_ports led]
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_nets led_control_0_led] [get_bd_ports led]
startgroup
create_bd_port -dir O -from 0 -to 0 -type data led
connect_bd_net [get_bd_pins /led_control_0/led] [get_bd_ports led]
endgroup
regenerate_bd_layout
save_bd_design
generate_target all [get_files  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/01_led_control/vivado/led_control.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_led_control_0_0] }
export_ip_user_files -of_objects [get_files /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/01_led_control/vivado/led_control.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/01_led_control/vivado/led_control.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_led_control_0_0_synth_1 -jobs 16
wait_on_run design_1_led_control_0_0_synth_1
export_simulation -of_objects [get_files /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/01_led_control/vivado/led_control.srcs/sources_1/bd/design_1/design_1.bd] -directory /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/01_led_control/vivado/led_control.ip_user_files/sim_scripts -ip_user_files_dir /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/01_led_control/vivado/led_control.ip_user_files -ipstatic_source_dir /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/01_led_control/vivado/led_control.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/01_led_control/vivado/led_control.cache/compile_simlib/modelsim} {questa=/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/01_led_control/vivado/led_control.cache/compile_simlib/questa} {xcelium=/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/01_led_control/vivado/led_control.cache/compile_simlib/xcelium} {vcs=/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/01_led_control/vivado/led_control.cache/compile_simlib/vcs} {riviera=/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/01_led_control/vivado/led_control.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/01_led_control/vivado/led_control.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/01_led_control/vivado/led_control.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
file mkdir /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/01_led_control/vivado/led_control.srcs/constrs_1
file mkdir /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/01_led_control/vivado/led_control.srcs/constrs_1/new
close [ open /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/01_led_control/vivado/led_control.srcs/constrs_1/new/pinset.xdc w ]
add_files -fileset constrs_1 /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/01_led_control/vivado/led_control.srcs/constrs_1/new/pinset.xdc
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:led_control:1.0 [get_ips  design_1_led_control_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_led_control_0_0] -no_script -sync -force -quiet
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins led_control_0/ap_start]
regenerate_bd_layout
report_ip_status -name ip_status 
