TimeQuest Timing Analyzer report for DE2_TV
Mon Apr 08 15:42:35 2013
Quartus II 64-Bit Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 13. Slow Model Setup: 'OSC_50'
 14. Slow Model Setup: 'TD_CLK'
 15. Slow Model Setup: 'OSC_27'
 16. Slow Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
 17. Slow Model Hold: 'OSC_27'
 18. Slow Model Hold: 'OSC_50'
 19. Slow Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 20. Slow Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
 21. Slow Model Hold: 'TD_CLK'
 22. Slow Model Recovery: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 23. Slow Model Recovery: 'OSC_27'
 24. Slow Model Removal: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 25. Slow Model Removal: 'OSC_27'
 26. Slow Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 27. Slow Model Minimum Pulse Width: 'OSC_50'
 28. Slow Model Minimum Pulse Width: 'OSC_27'
 29. Slow Model Minimum Pulse Width: 'TD_CLK'
 30. Slow Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Propagation Delay
 36. Minimum Propagation Delay
 37. Output Enable Times
 38. Minimum Output Enable Times
 39. Output Disable Times
 40. Minimum Output Disable Times
 41. Fast Model Setup Summary
 42. Fast Model Hold Summary
 43. Fast Model Recovery Summary
 44. Fast Model Removal Summary
 45. Fast Model Minimum Pulse Width Summary
 46. Fast Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 47. Fast Model Setup: 'OSC_50'
 48. Fast Model Setup: 'TD_CLK'
 49. Fast Model Setup: 'OSC_27'
 50. Fast Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
 51. Fast Model Hold: 'TD_CLK'
 52. Fast Model Hold: 'OSC_27'
 53. Fast Model Hold: 'OSC_50'
 54. Fast Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 55. Fast Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
 56. Fast Model Recovery: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 57. Fast Model Recovery: 'OSC_27'
 58. Fast Model Removal: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 59. Fast Model Removal: 'OSC_27'
 60. Fast Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 61. Fast Model Minimum Pulse Width: 'OSC_50'
 62. Fast Model Minimum Pulse Width: 'TD_CLK'
 63. Fast Model Minimum Pulse Width: 'OSC_27'
 64. Fast Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
 65. Setup Times
 66. Hold Times
 67. Clock to Output Times
 68. Minimum Clock to Output Times
 69. Propagation Delay
 70. Minimum Propagation Delay
 71. Output Enable Times
 72. Minimum Output Enable Times
 73. Output Disable Times
 74. Minimum Output Disable Times
 75. Multicorner Timing Analysis Summary
 76. Setup Times
 77. Hold Times
 78. Clock to Output Times
 79. Minimum Clock to Output Times
 80. Progagation Delay
 81. Minimum Progagation Delay
 82. Setup Transfers
 83. Hold Transfers
 84. Recovery Transfers
 85. Removal Transfers
 86. Report TCCS
 87. Report RSKM
 88. Unconstrained Paths
 89. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name      ; DE2_TV                                            ;
; Device Family      ; Cyclone II                                        ;
; Device Name        ; EP2C35F672C8                                      ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Unavailable                                       ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.50        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;  20.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; DE2_TV.sdc    ; OK     ; Mon Apr 08 15:42:32 2013 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------+-----------+------------+-----------+--------+------------+------------+-----------+-------------+--------+--------+-----------+------------+----------+--------+---------------------------------------------+-----------------------------------------------+
; Clock Name                                                                ; Type      ; Period     ; Frequency ; Rise   ; Fall       ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                      ; Targets                                       ;
+---------------------------------------------------------------------------+-----------+------------+-----------+--------+------------+------------+-----------+-------------+--------+--------+-----------+------------+----------+--------+---------------------------------------------+-----------------------------------------------+
; OSC_27                                                                    ; Base      ; 37.037     ; 27.0 MHz  ; 0.000  ; 18.518     ;            ;           ;             ;        ;        ;           ;            ;          ;        ;                                             ; { OSC_27 }                                    ;
; OSC_50                                                                    ; Base      ; 20.000     ; 50.0 MHz  ; 0.000  ; 10.000     ;            ;           ;             ;        ;        ;           ;            ;          ;        ;                                             ; { OSC_50 }                                    ;
; Reset_Delay:u3|oRST_0                                                     ; Generated ; 327680.000 ; 0.0 MHz   ; 0.000  ; 163840.000 ;            ; 16384     ; 1           ;        ;        ;           ;            ; false    ; OSC_50 ; OSC_50                                      ; { Reset_Delay:u3|oRST_0 }                     ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Generated ; 9.259      ; 108.0 MHz ; 0.000  ; 4.629      ; 50.00      ; 1         ; 4           ;        ;        ;           ;            ; false    ; OSC_27 ; u6|sdram_pll1|altpll_component|pll|inclk[0] ; { u6|sdram_pll1|altpll_component|pll|clk[0] } ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ; Generated ; 9.259      ; 108.0 MHz ; -3.009 ; 1.620      ; 50.00      ; 1         ; 4           ; -117.0 ;        ;           ;            ; false    ; OSC_27 ; u6|sdram_pll1|altpll_component|pll|inclk[0] ; { u6|sdram_pll1|altpll_component|pll|clk[1] } ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Generated ; 53.703     ; 18.62 MHz ; 0.000  ; 26.851     ; 50.00      ; 29        ; 20          ;        ;        ;           ;            ; false    ; OSC_27 ; u6|sdram_pll1|altpll_component|pll|inclk[0] ; { u6|sdram_pll1|altpll_component|pll|clk[2] } ;
; TD_CLK                                                                    ; Base      ; 37.037     ; 27.0 MHz  ; 0.000  ; 18.518     ;            ;           ;             ;        ;        ;           ;            ;          ;        ;                                             ; { TD_CLK }                                    ;
+---------------------------------------------------------------------------+-----------+------------+-----------+--------+------------+------------+-----------+-------------+--------+--------+-----------+------------+----------+--------+---------------------------------------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                         ;
+------------+-----------------+---------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                ; Note ;
+------------+-----------------+---------------------------------------------------------------------------+------+
; 64.88 MHz  ; 64.88 MHz       ; TD_CLK                                                                    ;      ;
; 96.72 MHz  ; 96.72 MHz       ; OSC_27                                                                    ;      ;
; 135.78 MHz ; 135.78 MHz      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;      ;
; 162.02 MHz ; 162.02 MHz      ; OSC_50                                                                    ;      ;
; 252.53 MHz ; 252.53 MHz      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;      ;
+------------+-----------------+---------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                           ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 1.894  ; 0.000         ;
; OSC_50                                                                    ; 13.828 ; 0.000         ;
; TD_CLK                                                                    ; 21.623 ; 0.000         ;
; OSC_27                                                                    ; 26.698 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 49.743 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                           ;
+---------------------------------------------------------------------------+-------+---------------+
; Clock                                                                     ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------+-------+---------------+
; OSC_27                                                                    ; 0.352 ; 0.000         ;
; OSC_50                                                                    ; 0.499 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.499 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.499 ; 0.000         ;
; TD_CLK                                                                    ; 0.499 ; 0.000         ;
+---------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                                        ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 2.380  ; 0.000         ;
; OSC_27                                                                    ; 16.215 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                                         ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 5.960  ; 0.000         ;
; OSC_27                                                                    ; 19.855 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                             ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 1.562  ; 0.000         ;
; OSC_50                                                                    ; 8.758  ; 0.000         ;
; OSC_27                                                                    ; 15.451 ; 0.000         ;
; TD_CLK                                                                    ; 15.451 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 25.609 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                           ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 1.894 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~16_OTERM43                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 7.405      ;
; 1.929 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~16_OTERM43                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 7.369      ;
; 1.969 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.007      ; 7.337      ;
; 1.992 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~16_OTERM43                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 7.307      ;
; 2.060 ; Sdram_Control_4Port:u6|RD_MASK[1]                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.012      ; 7.251      ;
; 2.084 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~14_OTERM45                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 7.215      ;
; 2.119 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~14_OTERM45                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 7.179      ;
; 2.182 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~14_OTERM45                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 7.117      ;
; 2.248 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~16_OTERM43                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 7.051      ;
; 2.287 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~1_OTERM23          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.006      ; 7.018      ;
; 2.349 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~16_OTERM43                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.950      ;
; 2.354 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.007      ; 6.952      ;
; 2.365 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM27        ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~2_OTERM31          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.934      ;
; 2.365 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~2_OTERM33          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.006      ; 6.940      ;
; 2.378 ; Sdram_Control_4Port:u6|RD_MASK[1]                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~1_OTERM23          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.011      ; 6.932      ;
; 2.387 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM27        ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~1_OTERM19          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.912      ;
; 2.438 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~14_OTERM45                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.861      ;
; 2.445 ; Sdram_Control_4Port:u6|RD_MASK[1]                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.012      ; 6.866      ;
; 2.456 ; Sdram_Control_4Port:u6|RD_MASK[1]                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~2_OTERM33          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.011      ; 6.854      ;
; 2.539 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~14_OTERM45                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.760      ;
; 2.591 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~2_OTERM31          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.002      ; 6.710      ;
; 2.592 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.007      ; 6.714      ;
; 2.613 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~1_OTERM19          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.002      ; 6.688      ;
; 2.644 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                    ; Sdram_Control_4Port:u6|mADDR[10]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 6.651      ;
; 2.644 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                    ; Sdram_Control_4Port:u6|mADDR[11]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 6.651      ;
; 2.644 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                    ; Sdram_Control_4Port:u6|mADDR[12]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 6.651      ;
; 2.644 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                    ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 6.651      ;
; 2.644 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                    ; Sdram_Control_4Port:u6|mADDR[14]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 6.651      ;
; 2.644 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                    ; Sdram_Control_4Port:u6|mADDR[15]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 6.651      ;
; 2.644 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                    ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 6.651      ;
; 2.644 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                    ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 6.651      ;
; 2.644 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                    ; Sdram_Control_4Port:u6|mADDR[21]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 6.651      ;
; 2.662 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                    ; Sdram_Control_4Port:u6|mADDR[8]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 6.636      ;
; 2.662 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                    ; Sdram_Control_4Port:u6|mADDR[9]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 6.636      ;
; 2.662 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                    ; Sdram_Control_4Port:u6|mADDR[7]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 6.636      ;
; 2.662 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                    ; Sdram_Control_4Port:u6|mADDR[18]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 6.636      ;
; 2.662 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                    ; Sdram_Control_4Port:u6|mADDR[19]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 6.636      ;
; 2.662 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                    ; Sdram_Control_4Port:u6|mADDR[22]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 6.636      ;
; 2.662 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                    ; Sdram_Control_4Port:u6|mADDR[20]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 6.636      ;
; 2.683 ; Sdram_Control_4Port:u6|RD_MASK[1]                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.012      ; 6.628      ;
; 2.694 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~14_OTERM45                                             ; Sdram_Control_4Port:u6|mADDR[9]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.017     ; 6.588      ;
; 2.717 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~2_OTERM31        ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~2_OTERM31          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.582      ;
; 2.726 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~16_OTERM43                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.573      ;
; 2.739 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~2_OTERM31        ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~1_OTERM19          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.560      ;
; 2.754 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM27        ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.001      ; 6.546      ;
; 2.760 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~14_OTERM45                                             ; Sdram_Control_4Port:u6|mADDR[8]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.017     ; 6.522      ;
; 2.769 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~16_OTERM43                                             ; Sdram_Control_4Port:u6|mADDR[9]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.017     ; 6.513      ;
; 2.811 ; Sdram_Control_4Port:u6|RD_MASK[0]                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~2_OTERM31          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.007      ; 6.495      ;
; 2.824 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~3_OTERM35        ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~2_OTERM31          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 6.474      ;
; 2.826 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]_OTERM17              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.473      ;
; 2.827 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.472      ;
; 2.833 ; Sdram_Control_4Port:u6|RD_MASK[0]                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~1_OTERM19          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.007      ; 6.473      ;
; 2.835 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~16_OTERM43                                             ; Sdram_Control_4Port:u6|mADDR[8]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.017     ; 6.447      ;
; 2.846 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~3_OTERM35        ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~1_OTERM19          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 6.452      ;
; 2.856 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~3_OTERM37          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.007      ; 6.450      ;
; 2.858 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~14_OTERM45                                             ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.020     ; 6.421      ;
; 2.862 ; Sdram_Control_4Port:u6|rWR1_ADDR[13]                                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[8]                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.437      ;
; 2.862 ; Sdram_Control_4Port:u6|rWR1_ADDR[13]                                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[21]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.437      ;
; 2.862 ; Sdram_Control_4Port:u6|rWR1_ADDR[13]                                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[18]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.437      ;
; 2.862 ; Sdram_Control_4Port:u6|rWR1_ADDR[13]                                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[7]                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.437      ;
; 2.862 ; Sdram_Control_4Port:u6|rWR1_ADDR[13]                                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[16]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.437      ;
; 2.862 ; Sdram_Control_4Port:u6|rWR1_ADDR[13]                                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[17]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.437      ;
; 2.862 ; Sdram_Control_4Port:u6|rWR1_ADDR[13]                                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[20]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.437      ;
; 2.862 ; Sdram_Control_4Port:u6|rWR1_ADDR[13]                                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.437      ;
; 2.862 ; Sdram_Control_4Port:u6|rWR1_ADDR[13]                                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[19]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.437      ;
; 2.862 ; Sdram_Control_4Port:u6|rWR1_ADDR[13]                                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[15]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.437      ;
; 2.862 ; Sdram_Control_4Port:u6|rWR1_ADDR[13]                                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[14]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.437      ;
; 2.862 ; Sdram_Control_4Port:u6|rWR1_ADDR[13]                                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[12]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.437      ;
; 2.862 ; Sdram_Control_4Port:u6|rWR1_ADDR[13]                                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[13]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.437      ;
; 2.862 ; Sdram_Control_4Port:u6|rWR1_ADDR[13]                                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[9]                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.437      ;
; 2.862 ; Sdram_Control_4Port:u6|rWR1_ADDR[13]                                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[11]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.437      ;
; 2.862 ; Sdram_Control_4Port:u6|rWR1_ADDR[13]                                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[10]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.437      ;
; 2.871 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]_OTERM17              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.428      ;
; 2.872 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.427      ;
; 2.873 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.007      ; 6.433      ;
; 2.877 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~3_OTERM37        ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.422      ;
; 2.879 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM27        ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~3_OTERM35          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.001      ; 6.421      ;
; 2.889 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.071      ; 6.395      ;
; 2.889 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.071      ; 6.395      ;
; 2.889 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.071      ; 6.395      ;
; 2.889 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.071      ; 6.395      ;
; 2.889 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.071      ; 6.395      ;
; 2.889 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.071      ; 6.395      ;
; 2.889 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.071      ; 6.395      ;
; 2.912 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.387      ;
; 2.912 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.387      ;
; 2.912 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.387      ;
; 2.912 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.387      ;
; 2.912 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.387      ;
; 2.916 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~14_OTERM45                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.383      ;
; 2.932 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~16_OTERM43                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.367      ;
; 2.933 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~16_OTERM43                                             ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.020     ; 6.346      ;
; 2.934 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]_OTERM17              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.365      ;
; 2.934 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.071      ; 6.350      ;
; 2.934 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.071      ; 6.350      ;
; 2.934 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.071      ; 6.350      ;
; 2.934 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.071      ; 6.350      ;
; 2.934 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.071      ; 6.350      ;
; 2.934 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.071      ; 6.350      ;
; 2.934 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.071      ; 6.350      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'OSC_50'                                                                                                       ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 13.828 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[20] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.212      ;
; 13.828 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[21] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.212      ;
; 13.828 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[19] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.212      ;
; 13.828 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[17] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.212      ;
; 13.828 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[18] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.212      ;
; 13.828 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[16] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.212      ;
; 13.828 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[11] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.212      ;
; 13.828 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[13] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.212      ;
; 13.828 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[14] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.212      ;
; 13.828 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[15] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.212      ;
; 13.828 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[12] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.212      ;
; 14.007 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[20] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.033      ;
; 14.007 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[21] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.033      ;
; 14.007 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[19] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.033      ;
; 14.007 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[17] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.033      ;
; 14.007 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[18] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.033      ;
; 14.007 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[16] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.033      ;
; 14.007 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[11] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.033      ;
; 14.007 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[13] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.033      ;
; 14.007 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[14] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.033      ;
; 14.007 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[15] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.033      ;
; 14.007 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[12] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.033      ;
; 14.098 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[20] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.942      ;
; 14.098 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[21] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.942      ;
; 14.098 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[19] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.942      ;
; 14.098 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[17] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.942      ;
; 14.098 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[18] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.942      ;
; 14.098 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[16] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.942      ;
; 14.098 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[11] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.942      ;
; 14.098 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[13] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.942      ;
; 14.098 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[14] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.942      ;
; 14.098 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[15] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.942      ;
; 14.098 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[12] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.942      ;
; 14.231 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[2]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.808      ;
; 14.231 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[3]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.808      ;
; 14.231 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[1]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.808      ;
; 14.231 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[9]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.808      ;
; 14.231 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[10] ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.808      ;
; 14.231 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[8]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.808      ;
; 14.231 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[6]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.808      ;
; 14.231 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[7]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.808      ;
; 14.231 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[5]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.808      ;
; 14.231 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[4]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.808      ;
; 14.362 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[20] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.678      ;
; 14.362 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[21] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.678      ;
; 14.362 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[19] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.678      ;
; 14.362 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[17] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.678      ;
; 14.362 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[18] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.678      ;
; 14.362 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[16] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.678      ;
; 14.362 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[11] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.678      ;
; 14.362 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[13] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.678      ;
; 14.362 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[14] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.678      ;
; 14.362 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[15] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.678      ;
; 14.362 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[12] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.678      ;
; 14.379 ; Reset_Delay:u3|Cont[1]  ; Reset_Delay:u3|Cont[20] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 5.662      ;
; 14.379 ; Reset_Delay:u3|Cont[1]  ; Reset_Delay:u3|Cont[21] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 5.662      ;
; 14.379 ; Reset_Delay:u3|Cont[1]  ; Reset_Delay:u3|Cont[19] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 5.662      ;
; 14.379 ; Reset_Delay:u3|Cont[1]  ; Reset_Delay:u3|Cont[17] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 5.662      ;
; 14.379 ; Reset_Delay:u3|Cont[1]  ; Reset_Delay:u3|Cont[18] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 5.662      ;
; 14.379 ; Reset_Delay:u3|Cont[1]  ; Reset_Delay:u3|Cont[16] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 5.662      ;
; 14.379 ; Reset_Delay:u3|Cont[1]  ; Reset_Delay:u3|Cont[11] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 5.662      ;
; 14.379 ; Reset_Delay:u3|Cont[1]  ; Reset_Delay:u3|Cont[13] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 5.662      ;
; 14.379 ; Reset_Delay:u3|Cont[1]  ; Reset_Delay:u3|Cont[14] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 5.662      ;
; 14.379 ; Reset_Delay:u3|Cont[1]  ; Reset_Delay:u3|Cont[15] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 5.662      ;
; 14.379 ; Reset_Delay:u3|Cont[1]  ; Reset_Delay:u3|Cont[12] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 5.662      ;
; 14.410 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[2]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.629      ;
; 14.410 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[3]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.629      ;
; 14.410 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[1]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.629      ;
; 14.410 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[9]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.629      ;
; 14.410 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[10] ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.629      ;
; 14.410 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[8]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.629      ;
; 14.410 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[6]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.629      ;
; 14.410 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[7]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.629      ;
; 14.410 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[5]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.629      ;
; 14.410 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[4]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.629      ;
; 14.431 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[20] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 5.610      ;
; 14.431 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[21] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 5.610      ;
; 14.431 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[19] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 5.610      ;
; 14.431 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[17] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 5.610      ;
; 14.431 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[18] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 5.610      ;
; 14.431 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[16] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 5.610      ;
; 14.431 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[11] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 5.610      ;
; 14.431 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[13] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 5.610      ;
; 14.431 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[14] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 5.610      ;
; 14.431 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[15] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 5.610      ;
; 14.431 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[12] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 5.610      ;
; 14.501 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[2]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.538      ;
; 14.501 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[3]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.538      ;
; 14.501 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[1]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.538      ;
; 14.501 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[9]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.538      ;
; 14.501 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[10] ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.538      ;
; 14.501 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[8]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.538      ;
; 14.501 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[6]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.538      ;
; 14.501 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[7]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.538      ;
; 14.501 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[5]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.538      ;
; 14.501 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[4]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.538      ;
; 14.503 ; Reset_Delay:u3|Cont[3]  ; Reset_Delay:u3|Cont[20] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 5.538      ;
; 14.503 ; Reset_Delay:u3|Cont[3]  ; Reset_Delay:u3|Cont[21] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 5.538      ;
; 14.503 ; Reset_Delay:u3|Cont[3]  ; Reset_Delay:u3|Cont[19] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 5.538      ;
; 14.503 ; Reset_Delay:u3|Cont[3]  ; Reset_Delay:u3|Cont[17] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 5.538      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'TD_CLK'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 21.623 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|Data_Valid                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.960      ; 16.414     ;
; 21.855 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.882      ; 16.104     ;
; 22.010 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|Data_Valid                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.972      ; 16.039     ;
; 22.040 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|Data_Valid                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.972      ; 16.009     ;
; 22.082 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|Data_Valid                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.972      ; 15.967     ;
; 22.242 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.894      ; 15.729     ;
; 22.272 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.894      ; 15.699     ;
; 22.279 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.882      ; 15.680     ;
; 22.280 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.882      ; 15.679     ;
; 22.314 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.894      ; 15.657     ;
; 22.372 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|Data_Valid                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.972      ; 15.677     ;
; 22.452 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|Data_Valid                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.972      ; 15.597     ;
; 22.498 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.962      ; 15.541     ;
; 22.604 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.894      ; 15.367     ;
; 22.666 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.894      ; 15.305     ;
; 22.667 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.894      ; 15.304     ;
; 22.684 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.894      ; 15.287     ;
; 22.696 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.894      ; 15.275     ;
; 22.697 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.894      ; 15.274     ;
; 22.738 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.894      ; 15.233     ;
; 22.739 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.894      ; 15.232     ;
; 22.791 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.962      ; 15.248     ;
; 22.791 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.962      ; 15.248     ;
; 22.792 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.962      ; 15.247     ;
; 22.792 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.962      ; 15.247     ;
; 22.885 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.974      ; 15.166     ;
; 22.915 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.974      ; 15.136     ;
; 22.957 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.974      ; 15.094     ;
; 23.028 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.894      ; 14.943     ;
; 23.029 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.894      ; 14.942     ;
; 23.108 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.894      ; 14.863     ;
; 23.109 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.894      ; 14.862     ;
; 23.178 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.974      ; 14.873     ;
; 23.178 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.974      ; 14.873     ;
; 23.179 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.974      ; 14.872     ;
; 23.179 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.974      ; 14.872     ;
; 23.208 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.974      ; 14.843     ;
; 23.208 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.974      ; 14.843     ;
; 23.209 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.974      ; 14.842     ;
; 23.209 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.974      ; 14.842     ;
; 23.247 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.974      ; 14.804     ;
; 23.250 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.974      ; 14.801     ;
; 23.250 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.974      ; 14.801     ;
; 23.251 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.974      ; 14.800     ;
; 23.251 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.974      ; 14.800     ;
; 23.327 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.974      ; 14.724     ;
; 23.540 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.974      ; 14.511     ;
; 23.540 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.974      ; 14.511     ;
; 23.541 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.974      ; 14.510     ;
; 23.541 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.974      ; 14.510     ;
; 23.620 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.974      ; 14.431     ;
; 23.620 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.974      ; 14.431     ;
; 23.621 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.974      ; 14.430     ;
; 23.621 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.974      ; 14.430     ;
; 25.454 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|Data_Valid                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.323      ; 12.946     ;
; 25.686 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.245      ; 12.636     ;
; 26.110 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.245      ; 12.212     ;
; 26.111 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.245      ; 12.211     ;
; 26.329 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.325      ; 12.073     ;
; 26.622 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.325      ; 11.780     ;
; 26.622 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.325      ; 11.780     ;
; 26.623 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.325      ; 11.779     ;
; 26.623 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.325      ; 11.779     ;
; 27.888 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|Data_Valid                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.323      ; 10.512     ;
; 28.120 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.245      ; 10.202     ;
; 28.326 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 8.751      ;
; 28.328 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 8.749      ;
; 28.328 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 8.749      ;
; 28.544 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.245      ; 9.778      ;
; 28.545 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.245      ; 9.777      ;
; 28.641 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 8.436      ;
; 28.643 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 8.434      ;
; 28.643 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 8.434      ;
; 28.721 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.547      ; 8.903      ;
; 28.723 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.547      ; 8.901      ;
; 28.723 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.547      ; 8.901      ;
; 28.763 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.325      ; 9.639      ;
; 28.873 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.547      ; 8.751      ;
; 28.875 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.547      ; 8.749      ;
; 28.875 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.547      ; 8.749      ;
; 29.048 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 8.029      ;
; 29.050 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 8.027      ;
; 29.050 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 8.027      ;
; 29.056 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.325      ; 9.346      ;
; 29.056 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.325      ; 9.346      ;
; 29.057 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.325      ; 9.345      ;
; 29.057 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.325      ; 9.345      ;
; 29.086 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 7.991      ;
; 29.088 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 7.989      ;
; 29.088 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 7.989      ;
; 29.098 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.547      ; 8.526      ;
; 29.100 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.547      ; 8.524      ;
; 29.100 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.547      ; 8.524      ;
; 29.132 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.547      ; 8.492      ;
; 29.134 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.547      ; 8.490      ;
; 29.134 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.547      ; 8.490      ;
; 29.230 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.547     ; 7.300      ;
; 29.263 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.552      ; 8.366      ;
; 29.265 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.552      ; 8.364      ;
; 29.265 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.552      ; 8.364      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'OSC_27'                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 26.698 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10                                         ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.388     ; 9.991      ;
; 26.784 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10                                         ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.388     ; 9.905      ;
; 26.819 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT3                                ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.421     ; 9.837      ;
; 26.835 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10                                         ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.421     ; 9.821      ;
; 26.861 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT1                                ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.421     ; 9.795      ;
; 26.870 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10                                         ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.388     ; 9.819      ;
; 26.905 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT3                                ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.421     ; 9.751      ;
; 26.907 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT3                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.388     ; 9.782      ;
; 26.921 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10                                         ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.421     ; 9.735      ;
; 26.947 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT1                                ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.421     ; 9.709      ;
; 26.956 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10                                         ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.388     ; 9.733      ;
; 26.991 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT3                                ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.421     ; 9.665      ;
; 26.993 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT3                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.388     ; 9.696      ;
; 27.007 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10                                         ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.421     ; 9.649      ;
; 27.020 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT1                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.388     ; 9.669      ;
; 27.033 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT1                                ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.421     ; 9.623      ;
; 27.042 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10                                         ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[22]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.388     ; 9.647      ;
; 27.060 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT8                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.388     ; 9.629      ;
; 27.077 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT3                                ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.421     ; 9.579      ;
; 27.079 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT3                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.388     ; 9.610      ;
; 27.080 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 9.997      ;
; 27.080 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 9.997      ;
; 27.093 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10                                         ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.421     ; 9.563      ;
; 27.106 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT1                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.388     ; 9.583      ;
; 27.113 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT4                                ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.421     ; 9.543      ;
; 27.118 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT1                                ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.406     ; 9.553      ;
; 27.119 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT1                                ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.421     ; 9.537      ;
; 27.128 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10                                         ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[21]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.388     ; 9.561      ;
; 27.146 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT8                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.388     ; 9.543      ;
; 27.148 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 9.929      ;
; 27.148 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 9.929      ;
; 27.151 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 9.923      ;
; 27.151 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 9.923      ;
; 27.163 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT3                                ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[22]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.421     ; 9.493      ;
; 27.165 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT3                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.388     ; 9.524      ;
; 27.172 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT3                                ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.406     ; 9.499      ;
; 27.173 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT2                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.388     ; 9.516      ;
; 27.179 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10                                         ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[22]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.421     ; 9.477      ;
; 27.184 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 9.893      ;
; 27.184 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 9.893      ;
; 27.192 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT1                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.388     ; 9.497      ;
; 27.196 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 9.882      ;
; 27.196 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 9.882      ;
; 27.199 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT4                                ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.421     ; 9.457      ;
; 27.204 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT1                                ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.406     ; 9.467      ;
; 27.205 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT1                                ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[22]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.421     ; 9.451      ;
; 27.209 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 9.865      ;
; 27.209 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 9.865      ;
; 27.232 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT8                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.388     ; 9.457      ;
; 27.249 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT3                                ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[21]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.421     ; 9.407      ;
; 27.250 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 9.824      ;
; 27.250 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 9.824      ;
; 27.251 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT3                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[22]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.388     ; 9.438      ;
; 27.258 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT3                                ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.406     ; 9.413      ;
; 27.259 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT2                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.388     ; 9.430      ;
; 27.265 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10                                         ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[21]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.421     ; 9.391      ;
; 27.278 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT1                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.388     ; 9.411      ;
; 27.284 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT6                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.388     ; 9.405      ;
; 27.285 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT4                                ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.421     ; 9.371      ;
; 27.290 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT1                                ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.406     ; 9.381      ;
; 27.291 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT1                                ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[21]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.421     ; 9.365      ;
; 27.318 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10                                         ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[20]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.388     ; 9.371      ;
; 27.318 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT8                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.388     ; 9.371      ;
; 27.337 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT3                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[21]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.388     ; 9.352      ;
; 27.338 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 9.739      ;
; 27.344 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT3                                ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.406     ; 9.327      ;
; 27.345 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT2                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.388     ; 9.344      ;
; 27.364 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT1                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[22]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.388     ; 9.325      ;
; 27.364 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT4                                ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.406     ; 9.307      ;
; 27.370 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT6                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.388     ; 9.319      ;
; 27.371 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT4                                ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.421     ; 9.285      ;
; 27.376 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT1                                ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.406     ; 9.295      ;
; 27.383 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT4                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.388     ; 9.306      ;
; 27.387 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10                                         ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.406     ; 9.284      ;
; 27.404 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10                                         ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[19]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.388     ; 9.285      ;
; 27.404 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT8                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[22]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.388     ; 9.285      ;
; 27.406 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 9.671      ;
; 27.409 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 9.665      ;
; 27.430 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT3                                ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.406     ; 9.241      ;
; 27.431 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT2                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.388     ; 9.258      ;
; 27.434 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT2                                ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.421     ; 9.222      ;
; 27.434 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 9.643      ;
; 27.434 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 9.643      ;
; 27.442 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 9.635      ;
; 27.447 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10                                         ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.412     ; 9.218      ;
; 27.450 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT1                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[21]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.388     ; 9.239      ;
; 27.450 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT4                                ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.406     ; 9.221      ;
; 27.454 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 9.624      ;
; 27.456 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT6                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.388     ; 9.233      ;
; 27.457 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT4                                ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[22]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.421     ; 9.199      ;
; 27.467 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 9.607      ;
; 27.469 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT4                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.388     ; 9.220      ;
; 27.473 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10                                         ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.406     ; 9.198      ;
; 27.485 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT5                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.388     ; 9.204      ;
; 27.490 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10                                         ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[18]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.388     ; 9.199      ;
; 27.490 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT8                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[21]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.388     ; 9.199      ;
; 27.508 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 9.566      ;
; 27.517 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT2                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[22]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.388     ; 9.172      ;
; 27.520 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT2                                ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.421     ; 9.136      ;
; 27.526 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT1                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.412     ; 9.139      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                                                                                                 ;
+--------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 49.743 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.000      ;
; 49.743 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.000      ;
; 49.743 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.000      ;
; 49.743 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.000      ;
; 49.743 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.000      ;
; 49.743 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.000      ;
; 49.743 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.000      ;
; 49.743 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.000      ;
; 49.743 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.000      ;
; 49.794 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.949      ;
; 49.794 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.949      ;
; 49.794 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.949      ;
; 49.794 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.949      ;
; 49.794 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.949      ;
; 49.794 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.949      ;
; 49.794 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.949      ;
; 49.794 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.949      ;
; 49.794 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.949      ;
; 50.045 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.698      ;
; 50.045 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.698      ;
; 50.045 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.698      ;
; 50.045 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.698      ;
; 50.045 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.698      ;
; 50.045 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.698      ;
; 50.045 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.698      ;
; 50.045 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.698      ;
; 50.045 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.698      ;
; 50.219 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.524      ;
; 50.219 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.524      ;
; 50.219 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.524      ;
; 50.219 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.524      ;
; 50.219 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.524      ;
; 50.219 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.524      ;
; 50.219 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.524      ;
; 50.219 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.524      ;
; 50.219 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.524      ;
; 50.381 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.362      ;
; 50.381 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.362      ;
; 50.381 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.362      ;
; 50.381 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.362      ;
; 50.381 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.362      ;
; 50.381 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.362      ;
; 50.381 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.362      ;
; 50.381 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.362      ;
; 50.381 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.362      ;
; 50.433 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.310      ;
; 50.433 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.310      ;
; 50.433 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.310      ;
; 50.433 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.310      ;
; 50.433 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.310      ;
; 50.433 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.310      ;
; 50.433 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.310      ;
; 50.433 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.310      ;
; 50.433 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.310      ;
; 50.618 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.125      ;
; 50.618 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.125      ;
; 50.618 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.125      ;
; 50.618 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.125      ;
; 50.618 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.125      ;
; 50.618 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.125      ;
; 50.618 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.125      ;
; 50.618 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.125      ;
; 50.618 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.125      ;
; 50.619 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.124      ;
; 50.670 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.073      ;
; 50.921 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.822      ;
; 51.095 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.648      ;
; 51.257 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.486      ;
; 51.309 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.434      ;
; 51.494 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.249      ;
; 51.664 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.079      ;
; 51.664 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.079      ;
; 51.664 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.079      ;
; 51.664 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.079      ;
; 51.664 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.079      ;
; 51.664 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.079      ;
; 51.664 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.079      ;
; 51.664 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.079      ;
; 51.664 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.079      ;
; 51.766 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.977      ;
; 51.790 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.953      ;
; 51.790 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.953      ;
; 51.790 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.953      ;
; 51.790 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.953      ;
; 51.790 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.953      ;
; 51.790 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.953      ;
; 51.790 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.953      ;
; 51.790 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.953      ;
; 51.918 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.825      ;
; 52.190 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.553      ;
; 52.230 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.513      ;
; 52.231 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.512      ;
; 52.282 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.461      ;
; 52.310 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.433      ;
; 52.656 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.087      ;
; 52.657 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.086      ;
; 52.657 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.086      ;
; 52.659 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.084      ;
; 52.665 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.078      ;
; 52.938 ; AUDIO_DAC_ADC:u12|LRCK_1X        ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.805      ;
+--------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'OSC_27'                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.352 ; VGA_Ctrl:u9|H_Cont[5]                                                                                                                                          ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                                                       ; OSC_27       ; OSC_27      ; 0.000        ; 0.434      ; 1.092      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                            ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                                                       ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.735 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                            ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.041      ;
; 0.735 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.041      ;
; 0.737 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                            ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.043      ;
; 0.737 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.043      ;
; 0.737 ; YCbCr2RGB:u8|X_OUT[5]                                                                                                                                          ; YCbCr2RGB:u8|oRed[5]                                                                                                                                                                      ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.043      ;
; 0.746 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                            ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]                            ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.052      ;
; 0.753 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                                                         ; VGA_Ctrl:u9|H_Cont[10]                                                                                                                                                                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.059      ;
; 0.763 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.069      ;
; 0.767 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.073      ;
; 0.768 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.074      ;
; 0.772 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.078      ;
; 0.775 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.081      ;
; 0.776 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.082      ;
; 0.776 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.082      ;
; 0.780 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.086      ;
; 0.781 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.087      ;
; 0.787 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.093      ;
; 0.788 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.094      ;
; 0.789 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.095      ;
; 0.793 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.099      ;
; 0.796 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.102      ;
; 0.822 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                                                          ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                                                       ; OSC_27       ; OSC_27      ; 0.000        ; 0.434      ; 1.562      ;
; 0.891 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                            ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.197      ;
; 0.891 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                            ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.197      ;
; 0.900 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                            ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.206      ;
; 0.902 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]                            ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.208      ;
; 0.911 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.217      ;
; 0.911 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.217      ;
; 0.919 ; YCbCr2RGB:u8|Y_OUT[3]                                                                                                                                          ; YCbCr2RGB:u8|oGreen[3]                                                                                                                                                                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.225      ;
; 0.920 ; YCbCr2RGB:u8|Y_OUT[1]                                                                                                                                          ; YCbCr2RGB:u8|oGreen[1]                                                                                                                                                                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.226      ;
; 0.994 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[2]                                                   ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg2                                           ; OSC_27       ; OSC_27      ; 0.000        ; 0.140      ; 1.401      ;
; 0.997 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[9]                                                   ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg9                                           ; OSC_27       ; OSC_27      ; 0.000        ; 0.135      ; 1.399      ;
; 1.013 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[5]                                                   ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg5                                           ; OSC_27       ; OSC_27      ; 0.000        ; 0.135      ; 1.415      ;
; 1.013 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[1]                                                   ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg1                                           ; OSC_27       ; OSC_27      ; 0.000        ; 0.140      ; 1.420      ;
; 1.018 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[4]                                                   ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg4                                           ; OSC_27       ; OSC_27      ; 0.000        ; 0.135      ; 1.420      ;
; 1.020 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ; OSC_27       ; OSC_27      ; 0.000        ; 0.092      ; 1.379      ;
; 1.025 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[3]                                                   ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg3                                           ; OSC_27       ; OSC_27      ; 0.000        ; 0.135      ; 1.427      ;
; 1.035 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]                            ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 1.340      ;
; 1.035 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[0]                                                   ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg0                                           ; OSC_27       ; OSC_27      ; 0.000        ; 0.097      ; 1.399      ;
; 1.040 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[9]                                                   ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg9                                           ; OSC_27       ; OSC_27      ; 0.000        ; 0.092      ; 1.399      ;
; 1.040 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ; OSC_27       ; OSC_27      ; 0.000        ; 0.092      ; 1.399      ;
; 1.044 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                              ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 1.349      ;
; 1.044 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[8]                                                   ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg8                                           ; OSC_27       ; OSC_27      ; 0.000        ; 0.135      ; 1.446      ;
; 1.045 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[7]                                                   ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg7                                           ; OSC_27       ; OSC_27      ; 0.000        ; 0.135      ; 1.447      ;
; 1.045 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ; OSC_27       ; OSC_27      ; 0.000        ; 0.092      ; 1.404      ;
; 1.048 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ; OSC_27       ; OSC_27      ; 0.000        ; 0.092      ; 1.407      ;
; 1.051 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[6]                                                   ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg6                                           ; OSC_27       ; OSC_27      ; 0.000        ; 0.135      ; 1.453      ;
; 1.052 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ; OSC_27       ; OSC_27      ; 0.000        ; 0.092      ; 1.411      ;
; 1.053 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ; OSC_27       ; OSC_27      ; 0.000        ; 0.092      ; 1.412      ;
; 1.056 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[5]                                                   ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg5                                           ; OSC_27       ; OSC_27      ; 0.000        ; 0.092      ; 1.415      ;
; 1.056 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[1]                                                   ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg1                                           ; OSC_27       ; OSC_27      ; 0.000        ; 0.097      ; 1.420      ;
; 1.056 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[2]                                                   ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg2                                           ; OSC_27       ; OSC_27      ; 0.000        ; 0.097      ; 1.420      ;
; 1.061 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[4]                                                   ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg4                                           ; OSC_27       ; OSC_27      ; 0.000        ; 0.092      ; 1.420      ;
; 1.068 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[3]                                                   ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg3                                           ; OSC_27       ; OSC_27      ; 0.000        ; 0.092      ; 1.427      ;
; 1.071 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 1.378      ;
; 1.087 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[8]                                                   ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg8                                           ; OSC_27       ; OSC_27      ; 0.000        ; 0.092      ; 1.446      ;
; 1.088 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[7]                                                   ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg7                                           ; OSC_27       ; OSC_27      ; 0.000        ; 0.092      ; 1.447      ;
; 1.094 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[6]                                                   ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg6                                           ; OSC_27       ; OSC_27      ; 0.000        ; 0.092      ; 1.453      ;
; 1.118 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                            ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 1.425      ;
; 1.152 ; YCbCr2RGB:u8|Y_OUT[6]                                                                                                                                          ; YCbCr2RGB:u8|oGreen[6]                                                                                                                                                                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.458      ;
; 1.156 ; YCbCr2RGB:u8|Y_OUT[0]                                                                                                                                          ; YCbCr2RGB:u8|oGreen[0]                                                                                                                                                                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.462      ;
; 1.156 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.462      ;
; 1.165 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.471      ;
; 1.175 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[9]                                                   ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[9]                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.481      ;
; 1.177 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                          ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.483      ;
; 1.182 ; VGA_Ctrl:u9|H_Cont[3]                                                                                                                                          ; VGA_Ctrl:u9|H_Cont[3]                                                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.488      ;
; 1.185 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[2]                                                   ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[2]                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.491      ;
; 1.188 ; VGA_Ctrl:u9|H_Cont[0]                                                                                                                                          ; VGA_Ctrl:u9|H_Cont[0]                                                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.494      ;
; 1.189 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[4]                                                   ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[4]                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.495      ;
; 1.189 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[6]                                                   ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[6]                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.495      ;
; 1.189 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[8]                                                   ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[8]                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.495      ;
; 1.190 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[6]                                                   ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[6]                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.496      ;
; 1.190 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.496      ;
; 1.191 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[1]                                                   ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[1]                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.497      ;
; 1.191 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[4]                                                   ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[4]                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.497      ;
; 1.193 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                            ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.499      ;
; 1.198 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.504      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'OSC_50'                                                                                                                                    ;
+-------+-----------------------------------+-----------------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------+-------------+--------------+------------+------------+
; 0.499 ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Reset_Delay:u3|oRST_2             ; Reset_Delay:u3|oRST_2             ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[0]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Reset_Delay:u3|oRST_1             ; Reset_Delay:u3|oRST_1             ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.753 ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.059      ;
; 1.159 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.465      ;
; 1.164 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|Cont[2]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.470      ;
; 1.166 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[11]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.472      ;
; 1.167 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.473      ;
; 1.171 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[20]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.477      ;
; 1.171 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[12]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.477      ;
; 1.172 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[6]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[4]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.478      ;
; 1.176 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[13]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|Cont[18]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|Cont[9]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[10]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[8]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[15]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.216 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[1]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.522      ;
; 1.220 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[19]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.526      ;
; 1.225 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|Cont[21]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[3]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[14]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[5]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.226 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[17]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|Cont[16]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[7]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.532      ;
; 1.329 ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0 ; OSC_50      ; 0.000        ; -0.304     ; 1.635      ;
; 1.329 ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0 ; OSC_50      ; 0.000        ; -0.304     ; 1.635      ;
; 1.467 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[1]            ; OSC_50                ; OSC_50      ; 0.000        ; -0.001     ; 1.772      ;
; 1.637 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.943      ;
; 1.645 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[12]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.951      ;
; 1.646 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.952      ;
; 1.650 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[13]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.956      ;
; 1.650 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[21]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.956      ;
; 1.651 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[5]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.957      ;
; 1.651 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[7]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.957      ;
; 1.655 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.961      ;
; 1.655 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.961      ;
; 1.655 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[14]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.961      ;
; 1.656 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.962      ;
; 1.656 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.962      ;
; 1.656 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[9]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.962      ;
; 1.656 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|Cont[10]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.962      ;
; 1.656 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.962      ;
; 1.656 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.962      ;
; 1.656 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[16]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.962      ;
; 1.679 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|oRST_0             ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.985      ;
; 1.693 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[2]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.999      ;
; 1.700 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[20]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.006      ;
; 1.705 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[6]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.011      ;
; 1.705 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[4]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.011      ;
; 1.705 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.011      ;
; 1.705 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.011      ;
; 1.705 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.011      ;
; 1.705 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[15]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.011      ;
; 1.706 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.012      ;
; 1.706 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.012      ;
; 1.706 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[18]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.012      ;
; 1.706 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[8]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.012      ;
; 1.706 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.012      ;
; 1.706 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|Cont[17]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.012      ;
; 1.723 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.029      ;
; 1.731 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[13]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.037      ;
; 1.732 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.038      ;
; 1.736 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[14]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.042      ;
; 1.737 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[6]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.043      ;
; 1.737 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[8]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.043      ;
; 1.741 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.047      ;
; 1.741 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.047      ;
; 1.741 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[15]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.047      ;
; 1.742 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.048      ;
; 1.742 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[10]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.048      ;
; 1.742 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.048      ;
; 1.742 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.048      ;
; 1.742 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[17]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.048      ;
; 1.753 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|Cont[3]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.059      ;
; 1.764 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[11]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.001      ; 2.071      ;
; 1.766 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|Cont[19]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.072      ;
; 1.766 ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.072      ;
; 1.786 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[21]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.092      ;
; 1.791 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[5]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.097      ;
; 1.791 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[7]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.097      ;
; 1.791 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.097      ;
; 1.791 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.097      ;
; 1.791 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 2.097      ;
+-------+-----------------------------------+-----------------------------------+-----------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 0.499 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                               ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                                ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                              ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                    ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                            ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                    ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Read                                                                                                                                     ; Sdram_Control_4Port:u6|Read                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM1             ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM1             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM3             ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM3             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM9             ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM9             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM5             ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM5             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM11            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM11            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.732 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.038      ;
; 0.739 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.045      ;
; 0.740 ; Sdram_Control_4Port:u6|mADDR[14]                                                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[14]                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.046      ;
; 0.741 ; Sdram_Control_4Port:u6|command:command1|SA[9]                                                                                                                   ; Sdram_Control_4Port:u6|SA[9]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; Sdram_Control_4Port:u6|command:command1|rw_shift[0]                                                                                                             ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.047      ;
; 0.742 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[13]                                                                                                     ; Sdram_Control_4Port:u6|command:command1|SA[5]                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.048      ;
; 0.742 ; Sdram_Control_4Port:u6|command:command1|CS_N[0]                                                                                                                 ; Sdram_Control_4Port:u6|CS_N[0]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.048      ;
; 0.744 ; Sdram_Control_4Port:u6|mADDR[20]                                                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[20]                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.050      ;
; 0.745 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM13_OTERM63    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.051      ;
; 0.746 ; Sdram_Control_4Port:u6|command:command1|command_delay[6]                                                                                                        ; Sdram_Control_4Port:u6|command:command1|command_delay[5]                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.052      ;
; 0.747 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[15]                                                                                                     ; Sdram_Control_4Port:u6|command:command1|SA[7]                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; Sdram_Control_4Port:u6|command:command1|BA[1]                                                                                                                   ; Sdram_Control_4Port:u6|BA[1]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; Sdram_Control_4Port:u6|control_interface:control1|PRECHARGE                                                                                                     ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.053      ;
; 0.748 ; Sdram_Control_4Port:u6|command:command1|command_delay[4]                                                                                                        ; Sdram_Control_4Port:u6|command:command1|command_delay[3]                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.054      ;
; 0.748 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:u6|command:command1|SA[10]                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.054      ;
; 0.748 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.054      ;
; 0.749 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.055      ;
; 0.753 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; Sdram_Control_4Port:u6|control_interface:control1|timer[15]                                                                                                     ; Sdram_Control_4Port:u6|control_interface:control1|timer[15]                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.059      ;
; 0.756 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:u6|command:command1|OE                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.062      ;
; 0.756 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|WE_N                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.062      ;
; 0.756 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.062      ;
; 0.757 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.063      ;
; 0.758 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.064      ;
; 0.759 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.065      ;
; 0.761 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.067      ;
; 0.765 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM1             ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM3             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.071      ;
; 0.766 ; Sdram_Control_4Port:u6|Read                                                                                                                                     ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.072      ;
; 0.766 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.072      ;
; 0.770 ; Sdram_Control_4Port:u6|Read                                                                                                                                     ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.076      ;
; 0.775 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.081      ;
; 0.776 ; Sdram_Control_4Port:u6|Write                                                                                                                                    ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.082      ;
; 0.777 ; Sdram_Control_4Port:u6|Write                                                                                                                                    ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.083      ;
; 0.778 ; Sdram_Control_4Port:u6|ST[2]                                                                                                                                    ; Sdram_Control_4Port:u6|PM_STOP                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.084      ;
; 0.778 ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                                ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.084      ;
; 0.779 ; Sdram_Control_4Port:u6|Write                                                                                                                                    ; Sdram_Control_4Port:u6|DQM[1]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.085      ;
; 0.786 ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                                ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.092      ;
; 0.793 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.099      ;
; 0.796 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.102      ;
; 0.797 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.103      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                                                                                                 ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 0.499 ; AUDIO_DAC_ADC:u12|LRCK_1X        ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.772 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.078      ;
; 0.778 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.084      ;
; 0.780 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.086      ;
; 0.780 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.086      ;
; 0.781 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.087      ;
; 1.127 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.433      ;
; 1.155 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.461      ;
; 1.177 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.483      ;
; 1.178 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.484      ;
; 1.186 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.492      ;
; 1.192 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.498      ;
; 1.206 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.512      ;
; 1.207 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.513      ;
; 1.226 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.532      ;
; 1.238 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.544      ;
; 1.239 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.545      ;
; 1.247 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.553      ;
; 1.247 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.553      ;
; 1.519 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.825      ;
; 1.647 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.953      ;
; 1.647 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.953      ;
; 1.647 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.953      ;
; 1.647 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.953      ;
; 1.647 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.953      ;
; 1.647 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.953      ;
; 1.647 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.953      ;
; 1.647 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.953      ;
; 1.656 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.962      ;
; 1.665 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.971      ;
; 1.706 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.012      ;
; 1.706 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.012      ;
; 1.718 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.024      ;
; 1.719 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.025      ;
; 1.742 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.048      ;
; 1.751 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.057      ;
; 1.766 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.072      ;
; 1.773 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.079      ;
; 1.773 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.079      ;
; 1.773 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.079      ;
; 1.773 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.079      ;
; 1.773 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.079      ;
; 1.773 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.079      ;
; 1.773 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.079      ;
; 1.773 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.079      ;
; 1.792 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.098      ;
; 1.804 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.110      ;
; 1.805 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.111      ;
; 1.828 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.134      ;
; 1.837 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.143      ;
; 1.852 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.158      ;
; 1.890 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.196      ;
; 1.896 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.202      ;
; 1.938 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.244      ;
; 1.943 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.249      ;
; 1.976 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.282      ;
; 1.982 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.288      ;
; 1.982 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.288      ;
; 2.018 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.324      ;
; 2.024 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.330      ;
; 2.068 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.374      ;
; 2.068 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.374      ;
; 2.104 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.410      ;
; 2.110 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.416      ;
; 2.128 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.434      ;
; 2.154 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.460      ;
; 2.154 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.460      ;
; 2.180 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.486      ;
; 2.190 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.496      ;
; 2.240 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.546      ;
; 2.240 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.546      ;
; 2.276 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.582      ;
; 2.326 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.632      ;
; 2.342 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.648      ;
; 2.362 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.668      ;
; 2.516 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.822      ;
; 2.767 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.073      ;
; 2.818 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.124      ;
; 2.819 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.125      ;
; 2.819 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.125      ;
; 2.819 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.125      ;
; 2.819 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.125      ;
; 3.004 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.310      ;
; 3.004 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.310      ;
; 3.004 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.310      ;
; 3.004 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.310      ;
; 3.004 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.310      ;
; 3.004 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.310      ;
; 3.056 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.362      ;
; 3.056 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.362      ;
; 3.056 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.362      ;
; 3.056 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.362      ;
; 3.056 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.362      ;
; 3.218 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.524      ;
; 3.218 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.524      ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'TD_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ITU_656_Decoder:u4|Active_Video                                                                                                                                 ; ITU_656_Decoder:u4|Active_Video                                                                                                                                                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ITU_656_Decoder:u4|Start                                                                                                                                        ; ITU_656_Decoder:u4|Start                                                                                                                                                                   ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.508 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.962      ; 1.776      ;
; 0.509 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.962      ; 1.777      ;
; 0.515 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.253      ; 1.074      ;
; 0.737 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.043      ;
; 0.737 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.043      ;
; 0.740 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.046      ;
; 0.740 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.046      ;
; 0.749 ; ITU_656_Decoder:u4|Window[12]                                                                                                                                   ; ITU_656_Decoder:u4|Window[20]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; ITU_656_Decoder:u4|Window[0]                                                                                                                                    ; ITU_656_Decoder:u4|Window[8]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.055      ;
; 0.751 ; ITU_656_Decoder:u4|Window[3]                                                                                                                                    ; ITU_656_Decoder:u4|Window[11]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.057      ;
; 0.752 ; ITU_656_Decoder:u4|Field                                                                                                                                        ; ITU_656_Decoder:u4|Pre_Field                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.002     ; 1.056      ;
; 0.753 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[9]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.059      ;
; 0.754 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[8]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.060      ;
; 0.755 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[7]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.061      ;
; 0.755 ; ITU_656_Decoder:u4|Window[4]                                                                                                                                    ; ITU_656_Decoder:u4|Window[12]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.061      ;
; 0.759 ; ITU_656_Decoder:u4|Window[15]                                                                                                                                   ; ITU_656_Decoder:u4|Window[23]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.065      ;
; 0.760 ; ITU_656_Decoder:u4|Window[14]                                                                                                                                   ; ITU_656_Decoder:u4|Window[22]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.066      ;
; 0.761 ; ITU_656_Decoder:u4|Window[6]                                                                                                                                    ; ITU_656_Decoder:u4|Window[14]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.067      ;
; 0.762 ; ITU_656_Decoder:u4|Window[10]                                                                                                                                   ; ITU_656_Decoder:u4|Window[18]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.068      ;
; 0.769 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.075      ;
; 0.781 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[4]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.087      ;
; 0.789 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.095      ;
; 0.890 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.196      ;
; 0.897 ; ITU_656_Decoder:u4|Window[13]                                                                                                                                   ; ITU_656_Decoder:u4|Window[21]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.203      ;
; 0.898 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.204      ;
; 0.901 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.207      ;
; 0.902 ; ITU_656_Decoder:u4|Window[5]                                                                                                                                    ; ITU_656_Decoder:u4|Window[13]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.208      ;
; 0.906 ; ITU_656_Decoder:u4|Window[7]                                                                                                                                    ; ITU_656_Decoder:u4|Window[15]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.212      ;
; 0.909 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.215      ;
; 0.910 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.216      ;
; 0.917 ; ITU_656_Decoder:u4|Window[11]                                                                                                                                   ; ITU_656_Decoder:u4|Window[19]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.223      ;
; 0.920 ; ITU_656_Decoder:u4|Window[2]                                                                                                                                    ; ITU_656_Decoder:u4|Window[10]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.226      ;
; 0.928 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.234      ;
; 0.930 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.253      ; 1.489      ;
; 0.943 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.547      ; 1.796      ;
; 0.946 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[6]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.547      ; 1.799      ;
; 0.946 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.547      ; 1.799      ;
; 0.948 ; ITU_656_Decoder:u4|Cb[5]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.023      ; 1.277      ;
; 0.949 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.547      ; 1.802      ;
; 0.950 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[5]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.256      ;
; 0.959 ; ITU_656_Decoder:u4|Window[1]                                                                                                                                    ; ITU_656_Decoder:u4|Active_Video                                                                                                                                                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.344      ; 2.609      ;
; 0.961 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[3]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.267      ;
; 1.038 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.844      ; 2.149      ;
; 1.043 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.844      ; 2.154      ;
; 1.046 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[0]                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.960      ; 2.312      ;
; 1.050 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.806      ; 2.123      ;
; 1.055 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.806      ; 2.128      ;
; 1.058 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.844      ; 2.169      ;
; 1.078 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.882      ; 2.266      ;
; 1.079 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.806      ; 2.152      ;
; 1.079 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.882      ; 2.267      ;
; 1.081 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.882      ; 2.269      ;
; 1.097 ; ITU_656_Decoder:u4|Cr[7]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.062     ; 1.341      ;
; 1.108 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.808      ; 2.183      ;
; 1.114 ; ITU_656_Decoder:u4|Cr[2]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.062     ; 1.358      ;
; 1.116 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.808      ; 2.191      ;
; 1.118 ; ITU_656_Decoder:u4|Cb[7]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.023      ; 1.447      ;
; 1.148 ; ITU_656_Decoder:u4|Cont[0]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.882      ; 2.336      ;
; 1.148 ; ITU_656_Decoder:u4|Cont[0]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.882      ; 2.336      ;
; 1.148 ; ITU_656_Decoder:u4|Cont[0]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.882      ; 2.336      ;
; 1.148 ; ITU_656_Decoder:u4|Cont[0]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[9]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.882      ; 2.336      ;
; 1.148 ; ITU_656_Decoder:u4|Cont[0]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[11]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.882      ; 2.336      ;
; 1.166 ; ITU_656_Decoder:u4|Cont[9]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[9]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; ITU_656_Decoder:u4|Cont[10]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[10]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.472      ;
; 1.176 ; ITU_656_Decoder:u4|Cont[2]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[2]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; ITU_656_Decoder:u4|Cont[4]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[4]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.483      ;
; 1.178 ; ITU_656_Decoder:u4|Field                                                                                                                                        ; ITU_656_Decoder:u4|Start                                                                                                                                                                   ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.002     ; 1.482      ;
; 1.181 ; ITU_656_Decoder:u4|Cont[8]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[8]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.487      ;
; 1.184 ; ITU_656_Decoder:u4|Cont[6]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[6]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.490      ;
; 1.184 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.490      ;
; 1.186 ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.492      ;
; 1.186 ; ITU_656_Decoder:u4|Cont[11]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[11]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.492      ;
; 1.187 ; ITU_656_Decoder:u4|Cont[16]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[16]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.493      ;
; 1.191 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.497      ;
; 1.193 ; ITU_656_Decoder:u4|Window[9]                                                                                                                                    ; ITU_656_Decoder:u4|Window[17]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.499      ;
; 1.193 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.499      ;
; 1.195 ; ITU_656_Decoder:u4|Cont[6]                                                                                                                                      ; ITU_656_Decoder:u4|Active_Video                                                                                                                                                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.917      ; 2.418      ;
; 1.204 ; ITU_656_Decoder:u4|Window[0]                                                                                                                                    ; ITU_656_Decoder:u4|Active_Video                                                                                                                                                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.344      ; 2.854      ;
; 1.205 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.511      ;
; 1.205 ; ITU_656_Decoder:u4|Window[8]                                                                                                                                    ; ITU_656_Decoder:u4|Window[16]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.511      ;
; 1.205 ; ITU_656_Decoder:u4|YCbCr[8]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.970      ; 2.442      ;
; 1.210 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.516      ;
; 1.216 ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.522      ;
; 1.225 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; ITU_656_Decoder:u4|Cont[3]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[3]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; ITU_656_Decoder:u4|YCbCr[14]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.932      ; 2.424      ;
; 1.226 ; ITU_656_Decoder:u4|Pre_Field                                                                                                                                    ; ITU_656_Decoder:u4|Start                                                                                                                                                                   ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.532      ;
; 1.235 ; ITU_656_Decoder:u4|Cont[5]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[5]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.541      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                                      ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 2.380 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM1          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 2.291      ;
; 2.380 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM3          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 2.291      ;
; 2.380 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM9          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 2.291      ;
; 2.380 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM5          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 2.291      ;
; 2.380 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]_OTERM17         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 2.291      ;
; 2.380 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]_OTERM15         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 2.291      ;
; 2.380 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM11         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 2.291      ;
; 2.380 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 2.291      ;
; 2.380 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 2.291      ;
; 2.380 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 2.291      ;
; 2.380 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM13_OTERM67 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 2.291      ;
; 2.380 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM13_OTERM65 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 2.291      ;
; 2.380 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 2.291      ;
; 2.380 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 2.291      ;
; 2.380 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 2.291      ;
; 2.380 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 2.291      ;
; 2.706 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 1.965      ;
; 2.706 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 1.965      ;
; 2.706 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 1.965      ;
; 2.706 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 1.965      ;
; 2.706 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 1.965      ;
; 2.706 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 1.965      ;
; 2.706 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 1.965      ;
; 2.706 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 1.965      ;
; 2.706 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 1.965      ;
; 2.706 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 1.965      ;
; 3.022 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.648      ;
; 3.022 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.648      ;
; 3.022 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.648      ;
; 3.022 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.648      ;
; 3.022 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.648      ;
; 3.033 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM13_OTERM63 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.637      ;
; 3.033 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.637      ;
; 3.033 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.637      ;
; 3.033 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.637      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'OSC_27'                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.003      ; 2.347      ;
; 16.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; 18.519       ; 0.003      ; 2.347      ;
; 16.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; 18.519       ; 0.003      ; 2.347      ;
; 16.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; 18.519       ; 0.003      ; 2.347      ;
; 16.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; 18.519       ; 0.003      ; 2.347      ;
; 16.599 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.001      ; 1.961      ;
; 16.599 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.001      ; 1.961      ;
; 16.599 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.001      ; 1.961      ;
; 16.599 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.001      ; 1.961      ;
; 16.599 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.001      ; 1.961      ;
; 16.599 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.001      ; 1.961      ;
; 16.599 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.001      ; 1.961      ;
; 16.599 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.001      ; 1.961      ;
; 16.599 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.001      ; 1.961      ;
; 16.599 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; 18.519       ; 0.001      ; 1.961      ;
; 16.909 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.650      ;
; 16.909 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.650      ;
; 16.909 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.650      ;
; 16.909 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.650      ;
; 16.909 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.650      ;
; 16.909 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.650      ;
; 16.909 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.650      ;
; 16.909 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.650      ;
; 16.909 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.650      ;
; 16.909 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.650      ;
; 16.916 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.643      ;
; 16.916 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.643      ;
; 16.916 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.643      ;
; 16.916 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.643      ;
; 16.916 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.643      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                                      ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 5.960 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM13_OTERM63 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.637      ;
; 5.960 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.637      ;
; 5.960 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.637      ;
; 5.960 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.637      ;
; 5.971 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.648      ;
; 5.971 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.648      ;
; 5.971 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.648      ;
; 5.971 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.648      ;
; 5.971 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.648      ;
; 6.287 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 1.965      ;
; 6.287 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 1.965      ;
; 6.287 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 1.965      ;
; 6.287 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 1.965      ;
; 6.287 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 1.965      ;
; 6.287 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 1.965      ;
; 6.287 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 1.965      ;
; 6.287 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 1.965      ;
; 6.287 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 1.965      ;
; 6.287 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 1.965      ;
; 6.613 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM1          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 2.291      ;
; 6.613 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM3          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 2.291      ;
; 6.613 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM9          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 2.291      ;
; 6.613 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM5          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 2.291      ;
; 6.613 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]_OTERM17         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 2.291      ;
; 6.613 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]_OTERM15         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 2.291      ;
; 6.613 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM11         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 2.291      ;
; 6.613 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 2.291      ;
; 6.613 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 2.291      ;
; 6.613 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 2.291      ;
; 6.613 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM13_OTERM67 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 2.291      ;
; 6.613 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM13_OTERM65 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 2.291      ;
; 6.613 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 2.291      ;
; 6.613 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 2.291      ;
; 6.613 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 2.291      ;
; 6.613 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 2.291      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'OSC_27'                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 19.855 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.643      ;
; 19.855 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.643      ;
; 19.855 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.643      ;
; 19.855 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.643      ;
; 19.855 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.643      ;
; 19.862 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.650      ;
; 19.862 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.650      ;
; 19.862 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.650      ;
; 19.862 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.650      ;
; 19.862 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.650      ;
; 19.862 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.650      ;
; 19.862 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.650      ;
; 19.862 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.650      ;
; 19.862 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.650      ;
; 19.862 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.650      ;
; 20.172 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.001      ; 1.961      ;
; 20.172 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.001      ; 1.961      ;
; 20.172 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.001      ; 1.961      ;
; 20.172 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.001      ; 1.961      ;
; 20.172 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.001      ; 1.961      ;
; 20.172 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.001      ; 1.961      ;
; 20.172 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.001      ; 1.961      ;
; 20.172 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.001      ; 1.961      ;
; 20.172 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.001      ; 1.961      ;
; 20.172 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; -18.518      ; 0.001      ; 1.961      ;
; 20.556 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.003      ; 2.347      ;
; 20.556 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; -18.518      ; 0.003      ; 2.347      ;
; 20.556 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; -18.518      ; 0.003      ; 2.347      ;
; 20.556 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; -18.518      ; 0.003      ; 2.347      ;
; 20.556 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; -18.518      ; 0.003      ; 2.347      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                     ; Clock Edge ; Target                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg1 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg2 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg3 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg4 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg5 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg6 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg7 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg8 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg4  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg5  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg6  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_we_reg       ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg1 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg2 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg3 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg4 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg5 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg6 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg7 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg8 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg4  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg5  ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'OSC_50'                                                                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[0]            ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[0]            ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[10]           ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[10]           ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[11]           ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[11]           ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[12]           ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[12]           ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[13]           ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[13]           ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[14]           ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[14]           ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[15]           ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[15]           ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[16]           ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[16]           ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[17]           ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[17]           ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[18]           ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[18]           ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[19]           ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[19]           ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[1]            ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[1]            ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[20]           ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[20]           ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[21]           ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[21]           ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[2]            ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[2]            ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[3]            ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[3]            ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[4]            ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[4]            ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[5]            ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[5]            ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[6]            ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[6]            ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[7]            ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[7]            ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[8]            ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[8]            ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[9]            ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[9]            ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_0             ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_0             ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_1             ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_1             ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_2             ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_2             ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; OSC_50 ; Rise       ; OSC_50|combout                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; OSC_50|combout                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; OSC_50 ; Rise       ; OSC_50~clkctrl|inclk[0]           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; OSC_50~clkctrl|inclk[0]           ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; OSC_50 ; Rise       ; OSC_50~clkctrl|outclk             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; OSC_50~clkctrl|outclk             ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; OSC_50 ; Rise       ; u1|mI2C_CLK_DIV[0]|clk            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; u1|mI2C_CLK_DIV[0]|clk            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; OSC_50 ; Rise       ; u1|mI2C_CLK_DIV[10]|clk           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; u1|mI2C_CLK_DIV[10]|clk           ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; OSC_50 ; Rise       ; u1|mI2C_CLK_DIV[11]|clk           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; u1|mI2C_CLK_DIV[11]|clk           ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; OSC_50 ; Rise       ; u1|mI2C_CLK_DIV[12]|clk           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; u1|mI2C_CLK_DIV[12]|clk           ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; OSC_50 ; Rise       ; u1|mI2C_CLK_DIV[13]|clk           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; u1|mI2C_CLK_DIV[13]|clk           ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'OSC_27'                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[0]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[10]                          ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[11]                          ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[12]                          ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[13]                          ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[14]                          ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[15]                          ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[1]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[2]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[3]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[4]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[5]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[6]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[7]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[8]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[9]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg4  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg5  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg6  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg7  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg8  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg9  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg4  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg5  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg6  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg7  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg8  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg9  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg1 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg2 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg3 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg4 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg5 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg6 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg7 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg8 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg9 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg1 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg2 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg3 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg4 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg5 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg6 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg7 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg8 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg9 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a13~porta_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a14~porta_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a15~porta_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg4  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg5  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg6  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg7  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg8  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg9  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg1   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg2   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg3   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_memory_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg4  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg5  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg6  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg7  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg8  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg9  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a2~porta_memory_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a3~porta_memory_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_memory_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a5~porta_address_reg0  ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'TD_CLK'                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                     ; Clock Edge ; Target                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------+
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[0]                          ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[1]                          ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[2]                          ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X                             ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|oAUD_BCK                            ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[0]                          ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[1]                          ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[2]                          ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X                             ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|oAUD_BCK                            ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[0]|clk                                    ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[1]|clk                                    ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[2]|clk                                    ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[0]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[1]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[2]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[3]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[4]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[5]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[6]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[7]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[8]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X|clk                                       ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|oAUD_BCK|clk                                      ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|inclk[0] ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|outclk   ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[0]|clk                                    ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[1]|clk                                    ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[2]|clk                                    ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[0]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[1]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[2]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[3]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[4]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[5]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[6]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[7]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[8]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X|clk                                       ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|oAUD_BCK|clk                                      ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|inclk[0] ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                        ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 8.743 ; 8.743 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 8.160 ; 8.160 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 8.059 ; 8.059 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 8.218 ; 8.218 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 8.223 ; 8.223 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 7.513 ; 7.513 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 7.694 ; 7.694 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 7.642 ; 7.642 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 8.347 ; 8.347 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 7.925 ; 7.925 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 8.230 ; 8.230 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 8.029 ; 8.029 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 8.278 ; 8.278 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 8.743 ; 8.743 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 7.697 ; 7.697 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 8.204 ; 8.204 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 7.924 ; 7.924 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; TD_CLK     ; 8.353 ; 8.353 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[0]  ; TD_CLK     ; 5.831 ; 5.831 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[1]  ; TD_CLK     ; 5.968 ; 5.968 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[2]  ; TD_CLK     ; 5.895 ; 5.895 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[3]  ; TD_CLK     ; 5.967 ; 5.967 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[4]  ; TD_CLK     ; 8.353 ; 8.353 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[5]  ; TD_CLK     ; 5.677 ; 5.677 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[6]  ; TD_CLK     ; 5.369 ; 5.369 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[7]  ; TD_CLK     ; 5.625 ; 5.625 ; Rise       ; TD_CLK                                                                    ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                           ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; -7.247 ; -7.247 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; -7.894 ; -7.894 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; -7.793 ; -7.793 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; -7.952 ; -7.952 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; -7.957 ; -7.957 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; -7.247 ; -7.247 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; -7.428 ; -7.428 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; -7.376 ; -7.376 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; -8.081 ; -8.081 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; -7.659 ; -7.659 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; -7.964 ; -7.964 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; -7.763 ; -7.763 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; -8.012 ; -8.012 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; -8.477 ; -8.477 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; -7.431 ; -7.431 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; -7.938 ; -7.938 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; -7.658 ; -7.658 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; TD_CLK     ; -3.362 ; -3.362 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[0]  ; TD_CLK     ; -3.739 ; -3.739 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[1]  ; TD_CLK     ; -3.362 ; -3.362 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[2]  ; TD_CLK     ; -4.102 ; -4.102 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[3]  ; TD_CLK     ; -4.241 ; -4.241 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[4]  ; TD_CLK     ; -4.117 ; -4.117 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[5]  ; TD_CLK     ; -3.582 ; -3.582 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[6]  ; TD_CLK     ; -3.390 ; -3.390 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[7]  ; TD_CLK     ; -3.827 ; -3.827 ; Rise       ; TD_CLK                                                                    ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                  ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; VGA_B[*]       ; OSC_27     ; 9.559  ; 9.559  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[0]      ; OSC_27     ; 9.556  ; 9.556  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[1]      ; OSC_27     ; 9.559  ; 9.559  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[2]      ; OSC_27     ; 9.138  ; 9.138  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[3]      ; OSC_27     ; 9.165  ; 9.165  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[4]      ; OSC_27     ; 9.374  ; 9.374  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[5]      ; OSC_27     ; 9.235  ; 9.235  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[6]      ; OSC_27     ; 9.209  ; 9.209  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[7]      ; OSC_27     ; 9.365  ; 9.365  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[8]      ; OSC_27     ; 9.205  ; 9.205  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[9]      ; OSC_27     ; 9.215  ; 9.215  ; Rise       ; OSC_27                                                                    ;
; VGA_BLANK      ; OSC_27     ; 15.329 ; 15.329 ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 6.296  ; 6.296  ; Rise       ; OSC_27                                                                    ;
; VGA_G[*]       ; OSC_27     ; 9.629  ; 9.629  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[0]      ; OSC_27     ; 9.629  ; 9.629  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[1]      ; OSC_27     ; 9.522  ; 9.522  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[2]      ; OSC_27     ; 9.517  ; 9.517  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[3]      ; OSC_27     ; 9.525  ; 9.525  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[4]      ; OSC_27     ; 9.177  ; 9.177  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[5]      ; OSC_27     ; 9.194  ; 9.194  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[6]      ; OSC_27     ; 9.485  ; 9.485  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[7]      ; OSC_27     ; 9.170  ; 9.170  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[8]      ; OSC_27     ; 9.136  ; 9.136  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[9]      ; OSC_27     ; 9.239  ; 9.239  ; Rise       ; OSC_27                                                                    ;
; VGA_HS         ; OSC_27     ; 10.724 ; 10.724 ; Rise       ; OSC_27                                                                    ;
; VGA_R[*]       ; OSC_27     ; 9.968  ; 9.968  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[0]      ; OSC_27     ; 9.119  ; 9.119  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[1]      ; OSC_27     ; 9.853  ; 9.853  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[2]      ; OSC_27     ; 9.116  ; 9.116  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[3]      ; OSC_27     ; 9.894  ; 9.894  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[4]      ; OSC_27     ; 9.867  ; 9.867  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[5]      ; OSC_27     ; 9.968  ; 9.968  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[6]      ; OSC_27     ; 9.518  ; 9.518  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[7]      ; OSC_27     ; 9.426  ; 9.426  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[8]      ; OSC_27     ; 9.093  ; 9.093  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[9]      ; OSC_27     ; 9.598  ; 9.598  ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 6.296  ; 6.296  ; Fall       ; OSC_27                                                                    ;
; I2C_SCLK       ; OSC_50     ; 10.195 ; 10.195 ; Rise       ; OSC_50                                                                    ;
; DRAM_ADDR[*]   ; OSC_27     ; 8.096  ; 8.096  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; OSC_27     ; 8.096  ; 8.096  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; OSC_27     ; 6.351  ; 6.351  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; OSC_27     ; 6.421  ; 6.421  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; OSC_27     ; 6.724  ; 6.724  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; OSC_27     ; 6.406  ; 6.406  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; OSC_27     ; 6.364  ; 6.364  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; OSC_27     ; 6.385  ; 6.385  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; OSC_27     ; 6.804  ; 6.804  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; OSC_27     ; 6.774  ; 6.774  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; OSC_27     ; 7.241  ; 7.241  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; OSC_27     ; 8.057  ; 8.057  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; OSC_27     ; 6.671  ; 6.671  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; OSC_27     ; 8.052  ; 8.052  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; OSC_27     ; 8.721  ; 8.721  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; OSC_27     ; 6.759  ; 6.759  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; OSC_27     ; 6.792  ; 6.792  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; OSC_27     ; 12.065 ; 12.065 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; OSC_27     ; 9.202  ; 9.202  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; OSC_27     ; 11.390 ; 11.390 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; OSC_27     ; 9.824  ; 9.824  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; OSC_27     ; 10.462 ; 10.462 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; OSC_27     ; 10.430 ; 10.430 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; OSC_27     ; 9.190  ; 9.190  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; OSC_27     ; 10.353 ; 10.353 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; OSC_27     ; 10.113 ; 10.113 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; OSC_27     ; 9.969  ; 9.969  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; OSC_27     ; 12.065 ; 12.065 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; OSC_27     ; 10.740 ; 10.740 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; OSC_27     ; 10.268 ; 10.268 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; OSC_27     ; 10.231 ; 10.231 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; OSC_27     ; 10.095 ; 10.095 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; OSC_27     ; 10.799 ; 10.799 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; OSC_27     ; 9.904  ; 9.904  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; OSC_27     ; 7.784  ; 7.784  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; OSC_27     ; 7.615  ; 7.615  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; OSC_27     ; 9.013  ; 9.013  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; OSC_27     ; 7.683  ; 7.683  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; OSC_27     ; 0.478  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; OSC_27     ;        ; 0.478  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; AUD_BCLK       ; OSC_27     ; 4.877  ; 4.877  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_27     ; 4.865  ; 4.865  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ; 3.561  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ;        ; 3.561  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                          ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; VGA_B[*]       ; OSC_27     ; 9.138  ; 9.138  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[0]      ; OSC_27     ; 9.556  ; 9.556  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[1]      ; OSC_27     ; 9.559  ; 9.559  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[2]      ; OSC_27     ; 9.138  ; 9.138  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[3]      ; OSC_27     ; 9.165  ; 9.165  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[4]      ; OSC_27     ; 9.374  ; 9.374  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[5]      ; OSC_27     ; 9.235  ; 9.235  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[6]      ; OSC_27     ; 9.209  ; 9.209  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[7]      ; OSC_27     ; 9.365  ; 9.365  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[8]      ; OSC_27     ; 9.205  ; 9.205  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[9]      ; OSC_27     ; 9.215  ; 9.215  ; Rise       ; OSC_27                                                                    ;
; VGA_BLANK      ; OSC_27     ; 14.229 ; 14.229 ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 6.296  ; 6.296  ; Rise       ; OSC_27                                                                    ;
; VGA_G[*]       ; OSC_27     ; 9.136  ; 9.136  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[0]      ; OSC_27     ; 9.629  ; 9.629  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[1]      ; OSC_27     ; 9.522  ; 9.522  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[2]      ; OSC_27     ; 9.517  ; 9.517  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[3]      ; OSC_27     ; 9.525  ; 9.525  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[4]      ; OSC_27     ; 9.177  ; 9.177  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[5]      ; OSC_27     ; 9.194  ; 9.194  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[6]      ; OSC_27     ; 9.485  ; 9.485  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[7]      ; OSC_27     ; 9.170  ; 9.170  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[8]      ; OSC_27     ; 9.136  ; 9.136  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[9]      ; OSC_27     ; 9.239  ; 9.239  ; Rise       ; OSC_27                                                                    ;
; VGA_HS         ; OSC_27     ; 10.724 ; 10.724 ; Rise       ; OSC_27                                                                    ;
; VGA_R[*]       ; OSC_27     ; 9.093  ; 9.093  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[0]      ; OSC_27     ; 9.119  ; 9.119  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[1]      ; OSC_27     ; 9.853  ; 9.853  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[2]      ; OSC_27     ; 9.116  ; 9.116  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[3]      ; OSC_27     ; 9.894  ; 9.894  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[4]      ; OSC_27     ; 9.867  ; 9.867  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[5]      ; OSC_27     ; 9.968  ; 9.968  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[6]      ; OSC_27     ; 9.518  ; 9.518  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[7]      ; OSC_27     ; 9.426  ; 9.426  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[8]      ; OSC_27     ; 9.093  ; 9.093  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[9]      ; OSC_27     ; 9.598  ; 9.598  ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 6.296  ; 6.296  ; Fall       ; OSC_27                                                                    ;
; I2C_SCLK       ; OSC_50     ; 10.195 ; 10.195 ; Rise       ; OSC_50                                                                    ;
; DRAM_ADDR[*]   ; OSC_27     ; 6.351  ; 6.351  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; OSC_27     ; 8.096  ; 8.096  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; OSC_27     ; 6.351  ; 6.351  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; OSC_27     ; 6.421  ; 6.421  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; OSC_27     ; 6.724  ; 6.724  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; OSC_27     ; 6.406  ; 6.406  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; OSC_27     ; 6.364  ; 6.364  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; OSC_27     ; 6.385  ; 6.385  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; OSC_27     ; 6.804  ; 6.804  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; OSC_27     ; 6.774  ; 6.774  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; OSC_27     ; 7.241  ; 7.241  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; OSC_27     ; 8.057  ; 8.057  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; OSC_27     ; 6.671  ; 6.671  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; OSC_27     ; 8.052  ; 8.052  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; OSC_27     ; 8.721  ; 8.721  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; OSC_27     ; 6.759  ; 6.759  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; OSC_27     ; 6.792  ; 6.792  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; OSC_27     ; 8.236  ; 8.236  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; OSC_27     ; 8.244  ; 8.244  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; OSC_27     ; 10.433 ; 10.433 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; OSC_27     ; 8.736  ; 8.736  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; OSC_27     ; 9.173  ; 9.173  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; OSC_27     ; 9.494  ; 9.494  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; OSC_27     ; 8.236  ; 8.236  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; OSC_27     ; 8.740  ; 8.740  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; OSC_27     ; 8.345  ; 8.345  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; OSC_27     ; 9.038  ; 9.038  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; OSC_27     ; 11.543 ; 11.543 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; OSC_27     ; 9.361  ; 9.361  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; OSC_27     ; 9.749  ; 9.749  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; OSC_27     ; 9.668  ; 9.668  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; OSC_27     ; 9.032  ; 9.032  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; OSC_27     ; 9.700  ; 9.700  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; OSC_27     ; 8.996  ; 8.996  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; OSC_27     ; 7.784  ; 7.784  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; OSC_27     ; 7.615  ; 7.615  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; OSC_27     ; 9.013  ; 9.013  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; OSC_27     ; 7.683  ; 7.683  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; OSC_27     ; 0.478  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; OSC_27     ;        ; 0.478  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; AUD_BCLK       ; OSC_27     ; 4.877  ; 4.877  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_27     ; 4.865  ; 4.865  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ; 3.561  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ;        ; 3.561  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Propagation Delay                                             ;
+-------------+-------------+--------+--------+--------+--------+
; Input Port  ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+-------------+-------------+--------+--------+--------+--------+
; DPDT_SW[0]  ; HEX0[0]     ; 9.648  ; 9.648  ; 9.648  ; 9.648  ;
; DPDT_SW[0]  ; HEX0[1]     ; 9.607  ; 9.607  ; 9.607  ; 9.607  ;
; DPDT_SW[0]  ; HEX0[2]     ;        ; 9.583  ; 9.583  ;        ;
; DPDT_SW[0]  ; HEX0[3]     ; 9.256  ; 9.256  ; 9.256  ; 9.256  ;
; DPDT_SW[0]  ; HEX0[4]     ; 9.264  ;        ;        ; 9.264  ;
; DPDT_SW[0]  ; HEX0[5]     ; 9.249  ;        ;        ; 9.249  ;
; DPDT_SW[0]  ; HEX0[6]     ; 9.250  ; 9.250  ; 9.250  ; 9.250  ;
; DPDT_SW[1]  ; HEX0[0]     ; 9.501  ; 9.501  ; 9.501  ; 9.501  ;
; DPDT_SW[1]  ; HEX0[1]     ; 9.464  ; 9.464  ; 9.464  ; 9.464  ;
; DPDT_SW[1]  ; HEX0[2]     ; 9.473  ;        ;        ; 9.473  ;
; DPDT_SW[1]  ; HEX0[3]     ; 9.115  ; 9.115  ; 9.115  ; 9.115  ;
; DPDT_SW[1]  ; HEX0[4]     ;        ; 9.108  ; 9.108  ;        ;
; DPDT_SW[1]  ; HEX0[5]     ; 9.095  ; 9.095  ; 9.095  ; 9.095  ;
; DPDT_SW[1]  ; HEX0[6]     ; 9.100  ; 9.100  ; 9.100  ; 9.100  ;
; DPDT_SW[2]  ; HEX0[0]     ; 8.776  ; 8.776  ; 8.776  ; 8.776  ;
; DPDT_SW[2]  ; HEX0[1]     ; 8.739  ;        ;        ; 8.739  ;
; DPDT_SW[2]  ; HEX0[2]     ; 8.750  ; 8.750  ; 8.750  ; 8.750  ;
; DPDT_SW[2]  ; HEX0[3]     ; 8.392  ; 8.392  ; 8.392  ; 8.392  ;
; DPDT_SW[2]  ; HEX0[4]     ; 8.390  ; 8.390  ; 8.390  ; 8.390  ;
; DPDT_SW[2]  ; HEX0[5]     ; 8.374  ; 8.374  ; 8.374  ; 8.374  ;
; DPDT_SW[2]  ; HEX0[6]     ; 8.374  ; 8.374  ; 8.374  ; 8.374  ;
; DPDT_SW[3]  ; HEX0[0]     ; 7.835  ; 7.835  ; 7.835  ; 7.835  ;
; DPDT_SW[3]  ; HEX0[1]     ; 7.798  ; 7.798  ; 7.798  ; 7.798  ;
; DPDT_SW[3]  ; HEX0[2]     ; 7.809  ; 7.809  ; 7.809  ; 7.809  ;
; DPDT_SW[3]  ; HEX0[3]     ; 7.451  ; 7.451  ; 7.451  ; 7.451  ;
; DPDT_SW[3]  ; HEX0[4]     ;        ; 7.452  ; 7.452  ;        ;
; DPDT_SW[3]  ; HEX0[5]     ; 7.437  ; 7.437  ; 7.437  ; 7.437  ;
; DPDT_SW[3]  ; HEX0[6]     ; 7.437  ; 7.437  ; 7.437  ; 7.437  ;
; DPDT_SW[4]  ; HEX1[0]     ; 8.460  ; 8.460  ; 8.460  ; 8.460  ;
; DPDT_SW[4]  ; HEX1[1]     ; 8.606  ; 8.606  ; 8.606  ; 8.606  ;
; DPDT_SW[4]  ; HEX1[2]     ;        ; 7.997  ; 7.997  ;        ;
; DPDT_SW[4]  ; HEX1[3]     ; 7.985  ; 7.985  ; 7.985  ; 7.985  ;
; DPDT_SW[4]  ; HEX1[4]     ; 8.043  ;        ;        ; 8.043  ;
; DPDT_SW[4]  ; HEX1[5]     ; 8.391  ;        ;        ; 8.391  ;
; DPDT_SW[4]  ; HEX1[6]     ; 8.419  ; 8.419  ; 8.419  ; 8.419  ;
; DPDT_SW[5]  ; HEX1[0]     ; 8.034  ; 8.034  ; 8.034  ; 8.034  ;
; DPDT_SW[5]  ; HEX1[1]     ; 8.193  ; 8.193  ; 8.193  ; 8.193  ;
; DPDT_SW[5]  ; HEX1[2]     ; 7.611  ;        ;        ; 7.611  ;
; DPDT_SW[5]  ; HEX1[3]     ; 7.566  ; 7.566  ; 7.566  ; 7.566  ;
; DPDT_SW[5]  ; HEX1[4]     ;        ; 7.626  ; 7.626  ;        ;
; DPDT_SW[5]  ; HEX1[5]     ; 7.974  ; 7.974  ; 7.974  ; 7.974  ;
; DPDT_SW[5]  ; HEX1[6]     ; 7.993  ; 7.993  ; 7.993  ; 7.993  ;
; DPDT_SW[6]  ; HEX1[0]     ; 8.298  ; 8.298  ; 8.298  ; 8.298  ;
; DPDT_SW[6]  ; HEX1[1]     ; 8.453  ;        ;        ; 8.453  ;
; DPDT_SW[6]  ; HEX1[2]     ; 7.869  ; 7.869  ; 7.869  ; 7.869  ;
; DPDT_SW[6]  ; HEX1[3]     ; 7.821  ; 7.821  ; 7.821  ; 7.821  ;
; DPDT_SW[6]  ; HEX1[4]     ; 7.875  ; 7.875  ; 7.875  ; 7.875  ;
; DPDT_SW[6]  ; HEX1[5]     ; 8.223  ; 8.223  ; 8.223  ; 8.223  ;
; DPDT_SW[6]  ; HEX1[6]     ; 8.258  ; 8.258  ; 8.258  ; 8.258  ;
; DPDT_SW[7]  ; HEX1[0]     ; 9.490  ; 9.490  ; 9.490  ; 9.490  ;
; DPDT_SW[7]  ; HEX1[1]     ; 9.649  ; 9.649  ; 9.649  ; 9.649  ;
; DPDT_SW[7]  ; HEX1[2]     ; 9.066  ; 9.066  ; 9.066  ; 9.066  ;
; DPDT_SW[7]  ; HEX1[3]     ; 9.014  ; 9.014  ; 9.014  ; 9.014  ;
; DPDT_SW[7]  ; HEX1[4]     ;        ; 9.078  ; 9.078  ;        ;
; DPDT_SW[7]  ; HEX1[5]     ; 9.429  ; 9.429  ; 9.429  ; 9.429  ;
; DPDT_SW[7]  ; HEX1[6]     ; 9.451  ; 9.451  ; 9.451  ; 9.451  ;
; DPDT_SW[8]  ; HEX2[0]     ; 9.102  ; 9.102  ; 9.102  ; 9.102  ;
; DPDT_SW[8]  ; HEX2[1]     ; 9.019  ; 9.019  ; 9.019  ; 9.019  ;
; DPDT_SW[8]  ; HEX2[2]     ;        ; 9.099  ; 9.099  ;        ;
; DPDT_SW[8]  ; HEX2[3]     ; 9.061  ; 9.061  ; 9.061  ; 9.061  ;
; DPDT_SW[8]  ; HEX2[4]     ; 8.679  ;        ;        ; 8.679  ;
; DPDT_SW[8]  ; HEX2[5]     ; 8.683  ;        ;        ; 8.683  ;
; DPDT_SW[8]  ; HEX2[6]     ; 8.682  ; 8.682  ; 8.682  ; 8.682  ;
; DPDT_SW[9]  ; HEX2[0]     ; 8.916  ; 8.916  ; 8.916  ; 8.916  ;
; DPDT_SW[9]  ; HEX2[1]     ; 8.837  ; 8.837  ; 8.837  ; 8.837  ;
; DPDT_SW[9]  ; HEX2[2]     ; 8.920  ;        ;        ; 8.920  ;
; DPDT_SW[9]  ; HEX2[3]     ; 8.884  ; 8.884  ; 8.884  ; 8.884  ;
; DPDT_SW[9]  ; HEX2[4]     ;        ; 8.505  ; 8.505  ;        ;
; DPDT_SW[9]  ; HEX2[5]     ; 8.509  ; 8.509  ; 8.509  ; 8.509  ;
; DPDT_SW[9]  ; HEX2[6]     ; 8.496  ; 8.496  ; 8.496  ; 8.496  ;
; DPDT_SW[10] ; HEX2[0]     ; 9.329  ; 9.329  ; 9.329  ; 9.329  ;
; DPDT_SW[10] ; HEX2[1]     ; 9.249  ;        ;        ; 9.249  ;
; DPDT_SW[10] ; HEX2[2]     ; 9.332  ; 9.332  ; 9.332  ; 9.332  ;
; DPDT_SW[10] ; HEX2[3]     ; 9.288  ; 9.288  ; 9.288  ; 9.288  ;
; DPDT_SW[10] ; HEX2[4]     ; 8.911  ; 8.911  ; 8.911  ; 8.911  ;
; DPDT_SW[10] ; HEX2[5]     ; 8.922  ; 8.922  ; 8.922  ; 8.922  ;
; DPDT_SW[10] ; HEX2[6]     ; 8.909  ; 8.909  ; 8.909  ; 8.909  ;
; DPDT_SW[11] ; HEX2[0]     ; 9.347  ; 9.347  ; 9.347  ; 9.347  ;
; DPDT_SW[11] ; HEX2[1]     ; 9.259  ; 9.259  ; 9.259  ; 9.259  ;
; DPDT_SW[11] ; HEX2[2]     ; 9.344  ; 9.344  ; 9.344  ; 9.344  ;
; DPDT_SW[11] ; HEX2[3]     ; 9.310  ; 9.310  ; 9.310  ; 9.310  ;
; DPDT_SW[11] ; HEX2[4]     ;        ; 8.931  ; 8.931  ;        ;
; DPDT_SW[11] ; HEX2[5]     ; 8.934  ; 8.934  ; 8.934  ; 8.934  ;
; DPDT_SW[11] ; HEX2[6]     ; 8.929  ; 8.929  ; 8.929  ; 8.929  ;
; DPDT_SW[12] ; HEX3[0]     ; 8.791  ; 8.791  ; 8.791  ; 8.791  ;
; DPDT_SW[12] ; HEX3[1]     ; 8.568  ; 8.568  ; 8.568  ; 8.568  ;
; DPDT_SW[12] ; HEX3[2]     ;        ; 8.567  ; 8.567  ;        ;
; DPDT_SW[12] ; HEX3[3]     ; 8.518  ; 8.518  ; 8.518  ; 8.518  ;
; DPDT_SW[12] ; HEX3[4]     ; 8.556  ;        ;        ; 8.556  ;
; DPDT_SW[12] ; HEX3[5]     ; 8.884  ;        ;        ; 8.884  ;
; DPDT_SW[12] ; HEX3[6]     ; 8.905  ; 8.905  ; 8.905  ; 8.905  ;
; DPDT_SW[13] ; HEX3[0]     ; 13.023 ; 13.023 ; 13.023 ; 13.023 ;
; DPDT_SW[13] ; HEX3[1]     ; 12.847 ; 12.847 ; 12.847 ; 12.847 ;
; DPDT_SW[13] ; HEX3[2]     ; 12.846 ;        ;        ; 12.846 ;
; DPDT_SW[13] ; HEX3[3]     ; 12.797 ; 12.797 ; 12.797 ; 12.797 ;
; DPDT_SW[13] ; HEX3[4]     ;        ; 12.792 ; 12.792 ;        ;
; DPDT_SW[13] ; HEX3[5]     ; 13.154 ; 13.154 ; 13.154 ; 13.154 ;
; DPDT_SW[13] ; HEX3[6]     ; 13.184 ; 13.184 ; 13.184 ; 13.184 ;
; DPDT_SW[14] ; HEX3[0]     ; 12.848 ; 12.848 ; 12.848 ; 12.848 ;
; DPDT_SW[14] ; HEX3[1]     ; 12.626 ;        ;        ; 12.626 ;
; DPDT_SW[14] ; HEX3[2]     ; 12.625 ; 12.625 ; 12.625 ; 12.625 ;
; DPDT_SW[14] ; HEX3[3]     ; 12.578 ; 12.578 ; 12.578 ; 12.578 ;
; DPDT_SW[14] ; HEX3[4]     ; 12.618 ; 12.618 ; 12.618 ; 12.618 ;
; DPDT_SW[14] ; HEX3[5]     ; 12.945 ; 12.945 ; 12.945 ; 12.945 ;
; DPDT_SW[14] ; HEX3[6]     ; 12.962 ; 12.962 ; 12.962 ; 12.962 ;
; DPDT_SW[15] ; HEX3[0]     ; 13.093 ; 13.093 ; 13.093 ; 13.093 ;
; DPDT_SW[15] ; HEX3[1]     ; 12.908 ; 12.908 ; 12.908 ; 12.908 ;
; DPDT_SW[15] ; HEX3[2]     ; 12.912 ; 12.912 ; 12.912 ; 12.912 ;
; DPDT_SW[15] ; HEX3[3]     ; 12.860 ; 12.860 ; 12.860 ; 12.860 ;
; DPDT_SW[15] ; HEX3[4]     ;        ; 12.866 ; 12.866 ;        ;
; DPDT_SW[15] ; HEX3[5]     ; 13.202 ; 13.202 ; 13.202 ; 13.202 ;
; DPDT_SW[15] ; HEX3[6]     ; 13.244 ; 13.244 ; 13.244 ; 13.244 ;
; DPDT_SW[16] ; HEX4[0]     ; 10.896 ;        ;        ; 10.896 ;
; DPDT_SW[16] ; HEX4[2]     ;        ; 10.818 ; 10.818 ;        ;
; DPDT_SW[16] ; HEX4[3]     ; 11.288 ;        ;        ; 11.288 ;
; DPDT_SW[16] ; HEX4[4]     ; 9.666  ;        ;        ; 9.666  ;
; DPDT_SW[16] ; HEX4[5]     ; 11.302 ;        ;        ; 11.302 ;
; DPDT_SW[17] ; HEX4[0]     ;        ; 10.711 ; 10.711 ;        ;
; DPDT_SW[17] ; HEX4[2]     ; 10.711 ;        ;        ; 10.711 ;
; DPDT_SW[17] ; HEX4[3]     ;        ; 11.103 ; 11.103 ;        ;
; DPDT_SW[17] ; HEX4[5]     ; 11.061 ;        ;        ; 11.061 ;
; DPDT_SW[17] ; HEX4[6]     ;        ; 9.678  ; 9.678  ;        ;
+-------------+-------------+--------+--------+--------+--------+


+---------------------------------------------------------------+
; Minimum Propagation Delay                                     ;
+-------------+-------------+--------+--------+--------+--------+
; Input Port  ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+-------------+-------------+--------+--------+--------+--------+
; DPDT_SW[0]  ; HEX0[0]     ; 9.648  ; 9.648  ; 9.648  ; 9.648  ;
; DPDT_SW[0]  ; HEX0[1]     ; 9.607  ; 9.607  ; 9.607  ; 9.607  ;
; DPDT_SW[0]  ; HEX0[2]     ;        ; 9.583  ; 9.583  ;        ;
; DPDT_SW[0]  ; HEX0[3]     ; 9.256  ; 9.256  ; 9.256  ; 9.256  ;
; DPDT_SW[0]  ; HEX0[4]     ; 9.264  ;        ;        ; 9.264  ;
; DPDT_SW[0]  ; HEX0[5]     ; 9.249  ;        ;        ; 9.249  ;
; DPDT_SW[0]  ; HEX0[6]     ; 9.250  ; 9.250  ; 9.250  ; 9.250  ;
; DPDT_SW[1]  ; HEX0[0]     ; 9.501  ; 9.501  ; 9.501  ; 9.501  ;
; DPDT_SW[1]  ; HEX0[1]     ; 9.464  ; 9.464  ; 9.464  ; 9.464  ;
; DPDT_SW[1]  ; HEX0[2]     ; 9.473  ;        ;        ; 9.473  ;
; DPDT_SW[1]  ; HEX0[3]     ; 9.115  ; 9.115  ; 9.115  ; 9.115  ;
; DPDT_SW[1]  ; HEX0[4]     ;        ; 9.108  ; 9.108  ;        ;
; DPDT_SW[1]  ; HEX0[5]     ; 9.095  ; 9.095  ; 9.095  ; 9.095  ;
; DPDT_SW[1]  ; HEX0[6]     ; 9.100  ; 9.100  ; 9.100  ; 9.100  ;
; DPDT_SW[2]  ; HEX0[0]     ; 8.776  ; 8.776  ; 8.776  ; 8.776  ;
; DPDT_SW[2]  ; HEX0[1]     ; 8.739  ;        ;        ; 8.739  ;
; DPDT_SW[2]  ; HEX0[2]     ; 8.750  ; 8.750  ; 8.750  ; 8.750  ;
; DPDT_SW[2]  ; HEX0[3]     ; 8.392  ; 8.392  ; 8.392  ; 8.392  ;
; DPDT_SW[2]  ; HEX0[4]     ; 8.390  ; 8.390  ; 8.390  ; 8.390  ;
; DPDT_SW[2]  ; HEX0[5]     ; 8.374  ; 8.374  ; 8.374  ; 8.374  ;
; DPDT_SW[2]  ; HEX0[6]     ; 8.374  ; 8.374  ; 8.374  ; 8.374  ;
; DPDT_SW[3]  ; HEX0[0]     ; 7.835  ; 7.835  ; 7.835  ; 7.835  ;
; DPDT_SW[3]  ; HEX0[1]     ; 7.798  ; 7.798  ; 7.798  ; 7.798  ;
; DPDT_SW[3]  ; HEX0[2]     ; 7.809  ; 7.809  ; 7.809  ; 7.809  ;
; DPDT_SW[3]  ; HEX0[3]     ; 7.451  ; 7.451  ; 7.451  ; 7.451  ;
; DPDT_SW[3]  ; HEX0[4]     ;        ; 7.452  ; 7.452  ;        ;
; DPDT_SW[3]  ; HEX0[5]     ; 7.437  ; 7.437  ; 7.437  ; 7.437  ;
; DPDT_SW[3]  ; HEX0[6]     ; 7.437  ; 7.437  ; 7.437  ; 7.437  ;
; DPDT_SW[4]  ; HEX1[0]     ; 8.460  ; 8.460  ; 8.460  ; 8.460  ;
; DPDT_SW[4]  ; HEX1[1]     ; 8.606  ; 8.606  ; 8.606  ; 8.606  ;
; DPDT_SW[4]  ; HEX1[2]     ;        ; 7.997  ; 7.997  ;        ;
; DPDT_SW[4]  ; HEX1[3]     ; 7.985  ; 7.985  ; 7.985  ; 7.985  ;
; DPDT_SW[4]  ; HEX1[4]     ; 8.043  ;        ;        ; 8.043  ;
; DPDT_SW[4]  ; HEX1[5]     ; 8.391  ;        ;        ; 8.391  ;
; DPDT_SW[4]  ; HEX1[6]     ; 8.419  ; 8.419  ; 8.419  ; 8.419  ;
; DPDT_SW[5]  ; HEX1[0]     ; 8.034  ; 8.034  ; 8.034  ; 8.034  ;
; DPDT_SW[5]  ; HEX1[1]     ; 8.193  ; 8.193  ; 8.193  ; 8.193  ;
; DPDT_SW[5]  ; HEX1[2]     ; 7.611  ;        ;        ; 7.611  ;
; DPDT_SW[5]  ; HEX1[3]     ; 7.566  ; 7.566  ; 7.566  ; 7.566  ;
; DPDT_SW[5]  ; HEX1[4]     ;        ; 7.626  ; 7.626  ;        ;
; DPDT_SW[5]  ; HEX1[5]     ; 7.974  ; 7.974  ; 7.974  ; 7.974  ;
; DPDT_SW[5]  ; HEX1[6]     ; 7.993  ; 7.993  ; 7.993  ; 7.993  ;
; DPDT_SW[6]  ; HEX1[0]     ; 8.298  ; 8.298  ; 8.298  ; 8.298  ;
; DPDT_SW[6]  ; HEX1[1]     ; 8.453  ;        ;        ; 8.453  ;
; DPDT_SW[6]  ; HEX1[2]     ; 7.869  ; 7.869  ; 7.869  ; 7.869  ;
; DPDT_SW[6]  ; HEX1[3]     ; 7.821  ; 7.821  ; 7.821  ; 7.821  ;
; DPDT_SW[6]  ; HEX1[4]     ; 7.875  ; 7.875  ; 7.875  ; 7.875  ;
; DPDT_SW[6]  ; HEX1[5]     ; 8.223  ; 8.223  ; 8.223  ; 8.223  ;
; DPDT_SW[6]  ; HEX1[6]     ; 8.258  ; 8.258  ; 8.258  ; 8.258  ;
; DPDT_SW[7]  ; HEX1[0]     ; 9.490  ; 9.490  ; 9.490  ; 9.490  ;
; DPDT_SW[7]  ; HEX1[1]     ; 9.649  ; 9.649  ; 9.649  ; 9.649  ;
; DPDT_SW[7]  ; HEX1[2]     ; 9.066  ; 9.066  ; 9.066  ; 9.066  ;
; DPDT_SW[7]  ; HEX1[3]     ; 9.014  ; 9.014  ; 9.014  ; 9.014  ;
; DPDT_SW[7]  ; HEX1[4]     ;        ; 9.078  ; 9.078  ;        ;
; DPDT_SW[7]  ; HEX1[5]     ; 9.429  ; 9.429  ; 9.429  ; 9.429  ;
; DPDT_SW[7]  ; HEX1[6]     ; 9.451  ; 9.451  ; 9.451  ; 9.451  ;
; DPDT_SW[8]  ; HEX2[0]     ; 9.102  ; 9.102  ; 9.102  ; 9.102  ;
; DPDT_SW[8]  ; HEX2[1]     ; 9.019  ; 9.019  ; 9.019  ; 9.019  ;
; DPDT_SW[8]  ; HEX2[2]     ;        ; 9.099  ; 9.099  ;        ;
; DPDT_SW[8]  ; HEX2[3]     ; 9.061  ; 9.061  ; 9.061  ; 9.061  ;
; DPDT_SW[8]  ; HEX2[4]     ; 8.679  ;        ;        ; 8.679  ;
; DPDT_SW[8]  ; HEX2[5]     ; 8.683  ;        ;        ; 8.683  ;
; DPDT_SW[8]  ; HEX2[6]     ; 8.682  ; 8.682  ; 8.682  ; 8.682  ;
; DPDT_SW[9]  ; HEX2[0]     ; 8.916  ; 8.916  ; 8.916  ; 8.916  ;
; DPDT_SW[9]  ; HEX2[1]     ; 8.837  ; 8.837  ; 8.837  ; 8.837  ;
; DPDT_SW[9]  ; HEX2[2]     ; 8.920  ;        ;        ; 8.920  ;
; DPDT_SW[9]  ; HEX2[3]     ; 8.884  ; 8.884  ; 8.884  ; 8.884  ;
; DPDT_SW[9]  ; HEX2[4]     ;        ; 8.505  ; 8.505  ;        ;
; DPDT_SW[9]  ; HEX2[5]     ; 8.509  ; 8.509  ; 8.509  ; 8.509  ;
; DPDT_SW[9]  ; HEX2[6]     ; 8.496  ; 8.496  ; 8.496  ; 8.496  ;
; DPDT_SW[10] ; HEX2[0]     ; 9.329  ; 9.329  ; 9.329  ; 9.329  ;
; DPDT_SW[10] ; HEX2[1]     ; 9.249  ;        ;        ; 9.249  ;
; DPDT_SW[10] ; HEX2[2]     ; 9.332  ; 9.332  ; 9.332  ; 9.332  ;
; DPDT_SW[10] ; HEX2[3]     ; 9.288  ; 9.288  ; 9.288  ; 9.288  ;
; DPDT_SW[10] ; HEX2[4]     ; 8.911  ; 8.911  ; 8.911  ; 8.911  ;
; DPDT_SW[10] ; HEX2[5]     ; 8.922  ; 8.922  ; 8.922  ; 8.922  ;
; DPDT_SW[10] ; HEX2[6]     ; 8.909  ; 8.909  ; 8.909  ; 8.909  ;
; DPDT_SW[11] ; HEX2[0]     ; 9.347  ; 9.347  ; 9.347  ; 9.347  ;
; DPDT_SW[11] ; HEX2[1]     ; 9.259  ; 9.259  ; 9.259  ; 9.259  ;
; DPDT_SW[11] ; HEX2[2]     ; 9.344  ; 9.344  ; 9.344  ; 9.344  ;
; DPDT_SW[11] ; HEX2[3]     ; 9.310  ; 9.310  ; 9.310  ; 9.310  ;
; DPDT_SW[11] ; HEX2[4]     ;        ; 8.931  ; 8.931  ;        ;
; DPDT_SW[11] ; HEX2[5]     ; 8.934  ; 8.934  ; 8.934  ; 8.934  ;
; DPDT_SW[11] ; HEX2[6]     ; 8.929  ; 8.929  ; 8.929  ; 8.929  ;
; DPDT_SW[12] ; HEX3[0]     ; 8.791  ; 8.791  ; 8.791  ; 8.791  ;
; DPDT_SW[12] ; HEX3[1]     ; 8.568  ; 8.568  ; 8.568  ; 8.568  ;
; DPDT_SW[12] ; HEX3[2]     ;        ; 8.567  ; 8.567  ;        ;
; DPDT_SW[12] ; HEX3[3]     ; 8.518  ; 8.518  ; 8.518  ; 8.518  ;
; DPDT_SW[12] ; HEX3[4]     ; 8.556  ;        ;        ; 8.556  ;
; DPDT_SW[12] ; HEX3[5]     ; 8.884  ;        ;        ; 8.884  ;
; DPDT_SW[12] ; HEX3[6]     ; 8.905  ; 8.905  ; 8.905  ; 8.905  ;
; DPDT_SW[13] ; HEX3[0]     ; 13.023 ; 13.023 ; 13.023 ; 13.023 ;
; DPDT_SW[13] ; HEX3[1]     ; 12.847 ; 12.847 ; 12.847 ; 12.847 ;
; DPDT_SW[13] ; HEX3[2]     ; 12.846 ;        ;        ; 12.846 ;
; DPDT_SW[13] ; HEX3[3]     ; 12.797 ; 12.797 ; 12.797 ; 12.797 ;
; DPDT_SW[13] ; HEX3[4]     ;        ; 12.792 ; 12.792 ;        ;
; DPDT_SW[13] ; HEX3[5]     ; 13.154 ; 13.154 ; 13.154 ; 13.154 ;
; DPDT_SW[13] ; HEX3[6]     ; 13.184 ; 13.184 ; 13.184 ; 13.184 ;
; DPDT_SW[14] ; HEX3[0]     ; 12.848 ; 12.848 ; 12.848 ; 12.848 ;
; DPDT_SW[14] ; HEX3[1]     ; 12.626 ;        ;        ; 12.626 ;
; DPDT_SW[14] ; HEX3[2]     ; 12.625 ; 12.625 ; 12.625 ; 12.625 ;
; DPDT_SW[14] ; HEX3[3]     ; 12.578 ; 12.578 ; 12.578 ; 12.578 ;
; DPDT_SW[14] ; HEX3[4]     ; 12.618 ; 12.618 ; 12.618 ; 12.618 ;
; DPDT_SW[14] ; HEX3[5]     ; 12.945 ; 12.945 ; 12.945 ; 12.945 ;
; DPDT_SW[14] ; HEX3[6]     ; 12.962 ; 12.962 ; 12.962 ; 12.962 ;
; DPDT_SW[15] ; HEX3[0]     ; 13.093 ; 13.093 ; 13.093 ; 13.093 ;
; DPDT_SW[15] ; HEX3[1]     ; 12.908 ; 12.908 ; 12.908 ; 12.908 ;
; DPDT_SW[15] ; HEX3[2]     ; 12.912 ; 12.912 ; 12.912 ; 12.912 ;
; DPDT_SW[15] ; HEX3[3]     ; 12.860 ; 12.860 ; 12.860 ; 12.860 ;
; DPDT_SW[15] ; HEX3[4]     ;        ; 12.866 ; 12.866 ;        ;
; DPDT_SW[15] ; HEX3[5]     ; 13.202 ; 13.202 ; 13.202 ; 13.202 ;
; DPDT_SW[15] ; HEX3[6]     ; 13.244 ; 13.244 ; 13.244 ; 13.244 ;
; DPDT_SW[16] ; HEX4[0]     ; 10.896 ;        ;        ; 10.896 ;
; DPDT_SW[16] ; HEX4[2]     ;        ; 10.818 ; 10.818 ;        ;
; DPDT_SW[16] ; HEX4[3]     ; 11.288 ;        ;        ; 11.288 ;
; DPDT_SW[16] ; HEX4[4]     ; 9.666  ;        ;        ; 9.666  ;
; DPDT_SW[16] ; HEX4[5]     ; 11.302 ;        ;        ; 11.302 ;
; DPDT_SW[17] ; HEX4[0]     ;        ; 10.711 ; 10.711 ;        ;
; DPDT_SW[17] ; HEX4[2]     ; 10.711 ;        ;        ; 10.711 ;
; DPDT_SW[17] ; HEX4[3]     ;        ; 11.103 ; 11.103 ;        ;
; DPDT_SW[17] ; HEX4[5]     ; 11.061 ;        ;        ; 11.061 ;
; DPDT_SW[17] ; HEX4[6]     ;        ; 9.678  ; 9.678  ;        ;
+-------------+-------------+--------+--------+--------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                               ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 7.773 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 8.183 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 8.213 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 8.213 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 8.178 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 8.178 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 8.178 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 8.178 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 7.803 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 7.773 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 7.803 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 7.803 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 8.209 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 8.209 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 8.219 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 8.219 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 8.204 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                       ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 7.773 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 8.183 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 8.213 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 8.213 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 8.178 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 8.178 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 8.178 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 8.178 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 7.803 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 7.773 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 7.803 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 7.803 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 8.209 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 8.209 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 8.219 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 8.219 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 8.204 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                       ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 7.773     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 8.183     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 8.213     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 8.213     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 8.178     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 8.178     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 8.178     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 8.178     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 7.803     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 7.773     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 7.803     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 7.803     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 8.209     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 8.209     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 8.219     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 8.219     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 8.204     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                               ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 7.773     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 8.183     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 8.213     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 8.213     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 8.178     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 8.178     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 8.178     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 8.178     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 7.803     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 7.773     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 7.803     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 7.803     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 8.209     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 8.209     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 8.219     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 8.219     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 8.204     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                           ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 6.802  ; 0.000         ;
; OSC_50                                                                    ; 17.926 ; 0.000         ;
; TD_CLK                                                                    ; 32.356 ; 0.000         ;
; OSC_27                                                                    ; 33.832 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 52.399 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                           ;
+---------------------------------------------------------------------------+-------+---------------+
; Clock                                                                     ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------+-------+---------------+
; TD_CLK                                                                    ; 0.107 ; 0.000         ;
; OSC_27                                                                    ; 0.215 ; 0.000         ;
; OSC_50                                                                    ; 0.215 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.215 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.215 ; 0.000         ;
+---------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                                        ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 3.745  ; 0.000         ;
; OSC_27                                                                    ; 17.611 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                                         ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 5.210  ; 0.000         ;
; OSC_27                                                                    ; 19.102 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                             ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 2.249  ; 0.000         ;
; OSC_50                                                                    ; 9.000  ; 0.000         ;
; TD_CLK                                                                    ; 16.138 ; 0.000         ;
; OSC_27                                                                    ; 16.391 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 25.851 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                   ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg4 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg5 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg6 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg4 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg5 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg6 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.953 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.006      ; 2.344      ;
; 6.986 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~16_OTERM43                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 2.305      ;
; 6.989 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[7]                                                                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~16_OTERM43                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 2.301      ;
; 7.007 ; Sdram_Control_4Port:u6|RD_MASK[1]                                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.011      ; 2.295      ;
; 7.012 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~16_OTERM43                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 2.279      ;
; 7.050 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.006      ; 2.247      ;
; 7.076 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                                             ; Sdram_Control_4Port:u6|mADDR[10]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 2.211      ;
; 7.076 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                                             ; Sdram_Control_4Port:u6|mADDR[11]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 2.211      ;
; 7.076 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                                             ; Sdram_Control_4Port:u6|mADDR[12]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 2.211      ;
; 7.076 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                                             ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 2.211      ;
; 7.076 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                                             ; Sdram_Control_4Port:u6|mADDR[14]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 2.211      ;
; 7.076 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                                             ; Sdram_Control_4Port:u6|mADDR[15]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 2.211      ;
; 7.076 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                                             ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 2.211      ;
; 7.076 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                                             ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 2.211      ;
; 7.076 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                                             ; Sdram_Control_4Port:u6|mADDR[21]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 2.211      ;
; 7.080 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~14_OTERM45                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 2.211      ;
; 7.082 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~1_OTERM23                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.005      ; 2.214      ;
; 7.082 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~16_OTERM43                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 2.209      ;
; 7.083 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[7]                                                                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~14_OTERM45                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 2.207      ;
; 7.091 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                                             ; Sdram_Control_4Port:u6|mADDR[8]                                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 2.200      ;
; 7.091 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~2_OTERM33                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.005      ; 2.205      ;
; 7.091 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                                             ; Sdram_Control_4Port:u6|mADDR[9]                                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 2.200      ;
; 7.091 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                                             ; Sdram_Control_4Port:u6|mADDR[7]                                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 2.200      ;
; 7.091 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                                             ; Sdram_Control_4Port:u6|mADDR[18]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 2.200      ;
; 7.091 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                                             ; Sdram_Control_4Port:u6|mADDR[19]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 2.200      ;
; 7.091 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                                             ; Sdram_Control_4Port:u6|mADDR[22]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 2.200      ;
; 7.091 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                                             ; Sdram_Control_4Port:u6|mADDR[20]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 2.200      ;
; 7.095 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~14_OTERM45                                                                      ; Sdram_Control_4Port:u6|mADDR[9]                                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.016     ; 2.180      ;
; 7.104 ; Sdram_Control_4Port:u6|RD_MASK[1]                                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.011      ; 2.198      ;
; 7.106 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~14_OTERM45                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 2.185      ;
; 7.107 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~16_OTERM43                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 2.184      ;
; 7.113 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~14_OTERM45                                                                      ; Sdram_Control_4Port:u6|mADDR[8]                                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.016     ; 2.162      ;
; 7.123 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.006      ; 2.174      ;
; 7.136 ; Sdram_Control_4Port:u6|RD_MASK[1]                                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~1_OTERM23                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.010      ; 2.165      ;
; 7.139 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~14_OTERM45                                                                      ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.020     ; 2.132      ;
; 7.145 ; Sdram_Control_4Port:u6|RD_MASK[1]                                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~2_OTERM33                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.010      ; 2.156      ;
; 7.174 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~14_OTERM45                                                                      ; Sdram_Control_4Port:u6|mADDR[20]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.016     ; 2.101      ;
; 7.176 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]                          ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~14_OTERM45                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 2.115      ;
; 7.177 ; Sdram_Control_4Port:u6|RD_MASK[1]                                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.011      ; 2.125      ;
; 7.178 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM27                                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~2_OTERM31                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 2.113      ;
; 7.183 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM27                                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~1_OTERM19                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 2.108      ;
; 7.185 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~14_OTERM45                                                                      ; Sdram_Control_4Port:u6|mADDR[10]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.020     ; 2.086      ;
; 7.188 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~14_OTERM45                                                                      ; Sdram_Control_4Port:u6|mADDR[18]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.016     ; 2.087      ;
; 7.190 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~14_OTERM45                                                                      ; Sdram_Control_4Port:u6|mADDR[12]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.020     ; 2.081      ;
; 7.191 ; Sdram_Control_4Port:u6|Equal5~0_OTERM55                                                                                                                                                  ; Sdram_Control_4Port:u6|mADDR[10]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 2.096      ;
; 7.191 ; Sdram_Control_4Port:u6|Equal5~0_OTERM55                                                                                                                                                  ; Sdram_Control_4Port:u6|mADDR[11]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 2.096      ;
; 7.191 ; Sdram_Control_4Port:u6|Equal5~0_OTERM55                                                                                                                                                  ; Sdram_Control_4Port:u6|mADDR[12]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 2.096      ;
; 7.191 ; Sdram_Control_4Port:u6|Equal5~0_OTERM55                                                                                                                                                  ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 2.096      ;
; 7.191 ; Sdram_Control_4Port:u6|Equal5~0_OTERM55                                                                                                                                                  ; Sdram_Control_4Port:u6|mADDR[14]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 2.096      ;
; 7.191 ; Sdram_Control_4Port:u6|Equal5~0_OTERM55                                                                                                                                                  ; Sdram_Control_4Port:u6|mADDR[15]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 2.096      ;
; 7.191 ; Sdram_Control_4Port:u6|Equal5~0_OTERM55                                                                                                                                                  ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 2.096      ;
; 7.191 ; Sdram_Control_4Port:u6|Equal5~0_OTERM55                                                                                                                                                  ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 2.096      ;
; 7.191 ; Sdram_Control_4Port:u6|Equal5~0_OTERM55                                                                                                                                                  ; Sdram_Control_4Port:u6|mADDR[21]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 2.096      ;
; 7.194 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~16_OTERM43                                                                      ; Sdram_Control_4Port:u6|mADDR[9]                                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.016     ; 2.081      ;
; 7.195 ; Sdram_Control_4Port:u6|rWR1_ADDR[13]                                                                                                                                                     ; Sdram_Control_4Port:u6|rWR1_ADDR[8]                                                                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 2.096      ;
; 7.195 ; Sdram_Control_4Port:u6|rWR1_ADDR[13]                                                                                                                                                     ; Sdram_Control_4Port:u6|rWR1_ADDR[21]                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 2.096      ;
; 7.195 ; Sdram_Control_4Port:u6|rWR1_ADDR[13]                                                                                                                                                     ; Sdram_Control_4Port:u6|rWR1_ADDR[18]                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 2.096      ;
; 7.195 ; Sdram_Control_4Port:u6|rWR1_ADDR[13]                                                                                                                                                     ; Sdram_Control_4Port:u6|rWR1_ADDR[7]                                                                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 2.096      ;
; 7.195 ; Sdram_Control_4Port:u6|rWR1_ADDR[13]                                                                                                                                                     ; Sdram_Control_4Port:u6|rWR1_ADDR[16]                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 2.096      ;
; 7.195 ; Sdram_Control_4Port:u6|rWR1_ADDR[13]                                                                                                                                                     ; Sdram_Control_4Port:u6|rWR1_ADDR[17]                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 2.096      ;
; 7.195 ; Sdram_Control_4Port:u6|rWR1_ADDR[13]                                                                                                                                                     ; Sdram_Control_4Port:u6|rWR1_ADDR[20]                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 2.096      ;
; 7.195 ; Sdram_Control_4Port:u6|rWR1_ADDR[13]                                                                                                                                                     ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 2.096      ;
; 7.195 ; Sdram_Control_4Port:u6|rWR1_ADDR[13]                                                                                                                                                     ; Sdram_Control_4Port:u6|rWR1_ADDR[19]                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 2.096      ;
; 7.195 ; Sdram_Control_4Port:u6|rWR1_ADDR[13]                                                                                                                                                     ; Sdram_Control_4Port:u6|rWR1_ADDR[15]                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 2.096      ;
; 7.195 ; Sdram_Control_4Port:u6|rWR1_ADDR[13]                                                                                                                                                     ; Sdram_Control_4Port:u6|rWR1_ADDR[14]                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 2.096      ;
; 7.195 ; Sdram_Control_4Port:u6|rWR1_ADDR[13]                                                                                                                                                     ; Sdram_Control_4Port:u6|rWR1_ADDR[12]                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 2.096      ;
; 7.195 ; Sdram_Control_4Port:u6|rWR1_ADDR[13]                                                                                                                                                     ; Sdram_Control_4Port:u6|rWR1_ADDR[13]                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 2.096      ;
; 7.195 ; Sdram_Control_4Port:u6|rWR1_ADDR[13]                                                                                                                                                     ; Sdram_Control_4Port:u6|rWR1_ADDR[9]                                                                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 2.096      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'OSC_50'                                                                                                       ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 17.926 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[20] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.106      ;
; 17.926 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[21] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.106      ;
; 17.926 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[19] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.106      ;
; 17.926 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[17] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.106      ;
; 17.926 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[18] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.106      ;
; 17.926 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[16] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.106      ;
; 17.926 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[11] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.106      ;
; 17.926 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[13] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.106      ;
; 17.926 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[14] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.106      ;
; 17.926 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[15] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.106      ;
; 17.926 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[12] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.106      ;
; 18.030 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[20] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.002      ;
; 18.030 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[21] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.002      ;
; 18.030 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[19] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.002      ;
; 18.030 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[17] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.002      ;
; 18.030 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[18] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.002      ;
; 18.030 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[16] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.002      ;
; 18.030 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[11] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.002      ;
; 18.030 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[13] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.002      ;
; 18.030 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[14] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.002      ;
; 18.030 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[15] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.002      ;
; 18.030 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[12] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.002      ;
; 18.057 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[2]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 1.974      ;
; 18.057 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[3]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 1.974      ;
; 18.057 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[1]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 1.974      ;
; 18.057 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[9]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 1.974      ;
; 18.057 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[10] ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 1.974      ;
; 18.057 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[8]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 1.974      ;
; 18.057 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[6]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 1.974      ;
; 18.057 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[7]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 1.974      ;
; 18.057 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[5]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 1.974      ;
; 18.057 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[4]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 1.974      ;
; 18.065 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[20] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.967      ;
; 18.065 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[21] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.967      ;
; 18.065 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[19] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.967      ;
; 18.065 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[17] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.967      ;
; 18.065 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[18] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.967      ;
; 18.065 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[16] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.967      ;
; 18.065 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[11] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.967      ;
; 18.065 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[13] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.967      ;
; 18.065 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[14] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.967      ;
; 18.065 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[15] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.967      ;
; 18.065 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[12] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.967      ;
; 18.124 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[20] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.908      ;
; 18.124 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[21] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.908      ;
; 18.124 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[19] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.908      ;
; 18.124 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[17] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.908      ;
; 18.124 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[18] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.908      ;
; 18.124 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[16] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.908      ;
; 18.124 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[11] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.908      ;
; 18.124 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[13] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.908      ;
; 18.124 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[14] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.908      ;
; 18.124 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[15] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.908      ;
; 18.124 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[12] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.908      ;
; 18.147 ; Reset_Delay:u3|Cont[1]  ; Reset_Delay:u3|Cont[20] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 1.886      ;
; 18.147 ; Reset_Delay:u3|Cont[1]  ; Reset_Delay:u3|Cont[21] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 1.886      ;
; 18.147 ; Reset_Delay:u3|Cont[1]  ; Reset_Delay:u3|Cont[19] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 1.886      ;
; 18.147 ; Reset_Delay:u3|Cont[1]  ; Reset_Delay:u3|Cont[17] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 1.886      ;
; 18.147 ; Reset_Delay:u3|Cont[1]  ; Reset_Delay:u3|Cont[18] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 1.886      ;
; 18.147 ; Reset_Delay:u3|Cont[1]  ; Reset_Delay:u3|Cont[16] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 1.886      ;
; 18.147 ; Reset_Delay:u3|Cont[1]  ; Reset_Delay:u3|Cont[11] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 1.886      ;
; 18.147 ; Reset_Delay:u3|Cont[1]  ; Reset_Delay:u3|Cont[13] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 1.886      ;
; 18.147 ; Reset_Delay:u3|Cont[1]  ; Reset_Delay:u3|Cont[14] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 1.886      ;
; 18.147 ; Reset_Delay:u3|Cont[1]  ; Reset_Delay:u3|Cont[15] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 1.886      ;
; 18.147 ; Reset_Delay:u3|Cont[1]  ; Reset_Delay:u3|Cont[12] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 1.886      ;
; 18.161 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[2]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 1.870      ;
; 18.161 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[3]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 1.870      ;
; 18.161 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[1]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 1.870      ;
; 18.161 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[9]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 1.870      ;
; 18.161 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[10] ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 1.870      ;
; 18.161 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[8]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 1.870      ;
; 18.161 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[6]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 1.870      ;
; 18.161 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[7]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 1.870      ;
; 18.161 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[5]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 1.870      ;
; 18.161 ; Reset_Delay:u3|Cont[13] ; Reset_Delay:u3|Cont[4]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 1.870      ;
; 18.173 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[20] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 1.860      ;
; 18.173 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[21] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 1.860      ;
; 18.173 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[19] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 1.860      ;
; 18.173 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[17] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 1.860      ;
; 18.173 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[18] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 1.860      ;
; 18.173 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[16] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 1.860      ;
; 18.173 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[11] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 1.860      ;
; 18.173 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[13] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 1.860      ;
; 18.173 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[14] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 1.860      ;
; 18.173 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[15] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 1.860      ;
; 18.173 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[12] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 1.860      ;
; 18.196 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[2]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 1.835      ;
; 18.196 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[3]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 1.835      ;
; 18.196 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[1]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 1.835      ;
; 18.196 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[9]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 1.835      ;
; 18.196 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[10] ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 1.835      ;
; 18.196 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[8]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 1.835      ;
; 18.196 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[6]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 1.835      ;
; 18.196 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[7]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 1.835      ;
; 18.196 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[5]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 1.835      ;
; 18.196 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[4]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 1.835      ;
; 18.196 ; Reset_Delay:u3|Cont[3]  ; Reset_Delay:u3|Cont[20] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 1.837      ;
; 18.196 ; Reset_Delay:u3|Cont[3]  ; Reset_Delay:u3|Cont[21] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 1.837      ;
; 18.196 ; Reset_Delay:u3|Cont[3]  ; Reset_Delay:u3|Cont[19] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 1.837      ;
; 18.196 ; Reset_Delay:u3|Cont[3]  ; Reset_Delay:u3|Cont[17] ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 1.837      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'TD_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                 ; To Node                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 32.356 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                                                        ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.334      ; 5.047      ;
; 32.439 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                                                    ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.338      ; 4.968      ;
; 32.464 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                                                        ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.294      ; 4.899      ;
; 32.465 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                                                        ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.338      ; 4.942      ;
; 32.475 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                                                  ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.338      ; 4.932      ;
; 32.547 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                                                    ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.298      ; 4.820      ;
; 32.573 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                                                        ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.298      ; 4.794      ;
; 32.579 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                                                        ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.294      ; 4.784      ;
; 32.579 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                                                        ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.294      ; 4.784      ;
; 32.583 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                                                  ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.298      ; 4.784      ;
; 32.601 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                                                        ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.338      ; 4.806      ;
; 32.632 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                                                        ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.338      ; 4.775      ;
; 32.655 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                                                        ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.334      ; 4.748      ;
; 32.662 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                                                    ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.298      ; 4.705      ;
; 32.662 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                                                    ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.298      ; 4.705      ;
; 32.688 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                                                        ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.298      ; 4.679      ;
; 32.688 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                                                        ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.298      ; 4.679      ;
; 32.698 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                                                  ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.298      ; 4.669      ;
; 32.698 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                                                  ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.298      ; 4.669      ;
; 32.709 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                                                        ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.298      ; 4.658      ;
; 32.724 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                                                        ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.334      ; 4.679      ;
; 32.724 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                                                        ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.334      ; 4.679      ;
; 32.724 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                                                        ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.334      ; 4.679      ;
; 32.724 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                                                        ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.334      ; 4.679      ;
; 32.738 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                                                    ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.338      ; 4.669      ;
; 32.740 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                                                        ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.298      ; 4.627      ;
; 32.764 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                                                        ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.338      ; 4.643      ;
; 32.774 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                                                  ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.338      ; 4.633      ;
; 32.807 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                                                    ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.338      ; 4.600      ;
; 32.807 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                                                    ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.338      ; 4.600      ;
; 32.807 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                                                    ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.338      ; 4.600      ;
; 32.807 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                                                    ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.338      ; 4.600      ;
; 32.824 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                                                        ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.298      ; 4.543      ;
; 32.824 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                                                        ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.298      ; 4.543      ;
; 32.833 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                                                        ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.338      ; 4.574      ;
; 32.833 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                                                        ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.338      ; 4.574      ;
; 32.833 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                                                        ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.338      ; 4.574      ;
; 32.833 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                                                        ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.338      ; 4.574      ;
; 32.843 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                                                  ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.338      ; 4.564      ;
; 32.843 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                                                  ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.338      ; 4.564      ;
; 32.843 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                                                  ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.338      ; 4.564      ;
; 32.843 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                                                  ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.338      ; 4.564      ;
; 32.855 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                                                        ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.298      ; 4.512      ;
; 32.855 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                                                        ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.298      ; 4.512      ;
; 32.900 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                                                        ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.338      ; 4.507      ;
; 32.931 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                                                        ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.338      ; 4.476      ;
; 32.969 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                                                        ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.338      ; 4.438      ;
; 32.969 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                                                        ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.338      ; 4.438      ;
; 32.969 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                                                        ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.338      ; 4.438      ;
; 32.969 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                                                        ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.338      ; 4.438      ;
; 33.000 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                                                        ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.338      ; 4.407      ;
; 33.000 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                                                        ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.338      ; 4.407      ;
; 33.000 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                                                        ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.338      ; 4.407      ;
; 33.000 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                                                        ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.338      ; 4.407      ;
; 33.482 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                                                    ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.441      ; 4.028      ;
; 33.590 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                                                    ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.401      ; 3.880      ;
; 33.705 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                                                    ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.401      ; 3.765      ;
; 33.705 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                                                    ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.401      ; 3.765      ;
; 33.781 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                                                    ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.441      ; 3.729      ;
; 33.850 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                                                    ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.441      ; 3.660      ;
; 33.850 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                                                    ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.441      ; 3.660      ;
; 33.850 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                                                    ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.441      ; 3.660      ;
; 33.850 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                                                    ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.441      ; 3.660      ;
; 34.213 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                                                    ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.441      ; 3.297      ;
; 34.321 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                                                    ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.401      ; 3.149      ;
; 34.436 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                                                    ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.401      ; 3.034      ;
; 34.436 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                                                    ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.401      ; 3.034      ;
; 34.441 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 2.628      ;
; 34.441 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 2.628      ;
; 34.442 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 2.627      ;
; 34.512 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                                                    ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.441      ; 2.998      ;
; 34.515 ; ITU_656_Decoder:u4|Cont[14]                                                                                                                                                               ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 2.554      ;
; 34.527 ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                                               ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 2.542      ;
; 34.535 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 2.534      ;
; 34.535 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 2.534      ;
; 34.536 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 2.533      ;
; 34.580 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.018     ; 2.438      ;
; 34.580 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.018     ; 2.438      ;
; 34.580 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.018     ; 2.438      ;
; 34.580 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.018     ; 2.438      ;
; 34.580 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.018     ; 2.438      ;
; 34.580 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.018     ; 2.438      ;
; 34.580 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.018     ; 2.438      ;
; 34.580 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.018     ; 2.438      ;
; 34.580 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.018     ; 2.438      ;
; 34.580 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.018     ; 2.438      ;
; 34.580 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.018     ; 2.438      ;
; 34.580 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.018     ; 2.438      ;
; 34.580 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.018     ; 2.438      ;
; 34.580 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.018     ; 2.438      ;
; 34.580 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.018     ; 2.438      ;
; 34.580 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.018     ; 2.438      ;
; 34.581 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                                                    ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.441      ; 2.929      ;
; 34.581 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                                                    ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.441      ; 2.929      ;
; 34.581 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                                                    ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.441      ; 2.929      ;
; 34.581 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                                                    ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.441      ; 2.929      ;
; 34.590 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.200      ; 2.679      ;
; 34.590 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.200      ; 2.679      ;
; 34.591 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.200      ; 2.678      ;
; 34.597 ; ITU_656_Decoder:u4|Cont[11]                                                                                                                                                               ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 2.472      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'OSC_27'                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 33.832 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10          ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                                 ; OSC_27       ; OSC_27      ; 37.037       ; -0.036     ; 3.201      ;
; 33.842 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[4]                          ; OSC_27       ; OSC_27      ; 37.037       ; 0.030      ; 3.224      ;
; 33.842 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[5]                          ; OSC_27       ; OSC_27      ; 37.037       ; 0.030      ; 3.224      ;
; 33.842 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[6]                          ; OSC_27       ; OSC_27      ; 37.037       ; 0.030      ; 3.224      ;
; 33.842 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[7]                          ; OSC_27       ; OSC_27      ; 37.037       ; 0.030      ; 3.224      ;
; 33.843 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_datain_reg0  ; OSC_27       ; OSC_27      ; 37.037       ; 0.045      ; 3.238      ;
; 33.843 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_address_reg0 ; OSC_27       ; OSC_27      ; 37.037       ; 0.046      ; 3.239      ;
; 33.843 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_address_reg1 ; OSC_27       ; OSC_27      ; 37.037       ; 0.046      ; 3.239      ;
; 33.843 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_address_reg2 ; OSC_27       ; OSC_27      ; 37.037       ; 0.046      ; 3.239      ;
; 33.843 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_address_reg3 ; OSC_27       ; OSC_27      ; 37.037       ; 0.046      ; 3.239      ;
; 33.843 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_address_reg4 ; OSC_27       ; OSC_27      ; 37.037       ; 0.046      ; 3.239      ;
; 33.843 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_address_reg5 ; OSC_27       ; OSC_27      ; 37.037       ; 0.046      ; 3.239      ;
; 33.843 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_address_reg6 ; OSC_27       ; OSC_27      ; 37.037       ; 0.046      ; 3.239      ;
; 33.843 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_address_reg7 ; OSC_27       ; OSC_27      ; 37.037       ; 0.046      ; 3.239      ;
; 33.843 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_address_reg8 ; OSC_27       ; OSC_27      ; 37.037       ; 0.046      ; 3.239      ;
; 33.843 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_address_reg9 ; OSC_27       ; OSC_27      ; 37.037       ; 0.046      ; 3.239      ;
; 33.843 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_datain_reg1  ; OSC_27       ; OSC_27      ; 37.037       ; 0.045      ; 3.238      ;
; 33.843 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_datain_reg2  ; OSC_27       ; OSC_27      ; 37.037       ; 0.045      ; 3.238      ;
; 33.843 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_datain_reg3  ; OSC_27       ; OSC_27      ; 37.037       ; 0.045      ; 3.238      ;
; 33.846 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~portb_address_reg0 ; OSC_27       ; OSC_27      ; 37.037       ; 0.050      ; 3.240      ;
; 33.846 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~portb_address_reg1 ; OSC_27       ; OSC_27      ; 37.037       ; 0.050      ; 3.240      ;
; 33.846 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~portb_address_reg2 ; OSC_27       ; OSC_27      ; 37.037       ; 0.050      ; 3.240      ;
; 33.846 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~portb_address_reg3 ; OSC_27       ; OSC_27      ; 37.037       ; 0.050      ; 3.240      ;
; 33.846 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~portb_address_reg4 ; OSC_27       ; OSC_27      ; 37.037       ; 0.050      ; 3.240      ;
; 33.846 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~portb_address_reg5 ; OSC_27       ; OSC_27      ; 37.037       ; 0.050      ; 3.240      ;
; 33.846 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~portb_address_reg6 ; OSC_27       ; OSC_27      ; 37.037       ; 0.050      ; 3.240      ;
; 33.846 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~portb_address_reg7 ; OSC_27       ; OSC_27      ; 37.037       ; 0.050      ; 3.240      ;
; 33.846 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~portb_address_reg8 ; OSC_27       ; OSC_27      ; 37.037       ; 0.050      ; 3.240      ;
; 33.846 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                          ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~portb_address_reg9 ; OSC_27       ; OSC_27      ; 37.037       ; 0.050      ; 3.240      ;
; 33.848 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10          ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                                 ; OSC_27       ; OSC_27      ; 37.037       ; -0.067     ; 3.154      ;
; 33.853 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT1 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                                 ; OSC_27       ; OSC_27      ; 37.037       ; -0.067     ; 3.149      ;
; 33.867 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10          ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                                 ; OSC_27       ; OSC_27      ; 37.037       ; -0.036     ; 3.166      ;
; 33.879 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT3 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                                 ; OSC_27       ; OSC_27      ; 37.037       ; -0.067     ; 3.123      ;
; 33.883 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10          ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                                 ; OSC_27       ; OSC_27      ; 37.037       ; -0.067     ; 3.119      ;
; 33.888 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT1 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                                 ; OSC_27       ; OSC_27      ; 37.037       ; -0.067     ; 3.114      ;
; 33.902 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10          ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                                 ; OSC_27       ; OSC_27      ; 37.037       ; -0.036     ; 3.131      ;
; 33.914 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT3 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                                 ; OSC_27       ; OSC_27      ; 37.037       ; -0.067     ; 3.088      ;
; 33.916 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[4]                          ; OSC_27       ; OSC_27      ; 37.037       ; 0.030      ; 3.150      ;
; 33.916 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[5]                          ; OSC_27       ; OSC_27      ; 37.037       ; 0.030      ; 3.150      ;
; 33.916 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[6]                          ; OSC_27       ; OSC_27      ; 37.037       ; 0.030      ; 3.150      ;
; 33.916 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[7]                          ; OSC_27       ; OSC_27      ; 37.037       ; 0.030      ; 3.150      ;
; 33.917 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_datain_reg0  ; OSC_27       ; OSC_27      ; 37.037       ; 0.045      ; 3.164      ;
; 33.917 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_address_reg0 ; OSC_27       ; OSC_27      ; 37.037       ; 0.046      ; 3.165      ;
; 33.917 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_address_reg1 ; OSC_27       ; OSC_27      ; 37.037       ; 0.046      ; 3.165      ;
; 33.917 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_address_reg2 ; OSC_27       ; OSC_27      ; 37.037       ; 0.046      ; 3.165      ;
; 33.917 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_address_reg3 ; OSC_27       ; OSC_27      ; 37.037       ; 0.046      ; 3.165      ;
; 33.917 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_address_reg4 ; OSC_27       ; OSC_27      ; 37.037       ; 0.046      ; 3.165      ;
; 33.917 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_address_reg5 ; OSC_27       ; OSC_27      ; 37.037       ; 0.046      ; 3.165      ;
; 33.917 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_address_reg6 ; OSC_27       ; OSC_27      ; 37.037       ; 0.046      ; 3.165      ;
; 33.917 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_address_reg7 ; OSC_27       ; OSC_27      ; 37.037       ; 0.046      ; 3.165      ;
; 33.917 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_address_reg8 ; OSC_27       ; OSC_27      ; 37.037       ; 0.046      ; 3.165      ;
; 33.917 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_address_reg9 ; OSC_27       ; OSC_27      ; 37.037       ; 0.046      ; 3.165      ;
; 33.917 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_datain_reg1  ; OSC_27       ; OSC_27      ; 37.037       ; 0.045      ; 3.164      ;
; 33.917 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_datain_reg2  ; OSC_27       ; OSC_27      ; 37.037       ; 0.045      ; 3.164      ;
; 33.917 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_datain_reg3  ; OSC_27       ; OSC_27      ; 37.037       ; 0.045      ; 3.164      ;
; 33.918 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10          ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                                 ; OSC_27       ; OSC_27      ; 37.037       ; -0.067     ; 3.084      ;
; 33.920 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~portb_address_reg0 ; OSC_27       ; OSC_27      ; 37.037       ; 0.050      ; 3.166      ;
; 33.920 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~portb_address_reg1 ; OSC_27       ; OSC_27      ; 37.037       ; 0.050      ; 3.166      ;
; 33.920 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~portb_address_reg2 ; OSC_27       ; OSC_27      ; 37.037       ; 0.050      ; 3.166      ;
; 33.920 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~portb_address_reg3 ; OSC_27       ; OSC_27      ; 37.037       ; 0.050      ; 3.166      ;
; 33.920 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~portb_address_reg4 ; OSC_27       ; OSC_27      ; 37.037       ; 0.050      ; 3.166      ;
; 33.920 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~portb_address_reg5 ; OSC_27       ; OSC_27      ; 37.037       ; 0.050      ; 3.166      ;
; 33.920 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~portb_address_reg6 ; OSC_27       ; OSC_27      ; 37.037       ; 0.050      ; 3.166      ;
; 33.920 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~portb_address_reg7 ; OSC_27       ; OSC_27      ; 37.037       ; 0.050      ; 3.166      ;
; 33.920 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~portb_address_reg8 ; OSC_27       ; OSC_27      ; 37.037       ; 0.050      ; 3.166      ;
; 33.920 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~portb_address_reg9 ; OSC_27       ; OSC_27      ; 37.037       ; 0.050      ; 3.166      ;
; 33.923 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[1]          ; YUV422_to_444:u7|mCb[7]                                                                                                                         ; OSC_27       ; OSC_27      ; 37.037       ; -0.048     ; 3.098      ;
; 33.923 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT1 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                                 ; OSC_27       ; OSC_27      ; 37.037       ; -0.067     ; 3.079      ;
; 33.933 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT3 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                                 ; OSC_27       ; OSC_27      ; 37.037       ; -0.036     ; 3.100      ;
; 33.936 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT1 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                                 ; OSC_27       ; OSC_27      ; 37.037       ; -0.036     ; 3.097      ;
; 33.937 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10          ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                                 ; OSC_27       ; OSC_27      ; 37.037       ; -0.036     ; 3.096      ;
; 33.949 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT3 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                                 ; OSC_27       ; OSC_27      ; 37.037       ; -0.067     ; 3.053      ;
; 33.950 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[4]                          ; OSC_27       ; OSC_27      ; 37.037       ; 0.030      ; 3.116      ;
; 33.950 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[5]                          ; OSC_27       ; OSC_27      ; 37.037       ; 0.030      ; 3.116      ;
; 33.950 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[6]                          ; OSC_27       ; OSC_27      ; 37.037       ; 0.030      ; 3.116      ;
; 33.950 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[7]                          ; OSC_27       ; OSC_27      ; 37.037       ; 0.030      ; 3.116      ;
; 33.951 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_datain_reg0  ; OSC_27       ; OSC_27      ; 37.037       ; 0.045      ; 3.130      ;
; 33.951 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_address_reg0 ; OSC_27       ; OSC_27      ; 37.037       ; 0.046      ; 3.131      ;
; 33.951 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_address_reg1 ; OSC_27       ; OSC_27      ; 37.037       ; 0.046      ; 3.131      ;
; 33.951 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_address_reg2 ; OSC_27       ; OSC_27      ; 37.037       ; 0.046      ; 3.131      ;
; 33.951 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_address_reg3 ; OSC_27       ; OSC_27      ; 37.037       ; 0.046      ; 3.131      ;
; 33.951 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_address_reg4 ; OSC_27       ; OSC_27      ; 37.037       ; 0.046      ; 3.131      ;
; 33.951 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_address_reg5 ; OSC_27       ; OSC_27      ; 37.037       ; 0.046      ; 3.131      ;
; 33.951 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_address_reg6 ; OSC_27       ; OSC_27      ; 37.037       ; 0.046      ; 3.131      ;
; 33.951 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_address_reg7 ; OSC_27       ; OSC_27      ; 37.037       ; 0.046      ; 3.131      ;
; 33.951 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_address_reg8 ; OSC_27       ; OSC_27      ; 37.037       ; 0.046      ; 3.131      ;
; 33.951 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_address_reg9 ; OSC_27       ; OSC_27      ; 37.037       ; 0.046      ; 3.131      ;
; 33.951 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_datain_reg1  ; OSC_27       ; OSC_27      ; 37.037       ; 0.045      ; 3.130      ;
; 33.951 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_datain_reg2  ; OSC_27       ; OSC_27      ; 37.037       ; 0.045      ; 3.130      ;
; 33.951 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_datain_reg3  ; OSC_27       ; OSC_27      ; 37.037       ; 0.045      ; 3.130      ;
; 33.953 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10          ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                                 ; OSC_27       ; OSC_27      ; 37.037       ; -0.067     ; 3.049      ;
; 33.954 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~portb_address_reg0 ; OSC_27       ; OSC_27      ; 37.037       ; 0.050      ; 3.132      ;
; 33.954 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~portb_address_reg1 ; OSC_27       ; OSC_27      ; 37.037       ; 0.050      ; 3.132      ;
; 33.954 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~portb_address_reg2 ; OSC_27       ; OSC_27      ; 37.037       ; 0.050      ; 3.132      ;
; 33.954 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~portb_address_reg3 ; OSC_27       ; OSC_27      ; 37.037       ; 0.050      ; 3.132      ;
; 33.954 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~portb_address_reg4 ; OSC_27       ; OSC_27      ; 37.037       ; 0.050      ; 3.132      ;
; 33.954 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~portb_address_reg5 ; OSC_27       ; OSC_27      ; 37.037       ; 0.050      ; 3.132      ;
; 33.954 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~portb_address_reg6 ; OSC_27       ; OSC_27      ; 37.037       ; 0.050      ; 3.132      ;
; 33.954 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~portb_address_reg7 ; OSC_27       ; OSC_27      ; 37.037       ; 0.050      ; 3.132      ;
; 33.954 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~portb_address_reg8 ; OSC_27       ; OSC_27      ; 37.037       ; 0.050      ; 3.132      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                                                                                                 ;
+--------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 52.399 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.336      ;
; 52.399 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.336      ;
; 52.399 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.336      ;
; 52.399 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.336      ;
; 52.399 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.336      ;
; 52.399 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.336      ;
; 52.399 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.336      ;
; 52.399 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.336      ;
; 52.399 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.336      ;
; 52.409 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.326      ;
; 52.409 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.326      ;
; 52.409 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.326      ;
; 52.409 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.326      ;
; 52.409 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.326      ;
; 52.409 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.326      ;
; 52.409 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.326      ;
; 52.409 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.326      ;
; 52.409 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.326      ;
; 52.478 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.257      ;
; 52.478 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.257      ;
; 52.478 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.257      ;
; 52.478 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.257      ;
; 52.478 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.257      ;
; 52.478 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.257      ;
; 52.478 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.257      ;
; 52.478 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.257      ;
; 52.478 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.257      ;
; 52.507 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.228      ;
; 52.507 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.228      ;
; 52.507 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.228      ;
; 52.507 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.228      ;
; 52.507 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.228      ;
; 52.507 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.228      ;
; 52.507 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.228      ;
; 52.507 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.228      ;
; 52.507 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.228      ;
; 52.567 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.168      ;
; 52.567 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.168      ;
; 52.567 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.168      ;
; 52.567 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.168      ;
; 52.567 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.168      ;
; 52.567 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.168      ;
; 52.567 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.168      ;
; 52.567 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.168      ;
; 52.567 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.168      ;
; 52.581 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.154      ;
; 52.581 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.154      ;
; 52.581 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.154      ;
; 52.581 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.154      ;
; 52.581 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.154      ;
; 52.581 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.154      ;
; 52.581 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.154      ;
; 52.581 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.154      ;
; 52.581 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.154      ;
; 52.645 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.090      ;
; 52.645 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.090      ;
; 52.645 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.090      ;
; 52.645 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.090      ;
; 52.645 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.090      ;
; 52.645 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.090      ;
; 52.645 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.090      ;
; 52.645 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.090      ;
; 52.645 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.090      ;
; 52.745 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.990      ;
; 52.755 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.980      ;
; 52.824 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.911      ;
; 52.853 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.882      ;
; 52.913 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.822      ;
; 52.927 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.808      ;
; 52.929 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.806      ;
; 52.929 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.806      ;
; 52.929 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.806      ;
; 52.929 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.806      ;
; 52.929 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.806      ;
; 52.929 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.806      ;
; 52.929 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.806      ;
; 52.929 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.806      ;
; 52.929 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.806      ;
; 52.981 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.754      ;
; 52.981 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.754      ;
; 52.981 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.754      ;
; 52.981 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.754      ;
; 52.981 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.754      ;
; 52.981 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.754      ;
; 52.981 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.754      ;
; 52.981 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.754      ;
; 52.981 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.754      ;
; 52.991 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.744      ;
; 53.133 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.602      ;
; 53.195 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.540      ;
; 53.204 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.531      ;
; 53.205 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.530      ;
; 53.208 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.527      ;
; 53.209 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.526      ;
; 53.324 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.411      ;
; 53.325 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.410      ;
; 53.326 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.409      ;
; 53.326 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.409      ;
; 53.327 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.408      ;
; 53.368 ; AUDIO_DAC_ADC:u12|LRCK_1X        ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.367      ;
+--------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'TD_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.107 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.143      ; 0.402      ;
; 0.127 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.334      ; 0.613      ;
; 0.127 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.334      ; 0.613      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ITU_656_Decoder:u4|Active_Video                                                                                                                                 ; ITU_656_Decoder:u4|Active_Video                                                                                                                                                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ITU_656_Decoder:u4|Start                                                                                                                                        ; ITU_656_Decoder:u4|Start                                                                                                                                                                   ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.221 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.143      ; 0.516      ;
; 0.238 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.391      ;
; 0.242 ; ITU_656_Decoder:u4|Window[12]                                                                                                                                   ; ITU_656_Decoder:u4|Window[20]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[8]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[7]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[9]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; ITU_656_Decoder:u4|Field                                                                                                                                        ; ITU_656_Decoder:u4|Pre_Field                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; ITU_656_Decoder:u4|Window[0]                                                                                                                                    ; ITU_656_Decoder:u4|Window[8]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; ITU_656_Decoder:u4|Window[3]                                                                                                                                    ; ITU_656_Decoder:u4|Window[11]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; ITU_656_Decoder:u4|Window[4]                                                                                                                                    ; ITU_656_Decoder:u4|Window[12]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.398      ;
; 0.248 ; ITU_656_Decoder:u4|Window[14]                                                                                                                                   ; ITU_656_Decoder:u4|Window[22]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; ITU_656_Decoder:u4|Window[6]                                                                                                                                    ; ITU_656_Decoder:u4|Window[14]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; ITU_656_Decoder:u4|Window[10]                                                                                                                                   ; ITU_656_Decoder:u4|Window[18]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; ITU_656_Decoder:u4|Window[15]                                                                                                                                   ; ITU_656_Decoder:u4|Window[23]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.403      ;
; 0.254 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[4]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.406      ;
; 0.261 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.413      ;
; 0.269 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.200      ; 0.621      ;
; 0.271 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.200      ; 0.623      ;
; 0.272 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[6]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.200      ; 0.624      ;
; 0.274 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.200      ; 0.626      ;
; 0.298 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.450      ;
; 0.301 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.283      ; 0.722      ;
; 0.301 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.294      ; 0.747      ;
; 0.302 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.294      ; 0.748      ;
; 0.303 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.283      ; 0.724      ;
; 0.305 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.294      ; 0.751      ;
; 0.308 ; ITU_656_Decoder:u4|Cb[5]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.009      ; 0.469      ;
; 0.311 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.283      ; 0.732      ;
; 0.311 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.261      ; 0.710      ;
; 0.313 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.261      ; 0.712      ;
; 0.313 ; ITU_656_Decoder:u4|Window[1]                                                                                                                                    ; ITU_656_Decoder:u4|Active_Video                                                                                                                                                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.424      ; 0.889      ;
; 0.322 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.474      ;
; 0.325 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; ITU_656_Decoder:u4|Window[13]                                                                                                                                   ; ITU_656_Decoder:u4|Window[21]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.477      ;
; 0.327 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; ITU_656_Decoder:u4|Window[7]                                                                                                                                    ; ITU_656_Decoder:u4|Window[15]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[0]                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.334      ; 0.814      ;
; 0.328 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.261      ; 0.727      ;
; 0.329 ; ITU_656_Decoder:u4|Window[5]                                                                                                                                    ; ITU_656_Decoder:u4|Window[13]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.481      ;
; 0.331 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.483      ;
; 0.333 ; ITU_656_Decoder:u4|Cont[6]                                                                                                                                      ; ITU_656_Decoder:u4|Active_Video                                                                                                                                                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.314      ; 0.799      ;
; 0.334 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.486      ;
; 0.335 ; ITU_656_Decoder:u4|Window[2]                                                                                                                                    ; ITU_656_Decoder:u4|Window[10]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.487      ;
; 0.336 ; ITU_656_Decoder:u4|Window[11]                                                                                                                                   ; ITU_656_Decoder:u4|Window[19]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.488      ;
; 0.341 ; ITU_656_Decoder:u4|Window[0]                                                                                                                                    ; ITU_656_Decoder:u4|Active_Video                                                                                                                                                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.424      ; 0.917      ;
; 0.346 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.263      ; 0.747      ;
; 0.347 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[5]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.499      ;
; 0.350 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.263      ; 0.751      ;
; 0.351 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.163      ; 0.666      ;
; 0.355 ; ITU_656_Decoder:u4|Cont[9]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[9]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; ITU_656_Decoder:u4|Cont[10]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[10]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.507      ;
; 0.359 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[3]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; ITU_656_Decoder:u4|Cb[7]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.009      ; 0.520      ;
; 0.359 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.334      ; 0.845      ;
; 0.360 ; ITU_656_Decoder:u4|Cont[2]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[2]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.334      ; 0.846      ;
; 0.361 ; ITU_656_Decoder:u4|Cont[4]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[4]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; ITU_656_Decoder:u4|Field                                                                                                                                        ; ITU_656_Decoder:u4|Start                                                                                                                                                                   ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.334      ; 0.848      ;
; 0.363 ; ITU_656_Decoder:u4|Cont[8]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[8]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.163      ; 0.678      ;
; 0.364 ; ITU_656_Decoder:u4|Cont[6]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[6]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.516      ;
; 0.367 ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; ITU_656_Decoder:u4|Cont[11]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[11]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; ITU_656_Decoder:u4|Cont[16]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[16]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.520      ;
; 0.371 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ITU_656_Decoder:u4|Cont[3]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[3]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.037     ; 0.487      ;
; 0.373 ; ITU_656_Decoder:u4|Cr[7]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.056     ; 0.469      ;
; 0.374 ; ITU_656_Decoder:u4|Pre_Field                                                                                                                                    ; ITU_656_Decoder:u4|Start                                                                                                                                                                   ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.037     ; 0.490      ;
; 0.375 ; ITU_656_Decoder:u4|Cont[5]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[5]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.527      ;
; 0.377 ; ITU_656_Decoder:u4|Cont[12]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[12]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; ITU_656_Decoder:u4|Cont[15]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[15]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; ITU_656_Decoder:u4|Cont[14]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[14]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.530      ;
; 0.382 ; ITU_656_Decoder:u4|Cr[2]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.056     ; 0.478      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'OSC_27'                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                            ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                            ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; YCbCr2RGB:u8|X_OUT[5]                                                                                                                                          ; YCbCr2RGB:u8|oRed[5]                                                                                                                                           ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.390      ;
; 0.241 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                                                         ; VGA_Ctrl:u9|H_Cont[10]                                                                                                                                         ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.395      ;
; 0.250 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.404      ;
; 0.254 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.406      ;
; 0.255 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.407      ;
; 0.256 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.408      ;
; 0.259 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.411      ;
; 0.260 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.412      ;
; 0.261 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.413      ;
; 0.262 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.414      ;
; 0.265 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.417      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT7                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT6                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT5                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT4                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT3                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT2                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT1                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10                                         ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT24                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT23                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT22                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT21                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT20                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT19                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT18                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT17                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT16                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT15                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT14                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT13                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT12                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT11                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT10                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT9                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT8                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT7                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT6                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT5                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT4                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT3                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT2                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT24                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT23                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT22                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT21                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT20                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT19                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT18                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT17                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT16                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT15                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT14                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT13                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT12                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT11                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT10                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT9                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT8                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT7                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT6                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT5                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT24                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT23                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT22                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT21                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT20                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT19                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'OSC_50'                                                                                                                                    ;
+-------+-----------------------------------+-----------------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------+-------------+--------------+------------+------------+
; 0.215 ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Reset_Delay:u3|oRST_2             ; Reset_Delay:u3|oRST_2             ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[0]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Reset_Delay:u3|oRST_1             ; Reset_Delay:u3|oRST_1             ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.243 ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.395      ;
; 0.353 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.505      ;
; 0.355 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[11]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|Cont[2]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[20]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[12]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[6]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[4]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[13]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|Cont[18]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|Cont[9]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[10]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[8]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[15]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.367 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[1]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|Cont[21]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[19]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[3]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[14]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[5]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[17]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|Cont[16]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[7]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.412 ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0 ; OSC_50      ; 0.000        ; -0.141     ; 0.564      ;
; 0.412 ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0 ; OSC_50      ; 0.000        ; -0.141     ; 0.564      ;
; 0.440 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[1]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.592      ;
; 0.491 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.643      ;
; 0.493 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[12]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.645      ;
; 0.495 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.647      ;
; 0.495 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[13]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.647      ;
; 0.495 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[21]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.647      ;
; 0.496 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[5]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[7]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.648      ;
; 0.498 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[14]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[9]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|Cont[10]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[16]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.651      ;
; 0.507 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[2]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.659      ;
; 0.509 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[20]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.661      ;
; 0.511 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[6]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[4]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[15]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[18]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[8]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|Cont[17]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.664      ;
; 0.526 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.678      ;
; 0.528 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[13]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.680      ;
; 0.529 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|oRST_0             ; OSC_50                ; OSC_50      ; 0.000        ; -0.001     ; 0.680      ;
; 0.530 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.682      ;
; 0.530 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[14]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.682      ;
; 0.531 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[6]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.683      ;
; 0.531 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[8]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.683      ;
; 0.533 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[15]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.685      ;
; 0.534 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.686      ;
; 0.534 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[10]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.686      ;
; 0.534 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.686      ;
; 0.534 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[17]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.686      ;
; 0.544 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[21]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.696      ;
; 0.545 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[11]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.001      ; 0.698      ;
; 0.546 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[5]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[7]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[16]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.698      ;
; 0.547 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.699      ;
; 0.547 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[9]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.699      ;
+-------+-----------------------------------+-----------------------------------+-----------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                                  ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                               ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                                ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                              ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                    ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                            ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                    ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|mWR                                                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Read                                                                                                                                     ; Sdram_Control_4Port:u6|Read                                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM1             ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM1                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM3             ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM3                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM9             ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM9                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM5             ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM5                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM11            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM11                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.387      ;
; 0.238 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Sdram_Control_4Port:u6|mADDR[14]                                                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[14]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Sdram_Control_4Port:u6|command:command1|rw_shift[0]                                                                                                             ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; Sdram_Control_4Port:u6|command:command1|SA[9]                                                                                                                   ; Sdram_Control_4Port:u6|SA[9]                                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM13_OTERM63                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[13]                                                                                                     ; Sdram_Control_4Port:u6|command:command1|SA[5]                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; Sdram_Control_4Port:u6|command:command1|CS_N[0]                                                                                                                 ; Sdram_Control_4Port:u6|CS_N[0]                                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; Sdram_Control_4Port:u6|command:command1|command_delay[6]                                                                                                        ; Sdram_Control_4Port:u6|command:command1|command_delay[5]                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u6|mADDR[20]                                                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[20]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[15]                                                                                                     ; Sdram_Control_4Port:u6|command:command1|SA[7]                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; Sdram_Control_4Port:u6|command:command1|BA[1]                                                                                                                   ; Sdram_Control_4Port:u6|BA[1]                                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; Sdram_Control_4Port:u6|control_interface:control1|PRECHARGE                                                                                                     ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u6|control_interface:control1|timer[15]                                                                                                     ; Sdram_Control_4Port:u6|control_interface:control1|timer[15]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u6|command:command1|command_delay[4]                                                                                                        ; Sdram_Control_4Port:u6|command:command1|command_delay[3]                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:u6|command:command1|SA[10]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|WE_N                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:u6|command:command1|OE                                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.399      ;
; 0.251 ; Sdram_Control_4Port:u6|Read                                                                                                                                     ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; Sdram_Control_4Port:u6|mDATAOUT[9]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.068      ; 0.458      ;
; 0.252 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; Sdram_Control_4Port:u6|Write                                                                                                                                    ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.405      ;
; 0.254 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM1             ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM3                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.406      ;
; 0.255 ; Sdram_Control_4Port:u6|ST[2]                                                                                                                                    ; Sdram_Control_4Port:u6|PM_STOP                                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                                ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; Sdram_Control_4Port:u6|Read                                                                                                                                     ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; Sdram_Control_4Port:u6|Write                                                                                                                                    ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.407      ;
; 0.257 ; Sdram_Control_4Port:u6|Write                                                                                                                                    ; Sdram_Control_4Port:u6|DQM[1]                                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.409      ;
; 0.259 ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                                ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.411      ;
; 0.262 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.414      ;
; 0.266 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.418      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                                                                                                 ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; AUDIO_DAC_ADC:u12|LRCK_1X        ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.256 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.408      ;
; 0.257 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.409      ;
; 0.257 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.409      ;
; 0.258 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.410      ;
; 0.259 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.411      ;
; 0.363 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.516      ;
; 0.366 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.518      ;
; 0.369 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.521      ;
; 0.374 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.527      ;
; 0.378 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.532      ;
; 0.383 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.535      ;
; 0.388 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.540      ;
; 0.450 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.602      ;
; 0.502 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.654      ;
; 0.504 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.656      ;
; 0.507 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.659      ;
; 0.514 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.666      ;
; 0.514 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.666      ;
; 0.520 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.672      ;
; 0.520 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.672      ;
; 0.537 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.689      ;
; 0.539 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.691      ;
; 0.549 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.701      ;
; 0.555 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.707      ;
; 0.555 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.707      ;
; 0.556 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.708      ;
; 0.572 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.724      ;
; 0.574 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.726      ;
; 0.590 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.742      ;
; 0.591 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.743      ;
; 0.592 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.744      ;
; 0.602 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.754      ;
; 0.602 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.754      ;
; 0.602 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.754      ;
; 0.602 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.754      ;
; 0.602 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.754      ;
; 0.602 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.754      ;
; 0.602 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.754      ;
; 0.608 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.760      ;
; 0.625 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.777      ;
; 0.626 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.778      ;
; 0.643 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.795      ;
; 0.643 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.795      ;
; 0.654 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.806      ;
; 0.654 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.806      ;
; 0.654 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.806      ;
; 0.654 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.806      ;
; 0.654 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.806      ;
; 0.654 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.806      ;
; 0.654 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.806      ;
; 0.654 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.806      ;
; 0.656 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.808      ;
; 0.661 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.813      ;
; 0.666 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.818      ;
; 0.670 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.822      ;
; 0.678 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.830      ;
; 0.678 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.830      ;
; 0.696 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.848      ;
; 0.701 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.853      ;
; 0.713 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.865      ;
; 0.713 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.865      ;
; 0.730 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.882      ;
; 0.736 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.888      ;
; 0.748 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.900      ;
; 0.748 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.900      ;
; 0.759 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.911      ;
; 0.771 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.923      ;
; 0.783 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.935      ;
; 0.806 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.958      ;
; 0.828 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.980      ;
; 0.838 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.990      ;
; 0.938 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.090      ;
; 0.938 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.090      ;
; 0.938 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.090      ;
; 0.938 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.090      ;
; 1.002 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.154      ;
; 1.002 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.154      ;
; 1.002 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.154      ;
; 1.002 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.154      ;
; 1.002 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.154      ;
; 1.016 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.168      ;
; 1.016 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.168      ;
; 1.016 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.168      ;
; 1.016 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.168      ;
; 1.016 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.168      ;
; 1.016 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.168      ;
; 1.076 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.228      ;
; 1.076 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.228      ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                                      ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 3.745 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM1          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 0.918      ;
; 3.745 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM3          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 0.918      ;
; 3.745 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM9          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 0.918      ;
; 3.745 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM5          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 0.918      ;
; 3.745 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]_OTERM17         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 0.918      ;
; 3.745 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]_OTERM15         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 0.918      ;
; 3.745 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM11         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 0.918      ;
; 3.745 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 0.918      ;
; 3.745 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 0.918      ;
; 3.745 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 0.918      ;
; 3.745 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM13_OTERM67 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 0.918      ;
; 3.745 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM13_OTERM65 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 0.918      ;
; 3.745 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 0.918      ;
; 3.745 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 0.918      ;
; 3.745 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 0.918      ;
; 3.745 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 0.918      ;
; 3.836 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.826      ;
; 3.836 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.826      ;
; 3.836 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.826      ;
; 3.836 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.826      ;
; 3.836 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.826      ;
; 3.836 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.826      ;
; 3.836 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.826      ;
; 3.836 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.826      ;
; 3.836 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.826      ;
; 3.836 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.826      ;
; 3.925 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.737      ;
; 3.925 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.737      ;
; 3.925 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.737      ;
; 3.925 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.737      ;
; 3.925 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.737      ;
; 3.929 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM13_OTERM63 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.733      ;
; 3.929 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.733      ;
; 3.929 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.733      ;
; 3.929 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.733      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'OSC_27'                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.611 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.003      ; 0.943      ;
; 17.611 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; 18.519       ; 0.003      ; 0.943      ;
; 17.611 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; 18.519       ; 0.003      ; 0.943      ;
; 17.611 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; 18.519       ; 0.003      ; 0.943      ;
; 17.611 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; 18.519       ; 0.003      ; 0.943      ;
; 17.725 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.826      ;
; 17.725 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.826      ;
; 17.725 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.826      ;
; 17.725 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.826      ;
; 17.725 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.826      ;
; 17.725 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.826      ;
; 17.725 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.826      ;
; 17.725 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.826      ;
; 17.725 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.826      ;
; 17.725 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.826      ;
; 17.812 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.739      ;
; 17.812 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.739      ;
; 17.812 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.739      ;
; 17.812 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.739      ;
; 17.812 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.739      ;
; 17.812 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.739      ;
; 17.812 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.739      ;
; 17.812 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.739      ;
; 17.812 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.739      ;
; 17.812 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.739      ;
; 17.815 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.736      ;
; 17.815 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.736      ;
; 17.815 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.736      ;
; 17.815 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.736      ;
; 17.815 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.736      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                                      ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 5.210 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM13_OTERM63 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.733      ;
; 5.210 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.733      ;
; 5.210 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.733      ;
; 5.210 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.733      ;
; 5.214 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.737      ;
; 5.214 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.737      ;
; 5.214 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.737      ;
; 5.214 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.737      ;
; 5.214 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.737      ;
; 5.303 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.826      ;
; 5.303 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.826      ;
; 5.303 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.826      ;
; 5.303 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.826      ;
; 5.303 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.826      ;
; 5.303 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.826      ;
; 5.303 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.826      ;
; 5.303 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.826      ;
; 5.303 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.826      ;
; 5.303 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.826      ;
; 5.394 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM1          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 0.918      ;
; 5.394 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM3          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 0.918      ;
; 5.394 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM9          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 0.918      ;
; 5.394 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM5          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 0.918      ;
; 5.394 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]_OTERM17         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 0.918      ;
; 5.394 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]_OTERM15         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 0.918      ;
; 5.394 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM11         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 0.918      ;
; 5.394 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 0.918      ;
; 5.394 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 0.918      ;
; 5.394 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 0.918      ;
; 5.394 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM13_OTERM67 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 0.918      ;
; 5.394 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM13_OTERM65 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 0.918      ;
; 5.394 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 0.918      ;
; 5.394 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 0.918      ;
; 5.394 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 0.918      ;
; 5.394 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 0.918      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'OSC_27'                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 19.102 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.736      ;
; 19.102 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.736      ;
; 19.102 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.736      ;
; 19.102 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.736      ;
; 19.102 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.736      ;
; 19.105 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.739      ;
; 19.105 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.739      ;
; 19.105 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.739      ;
; 19.105 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.739      ;
; 19.105 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.739      ;
; 19.105 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.739      ;
; 19.105 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.739      ;
; 19.105 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.739      ;
; 19.105 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.739      ;
; 19.105 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.739      ;
; 19.192 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.826      ;
; 19.192 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.826      ;
; 19.192 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.826      ;
; 19.192 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.826      ;
; 19.192 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.826      ;
; 19.192 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.826      ;
; 19.192 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.826      ;
; 19.192 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.826      ;
; 19.192 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.826      ;
; 19.192 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.826      ;
; 19.306 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.003      ; 0.943      ;
; 19.306 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; -18.518      ; 0.003      ; 0.943      ;
; 19.306 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; -18.518      ; 0.003      ; 0.943      ;
; 19.306 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; -18.518      ; 0.003      ; 0.943      ;
; 19.306 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; -18.518      ; 0.003      ; 0.943      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                     ; Clock Edge ; Target                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg1 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg2 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg3 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg4 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg5 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg6 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg7 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg8 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg4  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg5  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg6  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_we_reg       ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg1 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg2 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg3 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg4 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg5 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg6 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg7 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg8 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg4  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg5  ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'OSC_50'                                                                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[0]            ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[0]            ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[10]           ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[10]           ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[11]           ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[11]           ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[12]           ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[12]           ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[13]           ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[13]           ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[14]           ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[14]           ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[15]           ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[15]           ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[16]           ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[16]           ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[17]           ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[17]           ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[18]           ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[18]           ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[19]           ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[19]           ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[1]            ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[1]            ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[20]           ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[20]           ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[21]           ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[21]           ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[2]            ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[2]            ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[3]            ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[3]            ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[4]            ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[4]            ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[5]            ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[5]            ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[6]            ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[6]            ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[7]            ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[7]            ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[8]            ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[8]            ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[9]            ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[9]            ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_0             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_0             ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_1             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_1             ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_2             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_2             ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; OSC_50 ; Rise       ; OSC_50|combout                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; OSC_50|combout                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; OSC_50 ; Rise       ; OSC_50~clkctrl|inclk[0]           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; OSC_50~clkctrl|inclk[0]           ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; OSC_50 ; Rise       ; OSC_50~clkctrl|outclk             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; OSC_50~clkctrl|outclk             ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; OSC_50 ; Rise       ; u1|mI2C_CLK_DIV[0]|clk            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; u1|mI2C_CLK_DIV[0]|clk            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; OSC_50 ; Rise       ; u1|mI2C_CLK_DIV[10]|clk           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; u1|mI2C_CLK_DIV[10]|clk           ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; OSC_50 ; Rise       ; u1|mI2C_CLK_DIV[11]|clk           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; u1|mI2C_CLK_DIV[11]|clk           ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; OSC_50 ; Rise       ; u1|mI2C_CLK_DIV[12]|clk           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; u1|mI2C_CLK_DIV[12]|clk           ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; OSC_50 ; Rise       ; u1|mI2C_CLK_DIV[13]|clk           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; u1|mI2C_CLK_DIV[13]|clk           ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'TD_CLK'                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'OSC_27'                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[0]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[10]                          ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[11]                          ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[12]                          ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[13]                          ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[14]                          ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[15]                          ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[1]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[2]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[3]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[4]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[5]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[6]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[7]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[8]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[9]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg0 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg1 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg2 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg3 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg4 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg5 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg6 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg7 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg8 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg9 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg0 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg1 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg2 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg3 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg4 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg5 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg6 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg7 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg8 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg9 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a13~porta_memory_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a14~porta_memory_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a15~porta_memory_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg2   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg3   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a2~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a3~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a5~porta_address_reg0  ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                     ; Clock Edge ; Target                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------+
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[0]                          ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[1]                          ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[2]                          ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X                             ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|oAUD_BCK                            ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[0]                          ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[1]                          ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[2]                          ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X                             ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|oAUD_BCK                            ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[0]|clk                                    ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[1]|clk                                    ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[2]|clk                                    ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[0]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[1]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[2]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[3]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[4]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[5]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[6]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[7]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[8]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X|clk                                       ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|oAUD_BCK|clk                                      ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|inclk[0] ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|outclk   ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[0]|clk                                    ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[1]|clk                                    ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[2]|clk                                    ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[0]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[1]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[2]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[3]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[4]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[5]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[6]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[7]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[8]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X|clk                                       ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|oAUD_BCK|clk                                      ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|inclk[0] ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                        ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 4.228 ; 4.228 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 4.002 ; 4.002 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 3.963 ; 3.963 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 4.090 ; 4.090 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 4.014 ; 4.014 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 3.761 ; 3.761 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 3.852 ; 3.852 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 3.811 ; 3.811 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 4.097 ; 4.097 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 3.900 ; 3.900 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 4.084 ; 4.084 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 3.966 ; 3.966 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 4.096 ; 4.096 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 4.228 ; 4.228 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 3.862 ; 3.862 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 4.056 ; 4.056 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 3.900 ; 3.900 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; TD_CLK     ; 3.637 ; 3.637 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[0]  ; TD_CLK     ; 2.759 ; 2.759 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[1]  ; TD_CLK     ; 2.753 ; 2.753 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[2]  ; TD_CLK     ; 2.790 ; 2.790 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[3]  ; TD_CLK     ; 2.817 ; 2.817 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[4]  ; TD_CLK     ; 3.637 ; 3.637 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[5]  ; TD_CLK     ; 2.703 ; 2.703 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[6]  ; TD_CLK     ; 2.553 ; 2.553 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[7]  ; TD_CLK     ; 2.694 ; 2.694 ; Rise       ; TD_CLK                                                                    ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                           ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; -3.641 ; -3.641 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; -3.882 ; -3.882 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; -3.843 ; -3.843 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; -3.970 ; -3.970 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; -3.894 ; -3.894 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; -3.641 ; -3.641 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; -3.732 ; -3.732 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; -3.691 ; -3.691 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; -3.977 ; -3.977 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; -3.780 ; -3.780 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; -3.964 ; -3.964 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; -3.846 ; -3.846 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; -3.976 ; -3.976 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; -4.108 ; -4.108 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; -3.742 ; -3.742 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; -3.936 ; -3.936 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; -3.780 ; -3.780 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; TD_CLK     ; -1.826 ; -1.826 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[0]  ; TD_CLK     ; -1.959 ; -1.959 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[1]  ; TD_CLK     ; -1.826 ; -1.826 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[2]  ; TD_CLK     ; -2.153 ; -2.153 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[3]  ; TD_CLK     ; -2.186 ; -2.186 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[4]  ; TD_CLK     ; -2.164 ; -2.164 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[5]  ; TD_CLK     ; -1.983 ; -1.983 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[6]  ; TD_CLK     ; -1.852 ; -1.852 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[7]  ; TD_CLK     ; -2.004 ; -2.004 ; Rise       ; TD_CLK                                                                    ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                  ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; VGA_B[*]       ; OSC_27     ; 4.230  ; 4.230  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[0]      ; OSC_27     ; 4.207  ; 4.207  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[1]      ; OSC_27     ; 4.210  ; 4.210  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[2]      ; OSC_27     ; 4.063  ; 4.063  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[3]      ; OSC_27     ; 4.072  ; 4.072  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[4]      ; OSC_27     ; 4.230  ; 4.230  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[5]      ; OSC_27     ; 4.141  ; 4.141  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[6]      ; OSC_27     ; 4.117  ; 4.117  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[7]      ; OSC_27     ; 4.215  ; 4.215  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[8]      ; OSC_27     ; 4.112  ; 4.112  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[9]      ; OSC_27     ; 4.116  ; 4.116  ; Rise       ; OSC_27                                                                    ;
; VGA_BLANK      ; OSC_27     ; 6.246  ; 6.246  ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 2.793  ; 2.793  ; Rise       ; OSC_27                                                                    ;
; VGA_G[*]       ; OSC_27     ; 4.337  ; 4.337  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[0]      ; OSC_27     ; 4.337  ; 4.337  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[1]      ; OSC_27     ; 4.202  ; 4.202  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[2]      ; OSC_27     ; 4.193  ; 4.193  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[3]      ; OSC_27     ; 4.199  ; 4.199  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[4]      ; OSC_27     ; 4.102  ; 4.102  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[5]      ; OSC_27     ; 4.108  ; 4.108  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[6]      ; OSC_27     ; 4.164  ; 4.164  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[7]      ; OSC_27     ; 4.088  ; 4.088  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[8]      ; OSC_27     ; 4.074  ; 4.074  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[9]      ; OSC_27     ; 4.132  ; 4.132  ; Rise       ; OSC_27                                                                    ;
; VGA_HS         ; OSC_27     ; 4.480  ; 4.480  ; Rise       ; OSC_27                                                                    ;
; VGA_R[*]       ; OSC_27     ; 4.360  ; 4.360  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[0]      ; OSC_27     ; 4.145  ; 4.145  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[1]      ; OSC_27     ; 4.287  ; 4.287  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[2]      ; OSC_27     ; 4.135  ; 4.135  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[3]      ; OSC_27     ; 4.311  ; 4.311  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[4]      ; OSC_27     ; 4.297  ; 4.297  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[5]      ; OSC_27     ; 4.360  ; 4.360  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[6]      ; OSC_27     ; 4.192  ; 4.192  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[7]      ; OSC_27     ; 4.209  ; 4.209  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[8]      ; OSC_27     ; 4.114  ; 4.114  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[9]      ; OSC_27     ; 4.233  ; 4.233  ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 2.793  ; 2.793  ; Fall       ; OSC_27                                                                    ;
; I2C_SCLK       ; OSC_50     ; 4.213  ; 4.213  ; Rise       ; OSC_50                                                                    ;
; DRAM_ADDR[*]   ; OSC_27     ; 3.152  ; 3.152  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; OSC_27     ; 2.988  ; 2.988  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; OSC_27     ; 2.418  ; 2.418  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; OSC_27     ; 2.458  ; 2.458  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; OSC_27     ; 2.617  ; 2.617  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; OSC_27     ; 2.462  ; 2.462  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; OSC_27     ; 2.427  ; 2.427  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; OSC_27     ; 2.439  ; 2.439  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; OSC_27     ; 2.571  ; 2.571  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; OSC_27     ; 2.564  ; 2.564  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; OSC_27     ; 2.743  ; 2.743  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; OSC_27     ; 3.152  ; 3.152  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; OSC_27     ; 2.566  ; 2.566  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; OSC_27     ; 3.023  ; 3.023  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; OSC_27     ; 3.324  ; 3.324  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; OSC_27     ; 2.624  ; 2.624  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; OSC_27     ; 2.645  ; 2.645  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; OSC_27     ; 4.499  ; 4.499  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; OSC_27     ; 3.487  ; 3.487  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; OSC_27     ; 4.082  ; 4.082  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; OSC_27     ; 3.554  ; 3.554  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; OSC_27     ; 3.882  ; 3.882  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; OSC_27     ; 3.863  ; 3.863  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; OSC_27     ; 3.477  ; 3.477  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; OSC_27     ; 3.844  ; 3.844  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; OSC_27     ; 3.772  ; 3.772  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; OSC_27     ; 3.715  ; 3.715  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; OSC_27     ; 4.499  ; 4.499  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; OSC_27     ; 4.003  ; 4.003  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; OSC_27     ; 3.809  ; 3.809  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; OSC_27     ; 3.785  ; 3.785  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; OSC_27     ; 3.771  ; 3.771  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; OSC_27     ; 3.941  ; 3.941  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; OSC_27     ; 3.756  ; 3.756  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; OSC_27     ; 2.986  ; 2.986  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; OSC_27     ; 2.861  ; 2.861  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; OSC_27     ; 3.471  ; 3.471  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; OSC_27     ; 2.900  ; 2.900  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; OSC_27     ; -1.622 ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; OSC_27     ;        ; -1.622 ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; AUD_BCLK       ; OSC_27     ; 2.012  ; 2.012  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_27     ; 2.002  ; 2.002  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ; 1.463  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ;        ; 1.463  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                          ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; VGA_B[*]       ; OSC_27     ; 4.063  ; 4.063  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[0]      ; OSC_27     ; 4.207  ; 4.207  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[1]      ; OSC_27     ; 4.210  ; 4.210  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[2]      ; OSC_27     ; 4.063  ; 4.063  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[3]      ; OSC_27     ; 4.072  ; 4.072  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[4]      ; OSC_27     ; 4.230  ; 4.230  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[5]      ; OSC_27     ; 4.141  ; 4.141  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[6]      ; OSC_27     ; 4.117  ; 4.117  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[7]      ; OSC_27     ; 4.215  ; 4.215  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[8]      ; OSC_27     ; 4.112  ; 4.112  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[9]      ; OSC_27     ; 4.116  ; 4.116  ; Rise       ; OSC_27                                                                    ;
; VGA_BLANK      ; OSC_27     ; 5.875  ; 5.875  ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 2.793  ; 2.793  ; Rise       ; OSC_27                                                                    ;
; VGA_G[*]       ; OSC_27     ; 4.074  ; 4.074  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[0]      ; OSC_27     ; 4.337  ; 4.337  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[1]      ; OSC_27     ; 4.202  ; 4.202  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[2]      ; OSC_27     ; 4.193  ; 4.193  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[3]      ; OSC_27     ; 4.199  ; 4.199  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[4]      ; OSC_27     ; 4.102  ; 4.102  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[5]      ; OSC_27     ; 4.108  ; 4.108  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[6]      ; OSC_27     ; 4.164  ; 4.164  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[7]      ; OSC_27     ; 4.088  ; 4.088  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[8]      ; OSC_27     ; 4.074  ; 4.074  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[9]      ; OSC_27     ; 4.132  ; 4.132  ; Rise       ; OSC_27                                                                    ;
; VGA_HS         ; OSC_27     ; 4.480  ; 4.480  ; Rise       ; OSC_27                                                                    ;
; VGA_R[*]       ; OSC_27     ; 4.114  ; 4.114  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[0]      ; OSC_27     ; 4.145  ; 4.145  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[1]      ; OSC_27     ; 4.287  ; 4.287  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[2]      ; OSC_27     ; 4.135  ; 4.135  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[3]      ; OSC_27     ; 4.311  ; 4.311  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[4]      ; OSC_27     ; 4.297  ; 4.297  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[5]      ; OSC_27     ; 4.360  ; 4.360  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[6]      ; OSC_27     ; 4.192  ; 4.192  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[7]      ; OSC_27     ; 4.209  ; 4.209  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[8]      ; OSC_27     ; 4.114  ; 4.114  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[9]      ; OSC_27     ; 4.233  ; 4.233  ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 2.793  ; 2.793  ; Fall       ; OSC_27                                                                    ;
; I2C_SCLK       ; OSC_50     ; 4.213  ; 4.213  ; Rise       ; OSC_50                                                                    ;
; DRAM_ADDR[*]   ; OSC_27     ; 2.418  ; 2.418  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; OSC_27     ; 2.988  ; 2.988  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; OSC_27     ; 2.418  ; 2.418  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; OSC_27     ; 2.458  ; 2.458  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; OSC_27     ; 2.617  ; 2.617  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; OSC_27     ; 2.462  ; 2.462  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; OSC_27     ; 2.427  ; 2.427  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; OSC_27     ; 2.439  ; 2.439  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; OSC_27     ; 2.571  ; 2.571  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; OSC_27     ; 2.564  ; 2.564  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; OSC_27     ; 2.743  ; 2.743  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; OSC_27     ; 3.152  ; 3.152  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; OSC_27     ; 2.566  ; 2.566  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; OSC_27     ; 3.023  ; 3.023  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; OSC_27     ; 3.324  ; 3.324  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; OSC_27     ; 2.624  ; 2.624  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; OSC_27     ; 2.645  ; 2.645  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; OSC_27     ; 3.086  ; 3.086  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; OSC_27     ; 3.088  ; 3.088  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; OSC_27     ; 3.690  ; 3.690  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; OSC_27     ; 3.266  ; 3.266  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; OSC_27     ; 3.394  ; 3.394  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; OSC_27     ; 3.479  ; 3.479  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; OSC_27     ; 3.086  ; 3.086  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; OSC_27     ; 3.272  ; 3.272  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; OSC_27     ; 3.143  ; 3.143  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; OSC_27     ; 3.350  ; 3.350  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; OSC_27     ; 4.225  ; 4.225  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; OSC_27     ; 3.489  ; 3.489  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; OSC_27     ; 3.545  ; 3.545  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; OSC_27     ; 3.516  ; 3.516  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; OSC_27     ; 3.374  ; 3.374  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; OSC_27     ; 3.524  ; 3.524  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; OSC_27     ; 3.370  ; 3.370  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; OSC_27     ; 2.986  ; 2.986  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; OSC_27     ; 2.861  ; 2.861  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; OSC_27     ; 3.471  ; 3.471  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; OSC_27     ; 2.900  ; 2.900  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; OSC_27     ; -1.622 ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; OSC_27     ;        ; -1.622 ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; AUD_BCLK       ; OSC_27     ; 2.012  ; 2.012  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_27     ; 2.002  ; 2.002  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ; 1.463  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ;        ; 1.463  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Propagation Delay                                         ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; DPDT_SW[0]  ; HEX0[0]     ; 3.934 ; 3.934 ; 3.934 ; 3.934 ;
; DPDT_SW[0]  ; HEX0[1]     ; 3.896 ; 3.896 ; 3.896 ; 3.896 ;
; DPDT_SW[0]  ; HEX0[2]     ;       ; 3.909 ; 3.909 ;       ;
; DPDT_SW[0]  ; HEX0[3]     ; 3.811 ; 3.811 ; 3.811 ; 3.811 ;
; DPDT_SW[0]  ; HEX0[4]     ; 3.813 ;       ;       ; 3.813 ;
; DPDT_SW[0]  ; HEX0[5]     ; 3.805 ;       ;       ; 3.805 ;
; DPDT_SW[0]  ; HEX0[6]     ; 3.801 ; 3.801 ; 3.801 ; 3.801 ;
; DPDT_SW[1]  ; HEX0[0]     ; 3.832 ; 3.832 ; 3.832 ; 3.832 ;
; DPDT_SW[1]  ; HEX0[1]     ; 3.798 ; 3.798 ; 3.798 ; 3.798 ;
; DPDT_SW[1]  ; HEX0[2]     ; 3.810 ;       ;       ; 3.810 ;
; DPDT_SW[1]  ; HEX0[3]     ; 3.709 ; 3.709 ; 3.709 ; 3.709 ;
; DPDT_SW[1]  ; HEX0[4]     ;       ; 3.705 ; 3.705 ;       ;
; DPDT_SW[1]  ; HEX0[5]     ; 3.695 ; 3.695 ; 3.695 ; 3.695 ;
; DPDT_SW[1]  ; HEX0[6]     ; 3.696 ; 3.696 ; 3.696 ; 3.696 ;
; DPDT_SW[2]  ; HEX0[0]     ; 3.654 ; 3.654 ; 3.654 ; 3.654 ;
; DPDT_SW[2]  ; HEX0[1]     ; 3.619 ;       ;       ; 3.619 ;
; DPDT_SW[2]  ; HEX0[2]     ; 3.631 ; 3.631 ; 3.631 ; 3.631 ;
; DPDT_SW[2]  ; HEX0[3]     ; 3.531 ; 3.531 ; 3.531 ; 3.531 ;
; DPDT_SW[2]  ; HEX0[4]     ; 3.529 ; 3.529 ; 3.529 ; 3.529 ;
; DPDT_SW[2]  ; HEX0[5]     ; 3.515 ; 3.515 ; 3.515 ; 3.515 ;
; DPDT_SW[2]  ; HEX0[6]     ; 3.516 ; 3.516 ; 3.516 ; 3.516 ;
; DPDT_SW[3]  ; HEX0[0]     ; 3.214 ; 3.214 ; 3.214 ; 3.214 ;
; DPDT_SW[3]  ; HEX0[1]     ; 3.179 ; 3.179 ; 3.179 ; 3.179 ;
; DPDT_SW[3]  ; HEX0[2]     ; 3.195 ; 3.195 ; 3.195 ; 3.195 ;
; DPDT_SW[3]  ; HEX0[3]     ; 3.091 ; 3.091 ; 3.091 ; 3.091 ;
; DPDT_SW[3]  ; HEX0[4]     ;       ; 3.092 ; 3.092 ;       ;
; DPDT_SW[3]  ; HEX0[5]     ; 3.079 ; 3.079 ; 3.079 ; 3.079 ;
; DPDT_SW[3]  ; HEX0[6]     ; 3.080 ; 3.080 ; 3.080 ; 3.080 ;
; DPDT_SW[4]  ; HEX1[0]     ; 3.427 ; 3.427 ; 3.427 ; 3.427 ;
; DPDT_SW[4]  ; HEX1[1]     ; 3.496 ; 3.496 ; 3.496 ; 3.496 ;
; DPDT_SW[4]  ; HEX1[2]     ;       ; 3.240 ; 3.240 ;       ;
; DPDT_SW[4]  ; HEX1[3]     ; 3.219 ; 3.219 ; 3.219 ; 3.219 ;
; DPDT_SW[4]  ; HEX1[4]     ; 3.263 ;       ;       ; 3.263 ;
; DPDT_SW[4]  ; HEX1[5]     ; 3.347 ;       ;       ; 3.347 ;
; DPDT_SW[4]  ; HEX1[6]     ; 3.372 ; 3.372 ; 3.372 ; 3.372 ;
; DPDT_SW[5]  ; HEX1[0]     ; 3.299 ; 3.299 ; 3.299 ; 3.299 ;
; DPDT_SW[5]  ; HEX1[1]     ; 3.373 ; 3.373 ; 3.373 ; 3.373 ;
; DPDT_SW[5]  ; HEX1[2]     ; 3.120 ;       ;       ; 3.120 ;
; DPDT_SW[5]  ; HEX1[3]     ; 3.096 ; 3.096 ; 3.096 ; 3.096 ;
; DPDT_SW[5]  ; HEX1[4]     ;       ; 3.141 ; 3.141 ;       ;
; DPDT_SW[5]  ; HEX1[5]     ; 3.231 ; 3.231 ; 3.231 ; 3.231 ;
; DPDT_SW[5]  ; HEX1[6]     ; 3.249 ; 3.249 ; 3.249 ; 3.249 ;
; DPDT_SW[6]  ; HEX1[0]     ; 3.416 ; 3.416 ; 3.416 ; 3.416 ;
; DPDT_SW[6]  ; HEX1[1]     ; 3.490 ;       ;       ; 3.490 ;
; DPDT_SW[6]  ; HEX1[2]     ; 3.234 ; 3.234 ; 3.234 ; 3.234 ;
; DPDT_SW[6]  ; HEX1[3]     ; 3.206 ; 3.206 ; 3.206 ; 3.206 ;
; DPDT_SW[6]  ; HEX1[4]     ; 3.243 ; 3.243 ; 3.243 ; 3.243 ;
; DPDT_SW[6]  ; HEX1[5]     ; 3.332 ; 3.332 ; 3.332 ; 3.332 ;
; DPDT_SW[6]  ; HEX1[6]     ; 3.366 ; 3.366 ; 3.366 ; 3.366 ;
; DPDT_SW[7]  ; HEX1[0]     ; 3.905 ; 3.905 ; 3.905 ; 3.905 ;
; DPDT_SW[7]  ; HEX1[1]     ; 3.971 ; 3.971 ; 3.971 ; 3.971 ;
; DPDT_SW[7]  ; HEX1[2]     ; 3.718 ; 3.718 ; 3.718 ; 3.718 ;
; DPDT_SW[7]  ; HEX1[3]     ; 3.693 ; 3.693 ; 3.693 ; 3.693 ;
; DPDT_SW[7]  ; HEX1[4]     ;       ; 3.738 ; 3.738 ;       ;
; DPDT_SW[7]  ; HEX1[5]     ; 3.828 ; 3.828 ; 3.828 ; 3.828 ;
; DPDT_SW[7]  ; HEX1[6]     ; 3.848 ; 3.848 ; 3.848 ; 3.848 ;
; DPDT_SW[8]  ; HEX2[0]     ; 3.758 ; 3.758 ; 3.758 ; 3.758 ;
; DPDT_SW[8]  ; HEX2[1]     ; 3.688 ; 3.688 ; 3.688 ; 3.688 ;
; DPDT_SW[8]  ; HEX2[2]     ;       ; 3.747 ; 3.747 ;       ;
; DPDT_SW[8]  ; HEX2[3]     ; 3.729 ; 3.729 ; 3.729 ; 3.729 ;
; DPDT_SW[8]  ; HEX2[4]     ; 3.607 ;       ;       ; 3.607 ;
; DPDT_SW[8]  ; HEX2[5]     ; 3.608 ;       ;       ; 3.608 ;
; DPDT_SW[8]  ; HEX2[6]     ; 3.607 ; 3.607 ; 3.607 ; 3.607 ;
; DPDT_SW[9]  ; HEX2[0]     ; 3.733 ; 3.733 ; 3.733 ; 3.733 ;
; DPDT_SW[9]  ; HEX2[1]     ; 3.668 ; 3.668 ; 3.668 ; 3.668 ;
; DPDT_SW[9]  ; HEX2[2]     ; 3.731 ;       ;       ; 3.731 ;
; DPDT_SW[9]  ; HEX2[3]     ; 3.719 ; 3.719 ; 3.719 ; 3.719 ;
; DPDT_SW[9]  ; HEX2[4]     ;       ; 3.597 ; 3.597 ;       ;
; DPDT_SW[9]  ; HEX2[5]     ; 3.599 ; 3.599 ; 3.599 ; 3.599 ;
; DPDT_SW[9]  ; HEX2[6]     ; 3.585 ; 3.585 ; 3.585 ; 3.585 ;
; DPDT_SW[10] ; HEX2[0]     ; 3.793 ; 3.793 ; 3.793 ; 3.793 ;
; DPDT_SW[10] ; HEX2[1]     ; 3.729 ;       ;       ; 3.729 ;
; DPDT_SW[10] ; HEX2[2]     ; 3.790 ; 3.790 ; 3.790 ; 3.790 ;
; DPDT_SW[10] ; HEX2[3]     ; 3.781 ; 3.781 ; 3.781 ; 3.781 ;
; DPDT_SW[10] ; HEX2[4]     ; 3.656 ; 3.656 ; 3.656 ; 3.656 ;
; DPDT_SW[10] ; HEX2[5]     ; 3.658 ; 3.658 ; 3.658 ; 3.658 ;
; DPDT_SW[10] ; HEX2[6]     ; 3.642 ; 3.642 ; 3.642 ; 3.642 ;
; DPDT_SW[11] ; HEX2[0]     ; 3.798 ; 3.798 ; 3.798 ; 3.798 ;
; DPDT_SW[11] ; HEX2[1]     ; 3.725 ; 3.725 ; 3.725 ; 3.725 ;
; DPDT_SW[11] ; HEX2[2]     ; 3.787 ; 3.787 ; 3.787 ; 3.787 ;
; DPDT_SW[11] ; HEX2[3]     ; 3.771 ; 3.771 ; 3.771 ; 3.771 ;
; DPDT_SW[11] ; HEX2[4]     ;       ; 3.651 ; 3.651 ;       ;
; DPDT_SW[11] ; HEX2[5]     ; 3.652 ; 3.652 ; 3.652 ; 3.652 ;
; DPDT_SW[11] ; HEX2[6]     ; 3.643 ; 3.643 ; 3.643 ; 3.643 ;
; DPDT_SW[12] ; HEX3[0]     ; 3.599 ; 3.599 ; 3.599 ; 3.599 ;
; DPDT_SW[12] ; HEX3[1]     ; 3.570 ; 3.570 ; 3.570 ; 3.570 ;
; DPDT_SW[12] ; HEX3[2]     ;       ; 3.568 ; 3.568 ;       ;
; DPDT_SW[12] ; HEX3[3]     ; 3.541 ; 3.541 ; 3.541 ; 3.541 ;
; DPDT_SW[12] ; HEX3[4]     ; 3.560 ;       ;       ; 3.560 ;
; DPDT_SW[12] ; HEX3[5]     ; 3.630 ;       ;       ; 3.630 ;
; DPDT_SW[12] ; HEX3[6]     ; 3.649 ; 3.649 ; 3.649 ; 3.649 ;
; DPDT_SW[13] ; HEX3[0]     ; 5.904 ; 5.904 ; 5.904 ; 5.904 ;
; DPDT_SW[13] ; HEX3[1]     ; 5.875 ; 5.875 ; 5.875 ; 5.875 ;
; DPDT_SW[13] ; HEX3[2]     ; 5.878 ;       ;       ; 5.878 ;
; DPDT_SW[13] ; HEX3[3]     ; 5.846 ; 5.846 ; 5.846 ; 5.846 ;
; DPDT_SW[13] ; HEX3[4]     ;       ; 5.865 ; 5.865 ;       ;
; DPDT_SW[13] ; HEX3[5]     ; 5.935 ; 5.935 ; 5.935 ; 5.935 ;
; DPDT_SW[13] ; HEX3[6]     ; 5.955 ; 5.955 ; 5.955 ; 5.955 ;
; DPDT_SW[14] ; HEX3[0]     ; 5.861 ; 5.861 ; 5.861 ; 5.861 ;
; DPDT_SW[14] ; HEX3[1]     ; 5.832 ;       ;       ; 5.832 ;
; DPDT_SW[14] ; HEX3[2]     ; 5.833 ; 5.833 ; 5.833 ; 5.833 ;
; DPDT_SW[14] ; HEX3[3]     ; 5.804 ; 5.804 ; 5.804 ; 5.804 ;
; DPDT_SW[14] ; HEX3[4]     ; 5.826 ; 5.826 ; 5.826 ; 5.826 ;
; DPDT_SW[14] ; HEX3[5]     ; 5.895 ; 5.895 ; 5.895 ; 5.895 ;
; DPDT_SW[14] ; HEX3[6]     ; 5.912 ; 5.912 ; 5.912 ; 5.912 ;
; DPDT_SW[15] ; HEX3[0]     ; 5.919 ; 5.919 ; 5.919 ; 5.919 ;
; DPDT_SW[15] ; HEX3[1]     ; 5.891 ; 5.891 ; 5.891 ; 5.891 ;
; DPDT_SW[15] ; HEX3[2]     ; 5.901 ; 5.901 ; 5.901 ; 5.901 ;
; DPDT_SW[15] ; HEX3[3]     ; 5.872 ; 5.872 ; 5.872 ; 5.872 ;
; DPDT_SW[15] ; HEX3[4]     ;       ; 5.897 ; 5.897 ;       ;
; DPDT_SW[15] ; HEX3[5]     ; 5.967 ; 5.967 ; 5.967 ; 5.967 ;
; DPDT_SW[15] ; HEX3[6]     ; 5.971 ; 5.971 ; 5.971 ; 5.971 ;
; DPDT_SW[16] ; HEX4[0]     ; 5.102 ;       ;       ; 5.102 ;
; DPDT_SW[16] ; HEX4[2]     ;       ; 5.104 ; 5.104 ;       ;
; DPDT_SW[16] ; HEX4[3]     ; 5.218 ;       ;       ; 5.218 ;
; DPDT_SW[16] ; HEX4[4]     ; 4.773 ;       ;       ; 4.773 ;
; DPDT_SW[16] ; HEX4[5]     ; 5.230 ;       ;       ; 5.230 ;
; DPDT_SW[17] ; HEX4[0]     ;       ; 5.061 ; 5.061 ;       ;
; DPDT_SW[17] ; HEX4[2]     ; 5.093 ;       ;       ; 5.093 ;
; DPDT_SW[17] ; HEX4[3]     ;       ; 5.177 ; 5.177 ;       ;
; DPDT_SW[17] ; HEX4[5]     ; 5.189 ;       ;       ; 5.189 ;
; DPDT_SW[17] ; HEX4[6]     ;       ; 4.783 ; 4.783 ;       ;
+-------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; DPDT_SW[0]  ; HEX0[0]     ; 3.934 ; 3.934 ; 3.934 ; 3.934 ;
; DPDT_SW[0]  ; HEX0[1]     ; 3.896 ; 3.896 ; 3.896 ; 3.896 ;
; DPDT_SW[0]  ; HEX0[2]     ;       ; 3.909 ; 3.909 ;       ;
; DPDT_SW[0]  ; HEX0[3]     ; 3.811 ; 3.811 ; 3.811 ; 3.811 ;
; DPDT_SW[0]  ; HEX0[4]     ; 3.813 ;       ;       ; 3.813 ;
; DPDT_SW[0]  ; HEX0[5]     ; 3.805 ;       ;       ; 3.805 ;
; DPDT_SW[0]  ; HEX0[6]     ; 3.801 ; 3.801 ; 3.801 ; 3.801 ;
; DPDT_SW[1]  ; HEX0[0]     ; 3.832 ; 3.832 ; 3.832 ; 3.832 ;
; DPDT_SW[1]  ; HEX0[1]     ; 3.798 ; 3.798 ; 3.798 ; 3.798 ;
; DPDT_SW[1]  ; HEX0[2]     ; 3.810 ;       ;       ; 3.810 ;
; DPDT_SW[1]  ; HEX0[3]     ; 3.709 ; 3.709 ; 3.709 ; 3.709 ;
; DPDT_SW[1]  ; HEX0[4]     ;       ; 3.705 ; 3.705 ;       ;
; DPDT_SW[1]  ; HEX0[5]     ; 3.695 ; 3.695 ; 3.695 ; 3.695 ;
; DPDT_SW[1]  ; HEX0[6]     ; 3.696 ; 3.696 ; 3.696 ; 3.696 ;
; DPDT_SW[2]  ; HEX0[0]     ; 3.654 ; 3.654 ; 3.654 ; 3.654 ;
; DPDT_SW[2]  ; HEX0[1]     ; 3.619 ;       ;       ; 3.619 ;
; DPDT_SW[2]  ; HEX0[2]     ; 3.631 ; 3.631 ; 3.631 ; 3.631 ;
; DPDT_SW[2]  ; HEX0[3]     ; 3.531 ; 3.531 ; 3.531 ; 3.531 ;
; DPDT_SW[2]  ; HEX0[4]     ; 3.529 ; 3.529 ; 3.529 ; 3.529 ;
; DPDT_SW[2]  ; HEX0[5]     ; 3.515 ; 3.515 ; 3.515 ; 3.515 ;
; DPDT_SW[2]  ; HEX0[6]     ; 3.516 ; 3.516 ; 3.516 ; 3.516 ;
; DPDT_SW[3]  ; HEX0[0]     ; 3.214 ; 3.214 ; 3.214 ; 3.214 ;
; DPDT_SW[3]  ; HEX0[1]     ; 3.179 ; 3.179 ; 3.179 ; 3.179 ;
; DPDT_SW[3]  ; HEX0[2]     ; 3.195 ; 3.195 ; 3.195 ; 3.195 ;
; DPDT_SW[3]  ; HEX0[3]     ; 3.091 ; 3.091 ; 3.091 ; 3.091 ;
; DPDT_SW[3]  ; HEX0[4]     ;       ; 3.092 ; 3.092 ;       ;
; DPDT_SW[3]  ; HEX0[5]     ; 3.079 ; 3.079 ; 3.079 ; 3.079 ;
; DPDT_SW[3]  ; HEX0[6]     ; 3.080 ; 3.080 ; 3.080 ; 3.080 ;
; DPDT_SW[4]  ; HEX1[0]     ; 3.427 ; 3.427 ; 3.427 ; 3.427 ;
; DPDT_SW[4]  ; HEX1[1]     ; 3.496 ; 3.496 ; 3.496 ; 3.496 ;
; DPDT_SW[4]  ; HEX1[2]     ;       ; 3.240 ; 3.240 ;       ;
; DPDT_SW[4]  ; HEX1[3]     ; 3.219 ; 3.219 ; 3.219 ; 3.219 ;
; DPDT_SW[4]  ; HEX1[4]     ; 3.263 ;       ;       ; 3.263 ;
; DPDT_SW[4]  ; HEX1[5]     ; 3.347 ;       ;       ; 3.347 ;
; DPDT_SW[4]  ; HEX1[6]     ; 3.372 ; 3.372 ; 3.372 ; 3.372 ;
; DPDT_SW[5]  ; HEX1[0]     ; 3.299 ; 3.299 ; 3.299 ; 3.299 ;
; DPDT_SW[5]  ; HEX1[1]     ; 3.373 ; 3.373 ; 3.373 ; 3.373 ;
; DPDT_SW[5]  ; HEX1[2]     ; 3.120 ;       ;       ; 3.120 ;
; DPDT_SW[5]  ; HEX1[3]     ; 3.096 ; 3.096 ; 3.096 ; 3.096 ;
; DPDT_SW[5]  ; HEX1[4]     ;       ; 3.141 ; 3.141 ;       ;
; DPDT_SW[5]  ; HEX1[5]     ; 3.231 ; 3.231 ; 3.231 ; 3.231 ;
; DPDT_SW[5]  ; HEX1[6]     ; 3.249 ; 3.249 ; 3.249 ; 3.249 ;
; DPDT_SW[6]  ; HEX1[0]     ; 3.416 ; 3.416 ; 3.416 ; 3.416 ;
; DPDT_SW[6]  ; HEX1[1]     ; 3.490 ;       ;       ; 3.490 ;
; DPDT_SW[6]  ; HEX1[2]     ; 3.234 ; 3.234 ; 3.234 ; 3.234 ;
; DPDT_SW[6]  ; HEX1[3]     ; 3.206 ; 3.206 ; 3.206 ; 3.206 ;
; DPDT_SW[6]  ; HEX1[4]     ; 3.243 ; 3.243 ; 3.243 ; 3.243 ;
; DPDT_SW[6]  ; HEX1[5]     ; 3.332 ; 3.332 ; 3.332 ; 3.332 ;
; DPDT_SW[6]  ; HEX1[6]     ; 3.366 ; 3.366 ; 3.366 ; 3.366 ;
; DPDT_SW[7]  ; HEX1[0]     ; 3.905 ; 3.905 ; 3.905 ; 3.905 ;
; DPDT_SW[7]  ; HEX1[1]     ; 3.971 ; 3.971 ; 3.971 ; 3.971 ;
; DPDT_SW[7]  ; HEX1[2]     ; 3.718 ; 3.718 ; 3.718 ; 3.718 ;
; DPDT_SW[7]  ; HEX1[3]     ; 3.693 ; 3.693 ; 3.693 ; 3.693 ;
; DPDT_SW[7]  ; HEX1[4]     ;       ; 3.738 ; 3.738 ;       ;
; DPDT_SW[7]  ; HEX1[5]     ; 3.828 ; 3.828 ; 3.828 ; 3.828 ;
; DPDT_SW[7]  ; HEX1[6]     ; 3.848 ; 3.848 ; 3.848 ; 3.848 ;
; DPDT_SW[8]  ; HEX2[0]     ; 3.758 ; 3.758 ; 3.758 ; 3.758 ;
; DPDT_SW[8]  ; HEX2[1]     ; 3.688 ; 3.688 ; 3.688 ; 3.688 ;
; DPDT_SW[8]  ; HEX2[2]     ;       ; 3.747 ; 3.747 ;       ;
; DPDT_SW[8]  ; HEX2[3]     ; 3.729 ; 3.729 ; 3.729 ; 3.729 ;
; DPDT_SW[8]  ; HEX2[4]     ; 3.607 ;       ;       ; 3.607 ;
; DPDT_SW[8]  ; HEX2[5]     ; 3.608 ;       ;       ; 3.608 ;
; DPDT_SW[8]  ; HEX2[6]     ; 3.607 ; 3.607 ; 3.607 ; 3.607 ;
; DPDT_SW[9]  ; HEX2[0]     ; 3.733 ; 3.733 ; 3.733 ; 3.733 ;
; DPDT_SW[9]  ; HEX2[1]     ; 3.668 ; 3.668 ; 3.668 ; 3.668 ;
; DPDT_SW[9]  ; HEX2[2]     ; 3.731 ;       ;       ; 3.731 ;
; DPDT_SW[9]  ; HEX2[3]     ; 3.719 ; 3.719 ; 3.719 ; 3.719 ;
; DPDT_SW[9]  ; HEX2[4]     ;       ; 3.597 ; 3.597 ;       ;
; DPDT_SW[9]  ; HEX2[5]     ; 3.599 ; 3.599 ; 3.599 ; 3.599 ;
; DPDT_SW[9]  ; HEX2[6]     ; 3.585 ; 3.585 ; 3.585 ; 3.585 ;
; DPDT_SW[10] ; HEX2[0]     ; 3.793 ; 3.793 ; 3.793 ; 3.793 ;
; DPDT_SW[10] ; HEX2[1]     ; 3.729 ;       ;       ; 3.729 ;
; DPDT_SW[10] ; HEX2[2]     ; 3.790 ; 3.790 ; 3.790 ; 3.790 ;
; DPDT_SW[10] ; HEX2[3]     ; 3.781 ; 3.781 ; 3.781 ; 3.781 ;
; DPDT_SW[10] ; HEX2[4]     ; 3.656 ; 3.656 ; 3.656 ; 3.656 ;
; DPDT_SW[10] ; HEX2[5]     ; 3.658 ; 3.658 ; 3.658 ; 3.658 ;
; DPDT_SW[10] ; HEX2[6]     ; 3.642 ; 3.642 ; 3.642 ; 3.642 ;
; DPDT_SW[11] ; HEX2[0]     ; 3.798 ; 3.798 ; 3.798 ; 3.798 ;
; DPDT_SW[11] ; HEX2[1]     ; 3.725 ; 3.725 ; 3.725 ; 3.725 ;
; DPDT_SW[11] ; HEX2[2]     ; 3.787 ; 3.787 ; 3.787 ; 3.787 ;
; DPDT_SW[11] ; HEX2[3]     ; 3.771 ; 3.771 ; 3.771 ; 3.771 ;
; DPDT_SW[11] ; HEX2[4]     ;       ; 3.651 ; 3.651 ;       ;
; DPDT_SW[11] ; HEX2[5]     ; 3.652 ; 3.652 ; 3.652 ; 3.652 ;
; DPDT_SW[11] ; HEX2[6]     ; 3.643 ; 3.643 ; 3.643 ; 3.643 ;
; DPDT_SW[12] ; HEX3[0]     ; 3.599 ; 3.599 ; 3.599 ; 3.599 ;
; DPDT_SW[12] ; HEX3[1]     ; 3.570 ; 3.570 ; 3.570 ; 3.570 ;
; DPDT_SW[12] ; HEX3[2]     ;       ; 3.568 ; 3.568 ;       ;
; DPDT_SW[12] ; HEX3[3]     ; 3.541 ; 3.541 ; 3.541 ; 3.541 ;
; DPDT_SW[12] ; HEX3[4]     ; 3.560 ;       ;       ; 3.560 ;
; DPDT_SW[12] ; HEX3[5]     ; 3.630 ;       ;       ; 3.630 ;
; DPDT_SW[12] ; HEX3[6]     ; 3.649 ; 3.649 ; 3.649 ; 3.649 ;
; DPDT_SW[13] ; HEX3[0]     ; 5.904 ; 5.904 ; 5.904 ; 5.904 ;
; DPDT_SW[13] ; HEX3[1]     ; 5.875 ; 5.875 ; 5.875 ; 5.875 ;
; DPDT_SW[13] ; HEX3[2]     ; 5.878 ;       ;       ; 5.878 ;
; DPDT_SW[13] ; HEX3[3]     ; 5.846 ; 5.846 ; 5.846 ; 5.846 ;
; DPDT_SW[13] ; HEX3[4]     ;       ; 5.865 ; 5.865 ;       ;
; DPDT_SW[13] ; HEX3[5]     ; 5.935 ; 5.935 ; 5.935 ; 5.935 ;
; DPDT_SW[13] ; HEX3[6]     ; 5.955 ; 5.955 ; 5.955 ; 5.955 ;
; DPDT_SW[14] ; HEX3[0]     ; 5.861 ; 5.861 ; 5.861 ; 5.861 ;
; DPDT_SW[14] ; HEX3[1]     ; 5.832 ;       ;       ; 5.832 ;
; DPDT_SW[14] ; HEX3[2]     ; 5.833 ; 5.833 ; 5.833 ; 5.833 ;
; DPDT_SW[14] ; HEX3[3]     ; 5.804 ; 5.804 ; 5.804 ; 5.804 ;
; DPDT_SW[14] ; HEX3[4]     ; 5.826 ; 5.826 ; 5.826 ; 5.826 ;
; DPDT_SW[14] ; HEX3[5]     ; 5.895 ; 5.895 ; 5.895 ; 5.895 ;
; DPDT_SW[14] ; HEX3[6]     ; 5.912 ; 5.912 ; 5.912 ; 5.912 ;
; DPDT_SW[15] ; HEX3[0]     ; 5.919 ; 5.919 ; 5.919 ; 5.919 ;
; DPDT_SW[15] ; HEX3[1]     ; 5.891 ; 5.891 ; 5.891 ; 5.891 ;
; DPDT_SW[15] ; HEX3[2]     ; 5.901 ; 5.901 ; 5.901 ; 5.901 ;
; DPDT_SW[15] ; HEX3[3]     ; 5.872 ; 5.872 ; 5.872 ; 5.872 ;
; DPDT_SW[15] ; HEX3[4]     ;       ; 5.897 ; 5.897 ;       ;
; DPDT_SW[15] ; HEX3[5]     ; 5.967 ; 5.967 ; 5.967 ; 5.967 ;
; DPDT_SW[15] ; HEX3[6]     ; 5.971 ; 5.971 ; 5.971 ; 5.971 ;
; DPDT_SW[16] ; HEX4[0]     ; 5.102 ;       ;       ; 5.102 ;
; DPDT_SW[16] ; HEX4[2]     ;       ; 5.104 ; 5.104 ;       ;
; DPDT_SW[16] ; HEX4[3]     ; 5.218 ;       ;       ; 5.218 ;
; DPDT_SW[16] ; HEX4[4]     ; 4.773 ;       ;       ; 4.773 ;
; DPDT_SW[16] ; HEX4[5]     ; 5.230 ;       ;       ; 5.230 ;
; DPDT_SW[17] ; HEX4[0]     ;       ; 5.061 ; 5.061 ;       ;
; DPDT_SW[17] ; HEX4[2]     ; 5.093 ;       ;       ; 5.093 ;
; DPDT_SW[17] ; HEX4[3]     ;       ; 5.177 ; 5.177 ;       ;
; DPDT_SW[17] ; HEX4[5]     ; 5.189 ;       ;       ; 5.189 ;
; DPDT_SW[17] ; HEX4[6]     ;       ; 4.783 ; 4.783 ;       ;
+-------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                               ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 3.059 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 3.190 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 3.220 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 3.220 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 3.187 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 3.187 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 3.187 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 3.187 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 3.089 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 3.059 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 3.089 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 3.089 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 3.211 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 3.211 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 3.221 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 3.221 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 3.204 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                       ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 3.059 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 3.190 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 3.220 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 3.220 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 3.187 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 3.187 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 3.187 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 3.187 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 3.089 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 3.059 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 3.089 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 3.089 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 3.211 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 3.211 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 3.221 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 3.221 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 3.204 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                       ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 3.059     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 3.190     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 3.220     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 3.220     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 3.187     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 3.187     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 3.187     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 3.187     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 3.089     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 3.059     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 3.089     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 3.089     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 3.211     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 3.211     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 3.221     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 3.221     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 3.204     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                               ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 3.059     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 3.190     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 3.220     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 3.220     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 3.187     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 3.187     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 3.187     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 3.187     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 3.089     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 3.059     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 3.089     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 3.089     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 3.211     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 3.211     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 3.221     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 3.221     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 3.204     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                    ;
+----------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                      ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                           ; 1.894  ; 0.107 ; 2.380    ; 5.210   ; 1.562               ;
;  OSC_27                                                                    ; 26.698 ; 0.215 ; 16.215   ; 19.102  ; 15.451              ;
;  OSC_50                                                                    ; 13.828 ; 0.215 ; N/A      ; N/A     ; 8.758               ;
;  Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 1.894  ; 0.215 ; 2.380    ; 5.210   ; 1.562               ;
;  Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 49.743 ; 0.215 ; N/A      ; N/A     ; 25.609              ;
;  TD_CLK                                                                    ; 21.623 ; 0.107 ; N/A      ; N/A     ; 15.451              ;
; Design-wide TNS                                                            ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  OSC_27                                                                    ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  OSC_50                                                                    ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  TD_CLK                                                                    ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                        ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 8.743 ; 8.743 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 8.160 ; 8.160 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 8.059 ; 8.059 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 8.218 ; 8.218 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 8.223 ; 8.223 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 7.513 ; 7.513 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 7.694 ; 7.694 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 7.642 ; 7.642 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 8.347 ; 8.347 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 7.925 ; 7.925 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 8.230 ; 8.230 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 8.029 ; 8.029 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 8.278 ; 8.278 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 8.743 ; 8.743 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 7.697 ; 7.697 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 8.204 ; 8.204 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 7.924 ; 7.924 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; TD_CLK     ; 8.353 ; 8.353 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[0]  ; TD_CLK     ; 5.831 ; 5.831 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[1]  ; TD_CLK     ; 5.968 ; 5.968 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[2]  ; TD_CLK     ; 5.895 ; 5.895 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[3]  ; TD_CLK     ; 5.967 ; 5.967 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[4]  ; TD_CLK     ; 8.353 ; 8.353 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[5]  ; TD_CLK     ; 5.677 ; 5.677 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[6]  ; TD_CLK     ; 5.369 ; 5.369 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[7]  ; TD_CLK     ; 5.625 ; 5.625 ; Rise       ; TD_CLK                                                                    ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                           ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; -3.641 ; -3.641 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; -3.882 ; -3.882 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; -3.843 ; -3.843 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; -3.970 ; -3.970 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; -3.894 ; -3.894 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; -3.641 ; -3.641 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; -3.732 ; -3.732 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; -3.691 ; -3.691 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; -3.977 ; -3.977 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; -3.780 ; -3.780 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; -3.964 ; -3.964 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; -3.846 ; -3.846 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; -3.976 ; -3.976 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; -4.108 ; -4.108 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; -3.742 ; -3.742 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; -3.936 ; -3.936 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; -3.780 ; -3.780 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; TD_CLK     ; -1.826 ; -1.826 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[0]  ; TD_CLK     ; -1.959 ; -1.959 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[1]  ; TD_CLK     ; -1.826 ; -1.826 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[2]  ; TD_CLK     ; -2.153 ; -2.153 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[3]  ; TD_CLK     ; -2.186 ; -2.186 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[4]  ; TD_CLK     ; -2.164 ; -2.164 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[5]  ; TD_CLK     ; -1.983 ; -1.983 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[6]  ; TD_CLK     ; -1.852 ; -1.852 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[7]  ; TD_CLK     ; -2.004 ; -2.004 ; Rise       ; TD_CLK                                                                    ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                  ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; VGA_B[*]       ; OSC_27     ; 9.559  ; 9.559  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[0]      ; OSC_27     ; 9.556  ; 9.556  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[1]      ; OSC_27     ; 9.559  ; 9.559  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[2]      ; OSC_27     ; 9.138  ; 9.138  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[3]      ; OSC_27     ; 9.165  ; 9.165  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[4]      ; OSC_27     ; 9.374  ; 9.374  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[5]      ; OSC_27     ; 9.235  ; 9.235  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[6]      ; OSC_27     ; 9.209  ; 9.209  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[7]      ; OSC_27     ; 9.365  ; 9.365  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[8]      ; OSC_27     ; 9.205  ; 9.205  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[9]      ; OSC_27     ; 9.215  ; 9.215  ; Rise       ; OSC_27                                                                    ;
; VGA_BLANK      ; OSC_27     ; 15.329 ; 15.329 ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 6.296  ; 6.296  ; Rise       ; OSC_27                                                                    ;
; VGA_G[*]       ; OSC_27     ; 9.629  ; 9.629  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[0]      ; OSC_27     ; 9.629  ; 9.629  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[1]      ; OSC_27     ; 9.522  ; 9.522  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[2]      ; OSC_27     ; 9.517  ; 9.517  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[3]      ; OSC_27     ; 9.525  ; 9.525  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[4]      ; OSC_27     ; 9.177  ; 9.177  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[5]      ; OSC_27     ; 9.194  ; 9.194  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[6]      ; OSC_27     ; 9.485  ; 9.485  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[7]      ; OSC_27     ; 9.170  ; 9.170  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[8]      ; OSC_27     ; 9.136  ; 9.136  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[9]      ; OSC_27     ; 9.239  ; 9.239  ; Rise       ; OSC_27                                                                    ;
; VGA_HS         ; OSC_27     ; 10.724 ; 10.724 ; Rise       ; OSC_27                                                                    ;
; VGA_R[*]       ; OSC_27     ; 9.968  ; 9.968  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[0]      ; OSC_27     ; 9.119  ; 9.119  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[1]      ; OSC_27     ; 9.853  ; 9.853  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[2]      ; OSC_27     ; 9.116  ; 9.116  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[3]      ; OSC_27     ; 9.894  ; 9.894  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[4]      ; OSC_27     ; 9.867  ; 9.867  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[5]      ; OSC_27     ; 9.968  ; 9.968  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[6]      ; OSC_27     ; 9.518  ; 9.518  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[7]      ; OSC_27     ; 9.426  ; 9.426  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[8]      ; OSC_27     ; 9.093  ; 9.093  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[9]      ; OSC_27     ; 9.598  ; 9.598  ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 6.296  ; 6.296  ; Fall       ; OSC_27                                                                    ;
; I2C_SCLK       ; OSC_50     ; 10.195 ; 10.195 ; Rise       ; OSC_50                                                                    ;
; DRAM_ADDR[*]   ; OSC_27     ; 8.096  ; 8.096  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; OSC_27     ; 8.096  ; 8.096  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; OSC_27     ; 6.351  ; 6.351  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; OSC_27     ; 6.421  ; 6.421  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; OSC_27     ; 6.724  ; 6.724  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; OSC_27     ; 6.406  ; 6.406  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; OSC_27     ; 6.364  ; 6.364  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; OSC_27     ; 6.385  ; 6.385  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; OSC_27     ; 6.804  ; 6.804  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; OSC_27     ; 6.774  ; 6.774  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; OSC_27     ; 7.241  ; 7.241  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; OSC_27     ; 8.057  ; 8.057  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; OSC_27     ; 6.671  ; 6.671  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; OSC_27     ; 8.052  ; 8.052  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; OSC_27     ; 8.721  ; 8.721  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; OSC_27     ; 6.759  ; 6.759  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; OSC_27     ; 6.792  ; 6.792  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; OSC_27     ; 12.065 ; 12.065 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; OSC_27     ; 9.202  ; 9.202  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; OSC_27     ; 11.390 ; 11.390 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; OSC_27     ; 9.824  ; 9.824  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; OSC_27     ; 10.462 ; 10.462 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; OSC_27     ; 10.430 ; 10.430 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; OSC_27     ; 9.190  ; 9.190  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; OSC_27     ; 10.353 ; 10.353 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; OSC_27     ; 10.113 ; 10.113 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; OSC_27     ; 9.969  ; 9.969  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; OSC_27     ; 12.065 ; 12.065 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; OSC_27     ; 10.740 ; 10.740 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; OSC_27     ; 10.268 ; 10.268 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; OSC_27     ; 10.231 ; 10.231 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; OSC_27     ; 10.095 ; 10.095 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; OSC_27     ; 10.799 ; 10.799 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; OSC_27     ; 9.904  ; 9.904  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; OSC_27     ; 7.784  ; 7.784  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; OSC_27     ; 7.615  ; 7.615  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; OSC_27     ; 9.013  ; 9.013  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; OSC_27     ; 7.683  ; 7.683  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; OSC_27     ; 0.478  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; OSC_27     ;        ; 0.478  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; AUD_BCLK       ; OSC_27     ; 4.877  ; 4.877  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_27     ; 4.865  ; 4.865  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ; 3.561  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ;        ; 3.561  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                          ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; VGA_B[*]       ; OSC_27     ; 4.063  ; 4.063  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[0]      ; OSC_27     ; 4.207  ; 4.207  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[1]      ; OSC_27     ; 4.210  ; 4.210  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[2]      ; OSC_27     ; 4.063  ; 4.063  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[3]      ; OSC_27     ; 4.072  ; 4.072  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[4]      ; OSC_27     ; 4.230  ; 4.230  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[5]      ; OSC_27     ; 4.141  ; 4.141  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[6]      ; OSC_27     ; 4.117  ; 4.117  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[7]      ; OSC_27     ; 4.215  ; 4.215  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[8]      ; OSC_27     ; 4.112  ; 4.112  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[9]      ; OSC_27     ; 4.116  ; 4.116  ; Rise       ; OSC_27                                                                    ;
; VGA_BLANK      ; OSC_27     ; 5.875  ; 5.875  ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 2.793  ; 2.793  ; Rise       ; OSC_27                                                                    ;
; VGA_G[*]       ; OSC_27     ; 4.074  ; 4.074  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[0]      ; OSC_27     ; 4.337  ; 4.337  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[1]      ; OSC_27     ; 4.202  ; 4.202  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[2]      ; OSC_27     ; 4.193  ; 4.193  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[3]      ; OSC_27     ; 4.199  ; 4.199  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[4]      ; OSC_27     ; 4.102  ; 4.102  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[5]      ; OSC_27     ; 4.108  ; 4.108  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[6]      ; OSC_27     ; 4.164  ; 4.164  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[7]      ; OSC_27     ; 4.088  ; 4.088  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[8]      ; OSC_27     ; 4.074  ; 4.074  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[9]      ; OSC_27     ; 4.132  ; 4.132  ; Rise       ; OSC_27                                                                    ;
; VGA_HS         ; OSC_27     ; 4.480  ; 4.480  ; Rise       ; OSC_27                                                                    ;
; VGA_R[*]       ; OSC_27     ; 4.114  ; 4.114  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[0]      ; OSC_27     ; 4.145  ; 4.145  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[1]      ; OSC_27     ; 4.287  ; 4.287  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[2]      ; OSC_27     ; 4.135  ; 4.135  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[3]      ; OSC_27     ; 4.311  ; 4.311  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[4]      ; OSC_27     ; 4.297  ; 4.297  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[5]      ; OSC_27     ; 4.360  ; 4.360  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[6]      ; OSC_27     ; 4.192  ; 4.192  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[7]      ; OSC_27     ; 4.209  ; 4.209  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[8]      ; OSC_27     ; 4.114  ; 4.114  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[9]      ; OSC_27     ; 4.233  ; 4.233  ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 2.793  ; 2.793  ; Fall       ; OSC_27                                                                    ;
; I2C_SCLK       ; OSC_50     ; 4.213  ; 4.213  ; Rise       ; OSC_50                                                                    ;
; DRAM_ADDR[*]   ; OSC_27     ; 2.418  ; 2.418  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; OSC_27     ; 2.988  ; 2.988  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; OSC_27     ; 2.418  ; 2.418  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; OSC_27     ; 2.458  ; 2.458  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; OSC_27     ; 2.617  ; 2.617  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; OSC_27     ; 2.462  ; 2.462  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; OSC_27     ; 2.427  ; 2.427  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; OSC_27     ; 2.439  ; 2.439  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; OSC_27     ; 2.571  ; 2.571  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; OSC_27     ; 2.564  ; 2.564  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; OSC_27     ; 2.743  ; 2.743  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; OSC_27     ; 3.152  ; 3.152  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; OSC_27     ; 2.566  ; 2.566  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; OSC_27     ; 3.023  ; 3.023  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; OSC_27     ; 3.324  ; 3.324  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; OSC_27     ; 2.624  ; 2.624  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; OSC_27     ; 2.645  ; 2.645  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; OSC_27     ; 3.086  ; 3.086  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; OSC_27     ; 3.088  ; 3.088  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; OSC_27     ; 3.690  ; 3.690  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; OSC_27     ; 3.266  ; 3.266  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; OSC_27     ; 3.394  ; 3.394  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; OSC_27     ; 3.479  ; 3.479  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; OSC_27     ; 3.086  ; 3.086  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; OSC_27     ; 3.272  ; 3.272  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; OSC_27     ; 3.143  ; 3.143  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; OSC_27     ; 3.350  ; 3.350  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; OSC_27     ; 4.225  ; 4.225  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; OSC_27     ; 3.489  ; 3.489  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; OSC_27     ; 3.545  ; 3.545  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; OSC_27     ; 3.516  ; 3.516  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; OSC_27     ; 3.374  ; 3.374  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; OSC_27     ; 3.524  ; 3.524  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; OSC_27     ; 3.370  ; 3.370  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; OSC_27     ; 2.986  ; 2.986  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; OSC_27     ; 2.861  ; 2.861  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; OSC_27     ; 3.471  ; 3.471  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; OSC_27     ; 2.900  ; 2.900  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; OSC_27     ; -1.622 ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; OSC_27     ;        ; -1.622 ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; AUD_BCLK       ; OSC_27     ; 2.012  ; 2.012  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_27     ; 2.002  ; 2.002  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ; 1.463  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ;        ; 1.463  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Progagation Delay                                             ;
+-------------+-------------+--------+--------+--------+--------+
; Input Port  ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+-------------+-------------+--------+--------+--------+--------+
; DPDT_SW[0]  ; HEX0[0]     ; 9.648  ; 9.648  ; 9.648  ; 9.648  ;
; DPDT_SW[0]  ; HEX0[1]     ; 9.607  ; 9.607  ; 9.607  ; 9.607  ;
; DPDT_SW[0]  ; HEX0[2]     ;        ; 9.583  ; 9.583  ;        ;
; DPDT_SW[0]  ; HEX0[3]     ; 9.256  ; 9.256  ; 9.256  ; 9.256  ;
; DPDT_SW[0]  ; HEX0[4]     ; 9.264  ;        ;        ; 9.264  ;
; DPDT_SW[0]  ; HEX0[5]     ; 9.249  ;        ;        ; 9.249  ;
; DPDT_SW[0]  ; HEX0[6]     ; 9.250  ; 9.250  ; 9.250  ; 9.250  ;
; DPDT_SW[1]  ; HEX0[0]     ; 9.501  ; 9.501  ; 9.501  ; 9.501  ;
; DPDT_SW[1]  ; HEX0[1]     ; 9.464  ; 9.464  ; 9.464  ; 9.464  ;
; DPDT_SW[1]  ; HEX0[2]     ; 9.473  ;        ;        ; 9.473  ;
; DPDT_SW[1]  ; HEX0[3]     ; 9.115  ; 9.115  ; 9.115  ; 9.115  ;
; DPDT_SW[1]  ; HEX0[4]     ;        ; 9.108  ; 9.108  ;        ;
; DPDT_SW[1]  ; HEX0[5]     ; 9.095  ; 9.095  ; 9.095  ; 9.095  ;
; DPDT_SW[1]  ; HEX0[6]     ; 9.100  ; 9.100  ; 9.100  ; 9.100  ;
; DPDT_SW[2]  ; HEX0[0]     ; 8.776  ; 8.776  ; 8.776  ; 8.776  ;
; DPDT_SW[2]  ; HEX0[1]     ; 8.739  ;        ;        ; 8.739  ;
; DPDT_SW[2]  ; HEX0[2]     ; 8.750  ; 8.750  ; 8.750  ; 8.750  ;
; DPDT_SW[2]  ; HEX0[3]     ; 8.392  ; 8.392  ; 8.392  ; 8.392  ;
; DPDT_SW[2]  ; HEX0[4]     ; 8.390  ; 8.390  ; 8.390  ; 8.390  ;
; DPDT_SW[2]  ; HEX0[5]     ; 8.374  ; 8.374  ; 8.374  ; 8.374  ;
; DPDT_SW[2]  ; HEX0[6]     ; 8.374  ; 8.374  ; 8.374  ; 8.374  ;
; DPDT_SW[3]  ; HEX0[0]     ; 7.835  ; 7.835  ; 7.835  ; 7.835  ;
; DPDT_SW[3]  ; HEX0[1]     ; 7.798  ; 7.798  ; 7.798  ; 7.798  ;
; DPDT_SW[3]  ; HEX0[2]     ; 7.809  ; 7.809  ; 7.809  ; 7.809  ;
; DPDT_SW[3]  ; HEX0[3]     ; 7.451  ; 7.451  ; 7.451  ; 7.451  ;
; DPDT_SW[3]  ; HEX0[4]     ;        ; 7.452  ; 7.452  ;        ;
; DPDT_SW[3]  ; HEX0[5]     ; 7.437  ; 7.437  ; 7.437  ; 7.437  ;
; DPDT_SW[3]  ; HEX0[6]     ; 7.437  ; 7.437  ; 7.437  ; 7.437  ;
; DPDT_SW[4]  ; HEX1[0]     ; 8.460  ; 8.460  ; 8.460  ; 8.460  ;
; DPDT_SW[4]  ; HEX1[1]     ; 8.606  ; 8.606  ; 8.606  ; 8.606  ;
; DPDT_SW[4]  ; HEX1[2]     ;        ; 7.997  ; 7.997  ;        ;
; DPDT_SW[4]  ; HEX1[3]     ; 7.985  ; 7.985  ; 7.985  ; 7.985  ;
; DPDT_SW[4]  ; HEX1[4]     ; 8.043  ;        ;        ; 8.043  ;
; DPDT_SW[4]  ; HEX1[5]     ; 8.391  ;        ;        ; 8.391  ;
; DPDT_SW[4]  ; HEX1[6]     ; 8.419  ; 8.419  ; 8.419  ; 8.419  ;
; DPDT_SW[5]  ; HEX1[0]     ; 8.034  ; 8.034  ; 8.034  ; 8.034  ;
; DPDT_SW[5]  ; HEX1[1]     ; 8.193  ; 8.193  ; 8.193  ; 8.193  ;
; DPDT_SW[5]  ; HEX1[2]     ; 7.611  ;        ;        ; 7.611  ;
; DPDT_SW[5]  ; HEX1[3]     ; 7.566  ; 7.566  ; 7.566  ; 7.566  ;
; DPDT_SW[5]  ; HEX1[4]     ;        ; 7.626  ; 7.626  ;        ;
; DPDT_SW[5]  ; HEX1[5]     ; 7.974  ; 7.974  ; 7.974  ; 7.974  ;
; DPDT_SW[5]  ; HEX1[6]     ; 7.993  ; 7.993  ; 7.993  ; 7.993  ;
; DPDT_SW[6]  ; HEX1[0]     ; 8.298  ; 8.298  ; 8.298  ; 8.298  ;
; DPDT_SW[6]  ; HEX1[1]     ; 8.453  ;        ;        ; 8.453  ;
; DPDT_SW[6]  ; HEX1[2]     ; 7.869  ; 7.869  ; 7.869  ; 7.869  ;
; DPDT_SW[6]  ; HEX1[3]     ; 7.821  ; 7.821  ; 7.821  ; 7.821  ;
; DPDT_SW[6]  ; HEX1[4]     ; 7.875  ; 7.875  ; 7.875  ; 7.875  ;
; DPDT_SW[6]  ; HEX1[5]     ; 8.223  ; 8.223  ; 8.223  ; 8.223  ;
; DPDT_SW[6]  ; HEX1[6]     ; 8.258  ; 8.258  ; 8.258  ; 8.258  ;
; DPDT_SW[7]  ; HEX1[0]     ; 9.490  ; 9.490  ; 9.490  ; 9.490  ;
; DPDT_SW[7]  ; HEX1[1]     ; 9.649  ; 9.649  ; 9.649  ; 9.649  ;
; DPDT_SW[7]  ; HEX1[2]     ; 9.066  ; 9.066  ; 9.066  ; 9.066  ;
; DPDT_SW[7]  ; HEX1[3]     ; 9.014  ; 9.014  ; 9.014  ; 9.014  ;
; DPDT_SW[7]  ; HEX1[4]     ;        ; 9.078  ; 9.078  ;        ;
; DPDT_SW[7]  ; HEX1[5]     ; 9.429  ; 9.429  ; 9.429  ; 9.429  ;
; DPDT_SW[7]  ; HEX1[6]     ; 9.451  ; 9.451  ; 9.451  ; 9.451  ;
; DPDT_SW[8]  ; HEX2[0]     ; 9.102  ; 9.102  ; 9.102  ; 9.102  ;
; DPDT_SW[8]  ; HEX2[1]     ; 9.019  ; 9.019  ; 9.019  ; 9.019  ;
; DPDT_SW[8]  ; HEX2[2]     ;        ; 9.099  ; 9.099  ;        ;
; DPDT_SW[8]  ; HEX2[3]     ; 9.061  ; 9.061  ; 9.061  ; 9.061  ;
; DPDT_SW[8]  ; HEX2[4]     ; 8.679  ;        ;        ; 8.679  ;
; DPDT_SW[8]  ; HEX2[5]     ; 8.683  ;        ;        ; 8.683  ;
; DPDT_SW[8]  ; HEX2[6]     ; 8.682  ; 8.682  ; 8.682  ; 8.682  ;
; DPDT_SW[9]  ; HEX2[0]     ; 8.916  ; 8.916  ; 8.916  ; 8.916  ;
; DPDT_SW[9]  ; HEX2[1]     ; 8.837  ; 8.837  ; 8.837  ; 8.837  ;
; DPDT_SW[9]  ; HEX2[2]     ; 8.920  ;        ;        ; 8.920  ;
; DPDT_SW[9]  ; HEX2[3]     ; 8.884  ; 8.884  ; 8.884  ; 8.884  ;
; DPDT_SW[9]  ; HEX2[4]     ;        ; 8.505  ; 8.505  ;        ;
; DPDT_SW[9]  ; HEX2[5]     ; 8.509  ; 8.509  ; 8.509  ; 8.509  ;
; DPDT_SW[9]  ; HEX2[6]     ; 8.496  ; 8.496  ; 8.496  ; 8.496  ;
; DPDT_SW[10] ; HEX2[0]     ; 9.329  ; 9.329  ; 9.329  ; 9.329  ;
; DPDT_SW[10] ; HEX2[1]     ; 9.249  ;        ;        ; 9.249  ;
; DPDT_SW[10] ; HEX2[2]     ; 9.332  ; 9.332  ; 9.332  ; 9.332  ;
; DPDT_SW[10] ; HEX2[3]     ; 9.288  ; 9.288  ; 9.288  ; 9.288  ;
; DPDT_SW[10] ; HEX2[4]     ; 8.911  ; 8.911  ; 8.911  ; 8.911  ;
; DPDT_SW[10] ; HEX2[5]     ; 8.922  ; 8.922  ; 8.922  ; 8.922  ;
; DPDT_SW[10] ; HEX2[6]     ; 8.909  ; 8.909  ; 8.909  ; 8.909  ;
; DPDT_SW[11] ; HEX2[0]     ; 9.347  ; 9.347  ; 9.347  ; 9.347  ;
; DPDT_SW[11] ; HEX2[1]     ; 9.259  ; 9.259  ; 9.259  ; 9.259  ;
; DPDT_SW[11] ; HEX2[2]     ; 9.344  ; 9.344  ; 9.344  ; 9.344  ;
; DPDT_SW[11] ; HEX2[3]     ; 9.310  ; 9.310  ; 9.310  ; 9.310  ;
; DPDT_SW[11] ; HEX2[4]     ;        ; 8.931  ; 8.931  ;        ;
; DPDT_SW[11] ; HEX2[5]     ; 8.934  ; 8.934  ; 8.934  ; 8.934  ;
; DPDT_SW[11] ; HEX2[6]     ; 8.929  ; 8.929  ; 8.929  ; 8.929  ;
; DPDT_SW[12] ; HEX3[0]     ; 8.791  ; 8.791  ; 8.791  ; 8.791  ;
; DPDT_SW[12] ; HEX3[1]     ; 8.568  ; 8.568  ; 8.568  ; 8.568  ;
; DPDT_SW[12] ; HEX3[2]     ;        ; 8.567  ; 8.567  ;        ;
; DPDT_SW[12] ; HEX3[3]     ; 8.518  ; 8.518  ; 8.518  ; 8.518  ;
; DPDT_SW[12] ; HEX3[4]     ; 8.556  ;        ;        ; 8.556  ;
; DPDT_SW[12] ; HEX3[5]     ; 8.884  ;        ;        ; 8.884  ;
; DPDT_SW[12] ; HEX3[6]     ; 8.905  ; 8.905  ; 8.905  ; 8.905  ;
; DPDT_SW[13] ; HEX3[0]     ; 13.023 ; 13.023 ; 13.023 ; 13.023 ;
; DPDT_SW[13] ; HEX3[1]     ; 12.847 ; 12.847 ; 12.847 ; 12.847 ;
; DPDT_SW[13] ; HEX3[2]     ; 12.846 ;        ;        ; 12.846 ;
; DPDT_SW[13] ; HEX3[3]     ; 12.797 ; 12.797 ; 12.797 ; 12.797 ;
; DPDT_SW[13] ; HEX3[4]     ;        ; 12.792 ; 12.792 ;        ;
; DPDT_SW[13] ; HEX3[5]     ; 13.154 ; 13.154 ; 13.154 ; 13.154 ;
; DPDT_SW[13] ; HEX3[6]     ; 13.184 ; 13.184 ; 13.184 ; 13.184 ;
; DPDT_SW[14] ; HEX3[0]     ; 12.848 ; 12.848 ; 12.848 ; 12.848 ;
; DPDT_SW[14] ; HEX3[1]     ; 12.626 ;        ;        ; 12.626 ;
; DPDT_SW[14] ; HEX3[2]     ; 12.625 ; 12.625 ; 12.625 ; 12.625 ;
; DPDT_SW[14] ; HEX3[3]     ; 12.578 ; 12.578 ; 12.578 ; 12.578 ;
; DPDT_SW[14] ; HEX3[4]     ; 12.618 ; 12.618 ; 12.618 ; 12.618 ;
; DPDT_SW[14] ; HEX3[5]     ; 12.945 ; 12.945 ; 12.945 ; 12.945 ;
; DPDT_SW[14] ; HEX3[6]     ; 12.962 ; 12.962 ; 12.962 ; 12.962 ;
; DPDT_SW[15] ; HEX3[0]     ; 13.093 ; 13.093 ; 13.093 ; 13.093 ;
; DPDT_SW[15] ; HEX3[1]     ; 12.908 ; 12.908 ; 12.908 ; 12.908 ;
; DPDT_SW[15] ; HEX3[2]     ; 12.912 ; 12.912 ; 12.912 ; 12.912 ;
; DPDT_SW[15] ; HEX3[3]     ; 12.860 ; 12.860 ; 12.860 ; 12.860 ;
; DPDT_SW[15] ; HEX3[4]     ;        ; 12.866 ; 12.866 ;        ;
; DPDT_SW[15] ; HEX3[5]     ; 13.202 ; 13.202 ; 13.202 ; 13.202 ;
; DPDT_SW[15] ; HEX3[6]     ; 13.244 ; 13.244 ; 13.244 ; 13.244 ;
; DPDT_SW[16] ; HEX4[0]     ; 10.896 ;        ;        ; 10.896 ;
; DPDT_SW[16] ; HEX4[2]     ;        ; 10.818 ; 10.818 ;        ;
; DPDT_SW[16] ; HEX4[3]     ; 11.288 ;        ;        ; 11.288 ;
; DPDT_SW[16] ; HEX4[4]     ; 9.666  ;        ;        ; 9.666  ;
; DPDT_SW[16] ; HEX4[5]     ; 11.302 ;        ;        ; 11.302 ;
; DPDT_SW[17] ; HEX4[0]     ;        ; 10.711 ; 10.711 ;        ;
; DPDT_SW[17] ; HEX4[2]     ; 10.711 ;        ;        ; 10.711 ;
; DPDT_SW[17] ; HEX4[3]     ;        ; 11.103 ; 11.103 ;        ;
; DPDT_SW[17] ; HEX4[5]     ; 11.061 ;        ;        ; 11.061 ;
; DPDT_SW[17] ; HEX4[6]     ;        ; 9.678  ; 9.678  ;        ;
+-------------+-------------+--------+--------+--------+--------+


+-----------------------------------------------------------+
; Minimum Progagation Delay                                 ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; DPDT_SW[0]  ; HEX0[0]     ; 3.934 ; 3.934 ; 3.934 ; 3.934 ;
; DPDT_SW[0]  ; HEX0[1]     ; 3.896 ; 3.896 ; 3.896 ; 3.896 ;
; DPDT_SW[0]  ; HEX0[2]     ;       ; 3.909 ; 3.909 ;       ;
; DPDT_SW[0]  ; HEX0[3]     ; 3.811 ; 3.811 ; 3.811 ; 3.811 ;
; DPDT_SW[0]  ; HEX0[4]     ; 3.813 ;       ;       ; 3.813 ;
; DPDT_SW[0]  ; HEX0[5]     ; 3.805 ;       ;       ; 3.805 ;
; DPDT_SW[0]  ; HEX0[6]     ; 3.801 ; 3.801 ; 3.801 ; 3.801 ;
; DPDT_SW[1]  ; HEX0[0]     ; 3.832 ; 3.832 ; 3.832 ; 3.832 ;
; DPDT_SW[1]  ; HEX0[1]     ; 3.798 ; 3.798 ; 3.798 ; 3.798 ;
; DPDT_SW[1]  ; HEX0[2]     ; 3.810 ;       ;       ; 3.810 ;
; DPDT_SW[1]  ; HEX0[3]     ; 3.709 ; 3.709 ; 3.709 ; 3.709 ;
; DPDT_SW[1]  ; HEX0[4]     ;       ; 3.705 ; 3.705 ;       ;
; DPDT_SW[1]  ; HEX0[5]     ; 3.695 ; 3.695 ; 3.695 ; 3.695 ;
; DPDT_SW[1]  ; HEX0[6]     ; 3.696 ; 3.696 ; 3.696 ; 3.696 ;
; DPDT_SW[2]  ; HEX0[0]     ; 3.654 ; 3.654 ; 3.654 ; 3.654 ;
; DPDT_SW[2]  ; HEX0[1]     ; 3.619 ;       ;       ; 3.619 ;
; DPDT_SW[2]  ; HEX0[2]     ; 3.631 ; 3.631 ; 3.631 ; 3.631 ;
; DPDT_SW[2]  ; HEX0[3]     ; 3.531 ; 3.531 ; 3.531 ; 3.531 ;
; DPDT_SW[2]  ; HEX0[4]     ; 3.529 ; 3.529 ; 3.529 ; 3.529 ;
; DPDT_SW[2]  ; HEX0[5]     ; 3.515 ; 3.515 ; 3.515 ; 3.515 ;
; DPDT_SW[2]  ; HEX0[6]     ; 3.516 ; 3.516 ; 3.516 ; 3.516 ;
; DPDT_SW[3]  ; HEX0[0]     ; 3.214 ; 3.214 ; 3.214 ; 3.214 ;
; DPDT_SW[3]  ; HEX0[1]     ; 3.179 ; 3.179 ; 3.179 ; 3.179 ;
; DPDT_SW[3]  ; HEX0[2]     ; 3.195 ; 3.195 ; 3.195 ; 3.195 ;
; DPDT_SW[3]  ; HEX0[3]     ; 3.091 ; 3.091 ; 3.091 ; 3.091 ;
; DPDT_SW[3]  ; HEX0[4]     ;       ; 3.092 ; 3.092 ;       ;
; DPDT_SW[3]  ; HEX0[5]     ; 3.079 ; 3.079 ; 3.079 ; 3.079 ;
; DPDT_SW[3]  ; HEX0[6]     ; 3.080 ; 3.080 ; 3.080 ; 3.080 ;
; DPDT_SW[4]  ; HEX1[0]     ; 3.427 ; 3.427 ; 3.427 ; 3.427 ;
; DPDT_SW[4]  ; HEX1[1]     ; 3.496 ; 3.496 ; 3.496 ; 3.496 ;
; DPDT_SW[4]  ; HEX1[2]     ;       ; 3.240 ; 3.240 ;       ;
; DPDT_SW[4]  ; HEX1[3]     ; 3.219 ; 3.219 ; 3.219 ; 3.219 ;
; DPDT_SW[4]  ; HEX1[4]     ; 3.263 ;       ;       ; 3.263 ;
; DPDT_SW[4]  ; HEX1[5]     ; 3.347 ;       ;       ; 3.347 ;
; DPDT_SW[4]  ; HEX1[6]     ; 3.372 ; 3.372 ; 3.372 ; 3.372 ;
; DPDT_SW[5]  ; HEX1[0]     ; 3.299 ; 3.299 ; 3.299 ; 3.299 ;
; DPDT_SW[5]  ; HEX1[1]     ; 3.373 ; 3.373 ; 3.373 ; 3.373 ;
; DPDT_SW[5]  ; HEX1[2]     ; 3.120 ;       ;       ; 3.120 ;
; DPDT_SW[5]  ; HEX1[3]     ; 3.096 ; 3.096 ; 3.096 ; 3.096 ;
; DPDT_SW[5]  ; HEX1[4]     ;       ; 3.141 ; 3.141 ;       ;
; DPDT_SW[5]  ; HEX1[5]     ; 3.231 ; 3.231 ; 3.231 ; 3.231 ;
; DPDT_SW[5]  ; HEX1[6]     ; 3.249 ; 3.249 ; 3.249 ; 3.249 ;
; DPDT_SW[6]  ; HEX1[0]     ; 3.416 ; 3.416 ; 3.416 ; 3.416 ;
; DPDT_SW[6]  ; HEX1[1]     ; 3.490 ;       ;       ; 3.490 ;
; DPDT_SW[6]  ; HEX1[2]     ; 3.234 ; 3.234 ; 3.234 ; 3.234 ;
; DPDT_SW[6]  ; HEX1[3]     ; 3.206 ; 3.206 ; 3.206 ; 3.206 ;
; DPDT_SW[6]  ; HEX1[4]     ; 3.243 ; 3.243 ; 3.243 ; 3.243 ;
; DPDT_SW[6]  ; HEX1[5]     ; 3.332 ; 3.332 ; 3.332 ; 3.332 ;
; DPDT_SW[6]  ; HEX1[6]     ; 3.366 ; 3.366 ; 3.366 ; 3.366 ;
; DPDT_SW[7]  ; HEX1[0]     ; 3.905 ; 3.905 ; 3.905 ; 3.905 ;
; DPDT_SW[7]  ; HEX1[1]     ; 3.971 ; 3.971 ; 3.971 ; 3.971 ;
; DPDT_SW[7]  ; HEX1[2]     ; 3.718 ; 3.718 ; 3.718 ; 3.718 ;
; DPDT_SW[7]  ; HEX1[3]     ; 3.693 ; 3.693 ; 3.693 ; 3.693 ;
; DPDT_SW[7]  ; HEX1[4]     ;       ; 3.738 ; 3.738 ;       ;
; DPDT_SW[7]  ; HEX1[5]     ; 3.828 ; 3.828 ; 3.828 ; 3.828 ;
; DPDT_SW[7]  ; HEX1[6]     ; 3.848 ; 3.848 ; 3.848 ; 3.848 ;
; DPDT_SW[8]  ; HEX2[0]     ; 3.758 ; 3.758 ; 3.758 ; 3.758 ;
; DPDT_SW[8]  ; HEX2[1]     ; 3.688 ; 3.688 ; 3.688 ; 3.688 ;
; DPDT_SW[8]  ; HEX2[2]     ;       ; 3.747 ; 3.747 ;       ;
; DPDT_SW[8]  ; HEX2[3]     ; 3.729 ; 3.729 ; 3.729 ; 3.729 ;
; DPDT_SW[8]  ; HEX2[4]     ; 3.607 ;       ;       ; 3.607 ;
; DPDT_SW[8]  ; HEX2[5]     ; 3.608 ;       ;       ; 3.608 ;
; DPDT_SW[8]  ; HEX2[6]     ; 3.607 ; 3.607 ; 3.607 ; 3.607 ;
; DPDT_SW[9]  ; HEX2[0]     ; 3.733 ; 3.733 ; 3.733 ; 3.733 ;
; DPDT_SW[9]  ; HEX2[1]     ; 3.668 ; 3.668 ; 3.668 ; 3.668 ;
; DPDT_SW[9]  ; HEX2[2]     ; 3.731 ;       ;       ; 3.731 ;
; DPDT_SW[9]  ; HEX2[3]     ; 3.719 ; 3.719 ; 3.719 ; 3.719 ;
; DPDT_SW[9]  ; HEX2[4]     ;       ; 3.597 ; 3.597 ;       ;
; DPDT_SW[9]  ; HEX2[5]     ; 3.599 ; 3.599 ; 3.599 ; 3.599 ;
; DPDT_SW[9]  ; HEX2[6]     ; 3.585 ; 3.585 ; 3.585 ; 3.585 ;
; DPDT_SW[10] ; HEX2[0]     ; 3.793 ; 3.793 ; 3.793 ; 3.793 ;
; DPDT_SW[10] ; HEX2[1]     ; 3.729 ;       ;       ; 3.729 ;
; DPDT_SW[10] ; HEX2[2]     ; 3.790 ; 3.790 ; 3.790 ; 3.790 ;
; DPDT_SW[10] ; HEX2[3]     ; 3.781 ; 3.781 ; 3.781 ; 3.781 ;
; DPDT_SW[10] ; HEX2[4]     ; 3.656 ; 3.656 ; 3.656 ; 3.656 ;
; DPDT_SW[10] ; HEX2[5]     ; 3.658 ; 3.658 ; 3.658 ; 3.658 ;
; DPDT_SW[10] ; HEX2[6]     ; 3.642 ; 3.642 ; 3.642 ; 3.642 ;
; DPDT_SW[11] ; HEX2[0]     ; 3.798 ; 3.798 ; 3.798 ; 3.798 ;
; DPDT_SW[11] ; HEX2[1]     ; 3.725 ; 3.725 ; 3.725 ; 3.725 ;
; DPDT_SW[11] ; HEX2[2]     ; 3.787 ; 3.787 ; 3.787 ; 3.787 ;
; DPDT_SW[11] ; HEX2[3]     ; 3.771 ; 3.771 ; 3.771 ; 3.771 ;
; DPDT_SW[11] ; HEX2[4]     ;       ; 3.651 ; 3.651 ;       ;
; DPDT_SW[11] ; HEX2[5]     ; 3.652 ; 3.652 ; 3.652 ; 3.652 ;
; DPDT_SW[11] ; HEX2[6]     ; 3.643 ; 3.643 ; 3.643 ; 3.643 ;
; DPDT_SW[12] ; HEX3[0]     ; 3.599 ; 3.599 ; 3.599 ; 3.599 ;
; DPDT_SW[12] ; HEX3[1]     ; 3.570 ; 3.570 ; 3.570 ; 3.570 ;
; DPDT_SW[12] ; HEX3[2]     ;       ; 3.568 ; 3.568 ;       ;
; DPDT_SW[12] ; HEX3[3]     ; 3.541 ; 3.541 ; 3.541 ; 3.541 ;
; DPDT_SW[12] ; HEX3[4]     ; 3.560 ;       ;       ; 3.560 ;
; DPDT_SW[12] ; HEX3[5]     ; 3.630 ;       ;       ; 3.630 ;
; DPDT_SW[12] ; HEX3[6]     ; 3.649 ; 3.649 ; 3.649 ; 3.649 ;
; DPDT_SW[13] ; HEX3[0]     ; 5.904 ; 5.904 ; 5.904 ; 5.904 ;
; DPDT_SW[13] ; HEX3[1]     ; 5.875 ; 5.875 ; 5.875 ; 5.875 ;
; DPDT_SW[13] ; HEX3[2]     ; 5.878 ;       ;       ; 5.878 ;
; DPDT_SW[13] ; HEX3[3]     ; 5.846 ; 5.846 ; 5.846 ; 5.846 ;
; DPDT_SW[13] ; HEX3[4]     ;       ; 5.865 ; 5.865 ;       ;
; DPDT_SW[13] ; HEX3[5]     ; 5.935 ; 5.935 ; 5.935 ; 5.935 ;
; DPDT_SW[13] ; HEX3[6]     ; 5.955 ; 5.955 ; 5.955 ; 5.955 ;
; DPDT_SW[14] ; HEX3[0]     ; 5.861 ; 5.861 ; 5.861 ; 5.861 ;
; DPDT_SW[14] ; HEX3[1]     ; 5.832 ;       ;       ; 5.832 ;
; DPDT_SW[14] ; HEX3[2]     ; 5.833 ; 5.833 ; 5.833 ; 5.833 ;
; DPDT_SW[14] ; HEX3[3]     ; 5.804 ; 5.804 ; 5.804 ; 5.804 ;
; DPDT_SW[14] ; HEX3[4]     ; 5.826 ; 5.826 ; 5.826 ; 5.826 ;
; DPDT_SW[14] ; HEX3[5]     ; 5.895 ; 5.895 ; 5.895 ; 5.895 ;
; DPDT_SW[14] ; HEX3[6]     ; 5.912 ; 5.912 ; 5.912 ; 5.912 ;
; DPDT_SW[15] ; HEX3[0]     ; 5.919 ; 5.919 ; 5.919 ; 5.919 ;
; DPDT_SW[15] ; HEX3[1]     ; 5.891 ; 5.891 ; 5.891 ; 5.891 ;
; DPDT_SW[15] ; HEX3[2]     ; 5.901 ; 5.901 ; 5.901 ; 5.901 ;
; DPDT_SW[15] ; HEX3[3]     ; 5.872 ; 5.872 ; 5.872 ; 5.872 ;
; DPDT_SW[15] ; HEX3[4]     ;       ; 5.897 ; 5.897 ;       ;
; DPDT_SW[15] ; HEX3[5]     ; 5.967 ; 5.967 ; 5.967 ; 5.967 ;
; DPDT_SW[15] ; HEX3[6]     ; 5.971 ; 5.971 ; 5.971 ; 5.971 ;
; DPDT_SW[16] ; HEX4[0]     ; 5.102 ;       ;       ; 5.102 ;
; DPDT_SW[16] ; HEX4[2]     ;       ; 5.104 ; 5.104 ;       ;
; DPDT_SW[16] ; HEX4[3]     ; 5.218 ;       ;       ; 5.218 ;
; DPDT_SW[16] ; HEX4[4]     ; 4.773 ;       ;       ; 4.773 ;
; DPDT_SW[16] ; HEX4[5]     ; 5.230 ;       ;       ; 5.230 ;
; DPDT_SW[17] ; HEX4[0]     ;       ; 5.061 ; 5.061 ;       ;
; DPDT_SW[17] ; HEX4[2]     ; 5.093 ;       ;       ; 5.093 ;
; DPDT_SW[17] ; HEX4[3]     ;       ; 5.177 ; 5.177 ;       ;
; DPDT_SW[17] ; HEX4[5]     ; 5.189 ;       ;       ; 5.189 ;
; DPDT_SW[17] ; HEX4[6]     ;       ; 4.783 ; 4.783 ;       ;
+-------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                       ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                                ; To Clock                                                                  ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+----------+----------+
; OSC_27                                                                    ; OSC_27                                                                    ; 36675      ; 0          ; 0        ; 0        ;
; OSC_50                                                                    ; OSC_27                                                                    ; false path ; 0          ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; OSC_27                                                                    ; 20         ; 0          ; 0        ; 0        ;
; OSC_50                                                                    ; OSC_50                                                                    ; 1180       ; 0          ; 0        ; 0        ;
; Reset_Delay:u3|oRST_0                                                     ; OSC_50                                                                    ; 1          ; 1          ; 0        ; 0        ;
; OSC_27                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 20         ; 0          ; 0        ; 0        ;
; Reset_Delay:u3|oRST_0                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; false path ; false path ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7034       ; 0          ; 0        ; 0        ;
; TD_CLK                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; false path ; 0          ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 149        ; 0          ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; TD_CLK                                                                    ; false path ; 0          ; 0        ; 0        ;
; TD_CLK                                                                    ; TD_CLK                                                                    ; 127163     ; 0          ; 0        ; 0        ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                        ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                                ; To Clock                                                                  ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+----------+----------+
; OSC_27                                                                    ; OSC_27                                                                    ; 36675      ; 0          ; 0        ; 0        ;
; OSC_50                                                                    ; OSC_27                                                                    ; false path ; 0          ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; OSC_27                                                                    ; 20         ; 0          ; 0        ; 0        ;
; OSC_50                                                                    ; OSC_50                                                                    ; 1180       ; 0          ; 0        ; 0        ;
; Reset_Delay:u3|oRST_0                                                     ; OSC_50                                                                    ; 1          ; 1          ; 0        ; 0        ;
; OSC_27                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 20         ; 0          ; 0        ; 0        ;
; Reset_Delay:u3|oRST_0                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; false path ; false path ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7034       ; 0          ; 0        ; 0        ;
; TD_CLK                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; false path ; 0          ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 149        ; 0          ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; TD_CLK                                                                    ; false path ; 0          ; 0        ; 0        ;
; TD_CLK                                                                    ; TD_CLK                                                                    ; 127163     ; 0          ; 0        ; 0        ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                        ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                                                ; To Clock                                                                  ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+------------+------------+
; OSC_27                                                                    ; OSC_27                                                                    ; 0          ; 30         ; 0          ; 0          ;
; OSC_50                                                                    ; OSC_27                                                                    ; false path ; 0          ; 0          ; 0          ;
; Reset_Delay:u3|oRST_0                                                     ; OSC_27                                                                    ; false path ; false path ; false path ; false path ;
; Reset_Delay:u3|oRST_0                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; false path ; false path ; false path ; false path ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0          ; 35         ; 0          ; 0          ;
; Reset_Delay:u3|oRST_0                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; false path ; false path ; 0          ; 0          ;
; OSC_50                                                                    ; TD_CLK                                                                    ; false path ; 0          ; 0          ; 0          ;
; Reset_Delay:u3|oRST_0                                                     ; TD_CLK                                                                    ; false path ; false path ; 0          ; 0          ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                         ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                                                ; To Clock                                                                  ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+------------+------------+
; OSC_27                                                                    ; OSC_27                                                                    ; 0          ; 30         ; 0          ; 0          ;
; OSC_50                                                                    ; OSC_27                                                                    ; false path ; 0          ; 0          ; 0          ;
; Reset_Delay:u3|oRST_0                                                     ; OSC_27                                                                    ; false path ; false path ; false path ; false path ;
; Reset_Delay:u3|oRST_0                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; false path ; false path ; false path ; false path ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0          ; 35         ; 0          ; 0          ;
; Reset_Delay:u3|oRST_0                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; false path ; false path ; 0          ; 0          ;
; OSC_50                                                                    ; TD_CLK                                                                    ; false path ; 0          ; 0          ; 0          ;
; Reset_Delay:u3|oRST_0                                                     ; TD_CLK                                                                    ; false path ; false path ; 0          ; 0          ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 46    ; 46   ;
; Unconstrained Input Port Paths  ; 288   ; 288  ;
; Unconstrained Output Ports      ; 110   ; 110  ;
; Unconstrained Output Port Paths ; 267   ; 267  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Mon Apr 08 15:42:31 2013
Info: Command: quartus_sta DE2_TV -c DE2_TV
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Evaluating HDL-embedded SDC commands
    Info: Entity dcfifo_iep1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a* 
Info: Reading SDC File: 'DE2_TV.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {u6|sdram_pll1|altpll_component|pll|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0} {u6|sdram_pll1|altpll_component|pll|clk[0]}
    Info: create_generated_clock -source {u6|sdram_pll1|altpll_component|pll|inclk[0]} -multiply_by 4 -phase -117.00 -duty_cycle 50.00 -name {Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1} {u6|sdram_pll1|altpll_component|pll|clk[1]}
    Info: create_generated_clock -source {u6|sdram_pll1|altpll_component|pll|inclk[0]} -divide_by 29 -multiply_by 20 -duty_cycle 50.00 -name {Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2} {u6|sdram_pll1|altpll_component|pll|clk[2]}
Warning: Node: I2C_AV_Config:u1|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Warning: Node: TD_HS was determined to be a clock but was found without an associated clock assignment.
Warning: Node: VGA_Ctrl:u9|oVGA_HS was determined to be a clock but was found without an associated clock assignment.
Info: Analyzing Slow Model
Info: Worst-case setup slack is 1.894
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.894         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:    13.828         0.000 OSC_50 
    Info:    21.623         0.000 TD_CLK 
    Info:    26.698         0.000 OSC_27 
    Info:    49.743         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 
Info: Worst-case hold slack is 0.352
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.352         0.000 OSC_27 
    Info:     0.499         0.000 OSC_50 
    Info:     0.499         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:     0.499         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 
    Info:     0.499         0.000 TD_CLK 
Info: Worst-case recovery slack is 2.380
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.380         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:    16.215         0.000 OSC_27 
Info: Worst-case removal slack is 5.960
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     5.960         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:    19.855         0.000 OSC_27 
Info: Worst-case minimum pulse width slack is 1.562
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.562         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:     8.758         0.000 OSC_50 
    Info:    15.451         0.000 OSC_27 
    Info:    15.451         0.000 TD_CLK 
    Info:    25.609         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 
Info: The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info: Started post-fitting delay annotation
Warning: Found 377 output pins without output pin load capacitance assignment
    Info: Pin "FL_DQ[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SD_DAT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SD_DAT3" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SD_CMD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_ADCLRCK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[32]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[33]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[34]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[35]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[32]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[33]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[34]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[35]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "I2C_SDAT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_DACLRCK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_BCLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_GREEN[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_GREEN[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_GREEN[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_GREEN[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_GREEN[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_GREEN[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_GREEN[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_GREEN[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_GREEN[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "UART_TXD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IRDA_TXD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_LDQM" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_UDQM" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_WE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_CAS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_RAS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_CS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_BA_0" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_BA_1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_CKE" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_WE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_RST_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_OE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_CE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_UB_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_LB_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_WE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_CE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_OE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_CS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_RD_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_WR_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_RST_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_FSPEED" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_LSPEED" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DACK0_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DACK1_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_ON" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_BLON" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_RW" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_EN" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_RS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SD_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "TDO" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "I2C_SCLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_HS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_VS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_BLANK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_SYNC" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_CMD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_CS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_WR_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_RD_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_RST_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_DACDAT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_XCK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "TD_RESET" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Warning: Node: I2C_AV_Config:u1|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Warning: Node: TD_HS was determined to be a clock but was found without an associated clock assignment.
Warning: Node: VGA_Ctrl:u9|oVGA_HS was determined to be a clock but was found without an associated clock assignment.
Info: Worst-case setup slack is 6.802
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     6.802         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:    17.926         0.000 OSC_50 
    Info:    32.356         0.000 TD_CLK 
    Info:    33.832         0.000 OSC_27 
    Info:    52.399         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 
Info: Worst-case hold slack is 0.107
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.107         0.000 TD_CLK 
    Info:     0.215         0.000 OSC_27 
    Info:     0.215         0.000 OSC_50 
    Info:     0.215         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:     0.215         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 
Info: Worst-case recovery slack is 3.745
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     3.745         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:    17.611         0.000 OSC_27 
Info: Worst-case removal slack is 5.210
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     5.210         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:    19.102         0.000 OSC_27 
Info: Worst-case minimum pulse width slack is 2.249
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.249         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:     9.000         0.000 OSC_50 
    Info:    16.138         0.000 TD_CLK 
    Info:    16.391         0.000 OSC_27 
    Info:    25.851         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 413 megabytes
    Info: Processing ended: Mon Apr 08 15:42:35 2013
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


