EESchema Schematic File Version 2
LIBS:L298
LIBS:power
LIBS:device
LIBS:switches
LIBS:relays
LIBS:motors
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:Top-cache
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 11
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 2500 1150 1300 3000
U 5A23F0B0
F0 "Microcontroller" 60
F1 "MCU.sch" 60
$EndSheet
$Sheet
S 9800 1550 600  1350
U 5A24BC5B
F0 "Motor1" 60
F1 "Motor.sch" 60
F2 "L1A" I L 9800 1650 60 
F3 "L1B" I L 9800 1750 60 
F4 "L2A" I L 9800 1900 60 
F5 "L2B" I L 9800 2000 60 
F6 "L3A" I L 9800 2150 60 
F7 "L3B" I L 9800 2250 60 
F8 "L4A" I L 9800 2400 60 
F9 "L4B" I L 9800 2500 60 
F10 "L5A" I L 9800 2650 60 
F11 "L5B" I L 9800 2750 60 
$EndSheet
$Sheet
S 9800 3600 600  1350
U 5A257129
F0 "Motor2" 60
F1 "Motor.sch" 60
F2 "L1A" I L 9800 3700 60 
F3 "L1B" I L 9800 3800 60 
F4 "L2A" I L 9800 3950 60 
F5 "L2B" I L 9800 4050 60 
F6 "L3A" I L 9800 4200 60 
F7 "L3B" I L 9800 4300 60 
F8 "L4A" I L 9800 4450 60 
F9 "L4B" I L 9800 4550 60 
F10 "L5A" I L 9800 4700 60 
F11 "L5B" I L 9800 4800 60 
$EndSheet
$Sheet
S 7200 1150 1650 4850
U 5A23F11B
F0 "Transistors" 60
F1 "Transistors.sch" 60
F2 "T1_Enable_A" I L 7200 1350 60 
F3 "T1_Input_2" I L 7200 1450 60 
F4 "T1_Input_3" I L 7200 1650 60 
F5 "T1_Enable_B" I L 7200 1750 60 
F6 "T1_Input_4" I L 7200 1850 60 
F7 "T1_Output_1" O R 8850 1300 60 
F8 "T1_Output_2" O R 8850 1400 60 
F9 "T1_Output_3" O R 8850 1700 60 
F10 "T1_Output_4" O R 8850 1800 60 
F11 "T2_Input_1" I L 7200 2050 60 
F12 "T2_Enable_A" I L 7200 2150 60 
F13 "T2_Input_2" I L 7200 2250 60 
F14 "T2_Input_3" I L 7200 2450 60 
F15 "T2_Enable_B" I L 7200 2550 60 
F16 "T2_Input_4" I L 7200 2650 60 
F17 "T3_Input_1" I L 7200 2850 60 
F18 "T3_Enable_A" I L 7200 2950 60 
F19 "T3_Input_2" I L 7200 3050 60 
F20 "T3_Input_3" I L 7200 3250 60 
F21 "T3_Enable_B" I L 7200 3350 60 
F22 "T3_Input_4" I L 7200 3450 60 
F23 "T2_Output_1" O R 8850 2100 60 
F24 "T2_Output_2" O R 8850 2200 60 
F25 "T2_Output_3" O R 8850 2500 60 
F26 "T2_Output_4" O R 8850 2600 60 
F27 "T3_Output_1" O R 8850 2900 60 
F28 "T3_Output_2" O R 8850 3000 60 
F29 "T3_Output_3" O R 8850 3300 60 
F30 "T3_Output_4" O R 8850 3400 60 
F31 "T4_Output_1" O R 8850 3650 60 
F32 "T4_Output_2" O R 8850 3750 60 
F33 "T4_Output_3" O R 8850 4000 60 
F34 "T4_Output_4" O R 8850 4100 60 
F35 "T4_Input_1" I L 7200 3650 60 
F36 "T4_Enable_A" I L 7200 3750 60 
F37 "T4_Input_2" I L 7200 3850 60 
F38 "T4_Input_3" I L 7200 4050 60 
F39 "T4_Enable_B" I L 7200 4150 60 
F40 "T4_Input_4" I L 7200 4250 60 
F41 "T5_Input_1" I L 7200 4450 60 
F42 "T5_Enable_A" I L 7200 4550 60 
F43 "T5_Input_2" I L 7200 4650 60 
F44 "T5_Input_3" I L 7200 4850 60 
F45 "T5_Enable_B" I L 7200 4950 60 
F46 "T5_Input_4" I L 7200 5050 60 
F47 "T1_Input_1" I L 7200 1250 60 
F48 "T5_Output_1" O R 8850 4450 60 
F49 "T5_Output_2" O R 8850 4550 60 
F50 "T5_Output_4" O R 8850 4950 60 
F51 "T5_Output_3" O R 8850 4850 60 
F52 "T6_Input_1" I L 7200 5250 60 
F53 "T6_Enable_A" I L 7200 5350 60 
F54 "T6_Input_2" I L 7200 5450 60 
F55 "T6_Input_3" I L 7200 5650 60 
F56 "T6_Enable_B" I L 7200 5750 60 
F57 "T6_Input_4" I L 7200 5850 60 
F58 "T6_Output_1" O R 8850 5250 60 
F59 "T6_Output_2" O R 8850 5350 60 
F60 "T6_Output_3" O R 8850 5700 60 
F61 "T6_Output_4" O R 8850 5800 60 
$EndSheet
Wire Wire Line
	8850 1300 9400 1300
Wire Wire Line
	9400 1300 9400 1650
Wire Wire Line
	9400 1650 9800 1650
Wire Wire Line
	9800 1750 9300 1750
Wire Wire Line
	9300 1750 9300 1400
Wire Wire Line
	9300 1400 8850 1400
Wire Wire Line
	8850 1700 9200 1700
Wire Wire Line
	9200 1700 9200 1900
Wire Wire Line
	9200 1900 9800 1900
Wire Wire Line
	9800 2000 9100 2000
Wire Wire Line
	9100 2000 9100 1800
Wire Wire Line
	9100 1800 8850 1800
Wire Wire Line
	8850 2100 9400 2100
Wire Wire Line
	9400 2100 9400 2150
Wire Wire Line
	9400 2150 9800 2150
Wire Wire Line
	9800 2250 9300 2250
Wire Wire Line
	9300 2250 9300 2200
Wire Wire Line
	9300 2200 8850 2200
Wire Wire Line
	8850 2500 9300 2500
Wire Wire Line
	9300 2500 9300 2400
Wire Wire Line
	9300 2400 9800 2400
Wire Wire Line
	9800 2500 9400 2500
Wire Wire Line
	9400 2500 9400 2600
Wire Wire Line
	9400 2600 8850 2600
Wire Wire Line
	8850 2900 9300 2900
Wire Wire Line
	9300 2900 9300 2650
Wire Wire Line
	9300 2650 9800 2650
Wire Wire Line
	9800 2750 9400 2750
Wire Wire Line
	9400 2750 9400 3000
Wire Wire Line
	9400 3000 8850 3000
Wire Wire Line
	8850 3650 9400 3650
Wire Wire Line
	9400 3650 9400 3700
Wire Wire Line
	9400 3700 9800 3700
Wire Wire Line
	9800 3800 9300 3800
Wire Wire Line
	9300 3800 9300 3750
Wire Wire Line
	9300 3750 8850 3750
Wire Wire Line
	8850 4000 9300 4000
Wire Wire Line
	9300 4000 9300 3950
Wire Wire Line
	9300 3950 9800 3950
Wire Wire Line
	9800 4050 9400 4050
Wire Wire Line
	9400 4050 9400 4100
Wire Wire Line
	9400 4100 8850 4100
Wire Wire Line
	8850 4450 9300 4450
Wire Wire Line
	9300 4450 9300 4200
Wire Wire Line
	9300 4200 9800 4200
Wire Wire Line
	9800 4300 9400 4300
Wire Wire Line
	9400 4300 9400 4550
Wire Wire Line
	9400 4550 8850 4550
Wire Wire Line
	8850 4850 9500 4850
Wire Wire Line
	9500 4850 9500 4450
Wire Wire Line
	9500 4450 9800 4450
Wire Wire Line
	9800 4550 9600 4550
Wire Wire Line
	9600 4550 9600 4950
Wire Wire Line
	9600 4950 8850 4950
Wire Wire Line
	8850 5250 9650 5250
Wire Wire Line
	9650 5250 9650 4700
Wire Wire Line
	9650 4700 9800 4700
Wire Wire Line
	9800 4800 9700 4800
Wire Wire Line
	9700 4800 9700 5350
Wire Wire Line
	9700 5350 8850 5350
NoConn ~ 8850 3300
NoConn ~ 8850 3400
NoConn ~ 8850 5700
NoConn ~ 8850 5800
NoConn ~ 7200 5650
NoConn ~ 7200 5750
NoConn ~ 7200 5850
NoConn ~ 7200 3250
NoConn ~ 7200 3350
NoConn ~ 7200 3450
$Sheet
S 2500 4450 1300 1150
U 5A2AF2A6
F0 "Power" 60
F1 "Power.sch" 60
$EndSheet
$EndSCHEMATC
