0.6
2018.2
Jun 14 2018
20:07:38
/home/jose/Documents/UC/Lab. digitales/repo/Exp_2/Programa/DSignalGen/DSignalGen.sim/sim_1/synth/func/xsim/main_func_synth.v,1536724414,verilog,,,,clk_mgmt;glbl;main;sevenseg,,,,,,,,
