# RISC-V 32-bit Functional Simulator

## Project Overview
A cycle-accurate functional simulator for a 32-bit RISC-V processor that implements the 5-stage pipeline: <br>
```
1. Fetch
2. Decode
3. Execute
4. Memory Access
5. Writeback
```
The simulator executes machine code generated by a RISC-V assembler.

## Key Features
- Supports all standard RISC-V instruction formats (R/I/S/B/U/J)
- Implements 32 general-purpose registers (x0-x31)
- Detailed pipeline stage logging
- Memory and register state dumping
- Custom exit instruction (0x0000007F) for clean termination

## Directory Structure
<pre>
├── doc/
│   ├── design-doc.docx
├── outputs/
│   ├── bubblesort.mc
│   ├── data_mem.mc
│   ├── data_r.mc
│   ├── factorial.mc
│   ├── fibonacci.mc
│   └── mcode.mc
├── Project-statement.txt
├── README.md
├── src/
│   ├── operation.txt
│   ├── PHASE2.cpp
│   └── Update.cpp
└── test/
    ├── bubble_sort.asm
    ├── fact.asm
    └── fibonacci.asm
</pre>


## Build and Execution
### Requirements
- C++17+ compiler (g++/clang++)

### Build Instructions
```bash
g++ src/PHASE2.cpp -o riscv-simulator
```

### Running the simulator
```bash
./riscv-simulator test/fibonacci.mc
```

## Output Files
----------------------------------------------------------
        File        |       Description
----------------------------------------------------------
    data_mem.mc     |   Final memory state in hex format
    data_r.mc       |   Final register values in decimal

## Sample Execution Output
FETCH: 0x00400093 from 0x0 <br>
DECODE: addi x1, x0, 4 <br>
EXECUTE: 0 + 4 = 4 <br>
MEMORY: No memory operation <br>
WRITEBACK: x1 = 4 <br>
Clock cycles: 1 <br>

## Verified Test Programs
- Fibonacci sequence calculation
- Factorial computation
- Bubble sort algorithm

--------------------------------------------------
AUTHORS : ARYAN VERMA | ARJUN RANA | SRIJAN KUMAR
--------------------------------------------------
