$date
	Thu Jul 10 09:38:08 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_tb $end
$var wire 32 ! result [31:0] $end
$var reg 1 " aresetn $end
$var reg 4 # instr [3:0] $end
$var reg 32 $ src_a [31:0] $end
$var reg 32 % src_b [31:0] $end
$scope module dut $end
$var wire 1 " aresetn $end
$var wire 4 & instr [3:0] $end
$var wire 32 ' src_a [31:0] $end
$var wire 32 ( src_b [31:0] $end
$var reg 32 ) result [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1101 )
b11 (
b1010 '
b0 &
b11 %
b1010 $
b0 #
1"
b1101 !
$end
#10000
b111 !
b111 )
b1 #
b1 &
#20000
b10 !
b10 )
b10 #
b10 &
#30000
b1011 !
b1011 )
b11 #
b11 &
#40000
b1001 !
b1001 )
b100 #
b100 &
#50000
b1010000 !
b1010000 )
b101 #
b101 &
#60000
b1 !
b1 )
b110 #
b110 &
#70000
b0 !
b0 )
b111 #
b111 &
#80000
b1000 #
b1000 &
#90000
b1 !
b1 )
b1001 #
b1001 &
#100000
b1010 #
b1010 &
#110000
b0 !
b0 )
b1011 #
b1011 &
#120000
b1 !
b1 )
b1100 #
b1100 &
#130000
b11110 !
b11110 )
b1101 #
b1101 &
#140000
b11 !
b11 )
b1110 #
b1110 &
#150000
b1 !
b1 )
b1111 #
b1111 &
#160000
