Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 11 03:33:02 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     73.719        0.000                      0                 1558        0.024        0.000                      0                 1558       48.750        0.000                       0                   581  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              73.719        0.000                      0                 1554        0.024        0.000                      0                 1554       48.750        0.000                       0                   581  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   95.034        0.000                      0                    4        1.128        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       73.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.719ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.198ns  (logic 4.154ns (15.856%)  route 22.044ns (84.144%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT5=5 LUT6=15)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X54Y76         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=91, routed)          4.652    10.295    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I3_O)        0.124    10.419 r  sm/D_registers_q[7][18]_i_33/O
                         net (fo=1, routed)           0.845    11.264    sm/D_registers_q[7][18]_i_33_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.388 f  sm/D_registers_q[7][18]_i_19/O
                         net (fo=1, routed)           0.848    12.236    sm/D_registers_q[7][18]_i_19_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.124    12.360 r  sm/D_registers_q[7][18]_i_9/O
                         net (fo=32, routed)          2.085    14.445    sm/M_sm_bsel[0]
    SLICE_X48Y60         LUT5 (Prop_lut5_I2_O)        0.124    14.569 r  sm/D_registers_q[7][3]_i_3/O
                         net (fo=91, routed)          1.707    16.276    sm/D_states_q_reg[3]_rep_0[3]
    SLICE_X58Y62         LUT2 (Prop_lut2_I0_O)        0.150    16.426 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=2, routed)           0.776    17.201    sm/D_registers_q[7][11]_i_20_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I1_O)        0.326    17.527 f  sm/D_registers_q[7][11]_i_18/O
                         net (fo=1, routed)           0.444    17.972    sm/D_registers_q[7][11]_i_18_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I1_O)        0.124    18.096 r  sm/D_registers_q[7][11]_i_16/O
                         net (fo=2, routed)           0.481    18.577    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X52Y60         LUT6 (Prop_lut6_I5_O)        0.124    18.701 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.162    18.862    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I1_O)        0.124    18.986 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.312    19.298    sm/D_registers_q[7][22]_i_23_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I5_O)        0.124    19.422 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.289    19.711    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I1_O)        0.124    19.835 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.663    20.498    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.622 f  sm/D_registers_q[7][29]_i_34/O
                         net (fo=1, routed)           0.361    20.983    sm/D_registers_q[7][29]_i_34_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I1_O)        0.124    21.107 r  sm/D_registers_q[7][29]_i_32/O
                         net (fo=2, routed)           0.681    21.788    sm/D_registers_q[7][22]_i_11_0
    SLICE_X52Y68         LUT5 (Prop_lut5_I0_O)        0.124    21.912 r  sm/D_registers_q[7][28]_i_19/O
                         net (fo=1, routed)           0.590    22.502    sm/D_registers_q[7][28]_i_19_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I0_O)        0.150    22.652 r  sm/D_registers_q[7][28]_i_11/O
                         net (fo=3, routed)           0.770    23.422    sm/D_registers_q[7][28]_i_11_n_0
    SLICE_X51Y69         LUT5 (Prop_lut5_I0_O)        0.374    23.796 r  sm/D_registers_q[7][30]_i_15/O
                         net (fo=2, routed)           0.544    24.340    sm/D_registers_q[7][30]_i_15_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I4_O)        0.332    24.672 f  sm/D_registers_q[7][30]_i_5/O
                         net (fo=2, routed)           0.724    25.397    sm/D_registers_q[7][30]_i_5_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I1_O)        0.124    25.521 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.446    25.967    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I1_O)        0.124    26.091 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.746    27.837    sm/M_alum_out[0]
    SLICE_X62Y77         LUT3 (Prop_lut3_I1_O)        0.118    27.955 f  sm/D_states_q[3]_i_20/O
                         net (fo=2, routed)           1.002    28.957    sm/D_states_q[3]_i_20_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I0_O)        0.326    29.283 r  sm/D_states_q[2]_i_2/O
                         net (fo=4, routed)           1.397    30.680    sm/D_states_q[2]_i_2_n_0
    SLICE_X62Y78         LUT5 (Prop_lut5_I0_O)        0.124    30.804 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.519    31.323    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X62Y78         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.497   104.901    sm/clk_IBUF_BUFG
    SLICE_X62Y78         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.258   105.159    
                         clock uncertainty           -0.035   105.124    
    SLICE_X62Y78         FDSE (Setup_fdse_C_D)       -0.081   105.043    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        105.043    
                         arrival time                         -31.323    
  -------------------------------------------------------------------
                         slack                                 73.719    

Slack (MET) :             74.341ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.705ns  (logic 4.180ns (16.261%)  route 21.525ns (83.739%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT5=5 LUT6=15)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X54Y76         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=91, routed)          4.652    10.295    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I3_O)        0.124    10.419 r  sm/D_registers_q[7][18]_i_33/O
                         net (fo=1, routed)           0.845    11.264    sm/D_registers_q[7][18]_i_33_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.388 f  sm/D_registers_q[7][18]_i_19/O
                         net (fo=1, routed)           0.848    12.236    sm/D_registers_q[7][18]_i_19_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.124    12.360 r  sm/D_registers_q[7][18]_i_9/O
                         net (fo=32, routed)          2.085    14.445    sm/M_sm_bsel[0]
    SLICE_X48Y60         LUT5 (Prop_lut5_I2_O)        0.124    14.569 r  sm/D_registers_q[7][3]_i_3/O
                         net (fo=91, routed)          1.707    16.276    sm/D_states_q_reg[3]_rep_0[3]
    SLICE_X58Y62         LUT2 (Prop_lut2_I0_O)        0.150    16.426 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=2, routed)           0.776    17.201    sm/D_registers_q[7][11]_i_20_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I1_O)        0.326    17.527 f  sm/D_registers_q[7][11]_i_18/O
                         net (fo=1, routed)           0.444    17.972    sm/D_registers_q[7][11]_i_18_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I1_O)        0.124    18.096 r  sm/D_registers_q[7][11]_i_16/O
                         net (fo=2, routed)           0.481    18.577    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X52Y60         LUT6 (Prop_lut6_I5_O)        0.124    18.701 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.162    18.862    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I1_O)        0.124    18.986 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.312    19.298    sm/D_registers_q[7][22]_i_23_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I5_O)        0.124    19.422 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.289    19.711    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I1_O)        0.124    19.835 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.663    20.498    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.622 f  sm/D_registers_q[7][29]_i_34/O
                         net (fo=1, routed)           0.361    20.983    sm/D_registers_q[7][29]_i_34_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I1_O)        0.124    21.107 r  sm/D_registers_q[7][29]_i_32/O
                         net (fo=2, routed)           0.681    21.788    sm/D_registers_q[7][22]_i_11_0
    SLICE_X52Y68         LUT5 (Prop_lut5_I0_O)        0.124    21.912 r  sm/D_registers_q[7][28]_i_19/O
                         net (fo=1, routed)           0.590    22.502    sm/D_registers_q[7][28]_i_19_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I0_O)        0.150    22.652 r  sm/D_registers_q[7][28]_i_11/O
                         net (fo=3, routed)           0.770    23.422    sm/D_registers_q[7][28]_i_11_n_0
    SLICE_X51Y69         LUT5 (Prop_lut5_I0_O)        0.374    23.796 r  sm/D_registers_q[7][30]_i_15/O
                         net (fo=2, routed)           0.544    24.340    sm/D_registers_q[7][30]_i_15_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I4_O)        0.332    24.672 f  sm/D_registers_q[7][30]_i_5/O
                         net (fo=2, routed)           0.724    25.397    sm/D_registers_q[7][30]_i_5_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I1_O)        0.124    25.521 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.446    25.967    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I1_O)        0.124    26.091 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.746    27.837    sm/M_alum_out[0]
    SLICE_X62Y77         LUT3 (Prop_lut3_I1_O)        0.118    27.955 f  sm/D_states_q[3]_i_20/O
                         net (fo=2, routed)           1.002    28.957    sm/D_states_q[3]_i_20_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I0_O)        0.326    29.283 r  sm/D_states_q[2]_i_2/O
                         net (fo=4, routed)           1.397    30.680    sm/D_states_q[2]_i_2_n_0
    SLICE_X62Y78         LUT5 (Prop_lut5_I0_O)        0.150    30.830 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.000    30.830    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X62Y78         FDSE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.497   104.901    sm/clk_IBUF_BUFG
    SLICE_X62Y78         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.258   105.159    
                         clock uncertainty           -0.035   105.124    
    SLICE_X62Y78         FDSE (Setup_fdse_C_D)        0.047   105.171    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        105.171    
                         arrival time                         -30.830    
  -------------------------------------------------------------------
                         slack                                 74.341    

Slack (MET) :             74.609ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.421ns  (logic 4.154ns (16.341%)  route 21.267ns (83.659%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT5=5 LUT6=15)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X54Y76         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=91, routed)          4.652    10.295    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I3_O)        0.124    10.419 r  sm/D_registers_q[7][18]_i_33/O
                         net (fo=1, routed)           0.845    11.264    sm/D_registers_q[7][18]_i_33_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.388 f  sm/D_registers_q[7][18]_i_19/O
                         net (fo=1, routed)           0.848    12.236    sm/D_registers_q[7][18]_i_19_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.124    12.360 r  sm/D_registers_q[7][18]_i_9/O
                         net (fo=32, routed)          2.085    14.445    sm/M_sm_bsel[0]
    SLICE_X48Y60         LUT5 (Prop_lut5_I2_O)        0.124    14.569 r  sm/D_registers_q[7][3]_i_3/O
                         net (fo=91, routed)          1.707    16.276    sm/D_states_q_reg[3]_rep_0[3]
    SLICE_X58Y62         LUT2 (Prop_lut2_I0_O)        0.150    16.426 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=2, routed)           0.776    17.201    sm/D_registers_q[7][11]_i_20_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I1_O)        0.326    17.527 f  sm/D_registers_q[7][11]_i_18/O
                         net (fo=1, routed)           0.444    17.972    sm/D_registers_q[7][11]_i_18_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I1_O)        0.124    18.096 r  sm/D_registers_q[7][11]_i_16/O
                         net (fo=2, routed)           0.481    18.577    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X52Y60         LUT6 (Prop_lut6_I5_O)        0.124    18.701 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.162    18.862    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I1_O)        0.124    18.986 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.312    19.298    sm/D_registers_q[7][22]_i_23_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I5_O)        0.124    19.422 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.289    19.711    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I1_O)        0.124    19.835 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.663    20.498    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.622 f  sm/D_registers_q[7][29]_i_34/O
                         net (fo=1, routed)           0.361    20.983    sm/D_registers_q[7][29]_i_34_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I1_O)        0.124    21.107 r  sm/D_registers_q[7][29]_i_32/O
                         net (fo=2, routed)           0.681    21.788    sm/D_registers_q[7][22]_i_11_0
    SLICE_X52Y68         LUT5 (Prop_lut5_I0_O)        0.124    21.912 r  sm/D_registers_q[7][28]_i_19/O
                         net (fo=1, routed)           0.590    22.502    sm/D_registers_q[7][28]_i_19_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I0_O)        0.150    22.652 r  sm/D_registers_q[7][28]_i_11/O
                         net (fo=3, routed)           0.770    23.422    sm/D_registers_q[7][28]_i_11_n_0
    SLICE_X51Y69         LUT5 (Prop_lut5_I0_O)        0.374    23.796 r  sm/D_registers_q[7][30]_i_15/O
                         net (fo=2, routed)           0.544    24.340    sm/D_registers_q[7][30]_i_15_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I4_O)        0.332    24.672 f  sm/D_registers_q[7][30]_i_5/O
                         net (fo=2, routed)           0.724    25.397    sm/D_registers_q[7][30]_i_5_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I1_O)        0.124    25.521 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.446    25.967    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I1_O)        0.124    26.091 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.746    27.837    sm/M_alum_out[0]
    SLICE_X62Y77         LUT3 (Prop_lut3_I1_O)        0.118    27.955 f  sm/D_states_q[3]_i_20/O
                         net (fo=2, routed)           1.002    28.957    sm/D_states_q[3]_i_20_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I0_O)        0.326    29.283 r  sm/D_states_q[2]_i_2/O
                         net (fo=4, routed)           1.139    30.422    sm/D_states_q[2]_i_2_n_0
    SLICE_X62Y78         LUT5 (Prop_lut5_I0_O)        0.124    30.546 r  sm/D_states_q[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.000    30.546    sm/D_states_q[2]_rep__1_i_1_n_0
    SLICE_X62Y78         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.497   104.901    sm/clk_IBUF_BUFG
    SLICE_X62Y78         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.258   105.159    
                         clock uncertainty           -0.035   105.124    
    SLICE_X62Y78         FDSE (Setup_fdse_C_D)        0.031   105.155    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        105.155    
                         arrival time                         -30.546    
  -------------------------------------------------------------------
                         slack                                 74.609    

Slack (MET) :             74.976ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.818ns  (logic 3.801ns (15.316%)  route 21.017ns (84.684%))
  Logic Levels:           21  (LUT2=1 LUT3=1 LUT5=4 LUT6=15)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X54Y76         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=91, routed)          4.652    10.295    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I3_O)        0.124    10.419 r  sm/D_registers_q[7][18]_i_33/O
                         net (fo=1, routed)           0.845    11.264    sm/D_registers_q[7][18]_i_33_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.388 f  sm/D_registers_q[7][18]_i_19/O
                         net (fo=1, routed)           0.848    12.236    sm/D_registers_q[7][18]_i_19_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.124    12.360 r  sm/D_registers_q[7][18]_i_9/O
                         net (fo=32, routed)          2.085    14.445    sm/M_sm_bsel[0]
    SLICE_X48Y60         LUT5 (Prop_lut5_I2_O)        0.124    14.569 r  sm/D_registers_q[7][3]_i_3/O
                         net (fo=91, routed)          1.707    16.276    sm/D_states_q_reg[3]_rep_0[3]
    SLICE_X58Y62         LUT2 (Prop_lut2_I0_O)        0.150    16.426 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=2, routed)           0.776    17.201    sm/D_registers_q[7][11]_i_20_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I1_O)        0.326    17.527 f  sm/D_registers_q[7][11]_i_18/O
                         net (fo=1, routed)           0.444    17.972    sm/D_registers_q[7][11]_i_18_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I1_O)        0.124    18.096 r  sm/D_registers_q[7][11]_i_16/O
                         net (fo=2, routed)           0.481    18.577    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X52Y60         LUT6 (Prop_lut6_I5_O)        0.124    18.701 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.162    18.862    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I1_O)        0.124    18.986 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.312    19.298    sm/D_registers_q[7][22]_i_23_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I5_O)        0.124    19.422 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.289    19.711    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I1_O)        0.124    19.835 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.668    20.503    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X53Y66         LUT5 (Prop_lut5_I0_O)        0.124    20.627 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.667    21.294    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I2_O)        0.124    21.418 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.587    22.006    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.120    22.126 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.822    22.948    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X50Y67         LUT3 (Prop_lut3_I0_O)        0.355    23.303 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=1, routed)           0.602    23.905    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I3_O)        0.348    24.253 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=2, routed)           0.451    24.704    sm/M_alum_out[23]
    SLICE_X49Y61         LUT5 (Prop_lut5_I2_O)        0.124    24.828 f  sm/D_states_q[7]_i_46/O
                         net (fo=1, routed)           0.924    25.751    sm/D_states_q[7]_i_46_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I0_O)        0.124    25.875 f  sm/D_states_q[7]_i_36/O
                         net (fo=1, routed)           0.433    26.308    sm/D_states_q[7]_i_36_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I0_O)        0.124    26.432 f  sm/D_states_q[7]_i_17/O
                         net (fo=5, routed)           1.301    27.733    sm/accel_edge/D_states_q_reg[0]_rep__1_7
    SLICE_X53Y74         LUT6 (Prop_lut6_I3_O)        0.124    27.857 r  sm/accel_edge/D_states_q[7]_i_8/O
                         net (fo=1, routed)           0.655    28.512    sm/accel_edge/D_states_q[7]_i_8_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I5_O)        0.124    28.636 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          1.307    29.943    sm/accel_edge_n_0
    SLICE_X62Y78         FDSE                                         r  sm/D_states_q_reg[2]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.497   104.901    sm/clk_IBUF_BUFG
    SLICE_X62Y78         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.258   105.159    
                         clock uncertainty           -0.035   105.124    
    SLICE_X62Y78         FDSE (Setup_fdse_C_CE)      -0.205   104.919    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        104.919    
                         arrival time                         -29.943    
  -------------------------------------------------------------------
                         slack                                 74.976    

Slack (MET) :             74.976ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.818ns  (logic 3.801ns (15.316%)  route 21.017ns (84.684%))
  Logic Levels:           21  (LUT2=1 LUT3=1 LUT5=4 LUT6=15)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X54Y76         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=91, routed)          4.652    10.295    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I3_O)        0.124    10.419 r  sm/D_registers_q[7][18]_i_33/O
                         net (fo=1, routed)           0.845    11.264    sm/D_registers_q[7][18]_i_33_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.388 f  sm/D_registers_q[7][18]_i_19/O
                         net (fo=1, routed)           0.848    12.236    sm/D_registers_q[7][18]_i_19_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.124    12.360 r  sm/D_registers_q[7][18]_i_9/O
                         net (fo=32, routed)          2.085    14.445    sm/M_sm_bsel[0]
    SLICE_X48Y60         LUT5 (Prop_lut5_I2_O)        0.124    14.569 r  sm/D_registers_q[7][3]_i_3/O
                         net (fo=91, routed)          1.707    16.276    sm/D_states_q_reg[3]_rep_0[3]
    SLICE_X58Y62         LUT2 (Prop_lut2_I0_O)        0.150    16.426 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=2, routed)           0.776    17.201    sm/D_registers_q[7][11]_i_20_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I1_O)        0.326    17.527 f  sm/D_registers_q[7][11]_i_18/O
                         net (fo=1, routed)           0.444    17.972    sm/D_registers_q[7][11]_i_18_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I1_O)        0.124    18.096 r  sm/D_registers_q[7][11]_i_16/O
                         net (fo=2, routed)           0.481    18.577    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X52Y60         LUT6 (Prop_lut6_I5_O)        0.124    18.701 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.162    18.862    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I1_O)        0.124    18.986 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.312    19.298    sm/D_registers_q[7][22]_i_23_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I5_O)        0.124    19.422 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.289    19.711    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I1_O)        0.124    19.835 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.668    20.503    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X53Y66         LUT5 (Prop_lut5_I0_O)        0.124    20.627 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.667    21.294    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I2_O)        0.124    21.418 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.587    22.006    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.120    22.126 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.822    22.948    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X50Y67         LUT3 (Prop_lut3_I0_O)        0.355    23.303 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=1, routed)           0.602    23.905    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I3_O)        0.348    24.253 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=2, routed)           0.451    24.704    sm/M_alum_out[23]
    SLICE_X49Y61         LUT5 (Prop_lut5_I2_O)        0.124    24.828 f  sm/D_states_q[7]_i_46/O
                         net (fo=1, routed)           0.924    25.751    sm/D_states_q[7]_i_46_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I0_O)        0.124    25.875 f  sm/D_states_q[7]_i_36/O
                         net (fo=1, routed)           0.433    26.308    sm/D_states_q[7]_i_36_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I0_O)        0.124    26.432 f  sm/D_states_q[7]_i_17/O
                         net (fo=5, routed)           1.301    27.733    sm/accel_edge/D_states_q_reg[0]_rep__1_7
    SLICE_X53Y74         LUT6 (Prop_lut6_I3_O)        0.124    27.857 r  sm/accel_edge/D_states_q[7]_i_8/O
                         net (fo=1, routed)           0.655    28.512    sm/accel_edge/D_states_q[7]_i_8_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I5_O)        0.124    28.636 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          1.307    29.943    sm/accel_edge_n_0
    SLICE_X62Y78         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.497   104.901    sm/clk_IBUF_BUFG
    SLICE_X62Y78         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.258   105.159    
                         clock uncertainty           -0.035   105.124    
    SLICE_X62Y78         FDSE (Setup_fdse_C_CE)      -0.205   104.919    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        104.919    
                         arrival time                         -29.943    
  -------------------------------------------------------------------
                         slack                                 74.976    

Slack (MET) :             74.976ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.818ns  (logic 3.801ns (15.316%)  route 21.017ns (84.684%))
  Logic Levels:           21  (LUT2=1 LUT3=1 LUT5=4 LUT6=15)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X54Y76         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=91, routed)          4.652    10.295    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I3_O)        0.124    10.419 r  sm/D_registers_q[7][18]_i_33/O
                         net (fo=1, routed)           0.845    11.264    sm/D_registers_q[7][18]_i_33_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.388 f  sm/D_registers_q[7][18]_i_19/O
                         net (fo=1, routed)           0.848    12.236    sm/D_registers_q[7][18]_i_19_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.124    12.360 r  sm/D_registers_q[7][18]_i_9/O
                         net (fo=32, routed)          2.085    14.445    sm/M_sm_bsel[0]
    SLICE_X48Y60         LUT5 (Prop_lut5_I2_O)        0.124    14.569 r  sm/D_registers_q[7][3]_i_3/O
                         net (fo=91, routed)          1.707    16.276    sm/D_states_q_reg[3]_rep_0[3]
    SLICE_X58Y62         LUT2 (Prop_lut2_I0_O)        0.150    16.426 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=2, routed)           0.776    17.201    sm/D_registers_q[7][11]_i_20_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I1_O)        0.326    17.527 f  sm/D_registers_q[7][11]_i_18/O
                         net (fo=1, routed)           0.444    17.972    sm/D_registers_q[7][11]_i_18_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I1_O)        0.124    18.096 r  sm/D_registers_q[7][11]_i_16/O
                         net (fo=2, routed)           0.481    18.577    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X52Y60         LUT6 (Prop_lut6_I5_O)        0.124    18.701 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.162    18.862    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I1_O)        0.124    18.986 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.312    19.298    sm/D_registers_q[7][22]_i_23_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I5_O)        0.124    19.422 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.289    19.711    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I1_O)        0.124    19.835 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.668    20.503    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X53Y66         LUT5 (Prop_lut5_I0_O)        0.124    20.627 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.667    21.294    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I2_O)        0.124    21.418 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.587    22.006    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.120    22.126 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.822    22.948    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X50Y67         LUT3 (Prop_lut3_I0_O)        0.355    23.303 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=1, routed)           0.602    23.905    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I3_O)        0.348    24.253 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=2, routed)           0.451    24.704    sm/M_alum_out[23]
    SLICE_X49Y61         LUT5 (Prop_lut5_I2_O)        0.124    24.828 f  sm/D_states_q[7]_i_46/O
                         net (fo=1, routed)           0.924    25.751    sm/D_states_q[7]_i_46_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I0_O)        0.124    25.875 f  sm/D_states_q[7]_i_36/O
                         net (fo=1, routed)           0.433    26.308    sm/D_states_q[7]_i_36_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I0_O)        0.124    26.432 f  sm/D_states_q[7]_i_17/O
                         net (fo=5, routed)           1.301    27.733    sm/accel_edge/D_states_q_reg[0]_rep__1_7
    SLICE_X53Y74         LUT6 (Prop_lut6_I3_O)        0.124    27.857 r  sm/accel_edge/D_states_q[7]_i_8/O
                         net (fo=1, routed)           0.655    28.512    sm/accel_edge/D_states_q[7]_i_8_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I5_O)        0.124    28.636 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          1.307    29.943    sm/accel_edge_n_0
    SLICE_X62Y78         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.497   104.901    sm/clk_IBUF_BUFG
    SLICE_X62Y78         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.258   105.159    
                         clock uncertainty           -0.035   105.124    
    SLICE_X62Y78         FDSE (Setup_fdse_C_CE)      -0.205   104.919    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        104.919    
                         arrival time                         -29.943    
  -------------------------------------------------------------------
                         slack                                 74.976    

Slack (MET) :             74.979ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.065ns  (logic 4.188ns (16.709%)  route 20.877ns (83.291%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT5=4 LUT6=16)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 104.831 - 100.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X54Y76         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=91, routed)          4.652    10.295    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I3_O)        0.124    10.419 r  sm/D_registers_q[7][18]_i_33/O
                         net (fo=1, routed)           0.845    11.264    sm/D_registers_q[7][18]_i_33_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.388 f  sm/D_registers_q[7][18]_i_19/O
                         net (fo=1, routed)           0.848    12.236    sm/D_registers_q[7][18]_i_19_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.124    12.360 r  sm/D_registers_q[7][18]_i_9/O
                         net (fo=32, routed)          2.085    14.445    sm/M_sm_bsel[0]
    SLICE_X48Y60         LUT5 (Prop_lut5_I2_O)        0.124    14.569 r  sm/D_registers_q[7][3]_i_3/O
                         net (fo=91, routed)          1.707    16.276    sm/D_states_q_reg[3]_rep_0[3]
    SLICE_X58Y62         LUT2 (Prop_lut2_I0_O)        0.150    16.426 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=2, routed)           0.776    17.201    sm/D_registers_q[7][11]_i_20_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I1_O)        0.326    17.527 f  sm/D_registers_q[7][11]_i_18/O
                         net (fo=1, routed)           0.444    17.972    sm/D_registers_q[7][11]_i_18_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I1_O)        0.124    18.096 r  sm/D_registers_q[7][11]_i_16/O
                         net (fo=2, routed)           0.481    18.577    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X52Y60         LUT6 (Prop_lut6_I5_O)        0.124    18.701 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.162    18.862    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I1_O)        0.124    18.986 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.312    19.298    sm/D_registers_q[7][22]_i_23_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I5_O)        0.124    19.422 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.289    19.711    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I1_O)        0.124    19.835 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.663    20.498    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.622 f  sm/D_registers_q[7][29]_i_34/O
                         net (fo=1, routed)           0.361    20.983    sm/D_registers_q[7][29]_i_34_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I1_O)        0.124    21.107 r  sm/D_registers_q[7][29]_i_32/O
                         net (fo=2, routed)           0.681    21.788    sm/D_registers_q[7][22]_i_11_0
    SLICE_X52Y68         LUT5 (Prop_lut5_I0_O)        0.124    21.912 r  sm/D_registers_q[7][28]_i_19/O
                         net (fo=1, routed)           0.590    22.502    sm/D_registers_q[7][28]_i_19_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I0_O)        0.150    22.652 r  sm/D_registers_q[7][28]_i_11/O
                         net (fo=3, routed)           0.770    23.422    sm/D_registers_q[7][28]_i_11_n_0
    SLICE_X51Y69         LUT5 (Prop_lut5_I0_O)        0.374    23.796 r  sm/D_registers_q[7][30]_i_15/O
                         net (fo=2, routed)           0.544    24.340    sm/D_registers_q[7][30]_i_15_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I4_O)        0.332    24.672 r  sm/D_registers_q[7][30]_i_5/O
                         net (fo=2, routed)           0.724    25.397    sm/D_registers_q[7][30]_i_5_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I1_O)        0.124    25.521 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.446    25.967    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I1_O)        0.124    26.091 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.981    28.072    sm/M_alum_out[0]
    SLICE_X61Y77         LUT3 (Prop_lut3_I0_O)        0.152    28.224 f  sm/D_states_q[3]_i_10/O
                         net (fo=2, routed)           0.457    28.681    sm/D_states_q[3]_i_10_n_0
    SLICE_X58Y76         LUT6 (Prop_lut6_I2_O)        0.326    29.007 r  sm/D_states_q[3]_i_7/O
                         net (fo=4, routed)           1.059    30.066    sm/D_states_q[3]_i_7_n_0
    SLICE_X54Y76         LUT6 (Prop_lut6_I5_O)        0.124    30.190 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.000    30.190    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X54Y76         FDRE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.427   104.831    sm/clk_IBUF_BUFG
    SLICE_X54Y76         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.294   105.125    
                         clock uncertainty           -0.035   105.090    
    SLICE_X54Y76         FDRE (Setup_fdre_C_D)        0.079   105.169    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        105.169    
                         arrival time                         -30.190    
  -------------------------------------------------------------------
                         slack                                 74.979    

Slack (MET) :             75.036ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.991ns  (logic 4.154ns (16.622%)  route 20.837ns (83.378%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT5=5 LUT6=15)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 104.899 - 100.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X54Y76         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=91, routed)          4.652    10.295    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I3_O)        0.124    10.419 r  sm/D_registers_q[7][18]_i_33/O
                         net (fo=1, routed)           0.845    11.264    sm/D_registers_q[7][18]_i_33_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.388 f  sm/D_registers_q[7][18]_i_19/O
                         net (fo=1, routed)           0.848    12.236    sm/D_registers_q[7][18]_i_19_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.124    12.360 r  sm/D_registers_q[7][18]_i_9/O
                         net (fo=32, routed)          2.085    14.445    sm/M_sm_bsel[0]
    SLICE_X48Y60         LUT5 (Prop_lut5_I2_O)        0.124    14.569 r  sm/D_registers_q[7][3]_i_3/O
                         net (fo=91, routed)          1.707    16.276    sm/D_states_q_reg[3]_rep_0[3]
    SLICE_X58Y62         LUT2 (Prop_lut2_I0_O)        0.150    16.426 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=2, routed)           0.776    17.201    sm/D_registers_q[7][11]_i_20_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I1_O)        0.326    17.527 f  sm/D_registers_q[7][11]_i_18/O
                         net (fo=1, routed)           0.444    17.972    sm/D_registers_q[7][11]_i_18_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I1_O)        0.124    18.096 r  sm/D_registers_q[7][11]_i_16/O
                         net (fo=2, routed)           0.481    18.577    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X52Y60         LUT6 (Prop_lut6_I5_O)        0.124    18.701 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.162    18.862    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I1_O)        0.124    18.986 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.312    19.298    sm/D_registers_q[7][22]_i_23_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I5_O)        0.124    19.422 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.289    19.711    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I1_O)        0.124    19.835 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.663    20.498    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.622 f  sm/D_registers_q[7][29]_i_34/O
                         net (fo=1, routed)           0.361    20.983    sm/D_registers_q[7][29]_i_34_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I1_O)        0.124    21.107 r  sm/D_registers_q[7][29]_i_32/O
                         net (fo=2, routed)           0.681    21.788    sm/D_registers_q[7][22]_i_11_0
    SLICE_X52Y68         LUT5 (Prop_lut5_I0_O)        0.124    21.912 r  sm/D_registers_q[7][28]_i_19/O
                         net (fo=1, routed)           0.590    22.502    sm/D_registers_q[7][28]_i_19_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I0_O)        0.150    22.652 r  sm/D_registers_q[7][28]_i_11/O
                         net (fo=3, routed)           0.770    23.422    sm/D_registers_q[7][28]_i_11_n_0
    SLICE_X51Y69         LUT5 (Prop_lut5_I0_O)        0.374    23.796 r  sm/D_registers_q[7][30]_i_15/O
                         net (fo=2, routed)           0.544    24.340    sm/D_registers_q[7][30]_i_15_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I4_O)        0.332    24.672 f  sm/D_registers_q[7][30]_i_5/O
                         net (fo=2, routed)           0.724    25.397    sm/D_registers_q[7][30]_i_5_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I1_O)        0.124    25.521 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.446    25.967    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I1_O)        0.124    26.091 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.746    27.837    sm/M_alum_out[0]
    SLICE_X62Y77         LUT3 (Prop_lut3_I1_O)        0.118    27.955 f  sm/D_states_q[3]_i_20/O
                         net (fo=2, routed)           1.002    28.957    sm/D_states_q[3]_i_20_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I0_O)        0.326    29.283 r  sm/D_states_q[2]_i_2/O
                         net (fo=4, routed)           0.709    29.992    sm/D_states_q[2]_i_2_n_0
    SLICE_X62Y77         LUT5 (Prop_lut5_I0_O)        0.124    30.116 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000    30.116    sm/D_states_d__0[2]
    SLICE_X62Y77         FDSE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.495   104.899    sm/clk_IBUF_BUFG
    SLICE_X62Y77         FDSE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.258   105.157    
                         clock uncertainty           -0.035   105.122    
    SLICE_X62Y77         FDSE (Setup_fdse_C_D)        0.031   105.153    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        105.153    
                         arrival time                         -30.116    
  -------------------------------------------------------------------
                         slack                                 75.036    

Slack (MET) :             75.114ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.678ns  (logic 3.801ns (15.402%)  route 20.877ns (84.598%))
  Logic Levels:           21  (LUT2=1 LUT3=1 LUT5=4 LUT6=15)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 104.899 - 100.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X54Y76         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=91, routed)          4.652    10.295    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I3_O)        0.124    10.419 r  sm/D_registers_q[7][18]_i_33/O
                         net (fo=1, routed)           0.845    11.264    sm/D_registers_q[7][18]_i_33_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.388 f  sm/D_registers_q[7][18]_i_19/O
                         net (fo=1, routed)           0.848    12.236    sm/D_registers_q[7][18]_i_19_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.124    12.360 r  sm/D_registers_q[7][18]_i_9/O
                         net (fo=32, routed)          2.085    14.445    sm/M_sm_bsel[0]
    SLICE_X48Y60         LUT5 (Prop_lut5_I2_O)        0.124    14.569 r  sm/D_registers_q[7][3]_i_3/O
                         net (fo=91, routed)          1.707    16.276    sm/D_states_q_reg[3]_rep_0[3]
    SLICE_X58Y62         LUT2 (Prop_lut2_I0_O)        0.150    16.426 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=2, routed)           0.776    17.201    sm/D_registers_q[7][11]_i_20_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I1_O)        0.326    17.527 f  sm/D_registers_q[7][11]_i_18/O
                         net (fo=1, routed)           0.444    17.972    sm/D_registers_q[7][11]_i_18_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I1_O)        0.124    18.096 r  sm/D_registers_q[7][11]_i_16/O
                         net (fo=2, routed)           0.481    18.577    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X52Y60         LUT6 (Prop_lut6_I5_O)        0.124    18.701 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.162    18.862    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I1_O)        0.124    18.986 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.312    19.298    sm/D_registers_q[7][22]_i_23_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I5_O)        0.124    19.422 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.289    19.711    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I1_O)        0.124    19.835 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.668    20.503    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X53Y66         LUT5 (Prop_lut5_I0_O)        0.124    20.627 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.667    21.294    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I2_O)        0.124    21.418 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.587    22.006    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.120    22.126 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.822    22.948    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X50Y67         LUT3 (Prop_lut3_I0_O)        0.355    23.303 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=1, routed)           0.602    23.905    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I3_O)        0.348    24.253 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=2, routed)           0.451    24.704    sm/M_alum_out[23]
    SLICE_X49Y61         LUT5 (Prop_lut5_I2_O)        0.124    24.828 f  sm/D_states_q[7]_i_46/O
                         net (fo=1, routed)           0.924    25.751    sm/D_states_q[7]_i_46_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I0_O)        0.124    25.875 f  sm/D_states_q[7]_i_36/O
                         net (fo=1, routed)           0.433    26.308    sm/D_states_q[7]_i_36_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I0_O)        0.124    26.432 f  sm/D_states_q[7]_i_17/O
                         net (fo=5, routed)           1.301    27.733    sm/accel_edge/D_states_q_reg[0]_rep__1_7
    SLICE_X53Y74         LUT6 (Prop_lut6_I3_O)        0.124    27.857 r  sm/accel_edge/D_states_q[7]_i_8/O
                         net (fo=1, routed)           0.655    28.512    sm/accel_edge/D_states_q[7]_i_8_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I5_O)        0.124    28.636 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          1.167    29.803    sm/accel_edge_n_0
    SLICE_X62Y77         FDSE                                         r  sm/D_states_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.495   104.899    sm/clk_IBUF_BUFG
    SLICE_X62Y77         FDSE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.258   105.157    
                         clock uncertainty           -0.035   105.122    
    SLICE_X62Y77         FDSE (Setup_fdse_C_CE)      -0.205   104.917    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.917    
                         arrival time                         -29.803    
  -------------------------------------------------------------------
                         slack                                 75.114    

Slack (MET) :             75.154ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.636ns  (logic 3.801ns (15.429%)  route 20.835ns (84.571%))
  Logic Levels:           21  (LUT2=1 LUT3=1 LUT5=4 LUT6=15)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 104.898 - 100.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X54Y76         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=91, routed)          4.652    10.295    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I3_O)        0.124    10.419 r  sm/D_registers_q[7][18]_i_33/O
                         net (fo=1, routed)           0.845    11.264    sm/D_registers_q[7][18]_i_33_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.388 f  sm/D_registers_q[7][18]_i_19/O
                         net (fo=1, routed)           0.848    12.236    sm/D_registers_q[7][18]_i_19_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.124    12.360 r  sm/D_registers_q[7][18]_i_9/O
                         net (fo=32, routed)          2.085    14.445    sm/M_sm_bsel[0]
    SLICE_X48Y60         LUT5 (Prop_lut5_I2_O)        0.124    14.569 r  sm/D_registers_q[7][3]_i_3/O
                         net (fo=91, routed)          1.707    16.276    sm/D_states_q_reg[3]_rep_0[3]
    SLICE_X58Y62         LUT2 (Prop_lut2_I0_O)        0.150    16.426 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=2, routed)           0.776    17.201    sm/D_registers_q[7][11]_i_20_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I1_O)        0.326    17.527 f  sm/D_registers_q[7][11]_i_18/O
                         net (fo=1, routed)           0.444    17.972    sm/D_registers_q[7][11]_i_18_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I1_O)        0.124    18.096 r  sm/D_registers_q[7][11]_i_16/O
                         net (fo=2, routed)           0.481    18.577    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X52Y60         LUT6 (Prop_lut6_I5_O)        0.124    18.701 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.162    18.862    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I1_O)        0.124    18.986 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.312    19.298    sm/D_registers_q[7][22]_i_23_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I5_O)        0.124    19.422 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.289    19.711    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I1_O)        0.124    19.835 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.668    20.503    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X53Y66         LUT5 (Prop_lut5_I0_O)        0.124    20.627 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.667    21.294    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I2_O)        0.124    21.418 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.587    22.006    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.120    22.126 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.822    22.948    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X50Y67         LUT3 (Prop_lut3_I0_O)        0.355    23.303 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=1, routed)           0.602    23.905    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I3_O)        0.348    24.253 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=2, routed)           0.451    24.704    sm/M_alum_out[23]
    SLICE_X49Y61         LUT5 (Prop_lut5_I2_O)        0.124    24.828 f  sm/D_states_q[7]_i_46/O
                         net (fo=1, routed)           0.924    25.751    sm/D_states_q[7]_i_46_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I0_O)        0.124    25.875 f  sm/D_states_q[7]_i_36/O
                         net (fo=1, routed)           0.433    26.308    sm/D_states_q[7]_i_36_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I0_O)        0.124    26.432 f  sm/D_states_q[7]_i_17/O
                         net (fo=5, routed)           1.301    27.733    sm/accel_edge/D_states_q_reg[0]_rep__1_7
    SLICE_X53Y74         LUT6 (Prop_lut6_I3_O)        0.124    27.857 r  sm/accel_edge/D_states_q[7]_i_8/O
                         net (fo=1, routed)           0.655    28.512    sm/accel_edge/D_states_q[7]_i_8_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I5_O)        0.124    28.636 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          1.125    29.761    sm/accel_edge_n_0
    SLICE_X61Y77         FDSE                                         r  sm/D_states_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.494   104.898    sm/clk_IBUF_BUFG
    SLICE_X61Y77         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.258   105.156    
                         clock uncertainty           -0.035   105.121    
    SLICE_X61Y77         FDSE (Setup_fdse_C_CE)      -0.205   104.916    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        104.916    
                         arrival time                         -29.761    
  -------------------------------------------------------------------
                         slack                                 75.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.552     1.496    sr1/clk_IBUF_BUFG
    SLICE_X39Y79         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.843    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.818     2.008    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.509    
    SLICE_X38Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.552     1.496    sr1/clk_IBUF_BUFG
    SLICE_X39Y79         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.843    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.818     2.008    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.509    
    SLICE_X38Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.552     1.496    sr1/clk_IBUF_BUFG
    SLICE_X39Y79         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.843    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X38Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.818     2.008    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.509    
    SLICE_X38Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.552     1.496    sr1/clk_IBUF_BUFG
    SLICE_X39Y79         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.843    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X38Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.818     2.008    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.509    
    SLICE_X38Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.484%)  route 0.216ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.552     1.496    sr2/clk_IBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.216     1.853    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y79         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.820     2.009    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y79         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.509    
    SLICE_X42Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.484%)  route 0.216ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.552     1.496    sr2/clk_IBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.216     1.853    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y79         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.820     2.009    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y79         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.509    
    SLICE_X42Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.484%)  route 0.216ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.552     1.496    sr2/clk_IBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.216     1.853    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y79         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.820     2.009    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y79         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.509    
    SLICE_X42Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.484%)  route 0.216ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.552     1.496    sr2/clk_IBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.216     1.853    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y79         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.820     2.009    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y79         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.509    
    SLICE_X42Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.552     1.496    sr1/clk_IBUF_BUFG
    SLICE_X39Y79         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.128     1.624 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.846    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X38Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.818     2.008    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.509    
    SLICE_X38Y79         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.764    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.552     1.496    sr1/clk_IBUF_BUFG
    SLICE_X39Y79         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.128     1.624 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.846    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X38Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.818     2.008    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.509    
    SLICE_X38Y79         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.764    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X2Y22   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X2Y23   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y70   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y63   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y60   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y63   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y63   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y63   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y61   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y79   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y79   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y79   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y79   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y79   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y79   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y79   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y79   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y79   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y79   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y79   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y79   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y79   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y79   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y79   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y79   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y79   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y79   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y79   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y79   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       95.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.128ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.034ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.704ns (15.766%)  route 3.761ns (84.234%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 104.834 - 100.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X62Y78         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDSE (Prop_fdse_C_Q)         0.456     5.652 f  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=110, routed)         1.680     7.332    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X56Y76         LUT2 (Prop_lut2_I1_O)        0.124     7.456 r  sm/D_stage_q[3]_i_2/O
                         net (fo=14, routed)          1.376     8.832    sm/D_stage_q[3]_i_2_n_0
    SLICE_X48Y77         LUT6 (Prop_lut6_I2_O)        0.124     8.956 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.705     9.661    fifo_reset_cond/AS[0]
    SLICE_X50Y78         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.430   104.834    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y78         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   105.092    
                         clock uncertainty           -0.035   105.057    
    SLICE_X50Y78         FDPE (Recov_fdpe_C_PRE)     -0.361   104.696    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.696    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                 95.034    

Slack (MET) :             95.034ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.704ns (15.766%)  route 3.761ns (84.234%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 104.834 - 100.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X62Y78         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDSE (Prop_fdse_C_Q)         0.456     5.652 f  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=110, routed)         1.680     7.332    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X56Y76         LUT2 (Prop_lut2_I1_O)        0.124     7.456 r  sm/D_stage_q[3]_i_2/O
                         net (fo=14, routed)          1.376     8.832    sm/D_stage_q[3]_i_2_n_0
    SLICE_X48Y77         LUT6 (Prop_lut6_I2_O)        0.124     8.956 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.705     9.661    fifo_reset_cond/AS[0]
    SLICE_X50Y78         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.430   104.834    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y78         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   105.092    
                         clock uncertainty           -0.035   105.057    
    SLICE_X50Y78         FDPE (Recov_fdpe_C_PRE)     -0.361   104.696    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.696    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                 95.034    

Slack (MET) :             95.034ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.704ns (15.766%)  route 3.761ns (84.234%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 104.834 - 100.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X62Y78         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDSE (Prop_fdse_C_Q)         0.456     5.652 f  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=110, routed)         1.680     7.332    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X56Y76         LUT2 (Prop_lut2_I1_O)        0.124     7.456 r  sm/D_stage_q[3]_i_2/O
                         net (fo=14, routed)          1.376     8.832    sm/D_stage_q[3]_i_2_n_0
    SLICE_X48Y77         LUT6 (Prop_lut6_I2_O)        0.124     8.956 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.705     9.661    fifo_reset_cond/AS[0]
    SLICE_X50Y78         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.430   104.834    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y78         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   105.092    
                         clock uncertainty           -0.035   105.057    
    SLICE_X50Y78         FDPE (Recov_fdpe_C_PRE)     -0.361   104.696    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.696    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                 95.034    

Slack (MET) :             95.034ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.704ns (15.766%)  route 3.761ns (84.234%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 104.834 - 100.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X62Y78         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDSE (Prop_fdse_C_Q)         0.456     5.652 f  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=110, routed)         1.680     7.332    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X56Y76         LUT2 (Prop_lut2_I1_O)        0.124     7.456 r  sm/D_stage_q[3]_i_2/O
                         net (fo=14, routed)          1.376     8.832    sm/D_stage_q[3]_i_2_n_0
    SLICE_X48Y77         LUT6 (Prop_lut6_I2_O)        0.124     8.956 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.705     9.661    fifo_reset_cond/AS[0]
    SLICE_X50Y78         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.430   104.834    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y78         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   105.092    
                         clock uncertainty           -0.035   105.057    
    SLICE_X50Y78         FDPE (Recov_fdpe_C_PRE)     -0.361   104.696    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.696    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                 95.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.128ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.226ns (21.240%)  route 0.838ns (78.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.582     1.526    sm/clk_IBUF_BUFG
    SLICE_X61Y77         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDSE (Prop_fdse_C_Q)         0.128     1.654 r  sm/D_states_q_reg[7]_rep__0/Q
                         net (fo=114, routed)         0.593     2.247    sm/D_states_q_reg[7]_rep__0_n_0
    SLICE_X48Y77         LUT6 (Prop_lut6_I5_O)        0.098     2.345 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.245     2.590    fifo_reset_cond/AS[0]
    SLICE_X50Y78         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.822     2.012    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y78         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.533    
    SLICE_X50Y78         FDPE (Remov_fdpe_C_PRE)     -0.071     1.462    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.128ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.226ns (21.240%)  route 0.838ns (78.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.582     1.526    sm/clk_IBUF_BUFG
    SLICE_X61Y77         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDSE (Prop_fdse_C_Q)         0.128     1.654 r  sm/D_states_q_reg[7]_rep__0/Q
                         net (fo=114, routed)         0.593     2.247    sm/D_states_q_reg[7]_rep__0_n_0
    SLICE_X48Y77         LUT6 (Prop_lut6_I5_O)        0.098     2.345 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.245     2.590    fifo_reset_cond/AS[0]
    SLICE_X50Y78         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.822     2.012    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y78         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.533    
    SLICE_X50Y78         FDPE (Remov_fdpe_C_PRE)     -0.071     1.462    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.128ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.226ns (21.240%)  route 0.838ns (78.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.582     1.526    sm/clk_IBUF_BUFG
    SLICE_X61Y77         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDSE (Prop_fdse_C_Q)         0.128     1.654 r  sm/D_states_q_reg[7]_rep__0/Q
                         net (fo=114, routed)         0.593     2.247    sm/D_states_q_reg[7]_rep__0_n_0
    SLICE_X48Y77         LUT6 (Prop_lut6_I5_O)        0.098     2.345 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.245     2.590    fifo_reset_cond/AS[0]
    SLICE_X50Y78         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.822     2.012    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y78         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.533    
    SLICE_X50Y78         FDPE (Remov_fdpe_C_PRE)     -0.071     1.462    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.128ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.226ns (21.240%)  route 0.838ns (78.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.582     1.526    sm/clk_IBUF_BUFG
    SLICE_X61Y77         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDSE (Prop_fdse_C_Q)         0.128     1.654 r  sm/D_states_q_reg[7]_rep__0/Q
                         net (fo=114, routed)         0.593     2.247    sm/D_states_q_reg[7]_rep__0_n_0
    SLICE_X48Y77         LUT6 (Prop_lut6_I5_O)        0.098     2.345 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.245     2.590    fifo_reset_cond/AS[0]
    SLICE_X50Y78         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.822     2.012    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y78         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.533    
    SLICE_X50Y78         FDPE (Remov_fdpe_C_PRE)     -0.071     1.462    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  1.128    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.827ns  (logic 12.017ns (32.630%)  route 24.810ns (67.370%))
  Logic Levels:           33  (CARRY4=9 LUT2=5 LUT3=4 LUT4=1 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X44Y62         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.419     5.554 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.468     7.022    L_reg/M_sm_pbc[9]
    SLICE_X46Y57         LUT2 (Prop_lut2_I1_O)        0.321     7.343 r  L_reg/L_61f9545a_remainder0_carry_i_26__0/O
                         net (fo=1, routed)           0.452     7.795    L_reg/L_61f9545a_remainder0_carry_i_26__0_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I4_O)        0.328     8.123 f  L_reg/L_61f9545a_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           1.316     9.439    L_reg/L_61f9545a_remainder0_carry_i_13__0_n_0
    SLICE_X47Y55         LUT2 (Prop_lut2_I0_O)        0.124     9.563 f  L_reg/L_61f9545a_remainder0_carry_i_15__0/O
                         net (fo=1, routed)           0.154     9.717    L_reg/L_61f9545a_remainder0_carry_i_15__0_n_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I3_O)        0.124     9.841 r  L_reg/L_61f9545a_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.697    10.538    L_reg/L_61f9545a_remainder0_carry_i_8__0_n_0
    SLICE_X47Y59         LUT2 (Prop_lut2_I0_O)        0.118    10.656 r  L_reg/L_61f9545a_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.859    11.515    bseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X46Y54         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    12.113 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.113    bseg_driver/decimal_renderer/L_61f9545a_remainder0_carry_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.436 f  bseg_driver/decimal_renderer/L_61f9545a_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.861    13.297    L_reg/L_61f9545a_remainder0_1[5]
    SLICE_X42Y56         LUT3 (Prop_lut3_I2_O)        0.306    13.603 f  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.297    14.900    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X45Y56         LUT6 (Prop_lut6_I2_O)        0.124    15.024 f  L_reg/i__carry_i_26__2/O
                         net (fo=1, routed)           0.858    15.882    L_reg/i__carry_i_26__2_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.124    16.006 f  L_reg/i__carry_i_24__2/O
                         net (fo=2, routed)           0.594    16.600    L_reg/i__carry_i_24__2_n_0
    SLICE_X44Y56         LUT5 (Prop_lut5_I2_O)        0.150    16.750 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.760    17.510    L_reg/i__carry_i_19__1_n_0
    SLICE_X42Y56         LUT3 (Prop_lut3_I0_O)        0.352    17.862 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.909    18.770    L_reg/i__carry_i_11__1_n_0
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.328    19.098 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.613    19.711    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X43Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.218 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.218    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.332 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.332    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.645 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.103    21.748    L_reg/L_61f9545a_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.306    22.054 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    22.520    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    22.644 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.320    23.964    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry__0_0
    SLICE_X42Y52         LUT2 (Prop_lut2_I0_O)        0.150    24.114 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.195    25.309    L_reg/i__carry_i_13__1_0
    SLICE_X45Y51         LUT5 (Prop_lut5_I1_O)        0.383    25.692 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.941    26.633    L_reg/i__carry_i_18__1_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I5_O)        0.326    26.959 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.618    27.577    L_reg/i__carry_i_13__1_n_0
    SLICE_X42Y50         LUT3 (Prop_lut3_I1_O)        0.150    27.727 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.011    28.739    L_reg/D_registers_q_reg[3][3]_1[0]
    SLICE_X43Y51         LUT5 (Prop_lut5_I0_O)        0.328    29.067 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.067    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X43Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.617 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.617    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.731 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.731    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.845 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.845    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.067 f  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    30.890    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.299    31.189 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.009    32.199    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    32.323 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.042    33.364    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y53         LUT3 (Prop_lut3_I1_O)        0.124    33.488 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.584    34.072    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I3_O)        0.124    34.196 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.835    35.031    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I2_O)        0.152    35.183 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.025    38.208    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.754    41.962 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.962    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.557ns  (logic 11.972ns (32.748%)  route 24.585ns (67.252%))
  Logic Levels:           33  (CARRY4=9 LUT2=5 LUT3=4 LUT4=1 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X44Y62         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.419     5.554 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.468     7.022    L_reg/M_sm_pbc[9]
    SLICE_X46Y57         LUT2 (Prop_lut2_I1_O)        0.321     7.343 r  L_reg/L_61f9545a_remainder0_carry_i_26__0/O
                         net (fo=1, routed)           0.452     7.795    L_reg/L_61f9545a_remainder0_carry_i_26__0_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I4_O)        0.328     8.123 f  L_reg/L_61f9545a_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           1.316     9.439    L_reg/L_61f9545a_remainder0_carry_i_13__0_n_0
    SLICE_X47Y55         LUT2 (Prop_lut2_I0_O)        0.124     9.563 f  L_reg/L_61f9545a_remainder0_carry_i_15__0/O
                         net (fo=1, routed)           0.154     9.717    L_reg/L_61f9545a_remainder0_carry_i_15__0_n_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I3_O)        0.124     9.841 r  L_reg/L_61f9545a_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.697    10.538    L_reg/L_61f9545a_remainder0_carry_i_8__0_n_0
    SLICE_X47Y59         LUT2 (Prop_lut2_I0_O)        0.118    10.656 r  L_reg/L_61f9545a_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.859    11.515    bseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X46Y54         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    12.113 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.113    bseg_driver/decimal_renderer/L_61f9545a_remainder0_carry_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.436 f  bseg_driver/decimal_renderer/L_61f9545a_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.861    13.297    L_reg/L_61f9545a_remainder0_1[5]
    SLICE_X42Y56         LUT3 (Prop_lut3_I2_O)        0.306    13.603 f  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.297    14.900    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X45Y56         LUT6 (Prop_lut6_I2_O)        0.124    15.024 f  L_reg/i__carry_i_26__2/O
                         net (fo=1, routed)           0.858    15.882    L_reg/i__carry_i_26__2_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.124    16.006 f  L_reg/i__carry_i_24__2/O
                         net (fo=2, routed)           0.594    16.600    L_reg/i__carry_i_24__2_n_0
    SLICE_X44Y56         LUT5 (Prop_lut5_I2_O)        0.150    16.750 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.760    17.510    L_reg/i__carry_i_19__1_n_0
    SLICE_X42Y56         LUT3 (Prop_lut3_I0_O)        0.352    17.862 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.909    18.770    L_reg/i__carry_i_11__1_n_0
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.328    19.098 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.613    19.711    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X43Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.218 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.218    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.332 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.332    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.645 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.103    21.748    L_reg/L_61f9545a_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.306    22.054 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    22.520    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    22.644 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.320    23.964    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry__0_0
    SLICE_X42Y52         LUT2 (Prop_lut2_I0_O)        0.150    24.114 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.195    25.309    L_reg/i__carry_i_13__1_0
    SLICE_X45Y51         LUT5 (Prop_lut5_I1_O)        0.383    25.692 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.941    26.633    L_reg/i__carry_i_18__1_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I5_O)        0.326    26.959 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.618    27.577    L_reg/i__carry_i_13__1_n_0
    SLICE_X42Y50         LUT3 (Prop_lut3_I1_O)        0.150    27.727 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.011    28.739    L_reg/D_registers_q_reg[3][3]_1[0]
    SLICE_X43Y51         LUT5 (Prop_lut5_I0_O)        0.328    29.067 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.067    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X43Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.617 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.617    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.731 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.731    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.845 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.845    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.067 f  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    30.890    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.299    31.189 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.009    32.199    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    32.323 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.042    33.364    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y53         LUT3 (Prop_lut3_I1_O)        0.124    33.488 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.584    34.072    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I3_O)        0.124    34.196 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.833    35.029    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I2_O)        0.152    35.181 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.802    37.983    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.709    41.692 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.692    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.434ns  (logic 11.779ns (32.329%)  route 24.655ns (67.671%))
  Logic Levels:           33  (CARRY4=9 LUT2=5 LUT3=4 LUT4=1 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X44Y62         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.419     5.554 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.468     7.022    L_reg/M_sm_pbc[9]
    SLICE_X46Y57         LUT2 (Prop_lut2_I1_O)        0.321     7.343 r  L_reg/L_61f9545a_remainder0_carry_i_26__0/O
                         net (fo=1, routed)           0.452     7.795    L_reg/L_61f9545a_remainder0_carry_i_26__0_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I4_O)        0.328     8.123 f  L_reg/L_61f9545a_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           1.316     9.439    L_reg/L_61f9545a_remainder0_carry_i_13__0_n_0
    SLICE_X47Y55         LUT2 (Prop_lut2_I0_O)        0.124     9.563 f  L_reg/L_61f9545a_remainder0_carry_i_15__0/O
                         net (fo=1, routed)           0.154     9.717    L_reg/L_61f9545a_remainder0_carry_i_15__0_n_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I3_O)        0.124     9.841 r  L_reg/L_61f9545a_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.697    10.538    L_reg/L_61f9545a_remainder0_carry_i_8__0_n_0
    SLICE_X47Y59         LUT2 (Prop_lut2_I0_O)        0.118    10.656 r  L_reg/L_61f9545a_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.859    11.515    bseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X46Y54         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    12.113 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.113    bseg_driver/decimal_renderer/L_61f9545a_remainder0_carry_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.436 f  bseg_driver/decimal_renderer/L_61f9545a_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.861    13.297    L_reg/L_61f9545a_remainder0_1[5]
    SLICE_X42Y56         LUT3 (Prop_lut3_I2_O)        0.306    13.603 f  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.297    14.900    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X45Y56         LUT6 (Prop_lut6_I2_O)        0.124    15.024 f  L_reg/i__carry_i_26__2/O
                         net (fo=1, routed)           0.858    15.882    L_reg/i__carry_i_26__2_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.124    16.006 f  L_reg/i__carry_i_24__2/O
                         net (fo=2, routed)           0.594    16.600    L_reg/i__carry_i_24__2_n_0
    SLICE_X44Y56         LUT5 (Prop_lut5_I2_O)        0.150    16.750 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.760    17.510    L_reg/i__carry_i_19__1_n_0
    SLICE_X42Y56         LUT3 (Prop_lut3_I0_O)        0.352    17.862 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.909    18.770    L_reg/i__carry_i_11__1_n_0
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.328    19.098 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.613    19.711    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X43Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.218 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.218    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.332 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.332    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.645 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.103    21.748    L_reg/L_61f9545a_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.306    22.054 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    22.520    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    22.644 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.320    23.964    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry__0_0
    SLICE_X42Y52         LUT2 (Prop_lut2_I0_O)        0.150    24.114 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.195    25.309    L_reg/i__carry_i_13__1_0
    SLICE_X45Y51         LUT5 (Prop_lut5_I1_O)        0.383    25.692 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.941    26.633    L_reg/i__carry_i_18__1_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I5_O)        0.326    26.959 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.618    27.577    L_reg/i__carry_i_13__1_n_0
    SLICE_X42Y50         LUT3 (Prop_lut3_I1_O)        0.150    27.727 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.011    28.739    L_reg/D_registers_q_reg[3][3]_1[0]
    SLICE_X43Y51         LUT5 (Prop_lut5_I0_O)        0.328    29.067 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.067    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X43Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.617 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.617    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.731 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.731    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.845 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.845    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.067 f  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    30.890    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.299    31.189 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.009    32.199    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    32.323 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.042    33.364    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y53         LUT3 (Prop_lut3_I1_O)        0.124    33.488 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.584    34.072    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I3_O)        0.124    34.196 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.833    35.029    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I3_O)        0.124    35.153 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.872    38.025    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         3.544    41.569 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.569    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.188ns  (logic 11.780ns (32.552%)  route 24.408ns (67.448%))
  Logic Levels:           33  (CARRY4=9 LUT2=5 LUT3=4 LUT4=1 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X44Y62         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.419     5.554 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.468     7.022    L_reg/M_sm_pbc[9]
    SLICE_X46Y57         LUT2 (Prop_lut2_I1_O)        0.321     7.343 r  L_reg/L_61f9545a_remainder0_carry_i_26__0/O
                         net (fo=1, routed)           0.452     7.795    L_reg/L_61f9545a_remainder0_carry_i_26__0_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I4_O)        0.328     8.123 f  L_reg/L_61f9545a_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           1.316     9.439    L_reg/L_61f9545a_remainder0_carry_i_13__0_n_0
    SLICE_X47Y55         LUT2 (Prop_lut2_I0_O)        0.124     9.563 f  L_reg/L_61f9545a_remainder0_carry_i_15__0/O
                         net (fo=1, routed)           0.154     9.717    L_reg/L_61f9545a_remainder0_carry_i_15__0_n_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I3_O)        0.124     9.841 r  L_reg/L_61f9545a_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.697    10.538    L_reg/L_61f9545a_remainder0_carry_i_8__0_n_0
    SLICE_X47Y59         LUT2 (Prop_lut2_I0_O)        0.118    10.656 r  L_reg/L_61f9545a_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.859    11.515    bseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X46Y54         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    12.113 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.113    bseg_driver/decimal_renderer/L_61f9545a_remainder0_carry_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.436 f  bseg_driver/decimal_renderer/L_61f9545a_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.861    13.297    L_reg/L_61f9545a_remainder0_1[5]
    SLICE_X42Y56         LUT3 (Prop_lut3_I2_O)        0.306    13.603 f  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.297    14.900    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X45Y56         LUT6 (Prop_lut6_I2_O)        0.124    15.024 f  L_reg/i__carry_i_26__2/O
                         net (fo=1, routed)           0.858    15.882    L_reg/i__carry_i_26__2_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.124    16.006 f  L_reg/i__carry_i_24__2/O
                         net (fo=2, routed)           0.594    16.600    L_reg/i__carry_i_24__2_n_0
    SLICE_X44Y56         LUT5 (Prop_lut5_I2_O)        0.150    16.750 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.760    17.510    L_reg/i__carry_i_19__1_n_0
    SLICE_X42Y56         LUT3 (Prop_lut3_I0_O)        0.352    17.862 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.909    18.770    L_reg/i__carry_i_11__1_n_0
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.328    19.098 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.613    19.711    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X43Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.218 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.218    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.332 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.332    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.645 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.103    21.748    L_reg/L_61f9545a_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.306    22.054 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    22.520    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    22.644 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.320    23.964    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry__0_0
    SLICE_X42Y52         LUT2 (Prop_lut2_I0_O)        0.150    24.114 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.195    25.309    L_reg/i__carry_i_13__1_0
    SLICE_X45Y51         LUT5 (Prop_lut5_I1_O)        0.383    25.692 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.941    26.633    L_reg/i__carry_i_18__1_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I5_O)        0.326    26.959 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.618    27.577    L_reg/i__carry_i_13__1_n_0
    SLICE_X42Y50         LUT3 (Prop_lut3_I1_O)        0.150    27.727 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.011    28.739    L_reg/D_registers_q_reg[3][3]_1[0]
    SLICE_X43Y51         LUT5 (Prop_lut5_I0_O)        0.328    29.067 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.067    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X43Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.617 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.617    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.731 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.731    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.845 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.845    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.067 f  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    30.890    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.299    31.189 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.009    32.199    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    32.323 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.042    33.364    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y53         LUT3 (Prop_lut3_I1_O)        0.124    33.488 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.584    34.072    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I3_O)        0.124    34.196 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.598    34.794    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I2_O)        0.124    34.918 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.860    37.778    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    41.323 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.323    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.107ns  (logic 11.684ns (32.359%)  route 24.423ns (67.641%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=4 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X45Y61         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.644     7.236    L_reg/M_sm_timer[7]
    SLICE_X40Y65         LUT5 (Prop_lut5_I0_O)        0.124     7.360 r  L_reg/L_61f9545a_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           1.095     8.455    L_reg/L_61f9545a_remainder0_carry__1_i_8__1_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I5_O)        0.124     8.579 f  L_reg/L_61f9545a_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.974     9.553    L_reg/L_61f9545a_remainder0_carry__1_i_7__1_n_0
    SLICE_X43Y67         LUT3 (Prop_lut3_I2_O)        0.152     9.705 f  L_reg/L_61f9545a_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.970    10.675    L_reg/L_61f9545a_remainder0_carry_i_20__1_n_0
    SLICE_X43Y66         LUT5 (Prop_lut5_I4_O)        0.354    11.029 r  L_reg/L_61f9545a_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.833    11.862    L_reg/L_61f9545a_remainder0_carry_i_10__1_n_0
    SLICE_X42Y65         LUT4 (Prop_lut4_I1_O)        0.326    12.188 r  L_reg/L_61f9545a_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.188    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y65         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.766 r  timerseg_driver/decimal_renderer/L_61f9545a_remainder0_carry/O[2]
                         net (fo=1, routed)           1.289    14.055    L_reg/L_61f9545a_remainder0_3[2]
    SLICE_X41Y65         LUT4 (Prop_lut4_I1_O)        0.301    14.356 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.167    15.523    L_reg/i__carry_i_13__4_n_0
    SLICE_X40Y66         LUT2 (Prop_lut2_I0_O)        0.150    15.673 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.149    16.822    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I1_O)        0.326    17.148 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.989    18.137    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X36Y65         LUT5 (Prop_lut5_I1_O)        0.152    18.289 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.851    19.140    L_reg/i__carry_i_19__3_n_0
    SLICE_X36Y65         LUT3 (Prop_lut3_I0_O)        0.354    19.494 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.849    20.343    L_reg/i__carry_i_11__3_n_0
    SLICE_X34Y65         LUT2 (Prop_lut2_I1_O)        0.332    20.675 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.626    21.301    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X38Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.821 r  timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.821    timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.938 r  timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.938    timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.157 r  timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.008    23.165    L_reg/L_61f9545a_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X35Y67         LUT5 (Prop_lut5_I2_O)        0.295    23.460 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.264    23.724    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X35Y67         LUT5 (Prop_lut5_I0_O)        0.124    23.848 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.841    24.689    timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry__0_0
    SLICE_X32Y67         LUT2 (Prop_lut2_I0_O)        0.124    24.813 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.715    25.528    L_reg/i__carry_i_13__3_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I0_O)        0.150    25.678 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.767    26.445    L_reg/i__carry_i_23__3_n_0
    SLICE_X32Y66         LUT6 (Prop_lut6_I0_O)        0.326    26.771 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.819    27.589    L_reg/i__carry_i_13__3_n_0
    SLICE_X33Y65         LUT3 (Prop_lut3_I1_O)        0.152    27.741 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.485    28.227    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X33Y66         LUT5 (Prop_lut5_I0_O)        0.332    28.559 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.559    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.109 r  timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.109    timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.223 r  timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.223    timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.337 r  timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.337    timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.559 f  timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    30.387    timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X32Y68         LUT6 (Prop_lut6_I5_O)        0.299    30.686 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.772    31.457    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I1_O)        0.124    31.581 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.658    32.239    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X35Y67         LUT3 (Prop_lut3_I1_O)        0.124    32.363 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.970    33.333    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X36Y67         LUT6 (Prop_lut6_I3_O)        0.124    33.457 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.213    34.670    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X38Y68         LUT4 (Prop_lut4_I2_O)        0.152    34.822 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.648    37.470    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    41.243 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.243    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.071ns  (logic 11.961ns (33.161%)  route 24.109ns (66.839%))
  Logic Levels:           33  (CARRY4=9 LUT2=5 LUT3=4 LUT4=1 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X44Y62         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.419     5.554 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.468     7.022    L_reg/M_sm_pbc[9]
    SLICE_X46Y57         LUT2 (Prop_lut2_I1_O)        0.321     7.343 r  L_reg/L_61f9545a_remainder0_carry_i_26__0/O
                         net (fo=1, routed)           0.452     7.795    L_reg/L_61f9545a_remainder0_carry_i_26__0_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I4_O)        0.328     8.123 f  L_reg/L_61f9545a_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           1.316     9.439    L_reg/L_61f9545a_remainder0_carry_i_13__0_n_0
    SLICE_X47Y55         LUT2 (Prop_lut2_I0_O)        0.124     9.563 f  L_reg/L_61f9545a_remainder0_carry_i_15__0/O
                         net (fo=1, routed)           0.154     9.717    L_reg/L_61f9545a_remainder0_carry_i_15__0_n_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I3_O)        0.124     9.841 r  L_reg/L_61f9545a_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.697    10.538    L_reg/L_61f9545a_remainder0_carry_i_8__0_n_0
    SLICE_X47Y59         LUT2 (Prop_lut2_I0_O)        0.118    10.656 r  L_reg/L_61f9545a_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.859    11.515    bseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X46Y54         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    12.113 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.113    bseg_driver/decimal_renderer/L_61f9545a_remainder0_carry_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.436 f  bseg_driver/decimal_renderer/L_61f9545a_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.861    13.297    L_reg/L_61f9545a_remainder0_1[5]
    SLICE_X42Y56         LUT3 (Prop_lut3_I2_O)        0.306    13.603 f  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.297    14.900    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X45Y56         LUT6 (Prop_lut6_I2_O)        0.124    15.024 f  L_reg/i__carry_i_26__2/O
                         net (fo=1, routed)           0.858    15.882    L_reg/i__carry_i_26__2_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.124    16.006 f  L_reg/i__carry_i_24__2/O
                         net (fo=2, routed)           0.594    16.600    L_reg/i__carry_i_24__2_n_0
    SLICE_X44Y56         LUT5 (Prop_lut5_I2_O)        0.150    16.750 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.760    17.510    L_reg/i__carry_i_19__1_n_0
    SLICE_X42Y56         LUT3 (Prop_lut3_I0_O)        0.352    17.862 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.909    18.770    L_reg/i__carry_i_11__1_n_0
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.328    19.098 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.613    19.711    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X43Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.218 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.218    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.332 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.332    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.645 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.103    21.748    L_reg/L_61f9545a_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.306    22.054 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    22.520    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    22.644 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.320    23.964    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry__0_0
    SLICE_X42Y52         LUT2 (Prop_lut2_I0_O)        0.150    24.114 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.195    25.309    L_reg/i__carry_i_13__1_0
    SLICE_X45Y51         LUT5 (Prop_lut5_I1_O)        0.383    25.692 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.941    26.633    L_reg/i__carry_i_18__1_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I5_O)        0.326    26.959 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.618    27.577    L_reg/i__carry_i_13__1_n_0
    SLICE_X42Y50         LUT3 (Prop_lut3_I1_O)        0.150    27.727 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.011    28.739    L_reg/D_registers_q_reg[3][3]_1[0]
    SLICE_X43Y51         LUT5 (Prop_lut5_I0_O)        0.328    29.067 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.067    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X43Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.617 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.617    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.731 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.731    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.845 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.845    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.067 f  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    30.890    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.299    31.189 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.009    32.199    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    32.323 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.042    33.364    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y53         LUT3 (Prop_lut3_I1_O)        0.124    33.488 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.584    34.072    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I3_O)        0.124    34.196 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.598    34.794    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I2_O)        0.153    34.947 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.561    37.508    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.697    41.206 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.206    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.037ns  (logic 11.427ns (31.709%)  route 24.610ns (68.291%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=4 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X45Y61         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.644     7.236    L_reg/M_sm_timer[7]
    SLICE_X40Y65         LUT5 (Prop_lut5_I0_O)        0.124     7.360 r  L_reg/L_61f9545a_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           1.095     8.455    L_reg/L_61f9545a_remainder0_carry__1_i_8__1_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I5_O)        0.124     8.579 f  L_reg/L_61f9545a_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.974     9.553    L_reg/L_61f9545a_remainder0_carry__1_i_7__1_n_0
    SLICE_X43Y67         LUT3 (Prop_lut3_I2_O)        0.152     9.705 f  L_reg/L_61f9545a_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.970    10.675    L_reg/L_61f9545a_remainder0_carry_i_20__1_n_0
    SLICE_X43Y66         LUT5 (Prop_lut5_I4_O)        0.354    11.029 r  L_reg/L_61f9545a_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.833    11.862    L_reg/L_61f9545a_remainder0_carry_i_10__1_n_0
    SLICE_X42Y65         LUT4 (Prop_lut4_I1_O)        0.326    12.188 r  L_reg/L_61f9545a_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.188    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y65         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.766 r  timerseg_driver/decimal_renderer/L_61f9545a_remainder0_carry/O[2]
                         net (fo=1, routed)           1.289    14.055    L_reg/L_61f9545a_remainder0_3[2]
    SLICE_X41Y65         LUT4 (Prop_lut4_I1_O)        0.301    14.356 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.167    15.523    L_reg/i__carry_i_13__4_n_0
    SLICE_X40Y66         LUT2 (Prop_lut2_I0_O)        0.150    15.673 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.149    16.822    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I1_O)        0.326    17.148 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.989    18.137    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X36Y65         LUT5 (Prop_lut5_I1_O)        0.152    18.289 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.851    19.140    L_reg/i__carry_i_19__3_n_0
    SLICE_X36Y65         LUT3 (Prop_lut3_I0_O)        0.354    19.494 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.849    20.343    L_reg/i__carry_i_11__3_n_0
    SLICE_X34Y65         LUT2 (Prop_lut2_I1_O)        0.332    20.675 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.626    21.301    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X38Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.821 r  timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.821    timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.938 r  timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.938    timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.157 r  timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.008    23.165    L_reg/L_61f9545a_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X35Y67         LUT5 (Prop_lut5_I2_O)        0.295    23.460 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.264    23.724    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X35Y67         LUT5 (Prop_lut5_I0_O)        0.124    23.848 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.841    24.689    timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry__0_0
    SLICE_X32Y67         LUT2 (Prop_lut2_I0_O)        0.124    24.813 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.715    25.528    L_reg/i__carry_i_13__3_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I0_O)        0.150    25.678 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.767    26.445    L_reg/i__carry_i_23__3_n_0
    SLICE_X32Y66         LUT6 (Prop_lut6_I0_O)        0.326    26.771 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.819    27.589    L_reg/i__carry_i_13__3_n_0
    SLICE_X33Y65         LUT3 (Prop_lut3_I1_O)        0.152    27.741 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.485    28.227    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X33Y66         LUT5 (Prop_lut5_I0_O)        0.332    28.559 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.559    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.109 r  timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.109    timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.223 r  timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.223    timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.337 r  timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.337    timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.559 f  timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    30.387    timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X32Y68         LUT6 (Prop_lut6_I5_O)        0.299    30.686 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.772    31.457    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I1_O)        0.124    31.581 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.658    32.239    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X35Y67         LUT3 (Prop_lut3_I1_O)        0.124    32.363 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.970    33.333    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X36Y67         LUT6 (Prop_lut6_I3_O)        0.124    33.457 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.213    34.670    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X38Y68         LUT4 (Prop_lut4_I0_O)        0.124    34.794 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.835    37.629    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.173 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.173    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.964ns  (logic 11.749ns (32.669%)  route 24.215ns (67.331%))
  Logic Levels:           33  (CARRY4=9 LUT2=5 LUT3=4 LUT4=1 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X44Y62         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.419     5.554 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.468     7.022    L_reg/M_sm_pbc[9]
    SLICE_X46Y57         LUT2 (Prop_lut2_I1_O)        0.321     7.343 r  L_reg/L_61f9545a_remainder0_carry_i_26__0/O
                         net (fo=1, routed)           0.452     7.795    L_reg/L_61f9545a_remainder0_carry_i_26__0_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I4_O)        0.328     8.123 f  L_reg/L_61f9545a_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           1.316     9.439    L_reg/L_61f9545a_remainder0_carry_i_13__0_n_0
    SLICE_X47Y55         LUT2 (Prop_lut2_I0_O)        0.124     9.563 f  L_reg/L_61f9545a_remainder0_carry_i_15__0/O
                         net (fo=1, routed)           0.154     9.717    L_reg/L_61f9545a_remainder0_carry_i_15__0_n_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I3_O)        0.124     9.841 r  L_reg/L_61f9545a_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.697    10.538    L_reg/L_61f9545a_remainder0_carry_i_8__0_n_0
    SLICE_X47Y59         LUT2 (Prop_lut2_I0_O)        0.118    10.656 r  L_reg/L_61f9545a_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.859    11.515    bseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X46Y54         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    12.113 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.113    bseg_driver/decimal_renderer/L_61f9545a_remainder0_carry_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.436 f  bseg_driver/decimal_renderer/L_61f9545a_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.861    13.297    L_reg/L_61f9545a_remainder0_1[5]
    SLICE_X42Y56         LUT3 (Prop_lut3_I2_O)        0.306    13.603 f  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.297    14.900    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X45Y56         LUT6 (Prop_lut6_I2_O)        0.124    15.024 f  L_reg/i__carry_i_26__2/O
                         net (fo=1, routed)           0.858    15.882    L_reg/i__carry_i_26__2_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.124    16.006 f  L_reg/i__carry_i_24__2/O
                         net (fo=2, routed)           0.594    16.600    L_reg/i__carry_i_24__2_n_0
    SLICE_X44Y56         LUT5 (Prop_lut5_I2_O)        0.150    16.750 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.760    17.510    L_reg/i__carry_i_19__1_n_0
    SLICE_X42Y56         LUT3 (Prop_lut3_I0_O)        0.352    17.862 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.909    18.770    L_reg/i__carry_i_11__1_n_0
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.328    19.098 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.613    19.711    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X43Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.218 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.218    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.332 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.332    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.645 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.103    21.748    L_reg/L_61f9545a_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.306    22.054 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    22.520    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    22.644 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.320    23.964    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry__0_0
    SLICE_X42Y52         LUT2 (Prop_lut2_I0_O)        0.150    24.114 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.195    25.309    L_reg/i__carry_i_13__1_0
    SLICE_X45Y51         LUT5 (Prop_lut5_I1_O)        0.383    25.692 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.941    26.633    L_reg/i__carry_i_18__1_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I5_O)        0.326    26.959 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.618    27.577    L_reg/i__carry_i_13__1_n_0
    SLICE_X42Y50         LUT3 (Prop_lut3_I1_O)        0.150    27.727 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.011    28.739    L_reg/D_registers_q_reg[3][3]_1[0]
    SLICE_X43Y51         LUT5 (Prop_lut5_I0_O)        0.328    29.067 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.067    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X43Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.617 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.617    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.731 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.731    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.845 r  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.845    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.067 f  bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    30.890    bseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.299    31.189 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.009    32.199    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    32.323 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.042    33.364    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y53         LUT3 (Prop_lut3_I1_O)        0.124    33.488 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.584    34.072    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I3_O)        0.124    34.196 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.835    35.031    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124    35.155 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.429    37.585    bseg_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.514    41.099 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.099    bseg[1]
    M4                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.836ns  (logic 11.593ns (32.351%)  route 24.242ns (67.649%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X43Y61         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          2.106     7.697    L_reg/M_sm_pac[9]
    SLICE_X43Y61         LUT2 (Prop_lut2_I1_O)        0.152     7.849 r  L_reg/L_61f9545a_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.433     8.282    L_reg/L_61f9545a_remainder0_carry_i_26_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I4_O)        0.326     8.608 f  L_reg/L_61f9545a_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.962     9.571    L_reg/L_61f9545a_remainder0_carry_i_13_n_0
    SLICE_X43Y63         LUT2 (Prop_lut2_I0_O)        0.152     9.723 f  L_reg/L_61f9545a_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.266     9.988    L_reg/L_61f9545a_remainder0_carry_i_15_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I3_O)        0.332    10.320 r  L_reg/L_61f9545a_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.131    11.451    L_reg/L_61f9545a_remainder0_carry_i_8_n_0
    SLICE_X45Y63         LUT2 (Prop_lut2_I0_O)        0.152    11.603 r  L_reg/L_61f9545a_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.676    12.279    aseg_driver/decimal_renderer/DI[2]
    SLICE_X41Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    12.866 r  aseg_driver/decimal_renderer/L_61f9545a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.866    aseg_driver/decimal_renderer/L_61f9545a_remainder0_carry_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.200 f  aseg_driver/decimal_renderer/L_61f9545a_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.870    14.070    L_reg/L_61f9545a_remainder0[5]
    SLICE_X42Y61         LUT3 (Prop_lut3_I2_O)        0.303    14.373 f  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           0.776    15.149    L_reg/i__carry__0_i_18_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I5_O)        0.124    15.273 f  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.850    16.123    L_reg/i__carry__1_i_15_n_0
    SLICE_X38Y63         LUT5 (Prop_lut5_I3_O)        0.146    16.269 f  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.205    17.475    L_reg/i__carry__1_i_9_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I2_O)        0.328    17.803 f  L_reg/i__carry_i_10__0/O
                         net (fo=2, routed)           0.857    18.660    L_reg/i__carry_i_10__0_n_0
    SLICE_X39Y60         LUT4 (Prop_lut4_I3_O)        0.153    18.813 r  L_reg/i__carry_i_2__2/O
                         net (fo=2, routed)           0.965    19.778    L_reg/D_registers_q_reg[2][4]_0[1]
    SLICE_X40Y60         LUT5 (Prop_lut5_I0_O)        0.327    20.105 r  L_reg/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.105    aseg_driver/decimal_renderer/i__carry_i_5__2_0[2]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.503 r  aseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.503    aseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.617 r  aseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.617    aseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.951 f  aseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.122    22.073    L_reg/L_61f9545a_remainder0_inferred__1/i__carry__2[1]
    SLICE_X37Y62         LUT5 (Prop_lut5_I4_O)        0.303    22.376 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.149    22.525    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X37Y62         LUT5 (Prop_lut5_I0_O)        0.124    22.649 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.321    23.969    L_reg/i__carry_i_14_0
    SLICE_X39Y59         LUT3 (Prop_lut3_I0_O)        0.152    24.121 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.807    24.928    L_reg/i__carry_i_25_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.326    25.254 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           1.235    26.489    L_reg/i__carry_i_14_n_0
    SLICE_X37Y58         LUT6 (Prop_lut6_I3_O)        0.124    26.613 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.596    27.209    L_reg/i__carry_i_13_n_0
    SLICE_X37Y59         LUT3 (Prop_lut3_I1_O)        0.150    27.359 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    28.061    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X36Y59         LUT5 (Prop_lut5_I0_O)        0.326    28.387 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.387    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.937 r  aseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.937    aseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.051 r  aseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.051    aseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.385 r  aseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.814    30.199    aseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X37Y62         LUT6 (Prop_lut6_I3_O)        0.303    30.502 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.448    30.951    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I1_O)        0.124    31.075 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.737    31.811    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y58         LUT3 (Prop_lut3_I1_O)        0.124    31.935 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.678    32.613    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I4_O)        0.124    32.737 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.817    33.554    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X39Y57         LUT3 (Prop_lut3_I1_O)        0.124    33.678 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.719    37.397    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    40.971 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.971    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.827ns  (logic 11.439ns (31.927%)  route 24.388ns (68.073%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=4 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X45Y61         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.644     7.236    L_reg/M_sm_timer[7]
    SLICE_X40Y65         LUT5 (Prop_lut5_I0_O)        0.124     7.360 r  L_reg/L_61f9545a_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           1.095     8.455    L_reg/L_61f9545a_remainder0_carry__1_i_8__1_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I5_O)        0.124     8.579 f  L_reg/L_61f9545a_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.974     9.553    L_reg/L_61f9545a_remainder0_carry__1_i_7__1_n_0
    SLICE_X43Y67         LUT3 (Prop_lut3_I2_O)        0.152     9.705 f  L_reg/L_61f9545a_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.970    10.675    L_reg/L_61f9545a_remainder0_carry_i_20__1_n_0
    SLICE_X43Y66         LUT5 (Prop_lut5_I4_O)        0.354    11.029 r  L_reg/L_61f9545a_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.833    11.862    L_reg/L_61f9545a_remainder0_carry_i_10__1_n_0
    SLICE_X42Y65         LUT4 (Prop_lut4_I1_O)        0.326    12.188 r  L_reg/L_61f9545a_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.188    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y65         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.766 r  timerseg_driver/decimal_renderer/L_61f9545a_remainder0_carry/O[2]
                         net (fo=1, routed)           1.289    14.055    L_reg/L_61f9545a_remainder0_3[2]
    SLICE_X41Y65         LUT4 (Prop_lut4_I1_O)        0.301    14.356 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.167    15.523    L_reg/i__carry_i_13__4_n_0
    SLICE_X40Y66         LUT2 (Prop_lut2_I0_O)        0.150    15.673 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.149    16.822    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I1_O)        0.326    17.148 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.989    18.137    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X36Y65         LUT5 (Prop_lut5_I1_O)        0.152    18.289 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.851    19.140    L_reg/i__carry_i_19__3_n_0
    SLICE_X36Y65         LUT3 (Prop_lut3_I0_O)        0.354    19.494 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.849    20.343    L_reg/i__carry_i_11__3_n_0
    SLICE_X34Y65         LUT2 (Prop_lut2_I1_O)        0.332    20.675 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.626    21.301    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X38Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.821 r  timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.821    timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.938 r  timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.938    timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.157 r  timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.008    23.165    L_reg/L_61f9545a_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X35Y67         LUT5 (Prop_lut5_I2_O)        0.295    23.460 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.264    23.724    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X35Y67         LUT5 (Prop_lut5_I0_O)        0.124    23.848 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.841    24.689    timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__0/i__carry__0_0
    SLICE_X32Y67         LUT2 (Prop_lut2_I0_O)        0.124    24.813 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.715    25.528    L_reg/i__carry_i_13__3_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I0_O)        0.150    25.678 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.767    26.445    L_reg/i__carry_i_23__3_n_0
    SLICE_X32Y66         LUT6 (Prop_lut6_I0_O)        0.326    26.771 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.819    27.589    L_reg/i__carry_i_13__3_n_0
    SLICE_X33Y65         LUT3 (Prop_lut3_I1_O)        0.152    27.741 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.485    28.227    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X33Y66         LUT5 (Prop_lut5_I0_O)        0.332    28.559 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.559    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.109 r  timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.109    timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.223 r  timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.223    timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.337 r  timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.337    timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.559 f  timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    30.387    timerseg_driver/decimal_renderer/L_61f9545a_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X32Y68         LUT6 (Prop_lut6_I5_O)        0.299    30.686 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.772    31.457    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I1_O)        0.124    31.581 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.658    32.239    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X35Y67         LUT3 (Prop_lut3_I1_O)        0.124    32.363 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.970    33.333    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X36Y67         LUT6 (Prop_lut6_I3_O)        0.124    33.457 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.803    34.260    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X38Y68         LUT4 (Prop_lut4_I2_O)        0.124    34.384 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.024    37.407    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    40.963 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.963    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forLoop_idx_0_1331429423[3].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.886ns  (logic 1.432ns (75.939%)  route 0.454ns (24.061%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.592     1.536    forLoop_idx_0_1331429423[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_1331429423[3].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  forLoop_idx_0_1331429423[3].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.159     1.859    forLoop_idx_0_1331429423[3].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X65Y59         LUT6 (Prop_lut6_I2_O)        0.045     1.904 r  forLoop_idx_0_1331429423[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=25, routed)          0.294     2.199    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.422 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.422    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_592369935[1].cond_butt_sel_desel/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.886ns  (logic 1.438ns (76.257%)  route 0.448ns (23.743%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.592     1.536    forLoop_idx_0_592369935[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  forLoop_idx_0_592369935[1].cond_butt_sel_desel/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  forLoop_idx_0_592369935[1].cond_butt_sel_desel/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.104     1.804    forLoop_idx_0_592369935[1].cond_butt_sel_desel/D_ctr_q_reg[0]
    SLICE_X61Y55         LUT6 (Prop_lut6_I2_O)        0.045     1.849 r  forLoop_idx_0_592369935[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           0.344     2.193    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.422 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.422    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1331429423[0].cond_butt_dirs/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.915ns  (logic 1.412ns (73.710%)  route 0.504ns (26.290%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.584     1.528    forLoop_idx_0_1331429423[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  forLoop_idx_0_1331429423[0].cond_butt_dirs/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  forLoop_idx_0_1331429423[0].cond_butt_dirs/D_ctr_q_reg[3]/Q
                         net (fo=3, routed)           0.132     1.801    forLoop_idx_0_1331429423[0].cond_butt_dirs/D_ctr_q_reg[3]
    SLICE_X60Y70         LUT6 (Prop_lut6_I3_O)        0.045     1.846 r  forLoop_idx_0_1331429423[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=27, routed)          0.371     2.217    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.443 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.443    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_592369935[0].cond_butt_sel_desel/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.910ns  (logic 1.421ns (74.365%)  route 0.490ns (25.635%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.594     1.538    forLoop_idx_0_592369935[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X65Y52         FDRE                                         r  forLoop_idx_0_592369935[0].cond_butt_sel_desel/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  forLoop_idx_0_592369935[0].cond_butt_sel_desel/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.065     1.744    forLoop_idx_0_592369935[0].cond_butt_sel_desel/D_ctr_q_reg[2]
    SLICE_X64Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.789 r  forLoop_idx_0_592369935[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=7, routed)           0.425     2.213    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.448 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.448    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.988ns  (logic 1.350ns (67.886%)  route 0.638ns (32.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X51Y55         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.638     2.287    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.496 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.496    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.988ns  (logic 1.406ns (70.704%)  route 0.583ns (29.296%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.566     1.510    display/clk_IBUF_BUFG
    SLICE_X56Y56         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y56         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.583     2.256    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.498 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.498    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.005ns  (logic 1.373ns (68.462%)  route 0.632ns (31.538%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X55Y55         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           0.632     2.281    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.513 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.513    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1331429423[2].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 1.408ns (69.661%)  route 0.613ns (30.339%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.583     1.527    forLoop_idx_0_1331429423[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  forLoop_idx_0_1331429423[2].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  forLoop_idx_0_1331429423[2].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.108     1.776    forLoop_idx_0_1331429423[2].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X59Y70         LUT6 (Prop_lut6_I2_O)        0.045     1.821 r  forLoop_idx_0_1331429423[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=26, routed)          0.505     2.326    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.548 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.548    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1331429423[1].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.023ns  (logic 1.436ns (70.976%)  route 0.587ns (29.024%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.584     1.528    forLoop_idx_0_1331429423[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  forLoop_idx_0_1331429423[1].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  forLoop_idx_0_1331429423[1].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.209     1.901    forLoop_idx_0_1331429423[1].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X65Y71         LUT6 (Prop_lut6_I4_O)        0.045     1.946 r  forLoop_idx_0_1331429423[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=21, routed)          0.378     2.324    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.550 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.550    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.198ns  (logic 1.431ns (65.074%)  route 0.768ns (34.926%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X53Y56         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=7, routed)           0.230     1.879    display/D_pixel_idx_q_reg_n_0_[9]
    SLICE_X54Y56         LUT4 (Prop_lut4_I0_O)        0.045     1.924 r  display/mataddr_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.538     2.462    mataddr_OBUF[3]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.706 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.706    mataddr[3]
    H3                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1331429423[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.293ns  (logic 1.502ns (28.382%)  route 3.791ns (71.618%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.791     5.293    forLoop_idx_0_1331429423[0].cond_butt_dirs/sync/D[0]
    SLICE_X59Y72         FDRE                                         r  forLoop_idx_0_1331429423[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.494     4.898    forLoop_idx_0_1331429423[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X59Y72         FDRE                                         r  forLoop_idx_0_1331429423[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1331429423[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.260ns  (logic 1.500ns (28.514%)  route 3.760ns (71.486%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.760     5.260    forLoop_idx_0_1331429423[1].cond_butt_dirs/sync/D[0]
    SLICE_X60Y71         FDRE                                         r  forLoop_idx_0_1331429423[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.496     4.900    forLoop_idx_0_1331429423[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y71         FDRE                                         r  forLoop_idx_0_1331429423[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1331429423[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.973ns  (logic 1.490ns (29.953%)  route 3.484ns (70.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.484     4.973    forLoop_idx_0_1331429423[2].cond_butt_dirs/sync/D[0]
    SLICE_X54Y70         FDRE                                         r  forLoop_idx_0_1331429423[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.431     4.835    forLoop_idx_0_1331429423[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y70         FDRE                                         r  forLoop_idx_0_1331429423[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1331429423[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.782ns  (logic 1.488ns (31.107%)  route 3.294ns (68.893%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.294     4.782    forLoop_idx_0_1331429423[3].cond_butt_dirs/sync/D[0]
    SLICE_X61Y55         FDRE                                         r  forLoop_idx_0_1331429423[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.508     4.912    forLoop_idx_0_1331429423[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y55         FDRE                                         r  forLoop_idx_0_1331429423[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.729ns  (logic 1.496ns (40.110%)  route 2.233ns (59.890%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=4, routed)           2.233     3.729    reset_cond/AS[0]
    SLICE_X54Y65         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.436     4.840    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y65         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.326ns  (logic 1.496ns (44.969%)  route 1.830ns (55.031%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=4, routed)           1.830     3.326    reset_cond/AS[0]
    SLICE_X60Y68         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.498     4.902    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y68         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.326ns  (logic 1.496ns (44.969%)  route 1.830ns (55.031%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=4, routed)           1.830     3.326    reset_cond/AS[0]
    SLICE_X60Y68         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.498     4.902    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y68         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.326ns  (logic 1.496ns (44.969%)  route 1.830ns (55.031%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=4, routed)           1.830     3.326    reset_cond/AS[0]
    SLICE_X60Y68         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.498     4.902    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y68         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_592369935[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.246ns  (logic 1.468ns (45.225%)  route 1.778ns (54.775%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         1.468     1.468 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.778     3.246    forLoop_idx_0_592369935[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y58         FDRE                                         r  forLoop_idx_0_592369935[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.508     4.912    forLoop_idx_0_592369935[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y58         FDRE                                         r  forLoop_idx_0_592369935[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.026ns  (logic 1.493ns (49.350%)  route 1.533ns (50.650%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.533     3.026    cond_butt_next_play/sync/D[0]
    SLICE_X65Y71         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.497     4.901    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_592369935[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.701ns  (logic 0.230ns (32.789%)  route 0.471ns (67.211%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.471     0.701    forLoop_idx_0_592369935[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y58         FDRE                                         r  forLoop_idx_0_592369935[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.862     2.052    forLoop_idx_0_592369935[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y58         FDRE                                         r  forLoop_idx_0_592369935[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.261ns (28.887%)  route 0.643ns (71.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.643     0.904    cond_butt_next_play/sync/D[0]
    SLICE_X65Y71         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.851     2.041    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_592369935[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.923ns  (logic 0.236ns (25.565%)  route 0.687ns (74.435%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.687     0.923    forLoop_idx_0_592369935[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y58         FDRE                                         r  forLoop_idx_0_592369935[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.862     2.052    forLoop_idx_0_592369935[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y58         FDRE                                         r  forLoop_idx_0_592369935[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.021ns  (logic 0.263ns (25.770%)  route 0.758ns (74.230%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=4, routed)           0.758     1.021    reset_cond/AS[0]
    SLICE_X60Y68         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.853     2.042    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y68         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.021ns  (logic 0.263ns (25.770%)  route 0.758ns (74.230%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=4, routed)           0.758     1.021    reset_cond/AS[0]
    SLICE_X60Y68         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.853     2.042    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y68         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.021ns  (logic 0.263ns (25.770%)  route 0.758ns (74.230%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=4, routed)           0.758     1.021    reset_cond/AS[0]
    SLICE_X60Y68         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.853     2.042    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y68         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.230ns  (logic 0.263ns (21.395%)  route 0.967ns (78.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=4, routed)           0.967     1.230    reset_cond/AS[0]
    SLICE_X54Y65         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.828     2.018    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y65         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1331429423[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.791ns  (logic 0.255ns (14.256%)  route 1.535ns (85.744%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.535     1.791    forLoop_idx_0_1331429423[3].cond_butt_dirs/sync/D[0]
    SLICE_X61Y55         FDRE                                         r  forLoop_idx_0_1331429423[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.861     2.051    forLoop_idx_0_1331429423[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y55         FDRE                                         r  forLoop_idx_0_1331429423[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1331429423[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.828ns  (logic 0.257ns (14.082%)  route 1.571ns (85.918%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.571     1.828    forLoop_idx_0_1331429423[2].cond_butt_dirs/sync/D[0]
    SLICE_X54Y70         FDRE                                         r  forLoop_idx_0_1331429423[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.823     2.013    forLoop_idx_0_1331429423[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y70         FDRE                                         r  forLoop_idx_0_1331429423[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1331429423[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.000ns  (logic 0.268ns (13.378%)  route 1.732ns (86.622%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.732     2.000    forLoop_idx_0_1331429423[1].cond_butt_dirs/sync/D[0]
    SLICE_X60Y71         FDRE                                         r  forLoop_idx_0_1331429423[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.850     2.039    forLoop_idx_0_1331429423[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y71         FDRE                                         r  forLoop_idx_0_1331429423[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





