# Credits

This project was carried out as part of the **CEG Fabless RISC-V Internship 2025**, jointly organized by:

- **College of Engineering, Guindy (CEG), Anna University**
- **Vyoma Systems**
- **Shakti Processor Team, IIT Madras**

## ğŸ™Œ Special Thanks

### ğŸ¯ Internship Facilitator

- **Mr. Sivakumar Anandhan**  
  *Manager â€“ Power Architecture, NVIDIA*  
  Email: sivakumaranandhan22@gmail.com  

We extend our heartfelt thanks to Mr. Sivakumar anna for initiating and enabling this internship program, and offering us this unique learning opportunity.

---

## ğŸ§‘â€ğŸ« Mentors from IIT Madras

- **Ms. Nitya Ranganathan**
- **Mr. Sriram**

Their technical guidance and constant mentoring were crucial throughout our project.

---

## ğŸ‘¥ Contributors

- **Divya Darshan** (2023105032)  
- **Goutham Badhrinath** (2023105036)  
ECE 3rd Year, College of Engineering, Guindy  
Anna University, Chennai

---

