
---------- Begin Simulation Statistics ----------
final_tick                               1653560408500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 154566                       # Simulator instruction rate (inst/s)
host_mem_usage                                4596816                       # Number of bytes of host memory used
host_op_rate                                   299022                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13262.90                       # Real time elapsed on the host
host_tick_rate                               29715481                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000004                       # Number of instructions simulated
sim_ops                                    3965900558                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.394114                       # Number of seconds simulated
sim_ticks                                394113504000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   505                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1047971                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2094268                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          379                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     11939889                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    221600000                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits    100943103                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    124864731                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     23921628                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     246773961                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      12146573                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      8011751                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      1022580640                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      589791108                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     11941893                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        186020285                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    124871874                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          778                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    409328736                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000001                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1913177477                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    728274400                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.627001                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.962730                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    267084029     36.67%     36.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    104937026     14.41%     51.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     65218234      8.96%     60.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     80929823     11.11%     71.15% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     32732382      4.49%     75.64% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     23731054      3.26%     78.90% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     14935122      2.05%     80.95% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     13834856      1.90%     82.85% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    124871874     17.15%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    728274400                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        342164187                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      9247179                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1644843513                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           234446733                       # Number of loads committed
system.switch_cpus_1.commit.membars               140                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      5783843      0.30%      0.30% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu   1346449001     70.38%     70.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult      1181117      0.06%     70.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      5794698      0.30%     71.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     46866852      2.45%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt          112      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu     22244818      1.16%     74.66% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp       687450      0.04%     74.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt      4362488      0.23%     74.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc     12842429      0.67%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd     49159879      2.57%     78.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     78.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     78.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt     45731328      2.39%     80.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv      1922135      0.10%     80.65% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     80.65% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult     22831089      1.19%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    174644758      9.13%     90.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite    102526795      5.36%     96.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead     59801975      3.13%     99.46% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite     10346710      0.54%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1913177477                       # Class of committed instruction
system.switch_cpus_1.commit.refs            347320238                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1913177477                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.788227                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.788227                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    187963313                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   2489867123                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      198780338                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       369158207                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     11953665                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     19140033                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         262897606                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              951891                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         121602283                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              111275                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         246773961                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       194197753                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           558406351                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      3278105                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          442                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1343378686                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles         3349                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles        20318                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      23907330                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.313075                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    216611438                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    113089676                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.704304                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    786995563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.253261                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.544380                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      369508463     46.95%     46.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       29576123      3.76%     50.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       25902521      3.29%     54.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       34153739      4.34%     58.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       20312419      2.58%     60.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       32531446      4.13%     65.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       24761427      3.15%     68.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       18011034      2.29%     70.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      232238391     29.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    786995563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads       589232376                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      343216430                       # number of floating regfile writes
system.switch_cpus_1.idleCycles               1231445                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     15063133                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      202985782                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.721968                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          385028993                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        121547204                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      95563768                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    283129784                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts       146071                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       689491                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    132884153                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   2322596681                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    263481789                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     30663324                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   2145528830                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       685851                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     17966628                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     11953665                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     18890864                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       180015                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     28091200                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       174887                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        14856                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        83111                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     48683046                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     20010645                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        14856                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     13439439                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1623694                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2532641678                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          2133466263                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.620592                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1571737028                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.706665                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           2138939446                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     2657778985                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    1448581546                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.268670                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.268670                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass     10107699      0.46%      0.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   1534376909     70.51%     70.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult      1247978      0.06%     71.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      5973538      0.27%     71.30% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     55508342      2.55%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          551      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            1      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu     25027877      1.15%     75.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp       723100      0.03%     75.04% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt      5427468      0.25%     75.29% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc     14823479      0.68%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd     54382802      2.50%     78.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt     49860865      2.29%     80.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv      1924422      0.09%     80.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult     23656183      1.09%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    197649557      9.08%     91.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    112455911      5.17%     96.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead     70951453      3.26%     99.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     12094023      0.56%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   2176192158                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     395212395                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads    788975914                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    385739568                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    516865413                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          25847651                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.011877                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      22268524     86.15%     86.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            1      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu        10393      0.04%     86.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp        13017      0.05%     86.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt       177516      0.69%     86.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc       115298      0.45%     87.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     87.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     87.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     87.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     87.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     87.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     87.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd       332559      1.29%     88.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     88.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     88.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt       984846      3.81%     92.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult        20744      0.08%     92.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     92.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     92.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     92.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     92.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     92.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     92.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     92.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     92.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     92.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     92.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     92.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     92.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     92.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     92.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     92.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1262191      4.88%     97.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       238209      0.92%     98.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead       220114      0.85%     99.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       204239      0.79%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1796719715                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   4380110738                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1747726695                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   2215160795                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       2322166298                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      2176192158                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       430383                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    409419177                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      3859126                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       429605                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    572007500                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    786995563                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.765190                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.502386                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    245045695     31.14%     31.14% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     64323478      8.17%     39.31% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     86048509     10.93%     50.24% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     87255448     11.09%     61.33% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     85398695     10.85%     72.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     75799955      9.63%     81.81% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     72138147      9.17%     90.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     43303207      5.50%     96.48% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     27682429      3.52%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    786995563                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.760870                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         194201198                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                3873                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     18475956                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      4737432                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    283129784                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    132884153                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     856253114                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           63                       # number of misc regfile writes
system.switch_cpus_1.numCycles              788227008                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     138492721                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2145497261                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      8155626                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      209498374                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     10020860                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      2394186                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   5962013025                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   2435586947                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2720184812                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       376015372                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     27764037                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     11953665                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     50998470                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      574687510                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups    698164049                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   3087578599                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        36954                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts         6381                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        50824083                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts         7017                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2925867464                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        4704184366                       # The number of ROB writes
system.switch_cpus_1.timesIdled                242778                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          296                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2278436                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        80170                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4378007                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          80171                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1355464                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       227268                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      2543797                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         227268                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             889776                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       319918                       # Transaction distribution
system.membus.trans_dist::CleanEvict           726577                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1474                       # Transaction distribution
system.membus.trans_dist::ReadExReq            156523                       # Transaction distribution
system.membus.trans_dist::ReadExResp           156523                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        889776                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      3140567                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      3140567                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3140567                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     87437888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     87437888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                87437888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1047773                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1047773    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1047773                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3633337000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5534673500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1653560408500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1653560408500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1653560408500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1653560408500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1653560408500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1653560408500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1653560408500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1896305                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       713084                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       830315                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1116334                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          179025                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         179025                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           203190                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          203190                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1896305                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2490957                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4165566                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6656523                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    106280576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    105687104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              211967680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          560250                       # Total snoops (count)
system.tol2bus.snoopTraffic                  21177536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2838766                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.028346                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.165963                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2758298     97.17%     97.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  80467      2.83%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2838766                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3401507500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1993287466                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1245486496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1653560408500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst       827445                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data        83592                       # number of demand (read+write) hits
system.l2.demand_hits::total                   911037                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst       827445                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data        83592                       # number of overall hits
system.l2.overall_hits::total                  911037                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst         2874                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1185580                       # number of demand (read+write) misses
system.l2.demand_misses::total                1188454                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst         2874                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1185580                       # number of overall misses
system.l2.overall_misses::total               1188454                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst    287062500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 103151694500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     103438757000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst    287062500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 103151694500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    103438757000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst       830319                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1269172                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2099491                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst       830319                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1269172                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2099491                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.003461                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.934137                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.566068                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.003461                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.934137                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.566068                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 99882.567850                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 87005.258608                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87036.399389                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 99882.567850                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 87005.258608                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87036.399389                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              330881                       # number of writebacks
system.l2.writebacks::total                    330881                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus_1.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus_1.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus_1.inst         2874                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1185577                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1188451                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst         2874                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1185577                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1188451                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst    258322500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  91295679500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  91554002000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst    258322500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  91295679500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  91554002000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.003461                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.934134                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.566066                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.003461                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.934134                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.566066                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 89882.567850                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 77005.272116                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77036.412944                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 89882.567850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 77005.272116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77036.412944                       # average overall mshr miss latency
system.l2.replacements                         333577                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       382189                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           382189                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       382189                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       382189                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       830315                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           830315                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       830315                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       830315                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       854779                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        854779                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        12035                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                12035                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data       166990                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             166990                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data       179025                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           179025                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.932775                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.932775                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data       166990                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        166990                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data   2782922000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   2782922000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.932775                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.932775                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16665.201509                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16665.201509                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data        39469                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 39469                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       163721                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              163721                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  15434391500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15434391500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       203190                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            203190                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.805753                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.805753                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 94272.521546                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94272.521546                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       163721                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         163721                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  13797181500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13797181500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.805753                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.805753                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 84272.521546                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84272.521546                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       827445                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data        44123                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             871568                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst         2874                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      1021859                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1024733                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst    287062500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  87717303000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  88004365500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst       830319                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      1065982                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1896301                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.003461                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.958608                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.540385                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 99882.567850                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 85840.906622                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85880.288329                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus_1.data            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         2874                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      1021856                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1024730                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    258322500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  77498498000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  77756820500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.003461                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.958605                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.540384                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 89882.567850                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 75840.918877                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75880.300665                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1653560408500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4082.901418                       # Cycle average of tags in use
system.l2.tags.total_refs                     2187051                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1216594                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.797684                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4082.901418                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.996802                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996802                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4069                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          801                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3159                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.993408                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  36235408                       # Number of tag accesses
system.l2.tags.data_accesses                 36235408                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1653560408500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst           51                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data       142101                       # number of demand (read+write) hits
system.l3.demand_hits::total                   142152                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst           51                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data       142101                       # number of overall hits
system.l3.overall_hits::total                  142152                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst         2823                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data      1043476                       # number of demand (read+write) misses
system.l3.demand_misses::total                1046299                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst         2823                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data      1043476                       # number of overall misses
system.l3.overall_misses::total               1046299                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst    240318500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  82383835000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      82624153500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst    240318500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  82383835000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     82624153500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst         2874                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      1185577                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1188451                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst         2874                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      1185577                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1188451                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.982255                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.880142                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.880389                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.982255                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.880142                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.880389                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 85128.763727                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 78951.346270                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 78968.013445                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 85128.763727                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 78951.346270                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 78968.013445                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              319918                       # number of writebacks
system.l3.writebacks::total                    319918                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst         2823                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data      1043476                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1046299                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst         2823                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data      1043476                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1046299                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst    212088500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  71949075000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  72161163500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst    212088500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  71949075000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  72161163500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.982255                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.880142                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.880389                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.982255                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.880142                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.880389                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 75128.763727                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 68951.346270                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 68968.013445                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 75128.763727                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 68951.346270                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 68968.013445                       # average overall mshr miss latency
system.l3.replacements                        1214216                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       330881                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           330881                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       330881                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       330881                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks        59533                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total         59533                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data       165516                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total               165516                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data         1474                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total               1474                       # number of UpgradeReq misses
system.l3.UpgradeReq_miss_latency::.switch_cpus_1.data        58000                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total        58000                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_accesses::.switch_cpus_1.data       166990                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total           166990                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.008827                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.008827                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_miss_latency::.switch_cpus_1.data    39.348711                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total    39.348711                       # average UpgradeReq miss latency
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data         1474                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total          1474                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     28202000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total     28202000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.008827                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.008827                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 19132.971506                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 19132.971506                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data         7198                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                  7198                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       156523                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              156523                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  12719303500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   12719303500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       163721                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            163721                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.956035                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.956035                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 81261.562199                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 81261.562199                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       156523                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         156523                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  11154073500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  11154073500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.956035                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.956035                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 71261.562199                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 71261.562199                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst           51                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data       134903                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total             134954                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst         2823                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data       886953                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total           889776                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst    240318500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data  69664531500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total  69904850000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst         2874                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      1021856                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        1024730                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.982255                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.867982                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.868303                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 85128.763727                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 78543.656203                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 78564.548830                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         2823                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data       886953                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total       889776                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    212088500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  60795001500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total  61007090000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.982255                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.867982                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.868303                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 75128.763727                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 68543.656203                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 68564.548830                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1653560408500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     2663854                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1246984                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.136238                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    1537.676465                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst        72.080359                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      6286.679647                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data    55.711165                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    15.660419                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 24800.191945                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.046926                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.002200                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.191854                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.001700                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000478                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.756842                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          180                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         1089                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        31487                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  41914968                       # Number of tag accesses
system.l3.tags.data_accesses                 41914968                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1653560408500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           1024730                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       650799                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1751773                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq          166990                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp         166990                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           163721                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          163721                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       1024730                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3899238                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     97237248                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1214216                       # Total snoops (count)
system.tol3bus.snoopTraffic                  20474752                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          2569657                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.088443                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.283938                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                2342389     91.16%     91.16% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 227268      8.84%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            2569657                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1602779500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1866171500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1653560408500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst       180672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     66782464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           66963136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst       180672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        180672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     20474752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20474752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst         2823                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      1043476                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1046299                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       319918                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             319918                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       458426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    169449824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             169908251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       458426                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           458426                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       51951409                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             51951409                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       51951409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       458426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    169449824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            221859660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    319918.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples      2823.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   1043326.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008053308500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        18569                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        18569                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2489863                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             301977                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1046299                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     319918                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1046299                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   319918                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    150                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             65886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             65554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             65042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             65314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             65231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             66147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             65407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             65274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             65946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             64747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            65371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            65531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            64782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            65860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            64802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            65255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             20523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             20260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             19794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             19964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             20374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             19639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             19779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             19802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            19868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            20401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            20013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            19948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            19977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            19885                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9575807500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5230745000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             29191101250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9153.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27903.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   850014                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  209729                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1046299                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               319918                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  781285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  203580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   52649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  18904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  18768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  19051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       306304                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    285.425616                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   155.269706                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   335.585996                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       153931     50.25%     50.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        50983     16.64%     66.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        19479      6.36%     73.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        17131      5.59%     78.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        11237      3.67%     82.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5525      1.80%     84.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4821      1.57%     85.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5337      1.74%     87.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37860     12.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       306304                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        18569                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.338198                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    371.206460                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        18457     99.40%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           53      0.29%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071           32      0.17%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095           10      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            3      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            2      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191            3      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         18569                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        18569                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.227584                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.193554                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.083796                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7682     41.37%     41.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              207      1.11%     42.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9655     52.00%     94.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              886      4.77%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              102      0.55%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               28      0.15%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         18569                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               66953536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                20473536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                66963136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             20474752                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       169.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        51.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    169.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     51.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  394122437000                       # Total gap between requests
system.mem_ctrls.avgGap                     288477.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst       180672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     66772864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     20473536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 458426.311624176160                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 169425465.817075878382                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 51948324.003635257483                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst         2823                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      1043476                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       319918                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     95715250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  29095386000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9212145670000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     33905.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     27883.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  28795334.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1084030500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            576172080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3729179160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          834923340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31110618240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      95110356180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      71246653920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       203691933420                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        516.835712                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 184160899250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13160160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 196792444750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1102987200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            586251600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3740324700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          834949440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31110618240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      94631212470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      71650143360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       203656487010                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        516.745772                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 185217561250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13160160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 195735796500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1653560408500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1383804437                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69166036                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    193333413                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1646303886                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1383804437                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69166036                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    193333413                       # number of overall hits
system.cpu.icache.overall_hits::total      1646303886                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       318426                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        15917                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst       864334                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1198677                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       318426                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        15917                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst       864334                       # number of overall misses
system.cpu.icache.overall_misses::total       1198677                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    206955000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst  11405937995                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  11612892995                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    206955000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst  11405937995                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  11612892995                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1384122863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69181953                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    194197747                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1647502563                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1384122863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69181953                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    194197747                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1647502563                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.004451                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000728                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.004451                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000728                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 13196.215809                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  9688.091951                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 13196.215809                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  9688.091951                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2608                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                62                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.064516                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1164146                       # number of writebacks
system.cpu.icache.writebacks::total           1164146                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        34011                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        34011                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        34011                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        34011                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        15917                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst       830323                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       846240                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        15917                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst       830323                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       846240                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst  10223047995                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  10414085995                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst  10223047995                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  10414085995                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.004276                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000514                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.004276                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000514                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12312.133947                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12306.303170                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12312.133947                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12306.303170                       # average overall mshr miss latency
system.cpu.icache.replacements                1164146                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1383804437                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69166036                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    193333413                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1646303886                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       318426                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        15917                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst       864334                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1198677                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    206955000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst  11405937995                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  11612892995                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1384122863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69181953                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    194197747                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1647502563                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.004451                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000728                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 13196.215809                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  9688.091951                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        34011                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        34011                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        15917                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst       830323                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       846240                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst  10223047995                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  10414085995                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.004276                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000514                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12312.133947                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12306.303170                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1653560408500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.961242                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1647468552                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1164666                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1414.541639                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   419.606800                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.267535                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    92.086907                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.819545                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000523                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.179857                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999924                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          469                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6591174918                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6591174918                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1653560408500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1653560408500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1653560408500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1653560408500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1653560408500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1653560408500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1653560408500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    398239074                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     19927067                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    340034002                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        758200143                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    398239074                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     19927067                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    340034002                       # number of overall hits
system.cpu.dcache.overall_hits::total       758200143                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       229301                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data         9464                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      6745841                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6984606                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       229301                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data         9464                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      6745841                       # number of overall misses
system.cpu.dcache.overall_misses::total       6984606                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    601846000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 470798338258                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 471400184258                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    601846000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 470798338258                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 471400184258                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    398468375                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     19936531                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    346779843                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    765184749                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    398468375                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     19936531                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    346779843                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    765184749                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000575                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000475                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.019453                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009128                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000575                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000475                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.019453                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009128                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 63593.195266                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 69790.903500                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67491.306490                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 63593.195266                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 69790.903500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67491.306490                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      8394466                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         8528                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            204684                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              72                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.011833                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   118.444444                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       512191                       # number of writebacks
system.cpu.dcache.writebacks::total            512191                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      5300958                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5300958                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      5300958                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5300958                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         9464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1444883                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1454347                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         9464                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1444883                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1454347                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    592382000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 110912860258                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 111505242258                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    592382000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 110912860258                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 111505242258                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000475                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.004167                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001901                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000475                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.004167                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001901                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 62593.195266                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 76762.520050                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76670.314758                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 62593.195266                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 76762.520050                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76670.314758                       # average overall mshr miss latency
system.cpu.dcache.replacements                1505257                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    222565313                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11115150                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    227493781                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       461174244                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       103833                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         4642                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      6363626                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6472101                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    121599000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 449297364000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 449418963000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    222669146                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11119792                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    233857407                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    467646345                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000466                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000417                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.027212                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013840                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 26195.389918                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 70603.986469                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69439.423612                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      5297642                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      5297642                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         4642                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      1065984                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1070626                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    116957000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  89794277000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  89911234000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000417                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.004558                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002289                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25195.389918                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 84236.045757                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83980.058396                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    175673761                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8811917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    112540221                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      297025899                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       125468                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         4822                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       382215                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       512505                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    480247000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  21500974258                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21981221258                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    175799229                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8816739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    112922436                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    297538404                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000547                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.003385                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001722                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 99594.981336                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 56253.611862                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42889.769384                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         3316                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3316                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         4822                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       378899                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       383721                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    475425000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  21118583258                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21594008258                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000547                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.003355                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001290                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 98594.981336                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 55736.708880                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56275.284016                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1653560408500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995472                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           759899411                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1505769                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            504.658690                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   371.873346                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    22.355647                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   117.766480                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.726315                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.043663                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.230013                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          228                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          173                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3062244765                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3062244765                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1653560408500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1169538802000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 484021606500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
