`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 21.15-s080_1
// Generated on: Jun  9 2025 16:46:33 CST (Jun  9 2025 08:46:33 UTC)

module dut_LessThan_1U_25_1(in1, out1);
  input [7:0] in1;
  output out1;
  wire [7:0] in1;
  wire out1;
  wire lt_15_26_n_0, lt_15_26_n_3, lt_15_26_n_5, lt_15_26_n_7, n_18;
  NOR2X1 lt_15_26_g116(.A (n_18), .B (lt_15_26_n_7), .Y (out1));
  NAND2X1 lt_15_26_g118(.A (lt_15_26_n_0), .B (lt_15_26_n_5), .Y
       (lt_15_26_n_7));
  NAND2BX1 lt_15_26_g120(.AN (in1[7]), .B (lt_15_26_n_3), .Y
       (lt_15_26_n_5));
  NOR2X2 lt_15_26_g125(.A (in1[5]), .B (in1[4]), .Y (lt_15_26_n_3));
  OR2XL lt_15_26_g129(.A (in1[7]), .B (in1[6]), .Y (lt_15_26_n_0));
  NOR3X1 g2(.A (in1[7]), .B (in1[5]), .C (in1[3]), .Y (n_18));
endmodule


