Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Apr 13 10:43:57 2018
| Host         : DESKTOP-EVOF7M6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file font_test_top_control_sets_placed.rpt
| Design       : font_test_top
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    23 |
| Unused register locations in slices containing registers |    83 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |            8 |
| No           | No                    | Yes                    |               5 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              52 |           25 |
| Yes          | No                    | Yes                    |              20 |           11 |
| Yes          | Yes                   | No                     |              80 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+-----------------------------------------------------------+---------------------------------------------+------------------+----------------+
|                 Clock Signal                |                       Enable Signal                       |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+---------------------------------------------+-----------------------------------------------------------+---------------------------------------------+------------------+----------------+
|  vga_sync_unit/red8_out                     |                                                           |                                             |                1 |              1 |
|  clk_IBUF_BUFG                              | Keys/keyboard/E[0]                                        |                                             |                1 |              4 |
|  clk_IBUF_BUFG                              | Keys/keyboard/period_reg[0][0]                            |                                             |                1 |              4 |
|  clk_IBUF_BUFG                              | Keys/keyboard/foulAway_reg[3][0]                          |                                             |                1 |              4 |
|  clk_IBUF_BUFG                              | Keys/keyboard/scoreHome_reg[11][1]                        |                                             |                4 |              4 |
|  clk_IBUF_BUFG                              | Keys/keyboard/scoreAway_reg[11][1]                        |                                             |                2 |              4 |
|  clk_IBUF_BUFG                              | font_gen_unit/clkclock/counter_bin[11]_i_1_n_0            | Keys/reset1                                 |                3 |              4 |
|  clk_IBUF_BUFG                              | font_gen_unit/clkclock/counter_bin[15]_i_1_n_0            | Keys/reset1                                 |                2 |              4 |
|  clk_IBUF_BUFG                              | font_gen_unit/clkclock/E[0]                               | Keys/reset1                                 |                2 |              4 |
|  clk_IBUF_BUFG                              |                                                           | sw_IBUF[0]                                  |                3 |              5 |
|  clk_IBUF_BUFG                              | Keys/keyboard/ps2_code_new0                               |                                             |                3 |              8 |
|  clk_IBUF_BUFG                              | Keys/keyboard/scoreHome_reg[11][0]                        |                                             |                5 |              8 |
|  clk_IBUF_BUFG                              | Keys/keyboard/scoreAway_reg[11][0]                        |                                             |                5 |              8 |
|  clk_IBUF_BUFG                              | font_gen_unit/clkclock/counter_bin[7]_i_1_n_0             | Keys/reset1                                 |                4 |              8 |
|  clk_IBUF_BUFG                              | vga_sync_unit/E[0]                                        |                                             |                3 |              8 |
|  clk_IBUF_BUFG                              | Keys/keyboard/debounce_ps2_clk/counter_out[9]_i_2_n_0     | Keys/keyboard/debounce_ps2_clk/counter_set  |                2 |             10 |
|  clk_IBUF_BUFG                              | Keys/keyboard/debounce_ps2_data/counter_out[9]_i_2__0_n_0 | Keys/keyboard/debounce_ps2_data/counter_set |                2 |             10 |
|  clk_IBUF_BUFG                              | vga_sync_unit/v_count_reg0                                | sw_IBUF[0]                                  |                4 |             10 |
|  clk_IBUF_BUFG                              | vga_sync_unit/E[0]                                        | sw_IBUF[0]                                  |                7 |             10 |
| ~Keys/keyboard/debounce_ps2_clk/ps2_clk_int |                                                           |                                             |                2 |             11 |
|  clk_IBUF_BUFG                              |                                                           |                                             |                5 |             12 |
|  clk_IBUF_BUFG                              | Keys/keyboard/count_idle[0]_i_2_n_0                       | Keys/keyboard/debounce_ps2_clk/clear        |                4 |             13 |
|  clk_IBUF_BUFG                              | Keys/p_3_in                                               | Keys/counter_reg[26]                        |                7 |             27 |
+---------------------------------------------+-----------------------------------------------------------+---------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     8 |
| 5      |                     1 |
| 8      |                     5 |
| 10     |                     4 |
| 11     |                     1 |
| 12     |                     1 |
| 13     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


