/*
 * Copyright 2026 Aurora Silicon
 * SPDX-License-Identifier: MIT
 */

#include "agx_ioto_program_core.h"

#include "agx_ioto_core.h"
#include "agx_ioto_load_core.h"

#include <string.h>

/* Exact fixed regions surrounding the runtime state tail in the SPDX-MIT
 * m1n1 NATIVE_ADD3_SHADER witness. */
static const uint8_t g17p_direct_add3_pre_tail[] = {
   0x2c, 0xa0, 0x02, 0x00, 0x12, 0x08, 0x7c, 0x00,
   0x3c, 0x80, 0x02, 0x00, 0x04, 0x00, 0x00, 0x00,
   0x8c, 0xa0, 0x42, 0x00, 0x00, 0x00, 0x0c, 0x00,
   0x9c, 0x80, 0x42, 0x00, 0x04, 0x00, 0x00, 0x00,
   0x67, 0x00, 0x54, 0x2c, 0x02, 0x00, 0x00, 0x00,
   0x59, 0x00, 0x02, 0x40, 0x26, 0x00, 0x67, 0x00,
   0x54, 0x24, 0x02, 0x00, 0x00, 0x00, 0x57, 0x00,
   0x00, 0x40, 0x26, 0x00, 0x67, 0x00, 0x54, 0x30,
   0x18, 0x00, 0x00, 0x00, 0x59, 0x04, 0x00, 0x40,
   0x26, 0x00,
};

static const uint8_t g17p_direct_add3_post_tail[] = {
   0x1c, 0x80, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00,
   0x14, 0x81, 0x11, 0x06, 0x00, 0x00, 0x00, 0x00,
   0x0c, 0x80, 0x02, 0x00, 0x04, 0x00, 0x00, 0x00,
   0x9f, 0x11, 0x54, 0x00, 0x02, 0x00, 0x08, 0xa8,
   0x10, 0x05, 0x1c, 0x80, 0x02, 0x00, 0x04, 0x00,
   0x00, 0x00, 0x0f, 0x12, 0x54, 0x00, 0x4c, 0x00,
   0x4b, 0x2c, 0x09, 0x44, 0x5b, 0x2e, 0x09, 0x04,
   0x0b, 0x24, 0x09, 0x04, 0x1b, 0x26, 0x09, 0x04,
   0x2b, 0x28, 0x09, 0x04, 0x3b, 0x2a, 0x09, 0x04,
   0x6b, 0x30, 0x09, 0x04, 0x7b, 0x32, 0x09, 0x04,
   0x03, 0x00, 0x07, 0x00, 0x02, 0x00, 0x00, 0x00,
   0x60, 0x00, 0x0e, 0x00, 0x00, 0x00,
};

_Static_assert(sizeof(g17p_direct_add3_pre_tail) == 74,
               "G17P direct-add3 pre-tail size");
_Static_assert(sizeof(g17p_direct_add3_post_tail) == 94,
               "G17P direct-add3 post-tail size");
_Static_assert(sizeof(g17p_direct_add3_pre_tail) +
                     AGX_IOTO_STATE_TAIL_TYPE0_SIZE +
                     sizeof(g17p_direct_add3_post_tail) ==
                  AGX_IOTO_G17P_DIRECT_ADD3_PROGRAM_SIZE,
               "G17P direct-add3 program size");

static const uint8_t
   g17p_default_profile_prefix[AGX_IOTO_G17P_DEFAULT_PROFILE_PREFIX_SIZE] = {
      0x1c, 0x80, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x14, 0x81, 0x11, 0x06,
      0x00, 0x00, 0x00, 0x00, 0x0c, 0x80, 0x02, 0x00, 0x04, 0x00, 0x00, 0x00,
      0x9f, 0x11, 0x54, 0x00, 0x02, 0x00, 0x08, 0xa8, 0x10, 0x05, 0x1c, 0x80,
      0x02, 0x00, 0x04, 0x00, 0x00, 0x00, 0x0f, 0x12, 0x54, 0x00, 0x4c, 0x00,
};

static const uint8_t
   g17p_default_profile_suffix[AGX_IOTO_G17P_DEFAULT_PROFILE_SUFFIX_SIZE] = {
      0x03, 0x00, 0x07, 0x00, 0x02, 0x00, 0x00, 0x00, 0x60, 0x00,
};

/* Valid EXP-G1a ordinary fragment programs, from vary0 through vary8, all
 * place this exact AGX3b PIXREL after the default profile prefix.  The
 * no-resource vary0 form then stops immediately; it does not carry the
 * compute/vertex SETPROFILECTL suffix above. */
static const uint8_t g17p_fragment_pixrel[] = {
   0x07, 0x02, 0x54, 0xf3, 0x02, 0x00,
};

/* Background programs do not inherit the ordinary fragment release mask.
 * Valid 20260904-194053 doorbell 1 BG and partial-BG Ioto both emit this
 * record at +0x1de. AGXMetalG17P's BackgroundObject ESL constructor reads
 * __GPU_METADATA_2 root field 1 into encoder+0xac (arm64e 0x3c49f8..3c4a78),
 * then ESLStateLoadEncoderGen2::finish serializes that value as PIXREL
 * (0x32cbd0..32ccc8). The BG value is 0x200, versus ordinary FS 0x2f3.
 * This form is for the bounded internal clear/reload shaders compiled with
 * ignore_tib_dependencies, not arbitrary shaders that own pixel waits.
 */
static const uint8_t g17p_background_pixrel[] = {
   0x07, 0x02, 0x54, 0x00, 0x02, 0x00,
};

_Static_assert(AGX_IOTO_STATE_TAIL_TYPE0_SIZE +
                     sizeof(g17p_default_profile_prefix) +
                     sizeof(g17p_default_profile_suffix) +
                     AGX_IOTO_PROGRAM_TERMINATE_SIZE ==
                  AGX_IOTO_G17P_NO_RESOURCE_PROGRAM_SIZE,
               "G17P no-resource Ioto size must remain 90 bytes");

_Static_assert(AGX_IOTO_STATE_TAIL_TYPE0_SIZE +
                     sizeof(g17p_default_profile_prefix) +
                     sizeof(g17p_fragment_pixrel) +
                     AGX_IOTO_PROGRAM_TERMINATE_SIZE ==
                  AGX_IOTO_G17P_FRAGMENT_NO_RESOURCE_PROGRAM_SIZE,
               "G17P fragment no-resource Ioto size must remain 86 bytes");

static uint16_t
g17p_load_le16(const uint8_t *bytes)
{
   return (uint16_t)bytes[0] | ((uint16_t)bytes[1] << 8);
}

static bool
g17p_ldshdr_has_shader_va(const uint8_t *ldshdr)
{
   const uint16_t word1 = g17p_load_le16(ldshdr + 2);
   const uint16_t word2 = g17p_load_le16(ldshdr + 4);
   const uint16_t word3 = g17p_load_le16(ldshdr + 6);
   const uint16_t word4 = g17p_load_le16(ldshdr + 8);
   return (word1 & UINT16_C(0xff80)) != 0 || word2 != 0 || word3 != 0 ||
          (word4 & UINT16_C(1)) != 0;
}

static bool
g17p_type0_tail_valid(const struct agx_ioto_state_tail_output *packed_tail)
{
   if (!packed_tail || packed_tail->length != AGX_IOTO_STATE_TAIL_TYPE0_SIZE)
      return false;

   static const enum agx_ioto_kind kinds[] = {
      AGX_IOTO_KIND_SPECLM_EP0,
      AGX_IOTO_KIND_LDSHDR_EP0,
      AGX_IOTO_KIND_SPECTPR_EP0,
   };
   static const size_t sizes[] = {
      AGX_IOTO_SPECLM_SIZE,
      AGX_IOTO_LDSHDR_SIZE,
      AGX_IOTO_SPECTPR_SIZE,
   };
   size_t offset = 0;
   for (size_t i = 0; i < sizeof(kinds) / sizeof(kinds[0]); ++i) {
      if (!agx_ioto_check_kind(AGX_CHIP_G17P, kinds[i],
                                packed_tail->bytes + offset, sizes[i]))
         return false;
      offset += sizes[i];
   }

   return offset == packed_tail->length &&
          g17p_ldshdr_has_shader_va(packed_tail->bytes + AGX_IOTO_SPECLM_SIZE);
}

static const uint8_t g17s_minimal_compute_resource_body[] = {
   /* First-use gather base at half4/6, then two-dword gather load to half20. */
   0x2c, 0x80, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00,
   0x3c, 0x80, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00,
   /* Runtime-patched buffer(1) pointer at half24/26. */
   0xcc, 0x80, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00,
   0xdc, 0x80, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00,
   /* Constructor-owned absolute UniformData base at half28/30. */
   0xec, 0xa0, 0x02, 0x00, 0x00, 0x00, 0x0c, 0x00,
   0xfc, 0x80, 0x02, 0x00, 0x04, 0x00, 0x00, 0x00,
   /* gather(2), buffer(1) root uniform(1), absolute(3), base-sorted. */
   0xaf, 0x04, 0x03, 0x00, 0xa8, 0x0c, 0x00, 0x40,
   0xcf, 0x18, 0x03, 0x00, 0x88, 0x04, 0x00, 0xc0,
   0x01, 0x00, 0x00, 0x00, 0x00, 0x80,
   0xef, 0x1c, 0x03, 0x00, 0xc8, 0x0c, 0x00, 0x40,
};

static const uint8_t g17s_minimal_compute_copies[] = {
   /* The pointer loaded by loadImmediateUserBuffer's kind-3 Register zero is
    * copied into CProg dwords 2..3. */
   0x2b, 0x00, 0x01, 0x04,
   0x3b, 0x00, 0x01, 0x04,
   /* Gather half20/22 -> CProg half0/2 (first COPY waits on slot 1). */
   0x0b, 0x14, 0x09, 0x44,
   0x1b, 0x16, 0x09, 0x04,
   /* Root uniform half24 -> CProg half8. */
   0x4b, 0x18, 0x09, 0x04,
   /* Absolute result half28/30/32 -> CProg half10/12/14. */
   0x5b, 0x1c, 0x09, 0x04,
   0x6b, 0x1e, 0x09, 0x04,
   0x7b, 0x20, 0x09, 0x04,
};

static bool
agx_ioto_program_target_gpu0(enum agx_chip chip)
{
   switch (chip) {
   case AGX_CHIP_G15G:
   case AGX_CHIP_G15S:
   case AGX_CHIP_G15C:
   case AGX_CHIP_G15D:
   case AGX_CHIP_G16G:
   case AGX_CHIP_G16S:
   case AGX_CHIP_G16C:
   case AGX_CHIP_G17P:
      return true;
   default:
      return false;
   }
}

/* GPU0 EslBuilder appends the AGX3b LDDEV instruction directly rather than
 * through an AGXIotoInstruction_LDDEV object.  Its low eleven opcode bits and
 * fourteen-byte boundary are exact, but it deliberately remains outside the
 * public Ioto record-kind namespace. */
static bool
agx_ioto_program_gpu0_inline_lddev(enum agx_chip chip, const uint8_t *bytes,
                                   size_t available)
{
   if (!agx_ioto_program_target_gpu0(chip) ||
       available < AGX_IOTO_GPU0_INLINE_LDDEV_SIZE)
      return false;

   const uint16_t word = (uint16_t)bytes[0] | ((uint16_t)bytes[1] << 8);
   return (word & UINT16_C(0x07ff)) == UINT16_C(0x0067);
}

static bool
agx_ioto_straight_line_body_kind(enum agx_ioto_kind kind)
{
   switch (kind) {
   case AGX_IOTO_KIND_NOP_EP0:
   case AGX_IOTO_KIND_LDIMM_EP0:
   case AGX_IOTO_KIND_LDIMM_EP1:
   case AGX_IOTO_KIND_LDIMM_EP2:
   case AGX_IOTO_KIND_LDIMM_EP3:
   case AGX_IOTO_KIND_COPY_EP0:
   case AGX_IOTO_KIND_COPY_EP1:
   case AGX_IOTO_KIND_RLD_EP0:
   case AGX_IOTO_KIND_RLD_EP1:
   case AGX_IOTO_KIND_IADD_EP0:
   case AGX_IOTO_KIND_LDDEV_EP0:
   case AGX_IOTO_KIND_LDDEV_EP1:
   case AGX_IOTO_KIND_LDDEV_EP2:
   case AGX_IOTO_KIND_LDDEV_EP3:
   case AGX_IOTO_KIND_LDDEV_EP4:
   case AGX_IOTO_KIND_LDDEV_EP5:
      return true;
   default:
      return false;
   }
}

static bool
agx_ioto_straight_line_body_validate(enum agx_chip chip, const void *body,
                                     size_t body_size)
{
   if (body_size == 0)
      return true;
   if (!body)
      return false;

   const uint8_t *bytes = body;
   size_t offset = 0;
   while (offset < body_size) {
      if (agx_ioto_program_gpu0_inline_lddev(chip, bytes + offset,
                                             body_size - offset)) {
         offset += AGX_IOTO_GPU0_INLINE_LDDEV_SIZE;
         continue;
      }

      struct agx_ioto_record record;
      size_t consumed;
      if (!agx_ioto_decode_one(chip, bytes + offset, body_size - offset,
                               &record, &consumed) ||
          consumed == 0 || !agx_ioto_straight_line_body_kind(record.kind))
         return false;

      offset += consumed;
   }

   return offset == body_size;
}

bool
agx_ioto_program_copy_suffix_offset(enum agx_chip chip, const void *body,
                                      size_t body_size, size_t *offset)
{
   if (!offset || (body_size && !body))
      return false;

   const uint8_t *bytes = body;
   size_t cursor = 0, suffix = 0;
   while (cursor < body_size) {
      if (agx_ioto_program_gpu0_inline_lddev(chip, bytes + cursor,
                                             body_size - cursor)) {
         cursor += AGX_IOTO_GPU0_INLINE_LDDEV_SIZE;
         suffix = cursor;
         continue;
      }
      struct agx_ioto_record record;
      size_t consumed = 0;
      if (!agx_ioto_decode_one(chip, bytes + cursor, body_size - cursor,
                                 &record, &consumed) || consumed == 0 ||
          !agx_ioto_straight_line_body_kind(record.kind))
         return false;
      cursor += consumed;
      if (record.kind != AGX_IOTO_KIND_COPY_EP0 &&
          record.kind != AGX_IOTO_KIND_COPY_EP1)
         suffix = cursor;
   }
   *offset = suffix;
   return true;
}

static bool
agx_ioto_g17p_copy_body_validate(const void *body, size_t body_size)
{
   if (body_size == 0)
      return true;
   if (!body)
      return false;

   const uint8_t *bytes = body;
   size_t offset = 0;
   while (offset < body_size) {
      struct agx_ioto_record record;
      size_t consumed = 0;
      if (!agx_ioto_decode_one(AGX_CHIP_G17P, bytes + offset,
                               body_size - offset, &record, &consumed) ||
          consumed == 0 || (record.kind != AGX_IOTO_KIND_COPY_EP0 &&
                            record.kind != AGX_IOTO_KIND_COPY_EP1))
         return false;
      offset += consumed;
   }

   return offset == body_size;
}

static bool
agx_ioto_g17p_pre_copy_body_validate(const void *body, size_t body_size)
{
   /* The straight-line validator already checks every record and the exact
    * end boundary. A second decoder traversal adds no further constraints. */
   return agx_ioto_straight_line_body_validate(AGX_CHIP_G17P, body, body_size);
}

bool
agx_ioto_program_compose_no_pixrel(
   enum agx_chip chip, uint64_t program_va, const void *body, size_t body_size,
   const struct agx_ioto_state_tail *tail,
   const struct agx_ioto_profile_control *profile,
   const struct agx_ioto_preshader_desc *preshader, void *output,
   size_t capacity, size_t *written)
{
   if (!output || !written || !tail || !profile || !preshader ||
       !agx_ioto_target_supported(chip) || profile->chip != chip ||
       program_va > UINT64_C(0xffffffffffff) ||
       (program_va & (AGX_IOTO_PROGRAM_ALIGNMENT - 1)) != 0 ||
       body_size > capacity ||
       !agx_ioto_straight_line_body_validate(chip, body, body_size))
      return false;

   struct agx_ioto_state_tail_output packed_tail;
   if (!agx_ioto_state_tail_pack(chip, tail, &packed_tail))
      return false;

   uint8_t packed_profile[AGX_IOTO_PROFILE_CONTROL_MAX_SIZE];
   if (!agx_ioto_profile_control_pack(profile, packed_profile))
      return false;

   struct agx_ioto_preshader_output packed_preshader;
   if (!agx_ioto_preshader_emit(chip, preshader, &packed_preshader))
      return false;

   const size_t profile_size = agx_ioto_profile_control_size(chip);
   if (profile_size == 0 || body_size > SIZE_MAX - packed_tail.length ||
       body_size + packed_tail.length > SIZE_MAX - profile_size ||
       body_size + packed_tail.length + profile_size >
          SIZE_MAX - packed_preshader.length)
      return false;

   const size_t total =
      body_size + packed_tail.length + profile_size + packed_preshader.length;
   if (capacity < total)
      return false;

   uint8_t *dst = output;
   if (body_size)
      memmove(dst, body, body_size);
   memcpy(dst + body_size, packed_profile, profile_size);
   memcpy(dst + body_size + profile_size, packed_tail.bytes,
          packed_tail.length);
   memcpy(dst + body_size + profile_size + packed_tail.length,
          packed_preshader.bytes, packed_preshader.length);
   *written = total;
   return true;
}

bool
agx_ioto_straight_line_program_compose(
   enum agx_chip chip, uint64_t program_va, const void *body, size_t body_size,
   const struct agx_ioto_state_tail *tail,
   const struct agx_ioto_profile_control *profile, void *output,
   size_t capacity, size_t *written)
{
   const struct agx_ioto_preshader_desc absent = {
      .external_va = AGX_IOTO_PRESHADER_NO_VA,
   };

   return agx_ioto_program_compose_no_pixrel(chip, program_va, body, body_size,
                                             tail, profile, &absent, output,
                                             capacity, written);
}

static bool
agx_ioto_g17p_direct_add3_program_relocate(uint64_t program_va,
                                           uint8_t *pre_tail)
{
   const uint64_t reference_va =
      AGX_IOTO_G17P_DIRECT_ADD3_WITNESS_PROGRAM_VA;
   const uint64_t reference_chunk = reference_va / UINT64_C(0x2000);
   const uint64_t target_chunk = program_va / UINT64_C(0x2000);
   const uint16_t reference_chunk_field =
      (uint16_t)pre_tail[6] | ((uint16_t)pre_tail[7] << 8);
   uint16_t relocated_chunk_field;

   if (target_chunk >= reference_chunk) {
      const uint64_t delta = target_chunk - reference_chunk;
      if (delta > UINT16_MAX - reference_chunk_field)
         return false;
      relocated_chunk_field = (uint16_t)(reference_chunk_field + delta);
   } else {
      const uint64_t delta = reference_chunk - target_chunk;
      if (delta > reference_chunk_field)
         return false;
      relocated_chunk_field = (uint16_t)(reference_chunk_field - delta);
   }

   const uint16_t reference_first =
      (uint16_t)pre_tail[0] | ((uint16_t)pre_tail[1] << 8);
   const int32_t offset_delta =
      (int32_t)(program_va & UINT64_C(0x3ff)) -
      (int32_t)(reference_va & UINT64_C(0x3ff));
   const uint16_t relocated_first =
      (uint16_t)(reference_first + offset_delta * INT32_C(64));

   pre_tail[0] = (uint8_t)relocated_first;
   pre_tail[1] = (uint8_t)(relocated_first >> 8);
   pre_tail[6] = (uint8_t)relocated_chunk_field;
   pre_tail[7] = (uint8_t)(relocated_chunk_field >> 8);
   return true;
}

bool
agx_ioto_g17p_direct_add3_program_compose(
   uint64_t program_va, uint64_t shader_va, void *output, size_t capacity,
   size_t *written)
{
   if (!output || !written || program_va == 0 || shader_va == 0 ||
       program_va > UINT64_C(0xffffffffffff) ||
       shader_va > UINT64_C(0xffffffffffff) ||
       (program_va & (AGX_IOTO_PROGRAM_ALIGNMENT - 1)) != 0 ||
       (shader_va & (AGX_IOTO_PROGRAM_ALIGNMENT - 1)) != 0 ||
       capacity < AGX_IOTO_G17P_DIRECT_ADD3_PROGRAM_SIZE)
      return false;

   uint8_t staged[AGX_IOTO_G17P_DIRECT_ADD3_PROGRAM_SIZE];
   memcpy(staged, g17p_direct_add3_pre_tail,
          sizeof(g17p_direct_add3_pre_tail));
   if (!agx_ioto_g17p_direct_add3_program_relocate(program_va, staged))
      return false;

   struct agx_ioto_state_tail_output tail;
   if (!agx_ioto_g17p_runtime_compute_tail_build(
          shader_va, AGX_IOTO_G17P_COMPUTE_LDSHDR_F1_DIRECT_ADD3, &tail) ||
       tail.length != AGX_IOTO_STATE_TAIL_TYPE0_SIZE)
      return false;

   size_t offset = sizeof(g17p_direct_add3_pre_tail);
   memcpy(staged + offset, tail.bytes, tail.length);
   offset += tail.length;
   memcpy(staged + offset, g17p_direct_add3_post_tail,
          sizeof(g17p_direct_add3_post_tail));
   offset += sizeof(g17p_direct_add3_post_tail);
   if (offset != sizeof(staged))
      return false;

   memcpy(output, staged, sizeof(staged));
   *written = sizeof(staged);
   return true;
}

bool
agx_ioto_g17p_no_resource_program_compose(
   uint64_t program_va, const struct agx_ioto_state_tail_output *packed_tail,
   void *output, size_t capacity, size_t *written)
{
   if (!output || !written || !g17p_type0_tail_valid(packed_tail) ||
       program_va == 0 || program_va > UINT64_C(0xffffffffffff) ||
       (program_va & (AGX_IOTO_PROGRAM_ALIGNMENT - 1)) != 0 ||
       capacity < AGX_IOTO_G17P_NO_RESOURCE_PROGRAM_SIZE)
      return false;

   uint8_t staged[AGX_IOTO_G17P_NO_RESOURCE_PROGRAM_SIZE];
   size_t offset = 0;
   memcpy(staged + offset, packed_tail->bytes, packed_tail->length);
   offset += packed_tail->length;
   memcpy(staged + offset, g17p_default_profile_prefix,
          sizeof(g17p_default_profile_prefix));
   offset += sizeof(g17p_default_profile_prefix);
   memcpy(staged + offset, g17p_default_profile_suffix,
          sizeof(g17p_default_profile_suffix));
   offset += sizeof(g17p_default_profile_suffix);
   memset(staged + offset, 0, AGX_IOTO_PROGRAM_TERMINATE_SIZE);
   staged[offset] = UINT8_C(0x0e);
   offset += AGX_IOTO_PROGRAM_TERMINATE_SIZE;

   if (offset != sizeof(staged))
      return false;

   memcpy(output, staged, sizeof(staged));
   *written = sizeof(staged);
   return true;
}

bool
agx_ioto_g17p_fragment_no_resource_program_compose(
   uint64_t program_va, const struct agx_ioto_state_tail_output *packed_tail,
   void *output, size_t capacity, size_t *written)
{
   if (!output || !written || !g17p_type0_tail_valid(packed_tail) ||
       program_va == 0 || program_va > UINT64_C(0xffffffffffff) ||
       (program_va & (AGX_IOTO_PROGRAM_ALIGNMENT - 1)) != 0 ||
       capacity < AGX_IOTO_G17P_FRAGMENT_NO_RESOURCE_PROGRAM_SIZE)
      return false;

   uint8_t staged[AGX_IOTO_G17P_FRAGMENT_NO_RESOURCE_PROGRAM_SIZE];
   size_t offset = 0;
   memcpy(staged + offset, packed_tail->bytes, packed_tail->length);
   offset += packed_tail->length;
   memcpy(staged + offset, g17p_default_profile_prefix,
          sizeof(g17p_default_profile_prefix));
   offset += sizeof(g17p_default_profile_prefix);
   memcpy(staged + offset, g17p_fragment_pixrel,
          sizeof(g17p_fragment_pixrel));
   offset += sizeof(g17p_fragment_pixrel);
   memset(staged + offset, 0, AGX_IOTO_PROGRAM_TERMINATE_SIZE);
   staged[offset] = UINT8_C(0x0e);
   offset += AGX_IOTO_PROGRAM_TERMINATE_SIZE;

   if (offset != sizeof(staged))
      return false;

   memcpy(output, staged, sizeof(staged));
   *written = sizeof(staged);
   return true;
}

static bool
g17p_resource_program_compose(
   uint64_t program_va, const void *pre_copy_body, size_t pre_copy_body_size,
   const void *copies, size_t copies_size,
   const struct agx_ioto_state_tail_output *packed_tail, void *output,
   size_t capacity, size_t *written, const uint8_t *terminal_protocol,
   size_t terminal_protocol_size)
{
   if (!output || !written || !g17p_type0_tail_valid(packed_tail) ||
       program_va == 0 || program_va > UINT64_C(0xffffffffffff) ||
       (program_va & (AGX_IOTO_PROGRAM_ALIGNMENT - 1)) != 0 ||
       !agx_ioto_g17p_pre_copy_body_validate(pre_copy_body,
                                             pre_copy_body_size) ||
       !agx_ioto_g17p_copy_body_validate(copies, copies_size) ||
       pre_copy_body_size > SIZE_MAX - packed_tail->length ||
       pre_copy_body_size + packed_tail->length >
          SIZE_MAX - sizeof(g17p_default_profile_prefix) ||
       pre_copy_body_size + packed_tail->length +
             sizeof(g17p_default_profile_prefix) >
          SIZE_MAX - copies_size ||
       pre_copy_body_size + packed_tail->length +
             sizeof(g17p_default_profile_prefix) + copies_size >
          SIZE_MAX - terminal_protocol_size ||
       pre_copy_body_size + packed_tail->length +
             sizeof(g17p_default_profile_prefix) + copies_size +
             terminal_protocol_size >
          SIZE_MAX - AGX_IOTO_PROGRAM_TERMINATE_SIZE)
      return false;

   const size_t total = pre_copy_body_size + packed_tail->length +
                        sizeof(g17p_default_profile_prefix) + copies_size +
                        terminal_protocol_size +
                        AGX_IOTO_PROGRAM_TERMINATE_SIZE;
   if (capacity < total)
      return false;

   uint8_t *dst = output;
   size_t offset = 0;
#define APPEND_SPAN(span, span_size)                                           \
   do {                                                                        \
      if ((span_size) != 0)                                                    \
         memmove(dst + offset, (span), (span_size));                           \
      offset += (span_size);                                                   \
   } while (0)
   APPEND_SPAN(pre_copy_body, pre_copy_body_size);
   APPEND_SPAN(packed_tail->bytes, packed_tail->length);
   APPEND_SPAN(g17p_default_profile_prefix,
               sizeof(g17p_default_profile_prefix));
   APPEND_SPAN(copies, copies_size);
   APPEND_SPAN(terminal_protocol, terminal_protocol_size);
#undef APPEND_SPAN
   memset(dst + offset, 0, AGX_IOTO_PROGRAM_TERMINATE_SIZE);
   dst[offset] = UINT8_C(0x0e);
   offset += AGX_IOTO_PROGRAM_TERMINATE_SIZE;
   if (offset != total)
      return false;

   *written = total;
   return true;
}

bool
agx_ioto_g17p_resource_program_compose(
   uint64_t program_va, const void *pre_copy_body, size_t pre_copy_body_size,
   const void *copies, size_t copies_size,
   const struct agx_ioto_state_tail_output *packed_tail, void *output,
   size_t capacity, size_t *written)
{
   return g17p_resource_program_compose(
      program_va, pre_copy_body, pre_copy_body_size, copies, copies_size,
      packed_tail, output, capacity, written, g17p_default_profile_suffix,
      sizeof(g17p_default_profile_suffix));
}

bool
agx_ioto_g17p_fragment_resource_program_compose(
   uint64_t program_va, const void *pre_copy_body, size_t pre_copy_body_size,
   const void *copies, size_t copies_size,
   const struct agx_ioto_state_tail_output *packed_tail, void *output,
   size_t capacity, size_t *written)
{
   return g17p_resource_program_compose(
      program_va, pre_copy_body, pre_copy_body_size, copies, copies_size,
      packed_tail, output, capacity, written, g17p_fragment_pixrel,
      sizeof(g17p_fragment_pixrel));
}

bool
agx_ioto_g17p_coverage_fragment_program_compose(
   uint64_t program_va, const void *pre_copy_body, size_t pre_copy_body_size,
   const void *copies, size_t copies_size,
   const struct agx_ioto_state_tail_output *packed_tail, void *output,
   size_t capacity, size_t *written)
{
   /* Complete native keep, conditional-discard and early-test fragments all
    * name this mask in __GPU_METADATA_2 root.field1. Releasing class0 here
    * prematurely allows partial coverage even with the original Apple body. */
   static const uint8_t coverage_pixrel[] = {0x07,0x02,0x54,0xf2,0x02,0x00};
   return g17p_resource_program_compose(
      program_va, pre_copy_body, pre_copy_body_size, copies, copies_size,
      packed_tail, output, capacity, written, coverage_pixrel,
      sizeof(coverage_pixrel));
}

bool
agx_ioto_g17p_background_resource_program_compose(
   uint64_t program_va, const void *pre_copy_body, size_t pre_copy_body_size,
   const void *copies, size_t copies_size,
   const struct agx_ioto_state_tail_output *packed_tail, void *output,
   size_t capacity, size_t *written)
{
   return g17p_resource_program_compose(
      program_va, pre_copy_body, pre_copy_body_size, copies, copies_size,
      packed_tail, output, capacity, written, g17p_background_pixrel,
      sizeof(g17p_background_pixrel));
}

static bool
agx_ioto_g17s_ldimm_ep2_pack(uint16_t dest_half, uint32_t immediate,
                            uint8_t output[8])
{
   if (!output || (dest_half & 1) != 0 || dest_half >= 256)
      return false;

   /* Exact HAL300 LDIMM ep2 equations.  This deliberately does not select
    * the two-byte short form: emitUscStateLoad patches the pre-existing
    * sixteen-byte address pair in place. */
   const uint16_t w0 = UINT16_C(0x800c) |
                       (uint16_t)(((dest_half >> 1) & 0xf) << 4) |
                       (uint16_t)((immediate & 0x7f) << 8);
   const uint16_t w1 = UINT16_C(0x0002) |
                       (uint16_t)(((dest_half >> 5) & 3) << 6) |
                       (uint16_t)(((dest_half >> 7) & 1) << 3) |
                       (uint16_t)(((immediate >> 25) & 0x7f) << 9);
   const uint16_t w2 = (uint16_t)(((immediate >> 7) & 0xf) << 1) |
                       (uint16_t)(((immediate >> 11) & 3) << 10);
   const uint16_t w3 = (uint16_t)((immediate >> 13) & 0xf) |
                       (uint16_t)(((immediate >> 17) & 0xff) << 4);

   output[0] = (uint8_t)w0;
   output[1] = (uint8_t)(w0 >> 8);
   output[2] = (uint8_t)w1;
   output[3] = (uint8_t)(w1 >> 8);
   output[4] = (uint8_t)w2;
   output[5] = (uint8_t)(w2 >> 8);
   output[6] = (uint8_t)w3;
   output[7] = (uint8_t)(w3 >> 8);
   return true;
}

static bool
agx_ioto_g17s_minimal_compute_program_compose_internal(
   uint64_t program_va, uint64_t shader_va,
   const struct agx_ioto_g17s_minimal_compute_resources *resources,
   void *output, size_t capacity, size_t *written)
{
   if (!output || !written ||
       program_va > UINT64_C(0xffffffffffff) ||
       (program_va & (AGX_IOTO_PROGRAM_ALIGNMENT - 1)) != 0 ||
       capacity < AGX_IOTO_G17S_MINIMAL_COMPUTE_PROGRAM_SIZE ||
       (resources &&
        (resources->gather_buffer_va == 0 ||
         resources->user_compute_argument_gpu_va_1 == 0 ||
         resources->user_compute_argument_gpu_va_1 >
            UINT64_MAX -
               AGX_IOTO_G17S_MINIMAL_COMPUTE_USER_BUFFER_ADDEND ||
         resources->absolute_uniform_data_va == 0)))
      return false;

   struct agx_ioto_state_tail tail;
   if (!agx_ioto_g17s_minimal_compute_tail_build(shader_va, &tail))
      return false;

   struct agx_ioto_state_tail_output packed_tail;
   if (!agx_ioto_state_tail_pack(AGX_CHIP_G17S, &tail, &packed_tail) ||
       packed_tail.length != AGX_IOTO_STATE_TAIL_TYPE0_SIZE)
      return false;

   uint8_t staged[AGX_IOTO_G17S_MINIMAL_COMPUTE_PROGRAM_SIZE];
   size_t offset = 0;
   memcpy(staged + offset, g17s_minimal_compute_resource_body,
          sizeof(g17s_minimal_compute_resource_body));
   const uint64_t user_buffer_va =
      resources ? resources->user_compute_argument_gpu_va_1 +
                     AGX_IOTO_G17S_MINIMAL_COMPUTE_USER_BUFFER_ADDEND
                : 0;
   if (resources &&
       (!agx_ioto_g17s_ldimm_ep2_pack(
           4, (uint32_t)resources->gather_buffer_va, staged + offset) ||
        !agx_ioto_g17s_ldimm_ep2_pack(
           6, (uint32_t)(resources->gather_buffer_va >> 32),
           staged + offset + 8) ||
        !agx_ioto_g17s_ldimm_ep2_pack(
           24, (uint32_t)user_buffer_va, staged + offset + 16) ||
        !agx_ioto_g17s_ldimm_ep2_pack(
           26, (uint32_t)(user_buffer_va >> 32),
           staged + offset + 24) ||
        !agx_ioto_g17s_ldimm_ep2_pack(
           28, (uint32_t)resources->absolute_uniform_data_va,
           staged + offset + 32) ||
        !agx_ioto_g17s_ldimm_ep2_pack(
           30, (uint32_t)(resources->absolute_uniform_data_va >> 32),
           staged + offset + 40)))
      return false;
   offset += sizeof(g17s_minimal_compute_resource_body);
   memcpy(staged + offset, packed_tail.bytes, packed_tail.length);
   offset += packed_tail.length;
   if (!agx_ioto_g17s_minimal_profile_loader_pack(
          staged + offset, sizeof(staged) - offset))
      return false;
   offset += AGX_IOTO_G17S_MINIMAL_PROFILE_LOADER_SIZE;
   memcpy(staged + offset, g17s_minimal_compute_copies,
          sizeof(g17s_minimal_compute_copies));
   offset += sizeof(g17s_minimal_compute_copies);
   static const uint8_t terminal[AGX_IOTO_PROGRAM_TERMINATE_SIZE] = {
      0x0e, 0x00, 0x00, 0x00,
   };
   memcpy(staged + offset, terminal, sizeof(terminal));
   offset += sizeof(terminal);

   if (offset != sizeof(staged))
      return false;

   memcpy(output, staged, sizeof(staged));
   *written = sizeof(staged);
   return true;
}

bool
agx_ioto_g17s_minimal_compute_program_compose(
   uint64_t program_va, uint64_t shader_va, void *output, size_t capacity,
   size_t *written)
{
   return agx_ioto_g17s_minimal_compute_program_compose_internal(
      program_va, shader_va, NULL, output, capacity, written);
}

bool
agx_ioto_g17s_minimal_compute_program_compose_resources(
   uint64_t program_va, uint64_t shader_va,
   const struct agx_ioto_g17s_minimal_compute_resources *resources,
   void *output, size_t capacity, size_t *written)
{
   if (!resources)
      return false;

   return agx_ioto_g17s_minimal_compute_program_compose_internal(
      program_va, shader_va, resources, output, capacity, written);
}
