# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../tp_final_pipeline.srcs/sources_1/new/Control_Unit.v" \
"../../../../tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v" \
"../../../../tp_final_pipeline.srcs/sources_1/new/MUX.v" \
"../../../../tp_final_pipeline.srcs/sources_1/new/Registers.v" \
"../../../../tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v" \
"../../../../tp_final_pipeline.srcs/sim_1/new/test_Etapa2_ID.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
