/.ir
/.settings
/bin
/sim
/testbench
/vhdl-gen
/verilog-gen