
project_13_raster_plate.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000578c  080001d8  080001d8  000101d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  08005968  08005968  00015968  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080059c0  080059c0  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  080059c0  080059c0  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  080059c0  080059c0  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080059c0  080059c0  000159c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080059c4  080059c4  000159c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080059c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a0  20000078  08005a3c  00020078  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000318  08005a3c  00020318  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012c9c  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001fca  00000000  00000000  00032d40  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001020  00000000  00000000  00034d10  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f28  00000000  00000000  00035d30  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001dfa6  00000000  00000000  00036c58  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000bf32  00000000  00000000  00054bfe  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c6aa4  00000000  00000000  00060b30  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001275d4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004824  00000000  00000000  00127650  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000078 	.word	0x20000078
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800594c 	.word	0x0800594c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000007c 	.word	0x2000007c
 8000214:	0800594c 	.word	0x0800594c

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	; 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000356:	f1a4 0401 	sub.w	r4, r4, #1
 800035a:	d1e9      	bne.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpun>:
 8000ac4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d102      	bne.n	8000ad4 <__aeabi_dcmpun+0x10>
 8000ace:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad2:	d10a      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ad4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000adc:	d102      	bne.n	8000ae4 <__aeabi_dcmpun+0x20>
 8000ade:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae2:	d102      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	f04f 0001 	mov.w	r0, #1
 8000aee:	4770      	bx	lr

08000af0 <__aeabi_d2uiz>:
 8000af0:	004a      	lsls	r2, r1, #1
 8000af2:	d211      	bcs.n	8000b18 <__aeabi_d2uiz+0x28>
 8000af4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000af8:	d211      	bcs.n	8000b1e <__aeabi_d2uiz+0x2e>
 8000afa:	d50d      	bpl.n	8000b18 <__aeabi_d2uiz+0x28>
 8000afc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b00:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b04:	d40e      	bmi.n	8000b24 <__aeabi_d2uiz+0x34>
 8000b06:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b0a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b0e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b12:	fa23 f002 	lsr.w	r0, r3, r2
 8000b16:	4770      	bx	lr
 8000b18:	f04f 0000 	mov.w	r0, #0
 8000b1c:	4770      	bx	lr
 8000b1e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b22:	d102      	bne.n	8000b2a <__aeabi_d2uiz+0x3a>
 8000b24:	f04f 30ff 	mov.w	r0, #4294967295
 8000b28:	4770      	bx	lr
 8000b2a:	f04f 0000 	mov.w	r0, #0
 8000b2e:	4770      	bx	lr

08000b30 <__aeabi_d2f>:
 8000b30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b34:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b38:	bf24      	itt	cs
 8000b3a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b3e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b42:	d90d      	bls.n	8000b60 <__aeabi_d2f+0x30>
 8000b44:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b48:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b4c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b50:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b54:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b58:	bf08      	it	eq
 8000b5a:	f020 0001 	biceq.w	r0, r0, #1
 8000b5e:	4770      	bx	lr
 8000b60:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b64:	d121      	bne.n	8000baa <__aeabi_d2f+0x7a>
 8000b66:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b6a:	bfbc      	itt	lt
 8000b6c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b70:	4770      	bxlt	lr
 8000b72:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b76:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b7a:	f1c2 0218 	rsb	r2, r2, #24
 8000b7e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b82:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b86:	fa20 f002 	lsr.w	r0, r0, r2
 8000b8a:	bf18      	it	ne
 8000b8c:	f040 0001 	orrne.w	r0, r0, #1
 8000b90:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b94:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b98:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b9c:	ea40 000c 	orr.w	r0, r0, ip
 8000ba0:	fa23 f302 	lsr.w	r3, r3, r2
 8000ba4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ba8:	e7cc      	b.n	8000b44 <__aeabi_d2f+0x14>
 8000baa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bae:	d107      	bne.n	8000bc0 <__aeabi_d2f+0x90>
 8000bb0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bb4:	bf1e      	ittt	ne
 8000bb6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bba:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bbe:	4770      	bxne	lr
 8000bc0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bc4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bc8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop

08000bd0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bd4:	f001 fc47 	bl	8002466 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bd8:	f000 f80b 	bl	8000bf2 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bdc:	f000 f950 	bl	8000e80 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000be0:	f000 f8b2 	bl	8000d48 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000be4:	f000 f8fe 	bl	8000de4 <MX_TIM3_Init>
  MX_FDCAN1_Init();
 8000be8:	f000 f868 	bl	8000cbc <MX_FDCAN1_Init>
  /* USER CODE BEGIN 2 */
  device_init();
 8000bec:	f000 fe62 	bl	80018b4 <device_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000bf0:	e7fe      	b.n	8000bf0 <main+0x20>

08000bf2 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bf2:	b580      	push	{r7, lr}
 8000bf4:	b0a4      	sub	sp, #144	; 0x90
 8000bf6:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bf8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000bfc:	2238      	movs	r2, #56	; 0x38
 8000bfe:	2100      	movs	r1, #0
 8000c00:	4618      	mov	r0, r3
 8000c02:	f003 fe45 	bl	8004890 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c06:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	601a      	str	r2, [r3, #0]
 8000c0e:	605a      	str	r2, [r3, #4]
 8000c10:	609a      	str	r2, [r3, #8]
 8000c12:	60da      	str	r2, [r3, #12]
 8000c14:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c16:	463b      	mov	r3, r7
 8000c18:	2244      	movs	r2, #68	; 0x44
 8000c1a:	2100      	movs	r1, #0
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	f003 fe37 	bl	8004890 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000c22:	2000      	movs	r0, #0
 8000c24:	f002 f902 	bl	8002e2c <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c28:	2301      	movs	r3, #1
 8000c2a:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000c2c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000c30:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c32:	2302      	movs	r3, #2
 8000c34:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c36:	2303      	movs	r3, #3
 8000c38:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8000c3a:	2302      	movs	r3, #2
 8000c3c:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 20;
 8000c3e:	2314      	movs	r3, #20
 8000c40:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c44:	2302      	movs	r3, #2
 8000c46:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000c4a:	2302      	movs	r3, #2
 8000c4c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c50:	2302      	movs	r3, #2
 8000c52:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c56:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	f002 f99a 	bl	8002f94 <HAL_RCC_OscConfig>
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d001      	beq.n	8000c6a <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000c66:	f000 f989 	bl	8000f7c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c6a:	230f      	movs	r3, #15
 8000c6c:	647b      	str	r3, [r7, #68]	; 0x44
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c6e:	2303      	movs	r3, #3
 8000c70:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c72:	2300      	movs	r3, #0
 8000c74:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c76:	2300      	movs	r3, #0
 8000c78:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c7e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000c82:	2104      	movs	r1, #4
 8000c84:	4618      	mov	r0, r3
 8000c86:	f002 fc9d 	bl	80035c4 <HAL_RCC_ClockConfig>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d001      	beq.n	8000c94 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000c90:	f000 f974 	bl	8000f7c <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000c94:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c98:	603b      	str	r3, [r7, #0]
  PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8000c9a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000c9e:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ca0:	463b      	mov	r3, r7
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f002 fe72 	bl	800398c <HAL_RCCEx_PeriphCLKConfig>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d001      	beq.n	8000cb2 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000cae:	f000 f965 	bl	8000f7c <Error_Handler>
  }
}
 8000cb2:	bf00      	nop
 8000cb4:	3790      	adds	r7, #144	; 0x90
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
	...

08000cbc <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000cc0:	4b1f      	ldr	r3, [pc, #124]	; (8000d40 <MX_FDCAN1_Init+0x84>)
 8000cc2:	4a20      	ldr	r2, [pc, #128]	; (8000d44 <MX_FDCAN1_Init+0x88>)
 8000cc4:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000cc6:	4b1e      	ldr	r3, [pc, #120]	; (8000d40 <MX_FDCAN1_Init+0x84>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000ccc:	4b1c      	ldr	r3, [pc, #112]	; (8000d40 <MX_FDCAN1_Init+0x84>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000cd2:	4b1b      	ldr	r3, [pc, #108]	; (8000d40 <MX_FDCAN1_Init+0x84>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000cd8:	4b19      	ldr	r3, [pc, #100]	; (8000d40 <MX_FDCAN1_Init+0x84>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000cde:	4b18      	ldr	r3, [pc, #96]	; (8000d40 <MX_FDCAN1_Init+0x84>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000ce4:	4b16      	ldr	r3, [pc, #88]	; (8000d40 <MX_FDCAN1_Init+0x84>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 8000cea:	4b15      	ldr	r3, [pc, #84]	; (8000d40 <MX_FDCAN1_Init+0x84>)
 8000cec:	2201      	movs	r2, #1
 8000cee:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000cf0:	4b13      	ldr	r3, [pc, #76]	; (8000d40 <MX_FDCAN1_Init+0x84>)
 8000cf2:	2201      	movs	r2, #1
 8000cf4:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 2;
 8000cf6:	4b12      	ldr	r3, [pc, #72]	; (8000d40 <MX_FDCAN1_Init+0x84>)
 8000cf8:	2202      	movs	r2, #2
 8000cfa:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8000cfc:	4b10      	ldr	r3, [pc, #64]	; (8000d40 <MX_FDCAN1_Init+0x84>)
 8000cfe:	2202      	movs	r2, #2
 8000d00:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000d02:	4b0f      	ldr	r3, [pc, #60]	; (8000d40 <MX_FDCAN1_Init+0x84>)
 8000d04:	2201      	movs	r2, #1
 8000d06:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000d08:	4b0d      	ldr	r3, [pc, #52]	; (8000d40 <MX_FDCAN1_Init+0x84>)
 8000d0a:	2201      	movs	r2, #1
 8000d0c:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000d0e:	4b0c      	ldr	r3, [pc, #48]	; (8000d40 <MX_FDCAN1_Init+0x84>)
 8000d10:	2201      	movs	r2, #1
 8000d12:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000d14:	4b0a      	ldr	r3, [pc, #40]	; (8000d40 <MX_FDCAN1_Init+0x84>)
 8000d16:	2201      	movs	r2, #1
 8000d18:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8000d1a:	4b09      	ldr	r3, [pc, #36]	; (8000d40 <MX_FDCAN1_Init+0x84>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <MX_FDCAN1_Init+0x84>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000d26:	4b06      	ldr	r3, [pc, #24]	; (8000d40 <MX_FDCAN1_Init+0x84>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000d2c:	4804      	ldr	r0, [pc, #16]	; (8000d40 <MX_FDCAN1_Init+0x84>)
 8000d2e:	f001 fd1b 	bl	8002768 <HAL_FDCAN_Init>
 8000d32:	4603      	mov	r3, r0
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d001      	beq.n	8000d3c <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8000d38:	f000 f920 	bl	8000f7c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000d3c:	bf00      	nop
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	200001fc 	.word	0x200001fc
 8000d44:	40006400 	.word	0x40006400

08000d48 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b088      	sub	sp, #32
 8000d4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d4e:	f107 0310 	add.w	r3, r7, #16
 8000d52:	2200      	movs	r2, #0
 8000d54:	601a      	str	r2, [r3, #0]
 8000d56:	605a      	str	r2, [r3, #4]
 8000d58:	609a      	str	r2, [r3, #8]
 8000d5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d5c:	1d3b      	adds	r3, r7, #4
 8000d5e:	2200      	movs	r2, #0
 8000d60:	601a      	str	r2, [r3, #0]
 8000d62:	605a      	str	r2, [r3, #4]
 8000d64:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d66:	4b1d      	ldr	r3, [pc, #116]	; (8000ddc <MX_TIM2_Init+0x94>)
 8000d68:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d6c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 159;
 8000d6e:	4b1b      	ldr	r3, [pc, #108]	; (8000ddc <MX_TIM2_Init+0x94>)
 8000d70:	229f      	movs	r2, #159	; 0x9f
 8000d72:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d74:	4b19      	ldr	r3, [pc, #100]	; (8000ddc <MX_TIM2_Init+0x94>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99999;
 8000d7a:	4b18      	ldr	r3, [pc, #96]	; (8000ddc <MX_TIM2_Init+0x94>)
 8000d7c:	4a18      	ldr	r2, [pc, #96]	; (8000de0 <MX_TIM2_Init+0x98>)
 8000d7e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d80:	4b16      	ldr	r3, [pc, #88]	; (8000ddc <MX_TIM2_Init+0x94>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d86:	4b15      	ldr	r3, [pc, #84]	; (8000ddc <MX_TIM2_Init+0x94>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d8c:	4813      	ldr	r0, [pc, #76]	; (8000ddc <MX_TIM2_Init+0x94>)
 8000d8e:	f002 ffed 	bl	8003d6c <HAL_TIM_Base_Init>
 8000d92:	4603      	mov	r3, r0
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d001      	beq.n	8000d9c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000d98:	f000 f8f0 	bl	8000f7c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d9c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000da0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000da2:	f107 0310 	add.w	r3, r7, #16
 8000da6:	4619      	mov	r1, r3
 8000da8:	480c      	ldr	r0, [pc, #48]	; (8000ddc <MX_TIM2_Init+0x94>)
 8000daa:	f003 fa4f 	bl	800424c <HAL_TIM_ConfigClockSource>
 8000dae:	4603      	mov	r3, r0
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d001      	beq.n	8000db8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000db4:	f000 f8e2 	bl	8000f7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000db8:	2320      	movs	r3, #32
 8000dba:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000dc0:	1d3b      	adds	r3, r7, #4
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	4805      	ldr	r0, [pc, #20]	; (8000ddc <MX_TIM2_Init+0x94>)
 8000dc6:	f003 fc71 	bl	80046ac <HAL_TIMEx_MasterConfigSynchronization>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d001      	beq.n	8000dd4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000dd0:	f000 f8d4 	bl	8000f7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000dd4:	bf00      	nop
 8000dd6:	3720      	adds	r7, #32
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	20000278 	.word	0x20000278
 8000de0:	0001869f 	.word	0x0001869f

08000de4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b088      	sub	sp, #32
 8000de8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000dea:	f107 0310 	add.w	r3, r7, #16
 8000dee:	2200      	movs	r2, #0
 8000df0:	601a      	str	r2, [r3, #0]
 8000df2:	605a      	str	r2, [r3, #4]
 8000df4:	609a      	str	r2, [r3, #8]
 8000df6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000df8:	1d3b      	adds	r3, r7, #4
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	601a      	str	r2, [r3, #0]
 8000dfe:	605a      	str	r2, [r3, #4]
 8000e00:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000e02:	4b1d      	ldr	r3, [pc, #116]	; (8000e78 <MX_TIM3_Init+0x94>)
 8000e04:	4a1d      	ldr	r2, [pc, #116]	; (8000e7c <MX_TIM3_Init+0x98>)
 8000e06:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7;
 8000e08:	4b1b      	ldr	r3, [pc, #108]	; (8000e78 <MX_TIM3_Init+0x94>)
 8000e0a:	2207      	movs	r2, #7
 8000e0c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8000e0e:	4b1a      	ldr	r3, [pc, #104]	; (8000e78 <MX_TIM3_Init+0x94>)
 8000e10:	2210      	movs	r2, #16
 8000e12:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 8000e14:	4b18      	ldr	r3, [pc, #96]	; (8000e78 <MX_TIM3_Init+0x94>)
 8000e16:	2263      	movs	r2, #99	; 0x63
 8000e18:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e1a:	4b17      	ldr	r3, [pc, #92]	; (8000e78 <MX_TIM3_Init+0x94>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e20:	4b15      	ldr	r3, [pc, #84]	; (8000e78 <MX_TIM3_Init+0x94>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000e26:	4814      	ldr	r0, [pc, #80]	; (8000e78 <MX_TIM3_Init+0x94>)
 8000e28:	f002 ffa0 	bl	8003d6c <HAL_TIM_Base_Init>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8000e32:	f000 f8a3 	bl	8000f7c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e3a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000e3c:	f107 0310 	add.w	r3, r7, #16
 8000e40:	4619      	mov	r1, r3
 8000e42:	480d      	ldr	r0, [pc, #52]	; (8000e78 <MX_TIM3_Init+0x94>)
 8000e44:	f003 fa02 	bl	800424c <HAL_TIM_ConfigClockSource>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d001      	beq.n	8000e52 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8000e4e:	f000 f895 	bl	8000f7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000e52:	2320      	movs	r3, #32
 8000e54:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e56:	2300      	movs	r3, #0
 8000e58:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000e5a:	1d3b      	adds	r3, r7, #4
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	4806      	ldr	r0, [pc, #24]	; (8000e78 <MX_TIM3_Init+0x94>)
 8000e60:	f003 fc24 	bl	80046ac <HAL_TIMEx_MasterConfigSynchronization>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d001      	beq.n	8000e6e <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8000e6a:	f000 f887 	bl	8000f7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000e6e:	bf00      	nop
 8000e70:	3720      	adds	r7, #32
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	20000114 	.word	0x20000114
 8000e7c:	40000400 	.word	0x40000400

08000e80 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b088      	sub	sp, #32
 8000e84:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e86:	f107 030c 	add.w	r3, r7, #12
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	601a      	str	r2, [r3, #0]
 8000e8e:	605a      	str	r2, [r3, #4]
 8000e90:	609a      	str	r2, [r3, #8]
 8000e92:	60da      	str	r2, [r3, #12]
 8000e94:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e96:	4b36      	ldr	r3, [pc, #216]	; (8000f70 <MX_GPIO_Init+0xf0>)
 8000e98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e9a:	4a35      	ldr	r2, [pc, #212]	; (8000f70 <MX_GPIO_Init+0xf0>)
 8000e9c:	f043 0320 	orr.w	r3, r3, #32
 8000ea0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ea2:	4b33      	ldr	r3, [pc, #204]	; (8000f70 <MX_GPIO_Init+0xf0>)
 8000ea4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ea6:	f003 0320 	and.w	r3, r3, #32
 8000eaa:	60bb      	str	r3, [r7, #8]
 8000eac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eae:	4b30      	ldr	r3, [pc, #192]	; (8000f70 <MX_GPIO_Init+0xf0>)
 8000eb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eb2:	4a2f      	ldr	r2, [pc, #188]	; (8000f70 <MX_GPIO_Init+0xf0>)
 8000eb4:	f043 0301 	orr.w	r3, r3, #1
 8000eb8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000eba:	4b2d      	ldr	r3, [pc, #180]	; (8000f70 <MX_GPIO_Init+0xf0>)
 8000ebc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ebe:	f003 0301 	and.w	r3, r3, #1
 8000ec2:	607b      	str	r3, [r7, #4]
 8000ec4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ec6:	4b2a      	ldr	r3, [pc, #168]	; (8000f70 <MX_GPIO_Init+0xf0>)
 8000ec8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eca:	4a29      	ldr	r2, [pc, #164]	; (8000f70 <MX_GPIO_Init+0xf0>)
 8000ecc:	f043 0302 	orr.w	r3, r3, #2
 8000ed0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ed2:	4b27      	ldr	r3, [pc, #156]	; (8000f70 <MX_GPIO_Init+0xf0>)
 8000ed4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ed6:	f003 0302 	and.w	r3, r3, #2
 8000eda:	603b      	str	r3, [r7, #0]
 8000edc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GRID_120_Pin|GRID_180_Pin|BUCKY_READY_Pin, GPIO_PIN_RESET);
 8000ede:	2200      	movs	r2, #0
 8000ee0:	2138      	movs	r1, #56	; 0x38
 8000ee2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ee6:	f001 ff89 	bl	8002dfc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LASER_CENTERING_Pin|BUCKY_BRAKE_Pin|RESET_Pin|ENABLE_Pin
 8000eea:	2200      	movs	r2, #0
 8000eec:	f240 11f9 	movw	r1, #505	; 0x1f9
 8000ef0:	4820      	ldr	r0, [pc, #128]	; (8000f74 <MX_GPIO_Init+0xf4>)
 8000ef2:	f001 ff83 	bl	8002dfc <HAL_GPIO_WritePin>
                          |CURRENT_WIND_Pin|STEP_Pin|DIR_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : ON_TOMO_Pin */
  GPIO_InitStruct.Pin = ON_TOMO_Pin;
 8000ef6:	2302      	movs	r3, #2
 8000ef8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000efa:	2300      	movs	r3, #0
 8000efc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efe:	2300      	movs	r3, #0
 8000f00:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(ON_TOMO_GPIO_Port, &GPIO_InitStruct);
 8000f02:	f107 030c 	add.w	r3, r7, #12
 8000f06:	4619      	mov	r1, r3
 8000f08:	481b      	ldr	r0, [pc, #108]	; (8000f78 <MX_GPIO_Init+0xf8>)
 8000f0a:	f001 fddd 	bl	8002ac8 <HAL_GPIO_Init>

  /*Configure GPIO pins : CONFIG_3_Pin CONFIG_2_Pin CONFIG_1_Pin BUCKY_CALL_Pin
                           GRID_BUTTON_Pin GRID_END_POINT_Pin GRID_120_DETECT_Pin GRID_180_DETECT_Pin
                           PUSHBUTTON_BUCKYBRAKE_Pin */
  GPIO_InitStruct.Pin = CONFIG_3_Pin|CONFIG_2_Pin|CONFIG_1_Pin|BUCKY_CALL_Pin
 8000f0e:	f248 73c7 	movw	r3, #34759	; 0x87c7
 8000f12:	60fb      	str	r3, [r7, #12]
                          |GRID_BUTTON_Pin|GRID_END_POINT_Pin|GRID_120_DETECT_Pin|GRID_180_DETECT_Pin
                          |PUSHBUTTON_BUCKYBRAKE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f14:	2300      	movs	r3, #0
 8000f16:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f1c:	f107 030c 	add.w	r3, r7, #12
 8000f20:	4619      	mov	r1, r3
 8000f22:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f26:	f001 fdcf 	bl	8002ac8 <HAL_GPIO_Init>

  /*Configure GPIO pins : GRID_120_Pin GRID_180_Pin BUCKY_READY_Pin */
  GPIO_InitStruct.Pin = GRID_120_Pin|GRID_180_Pin|BUCKY_READY_Pin;
 8000f2a:	2338      	movs	r3, #56	; 0x38
 8000f2c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f2e:	2301      	movs	r3, #1
 8000f30:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f32:	2300      	movs	r3, #0
 8000f34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f36:	2300      	movs	r3, #0
 8000f38:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f3a:	f107 030c 	add.w	r3, r7, #12
 8000f3e:	4619      	mov	r1, r3
 8000f40:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f44:	f001 fdc0 	bl	8002ac8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LASER_CENTERING_Pin BUCKY_BRAKE_Pin RESET_Pin ENABLE_Pin
                           CURRENT_WIND_Pin STEP_Pin DIR_Pin */
  GPIO_InitStruct.Pin = LASER_CENTERING_Pin|BUCKY_BRAKE_Pin|RESET_Pin|ENABLE_Pin
 8000f48:	f240 13f9 	movw	r3, #505	; 0x1f9
 8000f4c:	60fb      	str	r3, [r7, #12]
                          |CURRENT_WIND_Pin|STEP_Pin|DIR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f4e:	2301      	movs	r3, #1
 8000f50:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f52:	2300      	movs	r3, #0
 8000f54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f56:	2300      	movs	r3, #0
 8000f58:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f5a:	f107 030c 	add.w	r3, r7, #12
 8000f5e:	4619      	mov	r1, r3
 8000f60:	4804      	ldr	r0, [pc, #16]	; (8000f74 <MX_GPIO_Init+0xf4>)
 8000f62:	f001 fdb1 	bl	8002ac8 <HAL_GPIO_Init>

}
 8000f66:	bf00      	nop
 8000f68:	3720      	adds	r7, #32
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	40021000 	.word	0x40021000
 8000f74:	48000400 	.word	0x48000400
 8000f78:	48001400 	.word	0x48001400

08000f7c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000f80:	bf00      	nop
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr
	...

08000f8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f92:	4b0f      	ldr	r3, [pc, #60]	; (8000fd0 <HAL_MspInit+0x44>)
 8000f94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f96:	4a0e      	ldr	r2, [pc, #56]	; (8000fd0 <HAL_MspInit+0x44>)
 8000f98:	f043 0301 	orr.w	r3, r3, #1
 8000f9c:	6613      	str	r3, [r2, #96]	; 0x60
 8000f9e:	4b0c      	ldr	r3, [pc, #48]	; (8000fd0 <HAL_MspInit+0x44>)
 8000fa0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000fa2:	f003 0301 	and.w	r3, r3, #1
 8000fa6:	607b      	str	r3, [r7, #4]
 8000fa8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000faa:	4b09      	ldr	r3, [pc, #36]	; (8000fd0 <HAL_MspInit+0x44>)
 8000fac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fae:	4a08      	ldr	r2, [pc, #32]	; (8000fd0 <HAL_MspInit+0x44>)
 8000fb0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fb4:	6593      	str	r3, [r2, #88]	; 0x58
 8000fb6:	4b06      	ldr	r3, [pc, #24]	; (8000fd0 <HAL_MspInit+0x44>)
 8000fb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fbe:	603b      	str	r3, [r7, #0]
 8000fc0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000fc2:	f001 ffd7 	bl	8002f74 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fc6:	bf00      	nop
 8000fc8:	3708      	adds	r7, #8
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	40021000 	.word	0x40021000

08000fd4 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b08a      	sub	sp, #40	; 0x28
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fdc:	f107 0314 	add.w	r3, r7, #20
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	601a      	str	r2, [r3, #0]
 8000fe4:	605a      	str	r2, [r3, #4]
 8000fe6:	609a      	str	r2, [r3, #8]
 8000fe8:	60da      	str	r2, [r3, #12]
 8000fea:	611a      	str	r2, [r3, #16]
  if(hfdcan->Instance==FDCAN1)
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	4a18      	ldr	r2, [pc, #96]	; (8001054 <HAL_FDCAN_MspInit+0x80>)
 8000ff2:	4293      	cmp	r3, r2
 8000ff4:	d129      	bne.n	800104a <HAL_FDCAN_MspInit+0x76>
  {
  /* USER CODE BEGIN FDCAN1_MspInit 0 */

  /* USER CODE END FDCAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000ff6:	4b18      	ldr	r3, [pc, #96]	; (8001058 <HAL_FDCAN_MspInit+0x84>)
 8000ff8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ffa:	4a17      	ldr	r2, [pc, #92]	; (8001058 <HAL_FDCAN_MspInit+0x84>)
 8000ffc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001000:	6593      	str	r3, [r2, #88]	; 0x58
 8001002:	4b15      	ldr	r3, [pc, #84]	; (8001058 <HAL_FDCAN_MspInit+0x84>)
 8001004:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001006:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800100a:	613b      	str	r3, [r7, #16]
 800100c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800100e:	4b12      	ldr	r3, [pc, #72]	; (8001058 <HAL_FDCAN_MspInit+0x84>)
 8001010:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001012:	4a11      	ldr	r2, [pc, #68]	; (8001058 <HAL_FDCAN_MspInit+0x84>)
 8001014:	f043 0301 	orr.w	r3, r3, #1
 8001018:	64d3      	str	r3, [r2, #76]	; 0x4c
 800101a:	4b0f      	ldr	r3, [pc, #60]	; (8001058 <HAL_FDCAN_MspInit+0x84>)
 800101c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800101e:	f003 0301 	and.w	r3, r3, #1
 8001022:	60fb      	str	r3, [r7, #12]
 8001024:	68fb      	ldr	r3, [r7, #12]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001026:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800102a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800102c:	2302      	movs	r3, #2
 800102e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001030:	2300      	movs	r3, #0
 8001032:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001034:	2300      	movs	r3, #0
 8001036:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001038:	2309      	movs	r3, #9
 800103a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800103c:	f107 0314 	add.w	r3, r7, #20
 8001040:	4619      	mov	r1, r3
 8001042:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001046:	f001 fd3f 	bl	8002ac8 <HAL_GPIO_Init>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }

}
 800104a:	bf00      	nop
 800104c:	3728      	adds	r7, #40	; 0x28
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	40006400 	.word	0x40006400
 8001058:	40021000 	.word	0x40021000

0800105c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b084      	sub	sp, #16
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800106c:	d114      	bne.n	8001098 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800106e:	4b19      	ldr	r3, [pc, #100]	; (80010d4 <HAL_TIM_Base_MspInit+0x78>)
 8001070:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001072:	4a18      	ldr	r2, [pc, #96]	; (80010d4 <HAL_TIM_Base_MspInit+0x78>)
 8001074:	f043 0301 	orr.w	r3, r3, #1
 8001078:	6593      	str	r3, [r2, #88]	; 0x58
 800107a:	4b16      	ldr	r3, [pc, #88]	; (80010d4 <HAL_TIM_Base_MspInit+0x78>)
 800107c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800107e:	f003 0301 	and.w	r3, r3, #1
 8001082:	60fb      	str	r3, [r7, #12]
 8001084:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8001086:	2200      	movs	r2, #0
 8001088:	2101      	movs	r1, #1
 800108a:	201c      	movs	r0, #28
 800108c:	f001 fb37 	bl	80026fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001090:	201c      	movs	r0, #28
 8001092:	f001 fb4e 	bl	8002732 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001096:	e018      	b.n	80010ca <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM3)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4a0e      	ldr	r2, [pc, #56]	; (80010d8 <HAL_TIM_Base_MspInit+0x7c>)
 800109e:	4293      	cmp	r3, r2
 80010a0:	d113      	bne.n	80010ca <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80010a2:	4b0c      	ldr	r3, [pc, #48]	; (80010d4 <HAL_TIM_Base_MspInit+0x78>)
 80010a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010a6:	4a0b      	ldr	r2, [pc, #44]	; (80010d4 <HAL_TIM_Base_MspInit+0x78>)
 80010a8:	f043 0302 	orr.w	r3, r3, #2
 80010ac:	6593      	str	r3, [r2, #88]	; 0x58
 80010ae:	4b09      	ldr	r3, [pc, #36]	; (80010d4 <HAL_TIM_Base_MspInit+0x78>)
 80010b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010b2:	f003 0302 	and.w	r3, r3, #2
 80010b6:	60bb      	str	r3, [r7, #8]
 80010b8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 2, 0);
 80010ba:	2200      	movs	r2, #0
 80010bc:	2102      	movs	r1, #2
 80010be:	201d      	movs	r0, #29
 80010c0:	f001 fb1d 	bl	80026fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80010c4:	201d      	movs	r0, #29
 80010c6:	f001 fb34 	bl	8002732 <HAL_NVIC_EnableIRQ>
}
 80010ca:	bf00      	nop
 80010cc:	3710      	adds	r7, #16
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	40021000 	.word	0x40021000
 80010d8:	40000400 	.word	0x40000400

080010dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80010e0:	bf00      	nop
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr

080010ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010ea:	b480      	push	{r7}
 80010ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010ee:	e7fe      	b.n	80010ee <HardFault_Handler+0x4>

080010f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010f0:	b480      	push	{r7}
 80010f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010f4:	e7fe      	b.n	80010f4 <MemManage_Handler+0x4>

080010f6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010f6:	b480      	push	{r7}
 80010f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010fa:	e7fe      	b.n	80010fa <BusFault_Handler+0x4>

080010fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001100:	e7fe      	b.n	8001100 <UsageFault_Handler+0x4>

08001102 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001102:	b480      	push	{r7}
 8001104:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001106:	bf00      	nop
 8001108:	46bd      	mov	sp, r7
 800110a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110e:	4770      	bx	lr

08001110 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001110:	b480      	push	{r7}
 8001112:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001114:	bf00      	nop
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr

0800111e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800111e:	b480      	push	{r7}
 8001120:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001122:	bf00      	nop
 8001124:	46bd      	mov	sp, r7
 8001126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112a:	4770      	bx	lr

0800112c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001130:	f001 f9ec 	bl	800250c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001134:	bf00      	nop
 8001136:	bd80      	pop	{r7, pc}

08001138 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800113c:	4803      	ldr	r0, [pc, #12]	; (800114c <TIM2_IRQHandler+0x14>)
 800113e:	f002 ff06 	bl	8003f4e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  signals_check_timer_interrupt_handler();
 8001142:	f000 fe21 	bl	8001d88 <signals_check_timer_interrupt_handler>
  /* USER CODE END TIM2_IRQn 1 */
}
 8001146:	bf00      	nop
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	20000278 	.word	0x20000278

08001150 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001154:	4803      	ldr	r0, [pc, #12]	; (8001164 <TIM3_IRQHandler+0x14>)
 8001156:	f002 fefa 	bl	8003f4e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
  motor_timer_interrupt_handler();
 800115a:	f001 f94f 	bl	80023fc <motor_timer_interrupt_handler>
  /* USER CODE END TIM3_IRQn 1 */
}
 800115e:	bf00      	nop
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	20000114 	.word	0x20000114

08001168 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800116c:	4b08      	ldr	r3, [pc, #32]	; (8001190 <SystemInit+0x28>)
 800116e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001172:	4a07      	ldr	r2, [pc, #28]	; (8001190 <SystemInit+0x28>)
 8001174:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001178:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800117c:	4b04      	ldr	r3, [pc, #16]	; (8001190 <SystemInit+0x28>)
 800117e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001182:	609a      	str	r2, [r3, #8]
#endif
}
 8001184:	bf00      	nop
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	e000ed00 	.word	0xe000ed00

08001194 <set_output_signal_state>:

/*
 *      
 */
void set_output_signal_state(GPIO_TypeDef* GPIO_port_pointer, uint16_t pin_number, SignalLogicLevel_EnumTypeDef requied_logic_level)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	460b      	mov	r3, r1
 800119e:	807b      	strh	r3, [r7, #2]
 80011a0:	4613      	mov	r3, r2
 80011a2:	707b      	strb	r3, [r7, #1]
	if (requied_logic_level == LOGIC_LEVEL_LOW)
 80011a4:	787b      	ldrb	r3, [r7, #1]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d106      	bne.n	80011b8 <set_output_signal_state+0x24>
	{
		HAL_GPIO_WritePin(GPIO_port_pointer, pin_number, GPIO_PIN_RESET);
 80011aa:	887b      	ldrh	r3, [r7, #2]
 80011ac:	2200      	movs	r2, #0
 80011ae:	4619      	mov	r1, r3
 80011b0:	6878      	ldr	r0, [r7, #4]
 80011b2:	f001 fe23 	bl	8002dfc <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(GPIO_port_pointer, pin_number, GPIO_PIN_SET);
	}
}
 80011b6:	e005      	b.n	80011c4 <set_output_signal_state+0x30>
		HAL_GPIO_WritePin(GPIO_port_pointer, pin_number, GPIO_PIN_SET);
 80011b8:	887b      	ldrh	r3, [r7, #2]
 80011ba:	2201      	movs	r2, #1
 80011bc:	4619      	mov	r1, r3
 80011be:	6878      	ldr	r0, [r7, #4]
 80011c0:	f001 fe1c 	bl	8002dfc <HAL_GPIO_WritePin>
}
 80011c4:	bf00      	nop
 80011c6:	3708      	adds	r7, #8
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}

080011cc <check_input_signal_state>:

/*
 *      
 */
void check_input_signal_state(InSignalAttributes_StructTypeDef* signal_to_check)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b084      	sub	sp, #16
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
	GPIO_PinState current_logic_state = HAL_GPIO_ReadPin(signal_to_check->signal_pin.GPIO_port_pointer, signal_to_check->signal_pin.pin_number);
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	889b      	ldrh	r3, [r3, #4]
 80011dc:	4619      	mov	r1, r3
 80011de:	4610      	mov	r0, r2
 80011e0:	f001 fdf4 	bl	8002dcc <HAL_GPIO_ReadPin>
 80011e4:	4603      	mov	r3, r0
 80011e6:	73fb      	strb	r3, [r7, #15]

	switch (current_logic_state)
 80011e8:	7bfb      	ldrb	r3, [r7, #15]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d006      	beq.n	80011fc <check_input_signal_state+0x30>
 80011ee:	2b01      	cmp	r3, #1
 80011f0:	d000      	beq.n	80011f4 <check_input_signal_state+0x28>
	{
		signal_to_check->signal_logic_level = LOGIC_LEVEL_LOW;
		break;
	}
	}
}
 80011f2:	e007      	b.n	8001204 <check_input_signal_state+0x38>
		signal_to_check->signal_logic_level = LOGIC_LEVEL_HIGH;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	2201      	movs	r2, #1
 80011f8:	721a      	strb	r2, [r3, #8]
		break;
 80011fa:	e003      	b.n	8001204 <check_input_signal_state+0x38>
		signal_to_check->signal_logic_level = LOGIC_LEVEL_LOW;
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	2200      	movs	r2, #0
 8001200:	721a      	strb	r2, [r3, #8]
		break;
 8001202:	bf00      	nop
}
 8001204:	bf00      	nop
 8001206:	3710      	adds	r7, #16
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}

0800120c <check_and_update_button_state>:

/*
 *   
 */
void check_and_update_button_state(ButtonAttributes_StructTypeDef* button_to_check, uint32_t ticks_per_sec)
{
 800120c:	b590      	push	{r4, r7, lr}
 800120e:	b083      	sub	sp, #12
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
 8001214:	6039      	str	r1, [r7, #0]
	if (button_to_check->button_released_default_signal_level == LOGIC_LEVEL_LOW)						//        "0"
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	7b1b      	ldrb	r3, [r3, #12]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d12f      	bne.n	800127e <check_and_update_button_state+0x72>
	{
		if (button_to_check->button_signal.signal_logic_level == LOGIC_LEVEL_HIGH)						//        "1"
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	7a1b      	ldrb	r3, [r3, #8]
 8001222:	2b01      	cmp	r3, #1
 8001224:	d124      	bne.n	8001270 <check_and_update_button_state+0x64>
		{
			if (button_to_check->button_current_state != BUTTON_LONG_PRESS)								//       
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	7e1b      	ldrb	r3, [r3, #24]
 800122a:	2b02      	cmp	r3, #2
 800122c:	d008      	beq.n	8001240 <check_and_update_button_state+0x34>
			{
				if (button_to_check->button_pressing_duration_counter >= button_to_check->button_bounce_filter_counts)	//    ,     
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	69da      	ldr	r2, [r3, #28]
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	691b      	ldr	r3, [r3, #16]
 8001236:	429a      	cmp	r2, r3
 8001238:	d302      	bcc.n	8001240 <check_and_update_button_state+0x34>
				{
					button_to_check->button_current_state = BUTTON_SHORT_PRESS;							//    
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	2201      	movs	r2, #1
 800123e:	761a      	strb	r2, [r3, #24]
				}
			}
			if (button_to_check->button_pressing_duration_counter >= convert_ms_to_ticks(button_to_check->button_long_press_ms, ticks_per_sec))			//         
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	69dc      	ldr	r4, [r3, #28]
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	695b      	ldr	r3, [r3, #20]
 8001248:	6839      	ldr	r1, [r7, #0]
 800124a:	4618      	mov	r0, r3
 800124c:	f000 fb20 	bl	8001890 <convert_ms_to_ticks>
 8001250:	4603      	mov	r3, r0
 8001252:	429c      	cmp	r4, r3
 8001254:	d306      	bcc.n	8001264 <check_and_update_button_state+0x58>
			{
				button_to_check->button_pressing_duration_counter = button_to_check->button_long_press_ms;			//     
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	695a      	ldr	r2, [r3, #20]
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	61da      	str	r2, [r3, #28]
				button_to_check->button_current_state = BUTTON_LONG_PRESS;								//    
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	2202      	movs	r2, #2
 8001262:	761a      	strb	r2, [r3, #24]
			}
			button_to_check->button_pressing_duration_counter = button_to_check->button_pressing_duration_counter + 1;	//    
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	69db      	ldr	r3, [r3, #28]
 8001268:	1c5a      	adds	r2, r3, #1
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	61da      	str	r2, [r3, #28]
				button_to_check->button_current_state = BUTTON_LONG_PRESS;								//    
			}
			button_to_check->button_pressing_duration_counter = button_to_check->button_pressing_duration_counter + 1;	//    
		}
	}
}
 800126e:	e035      	b.n	80012dc <check_and_update_button_state+0xd0>
			button_to_check->button_pressing_duration_counter = 0;										//    
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	2200      	movs	r2, #0
 8001274:	61da      	str	r2, [r3, #28]
			button_to_check->button_current_state = BUTTON_RELEASED;									//  ,   
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	2200      	movs	r2, #0
 800127a:	761a      	strb	r2, [r3, #24]
}
 800127c:	e02e      	b.n	80012dc <check_and_update_button_state+0xd0>
		if (button_to_check->button_signal.signal_logic_level == LOGIC_LEVEL_HIGH)						//        "1"
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	7a1b      	ldrb	r3, [r3, #8]
 8001282:	2b01      	cmp	r3, #1
 8001284:	d106      	bne.n	8001294 <check_and_update_button_state+0x88>
			button_to_check->button_pressing_duration_counter = 0;										//    
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	2200      	movs	r2, #0
 800128a:	61da      	str	r2, [r3, #28]
			button_to_check->button_current_state = BUTTON_RELEASED;									//  ,   
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	2200      	movs	r2, #0
 8001290:	761a      	strb	r2, [r3, #24]
}
 8001292:	e023      	b.n	80012dc <check_and_update_button_state+0xd0>
			if (button_to_check->button_current_state != BUTTON_LONG_PRESS)								//       
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	7e1b      	ldrb	r3, [r3, #24]
 8001298:	2b02      	cmp	r3, #2
 800129a:	d008      	beq.n	80012ae <check_and_update_button_state+0xa2>
				if (button_to_check->button_pressing_duration_counter >= button_to_check->button_bounce_filter_counts)	//    ,     
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	69da      	ldr	r2, [r3, #28]
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	691b      	ldr	r3, [r3, #16]
 80012a4:	429a      	cmp	r2, r3
 80012a6:	d302      	bcc.n	80012ae <check_and_update_button_state+0xa2>
					button_to_check->button_current_state = BUTTON_SHORT_PRESS;							//    
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	2201      	movs	r2, #1
 80012ac:	761a      	strb	r2, [r3, #24]
			if (button_to_check->button_pressing_duration_counter >= convert_ms_to_ticks(button_to_check->button_long_press_ms, ticks_per_sec))		//         
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	69dc      	ldr	r4, [r3, #28]
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	695b      	ldr	r3, [r3, #20]
 80012b6:	6839      	ldr	r1, [r7, #0]
 80012b8:	4618      	mov	r0, r3
 80012ba:	f000 fae9 	bl	8001890 <convert_ms_to_ticks>
 80012be:	4603      	mov	r3, r0
 80012c0:	429c      	cmp	r4, r3
 80012c2:	d306      	bcc.n	80012d2 <check_and_update_button_state+0xc6>
				button_to_check->button_pressing_duration_counter = button_to_check->button_long_press_ms;			//     
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	695a      	ldr	r2, [r3, #20]
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	61da      	str	r2, [r3, #28]
				button_to_check->button_current_state = BUTTON_LONG_PRESS;								//    
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	2202      	movs	r2, #2
 80012d0:	761a      	strb	r2, [r3, #24]
			button_to_check->button_pressing_duration_counter = button_to_check->button_pressing_duration_counter + 1;	//    
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	69db      	ldr	r3, [r3, #28]
 80012d6:	1c5a      	adds	r2, r3, #1
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	61da      	str	r2, [r3, #28]
}
 80012dc:	bf00      	nop
 80012de:	370c      	adds	r7, #12
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd90      	pop	{r4, r7, pc}

080012e4 <motor_movement_init>:

/*
 *     ,     
 */
void motor_movement_init(MotorObject_StructTypeDef* motor_object, MotorMovementProfile_StructTypeDef* movement_profile)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
 80012ec:	6039      	str	r1, [r7, #0]
	calculate_acceleration_coefficient(movement_profile);
 80012ee:	6838      	ldr	r0, [r7, #0]
 80012f0:	f000 f80a 	bl	8001308 <calculate_acceleration_coefficient>
	reset_movement_counters(motor_object);
 80012f4:	6878      	ldr	r0, [r7, #4]
 80012f6:	f000 f8a0 	bl	800143a <reset_movement_counters>
}
 80012fa:	bf00      	nop
 80012fc:	3708      	adds	r7, #8
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	0000      	movs	r0, r0
 8001304:	0000      	movs	r0, r0
	...

08001308 <calculate_acceleration_coefficient>:

/*
 *   
 */
void calculate_acceleration_coefficient(MotorMovementProfile_StructTypeDef* movement_profile)
{
 8001308:	b5b0      	push	{r4, r5, r7, lr}
 800130a:	b082      	sub	sp, #8
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
	movement_profile->linear_acceleration_coefficient = (movement_profile->max_speed_step_per_ms -  movement_profile->min_speed_step_per_ms)/movement_profile->acceleration_duration_ms;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	ed93 7a04 	vldr	s14, [r3, #16]
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	edd3 7a03 	vldr	s15, [r3, #12]
 800131c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	69db      	ldr	r3, [r3, #28]
 8001324:	ee07 3a90 	vmov	s15, r3
 8001328:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800132c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	edc3 7a05 	vstr	s15, [r3, #20]
	movement_profile->quadratic_acceleration_coefficient = (movement_profile->max_speed_step_per_ms -  movement_profile->min_speed_step_per_ms)/pow(movement_profile->acceleration_duration_ms, 2);
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	ed93 7a04 	vldr	s14, [r3, #16]
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001342:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001346:	ee17 0a90 	vmov	r0, s15
 800134a:	f7ff f8c9 	bl	80004e0 <__aeabi_f2d>
 800134e:	4604      	mov	r4, r0
 8001350:	460d      	mov	r5, r1
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	69db      	ldr	r3, [r3, #28]
 8001356:	4618      	mov	r0, r3
 8001358:	f7ff f8a0 	bl	800049c <__aeabi_ui2d>
 800135c:	4602      	mov	r2, r0
 800135e:	460b      	mov	r3, r1
 8001360:	ed9f 1b0d 	vldr	d1, [pc, #52]	; 8001398 <calculate_acceleration_coefficient+0x90>
 8001364:	ec43 2b10 	vmov	d0, r2, r3
 8001368:	f003 fa9a 	bl	80048a0 <pow>
 800136c:	ec53 2b10 	vmov	r2, r3, d0
 8001370:	4620      	mov	r0, r4
 8001372:	4629      	mov	r1, r5
 8001374:	f7ff fa36 	bl	80007e4 <__aeabi_ddiv>
 8001378:	4603      	mov	r3, r0
 800137a:	460c      	mov	r4, r1
 800137c:	4618      	mov	r0, r3
 800137e:	4621      	mov	r1, r4
 8001380:	f7ff fbb6 	bl	8000af0 <__aeabi_d2uiz>
 8001384:	4602      	mov	r2, r0
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	619a      	str	r2, [r3, #24]
}
 800138a:	bf00      	nop
 800138c:	3708      	adds	r7, #8
 800138e:	46bd      	mov	sp, r7
 8001390:	bdb0      	pop	{r4, r5, r7, pc}
 8001392:	bf00      	nop
 8001394:	f3af 8000 	nop.w
 8001398:	00000000 	.word	0x00000000
 800139c:	40000000 	.word	0x40000000

080013a0 <cyclic_movement_step>:

/*
 *      
 */
void cyclic_movement_step(MotorObject_StructTypeDef* motor_object, MotorMovementProfile_StructTypeDef* movement_profile)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
 80013a8:	6039      	str	r1, [r7, #0]
	if (motor_object->step_impulses_distance_from_limit_switch <= movement_profile->short_distance_step_impulses)					//      ,    
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ae:	461a      	mov	r2, r3
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	429a      	cmp	r2, r3
 80013b6:	d80b      	bhi.n	80013d0 <cyclic_movement_step+0x30>
	{
		motor_object->cyclic_movement_direction = MOVE_TO_COORD_END;			//      
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	2201      	movs	r2, #1
 80013bc:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
		motor_check_counter_and_make_step_to_direction(motor_object, movement_profile, MOVE_TO_COORD_END);											//       
 80013c0:	2201      	movs	r2, #1
 80013c2:	6839      	ldr	r1, [r7, #0]
 80013c4:	6878      	ldr	r0, [r7, #4]
 80013c6:	f000 f858 	bl	800147a <motor_check_counter_and_make_step_to_direction>
		reset_movement_counters(motor_object);
 80013ca:	6878      	ldr	r0, [r7, #4]
 80013cc:	f000 f835 	bl	800143a <reset_movement_counters>
	}
	/*
	 *          (  )
	 */
	if ((motor_object->step_impulses_distance_from_limit_switch > movement_profile->short_distance_step_impulses) && \
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013d4:	461a      	mov	r2, r3
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	429a      	cmp	r2, r3
 80013dc:	d916      	bls.n	800140c <cyclic_movement_step+0x6c>
			(motor_object->step_impulses_distance_from_limit_switch < movement_profile->far_distance_step_impulses))
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013e2:	461a      	mov	r2, r3
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	689b      	ldr	r3, [r3, #8]
	if ((motor_object->step_impulses_distance_from_limit_switch > movement_profile->short_distance_step_impulses) && \
 80013e8:	429a      	cmp	r2, r3
 80013ea:	d20f      	bcs.n	800140c <cyclic_movement_step+0x6c>
	{
		if (motor_object->cyclic_movement_direction == MOVE_TO_COORD_END)		//       
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 80013f2:	2b01      	cmp	r3, #1
 80013f4:	d105      	bne.n	8001402 <cyclic_movement_step+0x62>
		{
			motor_check_counter_and_make_step_to_direction(motor_object, movement_profile, MOVE_TO_COORD_END);										//     
 80013f6:	2201      	movs	r2, #1
 80013f8:	6839      	ldr	r1, [r7, #0]
 80013fa:	6878      	ldr	r0, [r7, #4]
 80013fc:	f000 f83d 	bl	800147a <motor_check_counter_and_make_step_to_direction>
 8001400:	e004      	b.n	800140c <cyclic_movement_step+0x6c>
		}
		else
		{
			motor_check_counter_and_make_step_to_direction(motor_object, movement_profile, MOVE_TO_COORD_ORIGIN);										//       
 8001402:	2200      	movs	r2, #0
 8001404:	6839      	ldr	r1, [r7, #0]
 8001406:	6878      	ldr	r0, [r7, #4]
 8001408:	f000 f837 	bl	800147a <motor_check_counter_and_make_step_to_direction>
		}
	}
	if (motor_object->step_impulses_distance_from_limit_switch >= movement_profile->far_distance_step_impulses)						//     ,    
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001410:	461a      	mov	r2, r3
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	689b      	ldr	r3, [r3, #8]
 8001416:	429a      	cmp	r2, r3
 8001418:	d30b      	bcc.n	8001432 <cyclic_movement_step+0x92>
	{
		motor_object->cyclic_movement_direction = MOVE_TO_COORD_ORIGIN;					//      
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	2200      	movs	r2, #0
 800141e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
		motor_check_counter_and_make_step_to_direction(motor_object, movement_profile, MOVE_TO_COORD_ORIGIN);											//      
 8001422:	2200      	movs	r2, #0
 8001424:	6839      	ldr	r1, [r7, #0]
 8001426:	6878      	ldr	r0, [r7, #4]
 8001428:	f000 f827 	bl	800147a <motor_check_counter_and_make_step_to_direction>
		reset_movement_counters(motor_object);
 800142c:	6878      	ldr	r0, [r7, #4]
 800142e:	f000 f804 	bl	800143a <reset_movement_counters>
	}
}
 8001432:	bf00      	nop
 8001434:	3708      	adds	r7, #8
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}

0800143a <reset_movement_counters>:

/*
 *   
 */
void reset_movement_counters(MotorObject_StructTypeDef* motor_object)
{
 800143a:	b490      	push	{r4, r7}
 800143c:	b082      	sub	sp, #8
 800143e:	af00      	add	r7, sp, #0
 8001440:	6078      	str	r0, [r7, #4]
	motor_object->ticks_before_next_step_counter = 0;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2200      	movs	r2, #0
 8001446:	64da      	str	r2, [r3, #76]	; 0x4c
	motor_object->ticks_since_start_movement_counter = 0;
 8001448:	687a      	ldr	r2, [r7, #4]
 800144a:	f04f 0300 	mov.w	r3, #0
 800144e:	f04f 0400 	mov.w	r4, #0
 8001452:	e9c2 3414 	strd	r3, r4, [r2, #80]	; 0x50
	motor_object->step_impulses_for_acceleration_counter = 0;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	2200      	movs	r2, #0
 800145a:	665a      	str	r2, [r3, #100]	; 0x64
	motor_object->step_impulses_since_start_movement_counter = 0;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2200      	movs	r2, #0
 8001460:	659a      	str	r2, [r3, #88]	; 0x58
	motor_object->ticks_for_acceleration_counter = 0;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	2200      	movs	r2, #0
 8001466:	661a      	str	r2, [r3, #96]	; 0x60
	motor_object->current_speed_step_per_ms = 0;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	f04f 0200 	mov.w	r2, #0
 800146e:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8001470:	bf00      	nop
 8001472:	3708      	adds	r7, #8
 8001474:	46bd      	mov	sp, r7
 8001476:	bc90      	pop	{r4, r7}
 8001478:	4770      	bx	lr

0800147a <motor_check_counter_and_make_step_to_direction>:

/*
 *     
 */
void motor_check_counter_and_make_step_to_direction(MotorObject_StructTypeDef* motor_object, MotorMovementProfile_StructTypeDef* movement_profile, MotorMoveDirection_EnumTypeDef movement_direction)
{
 800147a:	b590      	push	{r4, r7, lr}
 800147c:	b085      	sub	sp, #20
 800147e:	af00      	add	r7, sp, #0
 8001480:	60f8      	str	r0, [r7, #12]
 8001482:	60b9      	str	r1, [r7, #8]
 8001484:	4613      	mov	r3, r2
 8001486:	71fb      	strb	r3, [r7, #7]
	motor_object->ticks_since_start_movement_counter = motor_object->ticks_since_start_movement_counter + 1;
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	e9d3 1214 	ldrd	r1, r2, [r3, #80]	; 0x50
 800148e:	1c4b      	adds	r3, r1, #1
 8001490:	f142 0400 	adc.w	r4, r2, #0
 8001494:	68fa      	ldr	r2, [r7, #12]
 8001496:	e9c2 3414 	strd	r3, r4, [r2, #80]	; 0x50
	motor_object->ticks_before_next_step_counter = motor_object->ticks_before_next_step_counter - 1;
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800149e:	1e5a      	subs	r2, r3, #1
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	64da      	str	r2, [r3, #76]	; 0x4c
	if (movement_profile->acceleration_type != NO_ACCELERATION)
 80014a4:	68bb      	ldr	r3, [r7, #8]
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d01e      	beq.n	80014ea <motor_check_counter_and_make_step_to_direction+0x70>
	{
		if ((movement_profile->far_distance_step_impulses - motor_object->step_impulses_since_start_movement_counter) >= motor_object->step_impulses_for_acceleration_counter)
 80014ac:	68bb      	ldr	r3, [r7, #8]
 80014ae:	689a      	ldr	r2, [r3, #8]
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014b4:	1ad2      	subs	r2, r2, r3
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80014ba:	429a      	cmp	r2, r3
 80014bc:	d310      	bcc.n	80014e0 <motor_check_counter_and_make_step_to_direction+0x66>
		{
			if (motor_object->current_speed_step_per_ms < movement_profile->max_speed_step_per_ms)
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 80014c4:	68bb      	ldr	r3, [r7, #8]
 80014c6:	edd3 7a04 	vldr	s15, [r3, #16]
 80014ca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014d2:	d50a      	bpl.n	80014ea <motor_check_counter_and_make_step_to_direction+0x70>
			{
				motor_object->ticks_for_acceleration_counter = motor_object->ticks_for_acceleration_counter + 1;
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80014d8:	1c5a      	adds	r2, r3, #1
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	661a      	str	r2, [r3, #96]	; 0x60
 80014de:	e004      	b.n	80014ea <motor_check_counter_and_make_step_to_direction+0x70>
			}
		}
		else
		{
			motor_object->ticks_for_acceleration_counter = motor_object->ticks_for_acceleration_counter - 1;
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80014e4:	1e5a      	subs	r2, r3, #1
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	661a      	str	r2, [r3, #96]	; 0x60
		}
	}

	if (motor_object->ticks_before_next_step_counter <= 0)
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	dc12      	bgt.n	8001518 <motor_check_counter_and_make_step_to_direction+0x9e>
	{
		motor_object->motor_movement_direction = movement_direction;
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	79fa      	ldrb	r2, [r7, #7]
 80014f6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
		motor_direction_pin_set(motor_object);
 80014fa:	68f8      	ldr	r0, [r7, #12]
 80014fc:	f000 f810 	bl	8001520 <motor_direction_pin_set>
		check_limit_switch_and_make_step(motor_object);
 8001500:	68f8      	ldr	r0, [r7, #12]
 8001502:	f000 f84b 	bl	800159c <check_limit_switch_and_make_step>
		motor_object->step_impulses_since_start_movement_counter = motor_object->step_impulses_since_start_movement_counter + 1;
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800150a:	1c5a      	adds	r2, r3, #1
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	659a      	str	r2, [r3, #88]	; 0x58
		calculate_ticks_per_next_step(motor_object, movement_profile);
 8001510:	68b9      	ldr	r1, [r7, #8]
 8001512:	68f8      	ldr	r0, [r7, #12]
 8001514:	f000 f87b 	bl	800160e <calculate_ticks_per_next_step>
	}
}
 8001518:	bf00      	nop
 800151a:	3714      	adds	r7, #20
 800151c:	46bd      	mov	sp, r7
 800151e:	bd90      	pop	{r4, r7, pc}

08001520 <motor_direction_pin_set>:

/*
 *    
 */
void motor_direction_pin_set(MotorObject_StructTypeDef* motor_object)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
	switch (motor_object->motor_movement_direction)																//   
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 800152e:	2b00      	cmp	r3, #0
 8001530:	d002      	beq.n	8001538 <motor_direction_pin_set+0x18>
 8001532:	2b01      	cmp	r3, #1
 8001534:	d017      	beq.n	8001566 <motor_direction_pin_set+0x46>
			HAL_GPIO_WritePin(motor_object->motor_signals.DIR_OUT_signal.signal_pin.GPIO_port_pointer, motor_object->motor_signals.DIR_OUT_signal.signal_pin.pin_number, GPIO_PIN_RESET);
		}
		break;
	}
	}
}
 8001536:	e02d      	b.n	8001594 <motor_direction_pin_set+0x74>
		if (motor_object->DIR_pin_logic_level_inverted)		// !! ifdef											//      
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800153e:	2b00      	cmp	r3, #0
 8001540:	d008      	beq.n	8001554 <motor_direction_pin_set+0x34>
			HAL_GPIO_WritePin(motor_object->motor_signals.DIR_OUT_signal.signal_pin.GPIO_port_pointer, motor_object->motor_signals.DIR_OUT_signal.signal_pin.pin_number, GPIO_PIN_RESET);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	69d8      	ldr	r0, [r3, #28]
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	8c1b      	ldrh	r3, [r3, #32]
 800154a:	2200      	movs	r2, #0
 800154c:	4619      	mov	r1, r3
 800154e:	f001 fc55 	bl	8002dfc <HAL_GPIO_WritePin>
		break;
 8001552:	e01f      	b.n	8001594 <motor_direction_pin_set+0x74>
			HAL_GPIO_WritePin(motor_object->motor_signals.DIR_OUT_signal.signal_pin.GPIO_port_pointer, motor_object->motor_signals.DIR_OUT_signal.signal_pin.pin_number, GPIO_PIN_SET);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	69d8      	ldr	r0, [r3, #28]
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	8c1b      	ldrh	r3, [r3, #32]
 800155c:	2201      	movs	r2, #1
 800155e:	4619      	mov	r1, r3
 8001560:	f001 fc4c 	bl	8002dfc <HAL_GPIO_WritePin>
		break;
 8001564:	e016      	b.n	8001594 <motor_direction_pin_set+0x74>
		if (motor_object->DIR_pin_logic_level_inverted)															//      
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800156c:	2b00      	cmp	r3, #0
 800156e:	d008      	beq.n	8001582 <motor_direction_pin_set+0x62>
			HAL_GPIO_WritePin(motor_object->motor_signals.DIR_OUT_signal.signal_pin.GPIO_port_pointer, motor_object->motor_signals.DIR_OUT_signal.signal_pin.pin_number, GPIO_PIN_SET);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	69d8      	ldr	r0, [r3, #28]
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	8c1b      	ldrh	r3, [r3, #32]
 8001578:	2201      	movs	r2, #1
 800157a:	4619      	mov	r1, r3
 800157c:	f001 fc3e 	bl	8002dfc <HAL_GPIO_WritePin>
		break;
 8001580:	e007      	b.n	8001592 <motor_direction_pin_set+0x72>
			HAL_GPIO_WritePin(motor_object->motor_signals.DIR_OUT_signal.signal_pin.GPIO_port_pointer, motor_object->motor_signals.DIR_OUT_signal.signal_pin.pin_number, GPIO_PIN_RESET);
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	69d8      	ldr	r0, [r3, #28]
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	8c1b      	ldrh	r3, [r3, #32]
 800158a:	2200      	movs	r2, #0
 800158c:	4619      	mov	r1, r3
 800158e:	f001 fc35 	bl	8002dfc <HAL_GPIO_WritePin>
		break;
 8001592:	bf00      	nop
}
 8001594:	bf00      	nop
 8001596:	3708      	adds	r7, #8
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}

0800159c <check_limit_switch_and_make_step>:

/*
 *      
 */
void check_limit_switch_and_make_step(MotorObject_StructTypeDef* motor_object)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b082      	sub	sp, #8
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
	/*
//	 *      ,    ,         
	 */
	if ((motor_object->motor_movement_direction == MOVE_TO_COORD_ORIGIN) && \
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d11b      	bne.n	80015e6 <check_limit_switch_and_make_step+0x4a>
		(!(limit_switch_return_state(motor_object))) && \
 80015ae:	6878      	ldr	r0, [r7, #4]
 80015b0:	f000 f91a 	bl	80017e8 <limit_switch_return_state>
 80015b4:	4603      	mov	r3, r0
 80015b6:	f083 0301 	eor.w	r3, r3, #1
 80015ba:	b2db      	uxtb	r3, r3
	if ((motor_object->motor_movement_direction == MOVE_TO_COORD_ORIGIN) && \
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d012      	beq.n	80015e6 <check_limit_switch_and_make_step+0x4a>
		(motor_object->limit_emergency_counter < motor_object->emergency_step_impulses_to_limit))
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
		(!(limit_switch_return_state(motor_object))) && \
 80015c8:	429a      	cmp	r2, r3
 80015ca:	da0c      	bge.n	80015e6 <check_limit_switch_and_make_step+0x4a>
	{
		step_toggle(motor_object);																				//  
 80015cc:	6878      	ldr	r0, [r7, #4]
 80015ce:	f000 f935 	bl	800183c <step_toggle>
		motor_object->step_impulses_distance_from_limit_switch = motor_object->step_impulses_distance_from_limit_switch - 1;		//      
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015d6:	1e5a      	subs	r2, r3, #1
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	641a      	str	r2, [r3, #64]	; 0x40
		motor_object->limit_emergency_counter = motor_object->limit_emergency_counter + 1;							//    
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015e0:	1c5a      	adds	r2, r3, #1
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	645a      	str	r2, [r3, #68]	; 0x44
	}
	if (motor_object->motor_movement_direction == MOVE_TO_COORD_END)											//      
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80015ec:	2b01      	cmp	r3, #1
 80015ee:	d10a      	bne.n	8001606 <check_limit_switch_and_make_step+0x6a>
	{
		step_toggle(motor_object);																				//  
 80015f0:	6878      	ldr	r0, [r7, #4]
 80015f2:	f000 f923 	bl	800183c <step_toggle>
		motor_object->step_impulses_distance_from_limit_switch = motor_object->step_impulses_distance_from_limit_switch + 1;		//      
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015fa:	1c5a      	adds	r2, r3, #1
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	641a      	str	r2, [r3, #64]	; 0x40
		motor_object->limit_emergency_counter = 0;															//    
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2200      	movs	r2, #0
 8001604:	645a      	str	r2, [r3, #68]	; 0x44
	}
}
 8001606:	bf00      	nop
 8001608:	3708      	adds	r7, #8
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}

0800160e <calculate_ticks_per_next_step>:

void calculate_ticks_per_next_step(MotorObject_StructTypeDef* motor_object, MotorMovementProfile_StructTypeDef* movement_profile)
{
 800160e:	b590      	push	{r4, r7, lr}
 8001610:	b083      	sub	sp, #12
 8001612:	af00      	add	r7, sp, #0
 8001614:	6078      	str	r0, [r7, #4]
 8001616:	6039      	str	r1, [r7, #0]
	switch (movement_profile->acceleration_type)
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	781b      	ldrb	r3, [r3, #0]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d10e      	bne.n	800163e <calculate_ticks_per_next_step+0x30>
	{
	case (NO_ACCELERATION):
	{
		motor_object->ticks_before_next_step_counter = motor_object->motor_timer_ticks_per_ms/movement_profile->max_speed_step_per_ms;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	ed93 7a04 	vldr	s14, [r3, #16]
 800162c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001630:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001634:	ee17 2a90 	vmov	r2, s15
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	64da      	str	r2, [r3, #76]	; 0x4c
		break;
 800163c:	e05e      	b.n	80016fc <calculate_ticks_per_next_step+0xee>
	}
	default:
	{
		//         /,   ,    . 
		if ((movement_profile->far_distance_step_impulses - motor_object->step_impulses_since_start_movement_counter) > motor_object->step_impulses_for_acceleration_counter)
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	689a      	ldr	r2, [r3, #8]
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001646:	1ad2      	subs	r2, r2, r3
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800164c:	429a      	cmp	r2, r3
 800164e:	d93a      	bls.n	80016c6 <calculate_ticks_per_next_step+0xb8>
		{
			//      , 
			if (motor_object->current_speed_step_per_ms < movement_profile->max_speed_step_per_ms)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	edd3 7a04 	vldr	s15, [r3, #16]
 800165c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001660:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001664:	d520      	bpl.n	80016a8 <calculate_ticks_per_next_step+0x9a>
			{
				motor_object->current_speed_step_per_ms = movement_time_function(motor_object->ticks_since_start_movement_counter, motor_object, movement_profile);
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	e9d3 3414 	ldrd	r3, r4, [r3, #80]	; 0x50
 800166c:	683a      	ldr	r2, [r7, #0]
 800166e:	6879      	ldr	r1, [r7, #4]
 8001670:	4618      	mov	r0, r3
 8001672:	f000 f849 	bl	8001708 <movement_time_function>
 8001676:	eef0 7a40 	vmov.f32	s15, s0
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
				motor_object->ticks_before_next_step_counter = motor_object->motor_timer_ticks_per_ms/motor_object->current_speed_step_per_ms;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 800168c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001690:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001694:	ee17 2a90 	vmov	r2, s15
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	64da      	str	r2, [r3, #76]	; 0x4c
				motor_object->step_impulses_for_acceleration_counter = motor_object->step_impulses_for_acceleration_counter + 1;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80016a0:	1c5a      	adds	r2, r3, #1
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	665a      	str	r2, [r3, #100]	; 0x64
		else
		{
			motor_object->current_speed_step_per_ms = movement_time_function(motor_object->ticks_for_acceleration_counter, motor_object, movement_profile);
			motor_object->ticks_before_next_step_counter = motor_object->motor_timer_ticks_per_ms/motor_object->current_speed_step_per_ms;
		}
		break;
 80016a6:	e028      	b.n	80016fa <calculate_ticks_per_next_step+0xec>
				motor_object->ticks_before_next_step_counter = motor_object->motor_timer_ticks_per_ms/movement_profile->max_speed_step_per_ms;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	ed93 7a04 	vldr	s14, [r3, #16]
 80016b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016bc:	ee17 2a90 	vmov	r2, s15
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	64da      	str	r2, [r3, #76]	; 0x4c
		break;
 80016c4:	e019      	b.n	80016fa <calculate_ticks_per_next_step+0xec>
			motor_object->current_speed_step_per_ms = movement_time_function(motor_object->ticks_for_acceleration_counter, motor_object, movement_profile);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016ca:	683a      	ldr	r2, [r7, #0]
 80016cc:	6879      	ldr	r1, [r7, #4]
 80016ce:	4618      	mov	r0, r3
 80016d0:	f000 f81a 	bl	8001708 <movement_time_function>
 80016d4:	eef0 7a40 	vmov.f32	s15, s0
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
			motor_object->ticks_before_next_step_counter = motor_object->motor_timer_ticks_per_ms/motor_object->current_speed_step_per_ms;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 80016ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016ee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016f2:	ee17 2a90 	vmov	r2, s15
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	64da      	str	r2, [r3, #76]	; 0x4c
		break;
 80016fa:	bf00      	nop
	}
	}
}
 80016fc:	bf00      	nop
 80016fe:	370c      	adds	r7, #12
 8001700:	46bd      	mov	sp, r7
 8001702:	bd90      	pop	{r4, r7, pc}
 8001704:	0000      	movs	r0, r0
	...

08001708 <movement_time_function>:


float movement_time_function(uint32_t ticks_value, MotorObject_StructTypeDef* motor_object, MotorMovementProfile_StructTypeDef* movement_profile)
{
 8001708:	b5f0      	push	{r4, r5, r6, r7, lr}
 800170a:	b087      	sub	sp, #28
 800170c:	af00      	add	r7, sp, #0
 800170e:	60f8      	str	r0, [r7, #12]
 8001710:	60b9      	str	r1, [r7, #8]
 8001712:	607a      	str	r2, [r7, #4]
	float calculated_speed_step_per_ms = 0;
 8001714:	f04f 0300 	mov.w	r3, #0
 8001718:	617b      	str	r3, [r7, #20]
	switch (movement_profile->acceleration_type)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	781b      	ldrb	r3, [r3, #0]
 800171e:	2b01      	cmp	r3, #1
 8001720:	d002      	beq.n	8001728 <movement_time_function+0x20>
 8001722:	2b02      	cmp	r3, #2
 8001724:	d017      	beq.n	8001756 <movement_time_function+0x4e>
		break;
	}
	default:
	{

		break;
 8001726:	e053      	b.n	80017d0 <movement_time_function+0xc8>
		calculated_speed_step_per_ms = ((ticks_value/motor_object->motor_timer_ticks_per_ms) * movement_profile->linear_acceleration_coefficient) + (movement_profile->min_speed_step_per_ms);
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	ee07 3a90 	vmov	s15, r3
 800172e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001732:	68bb      	ldr	r3, [r7, #8]
 8001734:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8001738:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	edd3 7a05 	vldr	s15, [r3, #20]
 8001742:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	edd3 7a03 	vldr	s15, [r3, #12]
 800174c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001750:	edc7 7a05 	vstr	s15, [r7, #20]
		break;
 8001754:	e03c      	b.n	80017d0 <movement_time_function+0xc8>
		calculated_speed_step_per_ms = (pow((ticks_value/motor_object->motor_timer_ticks_per_ms), 2) * movement_profile->linear_acceleration_coefficient) + (movement_profile->min_speed_step_per_ms);
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	ee07 3a90 	vmov	s15, r3
 800175c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001760:	68bb      	ldr	r3, [r7, #8]
 8001762:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8001766:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800176a:	ee16 0a90 	vmov	r0, s13
 800176e:	f7fe feb7 	bl	80004e0 <__aeabi_f2d>
 8001772:	4603      	mov	r3, r0
 8001774:	460c      	mov	r4, r1
 8001776:	ed9f 1b1a 	vldr	d1, [pc, #104]	; 80017e0 <movement_time_function+0xd8>
 800177a:	ec44 3b10 	vmov	d0, r3, r4
 800177e:	f003 f88f 	bl	80048a0 <pow>
 8001782:	ec56 5b10 	vmov	r5, r6, d0
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	695b      	ldr	r3, [r3, #20]
 800178a:	4618      	mov	r0, r3
 800178c:	f7fe fea8 	bl	80004e0 <__aeabi_f2d>
 8001790:	4603      	mov	r3, r0
 8001792:	460c      	mov	r4, r1
 8001794:	461a      	mov	r2, r3
 8001796:	4623      	mov	r3, r4
 8001798:	4628      	mov	r0, r5
 800179a:	4631      	mov	r1, r6
 800179c:	f7fe fef8 	bl	8000590 <__aeabi_dmul>
 80017a0:	4603      	mov	r3, r0
 80017a2:	460c      	mov	r4, r1
 80017a4:	4625      	mov	r5, r4
 80017a6:	461c      	mov	r4, r3
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	68db      	ldr	r3, [r3, #12]
 80017ac:	4618      	mov	r0, r3
 80017ae:	f7fe fe97 	bl	80004e0 <__aeabi_f2d>
 80017b2:	4602      	mov	r2, r0
 80017b4:	460b      	mov	r3, r1
 80017b6:	4620      	mov	r0, r4
 80017b8:	4629      	mov	r1, r5
 80017ba:	f7fe fd33 	bl	8000224 <__adddf3>
 80017be:	4603      	mov	r3, r0
 80017c0:	460c      	mov	r4, r1
 80017c2:	4618      	mov	r0, r3
 80017c4:	4621      	mov	r1, r4
 80017c6:	f7ff f9b3 	bl	8000b30 <__aeabi_d2f>
 80017ca:	4603      	mov	r3, r0
 80017cc:	617b      	str	r3, [r7, #20]
		break;
 80017ce:	bf00      	nop
	}
	}
	return calculated_speed_step_per_ms;
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	ee07 3a90 	vmov	s15, r3
}
 80017d6:	eeb0 0a67 	vmov.f32	s0, s15
 80017da:	371c      	adds	r7, #28
 80017dc:	46bd      	mov	sp, r7
 80017de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017e0:	00000000 	.word	0x00000000
 80017e4:	40000000 	.word	0x40000000

080017e8 <limit_switch_return_state>:

/*
 *     
 */
_Bool limit_switch_return_state(MotorObject_StructTypeDef* motor_object)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b084      	sub	sp, #16
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
	_Bool current_state;																			//   
	check_input_signal_state(&motor_object->limit_switch.limit_switch_IN_signal);					//    
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	4618      	mov	r0, r3
 80017f4:	f7ff fcea 	bl	80011cc <check_input_signal_state>
	if (motor_object->limit_switch.limit_switch_logic_inverted)										//      
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	7b1b      	ldrb	r3, [r3, #12]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d00c      	beq.n	800181a <limit_switch_return_state+0x32>
	{
		if (motor_object->limit_switch.limit_switch_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW)			//     "0"
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	7a1b      	ldrb	r3, [r3, #8]
 8001804:	2b00      	cmp	r3, #0
 8001806:	d105      	bne.n	8001814 <limit_switch_return_state+0x2c>
		{
			current_state = 1;																		//     "1"
 8001808:	2301      	movs	r3, #1
 800180a:	73fb      	strb	r3, [r7, #15]
			motor_object->step_impulses_distance_from_limit_switch = 0;										//     
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	2200      	movs	r2, #0
 8001810:	641a      	str	r2, [r3, #64]	; 0x40
 8001812:	e00e      	b.n	8001832 <limit_switch_return_state+0x4a>
		}
		else
		{
			current_state = 0;																		//      "0"
 8001814:	2300      	movs	r3, #0
 8001816:	73fb      	strb	r3, [r7, #15]
 8001818:	e00b      	b.n	8001832 <limit_switch_return_state+0x4a>
		}
	}
	else
	{
		if (motor_object->limit_switch.limit_switch_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW)			//      "0"
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	7a1b      	ldrb	r3, [r3, #8]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d102      	bne.n	8001828 <limit_switch_return_state+0x40>
		{
			current_state = 0;																		//     "0"
 8001822:	2300      	movs	r3, #0
 8001824:	73fb      	strb	r3, [r7, #15]
 8001826:	e004      	b.n	8001832 <limit_switch_return_state+0x4a>
		}
		else
		{
			current_state = 1;																		//      "1"
 8001828:	2301      	movs	r3, #1
 800182a:	73fb      	strb	r3, [r7, #15]
			motor_object->step_impulses_distance_from_limit_switch = 0;												//     
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	2200      	movs	r2, #0
 8001830:	641a      	str	r2, [r3, #64]	; 0x40
		}
	}
	return current_state;																			//    
 8001832:	7bfb      	ldrb	r3, [r7, #15]
}
 8001834:	4618      	mov	r0, r3
 8001836:	3710      	adds	r7, #16
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}

0800183c <step_toggle>:

/*
 *  
 */
void step_toggle(MotorObject_StructTypeDef* motor_object)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b082      	sub	sp, #8
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
	switch (motor_object->step_pin_current_phase)															//       
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800184a:	2b00      	cmp	r3, #0
 800184c:	d002      	beq.n	8001854 <step_toggle+0x18>
 800184e:	2b01      	cmp	r3, #1
 8001850:	d00d      	beq.n	800186e <step_toggle+0x32>
		HAL_GPIO_WritePin(motor_object->motor_signals.STEP_OUT_signal.signal_pin.GPIO_port_pointer, motor_object->motor_signals.STEP_OUT_signal.signal_pin.pin_number, GPIO_PIN_RESET);
		motor_object->step_pin_current_phase = STEP_LOW_PHASE;												//  ,        "0"
		break;
	}
	}
}
 8001852:	e019      	b.n	8001888 <step_toggle+0x4c>
		HAL_GPIO_WritePin(motor_object->motor_signals.STEP_OUT_signal.signal_pin.GPIO_port_pointer, motor_object->motor_signals.STEP_OUT_signal.signal_pin.pin_number, GPIO_PIN_SET);
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	6918      	ldr	r0, [r3, #16]
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	8a9b      	ldrh	r3, [r3, #20]
 800185c:	2201      	movs	r2, #1
 800185e:	4619      	mov	r1, r3
 8001860:	f001 facc 	bl	8002dfc <HAL_GPIO_WritePin>
		motor_object->step_pin_current_phase = STEP_HIGH_PHASE;												//  ,        "1"
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	2201      	movs	r2, #1
 8001868:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
		break;
 800186c:	e00c      	b.n	8001888 <step_toggle+0x4c>
		HAL_GPIO_WritePin(motor_object->motor_signals.STEP_OUT_signal.signal_pin.GPIO_port_pointer, motor_object->motor_signals.STEP_OUT_signal.signal_pin.pin_number, GPIO_PIN_RESET);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6918      	ldr	r0, [r3, #16]
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	8a9b      	ldrh	r3, [r3, #20]
 8001876:	2200      	movs	r2, #0
 8001878:	4619      	mov	r1, r3
 800187a:	f001 fabf 	bl	8002dfc <HAL_GPIO_WritePin>
		motor_object->step_pin_current_phase = STEP_LOW_PHASE;												//  ,        "0"
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	2200      	movs	r2, #0
 8001882:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
		break;
 8001886:	bf00      	nop
}
 8001888:	bf00      	nop
 800188a:	3708      	adds	r7, #8
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}

08001890 <convert_ms_to_ticks>:

uint32_t convert_ms_to_ticks(uint32_t seconds, uint32_t ticks_per_sec)
{
 8001890:	b480      	push	{r7}
 8001892:	b085      	sub	sp, #20
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
 8001898:	6039      	str	r1, [r7, #0]
	uint32_t ticks_per_time;
	ticks_per_time = seconds*ticks_per_sec;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	683a      	ldr	r2, [r7, #0]
 800189e:	fb02 f303 	mul.w	r3, r2, r3
 80018a2:	60fb      	str	r3, [r7, #12]
	return ticks_per_time;
 80018a4:	68fb      	ldr	r3, [r7, #12]
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	3714      	adds	r7, #20
 80018aa:	46bd      	mov	sp, r7
 80018ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b0:	4770      	bx	lr
	...

080018b4 <device_init>:
/*
 *  
 */

void device_init(void)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	af00      	add	r7, sp, #0
	device_current_state = DEVICE_STARTS;						//   :  
 80018b8:	4b0f      	ldr	r3, [pc, #60]	; (80018f8 <device_init+0x44>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	701a      	strb	r2, [r3, #0]
	input_pins_init();												//   (   ,    )
 80018be:	f000 f82b 	bl	8001918 <input_pins_init>
	output_signals_state_init(LOGIC_LEVEL_HIGH);				//    
 80018c2:	2001      	movs	r0, #1
 80018c4:	f000 fa16 	bl	8001cf4 <output_signals_state_init>
	input_signals_state_update();								//    
 80018c8:	f000 f9de 	bl	8001c88 <input_signals_state_update>
	device_modules_init();										//    (, , ,  1, DIP-)
 80018cc:	f000 f89a 	bl	8001a04 <device_modules_init>
	buttons_state_update();										//   
 80018d0:	f000 fa60 	bl	8001d94 <buttons_state_update>
	set_grid_out_signal();										//     
 80018d4:	f000 fc0c 	bl	80020f0 <set_grid_out_signal>
	buckybreak_laser_disable();									//   buckybreak  
 80018d8:	f000 fc44 	bl	8002164 <buckybreak_laser_disable>
	dip_switch_state_update();									//     
 80018dc:	f000 f974 	bl	8001bc8 <dip_switch_state_update>
	bucky_ready_dsable();
 80018e0:	f000 fcba 	bl	8002258 <bucky_ready_dsable>
	enable_pin_set();											//   "1"    "Enable"
 80018e4:	f000 f80c 	bl	8001900 <enable_pin_set>
	error_code = NO_ERROR;										//   
 80018e8:	4b04      	ldr	r3, [pc, #16]	; (80018fc <device_init+0x48>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	701a      	strb	r2, [r3, #0]
	signals_check_timer_interrupts_start();						//     
 80018ee:	f000 fa41 	bl	8001d74 <signals_check_timer_interrupts_start>
}
 80018f2:	bf00      	nop
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	20000180 	.word	0x20000180
 80018fc:	20000304 	.word	0x20000304

08001900 <enable_pin_set>:

/*
 *
 */
void enable_pin_set(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	af00      	add	r7, sp, #0
	if (ENABLE_PIN_LOGIC_LEVEL_INVERTED)
	{
		set_output_signal_state(MOTOR_ENABLE_OUT_PORT, MOTOR_ENABLE_OUT_PIN, LOGIC_LEVEL_LOW);
 8001904:	2200      	movs	r2, #0
 8001906:	2120      	movs	r1, #32
 8001908:	4802      	ldr	r0, [pc, #8]	; (8001914 <enable_pin_set+0x14>)
 800190a:	f7ff fc43 	bl	8001194 <set_output_signal_state>
	}
	else
	{
		set_output_signal_state(MOTOR_ENABLE_OUT_PORT, MOTOR_ENABLE_OUT_PIN, LOGIC_LEVEL_HIGH);
	}
}
 800190e:	bf00      	nop
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	48000400 	.word	0x48000400

08001918 <input_pins_init>:

/*
 *   ,   ,   
 */
void input_pins_init(void)
{
 8001918:	b480      	push	{r7}
 800191a:	af00      	add	r7, sp, #0
	grid_sensor.GRID_180_DETECT_IN_signal.signal_pin.GPIO_port_pointer = GPIOA;
 800191c:	4b30      	ldr	r3, [pc, #192]	; (80019e0 <input_pins_init+0xc8>)
 800191e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001922:	60da      	str	r2, [r3, #12]
	grid_sensor.GRID_180_DETECT_IN_signal.signal_pin.pin_number = GRID_180_DETECT_Pin;					//    (  180)
 8001924:	4b2e      	ldr	r3, [pc, #184]	; (80019e0 <input_pins_init+0xc8>)
 8001926:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800192a:	821a      	strh	r2, [r3, #16]

	grid_sensor.GRID_120_DETECT_IN_signal.signal_pin.GPIO_port_pointer = GPIOA;
 800192c:	4b2c      	ldr	r3, [pc, #176]	; (80019e0 <input_pins_init+0xc8>)
 800192e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001932:	601a      	str	r2, [r3, #0]
	grid_sensor.GRID_120_DETECT_IN_signal.signal_pin.pin_number = GRID_120_DETECT_Pin;					//    (  120)
 8001934:	4b2a      	ldr	r3, [pc, #168]	; (80019e0 <input_pins_init+0xc8>)
 8001936:	f44f 7200 	mov.w	r2, #512	; 0x200
 800193a:	809a      	strh	r2, [r3, #4]

	grid_supply_button.button_signal.signal_pin.GPIO_port_pointer = GPIOA;
 800193c:	4b29      	ldr	r3, [pc, #164]	; (80019e4 <input_pins_init+0xcc>)
 800193e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001942:	601a      	str	r2, [r3, #0]
	grid_supply_button.button_signal.signal_pin.pin_number = GRID_BUTTON_Pin;							//    
 8001944:	4b27      	ldr	r3, [pc, #156]	; (80019e4 <input_pins_init+0xcc>)
 8001946:	2280      	movs	r2, #128	; 0x80
 8001948:	809a      	strh	r2, [r3, #4]

	ON_TOMO_IN_signal.signal_pin.GPIO_port_pointer = ON_TOMO_GPIO_Port;
 800194a:	4b27      	ldr	r3, [pc, #156]	; (80019e8 <input_pins_init+0xd0>)
 800194c:	4a27      	ldr	r2, [pc, #156]	; (80019ec <input_pins_init+0xd4>)
 800194e:	601a      	str	r2, [r3, #0]
	ON_TOMO_IN_signal.signal_pin.pin_number = ON_TOMO_Pin;												//   ON_TOMO
 8001950:	4b25      	ldr	r3, [pc, #148]	; (80019e8 <input_pins_init+0xd0>)
 8001952:	2202      	movs	r2, #2
 8001954:	809a      	strh	r2, [r3, #4]

	BUCKY_CALL_IN_signal.signal_pin.GPIO_port_pointer = GPIOA;
 8001956:	4b26      	ldr	r3, [pc, #152]	; (80019f0 <input_pins_init+0xd8>)
 8001958:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800195c:	601a      	str	r2, [r3, #0]
	BUCKY_CALL_IN_signal.signal_pin.pin_number = BUCKY_CALL_Pin;										//   BUCKYCALL
 800195e:	4b24      	ldr	r3, [pc, #144]	; (80019f0 <input_pins_init+0xd8>)
 8001960:	2240      	movs	r2, #64	; 0x40
 8001962:	809a      	strh	r2, [r3, #4]

	pushbutton_buckybrake.button_signal.signal_pin.GPIO_port_pointer = GPIOA;
 8001964:	4b23      	ldr	r3, [pc, #140]	; (80019f4 <input_pins_init+0xdc>)
 8001966:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800196a:	601a      	str	r2, [r3, #0]
	pushbutton_buckybrake.button_signal.signal_pin.pin_number = PUSHBUTTON_BUCKYBRAKE_Pin;				//    
 800196c:	4b21      	ldr	r3, [pc, #132]	; (80019f4 <input_pins_init+0xdc>)
 800196e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001972:	809a      	strh	r2, [r3, #4]

	motor_instance_1.limit_switch.limit_switch_IN_signal.signal_pin.GPIO_port_pointer = GPIOA;
 8001974:	4b20      	ldr	r3, [pc, #128]	; (80019f8 <input_pins_init+0xe0>)
 8001976:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800197a:	601a      	str	r2, [r3, #0]
	motor_instance_1.limit_switch.limit_switch_IN_signal.signal_pin.pin_number = GRID_END_POINT_Pin;					//  
 800197c:	4b1e      	ldr	r3, [pc, #120]	; (80019f8 <input_pins_init+0xe0>)
 800197e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001982:	809a      	strh	r2, [r3, #4]
	motor_instance_1.motor_signals.STEP_OUT_signal.signal_pin.GPIO_port_pointer = GPIOB;
 8001984:	4b1c      	ldr	r3, [pc, #112]	; (80019f8 <input_pins_init+0xe0>)
 8001986:	4a1d      	ldr	r2, [pc, #116]	; (80019fc <input_pins_init+0xe4>)
 8001988:	611a      	str	r2, [r3, #16]
	motor_instance_1.motor_signals.STEP_OUT_signal.signal_pin.pin_number = STEP_Pin;
 800198a:	4b1b      	ldr	r3, [pc, #108]	; (80019f8 <input_pins_init+0xe0>)
 800198c:	2280      	movs	r2, #128	; 0x80
 800198e:	829a      	strh	r2, [r3, #20]
	motor_instance_1.motor_signals.DIR_OUT_signal.signal_pin.GPIO_port_pointer = GPIOB;
 8001990:	4b19      	ldr	r3, [pc, #100]	; (80019f8 <input_pins_init+0xe0>)
 8001992:	4a1a      	ldr	r2, [pc, #104]	; (80019fc <input_pins_init+0xe4>)
 8001994:	61da      	str	r2, [r3, #28]
	motor_instance_1.motor_signals.DIR_OUT_signal.signal_pin.pin_number = DIR_Pin;
 8001996:	4b18      	ldr	r3, [pc, #96]	; (80019f8 <input_pins_init+0xe0>)
 8001998:	f44f 7280 	mov.w	r2, #256	; 0x100
 800199c:	841a      	strh	r2, [r3, #32]
	motor_instance_1.motor_signals.ENABLE_OUT_signal.signal_pin.GPIO_port_pointer = GPIOB;
 800199e:	4b16      	ldr	r3, [pc, #88]	; (80019f8 <input_pins_init+0xe0>)
 80019a0:	4a16      	ldr	r2, [pc, #88]	; (80019fc <input_pins_init+0xe4>)
 80019a2:	629a      	str	r2, [r3, #40]	; 0x28
	motor_instance_1.motor_signals.ENABLE_OUT_signal.signal_pin.pin_number = ENABLE_Pin;
 80019a4:	4b14      	ldr	r3, [pc, #80]	; (80019f8 <input_pins_init+0xe0>)
 80019a6:	2220      	movs	r2, #32
 80019a8:	859a      	strh	r2, [r3, #44]	; 0x2c

	DIP_switch.DIP_SWITCH_1_IN_signal.signal_pin.GPIO_port_pointer = GPIOA;
 80019aa:	4b15      	ldr	r3, [pc, #84]	; (8001a00 <input_pins_init+0xe8>)
 80019ac:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80019b0:	601a      	str	r2, [r3, #0]
	DIP_switch.DIP_SWITCH_1_IN_signal.signal_pin.pin_number = CONFIG_1_Pin;
 80019b2:	4b13      	ldr	r3, [pc, #76]	; (8001a00 <input_pins_init+0xe8>)
 80019b4:	2204      	movs	r2, #4
 80019b6:	809a      	strh	r2, [r3, #4]

	DIP_switch.DIP_SWITCH_2_IN_signal.signal_pin.GPIO_port_pointer = GPIOA;
 80019b8:	4b11      	ldr	r3, [pc, #68]	; (8001a00 <input_pins_init+0xe8>)
 80019ba:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80019be:	60da      	str	r2, [r3, #12]
	DIP_switch.DIP_SWITCH_2_IN_signal.signal_pin.pin_number = CONFIG_2_Pin;
 80019c0:	4b0f      	ldr	r3, [pc, #60]	; (8001a00 <input_pins_init+0xe8>)
 80019c2:	2202      	movs	r2, #2
 80019c4:	821a      	strh	r2, [r3, #16]

	DIP_switch.DIP_SWITCH_3_IN_signal.signal_pin.GPIO_port_pointer = GPIOA;
 80019c6:	4b0e      	ldr	r3, [pc, #56]	; (8001a00 <input_pins_init+0xe8>)
 80019c8:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80019cc:	619a      	str	r2, [r3, #24]
	DIP_switch.DIP_SWITCH_3_IN_signal.signal_pin.pin_number = CONFIG_3_Pin;
 80019ce:	4b0c      	ldr	r3, [pc, #48]	; (8001a00 <input_pins_init+0xe8>)
 80019d0:	2201      	movs	r2, #1
 80019d2:	839a      	strh	r2, [r3, #28]
}
 80019d4:	bf00      	nop
 80019d6:	46bd      	mov	sp, r7
 80019d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019dc:	4770      	bx	lr
 80019de:	bf00      	nop
 80019e0:	20000260 	.word	0x20000260
 80019e4:	20000160 	.word	0x20000160
 80019e8:	20000308 	.word	0x20000308
 80019ec:	48001400 	.word	0x48001400
 80019f0:	20000184 	.word	0x20000184
 80019f4:	200001dc 	.word	0x200001dc
 80019f8:	200000a0 	.word	0x200000a0
 80019fc:	48000400 	.word	0x48000400
 8001a00:	200001b4 	.word	0x200001b4

08001a04 <device_modules_init>:

/*
 *    (, , ,  1)
 */
void device_modules_init(void)
{
 8001a04:	b490      	push	{r4, r7}
 8001a06:	af00      	add	r7, sp, #0
	motor_movement_purpose = MOTOR_PURPOSE_TAKE_INITIAL_POSITION;					//      
 8001a08:	4b57      	ldr	r3, [pc, #348]	; (8001b68 <device_modules_init+0x164>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	701a      	strb	r2, [r3, #0]
	motor_movement_status = MOTOR_MOVEMENT_IN_PROGRESS;							//  ,     
 8001a0e:	4b57      	ldr	r3, [pc, #348]	; (8001b6c <device_modules_init+0x168>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	701a      	strb	r2, [r3, #0]
	exposition_movement_direction = EXPOSITION_MOVEMENT_FROM_INITIAL_POSITION;	//       
 8001a14:	4b56      	ldr	r3, [pc, #344]	; (8001b70 <device_modules_init+0x16c>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	701a      	strb	r2, [r3, #0]
	grid_supply_button.button_released_default_signal_level = LOGIC_LEVEL_LOW;			//  ,       "1"
 8001a1a:	4b56      	ldr	r3, [pc, #344]	; (8001b74 <device_modules_init+0x170>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	731a      	strb	r2, [r3, #12]
	grid_supply_button.button_pressing_duration_counter = 0;							//    
 8001a20:	4b54      	ldr	r3, [pc, #336]	; (8001b74 <device_modules_init+0x170>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	61da      	str	r2, [r3, #28]
	grid_supply_button.button_bounce_filter_counts = BUTTON_BOUNCE_FILTER_COUNTS;
 8001a26:	4b53      	ldr	r3, [pc, #332]	; (8001b74 <device_modules_init+0x170>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	611a      	str	r2, [r3, #16]
	grid_supply_button.button_long_press_ms = BUTTON_LONG_PRESS_DURATION_SEC;
 8001a2c:	4b51      	ldr	r3, [pc, #324]	; (8001b74 <device_modules_init+0x170>)
 8001a2e:	2201      	movs	r2, #1
 8001a30:	615a      	str	r2, [r3, #20]
	ON_TOMO_IN_flag = ON_TOMO_WAS_NOT_ENABLED;											//  ,   ON_TOMO  
 8001a32:	4b51      	ldr	r3, [pc, #324]	; (8001b78 <device_modules_init+0x174>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	701a      	strb	r2, [r3, #0]
	bucky_ready_delay_counter = 0;														//   ,    BUCKY_READY  "1"
 8001a38:	4b50      	ldr	r3, [pc, #320]	; (8001b7c <device_modules_init+0x178>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	701a      	strb	r2, [r3, #0]
	pushbutton_buckybrake.button_released_default_signal_level = LOGIC_LEVEL_LOW;		//  ,       "1"
 8001a3e:	4b50      	ldr	r3, [pc, #320]	; (8001b80 <device_modules_init+0x17c>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	731a      	strb	r2, [r3, #12]
	pushbutton_buckybrake.button_pressing_duration_counter = 0;							//    
 8001a44:	4b4e      	ldr	r3, [pc, #312]	; (8001b80 <device_modules_init+0x17c>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	61da      	str	r2, [r3, #28]
	pushbutton_buckybrake.button_bounce_filter_counts = BUTTON_BOUNCE_FILTER_COUNTS;
 8001a4a:	4b4d      	ldr	r3, [pc, #308]	; (8001b80 <device_modules_init+0x17c>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	611a      	str	r2, [r3, #16]
	pushbutton_buckybrake.button_long_press_ms = BUTTON_LONG_PRESS_DURATION_SEC;
 8001a50:	4b4b      	ldr	r3, [pc, #300]	; (8001b80 <device_modules_init+0x17c>)
 8001a52:	2201      	movs	r2, #1
 8001a54:	615a      	str	r2, [r3, #20]

	motor_instance_1.limit_switch.limit_switch_logic_inverted = LIMIT_SWITCH_LOGIC_LEVEL_INVERTED;
 8001a56:	4b4b      	ldr	r3, [pc, #300]	; (8001b84 <device_modules_init+0x180>)
 8001a58:	2201      	movs	r2, #1
 8001a5a:	731a      	strb	r2, [r3, #12]
	motor_instance_1.emergency_step_impulses_to_limit = EMERGENCY_STEP_IMPULSES_TO_LIMIT;
 8001a5c:	4b49      	ldr	r3, [pc, #292]	; (8001b84 <device_modules_init+0x180>)
 8001a5e:	f242 7210 	movw	r2, #10000	; 0x2710
 8001a62:	635a      	str	r2, [r3, #52]	; 0x34
	motor_instance_1.DIR_pin_logic_level_inverted = DIR_PIN_LOGIC_LEVEL_INVERTED;
 8001a64:	4b47      	ldr	r3, [pc, #284]	; (8001b84 <device_modules_init+0x180>)
 8001a66:	2201      	movs	r2, #1
 8001a68:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	motor_instance_1.motor_timer_ticks_per_ms = MOTOR_TIMER_TICKS_PER_MS;
 8001a6c:	4b45      	ldr	r3, [pc, #276]	; (8001b84 <device_modules_init+0x180>)
 8001a6e:	4a46      	ldr	r2, [pc, #280]	; (8001b88 <device_modules_init+0x184>)
 8001a70:	63da      	str	r2, [r3, #60]	; 0x3c
	motor_instance_1.step_impulses_distance_from_limit_switch = STEP_IMPULSES_DISTANCE_INITIAL;
 8001a72:	4b44      	ldr	r3, [pc, #272]	; (8001b84 <device_modules_init+0x180>)
 8001a74:	2201      	movs	r2, #1
 8001a76:	641a      	str	r2, [r3, #64]	; 0x40
	motor_instance_1.limit_emergency_counter = 0;
 8001a78:	4b42      	ldr	r3, [pc, #264]	; (8001b84 <device_modules_init+0x180>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	645a      	str	r2, [r3, #68]	; 0x44
	motor_instance_1.motor_movement_direction = MOVE_TO_COORD_END;
 8001a7e:	4b41      	ldr	r3, [pc, #260]	; (8001b84 <device_modules_init+0x180>)
 8001a80:	2201      	movs	r2, #1
 8001a82:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	motor_instance_1.step_pin_current_phase = STEP_LOW_PHASE;
 8001a86:	4b3f      	ldr	r3, [pc, #252]	; (8001b84 <device_modules_init+0x180>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
	motor_instance_1.ticks_before_next_step_counter = 0;
 8001a8e:	4b3d      	ldr	r3, [pc, #244]	; (8001b84 <device_modules_init+0x180>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	64da      	str	r2, [r3, #76]	; 0x4c
	motor_instance_1.ticks_since_start_movement_counter = 0;
 8001a94:	4a3b      	ldr	r2, [pc, #236]	; (8001b84 <device_modules_init+0x180>)
 8001a96:	f04f 0300 	mov.w	r3, #0
 8001a9a:	f04f 0400 	mov.w	r4, #0
 8001a9e:	e9c2 3414 	strd	r3, r4, [r2, #80]	; 0x50
	motor_instance_1.step_impulses_since_start_movement_counter = 0;
 8001aa2:	4b38      	ldr	r3, [pc, #224]	; (8001b84 <device_modules_init+0x180>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	659a      	str	r2, [r3, #88]	; 0x58
	motor_instance_1.current_speed_step_per_ms = 0;
 8001aa8:	4b36      	ldr	r3, [pc, #216]	; (8001b84 <device_modules_init+0x180>)
 8001aaa:	f04f 0200 	mov.w	r2, #0
 8001aae:	65da      	str	r2, [r3, #92]	; 0x5c
	motor_instance_1.ticks_for_acceleration_counter = 0;
 8001ab0:	4b34      	ldr	r3, [pc, #208]	; (8001b84 <device_modules_init+0x180>)
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	661a      	str	r2, [r3, #96]	; 0x60
	motor_instance_1.step_impulses_for_acceleration_counter = 0;
 8001ab6:	4b33      	ldr	r3, [pc, #204]	; (8001b84 <device_modules_init+0x180>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	665a      	str	r2, [r3, #100]	; 0x64
	motor_instance_1.cyclic_movement_direction = MOVE_TO_COORD_END;
 8001abc:	4b31      	ldr	r3, [pc, #196]	; (8001b84 <device_modules_init+0x180>)
 8001abe:	2201      	movs	r2, #1
 8001ac0:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

	movement_profile_1_default.acceleration_type = NO_ACCELERATION;
 8001ac4:	4b31      	ldr	r3, [pc, #196]	; (8001b8c <device_modules_init+0x188>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	701a      	strb	r2, [r3, #0]
	movement_profile_1_default.short_distance_step_impulses = SHORT_DISTANCE_STEP_IMPULSES;
 8001aca:	4b30      	ldr	r3, [pc, #192]	; (8001b8c <device_modules_init+0x188>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	605a      	str	r2, [r3, #4]
	movement_profile_1_default.far_distance_step_impulses = FAR_DISTANCE_STEP_IMPULSES;
 8001ad0:	4b2e      	ldr	r3, [pc, #184]	; (8001b8c <device_modules_init+0x188>)
 8001ad2:	f240 7222 	movw	r2, #1826	; 0x722
 8001ad6:	609a      	str	r2, [r3, #8]
	movement_profile_1_default.min_speed_step_per_ms = CONSTANT_SPEED_STEP_PER_MS;
 8001ad8:	4b2c      	ldr	r3, [pc, #176]	; (8001b8c <device_modules_init+0x188>)
 8001ada:	4a2d      	ldr	r2, [pc, #180]	; (8001b90 <device_modules_init+0x18c>)
 8001adc:	60da      	str	r2, [r3, #12]
	movement_profile_1_default.max_speed_step_per_ms = CONSTANT_SPEED_STEP_PER_MS;
 8001ade:	4b2b      	ldr	r3, [pc, #172]	; (8001b8c <device_modules_init+0x188>)
 8001ae0:	4a2b      	ldr	r2, [pc, #172]	; (8001b90 <device_modules_init+0x18c>)
 8001ae2:	611a      	str	r2, [r3, #16]
	movement_profile_1_default.linear_acceleration_coefficient = LINEAR_ACCELERATION_COEFFICIENT_INITIAL;
 8001ae4:	4b29      	ldr	r3, [pc, #164]	; (8001b8c <device_modules_init+0x188>)
 8001ae6:	f04f 0200 	mov.w	r2, #0
 8001aea:	615a      	str	r2, [r3, #20]
	movement_profile_1_default.quadratic_acceleration_coefficient = QUADRATIC_ACCELERATION_COEFFICIENT_INITIAL;
 8001aec:	4b27      	ldr	r3, [pc, #156]	; (8001b8c <device_modules_init+0x188>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	619a      	str	r2, [r3, #24]
	movement_profile_1_default.acceleration_duration_ms = ACCELERATION_DURATION_MS_MODE_00;
 8001af2:	4b26      	ldr	r3, [pc, #152]	; (8001b8c <device_modules_init+0x188>)
 8001af4:	2228      	movs	r2, #40	; 0x28
 8001af6:	61da      	str	r2, [r3, #28]

	movement_profile_2_exposition.acceleration_type = LINEAR_ACCELERATION;
 8001af8:	4b26      	ldr	r3, [pc, #152]	; (8001b94 <device_modules_init+0x190>)
 8001afa:	2201      	movs	r2, #1
 8001afc:	701a      	strb	r2, [r3, #0]
	movement_profile_2_exposition.short_distance_step_impulses = SHORT_DISTANCE_STEP_IMPULSES;
 8001afe:	4b25      	ldr	r3, [pc, #148]	; (8001b94 <device_modules_init+0x190>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	605a      	str	r2, [r3, #4]
	movement_profile_2_exposition.far_distance_step_impulses = FAR_DISTANCE_STEP_IMPULSES;
 8001b04:	4b23      	ldr	r3, [pc, #140]	; (8001b94 <device_modules_init+0x190>)
 8001b06:	f240 7222 	movw	r2, #1826	; 0x722
 8001b0a:	609a      	str	r2, [r3, #8]
	movement_profile_2_exposition.min_speed_step_per_ms = MIN_SPEED_STEP_PER_MS_ALL_MODES;
 8001b0c:	4b21      	ldr	r3, [pc, #132]	; (8001b94 <device_modules_init+0x190>)
 8001b0e:	4a22      	ldr	r2, [pc, #136]	; (8001b98 <device_modules_init+0x194>)
 8001b10:	60da      	str	r2, [r3, #12]
	movement_profile_2_exposition.max_speed_step_per_ms = MAX_SPEED_STEP_PER_MS_MODE_00;
 8001b12:	4b20      	ldr	r3, [pc, #128]	; (8001b94 <device_modules_init+0x190>)
 8001b14:	4a21      	ldr	r2, [pc, #132]	; (8001b9c <device_modules_init+0x198>)
 8001b16:	611a      	str	r2, [r3, #16]
	movement_profile_2_exposition.linear_acceleration_coefficient = LINEAR_ACCELERATION_COEFFICIENT_INITIAL;
 8001b18:	4b1e      	ldr	r3, [pc, #120]	; (8001b94 <device_modules_init+0x190>)
 8001b1a:	f04f 0200 	mov.w	r2, #0
 8001b1e:	615a      	str	r2, [r3, #20]
	movement_profile_2_exposition.quadratic_acceleration_coefficient = QUADRATIC_ACCELERATION_COEFFICIENT_INITIAL;
 8001b20:	4b1c      	ldr	r3, [pc, #112]	; (8001b94 <device_modules_init+0x190>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	619a      	str	r2, [r3, #24]
	movement_profile_2_exposition.acceleration_duration_ms = ACCELERATION_DURATION_MS_MODE_00;
 8001b26:	4b1b      	ldr	r3, [pc, #108]	; (8001b94 <device_modules_init+0x190>)
 8001b28:	2228      	movs	r2, #40	; 0x28
 8001b2a:	61da      	str	r2, [r3, #28]

	movement_profile_3_supply.acceleration_type = NO_ACCELERATION;
 8001b2c:	4b1c      	ldr	r3, [pc, #112]	; (8001ba0 <device_modules_init+0x19c>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	701a      	strb	r2, [r3, #0]
	movement_profile_3_supply.short_distance_step_impulses = SHORT_DISTANCE_STEP_IMPULSES;
 8001b32:	4b1b      	ldr	r3, [pc, #108]	; (8001ba0 <device_modules_init+0x19c>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	605a      	str	r2, [r3, #4]
	movement_profile_3_supply.far_distance_step_impulses = RASTER_SUPPLY_DISTANCE_STEP_IMPULSES;
 8001b38:	4b19      	ldr	r3, [pc, #100]	; (8001ba0 <device_modules_init+0x19c>)
 8001b3a:	f240 7291 	movw	r2, #1937	; 0x791
 8001b3e:	609a      	str	r2, [r3, #8]
	movement_profile_3_supply.min_speed_step_per_ms = RASTER_SUPPLY_SPEED_STEP_PER_MS;
 8001b40:	4b17      	ldr	r3, [pc, #92]	; (8001ba0 <device_modules_init+0x19c>)
 8001b42:	4a18      	ldr	r2, [pc, #96]	; (8001ba4 <device_modules_init+0x1a0>)
 8001b44:	60da      	str	r2, [r3, #12]
	movement_profile_3_supply.max_speed_step_per_ms = RASTER_SUPPLY_SPEED_STEP_PER_MS;
 8001b46:	4b16      	ldr	r3, [pc, #88]	; (8001ba0 <device_modules_init+0x19c>)
 8001b48:	4a16      	ldr	r2, [pc, #88]	; (8001ba4 <device_modules_init+0x1a0>)
 8001b4a:	611a      	str	r2, [r3, #16]
	movement_profile_3_supply.linear_acceleration_coefficient = LINEAR_ACCELERATION_COEFFICIENT_INITIAL;
 8001b4c:	4b14      	ldr	r3, [pc, #80]	; (8001ba0 <device_modules_init+0x19c>)
 8001b4e:	f04f 0200 	mov.w	r2, #0
 8001b52:	615a      	str	r2, [r3, #20]
	movement_profile_3_supply.quadratic_acceleration_coefficient = QUADRATIC_ACCELERATION_COEFFICIENT_INITIAL;
 8001b54:	4b12      	ldr	r3, [pc, #72]	; (8001ba0 <device_modules_init+0x19c>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	619a      	str	r2, [r3, #24]
	movement_profile_3_supply.acceleration_duration_ms = ACCELERATION_DURATION_MS_MODE_00;
 8001b5a:	4b11      	ldr	r3, [pc, #68]	; (8001ba0 <device_modules_init+0x19c>)
 8001b5c:	2228      	movs	r2, #40	; 0x28
 8001b5e:	61da      	str	r2, [r3, #28]
}
 8001b60:	bf00      	nop
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bc90      	pop	{r4, r7}
 8001b66:	4770      	bx	lr
 8001b68:	20000190 	.word	0x20000190
 8001b6c:	20000099 	.word	0x20000099
 8001b70:	20000098 	.word	0x20000098
 8001b74:	20000160 	.word	0x20000160
 8001b78:	200001d8 	.word	0x200001d8
 8001b7c:	20000110 	.word	0x20000110
 8001b80:	200001dc 	.word	0x200001dc
 8001b84:	200000a0 	.word	0x200000a0
 8001b88:	43480000 	.word	0x43480000
 8001b8c:	20000194 	.word	0x20000194
 8001b90:	4029999a 	.word	0x4029999a
 8001b94:	200002c4 	.word	0x200002c4
 8001b98:	4048d4fe 	.word	0x4048d4fe
 8001b9c:	41111eb8 	.word	0x41111eb8
 8001ba0:	200002e4 	.word	0x200002e4
 8001ba4:	407e147b 	.word	0x407e147b

08001ba8 <check_input_signals>:

/*
 *       
 */
void check_input_signals(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	af00      	add	r7, sp, #0
	input_signals_state_update();					//   ,      
 8001bac:	f000 f86c 	bl	8001c88 <input_signals_state_update>
	buttons_state_update();							//    
 8001bb0:	f000 f8f0 	bl	8001d94 <buttons_state_update>
	device_error_check(&motor_instance_1);			//       
 8001bb4:	4803      	ldr	r0, [pc, #12]	; (8001bc4 <check_input_signals+0x1c>)
 8001bb6:	f000 f8fd 	bl	8001db4 <device_error_check>
	read_input_signals_and_set_device_state();		//        
 8001bba:	f000 f99b 	bl	8001ef4 <read_input_signals_and_set_device_state>
}
 8001bbe:	bf00      	nop
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	200000a0 	.word	0x200000a0

08001bc8 <dip_switch_state_update>:

void dip_switch_state_update(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
	if ((DIP_switch.DIP_SWITCH_1_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && (DIP_switch.DIP_SWITCH_2_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH))
 8001bcc:	4b27      	ldr	r3, [pc, #156]	; (8001c6c <dip_switch_state_update+0xa4>)
 8001bce:	7a1b      	ldrb	r3, [r3, #8]
 8001bd0:	2b01      	cmp	r3, #1
 8001bd2:	d109      	bne.n	8001be8 <dip_switch_state_update+0x20>
 8001bd4:	4b25      	ldr	r3, [pc, #148]	; (8001c6c <dip_switch_state_update+0xa4>)
 8001bd6:	7d1b      	ldrb	r3, [r3, #20]
 8001bd8:	2b01      	cmp	r3, #1
 8001bda:	d105      	bne.n	8001be8 <dip_switch_state_update+0x20>
	{
		movement_profile_2_exposition.max_speed_step_per_ms = MAX_SPEED_STEP_PER_MS_MODE_00;
 8001bdc:	4b24      	ldr	r3, [pc, #144]	; (8001c70 <dip_switch_state_update+0xa8>)
 8001bde:	4a25      	ldr	r2, [pc, #148]	; (8001c74 <dip_switch_state_update+0xac>)
 8001be0:	611a      	str	r2, [r3, #16]
		movement_profile_2_exposition.acceleration_duration_ms = ACCELERATION_DURATION_MS_MODE_00;
 8001be2:	4b23      	ldr	r3, [pc, #140]	; (8001c70 <dip_switch_state_update+0xa8>)
 8001be4:	2228      	movs	r2, #40	; 0x28
 8001be6:	61da      	str	r2, [r3, #28]
	}
	if ((DIP_switch.DIP_SWITCH_1_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && (DIP_switch.DIP_SWITCH_2_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW))
 8001be8:	4b20      	ldr	r3, [pc, #128]	; (8001c6c <dip_switch_state_update+0xa4>)
 8001bea:	7a1b      	ldrb	r3, [r3, #8]
 8001bec:	2b01      	cmp	r3, #1
 8001bee:	d109      	bne.n	8001c04 <dip_switch_state_update+0x3c>
 8001bf0:	4b1e      	ldr	r3, [pc, #120]	; (8001c6c <dip_switch_state_update+0xa4>)
 8001bf2:	7d1b      	ldrb	r3, [r3, #20]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d105      	bne.n	8001c04 <dip_switch_state_update+0x3c>
	{
		movement_profile_2_exposition.max_speed_step_per_ms = MAX_SPEED_STEP_PER_MS_MODE_01;
 8001bf8:	4b1d      	ldr	r3, [pc, #116]	; (8001c70 <dip_switch_state_update+0xa8>)
 8001bfa:	4a1f      	ldr	r2, [pc, #124]	; (8001c78 <dip_switch_state_update+0xb0>)
 8001bfc:	611a      	str	r2, [r3, #16]
		movement_profile_2_exposition.acceleration_duration_ms = ACCELERATION_DURATION_MS_MODE_01;
 8001bfe:	4b1c      	ldr	r3, [pc, #112]	; (8001c70 <dip_switch_state_update+0xa8>)
 8001c00:	2220      	movs	r2, #32
 8001c02:	61da      	str	r2, [r3, #28]
	}
	if ((DIP_switch.DIP_SWITCH_1_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW) && (DIP_switch.DIP_SWITCH_2_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH))
 8001c04:	4b19      	ldr	r3, [pc, #100]	; (8001c6c <dip_switch_state_update+0xa4>)
 8001c06:	7a1b      	ldrb	r3, [r3, #8]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d109      	bne.n	8001c20 <dip_switch_state_update+0x58>
 8001c0c:	4b17      	ldr	r3, [pc, #92]	; (8001c6c <dip_switch_state_update+0xa4>)
 8001c0e:	7d1b      	ldrb	r3, [r3, #20]
 8001c10:	2b01      	cmp	r3, #1
 8001c12:	d105      	bne.n	8001c20 <dip_switch_state_update+0x58>
	{
		movement_profile_2_exposition.max_speed_step_per_ms = MAX_SPEED_STEP_PER_MS_MODE_10;
 8001c14:	4b16      	ldr	r3, [pc, #88]	; (8001c70 <dip_switch_state_update+0xa8>)
 8001c16:	4a19      	ldr	r2, [pc, #100]	; (8001c7c <dip_switch_state_update+0xb4>)
 8001c18:	611a      	str	r2, [r3, #16]
		movement_profile_2_exposition.acceleration_duration_ms = ACCELERATION_DURATION_MS_MODE_10;
 8001c1a:	4b15      	ldr	r3, [pc, #84]	; (8001c70 <dip_switch_state_update+0xa8>)
 8001c1c:	222b      	movs	r2, #43	; 0x2b
 8001c1e:	61da      	str	r2, [r3, #28]
	}
	if ((DIP_switch.DIP_SWITCH_1_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW) && (DIP_switch.DIP_SWITCH_2_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW))
 8001c20:	4b12      	ldr	r3, [pc, #72]	; (8001c6c <dip_switch_state_update+0xa4>)
 8001c22:	7a1b      	ldrb	r3, [r3, #8]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d109      	bne.n	8001c3c <dip_switch_state_update+0x74>
 8001c28:	4b10      	ldr	r3, [pc, #64]	; (8001c6c <dip_switch_state_update+0xa4>)
 8001c2a:	7d1b      	ldrb	r3, [r3, #20]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d105      	bne.n	8001c3c <dip_switch_state_update+0x74>
	{
		movement_profile_2_exposition.max_speed_step_per_ms = MAX_SPEED_STEP_PER_MS_MODE_11;
 8001c30:	4b0f      	ldr	r3, [pc, #60]	; (8001c70 <dip_switch_state_update+0xa8>)
 8001c32:	4a13      	ldr	r2, [pc, #76]	; (8001c80 <dip_switch_state_update+0xb8>)
 8001c34:	611a      	str	r2, [r3, #16]
		movement_profile_2_exposition.acceleration_duration_ms = ACCELERATION_DURATION_MS_MODE_11;
 8001c36:	4b0e      	ldr	r3, [pc, #56]	; (8001c70 <dip_switch_state_update+0xa8>)
 8001c38:	2234      	movs	r2, #52	; 0x34
 8001c3a:	61da      	str	r2, [r3, #28]
	}
	switch (DIP_switch.DIP_SWITCH_3_IN_signal.signal_logic_level)
 8001c3c:	4b0b      	ldr	r3, [pc, #44]	; (8001c6c <dip_switch_state_update+0xa4>)
 8001c3e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d002      	beq.n	8001c4c <dip_switch_state_update+0x84>
 8001c46:	2b01      	cmp	r3, #1
 8001c48:	d005      	beq.n	8001c56 <dip_switch_state_update+0x8e>
	{
		motor_instance_1.DIR_pin_logic_level_inverted = 0;
		break;
	}
	}
}
 8001c4a:	e009      	b.n	8001c60 <dip_switch_state_update+0x98>
		motor_instance_1.DIR_pin_logic_level_inverted = 1;
 8001c4c:	4b0d      	ldr	r3, [pc, #52]	; (8001c84 <dip_switch_state_update+0xbc>)
 8001c4e:	2201      	movs	r2, #1
 8001c50:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		break;
 8001c54:	e004      	b.n	8001c60 <dip_switch_state_update+0x98>
		motor_instance_1.DIR_pin_logic_level_inverted = 0;
 8001c56:	4b0b      	ldr	r3, [pc, #44]	; (8001c84 <dip_switch_state_update+0xbc>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		break;
 8001c5e:	bf00      	nop
}
 8001c60:	bf00      	nop
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr
 8001c6a:	bf00      	nop
 8001c6c:	200001b4 	.word	0x200001b4
 8001c70:	200002c4 	.word	0x200002c4
 8001c74:	41111eb8 	.word	0x41111eb8
 8001c78:	40fe0419 	.word	0x40fe0419
 8001c7c:	41201893 	.word	0x41201893
 8001c80:	416420c5 	.word	0x416420c5
 8001c84:	200000a0 	.word	0x200000a0

08001c88 <input_signals_state_update>:
/*
 *    
 */

void input_signals_state_update(void)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	af00      	add	r7, sp, #0
	check_input_signal_state(&grid_sensor.GRID_180_DETECT_IN_signal);
 8001c8c:	480f      	ldr	r0, [pc, #60]	; (8001ccc <input_signals_state_update+0x44>)
 8001c8e:	f7ff fa9d 	bl	80011cc <check_input_signal_state>
	check_input_signal_state(&grid_sensor.GRID_120_DETECT_IN_signal);
 8001c92:	480f      	ldr	r0, [pc, #60]	; (8001cd0 <input_signals_state_update+0x48>)
 8001c94:	f7ff fa9a 	bl	80011cc <check_input_signal_state>
	check_input_signal_state(&grid_supply_button.button_signal);
 8001c98:	480e      	ldr	r0, [pc, #56]	; (8001cd4 <input_signals_state_update+0x4c>)
 8001c9a:	f7ff fa97 	bl	80011cc <check_input_signal_state>
	check_input_signal_state(&ON_TOMO_IN_signal);
 8001c9e:	480e      	ldr	r0, [pc, #56]	; (8001cd8 <input_signals_state_update+0x50>)
 8001ca0:	f7ff fa94 	bl	80011cc <check_input_signal_state>
	check_input_signal_state(&BUCKY_CALL_IN_signal);
 8001ca4:	480d      	ldr	r0, [pc, #52]	; (8001cdc <input_signals_state_update+0x54>)
 8001ca6:	f7ff fa91 	bl	80011cc <check_input_signal_state>
	check_input_signal_state(&pushbutton_buckybrake.button_signal);
 8001caa:	480d      	ldr	r0, [pc, #52]	; (8001ce0 <input_signals_state_update+0x58>)
 8001cac:	f7ff fa8e 	bl	80011cc <check_input_signal_state>
	check_input_signal_state(&motor_instance_1.limit_switch.limit_switch_IN_signal);
 8001cb0:	480c      	ldr	r0, [pc, #48]	; (8001ce4 <input_signals_state_update+0x5c>)
 8001cb2:	f7ff fa8b 	bl	80011cc <check_input_signal_state>
	check_input_signal_state(&DIP_switch.DIP_SWITCH_1_IN_signal);
 8001cb6:	480c      	ldr	r0, [pc, #48]	; (8001ce8 <input_signals_state_update+0x60>)
 8001cb8:	f7ff fa88 	bl	80011cc <check_input_signal_state>
	check_input_signal_state(&DIP_switch.DIP_SWITCH_2_IN_signal);
 8001cbc:	480b      	ldr	r0, [pc, #44]	; (8001cec <input_signals_state_update+0x64>)
 8001cbe:	f7ff fa85 	bl	80011cc <check_input_signal_state>
	check_input_signal_state(&DIP_switch.DIP_SWITCH_3_IN_signal);
 8001cc2:	480b      	ldr	r0, [pc, #44]	; (8001cf0 <input_signals_state_update+0x68>)
 8001cc4:	f7ff fa82 	bl	80011cc <check_input_signal_state>
}
 8001cc8:	bf00      	nop
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	2000026c 	.word	0x2000026c
 8001cd0:	20000260 	.word	0x20000260
 8001cd4:	20000160 	.word	0x20000160
 8001cd8:	20000308 	.word	0x20000308
 8001cdc:	20000184 	.word	0x20000184
 8001ce0:	200001dc 	.word	0x200001dc
 8001ce4:	200000a0 	.word	0x200000a0
 8001ce8:	200001b4 	.word	0x200001b4
 8001cec:	200001c0 	.word	0x200001c0
 8001cf0:	200001cc 	.word	0x200001cc

08001cf4 <output_signals_state_init>:
/*
 *       
 */

void output_signals_state_init(SignalLogicLevel_EnumTypeDef signal_level_to_set)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b082      	sub	sp, #8
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	71fb      	strb	r3, [r7, #7]
	set_output_signal_state(MOTOR_ENABLE_OUT_PORT, MOTOR_ENABLE_OUT_PIN, signal_level_to_set);
 8001cfe:	79fb      	ldrb	r3, [r7, #7]
 8001d00:	461a      	mov	r2, r3
 8001d02:	2120      	movs	r1, #32
 8001d04:	481a      	ldr	r0, [pc, #104]	; (8001d70 <output_signals_state_init+0x7c>)
 8001d06:	f7ff fa45 	bl	8001194 <set_output_signal_state>
	set_output_signal_state(MOTOR_STEP_OUT_PORT, MOTOR_STEP_OUT_PIN, signal_level_to_set);
 8001d0a:	79fb      	ldrb	r3, [r7, #7]
 8001d0c:	461a      	mov	r2, r3
 8001d0e:	2180      	movs	r1, #128	; 0x80
 8001d10:	4817      	ldr	r0, [pc, #92]	; (8001d70 <output_signals_state_init+0x7c>)
 8001d12:	f7ff fa3f 	bl	8001194 <set_output_signal_state>
	set_output_signal_state(MOTOR_DIR_OUT_PORT, MOTOR_DIR_OUT_PIN, signal_level_to_set);
 8001d16:	79fb      	ldrb	r3, [r7, #7]
 8001d18:	461a      	mov	r2, r3
 8001d1a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001d1e:	4814      	ldr	r0, [pc, #80]	; (8001d70 <output_signals_state_init+0x7c>)
 8001d20:	f7ff fa38 	bl	8001194 <set_output_signal_state>
	set_output_signal_state(LASER_CENTERING_OUT_PORT, LASER_CENTERING_OUT_PIN, signal_level_to_set);
 8001d24:	79fb      	ldrb	r3, [r7, #7]
 8001d26:	461a      	mov	r2, r3
 8001d28:	2101      	movs	r1, #1
 8001d2a:	4811      	ldr	r0, [pc, #68]	; (8001d70 <output_signals_state_init+0x7c>)
 8001d2c:	f7ff fa32 	bl	8001194 <set_output_signal_state>
	set_output_signal_state(BUCKYBRAKE_OUT_PORT, BUCKYBRAKE_OUT_PIN, signal_level_to_set);
 8001d30:	79fb      	ldrb	r3, [r7, #7]
 8001d32:	461a      	mov	r2, r3
 8001d34:	2108      	movs	r1, #8
 8001d36:	480e      	ldr	r0, [pc, #56]	; (8001d70 <output_signals_state_init+0x7c>)
 8001d38:	f7ff fa2c 	bl	8001194 <set_output_signal_state>
	set_output_signal_state(BUCKY_READY_OUT_PORT, BUCKY_READY_OUT_PIN, signal_level_to_set);
 8001d3c:	79fb      	ldrb	r3, [r7, #7]
 8001d3e:	461a      	mov	r2, r3
 8001d40:	2120      	movs	r1, #32
 8001d42:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d46:	f7ff fa25 	bl	8001194 <set_output_signal_state>
	set_output_signal_state(GRID_120_OUT_PORT, GRID_120_OUT_PIN, signal_level_to_set);
 8001d4a:	79fb      	ldrb	r3, [r7, #7]
 8001d4c:	461a      	mov	r2, r3
 8001d4e:	2108      	movs	r1, #8
 8001d50:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d54:	f7ff fa1e 	bl	8001194 <set_output_signal_state>
	set_output_signal_state(GRID_180_OUT_PORT, GRID_180_OUT_PIN, signal_level_to_set);
 8001d58:	79fb      	ldrb	r3, [r7, #7]
 8001d5a:	461a      	mov	r2, r3
 8001d5c:	2110      	movs	r1, #16
 8001d5e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d62:	f7ff fa17 	bl	8001194 <set_output_signal_state>
}
 8001d66:	bf00      	nop
 8001d68:	3708      	adds	r7, #8
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	48000400 	.word	0x48000400

08001d74 <signals_check_timer_interrupts_start>:

/*
 *  ,       
 */
void signals_check_timer_interrupts_start(void)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(SIGNALS_CHECK_TIMER_POINTER);
 8001d78:	4802      	ldr	r0, [pc, #8]	; (8001d84 <signals_check_timer_interrupts_start+0x10>)
 8001d7a:	f002 f84f 	bl	8003e1c <HAL_TIM_Base_Start_IT>
}
 8001d7e:	bf00      	nop
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	20000278 	.word	0x20000278

08001d88 <signals_check_timer_interrupt_handler>:

/*
 *   ,     
 */
void signals_check_timer_interrupt_handler(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
	check_input_signals();
 8001d8c:	f7ff ff0c 	bl	8001ba8 <check_input_signals>
}
 8001d90:	bf00      	nop
 8001d92:	bd80      	pop	{r7, pc}

08001d94 <buttons_state_update>:

/*
 *   
 */
void buttons_state_update(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0
	check_and_update_button_state(&grid_supply_button, SIGNALS_CHECK_TIMER_TICKS_PER_SEC);
 8001d98:	210a      	movs	r1, #10
 8001d9a:	4804      	ldr	r0, [pc, #16]	; (8001dac <buttons_state_update+0x18>)
 8001d9c:	f7ff fa36 	bl	800120c <check_and_update_button_state>
	check_and_update_button_state(&pushbutton_buckybrake, SIGNALS_CHECK_TIMER_TICKS_PER_SEC);
 8001da0:	210a      	movs	r1, #10
 8001da2:	4803      	ldr	r0, [pc, #12]	; (8001db0 <buttons_state_update+0x1c>)
 8001da4:	f7ff fa32 	bl	800120c <check_and_update_button_state>
}
 8001da8:	bf00      	nop
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	20000160 	.word	0x20000160
 8001db0:	200001dc 	.word	0x200001dc

08001db4 <device_error_check>:
/*
 *       
 */

void device_error_check(MotorObject_StructTypeDef* motor_object)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b083      	sub	sp, #12
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
	/*
	 *     120  180 
	 */
	if ((grid_sensor.GRID_120_DETECT_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && \
 8001dbc:	4b11      	ldr	r3, [pc, #68]	; (8001e04 <device_error_check+0x50>)
 8001dbe:	7a1b      	ldrb	r3, [r3, #8]
 8001dc0:	2b01      	cmp	r3, #1
 8001dc2:	d109      	bne.n	8001dd8 <device_error_check+0x24>
		(grid_sensor.GRID_180_DETECT_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH))
 8001dc4:	4b0f      	ldr	r3, [pc, #60]	; (8001e04 <device_error_check+0x50>)
 8001dc6:	7d1b      	ldrb	r3, [r3, #20]
	if ((grid_sensor.GRID_120_DETECT_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && \
 8001dc8:	2b01      	cmp	r3, #1
 8001dca:	d105      	bne.n	8001dd8 <device_error_check+0x24>
	{
		error_code = GRID_TYPE_ERROR;									//     
 8001dcc:	4b0e      	ldr	r3, [pc, #56]	; (8001e08 <device_error_check+0x54>)
 8001dce:	2201      	movs	r2, #1
 8001dd0:	701a      	strb	r2, [r3, #0]
		device_current_state = DEVICE_STANDBY;							//     
 8001dd2:	4b0e      	ldr	r3, [pc, #56]	; (8001e0c <device_error_check+0x58>)
 8001dd4:	2202      	movs	r2, #2
 8001dd6:	701a      	strb	r2, [r3, #0]
	}
	if (motor_object->limit_emergency_counter >= motor_object->emergency_step_impulses_to_limit)		//        
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001de0:	429a      	cmp	r2, r3
 8001de2:	db09      	blt.n	8001df8 <device_error_check+0x44>
	{
		motor_object->limit_emergency_counter = EMERGENCY_STEP_IMPULSES_TO_LIMIT;		//       
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	f242 7210 	movw	r2, #10000	; 0x2710
 8001dea:	645a      	str	r2, [r3, #68]	; 0x44
		error_code = LIMIT_SWITCH_ERROR;								//    (,   )
 8001dec:	4b06      	ldr	r3, [pc, #24]	; (8001e08 <device_error_check+0x54>)
 8001dee:	2202      	movs	r2, #2
 8001df0:	701a      	strb	r2, [r3, #0]
		device_current_state = DEVICE_ERROR;							//     
 8001df2:	4b06      	ldr	r3, [pc, #24]	; (8001e0c <device_error_check+0x58>)
 8001df4:	2208      	movs	r2, #8
 8001df6:	701a      	strb	r2, [r3, #0]
	}
}
 8001df8:	bf00      	nop
 8001dfa:	370c      	adds	r7, #12
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e02:	4770      	bx	lr
 8001e04:	20000260 	.word	0x20000260
 8001e08:	20000304 	.word	0x20000304
 8001e0c:	20000180 	.word	0x20000180

08001e10 <device_error_handler>:

/*
 *  
 */
void device_error_handler(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	af00      	add	r7, sp, #0
	switch (error_code)					//   
 8001e14:	4b2f      	ldr	r3, [pc, #188]	; (8001ed4 <device_error_handler+0xc4>)
 8001e16:	781b      	ldrb	r3, [r3, #0]
 8001e18:	2b04      	cmp	r3, #4
 8001e1a:	d858      	bhi.n	8001ece <device_error_handler+0xbe>
 8001e1c:	a201      	add	r2, pc, #4	; (adr r2, 8001e24 <device_error_handler+0x14>)
 8001e1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e22:	bf00      	nop
 8001e24:	08001e39 	.word	0x08001e39
 8001e28:	08001e41 	.word	0x08001e41
 8001e2c:	08001ec1 	.word	0x08001ec1
 8001e30:	08001e89 	.word	0x08001e89
 8001e34:	08001ea1 	.word	0x08001ea1
	{
	case NO_ERROR:						//   
	{
		device_current_state = DEVICE_STANDBY;	//    
 8001e38:	4b27      	ldr	r3, [pc, #156]	; (8001ed8 <device_error_handler+0xc8>)
 8001e3a:	2202      	movs	r2, #2
 8001e3c:	701a      	strb	r2, [r3, #0]
		break;
 8001e3e:	e046      	b.n	8001ece <device_error_handler+0xbe>
	}
	case GRID_TYPE_ERROR:				//    
	{
		set_output_signal_state(GRID_120_OUT_PORT, GRID_120_OUT_PIN, LOGIC_LEVEL_HIGH);				//  "1"   GRID_120_OUT_PIN
 8001e40:	2201      	movs	r2, #1
 8001e42:	2108      	movs	r1, #8
 8001e44:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e48:	f7ff f9a4 	bl	8001194 <set_output_signal_state>
		set_output_signal_state(GRID_180_OUT_PORT, GRID_180_OUT_PIN, LOGIC_LEVEL_HIGH);				//  "1"   GRID_180_OUT_PIN
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	2110      	movs	r1, #16
 8001e50:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e54:	f7ff f99e 	bl	8001194 <set_output_signal_state>

		/*
		 *     120   180
		 */
		if ((grid_sensor.GRID_120_DETECT_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW) &&
 8001e58:	4b20      	ldr	r3, [pc, #128]	; (8001edc <device_error_handler+0xcc>)
 8001e5a:	7a1b      	ldrb	r3, [r3, #8]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d131      	bne.n	8001ec4 <device_error_handler+0xb4>
				(grid_sensor.GRID_180_DETECT_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW))
 8001e60:	4b1e      	ldr	r3, [pc, #120]	; (8001edc <device_error_handler+0xcc>)
 8001e62:	7d1b      	ldrb	r3, [r3, #20]
		if ((grid_sensor.GRID_120_DETECT_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW) &&
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d12d      	bne.n	8001ec4 <device_error_handler+0xb4>
		{
			set_output_signal_state(GRID_120_OUT_PORT, GRID_120_OUT_PIN, LOGIC_LEVEL_LOW);			//  "0"   GRID_120_OUT_PIN
 8001e68:	2200      	movs	r2, #0
 8001e6a:	2108      	movs	r1, #8
 8001e6c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e70:	f7ff f990 	bl	8001194 <set_output_signal_state>
			set_output_signal_state(GRID_180_OUT_PORT, GRID_180_OUT_PIN, LOGIC_LEVEL_LOW);			//  "0"   GRID_180_OUT_PIN
 8001e74:	2200      	movs	r2, #0
 8001e76:	2110      	movs	r1, #16
 8001e78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e7c:	f7ff f98a 	bl	8001194 <set_output_signal_state>
			error_code = NO_ERROR;																	//    
 8001e80:	4b14      	ldr	r3, [pc, #80]	; (8001ed4 <device_error_handler+0xc4>)
 8001e82:	2200      	movs	r2, #0
 8001e84:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001e86:	e01d      	b.n	8001ec4 <device_error_handler+0xb4>
	case STANDBY_MOVEMENT_ERROR:		//      
	{
		/*
		 *    - ,    
		 */
		if ((grid_supply_button.button_current_state != BUTTON_RELEASED) || \
 8001e88:	4b15      	ldr	r3, [pc, #84]	; (8001ee0 <device_error_handler+0xd0>)
 8001e8a:	7e1b      	ldrb	r3, [r3, #24]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d103      	bne.n	8001e98 <device_error_handler+0x88>
				(pushbutton_buckybrake.button_current_state != BUTTON_RELEASED))
 8001e90:	4b14      	ldr	r3, [pc, #80]	; (8001ee4 <device_error_handler+0xd4>)
 8001e92:	7e1b      	ldrb	r3, [r3, #24]
		if ((grid_supply_button.button_current_state != BUTTON_RELEASED) || \
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d017      	beq.n	8001ec8 <device_error_handler+0xb8>
		{
			error_code = NO_ERROR;		//    
 8001e98:	4b0e      	ldr	r3, [pc, #56]	; (8001ed4 <device_error_handler+0xc4>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001e9e:	e013      	b.n	8001ec8 <device_error_handler+0xb8>
	case ON_TOMO_BUCKY_CALL_ERROR:		//    ON_TOMO
	{
		/*
		 *   ON_TOMO  "0",   BUCKY_CALL  "0",    
		 */
		if ((ON_TOMO_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && \
 8001ea0:	4b11      	ldr	r3, [pc, #68]	; (8001ee8 <device_error_handler+0xd8>)
 8001ea2:	7a1b      	ldrb	r3, [r3, #8]
 8001ea4:	2b01      	cmp	r3, #1
 8001ea6:	d111      	bne.n	8001ecc <device_error_handler+0xbc>
			(BUCKY_CALL_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && \
 8001ea8:	4b10      	ldr	r3, [pc, #64]	; (8001eec <device_error_handler+0xdc>)
 8001eaa:	7a1b      	ldrb	r3, [r3, #8]
		if ((ON_TOMO_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && \
 8001eac:	2b01      	cmp	r3, #1
 8001eae:	d10d      	bne.n	8001ecc <device_error_handler+0xbc>
			(motor_movement_status == MOTOR_MOVEMENT_COMPLETED))
 8001eb0:	4b0f      	ldr	r3, [pc, #60]	; (8001ef0 <device_error_handler+0xe0>)
 8001eb2:	781b      	ldrb	r3, [r3, #0]
			(BUCKY_CALL_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && \
 8001eb4:	2b01      	cmp	r3, #1
 8001eb6:	d109      	bne.n	8001ecc <device_error_handler+0xbc>
		{
			error_code = NO_ERROR;		//    
 8001eb8:	4b06      	ldr	r3, [pc, #24]	; (8001ed4 <device_error_handler+0xc4>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001ebe:	e005      	b.n	8001ecc <device_error_handler+0xbc>
		break;							//      
 8001ec0:	bf00      	nop
 8001ec2:	e004      	b.n	8001ece <device_error_handler+0xbe>
		break;
 8001ec4:	bf00      	nop
 8001ec6:	e002      	b.n	8001ece <device_error_handler+0xbe>
		break;
 8001ec8:	bf00      	nop
 8001eca:	e000      	b.n	8001ece <device_error_handler+0xbe>
		break;
 8001ecc:	bf00      	nop
	}
	}
}
 8001ece:	bf00      	nop
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	20000304 	.word	0x20000304
 8001ed8:	20000180 	.word	0x20000180
 8001edc:	20000260 	.word	0x20000260
 8001ee0:	20000160 	.word	0x20000160
 8001ee4:	200001dc 	.word	0x200001dc
 8001ee8:	20000308 	.word	0x20000308
 8001eec:	20000184 	.word	0x20000184
 8001ef0:	20000099 	.word	0x20000099

08001ef4 <read_input_signals_and_set_device_state>:

/*
 *        
 */
void read_input_signals_and_set_device_state(void)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	af00      	add	r7, sp, #0
	switch (device_current_state)													//   
 8001ef8:	4b70      	ldr	r3, [pc, #448]	; (80020bc <read_input_signals_and_set_device_state+0x1c8>)
 8001efa:	781b      	ldrb	r3, [r3, #0]
 8001efc:	2b08      	cmp	r3, #8
 8001efe:	f200 80ce 	bhi.w	800209e <read_input_signals_and_set_device_state+0x1aa>
 8001f02:	a201      	add	r2, pc, #4	; (adr r2, 8001f08 <read_input_signals_and_set_device_state+0x14>)
 8001f04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f08:	08001f2d 	.word	0x08001f2d
 8001f0c:	0800209f 	.word	0x0800209f
 8001f10:	08001f63 	.word	0x08001f63
 8001f14:	0800209f 	.word	0x0800209f
 8001f18:	0800208b 	.word	0x0800208b
 8001f1c:	0800209f 	.word	0x0800209f
 8001f20:	0800209f 	.word	0x0800209f
 8001f24:	0800209f 	.word	0x0800209f
 8001f28:	08001f57 	.word	0x08001f57
	{
	case DEVICE_STARTS:																//   
	{
		device_current_state = DEVICE_INITIAL_MOVEMENT;
 8001f2c:	4b63      	ldr	r3, [pc, #396]	; (80020bc <read_input_signals_and_set_device_state+0x1c8>)
 8001f2e:	2201      	movs	r2, #1
 8001f30:	701a      	strb	r2, [r3, #0]
		if (limit_switch_return_state(&motor_instance_1))
 8001f32:	4863      	ldr	r0, [pc, #396]	; (80020c0 <read_input_signals_and_set_device_state+0x1cc>)
 8001f34:	f7ff fc58 	bl	80017e8 <limit_switch_return_state>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d003      	beq.n	8001f46 <read_input_signals_and_set_device_state+0x52>
		{
			motor_movement_purpose = MOTOR_PURPOSE_INITIAL_MOVEMENT;			//  :    
 8001f3e:	4b61      	ldr	r3, [pc, #388]	; (80020c4 <read_input_signals_and_set_device_state+0x1d0>)
 8001f40:	2201      	movs	r2, #1
 8001f42:	701a      	strb	r2, [r3, #0]
 8001f44:	e002      	b.n	8001f4c <read_input_signals_and_set_device_state+0x58>
		}
		else
		{
			motor_movement_purpose = MOTOR_PURPOSE_TAKE_INITIAL_POSITION;
 8001f46:	4b5f      	ldr	r3, [pc, #380]	; (80020c4 <read_input_signals_and_set_device_state+0x1d0>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	701a      	strb	r2, [r3, #0]
		}
		motor_movement_start(&motor_instance_1, &movement_profile_1_default);
 8001f4c:	495e      	ldr	r1, [pc, #376]	; (80020c8 <read_input_signals_and_set_device_state+0x1d4>)
 8001f4e:	485c      	ldr	r0, [pc, #368]	; (80020c0 <read_input_signals_and_set_device_state+0x1cc>)
 8001f50:	f000 f92c 	bl	80021ac <motor_movement_start>
		break;
 8001f54:	e0b0      	b.n	80020b8 <read_input_signals_and_set_device_state+0x1c4>
	}
	case DEVICE_ERROR:																//   
	{
		motor_movement_purpose = MOTOR_PURPOSE_INSTANT_STOP;					//  
 8001f56:	4b5b      	ldr	r3, [pc, #364]	; (80020c4 <read_input_signals_and_set_device_state+0x1d0>)
 8001f58:	2206      	movs	r2, #6
 8001f5a:	701a      	strb	r2, [r3, #0]
		device_error_handler();														//   
 8001f5c:	f7ff ff58 	bl	8001e10 <device_error_handler>
		break;
 8001f60:	e0aa      	b.n	80020b8 <read_input_signals_and_set_device_state+0x1c4>
	}
	case DEVICE_STANDBY:															//     
	{
		set_grid_out_signal();
 8001f62:	f000 f8c5 	bl	80020f0 <set_grid_out_signal>
		/*
		 *   ON_TOMO     ON_TOMO   
		 */
		if ((ON_TOMO_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && \
 8001f66:	4b59      	ldr	r3, [pc, #356]	; (80020cc <read_input_signals_and_set_device_state+0x1d8>)
 8001f68:	7a1b      	ldrb	r3, [r3, #8]
 8001f6a:	2b01      	cmp	r3, #1
 8001f6c:	d107      	bne.n	8001f7e <read_input_signals_and_set_device_state+0x8a>
			(ON_TOMO_IN_flag != ON_TOMO_WAS_NOT_ENABLED))
 8001f6e:	4b58      	ldr	r3, [pc, #352]	; (80020d0 <read_input_signals_and_set_device_state+0x1dc>)
 8001f70:	781b      	ldrb	r3, [r3, #0]
		if ((ON_TOMO_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && \
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d003      	beq.n	8001f7e <read_input_signals_and_set_device_state+0x8a>
		{
			ON_TOMO_IN_flag = ON_TOMO_WAS_NOT_ENABLED;								//  :  ON_TOMO   
 8001f76:	4b56      	ldr	r3, [pc, #344]	; (80020d0 <read_input_signals_and_set_device_state+0x1dc>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	701a      	strb	r2, [r3, #0]
 8001f7c:	e084      	b.n	8002088 <read_input_signals_and_set_device_state+0x194>
		}
		/*
		 *         /  
		 */
		else if (grid_supply_button.button_current_state == BUTTON_LONG_PRESS)
 8001f7e:	4b55      	ldr	r3, [pc, #340]	; (80020d4 <read_input_signals_and_set_device_state+0x1e0>)
 8001f80:	7e1b      	ldrb	r3, [r3, #24]
 8001f82:	2b02      	cmp	r3, #2
 8001f84:	d127      	bne.n	8001fd6 <read_input_signals_and_set_device_state+0xe2>
		{
			device_current_state = DEVICE_GRID_SUPPLY;								//   :  
 8001f86:	4b4d      	ldr	r3, [pc, #308]	; (80020bc <read_input_signals_and_set_device_state+0x1c8>)
 8001f88:	2203      	movs	r2, #3
 8001f8a:	701a      	strb	r2, [r3, #0]

			/*
			 *          
			 */
			if (motor_instance_1.step_impulses_distance_from_limit_switch >= RASTER_SUPPLY_DISTANCE_STEP_IMPULSES)
 8001f8c:	4b4c      	ldr	r3, [pc, #304]	; (80020c0 <read_input_signals_and_set_device_state+0x1cc>)
 8001f8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f90:	f5b3 6ff2 	cmp.w	r3, #1936	; 0x790
 8001f94:	dd06      	ble.n	8001fa4 <read_input_signals_and_set_device_state+0xb0>
			{
				motor_movement_purpose = MOTOR_PURPOSE_GRID_INSERTION;						//  :  
 8001f96:	4b4b      	ldr	r3, [pc, #300]	; (80020c4 <read_input_signals_and_set_device_state+0x1d0>)
 8001f98:	2202      	movs	r2, #2
 8001f9a:	701a      	strb	r2, [r3, #0]
				motor_movement_start(&motor_instance_1, &movement_profile_3_supply);																//  
 8001f9c:	494e      	ldr	r1, [pc, #312]	; (80020d8 <read_input_signals_and_set_device_state+0x1e4>)
 8001f9e:	4848      	ldr	r0, [pc, #288]	; (80020c0 <read_input_signals_and_set_device_state+0x1cc>)
 8001fa0:	f000 f904 	bl	80021ac <motor_movement_start>
			}
			/*
			 *          
			 */
			if (motor_instance_1.step_impulses_distance_from_limit_switch < RASTER_SUPPLY_DISTANCE_STEP_IMPULSES)
 8001fa4:	4b46      	ldr	r3, [pc, #280]	; (80020c0 <read_input_signals_and_set_device_state+0x1cc>)
 8001fa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fa8:	f5b3 6ff2 	cmp.w	r3, #1936	; 0x790
 8001fac:	dc7f      	bgt.n	80020ae <read_input_signals_and_set_device_state+0x1ba>
			{
				set_output_signal_state(GRID_120_OUT_PORT, GRID_120_OUT_PIN, LOGIC_LEVEL_LOW);		//   "0"   GRID_120
 8001fae:	2200      	movs	r2, #0
 8001fb0:	2108      	movs	r1, #8
 8001fb2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fb6:	f7ff f8ed 	bl	8001194 <set_output_signal_state>
				set_output_signal_state(GRID_180_OUT_PORT, GRID_180_OUT_PIN, LOGIC_LEVEL_LOW);		//   "0"   GRID_180
 8001fba:	2200      	movs	r2, #0
 8001fbc:	2110      	movs	r1, #16
 8001fbe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fc2:	f7ff f8e7 	bl	8001194 <set_output_signal_state>
				motor_movement_purpose = MOTOR_PURPOSE_GRID_EXTRACTION;						//  :  
 8001fc6:	4b3f      	ldr	r3, [pc, #252]	; (80020c4 <read_input_signals_and_set_device_state+0x1d0>)
 8001fc8:	2203      	movs	r2, #3
 8001fca:	701a      	strb	r2, [r3, #0]
				motor_movement_start(&motor_instance_1, &movement_profile_3_supply);																//  
 8001fcc:	4942      	ldr	r1, [pc, #264]	; (80020d8 <read_input_signals_and_set_device_state+0x1e4>)
 8001fce:	483c      	ldr	r0, [pc, #240]	; (80020c0 <read_input_signals_and_set_device_state+0x1cc>)
 8001fd0:	f000 f8ec 	bl	80021ac <motor_movement_start>
			device_current_state = DEVICE_BUCKYBRAKE;												//   :   

			set_output_signal_state(LASER_CENTERING_OUT_PORT, LASER_CENTERING_OUT_PIN, LOGIC_LEVEL_HIGH);	//   "1"   LASER_CENTERING
			set_output_signal_state(BUCKYBRAKE_OUT_PORT, BUCKYBRAKE_OUT_PIN, LOGIC_LEVEL_HIGH);		//   "1"   BUCKYBRAKE
		}
		break;
 8001fd4:	e06b      	b.n	80020ae <read_input_signals_and_set_device_state+0x1ba>
		else if ((BUCKY_CALL_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW) && \
 8001fd6:	4b41      	ldr	r3, [pc, #260]	; (80020dc <read_input_signals_and_set_device_state+0x1e8>)
 8001fd8:	7a1b      	ldrb	r3, [r3, #8]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d113      	bne.n	8002006 <read_input_signals_and_set_device_state+0x112>
				(ON_TOMO_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && \
 8001fde:	4b3b      	ldr	r3, [pc, #236]	; (80020cc <read_input_signals_and_set_device_state+0x1d8>)
 8001fe0:	7a1b      	ldrb	r3, [r3, #8]
		else if ((BUCKY_CALL_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW) && \
 8001fe2:	2b01      	cmp	r3, #1
 8001fe4:	d10f      	bne.n	8002006 <read_input_signals_and_set_device_state+0x112>
				(motor_instance_1.step_impulses_distance_from_limit_switch < RASTER_SUPPLY_DISTANCE_STEP_IMPULSES))
 8001fe6:	4b36      	ldr	r3, [pc, #216]	; (80020c0 <read_input_signals_and_set_device_state+0x1cc>)
 8001fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
				(ON_TOMO_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && \
 8001fea:	f5b3 6ff2 	cmp.w	r3, #1936	; 0x790
 8001fee:	dc0a      	bgt.n	8002006 <read_input_signals_and_set_device_state+0x112>
			device_current_state = DEVICE_SCANING_TOMO_OFF;											//   :   ON_TOMO
 8001ff0:	4b32      	ldr	r3, [pc, #200]	; (80020bc <read_input_signals_and_set_device_state+0x1c8>)
 8001ff2:	2205      	movs	r2, #5
 8001ff4:	701a      	strb	r2, [r3, #0]
			motor_movement_purpose = MOTOR_PURPOSE_EXPOSITION_TOMO_OFF;						//  :   ON_TOMO
 8001ff6:	4b33      	ldr	r3, [pc, #204]	; (80020c4 <read_input_signals_and_set_device_state+0x1d0>)
 8001ff8:	2204      	movs	r2, #4
 8001ffa:	701a      	strb	r2, [r3, #0]
			motor_movement_start(&motor_instance_1, &movement_profile_2_exposition);																	//  
 8001ffc:	4938      	ldr	r1, [pc, #224]	; (80020e0 <read_input_signals_and_set_device_state+0x1ec>)
 8001ffe:	4830      	ldr	r0, [pc, #192]	; (80020c0 <read_input_signals_and_set_device_state+0x1cc>)
 8002000:	f000 f8d4 	bl	80021ac <motor_movement_start>
 8002004:	e040      	b.n	8002088 <read_input_signals_and_set_device_state+0x194>
		else if ((ON_TOMO_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW) && \
 8002006:	4b31      	ldr	r3, [pc, #196]	; (80020cc <read_input_signals_and_set_device_state+0x1d8>)
 8002008:	7a1b      	ldrb	r3, [r3, #8]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d111      	bne.n	8002032 <read_input_signals_and_set_device_state+0x13e>
				(BUCKY_CALL_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW))
 800200e:	4b33      	ldr	r3, [pc, #204]	; (80020dc <read_input_signals_and_set_device_state+0x1e8>)
 8002010:	7a1b      	ldrb	r3, [r3, #8]
		else if ((ON_TOMO_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW) && \
 8002012:	2b00      	cmp	r3, #0
 8002014:	d10d      	bne.n	8002032 <read_input_signals_and_set_device_state+0x13e>
			ON_TOMO_IN_flag = ON_TOMO_WAS_ENABLED;
 8002016:	4b2e      	ldr	r3, [pc, #184]	; (80020d0 <read_input_signals_and_set_device_state+0x1dc>)
 8002018:	2201      	movs	r2, #1
 800201a:	701a      	strb	r2, [r3, #0]
			device_current_state = DEVICE_SCANING_TOMO_ON;											//   :   ON_TOMO
 800201c:	4b27      	ldr	r3, [pc, #156]	; (80020bc <read_input_signals_and_set_device_state+0x1c8>)
 800201e:	2206      	movs	r2, #6
 8002020:	701a      	strb	r2, [r3, #0]
			motor_movement_purpose = MOTOR_PURPOSE_EXPOSITION_TOMO_ON;						//  :   ON_TOMO
 8002022:	4b28      	ldr	r3, [pc, #160]	; (80020c4 <read_input_signals_and_set_device_state+0x1d0>)
 8002024:	2205      	movs	r2, #5
 8002026:	701a      	strb	r2, [r3, #0]
			motor_movement_start(&motor_instance_1, &movement_profile_2_exposition);																	//  
 8002028:	492d      	ldr	r1, [pc, #180]	; (80020e0 <read_input_signals_and_set_device_state+0x1ec>)
 800202a:	4825      	ldr	r0, [pc, #148]	; (80020c0 <read_input_signals_and_set_device_state+0x1cc>)
 800202c:	f000 f8be 	bl	80021ac <motor_movement_start>
 8002030:	e02a      	b.n	8002088 <read_input_signals_and_set_device_state+0x194>
		else if ((!(limit_switch_return_state(&motor_instance_1))) && \
 8002032:	4823      	ldr	r0, [pc, #140]	; (80020c0 <read_input_signals_and_set_device_state+0x1cc>)
 8002034:	f7ff fbd8 	bl	80017e8 <limit_switch_return_state>
 8002038:	4603      	mov	r3, r0
 800203a:	f083 0301 	eor.w	r3, r3, #1
 800203e:	b2db      	uxtb	r3, r3
 8002040:	2b00      	cmp	r3, #0
 8002042:	d00f      	beq.n	8002064 <read_input_signals_and_set_device_state+0x170>
				(!(motor_instance_1.step_impulses_distance_from_limit_switch >= RASTER_SUPPLY_DISTANCE_STEP_IMPULSES)))
 8002044:	4b1e      	ldr	r3, [pc, #120]	; (80020c0 <read_input_signals_and_set_device_state+0x1cc>)
 8002046:	6c1b      	ldr	r3, [r3, #64]	; 0x40
		else if ((!(limit_switch_return_state(&motor_instance_1))) && \
 8002048:	f5b3 6ff2 	cmp.w	r3, #1936	; 0x790
 800204c:	dc0a      	bgt.n	8002064 <read_input_signals_and_set_device_state+0x170>
			device_current_state = DEVICE_RETURN_TO_INITIAL_STATE;									//   :    
 800204e:	4b1b      	ldr	r3, [pc, #108]	; (80020bc <read_input_signals_and_set_device_state+0x1c8>)
 8002050:	2207      	movs	r2, #7
 8002052:	701a      	strb	r2, [r3, #0]
			motor_movement_purpose = MOTOR_PURPOSE_TAKE_INITIAL_POSITION;						//  :    
 8002054:	4b1b      	ldr	r3, [pc, #108]	; (80020c4 <read_input_signals_and_set_device_state+0x1d0>)
 8002056:	2200      	movs	r2, #0
 8002058:	701a      	strb	r2, [r3, #0]
			motor_movement_start(&motor_instance_1, &movement_profile_1_default);																	//  
 800205a:	491b      	ldr	r1, [pc, #108]	; (80020c8 <read_input_signals_and_set_device_state+0x1d4>)
 800205c:	4818      	ldr	r0, [pc, #96]	; (80020c0 <read_input_signals_and_set_device_state+0x1cc>)
 800205e:	f000 f8a5 	bl	80021ac <motor_movement_start>
 8002062:	e011      	b.n	8002088 <read_input_signals_and_set_device_state+0x194>
		else if (pushbutton_buckybrake.button_current_state != BUTTON_RELEASED)
 8002064:	4b1f      	ldr	r3, [pc, #124]	; (80020e4 <read_input_signals_and_set_device_state+0x1f0>)
 8002066:	7e1b      	ldrb	r3, [r3, #24]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d020      	beq.n	80020ae <read_input_signals_and_set_device_state+0x1ba>
			device_current_state = DEVICE_BUCKYBRAKE;												//   :   
 800206c:	4b13      	ldr	r3, [pc, #76]	; (80020bc <read_input_signals_and_set_device_state+0x1c8>)
 800206e:	2204      	movs	r2, #4
 8002070:	701a      	strb	r2, [r3, #0]
			set_output_signal_state(LASER_CENTERING_OUT_PORT, LASER_CENTERING_OUT_PIN, LOGIC_LEVEL_HIGH);	//   "1"   LASER_CENTERING
 8002072:	2201      	movs	r2, #1
 8002074:	2101      	movs	r1, #1
 8002076:	481c      	ldr	r0, [pc, #112]	; (80020e8 <read_input_signals_and_set_device_state+0x1f4>)
 8002078:	f7ff f88c 	bl	8001194 <set_output_signal_state>
			set_output_signal_state(BUCKYBRAKE_OUT_PORT, BUCKYBRAKE_OUT_PIN, LOGIC_LEVEL_HIGH);		//   "1"   BUCKYBRAKE
 800207c:	2201      	movs	r2, #1
 800207e:	2108      	movs	r1, #8
 8002080:	4819      	ldr	r0, [pc, #100]	; (80020e8 <read_input_signals_and_set_device_state+0x1f4>)
 8002082:	f7ff f887 	bl	8001194 <set_output_signal_state>
		break;
 8002086:	e012      	b.n	80020ae <read_input_signals_and_set_device_state+0x1ba>
 8002088:	e011      	b.n	80020ae <read_input_signals_and_set_device_state+0x1ba>
	case DEVICE_BUCKYBRAKE:																			//     "  "
	{
		/*
		 *	    
		 */
		if (pushbutton_buckybrake.button_current_state == BUTTON_RELEASED)
 800208a:	4b16      	ldr	r3, [pc, #88]	; (80020e4 <read_input_signals_and_set_device_state+0x1f0>)
 800208c:	7e1b      	ldrb	r3, [r3, #24]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d10f      	bne.n	80020b2 <read_input_signals_and_set_device_state+0x1be>
		{
			buckybreak_laser_disable();
 8002092:	f000 f867 	bl	8002164 <buckybreak_laser_disable>
			device_current_state = DEVICE_STANDBY;													//   :  
 8002096:	4b09      	ldr	r3, [pc, #36]	; (80020bc <read_input_signals_and_set_device_state+0x1c8>)
 8002098:	2202      	movs	r2, #2
 800209a:	701a      	strb	r2, [r3, #0]
		}
		break;
 800209c:	e009      	b.n	80020b2 <read_input_signals_and_set_device_state+0x1be>
	}
	default:
	{
		if (motor_movement_status == MOTOR_MOVEMENT_COMPLETED)			//    " "
 800209e:	4b13      	ldr	r3, [pc, #76]	; (80020ec <read_input_signals_and_set_device_state+0x1f8>)
 80020a0:	781b      	ldrb	r3, [r3, #0]
 80020a2:	2b01      	cmp	r3, #1
 80020a4:	d107      	bne.n	80020b6 <read_input_signals_and_set_device_state+0x1c2>
		{
			device_current_state = DEVICE_STANDBY;						//   : " "
 80020a6:	4b05      	ldr	r3, [pc, #20]	; (80020bc <read_input_signals_and_set_device_state+0x1c8>)
 80020a8:	2202      	movs	r2, #2
 80020aa:	701a      	strb	r2, [r3, #0]
		}
		break;
 80020ac:	e003      	b.n	80020b6 <read_input_signals_and_set_device_state+0x1c2>
		break;
 80020ae:	bf00      	nop
 80020b0:	e002      	b.n	80020b8 <read_input_signals_and_set_device_state+0x1c4>
		break;
 80020b2:	bf00      	nop
 80020b4:	e000      	b.n	80020b8 <read_input_signals_and_set_device_state+0x1c4>
		break;
 80020b6:	bf00      	nop
	}
	}
}
 80020b8:	bf00      	nop
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	20000180 	.word	0x20000180
 80020c0:	200000a0 	.word	0x200000a0
 80020c4:	20000190 	.word	0x20000190
 80020c8:	20000194 	.word	0x20000194
 80020cc:	20000308 	.word	0x20000308
 80020d0:	200001d8 	.word	0x200001d8
 80020d4:	20000160 	.word	0x20000160
 80020d8:	200002e4 	.word	0x200002e4
 80020dc:	20000184 	.word	0x20000184
 80020e0:	200002c4 	.word	0x200002c4
 80020e4:	200001dc 	.word	0x200001dc
 80020e8:	48000400 	.word	0x48000400
 80020ec:	20000099 	.word	0x20000099

080020f0 <set_grid_out_signal>:

void set_grid_out_signal(void)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	af00      	add	r7, sp, #0
	/*
	 *    
	 */
	if ((grid_sensor.GRID_120_DETECT_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW)&& \
 80020f4:	4b1a      	ldr	r3, [pc, #104]	; (8002160 <set_grid_out_signal+0x70>)
 80020f6:	7a1b      	ldrb	r3, [r3, #8]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d10f      	bne.n	800211c <set_grid_out_signal+0x2c>
			(grid_sensor.GRID_180_DETECT_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW))
 80020fc:	4b18      	ldr	r3, [pc, #96]	; (8002160 <set_grid_out_signal+0x70>)
 80020fe:	7d1b      	ldrb	r3, [r3, #20]
	if ((grid_sensor.GRID_120_DETECT_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW)&& \
 8002100:	2b00      	cmp	r3, #0
 8002102:	d10b      	bne.n	800211c <set_grid_out_signal+0x2c>
	{
		set_output_signal_state(GRID_120_OUT_PORT, GRID_120_OUT_PIN, LOGIC_LEVEL_LOW);		//   "0"   GRID_120
 8002104:	2200      	movs	r2, #0
 8002106:	2108      	movs	r1, #8
 8002108:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800210c:	f7ff f842 	bl	8001194 <set_output_signal_state>
		set_output_signal_state(GRID_180_OUT_PORT, GRID_180_OUT_PIN, LOGIC_LEVEL_LOW);		//   "0"   GRID_180
 8002110:	2200      	movs	r2, #0
 8002112:	2110      	movs	r1, #16
 8002114:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002118:	f7ff f83c 	bl	8001194 <set_output_signal_state>
	}
	/*
	*    120
	*/
	if (grid_sensor.GRID_120_DETECT_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH)
 800211c:	4b10      	ldr	r3, [pc, #64]	; (8002160 <set_grid_out_signal+0x70>)
 800211e:	7a1b      	ldrb	r3, [r3, #8]
 8002120:	2b01      	cmp	r3, #1
 8002122:	d10b      	bne.n	800213c <set_grid_out_signal+0x4c>
	{
		set_output_signal_state(GRID_120_OUT_PORT, GRID_120_OUT_PIN, LOGIC_LEVEL_HIGH);		//   "1"   GRID_120
 8002124:	2201      	movs	r2, #1
 8002126:	2108      	movs	r1, #8
 8002128:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800212c:	f7ff f832 	bl	8001194 <set_output_signal_state>
		set_output_signal_state(GRID_180_OUT_PORT, GRID_180_OUT_PIN, LOGIC_LEVEL_LOW);		//   "0"   GRID_180
 8002130:	2200      	movs	r2, #0
 8002132:	2110      	movs	r1, #16
 8002134:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002138:	f7ff f82c 	bl	8001194 <set_output_signal_state>
	}
	/*
	*    180
	*/
	if (grid_sensor.GRID_180_DETECT_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH)
 800213c:	4b08      	ldr	r3, [pc, #32]	; (8002160 <set_grid_out_signal+0x70>)
 800213e:	7d1b      	ldrb	r3, [r3, #20]
 8002140:	2b01      	cmp	r3, #1
 8002142:	d10b      	bne.n	800215c <set_grid_out_signal+0x6c>
	{
		set_output_signal_state(GRID_120_OUT_PORT, GRID_120_OUT_PIN, LOGIC_LEVEL_LOW);		//   "0"   GRID_120
 8002144:	2200      	movs	r2, #0
 8002146:	2108      	movs	r1, #8
 8002148:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800214c:	f7ff f822 	bl	8001194 <set_output_signal_state>
		set_output_signal_state(GRID_180_OUT_PORT, GRID_180_OUT_PIN, LOGIC_LEVEL_HIGH);		//   "1"   GRID_180
 8002150:	2201      	movs	r2, #1
 8002152:	2110      	movs	r1, #16
 8002154:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002158:	f7ff f81c 	bl	8001194 <set_output_signal_state>
	}
}
 800215c:	bf00      	nop
 800215e:	bd80      	pop	{r7, pc}
 8002160:	20000260 	.word	0x20000260

08002164 <buckybreak_laser_disable>:

void buckybreak_laser_disable(void)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	af00      	add	r7, sp, #0
	set_output_signal_state(LASER_CENTERING_OUT_PORT, LASER_CENTERING_OUT_PIN, LOGIC_LEVEL_LOW);	//   "0"   LASER_CENTERING
 8002168:	2200      	movs	r2, #0
 800216a:	2101      	movs	r1, #1
 800216c:	4804      	ldr	r0, [pc, #16]	; (8002180 <buckybreak_laser_disable+0x1c>)
 800216e:	f7ff f811 	bl	8001194 <set_output_signal_state>
	set_output_signal_state(BUCKYBRAKE_OUT_PORT, BUCKYBRAKE_OUT_PIN, LOGIC_LEVEL_LOW);
 8002172:	2200      	movs	r2, #0
 8002174:	2108      	movs	r1, #8
 8002176:	4802      	ldr	r0, [pc, #8]	; (8002180 <buckybreak_laser_disable+0x1c>)
 8002178:	f7ff f80c 	bl	8001194 <set_output_signal_state>
}
 800217c:	bf00      	nop
 800217e:	bd80      	pop	{r7, pc}
 8002180:	48000400 	.word	0x48000400

08002184 <motor_timer_interrupts_start>:

/*
 *  ,    
 */
void motor_timer_interrupts_start(void)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(MOTOR_TIMER_POINTER);
 8002188:	4802      	ldr	r0, [pc, #8]	; (8002194 <motor_timer_interrupts_start+0x10>)
 800218a:	f001 fe47 	bl	8003e1c <HAL_TIM_Base_Start_IT>
}
 800218e:	bf00      	nop
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	20000114 	.word	0x20000114

08002198 <motor_timer_interrupts_stop>:

/*
 *  ,    
 */
void motor_timer_interrupts_stop(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(MOTOR_TIMER_POINTER);
 800219c:	4802      	ldr	r0, [pc, #8]	; (80021a8 <motor_timer_interrupts_stop+0x10>)
 800219e:	f001 fea7 	bl	8003ef0 <HAL_TIM_Base_Stop_IT>
}
 80021a2:	bf00      	nop
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	20000114 	.word	0x20000114

080021ac <motor_movement_start>:

/*
 *   
 */
void motor_movement_start(MotorObject_StructTypeDef* motor_object, MotorMovementProfile_StructTypeDef* movement_profile)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
 80021b4:	6039      	str	r1, [r7, #0]
	if (device_current_state == DEVICE_STANDBY)							//     
 80021b6:	4b11      	ldr	r3, [pc, #68]	; (80021fc <motor_movement_start+0x50>)
 80021b8:	781b      	ldrb	r3, [r3, #0]
 80021ba:	2b02      	cmp	r3, #2
 80021bc:	d106      	bne.n	80021cc <motor_movement_start+0x20>
	{
		device_current_state = DEVICE_ERROR;
 80021be:	4b0f      	ldr	r3, [pc, #60]	; (80021fc <motor_movement_start+0x50>)
 80021c0:	2208      	movs	r2, #8
 80021c2:	701a      	strb	r2, [r3, #0]
		error_code = STANDBY_MOVEMENT_ERROR;							//   (    )
 80021c4:	4b0e      	ldr	r3, [pc, #56]	; (8002200 <motor_movement_start+0x54>)
 80021c6:	2203      	movs	r2, #3
 80021c8:	701a      	strb	r2, [r3, #0]
		}
		motor_movement_init(motor_object, movement_profile);
		motor_movement_status = MOTOR_MOVEMENT_IN_PROGRESS;					//  ,     
		motor_timer_interrupts_start();
	}						//  ,     
}
 80021ca:	e012      	b.n	80021f2 <motor_movement_start+0x46>
		if ((motor_movement_purpose == MOTOR_PURPOSE_EXPOSITION_TOMO_OFF) || (motor_movement_purpose == MOTOR_PURPOSE_EXPOSITION_TOMO_ON))
 80021cc:	4b0d      	ldr	r3, [pc, #52]	; (8002204 <motor_movement_start+0x58>)
 80021ce:	781b      	ldrb	r3, [r3, #0]
 80021d0:	2b04      	cmp	r3, #4
 80021d2:	d003      	beq.n	80021dc <motor_movement_start+0x30>
 80021d4:	4b0b      	ldr	r3, [pc, #44]	; (8002204 <motor_movement_start+0x58>)
 80021d6:	781b      	ldrb	r3, [r3, #0]
 80021d8:	2b05      	cmp	r3, #5
 80021da:	d101      	bne.n	80021e0 <motor_movement_start+0x34>
			dip_switch_state_update();
 80021dc:	f7ff fcf4 	bl	8001bc8 <dip_switch_state_update>
		motor_movement_init(motor_object, movement_profile);
 80021e0:	6839      	ldr	r1, [r7, #0]
 80021e2:	6878      	ldr	r0, [r7, #4]
 80021e4:	f7ff f87e 	bl	80012e4 <motor_movement_init>
		motor_movement_status = MOTOR_MOVEMENT_IN_PROGRESS;					//  ,     
 80021e8:	4b07      	ldr	r3, [pc, #28]	; (8002208 <motor_movement_start+0x5c>)
 80021ea:	2200      	movs	r2, #0
 80021ec:	701a      	strb	r2, [r3, #0]
		motor_timer_interrupts_start();
 80021ee:	f7ff ffc9 	bl	8002184 <motor_timer_interrupts_start>
}
 80021f2:	bf00      	nop
 80021f4:	3708      	adds	r7, #8
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	20000180 	.word	0x20000180
 8002200:	20000304 	.word	0x20000304
 8002204:	20000190 	.word	0x20000190
 8002208:	20000099 	.word	0x20000099

0800220c <motor_movement_complete>:

/*
 *   
 */
void motor_movement_complete(void)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	af00      	add	r7, sp, #0
	motor_timer_interrupts_stop();										//  ,    
 8002210:	f7ff ffc2 	bl	8002198 <motor_timer_interrupts_stop>
	motor_movement_status = MOTOR_MOVEMENT_COMPLETED;					//  ,   
 8002214:	4b02      	ldr	r3, [pc, #8]	; (8002220 <motor_movement_complete+0x14>)
 8002216:	2201      	movs	r2, #1
 8002218:	701a      	strb	r2, [r3, #0]
}
 800221a:	bf00      	nop
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	20000099 	.word	0x20000099

08002224 <bucky_ready_delay_set>:

/*
 *       BUCKY_READY
 */
void bucky_ready_delay_set(void)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	af00      	add	r7, sp, #0
	if (bucky_ready_delay_counter != BUCKY_READY_DELAY_STEP_IMPULSES)
 8002228:	4b0a      	ldr	r3, [pc, #40]	; (8002254 <bucky_ready_delay_set+0x30>)
 800222a:	781b      	ldrb	r3, [r3, #0]
 800222c:	2b03      	cmp	r3, #3
 800222e:	d00f      	beq.n	8002250 <bucky_ready_delay_set+0x2c>
	{
		bucky_ready_delay_counter++;
 8002230:	4b08      	ldr	r3, [pc, #32]	; (8002254 <bucky_ready_delay_set+0x30>)
 8002232:	781b      	ldrb	r3, [r3, #0]
 8002234:	3301      	adds	r3, #1
 8002236:	b2da      	uxtb	r2, r3
 8002238:	4b06      	ldr	r3, [pc, #24]	; (8002254 <bucky_ready_delay_set+0x30>)
 800223a:	701a      	strb	r2, [r3, #0]
		if (bucky_ready_delay_counter == BUCKY_READY_DELAY_STEP_IMPULSES)
 800223c:	4b05      	ldr	r3, [pc, #20]	; (8002254 <bucky_ready_delay_set+0x30>)
 800223e:	781b      	ldrb	r3, [r3, #0]
 8002240:	2b03      	cmp	r3, #3
 8002242:	d105      	bne.n	8002250 <bucky_ready_delay_set+0x2c>
		{
			set_output_signal_state(BUCKY_READY_OUT_PORT, BUCKY_READY_OUT_PIN, LOGIC_LEVEL_HIGH);
 8002244:	2201      	movs	r2, #1
 8002246:	2120      	movs	r1, #32
 8002248:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800224c:	f7fe ffa2 	bl	8001194 <set_output_signal_state>
		}
	}
}
 8002250:	bf00      	nop
 8002252:	bd80      	pop	{r7, pc}
 8002254:	20000110 	.word	0x20000110

08002258 <bucky_ready_dsable>:

void bucky_ready_dsable(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	af00      	add	r7, sp, #0
	bucky_ready_delay_counter = 0;
 800225c:	4b05      	ldr	r3, [pc, #20]	; (8002274 <bucky_ready_dsable+0x1c>)
 800225e:	2200      	movs	r2, #0
 8002260:	701a      	strb	r2, [r3, #0]
	set_output_signal_state(BUCKY_READY_OUT_PORT, BUCKY_READY_OUT_PIN, LOGIC_LEVEL_LOW);
 8002262:	2200      	movs	r2, #0
 8002264:	2120      	movs	r1, #32
 8002266:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800226a:	f7fe ff93 	bl	8001194 <set_output_signal_state>
}
 800226e:	bf00      	nop
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	20000110 	.word	0x20000110

08002278 <motor_check_conditions_and_step>:

void motor_check_conditions_and_step(MotorObject_StructTypeDef* motor_object, MotorMovementProfile_StructTypeDef* movement_profile)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b082      	sub	sp, #8
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
 8002280:	6039      	str	r1, [r7, #0]
	switch (motor_movement_purpose)												//    
 8002282:	4b54      	ldr	r3, [pc, #336]	; (80023d4 <motor_check_conditions_and_step+0x15c>)
 8002284:	781b      	ldrb	r3, [r3, #0]
 8002286:	2b06      	cmp	r3, #6
 8002288:	f200 809f 	bhi.w	80023ca <motor_check_conditions_and_step+0x152>
 800228c:	a201      	add	r2, pc, #4	; (adr r2, 8002294 <motor_check_conditions_and_step+0x1c>)
 800228e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002292:	bf00      	nop
 8002294:	0800239d 	.word	0x0800239d
 8002298:	080022b7 	.word	0x080022b7
 800229c:	080022d7 	.word	0x080022d7
 80022a0:	08002307 	.word	0x08002307
 80022a4:	0800232b 	.word	0x0800232b
 80022a8:	0800234d 	.word	0x0800234d
 80022ac:	080022b1 	.word	0x080022b1
	{
	case MOTOR_PURPOSE_INSTANT_STOP:													//     -  
	{
		motor_movement_complete();														//  
 80022b0:	f7ff ffac 	bl	800220c <motor_movement_complete>
		break;
 80022b4:	e089      	b.n	80023ca <motor_check_conditions_and_step+0x152>
	}
	case MOTOR_PURPOSE_INITIAL_MOVEMENT:
	{
		if (motor_object->step_impulses_distance_from_limit_switch < FAR_DISTANCE_STEP_IMPULSES)				//       
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ba:	f240 7221 	movw	r2, #1825	; 0x721
 80022be:	4293      	cmp	r3, r2
 80022c0:	dc05      	bgt.n	80022ce <motor_check_conditions_and_step+0x56>
		{
			motor_check_counter_and_make_step_to_direction(&motor_instance_1,  &movement_profile_1_default, MOVE_TO_COORD_END);							//     ()
 80022c2:	2201      	movs	r2, #1
 80022c4:	4944      	ldr	r1, [pc, #272]	; (80023d8 <motor_check_conditions_and_step+0x160>)
 80022c6:	4845      	ldr	r0, [pc, #276]	; (80023dc <motor_check_conditions_and_step+0x164>)
 80022c8:	f7ff f8d7 	bl	800147a <motor_check_counter_and_make_step_to_direction>
		}
		else
		{
			motor_movement_purpose = MOTOR_PURPOSE_TAKE_INITIAL_POSITION;
		}
		break;
 80022cc:	e07d      	b.n	80023ca <motor_check_conditions_and_step+0x152>
			motor_movement_purpose = MOTOR_PURPOSE_TAKE_INITIAL_POSITION;
 80022ce:	4b41      	ldr	r3, [pc, #260]	; (80023d4 <motor_check_conditions_and_step+0x15c>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	701a      	strb	r2, [r3, #0]
		break;
 80022d4:	e079      	b.n	80023ca <motor_check_conditions_and_step+0x152>
	}
	case MOTOR_PURPOSE_GRID_INSERTION:													//     -  
	{
		if (!(limit_switch_return_state(&motor_instance_1)))												//    
 80022d6:	4841      	ldr	r0, [pc, #260]	; (80023dc <motor_check_conditions_and_step+0x164>)
 80022d8:	f7ff fa86 	bl	80017e8 <limit_switch_return_state>
 80022dc:	4603      	mov	r3, r0
 80022de:	f083 0301 	eor.w	r3, r3, #1
 80022e2:	b2db      	uxtb	r3, r3
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d005      	beq.n	80022f4 <motor_check_conditions_and_step+0x7c>
		{
			motor_check_counter_and_make_step_to_direction(&motor_instance_1,  &movement_profile_3_supply, MOVE_TO_COORD_ORIGIN);							//    
 80022e8:	2200      	movs	r2, #0
 80022ea:	493d      	ldr	r1, [pc, #244]	; (80023e0 <motor_check_conditions_and_step+0x168>)
 80022ec:	483b      	ldr	r0, [pc, #236]	; (80023dc <motor_check_conditions_and_step+0x164>)
 80022ee:	f7ff f8c4 	bl	800147a <motor_check_counter_and_make_step_to_direction>
			if (grid_supply_button.button_current_state == BUTTON_RELEASED)				//      
			{
				motor_movement_complete();												//  
			}
		}
		break;
 80022f2:	e065      	b.n	80023c0 <motor_check_conditions_and_step+0x148>
			set_grid_out_signal();
 80022f4:	f7ff fefc 	bl	80020f0 <set_grid_out_signal>
			if (grid_supply_button.button_current_state == BUTTON_RELEASED)				//      
 80022f8:	4b3a      	ldr	r3, [pc, #232]	; (80023e4 <motor_check_conditions_and_step+0x16c>)
 80022fa:	7e1b      	ldrb	r3, [r3, #24]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d15f      	bne.n	80023c0 <motor_check_conditions_and_step+0x148>
				motor_movement_complete();												//  
 8002300:	f7ff ff84 	bl	800220c <motor_movement_complete>
		break;
 8002304:	e05c      	b.n	80023c0 <motor_check_conditions_and_step+0x148>
	}
	case MOTOR_PURPOSE_GRID_EXTRACTION:													//     -  
	{
		if (motor_object->step_impulses_distance_from_limit_switch < RASTER_SUPPLY_DISTANCE_STEP_IMPULSES)		//       
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800230a:	f5b3 6ff2 	cmp.w	r3, #1936	; 0x790
 800230e:	dc05      	bgt.n	800231c <motor_check_conditions_and_step+0xa4>
		{
			motor_check_counter_and_make_step_to_direction(&motor_instance_1,  &movement_profile_3_supply, MOVE_TO_COORD_END);							//     ()
 8002310:	2201      	movs	r2, #1
 8002312:	4933      	ldr	r1, [pc, #204]	; (80023e0 <motor_check_conditions_and_step+0x168>)
 8002314:	4831      	ldr	r0, [pc, #196]	; (80023dc <motor_check_conditions_and_step+0x164>)
 8002316:	f7ff f8b0 	bl	800147a <motor_check_counter_and_make_step_to_direction>
			if (grid_supply_button.button_current_state == BUTTON_RELEASED)				//      
			{
				motor_movement_complete();												//  
			}
		}
		break;
 800231a:	e053      	b.n	80023c4 <motor_check_conditions_and_step+0x14c>
			if (grid_supply_button.button_current_state == BUTTON_RELEASED)				//      
 800231c:	4b31      	ldr	r3, [pc, #196]	; (80023e4 <motor_check_conditions_and_step+0x16c>)
 800231e:	7e1b      	ldrb	r3, [r3, #24]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d14f      	bne.n	80023c4 <motor_check_conditions_and_step+0x14c>
				motor_movement_complete();												//  
 8002324:	f7ff ff72 	bl	800220c <motor_movement_complete>
		break;
 8002328:	e04c      	b.n	80023c4 <motor_check_conditions_and_step+0x14c>
	}
	case MOTOR_PURPOSE_EXPOSITION_TOMO_OFF:												//    -    ON_TOMO
	{
		if (BUCKY_CALL_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW)					//   BUCKY_CALL  "1"
 800232a:	4b2f      	ldr	r3, [pc, #188]	; (80023e8 <motor_check_conditions_and_step+0x170>)
 800232c:	7a1b      	ldrb	r3, [r3, #8]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d106      	bne.n	8002340 <motor_check_conditions_and_step+0xc8>
		{
			cyclic_movement_step(&motor_instance_1, &movement_profile_2_exposition);														//  
 8002332:	492e      	ldr	r1, [pc, #184]	; (80023ec <motor_check_conditions_and_step+0x174>)
 8002334:	4829      	ldr	r0, [pc, #164]	; (80023dc <motor_check_conditions_and_step+0x164>)
 8002336:	f7ff f833 	bl	80013a0 <cyclic_movement_step>
			bucky_ready_delay_set();
 800233a:	f7ff ff73 	bl	8002224 <bucky_ready_delay_set>
		else
		{
			bucky_ready_dsable();								//    BUCKY_READY
			motor_movement_purpose = MOTOR_PURPOSE_TAKE_INITIAL_POSITION;				//    -    
		}
		break;
 800233e:	e044      	b.n	80023ca <motor_check_conditions_and_step+0x152>
			bucky_ready_dsable();								//    BUCKY_READY
 8002340:	f7ff ff8a 	bl	8002258 <bucky_ready_dsable>
			motor_movement_purpose = MOTOR_PURPOSE_TAKE_INITIAL_POSITION;				//    -    
 8002344:	4b23      	ldr	r3, [pc, #140]	; (80023d4 <motor_check_conditions_and_step+0x15c>)
 8002346:	2200      	movs	r2, #0
 8002348:	701a      	strb	r2, [r3, #0]
		break;
 800234a:	e03e      	b.n	80023ca <motor_check_conditions_and_step+0x152>
	}
	case MOTOR_PURPOSE_EXPOSITION_TOMO_ON:												//    -    ON_TOMO
	{
		if (BUCKY_CALL_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW)
 800234c:	4b26      	ldr	r3, [pc, #152]	; (80023e8 <motor_check_conditions_and_step+0x170>)
 800234e:	7a1b      	ldrb	r3, [r3, #8]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d11f      	bne.n	8002394 <motor_check_conditions_and_step+0x11c>
		{
			cyclic_movement_step(&motor_instance_1, &movement_profile_2_exposition);
 8002354:	4925      	ldr	r1, [pc, #148]	; (80023ec <motor_check_conditions_and_step+0x174>)
 8002356:	4821      	ldr	r0, [pc, #132]	; (80023dc <motor_check_conditions_and_step+0x164>)
 8002358:	f7ff f822 	bl	80013a0 <cyclic_movement_step>

			if ((ON_TOMO_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && \
 800235c:	4b24      	ldr	r3, [pc, #144]	; (80023f0 <motor_check_conditions_and_step+0x178>)
 800235e:	7a1b      	ldrb	r3, [r3, #8]
 8002360:	2b01      	cmp	r3, #1
 8002362:	d108      	bne.n	8002376 <motor_check_conditions_and_step+0xfe>
					(ON_TOMO_IN_flag != ON_TOMO_WAS_ENABLED_AND_DISABLED))				//   ON_TOMO  "0"
 8002364:	4b23      	ldr	r3, [pc, #140]	; (80023f4 <motor_check_conditions_and_step+0x17c>)
 8002366:	781b      	ldrb	r3, [r3, #0]
			if ((ON_TOMO_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && \
 8002368:	2b02      	cmp	r3, #2
 800236a:	d004      	beq.n	8002376 <motor_check_conditions_and_step+0xfe>
			{
				ON_TOMO_IN_flag = ON_TOMO_WAS_ENABLED_AND_DISABLED;						//  ,  ON_TOMO   "1",    "0"
 800236c:	4b21      	ldr	r3, [pc, #132]	; (80023f4 <motor_check_conditions_and_step+0x17c>)
 800236e:	2202      	movs	r2, #2
 8002370:	701a      	strb	r2, [r3, #0]
				bucky_ready_delay_set();											//       BUCKY_READY
 8002372:	f7ff ff57 	bl	8002224 <bucky_ready_delay_set>
			}
			//   ON_TOMO    ,   ON_TOMO 
			if ((ON_TOMO_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW) && (ON_TOMO_IN_flag == ON_TOMO_WAS_ENABLED_AND_DISABLED))
 8002376:	4b1e      	ldr	r3, [pc, #120]	; (80023f0 <motor_check_conditions_and_step+0x178>)
 8002378:	7a1b      	ldrb	r3, [r3, #8]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d124      	bne.n	80023c8 <motor_check_conditions_and_step+0x150>
 800237e:	4b1d      	ldr	r3, [pc, #116]	; (80023f4 <motor_check_conditions_and_step+0x17c>)
 8002380:	781b      	ldrb	r3, [r3, #0]
 8002382:	2b02      	cmp	r3, #2
 8002384:	d120      	bne.n	80023c8 <motor_check_conditions_and_step+0x150>
			{
				if (bucky_ready_delay_counter != 0)
 8002386:	4b1c      	ldr	r3, [pc, #112]	; (80023f8 <motor_check_conditions_and_step+0x180>)
 8002388:	781b      	ldrb	r3, [r3, #0]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d01c      	beq.n	80023c8 <motor_check_conditions_and_step+0x150>
				{
					bucky_ready_dsable();
 800238e:	f7ff ff63 	bl	8002258 <bucky_ready_dsable>
		}
		else
		{
			motor_movement_purpose = MOTOR_PURPOSE_TAKE_INITIAL_POSITION;				//    -    
		}
		break;
 8002392:	e019      	b.n	80023c8 <motor_check_conditions_and_step+0x150>
			motor_movement_purpose = MOTOR_PURPOSE_TAKE_INITIAL_POSITION;				//    -    
 8002394:	4b0f      	ldr	r3, [pc, #60]	; (80023d4 <motor_check_conditions_and_step+0x15c>)
 8002396:	2200      	movs	r2, #0
 8002398:	701a      	strb	r2, [r3, #0]
		break;
 800239a:	e015      	b.n	80023c8 <motor_check_conditions_and_step+0x150>

	}
	case MOTOR_PURPOSE_TAKE_INITIAL_POSITION:											//    -    
	{
		if(!(limit_switch_return_state(&motor_instance_1)))								//    
 800239c:	480f      	ldr	r0, [pc, #60]	; (80023dc <motor_check_conditions_and_step+0x164>)
 800239e:	f7ff fa23 	bl	80017e8 <limit_switch_return_state>
 80023a2:	4603      	mov	r3, r0
 80023a4:	f083 0301 	eor.w	r3, r3, #1
 80023a8:	b2db      	uxtb	r3, r3
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d005      	beq.n	80023ba <motor_check_conditions_and_step+0x142>
		{
			motor_check_counter_and_make_step_to_direction(&motor_instance_1,  &movement_profile_1_default, MOVE_TO_COORD_ORIGIN);		//      
 80023ae:	2200      	movs	r2, #0
 80023b0:	4909      	ldr	r1, [pc, #36]	; (80023d8 <motor_check_conditions_and_step+0x160>)
 80023b2:	480a      	ldr	r0, [pc, #40]	; (80023dc <motor_check_conditions_and_step+0x164>)
 80023b4:	f7ff f861 	bl	800147a <motor_check_counter_and_make_step_to_direction>
		}
		else
		{
			motor_movement_complete();													//   
		}
		break;
 80023b8:	e007      	b.n	80023ca <motor_check_conditions_and_step+0x152>
			motor_movement_complete();													//   
 80023ba:	f7ff ff27 	bl	800220c <motor_movement_complete>
		break;
 80023be:	e004      	b.n	80023ca <motor_check_conditions_and_step+0x152>
		break;
 80023c0:	bf00      	nop
 80023c2:	e002      	b.n	80023ca <motor_check_conditions_and_step+0x152>
		break;
 80023c4:	bf00      	nop
 80023c6:	e000      	b.n	80023ca <motor_check_conditions_and_step+0x152>
		break;
 80023c8:	bf00      	nop
	}
	}
}
 80023ca:	bf00      	nop
 80023cc:	3708      	adds	r7, #8
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	20000190 	.word	0x20000190
 80023d8:	20000194 	.word	0x20000194
 80023dc:	200000a0 	.word	0x200000a0
 80023e0:	200002e4 	.word	0x200002e4
 80023e4:	20000160 	.word	0x20000160
 80023e8:	20000184 	.word	0x20000184
 80023ec:	200002c4 	.word	0x200002c4
 80023f0:	20000308 	.word	0x20000308
 80023f4:	200001d8 	.word	0x200001d8
 80023f8:	20000110 	.word	0x20000110

080023fc <motor_timer_interrupt_handler>:

/*
 *   ,    
 */
void motor_timer_interrupt_handler(void)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	af00      	add	r7, sp, #0
	motor_check_conditions_and_step(&motor_instance_1,  &movement_profile_2_exposition);
 8002400:	4902      	ldr	r1, [pc, #8]	; (800240c <motor_timer_interrupt_handler+0x10>)
 8002402:	4803      	ldr	r0, [pc, #12]	; (8002410 <motor_timer_interrupt_handler+0x14>)
 8002404:	f7ff ff38 	bl	8002278 <motor_check_conditions_and_step>
}
 8002408:	bf00      	nop
 800240a:	bd80      	pop	{r7, pc}
 800240c:	200002c4 	.word	0x200002c4
 8002410:	200000a0 	.word	0x200000a0

08002414 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002414:	480d      	ldr	r0, [pc, #52]	; (800244c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002416:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002418:	480d      	ldr	r0, [pc, #52]	; (8002450 <LoopForever+0x6>)
  ldr r1, =_edata
 800241a:	490e      	ldr	r1, [pc, #56]	; (8002454 <LoopForever+0xa>)
  ldr r2, =_sidata
 800241c:	4a0e      	ldr	r2, [pc, #56]	; (8002458 <LoopForever+0xe>)
  movs r3, #0
 800241e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002420:	e002      	b.n	8002428 <LoopCopyDataInit>

08002422 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002422:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002424:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002426:	3304      	adds	r3, #4

08002428 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002428:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800242a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800242c:	d3f9      	bcc.n	8002422 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800242e:	4a0b      	ldr	r2, [pc, #44]	; (800245c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002430:	4c0b      	ldr	r4, [pc, #44]	; (8002460 <LoopForever+0x16>)
  movs r3, #0
 8002432:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002434:	e001      	b.n	800243a <LoopFillZerobss>

08002436 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002436:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002438:	3204      	adds	r2, #4

0800243a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800243a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800243c:	d3fb      	bcc.n	8002436 <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800243e:	f7fe fe93 	bl	8001168 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002442:	f002 fa01 	bl	8004848 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002446:	f7fe fbc3 	bl	8000bd0 <main>

0800244a <LoopForever>:

LoopForever:
    b LoopForever
 800244a:	e7fe      	b.n	800244a <LoopForever>
  ldr   r0, =_estack
 800244c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002450:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002454:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8002458:	080059c8 	.word	0x080059c8
  ldr r2, =_sbss
 800245c:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8002460:	20000318 	.word	0x20000318

08002464 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002464:	e7fe      	b.n	8002464 <ADC1_2_IRQHandler>

08002466 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002466:	b580      	push	{r7, lr}
 8002468:	b082      	sub	sp, #8
 800246a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800246c:	2300      	movs	r3, #0
 800246e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002470:	2003      	movs	r0, #3
 8002472:	f000 f939 	bl	80026e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002476:	2000      	movs	r0, #0
 8002478:	f000 f80e 	bl	8002498 <HAL_InitTick>
 800247c:	4603      	mov	r3, r0
 800247e:	2b00      	cmp	r3, #0
 8002480:	d002      	beq.n	8002488 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002482:	2301      	movs	r3, #1
 8002484:	71fb      	strb	r3, [r7, #7]
 8002486:	e001      	b.n	800248c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002488:	f7fe fd80 	bl	8000f8c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800248c:	79fb      	ldrb	r3, [r7, #7]

}
 800248e:	4618      	mov	r0, r3
 8002490:	3708      	adds	r7, #8
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
	...

08002498 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b084      	sub	sp, #16
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80024a0:	2300      	movs	r3, #0
 80024a2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80024a4:	4b16      	ldr	r3, [pc, #88]	; (8002500 <HAL_InitTick+0x68>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d022      	beq.n	80024f2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80024ac:	4b15      	ldr	r3, [pc, #84]	; (8002504 <HAL_InitTick+0x6c>)
 80024ae:	681a      	ldr	r2, [r3, #0]
 80024b0:	4b13      	ldr	r3, [pc, #76]	; (8002500 <HAL_InitTick+0x68>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80024b8:	fbb1 f3f3 	udiv	r3, r1, r3
 80024bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80024c0:	4618      	mov	r0, r3
 80024c2:	f000 f944 	bl	800274e <HAL_SYSTICK_Config>
 80024c6:	4603      	mov	r3, r0
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d10f      	bne.n	80024ec <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2b0f      	cmp	r3, #15
 80024d0:	d809      	bhi.n	80024e6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024d2:	2200      	movs	r2, #0
 80024d4:	6879      	ldr	r1, [r7, #4]
 80024d6:	f04f 30ff 	mov.w	r0, #4294967295
 80024da:	f000 f910 	bl	80026fe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80024de:	4a0a      	ldr	r2, [pc, #40]	; (8002508 <HAL_InitTick+0x70>)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6013      	str	r3, [r2, #0]
 80024e4:	e007      	b.n	80024f6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80024e6:	2301      	movs	r3, #1
 80024e8:	73fb      	strb	r3, [r7, #15]
 80024ea:	e004      	b.n	80024f6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80024ec:	2301      	movs	r3, #1
 80024ee:	73fb      	strb	r3, [r7, #15]
 80024f0:	e001      	b.n	80024f6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80024f2:	2301      	movs	r3, #1
 80024f4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80024f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	3710      	adds	r7, #16
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	20000008 	.word	0x20000008
 8002504:	20000000 	.word	0x20000000
 8002508:	20000004 	.word	0x20000004

0800250c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800250c:	b480      	push	{r7}
 800250e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002510:	4b05      	ldr	r3, [pc, #20]	; (8002528 <HAL_IncTick+0x1c>)
 8002512:	681a      	ldr	r2, [r3, #0]
 8002514:	4b05      	ldr	r3, [pc, #20]	; (800252c <HAL_IncTick+0x20>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4413      	add	r3, r2
 800251a:	4a03      	ldr	r2, [pc, #12]	; (8002528 <HAL_IncTick+0x1c>)
 800251c:	6013      	str	r3, [r2, #0]
}
 800251e:	bf00      	nop
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr
 8002528:	20000314 	.word	0x20000314
 800252c:	20000008 	.word	0x20000008

08002530 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002530:	b480      	push	{r7}
 8002532:	af00      	add	r7, sp, #0
  return uwTick;
 8002534:	4b03      	ldr	r3, [pc, #12]	; (8002544 <HAL_GetTick+0x14>)
 8002536:	681b      	ldr	r3, [r3, #0]
}
 8002538:	4618      	mov	r0, r3
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr
 8002542:	bf00      	nop
 8002544:	20000314 	.word	0x20000314

08002548 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002548:	b480      	push	{r7}
 800254a:	b085      	sub	sp, #20
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	f003 0307 	and.w	r3, r3, #7
 8002556:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002558:	4b0c      	ldr	r3, [pc, #48]	; (800258c <__NVIC_SetPriorityGrouping+0x44>)
 800255a:	68db      	ldr	r3, [r3, #12]
 800255c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800255e:	68ba      	ldr	r2, [r7, #8]
 8002560:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002564:	4013      	ands	r3, r2
 8002566:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800256c:	68bb      	ldr	r3, [r7, #8]
 800256e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002570:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002574:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002578:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800257a:	4a04      	ldr	r2, [pc, #16]	; (800258c <__NVIC_SetPriorityGrouping+0x44>)
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	60d3      	str	r3, [r2, #12]
}
 8002580:	bf00      	nop
 8002582:	3714      	adds	r7, #20
 8002584:	46bd      	mov	sp, r7
 8002586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258a:	4770      	bx	lr
 800258c:	e000ed00 	.word	0xe000ed00

08002590 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002590:	b480      	push	{r7}
 8002592:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002594:	4b04      	ldr	r3, [pc, #16]	; (80025a8 <__NVIC_GetPriorityGrouping+0x18>)
 8002596:	68db      	ldr	r3, [r3, #12]
 8002598:	0a1b      	lsrs	r3, r3, #8
 800259a:	f003 0307 	and.w	r3, r3, #7
}
 800259e:	4618      	mov	r0, r3
 80025a0:	46bd      	mov	sp, r7
 80025a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a6:	4770      	bx	lr
 80025a8:	e000ed00 	.word	0xe000ed00

080025ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b083      	sub	sp, #12
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	4603      	mov	r3, r0
 80025b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	db0b      	blt.n	80025d6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025be:	79fb      	ldrb	r3, [r7, #7]
 80025c0:	f003 021f 	and.w	r2, r3, #31
 80025c4:	4907      	ldr	r1, [pc, #28]	; (80025e4 <__NVIC_EnableIRQ+0x38>)
 80025c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ca:	095b      	lsrs	r3, r3, #5
 80025cc:	2001      	movs	r0, #1
 80025ce:	fa00 f202 	lsl.w	r2, r0, r2
 80025d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80025d6:	bf00      	nop
 80025d8:	370c      	adds	r7, #12
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr
 80025e2:	bf00      	nop
 80025e4:	e000e100 	.word	0xe000e100

080025e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b083      	sub	sp, #12
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	4603      	mov	r3, r0
 80025f0:	6039      	str	r1, [r7, #0]
 80025f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	db0a      	blt.n	8002612 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	b2da      	uxtb	r2, r3
 8002600:	490c      	ldr	r1, [pc, #48]	; (8002634 <__NVIC_SetPriority+0x4c>)
 8002602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002606:	0112      	lsls	r2, r2, #4
 8002608:	b2d2      	uxtb	r2, r2
 800260a:	440b      	add	r3, r1
 800260c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002610:	e00a      	b.n	8002628 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	b2da      	uxtb	r2, r3
 8002616:	4908      	ldr	r1, [pc, #32]	; (8002638 <__NVIC_SetPriority+0x50>)
 8002618:	79fb      	ldrb	r3, [r7, #7]
 800261a:	f003 030f 	and.w	r3, r3, #15
 800261e:	3b04      	subs	r3, #4
 8002620:	0112      	lsls	r2, r2, #4
 8002622:	b2d2      	uxtb	r2, r2
 8002624:	440b      	add	r3, r1
 8002626:	761a      	strb	r2, [r3, #24]
}
 8002628:	bf00      	nop
 800262a:	370c      	adds	r7, #12
 800262c:	46bd      	mov	sp, r7
 800262e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002632:	4770      	bx	lr
 8002634:	e000e100 	.word	0xe000e100
 8002638:	e000ed00 	.word	0xe000ed00

0800263c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800263c:	b480      	push	{r7}
 800263e:	b089      	sub	sp, #36	; 0x24
 8002640:	af00      	add	r7, sp, #0
 8002642:	60f8      	str	r0, [r7, #12]
 8002644:	60b9      	str	r1, [r7, #8]
 8002646:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	f003 0307 	and.w	r3, r3, #7
 800264e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002650:	69fb      	ldr	r3, [r7, #28]
 8002652:	f1c3 0307 	rsb	r3, r3, #7
 8002656:	2b04      	cmp	r3, #4
 8002658:	bf28      	it	cs
 800265a:	2304      	movcs	r3, #4
 800265c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800265e:	69fb      	ldr	r3, [r7, #28]
 8002660:	3304      	adds	r3, #4
 8002662:	2b06      	cmp	r3, #6
 8002664:	d902      	bls.n	800266c <NVIC_EncodePriority+0x30>
 8002666:	69fb      	ldr	r3, [r7, #28]
 8002668:	3b03      	subs	r3, #3
 800266a:	e000      	b.n	800266e <NVIC_EncodePriority+0x32>
 800266c:	2300      	movs	r3, #0
 800266e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002670:	f04f 32ff 	mov.w	r2, #4294967295
 8002674:	69bb      	ldr	r3, [r7, #24]
 8002676:	fa02 f303 	lsl.w	r3, r2, r3
 800267a:	43da      	mvns	r2, r3
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	401a      	ands	r2, r3
 8002680:	697b      	ldr	r3, [r7, #20]
 8002682:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002684:	f04f 31ff 	mov.w	r1, #4294967295
 8002688:	697b      	ldr	r3, [r7, #20]
 800268a:	fa01 f303 	lsl.w	r3, r1, r3
 800268e:	43d9      	mvns	r1, r3
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002694:	4313      	orrs	r3, r2
         );
}
 8002696:	4618      	mov	r0, r3
 8002698:	3724      	adds	r7, #36	; 0x24
 800269a:	46bd      	mov	sp, r7
 800269c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a0:	4770      	bx	lr
	...

080026a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b082      	sub	sp, #8
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	3b01      	subs	r3, #1
 80026b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80026b4:	d301      	bcc.n	80026ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026b6:	2301      	movs	r3, #1
 80026b8:	e00f      	b.n	80026da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026ba:	4a0a      	ldr	r2, [pc, #40]	; (80026e4 <SysTick_Config+0x40>)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	3b01      	subs	r3, #1
 80026c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026c2:	210f      	movs	r1, #15
 80026c4:	f04f 30ff 	mov.w	r0, #4294967295
 80026c8:	f7ff ff8e 	bl	80025e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026cc:	4b05      	ldr	r3, [pc, #20]	; (80026e4 <SysTick_Config+0x40>)
 80026ce:	2200      	movs	r2, #0
 80026d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026d2:	4b04      	ldr	r3, [pc, #16]	; (80026e4 <SysTick_Config+0x40>)
 80026d4:	2207      	movs	r2, #7
 80026d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026d8:	2300      	movs	r3, #0
}
 80026da:	4618      	mov	r0, r3
 80026dc:	3708      	adds	r7, #8
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd80      	pop	{r7, pc}
 80026e2:	bf00      	nop
 80026e4:	e000e010 	.word	0xe000e010

080026e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b082      	sub	sp, #8
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026f0:	6878      	ldr	r0, [r7, #4]
 80026f2:	f7ff ff29 	bl	8002548 <__NVIC_SetPriorityGrouping>
}
 80026f6:	bf00      	nop
 80026f8:	3708      	adds	r7, #8
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bd80      	pop	{r7, pc}

080026fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026fe:	b580      	push	{r7, lr}
 8002700:	b086      	sub	sp, #24
 8002702:	af00      	add	r7, sp, #0
 8002704:	4603      	mov	r3, r0
 8002706:	60b9      	str	r1, [r7, #8]
 8002708:	607a      	str	r2, [r7, #4]
 800270a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800270c:	f7ff ff40 	bl	8002590 <__NVIC_GetPriorityGrouping>
 8002710:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002712:	687a      	ldr	r2, [r7, #4]
 8002714:	68b9      	ldr	r1, [r7, #8]
 8002716:	6978      	ldr	r0, [r7, #20]
 8002718:	f7ff ff90 	bl	800263c <NVIC_EncodePriority>
 800271c:	4602      	mov	r2, r0
 800271e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002722:	4611      	mov	r1, r2
 8002724:	4618      	mov	r0, r3
 8002726:	f7ff ff5f 	bl	80025e8 <__NVIC_SetPriority>
}
 800272a:	bf00      	nop
 800272c:	3718      	adds	r7, #24
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}

08002732 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002732:	b580      	push	{r7, lr}
 8002734:	b082      	sub	sp, #8
 8002736:	af00      	add	r7, sp, #0
 8002738:	4603      	mov	r3, r0
 800273a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800273c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002740:	4618      	mov	r0, r3
 8002742:	f7ff ff33 	bl	80025ac <__NVIC_EnableIRQ>
}
 8002746:	bf00      	nop
 8002748:	3708      	adds	r7, #8
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}

0800274e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800274e:	b580      	push	{r7, lr}
 8002750:	b082      	sub	sp, #8
 8002752:	af00      	add	r7, sp, #0
 8002754:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002756:	6878      	ldr	r0, [r7, #4]
 8002758:	f7ff ffa4 	bl	80026a4 <SysTick_Config>
 800275c:	4603      	mov	r3, r0
}
 800275e:	4618      	mov	r0, r3
 8002760:	3708      	adds	r7, #8
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}
	...

08002768 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b084      	sub	sp, #16
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d101      	bne.n	800277a <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8002776:	2301      	movs	r3, #1
 8002778:	e147      	b.n	8002a0a <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002780:	b2db      	uxtb	r3, r3
 8002782:	2b00      	cmp	r3, #0
 8002784:	d106      	bne.n	8002794 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2200      	movs	r2, #0
 800278a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800278e:	6878      	ldr	r0, [r7, #4]
 8002790:	f7fe fc20 	bl	8000fd4 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	699a      	ldr	r2, [r3, #24]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f022 0210 	bic.w	r2, r2, #16
 80027a2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80027a4:	f7ff fec4 	bl	8002530 <HAL_GetTick>
 80027a8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80027aa:	e012      	b.n	80027d2 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80027ac:	f7ff fec0 	bl	8002530 <HAL_GetTick>
 80027b0:	4602      	mov	r2, r0
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	1ad3      	subs	r3, r2, r3
 80027b6:	2b0a      	cmp	r3, #10
 80027b8:	d90b      	bls.n	80027d2 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027be:	f043 0201 	orr.w	r2, r3, #1
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2203      	movs	r2, #3
 80027ca:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 80027ce:	2301      	movs	r3, #1
 80027d0:	e11b      	b.n	8002a0a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	699b      	ldr	r3, [r3, #24]
 80027d8:	f003 0308 	and.w	r3, r3, #8
 80027dc:	2b08      	cmp	r3, #8
 80027de:	d0e5      	beq.n	80027ac <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	699a      	ldr	r2, [r3, #24]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f042 0201 	orr.w	r2, r2, #1
 80027ee:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80027f0:	f7ff fe9e 	bl	8002530 <HAL_GetTick>
 80027f4:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80027f6:	e012      	b.n	800281e <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80027f8:	f7ff fe9a 	bl	8002530 <HAL_GetTick>
 80027fc:	4602      	mov	r2, r0
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	1ad3      	subs	r3, r2, r3
 8002802:	2b0a      	cmp	r3, #10
 8002804:	d90b      	bls.n	800281e <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800280a:	f043 0201 	orr.w	r2, r3, #1
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2203      	movs	r2, #3
 8002816:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e0f5      	b.n	8002a0a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	699b      	ldr	r3, [r3, #24]
 8002824:	f003 0301 	and.w	r3, r3, #1
 8002828:	2b00      	cmp	r3, #0
 800282a:	d0e5      	beq.n	80027f8 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	699a      	ldr	r2, [r3, #24]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f042 0202 	orr.w	r2, r2, #2
 800283a:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a74      	ldr	r2, [pc, #464]	; (8002a14 <HAL_FDCAN_Init+0x2ac>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d103      	bne.n	800284e <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8002846:	4a74      	ldr	r2, [pc, #464]	; (8002a18 <HAL_FDCAN_Init+0x2b0>)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	7c1b      	ldrb	r3, [r3, #16]
 8002852:	2b01      	cmp	r3, #1
 8002854:	d108      	bne.n	8002868 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	699a      	ldr	r2, [r3, #24]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002864:	619a      	str	r2, [r3, #24]
 8002866:	e007      	b.n	8002878 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	699a      	ldr	r2, [r3, #24]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002876:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	7c5b      	ldrb	r3, [r3, #17]
 800287c:	2b01      	cmp	r3, #1
 800287e:	d108      	bne.n	8002892 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	699a      	ldr	r2, [r3, #24]
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800288e:	619a      	str	r2, [r3, #24]
 8002890:	e007      	b.n	80028a2 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	699a      	ldr	r2, [r3, #24]
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80028a0:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	7c9b      	ldrb	r3, [r3, #18]
 80028a6:	2b01      	cmp	r3, #1
 80028a8:	d108      	bne.n	80028bc <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	699a      	ldr	r2, [r3, #24]
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80028b8:	619a      	str	r2, [r3, #24]
 80028ba:	e007      	b.n	80028cc <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	699a      	ldr	r2, [r3, #24]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80028ca:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	699b      	ldr	r3, [r3, #24]
 80028d2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	689a      	ldr	r2, [r3, #8]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	430a      	orrs	r2, r1
 80028e0:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	699a      	ldr	r2, [r3, #24]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 80028f0:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	691a      	ldr	r2, [r3, #16]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f022 0210 	bic.w	r2, r2, #16
 8002900:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	68db      	ldr	r3, [r3, #12]
 8002906:	2b01      	cmp	r3, #1
 8002908:	d108      	bne.n	800291c <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	699a      	ldr	r2, [r3, #24]
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f042 0204 	orr.w	r2, r2, #4
 8002918:	619a      	str	r2, [r3, #24]
 800291a:	e02c      	b.n	8002976 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	68db      	ldr	r3, [r3, #12]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d028      	beq.n	8002976 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	68db      	ldr	r3, [r3, #12]
 8002928:	2b02      	cmp	r3, #2
 800292a:	d01c      	beq.n	8002966 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	699a      	ldr	r2, [r3, #24]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800293a:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	691a      	ldr	r2, [r3, #16]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f042 0210 	orr.w	r2, r2, #16
 800294a:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	68db      	ldr	r3, [r3, #12]
 8002950:	2b03      	cmp	r3, #3
 8002952:	d110      	bne.n	8002976 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	699a      	ldr	r2, [r3, #24]
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f042 0220 	orr.w	r2, r2, #32
 8002962:	619a      	str	r2, [r3, #24]
 8002964:	e007      	b.n	8002976 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	699a      	ldr	r2, [r3, #24]
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f042 0220 	orr.w	r2, r2, #32
 8002974:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	699b      	ldr	r3, [r3, #24]
 800297a:	3b01      	subs	r3, #1
 800297c:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	69db      	ldr	r3, [r3, #28]
 8002982:	3b01      	subs	r3, #1
 8002984:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002986:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6a1b      	ldr	r3, [r3, #32]
 800298c:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800298e:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	695b      	ldr	r3, [r3, #20]
 8002996:	3b01      	subs	r3, #1
 8002998:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800299e:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80029a0:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80029aa:	d115      	bne.n	80029d8 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029b0:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029b6:	3b01      	subs	r3, #1
 80029b8:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80029ba:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029c0:	3b01      	subs	r3, #1
 80029c2:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80029c4:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029cc:	3b01      	subs	r3, #1
 80029ce:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80029d4:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80029d6:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	430a      	orrs	r2, r1
 80029ea:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80029ee:	6878      	ldr	r0, [r7, #4]
 80029f0:	f000 f814 	bl	8002a1c <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2200      	movs	r2, #0
 80029f8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2200      	movs	r2, #0
 80029fe:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2201      	movs	r2, #1
 8002a04:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 8002a08:	2300      	movs	r3, #0
}
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	3710      	adds	r7, #16
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	bf00      	nop
 8002a14:	40006400 	.word	0x40006400
 8002a18:	40006500 	.word	0x40006500

08002a1c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b085      	sub	sp, #20
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8002a24:	4b27      	ldr	r3, [pc, #156]	; (8002ac4 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 8002a26:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	68ba      	ldr	r2, [r7, #8]
 8002a2c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002a36:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a3e:	041a      	lsls	r2, r3, #16
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	430a      	orrs	r2, r1
 8002a46:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8002a4a:	68bb      	ldr	r3, [r7, #8]
 8002a4c:	f103 0270 	add.w	r2, r3, #112	; 0x70
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002a5c:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a64:	061a      	lsls	r2, r3, #24
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	430a      	orrs	r2, r1
 8002a6c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8002a70:	68bb      	ldr	r3, [r7, #8]
 8002a72:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8002a7a:	68bb      	ldr	r3, [r7, #8]
 8002a7c:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	f503 7218 	add.w	r2, r3, #608	; 0x260
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8002a8e:	68bb      	ldr	r3, [r7, #8]
 8002a90:	f503 721e 	add.w	r2, r3, #632	; 0x278
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	60fb      	str	r3, [r7, #12]
 8002a9c:	e005      	b.n	8002aaa <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	3304      	adds	r3, #4
 8002aa8:	60fb      	str	r3, [r7, #12]
 8002aaa:	68bb      	ldr	r3, [r7, #8]
 8002aac:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8002ab0:	68fa      	ldr	r2, [r7, #12]
 8002ab2:	429a      	cmp	r2, r3
 8002ab4:	d3f3      	bcc.n	8002a9e <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8002ab6:	bf00      	nop
 8002ab8:	3714      	adds	r7, #20
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr
 8002ac2:	bf00      	nop
 8002ac4:	4000a400 	.word	0x4000a400

08002ac8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b087      	sub	sp, #28
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
 8002ad0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002ad6:	e15a      	b.n	8002d8e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	681a      	ldr	r2, [r3, #0]
 8002adc:	2101      	movs	r1, #1
 8002ade:	697b      	ldr	r3, [r7, #20]
 8002ae0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	f000 814c 	beq.w	8002d88 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d00b      	beq.n	8002b10 <HAL_GPIO_Init+0x48>
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	2b02      	cmp	r3, #2
 8002afe:	d007      	beq.n	8002b10 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002b04:	2b11      	cmp	r3, #17
 8002b06:	d003      	beq.n	8002b10 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	2b12      	cmp	r3, #18
 8002b0e:	d130      	bne.n	8002b72 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	689b      	ldr	r3, [r3, #8]
 8002b14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002b16:	697b      	ldr	r3, [r7, #20]
 8002b18:	005b      	lsls	r3, r3, #1
 8002b1a:	2203      	movs	r2, #3
 8002b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b20:	43db      	mvns	r3, r3
 8002b22:	693a      	ldr	r2, [r7, #16]
 8002b24:	4013      	ands	r3, r2
 8002b26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	68da      	ldr	r2, [r3, #12]
 8002b2c:	697b      	ldr	r3, [r7, #20]
 8002b2e:	005b      	lsls	r3, r3, #1
 8002b30:	fa02 f303 	lsl.w	r3, r2, r3
 8002b34:	693a      	ldr	r2, [r7, #16]
 8002b36:	4313      	orrs	r3, r2
 8002b38:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	693a      	ldr	r2, [r7, #16]
 8002b3e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002b46:	2201      	movs	r2, #1
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b4e:	43db      	mvns	r3, r3
 8002b50:	693a      	ldr	r2, [r7, #16]
 8002b52:	4013      	ands	r3, r2
 8002b54:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	091b      	lsrs	r3, r3, #4
 8002b5c:	f003 0201 	and.w	r2, r3, #1
 8002b60:	697b      	ldr	r3, [r7, #20]
 8002b62:	fa02 f303 	lsl.w	r3, r2, r3
 8002b66:	693a      	ldr	r2, [r7, #16]
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	693a      	ldr	r2, [r7, #16]
 8002b70:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	68db      	ldr	r3, [r3, #12]
 8002b76:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002b78:	697b      	ldr	r3, [r7, #20]
 8002b7a:	005b      	lsls	r3, r3, #1
 8002b7c:	2203      	movs	r2, #3
 8002b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b82:	43db      	mvns	r3, r3
 8002b84:	693a      	ldr	r2, [r7, #16]
 8002b86:	4013      	ands	r3, r2
 8002b88:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	689a      	ldr	r2, [r3, #8]
 8002b8e:	697b      	ldr	r3, [r7, #20]
 8002b90:	005b      	lsls	r3, r3, #1
 8002b92:	fa02 f303 	lsl.w	r3, r2, r3
 8002b96:	693a      	ldr	r2, [r7, #16]
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	693a      	ldr	r2, [r7, #16]
 8002ba0:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	2b02      	cmp	r3, #2
 8002ba8:	d003      	beq.n	8002bb2 <HAL_GPIO_Init+0xea>
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	2b12      	cmp	r3, #18
 8002bb0:	d123      	bne.n	8002bfa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002bb2:	697b      	ldr	r3, [r7, #20]
 8002bb4:	08da      	lsrs	r2, r3, #3
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	3208      	adds	r2, #8
 8002bba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002bbe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	f003 0307 	and.w	r3, r3, #7
 8002bc6:	009b      	lsls	r3, r3, #2
 8002bc8:	220f      	movs	r2, #15
 8002bca:	fa02 f303 	lsl.w	r3, r2, r3
 8002bce:	43db      	mvns	r3, r3
 8002bd0:	693a      	ldr	r2, [r7, #16]
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	691a      	ldr	r2, [r3, #16]
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	f003 0307 	and.w	r3, r3, #7
 8002be0:	009b      	lsls	r3, r3, #2
 8002be2:	fa02 f303 	lsl.w	r3, r2, r3
 8002be6:	693a      	ldr	r2, [r7, #16]
 8002be8:	4313      	orrs	r3, r2
 8002bea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	08da      	lsrs	r2, r3, #3
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	3208      	adds	r2, #8
 8002bf4:	6939      	ldr	r1, [r7, #16]
 8002bf6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	005b      	lsls	r3, r3, #1
 8002c04:	2203      	movs	r2, #3
 8002c06:	fa02 f303 	lsl.w	r3, r2, r3
 8002c0a:	43db      	mvns	r3, r3
 8002c0c:	693a      	ldr	r2, [r7, #16]
 8002c0e:	4013      	ands	r3, r2
 8002c10:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	f003 0203 	and.w	r2, r3, #3
 8002c1a:	697b      	ldr	r3, [r7, #20]
 8002c1c:	005b      	lsls	r3, r3, #1
 8002c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c22:	693a      	ldr	r2, [r7, #16]
 8002c24:	4313      	orrs	r3, r2
 8002c26:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	693a      	ldr	r2, [r7, #16]
 8002c2c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	f000 80a6 	beq.w	8002d88 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c3c:	4b5b      	ldr	r3, [pc, #364]	; (8002dac <HAL_GPIO_Init+0x2e4>)
 8002c3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c40:	4a5a      	ldr	r2, [pc, #360]	; (8002dac <HAL_GPIO_Init+0x2e4>)
 8002c42:	f043 0301 	orr.w	r3, r3, #1
 8002c46:	6613      	str	r3, [r2, #96]	; 0x60
 8002c48:	4b58      	ldr	r3, [pc, #352]	; (8002dac <HAL_GPIO_Init+0x2e4>)
 8002c4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c4c:	f003 0301 	and.w	r3, r3, #1
 8002c50:	60bb      	str	r3, [r7, #8]
 8002c52:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c54:	4a56      	ldr	r2, [pc, #344]	; (8002db0 <HAL_GPIO_Init+0x2e8>)
 8002c56:	697b      	ldr	r3, [r7, #20]
 8002c58:	089b      	lsrs	r3, r3, #2
 8002c5a:	3302      	adds	r3, #2
 8002c5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c60:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	f003 0303 	and.w	r3, r3, #3
 8002c68:	009b      	lsls	r3, r3, #2
 8002c6a:	220f      	movs	r2, #15
 8002c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c70:	43db      	mvns	r3, r3
 8002c72:	693a      	ldr	r2, [r7, #16]
 8002c74:	4013      	ands	r3, r2
 8002c76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002c7e:	d01f      	beq.n	8002cc0 <HAL_GPIO_Init+0x1f8>
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	4a4c      	ldr	r2, [pc, #304]	; (8002db4 <HAL_GPIO_Init+0x2ec>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d019      	beq.n	8002cbc <HAL_GPIO_Init+0x1f4>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	4a4b      	ldr	r2, [pc, #300]	; (8002db8 <HAL_GPIO_Init+0x2f0>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d013      	beq.n	8002cb8 <HAL_GPIO_Init+0x1f0>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	4a4a      	ldr	r2, [pc, #296]	; (8002dbc <HAL_GPIO_Init+0x2f4>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d00d      	beq.n	8002cb4 <HAL_GPIO_Init+0x1ec>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	4a49      	ldr	r2, [pc, #292]	; (8002dc0 <HAL_GPIO_Init+0x2f8>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d007      	beq.n	8002cb0 <HAL_GPIO_Init+0x1e8>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	4a48      	ldr	r2, [pc, #288]	; (8002dc4 <HAL_GPIO_Init+0x2fc>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d101      	bne.n	8002cac <HAL_GPIO_Init+0x1e4>
 8002ca8:	2305      	movs	r3, #5
 8002caa:	e00a      	b.n	8002cc2 <HAL_GPIO_Init+0x1fa>
 8002cac:	2306      	movs	r3, #6
 8002cae:	e008      	b.n	8002cc2 <HAL_GPIO_Init+0x1fa>
 8002cb0:	2304      	movs	r3, #4
 8002cb2:	e006      	b.n	8002cc2 <HAL_GPIO_Init+0x1fa>
 8002cb4:	2303      	movs	r3, #3
 8002cb6:	e004      	b.n	8002cc2 <HAL_GPIO_Init+0x1fa>
 8002cb8:	2302      	movs	r3, #2
 8002cba:	e002      	b.n	8002cc2 <HAL_GPIO_Init+0x1fa>
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	e000      	b.n	8002cc2 <HAL_GPIO_Init+0x1fa>
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	697a      	ldr	r2, [r7, #20]
 8002cc4:	f002 0203 	and.w	r2, r2, #3
 8002cc8:	0092      	lsls	r2, r2, #2
 8002cca:	4093      	lsls	r3, r2
 8002ccc:	693a      	ldr	r2, [r7, #16]
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002cd2:	4937      	ldr	r1, [pc, #220]	; (8002db0 <HAL_GPIO_Init+0x2e8>)
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	089b      	lsrs	r3, r3, #2
 8002cd8:	3302      	adds	r3, #2
 8002cda:	693a      	ldr	r2, [r7, #16]
 8002cdc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002ce0:	4b39      	ldr	r3, [pc, #228]	; (8002dc8 <HAL_GPIO_Init+0x300>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	43db      	mvns	r3, r3
 8002cea:	693a      	ldr	r2, [r7, #16]
 8002cec:	4013      	ands	r3, r2
 8002cee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d003      	beq.n	8002d04 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002cfc:	693a      	ldr	r2, [r7, #16]
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	4313      	orrs	r3, r2
 8002d02:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002d04:	4a30      	ldr	r2, [pc, #192]	; (8002dc8 <HAL_GPIO_Init+0x300>)
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8002d0a:	4b2f      	ldr	r3, [pc, #188]	; (8002dc8 <HAL_GPIO_Init+0x300>)
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	43db      	mvns	r3, r3
 8002d14:	693a      	ldr	r2, [r7, #16]
 8002d16:	4013      	ands	r3, r2
 8002d18:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d003      	beq.n	8002d2e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002d26:	693a      	ldr	r2, [r7, #16]
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002d2e:	4a26      	ldr	r2, [pc, #152]	; (8002dc8 <HAL_GPIO_Init+0x300>)
 8002d30:	693b      	ldr	r3, [r7, #16]
 8002d32:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002d34:	4b24      	ldr	r3, [pc, #144]	; (8002dc8 <HAL_GPIO_Init+0x300>)
 8002d36:	689b      	ldr	r3, [r3, #8]
 8002d38:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	43db      	mvns	r3, r3
 8002d3e:	693a      	ldr	r2, [r7, #16]
 8002d40:	4013      	ands	r3, r2
 8002d42:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d003      	beq.n	8002d58 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002d50:	693a      	ldr	r2, [r7, #16]
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	4313      	orrs	r3, r2
 8002d56:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002d58:	4a1b      	ldr	r2, [pc, #108]	; (8002dc8 <HAL_GPIO_Init+0x300>)
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002d5e:	4b1a      	ldr	r3, [pc, #104]	; (8002dc8 <HAL_GPIO_Init+0x300>)
 8002d60:	68db      	ldr	r3, [r3, #12]
 8002d62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	43db      	mvns	r3, r3
 8002d68:	693a      	ldr	r2, [r7, #16]
 8002d6a:	4013      	ands	r3, r2
 8002d6c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d003      	beq.n	8002d82 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002d7a:	693a      	ldr	r2, [r7, #16]
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002d82:	4a11      	ldr	r2, [pc, #68]	; (8002dc8 <HAL_GPIO_Init+0x300>)
 8002d84:	693b      	ldr	r3, [r7, #16]
 8002d86:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002d88:	697b      	ldr	r3, [r7, #20]
 8002d8a:	3301      	adds	r3, #1
 8002d8c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	681a      	ldr	r2, [r3, #0]
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	fa22 f303 	lsr.w	r3, r2, r3
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	f47f ae9d 	bne.w	8002ad8 <HAL_GPIO_Init+0x10>
  }
}
 8002d9e:	bf00      	nop
 8002da0:	371c      	adds	r7, #28
 8002da2:	46bd      	mov	sp, r7
 8002da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da8:	4770      	bx	lr
 8002daa:	bf00      	nop
 8002dac:	40021000 	.word	0x40021000
 8002db0:	40010000 	.word	0x40010000
 8002db4:	48000400 	.word	0x48000400
 8002db8:	48000800 	.word	0x48000800
 8002dbc:	48000c00 	.word	0x48000c00
 8002dc0:	48001000 	.word	0x48001000
 8002dc4:	48001400 	.word	0x48001400
 8002dc8:	40010400 	.word	0x40010400

08002dcc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b085      	sub	sp, #20
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
 8002dd4:	460b      	mov	r3, r1
 8002dd6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	691a      	ldr	r2, [r3, #16]
 8002ddc:	887b      	ldrh	r3, [r7, #2]
 8002dde:	4013      	ands	r3, r2
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d002      	beq.n	8002dea <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002de4:	2301      	movs	r3, #1
 8002de6:	73fb      	strb	r3, [r7, #15]
 8002de8:	e001      	b.n	8002dee <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002dea:	2300      	movs	r3, #0
 8002dec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002dee:	7bfb      	ldrb	r3, [r7, #15]
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	3714      	adds	r7, #20
 8002df4:	46bd      	mov	sp, r7
 8002df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfa:	4770      	bx	lr

08002dfc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b083      	sub	sp, #12
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
 8002e04:	460b      	mov	r3, r1
 8002e06:	807b      	strh	r3, [r7, #2]
 8002e08:	4613      	mov	r3, r2
 8002e0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002e0c:	787b      	ldrb	r3, [r7, #1]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d003      	beq.n	8002e1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002e12:	887a      	ldrh	r2, [r7, #2]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002e18:	e002      	b.n	8002e20 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002e1a:	887a      	ldrh	r2, [r7, #2]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002e20:	bf00      	nop
 8002e22:	370c      	adds	r7, #12
 8002e24:	46bd      	mov	sp, r7
 8002e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2a:	4770      	bx	lr

08002e2c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b085      	sub	sp, #20
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d141      	bne.n	8002ebe <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002e3a:	4b4b      	ldr	r3, [pc, #300]	; (8002f68 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002e42:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e46:	d131      	bne.n	8002eac <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002e48:	4b47      	ldr	r3, [pc, #284]	; (8002f68 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002e4e:	4a46      	ldr	r2, [pc, #280]	; (8002f68 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e50:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002e54:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002e58:	4b43      	ldr	r3, [pc, #268]	; (8002f68 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002e60:	4a41      	ldr	r2, [pc, #260]	; (8002f68 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e62:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e66:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002e68:	4b40      	ldr	r3, [pc, #256]	; (8002f6c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	2232      	movs	r2, #50	; 0x32
 8002e6e:	fb02 f303 	mul.w	r3, r2, r3
 8002e72:	4a3f      	ldr	r2, [pc, #252]	; (8002f70 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002e74:	fba2 2303 	umull	r2, r3, r2, r3
 8002e78:	0c9b      	lsrs	r3, r3, #18
 8002e7a:	3301      	adds	r3, #1
 8002e7c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002e7e:	e002      	b.n	8002e86 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	3b01      	subs	r3, #1
 8002e84:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002e86:	4b38      	ldr	r3, [pc, #224]	; (8002f68 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e88:	695b      	ldr	r3, [r3, #20]
 8002e8a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e92:	d102      	bne.n	8002e9a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d1f2      	bne.n	8002e80 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002e9a:	4b33      	ldr	r3, [pc, #204]	; (8002f68 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e9c:	695b      	ldr	r3, [r3, #20]
 8002e9e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ea2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ea6:	d158      	bne.n	8002f5a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002ea8:	2303      	movs	r3, #3
 8002eaa:	e057      	b.n	8002f5c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002eac:	4b2e      	ldr	r3, [pc, #184]	; (8002f68 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002eae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002eb2:	4a2d      	ldr	r2, [pc, #180]	; (8002f68 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002eb4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002eb8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002ebc:	e04d      	b.n	8002f5a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ec4:	d141      	bne.n	8002f4a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002ec6:	4b28      	ldr	r3, [pc, #160]	; (8002f68 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002ece:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ed2:	d131      	bne.n	8002f38 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002ed4:	4b24      	ldr	r3, [pc, #144]	; (8002f68 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ed6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002eda:	4a23      	ldr	r2, [pc, #140]	; (8002f68 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002edc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ee0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ee4:	4b20      	ldr	r3, [pc, #128]	; (8002f68 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002eec:	4a1e      	ldr	r2, [pc, #120]	; (8002f68 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002eee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ef2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002ef4:	4b1d      	ldr	r3, [pc, #116]	; (8002f6c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	2232      	movs	r2, #50	; 0x32
 8002efa:	fb02 f303 	mul.w	r3, r2, r3
 8002efe:	4a1c      	ldr	r2, [pc, #112]	; (8002f70 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002f00:	fba2 2303 	umull	r2, r3, r2, r3
 8002f04:	0c9b      	lsrs	r3, r3, #18
 8002f06:	3301      	adds	r3, #1
 8002f08:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002f0a:	e002      	b.n	8002f12 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	3b01      	subs	r3, #1
 8002f10:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002f12:	4b15      	ldr	r3, [pc, #84]	; (8002f68 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f14:	695b      	ldr	r3, [r3, #20]
 8002f16:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f1a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f1e:	d102      	bne.n	8002f26 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d1f2      	bne.n	8002f0c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002f26:	4b10      	ldr	r3, [pc, #64]	; (8002f68 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f28:	695b      	ldr	r3, [r3, #20]
 8002f2a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f2e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f32:	d112      	bne.n	8002f5a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002f34:	2303      	movs	r3, #3
 8002f36:	e011      	b.n	8002f5c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002f38:	4b0b      	ldr	r3, [pc, #44]	; (8002f68 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002f3e:	4a0a      	ldr	r2, [pc, #40]	; (8002f68 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f44:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002f48:	e007      	b.n	8002f5a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002f4a:	4b07      	ldr	r3, [pc, #28]	; (8002f68 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002f52:	4a05      	ldr	r2, [pc, #20]	; (8002f68 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f54:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002f58:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002f5a:	2300      	movs	r3, #0
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	3714      	adds	r7, #20
 8002f60:	46bd      	mov	sp, r7
 8002f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f66:	4770      	bx	lr
 8002f68:	40007000 	.word	0x40007000
 8002f6c:	20000000 	.word	0x20000000
 8002f70:	431bde83 	.word	0x431bde83

08002f74 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002f74:	b480      	push	{r7}
 8002f76:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002f78:	4b05      	ldr	r3, [pc, #20]	; (8002f90 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002f7a:	689b      	ldr	r3, [r3, #8]
 8002f7c:	4a04      	ldr	r2, [pc, #16]	; (8002f90 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002f7e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f82:	6093      	str	r3, [r2, #8]
}
 8002f84:	bf00      	nop
 8002f86:	46bd      	mov	sp, r7
 8002f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8c:	4770      	bx	lr
 8002f8e:	bf00      	nop
 8002f90:	40007000 	.word	0x40007000

08002f94 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b088      	sub	sp, #32
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d101      	bne.n	8002fa6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	e308      	b.n	80035b8 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f003 0301 	and.w	r3, r3, #1
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d075      	beq.n	800309e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002fb2:	4ba3      	ldr	r3, [pc, #652]	; (8003240 <HAL_RCC_OscConfig+0x2ac>)
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	f003 030c 	and.w	r3, r3, #12
 8002fba:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002fbc:	4ba0      	ldr	r3, [pc, #640]	; (8003240 <HAL_RCC_OscConfig+0x2ac>)
 8002fbe:	68db      	ldr	r3, [r3, #12]
 8002fc0:	f003 0303 	and.w	r3, r3, #3
 8002fc4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002fc6:	69bb      	ldr	r3, [r7, #24]
 8002fc8:	2b0c      	cmp	r3, #12
 8002fca:	d102      	bne.n	8002fd2 <HAL_RCC_OscConfig+0x3e>
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	2b03      	cmp	r3, #3
 8002fd0:	d002      	beq.n	8002fd8 <HAL_RCC_OscConfig+0x44>
 8002fd2:	69bb      	ldr	r3, [r7, #24]
 8002fd4:	2b08      	cmp	r3, #8
 8002fd6:	d10b      	bne.n	8002ff0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fd8:	4b99      	ldr	r3, [pc, #612]	; (8003240 <HAL_RCC_OscConfig+0x2ac>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d05b      	beq.n	800309c <HAL_RCC_OscConfig+0x108>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d157      	bne.n	800309c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002fec:	2301      	movs	r3, #1
 8002fee:	e2e3      	b.n	80035b8 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ff8:	d106      	bne.n	8003008 <HAL_RCC_OscConfig+0x74>
 8002ffa:	4b91      	ldr	r3, [pc, #580]	; (8003240 <HAL_RCC_OscConfig+0x2ac>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4a90      	ldr	r2, [pc, #576]	; (8003240 <HAL_RCC_OscConfig+0x2ac>)
 8003000:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003004:	6013      	str	r3, [r2, #0]
 8003006:	e01d      	b.n	8003044 <HAL_RCC_OscConfig+0xb0>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003010:	d10c      	bne.n	800302c <HAL_RCC_OscConfig+0x98>
 8003012:	4b8b      	ldr	r3, [pc, #556]	; (8003240 <HAL_RCC_OscConfig+0x2ac>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4a8a      	ldr	r2, [pc, #552]	; (8003240 <HAL_RCC_OscConfig+0x2ac>)
 8003018:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800301c:	6013      	str	r3, [r2, #0]
 800301e:	4b88      	ldr	r3, [pc, #544]	; (8003240 <HAL_RCC_OscConfig+0x2ac>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a87      	ldr	r2, [pc, #540]	; (8003240 <HAL_RCC_OscConfig+0x2ac>)
 8003024:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003028:	6013      	str	r3, [r2, #0]
 800302a:	e00b      	b.n	8003044 <HAL_RCC_OscConfig+0xb0>
 800302c:	4b84      	ldr	r3, [pc, #528]	; (8003240 <HAL_RCC_OscConfig+0x2ac>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4a83      	ldr	r2, [pc, #524]	; (8003240 <HAL_RCC_OscConfig+0x2ac>)
 8003032:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003036:	6013      	str	r3, [r2, #0]
 8003038:	4b81      	ldr	r3, [pc, #516]	; (8003240 <HAL_RCC_OscConfig+0x2ac>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a80      	ldr	r2, [pc, #512]	; (8003240 <HAL_RCC_OscConfig+0x2ac>)
 800303e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003042:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d013      	beq.n	8003074 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800304c:	f7ff fa70 	bl	8002530 <HAL_GetTick>
 8003050:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003052:	e008      	b.n	8003066 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003054:	f7ff fa6c 	bl	8002530 <HAL_GetTick>
 8003058:	4602      	mov	r2, r0
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	1ad3      	subs	r3, r2, r3
 800305e:	2b64      	cmp	r3, #100	; 0x64
 8003060:	d901      	bls.n	8003066 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003062:	2303      	movs	r3, #3
 8003064:	e2a8      	b.n	80035b8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003066:	4b76      	ldr	r3, [pc, #472]	; (8003240 <HAL_RCC_OscConfig+0x2ac>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800306e:	2b00      	cmp	r3, #0
 8003070:	d0f0      	beq.n	8003054 <HAL_RCC_OscConfig+0xc0>
 8003072:	e014      	b.n	800309e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003074:	f7ff fa5c 	bl	8002530 <HAL_GetTick>
 8003078:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800307a:	e008      	b.n	800308e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800307c:	f7ff fa58 	bl	8002530 <HAL_GetTick>
 8003080:	4602      	mov	r2, r0
 8003082:	693b      	ldr	r3, [r7, #16]
 8003084:	1ad3      	subs	r3, r2, r3
 8003086:	2b64      	cmp	r3, #100	; 0x64
 8003088:	d901      	bls.n	800308e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800308a:	2303      	movs	r3, #3
 800308c:	e294      	b.n	80035b8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800308e:	4b6c      	ldr	r3, [pc, #432]	; (8003240 <HAL_RCC_OscConfig+0x2ac>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003096:	2b00      	cmp	r3, #0
 8003098:	d1f0      	bne.n	800307c <HAL_RCC_OscConfig+0xe8>
 800309a:	e000      	b.n	800309e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800309c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f003 0302 	and.w	r3, r3, #2
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d075      	beq.n	8003196 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80030aa:	4b65      	ldr	r3, [pc, #404]	; (8003240 <HAL_RCC_OscConfig+0x2ac>)
 80030ac:	689b      	ldr	r3, [r3, #8]
 80030ae:	f003 030c 	and.w	r3, r3, #12
 80030b2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80030b4:	4b62      	ldr	r3, [pc, #392]	; (8003240 <HAL_RCC_OscConfig+0x2ac>)
 80030b6:	68db      	ldr	r3, [r3, #12]
 80030b8:	f003 0303 	and.w	r3, r3, #3
 80030bc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80030be:	69bb      	ldr	r3, [r7, #24]
 80030c0:	2b0c      	cmp	r3, #12
 80030c2:	d102      	bne.n	80030ca <HAL_RCC_OscConfig+0x136>
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	2b02      	cmp	r3, #2
 80030c8:	d002      	beq.n	80030d0 <HAL_RCC_OscConfig+0x13c>
 80030ca:	69bb      	ldr	r3, [r7, #24]
 80030cc:	2b04      	cmp	r3, #4
 80030ce:	d11f      	bne.n	8003110 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80030d0:	4b5b      	ldr	r3, [pc, #364]	; (8003240 <HAL_RCC_OscConfig+0x2ac>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d005      	beq.n	80030e8 <HAL_RCC_OscConfig+0x154>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	68db      	ldr	r3, [r3, #12]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d101      	bne.n	80030e8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80030e4:	2301      	movs	r3, #1
 80030e6:	e267      	b.n	80035b8 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030e8:	4b55      	ldr	r3, [pc, #340]	; (8003240 <HAL_RCC_OscConfig+0x2ac>)
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	691b      	ldr	r3, [r3, #16]
 80030f4:	061b      	lsls	r3, r3, #24
 80030f6:	4952      	ldr	r1, [pc, #328]	; (8003240 <HAL_RCC_OscConfig+0x2ac>)
 80030f8:	4313      	orrs	r3, r2
 80030fa:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80030fc:	4b51      	ldr	r3, [pc, #324]	; (8003244 <HAL_RCC_OscConfig+0x2b0>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4618      	mov	r0, r3
 8003102:	f7ff f9c9 	bl	8002498 <HAL_InitTick>
 8003106:	4603      	mov	r3, r0
 8003108:	2b00      	cmp	r3, #0
 800310a:	d043      	beq.n	8003194 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800310c:	2301      	movs	r3, #1
 800310e:	e253      	b.n	80035b8 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	68db      	ldr	r3, [r3, #12]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d023      	beq.n	8003160 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003118:	4b49      	ldr	r3, [pc, #292]	; (8003240 <HAL_RCC_OscConfig+0x2ac>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4a48      	ldr	r2, [pc, #288]	; (8003240 <HAL_RCC_OscConfig+0x2ac>)
 800311e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003122:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003124:	f7ff fa04 	bl	8002530 <HAL_GetTick>
 8003128:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800312a:	e008      	b.n	800313e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800312c:	f7ff fa00 	bl	8002530 <HAL_GetTick>
 8003130:	4602      	mov	r2, r0
 8003132:	693b      	ldr	r3, [r7, #16]
 8003134:	1ad3      	subs	r3, r2, r3
 8003136:	2b02      	cmp	r3, #2
 8003138:	d901      	bls.n	800313e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800313a:	2303      	movs	r3, #3
 800313c:	e23c      	b.n	80035b8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800313e:	4b40      	ldr	r3, [pc, #256]	; (8003240 <HAL_RCC_OscConfig+0x2ac>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003146:	2b00      	cmp	r3, #0
 8003148:	d0f0      	beq.n	800312c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800314a:	4b3d      	ldr	r3, [pc, #244]	; (8003240 <HAL_RCC_OscConfig+0x2ac>)
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	691b      	ldr	r3, [r3, #16]
 8003156:	061b      	lsls	r3, r3, #24
 8003158:	4939      	ldr	r1, [pc, #228]	; (8003240 <HAL_RCC_OscConfig+0x2ac>)
 800315a:	4313      	orrs	r3, r2
 800315c:	604b      	str	r3, [r1, #4]
 800315e:	e01a      	b.n	8003196 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003160:	4b37      	ldr	r3, [pc, #220]	; (8003240 <HAL_RCC_OscConfig+0x2ac>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a36      	ldr	r2, [pc, #216]	; (8003240 <HAL_RCC_OscConfig+0x2ac>)
 8003166:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800316a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800316c:	f7ff f9e0 	bl	8002530 <HAL_GetTick>
 8003170:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003172:	e008      	b.n	8003186 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003174:	f7ff f9dc 	bl	8002530 <HAL_GetTick>
 8003178:	4602      	mov	r2, r0
 800317a:	693b      	ldr	r3, [r7, #16]
 800317c:	1ad3      	subs	r3, r2, r3
 800317e:	2b02      	cmp	r3, #2
 8003180:	d901      	bls.n	8003186 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003182:	2303      	movs	r3, #3
 8003184:	e218      	b.n	80035b8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003186:	4b2e      	ldr	r3, [pc, #184]	; (8003240 <HAL_RCC_OscConfig+0x2ac>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800318e:	2b00      	cmp	r3, #0
 8003190:	d1f0      	bne.n	8003174 <HAL_RCC_OscConfig+0x1e0>
 8003192:	e000      	b.n	8003196 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003194:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f003 0308 	and.w	r3, r3, #8
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d03c      	beq.n	800321c <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	695b      	ldr	r3, [r3, #20]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d01c      	beq.n	80031e4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031aa:	4b25      	ldr	r3, [pc, #148]	; (8003240 <HAL_RCC_OscConfig+0x2ac>)
 80031ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80031b0:	4a23      	ldr	r2, [pc, #140]	; (8003240 <HAL_RCC_OscConfig+0x2ac>)
 80031b2:	f043 0301 	orr.w	r3, r3, #1
 80031b6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031ba:	f7ff f9b9 	bl	8002530 <HAL_GetTick>
 80031be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80031c0:	e008      	b.n	80031d4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031c2:	f7ff f9b5 	bl	8002530 <HAL_GetTick>
 80031c6:	4602      	mov	r2, r0
 80031c8:	693b      	ldr	r3, [r7, #16]
 80031ca:	1ad3      	subs	r3, r2, r3
 80031cc:	2b02      	cmp	r3, #2
 80031ce:	d901      	bls.n	80031d4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80031d0:	2303      	movs	r3, #3
 80031d2:	e1f1      	b.n	80035b8 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80031d4:	4b1a      	ldr	r3, [pc, #104]	; (8003240 <HAL_RCC_OscConfig+0x2ac>)
 80031d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80031da:	f003 0302 	and.w	r3, r3, #2
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d0ef      	beq.n	80031c2 <HAL_RCC_OscConfig+0x22e>
 80031e2:	e01b      	b.n	800321c <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031e4:	4b16      	ldr	r3, [pc, #88]	; (8003240 <HAL_RCC_OscConfig+0x2ac>)
 80031e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80031ea:	4a15      	ldr	r2, [pc, #84]	; (8003240 <HAL_RCC_OscConfig+0x2ac>)
 80031ec:	f023 0301 	bic.w	r3, r3, #1
 80031f0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031f4:	f7ff f99c 	bl	8002530 <HAL_GetTick>
 80031f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80031fa:	e008      	b.n	800320e <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031fc:	f7ff f998 	bl	8002530 <HAL_GetTick>
 8003200:	4602      	mov	r2, r0
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	1ad3      	subs	r3, r2, r3
 8003206:	2b02      	cmp	r3, #2
 8003208:	d901      	bls.n	800320e <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 800320a:	2303      	movs	r3, #3
 800320c:	e1d4      	b.n	80035b8 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800320e:	4b0c      	ldr	r3, [pc, #48]	; (8003240 <HAL_RCC_OscConfig+0x2ac>)
 8003210:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003214:	f003 0302 	and.w	r3, r3, #2
 8003218:	2b00      	cmp	r3, #0
 800321a:	d1ef      	bne.n	80031fc <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f003 0304 	and.w	r3, r3, #4
 8003224:	2b00      	cmp	r3, #0
 8003226:	f000 80ab 	beq.w	8003380 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800322a:	2300      	movs	r3, #0
 800322c:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800322e:	4b04      	ldr	r3, [pc, #16]	; (8003240 <HAL_RCC_OscConfig+0x2ac>)
 8003230:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003232:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003236:	2b00      	cmp	r3, #0
 8003238:	d106      	bne.n	8003248 <HAL_RCC_OscConfig+0x2b4>
 800323a:	2301      	movs	r3, #1
 800323c:	e005      	b.n	800324a <HAL_RCC_OscConfig+0x2b6>
 800323e:	bf00      	nop
 8003240:	40021000 	.word	0x40021000
 8003244:	20000004 	.word	0x20000004
 8003248:	2300      	movs	r3, #0
 800324a:	2b00      	cmp	r3, #0
 800324c:	d00d      	beq.n	800326a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800324e:	4baf      	ldr	r3, [pc, #700]	; (800350c <HAL_RCC_OscConfig+0x578>)
 8003250:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003252:	4aae      	ldr	r2, [pc, #696]	; (800350c <HAL_RCC_OscConfig+0x578>)
 8003254:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003258:	6593      	str	r3, [r2, #88]	; 0x58
 800325a:	4bac      	ldr	r3, [pc, #688]	; (800350c <HAL_RCC_OscConfig+0x578>)
 800325c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800325e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003262:	60fb      	str	r3, [r7, #12]
 8003264:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003266:	2301      	movs	r3, #1
 8003268:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800326a:	4ba9      	ldr	r3, [pc, #676]	; (8003510 <HAL_RCC_OscConfig+0x57c>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003272:	2b00      	cmp	r3, #0
 8003274:	d118      	bne.n	80032a8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003276:	4ba6      	ldr	r3, [pc, #664]	; (8003510 <HAL_RCC_OscConfig+0x57c>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4aa5      	ldr	r2, [pc, #660]	; (8003510 <HAL_RCC_OscConfig+0x57c>)
 800327c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003280:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003282:	f7ff f955 	bl	8002530 <HAL_GetTick>
 8003286:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003288:	e008      	b.n	800329c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800328a:	f7ff f951 	bl	8002530 <HAL_GetTick>
 800328e:	4602      	mov	r2, r0
 8003290:	693b      	ldr	r3, [r7, #16]
 8003292:	1ad3      	subs	r3, r2, r3
 8003294:	2b02      	cmp	r3, #2
 8003296:	d901      	bls.n	800329c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003298:	2303      	movs	r3, #3
 800329a:	e18d      	b.n	80035b8 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800329c:	4b9c      	ldr	r3, [pc, #624]	; (8003510 <HAL_RCC_OscConfig+0x57c>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d0f0      	beq.n	800328a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	689b      	ldr	r3, [r3, #8]
 80032ac:	2b01      	cmp	r3, #1
 80032ae:	d108      	bne.n	80032c2 <HAL_RCC_OscConfig+0x32e>
 80032b0:	4b96      	ldr	r3, [pc, #600]	; (800350c <HAL_RCC_OscConfig+0x578>)
 80032b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032b6:	4a95      	ldr	r2, [pc, #596]	; (800350c <HAL_RCC_OscConfig+0x578>)
 80032b8:	f043 0301 	orr.w	r3, r3, #1
 80032bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80032c0:	e024      	b.n	800330c <HAL_RCC_OscConfig+0x378>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	689b      	ldr	r3, [r3, #8]
 80032c6:	2b05      	cmp	r3, #5
 80032c8:	d110      	bne.n	80032ec <HAL_RCC_OscConfig+0x358>
 80032ca:	4b90      	ldr	r3, [pc, #576]	; (800350c <HAL_RCC_OscConfig+0x578>)
 80032cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032d0:	4a8e      	ldr	r2, [pc, #568]	; (800350c <HAL_RCC_OscConfig+0x578>)
 80032d2:	f043 0304 	orr.w	r3, r3, #4
 80032d6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80032da:	4b8c      	ldr	r3, [pc, #560]	; (800350c <HAL_RCC_OscConfig+0x578>)
 80032dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032e0:	4a8a      	ldr	r2, [pc, #552]	; (800350c <HAL_RCC_OscConfig+0x578>)
 80032e2:	f043 0301 	orr.w	r3, r3, #1
 80032e6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80032ea:	e00f      	b.n	800330c <HAL_RCC_OscConfig+0x378>
 80032ec:	4b87      	ldr	r3, [pc, #540]	; (800350c <HAL_RCC_OscConfig+0x578>)
 80032ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032f2:	4a86      	ldr	r2, [pc, #536]	; (800350c <HAL_RCC_OscConfig+0x578>)
 80032f4:	f023 0301 	bic.w	r3, r3, #1
 80032f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80032fc:	4b83      	ldr	r3, [pc, #524]	; (800350c <HAL_RCC_OscConfig+0x578>)
 80032fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003302:	4a82      	ldr	r2, [pc, #520]	; (800350c <HAL_RCC_OscConfig+0x578>)
 8003304:	f023 0304 	bic.w	r3, r3, #4
 8003308:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	689b      	ldr	r3, [r3, #8]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d016      	beq.n	8003342 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003314:	f7ff f90c 	bl	8002530 <HAL_GetTick>
 8003318:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800331a:	e00a      	b.n	8003332 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800331c:	f7ff f908 	bl	8002530 <HAL_GetTick>
 8003320:	4602      	mov	r2, r0
 8003322:	693b      	ldr	r3, [r7, #16]
 8003324:	1ad3      	subs	r3, r2, r3
 8003326:	f241 3288 	movw	r2, #5000	; 0x1388
 800332a:	4293      	cmp	r3, r2
 800332c:	d901      	bls.n	8003332 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800332e:	2303      	movs	r3, #3
 8003330:	e142      	b.n	80035b8 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003332:	4b76      	ldr	r3, [pc, #472]	; (800350c <HAL_RCC_OscConfig+0x578>)
 8003334:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003338:	f003 0302 	and.w	r3, r3, #2
 800333c:	2b00      	cmp	r3, #0
 800333e:	d0ed      	beq.n	800331c <HAL_RCC_OscConfig+0x388>
 8003340:	e015      	b.n	800336e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003342:	f7ff f8f5 	bl	8002530 <HAL_GetTick>
 8003346:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003348:	e00a      	b.n	8003360 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800334a:	f7ff f8f1 	bl	8002530 <HAL_GetTick>
 800334e:	4602      	mov	r2, r0
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	1ad3      	subs	r3, r2, r3
 8003354:	f241 3288 	movw	r2, #5000	; 0x1388
 8003358:	4293      	cmp	r3, r2
 800335a:	d901      	bls.n	8003360 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800335c:	2303      	movs	r3, #3
 800335e:	e12b      	b.n	80035b8 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003360:	4b6a      	ldr	r3, [pc, #424]	; (800350c <HAL_RCC_OscConfig+0x578>)
 8003362:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003366:	f003 0302 	and.w	r3, r3, #2
 800336a:	2b00      	cmp	r3, #0
 800336c:	d1ed      	bne.n	800334a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800336e:	7ffb      	ldrb	r3, [r7, #31]
 8003370:	2b01      	cmp	r3, #1
 8003372:	d105      	bne.n	8003380 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003374:	4b65      	ldr	r3, [pc, #404]	; (800350c <HAL_RCC_OscConfig+0x578>)
 8003376:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003378:	4a64      	ldr	r2, [pc, #400]	; (800350c <HAL_RCC_OscConfig+0x578>)
 800337a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800337e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f003 0320 	and.w	r3, r3, #32
 8003388:	2b00      	cmp	r3, #0
 800338a:	d03c      	beq.n	8003406 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	699b      	ldr	r3, [r3, #24]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d01c      	beq.n	80033ce <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003394:	4b5d      	ldr	r3, [pc, #372]	; (800350c <HAL_RCC_OscConfig+0x578>)
 8003396:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800339a:	4a5c      	ldr	r2, [pc, #368]	; (800350c <HAL_RCC_OscConfig+0x578>)
 800339c:	f043 0301 	orr.w	r3, r3, #1
 80033a0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033a4:	f7ff f8c4 	bl	8002530 <HAL_GetTick>
 80033a8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80033aa:	e008      	b.n	80033be <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80033ac:	f7ff f8c0 	bl	8002530 <HAL_GetTick>
 80033b0:	4602      	mov	r2, r0
 80033b2:	693b      	ldr	r3, [r7, #16]
 80033b4:	1ad3      	subs	r3, r2, r3
 80033b6:	2b02      	cmp	r3, #2
 80033b8:	d901      	bls.n	80033be <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80033ba:	2303      	movs	r3, #3
 80033bc:	e0fc      	b.n	80035b8 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80033be:	4b53      	ldr	r3, [pc, #332]	; (800350c <HAL_RCC_OscConfig+0x578>)
 80033c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80033c4:	f003 0302 	and.w	r3, r3, #2
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d0ef      	beq.n	80033ac <HAL_RCC_OscConfig+0x418>
 80033cc:	e01b      	b.n	8003406 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80033ce:	4b4f      	ldr	r3, [pc, #316]	; (800350c <HAL_RCC_OscConfig+0x578>)
 80033d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80033d4:	4a4d      	ldr	r2, [pc, #308]	; (800350c <HAL_RCC_OscConfig+0x578>)
 80033d6:	f023 0301 	bic.w	r3, r3, #1
 80033da:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033de:	f7ff f8a7 	bl	8002530 <HAL_GetTick>
 80033e2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80033e4:	e008      	b.n	80033f8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80033e6:	f7ff f8a3 	bl	8002530 <HAL_GetTick>
 80033ea:	4602      	mov	r2, r0
 80033ec:	693b      	ldr	r3, [r7, #16]
 80033ee:	1ad3      	subs	r3, r2, r3
 80033f0:	2b02      	cmp	r3, #2
 80033f2:	d901      	bls.n	80033f8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80033f4:	2303      	movs	r3, #3
 80033f6:	e0df      	b.n	80035b8 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80033f8:	4b44      	ldr	r3, [pc, #272]	; (800350c <HAL_RCC_OscConfig+0x578>)
 80033fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80033fe:	f003 0302 	and.w	r3, r3, #2
 8003402:	2b00      	cmp	r3, #0
 8003404:	d1ef      	bne.n	80033e6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	69db      	ldr	r3, [r3, #28]
 800340a:	2b00      	cmp	r3, #0
 800340c:	f000 80d3 	beq.w	80035b6 <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003410:	4b3e      	ldr	r3, [pc, #248]	; (800350c <HAL_RCC_OscConfig+0x578>)
 8003412:	689b      	ldr	r3, [r3, #8]
 8003414:	f003 030c 	and.w	r3, r3, #12
 8003418:	2b0c      	cmp	r3, #12
 800341a:	f000 808d 	beq.w	8003538 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	69db      	ldr	r3, [r3, #28]
 8003422:	2b02      	cmp	r3, #2
 8003424:	d15a      	bne.n	80034dc <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003426:	4b39      	ldr	r3, [pc, #228]	; (800350c <HAL_RCC_OscConfig+0x578>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4a38      	ldr	r2, [pc, #224]	; (800350c <HAL_RCC_OscConfig+0x578>)
 800342c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003430:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003432:	f7ff f87d 	bl	8002530 <HAL_GetTick>
 8003436:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003438:	e008      	b.n	800344c <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800343a:	f7ff f879 	bl	8002530 <HAL_GetTick>
 800343e:	4602      	mov	r2, r0
 8003440:	693b      	ldr	r3, [r7, #16]
 8003442:	1ad3      	subs	r3, r2, r3
 8003444:	2b02      	cmp	r3, #2
 8003446:	d901      	bls.n	800344c <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 8003448:	2303      	movs	r3, #3
 800344a:	e0b5      	b.n	80035b8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800344c:	4b2f      	ldr	r3, [pc, #188]	; (800350c <HAL_RCC_OscConfig+0x578>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003454:	2b00      	cmp	r3, #0
 8003456:	d1f0      	bne.n	800343a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003458:	4b2c      	ldr	r3, [pc, #176]	; (800350c <HAL_RCC_OscConfig+0x578>)
 800345a:	68da      	ldr	r2, [r3, #12]
 800345c:	4b2d      	ldr	r3, [pc, #180]	; (8003514 <HAL_RCC_OscConfig+0x580>)
 800345e:	4013      	ands	r3, r2
 8003460:	687a      	ldr	r2, [r7, #4]
 8003462:	6a11      	ldr	r1, [r2, #32]
 8003464:	687a      	ldr	r2, [r7, #4]
 8003466:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003468:	3a01      	subs	r2, #1
 800346a:	0112      	lsls	r2, r2, #4
 800346c:	4311      	orrs	r1, r2
 800346e:	687a      	ldr	r2, [r7, #4]
 8003470:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003472:	0212      	lsls	r2, r2, #8
 8003474:	4311      	orrs	r1, r2
 8003476:	687a      	ldr	r2, [r7, #4]
 8003478:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800347a:	0852      	lsrs	r2, r2, #1
 800347c:	3a01      	subs	r2, #1
 800347e:	0552      	lsls	r2, r2, #21
 8003480:	4311      	orrs	r1, r2
 8003482:	687a      	ldr	r2, [r7, #4]
 8003484:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003486:	0852      	lsrs	r2, r2, #1
 8003488:	3a01      	subs	r2, #1
 800348a:	0652      	lsls	r2, r2, #25
 800348c:	4311      	orrs	r1, r2
 800348e:	687a      	ldr	r2, [r7, #4]
 8003490:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003492:	06d2      	lsls	r2, r2, #27
 8003494:	430a      	orrs	r2, r1
 8003496:	491d      	ldr	r1, [pc, #116]	; (800350c <HAL_RCC_OscConfig+0x578>)
 8003498:	4313      	orrs	r3, r2
 800349a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800349c:	4b1b      	ldr	r3, [pc, #108]	; (800350c <HAL_RCC_OscConfig+0x578>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4a1a      	ldr	r2, [pc, #104]	; (800350c <HAL_RCC_OscConfig+0x578>)
 80034a2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80034a6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80034a8:	4b18      	ldr	r3, [pc, #96]	; (800350c <HAL_RCC_OscConfig+0x578>)
 80034aa:	68db      	ldr	r3, [r3, #12]
 80034ac:	4a17      	ldr	r2, [pc, #92]	; (800350c <HAL_RCC_OscConfig+0x578>)
 80034ae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80034b2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034b4:	f7ff f83c 	bl	8002530 <HAL_GetTick>
 80034b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034ba:	e008      	b.n	80034ce <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034bc:	f7ff f838 	bl	8002530 <HAL_GetTick>
 80034c0:	4602      	mov	r2, r0
 80034c2:	693b      	ldr	r3, [r7, #16]
 80034c4:	1ad3      	subs	r3, r2, r3
 80034c6:	2b02      	cmp	r3, #2
 80034c8:	d901      	bls.n	80034ce <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 80034ca:	2303      	movs	r3, #3
 80034cc:	e074      	b.n	80035b8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034ce:	4b0f      	ldr	r3, [pc, #60]	; (800350c <HAL_RCC_OscConfig+0x578>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d0f0      	beq.n	80034bc <HAL_RCC_OscConfig+0x528>
 80034da:	e06c      	b.n	80035b6 <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034dc:	4b0b      	ldr	r3, [pc, #44]	; (800350c <HAL_RCC_OscConfig+0x578>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4a0a      	ldr	r2, [pc, #40]	; (800350c <HAL_RCC_OscConfig+0x578>)
 80034e2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80034e6:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80034e8:	4b08      	ldr	r3, [pc, #32]	; (800350c <HAL_RCC_OscConfig+0x578>)
 80034ea:	68db      	ldr	r3, [r3, #12]
 80034ec:	4a07      	ldr	r2, [pc, #28]	; (800350c <HAL_RCC_OscConfig+0x578>)
 80034ee:	f023 0303 	bic.w	r3, r3, #3
 80034f2:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80034f4:	4b05      	ldr	r3, [pc, #20]	; (800350c <HAL_RCC_OscConfig+0x578>)
 80034f6:	68db      	ldr	r3, [r3, #12]
 80034f8:	4a04      	ldr	r2, [pc, #16]	; (800350c <HAL_RCC_OscConfig+0x578>)
 80034fa:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80034fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003502:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003504:	f7ff f814 	bl	8002530 <HAL_GetTick>
 8003508:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800350a:	e00e      	b.n	800352a <HAL_RCC_OscConfig+0x596>
 800350c:	40021000 	.word	0x40021000
 8003510:	40007000 	.word	0x40007000
 8003514:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003518:	f7ff f80a 	bl	8002530 <HAL_GetTick>
 800351c:	4602      	mov	r2, r0
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	1ad3      	subs	r3, r2, r3
 8003522:	2b02      	cmp	r3, #2
 8003524:	d901      	bls.n	800352a <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 8003526:	2303      	movs	r3, #3
 8003528:	e046      	b.n	80035b8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800352a:	4b25      	ldr	r3, [pc, #148]	; (80035c0 <HAL_RCC_OscConfig+0x62c>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003532:	2b00      	cmp	r3, #0
 8003534:	d1f0      	bne.n	8003518 <HAL_RCC_OscConfig+0x584>
 8003536:	e03e      	b.n	80035b6 <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	69db      	ldr	r3, [r3, #28]
 800353c:	2b01      	cmp	r3, #1
 800353e:	d101      	bne.n	8003544 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8003540:	2301      	movs	r3, #1
 8003542:	e039      	b.n	80035b8 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003544:	4b1e      	ldr	r3, [pc, #120]	; (80035c0 <HAL_RCC_OscConfig+0x62c>)
 8003546:	68db      	ldr	r3, [r3, #12]
 8003548:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	f003 0203 	and.w	r2, r3, #3
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6a1b      	ldr	r3, [r3, #32]
 8003554:	429a      	cmp	r2, r3
 8003556:	d12c      	bne.n	80035b2 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003558:	697b      	ldr	r3, [r7, #20]
 800355a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003562:	3b01      	subs	r3, #1
 8003564:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003566:	429a      	cmp	r2, r3
 8003568:	d123      	bne.n	80035b2 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800356a:	697b      	ldr	r3, [r7, #20]
 800356c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003574:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003576:	429a      	cmp	r2, r3
 8003578:	d11b      	bne.n	80035b2 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800357a:	697b      	ldr	r3, [r7, #20]
 800357c:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003584:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003586:	429a      	cmp	r2, r3
 8003588:	d113      	bne.n	80035b2 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800358a:	697b      	ldr	r3, [r7, #20]
 800358c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003594:	085b      	lsrs	r3, r3, #1
 8003596:	3b01      	subs	r3, #1
 8003598:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800359a:	429a      	cmp	r2, r3
 800359c:	d109      	bne.n	80035b2 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035a8:	085b      	lsrs	r3, r3, #1
 80035aa:	3b01      	subs	r3, #1
 80035ac:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80035ae:	429a      	cmp	r2, r3
 80035b0:	d001      	beq.n	80035b6 <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 80035b2:	2301      	movs	r3, #1
 80035b4:	e000      	b.n	80035b8 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 80035b6:	2300      	movs	r3, #0
}
 80035b8:	4618      	mov	r0, r3
 80035ba:	3720      	adds	r7, #32
 80035bc:	46bd      	mov	sp, r7
 80035be:	bd80      	pop	{r7, pc}
 80035c0:	40021000 	.word	0x40021000

080035c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b086      	sub	sp, #24
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
 80035cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80035ce:	2300      	movs	r3, #0
 80035d0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d101      	bne.n	80035dc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80035d8:	2301      	movs	r3, #1
 80035da:	e11e      	b.n	800381a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80035dc:	4b91      	ldr	r3, [pc, #580]	; (8003824 <HAL_RCC_ClockConfig+0x260>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 030f 	and.w	r3, r3, #15
 80035e4:	683a      	ldr	r2, [r7, #0]
 80035e6:	429a      	cmp	r2, r3
 80035e8:	d910      	bls.n	800360c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035ea:	4b8e      	ldr	r3, [pc, #568]	; (8003824 <HAL_RCC_ClockConfig+0x260>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f023 020f 	bic.w	r2, r3, #15
 80035f2:	498c      	ldr	r1, [pc, #560]	; (8003824 <HAL_RCC_ClockConfig+0x260>)
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	4313      	orrs	r3, r2
 80035f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035fa:	4b8a      	ldr	r3, [pc, #552]	; (8003824 <HAL_RCC_ClockConfig+0x260>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f003 030f 	and.w	r3, r3, #15
 8003602:	683a      	ldr	r2, [r7, #0]
 8003604:	429a      	cmp	r2, r3
 8003606:	d001      	beq.n	800360c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003608:	2301      	movs	r3, #1
 800360a:	e106      	b.n	800381a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f003 0301 	and.w	r3, r3, #1
 8003614:	2b00      	cmp	r3, #0
 8003616:	d073      	beq.n	8003700 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	2b03      	cmp	r3, #3
 800361e:	d129      	bne.n	8003674 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003620:	4b81      	ldr	r3, [pc, #516]	; (8003828 <HAL_RCC_ClockConfig+0x264>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003628:	2b00      	cmp	r3, #0
 800362a:	d101      	bne.n	8003630 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800362c:	2301      	movs	r3, #1
 800362e:	e0f4      	b.n	800381a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003630:	f000 f966 	bl	8003900 <RCC_GetSysClockFreqFromPLLSource>
 8003634:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003636:	693b      	ldr	r3, [r7, #16]
 8003638:	4a7c      	ldr	r2, [pc, #496]	; (800382c <HAL_RCC_ClockConfig+0x268>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d93f      	bls.n	80036be <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800363e:	4b7a      	ldr	r3, [pc, #488]	; (8003828 <HAL_RCC_ClockConfig+0x264>)
 8003640:	689b      	ldr	r3, [r3, #8]
 8003642:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003646:	2b00      	cmp	r3, #0
 8003648:	d009      	beq.n	800365e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003652:	2b00      	cmp	r3, #0
 8003654:	d033      	beq.n	80036be <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800365a:	2b00      	cmp	r3, #0
 800365c:	d12f      	bne.n	80036be <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800365e:	4b72      	ldr	r3, [pc, #456]	; (8003828 <HAL_RCC_ClockConfig+0x264>)
 8003660:	689b      	ldr	r3, [r3, #8]
 8003662:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003666:	4a70      	ldr	r2, [pc, #448]	; (8003828 <HAL_RCC_ClockConfig+0x264>)
 8003668:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800366c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800366e:	2380      	movs	r3, #128	; 0x80
 8003670:	617b      	str	r3, [r7, #20]
 8003672:	e024      	b.n	80036be <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	2b02      	cmp	r3, #2
 800367a:	d107      	bne.n	800368c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800367c:	4b6a      	ldr	r3, [pc, #424]	; (8003828 <HAL_RCC_ClockConfig+0x264>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003684:	2b00      	cmp	r3, #0
 8003686:	d109      	bne.n	800369c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003688:	2301      	movs	r3, #1
 800368a:	e0c6      	b.n	800381a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800368c:	4b66      	ldr	r3, [pc, #408]	; (8003828 <HAL_RCC_ClockConfig+0x264>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003694:	2b00      	cmp	r3, #0
 8003696:	d101      	bne.n	800369c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003698:	2301      	movs	r3, #1
 800369a:	e0be      	b.n	800381a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800369c:	f000 f8ce 	bl	800383c <HAL_RCC_GetSysClockFreq>
 80036a0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80036a2:	693b      	ldr	r3, [r7, #16]
 80036a4:	4a61      	ldr	r2, [pc, #388]	; (800382c <HAL_RCC_ClockConfig+0x268>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d909      	bls.n	80036be <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80036aa:	4b5f      	ldr	r3, [pc, #380]	; (8003828 <HAL_RCC_ClockConfig+0x264>)
 80036ac:	689b      	ldr	r3, [r3, #8]
 80036ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80036b2:	4a5d      	ldr	r2, [pc, #372]	; (8003828 <HAL_RCC_ClockConfig+0x264>)
 80036b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80036b8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80036ba:	2380      	movs	r3, #128	; 0x80
 80036bc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80036be:	4b5a      	ldr	r3, [pc, #360]	; (8003828 <HAL_RCC_ClockConfig+0x264>)
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	f023 0203 	bic.w	r2, r3, #3
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	4957      	ldr	r1, [pc, #348]	; (8003828 <HAL_RCC_ClockConfig+0x264>)
 80036cc:	4313      	orrs	r3, r2
 80036ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80036d0:	f7fe ff2e 	bl	8002530 <HAL_GetTick>
 80036d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036d6:	e00a      	b.n	80036ee <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036d8:	f7fe ff2a 	bl	8002530 <HAL_GetTick>
 80036dc:	4602      	mov	r2, r0
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	1ad3      	subs	r3, r2, r3
 80036e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d901      	bls.n	80036ee <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80036ea:	2303      	movs	r3, #3
 80036ec:	e095      	b.n	800381a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036ee:	4b4e      	ldr	r3, [pc, #312]	; (8003828 <HAL_RCC_ClockConfig+0x264>)
 80036f0:	689b      	ldr	r3, [r3, #8]
 80036f2:	f003 020c 	and.w	r2, r3, #12
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	009b      	lsls	r3, r3, #2
 80036fc:	429a      	cmp	r2, r3
 80036fe:	d1eb      	bne.n	80036d8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f003 0302 	and.w	r3, r3, #2
 8003708:	2b00      	cmp	r3, #0
 800370a:	d023      	beq.n	8003754 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f003 0304 	and.w	r3, r3, #4
 8003714:	2b00      	cmp	r3, #0
 8003716:	d005      	beq.n	8003724 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003718:	4b43      	ldr	r3, [pc, #268]	; (8003828 <HAL_RCC_ClockConfig+0x264>)
 800371a:	689b      	ldr	r3, [r3, #8]
 800371c:	4a42      	ldr	r2, [pc, #264]	; (8003828 <HAL_RCC_ClockConfig+0x264>)
 800371e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003722:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f003 0308 	and.w	r3, r3, #8
 800372c:	2b00      	cmp	r3, #0
 800372e:	d007      	beq.n	8003740 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003730:	4b3d      	ldr	r3, [pc, #244]	; (8003828 <HAL_RCC_ClockConfig+0x264>)
 8003732:	689b      	ldr	r3, [r3, #8]
 8003734:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003738:	4a3b      	ldr	r2, [pc, #236]	; (8003828 <HAL_RCC_ClockConfig+0x264>)
 800373a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800373e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003740:	4b39      	ldr	r3, [pc, #228]	; (8003828 <HAL_RCC_ClockConfig+0x264>)
 8003742:	689b      	ldr	r3, [r3, #8]
 8003744:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	689b      	ldr	r3, [r3, #8]
 800374c:	4936      	ldr	r1, [pc, #216]	; (8003828 <HAL_RCC_ClockConfig+0x264>)
 800374e:	4313      	orrs	r3, r2
 8003750:	608b      	str	r3, [r1, #8]
 8003752:	e008      	b.n	8003766 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003754:	697b      	ldr	r3, [r7, #20]
 8003756:	2b80      	cmp	r3, #128	; 0x80
 8003758:	d105      	bne.n	8003766 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800375a:	4b33      	ldr	r3, [pc, #204]	; (8003828 <HAL_RCC_ClockConfig+0x264>)
 800375c:	689b      	ldr	r3, [r3, #8]
 800375e:	4a32      	ldr	r2, [pc, #200]	; (8003828 <HAL_RCC_ClockConfig+0x264>)
 8003760:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003764:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003766:	4b2f      	ldr	r3, [pc, #188]	; (8003824 <HAL_RCC_ClockConfig+0x260>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 030f 	and.w	r3, r3, #15
 800376e:	683a      	ldr	r2, [r7, #0]
 8003770:	429a      	cmp	r2, r3
 8003772:	d21d      	bcs.n	80037b0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003774:	4b2b      	ldr	r3, [pc, #172]	; (8003824 <HAL_RCC_ClockConfig+0x260>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f023 020f 	bic.w	r2, r3, #15
 800377c:	4929      	ldr	r1, [pc, #164]	; (8003824 <HAL_RCC_ClockConfig+0x260>)
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	4313      	orrs	r3, r2
 8003782:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003784:	f7fe fed4 	bl	8002530 <HAL_GetTick>
 8003788:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800378a:	e00a      	b.n	80037a2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800378c:	f7fe fed0 	bl	8002530 <HAL_GetTick>
 8003790:	4602      	mov	r2, r0
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	1ad3      	subs	r3, r2, r3
 8003796:	f241 3288 	movw	r2, #5000	; 0x1388
 800379a:	4293      	cmp	r3, r2
 800379c:	d901      	bls.n	80037a2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800379e:	2303      	movs	r3, #3
 80037a0:	e03b      	b.n	800381a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037a2:	4b20      	ldr	r3, [pc, #128]	; (8003824 <HAL_RCC_ClockConfig+0x260>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f003 030f 	and.w	r3, r3, #15
 80037aa:	683a      	ldr	r2, [r7, #0]
 80037ac:	429a      	cmp	r2, r3
 80037ae:	d1ed      	bne.n	800378c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f003 0304 	and.w	r3, r3, #4
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d008      	beq.n	80037ce <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037bc:	4b1a      	ldr	r3, [pc, #104]	; (8003828 <HAL_RCC_ClockConfig+0x264>)
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	68db      	ldr	r3, [r3, #12]
 80037c8:	4917      	ldr	r1, [pc, #92]	; (8003828 <HAL_RCC_ClockConfig+0x264>)
 80037ca:	4313      	orrs	r3, r2
 80037cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f003 0308 	and.w	r3, r3, #8
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d009      	beq.n	80037ee <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80037da:	4b13      	ldr	r3, [pc, #76]	; (8003828 <HAL_RCC_ClockConfig+0x264>)
 80037dc:	689b      	ldr	r3, [r3, #8]
 80037de:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	691b      	ldr	r3, [r3, #16]
 80037e6:	00db      	lsls	r3, r3, #3
 80037e8:	490f      	ldr	r1, [pc, #60]	; (8003828 <HAL_RCC_ClockConfig+0x264>)
 80037ea:	4313      	orrs	r3, r2
 80037ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80037ee:	f000 f825 	bl	800383c <HAL_RCC_GetSysClockFreq>
 80037f2:	4601      	mov	r1, r0
 80037f4:	4b0c      	ldr	r3, [pc, #48]	; (8003828 <HAL_RCC_ClockConfig+0x264>)
 80037f6:	689b      	ldr	r3, [r3, #8]
 80037f8:	091b      	lsrs	r3, r3, #4
 80037fa:	f003 030f 	and.w	r3, r3, #15
 80037fe:	4a0c      	ldr	r2, [pc, #48]	; (8003830 <HAL_RCC_ClockConfig+0x26c>)
 8003800:	5cd3      	ldrb	r3, [r2, r3]
 8003802:	f003 031f 	and.w	r3, r3, #31
 8003806:	fa21 f303 	lsr.w	r3, r1, r3
 800380a:	4a0a      	ldr	r2, [pc, #40]	; (8003834 <HAL_RCC_ClockConfig+0x270>)
 800380c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800380e:	4b0a      	ldr	r3, [pc, #40]	; (8003838 <HAL_RCC_ClockConfig+0x274>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4618      	mov	r0, r3
 8003814:	f7fe fe40 	bl	8002498 <HAL_InitTick>
 8003818:	4603      	mov	r3, r0
}
 800381a:	4618      	mov	r0, r3
 800381c:	3718      	adds	r7, #24
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}
 8003822:	bf00      	nop
 8003824:	40022000 	.word	0x40022000
 8003828:	40021000 	.word	0x40021000
 800382c:	04c4b400 	.word	0x04c4b400
 8003830:	08005968 	.word	0x08005968
 8003834:	20000000 	.word	0x20000000
 8003838:	20000004 	.word	0x20000004

0800383c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800383c:	b480      	push	{r7}
 800383e:	b087      	sub	sp, #28
 8003840:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003842:	4b2c      	ldr	r3, [pc, #176]	; (80038f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003844:	689b      	ldr	r3, [r3, #8]
 8003846:	f003 030c 	and.w	r3, r3, #12
 800384a:	2b04      	cmp	r3, #4
 800384c:	d102      	bne.n	8003854 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800384e:	4b2a      	ldr	r3, [pc, #168]	; (80038f8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003850:	613b      	str	r3, [r7, #16]
 8003852:	e047      	b.n	80038e4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003854:	4b27      	ldr	r3, [pc, #156]	; (80038f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003856:	689b      	ldr	r3, [r3, #8]
 8003858:	f003 030c 	and.w	r3, r3, #12
 800385c:	2b08      	cmp	r3, #8
 800385e:	d102      	bne.n	8003866 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003860:	4b26      	ldr	r3, [pc, #152]	; (80038fc <HAL_RCC_GetSysClockFreq+0xc0>)
 8003862:	613b      	str	r3, [r7, #16]
 8003864:	e03e      	b.n	80038e4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003866:	4b23      	ldr	r3, [pc, #140]	; (80038f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003868:	689b      	ldr	r3, [r3, #8]
 800386a:	f003 030c 	and.w	r3, r3, #12
 800386e:	2b0c      	cmp	r3, #12
 8003870:	d136      	bne.n	80038e0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003872:	4b20      	ldr	r3, [pc, #128]	; (80038f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003874:	68db      	ldr	r3, [r3, #12]
 8003876:	f003 0303 	and.w	r3, r3, #3
 800387a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800387c:	4b1d      	ldr	r3, [pc, #116]	; (80038f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800387e:	68db      	ldr	r3, [r3, #12]
 8003880:	091b      	lsrs	r3, r3, #4
 8003882:	f003 030f 	and.w	r3, r3, #15
 8003886:	3301      	adds	r3, #1
 8003888:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	2b03      	cmp	r3, #3
 800388e:	d10c      	bne.n	80038aa <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003890:	4a1a      	ldr	r2, [pc, #104]	; (80038fc <HAL_RCC_GetSysClockFreq+0xc0>)
 8003892:	68bb      	ldr	r3, [r7, #8]
 8003894:	fbb2 f3f3 	udiv	r3, r2, r3
 8003898:	4a16      	ldr	r2, [pc, #88]	; (80038f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800389a:	68d2      	ldr	r2, [r2, #12]
 800389c:	0a12      	lsrs	r2, r2, #8
 800389e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80038a2:	fb02 f303 	mul.w	r3, r2, r3
 80038a6:	617b      	str	r3, [r7, #20]
      break;
 80038a8:	e00c      	b.n	80038c4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80038aa:	4a13      	ldr	r2, [pc, #76]	; (80038f8 <HAL_RCC_GetSysClockFreq+0xbc>)
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80038b2:	4a10      	ldr	r2, [pc, #64]	; (80038f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80038b4:	68d2      	ldr	r2, [r2, #12]
 80038b6:	0a12      	lsrs	r2, r2, #8
 80038b8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80038bc:	fb02 f303 	mul.w	r3, r2, r3
 80038c0:	617b      	str	r3, [r7, #20]
      break;
 80038c2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80038c4:	4b0b      	ldr	r3, [pc, #44]	; (80038f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80038c6:	68db      	ldr	r3, [r3, #12]
 80038c8:	0e5b      	lsrs	r3, r3, #25
 80038ca:	f003 0303 	and.w	r3, r3, #3
 80038ce:	3301      	adds	r3, #1
 80038d0:	005b      	lsls	r3, r3, #1
 80038d2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80038d4:	697a      	ldr	r2, [r7, #20]
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80038dc:	613b      	str	r3, [r7, #16]
 80038de:	e001      	b.n	80038e4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80038e0:	2300      	movs	r3, #0
 80038e2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80038e4:	693b      	ldr	r3, [r7, #16]
}
 80038e6:	4618      	mov	r0, r3
 80038e8:	371c      	adds	r7, #28
 80038ea:	46bd      	mov	sp, r7
 80038ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f0:	4770      	bx	lr
 80038f2:	bf00      	nop
 80038f4:	40021000 	.word	0x40021000
 80038f8:	00f42400 	.word	0x00f42400
 80038fc:	01e84800 	.word	0x01e84800

08003900 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003900:	b480      	push	{r7}
 8003902:	b087      	sub	sp, #28
 8003904:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003906:	4b1e      	ldr	r3, [pc, #120]	; (8003980 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003908:	68db      	ldr	r3, [r3, #12]
 800390a:	f003 0303 	and.w	r3, r3, #3
 800390e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003910:	4b1b      	ldr	r3, [pc, #108]	; (8003980 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003912:	68db      	ldr	r3, [r3, #12]
 8003914:	091b      	lsrs	r3, r3, #4
 8003916:	f003 030f 	and.w	r3, r3, #15
 800391a:	3301      	adds	r3, #1
 800391c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800391e:	693b      	ldr	r3, [r7, #16]
 8003920:	2b03      	cmp	r3, #3
 8003922:	d10c      	bne.n	800393e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003924:	4a17      	ldr	r2, [pc, #92]	; (8003984 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	fbb2 f3f3 	udiv	r3, r2, r3
 800392c:	4a14      	ldr	r2, [pc, #80]	; (8003980 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800392e:	68d2      	ldr	r2, [r2, #12]
 8003930:	0a12      	lsrs	r2, r2, #8
 8003932:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003936:	fb02 f303 	mul.w	r3, r2, r3
 800393a:	617b      	str	r3, [r7, #20]
    break;
 800393c:	e00c      	b.n	8003958 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800393e:	4a12      	ldr	r2, [pc, #72]	; (8003988 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	fbb2 f3f3 	udiv	r3, r2, r3
 8003946:	4a0e      	ldr	r2, [pc, #56]	; (8003980 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003948:	68d2      	ldr	r2, [r2, #12]
 800394a:	0a12      	lsrs	r2, r2, #8
 800394c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003950:	fb02 f303 	mul.w	r3, r2, r3
 8003954:	617b      	str	r3, [r7, #20]
    break;
 8003956:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003958:	4b09      	ldr	r3, [pc, #36]	; (8003980 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800395a:	68db      	ldr	r3, [r3, #12]
 800395c:	0e5b      	lsrs	r3, r3, #25
 800395e:	f003 0303 	and.w	r3, r3, #3
 8003962:	3301      	adds	r3, #1
 8003964:	005b      	lsls	r3, r3, #1
 8003966:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003968:	697a      	ldr	r2, [r7, #20]
 800396a:	68bb      	ldr	r3, [r7, #8]
 800396c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003970:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003972:	687b      	ldr	r3, [r7, #4]
}
 8003974:	4618      	mov	r0, r3
 8003976:	371c      	adds	r7, #28
 8003978:	46bd      	mov	sp, r7
 800397a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397e:	4770      	bx	lr
 8003980:	40021000 	.word	0x40021000
 8003984:	01e84800 	.word	0x01e84800
 8003988:	00f42400 	.word	0x00f42400

0800398c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b086      	sub	sp, #24
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003994:	2300      	movs	r3, #0
 8003996:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003998:	2300      	movs	r3, #0
 800399a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	f000 8098 	beq.w	8003ada <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039aa:	2300      	movs	r3, #0
 80039ac:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80039ae:	4b43      	ldr	r3, [pc, #268]	; (8003abc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80039b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d10d      	bne.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039ba:	4b40      	ldr	r3, [pc, #256]	; (8003abc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80039bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039be:	4a3f      	ldr	r2, [pc, #252]	; (8003abc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80039c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039c4:	6593      	str	r3, [r2, #88]	; 0x58
 80039c6:	4b3d      	ldr	r3, [pc, #244]	; (8003abc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80039c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039ce:	60bb      	str	r3, [r7, #8]
 80039d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039d2:	2301      	movs	r3, #1
 80039d4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80039d6:	4b3a      	ldr	r3, [pc, #232]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	4a39      	ldr	r2, [pc, #228]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80039dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039e0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80039e2:	f7fe fda5 	bl	8002530 <HAL_GetTick>
 80039e6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80039e8:	e009      	b.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039ea:	f7fe fda1 	bl	8002530 <HAL_GetTick>
 80039ee:	4602      	mov	r2, r0
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	1ad3      	subs	r3, r2, r3
 80039f4:	2b02      	cmp	r3, #2
 80039f6:	d902      	bls.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80039f8:	2303      	movs	r3, #3
 80039fa:	74fb      	strb	r3, [r7, #19]
        break;
 80039fc:	e005      	b.n	8003a0a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80039fe:	4b30      	ldr	r3, [pc, #192]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d0ef      	beq.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003a0a:	7cfb      	ldrb	r3, [r7, #19]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d159      	bne.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003a10:	4b2a      	ldr	r3, [pc, #168]	; (8003abc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a16:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a1a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003a1c:	697b      	ldr	r3, [r7, #20]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d01e      	beq.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a26:	697a      	ldr	r2, [r7, #20]
 8003a28:	429a      	cmp	r2, r3
 8003a2a:	d019      	beq.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003a2c:	4b23      	ldr	r3, [pc, #140]	; (8003abc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a36:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003a38:	4b20      	ldr	r3, [pc, #128]	; (8003abc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a3e:	4a1f      	ldr	r2, [pc, #124]	; (8003abc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a44:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003a48:	4b1c      	ldr	r3, [pc, #112]	; (8003abc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a4e:	4a1b      	ldr	r2, [pc, #108]	; (8003abc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a50:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a54:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003a58:	4a18      	ldr	r2, [pc, #96]	; (8003abc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	f003 0301 	and.w	r3, r3, #1
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d016      	beq.n	8003a98 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a6a:	f7fe fd61 	bl	8002530 <HAL_GetTick>
 8003a6e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a70:	e00b      	b.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a72:	f7fe fd5d 	bl	8002530 <HAL_GetTick>
 8003a76:	4602      	mov	r2, r0
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	1ad3      	subs	r3, r2, r3
 8003a7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d902      	bls.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003a84:	2303      	movs	r3, #3
 8003a86:	74fb      	strb	r3, [r7, #19]
            break;
 8003a88:	e006      	b.n	8003a98 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a8a:	4b0c      	ldr	r3, [pc, #48]	; (8003abc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a90:	f003 0302 	and.w	r3, r3, #2
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d0ec      	beq.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003a98:	7cfb      	ldrb	r3, [r7, #19]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d10b      	bne.n	8003ab6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a9e:	4b07      	ldr	r3, [pc, #28]	; (8003abc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003aa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003aa4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aac:	4903      	ldr	r1, [pc, #12]	; (8003abc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003ab4:	e008      	b.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003ab6:	7cfb      	ldrb	r3, [r7, #19]
 8003ab8:	74bb      	strb	r3, [r7, #18]
 8003aba:	e005      	b.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003abc:	40021000 	.word	0x40021000
 8003ac0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ac4:	7cfb      	ldrb	r3, [r7, #19]
 8003ac6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003ac8:	7c7b      	ldrb	r3, [r7, #17]
 8003aca:	2b01      	cmp	r3, #1
 8003acc:	d105      	bne.n	8003ada <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ace:	4ba6      	ldr	r3, [pc, #664]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ad0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ad2:	4aa5      	ldr	r2, [pc, #660]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ad4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ad8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f003 0301 	and.w	r3, r3, #1
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d00a      	beq.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003ae6:	4ba0      	ldr	r3, [pc, #640]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ae8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003aec:	f023 0203 	bic.w	r2, r3, #3
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	685b      	ldr	r3, [r3, #4]
 8003af4:	499c      	ldr	r1, [pc, #624]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003af6:	4313      	orrs	r3, r2
 8003af8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f003 0302 	and.w	r3, r3, #2
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d00a      	beq.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003b08:	4b97      	ldr	r3, [pc, #604]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b0e:	f023 020c 	bic.w	r2, r3, #12
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	689b      	ldr	r3, [r3, #8]
 8003b16:	4994      	ldr	r1, [pc, #592]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f003 0304 	and.w	r3, r3, #4
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d00a      	beq.n	8003b40 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003b2a:	4b8f      	ldr	r3, [pc, #572]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b30:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	68db      	ldr	r3, [r3, #12]
 8003b38:	498b      	ldr	r1, [pc, #556]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f003 0308 	and.w	r3, r3, #8
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d00a      	beq.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003b4c:	4b86      	ldr	r3, [pc, #536]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b52:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	691b      	ldr	r3, [r3, #16]
 8003b5a:	4983      	ldr	r1, [pc, #524]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b5c:	4313      	orrs	r3, r2
 8003b5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f003 0320 	and.w	r3, r3, #32
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d00a      	beq.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003b6e:	4b7e      	ldr	r3, [pc, #504]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b74:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	695b      	ldr	r3, [r3, #20]
 8003b7c:	497a      	ldr	r1, [pc, #488]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d00a      	beq.n	8003ba6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003b90:	4b75      	ldr	r3, [pc, #468]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b96:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	699b      	ldr	r3, [r3, #24]
 8003b9e:	4972      	ldr	r1, [pc, #456]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d00a      	beq.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003bb2:	4b6d      	ldr	r3, [pc, #436]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003bb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bb8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	69db      	ldr	r3, [r3, #28]
 8003bc0:	4969      	ldr	r1, [pc, #420]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d00a      	beq.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003bd4:	4b64      	ldr	r3, [pc, #400]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003bd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bda:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6a1b      	ldr	r3, [r3, #32]
 8003be2:	4961      	ldr	r1, [pc, #388]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003be4:	4313      	orrs	r3, r2
 8003be6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d00a      	beq.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003bf6:	4b5c      	ldr	r3, [pc, #368]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003bf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bfc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c04:	4958      	ldr	r1, [pc, #352]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c06:	4313      	orrs	r3, r2
 8003c08:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d015      	beq.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003c18:	4b53      	ldr	r3, [pc, #332]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c1e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c26:	4950      	ldr	r1, [pc, #320]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c32:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003c36:	d105      	bne.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c38:	4b4b      	ldr	r3, [pc, #300]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c3a:	68db      	ldr	r3, [r3, #12]
 8003c3c:	4a4a      	ldr	r2, [pc, #296]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c3e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003c42:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d015      	beq.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003c50:	4b45      	ldr	r3, [pc, #276]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c56:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c5e:	4942      	ldr	r1, [pc, #264]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c60:	4313      	orrs	r3, r2
 8003c62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c6a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003c6e:	d105      	bne.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c70:	4b3d      	ldr	r3, [pc, #244]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c72:	68db      	ldr	r3, [r3, #12]
 8003c74:	4a3c      	ldr	r2, [pc, #240]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c76:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003c7a:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d015      	beq.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003c88:	4b37      	ldr	r3, [pc, #220]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c8e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c96:	4934      	ldr	r1, [pc, #208]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ca2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003ca6:	d105      	bne.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ca8:	4b2f      	ldr	r3, [pc, #188]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003caa:	68db      	ldr	r3, [r3, #12]
 8003cac:	4a2e      	ldr	r2, [pc, #184]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003cb2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d015      	beq.n	8003cec <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003cc0:	4b29      	ldr	r3, [pc, #164]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cc6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cce:	4926      	ldr	r1, [pc, #152]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cda:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003cde:	d105      	bne.n	8003cec <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ce0:	4b21      	ldr	r3, [pc, #132]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ce2:	68db      	ldr	r3, [r3, #12]
 8003ce4:	4a20      	ldr	r2, [pc, #128]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ce6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003cea:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d015      	beq.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003cf8:	4b1b      	ldr	r3, [pc, #108]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cfe:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d06:	4918      	ldr	r1, [pc, #96]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d12:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003d16:	d105      	bne.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003d18:	4b13      	ldr	r3, [pc, #76]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d1a:	68db      	ldr	r3, [r3, #12]
 8003d1c:	4a12      	ldr	r2, [pc, #72]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d1e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003d22:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d015      	beq.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003d30:	4b0d      	ldr	r3, [pc, #52]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d36:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d3e:	490a      	ldr	r1, [pc, #40]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d40:	4313      	orrs	r3, r2
 8003d42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d4a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003d4e:	d105      	bne.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003d50:	4b05      	ldr	r3, [pc, #20]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d52:	68db      	ldr	r3, [r3, #12]
 8003d54:	4a04      	ldr	r2, [pc, #16]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d56:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d5a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003d5c:	7cbb      	ldrb	r3, [r7, #18]
}
 8003d5e:	4618      	mov	r0, r3
 8003d60:	3718      	adds	r7, #24
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}
 8003d66:	bf00      	nop
 8003d68:	40021000 	.word	0x40021000

08003d6c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b082      	sub	sp, #8
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d101      	bne.n	8003d7e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	e049      	b.n	8003e12 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d84:	b2db      	uxtb	r3, r3
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d106      	bne.n	8003d98 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003d92:	6878      	ldr	r0, [r7, #4]
 8003d94:	f7fd f962 	bl	800105c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2202      	movs	r2, #2
 8003d9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681a      	ldr	r2, [r3, #0]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	3304      	adds	r3, #4
 8003da8:	4619      	mov	r1, r3
 8003daa:	4610      	mov	r0, r2
 8003dac:	f000 fb52 	bl	8004454 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2201      	movs	r2, #1
 8003db4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2201      	movs	r2, #1
 8003dbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2201      	movs	r2, #1
 8003dc4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2201      	movs	r2, #1
 8003dcc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2201      	movs	r2, #1
 8003dd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2201      	movs	r2, #1
 8003ddc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2201      	movs	r2, #1
 8003de4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2201      	movs	r2, #1
 8003dec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2201      	movs	r2, #1
 8003df4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2201      	movs	r2, #1
 8003dfc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2201      	movs	r2, #1
 8003e04:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003e10:	2300      	movs	r3, #0
}
 8003e12:	4618      	mov	r0, r3
 8003e14:	3708      	adds	r7, #8
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bd80      	pop	{r7, pc}
	...

08003e1c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b085      	sub	sp, #20
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e2a:	b2db      	uxtb	r3, r3
 8003e2c:	2b01      	cmp	r3, #1
 8003e2e:	d001      	beq.n	8003e34 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003e30:	2301      	movs	r3, #1
 8003e32:	e04a      	b.n	8003eca <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2202      	movs	r2, #2
 8003e38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	68da      	ldr	r2, [r3, #12]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f042 0201 	orr.w	r2, r2, #1
 8003e4a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4a21      	ldr	r2, [pc, #132]	; (8003ed8 <HAL_TIM_Base_Start_IT+0xbc>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d018      	beq.n	8003e88 <HAL_TIM_Base_Start_IT+0x6c>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e5e:	d013      	beq.n	8003e88 <HAL_TIM_Base_Start_IT+0x6c>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4a1d      	ldr	r2, [pc, #116]	; (8003edc <HAL_TIM_Base_Start_IT+0xc0>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d00e      	beq.n	8003e88 <HAL_TIM_Base_Start_IT+0x6c>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a1c      	ldr	r2, [pc, #112]	; (8003ee0 <HAL_TIM_Base_Start_IT+0xc4>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d009      	beq.n	8003e88 <HAL_TIM_Base_Start_IT+0x6c>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4a1a      	ldr	r2, [pc, #104]	; (8003ee4 <HAL_TIM_Base_Start_IT+0xc8>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d004      	beq.n	8003e88 <HAL_TIM_Base_Start_IT+0x6c>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4a19      	ldr	r2, [pc, #100]	; (8003ee8 <HAL_TIM_Base_Start_IT+0xcc>)
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d115      	bne.n	8003eb4 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	689a      	ldr	r2, [r3, #8]
 8003e8e:	4b17      	ldr	r3, [pc, #92]	; (8003eec <HAL_TIM_Base_Start_IT+0xd0>)
 8003e90:	4013      	ands	r3, r2
 8003e92:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2b06      	cmp	r3, #6
 8003e98:	d015      	beq.n	8003ec6 <HAL_TIM_Base_Start_IT+0xaa>
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ea0:	d011      	beq.n	8003ec6 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	681a      	ldr	r2, [r3, #0]
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f042 0201 	orr.w	r2, r2, #1
 8003eb0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003eb2:	e008      	b.n	8003ec6 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	681a      	ldr	r2, [r3, #0]
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f042 0201 	orr.w	r2, r2, #1
 8003ec2:	601a      	str	r2, [r3, #0]
 8003ec4:	e000      	b.n	8003ec8 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ec6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003ec8:	2300      	movs	r3, #0
}
 8003eca:	4618      	mov	r0, r3
 8003ecc:	3714      	adds	r7, #20
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed4:	4770      	bx	lr
 8003ed6:	bf00      	nop
 8003ed8:	40012c00 	.word	0x40012c00
 8003edc:	40000400 	.word	0x40000400
 8003ee0:	40000800 	.word	0x40000800
 8003ee4:	40013400 	.word	0x40013400
 8003ee8:	40014000 	.word	0x40014000
 8003eec:	00010007 	.word	0x00010007

08003ef0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	b083      	sub	sp, #12
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	68da      	ldr	r2, [r3, #12]
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f022 0201 	bic.w	r2, r2, #1
 8003f06:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	6a1a      	ldr	r2, [r3, #32]
 8003f0e:	f241 1311 	movw	r3, #4369	; 0x1111
 8003f12:	4013      	ands	r3, r2
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d10f      	bne.n	8003f38 <HAL_TIM_Base_Stop_IT+0x48>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	6a1a      	ldr	r2, [r3, #32]
 8003f1e:	f244 4344 	movw	r3, #17476	; 0x4444
 8003f22:	4013      	ands	r3, r2
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d107      	bne.n	8003f38 <HAL_TIM_Base_Stop_IT+0x48>
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	681a      	ldr	r2, [r3, #0]
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f022 0201 	bic.w	r2, r2, #1
 8003f36:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8003f40:	2300      	movs	r3, #0
}
 8003f42:	4618      	mov	r0, r3
 8003f44:	370c      	adds	r7, #12
 8003f46:	46bd      	mov	sp, r7
 8003f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4c:	4770      	bx	lr

08003f4e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003f4e:	b580      	push	{r7, lr}
 8003f50:	b082      	sub	sp, #8
 8003f52:	af00      	add	r7, sp, #0
 8003f54:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	691b      	ldr	r3, [r3, #16]
 8003f5c:	f003 0302 	and.w	r3, r3, #2
 8003f60:	2b02      	cmp	r3, #2
 8003f62:	d122      	bne.n	8003faa <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	68db      	ldr	r3, [r3, #12]
 8003f6a:	f003 0302 	and.w	r3, r3, #2
 8003f6e:	2b02      	cmp	r3, #2
 8003f70:	d11b      	bne.n	8003faa <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f06f 0202 	mvn.w	r2, #2
 8003f7a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2201      	movs	r2, #1
 8003f80:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	699b      	ldr	r3, [r3, #24]
 8003f88:	f003 0303 	and.w	r3, r3, #3
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d003      	beq.n	8003f98 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003f90:	6878      	ldr	r0, [r7, #4]
 8003f92:	f000 fa41 	bl	8004418 <HAL_TIM_IC_CaptureCallback>
 8003f96:	e005      	b.n	8003fa4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f98:	6878      	ldr	r0, [r7, #4]
 8003f9a:	f000 fa33 	bl	8004404 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f9e:	6878      	ldr	r0, [r7, #4]
 8003fa0:	f000 fa44 	bl	800442c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	691b      	ldr	r3, [r3, #16]
 8003fb0:	f003 0304 	and.w	r3, r3, #4
 8003fb4:	2b04      	cmp	r3, #4
 8003fb6:	d122      	bne.n	8003ffe <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	68db      	ldr	r3, [r3, #12]
 8003fbe:	f003 0304 	and.w	r3, r3, #4
 8003fc2:	2b04      	cmp	r3, #4
 8003fc4:	d11b      	bne.n	8003ffe <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f06f 0204 	mvn.w	r2, #4
 8003fce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2202      	movs	r2, #2
 8003fd4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	699b      	ldr	r3, [r3, #24]
 8003fdc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d003      	beq.n	8003fec <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003fe4:	6878      	ldr	r0, [r7, #4]
 8003fe6:	f000 fa17 	bl	8004418 <HAL_TIM_IC_CaptureCallback>
 8003fea:	e005      	b.n	8003ff8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fec:	6878      	ldr	r0, [r7, #4]
 8003fee:	f000 fa09 	bl	8004404 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ff2:	6878      	ldr	r0, [r7, #4]
 8003ff4:	f000 fa1a 	bl	800442c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	691b      	ldr	r3, [r3, #16]
 8004004:	f003 0308 	and.w	r3, r3, #8
 8004008:	2b08      	cmp	r3, #8
 800400a:	d122      	bne.n	8004052 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	68db      	ldr	r3, [r3, #12]
 8004012:	f003 0308 	and.w	r3, r3, #8
 8004016:	2b08      	cmp	r3, #8
 8004018:	d11b      	bne.n	8004052 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f06f 0208 	mvn.w	r2, #8
 8004022:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2204      	movs	r2, #4
 8004028:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	69db      	ldr	r3, [r3, #28]
 8004030:	f003 0303 	and.w	r3, r3, #3
 8004034:	2b00      	cmp	r3, #0
 8004036:	d003      	beq.n	8004040 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004038:	6878      	ldr	r0, [r7, #4]
 800403a:	f000 f9ed 	bl	8004418 <HAL_TIM_IC_CaptureCallback>
 800403e:	e005      	b.n	800404c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004040:	6878      	ldr	r0, [r7, #4]
 8004042:	f000 f9df 	bl	8004404 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004046:	6878      	ldr	r0, [r7, #4]
 8004048:	f000 f9f0 	bl	800442c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2200      	movs	r2, #0
 8004050:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	691b      	ldr	r3, [r3, #16]
 8004058:	f003 0310 	and.w	r3, r3, #16
 800405c:	2b10      	cmp	r3, #16
 800405e:	d122      	bne.n	80040a6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	68db      	ldr	r3, [r3, #12]
 8004066:	f003 0310 	and.w	r3, r3, #16
 800406a:	2b10      	cmp	r3, #16
 800406c:	d11b      	bne.n	80040a6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f06f 0210 	mvn.w	r2, #16
 8004076:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2208      	movs	r2, #8
 800407c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	69db      	ldr	r3, [r3, #28]
 8004084:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004088:	2b00      	cmp	r3, #0
 800408a:	d003      	beq.n	8004094 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800408c:	6878      	ldr	r0, [r7, #4]
 800408e:	f000 f9c3 	bl	8004418 <HAL_TIM_IC_CaptureCallback>
 8004092:	e005      	b.n	80040a0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004094:	6878      	ldr	r0, [r7, #4]
 8004096:	f000 f9b5 	bl	8004404 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800409a:	6878      	ldr	r0, [r7, #4]
 800409c:	f000 f9c6 	bl	800442c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2200      	movs	r2, #0
 80040a4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	691b      	ldr	r3, [r3, #16]
 80040ac:	f003 0301 	and.w	r3, r3, #1
 80040b0:	2b01      	cmp	r3, #1
 80040b2:	d10e      	bne.n	80040d2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	68db      	ldr	r3, [r3, #12]
 80040ba:	f003 0301 	and.w	r3, r3, #1
 80040be:	2b01      	cmp	r3, #1
 80040c0:	d107      	bne.n	80040d2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f06f 0201 	mvn.w	r2, #1
 80040ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80040cc:	6878      	ldr	r0, [r7, #4]
 80040ce:	f000 f98f 	bl	80043f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	691b      	ldr	r3, [r3, #16]
 80040d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040dc:	2b80      	cmp	r3, #128	; 0x80
 80040de:	d10e      	bne.n	80040fe <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	68db      	ldr	r3, [r3, #12]
 80040e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040ea:	2b80      	cmp	r3, #128	; 0x80
 80040ec:	d107      	bne.n	80040fe <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80040f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80040f8:	6878      	ldr	r0, [r7, #4]
 80040fa:	f000 fb63 	bl	80047c4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	691b      	ldr	r3, [r3, #16]
 8004104:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004108:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800410c:	d10e      	bne.n	800412c <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	68db      	ldr	r3, [r3, #12]
 8004114:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004118:	2b80      	cmp	r3, #128	; 0x80
 800411a:	d107      	bne.n	800412c <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004124:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004126:	6878      	ldr	r0, [r7, #4]
 8004128:	f000 fb56 	bl	80047d8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	691b      	ldr	r3, [r3, #16]
 8004132:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004136:	2b40      	cmp	r3, #64	; 0x40
 8004138:	d10e      	bne.n	8004158 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	68db      	ldr	r3, [r3, #12]
 8004140:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004144:	2b40      	cmp	r3, #64	; 0x40
 8004146:	d107      	bne.n	8004158 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004150:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004152:	6878      	ldr	r0, [r7, #4]
 8004154:	f000 f974 	bl	8004440 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	691b      	ldr	r3, [r3, #16]
 800415e:	f003 0320 	and.w	r3, r3, #32
 8004162:	2b20      	cmp	r3, #32
 8004164:	d10e      	bne.n	8004184 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	68db      	ldr	r3, [r3, #12]
 800416c:	f003 0320 	and.w	r3, r3, #32
 8004170:	2b20      	cmp	r3, #32
 8004172:	d107      	bne.n	8004184 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f06f 0220 	mvn.w	r2, #32
 800417c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800417e:	6878      	ldr	r0, [r7, #4]
 8004180:	f000 fb16 	bl	80047b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	691b      	ldr	r3, [r3, #16]
 800418a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800418e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004192:	d10f      	bne.n	80041b4 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	68db      	ldr	r3, [r3, #12]
 800419a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800419e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80041a2:	d107      	bne.n	80041b4 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 80041ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	f000 fb1c 	bl	80047ec <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	691b      	ldr	r3, [r3, #16]
 80041ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80041be:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80041c2:	d10f      	bne.n	80041e4 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	68db      	ldr	r3, [r3, #12]
 80041ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80041ce:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80041d2:	d107      	bne.n	80041e4 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 80041dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	f000 fb0e 	bl	8004800 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	691b      	ldr	r3, [r3, #16]
 80041ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80041f2:	d10f      	bne.n	8004214 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	68db      	ldr	r3, [r3, #12]
 80041fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041fe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004202:	d107      	bne.n	8004214 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800420c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800420e:	6878      	ldr	r0, [r7, #4]
 8004210:	f000 fb00 	bl	8004814 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	691b      	ldr	r3, [r3, #16]
 800421a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800421e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004222:	d10f      	bne.n	8004244 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	68db      	ldr	r3, [r3, #12]
 800422a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800422e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004232:	d107      	bne.n	8004244 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800423c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	f000 faf2 	bl	8004828 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004244:	bf00      	nop
 8004246:	3708      	adds	r7, #8
 8004248:	46bd      	mov	sp, r7
 800424a:	bd80      	pop	{r7, pc}

0800424c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b084      	sub	sp, #16
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
 8004254:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800425c:	2b01      	cmp	r3, #1
 800425e:	d101      	bne.n	8004264 <HAL_TIM_ConfigClockSource+0x18>
 8004260:	2302      	movs	r3, #2
 8004262:	e0b9      	b.n	80043d8 <HAL_TIM_ConfigClockSource+0x18c>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2201      	movs	r2, #1
 8004268:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2202      	movs	r2, #2
 8004270:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	689b      	ldr	r3, [r3, #8]
 800427a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8004282:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004286:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800428e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	68fa      	ldr	r2, [r7, #12]
 8004296:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	2b70      	cmp	r3, #112	; 0x70
 800429e:	d02e      	beq.n	80042fe <HAL_TIM_ConfigClockSource+0xb2>
 80042a0:	2b70      	cmp	r3, #112	; 0x70
 80042a2:	d812      	bhi.n	80042ca <HAL_TIM_ConfigClockSource+0x7e>
 80042a4:	2b30      	cmp	r3, #48	; 0x30
 80042a6:	f000 8084 	beq.w	80043b2 <HAL_TIM_ConfigClockSource+0x166>
 80042aa:	2b30      	cmp	r3, #48	; 0x30
 80042ac:	d806      	bhi.n	80042bc <HAL_TIM_ConfigClockSource+0x70>
 80042ae:	2b10      	cmp	r3, #16
 80042b0:	d07f      	beq.n	80043b2 <HAL_TIM_ConfigClockSource+0x166>
 80042b2:	2b20      	cmp	r3, #32
 80042b4:	d07d      	beq.n	80043b2 <HAL_TIM_ConfigClockSource+0x166>
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d07b      	beq.n	80043b2 <HAL_TIM_ConfigClockSource+0x166>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80042ba:	e084      	b.n	80043c6 <HAL_TIM_ConfigClockSource+0x17a>
  switch (sClockSourceConfig->ClockSource)
 80042bc:	2b50      	cmp	r3, #80	; 0x50
 80042be:	d048      	beq.n	8004352 <HAL_TIM_ConfigClockSource+0x106>
 80042c0:	2b60      	cmp	r3, #96	; 0x60
 80042c2:	d056      	beq.n	8004372 <HAL_TIM_ConfigClockSource+0x126>
 80042c4:	2b40      	cmp	r3, #64	; 0x40
 80042c6:	d064      	beq.n	8004392 <HAL_TIM_ConfigClockSource+0x146>
      break;
 80042c8:	e07d      	b.n	80043c6 <HAL_TIM_ConfigClockSource+0x17a>
  switch (sClockSourceConfig->ClockSource)
 80042ca:	4a45      	ldr	r2, [pc, #276]	; (80043e0 <HAL_TIM_ConfigClockSource+0x194>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d070      	beq.n	80043b2 <HAL_TIM_ConfigClockSource+0x166>
 80042d0:	4a43      	ldr	r2, [pc, #268]	; (80043e0 <HAL_TIM_ConfigClockSource+0x194>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d809      	bhi.n	80042ea <HAL_TIM_ConfigClockSource+0x9e>
 80042d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80042da:	d027      	beq.n	800432c <HAL_TIM_ConfigClockSource+0xe0>
 80042dc:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80042e0:	d067      	beq.n	80043b2 <HAL_TIM_ConfigClockSource+0x166>
 80042e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042e6:	d06d      	beq.n	80043c4 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80042e8:	e06d      	b.n	80043c6 <HAL_TIM_ConfigClockSource+0x17a>
  switch (sClockSourceConfig->ClockSource)
 80042ea:	4a3e      	ldr	r2, [pc, #248]	; (80043e4 <HAL_TIM_ConfigClockSource+0x198>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d060      	beq.n	80043b2 <HAL_TIM_ConfigClockSource+0x166>
 80042f0:	4a3d      	ldr	r2, [pc, #244]	; (80043e8 <HAL_TIM_ConfigClockSource+0x19c>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d05d      	beq.n	80043b2 <HAL_TIM_ConfigClockSource+0x166>
 80042f6:	4a3d      	ldr	r2, [pc, #244]	; (80043ec <HAL_TIM_ConfigClockSource+0x1a0>)
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d05a      	beq.n	80043b2 <HAL_TIM_ConfigClockSource+0x166>
      break;
 80042fc:	e063      	b.n	80043c6 <HAL_TIM_ConfigClockSource+0x17a>
      TIM_ETR_SetConfig(htim->Instance,
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6818      	ldr	r0, [r3, #0]
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	6899      	ldr	r1, [r3, #8]
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	685a      	ldr	r2, [r3, #4]
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	68db      	ldr	r3, [r3, #12]
 800430e:	f000 f9ad 	bl	800466c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	689b      	ldr	r3, [r3, #8]
 8004318:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004320:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	68fa      	ldr	r2, [r7, #12]
 8004328:	609a      	str	r2, [r3, #8]
      break;
 800432a:	e04c      	b.n	80043c6 <HAL_TIM_ConfigClockSource+0x17a>
      TIM_ETR_SetConfig(htim->Instance,
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6818      	ldr	r0, [r3, #0]
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	6899      	ldr	r1, [r3, #8]
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	685a      	ldr	r2, [r3, #4]
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	68db      	ldr	r3, [r3, #12]
 800433c:	f000 f996 	bl	800466c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	689a      	ldr	r2, [r3, #8]
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800434e:	609a      	str	r2, [r3, #8]
      break;
 8004350:	e039      	b.n	80043c6 <HAL_TIM_ConfigClockSource+0x17a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6818      	ldr	r0, [r3, #0]
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	6859      	ldr	r1, [r3, #4]
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	68db      	ldr	r3, [r3, #12]
 800435e:	461a      	mov	r2, r3
 8004360:	f000 f908 	bl	8004574 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	2150      	movs	r1, #80	; 0x50
 800436a:	4618      	mov	r0, r3
 800436c:	f000 f961 	bl	8004632 <TIM_ITRx_SetConfig>
      break;
 8004370:	e029      	b.n	80043c6 <HAL_TIM_ConfigClockSource+0x17a>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6818      	ldr	r0, [r3, #0]
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	6859      	ldr	r1, [r3, #4]
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	68db      	ldr	r3, [r3, #12]
 800437e:	461a      	mov	r2, r3
 8004380:	f000 f927 	bl	80045d2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	2160      	movs	r1, #96	; 0x60
 800438a:	4618      	mov	r0, r3
 800438c:	f000 f951 	bl	8004632 <TIM_ITRx_SetConfig>
      break;
 8004390:	e019      	b.n	80043c6 <HAL_TIM_ConfigClockSource+0x17a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6818      	ldr	r0, [r3, #0]
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	6859      	ldr	r1, [r3, #4]
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	68db      	ldr	r3, [r3, #12]
 800439e:	461a      	mov	r2, r3
 80043a0:	f000 f8e8 	bl	8004574 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	2140      	movs	r1, #64	; 0x40
 80043aa:	4618      	mov	r0, r3
 80043ac:	f000 f941 	bl	8004632 <TIM_ITRx_SetConfig>
      break;
 80043b0:	e009      	b.n	80043c6 <HAL_TIM_ConfigClockSource+0x17a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681a      	ldr	r2, [r3, #0]
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4619      	mov	r1, r3
 80043bc:	4610      	mov	r0, r2
 80043be:	f000 f938 	bl	8004632 <TIM_ITRx_SetConfig>
        break;
 80043c2:	e000      	b.n	80043c6 <HAL_TIM_ConfigClockSource+0x17a>
      break;
 80043c4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2201      	movs	r2, #1
 80043ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2200      	movs	r2, #0
 80043d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80043d6:	2300      	movs	r3, #0
}
 80043d8:	4618      	mov	r0, r3
 80043da:	3710      	adds	r7, #16
 80043dc:	46bd      	mov	sp, r7
 80043de:	bd80      	pop	{r7, pc}
 80043e0:	00100020 	.word	0x00100020
 80043e4:	00100040 	.word	0x00100040
 80043e8:	00100070 	.word	0x00100070
 80043ec:	00100030 	.word	0x00100030

080043f0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80043f0:	b480      	push	{r7}
 80043f2:	b083      	sub	sp, #12
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80043f8:	bf00      	nop
 80043fa:	370c      	adds	r7, #12
 80043fc:	46bd      	mov	sp, r7
 80043fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004402:	4770      	bx	lr

08004404 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004404:	b480      	push	{r7}
 8004406:	b083      	sub	sp, #12
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800440c:	bf00      	nop
 800440e:	370c      	adds	r7, #12
 8004410:	46bd      	mov	sp, r7
 8004412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004416:	4770      	bx	lr

08004418 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004418:	b480      	push	{r7}
 800441a:	b083      	sub	sp, #12
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004420:	bf00      	nop
 8004422:	370c      	adds	r7, #12
 8004424:	46bd      	mov	sp, r7
 8004426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442a:	4770      	bx	lr

0800442c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800442c:	b480      	push	{r7}
 800442e:	b083      	sub	sp, #12
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004434:	bf00      	nop
 8004436:	370c      	adds	r7, #12
 8004438:	46bd      	mov	sp, r7
 800443a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443e:	4770      	bx	lr

08004440 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004440:	b480      	push	{r7}
 8004442:	b083      	sub	sp, #12
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004448:	bf00      	nop
 800444a:	370c      	adds	r7, #12
 800444c:	46bd      	mov	sp, r7
 800444e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004452:	4770      	bx	lr

08004454 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004454:	b480      	push	{r7}
 8004456:	b085      	sub	sp, #20
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
 800445c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	4a3c      	ldr	r2, [pc, #240]	; (8004558 <TIM_Base_SetConfig+0x104>)
 8004468:	4293      	cmp	r3, r2
 800446a:	d00f      	beq.n	800448c <TIM_Base_SetConfig+0x38>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004472:	d00b      	beq.n	800448c <TIM_Base_SetConfig+0x38>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	4a39      	ldr	r2, [pc, #228]	; (800455c <TIM_Base_SetConfig+0x108>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d007      	beq.n	800448c <TIM_Base_SetConfig+0x38>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	4a38      	ldr	r2, [pc, #224]	; (8004560 <TIM_Base_SetConfig+0x10c>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d003      	beq.n	800448c <TIM_Base_SetConfig+0x38>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	4a37      	ldr	r2, [pc, #220]	; (8004564 <TIM_Base_SetConfig+0x110>)
 8004488:	4293      	cmp	r3, r2
 800448a:	d108      	bne.n	800449e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004492:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	68fa      	ldr	r2, [r7, #12]
 800449a:	4313      	orrs	r3, r2
 800449c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	4a2d      	ldr	r2, [pc, #180]	; (8004558 <TIM_Base_SetConfig+0x104>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d01b      	beq.n	80044de <TIM_Base_SetConfig+0x8a>
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044ac:	d017      	beq.n	80044de <TIM_Base_SetConfig+0x8a>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	4a2a      	ldr	r2, [pc, #168]	; (800455c <TIM_Base_SetConfig+0x108>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d013      	beq.n	80044de <TIM_Base_SetConfig+0x8a>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	4a29      	ldr	r2, [pc, #164]	; (8004560 <TIM_Base_SetConfig+0x10c>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d00f      	beq.n	80044de <TIM_Base_SetConfig+0x8a>
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	4a28      	ldr	r2, [pc, #160]	; (8004564 <TIM_Base_SetConfig+0x110>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d00b      	beq.n	80044de <TIM_Base_SetConfig+0x8a>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	4a27      	ldr	r2, [pc, #156]	; (8004568 <TIM_Base_SetConfig+0x114>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d007      	beq.n	80044de <TIM_Base_SetConfig+0x8a>
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	4a26      	ldr	r2, [pc, #152]	; (800456c <TIM_Base_SetConfig+0x118>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d003      	beq.n	80044de <TIM_Base_SetConfig+0x8a>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	4a25      	ldr	r2, [pc, #148]	; (8004570 <TIM_Base_SetConfig+0x11c>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d108      	bne.n	80044f0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	68db      	ldr	r3, [r3, #12]
 80044ea:	68fa      	ldr	r2, [r7, #12]
 80044ec:	4313      	orrs	r3, r2
 80044ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	695b      	ldr	r3, [r3, #20]
 80044fa:	4313      	orrs	r3, r2
 80044fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	68fa      	ldr	r2, [r7, #12]
 8004502:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	689a      	ldr	r2, [r3, #8]
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	681a      	ldr	r2, [r3, #0]
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	4a10      	ldr	r2, [pc, #64]	; (8004558 <TIM_Base_SetConfig+0x104>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d00f      	beq.n	800453c <TIM_Base_SetConfig+0xe8>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	4a11      	ldr	r2, [pc, #68]	; (8004564 <TIM_Base_SetConfig+0x110>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d00b      	beq.n	800453c <TIM_Base_SetConfig+0xe8>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	4a10      	ldr	r2, [pc, #64]	; (8004568 <TIM_Base_SetConfig+0x114>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d007      	beq.n	800453c <TIM_Base_SetConfig+0xe8>
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	4a0f      	ldr	r2, [pc, #60]	; (800456c <TIM_Base_SetConfig+0x118>)
 8004530:	4293      	cmp	r3, r2
 8004532:	d003      	beq.n	800453c <TIM_Base_SetConfig+0xe8>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	4a0e      	ldr	r2, [pc, #56]	; (8004570 <TIM_Base_SetConfig+0x11c>)
 8004538:	4293      	cmp	r3, r2
 800453a:	d103      	bne.n	8004544 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	691a      	ldr	r2, [r3, #16]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2201      	movs	r2, #1
 8004548:	615a      	str	r2, [r3, #20]
}
 800454a:	bf00      	nop
 800454c:	3714      	adds	r7, #20
 800454e:	46bd      	mov	sp, r7
 8004550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004554:	4770      	bx	lr
 8004556:	bf00      	nop
 8004558:	40012c00 	.word	0x40012c00
 800455c:	40000400 	.word	0x40000400
 8004560:	40000800 	.word	0x40000800
 8004564:	40013400 	.word	0x40013400
 8004568:	40014000 	.word	0x40014000
 800456c:	40014400 	.word	0x40014400
 8004570:	40014800 	.word	0x40014800

08004574 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004574:	b480      	push	{r7}
 8004576:	b087      	sub	sp, #28
 8004578:	af00      	add	r7, sp, #0
 800457a:	60f8      	str	r0, [r7, #12]
 800457c:	60b9      	str	r1, [r7, #8]
 800457e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	6a1b      	ldr	r3, [r3, #32]
 8004584:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	6a1b      	ldr	r3, [r3, #32]
 800458a:	f023 0201 	bic.w	r2, r3, #1
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	699b      	ldr	r3, [r3, #24]
 8004596:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004598:	693b      	ldr	r3, [r7, #16]
 800459a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800459e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	011b      	lsls	r3, r3, #4
 80045a4:	693a      	ldr	r2, [r7, #16]
 80045a6:	4313      	orrs	r3, r2
 80045a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80045aa:	697b      	ldr	r3, [r7, #20]
 80045ac:	f023 030a 	bic.w	r3, r3, #10
 80045b0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80045b2:	697a      	ldr	r2, [r7, #20]
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	4313      	orrs	r3, r2
 80045b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	693a      	ldr	r2, [r7, #16]
 80045be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	697a      	ldr	r2, [r7, #20]
 80045c4:	621a      	str	r2, [r3, #32]
}
 80045c6:	bf00      	nop
 80045c8:	371c      	adds	r7, #28
 80045ca:	46bd      	mov	sp, r7
 80045cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d0:	4770      	bx	lr

080045d2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80045d2:	b480      	push	{r7}
 80045d4:	b087      	sub	sp, #28
 80045d6:	af00      	add	r7, sp, #0
 80045d8:	60f8      	str	r0, [r7, #12]
 80045da:	60b9      	str	r1, [r7, #8]
 80045dc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	6a1b      	ldr	r3, [r3, #32]
 80045e2:	f023 0210 	bic.w	r2, r3, #16
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	699b      	ldr	r3, [r3, #24]
 80045ee:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	6a1b      	ldr	r3, [r3, #32]
 80045f4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80045f6:	697b      	ldr	r3, [r7, #20]
 80045f8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80045fc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	031b      	lsls	r3, r3, #12
 8004602:	697a      	ldr	r2, [r7, #20]
 8004604:	4313      	orrs	r3, r2
 8004606:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004608:	693b      	ldr	r3, [r7, #16]
 800460a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800460e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004610:	68bb      	ldr	r3, [r7, #8]
 8004612:	011b      	lsls	r3, r3, #4
 8004614:	693a      	ldr	r2, [r7, #16]
 8004616:	4313      	orrs	r3, r2
 8004618:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	697a      	ldr	r2, [r7, #20]
 800461e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	693a      	ldr	r2, [r7, #16]
 8004624:	621a      	str	r2, [r3, #32]
}
 8004626:	bf00      	nop
 8004628:	371c      	adds	r7, #28
 800462a:	46bd      	mov	sp, r7
 800462c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004630:	4770      	bx	lr

08004632 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004632:	b480      	push	{r7}
 8004634:	b085      	sub	sp, #20
 8004636:	af00      	add	r7, sp, #0
 8004638:	6078      	str	r0, [r7, #4]
 800463a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	689b      	ldr	r3, [r3, #8]
 8004640:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8004648:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800464c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800464e:	683a      	ldr	r2, [r7, #0]
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	4313      	orrs	r3, r2
 8004654:	f043 0307 	orr.w	r3, r3, #7
 8004658:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	68fa      	ldr	r2, [r7, #12]
 800465e:	609a      	str	r2, [r3, #8]
}
 8004660:	bf00      	nop
 8004662:	3714      	adds	r7, #20
 8004664:	46bd      	mov	sp, r7
 8004666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466a:	4770      	bx	lr

0800466c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800466c:	b480      	push	{r7}
 800466e:	b087      	sub	sp, #28
 8004670:	af00      	add	r7, sp, #0
 8004672:	60f8      	str	r0, [r7, #12]
 8004674:	60b9      	str	r1, [r7, #8]
 8004676:	607a      	str	r2, [r7, #4]
 8004678:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	689b      	ldr	r3, [r3, #8]
 800467e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004680:	697b      	ldr	r3, [r7, #20]
 8004682:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004686:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	021a      	lsls	r2, r3, #8
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	431a      	orrs	r2, r3
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	4313      	orrs	r3, r2
 8004694:	697a      	ldr	r2, [r7, #20]
 8004696:	4313      	orrs	r3, r2
 8004698:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	697a      	ldr	r2, [r7, #20]
 800469e:	609a      	str	r2, [r3, #8]
}
 80046a0:	bf00      	nop
 80046a2:	371c      	adds	r7, #28
 80046a4:	46bd      	mov	sp, r7
 80046a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046aa:	4770      	bx	lr

080046ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80046ac:	b480      	push	{r7}
 80046ae:	b085      	sub	sp, #20
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
 80046b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046bc:	2b01      	cmp	r3, #1
 80046be:	d101      	bne.n	80046c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80046c0:	2302      	movs	r3, #2
 80046c2:	e065      	b.n	8004790 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2201      	movs	r2, #1
 80046c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2202      	movs	r2, #2
 80046d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	689b      	ldr	r3, [r3, #8]
 80046e2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4a2c      	ldr	r2, [pc, #176]	; (800479c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d004      	beq.n	80046f8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4a2b      	ldr	r2, [pc, #172]	; (80047a0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80046f4:	4293      	cmp	r3, r2
 80046f6:	d108      	bne.n	800470a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80046fe:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	68fa      	ldr	r2, [r7, #12]
 8004706:	4313      	orrs	r3, r2
 8004708:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8004710:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004714:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	68fa      	ldr	r2, [r7, #12]
 800471c:	4313      	orrs	r3, r2
 800471e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	68fa      	ldr	r2, [r7, #12]
 8004726:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4a1b      	ldr	r2, [pc, #108]	; (800479c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d018      	beq.n	8004764 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800473a:	d013      	beq.n	8004764 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4a18      	ldr	r2, [pc, #96]	; (80047a4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d00e      	beq.n	8004764 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4a17      	ldr	r2, [pc, #92]	; (80047a8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800474c:	4293      	cmp	r3, r2
 800474e:	d009      	beq.n	8004764 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4a12      	ldr	r2, [pc, #72]	; (80047a0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d004      	beq.n	8004764 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4a13      	ldr	r2, [pc, #76]	; (80047ac <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004760:	4293      	cmp	r3, r2
 8004762:	d10c      	bne.n	800477e <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004764:	68bb      	ldr	r3, [r7, #8]
 8004766:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800476a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	689b      	ldr	r3, [r3, #8]
 8004770:	68ba      	ldr	r2, [r7, #8]
 8004772:	4313      	orrs	r3, r2
 8004774:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	68ba      	ldr	r2, [r7, #8]
 800477c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2201      	movs	r2, #1
 8004782:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2200      	movs	r2, #0
 800478a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800478e:	2300      	movs	r3, #0
}
 8004790:	4618      	mov	r0, r3
 8004792:	3714      	adds	r7, #20
 8004794:	46bd      	mov	sp, r7
 8004796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479a:	4770      	bx	lr
 800479c:	40012c00 	.word	0x40012c00
 80047a0:	40013400 	.word	0x40013400
 80047a4:	40000400 	.word	0x40000400
 80047a8:	40000800 	.word	0x40000800
 80047ac:	40014000 	.word	0x40014000

080047b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80047b0:	b480      	push	{r7}
 80047b2:	b083      	sub	sp, #12
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80047b8:	bf00      	nop
 80047ba:	370c      	adds	r7, #12
 80047bc:	46bd      	mov	sp, r7
 80047be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c2:	4770      	bx	lr

080047c4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b083      	sub	sp, #12
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80047cc:	bf00      	nop
 80047ce:	370c      	adds	r7, #12
 80047d0:	46bd      	mov	sp, r7
 80047d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d6:	4770      	bx	lr

080047d8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80047d8:	b480      	push	{r7}
 80047da:	b083      	sub	sp, #12
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80047e0:	bf00      	nop
 80047e2:	370c      	adds	r7, #12
 80047e4:	46bd      	mov	sp, r7
 80047e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ea:	4770      	bx	lr

080047ec <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80047ec:	b480      	push	{r7}
 80047ee:	b083      	sub	sp, #12
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80047f4:	bf00      	nop
 80047f6:	370c      	adds	r7, #12
 80047f8:	46bd      	mov	sp, r7
 80047fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fe:	4770      	bx	lr

08004800 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8004800:	b480      	push	{r7}
 8004802:	b083      	sub	sp, #12
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8004808:	bf00      	nop
 800480a:	370c      	adds	r7, #12
 800480c:	46bd      	mov	sp, r7
 800480e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004812:	4770      	bx	lr

08004814 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8004814:	b480      	push	{r7}
 8004816:	b083      	sub	sp, #12
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800481c:	bf00      	nop
 800481e:	370c      	adds	r7, #12
 8004820:	46bd      	mov	sp, r7
 8004822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004826:	4770      	bx	lr

08004828 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8004828:	b480      	push	{r7}
 800482a:	b083      	sub	sp, #12
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8004830:	bf00      	nop
 8004832:	370c      	adds	r7, #12
 8004834:	46bd      	mov	sp, r7
 8004836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483a:	4770      	bx	lr

0800483c <__errno>:
 800483c:	4b01      	ldr	r3, [pc, #4]	; (8004844 <__errno+0x8>)
 800483e:	6818      	ldr	r0, [r3, #0]
 8004840:	4770      	bx	lr
 8004842:	bf00      	nop
 8004844:	2000000c 	.word	0x2000000c

08004848 <__libc_init_array>:
 8004848:	b570      	push	{r4, r5, r6, lr}
 800484a:	4e0d      	ldr	r6, [pc, #52]	; (8004880 <__libc_init_array+0x38>)
 800484c:	4c0d      	ldr	r4, [pc, #52]	; (8004884 <__libc_init_array+0x3c>)
 800484e:	1ba4      	subs	r4, r4, r6
 8004850:	10a4      	asrs	r4, r4, #2
 8004852:	2500      	movs	r5, #0
 8004854:	42a5      	cmp	r5, r4
 8004856:	d109      	bne.n	800486c <__libc_init_array+0x24>
 8004858:	4e0b      	ldr	r6, [pc, #44]	; (8004888 <__libc_init_array+0x40>)
 800485a:	4c0c      	ldr	r4, [pc, #48]	; (800488c <__libc_init_array+0x44>)
 800485c:	f001 f876 	bl	800594c <_init>
 8004860:	1ba4      	subs	r4, r4, r6
 8004862:	10a4      	asrs	r4, r4, #2
 8004864:	2500      	movs	r5, #0
 8004866:	42a5      	cmp	r5, r4
 8004868:	d105      	bne.n	8004876 <__libc_init_array+0x2e>
 800486a:	bd70      	pop	{r4, r5, r6, pc}
 800486c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004870:	4798      	blx	r3
 8004872:	3501      	adds	r5, #1
 8004874:	e7ee      	b.n	8004854 <__libc_init_array+0xc>
 8004876:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800487a:	4798      	blx	r3
 800487c:	3501      	adds	r5, #1
 800487e:	e7f2      	b.n	8004866 <__libc_init_array+0x1e>
 8004880:	080059c0 	.word	0x080059c0
 8004884:	080059c0 	.word	0x080059c0
 8004888:	080059c0 	.word	0x080059c0
 800488c:	080059c4 	.word	0x080059c4

08004890 <memset>:
 8004890:	4402      	add	r2, r0
 8004892:	4603      	mov	r3, r0
 8004894:	4293      	cmp	r3, r2
 8004896:	d100      	bne.n	800489a <memset+0xa>
 8004898:	4770      	bx	lr
 800489a:	f803 1b01 	strb.w	r1, [r3], #1
 800489e:	e7f9      	b.n	8004894 <memset+0x4>

080048a0 <pow>:
 80048a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048a4:	ed2d 8b04 	vpush	{d8-d9}
 80048a8:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 8004b7c <pow+0x2dc>
 80048ac:	b08d      	sub	sp, #52	; 0x34
 80048ae:	ec57 6b10 	vmov	r6, r7, d0
 80048b2:	ec55 4b11 	vmov	r4, r5, d1
 80048b6:	f000 f963 	bl	8004b80 <__ieee754_pow>
 80048ba:	f999 3000 	ldrsb.w	r3, [r9]
 80048be:	9300      	str	r3, [sp, #0]
 80048c0:	3301      	adds	r3, #1
 80048c2:	eeb0 8a40 	vmov.f32	s16, s0
 80048c6:	eef0 8a60 	vmov.f32	s17, s1
 80048ca:	46c8      	mov	r8, r9
 80048cc:	d05f      	beq.n	800498e <pow+0xee>
 80048ce:	4622      	mov	r2, r4
 80048d0:	462b      	mov	r3, r5
 80048d2:	4620      	mov	r0, r4
 80048d4:	4629      	mov	r1, r5
 80048d6:	f7fc f8f5 	bl	8000ac4 <__aeabi_dcmpun>
 80048da:	4683      	mov	fp, r0
 80048dc:	2800      	cmp	r0, #0
 80048de:	d156      	bne.n	800498e <pow+0xee>
 80048e0:	4632      	mov	r2, r6
 80048e2:	463b      	mov	r3, r7
 80048e4:	4630      	mov	r0, r6
 80048e6:	4639      	mov	r1, r7
 80048e8:	f7fc f8ec 	bl	8000ac4 <__aeabi_dcmpun>
 80048ec:	9001      	str	r0, [sp, #4]
 80048ee:	b1e8      	cbz	r0, 800492c <pow+0x8c>
 80048f0:	2200      	movs	r2, #0
 80048f2:	2300      	movs	r3, #0
 80048f4:	4620      	mov	r0, r4
 80048f6:	4629      	mov	r1, r5
 80048f8:	f7fc f8b2 	bl	8000a60 <__aeabi_dcmpeq>
 80048fc:	2800      	cmp	r0, #0
 80048fe:	d046      	beq.n	800498e <pow+0xee>
 8004900:	2301      	movs	r3, #1
 8004902:	9302      	str	r3, [sp, #8]
 8004904:	4b96      	ldr	r3, [pc, #600]	; (8004b60 <pow+0x2c0>)
 8004906:	9303      	str	r3, [sp, #12]
 8004908:	4b96      	ldr	r3, [pc, #600]	; (8004b64 <pow+0x2c4>)
 800490a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800490e:	2200      	movs	r2, #0
 8004910:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004914:	9b00      	ldr	r3, [sp, #0]
 8004916:	2b02      	cmp	r3, #2
 8004918:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800491c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8004920:	d033      	beq.n	800498a <pow+0xea>
 8004922:	a802      	add	r0, sp, #8
 8004924:	f000 fefb 	bl	800571e <matherr>
 8004928:	bb48      	cbnz	r0, 800497e <pow+0xde>
 800492a:	e05d      	b.n	80049e8 <pow+0x148>
 800492c:	f04f 0a00 	mov.w	sl, #0
 8004930:	f04f 0b00 	mov.w	fp, #0
 8004934:	4652      	mov	r2, sl
 8004936:	465b      	mov	r3, fp
 8004938:	4630      	mov	r0, r6
 800493a:	4639      	mov	r1, r7
 800493c:	f7fc f890 	bl	8000a60 <__aeabi_dcmpeq>
 8004940:	ec4b ab19 	vmov	d9, sl, fp
 8004944:	2800      	cmp	r0, #0
 8004946:	d054      	beq.n	80049f2 <pow+0x152>
 8004948:	4652      	mov	r2, sl
 800494a:	465b      	mov	r3, fp
 800494c:	4620      	mov	r0, r4
 800494e:	4629      	mov	r1, r5
 8004950:	f7fc f886 	bl	8000a60 <__aeabi_dcmpeq>
 8004954:	4680      	mov	r8, r0
 8004956:	b318      	cbz	r0, 80049a0 <pow+0x100>
 8004958:	2301      	movs	r3, #1
 800495a:	9302      	str	r3, [sp, #8]
 800495c:	4b80      	ldr	r3, [pc, #512]	; (8004b60 <pow+0x2c0>)
 800495e:	9303      	str	r3, [sp, #12]
 8004960:	9b01      	ldr	r3, [sp, #4]
 8004962:	930a      	str	r3, [sp, #40]	; 0x28
 8004964:	9b00      	ldr	r3, [sp, #0]
 8004966:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800496a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800496e:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d0d5      	beq.n	8004922 <pow+0x82>
 8004976:	4b7b      	ldr	r3, [pc, #492]	; (8004b64 <pow+0x2c4>)
 8004978:	2200      	movs	r2, #0
 800497a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800497e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004980:	b11b      	cbz	r3, 800498a <pow+0xea>
 8004982:	f7ff ff5b 	bl	800483c <__errno>
 8004986:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004988:	6003      	str	r3, [r0, #0]
 800498a:	ed9d 8b08 	vldr	d8, [sp, #32]
 800498e:	eeb0 0a48 	vmov.f32	s0, s16
 8004992:	eef0 0a68 	vmov.f32	s1, s17
 8004996:	b00d      	add	sp, #52	; 0x34
 8004998:	ecbd 8b04 	vpop	{d8-d9}
 800499c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049a0:	ec45 4b10 	vmov	d0, r4, r5
 80049a4:	f000 feb3 	bl	800570e <finite>
 80049a8:	2800      	cmp	r0, #0
 80049aa:	d0f0      	beq.n	800498e <pow+0xee>
 80049ac:	4652      	mov	r2, sl
 80049ae:	465b      	mov	r3, fp
 80049b0:	4620      	mov	r0, r4
 80049b2:	4629      	mov	r1, r5
 80049b4:	f7fc f85e 	bl	8000a74 <__aeabi_dcmplt>
 80049b8:	2800      	cmp	r0, #0
 80049ba:	d0e8      	beq.n	800498e <pow+0xee>
 80049bc:	2301      	movs	r3, #1
 80049be:	9302      	str	r3, [sp, #8]
 80049c0:	4b67      	ldr	r3, [pc, #412]	; (8004b60 <pow+0x2c0>)
 80049c2:	9303      	str	r3, [sp, #12]
 80049c4:	f999 3000 	ldrsb.w	r3, [r9]
 80049c8:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 80049cc:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80049d0:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80049d4:	b913      	cbnz	r3, 80049dc <pow+0x13c>
 80049d6:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80049da:	e7a2      	b.n	8004922 <pow+0x82>
 80049dc:	4962      	ldr	r1, [pc, #392]	; (8004b68 <pow+0x2c8>)
 80049de:	2000      	movs	r0, #0
 80049e0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80049e4:	2b02      	cmp	r3, #2
 80049e6:	d19c      	bne.n	8004922 <pow+0x82>
 80049e8:	f7ff ff28 	bl	800483c <__errno>
 80049ec:	2321      	movs	r3, #33	; 0x21
 80049ee:	6003      	str	r3, [r0, #0]
 80049f0:	e7c5      	b.n	800497e <pow+0xde>
 80049f2:	eeb0 0a48 	vmov.f32	s0, s16
 80049f6:	eef0 0a68 	vmov.f32	s1, s17
 80049fa:	f000 fe88 	bl	800570e <finite>
 80049fe:	9000      	str	r0, [sp, #0]
 8004a00:	2800      	cmp	r0, #0
 8004a02:	f040 8081 	bne.w	8004b08 <pow+0x268>
 8004a06:	ec47 6b10 	vmov	d0, r6, r7
 8004a0a:	f000 fe80 	bl	800570e <finite>
 8004a0e:	2800      	cmp	r0, #0
 8004a10:	d07a      	beq.n	8004b08 <pow+0x268>
 8004a12:	ec45 4b10 	vmov	d0, r4, r5
 8004a16:	f000 fe7a 	bl	800570e <finite>
 8004a1a:	2800      	cmp	r0, #0
 8004a1c:	d074      	beq.n	8004b08 <pow+0x268>
 8004a1e:	ec53 2b18 	vmov	r2, r3, d8
 8004a22:	ee18 0a10 	vmov	r0, s16
 8004a26:	4619      	mov	r1, r3
 8004a28:	f7fc f84c 	bl	8000ac4 <__aeabi_dcmpun>
 8004a2c:	f999 9000 	ldrsb.w	r9, [r9]
 8004a30:	4b4b      	ldr	r3, [pc, #300]	; (8004b60 <pow+0x2c0>)
 8004a32:	b1b0      	cbz	r0, 8004a62 <pow+0x1c2>
 8004a34:	2201      	movs	r2, #1
 8004a36:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004a3a:	9b00      	ldr	r3, [sp, #0]
 8004a3c:	930a      	str	r3, [sp, #40]	; 0x28
 8004a3e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004a42:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8004a46:	f1b9 0f00 	cmp.w	r9, #0
 8004a4a:	d0c4      	beq.n	80049d6 <pow+0x136>
 8004a4c:	4652      	mov	r2, sl
 8004a4e:	465b      	mov	r3, fp
 8004a50:	4650      	mov	r0, sl
 8004a52:	4659      	mov	r1, fp
 8004a54:	f7fb fec6 	bl	80007e4 <__aeabi_ddiv>
 8004a58:	f1b9 0f02 	cmp.w	r9, #2
 8004a5c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004a60:	e7c1      	b.n	80049e6 <pow+0x146>
 8004a62:	2203      	movs	r2, #3
 8004a64:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004a68:	900a      	str	r0, [sp, #40]	; 0x28
 8004a6a:	4629      	mov	r1, r5
 8004a6c:	4620      	mov	r0, r4
 8004a6e:	2200      	movs	r2, #0
 8004a70:	4b3e      	ldr	r3, [pc, #248]	; (8004b6c <pow+0x2cc>)
 8004a72:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8004a76:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004a7a:	f7fb fd89 	bl	8000590 <__aeabi_dmul>
 8004a7e:	4604      	mov	r4, r0
 8004a80:	460d      	mov	r5, r1
 8004a82:	f1b9 0f00 	cmp.w	r9, #0
 8004a86:	d124      	bne.n	8004ad2 <pow+0x232>
 8004a88:	4b39      	ldr	r3, [pc, #228]	; (8004b70 <pow+0x2d0>)
 8004a8a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8004a8e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004a92:	4630      	mov	r0, r6
 8004a94:	4652      	mov	r2, sl
 8004a96:	465b      	mov	r3, fp
 8004a98:	4639      	mov	r1, r7
 8004a9a:	f7fb ffeb 	bl	8000a74 <__aeabi_dcmplt>
 8004a9e:	2800      	cmp	r0, #0
 8004aa0:	d056      	beq.n	8004b50 <pow+0x2b0>
 8004aa2:	ec45 4b10 	vmov	d0, r4, r5
 8004aa6:	f000 fe47 	bl	8005738 <rint>
 8004aaa:	4622      	mov	r2, r4
 8004aac:	462b      	mov	r3, r5
 8004aae:	ec51 0b10 	vmov	r0, r1, d0
 8004ab2:	f7fb ffd5 	bl	8000a60 <__aeabi_dcmpeq>
 8004ab6:	b920      	cbnz	r0, 8004ac2 <pow+0x222>
 8004ab8:	4b2e      	ldr	r3, [pc, #184]	; (8004b74 <pow+0x2d4>)
 8004aba:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8004abe:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004ac2:	f998 3000 	ldrsb.w	r3, [r8]
 8004ac6:	2b02      	cmp	r3, #2
 8004ac8:	d142      	bne.n	8004b50 <pow+0x2b0>
 8004aca:	f7ff feb7 	bl	800483c <__errno>
 8004ace:	2322      	movs	r3, #34	; 0x22
 8004ad0:	e78d      	b.n	80049ee <pow+0x14e>
 8004ad2:	4b29      	ldr	r3, [pc, #164]	; (8004b78 <pow+0x2d8>)
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004ada:	4630      	mov	r0, r6
 8004adc:	4652      	mov	r2, sl
 8004ade:	465b      	mov	r3, fp
 8004ae0:	4639      	mov	r1, r7
 8004ae2:	f7fb ffc7 	bl	8000a74 <__aeabi_dcmplt>
 8004ae6:	2800      	cmp	r0, #0
 8004ae8:	d0eb      	beq.n	8004ac2 <pow+0x222>
 8004aea:	ec45 4b10 	vmov	d0, r4, r5
 8004aee:	f000 fe23 	bl	8005738 <rint>
 8004af2:	4622      	mov	r2, r4
 8004af4:	462b      	mov	r3, r5
 8004af6:	ec51 0b10 	vmov	r0, r1, d0
 8004afa:	f7fb ffb1 	bl	8000a60 <__aeabi_dcmpeq>
 8004afe:	2800      	cmp	r0, #0
 8004b00:	d1df      	bne.n	8004ac2 <pow+0x222>
 8004b02:	2200      	movs	r2, #0
 8004b04:	4b18      	ldr	r3, [pc, #96]	; (8004b68 <pow+0x2c8>)
 8004b06:	e7da      	b.n	8004abe <pow+0x21e>
 8004b08:	2200      	movs	r2, #0
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	ec51 0b18 	vmov	r0, r1, d8
 8004b10:	f7fb ffa6 	bl	8000a60 <__aeabi_dcmpeq>
 8004b14:	2800      	cmp	r0, #0
 8004b16:	f43f af3a 	beq.w	800498e <pow+0xee>
 8004b1a:	ec47 6b10 	vmov	d0, r6, r7
 8004b1e:	f000 fdf6 	bl	800570e <finite>
 8004b22:	2800      	cmp	r0, #0
 8004b24:	f43f af33 	beq.w	800498e <pow+0xee>
 8004b28:	ec45 4b10 	vmov	d0, r4, r5
 8004b2c:	f000 fdef 	bl	800570e <finite>
 8004b30:	2800      	cmp	r0, #0
 8004b32:	f43f af2c 	beq.w	800498e <pow+0xee>
 8004b36:	2304      	movs	r3, #4
 8004b38:	9302      	str	r3, [sp, #8]
 8004b3a:	4b09      	ldr	r3, [pc, #36]	; (8004b60 <pow+0x2c0>)
 8004b3c:	9303      	str	r3, [sp, #12]
 8004b3e:	2300      	movs	r3, #0
 8004b40:	930a      	str	r3, [sp, #40]	; 0x28
 8004b42:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004b46:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8004b4a:	ed8d 9b08 	vstr	d9, [sp, #32]
 8004b4e:	e7b8      	b.n	8004ac2 <pow+0x222>
 8004b50:	a802      	add	r0, sp, #8
 8004b52:	f000 fde4 	bl	800571e <matherr>
 8004b56:	2800      	cmp	r0, #0
 8004b58:	f47f af11 	bne.w	800497e <pow+0xde>
 8004b5c:	e7b5      	b.n	8004aca <pow+0x22a>
 8004b5e:	bf00      	nop
 8004b60:	08005978 	.word	0x08005978
 8004b64:	3ff00000 	.word	0x3ff00000
 8004b68:	fff00000 	.word	0xfff00000
 8004b6c:	3fe00000 	.word	0x3fe00000
 8004b70:	47efffff 	.word	0x47efffff
 8004b74:	c7efffff 	.word	0xc7efffff
 8004b78:	7ff00000 	.word	0x7ff00000
 8004b7c:	20000070 	.word	0x20000070

08004b80 <__ieee754_pow>:
 8004b80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b84:	b091      	sub	sp, #68	; 0x44
 8004b86:	ed8d 1b00 	vstr	d1, [sp]
 8004b8a:	e9dd 2900 	ldrd	r2, r9, [sp]
 8004b8e:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8004b92:	ea58 0302 	orrs.w	r3, r8, r2
 8004b96:	ec57 6b10 	vmov	r6, r7, d0
 8004b9a:	f000 84be 	beq.w	800551a <__ieee754_pow+0x99a>
 8004b9e:	4b7a      	ldr	r3, [pc, #488]	; (8004d88 <__ieee754_pow+0x208>)
 8004ba0:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8004ba4:	429c      	cmp	r4, r3
 8004ba6:	463d      	mov	r5, r7
 8004ba8:	ee10 aa10 	vmov	sl, s0
 8004bac:	dc09      	bgt.n	8004bc2 <__ieee754_pow+0x42>
 8004bae:	d103      	bne.n	8004bb8 <__ieee754_pow+0x38>
 8004bb0:	b93e      	cbnz	r6, 8004bc2 <__ieee754_pow+0x42>
 8004bb2:	45a0      	cmp	r8, r4
 8004bb4:	dc0d      	bgt.n	8004bd2 <__ieee754_pow+0x52>
 8004bb6:	e001      	b.n	8004bbc <__ieee754_pow+0x3c>
 8004bb8:	4598      	cmp	r8, r3
 8004bba:	dc02      	bgt.n	8004bc2 <__ieee754_pow+0x42>
 8004bbc:	4598      	cmp	r8, r3
 8004bbe:	d10e      	bne.n	8004bde <__ieee754_pow+0x5e>
 8004bc0:	b16a      	cbz	r2, 8004bde <__ieee754_pow+0x5e>
 8004bc2:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8004bc6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8004bca:	ea54 030a 	orrs.w	r3, r4, sl
 8004bce:	f000 84a4 	beq.w	800551a <__ieee754_pow+0x99a>
 8004bd2:	486e      	ldr	r0, [pc, #440]	; (8004d8c <__ieee754_pow+0x20c>)
 8004bd4:	b011      	add	sp, #68	; 0x44
 8004bd6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bda:	f000 bda5 	b.w	8005728 <nan>
 8004bde:	2d00      	cmp	r5, #0
 8004be0:	da53      	bge.n	8004c8a <__ieee754_pow+0x10a>
 8004be2:	4b6b      	ldr	r3, [pc, #428]	; (8004d90 <__ieee754_pow+0x210>)
 8004be4:	4598      	cmp	r8, r3
 8004be6:	dc4d      	bgt.n	8004c84 <__ieee754_pow+0x104>
 8004be8:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8004bec:	4598      	cmp	r8, r3
 8004bee:	dd4c      	ble.n	8004c8a <__ieee754_pow+0x10a>
 8004bf0:	ea4f 5328 	mov.w	r3, r8, asr #20
 8004bf4:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8004bf8:	2b14      	cmp	r3, #20
 8004bfa:	dd26      	ble.n	8004c4a <__ieee754_pow+0xca>
 8004bfc:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8004c00:	fa22 f103 	lsr.w	r1, r2, r3
 8004c04:	fa01 f303 	lsl.w	r3, r1, r3
 8004c08:	4293      	cmp	r3, r2
 8004c0a:	d13e      	bne.n	8004c8a <__ieee754_pow+0x10a>
 8004c0c:	f001 0101 	and.w	r1, r1, #1
 8004c10:	f1c1 0b02 	rsb	fp, r1, #2
 8004c14:	2a00      	cmp	r2, #0
 8004c16:	d15b      	bne.n	8004cd0 <__ieee754_pow+0x150>
 8004c18:	4b5b      	ldr	r3, [pc, #364]	; (8004d88 <__ieee754_pow+0x208>)
 8004c1a:	4598      	cmp	r8, r3
 8004c1c:	d124      	bne.n	8004c68 <__ieee754_pow+0xe8>
 8004c1e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8004c22:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8004c26:	ea53 030a 	orrs.w	r3, r3, sl
 8004c2a:	f000 8476 	beq.w	800551a <__ieee754_pow+0x99a>
 8004c2e:	4b59      	ldr	r3, [pc, #356]	; (8004d94 <__ieee754_pow+0x214>)
 8004c30:	429c      	cmp	r4, r3
 8004c32:	dd2d      	ble.n	8004c90 <__ieee754_pow+0x110>
 8004c34:	f1b9 0f00 	cmp.w	r9, #0
 8004c38:	f280 8473 	bge.w	8005522 <__ieee754_pow+0x9a2>
 8004c3c:	2000      	movs	r0, #0
 8004c3e:	2100      	movs	r1, #0
 8004c40:	ec41 0b10 	vmov	d0, r0, r1
 8004c44:	b011      	add	sp, #68	; 0x44
 8004c46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c4a:	2a00      	cmp	r2, #0
 8004c4c:	d13e      	bne.n	8004ccc <__ieee754_pow+0x14c>
 8004c4e:	f1c3 0314 	rsb	r3, r3, #20
 8004c52:	fa48 f103 	asr.w	r1, r8, r3
 8004c56:	fa01 f303 	lsl.w	r3, r1, r3
 8004c5a:	4543      	cmp	r3, r8
 8004c5c:	f040 8469 	bne.w	8005532 <__ieee754_pow+0x9b2>
 8004c60:	f001 0101 	and.w	r1, r1, #1
 8004c64:	f1c1 0b02 	rsb	fp, r1, #2
 8004c68:	4b4b      	ldr	r3, [pc, #300]	; (8004d98 <__ieee754_pow+0x218>)
 8004c6a:	4598      	cmp	r8, r3
 8004c6c:	d118      	bne.n	8004ca0 <__ieee754_pow+0x120>
 8004c6e:	f1b9 0f00 	cmp.w	r9, #0
 8004c72:	f280 845a 	bge.w	800552a <__ieee754_pow+0x9aa>
 8004c76:	4948      	ldr	r1, [pc, #288]	; (8004d98 <__ieee754_pow+0x218>)
 8004c78:	4632      	mov	r2, r6
 8004c7a:	463b      	mov	r3, r7
 8004c7c:	2000      	movs	r0, #0
 8004c7e:	f7fb fdb1 	bl	80007e4 <__aeabi_ddiv>
 8004c82:	e7dd      	b.n	8004c40 <__ieee754_pow+0xc0>
 8004c84:	f04f 0b02 	mov.w	fp, #2
 8004c88:	e7c4      	b.n	8004c14 <__ieee754_pow+0x94>
 8004c8a:	f04f 0b00 	mov.w	fp, #0
 8004c8e:	e7c1      	b.n	8004c14 <__ieee754_pow+0x94>
 8004c90:	f1b9 0f00 	cmp.w	r9, #0
 8004c94:	dad2      	bge.n	8004c3c <__ieee754_pow+0xbc>
 8004c96:	e9dd 0300 	ldrd	r0, r3, [sp]
 8004c9a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8004c9e:	e7cf      	b.n	8004c40 <__ieee754_pow+0xc0>
 8004ca0:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8004ca4:	d106      	bne.n	8004cb4 <__ieee754_pow+0x134>
 8004ca6:	4632      	mov	r2, r6
 8004ca8:	463b      	mov	r3, r7
 8004caa:	4610      	mov	r0, r2
 8004cac:	4619      	mov	r1, r3
 8004cae:	f7fb fc6f 	bl	8000590 <__aeabi_dmul>
 8004cb2:	e7c5      	b.n	8004c40 <__ieee754_pow+0xc0>
 8004cb4:	4b39      	ldr	r3, [pc, #228]	; (8004d9c <__ieee754_pow+0x21c>)
 8004cb6:	4599      	cmp	r9, r3
 8004cb8:	d10a      	bne.n	8004cd0 <__ieee754_pow+0x150>
 8004cba:	2d00      	cmp	r5, #0
 8004cbc:	db08      	blt.n	8004cd0 <__ieee754_pow+0x150>
 8004cbe:	ec47 6b10 	vmov	d0, r6, r7
 8004cc2:	b011      	add	sp, #68	; 0x44
 8004cc4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cc8:	f000 bc68 	b.w	800559c <__ieee754_sqrt>
 8004ccc:	f04f 0b00 	mov.w	fp, #0
 8004cd0:	ec47 6b10 	vmov	d0, r6, r7
 8004cd4:	f000 fd12 	bl	80056fc <fabs>
 8004cd8:	ec51 0b10 	vmov	r0, r1, d0
 8004cdc:	f1ba 0f00 	cmp.w	sl, #0
 8004ce0:	d127      	bne.n	8004d32 <__ieee754_pow+0x1b2>
 8004ce2:	b124      	cbz	r4, 8004cee <__ieee754_pow+0x16e>
 8004ce4:	4b2c      	ldr	r3, [pc, #176]	; (8004d98 <__ieee754_pow+0x218>)
 8004ce6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8004cea:	429a      	cmp	r2, r3
 8004cec:	d121      	bne.n	8004d32 <__ieee754_pow+0x1b2>
 8004cee:	f1b9 0f00 	cmp.w	r9, #0
 8004cf2:	da05      	bge.n	8004d00 <__ieee754_pow+0x180>
 8004cf4:	4602      	mov	r2, r0
 8004cf6:	460b      	mov	r3, r1
 8004cf8:	2000      	movs	r0, #0
 8004cfa:	4927      	ldr	r1, [pc, #156]	; (8004d98 <__ieee754_pow+0x218>)
 8004cfc:	f7fb fd72 	bl	80007e4 <__aeabi_ddiv>
 8004d00:	2d00      	cmp	r5, #0
 8004d02:	da9d      	bge.n	8004c40 <__ieee754_pow+0xc0>
 8004d04:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8004d08:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8004d0c:	ea54 030b 	orrs.w	r3, r4, fp
 8004d10:	d108      	bne.n	8004d24 <__ieee754_pow+0x1a4>
 8004d12:	4602      	mov	r2, r0
 8004d14:	460b      	mov	r3, r1
 8004d16:	4610      	mov	r0, r2
 8004d18:	4619      	mov	r1, r3
 8004d1a:	f7fb fa81 	bl	8000220 <__aeabi_dsub>
 8004d1e:	4602      	mov	r2, r0
 8004d20:	460b      	mov	r3, r1
 8004d22:	e7ac      	b.n	8004c7e <__ieee754_pow+0xfe>
 8004d24:	f1bb 0f01 	cmp.w	fp, #1
 8004d28:	d18a      	bne.n	8004c40 <__ieee754_pow+0xc0>
 8004d2a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004d2e:	4619      	mov	r1, r3
 8004d30:	e786      	b.n	8004c40 <__ieee754_pow+0xc0>
 8004d32:	0fed      	lsrs	r5, r5, #31
 8004d34:	1e6b      	subs	r3, r5, #1
 8004d36:	930d      	str	r3, [sp, #52]	; 0x34
 8004d38:	ea5b 0303 	orrs.w	r3, fp, r3
 8004d3c:	d102      	bne.n	8004d44 <__ieee754_pow+0x1c4>
 8004d3e:	4632      	mov	r2, r6
 8004d40:	463b      	mov	r3, r7
 8004d42:	e7e8      	b.n	8004d16 <__ieee754_pow+0x196>
 8004d44:	4b16      	ldr	r3, [pc, #88]	; (8004da0 <__ieee754_pow+0x220>)
 8004d46:	4598      	cmp	r8, r3
 8004d48:	f340 80fe 	ble.w	8004f48 <__ieee754_pow+0x3c8>
 8004d4c:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8004d50:	4598      	cmp	r8, r3
 8004d52:	dd0a      	ble.n	8004d6a <__ieee754_pow+0x1ea>
 8004d54:	4b0f      	ldr	r3, [pc, #60]	; (8004d94 <__ieee754_pow+0x214>)
 8004d56:	429c      	cmp	r4, r3
 8004d58:	dc0d      	bgt.n	8004d76 <__ieee754_pow+0x1f6>
 8004d5a:	f1b9 0f00 	cmp.w	r9, #0
 8004d5e:	f6bf af6d 	bge.w	8004c3c <__ieee754_pow+0xbc>
 8004d62:	a307      	add	r3, pc, #28	; (adr r3, 8004d80 <__ieee754_pow+0x200>)
 8004d64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d68:	e79f      	b.n	8004caa <__ieee754_pow+0x12a>
 8004d6a:	4b0e      	ldr	r3, [pc, #56]	; (8004da4 <__ieee754_pow+0x224>)
 8004d6c:	429c      	cmp	r4, r3
 8004d6e:	ddf4      	ble.n	8004d5a <__ieee754_pow+0x1da>
 8004d70:	4b09      	ldr	r3, [pc, #36]	; (8004d98 <__ieee754_pow+0x218>)
 8004d72:	429c      	cmp	r4, r3
 8004d74:	dd18      	ble.n	8004da8 <__ieee754_pow+0x228>
 8004d76:	f1b9 0f00 	cmp.w	r9, #0
 8004d7a:	dcf2      	bgt.n	8004d62 <__ieee754_pow+0x1e2>
 8004d7c:	e75e      	b.n	8004c3c <__ieee754_pow+0xbc>
 8004d7e:	bf00      	nop
 8004d80:	8800759c 	.word	0x8800759c
 8004d84:	7e37e43c 	.word	0x7e37e43c
 8004d88:	7ff00000 	.word	0x7ff00000
 8004d8c:	0800597b 	.word	0x0800597b
 8004d90:	433fffff 	.word	0x433fffff
 8004d94:	3fefffff 	.word	0x3fefffff
 8004d98:	3ff00000 	.word	0x3ff00000
 8004d9c:	3fe00000 	.word	0x3fe00000
 8004da0:	41e00000 	.word	0x41e00000
 8004da4:	3feffffe 	.word	0x3feffffe
 8004da8:	2200      	movs	r2, #0
 8004daa:	4b63      	ldr	r3, [pc, #396]	; (8004f38 <__ieee754_pow+0x3b8>)
 8004dac:	f7fb fa38 	bl	8000220 <__aeabi_dsub>
 8004db0:	a355      	add	r3, pc, #340	; (adr r3, 8004f08 <__ieee754_pow+0x388>)
 8004db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004db6:	4604      	mov	r4, r0
 8004db8:	460d      	mov	r5, r1
 8004dba:	f7fb fbe9 	bl	8000590 <__aeabi_dmul>
 8004dbe:	a354      	add	r3, pc, #336	; (adr r3, 8004f10 <__ieee754_pow+0x390>)
 8004dc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dc4:	4606      	mov	r6, r0
 8004dc6:	460f      	mov	r7, r1
 8004dc8:	4620      	mov	r0, r4
 8004dca:	4629      	mov	r1, r5
 8004dcc:	f7fb fbe0 	bl	8000590 <__aeabi_dmul>
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004dd6:	4b59      	ldr	r3, [pc, #356]	; (8004f3c <__ieee754_pow+0x3bc>)
 8004dd8:	4620      	mov	r0, r4
 8004dda:	4629      	mov	r1, r5
 8004ddc:	f7fb fbd8 	bl	8000590 <__aeabi_dmul>
 8004de0:	4602      	mov	r2, r0
 8004de2:	460b      	mov	r3, r1
 8004de4:	a14c      	add	r1, pc, #304	; (adr r1, 8004f18 <__ieee754_pow+0x398>)
 8004de6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004dea:	f7fb fa19 	bl	8000220 <__aeabi_dsub>
 8004dee:	4622      	mov	r2, r4
 8004df0:	462b      	mov	r3, r5
 8004df2:	f7fb fbcd 	bl	8000590 <__aeabi_dmul>
 8004df6:	4602      	mov	r2, r0
 8004df8:	460b      	mov	r3, r1
 8004dfa:	2000      	movs	r0, #0
 8004dfc:	4950      	ldr	r1, [pc, #320]	; (8004f40 <__ieee754_pow+0x3c0>)
 8004dfe:	f7fb fa0f 	bl	8000220 <__aeabi_dsub>
 8004e02:	4622      	mov	r2, r4
 8004e04:	462b      	mov	r3, r5
 8004e06:	4680      	mov	r8, r0
 8004e08:	4689      	mov	r9, r1
 8004e0a:	4620      	mov	r0, r4
 8004e0c:	4629      	mov	r1, r5
 8004e0e:	f7fb fbbf 	bl	8000590 <__aeabi_dmul>
 8004e12:	4602      	mov	r2, r0
 8004e14:	460b      	mov	r3, r1
 8004e16:	4640      	mov	r0, r8
 8004e18:	4649      	mov	r1, r9
 8004e1a:	f7fb fbb9 	bl	8000590 <__aeabi_dmul>
 8004e1e:	a340      	add	r3, pc, #256	; (adr r3, 8004f20 <__ieee754_pow+0x3a0>)
 8004e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e24:	f7fb fbb4 	bl	8000590 <__aeabi_dmul>
 8004e28:	4602      	mov	r2, r0
 8004e2a:	460b      	mov	r3, r1
 8004e2c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004e30:	f7fb f9f6 	bl	8000220 <__aeabi_dsub>
 8004e34:	4602      	mov	r2, r0
 8004e36:	460b      	mov	r3, r1
 8004e38:	4604      	mov	r4, r0
 8004e3a:	460d      	mov	r5, r1
 8004e3c:	4630      	mov	r0, r6
 8004e3e:	4639      	mov	r1, r7
 8004e40:	f7fb f9f0 	bl	8000224 <__adddf3>
 8004e44:	2000      	movs	r0, #0
 8004e46:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004e4a:	4632      	mov	r2, r6
 8004e4c:	463b      	mov	r3, r7
 8004e4e:	f7fb f9e7 	bl	8000220 <__aeabi_dsub>
 8004e52:	4602      	mov	r2, r0
 8004e54:	460b      	mov	r3, r1
 8004e56:	4620      	mov	r0, r4
 8004e58:	4629      	mov	r1, r5
 8004e5a:	f7fb f9e1 	bl	8000220 <__aeabi_dsub>
 8004e5e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004e60:	f10b 33ff 	add.w	r3, fp, #4294967295
 8004e64:	4313      	orrs	r3, r2
 8004e66:	4606      	mov	r6, r0
 8004e68:	460f      	mov	r7, r1
 8004e6a:	f040 81eb 	bne.w	8005244 <__ieee754_pow+0x6c4>
 8004e6e:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8004f28 <__ieee754_pow+0x3a8>
 8004e72:	e9dd 4500 	ldrd	r4, r5, [sp]
 8004e76:	2400      	movs	r4, #0
 8004e78:	4622      	mov	r2, r4
 8004e7a:	462b      	mov	r3, r5
 8004e7c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004e80:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004e84:	f7fb f9cc 	bl	8000220 <__aeabi_dsub>
 8004e88:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e8c:	f7fb fb80 	bl	8000590 <__aeabi_dmul>
 8004e90:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004e94:	4680      	mov	r8, r0
 8004e96:	4689      	mov	r9, r1
 8004e98:	4630      	mov	r0, r6
 8004e9a:	4639      	mov	r1, r7
 8004e9c:	f7fb fb78 	bl	8000590 <__aeabi_dmul>
 8004ea0:	4602      	mov	r2, r0
 8004ea2:	460b      	mov	r3, r1
 8004ea4:	4640      	mov	r0, r8
 8004ea6:	4649      	mov	r1, r9
 8004ea8:	f7fb f9bc 	bl	8000224 <__adddf3>
 8004eac:	4622      	mov	r2, r4
 8004eae:	462b      	mov	r3, r5
 8004eb0:	4680      	mov	r8, r0
 8004eb2:	4689      	mov	r9, r1
 8004eb4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004eb8:	f7fb fb6a 	bl	8000590 <__aeabi_dmul>
 8004ebc:	460b      	mov	r3, r1
 8004ebe:	4604      	mov	r4, r0
 8004ec0:	460d      	mov	r5, r1
 8004ec2:	4602      	mov	r2, r0
 8004ec4:	4649      	mov	r1, r9
 8004ec6:	4640      	mov	r0, r8
 8004ec8:	e9cd 4500 	strd	r4, r5, [sp]
 8004ecc:	f7fb f9aa 	bl	8000224 <__adddf3>
 8004ed0:	4b1c      	ldr	r3, [pc, #112]	; (8004f44 <__ieee754_pow+0x3c4>)
 8004ed2:	4299      	cmp	r1, r3
 8004ed4:	4606      	mov	r6, r0
 8004ed6:	460f      	mov	r7, r1
 8004ed8:	468b      	mov	fp, r1
 8004eda:	f340 82f7 	ble.w	80054cc <__ieee754_pow+0x94c>
 8004ede:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8004ee2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8004ee6:	4303      	orrs	r3, r0
 8004ee8:	f000 81ea 	beq.w	80052c0 <__ieee754_pow+0x740>
 8004eec:	a310      	add	r3, pc, #64	; (adr r3, 8004f30 <__ieee754_pow+0x3b0>)
 8004eee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ef2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004ef6:	f7fb fb4b 	bl	8000590 <__aeabi_dmul>
 8004efa:	a30d      	add	r3, pc, #52	; (adr r3, 8004f30 <__ieee754_pow+0x3b0>)
 8004efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f00:	e6d5      	b.n	8004cae <__ieee754_pow+0x12e>
 8004f02:	bf00      	nop
 8004f04:	f3af 8000 	nop.w
 8004f08:	60000000 	.word	0x60000000
 8004f0c:	3ff71547 	.word	0x3ff71547
 8004f10:	f85ddf44 	.word	0xf85ddf44
 8004f14:	3e54ae0b 	.word	0x3e54ae0b
 8004f18:	55555555 	.word	0x55555555
 8004f1c:	3fd55555 	.word	0x3fd55555
 8004f20:	652b82fe 	.word	0x652b82fe
 8004f24:	3ff71547 	.word	0x3ff71547
 8004f28:	00000000 	.word	0x00000000
 8004f2c:	bff00000 	.word	0xbff00000
 8004f30:	8800759c 	.word	0x8800759c
 8004f34:	7e37e43c 	.word	0x7e37e43c
 8004f38:	3ff00000 	.word	0x3ff00000
 8004f3c:	3fd00000 	.word	0x3fd00000
 8004f40:	3fe00000 	.word	0x3fe00000
 8004f44:	408fffff 	.word	0x408fffff
 8004f48:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8004f4c:	f04f 0200 	mov.w	r2, #0
 8004f50:	da05      	bge.n	8004f5e <__ieee754_pow+0x3de>
 8004f52:	4bd3      	ldr	r3, [pc, #844]	; (80052a0 <__ieee754_pow+0x720>)
 8004f54:	f7fb fb1c 	bl	8000590 <__aeabi_dmul>
 8004f58:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8004f5c:	460c      	mov	r4, r1
 8004f5e:	1523      	asrs	r3, r4, #20
 8004f60:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8004f64:	4413      	add	r3, r2
 8004f66:	9309      	str	r3, [sp, #36]	; 0x24
 8004f68:	4bce      	ldr	r3, [pc, #824]	; (80052a4 <__ieee754_pow+0x724>)
 8004f6a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8004f6e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8004f72:	429c      	cmp	r4, r3
 8004f74:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8004f78:	dd08      	ble.n	8004f8c <__ieee754_pow+0x40c>
 8004f7a:	4bcb      	ldr	r3, [pc, #812]	; (80052a8 <__ieee754_pow+0x728>)
 8004f7c:	429c      	cmp	r4, r3
 8004f7e:	f340 815e 	ble.w	800523e <__ieee754_pow+0x6be>
 8004f82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f84:	3301      	adds	r3, #1
 8004f86:	9309      	str	r3, [sp, #36]	; 0x24
 8004f88:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8004f8c:	f04f 0a00 	mov.w	sl, #0
 8004f90:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8004f94:	930c      	str	r3, [sp, #48]	; 0x30
 8004f96:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004f98:	4bc4      	ldr	r3, [pc, #784]	; (80052ac <__ieee754_pow+0x72c>)
 8004f9a:	4413      	add	r3, r2
 8004f9c:	ed93 7b00 	vldr	d7, [r3]
 8004fa0:	4629      	mov	r1, r5
 8004fa2:	ec53 2b17 	vmov	r2, r3, d7
 8004fa6:	ed8d 7b06 	vstr	d7, [sp, #24]
 8004faa:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004fae:	f7fb f937 	bl	8000220 <__aeabi_dsub>
 8004fb2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004fb6:	4606      	mov	r6, r0
 8004fb8:	460f      	mov	r7, r1
 8004fba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004fbe:	f7fb f931 	bl	8000224 <__adddf3>
 8004fc2:	4602      	mov	r2, r0
 8004fc4:	460b      	mov	r3, r1
 8004fc6:	2000      	movs	r0, #0
 8004fc8:	49b9      	ldr	r1, [pc, #740]	; (80052b0 <__ieee754_pow+0x730>)
 8004fca:	f7fb fc0b 	bl	80007e4 <__aeabi_ddiv>
 8004fce:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8004fd2:	4602      	mov	r2, r0
 8004fd4:	460b      	mov	r3, r1
 8004fd6:	4630      	mov	r0, r6
 8004fd8:	4639      	mov	r1, r7
 8004fda:	f7fb fad9 	bl	8000590 <__aeabi_dmul>
 8004fde:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004fe2:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004fe6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8004fea:	2300      	movs	r3, #0
 8004fec:	9302      	str	r3, [sp, #8]
 8004fee:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8004ff2:	106d      	asrs	r5, r5, #1
 8004ff4:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8004ff8:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8005002:	4640      	mov	r0, r8
 8005004:	4649      	mov	r1, r9
 8005006:	4614      	mov	r4, r2
 8005008:	461d      	mov	r5, r3
 800500a:	f7fb fac1 	bl	8000590 <__aeabi_dmul>
 800500e:	4602      	mov	r2, r0
 8005010:	460b      	mov	r3, r1
 8005012:	4630      	mov	r0, r6
 8005014:	4639      	mov	r1, r7
 8005016:	f7fb f903 	bl	8000220 <__aeabi_dsub>
 800501a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800501e:	4606      	mov	r6, r0
 8005020:	460f      	mov	r7, r1
 8005022:	4620      	mov	r0, r4
 8005024:	4629      	mov	r1, r5
 8005026:	f7fb f8fb 	bl	8000220 <__aeabi_dsub>
 800502a:	4602      	mov	r2, r0
 800502c:	460b      	mov	r3, r1
 800502e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005032:	f7fb f8f5 	bl	8000220 <__aeabi_dsub>
 8005036:	4642      	mov	r2, r8
 8005038:	464b      	mov	r3, r9
 800503a:	f7fb faa9 	bl	8000590 <__aeabi_dmul>
 800503e:	4602      	mov	r2, r0
 8005040:	460b      	mov	r3, r1
 8005042:	4630      	mov	r0, r6
 8005044:	4639      	mov	r1, r7
 8005046:	f7fb f8eb 	bl	8000220 <__aeabi_dsub>
 800504a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800504e:	f7fb fa9f 	bl	8000590 <__aeabi_dmul>
 8005052:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005056:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800505a:	4610      	mov	r0, r2
 800505c:	4619      	mov	r1, r3
 800505e:	f7fb fa97 	bl	8000590 <__aeabi_dmul>
 8005062:	a37b      	add	r3, pc, #492	; (adr r3, 8005250 <__ieee754_pow+0x6d0>)
 8005064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005068:	4604      	mov	r4, r0
 800506a:	460d      	mov	r5, r1
 800506c:	f7fb fa90 	bl	8000590 <__aeabi_dmul>
 8005070:	a379      	add	r3, pc, #484	; (adr r3, 8005258 <__ieee754_pow+0x6d8>)
 8005072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005076:	f7fb f8d5 	bl	8000224 <__adddf3>
 800507a:	4622      	mov	r2, r4
 800507c:	462b      	mov	r3, r5
 800507e:	f7fb fa87 	bl	8000590 <__aeabi_dmul>
 8005082:	a377      	add	r3, pc, #476	; (adr r3, 8005260 <__ieee754_pow+0x6e0>)
 8005084:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005088:	f7fb f8cc 	bl	8000224 <__adddf3>
 800508c:	4622      	mov	r2, r4
 800508e:	462b      	mov	r3, r5
 8005090:	f7fb fa7e 	bl	8000590 <__aeabi_dmul>
 8005094:	a374      	add	r3, pc, #464	; (adr r3, 8005268 <__ieee754_pow+0x6e8>)
 8005096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800509a:	f7fb f8c3 	bl	8000224 <__adddf3>
 800509e:	4622      	mov	r2, r4
 80050a0:	462b      	mov	r3, r5
 80050a2:	f7fb fa75 	bl	8000590 <__aeabi_dmul>
 80050a6:	a372      	add	r3, pc, #456	; (adr r3, 8005270 <__ieee754_pow+0x6f0>)
 80050a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050ac:	f7fb f8ba 	bl	8000224 <__adddf3>
 80050b0:	4622      	mov	r2, r4
 80050b2:	462b      	mov	r3, r5
 80050b4:	f7fb fa6c 	bl	8000590 <__aeabi_dmul>
 80050b8:	a36f      	add	r3, pc, #444	; (adr r3, 8005278 <__ieee754_pow+0x6f8>)
 80050ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050be:	f7fb f8b1 	bl	8000224 <__adddf3>
 80050c2:	4622      	mov	r2, r4
 80050c4:	4606      	mov	r6, r0
 80050c6:	460f      	mov	r7, r1
 80050c8:	462b      	mov	r3, r5
 80050ca:	4620      	mov	r0, r4
 80050cc:	4629      	mov	r1, r5
 80050ce:	f7fb fa5f 	bl	8000590 <__aeabi_dmul>
 80050d2:	4602      	mov	r2, r0
 80050d4:	460b      	mov	r3, r1
 80050d6:	4630      	mov	r0, r6
 80050d8:	4639      	mov	r1, r7
 80050da:	f7fb fa59 	bl	8000590 <__aeabi_dmul>
 80050de:	4642      	mov	r2, r8
 80050e0:	4604      	mov	r4, r0
 80050e2:	460d      	mov	r5, r1
 80050e4:	464b      	mov	r3, r9
 80050e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80050ea:	f7fb f89b 	bl	8000224 <__adddf3>
 80050ee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80050f2:	f7fb fa4d 	bl	8000590 <__aeabi_dmul>
 80050f6:	4622      	mov	r2, r4
 80050f8:	462b      	mov	r3, r5
 80050fa:	f7fb f893 	bl	8000224 <__adddf3>
 80050fe:	4642      	mov	r2, r8
 8005100:	4606      	mov	r6, r0
 8005102:	460f      	mov	r7, r1
 8005104:	464b      	mov	r3, r9
 8005106:	4640      	mov	r0, r8
 8005108:	4649      	mov	r1, r9
 800510a:	f7fb fa41 	bl	8000590 <__aeabi_dmul>
 800510e:	2200      	movs	r2, #0
 8005110:	4b68      	ldr	r3, [pc, #416]	; (80052b4 <__ieee754_pow+0x734>)
 8005112:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005116:	f7fb f885 	bl	8000224 <__adddf3>
 800511a:	4632      	mov	r2, r6
 800511c:	463b      	mov	r3, r7
 800511e:	f7fb f881 	bl	8000224 <__adddf3>
 8005122:	9802      	ldr	r0, [sp, #8]
 8005124:	460d      	mov	r5, r1
 8005126:	4604      	mov	r4, r0
 8005128:	4602      	mov	r2, r0
 800512a:	460b      	mov	r3, r1
 800512c:	4640      	mov	r0, r8
 800512e:	4649      	mov	r1, r9
 8005130:	f7fb fa2e 	bl	8000590 <__aeabi_dmul>
 8005134:	2200      	movs	r2, #0
 8005136:	4680      	mov	r8, r0
 8005138:	4689      	mov	r9, r1
 800513a:	4b5e      	ldr	r3, [pc, #376]	; (80052b4 <__ieee754_pow+0x734>)
 800513c:	4620      	mov	r0, r4
 800513e:	4629      	mov	r1, r5
 8005140:	f7fb f86e 	bl	8000220 <__aeabi_dsub>
 8005144:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005148:	f7fb f86a 	bl	8000220 <__aeabi_dsub>
 800514c:	4602      	mov	r2, r0
 800514e:	460b      	mov	r3, r1
 8005150:	4630      	mov	r0, r6
 8005152:	4639      	mov	r1, r7
 8005154:	f7fb f864 	bl	8000220 <__aeabi_dsub>
 8005158:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800515c:	f7fb fa18 	bl	8000590 <__aeabi_dmul>
 8005160:	4622      	mov	r2, r4
 8005162:	4606      	mov	r6, r0
 8005164:	460f      	mov	r7, r1
 8005166:	462b      	mov	r3, r5
 8005168:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800516c:	f7fb fa10 	bl	8000590 <__aeabi_dmul>
 8005170:	4602      	mov	r2, r0
 8005172:	460b      	mov	r3, r1
 8005174:	4630      	mov	r0, r6
 8005176:	4639      	mov	r1, r7
 8005178:	f7fb f854 	bl	8000224 <__adddf3>
 800517c:	4606      	mov	r6, r0
 800517e:	460f      	mov	r7, r1
 8005180:	4602      	mov	r2, r0
 8005182:	460b      	mov	r3, r1
 8005184:	4640      	mov	r0, r8
 8005186:	4649      	mov	r1, r9
 8005188:	f7fb f84c 	bl	8000224 <__adddf3>
 800518c:	9802      	ldr	r0, [sp, #8]
 800518e:	a33c      	add	r3, pc, #240	; (adr r3, 8005280 <__ieee754_pow+0x700>)
 8005190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005194:	4604      	mov	r4, r0
 8005196:	460d      	mov	r5, r1
 8005198:	f7fb f9fa 	bl	8000590 <__aeabi_dmul>
 800519c:	4642      	mov	r2, r8
 800519e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80051a2:	464b      	mov	r3, r9
 80051a4:	4620      	mov	r0, r4
 80051a6:	4629      	mov	r1, r5
 80051a8:	f7fb f83a 	bl	8000220 <__aeabi_dsub>
 80051ac:	4602      	mov	r2, r0
 80051ae:	460b      	mov	r3, r1
 80051b0:	4630      	mov	r0, r6
 80051b2:	4639      	mov	r1, r7
 80051b4:	f7fb f834 	bl	8000220 <__aeabi_dsub>
 80051b8:	a333      	add	r3, pc, #204	; (adr r3, 8005288 <__ieee754_pow+0x708>)
 80051ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051be:	f7fb f9e7 	bl	8000590 <__aeabi_dmul>
 80051c2:	a333      	add	r3, pc, #204	; (adr r3, 8005290 <__ieee754_pow+0x710>)
 80051c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051c8:	4606      	mov	r6, r0
 80051ca:	460f      	mov	r7, r1
 80051cc:	4620      	mov	r0, r4
 80051ce:	4629      	mov	r1, r5
 80051d0:	f7fb f9de 	bl	8000590 <__aeabi_dmul>
 80051d4:	4602      	mov	r2, r0
 80051d6:	460b      	mov	r3, r1
 80051d8:	4630      	mov	r0, r6
 80051da:	4639      	mov	r1, r7
 80051dc:	f7fb f822 	bl	8000224 <__adddf3>
 80051e0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80051e2:	4b35      	ldr	r3, [pc, #212]	; (80052b8 <__ieee754_pow+0x738>)
 80051e4:	4413      	add	r3, r2
 80051e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051ea:	f7fb f81b 	bl	8000224 <__adddf3>
 80051ee:	4604      	mov	r4, r0
 80051f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80051f2:	460d      	mov	r5, r1
 80051f4:	f7fb f962 	bl	80004bc <__aeabi_i2d>
 80051f8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80051fa:	4b30      	ldr	r3, [pc, #192]	; (80052bc <__ieee754_pow+0x73c>)
 80051fc:	4413      	add	r3, r2
 80051fe:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005202:	4606      	mov	r6, r0
 8005204:	460f      	mov	r7, r1
 8005206:	4622      	mov	r2, r4
 8005208:	462b      	mov	r3, r5
 800520a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800520e:	f7fb f809 	bl	8000224 <__adddf3>
 8005212:	4642      	mov	r2, r8
 8005214:	464b      	mov	r3, r9
 8005216:	f7fb f805 	bl	8000224 <__adddf3>
 800521a:	4632      	mov	r2, r6
 800521c:	463b      	mov	r3, r7
 800521e:	f7fb f801 	bl	8000224 <__adddf3>
 8005222:	9802      	ldr	r0, [sp, #8]
 8005224:	4632      	mov	r2, r6
 8005226:	463b      	mov	r3, r7
 8005228:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800522c:	f7fa fff8 	bl	8000220 <__aeabi_dsub>
 8005230:	4642      	mov	r2, r8
 8005232:	464b      	mov	r3, r9
 8005234:	f7fa fff4 	bl	8000220 <__aeabi_dsub>
 8005238:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800523c:	e607      	b.n	8004e4e <__ieee754_pow+0x2ce>
 800523e:	f04f 0a01 	mov.w	sl, #1
 8005242:	e6a5      	b.n	8004f90 <__ieee754_pow+0x410>
 8005244:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8005298 <__ieee754_pow+0x718>
 8005248:	e613      	b.n	8004e72 <__ieee754_pow+0x2f2>
 800524a:	bf00      	nop
 800524c:	f3af 8000 	nop.w
 8005250:	4a454eef 	.word	0x4a454eef
 8005254:	3fca7e28 	.word	0x3fca7e28
 8005258:	93c9db65 	.word	0x93c9db65
 800525c:	3fcd864a 	.word	0x3fcd864a
 8005260:	a91d4101 	.word	0xa91d4101
 8005264:	3fd17460 	.word	0x3fd17460
 8005268:	518f264d 	.word	0x518f264d
 800526c:	3fd55555 	.word	0x3fd55555
 8005270:	db6fabff 	.word	0xdb6fabff
 8005274:	3fdb6db6 	.word	0x3fdb6db6
 8005278:	33333303 	.word	0x33333303
 800527c:	3fe33333 	.word	0x3fe33333
 8005280:	e0000000 	.word	0xe0000000
 8005284:	3feec709 	.word	0x3feec709
 8005288:	dc3a03fd 	.word	0xdc3a03fd
 800528c:	3feec709 	.word	0x3feec709
 8005290:	145b01f5 	.word	0x145b01f5
 8005294:	be3e2fe0 	.word	0xbe3e2fe0
 8005298:	00000000 	.word	0x00000000
 800529c:	3ff00000 	.word	0x3ff00000
 80052a0:	43400000 	.word	0x43400000
 80052a4:	0003988e 	.word	0x0003988e
 80052a8:	000bb679 	.word	0x000bb679
 80052ac:	08005980 	.word	0x08005980
 80052b0:	3ff00000 	.word	0x3ff00000
 80052b4:	40080000 	.word	0x40080000
 80052b8:	080059a0 	.word	0x080059a0
 80052bc:	08005990 	.word	0x08005990
 80052c0:	a3b4      	add	r3, pc, #720	; (adr r3, 8005594 <__ieee754_pow+0xa14>)
 80052c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052c6:	4640      	mov	r0, r8
 80052c8:	4649      	mov	r1, r9
 80052ca:	f7fa ffab 	bl	8000224 <__adddf3>
 80052ce:	4622      	mov	r2, r4
 80052d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80052d4:	462b      	mov	r3, r5
 80052d6:	4630      	mov	r0, r6
 80052d8:	4639      	mov	r1, r7
 80052da:	f7fa ffa1 	bl	8000220 <__aeabi_dsub>
 80052de:	4602      	mov	r2, r0
 80052e0:	460b      	mov	r3, r1
 80052e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80052e6:	f7fb fbe3 	bl	8000ab0 <__aeabi_dcmpgt>
 80052ea:	2800      	cmp	r0, #0
 80052ec:	f47f adfe 	bne.w	8004eec <__ieee754_pow+0x36c>
 80052f0:	4aa3      	ldr	r2, [pc, #652]	; (8005580 <__ieee754_pow+0xa00>)
 80052f2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80052f6:	4293      	cmp	r3, r2
 80052f8:	f340 810a 	ble.w	8005510 <__ieee754_pow+0x990>
 80052fc:	151b      	asrs	r3, r3, #20
 80052fe:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8005302:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8005306:	fa4a f303 	asr.w	r3, sl, r3
 800530a:	445b      	add	r3, fp
 800530c:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8005310:	4e9c      	ldr	r6, [pc, #624]	; (8005584 <__ieee754_pow+0xa04>)
 8005312:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8005316:	4116      	asrs	r6, r2
 8005318:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800531c:	2000      	movs	r0, #0
 800531e:	ea23 0106 	bic.w	r1, r3, r6
 8005322:	f1c2 0214 	rsb	r2, r2, #20
 8005326:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800532a:	fa4a fa02 	asr.w	sl, sl, r2
 800532e:	f1bb 0f00 	cmp.w	fp, #0
 8005332:	4602      	mov	r2, r0
 8005334:	460b      	mov	r3, r1
 8005336:	4620      	mov	r0, r4
 8005338:	4629      	mov	r1, r5
 800533a:	bfb8      	it	lt
 800533c:	f1ca 0a00 	rsblt	sl, sl, #0
 8005340:	f7fa ff6e 	bl	8000220 <__aeabi_dsub>
 8005344:	e9cd 0100 	strd	r0, r1, [sp]
 8005348:	4642      	mov	r2, r8
 800534a:	464b      	mov	r3, r9
 800534c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005350:	f7fa ff68 	bl	8000224 <__adddf3>
 8005354:	2000      	movs	r0, #0
 8005356:	a378      	add	r3, pc, #480	; (adr r3, 8005538 <__ieee754_pow+0x9b8>)
 8005358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800535c:	4604      	mov	r4, r0
 800535e:	460d      	mov	r5, r1
 8005360:	f7fb f916 	bl	8000590 <__aeabi_dmul>
 8005364:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005368:	4606      	mov	r6, r0
 800536a:	460f      	mov	r7, r1
 800536c:	4620      	mov	r0, r4
 800536e:	4629      	mov	r1, r5
 8005370:	f7fa ff56 	bl	8000220 <__aeabi_dsub>
 8005374:	4602      	mov	r2, r0
 8005376:	460b      	mov	r3, r1
 8005378:	4640      	mov	r0, r8
 800537a:	4649      	mov	r1, r9
 800537c:	f7fa ff50 	bl	8000220 <__aeabi_dsub>
 8005380:	a36f      	add	r3, pc, #444	; (adr r3, 8005540 <__ieee754_pow+0x9c0>)
 8005382:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005386:	f7fb f903 	bl	8000590 <__aeabi_dmul>
 800538a:	a36f      	add	r3, pc, #444	; (adr r3, 8005548 <__ieee754_pow+0x9c8>)
 800538c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005390:	4680      	mov	r8, r0
 8005392:	4689      	mov	r9, r1
 8005394:	4620      	mov	r0, r4
 8005396:	4629      	mov	r1, r5
 8005398:	f7fb f8fa 	bl	8000590 <__aeabi_dmul>
 800539c:	4602      	mov	r2, r0
 800539e:	460b      	mov	r3, r1
 80053a0:	4640      	mov	r0, r8
 80053a2:	4649      	mov	r1, r9
 80053a4:	f7fa ff3e 	bl	8000224 <__adddf3>
 80053a8:	4604      	mov	r4, r0
 80053aa:	460d      	mov	r5, r1
 80053ac:	4602      	mov	r2, r0
 80053ae:	460b      	mov	r3, r1
 80053b0:	4630      	mov	r0, r6
 80053b2:	4639      	mov	r1, r7
 80053b4:	f7fa ff36 	bl	8000224 <__adddf3>
 80053b8:	4632      	mov	r2, r6
 80053ba:	463b      	mov	r3, r7
 80053bc:	4680      	mov	r8, r0
 80053be:	4689      	mov	r9, r1
 80053c0:	f7fa ff2e 	bl	8000220 <__aeabi_dsub>
 80053c4:	4602      	mov	r2, r0
 80053c6:	460b      	mov	r3, r1
 80053c8:	4620      	mov	r0, r4
 80053ca:	4629      	mov	r1, r5
 80053cc:	f7fa ff28 	bl	8000220 <__aeabi_dsub>
 80053d0:	4642      	mov	r2, r8
 80053d2:	4606      	mov	r6, r0
 80053d4:	460f      	mov	r7, r1
 80053d6:	464b      	mov	r3, r9
 80053d8:	4640      	mov	r0, r8
 80053da:	4649      	mov	r1, r9
 80053dc:	f7fb f8d8 	bl	8000590 <__aeabi_dmul>
 80053e0:	a35b      	add	r3, pc, #364	; (adr r3, 8005550 <__ieee754_pow+0x9d0>)
 80053e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053e6:	4604      	mov	r4, r0
 80053e8:	460d      	mov	r5, r1
 80053ea:	f7fb f8d1 	bl	8000590 <__aeabi_dmul>
 80053ee:	a35a      	add	r3, pc, #360	; (adr r3, 8005558 <__ieee754_pow+0x9d8>)
 80053f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053f4:	f7fa ff14 	bl	8000220 <__aeabi_dsub>
 80053f8:	4622      	mov	r2, r4
 80053fa:	462b      	mov	r3, r5
 80053fc:	f7fb f8c8 	bl	8000590 <__aeabi_dmul>
 8005400:	a357      	add	r3, pc, #348	; (adr r3, 8005560 <__ieee754_pow+0x9e0>)
 8005402:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005406:	f7fa ff0d 	bl	8000224 <__adddf3>
 800540a:	4622      	mov	r2, r4
 800540c:	462b      	mov	r3, r5
 800540e:	f7fb f8bf 	bl	8000590 <__aeabi_dmul>
 8005412:	a355      	add	r3, pc, #340	; (adr r3, 8005568 <__ieee754_pow+0x9e8>)
 8005414:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005418:	f7fa ff02 	bl	8000220 <__aeabi_dsub>
 800541c:	4622      	mov	r2, r4
 800541e:	462b      	mov	r3, r5
 8005420:	f7fb f8b6 	bl	8000590 <__aeabi_dmul>
 8005424:	a352      	add	r3, pc, #328	; (adr r3, 8005570 <__ieee754_pow+0x9f0>)
 8005426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800542a:	f7fa fefb 	bl	8000224 <__adddf3>
 800542e:	4622      	mov	r2, r4
 8005430:	462b      	mov	r3, r5
 8005432:	f7fb f8ad 	bl	8000590 <__aeabi_dmul>
 8005436:	4602      	mov	r2, r0
 8005438:	460b      	mov	r3, r1
 800543a:	4640      	mov	r0, r8
 800543c:	4649      	mov	r1, r9
 800543e:	f7fa feef 	bl	8000220 <__aeabi_dsub>
 8005442:	4604      	mov	r4, r0
 8005444:	460d      	mov	r5, r1
 8005446:	4602      	mov	r2, r0
 8005448:	460b      	mov	r3, r1
 800544a:	4640      	mov	r0, r8
 800544c:	4649      	mov	r1, r9
 800544e:	f7fb f89f 	bl	8000590 <__aeabi_dmul>
 8005452:	2200      	movs	r2, #0
 8005454:	e9cd 0100 	strd	r0, r1, [sp]
 8005458:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800545c:	4620      	mov	r0, r4
 800545e:	4629      	mov	r1, r5
 8005460:	f7fa fede 	bl	8000220 <__aeabi_dsub>
 8005464:	4602      	mov	r2, r0
 8005466:	460b      	mov	r3, r1
 8005468:	e9dd 0100 	ldrd	r0, r1, [sp]
 800546c:	f7fb f9ba 	bl	80007e4 <__aeabi_ddiv>
 8005470:	4632      	mov	r2, r6
 8005472:	4604      	mov	r4, r0
 8005474:	460d      	mov	r5, r1
 8005476:	463b      	mov	r3, r7
 8005478:	4640      	mov	r0, r8
 800547a:	4649      	mov	r1, r9
 800547c:	f7fb f888 	bl	8000590 <__aeabi_dmul>
 8005480:	4632      	mov	r2, r6
 8005482:	463b      	mov	r3, r7
 8005484:	f7fa fece 	bl	8000224 <__adddf3>
 8005488:	4602      	mov	r2, r0
 800548a:	460b      	mov	r3, r1
 800548c:	4620      	mov	r0, r4
 800548e:	4629      	mov	r1, r5
 8005490:	f7fa fec6 	bl	8000220 <__aeabi_dsub>
 8005494:	4642      	mov	r2, r8
 8005496:	464b      	mov	r3, r9
 8005498:	f7fa fec2 	bl	8000220 <__aeabi_dsub>
 800549c:	4602      	mov	r2, r0
 800549e:	460b      	mov	r3, r1
 80054a0:	2000      	movs	r0, #0
 80054a2:	4939      	ldr	r1, [pc, #228]	; (8005588 <__ieee754_pow+0xa08>)
 80054a4:	f7fa febc 	bl	8000220 <__aeabi_dsub>
 80054a8:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 80054ac:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80054b0:	4602      	mov	r2, r0
 80054b2:	460b      	mov	r3, r1
 80054b4:	da2f      	bge.n	8005516 <__ieee754_pow+0x996>
 80054b6:	4650      	mov	r0, sl
 80054b8:	ec43 2b10 	vmov	d0, r2, r3
 80054bc:	f000 f9c0 	bl	8005840 <scalbn>
 80054c0:	ec51 0b10 	vmov	r0, r1, d0
 80054c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80054c8:	f7ff bbf1 	b.w	8004cae <__ieee754_pow+0x12e>
 80054cc:	4b2f      	ldr	r3, [pc, #188]	; (800558c <__ieee754_pow+0xa0c>)
 80054ce:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80054d2:	429e      	cmp	r6, r3
 80054d4:	f77f af0c 	ble.w	80052f0 <__ieee754_pow+0x770>
 80054d8:	4b2d      	ldr	r3, [pc, #180]	; (8005590 <__ieee754_pow+0xa10>)
 80054da:	440b      	add	r3, r1
 80054dc:	4303      	orrs	r3, r0
 80054de:	d00b      	beq.n	80054f8 <__ieee754_pow+0x978>
 80054e0:	a325      	add	r3, pc, #148	; (adr r3, 8005578 <__ieee754_pow+0x9f8>)
 80054e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80054ea:	f7fb f851 	bl	8000590 <__aeabi_dmul>
 80054ee:	a322      	add	r3, pc, #136	; (adr r3, 8005578 <__ieee754_pow+0x9f8>)
 80054f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054f4:	f7ff bbdb 	b.w	8004cae <__ieee754_pow+0x12e>
 80054f8:	4622      	mov	r2, r4
 80054fa:	462b      	mov	r3, r5
 80054fc:	f7fa fe90 	bl	8000220 <__aeabi_dsub>
 8005500:	4642      	mov	r2, r8
 8005502:	464b      	mov	r3, r9
 8005504:	f7fb faca 	bl	8000a9c <__aeabi_dcmpge>
 8005508:	2800      	cmp	r0, #0
 800550a:	f43f aef1 	beq.w	80052f0 <__ieee754_pow+0x770>
 800550e:	e7e7      	b.n	80054e0 <__ieee754_pow+0x960>
 8005510:	f04f 0a00 	mov.w	sl, #0
 8005514:	e718      	b.n	8005348 <__ieee754_pow+0x7c8>
 8005516:	4621      	mov	r1, r4
 8005518:	e7d4      	b.n	80054c4 <__ieee754_pow+0x944>
 800551a:	2000      	movs	r0, #0
 800551c:	491a      	ldr	r1, [pc, #104]	; (8005588 <__ieee754_pow+0xa08>)
 800551e:	f7ff bb8f 	b.w	8004c40 <__ieee754_pow+0xc0>
 8005522:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005526:	f7ff bb8b 	b.w	8004c40 <__ieee754_pow+0xc0>
 800552a:	4630      	mov	r0, r6
 800552c:	4639      	mov	r1, r7
 800552e:	f7ff bb87 	b.w	8004c40 <__ieee754_pow+0xc0>
 8005532:	4693      	mov	fp, r2
 8005534:	f7ff bb98 	b.w	8004c68 <__ieee754_pow+0xe8>
 8005538:	00000000 	.word	0x00000000
 800553c:	3fe62e43 	.word	0x3fe62e43
 8005540:	fefa39ef 	.word	0xfefa39ef
 8005544:	3fe62e42 	.word	0x3fe62e42
 8005548:	0ca86c39 	.word	0x0ca86c39
 800554c:	be205c61 	.word	0xbe205c61
 8005550:	72bea4d0 	.word	0x72bea4d0
 8005554:	3e663769 	.word	0x3e663769
 8005558:	c5d26bf1 	.word	0xc5d26bf1
 800555c:	3ebbbd41 	.word	0x3ebbbd41
 8005560:	af25de2c 	.word	0xaf25de2c
 8005564:	3f11566a 	.word	0x3f11566a
 8005568:	16bebd93 	.word	0x16bebd93
 800556c:	3f66c16c 	.word	0x3f66c16c
 8005570:	5555553e 	.word	0x5555553e
 8005574:	3fc55555 	.word	0x3fc55555
 8005578:	c2f8f359 	.word	0xc2f8f359
 800557c:	01a56e1f 	.word	0x01a56e1f
 8005580:	3fe00000 	.word	0x3fe00000
 8005584:	000fffff 	.word	0x000fffff
 8005588:	3ff00000 	.word	0x3ff00000
 800558c:	4090cbff 	.word	0x4090cbff
 8005590:	3f6f3400 	.word	0x3f6f3400
 8005594:	652b82fe 	.word	0x652b82fe
 8005598:	3c971547 	.word	0x3c971547

0800559c <__ieee754_sqrt>:
 800559c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80055a0:	4955      	ldr	r1, [pc, #340]	; (80056f8 <__ieee754_sqrt+0x15c>)
 80055a2:	ec55 4b10 	vmov	r4, r5, d0
 80055a6:	43a9      	bics	r1, r5
 80055a8:	462b      	mov	r3, r5
 80055aa:	462a      	mov	r2, r5
 80055ac:	d112      	bne.n	80055d4 <__ieee754_sqrt+0x38>
 80055ae:	ee10 2a10 	vmov	r2, s0
 80055b2:	ee10 0a10 	vmov	r0, s0
 80055b6:	4629      	mov	r1, r5
 80055b8:	f7fa ffea 	bl	8000590 <__aeabi_dmul>
 80055bc:	4602      	mov	r2, r0
 80055be:	460b      	mov	r3, r1
 80055c0:	4620      	mov	r0, r4
 80055c2:	4629      	mov	r1, r5
 80055c4:	f7fa fe2e 	bl	8000224 <__adddf3>
 80055c8:	4604      	mov	r4, r0
 80055ca:	460d      	mov	r5, r1
 80055cc:	ec45 4b10 	vmov	d0, r4, r5
 80055d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80055d4:	2d00      	cmp	r5, #0
 80055d6:	ee10 0a10 	vmov	r0, s0
 80055da:	4621      	mov	r1, r4
 80055dc:	dc0f      	bgt.n	80055fe <__ieee754_sqrt+0x62>
 80055de:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80055e2:	4330      	orrs	r0, r6
 80055e4:	d0f2      	beq.n	80055cc <__ieee754_sqrt+0x30>
 80055e6:	b155      	cbz	r5, 80055fe <__ieee754_sqrt+0x62>
 80055e8:	ee10 2a10 	vmov	r2, s0
 80055ec:	4620      	mov	r0, r4
 80055ee:	4629      	mov	r1, r5
 80055f0:	f7fa fe16 	bl	8000220 <__aeabi_dsub>
 80055f4:	4602      	mov	r2, r0
 80055f6:	460b      	mov	r3, r1
 80055f8:	f7fb f8f4 	bl	80007e4 <__aeabi_ddiv>
 80055fc:	e7e4      	b.n	80055c8 <__ieee754_sqrt+0x2c>
 80055fe:	151b      	asrs	r3, r3, #20
 8005600:	d073      	beq.n	80056ea <__ieee754_sqrt+0x14e>
 8005602:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8005606:	07dd      	lsls	r5, r3, #31
 8005608:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800560c:	bf48      	it	mi
 800560e:	0fc8      	lsrmi	r0, r1, #31
 8005610:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005614:	bf44      	itt	mi
 8005616:	0049      	lslmi	r1, r1, #1
 8005618:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800561c:	2500      	movs	r5, #0
 800561e:	1058      	asrs	r0, r3, #1
 8005620:	0fcb      	lsrs	r3, r1, #31
 8005622:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8005626:	0049      	lsls	r1, r1, #1
 8005628:	2316      	movs	r3, #22
 800562a:	462c      	mov	r4, r5
 800562c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8005630:	19a7      	adds	r7, r4, r6
 8005632:	4297      	cmp	r7, r2
 8005634:	bfde      	ittt	le
 8005636:	19bc      	addle	r4, r7, r6
 8005638:	1bd2      	suble	r2, r2, r7
 800563a:	19ad      	addle	r5, r5, r6
 800563c:	0fcf      	lsrs	r7, r1, #31
 800563e:	3b01      	subs	r3, #1
 8005640:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8005644:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8005648:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800564c:	d1f0      	bne.n	8005630 <__ieee754_sqrt+0x94>
 800564e:	f04f 0c20 	mov.w	ip, #32
 8005652:	469e      	mov	lr, r3
 8005654:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8005658:	42a2      	cmp	r2, r4
 800565a:	eb06 070e 	add.w	r7, r6, lr
 800565e:	dc02      	bgt.n	8005666 <__ieee754_sqrt+0xca>
 8005660:	d112      	bne.n	8005688 <__ieee754_sqrt+0xec>
 8005662:	428f      	cmp	r7, r1
 8005664:	d810      	bhi.n	8005688 <__ieee754_sqrt+0xec>
 8005666:	2f00      	cmp	r7, #0
 8005668:	eb07 0e06 	add.w	lr, r7, r6
 800566c:	da42      	bge.n	80056f4 <__ieee754_sqrt+0x158>
 800566e:	f1be 0f00 	cmp.w	lr, #0
 8005672:	db3f      	blt.n	80056f4 <__ieee754_sqrt+0x158>
 8005674:	f104 0801 	add.w	r8, r4, #1
 8005678:	1b12      	subs	r2, r2, r4
 800567a:	428f      	cmp	r7, r1
 800567c:	bf88      	it	hi
 800567e:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8005682:	1bc9      	subs	r1, r1, r7
 8005684:	4433      	add	r3, r6
 8005686:	4644      	mov	r4, r8
 8005688:	0052      	lsls	r2, r2, #1
 800568a:	f1bc 0c01 	subs.w	ip, ip, #1
 800568e:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8005692:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8005696:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800569a:	d1dd      	bne.n	8005658 <__ieee754_sqrt+0xbc>
 800569c:	430a      	orrs	r2, r1
 800569e:	d006      	beq.n	80056ae <__ieee754_sqrt+0x112>
 80056a0:	1c5c      	adds	r4, r3, #1
 80056a2:	bf13      	iteet	ne
 80056a4:	3301      	addne	r3, #1
 80056a6:	3501      	addeq	r5, #1
 80056a8:	4663      	moveq	r3, ip
 80056aa:	f023 0301 	bicne.w	r3, r3, #1
 80056ae:	106a      	asrs	r2, r5, #1
 80056b0:	085b      	lsrs	r3, r3, #1
 80056b2:	07e9      	lsls	r1, r5, #31
 80056b4:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 80056b8:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 80056bc:	bf48      	it	mi
 80056be:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 80056c2:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 80056c6:	461c      	mov	r4, r3
 80056c8:	e780      	b.n	80055cc <__ieee754_sqrt+0x30>
 80056ca:	0aca      	lsrs	r2, r1, #11
 80056cc:	3815      	subs	r0, #21
 80056ce:	0549      	lsls	r1, r1, #21
 80056d0:	2a00      	cmp	r2, #0
 80056d2:	d0fa      	beq.n	80056ca <__ieee754_sqrt+0x12e>
 80056d4:	02d6      	lsls	r6, r2, #11
 80056d6:	d50a      	bpl.n	80056ee <__ieee754_sqrt+0x152>
 80056d8:	f1c3 0420 	rsb	r4, r3, #32
 80056dc:	fa21 f404 	lsr.w	r4, r1, r4
 80056e0:	1e5d      	subs	r5, r3, #1
 80056e2:	4099      	lsls	r1, r3
 80056e4:	4322      	orrs	r2, r4
 80056e6:	1b43      	subs	r3, r0, r5
 80056e8:	e78b      	b.n	8005602 <__ieee754_sqrt+0x66>
 80056ea:	4618      	mov	r0, r3
 80056ec:	e7f0      	b.n	80056d0 <__ieee754_sqrt+0x134>
 80056ee:	0052      	lsls	r2, r2, #1
 80056f0:	3301      	adds	r3, #1
 80056f2:	e7ef      	b.n	80056d4 <__ieee754_sqrt+0x138>
 80056f4:	46a0      	mov	r8, r4
 80056f6:	e7bf      	b.n	8005678 <__ieee754_sqrt+0xdc>
 80056f8:	7ff00000 	.word	0x7ff00000

080056fc <fabs>:
 80056fc:	ec51 0b10 	vmov	r0, r1, d0
 8005700:	ee10 2a10 	vmov	r2, s0
 8005704:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005708:	ec43 2b10 	vmov	d0, r2, r3
 800570c:	4770      	bx	lr

0800570e <finite>:
 800570e:	ee10 3a90 	vmov	r3, s1
 8005712:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8005716:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800571a:	0fc0      	lsrs	r0, r0, #31
 800571c:	4770      	bx	lr

0800571e <matherr>:
 800571e:	2000      	movs	r0, #0
 8005720:	4770      	bx	lr
 8005722:	0000      	movs	r0, r0
 8005724:	0000      	movs	r0, r0
	...

08005728 <nan>:
 8005728:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8005730 <nan+0x8>
 800572c:	4770      	bx	lr
 800572e:	bf00      	nop
 8005730:	00000000 	.word	0x00000000
 8005734:	7ff80000 	.word	0x7ff80000

08005738 <rint>:
 8005738:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800573a:	ec51 0b10 	vmov	r0, r1, d0
 800573e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8005742:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8005746:	2e13      	cmp	r6, #19
 8005748:	460b      	mov	r3, r1
 800574a:	ee10 4a10 	vmov	r4, s0
 800574e:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8005752:	dc56      	bgt.n	8005802 <rint+0xca>
 8005754:	2e00      	cmp	r6, #0
 8005756:	da2b      	bge.n	80057b0 <rint+0x78>
 8005758:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800575c:	4302      	orrs	r2, r0
 800575e:	d023      	beq.n	80057a8 <rint+0x70>
 8005760:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8005764:	4302      	orrs	r2, r0
 8005766:	4254      	negs	r4, r2
 8005768:	4314      	orrs	r4, r2
 800576a:	0c4b      	lsrs	r3, r1, #17
 800576c:	0b24      	lsrs	r4, r4, #12
 800576e:	045b      	lsls	r3, r3, #17
 8005770:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 8005774:	ea44 0103 	orr.w	r1, r4, r3
 8005778:	460b      	mov	r3, r1
 800577a:	492f      	ldr	r1, [pc, #188]	; (8005838 <rint+0x100>)
 800577c:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8005780:	e9d1 6700 	ldrd	r6, r7, [r1]
 8005784:	4602      	mov	r2, r0
 8005786:	4639      	mov	r1, r7
 8005788:	4630      	mov	r0, r6
 800578a:	f7fa fd4b 	bl	8000224 <__adddf3>
 800578e:	e9cd 0100 	strd	r0, r1, [sp]
 8005792:	463b      	mov	r3, r7
 8005794:	4632      	mov	r2, r6
 8005796:	e9dd 0100 	ldrd	r0, r1, [sp]
 800579a:	f7fa fd41 	bl	8000220 <__aeabi_dsub>
 800579e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80057a2:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 80057a6:	4639      	mov	r1, r7
 80057a8:	ec41 0b10 	vmov	d0, r0, r1
 80057ac:	b003      	add	sp, #12
 80057ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80057b0:	4a22      	ldr	r2, [pc, #136]	; (800583c <rint+0x104>)
 80057b2:	4132      	asrs	r2, r6
 80057b4:	ea01 0702 	and.w	r7, r1, r2
 80057b8:	4307      	orrs	r7, r0
 80057ba:	d0f5      	beq.n	80057a8 <rint+0x70>
 80057bc:	0852      	lsrs	r2, r2, #1
 80057be:	4011      	ands	r1, r2
 80057c0:	430c      	orrs	r4, r1
 80057c2:	d00b      	beq.n	80057dc <rint+0xa4>
 80057c4:	ea23 0202 	bic.w	r2, r3, r2
 80057c8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80057cc:	2e13      	cmp	r6, #19
 80057ce:	fa43 f306 	asr.w	r3, r3, r6
 80057d2:	bf0c      	ite	eq
 80057d4:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 80057d8:	2400      	movne	r4, #0
 80057da:	4313      	orrs	r3, r2
 80057dc:	4916      	ldr	r1, [pc, #88]	; (8005838 <rint+0x100>)
 80057de:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 80057e2:	4622      	mov	r2, r4
 80057e4:	e9d5 4500 	ldrd	r4, r5, [r5]
 80057e8:	4620      	mov	r0, r4
 80057ea:	4629      	mov	r1, r5
 80057ec:	f7fa fd1a 	bl	8000224 <__adddf3>
 80057f0:	e9cd 0100 	strd	r0, r1, [sp]
 80057f4:	4622      	mov	r2, r4
 80057f6:	462b      	mov	r3, r5
 80057f8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80057fc:	f7fa fd10 	bl	8000220 <__aeabi_dsub>
 8005800:	e7d2      	b.n	80057a8 <rint+0x70>
 8005802:	2e33      	cmp	r6, #51	; 0x33
 8005804:	dd07      	ble.n	8005816 <rint+0xde>
 8005806:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800580a:	d1cd      	bne.n	80057a8 <rint+0x70>
 800580c:	ee10 2a10 	vmov	r2, s0
 8005810:	f7fa fd08 	bl	8000224 <__adddf3>
 8005814:	e7c8      	b.n	80057a8 <rint+0x70>
 8005816:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 800581a:	f04f 32ff 	mov.w	r2, #4294967295
 800581e:	40f2      	lsrs	r2, r6
 8005820:	4210      	tst	r0, r2
 8005822:	d0c1      	beq.n	80057a8 <rint+0x70>
 8005824:	0852      	lsrs	r2, r2, #1
 8005826:	4210      	tst	r0, r2
 8005828:	bf1f      	itttt	ne
 800582a:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 800582e:	ea20 0202 	bicne.w	r2, r0, r2
 8005832:	4134      	asrne	r4, r6
 8005834:	4314      	orrne	r4, r2
 8005836:	e7d1      	b.n	80057dc <rint+0xa4>
 8005838:	080059b0 	.word	0x080059b0
 800583c:	000fffff 	.word	0x000fffff

08005840 <scalbn>:
 8005840:	b570      	push	{r4, r5, r6, lr}
 8005842:	ec55 4b10 	vmov	r4, r5, d0
 8005846:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800584a:	4606      	mov	r6, r0
 800584c:	462b      	mov	r3, r5
 800584e:	b9aa      	cbnz	r2, 800587c <scalbn+0x3c>
 8005850:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8005854:	4323      	orrs	r3, r4
 8005856:	d03b      	beq.n	80058d0 <scalbn+0x90>
 8005858:	4b31      	ldr	r3, [pc, #196]	; (8005920 <scalbn+0xe0>)
 800585a:	4629      	mov	r1, r5
 800585c:	2200      	movs	r2, #0
 800585e:	ee10 0a10 	vmov	r0, s0
 8005862:	f7fa fe95 	bl	8000590 <__aeabi_dmul>
 8005866:	4b2f      	ldr	r3, [pc, #188]	; (8005924 <scalbn+0xe4>)
 8005868:	429e      	cmp	r6, r3
 800586a:	4604      	mov	r4, r0
 800586c:	460d      	mov	r5, r1
 800586e:	da12      	bge.n	8005896 <scalbn+0x56>
 8005870:	a327      	add	r3, pc, #156	; (adr r3, 8005910 <scalbn+0xd0>)
 8005872:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005876:	f7fa fe8b 	bl	8000590 <__aeabi_dmul>
 800587a:	e009      	b.n	8005890 <scalbn+0x50>
 800587c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8005880:	428a      	cmp	r2, r1
 8005882:	d10c      	bne.n	800589e <scalbn+0x5e>
 8005884:	ee10 2a10 	vmov	r2, s0
 8005888:	4620      	mov	r0, r4
 800588a:	4629      	mov	r1, r5
 800588c:	f7fa fcca 	bl	8000224 <__adddf3>
 8005890:	4604      	mov	r4, r0
 8005892:	460d      	mov	r5, r1
 8005894:	e01c      	b.n	80058d0 <scalbn+0x90>
 8005896:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800589a:	460b      	mov	r3, r1
 800589c:	3a36      	subs	r2, #54	; 0x36
 800589e:	4432      	add	r2, r6
 80058a0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80058a4:	428a      	cmp	r2, r1
 80058a6:	dd0b      	ble.n	80058c0 <scalbn+0x80>
 80058a8:	ec45 4b11 	vmov	d1, r4, r5
 80058ac:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8005918 <scalbn+0xd8>
 80058b0:	f000 f83c 	bl	800592c <copysign>
 80058b4:	a318      	add	r3, pc, #96	; (adr r3, 8005918 <scalbn+0xd8>)
 80058b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058ba:	ec51 0b10 	vmov	r0, r1, d0
 80058be:	e7da      	b.n	8005876 <scalbn+0x36>
 80058c0:	2a00      	cmp	r2, #0
 80058c2:	dd08      	ble.n	80058d6 <scalbn+0x96>
 80058c4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80058c8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80058cc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80058d0:	ec45 4b10 	vmov	d0, r4, r5
 80058d4:	bd70      	pop	{r4, r5, r6, pc}
 80058d6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80058da:	da0d      	bge.n	80058f8 <scalbn+0xb8>
 80058dc:	f24c 3350 	movw	r3, #50000	; 0xc350
 80058e0:	429e      	cmp	r6, r3
 80058e2:	ec45 4b11 	vmov	d1, r4, r5
 80058e6:	dce1      	bgt.n	80058ac <scalbn+0x6c>
 80058e8:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8005910 <scalbn+0xd0>
 80058ec:	f000 f81e 	bl	800592c <copysign>
 80058f0:	a307      	add	r3, pc, #28	; (adr r3, 8005910 <scalbn+0xd0>)
 80058f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058f6:	e7e0      	b.n	80058ba <scalbn+0x7a>
 80058f8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80058fc:	3236      	adds	r2, #54	; 0x36
 80058fe:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005902:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005906:	4620      	mov	r0, r4
 8005908:	4629      	mov	r1, r5
 800590a:	2200      	movs	r2, #0
 800590c:	4b06      	ldr	r3, [pc, #24]	; (8005928 <scalbn+0xe8>)
 800590e:	e7b2      	b.n	8005876 <scalbn+0x36>
 8005910:	c2f8f359 	.word	0xc2f8f359
 8005914:	01a56e1f 	.word	0x01a56e1f
 8005918:	8800759c 	.word	0x8800759c
 800591c:	7e37e43c 	.word	0x7e37e43c
 8005920:	43500000 	.word	0x43500000
 8005924:	ffff3cb0 	.word	0xffff3cb0
 8005928:	3c900000 	.word	0x3c900000

0800592c <copysign>:
 800592c:	ec51 0b10 	vmov	r0, r1, d0
 8005930:	ee11 0a90 	vmov	r0, s3
 8005934:	ee10 2a10 	vmov	r2, s0
 8005938:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800593c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8005940:	ea41 0300 	orr.w	r3, r1, r0
 8005944:	ec43 2b10 	vmov	d0, r2, r3
 8005948:	4770      	bx	lr
	...

0800594c <_init>:
 800594c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800594e:	bf00      	nop
 8005950:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005952:	bc08      	pop	{r3}
 8005954:	469e      	mov	lr, r3
 8005956:	4770      	bx	lr

08005958 <_fini>:
 8005958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800595a:	bf00      	nop
 800595c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800595e:	bc08      	pop	{r3}
 8005960:	469e      	mov	lr, r3
 8005962:	4770      	bx	lr
