
*** Running vivado
    with args -log mpy18x18.vds -m64 -mode batch -messageDb vivado.pb -notrace -source mpy18x18.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source mpy18x18.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'mpy18x18' generated file not found 'c:/modem/vivado/xc7k160t-IP/mpy18x18/mpy18x18.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mpy18x18' generated file not found 'c:/modem/vivado/xc7k160t-IP/mpy18x18/mpy18x18_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mpy18x18' generated file not found 'c:/modem/vivado/xc7k160t-IP/mpy18x18/mpy18x18_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mpy18x18' generated file not found 'c:/modem/vivado/xc7k160t-IP/mpy18x18/mpy18x18_funcsim.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mpy18x18' generated file not found 'c:/modem/vivado/xc7k160t-IP/mpy18x18/mpy18x18_funcsim.vhdl'. Please regenerate to continue.
Command: synth_design -top mpy18x18 -part xc7k160tfbg676-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 253.133 ; gain = 76.938
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mpy18x18' [c:/modem/vivado/xc7k160t-IP/mpy18x18/synth/mpy18x18.vhd:69]
INFO: [Synth 8-3491] module 'mult_gen_v12_0' declared at 'c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0.vhd:106' bound to instance 'U0' of component 'mult_gen_v12_0' [c:/modem/vivado/xc7k160t-IP/mpy18x18/synth/mpy18x18.vhd:118]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0' [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0.vhd:145]
INFO: [Synth 8-3491] module 'mult_gen_v12_0_viv' declared at 'c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:20740' bound to instance 'i_mult' of component 'mult_gen_v12_0_viv' [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0.vhd:151]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_viv' [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:20789]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:852]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:853]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:860]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:874]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:881]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:891]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:900]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:922]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:929]
INFO: [Synth 8-638] synthesizing module 'hybrid' [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:12716]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:12747]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1536]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1544]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1604]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1612]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1632]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1633]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1638]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1682]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1684]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1751]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1753]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1783]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1823]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1866]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1867]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1868]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1869]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1922]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:13267]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:13269]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:13270]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:13274]
INFO: [Synth 8-638] synthesizing module 'op_resize' [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-256] done synthesizing module 'op_resize' (1#1) [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-638] synthesizing module 'dsp' [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:9905]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1364]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1456]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1457]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1459]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1460]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1474]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1475]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1477]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1478]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1389]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1390]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1440]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1456]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1457]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1459]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1460]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1474]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1475]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1477]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1478]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:8882]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:8903]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized0' [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized0' (1#1) [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "yes" *) [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:10389]
INFO: [Synth 8-638] synthesizing module 'delay_line' [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line' (2#1) [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'dsp' (3#1) [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:9905]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized0' [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized0' (3#1) [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'hybrid' (4#1) [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:12716]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_viv' (5#1) [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:20789]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0' (6#1) [c:/modem/vivado/xc7k160t-IP/mpy18x18/mult_gen_v12_0/hdl/mult_gen_v12_0.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'mpy18x18' (7#1) [c:/modem/vivado/xc7k160t-IP/mpy18x18/synth/mpy18x18.vhd:69]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 297.141 ; gain = 120.945
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 297.141 ; gain = 120.945
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tfbg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/modem/vivado/xc7k160t-IP/mpy18x18/mpy18x18_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/modem/vivado/xc7k160t-IP/mpy18x18/mpy18x18_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/modem/vivado/xc7k160t-IP/managed_ip_project/managed_ip_project.runs/mpy18x18_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/modem/vivado/xc7k160t-IP/managed_ip_project/managed_ip_project.runs/mpy18x18_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 607.344 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 607.344 ; gain = 431.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 607.344 ; gain = 431.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/modem/vivado/xc7k160t-IP/managed_ip_project/managed_ip_project.runs/mpy18x18_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 607.344 ; gain = 431.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 607.344 ; gain = 431.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 607.344 ; gain = 431.148
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 607.344 ; gain = 431.148
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 607.344 ; gain = 431.148

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 607.344 ; gain = 431.148
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 607.344 ; gain = 431.148

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 607.344 ; gain = 431.148
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 607.344 ; gain = 431.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 607.344 ; gain = 431.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 607.344 ; gain = 431.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 607.344 ; gain = 431.148
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 607.344 ; gain = 431.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 607.344 ; gain = 431.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 607.344 ; gain = 431.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 607.344 ; gain = 431.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 607.344 ; gain = 431.148
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 607.344 ; gain = 91.844
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 607.344 ; gain = 431.148
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/modem/vivado/xc7k160t-IP/mpy18x18/mpy18x18_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/modem/vivado/xc7k160t-IP/mpy18x18/mpy18x18_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 607.344 ; gain = 402.047
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 607.344 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 25 17:48:45 2015...
