-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\AN_Simulink_Model_v1\MATLAB_Function1.vhd
-- Created: 2020-04-16 16:05:25
-- 
-- Generated by MATLAB 9.7 and HDL Coder 3.15
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: MATLAB_Function1
-- Source Path: AN_Simulink_Model_v1/Auditory Nerve Model/CP Wideband Gammatone Filter/MATLAB Function1
-- Hierarchy Level: 2
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY MATLAB_Function1 IS
  PORT( phase                             :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        delta_phase                       :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        wbphase                           :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
        );
END MATLAB_Function1;


ARCHITECTURE rtl OF MATLAB_Function1 IS

  ATTRIBUTE multstyle : string;

  -- Component Declarations
  COMPONENT nfp_sub_single
    PORT( nfp_in1                         :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          nfp_in2                         :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          nfp_out                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  COMPONENT nfp_relop_single_block
    PORT( nfp_in1                         :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          nfp_in2                         :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          nfp_out1                        :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT nfp_add_single
    PORT( nfp_in1                         :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          nfp_in2                         :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          nfp_out                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : nfp_sub_single
    USE ENTITY work.nfp_sub_single(rtl);

  FOR ALL : nfp_relop_single_block
    USE ENTITY work.nfp_relop_single_block(rtl);

  FOR ALL : nfp_add_single
    USE ENTITY work.nfp_add_single(rtl);

  -- Signals
  SIGNAL const_expression                 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL out0                             : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL out0_1                           : std_logic;
  SIGNAL const_expression_1               : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL phase_1                          : std_logic_vector(31 DOWNTO 0);  -- ufix32

BEGIN
  u_nfp_sub_comp : nfp_sub_single
    PORT MAP( nfp_in1 => const_expression,  -- single
              nfp_in2 => delta_phase,  -- single
              nfp_out => out0  -- single
              );

  u_nfp_relop_comp : nfp_relop_single_block
    PORT MAP( nfp_in1 => phase,  -- single
              nfp_in2 => out0,  -- single
              nfp_out1 => out0_1
              );

  u_nfp_add_comp : nfp_add_single
    PORT MAP( nfp_in1 => phase,  -- single
              nfp_in2 => const_expression_1,  -- single
              nfp_out => phase_1  -- single
              );

  const_expression <= X"c0c90fdb";

  const_expression_1 <= X"40c90fdb";

  
  wbphase <= phase WHEN out0_1 = '0' ELSE
      phase_1;

END rtl;

