Information: Scenario funccts_wst either not exists or is inactive. report_qor will skip it. (UID-1059)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst funccts_wst
Version: N-2017.09
Date   : Thu Nov 19 07:36:30 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:            13.0000
  Critical Path Length:        6.1534
  Critical Path Slack:         3.9724
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             5.0000
  Critical Path Length:        2.9208
  Critical Path Slack:         6.9192
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        4.1323
  Critical Path Slack:         5.5677
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            14.0000
  Critical Path Length:        5.9531
  Critical Path Slack:         4.1832
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             9.0000
  Critical Path Length:        2.5139
  Critical Path Slack:         7.0495
  Critical Path Clk Period:   21.6000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:             2.0000
  Critical Path Length:        0.8552
  Critical Path Slack:        -0.8552
  Critical Path Clk Period:       n/a
  Total Negative Slack:    -1319.7477
  No. of Violating Paths:   4927.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        284
  Hierarchical Port Count:       6505
  Leaf Cell Count:              27086
  Buf/Inv Cell Count:            3978
  Buf Cell Count:                  71
  Inv Cell Count:                3907
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     21699
  Sequential Cell Count:         5387
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      50118.0143
  Noncombinational Area:   37212.0014
  Buf/Inv Area:             3325.3405
  Total Buffer Area:         104.6665
  Total Inverter Area:      3220.6740
  Macro/Black Box Area:        0.0000
  Net Area:                  823.2107
  Net XLength        :    624088.2500
  Net YLength        :    568420.5625
  -----------------------------------
  Cell Area:               87330.0157
  Design Area:             88153.2263
  Net Length        :    1192508.7500


  Design Rules
  -----------------------------------
  Total Number of Nets:         29657
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:             64.2202
  -----------------------------------------
  Overall Compile Time:             64.8101
  Overall Compile Wall Clock Time:  65.0159

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.8552  TNS: 1319.7477  Number of Violating Paths: 4927
  Design  WNS: 0.8552  TNS: 1319.7477  Number of Violating Paths: 4927


  Scenario: func1_wst  (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0
  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
