diff -Naur org/arch/arm/mach-exynos/cpu-exynos4.c ths/arch/arm/mach-exynos/cpu-exynos4.c
--- org/arch/arm/mach-exynos/cpu-exynos4.c	2013-07-05 08:28:14.000000000 +0200
+++ ths/arch/arm/mach-exynos/cpu-exynos4.c	2013-07-08 15:16:04.000000000 +0200
@@ -8,6 +8,9 @@
  * published by the Free Software Foundation.
 */
 
+#include <linux/kernel.h>
+#include <linux/module.h>
+
 #include <linux/sched.h>
 #include <linux/sysdev.h>
 #include <linux/delay.h>
@@ -26,7 +29,15 @@
 #include <plat/exynos4.h>
 #include <plat/sdhci.h>
 #include <plat/mshci.h>
+#include <plat/mshci.h>
+
+#if defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC) || defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC_MODULE)
+#include <media/s5p_fimc.h>
 #include <plat/fimc-core.h>
+#elif defined(CONFIG_VIDEO_FIMC) || defined(CONFIG_VIDEO_FIMC_MODULE)
+#include <plat/fimc.h>
+#endif
+
 #include <plat/adc-core.h>
 #include <plat/pm.h>
 #include <plat/iic-core.h>
@@ -41,6 +52,8 @@
 
 unsigned int gic_bank_offset __read_mostly;
 
+extern void s3c_fimc_setname(int , char *);
+
 extern int combiner_init(unsigned int combiner_nr, void __iomem *base,
 			 unsigned int irq_start);
 extern void combiner_cascade_irq(unsigned int combiner_nr, unsigned int irq);
diff -Naur org/arch/arm/mach-exynos/mach-odroid-q.c ths/arch/arm/mach-exynos/mach-odroid-q.c
--- org/arch/arm/mach-exynos/mach-odroid-q.c	2013-07-05 08:28:14.000000000 +0200
+++ ths/arch/arm/mach-exynos/mach-odroid-q.c	2013-07-10 18:22:13.000000000 +0200
@@ -54,12 +54,16 @@
 #include <plat/ehci.h>
 #include <plat/usbgadget.h>
 #include <plat/s3c64xx-spi.h>
-#if defined(CONFIG_VIDEO_FIMC)
+
+#if defined(CONFIG_VIDEO_FIMC) || defined(CONFIG_VIDEO_FIMC_MODULE)
 #include <plat/fimc.h>
-#elif defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC)
-#include <plat/fimc-core.h>
+#endif
+
+#if defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC) || defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC_MODULE)
 #include <media/s5p_fimc.h>
+#include <plat/fimc-core.h>
 #endif
+
 #if defined(CONFIG_VIDEO_FIMC_MIPI)
 #include <plat/csis.h>
 #elif defined(CONFIG_VIDEO_S5P_MIPI_CSIS)
@@ -74,6 +78,7 @@
 #include <plat/s5p-mfc.h>
 #endif
 #include <media/s5k4ecgx_platform.h>
+#include <media/dohofpga_platform.h>
 #include <media/exynos_flite.h>
 #include <media/exynos_fimc_is.h>
 #include <video/platform_lcd.h>
@@ -255,6 +260,88 @@
 };
 #endif
 
+/* dohofpga3 */
+#ifdef CONFIG_VIDEO_DOHOFPGA 
+
+static int doho_odroidq_cam0_reset(int dummy)
+{
+	int err;
+	/* Camera A */
+	err = gpio_request(EXYNOS4_GPX2(7), "GPX2"); //reset
+	if (err)
+		printk(KERN_ERR "#### failed to request GPX1_2 ####\n");
+
+	err = gpio_request(EXYNOS4212_GPJ1(4), "GPJ1"); //stnby
+	if (err)
+		printk(KERN_ERR "#### failed to request GPJ1_4 ####\n");
+
+	s3c_gpio_setpull(EXYNOS4_GPX2(7), S3C_GPIO_PULL_NONE);
+	s3c_gpio_setpull(EXYNOS4212_GPJ1(4), S3C_GPIO_PULL_NONE);
+
+	gpio_direction_output(EXYNOS4212_GPJ1(4), 1);
+	gpio_direction_output(EXYNOS4_GPX2(7), 0);
+	msleep(50);
+	gpio_direction_output(EXYNOS4_GPX2(7), 1);
+	msleep(100);
+	gpio_direction_output(EXYNOS4212_GPJ1(4), 0);
+	
+	gpio_free(EXYNOS4_GPX2(7));
+	gpio_free(EXYNOS4212_GPJ1(4));
+	
+	printk("Cam0 Reset\n");
+	return 0;
+}
+
+static struct dohofpga_platform_data dohofpga_plat = {
+	.default_width = 1920,
+	.default_height = 1080,
+	.pixelformat = V4L2_PIX_FMT_UYVY,//V4L2_PIX_FMT_GREY,//
+	.freq = 50000000,//24000000,
+	.is_mipi = 0,
+};
+static struct i2c_board_info dohofpga_i2c_info = {
+	I2C_BOARD_INFO("DOHOFPGA", 0x7a>>1),
+	.platform_data = &dohofpga_plat,
+};
+
+static struct s3c_platform_camera dohofpga = {
+
+	.id		= CAMERA_PAR_A,
+	.clk_name	= "sclk_cam0",
+	.cam_power	= doho_odroidq_cam0_reset,
+	.i2c_busnum = 5,
+	.type		= CAM_TYPE_ITU,
+	.fmt		= ITU_601_YCBCR422_8BIT,
+	.order422	= CAM_ORDER422_8BIT_CBYCRY,
+	.info		= &dohofpga_i2c_info,
+	.pixelformat	= V4L2_PIX_FMT_UYVY,//
+	.srclk_name	= "xusbxti",
+
+	.clk_rate	= 50000000,//24000000,
+	.line_length	= 1920,
+	.width		= 640,
+	.height		= 480,
+	.window		= {
+		.left	= 0,
+		.top	= 0,
+		.width	= 640,
+		.height	= 480,
+	},
+
+	.mipi_lanes	= 2,
+	.mipi_settle	= 12,
+	.mipi_align	= 24,
+
+	/* Polarity */
+	.inv_pclk	= 1,
+	.inv_vsync	= 1,
+	.inv_href	= 0,
+	.inv_hsync	= 0,
+	.use_isp	= 0,
+	.initialized	= 0,
+};
+#endif
+
 /* hardkernel s5k4ecgx */
 #ifdef CONFIG_VIDEO_S5K4ECGX
 static int s5k4ecgx_power(int enable)
@@ -1328,17 +1415,16 @@
 	&s5p_device_mixer,
 	&s5p_device_cec,
 #endif
-#if defined(CONFIG_VIDEO_FIMC)
-	&s3c_device_fimc0,
-	&s3c_device_fimc1,
-	&s3c_device_fimc2,
-	&s3c_device_fimc3,
-/* CONFIG_VIDEO_SAMSUNG_S5P_FIMC is the feature for mainline */
-#elif defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC)
+#if defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC) || defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC_MODULE)
 	&s5p_device_fimc0,
 	&s5p_device_fimc1,
 	&s5p_device_fimc2,
 	&s5p_device_fimc3,
+#elif defined(CONFIG_VIDEO_FIMC) || defined(CONFIG_VIDEO_FIMC_MODULE)
+	&s3c_device_fimc0,
+	&s3c_device_fimc1,
+	&s3c_device_fimc2,
+	&s3c_device_fimc3,
 #endif
 #if defined(CONFIG_VIDEO_FIMC_MIPI)
 	&s3c_device_csis0,
@@ -1802,16 +1888,16 @@
 	sysmmu_set_owner(&SYSMMU_PLATDEV(mfc_l).dev, &s5p_device_mfc.dev);
 	sysmmu_set_owner(&SYSMMU_PLATDEV(mfc_r).dev, &s5p_device_mfc.dev);
 #endif
-#if defined(CONFIG_VIDEO_FIMC)
-	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc0).dev, &s3c_device_fimc0.dev);
-	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc1).dev, &s3c_device_fimc1.dev);
-	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc2).dev, &s3c_device_fimc2.dev);
-	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc3).dev, &s3c_device_fimc3.dev);
-#elif defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC)
+#if defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC) || defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC_MODULE)
 	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc0).dev, &s5p_device_fimc0.dev);
 	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc1).dev, &s5p_device_fimc1.dev);
 	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc2).dev, &s5p_device_fimc2.dev);
 	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc3).dev, &s5p_device_fimc3.dev);
+#elif defined(CONFIG_VIDEO_FIMC) || defined(CONFIG_VIDEO_FIMC_MODULE)
+	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc0).dev, &s3c_device_fimc0.dev);
+	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc1).dev, &s3c_device_fimc1.dev);
+	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc2).dev, &s3c_device_fimc2.dev);
+	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc3).dev, &s3c_device_fimc3.dev);
 #endif
 #ifdef CONFIG_VIDEO_EXYNOS_TV
 	sysmmu_set_owner(&SYSMMU_PLATDEV(tv).dev, &s5p_device_mixer.dev);
@@ -2069,9 +2155,12 @@
 #ifdef CONFIG_EXYNOS_THERMAL
 	exynos_tmu_set_platdata(&exynos_tmu_data);
 #endif
-#ifdef CONFIG_VIDEO_FIMC
+
+#if defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC) || defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC_MODULE)
+#warning expect problems here
+#elif defined(CONFIG_VIDEO_FIMC) || defined(CONFIG_VIDEO_FIMC_MODULE)
 	s3c_fimc0_set_platdata(&fimc_plat);
-	s3c_fimc1_set_platdata(&fimc_plat);
+	s3c_fimc1_set_platdata(NULL);
 	s3c_fimc2_set_platdata(&fimc_plat);
 	s3c_fimc3_set_platdata(NULL);
 #ifdef CONFIG_EXYNOS_DEV_PD
@@ -2083,6 +2172,7 @@
 	secmem.parent = &exynos4_device_pd[PD_CAM].dev;
 #endif
 #endif
+
 #ifdef CONFIG_VIDEO_FIMC_MIPI
 	s3c_csis0_set_platdata(NULL);
 	s3c_csis1_set_platdata(NULL);
@@ -2091,7 +2181,8 @@
 	s3c_device_csis1.dev.parent = &exynos4_device_pd[PD_CAM].dev;
 #endif
 #endif
-#endif /* CONFIG_VIDEO_FIMC */
+#endif /* if defined(ONFIG_VIDEO_SAMSUNG_S5P_FIMC) */
+
 
 #ifdef CONFIG_VIDEO_SAMSUNG_S5P_FIMC
 	smdk4x12_camera_config();
diff -Naur org/arch/arm/mach-exynos/mach-odroid-u.c ths/arch/arm/mach-exynos/mach-odroid-u.c
--- org/arch/arm/mach-exynos/mach-odroid-u.c	2013-07-05 08:28:14.000000000 +0200
+++ ths/arch/arm/mach-exynos/mach-odroid-u.c	2013-07-10 18:21:06.000000000 +0200
@@ -55,12 +55,15 @@
 #include <plat/usbgadget.h>
 #include <plat/s3c64xx-spi.h>
 
-#if defined(CONFIG_VIDEO_FIMC)
+#if defined(CONFIG_VIDEO_FIMC) || defined(CONFIG_VIDEO_FIMC_MODULE)
 #include <plat/fimc.h>
-#elif defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC)
-#include <plat/fimc-core.h>
+#endif
+
+#if defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC) || defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC_MODULE)
 #include <media/s5p_fimc.h>
+#include <plat/fimc-core.h>
 #endif
+
 #if defined(CONFIG_VIDEO_FIMC_MIPI)
 #include <plat/csis.h>
 #elif defined(CONFIG_VIDEO_S5P_MIPI_CSIS)
@@ -76,6 +79,7 @@
 #include <plat/s5p-mfc.h>
 #endif
 #include <media/s5k4ecgx_platform.h>
+#include <media/dohofpga_platform.h>
 #include <media/exynos_flite.h>
 #include <media/exynos_fimc_is.h>
 #include <video/platform_lcd.h>
@@ -173,6 +177,89 @@
 #define WRITEBACK_ENABLED
 
 #ifdef CONFIG_VIDEO_FIMC
+
+/* dohofpga3 */
+#ifdef CONFIG_VIDEO_DOHOFPGA 
+
+static int doho_odroidq_cam0_reset(int dummy)
+{
+	int err;
+	/* Camera A */
+	err = gpio_request(EXYNOS4_GPX2(7), "GPX2"); //reset
+	if (err)
+		printk(KERN_ERR "#### failed to request GPX1_2 ####\n");
+
+	err = gpio_request(EXYNOS4212_GPJ1(4), "GPJ1"); //stnby
+	if (err)
+		printk(KERN_ERR "#### failed to request GPJ1_4 ####\n");
+
+	s3c_gpio_setpull(EXYNOS4_GPX2(7), S3C_GPIO_PULL_NONE);
+	s3c_gpio_setpull(EXYNOS4212_GPJ1(4), S3C_GPIO_PULL_NONE);
+
+	gpio_direction_output(EXYNOS4212_GPJ1(4), 1);
+	gpio_direction_output(EXYNOS4_GPX2(7), 0);
+	msleep(50);
+	gpio_direction_output(EXYNOS4_GPX2(7), 1);
+	msleep(100);
+	gpio_direction_output(EXYNOS4212_GPJ1(4), 0);
+	
+	gpio_free(EXYNOS4_GPX2(7));
+	gpio_free(EXYNOS4212_GPJ1(4));
+	
+	printk("Cam0 Reset\n");
+	return 0;
+}
+
+static struct dohofpga_platform_data dohofpga_plat = {
+	.default_width = 1920,
+	.default_height = 1080,
+	.pixelformat = V4L2_PIX_FMT_UYVY,//V4L2_PIX_FMT_GREY,//
+	.freq = 50000000,//24000000,
+	.is_mipi = 0,
+};
+static struct i2c_board_info dohofpga_i2c_info = {
+	I2C_BOARD_INFO("DOHOFPGA", 0x7a>>1),
+	.platform_data = &dohofpga_plat,
+};
+
+static struct s3c_platform_camera dohofpga = {
+
+	.id		= CAMERA_PAR_A,
+	.clk_name	= "sclk_cam0",
+	.cam_power	= doho_odroidq_cam0_reset,
+	.i2c_busnum = 5,
+	.type		= CAM_TYPE_ITU,
+	.fmt		= ITU_601_YCBCR422_8BIT,
+	.order422	= CAM_ORDER422_8BIT_CBYCRY,
+	.info		= &dohofpga_i2c_info,
+	.pixelformat	= V4L2_PIX_FMT_UYVY,//
+	.srclk_name	= "xusbxti",
+
+	.clk_rate	= 50000000,//24000000,
+	.line_length	= 1920,
+	.width		= 640,
+	.height		= 480,
+	.window		= {
+		.left	= 0,
+		.top	= 0,
+		.width	= 640,
+		.height	= 480,
+	},
+
+	.mipi_lanes	= 2,
+	.mipi_settle	= 12,
+	.mipi_align	= 24,
+
+	/* Polarity */
+	.inv_pclk	= 1,
+	.inv_vsync	= 1,
+	.inv_href	= 0,
+	.inv_hsync	= 0,
+	.use_isp	= 0,
+	.initialized	= 0,
+};
+#endif
+
 /* hardkernel s5k4ecgx */
 #ifdef CONFIG_VIDEO_S5K4ECGX
 static int s5k4ecgx_power(int enable)
@@ -1085,17 +1172,16 @@
 	&s5p_device_mixer,
 	&s5p_device_cec,
 #endif
-#if defined(CONFIG_VIDEO_FIMC)
-	&s3c_device_fimc0,
-	&s3c_device_fimc1,
-	&s3c_device_fimc2,
-	&s3c_device_fimc3,
-/* CONFIG_VIDEO_SAMSUNG_S5P_FIMC is the feature for mainline */
-#elif defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC)
+#if defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC) || defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC_MODULE)
 	&s5p_device_fimc0,
 	&s5p_device_fimc1,
 	&s5p_device_fimc2,
 	&s5p_device_fimc3,
+#elif defined(CONFIG_VIDEO_FIMC) || defined(CONFIG_VIDEO_FIMC_MODULE)
+	&s3c_device_fimc0,
+	&s3c_device_fimc1,
+	&s3c_device_fimc2,
+	&s3c_device_fimc3,
 #endif
 #if defined(CONFIG_VIDEO_FIMC_MIPI)
 	&s3c_device_csis0,
@@ -1563,16 +1649,16 @@
 	sysmmu_set_owner(&SYSMMU_PLATDEV(mfc_l).dev, &s5p_device_mfc.dev);
 	sysmmu_set_owner(&SYSMMU_PLATDEV(mfc_r).dev, &s5p_device_mfc.dev);
 #endif
-#if defined(CONFIG_VIDEO_FIMC)
-	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc0).dev, &s3c_device_fimc0.dev);
-	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc1).dev, &s3c_device_fimc1.dev);
-	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc2).dev, &s3c_device_fimc2.dev);
-	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc3).dev, &s3c_device_fimc3.dev);
-#elif defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC)
+#if defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC) || defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC_MODULE)
 	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc0).dev, &s5p_device_fimc0.dev);
 	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc1).dev, &s5p_device_fimc1.dev);
 	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc2).dev, &s5p_device_fimc2.dev);
 	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc3).dev, &s5p_device_fimc3.dev);
+#elif defined(CONFIG_VIDEO_FIMC) || defined(CONFIG_VIDEO_FIMC_MODULE)
+	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc0).dev, &s3c_device_fimc0.dev);
+	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc1).dev, &s3c_device_fimc1.dev);
+	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc2).dev, &s3c_device_fimc2.dev);
+	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc3).dev, &s3c_device_fimc3.dev);
 #endif
 #ifdef CONFIG_VIDEO_EXYNOS_TV
 	sysmmu_set_owner(&SYSMMU_PLATDEV(tv).dev, &s5p_device_mixer.dev);
@@ -1839,9 +1925,12 @@
 #ifdef CONFIG_EXYNOS_THERMAL
 	exynos_tmu_set_platdata(&exynos_tmu_data);
 #endif
-#ifdef CONFIG_VIDEO_FIMC
+
+#if defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC) || defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC_MODULE)
+#warning expect problems here
+#elif defined(CONFIG_VIDEO_FIMC) || defined(CONFIG_VIDEO_FIMC_MODULE)
 	s3c_fimc0_set_platdata(&fimc_plat);
-	s3c_fimc1_set_platdata(&fimc_plat);
+	s3c_fimc1_set_platdata(NULL);
 	s3c_fimc2_set_platdata(&fimc_plat);
 	s3c_fimc3_set_platdata(NULL);
 #ifdef CONFIG_EXYNOS_DEV_PD
@@ -1853,6 +1942,7 @@
 	secmem.parent = &exynos4_device_pd[PD_CAM].dev;
 #endif
 #endif
+
 #ifdef CONFIG_VIDEO_FIMC_MIPI
 	s3c_csis0_set_platdata(NULL);
 	s3c_csis1_set_platdata(NULL);
@@ -1861,7 +1951,7 @@
 	s3c_device_csis1.dev.parent = &exynos4_device_pd[PD_CAM].dev;
 #endif
 #endif
-#endif /* CONFIG_VIDEO_FIMC */
+#endif /* if defined(ONFIG_VIDEO_SAMSUNG_S5P_FIMC) */
 
 #ifdef CONFIG_VIDEO_SAMSUNG_S5P_FIMC
 	smdk4x12_camera_config();
diff -Naur org/arch/arm/mach-exynos/mach-odroid-x.c ths/arch/arm/mach-exynos/mach-odroid-x.c
--- org/arch/arm/mach-exynos/mach-odroid-x.c	2013-07-05 08:28:14.000000000 +0200
+++ ths/arch/arm/mach-exynos/mach-odroid-x.c	2013-07-10 18:20:38.000000000 +0200
@@ -55,12 +55,16 @@
 #include <plat/usbgadget.h>
 #include <plat/s3c64xx-spi.h>
 
-#if defined(CONFIG_VIDEO_FIMC)
+
+#if defined(CONFIG_VIDEO_FIMC) || defined(CONFIG_VIDEO_FIMC_MODULE)
 #include <plat/fimc.h>
-#elif defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC)
-#include <plat/fimc-core.h>
+#endif
+
+#if defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC) || defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC_MODULE)
 #include <media/s5p_fimc.h>
+#include <plat/fimc-core.h>
 #endif
+
 #if defined(CONFIG_VIDEO_FIMC_MIPI)
 #include <plat/csis.h>
 #elif defined(CONFIG_VIDEO_S5P_MIPI_CSIS)
@@ -76,6 +80,7 @@
 #include <plat/s5p-mfc.h>
 #endif
 #include <media/s5k4ecgx_platform.h>
+#include <media/dohofpga_platform.h>
 #include <media/exynos_flite.h>
 #include <media/exynos_fimc_is.h>
 #include <video/platform_lcd.h>
@@ -103,11 +108,6 @@
 #include <plat/fimg2d.h>
 #include <mach/dev-sysmmu.h>
 
-#ifdef CONFIG_VIDEO_SAMSUNG_S5P_FIMC
-#include <plat/fimc-core.h>
-#include <media/s5p_fimc.h>
-#endif
-
 #ifdef CONFIG_VIDEO_JPEG_V2X
 #include <plat/jpeg.h>
 #endif
@@ -173,6 +173,89 @@
 #define WRITEBACK_ENABLED
 
 #ifdef CONFIG_VIDEO_FIMC
+
+/* dohofpga3 */
+#ifdef CONFIG_VIDEO_DOHOFPGA 
+
+static int doho_odroidq_cam0_reset(int dummy)
+{
+	int err;
+	/* Camera A */
+	err = gpio_request(EXYNOS4_GPX2(7), "GPX2"); //reset
+	if (err)
+		printk(KERN_ERR "#### failed to request GPX1_2 ####\n");
+
+	err = gpio_request(EXYNOS4212_GPJ1(4), "GPJ1"); //stnby
+	if (err)
+		printk(KERN_ERR "#### failed to request GPJ1_4 ####\n");
+
+	s3c_gpio_setpull(EXYNOS4_GPX2(7), S3C_GPIO_PULL_NONE);
+	s3c_gpio_setpull(EXYNOS4212_GPJ1(4), S3C_GPIO_PULL_NONE);
+
+	gpio_direction_output(EXYNOS4212_GPJ1(4), 1);
+	gpio_direction_output(EXYNOS4_GPX2(7), 0);
+	msleep(50);
+	gpio_direction_output(EXYNOS4_GPX2(7), 1);
+	msleep(100);
+	gpio_direction_output(EXYNOS4212_GPJ1(4), 0);
+	
+	gpio_free(EXYNOS4_GPX2(7));
+	gpio_free(EXYNOS4212_GPJ1(4));
+	
+	printk("Cam0 Reset\n");
+	return 0;
+}
+
+static struct dohofpga_platform_data dohofpga_plat = {
+	.default_width = 1920,
+	.default_height = 1080,
+	.pixelformat = V4L2_PIX_FMT_UYVY,//V4L2_PIX_FMT_GREY,//
+	.freq = 50000000,//24000000,
+	.is_mipi = 0,
+};
+static struct i2c_board_info dohofpga_i2c_info = {
+	I2C_BOARD_INFO("DOHOFPGA", 0x7a>>1),
+	.platform_data = &dohofpga_plat,
+};
+
+static struct s3c_platform_camera dohofpga = {
+
+	.id		= CAMERA_PAR_A,
+	.clk_name	= "sclk_cam0",
+	.cam_power	= doho_odroidq_cam0_reset,
+	.i2c_busnum = 5,
+	.type		= CAM_TYPE_ITU,
+	.fmt		= ITU_601_YCBCR422_8BIT,
+	.order422	= CAM_ORDER422_8BIT_CBYCRY,
+	.info		= &dohofpga_i2c_info,
+	.pixelformat	= V4L2_PIX_FMT_UYVY,//
+	.srclk_name	= "xusbxti",
+
+	.clk_rate	= 50000000,//24000000,
+	.line_length	= 1920,
+	.width		= 640,
+	.height		= 480,
+	.window		= {
+		.left	= 0,
+		.top	= 0,
+		.width	= 640,
+		.height	= 480,
+	},
+
+	.mipi_lanes	= 2,
+	.mipi_settle	= 12,
+	.mipi_align	= 24,
+
+	/* Polarity */
+	.inv_pclk	= 1,
+	.inv_vsync	= 1,
+	.inv_href	= 0,
+	.inv_hsync	= 0,
+	.use_isp	= 0,
+	.initialized	= 0,
+};
+#endif
+
 /* hardkernel s5k4ecgx */
 #ifdef CONFIG_VIDEO_S5K4ECGX
 static int s5k4ecgx_power(int enable)
@@ -1068,17 +1151,16 @@
 	&s5p_device_mixer,
 	&s5p_device_cec,
 #endif
-#if defined(CONFIG_VIDEO_FIMC)
-	&s3c_device_fimc0,
-	&s3c_device_fimc1,
-	&s3c_device_fimc2,
-	&s3c_device_fimc3,
-/* CONFIG_VIDEO_SAMSUNG_S5P_FIMC is the feature for mainline */
-#elif defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC)
+#if defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC) || defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC_MODULE)
 	&s5p_device_fimc0,
 	&s5p_device_fimc1,
 	&s5p_device_fimc2,
 	&s5p_device_fimc3,
+#elif defined(CONFIG_VIDEO_FIMC) || defined(CONFIG_VIDEO_FIMC_MODULE)
+	&s3c_device_fimc0,
+	&s3c_device_fimc1,
+	&s3c_device_fimc2,
+	&s3c_device_fimc3,
 #endif
 #if defined(CONFIG_VIDEO_FIMC_MIPI)
 	&s3c_device_csis0,
@@ -1542,17 +1624,19 @@
 	sysmmu_set_owner(&SYSMMU_PLATDEV(mfc_l).dev, &s5p_device_mfc.dev);
 	sysmmu_set_owner(&SYSMMU_PLATDEV(mfc_r).dev, &s5p_device_mfc.dev);
 #endif
-#if defined(CONFIG_VIDEO_FIMC)
-	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc0).dev, &s3c_device_fimc0.dev);
-	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc1).dev, &s3c_device_fimc1.dev);
-	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc2).dev, &s3c_device_fimc2.dev);
-	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc3).dev, &s3c_device_fimc3.dev);
-#elif defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC)
+
+#if defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC) || defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC_MODULE)
 	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc0).dev, &s5p_device_fimc0.dev);
 	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc1).dev, &s5p_device_fimc1.dev);
 	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc2).dev, &s5p_device_fimc2.dev);
 	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc3).dev, &s5p_device_fimc3.dev);
+#elif defined(CONFIG_VIDEO_FIMC) || defined(CONFIG_VIDEO_FIMC_MODULE)
+	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc0).dev, &s3c_device_fimc0.dev);
+	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc1).dev, &s3c_device_fimc1.dev);
+	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc2).dev, &s3c_device_fimc2.dev);
+	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc3).dev, &s3c_device_fimc3.dev);
 #endif
+
 #ifdef CONFIG_VIDEO_EXYNOS_TV
 	sysmmu_set_owner(&SYSMMU_PLATDEV(tv).dev, &s5p_device_mixer.dev);
 #endif
@@ -1815,9 +1899,12 @@
 #ifdef CONFIG_EXYNOS_THERMAL
 	exynos_tmu_set_platdata(&exynos_tmu_data);
 #endif
-#ifdef CONFIG_VIDEO_FIMC
+
+#if defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC) || defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC_MODULE)
+#warning expect problems here
+#elif defined(CONFIG_VIDEO_FIMC) || defined(CONFIG_VIDEO_FIMC_MODULE)
 	s3c_fimc0_set_platdata(&fimc_plat);
-	s3c_fimc1_set_platdata(&fimc_plat);
+	s3c_fimc1_set_platdata(NULL);
 	s3c_fimc2_set_platdata(&fimc_plat);
 	s3c_fimc3_set_platdata(NULL);
 #ifdef CONFIG_EXYNOS_DEV_PD
@@ -1829,6 +1916,7 @@
 	secmem.parent = &exynos4_device_pd[PD_CAM].dev;
 #endif
 #endif
+
 #ifdef CONFIG_VIDEO_FIMC_MIPI
 	s3c_csis0_set_platdata(NULL);
 	s3c_csis1_set_platdata(NULL);
@@ -1837,7 +1925,7 @@
 	s3c_device_csis1.dev.parent = &exynos4_device_pd[PD_CAM].dev;
 #endif
 #endif
-#endif /* CONFIG_VIDEO_FIMC */
+#endif /* if defined(ONFIG_VIDEO_SAMSUNG_S5P_FIMC) */
 
 #ifdef CONFIG_VIDEO_SAMSUNG_S5P_FIMC
 	smdk4x12_camera_config();
diff -Naur org/arch/arm/mach-exynos/mach-smdk4x12.c ths/arch/arm/mach-exynos/mach-smdk4x12.c
--- org/arch/arm/mach-exynos/mach-smdk4x12.c	2013-07-05 08:28:14.000000000 +0200
+++ ths/arch/arm/mach-exynos/mach-smdk4x12.c	2013-07-08 16:43:13.000000000 +0200
@@ -57,12 +57,16 @@
 #include <plat/ehci.h>
 #include <plat/usbgadget.h>
 #include <plat/s3c64xx-spi.h>
-#if defined(CONFIG_VIDEO_FIMC)
+
+#if defined(CONFIG_VIDEO_FIMC) || defined(CONFIG_VIDEO_FIMC_MODULE)
 #include <plat/fimc.h>
-#elif defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC)
-#include <plat/fimc-core.h>
+#endif
+
+#if defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC) || defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC_MODULE)
 #include <media/s5p_fimc.h>
+#include <plat/fimc-core.h>
 #endif
+
 #if defined(CONFIG_VIDEO_FIMC_MIPI)
 #include <plat/csis.h>
 #elif defined(CONFIG_VIDEO_S5P_MIPI_CSIS)
@@ -3142,17 +3146,16 @@
 	&s5p_device_mixer,
 	&s5p_device_cec,
 #endif
-#if defined(CONFIG_VIDEO_FIMC)
-	&s3c_device_fimc0,
-	&s3c_device_fimc1,
-	&s3c_device_fimc2,
-	&s3c_device_fimc3,
-/* CONFIG_VIDEO_SAMSUNG_S5P_FIMC is the feature for mainline */
-#elif defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC)
+#if defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC) || defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC_MODULE)
 	&s5p_device_fimc0,
 	&s5p_device_fimc1,
 	&s5p_device_fimc2,
 	&s5p_device_fimc3,
+#elif defined(CONFIG_VIDEO_FIMC) || defined(CONFIG_VIDEO_FIMC_MODULE)
+	&s3c_device_fimc0,
+	&s3c_device_fimc1,
+	&s3c_device_fimc2,
+	&s3c_device_fimc3,
 #endif
 #if defined(CONFIG_VIDEO_FIMC_MIPI)
 	&s3c_device_csis0,
@@ -3850,16 +3853,16 @@
 	sysmmu_set_owner(&SYSMMU_PLATDEV(mfc_l).dev, &s5p_device_mfc.dev);
 	sysmmu_set_owner(&SYSMMU_PLATDEV(mfc_r).dev, &s5p_device_mfc.dev);
 #endif
-#if defined(CONFIG_VIDEO_FIMC)
-	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc0).dev, &s3c_device_fimc0.dev);
-	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc1).dev, &s3c_device_fimc1.dev);
-	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc2).dev, &s3c_device_fimc2.dev);
-	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc3).dev, &s3c_device_fimc3.dev);
-#elif defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC)
+#if defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC) || defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC_MODULE)
 	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc0).dev, &s5p_device_fimc0.dev);
 	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc1).dev, &s5p_device_fimc1.dev);
 	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc2).dev, &s5p_device_fimc2.dev);
 	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc3).dev, &s5p_device_fimc3.dev);
+#elif defined(CONFIG_VIDEO_FIMC) || defined(CONFIG_VIDEO_FIMC_MODULE)
+	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc0).dev, &s3c_device_fimc0.dev);
+	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc1).dev, &s3c_device_fimc1.dev);
+	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc2).dev, &s3c_device_fimc2.dev);
+	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc3).dev, &s3c_device_fimc3.dev);
 #endif
 #ifdef CONFIG_VIDEO_EXYNOS_TV
 	sysmmu_set_owner(&SYSMMU_PLATDEV(tv).dev, &s5p_device_mixer.dev);
@@ -4107,9 +4110,12 @@
 #ifdef CONFIG_EXYNOS_SETUP_THERMAL
 	s5p_tmu_set_platdata(&exynos_tmu_data);
 #endif
-#ifdef CONFIG_VIDEO_FIMC
+
+#if defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC) || defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC_MODULE)
+#warning expect problems here
+#elif defined(CONFIG_VIDEO_FIMC) || defined(CONFIG_VIDEO_FIMC_MODULE)
 	s3c_fimc0_set_platdata(&fimc_plat);
-	s3c_fimc1_set_platdata(&fimc_plat);
+	s3c_fimc1_set_platdata(NULL);
 	s3c_fimc2_set_platdata(&fimc_plat);
 	s3c_fimc3_set_platdata(NULL);
 #ifdef CONFIG_EXYNOS_DEV_PD
@@ -4121,6 +4127,7 @@
 	secmem.parent = &exynos4_device_pd[PD_CAM].dev;
 #endif
 #endif
+
 #ifdef CONFIG_VIDEO_FIMC_MIPI
 	s3c_csis0_set_platdata(NULL);
 	s3c_csis1_set_platdata(NULL);
@@ -4140,7 +4147,8 @@
 	|| defined(CONFIG_S5K6A3_CSI_D)
 	smdk4x12_cam1_reset(1);
 #endif
-#endif /* CONFIG_VIDEO_FIMC */
+
+#endif /* if defined(ONFIG_VIDEO_SAMSUNG_S5P_FIMC) */
 
 #ifdef CONFIG_VIDEO_SAMSUNG_S5P_FIMC
 	smdk4x12_camera_config();
diff -Naur org/arch/arm/mach-exynos/mach-smdkv310.c ths/arch/arm/mach-exynos/mach-smdkv310.c
--- org/arch/arm/mach-exynos/mach-smdkv310.c	2013-07-05 08:28:14.000000000 +0200
+++ ths/arch/arm/mach-exynos/mach-smdkv310.c	2013-07-08 16:15:42.000000000 +0200
@@ -47,13 +47,16 @@
 #include <plat/devs.h>
 #include <plat/fb.h>
 #include <plat/fb-s5p.h>
-#ifdef CONFIG_VIDEO_FIMC
+
+#if defined(CONFIG_VIDEO_FIMC) || defined(CONFIG_VIDEO_FIMC_MODULE)
 #include <plat/fimc.h>
 #endif
-#ifdef CONFIG_VIDEO_SAMSUNG_S5P_FIMC
+
+#if defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC) || defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC_MODULE)
 #include <media/s5p_fimc.h>
 #include <plat/fimc-core.h>
 #endif
+
 #ifdef CONFIG_VIDEO_FIMC_MIPI
 #include <plat/csis.h>
 #endif
@@ -1873,7 +1876,12 @@
 #ifdef CONFIG_WAKEUP_ASSIST
 	&wakeup_assist_device,
 #endif
-#ifdef CONFIG_VIDEO_FIMC
+#if defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC) || defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC_MODULE)
+	&s5p_device_fimc0,
+	&s5p_device_fimc1,
+	&s5p_device_fimc2,
+	&s5p_device_fimc3,
+#elif defined(CONFIG_VIDEO_FIMC) || defined(CONFIG_VIDEO_FIMC_MODULE)
 	&s3c_device_fimc0,
 	&s3c_device_fimc1,
 	&s3c_device_fimc2,
@@ -2303,16 +2311,16 @@
 	ASSIGN_SYSMMU_POWERDOMAIN(tv, &exynos4_device_pd[PD_TV].dev);
 	ASSIGN_SYSMMU_POWERDOMAIN(mfc_l, &exynos4_device_pd[PD_MFC].dev);
 	ASSIGN_SYSMMU_POWERDOMAIN(mfc_r, &exynos4_device_pd[PD_MFC].dev);
-#if defined CONFIG_VIDEO_FIMC
-	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc0).dev, &s3c_device_fimc0.dev);
-	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc1).dev, &s3c_device_fimc1.dev);
-	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc2).dev, &s3c_device_fimc2.dev);
-	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc3).dev, &s3c_device_fimc3.dev);
-#elif defined CONFIG_VIDEO_SAMSUNG_S5P_FIMC
+#if defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC) || defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC_MODULE)
 	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc0).dev, &s5p_device_fimc0.dev);
 	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc1).dev, &s5p_device_fimc1.dev);
 	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc2).dev, &s5p_device_fimc2.dev);
 	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc3).dev, &s5p_device_fimc3.dev);
+#elif defined(CONFIG_VIDEO_FIMC) || defined(CONFIG_VIDEO_FIMC_MODULE)
+	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc0).dev, &s3c_device_fimc0.dev);
+	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc1).dev, &s3c_device_fimc1.dev);
+	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc2).dev, &s3c_device_fimc2.dev);
+	sysmmu_set_owner(&SYSMMU_PLATDEV(fimc3).dev, &s3c_device_fimc3.dev);
 #endif
 #ifdef CONFIG_VIDEO_JPEG
 	sysmmu_set_owner(&SYSMMU_PLATDEV(jpeg).dev, &s5p_device_jpeg.dev);
@@ -2456,7 +2464,22 @@
 	s3c24xx_ts1_set_platdata(&s3c_ts_platform);
 #endif
 #endif
-#ifdef CONFIG_VIDEO_FIMC
+
+#if defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC) || defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC_MODULE)
+	s5p_fimc0_set_platdata(&fimc_plat);
+	s5p_fimc1_set_platdata(NULL);
+	s5p_fimc2_set_platdata(&fimc_plat);
+	s5p_fimc3_set_platdata(NULL);
+#ifdef CONFIG_EXYNOS_DEV_PD
+	s5p_device_fimc0.dev.parent = &exynos4_device_pd[PD_CAM].dev;
+	s5p_device_fimc1.dev.parent = &exynos4_device_pd[PD_CAM].dev;
+	s5p_device_fimc2.dev.parent = &exynos4_device_pd[PD_CAM].dev;
+	s5p_device_fimc3.dev.parent = &exynos4_device_pd[PD_CAM].dev;
+#ifdef CONFIG_EXYNOS4_CONTENT_PATH_PROTECTION
+	secmem.parent = &exynos4_device_pd[PD_CAM].dev;
+#endif
+#endif
+#elif defined(CONFIG_VIDEO_FIMC) || defined(CONFIG_VIDEO_FIMC_MODULE)
 	s3c_fimc0_set_platdata(&fimc_plat);
 	s3c_fimc1_set_platdata(NULL);
 	s3c_fimc2_set_platdata(&fimc_plat);
@@ -2470,6 +2493,8 @@
 	secmem.parent = &exynos4_device_pd[PD_CAM].dev;
 #endif
 #endif
+#endif
+
 #ifdef CONFIG_VIDEO_FIMC_MIPI
 	s3c_csis0_set_platdata(NULL);
 	s3c_csis1_set_platdata(NULL);
diff -Naur org/arch/arm/plat_s5p/include/plat/fimc.h ths/arch/arm/plat_s5p/include/plat/fimc.h
--- org/arch/arm/plat_s5p/include/plat/fimc.h	1970-01-01 01:00:00.000000000 +0100
+++ ths/arch/arm/plat_s5p/include/plat/fimc.h	2013-07-08 16:03:24.000000000 +0200
@@ -0,0 +1,149 @@
+/* linux/arch/arm/plat-s5p/include/plat/fimc.h
+ *
+ * Copyright 2010 Samsung Electronics Co., Ltd.
+ *		http://www.samsung.com/
+ *
+ * Platform header file for Samsung Camera Interface (FIMC) driver
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+*/
+#ifndef __ASM_PLAT_FIMC_H
+#define __ASM_PLAT_FIMC_H __FILE__
+
+#include <linux/videodev2.h>
+
+#define FIMC_SRC_MAX_W		4224
+#define FIMC_SRC_MAX_H		4224
+#define FLITE_MAX_NUM		2
+
+struct platform_device;
+
+/* For exnternal camera device */
+enum fimc_cam_type {
+	CAM_TYPE_ITU	= 0,
+	CAM_TYPE_MIPI	= 1,
+};
+
+enum fimc_cam_format {
+	ITU_601_YCBCR422_8BIT	= (1 << 31),
+	ITU_656_YCBCR422_8BIT	= (0 << 31),
+	ITU_601_YCBCR422_16BIT	= (1 << 29),
+	MIPI_CSI_YCBCR422_8BIT	= 0x1e,
+	MIPI_CSI_RAW8		= 0x2a,
+	MIPI_CSI_RAW10		= 0x2b,
+	MIPI_CSI_RAW12		= 0x2c,
+	MIPI_USER_DEF_PACKET_1	= 0x30,	/* User defined Byte-based packet 1 */
+};
+
+enum fimc_cam_order422 {
+	CAM_ORDER422_8BIT_YCBYCR	= (0 << 14),
+	CAM_ORDER422_8BIT_YCRYCB	= (1 << 14),
+	CAM_ORDER422_8BIT_CBYCRY	= (2 << 14),
+	CAM_ORDER422_8BIT_CRYCBY	= (3 << 14),
+	CAM_ORDER422_16BIT_Y4CBCRCBCR	= (0 << 14),
+	CAM_ORDER422_16BIT_Y4CRCBCRCB	= (1 << 14),
+};
+
+enum fimc_cam_index {
+	CAMERA_PAR_A	= 0,
+	CAMERA_PAR_B	= 1,
+	CAMERA_CSI_C	= 2,
+	CAMERA_CSI_D	= 3,
+	CAMERA_WB 	= 4,
+	CAMERA_WB_B 	= 5,
+	CAMERA_PATTERN	= 6,
+};
+
+#if defined(CONFIG_VIDEO_FIMC)
+#include <media/s5p_fimc.h>
+#else
+enum flite_index {
+	FLITE_IDX_A = 0,
+	FLITE_IDX_B = 1,
+};
+#endif
+
+/* struct s3c_platform_camera: abstraction for input camera */
+struct s3c_platform_camera {
+	/*
+	 * ITU cam A,B: 0,1
+	 * CSI-2 cam C: 2
+	 */
+	enum fimc_cam_index		id;
+
+	enum fimc_cam_type		type;		/* ITU or MIPI */
+	enum fimc_cam_format		fmt;		/* input format */
+	enum fimc_cam_order422		order422;	/* YCBCR422 order for ITU */
+	u32				pixelformat;	/* default fourcc */
+
+	int				i2c_busnum;
+	struct i2c_board_info		*info;
+	struct v4l2_subdev		*sd;
+
+	const char			srclk_name[16];	/* source of mclk name */
+	const char			clk_name[16];	/* mclk name */
+	u32				clk_rate;	/* mclk ratio */
+	struct clk			*clk;		/* mclk */
+	int				line_length;	/* max length */
+	int				width;		/* default resol */
+	int				height;		/* default resol */
+	struct v4l2_rect		window;		/* real cut region from source */
+
+	int				mipi_lanes;	/* MIPI data lanes */
+	int				mipi_settle;	/* MIPI settle */
+	int				mipi_align;	/* MIPI data align: 24/32 */
+
+	/* Polarity: 1 if inverted polarity used */
+	int				inv_pclk;
+	int				inv_vsync;
+	int				inv_href;
+	int				inv_hsync;
+
+	int				initialized;
+	/* The cam needs reset before start streaming   */
+	int				reset_camera;
+
+	/* Board specific power pin control */
+	int				(*cam_power)(int onoff);
+	enum flite_index		flite_id;
+	bool				use_isp;
+	int				sensor_index;
+};
+
+/* For camera interface driver */
+struct s3c_platform_fimc {
+	enum fimc_cam_index		default_cam;		/* index of default cam */
+#ifdef CONFIG_ARCH_EXYNOS4
+	struct s3c_platform_camera	*camera[7];		/* FIXME */
+#else
+	struct s3c_platform_camera	*camera[5];		/* FIXME */
+#endif
+	int				hw_ver;
+	bool				use_cam;
+
+	void				(*cfg_gpio)(struct platform_device *pdev);
+	int				(*clk_on)(struct platform_device *pdev, struct clk **clk);
+	int				(*clk_off)(struct platform_device *pdev, struct clk **clk);
+};
+
+extern void s3c_fimc0_set_platdata(struct s3c_platform_fimc *fimc);
+extern void s3c_fimc1_set_platdata(struct s3c_platform_fimc *fimc);
+extern void s3c_fimc2_set_platdata(struct s3c_platform_fimc *fimc);
+#ifdef CONFIG_ARCH_EXYNOS4
+extern void s3c_fimc3_set_platdata(struct s3c_platform_fimc *fimc);
+#endif
+
+/* defined by architecture to configure gpio */
+extern void s3c_fimc0_cfg_gpio(struct platform_device *pdev);
+extern void s3c_fimc1_cfg_gpio(struct platform_device *pdev);
+extern void s3c_fimc2_cfg_gpio(struct platform_device *pdev);
+#ifdef CONFIG_ARCH_EXYNOS4
+extern void s3c_fimc3_cfg_gpio(struct platform_device *pdev);
+#endif
+/* platform specific clock functions */
+extern int s3c_fimc_clk_on(struct platform_device *pdev, struct clk **clk);
+extern int s3c_fimc_clk_off(struct platform_device *pdev, struct clk **clk);
+
+#endif /*__ASM_PLAT_FIMC_H */
diff -Naur org/arch/arm/plat-s5p/include/plat/fimc.h ths/arch/arm/plat-s5p/include/plat/fimc.h
--- org/arch/arm/plat-s5p/include/plat/fimc.h	2013-07-03 11:10:45.000000000 +0200
+++ ths/arch/arm/plat-s5p/include/plat/fimc.h	1970-01-01 01:00:00.000000000 +0100
@@ -1,145 +0,0 @@
-/* linux/arch/arm/plat-s5p/include/plat/fimc.h
- *
- * Copyright 2010 Samsung Electronics Co., Ltd.
- *		http://www.samsung.com/
- *
- * Platform header file for Samsung Camera Interface (FIMC) driver
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License version 2 as
- * published by the Free Software Foundation.
-*/
-#ifndef __ASM_PLAT_FIMC_H
-#define __ASM_PLAT_FIMC_H __FILE__
-
-#include <linux/videodev2.h>
-
-#define FIMC_SRC_MAX_W		4224
-#define FIMC_SRC_MAX_H		4224
-#define FLITE_MAX_NUM		2
-
-struct platform_device;
-
-/* For exnternal camera device */
-enum fimc_cam_type {
-	CAM_TYPE_ITU	= 0,
-	CAM_TYPE_MIPI	= 1,
-};
-
-enum fimc_cam_format {
-	ITU_601_YCBCR422_8BIT	= (1 << 31),
-	ITU_656_YCBCR422_8BIT	= (0 << 31),
-	ITU_601_YCBCR422_16BIT	= (1 << 29),
-	MIPI_CSI_YCBCR422_8BIT	= 0x1e,
-	MIPI_CSI_RAW8		= 0x2a,
-	MIPI_CSI_RAW10		= 0x2b,
-	MIPI_CSI_RAW12		= 0x2c,
-	MIPI_USER_DEF_PACKET_1	= 0x30,	/* User defined Byte-based packet 1 */
-};
-
-enum fimc_cam_order422 {
-	CAM_ORDER422_8BIT_YCBYCR	= (0 << 14),
-	CAM_ORDER422_8BIT_YCRYCB	= (1 << 14),
-	CAM_ORDER422_8BIT_CBYCRY	= (2 << 14),
-	CAM_ORDER422_8BIT_CRYCBY	= (3 << 14),
-	CAM_ORDER422_16BIT_Y4CBCRCBCR	= (0 << 14),
-	CAM_ORDER422_16BIT_Y4CRCBCRCB	= (1 << 14),
-};
-
-enum fimc_cam_index {
-	CAMERA_PAR_A	= 0,
-	CAMERA_PAR_B	= 1,
-	CAMERA_CSI_C	= 2,
-	CAMERA_CSI_D	= 3,
-	CAMERA_WB 	= 4,
-	CAMERA_WB_B 	= 5,
-	CAMERA_PATTERN	= 6,
-};
-
-enum flite_index {
-	FLITE_IDX_A = 0,
-	FLITE_IDX_B = 1,
-};
-
-/* struct s3c_platform_camera: abstraction for input camera */
-struct s3c_platform_camera {
-	/*
-	 * ITU cam A,B: 0,1
-	 * CSI-2 cam C: 2
-	 */
-	enum fimc_cam_index		id;
-
-	enum fimc_cam_type		type;		/* ITU or MIPI */
-	enum fimc_cam_format		fmt;		/* input format */
-	enum fimc_cam_order422		order422;	/* YCBCR422 order for ITU */
-	u32				pixelformat;	/* default fourcc */
-
-	int				i2c_busnum;
-	struct i2c_board_info		*info;
-	struct v4l2_subdev		*sd;
-
-	const char			srclk_name[16];	/* source of mclk name */
-	const char			clk_name[16];	/* mclk name */
-	u32				clk_rate;	/* mclk ratio */
-	struct clk			*clk;		/* mclk */
-	int				line_length;	/* max length */
-	int				width;		/* default resol */
-	int				height;		/* default resol */
-	struct v4l2_rect		window;		/* real cut region from source */
-
-	int				mipi_lanes;	/* MIPI data lanes */
-	int				mipi_settle;	/* MIPI settle */
-	int				mipi_align;	/* MIPI data align: 24/32 */
-
-	/* Polarity: 1 if inverted polarity used */
-	int				inv_pclk;
-	int				inv_vsync;
-	int				inv_href;
-	int				inv_hsync;
-
-	int				initialized;
-	/* The cam needs reset before start streaming   */
-	int				reset_camera;
-
-	/* Board specific power pin control */
-	int				(*cam_power)(int onoff);
-	enum flite_index		flite_id;
-	bool				use_isp;
-	int				sensor_index;
-};
-
-/* For camera interface driver */
-struct s3c_platform_fimc {
-	enum fimc_cam_index		default_cam;		/* index of default cam */
-#ifdef CONFIG_ARCH_EXYNOS4
-	struct s3c_platform_camera	*camera[7];		/* FIXME */
-#else
-	struct s3c_platform_camera	*camera[5];		/* FIXME */
-#endif
-	int				hw_ver;
-	bool				use_cam;
-
-	void				(*cfg_gpio)(struct platform_device *pdev);
-	int				(*clk_on)(struct platform_device *pdev, struct clk **clk);
-	int				(*clk_off)(struct platform_device *pdev, struct clk **clk);
-};
-
-extern void s3c_fimc0_set_platdata(struct s3c_platform_fimc *fimc);
-extern void s3c_fimc1_set_platdata(struct s3c_platform_fimc *fimc);
-extern void s3c_fimc2_set_platdata(struct s3c_platform_fimc *fimc);
-#ifdef CONFIG_ARCH_EXYNOS4
-extern void s3c_fimc3_set_platdata(struct s3c_platform_fimc *fimc);
-#endif
-
-/* defined by architecture to configure gpio */
-extern void s3c_fimc0_cfg_gpio(struct platform_device *pdev);
-extern void s3c_fimc1_cfg_gpio(struct platform_device *pdev);
-extern void s3c_fimc2_cfg_gpio(struct platform_device *pdev);
-#ifdef CONFIG_ARCH_EXYNOS4
-extern void s3c_fimc3_cfg_gpio(struct platform_device *pdev);
-#endif
-/* platform specific clock functions */
-extern int s3c_fimc_clk_on(struct platform_device *pdev, struct clk **clk);
-extern int s3c_fimc_clk_off(struct platform_device *pdev, struct clk **clk);
-
-#endif /*__ASM_PLAT_FIMC_H */
diff -Naur org/arch/arm/plat_samsung/include/plat/devs.h ths/arch/arm/plat_samsung/include/plat/devs.h
--- org/arch/arm/plat_samsung/include/plat/devs.h	2013-07-05 08:28:14.000000000 +0200
+++ ths/arch/arm/plat_samsung/include/plat/devs.h	2013-07-08 15:14:57.000000000 +0200
@@ -169,17 +169,19 @@
 extern struct platform_device s5pc100_device_spdif;
 
 extern struct platform_device samsung_device_keypad;
-#ifndef CONFIG_VIDEO_FIMC
+
+#if defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC) || defined(CONFIG_VIDEO_SAMSUNG_S5P_FIMC_MODULE)
 extern struct platform_device s5p_device_fimc0;
 extern struct platform_device s5p_device_fimc1;
 extern struct platform_device s5p_device_fimc2;
 extern struct platform_device s5p_device_fimc3;
-#else
+#elif defined(CONFIG_VIDEO_FIMC) || defined(CONFIG_VIDEO_FIMC_MODULE)
 extern struct platform_device s3c_device_fimc0;
 extern struct platform_device s3c_device_fimc1;
 extern struct platform_device s3c_device_fimc2;
 extern struct platform_device s3c_device_fimc3;
 #endif
+
 #ifndef CONFIG_VIDEO_FIMC_MIPI
 extern struct platform_device s5p_device_mipi_csis0;
 extern struct platform_device s5p_device_mipi_csis1;
diff -Naur org/drivers/dma/Kconfig ths/drivers/dma/Kconfig
--- org/drivers/dma/Kconfig	2013-07-03 09:28:57.000000000 +0200
+++ ths/drivers/dma/Kconfig	2013-07-09 11:31:28.911898352 +0200
@@ -193,7 +193,7 @@
 config PL330_DMA
 	tristate "DMA API Driver for PL330"
 	select DMA_ENGINE
-	depends on PL330
+	depends on PL330 && ARM_AMBA
 	help
 	  Select if your platform has one or more PL330 DMACs.
 	  You need to provide platform specific settings via
diff -Naur org/drivers/media/video/ar0832.c ths/drivers/media/video/ar0832.c
--- org/drivers/media/video/ar0832.c	2013-07-05 08:28:14.000000000 +0200
+++ ths/drivers/media/video/ar0832.c	2013-07-08 12:25:59.086314523 +0200
@@ -24,8 +24,13 @@
 #include <linux/videodev2.h>
 #include <linux/slab.h>
 
-#ifdef CONFIG_VIDEO_SAMSUNG_V4L2
+#if defined(CONFIG_VIDEO_SAMSUNG_V4L2) || (defined(CONFIG_VIDEO_SAMSUNG_V4L2_MODULE) && defined(MODULE))
 #include <linux/videodev2_samsung.h>
+#include <linux/videodev2_exynos_camera.h>
+#ifndef V4L2_CID_CAMERA_AUTO_FOCUS_RESULT
+#define V4L2_CID_CAMERA_AUTO_FOCUS_RESULT V4L2_CID_CAMERA_AUTO_FOCUS_RESULT_FIRST
+#warning using V4L2_CID_CAMERA_AUTO_FOCUS_RESULT_FIRST to define V4L2_CID_CAMERA_AUTO_FOCUS_RESULT 
+#endif
 #endif
 
 #include <linux/regulator/machine.h>
diff -Naur org/drivers/media/video/ar0832_is.c ths/drivers/media/video/ar0832_is.c
--- org/drivers/media/video/ar0832_is.c	2013-07-05 08:28:14.000000000 +0200
+++ ths/drivers/media/video/ar0832_is.c	2013-07-08 12:27:03.958315759 +0200
@@ -24,8 +24,13 @@
 #include <linux/videodev2.h>
 #include <linux/slab.h>
 
-#ifdef CONFIG_VIDEO_SAMSUNG_V4L2
+#if defined(CONFIG_VIDEO_SAMSUNG_V4L2) || (defined(CONFIG_VIDEO_SAMSUNG_V4L2_MODULE) && defined(MODULE))
 #include <linux/videodev2_samsung.h>
+#include <linux/videodev2_exynos_camera.h>
+#ifndef V4L2_CID_CAMERA_AUTO_FOCUS_RESULT
+#define V4L2_CID_CAMERA_AUTO_FOCUS_RESULT V4L2_CID_CAMERA_AUTO_FOCUS_RESULT_FIRST
+#warning using V4L2_CID_CAMERA_AUTO_FOCUS_RESULT_FIRST to define V4L2_CID_CAMERA_AUTO_FOCUS_RESULT 
+#endif
 #endif
 
 #include <linux/regulator/machine.h>
diff -Naur org/drivers/media/video/dohofpga.c ths/drivers/media/video/dohofpga.c
--- org/drivers/media/video/dohofpga.c	1970-01-01 01:00:00.000000000 +0100
+++ ths/drivers/media/video/dohofpga.c	2013-07-10 18:08:39.701998521 +0200
@@ -0,0 +1,841 @@
+/* linux/drivers/media/video/dohofpga.c
+ *
+ * Copyright (c) 2013 intsitute for visual computing, ETH Zuerich
+ * http://ivc.ethz.ch/
+ * based on mt9m113.c
+ * Copyright (c) 2010 Samsung Electronics Co., Ltd.
+ * http://www.samsung.com/
+ *
+ * Driver for dominik honeggers fpga camara interface 
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ *
+*/
+
+#include <linux/slab.h>
+#include <linux/i2c.h>
+#include <linux/delay.h>
+#include <linux/version.h>
+#include <media/v4l2-device.h>
+#include <media/v4l2-subdev.h>
+#include <media/dohofpga_platform.h>
+
+#include <linux/videodev2_samsung.h>
+
+#include "dohofpga.h"
+
+#define DOHOFPGA_DRIVER_NAME	"DOHOFPGA"
+
+/* Default resolution & pixelformat. plz ref dohofpga_platform.h */
+#define DEFAULT_RES		WVGA	/* Index of resoultion */
+#define DEFAUT_FPS_INDEX	DOHOFPGA_15FPS
+#define DEFAULT_FMT		V4L2_PIX_FMT_UYVY//	/* YUV422 */
+
+
+#define DOHOFPGA_JPEG_MAXSIZE	0x3A0000
+#define DOHOFPGA_THUMB_MAXSIZE	0xFC00
+#define DOHOFPGA_POST_MAXSIZE	0xBB800
+
+
+/*
+ * Specification
+ * Parallel : ITU-R. 656/601 YUV422, RGB565, RGB888 (Up to VGA), RAW10
+ * Serial : MIPI CSI2 (single lane) YUV422, RGB565, RGB888 (Up to VGA), RAW10
+ * Resolution : 1280 (H) x 1024 (V)
+ * Image control : Brightness, Contrast, Saturation, Sharpness, Glamour
+ * Effect : Mono, Negative, Sepia, Aqua, Sketch
+ * FPS : 15fps @full resolution, 30fps @VGA, 24fps @720p
+ * Max. pixel clock frequency : 48MHz(upto)
+ * Internal PLL (6MHz to 27MHz input frequency)
+ */
+
+/* Camera functional setting values configured by user concept */
+struct dohofpga_userset {
+	signed int exposure_bias;	/* V4L2_CID_EXPOSURE */
+	unsigned int ae_lock;
+	unsigned int awb_lock;
+	unsigned int auto_wb;	/* V4L2_CID_AUTO_WHITE_BALANCE */
+	unsigned int manual_wb;	/* V4L2_CID_WHITE_BALANCE_PRESET */
+	unsigned int wb_temp;	/* V4L2_CID_WHITE_BALANCE_TEMPERATURE */
+	unsigned int effect;	/* Color FX (AKA Color tone) */
+	unsigned int contrast;	/* V4L2_CID_CONTRAST */
+	unsigned int saturation;	/* V4L2_CID_SATURATION */
+	unsigned int sharpness;		/* V4L2_CID_SHARPNESS */
+	unsigned int glamour;
+};
+
+struct dohofpga_state {
+	struct dohofpga_mbus_platform_data *pdata;
+	struct v4l2_subdev sd;
+	struct v4l2_mbus_framefmt 	fmt;
+	struct v4l2_fract 		timeperframe;
+	struct dohofpga_userset 		userset;
+	int 				freq;	/* MCLK in KHz */
+	int 				is_mipi;
+	int 				isize;
+	int 				ver;
+	int 				fps;
+	int 				fmt_index;
+	unsigned short 			devid_mask;
+};
+
+static inline struct dohofpga_state *to_state(struct v4l2_subdev *sd)
+{
+	return container_of(sd, struct dohofpga_state, sd);
+}
+
+/*
+ * DOHOFPGA register structure : 2bytes address, 2bytes value
+ * retry on write failure up-to 5 times
+ */
+static inline int dohofpga_write(struct v4l2_subdev *sd, u16 addr, u16 val)
+{
+	struct i2c_client *client = v4l2_get_subdevdata(sd);
+	struct i2c_msg msg[1];
+	unsigned char reg[4];
+	int err = 0;
+	int retry = 0;
+
+	if (!client->adapter)
+		return -ENODEV;
+
+again:
+	msg->addr = client->addr;
+	msg->flags = 0;
+	msg->len = 4;
+	msg->buf = reg;
+
+	reg[0] = addr >> 8;
+	reg[1] = addr & 0xff;
+	reg[2] = val >> 8;
+	reg[3] = val & 0xff;
+
+	err = i2c_transfer(client->adapter, msg, 1);
+	//if (err >= 0)
+	//	return err;	/* Returns here on success */
+
+	/* abnormal case: retry 5 times */
+	//if (retry < 5) {
+	//	dev_err(&client->dev, "%s: address: 0x%02x%02x, " \
+	//		"value: 0x%02x%02x error..\n", __func__, \
+	//		reg[0], reg[1], reg[2], reg[3]);
+	//	retry++;
+	//	goto again;
+	//}
+
+	return err;
+}
+
+static int dohofpga_i2c_write(struct v4l2_subdev *sd, unsigned char i2c_data[],
+				unsigned char length)
+{
+	struct i2c_client *client = v4l2_get_subdevdata(sd);
+	unsigned char buf[length], i;
+	struct i2c_msg msg = {client->addr, 0, length, buf};
+
+	for (i = 0; i < length; i++)
+		buf[i] = i2c_data[i];
+
+	return i2c_transfer(client->adapter, &msg, 1) == 1 ? 0 : -EIO;
+}
+
+static const char *dohofpga_querymenu_wb_preset[] = {
+	"WB Tungsten", "WB Fluorescent", "WB sunny", "WB cloudy", NULL
+};
+
+static const char *dohofpga_querymenu_effect_mode[] = {
+	"Effect Sepia", "Effect Aqua", "Effect Monochrome",
+	"Effect Negative", "Effect Sketch", NULL
+};
+
+static const char *dohofpga_querymenu_ev_bias_mode[] = {
+	"-3EV",	"-2,1/2EV", "-2EV", "-1,1/2EV",
+	"-1EV", "-1/2EV", "0", "1/2EV",
+	"1EV", "1,1/2EV", "2EV", "2,1/2EV",
+	"3EV", NULL
+};
+
+static struct v4l2_queryctrl dohofpga_controls[] = {
+	{
+		/*
+		 * For now, we just support in preset type
+		 * to be close to generic WB system,
+		 * we define color temp range for each preset
+		 */
+		.id = V4L2_CID_WHITE_BALANCE_TEMPERATURE,
+		.type = V4L2_CTRL_TYPE_INTEGER,
+		.name = "White balance in kelvin",
+		.minimum = 0,
+		.maximum = 10000,
+		.step = 1,
+		.default_value = 0,	/* FIXME */
+	},
+	{
+		.id = V4L2_CID_WHITE_BALANCE_PRESET,
+		.type = V4L2_CTRL_TYPE_MENU,
+		.name = "White balance preset",
+		.minimum = 0,
+		.maximum = ARRAY_SIZE(dohofpga_querymenu_wb_preset) - 2,
+		.step = 1,
+		.default_value = 0,
+	},
+	{
+		.id = V4L2_CID_AUTO_WHITE_BALANCE,
+		.type = V4L2_CTRL_TYPE_BOOLEAN,
+		.name = "Auto white balance",
+		.minimum = 0,
+		.maximum = 1,
+		.step = 1,
+		.default_value = 0,
+	},
+	{
+		.id = V4L2_CID_EXPOSURE,
+		.type = V4L2_CTRL_TYPE_MENU,
+		.name = "Exposure bias",
+		.minimum = 0,
+		.maximum = ARRAY_SIZE(dohofpga_querymenu_ev_bias_mode) - 2,
+		.step = 1,
+		.default_value = (ARRAY_SIZE(dohofpga_querymenu_ev_bias_mode) \
+				- 2) / 2,	/* 0 EV */
+	},
+	{
+		.id = V4L2_CID_COLORFX,
+		.type = V4L2_CTRL_TYPE_MENU,
+		.name = "Image Effect",
+		.minimum = 0,
+		.maximum = ARRAY_SIZE(dohofpga_querymenu_effect_mode) - 2,
+		.step = 1,
+		.default_value = 0,
+	},
+	{
+		.id = V4L2_CID_CONTRAST,
+		.type = V4L2_CTRL_TYPE_INTEGER,
+		.name = "Contrast",
+		.minimum = 0,
+		.maximum = 4,
+		.step = 1,
+		.default_value = 2,
+	},
+	{
+		.id = V4L2_CID_SATURATION,
+		.type = V4L2_CTRL_TYPE_INTEGER,
+		.name = "Saturation",
+		.minimum = 0,
+		.maximum = 4,
+		.step = 1,
+		.default_value = 2,
+	},
+	{
+		.id = V4L2_CID_SHARPNESS,
+		.type = V4L2_CTRL_TYPE_INTEGER,
+		.name = "Sharpness",
+		.minimum = 0,
+		.maximum = 4,
+		.step = 1,
+		.default_value = 2,
+	},
+};
+
+const char * const *dohofpga_ctrl_get_menu(u32 id)
+{
+	switch (id) {
+	case V4L2_CID_WHITE_BALANCE_PRESET:
+		return dohofpga_querymenu_wb_preset;
+
+	case V4L2_CID_COLORFX:
+		return dohofpga_querymenu_effect_mode;
+
+	case V4L2_CID_EXPOSURE:
+		return dohofpga_querymenu_ev_bias_mode;
+
+	default:
+		return v4l2_ctrl_get_menu(id);
+	}
+}
+
+static inline struct v4l2_queryctrl const *dohofpga_find_qctrl(int id)
+{
+	int i;
+
+	for (i = 0; i < ARRAY_SIZE(dohofpga_controls); i++)
+		if (dohofpga_controls[i].id == id)
+			return &dohofpga_controls[i];
+
+	return NULL;
+}
+
+static int dohofpga_queryctrl(struct v4l2_subdev *sd, struct v4l2_queryctrl *qc)
+{
+	int i;
+
+	for (i = 0; i < ARRAY_SIZE(dohofpga_controls); i++) {
+		if (dohofpga_controls[i].id == qc->id) {
+			memcpy(qc, &dohofpga_controls[i], \
+				sizeof(struct v4l2_queryctrl));
+			return 0;
+		}
+	}
+
+	return -EINVAL;
+}
+
+static int dohofpga_querymenu(struct v4l2_subdev *sd, struct v4l2_querymenu *qm)
+{
+	struct v4l2_queryctrl qctrl;
+
+	qctrl.id = qm->id;
+	dohofpga_queryctrl(sd, &qctrl);
+
+	return v4l2_ctrl_query_menu(qm, &qctrl, dohofpga_ctrl_get_menu(qm->id));
+}
+
+/*
+ * Clock configuration
+ * Configure expected MCLK from host and return EINVAL if not supported clock
+ * frequency is expected
+ *	freq : in Hz
+ *	flag : not supported for now
+ */
+static int dohofpga_s_crystal_freq(struct v4l2_subdev *sd, u32  freq, u32 flags)
+{
+	int err = -EINVAL;
+
+	return err;
+}
+
+static int dohofpga_g_fmt(struct v4l2_subdev *sd, struct v4l2_mbus_framefmt *fmt)
+{
+	struct dohofpga_state *state = to_state(sd);
+	int err = 0;
+
+	*fmt = state->fmt;
+	return err;
+}
+static int
+__dohofpga_init_2byte(struct v4l2_subdev *sd, unsigned short reg[], int total);
+
+static int dohofpga_s_fmt(struct v4l2_subdev *sd, struct v4l2_mbus_framefmt *fmt)
+{
+	struct i2c_client *client = v4l2_get_subdevdata(sd);
+	struct dohofpga_state *state = to_state(sd);
+	int err = 0;
+
+	dev_dbg(&client->dev, "requested res(%d, %d)\n",
+		fmt->width, fmt->height);
+
+	printk( "requested res(%d, %d)\n",fmt->width, fmt->height);
+	if((fmt->width == 640) && (fmt->height == 480))
+	{
+		err = __dohofpga_init_2byte(sd, \
+			(unsigned short *) set_resol_640x480, DOHOFPGA_set_resol);
+		err = __dohofpga_init_2byte(sd, \
+			(unsigned short *) Refresh, DOHOFPGA_Refresh);
+		printk( "set resolution %dx%d done.\n",fmt->width,fmt->height);
+		state->fmt = *fmt;
+	}
+	else if((fmt->width == 1280) && (fmt->height == 720))
+	{
+		err = __dohofpga_init_2byte(sd, \
+			(unsigned short *) set_resol_1280x720, DOHOFPGA_set_resol);
+		err = __dohofpga_init_2byte(sd, \
+			(unsigned short *) Refresh, DOHOFPGA_Refresh);
+		printk( "set resolution %dx%d done.\n",fmt->width,fmt->height);
+		state->fmt = *fmt;
+	}
+	
+	/*
+	if (!state->fmt.width ||
+		!state->fmt.height ||
+		!state->fmt.code)
+		state->fmt = *fmt;
+	else
+		*fmt = state->fmt;
+	*/
+	
+	return err;
+}
+static int dohofpga_enum_framesizes(struct v4l2_subdev *sd,
+					struct v4l2_frmsizeenum *fsize)
+{
+	int err = 0;
+
+	return err;
+}
+
+static int dohofpga_enum_frameintervals(struct v4l2_subdev *sd,
+					struct v4l2_frmivalenum *fival)
+{
+	int err = 0;
+
+	return err;
+}
+
+static int dohofpga_g_parm(struct v4l2_subdev *sd, struct v4l2_streamparm *param)
+{
+	int err = 0;
+
+	return err;
+}
+
+static int dohofpga_s_parm(struct v4l2_subdev *sd, struct v4l2_streamparm *param)
+{
+	int err = 0;
+
+	return err;
+}
+
+static int dohofpga_g_ctrl(struct v4l2_subdev *sd, struct v4l2_control *ctrl)
+{
+	struct i2c_client *client = v4l2_get_subdevdata(sd);
+	struct dohofpga_state *state = to_state(sd);
+	struct dohofpga_userset userset = state->userset;
+	int err = -EINVAL;
+
+	switch (ctrl->id) {
+		
+	case V4L2_CID_CAM_JPEG_MEMSIZE:
+		ctrl->value = DOHOFPGA_JPEG_MAXSIZE +
+			DOHOFPGA_THUMB_MAXSIZE + DOHOFPGA_POST_MAXSIZE;
+		err = 0;
+		break;
+		
+	case V4L2_CID_EXPOSURE:
+		ctrl->value = userset.exposure_bias;
+		err = 0;
+		break;
+	case V4L2_CID_AUTO_WHITE_BALANCE:
+		ctrl->value = userset.auto_wb;
+		err = 0;
+		break;
+	case V4L2_CID_WHITE_BALANCE_PRESET:
+		ctrl->value = userset.manual_wb;
+		err = 0;
+		break;
+	case V4L2_CID_WHITE_BALANCE_TEMPERATURE:
+		ctrl->value = userset.wb_temp;
+		err = 0;
+		break;
+	case V4L2_CID_COLORFX:
+		ctrl->value = userset.effect;
+		err = 0;
+		break;
+	case V4L2_CID_CONTRAST:
+		ctrl->value = userset.contrast;
+		err = 0;
+		break;
+	case V4L2_CID_SATURATION:
+		ctrl->value = userset.saturation;
+		err = 0;
+		break;
+	case V4L2_CID_SHARPNESS:
+		ctrl->value = userset.saturation;
+		err = 0;
+		break;
+	default:
+		dev_err(&client->dev, "%s: no such ctrl\n", __func__);
+		break;
+	}
+
+	return err;
+}
+
+static int dohofpga_s_ctrl(struct v4l2_subdev *sd, struct v4l2_control *ctrl)
+{
+#ifdef DOHOFPGA_COMPLETE
+	struct i2c_client *client = v4l2_get_subdevdata(sd);
+	struct dohofpga_state *state = to_state(sd);
+	struct dohofpga_userset userset = state->userset;
+	int err = -EINVAL;
+
+	switch (ctrl->id) {
+	case V4L2_CID_EXPOSURE:
+		dev_dbg(&client->dev, "%s: V4L2_CID_EXPOSURE\n", \
+			__func__);
+		err = dohofpga_write_regs(sd, dohofpga_regs_ev_bias[ctrl->value]);
+		break;
+	case V4L2_CID_AUTO_WHITE_BALANCE:
+		dev_dbg(&client->dev, "%s: V4L2_CID_AUTO_WHITE_BALANCE\n", \
+			__func__);
+		err = dohofpga_write_regs(sd, \
+			dohofpga_regs_awb_enable[ctrl->value]);
+		break;
+	case V4L2_CID_WHITE_BALANCE_PRESET:
+		dev_dbg(&client->dev, "%s: V4L2_CID_WHITE_BALANCE_PRESET\n", \
+			__func__);
+		err = dohofpga_write_regs(sd, \
+			dohofpga_regs_wb_preset[ctrl->value]);
+		break;
+	case V4L2_CID_WHITE_BALANCE_TEMPERATURE:
+		dev_dbg(&client->dev, \
+			"%s: V4L2_CID_WHITE_BALANCE_TEMPERATURE\n", __func__);
+		err = dohofpga_write_regs(sd, \
+			dohofpga_regs_wb_temperature[ctrl->value]);
+		break;
+	case V4L2_CID_COLORFX:
+		dev_dbg(&client->dev, "%s: V4L2_CID_COLORFX\n", __func__);
+		err = dohofpga_write_regs(sd, \
+			dohofpga_regs_color_effect[ctrl->value]);
+		break;
+	case V4L2_CID_CONTRAST:
+		dev_dbg(&client->dev, "%s: V4L2_CID_CONTRAST\n", __func__);
+		err = dohofpga_write_regs(sd, \
+			dohofpga_regs_contrast_bias[ctrl->value]);
+		break;
+	case V4L2_CID_SATURATION:
+		dev_dbg(&client->dev, "%s: V4L2_CID_SATURATION\n", __func__);
+		err = dohofpga_write_regs(sd, \
+			dohofpga_regs_saturation_bias[ctrl->value]);
+		break;
+	case V4L2_CID_SHARPNESS:
+		dev_dbg(&client->dev, "%s: V4L2_CID_SHARPNESS\n", __func__);
+		err = dohofpga_write_regs(sd, \
+			dohofpga_regs_sharpness_bias[ctrl->value]);
+		break;
+	default:
+		dev_err(&client->dev, "%s: no such control\n", __func__);
+		break;
+	}
+
+	if (err < 0)
+		goto out;
+	else
+		return 0;
+
+out:
+	dev_dbg(&client->dev, "%s: vidioc_s_ctrl failed\n", __func__);
+	return err;
+#else
+	return 0;
+#endif
+}
+
+int
+__dohofpga_init_4bytes(struct v4l2_subdev *sd, unsigned char *reg[], int total)
+{
+	struct i2c_client *client = v4l2_get_subdevdata(sd);
+	int err = -EINVAL, i;
+	unsigned char *item;
+
+	for (i = 0; i < total; i++) {
+		item = (unsigned char *) &reg[i];
+		if (item[0] == REG_DELAY) {
+			mdelay(item[1]);
+			err = 0;
+		} else {
+			err = dohofpga_i2c_write(sd, item, 4);
+		}
+
+		if (err < 0)
+			v4l_info(client, "%s: register set failed\n", \
+			__func__);
+	}
+
+	return err;
+}
+
+static int
+__dohofpga_init_2bytes(struct v4l2_subdev *sd, unsigned short *reg[], int total)
+{
+	struct i2c_client *client = v4l2_get_subdevdata(sd);
+	int err = -EINVAL, i;
+	unsigned short *item;
+
+//	for (i = 0; i < total; i++) {
+//		item = (unsigned short *) &reg[i];
+//		if (item[0] == REG_DELAY) {
+//			mdelay(item[1]);
+//			err = 0;
+//		} else {
+//			err = dohofpga_write(sd, item[0], item[1]);
+//		}
+//
+	//	if (err < 0)
+	//		v4l_info(client, "%s: register set failed\n", \
+	//		__func__);
+	//}
+
+	return err;
+}
+
+static int
+__dohofpga_init_2byte(struct v4l2_subdev *sd, unsigned short reg[], int total)
+{
+	struct i2c_client *client = v4l2_get_subdevdata(sd);
+	int err = -EINVAL, i;
+	unsigned short *item;
+
+//	for (i = 0; i < total; i+=2) {
+//		item = (unsigned short *) &reg[i];
+//		if (item[0] == REG_DELAY) {
+//			mdelay(item[1]);
+//			err = 0;
+//		} else {
+//			err = dohofpga_write(sd, item[0], item[1]);
+//		}
+//
+	//	if (err < 0){
+	//		v4l_info(client, "%s: register set failed\n", \
+	//		__func__);
+	//		printk("%s: register set failed\n", __func__);
+	//		}
+	//}
+
+	return err;
+}
+
+static int dohofpga_init(struct v4l2_subdev *sd, u32 val)
+{
+	struct i2c_client *client = v4l2_get_subdevdata(sd);
+	int err = -EINVAL;
+
+	v4l_info(client, "%s: camera initialization start\n", __func__);
+
+
+	err = __dohofpga_init_2byte(sd, \
+		(unsigned short *) dohofpga_init0, DOHOFPGA_INIT0);
+
+	//if (err < 0) {
+	//	v4l_err(client, "%s: camera initialization failed\n", \
+	//		__func__);
+	//	return -EIO;	/* FIXME */
+	//}
+
+	return 0;
+}
+
+static int dohofpga_s_power(struct v4l2_subdev *sd, int on)
+{
+	struct i2c_client *client = v4l2_get_subdevdata(sd);
+	struct dohofpga_state *state = to_state(sd);
+	struct dohofpga_mbus_platform_data *pdata = state->pdata;
+	int ret;
+
+	/* bug report */
+	BUG_ON(!pdata);
+	if(pdata->set_clock) {
+		ret = pdata->set_clock(&client->dev, on);
+		if(ret)
+			return -EIO;
+	}
+
+	/* setting power */
+	if(pdata->set_power) {
+		ret = pdata->set_power(on);
+		if(ret)
+			return -EIO;
+		if(on)
+			return dohofpga_init(sd, 0);
+	}
+
+	return 0;
+}
+
+static int dohofpga_sleep(struct v4l2_subdev *sd)
+{
+	struct i2c_client *client = v4l2_get_subdevdata(sd);
+	int err = -EINVAL, i;
+
+	v4l_info(client, "%s: sleep mode\n", __func__);
+
+	for (i = 0; i < DOHOFPGA_SLEEP_REGS; i++) {
+		if (dohofpga_sleep_reg[i][0] == REG_DELAY) {
+			mdelay(dohofpga_sleep_reg[i][1]);
+			err = 0;
+		} else {
+			err = dohofpga_write(sd, dohofpga_sleep_reg[i][0], \
+				dohofpga_sleep_reg[i][1]);
+		}
+
+		if (err < 0)
+			v4l_info(client, "%s: register set failed\n", __func__);
+	}
+
+	if (err < 0) {
+		v4l_err(client, "%s: sleep failed\n", __func__);
+		return -EIO;
+	}
+
+	return 0;
+}
+
+static int dohofpga_wakeup(struct v4l2_subdev *sd)
+{
+	struct i2c_client *client = v4l2_get_subdevdata(sd);
+	int err = -EINVAL, i;
+
+	v4l_info(client, "%s: wakeup mode\n", __func__);
+
+	for (i = 0; i < DOHOFPGA_WAKEUP_REGS; i++) {
+		if (dohofpga_wakeup_reg[i][0] == REG_DELAY) {
+			mdelay(dohofpga_wakeup_reg[i][1]);
+			err = 0;
+		} else {
+			err = dohofpga_write(sd, dohofpga_wakeup_reg[i][0], \
+				dohofpga_wakeup_reg[i][1]);
+		}
+
+		if (err < 0)
+			v4l_info(client, "%s: register set failed\n", __func__);
+	}
+
+	if (err < 0) {
+		v4l_err(client, "%s: wake up failed\n", __func__);
+		return -EIO;
+	}
+
+	return 0;
+}
+
+static int dohofpga_s_stream(struct v4l2_subdev *sd, int enable)
+{
+	struct dohofpga_state *state = to_state(sd);
+	struct i2c_client *client = v4l2_get_subdevdata(sd);
+	
+	int err=0;
+	printk("%s %d \n",__func__,enable);
+
+	switch (enable) {
+		case STREAM_MODE_CAM_ON:
+			printk("%s STREAM_MODE_CAM_ON\n",__func__);
+			err = __dohofpga_init_2byte(sd, \
+				(unsigned short *) Viewfinder_ON, DOHOFPGA_Viewfinder_ON);
+			//if (err < 0) {
+			//	v4l_err(client, "%s: camera i2c setting failed\n", \
+			//		__func__);
+			//	return -EIO;	/* FIXME */
+			//}
+
+			break;
+		case STREAM_MODE_CAM_OFF:
+			printk("%s STREAM_MODE_CAM_OFF\n",__func__);
+			err = __dohofpga_init_2byte(sd, \
+				(unsigned short *) Viewfinder_OFF, DOHOFPGA_Viewfinder_OFF);
+			//if (err < 0) {
+			//	v4l_err(client, "%s: camera i2c setting failed\n", \
+			//		__func__);
+			//	return -EIO;	/* FIXME */
+			//}
+			break;
+		default:
+			
+			break;
+		}
+
+
+return err;
+//	return enable ? dohofpga_wakeup(sd) : dohofpga_sleep(sd);
+
+}
+
+static const struct v4l2_subdev_core_ops dohofpga_core_ops = {
+	.init = dohofpga_init,	/* initializing API */
+	.s_power = dohofpga_s_power,
+	.queryctrl = dohofpga_queryctrl,
+	.querymenu = dohofpga_querymenu,
+	.g_ctrl = dohofpga_g_ctrl,
+	.s_ctrl = dohofpga_s_ctrl,
+};
+
+static const struct v4l2_subdev_video_ops dohofpga_video_ops = {
+	.s_crystal_freq = dohofpga_s_crystal_freq,
+	.g_mbus_fmt = dohofpga_g_fmt,
+	.s_mbus_fmt = dohofpga_s_fmt,
+	.enum_framesizes = dohofpga_enum_framesizes,
+	.enum_frameintervals = dohofpga_enum_frameintervals,
+	.g_parm = dohofpga_g_parm,
+	.s_parm = dohofpga_s_parm,
+	.s_stream = dohofpga_s_stream,
+};
+
+static const struct v4l2_subdev_ops dohofpga_ops = {
+	.core = &dohofpga_core_ops,
+	.video = &dohofpga_video_ops,
+};
+
+/*
+ * dohofpga_probe
+ * Fetching platform data is being done with s_config subdev call.
+ * In probe routine, we just register subdev device
+ */
+static int dohofpga_probe(struct i2c_client *client,
+			 const struct i2c_device_id *id)
+{
+	struct dohofpga_state *state;
+	struct v4l2_subdev *sd;
+	struct dohofpga_mbus_platform_data *pdata = client->dev.platform_data;
+
+	if (!pdata) {
+		dev_err( &client->dev, "null platform data");
+		return -EIO;
+	}
+
+	state = kzalloc(sizeof(struct dohofpga_state), GFP_KERNEL);
+	if (state == NULL)
+		return -ENOMEM;
+
+	sd = &state->sd;
+	strcpy(sd->name, DOHOFPGA_DRIVER_NAME);
+	state->pdata = client->dev.platform_data;
+
+	/* set default data from sensor specific value */
+	state->fmt.width = pdata->fmt.width;
+	state->fmt.height = pdata->fmt.height;
+	state->fmt.code = pdata->fmt.code;
+
+	/* Registering subdev */
+	v4l2_i2c_subdev_init(sd, client, &dohofpga_ops);
+
+	/* needed for acquiring subdevice by this module name */
+	snprintf(sd->name, sizeof(sd->name), DOHOFPGA_DRIVER_NAME);
+
+	dev_info(&client->dev, "id: %d, fmt.code: %d, res: res: %d x %d",
+	    pdata->id, pdata->fmt.code,
+	    pdata->fmt.width, pdata->fmt.height);
+	dev_info(&client->dev, "dohofpga has been probed\n");
+
+	return 0;
+}
+
+
+static int dohofpga_remove(struct i2c_client *client)
+{
+	struct v4l2_subdev *sd = i2c_get_clientdata(client);
+
+	v4l2_device_unregister_subdev(sd);
+	kfree(to_state(sd));
+	return 0;
+}
+
+static const struct i2c_device_id dohofpga_id[] = {
+	{ DOHOFPGA_DRIVER_NAME, 0 },
+	{ },
+};
+MODULE_DEVICE_TABLE(i2c, dohofpga_id);
+
+static struct i2c_driver dohofpga_i2c_driver = {
+	.driver = {
+		.name	= DOHOFPGA_DRIVER_NAME,
+	},
+	.probe		= dohofpga_probe,
+	.remove		= dohofpga_remove,
+	.id_table	= dohofpga_id,
+};
+
+static int __init dohofpga_mod_init(void)
+{
+	return i2c_add_driver(&dohofpga_i2c_driver);
+}
+
+static void __exit dohofpga_mod_exit(void)
+{
+	i2c_del_driver(&dohofpga_i2c_driver);
+}
+module_init(dohofpga_mod_init);
+module_exit(dohofpga_mod_exit);
+
+MODULE_DESCRIPTION("DOHOFPGA - ivc/doho fpga camera interface driver");
+MODULE_AUTHOR("dominik.honegger <dominik.honegger@inf.ethz.ch>");
+MODULE_LICENSE("GPL");
+
diff -Naur org/drivers/media/video/dohofpga.h ths/drivers/media/video/dohofpga.h
--- org/drivers/media/video/dohofpga.h	1970-01-01 01:00:00.000000000 +0100
+++ ths/drivers/media/video/dohofpga.h	2013-07-10 18:09:52.445999907 +0200
@@ -0,0 +1,2382 @@
+/* linux/drivers/media/video/dohofpga.h
+ *
+ * Copyright (c) 2013 intsitute for visual computing, ETH Zuerich
+ * http://ivc.ethz.ch/
+ * based on mt9m113
+ * Copyright (c) 2010 Samsung Electronics Co., Ltd.
+ * http://www.samsung.com/
+ *
+ * Driver for dominik honeggers fpga camara interface 
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ *
+ */
+
+#define DOHOFPGA_COMPLETE
+#undef DOHOFPGA_COMPLETE
+#ifndef __DOHOFPGA_H__
+#define __DOHOFPGA_H__
+
+struct dohofpga_reg {
+	unsigned short addr;
+	unsigned short val;
+};
+
+struct dohofpga_regset_type {
+	unsigned char *regset;
+	int len;
+};
+
+/*
+ * Macro
+ */
+#define REGSET_LENGTH(x)	(sizeof(x)/sizeof(dohofpga_reg))
+
+/*
+ * Host S/W Register interface (0x70000000-0x70002000)
+ */
+/* Initialization section */
+#define DOHOFPGA_Speed_368Mbps		0
+#define DOHOFPGA_Speed_464Mbps		1
+#define DOHOFPGA_Speed_552Mbps		2
+#define DOHOFPGA_Speed_648Mbps		3
+#define DOHOFPGA_Speed_736Mbps		4
+#define DOHOFPGA_Speed_832Mbps		5
+#define DOHOFPGA_Speed_920Mbps		6
+
+#define DOHOFPGA4Khz_0Mhz		0x0000
+#define DOHOFPGA4Khz_46Mhz		0x2CEC
+#define DOHOFPGA4Khz_58Mhz		0x38A4
+#define DOHOFPGA4Khz_69Mhz		0x4362
+#define DOHOFPGA4Khz_81Mhz		0x4F1A
+#define DOHOFPGA4Khz_91Mhz		0x58DE
+#define DOHOFPGA4Khz_92Mhz		0x59D8
+#define DOHOFPGA4Khz_93Mhz		0x5AD2
+#define DOHOFPGA4Khz_104Mhz		0x6590
+#define DOHOFPGA4Khz_115Mhz		0x704E
+
+#define DOHOFPGAFrTime_30fps		0x014D	/*  33.3ms -> 30 fps */
+#define DOHOFPGAFrTime_15fps		0x029A	/*  66.6ms -> 15 fps */
+#define DOHOFPGAFrTime_7P5fps		0x0535	/*  133.3ms -> 7.5 fps */
+#define DOHOFPGAFrTime_1P5fps		0x1964	/*  650.0ms -> 1.5 fps */
+/*=====================================*/
+/*========Register map for DOHOFPGA EVT1(Don't modify)===========*/
+#define DOHOFPGA_REG_TC_IPRM_InClockLSBs				0x0238
+#define DOHOFPGA_REG_TC_IPRM_InClockMSBs				0x023A
+#define DOHOFPGA_REG_TC_IPRM_UseNPviClocks			0x0252
+#define DOHOFPGA_REG_TC_IPRM_UseNMipiClocks			0x0254
+#define DOHOFPGA_REG_TC_IPRM_NumberOfMipiLanes			0x0256
+#define DOHOFPGA_REG_TC_IPRM_OpClk4KHz_0				0x025A
+#define DOHOFPGA_REG_TC_IPRM_MinOutRate4KHz_0			0x025C
+#define DOHOFPGA_REG_TC_IPRM_MaxOutRate4KHz_0			0x025E
+#define DOHOFPGA_REG_TC_IPRM_InitParamsUpdated			0x026E
+#define DOHOFPGA_REG_TC_GP_EnablePreview				0x0280
+#define DOHOFPGA_REG_TC_GP_EnablePreviewChanged			0x0282
+#define DOHOFPGA_REG_TC_GP_NewConfigSync				0x0290
+#define DOHOFPGA_REG_TC_GP_ActivePrevConfig			0x02A4
+#define DOHOFPGA_REG_TC_GP_PrevConfigChanged			0x02A6
+#define DOHOFPGA_REG_TC_GP_PrevOpenAfterChange			0x02A8
+#define DOHOFPGA_REG_0TC_PCFG_usWidth				0x02E2
+#define DOHOFPGA_REG_0TC_PCFG_usHeight				0x02E4
+#define DOHOFPGA_REG_0TC_PCFG_Format				0x02E6
+#define DOHOFPGA_REG_0TC_PCFG_usMaxOut4KHzRate			0x02E8
+#define DOHOFPGA_REG_0TC_PCFG_usMinOut4KHzRate			0x02EA
+#define DOHOFPGA_REG_0TC_PCFG_PVIMask				0x02F0
+#define DOHOFPGA_REG_0TC_PCFG_uClockInd				0x02F8
+#define DOHOFPGA_REG_0TC_PCFG_FrRateQualityType			0x02FC
+#define DOHOFPGA_REG_0TC_PCFG_usFrTimeType			0x02FA
+#define DOHOFPGA_REG_0TC_PCFG_usMaxFrTimeMsecMult10		0x02FE
+#define DOHOFPGA_REG_0TC_PCFG_usMinFrTimeMsecMult10		0x0300
+
+#define DOHOFPGA_PCLK_MIN	DOHOFPGA4Khz_115Mhz
+#define DOHOFPGA_PCLK_MAX	DOHOFPGA4Khz_115Mhz
+
+#define DOHOFPGA_FrTime_MAX	DOHOFPGAFrTime_30fps
+/*
+ * User defined commands
+ */
+/* S/W defined features for tune */
+#define REG_DELAY	0xFFFF	/* in ms */
+#define REG_CMD		0xFFFF	/* Followed by command */
+
+/* Following order should not be changed */
+enum image_size_dohofpga {
+	/* This SoC supports upto SXGA (1280*1024) */
+#if 0
+	QQVGA, /* 160*120*/
+	QCIF, /* 176*144 */
+	QVGA, /* 320*240 */
+	CIF, /* 352*288 */
+#endif
+	VGA, /* 640*480 */
+#if 0
+	SVGA, /* 800*600 */
+	HD720P, /* 1280*720 */
+	SXGA, /* 1280*1024 */
+#endif
+};
+
+/*
+ * Following values describe controls of camera
+ * in user aspect and must be match with index of dohofpga_regset[]
+ * These values indicates each controls and should be used
+ * to control each control
+ */
+enum dohofpga_control {
+	DOHOFPGA_INIT,
+	DOHOFPGA_EV,
+	DOHOFPGA_AWB,
+	DOHOFPGA_MWB,
+	DOHOFPGA_EFFECT,
+	DOHOFPGA_CONTRAST,
+	DOHOFPGA_SATURATION,
+	DOHOFPGA_SHARPNESS,
+};
+
+#define DOHOFPGA_REGSET(x)	{	\
+	.regset = x,			\
+	.len = sizeof(x)/sizeof(dohofpga_reg),}
+
+/*
+ * User tuned register setting values
+ */
+unsigned short dohofpga_init0[]={
+//mclk : 24MHz
+
+//pclk : 60MHz
+
+//preview : 640 x 480 (30fps)
+
+//capture : 1280 x 960
+
+//
+
+//[1. CA?a AAUA]
+
+//			
+
+ 0x001c, 0x0001,//
+
+ 0x001c, 0x0000,//
+
+ 0xffff, 0x000a, // //DELAY=10
+
+
+
+ 0x0014,0x304A,//
+
+	
+
+// 0xffff, 0x012c,//
+
+ 0x0016, 0x40ff,//
+
+ 0x0018, 0x0028,//
+
+
+
+ 0x0014, 0x2147,//
+
+ 0x0014, 0x2143,//
+
+ 0x0014, 0x2145,//
+
+ 0x0010, 0x0114,//
+
+ 0x0012, 0x1FF1,//
+
+ 0x0014, 0x2545,//
+
+ 0x0014, 0x2547,//
+
+ 0x0014, 0x3447,//
+
+ 0xffff, 0x000a,////DELAY= 3	 
+
+ 0x0014, 0x3047,//
+
+ 0x0014, 0x3046,//
+
+
+
+ 0x0014, 0x3047,//
+
+ 0x0014, 0x3046,//
+
+ 0x001E, 0x0772,// // new 2010 0705
+
+ 0x332E, 0x0200,// // new 2010 0705
+
+	
+
+ 0x098C, 0x2703,// output a
+
+ 0x0990, 0x0280,////640 w
+
+ 0x098C, 0x2705,// output a
+
+ 0x0990, 0x01E0,//// 480 w
+
+ 0x098C, 0x2707,//  output B
+
+	//NvOdmImagerI2c16Write16(&pContext->I2c, 0x0990, 0x0500//
+
+ 0x0990, 0x0500, //400
+
+ 0x098C, 0x2709,// output C
+
+	//NvOdmImagerI2c16Write16(&pContext->I2c, 0x0990, 0x03C0//
+
+ 0x0990, 0x03c0,	//300//
+
+ 0x098C, 0x270D,//
+
+ 0x0990, 0x0000,//
+
+ 0x098C, 0x270F,//
+
+ 0x0990, 0x0000,//
+
+ 0x098C, 0x2711,//
+
+ 0x0990, 0x03CD,//
+
+ 0x098C, 0x2713,//
+
+ 0x0990, 0x050D,//
+
+ 0x098C, 0x2715,//
+
+ 0x0990, 0x2111,//
+
+ 0x098C, 0x2717,//
+
+	//NvOdmImagerI2c16Write16(&pContext->I2c, 0x0990, 0x046C//
+
+ 0x0990, 0x046C,//	// sungmin.woo 20100720 Mirrored images for preview
+
+ 0x098C, 0x2719,//
+
+ 0x0990, 0x00AC,//
+
+ 0x098C, 0x271B,//
+
+ 0x0990, 0x01F1,//
+
+ 0x098C, 0x271D,//
+
+ 0x0990, 0x013F,//
+
+ 0x098C, 0x271F,//
+
+ 0x0990, 0x0255,//
+
+ 0x098C, 0x2721,//
+
+ 0x0990, 0x0722,//
+
+ 0x098C, 0x2723,//
+
+ 0x0990, 0x0004,//
+
+ 0x098C, 0x2725,//
+
+ 0x0990, 0x0004,//
+
+ 0x098C, 0x2727,//
+
+	//NvOdmImagerI2c16Write16(&pContext->I2c, 0x0990, 0x040B//
+
+ 0x0990, 0x03CB,//	// from aptina choi's fix
+
+ 0x098C, 0x2729,//
+
+ 0x0990, 0x050B,//
+
+ 0x098C, 0x272B,//
+
+ 0x0990, 0x2111,//
+
+ 0x098C, 0x272D,//
+
+	//NvOdmImagerI2c16Write16(&pContext->I2c, 0x0990, 0x0024//
+
+ 0x0990, 0x0025,//	// sungmin.woo 20100720 Mirrored images for capture
+
+ 0x098C, 0x272F,//
+
+ 0x0990, 0x004C,//
+
+ 0x098C, 0x2731,//
+
+ 0x0990, 0x00F9,//
+
+ 0x098C, 0x2733,//
+
+ 0x0990, 0x00A7,//
+
+ 0x098C, 0x2735,//
+
+ 0x0990, 0x048B,//
+
+ 0x098C, 0x2737,//
+
+ 0x0990, 0x0722,//
+
+ 0x098C, 0x2739,// crop x0 a
+
+ 0x0990, 0x0000,//
+
+ 0x098C, 0x273B,// crop x1 a
+
+ 0x0990, 0x027F,//
+
+ 0x098C, 0x273D,// crop y0 a
+
+ 0x0990, 0x0000,//
+
+ 0x098C, 0x273F,//crop y1 a
+
+ 0x0990, 0x01DF,//
+
+ 0x098C, 0x2747,//crop x0 b
+
+ 0x0990, 0x0000,//
+
+ 0x098C, 0x2749,//crop x1 b
+
+ 0x0990, 0x04FF,//
+
+ 0x098C, 0x274B,//crop y0 b
+
+ 0x0990, 0x0000,//
+
+ 0x098C, 0x274D,//crop y1 b
+
+	//NvOdmImagerI2c16Write16(&pContext->I2c, 0x0990, 0x03FF//
+
+ 0x0990, 0x03BF,//	// from aptina choi's fix
+
+ 0x098C, 0x222D,//
+
+ 0x0990, 0x0089,//
+
+ 0x098C, 0xA404,//
+
+ 0x0990, 0x0010,//
+
+ 0x098C, 0xA408,//
+
+ 0x0990, 0x0021,//
+
+ 0x098C, 0xA409,//
+
+ 0x0990, 0x0023,//
+
+ 0x098C, 0xA40A,//
+
+ 0x0990, 0x0028,//
+
+ 0x098C, 0xA40B,//
+
+ 0x0990, 0x002A,//
+
+ 0x098C, 0x2411,//
+
+ 0x0990, 0x0089,//
+
+ 0x098C, 0x2413,//
+
+ 0x0990, 0x00A4,//
+
+ 0x098C, 0x2415,//
+
+ 0x0990, 0x0089,//
+
+ 0x098C, 0x2417,//
+
+ 0x0990, 0x00A4,//
+
+ 0x098C, 0xA40D,//
+
+ 0x0990, 0x0002,//
+
+ 0x098C, 0xA40E,//
+
+ 0x0990, 0x0003,//
+
+ 0x098C, 0xA410,//
+
+ 0x0990, 0x000A,//
+
+	//[High Power Preview Mode]
+
+ 0x098C, 0x275f,//
+
+ 0x0990, 0x0596,//
+
+ 0x098C, 0x2761,//
+
+ 0x0990, 0x0094,//
+
+	//[pevuew 0 seq]
+
+ 0x098C, 0xa117,//
+
+ 0x0990, 0x0002,//
+
+ 0x098C, 0xa118,//
+
+ 0x0990, 0x0001,//
+
+ 0x098C, 0xa119,//
+
+ 0x0990, 0x0001,//
+
+ 0x098C, 0xa11a,//
+
+ 0x0990, 0x0001,//
+
+	//[pevuew 1 seq]
+
+ 0x098C, 0xa11d,//
+
+ 0x0990, 0x0002,//
+
+ 0x098C, 0xa11e,//
+
+ 0x0990, 0x0001,//
+
+ 0x098C, 0xa11f,//
+
+ 0x0990, 0x0001,//
+
+ 0x098C, 0xa120,//
+
+ 0x0990, 0x0001,//
+
+	//[Lens Correction 95%]
+
+ 0x364E, 0x0730,//
+
+ 0x3650, 0x1E4E,//
+
+ 0x3652, 0x14F1,//
+
+ 0x3654, 0x32CF,//
+
+ 0x3656, 0x734F,//
+
+ 0x3658, 0x0330,//
+
+ 0x365A, 0xF1AD,//
+
+ 0x365C, 0x2731,//
+
+ 0x365E, 0x550E,//
+
+ 0x3660, 0x6F8F,//
+
+ 0x3662, 0x0250,//
+
+ 0x3664, 0x01AE,//
+
+ 0x3666, 0x7FD0,//
+
+ 0x3668, 0x03EF,//
+
+ 0x366A, 0x442F,//
+
+ 0x366C, 0x0250,//
+
+ 0x366E, 0x82EE,//
+
+ 0x3670, 0x0591,//
+
+ 0x3672, 0x128E,//
+
+ 0x3674, 0x540F,//
+
+ 0x3676, 0x650D,//
+
+ 0x3678, 0x714C,//
+
+ 0x367A, 0x272E,//
+
+ 0x367C, 0x09CA,//
+
+ 0x367E, 0xD12E,//
+
+ 0x3680, 0x652D,//
+
+ 0x3682, 0x9C0D,//
+
+ 0x3684, 0x172F,//
+
+ 0x3686, 0xB64D,//
+
+ 0x3688, 0xB3EF,//
+
+ 0x368A, 0x1F6D,//
+
+ 0x368C, 0xAA2D,//
+
+ 0x368E, 0x68CA,//
+
+ 0x3690, 0x300D,//
+
+ 0x3692, 0x826E,//
+
+ 0x3694, 0x13CD,//
+
+ 0x3696, 0x37AB,//
+
+ 0x3698, 0x2B2D,//
+
+ 0x369A, 0xB52A,//
+
+ 0x369C, 0x874F,//
+
+ 0x369E, 0x5390,//
+
+ 0x36A0, 0x0370,//
+
+ 0x36A2, 0x3812,//
+
+ 0x36A4, 0xFAB0,//
+
+ 0x36A6, 0xBE13,//
+
+ 0x36A8, 0x7F90,//
+
+ 0x36AA, 0xA5AC,//
+
+ 0x36AC, 0x0393,//
+
+ 0x36AE, 0x1DAD,//
+
+ 0x36B0, 0xF693,//
+
+ 0x36B2, 0x3C90,//
+
+ 0x36B4, 0x5CCF,//
+
+ 0x36B6, 0x3E72,//
+
+ 0x36B8, 0x8F70,//
+
+ 0x36BA, 0xABB3,//
+
+ 0x36BC, 0x5390,//
+
+ 0x36BE, 0x06AE,//
+
+ 0x36C0, 0x23F2,//
+
+ 0x36C2, 0x9FB0,//
+
+ 0x36C4, 0x93F3,//
+
+ 0x36C6, 0xA0AA,//
+
+ 0x36C8, 0x43CD,//
+
+ 0x36CA, 0x4E0A,//
+
+ 0x36CC, 0xE750,//
+
+ 0x36CE, 0xDAF1,//
+
+ 0x36D0, 0x50EB,//
+
+ 0x36D2, 0x88CB,//
+
+ 0x36D4, 0xAE0C,//
+
+ 0x36D6, 0x256E,//
+
+ 0x36D8, 0xA36F,//
+
+ 0x36DA, 0xC06E,//
+
+ 0x36DC, 0x844D,//
+
+ 0x36DE, 0x8CED,//
+
+ 0x36E0, 0x9110,//
+
+ 0x36E2, 0xADD1,//
+
+ 0x36E4, 0xEA2D,//
+
+ 0x36E6, 0x1BAE,//
+
+ 0x36E8, 0xD86E,//
+
+ 0x36EA, 0xBF0D,//
+
+ 0x36EC, 0xED30,//
+
+ 0x36EE, 0x224F,//
+
+ 0x36F0, 0xCC10,//
+
+ 0x36F2, 0xAAB2,//
+
+ 0x36F4, 0x510E,//
+
+ 0x36F6, 0xDC54,//
+
+ 0x36F8, 0x29B0,//
+
+ 0x36FA, 0xE5ED,//
+
+ 0x36FC, 0x90F3,//
+
+ 0x36FE, 0xA811,//
+
+ 0x3700, 0xE814,//
+
+ 0x3702, 0x3810,//
+
+ 0x3704, 0xFE2F,//
+
+ 0x3706, 0xA1B2,//
+
+ 0x3708, 0x328D,//
+
+ 0x370A, 0xBC34,//
+
+ 0x370C, 0x2D4F,//
+
+ 0x370E, 0xEA70,//
+
+ 0x3710, 0xBCF1,//
+
+ 0x3712, 0x7BD1,//
+
+ 0x3714, 0xED54,//
+
+ 0x3644, 0x0280,//
+
+ 0x3642, 0x01C0,//
+
+ 0x3210, 0x01A8,//
+
+//
+
+//	NvOdmImagerI2cRead16(&pContext->I2c, 0x3210, &RegVAEC//
+
+//	RegVAEC |= (1<<3//
+
+//	
+
+// 0x3210,RegVAEC//
+
+	
+
+ 0x098C, 0x2306,//
+
+ 0x0990, 0x00A4,//
+
+ 0x098C, 0x2308,//
+
+ 0x0990, 0x00D4,//
+
+ 0x098C, 0x230A,//
+
+ 0x0990, 0xFFBD,//
+
+ 0x098C, 0x230C,//
+
+ 0x0990, 0xFF68,//
+
+ 0x098C, 0x230E,//
+
+ 0x0990, 0x0284,//
+
+ 0x098C, 0x2310,//
+
+ 0x0990, 0xFF70,//
+
+ 0x098C, 0x2312,//
+
+ 0x0990, 0xFFE5,//
+
+ 0x098C, 0x2314,//
+
+ 0x0990, 0xFF1B,//
+
+ 0x098C, 0x2316,//
+
+ 0x0990, 0x0259,//
+
+ 0x098C, 0x2318,// 
+
+ 0x0990, 0x002B,//              
+
+ 0x098C, 0x231A,//
+
+ 0x0990, 0x0042,//      
+
+ 0x098C, 0x231C,//
+
+ 0x0990, 0x002D,//             
+
+ 0x098C, 0x231E,//
+
+ 0x0990, 0xFF32,//          
+
+ 0x098C, 0x2320,//
+
+ 0x0990, 0x0045,//   
+
+ 0x098C, 0x2322,//
+
+ 0x0990, 0x0034,//
+
+ 0x098C, 0x2324,//
+
+ 0x0990, 0xFF52,//            
+
+ 0x098C, 0x2326,//
+
+ 0x0990, 0x002A,//   
+
+ 0x098C, 0x2328,//
+
+ 0x0990, 0xFFF8,//
+
+ 0x098C, 0x232A,//
+
+ 0x0990, 0x0052,//   
+
+ 0x098C, 0x232C,//
+
+ 0x0990, 0xFF61,//  
+
+ 0x098C, 0x232E,//
+
+ 0x0990, 0x0008,//
+
+ 0x098C, 0x2330,//
+
+ 0x0990, 0xFFE7,// 
+
+ 0x098C, 0xA348,//
+
+ 0x0990, 0x0008,//
+
+ 0x098C, 0xA349,//
+
+ 0x0990, 0x0002,//
+
+ 0x098C, 0xA34A,//
+
+ 0x0990, 0x0059,//
+
+ 0x098C, 0xA34B,//
+
+ 0x0990, 0x00A6,//
+
+ 0x098C, 0xA34C,//
+
+ 0x0990, 0x0059,//
+
+ 0x098C, 0xA34D,//
+
+ 0x0990, 0x00a6,//
+
+ 0x098C, 0xA351,//
+
+ 0x0990, 0x0000,//
+
+ 0x098C, 0xA352,//
+
+ 0x0990, 0x007F,//
+
+ 0x098C, 0xA354,//
+
+ 0x0990, 0x0043,//
+
+ 0x098C, 0xA355,//
+
+ 0x0990, 0x0002,//
+
+ 0x098C, 0xA35D,//
+
+ 0x0990, 0x0078,//
+
+ 0x098C, 0xA35E,//
+
+ 0x0990, 0x0086,//
+
+ 0x098C, 0xA35F,//
+
+ 0x0990, 0x007E,//
+
+ 0x098C, 0xA360,//
+
+ 0x0990, 0x0082,//
+
+ 0x098C, 0xA365,//
+
+ 0x0990, 0x0010,//
+
+	//[true gray] 
+
+ 0x098C, 0xA363,//
+
+ 0x0990, 0x00C7,//
+
+ 0x098C, 0xA364,//
+
+ 0x0990, 0x00F0,//
+
+	//[K FACTOR]
+
+ 0x098C, 0xA366,//
+
+ 0x0990, 0x007D,//
+
+ 0x098C, 0xA367,//
+
+ 0x0990, 0x0080,//
+
+ 0x098C, 0xA368,//
+
+ 0x0990, 0x0080,//
+
+ 0x098C, 0xA369,//
+
+ 0x0990, 0x0080,//
+
+ 0x098C, 0xA36A,//
+
+ 0x0990, 0x0077,//
+
+ 0x098C, 0xA36B,//
+
+ 0x0990, 0x0078,//
+
+	//lowlight bluish
+
+ 0x35A2, 0x00A4,//
+
+ 0x3240, 0xC802,//
+
+	//[AFD]
+
+	////Auto flicker detection
+
+ 0x098C, 0xA11E,//
+
+ 0x0990, 0x0001,//
+
+ 0x098C, 0xA404,//
+
+ 0x0990, 0x0000,//
+
+	//[virtgain]
+
+ 0x098C, 0xA20C,//
+
+ 0x0990, 0x000C,//
+
+ 0x098C, 0x2212,//
+
+ 0x0990, 0x01A0,//
+
+ 0x098C, 0xA20D,//
+
+ 0x0990, 0x0017,//
+
+ 0x098C, 0xA20E,//
+
+ 0x0990, 0x0080,//
+
+ 0x098C, 0xA216,//
+
+ 0x0990, 0x0060,//
+
+ 0x098C, 0xA11D,//
+
+ 0x0990, 0x0002,//
+
+
+
+	                                       
+
+	                                       
+
+	//[no gain up3]                        
+
+ 0x098C, 0xAB2C,//
+
+ 0x0990, 0x0006,//
+
+ 0x098C, 0xAB2D,//
+
+ 0x0990, 0x000e,//
+
+ 0x098C, 0xAB2E,//
+
+ 0x0990, 0x0006,//
+
+ 0x098C, 0xAB2F,//
+
+ 0x0990, 0x0006,//
+
+ 0x098C, 0xAB30,//
+
+ 0x0990, 0x001e,//
+
+ 0x098C, 0xAB31,//
+
+ 0x0990, 0x000e,//
+
+ 0x098C, 0xAB32,//
+
+ 0x0990, 0x001e,//
+
+ 0x098C, 0xAB33,//
+
+ 0x0990, 0x001e,//
+
+ 0x098C, 0xAB34,//
+
+ 0x0990, 0x0008,//
+
+ 0x098C, 0xAB35,//
+
+ 0x0990, 0x0080,//
+
+	//[AE setting]	         
+
+ 0x098C, 0xA207,//	
+
+ 0x0990, 0x0004,//
+
+ 0x098C, 0xA24F,//	
+
+ 0x0990, 0x0036,//
+
+ 0x098C, 0x2257,//	
+
+ 0x0990, 0x2710,//
+
+ 0x098C, 0x2250,//	
+
+ 0x0990, 0x1B58,//
+
+ 0x098C, 0x2252,//	
+
+ 0x0990, 0x32C8,//
+
+//[black gamma contrast]
+
+ 0x098C, 0x2B1B,// 	// MCU_ADDRESS [HG_BRIGHTNESSMETRIC]
+
+ 0x0990, 0x0643,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB37,// 	// MCU_ADDRESS [HG_GAMMA_MORPH_CTRL]
+
+ 0x0990, 0x0003,// 	// MCU_DATA_0
+
+ 0x098C, 0x2B38,// 	// MCU_ADDRESS [HG_GAMMASTARTMORPH]
+
+ 0x0990, 0x2800,//	        // MCU_DATA_0
+
+ 0x098C, 0x2B3A,// 	// MCU_ADDRESS [HG_GAMMASTOPMORPH]
+
+ 0x0990, 0x46fe,// 	// MCU_DATA_0
+
+//black 06
+
+ 0x098C, 0xAB3C,// 	// MCU_ADDRESS [HG_GAMMA_TABLE_A_0]
+
+ 0x0990, 0x0000,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB3D,// 	// MCU_ADDRESS [HG_GAMMA_TABLE_A_1]
+
+ 0x0990, 0x0008,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB3E,// 	// MCU_ADDRESS [HG_GAMMA_TABLE_A_2]
+
+ 0x0990, 0x0019,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB3F,// 	// MCU_ADDRESS [HG_GAMMA_TABLE_A_3]
+
+ 0x0990, 0x0035,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB40,// 	// MCU_ADDRESS [HG_GAMMA_TABLE_A_4]
+
+ 0x0990, 0x0056,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB41,// 	// MCU_ADDRESS [HG_GAMMA_TABLE_A_5]
+
+ 0x0990, 0x006F,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB42,// 	// MCU_ADDRESS [HG_GAMMA_TABLE_A_6]
+
+ 0x0990, 0x0085,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB43,// 	// MCU_ADDRESS [HG_GAMMA_TABLE_A_7]
+
+ 0x0990, 0x0098,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB44,// 	// MCU_ADDRESS [HG_GAMMA_TABLE_A_8]
+
+ 0x0990, 0x00A7,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB45,// 	// MCU_ADDRESS [HG_GAMMA_TABLE_A_9]
+
+ 0x0990, 0x00B4,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB46,// 	// MCU_ADDRESS [HG_GAMMA_TABLE_A_10]
+
+ 0x0990, 0x00C0,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB47,// 	// MCU_ADDRESS [HG_GAMMA_TABLE_A_11]
+
+ 0x0990, 0x00CA,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB48,// 	// MCU_ADDRESS [HG_GAMMA_TABLE_A_12]
+
+ 0x0990, 0x00D4,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB49,// 	// MCU_ADDRESS [HG_GAMMA_TABLE_A_13]
+
+ 0x0990, 0x00DC,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB4A,// 	// MCU_ADDRESS [HG_GAMMA_TABLE_A_14]
+
+ 0x0990, 0x00E4,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB4B,// 	// MCU_ADDRESS [HG_GAMMA_TABLE_A_15]
+
+ 0x0990, 0x00EC,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB4C,// 	// MCU_ADDRESS [HG_GAMMA_TABLE_A_16]
+
+ 0x0990, 0x00F3,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB4D,// 	// MCU_ADDRESS [HG_GAMMA_TABLE_A_17]
+
+ 0x0990, 0x00F9,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB4E,// 	// MCU_ADDRESS [HG_GAMMA_TABLE_A_18]
+
+ 0x0990, 0x00FF,// 	// MCU_DATA_0
+
+//Black 05 contrast 1.35
+
+ 0x098C, 0xAB4F,// 	// MCU_ADDRESS [HG_GAMMA_TABLE_B_0]
+
+ 0x0990, 0x0000,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB50,// 	// MCU_ADDRESS [HG_GAMMA_TABLE_B_1]
+
+ 0x0990, 0x0006,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB51,// 	// MCU_ADDRESS [HG_GAMMA_TABLE_B_2]
+
+ 0x0990, 0x0012,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB52,// 	// MCU_ADDRESS [HG_GAMMA_TABLE_B_3]
+
+ 0x0990, 0x002F,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB53,// 	// MCU_ADDRESS [HG_GAMMA_TABLE_B_4]
+
+ 0x0990, 0x0053,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB54,// 	// MCU_ADDRESS [HG_GAMMA_TABLE_B_5]
+
+ 0x0990, 0x006D,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB55,// 	// MCU_ADDRESS [HG_GAMMA_TABLE_B_6]
+
+ 0x0990, 0x0083,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB56,// 	// MCU_ADDRESS [HG_GAMMA_TABLE_B_7]
+
+ 0x0990, 0x0096,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB57,// 	// MCU_ADDRESS [HG_GAMMA_TABLE_B_8]
+
+ 0x0990, 0x00A6,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB58,// 	// MCU_ADDRESS [HG_GAMMA_TABLE_B_9]
+
+ 0x0990, 0x00B3,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB59,// 	// MCU_ADDRESS [HG_GAMMA_TABLE_B_10]
+
+ 0x0990, 0x00BF,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB5A,// 	// MCU_ADDRESS [HG_GAMMA_TABLE_B_11]
+
+ 0x0990, 0x00CA,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB5B,// 	// MCU_ADDRESS [HG_GAMMA_TABLE_B_12]
+
+ 0x0990, 0x00D3,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB5C,// 	// MCU_ADDRESS [HG_GAMMA_TABLE_B_13]
+
+ 0x0990, 0x00DC,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB5D,// 	// MCU_ADDRESS [HG_GAMMA_TABLE_B_14]
+
+ 0x0990, 0x00E4,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB5E,// 	// MCU_ADDRESS [HG_GAMMA_TABLE_B_15]
+
+ 0x0990, 0x00EB,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB5F,// 	// MCU_ADDRESS [HG_GAMMA_TABLE_B_16]
+
+ 0x0990, 0x00F2,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB60,// 	// MCU_ADDRESS [HG_GAMMA_TABLE_B_17]
+
+ 0x0990, 0x00F9,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB61,// 	// MCU_ADDRESS [HG_GAMMA_TABLE_B_18]
+
+ 0x0990, 0x00FF,// 	// MCU_DATA_0
+
+//[LL-mode-modified]
+
+ 0x098C, 0xAB04,// 	// MCU_ADDRESS [HG_MAX_DLEVEL]
+
+ 0x0990, 0x0040,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB06,// 	// MCU_ADDRESS [HG_PERCENT]
+
+ 0x0990, 0x0005,//		// 3, //0x000A 	// MCU_DATA_0
+
+ 0x098C, 0xAB08,// 	// MCU_ADDRESS [HG_DLEVEL]
+
+ 0x0990, 0x0010,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB20,// 	// MCU_ADDRESS [HG_LL_SAT1]
+
+ 0x0990, 0x0050,//   //63, 	// MCU_DATA_0
+
+ 0x098C, 0xAB21,// 	// MCU_ADDRESS [RESERVED_HG_21]
+
+ 0x0990, 0x001d,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB22,// 	// MCU_ADDRESS [RESERVED_HG_22]
+
+ 0x0990, 0x0007,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB23,// 	// MCU_ADDRESS [RESERVED_HG_23]
+
+ 0x0990, 0x0004,// //0x000A 	// MCU_DATA_0
+
+ 0x098C, 0xAB24,// 	// MCU_ADDRESS [HG_LL_SAT2]
+
+ 0x0990, 0x0000,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB25,// 	// MCU_ADDRESS [RESERVED_HG_25]
+
+ 0x0990, 0x00a0,//     //0x0014 	// MCU_DATA_0
+
+ 0x098C, 0xAB26,// 	// MCU_ADDRESS [RESERVED_HG_26]
+
+ 0x0990, 0x0005,// 	// MCU_DATA_0
+
+ 0x098C, 0xAB27,// 	// MCU_ADDRESS [RESERVED_HG_27]
+
+ 0x0990, 0x0010,// 	// MCU_DATA_0
+
+ 0x098C, 0x2B28,// 	// MCU_ADDRESS [HG_LL_BRIGHTNESSSTART]
+
+ 0x0990, 0x157c,// //0x0a00 //0x157c  //0x0A00 	// MCU_DATA_0
+
+ 0x098C, 0x2B2A,// 	// MCU_ADDRESS [HG_LL_BRIGHTNESSSTOP]
+
+ 0x0990, 0x37ef,//     //0x7000 	// MCU_DATA_0
+
+
+	//enter refresh mode
+
+ 0x098C,0xA103 ,//
+
+ 0x0990,0x0006 ,//
+
+//POLL_FIELD=SEQ_CMD, !=0, DELAY=10, TIMEOUT=50//delay=50
+
+//DELAY=300
+0xffff,300,
+
+
+//DELAY=300
+
+//	for(k = 0; k < DOHOFPGA_WAIT_TIMES; k ++)
+
+//	{
+//		NvOdmImagerI2c16Write16(&pContext->I2c,0x098C,0xA103//
+
+//		NvOdmImagerI2cRead16(&pContext->I2c,0x0990, &RegVAEC//
+
+//		if(RegVAEC == 0x0000)	break;
+
+//		//NvOdmOsWaitUS(10000//
+
+//	}
+
+ 0x098C,0xA103 ,//
+
+ 0x0990,0x0005 ,//
+
+//POLL_FIELD=SEQ_CMD, !=0, DELAY=10, TIMEOUT=50//delay=50
+
+//	for(k = 0; k < DOHOFPGA_WAIT_TIMES; k ++)
+
+//	{
+
+//	 0x098C,0xA103//
+
+//		NvOdmImagerI2cRead16(&pContext->I2c, 0x0990, &RegVAEC//
+
+//		if(RegVAEC == 0x0000)	break;
+
+//		//NvOdmOsWaitUS(10000//
+
+//	}
+
+//
+
+//#ifdef Debug_message_on	
+
+//		LOGD("SensorInit End!\n"//
+
+//#endif
+
+//};
+
+
+
+//[2. ?a AuE?A(A?AA)]
+
+ 0x098C, 0xA115, 	// MCU_ADDRESS [SEQ_CAP_MODE]
+
+ 0x0990, 0x0002, 	// MCU_DATA_0
+
+ 0x098C, 0xA103, 	// MCU_ADDRESS [SEQ_CMD]
+
+ 0x0990, 0x0002, 	// MCU_DATA_0
+
+//	for(k = 0; k < DOHOFPGA_WAIT_TIMES; k ++)
+
+//	{
+
+ 0x098C,0xA103,//
+
+//		NvOdmImagerI2cRead16(&pContext->I2c, 0x0990, &RegVAEC//
+
+//		if(RegVAEC == 0x0000)	break;
+
+//	}
+
+
+
+//[capture_command]//return the preview after 3 full resolution.
+
+ 0x098C, 0xA115, 	// MCU_ADDRESS [SEQ_CAP_MODE]
+
+ 0x0990, 0x0000, 	// MCU_DATA_0
+
+ 0x098C, 0xA116, 	// MCU_ADDRESS [SEQ_CAP_NUMFRAMES]
+
+ 0x0990, 0x0003, 	// MCU_DATA_0
+
+ 0x098C, 0xA103, 	// MCU_ADDRESS [SEQ_CMD]
+
+ 0x0990, 0x0002, 	// MCU_DATA_0
+};
+
+
+
+unsigned short Viewfinder_ON[]={
+//[Viewfinder ON]
+
+ 0x098C, 0xA115, 	// MCU_ADDRESS [SEQ_CAP_MODE]
+
+ 0x0990, 0x0000, 	// MCU_DATA_0
+
+ 0x098C, 0xA103, 	// MCU_ADDRESS [SEQ_CMD]
+
+ 0x0990, 0x0001, 	// MCU_DATA_0
+};
+
+unsigned short Viewfinder_OFF[]={
+
+//[Viewfinder OFF]
+
+ 0x098C, 0xA115, 	// MCU_ADDRESS [SEQ_CAP_MODE]
+
+ 0x0990, 0x0002, 	// MCU_DATA_0
+
+ 0x098C, 0xA103, 	// MCU_ADDRESS [SEQ_CMD]
+
+ 0x0990, 0x0002, 	// MCU_DATA_0
+};
+
+unsigned short Refresh[]={
+
+	//enter refresh mode
+
+ 0x098C,0xA103 ,//
+
+ 0x0990,0x0006 ,//
+
+//POLL_FIELD=SEQ_CMD, !=0, DELAY=10, TIMEOUT=50//delay=50
+
+//DELAY=300
+0xffff,300,
+
+
+//DELAY=300
+
+//	for(k = 0; k < DOHOFPGA_WAIT_TIMES; k ++)
+
+//	{
+//		NvOdmImagerI2c16Write16(&pContext->I2c,0x098C,0xA103//
+
+//		NvOdmImagerI2cRead16(&pContext->I2c,0x0990, &RegVAEC//
+
+//		if(RegVAEC == 0x0000)	break;
+
+//		//NvOdmOsWaitUS(10000//
+
+//	}
+
+ 0x098C,0xA103 ,//
+
+ 0x0990,0x0005 ,//
+
+};
+//crop size   
+
+unsigned short set_resol_640x480[]={
+	
+ 0x098C, 0x2703,// output a
+ 0x0990, 0x0280,////640 w
+ 0x098C, 0x2705,// output a
+ 0x0990, 0x01E0,//// 480 w
+
+ 0x098C, 0x2739,// crop x0 a
+ 0x0990, 0x0000,//
+ 0x098C, 0x273B,// crop x1 a
+ 0x0990, 0x027F,//
+ 0x098C, 0x273D,// crop y0 a
+ 0x0990, 0x0000,//
+ 0x098C, 0x273F,//crop y1 a
+ 0x0990, 0x01DF,//
+};
+
+unsigned short set_resol_1280x720[]={
+	
+ 0x098C, 0x2703,// output a
+ 0x0990, 1280,//
+ 0x098C, 0x2705,// output a
+ 0x0990, 720,//
+
+ 0x098C, 0x2739,// crop x0 a
+ 0x0990, 0x0000,//
+ 0x098C, 0x273B,// crop x1 a
+ 0x0990, 1280-1,
+ 0x098C, 0x273D,// crop y0 a
+ 0x0990, 0x0000,//
+ 0x098C, 0x273F,//crop y1 a
+ 0x0990, 720-1,
+};
+
+
+
+#define DOHOFPGA_INIT0	\
+	(sizeof(dohofpga_init0) / sizeof(dohofpga_init0[0]))
+#define DOHOFPGA_Viewfinder_ON	\
+	(sizeof(Viewfinder_ON) / sizeof(Viewfinder_ON[0]))
+#define DOHOFPGA_Viewfinder_OFF	\
+	(sizeof(Viewfinder_OFF) / sizeof(Viewfinder_OFF[0]))
+
+#define DOHOFPGA_Refresh	\
+	(sizeof(Refresh) / sizeof(Refresh[0]))
+	
+#define DOHOFPGA_set_resol	\
+	(sizeof(set_resol_640x480) / sizeof(set_resol_640x480[0]))
+
+unsigned char dohofpga_init_reg1[][4] = {
+	{0xFC, 0xFC, 0xD0, 0x00},
+
+	/* === Analog/APS setting === */
+	/* WRITE	D000F262	0000
+	 * tgr_auto_exp (shutter off=0b shutter on=1b) */
+	{0x00, 0x28, 0xD0, 0x00},
+
+	/* 002A	F468 */
+	/* 0F12	0006	 For avg mode */
+	{0x00, 0x2A, 0xF4, 0x04},
+	{0x0F, 0x12, 0x00, 0x2A},/* ADC SAT(450mV):  by Ana 090609 */
+	{0x00, 0x2A, 0xF4, 0x6E},
+	{0x0F, 0x12, 0x00, 0x02},/* CDS TEST [0]SR/SS EN: by Ana 090126 */
+	/*  [1]S1 H, [2]LDB H, [3]clp H */
+	/*  [4]S34 P X, [5]S24 N X */
+	{0x00, 0x2A, 0xF4, 0x5A},
+	{0x0F, 0x12, 0x00, 0x02},/*  LD LDB EN :  by Ana 090126 */
+	{0x00, 0x2A, 0xF4, 0x0E},
+	{0x0F, 0x12, 0x00, 0x04},/*  RMP REG 1.8V:  by Ana 090126 */
+	{0x00, 0x2A, 0xF4, 0x0C},
+	{0x0F, 0x12, 0x00, 0x20}, /*  rmp_option(RMP_INIT_DAC):
+					*  by Ana 090126 */
+	{0x00, 0x2A, 0xF4, 0x20},
+	{0x0F, 0x12, 0x00, 0x76}, /* For SHBN 76 0075
+		* COMP(CDS) bias [7:4] comp2, [3:0] comp1: by Ana 090126 */
+
+	{0x0F, 0x12, 0x00, 0x05}, /*  pix current bias */
+
+	{0x00, 0x2A, 0xF4, 0x26},
+	{0x0F, 0x12, 0x00, 0xD4}, /*  CLP level */
+	{0x00, 0x2A, 0xF4, 0x60},
+	{0x0F, 0x12, 0x00, 0x01}, /*  CLP on:  by Ana 090126 */
+
+	{0x00, 0x2A, 0xE3, 0x04},
+	{0x0F, 0x12, 0x00, 0x81}, /*  ADC OFFSET 128:  by Ana 090126 */
+	{0x00, 0x2A, 0xE3, 0x08},
+	{0x0F, 0x12, 0x00, 0x81}, /*  ADC DEFAULT 128:  by Ana 090209 */
+
+	/*  ADLC */
+	{0x00, 0x2A, 0xE5, 0x06},
+	{0x0F, 0x12, 0x00, 0x93}, /*  ADLC [7]FL,[6:5]FM,: by Ana 090126 */
+	/*  [4]F,[3:2]LM,[1]L,[0]CH */
+	{0x00, 0x2A, 0xE4, 0x02},
+	{0x0F, 0x12, 0x04, 0x0C}, /*  ADLC BPR EN[10], th 12: by Ana 090126 */
+	/* WRITE D000E510 3804  adlc_frame_filter_co_reg[B][A] */
+
+	{0x00, 0x2A, 0xF4, 0x2A},
+	{0x0F, 0x12, 0x00, 0x80}, /*  ALL TX mode enable(ref_option[7]):
+			*  by Ana 090130 */
+
+	{0x00, 0x2A, 0xF4, 0x08},
+	{0x0F, 0x12, 0x00, 0x0E}, /* aig_sig_mx:  by Ana 090209 */
+	{0x0F, 0x12, 0x00, 0x07}, /* aig_rst_mx:  by Ana 090209 */
+	{0x00, 0x2A, 0xF4, 0x00},
+	{0x0F, 0x12, 0x00, 0x07}, /* 0007 aig_off_rst1: for 92MHZ HS (full) */
+				/* 0006	aig_off_rst1:
+				 * for 92MHz LS(full & avg)/ 46MHz LS(full) */
+				/*  0005 aig_off_rst1: for 46MHz LS(avg) */
+				/*  0004 aig_off_rst1: for 46MHz HS (full) */
+
+	/*  Doubler	 */
+	{0x00, 0x2A, 0xF4, 0x3C},
+	{0x0F, 0x12, 0x00, 0x01}, /*  aig_pd_inrush_ctrl: by Ana 090126 */
+	{0x00, 0x2A, 0xF4, 0x40},
+	{0x0F, 0x12, 0x00, 0x44}, /* aig_rosc_tune_ncp[7:4],
+				* aig_rosc_tune_cp[3:0]: by Ana 090126 */
+	{0x00, 0x2A, 0xF4, 0x44},
+	{0x0F, 0x12, 0x00, 0x08}, /*  aig_reg_tune_pix */
+	{0x00, 0x2A, 0xF4, 0x48},
+	{0x0F, 0x12, 0x00, 0x08}, /*  aig_reg_tune_ntg */
+
+	{0x00, 0x2A, 0xF4, 0x5C},
+	{0x0F, 0x12, 0x00, 0x01}, /*  aig_dshut_en */
+
+	/* Multiple Sampling */
+	{0x00, 0x2A, 0xF4, 0x06},
+	{0x0F, 0x12, 0x00, 0x01}, /*  MS[2:0], No Multiple Sampling @92MHz,
+				* :  by Ana 090130 */
+	/*  1b' 2 times multiple sampling(0001h) for 46MHz or LS@92MHz */
+	{0x00, 0x2A, 0xF4, 0x10},
+	{0x0F, 0x12, 0x00, 0x00}, /*  MSOFF_EN=0 : no Multiple sampling
+				* if gain < 2 :  by Ana 090609 */
+	/* === APS Timing === */
+	{0x00, 0x28, 0xD0, 0x00},
+	{0x00, 0x2A, 0xF4, 0x72},
+	{0x0F, 0x12, 0x00, 0x5C}, /* For 92MHz LS & HS aig_dstx_width(1us@92MHz)
+				* :  by Ana 090216  */
+				/* 002E	aig_dstx_width(1us@46MHz)
+				 * :  by Ana 090216 */
+
+	/* For 46MHz 7.5fps */
+	/* 002A	F476 */
+	/* 0F12	0045	aig_stx_width(1.5us@46MHz):  by Ana 090216 */
+
+	{0x00, 0x28, 0xD0, 0x00},
+	{0x00, 0x2A, 0xF4, 0x70},
+	{0x0F, 0x12, 0x00, 0x04},
+
+	/* == CDS Timing == */
+	/*  Rom retreive address was changed from 0x70003880 to 0x7000 3C00. */
+	/* 2009.03.16 */
+
+	{0x00, 0x28, 0x70, 0x00},
+	/* value       register		decription.   */
+	/* 700017CC    senHal_ContPtrs_senModesDataArr[0]
+		* nomal speed, normal */
+
+	/* 700017D0    senHal_ContPtrs_senModesDataArr[1]
+		* nomal speed, avg mode */
+	/* 700017D4    senHal_ContPtrs_senModesDataArr[2]
+		* nomal speed, weighted mode */
+	/* 700017D8    senHal_ContPtrs_senHighSpeedModesDataArr[0]
+		* high speed, normal        */
+	/* 700017DC    senHal_ContPtrs_senHighSpeedModesDataArr[1]
+		 * high speed, avg mode    */
+	/* 700017E0    senHal_ContPtrs_senHighSpeedModesDataArr[2]
+		* high speed, weighted mode   */
+
+	/* HS_Normal         */
+	{0x00, 0x2A, 0x17, 0xD8}, /*  High speed Normal/Dig-subsampling */
+	{0x0F, 0x12, 0x3C, 0x00}, /*  senHal_ContPtrs_senModesDataArr */
+	{0x0F, 0x12, 0x70, 0x00}, /*  senHal_ContPtrs_senModesDataArr */
+
+	/* 1.15fps@92MHz,HS,Normal 2.15fps@92MHz,LS,Normal  */
+	/* 3.15fps@92MHz,HS,avg    4.15fps@92MHz,LS,avg    */
+
+	/* 1. */
+	{0x00, 0x2A, 0x3C, 0x00},	/* 1.    2.    3.    4.   */
+	{0x0F, 0x12, 0x00, 0x03},	/* 0003  0003  0003  0003 */
+	{0x0F, 0x12, 0x05, 0xBA},	/* 05BA  098A  081E  0B92 */
+	{0x0F, 0x12, 0x00, 0x01},	/* 0001  0001  0001  0001 */
+	{0x0F, 0x12, 0x05, 0xBC},	/* 05BC  098C  0414  05CE */
+	{0x0F, 0x12, 0x00, 0x01},	/* 0001  0001  040F  05C9 */
+	{0x0F, 0x12, 0x05, 0xBC},	/* 05BC  098C  0820  0B94 */
+	{0x0F, 0x12, 0x00, 0x14},	/* 0014  0014  0014  0014 */
+	{0x0F, 0x12, 0x05, 0xBC},	/* 05BC  098C  040F  05C9 */
+	{0x0F, 0x12, 0x00, 0x14},	/* 0014  0014  0422  05DC */
+	{0x0F, 0x12, 0x05, 0xBC},	/* 05BC  098C  0820  0B94 */
+	{0x0F, 0x12, 0x01, 0xAE},	/* 01AE  0286  0146  01B6 */
+	{0x0F, 0x12, 0x02, 0x38},	/* 0238  0310  01D0  0240 */
+	{0x0F, 0x12, 0x01, 0xAE},	/* 01AE  0286  0554  077E */
+	{0x0F, 0x12, 0x02, 0x38},	/* 0238  0310  05DE  0808 */
+	{0x0F, 0x12, 0x02, 0x38},	  /* 0238  0310  01D0  0240 */
+	{0x0F, 0x12, 0x05, 0xBA},	  /* 05BA  098A  0410  05CA */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  05DE  0808 */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  081E  0B92 */
+	{0x0F, 0x12, 0x00, 0x01},	  /* 0001  0001  0001  0001 */
+	{0x0F, 0x12, 0x01, 0xAC},	  /* 01AC  0284  0144  01B4 */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  0414  05CE */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  0552  077C */
+	{0x0F, 0x12, 0x01, 0xAC},	  /* 01AC  0284  0144  01B4 */
+	{0x0F, 0x12, 0x02, 0x40},	  /* 0240  0318  01D8  0248 */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  0552  077C */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  05E6  0810 */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  0000  0000 */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  0000  0000 */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  0000  0000 */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  0000  0000 */
+	{0x0F, 0x12, 0x00, 0x01},	  /* 0001  0001  0001  0001 */
+	{0x0F, 0x12, 0x00, 0x8C},	  /* 008C  008C  008C  008C */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  040F  05C9 */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  049A  0654 */
+	{0x0F, 0x12, 0x00, 0x01},	  /* 0001  0001  0001  0001 */
+	{0x0F, 0x12, 0x00, 0x9E},	  /* 009E  009E  009E  009E */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  040F  05C9 */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  04AC  0666 */
+	{0x0F, 0x12, 0x00, 0x01},	  /* 0001  0001  0001  0001 */
+	{0x0F, 0x12, 0x01, 0xAC},	  /* 01AC  0284  0144  01B4 */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  040F  05C9 */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  0552  077C */
+	{0x0F, 0x12, 0x00, 0xA6},	  /* 00A6  00A6  00A6  00A6 */
+	{0x0F, 0x12, 0x05, 0xBA},	  /* 05BA  098A  0410  05CA */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  04B4  066E */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  081E  0B92 */
+	{0x0F, 0x12, 0x02, 0x92},	  /* 0292  036A  022A  029A */
+	{0x0F, 0x12, 0x05, 0xBA},	  /* 05BA  098A  0410  05CA */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  0638  0862 */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  081E  0B92 */
+	{0x0F, 0x12, 0x00, 0xD8},	  /* 00D8  00D8  00D8  00D8 */
+	{0x0F, 0x12, 0x01, 0xA8},	  /* 01A8  0278  0140  01A8 */
+	{0x0F, 0x12, 0x02, 0xC4},	  /* 02C4  039C  0292  02CC */
+	{0x0F, 0x12, 0x05, 0xB4},	  /* 05B4  097C  040A  05BC */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  04E6  06A0 */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  054E  0770 */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  06A0  0894 */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  0818  0B84 */
+	{0x0F, 0x12, 0x01, 0xAA},	  /* 01AA  0282  0142  01B2 */
+	{0x0F, 0x12, 0x01, 0xD6},	  /* 01D6  02AE  016E  01DE */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  040C  05C6 */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  0438  05F2 */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  0550  077A */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  057C  07A6 */
+	{0x0F, 0x12, 0x01, 0xBB},	  /* 01BB  0293  014D  01BD */
+	{0x0F, 0x12, 0x01, 0xEF},	  /* 01EF  02C7  0182  01F2 */
+	{0x0F, 0x12, 0x01, 0xF9},	  /* 01F9  02D1  018C  01FC */
+	{0x0F, 0x12, 0x02, 0x03},	  /* 0203  02DB  0196  0206 */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  0417  05D1 */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  044C  0606 */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  0456  0610 */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  0460  061A */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  055B  0785 */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  0590  07BA */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  059A  07C4 */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  05A4  07CE */
+	{0x0F, 0x12, 0x01, 0xCC},	  /* 01CC  02A4  0158  01C8 */
+	{0x0F, 0x12, 0x01, 0xEF},	  /* 01EF  02C7  0182  01F2 */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  0422  05DC */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  044C  0606 */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  0566  0790 */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  0590  07BA */
+	{0x0F, 0x12, 0x00, 0x01},	  /* 0001  0001  0001  0001 */
+	{0x0F, 0x12, 0x00, 0x0D},	  /* 000D  000D  000D  000D */
+	{0x0F, 0x12, 0x00, 0x01},	  /* 0001  0001  0001  0001 */
+	{0x0F, 0x12, 0x00, 0x0D},	  /* 000D  000D  000D  000D */
+	{0x0F, 0x12, 0x01, 0xAE},	  /* 01AE  0286  0146  01B6 */
+	{0x0F, 0x12, 0x01, 0xB6},	  /* 01B6  028E  014E  01BE */
+	{0x0F, 0x12, 0x05, 0xBA},	  /* 05BA  098A  0410  05CA */
+	{0x0F, 0x12, 0x05, 0xC6},	  /* 05C6  0996  0418  05D2 */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  0554  077E */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  055C  0786 */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  081E  0B92 */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  082A  0B9E */
+	{0x0F, 0x12, 0x00, 0xD4},	  /* 00D4  00D4  00D4  00D4 */
+	{0x0F, 0x12, 0x01, 0xAC},	  /* 01AC  0284  0144  01B4 */
+	{0x0F, 0x12, 0x02, 0xC0},	  /* 02C0  0398  028E  02C8 */
+	{0x0F, 0x12, 0x05, 0xB8},	  /* 05B8  0988  040E  05C8 */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  04E2  069C */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  0552  077C */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  069C  0890 */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  081C  0B90 */
+	{0x0F, 0x12, 0x01, 0xAE},	  /* 01AE  0286  0146  01B6 */
+	{0x0F, 0x12, 0x05, 0xC9},	  /* 05C9  0A7C  0410  05CA */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  0554  077E */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  0830  0BA4 */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  0000  0000 */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  0000  0000 */
+
+	/* HS_avg */
+	{0x00, 0x2A, 0x17, 0xDC}, /*  High speed Normal/Dig-subsampling */
+	{0x0F, 0x12, 0x3C, 0xE0}, /*  senHal_ContPtrs_senModesDataArr */
+	{0x0F, 0x12, 0x70, 0x00}, /*  senHal_ContPtrs_senModesDataArr */
+
+	/* 1.15fps@92MHz,HS,Normal 2.15fps@92MHz,LS,Normal  */
+	/* 3.15fps@92MHz,HS,avg    4.15fps@92MHz,LS,avg    */
+
+	/* 1. */
+	{0x00, 0x2A, 0x3C, 0xE0}, /* 1.    2.    3.    4.   */
+	{0x0F, 0x12, 0x00, 0x03}, /* 0003  0003  0003  0003 */
+	{0x0F, 0x12, 0x08, 0x1E},	  /* 05BA  098A  081E  0B92 */
+	{0x0F, 0x12, 0x00, 0x01},	  /* 0001  0001  0001  0001 */
+	{0x0F, 0x12, 0x04, 0x14},	  /* 05BC  098C  0414  05CE */
+	{0x0F, 0x12, 0x04, 0x0F},	  /* 0001  0001  040F  05C9 */
+	{0x0F, 0x12, 0x08, 0x20},	  /* 05BC  098C  0820  0B94 */
+	{0x0F, 0x12, 0x00, 0x14},	  /* 0014  0014  0014  0014 */
+	{0x0F, 0x12, 0x04, 0x0F},	  /* 05BC  098C  040F  05C9 */
+	{0x0F, 0x12, 0x04, 0x22},	  /* 0014  0014  0422  05DC */
+	{0x0F, 0x12, 0x08, 0x20},	  /* 05BC  098C  0820  0B94 */
+	{0x0F, 0x12, 0x01, 0x46},	  /* 01AE  0286  0146  01B6 */
+	{0x0F, 0x12, 0x01, 0xD0},	  /* 0238  0310  01D0  0240 */
+	{0x0F, 0x12, 0x05, 0x54},	  /* 01AE  0286  0554  077E */
+	{0x0F, 0x12, 0x05, 0xDE},	  /* 0238  0310  05DE  0808 */
+	{0x0F, 0x12, 0x01, 0xD0},	  /* 0238  0310  01D0  0240 */
+	{0x0F, 0x12, 0x04, 0x10},	  /* 05BA  098A  0410  05CA */
+	{0x0F, 0x12, 0x05, 0xDE},	  /* 0000  0000  05DE  0808 */
+	{0x0F, 0x12, 0x08, 0x1E},	  /* 0000  0000  081E  0B92 */
+	{0x0F, 0x12, 0x00, 0x01},	  /* 0001  0001  0001  0001 */
+	{0x0F, 0x12, 0x01, 0x44},	  /* 01AC  0284  0144  01B4 */
+	{0x0F, 0x12, 0x04, 0x14},	  /* 0000  0000  0414  05CE */
+	{0x0F, 0x12, 0x05, 0x52},	  /* 0000  0000  0552  077C */
+	{0x0F, 0x12, 0x01, 0x44},	  /* 01AC  0284  0144  01B4 */
+	{0x0F, 0x12, 0x01, 0xD8},	  /* 0240  0318  01D8  0248 */
+	{0x0F, 0x12, 0x05, 0x52},	  /* 0000  0000  0552  077C */
+	{0x0F, 0x12, 0x05, 0xE6},	  /* 0000  0000  05E6  0810 */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  0000  0000 */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  0000  0000 */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  0000  0000 */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  0000  0000 */
+	{0x0F, 0x12, 0x00, 0x01},	  /* 0001  0001  0001  0001 */
+	{0x0F, 0x12, 0x00, 0x8C},	  /* 008C  008C  008C  008C */
+	{0x0F, 0x12, 0x04, 0x0F},	  /* 0000  0000  040F  05C9 */
+	{0x0F, 0x12, 0x04, 0x9A},	  /* 0000  0000  049A  0654 */
+	{0x0F, 0x12, 0x00, 0x01},	  /* 0001  0001  0001  0001 */
+	{0x0F, 0x12, 0x00, 0x9E},	  /* 009E  009E  009E  009E */
+	{0x0F, 0x12, 0x04, 0x0F},	  /* 0000  0000  040F  05C9 */
+	{0x0F, 0x12, 0x04, 0xAC},	  /* 0000  0000  04AC  0666 */
+	{0x0F, 0x12, 0x00, 0x01},	  /* 0001  0001  0001  0001 */
+	{0x0F, 0x12, 0x01, 0x44},	  /* 01AC  0284  0144  01B4 */
+	{0x0F, 0x12, 0x04, 0x0F},	  /* 0000  0000  040F  05C9 */
+	{0x0F, 0x12, 0x05, 0x52},	  /* 0000  0000  0552  077C */
+	{0x0F, 0x12, 0x00, 0xA6},	  /* 00A6  00A6  00A6  00A6 */
+	{0x0F, 0x12, 0x04, 0x10},	  /* 05BA  098A  0410  05CA */
+	{0x0F, 0x12, 0x04, 0xB4},	  /* 0000  0000  04B4  066E */
+	{0x0F, 0x12, 0x08, 0x1E},	  /* 0000  0000  081E  0B92 */
+	{0x0F, 0x12, 0x02, 0x2A},	  /* 0292  036A  022A  029A */
+	{0x0F, 0x12, 0x04, 0x10},	  /* 05BA  098A  0410  05CA */
+	{0x0F, 0x12, 0x06, 0x38},	  /* 0000  0000  0638  0862 */
+	{0x0F, 0x12, 0x08, 0x1E},	  /* 0000  0000  081E  0B92 */
+	{0x0F, 0x12, 0x00, 0xD8},	  /* 00D8  00D8  00D8  00D8 */
+	{0x0F, 0x12, 0x01, 0x40},	  /* 01A8  0278  0140  01A8 */
+	{0x0F, 0x12, 0x02, 0x92},	  /* 02C4  039C  0292  02CC */
+	{0x0F, 0x12, 0x04, 0x0A},	  /* 05B4  097C  040A  05BC */
+	{0x0F, 0x12, 0x04, 0xE6},	  /* 0000  0000  04E6  06A0 */
+	{0x0F, 0x12, 0x05, 0x4E},	  /* 0000  0000  054E  0770 */
+	{0x0F, 0x12, 0x06, 0xA0},	  /* 0000  0000  06A0  0894 */
+	{0x0F, 0x12, 0x08, 0x18},	  /* 0000  0000  0818  0B84 */
+	{0x0F, 0x12, 0x01, 0x42},	  /* 01AA  0282  0142  01B2 */
+	{0x0F, 0x12, 0x01, 0x6E},	  /* 01D6  02AE  016E  01DE */
+	{0x0F, 0x12, 0x04, 0x0C},	  /* 0000  0000  040C  05C6 */
+	{0x0F, 0x12, 0x04, 0x38},	  /* 0000  0000  0438  05F2 */
+	{0x0F, 0x12, 0x05, 0x50},	  /* 0000  0000  0550  077A */
+	{0x0F, 0x12, 0x05, 0x7C},	  /* 0000  0000  057C  07A6 */
+	{0x0F, 0x12, 0x01, 0x4D},	  /* 01BB  0293  014D  01BD */
+	{0x0F, 0x12, 0x01, 0x82},	  /* 01EF  02C7  0182  01F2 */
+	{0x0F, 0x12, 0x01, 0x8C},	  /* 01F9  02D1  018C  01FC */
+	{0x0F, 0x12, 0x01, 0x96},	  /* 0203  02DB  0196  0206 */
+	{0x0F, 0x12, 0x04, 0x17},	  /* 0000  0000  0417  05D1 */
+	{0x0F, 0x12, 0x04, 0x4C},	  /* 0000  0000  044C  0606 */
+	{0x0F, 0x12, 0x04, 0x56},	  /* 0000  0000  0456  0610 */
+	{0x0F, 0x12, 0x04, 0x60},	  /* 0000  0000  0460  061A */
+	{0x0F, 0x12, 0x05, 0x5B},	  /* 0000  0000  055B  0785 */
+	{0x0F, 0x12, 0x05, 0x90},	  /* 0000  0000  0590  07BA */
+	{0x0F, 0x12, 0x05, 0x9A},	  /* 0000  0000  059A  07C4 */
+	{0x0F, 0x12, 0x05, 0xA4},	  /* 0000  0000  05A4  07CE */
+	{0x0F, 0x12, 0x01, 0x58},	  /* 01CC  02A4  0158  01C8 */
+	{0x0F, 0x12, 0x01, 0x82},	  /* 01EF  02C7  0182  01F2 */
+	{0x0F, 0x12, 0x04, 0x22},	  /* 0000  0000  0422  05DC */
+	{0x0F, 0x12, 0x04, 0x4C},	  /* 0000  0000  044C  0606 */
+	{0x0F, 0x12, 0x05, 0x66},	  /* 0000  0000  0566  0790 */
+	{0x0F, 0x12, 0x05, 0x90},	  /* 0000  0000  0590  07BA */
+	{0x0F, 0x12, 0x00, 0x01},	  /* 0001  0001  0001  0001 */
+	{0x0F, 0x12, 0x00, 0x0D},	  /* 000D  000D  000D  000D */
+	{0x0F, 0x12, 0x00, 0x01},	  /* 0001  0001  0001  0001 */
+	{0x0F, 0x12, 0x00, 0x0D},	  /* 000D  000D  000D  000D */
+	{0x0F, 0x12, 0x01, 0x46},	  /* 01AE  0286  0146  01B6 */
+	{0x0F, 0x12, 0x01, 0x4E},	  /* 01B6  028E  014E  01BE */
+	{0x0F, 0x12, 0x04, 0x10},	  /* 05BA  098A  0410  05CA */
+	{0x0F, 0x12, 0x04, 0x18},	  /* 05C6  0996  0418  05D2 */
+	{0x0F, 0x12, 0x05, 0x54},	  /* 0000  0000  0554  077E */
+	{0x0F, 0x12, 0x05, 0x5C},	  /* 0000  0000  055C  0786 */
+	{0x0F, 0x12, 0x08, 0x1E},	  /* 0000  0000  081E  0B92 */
+	{0x0F, 0x12, 0x08, 0x2A},	  /* 0000  0000  082A  0B9E */
+	{0x0F, 0x12, 0x00, 0xD4},	  /* 00D4  00D4  00D4  00D4 */
+	{0x0F, 0x12, 0x01, 0x44},	  /* 01AC  0284  0144  01B4 */
+	{0x0F, 0x12, 0x02, 0x8E},	  /* 02C0  0398  028E  02C8 */
+	{0x0F, 0x12, 0x04, 0x0E},	  /* 05B8  0988  040E  05C8 */
+	{0x0F, 0x12, 0x04, 0xE2},	  /* 0000  0000  04E2  069C */
+	{0x0F, 0x12, 0x05, 0x52},	  /* 0000  0000  0552  077C */
+	{0x0F, 0x12, 0x06, 0x9C},	  /* 0000  0000  069C  0890 */
+	{0x0F, 0x12, 0x08, 0x1C},	  /* 0000  0000  081C  0B90 */
+	{0x0F, 0x12, 0x01, 0x46},	  /* 01AE  0286  0146  01B6 */
+	{0x0F, 0x12, 0x04, 0x10},	  /* 05C9  0A7C  0410  05CA */
+	{0x0F, 0x12, 0x05, 0x54},	  /* 0000  0000  0554  077E */
+	{0x0F, 0x12, 0x08, 0x30},	  /* 0000  0000  0830  0BA4 */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  0000  0000 */
+	{0x0F, 0x12, 0x00, 0x00},	  /* 0000  0000  0000  0000 */
+
+	{REG_DELAY, 100, 0, 0}, /*  p100 */
+
+	/* Current(00:2mA,01:4mA,10:6mA,11:8mA) */
+	{0x00, 0x28, 0xD0, 0x00},
+	{0x00, 0x2A, 0x10, 0x82},
+	{0x0F, 0x12, 0x01, 0x55}, /* FFFF	D0_D4_cs12 [11:0] */
+	{0x0F, 0x12, 0x01, 0x55}, /* FFFF	D0_D4_cs12 [11:0] */
+	{0x00, 0x2A, 0x10, 0x88},
+	{0x0F, 0x12, 0x05, 0x55}, /* 05CF	0555 Sda_cd10	Scl_cd10
+		PCLK_cd10	Reserved	Vsync_cd10	Hsync_cd10 */
+
+	{REG_DELAY, 100, 0, 0}, /*  p100 */
+
+	/*  End Analog script */
+
+	/*  */
+	/*  Start Tuning param for EVT1 */
+	/*  */
+
+	/* / AF Setting Start */
+	/*  AF Interface Settings */
+	{0x00, 0x28, 0x70, 0x00},
+	{0x00, 0x2A, 0x02, 0x3E},
+	{0x0F, 0x12, 0x00, 0x03}, /*  AFModeType - 0:NONE, 2:VCM_PWM,
+				* 3:VCM_I2C */
+	{0x00, 0x2A, 0x02, 0x3C},
+	{0x0F, 0x12, 0x00, 0x00}, /*  No Led Gpio */
+	{0x00, 0x2A, 0x02, 0x40},
+	{0x0F, 0x12, 0x00, 0x00}, /*  No PWM */
+	{0x00, 0x2A, 0x02, 0x42},
+	{0x0F, 0x12, 0x00, 0x00},
+	{0x00, 0x2A, 0x02, 0x44},
+	{0x0F, 0x12, 0x00, 0x31}, /*  No GPIO Port,
+				31	 Use GPIO3 for Enable Port */
+	{0x00, 0x2A, 0x02, 0x46},
+	{0x0F, 0x12, 0x00, 0x00},
+	{0x00, 0x2A, 0x02, 0x4C},
+	{0x0F, 0x12, 0x20, 0x0C}, /*  Use GPIO1 for SCL, GPIO2 for SDA */
+	{0x00, 0x2A, 0x02, 0x4E},
+	{0x0F, 0x12, 0x03, 0x20}, /* 0C0 0190	0320	 MI2C Speed : 400KHz */
+
+	/*  AF Window Settings */
+	{0x00, 0x2A, 0x02, 0xC6},
+	{0x0F, 0x12, 0x01, 0x00},
+	{0x00, 0x2A, 0x02, 0xC8},
+	{0x0F, 0x12, 0x00, 0xE3},
+	{0x00, 0x2A, 0x02, 0xCA},
+	{0x0F, 0x12, 0x02, 0x00},
+	{0x00, 0x2A, 0x02, 0xCC},
+	{0x0F, 0x12, 0x02, 0x38},
+	{0x00, 0x2A, 0x02, 0xCE},
+	{0x0F, 0x12, 0x01, 0x8C},
+	{0x00, 0x2A, 0x02, 0xD0},
+	{0x0F, 0x12, 0x01, 0x66},
+	{0x00, 0x2A, 0x02, 0xD2},
+	{0x0F, 0x12, 0x00, 0xE6},
+	{0x00, 0x2A, 0x02, 0xD4},
+	{0x0F, 0x12, 0x01, 0x32},
+	{0x00, 0x2A, 0x02, 0xD6},
+	{0x0F, 0x12, 0x00, 0x01},
+
+	/*  AF Setot Settings */
+	{0x00, 0x2A, 0x06, 0xBE},
+	{0x0F, 0x12, 0x00, 0xFF},
+
+	/*  AF Scene Settings */
+	{0x00, 0x2A, 0x15, 0xDA},
+	{0x0F, 0x12, 0x00, 0x03},
+
+	/*  AF Fine Search Settings */
+	{0x00, 0x2A, 0x15, 0x50},
+	{0x0F, 0x12, 0x10, 0x02},
+	{0x00, 0x2A, 0x15, 0x5A},
+	{0x0F, 0x12, 0x00, 0x04},
+	{0x00, 0x2A, 0x14, 0xE8},
+	{0x0F, 0x12, 0x03, 0x02},
+
+
+	/*  AF Lens Position Table Settings */
+	{0x00, 0x2A, 0x14, 0xF0},
+	{0x0F, 0x12, 0x00, 0x11}, /*  18 Steps	 */
+	{0x0f, 0x12, 0x00, 0x36}, /*  af_pos_usTable */
+	{0x0F, 0x12, 0x00, 0x3D},
+	{0x0F, 0x12, 0x00, 0x44},
+	{0x0F, 0x12, 0x00, 0x4B},
+	{0x0F, 0x12, 0x00, 0x52},
+	{0x0F, 0x12, 0x00, 0x59},
+	{0x0F, 0x12, 0x00, 0x60},
+	{0x0F, 0x12, 0x00, 0x67},
+	{0x0F, 0x12, 0x00, 0x6E},
+	{0x0F, 0x12, 0x00, 0x75},
+	{0x0F, 0x12, 0x00, 0x7C},
+	{0x0F, 0x12, 0x00, 0x83},
+	{0x0F, 0x12, 0x00, 0x8A},
+	{0x0F, 0x12, 0x00, 0x91},
+	{0x0F, 0x12, 0x00, 0x98},
+	{0x0F, 0x12, 0x00, 0x9F},
+	{0x0F, 0x12, 0x00, 0xA6},
+	{0x0F, 0x12, 0x00, 0xAD},
+
+	/*  AF Macro Position Setting */
+	{0x00, 0x2A, 0x14, 0xE2},
+	{0x0F, 0x12, 0x11, 0x04},
+
+	/* / AF Setting End */
+
+	/* /Jpeg/ */
+	{0x00, 0x2A, 0x16, 0x90},
+	{0x0F, 0x12, 0x01, 0x8E}, /* jpeg_BrcMaxQuality */
+	{0x00, 0x2A, 0x16, 0xD6},
+	{0x0F, 0x12, 0x00, 0x01}, /* jpeg_MinQtblValue */
+	{0x00, 0x2A, 0x04, 0xC0},
+	{0x0F, 0x12, 0x00, 0x5D}, /* 005F 005D
+				* 4EA_REG_TC_BRC_usCaptureQuality(4~99_dec) */
+
+};
+
+unsigned short dohofpga_init_reg2[][2] = {
+	/* clk Settings */
+	{0x002A, DOHOFPGA_REG_TC_IPRM_InClockLSBs}, /* input=24MHz */
+	{0x0F12, 0xBB80}, /*  input=48MHz : source clk is mpll */
+	{0x002A, DOHOFPGA_REG_TC_IPRM_InClockMSBs},
+	{0x0F12, 0x0000},
+	{0x002A, DOHOFPGA_REG_TC_IPRM_UseNPviClocks}, /* 0 PVI configurations */
+	{0x0F12, 0x0000},
+	{0x002A, DOHOFPGA_REG_TC_IPRM_UseNMipiClocks}, /* 1 MIPI configurations */
+	{0x0F12, 0x0001},
+	{0x002A, DOHOFPGA_REG_TC_IPRM_NumberOfMipiLanes}, /*  Num of lane MIPI  */
+	{0x0F12, 2},
+	{0x002A, DOHOFPGA_REG_TC_IPRM_OpClk4KHz_0}, /*  1st system CLK 92MHz
+						* for parallel */
+	{0x0F12, DOHOFPGA4Khz_92Mhz}, /*  2CEC */
+	{0x002A, DOHOFPGA_REG_TC_IPRM_MinOutRate4KHz_0},	/* Pclk : 92Mhz */
+	{0x0F12, DOHOFPGA_PCLK_MIN},
+	{0x002A, DOHOFPGA_REG_TC_IPRM_MaxOutRate4KHz_0},
+	{0x0F12, DOHOFPGA_PCLK_MAX},
+	{0x002A, DOHOFPGA_REG_TC_IPRM_InitParamsUpdated},
+	{0x0F12, 0x0001},
+	{REG_DELAY, 100}, /*  p100 */
+};
+
+unsigned char dohofpga_init_reg3[][4] = {
+	/* AE Setting */
+	{0x00, 0x2A, 0x13, 0xC8},
+	{0x0F, 0x12, 0x00, 0x30}, /* 3C	002D 003C 003A 0030 003A 0038 003C 0035
+				TVAR_ae_BrAve	  AE target	 */
+	{0x00, 0x2A, 0x13, 0xCE},
+	{0x0F, 0x12, 0x00, 0x0F}, /* 0011  ae_StatMode */
+	{0x00, 0x2A, 0x05, 0x90},
+	{0x0F, 0x12, 0x35, 0x20}, /* lt_uMaxExp1 (x4 8000/ 80ms) */
+	{0x0F, 0x12, 0x00, 0x00},
+	{0x00, 0x2A, 0x05, 0x94},
+	{0x0F, 0x12, 0xC3, 0x50},
+	{0x0F, 0x12, 0x00, 0x00}, /* lt_uMaxExp2 (x4 25000/ 250ms) */
+	{0x00, 0x2A, 0x05, 0x98},
+	{0x0F, 0x12, 0x35, 0x20},
+	{0x0F, 0x12, 0x00, 0x00}, /* lt_uCapMaxExp1 (x4 8000/ 80ms) */
+	{0x00, 0x2A, 0x05, 0x9C},
+	{0x0F, 0x12, 0xC3, 0x50}, /* C350	86A0	 */
+	{0x0F, 0x12, 0x00, 0x00}, /* lt_uCapMaxExp2 (x4 25000/ 250ms) */
+	{0x00, 0x2A, 0x05, 0xA0},
+	{0x0F, 0x12, 0x04, 0x70}, /* (1/12) 0350 (1/8) 0200 lt_uMaxAnGain1 */
+	{0x00, 0x2A, 0x05, 0xA2},
+	{0x0F, 0x12, 0x10, 0x00}, /* lt_uMaxAnGain2 */
+	{0x00, 0x2A, 0x05, 0xA4},
+	{0x0F, 0x12, 0x01, 0x00},
+	{0x00, 0x2A, 0x05, 0xA6},
+	{0x0F, 0x12, 0x10, 0x00}, /* lt_uMaxTotGain (Limit Gain) */
+
+	{0x00, 0x2A, 0x05, 0x74},
+	{0x0F, 0x12, 0x01, 0x11}, /* lt_uLimitHigh */
+	{0x00, 0x2A, 0x05, 0x76},
+	{0x0F, 0x12, 0x00, 0xEF}, /* lt_uLimitLow */
+};
+
+unsigned short dohofpga_init_reg4[][2] = {
+	/* / */
+	/* PREVIEW CONFIGURATION 0 (FullHD, YUV, 20fps) */
+	{0x002A, DOHOFPGA_REG_0TC_PCFG_usWidth},
+	{0x0F12, 1920},	/* 1920 */
+	{0x0F12, 1080}, /* 1080 */
+	{0x002A, 0x02E6},
+};
+
+unsigned char dohofpga_init_reg5[][4] = {
+	{0x0F, 0x12, 0x00, 0x05}, /* YUV */
+	{0x00, 0x2A, 0x02, 0xF8}, /* PLL config */
+	{0x0F, 0x12, 0x00, 0x00},
+	{0x00, 0x2A, 0x02, 0xE8}, /* PCLK max */
+};
+
+unsigned char dohofpga_init_jpeg[][4] = {
+	{0x0F, 0x12, 0x00, 0x09},	/* YUV */
+	{0x00, 0x2A, 0x02, 0xF8},	/* PLL config */
+	{0x0F, 0x12, 0x00, 0x00},
+	{0x00, 0x2A, 0x02, 0xE8},	/* PCLK max */
+};
+
+unsigned short dohofpga_init_reg6[][2] = {
+	{0x0F12, DOHOFPGA_PCLK_MAX},
+};
+
+unsigned char dohofpga_init_reg7[][4] = {
+	{0x00, 0x2A, 0x02, 0xEA}, /* PCLK min */
+};
+
+unsigned short dohofpga_init_reg8[][2] = {
+	{0x0F12, DOHOFPGA_PCLK_MIN},
+};
+
+unsigned char dohofpga_init_reg9[][4] = {
+	{0x00, 0x2A, 0x02, 0xF0}, /*  KJ_090802 : Non-continuous clock */
+	{0x0F, 0x12, 0x00, 0x12}, /*  [4]UY0VY1	0002 */
+	{0x00, 0x2A, 0x02, 0xFC}, /*  1b: FR (bin) 2b: Quality (no-bin) */
+	{0x0F, 0x12, 0x00, 0x00},
+	{0x00, 0x2A, 0x02, 0xFA},
+	{0x0F, 0x12, 0x00, 0x02},
+	{0x00, 0x2A, 0x02, 0xFE}, /* max frame time  */
+	{0x0F, 0x12, 0x05, 0x35},/*  7.5fps */
+	{0x00, 0x2A, 0x03, 0x00},
+	{0x0F, 0x12, 0x00, 0x00},
+
+	{REG_DELAY, 100, 0, 0}, /*  p100 */
+
+	/* 002A	17A0 */
+	/* 0F12	0000 [0]:dig [1]:avg */
+	/* 002A	17A2 1/2 sub-sampling */
+	/* 0F12	0002 */
+	{0x00, 0x2A, 0x05, 0x40}, /*  use high speed analog */
+	{0x0F, 0x12, 0x00, 0x01},
+	{0x00, 0x2A, 0x05, 0x3A},
+	{0x0F, 0x12, 0x00, 0x01},
+	/* 002A	17B2 17B2 */
+	/* 0F12	0549 */
+	/* 002A	17B6 17B6 */
+	/* 0F12	0549 */
+	/* 002A	17BA 17BA */
+	/* 0F12	005B */
+
+	/* For C100 -  jpeg output data  type control
+	 * 0028	 D000 002A	B032  0F12	 002A */
+	/*  JPEG data type (RAW8 type) */
+
+	{0x00, 0x28, 0x70, 0x00},
+
+	/* Capture Configuratio 0 (2592x1944,  MJPEG, 15fps) */
+	{0x00, 0x2A, 0x03, 0xD6},
+	{0x0F, 0x12, 0x0A, 0x20}, /* 2592 */
+	{0x00, 0x2A, 0x03, 0xD8},
+	{0x0F, 0x12, 0x07, 0x98}, /* 1944 */
+	{0x00, 0x2A, 0x03, 0xDA},
+	{0x0F, 0x12, 0x00, 0x09}, /* YUV */
+	{0x00, 0x2A, 0x03, 0xEC}, /* PLL config */
+	{0x0F, 0x12, 0x00, 0x00},
+	{0x00, 0x2A, 0x03, 0xDC}, /* PCLK max */
+	{0x0F, 0x12, 0x5A, 0xD2},
+	{0x00, 0x2A, 0x03, 0xDE}, /* PCLK min */
+	{0x0F, 0x12, 0x58, 0xDE},
+	{0x00, 0x2A, 0x03, 0xE4},
+	{0x0F, 0x12, 0x00, 0x42},
+	{0x00, 0x2A, 0x03, 0xF0}, /*  1b: FR (bin) 2b: Quality (no-bin) */
+	{0x0F, 0x12, 0x00, 0x02},
+	{0x00, 0x2A, 0x03, 0xEE},
+	{0x0F, 0x12, 0x00, 0x02},
+	{0x00, 0x2A, 0x03, 0xF2}, /* max frame time : 15fps 029a */
+	{0x0F, 0x12, 0x05, 0x35}, /*  7.5 fps */
+	{0x00, 0x2A, 0x03, 0xF4},
+	{0x0F, 0x12, 0x00, 0x00},
+
+	/*  */
+	/* PREVIEW */
+	{0x00, 0x2A, 0x02, 0xA4},
+	{0x0F, 0x12, 0x00, 0x00},
+
+	{0x00, 0x2A, 0x02, 0xA8},
+	{0x0F, 0x12, 0x00, 0x01},
+
+	{0x00, 0x2A, 0x02, 0x90},
+	{0x0F, 0x12, 0x00, 0x01},
+
+	{0x00, 0x2A, 0x02, 0xA6},
+	{0x0F, 0x12, 0x00, 0x01},
+
+	{0x00, 0x2A, 0x02, 0x80},
+	{0x0F, 0x12, 0x00, 0x01},
+
+	{0x00, 0x2A, 0x02, 0x82},
+	{0x0F, 0x12, 0x00, 0x01},
+
+	/*  */
+
+	{0x00, 0x2A, 0x02, 0x92},
+	{0x0F, 0x12, 0x07, 0x80}, /* input width  */
+	{0x0F, 0x12, 0x04, 0x38}, /* input height */
+	{0x0F, 0x12, 0x01, 0x50}, /* input w-offset */
+	{0x0F, 0x12, 0x01, 0xB0}, /* input h-offset */
+
+	{0x00, 0x2A, 0x04, 0xDA},
+	{0x0F, 0x12, 0x07, 0x80}, /* crop width  */
+	{0x0F, 0x12, 0x04, 0x38}, /* crop height */
+	/* 0F12	0150	w-offset */
+	/* 0F12	01B0	h-offset */
+
+	{0x00, 0x2A, 0x02, 0xA2}, /* 4EA_REG_TC_GP_InputsChangeRequest */
+	{0x0F, 0x12, 0x00, 0x01},
+	{0x00, 0x2A, 0x02, 0x90}, /* 4EA_REG_TC_GP_NewConfigSync */
+	{0x0F, 0x12, 0x00, 0x01},
+
+	{REG_DELAY, 200, 0, 0}, /*  p200 */
+};
+
+unsigned short dohofpga_init_reg10[][2] = {
+	{0x002A, DOHOFPGA_REG_0TC_PCFG_usMaxFrTimeMsecMult10},/* max frame time */
+	{0x0F12, DOHOFPGA_FrTime_MAX}, /* 30fps */
+};
+
+unsigned char dohofpga_init_reg11[][4] = {
+	/*  */
+	/* PREVIEW */
+	{0x00, 0x2A, 0x02, 0xA4},
+	{0x0F, 0x12, 0x00, 0x00},
+
+	{0x00, 0x2A, 0x02, 0xA8},
+	{0x0F, 0x12, 0x00, 0x01},
+
+	{0x00, 0x2A, 0x02, 0x90},
+	{0x0F, 0x12, 0x00, 0x01},
+
+	{0x00, 0x2A, 0x02, 0xA6},
+	{0x0F, 0x12, 0x00, 0x01},
+
+	{0x00, 0x2A, 0x02, 0x80},
+	{0x0F, 0x12, 0x00, 0x01},
+
+	{0x00, 0x2A, 0x02, 0x82},
+	{0x0F, 0x12, 0x00, 0x01},
+
+	/*  */
+
+	/*  AF CMD */
+	{0x00, 0x2A, 0x02, 0xBE}, /* #4EA_REG_TC_AF	 */
+	{0x0F, 0x12, 0x00, 0x03}, /* 4EA_REG_TC_AF_AfCmd */
+
+	{REG_DELAY, 200, 0, 0}, /*  p300 */
+
+	{0x00, 0x2A, 0x02, 0xBE}, /* #4EA_REG_TC_AF	 */
+	{0x0F, 0x12, 0x00, 0x05}, /* 5:single AF, 6:continus AF */
+};
+
+#define DOHOFPGA_INIT_REGS1	\
+	(sizeof(dohofpga_init_reg1) / sizeof(dohofpga_init_reg1[0]))
+#define DOHOFPGA_INIT_REGS2	\
+	(sizeof(dohofpga_init_reg2) / sizeof(dohofpga_init_reg2[0]))
+#define DOHOFPGA_INIT_REGS3	\
+	(sizeof(dohofpga_init_reg3) / sizeof(dohofpga_init_reg3[0]))
+#define DOHOFPGA_INIT_REGS4	\
+	(sizeof(dohofpga_init_reg4) / sizeof(dohofpga_init_reg4[0]))
+#define DOHOFPGA_INIT_JPEG	\
+	(sizeof(dohofpga_init_jpeg) / sizeof(dohofpga_init_jpeg[0]))
+#define DOHOFPGA_INIT_REGS5\
+	(sizeof(dohofpga_init_reg5) / sizeof(dohofpga_init_reg5[0]))
+#define DOHOFPGA_INIT_REGS6	\
+	(sizeof(dohofpga_init_reg6) / sizeof(dohofpga_init_reg6[0]))
+#define DOHOFPGA_INIT_REGS7	\
+	(sizeof(dohofpga_init_reg7) / sizeof(dohofpga_init_reg7[0]))
+#define DOHOFPGA_INIT_REGS8	\
+	(sizeof(dohofpga_init_reg8) / sizeof(dohofpga_init_reg8[0]))
+#define DOHOFPGA_INIT_REGS9	\
+	(sizeof(dohofpga_init_reg9) / sizeof(dohofpga_init_reg9[0]))
+#define DOHOFPGA_INIT_REGS10	\
+	(sizeof(dohofpga_init_reg10) / sizeof(dohofpga_init_reg10[0]))
+#define DOHOFPGA_INIT_REGS11	\
+	(sizeof(dohofpga_init_reg11) / sizeof(dohofpga_init_reg11[0]))
+
+unsigned short dohofpga_sleep_reg[][2] = {
+	{0x002A, DOHOFPGA_REG_TC_GP_EnablePreview},
+	{0x0F12, 0x0000},
+	{0x002A, DOHOFPGA_REG_TC_GP_EnablePreviewChanged},
+	{0x0F12, 0x0001},
+	{REG_DELAY, 100},
+};
+
+#define DOHOFPGA_SLEEP_REGS	\
+	(sizeof(dohofpga_sleep_reg) / sizeof(dohofpga_sleep_reg[0]))
+
+unsigned short dohofpga_wakeup_reg[][2] = {
+	{0x002A, 0x02F0},
+	{0x0F12, 0x0052},
+	{0x002A, DOHOFPGA_REG_TC_GP_PrevConfigChanged},
+	{0x0F12, 0x0001},
+};
+
+#define DOHOFPGA_WAKEUP_REGS	\
+	(sizeof(dohofpga_wakeup_reg) / sizeof(dohofpga_wakeup_reg[0]))
+
+/* Preview configuration preset #1 */
+/* Preview configuration preset #2 */
+/* Preview configuration preset #3 */
+/* Preview configuration preset #4 */
+
+/* Capture configuration preset #0 */
+/* Capture configuration preset #1 */
+/* Capture configuration preset #2 */
+/* Capture configuration preset #3 */
+/* Capture configuration preset #4 */
+
+/*
+ * EV bias
+ */
+
+static const struct dohofpga_reg dohofpga_ev_m6[] = {
+};
+
+static const struct dohofpga_reg dohofpga_ev_m5[] = {
+};
+
+static const struct dohofpga_reg dohofpga_ev_m4[] = {
+};
+
+static const struct dohofpga_reg dohofpga_ev_m3[] = {
+};
+
+static const struct dohofpga_reg dohofpga_ev_m2[] = {
+};
+
+static const struct dohofpga_reg dohofpga_ev_m1[] = {
+};
+
+static const struct dohofpga_reg dohofpga_ev_default[] = {
+};
+
+static const struct dohofpga_reg dohofpga_ev_p1[] = {
+};
+
+static const struct dohofpga_reg dohofpga_ev_p2[] = {
+};
+
+static const struct dohofpga_reg dohofpga_ev_p3[] = {
+};
+
+static const struct dohofpga_reg dohofpga_ev_p4[] = {
+};
+
+static const struct dohofpga_reg dohofpga_ev_p5[] = {
+};
+
+static const struct dohofpga_reg dohofpga_ev_p6[] = {
+};
+
+#ifdef DOHOFPGA_COMPLETE
+/* Order of this array should be following the querymenu data */
+static const unsigned char *dohofpga_regs_ev_bias[] = {
+	(unsigned char *)dohofpga_ev_m6, (unsigned char *)dohofpga_ev_m5,
+	(unsigned char *)dohofpga_ev_m4, (unsigned char *)dohofpga_ev_m3,
+	(unsigned char *)dohofpga_ev_m2, (unsigned char *)dohofpga_ev_m1,
+	(unsigned char *)dohofpga_ev_default, (unsigned char *)dohofpga_ev_p1,
+	(unsigned char *)dohofpga_ev_p2, (unsigned char *)dohofpga_ev_p3,
+	(unsigned char *)dohofpga_ev_p4, (unsigned char *)dohofpga_ev_p5,
+	(unsigned char *)dohofpga_ev_p6,
+};
+
+/*
+ * Auto White Balance configure
+ */
+static const struct dohofpga_reg dohofpga_awb_off[] = {
+};
+
+static const struct dohofpga_reg dohofpga_awb_on[] = {
+};
+
+static const unsigned char *dohofpga_regs_awb_enable[] = {
+	(unsigned char *)dohofpga_awb_off,
+	(unsigned char *)dohofpga_awb_on,
+};
+
+/*
+ * Manual White Balance (presets)
+ */
+static const struct dohofpga_reg dohofpga_wb_tungsten[] = {
+
+};
+
+static const struct dohofpga_reg dohofpga_wb_fluorescent[] = {
+
+};
+
+static const struct dohofpga_reg dohofpga_wb_sunny[] = {
+
+};
+
+static const struct dohofpga_reg dohofpga_wb_cloudy[] = {
+
+};
+
+/* Order of this array should be following the querymenu data */
+static const unsigned char *dohofpga_regs_wb_preset[] = {
+	(unsigned char *)dohofpga_wb_tungsten,
+	(unsigned char *)dohofpga_wb_fluorescent,
+	(unsigned char *)dohofpga_wb_sunny,
+	(unsigned char *)dohofpga_wb_cloudy,
+};
+
+/*
+ * Color Effect (COLORFX)
+ */
+static const struct dohofpga_reg dohofpga_color_sepia[] = {
+};
+
+static const struct dohofpga_reg dohofpga_color_aqua[] = {
+};
+
+static const struct dohofpga_reg dohofpga_color_monochrome[] = {
+};
+
+static const struct dohofpga_reg dohofpga_color_negative[] = {
+};
+
+static const struct dohofpga_reg dohofpga_color_sketch[] = {
+};
+
+/* Order of this array should be following the querymenu data */
+static const unsigned char *dohofpga_regs_color_effect[] = {
+	(unsigned char *)dohofpga_color_sepia,
+	(unsigned char *)dohofpga_color_aqua,
+	(unsigned char *)dohofpga_color_monochrome,
+	(unsigned char *)dohofpga_color_negative,
+	(unsigned char *)dohofpga_color_sketch,
+};
+
+/*
+ * Contrast bias
+ */
+static const struct dohofpga_reg dohofpga_contrast_m2[] = {
+};
+
+static const struct dohofpga_reg dohofpga_contrast_m1[] = {
+};
+
+static const struct dohofpga_reg dohofpga_contrast_default[] = {
+};
+
+static const struct dohofpga_reg dohofpga_contrast_p1[] = {
+};
+
+static const struct dohofpga_reg dohofpga_contrast_p2[] = {
+};
+
+static const unsigned char *dohofpga_regs_contrast_bias[] = {
+	(unsigned char *)dohofpga_contrast_m2,
+	(unsigned char *)dohofpga_contrast_m1,
+	(unsigned char *)dohofpga_contrast_default,
+	(unsigned char *)dohofpga_contrast_p1,
+	(unsigned char *)dohofpga_contrast_p2,
+};
+
+/*
+ * Saturation bias
+ */
+static const struct dohofpga_reg dohofpga_saturation_m2[] = {
+};
+
+static const struct dohofpga_reg dohofpga_saturation_m1[] = {
+};
+
+static const struct dohofpga_reg dohofpga_saturation_default[] = {
+};
+
+static const struct dohofpga_reg dohofpga_saturation_p1[] = {
+};
+
+static const struct dohofpga_reg dohofpga_saturation_p2[] = {
+};
+
+static const unsigned char *dohofpga_regs_saturation_bias[] = {
+	(unsigned char *)dohofpga_saturation_m2,
+	(unsigned char *)dohofpga_saturation_m1,
+	(unsigned char *)dohofpga_saturation_default,
+	(unsigned char *)dohofpga_saturation_p1,
+	(unsigned char *)dohofpga_saturation_p2,
+};
+
+/*
+ * Sharpness bias
+ */
+static const struct dohofpga_reg dohofpga_sharpness_m2[] = {
+};
+
+static const struct dohofpga_reg dohofpga_sharpness_m1[] = {
+};
+
+static const struct dohofpga_reg dohofpga_sharpness_default[] = {
+};
+
+static const struct dohofpga_reg dohofpga_sharpness_p1[] = {
+};
+
+static const struct dohofpga_reg dohofpga_sharpness_p2[] = {
+};
+
+static const unsigned char *dohofpga_regs_sharpness_bias[] = {
+	(unsigned char *)dohofpga_sharpness_m2,
+	(unsigned char *)dohofpga_sharpness_m1,
+	(unsigned char *)dohofpga_sharpness_default,
+	(unsigned char *)dohofpga_sharpness_p1,
+	(unsigned char *)dohofpga_sharpness_p2,
+};
+#endif /* DOHOFPGA _COMPLETE */
+
+#endif
diff -Naur org/drivers/media/video/exynos/fimc-is/fimc-is-v4l2.c ths/drivers/media/video/exynos/fimc-is/fimc-is-v4l2.c
--- org/drivers/media/video/exynos/fimc-is/fimc-is-v4l2.c	2013-07-08 07:55:58.946005870 +0200
+++ ths/drivers/media/video/exynos/fimc-is/fimc-is-v4l2.c	2013-07-08 12:25:36.000000000 +0200
@@ -41,6 +41,15 @@
 #include <linux/dma-mapping.h>
 #include <linux/vmalloc.h>
 
+#if defined(CONFIG_VIDEO_SAMSUNG_V4L2) || (defined(CONFIG_VIDEO_SAMSUNG_V4L2_MODULE) && defined(MODULE))
+#include <linux/videodev2_samsung.h>
+#include <linux/videodev2_exynos_camera.h>
+#ifndef V4L2_CID_CAMERA_AUTO_FOCUS_RESULT
+#define V4L2_CID_CAMERA_AUTO_FOCUS_RESULT V4L2_CID_CAMERA_AUTO_FOCUS_RESULT_FIRST
+#warning using V4L2_CID_CAMERA_AUTO_FOCUS_RESULT_FIRST to define V4L2_CID_CAMERA_AUTO_FOCUS_RESULT 
+#endif
+#endif
+
 #include "fimc-is-core.h"
 #include "fimc-is-regs.h"
 #include "fimc-is-param.h"
diff -Naur org/drivers/media/video/exynos/fimc-lite/fimc-lite-core.h ths/drivers/media/video/exynos/fimc-lite/fimc-lite-core.h
--- org/drivers/media/video/exynos/fimc-lite/fimc-lite-core.h	2013-07-08 08:09:18.050021095 +0200
+++ ths/drivers/media/video/exynos/fimc-lite/fimc-lite-core.h	2013-07-08 08:08:08.000000000 +0200
@@ -288,7 +288,7 @@
 	ctrl->cur.val = ctrl->val = value;
 }
 
-inline struct flite_fmt const *find_flite_format(struct v4l2_mbus_framefmt *mf);
+struct flite_fmt const *find_flite_format(struct v4l2_mbus_framefmt *mf);
 
 /*
  * Add buf to the capture active buffers queue.
diff -Naur org/drivers/media/video/Kconfig ths/drivers/media/video/Kconfig
--- org/drivers/media/video/Kconfig	2013-07-05 08:28:14.000000000 +0200
+++ ths/drivers/media/video/Kconfig	2013-07-10 18:10:52.662001054 +0200
@@ -511,65 +511,74 @@
 endchoice
 
 # hardkernel added
+
 config VIDEO_S5K5AAFA
-	tristate "S5K5AAFA  supporting camera driver"
-	depends on I2C && VIDEO_V4L2
-	---help---
-	  This driver supports s5k5aafa SoC camera module with
+  tristate "S5K5AAFA  supporting camera driver"
+  depends on I2C && VIDEO_V4L2
+  help
+    This driver supports s5k5aafa SoC camera module with 
+    do not select, source missing !
 
 config VIDEO_S5K5CAGX
-	tristate "S5K5CAGX  supporting camera driver"
-	depends on I2C && VIDEO_V4L2
-	---help---
-	  This driver supports s5k5cagx SoC camera module with
+  tristate "S5K5CAGX  supporting camera driver"
+  depends on I2C && VIDEO_V4L2
+  help
+    This driver supports s5k5cagx SoC camera module with
+    do not select, source missing !
 
 config VIDEO_S5K4ECGX
-	tristate "S5K4ECGX supporting camera driver"
-	depends on VIDEO_V4L2 && (VIDEO_FIMC_MIPI || VIDEO_S5P_MIPI_CSIS) 
-	select VIDEO_S5K4ECGX_ODROIDQ
-	---help---
-	  This driver supports S5K4ECGX sensor.
+  tristate "S5K4ECGX supporting camera driver"
+  depends on VIDEO_V4L2 && (VIDEO_FIMC_MIPI || VIDEO_S5P_MIPI_CSIS) 
+  select VIDEO_S5K4ECGX_ODROIDQ
+  help
+    This driver supports S5K4ECGX sensor.
+
 choice
-depends on VIDEO_S5K4ECGX
-prompt "MIPI Camera port for S5K4ECGX"
-default S5K4ECGX_CSI_D
+  depends on VIDEO_S5K4ECGX
+  prompt "MIPI Camera port for S5K4ECGX"
+  default S5K4ECGX_CSI_D
+
 config S5K4ECGX_CSI_C
-	bool "CSI Camera A port"
-	depends on (VIDEO_FIMC_MIPI || VIDEO_S5P_MIPI_CSIS)
-	help
-	  This enables support for CSI A port
+  bool "CSI Camera A port"
+  depends on (VIDEO_FIMC_MIPI || VIDEO_S5P_MIPI_CSIS)
+  help
+    This enables support for CSI A port
 config SS5K4ECGX_CSI_D
-	bool "CSI Camera B port"
-	depends on (VIDEO_FIMC_MIPI || VIDEO_S5P_MIPI_CSIS)
-	help
-	  This enalbes support for CSI B port
+  bool "CSI Camera B port"
+  depends on (VIDEO_FIMC_MIPI || VIDEO_S5P_MIPI_CSIS)
+  help
+    This enalbes support for CSI B port
 endchoice
 
 config VIDEO_S5K4ECGX_ODROIDQ
-	tristate "S5K4ECGX supporting camera driver for odroid-q"
-	depends on VIDEO_S5K4ECGX
-	help
-	  This driver supports S5K4ECGX SoC camera module
+  tristate "S5K4ECGX supporting camera driver for odroid-q"
+  depends on VIDEO_S5K4ECGX
+  help
+    This driver supports S5K4ECGX SoC camera module
 
 config VIDEO_MT9M113
-        tristate "mt9m113 support"
-        depends on I2C
-        help
-          This driver supports MT9M113cameras from Micron/Aptina
-
-#
+  tristate "mt9m113 support"
+  depends on I2C
+  help
+    This driver supports MT9M113cameras from Micron/Aptina
+
+config VIDEO_DOHOFPGA
+  tristate "dohofpga support"
+  depends on I2C
+  help
+    This driver supports Domiik Honeggers FPGA camera interface
 
 config VIDEO_M5MO
-        tristate "M5MO supporting camera driver"
-	depends on I2C && VIDEO_V4L2 && VIDEO_FIMC_MIPI
-        ---help---
-          This driver supports M5MO SoC camera module
+  tristate "M5MO supporting camera driver"
+  depends on I2C && VIDEO_V4L2 && VIDEO_FIMC_MIPI
+  help
+    This driver supports M5MO SoC camera module
 
 config VIDEO_AR0832
-        tristate "AR0832 supporting camera driver"
-        depends on I2C && VIDEO_V4L2 && VIDEO_FIMC_MIPI
-        ---help---
-          This driver supports AR0832 SoC camera module
+  tristate "AR0832 supporting camera driver"
+  depends on I2C && VIDEO_V4L2 && VIDEO_FIMC_MIPI
+  help
+    This driver supports AR0832 SoC camera module
 
 
 config VIDEO_S5K4BA
@@ -603,7 +612,7 @@
 			VIDEO_EXYNOS_MIPI_CSIS)
 	help
 	  This enables support for ITU B port
-config CSI_Cs5k4ecgx_regs-odroidq.h
+config CSI_C
 	bool "CSI Camera A port"
 	depends on (VIDEO_FIMC_MIPI || VIDEO_S5P_MIPI_CSIS ||\
 			VIDEO_EXYNOS_MIPI_CSIS)
diff -Naur org/drivers/media/video/m5mo.c ths/drivers/media/video/m5mo.c
--- org/drivers/media/video/m5mo.c	2013-07-05 08:28:14.000000000 +0200
+++ ths/drivers/media/video/m5mo.c	2013-07-08 12:26:12.246314773 +0200
@@ -22,9 +22,15 @@
 #include <linux/vmalloc.h>
 #include <linux/firmware.h>
 #include <linux/videodev2.h>
+#include <linux/slab.h>
 
-#ifdef CONFIG_VIDEO_SAMSUNG_V4L2
+#if defined(CONFIG_VIDEO_SAMSUNG_V4L2) || (defined(CONFIG_VIDEO_SAMSUNG_V4L2_MODULE) && defined(MODULE))
 #include <linux/videodev2_samsung.h>
+#include <linux/videodev2_exynos_camera.h>
+#ifndef V4L2_CID_CAMERA_AUTO_FOCUS_RESULT
+#define V4L2_CID_CAMERA_AUTO_FOCUS_RESULT V4L2_CID_CAMERA_AUTO_FOCUS_RESULT_FIRST
+#warning using V4L2_CID_CAMERA_AUTO_FOCUS_RESULT_FIRST to define V4L2_CID_CAMERA_AUTO_FOCUS_RESULT 
+#endif
 #endif
 
 #include <linux/regulator/machine.h>
diff -Naur org/drivers/media/video/Makefile ths/drivers/media/video/Makefile
--- org/drivers/media/video/Makefile	2013-07-05 08:28:14.000000000 +0200
+++ ths/drivers/media/video/Makefile	2013-07-10 18:11:43.602002025 +0200
@@ -89,6 +89,7 @@
 obj-$(CONFIG_SOC_CAMERA_MT9M001)	+= mt9m001.o
 obj-$(CONFIG_SOC_CAMERA_MT9M111)	+= mt9m111.o
 obj-$(CONFIG_VIDEO_MT9M113)	+= mt9m113.o
+obj-$(CONFIG_VIDEO_DOHOFPGA)	+= dohofpga.o
 obj-$(CONFIG_SOC_CAMERA_MT9T031)	+= mt9t031.o
 obj-$(CONFIG_SOC_CAMERA_MT9T112)	+= mt9t112.o
 obj-$(CONFIG_SOC_CAMERA_MT9V022)	+= mt9v022.o
@@ -100,9 +101,10 @@
 obj-$(CONFIG_SOC_CAMERA_RJ54N1)		+= rj54n1cb0c.o
 obj-$(CONFIG_SOC_CAMERA_TW9910)		+= tw9910.o
 
+obj-$(CONFIG_VIDEO_S5K5AAFA)		+= s5k5aafa.o
 obj-$(CONFIG_VIDEO_S5K5CAGX)		+= s5k5cagx.o
 obj-$(CONFIG_VIDEO_S5K4ECGX)		+= s5k4ecgx.o
-obj-$(CONFIG_VIDEO_S5K5AAFA)		+= s5k5aafa.o
+
 
 # And now the v4l2 drivers:
 
diff -Naur org/drivers/media/video/s5k4ecgx.c ths/drivers/media/video/s5k4ecgx.c
--- org/drivers/media/video/s5k4ecgx.c	2013-07-05 08:28:14.000000000 +0200
+++ ths/drivers/media/video/s5k4ecgx.c	2013-07-08 10:05:05.554153462 +0200
@@ -12,12 +12,9 @@
  * or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  * for more details.
  */
+
+#define __S5K4ECGX_C__
 #include "s5k4ecgx.h"
-#include <linux/delay.h>
-#if defined(CONFIG_EXYNOS4_CPUFREQ)
-#include <linux/cpufreq.h>
-#include <mach/cpufreq.h>
-#endif
 
 static int s5k4ecgx_s_ctrl(struct v4l2_subdev *sd, struct v4l2_control *ctrl);
 static int s5k4ecgx_init(struct v4l2_subdev *sd, u32 val);
diff -Naur org/drivers/media/video/s5k4ecgx.h ths/drivers/media/video/s5k4ecgx.h
--- org/drivers/media/video/s5k4ecgx.h	2013-07-05 08:28:14.000000000 +0200
+++ ths/drivers/media/video/s5k4ecgx.h	2013-07-08 10:11:02.710160267 +0200
@@ -14,6 +14,9 @@
 
 #ifndef __S5K4ECGX_H__
 #define __S5K4ECGX_H__
+
+#include <linux/kernel.h>
+#include <linux/module.h>
 #include <linux/i2c.h>
 #include <linux/slab.h>
 #include <linux/delay.h>
@@ -26,6 +29,47 @@
 #include <linux/videodev2_samsung.h>
 #include <linux/workqueue.h>
 
+#include <linux/delay.h>
+#if defined(CONFIG_EXYNOS4_CPUFREQ)
+#include <linux/cpufreq.h>
+#include <mach/cpufreq.h>
+#endif
+
+#include "s5k4ecgx.h"
+#if defined(CONFIG_VIDEO_S5K4ECGX_ODROIDQ)
+#include "s5k4ecgx_regs_odroid.h"
+#else
+#include "s5k4ecgx_regs.h"
+#endif /* CONFIG_VIDEO_S5K4ECGX_P4W*/
+
+/* The Path of Setfile */
+#ifdef CONFIG_LOAD_FILE
+#include <linux/vmalloc.h>
+#include <linux/fs.h>
+#include <linux/mm.h>
+#include <linux/slab.h>
+#include <linux/uaccess.h>
+
+struct test {
+	u8 data;
+	struct test *nextBuf;
+};
+static struct test *testBuf;
+static s32 large_file;
+
+#define TEST_INIT	\
+{			\
+	.data = 0;	\
+	.nextBuf = NULL;	\
+}
+
+#if defined(CONFIG_VIDEO_S5K4ECGX_ODROIDQ)
+#define TUNING_FILE_PATH "/mnt/sdcard/s5k4ecgx_regs_odroid.h"
+#else
+#define TUNING_FILE_PATH NULL
+#endif
+#endif /* CONFIG_LOAD_FILE*/
+
 #define S5K4ECGX_DRIVER_NAME	"S5K4ECGX"
 
 #define S5K4ECGX_DELAY		0xFFFF0000
@@ -554,38 +598,4 @@
 #define SCND_WINSIZE_X			230
 #define SCND_WINSIZE_Y			306
 
-/* The Path of Setfile */
-#ifdef CONFIG_LOAD_FILE
-#include <linux/vmalloc.h>
-#include <linux/fs.h>
-#include <linux/mm.h>
-#include <linux/slab.h>
-#include <linux/uaccess.h>
-
-struct test {
-	u8 data;
-	struct test *nextBuf;
-};
-static struct test *testBuf;
-static s32 large_file;
-
-#define TEST_INIT	\
-{			\
-	.data = 0;	\
-	.nextBuf = NULL;	\
-}
-
-#if defined(CONFIG_VIDEO_S5K4ECGX_ODROIDQ)
-#define TUNING_FILE_PATH "/mnt/sdcard/s5k4ecgx_regs_odroid.h"
-#else
-#define TUNING_FILE_PATH NULL
-#endif
-#endif /* CONFIG_LOAD_FILE*/
-
-#if defined(CONFIG_VIDEO_S5K4ECGX_ODROIDQ)
-#include "s5k4ecgx_regs_odroid.h"
-#else
-#include "s5k4ecgx_reg.h"
-#endif /* CONFIG_VIDEO_S5K4ECGX_P4W*/
-
 #endif /* __S5K4ECGX_H__ */
diff -Naur org/drivers/media/video/s5k4ecgx_regs.h ths/drivers/media/video/s5k4ecgx_regs.h
--- org/drivers/media/video/s5k4ecgx_regs.h	1970-01-01 01:00:00.000000000 +0100
+++ ths/drivers/media/video/s5k4ecgx_regs.h	2013-07-05 08:28:14.000000000 +0200
@@ -0,0 +1,5362 @@
+/* drivers/media/video/s5k4ecgx_regs_1_1.h
+ *
+ * Driver for s5k4ecgx (5MP Camera) from SEC(LSI), firmware EVT1.1
+ *
+ * Copyright (C) 2010, SAMSUNG ELECTRONICS
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ */
+
+#ifndef __S5K4ECGX_REGS_ODROID_H__
+#define __S5K4ECGX_REGS_ODROID_H__
+
+static const u32 s5k4ecgx_init_arm[] =
+{
+	0xFCFCD000,
+	0x00100001,	//S/W Reset
+	0x10300000,	//contint_host_int
+	0x00140001,	//sw_load_complete - Release CORE (Arm) from reset state 
+};
+
+static const u32 s5k4ecgx_init_reg[] =
+{
+	/* Drive current setting */
+	0x0028D000, // 0xD0001082
+	0x002A1082,
+	0x0F120000, //cregs_d0_d4_cd10 //D4[9:8], D3[7:6], D2[5:4], D1[3:2], D0[1:0]
+	0x002A0084,
+	0x0F120000,	//cregs_d5_d9_cd10 //D9[9:8], D8[7:6], D7[5:4], D6[3:2], D5[1:0]
+	0x002A0088,
+	0x0F120000,	//cregs_clks_output_cd10 //SDA[11:10], SCL[9:8], PCLK[7:6], VSYNC[3:2], HSYNC[1:0]
+
+	0x0028D000, // 0xD000007A
+	0x002A007A,
+	0x0F120000,
+
+	/* ISP FE(ADLC) */
+  	0x002AE406,	//[7]f_ladlc_en [6:5]f max [4]fadlc_en [3:2]L max [1]ladlc_en [0]adlc_ch_sel
+	0x0F120092,
+	0x002AE410,
+ 	0x0F123804,	//[15:8]fadlc_filter_co_b, [7:0]fadlc_filter_co_a       
+	0x002AE41A,
+	0x0F120010,
+	0x002AE420,
+	0x0F120003,	//adlc_fadlc_filter_refresh     
+	0x0F120060,			//adlc_filter_level_diff_threshold
+	0x002AE42E,
+	0x0F120004,	//dithered l-ADLC(4bit)
+	0x002AF400,
+	0x0F125A3C,	//[15:8]stx_width, [7:0]dstx_width 
+	0x0F120023,	//[14]binning_test [13]gain_mode [11:12]row_id [10]cfpn_test [9]pd_pix [8]teg_en, [7]adc_res, [6]smp_en, [5]ldb_en, [4]ld_en, [3]clp_en [2]srx_en, [1]dshut_en, [0]dcds_en 
+	0x0F128080,	//CDS option 
+	0x0F1203AF,	//[11:6]rst_mx, [5:0]sig_mx
+	0x0F12000A,	//Avg mode
+	0x0F12AA54,	//x1~x1.49:No MS, x1.5~x3.99:MS2, x4~x16:MS4
+	0x0F120040,	//RMP option [6]1: RES gain
+	0x0F12464E,	//[14]msoff_en, [13:8]off_rst, [7:0]adc_sat
+	0x0F120240,	//bist_sig_width_e
+	0x0F120240,	//bist_sig_width_o
+	0x0F120040,	//[9]dbs_bist_en, [8:0]bist_rst_width
+	0x0F121000,	//[15]aac_en, [14]GCLK_DIV2_EN, [13:10]dl_cont [9:8]dbs_mode, [7:0]dbs_option
+	0x0F1255FF,	//bias [15:12]pix, [11:8]pix_bst [7:4]comp2, [3:0]comp1         
+	0x0F12D000,	//[15:8]clp_lvl, [7:0]ref_option, [5]pix_bst_en
+	0x0F120010,	//[7:0]monit
+	0x0F120202,	//[15:8]dbr_tune_tgsl, [7:0]dbr_tune_pix
+	0x0F120401,	//[15:8]dbr_tune_ntg, [7:0]dbr_tune_rg                             
+	0x0F120022,	//[15:8]reg_option, [7:4]rosc_tune_ncp, [3:0]rosc_tune_c
+	0x0F120088,	//PD [8]inrush_ctrl, [7]fblv, [6]reg_ntg, [5]reg_tgsl, [4]reg_rg, [3]reg_pix, [2]ncp_rosc, [1]cp_rosc, [0]cp
+	0x0F12009F,	//[9]capa_ctrl_en, [8:7]fb_lv, [6:5]dbr_clk_sel, [4:0]cp_capa  
+	0x0F120000,	//[15:0]blst_en_cintr 
+	0x0F121800,	//[11]blst_en, [10]rfpn_test, [9]sl_off, [8]tx_off, [7:0]rdv_option
+	0x0F120000,	//[15:1]analog_dummy, [0]pd_reg_test 
+	0x0F122428,	//[13:11]srx_gap1, [10:8]srx_gap0, [7:0]stx_gap
+	0x0F120000,	//[0]atx_option       
+	0x0F1203EE,	//aig_avg_half
+	0x0F120000,	//[0]hvs_test_reg     
+	0x0F120000,	//[0]dbus_bist_auto   
+	0x0F120000,	//[7:0]dbr_option           
+	0x002AF552,
+	0x0F120708,	//[7:0]lat_st, [15:8]lat_width  
+	0x0F12080C,	//[7:0]hold_st, [15:8]hold_width
+
+	/* 07. Analog Setting 2 */
+	/* For subsampling Size */
+	0x00287000, 
+	0x002A18BC, 
+	0x0F120004, 
+	0x0F1205B6, 
+	0x0F120000, 
+	0x0F120000, 
+	0x0F120001, 
+	0x0F1205BA, 
+	0x0F120000, 
+	0x0F120000, 
+	0x0F120007, 
+	0x0F1205BA, 
+	0x0F120000, 
+	0x0F120000, 
+	0x0F1201F4, 
+	0x0F12024E, 
+	0x0F120000, 
+	0x0F120000, 
+	0x0F1201F4, 
+	0x0F1205B6, 
+	0x0F120000, 
+	0x0F120000, 
+	0x0F1201F4, 
+	0x0F1205BA, 
+	0x0F120000, 
+	0x0F120000, 
+	0x0F1201F4, 
+	0x0F12024F, 
+	0x0F120000, 
+	0x0F120000, 
+	0x0F120000, 
+	0x0F120000, 
+	0x0F120000, 
+	0x0F120000, 
+	0x0F120075, 
+	0x0F1200CF, 
+	0x0F120000, 
+	0x0F120000,
+	0x0F120075, 
+	0x0F1200D6, 
+	0x0F120000, 
+	0x0F120000, 
+	0x0F120004, 
+	0x0F1201F4, 
+	0x0F120000, 
+	0x0F120000, 
+	0x0F1200F0, 
+	0x0F1201F4, 
+	0x0F12029E, 
+	0x0F1205B2, 
+	0x0F120000, 
+	0x0F120000, 
+	0x0F120000, 
+	0x0F120000, 
+	0x0F1201F8, 
+	0x0F120228, 
+	0x0F120000, 
+	0x0F120000, 
+	0x0F120000, 
+	0x0F120000, 
+	0x0F120208, 
+	0x0F120238, 
+	0x0F120000, 
+	0x0F120000, 
+	0x0F120000, 
+	0x0F120000, 
+	0x0F120218, 
+	0x0F120238, 
+	0x0F120000, 
+	0x0F120000, 
+	0x0F120000, 
+	0x0F120000, 
+	0x0F120001, 
+	0x0F120009, 
+	0x0F1200DE, 
+	0x0F1205C0, 
+	0x0F120000, 
+	0x0F120000, 
+	0x0F1200DF, 
+	0x0F1200E4, 
+	0x0F1201F8, 
+	0x0F1201FD, 
+	0x0F1205B6, 
+	0x0F1205BB, 
+	0x0F120000, 
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F1201F8,
+	0x0F120000,
+	0x0F120000,
+	0x0F120077,
+	0x0F12007E,
+	0x0F12024F,
+	0x0F12025E,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	/* For Capture  */
+	0x0F120004,
+	0x0F1209D1,
+	0x0F120000,
+	0x0F120000,
+	0x0F120001, 
+	0x0F1209D5, 
+	0x0F120000, 
+	0x0F120000,
+	0x0F120008,
+	0x0F1209D5,
+	0x0F120000,
+	0x0F120000,
+	0x0F1202AA,
+	0x0F120326,
+	0x0F120000,
+	0x0F120000,
+	0x0F1202AA,
+	0x0F1209D1,
+	0x0F120000,
+	0x0F120000,
+	0x0F1202AA,
+	0x0F1209D5,
+	0x0F120000,
+	0x0F120000,
+	0x0F1202AA,
+	0x0F120327,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120008,
+	0x0F120084, 
+	0x0F120000, 
+	0x0F120000,
+	0x0F120008,
+	0x0F12008D,
+	0x0F120000,
+	0x0F120000,
+	0x0F120008,
+	0x0F1202AA,
+	0x0F120000,
+	0x0F120000,
+	0x0F1200AA,
+	0x0F1202AA,
+	0x0F1203AD,
+	0x0F1209CD,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F1202AE,
+	0x0F1202DE,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F1202BE,
+	0x0F1202EE,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F1202CE,
+	0x0F1202EE,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120001,
+	0x0F120009,
+	0x0F120095,
+	0x0F1209DB,
+	0x0F120000,
+	0x0F120000,
+	0x0F120096,
+	0x0F12009B,
+	0x0F1202AE,
+	0x0F1202B3,
+	0x0F1209D1,
+	0x0F1209D6,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000, 
+	0x0F120000, 
+	0x0F120000, 
+	0x0F120000, 
+	0x0F120000, 
+	0x0F120000, 
+	0x0F120000, 
+	0x0F120000, 
+	0x0F120000, 
+	0x0F1202AE, 
+	0x0F120000, 
+	0x0F120000, 
+	0x0F120009, 
+	0x0F120010, 
+	0x0F120327, 
+	0x0F120336, 
+	0x0F120000, 
+	0x0F120000, 
+	0x0F120000, 
+	0x0F120000, 
+	0x002A1AF8, 
+	0x0F125A3C,	//senHal_TuneStr_AngTuneData1_2_D000F400 register at subsampling
+	0x002A1896, 
+	0x0F120002,	//senHal_SamplingType   0002 03EE: PLA setting          
+	0x0F120000,	//senHal_SamplingMode 0 : 2 PLA / 1 : 4PLA              
+	0x0F120003,	//senHal_PLAOption      [0] VPLA enable  [1] HPLA enable
+	0x002A189E,  
+	0x0F120FB0,	//senHal_ExpMinPixels
+	0x002A18AC,  
+	0x0F120060,	//senHal_uAddColsBin  
+	0x0F120060,	//senHal_uAddColsNoBin
+	0x0F1205C0,	//senHal_uMinColsBin  
+	0x0F1205C0,	//senHal_uMinColsNoBin
+	0x002A1AEA,  
+	0x0F128080,	//senHal_SubF404Tune 
+	0x0F120080,	//senHal_FullF404Tune
+	0x002A1AE0,  
+	0x0F120000,	//senHal_bSenAAC     
+	0x002A1A72,  
+	0x0F120000,	//senHal_bSRX   SRX off
+	0x002A18A2,  
+	0x0F120004,	//senHal_NExpLinesCheckFine extend Forbidden area line       
+	0x002A1A6A,  
+	0x0F12009A,	//senHal_usForbiddenRightOfs extend right Forbidden area line
+	0x002A385E,  
+	0x0F12024C,	//Mon_Sen_uExpPixelsOfs                                      
+	0x002A0EE6,  
+	0x0F120000,	//setot_bUseDigitalHbin
+	0x002A1B2A,  
+	0x0F120300,	//70001B2A //senHal_TuneStr2_usAngTuneGainTh    
+	0x0F1200D6,	//70001B2C //senHal_TuneStr2_AngTuneF4CA_0_ 
+	0x0F12008D,	//70001B2E //senHal_TuneStr2_AngTuneF4CA_1_ 
+	0x0F1200CF,	//70001B30 //senHal_TuneStr2_AngTuneF4C2_0_ 
+	0x0F120084,	//70001B32 //senHal_TuneStr2_AngTuneF4C2_1_
+	
+	/* OTP Setting */
+	0x00287000, 
+	0x002A0722,
+	0x0F120100,	//skl_OTP_usWaitTime This register should be positioned in fornt of D0001000 
+	0x002A0726,
+	0x0F120001,	//skl_bUseOTPfunc This is OTP on/off function 
+	0x002A08D6,
+	0x0F120001,	//ash_bUseOTPData       
+	0x002A146E, 
+	0x0F120000,	//awbb_otp_disable      
+	0x002A08DC, 
+	0x0F120000,	//ash_bUseGasAlphaOTP             
+	0x0028D000,
+	0x002A1000,
+	0x0F120001,
+
+	/* TnP Setting */
+	/* Start of Patch Data */
+	0x00287000,
+	0x002A3AF8,
+	0x0F12B570,	// 70003AF8              
+	0x0F124B39,	// 70003AFA              
+	0x0F124939,	// 70003AFC              
+	0x0F12483A,	// 70003AFE              
+	0x0F122200,	// 70003B00              
+	0x0F12C008,	// 70003B02              
+	0x0F126001,	// 70003B04              
+	0x0F124939,	// 70003B06              
+	0x0F124839,	// 70003B08              
+	0x0F122401,	// 70003B0A              
+	0x0F12F000,	// 70003B0C              
+	0x0F12FBEC,	// 70003B0E              
+	0x0F124938,	// 70003B10              
+	0x0F124839,	// 70003B12              
+	0x0F122502,	// 70003B14              
+	0x0F120022,	// 70003B16              
+	0x0F12F000,	// 70003B18              
+	0x0F12FBE6,	// 70003B1A              
+	0x0F124837,	// 70003B1C              
+	0x0F120261,	// 70003B1E              
+	0x0F128001,	// 70003B20              
+	0x0F122100,	// 70003B22              
+	0x0F128041,	// 70003B24              
+	0x0F124936,	// 70003B26              
+	0x0F124836,	// 70003B28              
+	0x0F126041,	// 70003B2A              
+	0x0F124936,	// 70003B2C              
+	0x0F124837,	// 70003B2E              
+	0x0F122403,	// 70003B30              
+	0x0F12002A,	// 70003B32              
+	0x0F12F000,	// 70003B34              
+	0x0F12FBD8,	// 70003B36              
+	0x0F124832,	// 70003B38              
+	0x0F124935,	// 70003B3A              
+	0x0F1230C0,	// 70003B3C              
+	0x0F1263C1,	// 70003B3E              
+	0x0F124930,	// 70003B40              
+	0x0F124834,	// 70003B42              
+	0x0F123980,	// 70003B44              
+	0x0F126408,	// 70003B46              
+	0x0F124833,	// 70003B48              
+	0x0F124934,	// 70003B4A              
+	0x0F126388,	// 70003B4C              
+	0x0F124934,	// 70003B4E              
+	0x0F124834,	// 70003B50              
+	0x0F120022,	// 70003B52              
+	0x0F122504,	// 70003B54              
+	0x0F12F000,	// 70003B56              
+	0x0F12FBC7,	// 70003B58              
+	0x0F124933,	// 70003B5A              
+	0x0F124833,	// 70003B5C              
+	0x0F122405,	// 70003B5E              
+	0x0F12002A,	// 70003B60              
+	0x0F12F000,	// 70003B62              
+	0x0F12F881,	// 70003B64              
+	0x0F12491F,	// 70003B66              
+	0x0F124830,	// 70003B68              
+	0x0F120022,	// 70003B6A              
+	0x0F122506,	// 70003B6C              
+	0x0F1239B6,	// 70003B6E              
+	0x0F121D80,	// 70003B70              
+	0x0F12F000,	// 70003B72              
+	0x0F12F879,	// 70003B74              
+	0x0F12482D,	// 70003B76              
+	0x0F12492D,	// 70003B78              
+	0x0F122407,	// 70003B7A              
+	0x0F12002A,	// 70003B7C              
+	0x0F12300C,	// 70003B7E              
+	0x0F12F000,	// 70003B80              
+	0x0F12F872,	// 70003B82              
+	0x0F124829,	// 70003B84              
+	0x0F12492B,	// 70003B86              
+	0x0F120022,	// 70003B88              
+	0x0F122508,	// 70003B8A              
+	0x0F123010,	// 70003B8C              
+	0x0F12F000,	// 70003B8E              
+	0x0F12F86B,	// 70003B90              
+	0x0F124929,	// 70003B92              
+	0x0F124829,	// 70003B94              
+	0x0F122409,	// 70003B96              
+	0x0F12002A,	// 70003B98              
+	0x0F12F000,	// 70003B9A              
+	0x0F12FBA5,	// 70003B9C              
+	0x0F124928,	// 70003B9E              
+	0x0F124828,	// 70003BA0              
+	0x0F120022,	// 70003BA2              
+	0x0F12250A,	// 70003BA4              
+	0x0F12F000,	// 70003BA6              
+	0x0F12FB9F,	// 70003BA8              
+	0x0F124927,	// 70003BAA              
+	0x0F124827,	// 70003BAC              
+	0x0F12240B,	// 70003BAE              
+	0x0F12002A,	// 70003BB0              
+	0x0F12F000,	// 70003BB2              
+	0x0F12FB99,	// 70003BB4              
+	0x0F124926,	// 70003BB6              
+	0x0F124826,	// 70003BB8              
+	0x0F120022,	// 70003BBA              
+	0x0F12250C,	// 70003BBC              
+	0x0F12F000,	// 70003BBE              
+	0x0F12FB93,	// 70003BC0              
+	0x0F124925,	// 70003BC2              
+	0x0F124825,	// 70003BC4              
+	0x0F12240D,	// 70003BC6              
+	0x0F12002A,	// 70003BC8              
+	0x0F12F000,	// 70003BCA              
+	0x0F12FB8D,	// 70003BCC              
+	0x0F124924,	// 70003BCE              
+	0x0F124824,	// 70003BD0              
+	0x0F120022,	// 70003BD2              
+	0x0F12F000,	// 70003BD4              
+	0x0F12FB88,	// 70003BD6              
+	0x0F12BC70,	// 70003BD8              
+	0x0F12BC08,	// 70003BDA              
+	0x0F124718,	// 70003BDC              
+	0x0F120000,	// 70003BDE              
+	0x0F12017B,	// 70003BE0              
+	0x0F124EC2,	// 70003BE2              
+	0x0F12037F,	// 70003BE4              
+	0x0F120000,	// 70003BE6              
+	0x0F121F90,	// 70003BE8              
+	0x0F127000,	// 70003BEA              
+	0x0F123C81,	// 70003BEC              
+	0x0F127000,	// 70003BEE              
+	0x0F12E38B,	// 70003BF0              
+	0x0F120000,	// 70003BF2              
+	0x0F123CB9,	// 70003BF4              
+	0x0F127000,	// 70003BF6              
+	0x0F12C3B1,	// 70003BF8              
+	0x0F120000,	// 70003BFA              
+	0x0F124780,	// 70003BFC              
+	0x0F127000,	// 70003BFE              
+	0x0F123D17,	// 70003C00              
+	0x0F127000,	// 70003C02              
+	0x0F120080,	// 70003C04              
+	0x0F127000,	// 70003C06              
+	0x0F123D53,	// 70003C08              
+	0x0F127000,	// 70003C0A              
+	0x0F12B49D,	// 70003C0C              
+	0x0F120000,	// 70003C0E              
+	0x0F123DFF,	// 70003C10              
+	0x0F127000,	// 70003C12              
+	0x0F123DB3,	// 70003C14              
+	0x0F127000,	// 70003C16              
+	0x0F12FFFF,	// 70003C18              
+	0x0F1200FF,	// 70003C1A              
+	0x0F1217E0,	// 70003C1C              
+	0x0F127000,	// 70003C1E              
+	0x0F123F7B,	// 70003C20              
+	0x0F127000,	// 70003C22              
+	0x0F12053D,	// 70003C24              
+	0x0F120000,	// 70003C26              
+	0x0F120000,	// 70003C28              
+	0x0F120A89,	// 70003C2A              
+	0x0F126CD2,	// 70003C2C              
+	0x0F120000,	// 70003C2E              
+	0x0F120000,	// 70003C30              
+	0x0F120A9A,	// 70003C32              
+	0x0F120000,	// 70003C34              
+	0x0F1202D2,	// 70003C36              
+	0x0F123FC9,	// 70003C38              
+	0x0F127000,	// 70003C3A              
+	0x0F129E65,	// 70003C3C              
+	0x0F120000,	// 70003C3E              
+	0x0F12403D,	// 70003C40              
+	0x0F127000,	// 70003C42              
+	0x0F127C49,	// 70003C44              
+	0x0F120000,	// 70003C46              
+	0x0F1240B1,	// 70003C48              
+	0x0F127000,	// 70003C4A              
+	0x0F127C63,	// 70003C4C              
+	0x0F120000,	// 70003C4E              
+	0x0F1240CD,	// 70003C50              
+	0x0F127000,	// 70003C52              
+	0x0F128F01,	// 70003C54              
+	0x0F120000,	// 70003C56              
+	0x0F12416F,	// 70003C58              
+	0x0F127000,	// 70003C5A              
+	0x0F127F3F,	// 70003C5C              
+	0x0F120000,	// 70003C5E              
+	0x0F1241FD,	// 70003C60              
+	0x0F127000,	// 70003C62              
+	0x0F1298C5,	// 70003C64              
+	0x0F120000,	// 70003C66              
+	0x0F12B570,	// 70003C68              
+	0x0F12000C,	// 70003C6A              
+	0x0F120015,	// 70003C6C              
+	0x0F120029,	// 70003C6E              
+	0x0F12F000,	// 70003C70              
+	0x0F12FB42,	// 70003C72              
+	0x0F1249F8,	// 70003C74              
+	0x0F1200A8,	// 70003C76              
+	0x0F12500C,	// 70003C78              
+	0x0F12BC70,	// 70003C7A              
+	0x0F12BC08,	// 70003C7C              
+	0x0F124718,	// 70003C7E              
+	0x0F126808,	// 70003C80              
+	0x0F120400,	// 70003C82              
+	0x0F120C00,	// 70003C84              
+	0x0F126849,	// 70003C86              
+	0x0F120409,	// 70003C88              
+	0x0F120C09,	// 70003C8A              
+	0x0F124AF3,	// 70003C8C              
+	0x0F128992,	// 70003C8E              
+	0x0F122A00,	// 70003C90              
+	0x0F12D00D,	// 70003C92              
+	0x0F122300,	// 70003C94              
+	0x0F121A89,	// 70003C96              
+	0x0F12D400,	// 70003C98              
+	0x0F12000B,	// 70003C9A              
+	0x0F120419,	// 70003C9C              
+	0x0F120C09,	// 70003C9E              
+	0x0F1223FF,	// 70003CA0              
+	0x0F1233C1,	// 70003CA2              
+	0x0F121810,	// 70003CA4              
+	0x0F124298,	// 70003CA6              
+	0x0F12D800,	// 70003CA8              
+	0x0F120003,	// 70003CAA              
+	0x0F120418,	// 70003CAC              
+	0x0F120C00,	// 70003CAE              
+	0x0F124AEB,	// 70003CB0              
+	0x0F128150,	// 70003CB2              
+	0x0F128191,	// 70003CB4              
+	0x0F124770,	// 70003CB6              
+	0x0F12B5F3,	// 70003CB8              
+	0x0F120004,	// 70003CBA              
+	0x0F12B081,	// 70003CBC              
+	0x0F129802,	// 70003CBE              
+	0x0F126800,	// 70003CC0              
+	0x0F120600,	// 70003CC2              
+	0x0F120E00,	// 70003CC4              
+	0x0F122201,	// 70003CC6              
+	0x0F120015,	// 70003CC8              
+	0x0F120021,	// 70003CCA              
+	0x0F123910,	// 70003CCC              
+	0x0F12408A,	// 70003CCE              
+	0x0F1240A5,	// 70003CD0              
+	0x0F124FE4,	// 70003CD2              
+	0x0F120016,	// 70003CD4              
+	0x0F122C10,	// 70003CD6              
+	0x0F12DA03,	// 70003CD8              
+	0x0F128839,	// 70003CDA              
+	0x0F1243A9,	// 70003CDC              
+	0x0F128039,	// 70003CDE              
+	0x0F12E002,	// 70003CE0              
+	0x0F128879,	// 70003CE2              
+	0x0F1243B1,	// 70003CE4              
+	0x0F128079,	// 70003CE6              
+	0x0F12F000,	// 70003CE8              
+	0x0F12FB0E,	// 70003CEA              
+	0x0F122C10,	// 70003CEC              
+	0x0F12DA03,	// 70003CEE              
+	0x0F128839,	// 70003CF0              
+	0x0F124329,	// 70003CF2              
+	0x0F128039,	// 70003CF4              
+	0x0F12E002,	// 70003CF6              
+	0x0F128879,	// 70003CF8              
+	0x0F124331,	// 70003CFA              
+	0x0F128079,	// 70003CFC              
+	0x0F1249DA,	// 70003CFE              
+	0x0F128809,	// 70003D00              
+	0x0F122900,	// 70003D02              
+	0x0F12D102,	// 70003D04              
+	0x0F12F000,	// 70003D06              
+	0x0F12FB07,	// 70003D08              
+	0x0F122000,	// 70003D0A              
+	0x0F129902,	// 70003D0C              
+	0x0F126008,	// 70003D0E              
+	0x0F12BCFE,	// 70003D10              
+	0x0F12BC08,	// 70003D12              
+	0x0F124718,	// 70003D14              
+	0x0F12B538,	// 70003D16              
+	0x0F129C04,	// 70003D18              
+	0x0F120015,	// 70003D1A              
+	0x0F12002A,	// 70003D1C              
+	0x0F129400,	// 70003D1E              
+	0x0F12F000,	// 70003D20              
+	0x0F12FB02,	// 70003D22              
+	0x0F124AD1,	// 70003D24              
+	0x0F128811,	// 70003D26              
+	0x0F122900,	// 70003D28              
+	0x0F12D00F,	// 70003D2A              
+	0x0F128820,	// 70003D2C              
+	0x0F124281,	// 70003D2E              
+	0x0F12D20C,	// 70003D30              
+	0x0F128861,	// 70003D32              
+	0x0F128853,	// 70003D34              
+	0x0F124299,	// 70003D36              
+	0x0F12D200,	// 70003D38              
+	0x0F121E40,	// 70003D3A              
+	0x0F120400,	// 70003D3C              
+	0x0F120C00,	// 70003D3E              
+	0x0F128020,	// 70003D40              
+	0x0F128851,	// 70003D42              
+	0x0F128061,	// 70003D44              
+	0x0F124368,	// 70003D46              
+	0x0F121840,	// 70003D48              
+	0x0F126060,	// 70003D4A              
+	0x0F12BC38,	// 70003D4C              
+	0x0F12BC08,	// 70003D4E              
+	0x0F124718,	// 70003D50              
+	0x0F12B5F8,	// 70003D52              
+	0x0F120004,	// 70003D54              
+	0x0F126808,	// 70003D56              
+	0x0F120400,	// 70003D58              
+	0x0F120C00,	// 70003D5A              
+	0x0F122201,	// 70003D5C              
+	0x0F120015,	// 70003D5E              
+	0x0F120021,	// 70003D60              
+	0x0F123910,	// 70003D62              
+	0x0F12408A,	// 70003D64              
+	0x0F1240A5,	// 70003D66              
+	0x0F124FBE,	// 70003D68              
+	0x0F120016,	// 70003D6A              
+	0x0F122C10,	// 70003D6C              
+	0x0F12DA03,	// 70003D6E              
+	0x0F128839,	// 70003D70              
+	0x0F1243A9,	// 70003D72              
+	0x0F128039,	// 70003D74              
+	0x0F12E002,	// 70003D76              
+	0x0F128879,	// 70003D78              
+	0x0F1243B1,	// 70003D7A              
+	0x0F128079,	// 70003D7C              
+	0x0F12F000,	// 70003D7E              
+	0x0F12FADB,	// 70003D80              
+	0x0F122C10,	// 70003D82              
+	0x0F12DA03,	// 70003D84              
+	0x0F128838,	// 70003D86              
+	0x0F124328,	// 70003D88              
+	0x0F128038,	// 70003D8A              
+	0x0F12E002,	// 70003D8C              
+	0x0F128878,	// 70003D8E              
+	0x0F124330,	// 70003D90              
+	0x0F128078,	// 70003D92              
+	0x0F1248B6,	// 70003D94              
+	0x0F128800,	// 70003D96              
+	0x0F120400,	// 70003D98              
+	0x0F12D507,	// 70003D9A              
+	0x0F124BB5,	// 70003D9C              
+	0x0F127819,	// 70003D9E              
+	0x0F124AB5,	// 70003DA0              
+	0x0F127810,	// 70003DA2              
+	0x0F127018,	// 70003DA4              
+	0x0F127011,	// 70003DA6              
+	0x0F1249B4,	// 70003DA8              
+	0x0F128188,	// 70003DAA              
+	0x0F12BCF8,	// 70003DAC              
+	0x0F12BC08,	// 70003DAE              
+	0x0F124718,	// 70003DB0              
+	0x0F12B538,	// 70003DB2              
+	0x0F1248B2,	// 70003DB4              
+	0x0F124669,	// 70003DB6              
+	0x0F12F000,	// 70003DB8              
+	0x0F12FAC6,	// 70003DBA              
+	0x0F1248B1,	// 70003DBC              
+	0x0F1249B0,	// 70003DBE              
+	0x0F1269C2,	// 70003DC0              
+	0x0F122400,	// 70003DC2              
+	0x0F1231A8,	// 70003DC4              
+	0x0F122A00,	// 70003DC6              
+	0x0F12D008,	// 70003DC8              
+	0x0F1261C4,	// 70003DCA              
+	0x0F12684A,	// 70003DCC              
+	0x0F126242,	// 70003DCE              
+	0x0F126282,	// 70003DD0              
+	0x0F12466B,	// 70003DD2              
+	0x0F12881A,	// 70003DD4              
+	0x0F126302,	// 70003DD6              
+	0x0F12885A,	// 70003DD8              
+	0x0F126342,	// 70003DDA              
+	0x0F126A02,	// 70003DDC              
+	0x0F122A00,	// 70003DDE              
+	0x0F12D00A,	// 70003DE0              
+	0x0F126204,	// 70003DE2              
+	0x0F126849,	// 70003DE4              
+	0x0F126281,	// 70003DE6              
+	0x0F12466B,	// 70003DE8              
+	0x0F128819,	// 70003DEA              
+	0x0F126301,	// 70003DEC              
+	0x0F128859,	// 70003DEE              
+	0x0F126341,	// 70003DF0              
+	0x0F1249A5,	// 70003DF2              
+	0x0F1288C9,	// 70003DF4              
+	0x0F1263C1,	// 70003DF6              
+	0x0F12F000,	// 70003DF8              
+	0x0F12FAAE,	// 70003DFA              
+	0x0F12E7A6,	// 70003DFC              
+	0x0F12B5F0,	// 70003DFE              
+	0x0F12B08B,	// 70003E00              
+	0x0F1220FF,	// 70003E02              
+	0x0F121C40,	// 70003E04              
+	0x0F1249A1,	// 70003E06              
+	0x0F1289CC,	// 70003E08              
+	0x0F124E9E,	// 70003E0A              
+	0x0F126AB1,	// 70003E0C              
+	0x0F124284,	// 70003E0E              
+	0x0F12D101,	// 70003E10              
+	0x0F12489F,	// 70003E12              
+	0x0F126081,	// 70003E14              
+	0x0F126A70,	// 70003E16              
+	0x0F120200,	// 70003E18              
+	0x0F12F000,	// 70003E1A              
+	0x0F12FAA5,	// 70003E1C              
+	0x0F120400,	// 70003E1E              
+	0x0F120C00,	// 70003E20              
+	0x0F124A96,	// 70003E22              
+	0x0F128A11,	// 70003E24              
+	0x0F129109,	// 70003E26              
+	0x0F122101,	// 70003E28              
+	0x0F120349,	// 70003E2A              
+	0x0F124288,	// 70003E2C              
+	0x0F12D200,	// 70003E2E              
+	0x0F120001,	// 70003E30              
+	0x0F124A92,	// 70003E32              
+	0x0F128211,	// 70003E34              
+	0x0F124D97,	// 70003E36              
+	0x0F128829,	// 70003E38              
+	0x0F129108,	// 70003E3A              
+	0x0F124A8B,	// 70003E3C              
+	0x0F122303,	// 70003E3E              
+	0x0F123222,	// 70003E40              
+	0x0F121F91,	// 70003E42              
+	0x0F12F000,	// 70003E44              
+	0x0F12FA96,	// 70003E46              
+	0x0F128028,	// 70003E48              
+	0x0F12488E,	// 70003E4A              
+	0x0F124987,	// 70003E4C              
+	0x0F126BC2,	// 70003E4E              
+	0x0F126AC0,	// 70003E50              
+	0x0F124282,	// 70003E52              
+	0x0F12D201,	// 70003E54              
+	0x0F128CC8,	// 70003E56              
+	0x0F128028,	// 70003E58              
+	0x0F1288E8,	// 70003E5A              
+	0x0F129007,	// 70003E5C              
+	0x0F122240,	// 70003E5E              
+	0x0F124310,	// 70003E60              
+	0x0F1280E8,	// 70003E62              
+	0x0F122000,	// 70003E64              
+	0x0F120041,	// 70003E66              
+	0x0F12194B,	// 70003E68              
+	0x0F12001E,	// 70003E6A              
+	0x0F123680,	// 70003E6C              
+	0x0F128BB2,	// 70003E6E              
+	0x0F12AF04,	// 70003E70              
+	0x0F12527A,	// 70003E72              
+	0x0F124A7D,	// 70003E74              
+	0x0F12188A,	// 70003E76              
+	0x0F128897,	// 70003E78              
+	0x0F1283B7,	// 70003E7A              
+	0x0F1233A0,	// 70003E7C              
+	0x0F12891F,	// 70003E7E              
+	0x0F12AE01,	// 70003E80              
+	0x0F125277,	// 70003E82              
+	0x0F128A11,	// 70003E84              
+	0x0F128119,	// 70003E86              
+	0x0F121C40,	// 70003E88              
+	0x0F120400,	// 70003E8A              
+	0x0F120C00,	// 70003E8C              
+	0x0F122806,	// 70003E8E              
+	0x0F12D3E9,	// 70003E90              
+	0x0F12F000,	// 70003E92              
+	0x0F12FA77,	// 70003E94              
+	0x0F12F000,	// 70003E96              
+	0x0F12FA7D,	// 70003E98              
+	0x0F124F79,	// 70003E9A              
+	0x0F1237A8,	// 70003E9C              
+	0x0F122800,	// 70003E9E              
+	0x0F12D10A,	// 70003EA0              
+	0x0F121FE0,	// 70003EA2              
+	0x0F1238FD,	// 70003EA4              
+	0x0F12D001,	// 70003EA6              
+	0x0F121CC0,	// 70003EA8              
+	0x0F12D105,	// 70003EAA              
+	0x0F124874,	// 70003EAC              
+	0x0F128829,	// 70003EAE              
+	0x0F123818,	// 70003EB0              
+	0x0F126840,	// 70003EB2              
+	0x0F124348,	// 70003EB4              
+	0x0F126078,	// 70003EB6              
+	0x0F124972,	// 70003EB8              
+	0x0F126878,	// 70003EBA              
+	0x0F126B89,	// 70003EBC              
+	0x0F124288,	// 70003EBE              
+	0x0F12D300,	// 70003EC0              
+	0x0F120008,	// 70003EC2              
+	0x0F126078,	// 70003EC4              
+	0x0F122000,	// 70003EC6              
+	0x0F120041,	// 70003EC8              
+	0x0F12AA04,	// 70003ECA              
+	0x0F125A53,	// 70003ECC              
+	0x0F12194A,	// 70003ECE              
+	0x0F12269C,	// 70003ED0              
+	0x0F1252B3,	// 70003ED2              
+	0x0F12AB01,	// 70003ED4              
+	0x0F125A59,	// 70003ED6              
+	0x0F1232A0,	// 70003ED8              
+	0x0F128111,	// 70003EDA              
+	0x0F121C40,	// 70003EDC              
+	0x0F120400,	// 70003EDE              
+	0x0F120C00,	// 70003EE0              
+	0x0F122806,	// 70003EE2              
+	0x0F12D3F0,	// 70003EE4              
+	0x0F124965,	// 70003EE6              
+	0x0F129809,	// 70003EE8              
+	0x0F128208,	// 70003EEA              
+	0x0F129808,	// 70003EEC              
+	0x0F128028,	// 70003EEE              
+	0x0F129807,	// 70003EF0              
+	0x0F1280E8,	// 70003EF2              
+	0x0F121FE0,	// 70003EF4              
+	0x0F1238FD,	// 70003EF6              
+	0x0F12D13B,	// 70003EF8              
+	0x0F124D64,	// 70003EFA              
+	0x0F1289E8,	// 70003EFC              
+	0x0F121FC1,	// 70003EFE              
+	0x0F1239FF,	// 70003F00              
+	0x0F12D136,	// 70003F02              
+	0x0F124C5F,	// 70003F04              
+	0x0F128AE0,	// 70003F06              
+	0x0F12F000,	// 70003F08              
+	0x0F12FA4C,	// 70003F0A              
+	0x0F120006,	// 70003F0C              
+	0x0F128B20,	// 70003F0E              
+	0x0F12F000,	// 70003F10              
+	0x0F12FA50,	// 70003F12              
+	0x0F129000,	// 70003F14              
+	0x0F126AA1,	// 70003F16              
+	0x0F126878,	// 70003F18              
+	0x0F121809,	// 70003F1A              
+	0x0F120200,	// 70003F1C              
+	0x0F12F000,	// 70003F1E              
+	0x0F12FA23,	// 70003F20              
+	0x0F120400,	// 70003F22              
+	0x0F120C00,	// 70003F24              
+	0x0F120022,	// 70003F26              
+	0x0F123246,	// 70003F28              
+	0x0F120011,	// 70003F2A              
+	0x0F12310A,	// 70003F2C              
+	0x0F122305,	// 70003F2E              
+	0x0F12F000,	// 70003F30              
+	0x0F12FA20,	// 70003F32              
+	0x0F1266E8,	// 70003F34              
+	0x0F126B23,	// 70003F36              
+	0x0F120002,	// 70003F38              
+	0x0F120031,	// 70003F3A              
+	0x0F120018,	// 70003F3C              
+	0x0F12F000,	// 70003F3E              
+	0x0F12FA41,	// 70003F40              
+	0x0F12466B,	// 70003F42              
+	0x0F128518,	// 70003F44              
+	0x0F126EEA,	// 70003F46              
+	0x0F126B60,	// 70003F48              
+	0x0F129900,	// 70003F4A              
+	0x0F12F000,	// 70003F4C              
+	0x0F12FA3A,	// 70003F4E              
+	0x0F12466B,	// 70003F50              
+	0x0F128558,	// 70003F52              
+	0x0F120029,	// 70003F54              
+	0x0F12980A,	// 70003F56              
+	0x0F123170,	// 70003F58              
+	0x0F12F000,	// 70003F5A              
+	0x0F12FA3B,	// 70003F5C              
+	0x0F120028,	// 70003F5E              
+	0x0F123060,	// 70003F60              
+	0x0F128A02,	// 70003F62              
+	0x0F124946,	// 70003F64              
+	0x0F123128,	// 70003F66              
+	0x0F12808A,	// 70003F68              
+	0x0F128A42,	// 70003F6A              
+	0x0F1280CA,	// 70003F6C              
+	0x0F128A80,	// 70003F6E              
+	0x0F128108,	// 70003F70              
+	0x0F12B00B,	// 70003F72              
+	0x0F12BCF0,	// 70003F74              
+	0x0F12BC08,	// 70003F76              
+	0x0F124718,	// 70003F78              
+	0x0F12B570,	// 70003F7A              
+	0x0F122400,	// 70003F7C              
+	0x0F124D46,	// 70003F7E              
+	0x0F124846,	// 70003F80              
+	0x0F128881,	// 70003F82              
+	0x0F124846,	// 70003F84              
+	0x0F128041,	// 70003F86              
+	0x0F122101,	// 70003F88              
+	0x0F128001,	// 70003F8A              
+	0x0F12F000,	// 70003F8C              
+	0x0F12FA2A,	// 70003F8E              
+	0x0F124842,	// 70003F90              
+	0x0F123820,	// 70003F92              
+	0x0F128BC0,	// 70003F94              
+	0x0F12F000,	// 70003F96              
+	0x0F12FA2D,	// 70003F98              
+	0x0F124B42,	// 70003F9A              
+	0x0F12220D,	// 70003F9C              
+	0x0F120712,	// 70003F9E              
+	0x0F1218A8,	// 70003FA0              
+	0x0F128806,	// 70003FA2              
+	0x0F1200E1,	// 70003FA4              
+	0x0F1218C9,	// 70003FA6              
+	0x0F1281CE,	// 70003FA8              
+	0x0F128846,	// 70003FAA              
+	0x0F12818E,	// 70003FAC              
+	0x0F128886,	// 70003FAE              
+	0x0F12824E,	// 70003FB0              
+	0x0F1288C0,	// 70003FB2              
+	0x0F128208,	// 70003FB4              
+	0x0F123508,	// 70003FB6              
+	0x0F12042D,	// 70003FB8              
+	0x0F120C2D,	// 70003FBA              
+	0x0F121C64,	// 70003FBC              
+	0x0F120424,	// 70003FBE              
+	0x0F120C24,	// 70003FC0              
+	0x0F122C07,	// 70003FC2              
+	0x0F12D3EC,	// 70003FC4              
+	0x0F12E658,	// 70003FC6              
+	0x0F12B510,	// 70003FC8              
+	0x0F124834,	// 70003FCA              
+	0x0F124C34,	// 70003FCC              
+	0x0F1288C0,	// 70003FCE              
+	0x0F128060,	// 70003FD0              
+	0x0F122001,	// 70003FD2              
+	0x0F128020,	// 70003FD4              
+	0x0F124831,	// 70003FD6              
+	0x0F123820,	// 70003FD8              
+	0x0F128BC0,	// 70003FDA              
+	0x0F12F000,	// 70003FDC              
+	0x0F12FA0A,	// 70003FDE              
+	0x0F1288E0,	// 70003FE0              
+	0x0F124A31,	// 70003FE2              
+	0x0F122800,	// 70003FE4              
+	0x0F12D003,	// 70003FE6              
+	0x0F124930,	// 70003FE8              
+	0x0F128849,	// 70003FEA              
+	0x0F122900,	// 70003FEC              
+	0x0F12D009,	// 70003FEE              
+	0x0F122001,	// 70003FF0              
+	0x0F1203C0,	// 70003FF2              
+	0x0F128050,	// 70003FF4              
+	0x0F1280D0,	// 70003FF6              
+	0x0F122000,	// 70003FF8              
+	0x0F128090,	// 70003FFA              
+	0x0F128110,	// 70003FFC              
+	0x0F12BC10,	// 70003FFE              
+	0x0F12BC08,	// 70004000              
+	0x0F124718,	// 70004002              
+	0x0F128050,	// 70004004              
+	0x0F128920,	// 70004006              
+	0x0F1280D0,	// 70004008              
+	0x0F128960,	// 7000400A              
+	0x0F120400,	// 7000400C              
+	0x0F121400,	// 7000400E              
+	0x0F128090,	// 70004010              
+	0x0F1289A1,	// 70004012              
+	0x0F120409,	// 70004014              
+	0x0F121409,	// 70004016              
+	0x0F128111,	// 70004018              
+	0x0F1289E3,	// 7000401A              
+	0x0F128A24,	// 7000401C              
+	0x0F122B00,	// 7000401E              
+	0x0F12D104,	// 70004020              
+	0x0F1217C3,	// 70004022              
+	0x0F120F5B,	// 70004024              
+	0x0F121818,	// 70004026              
+	0x0F1210C0,	// 70004028              
+	0x0F128090,	// 7000402A              
+	0x0F122C00,	// 7000402C              
+	0x0F12D1E6,	// 7000402E              
+	0x0F1217C8,	// 70004030              
+	0x0F120F40,	// 70004032              
+	0x0F121840,	// 70004034              
+	0x0F1210C0,	// 70004036              
+	0x0F128110,	// 70004038              
+	0x0F12E7E0,	// 7000403A              
+	0x0F12B510,	// 7000403C              
+	0x0F12000C,	// 7000403E              
+	0x0F124919,	// 70004040              
+	0x0F122204,	// 70004042              
+	0x0F126820,	// 70004044              
+	0x0F125E8A,	// 70004046              
+	0x0F120140,	// 70004048              
+	0x0F121A80,	// 7000404A              
+	0x0F120280,	// 7000404C              
+	0x0F128849,	// 7000404E              
+	0x0F12F000,	// 70004050              
+	0x0F12F9D8,	// 70004052              
+	0x0F126020,	// 70004054              
+	0x0F12E7D2,	// 70004056              
+	0x0F1238D4,	// 70004058              
+	0x0F127000,	// 7000405A              
+	0x0F1217D0,	// 7000405C              
+	0x0F127000,	// 7000405E              
+	0x0F125000,	// 70004060              
+	0x0F12D000,	// 70004062              
+	0x0F121100,	// 70004064              
+	0x0F12D000,	// 70004066              
+	0x0F12171A,	// 70004068              
+	0x0F127000,	// 7000406A              
+	0x0F124780,	// 7000406C              
+	0x0F127000,	// 7000406E              
+	0x0F122FCA,	// 70004070              
+	0x0F127000,	// 70004072              
+	0x0F122FC5,	// 70004074              
+	0x0F127000,	// 70004076              
+	0x0F122FC6,	// 70004078              
+	0x0F127000,	// 7000407A              
+	0x0F122ED8,	// 7000407C              
+	0x0F127000,	// 7000407E              
+	0x0F122BD0,	// 70004080              
+	0x0F127000,	// 70004082              
+	0x0F1217E0,	// 70004084              
+	0x0F127000,	// 70004086              
+	0x0F122DE8,	// 70004088              
+	0x0F127000,	// 7000408A              
+	0x0F1237E0,	// 7000408C              
+	0x0F127000,	// 7000408E              
+	0x0F12210C,	// 70004090              
+	0x0F127000,	// 70004092              
+	0x0F121484,	// 70004094              
+	0x0F127000,	// 70004096              
+	0x0F12A006,	// 70004098              
+	0x0F120000,	// 7000409A              
+	0x0F120724,	// 7000409C              
+	0x0F127000,	// 7000409E              
+	0x0F12A000,	// 700040A0              
+	0x0F12D000,	// 700040A2              
+	0x0F122270,	// 700040A4              
+	0x0F127000,	// 700040A6              
+	0x0F122558,	// 700040A8              
+	0x0F127000,	// 700040AA              
+	0x0F12146C,	// 700040AC              
+	0x0F127000,	// 700040AE              
+	0x0F12B510,	// 700040B0              
+	0x0F12000C,	// 700040B2              
+	0x0F124983,	// 700040B4              
+	0x0F122208,	// 700040B6              
+	0x0F126820,	// 700040B8              
+	0x0F125E8A,	// 700040BA              
+	0x0F120140,	// 700040BC              
+	0x0F121A80,	// 700040BE              
+	0x0F120280,	// 700040C0              
+	0x0F1288C9,	// 700040C2              
+	0x0F12F000,	// 700040C4              
+	0x0F12F99E,	// 700040C6              
+	0x0F126020,	// 700040C8              
+	0x0F12E798,	// 700040CA              
+	0x0F12B5FE,	// 700040CC              
+	0x0F12000C,	// 700040CE              
+	0x0F126825,	// 700040D0              
+	0x0F126866,	// 700040D2              
+	0x0F1268A0,	// 700040D4              
+	0x0F129001,	// 700040D6              
+	0x0F1268E7,	// 700040D8              
+	0x0F121BA8,	// 700040DA              
+	0x0F1242B5,	// 700040DC              
+	0x0F12DA00,	// 700040DE              
+	0x0F121B70,	// 700040E0              
+	0x0F129000,	// 700040E2              
+	0x0F124977,	// 700040E4              
+	0x0F124878,	// 700040E6              
+	0x0F12884A,	// 700040E8              
+	0x0F128843,	// 700040EA              
+	0x0F12435A,	// 700040EC              
+	0x0F122304,	// 700040EE              
+	0x0F125ECB,	// 700040F0              
+	0x0F120A92,	// 700040F2              
+	0x0F1218D2,	// 700040F4              
+	0x0F1202D2,	// 700040F6              
+	0x0F120C12,	// 700040F8              
+	0x0F1288CB,	// 700040FA              
+	0x0F128880,	// 700040FC              
+	0x0F124343,	// 700040FE              
+	0x0F120A98,	// 70004100              
+	0x0F122308,	// 70004102              
+	0x0F125ECB,	// 70004104              
+	0x0F1218C0,	// 70004106              
+	0x0F1202C0,	// 70004108              
+	0x0F120C00,	// 7000410A              
+	0x0F120411,	// 7000410C              
+	0x0F120400,	// 7000410E              
+	0x0F121409,	// 70004110              
+	0x0F121400,	// 70004112              
+	0x0F121A08,	// 70004114              
+	0x0F12496C,	// 70004116              
+	0x0F1239E0,	// 70004118              
+	0x0F126148,	// 7000411A              
+	0x0F129801,	// 7000411C              
+	0x0F123040,	// 7000411E              
+	0x0F127880,	// 70004120              
+	0x0F122800,	// 70004122              
+	0x0F12D103,	// 70004124              
+	0x0F129801,	// 70004126              
+	0x0F120029,	// 70004128              
+	0x0F12F000,	// 7000412A              
+	0x0F12F971,	// 7000412C              
+	0x0F128839,	// 7000412E              
+	0x0F129800,	// 70004130              
+	0x0F124281,	// 70004132              
+	0x0F12D814,	// 70004134              
+	0x0F128879,	// 70004136              
+	0x0F129800,	// 70004138              
+	0x0F124281,	// 7000413A              
+	0x0F12D20C,	// 7000413C              
+	0x0F129801,	// 7000413E              
+	0x0F120029,	// 70004140              
+	0x0F12F000,	// 70004142              
+	0x0F12F96D,	// 70004144              
+	0x0F129801,	// 70004146              
+	0x0F120029,	// 70004148              
+	0x0F12F000,	// 7000414A              
+	0x0F12F969,	// 7000414C              
+	0x0F129801,	// 7000414E              
+	0x0F120029,	// 70004150              
+	0x0F12F000,	// 70004152              
+	0x0F12F965,	// 70004154              
+	0x0F12E003,	// 70004156              
+	0x0F129801,	// 70004158              
+	0x0F120029,	// 7000415A              
+	0x0F12F000,	// 7000415C              
+	0x0F12F960,	// 7000415E              
+	0x0F129801,	// 70004160              
+	0x0F120032,	// 70004162              
+	0x0F120039,	// 70004164              
+	0x0F12F000,	// 70004166              
+	0x0F12F963,	// 70004168              
+	0x0F126020,	// 7000416A              
+	0x0F12E5D0,	// 7000416C              
+	0x0F12B57C,	// 7000416E              
+	0x0F124856,	// 70004170              
+	0x0F12A901,	// 70004172              
+	0x0F120004,	// 70004174              
+	0x0F12F000,	// 70004176              
+	0x0F12F8E7,	// 70004178              
+	0x0F12466B,	// 7000417A              
+	0x0F1288D9,	// 7000417C              
+	0x0F128898,	// 7000417E              
+	0x0F124B51,	// 70004180              
+	0x0F123346,	// 70004182              
+	0x0F121E9A,	// 70004184              
+	0x0F12F000,	// 70004186              
+	0x0F12F95B,	// 70004188              
+	0x0F124850,	// 7000418A              
+	0x0F12494E,	// 7000418C              
+	0x0F123812,	// 7000418E              
+	0x0F123140,	// 70004190              
+	0x0F128A42,	// 70004192              
+	0x0F12888B,	// 70004194              
+	0x0F1218D2,	// 70004196              
+	0x0F128242,	// 70004198              
+	0x0F128AC2,	// 7000419A              
+	0x0F1288C9,	// 7000419C              
+	0x0F121851,	// 7000419E              
+	0x0F1282C1,	// 700041A0              
+	0x0F120020,	// 700041A2              
+	0x0F124669,	// 700041A4              
+	0x0F12F000,	// 700041A6              
+	0x0F12F8CF,	// 700041A8              
+	0x0F124849,	// 700041AA              
+	0x0F12214D,	// 700041AC              
+	0x0F128301,	// 700041AE              
+	0x0F122196,	// 700041B0              
+	0x0F128381,	// 700041B2              
+	0x0F12211D,	// 700041B4              
+	0x0F123020,	// 700041B6              
+	0x0F128001,	// 700041B8              
+	0x0F12F000,	// 700041BA              
+	0x0F12F949,	// 700041BC              
+	0x0F12F000,	// 700041BE              
+	0x0F12F94F,	// 700041C0              
+	0x0F124844,	// 700041C2              
+	0x0F124C44,	// 700041C4              
+	0x0F126E00,	// 700041C6              
+	0x0F1260E0,	// 700041C8              
+	0x0F12466B,	// 700041CA              
+	0x0F128818,	// 700041CC              
+	0x0F128859,	// 700041CE              
+	0x0F120025,	// 700041D0              
+	0x0F121A40,	// 700041D2              
+	0x0F123540,	// 700041D4              
+	0x0F1261A8,	// 700041D6              
+	0x0F12483B,	// 700041D8              
+	0x0F129900,	// 700041DA              
+	0x0F123060,	// 700041DC              
+	0x0F12F000,	// 700041DE              
+	0x0F12F947,	// 700041E0              
+	0x0F12466B,	// 700041E2              
+	0x0F128819,	// 700041E4              
+	0x0F121DE0,	// 700041E6              
+	0x0F1230F9,	// 700041E8              
+	0x0F128741,	// 700041EA              
+	0x0F128859,	// 700041EC              
+	0x0F128781,	// 700041EE              
+	0x0F122000,	// 700041F0              
+	0x0F1271A0,	// 700041F2              
+	0x0F1274A8,	// 700041F4              
+	0x0F12BC7C,	// 700041F6              
+	0x0F12BC08,	// 700041F8              
+	0x0F124718,	// 700041FA              
+	0x0F12B5F8,	// 700041FC              
+	0x0F120005,	// 700041FE              
+	0x0F126808,	// 70004200              
+	0x0F120400,	// 70004202              
+	0x0F120C00,	// 70004204              
+	0x0F12684A,	// 70004206              
+	0x0F120412,	// 70004208              
+	0x0F120C12,	// 7000420A              
+	0x0F12688E,	// 7000420C              
+	0x0F1268CC,	// 7000420E              
+	0x0F12492C,	// 70004210              
+	0x0F12884B,	// 70004212              
+	0x0F124343,	// 70004214              
+	0x0F120A98,	// 70004216              
+	0x0F122304,	// 70004218              
+	0x0F125ECB,	// 7000421A              
+	0x0F1218C0,	// 7000421C              
+	0x0F1202C0,	// 7000421E              
+	0x0F120C00,	// 70004220              
+	0x0F1288CB,	// 70004222              
+	0x0F124353,	// 70004224              
+	0x0F120A9A,	// 70004226              
+	0x0F122308,	// 70004228              
+	0x0F125ECB,	// 7000422A              
+	0x0F1218D1,	// 7000422C              
+	0x0F1202C9,	// 7000422E              
+	0x0F120C09,	// 70004230              
+	0x0F122701,	// 70004232              
+	0x0F12003A,	// 70004234              
+	0x0F1240AA,	// 70004236              
+	0x0F129200,	// 70004238              
+	0x0F12002A,	// 7000423A              
+	0x0F123A10,	// 7000423C              
+	0x0F124097,	// 7000423E              
+	0x0F122D10,	// 70004240              
+	0x0F12DA06,	// 70004242              
+	0x0F124A25,	// 70004244              
+	0x0F129B00,	// 70004246              
+	0x0F128812,	// 70004248              
+	0x0F12439A,	// 7000424A              
+	0x0F124B23,	// 7000424C              
+	0x0F12801A,	// 7000424E              
+	0x0F12E003,	// 70004250              
+	0x0F124B22,	// 70004252              
+	0x0F12885A,	// 70004254              
+	0x0F1243BA,	// 70004256              
+	0x0F12805A,	// 70004258              
+	0x0F120023,	// 7000425A              
+	0x0F120032,	// 7000425C              
+	0x0F12F000,	// 7000425E              
+	0x0F12F8EF,	// 70004260              
+	0x0F122D10,	// 70004262              
+	0x0F12DA05,	// 70004264              
+	0x0F12491D,	// 70004266              
+	0x0F129A00,	// 70004268              
+	0x0F128808,	// 7000426A              
+	0x0F124310,	// 7000426C              
+	0x0F128008,	// 7000426E              
+	0x0F12E003,	// 70004270              
+	0x0F12481A,	// 70004272              
+	0x0F128841,	// 70004274              
+	0x0F124339,	// 70004276              
+	0x0F128041,	// 70004278              
+	0x0F124D17,	// 7000427A              
+	0x0F122000,	// 7000427C              
+	0x0F123580,	// 7000427E              
+	0x0F1288AA,	// 70004280              
+	0x0F125E30,	// 70004282              
+	0x0F122100,	// 70004284              
+	0x0F12F000,	// 70004286              
+	0x0F12F8FB,	// 70004288              
+	0x0F128030,	// 7000428A              
+	0x0F122000,	// 7000428C              
+	0x0F1288AA,	// 7000428E              
+	0x0F125E20,	// 70004290              
+	0x0F122100,	// 70004292              
+	0x0F12F000,	// 70004294              
+	0x0F12F8F4,	// 70004296              
+	0x0F128020,	// 70004298              
+	0x0F12E587,	// 7000429A              
+	0x0F12B510,	// 7000429C              
+	0x0F12F000,	// 7000429E              
+	0x0F12F8F7,	// 700042A0              
+	0x0F124A0F,	// 700042A2              
+	0x0F128D50,	// 700042A4              
+	0x0F122800,	// 700042A6              
+	0x0F12D007,	// 700042A8              
+	0x0F12490A,	// 700042AA              
+	0x0F1231C0,	// 700042AC              
+	0x0F12684B,	// 700042AE              
+	0x0F12490C,	// 700042B0              
+	0x0F124283,	// 700042B2              
+	0x0F12D202,	// 700042B4              
+	0x0F128D90,	// 700042B6              
+	0x0F1281C8,	// 700042B8              
+	0x0F12E6A0,	// 700042BA              
+	0x0F128DD0,	// 700042BC              
+	0x0F1281C8,	// 700042BE              
+	0x0F12E69D,	// 700042C0              
+	0x0F120000,	// 700042C2              
+	0x0F122558,	// 700042C4              
+	0x0F127000,	// 700042C6              
+	0x0F122AB8,	// 700042C8              
+	0x0F127000,	// 700042CA              
+	0x0F12145E,	// 700042CC              
+	0x0F127000,	// 700042CE              
+	0x0F122698,	// 700042D0              
+	0x0F127000,	// 700042D2              
+	0x0F122BB8,	// 700042D4              
+	0x0F127000,	// 700042D6              
+	0x0F122998,	// 700042D8              
+	0x0F127000,	// 700042DA              
+	0x0F121100,	// 700042DC              
+	0x0F12D000,	// 700042DE              
+	0x0F124780,	// 700042E0              
+	0x0F127000,	// 700042E2              
+	0x0F12E200,	// 700042E4              
+	0x0F12D000,	// 700042E6              
+	0x0F124778,	// 700042E8              
+	0x0F1246C0,	// 700042EA              
+	0x0F12C000,	// 700042EC              
+	0x0F12E59F,	// 700042EE              
+	0x0F12FF1C,	// 700042F0              
+	0x0F12E12F,	// 700042F2              
+	0x0F121789,	// 700042F4              
+	0x0F120001,	// 700042F6              
+	0x0F124778,	// 700042F8              
+	0x0F1246C0,	// 700042FA              
+	0x0F12C000,	// 700042FC              
+	0x0F12E59F,	// 700042FE              
+	0x0F12FF1C,	// 70004300              
+	0x0F12E12F,	// 70004302              
+	0x0F1216F1,	// 70004304              
+	0x0F120001,	// 70004306              
+	0x0F124778,	// 70004308              
+	0x0F1246C0,	// 7000430A              
+	0x0F12C000,	// 7000430C              
+	0x0F12E59F,	// 7000430E              
+	0x0F12FF1C,	// 70004310              
+	0x0F12E12F,	// 70004312              
+	0x0F12C3B1,	// 70004314              
+	0x0F120000,	// 70004316              
+	0x0F124778,	// 70004318              
+	0x0F1246C0,	// 7000431A              
+	0x0F12C000,	// 7000431C              
+	0x0F12E59F,	// 7000431E              
+	0x0F12FF1C,	// 70004320              
+	0x0F12E12F,	// 70004322              
+	0x0F12C36D,	// 70004324              
+	0x0F120000,	// 70004326              
+	0x0F124778,	// 70004328              
+	0x0F1246C0,	// 7000432A              
+	0x0F12C000,	// 7000432C              
+	0x0F12E59F,	// 7000432E              
+	0x0F12FF1C,	// 70004330              
+	0x0F12E12F,	// 70004332              
+	0x0F12F6D7,	// 70004334              
+	0x0F120000,	// 70004336              
+	0x0F124778,	// 70004338              
+	0x0F1246C0,	// 7000433A              
+	0x0F12C000,	// 7000433C              
+	0x0F12E59F,	// 7000433E              
+	0x0F12FF1C,	// 70004340              
+	0x0F12E12F,	// 70004342              
+	0x0F12B49D,	// 70004344              
+	0x0F120000,	// 70004346              
+	0x0F124778,	// 70004348              
+	0x0F1246C0,	// 7000434A              
+	0x0F12C000,	// 7000434C              
+	0x0F12E59F,	// 7000434E              
+	0x0F12FF1C,	// 70004350              
+	0x0F12E12F,	// 70004352              
+	0x0F127EDF,	// 70004354              
+	0x0F120000,	// 70004356              
+	0x0F124778,	// 70004358              
+	0x0F1246C0,	// 7000435A              
+	0x0F12C000,	// 7000435C              
+	0x0F12E59F,	// 7000435E              
+	0x0F12FF1C,	// 70004360              
+	0x0F12E12F,	// 70004362              
+	0x0F12448D,	// 70004364              
+	0x0F120000,	// 70004366              
+	0x0F124778,	// 70004368              
+	0x0F1246C0,	// 7000436A              
+	0x0F12F004,	// 7000436C              
+	0x0F12E51F,	// 7000436E              
+	0x0F1229EC,	// 70004370              
+	0x0F120001,	// 70004372              
+	0x0F124778,	// 70004374              
+	0x0F1246C0,	// 70004376              
+	0x0F12C000,	// 70004378              
+	0x0F12E59F,	// 7000437A              
+	0x0F12FF1C,	// 7000437C              
+	0x0F12E12F,	// 7000437E              
+	0x0F122EF1,	// 70004380              
+	0x0F120000,	// 70004382              
+	0x0F124778,	// 70004384              
+	0x0F1246C0,	// 70004386              
+	0x0F12C000,	// 70004388              
+	0x0F12E59F,	// 7000438A              
+	0x0F12FF1C,	// 7000438C              
+	0x0F12E12F,	// 7000438E              
+	0x0F12EE03,	// 70004390              
+	0x0F120000,	// 70004392              
+	0x0F124778,	// 70004394              
+	0x0F1246C0,	// 70004396              
+	0x0F12C000,	// 70004398              
+	0x0F12E59F,	// 7000439A              
+	0x0F12FF1C,	// 7000439C              
+	0x0F12E12F,	// 7000439E              
+	0x0F12A58B,	// 700043A0              
+	0x0F120000,	// 700043A2              
+	0x0F124778,	// 700043A4              
+	0x0F1246C0,	// 700043A6              
+	0x0F12C000,	// 700043A8              
+	0x0F12E59F,	// 700043AA              
+	0x0F12FF1C,	// 700043AC              
+	0x0F12E12F,	// 700043AE              
+	0x0F127C49,	// 700043B0              
+	0x0F120000,	// 700043B2              
+	0x0F124778,	// 700043B4              
+	0x0F1246C0,	// 700043B6              
+	0x0F12C000,	// 700043B8              
+	0x0F12E59F,	// 700043BA              
+	0x0F12FF1C,	// 700043BC              
+	0x0F12E12F,	// 700043BE              
+	0x0F127C63,	// 700043C0              
+	0x0F120000,	// 700043C2              
+	0x0F124778,	// 700043C4              
+	0x0F1246C0,	// 700043C6              
+	0x0F12C000,	// 700043C8              
+	0x0F12E59F,	// 700043CA              
+	0x0F12FF1C,	// 700043CC              
+	0x0F12E12F,	// 700043CE              
+	0x0F122DB7,	// 700043D0              
+	0x0F120000,	// 700043D2              
+	0x0F124778,	// 700043D4              
+	0x0F1246C0,	// 700043D6              
+	0x0F12C000,	// 700043D8              
+	0x0F12E59F,	// 700043DA              
+	0x0F12FF1C,	// 700043DC              
+	0x0F12E12F,	// 700043DE              
+	0x0F12EB3D,	// 700043E0              
+	0x0F120000,	// 700043E2              
+	0x0F124778,	// 700043E4              
+	0x0F1246C0,	// 700043E6              
+	0x0F12C000,	// 700043E8              
+	0x0F12E59F,	// 700043EA              
+	0x0F12FF1C,	// 700043EC              
+	0x0F12E12F,	// 700043EE              
+	0x0F12F061,	// 700043F0              
+	0x0F120000,	// 700043F2              
+	0x0F124778,	// 700043F4              
+	0x0F1246C0,	// 700043F6              
+	0x0F12C000,	// 700043F8              
+	0x0F12E59F,	// 700043FA              
+	0x0F12FF1C,	// 700043FC              
+	0x0F12E12F,	// 700043FE              
+	0x0F12F0EF,	// 70004400              
+	0x0F120000,	// 70004402              
+	0x0F124778,	// 70004404              
+	0x0F1246C0,	// 70004406              
+	0x0F12F004,	// 70004408              
+	0x0F12E51F,	// 7000440A              
+	0x0F122824,	// 7000440C              
+	0x0F120001,	// 7000440E              
+	0x0F124778,	// 70004410              
+	0x0F1246C0,	// 70004412              
+	0x0F12C000,	// 70004414              
+	0x0F12E59F,	// 70004416              
+	0x0F12FF1C,	// 70004418              
+	0x0F12E12F,	// 7000441A              
+	0x0F128EDD,	// 7000441C              
+	0x0F120000,	// 7000441E              
+	0x0F124778,	// 70004420              
+	0x0F1246C0,	// 70004422              
+	0x0F12C000,	// 70004424              
+	0x0F12E59F,	// 70004426              
+	0x0F12FF1C,	// 70004428              
+	0x0F12E12F,	// 7000442A              
+	0x0F128DCB,	// 7000442C              
+	0x0F120000,	// 7000442E              
+	0x0F124778,	// 70004430              
+	0x0F1246C0,	// 70004432              
+	0x0F12C000,	// 70004434              
+	0x0F12E59F,	// 70004436              
+	0x0F12FF1C,	// 70004438              
+	0x0F12E12F,	// 7000443A              
+	0x0F128E17,	// 7000443C              
+	0x0F120000,	// 7000443E              
+	0x0F124778,	// 70004440              
+	0x0F1246C0,	// 70004442              
+	0x0F12C000,	// 70004444              
+	0x0F12E59F,	// 70004446              
+	0x0F12FF1C,	// 70004448              
+	0x0F12E12F,	// 7000444A              
+	0x0F1298C5,	// 7000444C              
+	0x0F120000,	// 7000444E              
+	0x0F124778,	// 70004450              
+	0x0F1246C0,	// 70004452              
+	0x0F12C000,	// 70004454              
+	0x0F12E59F,	// 70004456              
+	0x0F12FF1C,	// 70004458              
+	0x0F12E12F,	// 7000445A              
+	0x0F127C7D,	// 7000445C              
+	0x0F120000,	// 7000445E              
+	0x0F124778,	// 70004460              
+	0x0F1246C0,	// 70004462              
+	0x0F12C000,	// 70004464              
+	0x0F12E59F,	// 70004466              
+	0x0F12FF1C,	// 70004468              
+	0x0F12E12F,	// 7000446A              
+	0x0F127E31,	// 7000446C              
+	0x0F120000,	// 7000446E              
+	0x0F124778,	// 70004470              
+	0x0F1246C0,	// 70004472              
+	0x0F12C000,	// 70004474              
+	0x0F12E59F,	// 70004476              
+	0x0F12FF1C,	// 70004478              
+	0x0F12E12F,	// 7000447A              
+	0x0F127EAB,	// 7000447C              
+	0x0F120000,	// 7000447E              
+	0x0F124778,	// 70004480              
+	0x0F1246C0,	// 70004482              
+	0x0F12C000,	// 70004484              
+	0x0F12E59F,	// 70004486              
+	0x0F12FF1C,	// 70004488              
+	0x0F12E12F,	// 7000448A              
+	0x0F127501,	// 7000448C              
+	0x0F120000,	// 7000448E              
+	0x0F124778,	// 70004490              
+	0x0F1246C0,	// 70004492              
+	0x0F12C000,	// 70004494              
+	0x0F12E59F,	// 70004496              
+	0x0F12FF1C,	// 70004498              
+	0x0F12E12F,	// 7000449A              
+	0x0F12F63F,	// 7000449C              
+	0x0F120000,	// 7000449E      
+// End of Patch Data(Last : 7000449Eh)
+// Total Size 2472 (0x09A8)           
+// Addr : 3AF8 , Size : 2470(9A6h)  
+
+	0x0028D000,
+	0x002A1000,
+	0x0F120001,
+  
+	/* 08.AF Setting */
+	0x00287000,  
+	0x002A01FC,  
+	0x0F120001,	//REG_TC_IPRM_LedGpio                                      
+	0x002A01FE,  
+	0x0F120003,	//REG_TC_IPRM_CM_Init_AfModeType VCM IIC                   
+	0x0F120000,	//REG_TC_IPRM_CM_Init_PwmConfig1                           
+	0x002A0204,  
+	0x0F120061,	//REG_TC_IPRM_CM_Init_GpioConfig1 AF Enable GPIO 6      
+	0x002A020C,  
+	0x0F122F0C,	//REG_TC_IPRM_CM_Init_Mi2cBits                             
+	0x0F120190,	//REG_TC_IPRM_CM_Init_Mi2cRateKhz IIC Speed     
+	0x002A0294,  
+	0x0F120100,	//REG_TC_AF_FstWinStartX                                   
+	0x0F1200E3,	//REG_TC_AF_FstWinStartY                                   
+	0x0F120200,	//REG_TC_AF_FstWinSizeX                                    
+	0x0F120238,	//REG_TC_AF_FstWinSizeY                                    
+	0x0F1201C6,	//REG_TC_AF_ScndWinStartX                                  
+	0x0F120166,	//REG_TC_AF_ScndWinStartY                                  
+	0x0F120074,	//REG_TC_AF_ScndWinSizeX                                   
+	0x0F120132,	//REG_TC_AF_ScndWinSizeY                                   
+	0x0F120001,	//REG_TC_AF_WinSizesUpdated                                
+	0x002A070E,  
+	0x0F1200FF,	//C0         //skl_af_StatOvlpExpFactor
+	0x002A071E,  
+	0x0F120000,	//01 00      //skl_af_bAfStatOff
+	0x002A163C,  
+	0x0F120000,	//af_search_usAeStable                                     
+	0x002A1648,  
+	0x0F129002,	//af_search_usSingleAfFlags                                
+	0x002A1652,  
+	0x0F120002,	//af_search_usFinePeakCount                                
+	0x0F120000,	//af_search_usFineMaxScale                                 
+	0x002A15E0,  
+	0x0F120902,	//af_pos_usFineStepNumSize                                 
+	0x002A164C,  
+	0x0F120003,	//af_search_usMinPeakSamples                               
+	0x002A163E, 
+	0x0F1200E5,	//80 //8a //A0       //A0 af_search_usPeakThr Full search (E5 90%)
+	0x0F120098,	//80 //a0 //8a  //98 //98 af_search_usPeakThrLow
+	0x002A15D4,
+	0x0F120000,	//af_pos_usHomePos                                         
+	0x0F12D000,	//af_pos_usLowConfPos                                      
+	0x002A169A, 
+	0x0F12FF95,	//af_search_usConfCheckOrder_1_                            
+	0x002A166A,  
+	0x0F120280,	//af_search_usConfThr_4_                                   
+	0x002A1676,  
+	0x0F1203A0,	//af_search_usConfThr_10_                                  
+	0x0F120320,	//af_search_usConfThr_11_                                  
+	0x002A16BC,  
+	0x0F120030,	//af_stat_usMinStatVal                                     
+	0x002A16E0,
+	0x0F120060,	//af_scene_usSceneLowNormBrThr                             
+	0x002A16D4,  
+	0x0F120010,	//af_stat_usBpfThresh                                      
+	0x002A1656,  
+	0x0F120000,	//af_search_usCapturePolicy                                
+	0x002A15E6,  
+	0x0F12003C,	//af_pos_usCaptureFixedPos                                 
+	0x0F120018, 	//af_pos_usTableLastInd                                    
+	0x0F12002A,	//af_pos_usTable_0_                                        
+	0x0F120030,	//af_pos_usTable_1_                                        
+	0x0F120036,	//af_pos_usTable_2_                                        
+	0x0F12003C,	//af_pos_usTable_3_                                        
+	0x0F120042,	//af_pos_usTable_4_  
+	0x0F120048,	//af_pos_usTable_5_                                        
+	0x0F12004E,	//af_pos_usTable_6_                                        
+	0x0F120054,	//af_pos_usTable_7_                                        
+	0x0F12005A,	//af_pos_usTable_8_                                        
+	0x0F120060,	//af_pos_usTable_9_                                        
+	0x0F120066,	//af_pos_usTable_10 
+	0x0F12006C,	//af_pos_usTable_11_                                       
+	0x0F120072,	//af_pos_usTable_12_                                       
+	0x0F120078,	//af_pos_usTable_13_                                       
+	0x0F12007E,	//af_pos_usTable_14_                                       
+	0x0F120084,	//af_pos_usTable_15_ 
+	0x0F12008A,	//af_pos_usTable_16_                                       
+	0x0F120090,	//af_pos_usTable_17_                                       
+	0x0F120096,	//af_pos_usTable_18_                                       
+	0x0F12009C,	//af_pos_usTable_19_                                       
+	0x0F1200A2,	//af_pos_usTable_20_                                       
+	0x0F1200A8,	//af_pos_usTable_21_                                       
+	0x0F1200AE,	//af_pos_usTable_22_                                       
+	0x0F1200B4,	//af_pos_usTable_23_                                       
+	0x0F1200BA,	//af_pos_usTable_24_  
+	0x002A1722, 
+	0x0F128000,	//afd_usParam_0_                                           
+	0x0F120006,	//afd_usParam_1_                                           
+	0x0F123FF0,	//afd_usParam_2_                                           
+	0x0F1203E8,	//afd_usParam_3_                                           
+	0x0F120000,	//afd_usParam_4_                                           
+	0x0F120080,	//10 afd_usParam_5_
+	0x0F120010,	//10 afd_usParam_6_                                          
+	0x0F120010,	//08 afd_usParam_7_
+	0x0F120040,	//afd_usParam_8_                                           
+	0x0F120080,	//afd_usParam_9_                                           
+	0x0F1200C0,	//afd_usParam_10_                                          
+	0x0F1200E0,	//afd_usParam_11_                                          
+	0x002A028C, 
+	0x0F120003,	//REG_TC_AF_AfCmd         
+
+	/* 06.Gas_Anti Shading */
+	// Refer Mon_AWB_RotGain                
+	0x00287000,
+	0x002A08B4,
+	0x0F120001,	//wbt_bUseOutdoorASH    
+	0x002A08BC, 
+	0x0F1200C0,	//TVAR_ash_AwbAshCord_0_ 2300K  
+	0x0F1200DF,	//TVAR_ash_AwbAshCord_1_ 2750K  
+	0x0F120100,	//TVAR_ash_AwbAshCord_2_ 3300K  
+	0x0F120125,	//TVAR_ash_AwbAshCord_3_ 4150K  
+	0x0F12015F,	//TVAR_ash_AwbAshCord_4_ 5250K  
+	0x0F12017C,	//TVAR_ash_AwbAshCord_5_ 6400K  
+	0x0F120194,	//TVAR_ash_AwbAshCord_6_ 7500K  
+	0x002A08F6, 
+	0x0F124000,	//TVAR_ash_GASAlpha_0__0_ R  // 2300K           
+	0x0F124000,	//TVAR_ash_GASAlpha_0__1_ GR          
+	0x0F124000,	//TVAR_ash_GASAlpha_0__2_ GB          
+	0x0F124000,	//TVAR_ash_GASAlpha_0__3_ B    
+	0x0F124000,	//TVAR_ash_GASAlpha_1__0_ R  // 2750K 
+	0x0F124000,	//TVAR_ash_GASAlpha_1__1_ GR          
+	0x0F124000,	//TVAR_ash_GASAlpha_1__2_ GB  
+	0x0F124000,	//TVAR_ash_GASAlpha_1__3_ B   
+	0x0F124000,	//TVAR_ash_GASAlpha_2__0_ R  // 3300K 
+	0x0F124000,	//TVAR_ash_GASAlpha_2__1_ GR          
+	0x0F124000,	//TVAR_ash_GASAlpha_2__2_ GB          
+	0x0F124000,	//TVAR_ash_GASAlpha_2__3_ B   
+	0x0F124000,	//TVAR_ash_GASAlpha_3__0_ R  // 4150K 
+	0x0F124000,	//TVAR_ash_GASAlpha_3__1_ GR          
+	0x0F124000,	//TVAR_ash_GASAlpha_3__2_ GB          
+	0x0F124000,	//TVAR_ash_GASAlpha_3__3_ B    
+	0x0F124000,	//TVAR_ash_GASAlpha_4__0_ R  // 5250K 
+	0x0F124000,	//TVAR_ash_GASAlpha_4__1_ GR          
+	0x0F124000,	//TVAR_ash_GASAlpha_4__2_ GB          
+	0x0F124000,	//TVAR_ash_GASAlpha_4__3_ B      
+	0x0F124300,	//TVAR_ash_GASAlpha_5__0_ R  // 6400K 
+	0x0F124000,	//TVAR_ash_GASAlpha_5__1_ GR          
+	0x0F124000,	//TVAR_ash_GASAlpha_5__2_ GB          
+	0x0F124000,	//TVAR_ash_GASAlpha_5__3_ B        
+	0x0F124300,	//TVAR_ash_GASAlpha_6__0_ R  // 7500K 
+	0x0F124000,	//TVAR_ash_GASAlpha_6__1_ GR          
+	0x0F124000,	//TVAR_ash_GASAlpha_6__2_ GB          
+	0x0F124000,	//TVAR_ash_GASAlpha_6__3_ B        
+
+	//Outdoor GAS Alpha   
+	0x0F124500, 
+	0x0F124000, 
+	0x0F124000, 
+	0x0F124000,
+	0x002A08F4,
+	0x0F120001,	//ash_bUseGasAlpha
+
+	/* 13.AE Weight (Normal) */
+	0x002A1492, 
+	0x0F120100,	//ae_WeightTbl_16[0]
+	0x0F120101,	//ae_WeightTbl_16[1]
+	0x0F120101,	//ae_WeightTbl_16[2]
+	0x0F120001,	//ae_WeightTbl_16[3]
+	0x0F120101,	//ae_WeightTbl_16[4]
+	0x0F120201,	//ae_WeightTbl_16[5]
+	0x0F120102,	//ae_WeightTbl_16[6]
+	0x0F120101,	//ae_WeightTbl_16[7]
+	0x0F120101,	//ae_WeightTbl_16[8]
+	0x0F120202,	//ae_WeightTbl_16[9]
+	0x0F120202,	//ae_WeightTbl_16[10]
+	0x0F120101,	//ae_WeightTbl_16[11]
+	0x0F120201,	//ae_WeightTbl_16[12]
+	0x0F120302,	//ae_WeightTbl_16[13]
+	0x0F120203,	//ae_WeightTbl_16[14]
+	0x0F120102,	//ae_WeightTbl_16[15]
+	0x0F120201,	//ae_WeightTbl_16[16]
+	0x0F120302,	//ae_WeightTbl_16[17]
+	0x0F120203,	//ae_WeightTbl_16[18]
+	0x0F120102,	//ae_WeightTbl_16[19]
+	0x0F120201,	//ae_WeightTbl_16[20]
+	0x0F120202,	//ae_WeightTbl_16[21]
+	0x0F120202,	//ae_WeightTbl_16[22]
+	0x0F120102,	//ae_WeightTbl_16[23]
+	0x0F120101,	//ae_WeightTbl_16[24]
+	0x0F120202,	//ae_WeightTbl_16[25]
+	0x0F120202,	//ae_WeightTbl_16[26]
+	0x0F120101,	//ae_WeightTbl_16[27]
+	0x0F120101,	//ae_WeightTbl_16[28]
+	0x0F120101,	//ae_WeightTbl_16[29]
+	0x0F120101,	//ae_WeightTbl_16[30]
+	0x0F120101,	//ae_WeightTbl_16[31]
+
+/* 12.AE Setting */
+  
+	//AE Target     
+	0x002A1484,  
+	0x0F12003C,	//TVAR_ae_BrAve
+
+	//ae_StatMode bit[3] BLC has to be bypassed to prevent AE weight change especially backlight scene 
+	0x002A148A,  
+	0x0F12000F,	//ae_StatMode
+	0x002A0588,  
+	0x0F120002,	//lt_uInitPostToleranceCnt
+	  
+	//AE_state                      
+	0x002A0544,  
+	0x0F120111,	//lt_uLimitHigh
+	0x0F1200EF,	//lt_uLimitLow
+	  
+	//AE Concept    
+	0x002A0608,  
+	0x0F120001,	//lt_ExpGain_uSubsamplingmode
+	0x0F120001,	//lt_ExpGain_uNonSubsampling
+	  
+	//Exposure      
+	0x002a0610,	//lt_ExpGain_ExpCurveGainMaxStr_0__ulExpIn_0
+	0x0F120001,  
+	0x0F120000,  
+	0x0F120A3C,  
+	0x0F120000,  
+	0x0F120D05,  
+	0x0F120000, 
+	0x0F124008, 
+	0x0F120000,  
+	0x0F127000,  
+	0x0F120000,  
+	0x0F129C00,  
+	0x0F120000,  
+	0x0F12AD00,  
+	0x0F120001,  
+	0x0F12F1D4,  
+	0x0F120002,  
+	0x0F12DC00,  
+	0x0F120005,  
+	0x0F12DC00,  
+	0x0F120005,  
+	0x002A0638,	//lt_ExpGain_ExpCurveGainMaxStr_0__ulExpOut_0_
+	0x0F120001, 
+	0x0F120000, 
+	0x0F120A3C, 
+	0x0F120000, 
+	0x0F120D05, 
+	0x0F120000, 
+	0x0F123408, 
+	0x0F120000, 
+	0x0F123408, 
+	0x0F120000, 
+	0x0F126810, 
+	0x0F120000, 
+	0x0F128214, 
+	0x0F120000, 
+	0x0F12C350, 
+	0x0F120000,  
+	0x0F12C350,  
+	0x0F120000,  
+	0x0F12C350,  
+	0x0F120000,  
+	//Gain  
+	0x002A060C,  
+	0x0F120540,	//800 //lt_ExpGain_ExpCurveGainMaxStr
+	0x0F120100,	//lt_ExpGain_ExpCurveGainMaxStr_0__uMaxDigGain
+	0x002A05a2,  
+	0x0F121000,	//lt_uMaxTotGain
+
+	// Lei Control  
+	0x002A06B8,  
+	0x0F12452C,  
+	0x0F120005,	//lt_uMaxLei
+
+/* 09.AWB-BASIC setting */
+
+	// AWB init Start point
+	0x002A145E,  
+	0x0F1205C0,	//620 580 //awbb_GainsInit_0_
+	0x0F120428,	//awbb_GainsInit_1_
+	0x0F1206E0,	//6F0 780 //awbb_GainsInit_2_
+
+	// AWB Convergence Speed
+	0x002A1464,  
+	0x0F120008,	//awbb_WpFilterMinThr
+	0x0F120060,	//190 awbb_WpFilterMaxThr
+	0x0F120100,	//F0 awbb_WpFilterCoef
+	0x0F120004,	//awbb_WpFilterSize             
+	0x0F120002,	//awbb_GridEnable       
+	0x002A144E,  
+	0x0F120000,	//awbb_RGainOff                 
+	0x0F120000,	//awbb_BGainOff                 
+	0x0F120000,	//awbb_GGainOff                 
+	0x0F1200C2,	//awbb_Alpha_Comp_Mode          
+	0x0F120002,	//awbb_Rpl_InvalidOutDoor               
+	0x0F120001,	//awbb_UseGrThrCorr             
+	0x0F120074,	//awbb_Use_Filters              
+	0x0F120001,	//awbb_CorrectMinNumPatches             
+
+	// White Locus
+	0x002A11F0,  
+	0x0F12012C,	//awbb_IntcR
+	0x0F120121,	//awbb_IntcB
+	0x002A120E,  
+	0x0F120000,	//awbb_MovingScale10
+	0x0F1205FD,	//awbb_GamutWidthThr1
+	0x0F12036B,	//awbb_GamutHeightThr1
+	0x0F120020,	//awbb_GamutWidthThr2
+	0x0F12001A,	//awbb_GamutHeightThr2
+	0x002A1278,  
+	0x0F12FEF7,	//awbb_SCDetectionMap_SEC_StartR_B
+	0x0F120021,	//awbb_SCDetectionMap_SEC_StepR_B
+	0x0F120FA0,	//awbb_SCDetectionMap_SEC_SunnyNB
+	0x0F1207D0,	//awbb_SCDetectionMap_SEC_StepNB
+	0x0F1201C8,	//awbb_SCDetectionMap_SEC_LowTempR_B
+	0x0F120096,	//awbb_SCDetectionMap_SEC_SunnyNBZone
+	0x0F120004,	//awbb_SCDetectionMap_SEC_LowTempR_BZone
+	0x002A1224,  
+	0x0F120032,	//32 awbb_LowBr
+	0x0F12001E,	//awbb_LowBr_NBzone
+	0x0F1200E2,	//awbb_YThreshHigh
+	0x0F120010,	//awbb_YThreshLow_Norm
+	0x0F120002,	//awbb_YThreshLow_Low
+	0x002A2BA4,  
+	0x0F120004,	//Mon_AWB_ByPassMode
+	0x002A11FC,  
+	0x0F12000C,	//awbb_MinNumOfFinalPatches             
+	0x002A1208,  
+	0x0F120020,	//awbb_MinNumOfChromaclassifpatches
+
+	// Indoor Zone
+	0x002A101C,  
+	0x0F120360,	//0360 //0360        //awbb_IndoorGrZones_m_BGrid_0__m_left
+	0x0F12036C,	//036C //036C        //awbb_IndoorGrZones_m_BGrid_0__m_right
+	0x0F120320,	//0320 //0320        //awbb_IndoorGrZones_m_BGrid_1__m_left
+	0x0F12038A,	//038A //038A        //awbb_IndoorGrZones_m_BGrid_1__m_right
+	0x0F1202E8,	//02E8 //02E8        //awbb_IndoorGrZones_m_BGrid_2__m_left
+	0x0F12036C,	//036C //0380        //awbb_IndoorGrZones_m_BGrid_2__m_right
+	0x0F1202BE,	//02BE //02BE        //awbb_IndoorGrZones_m_BGrid_3__m_left
+	0x0F120342,	//0342 //035A        //awbb_IndoorGrZones_m_BGrid_3__m_right
+	0x0F120298,	//0298 //0298        //awbb_IndoorGrZones_m_BGrid_4__m_left
+	0x0F12031C,	//031C //0334        //awbb_IndoorGrZones_m_BGrid_4__m_right
+	0x0F120272,	//0272 //0272        //awbb_IndoorGrZones_m_BGrid_5__m_left
+	0x0F1202F6,	//02F6 //030E        //awbb_IndoorGrZones_m_BGrid_5__m_right
+	0x0F12024C,	//024C //024C        //awbb_IndoorGrZones_m_BGrid_6__m_left
+	0x0F1202D6,	//02D2 //02EA        //awbb_IndoorGrZones_m_BGrid_6__m_right
+	0x0F120230,	//0230 //0230        //awbb_IndoorGrZones_m_BGrid_7__m_left
+	0x0F1202BA,	//02B6 //02CC        //awbb_IndoorGrZones_m_BGrid_7__m_right
+	0x0F120214,	//0214 //0214        //awbb_IndoorGrZones_m_BGrid_8__m_left
+	0x0F1202A6,	//02A6 //02B0        //awbb_IndoorGrZones_m_BGrid_8__m_right
+	0x0F1201F8,	//01F8 //01F8        //awbb_IndoorGrZones_m_BGrid_9__m_left
+	0x0F120292,	//0292 //0294        //awbb_IndoorGrZones_m_BGrid_9__m_right
+	0x0F1201DC,	//01DC //01DC        //awbb_IndoorGrZones_m_BGrid_10__m_left
+	0x0F120278,	//0278 //0278        //awbb_IndoorGrZones_m_BGrid_10__m_right
+	0x0F1201C0,	//01C0 //01C0        //awbb_IndoorGrZones_m_BGrid_11__m_left
+	0x0F120264,	//0264 //0264        //awbb_IndoorGrZones_m_BGrid_11__m_right
+	0x0F1201AA,	//01AA //01AA        //awbb_IndoorGrZones_m_BGrid_12__m_left
+	0x0F120250,	//0250 //0250        //awbb_IndoorGrZones_m_BGrid_12__m_right
+	0x0F120196,	//0196 //0196        //awbb_IndoorGrZones_m_BGrid_13__m_left
+	0x0F12023C,	//023C //023C        //awbb_IndoorGrZones_m_BGrid_13__m_right
+	0x0F120180,	//0180 //0180        //awbb_IndoorGrZones_m_BGrid_14__m_left
+	0x0F120228,	//0228 //0228        //awbb_IndoorGrZones_m_BGrid_14__m_right
+	0x0F12016C,	//016C //016C        //awbb_IndoorGrZones_m_BGrid_15__m_left
+	0x0F120214,	//0214 //0214        //awbb_IndoorGrZones_m_BGrid_15__m_right
+	0x0F120168,	//0168 //0168        //awbb_IndoorGrZones_m_BGrid_16__m_left
+	0x0F120200,	//0200 //0200        //awbb_IndoorGrZones_m_BGrid_16__m_right
+	0x0F120172,	//0172 //0172        //awbb_IndoorGrZones_m_BGrid_17__m_left
+	0x0F1201EC,	//01EC //01EC        //awbb_IndoorGrZones_m_BGrid_17__m_right
+	0x0F12019A,	//019A //019A        //awbb_IndoorGrZones_m_BGrid_18__m_left
+	0x0F1201D8,	//01D8 //01D8        //awbb_IndoorGrZones_m_BGrid_18__m_right
+	0x0F120000,	//0000 //0000        //awbb_IndoorGrZones_m_BGrid_19__m_left
+	0x0F120000,	//0000 //0000        //awbb_IndoorGrZones_m_BGrid_19__m_right
+	0x0F120005,	//awbb_IndoorGrZones_m_GridStep
+	0x002A1070,  
+	0x0F120013,	//awbb_IndoorGrZones_ZInfo_m_GridSz
+	0x002A1074,  
+	0x0F1200EC,	//awbb_IndoorGrZones_m_Boffs
+
+	// Outdoor Zone
+	0x002A1078, 
+	0x0F120240,	//0240 //0232        //awbb_OutdoorGrZones_m_BGrid_0__m_left
+	0x0F12025A,	//025A //025A        //awbb_OutdoorGrZones_m_BGrid_0__m_right
+	0x0F120234,	//022C //021E        //awbb_OutdoorGrZones_m_BGrid_1__m_left
+	0x0F120274,	//0274 //0274        //awbb_OutdoorGrZones_m_BGrid_1__m_right
+	0x0F120228,	//021E //020E        //awbb_OutdoorGrZones_m_BGrid_2__m_left
+	0x0F12028E,	//028E //028E        //awbb_OutdoorGrZones_m_BGrid_2__m_right
+	0x0F120220,	//0210 //0200        //awbb_OutdoorGrZones_m_BGrid_3__m_left
+	0x0F120290,	//0290 //0290        //awbb_OutdoorGrZones_m_BGrid_3__m_right
+	0x0F120212,	//0204 //01F4        //awbb_OutdoorGrZones_m_BGrid_4__m_left
+	0x0F120286,	//0286 //0286        //awbb_OutdoorGrZones_m_BGrid_4__m_right
+	0x0F120202,	//01FA //01E8        //awbb_OutdoorGrZones_m_BGrid_5__m_left
+	0x0F12027E,	//027E //027E        //awbb_OutdoorGrZones_m_BGrid_5__m_right
+	0x0F1201F6,	//01F2 //01DE        //awbb_OutdoorGrZones_m_BGrid_6__m_left
+	0x0F120274,	//0274 //0274        //awbb_OutdoorGrZones_m_BGrid_6__m_right
+	0x0F1201EC,	//01EA //01D2        //awbb_OutdoorGrZones_m_BGrid_7__m_left
+	0x0F120268,	//0268 //0268        //awbb_OutdoorGrZones_m_BGrid_7__m_right
+	0x0F1201E6,	//01E6 //01D0        //awbb_OutdoorGrZones_m_BGrid_8__m_left
+	0x0F12025E,	//025E //025E        //awbb_OutdoorGrZones_m_BGrid_8__m_right
+	0x0F1201E4,	//01E4 //01D6        //awbb_OutdoorGrZones_m_BGrid_9__m_left
+	0x0F120252,	//0252 //0252        //awbb_OutdoorGrZones_m_BGrid_9__m_right
+	0x0F1201E6,	//01E6 //01E2        //awbb_OutdoorGrZones_m_BGrid_10__m_left
+	0x0F120248,	//0248 //0248        //awbb_OutdoorGrZones_m_BGrid_10__m_right
+	0x0F1201F4,	//01F4 //01F4        //awbb_OutdoorGrZones_m_BGrid_11__m_left
+	0x0F12021A,	//021A //021A        //awbb_OutdoorGrZones_m_BGrid_11__m_right
+	0x0F120004,	//awbb_OutdoorGrZones_m_GridStep
+	0x002A10AC,
+	0x0F12000C,	//awbb_OutdoorGrZones_ZInfo_m_GridSz
+	0x002A10B0, 
+	0x0F1201DA,	//awbb_OutdoorGrZones_m_Boffs
+
+	// Low Brightness Zone
+	0x002A10B4,  
+	0x0F120348,	//awbb_LowBrGrZones_m_BGrid_0__m_left
+	0x0F1203B6,	//awbb_LowBrGrZones_m_BGrid_0__m_right
+	0x0F1202B8,	//awbb_LowBrGrZones_m_BGrid_1__m_left
+	0x0F1203B6,	//awbb_LowBrGrZones_m_BGrid_1__m_right
+	0x0F120258,	//awbb_LowBrGrZones_m_BGrid_2__m_left
+	0x0F12038E,	//awbb_LowBrGrZones_m_BGrid_2__m_right
+	0x0F120212,	//awbb_LowBrGrZones_m_BGrid_3__m_left
+	0x0F120348,	//awbb_LowBrGrZones_m_BGrid_3__m_right
+	0x0F1201CC,	//awbb_LowBrGrZones_m_BGrid_4__m_left
+	0x0F12030C,	//awbb_LowBrGrZones_m_BGrid_4__m_right
+	0x0F1201A2,	//awbb_LowBrGrZones_m_BGrid_5__m_left
+	0x0F1202D2,	//awbb_LowBrGrZones_m_BGrid_5__m_right
+	0x0F120170,	//awbb_LowBrGrZones_m_BGrid_6__m_left
+	0x0F1202A6,	//awbb_LowBrGrZones_m_BGrid_6__m_right
+	0x0F12014C,	//awbb_LowBrGrZones_m_BGrid_7__m_left
+	0x0F120280,	//awbb_LowBrGrZones_m_BGrid_7__m_right
+	0x0F120128,	//awbb_LowBrGrZones_m_BGrid_8__m_left
+	0x0F12025C,	//awbb_LowBrGrZones_m_BGrid_8__m_right
+	0x0F120146,	//awbb_LowBrGrZones_m_BGrid_9__m_left
+	0x0F120236,	//awbb_LowBrGrZones_m_BGrid_9__m_right
+	0x0F120164,	//awbb_LowBrGrZones_m_BGrid_10__m_left
+	0x0F120212,	//awbb_LowBrGrZones_m_BGrid_10__m_right
+	0x0F120000,	//awbb_LowBrGrZones_m_BGrid_11__m_left
+	0x0F120000,	//awbb_LowBrGrZones_m_BGrid_11__m_right
+	0x0F120006,	//awbb_LowBrGrZones_m_GridStep
+	0x002A10E8,
+	0x0F12000B,	//awbb_LowBrGrZones_ZInfo_m_GridSz
+	0x002A10EC, 
+	0x0F1200D2,	//awbb_LowBrGrZones_m_Boffs
+
+	// Low Temp. Zone
+	0x002A10F0,  
+	0x0F12039A,  
+	0x0F120000,	//awbb_CrclLowT_R_c
+	0x0F1200FE,  
+	0x0F120000,	//awbb_CrclLowT_B_c
+	0x0F122284,  
+	0x0F120000,	//awbb_CrclLowT_Rad_c           
+
+	//AWB - GridCorrection                  
+	0x002A1434,  
+	0x0F1202C1,	//awbb_GridConst_1_0_
+	0x0F12033A,	//awbb_GridConst_1_1_
+	0x0F12038A,	//awbb_GridConst_1_2_
+	0x0F12101A,	//awbb_GridConst_2_0_
+	0x0F121075,	//awbb_GridConst_2_1_
+	0x0F12113D,	//awbb_GridConst_2_2_
+	0x0F12113F,	//awbb_GridConst_2_3_
+	0x0F1211AF,	//awbb_GridConst_2_4_
+	0x0F1211F0,	//awbb_GridConst_2_5_
+	0x0F1200B2,	//awbb_GridCoeff_R_1
+	0x0F1200B8,	//awbb_GridCoeff_B_1
+	0x0F1200CA,	//awbb_GridCoeff_R_2
+	0x0F12009D,	//awbb_GridCoeff_B_2
+
+	// Indoor Grid Offset                   
+	0x002A13A4,  
+	0x0F120000,	//D65 awbb_GridCorr_R_0__0_
+	0x0F12ffd0,	//D65 CW awbb_GridCorr_R_0__1_
+	0x0F12FFE0,	//CW awbb_GridCorr_R_0__2_
+	0x0F120000,	//FFF0 FFd0 A awbb_GridCorr_R_0__3_
+	0x0F120000,	//FFF0 FFd0 A awbb_GridCorr_R_0__4_
+	0x0F120000,	//FFF0 FFd0 H awbb_GridCorr_R_0__5_
+	0x0F120000,	//D65awbb_GridCorr_R_1__0_
+	0x0F12ffd0,	//D65 CW awbb_GridCorr_R_1__1_
+	0x0F12FFE0,	//CW awbb_GridCorr_R_1__2_
+	0x0F120000,	//A awbb_GridCorr_R_1__3_
+	0x0F120000,	//A awbb_GridCorr_R_1__4_
+	0x0F120000,	//H awbb_GridCorr_R_1__5_
+	0x0F120000,	//D65awbb_GridCorr_R_2__0_
+	0x0F12ffd0,	//D65 CW awbb_GridCorr_R_2__1_
+	0x0F12FFE0,	//CW awbb_GridCorr_R_2__2_
+	0x0F120000,	//A awbb_GridCorr_R_2__3_
+	0x0F120000, //A awbb_GridCorr_R_2__4_
+	0x0F120000,	//H awbb_GridCorr_R_2__5_
+	0x0F12FFD0,	//awbb_GridCorr_B_0__0_
+	0x0F12FFE0,	//awbb_GridCorr_B_0__1_
+	0x0F120020,	//awbb_GridCorr_B_0__2_
+	0x0F12FFE0,	//FFE0 0000 awbb_GridCorr_B_0__3_
+	0x0F12FFE0,	//FFE0 0000 awbb_GridCorr_B_0__4_
+	0x0F12FFE0,	//FFE0 0000 awbb_GridCorr_B_0__5_
+	0x0F12FFD0,	//awbb_GridCorr_B_1__0_
+	0x0F12FFE0,	//awbb_GridCorr_B_1__1_
+	0x0F120020,	//awbb_GridCorr_B_1__2_
+	0x0F12FFE0,	//awbb_GridCorr_B_1__3_
+	0x0F12FFE0,	//awbb_GridCorr_B_1__4_
+	0x0F12FFE0,	//awbb_GridCorr_B_1__5_
+	0x0F12FFD0,	//awbb_GridCorr_B_2__0_
+	0x0F12FFE0,	//awbb_GridCorr_B_2__1_
+	0x0F120020,	//awbb_GridCorr_B_2__2_
+	0x0F12FFE0,	//awbb_GridCorr_B_2__3_
+	0x0F12FFE0,	//awbb_GridCorr_B_2__4_
+	0x0F12FFE0,	//awbb_GridCorr_B_2__5_
+
+	// Outdoor Grid Offset
+	0x0F12FFB0,	//FFC0 awbb_GridCorr_R_Out_0__0_
+	0x0F12FFC0,	//FFD0 awbb_GridCorr_R_Out_0__1_
+	0x0F12FFC0,	//FFD0 awbb_GridCorr_R_Out_0__2_
+	0x0F12FFC0,	//FFD0 awbb_GridCorr_R_Out_0__3_
+	0x0F120000,	//0000 awbb_GridCorr_R_Out_0__4_
+	0x0F120000,	//0000 awbb_GridCorr_R_Out_0__5_
+	0x0F12FFB0,	//awbb_GridCorr_R_Out_1__0_
+	0x0F12FFC0,	//awbb_GridCorr_R_Out_1__1_
+	0x0F12FFC0,	//awbb_GridCorr_R_Out_1__2_
+	0x0F12FFC0,	//awbb_GridCorr_R_Out_1__3_
+	0x0F120000,	//awbb_GridCorr_R_Out_1__4_
+	0x0F120000,	//awbb_GridCorr_R_Out_1__5_
+	0x0F12FFB0,	//awbb_GridCorr_R_Out_2__0_
+	0x0F12FFC0,	//awbb_GridCorr_R_Out_2__1_
+	0x0F12FFC0,	//awbb_GridCorr_R_Out_2__2_
+	0x0F12FFC0,	//awbb_GridCorr_R_Out_2__3_
+	0x0F120000,	//awbb_GridCorr_R_Out_2__4_
+	0x0F120000,	//awbb_GridCorr_R_Out_2__5_
+	0x0F120080,	//awbb_GridCorr_B_Out_0__0_
+	0x0F12FFE0,	//awbb_GridCorr_B_Out_0__1_
+	0x0F12FFE0,	//awbb_GridCorr_B_Out_0__2_
+	0x0F12FFE0,	//awbb_GridCorr_B_Out_0__3_
+	0x0F120000,	//awbb_GridCorr_B_Out_0__4_
+	0x0F120000,	//awbb_GridCorr_B_Out_0__5_
+	0x0F120080,	//awbb_GridCorr_B_Out_1__0_
+	0x0F12FFE0,	//awbb_GridCorr_B_Out_1__1_
+	0x0F12FFE0,	//awbb_GridCorr_B_Out_1__2_
+	0x0F12FFE0,	//awbb_GridCorr_B_Out_1__3_
+	0x0F120000,	//awbb_GridCorr_B_Out_1__4_
+	0x0F120000,	//awbb_GridCorr_B_Out_1__5_
+	0x0F120080,	//awbb_GridCorr_B_Out_2__0_
+	0x0F12FFE0,	//awbb_GridCorr_B_Out_2__1_
+	0x0F12FFE0,	//awbb_GridCorr_B_Out_2__2_
+	0x0F12FFE0,	//awbb_GridCorr_B_Out_2__3_
+	0x0F120000,	//awbb_GridCorr_B_Out_2__4_
+	0x0F120000,	//awbb_GridCorr_B_Out_2__5_
+
+/* 10.Clock Setting */
+  
+	//Input Clock (Mclk)    
+	0x002A01F8,  
+	0x0F125DC0,	//REG_TC_IPRM_InClockLSBs , MCLK: 24Mhz
+	0x002A0212,  
+	0x0F120000,	//REG_TC_IPRM_UseNPviClocks          
+	0x0F120002,	//REG_TC_IPRM_UseNMipiClocks         
+	0x0F120002,	//REG_TC_IPRM_NumberOfMipiLanes
+
+	//System Clock & Output clock (Pclk)            
+	0x002A021A,  
+	0x0F1234BC,	//REG_TC_IPRM_OpClk4KHz_0, SCLK:54MHz 
+	0x0F124F1A-0x4000,	//REG_TC_IPRM_MinOutRate4KHz_0, PCLK Min : 81Mhz
+	0x0F124F1A,	//REG_TC_IPRM_MaxOutRate4KHz_0, PCLK Max : 81Mhz  
+
+	0x002A022C,  
+	0x0F120001,	//REG_TC_IPRM_InitParamsUpdated
+
+/* 18.JPEG Thumnail Setting */
+  
+	0x002A0478,     
+	0x0F12005F,     //REG_TC_BRC_usPrevQuality    
+	0x0F12005F,     //REG_TC_BRC_usCaptureQuality 
+	0x0F120001,     //REG_TC_THUMB_Thumb_bActive  
+	0x0F120140,     //REG_TC_THUMB_Thumb_uWidth   
+	0x0F1200F0,     //REG_TC_THUMB_Thumb_uHeight  
+	0x0F120005,     //REG_TC_THUMB_Thumb_Format   
+	  
+	0x002A17DC,     
+	0x0F120054,     //jpeg_ManualMBCV                
+	0x002A1AE4,                                      
+	0x0F12001C,     //senHal_bExtraAddLine           
+	0x002A0284,                                      
+	0x0F120001,     //REG_TC_GP_bBypassScalerJpg     
+	0x002A028A,                                      
+	0x0F120000,     //REG_TC_GP_bUse1FrameCaptureMode
+	  
+	0x002A1CC2,     //DRx_uDRxWeight for AutoCont function  
+	0x0F120100,                                           
+	0x0F120100,                                           
+	0x0F120100,                                           
+	0x0F120100,   
+
+/* 20.Preview & Capture Configration Setting */
+	
+	//Preview config[0] 640x480  7.5~15fps  
+	0x002A02A6, 
+	0x0F120500,	//280 REG_0TC_PCFG_usWidth : 1280
+	0x0F1203C0,	//1E0 REG_0TC_PCFG_usHeight :960
+	0x0F120005,	//REG_0TC_PCFG_Format 5 : YUV 7: Raw 9 : JPEG         
+	0x0F124F1A,	//REG_0TC_PCFG_usMaxOut4KHzRate         
+	0x0F124F1A,	//REG_0TC_PCFG_usMinOut4KHzRate         
+	0x0F120100,	//2B0 REG_0TC_PCFG_OutClkPerPix88               
+	0x0F120300,	//REG_0TC_PCFG_uBpp88                   
+	0x0F120002,	//02 2B4 REG_0TC_PCFG_PVIMask                   
+	0x0F120000,	//REG_0TC_PCFG_OIFMask                  
+	0x0F1201E0,	//REG_0TC_PCFG_usJpegPacketSize         
+	0x0F120000,	//REG_0TC_PCFG_usJpegTotalPackets       
+	0x0F120000,	//REG_0TC_PCFG_uClockInd                
+	0x0F120000,	//REG_0TC_PCFG_usFrTimeType             
+	0x0F120001,	//REG_0TC_PCFG_FrRateQualityType        
+	0x0F120535,	//REG_0TC_PCFG_usMaxFrTimeMsecMult10    
+	0x0F12014D,	//1F4  //14D 29A REG_0TC_PCFG_usMinFrTimeMsecMult10    
+	0x002A02D0,
+	0x0F12000F,	//REG_0TC_PCFG_uPrevMirror
+	0x0F12000F,	//REG_0TC_PCFG_uCaptureMirror
+
+	//Capture Config[0] 2560x1920   7.5~15fps                               
+	0x002A0396,
+	0x0F120000,	//00 REG_0TC_CCFG_uCaptureMode         
+
+//org
+0x0F120800,	//REG_0TC_CCFG_usWidth //800h=2048d
+0x0F120600,	//REG_0TC_CCFG_usHeight //600h=1536d
+
+
+//800 600
+//	0x0F120320,	//REG_0TC_CCFG_usWidth              
+//	0x0F120258,	//REG_0TC_CCFG_usHeight             
+//640 480
+//	0x0F120280,	//REG_0TC_CCFG_usWidth              
+//	0x0F1201e0,	//REG_0TC_CCFG_usHeight             
+	
+	0x0F120009,	//REG_0TC_CCFG_Format        9:jpeg       
+	0x0F124F1A,	//REG_0TC_CCFG_usMaxOut4KHzRate     
+	0x0F124F1A,	//REG_0TC_CCFG_usMinOut4KHzRate     
+	0x0F120100,	//REG_0TC_CCFG_OutClkPerPix88       
+	0x0F120300,	//REG_0TC_CCFG_uBpp88               
+	0x0F120002,	//02 REG_0TC_CCFG_PVIMask              
+	0x0F120000,	//REG_0TC_CCFG_OIFMask              
+	0x0F1201E0,	//REG_0TC_CCFG_usJpegPacketSize     
+	0x0F120000,	//REG_0TC_CCFG_usJpegTotalPackets   
+	0x0F120000,	//REG_0TC_CCFG_uClockInd            
+	0x0F120000,	//0 REG_0TC_CCFG_usFrTimeType         
+	0x0F120000,	//REG_0TC_CCFG_FrRateQualityType    
+	0x0F120535,	//REG_0TC_CCFG_usMaxFrTimeMsecMult10
+	0x0F120000,	//29A REG_0TC_CCFG_usMinFrTimeMsecMult10
+	
+/* 19.Input Size Setting */
+//Input Size    
+	0x002A0250, 
+	0x0F120A00,	//REG_TC_GP_PrevReqInputWidth
+	0x0F120780,	//REG_TC_GP_PrevReqInputHeight
+	0x0F120010,	//REG_TC_GP_PrevInputWidthOfs
+	0x0F12000c,	//REG_TC_GP_PrevInputHeightOfs
+	0x0F120A00,	//REG_TC_GP_CapReqInputWidth
+	0x0F120780,	//REG_TC_GP_CapReqInputHeight
+	0x0F120010,	//REG_TC_GP_CapInputWidthOfs
+	0x0F12000c,	//REG_TC_GP_CapInputHeightOfs
+	0x002A0494, 
+	0x0F120A00,	//REG_TC_PZOOM_ZoomInputWidth    
+	0x0F120780,	//REG_TC_PZOOM_ZoomInputHeight   
+	0x0F120000,	//REG_TC_PZOOM_ZoomInputWidthOfs 
+	0x0F120000,	//REG_TC_PZOOM_ZoomInputHeightOfs
+	0x0F120A00,	//REG_TC_CZOOM_ZoomInputWidth    
+	0x0F120780,	//REG_TC_CZOOM_ZoomInputHeight   
+	0x0F120000,	//REG_TC_CZOOM_ZoomInputWidthOfs 
+	0x0F120000,	//REG_TC_CZOOM_ZoomInputHeightOfs
+	0x002A0262,
+	0x0F120001,	//REG_TC_GP_bUseReqInputInPre  
+	0x0F120001,	//REG_TC_GP_bUseReqInputInCap 
+
+/* 17.AFIT */
+	0x002A0944,  
+	0x0F120050,	//afit_uNoiseIndInDoor
+	0x0F1200B0,	//afit_uNoiseIndInDoor
+	0x0F120196,	//afit_uNoiseIndInDoor
+	0x0F120245,	//afit_uNoiseIndInDoor
+	0x0F120300,	//afit_uNoiseIndInDoor
+	0x002A0938,  
+	0x0F120000,	// on/off AFIT by NB option
+	0x0F120014,	//SARR_uNormBrInDoor
+	0x0F1200D2,	//SARR_uNormBrInDoor
+	0x0F120384,	//SARR_uNormBrInDoor
+	0x0F1207D0,	//SARR_uNormBrInDoor
+	0x0F121388,	//SARR_uNormBrInDoor
+	0x002A0976, 
+	0x0F120070,	//afit_usGamutTh       
+	0x0F120005,	//afit_usNeargrayOffset
+	0x0F120000,	//afit_bUseSenBpr         
+	0x0F1201CC,	//afit_usBprThr_0_        
+	0x0F1201CC,	//afit_usBprThr_1_        
+	0x0F1201CC,	//afit_usBprThr_2_        
+	0x0F1201CC,	//afit_usBprThr_3_        
+	0x0F1201CC,	//afit_usBprThr_4_        
+	0x0F120180,	//afit_NIContrastAFITValue
+	0x0F120196,	//afit_NIContrastTh       
+	0x002A098C,  
+	0x0F120000,	//7000098C//AFIT16_BRIGHTNESS           
+	0x0F120000,	//7000098E//AFIT16_CONTRAST
+	0x0F120000,	//70000990//AFIT16_SATURATION 
+	0x0F120000,	//70000992//AFIT16_SHARP_BLUR
+	0x0F120000,	//70000994//AFIT16_GLAMOUR
+	0x0F1200C0,	//70000996//AFIT16_bnr_edge_high
+	0x0F120064,	//70000998//AFIT16_postdmsc_iLowBright
+	0x0F120384,	//7000099A//AFIT16_postdmsc_iHighBright
+	0x0F12005F,	//7000099C//AFIT16_postdmsc_iLowSat
+	0x0F1201F4,	//7000099E//AFIT16_postdmsc_iHighSat
+	0x0F120070,	//700009A0//AFIT16_postdmsc_iTune
+	0x0F120040,	//700009A2//AFIT16_yuvemix_mNegRanges_0
+	0x0F1200A0,	//700009A4//AFIT16_yuvemix_mNegRanges_1
+	0x0F120100,	//700009A6//AFIT16_yuvemix_mNegRanges_2
+	0x0F120010,	//700009A8//AFIT16_yuvemix_mPosRanges_0
+	0x0F120040,	//700009AA//AFIT16_yuvemix_mPosRanges_1
+	0x0F1200A0,	//700009AC//AFIT16_yuvemix_mPosRanges_2
+	0x0F121430,	//700009AE//AFIT8_bnr_edge_low  [7:0] AFIT8_bnr_repl_thresh
+	0x0F120201,	//700009B0//AFIT8_bnr_repl_force  [7:0] AFIT8_bnr_iHotThreshHigh
+	0x0F120204,	//700009B2//AFIT8_bnr_iHotThreshLow   [7:0] AFIT8_bnr_iColdThreshHigh
+	0x0F123604,	//700009B4//AFIT8_bnr_iColdThreshLow   [7:0] AFIT8_bnr_DispTH_Low                  
+	0x0F12032A,	//700009B6//AFIT8_bnr_DispTH_High   [7:0] AFIT8_bnr_DISP_Limit_Low
+	0x0F120403,	//700009B8//AFIT8_bnr_DISP_Limit_High   [7:0] AFIT8_bnr_iDistSigmaMin
+	0x0F121B06,	//700009BA//AFIT8_bnr_iDistSigmaMax   [7:0] AFIT8_bnr_iDiffSigmaLow                
+	0x0F126015,	//700009BC//AFIT8_bnr_iDiffSigmaHigh   [7:0] AFIT8_bnr_iNormalizedSTD_TH           
+	0x0F1200C0,	//700009BE//AFIT8_bnr_iNormalizedSTD_Limit   [7:0] AFIT8_bnr_iDirNRTune            
+	0x0F126080,	//700009C0//AFIT8_bnr_iDirMinThres   [7:0] AFIT8_bnr_iDirFltDiffThresHigh          
+	0x0F124080,	//700009C2//AFIT8_bnr_iDirFltDiffThresLow   [7:0] AFIT8_bnr_iDirSmoothPowerHigh    
+	0x0F120640,	//700009C4//AFIT8_bnr_iDirSmoothPowerLow   [7:0] AFIT8_bnr_iLowMaxSlopeAllowed     
+	0x0F120306,	//700009C6//AFIT8_bnr_iHighMaxSlopeAllowed   [7:0] AFIT8_bnr_iLowSlopeThresh       
+	0x0F122003,	//700009C8//AFIT8_bnr_iHighSlopeThresh   [7:0] AFIT8_bnr_iSlopenessTH              
+	0x0F12FF01,	//700009CA//AFIT8_bnr_iSlopeBlurStrength   [7:0] AFIT8_bnr_iSlopenessLimit         
+	0x0F120000,	//700009CC//AFIT8_bnr_AddNoisePower1   [7:0] AFIT8_bnr_AddNoisePower2              
+	0x0F120400,	//700009CE//AFIT8_bnr_iRadialTune   [7:0] AFIT8_bnr_iRadialPower                   
+	0x0F12365A,	//700009D0//AFIT8_bnr_iRadialLimit   [7:0] AFIT8_ee_iFSMagThLow                    
+	0x0F12102A,	//700009D2//AFIT8_ee_iFSMagThHigh   [7:0] AFIT8_ee_iFSVarThLow                     
+	0x0F12000B,	//700009D4//AFIT8_ee_iFSVarThHigh   [7:0] AFIT8_ee_iFSThLow                        
+	0x0F120600,	//700009D6//AFIT8_ee_iFSThHigh   [7:0] AFIT8_ee_iFSmagPower                        
+	0x0F125A0F,	//700009D8//AFIT8_ee_iFSVarCountTh   [7:0] AFIT8_ee_iRadialLimit                   
+	0x0F120505,	//700009DA//AFIT8_ee_iRadialPower   [7:0] AFIT8_ee_iSmoothEdgeSlope                
+	0x0F121802,	//700009DC//AFIT8_ee_iROADThres   [7:0] AFIT8_ee_iROADMaxNR                        
+	0x0F120000,	//700009DE//AFIT8_ee_iROADSubMaxNR   [7:0] AFIT8_ee_iROADSubThres                  
+	0x0F122006,	//700009E0//AFIT8_ee_iROADNeiThres   [7:0] AFIT8_ee_iROADNeiMaxNR                  
+	0x0F123028,	//700009E2//AFIT8_ee_iSmoothEdgeThres   [7:0] AFIT8_ee_iMSharpen                   
+	0x0F120418,	//700009E4//AFIT8_ee_iWSharpen   [7:0] AFIT8_ee_iMShThresh                         
+	0x0F120101,	//700009E6//AFIT8_ee_iWShThresh   [7:0] AFIT8_ee_iReduceNegative                   
+	0x0F120800,	//700009E8//AFIT8_ee_iEmbossCentAdd   [7:0] AFIT8_ee_iShDespeckle                  
+	0x0F121804,	//700009EA//AFIT8_ee_iReduceEdgeThresh   [7:0] AFIT8_dmsc_iEnhThresh               
+	0x0F124008,	//700009EC//AFIT8_dmsc_iDesatThresh   [7:0] AFIT8_dmsc_iDemBlurHigh                
+	0x0F120540,	//700009EE//AFIT8_dmsc_iDemBlurLow   [7:0] AFIT8_dmsc_iDemBlurRange                
+	0x0F128006,	//700009F0//AFIT8_dmsc_iDecisionThresh   [7:0] AFIT8_dmsc_iCentGrad                
+	0x0F120020,	//700009F2//AFIT8_dmsc_iMonochrom   [7:0] AFIT8_dmsc_iGBDenoiseVal                 
+	0x0F120000,	//700009F4//AFIT8_dmsc_iGRDenoiseVal   [7:0] AFIT8_dmsc_iEdgeDesatThrHigh          
+	0x0F121800,	//700009F6//AFIT8_dmsc_iEdgeDesatThrLow   [7:0] AFIT8_dmsc_iEdgeDesat              
+	0x0F120000,	//700009F8//AFIT8_dmsc_iNearGrayDesat   [7:0] AFIT8_dmsc_iEdgeDesatLimit           
+	0x0F121E10,	//700009FA//AFIT8_postdmsc_iBCoeff   [7:0] AFIT8_postdmsc_iGCoeff                  
+	0x0F12000B,	//700009FC//AFIT8_postdmsc_iWideMult   [7:0] AFIT8_yuvemix_mNegSlopes_0            
+	0x0F120607,	//700009FE//AFIT8_yuvemix_mNegSlopes_1   [7:0] AFIT8_yuvemix_mNegSlopes_2          
+	0x0F120005,	//70000A00//AFIT8_yuvemix_mNegSlopes_3   [7:0] AFIT8_yuvemix_mPosSlopes_0          
+	0x0F120607,	//70000A02//AFIT8_yuvemix_mPosSlopes_1   [7:0] AFIT8_yuvemix_mPosSlopes_2          
+	0x0F120405,	//70000A04//AFIT8_yuvemix_mPosSlopes_3   [7:0] AFIT8_yuviirnr_iXSupportY           
+	0x0F120205,	//70000A06//AFIT8_yuviirnr_iXSupportUV   [7:0] AFIT8_yuviirnr_iLowYNorm            
+	0x0F120304,	//70000A08//AFIT8_yuviirnr_iHighYNorm   [7:0] AFIT8_yuviirnr_iLowUVNorm            
+	0x0F120409,	//70000A0A//AFIT8_yuviirnr_iHighUVNorm   [7:0] AFIT8_yuviirnr_iYNormShift          
+	0x0F120306,	//70000A0C//AFIT8_yuviirnr_iUVNormShift   [7:0] AFIT8_yuviirnr_iVertLength_Y       
+	0x0F120407,	//70000A0E//AFIT8_yuviirnr_iVertLength_UV   [7:0] AFIT8_yuviirnr_iDiffThreshL_Y    
+	0x0F121C04,	//70000A10//AFIT8_yuviirnr_iDiffThreshH_Y   [7:0] AFIT8_yuviirnr_iDiffThreshL_UV   
+	0x0F120214,	//70000A12//AFIT8_yuviirnr_iDiffThreshH_UV   [7:0] AFIT8_yuviirnr_iMaxThreshL_Y    
+	0x0F121002,	//70000A14//AFIT8_yuviirnr_iMaxThreshH_Y   [7:0] AFIT8_yuviirnr_iMaxThreshL_UV     
+	0x0F120610,	//70000A16//AFIT8_yuviirnr_iMaxThreshH_UV   [7:0] AFIT8_yuviirnr_iYNRStrengthL     
+	0x0F121A02,	//70000A18//AFIT8_yuviirnr_iYNRStrengthH   [7:0] AFIT8_yuviirnr_iUVNRStrengthL     
+	0x0F124A18,	//70000A1A//AFIT8_yuviirnr_iUVNRStrengthH   [7:0] AFIT8_byr_gras_iShadingPower     
+	0x0F120080,	//70000A1C//AFIT8_RGBGamma2_iLinearity   [7:0] AFIT8_RGBGamma2_iDarkReduce         
+	0x0F120348,	//70000A1E//AFIT8_ccm_oscar_iSaturation   [7:0] AFIT8_RGB2YUV_iYOffset             
+	0x0F120180,	//70000A20//AFIT8_RGB2YUV_iRGBGain   [7:0] AFIT8_bnr_nClustLevel_H                 
+	0x0F120A0A,	//70000A22//AFIT8_bnr_iClustMulT_H   [7:0] AFIT8_bnr_iClustMulT_C                  
+	0x0F120101,	//70000A24//AFIT8_bnr_iClustThresh_H   [7:0] AFIT8_bnr_iClustThresh_C              
+	0x0F122A36,	//70000A26//AFIT8_bnr_iDenThreshLow   [7:0] AFIT8_bnr_iDenThreshHigh               
+	0x0F126024,	//70000A28//AFIT8_ee_iLowSharpPower   [7:0] AFIT8_ee_iHighSharpPower               
+	0x0F122A36,	//70000A2A//AFIT8_ee_iLowShDenoise   [7:0] AFIT8_ee_iHighShDenoise                 
+	0x0F12FFFF,	//70000A2C//AFIT8_ee_iLowSharpClamp   [7:0] AFIT8_ee_iHighSharpClamp               
+	0x0F120808,	//70000A2E//AFIT8_ee_iReduceEdgeMinMult   [7:0] AFIT8_ee_iReduceEdgeSlope          
+	0x0F120A01,	//70000A30//AFIT8_bnr_nClustLevel_H_Bin   [7:0] AFIT8_bnr_iClustMulT_H_Bin         
+	0x0F12010A,	//70000A32//AFIT8_bnr_iClustMulT_C_Bin   [7:0] AFIT8_bnr_iClustThresh_H_Bin        
+	0x0F123601,	//70000A34//AFIT8_bnr_iClustThresh_C_Bin   [7:0] AFIT8_bnr_iDenThreshLow_Bin       
+	0x0F12242A,	//70000A36//AFIT8_bnr_iDenThreshHigh_Bin   [7:0] AFIT8_ee_iLowSharpPower_Bin       
+	0x0F123660,	//70000A38//AFIT8_ee_iHighSharpPower_Bin   [7:0] AFIT8_ee_iLowShDenoise_Bin        
+	0x0F12FF2A,	//70000A3A//AFIT8_ee_iHighShDenoise_Bin   [7:0] AFIT8_ee_iLowSharpClamp_Bin        
+	0x0F1208FF,	//70000A3C//AFIT8_ee_iHighSharpClamp_Bin   [7:0] AFIT8_ee_iReduceEdgeMinMult_Bin   
+	0x0F120008,	//70000A3E//AFIT8_ee_iReduceEdgeSlope_Bin [7:0]
+	0x0F120001,	//70000A40//AFITB_bnr_nClustLevel_C      [0]  
+	0x0F120000,	//70000A42//AFIT16_BRIGHTNESS           
+	0x0F120000,	//70000A44//AFIT16_CONTRAST
+	0x0F120000,	//70000A46//AFIT16_SATURATION
+	0x0F120000,	//70000A48//AFIT16_SHARP_BLUR
+	0x0F120000,	//70000A4A//AFIT16_GLAMOUR
+	0x0F1200C0,	//70000A4C//AFIT16_bnr_edge_high
+	0x0F120064,	//70000A4E//AFIT16_postdmsc_iLowBright
+	0x0F120384,	//70000A50//AFIT16_postdmsc_iHighBright
+	0x0F120051,	//70000A52//AFIT16_postdmsc_iLowSat
+	0x0F1201F4,	//70000A54//AFIT16_postdmsc_iHighSat
+	0x0F120070,	//70000A56//AFIT16_postdmsc_iTune  
+	0x0F120040,	//70000A58//AFIT16_yuvemix_mNegRanges_0
+	0x0F1200A0,	//70000A5A//AFIT16_yuvemix_mNegRanges_1
+	0x0F120100,	//70000A5C//AFIT16_yuvemix_mNegRanges_2
+	0x0F120010,	//70000A5E//AFIT16_yuvemix_mPosRanges_0
+	0x0F120060,	//70000A60//AFIT16_yuvemix_mPosRanges_1
+	0x0F120100,	//70000A62//AFIT16_yuvemix_mPosRanges_2
+	0x0F121430,	//70000A64//AFIT8_bnr_edge_low  [7:0] AFIT8_bnr_repl_thresh
+	0x0F120201,	//70000A66//AFIT8_bnr_repl_force  [7:0] AFIT8_bnr_iHotThreshHigh
+	0x0F120204,	//70000A68//AFIT8_bnr_iHotThreshLow   [7:0] AFIT8_bnr_iColdThreshHigh
+	0x0F122404,	//70000A6A//AFIT8_bnr_iColdThreshLow   [7:0] AFIT8_bnr_DispTH_Low
+	0x0F12031B,	//70000A6C//AFIT8_bnr_DispTH_High   [7:0] AFIT8_bnr_DISP_Limit_Low
+	0x0F120103,	//70000A6E//AFIT8_bnr_DISP_Limit_High   [7:0] AFIT8_bnr_iDistSigmaMin
+	0x0F121205,	//70000A70//AFIT8_bnr_iDistSigmaMax   [7:0] AFIT8_bnr_iDiffSigmaLow 
+	0x0F12400D,	//70000A72//AFIT8_bnr_iDiffSigmaHigh   [7:0] AFIT8_bnr_iNormalizedSTD_TH
+	0x0F120080,	//70000A74//AFIT8_bnr_iNormalizedSTD_Limit   [7:0] AFIT8_bnr_iDirNRTune            
+	0x0F122080,	//70000A76//AFIT8_bnr_iDirMinThres   [7:0] AFIT8_bnr_iDirFltDiffThresHigh
+	0x0F123040,	//70000A78//AFIT8_bnr_iDirFltDiffThresLow   [7:0] AFIT8_bnr_iDirSmoothPowerHigh    
+	0x0F120630,	//70000A7A//AFIT8_bnr_iDirSmoothPowerLow   [7:0] AFIT8_bnr_iLowMaxSlopeAllowed     
+	0x0F120306,	//70000A7C//AFIT8_bnr_iHighMaxSlopeAllowed   [7:0] AFIT8_bnr_iLowSlopeThresh       
+	0x0F122003,	//70000A7E//AFIT8_bnr_iHighSlopeThresh   [7:0] AFIT8_bnr_iSlopenessTH              
+	0x0F12FF01,	//70000A80//AFIT8_bnr_iSlopeBlurStrength   [7:0] AFIT8_bnr_iSlopenessLimit         
+	0x0F120404,	//70000A82//AFIT8_bnr_AddNoisePower1   [7:0] AFIT8_bnr_AddNoisePower2              
+	0x0F120300,	//70000A84//AFIT8_bnr_iRadialTune   [7:0] AFIT8_bnr_iRadialPower                   
+	0x0F12245A,	//70000A86//AFIT8_bnr_iRadialLimit   [7:0] AFIT8_ee_iFSMagThLow                    
+	0x0F121018,	//70000A88//AFIT8_ee_iFSMagThHigh   [7:0] AFIT8_ee_iFSVarThLow                     
+	0x0F12000B,	//70000A8A//AFIT8_ee_iFSVarThHigh   [7:0] AFIT8_ee_iFSThLow                        
+	0x0F120B00,	//70000A8C//AFIT8_ee_iFSThHigh   [7:0] AFIT8_ee_iFSmagPower                        
+	0x0F125A0F,	//70000A8E//AFIT8_ee_iFSVarCountTh   [7:0] AFIT8_ee_iRadialLimit                   
+	0x0F120505,	//70000A90//AFIT8_ee_iRadialPower   [7:0] AFIT8_ee_iSmoothEdgeSlope                
+	0x0F121802,	//70000A92//AFIT8_ee_iROADThres   [7:0] AFIT8_ee_iROADMaxNR                        
+	0x0F120000,	//70000A94//AFIT8_ee_iROADSubMaxNR   [7:0] AFIT8_ee_iROADSubThres                  
+	0x0F122006,	//70000A96//AFIT8_ee_iROADNeiThres   [7:0] AFIT8_ee_iROADNeiMaxNR                  
+	0x0F123428,	//70000A98//AFIT8_ee_iSmoothEdgeThres   [7:0] AFIT8_ee_iMSharpen                   
+	0x0F12041C,	//70000A9A//AFIT8_ee_iWSharpen   [7:0] AFIT8_ee_iMShThresh                         
+	0x0F120101,	//70000A9C//AFIT8_ee_iWShThresh   [7:0] AFIT8_ee_iReduceNegative
+	0x0F120800,	//70000A9E//AFIT8_ee_iEmbossCentAdd   [7:0] AFIT8_ee_iShDespeckle
+	0x0F121004,	//70000AA0//AFIT8_ee_iReduceEdgeThresh   [7:0] AFIT8_dmsc_iEnhThresh
+	0x0F124008,	//70000AA2//AFIT8_dmsc_iDesatThresh   [7:0] AFIT8_dmsc_iDemBlurHigh
+	0x0F120540,	//70000AA4//AFIT8_dmsc_iDemBlurLow   [7:0] AFIT8_dmsc_iDemBlurRange
+	0x0F128006,	//70000AA6//AFIT8_dmsc_iDecisionThresh   [7:0] AFIT8_dmsc_iCentGrad
+	0x0F120020,	//70000AA8//AFIT8_dmsc_iMonochrom   [7:0] AFIT8_dmsc_iGBDenoiseVal
+	0x0F120000,	//70000AAA//AFIT8_dmsc_iGRDenoiseVal   [7:0] AFIT8_dmsc_iEdgeDesatThrHigh
+	0x0F121800,	//70000AAC//AFIT8_dmsc_iEdgeDesatThrLow   [7:0] AFIT8_dmsc_iEdgeDesat
+	0x0F120000,	//70000AAE//AFIT8_dmsc_iNearGrayDesat   [7:0] AFIT8_dmsc_iEdgeDesatLimit
+	0x0F121E10,	//70000AB0//AFIT8_postdmsc_iBCoeff   [7:0] AFIT8_postdmsc_iGCoeff
+	0x0F12000B,	//70000AB2//AFIT8_postdmsc_iWideMult   [7:0] AFIT8_yuvemix_mNegSlopes_0
+	0x0F120607,	//70000AB4//AFIT8_yuvemix_mNegSlopes_1   [7:0] AFIT8_yuvemix_mNegSlopes_2
+	0x0F120005,	//70000AB6//AFIT8_yuvemix_mNegSlopes_3   [7:0] AFIT8_yuvemix_mPosSlopes_0
+	0x0F120607,	//70000AB8//AFIT8_yuvemix_mPosSlopes_1   [7:0] AFIT8_yuvemix_mPosSlopes_2
+	0x0F120405,	//70000ABA//AFIT8_yuvemix_mPosSlopes_3   [7:0] AFIT8_yuviirnr_iXSupportY
+	0x0F120205,	//70000ABC//AFIT8_yuviirnr_iXSupportUV   [7:0] AFIT8_yuviirnr_iLowYNorm
+	0x0F120304,	//70000ABE//AFIT8_yuviirnr_iHighYNorm   [7:0] AFIT8_yuviirnr_iLowUVNorm
+	0x0F120409,	//70000AC0//AFIT8_yuviirnr_iHighUVNorm   [7:0] AFIT8_yuviirnr_iYNormShift
+	0x0F120306,	//70000AC2//AFIT8_yuviirnr_iUVNormShift   [7:0] AFIT8_yuviirnr_iVertLength_Y
+	0x0F120407,	//70000AC4//AFIT8_yuviirnr_iVertLength_UV   [7:0] AFIT8_yuviirnr_iDiffThreshL_Y
+	0x0F121F04,	//70000AC6//AFIT8_yuviirnr_iDiffThreshH_Y   [7:0] AFIT8_yuviirnr_iDiffThreshL_UV
+	0x0F120218,	//70000AC8//AFIT8_yuviirnr_iDiffThreshH_UV   [7:0] AFIT8_yuviirnr_iMaxThreshL_Y
+	0x0F121102,	//70000ACA//AFIT8_yuviirnr_iMaxThreshH_Y   [7:0] AFIT8_yuviirnr_iMaxThreshL_UV     
+	0x0F120611,	//70000ACC//AFIT8_yuviirnr_iMaxThreshH_UV   [7:0] AFIT8_yuviirnr_iYNRStrengthL
+	0x0F121A02,	//70000ACE//AFIT8_yuviirnr_iYNRStrengthH   [7:0] AFIT8_yuviirnr_iUVNRStrengthL
+	0x0F128018,	//70000AD0//AFIT8_yuviirnr_iUVNRStrengthH   [7:0] AFIT8_byr_gras_iShadingPower
+	0x0F120080,	//70000AD2//AFIT8_RGBGamma2_iLinearity   [7:0] AFIT8_RGBGamma2_iDarkReduce
+	0x0F120380,	//70000AD4//AFIT8_ccm_oscar_iSaturation   [7:0] AFIT8_RGB2YUV_iYOffset
+	0x0F120180,	//70000AD6//AFIT8_RGB2YUV_iRGBGain   [7:0] AFIT8_bnr_nClustLevel_H
+	0x0F120A0A,	//70000AD8//AFIT8_bnr_iClustMulT_H   [7:0] AFIT8_bnr_iClustMulT_C
+	0x0F120101,	//70000ADA//AFIT8_bnr_iClustThresh_H   [7:0] AFIT8_bnr_iClustThresh_C
+	0x0F121B24,	//70000ADC//AFIT8_bnr_iDenThreshLow   [7:0] AFIT8_bnr_iDenThreshHigh
+	0x0F126024,	//70000ADE//AFIT8_ee_iLowSharpPower   [7:0] AFIT8_ee_iHighSharpPower
+	0x0F121D22,	//70000AE0//AFIT8_ee_iLowShDenoise   [7:0] AFIT8_ee_iHighShDenoise
+	0x0F12FFFF,	//70000AE2//AFIT8_ee_iLowSharpClamp   [7:0] AFIT8_ee_iHighSharpClamp
+	0x0F120808,	//70000AE4//AFIT8_ee_iReduceEdgeMinMult   [7:0] AFIT8_ee_iReduceEdgeSlope          
+	0x0F120A01,	//70000AE6//AFIT8_bnr_nClustLevel_H_Bin   [7:0] AFIT8_bnr_iClustMulT_H_Bin
+	0x0F12010A,	//70000AE8//AFIT8_bnr_iClustMulT_C_Bin   [7:0] AFIT8_bnr_iClustThresh_H_Bin
+	0x0F122401,	//70000AEA//AFIT8_bnr_iClustThresh_C_Bin   [7:0] AFIT8_bnr_iDenThreshLow_Bin
+	0x0F12241B,	//70000AEC//AFIT8_bnr_iDenThreshHigh_Bin   [7:0] AFIT8_ee_iLowSharpPower_Bin
+	0x0F121E60,	//70000AEE//AFIT8_ee_iHighSharpPower_Bin   [7:0] AFIT8_ee_iLowShDenoise_Bin        
+	0x0F12FF18,	//70000AF0//AFIT8_ee_iHighShDenoise_Bin   [7:0] AFIT8_ee_iLowSharpClamp_Bin        
+	0x0F1208FF,	//70000AF2//AFIT8_ee_iHighSharpClamp_Bin   [7:0] AFIT8_ee_iReduceEdgeMinMult_Bin   
+	0x0F120008,	//70000AF4//AFIT8_ee_iReduceEdgeSlope_Bin [7:0]
+	0x0F120001,	//70000AF6//AFITB_bnr_nClustLevel_C      [0]  
+	0x0F120000,	//70000AF8//AFIT16_BRIGHTNESS           
+	0x0F120000,	//70000AFA//AFIT16_CONTRAST
+	0x0F120000,	//70000AFC//AFIT16_SATURATION
+	0x0F120000,	//70000AFE//AFIT16_SHARP_BLUR
+	0x0F120000,	//70000B00//AFIT16_GLAMOUR
+	0x0F1200C0,	//70000B02//AFIT16_bnr_edge_high
+	0x0F120064,	//70000B04//AFIT16_postdmsc_iLowBright
+	0x0F120384,	//70000B06//AFIT16_postdmsc_iHighBright
+	0x0F120043,	//70000B08//AFIT16_postdmsc_iLowSat
+	0x0F1201F4,	//70000B0A//AFIT16_postdmsc_iHighSat
+	0x0F120070,	//70000B0C//AFIT16_postdmsc_iTune
+	0x0F120040,	//70000B0E//AFIT16_yuvemix_mNegRanges_0 
+	0x0F1200A0,	//70000B10//AFIT16_yuvemix_mNegRanges_1
+	0x0F120100,	//70000B12//AFIT16_yuvemix_mNegRanges_2
+	0x0F120010,	//70000B14//AFIT16_yuvemix_mPosRanges_0
+	0x0F120060,	//70000B16//AFIT16_yuvemix_mPosRanges_1
+	0x0F120100,	//70000B18//AFIT16_yuvemix_mPosRanges_2
+	0x0F121430,	//70000B1A//AFIT8_bnr_edge_low  [7:0] AFIT8_bnr_repl_thresh
+	0x0F120201,	//70000B1C//AFIT8_bnr_repl_force  [7:0] AFIT8_bnr_iHotThreshHigh
+	0x0F120204,	//70000B1E//AFIT8_bnr_iHotThreshLow   [7:0] AFIT8_bnr_iColdThreshHigh
+	0x0F121B04,	//70000B20//AFIT8_bnr_iColdThreshLow   [7:0] AFIT8_bnr_DispTH_Low   
+	0x0F120312,	//70000B22//AFIT8_bnr_DispTH_High   [7:0] AFIT8_bnr_DISP_Limit_Low
+	0x0F120003,	//70000B24//AFIT8_bnr_DISP_Limit_High   [7:0] AFIT8_bnr_iDistSigmaMin
+	0x0F120C03,	//70000B26//AFIT8_bnr_iDistSigmaMax   [7:0] AFIT8_bnr_iDiffSigmaLow 
+	0x0F122806,	//70000B28//AFIT8_bnr_iDiffSigmaHigh   [7:0] AFIT8_bnr_iNormalizedSTD_TH
+	0x0F120060,	//70000B2A//AFIT8_bnr_iNormalizedSTD_Limit   [7:0] AFIT8_bnr_iDirNRTune
+	0x0F121580,	//70000B2C//AFIT8_bnr_iDirMinThres   [7:0] AFIT8_bnr_iDirFltDiffThresHigh
+	0x0F122020,	//70000B2E//AFIT8_bnr_iDirFltDiffThresLow   [7:0] AFIT8_bnr_iDirSmoothPowerHigh
+	0x0F120620,	//70000B30//AFIT8_bnr_iDirSmoothPowerLow   [7:0] AFIT8_bnr_iLowMaxSlopeAllowed
+	0x0F120306,	//70000B32//AFIT8_bnr_iHighMaxSlopeAllowed   [7:0] AFIT8_bnr_iLowSlopeThresh 
+	0x0F122003,	//70000B34//AFIT8_bnr_iHighSlopeThresh   [7:0] AFIT8_bnr_iSlopenessTH 
+	0x0F12FF01,	//70000B36//AFIT8_bnr_iSlopeBlurStrength   [7:0] AFIT8_bnr_iSlopenessLimit 
+	0x0F120404,	//70000B38//AFIT8_bnr_AddNoisePower1   [7:0] AFIT8_bnr_AddNoisePower2
+	0x0F120300,	//70000B3A//AFIT8_bnr_iRadialTune   [7:0] AFIT8_bnr_iRadialPower
+	0x0F12145A,	//70000B3C//AFIT8_bnr_iRadialLimit   [7:0] AFIT8_ee_iFSMagThLow
+	0x0F121010,	//70000B3E//AFIT8_ee_iFSMagThHigh   [7:0] AFIT8_ee_iFSVarThLow
+	0x0F12000B,	//70000B40//AFIT8_ee_iFSVarThHigh   [7:0] AFIT8_ee_iFSThLow
+	0x0F120E00,	//70000B42//AFIT8_ee_iFSThHigh   [7:0] AFIT8_ee_iFSmagPower
+	0x0F125A0F,	//70000B44//AFIT8_ee_iFSVarCountTh   [7:0] AFIT8_ee_iRadialLimit
+	0x0F120504,	//70000B46//AFIT8_ee_iRadialPower   [7:0] AFIT8_ee_iSmoothEdgeSlope
+	0x0F121802,	//70000B48//AFIT8_ee_iROADThres   [7:0] AFIT8_ee_iROADMaxNR
+	0x0F120000,	//70000B4A//AFIT8_ee_iROADSubMaxNR   [7:0] AFIT8_ee_iROADSubThres
+	0x0F122006,	//70000B4C//AFIT8_ee_iROADNeiThres   [7:0] AFIT8_ee_iROADNeiMaxNR
+	0x0F123828,	//70000B4E//AFIT8_ee_iSmoothEdgeThres   [7:0] AFIT8_ee_iMSharpen
+	0x0F120428,	//70000B50//AFIT8_ee_iWSharpen   [7:0] AFIT8_ee_iMShThresh
+	0x0F120101,	//70000B52//AFIT8_ee_iWShThresh   [7:0] AFIT8_ee_iReduceNegative
+	0x0F128000,	//70000B54//AFIT8_ee_iEmbossCentAdd   [7:0] AFIT8_ee_iShDespeckle
+	0x0F120A04,	//70000B56//AFIT8_ee_iReduceEdgeThresh   [7:0] AFIT8_dmsc_iEnhThresh
+	0x0F124008,	//70000B58//AFIT8_dmsc_iDesatThresh   [7:0] AFIT8_dmsc_iDemBlurHigh
+	0x0F120540,	//70000B5A//AFIT8_dmsc_iDemBlurLow   [7:0] AFIT8_dmsc_iDemBlurRange
+	0x0F128006,	//70000B5C//AFIT8_dmsc_iDecisionThresh   [7:0] AFIT8_dmsc_iCentGrad
+	0x0F120020,	//70000B5E//AFIT8_dmsc_iMonochrom   [7:0] AFIT8_dmsc_iGBDenoiseVal
+	0x0F120000,	//70000B60//AFIT8_dmsc_iGRDenoiseVal   [7:0] AFIT8_dmsc_iEdgeDesatThrHigh
+	0x0F121800,	//70000B62//AFIT8_dmsc_iEdgeDesatThrLow   [7:0] AFIT8_dmsc_iEdgeDesat
+	0x0F120000,	//70000B64//AFIT8_dmsc_iNearGrayDesat   [7:0] AFIT8_dmsc_iEdgeDesatLimit
+	0x0F121E10,	//70000B66//AFIT8_postdmsc_iBCoeff   [7:0] AFIT8_postdmsc_iGCoeff
+	0x0F12000B,	//70000B68//AFIT8_postdmsc_iWideMult   [7:0] AFIT8_yuvemix_mNegSlopes_0
+	0x0F120607,	//70000B6A//AFIT8_yuvemix_mNegSlopes_1   [7:0] AFIT8_yuvemix_mNegSlopes_2
+	0x0F120005,	//70000B6C//AFIT8_yuvemix_mNegSlopes_3   [7:0] AFIT8_yuvemix_mPosSlopes_0
+	0x0F120607,	//70000B6E//AFIT8_yuvemix_mPosSlopes_1   [7:0] AFIT8_yuvemix_mPosSlopes_2
+	0x0F120405,	//70000B70//AFIT8_yuvemix_mPosSlopes_3   [7:0] AFIT8_yuviirnr_iXSupportY
+	0x0F120207,	//70000B72//AFIT8_yuviirnr_iXSupportUV   [7:0] AFIT8_yuviirnr_iLowYNorm
+	0x0F120304,	//70000B74//AFIT8_yuviirnr_iHighYNorm   [7:0] AFIT8_yuviirnr_iLowUVNorm
+	0x0F120409,	//70000B76//AFIT8_yuviirnr_iHighUVNorm   [7:0] AFIT8_yuviirnr_iYNormShift
+	0x0F120306,	//70000B78//AFIT8_yuviirnr_iUVNormShift   [7:0] AFIT8_yuviirnr_iVertLength_Y
+	0x0F120407,	//70000B7A//AFIT8_yuviirnr_iVertLength_UV   [7:0] AFIT8_yuviirnr_iDiffThreshL_Y
+	0x0F122404,	//70000B7C//AFIT8_yuviirnr_iDiffThreshH_Y   [7:0] AFIT8_yuviirnr_iDiffThreshL_UV
+	0x0F120221,	//70000B7E//AFIT8_yuviirnr_iDiffThreshH_UV   [7:0] AFIT8_yuviirnr_iMaxThreshL_Y
+	0x0F121202,	//70000B80//AFIT8_yuviirnr_iMaxThreshH_Y   [7:0] AFIT8_yuviirnr_iMaxThreshL_UV
+	0x0F120613,	//70000B82//AFIT8_yuviirnr_iMaxThreshH_UV   [7:0] AFIT8_yuviirnr_iYNRStrengthL
+	0x0F121A02,	//70000B84//AFIT8_yuviirnr_iYNRStrengthH   [7:0] AFIT8_yuviirnr_iUVNRStrengthL
+	0x0F128018,	//70000B86//AFIT8_yuviirnr_iUVNRStrengthH   [7:0] AFIT8_byr_gras_iShadingPower
+	0x0F120080,	//70000B88//AFIT8_RGBGamma2_iLinearity   [7:0] AFIT8_RGBGamma2_iDarkReduce
+	0x0F120080,	//70000B8A//AFIT8_ccm_oscar_iSaturation   [7:0] AFIT8_RGB2YUV_iYOffset
+	0x0F120180,	//70000B8C//AFIT8_RGB2YUV_iRGBGain   [7:0] AFIT8_bnr_nClustLevel_H
+	0x0F120A0A,	//70000B8E//AFIT8_bnr_iClustMulT_H   [7:0] AFIT8_bnr_iClustMulT_C
+	0x0F120101,	//70000B90//AFIT8_bnr_iClustThresh_H   [7:0] AFIT8_bnr_iClustThresh_C
+	0x0F12141D,	//70000B92//AFIT8_bnr_iDenThreshLow   [7:0] AFIT8_bnr_iDenThreshHigh
+	0x0F126024,	//70000B94//AFIT8_ee_iLowSharpPower   [7:0] AFIT8_ee_iHighSharpPower
+	0x0F120C0C,	//70000B96//AFIT8_ee_iLowShDenoise   [7:0] AFIT8_ee_iHighShDenoise 
+	0x0F12FFFF,	//70000B98//AFIT8_ee_iLowSharpClamp   [7:0] AFIT8_ee_iHighSharpClamp
+	0x0F120808,	//70000B9A//AFIT8_ee_iReduceEdgeMinMult   [7:0] AFIT8_ee_iReduceEdgeSlope          
+	0x0F120A01,	//70000B9C//AFIT8_bnr_nClustLevel_H_Bin   [7:0] AFIT8_bnr_iClustMulT_H_Bin         
+	0x0F12010A,	//70000B9E//AFIT8_bnr_iClustMulT_C_Bin   [7:0] AFIT8_bnr_iClustThresh_H_Bin        
+	0x0F121B01,	//70000BA0//AFIT8_bnr_iClustThresh_C_Bin   [7:0] AFIT8_bnr_iDenThreshLow_Bin       
+	0x0F122412,	//70000BA2//AFIT8_bnr_iDenThreshHigh_Bin   [7:0] AFIT8_ee_iLowSharpPower_Bin       
+	0x0F120C60,	//70000BA4//AFIT8_ee_iHighSharpPower_Bin   [7:0] AFIT8_ee_iLowShDenoise_Bin        
+	0x0F12FF0C,	//70000BA6//AFIT8_ee_iHighShDenoise_Bin   [7:0] AFIT8_ee_iLowSharpClamp_Bin        
+	0x0F1208FF,	//70000BA8//AFIT8_ee_iHighSharpClamp_Bin   [7:0] AFIT8_ee_iReduceEdgeMinMult_Bin   
+	0x0F120008,	//70000BAA//AFIT8_ee_iReduceEdgeSlope_Bin [7:0]                    
+	0x0F120001,	//70000BAC//AFITB_bnr_nClustLevel_C      [0]
+	0x0F120000,	//70000BAE//AFIT16_BRIGHTNESS          
+	0x0F120000,	//70000BB0//AFIT16_CONTRAST
+	0x0F120000,	//70000BB2//AFIT16_SATURATION
+	0x0F120000,	//70000BB4//AFIT16_SHARP_BLUR
+	0x0F120000,	//70000BB6//AFIT16_GLAMOUR  
+	0x0F1200C0,	//70000BB8//AFIT16_bnr_edge_high
+	0x0F120064,	//70000BBA//AFIT16_postdmsc_iLowBright
+	0x0F120384,	//70000BBC//AFIT16_postdmsc_iHighBright
+	0x0F120032,	//70000BBE//AFIT16_postdmsc_iLowSat   
+	0x0F1201F4,	//70000BC0//AFIT16_postdmsc_iHighSat 
+	0x0F120070,	//70000BC2//AFIT16_postdmsc_iTune
+	0x0F120040,	//70000BC4//AFIT16_yuvemix_mNegRanges_0
+	0x0F1200A0,	//70000BC6//AFIT16_yuvemix_mNegRanges_1
+	0x0F120100,	//70000BC8//AFIT16_yuvemix_mNegRanges_2
+	0x0F120010,	//70000BCA//AFIT16_yuvemix_mPosRanges_0
+	0x0F120060,	//70000BCC//AFIT16_yuvemix_mPosRanges_1
+	0x0F120100,	//70000BCE//AFIT16_yuvemix_mPosRanges_2
+	0x0F121430,	//70000BD0//AFIT8_bnr_edge_low  [7:0] AFIT8_bnr_repl_thresh
+	0x0F120201,	//70000BD2//AFIT8_bnr_repl_force  [7:0] AFIT8_bnr_iHotThreshHigh
+	0x0F120204,	//70000BD4//AFIT8_bnr_iHotThreshLow   [7:0] AFIT8_bnr_iColdThreshHigh
+	0x0F121504,	//70000BD6//AFIT8_bnr_iColdThreshLow   [7:0] AFIT8_bnr_DispTH_Low   
+	0x0F12030F,	//70000BD8//AFIT8_bnr_DispTH_High   [7:0] AFIT8_bnr_DISP_Limit_Low 
+	0x0F120003,	//70000BDA//AFIT8_bnr_DISP_Limit_High   [7:0] AFIT8_bnr_iDistSigmaMin
+	0x0F120902,	//70000BDC//AFIT8_bnr_iDistSigmaMax   [7:0] AFIT8_bnr_iDiffSigmaLow 
+	0x0F122004,	//70000BDE//AFIT8_bnr_iDiffSigmaHigh   [7:0] AFIT8_bnr_iNormalizedSTD_TH           
+	0x0F120050,	//70000BE0//AFIT8_bnr_iNormalizedSTD_Limit   [7:0] AFIT8_bnr_iDirNRTune            
+	0x0F121140,	//70000BE2//AFIT8_bnr_iDirMinThres   [7:0] AFIT8_bnr_iDirFltDiffThresHigh          
+	0x0F12201C,	//70000BE4//AFIT8_bnr_iDirFltDiffThresLow   [7:0] AFIT8_bnr_iDirSmoothPowerHigh    
+	0x0F120620,	//70000BE6//AFIT8_bnr_iDirSmoothPowerLow   [7:0] AFIT8_bnr_iLowMaxSlopeAllowed     
+	0x0F120306,	//70000BE8//AFIT8_bnr_iHighMaxSlopeAllowed   [7:0] AFIT8_bnr_iLowSlopeThresh       
+	0x0F122003,	//70000BEA//AFIT8_bnr_iHighSlopeThresh   [7:0] AFIT8_bnr_iSlopenessTH              
+	0x0F12FF01,	//70000BEC//AFIT8_bnr_iSlopeBlurStrength   [7:0] AFIT8_bnr_iSlopenessLimit         
+	0x0F120404,	//70000BEE//AFIT8_bnr_AddNoisePower1   [7:0] AFIT8_bnr_AddNoisePower2              
+	0x0F120300,	//70000BF0//AFIT8_bnr_iRadialTune   [7:0] AFIT8_bnr_iRadialPower   
+	0x0F12145A,	//70000BF2//AFIT8_bnr_iRadialLimit   [7:0] AFIT8_ee_iFSMagThLow   
+	0x0F121010,	//70000BF4//AFIT8_ee_iFSMagThHigh   [7:0] AFIT8_ee_iFSVarThLow   
+	0x0F12000B,	//70000BF6//AFIT8_ee_iFSVarThHigh   [7:0] AFIT8_ee_iFSThLow     
+	0x0F121000,	//70000BF8//AFIT8_ee_iFSThHigh   [7:0] AFIT8_ee_iFSmagPower
+	0x0F125A0F,	//70000BFA//AFIT8_ee_iFSVarCountTh   [7:0] AFIT8_ee_iRadialLimit
+	0x0F120503,	//70000BFC//AFIT8_ee_iRadialPower   [7:0] AFIT8_ee_iSmoothEdgeSlope
+	0x0F121802,	//70000BFE//AFIT8_ee_iROADThres   [7:0] AFIT8_ee_iROADMaxNR
+	0x0F120000,	//70000C00//AFIT8_ee_iROADSubMaxNR   [7:0] AFIT8_ee_iROADSubThres
+	0x0F122006,	//70000C02//AFIT8_ee_iROADNeiThres   [7:0] AFIT8_ee_iROADNeiMaxNR 
+	0x0F123C28,	//70000C04//AFIT8_ee_iSmoothEdgeThres   [7:0] AFIT8_ee_iMSharpen
+	0x0F12042C,	//70000C06//AFIT8_ee_iWSharpen   [7:0] AFIT8_ee_iMShThresh
+	0x0F120101,	//70000C08//AFIT8_ee_iWShThresh   [7:0] AFIT8_ee_iReduceNegative
+	0x0F12FF00,	//70000C0A//AFIT8_ee_iEmbossCentAdd   [7:0] AFIT8_ee_iShDespeckle
+	0x0F120904,	//70000C0C//AFIT8_ee_iReduceEdgeThresh   [7:0] AFIT8_dmsc_iEnhThresh
+	0x0F124008,	//70000C0E//AFIT8_dmsc_iDesatThresh   [7:0] AFIT8_dmsc_iDemBlurHigh
+	0x0F120540,	//70000C10//AFIT8_dmsc_iDemBlurLow   [7:0] AFIT8_dmsc_iDemBlurRange
+	0x0F128006,	//70000C12//AFIT8_dmsc_iDecisionThresh   [7:0] AFIT8_dmsc_iCentGrad
+	0x0F120020,	//70000C14//AFIT8_dmsc_iMonochrom   [7:0] AFIT8_dmsc_iGBDenoiseVal
+	0x0F120000,	//70000C16//AFIT8_dmsc_iGRDenoiseVal   [7:0] AFIT8_dmsc_iEdgeDesatThrHigh
+	0x0F121800,	//70000C18//AFIT8_dmsc_iEdgeDesatThrLow   [7:0] AFIT8_dmsc_iEdgeDesat
+	0x0F120000,	//70000C1A//AFIT8_dmsc_iNearGrayDesat   [7:0] AFIT8_dmsc_iEdgeDesatLimit
+	0x0F121E10,	//70000C1C//AFIT8_postdmsc_iBCoeff   [7:0] AFIT8_postdmsc_iGCoeff
+	0x0F12000B,	//70000C1E//AFIT8_postdmsc_iWideMult   [7:0] AFIT8_yuvemix_mNegSlopes_0
+	0x0F120607,	//70000C20//AFIT8_yuvemix_mNegSlopes_1   [7:0] AFIT8_yuvemix_mNegSlopes_2
+	0x0F120005,	//70000C22//AFIT8_yuvemix_mNegSlopes_3   [7:0] AFIT8_yuvemix_mPosSlopes_0
+	0x0F120607,	//70000C24//AFIT8_yuvemix_mPosSlopes_1   [7:0] AFIT8_yuvemix_mPosSlopes_2
+	0x0F120405,	//70000C26//AFIT8_yuvemix_mPosSlopes_3   [7:0] AFIT8_yuviirnr_iXSupportY
+	0x0F120206,	//70000C28//AFIT8_yuviirnr_iXSupportUV   [7:0] AFIT8_yuviirnr_iLowYNorm
+	0x0F120304,	//70000C2A//AFIT8_yuviirnr_iHighYNorm   [7:0] AFIT8_yuviirnr_iLowUVNorm
+	0x0F120409,	//70000C2C//AFIT8_yuviirnr_iHighUVNorm   [7:0] AFIT8_yuviirnr_iYNormShift
+	0x0F120305,	//70000C2E//AFIT8_yuviirnr_iUVNormShift   [7:0] AFIT8_yuviirnr_iVertLength_Y
+	0x0F120228,	//70000C34//AFIT8_yuviirnr_iDiffThreshH_UV   [7:0] AFIT8_yuviirnr_iMaxThreshL_Y    
+	0x0F121402,	//70000C36//AFIT8_yuviirnr_iMaxThreshH_Y   [7:0] AFIT8_yuviirnr_iMaxThreshL_UV     
+	0x0F120618,	//70000C38//AFIT8_yuviirnr_iMaxThreshH_UV   [7:0] AFIT8_yuviirnr_iYNRStrengthL     
+	0x0F121A02,	//70000C3A//AFIT8_yuviirnr_iYNRStrengthH   [7:0] AFIT8_yuviirnr_iUVNRStrengthL     
+	0x0F128018,	//70000C3C//AFIT8_yuviirnr_iUVNRStrengthH   [7:0] AFIT8_byr_gras_iShadingPower
+	0x0F120080,	//70000C3E//AFIT8_RGBGamma2_iLinearity   [7:0] AFIT8_RGBGamma2_iDarkReduce
+	0x0F120080,	//70000C40//AFIT8_ccm_oscar_iSaturation   [7:0] AFIT8_RGB2YUV_iYOffset
+	0x0F120180,	//70000C42//AFIT8_RGB2YUV_iRGBGain   [7:0] AFIT8_bnr_nClustLevel_H 
+	0x0F120A0A,	//70000C44//AFIT8_bnr_iClustMulT_H   [7:0] AFIT8_bnr_iClustMulT_C   
+	0x0F120101,	//70000C46//AFIT8_bnr_iClustThresh_H   [7:0] AFIT8_bnr_iClustThresh_C
+	0x0F121117,	//70000C48//AFIT8_bnr_iDenThreshLow   [7:0] AFIT8_bnr_iDenThreshHigh
+	0x0F126024,	//70000C4A//AFIT8_ee_iLowSharpPower   [7:0] AFIT8_ee_iHighSharpPower
+	0x0F120A0A,	//70000C4C//AFIT8_ee_iLowShDenoise   [7:0] AFIT8_ee_iHighShDenoise 
+	0x0F12FFFF,	//70000C4E//AFIT8_ee_iLowSharpClamp   [7:0] AFIT8_ee_iHighSharpClamp
+	0x0F120808,	//70000C50//AFIT8_ee_iReduceEdgeMinMult   [7:0] AFIT8_ee_iReduceEdgeSlope 
+	0x0F120A01,	//70000C52//AFIT8_bnr_nClustLevel_H_Bin   [7:0] AFIT8_bnr_iClustMulT_H_Bin 
+	0x0F12010A,	//70000C54//AFIT8_bnr_iClustMulT_C_Bin   [7:0] AFIT8_bnr_iClustThresh_H_Bin        
+	0x0F121501,	//70000C56//AFIT8_bnr_iClustThresh_C_Bin   [7:0] AFIT8_bnr_iDenThreshLow_Bin       
+	0x0F12240F,	//70000C58//AFIT8_bnr_iDenThreshHigh_Bin   [7:0] AFIT8_ee_iLowSharpPower_Bin
+	0x0F120A60,	//70000C5A//AFIT8_ee_iHighSharpPower_Bin   [7:0] AFIT8_ee_iLowShDenoise_Bin
+	0x0F12FF0A,	//70000C5C//AFIT8_ee_iHighShDenoise_Bin   [7:0] AFIT8_ee_iLowSharpClamp_Bin
+	0x0F1208FF,	//70000C5E//AFIT8_ee_iHighSharpClamp_Bin   [7:0] AFIT8_ee_iReduceEdgeMinMult_Bin
+	0x0F120008,	//70000C60//AFIT8_ee_iReduceEdgeSlope_Bin [7:0]
+	0x0F120001,	//70000C62//AFITB_bnr_nClustLevel_C      [0]
+	0x0F120000,	//70000C64//AFIT16_BRIGHTNESS         
+	0x0F120000,	//70000C66//AFIT16_CONTRAST                  
+	0x0F120000,	//70000C68//AFIT16_SATURATION                 
+	0x0F120000,	//70000C6A//AFIT16_SHARP_BLUR                  
+	0x0F120000,	//70000C6C//AFIT16_GLAMOUR                      
+	0x0F1200C0,	//70000C6E//AFIT16_bnr_edge_high                 
+	0x0F120064,	//70000C70//AFIT16_postdmsc_iLowBright            
+	0x0F120384,	//70000C72//AFIT16_postdmsc_iHighBright            
+	0x0F120032,	//70000C74//AFIT16_postdmsc_iLowSat                 
+	0x0F1201F4,	//70000C76//AFIT16_postdmsc_iHighSat                 
+	0x0F120070,	//70000C78//AFIT16_postdmsc_iTune                     
+	0x0F120040,	//70000C7A//AFIT16_yuvemix_mNegRanges_0                
+	0x0F1200A0,	//70000C7C//AFIT16_yuvemix_mNegRanges_1                 
+	0x0F120100,	//70000C7E//AFIT16_yuvemix_mNegRanges_2                  
+	0x0F120010,	//70000C80//AFIT16_yuvemix_mPosRanges_0                   
+	0x0F120060,	//70000C82//AFIT16_yuvemix_mPosRanges_1                    
+	0x0F120100,	//70000C84//AFIT16_yuvemix_mPosRanges_2                     
+	0x0F121430,	//70000C86//AFIT8_bnr_edge_low  [7:0] AFIT8_bnr_repl_thresh        
+	0x0F120201,	//70000C88//AFIT8_bnr_repl_force  [7:0] AFIT8_bnr_iHotThreshHigh    
+	0x0F120204,	//70000C8A//AFIT8_bnr_iHotThreshLow   [7:0] AFIT8_bnr_iColdThreshHigh
+	0x0F120F04,	//70000C8C//AFIT8_bnr_iColdThreshLow   [7:0] AFIT8_bnr_DispTH_Low
+	0x0F12030C,	//70000C8E//AFIT8_bnr_DispTH_High   [7:0] AFIT8_bnr_DISP_Limit_Low  
+	0x0F120003,	//70000C90//AFIT8_bnr_DISP_Limit_High   [7:0] AFIT8_bnr_iDistSigmaMin
+	0x0F120602,	//70000C92//AFIT8_bnr_iDistSigmaMax   [7:0] AFIT8_bnr_iDiffSigmaLow
+	0x0F121803,	//70000C94//AFIT8_bnr_iDiffSigmaHigh   [7:0] AFIT8_bnr_iNormalizedSTD_TH
+	0x0F120040,	//70000C96//AFIT8_bnr_iNormalizedSTD_Limit   [7:0] AFIT8_bnr_iDirNRTune  
+	0x0F120E20,	//70000C98//AFIT8_bnr_iDirMinThres   [7:0] AFIT8_bnr_iDirFltDiffThresHigh     
+	0x0F122018,	//70000C9A//AFIT8_bnr_iDirFltDiffThresLow   [7:0] AFIT8_bnr_iDirSmoothPowerHigh
+	0x0F120620,	//70000C9C//AFIT8_bnr_iDirSmoothPowerLow   [7:0] AFIT8_bnr_iLowMaxSlopeAllowed
+	0x0F120306,	//70000C9E//AFIT8_bnr_iHighMaxSlopeAllowed   [7:0] AFIT8_bnr_iLowSlopeThresh
+	0x0F122003,	//70000CA0//AFIT8_bnr_iHighSlopeThresh   [7:0] AFIT8_bnr_iSlopenessTH
+	0x0F12FF01,	//70000CA2//AFIT8_bnr_iSlopeBlurStrength   [7:0] AFIT8_bnr_iSlopenessLimit
+	0x0F120404,	//70000CA4//AFIT8_bnr_AddNoisePower1   [7:0] AFIT8_bnr_AddNoisePower2
+	0x0F120200,	//70000CA6//AFIT8_bnr_iRadialTune   [7:0] AFIT8_bnr_iRadialPower
+	0x0F12145A,	//70000CA8//AFIT8_bnr_iRadialLimit   [7:0] AFIT8_ee_iFSMagThLow
+	0x0F121010,	//70000CAA//AFIT8_ee_iFSMagThHigh   [7:0] AFIT8_ee_iFSVarThLow  
+	0x0F12000B,	//70000CAC//AFIT8_ee_iFSVarThHigh   [7:0] AFIT8_ee_iFSThLow      
+	0x0F121200,	//70000CAE//AFIT8_ee_iFSThHigh   [7:0] AFIT8_ee_iFSmagPower       
+	0x0F125A0F,	//70000CB0//AFIT8_ee_iFSVarCountTh   [7:0] AFIT8_ee_iRadialLimit   
+	0x0F120502,	//70000CB2//AFIT8_ee_iRadialPower   [7:0] AFIT8_ee_iSmoothEdgeSlope 
+	0x0F121802,	//70000CB4//AFIT8_ee_iROADThres   [7:0] AFIT8_ee_iROADMaxNR
+	0x0F120000,	//70000CB6//AFIT8_ee_iROADSubMaxNR   [7:0] AFIT8_ee_iROADSubThres
+	0x0F122006,	//70000CB8//AFIT8_ee_iROADNeiThres   [7:0] AFIT8_ee_iROADNeiMaxNR
+	0x0F124028,	//70000CBA//AFIT8_ee_iSmoothEdgeThres   [7:0] AFIT8_ee_iMSharpen
+	0x0F120430,	//70000CBC//AFIT8_ee_iWSharpen   [7:0] AFIT8_ee_iMShThresh     
+	0x0F120101,	//70000CBE//AFIT8_ee_iWShThresh   [7:0] AFIT8_ee_iReduceNegative
+	0x0F12FF00,	//70000CC0//AFIT8_ee_iEmbossCentAdd   [7:0] AFIT8_ee_iShDespeckle
+	0x0F120804,	//70000CC2//AFIT8_ee_iReduceEdgeThresh   [7:0] AFIT8_dmsc_iEnhThresh
+	0x0F124008,	//70000CC4//AFIT8_dmsc_iDesatThresh   [7:0] AFIT8_dmsc_iDemBlurHigh
+	0x0F120540,	//70000CC6//AFIT8_dmsc_iDemBlurLow   [7:0] AFIT8_dmsc_iDemBlurRange 
+	0x0F128006,	//70000CC8//AFIT8_dmsc_iDecisionThresh   [7:0] AFIT8_dmsc_iCentGrad 
+	0x0F120020,	//70000CCA//AFIT8_dmsc_iMonochrom   [7:0] AFIT8_dmsc_iGBDenoiseVal
+	0x0F120000,	//70000CCC//AFIT8_dmsc_iGRDenoiseVal   [7:0] AFIT8_dmsc_iEdgeDesatThrHigh
+	0x0F121800,	//70000CCE//AFIT8_dmsc_iEdgeDesatThrLow   [7:0] AFIT8_dmsc_iEdgeDesat
+	0x0F120000,	//70000CD0//AFIT8_dmsc_iNearGrayDesat   [7:0] AFIT8_dmsc_iEdgeDesatLimit
+	0x0F121E10,	//70000CD2//AFIT8_postdmsc_iBCoeff   [7:0] AFIT8_postdmsc_iGCoeff
+	0x0F12000B,	//70000CD4//AFIT8_postdmsc_iWideMult   [7:0] AFIT8_yuvemix_mNegSlopes_0
+	0x0F120607,	//70000CD6//AFIT8_yuvemix_mNegSlopes_1   [7:0] AFIT8_yuvemix_mNegSlopes_2          
+	0x0F120005,	//70000CD8//AFIT8_yuvemix_mNegSlopes_3   [7:0] AFIT8_yuvemix_mPosSlopes_0          
+	0x0F120607,	//70000CDA//AFIT8_yuvemix_mPosSlopes_1   [7:0] AFIT8_yuvemix_mPosSlopes_2          
+	0x0F120405,	//70000CDC//AFIT8_yuvemix_mPosSlopes_3   [7:0] AFIT8_yuviirnr_iXSupportY           
+	0x0F120205,	//70000CDE//AFIT8_yuviirnr_iXSupportUV   [7:0] AFIT8_yuviirnr_iLowYNorm
+	0x0F120304,	//70000CE0//AFIT8_yuviirnr_iHighYNorm   [7:0] AFIT8_yuviirnr_iLowUVNorm            
+	0x0F120409,	//70000CE2//AFIT8_yuviirnr_iHighUVNorm   [7:0] AFIT8_yuviirnr_iYNormShift
+	0x0F120306,	//70000CE4//AFIT8_yuviirnr_iUVNormShift   [7:0] AFIT8_yuviirnr_iVertLength_Y  
+	0x0F120407,	//70000CE6//AFIT8_yuviirnr_iVertLength_UV   [7:0] AFIT8_yuviirnr_iDiffThreshL_Y
+	0x0F122C04,	//70000CE8//AFIT8_yuviirnr_iDiffThreshH_Y   [7:0] AFIT8_yuviirnr_iDiffThreshL_UV
+	0x0F12022C,	//70000CEA//AFIT8_yuviirnr_iDiffThreshH_UV   [7:0] AFIT8_yuviirnr_iMaxThreshL_Y
+	0x0F121402,	//70000CEC//AFIT8_yuviirnr_iMaxThreshH_Y   [7:0] AFIT8_yuviirnr_iMaxThreshL_UV
+	0x0F120618,	//70000CEE//AFIT8_yuviirnr_iMaxThreshH_UV   [7:0] AFIT8_yuviirnr_iYNRStrengthL
+	0x0F121A02,	//70000CF0//AFIT8_yuviirnr_iYNRStrengthH   [7:0] AFIT8_yuviirnr_iUVNRStrengthL     
+	0x0F128018,	//70000CF2//AFIT8_yuviirnr_iUVNRStrengthH   [7:0] AFIT8_byr_gras_iShadingPower
+	0x0F120080,	//70000CF4//AFIT8_RGBGamma2_iLinearity   [7:0] AFIT8_RGBGamma2_iDarkReduce
+	0x0F120080,	//70000CF6//AFIT8_ccm_oscar_iSaturation   [7:0] AFIT8_RGB2YUV_iYOffset
+	0x0F120180,	//70000CF8//AFIT8_RGB2YUV_iRGBGain   [7:0] AFIT8_bnr_nClustLevel_H 
+	0x0F120A0A,	//70000CFA//AFIT8_bnr_iClustMulT_H   [7:0] AFIT8_bnr_iClustMulT_C   
+	0x0F120101,	//70000CFC//AFIT8_bnr_iClustThresh_H   [7:0] AFIT8_bnr_iClustThresh_C
+	0x0F120C0F,	//70000CFE//AFIT8_bnr_iDenThreshLow   [7:0] AFIT8_bnr_iDenThreshHigh
+	0x0F126024,	//70000D00//AFIT8_ee_iLowSharpPower   [7:0] AFIT8_ee_iHighSharpPower
+	0x0F120808,	//70000D02//AFIT8_ee_iLowShDenoise   [7:0] AFIT8_ee_iHighShDenoise
+	0x0F12FFFF,	//70000D04//AFIT8_ee_iLowSharpClamp   [7:0] AFIT8_ee_iHighSharpClamp
+	0x0F120808,	//70000D06//AFIT8_ee_iReduceEdgeMinMult   [7:0] AFIT8_ee_iReduceEdgeSlope
+	0x0F120A01,	//70000D08//AFIT8_bnr_nClustLevel_H_Bin   [7:0] AFIT8_bnr_iClustMulT_H_Bin
+	0x0F12010A,	//70000D0A//AFIT8_bnr_iClustMulT_C_Bin   [7:0] AFIT8_bnr_iClustThresh_H_Bin
+	0x0F120F01,	//70000D0C//AFIT8_bnr_iClustThresh_C_Bin   [7:0] AFIT8_bnr_iDenThreshLow_Bin
+	0x0F12240C,	//70000D0E//AFIT8_bnr_iDenThreshHigh_Bin   [7:0] AFIT8_ee_iLowSharpPower_Bin
+	0x0F120860,	//70000D10//AFIT8_ee_iHighSharpPower_Bin   [7:0] AFIT8_ee_iLowShDenoise_Bin
+	0x0F12FF08,	//70000D12//AFIT8_ee_iHighShDenoise_Bin   [7:0] AFIT8_ee_iLowSharpClamp_Bin
+	0x0F1208FF,	//70000D14//AFIT8_ee_iHighSharpClamp_Bin   [7:0] AFIT8_ee_iReduceEdgeMinMult_Bin
+	0x0F120008,	//70000D16//AFIT8_ee_iReduceEdgeSlope_Bin [7:0]
+	0x0F120001,	//70000D18//AFITB_bnr_nClustLevel_C      [0]
+	0x0F1223CE,	//70000D19//ConstAfitBaseVals
+	0x0F12FDC8,	//70000D1A//ConstAfitBaseVals
+	0x0F12112E,	//70000D1B//ConstAfitBaseVals
+	0x0F1293A5,	//70000D1C//ConstAfitBaseVals
+	0x0F12FE67,	//70000D1D//ConstAfitBaseVals
+	0x0F120000,	//70000D1E//ConstAfitBaseVals
+
+/* 11.Auto Flicker Detection */
+	0x002A0F30,  
+	0x0F120001,	//AFC_D_ConvAccelerPower 
+
+	// Auto Flicker (60Mhz start)   
+	0x002A0F2A,  
+	0x0F120001,	//AFC_Default BIT[0] 1:60Hz 0:50Hz
+	0x002A04E6,  
+	0x0F12077F,	//REG_TC_DBG 7F: 60Hz  5F:50Hz
+
+/* 15.CCM Setting */
+
+	0x002A08A6, 
+	0x0F1200C0,	//SARR_AwbCcmCord[0]
+	0x0F120100,	//SARR_AwbCcmCord[1]
+	0x0F120125,	//SARR_AwbCcmCord[2]
+	0x0F12015F,	//SARR_AwbCcmCord[3]
+	0x0F12017C,	//SARR_AwbCcmCord[4]
+	0x0F120194,	//SARR_AwbCcmCord[5]
+	0x002A0898,  
+	0x0F124800,	//TVAR_wbt_pBaseCcms
+	0x0F127000,  
+	0x002A08A0,  
+	0x0F1248D8,	//TVAR_wbt_pOutdoorCcm
+	0x0F127000,  
+	//Horizon       
+	0x002A4800,  
+	0x0F120210,	//H TVAR_wbt_pBaseCcms[0]  
+	0x0F12FFC0,	//TVAR_wbt_pBaseCcms[1]  
+	0x0F12FFCC,	//TVAR_wbt_pBaseCcms[2]  
+	0x0F12FF34,	//TVAR_wbt_pBaseCcms[3]  
+	0x0F1201EB,	//TVAR_wbt_pBaseCcms[4]  
+	0x0F12FF09,	//TVAR_wbt_pBaseCcms[5]  
+	0x0F12001C,	//TVAR_wbt_pBaseCcms[6]  
+	0x0F12FFE4,	//TVAR_wbt_pBaseCcms[7]  
+	0x0F1201CD,	//TVAR_wbt_pBaseCcms[8]  
+	0x0F1200D9,	//TVAR_wbt_pBaseCcms[9]  
+	0x0F1200D9,	//TVAR_wbt_pBaseCcms[10] 
+	0x0F12FE95,	//TVAR_wbt_pBaseCcms[11] 
+	0x0F120208,	//TVAR_wbt_pBaseCcms[12] 
+	0x0F12FF75,	//TVAR_wbt_pBaseCcms[13] 
+	0x0F120199,	//TVAR_wbt_pBaseCcms[14] 
+	0x0F12FF06,	//TVAR_wbt_pBaseCcms[15] 
+	0x0F1201BA,	//TVAR_wbt_pBaseCcms[16] 
+	0x0F120108,	//TVAR_wbt_pBaseCcms[17] 
+
+	// INCA A                                       
+	0x0F120210,	//A TVAR_wbt_pBaseCcms[18] 
+	0x0F12FFC0,	//TVAR_wbt_pBaseCcms[19] 
+	0x0F12FFCC,	//TVAR_wbt_pBaseCcms[20] 
+	0x0F12FF34,	//TVAR_wbt_pBaseCcms[21] 
+	0x0F1201EB,	//TVAR_wbt_pBaseCcms[22] 
+	0x0F12FF09,	//TVAR_wbt_pBaseCcms[23] 
+	0x0F12001C,	//TVAR_wbt_pBaseCcms[24] 
+	0x0F12FFE4,	//TVAR_wbt_pBaseCcms[25] 
+	0x0F1201CD,	//TVAR_wbt_pBaseCcms[26] 
+	0x0F1200D9,	//TVAR_wbt_pBaseCcms[27] 
+	0x0F1200D9,	//TVAR_wbt_pBaseCcms[28] 
+	0x0F12FE95,	//TVAR_wbt_pBaseCcms[29] 
+	0x0F120208,	//TVAR_wbt_pBaseCcms[30] 
+	0x0F12FF75,	//TVAR_wbt_pBaseCcms[31] 
+	0x0F120199,	//TVAR_wbt_pBaseCcms[32] 
+	0x0F12FF06,	//TVAR_wbt_pBaseCcms[33] 
+	0x0F1201BA,	//TVAR_wbt_pBaseCcms[34] 
+	0x0F120108,	//TVAR_wbt_pBaseCcms[35] 
+
+	//Warm White                            
+	0x0F120227,	//CW TVAR_wbt_pBaseCcms[36] 
+	0x0F12FF95,	//TVAR_wbt_pBaseCcms[37] 
+	0x0F12FFE0,	//TVAR_wbt_pBaseCcms[38] 
+	0x0F12FED2,	//TVAR_wbt_pBaseCcms[39] 
+	0x0F120174,	//TVAR_wbt_pBaseCcms[40] 
+	0x0F12FF1F,	//TVAR_wbt_pBaseCcms[41] 
+	0x0F12FFCB,	//TVAR_wbt_pBaseCcms[42] 
+	0x0F12FFCB,	//TVAR_wbt_pBaseCcms[43] 
+	0x0F1201D6,	//TVAR_wbt_pBaseCcms[44] 
+	0x0F1200F8,	//TVAR_wbt_pBaseCcms[45] 
+	0x0F1200D5,	//TVAR_wbt_pBaseCcms[46] 
+	0x0F12FF34,	//TVAR_wbt_pBaseCcms[47] 
+	0x0F120151,	//TVAR_wbt_pBaseCcms[48] 
+	0x0F12FF50,	//TVAR_wbt_pBaseCcms[49] 
+	0x0F120147,	//TVAR_wbt_pBaseCcms[50] 
+	0x0F12FF86,	//FF75       //TVAR_wbt_pBaseCcms[51] 
+	0x0F1201B4,	//0187       //TVAR_wbt_pBaseCcms[52] 
+	0x0F12017E,	//01BF       //TVAR_wbt_pBaseCcms[53] 
+
+	//Cool White
+	0x0F120227,	//CW TVAR_wbt_pBaseCcms[54] 
+	0x0F12FF95,	//TVAR_wbt_pBaseCcms[55] 
+	0x0F12FFE0,	//TVAR_wbt_pBaseCcms[56] 
+	0x0F12FED2,	//TVAR_wbt_pBaseCcms[57] 
+	0x0F120174,	//TVAR_wbt_pBaseCcms[58] 
+	0x0F12FF1F,	//TVAR_wbt_pBaseCcms[59] 
+	0x0F12FFCB,	//TVAR_wbt_pBaseCcms[60] 
+	0x0F12FFCB,	//TVAR_wbt_pBaseCcms[61] 
+	0x0F1201D6,	//TVAR_wbt_pBaseCcms[62] 
+	0x0F1200F8,	//TVAR_wbt_pBaseCcms[63] 
+	0x0F1200D5,	//TVAR_wbt_pBaseCcms[64] 
+	0x0F12FF34,	//TVAR_wbt_pBaseCcms[65] 
+	0x0F120151,	//TVAR_wbt_pBaseCcms[66] 
+	0x0F12FF50,	//TVAR_wbt_pBaseCcms[67] 
+	0x0F120147,	//TVAR_wbt_pBaseCcms[68] 
+	0x0F12FF86,	//FF75       //TVAR_wbt_pBaseCcms[69] 
+	0x0F1201B4,	//0187       //TVAR_wbt_pBaseCcms[70] 
+	0x0F12017E,	//01BF       //TVAR_wbt_pBaseCcms[71] 
+
+	//D50   
+	0x0F1201EC,	//TVAR_wbt_pBaseCcms[72]  
+	0x0F12FFB2,	//TVAR_wbt_pBaseCcms[73] 
+	0x0F120007,	//TVAR_wbt_pBaseCcms[74] 
+	0x0F12FEE1,	//TVAR_wbt_pBaseCcms[75] 
+	0x0F12013A,	//TVAR_wbt_pBaseCcms[76] 
+	0x0F12FF3C,	//TVAR_wbt_pBaseCcms[77] 
+	0x0F12FFDB,	//TVAR_wbt_pBaseCcms[78] 
+	0x0F12FFDB,	//TVAR_wbt_pBaseCcms[79] 
+	0x0F1201BE,	//TVAR_wbt_pBaseCcms[80] 
+	0x0F1200D3,	//TVAR_wbt_pBaseCcms[81] 
+	0x0F1200E4,	//TVAR_wbt_pBaseCcms[82] 
+	0x0F12FF4A,	//TVAR_wbt_pBaseCcms[83] 
+	0x0F120151,	//TVAR_wbt_pBaseCcms[84] 
+	0x0F12FF50,	//TVAR_wbt_pBaseCcms[85] 
+	0x0F120147,	//TVAR_wbt_pBaseCcms[86] 
+	0x0F12FF86,	//FF74 //FF75        //TVAR_wbt_pBaseCcms[87] 
+	0x0F1201B4,	//01A2 //0187        //TVAR_wbt_pBaseCcms[88] 
+	0x0F12017E,	//01A2 //01BF        //TVAR_wbt_pBaseCcms[89] 
+
+	//D65       
+	0x0F1201EC,	//d65 TVAR_wbt_pBaseCcms[90]  
+	0x0F12FFB2,	//TVAR_wbt_pBaseCcms[91] 
+	0x0F120007,	//TVAR_wbt_pBaseCcms[92] 
+	0x0F12FEE1,	//TVAR_wbt_pBaseCcms[93] 
+	0x0F12013A,	//TVAR_wbt_pBaseCcms[94] 
+	0x0F12FF3C,	//TVAR_wbt_pBaseCcms[95] 
+	0x0F12FFDB,	//TVAR_wbt_pBaseCcms[96] 
+	0x0F12FFDB,	//TVAR_wbt_pBaseCcms[97] 
+	0x0F1201BE,	//TVAR_wbt_pBaseCcms[98] 
+	0x0F1200D3,	//TVAR_wbt_pBaseCcms[99] 
+	0x0F1200E4,	//TVAR_wbt_pBaseCcms[100]
+	0x0F12FF4A,	//TVAR_wbt_pBaseCcms[101]
+	0x0F120151,	//TVAR_wbt_pBaseCcms[102]
+	0x0F12FF50,	//TVAR_wbt_pBaseCcms[103]
+	0x0F120147,	//TVAR_wbt_pBaseCcms[104]
+	0x0F12FF86,	//FF74 //FF75        //TVAR_wbt_pBaseCcms[105]
+	0x0F1201B4,	//01A2 //0187        //TVAR_wbt_pBaseCcms[106]
+	0x0F12017E,	//01A2 //01BF        //TVAR_wbt_pBaseCcms[107]
+
+	//Outdoor       
+	0x002A48d8,
+	0x0F1201D4,	//TVAR_wbt_pOutdoorCcm[0] 
+	0x0F12FF9D,	//TVAR_wbt_pOutdoorCcm[1] 
+	0x0F12FFE8,	//TVAR_wbt_pOutdoorCcm[2] 
+	0x0F12FEA9,	//TVAR_wbt_pOutdoorCcm[3] 
+	0x0F120143,	//TVAR_wbt_pOutdoorCcm[4] 
+	0x0F12FF01,	//TVAR_wbt_pOutdoorCcm[5] 
+	0x0F12FFB7,	//TVAR_wbt_pOutdoorCcm[6] 
+	0x0F12FFF5,	//TVAR_wbt_pOutdoorCcm[7] 
+	0x0F120237,	//TVAR_wbt_pOutdoorCcm[8] 
+	0x0F1200B9,	//TVAR_wbt_pOutdoorCcm[9] 
+	0x0F120126,	//TVAR_wbt_pOutdoorCcm[10]
+	0x0F12FF33,	//TVAR_wbt_pOutdoorCcm[11]
+	0x0F1201CE,	//TVAR_wbt_pOutdoorCcm[12]
+	0x0F12FF83,	//TVAR_wbt_pOutdoorCcm[13]
+	0x0F120195,	//TVAR_wbt_pOutdoorCcm[14]
+	0x0F12FEF3,	//TVAR_wbt_pOutdoorCcm[15]
+	0x0F12014F,	//TVAR_wbt_pOutdoorCcm[16]
+	0x0F120137,	//TVAR_wbt_pOutdoorCcm[17]
+
+	/* 16.GAMMA */
+	0x002A0734,  
+	0x0F120000,	//saRR_usDualGammaLutRGBIndoor[0][0] 
+	0x0F12000A,	//saRR_usDualGammaLutRGBIndoor[0][1] 
+	0x0F120016,	//saRR_usDualGammaLutRGBIndoor[0][2] 
+	0x0F120030,	//saRR_usDualGammaLutRGBIndoor[0][3] 
+	0x0F120066,	//saRR_usDualGammaLutRGBIndoor[0][4] 
+	0x0F1200D5,	//saRR_usDualGammaLutRGBIndoor[0][5] 
+	0x0F120138,	//saRR_usDualGammaLutRGBIndoor[0][6] 
+	0x0F120163,	//saRR_usDualGammaLutRGBIndoor[0][7] 
+	0x0F120189,	//saRR_usDualGammaLutRGBIndoor[0][8] 
+	0x0F1201C6,	//saRR_usDualGammaLutRGBIndoor[0][9] 
+	0x0F1201F8,	//saRR_usDualGammaLutRGBIndoor[0][10]
+	0x0F120222,	//saRR_usDualGammaLutRGBIndoor[0][11]
+	0x0F120247,	//saRR_usDualGammaLutRGBIndoor[0][12]
+	0x0F120282,	//saRR_usDualGammaLutRGBIndoor[0][13]
+	0x0F1202B5,	//saRR_usDualGammaLutRGBIndoor[0][14]
+	0x0F12030F,	//saRR_usDualGammaLutRGBIndoor[0][15]
+	0x0F12035F,	//saRR_usDualGammaLutRGBIndoor[0][16]
+	0x0F1203A2,	//saRR_usDualGammaLutRGBIndoor[0][17]
+	0x0F1203D8,	//saRR_usDualGammaLutRGBIndoor[0][18]
+	0x0F1203FF,	//saRR_usDualGammaLutRGBIndoor[0][19]
+	0x0F120000,	//saRR_usDualGammaLutRGBIndoor[1][0] 
+	0x0F12000A,	//saRR_usDualGammaLutRGBIndoor[1][1] 
+	0x0F120016,	//saRR_usDualGammaLutRGBIndoor[1][2] 
+	0x0F120030,	//saRR_usDualGammaLutRGBIndoor[1][3] 
+	0x0F120066,	//saRR_usDualGammaLutRGBIndoor[1][4] 
+	0x0F1200D5,	//saRR_usDualGammaLutRGBIndoor[1][5] 
+	0x0F120138,	//saRR_usDualGammaLutRGBIndoor[1][6] 
+	0x0F120163,	//saRR_usDualGammaLutRGBIndoor[1][7] 
+	0x0F120189,	//saRR_usDualGammaLutRGBIndoor[1][8] 
+	0x0F1201C6,	//saRR_usDualGammaLutRGBIndoor[1][9] 
+	0x0F1201F8,	//saRR_usDualGammaLutRGBIndoor[1][10]
+	0x0F120222,	//saRR_usDualGammaLutRGBIndoor[1][11]
+	0x0F120247,	//saRR_usDualGammaLutRGBIndoor[1][12]
+	0x0F120282,	//saRR_usDualGammaLutRGBIndoor[1][13]
+	0x0F1202B5,	//saRR_usDualGammaLutRGBIndoor[1][14]
+	0x0F12030F,	//saRR_usDualGammaLutRGBIndoor[1][15]
+	0x0F12035F,	//saRR_usDualGammaLutRGBIndoor[1][16]
+	0x0F1203A2,	//saRR_usDualGammaLutRGBIndoor[1][17]
+	0x0F1203D8,	//saRR_usDualGammaLutRGBIndoor[1][18]
+	0x0F1203FF,	//saRR_usDualGammaLutRGBIndoor[1][19]
+	0x0F120000,	//saRR_usDualGammaLutRGBIndoor[2][0] 
+	0x0F12000A,	//saRR_usDualGammaLutRGBIndoor[2][1] 
+	0x0F120016,	//saRR_usDualGammaLutRGBIndoor[2][2] 
+	0x0F120030,	//saRR_usDualGammaLutRGBIndoor[2][3] 
+	0x0F120066,	//saRR_usDualGammaLutRGBIndoor[2][4] 
+	0x0F1200D5,	//saRR_usDualGammaLutRGBIndoor[2][5] 
+	0x0F120138,	//saRR_usDualGammaLutRGBIndoor[2][6] 
+	0x0F120163,	//saRR_usDualGammaLutRGBIndoor[2][7] 
+	0x0F120189,	//saRR_usDualGammaLutRGBIndoor[2][8] 
+	0x0F1201C6,	//saRR_usDualGammaLutRGBIndoor[2][9] 
+	0x0F1201F8,	//saRR_usDualGammaLutRGBIndoor[2][10]
+	0x0F120222,	//saRR_usDualGammaLutRGBIndoor[2][11]
+	0x0F120247,	//saRR_usDualGammaLutRGBIndoor[2][12]
+	0x0F120282,	//saRR_usDualGammaLutRGBIndoor[2][13]
+	0x0F1202B5,	//saRR_usDualGammaLutRGBIndoor[2][14]
+	0x0F12030F,	//saRR_usDualGammaLutRGBIndoor[2][15]
+	0x0F12035F,	//saRR_usDualGammaLutRGBIndoor[2][16]
+	0x0F1203A2,	//saRR_usDualGammaLutRGBIndoor[2][17]
+	0x0F1203D8,	//saRR_usDualGammaLutRGBIndoor[2][18]
+	0x0F1203FF,	//saRR_usDualGammaLutRGBIndoor[2][19]
+	0x0F120000,	//0000 //0000 //0000 //saRR_usDualGammaLutRGBOutdoor[0][0] 
+	0x0F120004,	//000C //000B //000B //saRR_usDualGammaLutRGBOutdoor[0][1] 
+	0x0F120010,	//0020 //0019 //0019 //saRR_usDualGammaLutRGBOutdoor[0][2] 
+	0x0F120020,	//0050 //0048 //0036 //saRR_usDualGammaLutRGBOutdoor[0][3] 
+	0x0F120060,	//0098 //008C //006F //saRR_usDualGammaLutRGBOutdoor[0][4] 
+	0x0F1200D8,	//00FC //00F0 //00D8 //saRR_usDualGammaLutRGBOutdoor[0][5] 
+	0x0F120148,	//0148 //0140 //0135 //saRR_usDualGammaLutRGBOutdoor[0][6] 
+	0x0F120174,	//0168 //0164 //015F //saRR_usDualGammaLutRGBOutdoor[0][7] 
+	0x0F120198,	//0185 //0185 //0185 //saRR_usDualGammaLutRGBOutdoor[0][8] 
+	0x0F1201D4,	//01C1 //01C1 //01C1 //saRR_usDualGammaLutRGBOutdoor[0][9] 
+	0x0F120208,	//01F3 //01F3 //01F3 //saRR_usDualGammaLutRGBOutdoor[0][10]
+	0x0F120234,	//0220 //0220 //0220 //saRR_usDualGammaLutRGBOutdoor[0][11]
+	0x0F120260,	//024A //024A //024A //saRR_usDualGammaLutRGBOutdoor[0][12]
+	0x0F1202A8,	//0291 //0291 //0291 //saRR_usDualGammaLutRGBOutdoor[0][13]
+	0x0F1202E4,	//02D0 //02D0 //02D0 //saRR_usDualGammaLutRGBOutdoor[0][14]
+	0x0F120340,	//032A //032A //032A //saRR_usDualGammaLutRGBOutdoor[0][15]
+	0x0F120380,	//036A //036A //036A //saRR_usDualGammaLutRGBOutdoor[0][16]
+	0x0F1203B0,	//039F //039F //039F //saRR_usDualGammaLutRGBOutdoor[0][17]
+	0x0F1203D8,	//03CC //03CC //03CC //saRR_usDualGammaLutRGBOutdoor[0][18]
+	0x0F1203F9,	//03F9 //03F9 //03F9 //saRR_usDualGammaLutRGBOutdoor[0][19]
+	0x0F120000,	//0000 //0000 //0000 //saRR_usDualGammaLutRGBOutdoor[1][0] 
+	0x0F120004,	//000C //000B //000B //saRR_usDualGammaLutRGBOutdoor[1][1] 
+	0x0F120010,	//0020 //0019 //0019 //saRR_usDualGammaLutRGBOutdoor[1][2] 
+	0x0F120020,	//0050 //0048 //0036 //saRR_usDualGammaLutRGBOutdoor[1][3] 
+	0x0F120060,	//0098 //008C //006F //saRR_usDualGammaLutRGBOutdoor[1][4] 
+	0x0F1200D8,	//00FC //00F0 //00D8 //saRR_usDualGammaLutRGBOutdoor[1][5] 
+	0x0F120148,	//0148 //0140 //0135 //saRR_usDualGammaLutRGBOutdoor[1][6] 
+	0x0F120174,	//0168 //0164 //015F //saRR_usDualGammaLutRGBOutdoor[1][7] 
+	0x0F120198,	//0185 //0185 //0185 //saRR_usDualGammaLutRGBOutdoor[1][8] 
+	0x0F1201D4,	//01C1 //01C1 //01C1 //saRR_usDualGammaLutRGBOutdoor[1][9] 
+	0x0F120208,	//01F3 //01F3 //01F3 //saRR_usDualGammaLutRGBOutdoor[1][10]
+	0x0F120234,	//0220 //0220 //0220 //saRR_usDualGammaLutRGBOutdoor[1][11]
+	0x0F120260,	//024A //024A //024A //saRR_usDualGammaLutRGBOutdoor[1][12]
+	0x0F1202A8,	//0291 //0291 //0291 //saRR_usDualGammaLutRGBOutdoor[1][13]
+	0x0F1202E4,	//02D0 //02D0 //02D0 //saRR_usDualGammaLutRGBOutdoor[1][14]
+	0x0F120340,	//032A //032A //032A //saRR_usDualGammaLutRGBOutdoor[1][15]
+	0x0F120380,	//036A //036A //036A //saRR_usDualGammaLutRGBOutdoor[1][16]
+	0x0F1203B0,	//039F //039F //039F //saRR_usDualGammaLutRGBOutdoor[1][17]
+	0x0F1203D8,	//03CC //03CC //03CC //saRR_usDualGammaLutRGBOutdoor[1][18]
+	0x0F1203F9,	//03F9 //03F9 //03F9 //saRR_usDualGammaLutRGBOutdoor[1][19]
+	0x0F120000,	//0000 //0000 //0000 //saRR_usDualGammaLutRGBOutdoor[2][0] 
+	0x0F120004,	//000C //000B //000B //saRR_usDualGammaLutRGBOutdoor[2][1] 
+	0x0F120010,	//0020 //0019 //0019 //saRR_usDualGammaLutRGBOutdoor[2][2] 
+	0x0F120020,	//0050 //0048 //0036 //saRR_usDualGammaLutRGBOutdoor[2][3] 
+	0x0F120060,	//0098 //008C //006F //saRR_usDualGammaLutRGBOutdoor[2][4] 
+	0x0F1200D8,	//00FC //00F0 //00D8 //saRR_usDualGammaLutRGBOutdoor[2][5] 
+	0x0F120148,	//0148 //0140 //0135 //saRR_usDualGammaLutRGBOutdoor[2][6] 
+	0x0F120174,	//0168 //0164 //015F //saRR_usDualGammaLutRGBOutdoor[2][7] 
+	0x0F120198,	//0185 //0185 //0185 //saRR_usDualGammaLutRGBOutdoor[2][8] 
+	0x0F1201D4,	//01C1 //01C1 //01C1 //saRR_usDualGammaLutRGBOutdoor[2][9] 
+	0x0F120208,	//01F3 //01F3 //01F3 //saRR_usDualGammaLutRGBOutdoor[2][10]
+	0x0F120234,	//0220 //0220 //0220 //saRR_usDualGammaLutRGBOutdoor[2][11]
+	0x0F120260,	//024A //024A //024A //saRR_usDualGammaLutRGBOutdoor[2][12]
+	0x0F1202A8,	//0291 //0291 //0291 //saRR_usDualGammaLutRGBOutdoor[2][13]
+	0x0F1202E4,	//02D0 //02D0 //02D0 //saRR_usDualGammaLutRGBOutdoor[2][14]
+	0x0F120340,	//032A //032A //032A //saRR_usDualGammaLutRGBOutdoor[2][15]
+	0x0F120380,	//036A //036A //036A //saRR_usDualGammaLutRGBOutdoor[2][16]
+	0x0F1203B0,	//039F //039F //039F //saRR_usDualGammaLutRGBOutdoor[2][17]
+	0x0F1203D8,	//03CC //03CC //03CC //saRR_usDualGammaLutRGBOutdoor[2][18]
+	0x0F1203F9,	//03F9 //03F9 //03F9 //saRR_usDualGammaLutRGBOutdoor[2][19]
+
+	0xFFFF000A, //Delay 10ms
+
+/* 21.Select Cofigration Display */
+	//PREVIEW
+	0x00287000, 
+	0x002A0266, 
+	0x0f120000,	//REG_TC_GP_ActivePrevConfig                    
+	0x002A026A, 
+	0x0F120001,	//REG_TC_GP_PrevOpenAfterChange                 
+	0x002A024E,
+	0x0F120001,	//REG_TC_GP_NewConfigSync                       
+	0x002A0268, 
+	0x0F120001,	//REG_TC_GP_PrevConfigChanged                   
+	0x002A023E, 
+	0x0F120000,	//REG_TC_GP_EnablePreview               
+	0x0F120001,	//REG_TC_GP_EnablePreviewChanged        
+
+	0xFFFF000A, //Delay 10ms
+
+/* 22. EDS Check */
+	0x00287000,
+	0x002A01A6,	//ESD Check
+	0x0f120A0A, 
+
+};
+static const u32 s5k4ecgx_DTP_init[] = {
+	0x00287000,
+	0x0028D000,
+	0x002AB054,
+	0x0F120001,
+	0x00287000,
+};
+
+static const u32 s5k4ecgx_DTP_stop[] = {
+	0x00287000,
+	0x0028D000,
+	0x002AB054,
+	0x0F120000,
+	0x00287000,
+};
+
+static const u32 s5k4ecgx_FPS_Auto[] = {
+	0x00287000,
+	0x002A02B4,
+	0x0F120052,
+	0x002A02BE,
+	0x0F120000,
+	0x0F120001,
+	0x0F12029A,
+	0x0F12014A,
+	0x002A02D0,
+	0x0F120000,
+	0x0F120000,
+	0x002A0266,
+	0x0F120000,
+	0x002A026A,
+	0x0F120001,
+	0x002A024E,
+	0x0F120001,
+	0x002A0268,
+	0x0F120001,
+};
+
+static const u32 s5k4ecgx_FPS_5[] = {
+
+};
+
+static const u32 s5k4ecgx_FPS_7[] = {
+	0x00287000,
+	0x002A02B4,
+	0x0F120052,
+	0x002A02BE,
+	0x0F120000,
+	0x0F120001,
+	0x0F120535,
+	0x0F120535,
+	0x002A02D0,
+	0x0F120000,
+	0x0F120000,
+	0x002A0266,
+	0x0F120000,
+	0x002A026A,
+	0x0F120001,
+	0x002A024E,
+	0x0F120001,
+	0x002A0268,
+	0x0F120001,
+};
+
+static const u32 s5k4ecgx_FPS_10[] = {
+
+};
+
+static const u32 s5k4ecgx_FPS_15[] = {
+	0x00287000,
+	0x002A02B4,
+	0x0F120052,
+	0x002A02BE,
+	0x0F120000,
+	0x0F120001,
+	0x0F12029A,
+	0x0F12029A,
+	0x002A02D0,
+	0x0F120000,
+	0x0F120000,
+	0x002A0266,
+	0x0F120000,
+	0x002A026A,
+	0x0F120001,
+	0x002A024E,
+	0x0F120001,
+	0x002A0268,
+	0x0F120001,
+};
+
+static const u32 s5k4ecgx_FPS_25[] = {
+	0x00287000,
+	0x002A02B4,
+	0x0F120052,
+	0x002A02BE,
+	0x0F120000,
+	0x0F120001,
+	0x0F12014D,
+	0x0F12014D,
+	0x002A02D0,
+	0x0F120000,
+	0x0F120000,
+	0x002A0266,
+	0x0F120000,
+	0x002A026A,
+	0x0F120001,
+	0x002A024E,
+	0x0F120001,
+	0x002A0268,
+	0x0F120001,
+};
+
+static const u32 s5k4ecgx_FPS_30[] = {
+	0x00287000,
+	0x002A02B4,
+	0x0F120052,
+	0x002A02BE,
+	0x0F120000,
+	0x0F120001,
+	0x0F12014D,
+	0x0F12014D,
+	0x002A02D0,
+	0x0F120000,
+	0x0F120000,
+	0x002A0266,
+	0x0F120000,
+	0x002A026A,
+	0x0F120001,
+	0x002A024E,
+	0x0F120001,
+	0x002A0268,
+	0x0F120001,
+};
+
+static const u32 s5k4ecgx_FPS_60[] = {
+
+};
+
+static const u32 s5k4ecgx_FPS_120[] = {
+
+};
+
+static const u32 s5k4ecgx_Effect_Normal[] = {
+	0x00287000,
+	0x002A023C,
+	0x0F120000,
+};
+
+static const u32 s5k4ecgx_Effect_Solarization[] = {
+	0x00287000,
+	0x002A023C,
+	0x0F120002,
+};
+
+static const u32 s5k4ecgx_Effect_Negative[] = {
+	0x00287000,
+	0x002A023C,
+	0x0F120003,
+};
+
+static const u32 s5k4ecgx_Effect_Sepia[] = {
+	0x00287000,
+	0x002A023C,
+	0x0F120004,
+};
+
+static const u32 s5k4ecgx_Effect_Black_White[] = {
+	0x00287000,
+	0x002A023C,
+	0x0F120001,
+};
+
+
+static const u32 s5k4ecgx_WB_Auto[] = {
+	0x00287000,
+	0x002A04E6,
+	0x0F12077F,
+};
+
+static const u32 s5k4ecgx_WB_Sunny[] = {
+	0x00287000,
+	0x002A04E6,
+	0x0F120777,
+	0x002A04BA,
+	0x0F1205E0,
+	0x0F120001,
+	0x0F120400,
+	0x0F120001,
+	0x0F120530,
+	0x0F120001,
+	0x0F120001,
+};
+
+static const u32 s5k4ecgx_WB_Cloudy[] = {
+	0x00287000,
+	0x002A04E6,
+	0x0F120777,
+	0x002A04BA,
+	0x0F120710,
+	0x0F120001,
+	0x0F120400,
+	0x0F120001,
+	0x0F120420,
+	0x0F120001,
+	0x0F120001,
+};
+
+static const u32 s5k4ecgx_WB_Tungsten[] = {
+	0x00287000,
+	0x002A04E6,
+	0x0F120777,
+	0x002A04BA,
+	0x0F120390,
+	0x0F120001,
+	0x0F120400,
+	0x0F120001,
+	0x0F120920,
+	0x0F120001,
+	0x0F120001,
+};
+
+static const u32 s5k4ecgx_WB_Fluorescent[] = {
+	0x00287000,
+	0x002A04E6,
+	0x0F120777,
+	0x002A04BA,
+	0x0F120505,
+	0x0F120001,
+	0x0F120400,
+	0x0F120001,
+	0x0F120875,
+	0x0F120001,
+	0x0F120001,
+};
+
+static const u32 s5k4ecgx_WDR_on[] = {
+	0x00287000,
+	0x002A1BEA,
+	0x0F120000,
+};
+
+static const u32 s5k4ecgx_WDR_off[] = {
+	0x00287000,
+	0x002A1BEA,
+	0x0F120001,
+};
+
+static const u32 s5k4ecgx_ISO_Auto[] = {
+	0x00287000,
+	0x002A0938,
+	0x0F120000,
+
+	0x002A0F2A,
+	0x0F120001,
+	0x002A04E6,
+	0x0F12077F,
+
+	0x002A04D0,
+	0x0F120000,
+	0x0F120000,
+	0x0F120001,
+	0x002A06C2,
+	0x0F120200,
+};
+
+static const u32 s5k4ecgx_ISO_100[] = {
+	0x00287000,
+	0x002A04E6,
+	0x0F12065F,
+	0x002A04D6,
+	0x0F120000,
+	0x0F120001,
+
+	0x002A04D0,
+	0x0F120001,
+	0x0F1201A0,
+	0x0F120001,
+	0x002A06C2,
+	0x0F120100,
+
+	0x002A0938,
+	0x0F120001,
+};
+
+static const u32 s5k4ecgx_ISO_200[] = {
+	0x00287000,
+	0x002A04E6,
+	0x0F12065F,
+	0x002A04D6,
+	0x0F120000,
+	0x0F120001,
+
+	0x002A04D0,
+	0x0F120001,
+	0x0F120340,
+	0x0F120001,
+	0x002A06C2,
+	0x0F120100,
+
+	0x002A0938,
+	0x0F120001,
+};
+
+static const u32 s5k4ecgx_ISO_400[] = {
+	0x00287000,
+	0x002A04E6,
+	0x0F12065F,
+	0x002A04D6,
+	0x0F120000,
+	0x0F120001,
+
+	0x002A04D0,
+	0x0F120001,
+	0x0F120680,
+	0x0F120001,
+	0x002A06C2,
+	0x0F120100,
+
+	0x002A0938,
+	0x0F120001,
+};
+
+static const u32 s5k4ecgx_Metering_Matrix[] = {
+	0x00287000,
+	0x002A1492,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+};
+
+static const u32 s5k4ecgx_Metering_Center[] = {
+	0x00287000,
+	0x002A1492,
+	0x0F120000,
+	0x0F120101,
+	0x0F120101,
+	0x0F120000,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120201,
+	0x0F120303,
+	0x0F120303,
+	0x0F120102,
+	0x0F120201,
+	0x0F120403,
+	0x0F120304,
+	0x0F120102,
+	0x0F120201,
+	0x0F120403,
+	0x0F120304,
+	0x0F120102,
+	0x0F120201,
+	0x0F120403,
+	0x0F120304,
+	0x0F120102,
+	0x0F120201,
+	0x0F120303,
+	0x0F120303,
+	0x0F120102,
+	0x0F120201,
+	0x0F120202,
+	0x0F120202,
+	0x0F120102,
+};
+
+static const u32 s5k4ecgx_Metering_Spot[] = {
+	0x00287000,
+	0x002A1492,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120101,
+	0x0F120101,
+	0x0F120000,
+	0x0F120000,
+	0x0F12010F,
+	0x0F120F01,
+	0x0F120000,
+	0x0F120000,
+	0x0F12010F,
+	0x0F120F01,
+	0x0F120000,
+	0x0F120000,
+	0x0F120101,
+	0x0F120101,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+};
+
+static const u32 s5k4ecgx_EV_Minus_4[] = {
+	0x00287000,
+	0x002A0230,
+	0x0F12FF30,
+};
+
+static const u32 s5k4ecgx_EV_Minus_3[] = {
+	0x00287000,
+	0x002A0230,
+	0x0F12FFA0,
+};
+
+static const u32 s5k4ecgx_EV_Minus_2[] = {
+	0x00287000,
+	0x002A0230,
+	0x0F12FFC8,
+};
+
+static const u32 s5k4ecgx_EV_Minus_1[] = {
+	0x00287000,
+	0x002A0230,
+	0x0F12FFE0,
+};
+
+static const u32 s5k4ecgx_EV_Default[] = {
+	0x00287000,
+	0x002A0230,
+	0x0F120000,
+};
+
+static const u32 s5k4ecgx_EV_Plus_1[] = {
+	0x00287000,
+	0x002A0230,
+	0x0F120020,
+};
+
+static const u32 s5k4ecgx_EV_Plus_2[] = {
+	0x00287000,
+	0x002A0230,
+	0x0F120038,
+};
+
+static const u32 s5k4ecgx_EV_Plus_3[] = {
+	0x00287000,
+	0x002A0230,
+	0x0F120060,
+};
+
+static const u32 s5k4ecgx_EV_Plus_4[] = {
+	0x00287000,
+	0x002A0230,
+	0x0F12007F,
+};
+
+static const u32 s5k4ecgx_Contrast_Minus_4[] = {
+	0x00287000,
+	0x002A0232,
+	0x0F12FF81,
+};
+
+static const u32 s5k4ecgx_Contrast_Minus_3[] = {
+	0x00287000,
+	0x002A0232,
+	0x0F12FFA0,
+};
+
+static const u32 s5k4ecgx_Contrast_Minus_2[] = {
+	0x00287000,
+	0x002A0232,
+	0x0F12FFC0,
+};
+
+static const u32 s5k4ecgx_Contrast_Minus_1[] = {
+	0x00287000,
+	0x002A0232,
+	0x0F12FFE0,
+};
+
+static const u32 s5k4ecgx_Contrast_Default[] = {
+	0x00287000,
+	0x002A0232,
+	0x0F120000,
+};
+
+static const u32 s5k4ecgx_Contrast_Plus_1[] = {
+	0x00287000,
+	0x002A0232,
+	0x0F120020,
+};
+
+static const u32 s5k4ecgx_Contrast_Plus_2[] = {
+	0x00287000,
+	0x002A0232,
+	0x0F120040,
+};
+
+static const u32 s5k4ecgx_Contrast_Plus_3[] = {
+	0x00287000,
+	0x002A0232,
+	0x0F120060,
+};
+
+static const u32 s5k4ecgx_Contrast_Plus_4[] = {
+	0x00287000,
+	0x002A0232,
+	0x0F12007F,
+};
+
+static const u32 s5k4ecgx_Sharpness_Minus_3[] = {
+	0x00287000,
+	0x002A0A28,
+	0x0F120000,
+	0x002A0ADE,
+	0x0F120000,
+	0x002A0B94,
+	0x0F120000,
+	0x002A0C4A,
+	0x0F120000,
+	0x002A0D00,
+	0x0F120000,
+};
+
+static const u32 s5k4ecgx_Sharpness_Minus_2[] = {
+	0x00287000,
+	0x002A0A28,
+	0x0F122010,
+	0x002A0ADE,
+	0x0F122010,
+	0x002A0B94,
+	0x0F122010,
+	0x002A0C4A,
+	0x0F122010,
+	0x002A0D00,
+	0x0F122010,
+};
+
+static const u32 s5k4ecgx_Sharpness_Minus_1[] = {
+	0x00287000,
+	0x002A0A28,
+	0x0F124020,
+	0x002A0ADE,
+	0x0F124020,
+	0x002A0B94,
+	0x0F124020,
+	0x002A0C4A,
+	0x0F124020,
+	0x002A0D00,
+	0x0F124020,
+};
+
+static const u32 s5k4ecgx_Sharpness_Default[] = {
+	0x00287000,
+	0x002A0A28,
+	0x0F126024,
+	0x002A0ADE,
+	0x0F126024,
+	0x002A0B94,
+	0x0F126024,
+	0x002A0C4A,
+	0x0F126024,
+	0x002A0D00,
+	0x0F126024,
+};
+
+static const u32 s5k4ecgx_Sharpness_Plus_1[] = {
+	0x00287000,
+	0x002A0A28,
+	0x0F128040,
+	0x002A0ADE,
+	0x0F128040,
+	0x002A0B94,
+	0x0F128040,
+	0x002A0C4A,
+	0x0F128040,
+	0x002A0D00,
+	0x0F128040,
+};
+
+static const u32 s5k4ecgx_Sharpness_Plus_2[] = {
+	0x00287000,
+	0x002A0A28,
+	0x0F12A060,
+	0x002A0ADE,
+	0x0F12A060,
+	0x002A0B94,
+	0x0F12A060,
+	0x002A0C4A,
+	0x0F12A060,
+	0x002A0D00,
+	0x0F12A060,
+};
+
+static const u32 s5k4ecgx_Sharpness_Plus_3[] = {
+	0x00287000,
+	0x002A0A28,
+	0x0F12C080,
+	0x002A0ADE,
+	0x0F12C080,
+	0x002A0B94,
+	0x0F12C080,
+	0x002A0C4A,
+	0x0F12C080,
+	0x002A0D00,
+	0x0F12C080,
+};
+
+static const u32 s5k4ecgx_Saturation_Minus_2[] = {
+	0x00287000,
+	0x002A0234,
+	0x0F12FF81,
+};
+
+static const u32 s5k4ecgx_Saturation_Minus_1[] = {
+	0x00287000,
+	0x002A0234,
+	0x0F12FFC0,
+};
+
+static const u32 s5k4ecgx_Saturation_Default[] = {
+	0x00287000,
+	0x002A0234,
+	0x0F120000,
+};
+
+static const u32 s5k4ecgx_Saturation_Plus_1[] = {
+	0x00287000,
+	0x002A0234,
+	0x0F120040,
+};
+
+static const u32 s5k4ecgx_Saturation_Plus_2[] = {
+	0x00287000,
+	0x002A0234,
+	0x0F12007F,
+};
+
+static const u32 s5k4ecgx_Jpeg_Quality_High[] = {
+	0x00287000,
+	0x002A0478,
+	0x0F12005F,
+	0x0F12005F,
+};
+
+static const u32 s5k4ecgx_Jpeg_Quality_Normal[] = {
+	0x00287000,
+	0x002A0478,
+	0x0F12005A,
+	0x0F12005A,
+};
+
+static const u32 s5k4ecgx_Jpeg_Quality_Low[] = {
+	0x00287000,
+	0x002A0478,
+	0x0F120054,
+	0x0F120054,
+};
+
+static const u32 s5k4ecgx_Scene_Default[] = {
+	0x00287000,
+	0x002A1492,
+	0x0F120000,
+	0x0F120101,
+	0x0F120101,
+	0x0F120000,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120201,
+	0x0F120303,
+	0x0F120303,
+	0x0F120102,
+	0x0F120201,
+	0x0F120403,
+	0x0F120304,
+	0x0F120102,
+	0x0F120201,
+	0x0F120403,
+	0x0F120304,
+	0x0F120102,
+	0x0F120201,
+	0x0F120403,
+	0x0F120304,
+	0x0F120102,
+	0x0F120201,
+	0x0F120303,
+	0x0F120303,
+	0x0F120102,
+	0x0F120201,
+	0x0F120202,
+	0x0F120202,
+	0x0F120102,
+
+	0x002A0938,
+	0x0F120000,
+
+	0x002A06B8,
+	0x0F12452C,
+	0x0F12000C,
+
+	0x002A0F2A,
+	0x0F120001,
+	0x002A0F30,
+	0x0F120001,
+	0x002A04E6,
+	0x0F12077F,
+
+	0x002A04D0,
+	0x0F120000,
+	0x0F120000,
+	0x0F120001,
+	0x002A06C2,
+	0x0F120200,
+
+	0x002A2C66,
+	0x0F120001,
+
+	0x002A1484,
+	0x0F12003C,
+	0x002A148A,
+	0x0F12000F,
+	0x002A058C,
+	0x0F123520,
+	0x0F120000,
+	0x0F12C350,
+	0x0F120000,
+	0x0F123520,
+	0x0F120000,
+	0x0F12C350,
+	0x0F120000,
+	0x0F120470,
+	0x0F120C00,
+	0x0F120100,
+	0x0F121000,
+
+	0x002A0544,
+	0x0F120111,
+	0x0F1200EF,
+
+	0x002A0608,
+	0x0F120001,
+	0x0F120001,
+
+	0x002A0A28,
+	0x0F126024,
+	0x002A0ADE,
+	0x0F126024,
+	0x002A0B94,
+	0x0F126024,
+	0x002A0C4A,
+	0x0F126024,
+	0x002A0D00,
+	0x0F126024,
+
+	0x002A0234,
+	0x0F120000,
+
+	0x002A0638,
+	0x0F120001,
+	0x0F120000,
+	0x002A063C,
+	0x0F120A3C,
+	0x0F120000,
+	0x002A0640,
+	0x0F120D05,
+	0x0F120000,
+	0x002A0644,
+	0x0F123408,
+	0x0F120000,
+	0x002A0648,
+	0x0F123408,
+	0x0F120000,
+	0x002A064C,
+	0x0F126810,
+	0x0F120000,
+	0x002A0650,
+	0x0F128214,
+	0x0F120000,
+	0x002A0654,
+	0x0F12C350,
+	0x0F120000,
+	0x002A0658,
+	0x0F12C350,
+	0x0F120000,
+	0x002A065C,
+	0x0F12C350,
+	0x0F120000,
+
+	0x002A02C2,
+	0x0F12029A,	/*#REG_0TC_PCFG_usMaxFrTimeMsecMult10*/
+	0x0F12014A,	/*#REG_0TC_PCFG_usMinFrTimeMsecMult10*/
+
+	0x002A03B4,
+	0x0F120535,
+	0x0F12029A,
+
+	0x002A0266,
+	0x0F120000,
+	0x002A026A,
+	0x0F120001,
+	0x002A024E,
+	0x0F120001,
+	0x002A0268,
+	0x0F120001,
+	0x002A0270,
+	0x0F120001,
+	0x002A023E,
+	0x0F120001,
+	0x0F120001,
+};
+
+static const u32 s5k4ecgx_Scene_Portrait[] = {
+	0x00287000,
+	0x002A0A28,
+	0x0F122010,
+	0x002A0ADE,
+	0x0F122010,
+	0x002A0B94,
+	0x0F122010,
+	0x002A0C4A,
+	0x0F122010,
+	0x002A0D00,
+	0x0F122010,
+};
+
+static const u32 s5k4ecgx_Scene_Nightshot[] = {
+	0x00287000,
+	0x002A06B8,
+	0x0F12FFFF,
+	0x0F1200FF,
+
+	0x002A0608,
+	0x0F120001,	/*#lt_ExpGain_uSubsamplingmode*/
+	0x0F120001,	/*#lt_ExpGain_uNonSubsampling*/
+	0x0F120900,	/*#lt_ExpGain_ExpCurveGainMaxStr*/
+
+	0x002A0658,
+	0x0F12D090,
+	0x0F120007,
+	0x0F12D090,
+	0x0F120007,
+
+	0x002A03B4,
+	0x0F121388,
+	0x0F121388,
+	0x002A02C2,
+	0x0F1209C4,
+	0x0F12014A,
+	0x002A0266,
+	0x0F120000,
+	0x002A026A,
+	0x0F120001,
+	0x002A024E,
+	0x0F120001,
+	0x002A0268,
+	0x0F120001,
+	0x002A0270,
+	0x0F120001,
+	0x002A023E,
+	0x0F120001,
+	0x0F120001,
+
+	0x002A0A1E,
+	0x0F121580,
+};
+
+static const u32 s5k4ecgx_Scene_Backlight[] = {
+	0x00287000,
+	0x002A1492,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120101,
+	0x0F120101,
+	0x0F120000,
+	0x0F120000,
+	0x0F12010F,
+	0x0F120F01,
+	0x0F120000,
+	0x0F120000,
+	0x0F12010F,
+	0x0F120F01,
+	0x0F120000,
+	0x0F120000,
+	0x0F120101,
+	0x0F120101,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+	0x0F120000,
+};
+
+static const u32 s5k4ecgx_Scene_Landscape[] = {
+	0x00287000,
+	0x002A1492,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x0F120101,
+	0x002A0A28,
+	0x0F12E082,
+	0x002A0ADE,
+	0x0F12E082,
+	0x002A0B94,
+	0x0F12E082,
+	0x002A0C4A,
+	0x0F12E082,
+	0x002A0D00,
+	0x0F12E082,
+	0x002A0234,
+	0x0F120030,
+};
+
+static const u32 s5k4ecgx_Scene_Sports[] = {
+	0x00287000,
+	0x002A0608,
+	0x0F120000,
+	0x0F120000,
+
+	0x002A058C,
+	0x0F123520,
+	0x0F120000,
+	0x0F123520,
+	0x0F120000,
+	0x0F123520,
+	0x0F120000,
+	0x0F123520,
+	0x0F120000,
+	0x0F120200,
+	0x0F120200,
+	0x0F120200,
+	0x0F120200,
+
+	0x002A0266,
+	0x0F120000,
+	0x002A026A,
+	0x0F120001,
+	0x002A024E,
+	0x0F120001,
+	0x002A0268,
+	0x0F120001,
+	0x002A0270,
+	0x0F120001,
+	0x002A023E,
+	0x0F120001,
+	0x0F120001,
+};
+
+static const u32 s5k4ecgx_Scene_Party_Indoor[] = {
+	0x00287000,
+	0x002A04E6,
+	0x0F12065F,
+	0x002A04D6,
+	0x0F120000,
+	0x0F120001,
+
+	0x002A04D0,
+	0x0F120001,
+	0x0F120340,
+	0x0F120001,
+	0x002A06C2,
+	0x0F120100,
+
+	0x002A0938,
+	0x0F120001,
+
+	0x002A0234,
+	0x0F120030,
+};
+
+static const u32 s5k4ecgx_Scene_Beach_Snow[] = {
+	0x00287000,
+	0x002A1484,
+	0x0F120045,	/*#TVAR_ae_BrAve*/
+	0x002A04E6,
+	0x0F12065F,
+	0x002A04D6,
+	0x0F120000,
+	0x0F120001,
+	0x002A04D0,
+	0x0F120001,
+	0x0F1200D0,
+	0x0F120001,
+	0x002A06C2,
+	0x0F120100,
+
+	0x002A0938,
+	0x0F120001,
+
+	0x002A0234,
+	0x0F120030,
+};
+
+static const u32 s5k4ecgx_Scene_Sunset[] = {
+	0x00287000,
+	0x002A04E6,
+	0x0F120777,
+
+	0x002A04BA,
+	0x0F1205E0,
+	0x0F120001,
+	0x0F120400,
+	0x0F120001,
+	0x0F120530,
+	0x0F120001,
+	0x0F120001,
+};
+
+static const u32 s5k4ecgx_Scene_Duskdawn[] = {
+	0x00287000,
+	0x002A04E6,
+	0x0F120777,
+	0x002A04BA,
+	0x0F120505,
+	0x0F120001,
+	0x0F120400,
+	0x0F120001,
+	0x0F120875,
+	0x0F120001,
+	0x0F120001,
+};
+
+static const u32 s5k4ecgx_Scene_Fall_Color[] = {
+	0x00287000,
+	0x002A0234,
+	0x0F120060,
+};
+
+static const u32 s5k4ecgx_Scene_Fireworks[] = {
+	0x00287000,
+	0x002A0638,
+	0x0F120001,
+	0x0F120000,
+	0x002A063C,
+	0x0F121478,
+	0x0F120000,
+	0x002A0640,
+	0x0F121A0A,
+	0x0F120000,
+	0x002A0644,
+	0x0F126810,
+	0x0F120000,
+	0x002A0648,
+	0x0F126810,
+	0x0F120000,
+	0x002A064C,
+	0x0F12D020,
+	0x0F120000,
+	0x002A0650,
+	0x0F120428,
+	0x0F120001,
+	0x002A0654,
+	0x0F121A80,
+	0x0F120006,
+	0x002A0658,
+	0x0F121A80,
+	0x0F120006,
+	0x002A065C,
+	0x0F121A80,
+	0x0F120006,
+
+	0x002A03B4,
+	0x0F122710,
+	0x0F122710,
+
+	0x002A0266,
+	0x0F120000,
+	0x002A026A,
+	0x0F120001,
+	0x002A024E,
+	0x0F120001,
+	0x002A0268,
+	0x0F120001,
+	0x002A0270,
+	0x0F120001,
+	0x002A023E,
+	0x0F120001,
+	0x0F120001,
+};
+
+static const u32 s5k4ecgx_Scene_Text[] = {
+	0x00287000,
+	0x002A0A28,
+	0x0F12A060,
+	0x002A0ADE,
+	0x0F12A060,
+	0x002A0B94,
+	0x0F12A060,
+	0x002A0C4A,
+	0x0F12A060,
+	0x002A0D00,
+	0x0F12A060,
+};
+
+static const u32 s5k4ecgx_Scene_Candle_Light[] = {
+	0x00287000,
+	0x002A04E6,
+	0x0F120777,
+	0x002A04BA,
+	0x0F1205E0,
+	0x0F120001,
+	0x0F120400,
+	0x0F120001,
+	0x0F120530,
+	0x0F120001,
+	0x0F120001,
+};
+
+static const u32 s5k4ecgx_Night_Capture[] = {
+	0x00287000,
+	0x002A0608,
+	0x0F120001,	/*#lt_ExpGain_uSubsamplingmode*/
+	0x0F120001,	/*#lt_ExpGain_uNonSubsampling*/
+	0x0F120900,	/*#lt_ExpGain_ExpCurveGainMaxStr*/
+};
+
+static const u32 s5k4ecgx_AF_Return_Macro_pos[] = {
+	0x00287000,
+	0x002A15E8,
+	0x0F120018,
+	0x0F12002A,
+	0x0F120030,
+	0x0F120036,
+	0x0F12003C,
+	0x0F120042,
+	0x0F120048,
+	0x0F12004E,
+	0x0F120054,
+	0x0F12005A,
+	0x0F120060,
+	0x0F120066,
+	0x0F12006C,
+	0x0F120072,
+	0x0F120078,
+	0x0F12007E,
+	0x0F120084,
+	0x0F12008A,
+	0x0F120090,
+	0x0F120096,
+	0x0F12009C,
+	0x0F1200A2,
+	0x0F1200A8,
+	0x0F1200AE,
+	0x0F1200B4,
+	0x0F1200BA,
+};
+
+static const u32 s5k4ecgx_AF_Normal_mode_1[] = {
+	0x00287000,
+	0x002A028E,
+	0x0F120000,
+};
+
+static const u32 s5k4ecgx_AF_Normal_mode_2[] = {
+	0x00287000,
+	0x002A028C,
+	0x0F120004,
+};
+
+static const u32 s5k4ecgx_AF_Normal_mode_3[] = {
+	0x00287000,
+	0x002A1648,
+	0x0F129002,
+};
+
+static const u32 s5k4ecgx_AF_Macro_mode_1[] = {
+	0x00287000,
+	0x002A028E,
+	0x0F1200D0,
+};
+
+static const u32 s5k4ecgx_AF_Macro_mode_2[] = {
+	0x00287000,
+	0x002A028C,
+	0x0F120004,
+};
+
+static const u32 s5k4ecgx_AF_Macro_mode_3[] = {
+	0x00287000,
+	0x002A1648,
+	0x0F129042,
+	0x002A15DA,
+	0x0F121800,
+};
+
+static const u32 s5k4ecgx_AF_Low_Light_Mode_On[] = {
+	0x00287000,
+	0x002A15DA,
+	0x0F120C00,
+
+	0x002A15E8,
+	0x0F12000C,
+	0x0F12002A,
+	0x0F120033,
+	0x0F12003C,
+	0x0F120045,
+	0x0F12004E,
+	0x0F120057,
+	0x0F120063,
+	0x0F12006F,
+	0x0F12007B,
+	0x0F120087,
+	0x0F120093,
+	0x0F1200A2,
+	0x0F1200B1,
+};
+
+static const u32 s5k4ecgx_AF_Low_Light_Mode_Off[] = {
+	0x00287000,
+	0x002A15DA,
+	0x0F121800,
+
+	0x002A15E8,
+	0x0F120018,
+	0x0F12002A,
+	0x0F120030,
+	0x0F120036,
+	0x0F12003C,
+	0x0F120042,
+	0x0F120048,
+	0x0F12004E,
+	0x0F120054,
+	0x0F12005A,
+	0x0F120060,
+	0x0F120066,
+	0x0F12006C,
+	0x0F120072,
+	0x0F120078,
+	0x0F12007E,
+	0x0F120084,
+	0x0F12008A,
+	0x0F120090,
+	0x0F120096,
+	0x0F12009C,
+	0x0F1200A2,
+	0x0F1200A8,
+	0x0F1200AE,
+	0x0F1200B4,
+	0x0F1200BA,
+};
+
+static const u32 s5k4ecgx_Single_AF_Start[] = {
+	0x00287000,
+	0x002A028E,
+	0x0F120000,
+	0xFFFF0096,
+	0x002A028C,
+	0x0F120005,
+};
+
+static const u32 s5k4ecgx_Video_AF_Start[] = {
+	0x00287000,
+	0x002A028E,
+	0x0F120000,
+	0xFFFF0096,
+	0x002A028C,
+	0x0F120006,
+};
+
+static const u32 s5k4ecgx_Single_AF_Off_1[] = {
+	0x00287000,
+	0x002A028E,
+	0x0F120000,
+};
+
+static const u32 s5k4ecgx_Single_AF_Off_2[] = {
+	0x00287000,
+	0x002A028C,
+	0x0F120004,
+};
+
+static const u32 s5k4ecgx_Single_AF_Off_3[] = {
+
+};
+
+static const u32 s5k4ecgx_Face_Detection_On[] = {
+	0x00287000,
+	0x002A0294,
+	0x0F120100,
+	0x0F1200E3,
+	0x0F120200,
+	0x0F120238,
+	0x0F1201C6,
+	0x0F120166,
+	0x0F120074,
+	0x0F120132,
+	0x0F120001,
+};
+
+static const u32 s5k4ecgx_Face_Detection_Off[] = {
+	0x00287000,
+	0x002A0294,
+	0x0F120100,
+	0x0F1200E3,
+	0x0F120200,
+	0x0F120238,
+	0x0F1201C6,
+	0x0F120166,
+	0x0F120074,
+	0x0F120132,
+	0x0F120001,
+};
+
+static const u32 s5k4ecgx_Low_Cap_On[] = {
+	0x00287000,
+	0x002A06B8,
+	0x0F12FFFF,
+	0x0F1200FF, /*#lt_uMaxLei*/
+
+	0x002A0A1A,
+	0x0F124A18, /*#Gamma linearity*/
+
+
+	0x002A0608,
+	0x0F120001,	/*#lt_ExpGain_uSubsamplingmode*/
+	0x0F120001,	/*#lt_ExpGain_uNonSubsampling*/
+	0x0F120850,	/*#lt_ExpGain_ExpCurveGainMaxStr*/
+
+	0x002A0938,
+	0x0F120001,
+	0x0F120012,	/*#SARR_uNormBrInDoor_0_*/
+	0x0F120022,	/*#SARR_uNormBrInDoor_1_*/
+	0x0F120384,	/*#SARR_uNormBrInDoor_2_*/
+	0x0F1207D0,	/*#SARR_uNormBrInDoor_3_*/
+	0x0F121388,	/*#SARR_uNormBrInDoor_4_*/
+};
+
+static const u32 s5k4ecgx_Low_Cap_Off[] = {
+	0x00287000,
+	0x002A06B8,
+	0x0F12452C,
+	0x0F12000C,	/*#lt_uMaxLei*/
+
+	0x002A0A1A,
+	0x0F128F18, /*#Gamma linearity*/
+
+
+	0x002A0608,
+	0x0F120001,	/*#lt_ExpGain_uSubsamplingmode*/
+	0x0F120001,	/*#lt_ExpGain_uNonSubsampling*/
+	0x0F120C00,	/*#lt_ExpGain_ExpCurveGainMaxStr*/
+
+	0x002A0938,
+	0x0F120000,
+	0x0F120014,	/*#SARR_uNormBrInDoor_0_*/
+	0x0F1200D2,	/*#SARR_uNormBrInDoor_1_*/
+	0x0F120384,	/*#SARR_uNormBrInDoor_2_*/
+	0x0F1207D0,	/*#SARR_uNormBrInDoor_3_*/
+	0x0F121388,	/*#SARR_uNormBrInDoor_4_*/
+};
+
+/* restores crop settings to full resolution */
+static const u32 s5k4ecgx_Reset_Crop[] = {
+	0x00287000,
+	0x002A0250,
+	0x0F120A00,
+	0x0F120780,
+	0x0F120010,
+	0x0F12000C,
+	0x0F120A00,
+	0x0F120780,
+	0x0F120010,
+	0x0F12000C,
+	0x002A0494,
+	0x0F120A00,
+	0x0F120780,
+	0x0F120000,
+	0x0F120000,
+	0x0F120A00,
+	0x0F120780,
+	0x0F120000,
+	0x0F120000,
+
+	0x002A0262,
+	0x0F120001,
+	0x0F120001,
+};
+
+/* Wide capture 2048x1104 for P2*/
+static const u32 s5k4ecgx_change_wide_cap[] = {
+//================================
+// 17.Input Size Setting
+//================================
+
+0x00287000,
+0x002A01F6,
+0x0F120800,	//REG_TC_GP_PrevReqInputWidth //800h=2048d
+0x0F120450,	//REG_TC_GP_PrevReqInputHeight //600h=1536d
+0x0F120000,	//REG_TC_GP_PrevInputWidthOfs
+0x0F1200D8,	//REG_TC_GP_PrevInputHeightOfs (600h-480h)/2
+0x0F120800,	//REG_TC_GP_CapReqInputWidth //800h=2048d
+0x0F120450,	//REG_TC_GP_CapReqInputHeight //600h=1536
+0x0F120000,	//REG_TC_GP_CapInputWidthOfs
+0x0F1200D8,	//REG_TC_GP_CapInputHeightOfs
+0x002A0216,
+0x0F120001,	//REG_TC_GP_bUseReqInputInPre
+0x0F120001,	//REG_TC_GP_bUseReqInputInCap
+0x002A043C,
+0x0F120800,	//REG_TC_PZOOM_ZoomInputWidth //800h=2048d
+0x0F120450,	//REG_TC_PZOOM_ZoomInputHeight //600h=1536
+0x0F120000,	//REG_TC_PZOOM_ZoomInputWidthOfs
+0x0F1200D8,	//REG_TC_PZOOM_ZoomInputHeightOfs
+
+//================================
+// 18.Preview & Capture Configration Setting
+//================================
+
+//Preview Config  10fps~30fps
+0x002A023E,
+0x0F120400,	//REG_0TC_PCFG_usWidth //280h=640d
+0x0F120228,	//REG_0TC_PCFG_usHeight //1E0h=480d
+
+
+//Capture Config 0  2048x1536 7.5~15fps
+0x002A032E,
+0x0F120000,	//REG_0TC_CCFG_uCaptureMode
+0x0F120800,	//REG_0TC_CCFG_usWidth //800h=2048d
+0x0F120600,	//REG_0TC_CCFG_usHeight //600h=1536d
+};
+static const u32 s5k4ecgx_restore_capture_reg[] = {
+	0x00287000,
+	//================================
+	// 17.Input Size Setting
+	//================================
+	
+	0x00287000,
+	0x002A01F6,
+	0x0F120800,	//REG_TC_GP_PrevReqInputWidth //800h=2048d
+	0x0F120600,	//REG_TC_GP_PrevReqInputHeight //600h=1536d
+	0x0F120000,	//REG_TC_GP_PrevInputWidthOfs
+	0x0F120000,	//REG_TC_GP_PrevInputHeightOfs
+	0x0F120800,	//REG_TC_GP_CapReqInputWidth //800h=2048d
+	0x0F120600,	//REG_TC_GP_CapReqInputHeight //600h=1536
+	0x0F120000,	//REG_TC_GP_CapInputWidthOfs
+	0x0F120000,	//REG_TC_GP_CapInputHeightOfs
+	0x002A0216,
+	0x0F120001,	//REG_TC_GP_bUseReqInputInPre
+	0x0F120001,	//REG_TC_GP_bUseReqInputInCap
+	0x002A043C,
+	0x0F120800,	//REG_TC_PZOOM_ZoomInputWidth //800h=2048d
+	0x0F120600,	//REG_TC_PZOOM_ZoomInputHeight //600h=1536
+	0x0F120000,	//REG_TC_PZOOM_ZoomInputWidthOfs
+	0x0F120000,	//REG_TC_PZOOM_ZoomInputHeightOfs
+	
+	//================================
+	// 18.Preview & Capture Configration Setting
+	//================================
+	
+	//Preview Config  10fps~30fps
+	0x002A023E,
+	0x0F120400,	//REG_0TC_PCFG_usWidth //280h=640d
+	0x0F120300,	//REG_0TC_PCFG_usHeight //1E0h=480d
+	
+	
+	//Capture Config 0  2048x1536 7.5~15fps
+	0x002A032E,
+	0x0F120000,	//REG_0TC_CCFG_uCaptureMode
+	0x0F120800,	//REG_0TC_CCFG_usWidth //800h=2048d
+	0x0F120600,	//REG_0TC_CCFG_usHeight //600h=1536d
+};
+
+static const u32 s5k4ecgx_Preview_Return[] = {
+	0x00287000,
+	0x002A0A1E,
+	0x0F120028,
+
+	0x002A0AD4,
+	0x0F12003C,
+
+	0x002A0608,
+	0x0F120001,	/*#lt_ExpGain_uSubsamplingmode*/
+	0x0F120001,	/*#lt_ExpGain_uNonSubsampling*/
+	0x0F120C00,	/*#lt_ExpGain_ExpCurveGainMaxStr*/
+
+	0x002A05D0,
+	0x0F120000,
+
+	0x002A0972,
+	0x0F120000,
+
+	0x002A0242,
+	0x0F120000,
+
+	0x002A024E,
+	0x0F120001,
+
+	0x002A0244,
+	0x0F120001,
+};
+
+static const u32 s5k4ecgx_Flash_init[] = {
+	0x00287000,
+	0x002A0484,
+	0x0F120002,	/* capture flash on */
+
+	0x002A183A,
+	0x0F120001,	/* one frame AE*/
+
+	0x002A17F6,
+	0x0F120258,	/* AWB R point */
+	0x0F120248,	/* AWB B point */
+
+	0x002A1840,
+	0x0F120001,	/* Fls AE tune start */
+
+	0x0F120100,	/* fls_afl_FlsAFIn  Rin */
+	0x0F120120,
+	0x0F120180,
+	0x0F120200,
+	0x0F120400,
+	0x0F120800,
+	0x0F120A00,
+	0x0F121000,
+
+	0x0F120100,	/* fls_afl_FlsAFOut  Rout */
+	0x0F1200A0,
+	0x0F120090,
+	0x0F120080,
+	0x0F120070,
+	0x0F120045,
+	0x0F120030,
+	0x0F120010,
+
+	0x002A1884,
+	0x0F120100,	/* fls_afl_FlsNBOut  flash NB default */
+	0x0F120100,
+	0x0F120100,
+	0x0F120100,
+	0x0F120100,
+	0x0F120100,
+	0x0F120100,
+	0x0F120100,
+
+	0x002A1826,
+
+	0x0F120100,	/* fls_afl_FlashWP_Weight  flash NB default */
+	0x0F1200C0,
+	0x0F120080,
+	0x0F12000A,
+	0x0F120000,
+
+	0x0F120030,	/* fls_afl_FlashWP_Weight  flash NB default */
+	0x0F120040,
+	0x0F120048,
+	0x0F120050,
+	0x0F120060,
+
+	0x002A4784,
+	0x0F1200A0,	/* TNP_Regs_FlsWeightRIn  weight tune start in*/
+	0x0F1200C0,
+	0x0F1200D0,
+	0x0F120100,
+	0x0F120200,
+	0x0F120300,
+
+	0x0F120088,	/* TNP_Regs_FlsWeightROut  weight tune start out*/
+	0x0F1200B0,
+	0x0F1200C0,
+	0x0F120100,
+	0x0F120200,
+	0x0F120300,
+
+	0x002A479C,
+
+	0x0F120120,	/*Fls  BRIn  */
+	0x0F120150,
+	0x0F120200,
+
+	0x0F12003C,	/* Fls  BROut*/
+	0x0F12003B,
+	0x0F120030,
+
+};
+
+static const u32 s5k4ecgx_Pre_Flash_Start[] = {
+	0x00287000,
+	0x002A0588, /* set AE speed to fast */
+	0x0F120000,
+
+	0x002A17FC, /* fls_afl_FlashWP_Weight_0_  Pre_Flash_Start */
+	0x0F120001,
+};
+
+static const u32 s5k4ecgx_Pre_Flash_End[] = {
+	0x00287000,
+	0x002A0588, /* set AE speed to normal */
+	0x0F120002,
+
+	0x002A1800, /* fls_afl_FlashWP_Weight_0_  Pre_Flash_end */
+	0x0F120001,
+};
+
+static const u32 s5k4ecgx_Flash_Start[] = {
+	0x00287000,
+	0x002A17E8,	/* fls_afl_FlashMode : Flash alg start */
+	0x0F120001,
+
+	0x002A180C,	/* fls_afl_FlashWP_Weight_4_  flash br avg */
+	0x0F120027,
+};
+
+static const u32 s5k4ecgx_Flash_End[] = {
+	0x00287000,
+	0x002A17E8,	/* fls_afl_FlashMode  Flash alg end */
+	0x0F120000,
+};
+
+static const u32 s5k4ecgx_Flash_AE_Set[] = {
+};
+
+static const u32 s5k4ecgx_Flash_AE_Clear[] = {
+};
+
+/* 2560 x 1920 */
+static const u32 s5k4ecgx_5M_Capture[] = {
+	0x00287000,
+	0x002A0398,
+	0x0F120A00,	/* #REG_0TC_CCFG_usWidth */
+	0x0F120780,	/* #REG_0TC_CCFG_usHeight */
+	0x0F120009,
+
+	0x002A03B2,
+	0x0F120002,
+	0x002A03B0,
+	0x0F120002,
+	0x002A0270,
+	0x0F120001,
+
+	0xFFFF0003,
+
+	0x002A0A1E,
+	0x0F120050,
+
+	0x002A0AD4,
+	0x0F120074,
+
+	0x002A0608,
+	0x0F120001,	/*#lt_ExpGain_uSubsamplingmode*/
+	0x0F120001,	/*#lt_ExpGain_uNonSubsampling*/
+	0x0F120850,	/*#lt_ExpGain_ExpCurveGainMaxStr*/
+
+	0x002A0242,
+	0x0F120001,
+
+	0x002A024E,
+	0x0F120001,
+
+	0x002A0244,
+	0x0F120001,
+	
+};
+/* 2048 x 1536 */
+static const u32 s5k4ecgx_3M_Capture[] = {
+	0x00287000,
+	0x002A0398,
+	0x0F120800,  /* REG_0TC_CCFG_usWidth */
+	0x0F120600,  /* REG_0TC_CCFG_usWidth */
+	0x0F120009,  /* REG_0TC_CCFG_Format */
+
+	0x002A03B2,
+	0x0F120002,  /* REG_0TC_CCFG_FrRateQualityType */
+	0x002A03B0,
+	0x0F120002,  /* REG_0TC_CCFG_usFrTimeType */
+	0x002A024E,
+	0x0F120001,  /* REG_TC_GP_NewConfigSync */
+	0x002A0270,
+	0x0F120001,  /* REG_TC_GP_CapConfigChanged */
+
+	0xFFFF0003,
+
+	0x002A0A1E,
+	0x0F120050,
+
+	0x002A0AD4,
+	0x0F120074,
+
+	0x002A0608,
+	0x0F120001,	/*#lt_ExpGain_uSubsamplingmode*/
+	0x0F120001,	/*#lt_ExpGain_uNonSubsampling*/
+	0x0F120850,	/*#lt_ExpGain_ExpCurveGainMaxStr*/
+
+	0x002A0242,
+	0x0F120001,
+
+	0x002A024E,
+	0x0F120001,
+
+	0x002A0244,
+	0x0F120001,
+};
+/* 1600 x 1200 */
+static const u32 s5k4ecgx_2M_Capture[] = {
+	0x00287000,
+	0x002A0398,
+	0x0F120640,	/* #REG_0TC_CCFG_usWidth */
+	0x0F1204B0,	/* #REG_0TC_CCFG_usHeight */
+	0x0F120009,
+	0x002A03B2,
+	0x0F120002,
+	0x002A03B0,
+	0x0F120002,
+	0x002A024E,
+	0x0F120001,
+	0x002A0270,
+	0x0F120001,
+
+	0xFFFF0003,
+
+	0x002A0A1E,
+	0x0F120050,
+
+	0x002A0AD4,
+	0x0F120074,
+
+	0x002A0608,
+	0x0F120001,	/*#lt_ExpGain_uSubsamplingmode*/
+	0x0F120001,	/*#lt_ExpGain_uNonSubsampling*/
+	0x0F120850,	/*#lt_ExpGain_ExpCurveGainMaxStr*/
+
+	0x002A0242,
+	0x0F120001,
+
+	0x002A024E,
+	0x0F120001,
+
+	0x002A0244,
+	0x0F120001,
+};
+/* 1280 x 960 */
+static const u32 s5k4ecgx_1M_Capture[] = {
+	0x00287000,
+	0x002A0398,
+	0x0F120500,	/* #REG_0TC_CCFG_usWidth */
+	0x0F1203C0,	/* #REG_0TC_CCFG_usHeight */
+	0x0F120009,
+	0x002A03B2,
+	0x0F120002,
+	0x002A03B0,
+	0x0F120002,
+	0x002A024E,
+	0x0F120001,
+	0x002A0270,
+	0x0F120001,
+
+	0xFFFF0003,
+
+	0x002A0A1E,
+	0x0F120050,
+
+	0x002A0AD4,
+	0x0F120074,
+
+	0x002A0608,
+	0x0F120001,	/*#lt_ExpGain_uSubsamplingmode*/
+	0x0F120001,	/*#lt_ExpGain_uNonSubsampling*/
+	0x0F120850,	/*#lt_ExpGain_ExpCurveGainMaxStr*/
+
+	0x002A0242,
+	0x0F120001,
+
+	0x002A024E,
+	0x0F120001,
+
+	0x002A0244,
+	0x0F120001,
+};
+/* 640 x 480 */
+static const u32 s5k4ecgx_VGA_Capture[] = {
+	0x00287000,
+	0x002A0398,
+	0x0F120280,	/* #REG_0TC_CCFG_usWidth */
+	0x0F1201E0,	/* #REG_0TC_CCFG_usHeight */
+	0x0F120009,
+	0x002A03B2,
+	0x0F120002,
+	0x002A03B0,
+	0x0F120002,
+	0x002A024E,
+	0x0F120001,
+	0x002A0270,
+	0x0F120001,
+
+	0xFFFF0003,
+
+	0x002A0A1E,
+	0x0F120050,
+
+	0x002A0AD4,
+	0x0F120074,
+
+	0x002A0608,
+	0x0F120001,	/*#lt_ExpGain_uSubsamplingmode*/
+	0x0F120001,	/*#lt_ExpGain_uNonSubsampling*/
+	0x0F120850,	/*#lt_ExpGain_ExpCurveGainMaxStr*/
+
+	0x002A0242,
+	0x0F120001,
+
+	0x002A024E,
+	0x0F120001,
+
+	0x002A0244,
+	0x0F120001,
+};
+
+/* 1280 x 720 */
+static const u32 s5k4ecgx_1280_Preview[] = {
+	0x00287000,
+	0x002A01F6, //REG_TC_GP_PrevREqInputWidth
+	0x0F120A00,
+	0x0F120780,
+	0x0F120010,
+	0x0F12000C,
+	0x0F120A00,
+	0x0F120780,
+	0x0F120010,
+	0x0F12000C,
+	0x002A0494, //REG_TC_PZOOM_Prev ZoomReqInputWidth
+	0x0F120A00,
+	0x0F120780,
+	0x0F120000,
+	0x0F120000,
+	0x0F120A00,
+	0x0F120780,
+	0x0F120000,
+	0x0F120000,
+	0x002A0262,
+	0x0F120001,	/* #REG_TC_GP_bUseReqInputInPre	*/
+	0x002A0A1E,
+	0x0F120028,
+	0x002A0AD4,
+	0x0F12003C,
+
+	0x002A02A6,
+	0x0F120500, //REG_0TC_PCFG_usWidth 
+	0x0F1202D0, //REG_0TC_PCFG_usHeight
+	0x0F120005, //REG_0TC_PCFG_Format 
+	
+	0x002A02B4,
+	0x0F120052,	//REG_0TC_PCFG_PVIMask
+	0x002A02BE,
+	0x0F120000, //REG_0TC_PCFG_FrRateQualityType 
+	0x0F120001, //REG_0TC_PCFG_usFrTimeType 
+	0x0F12029A, //REG_0TC_PCFG_usMaxFrTimeMsecMult10 
+	0x0F12014A, //REG_0TC_PCFG_usMinFrTimeMsecMult10 
+	
+	0x002A02D0,
+	0x0F120000,	//REG_0TC_PCFG_uPrevMirror 
+	0x0F120000,	//REG_0TC_PCFG_uCaptureMirror 
+	0x002A0266,
+	0x0F120000,	//REG_TC_GP_ActivePrevConfig 
+	0x002A026A,
+	0x0F120001,	//REG_TC_GP_PrevOpenAfterChange 
+	0x002A024E,
+	0x0F120001, //REG_TC_GP_NewConfigSync
+	0x002A0268,
+	0x0F120001,	/* #REG_TC_GP_CapConfigChanged */
+};
+
+/* 960 x 640 */
+static const u32 s5k4ecgx_960_Preview[] = {
+	0x00287000,
+	0x002A01F6, //REG_TC_GP_PrevREqInputWidth
+	0x0F120A00,
+	0x0F120780,
+	0x0F120010,
+	0x0F12000C,
+	0x0F120A00,
+	0x0F120780,
+	0x0F120010,
+	0x0F12000C,
+	0x002A0494, //REG_TC_PZOOM_Prev ZoomReqInputWidth
+	0x0F120A00,
+	0x0F120780,
+	0x0F120000,
+	0x0F120000,
+	0x0F120A00,
+	0x0F120780,
+	0x0F120000,
+	0x0F120000,
+	0x002A0262,
+	0x0F120001,	/* #REG_TC_GP_bUseReqInputInPre	*/
+	0x002A0A1E,
+	0x0F120028,
+	0x002A0AD4,
+	0x0F12003C,
+
+	0x002A02A6,
+	0x0F1203C0, //REG_0TC_PCFG_usWidth 
+	0x0F120280, //REG_0TC_PCFG_usHeight
+	0x0F120005, //REG_0TC_PCFG_Format 
+	
+	0x002A02B4,
+	0x0F120052,	//REG_0TC_PCFG_PVIMask
+	0x002A02BE,
+	0x0F120000, //REG_0TC_PCFG_FrRateQualityType 
+	0x0F120001, //REG_0TC_PCFG_usFrTimeType 
+	0x0F12029A, //REG_0TC_PCFG_usMaxFrTimeMsecMult10 
+	0x0F12014A, //REG_0TC_PCFG_usMinFrTimeMsecMult10 
+	
+	0x002A02D0,
+	0x0F120000,	//REG_0TC_PCFG_uPrevMirror 
+	0x0F120000,	//REG_0TC_PCFG_uCaptureMirror 
+	0x002A0266,
+	0x0F120000,	//REG_TC_GP_ActivePrevConfig 
+	0x002A026A,
+	0x0F120001,	//REG_TC_GP_PrevOpenAfterChange 
+	0x002A024E,
+	0x0F120001, //REG_TC_GP_NewConfigSync
+	0x002A0268,
+	0x0F120001,	/* #REG_TC_GP_CapConfigChanged */
+};
+
+/* 720 x 480 */
+static const u32 s5k4ecgx_720_Preview[] = {
+	0x00287000,
+	0x002A0250,
+	0x0F120A00,
+	0x0F1206A8,
+	0x0F120010,
+	0x0F120078,
+	0x0F120A00,
+	0x0F1206A8,
+	0x0F120010,
+	0x0F120078,
+	0x002A0494,
+	0x0F120A00,
+	0x0F1206A8,
+	0x0F120000,
+	0x0F120000,
+	0x0F120A00,
+	0x0F1206A8,
+	0x0F120000,
+	0x0F120000,
+
+	0x002A0262,
+	0x0F120001,	/* #REG_TC_GP_bUseReqInputInPre	*/
+	0x002A0A1E,
+	0x0F120028,
+	0x002A0AD4,
+	0x0F12003C,
+
+	0x002A02A6,
+	0x0F1202D0,
+	0x0F1201E0,
+	0x0F120005,
+	0x002A02B4,
+	0x0F120052,
+	0x002A02BE,
+	0x0F120000,
+	0x0F120001,
+	0x0F12029A,
+	0x0F12014D,
+	0x002A02D0,
+	0x0F120000,
+	0x0F120000,
+	0x002A0266,
+	0x0F120000,
+	0x002A026A,
+	0x0F120001,
+	0x002A024E,
+	0x0F120001,	/* #REG_TC_GP_NewConfigSync */
+	0x002A0268,
+	0x0F120001,	/* #REG_TC_GP_CapConfigChanged */
+};
+/* 640 x 480 */
+static const u32 s5k4ecgx_640_Preview[] = {
+	0x00287000,
+	0x002A01F6, //REG_TC_GP_PrevREqInputWidth
+	0x0F120A00,
+	0x0F120780,
+	0x0F120010,
+	0x0F12000C,
+	0x0F120A00,
+	0x0F120780,
+	0x0F120010,
+	0x0F12000C,
+	0x002A0494, //REG_TC_PZOOM_Prev ZoomReqInputWidth
+	0x0F120A00,
+	0x0F120780,
+	0x0F120000,
+	0x0F120000,
+	0x0F120A00,
+	0x0F120780,
+	0x0F120000,
+	0x0F120000,
+	0x002A0262,
+	0x0F120001,	/* #REG_TC_GP_bUseReqInputInPre	*/
+	0x002A0A1E,
+	0x0F120028,
+	0x002A0AD4,
+	0x0F12003C,
+
+	0x002A02A6,
+	0x0F120280, //REG_0TC_PCFG_usWidth 
+	0x0F1201E0, //REG_0TC_PCFG_usHeight
+	0x0F120005, //REG_0TC_PCFG_Format 
+	
+	0x002A02B4,
+	0x0F120052,	//REG_0TC_PCFG_PVIMask
+	0x002A02BE,
+	0x0F120000, //REG_0TC_PCFG_FrRateQualityType 
+	0x0F120001, //REG_0TC_PCFG_usFrTimeType 
+	0x0F12029A, //REG_0TC_PCFG_usMaxFrTimeMsecMult10 
+	0x0F12014A, //REG_0TC_PCFG_usMinFrTimeMsecMult10 
+	
+	0x002A02D0,
+	0x0F120000,	//REG_0TC_PCFG_uPrevMirror 
+	0x0F120000,	//REG_0TC_PCFG_uCaptureMirror 
+	0x002A0266,
+	0x0F120000,	//REG_TC_GP_ActivePrevConfig 
+	0x002A026A,
+	0x0F120001,	//REG_TC_GP_PrevOpenAfterChange 
+	0x002A024E,
+	0x0F120001, //REG_TC_GP_NewConfigSync
+	0x002A0268,
+	0x0F120001,	/* #REG_TC_GP_CapConfigChanged */
+};
+/* 352 x 288 */
+static const u32 s5k4ecgx_352_Preview[] = {
+	0x00287000,
+	0x002A0250,
+	0x0F120928,
+	0x0F120780,
+	0x0F12007C,
+	0x0F12000C,
+	0x0F120928,
+	0x0F120780,
+	0x0F12007C,
+	0x0F12000C,
+	0x002A0494,
+	0x0F120928,
+	0x0F120780,
+	0x0F120000,
+	0x0F120000,
+	0x0F120928,
+	0x0F120780,
+	0x0F120000,
+	0x0F120000,
+
+	0x002A0262,
+	0x0F120001,	/* #REG_TC_GP_bUseReqInputInPre	*/
+	0x002A0A1E,
+	0x0F120028,
+	0x002A0AD4,
+	0x0F12003C,
+
+	0x002A02A6,
+	0x0F120160,
+	0x0F120120,
+	0x0F120005,
+	0x002A02B4,
+	0x0F120052,
+	0x002A02BE,
+	0x0F120000,
+	0x0F120001,
+	0x0F12029A,
+	0x0F12014D,
+	0x002A02D0,
+	0x0F120000,
+	0x0F120000,
+	0x002A0266,
+	0x0F120000,
+	0x002A026A,
+	0x0F120001,
+	0x002A024E,
+	0x0F120001,	/* #REG_TC_GP_NewConfigSync */
+	0x002A0268,
+	0x0F120001,	/* #REG_TC_GP_CapConfigChanged */
+};
+/* 176 x 144 */
+static const u32 s5k4ecgx_176_Preview[] = {
+	0x00287000,
+	0x002A0250,
+	0x0F120928,
+	0x0F120780,
+	0x0F12007C,
+	0x0F12000C,
+	0x0F120928,
+	0x0F120780,
+	0x0F12007C,
+	0x0F12000C,
+	0x002A0494,
+	0x0F120928,
+	0x0F120780,
+	0x0F120000,
+	0x0F120000,
+	0x0F120928,
+	0x0F120780,
+	0x0F120000,
+	0x0F120000,
+
+	0x002A0262,
+	0x0F120001,	/* #REG_TC_GP_bUseReqInputInPre	*/
+	0x002A0A1E,
+	0x0F120028,
+	0x002A0AD4,
+	0x0F12003C,
+
+	0x002A02A6,
+	0x0F1200B0,
+	0x0F120090,
+	0x0F120005,
+	0x002A02B4,
+	0x0F120052,
+	0x002A02BE,
+	0x0F120000,
+	0x0F120001,
+	0x0F12029A,
+	0x0F12014D,
+	0x002A02D0,
+	0x0F120000,
+	0x0F120000,
+	0x002A0266,
+	0x0F120000,
+	0x002A026A,
+	0x0F120001,
+	0x002A024E,
+	0x0F120001,	/* #REG_TC_GP_NewConfigSync */
+	0x002A0268,
+	0x0F120001,	/* #REG_TC_GP_CapConfigChanged */
+};
+
+static const u32 s5k4ecgx_AE_AWB_Lock_On[] = {
+	0x002A2C5E,
+	0x0F120000,
+};
+
+static const u32 s5k4ecgx_AE_AWB_Lock_Off[] = {
+	0x002A2C5E,
+	0x0F120001,
+};
+
+static const u32 s5k4ecgx_Get_AE_Stable_Status[] = {
+	0x002E2C74,
+};
+
+static const u32 s5k4ecgx_Get_Light_Level[] = {
+	0x002C7000,
+	0x002E2C18,
+};
+
+static const u32 s5k4ecgx_get_1st_af_search_status[] = {
+	0x002E2EEE,
+};
+
+static const u32 s5k4ecgx_get_2nd_af_search_status[] = {
+	0x002E2207,
+};
+
+static const u32 s5k4ecgx_get_capture_status[] = {
+	0x002E0530,
+};
+
+static const u32 s5k4ecgx_get_esd_status[] = {
+	0xFCFCD000,
+	0x002CD000,
+	0x002E0060,
+};
+
+static const u32 s5k4ecgx_get_iso_reg[] = {
+	0x002C7000,
+	0x002E2BC4,
+};
+
+static const u32 s5k4ecgx_get_shutterspeed_reg[] = {
+	0x002C7000,
+	0x002E2BC0,
+};
+
+static const u32 s5k4ecgx_get_ev_reg[] = {
+	0x002C7000,
+	0x002E0230,
+};
+
+static const u32 s5k4ecgx_stream_stop_reg[] = {
+	0x00287000,
+	0x002A01E4,
+	0x0F120000,
+	0x0F120001,
+};
+
+static const u32 s5k4ecgx_update_preview_reg[] = {
+	0x00287000,
+	0x002A0A1E,
+	0x0F120028,
+
+	0x002A0AD4,
+	0x0F12003C,
+
+	0x002A0608,
+	0x0F120001,	/*#lt_ExpGain_uSubsamplingmode*/
+	0x0F120001,	/*#lt_ExpGain_uNonSubsampling*/
+	0x0F120C00,	/*#lt_ExpGain_ExpCurveGainMaxStr*/
+
+	0x002A05D0,
+	0x0F120000,
+
+	0x002A0972,
+	0x0F120000,
+
+	0x002A0242,
+	0x0F120000,
+
+	0x002A024E,
+	0x0F120001,
+
+	0x002A0244,
+	0x0F120001,
+};
+
+static const u32 s5k4ecgx_update_hd_preview_reg[] = {
+	/* PREVIEW */
+	0x00287000,
+	0x002A0266,
+	0x0F120000, /* REG_TC_GP_ActivePrevConfig */
+	0x002A026E,
+	0x0F120000, /* REG_TC_GP_ActiveCapConfig */
+	0x002A026A,
+	0x0F120001, /* REG_TC_GP_PrevOpenAfterChange */
+	0x002A024E,
+	0x0F120001, /* REG_TC_GP_NewConfigSync */
+	0x002A0268,
+	0x0F120001, /* REG_TC_GP_PrevConfigChanged */
+	0x002A0270,
+	0x0F120001, /* REG_TC_GP_CapConfigChanged */
+	0x002A0242,
+	0x0F120000, /* REG_TC_GP_EnableCapture */
+	0x0F120001, /* REG_TC_GP_EnableCaptureChanged */
+	0xFFFF0064, /* Delay 100ms */
+};
+
+#endif /* __S5K4ECGX_REGS_ODROID_H__ */
diff -Naur org/drivers/video/hardkernel_ump.c ths/drivers/video/hardkernel_ump.c
--- org/drivers/video/hardkernel_ump.c	2013-07-05 08:28:15.000000000 +0200
+++ ths/drivers/video/hardkernel_ump.c	1970-01-01 01:00:00.000000000 +0100
@@ -1,104 +0,0 @@
-/*
- * Copyright (C) 2012 Henrik Nordstrom <henrik@henriknordstrom.net>
- * Copyright (C) 2013 Mauro Ribeiro <mauro.ribeiro@hardkernel.com>
- *
- * This program is free software; you can redistribute it and/or
- * modify it under the terms of the GNU General Public License as
- * published by the Free Software Foundation; either version 2 of
- * the License, or (at your option) any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.	 See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
- * MA 02111-1307 USA
- */
-
-#include "linux/kernel.h"
-#include "linux/mm.h"
-#include <linux/uaccess.h>
-#include <asm/memory.h>   
-#include <linux/unistd.h> 
-#include "linux/semaphore.h"
-#include <linux/vmalloc.h>  
-#include <linux/fs.h>
-#include <linux/dma-mapping.h>
-#include <linux/fb.h>
-#include <linux/sched.h> /* wake_up_process() */
-#include <linux/kthread.h> /* kthread_create(), kthread_run() */
-#include <linux/err.h> /* IS_ERR(), PTR_ERR() */
-#include <linux/delay.h>
-#include <linux/platform_device.h>
-#include "asm-generic/int-ll64.h" 
-#include <linux/errno.h>
-#include <linux/slab.h> 
-#include <linux/delay.h>
-#include <linux/init.h> 
-#include <linux/dma-mapping.h>
-#include <linux/interrupt.h>  
-#include <linux/platform_device.h>
-#include <linux/clk.h>
-#include <linux/cdev.h>
-#include <linux/types.h>
-#include <video/hardkernel_ump.h>
-
-#include "linux/ump_kernel_linux.h"
-#include "common/ump_kernel_memory_backend.h"
-#include <ump/ump_kernel_interface_ref_drv.h>
-
-int (*disp_get_ump_secure_id) (struct fb_info *info, unsigned long arg, int buf);
-EXPORT_SYMBOL(disp_get_ump_secure_id);
-
-static int _disp_get_ump_secure_id(struct fb_info *info, unsigned long arg, int buf) {
-
-	int buf_len = info->fix.smem_len;
-
-	if (info->var.yres * 2 == info->var.yres_virtual)
-		buf_len = buf_len >> 1;	
-	else
-		pr_warn("HardkernelUMP: Double buffer disabled!\n");
-	
-	u32 __user *psecureid = (u32 __user *) arg;
-	ump_secure_id secure_id;
-	ump_dd_physical_block ump_memory_description;
-	ump_dd_handle ump_wrapped_buffer;
-
-	ump_memory_description.addr = info->fix.smem_start + (buf_len * buf);
-	ump_memory_description.size = info->fix.smem_len;
-	                                
-	if(buf > 0) { 
-		ump_memory_description.addr += (buf_len * (buf - 1));
-		ump_memory_description.size = buf_len;
-	} 
-	
-	ump_wrapped_buffer = ump_dd_handle_create_from_phys_blocks(&ump_memory_description, 1);
-
-	secure_id = ump_dd_secure_id_get(ump_wrapped_buffer);
-	
-	return put_user((unsigned int)secure_id, psecureid);
-}
-
-static int __init disp_ump_module_init(void) {
-	int ret = 0;
-
-	disp_get_ump_secure_id = _disp_get_ump_secure_id;
-	pr_emerg("Hardkernel UMP: Loaded!\n");
-
-	return ret;
-}
-
-static void __exit disp_ump_module_exit(void) {
-	disp_get_ump_secure_id = NULL;
-}
-
-module_init(disp_ump_module_init);
-module_exit(disp_ump_module_exit);
-
-MODULE_AUTHOR("Henrik Nordstrom <henrik@henriknordstrom.net>");
-MODULE_AUTHOR("Mauro Ribeiro <mauro.ribeiro@hardkernel.com>");
-MODULE_DESCRIPTION("Hardkernel UMP Glue Driver");
-MODULE_LICENSE("GPL");
diff -Naur org/drivers/video/samsung/Kconfig ths/drivers/video/samsung/Kconfig
--- org/drivers/video/samsung/Kconfig	2013-07-05 08:28:14.000000000 +0200
+++ ths/drivers/video/samsung/Kconfig	1970-01-01 01:00:00.000000000 +0100
@@ -1,137 +0,0 @@
-config VIDEO_SAMSUNG
-	bool "Samsung Multimedia Devices"
-	depends on VIDEO_CAPTURE_DRIVERS && VIDEO_V4L2
-	select VIDEO_FIXED_MINOR_RANGES
-	default n
-	help
-	  This is a representative video4linux configuration for Samsung multimedia devices.
-
-config VIDEO_SAMSUNG_V4L2
-	bool "V4L2 API for digital camera to be contributed by samsung"
-	depends on VIDEO_DEV && VIDEO_SAMSUNG
-	default n
-	help
-	  This feature is for new V4L2 APIs all about digital camera
-
-if CPU_EXYNOS4210 || CPU_EXYNOS4212 || CPU_EXYNOS4412
-	source "drivers/media/video/samsung/fimc/Kconfig"
-	source "drivers/media/video/samsung/tvout/Kconfig"
-	source "drivers/media/video/samsung/mfc5x/Kconfig"
-
-endif
-
-config VIDEO_FIMG2D
-	bool
-	select S5P_SYSTEM_MMU
-	depends on VIDEO_SAMSUNG
-	default n
-
-config VIDEO_FIMG2D_DEBUG
-	bool
-	depends on VIDEO_FIMG2D
-	default n
-
-if ARCH_EXYNOS5
-source "drivers/media/video/samsung/fimg2d3x/Kconfig"
-source "drivers/media/video/samsung/fimg2d4x/Kconfig"
-endif
-
-if ARCH_EXYNOS4
-source "drivers/media/video/samsung/fimg2d3x-exynos4/Kconfig"
-source "drivers/media/video/samsung/fimg2d4x-exynos4/Kconfig"
-endif
-
-
-if CPU_EXYNOS4210
-	source "drivers/media/video/samsung/jpeg/Kconfig"
-endif
-
-if CPU_EXYNOS4212 || CPU_EXYNOS4412 || CPU_EXYNOS5250
-	source "drivers/media/video/samsung/jpeg_v2x/Kconfig"
-endif
-
-if VIDEO_SAMSUNG
-comment "Reserved memory configurations"
-config VIDEO_SAMSUNG_USE_DMA_MEM
-	bool "Use common contigouse dma memory for Multimedia devices"
-	depends on SLP
-
-config VIDEO_SAMSUNG_MEMSIZE_DMA
-	int "Memory size in kbytes for DMA"
-	depends on VIDEO_SAMSUNG_USE_DMA_MEM
-	default "5120"
-
-config VIDEO_SAMSUNG_MEMSIZE_FIMC0
-	int "Memory size in kbytes for FIMC0"
-	depends on VIDEO_FIMC || VIDEO_SAMSUNG_S5P_FIMC
-	default "5120"
-
-config VIDEO_SAMSUNG_MEMSIZE_FIMC1
-	int "Memory size in kbytes for FIMC1"
-	depends on VIDEO_FIMC || VIDEO_SAMSUNG_S5P_FIMC
-	default "5120"
-
-config VIDEO_SAMSUNG_MEMSIZE_FIMC2
-	int "Memory size in kbytes for FIMC2"
-	depends on VIDEO_FIMC || VIDEO_SAMSUNG_S5P_FIMC
-	default "5120"
-
-config VIDEO_SAMSUNG_MEMSIZE_FIMC3
-	int "Memory size in kbytes for FIMC3"
-	depends on VIDEO_FIMC || VIDEO_SAMSUNG_S5P_FIMC
-	default "5120"
-
-config VIDEO_SAMSUNG_MEMSIZE_MFC
-	int "Memory size in kbytes for MFC"
-	depends on VIDEO_MFC5X && (VIDEO_MFC_MEM_PORT_COUNT = 1) && (!EXYNOS4_CONTENT_PATH_PROTECTION)
-	default "156928"
-
-config VIDEO_SAMSUNG_MEMSIZE_MFC0
-	int "Memory size in kbytes for MFC port0"
-	depends on VIDEO_MFC5X && (VIDEO_MFC_MEM_PORT_COUNT = 2) && (!EXYNOS4_CONTENT_PATH_PROTECTION)
-	default "56192"
-
-config VIDEO_SAMSUNG_MEMSIZE_MFC1
-	int "Memory size in kbytes for MFC port1"
-	depends on VIDEO_MFC5X && (VIDEO_MFC_MEM_PORT_COUNT = 2) && (!EXYNOS4_CONTENT_PATH_PROTECTION)
-	default "100864"
-
-config VIDEO_SAMSUNG_MEMSIZE_MFC_SECURE
-	int "Memory size in kbytes for MFC Secure"
-	depends on VIDEO_MFC5X && EXYNOS4_CONTENT_PATH_PROTECTION
-	default "41984"
-
-config VIDEO_SAMSUNG_MEMSIZE_MFC_NORMAL
-	int "Memory size in kbytes for MFC Normal"
-	depends on VIDEO_MFC5X && EXYNOS4_CONTENT_PATH_PROTECTION
-	default "41984"
-
-config VIDEO_SAMSUNG_MEMSIZE_JPEG
-	int "Memory size in kbytes for JPEG"
-	depends on VIDEO_JPEG || (VIDEO_JPEG_V2X && (CPU_EXYNOS4212 || CPU_EXYNOS4412))
-	default "40960"
-endif
-
-config VIDEO_MALI_R2P4
-	bool "Use Mali r2p4 version"
-	depends on VIDEO_SAMSUNG
-	default n
-	help
-	  Use Mali r2p4 version
-
-config VIDEO_MALI_R3P2
-	bool "Use Mali r3p2 version"
-	depends on VIDEO_SAMSUNG
-	default n
-	help
-	  Use Mali r3p2 version
-
-if VIDEO_MALI_R2P4
-	source "drivers/media/video/samsung/ump/Kconfig"
-	source "drivers/media/video/samsung/mali/Kconfig"
-endif
-
-if VIDEO_MALI_R3P2
-	source "drivers/media/video/samsung/ump_r3p2/Kconfig"
-	source "drivers/media/video/samsung/mali_r3p2/Kconfig"
-endif
diff -Naur org/drivers/video/samsung/Makefile ths/drivers/video/samsung/Makefile
--- org/drivers/video/samsung/Makefile	2013-07-05 08:28:14.000000000 +0200
+++ ths/drivers/video/samsung/Makefile	1970-01-01 01:00:00.000000000 +0100
@@ -1,25 +0,0 @@
-obj-$(CONFIG_VIDEO_FIMC)	+= fimc/
-obj-$(CONFIG_VIDEO_JPEG)	+= jpeg/
-obj-$(CONFIG_VIDEO_JPEG_V2X)	+= jpeg_v2x/
-obj-$(CONFIG_VIDEO_TVOUT)	+= tvout/
-obj-$(CONFIG_VIDEO_MFC5X)	+= mfc5x/
-
-ifeq ($(CONFIG_ARCH_EXYNOS4), y)
-obj-$(CONFIG_VIDEO_FIMG2D3X)	+= fimg2d3x-exynos4/
-obj-$(CONFIG_VIDEO_FIMG2D4X)	+= fimg2d4x-exynos4/
-else
-obj-$(CONFIG_VIDEO_FIMG2D3X)	+= fimg2d3x/
-obj-$(CONFIG_VIDEO_FIMG2D4X)	+= fimg2d4x/
-endif
-
-ifeq ($(CONFIG_VIDEO_MALI_R2P4),y)
-	obj-$(CONFIG_VIDEO_UMP)		+= ump/
-	obj-$(CONFIG_VIDEO_MALI400MP)	+= mali/
-endif
-
-ifeq ($(CONFIG_VIDEO_MALI_R3P2),y)
-	obj-$(CONFIG_UMP)		+= ump_r3p2/
-	obj-$(CONFIG_MALI400)		+= mali_r3p2/
-endif
-
-EXTRA_CFLAGS += -Idrivers/media/video
diff -Naur org/include/linux/videodev2_exynos_camera.h ths/include/linux/videodev2_exynos_camera.h
--- org/include/linux/videodev2_exynos_camera.h	2013-07-05 08:28:15.000000000 +0200
+++ ths/include/linux/videodev2_exynos_camera.h	1970-01-01 01:00:00.000000000 +0100
@@ -1,1368 +0,0 @@
-/*
- * Video for Linux Two header file for samsung
- *
- * Copyright (C) 2009, Dongsoo Nathaniel Kim<dongsoo45.kim@samsung.com>
- *
- * This header file contains several v4l2 APIs to be proposed to v4l2
- * community and until bein accepted, will be used restrictly in Samsung's
- * camera interface driver FIMC.
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; either version 2 of the License, or
- * (at your option) any later version.
- */
-
-#ifndef __LINUX_VIDEODEV2_SAMSUNG_H
-#define __LINUX_VIDEODEV2_SAMSUNG_H
-
-/* Values for 'capabilities' field */
-/* Object detection device */
-#define V4L2_CAP_OBJ_RECOGNITION	0x10000000
-/* strobe control */
-#define V4L2_CAP_STROBE			0x20000000
-
-#define V4L2_CID_FOCUS_MODE		(V4L2_CID_CAMERA_CLASS_BASE+17)
-/* Focus Methods */
-enum v4l2_focus_mode {
-	V4L2_FOCUS_MODE_AUTO		= 0,
-	V4L2_FOCUS_MODE_MACRO		= 1,
-	V4L2_FOCUS_MODE_MANUAL		= 2,
-	V4L2_FOCUS_MODE_LASTP		= 2,
-};
-
-#define V4L2_CID_ZOOM_MODE		(V4L2_CID_CAMERA_CLASS_BASE+18)
-/* Zoom Methods */
-enum v4l2_zoom_mode {
-	V4L2_ZOOM_MODE_CONTINUOUS	= 0,
-	V4L2_ZOOM_MODE_OPTICAL		= 1,
-	V4L2_ZOOM_MODE_DIGITAL		= 2,
-	V4L2_ZOOM_MODE_LASTP		= 2,
-};
-
-/* Exposure Methods */
-#define V4L2_CID_PHOTOMETRY		(V4L2_CID_CAMERA_CLASS_BASE+19)
-enum v4l2_photometry_mode {
-	V4L2_PHOTOMETRY_MULTISEG	= 0, /*Multi Segment*/
-	V4L2_PHOTOMETRY_CWA		= 1, /*Centre Weighted Average*/
-	V4L2_PHOTOMETRY_SPOT		= 2,
-	V4L2_PHOTOMETRY_AFSPOT		= 3, /*Spot metering on focused point*/
-	V4L2_PHOTOMETRY_LASTP		= V4L2_PHOTOMETRY_AFSPOT,
-};
-
-/* Manual exposure control items menu type: iris, shutter, iso */
-#define V4L2_CID_CAM_APERTURE	(V4L2_CID_CAMERA_CLASS_BASE+20)
-enum v4l2_aperture_mode {
-	APERTURE_F_AUTO = 0,
-	APERTURE_F_2_8,
-	APERTURE_F_3_2,
-	APERTURE_F_3_6,
-	APERTURE_F_4_0,
-	APERTURE_F_4_5,
-	APERTURE_F_5_1,
-	APERTURE_F_5_7,
-	APERTURE_F_6_4,
-	APERTURE_F_7_2,
-	APERTURE_MAX,
-};
-#define V4L2_CID_CAM_SHUTTER	(V4L2_CID_CAMERA_CLASS_BASE+21)
-#define V4L2_CID_CAM_ISO	(V4L2_CID_CAMERA_CLASS_BASE+22)
-
-/* Following CIDs are menu type */
-#define V4L2_CID_SCENEMODE	(V4L2_CID_CAMERA_CLASS_BASE+23)
-#define V4L2_CID_CAM_STABILIZE	(V4L2_CID_CAMERA_CLASS_BASE+24)
-#define V4L2_CID_CAM_MULTISHOT	(V4L2_CID_CAMERA_CLASS_BASE+25)
-
-/* Control dynamic range */
-#define V4L2_CID_CAM_DR		(V4L2_CID_CAMERA_CLASS_BASE+26)
-
-/* White balance preset control */
-#define V4L2_CID_WHITE_BALANCE_PRESET (V4L2_CID_CAMERA_CLASS_BASE+27)
-#define V4L2_CID_CAM_SENSOR_FW_VER (V4L2_CID_CAMERA_CLASS_BASE + 28)
-#define V4L2_CID_CAM_PHONE_FW_VER (V4L2_CID_CAMERA_CLASS_BASE + 29)
-
-/* CID extensions */
-#define V4L2_CID_ROTATION		(V4L2_CID_PRIVATE_BASE + 0)
-#define V4L2_CID_PADDR_Y		(V4L2_CID_PRIVATE_BASE + 1)
-#define V4L2_CID_PADDR_CB		(V4L2_CID_PRIVATE_BASE + 2)
-#define V4L2_CID_PADDR_CR		(V4L2_CID_PRIVATE_BASE + 3)
-#define V4L2_CID_PADDR_CBCR		(V4L2_CID_PRIVATE_BASE + 4)
-#define V4L2_CID_OVERLAY_AUTO		(V4L2_CID_PRIVATE_BASE + 5)
-#define V4L2_CID_OVERLAY_VADDR0		(V4L2_CID_PRIVATE_BASE + 6)
-#define V4L2_CID_OVERLAY_VADDR1		(V4L2_CID_PRIVATE_BASE + 7)
-#define V4L2_CID_OVERLAY_VADDR2		(V4L2_CID_PRIVATE_BASE + 8)
-#define V4L2_CID_OVLY_MODE		(V4L2_CID_PRIVATE_BASE + 9)
-#define V4L2_CID_DST_INFO		(V4L2_CID_PRIVATE_BASE + 10)
-/* UMP secure id control */
-#define V4L2_CID_GET_UMP_SECURE_ID	(V4L2_CID_PRIVATE_BASE + 11)
-#define V4L2_CID_GET_PHY_SRC_YADDR	(V4L2_CID_PRIVATE_BASE + 12)
-#define V4L2_CID_GET_PHY_SRC_CADDR	(V4L2_CID_PRIVATE_BASE + 13)
-#define V4L2_CID_IMAGE_EFFECT_FN	(V4L2_CID_PRIVATE_BASE + 16)
-#define V4L2_CID_IMAGE_EFFECT_APPLY	(V4L2_CID_PRIVATE_BASE + 17)
-#define V4L2_CID_IMAGE_EFFECT_CB	(V4L2_CID_PRIVATE_BASE + 18)
-#define V4L2_CID_IMAGE_EFFECT_CR	(V4L2_CID_PRIVATE_BASE + 19)
-#define V4L2_CID_RESERVED_MEM_BASE_ADDR	(V4L2_CID_PRIVATE_BASE + 20)
-#define V4L2_CID_FIMC_VERSION		(V4L2_CID_PRIVATE_BASE + 21)
-
-#define V4L2_CID_CACHE_FLUSH		(V4L2_CID_PRIVATE_BASE + 61)
-#define V4L2_CID_RESERVED_MEM_SIZE	(V4L2_CID_PRIVATE_BASE + 63)
-#define V4L2_CID_STREAM_PAUSE			(V4L2_CID_PRIVATE_BASE + 53)
-#define V4L2_CID_CACHE_FLUSH			(V4L2_CID_PRIVATE_BASE + 61)
-#define V4L2_CID_RESERVED_MEM_SIZE		(V4L2_CID_PRIVATE_BASE + 63)
-
-/* CID Extensions for camera sensor operations */
-#define V4L2_CID_CAM_PREVIEW_ONOFF		(V4L2_CID_PRIVATE_BASE + 64)
-#define V4L2_CID_CAM_CAPTURE			(V4L2_CID_PRIVATE_BASE + 65)
-/* #define V4L2_CID_CAM_JPEG_MEMSIZE	(V4L2_CID_PRIVATE_BASE + 66) */
-
-#define V4L2_CID_CAM_DATE_INFO_YEAR		(V4L2_CID_PRIVATE_BASE + 14)
-#define V4L2_CID_CAM_DATE_INFO_MONTH		(V4L2_CID_PRIVATE_BASE + 15)
-#define V4L2_CID_CAM_DATE_INFO_DATE		(V4L2_CID_PRIVATE_BASE + 22)
-#define V4L2_CID_CAM_SENSOR_VER			(V4L2_CID_PRIVATE_BASE + 23)
-#define V4L2_CID_CAM_FW_MINOR_VER		(V4L2_CID_PRIVATE_BASE + 24)
-#define V4L2_CID_CAM_FW_MAJOR_VER		(V4L2_CID_PRIVATE_BASE + 25)
-#define V4L2_CID_CAM_PRM_MINOR_VER		(V4L2_CID_PRIVATE_BASE + 26)
-#define V4L2_CID_CAM_PRM_MAJOR_VER		(V4L2_CID_PRIVATE_BASE + 27)
-#define V4L2_CID_CAM_FW_VER			(V4L2_CID_PRIVATE_BASE + 28)
-#define V4L2_CID_CAM_SET_FW_ADDR		(V4L2_CID_PRIVATE_BASE + 29)
-#define V4L2_CID_CAM_SET_FW_SIZE		(V4L2_CID_PRIVATE_BASE + 30)
-#define V4L2_CID_CAM_UPDATE_FW	(V4L2_CID_PRIVATE_BASE + 31)
-enum v4l2_firmware_mode {
-	FW_MODE_NONE,
-	FW_MODE_VERSION,
-	FW_MODE_UPDATE,
-	FW_MODE_DUMP,
-};
-
-#define V4L2_CID_CAM_JPEG_MAIN_SIZE		(V4L2_CID_PRIVATE_BASE + 32)
-#define V4L2_CID_CAM_JPEG_MAIN_OFFSET		(V4L2_CID_PRIVATE_BASE + 33)
-#define V4L2_CID_CAM_JPEG_THUMB_SIZE		(V4L2_CID_PRIVATE_BASE + 34)
-#define V4L2_CID_CAM_JPEG_THUMB_OFFSET		(V4L2_CID_PRIVATE_BASE + 35)
-#define V4L2_CID_CAM_JPEG_POSTVIEW_OFFSET	(V4L2_CID_PRIVATE_BASE + 36)
-#define V4L2_CID_CAM_JPEG_QUALITY	(V4L2_CID_PRIVATE_BASE + 37)
-#define V4L2_CID_CAM_SENSOR_MAKER	(V4L2_CID_PRIVATE_BASE + 38)
-#define V4L2_CID_CAM_SENSOR_OPTICAL	(V4L2_CID_PRIVATE_BASE + 39)
-#define V4L2_CID_CAM_AF_VER_LOW		(V4L2_CID_PRIVATE_BASE + 40)
-#define V4L2_CID_CAM_AF_VER_HIGH	(V4L2_CID_PRIVATE_BASE + 41)
-#define V4L2_CID_CAM_GAMMA_RG_LOW	(V4L2_CID_PRIVATE_BASE + 42)
-#define V4L2_CID_CAM_GAMMA_RG_HIGH	(V4L2_CID_PRIVATE_BASE + 43)
-#define V4L2_CID_CAM_GAMMA_BG_LOW	(V4L2_CID_PRIVATE_BASE + 44)
-#define V4L2_CID_CAM_GAMMA_BG_HIGH	(V4L2_CID_PRIVATE_BASE + 45)
-#define V4L2_CID_CAM_DUMP_FW		(V4L2_CID_PRIVATE_BASE + 46)
-#define V4L2_CID_CAM_GET_DUMP_SIZE  (V4L2_CID_PRIVATE_BASE + 47)
-#define V4L2_CID_CAMERA_VT_MODE		(V4L2_CID_PRIVATE_BASE + 48)
-enum cam_vt_mode {
-	CAM_VT_MODE_NONE ,
-	CAM_VT_MODE_3G ,
-	CAM_VT_MODE_VOIP ,
-};
-
-#define V4L2_CID_CAMERA_VGA_BLUR	(V4L2_CID_PRIVATE_BASE + 49)
-#define V4L2_CID_CAMERA_CAPTURE		(V4L2_CID_PRIVATE_BASE + 50)
-#define V4L2_CID_CAMERA_HDR		(V4L2_CID_PRIVATE_BASE + 51)
-#define V4L2_CID_CAMERA_HYBRID		(V4L2_CID_PRIVATE_BASE + 52)
-#define V4L2_CID_CAMERA_HYBRID_CAPTURE		(V4L2_CID_PRIVATE_BASE + 62)
-#define V4L2_CID_CAMERA_POSTVIEW_CAPTURE	(V4L2_CID_PRIVATE_BASE + 67)
-#define V4L2_CID_CAMERA_CAPTURE_MODE		(V4L2_CID_PRIVATE_BASE + 68)
-#define V4L2_CID_CAMERA_YUV_CAPTURE	(V4L2_CID_PRIVATE_BASE + 69)
-
-#define V4L2_CID_MAIN_SW_DATE_INFO_YEAR		(V4L2_CID_PRIVATE_BASE + 54)
-#define V4L2_CID_MAIN_SW_DATE_INFO_MONTH	(V4L2_CID_PRIVATE_BASE + 55)
-#define V4L2_CID_MAIN_SW_DATE_INFO_DATE		(V4L2_CID_PRIVATE_BASE + 56)
-#define V4L2_CID_MAIN_SW_FW_MINOR_VER		(V4L2_CID_PRIVATE_BASE + 57)
-#define V4L2_CID_MAIN_SW_FW_MAJOR_VER		(V4L2_CID_PRIVATE_BASE + 58)
-#define V4L2_CID_MAIN_SW_PRM_MINOR_VER		(V4L2_CID_PRIVATE_BASE + 59)
-#define V4L2_CID_MAIN_SW_PRM_MAJOR_VER		(V4L2_CID_PRIVATE_BASE + 60)
-
-#define V4L2_CID_FIMC_IS_BASE			(V4L2_CTRL_CLASS_CAMERA | 0x1000)
-#define V4L2_CID_FIMC_IS_TUNE_BASE		(V4L2_CTRL_CLASS_CAMERA | 0x2000)
-
-#define V4L2_CID_IS_LOAD_FW			(V4L2_CID_FIMC_IS_BASE + 10)
-#define V4L2_CID_IS_INIT_PARAM			(V4L2_CID_FIMC_IS_BASE + 11)
-#define V4L2_CID_IS_RESET			(V4L2_CID_FIMC_IS_BASE + 12)
-#define V4L2_CID_IS_S_POWER			(V4L2_CID_FIMC_IS_BASE + 13)
-enum is_set_power {
-	IS_POWER_OFF,
-	IS_POWER_ON
-};
-
-#define V4L2_CID_IS_S_STREAM			(V4L2_CID_FIMC_IS_BASE + 14)
-enum is_set_stream {
-	IS_DISABLE_STREAM,
-	IS_ENABLE_STREAM
-};
-
-#define V4L2_CID_IS_S_SCENARIO_MODE		(V4L2_CID_FIMC_IS_BASE + 15)
-#define V4L2_CID_IS_S_FORMAT_SCENARIO		(V4L2_CID_FIMC_IS_BASE + 16)
-enum scenario_mode {
-	IS_MODE_PREVIEW_STILL,
-	IS_MODE_PREVIEW_VIDEO,
-	IS_MODE_CAPTURE_STILL,
-	IS_MODE_CAPTURE_VIDEO,
-	IS_MODE_MAX
-};
-
-/* global */
-#define V4L2_CID_IS_CAMERA_SHOT_MODE_NORMAL	(V4L2_CID_FIMC_IS_BASE + 101)
-/* value : 1 : single shot , >=2 : continuous shot */
-
-#define V4L2_CID_IS_CAMERA_SENSOR_NUM		(V4L2_CID_FIMC_IS_BASE + 201)
-
-#define V4L2_CID_IS_CAMERA_FOCUS_MODE		(V4L2_CID_FIMC_IS_BASE + 401)
-enum is_focus_mode {
-	IS_FOCUS_MODE_AUTO,
-	IS_FOCUS_MODE_MACRO,
-	IS_FOCUS_MODE_INFINITY,
-	IS_FOCUS_MODE_CONTINUOUS,
-	IS_FOCUS_MODE_TOUCH,
-	IS_FOCUS_MODE_FACEDETECT,
-	IS_FOCUS_MODE_IDLE,
-	IS_FOCUS_MODE_MAX,
-};
-
-#define V4L2_CID_IS_CAMERA_FLASH_MODE		(V4L2_CID_FIMC_IS_BASE + 402)
-enum is_flash_mode {
-	IS_FLASH_MODE_OFF,
-	IS_FLASH_MODE_AUTO,
-	IS_FLASH_MODE_AUTO_REDEYE,
-	IS_FLASH_MODE_ON,
-	IS_FLASH_MODE_TORCH,
-	IS_FLASH_MODE_MAX
-};
-
-#define V4L2_CID_IS_CAMERA_AWB_MODE		(V4L2_CID_FIMC_IS_BASE + 403)
-enum is_awb_mode {
-	IS_AWB_AUTO,
-	IS_AWB_DAYLIGHT,
-	IS_AWB_CLOUDY,
-	IS_AWB_TUNGSTEN,
-	IS_AWB_FLUORESCENT,
-	IS_AWB_MAX
-};
-
-#define V4L2_CID_IS_CAMERA_IMAGE_EFFECT		(V4L2_CID_FIMC_IS_BASE + 404)
-enum is_image_effect {
-	IS_IMAGE_EFFECT_DISABLE,
-	IS_IMAGE_EFFECT_MONOCHROME,
-	IS_IMAGE_EFFECT_NEGATIVE_MONO,
-	IS_IMAGE_EFFECT_NEGATIVE_COLOR,
-	IS_IMAGE_EFFECT_SEPIA,
-	IS_IMAGE_EFFECT_SEPIA_CB,
-	IS_IMAGE_EFFECT_SEPIA_CR,
-	IS_IMAGE_EFFECT_NEGATIVE,
-	IS_IMAGE_EFFECT_ARTFREEZE,
-	IS_IMAGE_EFFECT_EMBOSSING,
-	IS_IMAGE_EFFECT_SILHOUETTE,
-	IS_IMAGE_EFFECT_MAX
-};
-
-#define V4L2_CID_IS_CAMERA_ISO			(V4L2_CID_FIMC_IS_BASE + 405)
-enum is_iso {
-	IS_ISO_AUTO,
-	IS_ISO_50,
-	IS_ISO_100,
-	IS_ISO_200,
-	IS_ISO_400,
-	IS_ISO_800,
-	IS_ISO_1600,
-	IS_ISO_MAX
-};
-
-#define V4L2_CID_IS_CAMERA_CONTRAST		(V4L2_CID_FIMC_IS_BASE + 406)
-enum is_contrast {
-	IS_CONTRAST_AUTO,
-	IS_CONTRAST_MINUS_2,
-	IS_CONTRAST_MINUS_1,
-	IS_CONTRAST_DEFAULT,
-	IS_CONTRAST_PLUS_1,
-	IS_CONTRAST_PLUS_2,
-	IS_CONTRAST_MAX
-};
-
-#define V4L2_CID_IS_CAMERA_SATURATION		(V4L2_CID_FIMC_IS_BASE + 407)
-enum is_saturation {
-	IS_SATURATION_MINUS_2,
-	IS_SATURATION_MINUS_1,
-	IS_SATURATION_DEFAULT,
-	IS_SATURATION_PLUS_1,
-	IS_SATURATION_PLUS_2,
-	IS_SATURATION_MAX
-};
-
-#define V4L2_CID_IS_CAMERA_SHARPNESS		(V4L2_CID_FIMC_IS_BASE + 408)
-enum is_sharpness {
-	IS_SHARPNESS_MINUS_2,
-	IS_SHARPNESS_MINUS_1,
-	IS_SHARPNESS_DEFAULT,
-	IS_SHARPNESS_PLUS_1,
-	IS_SHARPNESS_PLUS_2,
-	IS_SHARPNESS_MAX
-};
-
-#define V4L2_CID_IS_CAMERA_EXPOSURE		(V4L2_CID_FIMC_IS_BASE + 409)
-enum is_exposure {
-	IS_EXPOSURE_MINUS_4,
-	IS_EXPOSURE_MINUS_3,
-	IS_EXPOSURE_MINUS_2,
-	IS_EXPOSURE_MINUS_1,
-	IS_EXPOSURE_DEFAULT,
-	IS_EXPOSURE_PLUS_1,
-	IS_EXPOSURE_PLUS_2,
-	IS_EXPOSURE_PLUS_3,
-	IS_EXPOSURE_PLUS_4,
-	IS_EXPOSURE_MAX
-};
-
-#define V4L2_CID_IS_CAMERA_BRIGHTNESS		(V4L2_CID_FIMC_IS_BASE + 410)
-enum is_brightness {
-	IS_BRIGHTNESS_MINUS_2,
-	IS_BRIGHTNESS_MINUS_1,
-	IS_BRIGHTNESS_DEFAULT,
-	IS_BRIGHTNESS_PLUS_1,
-	IS_BRIGHTNESS_PLUS_2,
-	IS_BRIGHTNESS_MAX
-};
-
-#define V4L2_CID_IS_CAMERA_HUE			(V4L2_CID_FIMC_IS_BASE + 411)
-enum is_hue {
-	IS_HUE_MINUS_2,
-	IS_HUE_MINUS_1,
-	IS_HUE_DEFAULT,
-	IS_HUE_PLUS_1,
-	IS_HUE_PLUS_2,
-	IS_HUE_MAX
-};
-
-#define V4L2_CID_IS_CAMERA_METERING		(V4L2_CID_FIMC_IS_BASE + 412)
-enum is_metering {
-	IS_METERING_AVERAGE,
-	IS_METERING_SPOT,
-	IS_METERING_MATRIX,
-	IS_METERING_CENTER,
-	IS_METERING_MAX
-};
-#define V4L2_CID_IS_CAMERA_METERING_POSITION_X	(V4L2_CID_FIMC_IS_BASE + 500)
-#define V4L2_CID_IS_CAMERA_METERING_POSITION_Y	(V4L2_CID_FIMC_IS_BASE + 501)
-#define V4L2_CID_IS_CAMERA_METERING_WINDOW_X	(V4L2_CID_FIMC_IS_BASE + 502)
-#define V4L2_CID_IS_CAMERA_METERING_WINDOW_Y	(V4L2_CID_FIMC_IS_BASE + 503)
-
-#define V4L2_CID_IS_CAMERA_AFC_MODE		(V4L2_CID_FIMC_IS_BASE + 413)
-enum is_afc_mode {
-	IS_AFC_DISABLE,
-	IS_AFC_AUTO,
-	IS_AFC_MANUAL_50HZ,
-	IS_AFC_MANUAL_60HZ,
-	IS_AFC_MAX
-};
-
-#define V4L2_CID_IS_AWB_LOCK_UNLOCK		(V4L2_CID_FIMC_IS_BASE + 496)
-enum is_awb_lock_unlock {
-	IS_AWB_LOCK,
-	IS_AWB_UNLOCK,
-	IS_AWB_LOCK_UNLOCK_MAX
-};
-
-#define V4L2_CID_IS_AE_LOCK_UNLOCK		(V4L2_CID_FIMC_IS_BASE + 497)
-enum is_ae_lock_unlock {
-	IS_AE_LOCK,
-	IS_AE_UNLOCK,
-	IS_AE_LOCK_UNLOCK_MAX
-};
-
-#define V4L2_CID_IS_FD_GET_FACE_COUNT			(V4L2_CID_FIMC_IS_BASE + 600)
-#define V4L2_CID_IS_FD_GET_FACE_FRAME_NUMBER		(V4L2_CID_FIMC_IS_BASE + 601)
-#define V4L2_CID_IS_FD_GET_FACE_CONFIDENCE		(V4L2_CID_FIMC_IS_BASE + 602)
-#define V4L2_CID_IS_FD_GET_FACE_SMILE_LEVEL		(V4L2_CID_FIMC_IS_BASE + 603)
-#define V4L2_CID_IS_FD_GET_FACE_BLINK_LEVEL		(V4L2_CID_FIMC_IS_BASE + 604)
-#define V4L2_CID_IS_FD_GET_FACE_TOPLEFT_X		(V4L2_CID_FIMC_IS_BASE + 605)
-#define V4L2_CID_IS_FD_GET_FACE_TOPLEFT_Y		(V4L2_CID_FIMC_IS_BASE + 606)
-#define V4L2_CID_IS_FD_GET_FACE_BOTTOMRIGHT_X		(V4L2_CID_FIMC_IS_BASE + 607)
-#define V4L2_CID_IS_FD_GET_FACE_BOTTOMRIGHT_Y		(V4L2_CID_FIMC_IS_BASE + 608)
-#define V4L2_CID_IS_FD_GET_LEFT_EYE_TOPLEFT_X		(V4L2_CID_FIMC_IS_BASE + 609)
-#define V4L2_CID_IS_FD_GET_LEFT_EYE_TOPLEFT_Y		(V4L2_CID_FIMC_IS_BASE + 610)
-#define V4L2_CID_IS_FD_GET_LEFT_EYE_BOTTOMRIGHT_X	(V4L2_CID_FIMC_IS_BASE + 611)
-#define V4L2_CID_IS_FD_GET_LEFT_EYE_BOTTOMRIGHT_Y	(V4L2_CID_FIMC_IS_BASE + 612)
-#define V4L2_CID_IS_FD_GET_RIGHT_EYE_TOPLEFT_X		(V4L2_CID_FIMC_IS_BASE + 613)
-#define V4L2_CID_IS_FD_GET_RIGHT_EYE_TOPLEFT_Y		(V4L2_CID_FIMC_IS_BASE + 614)
-#define V4L2_CID_IS_FD_GET_RIGHT_EYE_BOTTOMRIGHT_X	(V4L2_CID_FIMC_IS_BASE + 615)
-#define V4L2_CID_IS_FD_GET_RIGHT_EYE_BOTTOMRIGHT_Y	(V4L2_CID_FIMC_IS_BASE + 616)
-#define V4L2_CID_IS_FD_GET_MOUTH_TOPLEFT_X		(V4L2_CID_FIMC_IS_BASE + 617)
-#define V4L2_CID_IS_FD_GET_MOUTH_TOPLEFT_Y		(V4L2_CID_FIMC_IS_BASE + 618)
-#define V4L2_CID_IS_FD_GET_MOUTH_BOTTOMRIGHT_X		(V4L2_CID_FIMC_IS_BASE + 619)
-#define V4L2_CID_IS_FD_GET_MOUTH_BOTTOMRIGHT_Y		(V4L2_CID_FIMC_IS_BASE + 620)
-#define V4L2_CID_IS_FD_GET_ANGLE			(V4L2_CID_FIMC_IS_BASE + 621)
-#define V4L2_CID_IS_FD_GET_YAW_ANGLE			(V4L2_CID_FIMC_IS_BASE + 622)
-#define V4L2_CID_IS_FD_GET_NEXT				(V4L2_CID_FIMC_IS_BASE + 623)
-#define V4L2_CID_IS_FD_GET_DATA				(V4L2_CID_FIMC_IS_BASE + 624)
-
-#define V4L2_CID_IS_FD_SET_MAX_FACE_NUMBER		(V4L2_CID_FIMC_IS_BASE + 650)
-#define V4L2_CID_IS_FD_SET_ROLL_ANGLE			(V4L2_CID_FIMC_IS_BASE + 651)
-
-enum is_fd_roll_angle {
-	/* 0, 45, 0, -45 */
-	IS_FD_ROLL_ANGLE_BASIC		= 0,
-	/* 0, 30, 0, -30, 0, 45, 0, -45 */
-	IS_FD_ROLL_ANGLE_PRECISE_BASIC	= 1,
-	/* 0, 90, 0, -90 */
-	IS_FD_ROLL_ANGLE_SIDES		= 2,
-	/* 0, 90, 0, -90 0, 45, 0, -45 */
-	IS_FD_ROLL_ANGLE_PRECISE_SIDES	= 3,
-	/* 0, 90, 0, -90, 0, 180 */
-	IS_FD_ROLL_ANGLE_FULL		= 4,
-	/* 0, 90, 0, -90, 0, 180, 0, 135, 0, -135 */
-	IS_FD_ROLL_ANGLE_PRECISE_FULL	= 5,
-};
-
-#define V4L2_CID_IS_FD_SET_YAW_ANGLE	(V4L2_CID_FIMC_IS_BASE + 652)
-enum is_fd_yaw_angle {
-	IS_FD_YAW_ANGLE_0	= 0,
-	IS_FD_YAW_ANGLE_45	= 1,
-	IS_FD_YAW_ANGLE_90	= 2,
-	IS_FD_YAW_ANGLE_45_90	= 3,
-};
-
-#define V4L2_CID_IS_FD_SET_SMILE_MODE	(V4L2_CID_FIMC_IS_BASE + 653)
-enum is_fd_smile_mode {
-	IS_FD_SMILE_MODE_DISABLE	= 0,
-	IS_FD_SMILE_MODE_ENABLE		= 1,
-};
-
-#define V4L2_CID_IS_FD_SET_BLINK_MODE	(V4L2_CID_FIMC_IS_BASE + 654)
-enum is_fd_blink_mode {
-	IS_FD_BLINK_MODE_DISABLE	= 0,
-	IS_FD_BLINK_MODE_ENABLE		= 1,
-};
-
-#define V4L2_CID_IS_FD_SET_EYE_DETECT_MODE	(V4L2_CID_FIMC_IS_BASE + 655)
-enum is_fd_eye_detect_mode {
-	IS_FD_EYE_DETECT_DISABLE	= 0,
-	IS_FD_EYE_DETECT_ENABLE		= 1,
-};
-
-#define V4L2_CID_IS_FD_SET_MOUTH_DETECT_MODE	(V4L2_CID_FIMC_IS_BASE + 656)
-enum is_fd_mouth_detect_mode {
-	IS_FD_MOUTH_DETECT_DISABLE	= 0,
-	IS_FD_MOUTH_DETECT_ENABLE	= 1,
-};
-
-#define V4L2_CID_IS_FD_SET_ORIENTATION_MODE  (V4L2_CID_FIMC_IS_BASE + 657)
-enum is_fd_orientation_mode {
-	IS_FD_ORIENTATION_DISABLE	= 0,
-	IS_FD_ORIENTATION_ENABLE	= 1,
-};
-
-#define V4L2_CID_IS_FD_SET_ORIENTATION	(V4L2_CID_FIMC_IS_BASE + 658)
-#define V4L2_CID_IS_FD_SET_DATA_ADDRESS	(V4L2_CID_FIMC_IS_BASE + 659)
-
-#define V4L2_CID_IS_SET_ISP			(V4L2_CID_FIMC_IS_BASE + 440)
-enum is_isp_bypass_mode {
-	IS_ISP_BYPASS_DISABLE,
-	IS_ISP_BYPASS_ENABLE,
-	IS_ISP_BYPASS_MAX
-};
-
-#define V4L2_CID_IS_SET_DRC			(V4L2_CID_FIMC_IS_BASE + 441)
-enum is_drc_bypass_mode {
-	IS_DRC_BYPASS_DISABLE,
-	IS_DRC_BYPASS_ENABLE,
-	IS_DRC_BYPASS_MAX
-};
-
-#define V4L2_CID_IS_SET_FD			(V4L2_CID_FIMC_IS_BASE + 442)
-enum is_fd_bypass_mode {
-	IS_FD_BYPASS_DISABLE,
-	IS_FD_BYPASS_ENABLE,
-	IS_FD_BYPASS_MAX
-};
-
-#define V4L2_CID_IS_SET_ODC			(V4L2_CID_FIMC_IS_BASE + 443)
-enum is_odc_bypass_mode {
-	IS_ODC_BYPASS_DISABLE,
-	IS_ODC_BYPASS_ENABLE,
-	IS_ODC_BYPASS_MAX
-};
-
-#define V4L2_CID_IS_SET_DIS			(V4L2_CID_FIMC_IS_BASE + 444)
-enum is_dis_bypass_mode {
-	IS_DIS_BYPASS_DISABLE,
-	IS_DIS_BYPASS_ENABLE,
-	IS_DIS_BYPASS_MAX
-};
-
-#define V4L2_CID_IS_SET_3DNR			(V4L2_CID_FIMC_IS_BASE + 445)
-enum is_tdnr_bypass_mode {
-	IS_TDNR_BYPASS_DISABLE,
-	IS_TDNR_BYPASS_ENABLE,
-	IS_TDNR_BYPASS_MAX
-};
-
-#define V4L2_CID_IS_SET_SCALERC			(V4L2_CID_FIMC_IS_BASE + 446)
-enum is_scalerc_bypass_mode {
-	IS_SCALERC_BYPASS_DISABLE,
-	IS_SCALERC_BYPASS_ENABLE,
-	IS_SCALERC_BYPASS_MAX
-};
-
-#define V4L2_CID_IS_SET_SCALERP			(V4L2_CID_FIMC_IS_BASE + 446)
-enum is_scalerp_bypass_mode {
-	IS_SCALERP_BYPASS_DISABLE,
-	IS_SCALERP_BYPASS_ENABLE,
-	IS_SCALERP_BYPASS_MAX
-};
-
-#define V4L2_CID_IS_ROTATION_MODE		(V4L2_CID_FIMC_IS_BASE + 450)
-enum is_rotation_mode {
-	IS_ROTATION_0,
-	IS_ROTATION_90,
-	IS_ROTATION_180,
-	IS_ROTATION_270,
-	IS_ROTATION_MAX
-};
-
-#define V4L2_CID_IS_3DNR_1ST_FRAME_MODE		(V4L2_CID_FIMC_IS_BASE + 451)
-enum is_tdnr_1st_frame_mode {
-	IS_TDNR_1ST_FRAME_NOPROCESSING,
-	IS_TDNR_1ST_FRAME_2DNR,
-	IS_TDNR_MAX
-};
-
-#define V4L2_CID_IS_CAMERA_OBJECT_POSITION_X	(V4L2_CID_FIMC_IS_BASE + 452)
-#define V4L2_CID_IS_CAMERA_OBJECT_POSITION_Y	(V4L2_CID_FIMC_IS_BASE + 453)
-#define V4L2_CID_IS_CAMERA_WINDOW_SIZE_X	(V4L2_CID_FIMC_IS_BASE + 454)
-#define V4L2_CID_IS_CAMERA_WINDOW_SIZE_Y	(V4L2_CID_FIMC_IS_BASE + 455)
-
-#define V4L2_CID_IS_CAMERA_EXIF_EXPTIME		(V4L2_CID_FIMC_IS_BASE + 456)
-#define V4L2_CID_IS_CAMERA_EXIF_FLASH		(V4L2_CID_FIMC_IS_BASE + 457)
-#define V4L2_CID_IS_CAMERA_EXIF_ISO		(V4L2_CID_FIMC_IS_BASE + 458)
-#define V4L2_CID_IS_CAMERA_EXIF_SHUTTERSPEED	(V4L2_CID_FIMC_IS_BASE + 459)
-#define V4L2_CID_IS_CAMERA_EXIF_BRIGHTNESS	(V4L2_CID_FIMC_IS_BASE + 460)
-
-#define V4L2_CID_IS_CAMERA_ISP_SEL_INPUT	(V4L2_CID_FIMC_IS_BASE + 461)
-enum is_isp_sel_input {
-	IS_ISP_INPUT_OTF,
-	IS_ISP_INPUT_DMA1,
-	IS_ISP_INPUT_DMA2,
-	IS_ISP_INPUT_DMA12,
-	IS_ISP_INPUT_MAX
-};
-
-#define V4L2_CID_IS_CAMERA_ISP_SEL_OUTPUT	(V4L2_CID_FIMC_IS_BASE + 462)
-enum is_isp_sel_output {
-	IS_ISP_OUTPUT_OTF,
-	IS_ISP_OUTPUT_DMA1,
-	IS_ISP_OUTPUT_DMA2,
-	IS_ISP_OUTPUT_DMA12,
-	IS_ISP_OUTPUT_OTF_DMA1,
-	IS_ISP_OUTPUT_OTF_DMA2,
-	IS_ISP_OUTPUT_OTF_DMA12,
-	IS_ISP_OUTPUT_MAX
-};
-
-#define V4L2_CID_IS_CAMERA_DRC_SEL_INPUT	(V4L2_CID_FIMC_IS_BASE + 463)
-enum is_drc_sel_input {
-	IS_DRC_INPUT_OTF,
-	IS_DRC_INPUT_DMA,
-	IS_DRC_INPUT_MAX
-};
-
-#define V4L2_CID_IS_CAMERA_FD_SEL_INPUT		(V4L2_CID_FIMC_IS_BASE + 464)
-enum is_fd_sel_input {
-	IS_FD_INPUT_OTF,
-	IS_FD_INPUT_DMA,
-	IS_FD_INPUT_MAX
-};
-
-#define V4L2_CID_IS_CAMERA_INIT_WIDTH		(V4L2_CID_FIMC_IS_BASE + 465)
-#define V4L2_CID_IS_CAMERA_INIT_HEIGHT		(V4L2_CID_FIMC_IS_BASE + 466)
-
-#define V4L2_CID_IS_CMD_ISP			(V4L2_CID_FIMC_IS_BASE + 467)
-enum is_isp_cmd_mode {
-	IS_ISP_COMMAND_STOP,
-	IS_ISP_COMMAND_START,
-	IS_ISP_COMMAND_MAX
-};
-
-#define V4L2_CID_IS_CMD_DRC			(V4L2_CID_FIMC_IS_BASE + 468)
-enum is_drc_cmd_mode {
-	IS_DRC_COMMAND_STOP,
-	IS_DRC_COMMAND_START,
-	IS_DRC_COMMAND_MAX
-};
-
-#define V4L2_CID_IS_CMD_FD			(V4L2_CID_FIMC_IS_BASE + 469)
-enum is_fd_cmd_mode {
-	IS_FD_COMMAND_STOP,
-	IS_FD_COMMAND_START,
-	IS_FD_COMMAND_MAX
-};
-
-#define V4L2_CID_IS_CMD_ODC			(V4L2_CID_FIMC_IS_BASE + 470)
-enum is_odc_cmd_mode {
-	IS_ODC_COMMAND_STOP,
-	IS_ODC_COMMAND_START,
-	IS_ODC_COMMAND_MAX
-};
-
-#define V4L2_CID_IS_CMD_DIS			(V4L2_CID_FIMC_IS_BASE + 471)
-enum is_dis_cmd_mode {
-	IS_DIS_COMMAND_STOP,
-	IS_DIS_COMMAND_START,
-	IS_DIS_COMMAND_MAX
-};
-
-#define V4L2_CID_IS_CMD_TDNR			(V4L2_CID_FIMC_IS_BASE + 472)
-enum is_tdnr_cmd_mode {
-	IS_TDNR_COMMAND_STOP,
-	IS_TDNR_COMMAND_START,
-	IS_TDNR_COMMAND_MAX
-};
-
-#define V4L2_CID_IS_CMD_SCALERC			(V4L2_CID_FIMC_IS_BASE + 473)
-enum is_scalerc_cmd_mode {
-	IS_SCALERC_COMMAND_STOP,
-	IS_SCALERC_COMMAND_START,
-	IS_SCALERC_COMMAND_MAX
-};
-
-#define V4L2_CID_IS_CMD_SCALERP			(V4L2_CID_FIMC_IS_BASE + 474)
-enum is_scalerp_cmd_mode {
-	IS_SCALERP_COMMAND_STOP,
-	IS_SCALERP_COMMAND_START,
-	IS_SCALERP_COMMAND_MAX
-};
-
-#define V4L2_CID_IS_GET_SENSOR_OFFSET_X		(V4L2_CID_FIMC_IS_BASE + 480)
-#define V4L2_CID_IS_GET_SENSOR_OFFSET_Y		(V4L2_CID_FIMC_IS_BASE + 481)
-#define V4L2_CID_IS_GET_SENSOR_WIDTH		(V4L2_CID_FIMC_IS_BASE + 482)
-#define V4L2_CID_IS_GET_SENSOR_HEIGHT		(V4L2_CID_FIMC_IS_BASE + 483)
-
-#define V4L2_CID_IS_GET_FRAME_VALID		(V4L2_CID_FIMC_IS_BASE + 484)
-#define V4L2_CID_IS_SET_FRAME_VALID		(V4L2_CID_FIMC_IS_BASE + 485)
-#define V4L2_CID_IS_GET_FRAME_BADMARK		(V4L2_CID_FIMC_IS_BASE + 486)
-#define V4L2_CID_IS_SET_FRAME_BADMARK		(V4L2_CID_FIMC_IS_BASE + 487)
-#define V4L2_CID_IS_GET_FRAME_CAPTURED		(V4L2_CID_FIMC_IS_BASE + 488)
-#define V4L2_CID_IS_SET_FRAME_CAPTURED		(V4L2_CID_FIMC_IS_BASE + 489)
-#define V4L2_CID_IS_SET_FRAME_NUMBER		(V4L2_CID_FIMC_IS_BASE + 490)
-#define V4L2_CID_IS_GET_FRAME_NUMBER		(V4L2_CID_FIMC_IS_BASE + 491)
-#define V4L2_CID_IS_CLEAR_FRAME_NUMBER		(V4L2_CID_FIMC_IS_BASE + 492)
-#define V4L2_CID_IS_GET_LOSTED_FRAME_NUMBER	(V4L2_CID_FIMC_IS_BASE + 493)
-#define V4L2_CID_IS_ISP_DMA_BUFFER_NUM		(V4L2_CID_FIMC_IS_BASE + 494)
-#define V4L2_CID_IS_ISP_DMA_BUFFER_ADDRESS	(V4L2_CID_FIMC_IS_BASE + 495)
-
-#define V4L2_CID_IS_ZOOM_STATE			(V4L2_CID_FIMC_IS_BASE + 660)
-#define V4L2_CID_IS_ZOOM_MAX_LEVEL		(V4L2_CID_FIMC_IS_BASE + 661)
-#define V4L2_CID_IS_ZOOM			(V4L2_CID_FIMC_IS_BASE + 662)
-#define V4L2_CID_IS_FW_DEBUG_REGION_ADDR	(V4L2_CID_FIMC_IS_BASE + 663)
-
-#define V4L2_CID_IS_TUNE_SEL_ENTRY		(V4L2_CID_FIMC_IS_TUNE_BASE)
-#define V4L2_CID_IS_TUNE_SENSOR_EXPOSURE	(V4L2_CID_FIMC_IS_TUNE_BASE + 1)
-#define V4L2_CID_IS_TUNE_SENSOR_ANALOG_GAIN	(V4L2_CID_FIMC_IS_TUNE_BASE + 2)
-#define V4L2_CID_IS_TUNE_SENSOR_FRAME_RATE	(V4L2_CID_FIMC_IS_TUNE_BASE + 3)
-#define V4L2_CID_IS_TUNE_SENSOR_ACTUATOR_POS	(V4L2_CID_FIMC_IS_TUNE_BASE + 4)
-
-enum v4l2_blur {
-	BLUR_LEVEL_0 = 0,
-	BLUR_LEVEL_1,
-	BLUR_LEVEL_2,
-	BLUR_LEVEL_3,
-	BLUR_LEVEL_MAX,
-};
-
-#if 1
-#define V4L2_CID_CAMERA_SCENE_MODE		(V4L2_CID_PRIVATE_BASE+70)
-enum v4l2_scene_mode {
-	SCENE_MODE_BASE,
-	SCENE_MODE_NONE,
-	SCENE_MODE_PORTRAIT,
-	SCENE_MODE_NIGHTSHOT,
-	SCENE_MODE_BACK_LIGHT,
-	SCENE_MODE_LANDSCAPE,
-	SCENE_MODE_SPORTS,
-	SCENE_MODE_PARTY_INDOOR,
-	SCENE_MODE_BEACH_SNOW,
-	SCENE_MODE_SUNSET,
-	SCENE_MODE_DUSK_DAWN,
-	SCENE_MODE_FALL_COLOR,
-	SCENE_MODE_FIREWORKS,
-	SCENE_MODE_TEXT,
-	SCENE_MODE_CANDLE_LIGHT,
-	SCENE_MODE_MAX,
-};
-
-#define V4L2_CID_CAMERA_FLASH_MODE		(V4L2_CID_PRIVATE_BASE+71)
-enum v4l2_flash_mode {
-	FLASH_MODE_BASE,
-	FLASH_MODE_OFF,
-	FLASH_MODE_AUTO,
-	FLASH_MODE_ON,
-	FLASH_MODE_TORCH,
-	FLASH_MODE_RED_EYE,
-	FLASH_MODE_FILL_IN,
-	FLASH_MODE_SLOW_SYNC,
-	FLASH_MODE_RED_EYE_FIX,
-	FLASH_MODE_MAX,
-};
-
-#define V4L2_CID_CAMERA_BRIGHTNESS		(V4L2_CID_PRIVATE_BASE+72)
-enum v4l2_ev_mode {
-	EV_MINUS_4	= -4,
-	EV_MINUS_3	= -3,
-	EV_MINUS_2	= -2,
-	EV_MINUS_1	= -1,
-	EV_DEFAULT	= 0,
-	EV_PLUS_1	= 1,
-	EV_PLUS_2	= 2,
-	EV_PLUS_3	= 3,
-	EV_PLUS_4	= 4,
-	EV_MAX,
-	EV_MAX_V4L2	= EV_MAX,
-};
-
-enum v4l2_exposure {
-	EXPOSURE_MINUS_6 = -6,
-	EXPOSURE_MINUS_5 = -5,
-	EXPOSURE_MINUS_4 = -4,
-	EXPOSURE_MINUS_3 = -3,
-	EXPOSURE_MINUS_2 = -2,
-	EXPOSURE_MINUS_1 = -1,
-	EXPOSURE_DEFAULT = 0,
-	EXPOSURE_PLUS_1	= 1,
-	EXPOSURE_PLUS_2	= 2,
-	EXPOSURE_PLUS_3	= 3,
-	EXPOSURE_PLUS_4	= 4,
-	EXPOSURE_PLUS_5	= 5,
-	EXPOSURE_PLUS_6	= 6,
-	EXPOSURE_MAX,
-};
-
-#define V4L2_CID_CAMERA_WHITE_BALANCE	(V4L2_CID_PRIVATE_BASE+73)
-enum v4l2_wb_mode {
-	WHITE_BALANCE_BASE = 0,
-	WHITE_BALANCE_AUTO,
-	WHITE_BALANCE_SUNNY,
-	WHITE_BALANCE_CLOUDY,
-	WHITE_BALANCE_TUNGSTEN,
-	WHITE_BALANCE_FLUORESCENT,
-	WHITE_BALANCE_FLUORESCENT_H,
-	WHITE_BALANCE_FLUORESCENT_L,
-	WHITE_BALANCE_CUSTOM,
-	WHITE_BALANCE_K,
-	WHITE_BALANCE_MAX,
-};
-
-#define V4L2_CID_CAMERA_EFFECT			(V4L2_CID_PRIVATE_BASE+74)
-enum v4l2_effect_mode {
-	IMAGE_EFFECT_BASE = 0,
-	IMAGE_EFFECT_NONE,
-	IMAGE_EFFECT_BNW,
-	IMAGE_EFFECT_SEPIA,
-	IMAGE_EFFECT_AQUA,
-	IMAGE_EFFECT_ANTIQUE,
-	IMAGE_EFFECT_NEGATIVE,
-	IMAGE_EFFECT_SHARPEN,
-	IMAGE_EFFECT_SKETCH,
-	IMAGE_EFFECT_WASHED,
-	IMAGE_EFFECT_VINTAGE_WARM,
-	IMAGE_EFFECT_VINTAGE_COLD,
-	IMAGE_EFFECT_SOLARIZE,
-	IMAGE_EFFECT_POSTERIZE,
-	IMAGE_EFFECT_POINT_BLUE,
-	IMAGE_EFFECT_POINT_RED_YELLOW,
-	IMAGE_EFFECT_POINT_COLOR_3,
-	IMAGE_EFFECT_POINT_GREEN,
-	IMAGE_EFFECT_MAX,
-};
-
-#define V4L2_CID_CAMERA_ISO		(V4L2_CID_PRIVATE_BASE+75)
-enum v4l2_iso_mode {
-	ISO_AUTO = 0,
-	ISO_50,
-	ISO_100,
-	ISO_200,
-	ISO_400,
-	ISO_800,
-	ISO_1600,
-	ISO_SPORTS,
-	ISO_NIGHT,
-	ISO_MOVIE,
-	ISO_MAX,
-};
-
-#define V4L2_CID_CAMERA_METERING	(V4L2_CID_PRIVATE_BASE+76)
-enum v4l2_metering_mode {
-	METERING_BASE = 0,
-	METERING_MATRIX,
-	METERING_CENTER,
-	METERING_SPOT,
-	METERING_MAX,
-};
-
-#define V4L2_CID_CAMERA_CONTRAST	(V4L2_CID_PRIVATE_BASE+77)
-enum v4l2_contrast_mode {
-	CONTRAST_MINUS_4 = 0,
-	CONTRAST_MINUS_3,
-	CONTRAST_MINUS_2,
-	CONTRAST_MINUS_1,
-	CONTRAST_DEFAULT,
-	CONTRAST_PLUS_1,
-	CONTRAST_PLUS_2,
-	CONTRAST_PLUS_3,
-	CONTRAST_PLUS_4,
-	CONTRAST_MAX,
-};
-
-#define V4L2_CID_CAMERA_SATURATION		(V4L2_CID_PRIVATE_BASE+78)
-enum v4l2_saturation_mode {
-	SATURATION_MINUS_2 = 0,
-	SATURATION_MINUS_1,
-	SATURATION_DEFAULT,
-	SATURATION_PLUS_1,
-	SATURATION_PLUS_2,
-	SATURATION_MAX,
-};
-
-#define V4L2_CID_CAMERA_SHARPNESS		(V4L2_CID_PRIVATE_BASE+79)
-enum v4l2_sharpness_mode {
-	SHARPNESS_MINUS_2 = 0,
-	SHARPNESS_MINUS_1,
-	SHARPNESS_DEFAULT,
-	SHARPNESS_PLUS_1,
-	SHARPNESS_PLUS_2,
-	SHARPNESS_PLUS_3,
-	SHARPNESS_MAX,
-};
-
-#define V4L2_CID_CAMERA_WDR		(V4L2_CID_PRIVATE_BASE+80)
-enum v4l2_wdr_mode {
-	WDR_OFF,
-	WDR_ON,
-	WDR_MAX,
-};
-
-#define V4L2_CID_CAMERA_ANTI_SHAKE		(V4L2_CID_PRIVATE_BASE+81)
-enum v4l2_anti_shake_mode {
-	ANTI_SHAKE_OFF,
-	ANTI_SHAKE_STILL_ON,
-	ANTI_SHAKE_MOVIE_ON,
-	ANTI_SHAKE_MAX,
-};
-
-#define V4L2_CID_CAMERA_TOUCH_AF_START_STOP (V4L2_CID_PRIVATE_BASE+82)
-enum v4l2_touch_af {
-	TOUCH_AF_STOP = 0,
-	TOUCH_AF_START,
-	TOUCH_AF_MAX,
-};
-
-#define V4L2_CID_CAMERA_SMART_AUTO		(V4L2_CID_PRIVATE_BASE+83)
-enum v4l2_smart_auto {
-	SMART_AUTO_OFF = 0,
-	SMART_AUTO_ON,
-	SMART_AUTO_MAX,
-};
-
-#define V4L2_CID_CAMERA_VINTAGE_MODE		(V4L2_CID_PRIVATE_BASE+84)
-enum v4l2_vintage_mode {
-	VINTAGE_MODE_BASE,
-	VINTAGE_MODE_OFF,
-	VINTAGE_MODE_NORMAL,
-	VINTAGE_MODE_WARM,
-	VINTAGE_MODE_COOL,
-	VINTAGE_MODE_BNW,
-	VINTAGE_MODE_MAX,
-};
-
-#define V4L2_CID_CAMERA_JPEG_QUALITY		(V4L2_CID_PRIVATE_BASE+85)
-/* (V4L2_CID_PRIVATE_BASE+86) */
-#define V4L2_CID_CAMERA_GPS_LATITUDE	(V4L2_CID_CAMERA_CLASS_BASE+30)
-/* (V4L2_CID_PRIVATE_BASE+87) */
-#define V4L2_CID_CAMERA_GPS_LONGITUDE	(V4L2_CID_CAMERA_CLASS_BASE + 31)
-/* (V4L2_CID_PRIVATE_BASE+88) */
-#define V4L2_CID_CAMERA_GPS_TIMESTAMP	(V4L2_CID_CAMERA_CLASS_BASE + 32)
-/* (V4L2_CID_PRIVATE_BASE+89)*/
-#define V4L2_CID_CAMERA_GPS_ALTITUDE	(V4L2_CID_CAMERA_CLASS_BASE + 33)
-#define V4L2_CID_CAMERA_EXIF_TIME_INFO	(V4L2_CID_CAMERA_CLASS_BASE + 34)
-#define V4L2_CID_CAMERA_GPS_PROCESSINGMETHOD	(V4L2_CID_CAMERA_CLASS_BASE+35)
-
-#define V4L2_CID_FOCUS_AUTO_MODE				(V4L2_CID_CAMERA_CLASS_BASE+36)
-enum v4l2_focus_mode_type {
-	V4L2_FOCUS_AUTO_NORMAL = 0,
-	V4L2_FOCUS_AUTO_MACRO,
-	V4L2_FOCUS_AUTO_CONTINUOUS,
-	V4L2_FOCUS_AUTO_FACE_DETECTION,
-	V4L2_FOCUS_AUTO_RECTANGLE,
-	V4L2_FOCUS_AUTO_MAX,
-};
-#define V4L2_CID_FOCUS_AUTO_RECTANGLE_LEFT		(V4L2_CID_CAMERA_CLASS_BASE+37)
-#define V4L2_CID_FOCUS_AUTO_RECTANGLE_TOP		(V4L2_CID_CAMERA_CLASS_BASE+38)
-#define V4L2_CID_FOCUS_AUTO_RECTANGLE_WIDTH		(V4L2_CID_CAMERA_CLASS_BASE+39)
-#define V4L2_CID_FOCUS_AUTO_RECTANGLE_HEIGHT		(V4L2_CID_CAMERA_CLASS_BASE+40)
-
-#define V4L2_CID_CAMERA_ZOOM	(V4L2_CID_PRIVATE_BASE+90)
-enum v4l2_zoom_level {
-	ZOOM_LEVEL_0 = 0,
-	ZOOM_LEVEL_1,
-	ZOOM_LEVEL_2,
-	ZOOM_LEVEL_3,
-	ZOOM_LEVEL_4,
-	ZOOM_LEVEL_5,
-	ZOOM_LEVEL_6,
-	ZOOM_LEVEL_7,
-	ZOOM_LEVEL_8,
-	ZOOM_LEVEL_9,
-	ZOOM_LEVEL_10,
-	ZOOM_LEVEL_11,
-	ZOOM_LEVEL_12,
-	ZOOM_LEVEL_MAX = 31,
-};
-
-#define V4L2_CID_CAMERA_FACE_DETECTION		(V4L2_CID_PRIVATE_BASE+91)
-enum v4l2_face_detection {
-	FACE_DETECTION_OFF = 0,
-	FACE_DETECTION_ON,
-	FACE_DETECTION_NOLINE,
-	FACE_DETECTION_ON_BEAUTY,
-	FACE_DETECTION_NORMAL,
-	FACE_DETECTION_SMILE_SHOT,
-	FACE_DETECTION_BLINK,
-	FACE_DETECTION_MAX,
-};
-
-#define V4L2_CID_CAMERA_SMART_AUTO_STATUS	(V4L2_CID_PRIVATE_BASE+92)
-enum v4l2_smart_auto_status {
-	SMART_AUTO_STATUS_AUTO = 0,
-	SMART_AUTO_STATUS_LANDSCAPE,
-	SMART_AUTO_STATUS_PORTRAIT,
-	SMART_AUTO_STATUS_MACRO,
-	SMART_AUTO_STATUS_NIGHT,
-	SMART_AUTO_STATUS_PORTRAIT_NIGHT,
-	SMART_AUTO_STATUS_BACKLIT,
-	SMART_AUTO_STATUS_PORTRAIT_BACKLIT,
-	SMART_AUTO_STATUS_ANTISHAKE,
-	SMART_AUTO_STATUS_PORTRAIT_ANTISHAKE,
-	SMART_AUTO_STATUS_MAX,
-};
-
-#define V4L2_CID_CAMERA_SET_AUTO_FOCUS		(V4L2_CID_PRIVATE_BASE+93)
-enum v4l2_auto_focus {
-	AUTO_FOCUS_OFF = 0,
-	AUTO_FOCUS_ON,
-	AUTO_FOCUS_MAX,
-};
-
-#define V4L2_CID_CAMERA_BEAUTY_SHOT		(V4L2_CID_PRIVATE_BASE+94)
-enum v4l2_beauty_shot {
-	BEAUTY_SHOT_OFF = 0,
-	BEAUTY_SHOT_ON,
-	BEAUTY_SHOT_MAX,
-};
-
-#define V4L2_CID_CAMERA_AEAWB_LOCK_UNLOCK	(V4L2_CID_PRIVATE_BASE+95)
-enum v4l2_ae_awb_lockunlock {
-	AE_UNLOCK_AWB_UNLOCK = 0,
-	AE_LOCK_AWB_UNLOCK,
-	AE_UNLOCK_AWB_LOCK,
-	AE_LOCK_AWB_LOCK,
-	AE_AWB_MAX
-};
-
-#define V4L2_CID_CAMERA_FACEDETECT_LOCKUNLOCK	(V4L2_CID_PRIVATE_BASE+96)
-enum v4l2_face_lock {
-	FACE_LOCK_OFF = 0,
-	FACE_LOCK_ON,
-	FIRST_FACE_TRACKING,
-	FACE_LOCK_MAX,
-};
-
-#define V4L2_CID_CAMERA_OBJECT_POSITION_X	(V4L2_CID_PRIVATE_BASE+97)
-#define V4L2_CID_CAMERA_OBJECT_POSITION_Y	(V4L2_CID_PRIVATE_BASE+98)
-#define V4L2_CID_CAMERA_FOCUS_MODE		(V4L2_CID_PRIVATE_BASE+99)
-enum v4l2_focusmode {
-	FOCUS_MODE_AUTO = 0,
-	FOCUS_MODE_MACRO,
-	FOCUS_MODE_FACEDETECT,
-	FOCUS_MODE_AUTO_DEFAULT,
-	FOCUS_MODE_MACRO_DEFAULT,
-	FOCUS_MODE_FACEDETECT_DEFAULT,
-	FOCUS_MODE_INFINITY,
-	FOCUS_MODE_FIXED,
-	FOCUS_MODE_CONTINOUS,
-	FOCUS_MODE_CONTINOUS_PICTURE,
-	FOCUS_MODE_CONTINOUS_PICTURE_MACRO,
-	FOCUS_MODE_CONTINOUS_VIDEO,
-	FOCUS_MODE_TOUCH,
-	FOCUS_MODE_MAX,
-	FOCUS_MODE_DEFAULT = (1 << 8),
-};
-
-#define V4L2_CID_CAMERA_OBJ_TRACKING_STATUS	(V4L2_CID_PRIVATE_BASE+100)
-enum v4l2_obj_tracking_status {
-	OBJECT_TRACKING_STATUS_BASE,
-	OBJECT_TRACKING_STATUS_PROGRESSING,
-	OBJECT_TRACKING_STATUS_SUCCESS,
-	OBJECT_TRACKING_STATUS_FAIL,
-	OBJECT_TRACKING_STATUS_MISSING,
-	OBJECT_TRACKING_STATUS_MAX,
-};
-
-#define V4L2_CID_CAMERA_OBJ_TRACKING_START_STOP	(V4L2_CID_PRIVATE_BASE+101)
-enum v4l2_ot_start_stop {
-	OT_STOP = 0,
-	OT_START,
-	OT_MAX,
-};
-
-#define V4L2_CID_CAMERA_CAF_START_STOP	(V4L2_CID_PRIVATE_BASE+102)
-enum v4l2_caf_start_stop {
-	CAF_STOP = 0,
-	CAF_START,
-	CAF_MAX,
-};
-
-#define V4L2_CID_CAMERA_AUTO_FOCUS_RESULT	(V4L2_CID_PRIVATE_BASE+103)
-enum v4l2_af_status {
-	CAMERA_AF_STATUS_IN_PROGRESS = 0,
-	CAMERA_AF_STATUS_SUCCESS,
-	CAMERA_AF_STATUS_FAIL,
-	CAMERA_AF_STATUS_1ST_SUCCESS,
-	CAMERA_AF_STATUS_RESTART,
-	CAMERA_AF_STATUS_MAX,
-};
-
-#define V4L2_CID_CAMERA_FRAME_RATE		(V4L2_CID_PRIVATE_BASE+104)
-enum v4l2_frame_rate {
-	FRAME_RATE_AUTO = 0,
-	FRAME_RATE_7 = 7,
-	FRAME_RATE_15 = 15,
-	FRAME_RATE_20 = 20,
-	FRAME_RATE_25 = 25,
-	FRAME_RATE_30 = 30,
-	FRAME_RATE_60 = 60,
-	FRAME_RATE_120 = 120,
-	FRAME_RATE_MAX
-};
-
-#define V4L2_CID_CAMERA_ANTI_BANDING		(V4L2_CID_PRIVATE_BASE+105)
-enum v4l2_anti_banding {
-	ANTI_BANDING_AUTO = 0,
-	ANTI_BANDING_50HZ = 1,
-	ANTI_BANDING_60HZ = 2,
-	ANTI_BANDING_OFF = 3,
-};
-
-#define V4L2_CID_CAMERA_SET_GAMMA	(V4L2_CID_PRIVATE_BASE+106)
-enum v4l2_gamma_mode {
-	GAMMA_OFF = 0,
-	GAMMA_ON = 1,
-	GAMMA_MAX,
-};
-
-#define V4L2_CID_CAMERA_SET_SLOW_AE	(V4L2_CID_PRIVATE_BASE+107)
-enum v4l2_slow_ae_mode {
-	SLOW_AE_OFF,
-	SLOW_AE_ON,
-	SLOW_AE_MAX,
-};
-
-#define V4L2_CID_CAMERA_BATCH_REFLECTION	(V4L2_CID_PRIVATE_BASE+108)
-#define V4L2_CID_CAMERA_EXIF_ORIENTATION	(V4L2_CID_PRIVATE_BASE+109)
-#define V4L2_CID_CAMERA_GET_LUX			(V4L2_CID_PRIVATE_BASE+110)
-
-/* s1_camera [ Defense process by ESD input ] */
-#define V4L2_CID_CAMERA_RESET			(V4L2_CID_PRIVATE_BASE+111)
-#define V4L2_CID_CAMERA_CHECK_DATALINE		(V4L2_CID_PRIVATE_BASE+112)
-#define V4L2_CID_CAMERA_CHECK_DATALINE_STOP	(V4L2_CID_PRIVATE_BASE+113)
-
-#endif
-
-/* Modify NTTS1 */
-#if defined(CONFIG_ARIES_NTT)
-#define V4L2_CID_CAMERA_AE_AWB_DISABLE_LOCK	(V4L2_CID_PRIVATE_BASE+114)
-#endif
-#define V4L2_CID_CAMERA_THUMBNAIL_NULL		(V4L2_CID_PRIVATE_BASE+115)
-#define V4L2_CID_CAMERA_SENSOR_MODE		(V4L2_CID_PRIVATE_BASE+116)
-enum v4l2_sensor_mode {
-	SENSOR_CAMERA,
-	SENSOR_MOVIE,
-};
-
-enum stream_mode_t {
-	STREAM_MODE_CAM_OFF,
-	STREAM_MODE_CAM_ON,
-	STREAM_MODE_MOVIE_OFF,
-	STREAM_MODE_MOVIE_ON,
-	STREAM_MODE_WAIT_OFF
-};
-
-#define V4L2_CID_CAMERA_EXIF_EXPTIME		(V4L2_CID_PRIVATE_BASE+117)
-#define V4L2_CID_CAMERA_EXIF_FLASH	(V4L2_CID_PRIVATE_BASE+118)
-#define V4L2_CID_CAMERA_EXIF_ISO		(V4L2_CID_PRIVATE_BASE+119)
-#define V4L2_CID_CAMERA_EXIF_TV		(V4L2_CID_PRIVATE_BASE+120)
-#define V4L2_CID_CAMERA_EXIF_BV		(V4L2_CID_PRIVATE_BASE+121)
-#define V4L2_CID_CAMERA_EXIF_EBV		(V4L2_CID_PRIVATE_BASE+122)
-#define V4L2_CID_CAMERA_CHECK_ESD		(V4L2_CID_PRIVATE_BASE+123)
-#define V4L2_CID_CAMERA_APP_CHECK		(V4L2_CID_PRIVATE_BASE+124)
-#define V4L2_CID_CAMERA_CHECK_SENSOR_STATUS	(V4L2_CID_PRIVATE_BASE+150)
-#define V4L2_CID_CAMERA_DEFAULT_FOCUS_POSITION  (V4L2_CID_PRIVATE_BASE+151)
-#define V4L2_CID_CAMERA_BUSFREQ_LOCK		(V4L2_CID_PRIVATE_BASE+125)
-#define V4L2_CID_CAMERA_BUSFREQ_UNLOCK		(V4L2_CID_PRIVATE_BASE+126)
-
-/* If you would like to control AE and AWB lock with signle command,
- * use V4L2_CID_CAMERA_AEAWB_LOCK_UNLOCK above.
- */
-#define V4L2_CID_CAMERA_AE_LOCK_UNLOCK	(V4L2_CID_PRIVATE_BASE + 127)
-enum v4l2_ae_lockunlock {
-	AE_UNLOCK = 0,
-	AE_LOCK,
-	AE_LOCK_MAX
-};
-
-#define V4L2_CID_CAMERA_AWB_LOCK_UNLOCK	(V4L2_CID_PRIVATE_BASE + 128)
-enum v4l2_awb_lockunlock {
-	AWB_UNLOCK = 0,
-	AWB_LOCK,
-	AWB_LOCK_MAX
-};
-
-#define V4L2_CID_CAMERA_SENSOR_OUTPUT_SIZE  (V4L2_CID_PRIVATE_BASE + 129)
-#define V4L2_CID_EMBEDDEDDATA_ENABLE	(V4L2_CID_PRIVATE_BASE + 130)
-#define V4L2_CID_CAMERA_JPEG_RESOLUTION	 (V4L2_CID_PRIVATE_BASE + 131)
-#define V4L2_CID_CAMERA_FACE_ZOOM  (V4L2_CID_PRIVATE_BASE + 132)
-enum v4l2_face_zoom {
-	FACE_ZOOM_STOP = 0,
-	FACE_ZOOM_START
-};
-
-/* control for post processing block in ISP */
-#define V4L2_CID_CAMERA_SET_ODC				(V4L2_CID_PRIVATE_BASE+127)
-enum set_odc_mode {
-	CAMERA_ODC_ON,
-	CAMERA_ODC_OFF
-};
-
-#define V4L2_CID_CAMERA_SET_DIS				(V4L2_CID_PRIVATE_BASE+128)
-enum set_dis_mode {
-	CAMERA_DIS_ON,
-	CAMERA_DIS_OFF
-};
-
-#define V4L2_CID_CAMERA_SET_3DNR				(V4L2_CID_PRIVATE_BASE+129)
-enum set_3dnr_mode {
-	CAMERA_3DNR_ON,
-	CAMERA_3DNR_OFF
-};
-
-#define V4L2_CID_CAMERA_BRACKET     (V4L2_CID_PRIVATE_BASE+134)
-enum v4l2_face_bracket_mode {
-	BRACKET_MODE_OFF = 0,
-	BRACKET_MODE_AEB,
-	BRACKET_MODE_WBB,
-	BRACKET_MODE_MAX,
-};
-
-#define V4L2_CID_CAMERA_BRACKET_AEB     (V4L2_CID_PRIVATE_BASE+135)
-enum v4l2_face_bracket_aeb_value {
-	BRACKET_AEB_VALUE1 = 1,
-	BRACKET_AEB_VALUE2,
-	BRACKET_AEB_VALUE3,
-	BRACKET_AEB_VALUE4,
-	BRACKET_AEB_VALUE5,
-	BRACKET_AEB_VALUE6,
-};
-
-#define V4L2_CID_CAMERA_BRACKET_WBB     (V4L2_CID_PRIVATE_BASE+136)
-enum v4l2_face_bracket_wbb_value {
-	BRACKET_WBB_VALUE1 = 1,
-	BRACKET_WBB_VALUE2,
-	BRACKET_WBB_VALUE3,
-	BRACKET_WBB_VALUE4,
-	BRACKET_WBB_VALUE5,
-	BRACKET_WBB_VALUE6,
-};
-
-#define V4L2_CID_CAMERA_DRIVE_DIAL    (V4L2_CID_PRIVATE_BASE+137)
-enum v4l2_drive_dial {
-	DRIVEDIAL_SINGLE = 1,
-	DRIVEDIAL_BKT = 2,
-	DRIVEDIAL_CONTI_3 = 3,
-	DRIVEDIAL_CONTI_5 = 5,
-	DRIVEDIAL_CONTI_10 = 10,
-};
-
-enum v4l2_running_cap_mode {
-	RUNNING_MODE_SINGLE = 0,
-	RUNNING_MODE_CONTINUOUS,
-	RUNNING_MODE_BRACKET,
-	RUNNING_MODE_HDR,
-	RUNNING_MODE_BLINK,
-	RUNNING_MODE_MAX
-};
-
-#define V4L2_CID_CAMERA_FD_EYE_BLINK_RESULT    (V4L2_CID_PRIVATE_BASE+138)
-
-#define V4L2_CID_CAMERA_OPTICAL_ZOOM_STEP      (V4L2_CID_PRIVATE_BASE + 139)
-#define V4L2_CID_CAMERA_OPTICAL_ZOOM_CTRL      (V4L2_CID_PRIVATE_BASE + 140)
-
-enum v4l2_optical_zoom_ctrl {
-	V4L2_OPTICAL_ZOOM_TELE,
-	V4L2_OPTICAL_ZOOM_WIDE,
-	V4L2_OPTICAL_ZOOM_STOP,
-};
-
-#define V4L2_CID_CAMERA_LDC    (V4L2_CID_PRIVATE_BASE+142)
-enum set_LDC_mode {
-	LDC_SET_OFF = 0,
-	LDC_SET_ON = 1,
-};
-
-#define V4L2_CID_CAMERA_LSC    (V4L2_CID_PRIVATE_BASE+143)
-enum set_LSC_mode {
-	LSC_SET_OFF = 0,
-	LSC_SET_ON = 1,
-};
-
-/*      Pixel format FOURCC depth  Description  */
-enum v4l2_pix_format_mode {
-	V4L2_PIX_FMT_MODE_PREVIEW,
-	V4L2_PIX_FMT_MODE_CAPTURE,
-	V4L2_PIX_FMT_MODE_HDR,
-	V4L2_PIX_FMT_MODE_VT_MIRROR,
-	V4L2_PIX_FMT_MODE_VT_NONMIRROR,
-};
-
-/* 12  Y/CbCr 4:2:0 64x32 macroblocks */
-#define V4L2_PIX_FMT_NV12T    v4l2_fourcc('T', 'V', '1', '2')
-#define V4L2_PIX_FMT_NV21T    v4l2_fourcc('T', 'V', '2', '1')
-#define V4L2_PIX_FMT_INTERLEAVED    v4l2_fourcc('I', 'T', 'L', 'V')
-
-/*
- *  * V4L2 extention for digital camera
- *   */
-/* Strobe flash light */
-enum v4l2_strobe_control {
-	/* turn off the flash light */
-	V4L2_STROBE_CONTROL_OFF		= 0,
-	/* turn on the flash light */
-	V4L2_STROBE_CONTROL_ON		= 1,
-	/* act guide light before splash */
-	V4L2_STROBE_CONTROL_AFGUIDE	= 2,
-	/* charge the flash light */
-	V4L2_STROBE_CONTROL_CHARGE	= 3,
-};
-
-enum v4l2_strobe_conf {
-	V4L2_STROBE_OFF			= 0,	/* Always off */
-	V4L2_STROBE_ON			= 1,	/* Always splashes */
-	/* Auto control presets */
-	V4L2_STROBE_AUTO		= 2,
-	V4L2_STROBE_REDEYE_REDUCTION	= 3,
-	V4L2_STROBE_SLOW_SYNC		= 4,
-	V4L2_STROBE_FRONT_CURTAIN	= 5,
-	V4L2_STROBE_REAR_CURTAIN	= 6,
-	/* Extra manual control presets */
-	/* keep turned on until turning off */
-	V4L2_STROBE_PERMANENT		= 7,
-	V4L2_STROBE_EXTERNAL		= 8,
-};
-
-enum v4l2_strobe_status {
-	V4L2_STROBE_STATUS_OFF		= 0,
-	/* while processing configurations */
-	V4L2_STROBE_STATUS_BUSY		= 1,
-	V4L2_STROBE_STATUS_ERR		= 2,
-	V4L2_STROBE_STATUS_CHARGING	= 3,
-	V4L2_STROBE_STATUS_CHARGED	= 4,
-};
-
-/* capabilities field */
-/* No strobe supported */
-#define V4L2_STROBE_CAP_NONE		0x0000
-/* Always flash off mode */
-#define V4L2_STROBE_CAP_OFF		0x0001
-/* Always use flash light mode */
-#define V4L2_STROBE_CAP_ON		0x0002
-/* Flashlight works automatic */
-#define V4L2_STROBE_CAP_AUTO		0x0004
-/* Red-eye reduction */
-#define V4L2_STROBE_CAP_REDEYE		0x0008
-/* Slow sync */
-#define V4L2_STROBE_CAP_SLOWSYNC	0x0010
-/* Front curtain */
-#define V4L2_STROBE_CAP_FRONT_CURTAIN	0x0020
-/* Rear curtain */
-#define V4L2_STROBE_CAP_REAR_CURTAIN	0x0040
-/* keep turned on until turning off */
-#define V4L2_STROBE_CAP_PERMANENT	0x0080
-/* use external strobe */
-#define V4L2_STROBE_CAP_EXTERNAL	0x0100
-
-/* Set mode and Get status */
-struct v4l2_strobe {
-	/* off/on/charge:0/1/2 */
-	enum	v4l2_strobe_control control;
-	/* supported strobe capabilities */
-	__u32	capabilities;
-	enum	v4l2_strobe_conf mode;
-	enum	v4l2_strobe_status status;	/* read only */
-/* default is 0 and range of value varies from each models */
-	__u32	flash_ev;
-	__u32	reserved[4];
-};
-
-#define VIDIOC_S_STROBE     _IOWR('V', 83, struct v4l2_strobe)
-#define VIDIOC_G_STROBE     _IOR('V', 84, struct v4l2_strobe)
-
-/* Object recognition and collateral actions */
-enum v4l2_recog_mode {
-	V4L2_RECOGNITION_MODE_OFF	= 0,
-	V4L2_RECOGNITION_MODE_ON	= 1,
-	V4L2_RECOGNITION_MODE_LOCK	= 2,
-};
-
-enum v4l2_recog_action {
-	V4L2_RECOGNITION_ACTION_NONE	= 0,	/* only recognition */
-	V4L2_RECOGNITION_ACTION_BLINK	= 1,	/* Capture on blinking */
-	V4L2_RECOGNITION_ACTION_SMILE	= 2,	/* Capture on smiling */
-};
-
-enum v4l2_recog_pattern {
-	V4L2_RECOG_PATTERN_FACE		= 0, /* Face */
-	V4L2_RECOG_PATTERN_HUMAN	= 1, /* Human */
-	V4L2_RECOG_PATTERN_CHAR		= 2, /* Character */
-};
-
-struct v4l2_recog_rect {
-	enum	v4l2_recog_pattern  p;	/* detected pattern */
-	struct	v4l2_rect  o;	/* detected area */
-	__u32	reserved[4];
-};
-
-struct v4l2_recog_data {
-	__u8	detect_cnt;		/* detected object counter */
-	struct	v4l2_rect	o;	/* detected area */
-	__u32	reserved[4];
-};
-
-struct v4l2_recognition {
-	enum v4l2_recog_mode	mode;
-
-	/* Which pattern to detect */
-	enum v4l2_recog_pattern  pattern;
-
-	/* How many object to detect */
-	__u8	obj_num;
-
-	/* select detected object */
-	__u32	detect_idx;
-
-	/* read only :Get object coordination */
-	struct v4l2_recog_data	data;
-
-	enum v4l2_recog_action	action;
-	__u32	reserved[4];
-};
-
-#define VIDIOC_S_RECOGNITION	_IOWR('V', 85, struct v4l2_recognition)
-#define VIDIOC_G_RECOGNITION	_IOR('V', 86, struct v4l2_recognition)
-
-#endif /* __LINUX_VIDEODEV2_SAMSUNG_H */
diff -Naur org/include/linux/videodev2_exynos_media.h ths/include/linux/videodev2_exynos_media.h
--- org/include/linux/videodev2_exynos_media.h	2013-07-05 08:28:15.000000000 +0200
+++ ths/include/linux/videodev2_exynos_media.h	1970-01-01 01:00:00.000000000 +0100
@@ -1,225 +0,0 @@
-/*
- * Video for Linux Two header file for Exynos
- *
- * Copyright (c) 2012 Samsung Electronics Co., Ltd.
- *		http://www.samsung.com
- *
- * This header file contains several v4l2 APIs to be proposed to v4l2
- * community and until being accepted, will be used restrictly for Exynos.
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License version 2 as
- * published by the Free Software Foundation.
- */
-
-#ifndef __LINUX_VIDEODEV2_EXYNOS_H
-#define __LINUX_VIDEODEV2_EXYNOS_H
-
-/*      Pixel format          FOURCC                     depth  Description  */
-
-/* two planes -- one Y, one Cr + Cb interleaved  */
-#define V4L2_PIX_FMT_YUV444_2P v4l2_fourcc('Y', 'U', '2', 'P') /* 24  Y/CbCr */
-#define V4L2_PIX_FMT_YVU444_2P v4l2_fourcc('Y', 'V', '2', 'P') /* 24  Y/CrCb */
-
-/* three planes -- one Y, one Cr, one Cb */
-#define V4L2_PIX_FMT_YUV444_3P v4l2_fourcc('Y', 'U', '3', 'P') /* 24  Y/Cb/Cr */
-
-/* two non contiguous planes - one Y, one Cr + Cb interleaved  */
-/* 21  Y/CrCb 4:2:0  */
-#define V4L2_PIX_FMT_NV21M    v4l2_fourcc('N', 'M', '2', '1')
-/* 12  Y/CbCr 4:2:0 16x16 macroblocks */
-#define V4L2_PIX_FMT_NV12MT_16X16 v4l2_fourcc('V', 'M', '1', '2')
-
-/* three non contiguous planes - Y, Cb, Cr */
-/* 12  YVU420 planar */
-#define V4L2_PIX_FMT_YVU420M  v4l2_fourcc('Y', 'V', 'U', 'M')
-
-/* compressed formats */
-#define V4L2_PIX_FMT_H264_MVC v4l2_fourcc('M', '2', '6', '4') /* H264 MVC */
-#define V4L2_PIX_FMT_FIMV     v4l2_fourcc('F', 'I', 'M', 'V') /* FIMV  */
-#define V4L2_PIX_FMT_FIMV1    v4l2_fourcc('F', 'I', 'M', '1') /* FIMV1 */
-#define V4L2_PIX_FMT_FIMV2    v4l2_fourcc('F', 'I', 'M', '2') /* FIMV2 */
-#define V4L2_PIX_FMT_FIMV3    v4l2_fourcc('F', 'I', 'M', '3') /* FIMV3 */
-#define V4L2_PIX_FMT_FIMV4    v4l2_fourcc('F', 'I', 'M', '4') /* FIMV4 */
-#define V4L2_PIX_FMT_VP8      v4l2_fourcc('V', 'P', '8', '0') /* VP8 */
-
-/* yuv444 of JFIF JPEG */
-#define V4L2_PIX_FMT_JPEG_444 v4l2_fourcc('J', 'P', 'G', '4')
-/* yuv422 of JFIF JPEG */
-#define V4L2_PIX_FMT_JPEG_422 v4l2_fourcc('J', 'P', 'G', '2')
-/* yuv420 of JFIF JPEG */
-#define V4L2_PIX_FMT_JPEG_420 v4l2_fourcc('J', 'P', 'G', '0')
-/* grey of JFIF JPEG */
-#define V4L2_PIX_FMT_JPEG_GRAY v4l2_fourcc('J', 'P', 'G', 'G')
-
-/*
- *	C O N T R O L S
- */
-/* CID base for Exynos controls (USER_CLASS) */
-#define V4L2_CID_EXYNOS_BASE		(V4L2_CTRL_CLASS_USER | 0x2000)
-
-/* for rgb alpha function */
-#define V4L2_CID_GLOBAL_ALPHA		(V4L2_CID_EXYNOS_BASE + 1)
-
-/* cacheable configuration */
-#define V4L2_CID_CACHEABLE		(V4L2_CID_EXYNOS_BASE + 10)
-
-/* jpeg captured size */
-#define V4L2_CID_CAM_JPEG_MEMSIZE	(V4L2_CID_EXYNOS_BASE + 20)
-#define V4L2_CID_CAM_JPEG_ENCODEDSIZE	(V4L2_CID_EXYNOS_BASE + 21)
-
-#define V4L2_CID_SET_SHAREABLE		(V4L2_CID_EXYNOS_BASE + 40)
-
-/* TV configuration */
-#define V4L2_CID_TV_LAYER_BLEND_ENABLE	(V4L2_CID_EXYNOS_BASE + 50)
-#define V4L2_CID_TV_LAYER_BLEND_ALPHA	(V4L2_CID_EXYNOS_BASE + 51)
-#define V4L2_CID_TV_PIXEL_BLEND_ENABLE	(V4L2_CID_EXYNOS_BASE + 52)
-#define V4L2_CID_TV_CHROMA_ENABLE	(V4L2_CID_EXYNOS_BASE + 53)
-#define V4L2_CID_TV_CHROMA_VALUE	(V4L2_CID_EXYNOS_BASE + 54)
-#define V4L2_CID_TV_HPD_STATUS		(V4L2_CID_EXYNOS_BASE + 55)
-#define V4L2_CID_TV_LAYER_PRIO		(V4L2_CID_EXYNOS_BASE + 56)
-#define V4L2_CID_TV_SET_DVI_MODE	(V4L2_CID_EXYNOS_BASE + 57)
-
-/* for color space conversion equation selection */
-#define V4L2_CID_CSC_EQ_MODE		(V4L2_CID_EXYNOS_BASE + 100)
-#define V4L2_CID_CSC_EQ			(V4L2_CID_EXYNOS_BASE + 101)
-#define V4L2_CID_CSC_RANGE		(V4L2_CID_EXYNOS_BASE + 102)
-
-/* for DRM playback scenario */
-#define V4L2_CID_USE_SYSMMU		(V4L2_CID_EXYNOS_BASE + 200)
-#define V4L2_CID_M2M_CTX_NUM		(V4L2_CID_EXYNOS_BASE + 201)
-
-/* CID base for MFC controls (MPEG_CLASS) */
-#define V4L2_CID_MPEG_MFC_BASE		(V4L2_CTRL_CLASS_MPEG | 0x2000)
-
-#define V4L2_CID_MPEG_VIDEO_H264_SEI_FP_AVAIL		\
-					(V4L2_CID_MPEG_MFC_BASE + 1)
-#define V4L2_CID_MPEG_VIDEO_H264_SEI_FP_ARRGMENT_ID	\
-					(V4L2_CID_MPEG_MFC_BASE + 2)
-#define V4L2_CID_MPEG_VIDEO_H264_SEI_FP_INFO		\
-					(V4L2_CID_MPEG_MFC_BASE + 3)
-#define V4L2_CID_MPEG_VIDEO_H264_SEI_FP_GRID_POS	\
-					(V4L2_CID_MPEG_MFC_BASE + 4)
-
-#define V4L2_CID_MPEG_MFC51_VIDEO_PACKED_PB		\
-					(V4L2_CID_MPEG_MFC_BASE + 5)
-#define V4L2_CID_MPEG_MFC51_VIDEO_FRAME_TAG		\
-					(V4L2_CID_MPEG_MFC_BASE + 6)
-#define V4L2_CID_MPEG_MFC51_VIDEO_CRC_ENABLE		\
-					(V4L2_CID_MPEG_MFC_BASE + 7)
-#define V4L2_CID_MPEG_MFC51_VIDEO_CRC_DATA_LUMA		\
-					(V4L2_CID_MPEG_MFC_BASE + 8)
-#define V4L2_CID_MPEG_MFC51_VIDEO_CRC_DATA_CHROMA	\
-					(V4L2_CID_MPEG_MFC_BASE + 9)
-#define V4L2_CID_MPEG_MFC51_VIDEO_CRC_DATA_LUMA_BOT	\
-					(V4L2_CID_MPEG_MFC_BASE + 10)
-#define V4L2_CID_MPEG_MFC51_VIDEO_CRC_DATA_CHROMA_BOT	\
-					(V4L2_CID_MPEG_MFC_BASE + 11)
-#define V4L2_CID_MPEG_MFC51_VIDEO_CRC_GENERATED		\
-					(V4L2_CID_MPEG_MFC_BASE + 12)
-#define V4L2_CID_MPEG_MFC51_VIDEO_CHECK_STATE		\
-					(V4L2_CID_MPEG_MFC_BASE + 13)
-#define V4L2_CID_MPEG_MFC51_VIDEO_DISPLAY_STATUS	\
-					(V4L2_CID_MPEG_MFC_BASE + 14)
-
-#define V4L2_CID_MPEG_MFC51_VIDEO_LUMA_ADDR	\
-					(V4L2_CID_MPEG_MFC_BASE + 15)
-#define V4L2_CID_MPEG_MFC51_VIDEO_CHROMA_ADDR	\
-					(V4L2_CID_MPEG_MFC_BASE + 16)
-
-#define V4L2_CID_MPEG_MFC51_VIDEO_STREAM_SIZE		\
-					(V4L2_CID_MPEG_MFC_BASE + 17)
-#define V4L2_CID_MPEG_MFC51_VIDEO_FRAME_COUNT		\
-					(V4L2_CID_MPEG_MFC_BASE + 18)
-#define V4L2_CID_MPEG_MFC51_VIDEO_FRAME_TYPE		\
-					(V4L2_CID_MPEG_MFC_BASE + 19)
-enum v4l2_mpeg_mfc51_video_frame_type {
-	V4L2_MPEG_MFC51_VIDEO_FRAME_TYPE_NOT_CODED	= 0,
-	V4L2_MPEG_MFC51_VIDEO_FRAME_TYPE_I_FRAME	= 1,
-	V4L2_MPEG_MFC51_VIDEO_FRAME_TYPE_P_FRAME	= 2,
-	V4L2_MPEG_MFC51_VIDEO_FRAME_TYPE_B_FRAME	= 3,
-	V4L2_MPEG_MFC51_VIDEO_FRAME_TYPE_SKIPPED	= 4,
-	V4L2_MPEG_MFC51_VIDEO_FRAME_TYPE_OTHERS		= 5,
-};
-
-#define V4L2_CID_MPEG_MFC51_VIDEO_H264_INTERLACE	\
-					(V4L2_CID_MPEG_MFC_BASE + 20)
-#define V4L2_CID_MPEG_MFC51_VIDEO_H264_RC_FRAME_RATE	\
-					(V4L2_CID_MPEG_MFC_BASE + 21)
-#define V4L2_CID_MPEG_MFC51_VIDEO_MPEG4_VOP_TIME_RES	\
-					(V4L2_CID_MPEG_MFC_BASE + 22)
-#define V4L2_CID_MPEG_MFC51_VIDEO_MPEG4_VOP_FRM_DELTA	\
-					(V4L2_CID_MPEG_MFC_BASE + 23)
-#define V4L2_CID_MPEG_MFC51_VIDEO_H263_RC_FRAME_RATE	\
-					(V4L2_CID_MPEG_MFC_BASE + 24)
-
-#define V4L2_CID_MPEG_MFC6X_VIDEO_FRAME_DELTA		\
-					(V4L2_CID_MPEG_MFC_BASE + 25)
-
-#define V4L2_CID_MPEG_MFC51_VIDEO_I_PERIOD_CH	V4L2_CID_MPEG_VIDEO_GOP_SIZE
-#define V4L2_CID_MPEG_MFC51_VIDEO_FRAME_RATE_CH		\
-				V4L2_CID_MPEG_MFC51_VIDEO_H264_RC_FRAME_RATE
-#define V4L2_CID_MPEG_MFC51_VIDEO_BIT_RATE_CH	V4L2_CID_MPEG_VIDEO_BITRATE
-
-/* proposed CIDs, based on 3.3-rc3 */
-#define V4L2_CID_MPEG_VIDEO_VBV_DELAY		(V4L2_CID_MPEG_MFC_BASE + 26)
-
-#define V4L2_MPEG_VIDEO_H264_LOOP_FILTER_MODE_DISABLED_S_B \
-	V4L2_MPEG_VIDEO_H264_LOOP_FILTER_MODE_DISABLED_AT_SLICE_BOUNDARY
-
-#define V4L2_CID_MPEG_VIDEO_H264_SEI_FRAME_PACKING		\
-					(V4L2_CID_MPEG_MFC_BASE + 27)
-#define V4L2_CID_MPEG_VIDEO_H264_SEI_FP_CURRENT_FRAME_0		\
-					(V4L2_CID_MPEG_MFC_BASE + 28)
-#define V4L2_CID_MPEG_VIDEO_H264_SEI_FP_ARRANGEMENT_TYPE	\
-					(V4L2_CID_MPEG_MFC_BASE + 29)
-enum v4l2_mpeg_video_h264_sei_fp_arrangement_type {
-	V4L2_MPEG_VIDEO_H264_SEI_FP_TYPE_CHEKERBOARD	= 0,
-	V4L2_MPEG_VIDEO_H264_SEI_FP_TYPE_COLUMN		= 1,
-	V4L2_MPEG_VIDEO_H264_SEI_FP_TYPE_ROW		= 2,
-	V4L2_MPEG_VIDEO_H264_SEI_FP_TYPE_SIDE_BY_SIDE	= 3,
-	V4L2_MPEG_VIDEO_H264_SEI_FP_TYPE_TOP_BOTTOM	= 4,
-	V4L2_MPEG_VIDEO_H264_SEI_FP_TYPE_TEMPORAL	= 5,
-};
-#define V4L2_CID_MPEG_VIDEO_H264_FMO		(V4L2_CID_MPEG_MFC_BASE + 30)
-#define V4L2_CID_MPEG_VIDEO_H264_FMO_MAP_TYPE	(V4L2_CID_MPEG_MFC_BASE + 31)
-enum v4l2_mpeg_video_h264_fmo_map_type {
-	V4L2_MPEG_VIDEO_H264_FMO_MAP_TYPE_INTERLEAVED_SLICES		= 0,
-	V4L2_MPEG_VIDEO_H264_FMO_MAP_TYPE_SCATTERED_SLICES		= 1,
-	V4L2_MPEG_VIDEO_H264_FMO_MAP_TYPE_FOREGROUND_WITH_LEFT_OVER	= 2,
-	V4L2_MPEG_VIDEO_H264_FMO_MAP_TYPE_BOX_OUT			= 3,
-	V4L2_MPEG_VIDEO_H264_FMO_MAP_TYPE_RASTER_SCAN			= 4,
-	V4L2_MPEG_VIDEO_H264_FMO_MAP_TYPE_WIPE_SCAN			= 5,
-	V4L2_MPEG_VIDEO_H264_FMO_MAP_TYPE_EXPLICIT			= 6,
-};
-#define V4L2_CID_MPEG_VIDEO_H264_FMO_SLICE_GROUP	\
-					(V4L2_CID_MPEG_MFC_BASE + 32)
-#define V4L2_CID_MPEG_VIDEO_H264_FMO_CHANGE_DIRECTION	\
-					(V4L2_CID_MPEG_MFC_BASE + 33)
-enum v4l2_mpeg_video_h264_fmo_change_dir {
-	V4L2_MPEG_VIDEO_H264_FMO_CHANGE_DIR_RIGHT	= 0,
-	V4L2_MPEG_VIDEO_H264_FMO_CHANGE_DIR_LEFT	= 1,
-};
-#define V4L2_CID_MPEG_VIDEO_H264_FMO_CHANGE_RATE	\
-					(V4L2_CID_MPEG_MFC_BASE + 34)
-#define V4L2_CID_MPEG_VIDEO_H264_FMO_RUN_LENGTH		\
-					(V4L2_CID_MPEG_MFC_BASE + 35)
-#define V4L2_CID_MPEG_VIDEO_H264_ASO			\
-					(V4L2_CID_MPEG_MFC_BASE + 36)
-#define V4L2_CID_MPEG_VIDEO_H264_ASO_SLICE_ORDER	\
-					(V4L2_CID_MPEG_MFC_BASE + 37)
-#define V4L2_CID_MPEG_VIDEO_H264_HIERARCHICAL_CODING		\
-					(V4L2_CID_MPEG_MFC_BASE + 38)
-#define V4L2_CID_MPEG_VIDEO_H264_HIERARCHICAL_CODING_TYPE	\
-					(V4L2_CID_MPEG_MFC_BASE + 39)
-enum v4l2_mpeg_video_h264_hierarchical_coding_type {
-	V4L2_MPEG_VIDEO_H264_HIERARCHICAL_CODING_B	= 0,
-	V4L2_MPEG_VIDEO_H264_HIERARCHICAL_CODING_P	= 1,
-};
-#define V4L2_CID_MPEG_VIDEO_H264_HIERARCHICAL_CODING_LAYER	\
-					(V4L2_CID_MPEG_MFC_BASE + 40)
-#define V4L2_CID_MPEG_VIDEO_H264_HIERARCHICAL_CODING_LAYER_QP	\
-					(V4L2_CID_MPEG_MFC_BASE + 41)
-#define V4L2_CID_MPEG_VIDEO_H264_MVC_VIEW_ID		\
-					(V4L2_CID_MPEG_MFC_BASE + 42)
-#endif /* __LINUX_VIDEODEV2_EXYNOS_H */
diff -Naur org/include/linux/videodev2.h ths/include/linux/videodev2.h
--- org/include/linux/videodev2.h	2013-07-05 08:28:15.000000000 +0200
+++ ths/include/linux/videodev2.h	1970-01-01 01:00:00.000000000 +0100
@@ -1,2254 +0,0 @@
-/*
- *  Video for Linux Two header file
- *
- *  Copyright (C) 1999-2007 the contributors
- *
- *  This program is free software; you can redistribute it and/or modify
- *  it under the terms of the GNU General Public License as published by
- *  the Free Software Foundation; either version 2 of the License, or
- *  (at your option) any later version.
- *
- *  This program is distributed in the hope that it will be useful,
- *  but WITHOUT ANY WARRANTY; without even the implied warranty of
- *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
- *  GNU General Public License for more details.
- *
- *  Alternatively you can redistribute this file under the terms of the
- *  BSD license as stated below:
- *
- *  Redistribution and use in source and binary forms, with or without
- *  modification, are permitted provided that the following conditions
- *  are met:
- *  1. Redistributions of source code must retain the above copyright
- *     notice, this list of conditions and the following disclaimer.
- *  2. Redistributions in binary form must reproduce the above copyright
- *     notice, this list of conditions and the following disclaimer in
- *     the documentation and/or other materials provided with the
- *     distribution.
- *  3. The names of its contributors may not be used to endorse or promote
- *     products derived from this software without specific prior written
- *     permission.
- *
- *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
- *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
- *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
- *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
- *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
- *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED
- *  TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
- *  PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
- *  LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
- *  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
- *  SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
- *
- *	Header file for v4l or V4L2 drivers and applications
- * with public API.
- * All kernel-specific stuff were moved to media/v4l2-dev.h, so
- * no #if __KERNEL tests are allowed here
- *
- *	See http://linuxtv.org for more info
- *
- *	Author: Bill Dirks <bill@thedirks.org>
- *		Justin Schoeman
- *              Hans Verkuil <hverkuil@xs4all.nl>
- *		et al.
- */
-#ifndef __LINUX_VIDEODEV2_H
-#define __LINUX_VIDEODEV2_H
-
-#ifdef __KERNEL__
-#include <linux/time.h>     /* need struct timeval */
-#else
-#include <sys/time.h>
-#endif
-#include <linux/compiler.h>
-#include <linux/ioctl.h>
-#include <linux/types.h>
-
-/*
- * Common stuff for both V4L1 and V4L2
- * Moved from videodev.h
- */
-#define VIDEO_MAX_FRAME               32
-#define VIDEO_MAX_PLANES               8
-
-#ifndef __KERNEL__
-
-/* These defines are V4L1 specific and should not be used with the V4L2 API!
-   They will be removed from this header in the future. */
-
-#define VID_TYPE_CAPTURE	1	/* Can capture */
-#define VID_TYPE_TUNER		2	/* Can tune */
-#define VID_TYPE_TELETEXT	4	/* Does teletext */
-#define VID_TYPE_OVERLAY	8	/* Overlay onto frame buffer */
-#define VID_TYPE_CHROMAKEY	16	/* Overlay by chromakey */
-#define VID_TYPE_CLIPPING	32	/* Can clip */
-#define VID_TYPE_FRAMERAM	64	/* Uses the frame buffer memory */
-#define VID_TYPE_SCALES		128	/* Scalable */
-#define VID_TYPE_MONOCHROME	256	/* Monochrome only */
-#define VID_TYPE_SUBCAPTURE	512	/* Can capture subareas of the image */
-#define VID_TYPE_MPEG_DECODER	1024	/* Can decode MPEG streams */
-#define VID_TYPE_MPEG_ENCODER	2048	/* Can encode MPEG streams */
-#define VID_TYPE_MJPEG_DECODER	4096	/* Can decode MJPEG streams */
-#define VID_TYPE_MJPEG_ENCODER	8192	/* Can encode MJPEG streams */
-#endif
-
-/*
- *	M I S C E L L A N E O U S
- */
-
-/*  Four-character-code (FOURCC) */
-#define v4l2_fourcc(a, b, c, d)\
-	((__u32)(a) | ((__u32)(b) << 8) | ((__u32)(c) << 16) | ((__u32)(d) << 24))
-
-/*
- *	E N U M S
- */
-enum v4l2_field {
-	V4L2_FIELD_ANY           = 0, /* driver can choose from none,
-					 top, bottom, interlaced
-					 depending on whatever it thinks
-					 is approximate ... */
-	V4L2_FIELD_NONE          = 1, /* this device has no fields ... */
-	V4L2_FIELD_TOP           = 2, /* top field only */
-	V4L2_FIELD_BOTTOM        = 3, /* bottom field only */
-	V4L2_FIELD_INTERLACED    = 4, /* both fields interlaced */
-	V4L2_FIELD_SEQ_TB        = 5, /* both fields sequential into one
-					 buffer, top-bottom order */
-	V4L2_FIELD_SEQ_BT        = 6, /* same as above + bottom-top order */
-	V4L2_FIELD_ALTERNATE     = 7, /* both fields alternating into
-					 separate buffers */
-	V4L2_FIELD_INTERLACED_TB = 8, /* both fields interlaced, top field
-					 first and the top field is
-					 transmitted first */
-	V4L2_FIELD_INTERLACED_BT = 9, /* both fields interlaced, top field
-					 first and the bottom field is
-					 transmitted first */
-};
-#define V4L2_FIELD_HAS_TOP(field)	\
-	((field) == V4L2_FIELD_TOP 	||\
-	 (field) == V4L2_FIELD_INTERLACED ||\
-	 (field) == V4L2_FIELD_INTERLACED_TB ||\
-	 (field) == V4L2_FIELD_INTERLACED_BT ||\
-	 (field) == V4L2_FIELD_SEQ_TB	||\
-	 (field) == V4L2_FIELD_SEQ_BT)
-#define V4L2_FIELD_HAS_BOTTOM(field)	\
-	((field) == V4L2_FIELD_BOTTOM 	||\
-	 (field) == V4L2_FIELD_INTERLACED ||\
-	 (field) == V4L2_FIELD_INTERLACED_TB ||\
-	 (field) == V4L2_FIELD_INTERLACED_BT ||\
-	 (field) == V4L2_FIELD_SEQ_TB	||\
-	 (field) == V4L2_FIELD_SEQ_BT)
-#define V4L2_FIELD_HAS_BOTH(field)	\
-	((field) == V4L2_FIELD_INTERLACED ||\
-	 (field) == V4L2_FIELD_INTERLACED_TB ||\
-	 (field) == V4L2_FIELD_INTERLACED_BT ||\
-	 (field) == V4L2_FIELD_SEQ_TB ||\
-	 (field) == V4L2_FIELD_SEQ_BT)
-
-enum v4l2_buf_type {
-	V4L2_BUF_TYPE_VIDEO_CAPTURE        = 1,
-	V4L2_BUF_TYPE_VIDEO_OUTPUT         = 2,
-	V4L2_BUF_TYPE_VIDEO_OVERLAY        = 3,
-	V4L2_BUF_TYPE_VBI_CAPTURE          = 4,
-	V4L2_BUF_TYPE_VBI_OUTPUT           = 5,
-	V4L2_BUF_TYPE_SLICED_VBI_CAPTURE   = 6,
-	V4L2_BUF_TYPE_SLICED_VBI_OUTPUT    = 7,
-#if 1
-	/* Experimental */
-	V4L2_BUF_TYPE_VIDEO_OUTPUT_OVERLAY = 8,
-#endif
-	V4L2_BUF_TYPE_VIDEO_CAPTURE_MPLANE = 9,
-	V4L2_BUF_TYPE_VIDEO_OUTPUT_MPLANE  = 10,
-	V4L2_BUF_TYPE_PRIVATE              = 0x80,
-};
-
-#define V4L2_TYPE_IS_MULTIPLANAR(type)			\
-	((type) == V4L2_BUF_TYPE_VIDEO_CAPTURE_MPLANE	\
-	 || (type) == V4L2_BUF_TYPE_VIDEO_OUTPUT_MPLANE)
-
-#define V4L2_TYPE_IS_OUTPUT(type)				\
-	((type) == V4L2_BUF_TYPE_VIDEO_OUTPUT			\
-	 || (type) == V4L2_BUF_TYPE_VIDEO_OUTPUT_MPLANE		\
-	 || (type) == V4L2_BUF_TYPE_VIDEO_OVERLAY		\
-	 || (type) == V4L2_BUF_TYPE_VIDEO_OUTPUT_OVERLAY	\
-	 || (type) == V4L2_BUF_TYPE_VBI_OUTPUT			\
-	 || (type) == V4L2_BUF_TYPE_SLICED_VBI_OUTPUT)
-
-enum v4l2_tuner_type {
-	V4L2_TUNER_RADIO	     = 1,
-	V4L2_TUNER_ANALOG_TV	     = 2,
-	V4L2_TUNER_DIGITAL_TV	     = 3,
-};
-
-enum v4l2_memory {
-	V4L2_MEMORY_MMAP             = 1,
-	V4L2_MEMORY_USERPTR          = 2,
-	V4L2_MEMORY_OVERLAY          = 3,
-};
-
-/* see also http://vektor.theorem.ca/graphics/ycbcr/ */
-enum v4l2_colorspace {
-	/* ITU-R 601 -- broadcast NTSC/PAL */
-	V4L2_COLORSPACE_SMPTE170M     = 1,
-
-	/* 1125-Line (US) HDTV */
-	V4L2_COLORSPACE_SMPTE240M     = 2,
-
-	/* HD and modern captures. */
-	V4L2_COLORSPACE_REC709        = 3,
-
-	/* broken BT878 extents (601, luma range 16-253 instead of 16-235) */
-	V4L2_COLORSPACE_BT878         = 4,
-
-	/* These should be useful.  Assume 601 extents. */
-	V4L2_COLORSPACE_470_SYSTEM_M  = 5,
-	V4L2_COLORSPACE_470_SYSTEM_BG = 6,
-
-	/* I know there will be cameras that send this.  So, this is
-	 * unspecified chromaticities and full 0-255 on each of the
-	 * Y'CbCr components
-	 */
-	V4L2_COLORSPACE_JPEG          = 7,
-
-	/* For RGB colourspaces, this is probably a good start. */
-	V4L2_COLORSPACE_SRGB          = 8,
-};
-
-enum v4l2_priority {
-	V4L2_PRIORITY_UNSET       = 0,  /* not initialized */
-	V4L2_PRIORITY_BACKGROUND  = 1,
-	V4L2_PRIORITY_INTERACTIVE = 2,
-	V4L2_PRIORITY_RECORD      = 3,
-	V4L2_PRIORITY_DEFAULT     = V4L2_PRIORITY_INTERACTIVE,
-};
-
-struct v4l2_rect {
-	__s32   left;
-	__s32   top;
-	__s32   width;
-	__s32   height;
-};
-
-struct v4l2_fract {
-	__u32   numerator;
-	__u32   denominator;
-};
-
-/*
- *	D R I V E R   C A P A B I L I T I E S
- */
-struct v4l2_capability {
-	__u8	driver[16];	/* i.e. "bttv" */
-	__u8	card[32];	/* i.e. "Hauppauge WinTV" */
-	__u8	bus_info[32];	/* "PCI:" + pci_name(pci_dev) */
-	__u32   version;        /* should use KERNEL_VERSION() */
-	__u32	capabilities;	/* Device capabilities */
-	__u32	reserved[4];
-};
-
-/* Values for 'capabilities' field */
-#define V4L2_CAP_VIDEO_CAPTURE		0x00000001  /* Is a video capture device */
-#define V4L2_CAP_VIDEO_OUTPUT		0x00000002  /* Is a video output device */
-#define V4L2_CAP_VIDEO_OVERLAY		0x00000004  /* Can do video overlay */
-#define V4L2_CAP_VBI_CAPTURE		0x00000010  /* Is a raw VBI capture device */
-#define V4L2_CAP_VBI_OUTPUT		0x00000020  /* Is a raw VBI output device */
-#define V4L2_CAP_SLICED_VBI_CAPTURE	0x00000040  /* Is a sliced VBI capture device */
-#define V4L2_CAP_SLICED_VBI_OUTPUT	0x00000080  /* Is a sliced VBI output device */
-#define V4L2_CAP_RDS_CAPTURE		0x00000100  /* RDS data capture */
-#define V4L2_CAP_VIDEO_OUTPUT_OVERLAY	0x00000200  /* Can do video output overlay */
-#define V4L2_CAP_HW_FREQ_SEEK		0x00000400  /* Can do hardware frequency seek  */
-#define V4L2_CAP_RDS_OUTPUT		0x00000800  /* Is an RDS encoder */
-
-/* Is a video capture device that supports multiplanar formats */
-#define V4L2_CAP_VIDEO_CAPTURE_MPLANE	0x00001000
-/* Is a video output device that supports multiplanar formats */
-#define V4L2_CAP_VIDEO_OUTPUT_MPLANE	0x00002000
-
-#define V4L2_CAP_TUNER			0x00010000  /* has a tuner */
-#define V4L2_CAP_AUDIO			0x00020000  /* has audio support */
-#define V4L2_CAP_RADIO			0x00040000  /* is a radio device */
-#define V4L2_CAP_MODULATOR		0x00080000  /* has a modulator */
-
-#define V4L2_CAP_READWRITE              0x01000000  /* read/write systemcalls */
-#define V4L2_CAP_ASYNCIO                0x02000000  /* async I/O */
-#define V4L2_CAP_STREAMING              0x04000000  /* streaming I/O ioctls */
-
-/*
- *	V I D E O   I M A G E   F O R M A T
- */
-struct v4l2_pix_format {
-	__u32         		width;
-	__u32			height;
-	__u32			pixelformat;
-	enum v4l2_field  	field;
-	__u32            	bytesperline;	/* for padding, zero if unused */
-	__u32          		sizeimage;
-	enum v4l2_colorspace	colorspace;
-	__u32			priv;		/* private data, depends on pixelformat */
-};
-
-/*      Pixel format         FOURCC                          depth  Description  */
-
-/* RGB formats */
-#define V4L2_PIX_FMT_RGB332  v4l2_fourcc('R', 'G', 'B', '1') /*  8  RGB-3-3-2     */
-#define V4L2_PIX_FMT_RGB444  v4l2_fourcc('R', '4', '4', '4') /* 16  xxxxrrrr ggggbbbb */
-#define V4L2_PIX_FMT_RGB555  v4l2_fourcc('R', 'G', 'B', 'O') /* 16  RGB-5-5-5     */
-#define V4L2_PIX_FMT_RGB565  v4l2_fourcc('R', 'G', 'B', 'P') /* 16  RGB-5-6-5     */
-#define V4L2_PIX_FMT_RGB555X v4l2_fourcc('R', 'G', 'B', 'Q') /* 16  RGB-5-5-5 BE  */
-#define V4L2_PIX_FMT_RGB565X v4l2_fourcc('R', 'G', 'B', 'R') /* 16  RGB-5-6-5 BE  */
-#define V4L2_PIX_FMT_BGR666  v4l2_fourcc('B', 'G', 'R', 'H') /* 18  BGR-6-6-6	  */
-#define V4L2_PIX_FMT_BGR24   v4l2_fourcc('B', 'G', 'R', '3') /* 24  BGR-8-8-8     */
-#define V4L2_PIX_FMT_RGB24   v4l2_fourcc('R', 'G', 'B', '3') /* 24  RGB-8-8-8     */
-#define V4L2_PIX_FMT_BGR32   v4l2_fourcc('B', 'G', 'R', '4') /* 32  BGR-8-8-8-8   */
-#define V4L2_PIX_FMT_RGB32   v4l2_fourcc('R', 'G', 'B', '4') /* 32  RGB-8-8-8-8   */
-
-/* Grey formats */
-#define V4L2_PIX_FMT_GREY    v4l2_fourcc('G', 'R', 'E', 'Y') /*  8  Greyscale     */
-#define V4L2_PIX_FMT_Y4      v4l2_fourcc('Y', '0', '4', ' ') /*  4  Greyscale     */
-#define V4L2_PIX_FMT_Y6      v4l2_fourcc('Y', '0', '6', ' ') /*  6  Greyscale     */
-#define V4L2_PIX_FMT_Y10     v4l2_fourcc('Y', '1', '0', ' ') /* 10  Greyscale     */
-#define V4L2_PIX_FMT_Y12     v4l2_fourcc('Y', '1', '2', ' ') /* 12  Greyscale     */
-#define V4L2_PIX_FMT_Y16     v4l2_fourcc('Y', '1', '6', ' ') /* 16  Greyscale     */
-
-/* Grey bit-packed formats */
-#define V4L2_PIX_FMT_Y10BPACK    v4l2_fourcc('Y', '1', '0', 'B') /* 10  Greyscale bit-packed */
-
-/* Palette formats */
-#define V4L2_PIX_FMT_PAL8    v4l2_fourcc('P', 'A', 'L', '8') /*  8  8-bit palette */
-
-/* Luminance+Chrominance formats */
-#define V4L2_PIX_FMT_YVU410  v4l2_fourcc('Y', 'V', 'U', '9') /*  9  YVU 4:1:0     */
-#define V4L2_PIX_FMT_YVU420  v4l2_fourcc('Y', 'V', '1', '2') /* 12  YVU 4:2:0     */
-#define V4L2_PIX_FMT_YUYV    v4l2_fourcc('Y', 'U', 'Y', 'V') /* 16  YUV 4:2:2     */
-#define V4L2_PIX_FMT_YYUV    v4l2_fourcc('Y', 'Y', 'U', 'V') /* 16  YUV 4:2:2     */
-#define V4L2_PIX_FMT_YVYU    v4l2_fourcc('Y', 'V', 'Y', 'U') /* 16 YVU 4:2:2 */
-#define V4L2_PIX_FMT_UYVY    v4l2_fourcc('U', 'Y', 'V', 'Y') /* 16  YUV 4:2:2     */
-#define V4L2_PIX_FMT_VYUY    v4l2_fourcc('V', 'Y', 'U', 'Y') /* 16  YUV 4:2:2     */
-#define V4L2_PIX_FMT_YUV422P v4l2_fourcc('4', '2', '2', 'P') /* 16  YVU422 planar */
-#define V4L2_PIX_FMT_YUV411P v4l2_fourcc('4', '1', '1', 'P') /* 16  YVU411 planar */
-#define V4L2_PIX_FMT_Y41P    v4l2_fourcc('Y', '4', '1', 'P') /* 12  YUV 4:1:1     */
-#define V4L2_PIX_FMT_YUV444  v4l2_fourcc('Y', '4', '4', '4') /* 16  xxxxyyyy uuuuvvvv */
-#define V4L2_PIX_FMT_YUV555  v4l2_fourcc('Y', 'U', 'V', 'O') /* 16  YUV-5-5-5     */
-#define V4L2_PIX_FMT_YUV565  v4l2_fourcc('Y', 'U', 'V', 'P') /* 16  YUV-5-6-5     */
-#define V4L2_PIX_FMT_YUV32   v4l2_fourcc('Y', 'U', 'V', '4') /* 32  YUV-8-8-8-8   */
-#define V4L2_PIX_FMT_YUV410  v4l2_fourcc('Y', 'U', 'V', '9') /*  9  YUV 4:1:0     */
-#define V4L2_PIX_FMT_YUV420  v4l2_fourcc('Y', 'U', '1', '2') /* 12  YUV 4:2:0     */
-#define V4L2_PIX_FMT_HI240   v4l2_fourcc('H', 'I', '2', '4') /*  8  8-bit color   */
-#define V4L2_PIX_FMT_HM12    v4l2_fourcc('H', 'M', '1', '2') /*  8  YUV 4:2:0 16x16 macroblocks */
-#define V4L2_PIX_FMT_M420    v4l2_fourcc('M', '4', '2', '0') /* 12  YUV 4:2:0 2 lines y, 1 line uv interleaved */
-
-/* two planes -- one Y, one Cr + Cb interleaved  */
-#define V4L2_PIX_FMT_NV12    v4l2_fourcc('N', 'V', '1', '2') /* 12  Y/CbCr 4:2:0  */
-#define V4L2_PIX_FMT_NV21    v4l2_fourcc('N', 'V', '2', '1') /* 12  Y/CrCb 4:2:0  */
-#define V4L2_PIX_FMT_NV16    v4l2_fourcc('N', 'V', '1', '6') /* 16  Y/CbCr 4:2:2  */
-#define V4L2_PIX_FMT_NV61    v4l2_fourcc('N', 'V', '6', '1') /* 16  Y/CrCb 4:2:2  */
-
-/* two non contiguous planes - one Y, one Cr + Cb interleaved  */
-#define V4L2_PIX_FMT_NV12M        v4l2_fourcc('N', 'M', '1', '2') /* 12  Y/CbCr 4:2:0  */
-#define V4L2_PIX_FMT_NV21M        v4l2_fourcc('N', 'M', '2', '1') /* 21  Y/CrCb 4:2:0  */
-#define V4L2_PIX_FMT_NV12MT       v4l2_fourcc('T', 'M', '1', '2') /* 12  Y/CbCr 4:2:0 64x32 macroblocks */
-#define V4L2_PIX_FMT_NV12MT_16X16 v4l2_fourcc('V', 'M', '1', '2') /* 12  Y/CbCr 4:2:0 16x16 macroblocks */
-
-/* three non contiguous planes - Y, Cb, Cr */
-#define V4L2_PIX_FMT_YUV420M v4l2_fourcc('Y', 'U', 'V', 'M') /* 12  YUV420 planar */
-#define V4L2_PIX_FMT_YVU420M v4l2_fourcc('Y', 'V', 'U', 'M') /* 12  YVU420 planar */
-
-/* Bayer formats - see http://www.siliconimaging.com/RGB%20Bayer.htm */
-#define V4L2_PIX_FMT_SBGGR8  v4l2_fourcc('B', 'A', '8', '1') /*  8  BGBG.. GRGR.. */
-#define V4L2_PIX_FMT_SGBRG8  v4l2_fourcc('G', 'B', 'R', 'G') /*  8  GBGB.. RGRG.. */
-#define V4L2_PIX_FMT_SGRBG8  v4l2_fourcc('G', 'R', 'B', 'G') /*  8  GRGR.. BGBG.. */
-#define V4L2_PIX_FMT_SRGGB8  v4l2_fourcc('R', 'G', 'G', 'B') /*  8  RGRG.. GBGB.. */
-#define V4L2_PIX_FMT_SBGGR10 v4l2_fourcc('B', 'G', '1', '0') /* 10  BGBG.. GRGR.. */
-#define V4L2_PIX_FMT_SGBRG10 v4l2_fourcc('G', 'B', '1', '0') /* 10  GBGB.. RGRG.. */
-#define V4L2_PIX_FMT_SGRBG10 v4l2_fourcc('B', 'A', '1', '0') /* 10  GRGR.. BGBG.. */
-#define V4L2_PIX_FMT_SRGGB10 v4l2_fourcc('R', 'G', '1', '0') /* 10  RGRG.. GBGB.. */
-#define V4L2_PIX_FMT_SBGGR12 v4l2_fourcc('B', 'G', '1', '2') /* 12  BGBG.. GRGR.. */
-#define V4L2_PIX_FMT_SGBRG12 v4l2_fourcc('G', 'B', '1', '2') /* 12  GBGB.. RGRG.. */
-#define V4L2_PIX_FMT_SGRBG12 v4l2_fourcc('B', 'A', '1', '2') /* 12  GRGR.. BGBG.. */
-#define V4L2_PIX_FMT_SRGGB12 v4l2_fourcc('R', 'G', '1', '2') /* 12  RGRG.. GBGB.. */
-	/* 10bit raw bayer DPCM compressed to 8 bits */
-#define V4L2_PIX_FMT_SGRBG10DPCM8 v4l2_fourcc('B', 'D', '1', '0')
-	/*
-	 * 10bit raw bayer, expanded to 16 bits
-	 * xxxxrrrrrrrrrrxxxxgggggggggg xxxxggggggggggxxxxbbbbbbbbbb...
-	 */
-#define V4L2_PIX_FMT_SBGGR16 v4l2_fourcc('B', 'Y', 'R', '2') /* 16  BGBG.. GRGR.. */
-
-/* compressed formats */
-#define V4L2_PIX_FMT_MJPEG    v4l2_fourcc('M', 'J', 'P', 'G') /* Motion-JPEG   */
-#define V4L2_PIX_FMT_JPEG     v4l2_fourcc('J', 'P', 'E', 'G') /* JFIF JPEG     */
-#define V4L2_PIX_FMT_DV       v4l2_fourcc('d', 'v', 's', 'd') /* 1394          */
-#define V4L2_PIX_FMT_MPEG     v4l2_fourcc('M', 'P', 'E', 'G') /* MPEG-1/2/4    */
-
-
-#define V4L2_PIX_FMT_H264     v4l2_fourcc('H', '2', '6', '4') /* H264    */
-#define V4L2_PIX_FMT_H263     v4l2_fourcc('H', '2', '6', '3') /* H263    */
-#define V4L2_PIX_FMT_MPEG12   v4l2_fourcc('M', 'P', '1', '2') /* MPEG-1/2  */
-#define V4L2_PIX_FMT_MPEG4    v4l2_fourcc('M', 'P', 'G', '4') /* MPEG-4  */
-#define V4L2_PIX_FMT_FIMV     v4l2_fourcc('F', 'I', 'M', 'V') /* FIMV  */
-#define V4L2_PIX_FMT_FIMV1    v4l2_fourcc('F', 'I', 'M', '1') /* FIMV1 */
-#define V4L2_PIX_FMT_FIMV2    v4l2_fourcc('F', 'I', 'M', '2') /* FIMV2 */
-#define V4L2_PIX_FMT_FIMV3    v4l2_fourcc('F', 'I', 'M', '3') /* FIMV3 */
-#define V4L2_PIX_FMT_FIMV4    v4l2_fourcc('F', 'I', 'M', '4') /* FIMV4 */
-#define V4L2_PIX_FMT_XVID     v4l2_fourcc('X', 'V', 'I', 'D') /* Xvid */
-#define V4L2_PIX_FMT_VC1      v4l2_fourcc('V', 'C', '1', 'A') /* VC-1 */
-#define V4L2_PIX_FMT_VC1_RCV      v4l2_fourcc('V', 'C', '1', 'R') /* VC-1 RCV */
-#define V4L2_PIX_FMT_VP8      v4l2_fourcc('V', 'P', '8', '0') /* VP8 */
-
-
-/*  Vendor-specific formats   */
-#define V4L2_PIX_FMT_CPIA1    v4l2_fourcc('C', 'P', 'I', 'A') /* cpia1 YUV */
-#define V4L2_PIX_FMT_WNVA     v4l2_fourcc('W', 'N', 'V', 'A') /* Winnov hw compress */
-#define V4L2_PIX_FMT_SN9C10X  v4l2_fourcc('S', '9', '1', '0') /* SN9C10x compression */
-#define V4L2_PIX_FMT_SN9C20X_I420 v4l2_fourcc('S', '9', '2', '0') /* SN9C20x YUV 4:2:0 */
-#define V4L2_PIX_FMT_PWC1     v4l2_fourcc('P', 'W', 'C', '1') /* pwc older webcam */
-#define V4L2_PIX_FMT_PWC2     v4l2_fourcc('P', 'W', 'C', '2') /* pwc newer webcam */
-#define V4L2_PIX_FMT_ET61X251 v4l2_fourcc('E', '6', '2', '5') /* ET61X251 compression */
-#define V4L2_PIX_FMT_SPCA501  v4l2_fourcc('S', '5', '0', '1') /* YUYV per line */
-#define V4L2_PIX_FMT_SPCA505  v4l2_fourcc('S', '5', '0', '5') /* YYUV per line */
-#define V4L2_PIX_FMT_SPCA508  v4l2_fourcc('S', '5', '0', '8') /* YUVY per line */
-#define V4L2_PIX_FMT_SPCA561  v4l2_fourcc('S', '5', '6', '1') /* compressed GBRG bayer */
-#define V4L2_PIX_FMT_PAC207   v4l2_fourcc('P', '2', '0', '7') /* compressed BGGR bayer */
-#define V4L2_PIX_FMT_MR97310A v4l2_fourcc('M', '3', '1', '0') /* compressed BGGR bayer */
-#define V4L2_PIX_FMT_SN9C2028 v4l2_fourcc('S', 'O', 'N', 'X') /* compressed GBRG bayer */
-#define V4L2_PIX_FMT_SQ905C   v4l2_fourcc('9', '0', '5', 'C') /* compressed RGGB bayer */
-#define V4L2_PIX_FMT_PJPG     v4l2_fourcc('P', 'J', 'P', 'G') /* Pixart 73xx JPEG */
-#define V4L2_PIX_FMT_OV511    v4l2_fourcc('O', '5', '1', '1') /* ov511 JPEG */
-#define V4L2_PIX_FMT_OV518    v4l2_fourcc('O', '5', '1', '8') /* ov518 JPEG */
-#define V4L2_PIX_FMT_STV0680  v4l2_fourcc('S', '6', '8', '0') /* stv0680 bayer */
-#define V4L2_PIX_FMT_TM6000   v4l2_fourcc('T', 'M', '6', '0') /* tm5600/tm60x0 */
-#define V4L2_PIX_FMT_CIT_YYVYUY v4l2_fourcc('C', 'I', 'T', 'V') /* one line of Y then 1 line of VYUY */
-#define V4L2_PIX_FMT_KONICA420  v4l2_fourcc('K', 'O', 'N', 'I') /* YUV420 planar in blocks of 256 pixels */
-#define V4L2_PIX_FMT_JPGL	v4l2_fourcc('J', 'P', 'G', 'L') /* JPEG-Lite */
-
-#define V4L2_PIX_FMT_JPEG_444     v4l2_fourcc('J', 'P', 'G', '4') /* yuv444 of JFIF JPEG     */
-#define V4L2_PIX_FMT_JPEG_422     v4l2_fourcc('J', 'P', 'G', '2') /* yuv422 of JFIF JPEG     */
-#define V4L2_PIX_FMT_JPEG_420     v4l2_fourcc('J', 'P', 'G', '0') /* yuv420 of JFIF JPEG     */
-#define V4L2_PIX_FMT_JPEG_GRAY     v4l2_fourcc('J', 'P', 'G', 'G') /* grey of JFIF JPEG     */
-#define V4L2_PIX_FMT_YUV444_2P  v4l2_fourcc('Y', 'U', '2', 'P') /* 16  xxxxyyyy uuuuvvvv */
-#define V4L2_PIX_FMT_YVU444_2P  v4l2_fourcc('Y', 'V', '2', 'P') /* 16  xxxxyyyy uuuuvvvv */
-#define V4L2_PIX_FMT_YUV444_3P  v4l2_fourcc('Y', 'U', '3', 'P') /* 16  xxxxyyyy uuuuvvvv */
-/*
- *	F O R M A T   E N U M E R A T I O N
- */
-struct v4l2_fmtdesc {
-	__u32		    index;             /* Format number      */
-	enum v4l2_buf_type  type;              /* buffer type        */
-	__u32               flags;
-	__u8		    description[32];   /* Description string */
-	__u32		    pixelformat;       /* Format fourcc      */
-	__u32		    reserved[4];
-};
-
-#define V4L2_FMT_FLAG_COMPRESSED 0x0001
-#define V4L2_FMT_FLAG_EMULATED   0x0002
-
-#if 1
-	/* Experimental Frame Size and frame rate enumeration */
-/*
- *	F R A M E   S I Z E   E N U M E R A T I O N
- */
-enum v4l2_frmsizetypes {
-	V4L2_FRMSIZE_TYPE_DISCRETE	= 1,
-	V4L2_FRMSIZE_TYPE_CONTINUOUS	= 2,
-	V4L2_FRMSIZE_TYPE_STEPWISE	= 3,
-};
-
-struct v4l2_frmsize_discrete {
-	__u32			width;		/* Frame width [pixel] */
-	__u32			height;		/* Frame height [pixel] */
-};
-
-struct v4l2_frmsize_stepwise {
-	__u32			min_width;	/* Minimum frame width [pixel] */
-	__u32			max_width;	/* Maximum frame width [pixel] */
-	__u32			step_width;	/* Frame width step size [pixel] */
-	__u32			min_height;	/* Minimum frame height [pixel] */
-	__u32			max_height;	/* Maximum frame height [pixel] */
-	__u32			step_height;	/* Frame height step size [pixel] */
-};
-
-struct v4l2_frmsizeenum {
-	__u32			index;		/* Frame size number */
-	__u32			pixel_format;	/* Pixel format */
-	__u32			type;		/* Frame size type the device supports. */
-
-	union {					/* Frame size */
-		struct v4l2_frmsize_discrete	discrete;
-		struct v4l2_frmsize_stepwise	stepwise;
-	};
-
-	__u32   reserved[2];			/* Reserved space for future use */
-};
-
-/*
- *	F R A M E   R A T E   E N U M E R A T I O N
- */
-enum v4l2_frmivaltypes {
-	V4L2_FRMIVAL_TYPE_DISCRETE	= 1,
-	V4L2_FRMIVAL_TYPE_CONTINUOUS	= 2,
-	V4L2_FRMIVAL_TYPE_STEPWISE	= 3,
-};
-
-struct v4l2_frmival_stepwise {
-	struct v4l2_fract	min;		/* Minimum frame interval [s] */
-	struct v4l2_fract	max;		/* Maximum frame interval [s] */
-	struct v4l2_fract	step;		/* Frame interval step size [s] */
-};
-
-struct v4l2_frmivalenum {
-	__u32			index;		/* Frame format index */
-	__u32			pixel_format;	/* Pixel format */
-	__u32			width;		/* Frame width */
-	__u32			height;		/* Frame height */
-	__u32			type;		/* Frame interval type the device supports. */
-
-	union {					/* Frame interval */
-		struct v4l2_fract		discrete;
-		struct v4l2_frmival_stepwise	stepwise;
-	};
-
-	__u32	reserved[2];			/* Reserved space for future use */
-};
-#endif
-
-/*
- *	T I M E C O D E
- */
-struct v4l2_timecode {
-	__u32	type;
-	__u32	flags;
-	__u8	frames;
-	__u8	seconds;
-	__u8	minutes;
-	__u8	hours;
-	__u8	userbits[4];
-};
-
-/*  Type  */
-#define V4L2_TC_TYPE_24FPS		1
-#define V4L2_TC_TYPE_25FPS		2
-#define V4L2_TC_TYPE_30FPS		3
-#define V4L2_TC_TYPE_50FPS		4
-#define V4L2_TC_TYPE_60FPS		5
-
-/*  Flags  */
-#define V4L2_TC_FLAG_DROPFRAME		0x0001 /* "drop-frame" mode */
-#define V4L2_TC_FLAG_COLORFRAME		0x0002
-#define V4L2_TC_USERBITS_field		0x000C
-#define V4L2_TC_USERBITS_USERDEFINED	0x0000
-#define V4L2_TC_USERBITS_8BITCHARS	0x0008
-/* The above is based on SMPTE timecodes */
-
-struct v4l2_jpegcompression {
-	int quality;
-
-	int  APPn;              /* Number of APP segment to be written,
-				 * must be 0..15 */
-	int  APP_len;           /* Length of data in JPEG APPn segment */
-	char APP_data[60];      /* Data in the JPEG APPn segment. */
-
-	int  COM_len;           /* Length of data in JPEG COM segment */
-	char COM_data[60];      /* Data in JPEG COM segment */
-
-	__u32 jpeg_markers;     /* Which markers should go into the JPEG
-				 * output. Unless you exactly know what
-				 * you do, leave them untouched.
-				 * Inluding less markers will make the
-				 * resulting code smaller, but there will
-				 * be fewer applications which can read it.
-				 * The presence of the APP and COM marker
-				 * is influenced by APP_len and COM_len
-				 * ONLY, not by this property! */
-
-#define V4L2_JPEG_MARKER_DHT (1<<3)    /* Define Huffman Tables */
-#define V4L2_JPEG_MARKER_DQT (1<<4)    /* Define Quantization Tables */
-#define V4L2_JPEG_MARKER_DRI (1<<5)    /* Define Restart Interval */
-#define V4L2_JPEG_MARKER_COM (1<<6)    /* Comment segment */
-#define V4L2_JPEG_MARKER_APP (1<<7)    /* App segment, driver will
-					* allways use APP0 */
-};
-
-/*
- *	M E M O R Y - M A P P I N G   B U F F E R S
- */
-struct v4l2_requestbuffers {
-	__u32			count;
-	enum v4l2_buf_type      type;
-	enum v4l2_memory        memory;
-	__u32			reserved[2];
-};
-
-/**
- * struct v4l2_plane - plane info for multi-planar buffers
- * @bytesused:		number of bytes occupied by data in the plane (payload)
- * @length:		size of this plane (NOT the payload) in bytes
- * @mem_offset:		when memory in the associated struct v4l2_buffer is
- *			V4L2_MEMORY_MMAP, equals the offset from the start of
- *			the device memory for this plane (or is a "cookie" that
- *			should be passed to mmap() called on the video node)
- * @userptr:		when memory is V4L2_MEMORY_USERPTR, a userspace pointer
- *			pointing to this plane
- * @data_offset:	offset in the plane to the start of data; usually 0,
- *			unless there is a header in front of the data
- *
- * Multi-planar buffers consist of one or more planes, e.g. an YCbCr buffer
- * with two planes can have one plane for Y, and another for interleaved CbCr
- * components. Each plane can reside in a separate memory buffer, or even in
- * a completely separate memory node (e.g. in embedded devices).
- */
-struct v4l2_plane {
-	__u32			bytesused;
-	__u32			length;
-	union {
-		__u32		mem_offset;
-		unsigned long	userptr;
-	} m;
-	__u32			data_offset;
-	void			*cookie;
-	void			*share;
-	__u32			reserved[9];
-};
-
-/**
- * struct v4l2_buffer - video buffer info
- * @index:	id number of the buffer
- * @type:	buffer type (type == *_MPLANE for multiplanar buffers)
- * @bytesused:	number of bytes occupied by data in the buffer (payload);
- *		unused (set to 0) for multiplanar buffers
- * @flags:	buffer informational flags
- * @field:	field order of the image in the buffer
- * @timestamp:	frame timestamp
- * @timecode:	frame timecode
- * @sequence:	sequence count of this frame
- * @memory:	the method, in which the actual video data is passed
- * @offset:	for non-multiplanar buffers with memory == V4L2_MEMORY_MMAP;
- *		offset from the start of the device memory for this plane,
- *		(or a "cookie" that should be passed to mmap() as offset)
- * @userptr:	for non-multiplanar buffers with memory == V4L2_MEMORY_USERPTR;
- *		a userspace pointer pointing to this buffer
- * @planes:	for multiplanar buffers; userspace pointer to the array of plane
- *		info structs for this buffer
- * @length:	size in bytes of the buffer (NOT its payload) for single-plane
- *		buffers (when type != *_MPLANE); number of elements in the
- *		planes array for multi-plane buffers
- * @input:	input number from which the video data has has been captured
- *
- * Contains data exchanged by application and driver using one of the Streaming
- * I/O methods.
- */
-struct v4l2_buffer {
-	__u32			index;
-	enum v4l2_buf_type      type;
-	__u32			bytesused;
-	__u32			flags;
-	enum v4l2_field		field;
-	struct timeval		timestamp;
-	struct v4l2_timecode	timecode;
-	__u32			sequence;
-
-	/* memory location */
-	enum v4l2_memory        memory;
-	union {
-		__u32           offset;
-		unsigned long   userptr;
-		struct v4l2_plane *planes;
-	} m;
-	__u32			length;
-	__u32			input;
-	__u32			reserved;
-};
-
-/*  Flags for 'flags' field */
-#define V4L2_BUF_FLAG_MAPPED	0x0001  /* Buffer is mapped (flag) */
-#define V4L2_BUF_FLAG_QUEUED	0x0002	/* Buffer is queued for processing */
-#define V4L2_BUF_FLAG_DONE	0x0004	/* Buffer is ready */
-#define V4L2_BUF_FLAG_KEYFRAME	0x0008	/* Image is a keyframe (I-frame) */
-#define V4L2_BUF_FLAG_PFRAME	0x0010	/* Image is a P-frame */
-#define V4L2_BUF_FLAG_BFRAME	0x0020	/* Image is a B-frame */
-/* Buffer is ready, but the data contained within is corrupted. */
-#define V4L2_BUF_FLAG_ERROR	0x0040
-#define V4L2_BUF_FLAG_TIMECODE	0x0100	/* timecode field is valid */
-#define V4L2_BUF_FLAG_INPUT     0x0200  /* input field is valid */
-
-/*
- *	O V E R L A Y   P R E V I E W
- */
-struct v4l2_framebuffer {
-	__u32			capability;
-	__u32			flags;
-/* FIXME: in theory we should pass something like PCI device + memory
- * region + offset instead of some physical address */
-	void                    *base;
-	struct v4l2_pix_format	fmt;
-};
-/*  Flags for the 'capability' field. Read only */
-#define V4L2_FBUF_CAP_EXTERNOVERLAY	0x0001
-#define V4L2_FBUF_CAP_CHROMAKEY		0x0002
-#define V4L2_FBUF_CAP_LIST_CLIPPING     0x0004
-#define V4L2_FBUF_CAP_BITMAP_CLIPPING	0x0008
-#define V4L2_FBUF_CAP_LOCAL_ALPHA	0x0010
-#define V4L2_FBUF_CAP_GLOBAL_ALPHA	0x0020
-#define V4L2_FBUF_CAP_LOCAL_INV_ALPHA	0x0040
-#define V4L2_FBUF_CAP_SRC_CHROMAKEY	0x0080
-/*  Flags for the 'flags' field. */
-#define V4L2_FBUF_FLAG_PRIMARY		0x0001
-#define V4L2_FBUF_FLAG_OVERLAY		0x0002
-#define V4L2_FBUF_FLAG_CHROMAKEY	0x0004
-#define V4L2_FBUF_FLAG_LOCAL_ALPHA	0x0008
-#define V4L2_FBUF_FLAG_GLOBAL_ALPHA	0x0010
-#define V4L2_FBUF_FLAG_LOCAL_INV_ALPHA	0x0020
-#define V4L2_FBUF_FLAG_SRC_CHROMAKEY	0x0040
-
-struct v4l2_clip {
-	struct v4l2_rect        c;
-	struct v4l2_clip	__user *next;
-};
-
-struct v4l2_window {
-	struct v4l2_rect        w;
-	enum v4l2_field  	field;
-	__u32			chromakey;
-	struct v4l2_clip	__user *clips;
-	__u32			clipcount;
-	void			__user *bitmap;
-	__u8                    global_alpha;
-};
-
-/*
- *	C A P T U R E   P A R A M E T E R S
- */
-struct v4l2_captureparm {
-	__u32		   capability;	  /*  Supported modes */
-	__u32		   capturemode;	  /*  Current mode */
-	struct v4l2_fract  timeperframe;  /*  Time per frame in .1us units */
-	__u32		   extendedmode;  /*  Driver-specific extensions */
-	__u32              readbuffers;   /*  # of buffers for read */
-	__u32		   reserved[4];
-};
-
-/*  Flags for 'capability' and 'capturemode' fields */
-#define V4L2_MODE_HIGHQUALITY	0x0001	/*  High quality imaging mode */
-#define V4L2_CAP_TIMEPERFRAME	0x1000	/*  timeperframe field is supported */
-
-struct v4l2_outputparm {
-	__u32		   capability;	 /*  Supported modes */
-	__u32		   outputmode;	 /*  Current mode */
-	struct v4l2_fract  timeperframe; /*  Time per frame in seconds */
-	__u32		   extendedmode; /*  Driver-specific extensions */
-	__u32              writebuffers; /*  # of buffers for write */
-	__u32		   reserved[4];
-};
-
-/*
- *	I N P U T   I M A G E   C R O P P I N G
- */
-struct v4l2_cropcap {
-	enum v4l2_buf_type      type;
-	struct v4l2_rect        bounds;
-	struct v4l2_rect        defrect;
-	struct v4l2_fract       pixelaspect;
-};
-
-struct v4l2_crop {
-	enum v4l2_buf_type      type;
-	struct v4l2_rect        c;
-};
-
-/*
- *      A N A L O G   V I D E O   S T A N D A R D
- */
-
-typedef __u64 v4l2_std_id;
-
-/* one bit for each */
-#define V4L2_STD_PAL_B          ((v4l2_std_id)0x00000001)
-#define V4L2_STD_PAL_B1         ((v4l2_std_id)0x00000002)
-#define V4L2_STD_PAL_G          ((v4l2_std_id)0x00000004)
-#define V4L2_STD_PAL_H          ((v4l2_std_id)0x00000008)
-#define V4L2_STD_PAL_I          ((v4l2_std_id)0x00000010)
-#define V4L2_STD_PAL_D          ((v4l2_std_id)0x00000020)
-#define V4L2_STD_PAL_D1         ((v4l2_std_id)0x00000040)
-#define V4L2_STD_PAL_K          ((v4l2_std_id)0x00000080)
-
-#define V4L2_STD_PAL_M          ((v4l2_std_id)0x00000100)
-#define V4L2_STD_PAL_N          ((v4l2_std_id)0x00000200)
-#define V4L2_STD_PAL_Nc         ((v4l2_std_id)0x00000400)
-#define V4L2_STD_PAL_60         ((v4l2_std_id)0x00000800)
-
-#define V4L2_STD_NTSC_M         ((v4l2_std_id)0x00001000)
-#define V4L2_STD_NTSC_M_JP      ((v4l2_std_id)0x00002000)
-#define V4L2_STD_NTSC_443       ((v4l2_std_id)0x00004000)
-#define V4L2_STD_NTSC_M_KR      ((v4l2_std_id)0x00008000)
-
-#define V4L2_STD_SECAM_B        ((v4l2_std_id)0x00010000)
-#define V4L2_STD_SECAM_D        ((v4l2_std_id)0x00020000)
-#define V4L2_STD_SECAM_G        ((v4l2_std_id)0x00040000)
-#define V4L2_STD_SECAM_H        ((v4l2_std_id)0x00080000)
-#define V4L2_STD_SECAM_K        ((v4l2_std_id)0x00100000)
-#define V4L2_STD_SECAM_K1       ((v4l2_std_id)0x00200000)
-#define V4L2_STD_SECAM_L        ((v4l2_std_id)0x00400000)
-#define V4L2_STD_SECAM_LC       ((v4l2_std_id)0x00800000)
-
-/* ATSC/HDTV */
-#define V4L2_STD_ATSC_8_VSB     ((v4l2_std_id)0x01000000)
-#define V4L2_STD_ATSC_16_VSB    ((v4l2_std_id)0x02000000)
-
-/* FIXME:
-   Although std_id is 64 bits, there is an issue on PPC32 architecture that
-   makes switch(__u64) to break. So, there's a hack on v4l2-common.c rounding
-   this value to 32 bits.
-   As, currently, the max value is for V4L2_STD_ATSC_16_VSB (30 bits wide),
-   it should work fine. However, if needed to add more than two standards,
-   v4l2-common.c should be fixed.
- */
-
-/* some merged standards */
-#define V4L2_STD_MN	(V4L2_STD_PAL_M|V4L2_STD_PAL_N|V4L2_STD_PAL_Nc|V4L2_STD_NTSC)
-#define V4L2_STD_B	(V4L2_STD_PAL_B|V4L2_STD_PAL_B1|V4L2_STD_SECAM_B)
-#define V4L2_STD_GH	(V4L2_STD_PAL_G|V4L2_STD_PAL_H|V4L2_STD_SECAM_G|V4L2_STD_SECAM_H)
-#define V4L2_STD_DK	(V4L2_STD_PAL_DK|V4L2_STD_SECAM_DK)
-
-/* some common needed stuff */
-#define V4L2_STD_PAL_BG		(V4L2_STD_PAL_B		|\
-				 V4L2_STD_PAL_B1	|\
-				 V4L2_STD_PAL_G)
-#define V4L2_STD_PAL_DK		(V4L2_STD_PAL_D		|\
-				 V4L2_STD_PAL_D1	|\
-				 V4L2_STD_PAL_K)
-#define V4L2_STD_PAL		(V4L2_STD_PAL_BG	|\
-				 V4L2_STD_PAL_DK	|\
-				 V4L2_STD_PAL_H		|\
-				 V4L2_STD_PAL_I)
-#define V4L2_STD_NTSC           (V4L2_STD_NTSC_M	|\
-				 V4L2_STD_NTSC_M_JP     |\
-				 V4L2_STD_NTSC_M_KR)
-#define V4L2_STD_SECAM_DK      	(V4L2_STD_SECAM_D	|\
-				 V4L2_STD_SECAM_K	|\
-				 V4L2_STD_SECAM_K1)
-#define V4L2_STD_SECAM		(V4L2_STD_SECAM_B	|\
-				 V4L2_STD_SECAM_G	|\
-				 V4L2_STD_SECAM_H	|\
-				 V4L2_STD_SECAM_DK	|\
-				 V4L2_STD_SECAM_L       |\
-				 V4L2_STD_SECAM_LC)
-
-#define V4L2_STD_525_60		(V4L2_STD_PAL_M		|\
-				 V4L2_STD_PAL_60	|\
-				 V4L2_STD_NTSC		|\
-				 V4L2_STD_NTSC_443)
-#define V4L2_STD_625_50		(V4L2_STD_PAL		|\
-				 V4L2_STD_PAL_N		|\
-				 V4L2_STD_PAL_Nc	|\
-				 V4L2_STD_SECAM)
-#define V4L2_STD_ATSC           (V4L2_STD_ATSC_8_VSB    |\
-				 V4L2_STD_ATSC_16_VSB)
-
-#define V4L2_STD_UNKNOWN        0
-#define V4L2_STD_ALL            (V4L2_STD_525_60	|\
-				 V4L2_STD_625_50)
-
-struct v4l2_standard {
-	__u32		     index;
-	v4l2_std_id          id;
-	__u8		     name[24];
-	struct v4l2_fract    frameperiod; /* Frames, not fields */
-	__u32		     framelines;
-	__u32		     reserved[4];
-};
-
-/*
- *	V I D E O	T I M I N G S	D V	P R E S E T
- */
-struct v4l2_dv_preset {
-	__u32	preset;
-	__u32	reserved[4];
-};
-
-/*
- *	D V	P R E S E T S	E N U M E R A T I O N
- */
-struct v4l2_dv_enum_preset {
-	__u32	index;
-	__u32	preset;
-	__u8	name[32]; /* Name of the preset timing */
-	__u32	width;
-	__u32	height;
-	__u32	reserved[4];
-};
-
-/*
- * 	D V	P R E S E T	V A L U E S
- */
-#define		V4L2_DV_INVALID		0
-#define		V4L2_DV_480P59_94	1 /* BT.1362 */
-#define		V4L2_DV_576P50		2 /* BT.1362 */
-#define		V4L2_DV_720P24		3 /* SMPTE 296M */
-#define		V4L2_DV_720P25		4 /* SMPTE 296M */
-#define		V4L2_DV_720P30		5 /* SMPTE 296M */
-#define		V4L2_DV_720P50		6 /* SMPTE 296M */
-#define		V4L2_DV_720P59_94	7 /* SMPTE 274M */
-#define		V4L2_DV_720P60		8 /* SMPTE 274M/296M */
-#define		V4L2_DV_1080I29_97	9 /* BT.1120/ SMPTE 274M */
-#define		V4L2_DV_1080I30		10 /* BT.1120/ SMPTE 274M */
-#define		V4L2_DV_1080I25		11 /* BT.1120 */
-#define		V4L2_DV_1080I50		12 /* SMPTE 296M */
-#define		V4L2_DV_1080I60		13 /* SMPTE 296M */
-#define		V4L2_DV_1080P24		14 /* SMPTE 296M */
-#define		V4L2_DV_1080P25		15 /* SMPTE 296M */
-#define		V4L2_DV_1080P30		16 /* SMPTE 296M */
-#define		V4L2_DV_1080P50		17 /* BT.1120 */
-#define		V4L2_DV_1080P60		18 /* BT.1120 */
-
-#define		V4L2_DV_480P60			19
-#define		V4L2_DV_1080I59_94		20
-#define		V4L2_DV_1080P59_94		21
-
-#define		V4L2_DV_720P60_FP		22
-#define		V4L2_DV_720P60_SB_HALF		23
-#define		V4L2_DV_720P60_TB		24
-#define		V4L2_DV_720P59_94_FP		25
-#define		V4L2_DV_720P59_94_SB_HALF	26
-#define		V4L2_DV_720P59_94_TB		27
-#define		V4L2_DV_720P50_FP		28
-#define		V4L2_DV_720P50_SB_HALF		29
-#define		V4L2_DV_720P50_TB		30
-#define		V4L2_DV_1080P24_FP		31
-#define		V4L2_DV_1080P24_SB_HALF		32
-#define		V4L2_DV_1080P24_TB		33
-#define		V4L2_DV_1080P23_98_FP		34
-#define		V4L2_DV_1080P23_98_SB_HALF	35
-#define		V4L2_DV_1080P23_98_TB		36
-#define		V4L2_DV_1080I60_SB_HALF		37
-#define		V4L2_DV_1080I59_94_SB_HALF	38
-#define		V4L2_DV_1080I50_SB_HALF		39
-#define		V4L2_DV_1080P60_SB_HALF		40
-#define		V4L2_DV_1080P60_TB		41
-#define		V4L2_DV_1080P30_FP		42
-#define		V4L2_DV_1080P30_SB_HALF		43
-#define		V4L2_DV_1080P30_TB		44
-
-/*
- *	D V 	B T	T I M I N G S
- */
-
-/* BT.656/BT.1120 timing data */
-struct v4l2_bt_timings {
-	__u32	width;		/* width in pixels */
-	__u32	height;		/* height in lines */
-	__u32	interlaced;	/* Interlaced or progressive */
-	__u32	polarities;	/* Positive or negative polarity */
-	__u64	pixelclock;	/* Pixel clock in HZ. Ex. 74.25MHz->74250000 */
-	__u32	hfrontporch;	/* Horizpontal front porch in pixels */
-	__u32	hsync;		/* Horizontal Sync length in pixels */
-	__u32	hbackporch;	/* Horizontal back porch in pixels */
-	__u32	vfrontporch;	/* Vertical front porch in pixels */
-	__u32	vsync;		/* Vertical Sync length in lines */
-	__u32	vbackporch;	/* Vertical back porch in lines */
-	__u32	il_vfrontporch;	/* Vertical front porch for bottom field of
-				 * interlaced field formats
-				 */
-	__u32	il_vsync;	/* Vertical sync length for bottom field of
-				 * interlaced field formats
-				 */
-	__u32	il_vbackporch;	/* Vertical back porch for bottom field of
-				 * interlaced field formats
-				 */
-	__u32	reserved[16];
-} __attribute__ ((packed));
-
-/* Interlaced or progressive format */
-#define	V4L2_DV_PROGRESSIVE	0
-#define	V4L2_DV_INTERLACED	1
-
-/* Polarities. If bit is not set, it is assumed to be negative polarity */
-#define V4L2_DV_VSYNC_POS_POL	0x00000001
-#define V4L2_DV_HSYNC_POS_POL	0x00000002
-
-
-/* DV timings */
-struct v4l2_dv_timings {
-	__u32 type;
-	union {
-		struct v4l2_bt_timings	bt;
-		__u32	reserved[32];
-	};
-} __attribute__ ((packed));
-
-/* Values for the type field */
-#define V4L2_DV_BT_656_1120	0	/* BT.656/1120 timing type */
-
-/*
- *	V I D E O   I N P U T S
- */
-struct v4l2_input {
-	__u32	     index;		/*  Which input */
-	__u8	     name[32];		/*  Label */
-	__u32	     type;		/*  Type of input */
-	__u32	     audioset;		/*  Associated audios (bitfield) */
-	__u32        tuner;             /*  Associated tuner */
-	v4l2_std_id  std;
-	__u32	     status;
-	__u32	     capabilities;
-	__u32	     reserved[3];
-};
-
-/*  Values for the 'type' field */
-#define V4L2_INPUT_TYPE_TUNER		1
-#define V4L2_INPUT_TYPE_CAMERA		2
-
-/* field 'status' - general */
-#define V4L2_IN_ST_NO_POWER    0x00000001  /* Attached device is off */
-#define V4L2_IN_ST_NO_SIGNAL   0x00000002
-#define V4L2_IN_ST_NO_COLOR    0x00000004
-
-/* field 'status' - sensor orientation */
-/* If sensor is mounted upside down set both bits */
-#define V4L2_IN_ST_HFLIP       0x00000010 /* Frames are flipped horizontally */
-#define V4L2_IN_ST_VFLIP       0x00000020 /* Frames are flipped vertically */
-
-/* field 'status' - analog */
-#define V4L2_IN_ST_NO_H_LOCK   0x00000100  /* No horizontal sync lock */
-#define V4L2_IN_ST_COLOR_KILL  0x00000200  /* Color killer is active */
-
-/* field 'status' - digital */
-#define V4L2_IN_ST_NO_SYNC     0x00010000  /* No synchronization lock */
-#define V4L2_IN_ST_NO_EQU      0x00020000  /* No equalizer lock */
-#define V4L2_IN_ST_NO_CARRIER  0x00040000  /* Carrier recovery failed */
-
-/* field 'status' - VCR and set-top box */
-#define V4L2_IN_ST_MACROVISION 0x01000000  /* Macrovision detected */
-#define V4L2_IN_ST_NO_ACCESS   0x02000000  /* Conditional access denied */
-#define V4L2_IN_ST_VTR         0x04000000  /* VTR time constant */
-
-/* capabilities flags */
-#define V4L2_IN_CAP_PRESETS		0x00000001 /* Supports S_DV_PRESET */
-#define V4L2_IN_CAP_CUSTOM_TIMINGS	0x00000002 /* Supports S_DV_TIMINGS */
-#define V4L2_IN_CAP_STD			0x00000004 /* Supports S_STD */
-
-/*
- *	V I D E O   O U T P U T S
- */
-struct v4l2_output {
-	__u32	     index;		/*  Which output */
-	__u8	     name[32];		/*  Label */
-	__u32	     type;		/*  Type of output */
-	__u32	     audioset;		/*  Associated audios (bitfield) */
-	__u32	     modulator;         /*  Associated modulator */
-	v4l2_std_id  std;
-	__u32	     capabilities;
-	__u32	     reserved[3];
-};
-/*  Values for the 'type' field */
-#define V4L2_OUTPUT_TYPE_MODULATOR		1
-#define V4L2_OUTPUT_TYPE_ANALOG			2
-#define V4L2_OUTPUT_TYPE_ANALOGVGAOVERLAY	3
-
-/* capabilities flags */
-#define V4L2_OUT_CAP_PRESETS		0x00000001 /* Supports S_DV_PRESET */
-#define V4L2_OUT_CAP_CUSTOM_TIMINGS	0x00000002 /* Supports S_DV_TIMINGS */
-#define V4L2_OUT_CAP_STD		0x00000004 /* Supports S_STD */
-
-/*
- *	C O N T R O L S
- */
-struct v4l2_control {
-	__u32		     id;
-	__s32		     value;
-};
-
-struct v4l2_ext_control {
-	__u32 id;
-	__u32 size;
-	__u32 reserved2[1];
-	union {
-		__s32 value;
-		__s64 value64;
-		char *string;
-	};
-} __attribute__ ((packed));
-
-struct v4l2_ext_controls {
-	__u32 ctrl_class;
-	__u32 count;
-	__u32 error_idx;
-	__u32 reserved[2];
-	struct v4l2_ext_control *controls;
-};
-
-/*  Values for ctrl_class field */
-#define V4L2_CTRL_CLASS_USER 0x00980000	/* Old-style 'user' controls */
-#define V4L2_CTRL_CLASS_MPEG 0x00990000	/* MPEG-compression controls */
-#define V4L2_CTRL_CLASS_CAMERA 0x009a0000	/* Camera class controls */
-#define V4L2_CTRL_CLASS_FM_TX 0x009b0000	/* FM Modulator control class */
-#define V4L2_CTRL_CLASS_CODEC 0x009c0000	/* Codec control class */
-
-#define V4L2_CTRL_ID_MASK      	  (0x0fffffff)
-#define V4L2_CTRL_ID2CLASS(id)    ((id) & 0x0fff0000UL)
-#define V4L2_CTRL_DRIVER_PRIV(id) (((id) & 0xffff) >= 0x1000)
-
-enum v4l2_ctrl_type {
-	V4L2_CTRL_TYPE_INTEGER	     = 1,
-	V4L2_CTRL_TYPE_BOOLEAN	     = 2,
-	V4L2_CTRL_TYPE_MENU	     = 3,
-	V4L2_CTRL_TYPE_BUTTON	     = 4,
-	V4L2_CTRL_TYPE_INTEGER64     = 5,
-	V4L2_CTRL_TYPE_CTRL_CLASS    = 6,
-	V4L2_CTRL_TYPE_STRING        = 7,
-};
-
-/*  Used in the VIDIOC_QUERYCTRL ioctl for querying controls */
-struct v4l2_queryctrl {
-	__u32		     id;
-	enum v4l2_ctrl_type  type;
-	__u8		     name[32];	/* Whatever */
-	__s32		     minimum;	/* Note signedness */
-	__s32		     maximum;
-	__s32		     step;
-	__s32		     default_value;
-	__u32                flags;
-	__u32		     reserved[2];
-};
-
-/*  Used in the VIDIOC_QUERYMENU ioctl for querying menu items */
-struct v4l2_querymenu {
-	__u32		id;
-	__u32		index;
-	__u8		name[32];	/* Whatever */
-	__u32		reserved;
-};
-
-/*  Control flags  */
-#define V4L2_CTRL_FLAG_DISABLED		0x0001
-#define V4L2_CTRL_FLAG_GRABBED		0x0002
-#define V4L2_CTRL_FLAG_READ_ONLY 	0x0004
-#define V4L2_CTRL_FLAG_UPDATE 		0x0008
-#define V4L2_CTRL_FLAG_INACTIVE 	0x0010
-#define V4L2_CTRL_FLAG_SLIDER 		0x0020
-#define V4L2_CTRL_FLAG_WRITE_ONLY 	0x0040
-
-/*  Query flag, to be ORed with the control ID */
-#define V4L2_CTRL_FLAG_NEXT_CTRL	0x80000000
-
-/*  User-class control IDs defined by V4L2 */
-#define V4L2_CID_MAX_CTRLS		1024
-#define V4L2_CID_BASE			(V4L2_CTRL_CLASS_USER | 0x900)
-#define V4L2_CID_USER_BASE 		V4L2_CID_BASE
-/*  IDs reserved for driver specific controls */
-#define V4L2_CID_PRIVATE_BASE		0x08000000
-
-#define V4L2_CID_USER_CLASS 		(V4L2_CTRL_CLASS_USER | 1)
-#define V4L2_CID_BRIGHTNESS		(V4L2_CID_BASE+0)
-#define V4L2_CID_CONTRAST		(V4L2_CID_BASE+1)
-#define V4L2_CID_SATURATION		(V4L2_CID_BASE+2)
-#define V4L2_CID_HUE			(V4L2_CID_BASE+3)
-#define V4L2_CID_AUDIO_VOLUME		(V4L2_CID_BASE+5)
-#define V4L2_CID_AUDIO_BALANCE		(V4L2_CID_BASE+6)
-#define V4L2_CID_AUDIO_BASS		(V4L2_CID_BASE+7)
-#define V4L2_CID_AUDIO_TREBLE		(V4L2_CID_BASE+8)
-#define V4L2_CID_AUDIO_MUTE		(V4L2_CID_BASE+9)
-#define V4L2_CID_AUDIO_LOUDNESS		(V4L2_CID_BASE+10)
-#define V4L2_CID_BLACK_LEVEL		(V4L2_CID_BASE+11) /* Deprecated */
-#define V4L2_CID_AUTO_WHITE_BALANCE	(V4L2_CID_BASE+12)
-#define V4L2_CID_DO_WHITE_BALANCE	(V4L2_CID_BASE+13)
-#define V4L2_CID_RED_BALANCE		(V4L2_CID_BASE+14)
-#define V4L2_CID_BLUE_BALANCE		(V4L2_CID_BASE+15)
-#define V4L2_CID_GAMMA			(V4L2_CID_BASE+16)
-#define V4L2_CID_WHITENESS		(V4L2_CID_GAMMA) /* Deprecated */
-#define V4L2_CID_EXPOSURE		(V4L2_CID_BASE+17)
-#define V4L2_CID_AUTOGAIN		(V4L2_CID_BASE+18)
-#define V4L2_CID_GAIN			(V4L2_CID_BASE+19)
-#define V4L2_CID_HFLIP			(V4L2_CID_BASE+20)
-#define V4L2_CID_VFLIP			(V4L2_CID_BASE+21)
-
-/* Deprecated; use V4L2_CID_PAN_RESET and V4L2_CID_TILT_RESET */
-#define V4L2_CID_HCENTER		(V4L2_CID_BASE+22)
-#define V4L2_CID_VCENTER		(V4L2_CID_BASE+23)
-
-#define V4L2_CID_POWER_LINE_FREQUENCY	(V4L2_CID_BASE+24)
-enum v4l2_power_line_frequency {
-	V4L2_CID_POWER_LINE_FREQUENCY_DISABLED	= 0,
-	V4L2_CID_POWER_LINE_FREQUENCY_50HZ	= 1,
-	V4L2_CID_POWER_LINE_FREQUENCY_60HZ	= 2,
-};
-#define V4L2_CID_HUE_AUTO			(V4L2_CID_BASE+25)
-#define V4L2_CID_WHITE_BALANCE_TEMPERATURE	(V4L2_CID_BASE+26)
-#define V4L2_CID_SHARPNESS			(V4L2_CID_BASE+27)
-#define V4L2_CID_BACKLIGHT_COMPENSATION 	(V4L2_CID_BASE+28)
-#define V4L2_CID_CHROMA_AGC                     (V4L2_CID_BASE+29)
-#define V4L2_CID_COLOR_KILLER                   (V4L2_CID_BASE+30)
-#define V4L2_CID_COLORFX			(V4L2_CID_BASE+31)
-enum v4l2_colorfx {
-	V4L2_COLORFX_NONE	= 0,
-	V4L2_COLORFX_BW		= 1,
-	V4L2_COLORFX_SEPIA	= 2,
-	V4L2_COLORFX_NEGATIVE = 3,
-	V4L2_COLORFX_EMBOSS = 4,
-	V4L2_COLORFX_SKETCH = 5,
-	V4L2_COLORFX_SKY_BLUE = 6,
-	V4L2_COLORFX_GRASS_GREEN = 7,
-	V4L2_COLORFX_SKIN_WHITEN = 8,
-	V4L2_COLORFX_VIVID = 9,
-};
-#define V4L2_CID_AUTOBRIGHTNESS			(V4L2_CID_BASE+32)
-#define V4L2_CID_BAND_STOP_FILTER		(V4L2_CID_BASE+33)
-
-#define V4L2_CID_ROTATE				(V4L2_CID_BASE+34)
-#define V4L2_CID_BG_COLOR			(V4L2_CID_BASE+35)
-
-#define V4L2_CID_CHROMA_GAIN                    (V4L2_CID_BASE+36)
-
-#define V4L2_CID_ILLUMINATORS_1			(V4L2_CID_BASE+37)
-#define V4L2_CID_ILLUMINATORS_2			(V4L2_CID_BASE+38)
-
-/*
- * This is custom CID
- */
-/* for rgb alpha function */
-#define V4L2_CID_GLOBAL_ALPHA			(V4L2_CID_BASE+39)
-
-/* cacheable configuration */
-#define V4L2_CID_CACHEABLE			(V4L2_CID_BASE+40)
-
-/* jpeg captured size */
-#define V4L2_CID_CAM_JPEG_MEMSIZE		(V4L2_CID_BASE+41)
-#define V4L2_CID_CAM_JPEG_ENCODEDSIZE		(V4L2_CID_BASE+42)
-
-#define V4L2_CID_SET_SHAREABLE			(V4L2_CID_BASE+43)
-
-/* TV configuration */
-#define V4L2_CID_TV_LAYER_BLEND_ENABLE		(V4L2_CID_BASE+44)
-#define V4L2_CID_TV_LAYER_BLEND_ALPHA		(V4L2_CID_BASE+45)
-#define V4L2_CID_TV_PIXEL_BLEND_ENABLE		(V4L2_CID_BASE+46)
-#define V4L2_CID_TV_CHROMA_ENABLE		(V4L2_CID_BASE+47)
-#define V4L2_CID_TV_CHROMA_VALUE		(V4L2_CID_BASE+48)
-#define V4L2_CID_TV_HPD_STATUS			(V4L2_CID_BASE+49)
-
-/* for color space conversion equation selection */
-#define V4L2_CID_CSC_EQ_MODE			(V4L2_CID_BASE+50)
-#define V4L2_CID_CSC_EQ				(V4L2_CID_BASE+51)
-#define V4L2_CID_CSC_RANGE			(V4L2_CID_BASE+52)
-
-/* last CID + 1 */
-#define V4L2_CID_LASTP1				(V4L2_CID_BASE+53)
-
-/*  MPEG-class control IDs defined by V4L2 */
-#define V4L2_CID_MPEG_BASE 			(V4L2_CTRL_CLASS_MPEG | 0x900)
-#define V4L2_CID_MPEG_CLASS 			(V4L2_CTRL_CLASS_MPEG | 1)
-
-/*  MPEG streams */
-#define V4L2_CID_MPEG_STREAM_TYPE 		(V4L2_CID_MPEG_BASE+0)
-enum v4l2_mpeg_stream_type {
-	V4L2_MPEG_STREAM_TYPE_MPEG2_PS   = 0, /* MPEG-2 program stream */
-	V4L2_MPEG_STREAM_TYPE_MPEG2_TS   = 1, /* MPEG-2 transport stream */
-	V4L2_MPEG_STREAM_TYPE_MPEG1_SS   = 2, /* MPEG-1 system stream */
-	V4L2_MPEG_STREAM_TYPE_MPEG2_DVD  = 3, /* MPEG-2 DVD-compatible stream */
-	V4L2_MPEG_STREAM_TYPE_MPEG1_VCD  = 4, /* MPEG-1 VCD-compatible stream */
-	V4L2_MPEG_STREAM_TYPE_MPEG2_SVCD = 5, /* MPEG-2 SVCD-compatible stream */
-};
-#define V4L2_CID_MPEG_STREAM_PID_PMT 		(V4L2_CID_MPEG_BASE+1)
-#define V4L2_CID_MPEG_STREAM_PID_AUDIO 		(V4L2_CID_MPEG_BASE+2)
-#define V4L2_CID_MPEG_STREAM_PID_VIDEO 		(V4L2_CID_MPEG_BASE+3)
-#define V4L2_CID_MPEG_STREAM_PID_PCR 		(V4L2_CID_MPEG_BASE+4)
-#define V4L2_CID_MPEG_STREAM_PES_ID_AUDIO 	(V4L2_CID_MPEG_BASE+5)
-#define V4L2_CID_MPEG_STREAM_PES_ID_VIDEO 	(V4L2_CID_MPEG_BASE+6)
-#define V4L2_CID_MPEG_STREAM_VBI_FMT 		(V4L2_CID_MPEG_BASE+7)
-enum v4l2_mpeg_stream_vbi_fmt {
-	V4L2_MPEG_STREAM_VBI_FMT_NONE = 0,  /* No VBI in the MPEG stream */
-	V4L2_MPEG_STREAM_VBI_FMT_IVTV = 1,  /* VBI in private packets, IVTV format */
-};
-
-/*  MPEG audio */
-#define V4L2_CID_MPEG_AUDIO_SAMPLING_FREQ 	(V4L2_CID_MPEG_BASE+100)
-enum v4l2_mpeg_audio_sampling_freq {
-	V4L2_MPEG_AUDIO_SAMPLING_FREQ_44100 = 0,
-	V4L2_MPEG_AUDIO_SAMPLING_FREQ_48000 = 1,
-	V4L2_MPEG_AUDIO_SAMPLING_FREQ_32000 = 2,
-};
-#define V4L2_CID_MPEG_AUDIO_ENCODING 		(V4L2_CID_MPEG_BASE+101)
-enum v4l2_mpeg_audio_encoding {
-	V4L2_MPEG_AUDIO_ENCODING_LAYER_1 = 0,
-	V4L2_MPEG_AUDIO_ENCODING_LAYER_2 = 1,
-	V4L2_MPEG_AUDIO_ENCODING_LAYER_3 = 2,
-	V4L2_MPEG_AUDIO_ENCODING_AAC     = 3,
-	V4L2_MPEG_AUDIO_ENCODING_AC3     = 4,
-};
-#define V4L2_CID_MPEG_AUDIO_L1_BITRATE 		(V4L2_CID_MPEG_BASE+102)
-enum v4l2_mpeg_audio_l1_bitrate {
-	V4L2_MPEG_AUDIO_L1_BITRATE_32K  = 0,
-	V4L2_MPEG_AUDIO_L1_BITRATE_64K  = 1,
-	V4L2_MPEG_AUDIO_L1_BITRATE_96K  = 2,
-	V4L2_MPEG_AUDIO_L1_BITRATE_128K = 3,
-	V4L2_MPEG_AUDIO_L1_BITRATE_160K = 4,
-	V4L2_MPEG_AUDIO_L1_BITRATE_192K = 5,
-	V4L2_MPEG_AUDIO_L1_BITRATE_224K = 6,
-	V4L2_MPEG_AUDIO_L1_BITRATE_256K = 7,
-	V4L2_MPEG_AUDIO_L1_BITRATE_288K = 8,
-	V4L2_MPEG_AUDIO_L1_BITRATE_320K = 9,
-	V4L2_MPEG_AUDIO_L1_BITRATE_352K = 10,
-	V4L2_MPEG_AUDIO_L1_BITRATE_384K = 11,
-	V4L2_MPEG_AUDIO_L1_BITRATE_416K = 12,
-	V4L2_MPEG_AUDIO_L1_BITRATE_448K = 13,
-};
-#define V4L2_CID_MPEG_AUDIO_L2_BITRATE 		(V4L2_CID_MPEG_BASE+103)
-enum v4l2_mpeg_audio_l2_bitrate {
-	V4L2_MPEG_AUDIO_L2_BITRATE_32K  = 0,
-	V4L2_MPEG_AUDIO_L2_BITRATE_48K  = 1,
-	V4L2_MPEG_AUDIO_L2_BITRATE_56K  = 2,
-	V4L2_MPEG_AUDIO_L2_BITRATE_64K  = 3,
-	V4L2_MPEG_AUDIO_L2_BITRATE_80K  = 4,
-	V4L2_MPEG_AUDIO_L2_BITRATE_96K  = 5,
-	V4L2_MPEG_AUDIO_L2_BITRATE_112K = 6,
-	V4L2_MPEG_AUDIO_L2_BITRATE_128K = 7,
-	V4L2_MPEG_AUDIO_L2_BITRATE_160K = 8,
-	V4L2_MPEG_AUDIO_L2_BITRATE_192K = 9,
-	V4L2_MPEG_AUDIO_L2_BITRATE_224K = 10,
-	V4L2_MPEG_AUDIO_L2_BITRATE_256K = 11,
-	V4L2_MPEG_AUDIO_L2_BITRATE_320K = 12,
-	V4L2_MPEG_AUDIO_L2_BITRATE_384K = 13,
-};
-#define V4L2_CID_MPEG_AUDIO_L3_BITRATE 		(V4L2_CID_MPEG_BASE+104)
-enum v4l2_mpeg_audio_l3_bitrate {
-	V4L2_MPEG_AUDIO_L3_BITRATE_32K  = 0,
-	V4L2_MPEG_AUDIO_L3_BITRATE_40K  = 1,
-	V4L2_MPEG_AUDIO_L3_BITRATE_48K  = 2,
-	V4L2_MPEG_AUDIO_L3_BITRATE_56K  = 3,
-	V4L2_MPEG_AUDIO_L3_BITRATE_64K  = 4,
-	V4L2_MPEG_AUDIO_L3_BITRATE_80K  = 5,
-	V4L2_MPEG_AUDIO_L3_BITRATE_96K  = 6,
-	V4L2_MPEG_AUDIO_L3_BITRATE_112K = 7,
-	V4L2_MPEG_AUDIO_L3_BITRATE_128K = 8,
-	V4L2_MPEG_AUDIO_L3_BITRATE_160K = 9,
-	V4L2_MPEG_AUDIO_L3_BITRATE_192K = 10,
-	V4L2_MPEG_AUDIO_L3_BITRATE_224K = 11,
-	V4L2_MPEG_AUDIO_L3_BITRATE_256K = 12,
-	V4L2_MPEG_AUDIO_L3_BITRATE_320K = 13,
-};
-#define V4L2_CID_MPEG_AUDIO_MODE 		(V4L2_CID_MPEG_BASE+105)
-enum v4l2_mpeg_audio_mode {
-	V4L2_MPEG_AUDIO_MODE_STEREO       = 0,
-	V4L2_MPEG_AUDIO_MODE_JOINT_STEREO = 1,
-	V4L2_MPEG_AUDIO_MODE_DUAL         = 2,
-	V4L2_MPEG_AUDIO_MODE_MONO         = 3,
-};
-#define V4L2_CID_MPEG_AUDIO_MODE_EXTENSION 	(V4L2_CID_MPEG_BASE+106)
-enum v4l2_mpeg_audio_mode_extension {
-	V4L2_MPEG_AUDIO_MODE_EXTENSION_BOUND_4  = 0,
-	V4L2_MPEG_AUDIO_MODE_EXTENSION_BOUND_8  = 1,
-	V4L2_MPEG_AUDIO_MODE_EXTENSION_BOUND_12 = 2,
-	V4L2_MPEG_AUDIO_MODE_EXTENSION_BOUND_16 = 3,
-};
-#define V4L2_CID_MPEG_AUDIO_EMPHASIS 		(V4L2_CID_MPEG_BASE+107)
-enum v4l2_mpeg_audio_emphasis {
-	V4L2_MPEG_AUDIO_EMPHASIS_NONE         = 0,
-	V4L2_MPEG_AUDIO_EMPHASIS_50_DIV_15_uS = 1,
-	V4L2_MPEG_AUDIO_EMPHASIS_CCITT_J17    = 2,
-};
-#define V4L2_CID_MPEG_AUDIO_CRC 		(V4L2_CID_MPEG_BASE+108)
-enum v4l2_mpeg_audio_crc {
-	V4L2_MPEG_AUDIO_CRC_NONE  = 0,
-	V4L2_MPEG_AUDIO_CRC_CRC16 = 1,
-};
-#define V4L2_CID_MPEG_AUDIO_MUTE 		(V4L2_CID_MPEG_BASE+109)
-#define V4L2_CID_MPEG_AUDIO_AAC_BITRATE		(V4L2_CID_MPEG_BASE+110)
-#define V4L2_CID_MPEG_AUDIO_AC3_BITRATE		(V4L2_CID_MPEG_BASE+111)
-enum v4l2_mpeg_audio_ac3_bitrate {
-	V4L2_MPEG_AUDIO_AC3_BITRATE_32K  = 0,
-	V4L2_MPEG_AUDIO_AC3_BITRATE_40K  = 1,
-	V4L2_MPEG_AUDIO_AC3_BITRATE_48K  = 2,
-	V4L2_MPEG_AUDIO_AC3_BITRATE_56K  = 3,
-	V4L2_MPEG_AUDIO_AC3_BITRATE_64K  = 4,
-	V4L2_MPEG_AUDIO_AC3_BITRATE_80K  = 5,
-	V4L2_MPEG_AUDIO_AC3_BITRATE_96K  = 6,
-	V4L2_MPEG_AUDIO_AC3_BITRATE_112K = 7,
-	V4L2_MPEG_AUDIO_AC3_BITRATE_128K = 8,
-	V4L2_MPEG_AUDIO_AC3_BITRATE_160K = 9,
-	V4L2_MPEG_AUDIO_AC3_BITRATE_192K = 10,
-	V4L2_MPEG_AUDIO_AC3_BITRATE_224K = 11,
-	V4L2_MPEG_AUDIO_AC3_BITRATE_256K = 12,
-	V4L2_MPEG_AUDIO_AC3_BITRATE_320K = 13,
-	V4L2_MPEG_AUDIO_AC3_BITRATE_384K = 14,
-	V4L2_MPEG_AUDIO_AC3_BITRATE_448K = 15,
-	V4L2_MPEG_AUDIO_AC3_BITRATE_512K = 16,
-	V4L2_MPEG_AUDIO_AC3_BITRATE_576K = 17,
-	V4L2_MPEG_AUDIO_AC3_BITRATE_640K = 18,
-};
-
-/*  MPEG video */
-#define V4L2_CID_MPEG_VIDEO_ENCODING 		(V4L2_CID_MPEG_BASE+200)
-enum v4l2_mpeg_video_encoding {
-	V4L2_MPEG_VIDEO_ENCODING_MPEG_1     = 0,
-	V4L2_MPEG_VIDEO_ENCODING_MPEG_2     = 1,
-	V4L2_MPEG_VIDEO_ENCODING_MPEG_4_AVC = 2,
-};
-#define V4L2_CID_MPEG_VIDEO_ASPECT 		(V4L2_CID_MPEG_BASE+201)
-enum v4l2_mpeg_video_aspect {
-	V4L2_MPEG_VIDEO_ASPECT_1x1     = 0,
-	V4L2_MPEG_VIDEO_ASPECT_4x3     = 1,
-	V4L2_MPEG_VIDEO_ASPECT_16x9    = 2,
-	V4L2_MPEG_VIDEO_ASPECT_221x100 = 3,
-};
-#define V4L2_CID_MPEG_VIDEO_B_FRAMES 		(V4L2_CID_MPEG_BASE+202)
-#define V4L2_CID_MPEG_VIDEO_GOP_SIZE 		(V4L2_CID_MPEG_BASE+203)
-#define V4L2_CID_MPEG_VIDEO_GOP_CLOSURE 	(V4L2_CID_MPEG_BASE+204)
-#define V4L2_CID_MPEG_VIDEO_PULLDOWN 		(V4L2_CID_MPEG_BASE+205)
-#define V4L2_CID_MPEG_VIDEO_BITRATE_MODE 	(V4L2_CID_MPEG_BASE+206)
-enum v4l2_mpeg_video_bitrate_mode {
-	V4L2_MPEG_VIDEO_BITRATE_MODE_VBR = 0,
-	V4L2_MPEG_VIDEO_BITRATE_MODE_CBR = 1,
-};
-#define V4L2_CID_MPEG_VIDEO_BITRATE 		(V4L2_CID_MPEG_BASE+207)
-#define V4L2_CID_MPEG_VIDEO_BITRATE_PEAK 	(V4L2_CID_MPEG_BASE+208)
-#define V4L2_CID_MPEG_VIDEO_TEMPORAL_DECIMATION (V4L2_CID_MPEG_BASE+209)
-#define V4L2_CID_MPEG_VIDEO_MUTE 		(V4L2_CID_MPEG_BASE+210)
-#define V4L2_CID_MPEG_VIDEO_MUTE_YUV 		(V4L2_CID_MPEG_BASE+211)
-
-/*  MPEG-class control IDs specific to the CX2341x driver as defined by V4L2 */
-#define V4L2_CID_MPEG_CX2341X_BASE 				(V4L2_CTRL_CLASS_MPEG | 0x1000)
-#define V4L2_CID_MPEG_CX2341X_VIDEO_SPATIAL_FILTER_MODE 	(V4L2_CID_MPEG_CX2341X_BASE+0)
-enum v4l2_mpeg_cx2341x_video_spatial_filter_mode {
-	V4L2_MPEG_CX2341X_VIDEO_SPATIAL_FILTER_MODE_MANUAL = 0,
-	V4L2_MPEG_CX2341X_VIDEO_SPATIAL_FILTER_MODE_AUTO   = 1,
-};
-#define V4L2_CID_MPEG_CX2341X_VIDEO_SPATIAL_FILTER 		(V4L2_CID_MPEG_CX2341X_BASE+1)
-#define V4L2_CID_MPEG_CX2341X_VIDEO_LUMA_SPATIAL_FILTER_TYPE 	(V4L2_CID_MPEG_CX2341X_BASE+2)
-enum v4l2_mpeg_cx2341x_video_luma_spatial_filter_type {
-	V4L2_MPEG_CX2341X_VIDEO_LUMA_SPATIAL_FILTER_TYPE_OFF                  = 0,
-	V4L2_MPEG_CX2341X_VIDEO_LUMA_SPATIAL_FILTER_TYPE_1D_HOR               = 1,
-	V4L2_MPEG_CX2341X_VIDEO_LUMA_SPATIAL_FILTER_TYPE_1D_VERT              = 2,
-	V4L2_MPEG_CX2341X_VIDEO_LUMA_SPATIAL_FILTER_TYPE_2D_HV_SEPARABLE      = 3,
-	V4L2_MPEG_CX2341X_VIDEO_LUMA_SPATIAL_FILTER_TYPE_2D_SYM_NON_SEPARABLE = 4,
-};
-#define V4L2_CID_MPEG_CX2341X_VIDEO_CHROMA_SPATIAL_FILTER_TYPE 	(V4L2_CID_MPEG_CX2341X_BASE+3)
-enum v4l2_mpeg_cx2341x_video_chroma_spatial_filter_type {
-	V4L2_MPEG_CX2341X_VIDEO_CHROMA_SPATIAL_FILTER_TYPE_OFF    = 0,
-	V4L2_MPEG_CX2341X_VIDEO_CHROMA_SPATIAL_FILTER_TYPE_1D_HOR = 1,
-};
-#define V4L2_CID_MPEG_CX2341X_VIDEO_TEMPORAL_FILTER_MODE 	(V4L2_CID_MPEG_CX2341X_BASE+4)
-enum v4l2_mpeg_cx2341x_video_temporal_filter_mode {
-	V4L2_MPEG_CX2341X_VIDEO_TEMPORAL_FILTER_MODE_MANUAL = 0,
-	V4L2_MPEG_CX2341X_VIDEO_TEMPORAL_FILTER_MODE_AUTO   = 1,
-};
-#define V4L2_CID_MPEG_CX2341X_VIDEO_TEMPORAL_FILTER 		(V4L2_CID_MPEG_CX2341X_BASE+5)
-#define V4L2_CID_MPEG_CX2341X_VIDEO_MEDIAN_FILTER_TYPE 		(V4L2_CID_MPEG_CX2341X_BASE+6)
-enum v4l2_mpeg_cx2341x_video_median_filter_type {
-	V4L2_MPEG_CX2341X_VIDEO_MEDIAN_FILTER_TYPE_OFF      = 0,
-	V4L2_MPEG_CX2341X_VIDEO_MEDIAN_FILTER_TYPE_HOR      = 1,
-	V4L2_MPEG_CX2341X_VIDEO_MEDIAN_FILTER_TYPE_VERT     = 2,
-	V4L2_MPEG_CX2341X_VIDEO_MEDIAN_FILTER_TYPE_HOR_VERT = 3,
-	V4L2_MPEG_CX2341X_VIDEO_MEDIAN_FILTER_TYPE_DIAG     = 4,
-};
-#define V4L2_CID_MPEG_CX2341X_VIDEO_LUMA_MEDIAN_FILTER_BOTTOM 	(V4L2_CID_MPEG_CX2341X_BASE+7)
-#define V4L2_CID_MPEG_CX2341X_VIDEO_LUMA_MEDIAN_FILTER_TOP 	(V4L2_CID_MPEG_CX2341X_BASE+8)
-#define V4L2_CID_MPEG_CX2341X_VIDEO_CHROMA_MEDIAN_FILTER_BOTTOM	(V4L2_CID_MPEG_CX2341X_BASE+9)
-#define V4L2_CID_MPEG_CX2341X_VIDEO_CHROMA_MEDIAN_FILTER_TOP 	(V4L2_CID_MPEG_CX2341X_BASE+10)
-#define V4L2_CID_MPEG_CX2341X_STREAM_INSERT_NAV_PACKETS 	(V4L2_CID_MPEG_CX2341X_BASE+11)
-
-/* For codecs */
-
-#define V4L2_CID_CODEC_BASE 			(V4L2_CTRL_CLASS_CODEC | 0x900)
-#define V4L2_CID_CODEC_CLASS 			(V4L2_CTRL_CLASS_CODEC | 1)
-
-/* Codec class control IDs specific to the MFC5X driver */
-#define V4L2_CID_CODEC_MFC5X_BASE		(V4L2_CTRL_CLASS_CODEC | 0x1000)
-
-/* For both decoding and encoding */
-
-/* For decoding */
-
-#define V4L2_CID_CODEC_LOOP_FILTER_MPEG4_ENABLE	(V4L2_CID_CODEC_BASE + 110)
-#define V4L2_CID_CODEC_DISPLAY_DELAY		(V4L2_CID_CODEC_BASE + 137)
-#define V4L2_CID_CODEC_REQ_NUM_BUFS		(V4L2_CID_CODEC_BASE + 140)
-#define V4L2_CID_CODEC_SLICE_INTERFACE		(V4L2_CID_CODEC_BASE + 141)
-#define V4L2_CID_CODEC_PACKED_PB		(V4L2_CID_CODEC_BASE + 142)
-#define V4L2_CID_CODEC_FRAME_TAG		(V4L2_CID_CODEC_BASE + 143)
-#define V4L2_CID_CODEC_CRC_ENABLE		(V4L2_CID_CODEC_BASE + 144)
-#define V4L2_CID_CODEC_CRC_DATA_LUMA		(V4L2_CID_CODEC_BASE + 145)
-#define V4L2_CID_CODEC_CRC_DATA_CHROMA		(V4L2_CID_CODEC_BASE + 146)
-#define V4L2_CID_CODEC_CRC_DATA_LUMA_BOT	(V4L2_CID_CODEC_BASE + 147)
-#define V4L2_CID_CODEC_CRC_DATA_CHROMA_BOT	(V4L2_CID_CODEC_BASE + 148)
-#define V4L2_CID_CODEC_CRC_GENERATED		(V4L2_CID_CODEC_BASE + 149)
-#define V4L2_CID_CODEC_FRAME_TYPE		(V4L2_CID_CODEC_BASE + 154)
-#define V4L2_CID_CODEC_CHECK_STATE		(V4L2_CID_CODEC_BASE + 155)
-#define V4L2_CID_CODEC_DISPLAY_STATUS		(V4L2_CID_CODEC_BASE + 156)
-#define V4L2_CID_CODEC_FRAME_PACK_SEI_PARSE	(V4L2_CID_CODEC_BASE + 157)
-#define V4L2_CID_CODEC_FRAME_PACK_SEI_AVAIL	(V4L2_CID_CODEC_BASE + 158)
-#define V4L2_CID_CODEC_FRAME_PACK_ARRGMENT_ID	(V4L2_CID_CODEC_BASE + 159)
-#define V4L2_CID_CODEC_FRAME_PACK_SEI_INFO	(V4L2_CID_CODEC_BASE + 160)
-#define V4L2_CID_CODEC_FRAME_PACK_GRID_POS	(V4L2_CID_CODEC_BASE + 161)
-
-/* For encoding */
-#define V4L2_CID_CODEC_LOOP_FILTER_H264		(V4L2_CID_CODEC_BASE + 9)
-enum v4l2_cid_codec_loop_filter_h264 {
-	V4L2_CID_CODEC_LOOP_FILTER_H264_ENABLE = 0,
-	V4L2_CID_CODEC_LOOP_FILTER_H264_DISABLE = 1,
-	V4L2_CID_CODEC_LOOP_FILTER_H264_DISABLE_AT_BOUNDARY = 2,
-};
-
-#define V4L2_CID_CODEC_FRAME_INSERTION		(V4L2_CID_CODEC_BASE + 10)
-enum v4l2_cid_codec_frame_insertion {
-	V4L2_CID_CODEC_FRAME_INSERT_NONE = 0x0,
-	V4L2_CID_CODEC_FRAME_INSERT_I_FRAME = 0x1,
-	V4L2_CID_CODEC_FRAME_INSERT_NOT_CODED = 0x2,
-};
-
-#define V4L2_CID_CODEC_ENCODED_LUMA_ADDR	(V4L2_CID_CODEC_BASE + 11)
-#define V4L2_CID_CODEC_ENCODED_CHROMA_ADDR	(V4L2_CID_CODEC_BASE + 12)
-
-#define V4L2_CID_CODEC_ENCODED_I_PERIOD_CH	V4L2_CID_CODEC_MFC5X_ENC_GOP_SIZE
-#define V4L2_CID_CODEC_ENCODED_FRAME_RATE_CH 	V4L2_CID_CODEC_MFC5X_ENC_H264_RC_FRAME_RATE
-#define V4L2_CID_CODEC_ENCODED_BIT_RATE_CH 	V4L2_CID_CODEC_MFC5X_ENC_RC_BIT_RATE
-
-#define V4L2_CID_CODEC_FRAME_PACK_SEI_GEN	(V4L2_CID_CODEC_BASE + 13)
-#define V4L2_CID_CODEC_FRAME_PACK_FRM0_FLAG	(V4L2_CID_CODEC_BASE + 14)
-enum v4l2_codec_mfc5x_enc_flag {
-	V4L2_CODEC_MFC5X_ENC_FLAG_DISABLE = 0,
-	V4L2_CODEC_MFC5X_ENC_FLAG_ENABLE = 1,
-};
-#define V4L2_CID_CODEC_FRAME_PACK_ARRGMENT_TYPE	(V4L2_CID_CODEC_BASE + 15)
-enum v4l2_codec_mfc5x_enc_frame_pack_arrgment_type {
-	V4L2_CODEC_MFC5X_ENC_FRAME_PACK_SIDE_BY_SIDE = 0,
-	V4L2_CODEC_MFC5X_ENC_FRAME_PACK_TOP_AND_BOT = 1,
-	V4L2_CODEC_MFC5X_ENC_FRAME_PACK_TMP_INTER = 2,
-};
-
-/* common */
-enum v4l2_codec_mfc5x_enc_switch {
-	V4L2_CODEC_MFC5X_ENC_SW_DISABLE	= 0,
-	V4L2_CODEC_MFC5X_ENC_SW_ENABLE	= 1,
-};
-enum v4l2_codec_mfc5x_enc_switch_inv {
-	V4L2_CODEC_MFC5X_ENC_SW_INV_ENABLE	= 0,
-	V4L2_CODEC_MFC5X_ENC_SW_INV_DISABLE	= 1,
-};
-#define V4L2_CID_CODEC_MFC5X_ENC_GOP_SIZE		(V4L2_CID_CODEC_MFC5X_BASE+300)
-#define V4L2_CID_CODEC_MFC5X_ENC_MULTI_SLICE_MODE	(V4L2_CID_CODEC_MFC5X_BASE+301)
-enum v4l2_codec_mfc5x_enc_multi_slice_mode {
-	V4L2_CODEC_MFC5X_ENC_MULTI_SLICE_MODE_DISABLE		= 0,
-	V4L2_CODEC_MFC5X_ENC_MULTI_SLICE_MODE_MACROBLOCK_COUNT	= 1,
-	V4L2_CODEC_MFC5X_ENC_MULTI_SLICE_MODE_BIT_COUNT		= 3,
-};
-#define V4L2_CID_CODEC_MFC5X_ENC_MULTI_SLICE_MB		(V4L2_CID_CODEC_MFC5X_BASE+302)
-#define V4L2_CID_CODEC_MFC5X_ENC_MULTI_SLICE_BIT	(V4L2_CID_CODEC_MFC5X_BASE+303)
-#define V4L2_CID_CODEC_MFC5X_ENC_INTRA_REFRESH_MB	(V4L2_CID_CODEC_MFC5X_BASE+304)
-#define V4L2_CID_CODEC_MFC5X_ENC_PAD_CTRL_ENABLE	(V4L2_CID_CODEC_MFC5X_BASE+305)
-#define V4L2_CID_CODEC_MFC5X_ENC_PAD_LUMA_VALUE		(V4L2_CID_CODEC_MFC5X_BASE+306)
-#define V4L2_CID_CODEC_MFC5X_ENC_PAD_CB_VALUE		(V4L2_CID_CODEC_MFC5X_BASE+307)
-#define V4L2_CID_CODEC_MFC5X_ENC_PAD_CR_VALUE		(V4L2_CID_CODEC_MFC5X_BASE+308)
-#define V4L2_CID_CODEC_MFC5X_ENC_RC_FRAME_ENABLE	(V4L2_CID_CODEC_MFC5X_BASE+309)
-#define V4L2_CID_CODEC_MFC5X_ENC_RC_BIT_RATE		(V4L2_CID_CODEC_MFC5X_BASE+310)
-#define V4L2_CID_CODEC_MFC5X_ENC_RC_REACTION_COEFF	(V4L2_CID_CODEC_MFC5X_BASE+311)
-#define V4L2_CID_CODEC_MFC5X_ENC_STREAM_SIZE		(V4L2_CID_CODEC_MFC5X_BASE+312)
-#define V4L2_CID_CODEC_MFC5X_ENC_FRAME_COUNT		(V4L2_CID_CODEC_MFC5X_BASE+313)
-#define V4L2_CID_CODEC_MFC5X_ENC_FRAME_TYPE		(V4L2_CID_CODEC_MFC5X_BASE+314)
-enum v4l2_codec_mfc5x_enc_frame_type {
-	V4L2_CODEC_MFC5X_ENC_FRAME_TYPE_NOT_CODED	= 0,
-	V4L2_CODEC_MFC5X_ENC_FRAME_TYPE_I_FRAME		= 1,
-	V4L2_CODEC_MFC5X_ENC_FRAME_TYPE_P_FRAME		= 2,
-	V4L2_CODEC_MFC5X_ENC_FRAME_TYPE_B_FRAME		= 3,
-	V4L2_CODEC_MFC5X_ENC_FRAME_TYPE_SKIPPED		= 4,
-	V4L2_CODEC_MFC5X_ENC_FRAME_TYPE_OTHERS		= 5,
-};
-#define V4L2_CID_CODEC_MFC5X_ENC_FORCE_FRAME_TYPE	(V4L2_CID_CODEC_MFC5X_BASE+315)
-enum v4l2_codec_mfc5x_enc_force_frame_type {
-	V4L2_CODEC_MFC5X_ENC_FORCE_FRAME_TYPE_I_FRAME	= 1,
-	V4L2_CODEC_MFC5X_ENC_FORCE_FRAME_TYPE_NOT_CODED	= 2,
-};
-#define V4L2_CID_CODEC_MFC5X_ENC_VBV_BUF_SIZE		(V4L2_CID_CODEC_MFC5X_BASE+316)
-#define V4L2_CID_CODEC_MFC5X_ENC_SEQ_HDR_MODE		(V4L2_CID_CODEC_MFC5X_BASE+317)
-enum v4l2_codec_mfc5x_enc_seq_hdr_mode {
-	V4L2_CODEC_MFC5X_ENC_SEQ_HDR_MODE_SEQ		= 0,
-	V4L2_CODEC_MFC5X_ENC_SEQ_HDR_MODE_SEQ_FRAME	= 1,
-};
-#define V4L2_CID_CODEC_MFC5X_ENC_FRAME_SKIP_MODE	(V4L2_CID_CODEC_MFC5X_BASE+318)
-enum v4l2_codec_mfc5x_enc_frame_skip_mode {
-	V4L2_CODEC_MFC5X_ENC_FRAME_SKIP_MODE_DISABLE		= 0,
-	V4L2_CODEC_MFC5X_ENC_FRAME_SKIP_MODE_LEVEL		= 1,
-	V4L2_CODEC_MFC5X_ENC_FRAME_SKIP_MODE_VBV_BUF_SIZE	= 2,
-};
-#define V4L2_CID_CODEC_MFC5X_ENC_RC_FIXED_TARGET_BIT	(V4L2_CID_CODEC_MFC5X_BASE+319)
-#define V4L2_CID_CODEC_MFC5X_ENC_FRAME_DELTA		(V4L2_CID_CODEC_MFC5X_BASE+320)
-
-/* codec specific */
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_B_FRAMES		(V4L2_CID_CODEC_MFC5X_BASE+400)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_PROFILE		(V4L2_CID_CODEC_MFC5X_BASE+401)
-enum v4l2_codec_mfc5x_enc_h264_profile {
-	V4L2_CODEC_MFC5X_ENC_H264_PROFILE_MAIN		= 0,
-	V4L2_CODEC_MFC5X_ENC_H264_PROFILE_HIGH		= 1,
-	V4L2_CODEC_MFC5X_ENC_H264_PROFILE_BASELINE	= 2,
-};
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_LEVEL		(V4L2_CID_CODEC_MFC5X_BASE+402)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_INTERLACE		(V4L2_CID_CODEC_MFC5X_BASE+403)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_LOOP_FILTER_MODE	(V4L2_CID_CODEC_MFC5X_BASE+404)
-enum v4l2_codec_mfc5x_enc_h264_loop_filter {
-	V4L2_CODEC_MFC5X_ENC_H264_LOOP_FILTER_ENABLE			= 0,
-	V4L2_CODEC_MFC5X_ENC_H264_LOOP_FILTER_DISABLE			= 1,
-	V4L2_CODEC_MFC5X_ENC_H264_LOOP_FILTER_DISABLE_AT_BOUNDARY	= 2,
-};
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_LOOP_FILTER_ALPHA	(V4L2_CID_CODEC_MFC5X_BASE+405)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_LOOP_FILTER_BETA	(V4L2_CID_CODEC_MFC5X_BASE+406)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_ENTROPY_MODE	(V4L2_CID_CODEC_MFC5X_BASE+407)
-enum v4l2_codec_mfc5x_enc_h264_entropy_mode {
-	V4L2_CODEC_MFC5X_ENC_H264_ENTROPY_MODE_CAVLC	= 0,
-	V4L2_CODEC_MFC5X_ENC_H264_ENTROPY_MODE_CABAC	= 1,
-};
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_MAX_REF_PIC	(V4L2_CID_CODEC_MFC5X_BASE+408)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_NUM_REF_PIC_4P	(V4L2_CID_CODEC_MFC5X_BASE+409)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_8X8_TRANSFORM	(V4L2_CID_CODEC_MFC5X_BASE+410)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_RC_MB_ENABLE	(V4L2_CID_CODEC_MFC5X_BASE+411)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_RC_FRAME_RATE	(V4L2_CID_CODEC_MFC5X_BASE+412)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_RC_FRAME_QP	(V4L2_CID_CODEC_MFC5X_BASE+413)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_RC_MIN_QP		(V4L2_CID_CODEC_MFC5X_BASE+414)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_RC_MAX_QP		(V4L2_CID_CODEC_MFC5X_BASE+415)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_RC_MB_DARK	(V4L2_CID_CODEC_MFC5X_BASE+416)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_RC_MB_SMOOTH	(V4L2_CID_CODEC_MFC5X_BASE+417)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_RC_MB_STATIC	(V4L2_CID_CODEC_MFC5X_BASE+418)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_RC_MB_ACTIVITY	(V4L2_CID_CODEC_MFC5X_BASE+419)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_RC_P_FRAME_QP	(V4L2_CID_CODEC_MFC5X_BASE+420)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_RC_B_FRAME_QP	(V4L2_CID_CODEC_MFC5X_BASE+421)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_AR_VUI_ENABLE	(V4L2_CID_CODEC_MFC5X_BASE+422)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_AR_VUI_IDC	(V4L2_CID_CODEC_MFC5X_BASE+423)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_EXT_SAR_WIDTH	(V4L2_CID_CODEC_MFC5X_BASE+424)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_EXT_SAR_HEIGHT	(V4L2_CID_CODEC_MFC5X_BASE+425)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_OPEN_GOP		(V4L2_CID_CODEC_MFC5X_BASE+426)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_I_PERIOD		(V4L2_CID_CODEC_MFC5X_BASE+427)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_HIER_P_ENABLE	(V4L2_CID_CODEC_MFC5X_BASE+428)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_LAYER0_QP		(V4L2_CID_CODEC_MFC5X_BASE+429)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_LAYER1_QP		(V4L2_CID_CODEC_MFC5X_BASE+430)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_LAYER2_QP		(V4L2_CID_CODEC_MFC5X_BASE+431)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_FMO_ENABLE	(V4L2_CID_CODEC_MFC5X_BASE+432)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_ASO_ENABLE	(V4L2_CID_CODEC_MFC5X_BASE+433)
-
-#define V4L2_CID_CODEC_MFC5X_ENC_MPEG4_B_FRAMES		(V4L2_CID_CODEC_MFC5X_BASE+440)
-#define V4L2_CID_CODEC_MFC5X_ENC_MPEG4_PROFILE		(V4L2_CID_CODEC_MFC5X_BASE+441)
-enum v4l2_codec_mfc5x_enc_mpeg4_profile {
-	V4L2_CODEC_MFC5X_ENC_MPEG4_PROFILE_SIMPLE		= 0,
-	V4L2_CODEC_MFC5X_ENC_MPEG4_PROFILE_ADVANCED_SIMPLE	= 1,
-};
-#define V4L2_CID_CODEC_MFC5X_ENC_MPEG4_LEVEL		(V4L2_CID_CODEC_MFC5X_BASE+442)
-#define V4L2_CID_CODEC_MFC5X_ENC_MPEG4_RC_FRAME_QP	(V4L2_CID_CODEC_MFC5X_BASE+443)
-#define V4L2_CID_CODEC_MFC5X_ENC_MPEG4_RC_MIN_QP	(V4L2_CID_CODEC_MFC5X_BASE+444)
-#define V4L2_CID_CODEC_MFC5X_ENC_MPEG4_RC_MAX_QP	(V4L2_CID_CODEC_MFC5X_BASE+445)
-#define V4L2_CID_CODEC_MFC5X_ENC_MPEG4_QUARTER_PIXEL	(V4L2_CID_CODEC_MFC5X_BASE+446)
-#define V4L2_CID_CODEC_MFC5X_ENC_MPEG4_RC_P_FRAME_QP	(V4L2_CID_CODEC_MFC5X_BASE+447)
-#define V4L2_CID_CODEC_MFC5X_ENC_MPEG4_RC_B_FRAME_QP	(V4L2_CID_CODEC_MFC5X_BASE+448)
-#define V4L2_CID_CODEC_MFC5X_ENC_MPEG4_VOP_TIME_RES	(V4L2_CID_CODEC_MFC5X_BASE+449)
-#define V4L2_CID_CODEC_MFC5X_ENC_MPEG4_VOP_FRM_DELTA	(V4L2_CID_CODEC_MFC5X_BASE+450)
-#define V4L2_CID_CODEC_MFC5X_ENC_MPEG4_RC_MB_ENABLE	(V4L2_CID_CODEC_MFC5X_BASE+451)
-
-#define V4L2_CID_CODEC_MFC5X_ENC_H263_RC_FRAME_RATE	(V4L2_CID_CODEC_MFC5X_BASE+460)
-#define V4L2_CID_CODEC_MFC5X_ENC_H263_RC_FRAME_QP	(V4L2_CID_CODEC_MFC5X_BASE+461)
-#define V4L2_CID_CODEC_MFC5X_ENC_H263_RC_MIN_QP		(V4L2_CID_CODEC_MFC5X_BASE+462)
-#define V4L2_CID_CODEC_MFC5X_ENC_H263_RC_MAX_QP		(V4L2_CID_CODEC_MFC5X_BASE+463)
-#define V4L2_CID_CODEC_MFC5X_ENC_H263_RC_P_FRAME_QP	(V4L2_CID_CODEC_MFC5X_BASE+464)
-#define V4L2_CID_CODEC_MFC5X_ENC_H263_RC_MB_ENABLE	(V4L2_CID_CODEC_MFC5X_BASE+465)
-
-/* FMO/ASO parameters */
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_FMO_MAP_TYPE	(V4L2_CID_CODEC_MFC5X_BASE+480)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_FMO_SLICE_NUM	(V4L2_CID_CODEC_MFC5X_BASE+481)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_FMO_RUN_LEN1	(V4L2_CID_CODEC_MFC5X_BASE+482)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_FMO_RUN_LEN2	(V4L2_CID_CODEC_MFC5X_BASE+483)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_FMO_RUN_LEN3	(V4L2_CID_CODEC_MFC5X_BASE+484)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_FMO_RUN_LEN4	(V4L2_CID_CODEC_MFC5X_BASE+485)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_FMO_SG_DIR	(V4L2_CID_CODEC_MFC5X_BASE+486)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_FMO_SG_RATE	(V4L2_CID_CODEC_MFC5X_BASE+487)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_ASO_SL_ORDER_0	(V4L2_CID_CODEC_MFC5X_BASE+488)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_ASO_SL_ORDER_1	(V4L2_CID_CODEC_MFC5X_BASE+489)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_ASO_SL_ORDER_2	(V4L2_CID_CODEC_MFC5X_BASE+490)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_ASO_SL_ORDER_3	(V4L2_CID_CODEC_MFC5X_BASE+491)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_ASO_SL_ORDER_4	(V4L2_CID_CODEC_MFC5X_BASE+492)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_ASO_SL_ORDER_5	(V4L2_CID_CODEC_MFC5X_BASE+493)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_ASO_SL_ORDER_6	(V4L2_CID_CODEC_MFC5X_BASE+494)
-#define V4L2_CID_CODEC_MFC5X_ENC_H264_ASO_SL_ORDER_7	(V4L2_CID_CODEC_MFC5X_BASE+495)
-
-
-/*  Camera class control IDs */
-#define V4L2_CID_CAMERA_CLASS_BASE 	(V4L2_CTRL_CLASS_CAMERA | 0x900)
-#define V4L2_CID_CAMERA_CLASS 		(V4L2_CTRL_CLASS_CAMERA | 1)
-
-#define V4L2_CID_EXPOSURE_AUTO			(V4L2_CID_CAMERA_CLASS_BASE+1)
-enum  v4l2_exposure_auto_type {
-	V4L2_EXPOSURE_AUTO = 0,
-	V4L2_EXPOSURE_MANUAL = 1,
-	V4L2_EXPOSURE_SHUTTER_PRIORITY = 2,
-	V4L2_EXPOSURE_APERTURE_PRIORITY = 3
-};
-#define V4L2_CID_EXPOSURE_ABSOLUTE		(V4L2_CID_CAMERA_CLASS_BASE+2)
-#define V4L2_CID_EXPOSURE_AUTO_PRIORITY		(V4L2_CID_CAMERA_CLASS_BASE+3)
-
-#define V4L2_CID_PAN_RELATIVE			(V4L2_CID_CAMERA_CLASS_BASE+4)
-#define V4L2_CID_TILT_RELATIVE			(V4L2_CID_CAMERA_CLASS_BASE+5)
-#define V4L2_CID_PAN_RESET			(V4L2_CID_CAMERA_CLASS_BASE+6)
-#define V4L2_CID_TILT_RESET			(V4L2_CID_CAMERA_CLASS_BASE+7)
-
-#define V4L2_CID_PAN_ABSOLUTE			(V4L2_CID_CAMERA_CLASS_BASE+8)
-#define V4L2_CID_TILT_ABSOLUTE			(V4L2_CID_CAMERA_CLASS_BASE+9)
-
-#define V4L2_CID_FOCUS_ABSOLUTE			(V4L2_CID_CAMERA_CLASS_BASE+10)
-#define V4L2_CID_FOCUS_RELATIVE			(V4L2_CID_CAMERA_CLASS_BASE+11)
-#define V4L2_CID_FOCUS_AUTO			(V4L2_CID_CAMERA_CLASS_BASE+12)
-
-#define V4L2_CID_ZOOM_ABSOLUTE			(V4L2_CID_CAMERA_CLASS_BASE+13)
-#define V4L2_CID_ZOOM_RELATIVE			(V4L2_CID_CAMERA_CLASS_BASE+14)
-#define V4L2_CID_ZOOM_CONTINUOUS		(V4L2_CID_CAMERA_CLASS_BASE+15)
-
-#define V4L2_CID_PRIVACY			(V4L2_CID_CAMERA_CLASS_BASE+16)
-
-#define V4L2_CID_IRIS_ABSOLUTE			(V4L2_CID_CAMERA_CLASS_BASE+17)
-#define V4L2_CID_IRIS_RELATIVE			(V4L2_CID_CAMERA_CLASS_BASE+18)
-
-/* FM Modulator class control IDs */
-#define V4L2_CID_FM_TX_CLASS_BASE		(V4L2_CTRL_CLASS_FM_TX | 0x900)
-#define V4L2_CID_FM_TX_CLASS			(V4L2_CTRL_CLASS_FM_TX | 1)
-
-#define V4L2_CID_RDS_TX_DEVIATION		(V4L2_CID_FM_TX_CLASS_BASE + 1)
-#define V4L2_CID_RDS_TX_PI			(V4L2_CID_FM_TX_CLASS_BASE + 2)
-#define V4L2_CID_RDS_TX_PTY			(V4L2_CID_FM_TX_CLASS_BASE + 3)
-#define V4L2_CID_RDS_TX_PS_NAME			(V4L2_CID_FM_TX_CLASS_BASE + 5)
-#define V4L2_CID_RDS_TX_RADIO_TEXT		(V4L2_CID_FM_TX_CLASS_BASE + 6)
-
-#define V4L2_CID_AUDIO_LIMITER_ENABLED		(V4L2_CID_FM_TX_CLASS_BASE + 64)
-#define V4L2_CID_AUDIO_LIMITER_RELEASE_TIME	(V4L2_CID_FM_TX_CLASS_BASE + 65)
-#define V4L2_CID_AUDIO_LIMITER_DEVIATION	(V4L2_CID_FM_TX_CLASS_BASE + 66)
-
-#define V4L2_CID_AUDIO_COMPRESSION_ENABLED	(V4L2_CID_FM_TX_CLASS_BASE + 80)
-#define V4L2_CID_AUDIO_COMPRESSION_GAIN		(V4L2_CID_FM_TX_CLASS_BASE + 81)
-#define V4L2_CID_AUDIO_COMPRESSION_THRESHOLD	(V4L2_CID_FM_TX_CLASS_BASE + 82)
-#define V4L2_CID_AUDIO_COMPRESSION_ATTACK_TIME	(V4L2_CID_FM_TX_CLASS_BASE + 83)
-#define V4L2_CID_AUDIO_COMPRESSION_RELEASE_TIME	(V4L2_CID_FM_TX_CLASS_BASE + 84)
-
-#define V4L2_CID_PILOT_TONE_ENABLED		(V4L2_CID_FM_TX_CLASS_BASE + 96)
-#define V4L2_CID_PILOT_TONE_DEVIATION		(V4L2_CID_FM_TX_CLASS_BASE + 97)
-#define V4L2_CID_PILOT_TONE_FREQUENCY		(V4L2_CID_FM_TX_CLASS_BASE + 98)
-
-#define V4L2_CID_TUNE_PREEMPHASIS		(V4L2_CID_FM_TX_CLASS_BASE + 112)
-enum v4l2_preemphasis {
-	V4L2_PREEMPHASIS_DISABLED	= 0,
-	V4L2_PREEMPHASIS_50_uS		= 1,
-	V4L2_PREEMPHASIS_75_uS		= 2,
-};
-#define V4L2_CID_TUNE_POWER_LEVEL		(V4L2_CID_FM_TX_CLASS_BASE + 113)
-#define V4L2_CID_TUNE_ANTENNA_CAPACITOR		(V4L2_CID_FM_TX_CLASS_BASE + 114)
-
-/*
- *	T U N I N G
- */
-struct v4l2_tuner {
-	__u32                   index;
-	__u8			name[32];
-	enum v4l2_tuner_type    type;
-	__u32			capability;
-	__u32			rangelow;
-	__u32			rangehigh;
-	__u32			rxsubchans;
-	__u32			audmode;
-	__s32			signal;
-	__s32			afc;
-	__u32			reserved[4];
-};
-
-struct v4l2_modulator {
-	__u32			index;
-	__u8			name[32];
-	__u32			capability;
-	__u32			rangelow;
-	__u32			rangehigh;
-	__u32			txsubchans;
-	__u32			reserved[4];
-};
-
-/*  Flags for the 'capability' field */
-#define V4L2_TUNER_CAP_LOW		0x0001
-#define V4L2_TUNER_CAP_NORM		0x0002
-#define V4L2_TUNER_CAP_STEREO		0x0010
-#define V4L2_TUNER_CAP_LANG2		0x0020
-#define V4L2_TUNER_CAP_SAP		0x0020
-#define V4L2_TUNER_CAP_LANG1		0x0040
-#define V4L2_TUNER_CAP_RDS		0x0080
-#define V4L2_TUNER_CAP_RDS_BLOCK_IO	0x0100
-#define V4L2_TUNER_CAP_RDS_CONTROLS	0x0200
-
-/*  Flags for the 'rxsubchans' field */
-#define V4L2_TUNER_SUB_MONO		0x0001
-#define V4L2_TUNER_SUB_STEREO		0x0002
-#define V4L2_TUNER_SUB_LANG2		0x0004
-#define V4L2_TUNER_SUB_SAP		0x0004
-#define V4L2_TUNER_SUB_LANG1		0x0008
-#define V4L2_TUNER_SUB_RDS		0x0010
-
-/*  Values for the 'audmode' field */
-#define V4L2_TUNER_MODE_MONO		0x0000
-#define V4L2_TUNER_MODE_STEREO		0x0001
-#define V4L2_TUNER_MODE_LANG2		0x0002
-#define V4L2_TUNER_MODE_SAP		0x0002
-#define V4L2_TUNER_MODE_LANG1		0x0003
-#define V4L2_TUNER_MODE_LANG1_LANG2	0x0004
-
-struct v4l2_frequency {
-	__u32		      tuner;
-	enum v4l2_tuner_type  type;
-	__u32		      frequency;
-	__u32		      reserved[8];
-};
-
-struct v4l2_hw_freq_seek {
-	__u32		      tuner;
-	enum v4l2_tuner_type  type;
-	__u32		      seek_upward;
-	__u32		      wrap_around;
-	__u32		      spacing;
-	__u32		      reserved[7];
-};
-
-/*
- *	R D S
- */
-
-struct v4l2_rds_data {
-	__u8 	lsb;
-	__u8 	msb;
-	__u8 	block;
-} __attribute__ ((packed));
-
-#define V4L2_RDS_BLOCK_MSK 	 0x7
-#define V4L2_RDS_BLOCK_A 	 0
-#define V4L2_RDS_BLOCK_B 	 1
-#define V4L2_RDS_BLOCK_C 	 2
-#define V4L2_RDS_BLOCK_D 	 3
-#define V4L2_RDS_BLOCK_C_ALT 	 4
-#define V4L2_RDS_BLOCK_INVALID 	 7
-
-#define V4L2_RDS_BLOCK_CORRECTED 0x40
-#define V4L2_RDS_BLOCK_ERROR 	 0x80
-
-/*
- *	A U D I O
- */
-struct v4l2_audio {
-	__u32	index;
-	__u8	name[32];
-	__u32	capability;
-	__u32	mode;
-	__u32	reserved[2];
-};
-
-/*  Flags for the 'capability' field */
-#define V4L2_AUDCAP_STEREO		0x00001
-#define V4L2_AUDCAP_AVL			0x00002
-
-/*  Flags for the 'mode' field */
-#define V4L2_AUDMODE_AVL		0x00001
-
-struct v4l2_audioout {
-	__u32	index;
-	__u8	name[32];
-	__u32	capability;
-	__u32	mode;
-	__u32	reserved[2];
-};
-
-/*
- *	M P E G   S E R V I C E S
- *
- *	NOTE: EXPERIMENTAL API
- */
-#if 1
-#define V4L2_ENC_IDX_FRAME_I    (0)
-#define V4L2_ENC_IDX_FRAME_P    (1)
-#define V4L2_ENC_IDX_FRAME_B    (2)
-#define V4L2_ENC_IDX_FRAME_MASK (0xf)
-
-struct v4l2_enc_idx_entry {
-	__u64 offset;
-	__u64 pts;
-	__u32 length;
-	__u32 flags;
-	__u32 reserved[2];
-};
-
-#define V4L2_ENC_IDX_ENTRIES (64)
-struct v4l2_enc_idx {
-	__u32 entries;
-	__u32 entries_cap;
-	__u32 reserved[4];
-	struct v4l2_enc_idx_entry entry[V4L2_ENC_IDX_ENTRIES];
-};
-
-
-#define V4L2_ENC_CMD_START      (0)
-#define V4L2_ENC_CMD_STOP       (1)
-#define V4L2_ENC_CMD_PAUSE      (2)
-#define V4L2_ENC_CMD_RESUME     (3)
-
-/* Flags for V4L2_ENC_CMD_STOP */
-#define V4L2_ENC_CMD_STOP_AT_GOP_END    (1 << 0)
-
-struct v4l2_encoder_cmd {
-	__u32 cmd;
-	__u32 flags;
-	union {
-		struct {
-			__u32 data[8];
-		} raw;
-	};
-};
-
-#endif
-
-
-/*
- *	D A T A   S E R V I C E S   ( V B I )
- *
- *	Data services API by Michael Schimek
- */
-
-/* Raw VBI */
-struct v4l2_vbi_format {
-	__u32	sampling_rate;		/* in 1 Hz */
-	__u32	offset;
-	__u32	samples_per_line;
-	__u32	sample_format;		/* V4L2_PIX_FMT_* */
-	__s32	start[2];
-	__u32	count[2];
-	__u32	flags;			/* V4L2_VBI_* */
-	__u32	reserved[2];		/* must be zero */
-};
-
-/*  VBI flags  */
-#define V4L2_VBI_UNSYNC		(1 << 0)
-#define V4L2_VBI_INTERLACED	(1 << 1)
-
-/* Sliced VBI
- *
- *    This implements is a proposal V4L2 API to allow SLICED VBI
- * required for some hardware encoders. It should change without
- * notice in the definitive implementation.
- */
-
-struct v4l2_sliced_vbi_format {
-	__u16   service_set;
-	/* service_lines[0][...] specifies lines 0-23 (1-23 used) of the first field
-	   service_lines[1][...] specifies lines 0-23 (1-23 used) of the second field
-				 (equals frame lines 313-336 for 625 line video
-				  standards, 263-286 for 525 line standards) */
-	__u16   service_lines[2][24];
-	__u32   io_size;
-	__u32   reserved[2];            /* must be zero */
-};
-
-/* Teletext World System Teletext
-   (WST), defined on ITU-R BT.653-2 */
-#define V4L2_SLICED_TELETEXT_B          (0x0001)
-/* Video Program System, defined on ETS 300 231*/
-#define V4L2_SLICED_VPS                 (0x0400)
-/* Closed Caption, defined on EIA-608 */
-#define V4L2_SLICED_CAPTION_525         (0x1000)
-/* Wide Screen System, defined on ITU-R BT1119.1 */
-#define V4L2_SLICED_WSS_625             (0x4000)
-
-#define V4L2_SLICED_VBI_525             (V4L2_SLICED_CAPTION_525)
-#define V4L2_SLICED_VBI_625             (V4L2_SLICED_TELETEXT_B | V4L2_SLICED_VPS | V4L2_SLICED_WSS_625)
-
-struct v4l2_sliced_vbi_cap {
-	__u16   service_set;
-	/* service_lines[0][...] specifies lines 0-23 (1-23 used) of the first field
-	   service_lines[1][...] specifies lines 0-23 (1-23 used) of the second field
-				 (equals frame lines 313-336 for 625 line video
-				  standards, 263-286 for 525 line standards) */
-	__u16   service_lines[2][24];
-	enum v4l2_buf_type type;
-	__u32   reserved[3];    /* must be 0 */
-};
-
-struct v4l2_sliced_vbi_data {
-	__u32   id;
-	__u32   field;          /* 0: first field, 1: second field */
-	__u32   line;           /* 1-23 */
-	__u32   reserved;       /* must be 0 */
-	__u8    data[48];
-};
-
-/*
- * Sliced VBI data inserted into MPEG Streams
- */
-
-/*
- * V4L2_MPEG_STREAM_VBI_FMT_IVTV:
- *
- * Structure of payload contained in an MPEG 2 Private Stream 1 PES Packet in an
- * MPEG-2 Program Pack that contains V4L2_MPEG_STREAM_VBI_FMT_IVTV Sliced VBI
- * data
- *
- * Note, the MPEG-2 Program Pack and Private Stream 1 PES packet header
- * definitions are not included here.  See the MPEG-2 specifications for details
- * on these headers.
- */
-
-/* Line type IDs */
-#define V4L2_MPEG_VBI_IVTV_TELETEXT_B     (1)
-#define V4L2_MPEG_VBI_IVTV_CAPTION_525    (4)
-#define V4L2_MPEG_VBI_IVTV_WSS_625        (5)
-#define V4L2_MPEG_VBI_IVTV_VPS            (7)
-
-struct v4l2_mpeg_vbi_itv0_line {
-	__u8 id;	/* One of V4L2_MPEG_VBI_IVTV_* above */
-	__u8 data[42];	/* Sliced VBI data for the line */
-} __attribute__ ((packed));
-
-struct v4l2_mpeg_vbi_itv0 {
-	__le32 linemask[2]; /* Bitmasks of VBI service lines present */
-	struct v4l2_mpeg_vbi_itv0_line line[35];
-} __attribute__ ((packed));
-
-struct v4l2_mpeg_vbi_ITV0 {
-	struct v4l2_mpeg_vbi_itv0_line line[36];
-} __attribute__ ((packed));
-
-#define V4L2_MPEG_VBI_IVTV_MAGIC0	"itv0"
-#define V4L2_MPEG_VBI_IVTV_MAGIC1	"ITV0"
-
-struct v4l2_mpeg_vbi_fmt_ivtv {
-	__u8 magic[4];
-	union {
-		struct v4l2_mpeg_vbi_itv0 itv0;
-		struct v4l2_mpeg_vbi_ITV0 ITV0;
-	};
-} __attribute__ ((packed));
-
-/*
- *	A G G R E G A T E   S T R U C T U R E S
- */
-
-/**
- * struct v4l2_plane_pix_format - additional, per-plane format definition
- * @sizeimage:		maximum size in bytes required for data, for which
- *			this plane will be used
- * @bytesperline:	distance in bytes between the leftmost pixels in two
- *			adjacent lines
- */
-struct v4l2_plane_pix_format {
-	__u32		sizeimage;
-	__u16		bytesperline;
-	__u16		reserved[7];
-} __attribute__ ((packed));
-
-/**
- * struct v4l2_pix_format_mplane - multiplanar format definition
- * @width:		image width in pixels
- * @height:		image height in pixels
- * @pixelformat:	little endian four character code (fourcc)
- * @field:		field order (for interlaced video)
- * @colorspace:		supplemental to pixelformat
- * @plane_fmt:		per-plane information
- * @num_planes:		number of planes for this format
- */
-struct v4l2_pix_format_mplane {
-	__u32				width;
-	__u32				height;
-	__u32				pixelformat;
-	enum v4l2_field			field;
-	enum v4l2_colorspace		colorspace;
-
-	struct v4l2_plane_pix_format	plane_fmt[VIDEO_MAX_PLANES];
-	__u8				num_planes;
-	__u8				reserved[11];
-} __attribute__ ((packed));
-
-/**
- * struct v4l2_format - stream data format
- * @type:	type of the data stream
- * @pix:	definition of an image format
- * @pix_mp:	definition of a multiplanar image format
- * @win:	definition of an overlaid image
- * @vbi:	raw VBI capture or output parameters
- * @sliced:	sliced VBI capture or output parameters
- * @raw_data:	placeholder for future extensions and custom formats
- */
-struct v4l2_format {
-	enum v4l2_buf_type type;
-	union {
-		struct v4l2_pix_format		pix;     /* V4L2_BUF_TYPE_VIDEO_CAPTURE */
-		struct v4l2_pix_format_mplane	pix_mp;  /* V4L2_BUF_TYPE_VIDEO_CAPTURE_MPLANE */
-		struct v4l2_window		win;     /* V4L2_BUF_TYPE_VIDEO_OVERLAY */
-		struct v4l2_vbi_format		vbi;     /* V4L2_BUF_TYPE_VBI_CAPTURE */
-		struct v4l2_sliced_vbi_format	sliced;  /* V4L2_BUF_TYPE_SLICED_VBI_CAPTURE */
-		__u8	raw_data[200];                   /* user-defined */
-	} fmt;
-};
-
-/*	Stream type-dependent parameters
- */
-struct v4l2_streamparm {
-	enum v4l2_buf_type type;
-	union {
-		struct v4l2_captureparm	capture;
-		struct v4l2_outputparm	output;
-		__u8	raw_data[200];  /* user-defined */
-	} parm;
-};
-
-/*
- *	E V E N T S
- */
-
-#define V4L2_EVENT_ALL				0
-#define V4L2_EVENT_VSYNC			1
-#define V4L2_EVENT_EOS				2
-#define V4L2_EVENT_PRIVATE_START		0x08000000
-
-/* Payload for V4L2_EVENT_VSYNC */
-struct v4l2_event_vsync {
-	/* Can be V4L2_FIELD_ANY, _NONE, _TOP or _BOTTOM */
-	__u8 field;
-} __attribute__ ((packed));
-
-struct v4l2_event {
-	__u32				type;
-	union {
-		struct v4l2_event_vsync vsync;
-		__u8			data[64];
-	} u;
-	__u32				pending;
-	__u32				sequence;
-	struct timespec			timestamp;
-	__u32				reserved[9];
-};
-
-struct v4l2_event_subscription {
-	__u32				type;
-	__u32				reserved[7];
-};
-
-/*
- *	A D V A N C E D   D E B U G G I N G
- *
- *	NOTE: EXPERIMENTAL API, NEVER RELY ON THIS IN APPLICATIONS!
- *	FOR DEBUGGING, TESTING AND INTERNAL USE ONLY!
- */
-
-/* VIDIOC_DBG_G_REGISTER and VIDIOC_DBG_S_REGISTER */
-
-#define V4L2_CHIP_MATCH_HOST       0  /* Match against chip ID on host (0 for the host) */
-#define V4L2_CHIP_MATCH_I2C_DRIVER 1  /* Match against I2C driver name */
-#define V4L2_CHIP_MATCH_I2C_ADDR   2  /* Match against I2C 7-bit address */
-#define V4L2_CHIP_MATCH_AC97       3  /* Match against anciliary AC97 chip */
-
-struct v4l2_dbg_match {
-	__u32 type; /* Match type */
-	union {     /* Match this chip, meaning determined by type */
-		__u32 addr;
-		char name[32];
-	};
-} __attribute__ ((packed));
-
-struct v4l2_dbg_register {
-	struct v4l2_dbg_match match;
-	__u32 size;	/* register size in bytes */
-	__u64 reg;
-	__u64 val;
-} __attribute__ ((packed));
-
-/* VIDIOC_DBG_G_CHIP_IDENT */
-struct v4l2_dbg_chip_ident {
-	struct v4l2_dbg_match match;
-	__u32 ident;       /* chip identifier as specified in <media/v4l2-chip-ident.h> */
-	__u32 revision;    /* chip revision, chip specific */
-} __attribute__ ((packed));
-
-/*
- *	I O C T L   C O D E S   F O R   V I D E O   D E V I C E S
- *
- */
-#define VIDIOC_QUERYCAP		 _IOR('V',  0, struct v4l2_capability)
-#define VIDIOC_RESERVED		  _IO('V',  1)
-#define VIDIOC_ENUM_FMT         _IOWR('V',  2, struct v4l2_fmtdesc)
-#define VIDIOC_G_FMT		_IOWR('V',  4, struct v4l2_format)
-#define VIDIOC_S_FMT		_IOWR('V',  5, struct v4l2_format)
-#define VIDIOC_REQBUFS		_IOWR('V',  8, struct v4l2_requestbuffers)
-#define VIDIOC_QUERYBUF		_IOWR('V',  9, struct v4l2_buffer)
-#define VIDIOC_G_FBUF		 _IOR('V', 10, struct v4l2_framebuffer)
-#define VIDIOC_S_FBUF		 _IOW('V', 11, struct v4l2_framebuffer)
-#define VIDIOC_OVERLAY		 _IOW('V', 14, int)
-#define VIDIOC_QBUF		_IOWR('V', 15, struct v4l2_buffer)
-#define VIDIOC_DQBUF		_IOWR('V', 17, struct v4l2_buffer)
-#define VIDIOC_STREAMON		 _IOW('V', 18, int)
-#define VIDIOC_STREAMOFF	 _IOW('V', 19, int)
-#define VIDIOC_G_PARM		_IOWR('V', 21, struct v4l2_streamparm)
-#define VIDIOC_S_PARM		_IOWR('V', 22, struct v4l2_streamparm)
-#define VIDIOC_G_STD		 _IOR('V', 23, v4l2_std_id)
-#define VIDIOC_S_STD		 _IOW('V', 24, v4l2_std_id)
-#define VIDIOC_ENUMSTD		_IOWR('V', 25, struct v4l2_standard)
-#define VIDIOC_ENUMINPUT	_IOWR('V', 26, struct v4l2_input)
-#define VIDIOC_G_CTRL		_IOWR('V', 27, struct v4l2_control)
-#define VIDIOC_S_CTRL		_IOWR('V', 28, struct v4l2_control)
-#define VIDIOC_G_TUNER		_IOWR('V', 29, struct v4l2_tuner)
-#define VIDIOC_S_TUNER		 _IOW('V', 30, struct v4l2_tuner)
-#define VIDIOC_G_AUDIO		 _IOR('V', 33, struct v4l2_audio)
-#define VIDIOC_S_AUDIO		 _IOW('V', 34, struct v4l2_audio)
-#define VIDIOC_QUERYCTRL	_IOWR('V', 36, struct v4l2_queryctrl)
-#define VIDIOC_QUERYMENU	_IOWR('V', 37, struct v4l2_querymenu)
-#define VIDIOC_G_INPUT		 _IOR('V', 38, int)
-#define VIDIOC_S_INPUT		_IOWR('V', 39, int)
-#define VIDIOC_G_OUTPUT		 _IOR('V', 46, int)
-#define VIDIOC_S_OUTPUT		_IOWR('V', 47, int)
-#define VIDIOC_ENUMOUTPUT	_IOWR('V', 48, struct v4l2_output)
-#define VIDIOC_G_AUDOUT		 _IOR('V', 49, struct v4l2_audioout)
-#define VIDIOC_S_AUDOUT		 _IOW('V', 50, struct v4l2_audioout)
-#define VIDIOC_G_MODULATOR	_IOWR('V', 54, struct v4l2_modulator)
-#define VIDIOC_S_MODULATOR	 _IOW('V', 55, struct v4l2_modulator)
-#define VIDIOC_G_FREQUENCY	_IOWR('V', 56, struct v4l2_frequency)
-#define VIDIOC_S_FREQUENCY	 _IOW('V', 57, struct v4l2_frequency)
-#define VIDIOC_CROPCAP		_IOWR('V', 58, struct v4l2_cropcap)
-#define VIDIOC_G_CROP		_IOWR('V', 59, struct v4l2_crop)
-#define VIDIOC_S_CROP		 _IOW('V', 60, struct v4l2_crop)
-#define VIDIOC_G_JPEGCOMP	 _IOR('V', 61, struct v4l2_jpegcompression)
-#define VIDIOC_S_JPEGCOMP	 _IOW('V', 62, struct v4l2_jpegcompression)
-#define VIDIOC_QUERYSTD      	 _IOR('V', 63, v4l2_std_id)
-#define VIDIOC_TRY_FMT      	_IOWR('V', 64, struct v4l2_format)
-#define VIDIOC_ENUMAUDIO	_IOWR('V', 65, struct v4l2_audio)
-#define VIDIOC_ENUMAUDOUT	_IOWR('V', 66, struct v4l2_audioout)
-#define VIDIOC_G_PRIORITY        _IOR('V', 67, enum v4l2_priority)
-#define VIDIOC_S_PRIORITY        _IOW('V', 68, enum v4l2_priority)
-#define VIDIOC_G_SLICED_VBI_CAP _IOWR('V', 69, struct v4l2_sliced_vbi_cap)
-#define VIDIOC_LOG_STATUS         _IO('V', 70)
-#define VIDIOC_G_EXT_CTRLS	_IOWR('V', 71, struct v4l2_ext_controls)
-#define VIDIOC_S_EXT_CTRLS	_IOWR('V', 72, struct v4l2_ext_controls)
-#define VIDIOC_TRY_EXT_CTRLS	_IOWR('V', 73, struct v4l2_ext_controls)
-#if 1
-#define VIDIOC_ENUM_FRAMESIZES	_IOWR('V', 74, struct v4l2_frmsizeenum)
-#define VIDIOC_ENUM_FRAMEINTERVALS _IOWR('V', 75, struct v4l2_frmivalenum)
-#define VIDIOC_G_ENC_INDEX       _IOR('V', 76, struct v4l2_enc_idx)
-#define VIDIOC_ENCODER_CMD      _IOWR('V', 77, struct v4l2_encoder_cmd)
-#define VIDIOC_TRY_ENCODER_CMD  _IOWR('V', 78, struct v4l2_encoder_cmd)
-#endif
-
-#if 1
-/* Experimental, meant for debugging, testing and internal use.
-   Only implemented if CONFIG_VIDEO_ADV_DEBUG is defined.
-   You must be root to use these ioctls. Never use these in applications! */
-#define	VIDIOC_DBG_S_REGISTER 	 _IOW('V', 79, struct v4l2_dbg_register)
-#define	VIDIOC_DBG_G_REGISTER 	_IOWR('V', 80, struct v4l2_dbg_register)
-
-/* Experimental, meant for debugging, testing and internal use.
-   Never use this ioctl in applications! */
-#define VIDIOC_DBG_G_CHIP_IDENT _IOWR('V', 81, struct v4l2_dbg_chip_ident)
-#endif
-
-#define VIDIOC_S_HW_FREQ_SEEK	 _IOW('V', 82, struct v4l2_hw_freq_seek)
-#define	VIDIOC_ENUM_DV_PRESETS	_IOWR('V', 83, struct v4l2_dv_enum_preset)
-#define	VIDIOC_S_DV_PRESET	_IOWR('V', 84, struct v4l2_dv_preset)
-#define	VIDIOC_G_DV_PRESET	_IOWR('V', 85, struct v4l2_dv_preset)
-#define	VIDIOC_QUERY_DV_PRESET	_IOR('V',  86, struct v4l2_dv_preset)
-#define	VIDIOC_S_DV_TIMINGS	_IOWR('V', 87, struct v4l2_dv_timings)
-#define	VIDIOC_G_DV_TIMINGS	_IOWR('V', 88, struct v4l2_dv_timings)
-#define	VIDIOC_DQEVENT		 _IOR('V', 89, struct v4l2_event)
-#define	VIDIOC_SUBSCRIBE_EVENT	 _IOW('V', 90, struct v4l2_event_subscription)
-#define	VIDIOC_UNSUBSCRIBE_EVENT _IOW('V', 91, struct v4l2_event_subscription)
-
-/* Reminder: when adding new ioctls please add support for them to
-   drivers/media/video/v4l2-compat-ioctl32.c as well! */
-
-#define BASE_VIDIOC_PRIVATE	192		/* 192-255 are private */
-
-#endif /* __LINUX_VIDEODEV2_H */
diff -Naur org/include/linux/videodev2_samsung.h ths/include/linux/videodev2_samsung.h
--- org/include/linux/videodev2_samsung.h	2013-07-05 08:28:15.000000000 +0200
+++ ths/include/linux/videodev2_samsung.h	1970-01-01 01:00:00.000000000 +0100
@@ -1,1181 +0,0 @@
-/*
- * Video for Linux Two header file for samsung
- *
- * Copyright (C) 2009, Dongsoo Nathaniel Kim<dongsoo45.kim@samsung.com>
- *
- * This header file contains several v4l2 APIs to be proposed to v4l2
- * community and until bein accepted, will be used restrictly in Samsung's
- * camera interface driver FIMC.
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; either version 2 of the License, or
- * (at your option) any later version.
- */
-
-#ifndef __LINUX_VIDEODEV2_SAMSUNG_H
-#define __LINUX_VIDEODEV2_SAMSUNG_H
-
-/* Values for 'capabilities' field */
-/* Object detection device */
-#define V4L2_CAP_OBJ_RECOGNITION	0x10000000
-/* strobe control */
-#define V4L2_CAP_STROBE			0x20000000
-
-#define V4L2_CID_FOCUS_MODE		(V4L2_CID_CAMERA_CLASS_BASE+17)
-/* Focus Methods */
-enum v4l2_focus_mode {
-	V4L2_FOCUS_MODE_AUTO		= 0,
-	V4L2_FOCUS_MODE_MACRO		= 1,
-	V4L2_FOCUS_MODE_MANUAL		= 2,
-	V4L2_FOCUS_MODE_LASTP		= 2,
-};
-
-#define V4L2_CID_ZOOM_MODE		(V4L2_CID_CAMERA_CLASS_BASE+18)
-/* Zoom Methods */
-enum v4l2_zoom_mode {
-	V4L2_ZOOM_MODE_CONTINUOUS	= 0,
-	V4L2_ZOOM_MODE_OPTICAL		= 1,
-	V4L2_ZOOM_MODE_DIGITAL		= 2,
-	V4L2_ZOOM_MODE_LASTP		= 2,
-};
-
-/* Exposure Methods */
-#define V4L2_CID_PHOTOMETRY		(V4L2_CID_CAMERA_CLASS_BASE+19)
-enum v4l2_photometry_mode {
-	V4L2_PHOTOMETRY_MULTISEG	= 0, /*Multi Segment*/
-	V4L2_PHOTOMETRY_CWA		= 1, /*Centre Weighted Average*/
-	V4L2_PHOTOMETRY_SPOT		= 2,
-	V4L2_PHOTOMETRY_AFSPOT		= 3, /*Spot metering on focused point*/
-	V4L2_PHOTOMETRY_LASTP		= V4L2_PHOTOMETRY_AFSPOT,
-};
-
-/* Manual exposure control items menu type: iris, shutter, iso */
-#define V4L2_CID_CAM_APERTURE	(V4L2_CID_CAMERA_CLASS_BASE+20)
-#define V4L2_CID_CAM_SHUTTER	(V4L2_CID_CAMERA_CLASS_BASE+21)
-#define V4L2_CID_CAM_ISO	(V4L2_CID_CAMERA_CLASS_BASE+22)
-
-/* Following CIDs are menu type */
-#define V4L2_CID_SCENEMODE	(V4L2_CID_CAMERA_CLASS_BASE+23)
-#define V4L2_CID_CAM_STABILIZE	(V4L2_CID_CAMERA_CLASS_BASE+24)
-#define V4L2_CID_CAM_MULTISHOT	(V4L2_CID_CAMERA_CLASS_BASE+25)
-
-/* Control dynamic range */
-#define V4L2_CID_CAM_DR		(V4L2_CID_CAMERA_CLASS_BASE+26)
-
-/* White balance preset control */
-#define V4L2_CID_WHITE_BALANCE_PRESET	(V4L2_CID_CAMERA_CLASS_BASE+27)
-#define V4L2_CID_CAM_SENSOR_FW_VER		(V4L2_CID_CAMERA_CLASS_BASE + 28)
-#define V4L2_CID_CAM_PHONE_FW_VER		(V4L2_CID_CAMERA_CLASS_BASE + 29)
-
-/* CID extensions */
-#define V4L2_CID_ROTATION		(V4L2_CID_PRIVATE_BASE + 0)
-#define V4L2_CID_PADDR_Y		(V4L2_CID_PRIVATE_BASE + 1)
-#define V4L2_CID_PADDR_CB		(V4L2_CID_PRIVATE_BASE + 2)
-#define V4L2_CID_PADDR_CR		(V4L2_CID_PRIVATE_BASE + 3)
-#define V4L2_CID_PADDR_CBCR		(V4L2_CID_PRIVATE_BASE + 4)
-#define V4L2_CID_OVERLAY_AUTO		(V4L2_CID_PRIVATE_BASE + 5)
-#define V4L2_CID_OVERLAY_VADDR0		(V4L2_CID_PRIVATE_BASE + 6)
-#define V4L2_CID_OVERLAY_VADDR1		(V4L2_CID_PRIVATE_BASE + 7)
-#define V4L2_CID_OVERLAY_VADDR2		(V4L2_CID_PRIVATE_BASE + 8)
-#define V4L2_CID_OVLY_MODE		(V4L2_CID_PRIVATE_BASE + 9)
-#define V4L2_CID_DST_INFO		(V4L2_CID_PRIVATE_BASE + 10)
-/* UMP secure id control */
-#define V4L2_CID_GET_UMP_SECURE_ID 	(V4L2_CID_PRIVATE_BASE + 11)
-#define V4L2_CID_GET_PHY_SRC_YADDR 	(V4L2_CID_PRIVATE_BASE + 12)
-#define V4L2_CID_GET_PHY_SRC_CADDR 	(V4L2_CID_PRIVATE_BASE + 13)
-#define V4L2_CID_IMAGE_EFFECT_FN	(V4L2_CID_PRIVATE_BASE + 16)
-#define V4L2_CID_IMAGE_EFFECT_APPLY	(V4L2_CID_PRIVATE_BASE + 17)
-#define V4L2_CID_IMAGE_EFFECT_CB	(V4L2_CID_PRIVATE_BASE + 18)
-#define V4L2_CID_IMAGE_EFFECT_CR	(V4L2_CID_PRIVATE_BASE + 19)
-#define V4L2_CID_RESERVED_MEM_BASE_ADDR	(V4L2_CID_PRIVATE_BASE + 20)
-#define V4L2_CID_FIMC_VERSION		(V4L2_CID_PRIVATE_BASE + 21)
-
-#define V4L2_CID_STREAM_PAUSE			(V4L2_CID_PRIVATE_BASE + 53)
-
-/* CID Extensions for camera sensor operations */
-#define V4L2_CID_CAM_PREVIEW_ONOFF		(V4L2_CID_PRIVATE_BASE + 64)
-#define V4L2_CID_CAM_CAPTURE			(V4L2_CID_PRIVATE_BASE + 65)
-//#define V4L2_CID_CAM_JPEG_MEMSIZE		(V4L2_CID_PRIVATE_BASE + 66)
-
-#define V4L2_CID_CAM_DATE_INFO_YEAR           	(V4L2_CID_PRIVATE_BASE + 14)
-#define V4L2_CID_CAM_DATE_INFO_MONTH           	(V4L2_CID_PRIVATE_BASE + 15)
-#define V4L2_CID_CAM_DATE_INFO_DATE           	(V4L2_CID_PRIVATE_BASE + 22)
-#define V4L2_CID_CAM_SENSOR_VER		           	(V4L2_CID_PRIVATE_BASE + 23)
-#define V4L2_CID_CAM_FW_MINOR_VER           	(V4L2_CID_PRIVATE_BASE + 24)
-#define V4L2_CID_CAM_FW_MAJOR_VER           	(V4L2_CID_PRIVATE_BASE + 25)
-#define V4L2_CID_CAM_PRM_MINOR_VER           	(V4L2_CID_PRIVATE_BASE + 26)
-#define V4L2_CID_CAM_PRM_MAJOR_VER           	(V4L2_CID_PRIVATE_BASE + 27)
-#define V4L2_CID_CAM_FW_VER           	     	(V4L2_CID_PRIVATE_BASE + 28)
-#define V4L2_CID_CAM_SET_FW_ADDR                (V4L2_CID_PRIVATE_BASE + 29)
-#define V4L2_CID_CAM_SET_FW_SIZE                (V4L2_CID_PRIVATE_BASE + 30)
-#define V4L2_CID_CAM_UPDATE_FW	(V4L2_CID_PRIVATE_BASE + 31)
-enum v4l2_firmware_mode {
-	FW_MODE_UPDATE,
-	FW_MODE_VERSION,
-	FW_MODE_DUMP,
-};
-
-#define V4L2_CID_CAM_JPEG_MAIN_SIZE		(V4L2_CID_PRIVATE_BASE + 32)
-#define V4L2_CID_CAM_JPEG_MAIN_OFFSET		(V4L2_CID_PRIVATE_BASE + 33)
-#define V4L2_CID_CAM_JPEG_THUMB_SIZE		(V4L2_CID_PRIVATE_BASE + 34)
-#define V4L2_CID_CAM_JPEG_THUMB_OFFSET		(V4L2_CID_PRIVATE_BASE + 35)
-#define V4L2_CID_CAM_JPEG_POSTVIEW_OFFSET	(V4L2_CID_PRIVATE_BASE + 36)
-#define V4L2_CID_CAM_JPEG_QUALITY	(V4L2_CID_PRIVATE_BASE + 37)
-#define V4L2_CID_CAM_SENSOR_MAKER	(V4L2_CID_PRIVATE_BASE + 38)
-#define V4L2_CID_CAM_SENSOR_OPTICAL	(V4L2_CID_PRIVATE_BASE + 39)
-#define V4L2_CID_CAM_AF_VER_LOW		(V4L2_CID_PRIVATE_BASE + 40)
-#define V4L2_CID_CAM_AF_VER_HIGH	(V4L2_CID_PRIVATE_BASE + 41)
-#define V4L2_CID_CAM_GAMMA_RG_LOW	(V4L2_CID_PRIVATE_BASE + 42)
-#define V4L2_CID_CAM_GAMMA_RG_HIGH	(V4L2_CID_PRIVATE_BASE + 43)
-#define V4L2_CID_CAM_GAMMA_BG_LOW	(V4L2_CID_PRIVATE_BASE + 44)
-#define V4L2_CID_CAM_GAMMA_BG_HIGH	(V4L2_CID_PRIVATE_BASE + 45)
-#define V4L2_CID_CAM_DUMP_FW		(V4L2_CID_PRIVATE_BASE + 46)
-#define V4L2_CID_CAM_GET_DUMP_SIZE  (V4L2_CID_PRIVATE_BASE + 47)
-#define V4L2_CID_CAMERA_VT_MODE			(V4L2_CID_PRIVATE_BASE + 48)
-#define V4L2_CID_CAMERA_VGA_BLUR  	(V4L2_CID_PRIVATE_BASE + 49)
-#define V4L2_CID_CAMERA_CAPTURE  	(V4L2_CID_PRIVATE_BASE + 50)
-#define V4L2_CID_CAMERA_HDR	 	(V4L2_CID_PRIVATE_BASE + 51)
-
-#define V4L2_CID_MAIN_SW_DATE_INFO_YEAR		(V4L2_CID_PRIVATE_BASE + 54)
-#define V4L2_CID_MAIN_SW_DATE_INFO_MONTH	(V4L2_CID_PRIVATE_BASE + 55)
-#define V4L2_CID_MAIN_SW_DATE_INFO_DATE		(V4L2_CID_PRIVATE_BASE + 56)
-#define V4L2_CID_MAIN_SW_FW_MINOR_VER		(V4L2_CID_PRIVATE_BASE + 57)
-#define V4L2_CID_MAIN_SW_FW_MAJOR_VER		(V4L2_CID_PRIVATE_BASE + 58)
-#define V4L2_CID_MAIN_SW_PRM_MINOR_VER		(V4L2_CID_PRIVATE_BASE + 59)
-#define V4L2_CID_MAIN_SW_PRM_MAJOR_VER		(V4L2_CID_PRIVATE_BASE + 60)
-
-#define V4L2_CID_FIMC_IS_BASE			(V4L2_CTRL_CLASS_CAMERA | 0x1000)
-#define V4L2_CID_FIMC_IS_TUNE_BASE		(V4L2_CTRL_CLASS_CAMERA | 0x2000)
-
-#define V4L2_CID_IS_LOAD_FW			(V4L2_CID_FIMC_IS_BASE + 10)
-#define V4L2_CID_IS_INIT_PARAM			(V4L2_CID_FIMC_IS_BASE + 11)
-#define V4L2_CID_IS_RESET			(V4L2_CID_FIMC_IS_BASE + 12)
-#define V4L2_CID_IS_S_POWER			(V4L2_CID_FIMC_IS_BASE + 13)
-enum is_set_power {
-	IS_POWER_OFF,
-	IS_POWER_ON
-};
-
-#define V4L2_CID_IS_S_STREAM			(V4L2_CID_FIMC_IS_BASE + 14)
-enum is_set_stream {
-	IS_DISABLE_STREAM,
-	IS_ENABLE_STREAM
-};
-
-#define V4L2_CID_IS_S_SCENARIO_MODE		(V4L2_CID_FIMC_IS_BASE + 15)
-#define V4L2_CID_IS_S_FORMAT_SCENARIO		(V4L2_CID_FIMC_IS_BASE + 16)
-enum scenario_mode {
-	IS_MODE_PREVIEW_STILL,
-	IS_MODE_PREVIEW_VIDEO,
-	IS_MODE_CAPTURE_STILL,
-	IS_MODE_CAPTURE_VIDEO,
-	IS_MODE_MAX
-};
-
-/* global */
-#define V4L2_CID_IS_CAMERA_SHOT_MODE_NORMAL	(V4L2_CID_FIMC_IS_BASE + 101)
-/* value : 1 : single shot , >=2 : continuous shot */
-
-#define V4L2_CID_IS_CAMERA_SENSOR_NUM		(V4L2_CID_FIMC_IS_BASE + 201)
-
-#define V4L2_CID_IS_CAMERA_FOCUS_MODE		(V4L2_CID_FIMC_IS_BASE + 401)
-enum is_focus_mode {
-	IS_FOCUS_MODE_AUTO,
-	IS_FOCUS_MODE_MACRO,
-	IS_FOCUS_MODE_INFINITY,
-	IS_FOCUS_MODE_CONTINUOUS,
-	IS_FOCUS_MODE_TOUCH,
-	IS_FOCUS_MODE_FACEDETECT,
-	IS_FOCUS_MODE_IDLE,
-	IS_FOCUS_MODE_MAX,
-};
-
-#define V4L2_CID_IS_CAMERA_FLASH_MODE		(V4L2_CID_FIMC_IS_BASE + 402)
-enum is_flash_mode {
-	IS_FLASH_MODE_OFF,
-	IS_FLASH_MODE_AUTO,
-	IS_FLASH_MODE_AUTO_REDEYE,
-	IS_FLASH_MODE_ON,
-	IS_FLASH_MODE_TORCH,
-	IS_FLASH_MODE_MAX
-};
-
-#define V4L2_CID_IS_CAMERA_AWB_MODE		(V4L2_CID_FIMC_IS_BASE + 403)
-enum is_awb_mode {
-	IS_AWB_AUTO,
-	IS_AWB_DAYLIGHT,
-	IS_AWB_CLOUDY,
-	IS_AWB_TUNGSTEN,
-	IS_AWB_FLUORESCENT,
-	IS_AWB_MAX
-};
-
-#define V4L2_CID_IS_CAMERA_IMAGE_EFFECT		(V4L2_CID_FIMC_IS_BASE + 404)
-enum is_image_effect {
-	IS_IMAGE_EFFECT_DISABLE,
-	IS_IMAGE_EFFECT_MONOCHROME,
-	IS_IMAGE_EFFECT_NEGATIVE_MONO,
-	IS_IMAGE_EFFECT_NEGATIVE_COLOR,
-	IS_IMAGE_EFFECT_SEPIA,
-	IS_IMAGE_EFFECT_SEPIA_CB,
-	IS_IMAGE_EFFECT_SEPIA_CR,
-	IS_IMAGE_EFFECT_NEGATIVE,
-	IS_IMAGE_EFFECT_ARTFREEZE,
-	IS_IMAGE_EFFECT_EMBOSSING,
-	IS_IMAGE_EFFECT_SILHOUETTE,
-	IS_IMAGE_EFFECT_MAX
-};
-
-#define V4L2_CID_IS_CAMERA_ISO			(V4L2_CID_FIMC_IS_BASE + 405)
-enum is_iso {
-	IS_ISO_AUTO,
-	IS_ISO_50,
-	IS_ISO_100,
-	IS_ISO_200,
-	IS_ISO_400,
-	IS_ISO_800,
-	IS_ISO_1600,
-	IS_ISO_MAX
-};
-
-#define V4L2_CID_IS_CAMERA_CONTRAST		(V4L2_CID_FIMC_IS_BASE + 406)
-enum is_contrast {
-	IS_CONTRAST_AUTO,
-	IS_CONTRAST_MINUS_2,
-	IS_CONTRAST_MINUS_1,
-	IS_CONTRAST_DEFAULT,
-	IS_CONTRAST_PLUS_1,
-	IS_CONTRAST_PLUS_2,
-	IS_CONTRAST_MAX
-};
-
-#define V4L2_CID_IS_CAMERA_SATURATION		(V4L2_CID_FIMC_IS_BASE + 407)
-enum is_saturation {
-	IS_SATURATION_MINUS_2,
-	IS_SATURATION_MINUS_1,
-	IS_SATURATION_DEFAULT,
-	IS_SATURATION_PLUS_1,
-	IS_SATURATION_PLUS_2,
-	IS_SATURATION_MAX
-};
-
-#define V4L2_CID_IS_CAMERA_SHARPNESS		(V4L2_CID_FIMC_IS_BASE + 408)
-enum is_sharpness {
-	IS_SHARPNESS_MINUS_2,
-	IS_SHARPNESS_MINUS_1,
-	IS_SHARPNESS_DEFAULT,
-	IS_SHARPNESS_PLUS_1,
-	IS_SHARPNESS_PLUS_2,
-	IS_SHARPNESS_MAX
-};
-
-#define V4L2_CID_IS_CAMERA_EXPOSURE		(V4L2_CID_FIMC_IS_BASE + 409)
-enum is_exposure {
-	IS_EXPOSURE_MINUS_4,
-	IS_EXPOSURE_MINUS_3,
-	IS_EXPOSURE_MINUS_2,
-	IS_EXPOSURE_MINUS_1,
-	IS_EXPOSURE_DEFAULT,
-	IS_EXPOSURE_PLUS_1,
-	IS_EXPOSURE_PLUS_2,
-	IS_EXPOSURE_PLUS_3,
-	IS_EXPOSURE_PLUS_4,
-	IS_EXPOSURE_MAX
-};
-
-#define V4L2_CID_IS_CAMERA_BRIGHTNESS		(V4L2_CID_FIMC_IS_BASE + 410)
-enum is_brightness {
-	IS_BRIGHTNESS_MINUS_2,
-	IS_BRIGHTNESS_MINUS_1,
-	IS_BRIGHTNESS_DEFAULT,
-	IS_BRIGHTNESS_PLUS_1,
-	IS_BRIGHTNESS_PLUS_2,
-	IS_BRIGHTNESS_MAX
-};
-
-#define V4L2_CID_IS_CAMERA_HUE			(V4L2_CID_FIMC_IS_BASE + 411)
-enum is_hue {
-	IS_HUE_MINUS_2,
-	IS_HUE_MINUS_1,
-	IS_HUE_DEFAULT,
-	IS_HUE_PLUS_1,
-	IS_HUE_PLUS_2,
-	IS_HUE_MAX
-};
-
-#define V4L2_CID_IS_CAMERA_METERING		(V4L2_CID_FIMC_IS_BASE + 412)
-enum is_metering {
-	IS_METERING_AVERAGE,
-	IS_METERING_SPOT,
-	IS_METERING_MATRIX,
-	IS_METERING_CENTER,
-	IS_METERING_MAX
-};
-#define V4L2_CID_IS_CAMERA_METERING_POSITION_X	(V4L2_CID_FIMC_IS_BASE + 500)
-#define V4L2_CID_IS_CAMERA_METERING_POSITION_Y	(V4L2_CID_FIMC_IS_BASE + 501)
-#define V4L2_CID_IS_CAMERA_METERING_WINDOW_X	(V4L2_CID_FIMC_IS_BASE + 502)
-#define V4L2_CID_IS_CAMERA_METERING_WINDOW_Y	(V4L2_CID_FIMC_IS_BASE + 503)
-
-#define V4L2_CID_IS_CAMERA_AFC_MODE		(V4L2_CID_FIMC_IS_BASE + 413)
-enum is_afc_mode {
-	IS_AFC_DISABLE,
-	IS_AFC_AUTO,
-	IS_AFC_MANUAL_50HZ,
-	IS_AFC_MANUAL_60HZ,
-	IS_AFC_MAX
-};
-
-#define V4L2_CID_IS_AWB_LOCK_UNLOCK		(V4L2_CID_FIMC_IS_BASE + 496)
-enum is_awb_lock_unlock {
-	IS_AWB_LOCK,
-	IS_AWB_UNLOCK,
-	IS_AWB_LOCK_UNLOCK_MAX
-};
-
-#define V4L2_CID_IS_AE_LOCK_UNLOCK		(V4L2_CID_FIMC_IS_BASE + 497)
-enum is_ae_lock_unlock {
-	IS_AE_LOCK,
-	IS_AE_UNLOCK,
-	IS_AE_LOCK_UNLOCK_MAX
-};
-
-#define V4L2_CID_IS_FD_GET_FACE_COUNT			(V4L2_CID_FIMC_IS_BASE + 600)
-#define V4L2_CID_IS_FD_GET_FACE_FRAME_NUMBER		(V4L2_CID_FIMC_IS_BASE + 601)
-#define V4L2_CID_IS_FD_GET_FACE_CONFIDENCE		(V4L2_CID_FIMC_IS_BASE + 602)
-#define V4L2_CID_IS_FD_GET_FACE_SMILE_LEVEL		(V4L2_CID_FIMC_IS_BASE + 603)
-#define V4L2_CID_IS_FD_GET_FACE_BLINK_LEVEL		(V4L2_CID_FIMC_IS_BASE + 604)
-#define V4L2_CID_IS_FD_GET_FACE_TOPLEFT_X		(V4L2_CID_FIMC_IS_BASE + 605)
-#define V4L2_CID_IS_FD_GET_FACE_TOPLEFT_Y		(V4L2_CID_FIMC_IS_BASE + 606)
-#define V4L2_CID_IS_FD_GET_FACE_BOTTOMRIGHT_X		(V4L2_CID_FIMC_IS_BASE + 607)
-#define V4L2_CID_IS_FD_GET_FACE_BOTTOMRIGHT_Y		(V4L2_CID_FIMC_IS_BASE + 608)
-#define V4L2_CID_IS_FD_GET_LEFT_EYE_TOPLEFT_X		(V4L2_CID_FIMC_IS_BASE + 609)
-#define V4L2_CID_IS_FD_GET_LEFT_EYE_TOPLEFT_Y		(V4L2_CID_FIMC_IS_BASE + 610)
-#define V4L2_CID_IS_FD_GET_LEFT_EYE_BOTTOMRIGHT_X	(V4L2_CID_FIMC_IS_BASE + 611)
-#define V4L2_CID_IS_FD_GET_LEFT_EYE_BOTTOMRIGHT_Y	(V4L2_CID_FIMC_IS_BASE + 612)
-#define V4L2_CID_IS_FD_GET_RIGHT_EYE_TOPLEFT_X		(V4L2_CID_FIMC_IS_BASE + 613)
-#define V4L2_CID_IS_FD_GET_RIGHT_EYE_TOPLEFT_Y		(V4L2_CID_FIMC_IS_BASE + 614)
-#define V4L2_CID_IS_FD_GET_RIGHT_EYE_BOTTOMRIGHT_X	(V4L2_CID_FIMC_IS_BASE + 615)
-#define V4L2_CID_IS_FD_GET_RIGHT_EYE_BOTTOMRIGHT_Y	(V4L2_CID_FIMC_IS_BASE + 616)
-#define V4L2_CID_IS_FD_GET_MOUTH_TOPLEFT_X		(V4L2_CID_FIMC_IS_BASE + 617)
-#define V4L2_CID_IS_FD_GET_MOUTH_TOPLEFT_Y		(V4L2_CID_FIMC_IS_BASE + 618)
-#define V4L2_CID_IS_FD_GET_MOUTH_BOTTOMRIGHT_X		(V4L2_CID_FIMC_IS_BASE + 619)
-#define V4L2_CID_IS_FD_GET_MOUTH_BOTTOMRIGHT_Y		(V4L2_CID_FIMC_IS_BASE + 620)
-#define V4L2_CID_IS_FD_GET_ANGLE			(V4L2_CID_FIMC_IS_BASE + 621)
-#define V4L2_CID_IS_FD_GET_YAW_ANGLE			(V4L2_CID_FIMC_IS_BASE + 622)
-#define V4L2_CID_IS_FD_GET_NEXT				(V4L2_CID_FIMC_IS_BASE + 623)
-#define V4L2_CID_IS_FD_GET_DATA				(V4L2_CID_FIMC_IS_BASE + 624)
-
-#define V4L2_CID_IS_FD_SET_MAX_FACE_NUMBER		(V4L2_CID_FIMC_IS_BASE + 650)
-#define V4L2_CID_IS_FD_SET_ROLL_ANGLE			(V4L2_CID_FIMC_IS_BASE + 651)
-enum is_fd_roll_angle {
-	/* 0, 45, 0, -45 */
-	IS_FD_ROLL_ANGLE_BASIC		= 0,
-	/* 0, 30, 0, -30, 0, 45, 0, -45 */
-	IS_FD_ROLL_ANGLE_PRECISE_BASIC	= 1,
-	/* 0, 90, 0, -90 */
-	IS_FD_ROLL_ANGLE_SIDES		= 2,
-	/* 0, 90, 0, -90 0, 45, 0, -45 */
-	IS_FD_ROLL_ANGLE_PRECISE_SIDES	= 3,
-	/* 0, 90, 0, -90, 0, 180 */
-	IS_FD_ROLL_ANGLE_FULL		= 4,
-	/* 0, 90, 0, -90, 0, 180, 0, 135, 0, -135 */
-	IS_FD_ROLL_ANGLE_PRECISE_FULL	= 5,
-};
-
-#define V4L2_CID_IS_FD_SET_YAW_ANGLE			(V4L2_CID_FIMC_IS_BASE + 652)
-enum is_fd_yaw_angle {
-	IS_FD_YAW_ANGLE_0	= 0,
-	IS_FD_YAW_ANGLE_45	= 1,
-	IS_FD_YAW_ANGLE_90	= 2,
-	IS_FD_YAW_ANGLE_45_90	= 3,
-};
-
-#define V4L2_CID_IS_FD_SET_SMILE_MODE			(V4L2_CID_FIMC_IS_BASE + 653)
-enum is_fd_smile_mode {
-	IS_FD_SMILE_MODE_DISABLE	= 0,
-	IS_FD_SMILE_MODE_ENABLE		= 1,
-};
-
-#define V4L2_CID_IS_FD_SET_BLINK_MODE			(V4L2_CID_FIMC_IS_BASE + 654)
-enum is_fd_blink_mode {
-	IS_FD_BLINK_MODE_DISABLE	= 0,
-	IS_FD_BLINK_MODE_ENABLE		= 1,
-};
-
-#define V4L2_CID_IS_FD_SET_EYE_DETECT_MODE		(V4L2_CID_FIMC_IS_BASE + 655)
-enum is_fd_eye_detect_mode {
-	IS_FD_EYE_DETECT_DISABLE	= 0,
-	IS_FD_EYE_DETECT_ENABLE		= 1,
-};
-
-#define V4L2_CID_IS_FD_SET_MOUTH_DETECT_MODE		(V4L2_CID_FIMC_IS_BASE + 656)
-enum is_fd_mouth_detect_mode {
-	IS_FD_MOUTH_DETECT_DISABLE	= 0,
-	IS_FD_MOUTH_DETECT_ENABLE	= 1,
-};
-
-#define V4L2_CID_IS_FD_SET_ORIENTATION_MODE		(V4L2_CID_FIMC_IS_BASE + 657)
-enum is_fd_orientation_mode {
-	IS_FD_ORIENTATION_DISABLE	= 0,
-	IS_FD_ORIENTATION_ENABLE	= 1,
-};
-
-#define V4L2_CID_IS_FD_SET_ORIENTATION			(V4L2_CID_FIMC_IS_BASE + 658)
-#define V4L2_CID_IS_FD_SET_DATA_ADDRESS			(V4L2_CID_FIMC_IS_BASE + 659)
-
-#define V4L2_CID_IS_SET_ISP			(V4L2_CID_FIMC_IS_BASE + 440)
-enum is_isp_bypass_mode {
-	IS_ISP_BYPASS_DISABLE,
-	IS_ISP_BYPASS_ENABLE,
-	IS_ISP_BYPASS_MAX
-};
-
-#define V4L2_CID_IS_SET_DRC			(V4L2_CID_FIMC_IS_BASE + 441)
-enum is_drc_bypass_mode {
-	IS_DRC_BYPASS_DISABLE,
-	IS_DRC_BYPASS_ENABLE,
-	IS_DRC_BYPASS_MAX
-};
-
-#define V4L2_CID_IS_SET_FD			(V4L2_CID_FIMC_IS_BASE + 442)
-enum is_fd_bypass_mode {
-	IS_FD_BYPASS_DISABLE,
-	IS_FD_BYPASS_ENABLE,
-	IS_FD_BYPASS_MAX
-};
-
-#define V4L2_CID_IS_SET_ODC			(V4L2_CID_FIMC_IS_BASE + 443)
-enum is_odc_bypass_mode {
-	IS_ODC_BYPASS_DISABLE,
-	IS_ODC_BYPASS_ENABLE,
-	IS_ODC_BYPASS_MAX
-};
-
-#define V4L2_CID_IS_SET_DIS			(V4L2_CID_FIMC_IS_BASE + 444)
-enum is_dis_bypass_mode {
-	IS_DIS_BYPASS_DISABLE,
-	IS_DIS_BYPASS_ENABLE,
-	IS_DIS_BYPASS_MAX
-};
-
-#define V4L2_CID_IS_SET_3DNR			(V4L2_CID_FIMC_IS_BASE + 445)
-enum is_tdnr_bypass_mode {
-	IS_TDNR_BYPASS_DISABLE,
-	IS_TDNR_BYPASS_ENABLE,
-	IS_TDNR_BYPASS_MAX
-};
-
-#define V4L2_CID_IS_SET_SCALERC			(V4L2_CID_FIMC_IS_BASE + 446)
-enum is_scalerc_bypass_mode {
-	IS_SCALERC_BYPASS_DISABLE,
-	IS_SCALERC_BYPASS_ENABLE,
-	IS_SCALERC_BYPASS_MAX
-};
-
-#define V4L2_CID_IS_SET_SCALERP			(V4L2_CID_FIMC_IS_BASE + 446)
-enum is_scalerp_bypass_mode {
-	IS_SCALERP_BYPASS_DISABLE,
-	IS_SCALERP_BYPASS_ENABLE,
-	IS_SCALERP_BYPASS_MAX
-};
-
-#define V4L2_CID_IS_ROTATION_MODE		(V4L2_CID_FIMC_IS_BASE + 450)
-enum is_rotation_mode {
-	IS_ROTATION_0,
-	IS_ROTATION_90,
-	IS_ROTATION_180,
-	IS_ROTATION_270,
-	IS_ROTATION_MAX
-};
-
-#define V4L2_CID_IS_3DNR_1ST_FRAME_MODE		(V4L2_CID_FIMC_IS_BASE + 451)
-enum is_tdnr_1st_frame_mode {
-	IS_TDNR_1ST_FRAME_NOPROCESSING,
-	IS_TDNR_1ST_FRAME_2DNR,
-	IS_TDNR_MAX
-};
-
-#define V4L2_CID_IS_CAMERA_OBJECT_POSITION_X	(V4L2_CID_FIMC_IS_BASE + 452)
-#define V4L2_CID_IS_CAMERA_OBJECT_POSITION_Y	(V4L2_CID_FIMC_IS_BASE + 453)
-#define V4L2_CID_IS_CAMERA_WINDOW_SIZE_X	(V4L2_CID_FIMC_IS_BASE + 454)
-#define V4L2_CID_IS_CAMERA_WINDOW_SIZE_Y	(V4L2_CID_FIMC_IS_BASE + 455)
-
-#define V4L2_CID_IS_CAMERA_EXIF_EXPTIME		(V4L2_CID_FIMC_IS_BASE + 456)
-#define V4L2_CID_IS_CAMERA_EXIF_FLASH		(V4L2_CID_FIMC_IS_BASE + 457)
-#define V4L2_CID_IS_CAMERA_EXIF_ISO		(V4L2_CID_FIMC_IS_BASE + 458)
-#define V4L2_CID_IS_CAMERA_EXIF_SHUTTERSPEED	(V4L2_CID_FIMC_IS_BASE + 459)
-#define V4L2_CID_IS_CAMERA_EXIF_BRIGHTNESS	(V4L2_CID_FIMC_IS_BASE + 460)
-
-#define V4L2_CID_IS_CAMERA_ISP_SEL_INPUT	(V4L2_CID_FIMC_IS_BASE + 461)
-enum is_isp_sel_input {
-	IS_ISP_INPUT_OTF,
-	IS_ISP_INPUT_DMA1,
-	IS_ISP_INPUT_DMA2,
-	IS_ISP_INPUT_DMA12,
-	IS_ISP_INPUT_MAX
-};
-
-#define V4L2_CID_IS_CAMERA_ISP_SEL_OUTPUT	(V4L2_CID_FIMC_IS_BASE + 462)
-enum is_isp_sel_output {
-	IS_ISP_OUTPUT_OTF,
-	IS_ISP_OUTPUT_DMA1,
-	IS_ISP_OUTPUT_DMA2,
-	IS_ISP_OUTPUT_DMA12,
-	IS_ISP_OUTPUT_OTF_DMA1,
-	IS_ISP_OUTPUT_OTF_DMA2,
-	IS_ISP_OUTPUT_OTF_DMA12,
-	IS_ISP_OUTPUT_MAX
-};
-
-#define V4L2_CID_IS_CAMERA_DRC_SEL_INPUT	(V4L2_CID_FIMC_IS_BASE + 463)
-enum is_drc_sel_input {
-	IS_DRC_INPUT_OTF,
-	IS_DRC_INPUT_DMA,
-	IS_DRC_INPUT_MAX
-};
-
-#define V4L2_CID_IS_CAMERA_FD_SEL_INPUT		(V4L2_CID_FIMC_IS_BASE + 464)
-enum is_fd_sel_input {
-	IS_FD_INPUT_OTF,
-	IS_FD_INPUT_DMA,
-	IS_FD_INPUT_MAX
-};
-
-#define V4L2_CID_IS_CAMERA_INIT_WIDTH		(V4L2_CID_FIMC_IS_BASE + 465)
-#define V4L2_CID_IS_CAMERA_INIT_HEIGHT		(V4L2_CID_FIMC_IS_BASE + 466)
-
-#define V4L2_CID_IS_CMD_ISP			(V4L2_CID_FIMC_IS_BASE + 467)
-enum is_isp_cmd_mode {
-	IS_ISP_COMMAND_STOP,
-	IS_ISP_COMMAND_START,
-	IS_ISP_COMMAND_MAX
-};
-
-#define V4L2_CID_IS_CMD_DRC			(V4L2_CID_FIMC_IS_BASE + 468)
-enum is_drc_cmd_mode {
-	IS_DRC_COMMAND_STOP,
-	IS_DRC_COMMAND_START,
-	IS_DRC_COMMAND_MAX
-};
-
-#define V4L2_CID_IS_CMD_FD			(V4L2_CID_FIMC_IS_BASE + 469)
-enum is_fd_cmd_mode {
-	IS_FD_COMMAND_STOP,
-	IS_FD_COMMAND_START,
-	IS_FD_COMMAND_MAX
-};
-
-#define V4L2_CID_IS_CMD_ODC			(V4L2_CID_FIMC_IS_BASE + 470)
-enum is_odc_cmd_mode {
-	IS_ODC_COMMAND_STOP,
-	IS_ODC_COMMAND_START,
-	IS_ODC_COMMAND_MAX
-};
-
-#define V4L2_CID_IS_CMD_DIS			(V4L2_CID_FIMC_IS_BASE + 471)
-enum is_dis_cmd_mode {
-	IS_DIS_COMMAND_STOP,
-	IS_DIS_COMMAND_START,
-	IS_DIS_COMMAND_MAX
-};
-
-#define V4L2_CID_IS_CMD_TDNR			(V4L2_CID_FIMC_IS_BASE + 472)
-enum is_tdnr_cmd_mode {
-	IS_TDNR_COMMAND_STOP,
-	IS_TDNR_COMMAND_START,
-	IS_TDNR_COMMAND_MAX
-};
-
-#define V4L2_CID_IS_CMD_SCALERC			(V4L2_CID_FIMC_IS_BASE + 473)
-enum is_scalerc_cmd_mode {
-	IS_SCALERC_COMMAND_STOP,
-	IS_SCALERC_COMMAND_START,
-	IS_SCALERC_COMMAND_MAX
-};
-
-#define V4L2_CID_IS_CMD_SCALERP			(V4L2_CID_FIMC_IS_BASE + 474)
-enum is_scalerp_cmd_mode {
-	IS_SCALERP_COMMAND_STOP,
-	IS_SCALERP_COMMAND_START,
-	IS_SCALERP_COMMAND_MAX
-};
-
-#define V4L2_CID_IS_GET_SENSOR_OFFSET_X		(V4L2_CID_FIMC_IS_BASE + 480)
-#define V4L2_CID_IS_GET_SENSOR_OFFSET_Y		(V4L2_CID_FIMC_IS_BASE + 481)
-#define V4L2_CID_IS_GET_SENSOR_WIDTH		(V4L2_CID_FIMC_IS_BASE + 482)
-#define V4L2_CID_IS_GET_SENSOR_HEIGHT		(V4L2_CID_FIMC_IS_BASE + 483)
-
-#define V4L2_CID_IS_GET_FRAME_VALID		(V4L2_CID_FIMC_IS_BASE + 484)
-#define V4L2_CID_IS_SET_FRAME_VALID		(V4L2_CID_FIMC_IS_BASE + 485)
-#define V4L2_CID_IS_GET_FRAME_BADMARK		(V4L2_CID_FIMC_IS_BASE + 486)
-#define V4L2_CID_IS_SET_FRAME_BADMARK		(V4L2_CID_FIMC_IS_BASE + 487)
-#define V4L2_CID_IS_GET_FRAME_CAPTURED		(V4L2_CID_FIMC_IS_BASE + 488)
-#define V4L2_CID_IS_SET_FRAME_CAPTURED		(V4L2_CID_FIMC_IS_BASE + 489)
-#define V4L2_CID_IS_SET_FRAME_NUMBER		(V4L2_CID_FIMC_IS_BASE + 490)
-#define V4L2_CID_IS_GET_FRAME_NUMBER		(V4L2_CID_FIMC_IS_BASE + 491)
-#define V4L2_CID_IS_CLEAR_FRAME_NUMBER		(V4L2_CID_FIMC_IS_BASE + 492)
-#define V4L2_CID_IS_GET_LOSTED_FRAME_NUMBER	(V4L2_CID_FIMC_IS_BASE + 493)
-#define V4L2_CID_IS_ISP_DMA_BUFFER_NUM		(V4L2_CID_FIMC_IS_BASE + 494)
-#define V4L2_CID_IS_ISP_DMA_BUFFER_ADDRESS	(V4L2_CID_FIMC_IS_BASE + 495)
-
-#define V4L2_CID_IS_ZOOM_STATE			(V4L2_CID_FIMC_IS_BASE + 660)
-#define V4L2_CID_IS_ZOOM_MAX_LEVEL		(V4L2_CID_FIMC_IS_BASE + 661)
-#define V4L2_CID_IS_ZOOM			(V4L2_CID_FIMC_IS_BASE + 662)
-#define V4L2_CID_IS_FW_DEBUG_REGION_ADDR	(V4L2_CID_FIMC_IS_BASE + 663)
-
-#define V4L2_CID_IS_TUNE_SEL_ENTRY		(V4L2_CID_FIMC_IS_TUNE_BASE)
-#define V4L2_CID_IS_TUNE_SENSOR_EXPOSURE	(V4L2_CID_FIMC_IS_TUNE_BASE + 1)
-#define V4L2_CID_IS_TUNE_SENSOR_ANALOG_GAIN	(V4L2_CID_FIMC_IS_TUNE_BASE + 2)
-#define V4L2_CID_IS_TUNE_SENSOR_FRAME_RATE	(V4L2_CID_FIMC_IS_TUNE_BASE + 3)
-#define V4L2_CID_IS_TUNE_SENSOR_ACTUATOR_POS	(V4L2_CID_FIMC_IS_TUNE_BASE + 4)
-
-enum v4l2_blur
-{
-	BLUR_LEVEL_0 = 0,
-	BLUR_LEVEL_1,
-	BLUR_LEVEL_2,
-	BLUR_LEVEL_3,
-	BLUR_LEVEL_MAX,
-};
-
-#if 1
-#define V4L2_CID_CAMERA_SCENE_MODE		(V4L2_CID_PRIVATE_BASE+70)
-enum v4l2_scene_mode
-{
-	SCENE_MODE_BASE,
-	SCENE_MODE_NONE,
-	SCENE_MODE_PORTRAIT,
-	SCENE_MODE_NIGHTSHOT,
-	SCENE_MODE_BACK_LIGHT,
-	SCENE_MODE_LANDSCAPE,
-	SCENE_MODE_SPORTS,
-	SCENE_MODE_PARTY_INDOOR,
-	SCENE_MODE_BEACH_SNOW,
-	SCENE_MODE_SUNSET,
-	SCENE_MODE_DUSK_DAWN,
-	SCENE_MODE_FALL_COLOR,
-	SCENE_MODE_FIREWORKS,
-	SCENE_MODE_TEXT,
-	SCENE_MODE_CANDLE_LIGHT,
-	SCENE_MODE_MAX,
-};
-
-#define V4L2_CID_CAMERA_FLASH_MODE		(V4L2_CID_PRIVATE_BASE+71)
-enum v4l2_flash_mode
-{
-	FLASH_MODE_BASE,
-	FLASH_MODE_OFF,
-	FLASH_MODE_AUTO,
-	FLASH_MODE_ON,
-	FLASH_MODE_TORCH,
-	FLASH_MODE_MAX,
-};
-
-#define V4L2_CID_CAMERA_BRIGHTNESS		(V4L2_CID_PRIVATE_BASE+72)
-enum v4l2_ev_mode {
-	EV_MINUS_4 = 0,
-	EV_MINUS_3,
-	EV_MINUS_2,
-	EV_MINUS_1,
-	EV_DEFAULT,
-	EV_PLUS_1,
-	EV_PLUS_2,
-	EV_PLUS_3,
-	EV_PLUS_4,
-	EV_MAX,
-};
-
-#define V4L2_CID_CAMERA_WHITE_BALANCE	(V4L2_CID_PRIVATE_BASE+73)
-enum v4l2_wb_mode {
-	WHITE_BALANCE_BASE = 0,
-	WHITE_BALANCE_AUTO,
-	WHITE_BALANCE_SUNNY,
-	WHITE_BALANCE_CLOUDY,
-	WHITE_BALANCE_TUNGSTEN,
-	WHITE_BALANCE_FLUORESCENT,
-	WHITE_BALANCE_MAX,
-};
-
-#define V4L2_CID_CAMERA_EFFECT			(V4L2_CID_PRIVATE_BASE+74)
-enum v4l2_effect_mode {
-	IMAGE_EFFECT_BASE = 0,
-	IMAGE_EFFECT_NONE,
-	IMAGE_EFFECT_BNW,
-	IMAGE_EFFECT_SEPIA,
-	IMAGE_EFFECT_AQUA,
-	IMAGE_EFFECT_ANTIQUE,
-	IMAGE_EFFECT_NEGATIVE,
-	IMAGE_EFFECT_SHARPEN,
-	IMAGE_EFFECT_MAX,
-};
-
-#define V4L2_CID_CAMERA_ISO				(V4L2_CID_PRIVATE_BASE+75)
-enum v4l2_iso_mode {
-	ISO_AUTO = 0,
-	ISO_50,
-	ISO_100,
-	ISO_200,
-	ISO_400,
-	ISO_800,
-	ISO_1600,
-	ISO_SPORTS,
-	ISO_NIGHT,
-	ISO_MOVIE,
-	ISO_MAX,
-};
-
-#define V4L2_CID_CAMERA_METERING			(V4L2_CID_PRIVATE_BASE+76)
-enum v4l2_metering_mode {
-	METERING_BASE = 0,
-	METERING_MATRIX,
-	METERING_CENTER,
-	METERING_SPOT,
-	METERING_MAX,
-};
-
-#define V4L2_CID_CAMERA_CONTRAST			(V4L2_CID_PRIVATE_BASE+77)
-enum v4l2_contrast_mode {
-	CONTRAST_MINUS_2 = 0,
-	CONTRAST_MINUS_1,
-	CONTRAST_DEFAULT,
-	CONTRAST_PLUS_1,
-	CONTRAST_PLUS_2,
-	CONTRAST_MAX,
-};
-
-#define V4L2_CID_CAMERA_SATURATION		(V4L2_CID_PRIVATE_BASE+78)
-enum v4l2_saturation_mode {
-	SATURATION_MINUS_2 = 0,
-	SATURATION_MINUS_1,
-	SATURATION_DEFAULT,
-	SATURATION_PLUS_1,
-	SATURATION_PLUS_2,
-	SATURATION_MAX,
-};
-
-#define V4L2_CID_CAMERA_SHARPNESS		(V4L2_CID_PRIVATE_BASE+79)
-enum v4l2_sharpness_mode {
-	SHARPNESS_MINUS_2 = 0,
-	SHARPNESS_MINUS_1,
-	SHARPNESS_DEFAULT,
-	SHARPNESS_PLUS_1,
-	SHARPNESS_PLUS_2,
-	SHARPNESS_MAX,
-};
-
-#define V4L2_CID_CAMERA_WDR				(V4L2_CID_PRIVATE_BASE+80)
-enum v4l2_wdr_mode {
-	WDR_OFF,
-	WDR_ON,
-	WDR_MAX,
-};
-
-#define V4L2_CID_CAMERA_ANTI_SHAKE		(V4L2_CID_PRIVATE_BASE+81)
-enum v4l2_anti_shake_mode {
-	ANTI_SHAKE_OFF,
-	ANTI_SHAKE_STILL_ON,
-	ANTI_SHAKE_MOVIE_ON,
-	ANTI_SHAKE_MAX,
-};
-
-#define V4L2_CID_CAMERA_TOUCH_AF_START_STOP		(V4L2_CID_PRIVATE_BASE+82)
-enum v4l2_touch_af {
-	TOUCH_AF_STOP = 0,
-	TOUCH_AF_START,
-	TOUCH_AF_MAX,
-};
-
-#define V4L2_CID_CAMERA_SMART_AUTO		(V4L2_CID_PRIVATE_BASE+83)
-enum v4l2_smart_auto {
-	SMART_AUTO_OFF = 0,
-	SMART_AUTO_ON,
-	SMART_AUTO_MAX,
-};
-
-#define V4L2_CID_CAMERA_VINTAGE_MODE		(V4L2_CID_PRIVATE_BASE+84)
-enum v4l2_vintage_mode {
-	VINTAGE_MODE_BASE,
-	VINTAGE_MODE_OFF,
-	VINTAGE_MODE_NORMAL,
-	VINTAGE_MODE_WARM,
-	VINTAGE_MODE_COOL,
-	VINTAGE_MODE_BNW,
-	VINTAGE_MODE_MAX,
-};
-
-#define V4L2_CID_CAMERA_JPEG_QUALITY		(V4L2_CID_PRIVATE_BASE+85)
-#define V4L2_CID_CAMERA_GPS_LATITUDE		(V4L2_CID_CAMERA_CLASS_BASE + 30)//(V4L2_CID_PRIVATE_BASE+86)
-#define V4L2_CID_CAMERA_GPS_LONGITUDE	(V4L2_CID_CAMERA_CLASS_BASE + 31)//(V4L2_CID_PRIVATE_BASE+87)
-#define V4L2_CID_CAMERA_GPS_TIMESTAMP	(V4L2_CID_CAMERA_CLASS_BASE + 32)//(V4L2_CID_PRIVATE_BASE+88)
-#define V4L2_CID_CAMERA_GPS_ALTITUDE		(V4L2_CID_CAMERA_CLASS_BASE + 33)//(V4L2_CID_PRIVATE_BASE+89)
-#define V4L2_CID_CAMERA_EXIF_TIME_INFO	(V4L2_CID_CAMERA_CLASS_BASE + 34)
-#define V4L2_CID_CAMERA_GPS_PROCESSINGMETHOD                     (V4L2_CID_CAMERA_CLASS_BASE+35)
-#define V4L2_CID_CAMERA_ZOOM				(V4L2_CID_PRIVATE_BASE+90)
-enum v4l2_zoom_level {
-	ZOOM_LEVEL_0 = 0,
-	ZOOM_LEVEL_1,
-	ZOOM_LEVEL_2,
-	ZOOM_LEVEL_3,
-	ZOOM_LEVEL_4,
-	ZOOM_LEVEL_5,
-	ZOOM_LEVEL_6,
-	ZOOM_LEVEL_7,
-	ZOOM_LEVEL_8,
-	ZOOM_LEVEL_9,
-	ZOOM_LEVEL_10,
-	ZOOM_LEVEL_11,
-	ZOOM_LEVEL_12,
-	ZOOM_LEVEL_MAX = 31,
-};
-
-#define V4L2_CID_CAMERA_FACE_DETECTION		(V4L2_CID_PRIVATE_BASE+91)
-enum v4l2_face_detection {
-	FACE_DETECTION_OFF = 0,
-	FACE_DETECTION_ON,
-	FACE_DETECTION_NOLINE,
-	FACE_DETECTION_ON_BEAUTY,
-	FACE_DETECTION_MAX,
-};
-
-#define V4L2_CID_CAMERA_SMART_AUTO_STATUS		(V4L2_CID_PRIVATE_BASE+92)
-enum v4l2_smart_auto_status {
-	SMART_AUTO_STATUS_AUTO = 0,
-	SMART_AUTO_STATUS_LANDSCAPE,
-	SMART_AUTO_STATUS_PORTRAIT,
-	SMART_AUTO_STATUS_MACRO,
-	SMART_AUTO_STATUS_NIGHT,
-	SMART_AUTO_STATUS_PORTRAIT_NIGHT,
-	SMART_AUTO_STATUS_BACKLIT,
-	SMART_AUTO_STATUS_PORTRAIT_BACKLIT,
-	SMART_AUTO_STATUS_ANTISHAKE,
-	SMART_AUTO_STATUS_PORTRAIT_ANTISHAKE,
-	SMART_AUTO_STATUS_MAX,
-};
-
-#define V4L2_CID_CAMERA_SET_AUTO_FOCUS		(V4L2_CID_PRIVATE_BASE+93)
-enum v4l2_auto_focus {
-	AUTO_FOCUS_OFF = 0,
-	AUTO_FOCUS_ON,
-	AUTO_FOCUS_MAX,
-};
-
-#define V4L2_CID_CAMERA_BEAUTY_SHOT		(V4L2_CID_PRIVATE_BASE+94)
-enum v4l2_beauty_shot {
-	BEAUTY_SHOT_OFF = 0,
-	BEAUTY_SHOT_ON,
-	BEAUTY_SHOT_MAX,
-};
-
-#define V4L2_CID_CAMERA_AEAWB_LOCK_UNLOCK		(V4L2_CID_PRIVATE_BASE+95)
-enum v4l2_ae_awb_lockunlock {
-	AE_UNLOCK_AWB_UNLOCK = 0,
-	AE_LOCK_AWB_UNLOCK,
-	AE_UNLOCK_AWB_LOCK,
-	AE_LOCK_AWB_LOCK,
-	AE_AWB_MAX
-};
-
-#define V4L2_CID_CAMERA_FACEDETECT_LOCKUNLOCK	(V4L2_CID_PRIVATE_BASE+96)
-enum v4l2_face_lock {
-	FACE_LOCK_OFF = 0,
-	FACE_LOCK_ON,
-	FIRST_FACE_TRACKING,
-	FACE_LOCK_MAX,
-};
-
-#define V4L2_CID_CAMERA_OBJECT_POSITION_X	(V4L2_CID_PRIVATE_BASE+97)
-#define V4L2_CID_CAMERA_OBJECT_POSITION_Y	(V4L2_CID_PRIVATE_BASE+98)
-#define V4L2_CID_CAMERA_FOCUS_MODE		(V4L2_CID_PRIVATE_BASE+99)
-enum v4l2_focusmode {
-	FOCUS_MODE_AUTO = 0,
-	FOCUS_MODE_MACRO,
-	FOCUS_MODE_FACEDETECT,
-	FOCUS_MODE_INFINITY,
-	FOCUS_MODE_CONTINOUS,
-	FOCUS_MODE_TOUCH,
-	FOCUS_MODE_MAX,
-	FOCUS_MODE_DEFAULT = (1 << 8),
-};
-
-#define V4L2_CID_CAMERA_OBJ_TRACKING_STATUS	(V4L2_CID_PRIVATE_BASE+100)
-enum v4l2_obj_tracking_status {
-	OBJECT_TRACKING_STATUS_BASE,
-	OBJECT_TRACKING_STATUS_PROGRESSING,
-	OBJECT_TRACKING_STATUS_SUCCESS,
-	OBJECT_TRACKING_STATUS_FAIL,
-	OBJECT_TRACKING_STATUS_MISSING,
-	OBJECT_TRACKING_STATUS_MAX,
-};
-
-#define V4L2_CID_CAMERA_OBJ_TRACKING_START_STOP	(V4L2_CID_PRIVATE_BASE+101)
-enum v4l2_ot_start_stop {
-	OT_STOP = 0,
-	OT_START,
-	OT_MAX,
-};
-
-#define V4L2_CID_CAMERA_CAF_START_STOP	(V4L2_CID_PRIVATE_BASE+102)
-enum v4l2_caf_start_stop {
-	CAF_STOP = 0,
-	CAF_START,
-	CAF_MAX,
-};
-
-#define V4L2_CID_CAMERA_AUTO_FOCUS_RESULT_FIRST	(V4L2_CID_PRIVATE_BASE + 103)
-#define V4L2_CID_CAMERA_AUTO_FOCUS_RESULT_SECOND	(V4L2_CID_PRIVATE_BASE + 127)
-#define V4L2_CID_CAMERA_FINISH_AUTO_FOCUS	(V4L2_CID_PRIVATE_BASE + 128)
-#define V4L2_CID_CAMERA_RETURN_FOCUS	(V4L2_CID_PRIVATE_BASE+205)
-
-
-#define V4L2_CID_CAMERA_FRAME_RATE			(V4L2_CID_PRIVATE_BASE+104)
-enum v4l2_frame_rate {
-	FRAME_RATE_AUTO = 0,
-	FRAME_RATE_7 = 7,
-	FRAME_RATE_15 = 15,
-	FRAME_RATE_20 = 20,
-	FRAME_RATE_25 = 25,
-	FRAME_RATE_30 = 30,
-	FRAME_RATE_60 = 60,
-	FRAME_RATE_120 = 120,
-	FRAME_RATE_MAX
-};
-
-#define V4L2_CID_CAMERA_ANTI_BANDING					(V4L2_CID_PRIVATE_BASE+105)
-enum v4l2_anti_banding{
-	ANTI_BANDING_AUTO = 0,
-	ANTI_BANDING_50HZ = 1,
-	ANTI_BANDING_60HZ = 2,
-	ANTI_BANDING_OFF = 3,
-};
-
-#define V4L2_CID_CAMERA_SET_GAMMA	(V4L2_CID_PRIVATE_BASE+106)
-enum v4l2_gamma_mode{
-	GAMMA_OFF = 0,
-	GAMMA_ON = 1,
-	GAMMA_MAX,
-};
-
-#define V4L2_CID_CAMERA_SET_SLOW_AE	(V4L2_CID_PRIVATE_BASE+107)
-enum v4l2_slow_ae_mode{
-	SLOW_AE_OFF,
-	SLOW_AE_ON,
-	SLOW_AE_MAX,
-};
-
-#define V4L2_CID_CAMERA_BATCH_REFLECTION					(V4L2_CID_PRIVATE_BASE+108)
-#define V4L2_CID_CAMERA_EXIF_ORIENTATION					(V4L2_CID_PRIVATE_BASE+109)
-
-#define V4L2_CID_CAMERA_RESET								(V4L2_CID_PRIVATE_BASE+111)	//s1_camera [ Defense process by ESD input ]
-#define V4L2_CID_CAMERA_CHECK_DATALINE						(V4L2_CID_PRIVATE_BASE+112)
-#define V4L2_CID_CAMERA_CHECK_DATALINE_STOP					(V4L2_CID_PRIVATE_BASE+113)
-
-#endif
-
-#if defined(CONFIG_ARIES_NTT) // Modify NTTS1
-#define V4L2_CID_CAMERA_AE_AWB_DISABLE_LOCK					(V4L2_CID_PRIVATE_BASE+114)
-#endif
-#define V4L2_CID_CAMERA_THUMBNAIL_NULL                                  (V4L2_CID_PRIVATE_BASE+115)
-#define V4L2_CID_CAMERA_SENSOR_MODE					(V4L2_CID_PRIVATE_BASE+116)
-enum v4l2_sensor_mode {
-	SENSOR_CAMERA,
-	SENSOR_MOVIE,
-};
-
-typedef enum {
-	STREAM_MODE_CAM_OFF,
-	STREAM_MODE_CAM_ON,
-	STREAM_MODE_MOVIE_OFF,
-	STREAM_MODE_MOVIE_ON,
-} stream_mode_t;
-
-#define V4L2_CID_CAMERA_EXIF_EXPTIME				(V4L2_CID_PRIVATE_BASE+117)
-#define V4L2_CID_CAMERA_EXIF_FLASH					(V4L2_CID_PRIVATE_BASE+118)
-#define V4L2_CID_CAMERA_EXIF_ISO					(V4L2_CID_PRIVATE_BASE+119)
-#define V4L2_CID_CAMERA_EXIF_TV						(V4L2_CID_PRIVATE_BASE+120)
-#define V4L2_CID_CAMERA_EXIF_BV						(V4L2_CID_PRIVATE_BASE+121)
-#define V4L2_CID_CAMERA_EXIF_EBV					(V4L2_CID_PRIVATE_BASE+122)
-#define V4L2_CID_CAMERA_CHECK_ESD		(V4L2_CID_PRIVATE_BASE+123)
-#define V4L2_CID_CAMERA_APP_CHECK		(V4L2_CID_PRIVATE_BASE+124)
-#define V4L2_CID_CAMERA_BUSFREQ_LOCK		(V4L2_CID_PRIVATE_BASE+125)
-#define V4L2_CID_CAMERA_BUSFREQ_UNLOCK		(V4L2_CID_PRIVATE_BASE+126)
-
-#define V4L2_CID_EMBEDDEDDATA_ENABLE	(V4L2_CID_PRIVATE_BASE + 130)
-
-
-#define V4L2_CID_CAMERA_GET_ISO	(V4L2_CID_PRIVATE_BASE+202)
-#define V4L2_CID_CAMERA_GET_SHT_TIME	(V4L2_CID_PRIVATE_BASE+203)
-#define V4L2_CID_CAMERA_GET_FLASH_ONOFF	(V4L2_CID_PRIVATE_BASE+204)
-#define V4L2_CID_ESD_INT	(V4L2_CID_PRIVATE_BASE+206)
-
-
-
-
-
-/*      Pixel format FOURCC depth  Description  */
-enum v4l2_pix_format_mode {
-	V4L2_PIX_FMT_MODE_PREVIEW,
-	V4L2_PIX_FMT_MODE_CAPTURE,
-	V4L2_PIX_FMT_MODE_HDR,
-	V4L2_PIX_FMT_MODE_VT_MIRROR,
-	V4L2_PIX_FMT_MODE_VT_NONMIRROR,
-};
-/* 12  Y/CbCr 4:2:0 64x32 macroblocks */
-#define V4L2_PIX_FMT_NV12T    v4l2_fourcc('T', 'V', '1', '2')
-#define V4L2_PIX_FMT_NV21T    v4l2_fourcc('T', 'V', '2', '1')
-#define V4L2_PIX_FMT_INTERLEAVED    v4l2_fourcc('I', 'T', 'L', 'V')
-
-/*
- *  * V4L2 extention for digital camera
- *   */
-/* Strobe flash light */
-enum v4l2_strobe_control {
-	/* turn off the flash light */
-	V4L2_STROBE_CONTROL_OFF		= 0,
-	/* turn on the flash light */
-	V4L2_STROBE_CONTROL_ON		= 1,
-	/* act guide light before splash */
-	V4L2_STROBE_CONTROL_AFGUIDE	= 2,
-	/* charge the flash light */
-	V4L2_STROBE_CONTROL_CHARGE	= 3,
-};
-
-enum v4l2_strobe_conf {
-	V4L2_STROBE_OFF			= 0,	/* Always off */
-	V4L2_STROBE_ON			= 1,	/* Always splashes */
-	/* Auto control presets */
-	V4L2_STROBE_AUTO		= 2,
-	V4L2_STROBE_REDEYE_REDUCTION	= 3,
-	V4L2_STROBE_SLOW_SYNC		= 4,
-	V4L2_STROBE_FRONT_CURTAIN	= 5,
-	V4L2_STROBE_REAR_CURTAIN	= 6,
-	/* Extra manual control presets */
-	/* keep turned on until turning off */
-	V4L2_STROBE_PERMANENT		= 7,
-	V4L2_STROBE_EXTERNAL		= 8,
-};
-
-enum v4l2_strobe_status {
-	V4L2_STROBE_STATUS_OFF		= 0,
-	/* while processing configurations */
-	V4L2_STROBE_STATUS_BUSY		= 1,
-	V4L2_STROBE_STATUS_ERR		= 2,
-	V4L2_STROBE_STATUS_CHARGING	= 3,
-	V4L2_STROBE_STATUS_CHARGED	= 4,
-};
-
-/* capabilities field */
-/* No strobe supported */
-#define V4L2_STROBE_CAP_NONE		0x0000
-/* Always flash off mode */
-#define V4L2_STROBE_CAP_OFF		0x0001
-/* Always use flash light mode */
-#define V4L2_STROBE_CAP_ON		0x0002
-/* Flashlight works automatic */
-#define V4L2_STROBE_CAP_AUTO		0x0004
-/* Red-eye reduction */
-#define V4L2_STROBE_CAP_REDEYE		0x0008
-/* Slow sync */
-#define V4L2_STROBE_CAP_SLOWSYNC	0x0010
-/* Front curtain */
-#define V4L2_STROBE_CAP_FRONT_CURTAIN	0x0020
-/* Rear curtain */
-#define V4L2_STROBE_CAP_REAR_CURTAIN	0x0040
-/* keep turned on until turning off */
-#define V4L2_STROBE_CAP_PERMANENT	0x0080
-/* use external strobe */
-#define V4L2_STROBE_CAP_EXTERNAL	0x0100
-
-/* Set mode and Get status */
-struct v4l2_strobe {
-	/* off/on/charge:0/1/2 */
-	enum	v4l2_strobe_control control;
-	/* supported strobe capabilities */
-	__u32	capabilities;
-	enum	v4l2_strobe_conf mode;
-	enum 	v4l2_strobe_status status;	/* read only */
-	/* default is 0 and range of value varies from each models */
-	__u32	flash_ev;
-	__u32	reserved[4];
-};
-
-#define VIDIOC_S_STROBE     _IOWR('V', 83, struct v4l2_strobe)
-#define VIDIOC_G_STROBE     _IOR('V', 84, struct v4l2_strobe)
-
-/* Object recognition and collateral actions */
-enum v4l2_recog_mode {
-	V4L2_RECOGNITION_MODE_OFF	= 0,
-	V4L2_RECOGNITION_MODE_ON	= 1,
-	V4L2_RECOGNITION_MODE_LOCK	= 2,
-};
-
-enum v4l2_recog_action {
-	V4L2_RECOGNITION_ACTION_NONE	= 0,	/* only recognition */
-	V4L2_RECOGNITION_ACTION_BLINK	= 1,	/* Capture on blinking */
-	V4L2_RECOGNITION_ACTION_SMILE	= 2,	/* Capture on smiling */
-};
-
-enum v4l2_recog_pattern {
-	V4L2_RECOG_PATTERN_FACE		= 0, /* Face */
-	V4L2_RECOG_PATTERN_HUMAN	= 1, /* Human */
-	V4L2_RECOG_PATTERN_CHAR		= 2, /* Character */
-};
-
-struct v4l2_recog_rect {
-	enum	v4l2_recog_pattern  p;	/* detected pattern */
-	struct	v4l2_rect  o;	/* detected area */
-	__u32	reserved[4];
-};
-
-struct v4l2_recog_data {
-	__u8	detect_cnt;		/* detected object counter */
-	struct	v4l2_rect	o;	/* detected area */
-	__u32	reserved[4];
-};
-
-struct v4l2_recognition {
-	enum v4l2_recog_mode	mode;
-
-	/* Which pattern to detect */
-	enum v4l2_recog_pattern  pattern;
-
-	/* How many object to detect */
-	__u8 	obj_num;
-
-	/* select detected object */
-	__u32	detect_idx;
-
-	/* read only :Get object coordination */
-	struct v4l2_recog_data	data;
-
-	enum v4l2_recog_action	action;
-	__u32	reserved[4];
-};
-
-#define VIDIOC_S_RECOGNITION	_IOWR('V', 85, struct v4l2_recognition)
-#define VIDIOC_G_RECOGNITION	_IOR('V', 86, struct v4l2_recognition)
-
-/* We use this struct as the v4l2_streamparm raw_data for
- * VIDIOC_G_PARM and VIDIOC_S_PARM
- */
-struct sec_cam_parm {
-    struct v4l2_captureparm capture;
-    int contrast;
-    int effects;
-    int brightness;
-    int exposure;
-    int flash_mode;
-    int focus_mode;
-    int aeawb_mode;
-    int iso;
-    int metering;
-    int saturation;
-    int scene_mode;
-    int sharpness;
-    int hue;
-    int white_balance;
-    int anti_banding;
-	int fps;
-};
-
-#endif /* __LINUX_VIDEODEV2_SAMSUNG_H */
diff -Naur org/include/media/dohofpga_platform.h ths/include/media/dohofpga_platform.h
--- org/include/media/dohofpga_platform.h	1970-01-01 01:00:00.000000000 +0100
+++ ths/include/media/dohofpga_platform.h	2013-07-10 18:13:41.000000000 +0200
@@ -0,0 +1,22 @@
+
+#include <linux/device.h>
+#include <media/v4l2-mediabus.h>
+
+struct dohofpga_platform_data {
+	unsigned int default_width;
+	unsigned int default_height;
+	unsigned int pixelformat;
+	int freq;	/* MCLK in KHz */
+
+	/* This SoC supports Parallel & CSI-2 */
+	int is_mipi;
+};
+	
+struct dohofpga_mbus_platform_data {
+	int id;
+	struct v4l2_mbus_framefmt fmt;
+	unsigned long clk_rate; /* master clock frequency in Hz */
+	int (*set_power)(int on);
+	int (*set_clock)(struct device *dev, int on);
+};
+
diff -Naur org/include/media/s5p_fimc.h ths/include/media/s5p_fimc.h
--- org/include/media/s5p_fimc.h	2013-07-05 08:28:15.000000000 +0200
+++ ths/include/media/s5p_fimc.h	1970-01-01 01:00:00.000000000 +0100
@@ -1,79 +0,0 @@
-/*
- * Samsung S5P SoC camera interface driver header
- *
- * Copyright (c) 2010 Samsung Electronics Co., Ltd
- * Author: Sylwester Nawrocki, <s.nawrocki@samsung.com>
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License version 2 as
- * published by the Free Software Foundation.
- */
-
-#ifndef S5P_FIMC_H_
-#define S5P_FIMC_H_
-
-#define FLITE_MAX_NUM		2
-
-enum fimc_cam_bus_type {
-	FIMC_ITU_601 = 1,
-	FIMC_ITU_656,
-	FIMC_MIPI_CSI2,
-	FIMC_LCD_WB, /* FIFO link from LCD mixer */
-};
-
-enum flite_index {
-	FLITE_IDX_A = 0,
-	FLITE_IDX_B = 1,
-};
-
-#define FIMC_CLK_INV_PCLK	(1 << 0)
-#define FIMC_CLK_INV_VSYNC	(1 << 1)
-#define FIMC_CLK_INV_HREF	(1 << 2)
-#define FIMC_CLK_INV_HSYNC	(1 << 3)
-
-struct i2c_board_info;
-
-/**
- * struct s5p_fimc_isp_info - image sensor information required for host
- *			      interace configuration.
- *
- * @board_info: pointer to I2C subdevice's board info
- * @clk_frequency: frequency of the clock the host interface provides to sensor
- * @bus_type: determines bus type, MIPI, ITU-R BT.601 etc.
- * @csi_data_align: MIPI-CSI interface data alignment in bits
- * @i2c_bus_num: i2c control bus id the sensor is attached to
- * @mux_id: FIMC camera interface multiplexer index (separate for MIPI and ITU)
- * @flags: flags defining bus signals polarity inversion (High by default)
- * @use_cam: a means of used by FIMC
- */
-struct s5p_fimc_isp_info {
-	struct i2c_board_info *board_info;
-	unsigned long clk_frequency;
-	enum fimc_cam_bus_type bus_type;
-	u16 csi_data_align;
-	u16 i2c_bus_num;
-	u16 mux_id;
-	u16 flags;
-	bool use_cam;
-	bool use_isp;
-	enum flite_index flite_id;
-	int (*cam_power)(int onoff);
-};
-
-#define FIMC_MAX_CAMIF_CLIENTS	2
-#define FIMC_MAX_CSIS_NUM	2
-
-/**
- * struct s5p_platform_fimc - camera host interface platform data
- *
- * @isp_info: properties of camera sensor required for host interface setup
- */
-struct s5p_platform_fimc {
-	struct s5p_fimc_isp_info *isp_info[FIMC_MAX_CAMIF_CLIENTS];
-};
-
-extern struct s5p_platform_fimc s3c_fimc0_default_data;
-extern struct s5p_platform_fimc s3c_fimc1_default_data;
-extern struct s5p_platform_fimc s3c_fimc2_default_data;
-extern struct s5p_platform_fimc s3c_fimc3_default_data;
-#endif /* S5P_FIMC_H_ */
