
synthesis -f "gcd_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Wed Nov 20 22:06:07 2024


Command Line:  synthesis -f gcd_impl1_lattice.synproj -gui -msgset E:/DESKTOP/hardware_project/Project/gcd/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 5.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 5

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = tb.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p E:/softwaredownloads2/diamond/3.13/ispfpga/xo2c00/data (searchpath added)
-p E:/DESKTOP/hardware_project/Project/gcd/impl1 (searchpath added)
-p E:/DESKTOP/hardware_project/Project/gcd (searchpath added)
VHDL library = work
VHDL design file = E:/DESKTOP/hardware_project/Project/gcd/impl1/source/gcd.vhd
NGD file = gcd_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file E:/softwaredownloads2/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
    <postMsg mid="35921504" type="Info"    dynamic="2" navigation="0" arg0="" arg1="E:/DESKTOP/hardware_project/Project/gcd/impl1"  />
Analyzing VHDL file e:/desktop/hardware_project/project/gcd/impl1/source/gcd.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="e:/desktop/hardware_project/project/gcd/impl1/source/gcd.vhd(5): " arg1="gcd" arg2="e:/desktop/hardware_project/project/gcd/impl1/source/gcd.vhd" arg3="5"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="e:/desktop/hardware_project/project/gcd/impl1/source/gcd.vhd(15): " arg1="rtl" arg2="e:/desktop/hardware_project/project/gcd/impl1/source/gcd.vhd" arg3="15"  />
unit tb is not yet analyzed. VHDL-1485
unit tb is not yet analyzed. VHDL-1485
unit tb is not yet analyzed. VHDL-1485
unit tb is not yet analyzed. VHDL-1485
unit tb is not yet analyzed. VHDL-1485
unit tb is not yet analyzed. VHDL-1485
unit tb is not yet analyzed. VHDL-1485
unit tb is not yet analyzed. VHDL-1485
Top module name (VHDL): tb
Last elaborated design is gcd(rtl)
    <postMsg mid="1009990" type="Error"   dynamic="1" navigation="0" arg0="User specified top module tb not found in design. Pls. check project file&#xA;"  />
