PATH 1 VIOLATED Setup Check
Beginpoint: wdata_in[2]
triggered with leading edge of wclk2x
Endpoint: wdata_reg_2_/D
checked with leading edge of wclk2x
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.075
+ Phase Shift                        0.900
- Uncertainty                        0.090
= Required Time                      0.835
- Arrival Time                       0.256
= Slack Time                        -3.208
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | -0.800    | -4.008    |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | -0.800    | -4.008    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_in[2]                        |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -4.008    |
| wdata_in[2]                        |           |           | 0.001     | 5.708     | 2.574     | -0.799    | -4.007    |
| io_r_wdata_in_2_                   | PADIO->DOUT| I1025_NS  | 1.056     | 0.161     |           | 0.256     | -2.951    |
| io_r_wdata_in_2__net               |           |           | 0.000     | 0.161     | 0.002     | 0.256     | -2.951    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 3.308     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 3.308     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 2 VIOLATED Setup Check
Beginpoint: wdata_in[5]
triggered with leading edge of wclk2x
Endpoint: wdata_reg_5_/D
checked with leading edge of wclk2x
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.075
+ Phase Shift                        0.900
- Uncertainty                        0.090
= Required Time                      0.835
- Arrival Time                       0.256
= Slack Time                        -3.208
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | -0.800    | -4.008    |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | -0.800    | -4.008    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_in[5]                        |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -4.008    |
| wdata_in[5]                        |           |           | 0.001     | 5.708     | 2.574     | -0.799    | -4.007    |
| io_r_wdata_in_5_                   | PADIO->DOUT| I1025_NS  | 1.056     | 0.161     |           | 0.256     | -2.951    |
| io_r_wdata_in_5__net               |           |           | 0.000     | 0.161     | 0.001     | 0.256     | -2.951    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 3.308     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 3.308     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 3 VIOLATED Setup Check
Beginpoint: wdata_in[1]
triggered with leading edge of wclk2x
Endpoint: wdata_reg_1_/D
checked with leading edge of wclk2x
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.075
+ Phase Shift                        0.900
- Uncertainty                        0.090
= Required Time                      0.835
- Arrival Time                       0.256
= Slack Time                        -3.208
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | -0.800    | -4.008    |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | -0.800    | -4.008    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_in[1]                        |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -4.008    |
| wdata_in[1]                        |           |           | 0.001     | 5.708     | 2.574     | -0.799    | -4.007    |
| io_r_wdata_in_1_                   | PADIO->DOUT| I1025_NS  | 1.056     | 0.161     |           | 0.256     | -2.951    |
| io_r_wdata_in_1__net               |           |           | 0.000     | 0.161     | 0.002     | 0.256     | -2.951    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 3.308     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 3.308     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 4 VIOLATED Setup Check
Beginpoint: wdata_in[3]
triggered with leading edge of wclk2x
Endpoint: wdata_reg_3_/D
checked with leading edge of wclk2x
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.075
+ Phase Shift                        0.900
- Uncertainty                        0.090
= Required Time                      0.835
- Arrival Time                       0.256
= Slack Time                        -3.208
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | -0.800    | -4.008    |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | -0.800    | -4.008    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_in[3]                        |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -4.008    |
| wdata_in[3]                        |           |           | 0.001     | 5.708     | 2.574     | -0.799    | -4.007    |
| io_r_wdata_in_3_                   | PADIO->DOUT| I1025_NS  | 1.056     | 0.161     |           | 0.256     | -2.951    |
| io_r_wdata_in_3__net               |           |           | 0.000     | 0.161     | 0.001     | 0.256     | -2.951    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 3.308     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 3.308     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 5 VIOLATED Setup Check
Beginpoint: wdata_in[7]
triggered with leading edge of wclk2x
Endpoint: wdata_reg_7_/D
checked with leading edge of wclk2x
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.075
+ Phase Shift                        0.900
- Uncertainty                        0.090
= Required Time                      0.835
- Arrival Time                       0.256
= Slack Time                        -3.208
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | -0.800    | -4.008    |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | -0.800    | -4.008    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_in[7]                        |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -4.008    |
| wdata_in[7]                        |           |           | 0.001     | 5.708     | 2.574     | -0.799    | -4.007    |
| io_r_wdata_in_7_                   | PADIO->DOUT| I1025_NS  | 1.056     | 0.161     |           | 0.256     | -2.951    |
| io_r_wdata_in_7__net               |           |           | 0.000     | 0.161     | 0.002     | 0.256     | -2.951    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 3.308     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 3.308     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 6 VIOLATED Setup Check
Beginpoint: wdata_in[4]
triggered with leading edge of wclk2x
Endpoint: wdata_reg_4_/D
checked with leading edge of wclk2x
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.075
+ Phase Shift                        0.900
- Uncertainty                        0.090
= Required Time                      0.835
- Arrival Time                       0.256
= Slack Time                        -3.208
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | -0.800    | -4.008    |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | -0.800    | -4.008    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_in[4]                        |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -4.008    |
| wdata_in[4]                        |           |           | 0.001     | 5.708     | 2.574     | -0.799    | -4.007    |
| io_r_wdata_in_4_                   | PADIO->DOUT| I1025_NS  | 1.056     | 0.161     |           | 0.256     | -2.951    |
| io_r_wdata_in_4__net               |           |           | 0.000     | 0.161     | 0.001     | 0.256     | -2.951    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 3.308     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 3.308     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 7 VIOLATED Setup Check
Beginpoint: wdata_in[6]
triggered with leading edge of wclk2x
Endpoint: wdata_reg_6_/D
checked with leading edge of wclk2x
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.075
+ Phase Shift                        0.900
- Uncertainty                        0.090
= Required Time                      0.835
- Arrival Time                       0.256
= Slack Time                        -3.208
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | -0.800    | -4.008    |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | -0.800    | -4.008    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_in[6]                        |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -4.008    |
| wdata_in[6]                        |           |           | 0.001     | 5.708     | 2.574     | -0.799    | -4.007    |
| io_r_wdata_in_6_                   | PADIO->DOUT| I1025_NS  | 1.056     | 0.161     |           | 0.256     | -2.951    |
| io_r_wdata_in_6__net               |           |           | 0.000     | 0.161     | 0.002     | 0.256     | -2.951    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 3.308     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 3.308     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 8 VIOLATED Setup Check
Beginpoint: wdata_in[0]
triggered with leading edge of wclk2x
Endpoint: wdata_reg_0_/D
checked with leading edge of wclk2x
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.075
+ Phase Shift                        0.900
- Uncertainty                        0.090
= Required Time                      0.835
- Arrival Time                       0.256
= Slack Time                        -3.207
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | -0.800    | -4.007    |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | -0.800    | -4.007    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_in[0]                        |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -4.007    |
| wdata_in[0]                        |           |           | 0.001     | 5.708     | 2.574     | -0.799    | -4.007    |
| io_r_wdata_in_0_                   | PADIO->DOUT| I1025_NS  | 1.056     | 0.161     |           | 0.256     | -2.951    |
| io_r_wdata_in_0__net               |           |           | 0.000     | 0.161     | 0.002     | 0.256     | -2.951    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 3.307     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 3.307     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 9 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wptr_reg_4_/SI
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.133
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.607
- Arrival Time                       0.531
= Slack Time                        -2.719
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.519    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.519    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.519    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.508    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.447    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.447    |
| wptr_full/g3403                    | A->Y      | INVX4_RVT | 0.052     | 0.074     |           | 0.324     | -2.395    |
| wptr_full/n_84                     |           |           | 0.000     | 0.074     | 0.008     | 0.324     | -2.395    |
| wptr_full/g3382__6131              | A2->Y     | OR2X1_RVT | 0.066     | 0.029     |           | 0.391     | -2.328    |
| wptr_full/n_96                     |           |           | 0.000     | 0.029     | 0.001     | 0.391     | -2.328    |
| wptr_full/g3417__4319              | B0->SO    | HADDX1_RVT| 0.111     | 0.043     |           | 0.501     | -2.218    |
| wptr_full/wbinnext_4_              |           |           | 0.000     | 0.043     | 0.004     | 0.502     | -2.217    |
| wptr_full/g3366                    | A->Y      | INVX1_RVT | 0.029     | 0.028     |           | 0.531     | -2.188    |
| wptr_full/n_106                    |           |           | 0.000     | 0.028     | 0.002     | 0.531     | -2.188    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.819     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.819     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 10 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wptr_reg_3_/D
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.131
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.609
- Arrival Time                       0.531
= Slack Time                        -2.717
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.517    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.517    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.517    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.506    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.445    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.445    |
| wptr_full/g3403                    | A->Y      | INVX4_RVT | 0.052     | 0.074     |           | 0.324     | -2.393    |
| wptr_full/n_84                     |           |           | 0.000     | 0.074     | 0.008     | 0.324     | -2.393    |
| wptr_full/g3382__6131              | A2->Y     | OR2X1_RVT | 0.066     | 0.029     |           | 0.391     | -2.326    |
| wptr_full/n_96                     |           |           | 0.000     | 0.029     | 0.001     | 0.391     | -2.326    |
| wptr_full/g3417__4319              | B0->SO    | HADDX1_RVT| 0.111     | 0.043     |           | 0.501     | -2.216    |
| wptr_full/wbinnext_4_              |           |           | 0.000     | 0.043     | 0.004     | 0.502     | -2.215    |
| wptr_full/g3366                    | A->Y      | INVX1_RVT | 0.029     | 0.028     |           | 0.531     | -2.186    |
| wptr_full/n_106                    |           |           | 0.000     | 0.028     | 0.002     | 0.531     | -2.186    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.817     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.817     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 11 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wptr_reg_5_/SI
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.132
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.608
- Arrival Time                       0.525
= Slack Time                        -2.712
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.512    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.512    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.512    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.501    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.440    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.440    |
| wptr_full/g3403                    | A->Y      | INVX4_RVT | 0.052     | 0.074     |           | 0.324     | -2.388    |
| wptr_full/n_84                     |           |           | 0.000     | 0.074     | 0.008     | 0.324     | -2.387    |
| wptr_full/g3365__8428              | A2->Y     | OR2X1_RVT | 0.069     | 0.031     |           | 0.393     | -2.319    |
| wptr_full/n_107                    |           |           | 0.000     | 0.031     | 0.002     | 0.393     | -2.319    |
| wptr_full/g3356__4319              | A1->Y     | XOR2X2_RVT| 0.103     | 0.039     |           | 0.496     | -2.216    |
| wptr_full/wbinnext_6_              |           |           | 0.001     | 0.039     | 0.003     | 0.496     | -2.216    |
| wptr_full/g3355                    | A->Y      | INVX1_RVT | 0.028     | 0.026     |           | 0.525     | -2.187    |
| wptr_full/n_110                    |           |           | 0.000     | 0.026     | 0.002     | 0.525     | -2.187    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.812     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.812     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 12 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wptr_reg_6_/SI
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.132
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.608
- Arrival Time                       0.525
= Slack Time                        -2.712
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.512    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.512    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.512    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.501    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.440    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.440    |
| wptr_full/g3403                    | A->Y      | INVX4_RVT | 0.052     | 0.074     |           | 0.324     | -2.388    |
| wptr_full/n_84                     |           |           | 0.000     | 0.074     | 0.008     | 0.324     | -2.387    |
| wptr_full/g3365__8428              | A2->Y     | OR2X1_RVT | 0.069     | 0.031     |           | 0.393     | -2.319    |
| wptr_full/n_107                    |           |           | 0.000     | 0.031     | 0.002     | 0.393     | -2.319    |
| wptr_full/g3356__4319              | A1->Y     | XOR2X2_RVT| 0.103     | 0.039     |           | 0.496     | -2.216    |
| wptr_full/wbinnext_6_              |           |           | 0.001     | 0.039     | 0.003     | 0.496     | -2.216    |
| wptr_full/g3355                    | A->Y      | INVX1_RVT | 0.028     | 0.026     |           | 0.525     | -2.187    |
| wptr_full/n_110                    |           |           | 0.000     | 0.026     | 0.002     | 0.525     | -2.187    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.812     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.812     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 13 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wptr_reg_0_/SI
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.132
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.608
- Arrival Time                       0.513
= Slack Time                        -2.699
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.499    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.499    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.499    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.488    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.427    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.427    |
| wptr_full/g3403                    | A->Y      | INVX4_RVT | 0.052     | 0.074     |           | 0.324     | -2.375    |
| wptr_full/n_84                     |           |           | 0.000     | 0.074     | 0.008     | 0.324     | -2.375    |
| wptr_full/g3390__6161              | A2->Y     | OR2X1_RVT | 0.071     | 0.034     |           | 0.396     | -2.304    |
| wptr_full/n_91                     |           |           | 0.000     | 0.034     | 0.003     | 0.396     | -2.304    |
| wptr_full/g3415__6260              | A1->Y     | XNOR2X2_RVT| 0.089     | 0.036     |           | 0.485     | -2.214    |
| wptr_full/wbinnext_1_              |           |           | 0.000     | 0.036     | 0.004     | 0.485     | -2.214    |
| wptr_full/g3381                    | A->Y      | INVX1_RVT | 0.028     | 0.025     |           | 0.513     | -2.187    |
| wptr_full/n_97                     |           |           | 0.000     | 0.025     | 0.002     | 0.513     | -2.187    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.799     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.799     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 14 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wptr_reg_1_/SI
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.132
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.608
- Arrival Time                       0.513
= Slack Time                        -2.699
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.499    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.499    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.499    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.488    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.427    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.427    |
| wptr_full/g3403                    | A->Y      | INVX4_RVT | 0.052     | 0.074     |           | 0.324     | -2.375    |
| wptr_full/n_84                     |           |           | 0.000     | 0.074     | 0.008     | 0.324     | -2.375    |
| wptr_full/g3390__6161              | A2->Y     | OR2X1_RVT | 0.071     | 0.034     |           | 0.396     | -2.304    |
| wptr_full/n_91                     |           |           | 0.000     | 0.034     | 0.003     | 0.396     | -2.304    |
| wptr_full/g3415__6260              | A1->Y     | XNOR2X2_RVT| 0.089     | 0.036     |           | 0.485     | -2.214    |
| wptr_full/wbinnext_1_              |           |           | 0.000     | 0.036     | 0.004     | 0.485     | -2.214    |
| wptr_full/g3381                    | A->Y      | INVX1_RVT | 0.028     | 0.025     |           | 0.513     | -2.187    |
| wptr_full/n_97                     |           |           | 0.000     | 0.025     | 0.002     | 0.513     | -2.187    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.799     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.799     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 15 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wptr_reg_2_/SI
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.134
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.606
- Arrival Time                       0.508
= Slack Time                        -2.697
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.497    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.497    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.497    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.487    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.425    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.425    |
| wptr_full/g3383__1881              | A1->Y     | NAND3X0_RVT| 0.082     | 0.086     |           | 0.354     | -2.344    |
| wptr_full/n_95                     |           |           | 0.000     | 0.086     | 0.001     | 0.354     | -2.344    |
| wptr_full/g3419__8428              | B0->SO    | HADDX1_RVT| 0.121     | 0.046     |           | 0.474     | -2.223    |
| wptr_full/wbinnext_3_              |           |           | 0.000     | 0.046     | 0.003     | 0.475     | -2.223    |
| wptr_full/g3367                    | A->Y      | INVX1_RVT | 0.034     | 0.032     |           | 0.508     | -2.189    |
| wptr_full/n_105                    |           |           | 0.000     | 0.032     | 0.002     | 0.508     | -2.189    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.797     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.797     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 16 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wptr_reg_3_/SE
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.133
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.607
- Arrival Time                       0.508
= Slack Time                        -2.696
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.496    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.496    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.496    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.485    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.424    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.424    |
| wptr_full/g3383__1881              | A1->Y     | NAND3X0_RVT| 0.082     | 0.086     |           | 0.354     | -2.342    |
| wptr_full/n_95                     |           |           | 0.000     | 0.086     | 0.001     | 0.354     | -2.342    |
| wptr_full/g3419__8428              | B0->SO    | HADDX1_RVT| 0.121     | 0.046     |           | 0.474     | -2.221    |
| wptr_full/wbinnext_3_              |           |           | 0.000     | 0.046     | 0.003     | 0.475     | -2.221    |
| wptr_full/g3367                    | A->Y      | INVX1_RVT | 0.034     | 0.032     |           | 0.508     | -2.187    |
| wptr_full/n_105                    |           |           | 0.000     | 0.032     | 0.002     | 0.508     | -2.187    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.796     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.796     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 17 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wptr_reg_9_/SI
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.133
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.607
- Arrival Time                       0.496
= Slack Time                        -2.684
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.484    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.484    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.484    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.473    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.412    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.412    |
| wptr_full/g3375__1705              | A1->Y     | NAND3X0_RVT| 0.095     | 0.095     |           | 0.367     | -2.317    |
| wptr_full/n_100                    |           |           | 0.000     | 0.095     | 0.002     | 0.367     | -2.317    |
| wptr_full/g2__5477                 | A1->Y     | XNOR2X2_RVT| 0.100     | 0.047     |           | 0.467     | -2.217    |
| wptr_full/wbinnext_9_              |           |           | 0.000     | 0.047     | 0.004     | 0.467     | -2.217    |
| wptr_full/plcgopbuf_st             | A->Y      | INVX0_RVT | 0.029     | 0.028     |           | 0.496     | -2.188    |
| wptr_full/n_138                    |           |           | 0.000     | 0.028     | 0.001     | 0.496     | -2.188    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.784     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.784     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 18 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wptr_reg_1_/D
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.135
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.605
- Arrival Time                       0.494
= Slack Time                        -2.684
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.484    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.484    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.484    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.473    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.412    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.412    |
| wptr_full/g3403                    | A->Y      | INVX4_RVT | 0.052     | 0.074     |           | 0.324     | -2.360    |
| wptr_full/n_84                     |           |           | 0.000     | 0.074     | 0.008     | 0.324     | -2.360    |
| wptr_full/g3390__6161              | A2->Y     | OR2X1_RVT | 0.071     | 0.034     |           | 0.396     | -2.288    |
| wptr_full/n_91                     |           |           | 0.000     | 0.034     | 0.003     | 0.396     | -2.288    |
| wptr_full/g3415__6260              | A1->Y     | XNOR2X2_RVT| 0.098     | 0.039     |           | 0.494     | -2.190    |
| wptr_full/wbinnext_1_              |           |           | 0.001     | 0.039     | 0.004     | 0.494     | -2.189    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.784     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.784     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 19 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wptr_reg_0_/D
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.135
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.605
- Arrival Time                       0.494
= Slack Time                        -2.684
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.484    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.484    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.484    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.473    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.412    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.412    |
| wptr_full/g3403                    | A->Y      | INVX4_RVT | 0.052     | 0.074     |           | 0.324     | -2.360    |
| wptr_full/n_84                     |           |           | 0.000     | 0.074     | 0.008     | 0.324     | -2.359    |
| wptr_full/g3390__6161              | A2->Y     | OR2X1_RVT | 0.071     | 0.034     |           | 0.396     | -2.288    |
| wptr_full/n_91                     |           |           | 0.000     | 0.034     | 0.003     | 0.396     | -2.288    |
| wptr_full/g3415__6260              | A1->Y     | XNOR2X2_RVT| 0.098     | 0.039     |           | 0.494     | -2.190    |
| wptr_full/wbinnext_1_              |           |           | 0.000     | 0.039     | 0.004     | 0.494     | -2.189    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.784     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.784     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 20 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wptr_reg_8_/D
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.135
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.605
- Arrival Time                       0.488
= Slack Time                        -2.678
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.478    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.478    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.478    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.467    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.406    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.406    |
| wptr_full/g3371__6783              | A1->Y     | AND2X1_RVT| 0.098     | 0.042     |           | 0.370     | -2.308    |
| wptr_full/n_103                    |           |           | 0.000     | 0.042     | 0.001     | 0.370     | -2.308    |
| wptr_full/g3423__6783              | B0->SO    | HADDX1_RVT| 0.117     | 0.042     |           | 0.487     | -2.191    |
| wptr_full/wbinnext_8_              |           |           | 0.001     | 0.042     | 0.004     | 0.488     | -2.190    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.778     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.778     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 21 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wptr_reg_7_/D
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.135
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.605
- Arrival Time                       0.488
= Slack Time                        -2.678
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.478    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.478    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.478    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.467    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.405    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.405    |
| wptr_full/g3371__6783              | A1->Y     | AND2X1_RVT| 0.098     | 0.042     |           | 0.370     | -2.308    |
| wptr_full/n_103                    |           |           | 0.000     | 0.042     | 0.001     | 0.370     | -2.308    |
| wptr_full/g3423__6783              | B0->SO    | HADDX1_RVT| 0.117     | 0.042     |           | 0.487     | -2.191    |
| wptr_full/wbinnext_8_              |           |           | 0.000     | 0.042     | 0.004     | 0.488     | -2.190    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.778     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.778     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 22 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wptr_reg_7_/SI
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.133
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.607
- Arrival Time                       0.489
= Slack Time                        -2.677
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.477    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.477    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.477    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.466    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.405    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.405    |
| wptr_full/g3371__6783              | A1->Y     | AND2X1_RVT| 0.098     | 0.042     |           | 0.370     | -2.307    |
| wptr_full/n_103                    |           |           | 0.000     | 0.042     | 0.001     | 0.370     | -2.307    |
| wptr_full/g3423__6783              | B0->SO    | HADDX1_RVT| 0.089     | 0.045     |           | 0.459     | -2.218    |
| wptr_full/wbinnext_8_              |           |           | 0.001     | 0.045     | 0.004     | 0.459     | -2.218    |
| wptr_full/g3360                    | A->Y      | INVX1_RVT | 0.030     | 0.029     |           | 0.489     | -2.188    |
| wptr_full/n_109                    |           |           | 0.000     | 0.029     | 0.002     | 0.489     | -2.188    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.777     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.777     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 23 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wptr_reg_8_/SI
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.133
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.607
- Arrival Time                       0.489
= Slack Time                        -2.677
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.477    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.477    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.477    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.466    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.405    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.405    |
| wptr_full/g3371__6783              | A1->Y     | AND2X1_RVT| 0.098     | 0.042     |           | 0.370     | -2.307    |
| wptr_full/n_103                    |           |           | 0.000     | 0.042     | 0.001     | 0.370     | -2.307    |
| wptr_full/g3423__6783              | B0->SO    | HADDX1_RVT| 0.089     | 0.045     |           | 0.459     | -2.218    |
| wptr_full/wbinnext_8_              |           |           | 0.001     | 0.045     | 0.004     | 0.459     | -2.218    |
| wptr_full/g3360                    | A->Y      | INVX1_RVT | 0.030     | 0.029     |           | 0.489     | -2.188    |
| wptr_full/n_109                    |           |           | 0.000     | 0.029     | 0.002     | 0.489     | -2.188    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.777     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.777     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 24 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wptr_reg_8_/SE
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.137
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.603
- Arrival Time                       0.481
= Slack Time                        -2.672
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.472    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.472    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.473    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.462    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.400    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.400    |
| wptr_full/g3375__1705              | A1->Y     | NAND3X0_RVT| 0.095     | 0.095     |           | 0.367     | -2.305    |
| wptr_full/n_100                    |           |           | 0.000     | 0.095     | 0.002     | 0.367     | -2.305    |
| wptr_full/g2__5477                 | A1->Y     | XNOR2X2_RVT| 0.113     | 0.044     |           | 0.481     | -2.192    |
| wptr_full/wbinnext_9_              |           |           | 0.000     | 0.044     | 0.004     | 0.481     | -2.192    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.772     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.772     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 25 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wptr_reg_9_/D
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.136
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.604
- Arrival Time                       0.481
= Slack Time                        -2.672
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.472    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.472    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.472    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.461    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.400    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.400    |
| wptr_full/g3375__1705              | A1->Y     | NAND3X0_RVT| 0.095     | 0.095     |           | 0.367     | -2.305    |
| wptr_full/n_100                    |           |           | 0.000     | 0.095     | 0.002     | 0.367     | -2.304    |
| wptr_full/g2__5477                 | A1->Y     | XNOR2X2_RVT| 0.113     | 0.044     |           | 0.481     | -2.191    |
| wptr_full/wbinnext_9_              |           |           | 0.000     | 0.044     | 0.004     | 0.481     | -2.191    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.772     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.772     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 26 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wptr_reg_9_/SE
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.135
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.605
- Arrival Time                       0.475
= Slack Time                        -2.665
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.465    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.465    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.465    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.454    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.393    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.393    |
| wptr_full/g3374__2802              | A1->Y     | NAND3X0_RVT| 0.095     | 0.095     |           | 0.367     | -2.298    |
| wptr_full/n_101                    |           |           | 0.000     | 0.095     | 0.002     | 0.367     | -2.298    |
| wptr_full/g3413__2398              | A1->Y     | XNOR2X2_RVT| 0.107     | 0.040     |           | 0.475     | -2.190    |
| wptr_full/wbinnext_10_             |           |           | 0.000     | 0.040     | 0.002     | 0.475     | -2.190    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.765     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.765     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 27 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wptr_reg_1_/SE
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.100
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.640
- Arrival Time                       0.501
= Slack Time                        -2.656
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.456    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.456    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.456    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.445    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.384    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.384    |
| wptr_full/g3403                    | A->Y      | INVX4_RVT | 0.052     | 0.074     |           | 0.324     | -2.332    |
| wptr_full/n_84                     |           |           | 0.000     | 0.074     | 0.008     | 0.324     | -2.332    |
| wptr_full/g3385__5115              | A2->Y     | OR2X1_RVT | 0.066     | 0.029     |           | 0.391     | -2.265    |
| wptr_full/n_94                     |           |           | 0.000     | 0.029     | 0.002     | 0.391     | -2.265    |
| wptr_full/g3425__3680              | B0->SO    | HADDX1_RVT| 0.111     | 0.043     |           | 0.501     | -2.155    |
| wptr_full/wbinnext_2_              |           |           | 0.000     | 0.043     | 0.003     | 0.501     | -2.155    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.756     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.756     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 28 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wptr_reg_2_/SE
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.100
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.640
- Arrival Time                       0.501
= Slack Time                        -2.656
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.456    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.456    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.456    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.445    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.384    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.384    |
| wptr_full/g3403                    | A->Y      | INVX4_RVT | 0.052     | 0.074     |           | 0.324     | -2.332    |
| wptr_full/n_84                     |           |           | 0.000     | 0.074     | 0.008     | 0.324     | -2.332    |
| wptr_full/g3385__5115              | A2->Y     | OR2X1_RVT | 0.066     | 0.029     |           | 0.391     | -2.265    |
| wptr_full/n_94                     |           |           | 0.000     | 0.029     | 0.002     | 0.391     | -2.265    |
| wptr_full/g3425__3680              | B0->SO    | HADDX1_RVT| 0.111     | 0.043     |           | 0.501     | -2.155    |
| wptr_full/wbinnext_2_              |           |           | 0.000     | 0.043     | 0.003     | 0.501     | -2.155    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.756     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.756     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 29 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wptr_reg_4_/SE
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.100
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.640
- Arrival Time                       0.501
= Slack Time                        -2.656
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.456    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.456    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.456    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.445    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.384    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.384    |
| wptr_full/g3403                    | A->Y      | INVX4_RVT | 0.052     | 0.074     |           | 0.324     | -2.332    |
| wptr_full/n_84                     |           |           | 0.000     | 0.074     | 0.008     | 0.324     | -2.332    |
| wptr_full/g3370__5526              | A2->Y     | OR2X1_RVT | 0.066     | 0.029     |           | 0.391     | -2.265    |
| wptr_full/n_104                    |           |           | 0.000     | 0.029     | 0.001     | 0.391     | -2.265    |
| wptr_full/g3421__5526              | B0->SO    | HADDX1_RVT| 0.111     | 0.043     |           | 0.501     | -2.155    |
| wptr_full/wbinnext_5_              |           |           | 0.000     | 0.043     | 0.004     | 0.501     | -2.155    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.756     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.756     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 30 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wptr_reg_5_/SE
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.100
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.640
- Arrival Time                       0.501
= Slack Time                        -2.656
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.456    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.456    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.456    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.445    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.384    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.384    |
| wptr_full/g3403                    | A->Y      | INVX4_RVT | 0.052     | 0.074     |           | 0.324     | -2.332    |
| wptr_full/n_84                     |           |           | 0.000     | 0.074     | 0.008     | 0.324     | -2.332    |
| wptr_full/g3370__5526              | A2->Y     | OR2X1_RVT | 0.066     | 0.029     |           | 0.391     | -2.265    |
| wptr_full/n_104                    |           |           | 0.000     | 0.029     | 0.001     | 0.391     | -2.265    |
| wptr_full/g3421__5526              | B0->SO    | HADDX1_RVT| 0.111     | 0.043     |           | 0.501     | -2.155    |
| wptr_full/wbinnext_5_              |           |           | 0.000     | 0.043     | 0.004     | 0.501     | -2.155    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.756     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.756     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 31 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wptr_reg_3_/SI
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.099
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.641
- Arrival Time                       0.502
= Slack Time                        -2.656
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.456    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.456    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.456    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.445    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.384    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.384    |
| wptr_full/g3403                    | A->Y      | INVX4_RVT | 0.052     | 0.074     |           | 0.324     | -2.332    |
| wptr_full/n_84                     |           |           | 0.000     | 0.074     | 0.008     | 0.324     | -2.332    |
| wptr_full/g3382__6131              | A2->Y     | OR2X1_RVT | 0.066     | 0.029     |           | 0.391     | -2.265    |
| wptr_full/n_96                     |           |           | 0.000     | 0.029     | 0.001     | 0.391     | -2.265    |
| wptr_full/g3417__4319              | B0->SO    | HADDX1_RVT| 0.111     | 0.043     |           | 0.501     | -2.154    |
| wptr_full/wbinnext_4_              |           |           | 0.000     | 0.043     | 0.004     | 0.502     | -2.154    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.756     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.756     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 32 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wptr_reg_4_/D
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.097
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.643
- Arrival Time                       0.502
= Slack Time                        -2.654
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.454    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.454    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.454    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.443    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.382    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.382    |
| wptr_full/g3403                    | A->Y      | INVX4_RVT | 0.052     | 0.074     |           | 0.324     | -2.330    |
| wptr_full/n_84                     |           |           | 0.000     | 0.074     | 0.008     | 0.324     | -2.330    |
| wptr_full/g3382__6131              | A2->Y     | OR2X1_RVT | 0.066     | 0.029     |           | 0.391     | -2.263    |
| wptr_full/n_96                     |           |           | 0.000     | 0.029     | 0.001     | 0.391     | -2.263    |
| wptr_full/g3417__4319              | B0->SO    | HADDX1_RVT| 0.111     | 0.043     |           | 0.501     | -2.152    |
| wptr_full/wbinnext_4_              |           |           | 0.000     | 0.043     | 0.004     | 0.502     | -2.152    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.754     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.754     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 33 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wptr_reg_6_/D
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.134
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.606
- Arrival Time                       0.461
= Slack Time                        -2.650
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.450    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.450    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.450    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.440    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.378    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.378    |
| wptr_full/g3403                    | A->Y      | INVX4_RVT | 0.052     | 0.074     |           | 0.324     | -2.326    |
| wptr_full/n_84                     |           |           | 0.000     | 0.074     | 0.008     | 0.324     | -2.326    |
| wptr_full/g3365__8428              | A2->Y     | OR2X1_RVT | 0.069     | 0.031     |           | 0.393     | -2.258    |
| wptr_full/n_107                    |           |           | 0.000     | 0.031     | 0.002     | 0.393     | -2.258    |
| wptr_full/g3356__4319              | A1->Y     | XOR2X2_RVT| 0.068     | 0.038     |           | 0.461     | -2.190    |
| wptr_full/wbinnext_6_              |           |           | 0.001     | 0.038     | 0.003     | 0.461     | -2.189    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.750     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.750     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 34 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wptr_reg_5_/D
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.134
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.606
- Arrival Time                       0.461
= Slack Time                        -2.650
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.450    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.450    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.450    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.439    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.378    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.378    |
| wptr_full/g3403                    | A->Y      | INVX4_RVT | 0.052     | 0.074     |           | 0.324     | -2.326    |
| wptr_full/n_84                     |           |           | 0.000     | 0.074     | 0.008     | 0.324     | -2.326    |
| wptr_full/g3365__8428              | A2->Y     | OR2X1_RVT | 0.069     | 0.031     |           | 0.393     | -2.257    |
| wptr_full/n_107                    |           |           | 0.000     | 0.031     | 0.002     | 0.393     | -2.257    |
| wptr_full/g3356__4319              | A1->Y     | XOR2X2_RVT| 0.068     | 0.038     |           | 0.461     | -2.189    |
| wptr_full/wbinnext_6_              |           |           | 0.000     | 0.038     | 0.003     | 0.461     | -2.189    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.750     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.750     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 35 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wptr_reg_0_/SE
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.097
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.643
- Arrival Time                       0.495
= Slack Time                        -2.646
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.446    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.446    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.446    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.435    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.374    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.374    |
| wptr_full/g3403                    | A->Y      | INVX4_RVT | 0.052     | 0.074     |           | 0.324     | -2.322    |
| wptr_full/n_84                     |           |           | 0.000     | 0.074     | 0.008     | 0.324     | -2.322    |
| wptr_full/g3397__2346              | A2->Y     | OR2X1_RVT | 0.066     | 0.029     |           | 0.390     | -2.255    |
| wptr_full/n_88                     |           |           | 0.000     | 0.029     | 0.002     | 0.390     | -2.255    |
| wptr_full/g3427__1617              | B0->SO    | HADDX1_RVT| 0.104     | 0.036     |           | 0.495     | -2.151    |
| wptr_full/wbinnext_0_              |           |           | 0.000     | 0.036     | 0.002     | 0.495     | -2.151    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.746     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.746     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 36 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wptr_reg_7_/SE
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.140
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.600
- Arrival Time                       0.449
= Slack Time                        -2.644
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.444    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.444    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.444    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.433    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.372    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.372    |
| wptr_full/g3403                    | A->Y      | INVX4_RVT | 0.052     | 0.074     |           | 0.324     | -2.320    |
| wptr_full/n_84                     |           |           | 0.001     | 0.074     | 0.008     | 0.325     | -2.319    |
| wptr_full/g76                      | A1->Y     | AO221X1_RVT| 0.124     | 0.053     |           | 0.449     | -2.195    |
| wptr_full/n_236                    |           |           | 0.000     | 0.053     | 0.004     | 0.449     | -2.195    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.744     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.744     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 37 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wptr_reg_6_/SE
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.140
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.600
- Arrival Time                       0.449
= Slack Time                        -2.644
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.444    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.444    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.444    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.433    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.372    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.372    |
| wptr_full/g3403                    | A->Y      | INVX4_RVT | 0.052     | 0.074     |           | 0.324     | -2.320    |
| wptr_full/n_84                     |           |           | 0.001     | 0.074     | 0.008     | 0.325     | -2.319    |
| wptr_full/g76                      | A1->Y     | AO221X1_RVT| 0.124     | 0.053     |           | 0.449     | -2.195    |
| wptr_full/n_236                    |           |           | 0.000     | 0.053     | 0.004     | 0.449     | -2.195    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.744     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.744     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 38 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wptr_reg_2_/D
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.099
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.641
- Arrival Time                       0.475
= Slack Time                        -2.628
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.428    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.428    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.428    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.417    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.356    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.356    |
| wptr_full/g3383__1881              | A1->Y     | NAND3X0_RVT| 0.082     | 0.086     |           | 0.354     | -2.275    |
| wptr_full/n_95                     |           |           | 0.000     | 0.086     | 0.001     | 0.354     | -2.275    |
| wptr_full/g3419__8428              | B0->SO    | HADDX1_RVT| 0.121     | 0.046     |           | 0.474     | -2.154    |
| wptr_full/wbinnext_3_              |           |           | 0.000     | 0.046     | 0.003     | 0.475     | -2.153    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.728     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.728     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 39 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wbin_reg_1_/D
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.065
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.675
- Arrival Time                       0.494
= Slack Time                        -2.614
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.414    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.414    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.414    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.403    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.342    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.342    |
| wptr_full/g3403                    | A->Y      | INVX4_RVT | 0.052     | 0.074     |           | 0.324     | -2.290    |
| wptr_full/n_84                     |           |           | 0.000     | 0.074     | 0.008     | 0.324     | -2.290    |
| wptr_full/g3390__6161              | A2->Y     | OR2X1_RVT | 0.071     | 0.034     |           | 0.396     | -2.218    |
| wptr_full/n_91                     |           |           | 0.000     | 0.034     | 0.003     | 0.396     | -2.218    |
| wptr_full/g3415__6260              | A1->Y     | XNOR2X2_RVT| 0.098     | 0.039     |           | 0.494     | -2.120    |
| wptr_full/wbinnext_1_              |           |           | 0.000     | 0.039     | 0.004     | 0.494     | -2.120    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.714     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.714     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 40 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wbin_reg_8_/D
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.066
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.674
- Arrival Time                       0.488
= Slack Time                        -2.608
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.408    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.408    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.408    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.397    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.336    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.336    |
| wptr_full/g3371__6783              | A1->Y     | AND2X1_RVT| 0.098     | 0.042     |           | 0.370     | -2.238    |
| wptr_full/n_103                    |           |           | 0.000     | 0.042     | 0.001     | 0.370     | -2.238    |
| wptr_full/g3423__6783              | B0->SO    | HADDX1_RVT| 0.117     | 0.042     |           | 0.487     | -2.121    |
| wptr_full/wbinnext_8_              |           |           | 0.001     | 0.042     | 0.004     | 0.488     | -2.120    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.708     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.708     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 41 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rptr_reg_9_/SI
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.133
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.687
- Arrival Time                       0.505
= Slack Time                        -2.604
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.404    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.404    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.404    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.404    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.341    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.341    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.306    |
| rptr_empty/n_255                   |           |           | 0.002     | 0.065     | 0.016     | 0.300     | -2.304    |
| rptr_empty/g2873__5107             | A2->Y     | OR2X1_RVT | 0.065     | 0.028     |           | 0.365     | -2.239    |
| rptr_empty/n_97                    |           |           | 0.000     | 0.028     | 0.002     | 0.365     | -2.239    |
| rptr_empty/g2930__5107             | B0->SO    | HADDX1_RVT| 0.111     | 0.043     |           | 0.475     | -2.128    |
| rptr_empty/rbinnext_9_             |           |           | 0.000     | 0.043     | 0.004     | 0.476     | -2.128    |
| rptr_empty/g2859                   | A->Y      | INVX1_RVT | 0.030     | 0.028     |           | 0.505     | -2.099    |
| rptr_empty/n_104                   |           |           | 0.000     | 0.028     | 0.002     | 0.505     | -2.099    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.704     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.704     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 42 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rptr_reg_5_/SI
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.133
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.687
- Arrival Time                       0.504
= Slack Time                        -2.603
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.403    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.403    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.403    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.403    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.340    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.340    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.305    |
| rptr_empty/n_255                   |           |           | 0.002     | 0.065     | 0.016     | 0.299     | -2.304    |
| rptr_empty/g2869__6417             | A2->Y     | OR2X1_RVT | 0.065     | 0.028     |           | 0.364     | -2.239    |
| rptr_empty/n_100                   |           |           | 0.000     | 0.028     | 0.001     | 0.364     | -2.239    |
| rptr_empty/g2942__3680             | B0->SO    | HADDX1_RVT| 0.111     | 0.043     |           | 0.475     | -2.128    |
| rptr_empty/rbinnext_6_             |           |           | 0.000     | 0.043     | 0.004     | 0.475     | -2.128    |
| rptr_empty/g2855                   | A->Y      | INVX1_RVT | 0.029     | 0.028     |           | 0.504     | -2.099    |
| rptr_empty/n_106                   |           |           | 0.000     | 0.028     | 0.002     | 0.504     | -2.099    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.703     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.703     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 43 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rptr_reg_6_/SI
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.133
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.687
- Arrival Time                       0.504
= Slack Time                        -2.603
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.403    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.403    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.403    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.403    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.340    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.340    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.305    |
| rptr_empty/n_255                   |           |           | 0.002     | 0.065     | 0.016     | 0.299     | -2.304    |
| rptr_empty/g2869__6417             | A2->Y     | OR2X1_RVT | 0.065     | 0.028     |           | 0.364     | -2.239    |
| rptr_empty/n_100                   |           |           | 0.000     | 0.028     | 0.001     | 0.364     | -2.239    |
| rptr_empty/g2942__3680             | B0->SO    | HADDX1_RVT| 0.111     | 0.043     |           | 0.475     | -2.128    |
| rptr_empty/rbinnext_6_             |           |           | 0.000     | 0.043     | 0.004     | 0.475     | -2.128    |
| rptr_empty/g2855                   | A->Y      | INVX1_RVT | 0.029     | 0.028     |           | 0.504     | -2.099    |
| rptr_empty/n_106                   |           |           | 0.000     | 0.028     | 0.002     | 0.504     | -2.099    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.703     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.703     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 44 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rptr_reg_4_/SI
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.133
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.687
- Arrival Time                       0.504
= Slack Time                        -2.603
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.403    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.403    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.403    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.402    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.339    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.339    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.305    |
| rptr_empty/n_255                   |           |           | 0.001     | 0.065     | 0.016     | 0.299     | -2.304    |
| rptr_empty/g2877__4319             | A2->Y     | OR2X1_RVT | 0.065     | 0.028     |           | 0.364     | -2.239    |
| rptr_empty/n_96                    |           |           | 0.000     | 0.028     | 0.001     | 0.364     | -2.239    |
| rptr_empty/g2940__6783             | B0->SO    | HADDX1_RVT| 0.112     | 0.045     |           | 0.476     | -2.127    |
| rptr_empty/rbinnext_5_             |           |           | 0.000     | 0.045     | 0.004     | 0.476     | -2.127    |
| rptr_empty/plcgopbuf_st4100        | A->Y      | INVX0_RVT | 0.028     | 0.027     |           | 0.504     | -2.098    |
| rptr_empty/n_135                   |           |           | 0.000     | 0.027     | 0.001     | 0.504     | -2.098    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.703     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.703     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 45 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wbin_reg_9_/D
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.066
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.674
- Arrival Time                       0.481
= Slack Time                        -2.602
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.402    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.402    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.402    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.391    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.330    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.330    |
| wptr_full/g3375__1705              | A1->Y     | NAND3X0_RVT| 0.095     | 0.095     |           | 0.367     | -2.235    |
| wptr_full/n_100                    |           |           | 0.000     | 0.095     | 0.002     | 0.367     | -2.235    |
| wptr_full/g2__5477                 | A1->Y     | XNOR2X2_RVT| 0.113     | 0.044     |           | 0.481     | -2.122    |
| wptr_full/wbinnext_9_              |           |           | 0.000     | 0.044     | 0.004     | 0.481     | -2.121    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.702     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.702     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 46 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rptr_reg_8_/D
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.131
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.689
- Arrival Time                       0.505
= Slack Time                        -2.602
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.402    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.402    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.402    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.402    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.339    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.339    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.304    |
| rptr_empty/n_255                   |           |           | 0.002     | 0.065     | 0.016     | 0.300     | -2.302    |
| rptr_empty/g2873__5107             | A2->Y     | OR2X1_RVT | 0.065     | 0.028     |           | 0.365     | -2.237    |
| rptr_empty/n_97                    |           |           | 0.000     | 0.028     | 0.002     | 0.365     | -2.237    |
| rptr_empty/g2930__5107             | B0->SO    | HADDX1_RVT| 0.111     | 0.043     |           | 0.475     | -2.127    |
| rptr_empty/rbinnext_9_             |           |           | 0.000     | 0.043     | 0.004     | 0.476     | -2.126    |
| rptr_empty/g2859                   | A->Y      | INVX1_RVT | 0.030     | 0.028     |           | 0.505     | -2.097    |
| rptr_empty/n_104                   |           |           | 0.000     | 0.028     | 0.002     | 0.505     | -2.097    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.702     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.702     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 47 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rptr_reg_3_/SI
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.133
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.687
- Arrival Time                       0.503
= Slack Time                        -2.602
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.402    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.402    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.402    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.402    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.339    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.339    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.304    |
| rptr_empty/n_255                   |           |           | 0.000     | 0.065     | 0.016     | 0.298     | -2.304    |
| rptr_empty/g2884__1617             | A2->Y     | OR2X1_RVT | 0.065     | 0.028     |           | 0.363     | -2.239    |
| rptr_empty/n_92                    |           |           | 0.000     | 0.028     | 0.001     | 0.363     | -2.239    |
| rptr_empty/g2936__8428             | B0->SO    | HADDX1_RVT| 0.111     | 0.043     |           | 0.473     | -2.128    |
| rptr_empty/rbinnext_3_             |           |           | 0.000     | 0.043     | 0.004     | 0.474     | -2.128    |
| rptr_empty/g2872                   | A->Y      | INVX1_RVT | 0.029     | 0.028     |           | 0.503     | -2.099    |
| rptr_empty/n_98                    |           |           | 0.000     | 0.028     | 0.002     | 0.503     | -2.099    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.702     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.702     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 48 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rptr_reg_2_/SI
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.133
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.687
- Arrival Time                       0.503
= Slack Time                        -2.602
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.402    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.402    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.402    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.402    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.339    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.339    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.304    |
| rptr_empty/n_255                   |           |           | 0.000     | 0.065     | 0.016     | 0.298     | -2.304    |
| rptr_empty/g2884__1617             | A2->Y     | OR2X1_RVT | 0.065     | 0.028     |           | 0.363     | -2.239    |
| rptr_empty/n_92                    |           |           | 0.000     | 0.028     | 0.001     | 0.363     | -2.239    |
| rptr_empty/g2936__8428             | B0->SO    | HADDX1_RVT| 0.111     | 0.043     |           | 0.473     | -2.128    |
| rptr_empty/rbinnext_3_             |           |           | 0.000     | 0.043     | 0.004     | 0.474     | -2.128    |
| rptr_empty/g2872                   | A->Y      | INVX1_RVT | 0.029     | 0.028     |           | 0.503     | -2.099    |
| rptr_empty/n_98                    |           |           | 0.000     | 0.028     | 0.002     | 0.503     | -2.099    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.702     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.702     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 49 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rptr_reg_1_/SI
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.133
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.687
- Arrival Time                       0.503
= Slack Time                        -2.601
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.401    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.401    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.401    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.401    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.338    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.338    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.303    |
| rptr_empty/n_255                   |           |           | 0.000     | 0.065     | 0.016     | 0.298     | -2.303    |
| rptr_empty/g2891__8246             | A2->Y     | OR2X1_RVT | 0.065     | 0.028     |           | 0.363     | -2.238    |
| rptr_empty/n_89                    |           |           | 0.000     | 0.028     | 0.001     | 0.363     | -2.238    |
| rptr_empty/g2926__5477             | B0->SO    | HADDX1_RVT| 0.112     | 0.045     |           | 0.475     | -2.127    |
| rptr_empty/rbinnext_2_             |           |           | 0.000     | 0.045     | 0.004     | 0.475     | -2.127    |
| rptr_empty/fplcgopbuf_st1          | A->Y      | INVX0_RVT | 0.028     | 0.027     |           | 0.503     | -2.098    |
| rptr_empty/n_137                   |           |           | 0.000     | 0.027     | 0.001     | 0.503     | -2.098    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.701     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.701     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 50 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rptr_reg_7_/SE
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.132
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.688
- Arrival Time                       0.501
= Slack Time                        -2.599
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.399    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.399    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.399    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.399    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.336    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.336    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.301    |
| rptr_empty/n_255                   |           |           | 0.003     | 0.065     | 0.016     | 0.300     | -2.299    |
| rptr_empty/g2878__8428             | A2->Y     | OR2X1_RVT | 0.065     | 0.028     |           | 0.365     | -2.234    |
| rptr_empty/n_95                    |           |           | 0.000     | 0.028     | 0.001     | 0.365     | -2.234    |
| rptr_empty/g2934__4319             | B0->SO    | HADDX1_RVT| 0.103     | 0.035     |           | 0.468     | -2.131    |
| rptr_empty/rbinnext_8_             |           |           | 0.000     | 0.035     | 0.002     | 0.468     | -2.130    |
| rptr_empty/g2864                   | A->Y      | INVX1_RVT | 0.033     | 0.030     |           | 0.501     | -2.098    |
| rptr_empty/n_102                   |           |           | 0.000     | 0.030     | 0.003     | 0.501     | -2.098    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.699     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.699     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 51 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rptr_reg_8_/SE
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.132
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.688
- Arrival Time                       0.501
= Slack Time                        -2.599
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.399    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.399    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.399    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.399    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.336    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.336    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.301    |
| rptr_empty/n_255                   |           |           | 0.003     | 0.065     | 0.016     | 0.300     | -2.299    |
| rptr_empty/g2878__8428             | A2->Y     | OR2X1_RVT | 0.065     | 0.028     |           | 0.365     | -2.234    |
| rptr_empty/n_95                    |           |           | 0.000     | 0.028     | 0.001     | 0.365     | -2.234    |
| rptr_empty/g2934__4319             | B0->SO    | HADDX1_RVT| 0.103     | 0.035     |           | 0.468     | -2.131    |
| rptr_empty/rbinnext_8_             |           |           | 0.000     | 0.035     | 0.002     | 0.468     | -2.130    |
| rptr_empty/g2864                   | A->Y      | INVX1_RVT | 0.033     | 0.030     |           | 0.501     | -2.098    |
| rptr_empty/n_102                   |           |           | 0.000     | 0.030     | 0.003     | 0.501     | -2.098    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.699     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.699     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 52 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wbin_reg_10_/D
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.065
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.675
- Arrival Time                       0.475
= Slack Time                        -2.595
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.395    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.395    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.395    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.384    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.323    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.323    |
| wptr_full/g3374__2802              | A1->Y     | NAND3X0_RVT| 0.095     | 0.095     |           | 0.367     | -2.228    |
| wptr_full/n_101                    |           |           | 0.000     | 0.095     | 0.002     | 0.367     | -2.228    |
| wptr_full/g3413__2398              | A1->Y     | XNOR2X2_RVT| 0.107     | 0.040     |           | 0.475     | -2.120    |
| wptr_full/wbinnext_10_             |           |           | 0.000     | 0.040     | 0.002     | 0.475     | -2.120    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.695     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.695     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 53 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rptr_reg_0_/SI
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.132
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.688
- Arrival Time                       0.496
= Slack Time                        -2.593
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.393    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.393    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.393    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.393    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.330    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.330    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.295    |
| rptr_empty/n_255                   |           |           | 0.001     | 0.065     | 0.016     | 0.298     | -2.295    |
| rptr_empty/g2898__1881             | A2->Y     | OR2X1_RVT | 0.065     | 0.029     |           | 0.363     | -2.230    |
| rptr_empty/n_85                    |           |           | 0.000     | 0.029     | 0.001     | 0.363     | -2.230    |
| rptr_empty/g2938__5526             | B0->SO    | HADDX1_RVT| 0.106     | 0.038     |           | 0.469     | -2.124    |
| rptr_empty/rbinnext_0_             |           |           | 0.000     | 0.038     | 0.002     | 0.469     | -2.124    |
| rptr_empty/plcgopbuf_st4102        | A->Y      | INVX0_RVT | 0.026     | 0.024     |           | 0.496     | -2.097    |
| rptr_empty/n_140                   |           |           | 0.000     | 0.024     | 0.001     | 0.496     | -2.097    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.693     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.693     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 54 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rptr_reg_7_/D
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.130
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.690
- Arrival Time                       0.497
= Slack Time                        -2.593
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.393    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.393    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.393    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.393    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.330    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.330    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.295    |
| rptr_empty/n_255                   |           |           | 0.002     | 0.065     | 0.016     | 0.300     | -2.293    |
| rptr_empty/g2870__5477             | A2->Y     | OR2X1_RVT | 0.067     | 0.030     |           | 0.366     | -2.227    |
| rptr_empty/n_99                    |           |           | 0.000     | 0.030     | 0.002     | 0.366     | -2.227    |
| rptr_empty/g2860__1666             | A1->Y     | XOR2X2_RVT| 0.104     | 0.040     |           | 0.470     | -2.123    |
| rptr_empty/rbinnext_7_             |           |           | 0.000     | 0.040     | 0.004     | 0.470     | -2.123    |
| rptr_empty/plcgopbuf_st4101        | A->Y      | INVX0_RVT | 0.027     | 0.025     |           | 0.497     | -2.096    |
| rptr_empty/n_138                   |           |           | 0.000     | 0.025     | 0.001     | 0.497     | -2.096    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.693     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.693     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 55 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wbin_reg_4_/D
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.025
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.715
- Arrival Time                       0.502
= Slack Time                        -2.582
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.382    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.382    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.382    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.371    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.310    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.310    |
| wptr_full/g3403                    | A->Y      | INVX4_RVT | 0.052     | 0.074     |           | 0.324     | -2.258    |
| wptr_full/n_84                     |           |           | 0.000     | 0.074     | 0.008     | 0.324     | -2.258    |
| wptr_full/g3382__6131              | A2->Y     | OR2X1_RVT | 0.066     | 0.029     |           | 0.391     | -2.191    |
| wptr_full/n_96                     |           |           | 0.000     | 0.029     | 0.001     | 0.391     | -2.191    |
| wptr_full/g3417__4319              | B0->SO    | HADDX1_RVT| 0.111     | 0.043     |           | 0.501     | -2.081    |
| wptr_full/wbinnext_4_              |           |           | 0.000     | 0.043     | 0.004     | 0.502     | -2.080    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.682     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.682     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 56 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wbin_reg_2_/D
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.026
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.714
- Arrival Time                       0.501
= Slack Time                        -2.582
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.382    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.382    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.382    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.371    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.310    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.310    |
| wptr_full/g3403                    | A->Y      | INVX4_RVT | 0.052     | 0.074     |           | 0.324     | -2.258    |
| wptr_full/n_84                     |           |           | 0.000     | 0.074     | 0.008     | 0.324     | -2.258    |
| wptr_full/g3385__5115              | A2->Y     | OR2X1_RVT | 0.066     | 0.029     |           | 0.391     | -2.191    |
| wptr_full/n_94                     |           |           | 0.000     | 0.029     | 0.002     | 0.391     | -2.191    |
| wptr_full/g3425__3680              | B0->SO    | HADDX1_RVT| 0.111     | 0.043     |           | 0.501     | -2.080    |
| wptr_full/wbinnext_2_              |           |           | 0.000     | 0.043     | 0.003     | 0.501     | -2.080    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.682     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.682     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 57 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wbin_reg_5_/D
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.025
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.715
- Arrival Time                       0.501
= Slack Time                        -2.582
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.382    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.382    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.382    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.371    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.310    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.310    |
| wptr_full/g3403                    | A->Y      | INVX4_RVT | 0.052     | 0.074     |           | 0.324     | -2.258    |
| wptr_full/n_84                     |           |           | 0.000     | 0.074     | 0.008     | 0.324     | -2.257    |
| wptr_full/g3370__5526              | A2->Y     | OR2X1_RVT | 0.066     | 0.029     |           | 0.391     | -2.191    |
| wptr_full/n_104                    |           |           | 0.000     | 0.029     | 0.001     | 0.391     | -2.191    |
| wptr_full/g3421__5526              | B0->SO    | HADDX1_RVT| 0.111     | 0.043     |           | 0.501     | -2.080    |
| wptr_full/wbinnext_5_              |           |           | 0.000     | 0.043     | 0.004     | 0.501     | -2.080    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.682     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.682     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 58 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wbin_reg_6_/D
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.064
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.676
- Arrival Time                       0.461
= Slack Time                        -2.580
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.380    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.380    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.380    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.369    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.308    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.308    |
| wptr_full/g3403                    | A->Y      | INVX4_RVT | 0.052     | 0.074     |           | 0.324     | -2.256    |
| wptr_full/n_84                     |           |           | 0.000     | 0.074     | 0.008     | 0.324     | -2.256    |
| wptr_full/g3365__8428              | A2->Y     | OR2X1_RVT | 0.069     | 0.031     |           | 0.393     | -2.187    |
| wptr_full/n_107                    |           |           | 0.000     | 0.031     | 0.002     | 0.393     | -2.187    |
| wptr_full/g3356__4319              | A1->Y     | XOR2X2_RVT| 0.068     | 0.038     |           | 0.461     | -2.119    |
| wptr_full/wbinnext_6_              |           |           | 0.000     | 0.038     | 0.003     | 0.461     | -2.119    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.680     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.680     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 59 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wbin_reg_7_/D
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.069
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.671
- Arrival Time                       0.449
= Slack Time                        -2.574
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.374    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.374    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.373    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.363    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.301    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.301    |
| wptr_full/g3403                    | A->Y      | INVX4_RVT | 0.052     | 0.074     |           | 0.324     | -2.250    |
| wptr_full/n_84                     |           |           | 0.001     | 0.074     | 0.008     | 0.325     | -2.249    |
| wptr_full/g76                      | A1->Y     | AO221X1_RVT| 0.124     | 0.053     |           | 0.449     | -2.125    |
| wptr_full/n_236                    |           |           | 0.001     | 0.053     | 0.004     | 0.449     | -2.124    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.674     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.674     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 60 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wbin_reg_0_/D
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.022
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.718
- Arrival Time                       0.495
= Slack Time                        -2.572
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.372    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.372    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.372    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.361    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.300    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.300    |
| wptr_full/g3403                    | A->Y      | INVX4_RVT | 0.052     | 0.074     |           | 0.324     | -2.248    |
| wptr_full/n_84                     |           |           | 0.000     | 0.074     | 0.008     | 0.324     | -2.247    |
| wptr_full/g3397__2346              | A2->Y     | OR2X1_RVT | 0.066     | 0.029     |           | 0.390     | -2.181    |
| wptr_full/n_88                     |           |           | 0.000     | 0.029     | 0.002     | 0.390     | -2.181    |
| wptr_full/g3427__1617              | B0->SO    | HADDX1_RVT| 0.104     | 0.036     |           | 0.495     | -2.077    |
| wptr_full/wbinnext_0_              |           |           | 0.000     | 0.036     | 0.002     | 0.495     | -2.077    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.672     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.672     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 61 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wbin_reg_3_/D
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.027
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.713
- Arrival Time                       0.475
= Slack Time                        -2.557
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.357    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.357    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.357    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.346    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.284    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.284    |
| wptr_full/g3383__1881              | A1->Y     | NAND3X0_RVT| 0.082     | 0.086     |           | 0.354     | -2.203    |
| wptr_full/n_95                     |           |           | 0.000     | 0.086     | 0.001     | 0.354     | -2.203    |
| wptr_full/g3419__8428              | B0->SO    | HADDX1_RVT| 0.121     | 0.046     |           | 0.474     | -2.082    |
| wptr_full/wbinnext_3_              |           |           | 0.000     | 0.046     | 0.003     | 0.475     | -2.082    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.657     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.657     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 62 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rptr_reg_5_/SE
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.101
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.719
- Arrival Time                       0.476
= Slack Time                        -2.542
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.342    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.342    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.342    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.342    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.279    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.279    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.244    |
| rptr_empty/n_255                   |           |           | 0.001     | 0.065     | 0.016     | 0.299     | -2.243    |
| rptr_empty/g2877__4319             | A2->Y     | OR2X1_RVT | 0.065     | 0.028     |           | 0.364     | -2.178    |
| rptr_empty/n_96                    |           |           | 0.000     | 0.028     | 0.001     | 0.364     | -2.178    |
| rptr_empty/g2940__6783             | B0->SO    | HADDX1_RVT| 0.112     | 0.045     |           | 0.476     | -2.067    |
| rptr_empty/rbinnext_5_             |           |           | 0.000     | 0.045     | 0.004     | 0.476     | -2.066    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.642     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.642     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 63 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rptr_reg_2_/SE
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.101
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.719
- Arrival Time                       0.475
= Slack Time                        -2.541
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.341    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.341    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.341    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.341    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.278    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.278    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.243    |
| rptr_empty/n_255                   |           |           | 0.000     | 0.065     | 0.016     | 0.298     | -2.243    |
| rptr_empty/g2891__8246             | A2->Y     | OR2X1_RVT | 0.065     | 0.028     |           | 0.363     | -2.178    |
| rptr_empty/n_89                    |           |           | 0.000     | 0.028     | 0.001     | 0.363     | -2.178    |
| rptr_empty/g2926__5477             | B0->SO    | HADDX1_RVT| 0.112     | 0.045     |           | 0.475     | -2.066    |
| rptr_empty/rbinnext_2_             |           |           | 0.000     | 0.045     | 0.004     | 0.475     | -2.066    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.641     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.641     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 64 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rptr_reg_8_/SI
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.099
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.721
- Arrival Time                       0.476
= Slack Time                        -2.541
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.341    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.341    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.341    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.340    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.277    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.277    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.243    |
| rptr_empty/n_255                   |           |           | 0.002     | 0.065     | 0.016     | 0.300     | -2.241    |
| rptr_empty/g2873__5107             | A2->Y     | OR2X1_RVT | 0.065     | 0.028     |           | 0.365     | -2.176    |
| rptr_empty/n_97                    |           |           | 0.000     | 0.028     | 0.002     | 0.365     | -2.176    |
| rptr_empty/g2930__5107             | B0->SO    | HADDX1_RVT| 0.111     | 0.043     |           | 0.475     | -2.065    |
| rptr_empty/rbinnext_9_             |           |           | 0.000     | 0.043     | 0.004     | 0.476     | -2.065    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.641     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.641     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 65 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rptr_reg_4_/D
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.098
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.722
- Arrival Time                       0.476
= Slack Time                        -2.540
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.340    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.340    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.340    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.339    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.276    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.276    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.242    |
| rptr_empty/n_255                   |           |           | 0.001     | 0.065     | 0.016     | 0.299     | -2.241    |
| rptr_empty/g2877__4319             | A2->Y     | OR2X1_RVT | 0.065     | 0.028     |           | 0.364     | -2.176    |
| rptr_empty/n_96                    |           |           | 0.000     | 0.028     | 0.001     | 0.364     | -2.176    |
| rptr_empty/g2940__6783             | B0->SO    | HADDX1_RVT| 0.112     | 0.045     |           | 0.476     | -2.064    |
| rptr_empty/rbinnext_5_             |           |           | 0.000     | 0.045     | 0.004     | 0.476     | -2.064    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.640     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.640     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 66 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rptr_reg_0_/SE
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.100
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.720
- Arrival Time                       0.474
= Slack Time                        -2.539
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.339    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.339    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.339    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.339    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.276    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.276    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.241    |
| rptr_empty/n_255                   |           |           | 0.001     | 0.065     | 0.016     | 0.298     | -2.241    |
| rptr_empty/g2893__7098             | A2->Y     | OR2X1_RVT | 0.065     | 0.028     |           | 0.363     | -2.176    |
| rptr_empty/n_88                    |           |           | 0.000     | 0.028     | 0.001     | 0.363     | -2.176    |
| rptr_empty/g2932__6260             | B0->SO    | HADDX1_RVT| 0.111     | 0.043     |           | 0.474     | -2.066    |
| rptr_empty/rbinnext_1_             |           |           | 0.000     | 0.043     | 0.004     | 0.474     | -2.065    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.639     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.639     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 67 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rptr_reg_1_/SE
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.100
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.720
- Arrival Time                       0.474
= Slack Time                        -2.539
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.339    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.339    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.339    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.339    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.276    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.276    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.241    |
| rptr_empty/n_255                   |           |           | 0.001     | 0.065     | 0.016     | 0.298     | -2.241    |
| rptr_empty/g2893__7098             | A2->Y     | OR2X1_RVT | 0.065     | 0.028     |           | 0.363     | -2.176    |
| rptr_empty/n_88                    |           |           | 0.000     | 0.028     | 0.001     | 0.363     | -2.176    |
| rptr_empty/g2932__6260             | B0->SO    | HADDX1_RVT| 0.111     | 0.043     |           | 0.474     | -2.066    |
| rptr_empty/rbinnext_1_             |           |           | 0.000     | 0.043     | 0.004     | 0.474     | -2.065    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.639     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.639     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 68 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rptr_reg_3_/SE
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.100
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.720
- Arrival Time                       0.474
= Slack Time                        -2.539
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.339    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.339    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.339    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.339    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.276    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.276    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.241    |
| rptr_empty/n_255                   |           |           | 0.001     | 0.065     | 0.016     | 0.298     | -2.241    |
| rptr_empty/g2883__3680             | A2->Y     | OR2X1_RVT | 0.065     | 0.028     |           | 0.363     | -2.176    |
| rptr_empty/n_93                    |           |           | 0.000     | 0.028     | 0.002     | 0.363     | -2.176    |
| rptr_empty/g2928__2398             | B0->SO    | HADDX1_RVT| 0.111     | 0.043     |           | 0.474     | -2.066    |
| rptr_empty/rbinnext_4_             |           |           | 0.000     | 0.043     | 0.004     | 0.474     | -2.065    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.639     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.639     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 69 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rptr_reg_4_/SE
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.100
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.720
- Arrival Time                       0.474
= Slack Time                        -2.539
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.339    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.339    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.339    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.339    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.276    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.276    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.241    |
| rptr_empty/n_255                   |           |           | 0.001     | 0.065     | 0.016     | 0.298     | -2.241    |
| rptr_empty/g2883__3680             | A2->Y     | OR2X1_RVT | 0.065     | 0.028     |           | 0.363     | -2.176    |
| rptr_empty/n_93                    |           |           | 0.000     | 0.028     | 0.002     | 0.363     | -2.176    |
| rptr_empty/g2928__2398             | B0->SO    | HADDX1_RVT| 0.111     | 0.043     |           | 0.474     | -2.065    |
| rptr_empty/rbinnext_4_             |           |           | 0.000     | 0.043     | 0.004     | 0.474     | -2.065    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.639     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.639     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 70 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rptr_reg_9_/D
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.097
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.723
- Arrival Time                       0.476
= Slack Time                        -2.539
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.339    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.339    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.339    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.339    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.276    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.276    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.241    |
| rptr_empty/n_255                   |           |           | 0.002     | 0.065     | 0.016     | 0.300     | -2.239    |
| rptr_empty/g2873__5107             | A2->Y     | OR2X1_RVT | 0.065     | 0.028     |           | 0.365     | -2.174    |
| rptr_empty/n_97                    |           |           | 0.000     | 0.028     | 0.002     | 0.365     | -2.174    |
| rptr_empty/g2930__5107             | B0->SO    | HADDX1_RVT| 0.111     | 0.043     |           | 0.475     | -2.064    |
| rptr_empty/rbinnext_9_             |           |           | 0.001     | 0.043     | 0.004     | 0.476     | -2.063    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.639     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.639     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 71 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rptr_reg_1_/D
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.098
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.722
- Arrival Time                       0.475
= Slack Time                        -2.538
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.338    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.338    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.338    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.338    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.275    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.275    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.240    |
| rptr_empty/n_255                   |           |           | 0.000     | 0.065     | 0.016     | 0.298     | -2.240    |
| rptr_empty/g2891__8246             | A2->Y     | OR2X1_RVT | 0.065     | 0.028     |           | 0.363     | -2.175    |
| rptr_empty/n_89                    |           |           | 0.000     | 0.028     | 0.001     | 0.363     | -2.175    |
| rptr_empty/g2926__5477             | B0->SO    | HADDX1_RVT| 0.112     | 0.045     |           | 0.475     | -2.064    |
| rptr_empty/rbinnext_2_             |           |           | 0.000     | 0.045     | 0.004     | 0.475     | -2.064    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.638     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.638     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 72 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rptr_reg_6_/D
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.097
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.723
- Arrival Time                       0.475
= Slack Time                        -2.538
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.338    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.338    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.338    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.338    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.275    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.275    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.240    |
| rptr_empty/n_255                   |           |           | 0.002     | 0.065     | 0.016     | 0.299     | -2.239    |
| rptr_empty/g2869__6417             | A2->Y     | OR2X1_RVT | 0.065     | 0.028     |           | 0.364     | -2.174    |
| rptr_empty/n_100                   |           |           | 0.000     | 0.028     | 0.001     | 0.364     | -2.174    |
| rptr_empty/g2942__3680             | B0->SO    | HADDX1_RVT| 0.111     | 0.043     |           | 0.475     | -2.064    |
| rptr_empty/rbinnext_6_             |           |           | 0.001     | 0.043     | 0.004     | 0.475     | -2.063    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.638     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.638     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 73 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rptr_reg_5_/D
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.097
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.723
- Arrival Time                       0.475
= Slack Time                        -2.538
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.338    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.338    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.338    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.338    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.275    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.275    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.240    |
| rptr_empty/n_255                   |           |           | 0.002     | 0.065     | 0.016     | 0.299     | -2.239    |
| rptr_empty/g2869__6417             | A2->Y     | OR2X1_RVT | 0.065     | 0.028     |           | 0.364     | -2.174    |
| rptr_empty/n_100                   |           |           | 0.000     | 0.028     | 0.001     | 0.364     | -2.174    |
| rptr_empty/g2942__3680             | B0->SO    | HADDX1_RVT| 0.111     | 0.043     |           | 0.475     | -2.063    |
| rptr_empty/rbinnext_6_             |           |           | 0.001     | 0.043     | 0.004     | 0.475     | -2.063    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.638     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.638     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 74 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rptr_reg_7_/SI
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.136
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.684
- Arrival Time                       0.435
= Slack Time                        -2.537
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.337    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.337    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.337    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.337    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.274    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.274    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.239    |
| rptr_empty/n_255                   |           |           | 0.002     | 0.065     | 0.016     | 0.300     | -2.238    |
| rptr_empty/g2870__5477             | A2->Y     | OR2X1_RVT | 0.067     | 0.030     |           | 0.366     | -2.171    |
| rptr_empty/n_99                    |           |           | 0.000     | 0.030     | 0.002     | 0.366     | -2.171    |
| rptr_empty/g2860__1666             | A1->Y     | XOR2X2_RVT| 0.069     | 0.039     |           | 0.435     | -2.102    |
| rptr_empty/rbinnext_7_             |           |           | 0.000     | 0.039     | 0.004     | 0.435     | -2.102    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.637     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.637     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 75 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rptr_reg_2_/D
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.097
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.723
- Arrival Time                       0.474
= Slack Time                        -2.537
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.337    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.337    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.337    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.337    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.274    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.274    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.239    |
| rptr_empty/n_255                   |           |           | 0.000     | 0.065     | 0.016     | 0.298     | -2.239    |
| rptr_empty/g2884__1617             | A2->Y     | OR2X1_RVT | 0.065     | 0.028     |           | 0.363     | -2.174    |
| rptr_empty/n_92                    |           |           | 0.000     | 0.028     | 0.001     | 0.363     | -2.174    |
| rptr_empty/g2936__8428             | B0->SO    | HADDX1_RVT| 0.111     | 0.043     |           | 0.473     | -2.064    |
| rptr_empty/rbinnext_3_             |           |           | 0.001     | 0.043     | 0.004     | 0.474     | -2.063    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.637     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.637     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 76 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rptr_reg_3_/D
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.097
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.723
- Arrival Time                       0.474
= Slack Time                        -2.537
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.337    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.337    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.337    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.337    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.274    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.274    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.239    |
| rptr_empty/n_255                   |           |           | 0.000     | 0.065     | 0.016     | 0.298     | -2.239    |
| rptr_empty/g2884__1617             | A2->Y     | OR2X1_RVT | 0.065     | 0.028     |           | 0.363     | -2.174    |
| rptr_empty/n_92                    |           |           | 0.000     | 0.028     | 0.001     | 0.363     | -2.174    |
| rptr_empty/g2936__8428             | B0->SO    | HADDX1_RVT| 0.111     | 0.043     |           | 0.473     | -2.063    |
| rptr_empty/rbinnext_3_             |           |           | 0.001     | 0.043     | 0.004     | 0.474     | -2.063    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.637     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.637     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 77 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rptr_reg_6_/SE
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.135
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.685
- Arrival Time                       0.435
= Slack Time                        -2.536
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.336    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.336    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.336    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.336    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.273    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.273    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.238    |
| rptr_empty/n_255                   |           |           | 0.002     | 0.065     | 0.016     | 0.300     | -2.236    |
| rptr_empty/g2870__5477             | A2->Y     | OR2X1_RVT | 0.067     | 0.030     |           | 0.366     | -2.169    |
| rptr_empty/n_99                    |           |           | 0.000     | 0.030     | 0.002     | 0.366     | -2.169    |
| rptr_empty/g2860__1666             | A1->Y     | XOR2X2_RVT| 0.069     | 0.039     |           | 0.435     | -2.101    |
| rptr_empty/rbinnext_7_             |           |           | 0.000     | 0.039     | 0.004     | 0.435     | -2.101    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.636     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.636     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 78 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rptr_reg_0_/D
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.095
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.725
- Arrival Time                       0.469
= Slack Time                        -2.530
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.330    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.330    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.330    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.330    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.267    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.267    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.232    |
| rptr_empty/n_255                   |           |           | 0.001     | 0.065     | 0.016     | 0.298     | -2.232    |
| rptr_empty/g2898__1881             | A2->Y     | OR2X1_RVT | 0.065     | 0.029     |           | 0.363     | -2.167    |
| rptr_empty/n_85                    |           |           | 0.000     | 0.029     | 0.001     | 0.363     | -2.167    |
| rptr_empty/g2938__5526             | B0->SO    | HADDX1_RVT| 0.106     | 0.038     |           | 0.469     | -2.061    |
| rptr_empty/rbinnext_0_             |           |           | 0.001     | 0.038     | 0.002     | 0.469     | -2.061    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.630     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.630     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 79 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rptr_reg_9_/SE
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.097
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.723
- Arrival Time                       0.454
= Slack Time                        -2.517
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.317    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.317    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.317    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.317    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.254    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.254    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.219    |
| rptr_empty/n_255                   |           |           | 0.002     | 0.065     | 0.016     | 0.300     | -2.217    |
| rptr_empty/g77                     | A3->Y     | NOR3X0_RVT| 0.092     | 0.022     |           | 0.392     | -2.125    |
| rptr_empty/n_216                   |           |           | 0.000     | 0.022     | 0.001     | 0.392     | -2.125    |
| rptr_empty/g76                     | A5->Y     | AO221X1_RVT| 0.062     | 0.037     |           | 0.454     | -2.063    |
| rptr_empty/n_217                   |           |           | 0.000     | 0.037     | 0.003     | 0.454     | -2.063    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.617     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.617     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 80 VIOLATED Setup Check
Beginpoint: winc
triggered with leading edge of wclk
Endpoint: wptr_full/wfull_reg/D
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.070
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.670
- Arrival Time                       0.386
= Slack Time                        -2.511
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.311    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.311    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| winc                               |           |           | 0.000     | 5.722     | 2.580     | -0.800    | -3.311    |
| winc                               |           |           | 0.011     | 5.722     | 2.580     | -0.789    | -3.300    |
| io_b_winc                          | PADIO->DOUT| I1025_NS  | 1.061     | 0.165     |           | 0.272     | -2.239    |
| n_1                                |           |           | 0.000     | 0.165     | 0.061     | 0.272     | -2.239    |
| wptr_full/g5163__8246              | A2->Y     | OR2X1_RVT | 0.072     | 0.038     |           | 0.344     | -2.167    |
| wptr_full/n_70                     |           |           | 0.000     | 0.038     | 0.001     | 0.344     | -2.167    |
| wptr_full/g5160__2802              | A2->Y     | NAND2X0_RVT| 0.042     | 0.054     |           | 0.386     | -2.125    |
| wptr_full/n_73                     |           |           | 0.000     | 0.054     | 0.001     | 0.386     | -2.125    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.611     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.611     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 81 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rbin_reg_5_/D
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.026
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.794
- Arrival Time                       0.476
= Slack Time                        -2.468
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.268    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.268    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.268    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.268    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.205    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.205    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.170    |
| rptr_empty/n_255                   |           |           | 0.001     | 0.065     | 0.016     | 0.299     | -2.169    |
| rptr_empty/g2877__4319             | A2->Y     | OR2X1_RVT | 0.065     | 0.028     |           | 0.364     | -2.104    |
| rptr_empty/n_96                    |           |           | 0.000     | 0.028     | 0.001     | 0.364     | -2.104    |
| rptr_empty/g2940__6783             | B0->SO    | HADDX1_RVT| 0.112     | 0.045     |           | 0.476     | -1.993    |
| rptr_empty/rbinnext_5_             |           |           | 0.001     | 0.045     | 0.004     | 0.476     | -1.992    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.568     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.568     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 82 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rbin_reg_9_/D
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.026
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.794
- Arrival Time                       0.476
= Slack Time                        -2.467
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.267    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.267    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.267    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.267    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.204    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.204    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.169    |
| rptr_empty/n_255                   |           |           | 0.002     | 0.065     | 0.016     | 0.300     | -2.167    |
| rptr_empty/g2873__5107             | A2->Y     | OR2X1_RVT | 0.065     | 0.028     |           | 0.365     | -2.102    |
| rptr_empty/n_97                    |           |           | 0.000     | 0.028     | 0.002     | 0.365     | -2.102    |
| rptr_empty/g2930__5107             | B0->SO    | HADDX1_RVT| 0.111     | 0.043     |           | 0.475     | -1.992    |
| rptr_empty/rbinnext_9_             |           |           | 0.000     | 0.043     | 0.004     | 0.476     | -1.991    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.567     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.567     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 83 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rbin_reg_2_/D
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.026
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.794
- Arrival Time                       0.475
= Slack Time                        -2.467
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.267    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.267    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.267    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.266    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.203    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.203    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.169    |
| rptr_empty/n_255                   |           |           | 0.000     | 0.065     | 0.016     | 0.298     | -2.169    |
| rptr_empty/g2891__8246             | A2->Y     | OR2X1_RVT | 0.065     | 0.028     |           | 0.363     | -2.104    |
| rptr_empty/n_89                    |           |           | 0.000     | 0.028     | 0.001     | 0.363     | -2.104    |
| rptr_empty/g2926__5477             | B0->SO    | HADDX1_RVT| 0.112     | 0.045     |           | 0.475     | -1.992    |
| rptr_empty/rbinnext_2_             |           |           | 0.000     | 0.045     | 0.004     | 0.475     | -1.992    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.567     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.567     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 84 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rbin_reg_6_/D
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.025
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.795
- Arrival Time                       0.475
= Slack Time                        -2.466
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.266    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.266    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.266    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.266    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.203    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.203    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.168    |
| rptr_empty/n_255                   |           |           | 0.002     | 0.065     | 0.016     | 0.299     | -2.167    |
| rptr_empty/g2869__6417             | A2->Y     | OR2X1_RVT | 0.065     | 0.028     |           | 0.364     | -2.102    |
| rptr_empty/n_100                   |           |           | 0.000     | 0.028     | 0.001     | 0.364     | -2.102    |
| rptr_empty/g2942__3680             | B0->SO    | HADDX1_RVT| 0.111     | 0.043     |           | 0.475     | -1.992    |
| rptr_empty/rbinnext_6_             |           |           | 0.001     | 0.043     | 0.004     | 0.475     | -1.991    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.566     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.566     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 85 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rbin_reg_7_/D
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.065
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.755
- Arrival Time                       0.435
= Slack Time                        -2.465
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.265    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.265    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.265    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.265    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.202    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.202    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.168    |
| rptr_empty/n_255                   |           |           | 0.002     | 0.065     | 0.016     | 0.300     | -2.166    |
| rptr_empty/g2870__5477             | A2->Y     | OR2X1_RVT | 0.067     | 0.030     |           | 0.366     | -2.099    |
| rptr_empty/n_99                    |           |           | 0.000     | 0.030     | 0.002     | 0.366     | -2.099    |
| rptr_empty/g2860__1666             | A1->Y     | XOR2X2_RVT| 0.069     | 0.039     |           | 0.435     | -2.030    |
| rptr_empty/rbinnext_7_             |           |           | 0.000     | 0.039     | 0.004     | 0.435     | -2.030    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.565     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.565     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 86 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rbin_reg_1_/D
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.026
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.794
- Arrival Time                       0.474
= Slack Time                        -2.465
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.265    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.265    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.265    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.265    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.202    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.202    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.167    |
| rptr_empty/n_255                   |           |           | 0.001     | 0.065     | 0.016     | 0.298     | -2.167    |
| rptr_empty/g2893__7098             | A2->Y     | OR2X1_RVT | 0.065     | 0.028     |           | 0.363     | -2.102    |
| rptr_empty/n_88                    |           |           | 0.000     | 0.028     | 0.001     | 0.363     | -2.102    |
| rptr_empty/g2932__6260             | B0->SO    | HADDX1_RVT| 0.111     | 0.043     |           | 0.474     | -1.991    |
| rptr_empty/rbinnext_1_             |           |           | 0.000     | 0.043     | 0.004     | 0.474     | -1.991    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.565     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.565     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 87 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rbin_reg_4_/D
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.025
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.795
- Arrival Time                       0.474
= Slack Time                        -2.465
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.265    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.265    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.265    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.265    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.202    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.202    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.167    |
| rptr_empty/n_255                   |           |           | 0.001     | 0.065     | 0.016     | 0.298     | -2.167    |
| rptr_empty/g2883__3680             | A2->Y     | OR2X1_RVT | 0.065     | 0.028     |           | 0.363     | -2.102    |
| rptr_empty/n_93                    |           |           | 0.000     | 0.028     | 0.002     | 0.363     | -2.102    |
| rptr_empty/g2928__2398             | B0->SO    | HADDX1_RVT| 0.111     | 0.043     |           | 0.474     | -1.991    |
| rptr_empty/rbinnext_4_             |           |           | 0.000     | 0.043     | 0.004     | 0.474     | -1.991    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.565     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.565     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 88 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rbin_reg_3_/D
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.025
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.795
- Arrival Time                       0.474
= Slack Time                        -2.465
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.265    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.265    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.265    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.265    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.202    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.202    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.167    |
| rptr_empty/n_255                   |           |           | 0.000     | 0.065     | 0.016     | 0.298     | -2.167    |
| rptr_empty/g2884__1617             | A2->Y     | OR2X1_RVT | 0.065     | 0.028     |           | 0.363     | -2.102    |
| rptr_empty/n_92                    |           |           | 0.000     | 0.028     | 0.001     | 0.363     | -2.102    |
| rptr_empty/g2936__8428             | B0->SO    | HADDX1_RVT| 0.111     | 0.043     |           | 0.473     | -1.992    |
| rptr_empty/rbinnext_3_             |           |           | 0.000     | 0.043     | 0.004     | 0.474     | -1.991    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.565     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.565     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 89 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rbin_reg_0_/D
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.023
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.797
- Arrival Time                       0.469
= Slack Time                        -2.458
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.258    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.258    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.258    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.258    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.195    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.195    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.160    |
| rptr_empty/n_255                   |           |           | 0.001     | 0.065     | 0.016     | 0.298     | -2.160    |
| rptr_empty/g2898__1881             | A2->Y     | OR2X1_RVT | 0.065     | 0.029     |           | 0.363     | -2.095    |
| rptr_empty/n_85                    |           |           | 0.000     | 0.029     | 0.001     | 0.363     | -2.095    |
| rptr_empty/g2938__5526             | B0->SO    | HADDX1_RVT| 0.106     | 0.038     |           | 0.469     | -1.989    |
| rptr_empty/rbinnext_0_             |           |           | 0.001     | 0.038     | 0.002     | 0.469     | -1.989    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.558     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.558     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 90 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rbin_reg_8_/D
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.022
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.798
- Arrival Time                       0.469
= Slack Time                        -2.456
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.256    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.256    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.256    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.256    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.193    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.193    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.158    |
| rptr_empty/n_255                   |           |           | 0.003     | 0.065     | 0.016     | 0.300     | -2.156    |
| rptr_empty/g2878__8428             | A2->Y     | OR2X1_RVT | 0.065     | 0.028     |           | 0.365     | -2.091    |
| rptr_empty/n_95                    |           |           | 0.000     | 0.028     | 0.001     | 0.365     | -2.091    |
| rptr_empty/g2934__4319             | B0->SO    | HADDX1_RVT| 0.103     | 0.035     |           | 0.468     | -1.988    |
| rptr_empty/rbinnext_8_             |           |           | 0.001     | 0.035     | 0.002     | 0.469     | -1.988    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.556     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.556     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 91 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rbin_reg_10_/D
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.067
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.753
- Arrival Time                       0.414
= Slack Time                        -2.446
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.246    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.246    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.246    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.246    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.183    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.183    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.148    |
| rptr_empty/n_255                   |           |           | 0.002     | 0.065     | 0.016     | 0.300     | -2.147    |
| rptr_empty/g76                     | A1->Y     | AO221X1_RVT| 0.114     | 0.045     |           | 0.413     | -2.033    |
| rptr_empty/n_217                   |           |           | 0.001     | 0.045     | 0.003     | 0.414     | -2.032    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.546     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.546     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 92 VIOLATED Setup Check
Beginpoint: rinc
triggered with leading edge of rclk
Endpoint: rptr_empty/rempty_reg/D
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.071
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.749
- Arrival Time                       0.380
= Slack Time                        -2.416
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.900
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.800
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.800    | -3.216    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.800    | -3.216    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.216    |
| rinc                               |           |           | 0.000     | 5.708     | 2.574     | -0.800    | -3.216    |
| io_b_rinc                          | PADIO->DOUT| I1025_NS  | 1.063     | 0.168     |           | 0.263     | -2.153    |
| n_3                                |           |           | 0.000     | 0.168     | 0.020     | 0.263     | -2.153    |
| rptr_empty/plctnsbuf_star4160      | A->Y      | INVX16_RVT| 0.035     | 0.065     |           | 0.298     | -2.118    |
| rptr_empty/n_255                   |           |           | 0.001     | 0.065     | 0.016     | 0.299     | -2.117    |
| rptr_empty/g23                     | A1->Y     | NAND2X0_RVT| 0.037     | 0.046     |           | 0.336     | -2.080    |
| rptr_empty/n_278                   |           |           | 0.000     | 0.046     | 0.001     | 0.336     | -2.080    |
| rptr_empty/g4015__1617             | A1->Y     | NAND2X0_RVT| 0.044     | 0.057     |           | 0.380     | -2.036    |
| rptr_empty/n_65                    |           |           | 0.000     | 0.057     | 0.001     | 0.380     | -2.036    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 2.516     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 2.516     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 93 MET External Delay Assertion
Beginpoint: wptr_full/wfull_reg/QN
triggered with leading edge of wclk
Endpoint: wfull
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- External Delay                    -0.300
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      2.040
- Arrival Time                       1.759
= Slack Time                         0.281
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.300
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.200
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.200    | 0.081     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.200    | 0.081     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wfull_reg                | CLK->QN   | DFFARX1_RVT| 0.199     | 0.061     |           | 0.299     | 0.580     |
| wptr_full/n_77                     |           |           | 0.000     | 0.061     | 0.004     | 0.299     | 0.580     |
| wptr_full/g5239                    | A->Y      | INVX4_RVT | 0.061     | 0.069     |           | 0.360     | 0.642     |
| wptr_full/wfull                    |           |           | 0.004     | 0.069     | 0.031     | 0.365     | 0.646     |
| io_t_wfull                         | DIN->PADIO| D8I1025_NS| 1.394     | 0.887     |           | 1.759     | 2.040     |
| wfull                              |           |           | 0.000     | 0.887     | 1.438     | 1.759     | 2.040     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.300
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.200
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | -0.200    | -0.481    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.200    | -0.481    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 94 MET External Delay Assertion
Beginpoint: rptr_empty/rempty_reg/QN
triggered with leading edge of rclk
Endpoint: rempty
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- External Delay                    -0.300
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      2.120
- Arrival Time                       1.791
= Slack Time                         0.329
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.300
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.200
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.200    | 0.129     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.200    | 0.129     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rempty_reg              | CLK->QN   | DFFASX1_RVT| 0.223     | 0.074     |           | 0.323     | 0.652     |
| rptr_empty/n_66                    |           |           | 0.000     | 0.074     | 0.004     | 0.323     | 0.652     |
| rptr_empty/g4091                   | A->Y      | INVX4_RVT | 0.068     | 0.077     |           | 0.391     | 0.720     |
| rptr_empty/rempty                  |           |           | 0.003     | 0.077     | 0.031     | 0.394     | 0.723     |
| io_t_rempty                        | DIN->PADIO| D8I1025_NS| 1.397     | 0.885     |           | 1.791     | 2.120     |
| rempty                             |           |           | 0.000     | 0.885     | 1.438     | 1.791     | 2.120     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.300
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.200
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.200    | -0.529    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.200    | -0.529    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 95 MET External Delay Assertion
Beginpoint: fifomem/genblk1_7__U/O2[5]
triggered with leading edge of rclk
Endpoint: rdata[5]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- External Delay                    -0.300
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      2.120
- Arrival Time                       1.660
= Slack Time                         0.460
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.300
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.200
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.200    | 0.260     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.200    | 0.260     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| fifomem/genblk1_7__U               | CE2->O2[5]| SRAM2RW128x8| 0.141     | 0.077     |           | 0.241     | 0.701     |
| fifomem/rdata[5]                   |           |           | 0.023     | 0.077     | 0.077     | 0.263     | 0.723     |
| io_l_rdata_5_                      | DIN->PADIO| D8I1025_NS| 1.397     | 0.885     |           | 1.660     | 2.120     |
| rdata[5]                           |           |           | 0.000     | 0.885     | 1.440     | 1.660     | 2.120     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.300
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.200
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.200    | -0.660    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.200    | -0.660    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 96 MET External Delay Assertion
Beginpoint: fifomem/genblk1_7__U/O2[3]
triggered with leading edge of rclk
Endpoint: rdata[3]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- External Delay                    -0.300
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      2.120
- Arrival Time                       1.660
= Slack Time                         0.460
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.300
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.200
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.200    | 0.260     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.200    | 0.260     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| fifomem/genblk1_7__U               | CE2->O2[3]| SRAM2RW128x8| 0.141     | 0.077     |           | 0.241     | 0.701     |
| fifomem/rdata[3]                   |           |           | 0.023     | 0.077     | 0.077     | 0.263     | 0.723     |
| io_l_rdata_3_                      | DIN->PADIO| D8I1025_NS| 1.397     | 0.885     |           | 1.660     | 2.120     |
| rdata[3]                           |           |           | 0.000     | 0.885     | 1.440     | 1.660     | 2.120     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.300
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.200
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.200    | -0.660    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.200    | -0.660    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 97 MET External Delay Assertion
Beginpoint: fifomem/genblk1_7__U/O2[2]
triggered with leading edge of rclk
Endpoint: rdata[2]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- External Delay                    -0.300
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      2.120
- Arrival Time                       1.660
= Slack Time                         0.460
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.300
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.200
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.200    | 0.260     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.200    | 0.260     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| fifomem/genblk1_7__U               | CE2->O2[2]| SRAM2RW128x8| 0.141     | 0.077     |           | 0.241     | 0.701     |
| fifomem/rdata[2]                   |           |           | 0.022     | 0.077     | 0.077     | 0.263     | 0.723     |
| io_l_rdata_2_                      | DIN->PADIO| D8I1025_NS| 1.397     | 0.885     |           | 1.660     | 2.120     |
| rdata[2]                           |           |           | 0.000     | 0.885     | 1.440     | 1.660     | 2.120     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.300
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.200
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.200    | -0.660    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.200    | -0.660    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 98 MET External Delay Assertion
Beginpoint: fifomem/genblk1_7__U/O2[4]
triggered with leading edge of rclk
Endpoint: rdata[4]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- External Delay                    -0.300
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      2.120
- Arrival Time                       1.660
= Slack Time                         0.460
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.300
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.200
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.200    | 0.260     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.200    | 0.260     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| fifomem/genblk1_7__U               | CE2->O2[4]| SRAM2RW128x8| 0.141     | 0.077     |           | 0.241     | 0.701     |
| fifomem/rdata[4]                   |           |           | 0.022     | 0.077     | 0.077     | 0.263     | 0.723     |
| io_l_rdata_4_                      | DIN->PADIO| D8I1025_NS| 1.397     | 0.885     |           | 1.660     | 2.120     |
| rdata[4]                           |           |           | 0.000     | 0.885     | 1.440     | 1.660     | 2.120     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.300
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.200
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.200    | -0.660    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.200    | -0.660    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 99 MET External Delay Assertion
Beginpoint: fifomem/genblk1_7__U/O2[6]
triggered with leading edge of rclk
Endpoint: rdata[6]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- External Delay                    -0.300
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      2.120
- Arrival Time                       1.660
= Slack Time                         0.460
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.300
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.200
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.200    | 0.260     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.200    | 0.260     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| fifomem/genblk1_7__U               | CE2->O2[6]| SRAM2RW128x8| 0.141     | 0.077     |           | 0.241     | 0.701     |
| fifomem/rdata[6]                   |           |           | 0.022     | 0.077     | 0.077     | 0.263     | 0.723     |
| io_l_rdata_6_                      | DIN->PADIO| D8I1025_NS| 1.397     | 0.885     |           | 1.660     | 2.120     |
| rdata[6]                           |           |           | 0.000     | 0.885     | 1.440     | 1.660     | 2.120     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.300
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.200
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.200    | -0.660    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.200    | -0.660    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 100 MET External Delay Assertion
Beginpoint: fifomem/genblk1_7__U/O2[1]
triggered with leading edge of rclk
Endpoint: rdata[1]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- External Delay                    -0.300
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      2.120
- Arrival Time                       1.659
= Slack Time                         0.461
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.300
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.200
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.200    | 0.261     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.200    | 0.261     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| fifomem/genblk1_7__U               | CE2->O2[1]| SRAM2RW128x8| 0.141     | 0.077     |           | 0.241     | 0.701     |
| fifomem/rdata[1]                   |           |           | 0.022     | 0.077     | 0.077     | 0.263     | 0.723     |
| io_l_rdata_1_                      | DIN->PADIO| D8I1025_NS| 1.397     | 0.885     |           | 1.659     | 2.120     |
| rdata[1]                           |           |           | 0.000     | 0.885     | 1.440     | 1.659     | 2.120     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.300
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.200
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.200    | -0.661    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.200    | -0.661    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 101 MET External Delay Assertion
Beginpoint: fifomem/genblk1_7__U/O2[7]
triggered with leading edge of rclk
Endpoint: rdata[7]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- External Delay                    -0.300
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      2.120
- Arrival Time                       1.659
= Slack Time                         0.461
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.300
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.200
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.200    | 0.261     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.200    | 0.261     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| fifomem/genblk1_7__U               | CE2->O2[7]| SRAM2RW128x8| 0.141     | 0.077     |           | 0.241     | 0.701     |
| fifomem/rdata[7]                   |           |           | 0.022     | 0.077     | 0.078     | 0.263     | 0.723     |
| io_l_rdata_7_                      | DIN->PADIO| D8I1025_NS| 1.397     | 0.885     |           | 1.659     | 2.120     |
| rdata[7]                           |           |           | 0.000     | 0.885     | 1.440     | 1.659     | 2.120     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.300
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.200
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.200    | -0.661    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.200    | -0.661    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 102 MET External Delay Assertion
Beginpoint: fifomem/genblk1_7__U/O2[0]
triggered with leading edge of rclk
Endpoint: rdata[0]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- External Delay                    -0.300
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      2.120
- Arrival Time                       1.659
= Slack Time                         0.461
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.300
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.200
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.200    | 0.261     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.200    | 0.261     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| fifomem/genblk1_7__U               | CE2->O2[0]| SRAM2RW128x8| 0.141     | 0.077     |           | 0.241     | 0.701     |
| fifomem/rdata[0]                   |           |           | 0.022     | 0.077     | 0.078     | 0.263     | 0.723     |
| io_l_rdata_0_                      | DIN->PADIO| D8I1025_NS| 1.397     | 0.885     |           | 1.659     | 2.120     |
| rdata[0]                           |           |           | 0.000     | 0.885     | 1.440     | 1.659     | 2.120     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Input Delay                       -0.300
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time           -0.200
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | -0.200    | -0.661    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | -0.200    | -0.661    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 103 MET Setup Check
Beginpoint: wdata_reg_2_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_0__U/I1[2]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.337
= Slack Time                         0.599
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.699     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.699     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_2_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.915     |
| wdata_2_                           |           |           | 0.020     | 0.026     | 0.048     | 0.337     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.499    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.499    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 104 MET Setup Check
Beginpoint: wdata_reg_4_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_0__U/I1[4]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.335
= Slack Time                         0.601
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.701     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.701     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_4_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.917     |
| wdata_4_                           |           |           | 0.018     | 0.026     | 0.055     | 0.335     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.501    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.501    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 105 MET Setup Check
Beginpoint: wdata_reg_6_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_0__U/I1[6]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.335
= Slack Time                         0.601
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.701     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.701     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_6_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.918     |
| wdata_6_                           |           |           | 0.018     | 0.026     | 0.054     | 0.335     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.501    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.501    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 106 MET Setup Check
Beginpoint: wdata_reg_1_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_0__U/I1[1]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.334
= Slack Time                         0.601
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.701     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.701     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_1_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.918     |
| wdata_1_                           |           |           | 0.018     | 0.026     | 0.054     | 0.334     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.501    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.501    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 107 MET Setup Check
Beginpoint: wdata_reg_5_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_0__U/I1[5]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.334
= Slack Time                         0.601
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.701     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.701     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_5_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.918     |
| wdata_5_                           |           |           | 0.017     | 0.026     | 0.054     | 0.334     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.501    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.501    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 108 MET Setup Check
Beginpoint: wdata_reg_3_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_0__U/I1[3]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.334
= Slack Time                         0.601
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.701     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.701     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_3_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.918     |
| wdata_3_                           |           |           | 0.017     | 0.026     | 0.054     | 0.334     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.501    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.501    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 109 MET Setup Check
Beginpoint: wdata_reg_7_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_0__U/I1[7]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.334
= Slack Time                         0.601
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.701     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.701     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_7_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.918     |
| wdata_7_                           |           |           | 0.017     | 0.026     | 0.054     | 0.334     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.501    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.501    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 110 MET Setup Check
Beginpoint: wdata_reg_2_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_1__U/I1[2]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.333
= Slack Time                         0.602
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.702     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.702     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_2_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.919     |
| wdata_2_                           |           |           | 0.016     | 0.026     | 0.048     | 0.333     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.502    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.502    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 111 MET Setup Check
Beginpoint: wdata_reg_0_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_3__U/I1[0]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.332
= Slack Time                         0.604
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.704     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.704     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_0_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.920     |
| wdata_0_                           |           |           | 0.015     | 0.026     | 0.068     | 0.332     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.504    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.504    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 112 MET Setup Check
Beginpoint: wdata_reg_5_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_1__U/I1[5]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.331
= Slack Time                         0.604
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.704     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.704     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_5_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.921     |
| wdata_5_                           |           |           | 0.014     | 0.026     | 0.054     | 0.331     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.504    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.504    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 113 MET Setup Check
Beginpoint: wdata_reg_4_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_1__U/I1[4]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.331
= Slack Time                         0.604
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.704     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.704     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_4_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.921     |
| wdata_4_                           |           |           | 0.014     | 0.026     | 0.055     | 0.331     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.504    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.504    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 114 MET Setup Check
Beginpoint: wdata_reg_3_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_1__U/I1[3]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.331
= Slack Time                         0.605
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.705     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.705     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_3_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.921     |
| wdata_3_                           |           |           | 0.014     | 0.026     | 0.054     | 0.331     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.505    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.505    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 115 MET Setup Check
Beginpoint: wdata_reg_0_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_0__U/I1[0]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.331
= Slack Time                         0.605
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.705     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.705     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_0_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.921     |
| wdata_0_                           |           |           | 0.014     | 0.026     | 0.068     | 0.331     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.505    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.505    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 116 MET Setup Check
Beginpoint: wdata_reg_6_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_1__U/I1[6]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.331
= Slack Time                         0.605
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.705     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.705     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_6_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.922     |
| wdata_6_                           |           |           | 0.014     | 0.026     | 0.054     | 0.331     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.505    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.505    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 117 MET Setup Check
Beginpoint: wdata_reg_1_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_1__U/I1[1]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.330
= Slack Time                         0.605
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.705     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.705     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_1_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.922     |
| wdata_1_                           |           |           | 0.013     | 0.026     | 0.054     | 0.330     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.505    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.505    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 118 MET Setup Check
Beginpoint: wdata_reg_7_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_1__U/I1[7]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.330
= Slack Time                         0.605
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.705     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.705     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_7_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.922     |
| wdata_7_                           |           |           | 0.013     | 0.026     | 0.054     | 0.330     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.505    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.505    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 119 MET Setup Check
Beginpoint: wdata_reg_0_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_7__U/I1[0]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.329
= Slack Time                         0.607
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.707     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.707     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_0_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.924     |
| wdata_0_                           |           |           | 0.012     | 0.026     | 0.068     | 0.329     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.507    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.507    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 120 MET Setup Check
Beginpoint: wdata_reg_3_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_3__U/I1[3]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.328
= Slack Time                         0.607
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.707     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.707     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_3_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.924     |
| wdata_3_                           |           |           | 0.011     | 0.026     | 0.054     | 0.328     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.507    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.507    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 121 MET Setup Check
Beginpoint: wdata_reg_5_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_3__U/I1[5]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.328
= Slack Time                         0.607
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.707     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.707     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_5_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.924     |
| wdata_5_                           |           |           | 0.011     | 0.026     | 0.054     | 0.328     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.507    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.507    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 122 MET Setup Check
Beginpoint: wdata_reg_4_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_3__U/I1[4]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.328
= Slack Time                         0.607
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.707     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.707     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_4_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.924     |
| wdata_4_                           |           |           | 0.011     | 0.026     | 0.055     | 0.328     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.507    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.507    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 123 MET Setup Check
Beginpoint: wdata_reg_2_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_3__U/I1[2]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.328
= Slack Time                         0.608
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.708     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.708     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_2_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.924     |
| wdata_2_                           |           |           | 0.011     | 0.026     | 0.048     | 0.328     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.508    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.508    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 124 MET Setup Check
Beginpoint: wdata_reg_0_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_4__U/I1[0]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.327
= Slack Time                         0.608
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.708     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.708     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_0_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.925     |
| wdata_0_                           |           |           | 0.011     | 0.026     | 0.068     | 0.327     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.508    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.508    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 125 MET Setup Check
Beginpoint: wdata_reg_1_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_3__U/I1[1]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.327
= Slack Time                         0.608
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.708     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.708     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_1_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.925     |
| wdata_1_                           |           |           | 0.011     | 0.026     | 0.054     | 0.327     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.508    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.508    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 126 MET Setup Check
Beginpoint: wdata_reg_6_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_3__U/I1[6]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.327
= Slack Time                         0.608
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.708     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.708     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_6_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.925     |
| wdata_6_                           |           |           | 0.011     | 0.026     | 0.054     | 0.327     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.508    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.508    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 127 MET Setup Check
Beginpoint: wdata_reg_7_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_3__U/I1[7]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.327
= Slack Time                         0.608
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.708     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.708     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_7_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.925     |
| wdata_7_                           |           |           | 0.011     | 0.026     | 0.054     | 0.327     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.508    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.508    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 128 MET Setup Check
Beginpoint: wdata_reg_0_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_1__U/I1[0]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.327
= Slack Time                         0.609
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.709     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.709     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_0_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.925     |
| wdata_0_                           |           |           | 0.010     | 0.026     | 0.068     | 0.327     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.509    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.509    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 129 MET Setup Check
Beginpoint: wdata_reg_3_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_7__U/I1[3]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.325
= Slack Time                         0.611
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.711     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.711     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_3_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.927     |
| wdata_3_                           |           |           | 0.008     | 0.026     | 0.054     | 0.325     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.511    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.511    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 130 MET Setup Check
Beginpoint: wdata_reg_5_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_7__U/I1[5]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.325
= Slack Time                         0.611
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.711     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.711     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_5_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.927     |
| wdata_5_                           |           |           | 0.008     | 0.026     | 0.054     | 0.325     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.511    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.511    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 131 MET Setup Check
Beginpoint: wdata_reg_4_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_7__U/I1[4]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.324
= Slack Time                         0.611
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.711     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.711     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_4_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.928     |
| wdata_4_                           |           |           | 0.008     | 0.026     | 0.055     | 0.324     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.511    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.511    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 132 MET Setup Check
Beginpoint: wdata_reg_2_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_7__U/I1[2]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.324
= Slack Time                         0.611
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.711     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.711     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_2_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.928     |
| wdata_2_                           |           |           | 0.007     | 0.026     | 0.048     | 0.324     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.511    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.511    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 133 MET Setup Check
Beginpoint: wdata_reg_1_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_7__U/I1[1]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.324
= Slack Time                         0.611
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.711     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.711     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_1_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.928     |
| wdata_1_                           |           |           | 0.007     | 0.026     | 0.054     | 0.324     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.511    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.511    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 134 MET Setup Check
Beginpoint: wdata_reg_6_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_7__U/I1[6]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.324
= Slack Time                         0.611
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.711     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.711     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_6_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.928     |
| wdata_6_                           |           |           | 0.007     | 0.026     | 0.054     | 0.324     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.511    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.511    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 135 MET Setup Check
Beginpoint: wdata_reg_7_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_7__U/I1[7]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.324
= Slack Time                         0.611
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.711     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.711     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_7_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.928     |
| wdata_7_                           |           |           | 0.007     | 0.026     | 0.054     | 0.324     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.511    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.511    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 136 MET Setup Check
Beginpoint: wdata_reg_3_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_4__U/I1[3]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.324
= Slack Time                         0.612
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.712     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.712     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_3_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.928     |
| wdata_3_                           |           |           | 0.007     | 0.026     | 0.054     | 0.324     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.512    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.512    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 137 MET Setup Check
Beginpoint: wdata_reg_4_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_4__U/I1[4]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.324
= Slack Time                         0.612
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.712     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.712     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_4_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.928     |
| wdata_4_                           |           |           | 0.007     | 0.026     | 0.055     | 0.324     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.512    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.512    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 138 MET Setup Check
Beginpoint: wdata_reg_5_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_4__U/I1[5]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.324
= Slack Time                         0.612
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.712     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.712     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_5_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.928     |
| wdata_5_                           |           |           | 0.007     | 0.026     | 0.054     | 0.324     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.512    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.512    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 139 MET Setup Check
Beginpoint: wdata_reg_7_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_4__U/I1[7]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.324
= Slack Time                         0.612
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.712     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.712     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_7_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.928     |
| wdata_7_                           |           |           | 0.007     | 0.026     | 0.054     | 0.324     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.512    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.512    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 140 MET Setup Check
Beginpoint: wdata_reg_1_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_4__U/I1[1]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.324
= Slack Time                         0.612
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.712     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.712     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_1_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.929     |
| wdata_1_                           |           |           | 0.007     | 0.026     | 0.054     | 0.324     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.512    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.512    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 141 MET Setup Check
Beginpoint: wdata_reg_6_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_4__U/I1[6]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.324
= Slack Time                         0.612
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.712     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.712     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_6_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.929     |
| wdata_6_                           |           |           | 0.007     | 0.026     | 0.054     | 0.324     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.512    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.512    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 142 MET Setup Check
Beginpoint: wdata_reg_2_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_4__U/I1[2]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.323
= Slack Time                         0.612
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.712     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.712     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_2_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.929     |
| wdata_2_                           |           |           | 0.006     | 0.026     | 0.048     | 0.323     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.512    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.512    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 143 MET Setup Check
Beginpoint: wdata_reg_0_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_2__U/I1[0]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.323
= Slack Time                         0.612
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.712     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.712     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_0_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.929     |
| wdata_0_                           |           |           | 0.006     | 0.026     | 0.068     | 0.323     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.512    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.512    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 144 MET Setup Check
Beginpoint: wdata_reg_0_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_5__U/I1[0]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.320
= Slack Time                         0.615
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.715     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.715     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_0_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.932     |
| wdata_0_                           |           |           | 0.004     | 0.026     | 0.068     | 0.320     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.515    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.515    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 145 MET Setup Check
Beginpoint: wdata_reg_3_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_2__U/I1[3]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.320
= Slack Time                         0.615
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.715     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.715     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_3_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.932     |
| wdata_3_                           |           |           | 0.004     | 0.026     | 0.054     | 0.320     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.515    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.515    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 146 MET Setup Check
Beginpoint: wdata_reg_0_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_6__U/I1[0]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.320
= Slack Time                         0.615
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.715     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.715     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_0_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.932     |
| wdata_0_                           |           |           | 0.003     | 0.026     | 0.068     | 0.320     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.515    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.515    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 147 MET Setup Check
Beginpoint: wdata_reg_1_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_2__U/I1[1]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.320
= Slack Time                         0.615
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.715     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.715     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_1_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.932     |
| wdata_1_                           |           |           | 0.003     | 0.026     | 0.054     | 0.320     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.515    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.515    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 148 MET Setup Check
Beginpoint: wdata_reg_4_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_2__U/I1[4]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.320
= Slack Time                         0.615
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.715     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.715     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_4_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.932     |
| wdata_4_                           |           |           | 0.003     | 0.026     | 0.055     | 0.320     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.515    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.515    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 149 MET Setup Check
Beginpoint: wdata_reg_5_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_2__U/I1[5]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.320
= Slack Time                         0.615
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.715     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.715     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_5_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.932     |
| wdata_5_                           |           |           | 0.003     | 0.026     | 0.054     | 0.320     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.515    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.515    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 150 MET Setup Check
Beginpoint: wdata_reg_7_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_2__U/I1[7]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.320
= Slack Time                         0.615
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.715     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.715     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_7_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.932     |
| wdata_7_                           |           |           | 0.003     | 0.026     | 0.054     | 0.320     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.515    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.515    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 151 MET Setup Check
Beginpoint: wdata_reg_6_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_2__U/I1[6]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.320
= Slack Time                         0.615
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.715     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.715     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_6_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.932     |
| wdata_6_                           |           |           | 0.003     | 0.026     | 0.054     | 0.320     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.515    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.515    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 152 MET Setup Check
Beginpoint: wdata_reg_2_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_2__U/I1[2]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.320
= Slack Time                         0.615
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.715     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.715     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_2_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.932     |
| wdata_2_                           |           |           | 0.003     | 0.026     | 0.048     | 0.320     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.515    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.515    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 153 MET Setup Check
Beginpoint: wdata_reg_3_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_5__U/I1[3]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.320
= Slack Time                         0.615
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.715     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.715     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_3_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.932     |
| wdata_3_                           |           |           | 0.003     | 0.026     | 0.054     | 0.320     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.515    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.515    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 154 MET Setup Check
Beginpoint: wdata_reg_5_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_5__U/I1[5]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.320
= Slack Time                         0.615
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.715     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.715     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_5_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.932     |
| wdata_5_                           |           |           | 0.003     | 0.026     | 0.054     | 0.320     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.515    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.515    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 155 MET Setup Check
Beginpoint: wdata_reg_4_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_5__U/I1[4]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.320
= Slack Time                         0.616
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.716     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.716     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_4_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.933     |
| wdata_4_                           |           |           | 0.003     | 0.026     | 0.055     | 0.320     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.516    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.516    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 156 MET Setup Check
Beginpoint: wdata_reg_2_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_6__U/I1[2]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.319
= Slack Time                         0.616
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.716     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.716     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_2_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.933     |
| wdata_2_                           |           |           | 0.003     | 0.026     | 0.048     | 0.319     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.516    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.516    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 157 MET Setup Check
Beginpoint: wdata_reg_2_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_5__U/I1[2]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.319
= Slack Time                         0.616
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.716     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.716     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_2_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.933     |
| wdata_2_                           |           |           | 0.003     | 0.026     | 0.048     | 0.319     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.516    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.516    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 158 MET Setup Check
Beginpoint: wdata_reg_5_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_6__U/I1[5]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.319
= Slack Time                         0.616
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.716     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.716     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_5_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.933     |
| wdata_5_                           |           |           | 0.002     | 0.026     | 0.054     | 0.319     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.516    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.516    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 159 MET Setup Check
Beginpoint: wdata_reg_1_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_5__U/I1[1]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.319
= Slack Time                         0.616
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.716     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.716     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_1_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.933     |
| wdata_1_                           |           |           | 0.002     | 0.026     | 0.054     | 0.319     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.516    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.516    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 160 MET Setup Check
Beginpoint: wdata_reg_6_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_5__U/I1[6]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.319
= Slack Time                         0.616
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.716     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.716     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_6_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.933     |
| wdata_6_                           |           |           | 0.002     | 0.026     | 0.054     | 0.319     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.516    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.516    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 161 MET Setup Check
Beginpoint: wdata_reg_7_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_5__U/I1[7]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.319
= Slack Time                         0.616
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.716     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.716     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_7_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.933     |
| wdata_7_                           |           |           | 0.002     | 0.026     | 0.054     | 0.319     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.516    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.516    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 162 MET Setup Check
Beginpoint: wdata_reg_4_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_6__U/I1[4]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.319
= Slack Time                         0.616
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.716     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.716     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_4_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.933     |
| wdata_4_                           |           |           | 0.002     | 0.026     | 0.055     | 0.319     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.516    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.516    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 163 MET Setup Check
Beginpoint: wdata_reg_3_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_6__U/I1[3]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.319
= Slack Time                         0.616
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.716     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.716     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_3_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.933     |
| wdata_3_                           |           |           | 0.002     | 0.026     | 0.054     | 0.319     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.516    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.516    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 164 MET Setup Check
Beginpoint: wdata_reg_6_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_6__U/I1[6]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.319
= Slack Time                         0.616
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.716     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.716     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_6_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.933     |
| wdata_6_                           |           |           | 0.002     | 0.026     | 0.054     | 0.319     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.516    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.516    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 165 MET Setup Check
Beginpoint: wdata_reg_1_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_6__U/I1[1]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.319
= Slack Time                         0.617
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.717     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.717     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_1_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.933     |
| wdata_1_                           |           |           | 0.002     | 0.026     | 0.054     | 0.319     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.517    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.517    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 166 MET Setup Check
Beginpoint: wdata_reg_7_/Q
triggered with leading edge of wclk2x
Endpoint: fifomem/genblk1_6__U/I1[7]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.095
+ Phase Shift                        0.900
- Uncertainty                        0.160
= Required Time                      0.935
- Arrival Time                       0.318
= Slack Time                         0.617
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk2x                             |           |           | 0.000     | 0.000     |           | 0.100     | 0.717     |
| wclk2x                             |           |           | 0.000     | 0.000     | 2.506     | 0.100     | 0.717     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wdata_reg_7_                       | CLK->Q    | DFFARX1_RVT| 0.217     | 0.026     |           | 0.317     | 0.934     |
| wdata_7_                           |           |           | 0.002     | 0.026     | 0.054     | 0.318     | 0.935     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -0.517    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -0.517    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 167 MET Setup Check
Beginpoint: wptr_full/wbin_reg_8_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_1__U/CSB1
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.071
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.669
- Arrival Time                       0.533
= Slack Time                         1.136
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.236     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.236     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_8_              | CLK->Q    | DFFARX1_RVT| 0.282     | 0.091     |           | 0.382     | 1.518     |
| wptr_full/waddr[8]                 |           |           | 0.001     | 0.091     | 0.013     | 0.383     | 1.519     |
| fifomem/plcgopbuf_st1              | A->Y      | INVX1_RVT | 0.027     | 0.045     |           | 0.410     | 1.546     |
| fifomem/n_84                       |           |           | 0.000     | 0.045     | 0.002     | 0.410     | 1.546     |
| fifomem/g253__1617                 | A1->Y     | NAND2X0_RVT| 0.059     | 0.070     |           | 0.469     | 1.605     |
| fifomem/n_16                       |           |           | 0.000     | 0.070     | 0.006     | 0.469     | 1.605     |
| fifomem/g246__6260                 | A2->Y     | OR2X1_RVT | 0.057     | 0.024     |           | 0.526     | 1.662     |
| fifomem/n_29                       |           |           | 0.007     | 0.024     | 0.016     | 0.533     | 1.669     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.036    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.036    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 168 MET Setup Check
Beginpoint: wptr_full/wbin_reg_8_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_0__U/CSB1
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.071
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.669
- Arrival Time                       0.530
= Slack Time                         1.139
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.239     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.239     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_8_              | CLK->Q    | DFFARX1_RVT| 0.282     | 0.091     |           | 0.382     | 1.520     |
| wptr_full/waddr[8]                 |           |           | 0.001     | 0.091     | 0.013     | 0.383     | 1.521     |
| fifomem/plcgopbuf_st1              | A->Y      | INVX1_RVT | 0.027     | 0.045     |           | 0.410     | 1.549     |
| fifomem/n_84                       |           |           | 0.000     | 0.045     | 0.002     | 0.410     | 1.549     |
| fifomem/g256__1705                 | A1->Y     | NAND2X0_RVT| 0.059     | 0.059     |           | 0.469     | 1.608     |
| fifomem/n_13                       |           |           | 0.000     | 0.059     | 0.002     | 0.470     | 1.608     |
| fifomem/g248__8428                 | A2->Y     | OR2X1_RVT | 0.054     | 0.024     |           | 0.524     | 1.662     |
| fifomem/n_28                       |           |           | 0.007     | 0.024     | 0.017     | 0.530     | 1.669     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.039    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.039    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 169 MET Setup Check
Beginpoint: wptr_full/wbin_reg_8_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_5__U/CSB1
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.075
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.665
- Arrival Time                       0.525
= Slack Time                         1.139
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.239     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.239     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_8_              | CLK->Q    | DFFARX1_RVT| 0.282     | 0.091     |           | 0.382     | 1.521     |
| wptr_full/waddr[8]                 |           |           | 0.001     | 0.091     | 0.013     | 0.383     | 1.522     |
| fifomem/plcgopbuf_st1              | A->Y      | INVX1_RVT | 0.027     | 0.045     |           | 0.410     | 1.549     |
| fifomem/n_84                       |           |           | 0.000     | 0.045     | 0.002     | 0.410     | 1.549     |
| fifomem/g253__1617                 | A1->Y     | NAND2X0_RVT| 0.059     | 0.070     |           | 0.469     | 1.608     |
| fifomem/n_16                       |           |           | 0.003     | 0.070     | 0.006     | 0.472     | 1.611     |
| fifomem/g252                       | A->Y      | INVX1_RVT | 0.021     | 0.034     |           | 0.493     | 1.632     |
| fifomem/n_17                       |           |           | 0.000     | 0.034     | 0.001     | 0.493     | 1.632     |
| fifomem/g244__2398                 | A1->Y     | NAND2X0_RVT| 0.030     | 0.044     |           | 0.523     | 1.662     |
| fifomem/n_33                       |           |           | 0.003     | 0.044     | 0.005     | 0.525     | 1.665     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.039    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.039    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 170 MET Setup Check
Beginpoint: wptr_full/wbin_reg_7_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_2__U/CSB1
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.071
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.669
- Arrival Time                       0.527
= Slack Time                         1.142
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.242     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.242     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_7_              | CLK->Q    | DFFARX1_RVT| 0.278     | 0.086     |           | 0.378     | 1.520     |
| wptr_full/waddr[7]                 |           |           | 0.001     | 0.086     | 0.013     | 0.379     | 1.521     |
| fifomem/g259                       | A->Y      | INVX1_RVT | 0.027     | 0.043     |           | 0.406     | 1.548     |
| fifomem/n_10                       |           |           | 0.000     | 0.043     | 0.002     | 0.406     | 1.548     |
| fifomem/g254__2802                 | A2->Y     | NAND2X0_RVT| 0.059     | 0.067     |           | 0.466     | 1.607     |
| fifomem/n_15                       |           |           | 0.003     | 0.067     | 0.006     | 0.468     | 1.610     |
| fifomem/g247__4319                 | A2->Y     | OR2X1_RVT | 0.056     | 0.024     |           | 0.524     | 1.666     |
| fifomem/n_30                       |           |           | 0.003     | 0.024     | 0.005     | 0.527     | 1.669     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.042    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.042    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 171 MET Setup Check
Beginpoint: wptr_full/wbin_reg_8_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_4__U/CSB1
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.075
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.665
- Arrival Time                       0.521
= Slack Time                         1.144
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.244     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.244     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_8_              | CLK->Q    | DFFARX1_RVT| 0.282     | 0.091     |           | 0.382     | 1.526     |
| wptr_full/waddr[8]                 |           |           | 0.001     | 0.091     | 0.013     | 0.383     | 1.526     |
| fifomem/plcgopbuf_st1              | A->Y      | INVX1_RVT | 0.027     | 0.045     |           | 0.410     | 1.554     |
| fifomem/n_84                       |           |           | 0.000     | 0.045     | 0.002     | 0.410     | 1.554     |
| fifomem/g256__1705                 | A1->Y     | NAND2X0_RVT| 0.059     | 0.059     |           | 0.469     | 1.613     |
| fifomem/n_13                       |           |           | 0.000     | 0.059     | 0.002     | 0.469     | 1.613     |
| fifomem/g255                       | A->Y      | INVX1_RVT | 0.020     | 0.030     |           | 0.490     | 1.634     |
| fifomem/n_14                       |           |           | 0.000     | 0.030     | 0.001     | 0.490     | 1.634     |
| fifomem/g250__6783                 | A1->Y     | NAND2X0_RVT| 0.028     | 0.044     |           | 0.518     | 1.662     |
| fifomem/n_32                       |           |           | 0.002     | 0.044     | 0.007     | 0.521     | 1.665     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.044    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.044    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 172 MET Setup Check
Beginpoint: wptr_full/wbin_reg_7_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_6__U/CSB1
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.070
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.670
- Arrival Time                       0.525
= Slack Time                         1.145
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.245     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.245     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_7_              | CLK->Q    | DFFARX1_RVT| 0.278     | 0.086     |           | 0.378     | 1.523     |
| wptr_full/waddr[7]                 |           |           | 0.001     | 0.086     | 0.013     | 0.379     | 1.524     |
| fifomem/g259                       | A->Y      | INVX1_RVT | 0.027     | 0.043     |           | 0.406     | 1.551     |
| fifomem/n_10                       |           |           | 0.000     | 0.043     | 0.002     | 0.406     | 1.551     |
| fifomem/g254__2802                 | A2->Y     | NAND2X0_RVT| 0.059     | 0.067     |           | 0.466     | 1.610     |
| fifomem/n_15                       |           |           | 0.003     | 0.067     | 0.006     | 0.468     | 1.613     |
| fifomem/g249__5526                 | A2->Y     | OR2X1_RVT | 0.056     | 0.021     |           | 0.524     | 1.669     |
| fifomem/n_34                       |           |           | 0.000     | 0.021     |           | 0.525     | 1.669     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.045    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.045    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 173 MET Setup Check
Beginpoint: wptr_full/wbin_reg_7_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_3__U/CSB1
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.071
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.669
- Arrival Time                       0.494
= Slack Time                         1.175
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.275     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.275     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_7_              | CLK->Q    | DFFARX1_RVT| 0.265     | 0.086     |           | 0.364     | 1.540     |
| wptr_full/waddr[7]                 |           |           | 0.001     | 0.086     | 0.013     | 0.366     | 1.541     |
| fifomem/g257__5122                 | A2->Y     | NAND2X0_RVT| 0.067     | 0.056     |           | 0.432     | 1.607     |
| fifomem/n_12                       |           |           | 0.000     | 0.056     | 0.001     | 0.433     | 1.608     |
| fifomem/g245__5107                 | A2->Y     | OR2X1_RVT | 0.053     | 0.024     |           | 0.486     | 1.661     |
| fifomem/n_31                       |           |           | 0.008     | 0.024     | 0.019     | 0.494     | 1.669     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.075    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.075    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 174 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_7_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_0__U/CSB2
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.071
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.749
- Arrival Time                       0.522
= Slack Time                         1.227
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.327     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.327     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_7_             | CLK->Q    | DFFARX1_RVT| 0.269     | 0.074     |           | 0.369     | 1.596     |
| rptr_empty/raddr[7]                |           |           | 0.001     | 0.074     | 0.011     | 0.370     | 1.597     |
| fifomem/g276                       | A->Y      | INVX1_RVT | 0.027     | 0.040     |           | 0.397     | 1.624     |
| fifomem/n_1                        |           |           | 0.000     | 0.040     | 0.001     | 0.397     | 1.624     |
| fifomem/g273__2883                 | A2->Y     | NAND2X0_RVT| 0.059     | 0.058     |           | 0.456     | 1.683     |
| fifomem/n_4                        |           |           | 0.000     | 0.058     | 0.002     | 0.456     | 1.683     |
| fifomem/g265__5115                 | A2->Y     | OR2X1_RVT | 0.054     | 0.024     |           | 0.510     | 1.737     |
| fifomem/n_36                       |           |           | 0.012     | 0.024     | 0.025     | 0.522     | 1.749     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.127    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.127    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 175 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_7_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_4__U/CSB2
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.076
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.744
- Arrival Time                       0.508
= Slack Time                         1.236
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.336     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.336     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_7_             | CLK->Q    | DFFARX1_RVT| 0.269     | 0.074     |           | 0.369     | 1.605     |
| rptr_empty/raddr[7]                |           |           | 0.001     | 0.074     | 0.011     | 0.370     | 1.606     |
| fifomem/g276                       | A->Y      | INVX1_RVT | 0.027     | 0.040     |           | 0.397     | 1.633     |
| fifomem/n_1                        |           |           | 0.000     | 0.040     | 0.001     | 0.397     | 1.633     |
| fifomem/g273__2883                 | A2->Y     | NAND2X0_RVT| 0.059     | 0.058     |           | 0.456     | 1.692     |
| fifomem/n_4                        |           |           | 0.000     | 0.058     | 0.002     | 0.456     | 1.692     |
| fifomem/g272                       | A->Y      | INVX1_RVT | 0.020     | 0.030     |           | 0.476     | 1.712     |
| fifomem/n_5                        |           |           | 0.000     | 0.030     | 0.001     | 0.476     | 1.712     |
| fifomem/g267__4733                 | A1->Y     | NAND2X0_RVT| 0.028     | 0.044     |           | 0.504     | 1.740     |
| fifomem/n_40                       |           |           | 0.004     | 0.044     | 0.011     | 0.508     | 1.744     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.136    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.136    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 176 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_7_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_6__U/CSB2
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.070
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.750
- Arrival Time                       0.513
= Slack Time                         1.237
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.337     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.337     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_7_             | CLK->Q    | DFFARX1_RVT| 0.269     | 0.074     |           | 0.369     | 1.606     |
| rptr_empty/raddr[7]                |           |           | 0.001     | 0.074     | 0.011     | 0.370     | 1.607     |
| fifomem/g276                       | A->Y      | INVX1_RVT | 0.027     | 0.040     |           | 0.397     | 1.634     |
| fifomem/n_1                        |           |           | 0.000     | 0.040     | 0.001     | 0.397     | 1.634     |
| fifomem/g271__9945                 | A2->Y     | NAND2X0_RVT| 0.057     | 0.058     |           | 0.454     | 1.691     |
| fifomem/n_6                        |           |           | 0.000     | 0.058     | 0.002     | 0.454     | 1.691     |
| fifomem/g266__7482                 | A2->Y     | OR2X1_RVT | 0.054     | 0.020     |           | 0.508     | 1.745     |
| fifomem/n_42                       |           |           | 0.005     | 0.020     | 0.013     | 0.513     | 1.750     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.137    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.137    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 177 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_7_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_2__U/CSB2
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.071
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.749
- Arrival Time                       0.510
= Slack Time                         1.239
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.339     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.339     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_7_             | CLK->Q    | DFFARX1_RVT| 0.269     | 0.074     |           | 0.369     | 1.608     |
| rptr_empty/raddr[7]                |           |           | 0.001     | 0.074     | 0.011     | 0.370     | 1.609     |
| fifomem/g276                       | A->Y      | INVX1_RVT | 0.027     | 0.040     |           | 0.397     | 1.636     |
| fifomem/n_1                        |           |           | 0.000     | 0.040     | 0.001     | 0.397     | 1.636     |
| fifomem/g271__9945                 | A2->Y     | NAND2X0_RVT| 0.057     | 0.058     |           | 0.454     | 1.693     |
| fifomem/n_6                        |           |           | 0.000     | 0.058     | 0.002     | 0.455     | 1.693     |
| fifomem/g264__1881                 | A2->Y     | OR2X1_RVT | 0.054     | 0.024     |           | 0.508     | 1.747     |
| fifomem/n_38                       |           |           | 0.002     | 0.024     | 0.004     | 0.510     | 1.749     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.139    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.139    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 178 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_8_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_1__U/CSB2
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.071
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.749
- Arrival Time                       0.508
= Slack Time                         1.241
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.341     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.341     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_8_             | CLK->Q    | DFFARX1_RVT| 0.264     | 0.068     |           | 0.364     | 1.605     |
| rptr_empty/raddr[8]                |           |           | 0.001     | 0.068     | 0.009     | 0.365     | 1.605     |
| fifomem/g277                       | A->Y      | INVX1_RVT | 0.027     | 0.038     |           | 0.392     | 1.632     |
| fifomem/n_0                        |           |           | 0.000     | 0.038     | 0.001     | 0.392     | 1.633     |
| fifomem/g270__9315                 | A1->Y     | NAND2X0_RVT| 0.055     | 0.066     |           | 0.447     | 1.688     |
| fifomem/n_7                        |           |           | 0.000     | 0.066     | 0.002     | 0.447     | 1.688     |
| fifomem/g263__6131                 | A2->Y     | OR2X1_RVT | 0.056     | 0.024     |           | 0.503     | 1.744     |
| fifomem/n_37                       |           |           | 0.005     | 0.024     | 0.013     | 0.508     | 1.749     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.141    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.141    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 179 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_8_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_5__U/CSB2
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.076
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.744
- Arrival Time                       0.502
= Slack Time                         1.242
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.342     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.342     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_8_             | CLK->Q    | DFFARX1_RVT| 0.264     | 0.068     |           | 0.364     | 1.606     |
| rptr_empty/raddr[8]                |           |           | 0.001     | 0.068     | 0.009     | 0.365     | 1.607     |
| fifomem/g277                       | A->Y      | INVX1_RVT | 0.027     | 0.038     |           | 0.392     | 1.634     |
| fifomem/n_0                        |           |           | 0.000     | 0.038     | 0.001     | 0.392     | 1.634     |
| fifomem/g270__9315                 | A1->Y     | NAND2X0_RVT| 0.055     | 0.066     |           | 0.447     | 1.689     |
| fifomem/n_7                        |           |           | 0.000     | 0.066     | 0.002     | 0.447     | 1.690     |
| fifomem/g269                       | A->Y      | INVX1_RVT | 0.021     | 0.033     |           | 0.468     | 1.710     |
| fifomem/n_8                        |           |           | 0.000     | 0.033     | 0.001     | 0.468     | 1.710     |
| fifomem/g261__8246                 | A1->Y     | NAND2X0_RVT| 0.029     | 0.044     |           | 0.498     | 1.740     |
| fifomem/n_41                       |           |           | 0.004     | 0.044     | 0.012     | 0.502     | 1.744     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.142    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.142    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 180 MET Setup Check
Beginpoint: wptr_full/wbin_reg_7_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_7__U/CSB1
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.076
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.664
- Arrival Time                       0.419
= Slack Time                         1.244
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.344     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.344     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_7_              | CLK->Q    | DFFARX1_RVT| 0.265     | 0.086     |           | 0.364     | 1.609     |
| wptr_full/waddr[7]                 |           |           | 0.001     | 0.086     | 0.013     | 0.366     | 1.610     |
| fifomem/g251__3680                 | A3->Y     | NAND3X0_RVT| 0.050     | 0.047     |           | 0.416     | 1.660     |
| fifomem/n_35                       |           |           | 0.004     | 0.047     | 0.010     | 0.419     | 1.664     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.144    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.144    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 181 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_7_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_3__U/CSB2
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.071
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.749
- Arrival Time                       0.474
= Slack Time                         1.275
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.375     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.375     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_7_             | CLK->Q    | DFFARX1_RVT| 0.255     | 0.073     |           | 0.355     | 1.630     |
| rptr_empty/raddr[7]                |           |           | 0.001     | 0.073     | 0.011     | 0.356     | 1.632     |
| fifomem/g274__2346                 | A2->Y     | NAND2X0_RVT| 0.062     | 0.051     |           | 0.418     | 1.694     |
| fifomem/n_3                        |           |           | 0.000     | 0.051     | 0.001     | 0.418     | 1.694     |
| fifomem/g262__7098                 | A2->Y     | OR2X1_RVT | 0.052     | 0.024     |           | 0.470     | 1.745     |
| fifomem/n_39                       |           |           | 0.004     | 0.024     | 0.011     | 0.474     | 1.749     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.175    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.175    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 182 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_9_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_7__U/CSB2
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.075
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.745
- Arrival Time                       0.409
= Slack Time                         1.336
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.436     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.436     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_9_             | CLK->Q    | DFFARX1_RVT| 0.265     | 0.086     |           | 0.364     | 1.700     |
| rptr_empty/raddr[9]                |           |           | 0.000     | 0.086     | 0.012     | 0.365     | 1.701     |
| fifomem/g268__6161                 | A1->Y     | NAND3X0_RVT| 0.042     | 0.043     |           | 0.407     | 1.743     |
| fifomem/n_43                       |           |           | 0.002     | 0.043     | 0.003     | 0.409     | 1.744     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.236    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.236    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 183 MET Setup Check
Beginpoint: sync_r2w/wq1_rptr_reg_1_/Q
triggered with leading edge of wclk
Endpoint: sync_r2w/wq2_rptr_reg_1_/D
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.062
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.678
- Arrival Time                       0.331
= Slack Time                         1.347
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.447     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.447     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| sync_r2w/wq1_rptr_reg_1_           | CLK->Q    | DFFARX1_RVT| 0.230     | 0.031     |           | 0.330     | 1.677     |
| sync_r2w/wq1_rptr_1_               |           |           | 0.001     | 0.031     | 0.002     | 0.331     | 1.678     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.247    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.247    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 184 MET Setup Check
Beginpoint: sync_r2w/wq1_rptr_reg_0_/Q
triggered with leading edge of wclk
Endpoint: sync_r2w/wq2_rptr_reg_0_/D
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.062
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.678
- Arrival Time                       0.330
= Slack Time                         1.348
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.448     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.448     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| sync_r2w/wq1_rptr_reg_0_           | CLK->Q    | DFFARX1_RVT| 0.230     | 0.031     |           | 0.330     | 1.678     |
| sync_r2w/wq1_rptr_0_               |           |           | 0.001     | 0.031     | 0.002     | 0.330     | 1.678     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.248    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.248    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 185 MET Setup Check
Beginpoint: sync_r2w/wq1_rptr_reg_2_/Q
triggered with leading edge of wclk
Endpoint: sync_r2w/wq2_rptr_reg_2_/D
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.062
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.678
- Arrival Time                       0.330
= Slack Time                         1.348
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.448     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.448     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| sync_r2w/wq1_rptr_reg_2_           | CLK->Q    | DFFARX1_RVT| 0.230     | 0.031     |           | 0.330     | 1.678     |
| sync_r2w/wq1_rptr_2_               |           |           | 0.001     | 0.031     | 0.001     | 0.330     | 1.678     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.248    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.248    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 186 MET Setup Check
Beginpoint: sync_r2w/wq1_rptr_reg_3_/Q
triggered with leading edge of wclk
Endpoint: sync_r2w/wq2_rptr_reg_3_/D
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.062
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.678
- Arrival Time                       0.330
= Slack Time                         1.348
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.448     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.448     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| sync_r2w/wq1_rptr_reg_3_           | CLK->Q    | DFFARX1_RVT| 0.230     | 0.031     |           | 0.330     | 1.678     |
| sync_r2w/wq1_rptr_3_               |           |           | 0.001     | 0.031     | 0.001     | 0.330     | 1.678     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.248    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.248    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 187 MET Setup Check
Beginpoint: sync_r2w/wq1_rptr_reg_9_/Q
triggered with leading edge of wclk
Endpoint: sync_r2w/wq2_rptr_reg_9_/D
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.062
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.678
- Arrival Time                       0.330
= Slack Time                         1.348
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.448     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.448     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| sync_r2w/wq1_rptr_reg_9_           | CLK->Q    | DFFARX1_RVT| 0.230     | 0.031     |           | 0.330     | 1.678     |
| sync_r2w/wq1_rptr_9_               |           |           | 0.001     | 0.031     | 0.001     | 0.330     | 1.678     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.248    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.248    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 188 MET Setup Check
Beginpoint: sync_r2w/wq1_rptr_reg_4_/Q
triggered with leading edge of wclk
Endpoint: sync_r2w/wq2_rptr_reg_4_/D
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.062
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.678
- Arrival Time                       0.330
= Slack Time                         1.348
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.448     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.448     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| sync_r2w/wq1_rptr_reg_4_           | CLK->Q    | DFFARX1_RVT| 0.230     | 0.031     |           | 0.330     | 1.678     |
| sync_r2w/wq1_rptr_4_               |           |           | 0.000     | 0.031     | 0.001     | 0.330     | 1.678     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.248    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.248    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 189 MET Setup Check
Beginpoint: sync_r2w/wq1_rptr_reg_5_/Q
triggered with leading edge of wclk
Endpoint: sync_r2w/wq2_rptr_reg_5_/D
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.062
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.678
- Arrival Time                       0.330
= Slack Time                         1.348
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.448     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.448     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| sync_r2w/wq1_rptr_reg_5_           | CLK->Q    | DFFARX1_RVT| 0.230     | 0.031     |           | 0.330     | 1.678     |
| sync_r2w/wq1_rptr_5_               |           |           | 0.000     | 0.031     | 0.001     | 0.330     | 1.678     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.248    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.248    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 190 MET Setup Check
Beginpoint: sync_r2w/wq1_rptr_reg_8_/Q
triggered with leading edge of wclk
Endpoint: sync_r2w/wq2_rptr_reg_8_/D
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.062
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.678
- Arrival Time                       0.330
= Slack Time                         1.348
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.448     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.448     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| sync_r2w/wq1_rptr_reg_8_           | CLK->Q    | DFFARX1_RVT| 0.230     | 0.031     |           | 0.330     | 1.678     |
| sync_r2w/wq1_rptr_8_               |           |           | 0.000     | 0.031     | 0.001     | 0.330     | 1.678     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.248    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.248    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 191 MET Setup Check
Beginpoint: sync_r2w/wq1_rptr_reg_7_/Q
triggered with leading edge of wclk
Endpoint: sync_r2w/wq2_rptr_reg_7_/D
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.062
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.678
- Arrival Time                       0.330
= Slack Time                         1.348
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.448     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.448     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| sync_r2w/wq1_rptr_reg_7_           | CLK->Q    | DFFARX1_RVT| 0.230     | 0.031     |           | 0.330     | 1.678     |
| sync_r2w/wq1_rptr_7_               |           |           | 0.000     | 0.031     | 0.001     | 0.330     | 1.678     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.248    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.248    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 192 MET Setup Check
Beginpoint: sync_r2w/wq1_rptr_reg_6_/Q
triggered with leading edge of wclk
Endpoint: sync_r2w/wq2_rptr_reg_6_/D
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.062
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.678
- Arrival Time                       0.330
= Slack Time                         1.348
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.448     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.448     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| sync_r2w/wq1_rptr_reg_6_           | CLK->Q    | DFFARX1_RVT| 0.230     | 0.031     |           | 0.330     | 1.678     |
| sync_r2w/wq1_rptr_6_               |           |           | 0.000     | 0.031     | 0.001     | 0.330     | 1.678     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.248    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.248    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 193 MET Setup Check
Beginpoint: sync_r2w/wq1_rptr_reg_10_/Q
triggered with leading edge of wclk
Endpoint: sync_r2w/wq2_rptr_reg_10_/D
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.062
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.678
- Arrival Time                       0.330
= Slack Time                         1.348
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.448     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.448     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| sync_r2w/wq1_rptr_reg_10_          | CLK->Q    | DFFARX1_RVT| 0.230     | 0.031     |           | 0.330     | 1.678     |
| sync_r2w/wq1_rptr_10_              |           |           | 0.000     | 0.031     | 0.001     | 0.330     | 1.678     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.248    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.248    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 194 MET Setup Check
Beginpoint: wptr_full/wbin_reg_2_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_3__U/A1[2]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.077
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.817
- Arrival Time                       0.393
= Slack Time                         1.425
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.525     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.525     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_2_              | CLK->Q    | DFFARX1_RVT| 0.274     | 0.081     |           | 0.374     | 1.799     |
| wptr_full/waddr[2]                 |           |           | 0.019     | 0.081     | 0.085     | 0.393     | 1.817     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.325    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.325    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 195 MET Setup Check
Beginpoint: sync_w2r/rq1_wptr_reg_0_/Q
triggered with leading edge of rclk
Endpoint: sync_w2r/rq2_wptr_reg_0_/D
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.062
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.758
- Arrival Time                       0.330
= Slack Time                         1.428
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.528     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.528     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| sync_w2r/rq1_wptr_reg_0_           | CLK->Q    | DFFARX1_RVT| 0.230     | 0.031     |           | 0.330     | 1.758     |
| sync_w2r/rq1_wptr_0_               |           |           | 0.001     | 0.031     | 0.001     | 0.330     | 1.758     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.328    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.328    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 196 MET Setup Check
Beginpoint: sync_w2r/rq1_wptr_reg_9_/Q
triggered with leading edge of rclk
Endpoint: sync_w2r/rq2_wptr_reg_9_/D
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.062
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.758
- Arrival Time                       0.330
= Slack Time                         1.428
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.528     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.528     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| sync_w2r/rq1_wptr_reg_9_           | CLK->Q    | DFFARX1_RVT| 0.230     | 0.031     |           | 0.330     | 1.758     |
| sync_w2r/rq1_wptr_9_               |           |           | 0.001     | 0.031     | 0.001     | 0.330     | 1.758     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.328    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.328    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 197 MET Setup Check
Beginpoint: sync_w2r/rq1_wptr_reg_4_/Q
triggered with leading edge of rclk
Endpoint: sync_w2r/rq2_wptr_reg_4_/D
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.062
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.758
- Arrival Time                       0.330
= Slack Time                         1.428
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.528     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.528     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| sync_w2r/rq1_wptr_reg_4_           | CLK->Q    | DFFARX1_RVT| 0.230     | 0.031     |           | 0.330     | 1.758     |
| sync_w2r/rq1_wptr_4_               |           |           | 0.000     | 0.031     | 0.001     | 0.330     | 1.758     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.328    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.328    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 198 MET Setup Check
Beginpoint: sync_w2r/rq1_wptr_reg_5_/Q
triggered with leading edge of rclk
Endpoint: sync_w2r/rq2_wptr_reg_5_/D
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.062
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.758
- Arrival Time                       0.330
= Slack Time                         1.428
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.528     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.528     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| sync_w2r/rq1_wptr_reg_5_           | CLK->Q    | DFFARX1_RVT| 0.230     | 0.031     |           | 0.330     | 1.758     |
| sync_w2r/rq1_wptr_5_               |           |           | 0.000     | 0.031     | 0.001     | 0.330     | 1.758     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.328    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.328    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 199 MET Setup Check
Beginpoint: sync_w2r/rq1_wptr_reg_1_/Q
triggered with leading edge of rclk
Endpoint: sync_w2r/rq2_wptr_reg_1_/D
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.062
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.758
- Arrival Time                       0.330
= Slack Time                         1.428
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.528     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.528     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| sync_w2r/rq1_wptr_reg_1_           | CLK->Q    | DFFARX1_RVT| 0.230     | 0.031     |           | 0.330     | 1.758     |
| sync_w2r/rq1_wptr_1_               |           |           | 0.000     | 0.031     | 0.001     | 0.330     | 1.758     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.328    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.328    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 200 MET Setup Check
Beginpoint: sync_w2r/rq1_wptr_reg_6_/Q
triggered with leading edge of rclk
Endpoint: sync_w2r/rq2_wptr_reg_6_/D
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.062
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.758
- Arrival Time                       0.330
= Slack Time                         1.428
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.528     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.528     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| sync_w2r/rq1_wptr_reg_6_           | CLK->Q    | DFFARX1_RVT| 0.230     | 0.031     |           | 0.330     | 1.758     |
| sync_w2r/rq1_wptr_6_               |           |           | 0.000     | 0.031     | 0.001     | 0.330     | 1.758     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.328    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.328    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 201 MET Setup Check
Beginpoint: sync_w2r/rq1_wptr_reg_2_/Q
triggered with leading edge of rclk
Endpoint: sync_w2r/rq2_wptr_reg_2_/D
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.062
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.758
- Arrival Time                       0.330
= Slack Time                         1.428
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.528     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.528     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| sync_w2r/rq1_wptr_reg_2_           | CLK->Q    | DFFARX1_RVT| 0.230     | 0.031     |           | 0.330     | 1.758     |
| sync_w2r/rq1_wptr_2_               |           |           | 0.000     | 0.031     | 0.001     | 0.330     | 1.758     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.328    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.328    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 202 MET Setup Check
Beginpoint: sync_w2r/rq1_wptr_reg_3_/Q
triggered with leading edge of rclk
Endpoint: sync_w2r/rq2_wptr_reg_3_/D
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.062
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.758
- Arrival Time                       0.330
= Slack Time                         1.428
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.528     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.528     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| sync_w2r/rq1_wptr_reg_3_           | CLK->Q    | DFFARX1_RVT| 0.230     | 0.031     |           | 0.330     | 1.758     |
| sync_w2r/rq1_wptr_3_               |           |           | 0.000     | 0.031     | 0.001     | 0.330     | 1.758     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.328    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.328    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 203 MET Setup Check
Beginpoint: sync_w2r/rq1_wptr_reg_7_/Q
triggered with leading edge of rclk
Endpoint: sync_w2r/rq2_wptr_reg_7_/D
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.062
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.758
- Arrival Time                       0.330
= Slack Time                         1.428
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.528     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.528     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| sync_w2r/rq1_wptr_reg_7_           | CLK->Q    | DFFARX1_RVT| 0.230     | 0.031     |           | 0.330     | 1.758     |
| sync_w2r/rq1_wptr_7_               |           |           | 0.000     | 0.031     | 0.001     | 0.330     | 1.758     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.328    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.328    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 204 MET Setup Check
Beginpoint: sync_w2r/rq1_wptr_reg_8_/Q
triggered with leading edge of rclk
Endpoint: sync_w2r/rq2_wptr_reg_8_/D
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.062
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.758
- Arrival Time                       0.330
= Slack Time                         1.428
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.528     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.528     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| sync_w2r/rq1_wptr_reg_8_           | CLK->Q    | DFFARX1_RVT| 0.230     | 0.031     |           | 0.330     | 1.758     |
| sync_w2r/rq1_wptr_8_               |           |           | 0.000     | 0.031     | 0.001     | 0.330     | 1.758     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.328    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.328    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 205 MET Setup Check
Beginpoint: sync_w2r/rq1_wptr_reg_10_/Q
triggered with leading edge of rclk
Endpoint: sync_w2r/rq2_wptr_reg_10_/D
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                              0.062
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.758
- Arrival Time                       0.330
= Slack Time                         1.428
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.528     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.528     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| sync_w2r/rq1_wptr_reg_10_          | CLK->Q    | DFFARX1_RVT| 0.230     | 0.031     |           | 0.330     | 1.758     |
| sync_w2r/rq1_wptr_10_              |           |           | 0.000     | 0.031     | 0.001     | 0.330     | 1.758     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.328    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.328    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 206 MET Setup Check
Beginpoint: wptr_full/wbin_reg_2_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_0__U/A1[2]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.077
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.817
- Arrival Time                       0.385
= Slack Time                         1.433
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.533     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.533     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_2_              | CLK->Q    | DFFARX1_RVT| 0.274     | 0.081     |           | 0.374     | 1.807     |
| wptr_full/waddr[2]                 |           |           | 0.011     | 0.081     | 0.085     | 0.385     | 1.817     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.333    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.333    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 207 MET Setup Check
Beginpoint: wptr_full/wbin_reg_2_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_1__U/A1[2]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.077
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.817
- Arrival Time                       0.385
= Slack Time                         1.433
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.533     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.533     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_2_              | CLK->Q    | DFFARX1_RVT| 0.274     | 0.081     |           | 0.374     | 1.807     |
| wptr_full/waddr[2]                 |           |           | 0.010     | 0.081     | 0.085     | 0.385     | 1.817     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.333    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.333    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 208 MET Setup Check
Beginpoint: wptr_full/wbin_reg_2_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_4__U/A1[2]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.077
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.817
- Arrival Time                       0.384
= Slack Time                         1.433
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.533     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.533     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_2_              | CLK->Q    | DFFARX1_RVT| 0.274     | 0.081     |           | 0.374     | 1.808     |
| wptr_full/waddr[2]                 |           |           | 0.010     | 0.081     | 0.085     | 0.384     | 1.817     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.333    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.333    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 209 MET Setup Check
Beginpoint: wptr_full/wbin_reg_2_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_7__U/A1[2]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.077
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.817
- Arrival Time                       0.383
= Slack Time                         1.435
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.535     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.535     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_2_              | CLK->Q    | DFFARX1_RVT| 0.274     | 0.081     |           | 0.374     | 1.809     |
| wptr_full/waddr[2]                 |           |           | 0.009     | 0.081     | 0.085     | 0.383     | 1.817     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.335    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.335    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 210 MET Setup Check
Beginpoint: wptr_full/wbin_reg_2_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_5__U/A1[2]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.077
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.817
- Arrival Time                       0.380
= Slack Time                         1.437
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.537     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.537     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_2_              | CLK->Q    | DFFARX1_RVT| 0.274     | 0.081     |           | 0.374     | 1.811     |
| wptr_full/waddr[2]                 |           |           | 0.006     | 0.081     | 0.085     | 0.380     | 1.817     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.337    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.337    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 211 MET Setup Check
Beginpoint: wptr_full/wbin_reg_2_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_2__U/A1[2]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.077
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.817
- Arrival Time                       0.380
= Slack Time                         1.437
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.537     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.537     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_2_              | CLK->Q    | DFFARX1_RVT| 0.274     | 0.081     |           | 0.374     | 1.811     |
| wptr_full/waddr[2]                 |           |           | 0.006     | 0.081     | 0.085     | 0.380     | 1.817     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.337    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.337    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 212 MET Setup Check
Beginpoint: wptr_full/wbin_reg_2_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_6__U/A1[2]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.077
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.817
- Arrival Time                       0.378
= Slack Time                         1.439
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.539     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.539     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_2_              | CLK->Q    | DFFARX1_RVT| 0.274     | 0.081     |           | 0.374     | 1.813     |
| wptr_full/waddr[2]                 |           |           | 0.004     | 0.081     | 0.085     | 0.378     | 1.817     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.339    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.339    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 213 MET Setup Check
Beginpoint: wptr_full/wbin_reg_6_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_3__U/A1[6]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.080
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.820
- Arrival Time                       0.378
= Slack Time                         1.441
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.541     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.541     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_6_              | CLK->Q    | DFFARX1_RVT| 0.268     | 0.073     |           | 0.368     | 1.810     |
| wptr_full/waddr[6]                 |           |           | 0.010     | 0.073     | 0.064     | 0.378     | 1.819     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.341    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.341    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 214 MET Setup Check
Beginpoint: wptr_full/wbin_reg_6_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_0__U/A1[6]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.080
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.820
- Arrival Time                       0.376
= Slack Time                         1.444
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.544     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.544     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_6_              | CLK->Q    | DFFARX1_RVT| 0.268     | 0.073     |           | 0.368     | 1.812     |
| wptr_full/waddr[6]                 |           |           | 0.008     | 0.073     | 0.064     | 0.376     | 1.819     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.344    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.344    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 215 MET Setup Check
Beginpoint: wptr_full/wbin_reg_6_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_1__U/A1[6]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.080
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.820
- Arrival Time                       0.376
= Slack Time                         1.444
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.544     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.544     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_6_              | CLK->Q    | DFFARX1_RVT| 0.268     | 0.073     |           | 0.368     | 1.812     |
| wptr_full/waddr[6]                 |           |           | 0.007     | 0.073     | 0.064     | 0.376     | 1.819     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.344    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.344    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 216 MET Setup Check
Beginpoint: wptr_full/wbin_reg_6_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_7__U/A1[6]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.080
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.820
- Arrival Time                       0.372
= Slack Time                         1.447
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.547     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.547     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_6_              | CLK->Q    | DFFARX1_RVT| 0.268     | 0.073     |           | 0.368     | 1.815     |
| wptr_full/waddr[6]                 |           |           | 0.004     | 0.073     | 0.064     | 0.372     | 1.819     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.347    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.347    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 217 MET Setup Check
Beginpoint: wptr_full/wbin_reg_6_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_4__U/A1[6]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.080
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.820
- Arrival Time                       0.372
= Slack Time                         1.448
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.548     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.548     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_6_              | CLK->Q    | DFFARX1_RVT| 0.268     | 0.073     |           | 0.368     | 1.816     |
| wptr_full/waddr[6]                 |           |           | 0.004     | 0.073     | 0.064     | 0.372     | 1.819     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.348    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.348    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 218 MET Setup Check
Beginpoint: wptr_full/wbin_reg_6_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_5__U/A1[6]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.080
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.820
- Arrival Time                       0.371
= Slack Time                         1.448
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.548     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.548     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_6_              | CLK->Q    | DFFARX1_RVT| 0.268     | 0.073     |           | 0.368     | 1.817     |
| wptr_full/waddr[6]                 |           |           | 0.003     | 0.073     | 0.064     | 0.371     | 1.819     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.348    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.348    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 219 MET Setup Check
Beginpoint: wptr_full/wbin_reg_6_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_2__U/A1[6]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.080
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.820
- Arrival Time                       0.371
= Slack Time                         1.448
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.548     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.548     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_6_              | CLK->Q    | DFFARX1_RVT| 0.268     | 0.073     |           | 0.368     | 1.817     |
| wptr_full/waddr[6]                 |           |           | 0.003     | 0.073     | 0.064     | 0.371     | 1.819     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.348    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.348    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 220 MET Setup Check
Beginpoint: wptr_full/wbin_reg_6_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_6__U/A1[6]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.080
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.820
- Arrival Time                       0.371
= Slack Time                         1.448
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.548     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.548     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_6_              | CLK->Q    | DFFARX1_RVT| 0.268     | 0.073     |           | 0.368     | 1.817     |
| wptr_full/waddr[6]                 |           |           | 0.003     | 0.073     | 0.064     | 0.371     | 1.819     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.348    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.348    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 221 MET Setup Check
Beginpoint: wptr_full/wbin_reg_5_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_3__U/A1[5]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.084
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.824
- Arrival Time                       0.374
= Slack Time                         1.450
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.550     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.550     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_5_              | CLK->Q    | DFFARX1_RVT| 0.257     | 0.058     |           | 0.357     | 1.807     |
| wptr_full/waddr[5]                 |           |           | 0.017     | 0.058     | 0.077     | 0.374     | 1.824     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.350    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.350    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 222 MET Setup Check
Beginpoint: wptr_full/wbin_reg_3_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_3__U/A1[3]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.084
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.824
- Arrival Time                       0.373
= Slack Time                         1.451
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.551     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.551     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_3_              | CLK->Q    | DFFARX1_RVT| 0.257     | 0.058     |           | 0.357     | 1.808     |
| wptr_full/waddr[3]                 |           |           | 0.016     | 0.058     | 0.080     | 0.373     | 1.824     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.351    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.351    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 223 MET Setup Check
Beginpoint: wptr_full/wbin_reg_5_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_1__U/A1[5]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.084
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.824
- Arrival Time                       0.367
= Slack Time                         1.457
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.557     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.557     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_5_              | CLK->Q    | DFFARX1_RVT| 0.257     | 0.058     |           | 0.357     | 1.814     |
| wptr_full/waddr[5]                 |           |           | 0.011     | 0.058     | 0.077     | 0.367     | 1.824     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.357    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.357    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 224 MET Setup Check
Beginpoint: wptr_full/wbin_reg_3_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_0__U/A1[3]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.084
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.824
- Arrival Time                       0.367
= Slack Time                         1.457
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.557     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.557     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_3_              | CLK->Q    | DFFARX1_RVT| 0.257     | 0.058     |           | 0.357     | 1.814     |
| wptr_full/waddr[3]                 |           |           | 0.011     | 0.058     | 0.080     | 0.367     | 1.824     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.357    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.357    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 225 MET Setup Check
Beginpoint: wptr_full/wbin_reg_5_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_0__U/A1[5]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.084
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.824
- Arrival Time                       0.367
= Slack Time                         1.457
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.557     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.557     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_5_              | CLK->Q    | DFFARX1_RVT| 0.257     | 0.058     |           | 0.357     | 1.814     |
| wptr_full/waddr[5]                 |           |           | 0.011     | 0.058     | 0.077     | 0.367     | 1.824     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.357    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.357    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 226 MET Setup Check
Beginpoint: wptr_full/wbin_reg_3_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_1__U/A1[3]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.084
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.824
- Arrival Time                       0.367
= Slack Time                         1.457
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.557     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.557     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_3_              | CLK->Q    | DFFARX1_RVT| 0.257     | 0.058     |           | 0.357     | 1.814     |
| wptr_full/waddr[3]                 |           |           | 0.010     | 0.058     | 0.080     | 0.367     | 1.824     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.357    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.357    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 227 MET Setup Check
Beginpoint: wptr_full/wbin_reg_5_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_4__U/A1[5]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.084
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.824
- Arrival Time                       0.366
= Slack Time                         1.458
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.558     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.558     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_5_              | CLK->Q    | DFFARX1_RVT| 0.257     | 0.058     |           | 0.357     | 1.815     |
| wptr_full/waddr[5]                 |           |           | 0.009     | 0.058     | 0.077     | 0.366     | 1.824     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.358    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.358    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 228 MET Setup Check
Beginpoint: wptr_full/wbin_reg_4_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_3__U/A1[4]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.086
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.826
- Arrival Time                       0.368
= Slack Time                         1.458
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.558     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.558     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_4_              | CLK->Q    | DFFARX1_RVT| 0.252     | 0.052     |           | 0.352     | 1.810     |
| wptr_full/waddr[4]                 |           |           | 0.016     | 0.052     | 0.078     | 0.368     | 1.826     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.358    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.358    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 229 MET Setup Check
Beginpoint: wptr_full/wbin_reg_3_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_7__U/A1[3]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.084
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.824
- Arrival Time                       0.365
= Slack Time                         1.459
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.559     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.559     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_3_              | CLK->Q    | DFFARX1_RVT| 0.257     | 0.058     |           | 0.357     | 1.816     |
| wptr_full/waddr[3]                 |           |           | 0.009     | 0.058     | 0.080     | 0.365     | 1.824     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.359    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.359    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 230 MET Setup Check
Beginpoint: wptr_full/wbin_reg_3_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_4__U/A1[3]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.084
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.824
- Arrival Time                       0.365
= Slack Time                         1.459
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.559     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.559     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_3_              | CLK->Q    | DFFARX1_RVT| 0.257     | 0.058     |           | 0.357     | 1.816     |
| wptr_full/waddr[3]                 |           |           | 0.008     | 0.058     | 0.080     | 0.365     | 1.824     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.359    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.359    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 231 MET Setup Check
Beginpoint: wptr_full/wbin_reg_0_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_3__U/A1[0]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.087
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.827
- Arrival Time                       0.368
= Slack Time                         1.459
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.559     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.559     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_0_              | CLK->Q    | DFFARX1_RVT| 0.249     | 0.050     |           | 0.349     | 1.808     |
| wptr_full/waddr[0]                 |           |           | 0.019     | 0.050     | 0.082     | 0.368     | 1.827     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.359    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.359    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 232 MET Setup Check
Beginpoint: wptr_full/wbin_reg_5_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_7__U/A1[5]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.084
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.824
- Arrival Time                       0.364
= Slack Time                         1.460
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.560     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.560     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_5_              | CLK->Q    | DFFARX1_RVT| 0.257     | 0.058     |           | 0.357     | 1.817     |
| wptr_full/waddr[5]                 |           |           | 0.007     | 0.058     | 0.077     | 0.364     | 1.824     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.360    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.360    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 233 MET Setup Check
Beginpoint: wptr_full/wbin_reg_5_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_5__U/A1[5]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.084
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.824
- Arrival Time                       0.362
= Slack Time                         1.462
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.562     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.562     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_5_              | CLK->Q    | DFFARX1_RVT| 0.257     | 0.058     |           | 0.357     | 1.819     |
| wptr_full/waddr[5]                 |           |           | 0.006     | 0.058     | 0.077     | 0.362     | 1.824     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.362    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.362    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 234 MET Setup Check
Beginpoint: wptr_full/wbin_reg_5_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_2__U/A1[5]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.084
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.824
- Arrival Time                       0.362
= Slack Time                         1.462
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.562     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.562     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_5_              | CLK->Q    | DFFARX1_RVT| 0.257     | 0.058     |           | 0.357     | 1.819     |
| wptr_full/waddr[5]                 |           |           | 0.005     | 0.058     | 0.077     | 0.362     | 1.824     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.362    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.362    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 235 MET Setup Check
Beginpoint: wptr_full/wbin_reg_3_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_5__U/A1[3]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.084
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.824
- Arrival Time                       0.362
= Slack Time                         1.462
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.562     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.562     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_3_              | CLK->Q    | DFFARX1_RVT| 0.257     | 0.058     |           | 0.357     | 1.819     |
| wptr_full/waddr[3]                 |           |           | 0.005     | 0.058     | 0.080     | 0.362     | 1.824     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.362    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.362    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 236 MET Setup Check
Beginpoint: wptr_full/wbin_reg_3_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_2__U/A1[3]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.084
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.824
- Arrival Time                       0.362
= Slack Time                         1.462
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.562     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.562     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_3_              | CLK->Q    | DFFARX1_RVT| 0.257     | 0.058     |           | 0.357     | 1.819     |
| wptr_full/waddr[3]                 |           |           | 0.005     | 0.058     | 0.080     | 0.362     | 1.824     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.362    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.362    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 237 MET Setup Check
Beginpoint: wptr_full/wbin_reg_5_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_6__U/A1[5]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.084
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.824
- Arrival Time                       0.361
= Slack Time                         1.463
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.563     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.563     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_5_              | CLK->Q    | DFFARX1_RVT| 0.257     | 0.058     |           | 0.357     | 1.820     |
| wptr_full/waddr[5]                 |           |           | 0.004     | 0.058     | 0.077     | 0.361     | 1.824     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.363    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.363    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 238 MET Setup Check
Beginpoint: wptr_full/wbin_reg_3_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_6__U/A1[3]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.084
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.824
- Arrival Time                       0.361
= Slack Time                         1.463
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.563     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.563     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_3_              | CLK->Q    | DFFARX1_RVT| 0.257     | 0.058     |           | 0.357     | 1.820     |
| wptr_full/waddr[3]                 |           |           | 0.004     | 0.058     | 0.080     | 0.361     | 1.824     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.363    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.363    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 239 MET Setup Check
Beginpoint: wptr_full/wbin_reg_4_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_0__U/A1[4]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.086
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.826
- Arrival Time                       0.362
= Slack Time                         1.464
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.564     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.564     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_4_              | CLK->Q    | DFFARX1_RVT| 0.252     | 0.052     |           | 0.352     | 1.816     |
| wptr_full/waddr[4]                 |           |           | 0.010     | 0.052     | 0.078     | 0.362     | 1.826     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.364    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.364    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 240 MET Setup Check
Beginpoint: wptr_full/wbin_reg_4_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_1__U/A1[4]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.086
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.826
- Arrival Time                       0.362
= Slack Time                         1.464
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.564     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.564     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_4_              | CLK->Q    | DFFARX1_RVT| 0.252     | 0.052     |           | 0.352     | 1.816     |
| wptr_full/waddr[4]                 |           |           | 0.010     | 0.052     | 0.078     | 0.362     | 1.826     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.364    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.364    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 241 MET Setup Check
Beginpoint: wptr_full/wbin_reg_1_/QN
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_3__U/A1[1]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.084
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.824
- Arrival Time                       0.358
= Slack Time                         1.466
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.566     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.566     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_1_              | CLK->QN   | DFFARX1_RVT| 0.179     | 0.058     |           | 0.279     | 1.745     |
| wptr_full/n_74                     |           |           | 0.000     | 0.058     | 0.003     | 0.279     | 1.746     |
| wptr_full/g5242                    | A->Y      | INVX1_RVT | 0.059     | 0.057     |           | 0.339     | 1.805     |
| wptr_full/waddr[1]                 |           |           | 0.019     | 0.057     | 0.082     | 0.358     | 1.824     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.366    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.366    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 242 MET Setup Check
Beginpoint: wptr_full/wbin_reg_4_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_7__U/A1[4]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.086
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.826
- Arrival Time                       0.359
= Slack Time                         1.467
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.567     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.567     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_4_              | CLK->Q    | DFFARX1_RVT| 0.252     | 0.052     |           | 0.352     | 1.818     |
| wptr_full/waddr[4]                 |           |           | 0.008     | 0.052     | 0.078     | 0.359     | 1.826     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.367    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.367    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 243 MET Setup Check
Beginpoint: wptr_full/wbin_reg_4_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_4__U/A1[4]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.086
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.826
- Arrival Time                       0.359
= Slack Time                         1.467
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.567     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.567     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_4_              | CLK->Q    | DFFARX1_RVT| 0.252     | 0.052     |           | 0.352     | 1.818     |
| wptr_full/waddr[4]                 |           |           | 0.008     | 0.052     | 0.078     | 0.359     | 1.826     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.367    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.367    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 244 MET Setup Check
Beginpoint: wptr_full/wbin_reg_0_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_0__U/A1[0]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.087
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.827
- Arrival Time                       0.359
= Slack Time                         1.468
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.568     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.568     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_0_              | CLK->Q    | DFFARX1_RVT| 0.249     | 0.050     |           | 0.349     | 1.817     |
| wptr_full/waddr[0]                 |           |           | 0.011     | 0.050     | 0.082     | 0.359     | 1.827     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.368    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.368    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 245 MET Setup Check
Beginpoint: wptr_full/wbin_reg_0_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_1__U/A1[0]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.087
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.827
- Arrival Time                       0.359
= Slack Time                         1.468
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.568     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.568     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_0_              | CLK->Q    | DFFARX1_RVT| 0.249     | 0.050     |           | 0.349     | 1.817     |
| wptr_full/waddr[0]                 |           |           | 0.010     | 0.050     | 0.082     | 0.359     | 1.827     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.368    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.368    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 246 MET Setup Check
Beginpoint: wptr_full/wbin_reg_0_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_4__U/A1[0]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.087
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.827
- Arrival Time                       0.359
= Slack Time                         1.468
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.568     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.568     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_0_              | CLK->Q    | DFFARX1_RVT| 0.249     | 0.050     |           | 0.349     | 1.817     |
| wptr_full/waddr[0]                 |           |           | 0.010     | 0.050     | 0.082     | 0.359     | 1.827     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.368    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.368    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 247 MET Setup Check
Beginpoint: wptr_full/wbin_reg_4_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_5__U/A1[4]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.086
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.826
- Arrival Time                       0.357
= Slack Time                         1.469
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.569     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.569     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_4_              | CLK->Q    | DFFARX1_RVT| 0.252     | 0.052     |           | 0.352     | 1.820     |
| wptr_full/waddr[4]                 |           |           | 0.006     | 0.052     | 0.078     | 0.357     | 1.826     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.369    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.369    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 248 MET Setup Check
Beginpoint: wptr_full/wbin_reg_4_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_2__U/A1[4]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.086
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.826
- Arrival Time                       0.357
= Slack Time                         1.469
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.569     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.569     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_4_              | CLK->Q    | DFFARX1_RVT| 0.252     | 0.052     |           | 0.352     | 1.820     |
| wptr_full/waddr[4]                 |           |           | 0.006     | 0.052     | 0.078     | 0.357     | 1.826     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.369    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.369    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 249 MET Setup Check
Beginpoint: wptr_full/wbin_reg_0_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_7__U/A1[0]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.087
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.827
- Arrival Time                       0.357
= Slack Time                         1.470
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.570     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.570     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_0_              | CLK->Q    | DFFARX1_RVT| 0.249     | 0.050     |           | 0.349     | 1.819     |
| wptr_full/waddr[0]                 |           |           | 0.009     | 0.050     | 0.082     | 0.357     | 1.827     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.370    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.370    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 250 MET Setup Check
Beginpoint: wptr_full/wbin_reg_4_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_6__U/A1[4]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.086
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.826
- Arrival Time                       0.355
= Slack Time                         1.471
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.571     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.571     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_4_              | CLK->Q    | DFFARX1_RVT| 0.252     | 0.052     |           | 0.352     | 1.822     |
| wptr_full/waddr[4]                 |           |           | 0.004     | 0.052     | 0.078     | 0.355     | 1.826     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.371    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.371    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 251 MET Setup Check
Beginpoint: wptr_full/wbin_reg_0_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_5__U/A1[0]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.087
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.827
- Arrival Time                       0.356
= Slack Time                         1.472
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.572     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.572     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_0_              | CLK->Q    | DFFARX1_RVT| 0.249     | 0.050     |           | 0.349     | 1.820     |
| wptr_full/waddr[0]                 |           |           | 0.007     | 0.050     | 0.082     | 0.356     | 1.827     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.372    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.372    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 252 MET Setup Check
Beginpoint: wptr_full/wbin_reg_0_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_2__U/A1[0]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.087
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.827
- Arrival Time                       0.356
= Slack Time                         1.472
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.572     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.572     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_0_              | CLK->Q    | DFFARX1_RVT| 0.249     | 0.050     |           | 0.349     | 1.820     |
| wptr_full/waddr[0]                 |           |           | 0.007     | 0.050     | 0.082     | 0.356     | 1.827     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.372    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.372    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 253 MET Setup Check
Beginpoint: wptr_full/wbin_reg_0_/Q
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_6__U/A1[0]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.087
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.827
- Arrival Time                       0.353
= Slack Time                         1.474
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.574     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.574     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_0_              | CLK->Q    | DFFARX1_RVT| 0.249     | 0.050     |           | 0.349     | 1.823     |
| wptr_full/waddr[0]                 |           |           | 0.004     | 0.050     | 0.082     | 0.353     | 1.827     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.374    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.374    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 254 MET Setup Check
Beginpoint: wptr_full/wbin_reg_1_/QN
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_4__U/A1[1]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.084
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.824
- Arrival Time                       0.349
= Slack Time                         1.476
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.576     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.576     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_1_              | CLK->QN   | DFFARX1_RVT| 0.179     | 0.058     |           | 0.279     | 1.754     |
| wptr_full/n_74                     |           |           | 0.000     | 0.058     | 0.003     | 0.279     | 1.755     |
| wptr_full/g5242                    | A->Y      | INVX1_RVT | 0.059     | 0.057     |           | 0.339     | 1.814     |
| wptr_full/waddr[1]                 |           |           | 0.010     | 0.057     | 0.082     | 0.349     | 1.824     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.376    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.376    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 255 MET Setup Check
Beginpoint: wptr_full/wbin_reg_1_/QN
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_1__U/A1[1]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.084
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.824
- Arrival Time                       0.348
= Slack Time                         1.476
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.576     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.576     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_1_              | CLK->QN   | DFFARX1_RVT| 0.179     | 0.058     |           | 0.279     | 1.755     |
| wptr_full/n_74                     |           |           | 0.000     | 0.058     | 0.003     | 0.279     | 1.755     |
| wptr_full/g5242                    | A->Y      | INVX1_RVT | 0.059     | 0.057     |           | 0.339     | 1.815     |
| wptr_full/waddr[1]                 |           |           | 0.010     | 0.057     | 0.082     | 0.348     | 1.824     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.376    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.376    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 256 MET Setup Check
Beginpoint: wptr_full/wbin_reg_1_/QN
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_0__U/A1[1]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.084
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.824
- Arrival Time                       0.348
= Slack Time                         1.476
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.576     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.576     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_1_              | CLK->QN   | DFFARX1_RVT| 0.179     | 0.058     |           | 0.279     | 1.755     |
| wptr_full/n_74                     |           |           | 0.000     | 0.058     | 0.003     | 0.279     | 1.755     |
| wptr_full/g5242                    | A->Y      | INVX1_RVT | 0.059     | 0.057     |           | 0.339     | 1.815     |
| wptr_full/waddr[1]                 |           |           | 0.010     | 0.057     | 0.082     | 0.348     | 1.824     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.376    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.376    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 257 MET Setup Check
Beginpoint: wptr_full/wbin_reg_1_/QN
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_7__U/A1[1]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.084
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.824
- Arrival Time                       0.347
= Slack Time                         1.478
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.578     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.578     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_1_              | CLK->QN   | DFFARX1_RVT| 0.179     | 0.058     |           | 0.279     | 1.756     |
| wptr_full/n_74                     |           |           | 0.000     | 0.058     | 0.003     | 0.279     | 1.757     |
| wptr_full/g5242                    | A->Y      | INVX1_RVT | 0.059     | 0.057     |           | 0.339     | 1.816     |
| wptr_full/waddr[1]                 |           |           | 0.008     | 0.057     | 0.082     | 0.347     | 1.824     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.378    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.378    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 258 MET Setup Check
Beginpoint: wptr_full/wbin_reg_1_/QN
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_5__U/A1[1]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.084
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.824
- Arrival Time                       0.345
= Slack Time                         1.479
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.579     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.579     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_1_              | CLK->QN   | DFFARX1_RVT| 0.179     | 0.058     |           | 0.279     | 1.758     |
| wptr_full/n_74                     |           |           | 0.000     | 0.058     | 0.003     | 0.279     | 1.759     |
| wptr_full/g5242                    | A->Y      | INVX1_RVT | 0.059     | 0.057     |           | 0.339     | 1.818     |
| wptr_full/waddr[1]                 |           |           | 0.006     | 0.057     | 0.082     | 0.345     | 1.824     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.379    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.379    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 259 MET Setup Check
Beginpoint: wptr_full/wbin_reg_1_/QN
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_2__U/A1[1]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.084
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.824
- Arrival Time                       0.345
= Slack Time                         1.479
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.579     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.579     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_1_              | CLK->QN   | DFFARX1_RVT| 0.179     | 0.058     |           | 0.279     | 1.758     |
| wptr_full/n_74                     |           |           | 0.000     | 0.058     | 0.003     | 0.279     | 1.759     |
| wptr_full/g5242                    | A->Y      | INVX1_RVT | 0.059     | 0.057     |           | 0.339     | 1.818     |
| wptr_full/waddr[1]                 |           |           | 0.006     | 0.057     | 0.082     | 0.345     | 1.824     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.379    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.379    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 260 MET Setup Check
Beginpoint: wptr_full/wbin_reg_1_/QN
triggered with leading edge of wclk
Endpoint: fifomem/genblk1_6__U/A1[1]
checked with leading edge of wclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.084
+ Phase Shift                        1.800
- Uncertainty                        0.160
= Required Time                      1.824
- Arrival Time                       0.342
= Slack Time                         1.482
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.582     |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.582     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wptr_full/wbin_reg_1_              | CLK->QN   | DFFARX1_RVT| 0.179     | 0.058     |           | 0.279     | 1.761     |
| wptr_full/n_74                     |           |           | 0.000     | 0.058     | 0.003     | 0.279     | 1.762     |
| wptr_full/g5242                    | A->Y      | INVX1_RVT | 0.059     | 0.057     |           | 0.339     | 1.821     |
| wptr_full/waddr[1]                 |           |           | 0.004     | 0.057     | 0.082     | 0.342     | 1.824     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| wclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.382    |
| wclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.382    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 261 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_5_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_0__U/A2[5]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.083
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.903
- Arrival Time                       0.376
= Slack Time                         1.527
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.627     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.627     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_5_             | CLK->Q    | DFFARX1_RVT| 0.260     | 0.063     |           | 0.360     | 1.887     |
| rptr_empty/raddr[5]                |           |           | 0.015     | 0.063     | 0.092     | 0.376     | 1.903     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.427    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.427    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 262 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_6_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_0__U/A2[6]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.083
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.903
- Arrival Time                       0.372
= Slack Time                         1.531
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.631     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.631     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_6_             | CLK->Q    | DFFARX1_RVT| 0.260     | 0.062     |           | 0.360     | 1.891     |
| rptr_empty/raddr[6]                |           |           | 0.012     | 0.062     | 0.074     | 0.372     | 1.903     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.431    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.431    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 263 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_5_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_4__U/A2[5]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.083
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.903
- Arrival Time                       0.370
= Slack Time                         1.532
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.632     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.632     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_5_             | CLK->Q    | DFFARX1_RVT| 0.260     | 0.063     |           | 0.360     | 1.892     |
| rptr_empty/raddr[5]                |           |           | 0.010     | 0.063     | 0.092     | 0.370     | 1.903     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.432    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.432    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 264 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_5_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_3__U/A2[5]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.083
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.903
- Arrival Time                       0.370
= Slack Time                         1.532
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.632     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.632     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_5_             | CLK->Q    | DFFARX1_RVT| 0.260     | 0.063     |           | 0.360     | 1.892     |
| rptr_empty/raddr[5]                |           |           | 0.010     | 0.063     | 0.092     | 0.370     | 1.903     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.432    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.432    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 265 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_5_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_5__U/A2[5]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.083
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.903
- Arrival Time                       0.368
= Slack Time                         1.534
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.634     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.634     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_5_             | CLK->Q    | DFFARX1_RVT| 0.260     | 0.063     |           | 0.360     | 1.895     |
| rptr_empty/raddr[5]                |           |           | 0.008     | 0.063     | 0.092     | 0.368     | 1.903     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.434    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.434    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 266 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_5_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_1__U/A2[5]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.083
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.903
- Arrival Time                       0.368
= Slack Time                         1.535
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.635     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.635     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_5_             | CLK->Q    | DFFARX1_RVT| 0.260     | 0.063     |           | 0.360     | 1.895     |
| rptr_empty/raddr[5]                |           |           | 0.007     | 0.063     | 0.092     | 0.368     | 1.903     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.435    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.435    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 267 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_5_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_6__U/A2[5]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.083
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.903
- Arrival Time                       0.368
= Slack Time                         1.535
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.635     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.635     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_5_             | CLK->Q    | DFFARX1_RVT| 0.260     | 0.063     |           | 0.360     | 1.895     |
| rptr_empty/raddr[5]                |           |           | 0.007     | 0.063     | 0.092     | 0.368     | 1.903     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.435    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.435    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 268 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_2_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_0__U/A2[2]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.086
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.906
- Arrival Time                       0.370
= Slack Time                         1.536
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.636     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.636     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_2_             | CLK->Q    | DFFARX1_RVT| 0.253     | 0.054     |           | 0.353     | 1.889     |
| rptr_empty/raddr[2]                |           |           | 0.017     | 0.054     | 0.090     | 0.370     | 1.906     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.436    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.436    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 269 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_5_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_2__U/A2[5]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.083
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.903
- Arrival Time                       0.366
= Slack Time                         1.536
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.636     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.636     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_5_             | CLK->Q    | DFFARX1_RVT| 0.260     | 0.063     |           | 0.360     | 1.897     |
| rptr_empty/raddr[5]                |           |           | 0.006     | 0.063     | 0.092     | 0.366     | 1.903     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.436    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.436    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 270 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_5_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_7__U/A2[5]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.083
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.903
- Arrival Time                       0.365
= Slack Time                         1.537
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.637     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.637     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_5_             | CLK->Q    | DFFARX1_RVT| 0.260     | 0.063     |           | 0.360     | 1.897     |
| rptr_empty/raddr[5]                |           |           | 0.005     | 0.063     | 0.092     | 0.365     | 1.903     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.437    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.437    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 271 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_6_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_4__U/A2[6]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.083
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.903
- Arrival Time                       0.365
= Slack Time                         1.538
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.638     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.638     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_6_             | CLK->Q    | DFFARX1_RVT| 0.260     | 0.062     |           | 0.360     | 1.897     |
| rptr_empty/raddr[6]                |           |           | 0.005     | 0.062     | 0.074     | 0.365     | 1.903     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.438    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.438    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 272 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_6_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_3__U/A2[6]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.083
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.903
- Arrival Time                       0.365
= Slack Time                         1.538
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.638     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.638     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_6_             | CLK->Q    | DFFARX1_RVT| 0.260     | 0.062     |           | 0.360     | 1.897     |
| rptr_empty/raddr[6]                |           |           | 0.005     | 0.062     | 0.074     | 0.365     | 1.903     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.438    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.438    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 273 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_6_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_5__U/A2[6]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.083
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.903
- Arrival Time                       0.365
= Slack Time                         1.538
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.638     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.638     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_6_             | CLK->Q    | DFFARX1_RVT| 0.260     | 0.062     |           | 0.360     | 1.898     |
| rptr_empty/raddr[6]                |           |           | 0.005     | 0.062     | 0.074     | 0.365     | 1.903     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.438    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.438    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 274 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_6_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_1__U/A2[6]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.083
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.903
- Arrival Time                       0.365
= Slack Time                         1.538
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.638     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.638     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_6_             | CLK->Q    | DFFARX1_RVT| 0.260     | 0.062     |           | 0.360     | 1.898     |
| rptr_empty/raddr[6]                |           |           | 0.005     | 0.062     | 0.074     | 0.365     | 1.903     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.438    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.438    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 275 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_6_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_6__U/A2[6]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.083
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.903
- Arrival Time                       0.364
= Slack Time                         1.538
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.638     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.638     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_6_             | CLK->Q    | DFFARX1_RVT| 0.260     | 0.062     |           | 0.360     | 1.898     |
| rptr_empty/raddr[6]                |           |           | 0.005     | 0.062     | 0.074     | 0.364     | 1.903     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.438    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.438    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 276 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_4_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_0__U/A2[4]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.086
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.906
- Arrival Time                       0.367
= Slack Time                         1.538
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.638     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.638     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_4_             | CLK->Q    | DFFARX1_RVT| 0.252     | 0.053     |           | 0.352     | 1.891     |
| rptr_empty/raddr[4]                |           |           | 0.015     | 0.053     | 0.093     | 0.367     | 1.906     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.438    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.438    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 277 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_6_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_7__U/A2[6]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.083
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.903
- Arrival Time                       0.363
= Slack Time                         1.540
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.640     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.640     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_6_             | CLK->Q    | DFFARX1_RVT| 0.260     | 0.062     |           | 0.360     | 1.900     |
| rptr_empty/raddr[6]                |           |           | 0.003     | 0.062     | 0.074     | 0.363     | 1.903     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.440    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.440    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 278 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_2_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_3__U/A2[2]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.086
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.906
- Arrival Time                       0.365
= Slack Time                         1.540
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.640     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.640     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_2_             | CLK->Q    | DFFARX1_RVT| 0.253     | 0.054     |           | 0.353     | 1.893     |
| rptr_empty/raddr[2]                |           |           | 0.012     | 0.054     | 0.090     | 0.365     | 1.906     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.440    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.440    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 279 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_2_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_4__U/A2[2]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.086
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.906
- Arrival Time                       0.365
= Slack Time                         1.540
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.640     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.640     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_2_             | CLK->Q    | DFFARX1_RVT| 0.253     | 0.054     |           | 0.353     | 1.893     |
| rptr_empty/raddr[2]                |           |           | 0.012     | 0.054     | 0.090     | 0.365     | 1.906     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.440    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.440    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 280 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_6_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_2__U/A2[6]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.083
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.903
- Arrival Time                       0.362
= Slack Time                         1.541
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.641     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.641     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_6_             | CLK->Q    | DFFARX1_RVT| 0.260     | 0.062     |           | 0.360     | 1.900     |
| rptr_empty/raddr[6]                |           |           | 0.002     | 0.062     | 0.074     | 0.362     | 1.903     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.441    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.441    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 281 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_0_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_0__U/A2[0]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.087
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.907
- Arrival Time                       0.366
= Slack Time                         1.541
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.641     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.641     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_0_             | CLK->Q    | DFFARX1_RVT| 0.249     | 0.050     |           | 0.349     | 1.890     |
| rptr_empty/raddr[0]                |           |           | 0.017     | 0.050     | 0.090     | 0.366     | 1.907     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.441    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.441    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 282 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_1_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_0__U/A2[1]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.087
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.907
- Arrival Time                       0.365
= Slack Time                         1.542
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.642     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.642     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_1_             | CLK->Q    | DFFARX1_RVT| 0.248     | 0.049     |           | 0.348     | 1.890     |
| rptr_empty/raddr[1]                |           |           | 0.017     | 0.049     | 0.089     | 0.365     | 1.907     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.442    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.442    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 283 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_4_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_4__U/A2[4]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.086
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.906
- Arrival Time                       0.363
= Slack Time                         1.542
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.642     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.642     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_4_             | CLK->Q    | DFFARX1_RVT| 0.252     | 0.053     |           | 0.352     | 1.895     |
| rptr_empty/raddr[4]                |           |           | 0.011     | 0.053     | 0.093     | 0.363     | 1.906     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.442    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.442    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 284 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_4_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_3__U/A2[4]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.086
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.906
- Arrival Time                       0.363
= Slack Time                         1.542
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.642     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.642     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_4_             | CLK->Q    | DFFARX1_RVT| 0.252     | 0.053     |           | 0.352     | 1.895     |
| rptr_empty/raddr[4]                |           |           | 0.011     | 0.053     | 0.093     | 0.363     | 1.906     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.442    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.442    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 285 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_2_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_1__U/A2[2]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.086
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.906
- Arrival Time                       0.361
= Slack Time                         1.544
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.644     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.644     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_2_             | CLK->Q    | DFFARX1_RVT| 0.253     | 0.054     |           | 0.353     | 1.897     |
| rptr_empty/raddr[2]                |           |           | 0.009     | 0.054     | 0.090     | 0.361     | 1.906     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.444    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.444    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 286 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_3_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_0__U/A2[3]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.087
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.907
- Arrival Time                       0.363
= Slack Time                         1.544
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.644     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.644     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_3_             | CLK->Q    | DFFARX1_RVT| 0.248     | 0.049     |           | 0.348     | 1.893     |
| rptr_empty/raddr[3]                |           |           | 0.015     | 0.049     | 0.085     | 0.363     | 1.907     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.444    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.444    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 287 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_2_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_2__U/A2[2]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.086
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.906
- Arrival Time                       0.361
= Slack Time                         1.545
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.645     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.645     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_2_             | CLK->Q    | DFFARX1_RVT| 0.253     | 0.054     |           | 0.353     | 1.898     |
| rptr_empty/raddr[2]                |           |           | 0.008     | 0.054     | 0.090     | 0.361     | 1.906     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.445    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.445    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 288 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_2_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_5__U/A2[2]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.086
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.906
- Arrival Time                       0.361
= Slack Time                         1.545
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.645     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.645     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_2_             | CLK->Q    | DFFARX1_RVT| 0.253     | 0.054     |           | 0.353     | 1.898     |
| rptr_empty/raddr[2]                |           |           | 0.008     | 0.054     | 0.090     | 0.361     | 1.906     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.445    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.445    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 289 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_2_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_6__U/A2[2]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.086
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.906
- Arrival Time                       0.360
= Slack Time                         1.545
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.645     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.645     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_2_             | CLK->Q    | DFFARX1_RVT| 0.253     | 0.054     |           | 0.353     | 1.898     |
| rptr_empty/raddr[2]                |           |           | 0.007     | 0.054     | 0.090     | 0.360     | 1.906     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.445    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.445    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 290 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_4_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_5__U/A2[4]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.086
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.906
- Arrival Time                       0.360
= Slack Time                         1.546
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.646     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.646     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_4_             | CLK->Q    | DFFARX1_RVT| 0.252     | 0.053     |           | 0.352     | 1.898     |
| rptr_empty/raddr[4]                |           |           | 0.008     | 0.053     | 0.093     | 0.360     | 1.906     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.446    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.446    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 291 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_2_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_7__U/A2[2]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.086
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.906
- Arrival Time                       0.360
= Slack Time                         1.546
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.646     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.646     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_2_             | CLK->Q    | DFFARX1_RVT| 0.253     | 0.054     |           | 0.353     | 1.899     |
| rptr_empty/raddr[2]                |           |           | 0.007     | 0.054     | 0.090     | 0.360     | 1.906     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.446    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.446    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 292 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_0_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_4__U/A2[0]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.087
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.907
- Arrival Time                       0.361
= Slack Time                         1.546
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.646     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.646     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_0_             | CLK->Q    | DFFARX1_RVT| 0.249     | 0.050     |           | 0.349     | 1.895     |
| rptr_empty/raddr[0]                |           |           | 0.012     | 0.050     | 0.090     | 0.361     | 1.907     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.446    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.446    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 293 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_0_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_3__U/A2[0]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.087
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.907
- Arrival Time                       0.361
= Slack Time                         1.546
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.646     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.646     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_0_             | CLK->Q    | DFFARX1_RVT| 0.249     | 0.050     |           | 0.349     | 1.895     |
| rptr_empty/raddr[0]                |           |           | 0.012     | 0.050     | 0.090     | 0.361     | 1.907     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.446    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.446    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 294 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_4_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_1__U/A2[4]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.086
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.906
- Arrival Time                       0.360
= Slack Time                         1.546
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.646     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.646     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_4_             | CLK->Q    | DFFARX1_RVT| 0.252     | 0.053     |           | 0.352     | 1.899     |
| rptr_empty/raddr[4]                |           |           | 0.007     | 0.053     | 0.093     | 0.360     | 1.906     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.446    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.446    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 295 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_4_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_6__U/A2[4]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.086
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.906
- Arrival Time                       0.359
= Slack Time                         1.546
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.646     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.646     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_4_             | CLK->Q    | DFFARX1_RVT| 0.252     | 0.053     |           | 0.352     | 1.899     |
| rptr_empty/raddr[4]                |           |           | 0.007     | 0.053     | 0.093     | 0.359     | 1.906     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.446    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.446    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 296 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_4_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_2__U/A2[4]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.086
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.906
- Arrival Time                       0.359
= Slack Time                         1.547
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.647     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.647     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_4_             | CLK->Q    | DFFARX1_RVT| 0.252     | 0.053     |           | 0.352     | 1.899     |
| rptr_empty/raddr[4]                |           |           | 0.007     | 0.053     | 0.093     | 0.359     | 1.906     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.447    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.447    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 297 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_1_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_4__U/A2[1]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.087
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.907
- Arrival Time                       0.360
= Slack Time                         1.547
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.647     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.647     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_1_             | CLK->Q    | DFFARX1_RVT| 0.248     | 0.049     |           | 0.348     | 1.895     |
| rptr_empty/raddr[1]                |           |           | 0.012     | 0.049     | 0.089     | 0.360     | 1.907     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.447    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.447    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 298 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_1_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_3__U/A2[1]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.087
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.907
- Arrival Time                       0.360
= Slack Time                         1.547
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.647     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.647     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_1_             | CLK->Q    | DFFARX1_RVT| 0.248     | 0.049     |           | 0.348     | 1.895     |
| rptr_empty/raddr[1]                |           |           | 0.012     | 0.049     | 0.089     | 0.360     | 1.907     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.447    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.447    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 299 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_3_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_3__U/A2[3]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.087
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.907
- Arrival Time                       0.360
= Slack Time                         1.548
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.648     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.648     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_3_             | CLK->Q    | DFFARX1_RVT| 0.248     | 0.049     |           | 0.348     | 1.896     |
| rptr_empty/raddr[3]                |           |           | 0.012     | 0.049     | 0.085     | 0.360     | 1.907     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.448    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.448    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 300 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_3_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_4__U/A2[3]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.087
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.907
- Arrival Time                       0.360
= Slack Time                         1.548
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.648     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.648     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_3_             | CLK->Q    | DFFARX1_RVT| 0.248     | 0.049     |           | 0.348     | 1.896     |
| rptr_empty/raddr[3]                |           |           | 0.011     | 0.049     | 0.085     | 0.360     | 1.907     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.448    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.448    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 301 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_4_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_7__U/A2[4]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.086
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.906
- Arrival Time                       0.358
= Slack Time                         1.548
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.648     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.648     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_4_             | CLK->Q    | DFFARX1_RVT| 0.252     | 0.053     |           | 0.352     | 1.900     |
| rptr_empty/raddr[4]                |           |           | 0.006     | 0.053     | 0.093     | 0.358     | 1.906     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.448    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.448    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 302 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_0_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_1__U/A2[0]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.087
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.907
- Arrival Time                       0.357
= Slack Time                         1.550
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.650     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.650     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_0_             | CLK->Q    | DFFARX1_RVT| 0.249     | 0.050     |           | 0.349     | 1.899     |
| rptr_empty/raddr[0]                |           |           | 0.009     | 0.050     | 0.090     | 0.357     | 1.907     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.450    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.450    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 303 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_0_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_6__U/A2[0]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.087
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.907
- Arrival Time                       0.357
= Slack Time                         1.550
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.650     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.650     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_0_             | CLK->Q    | DFFARX1_RVT| 0.249     | 0.050     |           | 0.349     | 1.899     |
| rptr_empty/raddr[0]                |           |           | 0.008     | 0.050     | 0.090     | 0.357     | 1.907     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.450    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.450    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 304 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_0_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_7__U/A2[0]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.087
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.907
- Arrival Time                       0.357
= Slack Time                         1.550
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.650     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.650     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_0_             | CLK->Q    | DFFARX1_RVT| 0.249     | 0.050     |           | 0.349     | 1.899     |
| rptr_empty/raddr[0]                |           |           | 0.008     | 0.050     | 0.090     | 0.357     | 1.907     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.450    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.450    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 305 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_0_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_2__U/A2[0]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.087
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.907
- Arrival Time                       0.357
= Slack Time                         1.550
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.650     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.650     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_0_             | CLK->Q    | DFFARX1_RVT| 0.249     | 0.050     |           | 0.349     | 1.899     |
| rptr_empty/raddr[0]                |           |           | 0.008     | 0.050     | 0.090     | 0.357     | 1.907     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.450    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.450    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 306 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_1_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_1__U/A2[1]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.087
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.907
- Arrival Time                       0.357
= Slack Time                         1.550
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.650     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.650     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_1_             | CLK->Q    | DFFARX1_RVT| 0.248     | 0.049     |           | 0.348     | 1.899     |
| rptr_empty/raddr[1]                |           |           | 0.009     | 0.049     | 0.089     | 0.357     | 1.907     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.450    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.450    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 307 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_0_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_5__U/A2[0]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.087
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.907
- Arrival Time                       0.356
= Slack Time                         1.551
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.651     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.651     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_0_             | CLK->Q    | DFFARX1_RVT| 0.249     | 0.050     |           | 0.349     | 1.900     |
| rptr_empty/raddr[0]                |           |           | 0.007     | 0.050     | 0.090     | 0.356     | 1.907     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.451    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.451    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 308 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_3_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_5__U/A2[3]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.087
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.907
- Arrival Time                       0.356
= Slack Time                         1.551
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.651     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.651     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_3_             | CLK->Q    | DFFARX1_RVT| 0.248     | 0.049     |           | 0.348     | 1.900     |
| rptr_empty/raddr[3]                |           |           | 0.008     | 0.049     | 0.085     | 0.356     | 1.907     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.451    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.451    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 309 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_1_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_7__U/A2[1]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.087
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.907
- Arrival Time                       0.356
= Slack Time                         1.552
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.652     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.652     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_1_             | CLK->Q    | DFFARX1_RVT| 0.248     | 0.049     |           | 0.348     | 1.900     |
| rptr_empty/raddr[1]                |           |           | 0.008     | 0.049     | 0.089     | 0.356     | 1.907     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.452    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.452    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 310 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_1_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_2__U/A2[1]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.087
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.907
- Arrival Time                       0.356
= Slack Time                         1.552
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.652     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.652     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_1_             | CLK->Q    | DFFARX1_RVT| 0.248     | 0.049     |           | 0.348     | 1.900     |
| rptr_empty/raddr[1]                |           |           | 0.008     | 0.049     | 0.089     | 0.356     | 1.907     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.452    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.452    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 311 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_1_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_6__U/A2[1]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.087
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.907
- Arrival Time                       0.356
= Slack Time                         1.552
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.652     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.652     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_1_             | CLK->Q    | DFFARX1_RVT| 0.248     | 0.049     |           | 0.348     | 1.900     |
| rptr_empty/raddr[1]                |           |           | 0.007     | 0.049     | 0.089     | 0.356     | 1.907     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.452    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.452    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 312 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_1_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_5__U/A2[1]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.087
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.907
- Arrival Time                       0.356
= Slack Time                         1.552
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.652     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.652     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_1_             | CLK->Q    | DFFARX1_RVT| 0.248     | 0.049     |           | 0.348     | 1.900     |
| rptr_empty/raddr[1]                |           |           | 0.007     | 0.049     | 0.089     | 0.356     | 1.907     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.452    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.452    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 313 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_3_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_2__U/A2[3]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.087
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.907
- Arrival Time                       0.355
= Slack Time                         1.552
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.652     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.652     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_3_             | CLK->Q    | DFFARX1_RVT| 0.248     | 0.049     |           | 0.348     | 1.900     |
| rptr_empty/raddr[3]                |           |           | 0.007     | 0.049     | 0.085     | 0.355     | 1.907     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.452    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.452    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 314 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_3_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_1__U/A2[3]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.087
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.907
- Arrival Time                       0.355
= Slack Time                         1.552
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.652     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.652     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_3_             | CLK->Q    | DFFARX1_RVT| 0.248     | 0.049     |           | 0.348     | 1.900     |
| rptr_empty/raddr[3]                |           |           | 0.007     | 0.049     | 0.085     | 0.355     | 1.907     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.452    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.452    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 315 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_3_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_6__U/A2[3]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.087
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.907
- Arrival Time                       0.355
= Slack Time                         1.552
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.652     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.652     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_3_             | CLK->Q    | DFFARX1_RVT| 0.248     | 0.049     |           | 0.348     | 1.900     |
| rptr_empty/raddr[3]                |           |           | 0.007     | 0.049     | 0.085     | 0.355     | 1.907     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.452    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.452    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 316 MET Setup Check
Beginpoint: rptr_empty/rbin_reg_3_/Q
triggered with leading edge of rclk
Endpoint: fifomem/genblk1_7__U/A2[3]
checked with leading edge of rclk
Analysis View: default
Skew: 0.000000
  Other End Arrival Time             0.100
- Setup                             -0.087
+ Phase Shift                        1.900
- Uncertainty                        0.180
= Required Time                      1.907
- Arrival Time                       0.354
= Slack Time                         1.553
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | 1.653     |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | 1.653     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rptr_empty/rbin_reg_3_             | CLK->Q    | DFFARX1_RVT| 0.248     | 0.049     |           | 0.348     | 1.901     |
| rptr_empty/raddr[3]                |           |           | 0.006     | 0.049     | 0.085     | 0.354     | 1.907     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| rclk                               |           |           | 0.000     | 0.000     |           | 0.100     | -1.453    |
| rclk                               |           |           | 0.000     | 0.000     | 2.512     | 0.100     | -1.453    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
