-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.


-- Generated by Quartus Prime Version 20.1 (Build Build 711 06/05/2020)
-- Created on Sun Aug  1 17:47:09 2021

COMPONENT SDRAM_CONTROLLER
	PORT
	(
		rst		:	 IN STD_LOGIC;
		rw		:	 IN STD_LOGIC;
		refresh		:	 IN STD_LOGIC;
		ram_clk_in_100		:	 IN STD_LOGIC;
		addr_in		:	 IN STD_LOGIC_VECTOR(24 DOWNTO 0);
		n_dqml_in		:	 IN STD_LOGIC;
		n_dqmh_in		:	 IN STD_LOGIC;
		data_in		:	 IN STD_LOGIC_VECTOR(15 DOWNTO 0);
		up_to_use		:	 OUT STD_LOGIC;
		mem_op_complete		:	 OUT STD_LOGIC;
		n_dqmh_to_sdram		:	 OUT STD_LOGIC;
		n_dqml_to_sdram		:	 OUT STD_LOGIC;
		bank_to_sdram		:	 OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
		addr_to_sdram		:	 OUT STD_LOGIC_VECTOR(12 DOWNTO 0);
		clk_en_to_sdram		:	 OUT STD_LOGIC;
		n_cs_to_sdram		:	 OUT STD_LOGIC;
		n_ras		:	 OUT STD_LOGIC;
		n_cas		:	 OUT STD_LOGIC;
		n_we		:	 OUT STD_LOGIC;
		data_io		:	 INOUT STD_LOGIC_VECTOR(15 DOWNTO 0)
	);
END COMPONENT;