#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Aug  4 16:36:04 2020
# Process ID: 4296
# Current directory: F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9420 F:\Experiment_of_SEA\FPGA_Experimental_Project\Lab_4_3\Lab_4_3.xpr
# Log file: F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_3/vivado.log
# Journal file: F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_3/Lab_4_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 689.223 ; gain = 120.027
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_3/Lab_4_3.srcs/sim_1/new/testBench.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_3/Lab_4_3.srcs/sim_1/new/testBench.v
file delete -force F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_3/Lab_4_3.srcs/sim_1/new/testBench.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_3/Lab_4_3.srcs/sim_1/new/Testbench.v w ]
add_files -fileset sim_1 F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_3/Lab_4_3.srcs/sim_1/new/Testbench.v
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug  4 16:41:43 2020...
