Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Feb 10 21:23:08 2022
| Host         : ECE419-92QX0Q2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file temp_top_timing_summary_routed.rpt -pb temp_top_timing_summary_routed.pb -rpx temp_top_timing_summary_routed.rpx -warn_on_violation
| Design       : temp_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (49)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (13)
5. checking no_input_delay (18)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (49)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: SW[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: c_f (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_TSCTL/tempReg_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_TSCTL/tempReg_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_TSCTL/tempReg_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_TSCTL/tempReg_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_TSCTL/tempReg_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_TSCTL/tempReg_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_TSCTL/tempReg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_TSCTL/tempReg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_TSCTL/tempReg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_TSCTL/tempReg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_TSCTL/tempReg_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_TSCTL/tempReg_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_TSCTL/tempReg_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line72/U_COUNT3C/q_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line72/U_COUNT3C/q_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line72/U_COUNT3C/q_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (13)
-------------------------------------------------
 There are 13 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.787        0.000                      0                  251        0.168        0.000                      0                  251        4.500        0.000                       0                   135  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.787        0.000                      0                  251        0.168        0.000                      0                  251        4.500        0.000                       0                   135  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.787ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.973ns  (logic 1.180ns (23.729%)  route 3.793ns (76.271%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.695     5.297    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y121         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.456     5.753 f  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/Q
                         net (fo=25, routed)          1.130     6.883    U_TSCTL/Inst_TWICtl/state_0[3]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.150     7.033 f  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_4/O
                         net (fo=5, routed)           1.145     8.179    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_4_n_0
    SLICE_X1Y128         LUT6 (Prop_lut6_I4_O)        0.326     8.505 f  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_20/O
                         net (fo=1, routed)           0.304     8.809    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_20_n_0
    SLICE_X1Y127         LUT6 (Prop_lut6_I5_O)        0.124     8.933 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_6/O
                         net (fo=1, routed)           0.727     9.659    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_6_n_0
    SLICE_X1Y121         LUT6 (Prop_lut6_I3_O)        0.124     9.783 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.487    10.270    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X3Y121         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.577    14.999    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y121         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]/C
                         clock pessimism              0.298    15.297    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y121         FDRE (Setup_fdre_C_CE)      -0.205    15.057    U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -10.270    
  -------------------------------------------------------------------
                         slack                                  4.787    

Slack (MET) :             4.787ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.973ns  (logic 1.180ns (23.729%)  route 3.793ns (76.271%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.695     5.297    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y121         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.456     5.753 f  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/Q
                         net (fo=25, routed)          1.130     6.883    U_TSCTL/Inst_TWICtl/state_0[3]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.150     7.033 f  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_4/O
                         net (fo=5, routed)           1.145     8.179    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_4_n_0
    SLICE_X1Y128         LUT6 (Prop_lut6_I4_O)        0.326     8.505 f  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_20/O
                         net (fo=1, routed)           0.304     8.809    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_20_n_0
    SLICE_X1Y127         LUT6 (Prop_lut6_I5_O)        0.124     8.933 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_6/O
                         net (fo=1, routed)           0.727     9.659    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_6_n_0
    SLICE_X1Y121         LUT6 (Prop_lut6_I3_O)        0.124     9.783 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.487    10.270    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X3Y121         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.577    14.999    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y121         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/C
                         clock pessimism              0.298    15.297    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y121         FDRE (Setup_fdre_C_CE)      -0.205    15.057    U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -10.270    
  -------------------------------------------------------------------
                         slack                                  4.787    

Slack (MET) :             4.787ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.973ns  (logic 1.180ns (23.729%)  route 3.793ns (76.271%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.695     5.297    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y121         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.456     5.753 f  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/Q
                         net (fo=25, routed)          1.130     6.883    U_TSCTL/Inst_TWICtl/state_0[3]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.150     7.033 f  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_4/O
                         net (fo=5, routed)           1.145     8.179    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_4_n_0
    SLICE_X1Y128         LUT6 (Prop_lut6_I4_O)        0.326     8.505 f  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_20/O
                         net (fo=1, routed)           0.304     8.809    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_20_n_0
    SLICE_X1Y127         LUT6 (Prop_lut6_I5_O)        0.124     8.933 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_6/O
                         net (fo=1, routed)           0.727     9.659    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_6_n_0
    SLICE_X1Y121         LUT6 (Prop_lut6_I3_O)        0.124     9.783 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.487    10.270    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X3Y121         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.577    14.999    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y121         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/C
                         clock pessimism              0.298    15.297    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y121         FDRE (Setup_fdre_C_CE)      -0.205    15.057    U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -10.270    
  -------------------------------------------------------------------
                         slack                                  4.787    

Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 1.180ns (24.401%)  route 3.656ns (75.599%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.695     5.297    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y121         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.456     5.753 f  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/Q
                         net (fo=25, routed)          1.130     6.883    U_TSCTL/Inst_TWICtl/state_0[3]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.150     7.033 f  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_4/O
                         net (fo=5, routed)           1.145     8.179    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_4_n_0
    SLICE_X1Y128         LUT6 (Prop_lut6_I4_O)        0.326     8.505 f  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_20/O
                         net (fo=1, routed)           0.304     8.809    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_20_n_0
    SLICE_X1Y127         LUT6 (Prop_lut6_I5_O)        0.124     8.933 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_6/O
                         net (fo=1, routed)           0.727     9.659    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_6_n_0
    SLICE_X1Y121         LUT6 (Prop_lut6_I3_O)        0.124     9.783 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.350    10.133    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X3Y120         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.578    15.000    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y120         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[2]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X3Y120         FDRE (Setup_fdre_C_CE)      -0.205    15.035    U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                  4.902    

Slack (MET) :             5.109ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.608ns  (logic 1.014ns (22.004%)  route 3.594ns (77.996%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.695     5.297    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y128         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDSE (Prop_fdse_C_Q)         0.518     5.815 f  U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/Q
                         net (fo=4, routed)           0.901     6.716    U_TSCTL/Inst_TWICtl/sclCnt_reg[3]
    SLICE_X2Y128         LUT6 (Prop_lut6_I1_O)        0.124     6.840 f  U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.426     7.267    U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X2Y127         LUT3 (Prop_lut3_I0_O)        0.124     7.391 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7/O
                         net (fo=11, routed)          1.076     8.466    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7_n_0
    SLICE_X0Y121         LUT6 (Prop_lut6_I5_O)        0.124     8.590 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_3/O
                         net (fo=4, routed)           0.510     9.100    U_TSCTL/Inst_TWICtl/dataByte1
    SLICE_X2Y120         LUT2 (Prop_lut2_I0_O)        0.124     9.224 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.682     9.906    U_TSCTL/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X3Y123         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.574    14.996    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y123         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[6]/C
                         clock pessimism              0.259    15.255    
                         clock uncertainty           -0.035    15.220    
    SLICE_X3Y123         FDRE (Setup_fdre_C_CE)      -0.205    15.015    U_TSCTL/Inst_TWICtl/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                          -9.906    
  -------------------------------------------------------------------
                         slack                                  5.109    

Slack (MET) :             5.109ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.608ns  (logic 1.014ns (22.004%)  route 3.594ns (77.996%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.695     5.297    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y128         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDSE (Prop_fdse_C_Q)         0.518     5.815 f  U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/Q
                         net (fo=4, routed)           0.901     6.716    U_TSCTL/Inst_TWICtl/sclCnt_reg[3]
    SLICE_X2Y128         LUT6 (Prop_lut6_I1_O)        0.124     6.840 f  U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.426     7.267    U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X2Y127         LUT3 (Prop_lut3_I0_O)        0.124     7.391 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7/O
                         net (fo=11, routed)          1.076     8.466    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7_n_0
    SLICE_X0Y121         LUT6 (Prop_lut6_I5_O)        0.124     8.590 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_3/O
                         net (fo=4, routed)           0.510     9.100    U_TSCTL/Inst_TWICtl/dataByte1
    SLICE_X2Y120         LUT2 (Prop_lut2_I0_O)        0.124     9.224 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.682     9.906    U_TSCTL/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X3Y123         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.574    14.996    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y123         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[7]/C
                         clock pessimism              0.259    15.255    
                         clock uncertainty           -0.035    15.220    
    SLICE_X3Y123         FDRE (Setup_fdre_C_CE)      -0.205    15.015    U_TSCTL/Inst_TWICtl/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                          -9.906    
  -------------------------------------------------------------------
                         slack                                  5.109    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 1.014ns (22.820%)  route 3.429ns (77.180%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.695     5.297    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y128         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDSE (Prop_fdse_C_Q)         0.518     5.815 f  U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/Q
                         net (fo=4, routed)           0.901     6.716    U_TSCTL/Inst_TWICtl/sclCnt_reg[3]
    SLICE_X2Y128         LUT6 (Prop_lut6_I1_O)        0.124     6.840 f  U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.426     7.267    U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X2Y127         LUT3 (Prop_lut3_I0_O)        0.124     7.391 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7/O
                         net (fo=11, routed)          1.076     8.466    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7_n_0
    SLICE_X0Y121         LUT6 (Prop_lut6_I5_O)        0.124     8.590 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_3/O
                         net (fo=4, routed)           0.510     9.100    U_TSCTL/Inst_TWICtl/dataByte1
    SLICE_X2Y120         LUT2 (Prop_lut2_I0_O)        0.124     9.224 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.517     9.741    U_TSCTL/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X4Y122         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.573    14.995    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X4Y122         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[2]/C
                         clock pessimism              0.259    15.254    
                         clock uncertainty           -0.035    15.219    
    SLICE_X4Y122         FDRE (Setup_fdre_C_CE)      -0.205    15.014    U_TSCTL/Inst_TWICtl/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 1.014ns (22.820%)  route 3.429ns (77.180%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.695     5.297    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y128         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDSE (Prop_fdse_C_Q)         0.518     5.815 f  U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/Q
                         net (fo=4, routed)           0.901     6.716    U_TSCTL/Inst_TWICtl/sclCnt_reg[3]
    SLICE_X2Y128         LUT6 (Prop_lut6_I1_O)        0.124     6.840 f  U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.426     7.267    U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X2Y127         LUT3 (Prop_lut3_I0_O)        0.124     7.391 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7/O
                         net (fo=11, routed)          1.076     8.466    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7_n_0
    SLICE_X0Y121         LUT6 (Prop_lut6_I5_O)        0.124     8.590 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_3/O
                         net (fo=4, routed)           0.510     9.100    U_TSCTL/Inst_TWICtl/dataByte1
    SLICE_X2Y120         LUT2 (Prop_lut2_I0_O)        0.124     9.224 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.517     9.741    U_TSCTL/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X4Y122         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.573    14.995    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X4Y122         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[3]/C
                         clock pessimism              0.259    15.254    
                         clock uncertainty           -0.035    15.219    
    SLICE_X4Y122         FDRE (Setup_fdre_C_CE)      -0.205    15.014    U_TSCTL/Inst_TWICtl/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 1.014ns (22.820%)  route 3.429ns (77.180%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.695     5.297    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y128         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDSE (Prop_fdse_C_Q)         0.518     5.815 f  U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/Q
                         net (fo=4, routed)           0.901     6.716    U_TSCTL/Inst_TWICtl/sclCnt_reg[3]
    SLICE_X2Y128         LUT6 (Prop_lut6_I1_O)        0.124     6.840 f  U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.426     7.267    U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X2Y127         LUT3 (Prop_lut3_I0_O)        0.124     7.391 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7/O
                         net (fo=11, routed)          1.076     8.466    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7_n_0
    SLICE_X0Y121         LUT6 (Prop_lut6_I5_O)        0.124     8.590 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_3/O
                         net (fo=4, routed)           0.510     9.100    U_TSCTL/Inst_TWICtl/dataByte1
    SLICE_X2Y120         LUT2 (Prop_lut2_I0_O)        0.124     9.224 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.517     9.741    U_TSCTL/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X4Y122         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.573    14.995    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X4Y122         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[4]/C
                         clock pessimism              0.259    15.254    
                         clock uncertainty           -0.035    15.219    
    SLICE_X4Y122         FDRE (Setup_fdre_C_CE)      -0.205    15.014    U_TSCTL/Inst_TWICtl/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 1.014ns (22.820%)  route 3.429ns (77.180%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.695     5.297    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y128         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDSE (Prop_fdse_C_Q)         0.518     5.815 f  U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/Q
                         net (fo=4, routed)           0.901     6.716    U_TSCTL/Inst_TWICtl/sclCnt_reg[3]
    SLICE_X2Y128         LUT6 (Prop_lut6_I1_O)        0.124     6.840 f  U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.426     7.267    U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X2Y127         LUT3 (Prop_lut3_I0_O)        0.124     7.391 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7/O
                         net (fo=11, routed)          1.076     8.466    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7_n_0
    SLICE_X0Y121         LUT6 (Prop_lut6_I5_O)        0.124     8.590 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_3/O
                         net (fo=4, routed)           0.510     9.100    U_TSCTL/Inst_TWICtl/dataByte1
    SLICE_X2Y120         LUT2 (Prop_lut2_I0_O)        0.124     9.224 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.517     9.741    U_TSCTL/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X4Y122         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.573    14.995    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X4Y122         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[5]/C
                         clock pessimism              0.259    15.254    
                         clock uncertainty           -0.035    15.219    
    SLICE_X4Y122         FDRE (Setup_fdre_C_CE)      -0.205    15.014    U_TSCTL/Inst_TWICtl/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                  5.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U_TSCTL/TemperatureReg.temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/tempReg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.585     1.504    U_TSCTL/clk_IBUF_BUFG
    SLICE_X4Y123         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  U_TSCTL/TemperatureReg.temp_reg[0]/Q
                         net (fo=1, routed)           0.086     1.731    U_TSCTL/Inst_TWICtl/temp[0]
    SLICE_X5Y123         LUT3 (Prop_lut3_I2_O)        0.045     1.776 r  U_TSCTL/Inst_TWICtl/tempReg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.776    U_TSCTL/temp_0[0]
    SLICE_X5Y123         FDRE                                         r  U_TSCTL/tempReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.852     2.018    U_TSCTL/clk_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  U_TSCTL/tempReg_reg[8]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X5Y123         FDRE (Hold_fdre_C_D)         0.091     1.608    U_TSCTL/tempReg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U_TSCTL/TemperatureReg.temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/tempReg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.585     1.504    U_TSCTL/clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  U_TSCTL/TemperatureReg.temp_reg[2]/Q
                         net (fo=1, routed)           0.082     1.751    U_TSCTL/Inst_TWICtl/temp[2]
    SLICE_X3Y124         LUT3 (Prop_lut3_I2_O)        0.045     1.796 r  U_TSCTL/Inst_TWICtl/tempReg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.796    U_TSCTL/temp_0[2]
    SLICE_X3Y124         FDRE                                         r  U_TSCTL/tempReg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.855     2.020    U_TSCTL/clk_IBUF_BUFG
    SLICE_X3Y124         FDRE                                         r  U_TSCTL/tempReg_reg[10]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X3Y124         FDRE (Hold_fdre_C_D)         0.091     1.608    U_TSCTL/tempReg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/sclCnt_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.339%)  route 0.138ns (42.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.588     1.507    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y128         FDRE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.138     1.787    U_TSCTL/Inst_TWICtl/sclCnt_reg[0]
    SLICE_X2Y128         LUT6 (Prop_lut6_I2_O)        0.045     1.832 r  U_TSCTL/Inst_TWICtl/sclCnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.832    U_TSCTL/Inst_TWICtl/sclCnt0[5]
    SLICE_X2Y128         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.859     2.024    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y128         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[5]/C
                         clock pessimism             -0.502     1.521    
    SLICE_X2Y128         FDSE (Hold_fdse_C_D)         0.121     1.642    U_TSCTL/Inst_TWICtl/sclCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/dataByte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/tempReg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.311%)  route 0.157ns (52.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.587     1.506    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X4Y122         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  U_TSCTL/Inst_TWICtl/dataByte_reg[3]/Q
                         net (fo=5, routed)           0.157     1.804    U_TSCTL/dataByte[3]
    SLICE_X4Y124         FDRE                                         r  U_TSCTL/tempReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.851     2.017    U_TSCTL/clk_IBUF_BUFG
    SLICE_X4Y124         FDRE                                         r  U_TSCTL/tempReg_reg[3]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X4Y124         FDRE (Hold_fdre_C_D)         0.070     1.586    U_TSCTL/tempReg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/sync_sda_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/sync_sda_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.585     1.504    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y124         FDRE                                         r  U_TSCTL/Inst_TWICtl/sync_sda_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.128     1.632 r  U_TSCTL/Inst_TWICtl/sync_sda_reg[0]/Q
                         net (fo=1, routed)           0.119     1.752    U_TSCTL/Inst_TWICtl/sync_sda_reg_n_0_[0]
    SLICE_X0Y124         FDRE                                         r  U_TSCTL/Inst_TWICtl/sync_sda_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.855     2.020    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y124         FDRE                                         r  U_TSCTL/Inst_TWICtl/sync_sda_reg[1]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X0Y124         FDRE (Hold_fdre_C_D)         0.017     1.521    U_TSCTL/Inst_TWICtl/sync_sda_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/busFreeCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/busFreeCnt_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.316%)  route 0.176ns (48.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.585     1.504    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  U_TSCTL/Inst_TWICtl/busFreeCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  U_TSCTL/Inst_TWICtl/busFreeCnt_reg[0]/Q
                         net (fo=7, routed)           0.176     1.822    U_TSCTL/Inst_TWICtl/busFreeCnt_reg[0]
    SLICE_X1Y125         LUT2 (Prop_lut2_I1_O)        0.045     1.867 r  U_TSCTL/Inst_TWICtl/busFreeCnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.867    U_TSCTL/Inst_TWICtl/busFreeCnt[1]_i_1_n_0
    SLICE_X1Y125         FDSE                                         r  U_TSCTL/Inst_TWICtl/busFreeCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.855     2.020    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y125         FDSE                                         r  U_TSCTL/Inst_TWICtl/busFreeCnt_reg[1]/C
                         clock pessimism             -0.479     1.540    
    SLICE_X1Y125         FDSE (Hold_fdse_C_D)         0.091     1.631    U_TSCTL/Inst_TWICtl/busFreeCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/currAddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/currAddr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.762%)  route 0.154ns (45.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.587     1.506    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X4Y121         FDRE                                         r  U_TSCTL/Inst_TWICtl/currAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  U_TSCTL/Inst_TWICtl/currAddr_reg[0]/Q
                         net (fo=4, routed)           0.154     1.801    U_TSCTL/Inst_TWICtl/currAddr[0]
    SLICE_X4Y121         LUT6 (Prop_lut6_I5_O)        0.045     1.846 r  U_TSCTL/Inst_TWICtl/currAddr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.846    U_TSCTL/Inst_TWICtl/currAddr[0]_i_1_n_0
    SLICE_X4Y121         FDRE                                         r  U_TSCTL/Inst_TWICtl/currAddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.855     2.021    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X4Y121         FDRE                                         r  U_TSCTL/Inst_TWICtl/currAddr_reg[0]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X4Y121         FDRE (Hold_fdre_C_D)         0.092     1.598    U_TSCTL/Inst_TWICtl/currAddr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/busFreeCnt_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/busFreeCnt_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.585     1.504    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y124         FDSE                                         r  U_TSCTL/Inst_TWICtl/busFreeCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDSE (Prop_fdse_C_Q)         0.128     1.632 r  U_TSCTL/Inst_TWICtl/busFreeCnt_reg[4]/Q
                         net (fo=3, routed)           0.115     1.747    U_TSCTL/Inst_TWICtl/busFreeCnt_reg[4]
    SLICE_X1Y124         LUT6 (Prop_lut6_I0_O)        0.098     1.845 r  U_TSCTL/Inst_TWICtl/busFreeCnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.845    U_TSCTL/Inst_TWICtl/busFreeCnt0[5]
    SLICE_X1Y124         FDSE                                         r  U_TSCTL/Inst_TWICtl/busFreeCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.855     2.020    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y124         FDSE                                         r  U_TSCTL/Inst_TWICtl/busFreeCnt_reg[5]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X1Y124         FDSE (Hold_fdse_C_D)         0.092     1.596    U_TSCTL/Inst_TWICtl/busFreeCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/sync_scl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/sync_scl_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.591     1.510    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  U_TSCTL/Inst_TWICtl/sync_scl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  U_TSCTL/Inst_TWICtl/sync_scl_reg[0]/Q
                         net (fo=1, routed)           0.174     1.825    U_TSCTL/Inst_TWICtl/sync_scl_reg_n_0_[0]
    SLICE_X0Y131         FDRE                                         r  U_TSCTL/Inst_TWICtl/sync_scl_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.862     2.027    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  U_TSCTL/Inst_TWICtl/sync_scl_reg[1]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X0Y131         FDRE (Hold_fdre_C_D)         0.066     1.576    U_TSCTL/Inst_TWICtl/sync_scl_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/dataByte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/tempReg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.338%)  route 0.209ns (59.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.586     1.505    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y123         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  U_TSCTL/Inst_TWICtl/dataByte_reg[7]/Q
                         net (fo=5, routed)           0.209     1.855    U_TSCTL/dataByte[7]
    SLICE_X5Y123         FDRE                                         r  U_TSCTL/tempReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.852     2.018    U_TSCTL/clk_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  U_TSCTL/tempReg_reg[7]/C
                         clock pessimism             -0.479     1.538    
    SLICE_X5Y123         FDRE (Hold_fdre_C_D)         0.066     1.604    U_TSCTL/tempReg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y122    U_TSCTL/Inst_TWICtl/DONE_O_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y121    U_TSCTL/Inst_TWICtl/ERR_O_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y128    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y128    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y129    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y129    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[13]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y129    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y129    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[15]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y130    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y124    U_TSCTL/TemperatureReg.temp_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y124    U_TSCTL/TemperatureReg.temp_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124    U_TSCTL/tempReg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y124    U_TSCTL/tempReg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y124    U_TSCTL/tempReg_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y124    U_TSCTL/tempReg_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y131   nolabel_line72/U_ENB/q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y131   nolabel_line72/U_ENB/q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y131   nolabel_line72/U_ENB/q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y131   nolabel_line72/U_ENB/q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y121    U_TSCTL/Inst_TWICtl/ERR_O_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y128    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y128    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y128    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[8]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y128    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y121    U_TSCTL/Inst_TWICtl/addrNData_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y121    U_TSCTL/Inst_TWICtl/bitCount_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y121    U_TSCTL/Inst_TWICtl/bitCount_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y121    U_TSCTL/Inst_TWICtl/bitCount_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y121    U_TSCTL/Inst_TWICtl/currAddr_reg[0]/C



