$date
	Thu Nov 28 16:37:39 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module FA_tb $end
$var wire 1 ! s0 $end
$var wire 1 " cout $end
$var reg 1 # a0 $end
$var reg 1 $ b0 $end
$var reg 1 % cin $end
$var reg 4 & seed [3:0] $end
$scope module FA $end
$var wire 1 % cin $end
$var wire 1 # x $end
$var wire 1 $ y $end
$var wire 1 ! s $end
$var wire 1 " cout $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
x%
x$
x#
x"
x!
$end
#5
0!
0"
b0 &
0%
0$
0#
#10
b1 &
#15
1!
b10 &
1%
#20
b11 &
1#
0%
#25
0!
1"
b100 &
1%
#30
1!
0"
b101 &
1$
0#
0%
#35
0!
1"
b110 &
1%
#40
b111 &
1#
0%
#45
1!
b1000 &
1%
#95
