

================================================================
== Vivado HLS Report for 'matrix_vector'
================================================================
* Date:           Tue Apr 23 16:40:44 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        matrix_vector_base.proj
* Solution:       solution
* Product family: virtex7
* Target device:  xc7v585tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.108|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   15|   15|   15|   15|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- data_loop  |   13|   13|         7|          1|          1|     8|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     273|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     32|    1328|     392|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      48|
|Register         |        0|      -|    1523|     320|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     32|    2851|    1033|
+-----------------+---------+-------+--------+--------+
|Available        |     1590|   1260|  728400|  364200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      2|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-------------------------+----------------------+---------+-------+-----+----+
    |matrix_vector_mulbkb_U1  |matrix_vector_mulbkb  |        0|      4|  166|  49|
    |matrix_vector_mulbkb_U2  |matrix_vector_mulbkb  |        0|      4|  166|  49|
    |matrix_vector_mulbkb_U3  |matrix_vector_mulbkb  |        0|      4|  166|  49|
    |matrix_vector_mulbkb_U4  |matrix_vector_mulbkb  |        0|      4|  166|  49|
    |matrix_vector_mulbkb_U5  |matrix_vector_mulbkb  |        0|      4|  166|  49|
    |matrix_vector_mulbkb_U6  |matrix_vector_mulbkb  |        0|      4|  166|  49|
    |matrix_vector_mulbkb_U7  |matrix_vector_mulbkb  |        0|      4|  166|  49|
    |matrix_vector_mulbkb_U8  |matrix_vector_mulbkb  |        0|      4|  166|  49|
    +-------------------------+----------------------+---------+-------+-----+----+
    |Total                    |                      |        0|     32| 1328| 392|
    +-------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |V_Out_d0                 |     +    |      0|  0|  32|          32|          32|
    |i_1_fu_252_p2            |     +    |      0|  0|  13|           4|           1|
    |tmp1_fu_324_p2           |     +    |      0|  0|  32|          32|          32|
    |tmp2_fu_302_p2           |     +    |      0|  0|  39|          32|          32|
    |tmp3_fu_306_p2           |     +    |      0|  0|  39|          32|          32|
    |tmp4_fu_318_p2           |     +    |      0|  0|  32|          32|          32|
    |tmp5_fu_310_p2           |     +    |      0|  0|  32|          32|          32|
    |tmp6_fu_314_p2           |     +    |      0|  0|  39|          32|          32|
    |exitcond1_fu_246_p2      |   icmp   |      0|  0|  11|           4|           5|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 273|         235|         233|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6  |   9|          2|    1|          2|
    |i_reg_235                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  48|         10|    7|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |M_0_load_reg_428         |  32|   0|   32|          0|
    |M_1_load_reg_433         |  32|   0|   32|          0|
    |M_2_load_reg_438         |  32|   0|   32|          0|
    |M_3_load_reg_443         |  32|   0|   32|          0|
    |M_4_load_reg_448         |  32|   0|   32|          0|
    |M_5_load_reg_453         |  32|   0|   32|          0|
    |M_6_load_reg_458         |  32|   0|   32|          0|
    |M_7_load_reg_463         |  32|   0|   32|          0|
    |V_In_0_read_reg_348      |  32|   0|   32|          0|
    |V_In_1_read_reg_358      |  32|   0|   32|          0|
    |V_In_2_read_reg_368      |  32|   0|   32|          0|
    |V_In_3_read_reg_378      |  32|   0|   32|          0|
    |V_In_4_read_reg_388      |  32|   0|   32|          0|
    |V_In_5_read_reg_398      |  32|   0|   32|          0|
    |V_In_6_read_reg_408      |  32|   0|   32|          0|
    |V_In_7_read_reg_418      |  32|   0|   32|          0|
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |exitcond1_reg_334        |   1|   0|    1|          0|
    |i_reg_235                |   4|   0|    4|          0|
    |tmp2_reg_508             |  32|   0|   32|          0|
    |tmp3_reg_513             |  32|   0|   32|          0|
    |tmp4_reg_518             |  32|   0|   32|          0|
    |tmp_3_1_reg_473          |  32|   0|   32|          0|
    |tmp_3_2_reg_478          |  32|   0|   32|          0|
    |tmp_3_3_reg_483          |  32|   0|   32|          0|
    |tmp_3_4_reg_488          |  32|   0|   32|          0|
    |tmp_3_5_reg_493          |  32|   0|   32|          0|
    |tmp_3_6_reg_498          |  32|   0|   32|          0|
    |tmp_3_7_reg_503          |  32|   0|   32|          0|
    |tmp_3_reg_468            |  32|   0|   32|          0|
    |tmp_reg_343              |   4|   0|   64|         60|
    |V_In_0_read_reg_348      |  64|  32|   32|          0|
    |V_In_1_read_reg_358      |  64|  32|   32|          0|
    |V_In_2_read_reg_368      |  64|  32|   32|          0|
    |V_In_3_read_reg_378      |  64|  32|   32|          0|
    |V_In_4_read_reg_388      |  64|  32|   32|          0|
    |V_In_5_read_reg_398      |  64|  32|   32|          0|
    |V_In_6_read_reg_408      |  64|  32|   32|          0|
    |V_In_7_read_reg_418      |  64|  32|   32|          0|
    |exitcond1_reg_334        |  64|  32|    1|          0|
    |tmp_reg_343              |  64|  32|   64|         60|
    +-------------------------+----+----+-----+-----------+
    |Total                    |1523| 320| 1264|        120|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------+-----+-----+------------+---------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_start        |  in |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_done         | out |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_idle         | out |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_ready        | out |    1| ap_ctrl_hs | matrix_vector | return value |
|M_0_address0    | out |    3|  ap_memory |      M_0      |     array    |
|M_0_ce0         | out |    1|  ap_memory |      M_0      |     array    |
|M_0_q0          |  in |   32|  ap_memory |      M_0      |     array    |
|M_1_address0    | out |    3|  ap_memory |      M_1      |     array    |
|M_1_ce0         | out |    1|  ap_memory |      M_1      |     array    |
|M_1_q0          |  in |   32|  ap_memory |      M_1      |     array    |
|M_2_address0    | out |    3|  ap_memory |      M_2      |     array    |
|M_2_ce0         | out |    1|  ap_memory |      M_2      |     array    |
|M_2_q0          |  in |   32|  ap_memory |      M_2      |     array    |
|M_3_address0    | out |    3|  ap_memory |      M_3      |     array    |
|M_3_ce0         | out |    1|  ap_memory |      M_3      |     array    |
|M_3_q0          |  in |   32|  ap_memory |      M_3      |     array    |
|M_4_address0    | out |    3|  ap_memory |      M_4      |     array    |
|M_4_ce0         | out |    1|  ap_memory |      M_4      |     array    |
|M_4_q0          |  in |   32|  ap_memory |      M_4      |     array    |
|M_5_address0    | out |    3|  ap_memory |      M_5      |     array    |
|M_5_ce0         | out |    1|  ap_memory |      M_5      |     array    |
|M_5_q0          |  in |   32|  ap_memory |      M_5      |     array    |
|M_6_address0    | out |    3|  ap_memory |      M_6      |     array    |
|M_6_ce0         | out |    1|  ap_memory |      M_6      |     array    |
|M_6_q0          |  in |   32|  ap_memory |      M_6      |     array    |
|M_7_address0    | out |    3|  ap_memory |      M_7      |     array    |
|M_7_ce0         | out |    1|  ap_memory |      M_7      |     array    |
|M_7_q0          |  in |   32|  ap_memory |      M_7      |     array    |
|V_In_0          |  in |   32|   ap_none  |     V_In_0    |    pointer   |
|V_In_1          |  in |   32|   ap_none  |     V_In_1    |    pointer   |
|V_In_2          |  in |   32|   ap_none  |     V_In_2    |    pointer   |
|V_In_3          |  in |   32|   ap_none  |     V_In_3    |    pointer   |
|V_In_4          |  in |   32|   ap_none  |     V_In_4    |    pointer   |
|V_In_5          |  in |   32|   ap_none  |     V_In_5    |    pointer   |
|V_In_6          |  in |   32|   ap_none  |     V_In_6    |    pointer   |
|V_In_7          |  in |   32|   ap_none  |     V_In_7    |    pointer   |
|V_Out_address0  | out |    3|  ap_memory |     V_Out     |     array    |
|V_Out_ce0       | out |    1|  ap_memory |     V_Out     |     array    |
|V_Out_we0       | out |    1|  ap_memory |     V_Out     |     array    |
|V_Out_d0        | out |   32|  ap_memory |     V_Out     |     array    |
+----------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	9  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	2  / true
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.85>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %V_In_7), !map !7"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %V_In_6), !map !13"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %V_In_5), !map !19"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %V_In_4), !map !25"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %V_In_3), !map !31"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %V_In_2), !map !37"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %V_In_1), !map !43"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %V_In_0), !map !49"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %M_7), !map !55"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %M_6), !map !61"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %M_5), !map !66"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %M_4), !map !71"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %M_3), !map !76"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %M_2), !map !81"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %M_1), !map !86"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %M_0), !map !91"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %V_Out) nounwind, !map !96"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @matrix_vector_str) nounwind"   --->   Operation 27 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.85ns)   --->   "br label %1" [./matrix_vector_base.c:9]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.85>

State 2 <SV = 1> <Delay = 1.14>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i = phi i4 [ 0, %0 ], [ %i_1, %2 ]"   --->   Operation 29 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.87ns)   --->   "%exitcond1 = icmp eq i4 %i, -8" [./matrix_vector_base.c:9]   --->   Operation 30 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.01ns)   --->   "%i_1 = add i4 %i, 1" [./matrix_vector_base.c:9]   --->   Operation 32 'add' 'i_1' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %3, label %2" [./matrix_vector_base.c:9]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = zext i4 %i to i64" [./matrix_vector_base.c:15]   --->   Operation 34 'zext' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%V_In_0_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %V_In_0)" [./matrix_vector_base.c:15]   --->   Operation 35 'read' 'V_In_0_read' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%M_0_addr = getelementptr [8 x i32]* %M_0, i64 0, i64 %tmp" [./matrix_vector_base.c:15]   --->   Operation 36 'getelementptr' 'M_0_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (1.14ns)   --->   "%M_0_load = load i32* %M_0_addr, align 4" [./matrix_vector_base.c:15]   --->   Operation 37 'load' 'M_0_load' <Predicate = (!exitcond1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%V_In_1_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %V_In_1)" [./matrix_vector_base.c:15]   --->   Operation 38 'read' 'V_In_1_read' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%M_1_addr = getelementptr [8 x i32]* %M_1, i64 0, i64 %tmp" [./matrix_vector_base.c:15]   --->   Operation 39 'getelementptr' 'M_1_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (1.14ns)   --->   "%M_1_load = load i32* %M_1_addr, align 4" [./matrix_vector_base.c:15]   --->   Operation 40 'load' 'M_1_load' <Predicate = (!exitcond1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%V_In_2_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %V_In_2)" [./matrix_vector_base.c:15]   --->   Operation 41 'read' 'V_In_2_read' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%M_2_addr = getelementptr [8 x i32]* %M_2, i64 0, i64 %tmp" [./matrix_vector_base.c:15]   --->   Operation 42 'getelementptr' 'M_2_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (1.14ns)   --->   "%M_2_load = load i32* %M_2_addr, align 4" [./matrix_vector_base.c:15]   --->   Operation 43 'load' 'M_2_load' <Predicate = (!exitcond1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%V_In_3_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %V_In_3)" [./matrix_vector_base.c:15]   --->   Operation 44 'read' 'V_In_3_read' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%M_3_addr = getelementptr [8 x i32]* %M_3, i64 0, i64 %tmp" [./matrix_vector_base.c:15]   --->   Operation 45 'getelementptr' 'M_3_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (1.14ns)   --->   "%M_3_load = load i32* %M_3_addr, align 4" [./matrix_vector_base.c:15]   --->   Operation 46 'load' 'M_3_load' <Predicate = (!exitcond1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%V_In_4_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %V_In_4)" [./matrix_vector_base.c:15]   --->   Operation 47 'read' 'V_In_4_read' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%M_4_addr = getelementptr [8 x i32]* %M_4, i64 0, i64 %tmp" [./matrix_vector_base.c:15]   --->   Operation 48 'getelementptr' 'M_4_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (1.14ns)   --->   "%M_4_load = load i32* %M_4_addr, align 4" [./matrix_vector_base.c:15]   --->   Operation 49 'load' 'M_4_load' <Predicate = (!exitcond1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%V_In_5_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %V_In_5)" [./matrix_vector_base.c:15]   --->   Operation 50 'read' 'V_In_5_read' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%M_5_addr = getelementptr [8 x i32]* %M_5, i64 0, i64 %tmp" [./matrix_vector_base.c:15]   --->   Operation 51 'getelementptr' 'M_5_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (1.14ns)   --->   "%M_5_load = load i32* %M_5_addr, align 4" [./matrix_vector_base.c:15]   --->   Operation 52 'load' 'M_5_load' <Predicate = (!exitcond1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%V_In_6_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %V_In_6)" [./matrix_vector_base.c:15]   --->   Operation 53 'read' 'V_In_6_read' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%M_6_addr = getelementptr [8 x i32]* %M_6, i64 0, i64 %tmp" [./matrix_vector_base.c:15]   --->   Operation 54 'getelementptr' 'M_6_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (1.14ns)   --->   "%M_6_load = load i32* %M_6_addr, align 4" [./matrix_vector_base.c:15]   --->   Operation 55 'load' 'M_6_load' <Predicate = (!exitcond1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%V_In_7_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %V_In_7)" [./matrix_vector_base.c:15]   --->   Operation 56 'read' 'V_In_7_read' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%M_7_addr = getelementptr [8 x i32]* %M_7, i64 0, i64 %tmp" [./matrix_vector_base.c:15]   --->   Operation 57 'getelementptr' 'M_7_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (1.14ns)   --->   "%M_7_load = load i32* %M_7_addr, align 4" [./matrix_vector_base.c:15]   --->   Operation 58 'load' 'M_7_load' <Predicate = (!exitcond1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 1.14>
ST_3 : Operation 59 [1/2] (1.14ns)   --->   "%M_0_load = load i32* %M_0_addr, align 4" [./matrix_vector_base.c:15]   --->   Operation 59 'load' 'M_0_load' <Predicate = (!exitcond1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 60 [1/2] (1.14ns)   --->   "%M_1_load = load i32* %M_1_addr, align 4" [./matrix_vector_base.c:15]   --->   Operation 60 'load' 'M_1_load' <Predicate = (!exitcond1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 61 [1/2] (1.14ns)   --->   "%M_2_load = load i32* %M_2_addr, align 4" [./matrix_vector_base.c:15]   --->   Operation 61 'load' 'M_2_load' <Predicate = (!exitcond1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 62 [1/2] (1.14ns)   --->   "%M_3_load = load i32* %M_3_addr, align 4" [./matrix_vector_base.c:15]   --->   Operation 62 'load' 'M_3_load' <Predicate = (!exitcond1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 63 [1/2] (1.14ns)   --->   "%M_4_load = load i32* %M_4_addr, align 4" [./matrix_vector_base.c:15]   --->   Operation 63 'load' 'M_4_load' <Predicate = (!exitcond1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 64 [1/2] (1.14ns)   --->   "%M_5_load = load i32* %M_5_addr, align 4" [./matrix_vector_base.c:15]   --->   Operation 64 'load' 'M_5_load' <Predicate = (!exitcond1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 65 [1/2] (1.14ns)   --->   "%M_6_load = load i32* %M_6_addr, align 4" [./matrix_vector_base.c:15]   --->   Operation 65 'load' 'M_6_load' <Predicate = (!exitcond1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 66 [1/2] (1.14ns)   --->   "%M_7_load = load i32* %M_7_addr, align 4" [./matrix_vector_base.c:15]   --->   Operation 66 'load' 'M_7_load' <Predicate = (!exitcond1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 4.10>
ST_4 : Operation 67 [3/3] (4.10ns)   --->   "%tmp_3 = mul nsw i32 %V_In_0_read, %M_0_load" [./matrix_vector_base.c:15]   --->   Operation 67 'mul' 'tmp_3' <Predicate = (!exitcond1)> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [3/3] (4.10ns)   --->   "%tmp_3_1 = mul nsw i32 %V_In_1_read, %M_1_load" [./matrix_vector_base.c:15]   --->   Operation 68 'mul' 'tmp_3_1' <Predicate = (!exitcond1)> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [3/3] (4.10ns)   --->   "%tmp_3_2 = mul nsw i32 %V_In_2_read, %M_2_load" [./matrix_vector_base.c:15]   --->   Operation 69 'mul' 'tmp_3_2' <Predicate = (!exitcond1)> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [3/3] (4.10ns)   --->   "%tmp_3_3 = mul nsw i32 %V_In_3_read, %M_3_load" [./matrix_vector_base.c:15]   --->   Operation 70 'mul' 'tmp_3_3' <Predicate = (!exitcond1)> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [3/3] (4.10ns)   --->   "%tmp_3_4 = mul nsw i32 %V_In_4_read, %M_4_load" [./matrix_vector_base.c:15]   --->   Operation 71 'mul' 'tmp_3_4' <Predicate = (!exitcond1)> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [3/3] (4.10ns)   --->   "%tmp_3_5 = mul nsw i32 %V_In_5_read, %M_5_load" [./matrix_vector_base.c:15]   --->   Operation 72 'mul' 'tmp_3_5' <Predicate = (!exitcond1)> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [3/3] (4.10ns)   --->   "%tmp_3_6 = mul nsw i32 %V_In_6_read, %M_6_load" [./matrix_vector_base.c:15]   --->   Operation 73 'mul' 'tmp_3_6' <Predicate = (!exitcond1)> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [3/3] (4.10ns)   --->   "%tmp_3_7 = mul nsw i32 %V_In_7_read, %M_7_load" [./matrix_vector_base.c:15]   --->   Operation 74 'mul' 'tmp_3_7' <Predicate = (!exitcond1)> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.10>
ST_5 : Operation 75 [2/3] (4.10ns)   --->   "%tmp_3 = mul nsw i32 %V_In_0_read, %M_0_load" [./matrix_vector_base.c:15]   --->   Operation 75 'mul' 'tmp_3' <Predicate = (!exitcond1)> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [2/3] (4.10ns)   --->   "%tmp_3_1 = mul nsw i32 %V_In_1_read, %M_1_load" [./matrix_vector_base.c:15]   --->   Operation 76 'mul' 'tmp_3_1' <Predicate = (!exitcond1)> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [2/3] (4.10ns)   --->   "%tmp_3_2 = mul nsw i32 %V_In_2_read, %M_2_load" [./matrix_vector_base.c:15]   --->   Operation 77 'mul' 'tmp_3_2' <Predicate = (!exitcond1)> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [2/3] (4.10ns)   --->   "%tmp_3_3 = mul nsw i32 %V_In_3_read, %M_3_load" [./matrix_vector_base.c:15]   --->   Operation 78 'mul' 'tmp_3_3' <Predicate = (!exitcond1)> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [2/3] (4.10ns)   --->   "%tmp_3_4 = mul nsw i32 %V_In_4_read, %M_4_load" [./matrix_vector_base.c:15]   --->   Operation 79 'mul' 'tmp_3_4' <Predicate = (!exitcond1)> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [2/3] (4.10ns)   --->   "%tmp_3_5 = mul nsw i32 %V_In_5_read, %M_5_load" [./matrix_vector_base.c:15]   --->   Operation 80 'mul' 'tmp_3_5' <Predicate = (!exitcond1)> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [2/3] (4.10ns)   --->   "%tmp_3_6 = mul nsw i32 %V_In_6_read, %M_6_load" [./matrix_vector_base.c:15]   --->   Operation 81 'mul' 'tmp_3_6' <Predicate = (!exitcond1)> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [2/3] (4.10ns)   --->   "%tmp_3_7 = mul nsw i32 %V_In_7_read, %M_7_load" [./matrix_vector_base.c:15]   --->   Operation 82 'mul' 'tmp_3_7' <Predicate = (!exitcond1)> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.10>
ST_6 : Operation 83 [1/3] (4.10ns)   --->   "%tmp_3 = mul nsw i32 %V_In_0_read, %M_0_load" [./matrix_vector_base.c:15]   --->   Operation 83 'mul' 'tmp_3' <Predicate = (!exitcond1)> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/3] (4.10ns)   --->   "%tmp_3_1 = mul nsw i32 %V_In_1_read, %M_1_load" [./matrix_vector_base.c:15]   --->   Operation 84 'mul' 'tmp_3_1' <Predicate = (!exitcond1)> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/3] (4.10ns)   --->   "%tmp_3_2 = mul nsw i32 %V_In_2_read, %M_2_load" [./matrix_vector_base.c:15]   --->   Operation 85 'mul' 'tmp_3_2' <Predicate = (!exitcond1)> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/3] (4.10ns)   --->   "%tmp_3_3 = mul nsw i32 %V_In_3_read, %M_3_load" [./matrix_vector_base.c:15]   --->   Operation 86 'mul' 'tmp_3_3' <Predicate = (!exitcond1)> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/3] (4.10ns)   --->   "%tmp_3_4 = mul nsw i32 %V_In_4_read, %M_4_load" [./matrix_vector_base.c:15]   --->   Operation 87 'mul' 'tmp_3_4' <Predicate = (!exitcond1)> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/3] (4.10ns)   --->   "%tmp_3_5 = mul nsw i32 %V_In_5_read, %M_5_load" [./matrix_vector_base.c:15]   --->   Operation 88 'mul' 'tmp_3_5' <Predicate = (!exitcond1)> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/3] (4.10ns)   --->   "%tmp_3_6 = mul nsw i32 %V_In_6_read, %M_6_load" [./matrix_vector_base.c:15]   --->   Operation 89 'mul' 'tmp_3_6' <Predicate = (!exitcond1)> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/3] (4.10ns)   --->   "%tmp_3_7 = mul nsw i32 %V_In_7_read, %M_7_load" [./matrix_vector_base.c:15]   --->   Operation 90 'mul' 'tmp_3_7' <Predicate = (!exitcond1)> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.76>
ST_7 : Operation 91 [1/1] (1.51ns)   --->   "%tmp2 = add i32 %tmp_3, %tmp_3_1" [./matrix_vector_base.c:15]   --->   Operation 91 'add' 'tmp2' <Predicate = (!exitcond1)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (1.51ns)   --->   "%tmp3 = add i32 %tmp_3_2, %tmp_3_3" [./matrix_vector_base.c:15]   --->   Operation 92 'add' 'tmp3' <Predicate = (!exitcond1)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i32 %tmp_3_4, %tmp_3_5" [./matrix_vector_base.c:15]   --->   Operation 93 'add' 'tmp5' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 94 [1/1] (1.51ns)   --->   "%tmp6 = add i32 %tmp_3_6, %tmp_3_7" [./matrix_vector_base.c:15]   --->   Operation 94 'add' 'tmp6' <Predicate = (!exitcond1)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (2.25ns) (root node of TernaryAdder)   --->   "%tmp4 = add i32 %tmp6, %tmp5" [./matrix_vector_base.c:15]   --->   Operation 95 'add' 'tmp4' <Predicate = (!exitcond1)> <Delay = 2.25> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 3.40>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str2) nounwind" [./matrix_vector_base.c:9]   --->   Operation 96 'specloopname' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str2) nounwind" [./matrix_vector_base.c:9]   --->   Operation 97 'specregionbegin' 'tmp_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./matrix_vector_base.c:10]   --->   Operation 98 'specpipeline' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i32 %tmp3, %tmp2" [./matrix_vector_base.c:15]   --->   Operation 99 'add' 'tmp1' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 100 [1/1] (2.25ns) (root node of TernaryAdder)   --->   "%sum_1_7 = add nsw i32 %tmp4, %tmp1" [./matrix_vector_base.c:15]   --->   Operation 100 'add' 'sum_1_7' <Predicate = (!exitcond1)> <Delay = 2.25> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%V_Out_addr = getelementptr [8 x i32]* %V_Out, i64 0, i64 %tmp" [./matrix_vector_base.c:17]   --->   Operation 101 'getelementptr' 'V_Out_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (1.14ns)   --->   "store i32 %sum_1_7, i32* %V_Out_addr, align 4" [./matrix_vector_base.c:17]   --->   Operation 102 'store' <Predicate = (!exitcond1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str2, i32 %tmp_1) nounwind" [./matrix_vector_base.c:19]   --->   Operation 103 'specregionend' 'empty_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "br label %1" [./matrix_vector_base.c:9]   --->   Operation 104 'br' <Predicate = (!exitcond1)> <Delay = 0.00>

State 9 <SV = 2> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "ret void" [./matrix_vector_base.c:20]   --->   Operation 105 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ M_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ M_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ M_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ M_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ M_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ M_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ M_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ M_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ V_In_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_In_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_In_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_In_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_In_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_In_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_In_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_In_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_Out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_10  (specbitsmap      ) [ 0000000000]
StgValue_11  (specbitsmap      ) [ 0000000000]
StgValue_12  (specbitsmap      ) [ 0000000000]
StgValue_13  (specbitsmap      ) [ 0000000000]
StgValue_14  (specbitsmap      ) [ 0000000000]
StgValue_15  (specbitsmap      ) [ 0000000000]
StgValue_16  (specbitsmap      ) [ 0000000000]
StgValue_17  (specbitsmap      ) [ 0000000000]
StgValue_18  (specbitsmap      ) [ 0000000000]
StgValue_19  (specbitsmap      ) [ 0000000000]
StgValue_20  (specbitsmap      ) [ 0000000000]
StgValue_21  (specbitsmap      ) [ 0000000000]
StgValue_22  (specbitsmap      ) [ 0000000000]
StgValue_23  (specbitsmap      ) [ 0000000000]
StgValue_24  (specbitsmap      ) [ 0000000000]
StgValue_25  (specbitsmap      ) [ 0000000000]
StgValue_26  (specbitsmap      ) [ 0000000000]
StgValue_27  (spectopmodule    ) [ 0000000000]
StgValue_28  (br               ) [ 0111111110]
i            (phi              ) [ 0010000000]
exitcond1    (icmp             ) [ 0011111110]
empty        (speclooptripcount) [ 0000000000]
i_1          (add              ) [ 0111111110]
StgValue_33  (br               ) [ 0000000000]
tmp          (zext             ) [ 0011111110]
V_In_0_read  (read             ) [ 0011111000]
M_0_addr     (getelementptr    ) [ 0011000000]
V_In_1_read  (read             ) [ 0011111000]
M_1_addr     (getelementptr    ) [ 0011000000]
V_In_2_read  (read             ) [ 0011111000]
M_2_addr     (getelementptr    ) [ 0011000000]
V_In_3_read  (read             ) [ 0011111000]
M_3_addr     (getelementptr    ) [ 0011000000]
V_In_4_read  (read             ) [ 0011111000]
M_4_addr     (getelementptr    ) [ 0011000000]
V_In_5_read  (read             ) [ 0011111000]
M_5_addr     (getelementptr    ) [ 0011000000]
V_In_6_read  (read             ) [ 0011111000]
M_6_addr     (getelementptr    ) [ 0011000000]
V_In_7_read  (read             ) [ 0011111000]
M_7_addr     (getelementptr    ) [ 0011000000]
M_0_load     (load             ) [ 0010111000]
M_1_load     (load             ) [ 0010111000]
M_2_load     (load             ) [ 0010111000]
M_3_load     (load             ) [ 0010111000]
M_4_load     (load             ) [ 0010111000]
M_5_load     (load             ) [ 0010111000]
M_6_load     (load             ) [ 0010111000]
M_7_load     (load             ) [ 0010111000]
tmp_3        (mul              ) [ 0010000100]
tmp_3_1      (mul              ) [ 0010000100]
tmp_3_2      (mul              ) [ 0010000100]
tmp_3_3      (mul              ) [ 0010000100]
tmp_3_4      (mul              ) [ 0010000100]
tmp_3_5      (mul              ) [ 0010000100]
tmp_3_6      (mul              ) [ 0010000100]
tmp_3_7      (mul              ) [ 0010000100]
tmp2         (add              ) [ 0010000010]
tmp3         (add              ) [ 0010000010]
tmp5         (add              ) [ 0000000000]
tmp6         (add              ) [ 0000000000]
tmp4         (add              ) [ 0010000010]
StgValue_96  (specloopname     ) [ 0000000000]
tmp_1        (specregionbegin  ) [ 0000000000]
StgValue_98  (specpipeline     ) [ 0000000000]
tmp1         (add              ) [ 0000000000]
sum_1_7      (add              ) [ 0000000000]
V_Out_addr   (getelementptr    ) [ 0000000000]
StgValue_102 (store            ) [ 0000000000]
empty_2      (specregionend    ) [ 0000000000]
StgValue_104 (br               ) [ 0111111110]
StgValue_105 (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="M_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="M_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="M_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="M_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="M_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="M_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="M_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="M_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="V_In_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_In_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="V_In_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_In_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="V_In_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_In_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="V_In_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_In_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="V_In_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_In_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="V_In_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_In_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="V_In_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_In_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="V_In_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_In_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="V_Out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_Out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_vector_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="V_In_0_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_In_0_read/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="V_In_1_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_In_1_read/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="V_In_2_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_In_2_read/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="V_In_3_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_In_3_read/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="V_In_4_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_In_4_read/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="V_In_5_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_In_5_read/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="V_In_6_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_In_6_read/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="V_In_7_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_In_7_read/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="M_0_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="4" slack="0"/>
<pin id="122" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_0_addr/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="3" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_0_load/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="M_1_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="4" slack="0"/>
<pin id="135" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_1_addr/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="3" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_1_load/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="M_2_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="4" slack="0"/>
<pin id="148" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_2_addr/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="3" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_2_load/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="M_3_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="4" slack="0"/>
<pin id="161" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_3_addr/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_3_load/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="M_4_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="4" slack="0"/>
<pin id="174" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_4_addr/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_4_load/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="M_5_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="4" slack="0"/>
<pin id="187" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_5_addr/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="3" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_5_load/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="M_6_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="4" slack="0"/>
<pin id="200" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_6_addr/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_6_load/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="M_7_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="4" slack="0"/>
<pin id="213" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_7_addr/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="3" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_7_load/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="V_Out_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="4" slack="6"/>
<pin id="226" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_Out_addr/8 "/>
</bind>
</comp>

<comp id="229" class="1004" name="StgValue_102_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="3" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_102/8 "/>
</bind>
</comp>

<comp id="235" class="1005" name="i_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="1"/>
<pin id="237" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="i_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="4" slack="0"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="exitcond1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="0"/>
<pin id="248" dir="0" index="1" bw="4" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="i_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="2"/>
<pin id="272" dir="0" index="1" bw="32" slack="1"/>
<pin id="273" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="2"/>
<pin id="276" dir="0" index="1" bw="32" slack="1"/>
<pin id="277" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_3_1/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="2"/>
<pin id="280" dir="0" index="1" bw="32" slack="1"/>
<pin id="281" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_3_2/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="2"/>
<pin id="284" dir="0" index="1" bw="32" slack="1"/>
<pin id="285" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_3_3/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="2"/>
<pin id="288" dir="0" index="1" bw="32" slack="1"/>
<pin id="289" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_3_4/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="2"/>
<pin id="292" dir="0" index="1" bw="32" slack="1"/>
<pin id="293" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_3_5/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="2"/>
<pin id="296" dir="0" index="1" bw="32" slack="1"/>
<pin id="297" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_3_6/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="2"/>
<pin id="300" dir="0" index="1" bw="32" slack="1"/>
<pin id="301" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_3_7/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="0" index="1" bw="32" slack="1"/>
<pin id="305" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/7 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp3_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="0" index="1" bw="32" slack="1"/>
<pin id="309" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/7 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp5_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="0" index="1" bw="32" slack="1"/>
<pin id="313" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/7 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp6_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="0" index="1" bw="32" slack="1"/>
<pin id="317" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/7 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp4_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/7 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="0" index="1" bw="32" slack="1"/>
<pin id="327" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/8 "/>
</bind>
</comp>

<comp id="328" class="1004" name="sum_1_7_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_1_7/8 "/>
</bind>
</comp>

<comp id="334" class="1005" name="exitcond1_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="338" class="1005" name="i_1_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="4" slack="0"/>
<pin id="340" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="343" class="1005" name="tmp_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="64" slack="6"/>
<pin id="345" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="348" class="1005" name="V_In_0_read_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="2"/>
<pin id="350" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="V_In_0_read "/>
</bind>
</comp>

<comp id="353" class="1005" name="M_0_addr_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="3" slack="1"/>
<pin id="355" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_0_addr "/>
</bind>
</comp>

<comp id="358" class="1005" name="V_In_1_read_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="2"/>
<pin id="360" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="V_In_1_read "/>
</bind>
</comp>

<comp id="363" class="1005" name="M_1_addr_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="3" slack="1"/>
<pin id="365" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_1_addr "/>
</bind>
</comp>

<comp id="368" class="1005" name="V_In_2_read_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="2"/>
<pin id="370" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="V_In_2_read "/>
</bind>
</comp>

<comp id="373" class="1005" name="M_2_addr_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="3" slack="1"/>
<pin id="375" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_2_addr "/>
</bind>
</comp>

<comp id="378" class="1005" name="V_In_3_read_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="2"/>
<pin id="380" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="V_In_3_read "/>
</bind>
</comp>

<comp id="383" class="1005" name="M_3_addr_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="3" slack="1"/>
<pin id="385" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_3_addr "/>
</bind>
</comp>

<comp id="388" class="1005" name="V_In_4_read_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="2"/>
<pin id="390" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="V_In_4_read "/>
</bind>
</comp>

<comp id="393" class="1005" name="M_4_addr_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="3" slack="1"/>
<pin id="395" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_4_addr "/>
</bind>
</comp>

<comp id="398" class="1005" name="V_In_5_read_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="2"/>
<pin id="400" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="V_In_5_read "/>
</bind>
</comp>

<comp id="403" class="1005" name="M_5_addr_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="3" slack="1"/>
<pin id="405" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_5_addr "/>
</bind>
</comp>

<comp id="408" class="1005" name="V_In_6_read_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="2"/>
<pin id="410" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="V_In_6_read "/>
</bind>
</comp>

<comp id="413" class="1005" name="M_6_addr_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="3" slack="1"/>
<pin id="415" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_6_addr "/>
</bind>
</comp>

<comp id="418" class="1005" name="V_In_7_read_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="2"/>
<pin id="420" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="V_In_7_read "/>
</bind>
</comp>

<comp id="423" class="1005" name="M_7_addr_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="3" slack="1"/>
<pin id="425" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_7_addr "/>
</bind>
</comp>

<comp id="428" class="1005" name="M_0_load_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="1"/>
<pin id="430" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="M_0_load "/>
</bind>
</comp>

<comp id="433" class="1005" name="M_1_load_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="1"/>
<pin id="435" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="M_1_load "/>
</bind>
</comp>

<comp id="438" class="1005" name="M_2_load_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="1"/>
<pin id="440" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="M_2_load "/>
</bind>
</comp>

<comp id="443" class="1005" name="M_3_load_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="M_3_load "/>
</bind>
</comp>

<comp id="448" class="1005" name="M_4_load_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="1"/>
<pin id="450" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="M_4_load "/>
</bind>
</comp>

<comp id="453" class="1005" name="M_5_load_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="1"/>
<pin id="455" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="M_5_load "/>
</bind>
</comp>

<comp id="458" class="1005" name="M_6_load_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="1"/>
<pin id="460" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="M_6_load "/>
</bind>
</comp>

<comp id="463" class="1005" name="M_7_load_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="1"/>
<pin id="465" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="M_7_load "/>
</bind>
</comp>

<comp id="468" class="1005" name="tmp_3_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="1"/>
<pin id="470" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="473" class="1005" name="tmp_3_1_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="1"/>
<pin id="475" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_1 "/>
</bind>
</comp>

<comp id="478" class="1005" name="tmp_3_2_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="1"/>
<pin id="480" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_2 "/>
</bind>
</comp>

<comp id="483" class="1005" name="tmp_3_3_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="1"/>
<pin id="485" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_3 "/>
</bind>
</comp>

<comp id="488" class="1005" name="tmp_3_4_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="1"/>
<pin id="490" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_4 "/>
</bind>
</comp>

<comp id="493" class="1005" name="tmp_3_5_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="1"/>
<pin id="495" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_5 "/>
</bind>
</comp>

<comp id="498" class="1005" name="tmp_3_6_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="1"/>
<pin id="500" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_6 "/>
</bind>
</comp>

<comp id="503" class="1005" name="tmp_3_7_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="1"/>
<pin id="505" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_7 "/>
</bind>
</comp>

<comp id="508" class="1005" name="tmp2_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="1"/>
<pin id="510" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="513" class="1005" name="tmp3_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="1"/>
<pin id="515" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="518" class="1005" name="tmp4_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="1"/>
<pin id="520" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="50" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="50" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="50" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="50" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="50" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="50" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="50" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="50" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="52" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="52" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="52" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="6" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="52" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="157" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="8" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="52" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="170" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="10" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="52" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="183" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="12" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="52" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="14" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="52" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="209" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="227"><net_src comp="32" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="52" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="222" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="40" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="250"><net_src comp="239" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="42" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="239" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="48" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="239" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="264"><net_src comp="258" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="265"><net_src comp="258" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="266"><net_src comp="258" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="267"><net_src comp="258" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="269"><net_src comp="258" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="322"><net_src comp="314" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="310" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="332"><net_src comp="324" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="333"><net_src comp="328" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="337"><net_src comp="246" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="252" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="346"><net_src comp="258" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="351"><net_src comp="70" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="356"><net_src comp="118" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="361"><net_src comp="76" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="366"><net_src comp="131" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="371"><net_src comp="82" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="376"><net_src comp="144" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="381"><net_src comp="88" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="386"><net_src comp="157" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="391"><net_src comp="94" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="396"><net_src comp="170" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="401"><net_src comp="100" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="406"><net_src comp="183" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="411"><net_src comp="106" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="416"><net_src comp="196" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="421"><net_src comp="112" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="426"><net_src comp="209" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="431"><net_src comp="125" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="436"><net_src comp="138" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="441"><net_src comp="151" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="446"><net_src comp="164" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="451"><net_src comp="177" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="456"><net_src comp="190" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="461"><net_src comp="203" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="466"><net_src comp="216" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="471"><net_src comp="270" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="476"><net_src comp="274" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="481"><net_src comp="278" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="486"><net_src comp="282" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="491"><net_src comp="286" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="496"><net_src comp="290" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="501"><net_src comp="294" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="506"><net_src comp="298" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="511"><net_src comp="302" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="516"><net_src comp="306" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="521"><net_src comp="318" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="328" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: V_Out | {8 }
 - Input state : 
	Port: matrix_vector : M_0 | {2 3 }
	Port: matrix_vector : M_1 | {2 3 }
	Port: matrix_vector : M_2 | {2 3 }
	Port: matrix_vector : M_3 | {2 3 }
	Port: matrix_vector : M_4 | {2 3 }
	Port: matrix_vector : M_5 | {2 3 }
	Port: matrix_vector : M_6 | {2 3 }
	Port: matrix_vector : M_7 | {2 3 }
	Port: matrix_vector : V_In_0 | {2 }
	Port: matrix_vector : V_In_1 | {2 }
	Port: matrix_vector : V_In_2 | {2 }
	Port: matrix_vector : V_In_3 | {2 }
	Port: matrix_vector : V_In_4 | {2 }
	Port: matrix_vector : V_In_5 | {2 }
	Port: matrix_vector : V_In_6 | {2 }
	Port: matrix_vector : V_In_7 | {2 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		i_1 : 1
		StgValue_33 : 2
		tmp : 1
		M_0_addr : 2
		M_0_load : 3
		M_1_addr : 2
		M_1_load : 3
		M_2_addr : 2
		M_2_load : 3
		M_3_addr : 2
		M_3_load : 3
		M_4_addr : 2
		M_4_load : 3
		M_5_addr : 2
		M_5_load : 3
		M_6_addr : 2
		M_6_load : 3
		M_7_addr : 2
		M_7_load : 3
	State 3
	State 4
	State 5
	State 6
	State 7
		tmp4 : 1
	State 8
		sum_1_7 : 1
		StgValue_102 : 2
		empty_2 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_270       |    4    |   166   |    49   |
|          |        grp_fu_274       |    4    |   166   |    49   |
|          |        grp_fu_278       |    4    |   166   |    49   |
|    mul   |        grp_fu_282       |    4    |   166   |    49   |
|          |        grp_fu_286       |    4    |   166   |    49   |
|          |        grp_fu_290       |    4    |   166   |    49   |
|          |        grp_fu_294       |    4    |   166   |    49   |
|          |        grp_fu_298       |    4    |   166   |    49   |
|----------|-------------------------|---------|---------|---------|
|          |        i_1_fu_252       |    0    |    0    |    13   |
|          |       tmp2_fu_302       |    0    |    0    |    39   |
|          |       tmp3_fu_306       |    0    |    0    |    39   |
|    add   |       tmp5_fu_310       |    0    |    0    |    32   |
|          |       tmp6_fu_314       |    0    |    0    |    39   |
|          |       tmp4_fu_318       |    0    |    0    |    32   |
|          |       tmp1_fu_324       |    0    |    0    |    32   |
|          |      sum_1_7_fu_328     |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     exitcond1_fu_246    |    0    |    0    |    9    |
|----------|-------------------------|---------|---------|---------|
|          |  V_In_0_read_read_fu_70 |    0    |    0    |    0    |
|          |  V_In_1_read_read_fu_76 |    0    |    0    |    0    |
|          |  V_In_2_read_read_fu_82 |    0    |    0    |    0    |
|   read   |  V_In_3_read_read_fu_88 |    0    |    0    |    0    |
|          |  V_In_4_read_read_fu_94 |    0    |    0    |    0    |
|          | V_In_5_read_read_fu_100 |    0    |    0    |    0    |
|          | V_In_6_read_read_fu_106 |    0    |    0    |    0    |
|          | V_In_7_read_read_fu_112 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |        tmp_fu_258       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    32   |   1328  |   659   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  M_0_addr_reg_353 |    3   |
|  M_0_load_reg_428 |   32   |
|  M_1_addr_reg_363 |    3   |
|  M_1_load_reg_433 |   32   |
|  M_2_addr_reg_373 |    3   |
|  M_2_load_reg_438 |   32   |
|  M_3_addr_reg_383 |    3   |
|  M_3_load_reg_443 |   32   |
|  M_4_addr_reg_393 |    3   |
|  M_4_load_reg_448 |   32   |
|  M_5_addr_reg_403 |    3   |
|  M_5_load_reg_453 |   32   |
|  M_6_addr_reg_413 |    3   |
|  M_6_load_reg_458 |   32   |
|  M_7_addr_reg_423 |    3   |
|  M_7_load_reg_463 |   32   |
|V_In_0_read_reg_348|   32   |
|V_In_1_read_reg_358|   32   |
|V_In_2_read_reg_368|   32   |
|V_In_3_read_reg_378|   32   |
|V_In_4_read_reg_388|   32   |
|V_In_5_read_reg_398|   32   |
|V_In_6_read_reg_408|   32   |
|V_In_7_read_reg_418|   32   |
| exitcond1_reg_334 |    1   |
|    i_1_reg_338    |    4   |
|     i_reg_235     |    4   |
|    tmp2_reg_508   |   32   |
|    tmp3_reg_513   |   32   |
|    tmp4_reg_518   |   32   |
|  tmp_3_1_reg_473  |   32   |
|  tmp_3_2_reg_478  |   32   |
|  tmp_3_3_reg_483  |   32   |
|  tmp_3_4_reg_488  |   32   |
|  tmp_3_5_reg_493  |   32   |
|  tmp_3_6_reg_498  |   32   |
|  tmp_3_7_reg_503  |   32   |
|   tmp_3_reg_468   |   32   |
|    tmp_reg_343    |   64   |
+-------------------+--------+
|       Total       |   961  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_125 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_138 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_151 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_164 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_177 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_190 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_203 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_216 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   48   ||   6.8   ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   32   |    -   |  1328  |   659  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   72   |
|  Register |    -   |    -   |   961  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   32   |    6   |  2289  |   731  |
+-----------+--------+--------+--------+--------+
