Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 19 00:41:42 2024
| Host         : DESKTOP-OA1VINS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file processImage_control_sets_placed.rpt
| Design       : processImage
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    48 |
| Unused register locations in slices containing registers |   134 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            6 |
|      2 |            4 |
|      5 |            5 |
|      6 |            5 |
|      7 |            1 |
|      8 |           15 |
|      9 |            1 |
|     10 |            3 |
|     12 |            1 |
|     15 |            3 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              71 |           32 |
| Yes          | No                    | No                     |             295 |           99 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              64 |           22 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|    Clock Signal   |                                  Enable Signal                                  |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+-------------------+---------------------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|  ap_clk_IBUF_BUFG | inStream_V_strb_V_0_load_B                                                      |                                                       |                1 |              1 |
|  ap_clk_IBUF_BUFG | processImage_KERNEL_BUS_s_axi_U/int_ap_start1                                   | processImage_KERNEL_BUS_s_axi_U/ARESET                |                1 |              1 |
|  ap_clk_IBUF_BUFG | inStream_V_keep_V_0_load_A                                                      |                                                       |                1 |              1 |
|  ap_clk_IBUF_BUFG | inStream_V_keep_V_0_load_B                                                      |                                                       |                1 |              1 |
|  ap_clk_IBUF_BUFG | inStream_V_strb_V_0_load_A                                                      |                                                       |                1 |              1 |
|  ap_clk_IBUF_BUFG | processImage_KERNEL_BUS_s_axi_U/int_gie                                         | processImage_KERNEL_BUS_s_axi_U/ARESET                |                1 |              1 |
|  ap_clk_IBUF_BUFG | processImage_KERNEL_BUS_s_axi_U/ar_hs                                           |                                                       |                2 |              2 |
|  ap_clk_IBUF_BUFG | inStream_V_user_V_0_load_A                                                      |                                                       |                1 |              2 |
|  ap_clk_IBUF_BUFG | inStream_V_user_V_0_load_B                                                      |                                                       |                1 |              2 |
|  ap_clk_IBUF_BUFG | processImage_KERNEL_BUS_s_axi_U/int_ier9_out                                    | processImage_KERNEL_BUS_s_axi_U/ARESET                |                1 |              2 |
|  ap_clk_IBUF_BUFG | outStream_V_id_V_1_load_A                                                       |                                                       |                1 |              5 |
|  ap_clk_IBUF_BUFG | inStream_V_id_V_0_load_A                                                        |                                                       |                1 |              5 |
|  ap_clk_IBUF_BUFG | outStream_V_id_V_1_load_B                                                       |                                                       |                1 |              5 |
|  ap_clk_IBUF_BUFG | inStream_V_id_V_0_load_B                                                        |                                                       |                1 |              5 |
|  ap_clk_IBUF_BUFG | exitcond2_reg_7050                                                              |                                                       |                2 |              5 |
|  ap_clk_IBUF_BUFG | inStream_V_dest_V_0_load_B                                                      |                                                       |                1 |              6 |
|  ap_clk_IBUF_BUFG | outStream_V_dest_V_1_load_A                                                     |                                                       |                2 |              6 |
|  ap_clk_IBUF_BUFG | outStream_V_dest_V_1_load_B                                                     |                                                       |                1 |              6 |
|  ap_clk_IBUF_BUFG | processImage_KERNEL_BUS_s_axi_U/ar_hs                                           | processImage_KERNEL_BUS_s_axi_U/rdata_data[7]_i_1_n_2 |                4 |              6 |
|  ap_clk_IBUF_BUFG | inStream_V_dest_V_0_load_A                                                      |                                                       |                1 |              6 |
|  ap_clk_IBUF_BUFG | processImage_KERNEL_BUS_s_axi_U/waddr                                           |                                                       |                2 |              7 |
|  ap_clk_IBUF_BUFG | processImage_mac_eOg_U5/processImage_mac_eOg_DSP48_0_U/E[0]                     |                                                       |                3 |              8 |
|  ap_clk_IBUF_BUFG | inStream_V_data_V_0_load_B                                                      |                                                       |                2 |              8 |
|  ap_clk_IBUF_BUFG | inStream_V_data_V_0_load_A                                                      |                                                       |                1 |              8 |
|  ap_clk_IBUF_BUFG | processImage_KERNEL_BUS_s_axi_U/int_kernel_8                                    |                                                       |                3 |              8 |
|  ap_clk_IBUF_BUFG | processImage_KERNEL_BUS_s_axi_U/int_kernel_0                                    |                                                       |                2 |              8 |
|  ap_clk_IBUF_BUFG | processImage_KERNEL_BUS_s_axi_U/int_kernel_2                                    |                                                       |                2 |              8 |
|  ap_clk_IBUF_BUFG | processImage_KERNEL_BUS_s_axi_U/int_kernel_4                                    |                                                       |                2 |              8 |
|  ap_clk_IBUF_BUFG | processImage_KERNEL_BUS_s_axi_U/int_kernel_3                                    |                                                       |                2 |              8 |
|  ap_clk_IBUF_BUFG | processImage_KERNEL_BUS_s_axi_U/int_kernel_6                                    |                                                       |                3 |              8 |
|  ap_clk_IBUF_BUFG | outStream_V_data_V_1_load_A                                                     | outStream_V_data_V_1_payload_A[7]_i_1_n_2             |                2 |              8 |
|  ap_clk_IBUF_BUFG | outStream_V_data_V_1_load_B                                                     | outStream_V_data_V_1_payload_B[7]_i_1_n_2             |                2 |              8 |
|  ap_clk_IBUF_BUFG | processImage_KERNEL_BUS_s_axi_U/int_kernel_7                                    |                                                       |                3 |              8 |
|  ap_clk_IBUF_BUFG | processImage_KERNEL_BUS_s_axi_U/E[0]                                            |                                                       |                5 |              8 |
|  ap_clk_IBUF_BUFG | processImage_KERNEL_BUS_s_axi_U/waddr_reg[6]_0[0]                               |                                                       |                3 |              8 |
|  ap_clk_IBUF_BUFG | tmp4_reg_8580                                                                   |                                                       |                2 |              8 |
|  ap_clk_IBUF_BUFG | tmp_7_reg_7240                                                                  |                                                       |                4 |              9 |
|  ap_clk_IBUF_BUFG | lineBuff_val_1_addr_reg_7140                                                    |                                                       |                8 |             10 |
|  ap_clk_IBUF_BUFG | processImage_KERNEL_BUS_s_axi_U/outStream_V_last_V_1_state_reg[1]               |                                                       |                3 |             10 |
|  ap_clk_IBUF_BUFG | ap_NS_fsm1                                                                      | ap_CS_fsm_state10                                     |                2 |             10 |
|  ap_clk_IBUF_BUFG |                                                                                 |                                                       |                5 |             12 |
|  ap_clk_IBUF_BUFG | processImage_mac_eOg_U5/processImage_mac_eOg_DSP48_0_U/ap_enable_reg_pp0_iter21 |                                                       |                4 |             15 |
|  ap_clk_IBUF_BUFG | lineBuff_val_0_U/processImage_linebkb_ram_U/E[0]                                |                                                       |                3 |             15 |
|  ap_clk_IBUF_BUFG | tmp_dest_V_1_reg_4180                                                           |                                                       |                5 |             15 |
|  ap_clk_IBUF_BUFG | phitmp_reg_8080                                                                 |                                                       |                5 |             19 |
|  ap_clk_IBUF_BUFG | processImage_mac_eOg_U5/processImage_mac_eOg_DSP48_0_U/countWait_reg_4420       | processImage_KERNEL_BUS_s_axi_U/SR[0]                 |                9 |             28 |
|  ap_clk_IBUF_BUFG | processImage_mac_eOg_U5/processImage_mac_eOg_DSP48_0_U/kernel_0_read_reg_7630   |                                                       |               13 |             32 |
|  ap_clk_IBUF_BUFG |                                                                                 | processImage_KERNEL_BUS_s_axi_U/ARESET                |               32 |             71 |
+-------------------+---------------------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+


