#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Aug 28 13:30:53 2018
# Process ID: 11177
# Current directory: /home/iavendano/pynq-copter/pynqcopter/pidFloat/pidFloat/pidFloat.runs/impl_1
# Command line: vivado -log pidFloat_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source pidFloat_wrapper.tcl -notrace
# Log file: /home/iavendano/pynq-copter/pynqcopter/pidFloat/pidFloat/pidFloat.runs/impl_1/pidFloat_wrapper.vdi
# Journal file: /home/iavendano/pynq-copter/pynqcopter/pidFloat/pidFloat/pidFloat.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source pidFloat_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/iavendano/pynq-copter/pynqcopter/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/opt/Xilinx/Vivado/2017.4/data/ip'.
Command: link_design -top pidFloat_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/pynq-copter/pynqcopter/pidFloat/pidFloat/pidFloat.srcs/sources_1/bd/pidFloat/ip/pidFloat_pidfloat_0_0/pidFloat_pidfloat_0_0.dcp' for cell 'pidFloat_i/pidfloat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/pynq-copter/pynqcopter/pidFloat/pidFloat/pidFloat.srcs/sources_1/bd/pidFloat/ip/pidFloat_processing_system7_0_0/pidFloat_processing_system7_0_0.dcp' for cell 'pidFloat_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/pynq-copter/pynqcopter/pidFloat/pidFloat/pidFloat.srcs/sources_1/bd/pidFloat/ip/pidFloat_rst_ps7_0_100M_0/pidFloat_rst_ps7_0_100M_0.dcp' for cell 'pidFloat_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/pynq-copter/pynqcopter/pidFloat/pidFloat/pidFloat.srcs/sources_1/bd/pidFloat/ip/pidFloat_auto_pc_0/pidFloat_auto_pc_0.dcp' for cell 'pidFloat_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 722 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/pidFloat/pidFloat/pidFloat.srcs/sources_1/bd/pidFloat/ip/pidFloat_processing_system7_0_0/pidFloat_processing_system7_0_0.xdc] for cell 'pidFloat_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/pidFloat/pidFloat/pidFloat.srcs/sources_1/bd/pidFloat/ip/pidFloat_processing_system7_0_0/pidFloat_processing_system7_0_0.xdc] for cell 'pidFloat_i/processing_system7_0/inst'
Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/pidFloat/pidFloat/pidFloat.srcs/sources_1/bd/pidFloat/ip/pidFloat_rst_ps7_0_100M_0/pidFloat_rst_ps7_0_100M_0_board.xdc] for cell 'pidFloat_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/pidFloat/pidFloat/pidFloat.srcs/sources_1/bd/pidFloat/ip/pidFloat_rst_ps7_0_100M_0/pidFloat_rst_ps7_0_100M_0_board.xdc] for cell 'pidFloat_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/pidFloat/pidFloat/pidFloat.srcs/sources_1/bd/pidFloat/ip/pidFloat_rst_ps7_0_100M_0/pidFloat_rst_ps7_0_100M_0.xdc] for cell 'pidFloat_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/pidFloat/pidFloat/pidFloat.srcs/sources_1/bd/pidFloat/ip/pidFloat_rst_ps7_0_100M_0/pidFloat_rst_ps7_0_100M_0.xdc] for cell 'pidFloat_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[0]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[1]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[2]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[3]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[4]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[5]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[6]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[7]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[8]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[9]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[10]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[11]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[12]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[13]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[14]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[15]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[16]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[17]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[18]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[19]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_iic_scl_io'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_iic_sda_io'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_iic_scl_io'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_iic_sda_io'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[*]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[1]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[0]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[3]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[2]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[5]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[4]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[7]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[6]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[2]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[3]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[6]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[7]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[1]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[0]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[3]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[2]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[5]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[4]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[7]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[6]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[2]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[3]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[6]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[7]'. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/pidFloat/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 49 Warnings, 49 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:50 . Memory (MB): peak = 1581.316 ; gain = 420.359 ; free physical = 96765 ; free virtual = 495162
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1648.344 ; gain = 67.027 ; free physical = 96774 ; free virtual = 495171
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 27 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 191ce9d5d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2109.836 ; gain = 0.000 ; free physical = 96332 ; free virtual = 494729
INFO: [Opt 31-389] Phase Retarget created 76 cells and removed 110 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e4acb5c7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2109.836 ; gain = 0.000 ; free physical = 96340 ; free virtual = 494737
INFO: [Opt 31-389] Phase Constant propagation created 12 cells and removed 122 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 134a663b0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2109.836 ; gain = 0.000 ; free physical = 96340 ; free virtual = 494737
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 471 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 134a663b0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2109.836 ; gain = 0.000 ; free physical = 96339 ; free virtual = 494736
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 134a663b0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2109.836 ; gain = 0.000 ; free physical = 96319 ; free virtual = 494716
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2109.836 ; gain = 0.000 ; free physical = 96337 ; free virtual = 494733
Ending Logic Optimization Task | Checksum: 18efde5bf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2109.836 ; gain = 0.000 ; free physical = 96337 ; free virtual = 494733

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1826cf611

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2109.836 ; gain = 0.000 ; free physical = 96338 ; free virtual = 494735
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 49 Warnings, 49 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:43 . Memory (MB): peak = 2109.836 ; gain = 528.520 ; free physical = 96338 ; free virtual = 494735
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2133.848 ; gain = 0.000 ; free physical = 96333 ; free virtual = 494733
INFO: [Common 17-1381] The checkpoint '/home/iavendano/pynq-copter/pynqcopter/pidFloat/pidFloat/pidFloat.runs/impl_1/pidFloat_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2133.848 ; gain = 24.012 ; free physical = 96372 ; free virtual = 494773
INFO: [runtcl-4] Executing : report_drc -file pidFloat_wrapper_drc_opted.rpt -pb pidFloat_wrapper_drc_opted.pb -rpx pidFloat_wrapper_drc_opted.rpx
Command: report_drc -file pidFloat_wrapper_drc_opted.rpt -pb pidFloat_wrapper_drc_opted.pb -rpx pidFloat_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/iavendano/pynq-copter/pynqcopter/pidFloat/pidFloat/pidFloat.runs/impl_1/pidFloat_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: pidFloat_i/pidfloat_0/inst/pidfloat_faddfsubbkb_U1/pidfloat_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: pidFloat_i/pidfloat_0/inst/pidfloat_faddfsubbkb_U2/pidfloat_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: pidFloat_i/pidfloat_0/inst/pidfloat_faddfsubbkb_U3/pidfloat_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 3 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2173.867 ; gain = 0.000 ; free physical = 96306 ; free virtual = 494707
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c4a8ebab

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2173.867 ; gain = 0.000 ; free physical = 96325 ; free virtual = 494726
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2173.867 ; gain = 0.000 ; free physical = 96279 ; free virtual = 494680

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13df37a47

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2173.867 ; gain = 0.000 ; free physical = 96349 ; free virtual = 494750

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c79fefd0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2180.895 ; gain = 7.027 ; free physical = 96290 ; free virtual = 494691

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c79fefd0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2180.895 ; gain = 7.027 ; free physical = 96284 ; free virtual = 494686
Phase 1 Placer Initialization | Checksum: 1c79fefd0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2180.895 ; gain = 7.027 ; free physical = 96303 ; free virtual = 494704

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: dcef8cf8

Time (s): cpu = 00:00:51 ; elapsed = 00:00:22 . Memory (MB): peak = 2251.594 ; gain = 77.727 ; free physical = 96429 ; free virtual = 494830

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: dcef8cf8

Time (s): cpu = 00:00:51 ; elapsed = 00:00:22 . Memory (MB): peak = 2251.594 ; gain = 77.727 ; free physical = 96429 ; free virtual = 494830

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: bea1fbf7

Time (s): cpu = 00:00:55 ; elapsed = 00:00:24 . Memory (MB): peak = 2251.594 ; gain = 77.727 ; free physical = 96414 ; free virtual = 494816

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d8b6cd85

Time (s): cpu = 00:00:56 ; elapsed = 00:00:24 . Memory (MB): peak = 2251.594 ; gain = 77.727 ; free physical = 96416 ; free virtual = 494817

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 69bbb7bf

Time (s): cpu = 00:00:56 ; elapsed = 00:00:25 . Memory (MB): peak = 2251.594 ; gain = 77.727 ; free physical = 96416 ; free virtual = 494817

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 9c8fad0d

Time (s): cpu = 00:00:59 ; elapsed = 00:00:28 . Memory (MB): peak = 2251.594 ; gain = 77.727 ; free physical = 96399 ; free virtual = 494800

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1ffec649

Time (s): cpu = 00:01:00 ; elapsed = 00:00:28 . Memory (MB): peak = 2251.594 ; gain = 77.727 ; free physical = 96388 ; free virtual = 494789

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1ffec649

Time (s): cpu = 00:01:00 ; elapsed = 00:00:28 . Memory (MB): peak = 2251.594 ; gain = 77.727 ; free physical = 96375 ; free virtual = 494776
Phase 3 Detail Placement | Checksum: 1ffec649

Time (s): cpu = 00:01:00 ; elapsed = 00:00:29 . Memory (MB): peak = 2251.594 ; gain = 77.727 ; free physical = 96381 ; free virtual = 494783

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 7e08e694

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 7e08e694

Time (s): cpu = 00:01:07 ; elapsed = 00:00:32 . Memory (MB): peak = 2251.594 ; gain = 77.727 ; free physical = 96388 ; free virtual = 494789
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.718. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: ceefa4ed

Time (s): cpu = 00:01:07 ; elapsed = 00:00:32 . Memory (MB): peak = 2251.594 ; gain = 77.727 ; free physical = 96356 ; free virtual = 494757
Phase 4.1 Post Commit Optimization | Checksum: ceefa4ed

Time (s): cpu = 00:01:07 ; elapsed = 00:00:32 . Memory (MB): peak = 2251.594 ; gain = 77.727 ; free physical = 96356 ; free virtual = 494757

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ceefa4ed

Time (s): cpu = 00:01:08 ; elapsed = 00:00:32 . Memory (MB): peak = 2251.594 ; gain = 77.727 ; free physical = 96390 ; free virtual = 494792

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: ceefa4ed

Time (s): cpu = 00:01:08 ; elapsed = 00:00:32 . Memory (MB): peak = 2251.594 ; gain = 77.727 ; free physical = 96397 ; free virtual = 494798

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 101a2596c

Time (s): cpu = 00:01:08 ; elapsed = 00:00:32 . Memory (MB): peak = 2251.594 ; gain = 77.727 ; free physical = 96359 ; free virtual = 494760
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 101a2596c

Time (s): cpu = 00:01:08 ; elapsed = 00:00:32 . Memory (MB): peak = 2251.594 ; gain = 77.727 ; free physical = 96378 ; free virtual = 494779
Ending Placer Task | Checksum: 56e3ce07

Time (s): cpu = 00:01:08 ; elapsed = 00:00:32 . Memory (MB): peak = 2251.594 ; gain = 77.727 ; free physical = 96468 ; free virtual = 494869
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 49 Warnings, 49 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:13 ; elapsed = 00:00:37 . Memory (MB): peak = 2251.594 ; gain = 77.727 ; free physical = 96483 ; free virtual = 494884
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2251.594 ; gain = 0.000 ; free physical = 96464 ; free virtual = 494880
INFO: [Common 17-1381] The checkpoint '/home/iavendano/pynq-copter/pynqcopter/pidFloat/pidFloat/pidFloat.runs/impl_1/pidFloat_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2251.594 ; gain = 0.000 ; free physical = 96458 ; free virtual = 494864
INFO: [runtcl-4] Executing : report_io -file pidFloat_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2251.594 ; gain = 0.000 ; free physical = 96450 ; free virtual = 494856
INFO: [runtcl-4] Executing : report_utilization -file pidFloat_wrapper_utilization_placed.rpt -pb pidFloat_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2251.594 ; gain = 0.000 ; free physical = 96459 ; free virtual = 494865
INFO: [runtcl-4] Executing : report_control_sets -verbose -file pidFloat_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2251.594 ; gain = 0.000 ; free physical = 96460 ; free virtual = 494867
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 170ac1e8 ConstDB: 0 ShapeSum: 3fd90c1f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 170267d38

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2341.707 ; gain = 90.113 ; free physical = 96276 ; free virtual = 494683
Post Restoration Checksum: NetGraph: 8c8b4921 NumContArr: e39b3417 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 170267d38

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 2341.707 ; gain = 90.113 ; free physical = 96275 ; free virtual = 494682

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 170267d38

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 2341.707 ; gain = 90.113 ; free physical = 96243 ; free virtual = 494650

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 170267d38

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 2341.707 ; gain = 90.113 ; free physical = 96243 ; free virtual = 494650
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 150ef23a0

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 2361.750 ; gain = 110.156 ; free physical = 96228 ; free virtual = 494635
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.797  | TNS=0.000  | WHS=-0.193 | THS=-133.058|

Phase 2 Router Initialization | Checksum: 13641b8ef

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 2361.750 ; gain = 110.156 ; free physical = 96229 ; free virtual = 494636

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1bea51e71

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 2361.750 ; gain = 110.156 ; free physical = 96230 ; free virtual = 494636

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 654
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.918  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: d51ac97f

Time (s): cpu = 00:02:46 ; elapsed = 00:00:51 . Memory (MB): peak = 2361.750 ; gain = 110.156 ; free physical = 96241 ; free virtual = 494648

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.918  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 25d44a4fb

Time (s): cpu = 00:02:48 ; elapsed = 00:00:51 . Memory (MB): peak = 2361.750 ; gain = 110.156 ; free physical = 96255 ; free virtual = 494662
Phase 4 Rip-up And Reroute | Checksum: 25d44a4fb

Time (s): cpu = 00:02:48 ; elapsed = 00:00:51 . Memory (MB): peak = 2361.750 ; gain = 110.156 ; free physical = 96255 ; free virtual = 494662

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 25d44a4fb

Time (s): cpu = 00:02:48 ; elapsed = 00:00:51 . Memory (MB): peak = 2361.750 ; gain = 110.156 ; free physical = 96255 ; free virtual = 494662

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 25d44a4fb

Time (s): cpu = 00:02:48 ; elapsed = 00:00:51 . Memory (MB): peak = 2361.750 ; gain = 110.156 ; free physical = 96256 ; free virtual = 494662
Phase 5 Delay and Skew Optimization | Checksum: 25d44a4fb

Time (s): cpu = 00:02:48 ; elapsed = 00:00:51 . Memory (MB): peak = 2361.750 ; gain = 110.156 ; free physical = 96255 ; free virtual = 494662

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 264275f4b

Time (s): cpu = 00:02:49 ; elapsed = 00:00:52 . Memory (MB): peak = 2361.750 ; gain = 110.156 ; free physical = 96255 ; free virtual = 494662
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.932  | TNS=0.000  | WHS=0.015  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2a1588ae8

Time (s): cpu = 00:02:49 ; elapsed = 00:00:52 . Memory (MB): peak = 2361.750 ; gain = 110.156 ; free physical = 96256 ; free virtual = 494662
Phase 6 Post Hold Fix | Checksum: 2a1588ae8

Time (s): cpu = 00:02:50 ; elapsed = 00:00:52 . Memory (MB): peak = 2361.750 ; gain = 110.156 ; free physical = 96255 ; free virtual = 494662

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.80097 %
  Global Horizontal Routing Utilization  = 2.47955 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 276338f64

Time (s): cpu = 00:02:50 ; elapsed = 00:00:52 . Memory (MB): peak = 2361.750 ; gain = 110.156 ; free physical = 96256 ; free virtual = 494662

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 276338f64

Time (s): cpu = 00:02:50 ; elapsed = 00:00:52 . Memory (MB): peak = 2361.750 ; gain = 110.156 ; free physical = 96255 ; free virtual = 494661

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 21b8ab227

Time (s): cpu = 00:02:51 ; elapsed = 00:00:53 . Memory (MB): peak = 2361.750 ; gain = 110.156 ; free physical = 96254 ; free virtual = 494661

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.932  | TNS=0.000  | WHS=0.015  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 21b8ab227

Time (s): cpu = 00:02:51 ; elapsed = 00:00:53 . Memory (MB): peak = 2361.750 ; gain = 110.156 ; free physical = 96254 ; free virtual = 494661
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:51 ; elapsed = 00:00:53 . Memory (MB): peak = 2361.750 ; gain = 110.156 ; free physical = 96293 ; free virtual = 494700

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 49 Warnings, 49 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:56 ; elapsed = 00:00:58 . Memory (MB): peak = 2361.750 ; gain = 110.156 ; free physical = 96293 ; free virtual = 494700
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2361.750 ; gain = 0.000 ; free physical = 96264 ; free virtual = 494691
INFO: [Common 17-1381] The checkpoint '/home/iavendano/pynq-copter/pynqcopter/pidFloat/pidFloat/pidFloat.runs/impl_1/pidFloat_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2361.750 ; gain = 0.000 ; free physical = 96370 ; free virtual = 494783
INFO: [runtcl-4] Executing : report_drc -file pidFloat_wrapper_drc_routed.rpt -pb pidFloat_wrapper_drc_routed.pb -rpx pidFloat_wrapper_drc_routed.rpx
Command: report_drc -file pidFloat_wrapper_drc_routed.rpt -pb pidFloat_wrapper_drc_routed.pb -rpx pidFloat_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/iavendano/pynq-copter/pynqcopter/pidFloat/pidFloat/pidFloat.runs/impl_1/pidFloat_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file pidFloat_wrapper_methodology_drc_routed.rpt -pb pidFloat_wrapper_methodology_drc_routed.pb -rpx pidFloat_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file pidFloat_wrapper_methodology_drc_routed.rpt -pb pidFloat_wrapper_methodology_drc_routed.pb -rpx pidFloat_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/iavendano/pynq-copter/pynqcopter/pidFloat/pidFloat/pidFloat.runs/impl_1/pidFloat_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2444.789 ; gain = 0.000 ; free physical = 96317 ; free virtual = 494730
INFO: [runtcl-4] Executing : report_power -file pidFloat_wrapper_power_routed.rpt -pb pidFloat_wrapper_power_summary_routed.pb -rpx pidFloat_wrapper_power_routed.rpx
Command: report_power -file pidFloat_wrapper_power_routed.rpt -pb pidFloat_wrapper_power_summary_routed.pb -rpx pidFloat_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
83 Infos, 49 Warnings, 49 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file pidFloat_wrapper_route_status.rpt -pb pidFloat_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file pidFloat_wrapper_timing_summary_routed.rpt -rpx pidFloat_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file pidFloat_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file pidFloat_wrapper_clock_utilization_routed.rpt
Command: write_bitstream -force pidFloat_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP pidFloat_i/pidfloat_0/inst/pidfloat_faddfsubbkb_U1/pidfloat_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input pidFloat_i/pidfloat_0/inst/pidfloat_faddfsubbkb_U1/pidfloat_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pidFloat_i/pidfloat_0/inst/pidfloat_faddfsubbkb_U1/pidfloat_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input pidFloat_i/pidfloat_0/inst/pidfloat_faddfsubbkb_U1/pidfloat_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pidFloat_i/pidfloat_0/inst/pidfloat_faddfsubbkb_U2/pidfloat_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input pidFloat_i/pidfloat_0/inst/pidfloat_faddfsubbkb_U2/pidfloat_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pidFloat_i/pidfloat_0/inst/pidfloat_faddfsubbkb_U2/pidfloat_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input pidFloat_i/pidfloat_0/inst/pidfloat_faddfsubbkb_U2/pidfloat_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pidFloat_i/pidfloat_0/inst/pidfloat_faddfsubbkb_U3/pidfloat_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input pidFloat_i/pidfloat_0/inst/pidfloat_faddfsubbkb_U3/pidfloat_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pidFloat_i/pidfloat_0/inst/pidfloat_faddfsubbkb_U3/pidfloat_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input pidFloat_i/pidfloat_0/inst/pidfloat_faddfsubbkb_U3/pidfloat_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pidFloat_i/pidfloat_0/inst/pidfloat_faddfsubbkb_U1/pidfloat_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage pidFloat_i/pidfloat_0/inst/pidfloat_faddfsubbkb_U1/pidfloat_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pidFloat_i/pidfloat_0/inst/pidfloat_faddfsubbkb_U2/pidfloat_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage pidFloat_i/pidfloat_0/inst/pidfloat_faddfsubbkb_U2/pidfloat_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pidFloat_i/pidfloat_0/inst/pidfloat_faddfsubbkb_U3/pidfloat_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage pidFloat_i/pidfloat_0/inst/pidfloat_faddfsubbkb_U3/pidfloat_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pidFloat_i/pidfloat_0/inst/pidfloat_faddfsubbkb_U1/pidfloat_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pidFloat_i/pidfloat_0/inst/pidfloat_faddfsubbkb_U2/pidfloat_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pidFloat_i/pidfloat_0/inst/pidfloat_faddfsubbkb_U3/pidfloat_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pidFloat_i/pidfloat_0/inst/pidfloat_fmul_32ncud_U4/pidfloat_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pidFloat_i/pidfloat_0/inst/pidfloat_fmul_32ncud_U4/pidfloat_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pidFloat_i/pidfloat_0/inst/pidfloat_fmul_32ncud_U4/pidfloat_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pidFloat_i/pidfloat_0/inst/pidfloat_fmul_32ncud_U5/pidfloat_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pidFloat_i/pidfloat_0/inst/pidfloat_fmul_32ncud_U5/pidfloat_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pidFloat_i/pidfloat_0/inst/pidfloat_fmul_32ncud_U5/pidfloat_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pidFloat_i/pidfloat_0/inst/pidfloat_fmul_32ncud_U6/pidfloat_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pidFloat_i/pidfloat_0/inst/pidfloat_fmul_32ncud_U6/pidfloat_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pidFloat_i/pidfloat_0/inst/pidfloat_fmul_32ncud_U6/pidfloat_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pidFloat_i/pidfloat_0/inst/pidfloat_fmul_32ncud_U7/pidfloat_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pidFloat_i/pidfloat_0/inst/pidfloat_fmul_32ncud_U7/pidfloat_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pidFloat_i/pidfloat_0/inst/pidfloat_fmul_32ncud_U7/pidfloat_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pidFloat_i/pidfloat_0/inst/pidfloat_fmul_32ncud_U8/pidfloat_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pidFloat_i/pidfloat_0/inst/pidfloat_fmul_32ncud_U8/pidfloat_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pidFloat_i/pidfloat_0/inst/pidfloat_fmul_32ncud_U8/pidfloat_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pidFloat_i/pidfloat_0/inst/pidfloat_fmul_32ncud_U9/pidfloat_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pidFloat_i/pidfloat_0/inst/pidfloat_fmul_32ncud_U9/pidfloat_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pidFloat_i/pidfloat_0/inst/pidfloat_fmul_32ncud_U9/pidfloat_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pidFloat_i/pidfloat_0/inst/pidfloat_fmul_32ncud_U4/pidfloat_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pidFloat_i/pidfloat_0/inst/pidfloat_fmul_32ncud_U5/pidfloat_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pidFloat_i/pidfloat_0/inst/pidfloat_fmul_32ncud_U6/pidfloat_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pidFloat_i/pidfloat_0/inst/pidfloat_fmul_32ncud_U7/pidfloat_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pidFloat_i/pidfloat_0/inst/pidfloat_fmul_32ncud_U8/pidfloat_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pidFloat_i/pidfloat_0/inst/pidfloat_fmul_32ncud_U9/pidfloat_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: pidFloat_i/pidfloat_0/inst/pidfloat_faddfsubbkb_U1/pidfloat_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: pidFloat_i/pidfloat_0/inst/pidfloat_faddfsubbkb_U2/pidfloat_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: pidFloat_i/pidfloat_0/inst/pidfloat_faddfsubbkb_U3/pidfloat_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 9 Warnings, 30 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./pidFloat_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/iavendano/pynq-copter/pynqcopter/pidFloat/pidFloat/pidFloat.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Aug 28 13:37:30 2018. For additional details about this file, please refer to the WebTalk help file at /data/opt/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 58 Warnings, 49 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:25 ; elapsed = 00:02:26 . Memory (MB): peak = 2801.207 ; gain = 287.227 ; free physical = 96082 ; free virtual = 494508
INFO: [Common 17-206] Exiting Vivado at Tue Aug 28 13:37:30 2018...
