<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\lee\Desktop\ov5640_480_272\impl\gwsynthesis\ov5640_480_272.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\lee\Desktop\ov5640_480_272\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-3</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138B</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Aug 17 12:39:01 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 85C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 0C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2214</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1323</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>6</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>15</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>59</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cmos_vsync_ibuf/I </td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cmos_pclk_ibuf/I </td>
</tr>
<tr>
<td>lcd_vs_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>video_timing_data_m0/vs_s0/Q </td>
</tr>
<tr>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>111.111</td>
<td>9.000
<td>0.000</td>
<td>55.556</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>cmos_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>cmos_pll_m0/PLL_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>149.057(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>cmos_vsync</td>
<td>100.000(MHz)</td>
<td>639.288(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>cmos_pclk</td>
<td>100.000(MHz)</td>
<td>124.343(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>lcd_vs_d</td>
<td>100.000(MHz)</td>
<td>639.288(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>9.000(MHz)</td>
<td>76.661(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of cmos_pll_m0/PLL_inst/CLKOUT0.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lcd_vs_d</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lcd_vs_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-5.639</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_14_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_14_s0/D</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>1.111</td>
<td>5.571</td>
<td>1.109</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-5.530</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_11_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_11_s0/D</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>1.111</td>
<td>5.571</td>
<td>1.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-5.382</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_6_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_6_s0/D</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>1.111</td>
<td>5.571</td>
<td>0.852</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-5.382</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_7_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_7_s0/D</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>1.111</td>
<td>5.571</td>
<td>0.852</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-5.300</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_1_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_1_s0/D</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>1.111</td>
<td>5.571</td>
<td>0.770</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-5.300</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_2_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_2_s0/D</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>1.111</td>
<td>5.571</td>
<td>0.770</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-5.300</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_4_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_4_s0/D</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>1.111</td>
<td>5.571</td>
<td>0.770</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-5.300</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_8_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_8_s0/D</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>1.111</td>
<td>5.571</td>
<td>0.770</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-5.300</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_9_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_9_s0/D</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>1.111</td>
<td>5.571</td>
<td>0.770</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-5.300</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_10_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_10_s0/D</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>1.111</td>
<td>5.571</td>
<td>0.770</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-5.300</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_12_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_12_s0/D</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>1.111</td>
<td>5.571</td>
<td>0.770</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-5.285</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_0_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_0_s0/D</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>1.111</td>
<td>5.571</td>
<td>0.755</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-5.285</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_3_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_3_s0/D</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>1.111</td>
<td>5.571</td>
<td>0.755</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-5.285</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_5_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_5_s0/D</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>1.111</td>
<td>5.571</td>
<td>0.755</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-5.285</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_13_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_13_s0/D</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>1.111</td>
<td>5.571</td>
<td>0.755</td>
</tr>
<tr>
<td>16</td>
<td>1.958</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_s0/D</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.007</td>
</tr>
<tr>
<td>17</td>
<td>2.403</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_15_s/CEA</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.510</td>
</tr>
<tr>
<td>18</td>
<td>2.403</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_14_s/CEA</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.510</td>
</tr>
<tr>
<td>19</td>
<td>2.403</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_13_s/CEA</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.510</td>
</tr>
<tr>
<td>20</td>
<td>2.403</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_12_s/CEA</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.510</td>
</tr>
<tr>
<td>21</td>
<td>2.403</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_11_s/CEA</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.510</td>
</tr>
<tr>
<td>22</td>
<td>2.403</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_10_s/CEA</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.510</td>
</tr>
<tr>
<td>23</td>
<td>2.403</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_9_s/CEA</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.510</td>
</tr>
<tr>
<td>24</td>
<td>2.403</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s/CEA</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.510</td>
</tr>
<tr>
<td>25</td>
<td>2.403</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_7_s/CEA</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.510</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-9.891</td>
<td>video_timing_data_m0/vs_in_r_s0/D</td>
<td>video_timing_data_m0/vs_in_r_s0/D</td>
<td>cmos_vsync:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-9.845</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-8.131</td>
<td>video_timing_data_m0/video_state_1_s4/I1</td>
<td>video_timing_data_m0/clk_delay_2_s0/D</td>
<td>cmos_vsync:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-9.845</td>
<td>1.759</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-8.067</td>
<td>video_timing_data_m0/video_state_1_s4/I1</td>
<td>video_timing_data_m0/clk_delay_13_s0/D</td>
<td>cmos_vsync:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-9.845</td>
<td>1.823</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-7.995</td>
<td>video_timing_data_m0/video_state_1_s4/I1</td>
<td>video_timing_data_m0/clk_delay_7_s0/D</td>
<td>cmos_vsync:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-9.845</td>
<td>1.895</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-7.941</td>
<td>video_timing_data_m0/video_state_1_s4/I1</td>
<td>video_timing_data_m0/clk_delay_10_s0/D</td>
<td>cmos_vsync:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-9.845</td>
<td>1.949</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-7.941</td>
<td>video_timing_data_m0/video_state_1_s4/I1</td>
<td>video_timing_data_m0/clk_delay_11_s0/D</td>
<td>cmos_vsync:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-9.845</td>
<td>1.949</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-7.941</td>
<td>video_timing_data_m0/video_state_1_s4/I1</td>
<td>video_timing_data_m0/clk_delay_15_s0/D</td>
<td>cmos_vsync:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-9.845</td>
<td>1.949</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-7.786</td>
<td>video_timing_data_m0/video_state_1_s4/I1</td>
<td>video_timing_data_m0/clk_delay_9_s0/D</td>
<td>cmos_vsync:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-9.845</td>
<td>2.104</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-7.780</td>
<td>video_timing_data_m0/video_state_1_s4/I1</td>
<td>video_timing_data_m0/clk_delay_3_s0/D</td>
<td>cmos_vsync:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-9.845</td>
<td>2.110</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-7.780</td>
<td>video_timing_data_m0/video_state_1_s4/I1</td>
<td>video_timing_data_m0/clk_delay_5_s0/D</td>
<td>cmos_vsync:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-9.845</td>
<td>2.110</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-7.780</td>
<td>video_timing_data_m0/video_state_1_s4/I1</td>
<td>video_timing_data_m0/clk_delay_6_s0/D</td>
<td>cmos_vsync:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-9.845</td>
<td>2.110</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-7.778</td>
<td>video_timing_data_m0/video_state_1_s4/I1</td>
<td>video_timing_data_m0/clk_delay_1_s0/D</td>
<td>cmos_vsync:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-9.845</td>
<td>2.113</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-7.769</td>
<td>video_timing_data_m0/video_state_1_s4/I1</td>
<td>video_timing_data_m0/clk_delay_8_s0/D</td>
<td>cmos_vsync:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-9.845</td>
<td>2.122</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-7.728</td>
<td>video_timing_data_m0/video_state_1_s4/I1</td>
<td>video_timing_data_m0/clk_delay_12_s0/D</td>
<td>cmos_vsync:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-9.845</td>
<td>2.162</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-7.670</td>
<td>video_timing_data_m0/video_state_1_s4/I1</td>
<td>video_timing_data_m0/clk_delay_14_s0/D</td>
<td>cmos_vsync:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-9.845</td>
<td>2.221</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-7.651</td>
<td>video_timing_data_m0/video_state_1_s4/I1</td>
<td>video_timing_data_m0/clk_delay_2_s0/CE</td>
<td>cmos_vsync:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-9.845</td>
<td>2.240</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-7.646</td>
<td>video_timing_data_m0/video_state_1_s4/I1</td>
<td>video_timing_data_m0/clk_delay_4_s0/D</td>
<td>cmos_vsync:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-9.845</td>
<td>2.245</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-7.633</td>
<td>video_timing_data_m0/video_state_1_s4/I1</td>
<td>video_timing_data_m0/clk_delay_7_s0/CE</td>
<td>cmos_vsync:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-9.845</td>
<td>2.258</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-7.633</td>
<td>video_timing_data_m0/video_state_1_s4/I1</td>
<td>video_timing_data_m0/clk_delay_10_s0/CE</td>
<td>cmos_vsync:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-9.845</td>
<td>2.258</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-7.633</td>
<td>video_timing_data_m0/video_state_1_s4/I1</td>
<td>video_timing_data_m0/clk_delay_11_s0/CE</td>
<td>cmos_vsync:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-9.845</td>
<td>2.258</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-7.633</td>
<td>video_timing_data_m0/video_state_1_s4/I1</td>
<td>video_timing_data_m0/clk_delay_13_s0/CE</td>
<td>cmos_vsync:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-9.845</td>
<td>2.258</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-7.633</td>
<td>video_timing_data_m0/video_state_1_s4/I1</td>
<td>video_timing_data_m0/clk_delay_15_s0/CE</td>
<td>cmos_vsync:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-9.845</td>
<td>2.258</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-7.529</td>
<td>video_timing_data_m0/video_state_1_s4/I1</td>
<td>video_timing_data_m0/clk_delay_0_s3/D</td>
<td>cmos_vsync:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-9.845</td>
<td>2.361</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-7.520</td>
<td>video_timing_data_m0/video_state_1_s4/I1</td>
<td>video_timing_data_m0/video_state_1_s12/D</td>
<td>cmos_vsync:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-9.845</td>
<td>2.370</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-7.520</td>
<td>video_timing_data_m0/video_state_1_s4/I1</td>
<td>video_timing_data_m0/video_state_0_s5/D</td>
<td>cmos_vsync:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-9.845</td>
<td>2.370</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.280</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.343</td>
<td>3.342</td>
</tr>
<tr>
<td>2</td>
<td>1.280</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_0_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.343</td>
<td>3.342</td>
</tr>
<tr>
<td>3</td>
<td>1.280</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_1_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.343</td>
<td>3.342</td>
</tr>
<tr>
<td>4</td>
<td>1.280</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_2_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.343</td>
<td>3.342</td>
</tr>
<tr>
<td>5</td>
<td>1.280</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_3_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.343</td>
<td>3.342</td>
</tr>
<tr>
<td>6</td>
<td>1.280</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_4_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.343</td>
<td>3.342</td>
</tr>
<tr>
<td>7</td>
<td>1.280</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_5_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.343</td>
<td>3.342</td>
</tr>
<tr>
<td>8</td>
<td>1.280</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_6_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.343</td>
<td>3.342</td>
</tr>
<tr>
<td>9</td>
<td>1.280</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_7_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.343</td>
<td>3.342</td>
</tr>
<tr>
<td>10</td>
<td>1.280</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_8_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.343</td>
<td>3.342</td>
</tr>
<tr>
<td>11</td>
<td>1.280</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_9_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.343</td>
<td>3.342</td>
</tr>
<tr>
<td>12</td>
<td>1.280</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_10_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.343</td>
<td>3.342</td>
</tr>
<tr>
<td>13</td>
<td>1.280</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_11_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.343</td>
<td>3.342</td>
</tr>
<tr>
<td>14</td>
<td>1.280</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_12_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.343</td>
<td>3.342</td>
</tr>
<tr>
<td>15</td>
<td>1.280</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_13_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.343</td>
<td>3.342</td>
</tr>
<tr>
<td>16</td>
<td>1.280</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_0_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.343</td>
<td>3.342</td>
</tr>
<tr>
<td>17</td>
<td>1.280</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_1_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.343</td>
<td>3.342</td>
</tr>
<tr>
<td>18</td>
<td>1.280</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_2_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.343</td>
<td>3.342</td>
</tr>
<tr>
<td>19</td>
<td>1.280</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_3_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.343</td>
<td>3.342</td>
</tr>
<tr>
<td>20</td>
<td>1.280</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_4_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.343</td>
<td>3.342</td>
</tr>
<tr>
<td>21</td>
<td>1.280</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_5_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.343</td>
<td>3.342</td>
</tr>
<tr>
<td>22</td>
<td>1.280</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_6_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.343</td>
<td>3.342</td>
</tr>
<tr>
<td>23</td>
<td>1.280</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_7_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.343</td>
<td>3.342</td>
</tr>
<tr>
<td>24</td>
<td>1.280</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_8_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.343</td>
<td>3.342</td>
</tr>
<tr>
<td>25</td>
<td>1.280</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_9_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.343</td>
<td>3.342</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-8.548</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_r_1_s0/PRESET</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_r_1_s0/PRESET</td>
<td>cmos_vsync:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>-0.000</td>
<td>-9.855</td>
<td>1.353</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-8.548</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_r_0_s0/PRESET</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_r_0_s0/PRESET</td>
<td>cmos_vsync:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>-0.000</td>
<td>-9.855</td>
<td>1.353</td>
</tr>
<tr>
<td>3</td>
<td>2.186</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_0_s0/PRESET</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_0_s0/PRESET</td>
<td>cmos_vsync:[R]</td>
<td>cmos_pclk:[F]</td>
<td>-5.000</td>
<td>-4.121</td>
<td>1.353</td>
</tr>
<tr>
<td>4</td>
<td>2.186</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/PRESET</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/PRESET</td>
<td>cmos_vsync:[R]</td>
<td>cmos_pclk:[F]</td>
<td>-5.000</td>
<td>-4.121</td>
<td>1.353</td>
</tr>
<tr>
<td>5</td>
<td>2.305</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_2_s0/CLEAR</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.316</td>
</tr>
<tr>
<td>6</td>
<td>2.305</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_9_s0/CLEAR</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.316</td>
</tr>
<tr>
<td>7</td>
<td>2.305</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_10_s0/CLEAR</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.316</td>
</tr>
<tr>
<td>8</td>
<td>2.310</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/v_active_s4/CLEAR</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.321</td>
</tr>
<tr>
<td>9</td>
<td>2.310</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/vs_reg_s1/CLEAR</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.321</td>
</tr>
<tr>
<td>10</td>
<td>2.310</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/h_active_s1/CLEAR</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.321</td>
</tr>
<tr>
<td>11</td>
<td>2.310</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/hs_reg_s0/CLEAR</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.321</td>
</tr>
<tr>
<td>12</td>
<td>2.310</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_1_s0/CLEAR</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.321</td>
</tr>
<tr>
<td>13</td>
<td>2.310</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_4_s0/CLEAR</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.321</td>
</tr>
<tr>
<td>14</td>
<td>2.310</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_5_s0/CLEAR</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.321</td>
</tr>
<tr>
<td>15</td>
<td>2.310</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_6_s0/CLEAR</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.321</td>
</tr>
<tr>
<td>16</td>
<td>2.310</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_7_s0/CLEAR</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.321</td>
</tr>
<tr>
<td>17</td>
<td>2.310</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_0_s0/CLEAR</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.321</td>
</tr>
<tr>
<td>18</td>
<td>2.310</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_2_s0/CLEAR</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.321</td>
</tr>
<tr>
<td>19</td>
<td>2.310</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_4_s0/CLEAR</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.321</td>
</tr>
<tr>
<td>20</td>
<td>2.310</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_7_s0/CLEAR</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.321</td>
</tr>
<tr>
<td>21</td>
<td>2.314</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_0_s1/CLEAR</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.325</td>
</tr>
<tr>
<td>22</td>
<td>2.314</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_11_s0/CLEAR</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.325</td>
</tr>
<tr>
<td>23</td>
<td>2.314</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_3_s0/CLEAR</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.325</td>
</tr>
<tr>
<td>24</td>
<td>2.314</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_8_s0/CLEAR</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.325</td>
</tr>
<tr>
<td>25</td>
<td>2.314</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_11_s0/CLEAR</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.325</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.871</td>
<td>3.871</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>lcd_vs_d</td>
<td>vs_running_4_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.871</td>
<td>3.871</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>lcd_vs_d</td>
<td>vs_running_3_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.871</td>
<td>3.871</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>lcd_vs_d</td>
<td>vs_running_2_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.871</td>
<td>3.871</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>lcd_vs_d</td>
<td>vs_running_1_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.871</td>
<td>3.871</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>lcd_vs_d</td>
<td>vs_running_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.871</td>
<td>3.871</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>lcd_vs_d</td>
<td>vs_running_5_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.125</td>
<td>4.125</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_vsync</td>
<td>cam_running_5_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.125</td>
<td>4.125</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_vsync</td>
<td>cam_running_4_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.125</td>
<td>4.125</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_vsync</td>
<td>cam_running_3_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.125</td>
<td>4.125</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_vsync</td>
<td>cam_running_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>900.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>894.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>888.889</td>
<td>888.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>888.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>896.225</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>899.468</td>
<td>3.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C127[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_14_s0/CLK</td>
</tr>
<tr>
<td>899.700</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R68C127[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_14_s0/Q</td>
</tr>
<tr>
<td>900.577</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C130[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>890.000</td>
<td>890.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>890.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>890.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>890.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>895.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C130[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_14_s0/CLK</td>
</tr>
<tr>
<td>894.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_14_s0</td>
</tr>
<tr>
<td>894.938</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C130[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.571</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.877, 79.085%; tC2Q: 0.232, 20.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.530</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>900.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>894.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>888.889</td>
<td>888.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>888.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>896.225</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>899.468</td>
<td>3.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C133[3][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_11_s0/CLK</td>
</tr>
<tr>
<td>899.700</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R69C133[3][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_11_s0/Q</td>
</tr>
<tr>
<td>900.468</td>
<td>0.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C133[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>890.000</td>
<td>890.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>890.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>890.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>890.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>895.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C133[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_11_s0/CLK</td>
</tr>
<tr>
<td>894.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_11_s0</td>
</tr>
<tr>
<td>894.938</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C133[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.571</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.768, 76.805%; tC2Q: 0.232, 23.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>900.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>894.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>888.889</td>
<td>888.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>888.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>896.225</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>899.468</td>
<td>3.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C132[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_6_s0/CLK</td>
</tr>
<tr>
<td>899.700</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R67C132[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_6_s0/Q</td>
</tr>
<tr>
<td>900.320</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C133[2][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>890.000</td>
<td>890.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>890.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>890.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>890.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>895.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C133[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_6_s0/CLK</td>
</tr>
<tr>
<td>894.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_6_s0</td>
</tr>
<tr>
<td>894.938</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C133[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.571</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.620, 72.765%; tC2Q: 0.232, 27.235%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>900.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>894.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>888.889</td>
<td>888.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>888.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>896.225</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>899.468</td>
<td>3.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C129[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_7_s0/CLK</td>
</tr>
<tr>
<td>899.700</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R67C129[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_7_s0/Q</td>
</tr>
<tr>
<td>900.320</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C130[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>890.000</td>
<td>890.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>890.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>890.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>890.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>895.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C130[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_7_s0/CLK</td>
</tr>
<tr>
<td>894.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_7_s0</td>
</tr>
<tr>
<td>894.938</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C130[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.571</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.620, 72.765%; tC2Q: 0.232, 27.235%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>900.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>894.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>888.889</td>
<td>888.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>888.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>896.225</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>899.468</td>
<td>3.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C130[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_1_s0/CLK</td>
</tr>
<tr>
<td>899.700</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R70C130[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_1_s0/Q</td>
</tr>
<tr>
<td>900.238</td>
<td>0.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C130[2][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>890.000</td>
<td>890.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>890.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>890.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>890.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>895.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C130[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_1_s0/CLK</td>
</tr>
<tr>
<td>894.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_1_s0</td>
</tr>
<tr>
<td>894.938</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C130[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.571</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.538, 69.877%; tC2Q: 0.232, 30.123%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>900.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>894.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>888.889</td>
<td>888.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>888.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>896.225</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>899.468</td>
<td>3.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C129[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_2_s0/CLK</td>
</tr>
<tr>
<td>899.700</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R67C129[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_2_s0/Q</td>
</tr>
<tr>
<td>900.238</td>
<td>0.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C130[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>890.000</td>
<td>890.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>890.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>890.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>890.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>895.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C130[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>894.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_2_s0</td>
</tr>
<tr>
<td>894.938</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C130[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.571</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.538, 69.877%; tC2Q: 0.232, 30.123%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>900.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>894.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>888.889</td>
<td>888.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>888.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>896.225</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>899.468</td>
<td>3.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C133[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_4_s0/CLK</td>
</tr>
<tr>
<td>899.700</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R68C133[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_4_s0/Q</td>
</tr>
<tr>
<td>900.238</td>
<td>0.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C133[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>890.000</td>
<td>890.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>890.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>890.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>890.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>895.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C133[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_4_s0/CLK</td>
</tr>
<tr>
<td>894.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_4_s0</td>
</tr>
<tr>
<td>894.938</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C133[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.571</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.538, 69.877%; tC2Q: 0.232, 30.123%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>900.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>894.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>888.889</td>
<td>888.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>888.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>896.225</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>899.468</td>
<td>3.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C132[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_8_s0/CLK</td>
</tr>
<tr>
<td>899.700</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R67C132[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_8_s0/Q</td>
</tr>
<tr>
<td>900.238</td>
<td>0.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C133[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>890.000</td>
<td>890.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>890.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>890.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>890.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>895.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C133[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_8_s0/CLK</td>
</tr>
<tr>
<td>894.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_8_s0</td>
</tr>
<tr>
<td>894.938</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C133[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.571</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.538, 69.877%; tC2Q: 0.232, 30.123%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>900.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>894.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>888.889</td>
<td>888.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>888.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>896.225</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>899.468</td>
<td>3.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C130[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_9_s0/CLK</td>
</tr>
<tr>
<td>899.700</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R68C130[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_9_s0/Q</td>
</tr>
<tr>
<td>900.238</td>
<td>0.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C130[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>890.000</td>
<td>890.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>890.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>890.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>890.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>895.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C130[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_9_s0/CLK</td>
</tr>
<tr>
<td>894.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_9_s0</td>
</tr>
<tr>
<td>894.938</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C130[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.571</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.538, 69.877%; tC2Q: 0.232, 30.123%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>900.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>894.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>888.889</td>
<td>888.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>888.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>896.225</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>899.468</td>
<td>3.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C132[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_10_s0/CLK</td>
</tr>
<tr>
<td>899.700</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R67C132[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_10_s0/Q</td>
</tr>
<tr>
<td>900.238</td>
<td>0.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C131[2][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>890.000</td>
<td>890.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>890.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>890.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>890.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>895.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C131[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_10_s0/CLK</td>
</tr>
<tr>
<td>894.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_10_s0</td>
</tr>
<tr>
<td>894.938</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C131[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.571</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.538, 69.877%; tC2Q: 0.232, 30.123%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>900.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>894.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>888.889</td>
<td>888.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>888.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>896.225</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>899.468</td>
<td>3.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C134[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_12_s0/CLK</td>
</tr>
<tr>
<td>899.700</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R67C134[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_12_s0/Q</td>
</tr>
<tr>
<td>900.238</td>
<td>0.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C133[3][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>890.000</td>
<td>890.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>890.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>890.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>890.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>895.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C133[3][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_12_s0/CLK</td>
</tr>
<tr>
<td>894.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_12_s0</td>
</tr>
<tr>
<td>894.938</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C133[3][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.571</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.538, 69.877%; tC2Q: 0.232, 30.123%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>900.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>894.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>888.889</td>
<td>888.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>888.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>896.225</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>899.468</td>
<td>3.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C130[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_0_s0/CLK</td>
</tr>
<tr>
<td>899.700</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R70C130[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_0_s0/Q</td>
</tr>
<tr>
<td>900.223</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C130[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>890.000</td>
<td>890.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>890.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>890.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>890.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>895.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C130[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_0_s0/CLK</td>
</tr>
<tr>
<td>894.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_0_s0</td>
</tr>
<tr>
<td>894.938</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C130[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.571</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.523, 69.257%; tC2Q: 0.232, 30.743%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>900.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>894.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>888.889</td>
<td>888.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>888.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>896.225</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>899.468</td>
<td>3.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C129[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>899.700</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R67C129[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_3_s0/Q</td>
</tr>
<tr>
<td>900.223</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C129[2][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>890.000</td>
<td>890.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>890.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>890.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>890.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>895.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C129[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_3_s0/CLK</td>
</tr>
<tr>
<td>894.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_3_s0</td>
</tr>
<tr>
<td>894.938</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C129[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.571</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.523, 69.257%; tC2Q: 0.232, 30.743%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>900.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>894.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>888.889</td>
<td>888.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>888.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>896.225</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>899.468</td>
<td>3.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C130[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_5_s0/CLK</td>
</tr>
<tr>
<td>899.700</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R68C130[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_5_s0/Q</td>
</tr>
<tr>
<td>900.223</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C130[3][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>890.000</td>
<td>890.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>890.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>890.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>890.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>895.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C130[3][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_5_s0/CLK</td>
</tr>
<tr>
<td>894.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_5_s0</td>
</tr>
<tr>
<td>894.938</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C130[3][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.571</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.523, 69.257%; tC2Q: 0.232, 30.743%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>900.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>894.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>888.889</td>
<td>888.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>888.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>896.225</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>899.468</td>
<td>3.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C132[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_13_s0/CLK</td>
</tr>
<tr>
<td>899.700</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R67C132[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.rptr_13_s0/Q</td>
</tr>
<tr>
<td>900.223</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C132[2][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>890.000</td>
<td>890.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>890.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>890.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>890.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>895.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C132[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_13_s0/CLK</td>
</tr>
<tr>
<td>894.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_13_s0</td>
</tr>
<tr>
<td>894.938</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C132[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wq1_rptr_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.571</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.523, 69.257%; tC2Q: 0.232, 30.743%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.958</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.973</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmos_8_16bit_m0/de_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>5.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C76[1][A]</td>
<td>cmos_8_16bit_m0/de_o_s0/CLK</td>
</tr>
<tr>
<td>5.240</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R68C76[1][A]</td>
<td style=" font-weight:bold;">cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>8.459</td>
<td>3.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C131[3][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_2_s1/I1</td>
</tr>
<tr>
<td>8.912</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R67C131[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_2_s1/F</td>
</tr>
<tr>
<td>9.920</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C134[3][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_8_s1/I0</td>
</tr>
<tr>
<td>10.475</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R69C134[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_8_s1/F</td>
</tr>
<tr>
<td>10.975</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C130[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s11/I0</td>
</tr>
<tr>
<td>11.524</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C130[2][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s11/F</td>
</tr>
<tr>
<td>11.700</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C130[3][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s3/I3</td>
</tr>
<tr>
<td>12.270</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C130[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s3/F</td>
</tr>
<tr>
<td>12.445</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C130[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s0/I2</td>
</tr>
<tr>
<td>13.015</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C130[1][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>13.015</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C130[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Full_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>15.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C130[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>14.973</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C130[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.697, 33.682%; route: 5.078, 63.421%; tC2Q: 0.232, 2.897%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmos_8_16bit_m0/de_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_15_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>5.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C76[1][A]</td>
<td>cmos_8_16bit_m0/de_o_s0/CLK</td>
</tr>
<tr>
<td>5.240</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R68C76[1][A]</td>
<td style=" font-weight:bold;">cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>8.541</td>
<td>3.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C129[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n33_s1/I1</td>
</tr>
<tr>
<td>9.111</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R67C129[1][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n33_s1/F</td>
</tr>
<tr>
<td>12.518</td>
<td>3.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[30]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_15_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>15.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[30]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_15_s/CLKA</td>
</tr>
<tr>
<td>14.921</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[30]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_15_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 7.590%; route: 6.708, 89.321%; tC2Q: 0.232, 3.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmos_8_16bit_m0/de_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_14_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>5.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C76[1][A]</td>
<td>cmos_8_16bit_m0/de_o_s0/CLK</td>
</tr>
<tr>
<td>5.240</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R68C76[1][A]</td>
<td style=" font-weight:bold;">cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>8.541</td>
<td>3.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C129[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n33_s1/I1</td>
</tr>
<tr>
<td>9.111</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R67C129[1][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n33_s1/F</td>
</tr>
<tr>
<td>12.518</td>
<td>3.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[29][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_14_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>15.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[29][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_14_s/CLKA</td>
</tr>
<tr>
<td>14.921</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[29][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_14_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 7.590%; route: 6.708, 89.321%; tC2Q: 0.232, 3.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmos_8_16bit_m0/de_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_13_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>5.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C76[1][A]</td>
<td>cmos_8_16bit_m0/de_o_s0/CLK</td>
</tr>
<tr>
<td>5.240</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R68C76[1][A]</td>
<td style=" font-weight:bold;">cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>8.541</td>
<td>3.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C129[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n33_s1/I1</td>
</tr>
<tr>
<td>9.111</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R67C129[1][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n33_s1/F</td>
</tr>
<tr>
<td>12.518</td>
<td>3.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[29][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_13_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>15.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[29][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_13_s/CLKA</td>
</tr>
<tr>
<td>14.921</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[29][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_13_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 7.590%; route: 6.708, 89.321%; tC2Q: 0.232, 3.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmos_8_16bit_m0/de_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_12_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>5.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C76[1][A]</td>
<td>cmos_8_16bit_m0/de_o_s0/CLK</td>
</tr>
<tr>
<td>5.240</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R68C76[1][A]</td>
<td style=" font-weight:bold;">cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>8.541</td>
<td>3.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C129[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n33_s1/I1</td>
</tr>
<tr>
<td>9.111</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R67C129[1][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n33_s1/F</td>
</tr>
<tr>
<td>12.518</td>
<td>3.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_12_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>15.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_12_s/CLKA</td>
</tr>
<tr>
<td>14.921</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_12_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 7.590%; route: 6.708, 89.321%; tC2Q: 0.232, 3.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmos_8_16bit_m0/de_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_11_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>5.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C76[1][A]</td>
<td>cmos_8_16bit_m0/de_o_s0/CLK</td>
</tr>
<tr>
<td>5.240</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R68C76[1][A]</td>
<td style=" font-weight:bold;">cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>8.541</td>
<td>3.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C129[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n33_s1/I1</td>
</tr>
<tr>
<td>9.111</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R67C129[1][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n33_s1/F</td>
</tr>
<tr>
<td>12.518</td>
<td>3.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[25][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_11_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>15.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[25][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_11_s/CLKA</td>
</tr>
<tr>
<td>14.921</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R82[25][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_11_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 7.590%; route: 6.708, 89.321%; tC2Q: 0.232, 3.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmos_8_16bit_m0/de_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_10_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>5.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C76[1][A]</td>
<td>cmos_8_16bit_m0/de_o_s0/CLK</td>
</tr>
<tr>
<td>5.240</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R68C76[1][A]</td>
<td style=" font-weight:bold;">cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>8.541</td>
<td>3.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C129[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n33_s1/I1</td>
</tr>
<tr>
<td>9.111</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R67C129[1][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n33_s1/F</td>
</tr>
<tr>
<td>12.518</td>
<td>3.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[27][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_10_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>15.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[27][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_10_s/CLKA</td>
</tr>
<tr>
<td>14.921</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[27][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_10_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 7.590%; route: 6.708, 89.321%; tC2Q: 0.232, 3.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmos_8_16bit_m0/de_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_9_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>5.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C76[1][A]</td>
<td>cmos_8_16bit_m0/de_o_s0/CLK</td>
</tr>
<tr>
<td>5.240</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R68C76[1][A]</td>
<td style=" font-weight:bold;">cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>8.541</td>
<td>3.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C129[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n33_s1/I1</td>
</tr>
<tr>
<td>9.111</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R67C129[1][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n33_s1/F</td>
</tr>
<tr>
<td>12.518</td>
<td>3.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[25][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_9_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>15.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[25][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_9_s/CLKA</td>
</tr>
<tr>
<td>14.921</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R82[25][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_9_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 7.590%; route: 6.708, 89.321%; tC2Q: 0.232, 3.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmos_8_16bit_m0/de_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>5.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C76[1][A]</td>
<td>cmos_8_16bit_m0/de_o_s0/CLK</td>
</tr>
<tr>
<td>5.240</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R68C76[1][A]</td>
<td style=" font-weight:bold;">cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>8.541</td>
<td>3.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C129[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n33_s1/I1</td>
</tr>
<tr>
<td>9.111</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R67C129[1][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n33_s1/F</td>
</tr>
<tr>
<td>12.518</td>
<td>3.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[27][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>15.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[27][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s/CLKA</td>
</tr>
<tr>
<td>14.921</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[27][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 7.590%; route: 6.708, 89.321%; tC2Q: 0.232, 3.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmos_8_16bit_m0/de_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>5.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C76[1][A]</td>
<td>cmos_8_16bit_m0/de_o_s0/CLK</td>
</tr>
<tr>
<td>5.240</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R68C76[1][A]</td>
<td style=" font-weight:bold;">cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>8.541</td>
<td>3.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C129[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n33_s1/I1</td>
</tr>
<tr>
<td>9.111</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R67C129[1][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n33_s1/F</td>
</tr>
<tr>
<td>12.518</td>
<td>3.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[24]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_7_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>15.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[24]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_7_s/CLKA</td>
</tr>
<tr>
<td>14.921</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R82[24]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 7.590%; route: 6.708, 89.321%; tC2Q: 0.232, 3.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.891</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1000.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1010.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/vs_in_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/vs_in_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_vsync:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/vs_in_r_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1007.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1010.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[B]</td>
<td>video_timing_data_m0/vs_in_r_s0/CLK</td>
</tr>
<tr>
<td>1010.555</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/vs_in_r_s0</td>
</tr>
<tr>
<td>1010.566</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB40[B]</td>
<td>video_timing_data_m0/vs_in_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>9.845</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.131</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1010.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/clk_delay_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_vsync:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>1001.905</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C123[3][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_state_1_s4/I1</td>
</tr>
<tr>
<td>1002.140</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R69C123[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_state_1_s4/F</td>
</tr>
<tr>
<td>1002.145</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C123[0][A]</td>
<td>video_timing_data_m0/n117_s5/I3</td>
</tr>
<tr>
<td>1002.435</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C123[0][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/n117_s5/F</td>
</tr>
<tr>
<td>1002.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C123[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/clk_delay_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1007.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1010.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C123[0][A]</td>
<td>video_timing_data_m0/clk_delay_2_s0/CLK</td>
</tr>
<tr>
<td>1010.555</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/clk_delay_2_s0</td>
</tr>
<tr>
<td>1010.566</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C123[0][A]</td>
<td>video_timing_data_m0/clk_delay_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>9.845</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.525, 29.839%; route: 0.005, 0.288%; tC2Q: 1.229, 69.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1010.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/clk_delay_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_vsync:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>1001.905</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C123[3][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_state_1_s4/I1</td>
</tr>
<tr>
<td>1002.137</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R69C123[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_state_1_s4/F</td>
</tr>
<tr>
<td>1002.267</td>
<td>0.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C123[0][B]</td>
<td>video_timing_data_m0/n106_s5/I3</td>
</tr>
<tr>
<td>1002.499</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R70C123[0][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/n106_s5/F</td>
</tr>
<tr>
<td>1002.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C123[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/clk_delay_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1007.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1010.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C123[0][B]</td>
<td>video_timing_data_m0/clk_delay_13_s0/CLK</td>
</tr>
<tr>
<td>1010.555</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/clk_delay_13_s0</td>
</tr>
<tr>
<td>1010.566</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C123[0][B]</td>
<td>video_timing_data_m0/clk_delay_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>9.845</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 25.450%; route: 0.130, 7.120%; tC2Q: 1.229, 67.430%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.995</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1010.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/clk_delay_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_vsync:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>1001.905</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C123[3][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_state_1_s4/I1</td>
</tr>
<tr>
<td>1002.137</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R69C123[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_state_1_s4/F</td>
</tr>
<tr>
<td>1002.281</td>
<td>0.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C123[2][B]</td>
<td>video_timing_data_m0/n112_s5/I2</td>
</tr>
<tr>
<td>1002.571</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R70C123[2][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/n112_s5/F</td>
</tr>
<tr>
<td>1002.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C123[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/clk_delay_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1007.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1010.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C123[2][B]</td>
<td>video_timing_data_m0/clk_delay_7_s0/CLK</td>
</tr>
<tr>
<td>1010.555</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/clk_delay_7_s0</td>
</tr>
<tr>
<td>1010.566</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C123[2][B]</td>
<td>video_timing_data_m0/clk_delay_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>9.845</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.522, 27.545%; route: 0.144, 7.585%; tC2Q: 1.229, 64.871%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.941</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1010.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/clk_delay_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_vsync:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>1001.905</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C123[3][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_state_1_s4/I1</td>
</tr>
<tr>
<td>1002.137</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R69C123[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_state_1_s4/F</td>
</tr>
<tr>
<td>1002.281</td>
<td>0.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C123[1][B]</td>
<td>video_timing_data_m0/n109_s5/I2</td>
</tr>
<tr>
<td>1002.625</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R70C123[1][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/n109_s5/F</td>
</tr>
<tr>
<td>1002.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C123[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/clk_delay_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1007.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1010.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C123[1][B]</td>
<td>video_timing_data_m0/clk_delay_10_s0/CLK</td>
</tr>
<tr>
<td>1010.555</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/clk_delay_10_s0</td>
</tr>
<tr>
<td>1010.566</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C123[1][B]</td>
<td>video_timing_data_m0/clk_delay_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>9.845</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.576, 29.552%; route: 0.144, 7.374%; tC2Q: 1.229, 63.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.941</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1010.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/clk_delay_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_vsync:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>1001.905</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C123[3][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_state_1_s4/I1</td>
</tr>
<tr>
<td>1002.137</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R69C123[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_state_1_s4/F</td>
</tr>
<tr>
<td>1002.281</td>
<td>0.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C123[1][A]</td>
<td>video_timing_data_m0/n108_s5/I2</td>
</tr>
<tr>
<td>1002.625</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R70C123[1][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/n108_s5/F</td>
</tr>
<tr>
<td>1002.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C123[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/clk_delay_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1007.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1010.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C123[1][A]</td>
<td>video_timing_data_m0/clk_delay_11_s0/CLK</td>
</tr>
<tr>
<td>1010.555</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/clk_delay_11_s0</td>
</tr>
<tr>
<td>1010.566</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C123[1][A]</td>
<td>video_timing_data_m0/clk_delay_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>9.845</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.576, 29.552%; route: 0.144, 7.374%; tC2Q: 1.229, 63.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.941</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1010.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/clk_delay_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_vsync:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>1001.905</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C123[3][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_state_1_s4/I1</td>
</tr>
<tr>
<td>1002.137</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R69C123[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_state_1_s4/F</td>
</tr>
<tr>
<td>1002.281</td>
<td>0.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C123[0][A]</td>
<td>video_timing_data_m0/n104_s5/I3</td>
</tr>
<tr>
<td>1002.625</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R70C123[0][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/n104_s5/F</td>
</tr>
<tr>
<td>1002.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C123[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/clk_delay_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1007.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1010.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C123[0][A]</td>
<td>video_timing_data_m0/clk_delay_15_s0/CLK</td>
</tr>
<tr>
<td>1010.555</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/clk_delay_15_s0</td>
</tr>
<tr>
<td>1010.566</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C123[0][A]</td>
<td>video_timing_data_m0/clk_delay_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>9.845</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.576, 29.552%; route: 0.144, 7.374%; tC2Q: 1.229, 63.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1010.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/clk_delay_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_vsync:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>1001.905</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C123[3][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_state_1_s4/I1</td>
</tr>
<tr>
<td>1002.137</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R69C123[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_state_1_s4/F</td>
</tr>
<tr>
<td>1002.548</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C124[2][A]</td>
<td>video_timing_data_m0/n110_s5/I3</td>
</tr>
<tr>
<td>1002.780</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R70C124[2][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/n110_s5/F</td>
</tr>
<tr>
<td>1002.780</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C124[2][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/clk_delay_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1007.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1010.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C124[2][A]</td>
<td>video_timing_data_m0/clk_delay_9_s0/CLK</td>
</tr>
<tr>
<td>1010.555</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/clk_delay_9_s0</td>
</tr>
<tr>
<td>1010.566</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C124[2][A]</td>
<td>video_timing_data_m0/clk_delay_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>9.845</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 22.050%; route: 0.411, 19.529%; tC2Q: 1.229, 58.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1010.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/clk_delay_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_vsync:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>1001.905</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C123[3][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_state_1_s4/I1</td>
</tr>
<tr>
<td>1002.140</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R69C123[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_state_1_s4/F</td>
</tr>
<tr>
<td>1002.442</td>
<td>0.302</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C122[1][B]</td>
<td>video_timing_data_m0/n116_s5/I2</td>
</tr>
<tr>
<td>1002.786</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C122[1][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/n116_s5/F</td>
</tr>
<tr>
<td>1002.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C122[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/clk_delay_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1007.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1010.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C122[1][B]</td>
<td>video_timing_data_m0/clk_delay_3_s0/CLK</td>
</tr>
<tr>
<td>1010.555</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/clk_delay_3_s0</td>
</tr>
<tr>
<td>1010.566</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C122[1][B]</td>
<td>video_timing_data_m0/clk_delay_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>9.845</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.579, 27.436%; route: 0.302, 14.312%; tC2Q: 1.229, 58.253%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1010.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/clk_delay_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_vsync:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>1001.905</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C123[3][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_state_1_s4/I1</td>
</tr>
<tr>
<td>1002.140</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R69C123[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_state_1_s4/F</td>
</tr>
<tr>
<td>1002.442</td>
<td>0.302</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C122[0][B]</td>
<td>video_timing_data_m0/n114_s5/I3</td>
</tr>
<tr>
<td>1002.786</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C122[0][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/n114_s5/F</td>
</tr>
<tr>
<td>1002.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C122[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/clk_delay_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1007.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1010.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C122[0][B]</td>
<td>video_timing_data_m0/clk_delay_5_s0/CLK</td>
</tr>
<tr>
<td>1010.555</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/clk_delay_5_s0</td>
</tr>
<tr>
<td>1010.566</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C122[0][B]</td>
<td>video_timing_data_m0/clk_delay_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>9.845</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.579, 27.436%; route: 0.302, 14.312%; tC2Q: 1.229, 58.253%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1010.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/clk_delay_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_vsync:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>1001.905</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C123[3][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_state_1_s4/I1</td>
</tr>
<tr>
<td>1002.140</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R69C123[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_state_1_s4/F</td>
</tr>
<tr>
<td>1002.442</td>
<td>0.302</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C122[0][A]</td>
<td>video_timing_data_m0/n113_s5/I2</td>
</tr>
<tr>
<td>1002.786</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C122[0][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/n113_s5/F</td>
</tr>
<tr>
<td>1002.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C122[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/clk_delay_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1007.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1010.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C122[0][A]</td>
<td>video_timing_data_m0/clk_delay_6_s0/CLK</td>
</tr>
<tr>
<td>1010.555</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/clk_delay_6_s0</td>
</tr>
<tr>
<td>1010.566</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C122[0][A]</td>
<td>video_timing_data_m0/clk_delay_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>9.845</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.579, 27.436%; route: 0.302, 14.312%; tC2Q: 1.229, 58.253%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1010.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/clk_delay_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_vsync:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>1001.905</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C123[3][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_state_1_s4/I1</td>
</tr>
<tr>
<td>1002.137</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R69C123[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_state_1_s4/F</td>
</tr>
<tr>
<td>1002.556</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C122[2][B]</td>
<td>video_timing_data_m0/n118_s5/I2</td>
</tr>
<tr>
<td>1002.788</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R70C122[2][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/n118_s5/F</td>
</tr>
<tr>
<td>1002.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C122[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/clk_delay_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1007.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1010.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C122[2][B]</td>
<td>video_timing_data_m0/clk_delay_1_s0/CLK</td>
</tr>
<tr>
<td>1010.555</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/clk_delay_1_s0</td>
</tr>
<tr>
<td>1010.566</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C122[2][B]</td>
<td>video_timing_data_m0/clk_delay_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>9.845</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 21.961%; route: 0.419, 19.853%; tC2Q: 1.229, 58.186%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.769</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1010.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/clk_delay_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_vsync:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>1001.905</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C123[3][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_state_1_s4/I1</td>
</tr>
<tr>
<td>1002.140</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R69C123[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_state_1_s4/F</td>
</tr>
<tr>
<td>1002.433</td>
<td>0.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C124[0][A]</td>
<td>video_timing_data_m0/n111_s7/I3</td>
</tr>
<tr>
<td>1002.797</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C124[0][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/n111_s7/F</td>
</tr>
<tr>
<td>1002.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C124[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/clk_delay_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1007.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1010.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C124[0][A]</td>
<td>video_timing_data_m0/clk_delay_8_s0/CLK</td>
</tr>
<tr>
<td>1010.555</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/clk_delay_8_s0</td>
</tr>
<tr>
<td>1010.566</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C124[0][A]</td>
<td>video_timing_data_m0/clk_delay_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>9.845</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.599, 28.234%; route: 0.293, 13.819%; tC2Q: 1.229, 57.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.838</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1010.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/clk_delay_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_vsync:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>1001.905</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C123[3][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_state_1_s4/I1</td>
</tr>
<tr>
<td>1002.137</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R69C123[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_state_1_s4/F</td>
</tr>
<tr>
<td>1002.548</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C124[0][B]</td>
<td>video_timing_data_m0/n107_s7/I3</td>
</tr>
<tr>
<td>1002.838</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R70C124[0][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/n107_s7/F</td>
</tr>
<tr>
<td>1002.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C124[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/clk_delay_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1007.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1010.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C124[0][B]</td>
<td>video_timing_data_m0/clk_delay_12_s0/CLK</td>
</tr>
<tr>
<td>1010.555</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/clk_delay_12_s0</td>
</tr>
<tr>
<td>1010.566</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C124[0][B]</td>
<td>video_timing_data_m0/clk_delay_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>9.845</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.522, 24.141%; route: 0.411, 19.006%; tC2Q: 1.229, 56.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1010.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/clk_delay_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_vsync:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>1001.905</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C123[3][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_state_1_s4/I1</td>
</tr>
<tr>
<td>1002.140</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R69C123[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_state_1_s4/F</td>
</tr>
<tr>
<td>1002.552</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[0][A]</td>
<td>video_timing_data_m0/n105_s5/I2</td>
</tr>
<tr>
<td>1002.896</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C121[0][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/n105_s5/F</td>
</tr>
<tr>
<td>1002.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C121[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/clk_delay_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1007.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1010.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C121[0][A]</td>
<td>video_timing_data_m0/clk_delay_14_s0/CLK</td>
</tr>
<tr>
<td>1010.555</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/clk_delay_14_s0</td>
</tr>
<tr>
<td>1010.566</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C121[0][A]</td>
<td>video_timing_data_m0/clk_delay_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>9.845</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.579, 26.075%; route: 0.412, 18.562%; tC2Q: 1.229, 55.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.651</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1010.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/clk_delay_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_vsync:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>1001.905</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C123[3][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_state_1_s4/I1</td>
</tr>
<tr>
<td>1002.137</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R69C123[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_state_1_s4/F</td>
</tr>
<tr>
<td>1002.267</td>
<td>0.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C123[3][A]</td>
<td>video_timing_data_m0/clk_delay_19_s7/I2</td>
</tr>
<tr>
<td>1002.651</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R68C123[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/clk_delay_19_s7/F</td>
</tr>
<tr>
<td>1002.915</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C123[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/clk_delay_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1007.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1010.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C123[0][A]</td>
<td>video_timing_data_m0/clk_delay_2_s0/CLK</td>
</tr>
<tr>
<td>1010.555</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/clk_delay_2_s0</td>
</tr>
<tr>
<td>1010.566</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C123[0][A]</td>
<td>video_timing_data_m0/clk_delay_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>9.845</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.616, 27.501%; route: 0.395, 17.615%; tC2Q: 1.229, 54.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.646</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1010.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/clk_delay_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_vsync:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>1001.905</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C123[3][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_state_1_s4/I1</td>
</tr>
<tr>
<td>1002.137</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R69C123[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_state_1_s4/F</td>
</tr>
<tr>
<td>1002.556</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C122[1][A]</td>
<td>video_timing_data_m0/n115_s5/I2</td>
</tr>
<tr>
<td>1002.920</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R70C122[1][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/n115_s5/F</td>
</tr>
<tr>
<td>1002.920</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C122[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/clk_delay_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1007.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1010.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C122[1][A]</td>
<td>video_timing_data_m0/clk_delay_4_s0/CLK</td>
</tr>
<tr>
<td>1010.555</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/clk_delay_4_s0</td>
</tr>
<tr>
<td>1010.566</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C122[1][A]</td>
<td>video_timing_data_m0/clk_delay_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>9.845</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.596, 26.550%; route: 0.419, 18.686%; tC2Q: 1.229, 54.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1010.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/clk_delay_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_vsync:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>1001.905</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C123[3][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_state_1_s4/I1</td>
</tr>
<tr>
<td>1002.137</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R69C123[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_state_1_s4/F</td>
</tr>
<tr>
<td>1002.267</td>
<td>0.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C123[3][A]</td>
<td>video_timing_data_m0/clk_delay_19_s7/I2</td>
</tr>
<tr>
<td>1002.651</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R68C123[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/clk_delay_19_s7/F</td>
</tr>
<tr>
<td>1002.933</td>
<td>0.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C123[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/clk_delay_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1007.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1010.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C123[2][B]</td>
<td>video_timing_data_m0/clk_delay_7_s0/CLK</td>
</tr>
<tr>
<td>1010.555</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/clk_delay_7_s0</td>
</tr>
<tr>
<td>1010.566</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C123[2][B]</td>
<td>video_timing_data_m0/clk_delay_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>9.845</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.616, 27.285%; route: 0.412, 18.262%; tC2Q: 1.229, 54.453%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1010.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/clk_delay_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_vsync:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>1001.905</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C123[3][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_state_1_s4/I1</td>
</tr>
<tr>
<td>1002.137</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R69C123[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_state_1_s4/F</td>
</tr>
<tr>
<td>1002.267</td>
<td>0.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C123[3][A]</td>
<td>video_timing_data_m0/clk_delay_19_s7/I2</td>
</tr>
<tr>
<td>1002.651</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R68C123[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/clk_delay_19_s7/F</td>
</tr>
<tr>
<td>1002.933</td>
<td>0.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C123[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/clk_delay_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1007.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1010.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C123[1][B]</td>
<td>video_timing_data_m0/clk_delay_10_s0/CLK</td>
</tr>
<tr>
<td>1010.555</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/clk_delay_10_s0</td>
</tr>
<tr>
<td>1010.566</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C123[1][B]</td>
<td>video_timing_data_m0/clk_delay_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>9.845</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.616, 27.285%; route: 0.412, 18.262%; tC2Q: 1.229, 54.453%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1010.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/clk_delay_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_vsync:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>1001.905</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C123[3][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_state_1_s4/I1</td>
</tr>
<tr>
<td>1002.137</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R69C123[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_state_1_s4/F</td>
</tr>
<tr>
<td>1002.267</td>
<td>0.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C123[3][A]</td>
<td>video_timing_data_m0/clk_delay_19_s7/I2</td>
</tr>
<tr>
<td>1002.651</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R68C123[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/clk_delay_19_s7/F</td>
</tr>
<tr>
<td>1002.933</td>
<td>0.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C123[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/clk_delay_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1007.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1010.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C123[1][A]</td>
<td>video_timing_data_m0/clk_delay_11_s0/CLK</td>
</tr>
<tr>
<td>1010.555</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/clk_delay_11_s0</td>
</tr>
<tr>
<td>1010.566</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C123[1][A]</td>
<td>video_timing_data_m0/clk_delay_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>9.845</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.616, 27.285%; route: 0.412, 18.262%; tC2Q: 1.229, 54.453%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1010.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/clk_delay_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_vsync:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>1001.905</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C123[3][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_state_1_s4/I1</td>
</tr>
<tr>
<td>1002.137</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R69C123[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_state_1_s4/F</td>
</tr>
<tr>
<td>1002.267</td>
<td>0.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C123[3][A]</td>
<td>video_timing_data_m0/clk_delay_19_s7/I2</td>
</tr>
<tr>
<td>1002.651</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R68C123[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/clk_delay_19_s7/F</td>
</tr>
<tr>
<td>1002.933</td>
<td>0.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C123[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/clk_delay_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1007.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1010.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C123[0][B]</td>
<td>video_timing_data_m0/clk_delay_13_s0/CLK</td>
</tr>
<tr>
<td>1010.555</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/clk_delay_13_s0</td>
</tr>
<tr>
<td>1010.566</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C123[0][B]</td>
<td>video_timing_data_m0/clk_delay_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>9.845</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.616, 27.285%; route: 0.412, 18.262%; tC2Q: 1.229, 54.453%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1010.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/clk_delay_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_vsync:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>1001.905</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C123[3][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_state_1_s4/I1</td>
</tr>
<tr>
<td>1002.137</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R69C123[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_state_1_s4/F</td>
</tr>
<tr>
<td>1002.267</td>
<td>0.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C123[3][A]</td>
<td>video_timing_data_m0/clk_delay_19_s7/I2</td>
</tr>
<tr>
<td>1002.651</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R68C123[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/clk_delay_19_s7/F</td>
</tr>
<tr>
<td>1002.933</td>
<td>0.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C123[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/clk_delay_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1007.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1010.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C123[0][A]</td>
<td>video_timing_data_m0/clk_delay_15_s0/CLK</td>
</tr>
<tr>
<td>1010.555</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/clk_delay_15_s0</td>
</tr>
<tr>
<td>1010.566</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C123[0][A]</td>
<td>video_timing_data_m0/clk_delay_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>9.845</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.616, 27.285%; route: 0.412, 18.262%; tC2Q: 1.229, 54.453%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1010.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/clk_delay_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_vsync:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>1001.905</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C123[3][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_state_1_s4/I1</td>
</tr>
<tr>
<td>1002.140</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R69C123[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_state_1_s4/F</td>
</tr>
<tr>
<td>1002.693</td>
<td>0.553</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td>video_timing_data_m0/n119_s7/I2</td>
</tr>
<tr>
<td>1003.037</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/n119_s7/F</td>
</tr>
<tr>
<td>1003.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/clk_delay_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1007.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1010.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td>video_timing_data_m0/clk_delay_0_s3/CLK</td>
</tr>
<tr>
<td>1010.555</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/clk_delay_0_s3</td>
</tr>
<tr>
<td>1010.566</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C136[1][A]</td>
<td>video_timing_data_m0/clk_delay_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>9.845</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.579, 24.522%; route: 0.553, 23.411%; tC2Q: 1.229, 52.067%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.520</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.046</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1010.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_state_1_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_vsync:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>1001.905</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C123[3][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_state_1_s4/I1</td>
</tr>
<tr>
<td>1002.140</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R69C123[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_state_1_s4/F</td>
</tr>
<tr>
<td>1002.682</td>
<td>0.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C121[1][B]</td>
<td>video_timing_data_m0/n98_s8/I2</td>
</tr>
<tr>
<td>1003.046</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R68C121[1][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/n98_s8/F</td>
</tr>
<tr>
<td>1003.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C121[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_state_1_s12/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1007.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1010.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C121[1][B]</td>
<td>video_timing_data_m0/video_state_1_s12/CLK</td>
</tr>
<tr>
<td>1010.555</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_state_1_s12</td>
</tr>
<tr>
<td>1010.566</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C121[1][B]</td>
<td>video_timing_data_m0/video_state_1_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>9.845</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.599, 25.270%; route: 0.542, 22.868%; tC2Q: 1.229, 51.862%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.520</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.046</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1010.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_state_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_vsync:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>1001.905</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C123[3][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_state_1_s4/I1</td>
</tr>
<tr>
<td>1002.140</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R69C123[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_state_1_s4/F</td>
</tr>
<tr>
<td>1002.682</td>
<td>0.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C121[1][A]</td>
<td>video_timing_data_m0/video_rst_s5/I2</td>
</tr>
<tr>
<td>1003.046</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R68C121[1][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_rst_s5/F</td>
</tr>
<tr>
<td>1003.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C121[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_state_0_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1007.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1010.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C121[1][A]</td>
<td>video_timing_data_m0/video_state_0_s5/CLK</td>
</tr>
<tr>
<td>1010.555</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_state_0_s5</td>
</tr>
<tr>
<td>1010.566</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C121[1][A]</td>
<td>video_timing_data_m0/video_state_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>9.845</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.599, 25.270%; route: 0.542, 22.868%; tC2Q: 1.229, 51.862%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.973</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>10.350</td>
<td>4.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C135[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>10.582</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R70C135[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.693</td>
<td>3.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C130[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Full_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>15.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C130[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>14.973</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C130[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.849%; route: 4.663, 87.151%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.110, 93.059%; tC2Q: 0.232, 6.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.973</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>10.350</td>
<td>4.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C135[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>10.582</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R70C135[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.693</td>
<td>3.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C131[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>15.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C131[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_0_s0/CLK</td>
</tr>
<tr>
<td>14.973</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C131[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.849%; route: 4.663, 87.151%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.110, 93.059%; tC2Q: 0.232, 6.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.973</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>10.350</td>
<td>4.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C135[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>10.582</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R70C135[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.693</td>
<td>3.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C133[2][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>15.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C133[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_1_s0/CLK</td>
</tr>
<tr>
<td>14.973</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C133[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.849%; route: 4.663, 87.151%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.110, 93.059%; tC2Q: 0.232, 6.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.973</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>10.350</td>
<td>4.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C135[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>10.582</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R70C135[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.693</td>
<td>3.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C126[2][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>15.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C126[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_2_s0/CLK</td>
</tr>
<tr>
<td>14.973</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C126[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.849%; route: 4.663, 87.151%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.110, 93.059%; tC2Q: 0.232, 6.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.973</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>10.350</td>
<td>4.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C135[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>10.582</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R70C135[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.693</td>
<td>3.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C126[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>15.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C126[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_3_s0/CLK</td>
</tr>
<tr>
<td>14.973</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C126[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.849%; route: 4.663, 87.151%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.110, 93.059%; tC2Q: 0.232, 6.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.973</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>10.350</td>
<td>4.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C135[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>10.582</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R70C135[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.693</td>
<td>3.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C126[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>15.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C126[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_4_s0/CLK</td>
</tr>
<tr>
<td>14.973</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C126[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.849%; route: 4.663, 87.151%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.110, 93.059%; tC2Q: 0.232, 6.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.973</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>10.350</td>
<td>4.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C135[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>10.582</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R70C135[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.693</td>
<td>3.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C129[2][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>15.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C129[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_5_s0/CLK</td>
</tr>
<tr>
<td>14.973</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C129[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.849%; route: 4.663, 87.151%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.110, 93.059%; tC2Q: 0.232, 6.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.973</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>10.350</td>
<td>4.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C135[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>10.582</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R70C135[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.693</td>
<td>3.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C134[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>15.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C134[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_6_s0/CLK</td>
</tr>
<tr>
<td>14.973</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C134[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.849%; route: 4.663, 87.151%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.110, 93.059%; tC2Q: 0.232, 6.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.973</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>10.350</td>
<td>4.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C135[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>10.582</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R70C135[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.693</td>
<td>3.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C134[2][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>15.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C134[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_7_s0/CLK</td>
</tr>
<tr>
<td>14.973</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C134[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.849%; route: 4.663, 87.151%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.110, 93.059%; tC2Q: 0.232, 6.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.973</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>10.350</td>
<td>4.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C135[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>10.582</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R70C135[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.693</td>
<td>3.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C134[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>15.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C134[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_8_s0/CLK</td>
</tr>
<tr>
<td>14.973</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C134[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.849%; route: 4.663, 87.151%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.110, 93.059%; tC2Q: 0.232, 6.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.973</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>10.350</td>
<td>4.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C135[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>10.582</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R70C135[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.693</td>
<td>3.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C134[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>15.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C134[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_9_s0/CLK</td>
</tr>
<tr>
<td>14.973</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C134[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.849%; route: 4.663, 87.151%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.110, 93.059%; tC2Q: 0.232, 6.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.973</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>10.350</td>
<td>4.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C135[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>10.582</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R70C135[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.693</td>
<td>3.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C129[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>15.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C129[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_10_s0/CLK</td>
</tr>
<tr>
<td>14.973</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C129[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.849%; route: 4.663, 87.151%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.110, 93.059%; tC2Q: 0.232, 6.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.973</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>10.350</td>
<td>4.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C135[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>10.582</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R70C135[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.693</td>
<td>3.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C129[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>15.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C129[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_11_s0/CLK</td>
</tr>
<tr>
<td>14.973</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C129[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.849%; route: 4.663, 87.151%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.110, 93.059%; tC2Q: 0.232, 6.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.973</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>10.350</td>
<td>4.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C135[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>10.582</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R70C135[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.693</td>
<td>3.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C129[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>15.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C129[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_12_s0/CLK</td>
</tr>
<tr>
<td>14.973</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C129[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.849%; route: 4.663, 87.151%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.110, 93.059%; tC2Q: 0.232, 6.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.973</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>10.350</td>
<td>4.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C135[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>10.582</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R70C135[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.693</td>
<td>3.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C126[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>15.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C126[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_13_s0/CLK</td>
</tr>
<tr>
<td>14.973</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C126[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.849%; route: 4.663, 87.151%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.110, 93.059%; tC2Q: 0.232, 6.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.973</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>10.350</td>
<td>4.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C135[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>10.582</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R70C135[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.693</td>
<td>3.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C125[2][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>15.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C125[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_0_s0/CLK</td>
</tr>
<tr>
<td>14.973</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C125[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.849%; route: 4.663, 87.151%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.110, 93.059%; tC2Q: 0.232, 6.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.973</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>10.350</td>
<td>4.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C135[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>10.582</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R70C135[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.693</td>
<td>3.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C131[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>15.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C131[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_1_s0/CLK</td>
</tr>
<tr>
<td>14.973</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C131[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.849%; route: 4.663, 87.151%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.110, 93.059%; tC2Q: 0.232, 6.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.973</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>10.350</td>
<td>4.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C135[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>10.582</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R70C135[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.693</td>
<td>3.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C129[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>15.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C129[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_2_s0/CLK</td>
</tr>
<tr>
<td>14.973</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C129[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.849%; route: 4.663, 87.151%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.110, 93.059%; tC2Q: 0.232, 6.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.973</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>10.350</td>
<td>4.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C135[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>10.582</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R70C135[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.693</td>
<td>3.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C126[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>15.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C126[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_3_s0/CLK</td>
</tr>
<tr>
<td>14.973</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C126[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.849%; route: 4.663, 87.151%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.110, 93.059%; tC2Q: 0.232, 6.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.973</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>10.350</td>
<td>4.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C135[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>10.582</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R70C135[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.693</td>
<td>3.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C125[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>15.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C125[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_4_s0/CLK</td>
</tr>
<tr>
<td>14.973</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C125[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.849%; route: 4.663, 87.151%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.110, 93.059%; tC2Q: 0.232, 6.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.973</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>10.350</td>
<td>4.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C135[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>10.582</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R70C135[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.693</td>
<td>3.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C134[2][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>15.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C134[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_5_s0/CLK</td>
</tr>
<tr>
<td>14.973</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C134[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.849%; route: 4.663, 87.151%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.110, 93.059%; tC2Q: 0.232, 6.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.973</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>10.350</td>
<td>4.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C135[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>10.582</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R70C135[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.693</td>
<td>3.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C129[3][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>15.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C129[3][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_6_s0/CLK</td>
</tr>
<tr>
<td>14.973</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C129[3][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.849%; route: 4.663, 87.151%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.110, 93.059%; tC2Q: 0.232, 6.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.973</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>10.350</td>
<td>4.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C135[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>10.582</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R70C135[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.693</td>
<td>3.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C132[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>15.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C132[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_7_s0/CLK</td>
</tr>
<tr>
<td>14.973</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C132[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.849%; route: 4.663, 87.151%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.110, 93.059%; tC2Q: 0.232, 6.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.973</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>10.350</td>
<td>4.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C135[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>10.582</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R70C135[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.693</td>
<td>3.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C134[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>15.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C134[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_8_s0/CLK</td>
</tr>
<tr>
<td>14.973</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C134[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.849%; route: 4.663, 87.151%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.110, 93.059%; tC2Q: 0.232, 6.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.973</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>10.350</td>
<td>4.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C135[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>10.582</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R70C135[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.693</td>
<td>3.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C129[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>15.008</td>
<td>4.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C129[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_9_s0/CLK</td>
</tr>
<tr>
<td>14.973</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C129[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wptr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.849%; route: 4.663, 87.151%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.110, 93.059%; tC2Q: 0.232, 6.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.628%; route: 4.325, 86.372%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>510.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_vsync:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>502.028</td>
<td>1.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_r_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>507.336</td>
<td>7.336</td>
<td>tCL</td>
<td>FF</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>510.530</td>
<td>3.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C131[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>510.565</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td>510.576</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C131[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>9.855</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.353, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.195, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>510.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_vsync:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>502.028</td>
<td>1.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_r_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>507.336</td>
<td>7.336</td>
<td>tCL</td>
<td>FF</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>510.530</td>
<td>3.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C131[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_r_0_s0/CLK</td>
</tr>
<tr>
<td>510.565</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_r_0_s0</td>
</tr>
<tr>
<td>510.576</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C131[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>9.855</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.353, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.195, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.158</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_vsync:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>2.028</td>
<td>1.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C135[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.000</td>
<td>-5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>-4.323</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>-0.204</td>
<td>4.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C135[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_0_s0/CLK</td>
</tr>
<tr>
<td>-0.169</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_0_s0</td>
</tr>
<tr>
<td>-0.158</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C135[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.121</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.353, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 14.125%; route: 4.119, 85.875%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.158</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_vsync:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOB40[B]</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>2.028</td>
<td>1.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C135[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.000</td>
<td>-5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>-4.323</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>IOB124[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>-0.204</td>
<td>4.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C135[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>-0.169</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td>-0.158</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C135[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.121</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.353, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 14.125%; route: 4.119, 85.875%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.836</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C136[0][A]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>10.722</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R68C136[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>12.836</td>
<td>2.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C137[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/v_cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C137[0][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>10.531</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C137[0][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.114, 91.279%; tC2Q: 0.202, 8.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.836</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C136[0][A]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>10.722</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R68C136[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>12.836</td>
<td>2.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C138[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/v_cnt_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C138[0][B]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>10.531</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C138[0][B]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.114, 91.279%; tC2Q: 0.202, 8.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.836</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C136[0][A]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>10.722</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R68C136[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>12.836</td>
<td>2.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C138[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/v_cnt_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C138[0][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>10.531</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C138[0][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.114, 91.279%; tC2Q: 0.202, 8.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/v_active_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C136[0][A]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>10.722</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R68C136[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>12.841</td>
<td>2.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C137[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/v_active_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C137[1][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_active_s4/CLK</td>
</tr>
<tr>
<td>10.531</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C137[1][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_active_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.119, 91.295%; tC2Q: 0.202, 8.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/vs_reg_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C136[0][A]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>10.722</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R68C136[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>12.841</td>
<td>2.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C138[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/vs_reg_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C138[0][A]</td>
<td>video_timing_data_m0/color_bar_m0/vs_reg_s1/CLK</td>
</tr>
<tr>
<td>10.531</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C138[0][A]</td>
<td>video_timing_data_m0/color_bar_m0/vs_reg_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.119, 91.295%; tC2Q: 0.202, 8.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/h_active_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C136[0][A]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>10.722</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R68C136[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>12.841</td>
<td>2.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C137[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/h_active_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C137[0][A]</td>
<td>video_timing_data_m0/color_bar_m0/h_active_s1/CLK</td>
</tr>
<tr>
<td>10.531</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C137[0][A]</td>
<td>video_timing_data_m0/color_bar_m0/h_active_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.119, 91.295%; tC2Q: 0.202, 8.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/hs_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C136[0][A]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>10.722</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R68C136[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>12.841</td>
<td>2.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C140[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/hs_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C140[0][B]</td>
<td>video_timing_data_m0/color_bar_m0/hs_reg_s0/CLK</td>
</tr>
<tr>
<td>10.531</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C140[0][B]</td>
<td>video_timing_data_m0/color_bar_m0/hs_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.119, 91.295%; tC2Q: 0.202, 8.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C136[0][A]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>10.722</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R68C136[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>12.841</td>
<td>2.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C138[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/v_cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C138[1][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>10.531</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C138[1][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.119, 91.295%; tC2Q: 0.202, 8.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C136[0][A]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>10.722</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R68C136[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>12.841</td>
<td>2.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C138[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/v_cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C138[1][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>10.531</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C138[1][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.119, 91.295%; tC2Q: 0.202, 8.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C136[0][A]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>10.722</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R68C136[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>12.841</td>
<td>2.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C138[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/v_cnt_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C138[1][B]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>10.531</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C138[1][B]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.119, 91.295%; tC2Q: 0.202, 8.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C136[0][A]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>10.722</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R68C136[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>12.841</td>
<td>2.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C138[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/v_cnt_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C138[0][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>10.531</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C138[0][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.119, 91.295%; tC2Q: 0.202, 8.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C136[0][A]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>10.722</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R68C136[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>12.841</td>
<td>2.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C138[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/v_cnt_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C138[0][B]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>10.531</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C138[0][B]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.119, 91.295%; tC2Q: 0.202, 8.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C136[0][A]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>10.722</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R68C136[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>12.841</td>
<td>2.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C140[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/h_cnt_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C140[1][A]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>10.531</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C140[1][A]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.119, 91.295%; tC2Q: 0.202, 8.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C136[0][A]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>10.722</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R68C136[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>12.841</td>
<td>2.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C140[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/h_cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C140[0][A]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>10.531</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C140[0][A]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.119, 91.295%; tC2Q: 0.202, 8.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C136[0][A]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>10.722</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R68C136[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>12.841</td>
<td>2.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C139[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/h_cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C139[1][B]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>10.531</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C139[1][B]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.119, 91.295%; tC2Q: 0.202, 8.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C136[0][A]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>10.722</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R68C136[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>12.841</td>
<td>2.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C139[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/h_cnt_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C139[0][B]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>10.531</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C139[0][B]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.119, 91.295%; tC2Q: 0.202, 8.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C136[0][A]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>10.722</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R68C136[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>12.845</td>
<td>2.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/v_cnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>10.531</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C138[1][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.123, 91.312%; tC2Q: 0.202, 8.688%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C136[0][A]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>10.722</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R68C136[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>12.845</td>
<td>2.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C139[2][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/h_cnt_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C139[2][A]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>10.531</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C139[2][A]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.123, 91.312%; tC2Q: 0.202, 8.688%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C136[0][A]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>10.722</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R68C136[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>12.845</td>
<td>2.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/v_cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>10.531</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C138[2][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.123, 91.312%; tC2Q: 0.202, 8.688%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C136[0][A]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>10.722</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R68C136[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>12.845</td>
<td>2.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/v_cnt_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C138[0][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>10.531</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C138[0][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.123, 91.312%; tC2Q: 0.202, 8.688%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C136[0][A]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>10.722</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R68C136[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>12.845</td>
<td>2.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C139[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/v_cnt_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.336</td>
<td>7.336</td>
<td>tCL</td>
<td>RR</td>
<td>235</td>
<td>PLL_R[3]</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.520</td>
<td>3.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C139[1][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>10.531</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C139[1][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.123, 91.312%; tC2Q: 0.202, 8.688%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.184, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.871</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.871</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>lcd_vs_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vs_running_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>lcd_vs_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>video_timing_data_m0/vs_s0/Q</td>
</tr>
<tr>
<td>10.531</td>
<td>5.531</td>
<td>tNET</td>
<td>FF</td>
<td>vs_running_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>lcd_vs_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>video_timing_data_m0/vs_s0/Q</td>
</tr>
<tr>
<td>14.402</td>
<td>4.402</td>
<td>tNET</td>
<td>RR</td>
<td>vs_running_4_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.871</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.871</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>lcd_vs_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vs_running_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>lcd_vs_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>video_timing_data_m0/vs_s0/Q</td>
</tr>
<tr>
<td>10.531</td>
<td>5.531</td>
<td>tNET</td>
<td>FF</td>
<td>vs_running_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>lcd_vs_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>video_timing_data_m0/vs_s0/Q</td>
</tr>
<tr>
<td>14.402</td>
<td>4.402</td>
<td>tNET</td>
<td>RR</td>
<td>vs_running_3_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.871</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.871</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>lcd_vs_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vs_running_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>lcd_vs_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>video_timing_data_m0/vs_s0/Q</td>
</tr>
<tr>
<td>10.531</td>
<td>5.531</td>
<td>tNET</td>
<td>FF</td>
<td>vs_running_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>lcd_vs_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>video_timing_data_m0/vs_s0/Q</td>
</tr>
<tr>
<td>14.402</td>
<td>4.402</td>
<td>tNET</td>
<td>RR</td>
<td>vs_running_2_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.871</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.871</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>lcd_vs_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vs_running_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>lcd_vs_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>video_timing_data_m0/vs_s0/Q</td>
</tr>
<tr>
<td>10.531</td>
<td>5.531</td>
<td>tNET</td>
<td>FF</td>
<td>vs_running_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>lcd_vs_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>video_timing_data_m0/vs_s0/Q</td>
</tr>
<tr>
<td>14.402</td>
<td>4.402</td>
<td>tNET</td>
<td>RR</td>
<td>vs_running_1_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.871</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.871</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>lcd_vs_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vs_running_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>lcd_vs_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>video_timing_data_m0/vs_s0/Q</td>
</tr>
<tr>
<td>10.531</td>
<td>5.531</td>
<td>tNET</td>
<td>FF</td>
<td>vs_running_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>lcd_vs_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>video_timing_data_m0/vs_s0/Q</td>
</tr>
<tr>
<td>14.402</td>
<td>4.402</td>
<td>tNET</td>
<td>RR</td>
<td>vs_running_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.871</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.871</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>lcd_vs_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vs_running_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>lcd_vs_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>video_timing_data_m0/vs_s0/Q</td>
</tr>
<tr>
<td>10.531</td>
<td>5.531</td>
<td>tNET</td>
<td>FF</td>
<td>vs_running_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>lcd_vs_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>video_timing_data_m0/vs_s0/Q</td>
</tr>
<tr>
<td>14.402</td>
<td>4.402</td>
<td>tNET</td>
<td>RR</td>
<td>vs_running_5_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.125</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.125</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_vsync</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cam_running_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>7.640</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>cam_running_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>11.765</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>cam_running_5_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.125</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.125</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_vsync</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cam_running_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>7.640</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>cam_running_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>11.765</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>cam_running_4_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.125</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.125</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_vsync</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cam_running_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>7.640</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>cam_running_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>11.765</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>cam_running_3_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.125</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.125</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_vsync</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cam_running_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>7.640</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>cam_running_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>11.765</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>cam_running_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>235</td>
<td>video_clk</td>
<td>-5.639</td>
<td>3.425</td>
</tr>
<tr>
<td>124</td>
<td>lut_index_Z[3]</td>
<td>100.916</td>
<td>2.478</td>
</tr>
<tr>
<td>120</td>
<td>lut_index_Z[2]</td>
<td>99.670</td>
<td>3.147</td>
</tr>
<tr>
<td>114</td>
<td>lut_index_Z[1]</td>
<td>101.224</td>
<td>1.672</td>
</tr>
<tr>
<td>104</td>
<td>cmos_pclk_d</td>
<td>1.958</td>
<td>4.663</td>
</tr>
<tr>
<td>103</td>
<td>lut_index_Z[0]</td>
<td>100.675</td>
<td>2.322</td>
</tr>
<tr>
<td>88</td>
<td>lut_index_Z[5]</td>
<td>101.235</td>
<td>2.667</td>
</tr>
<tr>
<td>83</td>
<td>lut_index_Z[4]</td>
<td>101.787</td>
<td>2.934</td>
</tr>
<tr>
<td>60</td>
<td>reset_w[1]</td>
<td>1.280</td>
<td>3.110</td>
</tr>
<tr>
<td>48</td>
<td>reset_r[1]</td>
<td>51.882</td>
<td>2.985</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R70C99</td>
<td>70.83%</td>
</tr>
<tr>
<td>R68C104</td>
<td>66.67%</td>
</tr>
<tr>
<td>R68C89</td>
<td>65.28%</td>
</tr>
<tr>
<td>R68C126</td>
<td>65.28%</td>
</tr>
<tr>
<td>R70C96</td>
<td>65.28%</td>
</tr>
<tr>
<td>R68C94</td>
<td>63.89%</td>
</tr>
<tr>
<td>R70C97</td>
<td>63.89%</td>
</tr>
<tr>
<td>R69C100</td>
<td>63.89%</td>
</tr>
<tr>
<td>R70C100</td>
<td>62.50%</td>
</tr>
<tr>
<td>R68C90</td>
<td>61.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
