Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Projetos\Quartus\SSDNiosSoftware\SSDNiosSoftwareEmbarcado.qsys --block-symbol-file --output-directory=C:\Projetos\Quartus\SSDNiosSoftware\SSDNiosSoftwareEmbarcado --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading SSDNiosSoftware/SSDNiosSoftwareEmbarcado.qsys
Progress: Reading input file
Progress: Adding ImagemA [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ImagemA
Progress: Adding ImagemB [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ImagemB
Progress: Adding ImagemC [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ImagemC
Progress: Adding MedidorDesempenho [MedidorDesempenho 1.0]
Progress: Parameterizing module MedidorDesempenho
Progress: Adding MemoriaPrograma [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module MemoriaPrograma
Progress: Adding Processador [altera_nios2_gen2 18.1]
Progress: Parameterizing module Processador
Progress: Adding SaidaImagem [altera_avalon_pio 18.1]
Progress: Parameterizing module SaidaImagem
Progress: Adding clock [clock_source 18.1]
Progress: Parameterizing module clock
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SSDNiosSoftwareEmbarcado.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Projetos\Quartus\SSDNiosSoftware\SSDNiosSoftwareEmbarcado.qsys --synthesis=VERILOG --output-directory=C:\Projetos\Quartus\SSDNiosSoftware\SSDNiosSoftwareEmbarcado\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading SSDNiosSoftware/SSDNiosSoftwareEmbarcado.qsys
Progress: Reading input file
Progress: Adding ImagemA [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ImagemA
Progress: Adding ImagemB [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ImagemB
Progress: Adding ImagemC [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ImagemC
Progress: Adding MedidorDesempenho [MedidorDesempenho 1.0]
Progress: Parameterizing module MedidorDesempenho
Progress: Adding MemoriaPrograma [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module MemoriaPrograma
Progress: Adding Processador [altera_nios2_gen2 18.1]
Progress: Parameterizing module Processador
Progress: Adding SaidaImagem [altera_avalon_pio 18.1]
Progress: Parameterizing module SaidaImagem
Progress: Adding clock [clock_source 18.1]
Progress: Parameterizing module clock
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SSDNiosSoftwareEmbarcado.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: SSDNiosSoftwareEmbarcado: Generating SSDNiosSoftwareEmbarcado "SSDNiosSoftwareEmbarcado" for QUARTUS_SYNTH
Info: ImagemA: Starting RTL generation for module 'SSDNiosSoftwareEmbarcado_ImagemA'
Info: ImagemA:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SSDNiosSoftwareEmbarcado_ImagemA --dir=C:/Users/HEVERT~1/AppData/Local/Temp/alt9172_1017345521003792256.dir/0069_ImagemA_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/HEVERT~1/AppData/Local/Temp/alt9172_1017345521003792256.dir/0069_ImagemA_gen//SSDNiosSoftwareEmbarcado_ImagemA_component_configuration.pl  --do_build_sim=0  ]
Info: ImagemA: Done RTL generation for module 'SSDNiosSoftwareEmbarcado_ImagemA'
Info: ImagemA: "SSDNiosSoftwareEmbarcado" instantiated altera_avalon_onchip_memory2 "ImagemA"
Info: ImagemB: Starting RTL generation for module 'SSDNiosSoftwareEmbarcado_ImagemB'
Info: ImagemB:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SSDNiosSoftwareEmbarcado_ImagemB --dir=C:/Users/HEVERT~1/AppData/Local/Temp/alt9172_1017345521003792256.dir/0070_ImagemB_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/HEVERT~1/AppData/Local/Temp/alt9172_1017345521003792256.dir/0070_ImagemB_gen//SSDNiosSoftwareEmbarcado_ImagemB_component_configuration.pl  --do_build_sim=0  ]
Info: ImagemB: Done RTL generation for module 'SSDNiosSoftwareEmbarcado_ImagemB'
Info: ImagemB: "SSDNiosSoftwareEmbarcado" instantiated altera_avalon_onchip_memory2 "ImagemB"
Info: ImagemC: Starting RTL generation for module 'SSDNiosSoftwareEmbarcado_ImagemC'
Info: ImagemC:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SSDNiosSoftwareEmbarcado_ImagemC --dir=C:/Users/HEVERT~1/AppData/Local/Temp/alt9172_1017345521003792256.dir/0071_ImagemC_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/HEVERT~1/AppData/Local/Temp/alt9172_1017345521003792256.dir/0071_ImagemC_gen//SSDNiosSoftwareEmbarcado_ImagemC_component_configuration.pl  --do_build_sim=0  ]
Info: ImagemC: Done RTL generation for module 'SSDNiosSoftwareEmbarcado_ImagemC'
Info: ImagemC: "SSDNiosSoftwareEmbarcado" instantiated altera_avalon_onchip_memory2 "ImagemC"
Info: MedidorDesempenho: "SSDNiosSoftwareEmbarcado" instantiated MedidorDesempenho "MedidorDesempenho"
Info: MemoriaPrograma: Starting RTL generation for module 'SSDNiosSoftwareEmbarcado_MemoriaPrograma'
Info: MemoriaPrograma:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SSDNiosSoftwareEmbarcado_MemoriaPrograma --dir=C:/Users/HEVERT~1/AppData/Local/Temp/alt9172_1017345521003792256.dir/0073_MemoriaPrograma_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/HEVERT~1/AppData/Local/Temp/alt9172_1017345521003792256.dir/0073_MemoriaPrograma_gen//SSDNiosSoftwareEmbarcado_MemoriaPrograma_component_configuration.pl  --do_build_sim=0  ]
Info: MemoriaPrograma: Done RTL generation for module 'SSDNiosSoftwareEmbarcado_MemoriaPrograma'
Info: MemoriaPrograma: "SSDNiosSoftwareEmbarcado" instantiated altera_avalon_onchip_memory2 "MemoriaPrograma"
Info: Processador: "SSDNiosSoftwareEmbarcado" instantiated altera_nios2_gen2 "Processador"
Info: SaidaImagem: Starting RTL generation for module 'SSDNiosSoftwareEmbarcado_SaidaImagem'
Info: SaidaImagem:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=SSDNiosSoftwareEmbarcado_SaidaImagem --dir=C:/Users/HEVERT~1/AppData/Local/Temp/alt9172_1017345521003792256.dir/0074_SaidaImagem_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/HEVERT~1/AppData/Local/Temp/alt9172_1017345521003792256.dir/0074_SaidaImagem_gen//SSDNiosSoftwareEmbarcado_SaidaImagem_component_configuration.pl  --do_build_sim=0  ]
Info: SaidaImagem: Done RTL generation for module 'SSDNiosSoftwareEmbarcado_SaidaImagem'
Info: SaidaImagem: "SSDNiosSoftwareEmbarcado" instantiated altera_avalon_pio "SaidaImagem"
Info: jtag_uart: Starting RTL generation for module 'SSDNiosSoftwareEmbarcado_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SSDNiosSoftwareEmbarcado_jtag_uart --dir=C:/Users/HEVERT~1/AppData/Local/Temp/alt9172_1017345521003792256.dir/0075_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/HEVERT~1/AppData/Local/Temp/alt9172_1017345521003792256.dir/0075_jtag_uart_gen//SSDNiosSoftwareEmbarcado_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'SSDNiosSoftwareEmbarcado_jtag_uart'
Info: jtag_uart: "SSDNiosSoftwareEmbarcado" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "SSDNiosSoftwareEmbarcado" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "SSDNiosSoftwareEmbarcado" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "SSDNiosSoftwareEmbarcado" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'SSDNiosSoftwareEmbarcado_Processador_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=SSDNiosSoftwareEmbarcado_Processador_cpu --dir=C:/Users/HEVERT~1/AppData/Local/Temp/alt9172_1017345521003792256.dir/0078_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/HEVERT~1/AppData/Local/Temp/alt9172_1017345521003792256.dir/0078_cpu_gen//SSDNiosSoftwareEmbarcado_Processador_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.06.29 21:52:41 (*) Starting Nios II generation
Info: cpu: # 2022.06.29 21:52:41 (*)   Checking for plaintext license.
Info: cpu: # 2022.06.29 21:52:41 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2022.06.29 21:52:41 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2022.06.29 21:52:41 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2022.06.29 21:52:41 (*)   Plaintext license not found.
Info: cpu: # 2022.06.29 21:52:41 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2022.06.29 21:52:41 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.06.29 21:52:41 (*)   Creating all objects for CPU
Info: cpu: # 2022.06.29 21:52:43 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.06.29 21:52:43 (*)   Creating plain-text RTL
Info: cpu: # 2022.06.29 21:52:44 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'SSDNiosSoftwareEmbarcado_Processador_cpu'
Info: cpu: "Processador" instantiated altera_nios2_gen2_unit "cpu"
Info: Processador_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "Processador_data_master_translator"
Info: MedidorDesempenho_Escrita_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "MedidorDesempenho_Escrita_translator"
Info: Processador_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "Processador_data_master_agent"
Info: MedidorDesempenho_Escrita_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "MedidorDesempenho_Escrita_agent"
Info: MedidorDesempenho_Escrita_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "MedidorDesempenho_Escrita_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: ImagemA_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "ImagemA_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/Projetos/Quartus/SSDNiosSoftware/SSDNiosSoftwareEmbarcado/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Projetos/Quartus/SSDNiosSoftware/SSDNiosSoftwareEmbarcado/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Projetos/Quartus/SSDNiosSoftware/SSDNiosSoftwareEmbarcado/synthesis/submodules/altera_merlin_arbitrator.sv
Info: ImagemA_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "ImagemA_s1_rsp_width_adapter"
Info: Reusing file C:/Projetos/Quartus/SSDNiosSoftware/SSDNiosSoftwareEmbarcado/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Projetos/Quartus/SSDNiosSoftware/SSDNiosSoftwareEmbarcado/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_005: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_005"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_005" instantiated error_adapter "error_adapter_0"
Info: SSDNiosSoftwareEmbarcado: Done "SSDNiosSoftwareEmbarcado" with 36 modules, 60 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
