<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu7ev-ffvc1156-2-e</Part>
        <TopModelName>network_top</TopModelName>
        <TargetClockPeriod>20.00</TargetClockPeriod>
        <ClockUncertainty>5.40</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>29</Best-caseLatency>
            <Average-caseLatency>1151</Average-caseLatency>
            <Worst-caseLatency>2273</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.580 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>23.020 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>45.460 us</Worst-caseRealTimeLatency>
            <Interval-min>30</Interval-min>
            <Interval-max>2274</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>2</BRAM_18K>
            <DSP>304</DSP>
            <FF>36536</FF>
            <LUT>84487</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>624</BRAM_18K>
            <DSP>1728</DSP>
            <FF>460800</FF>
            <LUT>230400</LUT>
            <URAM>96</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>network_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>network_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>network_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inp_Addr_A</name>
            <Object>inp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inp_EN_A</name>
            <Object>inp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inp_WEN_A</name>
            <Object>inp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inp_Din_A</name>
            <Object>inp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inp_Dout_A</name>
            <Object>inp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inp_Clk_A</name>
            <Object>inp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inp_Rst_A</name>
            <Object>inp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inp_Addr_B</name>
            <Object>inp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inp_EN_B</name>
            <Object>inp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inp_WEN_B</name>
            <Object>inp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inp_Din_B</name>
            <Object>inp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inp_Dout_B</name>
            <Object>inp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inp_Clk_B</name>
            <Object>inp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inp_Rst_B</name>
            <Object>inp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_Addr_A</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_EN_A</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_WEN_A</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_Din_A</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_Dout_A</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_Clk_A</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_Rst_A</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_Addr_B</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_EN_B</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_WEN_B</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_Din_B</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_Dout_B</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_Clk_B</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_Rst_B</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>network_top</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight1_matrix_inner_loop_fu_5109</InstName>
                    <ModuleName>network_top_Pipeline_load_weight1_matrix_inner_loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5109</ID>
                    <BindInstances>add_ln242_fu_228_p2 add_ln244_fu_268_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight1_matrix_inner_loop1_fu_5181</InstName>
                    <ModuleName>network_top_Pipeline_load_weight1_matrix_inner_loop1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5181</ID>
                    <BindInstances>add_ln242_fu_232_p2 add_ln244_fu_284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight1_matrix_inner_loop2_fu_5252</InstName>
                    <ModuleName>network_top_Pipeline_load_weight1_matrix_inner_loop2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5252</ID>
                    <BindInstances>add_ln242_fu_232_p2 add_ln244_fu_284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight1_matrix_inner_loop3_fu_5323</InstName>
                    <ModuleName>network_top_Pipeline_load_weight1_matrix_inner_loop3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5323</ID>
                    <BindInstances>add_ln242_fu_232_p2 add_ln244_fu_284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight1_matrix_inner_loop4_fu_5394</InstName>
                    <ModuleName>network_top_Pipeline_load_weight1_matrix_inner_loop4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5394</ID>
                    <BindInstances>add_ln242_fu_232_p2 add_ln244_fu_284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight1_matrix_inner_loop5_fu_5465</InstName>
                    <ModuleName>network_top_Pipeline_load_weight1_matrix_inner_loop5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5465</ID>
                    <BindInstances>add_ln242_fu_232_p2 add_ln244_fu_284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight1_matrix_inner_loop6_fu_5536</InstName>
                    <ModuleName>network_top_Pipeline_load_weight1_matrix_inner_loop6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5536</ID>
                    <BindInstances>add_ln242_fu_232_p2 add_ln244_fu_284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight1_matrix_inner_loop7_fu_5607</InstName>
                    <ModuleName>network_top_Pipeline_load_weight1_matrix_inner_loop7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5607</ID>
                    <BindInstances>add_ln242_fu_232_p2 add_ln244_fu_284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight1_matrix_inner_loop8_fu_5678</InstName>
                    <ModuleName>network_top_Pipeline_load_weight1_matrix_inner_loop8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5678</ID>
                    <BindInstances>add_ln242_fu_232_p2 add_ln244_fu_284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight1_matrix_inner_loop9_fu_5749</InstName>
                    <ModuleName>network_top_Pipeline_load_weight1_matrix_inner_loop9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5749</ID>
                    <BindInstances>add_ln242_fu_232_p2 add_ln244_fu_284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight1_matrix_inner_loop10_fu_5820</InstName>
                    <ModuleName>network_top_Pipeline_load_weight1_matrix_inner_loop10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5820</ID>
                    <BindInstances>add_ln242_fu_232_p2 add_ln244_fu_284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight1_matrix_inner_loop11_fu_5891</InstName>
                    <ModuleName>network_top_Pipeline_load_weight1_matrix_inner_loop11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5891</ID>
                    <BindInstances>add_ln242_fu_232_p2 add_ln244_fu_284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight1_matrix_inner_loop12_fu_5962</InstName>
                    <ModuleName>network_top_Pipeline_load_weight1_matrix_inner_loop12</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5962</ID>
                    <BindInstances>add_ln242_fu_232_p2 add_ln244_fu_284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight1_matrix_inner_loop13_fu_6033</InstName>
                    <ModuleName>network_top_Pipeline_load_weight1_matrix_inner_loop13</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6033</ID>
                    <BindInstances>add_ln242_fu_232_p2 add_ln244_fu_284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight1_matrix_inner_loop14_fu_6104</InstName>
                    <ModuleName>network_top_Pipeline_load_weight1_matrix_inner_loop14</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6104</ID>
                    <BindInstances>add_ln242_fu_224_p2 add_ln244_fu_266_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight1_matrix_inner_loop15_fu_6175</InstName>
                    <ModuleName>network_top_Pipeline_load_weight1_matrix_inner_loop15</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6175</ID>
                    <BindInstances>add_ln242_fu_224_p2 add_ln244_fu_266_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight2_matrix_inner_loop_fu_6246</InstName>
                    <ModuleName>network_top_Pipeline_load_weight2_matrix_inner_loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6246</ID>
                    <BindInstances>add_ln249_fu_228_p2 add_ln251_1_fu_268_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight2_matrix_inner_loop16_fu_6317</InstName>
                    <ModuleName>network_top_Pipeline_load_weight2_matrix_inner_loop16</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6317</ID>
                    <BindInstances>add_ln249_fu_232_p2 add_ln251_2_fu_284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight2_matrix_inner_loop17_fu_6388</InstName>
                    <ModuleName>network_top_Pipeline_load_weight2_matrix_inner_loop17</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6388</ID>
                    <BindInstances>add_ln249_fu_232_p2 add_ln251_3_fu_284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight2_matrix_inner_loop18_fu_6459</InstName>
                    <ModuleName>network_top_Pipeline_load_weight2_matrix_inner_loop18</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6459</ID>
                    <BindInstances>add_ln249_fu_232_p2 add_ln251_4_fu_284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight2_matrix_inner_loop19_fu_6530</InstName>
                    <ModuleName>network_top_Pipeline_load_weight2_matrix_inner_loop19</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6530</ID>
                    <BindInstances>add_ln249_fu_232_p2 add_ln251_5_fu_284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight2_matrix_inner_loop20_fu_6601</InstName>
                    <ModuleName>network_top_Pipeline_load_weight2_matrix_inner_loop20</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6601</ID>
                    <BindInstances>add_ln249_fu_232_p2 add_ln251_6_fu_284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight2_matrix_inner_loop21_fu_6672</InstName>
                    <ModuleName>network_top_Pipeline_load_weight2_matrix_inner_loop21</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6672</ID>
                    <BindInstances>add_ln249_fu_232_p2 add_ln251_7_fu_284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight2_matrix_inner_loop22_fu_6743</InstName>
                    <ModuleName>network_top_Pipeline_load_weight2_matrix_inner_loop22</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6743</ID>
                    <BindInstances>add_ln249_fu_232_p2 add_ln251_8_fu_284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight2_matrix_inner_loop23_fu_6814</InstName>
                    <ModuleName>network_top_Pipeline_load_weight2_matrix_inner_loop23</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6814</ID>
                    <BindInstances>add_ln249_fu_232_p2 add_ln251_8_fu_284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight2_matrix_inner_loop24_fu_6885</InstName>
                    <ModuleName>network_top_Pipeline_load_weight2_matrix_inner_loop24</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6885</ID>
                    <BindInstances>add_ln249_fu_232_p2 add_ln251_7_fu_284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight2_matrix_inner_loop25_fu_6956</InstName>
                    <ModuleName>network_top_Pipeline_load_weight2_matrix_inner_loop25</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6956</ID>
                    <BindInstances>add_ln249_fu_232_p2 add_ln251_6_fu_284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight2_matrix_inner_loop26_fu_7027</InstName>
                    <ModuleName>network_top_Pipeline_load_weight2_matrix_inner_loop26</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7027</ID>
                    <BindInstances>add_ln249_fu_232_p2 add_ln251_5_fu_284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight2_matrix_inner_loop27_fu_7098</InstName>
                    <ModuleName>network_top_Pipeline_load_weight2_matrix_inner_loop27</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7098</ID>
                    <BindInstances>add_ln249_fu_232_p2 add_ln251_4_fu_284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight2_matrix_inner_loop28_fu_7169</InstName>
                    <ModuleName>network_top_Pipeline_load_weight2_matrix_inner_loop28</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7169</ID>
                    <BindInstances>add_ln249_fu_232_p2 add_ln251_3_fu_284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight2_matrix_inner_loop29_fu_7240</InstName>
                    <ModuleName>network_top_Pipeline_load_weight2_matrix_inner_loop29</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7240</ID>
                    <BindInstances>add_ln249_fu_224_p2 add_ln251_2_fu_266_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight2_matrix_inner_loop30_fu_7311</InstName>
                    <ModuleName>network_top_Pipeline_load_weight2_matrix_inner_loop30</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7311</ID>
                    <BindInstances>add_ln249_fu_224_p2 add_ln251_1_fu_266_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight3_matrix_inner_loop_fu_7382</InstName>
                    <ModuleName>network_top_Pipeline_load_weight3_matrix_inner_loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7382</ID>
                    <BindInstances>add_ln256_fu_228_p2 add_ln258_1_fu_268_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight3_matrix_inner_loop31_fu_7453</InstName>
                    <ModuleName>network_top_Pipeline_load_weight3_matrix_inner_loop31</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7453</ID>
                    <BindInstances>add_ln256_fu_232_p2 add_ln258_2_fu_284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight3_matrix_inner_loop32_fu_7524</InstName>
                    <ModuleName>network_top_Pipeline_load_weight3_matrix_inner_loop32</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7524</ID>
                    <BindInstances>add_ln256_fu_232_p2 add_ln258_3_fu_284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight3_matrix_inner_loop33_fu_7595</InstName>
                    <ModuleName>network_top_Pipeline_load_weight3_matrix_inner_loop33</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7595</ID>
                    <BindInstances>add_ln256_fu_232_p2 add_ln258_4_fu_284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight3_matrix_inner_loop34_fu_7666</InstName>
                    <ModuleName>network_top_Pipeline_load_weight3_matrix_inner_loop34</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7666</ID>
                    <BindInstances>add_ln256_fu_232_p2 add_ln258_5_fu_284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight3_matrix_inner_loop35_fu_7737</InstName>
                    <ModuleName>network_top_Pipeline_load_weight3_matrix_inner_loop35</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7737</ID>
                    <BindInstances>add_ln256_fu_232_p2 add_ln258_6_fu_284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight3_matrix_inner_loop36_fu_7808</InstName>
                    <ModuleName>network_top_Pipeline_load_weight3_matrix_inner_loop36</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7808</ID>
                    <BindInstances>add_ln256_fu_232_p2 add_ln258_7_fu_284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight3_matrix_inner_loop37_fu_7879</InstName>
                    <ModuleName>network_top_Pipeline_load_weight3_matrix_inner_loop37</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7879</ID>
                    <BindInstances>add_ln256_fu_232_p2 add_ln258_8_fu_284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight3_matrix_inner_loop38_fu_7950</InstName>
                    <ModuleName>network_top_Pipeline_load_weight3_matrix_inner_loop38</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7950</ID>
                    <BindInstances>add_ln256_fu_232_p2 add_ln258_8_fu_284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight3_matrix_inner_loop39_fu_8021</InstName>
                    <ModuleName>network_top_Pipeline_load_weight3_matrix_inner_loop39</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>8021</ID>
                    <BindInstances>add_ln256_fu_232_p2 add_ln258_7_fu_284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight3_matrix_inner_loop40_fu_8092</InstName>
                    <ModuleName>network_top_Pipeline_load_weight3_matrix_inner_loop40</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>8092</ID>
                    <BindInstances>add_ln256_fu_232_p2 add_ln258_6_fu_284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight3_matrix_inner_loop41_fu_8163</InstName>
                    <ModuleName>network_top_Pipeline_load_weight3_matrix_inner_loop41</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>8163</ID>
                    <BindInstances>add_ln256_fu_232_p2 add_ln258_5_fu_284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight3_matrix_inner_loop42_fu_8234</InstName>
                    <ModuleName>network_top_Pipeline_load_weight3_matrix_inner_loop42</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>8234</ID>
                    <BindInstances>add_ln256_fu_232_p2 add_ln258_4_fu_284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight3_matrix_inner_loop43_fu_8305</InstName>
                    <ModuleName>network_top_Pipeline_load_weight3_matrix_inner_loop43</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>8305</ID>
                    <BindInstances>add_ln256_fu_232_p2 add_ln258_3_fu_284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight3_matrix_inner_loop44_fu_8376</InstName>
                    <ModuleName>network_top_Pipeline_load_weight3_matrix_inner_loop44</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>8376</ID>
                    <BindInstances>add_ln256_fu_224_p2 add_ln258_2_fu_266_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_weight3_matrix_inner_loop45_fu_8447</InstName>
                    <ModuleName>network_top_Pipeline_load_weight3_matrix_inner_loop45</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>8447</ID>
                    <BindInstances>add_ln256_fu_224_p2 add_ln258_1_fu_266_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_biases3_matrix_fu_8518</InstName>
                    <ModuleName>network_top_Pipeline_load_biases3_matrix</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>8518</ID>
                    <BindInstances>add_ln277_fu_177_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_LSTM_8ul_8ul_8ul_s_fu_8589</InstName>
                    <ModuleName>LSTM_8ul_8ul_8ul_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>8589</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_1_fu_1234</InstName>
                            <ModuleName>LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1234</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_dot_product_8ul_8ul_s_fu_1100</InstName>
                                    <ModuleName>dot_product_8ul_8ul_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1100</ID>
                                    <BindInstances>mul_12s_12s_24_1_1_U1668 mul_12s_12s_24_1_1_U1670 mul_12s_12s_24_1_1_U1672 mul_12s_12s_24_1_1_U1674 mul_12s_12s_24_1_1_U1676 mul_12s_12s_24_1_1_U1678 mul_12s_12s_24_1_1_U1680 mul_12s_12s_24_1_1_U1682 mul_12s_12s_24_1_1_U1684 mul_12s_12s_24_1_1_U1686 mul_12s_12s_24_1_1_U1688 mul_12s_12s_24_1_1_U1690 mul_12s_12s_24_1_1_U1692 mul_12s_12s_24_1_1_U1694 mul_12s_12s_24_1_1_U1696 mul_12s_12s_24_1_1_U1698 add_ln73_15_fu_4668_p2 add_ln73_18_fu_4686_p2 add_ln73_21_fu_4704_p2 add_ln73_22_fu_4710_p2 add_ln73_25_fu_4728_p2 add_ln75_17_fu_4768_p2 add_ln75_20_fu_4786_p2 add_ln75_23_fu_4804_p2 add_ln75_24_fu_4810_p2 add_ln75_27_fu_4828_p2 ap_return</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln96_fu_2175_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_153_fu_2302</InstName>
                            <ModuleName>LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_153</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2302</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_dot_product_8ul_8ul_s_fu_1100</InstName>
                                    <ModuleName>dot_product_8ul_8ul_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1100</ID>
                                    <BindInstances>mul_12s_12s_24_1_1_U1668 mul_12s_12s_24_1_1_U1670 mul_12s_12s_24_1_1_U1672 mul_12s_12s_24_1_1_U1674 mul_12s_12s_24_1_1_U1676 mul_12s_12s_24_1_1_U1678 mul_12s_12s_24_1_1_U1680 mul_12s_12s_24_1_1_U1682 mul_12s_12s_24_1_1_U1684 mul_12s_12s_24_1_1_U1686 mul_12s_12s_24_1_1_U1688 mul_12s_12s_24_1_1_U1690 mul_12s_12s_24_1_1_U1692 mul_12s_12s_24_1_1_U1694 mul_12s_12s_24_1_1_U1696 mul_12s_12s_24_1_1_U1698 add_ln73_15_fu_4668_p2 add_ln73_18_fu_4686_p2 add_ln73_21_fu_4704_p2 add_ln73_22_fu_4710_p2 add_ln73_25_fu_4728_p2 add_ln75_17_fu_4768_p2 add_ln75_20_fu_4786_p2 add_ln75_23_fu_4804_p2 add_ln75_24_fu_4810_p2 add_ln75_27_fu_4828_p2 ap_return</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln96_fu_2208_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_154_fu_3370</InstName>
                            <ModuleName>LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_154</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3370</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_dot_product_8ul_8ul_s_fu_1098</InstName>
                                    <ModuleName>dot_product_8ul_8ul_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1098</ID>
                                    <BindInstances>mul_12s_12s_24_1_1_U1668 mul_12s_12s_24_1_1_U1670 mul_12s_12s_24_1_1_U1672 mul_12s_12s_24_1_1_U1674 mul_12s_12s_24_1_1_U1676 mul_12s_12s_24_1_1_U1678 mul_12s_12s_24_1_1_U1680 mul_12s_12s_24_1_1_U1682 mul_12s_12s_24_1_1_U1684 mul_12s_12s_24_1_1_U1686 mul_12s_12s_24_1_1_U1688 mul_12s_12s_24_1_1_U1690 mul_12s_12s_24_1_1_U1692 mul_12s_12s_24_1_1_U1694 mul_12s_12s_24_1_1_U1696 mul_12s_12s_24_1_1_U1698 add_ln73_15_fu_4668_p2 add_ln73_18_fu_4686_p2 add_ln73_21_fu_4704_p2 add_ln73_22_fu_4710_p2 add_ln73_25_fu_4728_p2 add_ln75_17_fu_4768_p2 add_ln75_20_fu_4786_p2 add_ln75_23_fu_4804_p2 add_ln75_24_fu_4810_p2 add_ln75_27_fu_4828_p2 ap_return</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln96_fu_2202_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_155_fu_4438</InstName>
                            <ModuleName>LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_155</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>4438</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_dot_product_8ul_8ul_s_fu_1100</InstName>
                                    <ModuleName>dot_product_8ul_8ul_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1100</ID>
                                    <BindInstances>mul_12s_12s_24_1_1_U1668 mul_12s_12s_24_1_1_U1670 mul_12s_12s_24_1_1_U1672 mul_12s_12s_24_1_1_U1674 mul_12s_12s_24_1_1_U1676 mul_12s_12s_24_1_1_U1678 mul_12s_12s_24_1_1_U1680 mul_12s_12s_24_1_1_U1682 mul_12s_12s_24_1_1_U1684 mul_12s_12s_24_1_1_U1686 mul_12s_12s_24_1_1_U1688 mul_12s_12s_24_1_1_U1690 mul_12s_12s_24_1_1_U1692 mul_12s_12s_24_1_1_U1694 mul_12s_12s_24_1_1_U1696 mul_12s_12s_24_1_1_U1698 add_ln73_15_fu_4668_p2 add_ln73_18_fu_4686_p2 add_ln73_21_fu_4704_p2 add_ln73_22_fu_4710_p2 add_ln73_25_fu_4728_p2 add_ln75_17_fu_4768_p2 add_ln75_20_fu_4786_p2 add_ln75_23_fu_4804_p2 add_ln75_24_fu_4810_p2 add_ln75_27_fu_4828_p2 ap_return</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln96_fu_2208_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_156_fu_5506</InstName>
                            <ModuleName>LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_156</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>5506</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_dot_product_8ul_8ul_s_fu_1098</InstName>
                                    <ModuleName>dot_product_8ul_8ul_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1098</ID>
                                    <BindInstances>mul_12s_12s_24_1_1_U1668 mul_12s_12s_24_1_1_U1670 mul_12s_12s_24_1_1_U1672 mul_12s_12s_24_1_1_U1674 mul_12s_12s_24_1_1_U1676 mul_12s_12s_24_1_1_U1678 mul_12s_12s_24_1_1_U1680 mul_12s_12s_24_1_1_U1682 mul_12s_12s_24_1_1_U1684 mul_12s_12s_24_1_1_U1686 mul_12s_12s_24_1_1_U1688 mul_12s_12s_24_1_1_U1690 mul_12s_12s_24_1_1_U1692 mul_12s_12s_24_1_1_U1694 mul_12s_12s_24_1_1_U1696 mul_12s_12s_24_1_1_U1698 add_ln73_15_fu_4668_p2 add_ln73_18_fu_4686_p2 add_ln73_21_fu_4704_p2 add_ln73_22_fu_4710_p2 add_ln73_25_fu_4728_p2 add_ln75_17_fu_4768_p2 add_ln75_20_fu_4786_p2 add_ln75_23_fu_4804_p2 add_ln75_24_fu_4810_p2 add_ln75_27_fu_4828_p2 ap_return</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln96_fu_2201_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_157_fu_6574</InstName>
                            <ModuleName>LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_157</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6574</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_dot_product_8ul_8ul_s_fu_1098</InstName>
                                    <ModuleName>dot_product_8ul_8ul_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1098</ID>
                                    <BindInstances>mul_12s_12s_24_1_1_U1668 mul_12s_12s_24_1_1_U1670 mul_12s_12s_24_1_1_U1672 mul_12s_12s_24_1_1_U1674 mul_12s_12s_24_1_1_U1676 mul_12s_12s_24_1_1_U1678 mul_12s_12s_24_1_1_U1680 mul_12s_12s_24_1_1_U1682 mul_12s_12s_24_1_1_U1684 mul_12s_12s_24_1_1_U1686 mul_12s_12s_24_1_1_U1688 mul_12s_12s_24_1_1_U1690 mul_12s_12s_24_1_1_U1692 mul_12s_12s_24_1_1_U1694 mul_12s_12s_24_1_1_U1696 mul_12s_12s_24_1_1_U1698 add_ln73_15_fu_4668_p2 add_ln73_18_fu_4686_p2 add_ln73_21_fu_4704_p2 add_ln73_22_fu_4710_p2 add_ln73_25_fu_4728_p2 add_ln75_17_fu_4768_p2 add_ln75_20_fu_4786_p2 add_ln75_23_fu_4804_p2 add_ln75_24_fu_4810_p2 add_ln75_27_fu_4828_p2 ap_return</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln96_fu_2201_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_158_fu_7642</InstName>
                            <ModuleName>LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_158</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>7642</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_dot_product_8ul_8ul_s_fu_1098</InstName>
                                    <ModuleName>dot_product_8ul_8ul_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1098</ID>
                                    <BindInstances>mul_12s_12s_24_1_1_U1668 mul_12s_12s_24_1_1_U1670 mul_12s_12s_24_1_1_U1672 mul_12s_12s_24_1_1_U1674 mul_12s_12s_24_1_1_U1676 mul_12s_12s_24_1_1_U1678 mul_12s_12s_24_1_1_U1680 mul_12s_12s_24_1_1_U1682 mul_12s_12s_24_1_1_U1684 mul_12s_12s_24_1_1_U1686 mul_12s_12s_24_1_1_U1688 mul_12s_12s_24_1_1_U1690 mul_12s_12s_24_1_1_U1692 mul_12s_12s_24_1_1_U1694 mul_12s_12s_24_1_1_U1696 mul_12s_12s_24_1_1_U1698 add_ln73_15_fu_4668_p2 add_ln73_18_fu_4686_p2 add_ln73_21_fu_4704_p2 add_ln73_22_fu_4710_p2 add_ln73_25_fu_4728_p2 add_ln75_17_fu_4768_p2 add_ln75_20_fu_4786_p2 add_ln75_23_fu_4804_p2 add_ln75_24_fu_4810_p2 add_ln75_27_fu_4828_p2 ap_return</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln96_fu_2202_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_159_fu_8710</InstName>
                            <ModuleName>LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_159</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>8710</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_dot_product_8ul_8ul_s_fu_1100</InstName>
                                    <ModuleName>dot_product_8ul_8ul_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1100</ID>
                                    <BindInstances>mul_12s_12s_24_1_1_U1668 mul_12s_12s_24_1_1_U1670 mul_12s_12s_24_1_1_U1672 mul_12s_12s_24_1_1_U1674 mul_12s_12s_24_1_1_U1676 mul_12s_12s_24_1_1_U1678 mul_12s_12s_24_1_1_U1680 mul_12s_12s_24_1_1_U1682 mul_12s_12s_24_1_1_U1684 mul_12s_12s_24_1_1_U1686 mul_12s_12s_24_1_1_U1688 mul_12s_12s_24_1_1_U1690 mul_12s_12s_24_1_1_U1692 mul_12s_12s_24_1_1_U1694 mul_12s_12s_24_1_1_U1696 mul_12s_12s_24_1_1_U1698 add_ln73_15_fu_4668_p2 add_ln73_18_fu_4686_p2 add_ln73_21_fu_4704_p2 add_ln73_22_fu_4710_p2 add_ln73_25_fu_4728_p2 add_ln75_17_fu_4768_p2 add_ln75_20_fu_4786_p2 add_ln75_23_fu_4804_p2 add_ln75_24_fu_4810_p2 add_ln75_27_fu_4828_p2 ap_return</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln96_fu_2207_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sigm_fu_9778</InstName>
                            <ModuleName>sigm</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>9778</ID>
                            <BindInstances>add_ln9_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hyper_tan_fu_9818</InstName>
                            <ModuleName>hyper_tan</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>9818</ID>
                            <BindInstances>add_ln35_fu_48_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sigm_fu_9783</InstName>
                            <ModuleName>sigm</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>9783</ID>
                            <BindInstances>add_ln9_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hyper_tan_fu_9823</InstName>
                            <ModuleName>hyper_tan</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>9823</ID>
                            <BindInstances>add_ln35_fu_48_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sigm_fu_9788</InstName>
                            <ModuleName>sigm</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>9788</ID>
                            <BindInstances>add_ln9_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hyper_tan_fu_9828</InstName>
                            <ModuleName>hyper_tan</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>9828</ID>
                            <BindInstances>add_ln35_fu_48_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sigm_fu_9793</InstName>
                            <ModuleName>sigm</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>9793</ID>
                            <BindInstances>add_ln9_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hyper_tan_fu_9833</InstName>
                            <ModuleName>hyper_tan</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>9833</ID>
                            <BindInstances>add_ln35_fu_48_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sigm_fu_9798</InstName>
                            <ModuleName>sigm</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>9798</ID>
                            <BindInstances>add_ln9_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hyper_tan_fu_9838</InstName>
                            <ModuleName>hyper_tan</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>9838</ID>
                            <BindInstances>add_ln35_fu_48_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sigm_fu_9803</InstName>
                            <ModuleName>sigm</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>9803</ID>
                            <BindInstances>add_ln9_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hyper_tan_fu_9843</InstName>
                            <ModuleName>hyper_tan</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>9843</ID>
                            <BindInstances>add_ln35_fu_48_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sigm_fu_9808</InstName>
                            <ModuleName>sigm</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>9808</ID>
                            <BindInstances>add_ln9_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hyper_tan_fu_9848</InstName>
                            <ModuleName>hyper_tan</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>9848</ID>
                            <BindInstances>add_ln35_fu_48_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sigm_fu_9813</InstName>
                            <ModuleName>sigm</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>9813</ID>
                            <BindInstances>add_ln9_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hyper_tan_fu_9853</InstName>
                            <ModuleName>hyper_tan</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>9853</ID>
                            <BindInstances>add_ln35_fu_48_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln131_fu_9866_p2 add_ln131_32_fu_9881_p2 add_ln131_33_fu_9896_p2 add_ln131_34_fu_9911_p2 add_ln131_35_fu_9926_p2 add_ln131_36_fu_9941_p2 add_ln131_37_fu_9956_p2 add_ln131_38_fu_9971_p2 add_ln131_39_fu_10578_p2 add_ln131_40_fu_10593_p2 add_ln131_41_fu_10608_p2 add_ln131_42_fu_10623_p2 add_ln131_43_fu_10638_p2 add_ln131_44_fu_10653_p2 add_ln131_45_fu_10668_p2 add_ln131_46_fu_10683_p2 add_ln131_47_fu_10266_p2 add_ln131_48_fu_10281_p2 add_ln131_49_fu_10296_p2 add_ln131_50_fu_10311_p2 add_ln131_51_fu_10326_p2 add_ln131_52_fu_10341_p2 add_ln131_53_fu_10356_p2 add_ln131_54_fu_10371_p2 add_ln131_55_fu_9986_p2 add_ln131_56_fu_10001_p2 add_ln131_57_fu_10016_p2 add_ln131_58_fu_10031_p2 add_ln131_59_fu_10046_p2 add_ln131_60_fu_10061_p2 add_ln131_61_fu_10076_p2 add_ln131_62_fu_10091_p2 mac_muladd_12s_12s_22s_22_4_1_U6504 mac_muladd_12s_12s_22s_22_4_1_U6505 mac_muladd_12s_12s_22s_22_4_1_U6506 mac_muladd_12s_12s_22s_22_4_1_U6507 mac_muladd_12s_12s_22s_22_4_1_U6508 mac_muladd_12s_12s_22s_22_4_1_U6509 mac_muladd_12s_12s_22s_22_4_1_U6510 mac_muladd_12s_12s_22s_22_4_1_U6511 mul_12s_12s_22_1_1_U6488 mac_muladd_12s_12s_22s_22_4_1_U6504 add_ln153_16_fu_10742_p2 mul_12s_12s_24_1_1_U6496 add_ln154_fu_10781_p2 mul_12s_12s_22_1_1_U6489 mac_muladd_12s_12s_22s_22_4_1_U6505 add_ln153_18_fu_10807_p2 mul_12s_12s_24_1_1_U6497 add_ln154_8_fu_10846_p2 mul_12s_12s_22_1_1_U6490 mac_muladd_12s_12s_22s_22_4_1_U6506 add_ln153_20_fu_10872_p2 mul_12s_12s_24_1_1_U6498 add_ln154_9_fu_10911_p2 mul_12s_12s_22_1_1_U6491 mac_muladd_12s_12s_22s_22_4_1_U6507 add_ln153_22_fu_10937_p2 mul_12s_12s_24_1_1_U6499 add_ln154_10_fu_10976_p2 mul_12s_12s_22_1_1_U6492 mac_muladd_12s_12s_22s_22_4_1_U6508 add_ln153_24_fu_11002_p2 mul_12s_12s_24_1_1_U6500 add_ln154_11_fu_11041_p2 mul_12s_12s_22_1_1_U6493 mac_muladd_12s_12s_22s_22_4_1_U6509 add_ln153_26_fu_11067_p2 mul_12s_12s_24_1_1_U6501 add_ln154_12_fu_11106_p2 mul_12s_12s_22_1_1_U6494 mac_muladd_12s_12s_22s_22_4_1_U6510 add_ln153_28_fu_11132_p2 mul_12s_12s_24_1_1_U6502 add_ln154_13_fu_11171_p2 mul_12s_12s_22_1_1_U6495 mac_muladd_12s_12s_22s_22_4_1_U6511 add_ln153_30_fu_11197_p2 mul_12s_12s_24_1_1_U6503 add_ln154_14_fu_11284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_LSTM_8ul_8ul_8ul_2_fu_9793</InstName>
                    <ModuleName>LSTM_8ul_8ul_8ul_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>9793</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_1_fu_4968</InstName>
                            <ModuleName>LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>4968</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_dot_product_8ul_8ul_1_fu_4348</InstName>
                                    <ModuleName>dot_product_8ul_8ul_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>4348</ID>
                                    <BindInstances>mul_12s_12s_24_1_1_U7075 mul_12s_12s_24_1_1_U7077 mul_12s_12s_24_1_1_U7079 mul_12s_12s_24_1_1_U7081 mul_12s_12s_24_1_1_U7083 mul_12s_12s_24_1_1_U7085 mul_12s_12s_24_1_1_U7087 mul_12s_12s_24_1_1_U7089 mul_12s_12s_24_1_1_U7091 mul_12s_12s_24_1_1_U7093 mul_12s_12s_24_1_1_U7095 mul_12s_12s_24_1_1_U7097 mul_12s_12s_24_1_1_U7099 mul_12s_12s_24_1_1_U7101 mul_12s_12s_24_1_1_U7103 mul_12s_12s_24_1_1_U7105 add_ln73_1_fu_5726_p2 add_ln73_4_fu_5744_p2 add_ln73_7_fu_5762_p2 add_ln73_8_fu_5768_p2 add_ln73_11_fu_5786_p2 add_ln75_3_fu_5826_p2 add_ln75_6_fu_5844_p2 add_ln75_9_fu_5862_p2 add_ln75_10_fu_5868_p2 add_ln75_13_fu_5886_p2 ap_return</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln96_fu_5443_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_146_fu_6040</InstName>
                            <ModuleName>LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_146</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6040</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_dot_product_8ul_8ul_1_fu_4348</InstName>
                                    <ModuleName>dot_product_8ul_8ul_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>4348</ID>
                                    <BindInstances>mul_12s_12s_24_1_1_U7075 mul_12s_12s_24_1_1_U7077 mul_12s_12s_24_1_1_U7079 mul_12s_12s_24_1_1_U7081 mul_12s_12s_24_1_1_U7083 mul_12s_12s_24_1_1_U7085 mul_12s_12s_24_1_1_U7087 mul_12s_12s_24_1_1_U7089 mul_12s_12s_24_1_1_U7091 mul_12s_12s_24_1_1_U7093 mul_12s_12s_24_1_1_U7095 mul_12s_12s_24_1_1_U7097 mul_12s_12s_24_1_1_U7099 mul_12s_12s_24_1_1_U7101 mul_12s_12s_24_1_1_U7103 mul_12s_12s_24_1_1_U7105 add_ln73_1_fu_5726_p2 add_ln73_4_fu_5744_p2 add_ln73_7_fu_5762_p2 add_ln73_8_fu_5768_p2 add_ln73_11_fu_5786_p2 add_ln75_3_fu_5826_p2 add_ln75_6_fu_5844_p2 add_ln75_9_fu_5862_p2 add_ln75_10_fu_5868_p2 add_ln75_13_fu_5886_p2 ap_return</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln96_fu_5472_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_147_fu_7112</InstName>
                            <ModuleName>LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_147</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>7112</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_dot_product_8ul_8ul_1_fu_4346</InstName>
                                    <ModuleName>dot_product_8ul_8ul_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>4346</ID>
                                    <BindInstances>mul_12s_12s_24_1_1_U7075 mul_12s_12s_24_1_1_U7077 mul_12s_12s_24_1_1_U7079 mul_12s_12s_24_1_1_U7081 mul_12s_12s_24_1_1_U7083 mul_12s_12s_24_1_1_U7085 mul_12s_12s_24_1_1_U7087 mul_12s_12s_24_1_1_U7089 mul_12s_12s_24_1_1_U7091 mul_12s_12s_24_1_1_U7093 mul_12s_12s_24_1_1_U7095 mul_12s_12s_24_1_1_U7097 mul_12s_12s_24_1_1_U7099 mul_12s_12s_24_1_1_U7101 mul_12s_12s_24_1_1_U7103 mul_12s_12s_24_1_1_U7105 add_ln73_1_fu_5726_p2 add_ln73_4_fu_5744_p2 add_ln73_7_fu_5762_p2 add_ln73_8_fu_5768_p2 add_ln73_11_fu_5786_p2 add_ln75_3_fu_5826_p2 add_ln75_6_fu_5844_p2 add_ln75_9_fu_5862_p2 add_ln75_10_fu_5868_p2 add_ln75_13_fu_5886_p2 ap_return</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln96_fu_5466_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_148_fu_8184</InstName>
                            <ModuleName>LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_148</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>8184</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_dot_product_8ul_8ul_1_fu_4348</InstName>
                                    <ModuleName>dot_product_8ul_8ul_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>4348</ID>
                                    <BindInstances>mul_12s_12s_24_1_1_U7075 mul_12s_12s_24_1_1_U7077 mul_12s_12s_24_1_1_U7079 mul_12s_12s_24_1_1_U7081 mul_12s_12s_24_1_1_U7083 mul_12s_12s_24_1_1_U7085 mul_12s_12s_24_1_1_U7087 mul_12s_12s_24_1_1_U7089 mul_12s_12s_24_1_1_U7091 mul_12s_12s_24_1_1_U7093 mul_12s_12s_24_1_1_U7095 mul_12s_12s_24_1_1_U7097 mul_12s_12s_24_1_1_U7099 mul_12s_12s_24_1_1_U7101 mul_12s_12s_24_1_1_U7103 mul_12s_12s_24_1_1_U7105 add_ln73_1_fu_5726_p2 add_ln73_4_fu_5744_p2 add_ln73_7_fu_5762_p2 add_ln73_8_fu_5768_p2 add_ln73_11_fu_5786_p2 add_ln75_3_fu_5826_p2 add_ln75_6_fu_5844_p2 add_ln75_9_fu_5862_p2 add_ln75_10_fu_5868_p2 add_ln75_13_fu_5886_p2 ap_return</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln96_fu_5472_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_149_fu_9256</InstName>
                            <ModuleName>LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_149</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>9256</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_dot_product_8ul_8ul_1_fu_4346</InstName>
                                    <ModuleName>dot_product_8ul_8ul_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>4346</ID>
                                    <BindInstances>mul_12s_12s_24_1_1_U7075 mul_12s_12s_24_1_1_U7077 mul_12s_12s_24_1_1_U7079 mul_12s_12s_24_1_1_U7081 mul_12s_12s_24_1_1_U7083 mul_12s_12s_24_1_1_U7085 mul_12s_12s_24_1_1_U7087 mul_12s_12s_24_1_1_U7089 mul_12s_12s_24_1_1_U7091 mul_12s_12s_24_1_1_U7093 mul_12s_12s_24_1_1_U7095 mul_12s_12s_24_1_1_U7097 mul_12s_12s_24_1_1_U7099 mul_12s_12s_24_1_1_U7101 mul_12s_12s_24_1_1_U7103 mul_12s_12s_24_1_1_U7105 add_ln73_1_fu_5726_p2 add_ln73_4_fu_5744_p2 add_ln73_7_fu_5762_p2 add_ln73_8_fu_5768_p2 add_ln73_11_fu_5786_p2 add_ln75_3_fu_5826_p2 add_ln75_6_fu_5844_p2 add_ln75_9_fu_5862_p2 add_ln75_10_fu_5868_p2 add_ln75_13_fu_5886_p2 ap_return</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln96_fu_5465_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_150_fu_10328</InstName>
                            <ModuleName>LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_150</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>10328</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_dot_product_8ul_8ul_1_fu_4346</InstName>
                                    <ModuleName>dot_product_8ul_8ul_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>4346</ID>
                                    <BindInstances>mul_12s_12s_24_1_1_U7075 mul_12s_12s_24_1_1_U7077 mul_12s_12s_24_1_1_U7079 mul_12s_12s_24_1_1_U7081 mul_12s_12s_24_1_1_U7083 mul_12s_12s_24_1_1_U7085 mul_12s_12s_24_1_1_U7087 mul_12s_12s_24_1_1_U7089 mul_12s_12s_24_1_1_U7091 mul_12s_12s_24_1_1_U7093 mul_12s_12s_24_1_1_U7095 mul_12s_12s_24_1_1_U7097 mul_12s_12s_24_1_1_U7099 mul_12s_12s_24_1_1_U7101 mul_12s_12s_24_1_1_U7103 mul_12s_12s_24_1_1_U7105 add_ln73_1_fu_5726_p2 add_ln73_4_fu_5744_p2 add_ln73_7_fu_5762_p2 add_ln73_8_fu_5768_p2 add_ln73_11_fu_5786_p2 add_ln75_3_fu_5826_p2 add_ln75_6_fu_5844_p2 add_ln75_9_fu_5862_p2 add_ln75_10_fu_5868_p2 add_ln75_13_fu_5886_p2 ap_return</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln96_fu_5465_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_151_fu_11400</InstName>
                            <ModuleName>LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_151</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>11400</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_dot_product_8ul_8ul_1_fu_4346</InstName>
                                    <ModuleName>dot_product_8ul_8ul_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>4346</ID>
                                    <BindInstances>mul_12s_12s_24_1_1_U7075 mul_12s_12s_24_1_1_U7077 mul_12s_12s_24_1_1_U7079 mul_12s_12s_24_1_1_U7081 mul_12s_12s_24_1_1_U7083 mul_12s_12s_24_1_1_U7085 mul_12s_12s_24_1_1_U7087 mul_12s_12s_24_1_1_U7089 mul_12s_12s_24_1_1_U7091 mul_12s_12s_24_1_1_U7093 mul_12s_12s_24_1_1_U7095 mul_12s_12s_24_1_1_U7097 mul_12s_12s_24_1_1_U7099 mul_12s_12s_24_1_1_U7101 mul_12s_12s_24_1_1_U7103 mul_12s_12s_24_1_1_U7105 add_ln73_1_fu_5726_p2 add_ln73_4_fu_5744_p2 add_ln73_7_fu_5762_p2 add_ln73_8_fu_5768_p2 add_ln73_11_fu_5786_p2 add_ln75_3_fu_5826_p2 add_ln75_6_fu_5844_p2 add_ln75_9_fu_5862_p2 add_ln75_10_fu_5868_p2 add_ln75_13_fu_5886_p2 ap_return</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln96_fu_5466_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_152_fu_12472</InstName>
                            <ModuleName>LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_152</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>12472</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_dot_product_8ul_8ul_1_fu_4348</InstName>
                                    <ModuleName>dot_product_8ul_8ul_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>4348</ID>
                                    <BindInstances>mul_12s_12s_24_1_1_U7075 mul_12s_12s_24_1_1_U7077 mul_12s_12s_24_1_1_U7079 mul_12s_12s_24_1_1_U7081 mul_12s_12s_24_1_1_U7083 mul_12s_12s_24_1_1_U7085 mul_12s_12s_24_1_1_U7087 mul_12s_12s_24_1_1_U7089 mul_12s_12s_24_1_1_U7091 mul_12s_12s_24_1_1_U7093 mul_12s_12s_24_1_1_U7095 mul_12s_12s_24_1_1_U7097 mul_12s_12s_24_1_1_U7099 mul_12s_12s_24_1_1_U7101 mul_12s_12s_24_1_1_U7103 mul_12s_12s_24_1_1_U7105 add_ln73_1_fu_5726_p2 add_ln73_4_fu_5744_p2 add_ln73_7_fu_5762_p2 add_ln73_8_fu_5768_p2 add_ln73_11_fu_5786_p2 add_ln75_3_fu_5826_p2 add_ln75_6_fu_5844_p2 add_ln75_9_fu_5862_p2 add_ln75_10_fu_5868_p2 add_ln75_13_fu_5886_p2 ap_return</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln96_fu_5471_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sigm_fu_13544</InstName>
                            <ModuleName>sigm</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>13544</ID>
                            <BindInstances>add_ln9_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hyper_tan_fu_13584</InstName>
                            <ModuleName>hyper_tan</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>13584</ID>
                            <BindInstances>add_ln35_fu_48_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sigm_fu_13549</InstName>
                            <ModuleName>sigm</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>13549</ID>
                            <BindInstances>add_ln9_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hyper_tan_fu_13589</InstName>
                            <ModuleName>hyper_tan</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>13589</ID>
                            <BindInstances>add_ln35_fu_48_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sigm_fu_13554</InstName>
                            <ModuleName>sigm</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>13554</ID>
                            <BindInstances>add_ln9_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hyper_tan_fu_13594</InstName>
                            <ModuleName>hyper_tan</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>13594</ID>
                            <BindInstances>add_ln35_fu_48_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sigm_fu_13559</InstName>
                            <ModuleName>sigm</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>13559</ID>
                            <BindInstances>add_ln9_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hyper_tan_fu_13599</InstName>
                            <ModuleName>hyper_tan</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>13599</ID>
                            <BindInstances>add_ln35_fu_48_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sigm_fu_13564</InstName>
                            <ModuleName>sigm</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>13564</ID>
                            <BindInstances>add_ln9_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hyper_tan_fu_13604</InstName>
                            <ModuleName>hyper_tan</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>13604</ID>
                            <BindInstances>add_ln35_fu_48_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sigm_fu_13569</InstName>
                            <ModuleName>sigm</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>13569</ID>
                            <BindInstances>add_ln9_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hyper_tan_fu_13609</InstName>
                            <ModuleName>hyper_tan</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>13609</ID>
                            <BindInstances>add_ln35_fu_48_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sigm_fu_13574</InstName>
                            <ModuleName>sigm</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>13574</ID>
                            <BindInstances>add_ln9_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hyper_tan_fu_13614</InstName>
                            <ModuleName>hyper_tan</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>13614</ID>
                            <BindInstances>add_ln35_fu_48_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sigm_fu_13579</InstName>
                            <ModuleName>sigm</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>13579</ID>
                            <BindInstances>add_ln9_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hyper_tan_fu_13619</InstName>
                            <ModuleName>hyper_tan</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>13619</ID>
                            <BindInstances>add_ln35_fu_48_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln131_fu_13672_p2 add_ln131_1_fu_13679_p2 add_ln131_2_fu_13686_p2 add_ln131_3_fu_13693_p2 add_ln131_4_fu_13700_p2 add_ln131_5_fu_13707_p2 add_ln131_6_fu_13714_p2 add_ln131_7_fu_13721_p2 add_ln131_8_fu_14064_p2 add_ln131_9_fu_14071_p2 add_ln131_10_fu_14078_p2 add_ln131_11_fu_14085_p2 add_ln131_12_fu_14092_p2 add_ln131_13_fu_14099_p2 add_ln131_14_fu_14106_p2 add_ln131_15_fu_14113_p2 add_ln131_16_fu_13872_p2 add_ln131_17_fu_13879_p2 add_ln131_18_fu_13886_p2 add_ln131_19_fu_13893_p2 add_ln131_20_fu_13900_p2 add_ln131_21_fu_13907_p2 add_ln131_22_fu_13914_p2 add_ln131_23_fu_13921_p2 add_ln131_24_fu_13728_p2 add_ln131_25_fu_13735_p2 add_ln131_26_fu_13742_p2 add_ln131_27_fu_13749_p2 add_ln131_28_fu_13756_p2 add_ln131_29_fu_13763_p2 add_ln131_30_fu_13770_p2 add_ln131_31_fu_13777_p2 mac_muladd_12s_12s_22s_22_4_1_U11939 mac_muladd_12s_12s_22s_22_4_1_U11940 mac_muladd_12s_12s_22s_22_4_1_U11941 mac_muladd_12s_12s_22s_22_4_1_U11942 mac_muladd_12s_12s_22s_22_4_1_U11943 mac_muladd_12s_12s_22s_22_4_1_U11944 mac_muladd_12s_12s_22s_22_4_1_U11945 mac_muladd_12s_12s_22s_22_4_1_U11946 mul_12s_12s_22_1_1_U11923 mac_muladd_12s_12s_22s_22_4_1_U11939 add_ln153_1_fu_14172_p2 mul_12s_12s_24_1_1_U11931 add_ln154_fu_14211_p2 mul_12s_12s_22_1_1_U11924 mac_muladd_12s_12s_22s_22_4_1_U11940 add_ln153_3_fu_14237_p2 mul_12s_12s_24_1_1_U11932 add_ln154_1_fu_14276_p2 mul_12s_12s_22_1_1_U11925 mac_muladd_12s_12s_22s_22_4_1_U11941 add_ln153_5_fu_14302_p2 mul_12s_12s_24_1_1_U11933 add_ln154_2_fu_14341_p2 mul_12s_12s_22_1_1_U11926 mac_muladd_12s_12s_22s_22_4_1_U11942 add_ln153_7_fu_14367_p2 mul_12s_12s_24_1_1_U11934 add_ln154_3_fu_14406_p2 mul_12s_12s_22_1_1_U11927 mac_muladd_12s_12s_22s_22_4_1_U11943 add_ln153_9_fu_14432_p2 mul_12s_12s_24_1_1_U11935 add_ln154_4_fu_14471_p2 mul_12s_12s_22_1_1_U11928 mac_muladd_12s_12s_22s_22_4_1_U11944 add_ln153_11_fu_14497_p2 mul_12s_12s_24_1_1_U11936 add_ln154_5_fu_14536_p2 mul_12s_12s_22_1_1_U11929 mac_muladd_12s_12s_22s_22_4_1_U11945 add_ln153_13_fu_14562_p2 mul_12s_12s_24_1_1_U11937 add_ln154_6_fu_14601_p2 mul_12s_12s_22_1_1_U11930 mac_muladd_12s_12s_22s_22_4_1_U11946 add_ln153_15_fu_14627_p2 mul_12s_12s_24_1_1_U11938 add_ln154_7_fu_14666_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln251_fu_10663_p2 add_ln258_fu_10669_p2 add_ln267_fu_10675_p2 add_ln267_1_fu_10700_p2 add_ln267_2_fu_10725_p2 add_ln267_3_fu_10750_p2 add_ln267_4_fu_10775_p2 add_ln267_5_fu_10800_p2 add_ln267_6_fu_10825_p2 add_ln267_7_fu_10850_p2 add_ln267_8_fu_10875_p2 add_ln267_9_fu_10904_p2 add_ln267_10_fu_10939_p2 add_ln267_11_fu_10974_p2 add_ln267_12_fu_11009_p2 add_ln267_13_fu_11044_p2 add_ln267_14_fu_11079_p2 add_ln267_15_fu_11114_p2 add_ln267_16_fu_11149_p2 add_ln267_17_fu_11184_p2 add_ln267_18_fu_11219_p2 add_ln267_19_fu_11254_p2 add_ln267_20_fu_11289_p2 add_ln267_21_fu_11324_p2 add_ln267_22_fu_11359_p2 add_ln267_23_fu_11394_p2 add_ln267_24_fu_11429_p2 add_ln267_25_fu_11464_p2 add_ln267_26_fu_11499_p2 add_ln267_27_fu_11534_p2 add_ln267_28_fu_11569_p2 add_ln267_29_fu_11604_p2 add_ln267_30_fu_11639_p2 add_ln267_31_fu_11674_p2 add_ln276_fu_11715_p2 add_ln276_1_fu_11750_p2 add_ln276_2_fu_11785_p2 add_ln276_3_fu_11820_p2 add_ln276_4_fu_11855_p2 add_ln276_5_fu_11890_p2 add_ln276_6_fu_11925_p2 add_ln276_7_fu_11960_p2 add_ln276_8_fu_11995_p2 add_ln276_9_fu_12024_p2 add_ln276_10_fu_12059_p2 add_ln276_11_fu_12094_p2 add_ln276_12_fu_12129_p2 add_ln276_13_fu_12164_p2 add_ln276_14_fu_12199_p2 add_ln276_15_fu_12234_p2 add_ln276_16_fu_12269_p2 add_ln276_17_fu_12304_p2 add_ln276_18_fu_12339_p2 add_ln276_19_fu_12374_p2 add_ln276_20_fu_12409_p2 add_ln276_21_fu_12444_p2 add_ln276_22_fu_12479_p2 add_ln276_23_fu_12514_p2 add_ln276_24_fu_12549_p2 add_ln276_25_fu_12584_p2 add_ln276_26_fu_12619_p2 add_ln276_27_fu_12654_p2 add_ln276_28_fu_12689_p2 add_ln276_29_fu_12724_p2 add_ln276_30_fu_12759_p2 add_ln276_31_fu_12794_p2 add_ln277_fu_12825_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>network_top_Pipeline_load_weight1_matrix_inner_loop</Name>
            <Loops>
                <load_weight1_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight1_matrix_inner_loop>
                        <Name>load_weight1_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight1_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>188</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight1_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_fu_228_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:242" URAM="0" VARIABLE="add_ln242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight1_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_fu_268_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:244" URAM="0" VARIABLE="add_ln244"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight1_matrix_inner_loop1</Name>
            <Loops>
                <load_weight1_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight1_matrix_inner_loop>
                        <Name>load_weight1_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight1_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight1_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_fu_232_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:242" URAM="0" VARIABLE="add_ln242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight1_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_fu_284_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:244" URAM="0" VARIABLE="add_ln244"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight1_matrix_inner_loop2</Name>
            <Loops>
                <load_weight1_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight1_matrix_inner_loop>
                        <Name>load_weight1_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight1_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight1_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_fu_232_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:242" URAM="0" VARIABLE="add_ln242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight1_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_fu_284_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:244" URAM="0" VARIABLE="add_ln244"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight1_matrix_inner_loop3</Name>
            <Loops>
                <load_weight1_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight1_matrix_inner_loop>
                        <Name>load_weight1_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight1_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight1_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_fu_232_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:242" URAM="0" VARIABLE="add_ln242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight1_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_fu_284_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:244" URAM="0" VARIABLE="add_ln244"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight1_matrix_inner_loop4</Name>
            <Loops>
                <load_weight1_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight1_matrix_inner_loop>
                        <Name>load_weight1_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight1_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight1_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_fu_232_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:242" URAM="0" VARIABLE="add_ln242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight1_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_fu_284_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:244" URAM="0" VARIABLE="add_ln244"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight1_matrix_inner_loop5</Name>
            <Loops>
                <load_weight1_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight1_matrix_inner_loop>
                        <Name>load_weight1_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight1_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight1_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_fu_232_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:242" URAM="0" VARIABLE="add_ln242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight1_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_fu_284_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:244" URAM="0" VARIABLE="add_ln244"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight1_matrix_inner_loop6</Name>
            <Loops>
                <load_weight1_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight1_matrix_inner_loop>
                        <Name>load_weight1_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight1_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight1_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_fu_232_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:242" URAM="0" VARIABLE="add_ln242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight1_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_fu_284_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:244" URAM="0" VARIABLE="add_ln244"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight1_matrix_inner_loop7</Name>
            <Loops>
                <load_weight1_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight1_matrix_inner_loop>
                        <Name>load_weight1_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight1_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight1_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_fu_232_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:242" URAM="0" VARIABLE="add_ln242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight1_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_fu_284_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:244" URAM="0" VARIABLE="add_ln244"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight1_matrix_inner_loop8</Name>
            <Loops>
                <load_weight1_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight1_matrix_inner_loop>
                        <Name>load_weight1_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight1_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight1_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_fu_232_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:242" URAM="0" VARIABLE="add_ln242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight1_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_fu_284_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:244" URAM="0" VARIABLE="add_ln244"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight1_matrix_inner_loop9</Name>
            <Loops>
                <load_weight1_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight1_matrix_inner_loop>
                        <Name>load_weight1_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight1_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight1_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_fu_232_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:242" URAM="0" VARIABLE="add_ln242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight1_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_fu_284_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:244" URAM="0" VARIABLE="add_ln244"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight1_matrix_inner_loop10</Name>
            <Loops>
                <load_weight1_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight1_matrix_inner_loop>
                        <Name>load_weight1_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight1_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight1_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_fu_232_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:242" URAM="0" VARIABLE="add_ln242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight1_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_fu_284_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:244" URAM="0" VARIABLE="add_ln244"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight1_matrix_inner_loop11</Name>
            <Loops>
                <load_weight1_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight1_matrix_inner_loop>
                        <Name>load_weight1_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight1_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight1_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_fu_232_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:242" URAM="0" VARIABLE="add_ln242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight1_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_fu_284_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:244" URAM="0" VARIABLE="add_ln244"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight1_matrix_inner_loop12</Name>
            <Loops>
                <load_weight1_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight1_matrix_inner_loop>
                        <Name>load_weight1_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight1_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight1_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_fu_232_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:242" URAM="0" VARIABLE="add_ln242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight1_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_fu_284_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:244" URAM="0" VARIABLE="add_ln244"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight1_matrix_inner_loop13</Name>
            <Loops>
                <load_weight1_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight1_matrix_inner_loop>
                        <Name>load_weight1_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight1_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight1_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_fu_232_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:242" URAM="0" VARIABLE="add_ln242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight1_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_fu_284_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:244" URAM="0" VARIABLE="add_ln244"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight1_matrix_inner_loop14</Name>
            <Loops>
                <load_weight1_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight1_matrix_inner_loop>
                        <Name>load_weight1_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight1_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight1_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_fu_224_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:242" URAM="0" VARIABLE="add_ln242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight1_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_fu_266_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:244" URAM="0" VARIABLE="add_ln244"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight1_matrix_inner_loop15</Name>
            <Loops>
                <load_weight1_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight1_matrix_inner_loop>
                        <Name>load_weight1_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight1_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight1_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_fu_224_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:242" URAM="0" VARIABLE="add_ln242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight1_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_fu_266_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:244" URAM="0" VARIABLE="add_ln244"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight2_matrix_inner_loop</Name>
            <Loops>
                <load_weight2_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight2_matrix_inner_loop>
                        <Name>load_weight2_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight2_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>188</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight2_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln249_fu_228_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:249" URAM="0" VARIABLE="add_ln249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight2_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_1_fu_268_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:251" URAM="0" VARIABLE="add_ln251_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight2_matrix_inner_loop16</Name>
            <Loops>
                <load_weight2_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight2_matrix_inner_loop>
                        <Name>load_weight2_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight2_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight2_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln249_fu_232_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:249" URAM="0" VARIABLE="add_ln249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight2_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_2_fu_284_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:251" URAM="0" VARIABLE="add_ln251_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight2_matrix_inner_loop17</Name>
            <Loops>
                <load_weight2_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight2_matrix_inner_loop>
                        <Name>load_weight2_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight2_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight2_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln249_fu_232_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:249" URAM="0" VARIABLE="add_ln249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight2_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_3_fu_284_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:251" URAM="0" VARIABLE="add_ln251_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight2_matrix_inner_loop18</Name>
            <Loops>
                <load_weight2_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight2_matrix_inner_loop>
                        <Name>load_weight2_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight2_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight2_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln249_fu_232_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:249" URAM="0" VARIABLE="add_ln249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight2_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_4_fu_284_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:251" URAM="0" VARIABLE="add_ln251_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight2_matrix_inner_loop19</Name>
            <Loops>
                <load_weight2_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight2_matrix_inner_loop>
                        <Name>load_weight2_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight2_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight2_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln249_fu_232_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:249" URAM="0" VARIABLE="add_ln249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight2_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_5_fu_284_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:251" URAM="0" VARIABLE="add_ln251_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight2_matrix_inner_loop20</Name>
            <Loops>
                <load_weight2_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight2_matrix_inner_loop>
                        <Name>load_weight2_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight2_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight2_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln249_fu_232_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:249" URAM="0" VARIABLE="add_ln249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight2_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_6_fu_284_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:251" URAM="0" VARIABLE="add_ln251_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight2_matrix_inner_loop21</Name>
            <Loops>
                <load_weight2_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight2_matrix_inner_loop>
                        <Name>load_weight2_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight2_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight2_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln249_fu_232_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:249" URAM="0" VARIABLE="add_ln249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight2_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_7_fu_284_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:251" URAM="0" VARIABLE="add_ln251_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight2_matrix_inner_loop22</Name>
            <Loops>
                <load_weight2_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight2_matrix_inner_loop>
                        <Name>load_weight2_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight2_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight2_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln249_fu_232_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:249" URAM="0" VARIABLE="add_ln249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight2_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_8_fu_284_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:251" URAM="0" VARIABLE="add_ln251_8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight2_matrix_inner_loop23</Name>
            <Loops>
                <load_weight2_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight2_matrix_inner_loop>
                        <Name>load_weight2_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight2_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight2_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln249_fu_232_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:249" URAM="0" VARIABLE="add_ln249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight2_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_8_fu_284_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:251" URAM="0" VARIABLE="add_ln251_8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight2_matrix_inner_loop24</Name>
            <Loops>
                <load_weight2_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight2_matrix_inner_loop>
                        <Name>load_weight2_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight2_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight2_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln249_fu_232_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:249" URAM="0" VARIABLE="add_ln249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight2_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_7_fu_284_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:251" URAM="0" VARIABLE="add_ln251_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight2_matrix_inner_loop25</Name>
            <Loops>
                <load_weight2_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight2_matrix_inner_loop>
                        <Name>load_weight2_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight2_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight2_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln249_fu_232_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:249" URAM="0" VARIABLE="add_ln249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight2_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_6_fu_284_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:251" URAM="0" VARIABLE="add_ln251_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight2_matrix_inner_loop26</Name>
            <Loops>
                <load_weight2_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight2_matrix_inner_loop>
                        <Name>load_weight2_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight2_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight2_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln249_fu_232_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:249" URAM="0" VARIABLE="add_ln249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight2_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_5_fu_284_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:251" URAM="0" VARIABLE="add_ln251_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight2_matrix_inner_loop27</Name>
            <Loops>
                <load_weight2_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight2_matrix_inner_loop>
                        <Name>load_weight2_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight2_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight2_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln249_fu_232_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:249" URAM="0" VARIABLE="add_ln249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight2_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_4_fu_284_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:251" URAM="0" VARIABLE="add_ln251_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight2_matrix_inner_loop28</Name>
            <Loops>
                <load_weight2_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight2_matrix_inner_loop>
                        <Name>load_weight2_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight2_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight2_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln249_fu_232_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:249" URAM="0" VARIABLE="add_ln249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight2_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_3_fu_284_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:251" URAM="0" VARIABLE="add_ln251_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight2_matrix_inner_loop29</Name>
            <Loops>
                <load_weight2_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight2_matrix_inner_loop>
                        <Name>load_weight2_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight2_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight2_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln249_fu_224_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:249" URAM="0" VARIABLE="add_ln249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight2_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_2_fu_266_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:251" URAM="0" VARIABLE="add_ln251_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight2_matrix_inner_loop30</Name>
            <Loops>
                <load_weight2_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight2_matrix_inner_loop>
                        <Name>load_weight2_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight2_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight2_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln249_fu_224_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:249" URAM="0" VARIABLE="add_ln249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight2_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_1_fu_266_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:251" URAM="0" VARIABLE="add_ln251_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight3_matrix_inner_loop</Name>
            <Loops>
                <load_weight3_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight3_matrix_inner_loop>
                        <Name>load_weight3_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight3_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>188</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight3_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln256_fu_228_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:256" URAM="0" VARIABLE="add_ln256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight3_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_1_fu_268_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:258" URAM="0" VARIABLE="add_ln258_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight3_matrix_inner_loop31</Name>
            <Loops>
                <load_weight3_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight3_matrix_inner_loop>
                        <Name>load_weight3_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight3_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight3_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln256_fu_232_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:256" URAM="0" VARIABLE="add_ln256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight3_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_2_fu_284_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:258" URAM="0" VARIABLE="add_ln258_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight3_matrix_inner_loop32</Name>
            <Loops>
                <load_weight3_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight3_matrix_inner_loop>
                        <Name>load_weight3_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight3_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight3_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln256_fu_232_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:256" URAM="0" VARIABLE="add_ln256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight3_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_3_fu_284_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:258" URAM="0" VARIABLE="add_ln258_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight3_matrix_inner_loop33</Name>
            <Loops>
                <load_weight3_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight3_matrix_inner_loop>
                        <Name>load_weight3_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight3_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight3_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln256_fu_232_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:256" URAM="0" VARIABLE="add_ln256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight3_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_4_fu_284_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:258" URAM="0" VARIABLE="add_ln258_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight3_matrix_inner_loop34</Name>
            <Loops>
                <load_weight3_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight3_matrix_inner_loop>
                        <Name>load_weight3_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight3_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight3_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln256_fu_232_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:256" URAM="0" VARIABLE="add_ln256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight3_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_5_fu_284_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:258" URAM="0" VARIABLE="add_ln258_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight3_matrix_inner_loop35</Name>
            <Loops>
                <load_weight3_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight3_matrix_inner_loop>
                        <Name>load_weight3_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight3_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight3_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln256_fu_232_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:256" URAM="0" VARIABLE="add_ln256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight3_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_6_fu_284_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:258" URAM="0" VARIABLE="add_ln258_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight3_matrix_inner_loop36</Name>
            <Loops>
                <load_weight3_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight3_matrix_inner_loop>
                        <Name>load_weight3_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight3_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight3_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln256_fu_232_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:256" URAM="0" VARIABLE="add_ln256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight3_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_7_fu_284_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:258" URAM="0" VARIABLE="add_ln258_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight3_matrix_inner_loop37</Name>
            <Loops>
                <load_weight3_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight3_matrix_inner_loop>
                        <Name>load_weight3_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight3_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight3_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln256_fu_232_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:256" URAM="0" VARIABLE="add_ln256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight3_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_8_fu_284_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:258" URAM="0" VARIABLE="add_ln258_8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight3_matrix_inner_loop38</Name>
            <Loops>
                <load_weight3_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight3_matrix_inner_loop>
                        <Name>load_weight3_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight3_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight3_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln256_fu_232_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:256" URAM="0" VARIABLE="add_ln256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight3_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_8_fu_284_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:258" URAM="0" VARIABLE="add_ln258_8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight3_matrix_inner_loop39</Name>
            <Loops>
                <load_weight3_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight3_matrix_inner_loop>
                        <Name>load_weight3_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight3_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight3_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln256_fu_232_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:256" URAM="0" VARIABLE="add_ln256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight3_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_7_fu_284_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:258" URAM="0" VARIABLE="add_ln258_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight3_matrix_inner_loop40</Name>
            <Loops>
                <load_weight3_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight3_matrix_inner_loop>
                        <Name>load_weight3_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight3_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight3_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln256_fu_232_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:256" URAM="0" VARIABLE="add_ln256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight3_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_6_fu_284_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:258" URAM="0" VARIABLE="add_ln258_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight3_matrix_inner_loop41</Name>
            <Loops>
                <load_weight3_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight3_matrix_inner_loop>
                        <Name>load_weight3_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight3_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight3_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln256_fu_232_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:256" URAM="0" VARIABLE="add_ln256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight3_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_5_fu_284_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:258" URAM="0" VARIABLE="add_ln258_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight3_matrix_inner_loop42</Name>
            <Loops>
                <load_weight3_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight3_matrix_inner_loop>
                        <Name>load_weight3_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight3_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight3_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln256_fu_232_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:256" URAM="0" VARIABLE="add_ln256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight3_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_4_fu_284_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:258" URAM="0" VARIABLE="add_ln258_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight3_matrix_inner_loop43</Name>
            <Loops>
                <load_weight3_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight3_matrix_inner_loop>
                        <Name>load_weight3_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight3_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight3_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln256_fu_232_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:256" URAM="0" VARIABLE="add_ln256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight3_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_3_fu_284_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:258" URAM="0" VARIABLE="add_ln258_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight3_matrix_inner_loop44</Name>
            <Loops>
                <load_weight3_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight3_matrix_inner_loop>
                        <Name>load_weight3_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight3_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight3_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln256_fu_224_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:256" URAM="0" VARIABLE="add_ln256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight3_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_2_fu_266_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:258" URAM="0" VARIABLE="add_ln258_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_weight3_matrix_inner_loop45</Name>
            <Loops>
                <load_weight3_matrix_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight3_matrix_inner_loop>
                        <Name>load_weight3_matrix_inner_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight3_matrix_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight3_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln256_fu_224_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:256" URAM="0" VARIABLE="add_ln256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight3_matrix_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_1_fu_266_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:258" URAM="0" VARIABLE="add_ln258_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top_Pipeline_load_biases3_matrix</Name>
            <Loops>
                <load_biases3_matrix/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.680 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.680 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.680 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_biases3_matrix>
                        <Name>load_biases3_matrix</Name>
                        <Slack>14.60</Slack>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_biases3_matrix>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_biases3_matrix" OPTYPE="add" PRAGMA="" RTLNAME="add_ln277_fu_177_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:277" URAM="0" VARIABLE="add_ln277"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dot_product_8ul_8ul_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.453</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>0</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>3097</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U1668" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:52" URAM="0" VARIABLE="s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U1670" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:52" URAM="0" VARIABLE="mul_ln52_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U1672" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:52" URAM="0" VARIABLE="mul_ln52_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U1674" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:52" URAM="0" VARIABLE="mul_ln52_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U1676" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:52" URAM="0" VARIABLE="mul_ln52_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U1678" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:52" URAM="0" VARIABLE="mul_ln52_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U1680" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:52" URAM="0" VARIABLE="mul_ln52_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U1682" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:52" URAM="0" VARIABLE="mul_ln52_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U1684" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:55" URAM="0" VARIABLE="mul_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U1686" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:55" URAM="0" VARIABLE="mul_ln55_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U1688" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:55" URAM="0" VARIABLE="mul_ln55_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U1690" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:55" URAM="0" VARIABLE="mul_ln55_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U1692" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:55" URAM="0" VARIABLE="mul_ln55_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U1694" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:55" URAM="0" VARIABLE="mul_ln55_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U1696" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:55" URAM="0" VARIABLE="mul_ln55_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U1698" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:55" URAM="0" VARIABLE="mul_ln55_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_15_fu_4668_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:73" URAM="0" VARIABLE="add_ln73_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_18_fu_4686_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:73" URAM="0" VARIABLE="add_ln73_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_21_fu_4704_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:73" URAM="0" VARIABLE="add_ln73_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_22_fu_4710_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:73" URAM="0" VARIABLE="add_ln73_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_25_fu_4728_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:73" URAM="0" VARIABLE="add_ln73_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_17_fu_4768_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:75" URAM="0" VARIABLE="add_ln75_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_20_fu_4786_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:75" URAM="0" VARIABLE="add_ln75_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_23_fu_4804_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:75" URAM="0" VARIABLE="add_ln75_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_24_fu_4810_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:75" URAM="0" VARIABLE="add_ln75_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_27_fu_4828_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:75" URAM="0" VARIABLE="add_ln75_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ap_return" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:75" URAM="0" VARIABLE="add_ln75_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_1</Name>
            <Loops>
                <OUTTER_LOOP_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>8.125</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUTTER_LOOP_1>
                        <Name>OUTTER_LOOP_1</Name>
                        <Slack>14.60</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_dot_product_8ul_8ul_s_fu_1100</Instance>
                        </InstanceList>
                    </OUTTER_LOOP_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>5</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3146</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTTER_LOOP_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_2175_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:96" URAM="0" VARIABLE="add_ln96"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_153</Name>
            <Loops>
                <OUTTER_LOOP_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>8.250</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUTTER_LOOP_1>
                        <Name>OUTTER_LOOP_1</Name>
                        <Slack>14.60</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_dot_product_8ul_8ul_s_fu_1100</Instance>
                        </InstanceList>
                    </OUTTER_LOOP_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3148</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTTER_LOOP_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_2208_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:96" URAM="0" VARIABLE="add_ln96"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_154</Name>
            <Loops>
                <OUTTER_LOOP_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>8.250</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUTTER_LOOP_1>
                        <Name>OUTTER_LOOP_1</Name>
                        <Slack>14.60</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_dot_product_8ul_8ul_s_fu_1098</Instance>
                        </InstanceList>
                    </OUTTER_LOOP_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3148</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTTER_LOOP_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_2202_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:96" URAM="0" VARIABLE="add_ln96"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_155</Name>
            <Loops>
                <OUTTER_LOOP_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>8.242</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUTTER_LOOP_1>
                        <Name>OUTTER_LOOP_1</Name>
                        <Slack>14.60</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_dot_product_8ul_8ul_s_fu_1100</Instance>
                        </InstanceList>
                    </OUTTER_LOOP_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>7</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3149</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTTER_LOOP_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_2208_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:96" URAM="0" VARIABLE="add_ln96"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_156</Name>
            <Loops>
                <OUTTER_LOOP_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>8.242</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUTTER_LOOP_1>
                        <Name>OUTTER_LOOP_1</Name>
                        <Slack>14.60</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_dot_product_8ul_8ul_s_fu_1098</Instance>
                        </InstanceList>
                    </OUTTER_LOOP_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>7</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3176</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTTER_LOOP_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_2201_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:96" URAM="0" VARIABLE="add_ln96"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_157</Name>
            <Loops>
                <OUTTER_LOOP_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>8.242</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUTTER_LOOP_1>
                        <Name>OUTTER_LOOP_1</Name>
                        <Slack>14.60</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_dot_product_8ul_8ul_s_fu_1098</Instance>
                        </InstanceList>
                    </OUTTER_LOOP_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>7</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3176</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTTER_LOOP_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_2201_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:96" URAM="0" VARIABLE="add_ln96"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_158</Name>
            <Loops>
                <OUTTER_LOOP_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>8.250</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUTTER_LOOP_1>
                        <Name>OUTTER_LOOP_1</Name>
                        <Slack>14.60</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_dot_product_8ul_8ul_s_fu_1098</Instance>
                        </InstanceList>
                    </OUTTER_LOOP_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3148</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTTER_LOOP_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_2202_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:96" URAM="0" VARIABLE="add_ln96"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_159</Name>
            <Loops>
                <OUTTER_LOOP_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>8.234</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUTTER_LOOP_1>
                        <Name>OUTTER_LOOP_1</Name>
                        <Slack>14.60</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_dot_product_8ul_8ul_s_fu_1100</Instance>
                        </InstanceList>
                    </OUTTER_LOOP_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>8</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3179</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTTER_LOOP_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_2207_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:96" URAM="0" VARIABLE="add_ln96"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sigm</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>2.007</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>108</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_24_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:9" URAM="0" VARIABLE="add_ln9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hyper_tan</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>1.993</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>110</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_48_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:35" URAM="0" VARIABLE="add_ln35"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LSTM_8ul_8ul_8ul_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>8.250</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.220 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.220 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.220 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>152</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>8</UTIL_DSP>
                    <FF>546</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>28757</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>12</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_fu_9866_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_32_fu_9881_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_33_fu_9896_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_34_fu_9911_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_35_fu_9926_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_36_fu_9941_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_37_fu_9956_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_38_fu_9971_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_39_fu_10578_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_40_fu_10593_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_41_fu_10608_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_42_fu_10623_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_43_fu_10638_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_44_fu_10653_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_45_fu_10668_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_46_fu_10683_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_47_fu_10266_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_48_fu_10281_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_49_fu_10296_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_50_fu_10311_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_51_fu_10326_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_52_fu_10341_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_53_fu_10356_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_54_fu_10371_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_55_fu_9986_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_56_fu_10001_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_57_fu_10016_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_58_fu_10031_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_59_fu_10046_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_60_fu_10061_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_61_fu_10076_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_62_fu_10091_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_22s_22_4_1_U6504" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="mul_ln154_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_22s_22_4_1_U6505" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="mul_ln154_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_22s_22_4_1_U6506" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="mul_ln154_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_22s_22_4_1_U6507" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="mul_ln154_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_22s_22_4_1_U6508" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="mul_ln154_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_22s_22_4_1_U6509" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="mul_ln154_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_22s_22_4_1_U6510" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="mul_ln154_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_22s_22_4_1_U6511" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="mul_ln154_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_22_1_1_U6488" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="mul_ln153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_22s_22_4_1_U6504" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="add_ln153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_16_fu_10742_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="add_ln153_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U6496" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="mul_ln154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_fu_10781_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="add_ln154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_22_1_1_U6489" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="mul_ln153_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_22s_22_4_1_U6505" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="add_ln153_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_18_fu_10807_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="add_ln153_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U6497" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="mul_ln154_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_8_fu_10846_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="add_ln154_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_22_1_1_U6490" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="mul_ln153_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_22s_22_4_1_U6506" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="add_ln153_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_20_fu_10872_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="add_ln153_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U6498" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="mul_ln154_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_9_fu_10911_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="add_ln154_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_22_1_1_U6491" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="mul_ln153_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_22s_22_4_1_U6507" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="add_ln153_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_22_fu_10937_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="add_ln153_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U6499" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="mul_ln154_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_10_fu_10976_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="add_ln154_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_22_1_1_U6492" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="mul_ln153_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_22s_22_4_1_U6508" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="add_ln153_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_24_fu_11002_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="add_ln153_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U6500" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="mul_ln154_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_11_fu_11041_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="add_ln154_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_22_1_1_U6493" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="mul_ln153_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_22s_22_4_1_U6509" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="add_ln153_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_26_fu_11067_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="add_ln153_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U6501" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="mul_ln154_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_12_fu_11106_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="add_ln154_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_22_1_1_U6494" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="mul_ln153_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_22s_22_4_1_U6510" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="add_ln153_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_28_fu_11132_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="add_ln153_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U6502" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="mul_ln154_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_13_fu_11171_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="add_ln154_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_22_1_1_U6495" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="mul_ln153_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_22s_22_4_1_U6511" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="add_ln153_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_30_fu_11197_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="add_ln153_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U6503" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="mul_ln154_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_14_fu_11284_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="add_ln154_14"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dot_product_8ul_8ul_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.453</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>0</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>3097</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U7075" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:52" URAM="0" VARIABLE="s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U7077" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:52" URAM="0" VARIABLE="mul_ln52_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U7079" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:52" URAM="0" VARIABLE="mul_ln52_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U7081" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:52" URAM="0" VARIABLE="mul_ln52_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U7083" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:52" URAM="0" VARIABLE="mul_ln52_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U7085" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:52" URAM="0" VARIABLE="mul_ln52_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U7087" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:52" URAM="0" VARIABLE="mul_ln52_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U7089" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:52" URAM="0" VARIABLE="mul_ln52_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U7091" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:55" URAM="0" VARIABLE="mul_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U7093" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:55" URAM="0" VARIABLE="mul_ln55_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U7095" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:55" URAM="0" VARIABLE="mul_ln55_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U7097" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:55" URAM="0" VARIABLE="mul_ln55_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U7099" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:55" URAM="0" VARIABLE="mul_ln55_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U7101" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:55" URAM="0" VARIABLE="mul_ln55_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U7103" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:55" URAM="0" VARIABLE="mul_ln55_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U7105" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:55" URAM="0" VARIABLE="mul_ln55_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_1_fu_5726_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:73" URAM="0" VARIABLE="add_ln73_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_4_fu_5744_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:73" URAM="0" VARIABLE="add_ln73_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_7_fu_5762_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:73" URAM="0" VARIABLE="add_ln73_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_8_fu_5768_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:73" URAM="0" VARIABLE="add_ln73_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_11_fu_5786_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:73" URAM="0" VARIABLE="add_ln73_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_3_fu_5826_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:75" URAM="0" VARIABLE="add_ln75_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_6_fu_5844_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:75" URAM="0" VARIABLE="add_ln75_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_9_fu_5862_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:75" URAM="0" VARIABLE="add_ln75_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_10_fu_5868_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:75" URAM="0" VARIABLE="add_ln75_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_13_fu_5886_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:75" URAM="0" VARIABLE="add_ln75_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ap_return" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:75" URAM="0" VARIABLE="add_ln75_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_1</Name>
            <Loops>
                <OUTTER_LOOP_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>8.125</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUTTER_LOOP_1>
                        <Name>OUTTER_LOOP_1</Name>
                        <Slack>14.60</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_dot_product_8ul_8ul_1_fu_4348</Instance>
                        </InstanceList>
                    </OUTTER_LOOP_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>53</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3182</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTTER_LOOP_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_5443_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:96" URAM="0" VARIABLE="add_ln96"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_146</Name>
            <Loops>
                <OUTTER_LOOP_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>8.250</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUTTER_LOOP_1>
                        <Name>OUTTER_LOOP_1</Name>
                        <Slack>14.60</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_dot_product_8ul_8ul_1_fu_4348</Instance>
                        </InstanceList>
                    </OUTTER_LOOP_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>54</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3186</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTTER_LOOP_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_5472_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:96" URAM="0" VARIABLE="add_ln96"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_147</Name>
            <Loops>
                <OUTTER_LOOP_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>8.250</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUTTER_LOOP_1>
                        <Name>OUTTER_LOOP_1</Name>
                        <Slack>14.60</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_dot_product_8ul_8ul_1_fu_4346</Instance>
                        </InstanceList>
                    </OUTTER_LOOP_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>54</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3186</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTTER_LOOP_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_5466_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:96" URAM="0" VARIABLE="add_ln96"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_148</Name>
            <Loops>
                <OUTTER_LOOP_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>8.242</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUTTER_LOOP_1>
                        <Name>OUTTER_LOOP_1</Name>
                        <Slack>14.60</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_dot_product_8ul_8ul_1_fu_4348</Instance>
                        </InstanceList>
                    </OUTTER_LOOP_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>55</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3187</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTTER_LOOP_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_5472_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:96" URAM="0" VARIABLE="add_ln96"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_149</Name>
            <Loops>
                <OUTTER_LOOP_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>8.242</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUTTER_LOOP_1>
                        <Name>OUTTER_LOOP_1</Name>
                        <Slack>14.60</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_dot_product_8ul_8ul_1_fu_4346</Instance>
                        </InstanceList>
                    </OUTTER_LOOP_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>55</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3214</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTTER_LOOP_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_5465_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:96" URAM="0" VARIABLE="add_ln96"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_150</Name>
            <Loops>
                <OUTTER_LOOP_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>8.242</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUTTER_LOOP_1>
                        <Name>OUTTER_LOOP_1</Name>
                        <Slack>14.60</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_dot_product_8ul_8ul_1_fu_4346</Instance>
                        </InstanceList>
                    </OUTTER_LOOP_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>55</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3214</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTTER_LOOP_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_5465_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:96" URAM="0" VARIABLE="add_ln96"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_151</Name>
            <Loops>
                <OUTTER_LOOP_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>8.250</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUTTER_LOOP_1>
                        <Name>OUTTER_LOOP_1</Name>
                        <Slack>14.60</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_dot_product_8ul_8ul_1_fu_4346</Instance>
                        </InstanceList>
                    </OUTTER_LOOP_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>54</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3186</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTTER_LOOP_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_5466_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:96" URAM="0" VARIABLE="add_ln96"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_152</Name>
            <Loops>
                <OUTTER_LOOP_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>8.234</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUTTER_LOOP_1>
                        <Name>OUTTER_LOOP_1</Name>
                        <Slack>14.60</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_dot_product_8ul_8ul_1_fu_4348</Instance>
                        </InstanceList>
                    </OUTTER_LOOP_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>56</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3217</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTTER_LOOP_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_5471_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:96" URAM="0" VARIABLE="add_ln96"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LSTM_8ul_8ul_8ul_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>8.250</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.240 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.240 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.240 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>152</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>8</UTIL_DSP>
                    <FF>1314</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>29051</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>12</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_fu_13672_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_1_fu_13679_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_2_fu_13686_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_3_fu_13693_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_4_fu_13700_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_5_fu_13707_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_6_fu_13714_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_7_fu_13721_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_8_fu_14064_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_9_fu_14071_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_10_fu_14078_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_11_fu_14085_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_12_fu_14092_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_13_fu_14099_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_14_fu_14106_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_15_fu_14113_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_16_fu_13872_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_17_fu_13879_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_18_fu_13886_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_19_fu_13893_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_20_fu_13900_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_21_fu_13907_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_22_fu_13914_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_23_fu_13921_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_24_fu_13728_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_25_fu_13735_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_26_fu_13742_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_27_fu_13749_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_28_fu_13756_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_29_fu_13763_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_30_fu_13770_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_31_fu_13777_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:131" URAM="0" VARIABLE="add_ln131_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_22s_22_4_1_U11939" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="mul_ln154_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_22s_22_4_1_U11940" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="mul_ln154_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_22s_22_4_1_U11941" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="mul_ln154_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_22s_22_4_1_U11942" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="mul_ln154_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_22s_22_4_1_U11943" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="mul_ln154_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_22s_22_4_1_U11944" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="mul_ln154_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_22s_22_4_1_U11945" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="mul_ln154_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_22s_22_4_1_U11946" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="mul_ln154_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_22_1_1_U11923" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="mul_ln153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_22s_22_4_1_U11939" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="add_ln153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_1_fu_14172_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="add_ln153_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U11931" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="mul_ln154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_fu_14211_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="add_ln154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_22_1_1_U11924" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="mul_ln153_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_22s_22_4_1_U11940" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="add_ln153_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_3_fu_14237_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="add_ln153_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U11932" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="mul_ln154_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_1_fu_14276_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="add_ln154_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_22_1_1_U11925" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="mul_ln153_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_22s_22_4_1_U11941" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="add_ln153_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_5_fu_14302_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="add_ln153_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U11933" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="mul_ln154_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_2_fu_14341_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="add_ln154_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_22_1_1_U11926" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="mul_ln153_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_22s_22_4_1_U11942" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="add_ln153_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_7_fu_14367_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="add_ln153_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U11934" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="mul_ln154_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_3_fu_14406_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="add_ln154_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_22_1_1_U11927" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="mul_ln153_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_22s_22_4_1_U11943" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="add_ln153_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_9_fu_14432_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="add_ln153_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U11935" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="mul_ln154_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_4_fu_14471_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="add_ln154_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_22_1_1_U11928" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="mul_ln153_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_22s_22_4_1_U11944" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="add_ln153_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_11_fu_14497_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="add_ln153_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U11936" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="mul_ln154_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_5_fu_14536_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="add_ln154_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_22_1_1_U11929" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="mul_ln153_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_22s_22_4_1_U11945" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="add_ln153_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_13_fu_14562_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="add_ln153_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U11937" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="mul_ln154_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_6_fu_14601_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="add_ln154_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_22_1_1_U11930" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="mul_ln153_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_22s_22_4_1_U11946" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="add_ln153_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_15_fu_14627_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:153" URAM="0" VARIABLE="add_ln153_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_12s_24_1_1_U11938" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="mul_ln154_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_7_fu_14666_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:154" URAM="0" VARIABLE="add_ln154_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>29</Best-caseLatency>
                    <Average-caseLatency>1151</Average-caseLatency>
                    <Worst-caseLatency>2273</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>45.460 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>30 ~ 2274</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>304</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>17</UTIL_DSP>
                    <FF>36536</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>84487</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>36</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_fu_10663_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:251" URAM="0" VARIABLE="add_ln251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_fu_10669_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:258" URAM="0" VARIABLE="add_ln258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_fu_10675_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:267" URAM="0" VARIABLE="add_ln267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_1_fu_10700_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:267" URAM="0" VARIABLE="add_ln267_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_2_fu_10725_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:267" URAM="0" VARIABLE="add_ln267_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_3_fu_10750_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:267" URAM="0" VARIABLE="add_ln267_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_4_fu_10775_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:267" URAM="0" VARIABLE="add_ln267_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_5_fu_10800_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:267" URAM="0" VARIABLE="add_ln267_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_6_fu_10825_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:267" URAM="0" VARIABLE="add_ln267_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_7_fu_10850_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:267" URAM="0" VARIABLE="add_ln267_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_8_fu_10875_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:267" URAM="0" VARIABLE="add_ln267_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_9_fu_10904_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:267" URAM="0" VARIABLE="add_ln267_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_10_fu_10939_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:267" URAM="0" VARIABLE="add_ln267_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_11_fu_10974_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:267" URAM="0" VARIABLE="add_ln267_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_12_fu_11009_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:267" URAM="0" VARIABLE="add_ln267_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_13_fu_11044_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:267" URAM="0" VARIABLE="add_ln267_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_14_fu_11079_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:267" URAM="0" VARIABLE="add_ln267_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_15_fu_11114_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:267" URAM="0" VARIABLE="add_ln267_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_16_fu_11149_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:267" URAM="0" VARIABLE="add_ln267_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_17_fu_11184_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:267" URAM="0" VARIABLE="add_ln267_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_18_fu_11219_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:267" URAM="0" VARIABLE="add_ln267_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_19_fu_11254_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:267" URAM="0" VARIABLE="add_ln267_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_20_fu_11289_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:267" URAM="0" VARIABLE="add_ln267_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_21_fu_11324_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:267" URAM="0" VARIABLE="add_ln267_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_22_fu_11359_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:267" URAM="0" VARIABLE="add_ln267_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_23_fu_11394_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:267" URAM="0" VARIABLE="add_ln267_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_24_fu_11429_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:267" URAM="0" VARIABLE="add_ln267_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_25_fu_11464_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:267" URAM="0" VARIABLE="add_ln267_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_26_fu_11499_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:267" URAM="0" VARIABLE="add_ln267_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_27_fu_11534_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:267" URAM="0" VARIABLE="add_ln267_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_28_fu_11569_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:267" URAM="0" VARIABLE="add_ln267_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_29_fu_11604_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:267" URAM="0" VARIABLE="add_ln267_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_30_fu_11639_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:267" URAM="0" VARIABLE="add_ln267_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_31_fu_11674_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:267" URAM="0" VARIABLE="add_ln267_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_fu_11715_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:276" URAM="0" VARIABLE="add_ln276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_1_fu_11750_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:276" URAM="0" VARIABLE="add_ln276_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_2_fu_11785_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:276" URAM="0" VARIABLE="add_ln276_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_3_fu_11820_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:276" URAM="0" VARIABLE="add_ln276_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_4_fu_11855_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:276" URAM="0" VARIABLE="add_ln276_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_5_fu_11890_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:276" URAM="0" VARIABLE="add_ln276_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_6_fu_11925_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:276" URAM="0" VARIABLE="add_ln276_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_7_fu_11960_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:276" URAM="0" VARIABLE="add_ln276_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_8_fu_11995_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:276" URAM="0" VARIABLE="add_ln276_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_9_fu_12024_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:276" URAM="0" VARIABLE="add_ln276_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_10_fu_12059_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:276" URAM="0" VARIABLE="add_ln276_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_11_fu_12094_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:276" URAM="0" VARIABLE="add_ln276_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_12_fu_12129_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:276" URAM="0" VARIABLE="add_ln276_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_13_fu_12164_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:276" URAM="0" VARIABLE="add_ln276_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_14_fu_12199_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:276" URAM="0" VARIABLE="add_ln276_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_15_fu_12234_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:276" URAM="0" VARIABLE="add_ln276_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_16_fu_12269_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:276" URAM="0" VARIABLE="add_ln276_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_17_fu_12304_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:276" URAM="0" VARIABLE="add_ln276_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_18_fu_12339_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:276" URAM="0" VARIABLE="add_ln276_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_19_fu_12374_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:276" URAM="0" VARIABLE="add_ln276_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_20_fu_12409_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:276" URAM="0" VARIABLE="add_ln276_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_21_fu_12444_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:276" URAM="0" VARIABLE="add_ln276_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_22_fu_12479_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:276" URAM="0" VARIABLE="add_ln276_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_23_fu_12514_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:276" URAM="0" VARIABLE="add_ln276_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_24_fu_12549_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:276" URAM="0" VARIABLE="add_ln276_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_25_fu_12584_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:276" URAM="0" VARIABLE="add_ln276_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_26_fu_12619_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:276" URAM="0" VARIABLE="add_ln276_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_27_fu_12654_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:276" URAM="0" VARIABLE="add_ln276_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_28_fu_12689_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:276" URAM="0" VARIABLE="add_ln276_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_29_fu_12724_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:276" URAM="0" VARIABLE="add_ln276_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_30_fu_12759_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:276" URAM="0" VARIABLE="add_ln276_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_31_fu_12794_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:276" URAM="0" VARIABLE="add_ln276_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln277_fu_12825_p2" SOURCE="hardware_accelerator/src/LSTM_accelerator.cc:277" URAM="0" VARIABLE="add_ln277"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_cosim trace_level="all"/>
        <config_dataflow default_channel="fifo" fifo_depth="256" scalar_fifo_depth="256" task_level_fifo_depth="256"/>
        <config_export flow="syn" vivado_clock="10"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="myparams" index="0" direction="in" srcType="params_struct*" srcSize="26112">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="myparams_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="myparams_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="inp" index="1" direction="in" srcType="ap_fixed&lt;12, 2, AP_RND, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="inp_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inp_PORTB" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out" index="2" direction="out" srcType="ap_fixed&lt;12, 2, AP_RND, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="out_r_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="out_r_PORTB" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="init_params" index="3" direction="in" srcType="ap_int&lt;32&gt;" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="init_params" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="store_result" index="4" direction="in" srcType="ap_int&lt;32&gt;" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="store_result" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="myparams_1" access="W" description="Data signal of myparams" range="32">
                    <fields>
                        <field offset="0" width="32" name="myparams" access="W" description="Bit 31 to 0 of myparams"/>
                    </fields>
                </register>
                <register offset="0x14" name="myparams_2" access="W" description="Data signal of myparams" range="32">
                    <fields>
                        <field offset="0" width="32" name="myparams" access="W" description="Bit 63 to 32 of myparams"/>
                    </fields>
                </register>
                <register offset="0x1c" name="init_params" access="W" description="Data signal of init_params" range="32">
                    <fields>
                        <field offset="0" width="32" name="init_params" access="W" description="Bit 31 to 0 of init_params"/>
                    </fields>
                </register>
                <register offset="0x24" name="store_result" access="W" description="Data signal of store_result" range="32">
                    <fields>
                        <field offset="0" width="32" name="store_result" access="W" description="Bit 31 to 0 of store_result"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="myparams"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="init_params"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="36" argName="store_result"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="myparams"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="26112" final_bitwidth="16" argName="myparams"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inp_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="16" addrWidth="32" portPrefix="inp_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">16</busParam>
                <busParam busParamName="MEM_SIZE">2</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inp_Addr_A">ADDR</portMap>
                <portMap portMapName="inp_EN_A">EN</portMap>
                <portMap portMapName="inp_WEN_A">WE</portMap>
                <portMap portMapName="inp_Din_A">DIN</portMap>
                <portMap portMapName="inp_Dout_A">DOUT</portMap>
                <portMap portMapName="inp_Clk_A">CLK</portMap>
                <portMap portMapName="inp_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>inp_Addr_A</port>
                <port>inp_Clk_A</port>
                <port>inp_Din_A</port>
                <port>inp_Dout_A</port>
                <port>inp_EN_A</port>
                <port>inp_Rst_A</port>
                <port>inp_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inp"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inp_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="16" addrWidth="32" portPrefix="inp_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">16</busParam>
                <busParam busParamName="MEM_SIZE">2</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inp_Addr_B">ADDR</portMap>
                <portMap portMapName="inp_EN_B">EN</portMap>
                <portMap portMapName="inp_WEN_B">WE</portMap>
                <portMap portMapName="inp_Din_B">DIN</portMap>
                <portMap portMapName="inp_Dout_B">DOUT</portMap>
                <portMap portMapName="inp_Clk_B">CLK</portMap>
                <portMap portMapName="inp_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>inp_Addr_B</port>
                <port>inp_Clk_B</port>
                <port>inp_Din_B</port>
                <port>inp_Dout_B</port>
                <port>inp_EN_B</port>
                <port>inp_Rst_B</port>
                <port>inp_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inp"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_r_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="16" addrWidth="32" portPrefix="out_r_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">16</busParam>
                <busParam busParamName="MEM_SIZE">2</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="out_r_Addr_A">ADDR</portMap>
                <portMap portMapName="out_r_EN_A">EN</portMap>
                <portMap portMapName="out_r_WEN_A">WE</portMap>
                <portMap portMapName="out_r_Din_A">DIN</portMap>
                <portMap portMapName="out_r_Dout_A">DOUT</portMap>
                <portMap portMapName="out_r_Clk_A">CLK</portMap>
                <portMap portMapName="out_r_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>out_r_Addr_A</port>
                <port>out_r_Clk_A</port>
                <port>out_r_Din_A</port>
                <port>out_r_Dout_A</port>
                <port>out_r_EN_A</port>
                <port>out_r_Rst_A</port>
                <port>out_r_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_r_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="16" addrWidth="32" portPrefix="out_r_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">16</busParam>
                <busParam busParamName="MEM_SIZE">2</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="out_r_Addr_B">ADDR</portMap>
                <portMap portMapName="out_r_EN_B">EN</portMap>
                <portMap portMapName="out_r_WEN_B">WE</portMap>
                <portMap portMapName="out_r_Din_B">DIN</portMap>
                <portMap portMapName="out_r_Dout_B">DOUT</portMap>
                <portMap portMapName="out_r_Clk_B">CLK</portMap>
                <portMap portMapName="out_r_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>out_r_Addr_B</port>
                <port>out_r_Clk_B</port>
                <port>out_r_Din_B</port>
                <port>out_r_Dout_B</port>
                <port>out_r_EN_B</port>
                <port>out_r_Rst_B</port>
                <port>out_r_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem">26112 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=2</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">myparams_1, 0x10, 32, W, Data signal of myparams, </column>
                    <column name="s_axi_control">myparams_2, 0x14, 32, W, Data signal of myparams, </column>
                    <column name="s_axi_control">init_params, 0x1c, 32, W, Data signal of init_params, </column>
                    <column name="s_axi_control">store_result, 0x24, 32, W, Data signal of store_result, </column>
                </table>
            </item>
            <item name="BRAM">
                <table>
                    <keys size="3">Interface, Data Width, Address Width</keys>
                    <column name="inp_PORTA">16, 32</column>
                    <column name="inp_PORTB">16, 32</column>
                    <column name="out_r_PORTA">16, 32</column>
                    <column name="out_r_PORTB">16, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="myparams">in, params_struct*</column>
                    <column name="inp">in, ap_fixed&lt;12 2 AP_RND AP_WRAP 0&gt;*</column>
                    <column name="out">out, ap_fixed&lt;12 2 AP_RND AP_WRAP 0&gt;*</column>
                    <column name="init_params">in, ap_int&lt;32&gt;</column>
                    <column name="store_result">in, ap_int&lt;32&gt;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="myparams">m_axi_gmem, interface, , </column>
                    <column name="myparams">s_axi_control, register, offset, name=myparams_1 offset=0x10 range=32</column>
                    <column name="myparams">s_axi_control, register, offset, name=myparams_2 offset=0x14 range=32</column>
                    <column name="inp">inp_PORTA, interface, , </column>
                    <column name="inp">inp_PORTB, interface, , </column>
                    <column name="out">out_r_PORTA, interface, , </column>
                    <column name="out">out_r_PORTB, interface, , </column>
                    <column name="init_params">s_axi_control, register, , name=init_params offset=0x1c range=32</column>
                    <column name="store_result">s_axi_control, register, , name=store_result offset=0x24 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem">read, 32, 16, load_biases3_matrix, hardware_accelerator/src/LSTM_accelerator.cc:277:22</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem">myparams, hardware_accelerator/src/LSTM_accelerator.cc:244:37, read, Fail, , load_weight1_matrix_inner_loop, hardware_accelerator/src/LSTM_accelerator.cc:242:33, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem">myparams, hardware_accelerator/src/LSTM_accelerator.cc:251:29, read, Fail, , load_weight2_matrix_inner_loop, hardware_accelerator/src/LSTM_accelerator.cc:249:33, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem">myparams, hardware_accelerator/src/LSTM_accelerator.cc:258:25, read, Fail, , load_weight3_matrix_inner_loop, hardware_accelerator/src/LSTM_accelerator.cc:256:33, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem">myparams, hardware_accelerator/src/LSTM_accelerator.cc:280:36, read, Widen Fail, , load_biases3_matrix, hardware_accelerator/src/LSTM_accelerator.cc:277:22, 214-353, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">myparams, hardware_accelerator/src/LSTM_accelerator.cc:280:36, read, Inferred, 32, load_biases3_matrix, hardware_accelerator/src/LSTM_accelerator.cc:277:22, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="array_partition" location="hardware_accelerator/src/LSTM_accelerator.cc:41" status="valid" parentFunction="dot_product" variable="A" isDirective="0" options="dim=2 type=complete variable=A"/>
        <Pragma type="array_partition" location="hardware_accelerator/src/LSTM_accelerator.cc:42" status="valid" parentFunction="dot_product" variable="A" isDirective="0" options="dim=1 type=complete variable=A"/>
        <Pragma type="array_partition" location="hardware_accelerator/src/LSTM_accelerator.cc:43" status="valid" parentFunction="dot_product" variable="B_1" isDirective="0" options="variable=B_1 type=complete"/>
        <Pragma type="array_partition" location="hardware_accelerator/src/LSTM_accelerator.cc:44" status="valid" parentFunction="dot_product" variable="B_2" isDirective="0" options="variable=B_2 type=complete"/>
        <Pragma type="unroll" location="hardware_accelerator/src/LSTM_accelerator.cc:51" status="valid" parentFunction="dot_product" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="hardware_accelerator/src/LSTM_accelerator.cc:54" status="valid" parentFunction="dot_product" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="hardware_accelerator/src/LSTM_accelerator.cc:81" status="valid" parentFunction="matrix_top" variable="A_t" isDirective="0" options="dim=1 type=complete variable=A_t"/>
        <Pragma type="array_partition" location="hardware_accelerator/src/LSTM_accelerator.cc:82" status="valid" parentFunction="matrix_top" variable="A_t" isDirective="0" options="dim=2 type=complete variable=A_t"/>
        <Pragma type="array_partition" location="hardware_accelerator/src/LSTM_accelerator.cc:83" status="valid" parentFunction="matrix_top" variable="C_t" isDirective="0" options="dim=1 type=complete variable=C_t"/>
        <Pragma type="array_partition" location="hardware_accelerator/src/LSTM_accelerator.cc:84" status="valid" parentFunction="matrix_top" variable="B_1" isDirective="0" options="variable=B_1 type=complete"/>
        <Pragma type="array_partition" location="hardware_accelerator/src/LSTM_accelerator.cc:85" status="valid" parentFunction="matrix_top" variable="B_2" isDirective="0" options="variable=B_2 type=complete"/>
        <Pragma type="unroll" location="hardware_accelerator/src/LSTM_accelerator.cc:89" status="valid" parentFunction="matrix_top" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="hardware_accelerator/src/LSTM_accelerator.cc:117" status="valid" parentFunction="lstm" variable="output_vectors" isDirective="0" options="dim=1 type=complete variable=output_vectors"/>
        <Pragma type="array_partition" location="hardware_accelerator/src/LSTM_accelerator.cc:118" status="valid" parentFunction="lstm" variable="cell_state" isDirective="0" options="dim=1 type=complete variable=cell_state"/>
        <Pragma type="array_partition" location="hardware_accelerator/src/LSTM_accelerator.cc:119" status="valid" parentFunction="lstm" variable="hidden_state" isDirective="0" options="dim=1 type=complete variable=hidden_state"/>
        <Pragma type="unroll" location="hardware_accelerator/src/LSTM_accelerator.cc:130" status="valid" parentFunction="lstm" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="hardware_accelerator/src/LSTM_accelerator.cc:144" status="valid" parentFunction="lstm" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="hardware_accelerator/src/LSTM_accelerator.cc:171" status="valid" parentFunction="network_top" variable="myparams" isDirective="0" options="mode=m_axi depth=256 port=myparams"/>
        <Pragma type="interface" location="hardware_accelerator/src/LSTM_accelerator.cc:172" status="valid" parentFunction="network_top" variable="init_params" isDirective="0" options="mode=s_axilite bundle=control port=init_params"/>
        <Pragma type="interface" location="hardware_accelerator/src/LSTM_accelerator.cc:173" status="valid" parentFunction="network_top" variable="store_result" isDirective="0" options="mode=s_axilite bundle=control port=store_result"/>
        <Pragma type="interface" location="hardware_accelerator/src/LSTM_accelerator.cc:174" status="valid" parentFunction="network_top" variable="return" isDirective="0" options="mode=s_axilite bundle=control port=return"/>
        <Pragma type="interface" location="hardware_accelerator/src/LSTM_accelerator.cc:181" status="valid" parentFunction="network_top" variable="out" isDirective="0" options="mode=bram port=out"/>
        <Pragma type="interface" location="hardware_accelerator/src/LSTM_accelerator.cc:182" status="valid" parentFunction="network_top" variable="inp" isDirective="0" options="mode=bram port=inp"/>
        <Pragma type="array_partition" location="hardware_accelerator/src/LSTM_accelerator.cc:187" status="valid" parentFunction="network_top" variable="weights1" isDirective="0" options="dim=2 type=complete variable=weights1"/>
        <Pragma type="array_partition" location="hardware_accelerator/src/LSTM_accelerator.cc:188" status="valid" parentFunction="network_top" variable="weights1" isDirective="0" options="dim=1 type=complete variable=weights1"/>
        <Pragma type="array_partition" location="hardware_accelerator/src/LSTM_accelerator.cc:190" status="valid" parentFunction="network_top" variable="weights2" isDirective="0" options="dim=2 type=complete variable=weights2"/>
        <Pragma type="array_partition" location="hardware_accelerator/src/LSTM_accelerator.cc:191" status="valid" parentFunction="network_top" variable="weights2" isDirective="0" options="dim=1 type=complete variable=weights2"/>
        <Pragma type="array_partition" location="hardware_accelerator/src/LSTM_accelerator.cc:193" status="valid" parentFunction="network_top" variable="weights3" isDirective="0" options="dim=2 type=complete variable=weights3"/>
        <Pragma type="array_partition" location="hardware_accelerator/src/LSTM_accelerator.cc:194" status="valid" parentFunction="network_top" variable="weights3" isDirective="0" options="dim=1 type=complete variable=weights3"/>
        <Pragma type="array_partition" location="hardware_accelerator/src/LSTM_accelerator.cc:197" status="valid" parentFunction="network_top" variable="biases1" isDirective="0" options="dim=2 type=complete variable=biases1"/>
        <Pragma type="array_partition" location="hardware_accelerator/src/LSTM_accelerator.cc:198" status="valid" parentFunction="network_top" variable="biases1" isDirective="0" options="dim=1 type=complete variable=biases1"/>
        <Pragma type="array_partition" location="hardware_accelerator/src/LSTM_accelerator.cc:200" status="valid" parentFunction="network_top" variable="biases2" isDirective="0" options="dim=2 type=complete variable=biases2"/>
        <Pragma type="array_partition" location="hardware_accelerator/src/LSTM_accelerator.cc:201" status="valid" parentFunction="network_top" variable="biases2" isDirective="0" options="dim=1 type=complete variable=biases2"/>
        <Pragma type="array_partition" location="hardware_accelerator/src/LSTM_accelerator.cc:203" status="valid" parentFunction="network_top" variable="biases3" isDirective="0" options="dim=2 type=complete variable=biases3"/>
        <Pragma type="array_partition" location="hardware_accelerator/src/LSTM_accelerator.cc:204" status="valid" parentFunction="network_top" variable="biases3" isDirective="0" options="dim=1 type=complete variable=biases3"/>
        <Pragma type="array_partition" location="hardware_accelerator/src/LSTM_accelerator.cc:207" status="valid" parentFunction="network_top" variable="hidden_state1" isDirective="0" options="dim=1 type=complete variable=hidden_state1"/>
        <Pragma type="array_partition" location="hardware_accelerator/src/LSTM_accelerator.cc:209" status="valid" parentFunction="network_top" variable="hidden_state2" isDirective="0" options="dim=1 type=complete variable=hidden_state2"/>
        <Pragma type="array_partition" location="hardware_accelerator/src/LSTM_accelerator.cc:211" status="valid" parentFunction="network_top" variable="hidden_state3" isDirective="0" options="dim=1 type=complete variable=hidden_state3"/>
        <Pragma type="array_partition" location="hardware_accelerator/src/LSTM_accelerator.cc:213" status="valid" parentFunction="network_top" variable="cell_state1" isDirective="0" options="dim=1 type=complete variable=cell_state1"/>
        <Pragma type="array_partition" location="hardware_accelerator/src/LSTM_accelerator.cc:215" status="valid" parentFunction="network_top" variable="cell_state2" isDirective="0" options="dim=1 type=complete variable=cell_state2"/>
        <Pragma type="array_partition" location="hardware_accelerator/src/LSTM_accelerator.cc:217" status="valid" parentFunction="network_top" variable="cell_state3" isDirective="0" options="dim=1 type=complete variable=cell_state3"/>
        <Pragma type="array_partition" location="hardware_accelerator/src/LSTM_accelerator.cc:220" status="valid" parentFunction="network_top" variable="inp_internal" isDirective="0" options="dim=1 type=complete variable=inp_internal"/>
        <Pragma type="array_partition" location="hardware_accelerator/src/LSTM_accelerator.cc:224" status="valid" parentFunction="network_top" variable="output1" isDirective="0" options="dim=1 type=complete variable=output1"/>
        <Pragma type="array_partition" location="hardware_accelerator/src/LSTM_accelerator.cc:226" status="valid" parentFunction="network_top" variable="output2" isDirective="0" options="dim=1 type=complete variable=output2"/>
        <Pragma type="unroll" location="hardware_accelerator/src/LSTM_accelerator.cc:240" status="valid" parentFunction="network_top" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="hardware_accelerator/src/LSTM_accelerator.cc:247" status="valid" parentFunction="network_top" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="hardware_accelerator/src/LSTM_accelerator.cc:254" status="valid" parentFunction="network_top" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="hardware_accelerator/src/LSTM_accelerator.cc:264" status="valid" parentFunction="network_top" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="hardware_accelerator/src/LSTM_accelerator.cc:273" status="valid" parentFunction="network_top" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="hardware_accelerator/src/LSTM_accelerator.cc:284" status="valid" parentFunction="network_top" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="hardware_accelerator/src/LSTM_accelerator.cc:294" status="valid" parentFunction="network_top" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

