<!doctype html>
<html lang="en" dir="ltr" class="docs-wrapper docs-doc-page docs-version-current plugin-docs plugin-id-default docs-doc-id-fabric/verification/verification_fifo_arb" data-has-hydrated="false">
<head>
<meta charset="UTF-8">
<meta name="generator" content="Docusaurus v2.4.3">
<title data-rh="true">verification_fifo_arb | FPGA Multi-Agent FabrIc Architecture </title><meta data-rh="true" name="viewport" content="width=device-width,initial-scale=1"><meta data-rh="true" name="twitter:card" content="summary_large_image"><meta data-rh="true" property="og:url" content="https://fpga-mafia.github.io /fpga_mafia_wiki/docs/fabric/verification/verification_fifo_arb"><meta data-rh="true" name="docusaurus_locale" content="en"><meta data-rh="true" name="docsearch:language" content="en"><meta data-rh="true" name="docusaurus_version" content="current"><meta data-rh="true" name="docusaurus_tag" content="docs-default-current"><meta data-rh="true" name="docsearch:version" content="current"><meta data-rh="true" name="docsearch:docusaurus_tag" content="docs-default-current"><meta data-rh="true" property="og:title" content="verification_fifo_arb | FPGA Multi-Agent FabrIc Architecture "><meta data-rh="true" name="description" content="Strategy"><meta data-rh="true" property="og:description" content="Strategy"><link data-rh="true" rel="icon" href="/fpga_mafia_wiki/img/favicon.ico"><link data-rh="true" rel="canonical" href="https://fpga-mafia.github.io /fpga_mafia_wiki/docs/fabric/verification/verification_fifo_arb"><link data-rh="true" rel="alternate" href="https://fpga-mafia.github.io /fpga_mafia_wiki/docs/fabric/verification/verification_fifo_arb" hreflang="en"><link data-rh="true" rel="alternate" href="https://fpga-mafia.github.io /fpga_mafia_wiki/docs/fabric/verification/verification_fifo_arb" hreflang="x-default"><link rel="alternate" type="application/rss+xml" href="/fpga_mafia_wiki/blog/rss.xml" title="FPGA Multi-Agent FabrIc Architecture  RSS Feed">
<link rel="alternate" type="application/atom+xml" href="/fpga_mafia_wiki/blog/atom.xml" title="FPGA Multi-Agent FabrIc Architecture  Atom Feed"><link rel="stylesheet" href="/fpga_mafia_wiki/assets/css/styles.7948e28b.css">
<link rel="preload" href="/fpga_mafia_wiki/assets/js/runtime~main.1492fb77.js" as="script">
<link rel="preload" href="/fpga_mafia_wiki/assets/js/main.c1821f06.js" as="script">
</head>
<body class="navigation-with-keyboard">
<script>!function(){function t(t){document.documentElement.setAttribute("data-theme",t)}var e=function(){var t=null;try{t=new URLSearchParams(window.location.search).get("docusaurus-theme")}catch(t){}return t}()||function(){var t=null;try{t=localStorage.getItem("theme")}catch(t){}return t}();t(null!==e?e:"light")}()</script><div id="__docusaurus">
<div role="region" aria-label="Skip to main content"><a class="skipToContent_fXgn" href="#__docusaurus_skipToContent_fallback">Skip to main content</a></div><nav aria-label="Main" class="navbar navbar--fixed-top"><div class="navbar__inner"><div class="navbar__items"><button aria-label="Toggle navigation bar" aria-expanded="false" class="navbar__toggle clean-btn" type="button"><svg width="30" height="30" viewBox="0 0 30 30" aria-hidden="true"><path stroke="currentColor" stroke-linecap="round" stroke-miterlimit="10" stroke-width="2" d="M4 7h22M4 15h22M4 23h22"></path></svg></button><a class="navbar__brand" href="/fpga_mafia_wiki/"><div class="navbar__logo"><img src="/fpga_mafia_wiki/img/BIU.png" alt="BIU logo" class="themedImage_ToTc themedImage--light_HNdA"><img src="/fpga_mafia_wiki/img/BIU.png" alt="BIU logo" class="themedImage_ToTc themedImage--dark_i4oU"></div><b class="navbar__title text--truncate">FPGA MAFIA</b></a><a aria-current="page" class="navbar__item navbar__link navbar__link--active" href="/fpga_mafia_wiki/docs/fabric/intro">Fabric</a><a class="navbar__item navbar__link" href="/fpga_mafia_wiki/docs/rvc/intro">RISCV_Cores</a><a class="navbar__item navbar__link" href="/fpga_mafia_wiki/docs/cache/cache_intro">Cache</a><a class="navbar__item navbar__link" href="/fpga_mafia_wiki/docs/IPs/IPs_intro">IPs</a><a class="navbar__item navbar__link" href="/fpga_mafia_wiki/docs/fpga/fpga_intro">FPGA</a></div><div class="navbar__items navbar__items--right"><a class="navbar__item navbar__link" href="/fpga_mafia_wiki/docs/TFM/welcome">TFM</a><a class="navbar__item navbar__link" href="/fpga_mafia_wiki/docs/build_script/intro">MAFIA_Build</a><a href="https://github.com/amichai-bd/fpga_mafia" target="_blank" rel="noopener noreferrer" class="navbar__item navbar__link">GitHub - Project<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a><a href="https://github.com/amichai-bd/fpga_mafia_wiki" target="_blank" rel="noopener noreferrer" class="navbar__item navbar__link">GitHub - Wiki<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a><div class="toggle_vylO colorModeToggle_DEke"><button class="clean-btn toggleButton_gllP toggleButtonDisabled_aARS" type="button" disabled="" title="Switch between dark and light mode (currently light mode)" aria-label="Switch between dark and light mode (currently light mode)" aria-live="polite"><svg viewBox="0 0 24 24" width="24" height="24" class="lightToggleIcon_pyhR"><path fill="currentColor" d="M12,9c1.65,0,3,1.35,3,3s-1.35,3-3,3s-3-1.35-3-3S10.35,9,12,9 M12,7c-2.76,0-5,2.24-5,5s2.24,5,5,5s5-2.24,5-5 S14.76,7,12,7L12,7z M2,13l2,0c0.55,0,1-0.45,1-1s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S1.45,13,2,13z M20,13l2,0c0.55,0,1-0.45,1-1 s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S19.45,13,20,13z M11,2v2c0,0.55,0.45,1,1,1s1-0.45,1-1V2c0-0.55-0.45-1-1-1S11,1.45,11,2z M11,20v2c0,0.55,0.45,1,1,1s1-0.45,1-1v-2c0-0.55-0.45-1-1-1C11.45,19,11,19.45,11,20z M5.99,4.58c-0.39-0.39-1.03-0.39-1.41,0 c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0s0.39-1.03,0-1.41L5.99,4.58z M18.36,16.95 c-0.39-0.39-1.03-0.39-1.41,0c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0c0.39-0.39,0.39-1.03,0-1.41 L18.36,16.95z M19.42,5.99c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06c-0.39,0.39-0.39,1.03,0,1.41 s1.03,0.39,1.41,0L19.42,5.99z M7.05,18.36c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06 c-0.39,0.39-0.39,1.03,0,1.41s1.03,0.39,1.41,0L7.05,18.36z"></path></svg><svg viewBox="0 0 24 24" width="24" height="24" class="darkToggleIcon_wfgR"><path fill="currentColor" d="M9.37,5.51C9.19,6.15,9.1,6.82,9.1,7.5c0,4.08,3.32,7.4,7.4,7.4c0.68,0,1.35-0.09,1.99-0.27C17.45,17.19,14.93,19,12,19 c-3.86,0-7-3.14-7-7C5,9.07,6.81,6.55,9.37,5.51z M12,3c-4.97,0-9,4.03-9,9s4.03,9,9,9s9-4.03,9-9c0-0.46-0.04-0.92-0.1-1.36 c-0.98,1.37-2.58,2.26-4.4,2.26c-2.98,0-5.4-2.42-5.4-5.4c0-1.81,0.89-3.42,2.26-4.4C12.92,3.04,12.46,3,12,3L12,3z"></path></svg></button></div><div class="searchBox_ZlJk"></div></div></div><div role="presentation" class="navbar-sidebar__backdrop"></div></nav><div id="__docusaurus_skipToContent_fallback" class="main-wrapper mainWrapper_z2l0 docsWrapper_BCFX"><button aria-label="Scroll back to top" class="clean-btn theme-back-to-top-button backToTopButton_sjWU" type="button"></button><div class="docPage__5DB"><aside class="theme-doc-sidebar-container docSidebarContainer_b6E3"><div class="sidebarViewport_Xe31"><div class="sidebar_njMd"><nav aria-label="Docs sidebar" class="menu thin-scrollbar menu_SIkG"><ul class="theme-doc-sidebar-menu menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/fpga_mafia_wiki/docs/fabric/intro">intro</a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/fpga_mafia_wiki/docs/fabric/MAS_fabric/mas_intro">Fabric HAS</a><button aria-label="Toggle the collapsible sidebar category &#x27;Fabric HAS&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/fpga_mafia_wiki/docs/fabric/MAS_router/mas_intro">Router HAS</a><button aria-label="Toggle the collapsible sidebar category &#x27;Router HAS&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--active" aria-expanded="true" href="/fpga_mafia_wiki/docs/fabric/verification/verification_intro">Fabric Verification</a><button aria-label="Toggle the collapsible sidebar category &#x27;Fabric Verification&#x27;" type="button" class="clean-btn menu__caret"></button></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/fpga_mafia_wiki/docs/fabric/verification/verification_fabric">verification_fabric</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link menu__link--active" aria-current="page" tabindex="0" href="/fpga_mafia_wiki/docs/fabric/verification/verification_fifo_arb">verification_fifo_arb</a></li></ul></li></ul></nav></div></div></aside><main class="docMainContainer_gTbr"><div class="container padding-top--md padding-bottom--lg"><div class="row"><div class="col docItemCol_VOVn"><div class="docItemContainer_Djhp"><article><nav class="theme-doc-breadcrumbs breadcrumbsContainer_Z_bl" aria-label="Breadcrumbs"><ul class="breadcrumbs" itemscope="" itemtype="https://schema.org/BreadcrumbList"><li class="breadcrumbs__item"><a aria-label="Home page" class="breadcrumbs__link" href="/fpga_mafia_wiki/"><svg viewBox="0 0 24 24" class="breadcrumbHomeIcon_YNFT"><path d="M10 19v-5h4v5c0 .55.45 1 1 1h3c.55 0 1-.45 1-1v-7h1.7c.46 0 .68-.57.33-.87L12.67 3.6c-.38-.34-.96-.34-1.34 0l-8.36 7.53c-.34.3-.13.87.33.87H5v7c0 .55.45 1 1 1h3c.55 0 1-.45 1-1z" fill="currentColor"></path></svg></a></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item"><a class="breadcrumbs__link" itemprop="item" href="/fpga_mafia_wiki/docs/fabric/verification/verification_intro"><span itemprop="name">Fabric Verification</span></a><meta itemprop="position" content="1"></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item breadcrumbs__item--active"><span class="breadcrumbs__link" itemprop="name">verification_fifo_arb</span><meta itemprop="position" content="2"></li></ul></nav><div class="tocCollapsible_ETCw theme-doc-toc-mobile tocMobile_ITEo"><button type="button" class="clean-btn tocCollapsibleButton_TO0P">On this page</button></div><div class="theme-doc-markdown markdown"><header><h1>verification_fifo_arb</h1></header><h2 class="anchor anchorWithStickyNavbar_LWe7" id="strategy">Strategy<a href="#strategy" class="hash-link" aria-label="Direct link to Strategy" title="Direct link to Strategy">​</a></h2><p>We devided our goal into 3 main topics.</p><ol><li>Creating meaningful sequences that will assure that our design is robust and can handle pressure.</li><li>Creating reliable checkers.</li><li>Creatung a lot of robust tests that will push the design to his limits.
Note - we made here an assamption that if the FIFO_arb will be good then the FIFO and the Arbiter will be good as well. </li></ol><h3 class="anchor anchorWithStickyNavbar_LWe7" id="code">Code<a href="#code" class="hash-link" aria-label="Direct link to Code" title="Direct link to Code">​</a></h3><p>Our FIFO_arb verification created with the least amount of pre assumptions like size of FIFO, depth of FIFO and even the amount of FIFO&#x27;s in the FIFO_arb (even though it was not in our design, we wnated to ensure the most robust DUT).
The module of the TB called &quot;router_tb&quot; and it is also contains one basic test for the router.
The important signals and parameters in the TB are:</p><div class="language-systemverilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#bfc7d5;--prism-background-color:#292d3e"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-systemverilog codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#bfc7d5"><span class="token plain">parameter V_REQUESTS   = 10;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">parameter V_FIFO_DEPTH = 4;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">parameter V_NUM_FIFO   = 4;  // number of fifos to exercise in the test (HW is always 4, simulation may stimuli only some of them)</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">parameter V_NO_BACK_PRESSURE = 0; // used to disable back pressure in the test which will cause a failure in the test</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">parameter V_MAX_DELAY  = 5; // max delay in the test</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">parameter V_BACK_PRESURE = 10;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">logic              clk;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">logic              rst;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">static t_tile_trans ref_fifo_Q [3:0][$];</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">static t_tile_trans ref_outputs_Q [$];  </span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><p>We created the fifo_arb inputs and outputs, the inputs are 4 FIFO&#x27;s (can be less then 4) that are creatd in software (to be used as RM), they are type of dynamic array in SV that called queue.The output is the winner of each transaction. the type of the FIFO&#x27;s is t_tile_trans.
we also created some parameters that can change by user definition.
The main sequence is:</p><div class="language-systemverilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#bfc7d5;--prism-background-color:#292d3e"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-systemverilog codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#bfc7d5"><span class="token plain">  fork </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">      run_fifo_arb_test(test_name);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">      fifo_arb_get_inputs();</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">      fifo_arb_get_outputs();</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  join</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><p>We are activating three tasks in parallel, run the test and two collectors that will collect the input and the output of the FIFO_arb (for each FIFO obviousley).</p><ul><li><p>run_fifo_arb_test(test_name);</p><div class="language-systemverilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#bfc7d5;--prism-background-color:#292d3e"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-systemverilog codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#bfc7d5"><span class="token plain">task run_fifo_arb_test(input string test);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"> delay(30);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"> // ====================</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"> // fifo_arb tests:</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"> // ====================</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"> if (test == &quot;fifo_arb_simple&quot;) begin</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    `include &quot;fifo_arb_simple.sv&quot;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"> end else if(test == &quot;fifo_arb_single_fifo_full_BW&quot;)begin</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">   `include &quot;fifo_arb_single_fifo_full_BW.sv&quot;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"> end else if(test == &quot;fifo_arb_all_fifo_full_BW&quot;)begin</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">   `include &quot;fifo_arb_all_fifo_full_BW.sv&quot;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"> end else if(test == &quot;fifo_arb_Assertion_test&quot;)begin</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">   `include &quot;fifo_arb_Assertion_test.sv&quot;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"> end else if(test == &quot;fifo_arb_back_pressure&quot;)begin</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">   `include &quot;fifo_arb_back_pressure.sv&quot;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"> end else begin</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">   $error(&quot; [ERROR] : test %s not found&quot;,test);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"> end</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">endtask</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain" style="display:inline-block"></span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><p> This task is running the relevant test that was chosen by the user. </p></li><li><p>fifo_arb_get_inputs();</p><div class="language-systemverilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#bfc7d5;--prism-background-color:#292d3e"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-systemverilog codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#bfc7d5"><span class="token plain">task automatic fifo_arb_get_inputs();</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">for(int i = 0; i&lt;4; i++) begin</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"> automatic int index = i;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"> fork begin</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">   forever begin</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">     wait(valid_alloc_req[index] == 1&#x27;b1);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">     #0;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">     cnt_in = cnt_in + 1;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">     $display(&quot;input of fifo number %0d and CNT_IN = %0d&quot;,index,cnt_in);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">     ref_fifo_Q[index].push_back(alloc_req[index]);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">     wait(valid_alloc_req[index] == 1&#x27;b0);  </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">   end</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"> end </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"> forever begin</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">   wait(fifo_arb_ins.arb.winner_dec_id[index] == 1&#x27;b1);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">   if(winner_req_valid == 1&#x27;b0) $display(&quot;problem in fifo %0d at time %0t&quot;,index,$time);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">   cnt_fifo_pop = cnt_fifo_pop + 1;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">   $display(&quot;cnt_fifo_pop = %0d in fifo %0d at time %0t winner_valid is %0b and fifo_pop is %4b&quot;,cnt_fifo_pop,index,$time,winner_req_valid,fifo_arb_ins.arb.winner_dec_id);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">   wait(fifo_arb_ins.arb.winner_dec_id[index] == 1&#x27;b0);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"> end</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"> join_none</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">end</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">endtask</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><p> This task is using a technique that creating all the fifo&#x27;s at the same time in parallel, we are using fork - join_none to put the process in the background so the code will continue to run. in this way we created a for loop that generates 4 software fifo&#x27;s in parallel.
Each FIFO is getting a thread of his own that including two sub threds that runs in parallel as well.The first sub thread is collecting all the transaction inputs of the relevant FIFO, the second sub thread is collecting the output of each FIFO, this way we can know where was an issue in a more specific way.</p></li><li><p>fifo_arb_get_outputs();</p><div class="language-systemverilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#bfc7d5;--prism-background-color:#292d3e"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-systemverilog codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#bfc7d5"><span class="token plain">task automatic fifo_arb_get_outputs();</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">int fifo_pop_cnt = 0;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">fork</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">forever begin</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"> @(winner_req);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"> #0;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"> if(winner_req_valid == 1&#x27;b1)begin</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"> cnt_out = cnt_out + 1;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"> ref_outputs_Q.push_back(winner_req);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"> $display(&quot;CNT OUT = %0d&quot;,cnt_out);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"> end</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">end</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">join_none</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">endtask</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><p> This task, also run&#x27;s in the bacground, simply collect all the output transactions from the fifo_arb and save them in a queue for post process.</p></li><li><p>Post process.
The last part of the verification is the DI_checker (Data Integrity).
after the sequence is finished we are activating a checker that will compare the data from the inputs and the  output.</p></li></ul><div class="language-systemverilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#bfc7d5;--prism-background-color:#292d3e"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-systemverilog codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#bfc7d5"><span class="token plain">task fifo_arb_DI_checker(); // pseudo SB</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">automatic bit check = 0;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">repeat(5000)begin</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  foreach(ref_fifo_Q[i,j])begin</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    foreach(ref_outputs_Q[k])begin</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">      if(ref_fifo_Q[i][j] == ref_outputs_Q[k])begin</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        ref_fifo_Q[i].delete(j);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        ref_outputs_Q.delete(k);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">      end</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">     end</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    end</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">   end</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  if(ref_outputs_Q.size()!= 0)begin</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    $error(&quot;output list not empty ,data is and size %0d&quot;,ref_outputs_Q.size());</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    check = 1&#x27;b1;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  end</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  for(int i=0;i&lt;4;i++)begin</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    if(ref_fifo_Q[i].size() != 0)begin</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">      check = 1&#x27;b1;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">       $error(&quot;input list not empty for fifo %0d , and size %0d&quot;,i,ref_fifo_Q[i].size());</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    end   </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  end</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  if(check == 1&#x27;b0)</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    $display(&quot;DI CHECKER: DATA IS CORRECT&quot;);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">endtask</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><p>This task is simply checks if all the inputs did got out from the fifo_arb. it iterates all the arrays and compare the input array to the output array, if there is a mismatch then the checker will allert in which fifo and whuch transaction we had this issue.</p><h1>Tests</h1><p>We wanted to create the strongest tests that will push our design to its limits.
We have 5 tests that can be paramtrize. </p><ol><li>fifo_arb_simple.</li><li>fifo_arb_single_fifo_full_BW.</li><li>fifo_arb_all_fifo_full_BW.</li><li>fifo_arb_Assertion_test.</li><li>fifo_arb_back_pressure.</li></ol><p>Tests 1 and 2 are very simple and created as first step just to see the flow of the design.</p><p>Test 3 is a very powerfull test, it activating all fifo&#x27;s in the same time and pushes random data in random times to each one of them.</p><div class="language-systemverilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#bfc7d5;--prism-background-color:#292d3e"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-systemverilog codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#bfc7d5"><span class="token plain">int cycle_delay;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">int cycle_delay_arb;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">int delay_test;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">static int fifo_finish;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">for(int i = 0; i&lt;V_NUM_FIFO; i++) begin</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  automatic int fifo = i;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  fork begin </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    $display(&quot;this is fifo %d at time %t&quot;,fifo,$time);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    for(int j = 0; j &lt; V_REQUESTS; j++)begin</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        wait(fifo_arb_ins.full[fifo] == &#x27;0);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        cycle_delay = $urandom_range(0, V_MAX_DELAY);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        delay(cycle_delay);  </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        $display(&quot;fifo %d and request %0d at time: %0t and full[%0d] is %0b and full is %4b&quot;,fifo,j,$time,fifo,fifo_arb_ins.full[fifo],fifo_arb_ins.full );</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        fifo_arb_gen_trans(fifo);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    end</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  fifo_finish = fifo_finish + 1;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  $display(&quot;############# this is FIFO_FINISH %0d in fifo %0d at time %t&quot;,fifo_finish,fifo,$time);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  end </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  join_none</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">end</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">fork : in_ready_arb_fifo_fork</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    begin</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    forever begin</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    cycle_delay_arb = $urandom_range(2, V_MAX_DELAY + 15);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    rand_in_ready = $urandom_range(0,15);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    delay(cycle_delay_arb);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    in_ready_arb_fifo = {5{rand_in_ready}};</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    end</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  end</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  begin</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    delay_test = V_REQUESTS/V_NUM_FIFO;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    delay(delay_test);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  end</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">join_any</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">disable in_ready_arb_fifo_fork;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">in_ready_arb_fifo = 5&#x27;b11111;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">wait(fifo_finish == (V_NUM_FIFO));</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">$display(&quot;############# this is empty %4b at time %t befote wait&quot;,fifo_arb_ins.empty,$time);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">wait(fifo_arb_ins.empty == 4&#x27;b1111);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">$display(&quot;############# after wait FIFO_FINISH %0d at time %0t&quot;,fifo_finish,$time);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">$display(&quot;############# this is empty %4b at time %t after wait&quot;,fifo_arb_ins.empty,$time);</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><p>This test is activating all FIFO&#x27;s using fork - join_none and randomize the data and the delay.
the number of transaction is defined by the user as long as the number of FIFO&#x27;s and the depth of each FIFO. We created a lot of tests that changes those parameters.</p><p>The assertion_test is not in the GK, it is only a test that will violate the rule of our assertion so we can verify that out assertions are correct.</p><p>and the last test is a back_pressure_test. In this test we wanted to check a real scenario that the fifo_arb will need to handle with. in this case we fill the fifo_arb completley and we didnt allow the transaction to get out of the fifo_arb. we expect that the fifo_arb wont take any new request until the pressure is down. we did it by blocking (using XMR) the ready signal that get into the fifo_arb so the transactions wont be able to get out. </p><h1>Conclusion</h1><ul><li>our sequence is a generic one that all our tests are using it.</li><li>our DI checker is a simple yet a powerfull one, we found a lot of issues that were fixed and it assure us a reliable GK.
In order to verify smaller parts or protocols we added assertions and not a checkers, for instanse we use an assertion that checks if we are trying to read from an empty FIFO, our assertion_test verify that.</li><li>Those tests are very robust and we changed the parameter to get into lot of corners in our design.</li><li>All in all this env helped us to find a lot of bugs and issues that were in the origin design and it gave us some confident about the reliability of our design.</li></ul></div><footer class="theme-doc-footer docusaurus-mt-lg"><div class="theme-doc-footer-edit-meta-row row"><div class="col"><a href="https://github.com/FPGA-MAFIA/fpga_mafia_wiki/tree/main/docs/fabric/verification/verification_fifo_arb.md" target="_blank" rel="noreferrer noopener" class="theme-edit-this-page"><svg fill="currentColor" height="20" width="20" viewBox="0 0 40 40" class="iconEdit_Z9Sw" aria-hidden="true"><g><path d="m34.5 11.7l-3 3.1-6.3-6.3 3.1-3q0.5-0.5 1.2-0.5t1.1 0.5l3.9 3.9q0.5 0.4 0.5 1.1t-0.5 1.2z m-29.5 17.1l18.4-18.5 6.3 6.3-18.4 18.4h-6.3v-6.2z"></path></g></svg>Edit this page</a></div><div class="col lastUpdated_vwxv"></div></div></footer></article><nav class="pagination-nav docusaurus-mt-lg" aria-label="Docs pages"><a class="pagination-nav__link pagination-nav__link--prev" href="/fpga_mafia_wiki/docs/fabric/verification/verification_fabric"><div class="pagination-nav__sublabel">Previous</div><div class="pagination-nav__label">verification_fabric</div></a></nav></div></div><div class="col col--3"><div class="tableOfContents_bqdL thin-scrollbar theme-doc-toc-desktop"><ul class="table-of-contents table-of-contents__left-border"><li><a href="#strategy" class="table-of-contents__link toc-highlight">Strategy</a><ul><li><a href="#code" class="table-of-contents__link toc-highlight">Code</a></li></ul></li></ul></div></div></div></div></main></div></div><footer class="footer footer--dark"><div class="container container-fluid"><div class="row footer__links"><div class="col footer__col"><div class="footer__title">Contributors</div><ul class="footer__items clean-list"><li class="footer__item"><a href="https://www.linkedin.com/in/amichai-ben-david" target="_blank" rel="noopener noreferrer" class="footer__link-item">Amichai Ben-David</a></li><li class="footer__item"><a href="https://www.linkedin.com/in/noam-sabban" target="_blank" rel="noopener noreferrer" class="footer__link-item">Noam Sabban</a></li><li class="footer__item"><a href="https://github.com/ShmuelSfez" target="_blank" rel="noopener noreferrer" class="footer__link-item">Shmuel Sfez</a></li><li class="footer__item"><a href="https://github.com/yeonatanPerelman" target="_blank" rel="noopener noreferrer" class="footer__link-item">Yeonatan Perelman</a></li><li class="footer__item"><a href="https://github.com/danielk532" target="_blank" rel="noopener noreferrer" class="footer__link-item">Daniel Kaufman</a></li><li class="footer__item"><a href="https://www.linkedin.com/in/roman-gilgor-a5326532/" target="_blank" rel="noopener noreferrer" class="footer__link-item">Roman Gilgor</a></li></ul></div><div class="col footer__col"><div class="footer__title">RTL Units</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/fabric/intro">Fabric</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/fabric/intro">- Tile</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/fabric/intro">- Router</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/rvc/intro">RISCV Cores</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/cache/cache_intro">Memory Subsystem</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/cache/cache_intro">- Instruction Cache</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/cache/cache_intro">- Data Cache</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/cache/cache_intro">- Memory Controller</a></li></ul></div><div class="col footer__col"><div class="footer__title">TFM</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/TFM/projectTool/intro">Project Tool</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/TFM/projectTool/git_and_github">- Git &amp; GitHub</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/TFM/projectTool/GccRiscV">- RISCV GCC</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/TFM/projectTool/ModelSim">- Modelsim</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/TFM/projectTool/ModelSim">- Quartus</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/TFM/verilog/intro">System-Verilog</a></li></ul></div><div class="col footer__col"><div class="footer__title">GitHub - links</div><ul class="footer__items clean-list"><li class="footer__item"><a href="https://github.com/amichai-bd/fpga_mafia" target="_blank" rel="noopener noreferrer" class="footer__link-item">GitHub - FPGA MAFIA<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li class="footer__item"><a href="https://github.com/amichai-bd/fpga_mafia_wiki" target="_blank" rel="noopener noreferrer" class="footer__link-item">GitHub - FPGA MAFIA WIKI<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li></ul></div></div><div class="footer__bottom text--center"><div class="footer__copyright">Copyright © 2024 MAFIA Project</div></div></div></footer></div>
<script src="/fpga_mafia_wiki/assets/js/runtime~main.1492fb77.js"></script>
<script src="/fpga_mafia_wiki/assets/js/main.c1821f06.js"></script>
</body>
</html>