module tb;

    reg clk;
    reg reset;
    wire [2:0] q;
    syn_down_counter_3bit_ff DUT (.clk(clk), .reset(reset),.q(q));
    initial begin
        clk = 0;
        forever #5 clk = ~clk;
    end
    initial begin
       
        $monitor("t=%0t:clk=%b,reset=%b,q=%b", $time, clk, reset, q);
        reset = 1;
        #12;  
        reset = 0;
        #160;

        $finish;
    end

endmodule
