#include <stdio.h>
#include "execute.h"
#include "bitops.h"
#include "register.h"

/**
* Checks if the condition on the decoded instruction is met using the current
* state of the flags register (CPSR).
*
* @param state: The current VM state
* @param cond: The condition extracted from the instructionn
* @returns 1 when condition is met, 0 if not.
*/
int condition(state_t *state, byte_t cond){
  byte_t flags = getNibble(state->registers.cpsr, sizeof(word_t));

  switch(cond){
    case EQ:
      return flags & Z;
    case NE:
      return !(flags & Z);
    case GE:
      return (flags & V) == ((flags & N) >> 3);
    case LT:
      return (flags & V) != ((flags & N) >> 3);
    case GT:
      return !(flags & Z) && ((flags & V) == ((flags & N) >> 3));
    case LE:
      return (flags & Z) || ((flags & V) != ((flags & N) >> 3));
    case AL:
      return 1;
    default:
      fprintf(stderr, "Invalid cond flag %x\n", cond);
      //free_state();
      return 0;
  }
}

word_t evaluateOperand(state_t *state, flag_t I, operand_t op){
  word_t result = 0;
  if(I){ //Immediate value
    result = leftPadZeros(op.imm.value);
    result = rotateRight(result, op.imm.rotate);
  }
  else{//register value
    word_t rm = getRegister(state, op.reg.rm);
    byte_t shiftAmount = 0;
    if(op.reg.shiftBy){ //Shift by register
      shiftAmount = getByte(getRegister(state, op.reg.shift.shiftreg.Rs), 7);
    }
    else{ //Shift by constnat
      shiftAmount = op.reg.shift.constant.integer;
    }
    switch(op.shiftreg.type){
      case LSL:
        result = lShiftLeft(rm, shiftAmount);
        break;
      case LSR:
        result = lShiftRight(rm, shiftAmount);
        break;
      case ASR:
        result = aShiftRight(rm, shiftAmount);
        break;
      case ROR:
        result = rotateRight(rm, shiftAmount);
        break;
      default:
        //TODO: Add proper error handling code
        exit();
    }
  }
  return result;
}
/**
*
*/
void execute(state_t *state){
  instruction_t *decoded = state->pipeline.decoded_instruction;
  if(decoded->type == HAL){
    executeHAL(state);
    return;
  }
  if(condition(state, decoded->cond)){
    switch(decoded->type){
      case DP:
        executeDP(state, decoded->i.dp);
        break;
      case MUL:
        executeMUL(state, decoded->i.mul);
        break;
      case SDT:
        executeSDT(state, decoded->i.sdt);
        break;
      case BRN:
        executeBRN(state, decoded->i.brn);
        break;
      default:
        fprintf(stderr, "Invalid type%x\n", decoded->type);
        //free_state();
    }
  }
}

void executeDP(state_t *state, dp_instruction_t   instr){
  word_t op2 = evaluateOperand(state, instr.I, instr.operand2);
  word_t result = 0;
  word_t rn = getRegister(state, instr.rn);
  switch(instr.opcode){
    case AND:
    case TST:
      result = rn & op2;
      break;
    case EOR:
    case TEQ:
      result = rn ^ op2;
      break;
    case SUB:
    case CMP:
      result = rn - op2;
      break;
    case RSB:
      result = op2 - rn;
      break;
    case ADD:
      result = rn + op2;
      break;
    case ORR:
      result = rn | op2;
      break;
    case MOV:
      result = op2;
      break;
  }
  if(instr.S){
    //V unaffected
    //C bit set to the carrout from any shift op
    //C 1 if addition lead to unisgned overflow
    //Z
  }
}
void executeMUL(state_t *state, mul_instruction_t instr);
void executeBRN(state_t *state, brn_instruction_t instr);
void executeSDT(state_t *state, sdt_instruction_t instr);
void executeHAL(state_t *state);
