

================================================================
== Vivado HLS Report for 'canny_edge_detection'
================================================================
* Date:           Fri Aug 12 01:09:57 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        canny_new
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.648|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+----------+
    |     Latency     |     Interval    | Pipeline |
    |   min  |   max  |   min  |   max  |   Type   |
    +--------+--------+--------+--------+----------+
    |  277003|  277003|  276994|  276994| dataflow |
    +--------+--------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +-----------------------------+--------------------------+--------+--------+--------+--------+---------+
        |                             |                          |     Latency     |     Interval    | Pipeline|
        |           Instance          |          Module          |   min  |   max  |   min  |   max  |   Type  |
        +-----------------------------+--------------------------+--------+--------+--------+--------+---------+
        |Sobel_512u_512u_U0           |Sobel_512u_512u_s         |  276993|  276993|  276993|  276993|   none  |
        |GaussianBlur_U0              |GaussianBlur              |  265217|  265217|  265217|  265217|   none  |
        |NonMaxSuppression_U0         |NonMaxSuppression         |  264193|  264193|  264193|  264193|   none  |
        |AXIS2GrayArray76_U0          |AXIS2GrayArray76          |  265731|  265731|  265731|  265731|   none  |
        |HystThresholdComp_U0         |HystThresholdComp         |  264193|  264193|  264193|  264193|   none  |
        |GrayArray2AXIS_U0            |GrayArray2AXIS            |  264193|  264193|  264193|  264193|   none  |
        |ZeroPadding_U0               |ZeroPadding               |  263681|  263681|  263681|  263681|   none  |
        |HystThreshold_U0             |HystThreshold             |  264193|  264193|  264193|  264193|   none  |
        |canny_edge_detection_1_1_U0  |canny_edge_detection_1_1  |       0|       0|       0|       0|   none  |
        +-----------------------------+--------------------------+--------+--------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        0|      -|      60|    238|    -|
|Instance         |        6|      5|    4619|   5897|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        6|      5|    4679|   6137|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      2|       4|     11|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+----------------------------------------+---------+-------+------+------+-----+
    |                 Instance                 |                 Module                 | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +------------------------------------------+----------------------------------------+---------+-------+------+------+-----+
    |AXIS2GrayArray76_U0                       |AXIS2GrayArray76                        |        0|      3|   372|   520|    0|
    |GaussianBlur_U0                           |GaussianBlur                            |        2|      0|   472|   687|    0|
    |GrayArray2AXIS_U0                         |GrayArray2AXIS                          |        0|      0|   115|   305|    0|
    |HystThreshold_U0                          |HystThreshold                           |        0|      0|    59|   213|    0|
    |HystThresholdComp_U0                      |HystThresholdComp                       |        1|      0|   103|   303|    0|
    |NonMaxSuppression_U0                      |NonMaxSuppression                       |        2|      0|   133|   438|    0|
    |Sobel_512u_512u_U0                        |Sobel_512u_512u_s                       |        1|      2|  3264|  3113|    0|
    |ZeroPadding_U0                            |ZeroPadding                             |        0|      0|    41|   217|    0|
    |canny_edge_detection_1_1_U0               |canny_edge_detection_1_1                |        0|      0|     2|    29|    0|
    |canny_edge_detection_CONTROL_BUS_s_axi_U  |canny_edge_detection_CONTROL_BUS_s_axi  |        0|      0|    58|    72|    0|
    +------------------------------------------+----------------------------------------+---------+-------+------+------+-----+
    |Total                                     |                                        |        6|      5|  4619|  5897|    0|
    +------------------------------------------+----------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------+---------+---+----+-----+------+-----+---------+
    |      Name      | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +----------------+---------+---+----+-----+------+-----+---------+
    |fifo1_U         |        0|  5|   0|    -|     1|    8|        8|
    |fifo2_U         |        0|  5|   0|    -|     1|    8|        8|
    |fifo3_grad_U    |        0|  5|   0|    -|     1|    2|        2|
    |fifo3_value_U   |        0|  5|   0|    -|     1|    8|        8|
    |fifo4_U         |        0|  5|   0|    -|     1|    8|        8|
    |fifo5_U         |        0|  5|   0|    -|     1|    8|        8|
    |fifo6_U         |        0|  5|   0|    -|     1|    8|        8|
    |fifo7_U         |        0|  5|   0|    -|     1|    8|        8|
    |hist_hthr_c1_U  |        0|  5|   0|    -|     2|    8|       16|
    |hist_hthr_c_U   |        0|  5|   0|    -|     6|    8|       48|
    |hist_lthr_c2_U  |        0|  5|   0|    -|     2|    8|       16|
    |hist_lthr_c_U   |        0|  5|   0|    -|     6|    8|       48|
    +----------------+---------+---+----+-----+------+-----+---------+
    |Total           |        0| 60|   0|    0|    24|   90|      186|
    +----------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |AXIS2GrayArray76_U0_start_full_n  |    and   |      0|  0|   2|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|   2|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+--------------+----------------------+--------------+
|         RTL Ports         | Dir | Bits|   Protocol   |     Source Object    |    C Type    |
+---------------------------+-----+-----+--------------+----------------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |  in |    1|     s_axi    |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_AWREADY  | out |    1|     s_axi    |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_AWADDR   |  in |    5|     s_axi    |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_WVALID   |  in |    1|     s_axi    |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_WREADY   | out |    1|     s_axi    |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_WDATA    |  in |   32|     s_axi    |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_WSTRB    |  in |    4|     s_axi    |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_ARVALID  |  in |    1|     s_axi    |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_ARREADY  | out |    1|     s_axi    |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_ARADDR   |  in |    5|     s_axi    |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_RVALID   | out |    1|     s_axi    |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_RREADY   |  in |    1|     s_axi    |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_RDATA    | out |   32|     s_axi    |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_RRESP    | out |    2|     s_axi    |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_BVALID   | out |    1|     s_axi    |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_BREADY   |  in |    1|     s_axi    |      CONTROL_BUS     |    pointer   |
|s_axi_CONTROL_BUS_BRESP    | out |    2|     s_axi    |      CONTROL_BUS     |    pointer   |
|ap_clk                     |  in |    1| ap_ctrl_none | canny_edge_detection | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_none | canny_edge_detection | return value |
|s_axi_aclk                 |  in |    1| ap_ctrl_none | canny_edge_detection | return value |
|ap_rst_n_s_axi_aclk        |  in |    1| ap_ctrl_none | canny_edge_detection | return value |
|axis_in_TDATA              |  in |   24|     axis     |   axis_in_V_data_V   |    pointer   |
|axis_in_TUSER              |  in |    1|     axis     |   axis_in_V_user_V   |    pointer   |
|axis_in_TLAST              |  in |    1|     axis     |   axis_in_V_last_V   |    pointer   |
|axis_in_TVALID             |  in |    1|     axis     |   axis_in_V_last_V   |    pointer   |
|axis_in_TREADY             | out |    1|     axis     |   axis_in_V_last_V   |    pointer   |
|axis_out_TDATA             | out |   24|     axis     |   axis_out_V_data_V  |    pointer   |
|axis_out_TUSER             | out |    1|     axis     |   axis_out_V_user_V  |    pointer   |
|axis_out_TLAST             | out |    1|     axis     |   axis_out_V_last_V  |    pointer   |
|axis_out_TVALID            | out |    1|     axis     |   axis_out_V_last_V  |    pointer   |
|axis_out_TREADY            |  in |    1|     axis     |   axis_out_V_last_V  |    pointer   |
+---------------------------+-----+-----+--------------+----------------------+--------------+

