* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec 10 2020 17:31:43

* File Generated:     Oct 23 2022 10:02:37

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : slow_clock.un1_M_count_d_1_cry_19
T_18_25_wire_logic_cluster/lc_2/cout
T_18_25_wire_logic_cluster/lc_3/in_3

Net : slow_clock.un1_M_count_d_1_cry_19_THRU_CO
T_18_25_wire_logic_cluster/lc_3/out
T_17_25_lc_trk_g3_3
T_17_25_wire_logic_cluster/lc_5/in_3

End 

Net : slow_clock.M_count_qZ0Z_1
T_17_23_wire_logic_cluster/lc_7/out
T_18_23_lc_trk_g0_7
T_18_23_wire_logic_cluster/lc_0/in_1

T_17_23_wire_logic_cluster/lc_7/out
T_17_24_lc_trk_g1_7
T_17_24_wire_logic_cluster/lc_7/in_1

T_17_23_wire_logic_cluster/lc_7/out
T_17_23_lc_trk_g1_7
T_17_23_wire_logic_cluster/lc_7/in_3

End 

Net : slow_clock.M_count_qZ0Z_0
T_17_23_wire_logic_cluster/lc_4/out
T_18_23_lc_trk_g0_4
T_18_23_input_2_0
T_18_23_wire_logic_cluster/lc_0/in_2

T_17_23_wire_logic_cluster/lc_4/out
T_17_24_lc_trk_g0_4
T_17_24_wire_logic_cluster/lc_5/in_1

T_17_23_wire_logic_cluster/lc_4/out
T_17_23_lc_trk_g0_4
T_17_23_wire_logic_cluster/lc_7/in_1

T_17_23_wire_logic_cluster/lc_4/out
T_17_23_lc_trk_g0_4
T_17_23_wire_logic_cluster/lc_4/in_0

End 

Net : slow_clock.un1_M_count_d_1_cry_18
T_18_25_wire_logic_cluster/lc_1/cout
T_18_25_wire_logic_cluster/lc_2/in_3

Net : slow_clock.un1_M_count_d_1_cry_18_THRU_CO
T_18_25_wire_logic_cluster/lc_2/out
T_17_25_lc_trk_g2_2
T_17_25_wire_logic_cluster/lc_4/in_0

End 

Net : slow_clock.M_count_qZ0Z_2
T_18_23_wire_logic_cluster/lc_1/out
T_18_23_lc_trk_g3_1
T_18_23_wire_logic_cluster/lc_1/in_1

T_18_23_wire_logic_cluster/lc_1/out
T_17_24_lc_trk_g0_1
T_17_24_wire_logic_cluster/lc_7/in_0

End 

Net : slow_clock.M_count_qZ0Z_3
T_18_23_wire_logic_cluster/lc_2/out
T_18_23_lc_trk_g1_2
T_18_23_wire_logic_cluster/lc_2/in_1

T_18_23_wire_logic_cluster/lc_2/out
T_17_22_lc_trk_g3_2
T_17_22_wire_logic_cluster/lc_0/in_1

End 

Net : slow_clock.M_count_qZ0Z_4
T_18_23_wire_logic_cluster/lc_3/out
T_18_23_lc_trk_g1_3
T_18_23_wire_logic_cluster/lc_3/in_1

T_18_23_wire_logic_cluster/lc_3/out
T_18_22_sp4_v_t_38
T_15_22_sp4_h_l_3
T_17_22_lc_trk_g2_6
T_17_22_wire_logic_cluster/lc_0/in_0

End 

Net : slow_clock.M_count_qZ0Z_5
T_18_23_wire_logic_cluster/lc_4/out
T_18_23_lc_trk_g3_4
T_18_23_wire_logic_cluster/lc_4/in_1

T_18_23_wire_logic_cluster/lc_4/out
T_18_19_sp4_v_t_45
T_17_22_lc_trk_g3_5
T_17_22_input_2_0
T_17_22_wire_logic_cluster/lc_0/in_2

End 

Net : slow_clock.un1_M_count_d_1_cry_22
T_18_25_wire_logic_cluster/lc_5/cout
T_18_25_wire_logic_cluster/lc_6/in_3

End 

Net : slow_clock.M_count_qZ0Z_6
T_18_23_wire_logic_cluster/lc_5/out
T_18_23_lc_trk_g0_5
T_18_23_input_2_5
T_18_23_wire_logic_cluster/lc_5/in_2

T_18_23_wire_logic_cluster/lc_5/out
T_17_22_lc_trk_g2_5
T_17_22_wire_logic_cluster/lc_0/in_3

End 

Net : slow_clock.un1_M_count_d_1_cry_21
T_18_25_wire_logic_cluster/lc_4/cout
T_18_25_wire_logic_cluster/lc_5/in_3

Net : slow_clock.M_count_qZ0Z_7
T_17_23_wire_logic_cluster/lc_5/out
T_18_23_lc_trk_g1_5
T_18_23_input_2_6
T_18_23_wire_logic_cluster/lc_6/in_2

T_17_23_wire_logic_cluster/lc_5/out
T_17_24_lc_trk_g1_5
T_17_24_wire_logic_cluster/lc_1/in_1

T_17_23_wire_logic_cluster/lc_5/out
T_17_23_lc_trk_g1_5
T_17_23_wire_logic_cluster/lc_5/in_1

End 

Net : slow_clock.un1_M_count_d_1_cry_20
T_18_25_wire_logic_cluster/lc_3/cout
T_18_25_wire_logic_cluster/lc_4/in_3

Net : slow_clock.un1_M_count_d_1_cry_14
T_18_24_wire_logic_cluster/lc_5/cout
T_18_24_wire_logic_cluster/lc_6/in_3

Net : slow_clock.un1_M_count_d_1_cry_14_THRU_CO
T_18_24_wire_logic_cluster/lc_6/out
T_17_25_lc_trk_g0_6
T_17_25_wire_logic_cluster/lc_1/in_3

End 

Net : slow_clock.M_count_qZ0Z_9
T_17_22_wire_logic_cluster/lc_1/out
T_18_20_sp4_v_t_46
T_18_24_lc_trk_g0_3
T_18_24_wire_logic_cluster/lc_0/in_1

T_17_22_wire_logic_cluster/lc_1/out
T_18_20_sp4_v_t_46
T_17_24_lc_trk_g2_3
T_17_24_wire_logic_cluster/lc_1/in_0

T_17_22_wire_logic_cluster/lc_1/out
T_17_22_lc_trk_g3_1
T_17_22_wire_logic_cluster/lc_1/in_1

End 

Net : slow_clock.M_count_qZ0Z_8
T_18_23_wire_logic_cluster/lc_7/out
T_18_23_lc_trk_g2_7
T_18_23_input_2_7
T_18_23_wire_logic_cluster/lc_7/in_2

T_18_23_wire_logic_cluster/lc_7/out
T_18_22_sp4_v_t_46
T_17_25_lc_trk_g3_6
T_17_25_wire_logic_cluster/lc_3/in_0

End 

Net : slow_clock.un1_M_count_d_1_cry_8_THRU_CO
T_18_24_wire_logic_cluster/lc_0/out
T_18_21_sp4_v_t_40
T_17_22_lc_trk_g3_0
T_17_22_input_2_1
T_17_22_wire_logic_cluster/lc_1/in_2

End 

Net : bfn_18_24_0_
T_18_24_wire_logic_cluster/carry_in_mux/cout
T_18_24_wire_logic_cluster/lc_0/in_3

Net : slow_clock.un1_M_count_d_1_cry_17
T_18_25_wire_logic_cluster/lc_0/cout
T_18_25_wire_logic_cluster/lc_1/in_3

Net : slow_clock.un1_M_count_d_1_cry_11
T_18_24_wire_logic_cluster/lc_2/cout
T_18_24_wire_logic_cluster/lc_3/in_3

Net : slow_clock.un1_M_count_d_1_cry_11_THRU_CO
T_18_24_wire_logic_cluster/lc_3/out
T_17_23_lc_trk_g3_3
T_17_23_wire_logic_cluster/lc_1/in_3

End 

Net : bfn_18_25_0_
T_18_25_wire_logic_cluster/carry_in_mux/cout
T_18_25_wire_logic_cluster/lc_0/in_3

Net : slow_clock.M_count_qZ0Z_10
T_17_25_wire_logic_cluster/lc_6/out
T_18_24_lc_trk_g2_6
T_18_24_wire_logic_cluster/lc_1/in_1

T_17_25_wire_logic_cluster/lc_6/out
T_17_24_lc_trk_g1_6
T_17_24_input_2_1
T_17_24_wire_logic_cluster/lc_1/in_2

T_17_25_wire_logic_cluster/lc_6/out
T_17_25_lc_trk_g1_6
T_17_25_wire_logic_cluster/lc_6/in_1

End 

Net : slow_clock.un1_M_count_d_1_cry_9_THRU_CO
T_18_24_wire_logic_cluster/lc_1/out
T_17_25_lc_trk_g1_1
T_17_25_input_2_6
T_17_25_wire_logic_cluster/lc_6/in_2

End 

Net : slow_clock.un1_M_count_d_1_cry_9
T_18_24_wire_logic_cluster/lc_0/cout
T_18_24_wire_logic_cluster/lc_1/in_3

Net : slow_clock.M_count_qZ0Z_11
T_18_24_wire_logic_cluster/lc_2/out
T_18_24_lc_trk_g1_2
T_18_24_wire_logic_cluster/lc_2/in_1

T_18_24_wire_logic_cluster/lc_2/out
T_17_25_lc_trk_g0_2
T_17_25_wire_logic_cluster/lc_3/in_1

End 

Net : slow_clock.M_count_d7_13
T_17_22_wire_logic_cluster/lc_0/out
T_18_20_sp4_v_t_44
T_17_24_lc_trk_g2_1
T_17_24_wire_logic_cluster/lc_2/in_1

End 

Net : slow_clock.M_count_d7_21
T_17_24_wire_logic_cluster/lc_2/out
T_17_21_sp4_v_t_44
T_17_22_lc_trk_g3_4
T_17_22_wire_logic_cluster/lc_1/in_0

T_17_24_wire_logic_cluster/lc_2/out
T_17_23_lc_trk_g1_2
T_17_23_wire_logic_cluster/lc_1/in_0

T_17_24_wire_logic_cluster/lc_2/out
T_17_23_sp4_v_t_36
T_17_25_lc_trk_g3_1
T_17_25_wire_logic_cluster/lc_1/in_1

T_17_24_wire_logic_cluster/lc_2/out
T_17_23_sp4_v_t_36
T_17_25_lc_trk_g3_1
T_17_25_wire_logic_cluster/lc_5/in_1

T_17_24_wire_logic_cluster/lc_2/out
T_17_23_lc_trk_g1_2
T_17_23_wire_logic_cluster/lc_5/in_0

T_17_24_wire_logic_cluster/lc_2/out
T_17_23_lc_trk_g1_2
T_17_23_wire_logic_cluster/lc_4/in_1

T_17_24_wire_logic_cluster/lc_2/out
T_18_25_lc_trk_g2_2
T_18_25_wire_logic_cluster/lc_6/in_0

T_17_24_wire_logic_cluster/lc_2/out
T_17_23_sp4_v_t_36
T_17_25_lc_trk_g3_1
T_17_25_wire_logic_cluster/lc_6/in_0

T_17_24_wire_logic_cluster/lc_2/out
T_17_25_lc_trk_g1_2
T_17_25_wire_logic_cluster/lc_4/in_3

End 

Net : slow_clock.M_count_qZ0Z_12
T_17_23_wire_logic_cluster/lc_1/out
T_18_24_lc_trk_g2_1
T_18_24_input_2_3
T_18_24_wire_logic_cluster/lc_3/in_2

T_17_23_wire_logic_cluster/lc_1/out
T_17_24_lc_trk_g1_1
T_17_24_wire_logic_cluster/lc_1/in_3

T_17_23_wire_logic_cluster/lc_1/out
T_17_23_lc_trk_g3_1
T_17_23_wire_logic_cluster/lc_1/in_1

End 

Net : slow_clock.un1_M_count_d_1_cry_15
T_18_24_wire_logic_cluster/lc_6/cout
T_18_24_wire_logic_cluster/lc_7/in_3

Net : slow_clock.M_count_qZ0Z_13
T_18_24_wire_logic_cluster/lc_4/out
T_18_24_lc_trk_g3_4
T_18_24_wire_logic_cluster/lc_4/in_1

T_18_24_wire_logic_cluster/lc_4/out
T_17_25_lc_trk_g1_4
T_17_25_wire_logic_cluster/lc_2/in_1

End 

Net : slow_clock.M_count_d7_20
T_17_25_wire_logic_cluster/lc_3/out
T_17_22_sp4_v_t_46
T_17_23_lc_trk_g3_6
T_17_23_input_2_1
T_17_23_wire_logic_cluster/lc_1/in_2

T_17_25_wire_logic_cluster/lc_3/out
T_17_22_sp4_v_t_46
T_17_23_lc_trk_g3_6
T_17_23_input_2_5
T_17_23_wire_logic_cluster/lc_5/in_2

T_17_25_wire_logic_cluster/lc_3/out
T_17_22_sp4_v_t_46
T_17_23_lc_trk_g3_6
T_17_23_wire_logic_cluster/lc_4/in_3

T_17_25_wire_logic_cluster/lc_3/out
T_17_21_sp4_v_t_43
T_17_22_lc_trk_g3_3
T_17_22_wire_logic_cluster/lc_1/in_3

T_17_25_wire_logic_cluster/lc_3/out
T_17_25_lc_trk_g0_3
T_17_25_input_2_1
T_17_25_wire_logic_cluster/lc_1/in_2

T_17_25_wire_logic_cluster/lc_3/out
T_17_25_lc_trk_g0_3
T_17_25_input_2_5
T_17_25_wire_logic_cluster/lc_5/in_2

T_17_25_wire_logic_cluster/lc_3/out
T_17_25_lc_trk_g0_3
T_17_25_wire_logic_cluster/lc_6/in_3

T_17_25_wire_logic_cluster/lc_3/out
T_18_25_lc_trk_g1_3
T_18_25_input_2_6
T_18_25_wire_logic_cluster/lc_6/in_2

T_17_25_wire_logic_cluster/lc_3/out
T_17_24_lc_trk_g1_3
T_17_24_wire_logic_cluster/lc_3/in_3

End 

Net : slow_clock.M_count_d7_17
T_17_24_wire_logic_cluster/lc_5/out
T_17_25_lc_trk_g1_5
T_17_25_wire_logic_cluster/lc_3/in_3

End 

Net : slow_clock.M_count_qZ0Z_17
T_18_25_wire_logic_cluster/lc_0/out
T_17_24_lc_trk_g3_0
T_17_24_wire_logic_cluster/lc_5/in_0

T_18_25_wire_logic_cluster/lc_0/out
T_18_25_lc_trk_g3_0
T_18_25_wire_logic_cluster/lc_0/in_1

End 

Net : slow_clock.M_count_qZ0Z_16
T_18_24_wire_logic_cluster/lc_7/out
T_18_23_sp4_v_t_46
T_17_24_lc_trk_g3_6
T_17_24_input_2_5
T_17_24_wire_logic_cluster/lc_5/in_2

T_18_24_wire_logic_cluster/lc_7/out
T_18_24_lc_trk_g3_7
T_18_24_wire_logic_cluster/lc_7/in_1

End 

Net : slow_clock.M_count_qZ0Z_18
T_18_25_wire_logic_cluster/lc_1/out
T_17_24_lc_trk_g3_1
T_17_24_wire_logic_cluster/lc_5/in_3

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_lc_trk_g2_1
T_18_25_input_2_1
T_18_25_wire_logic_cluster/lc_1/in_2

End 

Net : slow_clock.M_count_d7_15
T_17_25_wire_logic_cluster/lc_0/out
T_17_24_lc_trk_g0_0
T_17_24_wire_logic_cluster/lc_2/in_0

End 

Net : slow_clock.M_count_qZ0Z_14
T_18_24_wire_logic_cluster/lc_5/out
T_18_24_lc_trk_g0_5
T_18_24_input_2_5
T_18_24_wire_logic_cluster/lc_5/in_2

T_18_24_wire_logic_cluster/lc_5/out
T_17_25_lc_trk_g0_5
T_17_25_wire_logic_cluster/lc_2/in_3

End 

Net : slow_clock.M_count_qZ0Z_23
T_18_25_wire_logic_cluster/lc_6/out
T_17_25_lc_trk_g2_6
T_17_25_input_2_0
T_17_25_wire_logic_cluster/lc_0/in_2

T_18_25_wire_logic_cluster/lc_6/out
T_18_25_lc_trk_g3_6
T_18_25_wire_logic_cluster/lc_6/in_1

End 

Net : slow_clock.un1_M_count_d_1_cry_13
T_18_24_wire_logic_cluster/lc_4/cout
T_18_24_wire_logic_cluster/lc_5/in_3

Net : slow_clock.M_count_qZ0Z_20
T_17_25_wire_logic_cluster/lc_5/out
T_17_25_lc_trk_g2_5
T_17_25_wire_logic_cluster/lc_0/in_1

T_17_25_wire_logic_cluster/lc_5/out
T_18_25_lc_trk_g0_5
T_18_25_input_2_3
T_18_25_wire_logic_cluster/lc_3/in_2

T_17_25_wire_logic_cluster/lc_5/out
T_17_25_lc_trk_g2_5
T_17_25_wire_logic_cluster/lc_5/in_0

End 

Net : slow_clock.M_count_qZ0Z_19
T_17_25_wire_logic_cluster/lc_4/out
T_17_25_lc_trk_g0_4
T_17_25_wire_logic_cluster/lc_0/in_0

T_17_25_wire_logic_cluster/lc_4/out
T_18_25_lc_trk_g1_4
T_18_25_wire_logic_cluster/lc_2/in_1

T_17_25_wire_logic_cluster/lc_4/out
T_17_25_lc_trk_g3_4
T_17_25_wire_logic_cluster/lc_4/in_1

End 

Net : slow_clock.M_count_qZ0Z_15
T_17_25_wire_logic_cluster/lc_1/out
T_17_25_lc_trk_g2_1
T_17_25_wire_logic_cluster/lc_0/in_3

T_17_25_wire_logic_cluster/lc_1/out
T_18_24_lc_trk_g3_1
T_18_24_input_2_6
T_18_24_wire_logic_cluster/lc_6/in_2

T_17_25_wire_logic_cluster/lc_1/out
T_17_25_lc_trk_g2_1
T_17_25_wire_logic_cluster/lc_1/in_0

End 

Net : slow_clock.M_count_qZ0Z_22
T_18_25_wire_logic_cluster/lc_5/out
T_17_24_lc_trk_g2_5
T_17_24_input_2_7
T_17_24_wire_logic_cluster/lc_7/in_2

T_18_25_wire_logic_cluster/lc_5/out
T_18_25_lc_trk_g1_5
T_18_25_wire_logic_cluster/lc_5/in_1

End 

Net : slow_clock.M_count_d7_12
T_17_24_wire_logic_cluster/lc_7/out
T_17_24_lc_trk_g2_7
T_17_24_wire_logic_cluster/lc_2/in_3

End 

Net : slow_clock.M_count_qZ0Z_21
T_18_25_wire_logic_cluster/lc_4/out
T_17_24_lc_trk_g2_4
T_17_24_wire_logic_cluster/lc_7/in_3

T_18_25_wire_logic_cluster/lc_4/out
T_18_25_lc_trk_g3_4
T_18_25_wire_logic_cluster/lc_4/in_1

End 

Net : slow_clock.un1_M_count_d_1_cry_12
T_18_24_wire_logic_cluster/lc_3/cout
T_18_24_wire_logic_cluster/lc_4/in_3

Net : slow_clock.un1_M_count_d_1_cry_6_THRU_CO
T_18_23_wire_logic_cluster/lc_6/out
T_17_23_lc_trk_g2_6
T_17_23_wire_logic_cluster/lc_5/in_3

End 

Net : slow_clock.un1_M_count_d_1_cry_6
T_18_23_wire_logic_cluster/lc_5/cout
T_18_23_wire_logic_cluster/lc_6/in_3

Net : slow_clock.M_count_d7_14_cascade_
T_17_24_wire_logic_cluster/lc_1/ltout
T_17_24_wire_logic_cluster/lc_2/in_2

End 

Net : slow_clock.un1_M_count_d_1_cry_10
T_18_24_wire_logic_cluster/lc_1/cout
T_18_24_wire_logic_cluster/lc_2/in_3

Net : slow_clock.M_count_d7_9_cascade_
T_17_25_wire_logic_cluster/lc_2/ltout
T_17_25_wire_logic_cluster/lc_3/in_2

End 

Net : M_reset_cond_out_0
T_16_25_wire_logic_cluster/lc_3/out
T_16_24_sp12_v_t_22
T_16_33_lc_trk_g1_6
T_16_33_wire_gbuf/in

T_16_25_wire_logic_cluster/lc_3/out
T_17_24_lc_trk_g3_3
T_17_24_wire_logic_cluster/lc_3/in_1

End 

Net : N_22_g
T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_23_wire_logic_cluster/lc_5/s_r

End 

Net : slow_clock.M_count_d7_21_cascade_
T_17_24_wire_logic_cluster/lc_2/ltout
T_17_24_wire_logic_cluster/lc_3/in_2

End 

Net : slow_clock.M_count_d7_20_cascade_
T_17_25_wire_logic_cluster/lc_3/ltout
T_17_25_wire_logic_cluster/lc_4/in_2

End 

Net : slow_clock.un1_M_count_d_1_cry_7
T_18_23_wire_logic_cluster/lc_6/cout
T_18_23_wire_logic_cluster/lc_7/in_3

Net : slow_clock.un1_M_count_d_1_cry_5
T_18_23_wire_logic_cluster/lc_4/cout
T_18_23_wire_logic_cluster/lc_5/in_3

Net : slow_clock.un1_M_count_d_1_cry_4
T_18_23_wire_logic_cluster/lc_3/cout
T_18_23_wire_logic_cluster/lc_4/in_3

Net : slow_clock.un1_M_count_d_1_cry_3
T_18_23_wire_logic_cluster/lc_2/cout
T_18_23_wire_logic_cluster/lc_3/in_3

Net : slow_clock.un1_M_count_d_1_cry_2
T_18_23_wire_logic_cluster/lc_1/cout
T_18_23_wire_logic_cluster/lc_2/in_3

Net : slow_clock.un1_M_count_d_1_cry_1
T_18_23_wire_logic_cluster/lc_0/cout
T_18_23_wire_logic_cluster/lc_1/in_3

Net : led_c_0
T_17_24_wire_logic_cluster/lc_3/out
T_17_24_lc_trk_g0_3
T_17_24_wire_logic_cluster/lc_3/in_0

T_17_24_wire_logic_cluster/lc_3/out
T_17_15_sp12_v_t_22
T_18_15_sp12_h_l_1
T_29_3_sp12_v_t_22
T_29_6_sp4_v_t_42
T_30_6_sp4_h_l_7
T_33_6_lc_trk_g0_2
T_33_6_wire_io_cluster/io_0/D_OUT_0

End 

Net : reset_cond.M_stage_qZ0Z_0
T_16_25_wire_logic_cluster/lc_2/out
T_16_25_lc_trk_g3_2
T_16_25_wire_logic_cluster/lc_0/in_3

End 

Net : reset_cond.M_stage_qZ0Z_1
T_16_25_wire_logic_cluster/lc_0/out
T_16_25_lc_trk_g2_0
T_16_25_wire_logic_cluster/lc_7/in_3

End 

Net : reset_cond.M_stage_qZ0Z_2
T_16_25_wire_logic_cluster/lc_7/out
T_16_25_lc_trk_g1_7
T_16_25_wire_logic_cluster/lc_3/in_3

End 

Net : rst_n_c
T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_0
T_17_1_sp12_v_t_23
T_17_13_sp12_v_t_23
T_17_21_sp4_v_t_37
T_16_25_lc_trk_g1_0
T_16_25_wire_logic_cluster/lc_2/in_3

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_0
T_17_1_sp12_v_t_23
T_17_13_sp12_v_t_23
T_17_21_sp4_v_t_37
T_16_25_lc_trk_g1_0
T_16_25_wire_logic_cluster/lc_0/in_1

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_0
T_17_1_sp12_v_t_23
T_17_13_sp12_v_t_23
T_17_21_sp4_v_t_37
T_16_25_lc_trk_g1_0
T_16_25_wire_logic_cluster/lc_7/in_0

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_0
T_17_1_sp12_v_t_23
T_17_13_sp12_v_t_23
T_17_21_sp4_v_t_37
T_16_25_lc_trk_g1_0
T_16_25_wire_logic_cluster/lc_3/in_0

End 

Net : clk_c_g
T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_25_wire_logic_cluster/lc_3/clk

End 

Net : usb_rx_c
T_33_1_wire_io_cluster/io_1/D_IN_0
T_23_1_sp12_h_l_0
T_22_0_span12_vert_0
T_22_0_lc_trk_g1_0
T_22_0_wire_io_cluster/io_1/D_OUT_0

End 

