Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Wed Jul  2 18:47:59 2025
| Host              : H410M-H-V3 running 64-bit Linux Mint 20.2
| Command           : report_timing -max_paths 10 -file ./report/sha_stream_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.206ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.728ns  (logic 1.455ns (39.029%)  route 2.273ns (60.971%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[20])
                                                      0.881     0.957 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/DOUTADOUT[20]
                         net (fo=6, routed)           1.754     2.711    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/DOUTADOUT[20]
    SLICE_X75Y111        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.114     2.825 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_5/O
                         net (fo=2, routed)           0.174     2.999    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_5_n_8
    SLICE_X75Y111        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     3.088 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_13/O
                         net (fo=1, routed)           0.011     3.099    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_13_n_8
    SLICE_X75Y111        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.254 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.280    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[23]_i_2_n_8
    SLICE_X75Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.347 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.260     3.607    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/temp_fu_1132_p2[26]
    SLICE_X75Y115        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     3.756 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[26]_i_1/O
                         net (fo=1, routed)           0.048     3.804    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U_n_109
    SLICE_X75Y115        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/ap_clk
    SLICE_X75Y115        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[26]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X75Y115        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[26]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.804    
  -------------------------------------------------------------------
                         slack                                  4.206    

Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 1.366ns (37.130%)  route 2.313ns (62.870%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[20])
                                                      0.881     0.957 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/DOUTADOUT[20]
                         net (fo=6, routed)           1.754     2.711    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/DOUTADOUT[20]
    SLICE_X75Y111        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.114     2.825 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_5/O
                         net (fo=2, routed)           0.174     2.999    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_5_n_8
    SLICE_X75Y111        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     3.088 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_13/O
                         net (fo=1, routed)           0.011     3.099    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_13_n_8
    SLICE_X75Y111        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.254 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.280    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[23]_i_2_n_8
    SLICE_X75Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.356 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.297     3.653    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/temp_fu_1132_p2[25]
    SLICE_X73Y113        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     3.704 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[25]_i_1/O
                         net (fo=1, routed)           0.051     3.755    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U_n_110
    SLICE_X73Y113        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/ap_clk
    SLICE_X73Y113        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[25]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X73Y113        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[25]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.755    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.277ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.657ns  (logic 1.406ns (38.447%)  route 2.251ns (61.553%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[20])
                                                      0.881     0.957 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/DOUTADOUT[20]
                         net (fo=6, routed)           1.754     2.711    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/DOUTADOUT[20]
    SLICE_X75Y111        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.114     2.825 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_5/O
                         net (fo=2, routed)           0.174     2.999    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_5_n_8
    SLICE_X75Y111        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     3.088 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_13/O
                         net (fo=1, routed)           0.011     3.099    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_13_n_8
    SLICE_X75Y111        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.254 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.280    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[23]_i_2_n_8
    SLICE_X75Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.396 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[31]_i_3/O[5]
                         net (fo=1, routed)           0.240     3.636    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/temp_fu_1132_p2[29]
    SLICE_X75Y115        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     3.687 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[29]_i_1/O
                         net (fo=1, routed)           0.046     3.733    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U_n_106
    SLICE_X75Y115        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/ap_clk
    SLICE_X75Y115        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[29]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X75Y115        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[29]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.733    
  -------------------------------------------------------------------
                         slack                                  4.277    

Slack (MET) :             4.278ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 1.394ns (38.129%)  route 2.262ns (61.871%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[20])
                                                      0.881     0.957 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/DOUTADOUT[20]
                         net (fo=6, routed)           1.754     2.711    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/DOUTADOUT[20]
    SLICE_X75Y111        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.114     2.825 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_5/O
                         net (fo=2, routed)           0.174     2.999    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_5_n_8
    SLICE_X75Y111        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     3.088 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_13/O
                         net (fo=1, routed)           0.011     3.099    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_13_n_8
    SLICE_X75Y111        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.254 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.280    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[23]_i_2_n_8
    SLICE_X75Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.336 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.246     3.582    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/temp_fu_1132_p2[24]
    SLICE_X75Y115        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     3.681 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[24]_i_1/O
                         net (fo=1, routed)           0.051     3.732    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U_n_111
    SLICE_X75Y115        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/ap_clk
    SLICE_X75Y115        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[24]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X75Y115        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[24]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.732    
  -------------------------------------------------------------------
                         slack                                  4.278    

Slack (MET) :             4.296ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 1.452ns (39.912%)  route 2.186ns (60.088%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[20])
                                                      0.881     0.957 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/DOUTADOUT[20]
                         net (fo=6, routed)           1.754     2.711    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/DOUTADOUT[20]
    SLICE_X75Y111        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.114     2.825 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_5/O
                         net (fo=2, routed)           0.174     2.999    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_5_n_8
    SLICE_X75Y111        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     3.088 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_13/O
                         net (fo=1, routed)           0.011     3.099    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_13_n_8
    SLICE_X75Y111        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.254 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.280    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[23]_i_2_n_8
    SLICE_X75Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.396 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[31]_i_3/O[7]
                         net (fo=1, routed)           0.173     3.569    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/temp_fu_1132_p2[31]
    SLICE_X75Y116        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     3.666 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[31]_i_2/O
                         net (fo=1, routed)           0.048     3.714    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U_n_104
    SLICE_X75Y116        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/ap_clk
    SLICE_X75Y116        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[31]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X75Y116        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[31]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.714    
  -------------------------------------------------------------------
                         slack                                  4.296    

Slack (MET) :             4.300ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 1.375ns (37.837%)  route 2.259ns (62.163%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[20])
                                                      0.881     0.957 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/DOUTADOUT[20]
                         net (fo=6, routed)           1.754     2.711    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/DOUTADOUT[20]
    SLICE_X75Y111        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.114     2.825 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_5/O
                         net (fo=2, routed)           0.174     2.999    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_5_n_8
    SLICE_X75Y111        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     3.088 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_13/O
                         net (fo=1, routed)           0.011     3.099    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_13_n_8
    SLICE_X75Y111        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.254 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.280    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[23]_i_2_n_8
    SLICE_X75Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     3.366 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[31]_i_3/O[4]
                         net (fo=1, routed)           0.246     3.612    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/temp_fu_1132_p2[28]
    SLICE_X73Y113        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     3.662 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[28]_i_1/O
                         net (fo=1, routed)           0.048     3.710    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U_n_107
    SLICE_X73Y113        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/ap_clk
    SLICE_X73Y113        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[28]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X73Y113        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[28]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                  4.300    

Slack (MET) :             4.302ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 1.441ns (39.675%)  route 2.191ns (60.325%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[20])
                                                      0.881     0.957 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/DOUTADOUT[20]
                         net (fo=6, routed)           1.754     2.711    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/DOUTADOUT[20]
    SLICE_X75Y111        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.114     2.825 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_5/O
                         net (fo=2, routed)           0.174     2.999    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_5_n_8
    SLICE_X75Y111        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     3.088 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_13/O
                         net (fo=1, routed)           0.011     3.099    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_13_n_8
    SLICE_X75Y111        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.254 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.280    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[23]_i_2_n_8
    SLICE_X75Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     3.383 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[31]_i_3/O[6]
                         net (fo=1, routed)           0.175     3.558    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/temp_fu_1132_p2[30]
    SLICE_X75Y116        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     3.657 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[30]_i_1/O
                         net (fo=1, routed)           0.051     3.708    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U_n_105
    SLICE_X75Y116        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/ap_clk
    SLICE_X75Y116        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[30]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X75Y116        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[30]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                  4.302    

Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 1.356ns (37.542%)  route 2.256ns (62.458%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[20])
                                                      0.881     0.957 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/DOUTADOUT[20]
                         net (fo=6, routed)           1.754     2.711    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/DOUTADOUT[20]
    SLICE_X75Y111        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.114     2.825 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_5/O
                         net (fo=2, routed)           0.174     2.999    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_5_n_8
    SLICE_X75Y111        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     3.088 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_13/O
                         net (fo=1, routed)           0.011     3.099    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_13_n_8
    SLICE_X75Y111        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.254 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.280    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[23]_i_2_n_8
    SLICE_X75Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     3.362 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.240     3.602    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/temp_fu_1132_p2[27]
    SLICE_X75Y115        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     3.637 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[27]_i_1/O
                         net (fo=1, routed)           0.051     3.688    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U_n_108
    SLICE_X75Y115        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/ap_clk
    SLICE_X75Y115        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[27]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X75Y115        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[27]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.688    
  -------------------------------------------------------------------
                         slack                                  4.322    

Slack (MET) :             4.349ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_11_reg_317_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 1.450ns (40.452%)  route 2.135ns (59.548%))
  Logic Levels:           5  (CARRY8=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[20])
                                                      0.881     0.957 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/DOUTADOUT[20]
                         net (fo=6, routed)           1.619     2.576    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/DOUTADOUT[20]
    SLICE_X81Y112        LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.113     2.689 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_11_reg_317[23]_i_5/O
                         net (fo=2, routed)           0.161     2.850    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_11_reg_317[23]_i_5_n_8
    SLICE_X81Y112        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     2.938 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_11_reg_317[23]_i_13/O
                         net (fo=1, routed)           0.022     2.960    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_11_reg_317[23]_i_13_n_8
    SLICE_X81Y112        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.119 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.145    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[23]_i_2_n_8
    SLICE_X81Y113        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     3.231 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[31]_i_3/O[4]
                         net (fo=1, routed)           0.257     3.488    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/A_10_fu_809_p2[28]
    SLICE_X82Y113        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     3.611 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_11_reg_317[28]_i_1/O
                         net (fo=1, routed)           0.050     3.661    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U_n_139
    SLICE_X82Y113        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_11_reg_317_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/ap_clk
    SLICE_X82Y113        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_11_reg_317_reg[28]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X82Y113        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_11_reg_317_reg[28]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.661    
  -------------------------------------------------------------------
                         slack                                  4.349    

Slack (MET) :             4.356ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_11_reg_317_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 1.455ns (40.670%)  route 2.123ns (59.330%))
  Logic Levels:           5  (CARRY8=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[20])
                                                      0.881     0.957 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/DOUTADOUT[20]
                         net (fo=6, routed)           1.619     2.576    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/DOUTADOUT[20]
    SLICE_X81Y112        LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.113     2.689 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_11_reg_317[23]_i_5/O
                         net (fo=2, routed)           0.161     2.850    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_11_reg_317[23]_i_5_n_8
    SLICE_X81Y112        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     2.938 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_11_reg_317[23]_i_13/O
                         net (fo=1, routed)           0.022     2.960    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_11_reg_317[23]_i_13_n_8
    SLICE_X81Y112        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.119 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.145    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[23]_i_2_n_8
    SLICE_X81Y113        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     3.261 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[31]_i_3/O[7]
                         net (fo=1, routed)           0.279     3.540    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/A_10_fu_809_p2[31]
    SLICE_X80Y110        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098     3.638 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_11_reg_317[31]_i_2/O
                         net (fo=1, routed)           0.016     3.654    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U_n_136
    SLICE_X80Y110        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_11_reg_317_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/ap_clk
    SLICE_X80Y110        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_11_reg_317_reg[31]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X80Y110        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_11_reg_317_reg[31]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.654    
  -------------------------------------------------------------------
                         slack                                  4.356    




