/*module multi_seven_seg (
    input clk,
    input num[4][4],
    output out[4],
    output segment[8]
) {
    .clk(clk) {
        dff mux[4] (#INIT(b0001))
        
    }
    seven_seg seg
    always {
        out = mux.q
        if (mux.q[3] == 1)
            mux.d    = 1
        else
            mux.d = mux.q * 2
        case (mux.q) {
            b0001:
            seg.char = num[mux.q]
            segment = seg.segs
        }
        
    }
}*/