

================================================================
== Vivado HLS Report for 'FFT'
================================================================
* Date:           Mon Dec  1 20:03:26 2014

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        hls.prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------+-------+-------+-------+-------+-------+---------+
        |                  |       |    Latency    |    Interval   | Pipeline|
        |     Instance     | Module|  min  |  max  |  min  |  max  |   Type  |
        +------------------+-------+-------+-------+-------+-------+---------+
        |grp_bitrp_fu_234  |bitrp  |  12289|  14337|  12289|  14337|   none  |
        +------------------+-------+-------+-------+-------+-------+---------+

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  2555|  2555|         5|          -|          -|   511|    no    |
        |- Loop 2         |     ?|     ?|         ?|          -|          -|    10|    no    |
        | + Loop 2.1      |     ?|     ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 2.1.1  |     ?|     ?|        43|          -|          -|     ?|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    724|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     28|    2145|   2077|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    273|
|Register         |        -|      -|     823|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|     28|    2968|   3074|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |     12|       2|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------+-----------------------------+---------+-------+------+------+
    |            Instance            |            Module           | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------------+-----------------------------+---------+-------+------+------+
    |grp_bitrp_fu_234                |bitrp                        |        0|      0|   208|   236|
    |combine_mul_32s_14s_45_3_U3     |combine_mul_32s_14s_45_3     |        0|      2|     0|     0|
    |combine_mul_32s_14s_45_3_U6     |combine_mul_32s_14s_45_3     |        0|      2|     0|     0|
    |combine_mul_32s_20ns_52_3_U4    |combine_mul_32s_20ns_52_3    |        0|      2|     0|     0|
    |combine_mul_32s_20ns_52_3_U5    |combine_mul_32s_20ns_52_3    |        0|      2|     0|     0|
    |combine_mul_32s_32s_32_6_U7     |combine_mul_32s_32s_32_6     |        0|      4|    45|    21|
    |combine_mul_32s_32s_52_6_U9     |combine_mul_32s_32s_52_6     |        0|      4|    45|    21|
    |combine_mul_32s_32s_52_6_U10    |combine_mul_32s_32s_52_6     |        0|      4|    45|    21|
    |combine_mul_32s_32s_52_6_U11    |combine_mul_32s_32s_52_6     |        0|      4|    45|    21|
    |combine_mul_32s_32s_52_6_U12    |combine_mul_32s_32s_52_6     |        0|      4|    45|    21|
    |combine_sdiv_32ns_32s_32_35_U8  |combine_sdiv_32ns_32s_32_35  |        0|      0|  1712|  1736|
    +--------------------------------+-----------------------------+---------+-------+------+------+
    |Total                           |                             |        0|     28|  2145|  2077|
    +--------------------------------+-----------------------------+---------+-------+------+------+

    * Memory: 
    +-----------+-------------+---------+------+-----+------+-------------+
    |   Memory  |    Module   | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-------------+---------+------+-----+------+-------------+
    |wreal_V_U  |FFT_wreal_V  |        1|   512|   32|     1|        16384|
    |wimag_V_U  |FFT_wreal_V  |        1|   512|   32|     1|        16384|
    +-----------+-------------+---------+------+-----+------+-------------+
    |Total      |             |        2|  1024|   64|     2|        32768|
    +-----------+-------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |index1_fu_466_p2        |     +    |      0|  0|  32|          32|          32|
    |index2_fu_471_p2        |     +    |      0|  0|  32|          32|          32|
    |indvar_next2_fu_349_p2  |     +    |      0|  0|   4|           4|           1|
    |indvar_next_fu_434_p2   |     +    |      0|  0|  32|          32|           1|
    |j_5_fu_481_p2           |     +    |      0|  0|  31|          31|           1|
    |j_fu_242_p2             |     +    |      0|  0|   9|           9|           1|
    |r_V_21_fu_598_p2        |     +    |      0|  0|  32|          32|          32|
    |r_V_29_fu_327_p2        |     +    |      0|  0|  52|          52|          52|
    |r_V_31_fu_577_p2        |     +    |      0|  0|  52|          52|          52|
    |r_V_s_fu_591_p2         |     +    |      0|  0|  32|          32|          32|
    |p_neg_fu_355_p2         |     -    |      0|  0|  32|           1|          32|
    |p_neg_t_fu_382_p2       |     -    |      0|  0|  32|           1|          32|
    |r_V_22_fu_605_p2        |     -    |      0|  0|  32|          32|          32|
    |r_V_23_fu_611_p2        |     -    |      0|  0|  32|          32|          32|
    |r_V_26_fu_303_p2        |     -    |      0|  0|  52|          52|          52|
    |r_V_30_fu_563_p2        |     -    |      0|  0|  52|          52|          52|
    |smax2_fu_420_p3         |  Select  |      0|  0|  31|           1|          31|
    |tmp_18_fu_402_p3        |  Select  |      0|  0|  32|           1|          32|
    |exitcond3_fu_476_p2     |   icmp   |      0|  0|  39|          31|          31|
    |exitcond4_fu_343_p2     |   icmp   |      0|  0|   4|           4|           4|
    |exitcond5_fu_248_p2     |   icmp   |      0|  0|  10|           9|           2|
    |icmp_fu_450_p2          |   icmp   |      0|  0|  28|          22|           1|
    |tmp1_fu_414_p2          |   icmp   |      0|  0|  40|          32|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 724|         578|         570|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |indvar3_reg_176   |   9|          2|    9|         18|
    |indvar4_reg_187   |   4|          2|    4|          8|
    |indvar_reg_210    |  32|          2|   32|         64|
    |j_1_reg_222       |  31|          2|   31|         62|
    |m_reg_198         |  31|          2|   31|         62|
    |wimag_V_address0  |   9|          4|    9|         36|
    |wimag_V_d0        |  32|          2|   32|         64|
    |wreal_V_address0  |   9|          4|    9|         36|
    |wreal_V_d0        |  32|          2|   32|         64|
    |ximag_V_address0  |  10|          3|   10|         30|
    |ximag_V_d0        |  32|          3|   32|         96|
    |xreal_V_address0  |  10|          3|   10|         30|
    |xreal_V_d0        |  32|          3|   32|         96|
    +------------------+----+-----------+-----+-----------+
    |Total             | 273|         34|  273|        666|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+-----+-----------+
    |                  Name                  | FF | Bits| Const Bits|
    +----------------------------------------+----+-----+-----------+
    |ap_CS_fsm                               |   6|    6|          0|
    |grp_bitrp_fu_234_ap_start_ap_start_reg  |   1|    1|          0|
    |icmp_reg_709                            |   1|    1|          0|
    |indvar3_reg_176                         |   9|    9|          0|
    |indvar4_reg_187                         |   4|    4|          0|
    |indvar_next2_reg_679                    |   4|    4|          0|
    |indvar_next_reg_699                     |  32|   32|          0|
    |indvar_reg_210                          |  32|   32|          0|
    |j_1_reg_222                             |  31|   31|          0|
    |j_5_reg_721                             |  31|   31|          0|
    |j_reg_617                               |   9|    9|          0|
    |k_reg_704                               |  32|   32|          0|
    |lhs_V_3_cast_reg_785                    |  52|   52|          0|
    |lhs_V_4_cast_reg_795                    |  52|   52|          0|
    |m_reg_198                               |  31|   32|          1|
    |p_lshr_reg_684                          |  31|   31|          0|
    |r_V_22_reg_805                          |  32|   32|          0|
    |r_V_23_reg_810                          |  32|   32|          0|
    |r_V_25_reg_661                          |  52|   52|          0|
    |r_V_27_reg_666                          |  52|   52|          0|
    |r_V_28_reg_671                          |  45|   45|          0|
    |r_V_reg_656                             |  45|   45|          0|
    |rhs_V_3_cast_reg_790                    |  52|   52|          0|
    |rhs_V_4_cast_reg_800                    |  52|   52|          0|
    |smax2_reg_694                           |  31|   31|          0|
    |tmp_18_reg_689                          |  32|   32|          0|
    |ximag_V_addr_3_reg_746                  |  10|   10|          0|
    |ximag_V_addr_reg_731                    |  10|   10|          0|
    |xreal_V_addr_3_reg_741                  |  10|   10|          0|
    |xreal_V_addr_reg_736                    |  10|   10|          0|
    +----------------------------------------+----+-----+-----------+
    |Total                                   | 823|  824|          1|
    +----------------------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+-----------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol | Source Object|    C Type    |
+------------------+-----+-----+-----------+--------------+--------------+
|ap_clk            |  in |    1|          -|      FFT     | return value |
|ap_rst            |  in |    1|          -|      FFT     | return value |
|ap_start          |  in |    1|          -|      FFT     | return value |
|ap_done           | out |    1|          -|      FFT     | return value |
|ap_idle           | out |    1|          -|      FFT     | return value |
|ap_ready          | out |    1|          -|      FFT     | return value |
|xreal_V_address0  | out |   10| ap_memory |    xreal_V   |     array    |
|xreal_V_ce0       | out |    1| ap_memory |    xreal_V   |     array    |
|xreal_V_we0       | out |    1| ap_memory |    xreal_V   |     array    |
|xreal_V_d0        | out |   32| ap_memory |    xreal_V   |     array    |
|xreal_V_q0        |  in |   32| ap_memory |    xreal_V   |     array    |
|xreal_V_address1  | out |   10| ap_memory |    xreal_V   |     array    |
|xreal_V_ce1       | out |    1| ap_memory |    xreal_V   |     array    |
|xreal_V_q1        |  in |   32| ap_memory |    xreal_V   |     array    |
|ximag_V_address0  | out |   10| ap_memory |    ximag_V   |     array    |
|ximag_V_ce0       | out |    1| ap_memory |    ximag_V   |     array    |
|ximag_V_we0       | out |    1| ap_memory |    ximag_V   |     array    |
|ximag_V_d0        | out |   32| ap_memory |    ximag_V   |     array    |
|ximag_V_q0        |  in |   32| ap_memory |    ximag_V   |     array    |
|ximag_V_address1  | out |   10| ap_memory |    ximag_V   |     array    |
|ximag_V_ce1       | out |    1| ap_memory |    ximag_V   |     array    |
|ximag_V_q1        |  in |   32| ap_memory |    ximag_V   |     array    |
+------------------+-----+-----+-----------+--------------+--------------+

