Version 4
SHEET 1 884 680
WIRE 848 32 624 32
WIRE 240 48 -48 48
WIRE 576 48 240 48
WIRE 112 64 -272 64
WIRE 96 80 -160 80
WIRE 624 80 624 32
WIRE 640 80 624 80
WIRE 576 96 576 48
WIRE 640 96 640 80
WIRE -272 112 -272 64
WIRE -160 112 -160 80
WIRE -48 112 -48 48
WIRE 240 112 240 48
WIRE 112 128 112 64
WIRE 128 128 112 128
WIRE 496 144 336 144
WIRE 784 144 720 144
WIRE 96 160 96 80
WIRE 128 160 96 160
WIRE 784 160 784 144
WIRE -272 256 -272 192
WIRE -160 256 -160 192
WIRE -160 256 -272 256
WIRE -48 256 -48 192
WIRE -48 256 -160 256
WIRE 240 256 240 176
WIRE 240 256 -48 256
WIRE 784 256 784 240
WIRE 784 256 240 256
WIRE 848 256 848 32
WIRE 848 256 784 256
WIRE 240 288 240 256
FLAG 240 288 0
SYMBOL AND_SRAM 240 144 R0
SYMATTR InstName X1
SYMATTR SpiceLine L = {L}, Wn = {Wn}
SYMBOL voltage -272 96 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V1
SYMATTR Value PULSE(0 1.8 0 0.05n 0.05n 4n 8n)
SYMBOL voltage -160 96 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V2
SYMATTR Value PULSE(0 1.8 0 0.05n 0.05n 2n 4n)
SYMBOL voltage -48 96 R0
SYMATTR InstName V3
SYMATTR Value 1.8
SYMBOL NOT_CELL 608 144 R0
SYMATTR InstName X2
SYMATTR SpiceLine L = {L}, Wn = {Wn}, Wp = {Wp}
SYMBOL res 768 144 R0
SYMATTR InstName R1
SYMATTR Value 1Mega
TEXT -306 312 Left 2 !.tran 0 16n 0 0.01n
TEXT 512 344 Left 2 !.param L 180n
TEXT 512 376 Left 2 !.param Wn 360n
TEXT 512 408 Left 2 !.param Wp 720n
