Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Thu Jun 14 19:34:33 2018
| Host         : eadric-PC running 64-bit Deepin 15.5
| Command      : report_control_sets -verbose -file cpu_control_sets_placed.rpt
| Design       : cpu
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    80 |
| Unused register locations in slices containing registers |    85 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            4 |
|      2 |            2 |
|      3 |            2 |
|      4 |            1 |
|      5 |            2 |
|      8 |           61 |
|      9 |            2 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              64 |           36 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              48 |           26 |
| Yes          | No                    | No                     |             539 |          296 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+---------------------------------------------+-------------------------------+------------------+----------------+
|                  Clock Signal                  |                Enable Signal                |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+------------------------------------------------+---------------------------------------------+-------------------------------+------------------+----------------+
|  clk_100m_0_IBUF                               |                                             |                               |                1 |              1 |
|  ctrlUnit_0/inst/ExtSel_reg_i_2_n_0            |                                             |                               |                1 |              1 |
|  ctrlUnit_0/inst/EXE_BUFG                      |                                             |                               |                1 |              1 |
|  ctrlUnit_0/inst/DBDataSrc_reg_i_2_n_0         |                                             |                               |                1 |              1 |
|  ctrlUnit_0/inst/PCSrc_reg[1]_i_2_n_0          |                                             |                               |                1 |              2 |
| ~CLK_0_IBUF_BUFG                               |                                             |                               |                1 |              2 |
|  transtate_0/inst/realstate_inferred__0/i__n_0 |                                             |                               |                1 |              3 |
|  ctrlUnit_0/inst/WrRegDSrc_reg_i_2_n_0         |                                             |                               |                2 |              3 |
|  pick_data_0/inst/display_reg[3]_i_2_n_0       |                                             |                               |                1 |              4 |
|  clk_divide_0/inst/clk1k                       | clock_0/inst//i__n_0                        |                               |                1 |              5 |
|  ctrlUnit_0/inst/ALUSrcB_reg_i_2_n_0           |                                             |                               |                2 |              5 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[51][7]_i_1_n_0           |                               |                4 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[37][7]_i_1_n_0           |                               |                6 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[38][7]_i_1_n_0           |                               |                5 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[3][7]_i_1_n_0            |                               |                6 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[39][7]_i_1_n_0           |                               |                3 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[42][7]_i_1_n_0           |                               |                4 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[40][7]_i_1_n_0           |                               |                3 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[41][7]_i_1_n_0           |                               |                4 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[43][7]_i_1_n_0           |                               |                6 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[44][7]_i_1_n_0           |                               |                6 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[45][7]_i_1_n_0           |                               |                8 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[46][7]_i_1_n_0           |                               |                5 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[48][7]_i_1_n_0           |                               |                8 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[49][7]_i_1_n_0           |                               |                5 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[4][7]_i_1_n_0            |                               |                4 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[50][7]_i_1_n_0           |                               |                4 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[13][7]_i_1_n_0           |                               |                7 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[52][7]_i_1_n_0           |                               |                5 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[53][7]_i_1_n_0           |                               |                5 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[54][7]_i_1_n_0           |                               |                3 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[55][7]_i_1_n_0           |                               |                2 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[56][7]_i_1_n_0           |                               |                3 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[59][7]_i_1_n_0           |                               |                7 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[57][7]_i_1_n_0           |                               |                3 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[5][7]_i_1_n_0            |                               |                2 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[58][7]_i_1_n_0           |                               |                2 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[7][7]_i_1_n_0            |                               |                5 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[60][7]_i_1_n_0           |                               |                6 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[6][7]_i_1_n_0            |                               |                5 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[8][7]_i_1_n_0            |                               |                5 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[9][7]_i_1_n_0            |                               |                4 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[36][7]_i_1_n_0           |                               |                5 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[0][7]_i_1_n_0            |                               |                6 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[10][7]_i_1_n_0           |                               |                2 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[11][7]_i_1_n_0           |                               |                5 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[12][7]_i_1_n_0           |                               |                2 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[14][7]_i_1_n_0           |                               |                5 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[15][7]_i_1_n_0           |                               |                8 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[16][7]_i_1_n_0           |                               |                4 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[17][7]_i_1_n_0           |                               |                3 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[18][7]_i_1_n_0           |                               |                3 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[24][7]_i_1_n_0           |                               |                4 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[19][7]_i_1_n_0           |                               |                1 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[1][7]_i_1_n_0            |                               |                3 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[20][7]_i_1_n_0           |                               |                2 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[21][7]_i_1_n_0           |                               |                4 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[23][7]_i_1_n_0           |                               |                5 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[35][7]_i_1_n_0           |                               |                6 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[34][7]_i_1_n_0           |                               |                3 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[47][7]_i_1_n_0           |                               |                6 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[33][7]_i_1_n_0           |                               |                4 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[32][7]_i_1_n_0           |                               |                4 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[31][7]_i_1_n_0           |                               |                5 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[30][7]_i_1_n_0           |                               |                6 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[2][7]_i_1_n_0            |                               |                3 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[29][7]_i_1_n_0           |                               |                4 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[28][7]_i_1_n_0           |                               |                2 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[27][7]_i_1_n_0           |                               |                5 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[26][7]_i_1_n_0           |                               |                5 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[25][7]_i_1_n_0           |                               |                5 |              8 |
|  ctrlUnit_0/inst/mWR_BUFG                      | dataMem_0/inst/ram[22][7]_i_1_n_0           |                               |                5 |              8 |
|  CLK_0_IBUF_BUFG                               | ctrlUnit_0/inst/FSM_onehot_state[8]_i_1_n_0 |                               |                3 |              9 |
|  CLK_0_IBUF_BUFG                               |                                             |                               |                4 |              9 |
|  clk_100m_0_IBUF                               |                                             | clk_divide_0/inst/clear       |                5 |             17 |
|  ctrlUnit_0/inst/EXE_BUFG                      |                                             | alu_0/inst/result[31]_i_1_n_0 |               21 |             31 |
|  ctrlUnit_0/inst/mRD_BUFG                      |                                             |                               |               20 |             32 |
|  CLK_0_IBUF_BUFG                               | ctrlUnit_0/inst/PCWre                       | pc_0/inst/p_0_in              |               15 |             32 |
|  CLK_0_IBUF_BUFG                               | ctrlUnit_0/inst/IRWre                       |                               |               22 |             37 |
|  CLK_0_IBUF_BUFG                               | regFile_0/inst/p_0_in                       |                               |               12 |             96 |
+------------------------------------------------+---------------------------------------------+-------------------------------+------------------+----------------+


