Verilator Tree Dump (format 0x3900) from <e11093> to <e14744>
     NETLIST 0x555556c30000 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x555556c3a120 <e11067> {c14ai}  la_iopadring  L2 [1ps]
    1:2: VAR 0x555556c38180 <e32> {c16aw} @dt=0@  CFGW [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556c404e0 <e33> {c16ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cac0b0 <e26> {c16ap}
    1:2:1:1:2: CONST 0x555556c8e780 <e18> {c16aq} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh7
    1:2:1:1:3: CONST 0x555556c8e8c0 <e19> {c16as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556c8e640 <e34> {c16bf} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2: VAR 0x555556c38300 <e71> {c17aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556c409c0 <e69> {c17ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cac210 <e61> {c17ap}
    1:2:1:1:2: CONST 0x555556c8edc0 <e53> {c17aq} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh7
    1:2:1:1:3: CONST 0x555556c8ef00 <e54> {c17as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556c8ec80 <e70> {c17bf} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2: VAR 0x555556c38480 <e108> {c18aw} @dt=0@  ENCUT [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556c40ea0 <e106> {c18ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cac370 <e98> {c18ap}
    1:2:1:1:2: CONST 0x555556c8f400 <e90> {c18aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:3: CONST 0x555556c8f540 <e91> {c18as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556c8f2c0 <e107> {c18bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2: VAR 0x555556c38600 <e145> {c19aw} @dt=0@  ENPOC [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556c41380 <e143> {c19ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cac4d0 <e135> {c19ap}
    1:2:1:1:2: CONST 0x555556c8fa40 <e127> {c19aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:3: CONST 0x555556c8fb80 <e128> {c19as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556c8f900 <e144> {c19bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2: VAR 0x555556c38780 <e161> {c21ap} @dt=0@  IOTYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556c41520 <e159> {c21ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556c8fcc0 <e160> {c21bf} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556c38900 <e173> {c22ap} @dt=0@  XTALTYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556c416c0 <e171> {c22ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556c8fe00 <e172> {c22bf} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556c38a80 <e185> {c23ap} @dt=0@  ANALOGTYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556c41860 <e183> {c23ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556cae000 <e184> {c23bf} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556c38c00 <e197> {c24ap} @dt=0@  POCTYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556c41a00 <e195> {c24ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556cae140 <e196> {c24bf} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556c38d80 <e209> {c25ap} @dt=0@  VDDTYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556c41ba0 <e207> {c25ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556cae280 <e208> {c25bf} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556c38f00 <e221> {c26ap} @dt=0@  VDDIOTYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556c41d40 <e219> {c26ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556cae3c0 <e220> {c26bf} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556c39080 <e233> {c27ap} @dt=0@  VSSIOTYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556c41ee0 <e231> {c27ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556cae500 <e232> {c27bf} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556c39200 <e245> {c28ap} @dt=0@  VSSTYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556cb00d0 <e243> {c28ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556cae640 <e244> {c28bf} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556c39380 <e276> {c30aw} @dt=0@  NO_SECTIONS [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556cb05b0 <e274> {c30ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cac630 <e267> {c30ap}
    1:2:1:1:2: CONST 0x555556caeb40 <e259> {c30aq} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh4
    1:2:1:1:3: CONST 0x555556caec80 <e260> {c30as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556caea00 <e275> {c30bl} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh2
    1:2: VAR 0x555556c39500 <e312> {c31aw} @dt=0@  NO_NSIDE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556cb0a90 <e310> {c31ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cac790 <e303> {c31ap}
    1:2:1:1:2: CONST 0x555556caf180 <e295> {c31aq} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh7
    1:2:1:1:3: CONST 0x555556caf2c0 <e296> {c31as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556caf040 <e311> {c31bl} @dt=0x555556cb09c0@(G/w8)  8'h8
    1:2: VAR 0x555556c39680 <e347> {c32aw} @dt=0@  NO_NGPIO [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556cb0f70 <e345> {c32ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cac8f0 <e338> {c32ap}
    1:2:1:1:2: CONST 0x555556caf7c0 <e330> {c32aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556caf900 <e331> {c32at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556caf680 <e346> {c32bl} @dt=0x555556cb0ea0@(G/w64)  64'h8040201008040201
    1:2: VAR 0x555556c39800 <e384> {c33aw} @dt=0@  NO_NANALOG [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556cb1450 <e382> {c33ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556caca50 <e374> {c33ap}
    1:2:1:1:2: CONST 0x555556cafe00 <e366> {c33aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556cb2000 <e367> {c33at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556cafcc0 <e383> {c33bl} @dt=0x555556cb0ea0@(G/w64)  64'h1000201
    1:2: VAR 0x555556c39980 <e421> {c34aw} @dt=0@  NO_NXTAL [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556cb1930 <e419> {c34ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cacbb0 <e411> {c34ap}
    1:2:1:1:2: CONST 0x555556cb2500 <e403> {c34aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556cb2640 <e404> {c34at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556cb23c0 <e420> {c34bl} @dt=0x555556cb0ea0@(G/w64)  64'h1020001
    1:2: VAR 0x555556c39b00 <e458> {c35aw} @dt=0@  NO_NVDDIO [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556cb1e10 <e456> {c35ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cacd10 <e448> {c35ap}
    1:2:1:1:2: CONST 0x555556cb2b40 <e440> {c35aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556cb2c80 <e441> {c35at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556cb2a00 <e457> {c35bl} @dt=0x555556cb0ea0@(G/w64)  64'h807060504030201
    1:2: VAR 0x555556c39c80 <e495> {c36aw} @dt=0@  NO_NVDD [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556cb4340 <e493> {c36ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cace70 <e485> {c36ap}
    1:2:1:1:2: CONST 0x555556cb3180 <e477> {c36aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556cb32c0 <e478> {c36at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556cb3040 <e494> {c36bl} @dt=0x555556cb0ea0@(G/w64)  64'h807060504030201
    1:2: VAR 0x555556c39e00 <e532> {c37aw} @dt=0@  NO_NGND [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556cb4820 <e530> {c37ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cacfd0 <e522> {c37ap}
    1:2:1:1:2: CONST 0x555556cb37c0 <e514> {c37aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556cb3900 <e515> {c37at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556cb3680 <e531> {c37bl} @dt=0x555556cb0ea0@(G/w64)  64'h807060504030201
    1:2: VAR 0x555556cb8000 <e569> {c38aw} @dt=0@  NO_NCLAMP [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556cb4d00 <e567> {c38ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cad130 <e559> {c38ap}
    1:2:1:1:2: CONST 0x555556cb3e00 <e551> {c38aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556cb6000 <e552> {c38at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556cb3cc0 <e568> {c38bl} @dt=0x555556cb0ea0@(G/w64)  64'h807060504030201
    1:2: VAR 0x555556cb8180 <e606> {c39aw} @dt=0@  EA_SECTIONS [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556cb51e0 <e604> {c39ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cad290 <e596> {c39ap}
    1:2:1:1:2: CONST 0x555556cb6500 <e588> {c39aq} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh4
    1:2:1:1:3: CONST 0x555556cb6640 <e589> {c39as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556cb63c0 <e605> {c39bl} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh2
    1:2: VAR 0x555556cb8300 <e643> {c40aw} @dt=0@  EA_NSIDE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556cb56c0 <e641> {c40ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cad3f0 <e633> {c40ap}
    1:2:1:1:2: CONST 0x555556cb6b40 <e625> {c40aq} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh7
    1:2:1:1:3: CONST 0x555556cb6c80 <e626> {c40as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556cb6a00 <e642> {c40bl} @dt=0x555556cb09c0@(G/w8)  8'h10
    1:2: VAR 0x555556cb8480 <e680> {c41aw} @dt=0@  EA_NGPIO [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556cb5ba0 <e678> {c41ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cad550 <e670> {c41ap}
    1:2:1:1:2: CONST 0x555556cb7180 <e662> {c41aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556cb72c0 <e663> {c41at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556cb7040 <e679> {c41bl} @dt=0x555556cb0ea0@(G/w64)  64'h8040201008040201
    1:2: VAR 0x555556cb8600 <e717> {c42aw} @dt=0@  EA_NANALOG [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556cba0d0 <e715> {c42ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cad6b0 <e707> {c42ap}
    1:2:1:1:2: CONST 0x555556cb77c0 <e699> {c42aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556cb7900 <e700> {c42at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556cb7680 <e716> {c42bl} @dt=0x555556cb0ea0@(G/w64)  64'h1000201
    1:2: VAR 0x555556cb8780 <e754> {c43aw} @dt=0@  EA_NXTAL [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556cba5b0 <e752> {c43ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cad810 <e744> {c43ap}
    1:2:1:1:2: CONST 0x555556cb7e00 <e736> {c43aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556cbc000 <e737> {c43at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556cb7cc0 <e753> {c43bl} @dt=0x555556cb0ea0@(G/w64)  64'h1020001
    1:2: VAR 0x555556cb8900 <e791> {c44aw} @dt=0@  EA_NVDDIO [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556cbaa90 <e789> {c44ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cad970 <e781> {c44ap}
    1:2:1:1:2: CONST 0x555556cbc500 <e773> {c44aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556cbc640 <e774> {c44at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556cbc3c0 <e790> {c44bl} @dt=0x555556cb0ea0@(G/w64)  64'h807060504030201
    1:2: VAR 0x555556cb8a80 <e828> {c45aw} @dt=0@  EA_NVDD [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556cbaf70 <e826> {c45ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cadad0 <e818> {c45ap}
    1:2:1:1:2: CONST 0x555556cbcb40 <e810> {c45aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556cbcc80 <e811> {c45at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556cbca00 <e827> {c45bl} @dt=0x555556cb0ea0@(G/w64)  64'h807060504030201
    1:2: VAR 0x555556cb8c00 <e865> {c46aw} @dt=0@  EA_NGND [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556cbb450 <e863> {c46ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cadc30 <e855> {c46ap}
    1:2:1:1:2: CONST 0x555556cbd180 <e847> {c46aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556cbd2c0 <e848> {c46at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556cbd040 <e864> {c46bl} @dt=0x555556cb0ea0@(G/w64)  64'h807060504030201
    1:2: VAR 0x555556cb8d80 <e902> {c47aw} @dt=0@  EA_NCLAMP [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556cbb930 <e900> {c47ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cadd90 <e892> {c47ap}
    1:2:1:1:2: CONST 0x555556cbd7c0 <e884> {c47aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556cbd900 <e885> {c47at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556cbd680 <e901> {c47bl} @dt=0x555556cb0ea0@(G/w64)  64'h807060504030201
    1:2: VAR 0x555556cb8f00 <e939> {c48aw} @dt=0@  SO_SECTIONS [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556cbbe10 <e937> {c48ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cadef0 <e929> {c48ap}
    1:2:1:1:2: CONST 0x555556cbde00 <e921> {c48aq} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh4
    1:2:1:1:3: CONST 0x555556cbe000 <e922> {c48as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556cbdcc0 <e938> {c48bl} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh2
    1:2: VAR 0x555556cb9080 <e976> {c49aw} @dt=0@  SO_NSIDE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556cc0340 <e974> {c49ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cc20b0 <e966> {c49ap}
    1:2:1:1:2: CONST 0x555556cbe500 <e958> {c49aq} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh7
    1:2:1:1:3: CONST 0x555556cbe640 <e959> {c49as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556cbe3c0 <e975> {c49bl} @dt=0x555556cb09c0@(G/w8)  8'h20
    1:2: VAR 0x555556cb9200 <e1013> {c50aw} @dt=0@  SO_NGPIO [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556cc0820 <e1011> {c50ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cc2210 <e1003> {c50ap}
    1:2:1:1:2: CONST 0x555556cbeb40 <e995> {c50aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556cbec80 <e996> {c50at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556cbea00 <e1012> {c50bl} @dt=0x555556cb0ea0@(G/w64)  64'h8040201008040201
    1:2: VAR 0x555556cb9380 <e1050> {c51aw} @dt=0@  SO_NANALOG [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556cc0d00 <e1048> {c51ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cc2370 <e1040> {c51ap}
    1:2:1:1:2: CONST 0x555556cbf180 <e1032> {c51aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556cbf2c0 <e1033> {c51at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556cbf040 <e1049> {c51bl} @dt=0x555556cb0ea0@(G/w64)  64'h1000201
    1:2: VAR 0x555556cb9500 <e1087> {c52aw} @dt=0@  SO_NXTAL [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556cc11e0 <e1085> {c52ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cc24d0 <e1077> {c52ap}
    1:2:1:1:2: CONST 0x555556cbf7c0 <e1069> {c52aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556cbf900 <e1070> {c52at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556cbf680 <e1086> {c52bl} @dt=0x555556cb0ea0@(G/w64)  64'h1020001
    1:2: VAR 0x555556cb9680 <e1124> {c53aw} @dt=0@  SO_NVDDIO [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556cc16c0 <e1122> {c53ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cc2630 <e1114> {c53ap}
    1:2:1:1:2: CONST 0x555556cbfe00 <e1106> {c53aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556cc4000 <e1107> {c53at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556cbfcc0 <e1123> {c53bl} @dt=0x555556cb0ea0@(G/w64)  64'h807060504030201
    1:2: VAR 0x555556cb9800 <e1161> {c54aw} @dt=0@  SO_NVDD [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556cc1ba0 <e1159> {c54ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cc2790 <e1151> {c54ap}
    1:2:1:1:2: CONST 0x555556cc4500 <e1143> {c54aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556cc4640 <e1144> {c54at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556cc43c0 <e1160> {c54bl} @dt=0x555556cb0ea0@(G/w64)  64'h807060504030201
    1:2: VAR 0x555556cb9980 <e1198> {c55aw} @dt=0@  SO_NGND [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556cc60d0 <e1196> {c55ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cc28f0 <e1188> {c55ap}
    1:2:1:1:2: CONST 0x555556cc4b40 <e1180> {c55aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556cc4c80 <e1181> {c55at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556cc4a00 <e1197> {c55bl} @dt=0x555556cb0ea0@(G/w64)  64'h807060504030201
    1:2: VAR 0x555556cb9b00 <e1235> {c56aw} @dt=0@  SO_NCLAMP [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556cc65b0 <e1233> {c56ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cc2a50 <e1225> {c56ap}
    1:2:1:1:2: CONST 0x555556cc5180 <e1217> {c56aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556cc52c0 <e1218> {c56at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556cc5040 <e1234> {c56bl} @dt=0x555556cb0ea0@(G/w64)  64'h807060504030201
    1:2: VAR 0x555556cb9c80 <e1272> {c57aw} @dt=0@  WE_SECTIONS [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556cc6a90 <e1270> {c57ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cc2bb0 <e1262> {c57ap}
    1:2:1:1:2: CONST 0x555556cc57c0 <e1254> {c57aq} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh4
    1:2:1:1:3: CONST 0x555556cc5900 <e1255> {c57as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556cc5680 <e1271> {c57bl} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh2
    1:2: VAR 0x555556cb9e00 <e1309> {c58aw} @dt=0@  WE_NSIDE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556cc6f70 <e1307> {c58ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cc2d10 <e1299> {c58ap}
    1:2:1:1:2: CONST 0x555556cc5e00 <e1291> {c58aq} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh7
    1:2:1:1:3: CONST 0x555556cc8000 <e1292> {c58as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556cc5cc0 <e1308> {c58bl} @dt=0x555556cb09c0@(G/w8)  8'h40
    1:2: VAR 0x555556cca000 <e1346> {c59aw} @dt=0@  WE_NGPIO [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556cc7450 <e1344> {c59ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cc2e70 <e1336> {c59ap}
    1:2:1:1:2: CONST 0x555556cc8500 <e1328> {c59aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556cc8640 <e1329> {c59at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556cc83c0 <e1345> {c59bl} @dt=0x555556cb0ea0@(G/w64)  64'h8040201008040201
    1:2: VAR 0x555556cca180 <e1383> {c60aw} @dt=0@  WE_NANALOG [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556cc7930 <e1381> {c60ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cc2fd0 <e1373> {c60ap}
    1:2:1:1:2: CONST 0x555556cc8b40 <e1365> {c60aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556cc8c80 <e1366> {c60at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556cc8a00 <e1382> {c60bl} @dt=0x555556cb0ea0@(G/w64)  64'h1000201
    1:2: VAR 0x555556cca300 <e1420> {c61aw} @dt=0@  WE_NXTAL [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556cc7e10 <e1418> {c61ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cc3130 <e1410> {c61ap}
    1:2:1:1:2: CONST 0x555556cc9180 <e1402> {c61aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556cc92c0 <e1403> {c61at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556cc9040 <e1419> {c61bl} @dt=0x555556cb0ea0@(G/w64)  64'h1020001
    1:2: VAR 0x555556cca480 <e1457> {c62aw} @dt=0@  WE_NVDDIO [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556ccc340 <e1455> {c62ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cc3290 <e1447> {c62ap}
    1:2:1:1:2: CONST 0x555556cc97c0 <e1439> {c62aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556cc9900 <e1440> {c62at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556cc9680 <e1456> {c62bl} @dt=0x555556cb0ea0@(G/w64)  64'h807060504030201
    1:2: VAR 0x555556cca600 <e1494> {c63aw} @dt=0@  WE_NVDD [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556ccc820 <e1492> {c63ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cc33f0 <e1484> {c63ap}
    1:2:1:1:2: CONST 0x555556cc9e00 <e1476> {c63aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556cce000 <e1477> {c63at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556cc9cc0 <e1493> {c63bl} @dt=0x555556cb0ea0@(G/w64)  64'h807060504030201
    1:2: VAR 0x555556cca780 <e1531> {c64aw} @dt=0@  WE_NGND [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556cccd00 <e1529> {c64ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cc3550 <e1521> {c64ap}
    1:2:1:1:2: CONST 0x555556cce500 <e1513> {c64aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556cce640 <e1514> {c64at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556cce3c0 <e1530> {c64bl} @dt=0x555556cb0ea0@(G/w64)  64'h807060504030201
    1:2: VAR 0x555556cca900 <e1568> {c65aw} @dt=0@  WE_NCLAMP [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556ccd1e0 <e1566> {c65ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cc36b0 <e1558> {c65ap}
    1:2:1:1:2: CONST 0x555556cceb40 <e1550> {c65aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556ccec80 <e1551> {c65at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556ccea00 <e1567> {c65bl} @dt=0x555556cb0ea0@(G/w64)  64'h807060504030201
    1:2: VAR 0x555556ccaa80 <e1579> {c68at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556ccd380 <e1578> {c68at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556ccac00 <e1609> {c70bf} @dt=0@  no_pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556ccd930 <e1608> {c70al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cc38c0 <e1606> {c70al}
    1:2:1:1:2: SUB 0x555556cc3970 <e1597> {c70au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1b320 <e12710#> {c70am} @dt=0@  NO_NSIDE [RV] <- VAR 0x555556c39500 <e312> {c31aw} @dt=0@  NO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556ccf040 <e1589> {c70av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556ccf180 <e1598> {c70ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ccad80 <e1647> {c71bf} @dt=0@  no_z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cd2000 <e1646> {c71am} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cc3b80 <e1644> {c71am}
    1:2:1:1:2: SUB 0x555556cc3c30 <e1635> {c71av} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1b440 <e12713#> {c71an} @dt=0@  NO_NSIDE [RV] <- VAR 0x555556c39500 <e312> {c31aw} @dt=0@  NO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556ccf540 <e1627> {c71aw} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556ccf680 <e1636> {c71ay} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ccaf00 <e1685> {c72bf} @dt=0@  no_a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cd2680 <e1684> {c72al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cc3e40 <e1682> {c72al}
    1:2:1:1:2: SUB 0x555556cc3ef0 <e1673> {c72au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1b560 <e12716#> {c72am} @dt=0@  NO_NSIDE [RV] <- VAR 0x555556c39500 <e312> {c31aw} @dt=0@  NO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556ccfa40 <e1665> {c72av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556ccfb80 <e1674> {c72ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ccb080 <e1723> {c73bf} @dt=0@  no_ie INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cd2d00 <e1722> {c73al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cd6160 <e1720> {c73al}
    1:2:1:1:2: SUB 0x555556cd6210 <e1711> {c73au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1b680 <e12719#> {c73am} @dt=0@  NO_NSIDE [RV] <- VAR 0x555556c39500 <e312> {c31aw} @dt=0@  NO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cd8000 <e1703> {c73av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cd8140 <e1712> {c73ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ccb200 <e1761> {c74bf} @dt=0@  no_oe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cd3380 <e1760> {c74al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cd6420 <e1758> {c74al}
    1:2:1:1:2: SUB 0x555556cd64d0 <e1749> {c74au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1b7a0 <e12722#> {c74am} @dt=0@  NO_NSIDE [RV] <- VAR 0x555556c39500 <e312> {c31aw} @dt=0@  NO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cd8500 <e1741> {c74av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cd8640 <e1750> {c74ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ccb380 <e1799> {c75bf} @dt=0@  no_pe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cd3a00 <e1798> {c75al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cd66e0 <e1796> {c75al}
    1:2:1:1:2: SUB 0x555556cd6790 <e1787> {c75au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1b8c0 <e12725#> {c75am} @dt=0@  NO_NSIDE [RV] <- VAR 0x555556c39500 <e312> {c31aw} @dt=0@  NO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cd8a00 <e1779> {c75av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cd8b40 <e1788> {c75ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ccb500 <e1837> {c76bf} @dt=0@  no_ps INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cda0d0 <e1836> {c76al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cd69a0 <e1834> {c76al}
    1:2:1:1:2: SUB 0x555556cd6a50 <e1825> {c76au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1b9e0 <e12728#> {c76am} @dt=0@  NO_NSIDE [RV] <- VAR 0x555556c39500 <e312> {c31aw} @dt=0@  NO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cd8f00 <e1817> {c76av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cd9040 <e1826> {c76ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ccb680 <e1875> {c77bf} @dt=0@  no_sr INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cda750 <e1874> {c77al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cd6c60 <e1872> {c77al}
    1:2:1:1:2: SUB 0x555556cd6d10 <e1863> {c77au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1bb00 <e12731#> {c77am} @dt=0@  NO_NSIDE [RV] <- VAR 0x555556c39500 <e312> {c31aw} @dt=0@  NO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cd9400 <e1855> {c77av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cd9540 <e1864> {c77ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ccb800 <e1913> {c78bf} @dt=0@  no_st INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cdadd0 <e1912> {c78al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cd6f20 <e1910> {c78al}
    1:2:1:1:2: SUB 0x555556cd6fd0 <e1901> {c78au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1bc20 <e12734#> {c78am} @dt=0@  NO_NSIDE [RV] <- VAR 0x555556c39500 <e312> {c31aw} @dt=0@  NO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cd9900 <e1893> {c78av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cd9a40 <e1902> {c78ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ccb980 <e1960> {c79bf} @dt=0@  no_ds INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cdb520 <e1959> {c79al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cd7290 <e1957> {c79al}
    1:2:1:1:2: SUB 0x555556cd7340 <e1948> {c79aw} @dt=0@
    1:2:1:1:2:1: MUL 0x555556cd73f0 <e1939> {c79au} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555556f1bd40 <e12737#> {c79am} @dt=0@  NO_NSIDE [RV] <- VAR 0x555556c39500 <e312> {c31aw} @dt=0@  NO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: CONST 0x555556cde000 <e1931> {c79av} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:2:2: CONST 0x555556cde140 <e1940> {c79ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cde280 <e1949> {c79az} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ccbb00 <e2004> {c80bf} @dt=0@  no_cfg INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cdbc70 <e2003> {c80al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cd76b0 <e2001> {c80al}
    1:2:1:1:2: SUB 0x555556cd7760 <e1992> {c80az} @dt=0@
    1:2:1:1:2:1: MUL 0x555556cd7810 <e1983> {c80au} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555556f1be60 <e12740#> {c80am} @dt=0@  NO_NSIDE [RV] <- VAR 0x555556c39500 <e312> {c31aw} @dt=0@  NO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: VARREF 0x555556f1c000 <e12743#> {c80av} @dt=0@  CFGW [RV] <- VAR 0x555556c38180 <e32> {c16aw} @dt=0@  CFGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cde640 <e1984> {c80ba} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cde780 <e1993> {c80bc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ccbc80 <e2044> {c81bf} @dt=0@  no_vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556ce0410 <e2043> {c81al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cd7a20 <e2041> {c81al}
    1:2:1:1:2: SUB 0x555556cd7ad0 <e2032> {c81ax} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1c120 <e12746#> {c81am} @dt=0@  NO_SECTIONS [RV] <- VAR 0x555556c39380 <e276> {c30aw} @dt=0@  NO_SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cdeb40 <e2024> {c81ay} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cdec80 <e2033> {c81ba} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ccbe00 <e2082> {c82bf} @dt=0@  no_vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556ce0a90 <e2081> {c82al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cd7ce0 <e2079> {c82al}
    1:2:1:1:2: SUB 0x555556cd7d90 <e2070> {c82ax} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1c240 <e12749#> {c82am} @dt=0@  NO_SECTIONS [RV] <- VAR 0x555556c39380 <e276> {c30aw} @dt=0@  NO_SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cdf040 <e2062> {c82ay} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cdf180 <e2071> {c82ba} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce4000 <e2120> {c83bf} @dt=0@  no_vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556ce1110 <e2119> {c83al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556ce2000 <e2117> {c83al}
    1:2:1:1:2: SUB 0x555556ce20b0 <e2108> {c83ax} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1c360 <e12752#> {c83am} @dt=0@  NO_SECTIONS [RV] <- VAR 0x555556c39380 <e276> {c30aw} @dt=0@  NO_SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cdf540 <e2100> {c83ay} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cdf680 <e2109> {c83ba} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce4180 <e2158> {c85bf} @dt=0@  ea_pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556ce1790 <e2157> {c85al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556ce22c0 <e2155> {c85al}
    1:2:1:1:2: SUB 0x555556ce2370 <e2146> {c85au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1c480 <e12755#> {c85am} @dt=0@  EA_NSIDE [RV] <- VAR 0x555556cb8300 <e643> {c40aw} @dt=0@  EA_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cdfa40 <e2138> {c85av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cdfb80 <e2147> {c85ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce4300 <e2196> {c86bf} @dt=0@  ea_z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556ce1e10 <e2195> {c86am} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556ce2580 <e2193> {c86am}
    1:2:1:1:2: SUB 0x555556ce2630 <e2184> {c86av} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1c5a0 <e12758#> {c86an} @dt=0@  EA_NSIDE [RV] <- VAR 0x555556cb8300 <e643> {c40aw} @dt=0@  EA_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556ce6000 <e2176> {c86aw} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556ce6140 <e2185> {c86ay} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce4480 <e2234> {c87bf} @dt=0@  ea_a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556ce84e0 <e2233> {c87al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556ce2840 <e2231> {c87al}
    1:2:1:1:2: SUB 0x555556ce28f0 <e2222> {c87au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1c6c0 <e12761#> {c87am} @dt=0@  EA_NSIDE [RV] <- VAR 0x555556cb8300 <e643> {c40aw} @dt=0@  EA_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556ce6500 <e2214> {c87av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556ce6640 <e2223> {c87ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce4600 <e2272> {c88bf} @dt=0@  ea_ie INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556ce8b60 <e2271> {c88al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556ce2b00 <e2269> {c88al}
    1:2:1:1:2: SUB 0x555556ce2bb0 <e2260> {c88au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1c7e0 <e12764#> {c88am} @dt=0@  EA_NSIDE [RV] <- VAR 0x555556cb8300 <e643> {c40aw} @dt=0@  EA_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556ce6a00 <e2252> {c88av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556ce6b40 <e2261> {c88ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce4780 <e2310> {c89bf} @dt=0@  ea_oe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556ce91e0 <e2309> {c89al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556ce2dc0 <e2307> {c89al}
    1:2:1:1:2: SUB 0x555556ce2e70 <e2298> {c89au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1c900 <e12767#> {c89am} @dt=0@  EA_NSIDE [RV] <- VAR 0x555556cb8300 <e643> {c40aw} @dt=0@  EA_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556ce6f00 <e2290> {c89av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556ce7040 <e2299> {c89ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce4900 <e2348> {c90bf} @dt=0@  ea_pe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556ce9860 <e2347> {c90al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556ce3080 <e2345> {c90al}
    1:2:1:1:2: SUB 0x555556ce3130 <e2336> {c90au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1ca20 <e12770#> {c90am} @dt=0@  EA_NSIDE [RV] <- VAR 0x555556cb8300 <e643> {c40aw} @dt=0@  EA_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556ce7400 <e2328> {c90av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556ce7540 <e2337> {c90ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce4a80 <e2386> {c91bf} @dt=0@  ea_ps INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556ce9ee0 <e2385> {c91al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556ce3340 <e2383> {c91al}
    1:2:1:1:2: SUB 0x555556ce33f0 <e2374> {c91au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1cb40 <e12773#> {c91am} @dt=0@  EA_NSIDE [RV] <- VAR 0x555556cb8300 <e643> {c40aw} @dt=0@  EA_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556ce7900 <e2366> {c91av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556ce7a40 <e2375> {c91ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce4c00 <e2424> {c92bf} @dt=0@  ea_sr INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cec5b0 <e2423> {c92al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556ce3600 <e2421> {c92al}
    1:2:1:1:2: SUB 0x555556ce36b0 <e2412> {c92au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1cc60 <e12776#> {c92am} @dt=0@  EA_NSIDE [RV] <- VAR 0x555556cb8300 <e643> {c40aw} @dt=0@  EA_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556ce7e00 <e2404> {c92av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cee000 <e2413> {c92ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce4d80 <e2462> {c93bf} @dt=0@  ea_st INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cecc30 <e2461> {c93al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556ce38c0 <e2459> {c93al}
    1:2:1:1:2: SUB 0x555556ce3970 <e2450> {c93au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1cd80 <e12779#> {c93am} @dt=0@  EA_NSIDE [RV] <- VAR 0x555556cb8300 <e643> {c40aw} @dt=0@  EA_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cee3c0 <e2442> {c93av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cee500 <e2451> {c93ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce4f00 <e2509> {c94bf} @dt=0@  ea_ds INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556ced380 <e2508> {c94al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556ce3c30 <e2506> {c94al}
    1:2:1:1:2: SUB 0x555556ce3ce0 <e2497> {c94aw} @dt=0@
    1:2:1:1:2:1: MUL 0x555556ce3d90 <e2488> {c94au} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555556f1cea0 <e12782#> {c94am} @dt=0@  EA_NSIDE [RV] <- VAR 0x555556cb8300 <e643> {c40aw} @dt=0@  EA_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: CONST 0x555556ceea00 <e2480> {c94av} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:2:2: CONST 0x555556ceeb40 <e2489> {c94ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556ceec80 <e2498> {c94az} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce5080 <e2553> {c95bf} @dt=0@  ea_cfg INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cedad0 <e2552> {c95al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cf00b0 <e2550> {c95al}
    1:2:1:1:2: SUB 0x555556cf0160 <e2541> {c95az} @dt=0@
    1:2:1:1:2:1: MUL 0x555556cf0210 <e2532> {c95au} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555556f1cfc0 <e12785#> {c95am} @dt=0@  EA_NSIDE [RV] <- VAR 0x555556cb8300 <e643> {c40aw} @dt=0@  EA_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: VARREF 0x555556f1d0e0 <e12788#> {c95av} @dt=0@  CFGW [RV] <- VAR 0x555556c38180 <e32> {c16aw} @dt=0@  CFGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cef040 <e2533> {c95ba} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cef180 <e2542> {c95bc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce5200 <e2593> {c96bf} @dt=0@  ea_vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cf2270 <e2592> {c96al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cf0420 <e2590> {c96al}
    1:2:1:1:2: SUB 0x555556cf04d0 <e2581> {c96ax} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1d200 <e12791#> {c96am} @dt=0@  EA_SECTIONS [RV] <- VAR 0x555556cb8180 <e606> {c39aw} @dt=0@  EA_SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cef540 <e2573> {c96ay} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cef680 <e2582> {c96ba} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce5380 <e2631> {c97bf} @dt=0@  ea_vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cf28f0 <e2630> {c97al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cf06e0 <e2628> {c97al}
    1:2:1:1:2: SUB 0x555556cf0790 <e2619> {c97ax} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1d320 <e12794#> {c97am} @dt=0@  EA_SECTIONS [RV] <- VAR 0x555556cb8180 <e606> {c39aw} @dt=0@  EA_SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cefa40 <e2611> {c97ay} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cefb80 <e2620> {c97ba} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce5500 <e2669> {c98bf} @dt=0@  ea_vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cf2f70 <e2668> {c98al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cf09a0 <e2666> {c98al}
    1:2:1:1:2: SUB 0x555556cf0a50 <e2657> {c98ax} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1d440 <e12797#> {c98am} @dt=0@  EA_SECTIONS [RV] <- VAR 0x555556cb8180 <e606> {c39aw} @dt=0@  EA_SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cf6000 <e2649> {c98ay} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cf6140 <e2658> {c98ba} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce5680 <e2707> {c100bf} @dt=0@  so_pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cf35f0 <e2706> {c100al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cf0c60 <e2704> {c100al}
    1:2:1:1:2: SUB 0x555556cf0d10 <e2695> {c100au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1d560 <e12800#> {c100am} @dt=0@  SO_NSIDE [RV] <- VAR 0x555556cb9080 <e976> {c49aw} @dt=0@  SO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cf6500 <e2687> {c100av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cf6640 <e2696> {c100ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce5800 <e2745> {c101bf} @dt=0@  so_z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cf3c70 <e2744> {c101am} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cf0f20 <e2742> {c101am}
    1:2:1:1:2: SUB 0x555556cf0fd0 <e2733> {c101av} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1d680 <e12803#> {c101an} @dt=0@  SO_NSIDE [RV] <- VAR 0x555556cb9080 <e976> {c49aw} @dt=0@  SO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cf6a00 <e2725> {c101aw} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cf6b40 <e2734> {c101ay} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce5980 <e2783> {c102bf} @dt=0@  so_a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cfa340 <e2782> {c102al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cf11e0 <e2780> {c102al}
    1:2:1:1:2: SUB 0x555556cf1290 <e2771> {c102au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1d7a0 <e12806#> {c102am} @dt=0@  SO_NSIDE [RV] <- VAR 0x555556cb9080 <e976> {c49aw} @dt=0@  SO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cf6f00 <e2763> {c102av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cf7040 <e2772> {c102ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce5b00 <e2821> {c103bf} @dt=0@  so_ie INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cfa9c0 <e2820> {c103al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cf14a0 <e2818> {c103al}
    1:2:1:1:2: SUB 0x555556cf1550 <e2809> {c103au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1d8c0 <e12809#> {c103am} @dt=0@  SO_NSIDE [RV] <- VAR 0x555556cb9080 <e976> {c49aw} @dt=0@  SO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cf7400 <e2801> {c103av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cf7540 <e2810> {c103ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce5c80 <e2859> {c104bf} @dt=0@  so_oe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cfb040 <e2858> {c104al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cf1760 <e2856> {c104al}
    1:2:1:1:2: SUB 0x555556cf1810 <e2847> {c104au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1d9e0 <e12812#> {c104am} @dt=0@  SO_NSIDE [RV] <- VAR 0x555556cb9080 <e976> {c49aw} @dt=0@  SO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cf7900 <e2839> {c104av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cf7a40 <e2848> {c104ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ce5e00 <e2897> {c105bf} @dt=0@  so_pe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cfb6c0 <e2896> {c105al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cf1a20 <e2894> {c105al}
    1:2:1:1:2: SUB 0x555556cf1ad0 <e2885> {c105au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1db00 <e12815#> {c105am} @dt=0@  SO_NSIDE [RV] <- VAR 0x555556cb9080 <e976> {c49aw} @dt=0@  SO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cf7e00 <e2877> {c105av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cfe000 <e2886> {c105ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d00000 <e2935> {c106bf} @dt=0@  so_ps INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556cfbd40 <e2934> {c106al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556cf1ce0 <e2932> {c106al}
    1:2:1:1:2: SUB 0x555556cf1d90 <e2923> {c106au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1dc20 <e12818#> {c106am} @dt=0@  SO_NSIDE [RV] <- VAR 0x555556cb9080 <e976> {c49aw} @dt=0@  SO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cfe3c0 <e2915> {c106av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cfe500 <e2924> {c106ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d00180 <e2973> {c107bf} @dt=0@  so_sr INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d02410 <e2972> {c107al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d04000 <e2970> {c107al}
    1:2:1:1:2: SUB 0x555556d040b0 <e2961> {c107au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1dd40 <e12821#> {c107am} @dt=0@  SO_NSIDE [RV] <- VAR 0x555556cb9080 <e976> {c49aw} @dt=0@  SO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cfe8c0 <e2953> {c107av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cfea00 <e2962> {c107ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d00300 <e3011> {c108bf} @dt=0@  so_st INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d02a90 <e3010> {c108al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d042c0 <e3008> {c108al}
    1:2:1:1:2: SUB 0x555556d04370 <e2999> {c108au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1de60 <e12824#> {c108am} @dt=0@  SO_NSIDE [RV] <- VAR 0x555556cb9080 <e976> {c49aw} @dt=0@  SO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cfedc0 <e2991> {c108av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cfef00 <e3000> {c108ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d00480 <e3058> {c109bf} @dt=0@  so_ds INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d031e0 <e3057> {c109al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d04630 <e3055> {c109al}
    1:2:1:1:2: SUB 0x555556d046e0 <e3046> {c109aw} @dt=0@
    1:2:1:1:2:1: MUL 0x555556d04790 <e3037> {c109au} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555556f1e000 <e12827#> {c109am} @dt=0@  SO_NSIDE [RV] <- VAR 0x555556cb9080 <e976> {c49aw} @dt=0@  SO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: CONST 0x555556cff400 <e3029> {c109av} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:2:2: CONST 0x555556cff540 <e3038> {c109ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cff680 <e3047> {c109az} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d00600 <e3102> {c110bf} @dt=0@  so_cfg INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d03930 <e3101> {c110al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d04a50 <e3099> {c110al}
    1:2:1:1:2: SUB 0x555556d04b00 <e3090> {c110az} @dt=0@
    1:2:1:1:2:1: MUL 0x555556d04bb0 <e3081> {c110au} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555556f1e120 <e12830#> {c110am} @dt=0@  SO_NSIDE [RV] <- VAR 0x555556cb9080 <e976> {c49aw} @dt=0@  SO_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: VARREF 0x555556f1e240 <e12833#> {c110av} @dt=0@  CFGW [RV] <- VAR 0x555556c38180 <e32> {c16aw} @dt=0@  CFGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556cffa40 <e3082> {c110ba} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556cffb80 <e3091> {c110bc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d00780 <e3142> {c111bf} @dt=0@  so_vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d080d0 <e3141> {c111al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d04dc0 <e3139> {c111al}
    1:2:1:1:2: SUB 0x555556d04e70 <e3130> {c111ax} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1e360 <e12836#> {c111am} @dt=0@  SO_SECTIONS [RV] <- VAR 0x555556cb8f00 <e939> {c48aw} @dt=0@  SO_SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d0a000 <e3122> {c111ay} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d0a140 <e3131> {c111ba} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d00900 <e3180> {c112bf} @dt=0@  so_vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d08750 <e3179> {c112al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d05080 <e3177> {c112al}
    1:2:1:1:2: SUB 0x555556d05130 <e3168> {c112ax} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1e480 <e12839#> {c112am} @dt=0@  SO_SECTIONS [RV] <- VAR 0x555556cb8f00 <e939> {c48aw} @dt=0@  SO_SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d0a500 <e3160> {c112ay} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d0a640 <e3169> {c112ba} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d00a80 <e3218> {c113bf} @dt=0@  so_vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d08dd0 <e3217> {c113al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d05340 <e3215> {c113al}
    1:2:1:1:2: SUB 0x555556d053f0 <e3206> {c113ax} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1e5a0 <e12842#> {c113am} @dt=0@  SO_SECTIONS [RV] <- VAR 0x555556cb8f00 <e939> {c48aw} @dt=0@  SO_SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d0aa00 <e3198> {c113ay} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d0ab40 <e3207> {c113ba} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d00c00 <e3256> {c115bf} @dt=0@  we_pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d09450 <e3255> {c115al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d05600 <e3253> {c115al}
    1:2:1:1:2: SUB 0x555556d056b0 <e3244> {c115au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1e6c0 <e12845#> {c115am} @dt=0@  WE_NSIDE [RV] <- VAR 0x555556cb9e00 <e1309> {c58aw} @dt=0@  WE_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d0af00 <e3236> {c115av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d0b040 <e3245> {c115ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d00d80 <e3294> {c116bf} @dt=0@  we_z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d09ad0 <e3293> {c116am} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d058c0 <e3291> {c116am}
    1:2:1:1:2: SUB 0x555556d05970 <e3282> {c116av} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1e7e0 <e12848#> {c116an} @dt=0@  WE_NSIDE [RV] <- VAR 0x555556cb9e00 <e1309> {c58aw} @dt=0@  WE_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d0b400 <e3274> {c116aw} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d0b540 <e3283> {c116ay} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d00f00 <e3332> {c117bf} @dt=0@  we_a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d0c1a0 <e3331> {c117al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d05b80 <e3329> {c117al}
    1:2:1:1:2: SUB 0x555556d05c30 <e3320> {c117au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1e900 <e12851#> {c117am} @dt=0@  WE_NSIDE [RV] <- VAR 0x555556cb9e00 <e1309> {c58aw} @dt=0@  WE_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d0b900 <e3312> {c117av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d0ba40 <e3321> {c117ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d01080 <e3370> {c118bf} @dt=0@  we_ie INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d0c820 <e3369> {c118al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d05e40 <e3367> {c118al}
    1:2:1:1:2: SUB 0x555556d05ef0 <e3358> {c118au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1ea20 <e12854#> {c118am} @dt=0@  WE_NSIDE [RV] <- VAR 0x555556cb9e00 <e1309> {c58aw} @dt=0@  WE_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d0be00 <e3350> {c118av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d10000 <e3359> {c118ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d01200 <e3408> {c119bf} @dt=0@  we_oe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d0cea0 <e3407> {c119al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d12160 <e3405> {c119al}
    1:2:1:1:2: SUB 0x555556d12210 <e3396> {c119au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1eb40 <e12857#> {c119am} @dt=0@  WE_NSIDE [RV] <- VAR 0x555556cb9e00 <e1309> {c58aw} @dt=0@  WE_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d103c0 <e3388> {c119av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d10500 <e3397> {c119ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d01380 <e3446> {c120bf} @dt=0@  we_pe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d0d520 <e3445> {c120al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d12420 <e3443> {c120al}
    1:2:1:1:2: SUB 0x555556d124d0 <e3434> {c120au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1ec60 <e12860#> {c120am} @dt=0@  WE_NSIDE [RV] <- VAR 0x555556cb9e00 <e1309> {c58aw} @dt=0@  WE_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d108c0 <e3426> {c120av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d10a00 <e3435> {c120ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d01500 <e3484> {c121bf} @dt=0@  we_ps INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d0dba0 <e3483> {c121al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d126e0 <e3481> {c121al}
    1:2:1:1:2: SUB 0x555556d12790 <e3472> {c121au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1ed80 <e12863#> {c121am} @dt=0@  WE_NSIDE [RV] <- VAR 0x555556cb9e00 <e1309> {c58aw} @dt=0@  WE_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d10dc0 <e3464> {c121av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d10f00 <e3473> {c121ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d01680 <e3522> {c122bf} @dt=0@  we_sr INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d14270 <e3521> {c122al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d129a0 <e3519> {c122al}
    1:2:1:1:2: SUB 0x555556d12a50 <e3510> {c122au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1eea0 <e12866#> {c122am} @dt=0@  WE_NSIDE [RV] <- VAR 0x555556cb9e00 <e1309> {c58aw} @dt=0@  WE_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d112c0 <e3502> {c122av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d11400 <e3511> {c122ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d01800 <e3560> {c123bf} @dt=0@  we_st INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d148f0 <e3559> {c123al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d12c60 <e3557> {c123al}
    1:2:1:1:2: SUB 0x555556d12d10 <e3548> {c123au} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1efc0 <e12869#> {c123am} @dt=0@  WE_NSIDE [RV] <- VAR 0x555556cb9e00 <e1309> {c58aw} @dt=0@  WE_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d117c0 <e3540> {c123av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d11900 <e3549> {c123ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d01980 <e3607> {c124bf} @dt=0@  we_ds INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d15040 <e3606> {c124al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d12fd0 <e3604> {c124al}
    1:2:1:1:2: SUB 0x555556d13080 <e3595> {c124aw} @dt=0@
    1:2:1:1:2:1: MUL 0x555556d13130 <e3586> {c124au} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555556f1f0e0 <e12872#> {c124am} @dt=0@  WE_NSIDE [RV] <- VAR 0x555556cb9e00 <e1309> {c58aw} @dt=0@  WE_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: CONST 0x555556d11e00 <e3578> {c124av} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:2:2: CONST 0x555556d16000 <e3587> {c124ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d16140 <e3596> {c124az} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d01b00 <e3651> {c125bf} @dt=0@  we_cfg INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d15790 <e3650> {c125al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d133f0 <e3648> {c125al}
    1:2:1:1:2: SUB 0x555556d134a0 <e3639> {c125az} @dt=0@
    1:2:1:1:2:1: MUL 0x555556d13550 <e3630> {c125au} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555556f1f200 <e12875#> {c125am} @dt=0@  WE_NSIDE [RV] <- VAR 0x555556cb9e00 <e1309> {c58aw} @dt=0@  WE_NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: VARREF 0x555556f1f320 <e12878#> {c125av} @dt=0@  CFGW [RV] <- VAR 0x555556c38180 <e32> {c16aw} @dt=0@  CFGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d16500 <e3631> {c125ba} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d16640 <e3640> {c125bc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d01c80 <e3691> {c126bf} @dt=0@  we_vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d15ee0 <e3690> {c126al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d13760 <e3688> {c126al}
    1:2:1:1:2: SUB 0x555556d13810 <e3679> {c126ax} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1f440 <e12881#> {c126am} @dt=0@  WE_SECTIONS [RV] <- VAR 0x555556cb9c80 <e1272> {c57aw} @dt=0@  WE_SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d16a00 <e3671> {c126ay} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d16b40 <e3680> {c126ba} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d01e00 <e3729> {c127bf} @dt=0@  we_vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d185b0 <e3728> {c127al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d13a20 <e3726> {c127al}
    1:2:1:1:2: SUB 0x555556d13ad0 <e3717> {c127ax} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1f560 <e12884#> {c127am} @dt=0@  WE_SECTIONS [RV] <- VAR 0x555556cb9c80 <e1272> {c57aw} @dt=0@  WE_SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d16f00 <e3709> {c127ay} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d17040 <e3718> {c127ba} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d1c000 <e3767> {c128bf} @dt=0@  we_vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d18c30 <e3766> {c128al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d13ce0 <e3764> {c128al}
    1:2:1:1:2: SUB 0x555556d13d90 <e3755> {c128ax} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1f680 <e12887#> {c128am} @dt=0@  WE_SECTIONS [RV] <- VAR 0x555556cb9c80 <e1272> {c57aw} @dt=0@  WE_SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d17400 <e3747> {c128ay} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d17540 <e3756> {c128ba} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d1c180 <e4819> {c135aw} @dt=0@  no_ioringr [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d19110 <e3799> {c135aj} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d1e000 <e3797> {c135aj}
    1:2:1:1:2: SUB 0x555556d1e0b0 <e3793> {c135ap} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1f7a0 <e12890#> {c135ak} @dt=0@  RINGW [RV] <- VAR 0x555556c38300 <e71> {c17aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d17900 <e3785> {c135aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d17a40 <e3794> {c135as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d1c300 <e3811> {c136ap} @dt=0@  no_vddior [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d19380 <e3810> {c136ap} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556d1c480 <e3818> {c137ap} @dt=0@  no_vssior [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d19520 <e3817> {c137ap} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556d1c600 <e3825> {c138ap} @dt=0@  no_vddr [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d196c0 <e3824> {c138ap} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556d1c780 <e3852> {c139aw} @dt=0@  ea_ioringr [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d19ad0 <e3851> {c139aj} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d1e2c0 <e3849> {c139aj}
    1:2:1:1:2: SUB 0x555556d1e370 <e3845> {c139ap} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1f8c0 <e12893#> {c139ak} @dt=0@  RINGW [RV] <- VAR 0x555556c38300 <e71> {c17aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d17e00 <e3837> {c139aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d20000 <e3846> {c139as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d1c900 <e3864> {c140ap} @dt=0@  ea_vddior [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d19d40 <e3863> {c140ap} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556d1ca80 <e3871> {c141ap} @dt=0@  ea_vssior [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d19ee0 <e3870> {c141ap} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556d1cc00 <e3878> {c142ap} @dt=0@  ea_vddr [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d220d0 <e3877> {c142ap} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556d1cd80 <e3905> {c143aw} @dt=0@  so_ioringr [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d224e0 <e3904> {c143aj} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d1e580 <e3902> {c143aj}
    1:2:1:1:2: SUB 0x555556d1e630 <e3898> {c143ap} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1f9e0 <e12896#> {c143ak} @dt=0@  RINGW [RV] <- VAR 0x555556c38300 <e71> {c17aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d203c0 <e3890> {c143aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d20500 <e3899> {c143as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d1cf00 <e3917> {c144ap} @dt=0@  so_vddior [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d22750 <e3916> {c144ap} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556d1d080 <e3924> {c145ap} @dt=0@  so_vssior [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d228f0 <e3923> {c145ap} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556d1d200 <e3931> {c146ap} @dt=0@  so_vddr [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d22a90 <e3930> {c146ap} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556d1d380 <e3958> {c147aw} @dt=0@  we_ioringr [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d22ea0 <e3957> {c147aj} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d1e840 <e3955> {c147aj}
    1:2:1:1:2: SUB 0x555556d1e8f0 <e3951> {c147ap} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f1fb00 <e12899#> {c147ak} @dt=0@  RINGW [RV] <- VAR 0x555556c38300 <e71> {c17aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d208c0 <e3943> {c147aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d20a00 <e3952> {c147as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d1d500 <e3970> {c148ap} @dt=0@  we_vddior [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d23110 <e3969> {c148ap} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556d1d680 <e3977> {c149ap} @dt=0@  we_vssior [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d232b0 <e3976> {c149ap} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556d1d800 <e3984> {c150ap} @dt=0@  we_vddr [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d23450 <e3983> {c150ap} @dt=this@(w1)  logic kwd=logic
    1:2: CELL 0x555556d20dc0 <e4193> {c195ae}  inorth -> MODULE 0x555556c3a240 <e11081> {d22ai}  la_ioside  L3 [1ps]
    1:2:1: PIN 0x555556c31770 <e4083> {c197af}  z -> VAR 0x555556d7a180 <e5582> {d55bg} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f1fc20 <e12902#> {c197al} @dt=0@  no_z [LV] => VAR 0x555556ccad80 <e1647> {c71bf} @dt=0@  no_z OUTPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556c31860 <e4088> {c199af}  pad -> VAR 0x555556d6be00 <e5538> {d52bf} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f1fd40 <e12905#> {c199an} @dt=0@  no_pad [LV] => VAR 0x555556ccac00 <e1609> {c70bf} @dt=0@  no_pad INOUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556c31950 <e4092> {c200af}  vss -> VAR 0x555556d7a000 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f1fe60 <e12908#> {c200an} @dt=0@  vss [LV] => VAR 0x555556ccaa80 <e1579> {c68at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556c31a40 <e4096> {c201af}  vddr -> VAR 0x555556d7b080 <e5955> {d66au} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f20000 <e12911#> {c201ao} @dt=0@  no_vddr [LV] => VAR 0x555556d1c600 <e3825> {c138ap} @dt=0@  no_vddr [VSTATIC]  WIRE
    1:2:1: PIN 0x555556c31b30 <e4100> {c202af}  vddior -> VAR 0x555556d7b200 <e5962> {d67au} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f20120 <e12914#> {c202ap} @dt=0@  no_vddior [LV] => VAR 0x555556d1c300 <e3811> {c136ap} @dt=0@  no_vddior [VSTATIC]  WIRE
    1:2:1: PIN 0x555556c31c20 <e4104> {c203af}  vssior -> VAR 0x555556d7b380 <e5969> {d68au} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f20240 <e12917#> {c203ap} @dt=0@  no_vssior [LV] => VAR 0x555556d1c480 <e3818> {c137ap} @dt=0@  no_vssior [VSTATIC]  WIRE
    1:2:1: PIN 0x555556c31d10 <e4108> {c204af}  ioringr -> VAR 0x555556d7b500 <e6000> {d69bf} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f20360 <e12920#> {c204aq} @dt=0@  no_ioringr [LV] => VAR 0x555556d1c180 <e4819> {c135aw} @dt=0@  no_ioringr [VSTATIC]  WIRE
    1:2:1: PIN 0x555556c31e00 <e4112> {c206af}  a -> VAR 0x555556d7a300 <e5620> {d56bf} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f20480 <e12923#> {c206al} @dt=0@  no_a [RV] <- VAR 0x555556ccaf00 <e1685> {c72bf} @dt=0@  no_a INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556c31ef0 <e4116> {c207af}  ie -> VAR 0x555556d7a480 <e5658> {d57bf} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f205a0 <e12926#> {c207am} @dt=0@  no_ie [RV] <- VAR 0x555556ccb080 <e1723> {c73bf} @dt=0@  no_ie INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d2c000 <e4120> {c208af}  oe -> VAR 0x555556d7a600 <e5696> {d58bf} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f206c0 <e12929#> {c208am} @dt=0@  no_oe [RV] <- VAR 0x555556ccb200 <e1761> {c74bf} @dt=0@  no_oe INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d2c0f0 <e4124> {c209af}  pe -> VAR 0x555556d7a780 <e5734> {d59bf} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f207e0 <e12932#> {c209am} @dt=0@  no_pe [RV] <- VAR 0x555556ccb380 <e1799> {c75bf} @dt=0@  no_pe INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d2c1e0 <e4128> {c210af}  ps -> VAR 0x555556d7a900 <e5772> {d60bf} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f20900 <e12935#> {c210am} @dt=0@  no_ps [RV] <- VAR 0x555556ccb500 <e1837> {c76bf} @dt=0@  no_ps INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d2c2d0 <e4132> {c211af}  sr -> VAR 0x555556d7aa80 <e5810> {d61bf} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f20a20 <e12938#> {c211am} @dt=0@  no_sr [RV] <- VAR 0x555556ccb680 <e1875> {c77bf} @dt=0@  no_sr INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d2c3c0 <e4136> {c212af}  st -> VAR 0x555556d7ac00 <e5848> {d62bf} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f20b40 <e12941#> {c212am} @dt=0@  no_st [RV] <- VAR 0x555556ccb800 <e1913> {c78bf} @dt=0@  no_st INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d2c4b0 <e4140> {c213af}  ds -> VAR 0x555556d7ad80 <e5895> {d63bg} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f20c60 <e12944#> {c213am} @dt=0@  no_ds [RV] <- VAR 0x555556ccb980 <e1960> {c79bf} @dt=0@  no_ds INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d2c5a0 <e4144> {c214af}  cfg -> VAR 0x555556d7af00 <e5939> {d64bg} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f20d80 <e12947#> {c214an} @dt=0@  no_cfg [RV] <- VAR 0x555556ccbb00 <e2004> {c80bf} @dt=0@  no_cfg INPUT [VSTATIC]  PORT
    1:2:2: PIN 0x555556d2c690 <e3990> {c169ak}  SIDE -> VAR 0x555556d1d980 <e4850> {d24ax} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:1: CONST 0x555556d20c80 <e3991> {c169ap} @dt=0x555556d23520@(G/w16)  16'h4e4f
    1:2:2: PIN 0x555556d2c780 <e3995> {c170ak}  SECTIONS -> VAR 0x555556d1dc80 <e4926> {d26ax} @dt=0@  SECTIONS [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f20ea0 <e12950#> {c170at} @dt=0@  NO_SECTIONS [RV] <- VAR 0x555556c39380 <e276> {c30aw} @dt=0@  NO_SECTIONS [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d2c870 <e3999> {c171ak}  NSIDE -> VAR 0x555556d1db00 <e4889> {d25ax} @dt=0@  NSIDE [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f20fc0 <e12953#> {c171aq} @dt=0@  NO_NSIDE [RV] <- VAR 0x555556c39500 <e312> {c31aw} @dt=0@  NO_NSIDE [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d2c960 <e4003> {c172ak}  NGPIO -> VAR 0x555556d6a780 <e5185> {d34aw} @dt=0@  NGPIO [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f210e0 <e12956#> {c172aq} @dt=0@  NO_NGPIO [RV] <- VAR 0x555556c39680 <e347> {c32aw} @dt=0@  NO_NGPIO [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d2ca50 <e4007> {c173ak}  NANALOG -> VAR 0x555556d6a900 <e5222> {d35aw} @dt=0@  NANALOG [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f21200 <e12959#> {c173as} @dt=0@  NO_NANALOG [RV] <- VAR 0x555556c39800 <e384> {c33aw} @dt=0@  NO_NANALOG [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d2cb40 <e4011> {c174ak}  NXTAL -> VAR 0x555556d6aa80 <e5259> {d36aw} @dt=0@  NXTAL [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f21320 <e12962#> {c174aq} @dt=0@  NO_NXTAL [RV] <- VAR 0x555556c39980 <e421> {c34aw} @dt=0@  NO_NXTAL [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d2cc30 <e4015> {c175ak}  NVDDIO -> VAR 0x555556d6ac00 <e5296> {d37aw} @dt=0@  NVDDIO [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f21440 <e12965#> {c175ar} @dt=0@  NO_NVDDIO [RV] <- VAR 0x555556c39b00 <e458> {c35aw} @dt=0@  NO_NVDDIO [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d2cd20 <e4019> {c176ak}  NVDD -> VAR 0x555556d6ad80 <e5333> {d38aw} @dt=0@  NVDD [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f21560 <e12968#> {c176ap} @dt=0@  NO_NVDD [RV] <- VAR 0x555556c39c80 <e495> {c36aw} @dt=0@  NO_NVDD [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d2ce10 <e4023> {c177ak}  NGND -> VAR 0x555556d6af00 <e5370> {d39aw} @dt=0@  NGND [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f21680 <e12971#> {c177ap} @dt=0@  NO_NGND [RV] <- VAR 0x555556c39e00 <e532> {c37aw} @dt=0@  NO_NGND [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d2cf00 <e4027> {c178ak}  NCLAMP -> VAR 0x555556d6b080 <e5407> {d40aw} @dt=0@  NCLAMP [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f217a0 <e12974#> {c178ar} @dt=0@  NO_NCLAMP [RV] <- VAR 0x555556cb8000 <e569> {c38aw} @dt=0@  NO_NCLAMP [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d2cff0 <e4031> {c180ak}  CFGW -> VAR 0x555556d1de00 <e4963> {d27ax} @dt=0@  CFGW [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f218c0 <e12977#> {c180ap} @dt=0@  CFGW [RV] <- VAR 0x555556c38180 <e32> {c16aw} @dt=0@  CFGW [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d2d0e0 <e4035> {c181ak}  RINGW -> VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f219e0 <e12980#> {c181aq} @dt=0@  RINGW [RV] <- VAR 0x555556c38300 <e71> {c17aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d2d1d0 <e4039> {c182ak}  ENPOC -> VAR 0x555556d6a480 <e5111> {d31ax} @dt=0@  ENPOC [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f21b00 <e12983#> {c182aq} @dt=0@  ENPOC [RV] <- VAR 0x555556c38600 <e145> {c19aw} @dt=0@  ENPOC [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d2d2c0 <e4043> {c183ak}  ENRCUT -> VAR 0x555556d6a180 <e5037> {d29ax} @dt=0@  ENRCUT [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f21c20 <e12986#> {c183ar} @dt=0@  ENCUT [RV] <- VAR 0x555556c38480 <e108> {c18aw} @dt=0@  ENCUT [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d2d3b0 <e4047> {c184ak}  ENLCUT -> VAR 0x555556d6a300 <e5074> {d30ax} @dt=0@  ENLCUT [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f21d40 <e12989#> {c184ar} @dt=0@  ENCUT [RV] <- VAR 0x555556c38480 <e108> {c18aw} @dt=0@  ENCUT [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d2d4a0 <e4051> {c186ak}  IOTYPE -> VAR 0x555556d6b200 <e5424> {d42ap} @dt=0@  IOTYPE [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f21e60 <e12992#> {c186ar} @dt=0@  IOTYPE [RV] <- VAR 0x555556c38780 <e161> {c21ap} @dt=0@  IOTYPE [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d2d590 <e4055> {c187ak}  ANALOGTYPE -> VAR 0x555556d6b500 <e5448> {d44ap} @dt=0@  ANALOGTYPE [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f22000 <e12995#> {c187av} @dt=0@  ANALOGTYPE [RV] <- VAR 0x555556c38a80 <e185> {c23ap} @dt=0@  ANALOGTYPE [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d2d680 <e4059> {c188ak}  XTALTYPE -> VAR 0x555556d6b380 <e5436> {d43ap} @dt=0@  XTALTYPE [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f22120 <e12998#> {c188at} @dt=0@  XTALTYPE [RV] <- VAR 0x555556c38900 <e173> {c22ap} @dt=0@  XTALTYPE [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d2d770 <e4063> {c189ak}  POCTYPE -> VAR 0x555556d6b680 <e5460> {d45ap} @dt=0@  POCTYPE [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f22240 <e13001#> {c189as} @dt=0@  POCTYPE [RV] <- VAR 0x555556c38c00 <e197> {c24ap} @dt=0@  POCTYPE [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d2d860 <e4067> {c190ak}  VDDTYPE -> VAR 0x555556d6b800 <e5472> {d46ap} @dt=0@  VDDTYPE [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f22360 <e13004#> {c190as} @dt=0@  VDDTYPE [RV] <- VAR 0x555556c38d80 <e209> {c25ap} @dt=0@  VDDTYPE [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d2d950 <e4071> {c191ak}  VDDIOTYPE -> VAR 0x555556d6b980 <e5484> {d47ap} @dt=0@  VDDIOTYPE [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f22480 <e13007#> {c191au} @dt=0@  VDDIOTYPE [RV] <- VAR 0x555556c38f00 <e221> {c26ap} @dt=0@  VDDIOTYPE [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d2da40 <e4075> {c192ak}  VSSIOTYPE -> VAR 0x555556d6bb00 <e5496> {d48ap} @dt=0@  VSSIOTYPE [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f225a0 <e13010#> {c192au} @dt=0@  VSSIOTYPE [RV] <- VAR 0x555556c39080 <e233> {c27ap} @dt=0@  VSSIOTYPE [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d2db30 <e4079> {c193ak}  VSSTYPE -> VAR 0x555556d6bc80 <e5508> {d49ap} @dt=0@  VSSTYPE [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f226c0 <e13013#> {c193as} @dt=0@  VSSTYPE [RV] <- VAR 0x555556c39200 <e245> {c28ap} @dt=0@  VSSTYPE [VSTATIC]  GPARAM
    1:2: CELL 0x555556d21180 <e4401> {c246ae}  ieast -> MODULE 0x555556c3a240 <e11081> {d22ai}  la_ioside  L3 [1ps]
    1:2:1: PIN 0x555556d351d0 <e4291> {c248ae}  z -> VAR 0x555556d7a180 <e5582> {d55bg} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f227e0 <e13016#> {c248ak} @dt=0@  ea_z [LV] => VAR 0x555556ce4300 <e2196> {c86bf} @dt=0@  ea_z OUTPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d352c0 <e4296> {c250ae}  pad -> VAR 0x555556d6be00 <e5538> {d52bf} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f22900 <e13019#> {c250am} @dt=0@  ea_pad [LV] => VAR 0x555556ce4180 <e2158> {c85bf} @dt=0@  ea_pad INOUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d353b0 <e4300> {c251ae}  vss -> VAR 0x555556d7a000 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f22a20 <e13022#> {c251am} @dt=0@  vss [LV] => VAR 0x555556ccaa80 <e1579> {c68at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d354a0 <e4304> {c252ae}  vddr -> VAR 0x555556d7b080 <e5955> {d66au} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f22b40 <e13025#> {c252an} @dt=0@  ea_vddr [LV] => VAR 0x555556d1cc00 <e3878> {c142ap} @dt=0@  ea_vddr [VSTATIC]  WIRE
    1:2:1: PIN 0x555556d35590 <e4308> {c253ae}  vddior -> VAR 0x555556d7b200 <e5962> {d67au} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f22c60 <e13028#> {c253ao} @dt=0@  ea_vddior [LV] => VAR 0x555556d1c900 <e3864> {c140ap} @dt=0@  ea_vddior [VSTATIC]  WIRE
    1:2:1: PIN 0x555556d35680 <e4312> {c254ae}  vssior -> VAR 0x555556d7b380 <e5969> {d68au} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f22d80 <e13031#> {c254ao} @dt=0@  ea_vssior [LV] => VAR 0x555556d1ca80 <e3871> {c141ap} @dt=0@  ea_vssior [VSTATIC]  WIRE
    1:2:1: PIN 0x555556d35770 <e4316> {c255ae}  ioringr -> VAR 0x555556d7b500 <e6000> {d69bf} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f22ea0 <e13034#> {c255ap} @dt=0@  ea_ioringr [LV] => VAR 0x555556d1c780 <e3852> {c139aw} @dt=0@  ea_ioringr [VSTATIC]  WIRE
    1:2:1: PIN 0x555556d35860 <e4320> {c257ae}  a -> VAR 0x555556d7a300 <e5620> {d56bf} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f22fc0 <e13037#> {c257ak} @dt=0@  ea_a [RV] <- VAR 0x555556ce4480 <e2234> {c87bf} @dt=0@  ea_a INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d35950 <e4324> {c258ae}  ie -> VAR 0x555556d7a480 <e5658> {d57bf} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f230e0 <e13040#> {c258al} @dt=0@  ea_ie [RV] <- VAR 0x555556ce4600 <e2272> {c88bf} @dt=0@  ea_ie INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d35a40 <e4328> {c259ae}  oe -> VAR 0x555556d7a600 <e5696> {d58bf} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f23200 <e13043#> {c259al} @dt=0@  ea_oe [RV] <- VAR 0x555556ce4780 <e2310> {c89bf} @dt=0@  ea_oe INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d35b30 <e4332> {c260ae}  pe -> VAR 0x555556d7a780 <e5734> {d59bf} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f23320 <e13046#> {c260al} @dt=0@  ea_pe [RV] <- VAR 0x555556ce4900 <e2348> {c90bf} @dt=0@  ea_pe INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d35c20 <e4336> {c261ae}  ps -> VAR 0x555556d7a900 <e5772> {d60bf} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f23440 <e13049#> {c261al} @dt=0@  ea_ps [RV] <- VAR 0x555556ce4a80 <e2386> {c91bf} @dt=0@  ea_ps INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d35d10 <e4340> {c262ae}  sr -> VAR 0x555556d7aa80 <e5810> {d61bf} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f23560 <e13052#> {c262al} @dt=0@  ea_sr [RV] <- VAR 0x555556ce4c00 <e2424> {c92bf} @dt=0@  ea_sr INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d35e00 <e4344> {c263ae}  st -> VAR 0x555556d7ac00 <e5848> {d62bf} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f23680 <e13055#> {c263al} @dt=0@  ea_st [RV] <- VAR 0x555556ce4d80 <e2462> {c93bf} @dt=0@  ea_st INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d35ef0 <e4348> {c264ae}  ds -> VAR 0x555556d7ad80 <e5895> {d63bg} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f237a0 <e13058#> {c264al} @dt=0@  ea_ds [RV] <- VAR 0x555556ce4f00 <e2509> {c94bf} @dt=0@  ea_ds INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d3a000 <e4352> {c265ae}  cfg -> VAR 0x555556d7af00 <e5939> {d64bg} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f238c0 <e13061#> {c265am} @dt=0@  ea_cfg [RV] <- VAR 0x555556ce5080 <e2553> {c95bf} @dt=0@  ea_cfg INPUT [VSTATIC]  PORT
    1:2:2: PIN 0x555556d3a0f0 <e4200> {c220ak}  SIDE -> VAR 0x555556d1d980 <e4850> {d24ax} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:1: CONST 0x555556d21040 <e4201> {c220ap} @dt=0x555556d23520@(G/w16)  16'h4541
    1:2:2: PIN 0x555556d3a1e0 <e4205> {c221ak}  SECTIONS -> VAR 0x555556d1dc80 <e4926> {d26ax} @dt=0@  SECTIONS [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f239e0 <e13064#> {c221at} @dt=0@  EA_SECTIONS [RV] <- VAR 0x555556cb8180 <e606> {c39aw} @dt=0@  EA_SECTIONS [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d3a2d0 <e4209> {c222ak}  NSIDE -> VAR 0x555556d1db00 <e4889> {d25ax} @dt=0@  NSIDE [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f23b00 <e13067#> {c222aq} @dt=0@  EA_NSIDE [RV] <- VAR 0x555556cb8300 <e643> {c40aw} @dt=0@  EA_NSIDE [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d3a3c0 <e4213> {c223ak}  NGPIO -> VAR 0x555556d6a780 <e5185> {d34aw} @dt=0@  NGPIO [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f23c20 <e13070#> {c223aq} @dt=0@  EA_NGPIO [RV] <- VAR 0x555556cb8480 <e680> {c41aw} @dt=0@  EA_NGPIO [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d3a4b0 <e4217> {c224ak}  NANALOG -> VAR 0x555556d6a900 <e5222> {d35aw} @dt=0@  NANALOG [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f23d40 <e13073#> {c224as} @dt=0@  EA_NANALOG [RV] <- VAR 0x555556cb8600 <e717> {c42aw} @dt=0@  EA_NANALOG [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d3a5a0 <e4221> {c225ak}  NXTAL -> VAR 0x555556d6aa80 <e5259> {d36aw} @dt=0@  NXTAL [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f23e60 <e13076#> {c225aq} @dt=0@  EA_NXTAL [RV] <- VAR 0x555556cb8780 <e754> {c43aw} @dt=0@  EA_NXTAL [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d3a690 <e4225> {c226ak}  NVDDIO -> VAR 0x555556d6ac00 <e5296> {d37aw} @dt=0@  NVDDIO [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f24000 <e13079#> {c226ar} @dt=0@  EA_NVDDIO [RV] <- VAR 0x555556cb8900 <e791> {c44aw} @dt=0@  EA_NVDDIO [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d3a780 <e4229> {c227ak}  NVDD -> VAR 0x555556d6ad80 <e5333> {d38aw} @dt=0@  NVDD [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f24120 <e13082#> {c227ap} @dt=0@  EA_NVDD [RV] <- VAR 0x555556cb8a80 <e828> {c45aw} @dt=0@  EA_NVDD [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d3a870 <e4233> {c228ak}  NGND -> VAR 0x555556d6af00 <e5370> {d39aw} @dt=0@  NGND [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f24240 <e13085#> {c228ap} @dt=0@  EA_NGND [RV] <- VAR 0x555556cb8c00 <e865> {c46aw} @dt=0@  EA_NGND [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d3a960 <e4237> {c229ak}  NCLAMP -> VAR 0x555556d6b080 <e5407> {d40aw} @dt=0@  NCLAMP [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f24360 <e13088#> {c229ar} @dt=0@  EA_NCLAMP [RV] <- VAR 0x555556cb8d80 <e902> {c47aw} @dt=0@  EA_NCLAMP [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d3aa50 <e4241> {c231ak}  CFGW -> VAR 0x555556d1de00 <e4963> {d27ax} @dt=0@  CFGW [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f24480 <e13091#> {c231ap} @dt=0@  CFGW [RV] <- VAR 0x555556c38180 <e32> {c16aw} @dt=0@  CFGW [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d3ab40 <e4245> {c232ak}  RINGW -> VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f245a0 <e13094#> {c232aq} @dt=0@  RINGW [RV] <- VAR 0x555556c38300 <e71> {c17aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d3ac30 <e4249> {c233ak}  ENPOC -> VAR 0x555556d6a480 <e5111> {d31ax} @dt=0@  ENPOC [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f246c0 <e13097#> {c233aq} @dt=0@  ENPOC [RV] <- VAR 0x555556c38600 <e145> {c19aw} @dt=0@  ENPOC [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d3ad20 <e4253> {c234ak}  ENRCUT -> VAR 0x555556d6a180 <e5037> {d29ax} @dt=0@  ENRCUT [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f247e0 <e13100#> {c234ar} @dt=0@  ENCUT [RV] <- VAR 0x555556c38480 <e108> {c18aw} @dt=0@  ENCUT [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d3ae10 <e4257> {c235ak}  ENLCUT -> VAR 0x555556d6a300 <e5074> {d30ax} @dt=0@  ENLCUT [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f24900 <e13103#> {c235ar} @dt=0@  ENCUT [RV] <- VAR 0x555556c38480 <e108> {c18aw} @dt=0@  ENCUT [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d3af00 <e4261> {c237ak}  IOTYPE -> VAR 0x555556d6b200 <e5424> {d42ap} @dt=0@  IOTYPE [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f24a20 <e13106#> {c237ar} @dt=0@  IOTYPE [RV] <- VAR 0x555556c38780 <e161> {c21ap} @dt=0@  IOTYPE [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d3aff0 <e4265> {c238ak}  ANALOGTYPE -> VAR 0x555556d6b500 <e5448> {d44ap} @dt=0@  ANALOGTYPE [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f24b40 <e13109#> {c238av} @dt=0@  ANALOGTYPE [RV] <- VAR 0x555556c38a80 <e185> {c23ap} @dt=0@  ANALOGTYPE [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d3b0e0 <e4269> {c239ak}  XTALTYPE -> VAR 0x555556d6b380 <e5436> {d43ap} @dt=0@  XTALTYPE [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f24c60 <e13112#> {c239at} @dt=0@  XTALTYPE [RV] <- VAR 0x555556c38900 <e173> {c22ap} @dt=0@  XTALTYPE [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d3b1d0 <e4273> {c240ak}  POCTYPE -> VAR 0x555556d6b680 <e5460> {d45ap} @dt=0@  POCTYPE [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f24d80 <e13115#> {c240as} @dt=0@  POCTYPE [RV] <- VAR 0x555556c38c00 <e197> {c24ap} @dt=0@  POCTYPE [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d3b2c0 <e4277> {c241ak}  VDDTYPE -> VAR 0x555556d6b800 <e5472> {d46ap} @dt=0@  VDDTYPE [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f24ea0 <e13118#> {c241as} @dt=0@  VDDTYPE [RV] <- VAR 0x555556c38d80 <e209> {c25ap} @dt=0@  VDDTYPE [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d3b3b0 <e4281> {c242ak}  VDDIOTYPE -> VAR 0x555556d6b980 <e5484> {d47ap} @dt=0@  VDDIOTYPE [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f24fc0 <e13121#> {c242au} @dt=0@  VDDIOTYPE [RV] <- VAR 0x555556c38f00 <e221> {c26ap} @dt=0@  VDDIOTYPE [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d3b4a0 <e4285> {c243ak}  VSSIOTYPE -> VAR 0x555556d6bb00 <e5496> {d48ap} @dt=0@  VSSIOTYPE [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f250e0 <e13124#> {c243au} @dt=0@  VSSIOTYPE [RV] <- VAR 0x555556c39080 <e233> {c27ap} @dt=0@  VSSIOTYPE [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d3b590 <e4289> {c244ak}  VSSTYPE -> VAR 0x555556d6bc80 <e5508> {d49ap} @dt=0@  VSSTYPE [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f25200 <e13127#> {c244as} @dt=0@  VSSTYPE [RV] <- VAR 0x555556c39200 <e245> {c28ap} @dt=0@  VSSTYPE [VSTATIC]  GPARAM
    1:2: CELL 0x555556d21540 <e4609> {c298ae}  isouth -> MODULE 0x555556c3a240 <e11081> {d22ai}  la_ioside  L3 [1ps]
    1:2:1: PIN 0x555556d42c30 <e4499> {c300af}  z -> VAR 0x555556d7a180 <e5582> {d55bg} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f25320 <e13130#> {c300al} @dt=0@  so_z [LV] => VAR 0x555556ce5800 <e2745> {c101bf} @dt=0@  so_z OUTPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d42d20 <e4504> {c302af}  pad -> VAR 0x555556d6be00 <e5538> {d52bf} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f25440 <e13133#> {c302an} @dt=0@  so_pad [LV] => VAR 0x555556ce5680 <e2707> {c100bf} @dt=0@  so_pad INOUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d42e10 <e4508> {c303af}  vss -> VAR 0x555556d7a000 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f25560 <e13136#> {c303an} @dt=0@  vss [LV] => VAR 0x555556ccaa80 <e1579> {c68at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d42f00 <e4512> {c304af}  vddr -> VAR 0x555556d7b080 <e5955> {d66au} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f25680 <e13139#> {c304ao} @dt=0@  so_vddr [LV] => VAR 0x555556d1d200 <e3931> {c146ap} @dt=0@  so_vddr [VSTATIC]  WIRE
    1:2:1: PIN 0x555556d42ff0 <e4516> {c305af}  vddior -> VAR 0x555556d7b200 <e5962> {d67au} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f257a0 <e13142#> {c305ap} @dt=0@  so_vddior [LV] => VAR 0x555556d1cf00 <e3917> {c144ap} @dt=0@  so_vddior [VSTATIC]  WIRE
    1:2:1: PIN 0x555556d430e0 <e4520> {c306af}  vssior -> VAR 0x555556d7b380 <e5969> {d68au} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f258c0 <e13145#> {c306ap} @dt=0@  so_vssior [LV] => VAR 0x555556d1d080 <e3924> {c145ap} @dt=0@  so_vssior [VSTATIC]  WIRE
    1:2:1: PIN 0x555556d431d0 <e4524> {c307af}  ioringr -> VAR 0x555556d7b500 <e6000> {d69bf} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f259e0 <e13148#> {c307aq} @dt=0@  so_ioringr [LV] => VAR 0x555556d1cd80 <e3905> {c143aw} @dt=0@  so_ioringr [VSTATIC]  WIRE
    1:2:1: PIN 0x555556d432c0 <e4528> {c309af}  a -> VAR 0x555556d7a300 <e5620> {d56bf} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f25b00 <e13151#> {c309al} @dt=0@  so_a [RV] <- VAR 0x555556ce5980 <e2783> {c102bf} @dt=0@  so_a INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d433b0 <e4532> {c310af}  ie -> VAR 0x555556d7a480 <e5658> {d57bf} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f25c20 <e13154#> {c310am} @dt=0@  so_ie [RV] <- VAR 0x555556ce5b00 <e2821> {c103bf} @dt=0@  so_ie INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d434a0 <e4536> {c311af}  oe -> VAR 0x555556d7a600 <e5696> {d58bf} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f25d40 <e13157#> {c311am} @dt=0@  so_oe [RV] <- VAR 0x555556ce5c80 <e2859> {c104bf} @dt=0@  so_oe INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d43590 <e4540> {c312af}  pe -> VAR 0x555556d7a780 <e5734> {d59bf} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f25e60 <e13160#> {c312am} @dt=0@  so_pe [RV] <- VAR 0x555556ce5e00 <e2897> {c105bf} @dt=0@  so_pe INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d43680 <e4544> {c313af}  ps -> VAR 0x555556d7a900 <e5772> {d60bf} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f26000 <e13163#> {c313am} @dt=0@  so_ps [RV] <- VAR 0x555556d00000 <e2935> {c106bf} @dt=0@  so_ps INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d43770 <e4548> {c314af}  sr -> VAR 0x555556d7aa80 <e5810> {d61bf} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f26120 <e13166#> {c314am} @dt=0@  so_sr [RV] <- VAR 0x555556d00180 <e2973> {c107bf} @dt=0@  so_sr INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d43860 <e4552> {c315af}  st -> VAR 0x555556d7ac00 <e5848> {d62bf} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f26240 <e13169#> {c315am} @dt=0@  so_st [RV] <- VAR 0x555556d00300 <e3011> {c108bf} @dt=0@  so_st INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d43950 <e4556> {c316af}  ds -> VAR 0x555556d7ad80 <e5895> {d63bg} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f26360 <e13172#> {c316am} @dt=0@  so_ds [RV] <- VAR 0x555556d00480 <e3058> {c109bf} @dt=0@  so_ds INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d43a40 <e4560> {c317af}  cfg -> VAR 0x555556d7af00 <e5939> {d64bg} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f26480 <e13175#> {c317an} @dt=0@  so_cfg [RV] <- VAR 0x555556d00600 <e3102> {c110bf} @dt=0@  so_cfg INPUT [VSTATIC]  PORT
    1:2:2: PIN 0x555556d43b30 <e4408> {c272ak}  SIDE -> VAR 0x555556d1d980 <e4850> {d24ax} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:1: CONST 0x555556d21400 <e4409> {c272ap} @dt=0x555556d23520@(G/w16)  16'h534f
    1:2:2: PIN 0x555556d43c20 <e4413> {c273ak}  SECTIONS -> VAR 0x555556d1dc80 <e4926> {d26ax} @dt=0@  SECTIONS [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f265a0 <e13178#> {c273at} @dt=0@  SO_SECTIONS [RV] <- VAR 0x555556cb8f00 <e939> {c48aw} @dt=0@  SO_SECTIONS [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d43d10 <e4417> {c274ak}  NSIDE -> VAR 0x555556d1db00 <e4889> {d25ax} @dt=0@  NSIDE [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f266c0 <e13181#> {c274aq} @dt=0@  SO_NSIDE [RV] <- VAR 0x555556cb9080 <e976> {c49aw} @dt=0@  SO_NSIDE [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d43e00 <e4421> {c275ak}  NGPIO -> VAR 0x555556d6a780 <e5185> {d34aw} @dt=0@  NGPIO [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f267e0 <e13184#> {c275aq} @dt=0@  SO_NGPIO [RV] <- VAR 0x555556cb9200 <e1013> {c50aw} @dt=0@  SO_NGPIO [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d43ef0 <e4425> {c276ak}  NANALOG -> VAR 0x555556d6a900 <e5222> {d35aw} @dt=0@  NANALOG [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f26900 <e13187#> {c276as} @dt=0@  SO_NANALOG [RV] <- VAR 0x555556cb9380 <e1050> {c51aw} @dt=0@  SO_NANALOG [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d46000 <e4429> {c277ak}  NXTAL -> VAR 0x555556d6aa80 <e5259> {d36aw} @dt=0@  NXTAL [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f26a20 <e13190#> {c277aq} @dt=0@  SO_NXTAL [RV] <- VAR 0x555556cb9500 <e1087> {c52aw} @dt=0@  SO_NXTAL [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d460f0 <e4433> {c278ak}  NVDDIO -> VAR 0x555556d6ac00 <e5296> {d37aw} @dt=0@  NVDDIO [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f26b40 <e13193#> {c278ar} @dt=0@  SO_NVDDIO [RV] <- VAR 0x555556cb9680 <e1124> {c53aw} @dt=0@  SO_NVDDIO [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d461e0 <e4437> {c279ak}  NVDD -> VAR 0x555556d6ad80 <e5333> {d38aw} @dt=0@  NVDD [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f26c60 <e13196#> {c279ap} @dt=0@  SO_NVDD [RV] <- VAR 0x555556cb9800 <e1161> {c54aw} @dt=0@  SO_NVDD [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d462d0 <e4441> {c280ak}  NGND -> VAR 0x555556d6af00 <e5370> {d39aw} @dt=0@  NGND [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f26d80 <e13199#> {c280ap} @dt=0@  SO_NGND [RV] <- VAR 0x555556cb9980 <e1198> {c55aw} @dt=0@  SO_NGND [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d463c0 <e4445> {c281ak}  NCLAMP -> VAR 0x555556d6b080 <e5407> {d40aw} @dt=0@  NCLAMP [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f26ea0 <e13202#> {c281ar} @dt=0@  SO_NCLAMP [RV] <- VAR 0x555556cb9b00 <e1235> {c56aw} @dt=0@  SO_NCLAMP [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d464b0 <e4449> {c283ak}  CFGW -> VAR 0x555556d1de00 <e4963> {d27ax} @dt=0@  CFGW [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f26fc0 <e13205#> {c283ap} @dt=0@  CFGW [RV] <- VAR 0x555556c38180 <e32> {c16aw} @dt=0@  CFGW [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d465a0 <e4453> {c284ak}  RINGW -> VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f270e0 <e13208#> {c284aq} @dt=0@  RINGW [RV] <- VAR 0x555556c38300 <e71> {c17aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d46690 <e4457> {c285ak}  ENPOC -> VAR 0x555556d6a480 <e5111> {d31ax} @dt=0@  ENPOC [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f27200 <e13211#> {c285aq} @dt=0@  ENPOC [RV] <- VAR 0x555556c38600 <e145> {c19aw} @dt=0@  ENPOC [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d46780 <e4461> {c286ak}  ENRCUT -> VAR 0x555556d6a180 <e5037> {d29ax} @dt=0@  ENRCUT [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f27320 <e13214#> {c286ar} @dt=0@  ENCUT [RV] <- VAR 0x555556c38480 <e108> {c18aw} @dt=0@  ENCUT [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d46870 <e4465> {c287ak}  ENLCUT -> VAR 0x555556d6a300 <e5074> {d30ax} @dt=0@  ENLCUT [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f27440 <e13217#> {c287ar} @dt=0@  ENCUT [RV] <- VAR 0x555556c38480 <e108> {c18aw} @dt=0@  ENCUT [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d46960 <e4469> {c289ak}  IOTYPE -> VAR 0x555556d6b200 <e5424> {d42ap} @dt=0@  IOTYPE [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f27560 <e13220#> {c289ar} @dt=0@  IOTYPE [RV] <- VAR 0x555556c38780 <e161> {c21ap} @dt=0@  IOTYPE [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d46a50 <e4473> {c290ak}  ANALOGTYPE -> VAR 0x555556d6b500 <e5448> {d44ap} @dt=0@  ANALOGTYPE [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f27680 <e13223#> {c290av} @dt=0@  ANALOGTYPE [RV] <- VAR 0x555556c38a80 <e185> {c23ap} @dt=0@  ANALOGTYPE [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d46b40 <e4477> {c291ak}  XTALTYPE -> VAR 0x555556d6b380 <e5436> {d43ap} @dt=0@  XTALTYPE [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f277a0 <e13226#> {c291at} @dt=0@  XTALTYPE [RV] <- VAR 0x555556c38900 <e173> {c22ap} @dt=0@  XTALTYPE [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d46c30 <e4481> {c292ak}  POCTYPE -> VAR 0x555556d6b680 <e5460> {d45ap} @dt=0@  POCTYPE [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f278c0 <e13229#> {c292as} @dt=0@  POCTYPE [RV] <- VAR 0x555556c38c00 <e197> {c24ap} @dt=0@  POCTYPE [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d46d20 <e4485> {c293ak}  VDDTYPE -> VAR 0x555556d6b800 <e5472> {d46ap} @dt=0@  VDDTYPE [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f279e0 <e13232#> {c293as} @dt=0@  VDDTYPE [RV] <- VAR 0x555556c38d80 <e209> {c25ap} @dt=0@  VDDTYPE [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d46e10 <e4489> {c294ak}  VDDIOTYPE -> VAR 0x555556d6b980 <e5484> {d47ap} @dt=0@  VDDIOTYPE [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f27b00 <e13235#> {c294au} @dt=0@  VDDIOTYPE [RV] <- VAR 0x555556c38f00 <e221> {c26ap} @dt=0@  VDDIOTYPE [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d46f00 <e4493> {c295ak}  VSSIOTYPE -> VAR 0x555556d6bb00 <e5496> {d48ap} @dt=0@  VSSIOTYPE [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f27c20 <e13238#> {c295au} @dt=0@  VSSIOTYPE [RV] <- VAR 0x555556c39080 <e233> {c27ap} @dt=0@  VSSIOTYPE [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d46ff0 <e4497> {c296ak}  VSSTYPE -> VAR 0x555556d6bc80 <e5508> {d49ap} @dt=0@  VSSTYPE [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f27d40 <e13241#> {c296as} @dt=0@  VSSTYPE [RV] <- VAR 0x555556c39200 <e245> {c28ap} @dt=0@  VSSTYPE [VSTATIC]  GPARAM
    1:2: CELL 0x555556d21900 <e4817> {c350ae}  iwest -> MODULE 0x555556c3a240 <e11081> {d22ai}  la_ioside  L3 [1ps]
    1:2:1: PIN 0x555556d4c690 <e4707> {c352ae}  z -> VAR 0x555556d7a180 <e5582> {d55bg} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f27e60 <e13244#> {c352ak} @dt=0@  we_z [LV] => VAR 0x555556d00d80 <e3294> {c116bf} @dt=0@  we_z OUTPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d4c780 <e4712> {c354ae}  pad -> VAR 0x555556d6be00 <e5538> {d52bf} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f28000 <e13247#> {c354am} @dt=0@  we_pad [LV] => VAR 0x555556d00c00 <e3256> {c115bf} @dt=0@  we_pad INOUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d4c870 <e4716> {c355ae}  vss -> VAR 0x555556d7a000 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f28120 <e13250#> {c355am} @dt=0@  vss [LV] => VAR 0x555556ccaa80 <e1579> {c68at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d4c960 <e4720> {c356ae}  vddr -> VAR 0x555556d7b080 <e5955> {d66au} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f28240 <e13253#> {c356an} @dt=0@  we_vddr [LV] => VAR 0x555556d1d800 <e3984> {c150ap} @dt=0@  we_vddr [VSTATIC]  WIRE
    1:2:1: PIN 0x555556d4ca50 <e4724> {c357ae}  vddior -> VAR 0x555556d7b200 <e5962> {d67au} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f28360 <e13256#> {c357ao} @dt=0@  we_vddior [LV] => VAR 0x555556d1d500 <e3970> {c148ap} @dt=0@  we_vddior [VSTATIC]  WIRE
    1:2:1: PIN 0x555556d4cb40 <e4728> {c358ae}  vssior -> VAR 0x555556d7b380 <e5969> {d68au} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f28480 <e13259#> {c358ao} @dt=0@  we_vssior [LV] => VAR 0x555556d1d680 <e3977> {c149ap} @dt=0@  we_vssior [VSTATIC]  WIRE
    1:2:1: PIN 0x555556d4cc30 <e4732> {c359ae}  ioringr -> VAR 0x555556d7b500 <e6000> {d69bf} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f285a0 <e13262#> {c359ap} @dt=0@  we_ioringr [LV] => VAR 0x555556d1d380 <e3958> {c147aw} @dt=0@  we_ioringr [VSTATIC]  WIRE
    1:2:1: PIN 0x555556d4cd20 <e4736> {c361ae}  a -> VAR 0x555556d7a300 <e5620> {d56bf} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f286c0 <e13265#> {c361ak} @dt=0@  we_a [RV] <- VAR 0x555556d00f00 <e3332> {c117bf} @dt=0@  we_a INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d4ce10 <e4740> {c362ae}  ie -> VAR 0x555556d7a480 <e5658> {d57bf} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f287e0 <e13268#> {c362al} @dt=0@  we_ie [RV] <- VAR 0x555556d01080 <e3370> {c118bf} @dt=0@  we_ie INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d4cf00 <e4744> {c363ae}  oe -> VAR 0x555556d7a600 <e5696> {d58bf} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f28900 <e13271#> {c363al} @dt=0@  we_oe [RV] <- VAR 0x555556d01200 <e3408> {c119bf} @dt=0@  we_oe INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d4cff0 <e4748> {c364ae}  pe -> VAR 0x555556d7a780 <e5734> {d59bf} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f28a20 <e13274#> {c364al} @dt=0@  we_pe [RV] <- VAR 0x555556d01380 <e3446> {c120bf} @dt=0@  we_pe INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d4d0e0 <e4752> {c365ae}  ps -> VAR 0x555556d7a900 <e5772> {d60bf} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f28b40 <e13277#> {c365al} @dt=0@  we_ps [RV] <- VAR 0x555556d01500 <e3484> {c121bf} @dt=0@  we_ps INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d4d1d0 <e4756> {c366ae}  sr -> VAR 0x555556d7aa80 <e5810> {d61bf} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f28c60 <e13280#> {c366al} @dt=0@  we_sr [RV] <- VAR 0x555556d01680 <e3522> {c122bf} @dt=0@  we_sr INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d4d2c0 <e4760> {c367ae}  st -> VAR 0x555556d7ac00 <e5848> {d62bf} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f28d80 <e13283#> {c367al} @dt=0@  we_st [RV] <- VAR 0x555556d01800 <e3560> {c123bf} @dt=0@  we_st INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d4d3b0 <e4764> {c368ae}  ds -> VAR 0x555556d7ad80 <e5895> {d63bg} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f28ea0 <e13286#> {c368al} @dt=0@  we_ds [RV] <- VAR 0x555556d01980 <e3607> {c124bf} @dt=0@  we_ds INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556d4d4a0 <e4768> {c369ae}  cfg -> VAR 0x555556d7af00 <e5939> {d64bg} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556f28fc0 <e13289#> {c369am} @dt=0@  we_cfg [RV] <- VAR 0x555556d01b00 <e3651> {c125bf} @dt=0@  we_cfg INPUT [VSTATIC]  PORT
    1:2:2: PIN 0x555556d4d590 <e4616> {c324ak}  SIDE -> VAR 0x555556d1d980 <e4850> {d24ax} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:1: CONST 0x555556d217c0 <e4617> {c324ap} @dt=0x555556d23520@(G/w16)  16'h5745
    1:2:2: PIN 0x555556d4d680 <e4621> {c325ak}  SECTIONS -> VAR 0x555556d1dc80 <e4926> {d26ax} @dt=0@  SECTIONS [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f290e0 <e13292#> {c325at} @dt=0@  WE_SECTIONS [RV] <- VAR 0x555556cb9c80 <e1272> {c57aw} @dt=0@  WE_SECTIONS [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d4d770 <e4625> {c326ak}  NSIDE -> VAR 0x555556d1db00 <e4889> {d25ax} @dt=0@  NSIDE [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f29200 <e13295#> {c326aq} @dt=0@  WE_NSIDE [RV] <- VAR 0x555556cb9e00 <e1309> {c58aw} @dt=0@  WE_NSIDE [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d4d860 <e4629> {c327ak}  NGPIO -> VAR 0x555556d6a780 <e5185> {d34aw} @dt=0@  NGPIO [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f29320 <e13298#> {c327aq} @dt=0@  WE_NGPIO [RV] <- VAR 0x555556cca000 <e1346> {c59aw} @dt=0@  WE_NGPIO [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d4d950 <e4633> {c328ak}  NANALOG -> VAR 0x555556d6a900 <e5222> {d35aw} @dt=0@  NANALOG [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f29440 <e13301#> {c328as} @dt=0@  WE_NANALOG [RV] <- VAR 0x555556cca180 <e1383> {c60aw} @dt=0@  WE_NANALOG [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d4da40 <e4637> {c329ak}  NXTAL -> VAR 0x555556d6aa80 <e5259> {d36aw} @dt=0@  NXTAL [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f29560 <e13304#> {c329aq} @dt=0@  WE_NXTAL [RV] <- VAR 0x555556cca300 <e1420> {c61aw} @dt=0@  WE_NXTAL [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d4db30 <e4641> {c330ak}  NVDDIO -> VAR 0x555556d6ac00 <e5296> {d37aw} @dt=0@  NVDDIO [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f29680 <e13307#> {c330ar} @dt=0@  WE_NVDDIO [RV] <- VAR 0x555556cca480 <e1457> {c62aw} @dt=0@  WE_NVDDIO [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d4dc20 <e4645> {c331ak}  NVDD -> VAR 0x555556d6ad80 <e5333> {d38aw} @dt=0@  NVDD [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f297a0 <e13310#> {c331ap} @dt=0@  WE_NVDD [RV] <- VAR 0x555556cca600 <e1494> {c63aw} @dt=0@  WE_NVDD [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d4dd10 <e4649> {c332ak}  NGND -> VAR 0x555556d6af00 <e5370> {d39aw} @dt=0@  NGND [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f298c0 <e13313#> {c332ap} @dt=0@  WE_NGND [RV] <- VAR 0x555556cca780 <e1531> {c64aw} @dt=0@  WE_NGND [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d4de00 <e4653> {c333ak}  NCLAMP -> VAR 0x555556d6b080 <e5407> {d40aw} @dt=0@  NCLAMP [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f299e0 <e13316#> {c333ar} @dt=0@  WE_NCLAMP [RV] <- VAR 0x555556cca900 <e1568> {c65aw} @dt=0@  WE_NCLAMP [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d4def0 <e4657> {c335ak}  CFGW -> VAR 0x555556d1de00 <e4963> {d27ax} @dt=0@  CFGW [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f29b00 <e13319#> {c335ap} @dt=0@  CFGW [RV] <- VAR 0x555556c38180 <e32> {c16aw} @dt=0@  CFGW [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d52000 <e4661> {c336ak}  RINGW -> VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f29c20 <e13322#> {c336aq} @dt=0@  RINGW [RV] <- VAR 0x555556c38300 <e71> {c17aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d520f0 <e4665> {c337ak}  ENPOC -> VAR 0x555556d6a480 <e5111> {d31ax} @dt=0@  ENPOC [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f29d40 <e13325#> {c337aq} @dt=0@  ENPOC [RV] <- VAR 0x555556c38600 <e145> {c19aw} @dt=0@  ENPOC [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d521e0 <e4669> {c338ak}  ENRCUT -> VAR 0x555556d6a180 <e5037> {d29ax} @dt=0@  ENRCUT [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f29e60 <e13328#> {c338ar} @dt=0@  ENCUT [RV] <- VAR 0x555556c38480 <e108> {c18aw} @dt=0@  ENCUT [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d522d0 <e4673> {c339ak}  ENLCUT -> VAR 0x555556d6a300 <e5074> {d30ax} @dt=0@  ENLCUT [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f2a000 <e13331#> {c339ar} @dt=0@  ENCUT [RV] <- VAR 0x555556c38480 <e108> {c18aw} @dt=0@  ENCUT [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d523c0 <e4677> {c341ak}  IOTYPE -> VAR 0x555556d6b200 <e5424> {d42ap} @dt=0@  IOTYPE [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f2a120 <e13334#> {c341ar} @dt=0@  IOTYPE [RV] <- VAR 0x555556c38780 <e161> {c21ap} @dt=0@  IOTYPE [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d524b0 <e4681> {c342ak}  ANALOGTYPE -> VAR 0x555556d6b500 <e5448> {d44ap} @dt=0@  ANALOGTYPE [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f2a240 <e13337#> {c342av} @dt=0@  ANALOGTYPE [RV] <- VAR 0x555556c38a80 <e185> {c23ap} @dt=0@  ANALOGTYPE [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d525a0 <e4685> {c343ak}  XTALTYPE -> VAR 0x555556d6b380 <e5436> {d43ap} @dt=0@  XTALTYPE [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f2a360 <e13340#> {c343at} @dt=0@  XTALTYPE [RV] <- VAR 0x555556c38900 <e173> {c22ap} @dt=0@  XTALTYPE [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d52690 <e4689> {c344ak}  POCTYPE -> VAR 0x555556d6b680 <e5460> {d45ap} @dt=0@  POCTYPE [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f2a480 <e13343#> {c344as} @dt=0@  POCTYPE [RV] <- VAR 0x555556c38c00 <e197> {c24ap} @dt=0@  POCTYPE [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d52780 <e4693> {c345ak}  VDDTYPE -> VAR 0x555556d6b800 <e5472> {d46ap} @dt=0@  VDDTYPE [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f2a5a0 <e13346#> {c345as} @dt=0@  VDDTYPE [RV] <- VAR 0x555556c38d80 <e209> {c25ap} @dt=0@  VDDTYPE [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d52870 <e4697> {c346ak}  VDDIOTYPE -> VAR 0x555556d6b980 <e5484> {d47ap} @dt=0@  VDDIOTYPE [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f2a6c0 <e13349#> {c346au} @dt=0@  VDDIOTYPE [RV] <- VAR 0x555556c38f00 <e221> {c26ap} @dt=0@  VDDIOTYPE [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d52960 <e4701> {c347ak}  VSSIOTYPE -> VAR 0x555556d6bb00 <e5496> {d48ap} @dt=0@  VSSIOTYPE [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f2a7e0 <e13352#> {c347au} @dt=0@  VSSIOTYPE [RV] <- VAR 0x555556c39080 <e233> {c27ap} @dt=0@  VSSIOTYPE [VSTATIC]  GPARAM
    1:2:2: PIN 0x555556d52a50 <e4705> {c348ak}  VSSTYPE -> VAR 0x555556d6bc80 <e5508> {d49ap} @dt=0@  VSSTYPE [VSTATIC]  GPARAM
    1:2:2:1: VARREF 0x555556f2a900 <e13355#> {c348as} @dt=0@  VSSTYPE [RV] <- VAR 0x555556c39200 <e245> {c28ap} @dt=0@  VSSTYPE [VSTATIC]  GPARAM
    1: MODULE 0x555556c3a240 <e11081> {d22ai}  la_ioside  L3 [1ps]
    1:2: VAR 0x555556d1d980 <e4850> {d24ax} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d661a0 <e4851> {d24ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d1ea50 <e4843> {d24ap}
    1:2:1:1:2: CONST 0x555556d68140 <e4835> {d24aq} @dt=0x555556c40410@(G/swu32/4)  ?32?shf
    1:2:1:1:3: CONST 0x555556d68280 <e4836> {d24at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556d68000 <e4852> {d24bk} @dt=0x555556d23520@(G/w16)  16'h4e4f
    1:2: VAR 0x555556d1db00 <e4889> {d25ax} @dt=0@  NSIDE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d66680 <e4887> {d25ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d1ebb0 <e4879> {d25ap}
    1:2:1:1:2: CONST 0x555556d68780 <e4871> {d25aq} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh7
    1:2:1:1:3: CONST 0x555556d688c0 <e4872> {d25as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556d68640 <e4888> {d25bk} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2: VAR 0x555556d1dc80 <e4926> {d26ax} @dt=0@  SECTIONS [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d66b60 <e4924> {d26ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d1ed10 <e4916> {d26ap}
    1:2:1:1:2: CONST 0x555556d68dc0 <e4908> {d26aq} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh4
    1:2:1:1:3: CONST 0x555556d68f00 <e4909> {d26as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556d68c80 <e4925> {d26bk} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2: VAR 0x555556d1de00 <e4963> {d27ax} @dt=0@  CFGW [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d67040 <e4961> {d27ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d1ee70 <e4953> {d27ap}
    1:2:1:1:2: CONST 0x555556d69400 <e4945> {d27aq} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh4
    1:2:1:1:3: CONST 0x555556d69540 <e4946> {d27as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556d692c0 <e4962> {d27bk} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2: VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d67520 <e4998> {d28ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d1efd0 <e4990> {d28ap}
    1:2:1:1:2: CONST 0x555556d69a40 <e4982> {d28aq} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh4
    1:2:1:1:3: CONST 0x555556d69b80 <e4983> {d28as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556d69900 <e4999> {d28bk} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2: VAR 0x555556d6a180 <e5037> {d29ax} @dt=0@  ENRCUT [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d67a00 <e5035> {d29ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d1f130 <e5027> {d29ap}
    1:2:1:1:2: CONST 0x555556d6c140 <e5019> {d29aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:3: CONST 0x555556d6c280 <e5020> {d29as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556d6c000 <e5036> {d29bk} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2: VAR 0x555556d6a300 <e5074> {d30ax} @dt=0@  ENLCUT [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d67ee0 <e5072> {d30ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d1f290 <e5064> {d30ap}
    1:2:1:1:2: CONST 0x555556d6c780 <e5056> {d30aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:3: CONST 0x555556d6c8c0 <e5057> {d30as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556d6c640 <e5073> {d30bk} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2: VAR 0x555556d6a480 <e5111> {d31ax} @dt=0@  ENPOC [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d6e410 <e5109> {d31ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d1f3f0 <e5101> {d31ap}
    1:2:1:1:2: CONST 0x555556d6cdc0 <e5093> {d31aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:3: CONST 0x555556d6cf00 <e5094> {d31as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556d6cc80 <e5110> {d31bk} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2: VAR 0x555556d6a600 <e5148> {d32ax} @dt=0@  ENCORNER [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d6e8f0 <e5146> {d32ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d1f550 <e5138> {d32ap}
    1:2:1:1:2: CONST 0x555556d6d400 <e5130> {d32aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:3: CONST 0x555556d6d540 <e5131> {d32as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556d6d2c0 <e5147> {d32bk} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2: VAR 0x555556d6a780 <e5185> {d34aw} @dt=0@  NGPIO [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d6edd0 <e5183> {d34ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d1f6b0 <e5175> {d34ap}
    1:2:1:1:2: CONST 0x555556d6da40 <e5167> {d34aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556d6db80 <e5168> {d34at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556d6d900 <e5184> {d34bj} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2: VAR 0x555556d6a900 <e5222> {d35aw} @dt=0@  NANALOG [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d6f2b0 <e5220> {d35ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d1f810 <e5212> {d35ap}
    1:2:1:1:2: CONST 0x555556d70140 <e5204> {d35aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556d70280 <e5205> {d35at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556d70000 <e5221> {d35bj} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d6aa80 <e5259> {d36aw} @dt=0@  NXTAL [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d6f790 <e5257> {d36ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d1f970 <e5249> {d36ap}
    1:2:1:1:2: CONST 0x555556d70780 <e5241> {d36aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556d708c0 <e5242> {d36at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556d70640 <e5258> {d36bj} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d6ac00 <e5296> {d37aw} @dt=0@  NVDDIO [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d6fc70 <e5294> {d37ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d1fad0 <e5286> {d37ap}
    1:2:1:1:2: CONST 0x555556d70dc0 <e5278> {d37aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556d70f00 <e5279> {d37at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556d70c80 <e5295> {d37bj} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2: VAR 0x555556d6ad80 <e5333> {d38aw} @dt=0@  NVDD [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d721a0 <e5331> {d38ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d1fc30 <e5323> {d38ap}
    1:2:1:1:2: CONST 0x555556d71400 <e5315> {d38aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556d71540 <e5316> {d38at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556d712c0 <e5332> {d38bj} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2: VAR 0x555556d6af00 <e5370> {d39aw} @dt=0@  NGND [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d72680 <e5368> {d39ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d1fd90 <e5360> {d39ap}
    1:2:1:1:2: CONST 0x555556d71a40 <e5352> {d39aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556d71b80 <e5353> {d39at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556d71900 <e5369> {d39bj} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2: VAR 0x555556d6b080 <e5407> {d40aw} @dt=0@  NCLAMP [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d72b60 <e5405> {d40ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d1fef0 <e5397> {d40ap}
    1:2:1:1:2: CONST 0x555556d74140 <e5389> {d40aq} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:1:1:3: CONST 0x555556d74280 <e5390> {d40at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556d74000 <e5406> {d40bj} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2: VAR 0x555556d6b200 <e5424> {d42ap} @dt=0@  IOTYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d72d00 <e5422> {d42ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556d743c0 <e5423> {d42bc} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556d6b380 <e5436> {d43ap} @dt=0@  XTALTYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d72ea0 <e5434> {d43ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556d74500 <e5435> {d43bc} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556d6b500 <e5448> {d44ap} @dt=0@  ANALOGTYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d73040 <e5446> {d44ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556d74640 <e5447> {d44bc} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556d6b680 <e5460> {d45ap} @dt=0@  POCTYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d731e0 <e5458> {d45ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556d74780 <e5459> {d45bc} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556d6b800 <e5472> {d46ap} @dt=0@  VDDTYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d73380 <e5470> {d46ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556d748c0 <e5471> {d46bc} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556d6b980 <e5484> {d47ap} @dt=0@  VDDIOTYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d73520 <e5482> {d47ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556d74a00 <e5483> {d47bc} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556d6bb00 <e5496> {d48ap} @dt=0@  VSSIOTYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d736c0 <e5494> {d48ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556d74b40 <e5495> {d48bc} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556d6bc80 <e5508> {d49ap} @dt=0@  VSSTYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556d73860 <e5506> {d49ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556d74c80 <e5507> {d49bc} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556d6be00 <e5538> {d52bf} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d73e10 <e5537> {d52al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d76160 <e5535> {d52al}
    1:2:1:1:2: SUB 0x555556d76210 <e5526> {d52ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f0dd40 <e12149#> {d52am} @dt=0@  NSIDE [RV] <- VAR 0x555556d1db00 <e4889> {d25ax} @dt=0@  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d75040 <e5518> {d52as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d75180 <e5527> {d52au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d7a000 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d780d0 <e5550> {d53au} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556d7a180 <e5582> {d55bg} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d78680 <e5581> {d55am} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d76420 <e5579> {d55am}
    1:2:1:1:2: SUB 0x555556d764d0 <e5570> {d55as} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f0de60 <e12152#> {d55an} @dt=0@  NSIDE [RV] <- VAR 0x555556d1db00 <e4889> {d25ax} @dt=0@  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d75540 <e5562> {d55at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d75680 <e5571> {d55av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d7a300 <e5620> {d56bf} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d78d00 <e5619> {d56al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d766e0 <e5617> {d56al}
    1:2:1:1:2: SUB 0x555556d76790 <e5608> {d56ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f0e000 <e12155#> {d56am} @dt=0@  NSIDE [RV] <- VAR 0x555556d1db00 <e4889> {d25ax} @dt=0@  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d75a40 <e5600> {d56as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d75b80 <e5609> {d56au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d7a480 <e5658> {d57bf} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d79380 <e5657> {d57al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d769a0 <e5655> {d57al}
    1:2:1:1:2: SUB 0x555556d76a50 <e5646> {d57ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f0e120 <e12158#> {d57am} @dt=0@  NSIDE [RV] <- VAR 0x555556d1db00 <e4889> {d25ax} @dt=0@  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d7e000 <e5638> {d57as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d7e140 <e5647> {d57au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d7a600 <e5696> {d58bf} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d79a00 <e5695> {d58al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d76c60 <e5693> {d58al}
    1:2:1:1:2: SUB 0x555556d76d10 <e5684> {d58ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f0e240 <e12161#> {d58am} @dt=0@  NSIDE [RV] <- VAR 0x555556d1db00 <e4889> {d25ax} @dt=0@  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d7e500 <e5676> {d58as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d7e640 <e5685> {d58au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d7a780 <e5734> {d59bf} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d800d0 <e5733> {d59al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d76f20 <e5731> {d59al}
    1:2:1:1:2: SUB 0x555556d76fd0 <e5722> {d59ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f0e360 <e12164#> {d59am} @dt=0@  NSIDE [RV] <- VAR 0x555556d1db00 <e4889> {d25ax} @dt=0@  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d7ea00 <e5714> {d59as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d7eb40 <e5723> {d59au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d7a900 <e5772> {d60bf} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d80750 <e5771> {d60al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d771e0 <e5769> {d60al}
    1:2:1:1:2: SUB 0x555556d77290 <e5760> {d60ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f0e480 <e12167#> {d60am} @dt=0@  NSIDE [RV] <- VAR 0x555556d1db00 <e4889> {d25ax} @dt=0@  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d7ef00 <e5752> {d60as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d7f040 <e5761> {d60au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d7aa80 <e5810> {d61bf} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d80dd0 <e5809> {d61al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d774a0 <e5807> {d61al}
    1:2:1:1:2: SUB 0x555556d77550 <e5798> {d61ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f0e5a0 <e12170#> {d61am} @dt=0@  NSIDE [RV] <- VAR 0x555556d1db00 <e4889> {d25ax} @dt=0@  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d7f400 <e5790> {d61as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d7f540 <e5799> {d61au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d7ac00 <e5848> {d62bf} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d81450 <e5847> {d62al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d77760 <e5845> {d62al}
    1:2:1:1:2: SUB 0x555556d77810 <e5836> {d62ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f0e6c0 <e12173#> {d62am} @dt=0@  NSIDE [RV] <- VAR 0x555556d1db00 <e4889> {d25ax} @dt=0@  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d7f900 <e5828> {d62as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d7fa40 <e5837> {d62au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d7ad80 <e5895> {d63bg} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d81ba0 <e5894> {d63al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d77ad0 <e5892> {d63al}
    1:2:1:1:2: SUB 0x555556d77b80 <e5883> {d63at} @dt=0@
    1:2:1:1:2:1: MUL 0x555556d77c30 <e5874> {d63ar} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555556f0e7e0 <e12176#> {d63am} @dt=0@  NSIDE [RV] <- VAR 0x555556d1db00 <e4889> {d25ax} @dt=0@  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: CONST 0x555556d82000 <e5866> {d63as} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:2:2: CONST 0x555556d82140 <e5875> {d63au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d82280 <e5884> {d63aw} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d7af00 <e5939> {d64bg} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d86340 <e5938> {d64al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d77ef0 <e5936> {d64al}
    1:2:1:1:2: SUB 0x555556d88000 <e5927> {d64aw} @dt=0@
    1:2:1:1:2:1: MUL 0x555556d880b0 <e5918> {d64ar} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555556f0e900 <e12179#> {d64am} @dt=0@  NSIDE [RV] <- VAR 0x555556d1db00 <e4889> {d25ax} @dt=0@  NSIDE [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: VARREF 0x555556f0ea20 <e12182#> {d64as} @dt=0@  CFGW [RV] <- VAR 0x555556d1de00 <e4963> {d27ax} @dt=0@  CFGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d82640 <e5919> {d64ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d82780 <e5928> {d64az} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d7b080 <e5955> {d66au} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d86680 <e5954> {d66au} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556d7b200 <e5962> {d67au} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d86820 <e5961> {d67au} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556d7b380 <e5969> {d68au} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d869c0 <e5968> {d68au} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556d7b500 <e6000> {d69bf} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556d86f70 <e5999> {d69al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d882c0 <e5997> {d69al}
    1:2:1:1:2: SUB 0x555556d88370 <e5988> {d69ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f0eb40 <e12185#> {d69am} @dt=0@  RINGW [RV] <- VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d82b40 <e5980> {d69as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d82c80 <e5989> {d69au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:1: BASICDTYPE 0x555556d871e0 <e6012> {d72at} @dt=this@(sw32)  integer kwd=integer range=[31:0]
    1:2: VAR 0x555556d7b800 <e6019> {d73at} @dt=0@  j [VSTATIC]  GENVAR
    1:2:1: BASICDTYPE 0x555556d87380 <e6018> {d73at} @dt=this@(sw32)  integer kwd=integer range=[31:0]
    1:2: VAR 0x555556d7b980 <e6026> {d80ay} @dt=0@  vddl [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d87520 <e6025> {d80ay} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556d7bb00 <e6033> {d81ay} @dt=0@  vddiol [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d876c0 <e6032> {d81ay} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556d7bc80 <e6040> {d82ay} @dt=0@  vssiol [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d87860 <e6039> {d82ay} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556d7be00 <e6067> {d83bf} @dt=0@  ioringl [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d87c70 <e6066> {d83aj} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d88580 <e6064> {d83aj}
    1:2:1:1:2: SUB 0x555556d88630 <e6060> {d83ap} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f0ec60 <e12188#> {d83ak} @dt=0@  RINGW [RV] <- VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d83040 <e6052> {d83aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d83180 <e6061> {d83as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d8e000 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d8c1a0 <e6098> {d85aj} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d88840 <e6096> {d85aj}
    1:2:1:1:2: SUB 0x555556d888f0 <e6092> {d85as} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f0ed80 <e12191#> {d85ak} @dt=0@  SECTIONS [RV] <- VAR 0x555556d1dc80 <e4926> {d26ax} @dt=0@  SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d83540 <e6084> {d85at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d83680 <e6093> {d85av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d8e180 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d8c680 <e6130> {d86aj} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d88b00 <e6128> {d86aj}
    1:2:1:1:2: SUB 0x555556d88bb0 <e6124> {d86as} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f0eea0 <e12194#> {d86ak} @dt=0@  SECTIONS [RV] <- VAR 0x555556d1dc80 <e4926> {d26ax} @dt=0@  SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d83a40 <e6116> {d86at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d83b80 <e6125> {d86av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d8e300 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d8cb60 <e6162> {d87aj} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d88dc0 <e6160> {d87aj}
    1:2:1:1:2: SUB 0x555556d88e70 <e6156> {d87as} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f0efc0 <e12197#> {d87ak} @dt=0@  SECTIONS [RV] <- VAR 0x555556d1dc80 <e4926> {d26ax} @dt=0@  SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d90000 <e6148> {d87at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d90140 <e6157> {d87av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d8e480 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556d8d110 <e6198> {d88aj} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556d89130 <e6196> {d88aj}
    1:2:1:1:2: SUB 0x555556d891e0 <e6192> {d88ay} @dt=0@
    1:2:1:1:2:1: MUL 0x555556d89290 <e6183> {d88as} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555556f0f0e0 <e12200#> {d88ak} @dt=0@  SECTIONS [RV] <- VAR 0x555556d1dc80 <e4926> {d26ax} @dt=0@  SECTIONS [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: VARREF 0x555556f0f200 <e12203#> {d88at} @dt=0@  RINGW [RV] <- VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556d90500 <e6184> {d88az} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556d90640 <e6193> {d88bb} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: FUNC 0x555556c58200 <e6375> {d95bd} @dt=0@  offset
    1:2:1: VAR 0x555556e80d80 <e11095#> {d95bd} @dt=0@  offset OUTPUT [FUNCRTN] [VAUTOM]  VAR
    1:2:1:1: BASICDTYPE 0x555556d8d5f0 <e11096#> {d95bd} @dt=this@(w0)  logic kwd=logic
    1:2:1:1:1: RANGE 0x555556d89340 <e6222> {d95ax}
    1:2:1:1:1:2: CONST 0x555556d90780 <e6213> {d95ay} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh7
    1:2:1:1:1:3: CONST 0x555556d908c0 <e6214> {d95ba} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: VAR 0x555556d8e600 <e6254> {d96at} @dt=0@  i INPUT [FUNC] [VAUTOM]  PORT
    1:2:3:1: BASICDTYPE 0x555556d8da00 <e6255> {d96an} @dt=this@(w0)  logic kwd=logic
    1:2:3:1:1: RANGE 0x555556d894a0 <e6253> {d96an}
    1:2:3:1:1:2: CONST 0x555556d90c80 <e6245> {d96ao} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh7
    1:2:3:1:1:3: CONST 0x555556d90dc0 <e6246> {d96aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: VAR 0x555556d8e780 <e6285> {d97au} @dt=0@  vector INPUT [FUNC] [VAUTOM]  PORT
    1:2:3:1: BASICDTYPE 0x555556d8de10 <e6284> {d97an} @dt=this@(w0)  logic kwd=logic
    1:2:3:1:1: RANGE 0x555556d89600 <e6282> {d97an}
    1:2:3:1:1:2: CONST 0x555556d91180 <e6274> {d97ao} @dt=0x555556cb0b60@(G/swu32/6)  ?32?sh3f
    1:2:3:1:1:3: CONST 0x555556d912c0 <e6275> {d97ar} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: VAR 0x555556d8e900 <e6295> {d98au} @dt=0@  ii [LOOP] [FUNC] [VAUTOM]  VAR
    1:2:3:1: BASICDTYPE 0x555556d94000 <e6294> {d98ah} @dt=this@(sw32)  integer kwd=integer range=[31:0]
    1:2:3: BEGIN 0x555556c5a460 <e6374> {d99ah} [UNNAMED]
    1:2:3:1: ASSIGN 0x555556d896b0 <e6304> {d100ak} @dt=0@
    1:2:3:1:1: CONST 0x555556d91400 <e6305> {d100am} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3:1:2: VARREF 0x555556f0f320 <e12206#> {d100ad} @dt=0@  offset [LV] => VAR 0x555556e80d80 <e11095#> {d95bd} @dt=0@  offset OUTPUT [FUNCRTN] [VAUTOM]  VAR
    1:2:3:1: BEGIN 0x555556c5a540 <e6373> {d101ad} [UNNAMED] [IMPLIED]
    1:2:3:1:1: ASSIGN 0x555556d89760 <e6314> {d101aj} @dt=0@
    1:2:3:1:1:1: CONST 0x555556d91540 <e6315> {d101ak} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3:1:1:2: VARREF 0x555556c3a360 <e6316> {d101ah} @dt=0@  ii [LV] => VAR 0x555556d8e900 <e6295> {d98au} @dt=0@  ii [LOOP] [FUNC] [VAUTOM]  VAR
    1:2:3:1:1: WHILE 0x555556d89ce0 <e6372> {d101ad}
    1:2:3:1:1:2: LT 0x555556d89810 <e6371> {d101ap} @dt=0x555556d944e0@(G/w1)
    1:2:3:1:1:2:1: VARREF 0x555556f0f440 <e12209#> {d101an} @dt=0@  ii [RV] <- VAR 0x555556d8e900 <e6295> {d98au} @dt=0@  ii [LOOP] [FUNC] [VAUTOM]  VAR
    1:2:3:1:1:2:2: VARREF 0x555556f0f560 <e12212#> {d101aq} @dt=0@  i [RV] <- VAR 0x555556d8e600 <e6254> {d96at} @dt=0@  i INPUT [FUNC] [VAUTOM]  PORT
    1:2:3:1:1:3: ASSIGN 0x555556d89c30 <e6366> {d102am} @dt=0@
    1:2:3:1:1:3:1: ADD 0x555556d89b80 <e6367> {d102av} @dt=0@
    1:2:3:1:1:3:1:1: VARREF 0x555556f0f680 <e12215#> {d102ao} @dt=0@  offset [RV] <- VAR 0x555556e80d80 <e11095#> {d95bd} @dt=0@  offset OUTPUT [FUNCRTN] [VAUTOM]  VAR
    1:2:3:1:1:3:1:2: SELPLUS 0x555556d89ad0 <e6365> {d102bd}
    1:2:3:1:1:3:1:2:1: VARREF 0x555556f0f7a0 <e12218#> {d102ax} @dt=0@  vector [RV] <- VAR 0x555556d8e780 <e6285> {d97au} @dt=0@  vector INPUT [FUNC] [VAUTOM]  PORT
    1:2:3:1:1:3:1:2:2: MUL 0x555556d89a20 <e6361> {d102bg} @dt=0@
    1:2:3:1:1:3:1:2:2:1: VARREF 0x555556f0f8c0 <e12221#> {d102be} @dt=0@  ii [RV] <- VAR 0x555556d8e900 <e6295> {d98au} @dt=0@  ii [LOOP] [FUNC] [VAUTOM]  VAR
    1:2:3:1:1:3:1:2:2:2: CONST 0x555556d917c0 <e6352> {d102bh} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:3:1:1:3:1:2:3: CONST 0x555556d91900 <e6362> {d102bk} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:3:1:1:3:1:2:4: ATTROF 0x555556e7f130 <e14534#> {d102bd} [VAR_BASE]
    1:2:3:1:1:3:1:2:4:1: VARREF 0x555556f2aa20 <e14533#> {d102ax} @dt=0@  vector [RV] <- VAR 0x555556d8e780 <e6285> {d97au} @dt=0@  vector INPUT [FUNC] [VAUTOM]  PORT
    1:2:3:1:1:3:2: VARREF 0x555556f0f9e0 <e12224#> {d102af} @dt=0@  offset [LV] => VAR 0x555556e80d80 <e11095#> {d95bd} @dt=0@  offset OUTPUT [FUNCRTN] [VAUTOM]  VAR
    1:2:3:1:1:4: ASSIGN 0x555556d89970 <e6337> {d101av} @dt=0@
    1:2:3:1:1:4:1: ADD 0x555556d898c0 <e6338> {d101ay} @dt=0@
    1:2:3:1:1:4:1:1: VARREF 0x555556f0fb00 <e12227#> {d101aw} @dt=0@  ii [RV] <- VAR 0x555556d8e900 <e6295> {d98au} @dt=0@  ii [LOOP] [FUNC] [VAUTOM]  VAR
    1:2:3:1:1:4:1:2: CONST 0x555556d91680 <e6336> {d101az} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:3:1:1:4:2: VARREF 0x555556c3a480 <e6339> {d101at} @dt=0@  ii [LV] => VAR 0x555556d8e900 <e6295> {d98au} @dt=0@  ii [LOOP] [FUNC] [VAUTOM]  VAR
    1:2: GENIF 0x555556d89ef0 <e6440> {d110ae}
    1:2:1: VARREF 0x555556f0fc20 <e12230#> {d110ai} @dt=0@  ENCORNER [RV] <- VAR 0x555556d6a600 <e5148> {d32ax} @dt=0@  ENCORNER [VSTATIC]  GPARAM
    1:2:2: BEGIN 0x555556c5a620 <e6437> {d111an}  ila_iocorner [GEN]
    1:2:2:1: CELL 0x555556d91cc0 <e6429> {d115ac}  i0 -> MODULE 0x555556c3bd40 <e11083> {f10ai}  la_iocorner  L4 [LIB] [1ps]
    1:2:2:1:1: PIN 0x555556d52e10 <e6391> {d115ag}  vdd -> VAR 0x555556e00a80 <e9662> {f16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: VARREF 0x555556f0fd40 <e12233#> {d115ap} @dt=0@  vddl [LV] => VAR 0x555556d7b980 <e6026> {d80ay} @dt=0@  vddl [VSTATIC]  WIRE
    1:2:2:1:1: PIN 0x555556d52f00 <e6396> {d116ag}  vss -> VAR 0x555556e00c00 <e9668> {f17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: VARREF 0x555556f0fe60 <e12236#> {d116ap} @dt=0@  vss [LV] => VAR 0x555556d7a000 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:1:1: PIN 0x555556d52ff0 <e6400> {d117ag}  vddio -> VAR 0x555556e00d80 <e9675> {f18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: VARREF 0x555556f10000 <e12239#> {d117ap} @dt=0@  vddiol [LV] => VAR 0x555556d7bb00 <e6033> {d81ay} @dt=0@  vddiol [VSTATIC]  WIRE
    1:2:2:1:1: PIN 0x555556d530e0 <e6404> {d118ag}  vssio -> VAR 0x555556e00f00 <e9682> {f19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: VARREF 0x555556f10120 <e12242#> {d118ap} @dt=0@  vssiol [LV] => VAR 0x555556d7bc80 <e6040> {d82ay} @dt=0@  vssiol [VSTATIC]  WIRE
    1:2:2:1:1: PIN 0x555556d531d0 <e6428> {d119ag}  ioring -> VAR 0x555556e01080 <e9713> {f20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: SELEXTRACT 0x555556d89e40 <e6427> {d119aw}
    1:2:2:1:1:1:1: VARREF 0x555556f10240 <e12245#> {d119ap} @dt=0@  ioringl [LV] => VAR 0x555556d7be00 <e6067> {d83bf} @dt=0@  ioringl [VSTATIC]  WIRE
    1:2:2:1:1:1:2: SUB 0x555556d89d90 <e6424> {d119bc} @dt=0@
    1:2:2:1:1:1:2:1: VARREF 0x555556f10360 <e12248#> {d119ax} @dt=0@  RINGW [RV] <- VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:1:1:1:2:2: CONST 0x555556d91a40 <e6415> {d119bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:1:1:1:3: CONST 0x555556d91b80 <e6425> {d119bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:4: ATTROF 0x555556e7f1e0 <e14537#> {d119aw} [VAR_BASE]
    1:2:2:1:1:1:4:1: VARREF 0x555556f2ab40 <e14536#> {d119ap} @dt=0@  ioringl [RV] <- VAR 0x555556d7be00 <e6067> {d83bf} @dt=0@  ioringl [VSTATIC]  WIRE
    1:2:2:1:2: PIN 0x555556d532c0 <e6378> {d112ar}  SIDE -> VAR 0x555556e00780 <e9644> {f12ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:1:2:1: VARREF 0x555556f10480 <e12251#> {d112aw} @dt=0@  SIDE [RV] <- VAR 0x555556d1d980 <e4850> {d24ax} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:1:2: PIN 0x555556d533b0 <e6383> {d113ak}  TYPE -> VAR 0x555556e00600 <e9630> {f11ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:2:1:2:1: VARREF 0x555556f105a0 <e12254#> {d113ap} @dt=0@  IOTYPE [RV] <- VAR 0x555556d6b200 <e5424> {d42ap} @dt=0@  IOTYPE [VSTATIC]  GPARAM
    1:2:2:1:2: PIN 0x555556d534a0 <e6387> {d114ak}  RINGW -> VAR 0x555556e00900 <e9656> {f13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:1:2:1: VARREF 0x555556f106c0 <e12257#> {d114aq} @dt=0@  RINGW [RV] <- VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2: BEGIN 0x555556c5a7e0 <e7123> {d126ae}  ila_iosection [GEN] [GENFOR] [IMPLIED]
    1:2:2: GENFOR 0x555556db0dc0 <e7119> {d126ae}
    1:2:2:1: ASSIGN 0x555556d98000 <e6448> {d126aj} @dt=0@
    1:2:2:1:1: CONST 0x555556d91e00 <e6449> {d126ak} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2: VARREF 0x555556c3a5a0 <e6450> {d126ai} @dt=0@  i [LV] => VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:2: LT 0x555556d980b0 <e7120> {d126an} @dt=0x555556d944e0@(G/w1)
    1:2:2:2:1: VARREF 0x555556f107e0 <e12260#> {d126am} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:2:2: VARREF 0x555556f10900 <e12263#> {d126ao} @dt=0@  SECTIONS [RV] <- VAR 0x555556d1dc80 <e4926> {d26ax} @dt=0@  SECTIONS [VSTATIC]  GPARAM
    1:2:2:3: ASSIGN 0x555556d98210 <e6468> {d126ay} @dt=0@
    1:2:2:3:1: ADD 0x555556d98160 <e6469> {d126ba} @dt=0@
    1:2:2:3:1:1: VARREF 0x555556f10a20 <e12266#> {d126az} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:3:1:2: CONST 0x555556d9a000 <e6467> {d126bb} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:3:2: VARREF 0x555556c3a6c0 <e6470> {d126ax} @dt=0@  i [LV] => VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4: VAR 0x555556d8ea80 <e7117> {d129at} @dt=0@  START [VSTATIC]  LPARAM
    1:2:2:4:1: BASICDTYPE 0x555556d9c9c0 <e6524> {d129an} @dt=this@(w0)  logic kwd=logic
    1:2:2:4:1:1: RANGE 0x555556d984d0 <e6492> {d129an}
    1:2:2:4:1:1:2: CONST 0x555556d9a780 <e6484> {d129ao} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh7
    1:2:2:4:1:1:3: CONST 0x555556d9a8c0 <e6485> {d129aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:4:3: ADD 0x555556d98420 <e6525> {d130ay} @dt=0@
    1:2:2:4:3:1: ADD 0x555556d98370 <e6521> {d129br} @dt=0@
    1:2:2:4:3:1:1: FUNCREF 0x555556d9a3c0 <e6510> {d129bb} @dt=0@  offset -> FUNC 0x555556c58200 <e6375> {d95bd} @dt=0@  offset
    1:2:2:4:3:1:1:3: ARG 0x555556d9c0d0 <e6494> {d129bi}
    1:2:2:4:3:1:1:3:1: VARREF 0x555556f10b40 <e12269#> {d129bi} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:3:1:1:3: ARG 0x555556d9c270 <e6499> {d129bk}
    1:2:2:4:3:1:1:3:1: VARREF 0x555556f10c60 <e12272#> {d129bk} @dt=0@  NGPIO [RV] <- VAR 0x555556d6a780 <e5185> {d34aw} @dt=0@  NGPIO [VSTATIC]  GPARAM
    1:2:2:4:3:1:2: FUNCREF 0x555556d9a500 <e6511> {d130ag} @dt=0@  offset -> FUNC 0x555556c58200 <e6375> {d95bd} @dt=0@  offset
    1:2:2:4:3:1:2:3: ARG 0x555556d9c410 <e6502> {d130an}
    1:2:2:4:3:1:2:3:1: VARREF 0x555556f10d80 <e12275#> {d130an} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:3:1:2:3: ARG 0x555556d9c5b0 <e6507> {d130ap}
    1:2:2:4:3:1:2:3:1: VARREF 0x555556f10ea0 <e12278#> {d130ap} @dt=0@  NANALOG [RV] <- VAR 0x555556d6a900 <e5222> {d35aw} @dt=0@  NANALOG [VSTATIC]  GPARAM
    1:2:2:4:3:2: FUNCREF 0x555556d9a640 <e6522> {d131ag} @dt=0@  offset -> FUNC 0x555556c58200 <e6375> {d95bd} @dt=0@  offset
    1:2:2:4:3:2:3: ARG 0x555556d9c750 <e6513> {d131an}
    1:2:2:4:3:2:3:1: VARREF 0x555556f10fc0 <e12281#> {d131an} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:3:2:3: ARG 0x555556d9c8f0 <e6518> {d131ap}
    1:2:2:4:3:2:3:1: VARREF 0x555556f110e0 <e12284#> {d131ap} @dt=0@  NXTAL [RV] <- VAR 0x555556d6aa80 <e5259> {d36aw} @dt=0@  NXTAL [VSTATIC]  GPARAM
    1:2:2:4: VAR 0x555556d8ec00 <e6628> {d133at} @dt=0@  N [VSTATIC]  LPARAM
    1:2:2:4:1: BASICDTYPE 0x555556d9d790 <e6626> {d133an} @dt=this@(w0)  logic kwd=logic
    1:2:2:4:1:1: RANGE 0x555556d98bb0 <e6552> {d133an}
    1:2:2:4:1:1:2: CONST 0x555556d9b400 <e6544> {d133ao} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh7
    1:2:2:4:1:1:3: CONST 0x555556d9b540 <e6545> {d133aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:4:3: ADD 0x555556d98b00 <e6627> {d134az} @dt=0@
    1:2:2:4:3:1: ADD 0x555556d988f0 <e6623> {d133bl} @dt=0@
    1:2:2:4:3:1:1: SELPLUS 0x555556d986e0 <e6598> {d133bc}
    1:2:2:4:3:1:1:1: VARREF 0x555556f11200 <e12287#> {d133ax} @dt=0@  NGPIO [RV] <- VAR 0x555556d6a780 <e5185> {d34aw} @dt=0@  NGPIO [VSTATIC]  GPARAM
    1:2:2:4:3:1:1:2: MUL 0x555556d98630 <e6573> {d133be} @dt=0x555556c40410@(G/swu32/4)
    1:2:2:4:3:1:1:2:1: CONST 0x555556d9ac80 <e6562> {d133bd} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:2:4:3:1:1:2:2: VARREF 0x555556f11320 <e12290#> {d133bf} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:3:1:1:3: CONST 0x555556d9adc0 <e6574> {d133bi} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:2:4:3:1:1:4: ATTROF 0x555556e7f290 <e14540#> {d133bc} [VAR_BASE]
    1:2:2:4:3:1:1:4:1: VARREF 0x555556f2ac60 <e14539#> {d133ax} @dt=0@  NGPIO [RV] <- VAR 0x555556d6a780 <e5185> {d34aw} @dt=0@  NGPIO [VSTATIC]  GPARAM
    1:2:2:4:3:1:2: SELPLUS 0x555556d98840 <e6599> {d134aq}
    1:2:2:4:3:1:2:1: VARREF 0x555556f11440 <e12293#> {d134aj} @dt=0@  NANALOG [RV] <- VAR 0x555556d6a900 <e5222> {d35aw} @dt=0@  NANALOG [VSTATIC]  GPARAM
    1:2:2:4:3:1:2:2: MUL 0x555556d98790 <e6595> {d134as} @dt=0x555556c40410@(G/swu32/4)
    1:2:2:4:3:1:2:2:1: CONST 0x555556d9af00 <e6584> {d134ar} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:2:4:3:1:2:2:2: VARREF 0x555556f11560 <e12296#> {d134at} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:3:1:2:3: CONST 0x555556d9b040 <e6596> {d134aw} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:2:4:3:1:2:4: ATTROF 0x555556e7f340 <e14543#> {d134aq} [VAR_BASE]
    1:2:2:4:3:1:2:4:1: VARREF 0x555556f2ad80 <e14542#> {d134aj} @dt=0@  NANALOG [RV] <- VAR 0x555556d6a900 <e5222> {d35aw} @dt=0@  NANALOG [VSTATIC]  GPARAM
    1:2:2:4:3:2: SELPLUS 0x555556d98a50 <e6624> {d135ao}
    1:2:2:4:3:2:1: VARREF 0x555556f11680 <e12299#> {d135aj} @dt=0@  NXTAL [RV] <- VAR 0x555556d6aa80 <e5259> {d36aw} @dt=0@  NXTAL [VSTATIC]  GPARAM
    1:2:2:4:3:2:2: MUL 0x555556d989a0 <e6620> {d135aq} @dt=0x555556c40410@(G/swu32/4)
    1:2:2:4:3:2:2:1: CONST 0x555556d9b180 <e6609> {d135ap} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:2:4:3:2:2:2: VARREF 0x555556f117a0 <e12302#> {d135ar} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:3:2:3: CONST 0x555556d9b2c0 <e6621> {d135au} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:2:4:3:2:4: ATTROF 0x555556e7f3f0 <e14546#> {d135ao} [VAR_BASE]
    1:2:2:4:3:2:4:1: VARREF 0x555556f2aea0 <e14545#> {d135aj} @dt=0@  NXTAL [RV] <- VAR 0x555556d6aa80 <e5259> {d36aw} @dt=0@  NXTAL [VSTATIC]  GPARAM
    1:2:2:4: CELL 0x555556da7cc0 <e7115> {d158ac}  i0 -> MODULE 0x555556c3aa20 <e11082> {e14ai}  la_iosection  L4 [1ps]
    1:2:2:4:1: PIN 0x555556da8870 <e6867> {d159ah}  z -> VAR 0x555556ded680 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELPLUS 0x555556d99600 <e6868> {d159ao}
    1:2:2:4:1:1:1: VARREF 0x555556f118c0 <e12305#> {d159an} @dt=0@  z [LV] => VAR 0x555556d7a180 <e5582> {d55bg} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f119e0 <e12308#> {d159ap} @dt=0@  START [RV] <- VAR 0x555556d8ea80 <e7117> {d129at} @dt=0@  START [VSTATIC]  LPARAM
    1:2:2:4:1:1:3: VARREF 0x555556f11b00 <e12311#> {d159aw} @dt=0@  N [RV] <- VAR 0x555556d8ec00 <e6628> {d133at} @dt=0@  N [VSTATIC]  LPARAM
    1:2:2:4:1:1:4: ATTROF 0x555556e7f4a0 <e14549#> {d159ao} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556f2afc0 <e14548#> {d159an} @dt=0@  z [RV] <- VAR 0x555556d7a180 <e5582> {d55bg} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556da8960 <e6872> {d161ah}  vss -> VAR 0x555556decd80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f11c20 <e12314#> {d161am} @dt=0@  vss [LV] => VAR 0x555556d7a000 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556da8a50 <e6882> {d162ah}  pad -> VAR 0x555556decc00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELPLUS 0x555556d996b0 <e6881> {d162ar}
    1:2:2:4:1:1:1: VARREF 0x555556f11d40 <e12317#> {d162ao} @dt=0@  pad [LV] => VAR 0x555556d6be00 <e5538> {d52bf} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f11e60 <e12320#> {d162as} @dt=0@  START [RV] <- VAR 0x555556d8ea80 <e7117> {d129at} @dt=0@  START [VSTATIC]  LPARAM
    1:2:2:4:1:1:3: VARREF 0x555556f12000 <e12323#> {d162az} @dt=0@  N [RV] <- VAR 0x555556d8ec00 <e6628> {d133at} @dt=0@  N [VSTATIC]  LPARAM
    1:2:2:4:1:1:4: ATTROF 0x555556e7f550 <e14552#> {d162ar} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556f2b0e0 <e14551#> {d162ao} @dt=0@  pad [RV] <- VAR 0x555556d6be00 <e5538> {d52bf} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556da8b40 <e6890> {d163ah}  vdd -> VAR 0x555556decf00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556d99760 <e6889> {d163ar}
    1:2:2:4:1:1:1: VARREF 0x555556f12120 <e12326#> {d163ao} @dt=0@  vdd [LV] => VAR 0x555556d8e000 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:2:4:1:1:2: VARREF 0x555556f12240 <e12329#> {d163as} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e7f080 <e14555#> {d163ar} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556f2b200 <e14554#> {d163ao} @dt=0@  vdd [RV] <- VAR 0x555556d8e000 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:2:4:1: PIN 0x555556da8c30 <e6898> {d164ah}  vddio -> VAR 0x555556ded080 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556d99810 <e6897> {d164at}
    1:2:2:4:1:1:1: VARREF 0x555556f12360 <e12332#> {d164ao} @dt=0@  vddio [LV] => VAR 0x555556d8e180 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:2:4:1:1:2: VARREF 0x555556f12480 <e12335#> {d164au} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e7efd0 <e14558#> {d164at} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556f2b320 <e14557#> {d164ao} @dt=0@  vddio [RV] <- VAR 0x555556d8e180 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:2:4:1: PIN 0x555556da8d20 <e6906> {d165ah}  vssio -> VAR 0x555556ded200 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556d998c0 <e6905> {d165at}
    1:2:2:4:1:1:1: VARREF 0x555556f125a0 <e12338#> {d165ao} @dt=0@  vssio [LV] => VAR 0x555556d8e300 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:2:4:1:1:2: VARREF 0x555556f126c0 <e12341#> {d165au} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e7ef20 <e14561#> {d165at} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556f2b440 <e14560#> {d165ao} @dt=0@  vssio [RV] <- VAR 0x555556d8e300 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:2:4:1: PIN 0x555556da8e10 <e6920> {d166ah}  ioring -> VAR 0x555556ded380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELPLUS 0x555556d99a20 <e6919> {d166au}
    1:2:2:4:1:1:1: VARREF 0x555556f127e0 <e12344#> {d166ao} @dt=0@  ioring [LV] => VAR 0x555556d8e480 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:2:4:1:1:2: MUL 0x555556d99970 <e6916> {d166aw} @dt=0@
    1:2:2:4:1:1:2:1: VARREF 0x555556f12900 <e12347#> {d166av} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:2:2: VARREF 0x555556f12a20 <e12350#> {d166ax} @dt=0@  RINGW [RV] <- VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:1:1:3: VARREF 0x555556f12b40 <e12353#> {d166be} @dt=0@  RINGW [RV] <- VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:1:1:4: ATTROF 0x555556e7ee70 <e14564#> {d166au} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556f2b560 <e14563#> {d166ao} @dt=0@  ioring [RV] <- VAR 0x555556d8e480 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:2:4:1: PIN 0x555556da8f00 <e6930> {d168ah}  a -> VAR 0x555556ded500 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELPLUS 0x555556d99ad0 <e6929> {d168ao}
    1:2:2:4:1:1:1: VARREF 0x555556f12c60 <e12356#> {d168an} @dt=0@  a [RV] <- VAR 0x555556d7a300 <e5620> {d56bf} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f12d80 <e12359#> {d168ap} @dt=0@  START [RV] <- VAR 0x555556d8ea80 <e7117> {d129at} @dt=0@  START [VSTATIC]  LPARAM
    1:2:2:4:1:1:3: VARREF 0x555556f12ea0 <e12362#> {d168aw} @dt=0@  N [RV] <- VAR 0x555556d8ec00 <e6628> {d133at} @dt=0@  N [VSTATIC]  LPARAM
    1:2:2:4:1:1:4: ATTROF 0x555556e7edc0 <e14567#> {d168ao} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556f2b680 <e14566#> {d168an} @dt=0@  a [RV] <- VAR 0x555556d7a300 <e5620> {d56bf} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556da8ff0 <e6940> {d169ah}  ie -> VAR 0x555556ded800 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELPLUS 0x555556d99b80 <e6939> {d169aq}
    1:2:2:4:1:1:1: VARREF 0x555556f12fc0 <e12365#> {d169ao} @dt=0@  ie [RV] <- VAR 0x555556d7a480 <e5658> {d57bf} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f130e0 <e12368#> {d169ar} @dt=0@  START [RV] <- VAR 0x555556d8ea80 <e7117> {d129at} @dt=0@  START [VSTATIC]  LPARAM
    1:2:2:4:1:1:3: VARREF 0x555556f13200 <e12371#> {d169ay} @dt=0@  N [RV] <- VAR 0x555556d8ec00 <e6628> {d133at} @dt=0@  N [VSTATIC]  LPARAM
    1:2:2:4:1:1:4: ATTROF 0x555556e7ed10 <e14570#> {d169aq} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556f2b7a0 <e14569#> {d169ao} @dt=0@  ie [RV] <- VAR 0x555556d7a480 <e5658> {d57bf} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556da90e0 <e6950> {d170ah}  oe -> VAR 0x555556ded980 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELPLUS 0x555556d99c30 <e6949> {d170aq}
    1:2:2:4:1:1:1: VARREF 0x555556f13320 <e12374#> {d170ao} @dt=0@  oe [RV] <- VAR 0x555556d7a600 <e5696> {d58bf} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f13440 <e12377#> {d170ar} @dt=0@  START [RV] <- VAR 0x555556d8ea80 <e7117> {d129at} @dt=0@  START [VSTATIC]  LPARAM
    1:2:2:4:1:1:3: VARREF 0x555556f13560 <e12380#> {d170ay} @dt=0@  N [RV] <- VAR 0x555556d8ec00 <e6628> {d133at} @dt=0@  N [VSTATIC]  LPARAM
    1:2:2:4:1:1:4: ATTROF 0x555556e7ec60 <e14573#> {d170aq} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556f2b8c0 <e14572#> {d170ao} @dt=0@  oe [RV] <- VAR 0x555556d7a600 <e5696> {d58bf} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556da91d0 <e6960> {d171ah}  pe -> VAR 0x555556dedb00 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELPLUS 0x555556d99ce0 <e6959> {d171aq}
    1:2:2:4:1:1:1: VARREF 0x555556f13680 <e12383#> {d171ao} @dt=0@  pe [RV] <- VAR 0x555556d7a780 <e5734> {d59bf} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f137a0 <e12386#> {d171ar} @dt=0@  START [RV] <- VAR 0x555556d8ea80 <e7117> {d129at} @dt=0@  START [VSTATIC]  LPARAM
    1:2:2:4:1:1:3: VARREF 0x555556f138c0 <e12389#> {d171ay} @dt=0@  N [RV] <- VAR 0x555556d8ec00 <e6628> {d133at} @dt=0@  N [VSTATIC]  LPARAM
    1:2:2:4:1:1:4: ATTROF 0x555556e7ebb0 <e14576#> {d171aq} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556f2b9e0 <e14575#> {d171ao} @dt=0@  pe [RV] <- VAR 0x555556d7a780 <e5734> {d59bf} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556da92c0 <e6970> {d172ah}  ps -> VAR 0x555556dedc80 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELPLUS 0x555556d99d90 <e6969> {d172aq}
    1:2:2:4:1:1:1: VARREF 0x555556f139e0 <e12392#> {d172ao} @dt=0@  ps [RV] <- VAR 0x555556d7a900 <e5772> {d60bf} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f13b00 <e12395#> {d172ar} @dt=0@  START [RV] <- VAR 0x555556d8ea80 <e7117> {d129at} @dt=0@  START [VSTATIC]  LPARAM
    1:2:2:4:1:1:3: VARREF 0x555556f13c20 <e12398#> {d172ay} @dt=0@  N [RV] <- VAR 0x555556d8ec00 <e6628> {d133at} @dt=0@  N [VSTATIC]  LPARAM
    1:2:2:4:1:1:4: ATTROF 0x555556e7eb00 <e14579#> {d172aq} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556f2bb00 <e14578#> {d172ao} @dt=0@  ps [RV] <- VAR 0x555556d7a900 <e5772> {d60bf} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556da93b0 <e6980> {d173ah}  sr -> VAR 0x555556dede00 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELPLUS 0x555556d99e40 <e6979> {d173aq}
    1:2:2:4:1:1:1: VARREF 0x555556f13d40 <e12401#> {d173ao} @dt=0@  sr [RV] <- VAR 0x555556d7aa80 <e5810> {d61bf} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f13e60 <e12404#> {d173ar} @dt=0@  START [RV] <- VAR 0x555556d8ea80 <e7117> {d129at} @dt=0@  START [VSTATIC]  LPARAM
    1:2:2:4:1:1:3: VARREF 0x555556f14000 <e12407#> {d173ay} @dt=0@  N [RV] <- VAR 0x555556d8ec00 <e6628> {d133at} @dt=0@  N [VSTATIC]  LPARAM
    1:2:2:4:1:1:4: ATTROF 0x555556e7ea50 <e14582#> {d173aq} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556f2bc20 <e14581#> {d173ao} @dt=0@  sr [RV] <- VAR 0x555556d7aa80 <e5810> {d61bf} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556da94a0 <e6990> {d174ah}  st -> VAR 0x555556e00000 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELPLUS 0x555556d99ef0 <e6989> {d174aq}
    1:2:2:4:1:1:1: VARREF 0x555556f14120 <e12410#> {d174ao} @dt=0@  st [RV] <- VAR 0x555556d7ac00 <e5848> {d62bf} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f14240 <e12413#> {d174ar} @dt=0@  START [RV] <- VAR 0x555556d8ea80 <e7117> {d129at} @dt=0@  START [VSTATIC]  LPARAM
    1:2:2:4:1:1:3: VARREF 0x555556f14360 <e12416#> {d174ay} @dt=0@  N [RV] <- VAR 0x555556d8ec00 <e6628> {d133at} @dt=0@  N [VSTATIC]  LPARAM
    1:2:2:4:1:1:4: ATTROF 0x555556e7e9a0 <e14585#> {d174aq} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556f2bd40 <e14584#> {d174ao} @dt=0@  st [RV] <- VAR 0x555556d7ac00 <e5848> {d62bf} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556da9590 <e7019> {d175ah}  ds -> VAR 0x555556e00180 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELPLUS 0x555556db0160 <e7018> {d175aq}
    1:2:2:4:1:1:1: VARREF 0x555556f14480 <e12419#> {d175ao} @dt=0@  ds [RV] <- VAR 0x555556d7ad80 <e5895> {d63bg} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: MUL 0x555556db0000 <e7015> {d175aw} @dt=0@
    1:2:2:4:1:1:2:1: VARREF 0x555556f145a0 <e12422#> {d175ar} @dt=0@  START [RV] <- VAR 0x555556d8ea80 <e7117> {d129at} @dt=0@  START [VSTATIC]  LPARAM
    1:2:2:4:1:1:2:2: CONST 0x555556da68c0 <e7001> {d175ax} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:2:4:1:1:3: MUL 0x555556db00b0 <e7016> {d175bb} @dt=0x555556cb04e0@(G/swu32/2)
    1:2:2:4:1:1:3:1: CONST 0x555556da6a00 <e7010> {d175ba} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:2:4:1:1:3:2: VARREF 0x555556f146c0 <e12425#> {d175bc} @dt=0@  N [RV] <- VAR 0x555556d8ec00 <e6628> {d133at} @dt=0@  N [VSTATIC]  LPARAM
    1:2:2:4:1:1:4: ATTROF 0x555556e7e8f0 <e14588#> {d175aq} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556f2be60 <e14587#> {d175ao} @dt=0@  ds [RV] <- VAR 0x555556d7ad80 <e5895> {d63bg} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556da9680 <e7037> {d176ah}  cfg -> VAR 0x555556e00300 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELPLUS 0x555556db0370 <e7036> {d176ar}
    1:2:2:4:1:1:1: VARREF 0x555556f147e0 <e12428#> {d176ao} @dt=0@  cfg [RV] <- VAR 0x555556d7af00 <e5939> {d64bg} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: MUL 0x555556db0210 <e7033> {d176ax} @dt=0@
    1:2:2:4:1:1:2:1: VARREF 0x555556f14900 <e12431#> {d176as} @dt=0@  START [RV] <- VAR 0x555556d8ea80 <e7117> {d129at} @dt=0@  START [VSTATIC]  LPARAM
    1:2:2:4:1:1:2:2: VARREF 0x555556f14a20 <e12434#> {d176ay} @dt=0@  CFGW [RV] <- VAR 0x555556d1de00 <e4963> {d27ax} @dt=0@  CFGW [VSTATIC]  GPARAM
    1:2:2:4:1:1:3: MUL 0x555556db02c0 <e7034> {d176bf} @dt=0@
    1:2:2:4:1:1:3:1: VARREF 0x555556f14b40 <e12437#> {d176be} @dt=0@  N [RV] <- VAR 0x555556d8ec00 <e6628> {d133at} @dt=0@  N [VSTATIC]  LPARAM
    1:2:2:4:1:1:3:2: VARREF 0x555556f14c60 <e12440#> {d176bg} @dt=0@  CFGW [RV] <- VAR 0x555556d1de00 <e4963> {d27ax} @dt=0@  CFGW [VSTATIC]  GPARAM
    1:2:2:4:1:1:4: ATTROF 0x555556e7e840 <e14591#> {d176ar} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e30000 <e14590#> {d176ao} @dt=0@  cfg [RV] <- VAR 0x555556d7af00 <e5939> {d64bg} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:2:4:2: PIN 0x555556da9770 <e6630> {d138az}  SIDE -> VAR 0x555556d8ed80 <e7600> {e15aw} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f14d80 <e12443#> {d138be} @dt=0@  SIDE [RV] <- VAR 0x555556d1d980 <e4850> {d24ax} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556da9860 <e6635> {d139al}  N -> VAR 0x555556d8ef00 <e7639> {e16aw} @dt=0@  N [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f14ea0 <e12446#> {d139an} @dt=0@  N [RV] <- VAR 0x555556d8ec00 <e6628> {d133at} @dt=0@  N [VSTATIC]  LPARAM
    1:2:2:4:2: PIN 0x555556da9950 <e6660> {d140al}  NGPIO -> VAR 0x555556d8f080 <e7676> {e17aw} @dt=0@  NGPIO [VSTATIC]  GPARAM
    1:2:2:4:2:1: SELPLUS 0x555556db0420 <e6659> {d140aw}
    1:2:2:4:2:1:1: VARREF 0x555556f14fc0 <e12449#> {d140ar} @dt=0@  NGPIO [RV] <- VAR 0x555556d6a780 <e5185> {d34aw} @dt=0@  NGPIO [VSTATIC]  GPARAM
    1:2:2:4:2:1:2: MUL 0x555556db04d0 <e6656> {d140ay} @dt=0x555556c40410@(G/swu32/4)
    1:2:2:4:2:1:2:1: CONST 0x555556da6b40 <e6645> {d140ax} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:2:4:2:1:2:2: VARREF 0x555556f150e0 <e12452#> {d140az} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:2:1:3: CONST 0x555556da6c80 <e6657> {d140bc} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:2:4:2:1:4: ATTROF 0x555556e7e790 <e14594#> {d140aw} [VAR_BASE]
    1:2:2:4:2:1:4:1: VARREF 0x555556e30120 <e14593#> {d140ar} @dt=0@  NGPIO [RV] <- VAR 0x555556d6a780 <e5185> {d34aw} @dt=0@  NGPIO [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556da9a40 <e6685> {d141al}  NANALOG -> VAR 0x555556d8f200 <e7713> {e18aw} @dt=0@  NANALOG [VSTATIC]  GPARAM
    1:2:2:4:2:1: SELPLUS 0x555556db0580 <e6684> {d141ba}
    1:2:2:4:2:1:1: VARREF 0x555556f15200 <e12455#> {d141at} @dt=0@  NANALOG [RV] <- VAR 0x555556d6a900 <e5222> {d35aw} @dt=0@  NANALOG [VSTATIC]  GPARAM
    1:2:2:4:2:1:2: MUL 0x555556db0630 <e6681> {d141bc} @dt=0x555556c40410@(G/swu32/4)
    1:2:2:4:2:1:2:1: CONST 0x555556da6dc0 <e6670> {d141bb} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:2:4:2:1:2:2: VARREF 0x555556f15320 <e12458#> {d141bd} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:2:1:3: CONST 0x555556da6f00 <e6682> {d141bg} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:2:4:2:1:4: ATTROF 0x555556e7e6e0 <e14597#> {d141ba} [VAR_BASE]
    1:2:2:4:2:1:4:1: VARREF 0x555556e30240 <e14596#> {d141at} @dt=0@  NANALOG [RV] <- VAR 0x555556d6a900 <e5222> {d35aw} @dt=0@  NANALOG [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556da9b30 <e6710> {d142al}  NXTAL -> VAR 0x555556d8f380 <e7750> {e19aw} @dt=0@  NXTAL [VSTATIC]  GPARAM
    1:2:2:4:2:1: SELPLUS 0x555556db06e0 <e6709> {d142aw}
    1:2:2:4:2:1:1: VARREF 0x555556f15440 <e12461#> {d142ar} @dt=0@  NXTAL [RV] <- VAR 0x555556d6aa80 <e5259> {d36aw} @dt=0@  NXTAL [VSTATIC]  GPARAM
    1:2:2:4:2:1:2: MUL 0x555556db0790 <e6706> {d142ay} @dt=0x555556c40410@(G/swu32/4)
    1:2:2:4:2:1:2:1: CONST 0x555556da7040 <e6695> {d142ax} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:2:4:2:1:2:2: VARREF 0x555556f15560 <e12464#> {d142az} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:2:1:3: CONST 0x555556da7180 <e6707> {d142bc} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:2:4:2:1:4: ATTROF 0x555556e7e630 <e14600#> {d142aw} [VAR_BASE]
    1:2:2:4:2:1:4:1: VARREF 0x555556e30360 <e14599#> {d142ar} @dt=0@  NXTAL [RV] <- VAR 0x555556d6aa80 <e5259> {d36aw} @dt=0@  NXTAL [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556da9c20 <e6735> {d143al}  NVDDIO -> VAR 0x555556d8f500 <e7787> {e20aw} @dt=0@  NVDDIO [VSTATIC]  GPARAM
    1:2:2:4:2:1: SELPLUS 0x555556db0840 <e6734> {d143ay}
    1:2:2:4:2:1:1: VARREF 0x555556f15680 <e12467#> {d143as} @dt=0@  NVDDIO [RV] <- VAR 0x555556d6ac00 <e5296> {d37aw} @dt=0@  NVDDIO [VSTATIC]  GPARAM
    1:2:2:4:2:1:2: MUL 0x555556db08f0 <e6731> {d143ba} @dt=0x555556c40410@(G/swu32/4)
    1:2:2:4:2:1:2:1: CONST 0x555556da72c0 <e6720> {d143az} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:2:4:2:1:2:2: VARREF 0x555556f157a0 <e12470#> {d143bb} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:2:1:3: CONST 0x555556da7400 <e6732> {d143be} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:2:4:2:1:4: ATTROF 0x555556e7e580 <e14603#> {d143ay} [VAR_BASE]
    1:2:2:4:2:1:4:1: VARREF 0x555556e30480 <e14602#> {d143as} @dt=0@  NVDDIO [RV] <- VAR 0x555556d6ac00 <e5296> {d37aw} @dt=0@  NVDDIO [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556da9d10 <e6760> {d144al}  NVDD -> VAR 0x555556d8f680 <e7824> {e21aw} @dt=0@  NVDD [VSTATIC]  GPARAM
    1:2:2:4:2:1: SELPLUS 0x555556db09a0 <e6759> {d144au}
    1:2:2:4:2:1:1: VARREF 0x555556f158c0 <e12473#> {d144aq} @dt=0@  NVDD [RV] <- VAR 0x555556d6ad80 <e5333> {d38aw} @dt=0@  NVDD [VSTATIC]  GPARAM
    1:2:2:4:2:1:2: MUL 0x555556db0a50 <e6756> {d144aw} @dt=0x555556c40410@(G/swu32/4)
    1:2:2:4:2:1:2:1: CONST 0x555556da7540 <e6745> {d144av} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:2:4:2:1:2:2: VARREF 0x555556f159e0 <e12476#> {d144ax} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:2:1:3: CONST 0x555556da7680 <e6757> {d144ba} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:2:4:2:1:4: ATTROF 0x555556e7e4d0 <e14606#> {d144au} [VAR_BASE]
    1:2:2:4:2:1:4:1: VARREF 0x555556e305a0 <e14605#> {d144aq} @dt=0@  NVDD [RV] <- VAR 0x555556d6ad80 <e5333> {d38aw} @dt=0@  NVDD [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556da9e00 <e6785> {d145al}  NGND -> VAR 0x555556d8f800 <e7861> {e22aw} @dt=0@  NGND [VSTATIC]  GPARAM
    1:2:2:4:2:1: SELPLUS 0x555556db0b00 <e6784> {d145au}
    1:2:2:4:2:1:1: VARREF 0x555556f15b00 <e12479#> {d145aq} @dt=0@  NGND [RV] <- VAR 0x555556d6af00 <e5370> {d39aw} @dt=0@  NGND [VSTATIC]  GPARAM
    1:2:2:4:2:1:2: MUL 0x555556db0bb0 <e6781> {d145aw} @dt=0x555556c40410@(G/swu32/4)
    1:2:2:4:2:1:2:1: CONST 0x555556da77c0 <e6770> {d145av} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:2:4:2:1:2:2: VARREF 0x555556f15c20 <e12482#> {d145ax} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:2:1:3: CONST 0x555556da7900 <e6782> {d145ba} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:2:4:2:1:4: ATTROF 0x555556e7e420 <e14609#> {d145au} [VAR_BASE]
    1:2:2:4:2:1:4:1: VARREF 0x555556e306c0 <e14608#> {d145aq} @dt=0@  NGND [RV] <- VAR 0x555556d6af00 <e5370> {d39aw} @dt=0@  NGND [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556da9ef0 <e6810> {d146al}  NCLAMP -> VAR 0x555556d8f980 <e7898> {e23aw} @dt=0@  NCLAMP [VSTATIC]  GPARAM
    1:2:2:4:2:1: SELPLUS 0x555556db0c60 <e6809> {d146ay}
    1:2:2:4:2:1:1: VARREF 0x555556f15d40 <e12485#> {d146as} @dt=0@  NCLAMP [RV] <- VAR 0x555556d6b080 <e5407> {d40aw} @dt=0@  NCLAMP [VSTATIC]  GPARAM
    1:2:2:4:2:1:2: MUL 0x555556db0d10 <e6806> {d146ba} @dt=0x555556c40410@(G/swu32/4)
    1:2:2:4:2:1:2:1: CONST 0x555556da7a40 <e6795> {d146az} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:2:4:2:1:2:2: VARREF 0x555556f15e60 <e12488#> {d146bb} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:2:1:3: CONST 0x555556da7b80 <e6807> {d146be} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2:2:4:2:1:4: ATTROF 0x555556e7f600 <e14612#> {d146ay} [VAR_BASE]
    1:2:2:4:2:1:4:1: VARREF 0x555556e307e0 <e14611#> {d146as} @dt=0@  NCLAMP [RV] <- VAR 0x555556d6b080 <e5407> {d40aw} @dt=0@  NCLAMP [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556db4000 <e6814> {d147al}  CFGW -> VAR 0x555556d8fb00 <e7935> {e24aw} @dt=0@  CFGW [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f16000 <e12491#> {d147aq} @dt=0@  CFGW [RV] <- VAR 0x555556d1de00 <e4963> {d27ax} @dt=0@  CFGW [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556db40f0 <e6818> {d148al}  RINGW -> VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f16120 <e12494#> {d148ar} @dt=0@  RINGW [RV] <- VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556db41e0 <e6822> {d149al}  ENPOC -> VAR 0x555556d8fe00 <e8009> {e26aw} @dt=0@  ENPOC [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f16240 <e12497#> {d149ar} @dt=0@  ENPOC [RV] <- VAR 0x555556d6a480 <e5111> {d31ax} @dt=0@  ENPOC [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556db42d0 <e6826> {d150al}  IOTYPE -> VAR 0x555556dec000 <e8026> {e28ap} @dt=0@  IOTYPE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f16360 <e12500#> {d150as} @dt=0@  IOTYPE [RV] <- VAR 0x555556d6b200 <e5424> {d42ap} @dt=0@  IOTYPE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556db43c0 <e6830> {d151al}  ANALOGTYPE -> VAR 0x555556dec300 <e8050> {e30ap} @dt=0@  ANALOGTYPE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f16480 <e12503#> {d151aw} @dt=0@  ANALOGTYPE [RV] <- VAR 0x555556d6b500 <e5448> {d44ap} @dt=0@  ANALOGTYPE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556db44b0 <e6834> {d152al}  XTALTYPE -> VAR 0x555556dec180 <e8038> {e29ap} @dt=0@  XTALTYPE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f165a0 <e12506#> {d152au} @dt=0@  XTALTYPE [RV] <- VAR 0x555556d6b380 <e5436> {d43ap} @dt=0@  XTALTYPE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556db45a0 <e6838> {d153al}  POCTYPE -> VAR 0x555556dec480 <e8062> {e31ap} @dt=0@  POCTYPE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f166c0 <e12509#> {d153at} @dt=0@  POCTYPE [RV] <- VAR 0x555556d6b680 <e5460> {d45ap} @dt=0@  POCTYPE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556db4690 <e6842> {d154al}  VDDTYPE -> VAR 0x555556dec600 <e8074> {e32ap} @dt=0@  VDDTYPE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f167e0 <e12512#> {d154at} @dt=0@  VDDTYPE [RV] <- VAR 0x555556d6b800 <e5472> {d46ap} @dt=0@  VDDTYPE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556db4780 <e6846> {d155al}  VDDIOTYPE -> VAR 0x555556dec780 <e8086> {e33ap} @dt=0@  VDDIOTYPE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f16900 <e12515#> {d155av} @dt=0@  VDDIOTYPE [RV] <- VAR 0x555556d6b980 <e5484> {d47ap} @dt=0@  VDDIOTYPE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556db4870 <e6850> {d156al}  VSSIOTYPE -> VAR 0x555556dec900 <e8098> {e34ap} @dt=0@  VSSIOTYPE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f16a20 <e12518#> {d156av} @dt=0@  VSSIOTYPE [RV] <- VAR 0x555556d6bb00 <e5496> {d48ap} @dt=0@  VSSIOTYPE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556db4960 <e6854> {d157al}  VSSTYPE -> VAR 0x555556deca80 <e8110> {e35ap} @dt=0@  VSSTYPE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f16b40 <e12521#> {d157at} @dt=0@  VSSTYPE [RV] <- VAR 0x555556d6bc80 <e5508> {d49ap} @dt=0@  VSSTYPE [VSTATIC]  GPARAM
    1:2: BEGIN 0x555556c5a9a0 <e7304> {d186ae}  ila_iocut [GEN] [GENFOR] [IMPLIED]
    1:2:2: GENFOR 0x555556db1b80 <e7300> {d186ae}
    1:2:2:1: ASSIGN 0x555556db0e70 <e7131> {d186aj} @dt=0@
    1:2:2:1:1: CONST 0x555556da7e00 <e7132> {d186ak} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2: VARREF 0x555556c3a7e0 <e7133> {d186ai} @dt=0@  i [LV] => VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:2: LT 0x555556db0fd0 <e7301> {d186an} @dt=0x555556d944e0@(G/w1)
    1:2:2:2:1: VARREF 0x555556f16c60 <e12524#> {d186am} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:2:2: SUB 0x555556db0f20 <e7147> {d186aw} @dt=0@
    1:2:2:2:2:1: VARREF 0x555556f16d80 <e12527#> {d186ao} @dt=0@  SECTIONS [RV] <- VAR 0x555556d1dc80 <e4926> {d26ax} @dt=0@  SECTIONS [VSTATIC]  GPARAM
    1:2:2:2:2:2: CONST 0x555556db6000 <e7144> {d186ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:3: ASSIGN 0x555556db1130 <e7160> {d186ba} @dt=0@
    1:2:2:3:1: ADD 0x555556db1080 <e7161> {d186bc} @dt=0@
    1:2:2:3:1:1: VARREF 0x555556f16ea0 <e12530#> {d186bb} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:3:1:2: CONST 0x555556db6140 <e7159> {d186bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:3:2: VARREF 0x555556c3a900 <e7162> {d186az} @dt=0@  i [LV] => VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4: CELL 0x555556db68c0 <e7298> {d191ac}  i0 -> MODULE 0x555556c3be60 <e11084> {g10ai}  la_iocut  L4 [LIB] [1ps]
    1:2:2:4:1: PIN 0x555556db4d20 <e7175> {d191ag}  vss -> VAR 0x555556e01680 <e9765> {g18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f16fc0 <e12533#> {d191ap} @dt=0@  vss [LV] => VAR 0x555556d7a000 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556db4e10 <e7184> {d192ag}  vddl -> VAR 0x555556e01800 <e9771> {g20as} @dt=0@  vddl INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556db11e0 <e7183> {d192as}
    1:2:2:4:1:1:1: VARREF 0x555556f170e0 <e12536#> {d192ap} @dt=0@  vdd [LV] => VAR 0x555556d8e000 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:2:4:1:1:2: VARREF 0x555556f17200 <e12539#> {d192at} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e7f6b0 <e14615#> {d192as} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e30900 <e14614#> {d192ap} @dt=0@  vdd [RV] <- VAR 0x555556d8e000 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:2:4:1: PIN 0x555556db4f00 <e7192> {d193ag}  vddiol -> VAR 0x555556e01980 <e9778> {g21as} @dt=0@  vddiol INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556db1290 <e7191> {d193au}
    1:2:2:4:1:1:1: VARREF 0x555556f17320 <e12542#> {d193ap} @dt=0@  vddio [LV] => VAR 0x555556d8e180 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:2:4:1:1:2: VARREF 0x555556f17440 <e12545#> {d193av} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e7f760 <e14618#> {d193au} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e30a20 <e14617#> {d193ap} @dt=0@  vddio [RV] <- VAR 0x555556d8e180 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:2:4:1: PIN 0x555556db4ff0 <e7200> {d194ag}  vssiol -> VAR 0x555556e01b00 <e9785> {g22as} @dt=0@  vssiol INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556db1340 <e7199> {d194au}
    1:2:2:4:1:1:1: VARREF 0x555556f17560 <e12548#> {d194ap} @dt=0@  vssio [LV] => VAR 0x555556d8e300 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:2:4:1:1:2: VARREF 0x555556f17680 <e12551#> {d194av} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e7f810 <e14621#> {d194au} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e30b40 <e14620#> {d194ap} @dt=0@  vssio [RV] <- VAR 0x555556d8e300 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:2:4:1: PIN 0x555556db50e0 <e7214> {d195ag}  ioringl -> VAR 0x555556e01c80 <e9816> {g23ax} @dt=0@  ioringl INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELPLUS 0x555556db14a0 <e7213> {d195av}
    1:2:2:4:1:1:1: VARREF 0x555556f177a0 <e12554#> {d195ap} @dt=0@  ioring [LV] => VAR 0x555556d8e480 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:2:4:1:1:2: MUL 0x555556db13f0 <e7210> {d195ax} @dt=0@
    1:2:2:4:1:1:2:1: VARREF 0x555556f178c0 <e12557#> {d195aw} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:2:2: VARREF 0x555556f179e0 <e12560#> {d195ay} @dt=0@  RINGW [RV] <- VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:1:1:3: VARREF 0x555556f17b00 <e12563#> {d195bf} @dt=0@  RINGW [RV] <- VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:1:1:4: ATTROF 0x555556e7f8c0 <e14624#> {d195av} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e30c60 <e14623#> {d195ap} @dt=0@  ioring [RV] <- VAR 0x555556d8e480 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:2:4:1: PIN 0x555556db51d0 <e7231> {d196ag}  vddr -> VAR 0x555556e01e00 <e9830> {g25as} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556db1600 <e7230> {d196as}
    1:2:2:4:1:1:1: VARREF 0x555556f17c20 <e12566#> {d196ap} @dt=0@  vdd [LV] => VAR 0x555556d8e000 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:2:4:1:1:2: ADD 0x555556db1550 <e7228> {d196au} @dt=0@
    1:2:2:4:1:1:2:1: VARREF 0x555556f17d40 <e12569#> {d196at} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:2:2: CONST 0x555556db63c0 <e7225> {d196av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:4:1:1:4: ATTROF 0x555556e7f970 <e14627#> {d196as} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e30d80 <e14626#> {d196ap} @dt=0@  vdd [RV] <- VAR 0x555556d8e000 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:2:4:1: PIN 0x555556db52c0 <e7248> {d197ag}  vddior -> VAR 0x555556c9e000 <e9837> {g26as} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556db1760 <e7247> {d197au}
    1:2:2:4:1:1:1: VARREF 0x555556f17e60 <e12572#> {d197ap} @dt=0@  vddio [LV] => VAR 0x555556d8e180 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:2:4:1:1:2: ADD 0x555556db16b0 <e7245> {d197aw} @dt=0@
    1:2:2:4:1:1:2:1: VARREF 0x555556f18000 <e12575#> {d197av} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:2:2: CONST 0x555556db6500 <e7242> {d197ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:4:1:1:4: ATTROF 0x555556e7fa20 <e14630#> {d197au} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e30ea0 <e14629#> {d197ap} @dt=0@  vddio [RV] <- VAR 0x555556d8e180 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:2:4:1: PIN 0x555556db53b0 <e7265> {d198ag}  vssior -> VAR 0x555556c9e180 <e9844> {g27as} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556db18c0 <e7264> {d198au}
    1:2:2:4:1:1:1: VARREF 0x555556f18120 <e12578#> {d198ap} @dt=0@  vssio [LV] => VAR 0x555556d8e300 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:2:4:1:1:2: ADD 0x555556db1810 <e7262> {d198aw} @dt=0@
    1:2:2:4:1:1:2:1: VARREF 0x555556f18240 <e12581#> {d198av} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:2:2: CONST 0x555556db6640 <e7259> {d198ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:4:1:1:4: ATTROF 0x555556e7fad0 <e14633#> {d198au} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e30fc0 <e14632#> {d198ap} @dt=0@  vssio [RV] <- VAR 0x555556d8e300 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:2:4:1: PIN 0x555556db54a0 <e7288> {d199ag}  ioringr -> VAR 0x555556c9e300 <e9875> {g28ax} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELPLUS 0x555556db1ad0 <e7287> {d199av}
    1:2:2:4:1:1:1: VARREF 0x555556f18360 <e12584#> {d199ap} @dt=0@  ioring [LV] => VAR 0x555556d8e480 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:2:4:1:1:2: MUL 0x555556db1a20 <e7284> {d199bb} @dt=0@
    1:2:2:4:1:1:2:1: ADD 0x555556db1970 <e7279> {d199ay} @dt=0@
    1:2:2:4:1:1:2:1:1: VARREF 0x555556f18480 <e12587#> {d199ax} @dt=0@  i [RV] <- VAR 0x555556d7b680 <e7569> {d72at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:2:1:2: CONST 0x555556db6780 <e7276> {d199az} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:4:1:1:2:2: VARREF 0x555556f185a0 <e12590#> {d199bc} @dt=0@  RINGW [RV] <- VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:1:1:3: VARREF 0x555556f186c0 <e12593#> {d199bj} @dt=0@  RINGW [RV] <- VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:1:1:4: ATTROF 0x555556e7fb80 <e14636#> {d199av} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e310e0 <e14635#> {d199ap} @dt=0@  ioring [RV] <- VAR 0x555556d8e480 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:2:4:2: PIN 0x555556db5590 <e7164> {d188ao}  SIDE -> VAR 0x555556e01380 <e9747> {g13ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f187e0 <e12596#> {d188at} @dt=0@  SIDE [RV] <- VAR 0x555556d1d980 <e4850> {d24ax} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556db5680 <e7169> {d189ah}  TYPE -> VAR 0x555556e01200 <e9733> {g12ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f18900 <e12599#> {d189am} @dt=0@  IOTYPE [RV] <- VAR 0x555556d6b200 <e5424> {d42ap} @dt=0@  IOTYPE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556db5770 <e7173> {d190ah}  RINGW -> VAR 0x555556e01500 <e9759> {g14ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f18a20 <e12602#> {d190an} @dt=0@  RINGW [RV] <- VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2: GENIF 0x555556dc4160 <e7430> {d203ae}
    1:2:1: VARREF 0x555556f18b40 <e12605#> {d203ai} @dt=0@  ENLCUT [RV] <- VAR 0x555556d6a300 <e5074> {d30ax} @dt=0@  ENLCUT [VSTATIC]  GPARAM
    1:2:2: BEGIN 0x555556c5aa80 <e7427> {d204an}  ila_ioleftcut [GEN]
    1:2:2:1: CELL 0x555556db72c0 <e7419> {d208ac}  i0 -> MODULE 0x555556c3be60 <e11084> {g10ai}  la_iocut  L4 [LIB] [1ps]
    1:2:2:1:1: PIN 0x555556db5b30 <e7318> {d208ag}  vss -> VAR 0x555556e01680 <e9765> {g18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: VARREF 0x555556f18c60 <e12608#> {d208ap} @dt=0@  vss [LV] => VAR 0x555556d7a000 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:1:1: PIN 0x555556db5c20 <e7323> {d209ag}  vddl -> VAR 0x555556e01800 <e9771> {g20as} @dt=0@  vddl INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: VARREF 0x555556f18d80 <e12611#> {d209ap} @dt=0@  vddl [LV] => VAR 0x555556d7b980 <e6026> {d80ay} @dt=0@  vddl [VSTATIC]  WIRE
    1:2:2:1:1: PIN 0x555556db5d10 <e7327> {d210ag}  vddiol -> VAR 0x555556e01980 <e9778> {g21as} @dt=0@  vddiol INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: VARREF 0x555556f18ea0 <e12614#> {d210ap} @dt=0@  vddiol [LV] => VAR 0x555556d7bb00 <e6033> {d81ay} @dt=0@  vddiol [VSTATIC]  WIRE
    1:2:2:1:1: PIN 0x555556db5e00 <e7331> {d211ag}  vssiol -> VAR 0x555556e01b00 <e9785> {g22as} @dt=0@  vssiol INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: VARREF 0x555556f18fc0 <e12617#> {d211ap} @dt=0@  vssiol [LV] => VAR 0x555556d7bc80 <e6040> {d82ay} @dt=0@  vssiol [VSTATIC]  WIRE
    1:2:2:1:1: PIN 0x555556db5ef0 <e7355> {d212ag}  ioringl -> VAR 0x555556e01c80 <e9816> {g23ax} @dt=0@  ioringl INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: SELEXTRACT 0x555556db1ce0 <e7354> {d212aw}
    1:2:2:1:1:1:1: VARREF 0x555556f190e0 <e12620#> {d212ap} @dt=0@  ioringl [LV] => VAR 0x555556d7be00 <e6067> {d83bf} @dt=0@  ioringl [VSTATIC]  WIRE
    1:2:2:1:1:1:2: SUB 0x555556db1c30 <e7351> {d212bc} @dt=0@
    1:2:2:1:1:1:2:1: VARREF 0x555556f19200 <e12623#> {d212ax} @dt=0@  RINGW [RV] <- VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:1:1:1:2:2: CONST 0x555556db6a00 <e7342> {d212bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:1:1:1:3: CONST 0x555556db6b40 <e7352> {d212bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:4: ATTROF 0x555556e7fc30 <e14639#> {d212aw} [VAR_BASE]
    1:2:2:1:1:1:4:1: VARREF 0x555556e31200 <e14638#> {d212ap} @dt=0@  ioringl [RV] <- VAR 0x555556d7be00 <e6067> {d83bf} @dt=0@  ioringl [VSTATIC]  WIRE
    1:2:2:1:1: PIN 0x555556dc0000 <e7368> {d213ag}  vddr -> VAR 0x555556e01e00 <e9830> {g25as} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: SELBIT 0x555556db1d90 <e7367> {d213as}
    1:2:2:1:1:1:1: VARREF 0x555556f19320 <e12626#> {d213ap} @dt=0@  vdd [LV] => VAR 0x555556d8e000 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:2:1:1:1:2: CONST 0x555556db6c80 <e7365> {d213at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:4: ATTROF 0x555556e7fce0 <e14642#> {d213as} [VAR_BASE]
    1:2:2:1:1:1:4:1: VARREF 0x555556e31320 <e14641#> {d213ap} @dt=0@  vdd [RV] <- VAR 0x555556d8e000 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:2:1:1: PIN 0x555556dc00f0 <e7381> {d214ag}  vddior -> VAR 0x555556c9e000 <e9837> {g26as} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: SELBIT 0x555556db1e40 <e7380> {d214au}
    1:2:2:1:1:1:1: VARREF 0x555556f19440 <e12629#> {d214ap} @dt=0@  vddio [LV] => VAR 0x555556d8e180 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:2:1:1:1:2: CONST 0x555556db6dc0 <e7378> {d214av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:4: ATTROF 0x555556e7fd90 <e14645#> {d214au} [VAR_BASE]
    1:2:2:1:1:1:4:1: VARREF 0x555556e31440 <e14644#> {d214ap} @dt=0@  vddio [RV] <- VAR 0x555556d8e180 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:2:1:1: PIN 0x555556dc01e0 <e7394> {d215ag}  vssior -> VAR 0x555556c9e180 <e9844> {g27as} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: SELBIT 0x555556db1ef0 <e7393> {d215au}
    1:2:2:1:1:1:1: VARREF 0x555556f19560 <e12632#> {d215ap} @dt=0@  vssio [LV] => VAR 0x555556d8e300 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:2:1:1:1:2: CONST 0x555556db6f00 <e7391> {d215av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:4: ATTROF 0x555556e7fe40 <e14648#> {d215au} [VAR_BASE]
    1:2:2:1:1:1:4:1: VARREF 0x555556e31560 <e14647#> {d215ap} @dt=0@  vssio [RV] <- VAR 0x555556d8e300 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:2:1:1: PIN 0x555556dc02d0 <e7418> {d216ag}  ioringr -> VAR 0x555556c9e300 <e9875> {g28ax} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: SELEXTRACT 0x555556dc40b0 <e7417> {d216av}
    1:2:2:1:1:1:1: VARREF 0x555556f19680 <e12635#> {d216ap} @dt=0@  ioring [LV] => VAR 0x555556d8e480 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:2:1:1:1:2: SUB 0x555556dc4000 <e7414> {d216bb} @dt=0@
    1:2:2:1:1:1:2:1: VARREF 0x555556f197a0 <e12638#> {d216aw} @dt=0@  RINGW [RV] <- VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:1:1:1:2:2: CONST 0x555556db7040 <e7405> {d216bc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:1:1:1:3: CONST 0x555556db7180 <e7415> {d216be} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:4: ATTROF 0x555556e7fef0 <e14651#> {d216av} [VAR_BASE]
    1:2:2:1:1:1:4:1: VARREF 0x555556e31680 <e14650#> {d216ap} @dt=0@  ioring [RV] <- VAR 0x555556d8e480 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:2:1:2: PIN 0x555556dc03c0 <e7307> {d205ao}  SIDE -> VAR 0x555556e01380 <e9747> {g13ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:1:2:1: VARREF 0x555556f198c0 <e12641#> {d205at} @dt=0@  SIDE [RV] <- VAR 0x555556d1d980 <e4850> {d24ax} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:1:2: PIN 0x555556dc04b0 <e7312> {d206ah}  TYPE -> VAR 0x555556e01200 <e9733> {g12ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:2:1:2:1: VARREF 0x555556f199e0 <e12644#> {d206am} @dt=0@  IOTYPE [RV] <- VAR 0x555556d6b200 <e5424> {d42ap} @dt=0@  IOTYPE [VSTATIC]  GPARAM
    1:2:2:1:2: PIN 0x555556dc05a0 <e7316> {d207ah}  RINGW -> VAR 0x555556e01500 <e9759> {g14ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:1:2:1: VARREF 0x555556f19b00 <e12647#> {d207an} @dt=0@  RINGW [RV] <- VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2: GENIF 0x555556dc49a0 <e7567> {d220ae}
    1:2:1: VARREF 0x555556f19c20 <e12650#> {d220ai} @dt=0@  ENRCUT [RV] <- VAR 0x555556d6a180 <e5037> {d29ax} @dt=0@  ENRCUT [VSTATIC]  GPARAM
    1:2:2: BEGIN 0x555556c5ab60 <e7564> {d221an}  ila_iorightcut [GEN]
    1:2:2:1: CELL 0x555556db7b80 <e7556> {d225ac}  i0 -> MODULE 0x555556c3be60 <e11084> {g10ai}  la_iocut  L4 [LIB] [1ps]
    1:2:2:1:1: PIN 0x555556dc0960 <e7444> {d225ag}  vss -> VAR 0x555556e01680 <e9765> {g18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: VARREF 0x555556f19d40 <e12653#> {d225ap} @dt=0@  vss [LV] => VAR 0x555556d7a000 <e5551> {d53au} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:1:1: PIN 0x555556dc0a50 <e7462> {d226ag}  vddl -> VAR 0x555556e01800 <e9771> {g20as} @dt=0@  vddl INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: SELBIT 0x555556dc42c0 <e7461> {d226as}
    1:2:2:1:1:1:1: VARREF 0x555556f19e60 <e12656#> {d226ap} @dt=0@  vdd [LV] => VAR 0x555556d8e000 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:2:1:1:1:2: SUB 0x555556dc4210 <e7459> {d226bb} @dt=0@
    1:2:2:1:1:1:2:1: VARREF 0x555556f1a000 <e12659#> {d226at} @dt=0@  SECTIONS [RV] <- VAR 0x555556d1dc80 <e4926> {d26ax} @dt=0@  SECTIONS [VSTATIC]  GPARAM
    1:2:2:1:1:1:2:2: CONST 0x555556db7400 <e7456> {d226bc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:1:1:1:4: ATTROF 0x555556e92000 <e14654#> {d226as} [VAR_BASE]
    1:2:2:1:1:1:4:1: VARREF 0x555556e317a0 <e14653#> {d226ap} @dt=0@  vdd [RV] <- VAR 0x555556d8e000 <e6099> {d85bf} @dt=0@  vdd [VSTATIC]  WIRE
    1:2:2:1:1: PIN 0x555556dc0b40 <e7479> {d227ag}  vddiol -> VAR 0x555556e01980 <e9778> {g21as} @dt=0@  vddiol INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: SELBIT 0x555556dc4420 <e7478> {d227au}
    1:2:2:1:1:1:1: VARREF 0x555556f1a120 <e12662#> {d227ap} @dt=0@  vddio [LV] => VAR 0x555556d8e180 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:2:1:1:1:2: SUB 0x555556dc4370 <e7476> {d227bd} @dt=0@
    1:2:2:1:1:1:2:1: VARREF 0x555556f1a240 <e12665#> {d227av} @dt=0@  SECTIONS [RV] <- VAR 0x555556d1dc80 <e4926> {d26ax} @dt=0@  SECTIONS [VSTATIC]  GPARAM
    1:2:2:1:1:1:2:2: CONST 0x555556db7540 <e7473> {d227be} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:1:1:1:4: ATTROF 0x555556e920b0 <e14657#> {d227au} [VAR_BASE]
    1:2:2:1:1:1:4:1: VARREF 0x555556e318c0 <e14656#> {d227ap} @dt=0@  vddio [RV] <- VAR 0x555556d8e180 <e6131> {d86bf} @dt=0@  vddio [VSTATIC]  WIRE
    1:2:2:1:1: PIN 0x555556dc0c30 <e7496> {d228ag}  vssiol -> VAR 0x555556e01b00 <e9785> {g22as} @dt=0@  vssiol INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: SELBIT 0x555556dc4580 <e7495> {d228au}
    1:2:2:1:1:1:1: VARREF 0x555556f1a360 <e12668#> {d228ap} @dt=0@  vssio [LV] => VAR 0x555556d8e300 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:2:1:1:1:2: SUB 0x555556dc44d0 <e7493> {d228bd} @dt=0@
    1:2:2:1:1:1:2:1: VARREF 0x555556f1a480 <e12671#> {d228av} @dt=0@  SECTIONS [RV] <- VAR 0x555556d1dc80 <e4926> {d26ax} @dt=0@  SECTIONS [VSTATIC]  GPARAM
    1:2:2:1:1:1:2:2: CONST 0x555556db7680 <e7490> {d228be} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:1:1:1:4: ATTROF 0x555556e92160 <e14660#> {d228au} [VAR_BASE]
    1:2:2:1:1:1:4:1: VARREF 0x555556e319e0 <e14659#> {d228ap} @dt=0@  vssio [RV] <- VAR 0x555556d8e300 <e6163> {d87bf} @dt=0@  vssio [VSTATIC]  WIRE
    1:2:2:1:1: PIN 0x555556dc0d20 <e7519> {d229ag}  ioringl -> VAR 0x555556e01c80 <e9816> {g23ax} @dt=0@  ioringl INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: SELPLUS 0x555556dc4790 <e7518> {d229av}
    1:2:2:1:1:1:1: VARREF 0x555556f1a5a0 <e12674#> {d229ap} @dt=0@  ioring [LV] => VAR 0x555556d8e480 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:2:1:1:1:2: MUL 0x555556dc46e0 <e7515> {d229bi} @dt=0@
    1:2:2:1:1:1:2:1: SUB 0x555556dc4630 <e7510> {d229bf} @dt=0@
    1:2:2:1:1:1:2:1:1: VARREF 0x555556f1a6c0 <e12677#> {d229ax} @dt=0@  SECTIONS [RV] <- VAR 0x555556d1dc80 <e4926> {d26ax} @dt=0@  SECTIONS [VSTATIC]  GPARAM
    1:2:2:1:1:1:2:1:2: CONST 0x555556db77c0 <e7507> {d229bg} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:1:1:1:2:2: VARREF 0x555556f1a7e0 <e12680#> {d229bj} @dt=0@  RINGW [RV] <- VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:1:1:1:3: VARREF 0x555556f1a900 <e12683#> {d229bq} @dt=0@  RINGW [RV] <- VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:1:1:1:4: ATTROF 0x555556e92210 <e14663#> {d229av} [VAR_BASE]
    1:2:2:1:1:1:4:1: VARREF 0x555556e31b00 <e14662#> {d229ap} @dt=0@  ioring [RV] <- VAR 0x555556d8e480 <e6199> {d88bf} @dt=0@  ioring [VSTATIC]  WIRE
    1:2:2:1:1: PIN 0x555556dc0e10 <e7523> {d230ag}  vddr -> VAR 0x555556e01e00 <e9830> {g25as} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: VARREF 0x555556f1aa20 <e12686#> {d230ap} @dt=0@  vddr [LV] => VAR 0x555556d7b080 <e5955> {d66au} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:2:1:1: PIN 0x555556dc0f00 <e7527> {d231ag}  vddior -> VAR 0x555556c9e000 <e9837> {g26as} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: VARREF 0x555556f1ab40 <e12689#> {d231ap} @dt=0@  vddior [LV] => VAR 0x555556d7b200 <e5962> {d67au} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:2:1:1: PIN 0x555556dc0ff0 <e7531> {d232ag}  vssior -> VAR 0x555556c9e180 <e9844> {g27as} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: VARREF 0x555556f1ac60 <e12692#> {d232ap} @dt=0@  vssior [LV] => VAR 0x555556d7b380 <e5969> {d68au} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:2:1:1: PIN 0x555556dc10e0 <e7555> {d233ag}  ioringr -> VAR 0x555556c9e300 <e9875> {g28ax} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: SELEXTRACT 0x555556dc48f0 <e7554> {d233aw}
    1:2:2:1:1:1:1: VARREF 0x555556f1ad80 <e12695#> {d233ap} @dt=0@  ioringr [LV] => VAR 0x555556d7b500 <e6000> {d69bf} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:2:1:1:1:2: SUB 0x555556dc4840 <e7551> {d233bc} @dt=0@
    1:2:2:1:1:1:2:1: VARREF 0x555556f1aea0 <e12698#> {d233ax} @dt=0@  RINGW [RV] <- VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:1:1:1:2:2: CONST 0x555556db7900 <e7542> {d233bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:1:1:1:3: CONST 0x555556db7a40 <e7552> {d233bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:4: ATTROF 0x555556e922c0 <e14666#> {d233aw} [VAR_BASE]
    1:2:2:1:1:1:4:1: VARREF 0x555556e31c20 <e14665#> {d233ap} @dt=0@  ioringr [RV] <- VAR 0x555556d7b500 <e6000> {d69bf} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:2:1:2: PIN 0x555556dc11d0 <e7433> {d222ao}  SIDE -> VAR 0x555556e01380 <e9747> {g13ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:1:2:1: VARREF 0x555556f1afc0 <e12701#> {d222at} @dt=0@  SIDE [RV] <- VAR 0x555556d1d980 <e4850> {d24ax} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:1:2: PIN 0x555556dc12c0 <e7438> {d223ah}  TYPE -> VAR 0x555556e01200 <e9733> {g12ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:2:1:2:1: VARREF 0x555556f1b0e0 <e12704#> {d223am} @dt=0@  IOTYPE [RV] <- VAR 0x555556d6b200 <e5424> {d42ap} @dt=0@  IOTYPE [VSTATIC]  GPARAM
    1:2:2:1:2: PIN 0x555556dc13b0 <e7442> {d224ah}  RINGW -> VAR 0x555556e01500 <e9759> {g14ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:1:2:1: VARREF 0x555556f1b200 <e12707#> {d224an} @dt=0@  RINGW [RV] <- VAR 0x555556d6a000 <e5000> {d28ax} @dt=0@  RINGW [VSTATIC]  GPARAM
    1: MODULE 0x555556c3aa20 <e11082> {e14ai}  la_iosection  L4 [1ps]
    1:2: VAR 0x555556d8ed80 <e7600> {e15aw} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556dca680 <e7601> {e15ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556dc4b00 <e7593> {e15ap}
    1:2:1:1:2: CONST 0x555556de43c0 <e7585> {e15aq} @dt=0x555556c40410@(G/swu32/4)  ?32?shf
    1:2:1:1:3: CONST 0x555556de4500 <e7586> {e15at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556de4280 <e7602> {e15bi} @dt=0x555556d23520@(G/w16)  16'h4e4f
    1:2: VAR 0x555556d8ef00 <e7639> {e16aw} @dt=0@  N [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556dcab60 <e7637> {e16ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556dc4c60 <e7629> {e16ap}
    1:2:1:1:2: CONST 0x555556de4a00 <e7621> {e16aq} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh7
    1:2:1:1:3: CONST 0x555556de4b40 <e7622> {e16as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556de48c0 <e7638> {e16bi} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2: VAR 0x555556d8f080 <e7676> {e17aw} @dt=0@  NGPIO [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556dcb040 <e7674> {e17ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556dc4dc0 <e7666> {e17ap}
    1:2:1:1:2: CONST 0x555556de5040 <e7658> {e17aq} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh7
    1:2:1:1:3: CONST 0x555556de5180 <e7659> {e17as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556de4f00 <e7675> {e17bi} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2: VAR 0x555556d8f200 <e7713> {e18aw} @dt=0@  NANALOG [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556dcb520 <e7711> {e18ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556dc4f20 <e7703> {e18ap}
    1:2:1:1:2: CONST 0x555556de5680 <e7695> {e18aq} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh7
    1:2:1:1:3: CONST 0x555556de57c0 <e7696> {e18as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556de5540 <e7712> {e18bi} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d8f380 <e7750> {e19aw} @dt=0@  NXTAL [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556dcba00 <e7748> {e19ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556dc5080 <e7740> {e19ap}
    1:2:1:1:2: CONST 0x555556de5cc0 <e7732> {e19aq} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh7
    1:2:1:1:3: CONST 0x555556de5e00 <e7733> {e19as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556de5b80 <e7749> {e19bi} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556d8f500 <e7787> {e20aw} @dt=0@  NVDDIO [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556dcbee0 <e7785> {e20ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556dc51e0 <e7777> {e20ap}
    1:2:1:1:2: CONST 0x555556de63c0 <e7769> {e20aq} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh7
    1:2:1:1:3: CONST 0x555556de6500 <e7770> {e20as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556de6280 <e7786> {e20bi} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2: VAR 0x555556d8f680 <e7824> {e21aw} @dt=0@  NVDD [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556de8410 <e7822> {e21ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556dc5340 <e7814> {e21ap}
    1:2:1:1:2: CONST 0x555556de6a00 <e7806> {e21aq} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh7
    1:2:1:1:3: CONST 0x555556de6b40 <e7807> {e21as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556de68c0 <e7823> {e21bi} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2: VAR 0x555556d8f800 <e7861> {e22aw} @dt=0@  NGND [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556de88f0 <e7859> {e22ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556dc54a0 <e7851> {e22ap}
    1:2:1:1:2: CONST 0x555556de7040 <e7843> {e22aq} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh7
    1:2:1:1:3: CONST 0x555556de7180 <e7844> {e22as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556de6f00 <e7860> {e22bi} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2: VAR 0x555556d8f980 <e7898> {e23aw} @dt=0@  NCLAMP [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556de8dd0 <e7896> {e23ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556dc5600 <e7888> {e23ap}
    1:2:1:1:2: CONST 0x555556de7680 <e7880> {e23aq} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh7
    1:2:1:1:3: CONST 0x555556de77c0 <e7881> {e23as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556de7540 <e7897> {e23bi} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2: VAR 0x555556d8fb00 <e7935> {e24aw} @dt=0@  CFGW [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556de92b0 <e7933> {e24ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556dc5760 <e7925> {e24ap}
    1:2:1:1:2: CONST 0x555556de7cc0 <e7917> {e24aq} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh4
    1:2:1:1:3: CONST 0x555556de7e00 <e7918> {e24as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556de7b80 <e7934> {e24bi} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2: VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556de9790 <e7970> {e25ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556dc58c0 <e7962> {e25ap}
    1:2:1:1:2: CONST 0x555556dea3c0 <e7954> {e25aq} @dt=0x555556c400d0@(G/swu32/3)  ?32?sh4
    1:2:1:1:3: CONST 0x555556dea500 <e7955> {e25as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556dea280 <e7971> {e25bi} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2: VAR 0x555556d8fe00 <e8009> {e26aw} @dt=0@  ENPOC [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556de9c70 <e8007> {e26ap} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556dc5a20 <e7999> {e26ap}
    1:2:1:1:2: CONST 0x555556deaa00 <e7991> {e26aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:1:1:3: CONST 0x555556deab40 <e7992> {e26as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:3: CONST 0x555556dea8c0 <e8008> {e26bi} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2: VAR 0x555556dec000 <e8026> {e28ap} @dt=0@  IOTYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556de9e10 <e8024> {e28ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556deac80 <e8025> {e28bc} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556dec180 <e8038> {e29ap} @dt=0@  XTALTYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556dee000 <e8036> {e29ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556deadc0 <e8037> {e29bc} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556dec300 <e8050> {e30ap} @dt=0@  ANALOGTYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556dee1a0 <e8048> {e30ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556deaf00 <e8049> {e30bc} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556dec480 <e8062> {e31ap} @dt=0@  POCTYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556dee340 <e8060> {e31ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556deb040 <e8061> {e31bc} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556dec600 <e8074> {e32ap} @dt=0@  VDDTYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556dee4e0 <e8072> {e32ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556deb180 <e8073> {e32bc} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556dec780 <e8086> {e33ap} @dt=0@  VDDIOTYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556dee680 <e8084> {e33ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556deb2c0 <e8085> {e33bc} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556dec900 <e8098> {e34ap} @dt=0@  VSSIOTYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556dee820 <e8096> {e34ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556deb400 <e8097> {e34bc} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556deca80 <e8110> {e35ap} @dt=0@  VSSTYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556dee9c0 <e8108> {e35ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556deb540 <e8109> {e35bc} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556decc00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556deef70 <e8139> {e38al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556dc5c30 <e8137> {e38al}
    1:2:1:1:2: SUB 0x555556dc5ce0 <e8128> {e38an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f02480 <e11663#> {e38am} @dt=0@  N [RV] <- VAR 0x555556d8ef00 <e7639> {e16aw} @dt=0@  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556deb900 <e8120> {e38ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556deba40 <e8129> {e38aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556decd80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556def1e0 <e8152> {e39at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556decf00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556def380 <e8159> {e41at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556ded080 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556def520 <e8166> {e42at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556ded200 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556def6c0 <e8173> {e43at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556ded380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556defc70 <e8204> {e44al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556dc5ef0 <e8202> {e44al}
    1:2:1:1:2: SUB 0x555556df0000 <e8193> {e44ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f025a0 <e11666#> {e44am} @dt=0@  RINGW [RV] <- VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556debe00 <e8185> {e44as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556df2000 <e8194> {e44au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ded500 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556df4340 <e8242> {e46al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556df0210 <e8240> {e46al}
    1:2:1:1:2: SUB 0x555556df02c0 <e8231> {e46an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f026c0 <e11669#> {e46am} @dt=0@  N [RV] <- VAR 0x555556d8ef00 <e7639> {e16aw} @dt=0@  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556df23c0 <e8223> {e46ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556df2500 <e8232> {e46aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ded680 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556df49c0 <e8280> {e47am} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556df04d0 <e8278> {e47am}
    1:2:1:1:2: SUB 0x555556df0580 <e8269> {e47ao} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f027e0 <e11672#> {e47an} @dt=0@  N [RV] <- VAR 0x555556d8ef00 <e7639> {e16aw} @dt=0@  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556df28c0 <e8261> {e47ap} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556df2a00 <e8270> {e47ar} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ded800 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556df5040 <e8318> {e48al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556df0790 <e8316> {e48al}
    1:2:1:1:2: SUB 0x555556df0840 <e8307> {e48an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f02900 <e11675#> {e48am} @dt=0@  N [RV] <- VAR 0x555556d8ef00 <e7639> {e16aw} @dt=0@  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556df2dc0 <e8299> {e48ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556df2f00 <e8308> {e48aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556ded980 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556df56c0 <e8356> {e49al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556df0a50 <e8354> {e49al}
    1:2:1:1:2: SUB 0x555556df0b00 <e8345> {e49an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f02a20 <e11678#> {e49am} @dt=0@  N [RV] <- VAR 0x555556d8ef00 <e7639> {e16aw} @dt=0@  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556df32c0 <e8337> {e49ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556df3400 <e8346> {e49aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556dedb00 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556df5d40 <e8394> {e50al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556df0d10 <e8392> {e50al}
    1:2:1:1:2: SUB 0x555556df0dc0 <e8383> {e50an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f02b40 <e11681#> {e50am} @dt=0@  N [RV] <- VAR 0x555556d8ef00 <e7639> {e16aw} @dt=0@  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556df37c0 <e8375> {e50ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556df3900 <e8384> {e50aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556dedc80 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556df8410 <e8432> {e51al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556df0fd0 <e8430> {e51al}
    1:2:1:1:2: SUB 0x555556df1080 <e8421> {e51an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f02c60 <e11684#> {e51am} @dt=0@  N [RV] <- VAR 0x555556d8ef00 <e7639> {e16aw} @dt=0@  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556df3cc0 <e8413> {e51ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556df3e00 <e8422> {e51aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556dede00 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556df8a90 <e8470> {e52al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556df1290 <e8468> {e52al}
    1:2:1:1:2: SUB 0x555556df1340 <e8459> {e52an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f02d80 <e11687#> {e52am} @dt=0@  N [RV] <- VAR 0x555556d8ef00 <e7639> {e16aw} @dt=0@  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556dfc280 <e8451> {e52ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556dfc3c0 <e8460> {e52aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556e00000 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556df9110 <e8508> {e53al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556df1550 <e8506> {e53al}
    1:2:1:1:2: SUB 0x555556df1600 <e8497> {e53an} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f02ea0 <e11690#> {e53am} @dt=0@  N [RV] <- VAR 0x555556d8ef00 <e7639> {e16aw} @dt=0@  N [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556dfc780 <e8489> {e53ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556dfc8c0 <e8498> {e53aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556e00180 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556df9860 <e8555> {e54al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556df18c0 <e8553> {e54al}
    1:2:1:1:2: SUB 0x555556df1970 <e8544> {e54ap} @dt=0@
    1:2:1:1:2:1: MUL 0x555556df1a20 <e8535> {e54an} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555556f02fc0 <e11693#> {e54am} @dt=0@  N [RV] <- VAR 0x555556d8ef00 <e7639> {e16aw} @dt=0@  N [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: CONST 0x555556dfcdc0 <e8527> {e54ao} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:1:1:2:2: CONST 0x555556dfcf00 <e8536> {e54aq} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556dfd040 <e8545> {e54as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556e00300 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e02000 <e8599> {e55al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556df1ce0 <e8597> {e55al}
    1:2:1:1:2: SUB 0x555556df1d90 <e8588> {e55as} @dt=0@
    1:2:1:1:2:1: MUL 0x555556df1e40 <e8579> {e55an} @dt=0@
    1:2:1:1:2:1:1: VARREF 0x555556f030e0 <e11696#> {e55am} @dt=0@  N [RV] <- VAR 0x555556d8ef00 <e7639> {e16aw} @dt=0@  N [VSTATIC]  GPARAM
    1:2:1:1:2:1:2: VARREF 0x555556f03200 <e11699#> {e55ao} @dt=0@  CFGW [RV] <- VAR 0x555556d8fb00 <e7935> {e24aw} @dt=0@  CFGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556dfd400 <e8580> {e55at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556dfd540 <e8589> {e55av} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:1: BASICDTYPE 0x555556e02340 <e8614> {e59at} @dt=this@(sw32)  integer kwd=integer range=[31:0]
    1:2: BEGIN 0x555556c5aee0 <e8828> {e64ae}  ila_iobidir [GEN] [GENFOR] [IMPLIED]
    1:2:2: GENFOR 0x555556e04c60 <e8824> {e64ae}
    1:2:2:1: ASSIGN 0x555556df1ef0 <e8622> {e64aj} @dt=0@
    1:2:2:1:1: CONST 0x555556dfd680 <e8623> {e64ak} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2: VARREF 0x555556c3ab40 <e8624> {e64ai} @dt=0@  i [LV] => VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:2: LT 0x555556e04000 <e8825> {e64an} @dt=0x555556d944e0@(G/w1)
    1:2:2:2:1: VARREF 0x555556f03320 <e11702#> {e64am} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:2:2: VARREF 0x555556f03440 <e11705#> {e64ap} @dt=0@  NGPIO [RV] <- VAR 0x555556d8f080 <e7676> {e17aw} @dt=0@  NGPIO [VSTATIC]  GPARAM
    1:2:2:3: ASSIGN 0x555556e04160 <e8642> {e64ax} @dt=0@
    1:2:2:3:1: ADD 0x555556e040b0 <e8643> {e64az} @dt=0@
    1:2:2:3:1:1: VARREF 0x555556f03560 <e11708#> {e64ay} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:3:1:2: CONST 0x555556dfd7c0 <e8641> {e64ba} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:3:2: VARREF 0x555556c3ac60 <e8644> {e64aw} @dt=0@  i [LV] => VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4: CELL 0x555556dfde00 <e8822> {e70ac}  i0 -> MODULE 0x555556e4c000 <e11085> {h17ai}  la_iobidir  L5 [LIB] [1ps]
    1:2:2:4:1: PIN 0x555556dc1860 <e8667> {e71ah}  z -> VAR 0x555556c9f380 <e9979> {h32at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556e04210 <e8668> {e71al}
    1:2:2:4:1:1:1: VARREF 0x555556f03680 <e11711#> {e71ak} @dt=0@  z [LV] => VAR 0x555556ded680 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f037a0 <e11714#> {e71am} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e92370 <e14669#> {e71al} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e31d40 <e14668#> {e71ak} @dt=0@  z [RV] <- VAR 0x555556ded680 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556dc1950 <e8676> {e73ah}  pad -> VAR 0x555556c9ea80 <e9938> {h25as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556e042c0 <e8675> {e73ap}
    1:2:2:4:1:1:1: VARREF 0x555556f038c0 <e11717#> {e73am} @dt=0@  pad [LV] => VAR 0x555556decc00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f039e0 <e11720#> {e73aq} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e92420 <e14672#> {e73ap} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e31e60 <e14671#> {e73am} @dt=0@  pad [RV] <- VAR 0x555556decc00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556dc1a40 <e8680> {e74ah}  vdd -> VAR 0x555556c9ec00 <e9944> {h26as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f03b00 <e11723#> {e74am} @dt=0@  vdd [LV] => VAR 0x555556decf00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556dc1b30 <e8684> {e75ah}  vss -> VAR 0x555556c9ed80 <e9951> {h27as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f03c20 <e11726#> {e75am} @dt=0@  vss [LV] => VAR 0x555556decd80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556dc1c20 <e8688> {e76ah}  vddio -> VAR 0x555556c9ef00 <e9958> {h28as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f03d40 <e11729#> {e76ao} @dt=0@  vddio [LV] => VAR 0x555556ded080 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556dc1d10 <e8692> {e77ah}  vssio -> VAR 0x555556c9f080 <e9965> {h29as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f03e60 <e11732#> {e77ao} @dt=0@  vssio [LV] => VAR 0x555556ded200 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556dc1e00 <e8716> {e78ah}  ioring -> VAR 0x555556e52000 <e10084> {h40ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELEXTRACT 0x555556e04420 <e8715> {e78au}
    1:2:2:4:1:1:1: VARREF 0x555556f04000 <e11735#> {e78ao} @dt=0@  ioring [LV] => VAR 0x555556ded380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: SUB 0x555556e04370 <e8712> {e78ba} @dt=0@
    1:2:2:4:1:1:2:1: VARREF 0x555556f04120 <e11738#> {e78av} @dt=0@  RINGW [RV] <- VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:1:1:2:2: CONST 0x555556dfd900 <e8703> {e78bb} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:4:1:1:3: CONST 0x555556dfda40 <e8713> {e78bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:4:1:1:4: ATTROF 0x555556e924d0 <e14675#> {e78au} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e94000 <e14674#> {e78ao} @dt=0@  ioring [RV] <- VAR 0x555556ded380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556dc1ef0 <e8724> {e80ah}  a -> VAR 0x555556c9f200 <e9972> {h31as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556e044d0 <e8723> {e80al}
    1:2:2:4:1:1:1: VARREF 0x555556f04240 <e11741#> {e80ak} @dt=0@  a [RV] <- VAR 0x555556ded500 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f04360 <e11744#> {e80am} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e92580 <e14678#> {e80al} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e94120 <e14677#> {e80ak} @dt=0@  a [RV] <- VAR 0x555556ded500 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e08000 <e8732> {e81ah}  ie -> VAR 0x555556c9f500 <e9986> {h33as} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556e04580 <e8731> {e81an}
    1:2:2:4:1:1:1: VARREF 0x555556f04480 <e11747#> {e81al} @dt=0@  ie [RV] <- VAR 0x555556ded800 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f045a0 <e11750#> {e81ao} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e92630 <e14681#> {e81an} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e94240 <e14680#> {e81al} @dt=0@  ie [RV] <- VAR 0x555556ded800 <e8319> {e48ay} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e080f0 <e8740> {e82ah}  oe -> VAR 0x555556c9f680 <e9993> {h34as} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556e04630 <e8739> {e82an}
    1:2:2:4:1:1:1: VARREF 0x555556f046c0 <e11753#> {e82al} @dt=0@  oe [RV] <- VAR 0x555556ded980 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f047e0 <e11756#> {e82ao} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e926e0 <e14684#> {e82an} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e94360 <e14683#> {e82al} @dt=0@  oe [RV] <- VAR 0x555556ded980 <e8357> {e49ay} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e081e0 <e8748> {e83ah}  pe -> VAR 0x555556c9f800 <e10000> {h35as} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556e046e0 <e8747> {e83an}
    1:2:2:4:1:1:1: VARREF 0x555556f04900 <e11759#> {e83al} @dt=0@  pe [RV] <- VAR 0x555556dedb00 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f04a20 <e11762#> {e83ao} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e92790 <e14687#> {e83an} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e94480 <e14686#> {e83al} @dt=0@  pe [RV] <- VAR 0x555556dedb00 <e8395> {e50ay} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e082d0 <e8756> {e84ah}  ps -> VAR 0x555556c9f980 <e10007> {h36as} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556e04790 <e8755> {e84an}
    1:2:2:4:1:1:1: VARREF 0x555556f04b40 <e11765#> {e84al} @dt=0@  ps [RV] <- VAR 0x555556dedc80 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f04c60 <e11768#> {e84ao} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e92840 <e14690#> {e84an} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e945a0 <e14689#> {e84al} @dt=0@  ps [RV] <- VAR 0x555556dedc80 <e8433> {e51ay} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e083c0 <e8764> {e85ah}  sr -> VAR 0x555556c9fb00 <e10014> {h37as} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556e04840 <e8763> {e85an}
    1:2:2:4:1:1:1: VARREF 0x555556f04d80 <e11771#> {e85al} @dt=0@  sr [RV] <- VAR 0x555556dede00 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f04ea0 <e11774#> {e85ao} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e928f0 <e14693#> {e85an} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e946c0 <e14692#> {e85al} @dt=0@  sr [RV] <- VAR 0x555556dede00 <e8471> {e52ay} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e084b0 <e8772> {e86ah}  st -> VAR 0x555556c9fc80 <e10021> {h38as} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556e048f0 <e8771> {e86an}
    1:2:2:4:1:1:1: VARREF 0x555556f04fc0 <e11777#> {e86al} @dt=0@  st [RV] <- VAR 0x555556e00000 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f050e0 <e11780#> {e86ao} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e929a0 <e14696#> {e86an} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e947e0 <e14695#> {e86al} @dt=0@  st [RV] <- VAR 0x555556e00000 <e8509> {e53ay} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e085a0 <e8796> {e87ah}  ds -> VAR 0x555556c9fe00 <e10048> {h39ax} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELPLUS 0x555556e04a50 <e8795> {e87an}
    1:2:2:4:1:1:1: VARREF 0x555556f05200 <e11783#> {e87al} @dt=0@  ds [RV] <- VAR 0x555556e00180 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: MUL 0x555556e049a0 <e8792> {e87ap} @dt=0@
    1:2:2:4:1:1:2:1: VARREF 0x555556f05320 <e11786#> {e87ao} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:2:2: CONST 0x555556dfdb80 <e8783> {e87aq} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:2:4:1:1:3: CONST 0x555556dfdcc0 <e8793> {e87at} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh3
    1:2:2:4:1:1:4: ATTROF 0x555556e92a50 <e14699#> {e87an} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e94900 <e14698#> {e87al} @dt=0@  ds [RV] <- VAR 0x555556e00180 <e8556> {e54ay} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e08690 <e8810> {e88ah}  cfg -> VAR 0x555556e52180 <e10122> {h41ax} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELPLUS 0x555556e04bb0 <e8809> {e88ap}
    1:2:2:4:1:1:1: VARREF 0x555556f05440 <e11789#> {e88am} @dt=0@  cfg [RV] <- VAR 0x555556e00300 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: MUL 0x555556e04b00 <e8806> {e88ar} @dt=0@
    1:2:2:4:1:1:2:1: VARREF 0x555556f05560 <e11792#> {e88aq} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:2:2: VARREF 0x555556f05680 <e11795#> {e88as} @dt=0@  CFGW [RV] <- VAR 0x555556d8fb00 <e7935> {e24aw} @dt=0@  CFGW [VSTATIC]  GPARAM
    1:2:2:4:1:1:3: VARREF 0x555556f057a0 <e11798#> {e88ay} @dt=0@  CFGW [RV] <- VAR 0x555556d8fb00 <e7935> {e24aw} @dt=0@  CFGW [VSTATIC]  GPARAM
    1:2:2:4:1:1:4: ATTROF 0x555556e92b00 <e14702#> {e88ap} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e94a20 <e14701#> {e88am} @dt=0@  cfg [RV] <- VAR 0x555556e00300 <e8600> {e55ay} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:2:4:2: PIN 0x555556e08780 <e8646> {e66aq}  SIDE -> VAR 0x555556c9e600 <e9909> {h20ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f058c0 <e11801#> {e66av} @dt=0@  SIDE [RV] <- VAR 0x555556d8ed80 <e7600> {e15aw} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556e08870 <e8651> {e67aj}  TYPE -> VAR 0x555556c9e480 <e9895> {h19ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f059e0 <e11804#> {e67ao} @dt=0@  IOTYPE [RV] <- VAR 0x555556dec000 <e8026> {e28ap} @dt=0@  IOTYPE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556e08960 <e8655> {e68aj}  CFGW -> VAR 0x555556c9e780 <e9920> {h21ap} @dt=0@  CFGW [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f05b00 <e11807#> {e68ao} @dt=0@  CFGW [RV] <- VAR 0x555556d8fb00 <e7935> {e24aw} @dt=0@  CFGW [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556e08a50 <e8659> {e69aj}  RINGW -> VAR 0x555556c9e900 <e9932> {h22ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f05c20 <e11810#> {e69ap} @dt=0@  RINGW [RV] <- VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2: BEGIN 0x555556c5b0a0 <e8947> {e95ae}  ila_ioanalog [GEN] [GENFOR] [IMPLIED]
    1:2:2: GENFOR 0x555556e053f0 <e8943> {e95ae}
    1:2:2:1: ASSIGN 0x555556e04d10 <e8831> {e95aj} @dt=0@
    1:2:2:1:1: VARREF 0x555556f05d40 <e11813#> {e95ak} @dt=0@  NGPIO [RV] <- VAR 0x555556d8f080 <e7676> {e17aw} @dt=0@  NGPIO [VSTATIC]  GPARAM
    1:2:2:1:2: VARREF 0x555556c3ad80 <e8833> {e95ai} @dt=0@  i [LV] => VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:2: LT 0x555556e04e70 <e8944> {e95ar} @dt=0x555556d944e0@(G/w1)
    1:2:2:2:1: VARREF 0x555556f05e60 <e11816#> {e95aq} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:2:2: ADD 0x555556e04dc0 <e8842> {e95ba} @dt=0@
    1:2:2:2:2:1: VARREF 0x555556f06000 <e11819#> {e95at} @dt=0@  NANALOG [RV] <- VAR 0x555556d8f200 <e7713> {e18aw} @dt=0@  NANALOG [VSTATIC]  GPARAM
    1:2:2:2:2:2: VARREF 0x555556f06120 <e11822#> {e95bb} @dt=0@  NGPIO [RV] <- VAR 0x555556d8f080 <e7676> {e17aw} @dt=0@  NGPIO [VSTATIC]  GPARAM
    1:2:2:3: ASSIGN 0x555556e04fd0 <e8855> {e95bj} @dt=0@
    1:2:2:3:1: ADD 0x555556e04f20 <e8856> {e95bl} @dt=0@
    1:2:2:3:1:1: VARREF 0x555556f06240 <e11825#> {e95bk} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:3:1:2: CONST 0x555556e0e000 <e8854> {e95bm} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:3:2: VARREF 0x555556c3aea0 <e8857> {e95bi} @dt=0@  i [LV] => VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4: CELL 0x555556e0e3c0 <e8941> {e100ac}  i0 -> MODULE 0x555556e4c120 <e11086> {i9ai}  la_ioanalog  L5 [LIB] [1ps]
    1:2:2:4:1: PIN 0x555556e08e10 <e8874> {e100ah}  pad -> VAR 0x555556e52780 <e10243> {i16as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556e05080 <e8875> {e100as}
    1:2:2:4:1:1:1: VARREF 0x555556f06360 <e11828#> {e100ap} @dt=0@  pad [LV] => VAR 0x555556decc00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f06480 <e11831#> {e100at} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e92bb0 <e14705#> {e100as} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e94b40 <e14704#> {e100ap} @dt=0@  pad [RV] <- VAR 0x555556decc00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e08f00 <e8879> {e101ah}  vdd -> VAR 0x555556e52900 <e10249> {i17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f065a0 <e11834#> {e101ap} @dt=0@  vdd [LV] => VAR 0x555556decf00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e08ff0 <e8883> {e102ah}  vss -> VAR 0x555556e52a80 <e10256> {i18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f066c0 <e11837#> {e102ap} @dt=0@  vss [LV] => VAR 0x555556decd80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e090e0 <e8887> {e103ah}  vddio -> VAR 0x555556e52c00 <e10263> {i19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f067e0 <e11840#> {e103ap} @dt=0@  vddio [LV] => VAR 0x555556ded080 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e091d0 <e8891> {e104ah}  vssio -> VAR 0x555556e52d80 <e10270> {i20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f06900 <e11843#> {e104ap} @dt=0@  vssio [LV] => VAR 0x555556ded200 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e092c0 <e8899> {e105ah}  a -> VAR 0x555556e53080 <e10315> {i23as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556e05130 <e8898> {e105aq}
    1:2:2:4:1:1:1: VARREF 0x555556f06a20 <e11846#> {e105ap} @dt=0@  a [RV] <- VAR 0x555556ded500 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f06b40 <e11849#> {e105ar} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e92c60 <e14708#> {e105aq} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e94c60 <e14707#> {e105ap} @dt=0@  a [RV] <- VAR 0x555556ded500 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e093b0 <e8907> {e106ah}  z -> VAR 0x555556e53200 <e10322> {i24at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556e051e0 <e8906> {e106aq}
    1:2:2:4:1:1:1: VARREF 0x555556f06c60 <e11852#> {e106ap} @dt=0@  z [LV] => VAR 0x555556ded680 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f06d80 <e11855#> {e106ar} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e92d10 <e14711#> {e106aq} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e94d80 <e14710#> {e106ap} @dt=0@  z [RV] <- VAR 0x555556ded680 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e094a0 <e8931> {e107ah}  ioring -> VAR 0x555556e52f00 <e10301> {i21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELEXTRACT 0x555556e05340 <e8930> {e107av}
    1:2:2:4:1:1:1: VARREF 0x555556f06ea0 <e11858#> {e107ap} @dt=0@  ioring [LV] => VAR 0x555556ded380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: SUB 0x555556e05290 <e8927> {e107bb} @dt=0@
    1:2:2:4:1:1:2:1: VARREF 0x555556f06fc0 <e11861#> {e107aw} @dt=0@  RINGW [RV] <- VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:1:1:2:2: CONST 0x555556e0e140 <e8918> {e107bc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:4:1:1:3: CONST 0x555556e0e280 <e8928> {e107be} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:4:1:1:4: ATTROF 0x555556e92dc0 <e14714#> {e107av} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e94ea0 <e14713#> {e107ap} @dt=0@  ioring [RV] <- VAR 0x555556ded380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:2: PIN 0x555556e09590 <e8859> {e97ar}  SIDE -> VAR 0x555556e52480 <e10225> {i12ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f070e0 <e11864#> {e97aw} @dt=0@  SIDE [RV] <- VAR 0x555556d8ed80 <e7600> {e15aw} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556e09680 <e8864> {e98ak}  TYPE -> VAR 0x555556e52300 <e10211> {i11ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f07200 <e11867#> {e98ap} @dt=0@  IOTYPE [RV] <- VAR 0x555556dec000 <e8026> {e28ap} @dt=0@  IOTYPE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556e09770 <e8868> {e99ak}  RINGW -> VAR 0x555556e52600 <e10237> {i13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f07320 <e11870#> {e99aq} @dt=0@  RINGW [RV] <- VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2: BEGIN 0x555556c5b260 <e9074> {e114ae}  ila_ioxtal [GEN] [GENFOR] [IMPLIED]
    1:2:2: GENFOR 0x555556e05ce0 <e9070> {e114ae}
    1:2:2:1: ASSIGN 0x555556e05550 <e8954> {e114aj} @dt=0@
    1:2:2:1:1: ADD 0x555556e054a0 <e8955> {e114as} @dt=0@
    1:2:2:1:1:1: VARREF 0x555556f07440 <e11873#> {e114al} @dt=0@  NANALOG [RV] <- VAR 0x555556d8f200 <e7713> {e18aw} @dt=0@  NANALOG [VSTATIC]  GPARAM
    1:2:2:1:1:2: VARREF 0x555556f07560 <e11876#> {e114at} @dt=0@  NGPIO [RV] <- VAR 0x555556d8f080 <e7676> {e17aw} @dt=0@  NGPIO [VSTATIC]  GPARAM
    1:2:2:1:2: VARREF 0x555556c3afc0 <e8956> {e114ai} @dt=0@  i [LV] => VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:2: LT 0x555556e05760 <e9071> {e114bb} @dt=0x555556d944e0@(G/w1)
    1:2:2:2:1: VARREF 0x555556f07680 <e11879#> {e114ba} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:2:2: ADD 0x555556e056b0 <e8969> {e114bq} @dt=0@
    1:2:2:2:2:1: ADD 0x555556e05600 <e8965> {e114bk} @dt=0@
    1:2:2:2:2:1:1: VARREF 0x555556f077a0 <e11882#> {e114bd} @dt=0@  NANALOG [RV] <- VAR 0x555556d8f200 <e7713> {e18aw} @dt=0@  NANALOG [VSTATIC]  GPARAM
    1:2:2:2:2:1:2: VARREF 0x555556f078c0 <e11885#> {e114bl} @dt=0@  NGPIO [RV] <- VAR 0x555556d8f080 <e7676> {e17aw} @dt=0@  NGPIO [VSTATIC]  GPARAM
    1:2:2:2:2:2: VARREF 0x555556f079e0 <e11888#> {e114br} @dt=0@  NXTAL [RV] <- VAR 0x555556d8f380 <e7750> {e19aw} @dt=0@  NXTAL [VSTATIC]  GPARAM
    1:2:2:3: ASSIGN 0x555556e058c0 <e8982> {e114bz} @dt=0@
    1:2:2:3:1: ADD 0x555556e05810 <e8983> {e114cb} @dt=0@
    1:2:2:3:1:1: VARREF 0x555556f07b00 <e11891#> {e114ca} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:3:1:2: CONST 0x555556e0e500 <e8981> {e114cc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:3:2: VARREF 0x555556c3b0e0 <e8984> {e114by} @dt=0@  i [LV] => VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4: CELL 0x555556e0e8c0 <e9068> {e119ac}  i0 -> MODULE 0x555556e4c240 <e11087> {j9ai}  la_ioxtal  L5 [LIB] [1ps]
    1:2:2:4:1: PIN 0x555556e09b30 <e9001> {e119ah}  pad -> VAR 0x555556e53800 <e10367> {j16as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556e05970 <e9002> {e119as}
    1:2:2:4:1:1:1: VARREF 0x555556f07c20 <e11894#> {e119ap} @dt=0@  pad [LV] => VAR 0x555556decc00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f07d40 <e11897#> {e119at} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e92e70 <e14717#> {e119as} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e94fc0 <e14716#> {e119ap} @dt=0@  pad [RV] <- VAR 0x555556decc00 <e8140> {e38ay} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e09c20 <e9006> {e120ah}  vdd -> VAR 0x555556e53980 <e10373> {j17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f07e60 <e11900#> {e120ap} @dt=0@  vdd [LV] => VAR 0x555556decf00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e09d10 <e9010> {e121ah}  vss -> VAR 0x555556e53b00 <e10380> {j18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f08000 <e11903#> {e121ap} @dt=0@  vss [LV] => VAR 0x555556decd80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e09e00 <e9014> {e122ah}  vddio -> VAR 0x555556e53c80 <e10387> {j19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f08120 <e11906#> {e122ap} @dt=0@  vddio [LV] => VAR 0x555556ded080 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e09ef0 <e9018> {e123ah}  vssio -> VAR 0x555556e53e00 <e10394> {j20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f08240 <e11909#> {e123ap} @dt=0@  vssio [LV] => VAR 0x555556ded200 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e16000 <e9026> {e124ah}  a -> VAR 0x555556e66180 <e10439> {j23as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556e05a20 <e9025> {e124aq}
    1:2:2:4:1:1:1: VARREF 0x555556f08360 <e11912#> {e124ap} @dt=0@  a [RV] <- VAR 0x555556ded500 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f08480 <e11915#> {e124ar} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e92f20 <e14720#> {e124aq} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e950e0 <e14719#> {e124ap} @dt=0@  a [RV] <- VAR 0x555556ded500 <e8243> {e46ay} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e160f0 <e9034> {e125ah}  z -> VAR 0x555556e66300 <e10446> {j24at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELBIT 0x555556e05ad0 <e9033> {e125aq}
    1:2:2:4:1:1:1: VARREF 0x555556f085a0 <e11918#> {e125ap} @dt=0@  z [LV] => VAR 0x555556ded680 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: VARREF 0x555556f086c0 <e11921#> {e125ar} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4:1:1:4: ATTROF 0x555556e92fd0 <e14723#> {e125aq} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e95200 <e14722#> {e125ap} @dt=0@  z [RV] <- VAR 0x555556ded680 <e8281> {e47ay} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e161e0 <e9058> {e126ah}  ioring -> VAR 0x555556e66000 <e10425> {j21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELEXTRACT 0x555556e05c30 <e9057> {e126av}
    1:2:2:4:1:1:1: VARREF 0x555556f087e0 <e11924#> {e126ap} @dt=0@  ioring [LV] => VAR 0x555556ded380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: SUB 0x555556e05b80 <e9054> {e126bb} @dt=0@
    1:2:2:4:1:1:2:1: VARREF 0x555556f08900 <e11927#> {e126aw} @dt=0@  RINGW [RV] <- VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:1:1:2:2: CONST 0x555556e0e640 <e9045> {e126bc} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:4:1:1:3: CONST 0x555556e0e780 <e9055> {e126be} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:4:1:1:4: ATTROF 0x555556e93080 <e14726#> {e126av} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e95320 <e14725#> {e126ap} @dt=0@  ioring [RV] <- VAR 0x555556ded380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:2: PIN 0x555556e162d0 <e8986> {e116ap}  SIDE -> VAR 0x555556e53500 <e10349> {j12ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f08a20 <e11930#> {e116au} @dt=0@  SIDE [RV] <- VAR 0x555556d8ed80 <e7600> {e15aw} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556e163c0 <e8991> {e117ai}  TYPE -> VAR 0x555556e53380 <e10335> {j11ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f08b40 <e11933#> {e117an} @dt=0@  IOTYPE [RV] <- VAR 0x555556dec000 <e8026> {e28ap} @dt=0@  IOTYPE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556e164b0 <e8995> {e118ai}  RINGW -> VAR 0x555556e53680 <e10361> {j13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f08c60 <e11936#> {e118ao} @dt=0@  RINGW [RV] <- VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2: BEGIN 0x555556c5b420 <e9170> {e133ae}  ila_iovddio [GEN] [GENFOR] [IMPLIED]
    1:2:2: GENFOR 0x555556e18210 <e9166> {e133ae}
    1:2:2:1: ASSIGN 0x555556e05d90 <e9082> {e133aj} @dt=0@
    1:2:2:1:1: CONST 0x555556e0ea00 <e9083> {e133ak} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2: VARREF 0x555556c3b200 <e9084> {e133ai} @dt=0@  i [LV] => VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:2: LT 0x555556e05e40 <e9167> {e133an} @dt=0x555556d944e0@(G/w1)
    1:2:2:2:1: VARREF 0x555556f08d80 <e11939#> {e133am} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:2:2: VARREF 0x555556f08ea0 <e11942#> {e133ao} @dt=0@  NVDDIO [RV] <- VAR 0x555556d8f500 <e7787> {e20aw} @dt=0@  NVDDIO [VSTATIC]  GPARAM
    1:2:2:3: ASSIGN 0x555556e18000 <e9102> {e133aw} @dt=0@
    1:2:2:3:1: ADD 0x555556e05ef0 <e9103> {e133ay} @dt=0@
    1:2:2:3:1:1: VARREF 0x555556f08fc0 <e11945#> {e133ax} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:3:1:2: CONST 0x555556e0eb40 <e9101> {e133az} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:3:2: VARREF 0x555556c3b320 <e9104> {e133av} @dt=0@  i [LV] => VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4: CELL 0x555556e0ef00 <e9164> {e139ac}  i0 -> MODULE 0x555556e4c360 <e11088> {k10ai}  la_iovddio  L5 [LIB] [1ps]
    1:2:2:4:1: PIN 0x555556e16870 <e9117> {e139ah}  vdd -> VAR 0x555556e66900 <e10491> {k17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f090e0 <e11948#> {e139aq} @dt=0@  vdd [LV] => VAR 0x555556decf00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e16960 <e9122> {e140ah}  vss -> VAR 0x555556e66a80 <e10497> {k18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f09200 <e11951#> {e140aq} @dt=0@  vss [LV] => VAR 0x555556decd80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e16a50 <e9126> {e141ah}  vddio -> VAR 0x555556e66c00 <e10504> {k19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f09320 <e11954#> {e141aq} @dt=0@  vddio [LV] => VAR 0x555556ded080 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e16b40 <e9130> {e142ah}  vssio -> VAR 0x555556e66d80 <e10511> {k20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f09440 <e11957#> {e142aq} @dt=0@  vssio [LV] => VAR 0x555556ded200 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e16c30 <e9154> {e143ah}  ioring -> VAR 0x555556e66f00 <e10542> {k21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELEXTRACT 0x555556e18160 <e9153> {e143aw}
    1:2:2:4:1:1:1: VARREF 0x555556f09560 <e11960#> {e143aq} @dt=0@  ioring [LV] => VAR 0x555556ded380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: SUB 0x555556e180b0 <e9150> {e143bc} @dt=0@
    1:2:2:4:1:1:2:1: VARREF 0x555556f09680 <e11963#> {e143ax} @dt=0@  RINGW [RV] <- VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:1:1:2:2: CONST 0x555556e0ec80 <e9141> {e143bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:4:1:1:3: CONST 0x555556e0edc0 <e9151> {e143bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:4:1:1:4: ATTROF 0x555556e93130 <e14729#> {e143aw} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e95440 <e14728#> {e143aq} @dt=0@  ioring [RV] <- VAR 0x555556ded380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:2: PIN 0x555556e16d20 <e9106> {e136aq}  SIDE -> VAR 0x555556e66600 <e10473> {k13ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f097a0 <e11966#> {e136av} @dt=0@  SIDE [RV] <- VAR 0x555556d8ed80 <e7600> {e15aw} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556e16e10 <e9111> {e137aj}  TYPE -> VAR 0x555556e66480 <e10459> {k12ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f098c0 <e11969#> {e137ao} @dt=0@  VDDIOTYPE [RV] <- VAR 0x555556dec780 <e8086> {e33ap} @dt=0@  VDDIOTYPE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556e16f00 <e9115> {e138aj}  RINGW -> VAR 0x555556e66780 <e10485> {k14ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f099e0 <e11972#> {e138ap} @dt=0@  RINGW [RV] <- VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2: BEGIN 0x555556c5b5e0 <e9266> {e146ae}  ila_iovssio [GEN] [GENFOR] [IMPLIED]
    1:2:2: GENFOR 0x555556e186e0 <e9262> {e146ae}
    1:2:2:1: ASSIGN 0x555556e182c0 <e9178> {e146aj} @dt=0@
    1:2:2:1:1: CONST 0x555556e0f040 <e9179> {e146ak} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2: VARREF 0x555556c3b440 <e9180> {e146ai} @dt=0@  i [LV] => VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:2: LT 0x555556e18370 <e9263> {e146an} @dt=0x555556d944e0@(G/w1)
    1:2:2:2:1: VARREF 0x555556f09b00 <e11975#> {e146am} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:2:2: VARREF 0x555556f09c20 <e11978#> {e146ao} @dt=0@  NVDDIO [RV] <- VAR 0x555556d8f500 <e7787> {e20aw} @dt=0@  NVDDIO [VSTATIC]  GPARAM
    1:2:2:3: ASSIGN 0x555556e184d0 <e9198> {e146aw} @dt=0@
    1:2:2:3:1: ADD 0x555556e18420 <e9199> {e146ay} @dt=0@
    1:2:2:3:1:1: VARREF 0x555556f09d40 <e11981#> {e146ax} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:3:1:2: CONST 0x555556e0f180 <e9197> {e146az} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:3:2: VARREF 0x555556c3b560 <e9200> {e146av} @dt=0@  i [LV] => VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4: CELL 0x555556e0f540 <e9260> {e151ac}  i0 -> MODULE 0x555556e4c480 <e11089> {l10ai}  la_iovssio  L5 [LIB] [1ps]
    1:2:2:4:1: PIN 0x555556e172c0 <e9213> {e151ah}  vdd -> VAR 0x555556e67500 <e10594> {l17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f09e60 <e11984#> {e151aq} @dt=0@  vdd [LV] => VAR 0x555556decf00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e173b0 <e9218> {e152ah}  vss -> VAR 0x555556e67680 <e10600> {l18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f0a000 <e11987#> {e152aq} @dt=0@  vss [LV] => VAR 0x555556decd80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e174a0 <e9222> {e153ah}  vddio -> VAR 0x555556e67800 <e10607> {l19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f0a120 <e11990#> {e153aq} @dt=0@  vddio [LV] => VAR 0x555556ded080 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e17590 <e9226> {e154ah}  vssio -> VAR 0x555556e67980 <e10614> {l20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f0a240 <e11993#> {e154aq} @dt=0@  vssio [LV] => VAR 0x555556ded200 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e17680 <e9250> {e155ah}  ioring -> VAR 0x555556e67b00 <e10645> {l21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELEXTRACT 0x555556e18630 <e9249> {e155aw}
    1:2:2:4:1:1:1: VARREF 0x555556f0a360 <e11996#> {e155aq} @dt=0@  ioring [LV] => VAR 0x555556ded380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: SUB 0x555556e18580 <e9246> {e155bc} @dt=0@
    1:2:2:4:1:1:2:1: VARREF 0x555556f0a480 <e11999#> {e155ax} @dt=0@  RINGW [RV] <- VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:1:1:2:2: CONST 0x555556e0f2c0 <e9237> {e155bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:4:1:1:3: CONST 0x555556e0f400 <e9247> {e155bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:4:1:1:4: ATTROF 0x555556e931e0 <e14732#> {e155aw} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e95560 <e14731#> {e155aq} @dt=0@  ioring [RV] <- VAR 0x555556ded380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:2: PIN 0x555556e17770 <e9202> {e148aq}  SIDE -> VAR 0x555556e67200 <e10576> {l13ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f0a5a0 <e12002#> {e148av} @dt=0@  SIDE [RV] <- VAR 0x555556d8ed80 <e7600> {e15aw} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556e17860 <e9207> {e149aj}  TYPE -> VAR 0x555556e67080 <e10562> {l12ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f0a6c0 <e12005#> {e149ao} @dt=0@  VSSIOTYPE [RV] <- VAR 0x555556dec900 <e8098> {e34ap} @dt=0@  VSSIOTYPE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556e17950 <e9211> {e150aj}  RINGW -> VAR 0x555556e67380 <e10588> {l14ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f0a7e0 <e12008#> {e150ap} @dt=0@  RINGW [RV] <- VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2: BEGIN 0x555556c5b7a0 <e9362> {e162ae}  ila_iovdd [GEN] [GENFOR] [IMPLIED]
    1:2:2: GENFOR 0x555556e18bb0 <e9358> {e162ae}
    1:2:2:1: ASSIGN 0x555556e18790 <e9274> {e162aj} @dt=0@
    1:2:2:1:1: CONST 0x555556e0f680 <e9275> {e162ak} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2: VARREF 0x555556c3b680 <e9276> {e162ai} @dt=0@  i [LV] => VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:2: LT 0x555556e18840 <e9359> {e162an} @dt=0x555556d944e0@(G/w1)
    1:2:2:2:1: VARREF 0x555556f0a900 <e12011#> {e162am} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:2:2: VARREF 0x555556f0aa20 <e12014#> {e162ao} @dt=0@  NVDD [RV] <- VAR 0x555556d8f680 <e7824> {e21aw} @dt=0@  NVDD [VSTATIC]  GPARAM
    1:2:2:3: ASSIGN 0x555556e189a0 <e9294> {e162au} @dt=0@
    1:2:2:3:1: ADD 0x555556e188f0 <e9295> {e162aw} @dt=0@
    1:2:2:3:1:1: VARREF 0x555556f0ab40 <e12017#> {e162av} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:3:1:2: CONST 0x555556e0f7c0 <e9293> {e162ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:3:2: VARREF 0x555556c3b7a0 <e9296> {e162at} @dt=0@  i [LV] => VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4: CELL 0x555556e0fb80 <e9356> {e167ac}  i0 -> MODULE 0x555556e4c5a0 <e11090> {m10ai}  la_iovdd  L5 [LIB] [1ps]
    1:2:2:4:1: PIN 0x555556e17d10 <e9309> {e167ah}  vdd -> VAR 0x555556e74180 <e10697> {m16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f0ac60 <e12020#> {e167aq} @dt=0@  vdd [LV] => VAR 0x555556decf00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e17e00 <e9314> {e168ah}  vss -> VAR 0x555556e74300 <e10703> {m17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f0ad80 <e12023#> {e168aq} @dt=0@  vss [LV] => VAR 0x555556decd80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e17ef0 <e9318> {e169ah}  vddio -> VAR 0x555556e74480 <e10710> {m18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f0aea0 <e12026#> {e169aq} @dt=0@  vddio [LV] => VAR 0x555556ded080 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e22000 <e9322> {e170ah}  vssio -> VAR 0x555556e74600 <e10717> {m19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f0afc0 <e12029#> {e170aq} @dt=0@  vssio [LV] => VAR 0x555556ded200 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e220f0 <e9346> {e171ah}  ioring -> VAR 0x555556e74780 <e10748> {m20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELEXTRACT 0x555556e18b00 <e9345> {e171aw}
    1:2:2:4:1:1:1: VARREF 0x555556f0b0e0 <e12032#> {e171aq} @dt=0@  ioring [LV] => VAR 0x555556ded380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: SUB 0x555556e18a50 <e9342> {e171bc} @dt=0@
    1:2:2:4:1:1:2:1: VARREF 0x555556f0b200 <e12035#> {e171ax} @dt=0@  RINGW [RV] <- VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:1:1:2:2: CONST 0x555556e0f900 <e9333> {e171bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:4:1:1:3: CONST 0x555556e0fa40 <e9343> {e171bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:4:1:1:4: ATTROF 0x555556e93290 <e14735#> {e171aw} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e95680 <e14734#> {e171aq} @dt=0@  ioring [RV] <- VAR 0x555556ded380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:2: PIN 0x555556e221e0 <e9298> {e164ao}  SIDE -> VAR 0x555556e67e00 <e10679> {m12ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f0b320 <e12038#> {e164at} @dt=0@  SIDE [RV] <- VAR 0x555556d8ed80 <e7600> {e15aw} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556e222d0 <e9303> {e165ah}  TYPE -> VAR 0x555556e67c80 <e10665> {m11ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f0b440 <e12041#> {e165am} @dt=0@  VDDTYPE [RV] <- VAR 0x555556dec600 <e8074> {e32ap} @dt=0@  VDDTYPE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556e223c0 <e9307> {e166ah}  RINGW -> VAR 0x555556e74000 <e10691> {m13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f0b560 <e12044#> {e166an} @dt=0@  RINGW [RV] <- VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2: BEGIN 0x555556c5b960 <e9458> {e178ae}  ila_iovss [GEN] [GENFOR] [IMPLIED]
    1:2:2: GENFOR 0x555556e19080 <e9454> {e178ae}
    1:2:2:1: ASSIGN 0x555556e18c60 <e9370> {e178aj} @dt=0@
    1:2:2:1:1: CONST 0x555556e0fcc0 <e9371> {e178ak} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2: VARREF 0x555556c3b8c0 <e9372> {e178ai} @dt=0@  i [LV] => VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:2: LT 0x555556e18d10 <e9455> {e178an} @dt=0x555556d944e0@(G/w1)
    1:2:2:2:1: VARREF 0x555556f0b680 <e12047#> {e178am} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:2:2: VARREF 0x555556f0b7a0 <e12050#> {e178ao} @dt=0@  NGND [RV] <- VAR 0x555556d8f800 <e7861> {e22aw} @dt=0@  NGND [VSTATIC]  GPARAM
    1:2:2:3: ASSIGN 0x555556e18e70 <e9390> {e178au} @dt=0@
    1:2:2:3:1: ADD 0x555556e18dc0 <e9391> {e178aw} @dt=0@
    1:2:2:3:1:1: VARREF 0x555556f0b8c0 <e12053#> {e178av} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:3:1:2: CONST 0x555556e0fe00 <e9389> {e178ax} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:3:2: VARREF 0x555556c3b9e0 <e9392> {e178at} @dt=0@  i [LV] => VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4: CELL 0x555556e26280 <e9452> {e183ac}  i0 -> MODULE 0x555556e4c6c0 <e11091> {n10ai}  la_iovss  L5 [LIB] [1ps]
    1:2:2:4:1: PIN 0x555556e22780 <e9405> {e183ah}  vdd -> VAR 0x555556e74d80 <e10800> {n16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f0b9e0 <e12056#> {e183aq} @dt=0@  vdd [LV] => VAR 0x555556decf00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e22870 <e9410> {e184ah}  vss -> VAR 0x555556e74f00 <e10806> {n17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f0bb00 <e12059#> {e184aq} @dt=0@  vss [LV] => VAR 0x555556decd80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e22960 <e9414> {e185ah}  vddio -> VAR 0x555556e75080 <e10813> {n18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f0bc20 <e12062#> {e185aq} @dt=0@  vddio [LV] => VAR 0x555556ded080 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e22a50 <e9418> {e186ah}  vssio -> VAR 0x555556e75200 <e10820> {n19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f0bd40 <e12065#> {e186aq} @dt=0@  vssio [LV] => VAR 0x555556ded200 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e22b40 <e9442> {e187ah}  ioring -> VAR 0x555556e75380 <e10851> {n20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELEXTRACT 0x555556e18fd0 <e9441> {e187aw}
    1:2:2:4:1:1:1: VARREF 0x555556f0be60 <e12068#> {e187aq} @dt=0@  ioring [LV] => VAR 0x555556ded380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: SUB 0x555556e18f20 <e9438> {e187bc} @dt=0@
    1:2:2:4:1:1:2:1: VARREF 0x555556f0c000 <e12071#> {e187ax} @dt=0@  RINGW [RV] <- VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:1:1:2:2: CONST 0x555556e26000 <e9429> {e187bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:4:1:1:3: CONST 0x555556e26140 <e9439> {e187bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:4:1:1:4: ATTROF 0x555556e93340 <e14738#> {e187aw} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e957a0 <e14737#> {e187aq} @dt=0@  ioring [RV] <- VAR 0x555556ded380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:2: PIN 0x555556e22c30 <e9394> {e180ao}  SIDE -> VAR 0x555556e74a80 <e10782> {n12ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f0c120 <e12074#> {e180at} @dt=0@  SIDE [RV] <- VAR 0x555556d8ed80 <e7600> {e15aw} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556e22d20 <e9399> {e181ah}  TYPE -> VAR 0x555556e74900 <e10768> {n11ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f0c240 <e12077#> {e181am} @dt=0@  VSSTYPE [RV] <- VAR 0x555556deca80 <e8110> {e35ap} @dt=0@  VSSTYPE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556e22e10 <e9403> {e182ah}  RINGW -> VAR 0x555556e74c00 <e10794> {n13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f0c360 <e12080#> {e182an} @dt=0@  RINGW [RV] <- VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2: BEGIN 0x555556c5bb20 <e9554> {e194ae}  ila_ioclamp [GEN] [GENFOR] [IMPLIED]
    1:2:2: GENFOR 0x555556e19550 <e9550> {e194ae}
    1:2:2:1: ASSIGN 0x555556e19130 <e9466> {e194aj} @dt=0@
    1:2:2:1:1: CONST 0x555556e263c0 <e9467> {e194ak} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2: VARREF 0x555556c3bb00 <e9468> {e194ai} @dt=0@  i [LV] => VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:2: LT 0x555556e191e0 <e9551> {e194an} @dt=0x555556d944e0@(G/w1)
    1:2:2:2:1: VARREF 0x555556f0c480 <e12083#> {e194am} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:2:2: VARREF 0x555556f0c5a0 <e12086#> {e194ao} @dt=0@  NCLAMP [RV] <- VAR 0x555556d8f980 <e7898> {e23aw} @dt=0@  NCLAMP [VSTATIC]  GPARAM
    1:2:2:3: ASSIGN 0x555556e19340 <e9486> {e194aw} @dt=0@
    1:2:2:3:1: ADD 0x555556e19290 <e9487> {e194ay} @dt=0@
    1:2:2:3:1:1: VARREF 0x555556f0c6c0 <e12089#> {e194ax} @dt=0@  i [RV] <- VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:3:1:2: CONST 0x555556e26500 <e9485> {e194az} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:3:2: VARREF 0x555556c3bc20 <e9488> {e194av} @dt=0@  i [LV] => VAR 0x555556e00480 <e9619> {e59at} @dt=0@  i [VSTATIC]  GENVAR
    1:2:2:4: CELL 0x555556e268c0 <e9548> {e199ac}  i0 -> MODULE 0x555556e4c7e0 <e11092> {o9ai}  la_ioclamp  L5 [LIB] [1ps]
    1:2:2:4:1: PIN 0x555556e231d0 <e9501> {e199ah}  vdd -> VAR 0x555556e75980 <e10903> {o16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f0c7e0 <e12092#> {e199aq} @dt=0@  vdd [LV] => VAR 0x555556decf00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e232c0 <e9506> {e200ah}  vss -> VAR 0x555556e75b00 <e10909> {o17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f0c900 <e12095#> {e200aq} @dt=0@  vss [LV] => VAR 0x555556decd80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e233b0 <e9510> {e201ah}  vddio -> VAR 0x555556e75c80 <e10916> {o18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f0ca20 <e12098#> {e201aq} @dt=0@  vddio [LV] => VAR 0x555556ded080 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e234a0 <e9514> {e202ah}  vssio -> VAR 0x555556e75e00 <e10923> {o19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: VARREF 0x555556f0cb40 <e12101#> {e202aq} @dt=0@  vssio [LV] => VAR 0x555556ded200 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:2:4:1: PIN 0x555556e23590 <e9538> {e203ah}  ioring -> VAR 0x555556e80000 <e10954> {o20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:1:1: SELEXTRACT 0x555556e194a0 <e9537> {e203aw}
    1:2:2:4:1:1:1: VARREF 0x555556f0cc60 <e12104#> {e203aq} @dt=0@  ioring [LV] => VAR 0x555556ded380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:1:1:2: SUB 0x555556e193f0 <e9534> {e203bc} @dt=0@
    1:2:2:4:1:1:2:1: VARREF 0x555556f0cd80 <e12107#> {e203ax} @dt=0@  RINGW [RV] <- VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:1:1:2:2: CONST 0x555556e26640 <e9525> {e203bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:4:1:1:3: CONST 0x555556e26780 <e9535> {e203bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:4:1:1:4: ATTROF 0x555556e933f0 <e14741#> {e203aw} [VAR_BASE]
    1:2:2:4:1:1:4:1: VARREF 0x555556e958c0 <e14740#> {e203aq} @dt=0@  ioring [RV] <- VAR 0x555556ded380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:4:2: PIN 0x555556e23680 <e9490> {e196aq}  SIDE -> VAR 0x555556e75680 <e10885> {o12ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f0cea0 <e12110#> {e196av} @dt=0@  SIDE [RV] <- VAR 0x555556d8ed80 <e7600> {e15aw} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556e23770 <e9495> {e197aj}  TYPE -> VAR 0x555556e75500 <e10871> {o11ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f0cfc0 <e12113#> {e197ao} @dt=0@  VSSTYPE [RV] <- VAR 0x555556deca80 <e8110> {e35ap} @dt=0@  VSSTYPE [VSTATIC]  GPARAM
    1:2:2:4:2: PIN 0x555556e23860 <e9499> {e198aj}  RINGW -> VAR 0x555556e75800 <e10897> {o13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:4:2:1: VARREF 0x555556f0d0e0 <e12116#> {e198ap} @dt=0@  RINGW [RV] <- VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2: GENIF 0x555556e19760 <e9617> {e210ae}
    1:2:1: VARREF 0x555556f0d200 <e12119#> {e210ai} @dt=0@  ENPOC [RV] <- VAR 0x555556d8fe00 <e8009> {e26aw} @dt=0@  ENPOC [VSTATIC]  GPARAM
    1:2:2: BEGIN 0x555556c5bc00 <e9614> {e211an}  ila_iopoc [GEN]
    1:2:2:1: CELL 0x555556e26c80 <e9606> {e215ac}  i0 -> MODULE 0x555556e4c900 <e11093#> {p10ai}  la_iopoc  L5 [LIB] [1ps]
    1:2:2:1:1: PIN 0x555556e23c20 <e9568> {e215ah}  vdd -> VAR 0x555556e80600 <e11006> {p16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: VARREF 0x555556f0d320 <e12122#> {e215aq} @dt=0@  vdd [LV] => VAR 0x555556decf00 <e8160> {e41at} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:2:1:1: PIN 0x555556e23d10 <e9573> {e216ah}  vss -> VAR 0x555556e80780 <e11012> {p17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: VARREF 0x555556f0d440 <e12125#> {e216aq} @dt=0@  vss [LV] => VAR 0x555556decd80 <e8153> {e39at} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:2:1:1: PIN 0x555556e23e00 <e9577> {e217ah}  vddio -> VAR 0x555556e80900 <e11019> {p18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: VARREF 0x555556f0d560 <e12128#> {e217aq} @dt=0@  vddio [LV] => VAR 0x555556ded080 <e8167> {e42at} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:2:1:1: PIN 0x555556e23ef0 <e9581> {e218ah}  vssio -> VAR 0x555556e80a80 <e11026> {p19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: VARREF 0x555556f0d680 <e12131#> {e218aq} @dt=0@  vssio [LV] => VAR 0x555556ded200 <e8174> {e43at} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:2:1:1: PIN 0x555556e2e000 <e9605> {e219ah}  ioring -> VAR 0x555556e80c00 <e11057> {p20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:1:1:1: SELEXTRACT 0x555556e196b0 <e9604> {e219aw}
    1:2:2:1:1:1:1: VARREF 0x555556f0d7a0 <e12134#> {e219aq} @dt=0@  ioring [LV] => VAR 0x555556ded380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:1:1:1:2: SUB 0x555556e19600 <e9601> {e219bc} @dt=0@
    1:2:2:1:1:1:2:1: VARREF 0x555556f0d8c0 <e12137#> {e219ax} @dt=0@  RINGW [RV] <- VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:1:1:1:2:2: CONST 0x555556e26a00 <e9592> {e219bd} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:2:1:1:1:3: CONST 0x555556e26b40 <e9602> {e219bf} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:4: ATTROF 0x555556e934a0 <e14744#> {e219aw} [VAR_BASE]
    1:2:2:1:1:1:4:1: VARREF 0x555556e959e0 <e14743#> {e219aq} @dt=0@  ioring [RV] <- VAR 0x555556ded380 <e8205> {e44ay} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:2:1:2: PIN 0x555556e2e0f0 <e9557> {e212ao}  SIDE -> VAR 0x555556e80300 <e10988> {p12ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:1:2:1: VARREF 0x555556f0d9e0 <e12140#> {e212at} @dt=0@  SIDE [RV] <- VAR 0x555556d8ed80 <e7600> {e15aw} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:2:1:2: PIN 0x555556e2e1e0 <e9562> {e213ah}  TYPE -> VAR 0x555556e80180 <e10974> {p11ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:2:1:2:1: VARREF 0x555556f0db00 <e12143#> {e213am} @dt=0@  POCTYPE [RV] <- VAR 0x555556dec480 <e8062> {e31ap} @dt=0@  POCTYPE [VSTATIC]  GPARAM
    1:2:2:1:2: PIN 0x555556e2e2d0 <e9566> {e214ah}  RINGW -> VAR 0x555556e80480 <e11000> {p13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:2:1:2:1: VARREF 0x555556f0dc20 <e12146#> {e214an} @dt=0@  RINGW [RV] <- VAR 0x555556d8fc80 <e7972> {e25aw} @dt=0@  RINGW [VSTATIC]  GPARAM
    1: MODULE 0x555556c3bd40 <e11083> {f10ai}  la_iocorner  L4 [LIB] [1ps]
    1:2: VAR 0x555556e00600 <e9630> {f11ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e2b1e0 <e9631> {f11ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e26dc0 <e9632> {f11ax} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556e00780 <e9644> {f12ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e2b380 <e9642> {f12ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e26f00 <e9643> {f12ax} @dt=0x555556d23520@(G/w16)  16'h4e4f
    1:2: VAR 0x555556e00900 <e9656> {f13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e2b520 <e9654> {f13ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e27040 <e9655> {f13ay} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2: VAR 0x555556e00a80 <e9662> {f16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e2b6c0 <e9661> {f16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e00c00 <e9668> {f17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e2b860 <e9667> {f17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e00d80 <e9675> {f18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e2ba00 <e9674> {f18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e00f00 <e9682> {f19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e2bba0 <e9681> {f19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e01080 <e9713> {f20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556c9a1a0 <e9712> {f20al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e19970 <e9710> {f20al}
    1:2:1:1:2: SUB 0x555556e19a20 <e9701> {f20ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f02360 <e11660#> {f20am} @dt=0@  RINGW [RV] <- VAR 0x555556e00900 <e9656> {f13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556e27400 <e9693> {f20as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556e27540 <e9702> {f20au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x555556c3be60 <e11084> {g10ai}  la_iocut  L4 [LIB] [1ps]
    1:2: VAR 0x555556e01200 <e9733> {g12ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556c9a410 <e9734> {g12ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e27680 <e9735> {g12ax} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556e01380 <e9747> {g13ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556c9a5b0 <e9745> {g13ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e277c0 <e9746> {g13ax} @dt=0x555556d23520@(G/w16)  16'h4e4f
    1:2: VAR 0x555556e01500 <e9759> {g14ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556c9a750 <e9757> {g14ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e27900 <e9758> {g14ay} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2: VAR 0x555556e01680 <e9765> {g18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556c9a8f0 <e9764> {g18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e01800 <e9771> {g20as} @dt=0@  vddl INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556c9aa90 <e9770> {g20as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e01980 <e9778> {g21as} @dt=0@  vddiol INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556c9ac30 <e9777> {g21as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e01b00 <e9785> {g22as} @dt=0@  vssiol INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556c9add0 <e9784> {g22as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e01c80 <e9816> {g23ax} @dt=0@  ioringl INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556c9b380 <e9815> {g23al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e19c30 <e9813> {g23al}
    1:2:1:1:2: SUB 0x555556e19ce0 <e9804> {g23ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f02120 <e11654#> {g23am} @dt=0@  RINGW [RV] <- VAR 0x555556e01500 <e9759> {g14ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556e27cc0 <e9796> {g23as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556e27e00 <e9805> {g23au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556e01e00 <e9830> {g25as} @dt=0@  vddr INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556c9b5f0 <e9829> {g25as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556c9e000 <e9837> {g26as} @dt=0@  vddior INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556c9b790 <e9836> {g26as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556c9e180 <e9844> {g27as} @dt=0@  vssior INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556c9b930 <e9843> {g27as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556c9e300 <e9875> {g28ax} @dt=0@  ioringr INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556c9bee0 <e9874> {g28al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e19ef0 <e9872> {g28al}
    1:2:1:1:2: SUB 0x555556e40000 <e9863> {g28ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556f02240 <e11657#> {g28am} @dt=0@  RINGW [RV] <- VAR 0x555556e01500 <e9759> {g14ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556e3e280 <e9855> {g28as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556e3e3c0 <e9864> {g28au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x555556e4c000 <e11085> {h17ai}  la_iobidir  L5 [LIB] [1ps]
    1:2: VAR 0x555556c9e480 <e9895> {h19ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e421a0 <e9896> {h19ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e3e500 <e9897> {h19ax} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556c9e600 <e9909> {h20ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e42340 <e9907> {h20ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e3e640 <e9908> {h20ax} @dt=0x555556d23520@(G/w16)  16'h4e4f
    1:2: VAR 0x555556c9e780 <e9920> {h21ap} @dt=0@  CFGW [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e424e0 <e9918> {h21ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e3e780 <e9919> {h21ay} @dt=0x555556e42410@(G/swu32/5)  ?32?sh10
    1:2: VAR 0x555556c9e900 <e9932> {h22ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e42680 <e9930> {h22ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e3e8c0 <e9931> {h22ay} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2: VAR 0x555556c9ea80 <e9938> {h25as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e42820 <e9937> {h25as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556c9ec00 <e9944> {h26as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e429c0 <e9943> {h26as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556c9ed80 <e9951> {h27as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e42b60 <e9950> {h27as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556c9ef00 <e9958> {h28as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e42d00 <e9957> {h28as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556c9f080 <e9965> {h29as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e42ea0 <e9964> {h29as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556c9f200 <e9972> {h31as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e43040 <e9971> {h31as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556c9f380 <e9979> {h32at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e431e0 <e9978> {h32at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556c9f500 <e9986> {h33as} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e43380 <e9985> {h33as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556c9f680 <e9993> {h34as} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e43520 <e9992> {h34as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556c9f800 <e10000> {h35as} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e436c0 <e9999> {h35as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556c9f980 <e10007> {h36as} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e43860 <e10006> {h36as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556c9fb00 <e10014> {h37as} @dt=0@  sr INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e43a00 <e10013> {h37as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556c9fc80 <e10021> {h38as} @dt=0@  st INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e43ba0 <e10020> {h38as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556c9fe00 <e10048> {h39ax} @dt=0@  ds INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e500d0 <e10047> {h39al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e40160 <e10045> {h39al}
    1:2:1:1:2: CONST 0x555556e3ec80 <e10036> {h39am} @dt=0x555556cb04e0@(G/swu32/2)  ?32?sh2
    1:2:1:1:3: CONST 0x555556e3edc0 <e10037> {h39ao} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556e52000 <e10084> {h40ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e50680 <e10083> {h40al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e40370 <e10081> {h40al}
    1:2:1:1:2: SUB 0x555556e40420 <e10072> {h40ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556e4d320 <e11618#> {h40am} @dt=0@  RINGW [RV] <- VAR 0x555556c9e900 <e9932> {h22ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556e3f180 <e10064> {h40as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556e3f2c0 <e10073> {h40au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556e52180 <e10122> {h41ax} @dt=0@  cfg INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e50d00 <e10121> {h41al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e40630 <e10119> {h41al}
    1:2:1:1:2: SUB 0x555556e406e0 <e10110> {h41aq} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556e4d440 <e11621#> {h41am} @dt=0@  CFGW [RV] <- VAR 0x555556c9e780 <e9920> {h21ap} @dt=0@  CFGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556e3f680 <e10102> {h41ar} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556e3f7c0 <e10111> {h41at} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: ASSIGNW 0x555556e40840 <e10200> {h45ap} @dt=0@
    1:2:1: COND 0x555556e40790 <e10145> {h45au} @dt=0@
    1:2:1:1: VARREF 0x555556e4d560 <e11624#> {h45ar} @dt=0@  ie [RV] <- VAR 0x555556c9f500 <e9986> {h33as} @dt=0@  ie INPUT [VSTATIC]  PORT
    1:2:1:2: VARREF 0x555556e4d680 <e11627#> {h45aw} @dt=0@  pad [RV] <- VAR 0x555556c9ea80 <e9938> {h25as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1:3: CONST 0x555556e3f900 <e10143> {h45bc} @dt=0x555556d944e0@(G/w1)  1'h0
    1:2:2: VARREF 0x555556e4d7a0 <e11630#> {h45al} @dt=0@  z [LV] => VAR 0x555556c9f380 <e9979> {h32at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2: ASSIGNW 0x555556e40d10 <e10198> {h48ap} @dt=0@
    1:2:1: COND 0x555556e40c60 <e10196> {h48bc} @dt=0@
    1:2:1:1: VARREF 0x555556e4d8c0 <e11633#> {h48ar} @dt=0@  oe [RV] <- VAR 0x555556c9f680 <e9993> {h34as} @dt=0@  oe INPUT [VSTATIC]  PORT
    1:2:1:2: VARREF 0x555556e4d9e0 <e11636#> {h48be} @dt=0@  a [RV] <- VAR 0x555556c9f200 <e9972> {h31as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:3: COND 0x555556e40bb0 <e10194> {h49ao} @dt=0x555556d944e0@(G/w1)
    1:2:1:3:1: AND 0x555556e408f0 <e10187> {h49ah} @dt=0@
    1:2:1:3:1:1: VARREF 0x555556e4db00 <e11639#> {h49ae} @dt=0@  pe [RV] <- VAR 0x555556c9f800 <e10000> {h35as} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:3:1:2: VARREF 0x555556e4dc20 <e11642#> {h49aj} @dt=0@  ps [RV] <- VAR 0x555556c9f980 <e10007> {h36as} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:3:2: CONST 0x555556e3fa40 <e10188> {h49aq} @dt=0x555556d944e0@(G/w1)  1'h1
    1:2:1:3:3: COND 0x555556e40b00 <e10189> {h50ao} @dt=0x555556d944e0@(G/w1)
    1:2:1:3:3:1: AND 0x555556e40a50 <e10182> {h50ah} @dt=0@
    1:2:1:3:3:1:1: VARREF 0x555556e4dd40 <e11645#> {h50ae} @dt=0@  pe [RV] <- VAR 0x555556c9f800 <e10000> {h35as} @dt=0@  pe INPUT [VSTATIC]  PORT
    1:2:1:3:3:1:2: LOGNOT 0x555556e409a0 <e10168> {h50aj} @dt=0x555556d944e0@(G/w1)
    1:2:1:3:3:1:2:1: VARREF 0x555556e4de60 <e11648#> {h50ak} @dt=0@  ps [RV] <- VAR 0x555556c9f980 <e10007> {h36as} @dt=0@  ps INPUT [VSTATIC]  PORT
    1:2:1:3:3:2: CONST 0x555556e3fb80 <e10183> {h50aq} @dt=0x555556d944e0@(G/w1)  1'h0
    1:2:1:3:3:3: CONST 0x555556e3fcc0 <e10184> {h51be} @dt=0x555556d944e0@(G/w1)  1'bz
    1:2:2: VARREF 0x555556f02000 <e11651#> {h48al} @dt=0@  pad [LV] => VAR 0x555556c9ea80 <e9938> {h25as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1: MODULE 0x555556e4c120 <e11086> {i9ai}  la_ioanalog  L5 [LIB] [1ps]
    1:2: VAR 0x555556e52300 <e10211> {i11ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e51ad0 <e10212> {i11ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e3fe00 <e10213> {i11aw} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556e52480 <e10225> {i12ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e51c70 <e10223> {i12ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e5a000 <e10224> {i12ax} @dt=0x555556d23520@(G/w16)  16'h4e4f
    1:2: VAR 0x555556e52600 <e10237> {i13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e51e10 <e10235> {i13ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e5a140 <e10236> {i13ay} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2: VAR 0x555556e52780 <e10243> {i16as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e5c000 <e10242> {i16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e52900 <e10249> {i17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e5c1a0 <e10248> {i17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e52a80 <e10256> {i18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e5c340 <e10255> {i18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e52c00 <e10263> {i19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e5c4e0 <e10262> {i19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e52d80 <e10270> {i20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e5c680 <e10269> {i20as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e52f00 <e10301> {i21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e5cc30 <e10300> {i21al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e40f20 <e10298> {i21al}
    1:2:1:1:2: SUB 0x555556e40fd0 <e10289> {i21ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556e4ca20 <e11615#> {i21am} @dt=0@  RINGW [RV] <- VAR 0x555556e52600 <e10237> {i13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556e5a500 <e10281> {i21as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556e5a640 <e10290> {i21au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556e53080 <e10315> {i23as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e5cea0 <e10314> {i23as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e53200 <e10322> {i24at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e5d040 <e10321> {i24at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1: MODULE 0x555556e4c240 <e11087> {j9ai}  la_ioxtal  L5 [LIB] [1ps]
    1:2: VAR 0x555556e53380 <e10335> {j11ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e5d1e0 <e10336> {j11ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e5a780 <e10337> {j11aw} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556e53500 <e10349> {j12ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e5d380 <e10347> {j12ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e5a8c0 <e10348> {j12ax} @dt=0x555556d23520@(G/w16)  16'h4e4f
    1:2: VAR 0x555556e53680 <e10361> {j13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e5d520 <e10359> {j13ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e5aa00 <e10360> {j13ay} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2: VAR 0x555556e53800 <e10367> {j16as} @dt=0@  pad INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e5d6c0 <e10366> {j16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e53980 <e10373> {j17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e5d860 <e10372> {j17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e53b00 <e10380> {j18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e5da00 <e10379> {j18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e53c80 <e10387> {j19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e5dba0 <e10386> {j19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e53e00 <e10394> {j20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e5dd40 <e10393> {j20as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e66000 <e10425> {j21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e64340 <e10424> {j21al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e411e0 <e10422> {j21al}
    1:2:1:1:2: SUB 0x555556e41290 <e10413> {j21ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556e4cb40 <e11612#> {j21am} @dt=0@  RINGW [RV] <- VAR 0x555556e53680 <e10361> {j13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556e5adc0 <e10405> {j21as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556e5af00 <e10414> {j21au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556e66180 <e10439> {j23as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e645b0 <e10438> {j23as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e66300 <e10446> {j24at} @dt=0@  z OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e64750 <e10445> {j24at} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1: MODULE 0x555556e4c360 <e11088> {k10ai}  la_iovddio  L5 [LIB] [1ps]
    1:2: VAR 0x555556e66480 <e10459> {k12ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e648f0 <e10460> {k12ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e5b040 <e10461> {k12ax} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556e66600 <e10473> {k13ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e64a90 <e10471> {k13ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e5b180 <e10472> {k13ax} @dt=0x555556d23520@(G/w16)  16'h4e4f
    1:2: VAR 0x555556e66780 <e10485> {k14ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e64c30 <e10483> {k14ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e5b2c0 <e10484> {k14ay} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2: VAR 0x555556e66900 <e10491> {k17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e64dd0 <e10490> {k17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e66a80 <e10497> {k18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e64f70 <e10496> {k18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e66c00 <e10504> {k19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e65110 <e10503> {k19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e66d80 <e10511> {k20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e652b0 <e10510> {k20as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e66f00 <e10542> {k21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e65860 <e10541> {k21al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e414a0 <e10539> {k21al}
    1:2:1:1:2: SUB 0x555556e41550 <e10530> {k21ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556e4cc60 <e11609#> {k21am} @dt=0@  RINGW [RV] <- VAR 0x555556e66780 <e10485> {k14ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556e5b680 <e10522> {k21as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556e5b7c0 <e10531> {k21au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x555556e4c480 <e11089> {l10ai}  la_iovssio  L5 [LIB] [1ps]
    1:2: VAR 0x555556e67080 <e10562> {l12ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e65ad0 <e10563> {l12ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e5b900 <e10564> {l12ax} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556e67200 <e10576> {l13ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e65c70 <e10574> {l13ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e5ba40 <e10575> {l13ax} @dt=0x555556d23520@(G/w16)  16'h4e4f
    1:2: VAR 0x555556e67380 <e10588> {l14ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e65e10 <e10586> {l14ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e5bb80 <e10587> {l14ay} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2: VAR 0x555556e67500 <e10594> {l17as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e6c000 <e10593> {l17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e67680 <e10600> {l18as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e6c1a0 <e10599> {l18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e67800 <e10607> {l19as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e6c340 <e10606> {l19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e67980 <e10614> {l20as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e6c4e0 <e10613> {l20as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e67b00 <e10645> {l21ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e6ca90 <e10644> {l21al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e41760 <e10642> {l21al}
    1:2:1:1:2: SUB 0x555556e41810 <e10633> {l21ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556e4cd80 <e11606#> {l21am} @dt=0@  RINGW [RV] <- VAR 0x555556e67380 <e10588> {l14ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556e70000 <e10625> {l21as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556e70140 <e10634> {l21au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x555556e4c5a0 <e11090> {m10ai}  la_iovdd  L5 [LIB] [1ps]
    1:2: VAR 0x555556e67c80 <e10665> {m11ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e6cd00 <e10666> {m11ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e70280 <e10667> {m11ax} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556e67e00 <e10679> {m12ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e6cea0 <e10677> {m12ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e703c0 <e10678> {m12ax} @dt=0x555556d23520@(G/w16)  16'h4e4f
    1:2: VAR 0x555556e74000 <e10691> {m13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e6d040 <e10689> {m13ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e70500 <e10690> {m13ay} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2: VAR 0x555556e74180 <e10697> {m16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e6d1e0 <e10696> {m16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e74300 <e10703> {m17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e6d380 <e10702> {m17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e74480 <e10710> {m18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e6d520 <e10709> {m18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e74600 <e10717> {m19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e6d6c0 <e10716> {m19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e74780 <e10748> {m20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e6dc70 <e10747> {m20al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e41a20 <e10745> {m20al}
    1:2:1:1:2: SUB 0x555556e41ad0 <e10736> {m20ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556e4d200 <e11603#> {m20am} @dt=0@  RINGW [RV] <- VAR 0x555556e74000 <e10691> {m13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556e708c0 <e10728> {m20as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556e70a00 <e10737> {m20au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x555556e4c6c0 <e11091> {n10ai}  la_iovss  L5 [LIB] [1ps]
    1:2: VAR 0x555556e74900 <e10768> {n11ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e6dee0 <e10769> {n11ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e70b40 <e10770> {n11ax} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556e74a80 <e10782> {n12ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e780d0 <e10780> {n12ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e70c80 <e10781> {n12ax} @dt=0x555556d23520@(G/w16)  16'h4e4f
    1:2: VAR 0x555556e74c00 <e10794> {n13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e78270 <e10792> {n13ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e70dc0 <e10793> {n13ay} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2: VAR 0x555556e74d80 <e10800> {n16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e78410 <e10799> {n16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e74f00 <e10806> {n17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e785b0 <e10805> {n17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e75080 <e10813> {n18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e78750 <e10812> {n18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e75200 <e10820> {n19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e788f0 <e10819> {n19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e75380 <e10851> {n20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e78ea0 <e10850> {n20al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e41ce0 <e10848> {n20al}
    1:2:1:1:2: SUB 0x555556e41d90 <e10839> {n20ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556e4d0e0 <e11600#> {n20am} @dt=0@  RINGW [RV] <- VAR 0x555556e74c00 <e10794> {n13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556e71180 <e10831> {n20as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556e712c0 <e10840> {n20au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x555556e4c7e0 <e11092> {o9ai}  la_ioclamp  L5 [LIB] [1ps]
    1:2: VAR 0x555556e75500 <e10871> {o11ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e79110 <e10872> {o11ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e71400 <e10873> {o11ax} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556e75680 <e10885> {o12ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e792b0 <e10883> {o12ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e71540 <e10884> {o12ax} @dt=0x555556d23520@(G/w16)  16'h4e4f
    1:2: VAR 0x555556e75800 <e10897> {o13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e79450 <e10895> {o13ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e71680 <e10896> {o13ay} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2: VAR 0x555556e75980 <e10903> {o16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e795f0 <e10902> {o16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e75b00 <e10909> {o17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e79790 <e10908> {o17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e75c80 <e10916> {o18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e79930 <e10915> {o18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e75e00 <e10923> {o19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e79ad0 <e10922> {o19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e80000 <e10954> {o20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e7c0d0 <e10953> {o20al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e7e000 <e10951> {o20al}
    1:2:1:1:2: SUB 0x555556e7e0b0 <e10942> {o20ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556e4cfc0 <e11597#> {o20am} @dt=0@  RINGW [RV] <- VAR 0x555556e75800 <e10897> {o13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556e71a40 <e10934> {o20as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556e71b80 <e10943> {o20au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    1: MODULE 0x555556e4c900 <e11093#> {p10ai}  la_iopoc  L5 [LIB] [1ps]
    1:2: VAR 0x555556e80180 <e10974> {p11ap} @dt=0@  TYPE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e7c340 <e10975> {p11ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e71cc0 <e10976> {p11ax} @dt=0x555556c41450@(G/w56)  56'h44454641554c54
    1:2: VAR 0x555556e80300 <e10988> {p12ap} @dt=0@  SIDE [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e7c4e0 <e10986> {p12ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e71e00 <e10987> {p12ax} @dt=0x555556d23520@(G/w16)  16'h4e4f
    1:2: VAR 0x555556e80480 <e11000> {p13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1: BASICDTYPE 0x555556e7c680 <e10998> {p13ap} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2:3: CONST 0x555556e84000 <e10999> {p13ay} @dt=0x555556c40410@(G/swu32/4)  ?32?sh8
    1:2: VAR 0x555556e80600 <e11006> {p16as} @dt=0@  vdd INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e7c820 <e11005> {p16as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e80780 <e11012> {p17as} @dt=0@  vss INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e7c9c0 <e11011> {p17as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e80900 <e11019> {p18as} @dt=0@  vddio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e7cb60 <e11018> {p18as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e80a80 <e11026> {p19as} @dt=0@  vssio INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e7cd00 <e11025> {p19as} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e80c00 <e11057> {p20ax} @dt=0@  ioring INOUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e7d2b0 <e11056> {p20al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e7e2c0 <e11054> {p20al}
    1:2:1:1:2: SUB 0x555556e7e370 <e11045> {p20ar} @dt=0@
    1:2:1:1:2:1: VARREF 0x555556e4cea0 <e11594#> {p20am} @dt=0@  RINGW [RV] <- VAR 0x555556e80480 <e11000> {p13ap} @dt=0@  RINGW [VSTATIC]  GPARAM
    1:2:1:1:2:2: CONST 0x555556e843c0 <e11037> {p20as} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh1
    1:2:1:1:3: CONST 0x555556e84500 <e11046> {p20au} @dt=0x555556c401a0@(G/swu32/1)  ?32?sh0
    3: TYPETABLE 0x555556c36000 <e2> {a0aa}
		   logic  -> BASICDTYPE 0x555556d944e0 <e6324> {d101ap} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x555556d944e0 <e6324> {d101ap} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x555556cb09c0 <e307> {c31bl} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
		detailed  ->  BASICDTYPE 0x555556d23520 <e3988> {c169ap} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
		detailed  ->  BASICDTYPE 0x555556c401a0 <e15> {c16as} @dt=this@(G/swu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555556cb04e0 <e271> {c30bl} @dt=this@(G/swu32/2)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555556c400d0 <e10> {c16aq} @dt=this@(G/swu32/3)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555556c40410 <e30> {c16bf} @dt=this@(G/swu32/4)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555556e42410 <e9913> {h21ay} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555556cb0b60 <e321> {c32aq} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555556c41450 <e154> {c21bf} @dt=this@(G/w56)  logic [GENERIC] kwd=logic range=[55:0]
		detailed  ->  BASICDTYPE 0x555556cb0ea0 <e342> {c32bl} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556c400d0 <e10> {c16aq} @dt=this@(G/swu32/3)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556c401a0 <e15> {c16as} @dt=this@(G/swu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556c40410 <e30> {c16bf} @dt=this@(G/swu32/4)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556c41450 <e154> {c21bf} @dt=this@(G/w56)  logic [GENERIC] kwd=logic range=[55:0]
    3:1: BASICDTYPE 0x555556cb04e0 <e271> {c30bl} @dt=this@(G/swu32/2)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556cb09c0 <e307> {c31bl} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x555556cb0b60 <e321> {c32aq} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556cb0ea0 <e342> {c32bl} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555556d23520 <e3988> {c169ap} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x555556d944e0 <e6324> {d101ap} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x555556e42410 <e9913> {h21ay} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
    3: CONSTPOOL 0x555556c38000 <e6> {a0aa}
    3:1: MODULE 0x555556c3a000 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556c300f0 <e5> {a0aa}  @CONST-POOL@ [abovep=0] [cellp=0] [modp=0x555556c3a000]
