Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\FPGA_Xilinx\ISE\CCD\CCD_SH.v" into library work
Parsing module <CCD_SH>.
Analyzing Verilog file "E:\FPGA_Xilinx\ISE\CCD\CCD_MASTER.v" into library work
Parsing module <CCD_MASTER>.
Analyzing Verilog file "E:\FPGA_Xilinx\ISE\CCD\CCD_ICG.v" into library work
Parsing module <CCD_ICG>.
Analyzing Verilog file "E:\FPGA_Xilinx\ISE\CCD\UART_TX.v" into library work
Parsing module <UART_TX>.
Analyzing Verilog file "E:\FPGA_Xilinx\ISE\CCD\UART_RX.v" into library work
Parsing module <UART_RX>.
Analyzing Verilog file "E:\FPGA_Xilinx\ISE\CCD\CCD_Interface.v" into library work
Parsing module <CCD_Interface>.
Analyzing Verilog file "E:\FPGA_Xilinx\ISE\CCD\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.
WARNING:HDLCompiler:872 - "E:\FPGA_Xilinx\ISE\CCD\top.v" Line 78: Using initial value of sh_pulse since it is never assigned
WARNING:HDLCompiler:1127 - "E:\FPGA_Xilinx\ISE\CCD\top.v" Line 80: Assignment to SH_Pulse ignored, since the identifier is never used

Elaborating module <CCD_Interface>.

Elaborating module <CCD_MASTER>.

Elaborating module <CCD_ICG>.

Elaborating module <CCD_SH>.

Elaborating module <UART_TX(CLK_FRE=50,BAUD_RATE=921600)>.
WARNING:HDLCompiler:1127 - "E:\FPGA_Xilinx\ISE\CCD\top.v" Line 110: Assignment to tx_data_ready ignored, since the identifier is never used

Elaborating module <UART_RX(CLK_FRE=50,BAUD_RATE=921600)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "E:\FPGA_Xilinx\ISE\CCD\top.v".
INFO:Xst:3210 - "E:\FPGA_Xilinx\ISE\CCD\top.v" line 104: Output port <tx_data_ready> of the instance <tx_test> is unconnected or connected to loadless signal.
    Register <led_reg> equivalent to <rst_reg> has been removed
    Found 1-bit register for signal <rst_reg>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <top> synthesized.

Synthesizing Unit <CCD_Interface>.
    Related source file is "E:\FPGA_Xilinx\ISE\CCD\CCD_Interface.v".
    Summary:
	no macro.
Unit <CCD_Interface> synthesized.

Synthesizing Unit <CCD_MASTER>.
    Related source file is "E:\FPGA_Xilinx\ISE\CCD\CCD_MASTER.v".
        NUM_Div = 25
    Found 1-bit register for signal <clk_div2>.
    Found 1-bit register for signal <clk_div1>.
    Found 8-bit register for signal <cnt2>.
    Found 8-bit register for signal <cnt1>.
    Found 8-bit adder for signal <cnt1[7]_GND_3_o_add_1_OUT> created at line 37.
    Found 8-bit adder for signal <cnt2[7]_GND_3_o_add_6_OUT> created at line 57.
    Found 8-bit comparator greater for signal <cnt1[7]_GND_3_o_LessThan_1_o> created at line 36
    Found 8-bit comparator greater for signal <cnt1[7]_GND_3_o_LessThan_5_o> created at line 46
    Found 8-bit comparator greater for signal <cnt2[7]_GND_3_o_LessThan_6_o> created at line 56
    Found 8-bit comparator greater for signal <cnt2[7]_GND_3_o_LessThan_10_o> created at line 67
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <CCD_MASTER> synthesized.

Synthesizing Unit <CCD_ICG>.
    Related source file is "E:\FPGA_Xilinx\ISE\CCD\CCD_ICG.v".
    Found 32-bit register for signal <cnt>.
    Found 1-bit register for signal <ICG_reg>.
    Found 17-bit subtractor for signal <GND_5_o_GND_5_o_sub_4_OUT> created at line 43.
    Found 32-bit subtractor for signal <ICG_Period[31]_GND_5_o_sub_7_OUT> created at line 46.
    Found 17-bit adder for signal <n0085> created at line 42.
    Found 32-bit adder for signal <cnt[31]_GND_5_o_add_8_OUT> created at line 49.
WARNING:Xst:737 - Found 1-bit latch for signal <ICG_Pulse<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ICG_Pulse<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ICG_Period<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ICG_Period<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ICG_Period<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ICG_Period<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ICG_Period<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ICG_Period<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ICG_Period<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ICG_Period<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ICG_Period<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ICG_Period<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ICG_Period<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ICG_Period<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ICG_Period<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ICG_Period<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ICG_Period<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ICG_Period<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ICG_Period<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <n0005> created at line 43
    Found 32-bit comparator equal for signal <cnt[31]_ICG_Period[31]_equal_8_o> created at line 46
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred  19 Latch(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <CCD_ICG> synthesized.

Synthesizing Unit <CCD_SH>.
    Related source file is "E:\FPGA_Xilinx\ISE\CCD\CCD_SH.v".
    Found 16-bit register for signal <cnt>.
    Found 1-bit register for signal <SH_reg>.
    Found 17-bit subtractor for signal <GND_54_o_GND_54_o_sub_2_OUT> created at line 39.
    Found 17-bit subtractor for signal <GND_54_o_GND_54_o_sub_5_OUT> created at line 42.
    Found 16-bit adder for signal <cnt[15]_GND_54_o_add_6_OUT> created at line 45.
WARNING:Xst:737 - Found 1-bit latch for signal <SH_Pulse_num<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SH_Pulse_num<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <n0003> created at line 39
    Found 32-bit comparator equal for signal <GND_54_o_GND_54_o_equal_6_o> created at line 42
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   2 Latch(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <CCD_SH> synthesized.

Synthesizing Unit <UART_TX>.
    Related source file is "E:\FPGA_Xilinx\ISE\CCD\UART_TX.v".
        CLK_FRE = 50
        BAUD_RATE = 921600
    Found 1-bit register for signal <tx_reg>.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <tx_data_latch>.
    Found 3-bit register for signal <bit_cnt>.
    Found 16-bit register for signal <cycle_cnt>.
    Found 1-bit register for signal <tx_data_ready>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 10                                             |
    | Clock              | clk_50m (rising_edge)                          |
    | Reset              | start (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <cycle_cnt[15]_GND_87_o_add_4_OUT> created at line 56.
    Found 3-bit adder for signal <bit_cnt[2]_GND_87_o_add_46_OUT> created at line 148.
    Found 1-bit 8-to-1 multiplexer for signal <bit_cnt[2]_tx_data_latch[7]_Mux_13_o> created at line 86.
    Found 3-bit comparator not equal for signal <n0002> created at line 53
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UART_TX> synthesized.

Synthesizing Unit <UART_RX>.
    Related source file is "E:\FPGA_Xilinx\ISE\CCD\UART_RX.v".
        CLK_FRE = 50
        BAUD_RATE = 921600
    Found 16-bit register for signal <cycle_cnt>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <rx_bits>.
    Found 8-bit register for signal <rx_data>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <rx_d1>.
    Found 1-bit register for signal <rx_data_valid>.
    Found 1-bit register for signal <rx_d0>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 6                                              |
    | Outputs            | 9                                              |
    | Clock              | clk_50m (rising_edge)                          |
    | Reset              | start (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <cycle_cnt[15]_GND_89_o_add_5_OUT> created at line 79.
    Found 3-bit adder for signal <bit_cnt[2]_GND_89_o_add_11_OUT> created at line 90.
    Found 3-bit comparator not equal for signal <n0033> created at line 125
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UART_RX> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 13
 16-bit adder                                          : 3
 17-bit adder                                          : 1
 17-bit subtractor                                     : 3
 3-bit adder                                           : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 8-bit adder                                           : 2
# Registers                                            : 21
 1-bit register                                        : 10
 16-bit register                                       : 3
 3-bit register                                        : 2
 32-bit register                                       : 1
 8-bit register                                        : 5
# Latches                                              : 21
 1-bit latch                                           : 21
# Comparators                                          : 10
 3-bit comparator not equal                            : 2
 32-bit comparator equal                               : 2
 32-bit comparator greater                             : 2
 8-bit comparator greater                              : 4
# Multiplexers                                         : 20
 1-bit 2-to-1 multiplexer                              : 9
 1-bit 8-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1426 - The value init of the FF/Latch rst_reg hinder the constant cleaning in the block top.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <ICG_Pulse_15> (without init value) has a constant value of 0 in block <ICG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ICG_Pulse_4> (without init value) has a constant value of 1 in block <ICG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SH_Pulse_num_15> (without init value) has a constant value of 0 in block <SH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SH_Pulse_num_2> (without init value) has a constant value of 1 in block <SH>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <CCD_MASTER>.
The following registers are absorbed into counter <cnt2>: 1 register on signal <cnt2>.
The following registers are absorbed into counter <cnt1>: 1 register on signal <cnt1>.
Unit <CCD_MASTER> synthesized (advanced).

Synthesizing (advanced) Unit <UART_RX>.
The following registers are absorbed into counter <cycle_cnt>: 1 register on signal <cycle_cnt>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <UART_RX> synthesized (advanced).

Synthesizing (advanced) Unit <UART_TX>.
The following registers are absorbed into counter <cycle_cnt>: 1 register on signal <cycle_cnt>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <UART_TX> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 16-bit adder                                          : 1
 17-bit adder                                          : 1
 17-bit subtractor                                     : 3
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
# Counters                                             : 6
 16-bit up counter                                     : 2
 3-bit up counter                                      : 2
 8-bit up counter                                      : 2
# Registers                                            : 82
 Flip-Flops                                            : 82
# Comparators                                          : 10
 3-bit comparator not equal                            : 2
 32-bit comparator equal                               : 2
 32-bit comparator greater                             : 2
 8-bit comparator greater                              : 4
# Multiplexers                                         : 13
 1-bit 2-to-1 multiplexer                              : 8
 1-bit 8-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 2
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <ICG_Pulse_15> (without init value) has a constant value of 0 in block <CCD_ICG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ICG_Pulse_4> (without init value) has a constant value of 1 in block <CCD_ICG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SH_Pulse_num_15> (without init value) has a constant value of 0 in block <CCD_SH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SH_Pulse_num_2> (without init value) has a constant value of 1 in block <CCD_SH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch rst_reg hinder the constant cleaning in the block top.
   You should achieve better results by setting this init to 1.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <tx_test/FSM_0> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 011   | 11
 100   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <rx_test/FSM_1> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 000
 010   | 001
 011   | 011
 100   | 010
 101   | 110
-------------------
WARNING:Xst:1710 - FF/Latch <ICG_Period_0> (without init value) has a constant value of 0 in block <CCD_ICG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ICG_Period_1> (without init value) has a constant value of 1 in block <CCD_ICG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ICG_Period_2> (without init value) has a constant value of 0 in block <CCD_ICG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ICG_Period_3> (without init value) has a constant value of 1 in block <CCD_ICG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ICG_Period_4> (without init value) has a constant value of 0 in block <CCD_ICG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ICG_Period_5> (without init value) has a constant value of 0 in block <CCD_ICG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ICG_Period_7> (without init value) has a constant value of 1 in block <CCD_ICG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ICG_Period_8> (without init value) has a constant value of 1 in block <CCD_ICG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ICG_Period_6> (without init value) has a constant value of 1 in block <CCD_ICG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ICG_Period_9> (without init value) has a constant value of 0 in block <CCD_ICG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ICG_Period_10> (without init value) has a constant value of 0 in block <CCD_ICG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ICG_Period_11> (without init value) has a constant value of 1 in block <CCD_ICG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ICG_Period_12> (without init value) has a constant value of 1 in block <CCD_ICG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ICG_Period_13> (without init value) has a constant value of 1 in block <CCD_ICG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ICG_Period_14> (without init value) has a constant value of 0 in block <CCD_ICG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ICG_Period_15> (without init value) has a constant value of 0 in block <CCD_ICG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ICG_Period_16> (without init value) has a constant value of 0 in block <CCD_ICG>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <top> ...

Optimizing unit <CCD_MASTER> ...

Optimizing unit <CCD_ICG> ...

Optimizing unit <CCD_SH> ...

Optimizing unit <UART_TX> ...

Optimizing unit <UART_RX> ...
WARNING:Xst:2677 - Node <tx_test/tx_data_ready> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <ccd/MASTER/cnt1_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ccd/MASTER/cnt1_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ccd/MASTER/cnt1_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <rx_test/rx_data_valid> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <rx_test/state_FSM_FFd1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 5.
FlipFlop rst_reg has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 137
 Flip-Flops                                            : 137

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 447
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 76
#      LUT2                        : 23
#      LUT3                        : 76
#      LUT4                        : 4
#      LUT5                        : 36
#      LUT6                        : 25
#      MUXCY                       : 103
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 93
# FlipFlops/Latches                : 137
#      FD                          : 2
#      FDC                         : 102
#      FDCE                        : 30
#      FDP                         : 2
#      FDP_1                       : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 6
#      IBUF                        : 1
#      OBUF                        : 5

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             136  out of  11440     1%  
 Number of Slice LUTs:                  248  out of   5720     4%  
    Number used as Logic:               248  out of   5720     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    266
   Number with an unused Flip Flop:     130  out of    266    48%  
   Number with an unused LUT:            18  out of    266     6%  
   Number of fully used LUT-FF pairs:   118  out of    266    44%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                           7
 Number of bonded IOBs:                   7  out of    102     6%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------+------------------------+-------+
Clock Signal                             | Clock buffer(FF name)  | Load  |
-----------------------------------------+------------------------+-------+
clk_50m                                  | BUFGP                  | 87    |
CCD_Master_OBUF(ccd/MASTER/CCD_Master1:O)| BUFG(*)(ccd/ICG/cnt_31)| 50    |
-----------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.056ns (Maximum Frequency: 197.785MHz)
   Minimum input arrival time before clock: 3.144ns
   Maximum output required time after clock: 4.484ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50m'
  Clock period: 5.056ns (frequency: 197.785MHz)
  Total number of paths / destination ports: 2150 / 199
-------------------------------------------------------------------------
Delay:               2.528ns (Levels of Logic = 1)
  Source:            rst_reg (FF)
  Destination:       ccd/MASTER/cnt2_7 (FF)
  Source Clock:      clk_50m rising
  Destination Clock: clk_50m falling

  Data Path: rst_reg to ccd/MASTER/cnt2_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  rst_reg (rst_reg)
     INV:I->O              9   0.206   0.829  ccd/MASTER/rst_inv1_1_INV_0 (ccd/MASTER/rst_inv1)
     FDP_1:PRE                 0.430          ccd/MASTER/clk_div2
    ----------------------------------------
    Total                      2.528ns (1.083ns logic, 1.445ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CCD_Master_OBUF'
  Clock period: 3.967ns (frequency: 252.102MHz)
  Total number of paths / destination ports: 3099 / 50
-------------------------------------------------------------------------
Delay:               3.967ns (Levels of Logic = 9)
  Source:            ccd/ICG/cnt_1 (FF)
  Destination:       ccd/ICG/ICG_reg (FF)
  Source Clock:      CCD_Master_OBUF rising
  Destination Clock: CCD_Master_OBUF rising

  Data Path: ccd/ICG/cnt_1 to ccd/ICG/ICG_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.995  ccd/ICG/cnt_1 (ccd/ICG/cnt_1)
     LUT5:I0->O            1   0.203   0.000  ccd/ICG/Mcompar_n0005_lut<0> (ccd/ICG/Mcompar_n0005_lut<0>)
     MUXCY:S->O            1   0.172   0.000  ccd/ICG/Mcompar_n0005_cy<0> (ccd/ICG/Mcompar_n0005_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ccd/ICG/Mcompar_n0005_cy<1> (ccd/ICG/Mcompar_n0005_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ccd/ICG/Mcompar_n0005_cy<2> (ccd/ICG/Mcompar_n0005_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ccd/ICG/Mcompar_n0005_cy<3> (ccd/ICG/Mcompar_n0005_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ccd/ICG/Mcompar_n0005_cy<4> (ccd/ICG/Mcompar_n0005_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ccd/ICG/Mcompar_n0005_cy<5> (ccd/ICG/Mcompar_n0005_cy<5>)
     MUXCY:CI->O          33   0.213   1.534  ccd/ICG/Mcompar_n0005_cy<6> (ccd/ICG/Mcompar_n0005_cy<6>)
     LUT3:I0->O            1   0.205   0.000  ccd/ICG/ICG_reg_rstpot (ccd/ICG/ICG_reg_rstpot)
     FDC:D                     0.102          ccd/ICG/ICG_reg
    ----------------------------------------
    Total                      3.967ns (1.437ns logic, 2.530ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_50m'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              3.144ns (Levels of Logic = 3)
  Source:            UART_RXD (PAD)
  Destination:       rx_test/rx_bits_7 (FF)
  Destination Clock: clk_50m rising

  Data Path: UART_RXD to rx_test/rx_bits_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   0.830  UART_RXD_IBUF (UART_RXD_IBUF)
     LUT5:I4->O            1   0.205   0.580  rx_test/Mmux_rx_bits[7]_rx_pin_MUX_113_o11 (rx_test/rx_bits[7]_rx_pin_MUX_113_o)
     LUT3:I2->O            1   0.205   0.000  rx_test/rx_bits_7_dpot (rx_test/rx_bits_7_dpot)
     FDCE:D                    0.102          rx_test/rx_bits_7
    ----------------------------------------
    Total                      3.144ns (1.734ns logic, 1.410ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_50m'
  Total number of paths / destination ports: 4 / 3
-------------------------------------------------------------------------
Offset:              4.484ns (Levels of Logic = 2)
  Source:            ccd/MASTER/clk_div1 (FF)
  Destination:       CCD_Master (PAD)
  Source Clock:      clk_50m rising

  Data Path: ccd/MASTER/clk_div1 to CCD_Master
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.684  ccd/MASTER/clk_div1 (ccd/MASTER/clk_div1)
     LUT2:I0->O            1   0.203   0.579  ccd/MASTER/CCD_Master1 (CCD_Master_OBUF)
     OBUF:I->O                 2.571          CCD_Master_OBUF (CCD_Master)
    ----------------------------------------
    Total                      4.484ns (3.221ns logic, 1.263ns route)
                                       (71.8% logic, 28.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CCD_Master_OBUF'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            ccd/SH/SH_reg (FF)
  Destination:       CCD_SH (PAD)
  Source Clock:      CCD_Master_OBUF rising

  Data Path: ccd/SH/SH_reg to CCD_SH
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  ccd/SH/SH_reg (ccd/SH/SH_reg)
     OBUF:I->O                 2.571          CCD_SH_OBUF (CCD_SH)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CCD_Master_OBUF
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CCD_Master_OBUF|    3.967|         |         |         |
clk_50m        |    3.644|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_50m
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50m        |    4.926|         |    2.762|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.94 secs
 
--> 

Total memory usage is 228808 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   55 (   0 filtered)
Number of infos    :    2 (   0 filtered)

