INFO-FLOW: Workspace /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2 opened at Sun Feb 28 21:28:02 CST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 0.12 sec.
Execute       source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.19 sec.
Execute     source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 1.09 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.22 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_dataflow -default_channel=fifo 
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
Execute     config_dataflow -fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
Execute     config_dataflow -scalar_fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for scalar propagation only).
Execute     config_dataflow -start_fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for start propagation only).
Execute     config_dataflow -strict_mode=off 
Command   open_solution done; 1.69 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.11 sec.
Execute   create_clock -period 10 -name default 
Execute   config_dataflow -default_channel fifo -fifo_depth 2 -scalar_fifo_depth 2 -start_fifo_depth 2 -strict_mode off 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for scalar propagation only).
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for start propagation only).
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
Execute   source ./conv_v1.prj/solution2/directives.tcl 
Execute     set_directive_pipeline Systolic_Array_Conv/Row 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline Systolic_Array_Conv/Load_Line 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline Systolic_Array_Conv/Channel 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline Load_In/Inner 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline Load_W_ALL/Inner 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline Write_O_ALL/Inner 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline Load_In_ALL/Inner 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline PE/Inner 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline Drain_In/Inner 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline Drain_W/Inner 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline Read_In_buf_line/Inner 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline Read_In_buf_line/Inner 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline Read_In_buf_line/Inner 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline Read_W_buf/Inner 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline Write_C_buf/Inner 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline Read_In_buf_line/Inner_pad 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline Read_In_buf_line/Inner_norm 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'conv_v1.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling conv_v1.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       is_encrypted conv_v1.cpp 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/home/dzl/VOLUME/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "conv_v1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/conv_v1.pp.0.cpp" 
INFO-FLOW: exec /home/dzl/VOLUME/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/dzl/VOLUME/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E conv_v1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/autopilot -I /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/conv_v1.pp.0.cpp
Command       clang done; 1.97 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/conv_v1.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /home/dzl/VOLUME/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/conv_v1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.53 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/conv_v1.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/dzl/VOLUME/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/conv_v1.pp.0.cpp"  -o "/home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/dzl/VOLUME/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/dzl/VOLUME/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/autopilot -I /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/conv_v1.pp.0.cpp -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/useless.bc
Command       clang done; 1.57 sec.
INFO-FLOW: Done: GCC PP time: 4.1 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute       source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/conv_v1.pp.0.cpp std=gnu++98 -directive=/home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/dzl/VOLUME/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/.systemc_flag -quiet -fix-errors /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/conv_v1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/conv_v1.pp.0.cpp std=gnu++98 -directive=/home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/dzl/VOLUME/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/all.directive.json -quiet -fix-errors /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/conv_v1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.22 sec.
Execute       get_config_dataflow -strict_mode 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/conv_v1.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /home/dzl/VOLUME/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/tidy-3.1.conv_v1.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/conv_v1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/tidy-3.1.conv_v1.pp.0.cpp.out.log 2> /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/tidy-3.1.conv_v1.pp.0.cpp.err.log 
Command         ap_eval done; 0.19 sec.
Execute         source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr /home/dzl/VOLUME/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/conv_v1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/xilinx-legacy-rewriter.conv_v1.pp.0.cpp.out.log 2> /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/xilinx-legacy-rewriter.conv_v1.pp.0.cpp.err.log 
Command         ap_eval done; 0.39 sec.
Command       tidy_31 done; 0.61 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/conv_v1.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /home/dzl/VOLUME/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/conv_v1.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.23 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/conv_v1.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/dzl/VOLUME/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/conv_v1.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/conv_v1.bc" 
INFO-FLOW: exec /home/dzl/VOLUME/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/dzl/VOLUME/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/conv_v1.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/autopilot -I /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/conv_v1.bc
Command       clang done; 1.44 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/conv_v1.g.bc -hls-opt -except-internalize Systolic_Array_Conv -L/home/dzl/VOLUME/Xilinx/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/a.g 
Command       llvm-ld done; 1 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1744.637 ; gain = 1294.723 ; free physical = 10059 ; free virtual = 14531
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1744.637 ; gain = 1294.723 ; free physical = 10059 ; free virtual = 14531
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/a.pp.bc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.19 sec.
Execute         llvm-ld /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/a.pp.0.bc -disable-opt -L/home/dzl/VOLUME/Xilinx/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.72 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Systolic_Array_Conv -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/a.g.0.bc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.2 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1744.637 ; gain = 1294.723 ; free physical = 10047 ; free virtual = 14525
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/a.g.1.bc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.16 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/a.g.2.prechk.bc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1744.637 ; gain = 1294.723 ; free physical = 10044 ; free virtual = 14522
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/a.g.1.bc to /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/a.o.1.bc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row' (conv_v1.cpp:340) in function 'Systolic_Array_Conv' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_array' (conv_v1.cpp:179).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Write_O_ALL' (conv_v1.cpp:101).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Inner' (conv_v1.cpp:105) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Load_W_ALL' (conv_v1.cpp:68).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Load_In_ALL' (conv_v1.cpp:31).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Read_In_buf_line' (conv_v1.cpp:233).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Write_C_buf' (conv_v1.cpp:292).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Drain_W' (conv_v1.cpp:162).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Drain_In' (conv_v1.cpp:145).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE' (conv_v1.cpp:114).
WARNING: [XFORM 203-503] Cannot unroll loop 'Load_Line' (conv_v1.cpp:344) in function 'Systolic_Array_Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Channel' (conv_v1.cpp:351) in function 'Systolic_Array_Conv' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'Row' (conv_v1.cpp:203) in function 'PE_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Col' (conv_v1.cpp:205) in function 'PE_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Drain_In' (conv_v1.cpp:211) in function 'PE_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Drain_W' (conv_v1.cpp:215) in function 'PE_array' completely with a factor of 4.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (conv_v1.cpp:103) in function 'Write_O_ALL' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'Inner' (conv_v1.cpp:105) in function 'Write_O_ALL' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (conv_v1.cpp:106) in function 'Write_O_ALL' completely with a factor of 4.
WARNING: [XFORM 203-503] Cannot unroll loop 'Load_W_Out' (conv_v1.cpp:69) in function 'Load_W_ALL' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (conv_v1.cpp:71) in function 'Load_W_ALL' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (conv_v1.cpp:73) in function 'Load_W_ALL' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Inner' (conv_v1.cpp:75) in function 'Load_W_ALL' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (conv_v1.cpp:77) in function 'Load_W_ALL' completely with a factor of 4.
WARNING: [XFORM 203-503] Cannot unroll loop 'Load_In_Out' (conv_v1.cpp:32) in function 'Load_In_ALL' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (conv_v1.cpp:34) in function 'Load_In_ALL' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (conv_v1.cpp:36) in function 'Load_In_ALL' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Inner' (conv_v1.cpp:38) in function 'Load_In_ALL' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (conv_v1.cpp:40) in function 'Load_In_ALL' completely with a factor of 4.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (conv_v1.cpp:235) in function 'Read_In_buf_line' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Inner' (conv_v1.cpp:237) in function 'Read_In_buf_line' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-2' (conv_v1.cpp:243) in function 'Read_In_buf_line' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Inner_pad' (conv_v1.cpp:246) in function 'Read_In_buf_line' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Inner_norm' (conv_v1.cpp:251) in function 'Read_In_buf_line' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (conv_v1.cpp:293) in function 'Write_C_buf': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (conv_v1.cpp:295) in function 'Write_C_buf' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Inner' (conv_v1.cpp:297) in function 'Write_C_buf' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Drain_W_Out' (conv_v1.cpp:164) in function 'Drain_W' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (conv_v1.cpp:166) in function 'Drain_W' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (conv_v1.cpp:168) in function 'Drain_W' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Inner' (conv_v1.cpp:170) in function 'Drain_W' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Drain_In_Out' (conv_v1.cpp:147) in function 'Drain_In' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (conv_v1.cpp:149) in function 'Drain_In' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (conv_v1.cpp:151) in function 'Drain_In' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Inner' (conv_v1.cpp:153) in function 'Drain_In' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (conv_v1.cpp:119) in function 'PE' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (conv_v1.cpp:122) in function 'PE' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (conv_v1.cpp:124) in function 'PE' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Inner' (conv_v1.cpp:126) in function 'PE' completely: variable loop bound.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'In_inter' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'W_inter' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'O_inter' .
INFO: [XFORM 203-101] Partitioning array 'In_inter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'W_inter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'O_inter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'In_inter' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'W_inter' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'O_inter' in dimension 2 completely.
WARNING: [XFORM 203-713] Reading dataflow channel 'In_buf' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'In_buf' has read operations in process function 'Load_In_ALL'.
WARNING: [XFORM 203-713] Reading dataflow channel 'W_buf' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'W_buf' has read operations in process function 'Load_W_ALL'.
WARNING: [XFORM 203-713] All the elements of global array 'Out_buf' should be updated in process function 'Write_O_ALL', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'PE_array', detected/extracted 34 process function(s): 
	 'PE_array.entry141'
	 'Load_In_ALL'
	 'Load_W_ALL'
	 'PE21'
	 'PE_array_Block_.preheader.preheader640644_proc'
	 'PE22'
	 'PE_array_Block_.preheader.preheader640646_proc'
	 'PE23'
	 'PE_array_Block_.preheader.preheader640648_proc'
	 'PE24'
	 'PE_array_Block_.preheader.preheader640650_proc'
	 'PE25'
	 'PE26'
	 'PE27'
	 'PE28'
	 'PE_array_Block_.preheader.preheader640655_proc'
	 'PE29'
	 'PE30'
	 'PE31'
	 'PE32'
	 'PE_array_Block_.preheader.preheader640660_proc'
	 'PE33'
	 'PE34'
	 'PE35'
	 'PE36'
	 'Write_O_ALL'
	 'Drain_In37'
	 'Drain_In38'
	 'Drain_In39'
	 'Drain_In40'
	 'Drain_W41'
	 'Drain_W42'
	 'Drain_W43'
	 'Drain_W44'.
Command         transform done; 2.22 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/a.o.1.tmp.bc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/a.o.2.bc -f -phase presyn 
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 4 for loop 'Loop-0' (conv_v1.cpp:294:1) in function 'Write_C_buf'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 4) < AVE (= 5)) for loop 'Loop-0' (conv_v1.cpp:294:1) in function 'Write_C_buf'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv_v1.cpp:126:36) to (conv_v1.cpp:126:30) in function 'PE36'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv_v1.cpp:126:36) to (conv_v1.cpp:126:30) in function 'PE35'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv_v1.cpp:126:36) to (conv_v1.cpp:126:30) in function 'PE34'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv_v1.cpp:126:36) to (conv_v1.cpp:126:30) in function 'PE33'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv_v1.cpp:126:36) to (conv_v1.cpp:126:30) in function 'PE32'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv_v1.cpp:126:36) to (conv_v1.cpp:126:30) in function 'PE31'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv_v1.cpp:126:36) to (conv_v1.cpp:126:30) in function 'PE30'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv_v1.cpp:126:36) to (conv_v1.cpp:126:30) in function 'PE29'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv_v1.cpp:126:36) to (conv_v1.cpp:126:30) in function 'PE28'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv_v1.cpp:126:36) to (conv_v1.cpp:126:30) in function 'PE27'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv_v1.cpp:126:36) to (conv_v1.cpp:126:30) in function 'PE26'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv_v1.cpp:126:36) to (conv_v1.cpp:126:30) in function 'PE25'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv_v1.cpp:126:36) to (conv_v1.cpp:126:30) in function 'PE24'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv_v1.cpp:126:36) to (conv_v1.cpp:126:30) in function 'PE23'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv_v1.cpp:126:36) to (conv_v1.cpp:126:30) in function 'PE22'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv_v1.cpp:126:36) to (conv_v1.cpp:126:30) in function 'PE21'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Systolic_Array_Conv' (conv_v1.cpp:307)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Load_W_ALL' (conv_v1.cpp:68)...12 expression(s) balanced.
Command         transform done; 2.9 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1744.637 ; gain = 1294.723 ; free physical = 10018 ; free virtual = 14498
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/a.o.2.bc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (conv_v1.cpp:295:13) in function 'Write_C_buf' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv_v1.cpp:293:13) in function 'Write_C_buf'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Row' (conv_v1.cpp:340:31) in function 'Systolic_Array_Conv' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv_v1.cpp:235:14) in function 'Read_In_buf_line'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (conv_v1.cpp:243:14) in function 'Read_In_buf_line' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv_v1.cpp:124:14) in function 'PE36'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv_v1.cpp:122:22) in function 'PE36'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (conv_v1.cpp:119:18) in function 'PE36' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv_v1.cpp:124:14) in function 'PE35'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv_v1.cpp:122:22) in function 'PE35'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (conv_v1.cpp:119:18) in function 'PE35' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv_v1.cpp:124:14) in function 'PE34'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv_v1.cpp:122:22) in function 'PE34'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (conv_v1.cpp:119:18) in function 'PE34' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv_v1.cpp:124:14) in function 'PE33'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv_v1.cpp:122:22) in function 'PE33'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (conv_v1.cpp:119:18) in function 'PE33' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv_v1.cpp:124:14) in function 'PE32'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv_v1.cpp:122:22) in function 'PE32'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (conv_v1.cpp:119:18) in function 'PE32' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv_v1.cpp:124:14) in function 'PE31'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv_v1.cpp:122:22) in function 'PE31'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (conv_v1.cpp:119:18) in function 'PE31' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv_v1.cpp:124:14) in function 'PE30'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv_v1.cpp:122:22) in function 'PE30'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (conv_v1.cpp:119:18) in function 'PE30' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv_v1.cpp:124:14) in function 'PE29'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv_v1.cpp:122:22) in function 'PE29'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (conv_v1.cpp:119:18) in function 'PE29' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv_v1.cpp:124:14) in function 'PE28'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv_v1.cpp:122:22) in function 'PE28'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (conv_v1.cpp:119:18) in function 'PE28' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv_v1.cpp:124:14) in function 'PE27'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv_v1.cpp:122:22) in function 'PE27'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (conv_v1.cpp:119:18) in function 'PE27' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv_v1.cpp:124:14) in function 'PE26'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv_v1.cpp:122:22) in function 'PE26'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (conv_v1.cpp:119:18) in function 'PE26' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv_v1.cpp:124:14) in function 'PE25'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv_v1.cpp:122:22) in function 'PE25'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (conv_v1.cpp:119:18) in function 'PE25' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv_v1.cpp:124:14) in function 'PE24'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv_v1.cpp:122:22) in function 'PE24'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (conv_v1.cpp:119:18) in function 'PE24' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv_v1.cpp:124:14) in function 'PE23'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv_v1.cpp:122:22) in function 'PE23'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (conv_v1.cpp:119:18) in function 'PE23' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv_v1.cpp:124:14) in function 'PE22'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv_v1.cpp:122:22) in function 'PE22'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (conv_v1.cpp:119:18) in function 'PE22' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv_v1.cpp:124:14) in function 'PE21'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv_v1.cpp:122:22) in function 'PE21'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (conv_v1.cpp:119:18) in function 'PE21' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv_v1.cpp:73:14) in function 'Load_W_ALL'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv_v1.cpp:71:15) in function 'Load_W_ALL'.
INFO: [XFORM 203-541] Flattening a loop nest 'Load_W_Out' (conv_v1.cpp:69:47) in function 'Load_W_ALL'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv_v1.cpp:36:14) in function 'Load_In_ALL'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv_v1.cpp:34:15) in function 'Load_In_ALL'.
INFO: [XFORM 203-541] Flattening a loop nest 'Load_In_Out' (conv_v1.cpp:32:45) in function 'Load_In_ALL'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv_v1.cpp:168:14) in function 'Drain_W44'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv_v1.cpp:166:15) in function 'Drain_W44'.
INFO: [XFORM 203-541] Flattening a loop nest 'Drain_W_Out' (conv_v1.cpp:164:48) in function 'Drain_W44'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv_v1.cpp:168:14) in function 'Drain_W43'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv_v1.cpp:166:15) in function 'Drain_W43'.
INFO: [XFORM 203-541] Flattening a loop nest 'Drain_W_Out' (conv_v1.cpp:164:48) in function 'Drain_W43'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv_v1.cpp:168:14) in function 'Drain_W42'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv_v1.cpp:166:15) in function 'Drain_W42'.
INFO: [XFORM 203-541] Flattening a loop nest 'Drain_W_Out' (conv_v1.cpp:164:48) in function 'Drain_W42'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv_v1.cpp:168:14) in function 'Drain_W41'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv_v1.cpp:166:15) in function 'Drain_W41'.
INFO: [XFORM 203-541] Flattening a loop nest 'Drain_W_Out' (conv_v1.cpp:164:48) in function 'Drain_W41'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv_v1.cpp:151:14) in function 'Drain_In40'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv_v1.cpp:149:15) in function 'Drain_In40'.
INFO: [XFORM 203-541] Flattening a loop nest 'Drain_In_Out' (conv_v1.cpp:147:49) in function 'Drain_In40'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv_v1.cpp:151:14) in function 'Drain_In39'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv_v1.cpp:149:15) in function 'Drain_In39'.
INFO: [XFORM 203-541] Flattening a loop nest 'Drain_In_Out' (conv_v1.cpp:147:49) in function 'Drain_In39'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv_v1.cpp:151:14) in function 'Drain_In38'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv_v1.cpp:149:15) in function 'Drain_In38'.
INFO: [XFORM 203-541] Flattening a loop nest 'Drain_In_Out' (conv_v1.cpp:147:49) in function 'Drain_In38'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (conv_v1.cpp:151:14) in function 'Drain_In37'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv_v1.cpp:149:15) in function 'Drain_In37'.
INFO: [XFORM 203-541] Flattening a loop nest 'Drain_In_Out' (conv_v1.cpp:147:49) in function 'Drain_In37'.
WARNING: [HLS 200-466] Port 'W_ddr'() has different latency/depth on the same m_axi bundle:'gmem'
WARNING: [HLS 200-466] Port 'Out_ddr'() has different latency/depth on the same m_axi bundle:'gmem'
WARNING: [XFORM 203-631] Renaming function 'PE_array_Block_.preheader.preheader640660_proc' to 'PE_array_Block_.preh' (conv_v1.cpp:207:2)
WARNING: [XFORM 203-631] Renaming function 'PE_array_Block_.preheader.preheader640655_proc' to 'PE_array_Block_.preh.1' (conv_v1.cpp:207:2)
WARNING: [XFORM 203-631] Renaming function 'PE_array_Block_.preheader.preheader640650_proc' to 'PE_array_Block_.preh.2' (conv_v1.cpp:207:2)
WARNING: [XFORM 203-631] Renaming function 'PE_array_Block_.preheader.preheader640648_proc' to 'PE_array_Block_.preh.3' (conv_v1.cpp:207:2)
WARNING: [XFORM 203-631] Renaming function 'PE_array_Block_.preheader.preheader640646_proc' to 'PE_array_Block_.preh.4' (conv_v1.cpp:207:2)
WARNING: [XFORM 203-631] Renaming function 'PE_array_Block_.preheader.preheader640644_proc' to 'PE_array_Block_.preh.5' (conv_v1.cpp:207:2)
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'In_ddr' (conv_v1.cpp:253:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'W_ddr' (conv_v1.cpp:276:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'Out_buf' (conv_v1.cpp:108:5)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_buf' (conv_v1.cpp:301:8)
INFO: [HLS 200-472] Inferring partial write operation for 'W' (conv_v1.cpp:276:2)
INFO: [HLS 200-472] Inferring partial write operation for 'In_buf' (conv_v1.cpp:239:2)
INFO: [HLS 200-472] Inferring partial write operation for 'In_buf' (conv_v1.cpp:248:2)
INFO: [HLS 200-472] Inferring partial write operation for 'In_buf' (conv_v1.cpp:253:2)
INFO: [XFORM 203-714] Function 'PE_array' failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  (conv_v1.cpp:188:1), pipe: (conv_v1.cpp:352:1). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
INFO: [XFORM 203-714] Function 'PE_array' failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  (conv_v1.cpp:188:1), pipe: (conv_v1.cpp:341:1). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
INFO: [XFORM 203-714] Function 'PE_array' failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  (conv_v1.cpp:188:1), pipe: (conv_v1.cpp:345:1). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
Command         transform done; 5.92 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1744.637 ; gain = 1294.723 ; free physical = 9670 ; free virtual = 14150
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 12.36 sec.
Command     elaborate done; 20.27 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Systolic_Array_Conv' ...
Execute       ap_set_top_model Systolic_Array_Conv 
WARNING: [SYN 201-103] Legalizing function name 'PE_array.entry6' to 'PE_array_entry6'.
WARNING: [SYN 201-103] Legalizing function name 'PE_array.entry141' to 'PE_array_entry141'.
WARNING: [SYN 201-103] Legalizing function name 'PE_array_Block_.preh.5' to 'PE_array_Block_preh_5'.
WARNING: [SYN 201-103] Legalizing function name 'PE_array_Block_.preh.4' to 'PE_array_Block_preh_4'.
WARNING: [SYN 201-103] Legalizing function name 'PE_array_Block_.preh.3' to 'PE_array_Block_preh_3'.
WARNING: [SYN 201-103] Legalizing function name 'PE_array_Block_.preh.2' to 'PE_array_Block_preh_2'.
WARNING: [SYN 201-103] Legalizing function name 'PE_array_Block_.preh.1' to 'PE_array_Block_preh_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_array_Block_.preh' to 'PE_array_Block_preh'.
Execute       get_model_list Systolic_Array_Conv -filter all-wo-channel -topdown 
Execute       preproc_iomode -model Systolic_Array_Conv 
Execute       preproc_iomode -model Write_C_buf 
Execute       preproc_iomode -model PE_array 
Execute       preproc_iomode -model Drain_W44 
Execute       preproc_iomode -model Drain_W43 
Execute       preproc_iomode -model Drain_W42 
Execute       preproc_iomode -model Drain_W41 
Execute       preproc_iomode -model Drain_In40 
Execute       preproc_iomode -model Drain_In39 
Execute       preproc_iomode -model Drain_In38 
Execute       preproc_iomode -model Drain_In37 
Execute       preproc_iomode -model Write_O_ALL 
Execute       preproc_iomode -model PE36 
Execute       preproc_iomode -model PE35 
Execute       preproc_iomode -model PE34 
Execute       preproc_iomode -model PE33 
Execute       preproc_iomode -model PE_array_Block_.preh 
Execute       preproc_iomode -model PE32 
Execute       preproc_iomode -model PE31 
Execute       preproc_iomode -model PE30 
Execute       preproc_iomode -model PE29 
Execute       preproc_iomode -model PE_array_Block_.preh.1 
Execute       preproc_iomode -model PE28 
Execute       preproc_iomode -model PE27 
Execute       preproc_iomode -model PE26 
Execute       preproc_iomode -model PE25 
Execute       preproc_iomode -model PE_array_Block_.preh.2 
Execute       preproc_iomode -model PE24 
Execute       preproc_iomode -model PE_array_Block_.preh.3 
Execute       preproc_iomode -model PE23 
Execute       preproc_iomode -model PE_array_Block_.preh.4 
Execute       preproc_iomode -model PE22 
Execute       preproc_iomode -model PE_array_Block_.preh.5 
Execute       preproc_iomode -model PE21 
Execute       preproc_iomode -model Load_W_ALL 
Execute       preproc_iomode -model Load_In_ALL 
Execute       preproc_iomode -model PE_array.entry141 
Execute       preproc_iomode -model PE_array.entry6 
Execute       preproc_iomode -model Read_In_buf_line 
Execute       preproc_iomode -model Read_W_buf 
Execute       get_model_list Systolic_Array_Conv -filter all-wo-channel 
INFO-FLOW: Model list for configure: Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv
INFO-FLOW: Configuring Module : Read_W_buf ...
Execute       set_default_model Read_W_buf 
Execute       apply_spec_resource_limit Read_W_buf 
INFO-FLOW: Configuring Module : Read_In_buf_line ...
Execute       set_default_model Read_In_buf_line 
Execute       apply_spec_resource_limit Read_In_buf_line 
INFO-FLOW: Configuring Module : PE_array.entry6 ...
Execute       set_default_model PE_array.entry6 
Execute       apply_spec_resource_limit PE_array.entry6 
INFO-FLOW: Configuring Module : PE_array.entry141 ...
Execute       set_default_model PE_array.entry141 
Execute       apply_spec_resource_limit PE_array.entry141 
INFO-FLOW: Configuring Module : Load_In_ALL ...
Execute       set_default_model Load_In_ALL 
Execute       apply_spec_resource_limit Load_In_ALL 
INFO-FLOW: Configuring Module : Load_W_ALL ...
Execute       set_default_model Load_W_ALL 
Execute       apply_spec_resource_limit Load_W_ALL 
INFO-FLOW: Configuring Module : PE21 ...
Execute       set_default_model PE21 
Execute       apply_spec_resource_limit PE21 
INFO-FLOW: Configuring Module : PE_array_Block_.preh.5 ...
Execute       set_default_model PE_array_Block_.preh.5 
Execute       apply_spec_resource_limit PE_array_Block_.preh.5 
INFO-FLOW: Configuring Module : PE22 ...
Execute       set_default_model PE22 
Execute       apply_spec_resource_limit PE22 
INFO-FLOW: Configuring Module : PE_array_Block_.preh.4 ...
Execute       set_default_model PE_array_Block_.preh.4 
Execute       apply_spec_resource_limit PE_array_Block_.preh.4 
INFO-FLOW: Configuring Module : PE23 ...
Execute       set_default_model PE23 
Execute       apply_spec_resource_limit PE23 
INFO-FLOW: Configuring Module : PE_array_Block_.preh.3 ...
Execute       set_default_model PE_array_Block_.preh.3 
Execute       apply_spec_resource_limit PE_array_Block_.preh.3 
INFO-FLOW: Configuring Module : PE24 ...
Execute       set_default_model PE24 
Execute       apply_spec_resource_limit PE24 
INFO-FLOW: Configuring Module : PE_array_Block_.preh.2 ...
Execute       set_default_model PE_array_Block_.preh.2 
Execute       apply_spec_resource_limit PE_array_Block_.preh.2 
INFO-FLOW: Configuring Module : PE25 ...
Execute       set_default_model PE25 
Execute       apply_spec_resource_limit PE25 
INFO-FLOW: Configuring Module : PE26 ...
Execute       set_default_model PE26 
Execute       apply_spec_resource_limit PE26 
INFO-FLOW: Configuring Module : PE27 ...
Execute       set_default_model PE27 
Execute       apply_spec_resource_limit PE27 
INFO-FLOW: Configuring Module : PE28 ...
Execute       set_default_model PE28 
Execute       apply_spec_resource_limit PE28 
INFO-FLOW: Configuring Module : PE_array_Block_.preh.1 ...
Execute       set_default_model PE_array_Block_.preh.1 
Execute       apply_spec_resource_limit PE_array_Block_.preh.1 
INFO-FLOW: Configuring Module : PE29 ...
Execute       set_default_model PE29 
Execute       apply_spec_resource_limit PE29 
INFO-FLOW: Configuring Module : PE30 ...
Execute       set_default_model PE30 
Execute       apply_spec_resource_limit PE30 
INFO-FLOW: Configuring Module : PE31 ...
Execute       set_default_model PE31 
Execute       apply_spec_resource_limit PE31 
INFO-FLOW: Configuring Module : PE32 ...
Execute       set_default_model PE32 
Execute       apply_spec_resource_limit PE32 
INFO-FLOW: Configuring Module : PE_array_Block_.preh ...
Execute       set_default_model PE_array_Block_.preh 
Execute       apply_spec_resource_limit PE_array_Block_.preh 
INFO-FLOW: Configuring Module : PE33 ...
Execute       set_default_model PE33 
Execute       apply_spec_resource_limit PE33 
INFO-FLOW: Configuring Module : PE34 ...
Execute       set_default_model PE34 
Execute       apply_spec_resource_limit PE34 
INFO-FLOW: Configuring Module : PE35 ...
Execute       set_default_model PE35 
Execute       apply_spec_resource_limit PE35 
INFO-FLOW: Configuring Module : PE36 ...
Execute       set_default_model PE36 
Execute       apply_spec_resource_limit PE36 
INFO-FLOW: Configuring Module : Write_O_ALL ...
Execute       set_default_model Write_O_ALL 
Execute       apply_spec_resource_limit Write_O_ALL 
INFO-FLOW: Configuring Module : Drain_In37 ...
Execute       set_default_model Drain_In37 
Execute       apply_spec_resource_limit Drain_In37 
INFO-FLOW: Configuring Module : Drain_In38 ...
Execute       set_default_model Drain_In38 
Execute       apply_spec_resource_limit Drain_In38 
INFO-FLOW: Configuring Module : Drain_In39 ...
Execute       set_default_model Drain_In39 
Execute       apply_spec_resource_limit Drain_In39 
INFO-FLOW: Configuring Module : Drain_In40 ...
Execute       set_default_model Drain_In40 
Execute       apply_spec_resource_limit Drain_In40 
INFO-FLOW: Configuring Module : Drain_W41 ...
Execute       set_default_model Drain_W41 
Execute       apply_spec_resource_limit Drain_W41 
INFO-FLOW: Configuring Module : Drain_W42 ...
Execute       set_default_model Drain_W42 
Execute       apply_spec_resource_limit Drain_W42 
INFO-FLOW: Configuring Module : Drain_W43 ...
Execute       set_default_model Drain_W43 
Execute       apply_spec_resource_limit Drain_W43 
INFO-FLOW: Configuring Module : Drain_W44 ...
Execute       set_default_model Drain_W44 
Execute       apply_spec_resource_limit Drain_W44 
INFO-FLOW: Configuring Module : PE_array ...
Execute       set_default_model PE_array 
Execute       apply_spec_resource_limit PE_array 
INFO-FLOW: Configuring Module : Write_C_buf ...
Execute       set_default_model Write_C_buf 
Execute       apply_spec_resource_limit Write_C_buf 
INFO-FLOW: Configuring Module : Systolic_Array_Conv ...
Execute       set_default_model Systolic_Array_Conv 
Execute       apply_spec_resource_limit Systolic_Array_Conv 
INFO-FLOW: Model list for preprocess: Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv
INFO-FLOW: Preprocessing Module: Read_W_buf ...
Execute       set_default_model Read_W_buf 
Execute       cdfg_preprocess -model Read_W_buf 
Execute       rtl_gen_preprocess Read_W_buf 
INFO-FLOW: Preprocessing Module: Read_In_buf_line ...
Execute       set_default_model Read_In_buf_line 
Execute       cdfg_preprocess -model Read_In_buf_line 
Execute       rtl_gen_preprocess Read_In_buf_line 
INFO-FLOW: Preprocessing Module: PE_array.entry6 ...
Execute       set_default_model PE_array.entry6 
Execute       cdfg_preprocess -model PE_array.entry6 
Execute       rtl_gen_preprocess PE_array.entry6 
INFO-FLOW: Preprocessing Module: PE_array.entry141 ...
Execute       set_default_model PE_array.entry141 
Execute       cdfg_preprocess -model PE_array.entry141 
Execute       rtl_gen_preprocess PE_array.entry141 
INFO-FLOW: Preprocessing Module: Load_In_ALL ...
Execute       set_default_model Load_In_ALL 
Execute       cdfg_preprocess -model Load_In_ALL 
Execute       rtl_gen_preprocess Load_In_ALL 
INFO-FLOW: Preprocessing Module: Load_W_ALL ...
Execute       set_default_model Load_W_ALL 
Execute       cdfg_preprocess -model Load_W_ALL 
Execute       rtl_gen_preprocess Load_W_ALL 
INFO-FLOW: Preprocessing Module: PE21 ...
Execute       set_default_model PE21 
Execute       cdfg_preprocess -model PE21 
Execute       rtl_gen_preprocess PE21 
INFO-FLOW: Preprocessing Module: PE_array_Block_.preh.5 ...
Execute       set_default_model PE_array_Block_.preh.5 
Execute       cdfg_preprocess -model PE_array_Block_.preh.5 
Execute       rtl_gen_preprocess PE_array_Block_.preh.5 
INFO-FLOW: Preprocessing Module: PE22 ...
Execute       set_default_model PE22 
Execute       cdfg_preprocess -model PE22 
Execute       rtl_gen_preprocess PE22 
INFO-FLOW: Preprocessing Module: PE_array_Block_.preh.4 ...
Execute       set_default_model PE_array_Block_.preh.4 
Execute       cdfg_preprocess -model PE_array_Block_.preh.4 
Execute       rtl_gen_preprocess PE_array_Block_.preh.4 
INFO-FLOW: Preprocessing Module: PE23 ...
Execute       set_default_model PE23 
Execute       cdfg_preprocess -model PE23 
Execute       rtl_gen_preprocess PE23 
INFO-FLOW: Preprocessing Module: PE_array_Block_.preh.3 ...
Execute       set_default_model PE_array_Block_.preh.3 
Execute       cdfg_preprocess -model PE_array_Block_.preh.3 
Execute       rtl_gen_preprocess PE_array_Block_.preh.3 
INFO-FLOW: Preprocessing Module: PE24 ...
Execute       set_default_model PE24 
Execute       cdfg_preprocess -model PE24 
Execute       rtl_gen_preprocess PE24 
INFO-FLOW: Preprocessing Module: PE_array_Block_.preh.2 ...
Execute       set_default_model PE_array_Block_.preh.2 
Execute       cdfg_preprocess -model PE_array_Block_.preh.2 
Execute       rtl_gen_preprocess PE_array_Block_.preh.2 
INFO-FLOW: Preprocessing Module: PE25 ...
Execute       set_default_model PE25 
Execute       cdfg_preprocess -model PE25 
Execute       rtl_gen_preprocess PE25 
INFO-FLOW: Preprocessing Module: PE26 ...
Execute       set_default_model PE26 
Execute       cdfg_preprocess -model PE26 
Execute       rtl_gen_preprocess PE26 
INFO-FLOW: Preprocessing Module: PE27 ...
Execute       set_default_model PE27 
Execute       cdfg_preprocess -model PE27 
Execute       rtl_gen_preprocess PE27 
INFO-FLOW: Preprocessing Module: PE28 ...
Execute       set_default_model PE28 
Execute       cdfg_preprocess -model PE28 
Execute       rtl_gen_preprocess PE28 
INFO-FLOW: Preprocessing Module: PE_array_Block_.preh.1 ...
Execute       set_default_model PE_array_Block_.preh.1 
Execute       cdfg_preprocess -model PE_array_Block_.preh.1 
Execute       rtl_gen_preprocess PE_array_Block_.preh.1 
INFO-FLOW: Preprocessing Module: PE29 ...
Execute       set_default_model PE29 
Execute       cdfg_preprocess -model PE29 
Execute       rtl_gen_preprocess PE29 
INFO-FLOW: Preprocessing Module: PE30 ...
Execute       set_default_model PE30 
Execute       cdfg_preprocess -model PE30 
Execute       rtl_gen_preprocess PE30 
INFO-FLOW: Preprocessing Module: PE31 ...
Execute       set_default_model PE31 
Execute       cdfg_preprocess -model PE31 
Execute       rtl_gen_preprocess PE31 
INFO-FLOW: Preprocessing Module: PE32 ...
Execute       set_default_model PE32 
Execute       cdfg_preprocess -model PE32 
Execute       rtl_gen_preprocess PE32 
INFO-FLOW: Preprocessing Module: PE_array_Block_.preh ...
Execute       set_default_model PE_array_Block_.preh 
Execute       cdfg_preprocess -model PE_array_Block_.preh 
Execute       rtl_gen_preprocess PE_array_Block_.preh 
INFO-FLOW: Preprocessing Module: PE33 ...
Execute       set_default_model PE33 
Execute       cdfg_preprocess -model PE33 
Execute       rtl_gen_preprocess PE33 
INFO-FLOW: Preprocessing Module: PE34 ...
Execute       set_default_model PE34 
Execute       cdfg_preprocess -model PE34 
Execute       rtl_gen_preprocess PE34 
INFO-FLOW: Preprocessing Module: PE35 ...
Execute       set_default_model PE35 
Execute       cdfg_preprocess -model PE35 
Execute       rtl_gen_preprocess PE35 
INFO-FLOW: Preprocessing Module: PE36 ...
Execute       set_default_model PE36 
Execute       cdfg_preprocess -model PE36 
Execute       rtl_gen_preprocess PE36 
INFO-FLOW: Preprocessing Module: Write_O_ALL ...
Execute       set_default_model Write_O_ALL 
Execute       cdfg_preprocess -model Write_O_ALL 
Execute       rtl_gen_preprocess Write_O_ALL 
INFO-FLOW: Preprocessing Module: Drain_In37 ...
Execute       set_default_model Drain_In37 
Execute       cdfg_preprocess -model Drain_In37 
Execute       rtl_gen_preprocess Drain_In37 
INFO-FLOW: Preprocessing Module: Drain_In38 ...
Execute       set_default_model Drain_In38 
Execute       cdfg_preprocess -model Drain_In38 
Execute       rtl_gen_preprocess Drain_In38 
INFO-FLOW: Preprocessing Module: Drain_In39 ...
Execute       set_default_model Drain_In39 
Execute       cdfg_preprocess -model Drain_In39 
Execute       rtl_gen_preprocess Drain_In39 
INFO-FLOW: Preprocessing Module: Drain_In40 ...
Execute       set_default_model Drain_In40 
Execute       cdfg_preprocess -model Drain_In40 
Execute       rtl_gen_preprocess Drain_In40 
INFO-FLOW: Preprocessing Module: Drain_W41 ...
Execute       set_default_model Drain_W41 
Execute       cdfg_preprocess -model Drain_W41 
Execute       rtl_gen_preprocess Drain_W41 
INFO-FLOW: Preprocessing Module: Drain_W42 ...
Execute       set_default_model Drain_W42 
Execute       cdfg_preprocess -model Drain_W42 
Execute       rtl_gen_preprocess Drain_W42 
INFO-FLOW: Preprocessing Module: Drain_W43 ...
Execute       set_default_model Drain_W43 
Execute       cdfg_preprocess -model Drain_W43 
Execute       rtl_gen_preprocess Drain_W43 
INFO-FLOW: Preprocessing Module: Drain_W44 ...
Execute       set_default_model Drain_W44 
Execute       cdfg_preprocess -model Drain_W44 
Execute       rtl_gen_preprocess Drain_W44 
INFO-FLOW: Preprocessing Module: PE_array ...
Execute       set_default_model PE_array 
Execute       cdfg_preprocess -model PE_array 
Execute       rtl_gen_preprocess PE_array 
INFO-FLOW: Preprocessing Module: Write_C_buf ...
Execute       set_default_model Write_C_buf 
Execute       cdfg_preprocess -model Write_C_buf 
Execute       rtl_gen_preprocess Write_C_buf 
INFO-FLOW: Preprocessing Module: Systolic_Array_Conv ...
Execute       set_default_model Systolic_Array_Conv 
Execute       cdfg_preprocess -model Systolic_Array_Conv 
Execute       rtl_gen_preprocess Systolic_Array_Conv 
INFO-FLOW: Model list for synthesis: Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Read_W_buf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Read_W_buf 
Execute       schedule -model Read_W_buf 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Inner'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.41 seconds; current allocated memory: 565.241 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Read_W_buf.verbose.sched.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Read_W_buf.sched.adb -f 
INFO-FLOW: Finish scheduling Read_W_buf.
Execute       set_default_model Read_W_buf 
Execute       bind -model Read_W_buf 
BIND OPTION: model=Read_W_buf
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 565.394 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Read_W_buf.verbose.bind.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Read_W_buf.bind.adb -f 
INFO-FLOW: Finish binding Read_W_buf.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Read_In_buf_line' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Read_In_buf_line 
Execute       schedule -model Read_In_buf_line 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Inner_norm'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'Inner_pad'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L_Inner'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 566.233 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Read_In_buf_line.verbose.sched.rpt 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Read_In_buf_line.sched.adb -f 
INFO-FLOW: Finish scheduling Read_In_buf_line.
Execute       set_default_model Read_In_buf_line 
Execute       bind -model Read_In_buf_line 
BIND OPTION: model=Read_In_buf_line
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 567.289 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Read_In_buf_line.verbose.bind.rpt 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Read_In_buf_line.bind.adb -f 
INFO-FLOW: Finish binding Read_In_buf_line.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_array_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE_array.entry6 
Execute       schedule -model PE_array.entry6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 567.590 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_entry6.verbose.sched.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_entry6.sched.adb -f 
INFO-FLOW: Finish scheduling PE_array.entry6.
Execute       set_default_model PE_array.entry6 
Execute       bind -model PE_array.entry6 
BIND OPTION: model=PE_array.entry6
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 567.648 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_entry6.verbose.bind.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_entry6.bind.adb -f 
INFO-FLOW: Finish binding PE_array.entry6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_array_entry141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE_array.entry141 
Execute       schedule -model PE_array.entry141 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 567.736 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_entry141.verbose.sched.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_entry141.sched.adb -f 
INFO-FLOW: Finish scheduling PE_array.entry141.
Execute       set_default_model PE_array.entry141 
Execute       bind -model PE_array.entry141 
BIND OPTION: model=PE_array.entry141
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 567.933 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_entry141.verbose.bind.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_entry141.bind.adb -f 
INFO-FLOW: Finish binding PE_array.entry141.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Load_In_ALL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Load_In_ALL 
Execute       schedule -model Load_In_ALL 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Load_In_Out_L_Inner'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('tmp', conv_v1.cpp:43->conv_v1.cpp:179) on array 'In_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'In_buf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 568.506 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Load_In_ALL.verbose.sched.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Load_In_ALL.sched.adb -f 
INFO-FLOW: Finish scheduling Load_In_ALL.
Execute       set_default_model Load_In_ALL 
Execute       bind -model Load_In_ALL 
BIND OPTION: model=Load_In_ALL
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 569.382 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Load_In_ALL.verbose.bind.rpt 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Load_In_ALL.bind.adb -f 
INFO-FLOW: Finish binding Load_In_ALL.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Load_W_ALL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Load_W_ALL 
Execute       schedule -model Load_W_ALL 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Load_W_Out_L_Inner'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('tmp', conv_v1.cpp:78) on array 'W_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'W_buf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 569.913 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Load_W_ALL.verbose.sched.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Load_W_ALL.sched.adb -f 
INFO-FLOW: Finish scheduling Load_W_ALL.
Execute       set_default_model Load_W_ALL 
Execute       bind -model Load_W_ALL 
BIND OPTION: model=Load_W_ALL
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 570.473 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Load_W_ALL.verbose.bind.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Load_W_ALL.bind.adb -f 
INFO-FLOW: Finish binding Load_W_ALL.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE21 
Execute       schedule -model PE21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_L_Inner'.
WARNING: [SCHED 204-68] The II Violation in module 'PE21' (Loop: L_L_Inner): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('O_temp', conv_v1.cpp:130) and 'fadd' operation ('O_temp', conv_v1.cpp:131).
WARNING: [SCHED 204-68] The II Violation in module 'PE21' (Loop: L_L_Inner): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('O_temp', conv_v1.cpp:130) and 'fadd' operation ('O_temp', conv_v1.cpp:131).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 8.
WARNING: [SCHED 204-21] Estimated clock period (13.323ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE21' consists of the following:
	'fadd' operation ('O_temp', conv_v1.cpp:131) [105]  (6.44 ns)
	'select' operation ('O_temp', conv_v1.cpp:130) [106]  (0.449 ns)
	'phi' operation ('O_temp') with incoming values : ('O_temp', conv_v1.cpp:130) [91]  (0 ns)
	'fadd' operation ('O_temp', conv_v1.cpp:131) [105]  (6.44 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.39 sec.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 570.893 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE21.verbose.sched.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE21.sched.adb -f 
INFO-FLOW: Finish scheduling PE21.
Execute       set_default_model PE21 
Execute       bind -model PE21 
BIND OPTION: model=PE21
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 571.324 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE21.verbose.bind.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE21.bind.adb -f 
INFO-FLOW: Finish binding PE21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_array_Block_preh_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE_array_Block_.preh.5 
Execute       schedule -model PE_array_Block_.preh.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 571.380 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_5.verbose.sched.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_5.sched.adb -f 
INFO-FLOW: Finish scheduling PE_array_Block_.preh.5.
Execute       set_default_model PE_array_Block_.preh.5 
Execute       bind -model PE_array_Block_.preh.5 
BIND OPTION: model=PE_array_Block_.preh.5
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 571.434 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_5.verbose.bind.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_5.bind.adb -f 
INFO-FLOW: Finish binding PE_array_Block_.preh.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE22 
Execute       schedule -model PE22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_L_Inner'.
WARNING: [SCHED 204-68] The II Violation in module 'PE22' (Loop: L_L_Inner): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) and 'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207).
WARNING: [SCHED 204-68] The II Violation in module 'PE22' (Loop: L_L_Inner): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) and 'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 8.
WARNING: [SCHED 204-21] Estimated clock period (13.323ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE22' consists of the following:
	'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207) [103]  (6.44 ns)
	'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) [104]  (0.449 ns)
	'phi' operation ('O_temp') with incoming values : ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) [89]  (0 ns)
	'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207) [103]  (6.44 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.44 sec.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 571.699 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE22.verbose.sched.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE22.sched.adb -f 
INFO-FLOW: Finish scheduling PE22.
Execute       set_default_model PE22 
Execute       bind -model PE22 
BIND OPTION: model=PE22
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 572.138 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE22.verbose.bind.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE22.bind.adb -f 
INFO-FLOW: Finish binding PE22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_array_Block_preh_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE_array_Block_.preh.4 
Execute       schedule -model PE_array_Block_.preh.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 572.204 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_4.verbose.sched.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_4.sched.adb -f 
INFO-FLOW: Finish scheduling PE_array_Block_.preh.4.
Execute       set_default_model PE_array_Block_.preh.4 
Execute       bind -model PE_array_Block_.preh.4 
BIND OPTION: model=PE_array_Block_.preh.4
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 572.261 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_4.verbose.bind.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_4.bind.adb -f 
INFO-FLOW: Finish binding PE_array_Block_.preh.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE23 
Execute       schedule -model PE23 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_L_Inner'.
WARNING: [SCHED 204-68] The II Violation in module 'PE23' (Loop: L_L_Inner): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) and 'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207).
WARNING: [SCHED 204-68] The II Violation in module 'PE23' (Loop: L_L_Inner): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) and 'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 8.
WARNING: [SCHED 204-21] Estimated clock period (13.323ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE23' consists of the following:
	'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207) [103]  (6.44 ns)
	'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) [104]  (0.449 ns)
	'phi' operation ('O_temp') with incoming values : ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) [89]  (0 ns)
	'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207) [103]  (6.44 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.41 sec.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 572.522 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE23.verbose.sched.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE23.sched.adb -f 
INFO-FLOW: Finish scheduling PE23.
Execute       set_default_model PE23 
Execute       bind -model PE23 
BIND OPTION: model=PE23
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 572.958 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE23.verbose.bind.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE23.bind.adb -f 
INFO-FLOW: Finish binding PE23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_array_Block_preh_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE_array_Block_.preh.3 
Execute       schedule -model PE_array_Block_.preh.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 573.030 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_3.verbose.sched.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_3.sched.adb -f 
INFO-FLOW: Finish scheduling PE_array_Block_.preh.3.
Execute       set_default_model PE_array_Block_.preh.3 
Execute       bind -model PE_array_Block_.preh.3 
BIND OPTION: model=PE_array_Block_.preh.3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 573.086 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_3.verbose.bind.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_3.bind.adb -f 
INFO-FLOW: Finish binding PE_array_Block_.preh.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE24 
Execute       schedule -model PE24 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_L_Inner'.
WARNING: [SCHED 204-68] The II Violation in module 'PE24' (Loop: L_L_Inner): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) and 'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207).
WARNING: [SCHED 204-68] The II Violation in module 'PE24' (Loop: L_L_Inner): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) and 'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 8.
WARNING: [SCHED 204-21] Estimated clock period (13.323ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE24' consists of the following:
	'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207) [94]  (6.44 ns)
	'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) [95]  (0.449 ns)
	'phi' operation ('O_temp') with incoming values : ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) [80]  (0 ns)
	'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207) [94]  (6.44 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.36 sec.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 573.353 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE24.verbose.sched.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE24.sched.adb -f 
INFO-FLOW: Finish scheduling PE24.
Execute       set_default_model PE24 
Execute       bind -model PE24 
BIND OPTION: model=PE24
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 573.759 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE24.verbose.bind.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE24.bind.adb -f 
INFO-FLOW: Finish binding PE24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_array_Block_preh_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE_array_Block_.preh.2 
Execute       schedule -model PE_array_Block_.preh.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 573.810 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_2.verbose.sched.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_2.sched.adb -f 
INFO-FLOW: Finish scheduling PE_array_Block_.preh.2.
Execute       set_default_model PE_array_Block_.preh.2 
Execute       bind -model PE_array_Block_.preh.2 
BIND OPTION: model=PE_array_Block_.preh.2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 573.899 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_2.verbose.bind.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_2.bind.adb -f 
INFO-FLOW: Finish binding PE_array_Block_.preh.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE25 
Execute       schedule -model PE25 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_L_Inner'.
WARNING: [SCHED 204-68] The II Violation in module 'PE25' (Loop: L_L_Inner): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) and 'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207).
WARNING: [SCHED 204-68] The II Violation in module 'PE25' (Loop: L_L_Inner): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) and 'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 8.
WARNING: [SCHED 204-21] Estimated clock period (13.323ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE25' consists of the following:
	'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207) [85]  (6.44 ns)
	'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) [86]  (0.449 ns)
	'phi' operation ('O_temp') with incoming values : ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) [71]  (0 ns)
	'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207) [85]  (6.44 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.32 sec.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 574.137 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE25.verbose.sched.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE25.sched.adb -f 
INFO-FLOW: Finish scheduling PE25.
Execute       set_default_model PE25 
Execute       bind -model PE25 
BIND OPTION: model=PE25
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 574.514 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE25.verbose.bind.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE25.bind.adb -f 
INFO-FLOW: Finish binding PE25.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE26 
Execute       schedule -model PE26 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_L_Inner'.
WARNING: [SCHED 204-68] The II Violation in module 'PE26' (Loop: L_L_Inner): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) and 'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207).
WARNING: [SCHED 204-68] The II Violation in module 'PE26' (Loop: L_L_Inner): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) and 'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 8.
WARNING: [SCHED 204-21] Estimated clock period (13.323ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE26' consists of the following:
	'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207) [85]  (6.44 ns)
	'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) [86]  (0.449 ns)
	'phi' operation ('O_temp') with incoming values : ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) [71]  (0 ns)
	'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207) [85]  (6.44 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.33 sec.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 574.784 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE26.verbose.sched.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE26.sched.adb -f 
INFO-FLOW: Finish scheduling PE26.
Execute       set_default_model PE26 
Execute       bind -model PE26 
BIND OPTION: model=PE26
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 575.163 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE26.verbose.bind.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE26.bind.adb -f 
INFO-FLOW: Finish binding PE26.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE27 
Execute       schedule -model PE27 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_L_Inner'.
WARNING: [SCHED 204-68] The II Violation in module 'PE27' (Loop: L_L_Inner): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) and 'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207).
WARNING: [SCHED 204-68] The II Violation in module 'PE27' (Loop: L_L_Inner): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) and 'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 8.
WARNING: [SCHED 204-21] Estimated clock period (13.323ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE27' consists of the following:
	'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207) [85]  (6.44 ns)
	'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) [86]  (0.449 ns)
	'phi' operation ('O_temp') with incoming values : ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) [71]  (0 ns)
	'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207) [85]  (6.44 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.34 sec.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 575.459 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE27.verbose.sched.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE27.sched.adb -f 
INFO-FLOW: Finish scheduling PE27.
Execute       set_default_model PE27 
Execute       bind -model PE27 
BIND OPTION: model=PE27
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 575.843 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE27.verbose.bind.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE27.bind.adb -f 
INFO-FLOW: Finish binding PE27.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE28 
Execute       schedule -model PE28 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_L_Inner'.
WARNING: [SCHED 204-68] The II Violation in module 'PE28' (Loop: L_L_Inner): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) and 'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207).
WARNING: [SCHED 204-68] The II Violation in module 'PE28' (Loop: L_L_Inner): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) and 'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 8.
WARNING: [SCHED 204-21] Estimated clock period (13.323ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE28' consists of the following:
	'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207) [94]  (6.44 ns)
	'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) [95]  (0.449 ns)
	'phi' operation ('O_temp') with incoming values : ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) [80]  (0 ns)
	'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207) [94]  (6.44 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.37 sec.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 576.111 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE28.verbose.sched.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE28.sched.adb -f 
INFO-FLOW: Finish scheduling PE28.
Execute       set_default_model PE28 
Execute       bind -model PE28 
BIND OPTION: model=PE28
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 576.517 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE28.verbose.bind.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE28.bind.adb -f 
INFO-FLOW: Finish binding PE28.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_array_Block_preh_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE_array_Block_.preh.1 
Execute       schedule -model PE_array_Block_.preh.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 576.584 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_1.verbose.sched.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_array_Block_.preh.1.
Execute       set_default_model PE_array_Block_.preh.1 
Execute       bind -model PE_array_Block_.preh.1 
BIND OPTION: model=PE_array_Block_.preh.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 576.671 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_1.verbose.bind.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_1.bind.adb -f 
INFO-FLOW: Finish binding PE_array_Block_.preh.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE29 
Execute       schedule -model PE29 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_L_Inner'.
WARNING: [SCHED 204-68] The II Violation in module 'PE29' (Loop: L_L_Inner): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) and 'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207).
WARNING: [SCHED 204-68] The II Violation in module 'PE29' (Loop: L_L_Inner): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) and 'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 8.
WARNING: [SCHED 204-21] Estimated clock period (13.323ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE29' consists of the following:
	'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207) [85]  (6.44 ns)
	'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) [86]  (0.449 ns)
	'phi' operation ('O_temp') with incoming values : ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) [71]  (0 ns)
	'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207) [85]  (6.44 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.36 sec.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 576.908 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE29.verbose.sched.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE29.sched.adb -f 
INFO-FLOW: Finish scheduling PE29.
Execute       set_default_model PE29 
Execute       bind -model PE29 
BIND OPTION: model=PE29
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 577.286 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE29.verbose.bind.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE29.bind.adb -f 
INFO-FLOW: Finish binding PE29.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE30 
Execute       schedule -model PE30 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_L_Inner'.
WARNING: [SCHED 204-68] The II Violation in module 'PE30' (Loop: L_L_Inner): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) and 'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207).
WARNING: [SCHED 204-68] The II Violation in module 'PE30' (Loop: L_L_Inner): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) and 'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 8.
WARNING: [SCHED 204-21] Estimated clock period (13.323ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE30' consists of the following:
	'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207) [85]  (6.44 ns)
	'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) [86]  (0.449 ns)
	'phi' operation ('O_temp') with incoming values : ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) [71]  (0 ns)
	'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207) [85]  (6.44 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.36 sec.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 577.539 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE30.verbose.sched.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE30.sched.adb -f 
INFO-FLOW: Finish scheduling PE30.
Execute       set_default_model PE30 
Execute       bind -model PE30 
BIND OPTION: model=PE30
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 577.918 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE30.verbose.bind.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE30.bind.adb -f 
INFO-FLOW: Finish binding PE30.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE31 
Execute       schedule -model PE31 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_L_Inner'.
WARNING: [SCHED 204-68] The II Violation in module 'PE31' (Loop: L_L_Inner): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) and 'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207).
WARNING: [SCHED 204-68] The II Violation in module 'PE31' (Loop: L_L_Inner): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) and 'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 8.
WARNING: [SCHED 204-21] Estimated clock period (13.323ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE31' consists of the following:
	'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207) [85]  (6.44 ns)
	'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) [86]  (0.449 ns)
	'phi' operation ('O_temp') with incoming values : ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) [71]  (0 ns)
	'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207) [85]  (6.44 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.36 sec.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 578.214 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE31.verbose.sched.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE31.sched.adb -f 
INFO-FLOW: Finish scheduling PE31.
Execute       set_default_model PE31 
Execute       bind -model PE31 
BIND OPTION: model=PE31
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 578.593 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE31.verbose.bind.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE31.bind.adb -f 
INFO-FLOW: Finish binding PE31.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE32 
Execute       schedule -model PE32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_L_Inner'.
WARNING: [SCHED 204-68] The II Violation in module 'PE32' (Loop: L_L_Inner): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) and 'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207).
WARNING: [SCHED 204-68] The II Violation in module 'PE32' (Loop: L_L_Inner): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) and 'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 8.
WARNING: [SCHED 204-21] Estimated clock period (13.323ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE32' consists of the following:
	'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207) [94]  (6.44 ns)
	'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) [95]  (0.449 ns)
	'phi' operation ('O_temp') with incoming values : ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) [80]  (0 ns)
	'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207) [94]  (6.44 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.45 sec.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 578.875 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE32.verbose.sched.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE32.sched.adb -f 
INFO-FLOW: Finish scheduling PE32.
Execute       set_default_model PE32 
Execute       bind -model PE32 
BIND OPTION: model=PE32
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 579.285 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE32.verbose.bind.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE32.bind.adb -f 
INFO-FLOW: Finish binding PE32.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_array_Block_preh' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE_array_Block_.preh 
Execute       schedule -model PE_array_Block_.preh 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 579.380 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh.verbose.sched.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh.sched.adb -f 
INFO-FLOW: Finish scheduling PE_array_Block_.preh.
Execute       set_default_model PE_array_Block_.preh 
Execute       bind -model PE_array_Block_.preh 
BIND OPTION: model=PE_array_Block_.preh
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 579.469 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh.verbose.bind.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh.bind.adb -f 
INFO-FLOW: Finish binding PE_array_Block_.preh.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE33 
Execute       schedule -model PE33 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_L_Inner'.
WARNING: [SCHED 204-68] The II Violation in module 'PE33' (Loop: L_L_Inner): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) and 'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207).
WARNING: [SCHED 204-68] The II Violation in module 'PE33' (Loop: L_L_Inner): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) and 'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 8.
WARNING: [SCHED 204-21] Estimated clock period (13.323ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE33' consists of the following:
	'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207) [76]  (6.44 ns)
	'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) [77]  (0.449 ns)
	'phi' operation ('O_temp') with incoming values : ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) [62]  (0 ns)
	'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207) [76]  (6.44 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 579.700 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE33.verbose.sched.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE33.sched.adb -f 
INFO-FLOW: Finish scheduling PE33.
Execute       set_default_model PE33 
Execute       bind -model PE33 
BIND OPTION: model=PE33
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 580.042 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE33.verbose.bind.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE33.bind.adb -f 
INFO-FLOW: Finish binding PE33.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE34 
Execute       schedule -model PE34 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_L_Inner'.
WARNING: [SCHED 204-68] The II Violation in module 'PE34' (Loop: L_L_Inner): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) and 'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207).
WARNING: [SCHED 204-68] The II Violation in module 'PE34' (Loop: L_L_Inner): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) and 'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 8.
WARNING: [SCHED 204-21] Estimated clock period (13.323ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE34' consists of the following:
	'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207) [76]  (6.44 ns)
	'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) [77]  (0.449 ns)
	'phi' operation ('O_temp') with incoming values : ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) [62]  (0 ns)
	'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207) [76]  (6.44 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 580.270 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE34.verbose.sched.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE34.sched.adb -f 
INFO-FLOW: Finish scheduling PE34.
Execute       set_default_model PE34 
Execute       bind -model PE34 
BIND OPTION: model=PE34
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 580.615 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE34.verbose.bind.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE34.bind.adb -f 
INFO-FLOW: Finish binding PE34.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE35 
Execute       schedule -model PE35 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_L_Inner'.
WARNING: [SCHED 204-68] The II Violation in module 'PE35' (Loop: L_L_Inner): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) and 'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207).
WARNING: [SCHED 204-68] The II Violation in module 'PE35' (Loop: L_L_Inner): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) and 'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 8.
WARNING: [SCHED 204-21] Estimated clock period (13.323ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE35' consists of the following:
	'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207) [76]  (6.44 ns)
	'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) [77]  (0.449 ns)
	'phi' operation ('O_temp') with incoming values : ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) [62]  (0 ns)
	'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207) [76]  (6.44 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 580.892 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE35.verbose.sched.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE35.sched.adb -f 
INFO-FLOW: Finish scheduling PE35.
Execute       set_default_model PE35 
Execute       bind -model PE35 
BIND OPTION: model=PE35
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 581.234 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE35.verbose.bind.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE35.bind.adb -f 
INFO-FLOW: Finish binding PE35.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE36 
Execute       schedule -model PE36 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_L_Inner'.
WARNING: [SCHED 204-68] The II Violation in module 'PE36' (Loop: L_L_Inner): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) and 'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207).
WARNING: [SCHED 204-68] The II Violation in module 'PE36' (Loop: L_L_Inner): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) and 'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 8.
WARNING: [SCHED 204-21] Estimated clock period (13.323ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE36' consists of the following:
	'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207) [91]  (6.44 ns)
	'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) [92]  (0.449 ns)
	'phi' operation ('O_temp') with incoming values : ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) [77]  (0 ns)
	'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207) [91]  (6.44 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.37 sec.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 581.495 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE36.verbose.sched.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE36.sched.adb -f 
INFO-FLOW: Finish scheduling PE36.
Execute       set_default_model PE36 
Execute       bind -model PE36 
BIND OPTION: model=PE36
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 581.897 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE36.verbose.bind.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE36.bind.adb -f 
INFO-FLOW: Finish binding PE36.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Write_O_ALL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Write_O_ALL 
Execute       schedule -model Write_O_ALL 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.35 sec.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 582.265 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Write_O_ALL.verbose.sched.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Write_O_ALL.sched.adb -f 
INFO-FLOW: Finish scheduling Write_O_ALL.
Execute       set_default_model Write_O_ALL 
Execute       bind -model Write_O_ALL 
BIND OPTION: model=Write_O_ALL
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 582.805 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Write_O_ALL.verbose.bind.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Write_O_ALL.bind.adb -f 
INFO-FLOW: Finish binding Write_O_ALL.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Drain_In37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Drain_In37 
Execute       schedule -model Drain_In37 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Drain_In_Out_L_Inner'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 582.914 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In37.verbose.sched.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In37.sched.adb -f 
INFO-FLOW: Finish scheduling Drain_In37.
Execute       set_default_model Drain_In37 
Execute       bind -model Drain_In37 
BIND OPTION: model=Drain_In37
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 583.088 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In37.verbose.bind.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In37.bind.adb -f 
INFO-FLOW: Finish binding Drain_In37.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Drain_In38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Drain_In38 
Execute       schedule -model Drain_In38 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Drain_In_Out_L_Inner'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 583.217 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In38.verbose.sched.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In38.sched.adb -f 
INFO-FLOW: Finish scheduling Drain_In38.
Execute       set_default_model Drain_In38 
Execute       bind -model Drain_In38 
BIND OPTION: model=Drain_In38
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 583.357 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In38.verbose.bind.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In38.bind.adb -f 
INFO-FLOW: Finish binding Drain_In38.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Drain_In39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Drain_In39 
Execute       schedule -model Drain_In39 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Drain_In_Out_L_Inner'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 583.513 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In39.verbose.sched.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In39.sched.adb -f 
INFO-FLOW: Finish scheduling Drain_In39.
Execute       set_default_model Drain_In39 
Execute       bind -model Drain_In39 
BIND OPTION: model=Drain_In39
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 583.689 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In39.verbose.bind.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In39.bind.adb -f 
INFO-FLOW: Finish binding Drain_In39.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Drain_In40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Drain_In40 
Execute       schedule -model Drain_In40 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Drain_In_Out_L_Inner'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 583.788 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In40.verbose.sched.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In40.sched.adb -f 
INFO-FLOW: Finish scheduling Drain_In40.
Execute       set_default_model Drain_In40 
Execute       bind -model Drain_In40 
BIND OPTION: model=Drain_In40
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 583.927 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In40.verbose.bind.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In40.bind.adb -f 
INFO-FLOW: Finish binding Drain_In40.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Drain_W41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Drain_W41 
Execute       schedule -model Drain_W41 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Drain_W_Out_L_Inner'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 584.039 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W41.verbose.sched.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W41.sched.adb -f 
INFO-FLOW: Finish scheduling Drain_W41.
Execute       set_default_model Drain_W41 
Execute       bind -model Drain_W41 
BIND OPTION: model=Drain_W41
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 584.216 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W41.verbose.bind.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W41.bind.adb -f 
INFO-FLOW: Finish binding Drain_W41.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Drain_W42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Drain_W42 
Execute       schedule -model Drain_W42 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Drain_W_Out_L_Inner'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 584.313 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W42.verbose.sched.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W42.sched.adb -f 
INFO-FLOW: Finish scheduling Drain_W42.
Execute       set_default_model Drain_W42 
Execute       bind -model Drain_W42 
BIND OPTION: model=Drain_W42
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 584.453 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W42.verbose.bind.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W42.bind.adb -f 
INFO-FLOW: Finish binding Drain_W42.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Drain_W43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Drain_W43 
Execute       schedule -model Drain_W43 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Drain_W_Out_L_Inner'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 584.550 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W43.verbose.sched.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W43.sched.adb -f 
INFO-FLOW: Finish scheduling Drain_W43.
Execute       set_default_model Drain_W43 
Execute       bind -model Drain_W43 
BIND OPTION: model=Drain_W43
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 584.725 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W43.verbose.bind.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W43.bind.adb -f 
INFO-FLOW: Finish binding Drain_W43.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Drain_W44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Drain_W44 
Execute       schedule -model Drain_W44 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Drain_W_Out_L_Inner'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 584.852 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W44.verbose.sched.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W44.sched.adb -f 
INFO-FLOW: Finish scheduling Drain_W44.
Execute       set_default_model Drain_W44 
Execute       bind -model Drain_W44 
BIND OPTION: model=Drain_W44
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 584.989 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W44.verbose.bind.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W44.bind.adb -f 
INFO-FLOW: Finish binding Drain_W44.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE_array 
Execute       schedule -model PE_array 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 586.061 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array.verbose.sched.rpt 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array.sched.adb -f 
INFO-FLOW: Finish scheduling PE_array.
Execute       set_default_model PE_array 
Execute       bind -model PE_array 
BIND OPTION: model=PE_array
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.49 sec.
INFO: [HLS 200-111]  Elapsed time: 1.7 seconds; current allocated memory: 591.532 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array.verbose.bind.rpt 
Command       syn_report done; 0.54 sec.
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array.bind.adb -f 
INFO-FLOW: Finish binding PE_array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Write_C_buf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Write_C_buf 
Execute       schedule -model Write_C_buf 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Inner'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 592.285 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Write_C_buf.verbose.sched.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Write_C_buf.sched.adb -f 
INFO-FLOW: Finish scheduling Write_C_buf.
Execute       set_default_model Write_C_buf 
Execute       bind -model Write_C_buf 
BIND OPTION: model=Write_C_buf
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 592.590 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Write_C_buf.verbose.bind.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Write_C_buf.bind.adb -f 
INFO-FLOW: Finish binding Write_C_buf.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Systolic_Array_Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Systolic_Array_Conv 
Execute       schedule -model Systolic_Array_Conv 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 593.023 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.verbose.sched.rpt 
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.sched.adb -f 
INFO-FLOW: Finish scheduling Systolic_Array_Conv.
Execute       set_default_model Systolic_Array_Conv 
Execute       bind -model Systolic_Array_Conv 
BIND OPTION: model=Systolic_Array_Conv
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.73 sec.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 594.214 MB.
Execute       syn_report -verbosereport -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.verbose.bind.rpt 
Command       syn_report done; 0.56 sec.
Execute       db_write -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.bind.adb -f 
INFO-FLOW: Finish binding Systolic_Array_Conv.
Execute       get_model_list Systolic_Array_Conv -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Read_W_buf 
Execute       rtl_gen_preprocess Read_In_buf_line 
Execute       rtl_gen_preprocess PE_array.entry6 
Execute       rtl_gen_preprocess PE_array.entry141 
Execute       rtl_gen_preprocess Load_In_ALL 
Execute       rtl_gen_preprocess Load_W_ALL 
Execute       rtl_gen_preprocess PE21 
Execute       rtl_gen_preprocess PE_array_Block_.preh.5 
Execute       rtl_gen_preprocess PE22 
Execute       rtl_gen_preprocess PE_array_Block_.preh.4 
Execute       rtl_gen_preprocess PE23 
Execute       rtl_gen_preprocess PE_array_Block_.preh.3 
Execute       rtl_gen_preprocess PE24 
Execute       rtl_gen_preprocess PE_array_Block_.preh.2 
Execute       rtl_gen_preprocess PE25 
Execute       rtl_gen_preprocess PE26 
Execute       rtl_gen_preprocess PE27 
Execute       rtl_gen_preprocess PE28 
Execute       rtl_gen_preprocess PE_array_Block_.preh.1 
Execute       rtl_gen_preprocess PE29 
Execute       rtl_gen_preprocess PE30 
Execute       rtl_gen_preprocess PE31 
Execute       rtl_gen_preprocess PE32 
Execute       rtl_gen_preprocess PE_array_Block_.preh 
Execute       rtl_gen_preprocess PE33 
Execute       rtl_gen_preprocess PE34 
Execute       rtl_gen_preprocess PE35 
Execute       rtl_gen_preprocess PE36 
Execute       rtl_gen_preprocess Write_O_ALL 
Execute       rtl_gen_preprocess Drain_In37 
Execute       rtl_gen_preprocess Drain_In38 
Execute       rtl_gen_preprocess Drain_In39 
Execute       rtl_gen_preprocess Drain_In40 
Execute       rtl_gen_preprocess Drain_W41 
Execute       rtl_gen_preprocess Drain_W42 
Execute       rtl_gen_preprocess Drain_W43 
Execute       rtl_gen_preprocess Drain_W44 
Execute       rtl_gen_preprocess PE_array 
Execute       rtl_gen_preprocess Write_C_buf 
Execute       rtl_gen_preprocess Systolic_Array_Conv 
INFO-FLOW: Model list for RTL generation: Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Read_W_buf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Read_W_buf -vendor xilinx -mg_file /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Read_W_buf.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Read_W_buf'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 595.248 MB.
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl Read_W_buf -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/systemc/Read_W_buf -synmodules Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv 
Execute       gen_rtl Read_W_buf -style xilinx -f -lang vhdl -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/vhdl/Read_W_buf 
Execute       gen_rtl Read_W_buf -style xilinx -f -lang vlog -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/verilog/Read_W_buf 
Execute       syn_report -csynth -model Read_W_buf -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/Read_W_buf_csynth.rpt 
Execute       syn_report -rtlxml -model Read_W_buf -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/Read_W_buf_csynth.xml 
Execute       syn_report -verbosereport -model Read_W_buf -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Read_W_buf.verbose.rpt 
Execute       db_write -model Read_W_buf -f -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Read_W_buf.adb 
Execute       gen_tb_info Read_W_buf -p /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Read_W_buf 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Read_In_buf_line' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Read_In_buf_line -vendor xilinx -mg_file /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Read_In_buf_line.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Systolic_Array_Conv_srem_32ns_32ns_32_36_1' to 'Systolic_Array_Cobkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Systolic_Array_Cobkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Read_In_buf_line'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 597.946 MB.
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl Read_In_buf_line -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/systemc/Read_In_buf_line -synmodules Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv 
Execute       gen_rtl Read_In_buf_line -style xilinx -f -lang vhdl -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/vhdl/Read_In_buf_line 
Execute       gen_rtl Read_In_buf_line -style xilinx -f -lang vlog -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/verilog/Read_In_buf_line 
Execute       syn_report -csynth -model Read_In_buf_line -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/Read_In_buf_line_csynth.rpt 
Execute       syn_report -rtlxml -model Read_In_buf_line -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/Read_In_buf_line_csynth.xml 
Execute       syn_report -verbosereport -model Read_In_buf_line -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Read_In_buf_line.verbose.rpt 
Command       syn_report done; 0.16 sec.
Execute       db_write -model Read_In_buf_line -f -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Read_In_buf_line.adb 
Execute       gen_tb_info Read_In_buf_line -p /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Read_In_buf_line 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_array_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE_array.entry6 -vendor xilinx -mg_file /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_entry6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_array_entry6'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 600.660 MB.
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE_array.entry6 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/systemc/PE_array_entry6 -synmodules Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv 
Execute       gen_rtl PE_array.entry6 -style xilinx -f -lang vhdl -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/vhdl/PE_array_entry6 
Execute       gen_rtl PE_array.entry6 -style xilinx -f -lang vlog -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/verilog/PE_array_entry6 
Execute       syn_report -csynth -model PE_array.entry6 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE_array_entry6_csynth.rpt 
Execute       syn_report -rtlxml -model PE_array.entry6 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE_array_entry6_csynth.xml 
Execute       syn_report -verbosereport -model PE_array.entry6 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_entry6.verbose.rpt 
Execute       db_write -model PE_array.entry6 -f -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_entry6.adb 
Execute       gen_tb_info PE_array.entry6 -p /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_entry6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_array_entry141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE_array.entry141 -vendor xilinx -mg_file /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_entry141.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_array_entry141'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 601.076 MB.
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE_array.entry141 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/systemc/PE_array_entry141 -synmodules Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv 
Execute       gen_rtl PE_array.entry141 -style xilinx -f -lang vhdl -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/vhdl/PE_array_entry141 
Execute       gen_rtl PE_array.entry141 -style xilinx -f -lang vlog -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/verilog/PE_array_entry141 
Execute       syn_report -csynth -model PE_array.entry141 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE_array_entry141_csynth.rpt 
Execute       syn_report -rtlxml -model PE_array.entry141 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE_array_entry141_csynth.xml 
Execute       syn_report -verbosereport -model PE_array.entry141 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_entry141.verbose.rpt 
Execute       db_write -model PE_array.entry141 -f -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_entry141.adb 
Execute       gen_tb_info PE_array.entry141 -p /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_entry141 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Load_In_ALL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Load_In_ALL -vendor xilinx -mg_file /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Load_In_ALL.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Systolic_Array_Cobkb': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Load_In_ALL'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 602.878 MB.
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl Load_In_ALL -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/systemc/Load_In_ALL -synmodules Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv 
Execute       gen_rtl Load_In_ALL -style xilinx -f -lang vhdl -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/vhdl/Load_In_ALL 
Execute       gen_rtl Load_In_ALL -style xilinx -f -lang vlog -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/verilog/Load_In_ALL 
Execute       syn_report -csynth -model Load_In_ALL -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/Load_In_ALL_csynth.rpt 
Execute       syn_report -rtlxml -model Load_In_ALL -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/Load_In_ALL_csynth.xml 
Execute       syn_report -verbosereport -model Load_In_ALL -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Load_In_ALL.verbose.rpt 
Command       syn_report done; 0.17 sec.
Execute       db_write -model Load_In_ALL -f -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Load_In_ALL.adb 
Execute       gen_tb_info Load_In_ALL -p /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Load_In_ALL 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Load_W_ALL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Load_W_ALL -vendor xilinx -mg_file /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Load_W_ALL.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Load_W_ALL'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 606.179 MB.
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl Load_W_ALL -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/systemc/Load_W_ALL -synmodules Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv 
Execute       gen_rtl Load_W_ALL -style xilinx -f -lang vhdl -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/vhdl/Load_W_ALL 
Execute       gen_rtl Load_W_ALL -style xilinx -f -lang vlog -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/verilog/Load_W_ALL 
Execute       syn_report -csynth -model Load_W_ALL -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/Load_W_ALL_csynth.rpt 
Execute       syn_report -rtlxml -model Load_W_ALL -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/Load_W_ALL_csynth.xml 
Execute       syn_report -verbosereport -model Load_W_ALL -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Load_W_ALL.verbose.rpt 
Command       syn_report done; 0.11 sec.
Execute       db_write -model Load_W_ALL -f -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Load_W_ALL.adb 
Execute       gen_tb_info Load_W_ALL -p /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Load_W_ALL 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE21 -vendor xilinx -mg_file /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE21.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Systolic_Array_Conv_fadd_32ns_32ns_32_4_full_dsp_1' to 'Systolic_Array_Cocud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Systolic_Array_Conv_fmul_32ns_32ns_32_2_max_dsp_1' to 'Systolic_Array_CodEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Systolic_Array_Cocud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Systolic_Array_CodEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE21'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 609.006 MB.
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE21 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/systemc/PE21 -synmodules Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv 
Execute       gen_rtl PE21 -style xilinx -f -lang vhdl -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/vhdl/PE21 
Execute       gen_rtl PE21 -style xilinx -f -lang vlog -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/verilog/PE21 
Execute       syn_report -csynth -model PE21 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE21_csynth.rpt 
Execute       syn_report -rtlxml -model PE21 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE21_csynth.xml 
Execute       syn_report -verbosereport -model PE21 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE21.verbose.rpt 
Execute       db_write -model PE21 -f -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE21.adb 
Execute       gen_tb_info PE21 -p /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_array_Block_preh_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE_array_Block_.preh.5 -vendor xilinx -mg_file /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_array_Block_preh_5'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 610.315 MB.
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE_array_Block_.preh.5 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/systemc/PE_array_Block_preh_5 -synmodules Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv 
Execute       gen_rtl PE_array_Block_.preh.5 -style xilinx -f -lang vhdl -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/vhdl/PE_array_Block_preh_5 
Execute       gen_rtl PE_array_Block_.preh.5 -style xilinx -f -lang vlog -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/verilog/PE_array_Block_preh_5 
Execute       syn_report -csynth -model PE_array_Block_.preh.5 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE_array_Block_preh_5_csynth.rpt 
Execute       syn_report -rtlxml -model PE_array_Block_.preh.5 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE_array_Block_preh_5_csynth.xml 
Execute       syn_report -verbosereport -model PE_array_Block_.preh.5 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_5.verbose.rpt 
Execute       db_write -model PE_array_Block_.preh.5 -f -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_5.adb 
Execute       gen_tb_info PE_array_Block_.preh.5 -p /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE22 -vendor xilinx -mg_file /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE22.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Systolic_Array_Cocud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Systolic_Array_CodEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE22'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 611.270 MB.
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE22 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/systemc/PE22 -synmodules Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv 
Execute       gen_rtl PE22 -style xilinx -f -lang vhdl -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/vhdl/PE22 
Execute       gen_rtl PE22 -style xilinx -f -lang vlog -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/verilog/PE22 
Execute       syn_report -csynth -model PE22 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE22_csynth.rpt 
Execute       syn_report -rtlxml -model PE22 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE22_csynth.xml 
Execute       syn_report -verbosereport -model PE22 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE22.verbose.rpt 
Execute       db_write -model PE22 -f -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE22.adb 
Execute       gen_tb_info PE22 -p /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_array_Block_preh_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE_array_Block_.preh.4 -vendor xilinx -mg_file /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_array_Block_preh_4'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 612.566 MB.
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE_array_Block_.preh.4 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/systemc/PE_array_Block_preh_4 -synmodules Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv 
Execute       gen_rtl PE_array_Block_.preh.4 -style xilinx -f -lang vhdl -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/vhdl/PE_array_Block_preh_4 
Execute       gen_rtl PE_array_Block_.preh.4 -style xilinx -f -lang vlog -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/verilog/PE_array_Block_preh_4 
Execute       syn_report -csynth -model PE_array_Block_.preh.4 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE_array_Block_preh_4_csynth.rpt 
Execute       syn_report -rtlxml -model PE_array_Block_.preh.4 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE_array_Block_preh_4_csynth.xml 
Execute       syn_report -verbosereport -model PE_array_Block_.preh.4 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_4.verbose.rpt 
Execute       db_write -model PE_array_Block_.preh.4 -f -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_4.adb 
Execute       gen_tb_info PE_array_Block_.preh.4 -p /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE23 -vendor xilinx -mg_file /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE23.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Systolic_Array_Cocud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Systolic_Array_CodEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE23'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 613.531 MB.
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE23 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/systemc/PE23 -synmodules Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv 
Execute       gen_rtl PE23 -style xilinx -f -lang vhdl -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/vhdl/PE23 
Execute       gen_rtl PE23 -style xilinx -f -lang vlog -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/verilog/PE23 
Execute       syn_report -csynth -model PE23 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE23_csynth.rpt 
Execute       syn_report -rtlxml -model PE23 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE23_csynth.xml 
Execute       syn_report -verbosereport -model PE23 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE23.verbose.rpt 
Execute       db_write -model PE23 -f -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE23.adb 
Execute       gen_tb_info PE23 -p /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_array_Block_preh_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE_array_Block_.preh.3 -vendor xilinx -mg_file /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_array_Block_preh_3'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 614.779 MB.
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE_array_Block_.preh.3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/systemc/PE_array_Block_preh_3 -synmodules Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv 
Execute       gen_rtl PE_array_Block_.preh.3 -style xilinx -f -lang vhdl -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/vhdl/PE_array_Block_preh_3 
Execute       gen_rtl PE_array_Block_.preh.3 -style xilinx -f -lang vlog -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/verilog/PE_array_Block_preh_3 
Execute       syn_report -csynth -model PE_array_Block_.preh.3 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE_array_Block_preh_3_csynth.rpt 
Execute       syn_report -rtlxml -model PE_array_Block_.preh.3 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE_array_Block_preh_3_csynth.xml 
Execute       syn_report -verbosereport -model PE_array_Block_.preh.3 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_3.verbose.rpt 
Execute       db_write -model PE_array_Block_.preh.3 -f -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_3.adb 
Execute       gen_tb_info PE_array_Block_.preh.3 -p /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE24 -vendor xilinx -mg_file /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE24.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Systolic_Array_Cocud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Systolic_Array_CodEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE24'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 615.714 MB.
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE24 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/systemc/PE24 -synmodules Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv 
Execute       gen_rtl PE24 -style xilinx -f -lang vhdl -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/vhdl/PE24 
Execute       gen_rtl PE24 -style xilinx -f -lang vlog -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/verilog/PE24 
Execute       syn_report -csynth -model PE24 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE24_csynth.rpt 
Execute       syn_report -rtlxml -model PE24 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE24_csynth.xml 
Execute       syn_report -verbosereport -model PE24 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE24.verbose.rpt 
Execute       db_write -model PE24 -f -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE24.adb 
Execute       gen_tb_info PE24 -p /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE24 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_array_Block_preh_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE_array_Block_.preh.2 -vendor xilinx -mg_file /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_array_Block_preh_2'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 616.948 MB.
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE_array_Block_.preh.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/systemc/PE_array_Block_preh_2 -synmodules Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv 
Execute       gen_rtl PE_array_Block_.preh.2 -style xilinx -f -lang vhdl -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/vhdl/PE_array_Block_preh_2 
Execute       gen_rtl PE_array_Block_.preh.2 -style xilinx -f -lang vlog -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/verilog/PE_array_Block_preh_2 
Execute       syn_report -csynth -model PE_array_Block_.preh.2 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE_array_Block_preh_2_csynth.rpt 
Execute       syn_report -rtlxml -model PE_array_Block_.preh.2 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE_array_Block_preh_2_csynth.xml 
Execute       syn_report -verbosereport -model PE_array_Block_.preh.2 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_2.verbose.rpt 
Execute       db_write -model PE_array_Block_.preh.2 -f -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_2.adb 
Execute       gen_tb_info PE_array_Block_.preh.2 -p /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE25 -vendor xilinx -mg_file /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE25.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Systolic_Array_Cocud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Systolic_Array_CodEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE25'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 617.842 MB.
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE25 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/systemc/PE25 -synmodules Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv 
Execute       gen_rtl PE25 -style xilinx -f -lang vhdl -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/vhdl/PE25 
Execute       gen_rtl PE25 -style xilinx -f -lang vlog -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/verilog/PE25 
Execute       syn_report -csynth -model PE25 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE25_csynth.rpt 
Execute       syn_report -rtlxml -model PE25 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE25_csynth.xml 
Execute       syn_report -verbosereport -model PE25 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE25.verbose.rpt 
Execute       db_write -model PE25 -f -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE25.adb 
Execute       gen_tb_info PE25 -p /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE25 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE26 -vendor xilinx -mg_file /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE26.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Systolic_Array_Cocud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Systolic_Array_CodEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE26'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 619.551 MB.
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE26 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/systemc/PE26 -synmodules Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv 
Execute       gen_rtl PE26 -style xilinx -f -lang vhdl -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/vhdl/PE26 
Execute       gen_rtl PE26 -style xilinx -f -lang vlog -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/verilog/PE26 
Execute       syn_report -csynth -model PE26 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE26_csynth.rpt 
Execute       syn_report -rtlxml -model PE26 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE26_csynth.xml 
Execute       syn_report -verbosereport -model PE26 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE26.verbose.rpt 
Execute       db_write -model PE26 -f -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE26.adb 
Execute       gen_tb_info PE26 -p /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE26 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE27 -vendor xilinx -mg_file /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE27.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Systolic_Array_Cocud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Systolic_Array_CodEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE27'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 621.221 MB.
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE27 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/systemc/PE27 -synmodules Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv 
Execute       gen_rtl PE27 -style xilinx -f -lang vhdl -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/vhdl/PE27 
Execute       gen_rtl PE27 -style xilinx -f -lang vlog -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/verilog/PE27 
Execute       syn_report -csynth -model PE27 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE27_csynth.rpt 
Execute       syn_report -rtlxml -model PE27 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE27_csynth.xml 
Execute       syn_report -verbosereport -model PE27 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE27.verbose.rpt 
Execute       db_write -model PE27 -f -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE27.adb 
Execute       gen_tb_info PE27 -p /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE27 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE28 -vendor xilinx -mg_file /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE28.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Systolic_Array_Cocud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Systolic_Array_CodEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE28'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 623.028 MB.
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE28 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/systemc/PE28 -synmodules Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv 
Execute       gen_rtl PE28 -style xilinx -f -lang vhdl -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/vhdl/PE28 
Execute       gen_rtl PE28 -style xilinx -f -lang vlog -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/verilog/PE28 
Execute       syn_report -csynth -model PE28 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE28_csynth.rpt 
Execute       syn_report -rtlxml -model PE28 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE28_csynth.xml 
Execute       syn_report -verbosereport -model PE28 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE28.verbose.rpt 
Execute       db_write -model PE28 -f -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE28.adb 
Execute       gen_tb_info PE28 -p /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE28 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_array_Block_preh_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE_array_Block_.preh.1 -vendor xilinx -mg_file /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_array_Block_preh_1'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 624.330 MB.
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE_array_Block_.preh.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/systemc/PE_array_Block_preh_1 -synmodules Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv 
Execute       gen_rtl PE_array_Block_.preh.1 -style xilinx -f -lang vhdl -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/vhdl/PE_array_Block_preh_1 
Execute       gen_rtl PE_array_Block_.preh.1 -style xilinx -f -lang vlog -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/verilog/PE_array_Block_preh_1 
Execute       syn_report -csynth -model PE_array_Block_.preh.1 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE_array_Block_preh_1_csynth.rpt 
Execute       syn_report -rtlxml -model PE_array_Block_.preh.1 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE_array_Block_preh_1_csynth.xml 
Execute       syn_report -verbosereport -model PE_array_Block_.preh.1 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_1.verbose.rpt 
Execute       db_write -model PE_array_Block_.preh.1 -f -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_1.adb 
Execute       gen_tb_info PE_array_Block_.preh.1 -p /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE29 -vendor xilinx -mg_file /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE29.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Systolic_Array_Cocud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Systolic_Array_CodEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE29'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 625.259 MB.
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE29 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/systemc/PE29 -synmodules Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv 
Execute       gen_rtl PE29 -style xilinx -f -lang vhdl -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/vhdl/PE29 
Execute       gen_rtl PE29 -style xilinx -f -lang vlog -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/verilog/PE29 
Execute       syn_report -csynth -model PE29 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE29_csynth.rpt 
Execute       syn_report -rtlxml -model PE29 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE29_csynth.xml 
Execute       syn_report -verbosereport -model PE29 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE29.verbose.rpt 
Execute       db_write -model PE29 -f -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE29.adb 
Execute       gen_tb_info PE29 -p /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE29 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE30 -vendor xilinx -mg_file /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE30.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Systolic_Array_Cocud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Systolic_Array_CodEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE30'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 626.944 MB.
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE30 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/systemc/PE30 -synmodules Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv 
Execute       gen_rtl PE30 -style xilinx -f -lang vhdl -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/vhdl/PE30 
Execute       gen_rtl PE30 -style xilinx -f -lang vlog -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/verilog/PE30 
Execute       syn_report -csynth -model PE30 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE30_csynth.rpt 
Execute       syn_report -rtlxml -model PE30 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE30_csynth.xml 
Execute       syn_report -verbosereport -model PE30 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE30.verbose.rpt 
Execute       db_write -model PE30 -f -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE30.adb 
Execute       gen_tb_info PE30 -p /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE30 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE31 -vendor xilinx -mg_file /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE31.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Systolic_Array_Cocud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Systolic_Array_CodEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE31'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 628.622 MB.
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE31 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/systemc/PE31 -synmodules Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv 
Execute       gen_rtl PE31 -style xilinx -f -lang vhdl -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/vhdl/PE31 
Execute       gen_rtl PE31 -style xilinx -f -lang vlog -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/verilog/PE31 
Execute       syn_report -csynth -model PE31 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE31_csynth.rpt 
Execute       syn_report -rtlxml -model PE31 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE31_csynth.xml 
Execute       syn_report -verbosereport -model PE31 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE31.verbose.rpt 
Execute       db_write -model PE31 -f -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE31.adb 
Execute       gen_tb_info PE31 -p /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE31 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE32 -vendor xilinx -mg_file /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE32.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Systolic_Array_Cocud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Systolic_Array_CodEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE32'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 630.364 MB.
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE32 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/systemc/PE32 -synmodules Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv 
Execute       gen_rtl PE32 -style xilinx -f -lang vhdl -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/vhdl/PE32 
Execute       gen_rtl PE32 -style xilinx -f -lang vlog -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/verilog/PE32 
Execute       syn_report -csynth -model PE32 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE32_csynth.rpt 
Execute       syn_report -rtlxml -model PE32 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE32_csynth.xml 
Execute       syn_report -verbosereport -model PE32 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE32.verbose.rpt 
Execute       db_write -model PE32 -f -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE32.adb 
Execute       gen_tb_info PE32 -p /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE32 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_array_Block_preh' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE_array_Block_.preh -vendor xilinx -mg_file /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_array_Block_preh'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 631.709 MB.
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE_array_Block_.preh -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/systemc/PE_array_Block_preh -synmodules Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv 
Execute       gen_rtl PE_array_Block_.preh -style xilinx -f -lang vhdl -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/vhdl/PE_array_Block_preh 
Execute       gen_rtl PE_array_Block_.preh -style xilinx -f -lang vlog -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/verilog/PE_array_Block_preh 
Execute       syn_report -csynth -model PE_array_Block_.preh -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE_array_Block_preh_csynth.rpt 
Execute       syn_report -rtlxml -model PE_array_Block_.preh -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE_array_Block_preh_csynth.xml 
Execute       syn_report -verbosereport -model PE_array_Block_.preh -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh.verbose.rpt 
Execute       db_write -model PE_array_Block_.preh -f -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh.adb 
Execute       gen_tb_info PE_array_Block_.preh -p /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE33 -vendor xilinx -mg_file /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE33.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Systolic_Array_Cocud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Systolic_Array_CodEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE33'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 632.610 MB.
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE33 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/systemc/PE33 -synmodules Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv 
Execute       gen_rtl PE33 -style xilinx -f -lang vhdl -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/vhdl/PE33 
Execute       gen_rtl PE33 -style xilinx -f -lang vlog -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/verilog/PE33 
Execute       syn_report -csynth -model PE33 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE33_csynth.rpt 
Execute       syn_report -rtlxml -model PE33 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE33_csynth.xml 
Execute       syn_report -verbosereport -model PE33 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE33.verbose.rpt 
Execute       db_write -model PE33 -f -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE33.adb 
Execute       gen_tb_info PE33 -p /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE33 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE34 -vendor xilinx -mg_file /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE34.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Systolic_Array_Cocud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Systolic_Array_CodEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE34'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 634.183 MB.
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE34 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/systemc/PE34 -synmodules Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv 
Execute       gen_rtl PE34 -style xilinx -f -lang vhdl -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/vhdl/PE34 
Execute       gen_rtl PE34 -style xilinx -f -lang vlog -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/verilog/PE34 
Execute       syn_report -csynth -model PE34 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE34_csynth.rpt 
Execute       syn_report -rtlxml -model PE34 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE34_csynth.xml 
Execute       syn_report -verbosereport -model PE34 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE34.verbose.rpt 
Execute       db_write -model PE34 -f -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE34.adb 
Execute       gen_tb_info PE34 -p /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE34 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE35 -vendor xilinx -mg_file /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE35.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Systolic_Array_Cocud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Systolic_Array_CodEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE35'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 635.832 MB.
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE35 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/systemc/PE35 -synmodules Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv 
Execute       gen_rtl PE35 -style xilinx -f -lang vhdl -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/vhdl/PE35 
Execute       gen_rtl PE35 -style xilinx -f -lang vlog -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/verilog/PE35 
Execute       syn_report -csynth -model PE35 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE35_csynth.rpt 
Execute       syn_report -rtlxml -model PE35 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE35_csynth.xml 
Execute       syn_report -verbosereport -model PE35 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE35.verbose.rpt 
Execute       db_write -model PE35 -f -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE35.adb 
Execute       gen_tb_info PE35 -p /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE35 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE36 -vendor xilinx -mg_file /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE36.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Systolic_Array_Cocud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Systolic_Array_CodEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE36'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 637.511 MB.
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE36 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/systemc/PE36 -synmodules Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv 
Execute       gen_rtl PE36 -style xilinx -f -lang vhdl -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/vhdl/PE36 
Execute       gen_rtl PE36 -style xilinx -f -lang vlog -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/verilog/PE36 
Execute       syn_report -csynth -model PE36 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE36_csynth.rpt 
Execute       syn_report -rtlxml -model PE36 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE36_csynth.xml 
Execute       syn_report -verbosereport -model PE36 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE36.verbose.rpt 
Execute       db_write -model PE36 -f -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE36.adb 
Execute       gen_tb_info PE36 -p /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE36 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Write_O_ALL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Write_O_ALL -vendor xilinx -mg_file /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Write_O_ALL.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Write_O_ALL'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 639.439 MB.
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl Write_O_ALL -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/systemc/Write_O_ALL -synmodules Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv 
Execute       gen_rtl Write_O_ALL -style xilinx -f -lang vhdl -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/vhdl/Write_O_ALL 
Execute       gen_rtl Write_O_ALL -style xilinx -f -lang vlog -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/verilog/Write_O_ALL 
Execute       syn_report -csynth -model Write_O_ALL -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/Write_O_ALL_csynth.rpt 
Execute       syn_report -rtlxml -model Write_O_ALL -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/Write_O_ALL_csynth.xml 
Execute       syn_report -verbosereport -model Write_O_ALL -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Write_O_ALL.verbose.rpt 
Execute       db_write -model Write_O_ALL -f -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Write_O_ALL.adb 
Command       db_write done; 0.11 sec.
Execute       gen_tb_info Write_O_ALL -p /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Write_O_ALL 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Drain_In37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Drain_In37 -vendor xilinx -mg_file /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In37.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Drain_In37'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 641.640 MB.
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl Drain_In37 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/systemc/Drain_In37 -synmodules Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv 
Execute       gen_rtl Drain_In37 -style xilinx -f -lang vhdl -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/vhdl/Drain_In37 
Execute       gen_rtl Drain_In37 -style xilinx -f -lang vlog -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/verilog/Drain_In37 
Execute       syn_report -csynth -model Drain_In37 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/Drain_In37_csynth.rpt 
Execute       syn_report -rtlxml -model Drain_In37 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/Drain_In37_csynth.xml 
Execute       syn_report -verbosereport -model Drain_In37 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In37.verbose.rpt 
Execute       db_write -model Drain_In37 -f -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In37.adb 
Execute       gen_tb_info Drain_In37 -p /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In37 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Drain_In38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Drain_In38 -vendor xilinx -mg_file /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In38.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Drain_In38'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 642.494 MB.
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl Drain_In38 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/systemc/Drain_In38 -synmodules Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv 
Execute       gen_rtl Drain_In38 -style xilinx -f -lang vhdl -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/vhdl/Drain_In38 
Execute       gen_rtl Drain_In38 -style xilinx -f -lang vlog -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/verilog/Drain_In38 
Execute       syn_report -csynth -model Drain_In38 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/Drain_In38_csynth.rpt 
Execute       syn_report -rtlxml -model Drain_In38 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/Drain_In38_csynth.xml 
Execute       syn_report -verbosereport -model Drain_In38 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In38.verbose.rpt 
Execute       db_write -model Drain_In38 -f -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In38.adb 
Execute       gen_tb_info Drain_In38 -p /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In38 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Drain_In39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Drain_In39 -vendor xilinx -mg_file /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In39.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Drain_In39'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 643.251 MB.
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl Drain_In39 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/systemc/Drain_In39 -synmodules Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv 
Execute       gen_rtl Drain_In39 -style xilinx -f -lang vhdl -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/vhdl/Drain_In39 
Execute       gen_rtl Drain_In39 -style xilinx -f -lang vlog -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/verilog/Drain_In39 
Execute       syn_report -csynth -model Drain_In39 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/Drain_In39_csynth.rpt 
Execute       syn_report -rtlxml -model Drain_In39 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/Drain_In39_csynth.xml 
Execute       syn_report -verbosereport -model Drain_In39 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In39.verbose.rpt 
Execute       db_write -model Drain_In39 -f -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In39.adb 
Execute       gen_tb_info Drain_In39 -p /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In39 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Drain_In40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Drain_In40 -vendor xilinx -mg_file /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In40.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Drain_In40'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 644.077 MB.
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl Drain_In40 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/systemc/Drain_In40 -synmodules Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv 
Execute       gen_rtl Drain_In40 -style xilinx -f -lang vhdl -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/vhdl/Drain_In40 
Execute       gen_rtl Drain_In40 -style xilinx -f -lang vlog -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/verilog/Drain_In40 
Execute       syn_report -csynth -model Drain_In40 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/Drain_In40_csynth.rpt 
Execute       syn_report -rtlxml -model Drain_In40 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/Drain_In40_csynth.xml 
Execute       syn_report -verbosereport -model Drain_In40 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In40.verbose.rpt 
Execute       db_write -model Drain_In40 -f -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In40.adb 
Execute       gen_tb_info Drain_In40 -p /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In40 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Drain_W41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Drain_W41 -vendor xilinx -mg_file /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W41.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Drain_W41'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 644.832 MB.
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl Drain_W41 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/systemc/Drain_W41 -synmodules Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv 
Execute       gen_rtl Drain_W41 -style xilinx -f -lang vhdl -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/vhdl/Drain_W41 
Execute       gen_rtl Drain_W41 -style xilinx -f -lang vlog -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/verilog/Drain_W41 
Execute       syn_report -csynth -model Drain_W41 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/Drain_W41_csynth.rpt 
Execute       syn_report -rtlxml -model Drain_W41 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/Drain_W41_csynth.xml 
Execute       syn_report -verbosereport -model Drain_W41 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W41.verbose.rpt 
Execute       db_write -model Drain_W41 -f -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W41.adb 
Execute       gen_tb_info Drain_W41 -p /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W41 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Drain_W42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Drain_W42 -vendor xilinx -mg_file /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W42.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Drain_W42'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 645.626 MB.
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl Drain_W42 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/systemc/Drain_W42 -synmodules Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv 
Execute       gen_rtl Drain_W42 -style xilinx -f -lang vhdl -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/vhdl/Drain_W42 
Execute       gen_rtl Drain_W42 -style xilinx -f -lang vlog -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/verilog/Drain_W42 
Execute       syn_report -csynth -model Drain_W42 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/Drain_W42_csynth.rpt 
Execute       syn_report -rtlxml -model Drain_W42 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/Drain_W42_csynth.xml 
Execute       syn_report -verbosereport -model Drain_W42 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W42.verbose.rpt 
Execute       db_write -model Drain_W42 -f -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W42.adb 
Execute       gen_tb_info Drain_W42 -p /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W42 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Drain_W43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Drain_W43 -vendor xilinx -mg_file /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W43.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Drain_W43'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 646.428 MB.
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl Drain_W43 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/systemc/Drain_W43 -synmodules Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv 
Execute       gen_rtl Drain_W43 -style xilinx -f -lang vhdl -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/vhdl/Drain_W43 
Execute       gen_rtl Drain_W43 -style xilinx -f -lang vlog -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/verilog/Drain_W43 
Execute       syn_report -csynth -model Drain_W43 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/Drain_W43_csynth.rpt 
Execute       syn_report -rtlxml -model Drain_W43 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/Drain_W43_csynth.xml 
Execute       syn_report -verbosereport -model Drain_W43 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W43.verbose.rpt 
Execute       db_write -model Drain_W43 -f -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W43.adb 
Execute       gen_tb_info Drain_W43 -p /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W43 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Drain_W44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Drain_W44 -vendor xilinx -mg_file /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W44.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Drain_W44'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 647.185 MB.
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl Drain_W44 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/systemc/Drain_W44 -synmodules Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv 
Execute       gen_rtl Drain_W44 -style xilinx -f -lang vhdl -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/vhdl/Drain_W44 
Execute       gen_rtl Drain_W44 -style xilinx -f -lang vlog -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/verilog/Drain_W44 
Execute       syn_report -csynth -model Drain_W44 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/Drain_W44_csynth.rpt 
Execute       syn_report -rtlxml -model Drain_W44 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/Drain_W44_csynth.xml 
Execute       syn_report -verbosereport -model Drain_W44 -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W44.verbose.rpt 
Execute       db_write -model Drain_W44 -f -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W44.adb 
Execute       gen_tb_info Drain_W44 -p /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W44 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE_array -vendor xilinx -mg_file /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_PE_array_entry141_U0' to 'start_for_PE_arraeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PE_array_Block_preh_5_U0' to 'start_for_PE_arrafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PE_array_Block_preh_4_U0' to 'start_for_PE_arrag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PE_array_Block_preh_3_U0' to 'start_for_PE_arrahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PE_array_Block_preh_2_U0' to 'start_for_PE_arraibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PE_array_Block_preh_1_U0' to 'start_for_PE_arrajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PE_array_Block_preh_U0' to 'start_for_PE_arrakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Drain_In37_U0' to 'start_for_Drain_IlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Drain_In38_U0' to 'start_for_Drain_Imb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Drain_In39_U0' to 'start_for_Drain_Incg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Drain_W41_U0' to 'start_for_Drain_Wocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Drain_W42_U0' to 'start_for_Drain_WpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Drain_W43_U0' to 'start_for_Drain_WqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Drain_In40_U0' to 'start_for_Drain_IrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Drain_W44_U0' to 'start_for_Drain_Wsc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_array'.
Command       create_rtl_model done; 0.67 sec.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 656.141 MB.
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE_array -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/systemc/PE_array -synmodules Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv 
Execute       gen_rtl PE_array -style xilinx -f -lang vhdl -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/vhdl/PE_array 
Execute       gen_rtl PE_array -style xilinx -f -lang vlog -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/verilog/PE_array 
Execute       syn_report -csynth -model PE_array -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE_array_csynth.rpt 
Command       syn_report done; 0.42 sec.
Execute       syn_report -rtlxml -model PE_array -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/PE_array_csynth.xml 
Command       syn_report done; 0.21 sec.
Execute       syn_report -verbosereport -model PE_array -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array.verbose.rpt 
Command       syn_report done; 0.76 sec.
Execute       db_write -model PE_array -f -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array.adb 
Command       db_write done; 0.39 sec.
Execute       gen_tb_info PE_array -p /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Write_C_buf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Write_C_buf -vendor xilinx -mg_file /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Write_C_buf.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Write_C_buf'.
INFO: [HLS 200-111]  Elapsed time: 1.87 seconds; current allocated memory: 663.678 MB.
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl Write_C_buf -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/systemc/Write_C_buf -synmodules Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv 
Execute       gen_rtl Write_C_buf -style xilinx -f -lang vhdl -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/vhdl/Write_C_buf 
Execute       gen_rtl Write_C_buf -style xilinx -f -lang vlog -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/verilog/Write_C_buf 
Execute       syn_report -csynth -model Write_C_buf -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/Write_C_buf_csynth.rpt 
Execute       syn_report -rtlxml -model Write_C_buf -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/Write_C_buf_csynth.xml 
Execute       syn_report -verbosereport -model Write_C_buf -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Write_C_buf.verbose.rpt 
Execute       db_write -model Write_C_buf -f -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Write_C_buf.adb 
Command       db_write done; 0.11 sec.
Execute       gen_tb_info Write_C_buf -p /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Write_C_buf 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Systolic_Array_Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Systolic_Array_Conv -vendor xilinx -mg_file /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'Systolic_Array_Conv/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Systolic_Array_Conv/In_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Systolic_Array_Conv/W_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Systolic_Array_Conv/Out_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Systolic_Array_Conv/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Systolic_Array_Conv/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Systolic_Array_Conv/Rin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Systolic_Array_Conv/Cin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Systolic_Array_Conv/CHin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Systolic_Array_Conv/R' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Systolic_Array_Conv/C' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Systolic_Array_Conv/CHout' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Systolic_Array_Conv/K' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Systolic_Array_Conv' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'p_chin_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_chout_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_r_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_c_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_cin_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_k_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_s_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_p_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_rinp_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_cinp_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'In_buffer_length' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'In_buffer_start' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'In_buffer_end' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Out_buf_row' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Out_buf_row' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'In_buf_row' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Out_buf_cho' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Out_buf_cho' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Out_buf_row_count' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'In_ddr', 'W_ddr' and 'Out_ddr' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'Systolic_Array_Conv_In_buffer' to 'Systolic_Array_Cotde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Systolic_Array_Conv_W_buffer' to 'Systolic_Array_Coudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Systolic_Array_Conv_Out_buffer' to 'Systolic_Array_Covdy' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Systolic_Array_Conv'.
Command       create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 666.916 MB.
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl Systolic_Array_Conv -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/systemc/Systolic_Array_Conv -synmodules Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv 
Execute       gen_rtl Systolic_Array_Conv -istop -style xilinx -f -lang vhdl -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/vhdl/Systolic_Array_Conv 
Execute       gen_rtl Systolic_Array_Conv -istop -style xilinx -f -lang vlog -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/verilog/Systolic_Array_Conv 
Execute       syn_report -csynth -model Systolic_Array_Conv -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/Systolic_Array_Conv_csynth.rpt 
Execute       syn_report -rtlxml -model Systolic_Array_Conv -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/syn/report/Systolic_Array_Conv_csynth.xml 
Execute       syn_report -verbosereport -model Systolic_Array_Conv -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.verbose.rpt 
Command       syn_report done; 0.58 sec.
Execute       db_write -model Systolic_Array_Conv -f -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.adb 
Command       db_write done; 0.14 sec.
Execute       gen_tb_info Systolic_Array_Conv -p /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv 
Execute       export_constraint_db -f -tool general -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.constraint.tcl 
Execute       syn_report -designview -model Systolic_Array_Conv -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.design.xml 
Command       syn_report done; 1.09 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model Systolic_Array_Conv -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model Systolic_Array_Conv -o /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks Systolic_Array_Conv 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain Systolic_Array_Conv 
INFO-FLOW: Model list for RTL component generation: Read_W_buf Read_In_buf_line PE_array.entry6 PE_array.entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_.preh.5 PE22 PE_array_Block_.preh.4 PE23 PE_array_Block_.preh.3 PE24 PE_array_Block_.preh.2 PE25 PE26 PE27 PE28 PE_array_Block_.preh.1 PE29 PE30 PE31 PE32 PE_array_Block_.preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv
INFO-FLOW: Handling components in module [Read_W_buf] ... 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Read_W_buf.compgen.tcl 
INFO-FLOW: Handling components in module [Read_In_buf_line] ... 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Read_In_buf_line.compgen.tcl 
INFO-FLOW: Found component Systolic_Array_Cobkb.
INFO-FLOW: Append model Systolic_Array_Cobkb
INFO-FLOW: Handling components in module [PE_array_entry6] ... 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_entry6.compgen.tcl 
INFO-FLOW: Handling components in module [PE_array_entry141] ... 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_entry141.compgen.tcl 
INFO-FLOW: Handling components in module [Load_In_ALL] ... 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Load_In_ALL.compgen.tcl 
INFO-FLOW: Handling components in module [Load_W_ALL] ... 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Load_W_ALL.compgen.tcl 
INFO-FLOW: Handling components in module [PE21] ... 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE21.compgen.tcl 
INFO-FLOW: Found component Systolic_Array_Cocud.
INFO-FLOW: Append model Systolic_Array_Cocud
INFO-FLOW: Found component Systolic_Array_CodEe.
INFO-FLOW: Append model Systolic_Array_CodEe
INFO-FLOW: Handling components in module [PE_array_Block_preh_5] ... 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_5.compgen.tcl 
INFO-FLOW: Handling components in module [PE22] ... 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE22.compgen.tcl 
INFO-FLOW: Handling components in module [PE_array_Block_preh_4] ... 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_4.compgen.tcl 
INFO-FLOW: Handling components in module [PE23] ... 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE23.compgen.tcl 
INFO-FLOW: Handling components in module [PE_array_Block_preh_3] ... 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_3.compgen.tcl 
INFO-FLOW: Handling components in module [PE24] ... 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE24.compgen.tcl 
INFO-FLOW: Handling components in module [PE_array_Block_preh_2] ... 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_2.compgen.tcl 
INFO-FLOW: Handling components in module [PE25] ... 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE25.compgen.tcl 
INFO-FLOW: Handling components in module [PE26] ... 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE26.compgen.tcl 
INFO-FLOW: Handling components in module [PE27] ... 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE27.compgen.tcl 
INFO-FLOW: Handling components in module [PE28] ... 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE28.compgen.tcl 
INFO-FLOW: Handling components in module [PE_array_Block_preh_1] ... 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_1.compgen.tcl 
INFO-FLOW: Handling components in module [PE29] ... 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE29.compgen.tcl 
INFO-FLOW: Handling components in module [PE30] ... 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE30.compgen.tcl 
INFO-FLOW: Handling components in module [PE31] ... 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE31.compgen.tcl 
INFO-FLOW: Handling components in module [PE32] ... 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE32.compgen.tcl 
INFO-FLOW: Handling components in module [PE_array_Block_preh] ... 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh.compgen.tcl 
INFO-FLOW: Handling components in module [PE33] ... 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE33.compgen.tcl 
INFO-FLOW: Handling components in module [PE34] ... 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE34.compgen.tcl 
INFO-FLOW: Handling components in module [PE35] ... 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE35.compgen.tcl 
INFO-FLOW: Handling components in module [PE36] ... 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE36.compgen.tcl 
INFO-FLOW: Handling components in module [Write_O_ALL] ... 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Write_O_ALL.compgen.tcl 
INFO-FLOW: Handling components in module [Drain_In37] ... 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In37.compgen.tcl 
INFO-FLOW: Handling components in module [Drain_In38] ... 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In38.compgen.tcl 
INFO-FLOW: Handling components in module [Drain_In39] ... 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In39.compgen.tcl 
INFO-FLOW: Handling components in module [Drain_In40] ... 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In40.compgen.tcl 
INFO-FLOW: Handling components in module [Drain_W41] ... 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W41.compgen.tcl 
INFO-FLOW: Handling components in module [Drain_W42] ... 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W42.compgen.tcl 
INFO-FLOW: Handling components in module [Drain_W43] ... 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W43.compgen.tcl 
INFO-FLOW: Handling components in module [Drain_W44] ... 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W44.compgen.tcl 
INFO-FLOW: Handling components in module [PE_array] ... 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d8_A.
INFO-FLOW: Append model fifo_w32_d8_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d5_A.
INFO-FLOW: Append model fifo_w32_d5_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d5_A.
INFO-FLOW: Append model fifo_w32_d5_A
INFO-FLOW: Found component fifo_w32_d6_A.
INFO-FLOW: Append model fifo_w32_d6_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d5_A.
INFO-FLOW: Append model fifo_w32_d5_A
INFO-FLOW: Found component fifo_w32_d6_A.
INFO-FLOW: Append model fifo_w32_d6_A
INFO-FLOW: Found component fifo_w32_d7_A.
INFO-FLOW: Append model fifo_w32_d7_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d5_A.
INFO-FLOW: Append model fifo_w32_d5_A
INFO-FLOW: Found component fifo_w32_d6_A.
INFO-FLOW: Append model fifo_w32_d6_A
INFO-FLOW: Found component fifo_w32_d7_A.
INFO-FLOW: Append model fifo_w32_d7_A
INFO-FLOW: Found component fifo_w32_d8_A.
INFO-FLOW: Append model fifo_w32_d8_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component start_for_PE_arraeOg.
INFO-FLOW: Append model start_for_PE_arraeOg
INFO-FLOW: Found component start_for_PE_arrafYi.
INFO-FLOW: Append model start_for_PE_arrafYi
INFO-FLOW: Found component start_for_PE_arrag8j.
INFO-FLOW: Append model start_for_PE_arrag8j
INFO-FLOW: Found component start_for_PE_arrahbi.
INFO-FLOW: Append model start_for_PE_arrahbi
INFO-FLOW: Found component start_for_PE_arraibs.
INFO-FLOW: Append model start_for_PE_arraibs
INFO-FLOW: Found component start_for_PE_arrajbC.
INFO-FLOW: Append model start_for_PE_arrajbC
INFO-FLOW: Found component start_for_PE_arrakbM.
INFO-FLOW: Append model start_for_PE_arrakbM
INFO-FLOW: Found component start_for_PE25_U0.
INFO-FLOW: Append model start_for_PE25_U0
INFO-FLOW: Found component start_for_PE29_U0.
INFO-FLOW: Append model start_for_PE29_U0
INFO-FLOW: Found component start_for_PE33_U0.
INFO-FLOW: Append model start_for_PE33_U0
INFO-FLOW: Found component start_for_PE22_U0.
INFO-FLOW: Append model start_for_PE22_U0
INFO-FLOW: Found component start_for_PE23_U0.
INFO-FLOW: Append model start_for_PE23_U0
INFO-FLOW: Found component start_for_PE24_U0.
INFO-FLOW: Append model start_for_PE24_U0
INFO-FLOW: Found component start_for_PE26_U0.
INFO-FLOW: Append model start_for_PE26_U0
INFO-FLOW: Found component start_for_PE27_U0.
INFO-FLOW: Append model start_for_PE27_U0
INFO-FLOW: Found component start_for_PE28_U0.
INFO-FLOW: Append model start_for_PE28_U0
INFO-FLOW: Found component start_for_Drain_IlbW.
INFO-FLOW: Append model start_for_Drain_IlbW
INFO-FLOW: Found component start_for_PE31_U0.
INFO-FLOW: Append model start_for_PE31_U0
INFO-FLOW: Found component start_for_PE32_U0.
INFO-FLOW: Append model start_for_PE32_U0
INFO-FLOW: Found component start_for_Drain_Imb6.
INFO-FLOW: Append model start_for_Drain_Imb6
INFO-FLOW: Found component start_for_PE30_U0.
INFO-FLOW: Append model start_for_PE30_U0
INFO-FLOW: Found component start_for_Drain_Incg.
INFO-FLOW: Append model start_for_Drain_Incg
INFO-FLOW: Found component start_for_PE35_U0.
INFO-FLOW: Append model start_for_PE35_U0
INFO-FLOW: Found component start_for_PE36_U0.
INFO-FLOW: Append model start_for_PE36_U0
INFO-FLOW: Found component start_for_PE34_U0.
INFO-FLOW: Append model start_for_PE34_U0
INFO-FLOW: Found component start_for_Drain_Wocq.
INFO-FLOW: Append model start_for_Drain_Wocq
INFO-FLOW: Found component start_for_Drain_WpcA.
INFO-FLOW: Append model start_for_Drain_WpcA
INFO-FLOW: Found component start_for_Drain_WqcK.
INFO-FLOW: Append model start_for_Drain_WqcK
INFO-FLOW: Found component start_for_Drain_IrcU.
INFO-FLOW: Append model start_for_Drain_IrcU
INFO-FLOW: Found component start_for_Drain_Wsc4.
INFO-FLOW: Append model start_for_Drain_Wsc4
INFO-FLOW: Handling components in module [Write_C_buf] ... 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Write_C_buf.compgen.tcl 
INFO-FLOW: Handling components in module [Systolic_Array_Conv] ... 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.compgen.tcl 
INFO-FLOW: Found component Systolic_Array_Cotde.
INFO-FLOW: Append model Systolic_Array_Cotde
INFO-FLOW: Found component Systolic_Array_Covdy.
INFO-FLOW: Append model Systolic_Array_Covdy
INFO-FLOW: Found component Systolic_Array_Conv_AXILiteS_s_axi.
INFO-FLOW: Append model Systolic_Array_Conv_AXILiteS_s_axi
INFO-FLOW: Found component Systolic_Array_Conv_gmem_m_axi.
INFO-FLOW: Append model Systolic_Array_Conv_gmem_m_axi
INFO-FLOW: Append model Read_W_buf
INFO-FLOW: Append model Read_In_buf_line
INFO-FLOW: Append model PE_array_entry6
INFO-FLOW: Append model PE_array_entry141
INFO-FLOW: Append model Load_In_ALL
INFO-FLOW: Append model Load_W_ALL
INFO-FLOW: Append model PE21
INFO-FLOW: Append model PE_array_Block_preh_5
INFO-FLOW: Append model PE22
INFO-FLOW: Append model PE_array_Block_preh_4
INFO-FLOW: Append model PE23
INFO-FLOW: Append model PE_array_Block_preh_3
INFO-FLOW: Append model PE24
INFO-FLOW: Append model PE_array_Block_preh_2
INFO-FLOW: Append model PE25
INFO-FLOW: Append model PE26
INFO-FLOW: Append model PE27
INFO-FLOW: Append model PE28
INFO-FLOW: Append model PE_array_Block_preh_1
INFO-FLOW: Append model PE29
INFO-FLOW: Append model PE30
INFO-FLOW: Append model PE31
INFO-FLOW: Append model PE32
INFO-FLOW: Append model PE_array_Block_preh
INFO-FLOW: Append model PE33
INFO-FLOW: Append model PE34
INFO-FLOW: Append model PE35
INFO-FLOW: Append model PE36
INFO-FLOW: Append model Write_O_ALL
INFO-FLOW: Append model Drain_In37
INFO-FLOW: Append model Drain_In38
INFO-FLOW: Append model Drain_In39
INFO-FLOW: Append model Drain_In40
INFO-FLOW: Append model Drain_W41
INFO-FLOW: Append model Drain_W42
INFO-FLOW: Append model Drain_W43
INFO-FLOW: Append model Drain_W44
INFO-FLOW: Append model PE_array
INFO-FLOW: Append model Write_C_buf
INFO-FLOW: Append model Systolic_Array_Conv
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Systolic_Array_Cobkb Systolic_Array_Cocud Systolic_Array_CodEe fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d3_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d3_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d8_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d3_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d4_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d5_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d3_A fifo_w32_d4_A fifo_w32_d5_A fifo_w32_d6_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d4_A fifo_w32_d5_A fifo_w32_d6_A fifo_w32_d7_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d5_A fifo_w32_d6_A fifo_w32_d7_A fifo_w32_d8_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A start_for_PE_arraeOg start_for_PE_arrafYi start_for_PE_arrag8j start_for_PE_arrahbi start_for_PE_arraibs start_for_PE_arrajbC start_for_PE_arrakbM start_for_PE25_U0 start_for_PE29_U0 start_for_PE33_U0 start_for_PE22_U0 start_for_PE23_U0 start_for_PE24_U0 start_for_PE26_U0 start_for_PE27_U0 start_for_PE28_U0 start_for_Drain_IlbW start_for_PE31_U0 start_for_PE32_U0 start_for_Drain_Imb6 start_for_PE30_U0 start_for_Drain_Incg start_for_PE35_U0 start_for_PE36_U0 start_for_PE34_U0 start_for_Drain_Wocq start_for_Drain_WpcA start_for_Drain_WqcK start_for_Drain_IrcU start_for_Drain_Wsc4 Systolic_Array_Cotde Systolic_Array_Covdy Systolic_Array_Conv_AXILiteS_s_axi Systolic_Array_Conv_gmem_m_axi Read_W_buf Read_In_buf_line PE_array_entry6 PE_array_entry141 Load_In_ALL Load_W_ALL PE21 PE_array_Block_preh_5 PE22 PE_array_Block_preh_4 PE23 PE_array_Block_preh_3 PE24 PE_array_Block_preh_2 PE25 PE26 PE27 PE28 PE_array_Block_preh_1 PE29 PE30 PE31 PE32 PE_array_Block_preh PE33 PE34 PE35 PE36 Write_O_ALL Drain_In37 Drain_In38 Drain_In39 Drain_In40 Drain_W41 Drain_W42 Drain_W43 Drain_W44 PE_array Write_C_buf Systolic_Array_Conv
INFO-FLOW: To file: write model Systolic_Array_Cobkb
INFO-FLOW: To file: write model Systolic_Array_Cocud
INFO-FLOW: To file: write model Systolic_Array_CodEe
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d8_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d5_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d5_A
INFO-FLOW: To file: write model fifo_w32_d6_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d5_A
INFO-FLOW: To file: write model fifo_w32_d6_A
INFO-FLOW: To file: write model fifo_w32_d7_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d5_A
INFO-FLOW: To file: write model fifo_w32_d6_A
INFO-FLOW: To file: write model fifo_w32_d7_A
INFO-FLOW: To file: write model fifo_w32_d8_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model start_for_PE_arraeOg
INFO-FLOW: To file: write model start_for_PE_arrafYi
INFO-FLOW: To file: write model start_for_PE_arrag8j
INFO-FLOW: To file: write model start_for_PE_arrahbi
INFO-FLOW: To file: write model start_for_PE_arraibs
INFO-FLOW: To file: write model start_for_PE_arrajbC
INFO-FLOW: To file: write model start_for_PE_arrakbM
INFO-FLOW: To file: write model start_for_PE25_U0
INFO-FLOW: To file: write model start_for_PE29_U0
INFO-FLOW: To file: write model start_for_PE33_U0
INFO-FLOW: To file: write model start_for_PE22_U0
INFO-FLOW: To file: write model start_for_PE23_U0
INFO-FLOW: To file: write model start_for_PE24_U0
INFO-FLOW: To file: write model start_for_PE26_U0
INFO-FLOW: To file: write model start_for_PE27_U0
INFO-FLOW: To file: write model start_for_PE28_U0
INFO-FLOW: To file: write model start_for_Drain_IlbW
INFO-FLOW: To file: write model start_for_PE31_U0
INFO-FLOW: To file: write model start_for_PE32_U0
INFO-FLOW: To file: write model start_for_Drain_Imb6
INFO-FLOW: To file: write model start_for_PE30_U0
INFO-FLOW: To file: write model start_for_Drain_Incg
INFO-FLOW: To file: write model start_for_PE35_U0
INFO-FLOW: To file: write model start_for_PE36_U0
INFO-FLOW: To file: write model start_for_PE34_U0
INFO-FLOW: To file: write model start_for_Drain_Wocq
INFO-FLOW: To file: write model start_for_Drain_WpcA
INFO-FLOW: To file: write model start_for_Drain_WqcK
INFO-FLOW: To file: write model start_for_Drain_IrcU
INFO-FLOW: To file: write model start_for_Drain_Wsc4
INFO-FLOW: To file: write model Systolic_Array_Cotde
INFO-FLOW: To file: write model Systolic_Array_Covdy
INFO-FLOW: To file: write model Systolic_Array_Conv_AXILiteS_s_axi
INFO-FLOW: To file: write model Systolic_Array_Conv_gmem_m_axi
INFO-FLOW: To file: write model Read_W_buf
INFO-FLOW: To file: write model Read_In_buf_line
INFO-FLOW: To file: write model PE_array_entry6
INFO-FLOW: To file: write model PE_array_entry141
INFO-FLOW: To file: write model Load_In_ALL
INFO-FLOW: To file: write model Load_W_ALL
INFO-FLOW: To file: write model PE21
INFO-FLOW: To file: write model PE_array_Block_preh_5
INFO-FLOW: To file: write model PE22
INFO-FLOW: To file: write model PE_array_Block_preh_4
INFO-FLOW: To file: write model PE23
INFO-FLOW: To file: write model PE_array_Block_preh_3
INFO-FLOW: To file: write model PE24
INFO-FLOW: To file: write model PE_array_Block_preh_2
INFO-FLOW: To file: write model PE25
INFO-FLOW: To file: write model PE26
INFO-FLOW: To file: write model PE27
INFO-FLOW: To file: write model PE28
INFO-FLOW: To file: write model PE_array_Block_preh_1
INFO-FLOW: To file: write model PE29
INFO-FLOW: To file: write model PE30
INFO-FLOW: To file: write model PE31
INFO-FLOW: To file: write model PE32
INFO-FLOW: To file: write model PE_array_Block_preh
INFO-FLOW: To file: write model PE33
INFO-FLOW: To file: write model PE34
INFO-FLOW: To file: write model PE35
INFO-FLOW: To file: write model PE36
INFO-FLOW: To file: write model Write_O_ALL
INFO-FLOW: To file: write model Drain_In37
INFO-FLOW: To file: write model Drain_In38
INFO-FLOW: To file: write model Drain_In39
INFO-FLOW: To file: write model Drain_In40
INFO-FLOW: To file: write model Drain_W41
INFO-FLOW: To file: write model Drain_W42
INFO-FLOW: To file: write model Drain_W43
INFO-FLOW: To file: write model Drain_W44
INFO-FLOW: To file: write model PE_array
INFO-FLOW: To file: write model Write_C_buf
INFO-FLOW: To file: write model Systolic_Array_Conv
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model Systolic_Array_Conv -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 75.06 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/global.setting.tcl
Execute       source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/global.setting.tcl 
Execute       source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/global.setting.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/global.setting.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Read_W_buf.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Read_In_buf_line.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Systolic_Array_Cobkb_div'
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_entry6.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_entry141.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Load_In_ALL.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Load_W_ALL.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE21.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_5.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE22.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_4.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE23.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_3.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE24.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_2.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE25.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE26.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE27.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE28.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_1.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE29.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE30.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE31.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE32.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE33.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE34.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE35.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE36.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Write_O_ALL.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In37.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In38.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In39.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In40.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W41.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W42.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W43.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W44.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'row_c1_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cho_c2_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'row_c_U(fifo_w32_d3_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'row_c707_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'row_c708_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'row_c709_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cho_c_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cho_c710_U(fifo_w32_d3_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cho_c711_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cho_c712_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cho_c713_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'In_inter_0_0_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'In_inter_1_0_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'In_inter_2_0_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'In_inter_3_0_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_c_c_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_c_c714_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_chin_c_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_chin_c715_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_k_c_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_k_c716_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'W_inter_0_0_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'W_inter_0_1_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'W_inter_0_2_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'W_inter_0_3_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'W_inter_1_0_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'In_inter_0_1_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'O_inter_0_0_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'row_c717_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cho_c718_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cho_c719_U(fifo_w32_d8_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_c_c720_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_c_c721_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_chin_c722_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_chin_c723_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_chout_c_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_chout_c724_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_k_c725_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_k_c726_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_r_c_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_r_c727_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'add_ln207_loc_c_U(fifo_w32_d3_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'W_inter_1_1_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'In_inter_0_2_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'O_inter_0_1_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'row_c728_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'add_ln207_loc_c729_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_c_c730_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_c_c731_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_chin_c732_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_chin_c733_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_chout_c734_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_chout_c735_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_k_c736_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_k_c737_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_r_c738_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_r_c739_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'add_ln207_1_loc_c_U(fifo_w32_d4_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'W_inter_1_2_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'In_inter_0_3_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'O_inter_0_2_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'row_c740_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'add_ln207_1_loc_c741_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_c_c742_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_c_c743_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_chin_c744_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_chin_c745_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_chout_c746_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_chout_c747_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_k_c748_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_k_c749_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_r_c750_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_r_c751_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'add_ln207_2_loc_c_U(fifo_w32_d5_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'W_inter_1_3_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'In_inter_0_4_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'O_inter_0_3_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'add_ln207_2_loc_c752_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_c_c753_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_c_c754_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_chin_c755_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_chin_c756_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_chout_c757_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_k_c758_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_k_c759_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_r_c760_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'add_ln207_3_loc_c_U(fifo_w32_d3_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'add_ln207_3_loc_c761_U(fifo_w32_d4_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'add_ln207_3_loc_c762_U(fifo_w32_d5_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'add_ln207_3_loc_c763_U(fifo_w32_d6_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'W_inter_2_0_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'In_inter_1_1_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'O_inter_1_0_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cho_c764_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_c_c765_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_chin_c766_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_chout_c767_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_k_c768_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_r_c769_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'W_inter_2_1_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'In_inter_1_2_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'O_inter_1_1_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'add_ln207_loc_c770_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_c_c771_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_chin_c772_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_chout_c773_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_k_c774_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_r_c775_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'W_inter_2_2_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'In_inter_1_3_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'O_inter_1_2_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'add_ln207_1_loc_c776_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_c_c777_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_chin_c778_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_chout_c779_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_k_c780_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_r_c781_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'W_inter_2_3_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'In_inter_1_4_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'O_inter_1_3_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'add_ln207_2_loc_c782_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_c_c783_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_c_c784_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_chin_c785_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_chin_c786_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_chout_c787_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_k_c788_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_k_c789_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_r_c790_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'add_ln207_4_loc_c_U(fifo_w32_d4_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'add_ln207_4_loc_c791_U(fifo_w32_d5_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'add_ln207_4_loc_c792_U(fifo_w32_d6_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'add_ln207_4_loc_c793_U(fifo_w32_d7_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'W_inter_3_0_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'In_inter_2_1_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'O_inter_2_0_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cho_c794_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_c_c795_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_chin_c796_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_chout_c797_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_k_c798_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_r_c799_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'W_inter_3_1_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'In_inter_2_2_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'O_inter_2_1_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'add_ln207_loc_c800_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_c_c801_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_chin_c802_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_chout_c803_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_k_c804_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_r_c805_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'W_inter_3_2_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'In_inter_2_3_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'O_inter_2_2_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'add_ln207_1_loc_c806_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_c_c807_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_chin_c808_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_chout_c809_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_k_c810_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_r_c811_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'W_inter_3_3_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'In_inter_2_4_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'O_inter_2_3_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'add_ln207_2_loc_c812_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_c_c813_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_c_c814_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_chin_c815_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_chin_c816_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_chout_c817_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_k_c818_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_k_c819_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_r_c820_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'add_ln207_5_loc_c_U(fifo_w32_d5_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'add_ln207_5_loc_c821_U(fifo_w32_d6_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'add_ln207_5_loc_c822_U(fifo_w32_d7_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'add_ln207_5_loc_c823_U(fifo_w32_d8_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'W_inter_4_0_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'In_inter_3_1_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'O_inter_3_0_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_c_c824_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_chin_c825_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_k_c826_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'W_inter_4_1_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'In_inter_3_2_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'O_inter_3_1_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_c_c827_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_chin_c828_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_k_c829_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'W_inter_4_2_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'In_inter_3_3_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'O_inter_3_2_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_c_c830_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_chin_c831_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_k_c832_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'W_inter_4_3_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'In_inter_3_4_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'O_inter_3_3_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_c_c833_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_c_c834_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_c_c835_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_chin_c836_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_chin_c837_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_chout_c838_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_k_c839_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_k_c840_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_arraeOg_U(start_for_PE_arraeOg)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_arrafYi_U(start_for_PE_arrafYi)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_arrag8j_U(start_for_PE_arrag8j)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_arrahbi_U(start_for_PE_arrahbi)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_arraibs_U(start_for_PE_arraibs)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_arrajbC_U(start_for_PE_arrajbC)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_arrakbM_U(start_for_PE_arrakbM)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE25_U0_U(start_for_PE25_U0)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE29_U0_U(start_for_PE29_U0)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE33_U0_U(start_for_PE33_U0)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE22_U0_U(start_for_PE22_U0)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE23_U0_U(start_for_PE23_U0)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE24_U0_U(start_for_PE24_U0)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE26_U0_U(start_for_PE26_U0)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE27_U0_U(start_for_PE27_U0)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE28_U0_U(start_for_PE28_U0)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Drain_IlbW_U(start_for_Drain_IlbW)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE31_U0_U(start_for_PE31_U0)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE32_U0_U(start_for_PE32_U0)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Drain_Imb6_U(start_for_Drain_Imb6)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE30_U0_U(start_for_PE30_U0)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Drain_Incg_U(start_for_Drain_Incg)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE35_U0_U(start_for_PE35_U0)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE36_U0_U(start_for_PE36_U0)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE34_U0_U(start_for_PE34_U0)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Drain_Wocq_U(start_for_Drain_Wocq)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Drain_WpcA_U(start_for_Drain_WpcA)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Drain_WqcK_U(start_for_Drain_WqcK)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Drain_IrcU_U(start_for_Drain_IrcU)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Drain_Wsc4_U(start_for_Drain_Wsc4)' using Shift Registers.
Command       ap_source done; 5.94 sec.
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Write_C_buf.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Systolic_Array_Cotde_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Systolic_Array_Covdy_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         source ./AXILiteS.slave.tcl 
Execute         is_m_axi_addr64 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/global.setting.tcl
Execute       source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/global.setting.tcl 
Execute       source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=Systolic_Array_Conv xml_exists=0
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/global.setting.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Read_W_buf.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Read_In_buf_line.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_entry6.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_entry141.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Load_In_ALL.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Load_W_ALL.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE21.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_5.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE22.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_4.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE23.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_3.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE24.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_2.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE25.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE26.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE27.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE28.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_1.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE29.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE30.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE31.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE32.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE33.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE34.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE35.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE36.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Write_O_ALL.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In37.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In38.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In39.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In40.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W41.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W42.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W43.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W44.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Write_C_buf.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/global.setting.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Read_W_buf.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Read_In_buf_line.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_entry6.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_entry141.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Load_In_ALL.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Load_W_ALL.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE21.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_5.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE22.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_4.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE23.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_3.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE24.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_2.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE25.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE26.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE27.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE28.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_1.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE29.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE30.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE31.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE32.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE33.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE34.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE35.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE36.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Write_O_ALL.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In37.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In38.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In39.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In40.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W41.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W42.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W43.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W44.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Write_C_buf.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/global.setting.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Read_W_buf.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Read_In_buf_line.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_entry6.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_entry141.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Load_In_ALL.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Load_W_ALL.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE21.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_5.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE22.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_4.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE23.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_3.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE24.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_2.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE25.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE26.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE27.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE28.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_1.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE29.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE30.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE31.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE32.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE33.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE34.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE35.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE36.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Write_O_ALL.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In37.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In38.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In39.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In40.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W41.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W42.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W43.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W44.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Write_C_buf.compgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.compgen.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.constraint.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=20
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=13
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=282 #gSsdmPorts=20
Execute       source /home/dzl/VOLUME/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/global.setting.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.compgen.dataonly.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.compgen.dataonly.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.rtl_wrap.cfg.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.compgen.dataonly.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.constraint.tcl 
Execute       sc_get_clocks Systolic_Array_Conv 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/impl/misc/Systolic_Array_Conv_ap_fadd_2_full_dsp_32_ip.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/impl/misc/Systolic_Array_Conv_ap_fmul_0_max_dsp_32_ip.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Read_W_buf.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Read_In_buf_line.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_entry6.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_entry141.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Load_In_ALL.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Load_W_ALL.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE21.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_5.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE22.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_4.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE23.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_3.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE24.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_2.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE25.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE26.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE27.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE28.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh_1.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE29.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE30.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE31.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE32.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array_Block_preh.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE33.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE34.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE35.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE36.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Write_O_ALL.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In37.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In38.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In39.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_In40.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W41.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W42.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W43.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Drain_W44.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/PE_array.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Write_C_buf.tbgen.tcl 
Execute       source /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/Systolic_Array_Conv.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/dzl/VOLUME/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/source/lab6/conv_v1.prj/solution2/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 1744.637 ; gain = 1294.723 ; free physical = 8836 ; free virtual = 13627
INFO: [VHDL 208-304] Generating VHDL RTL for Systolic_Array_Conv.
INFO: [VLOG 209-307] Generating Verilog RTL for Systolic_Array_Conv.
Command     autosyn done; 36.1 sec.
Command   csynth_design done; 56.38 sec.
Command ap_source done; 58.19 sec.
Execute cleanup_all 
