
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002716                       # Number of seconds simulated
sim_ticks                                  2716167000                       # Number of ticks simulated
final_tick                                 2716167000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 162812                       # Simulator instruction rate (inst/s)
host_op_rate                                   327076                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               35987154                       # Simulator tick rate (ticks/s)
host_mem_usage                                 448908                       # Number of bytes of host memory used
host_seconds                                    75.48                       # Real time elapsed on the host
sim_insts                                    12288429                       # Number of instructions simulated
sim_ops                                      24686367                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2716167000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          89600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         300864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             390464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        89600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         89600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        32256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           32256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4701                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          504                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                504                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          32987662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         110767858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             143755520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     32987662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         32987662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       11875558                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11875558                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       11875558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         32987662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        110767858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            155631079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1367.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1348.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4686.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002971263250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           82                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           82                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               13313                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1263                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6102                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1388                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6102                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1388                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 386176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   85888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  390528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                88832                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     68                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    21                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               94                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               37                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2716165000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6102                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1388                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1257                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    374.682578                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   228.064090                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   351.454623                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          346     27.53%     27.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          320     25.46%     52.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          130     10.34%     63.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           83      6.60%     69.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           53      4.22%     74.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           41      3.26%     77.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           70      5.57%     82.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           26      2.07%     85.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          188     14.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1257                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           82                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      73.475610                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.478391                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    158.585509                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             54     65.85%     65.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            10     12.20%     78.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             9     10.98%     89.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      1.22%     90.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      1.22%     91.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1      1.22%     92.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      1.22%     93.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      1.22%     95.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      1.22%     96.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            2      2.44%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            1      1.22%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            82                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           82                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.365854                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.347239                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.809087                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               67     81.71%     81.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      2.44%     84.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               11     13.41%     97.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      2.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            82                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        86272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       299904                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        85888                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 31762406.361611787230                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 110414418.553792908788                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 31621030.665640223771                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1401                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4701                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1388                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     52831000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    155916500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  72733092250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37709.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33166.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  52401363.29                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     95610000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               208747500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   30170000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15845.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34595.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       142.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        31.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    143.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     32.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.87                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5082                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1024                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.91                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     362638.85                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6047580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3191595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                25753980                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                4818060                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         47941920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             53463150                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1999680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       196752030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        23629440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        508035480                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              871632915                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            320.905495                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           2593506000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2515000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      20280000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2100707500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     61536750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      99717500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    431410250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3020220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1578720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                17321640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2187180                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         45483360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             54232080                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2512320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       172267680                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        31343520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        515927820                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              845874540                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            311.422140                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           2590684500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3843500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      19240000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2131291000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     81619250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     102399000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    377774250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2716167000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  563941                       # Number of BP lookups
system.cpu.branchPred.condPredicted            563941                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             17962                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               458222                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   92181                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                526                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          458222                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             294596                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           163626                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3727                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2716167000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     5191809                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      499707                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1162                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           155                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2716167000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2716167000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1128518                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           159                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2716167000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          5432335                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1177897                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12687250                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      563941                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             386777                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4154061                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   36098                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           247                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          930                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1128466                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2826                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            5351225                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.766599                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.607319                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1613802     30.16%     30.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    38596      0.72%     30.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   349542      6.53%     37.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    85000      1.59%     39.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   288602      5.39%     44.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    94350      1.76%     46.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    34200      0.64%     46.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    93960      1.76%     48.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2753173     51.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5351225                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.103812                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.335506                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1277305                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                360346                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3676279                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 19246                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  18049                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               25356031                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  18049                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1288901                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  142807                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5094                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3682065                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                214309                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               25319149                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2669                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  11255                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  11064                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 186214                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            27972538                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              53252906                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         19227245                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          24906837                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              27263853                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   708685                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                148                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            108                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    100377                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5164371                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              505165                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            148851                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            44365                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   25141344                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 225                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  24977394                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             53039                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          455201                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       868649                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            161                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       5351225                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         4.667603                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.507019                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              422184      7.89%      7.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              261842      4.89%     12.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              590249     11.03%     23.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              436055      8.15%     31.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              783651     14.64%     46.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              572495     10.70%     57.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              659228     12.32%     69.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              729726     13.64%     83.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              895795     16.74%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5351225                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   30238      2.24%      2.24% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.24% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 69864      5.17%      7.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      7.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      7.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      7.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      7.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      7.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      7.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      7.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      7.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      7.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      9      0.00%      7.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      7.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     10      0.00%      7.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 10127      0.75%      8.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      8.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      8.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%      8.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      8.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      8.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd            609768     45.10%     53.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     53.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     53.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     53.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     53.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     53.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult           369810     27.35%     80.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1279      0.09%     80.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   806      0.06%     80.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            260011     19.23%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               86      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             15015      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7555816     30.25%     30.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40065      0.16%     30.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1621      0.01%     30.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4282481     17.15%     47.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     47.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  65      0.00%     47.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     47.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     47.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     47.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     47.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     47.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  687      0.00%     47.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     47.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                81580      0.33%     47.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     47.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1693      0.01%     47.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2960916     11.85%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                723      0.00%     59.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2310002      9.25%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           30030      0.12%     69.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2080000      8.33%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               852145      3.41%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              350083      1.40%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4263664     17.07%     99.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         150808      0.60%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               24977394                       # Type of FU issued
system.cpu.iq.rate                           4.597911                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1352012                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.054129                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           17765060                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6567984                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6166094                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            38946004                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           19028872                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     18690746                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6201659                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                20112732                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           427898                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       171256                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           95                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        10595                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        10004                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           566                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  18049                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   98337                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  7501                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            25141569                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               297                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5164371                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               505165                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                145                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    664                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  6393                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             95                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          12846                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7145                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                19991                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              24919517                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               5071699                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             57877                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      5571396                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   523148                       # Number of branches executed
system.cpu.iew.exec_stores                     499697                       # Number of stores executed
system.cpu.iew.exec_rate                     4.587257                       # Inst execution rate
system.cpu.iew.wb_sent                       24861392                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      24856840                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  14526641                       # num instructions producing a value
system.cpu.iew.wb_consumers                  22422510                       # num instructions consuming a value
system.cpu.iew.wb_rate                       4.575719                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.647860                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          455209                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             17985                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      5286878                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     4.669366                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.840157                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       551738     10.44%     10.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       595987     11.27%     21.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       301029      5.69%     27.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       343801      6.50%     33.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       660902     12.50%     46.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       490027      9.27%     55.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       489611      9.26%     64.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       404754      7.66%     72.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1449029     27.41%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5286878                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12288429                       # Number of instructions committed
system.cpu.commit.committedOps               24686367                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5487685                       # Number of memory references committed
system.cpu.commit.loads                       4993115                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     510547                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   18685366                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10311057                       # Number of committed integer instructions.
system.cpu.commit.function_calls                90884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        12144      0.05%      0.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7401505     29.98%     30.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40051      0.16%     30.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.01%     30.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4280154     17.34%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           80746      0.33%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.00%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        2960724     11.99%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2310000      9.36%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        30000      0.12%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2080000      8.43%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          821877      3.33%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         344088      1.39%     82.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4171238     16.90%     99.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       150482      0.61%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          24686367                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1449029                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     28979425                       # The number of ROB reads
system.cpu.rob.rob_writes                    50347932                       # The number of ROB writes
system.cpu.timesIdled                             785                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           81110                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12288429                       # Number of Instructions Simulated
system.cpu.committedOps                      24686367                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.442069                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.442069                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.262090                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.262090                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 18688585                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5327775                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  24714210                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 18539492                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2169773                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3595542                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 6604084                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2716167000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          3171.794154                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              282440                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               988                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            285.870445                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  3171.794154                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.774364                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.774364                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         3713                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         3668                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.906494                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10498459                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10498459                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2716167000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4738995                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4738995                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       492150                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         492150                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      5231145                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5231145                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5231145                       # number of overall hits
system.cpu.dcache.overall_hits::total         5231145                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13311                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13311                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2423                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2423                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        15734                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15734                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15734                       # number of overall misses
system.cpu.dcache.overall_misses::total         15734                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    720913000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    720913000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    152457499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    152457499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    873370499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    873370499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    873370499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    873370499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4752306                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4752306                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       494573                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       494573                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5246879                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5246879                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5246879                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5246879                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002801                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002801                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004899                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004899                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002999                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002999                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002999                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002999                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54159.191646                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54159.191646                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62920.965332                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62920.965332                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55508.484746                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55508.484746                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55508.484746                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55508.484746                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        12581                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           69                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               190                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.215789                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           23                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          504                       # number of writebacks
system.cpu.dcache.writebacks::total               504                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11029                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11029                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        11033                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11033                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11033                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11033                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2282                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2282                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2419                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2419                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         4701                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4701                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4701                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4701                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    154708500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    154708500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    149807999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    149807999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    304516499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    304516499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    304516499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    304516499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000480                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000480                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004891                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004891                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000896                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000896                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000896                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000896                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67795.135846                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67795.135846                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61929.722613                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61929.722613                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64776.962136                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64776.962136                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64776.962136                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64776.962136                       # average overall mshr miss latency
system.cpu.dcache.replacements                    988                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2716167000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           503.831374                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              187774                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               889                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            211.219348                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   503.831374                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.984046                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.984046                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          400                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2258332                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2258332                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2716167000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1126597                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1126597                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1126597                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1126597                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1126597                       # number of overall hits
system.cpu.icache.overall_hits::total         1126597                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1869                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1869                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1869                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1869                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1869                       # number of overall misses
system.cpu.icache.overall_misses::total          1869                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    123979499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    123979499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    123979499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    123979499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    123979499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    123979499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1128466                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1128466                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1128466                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1128466                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1128466                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1128466                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001656                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001656                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001656                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001656                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001656                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001656                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66334.670412                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66334.670412                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66334.670412                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66334.670412                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66334.670412                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66334.670412                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1020                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           85                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          889                       # number of writebacks
system.cpu.icache.writebacks::total               889                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          468                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          468                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          468                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          468                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          468                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          468                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1401                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1401                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1401                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1401                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1401                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1401                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     97577499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     97577499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     97577499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     97577499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     97577499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     97577499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001242                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001242                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001242                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001242                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001242                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001242                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69648.464668                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69648.464668                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69648.464668                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69648.464668                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69648.464668                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69648.464668                       # average overall mshr miss latency
system.cpu.icache.replacements                    889                       # number of replacements
system.membus.snoop_filter.tot_requests          7979                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1881                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2716167000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3682                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          504                       # Transaction distribution
system.membus.trans_dist::WritebackClean          889                       # Transaction distribution
system.membus.trans_dist::CleanEvict              484                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2419                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2419                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1401                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2282                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        10390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        10390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       146496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       146496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       333120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       333120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  479616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6102                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001803                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.042423                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6091     99.82%     99.82% # Request fanout histogram
system.membus.snoop_fanout::1                      11      0.18%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                6102                       # Request fanout histogram
system.membus.reqLayer2.occupancy            14868000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7427248                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           24798499                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
