
==============================================================================
XRT Build Version: 2.12.447 (2021.2)
       Build Date: 2021-11-18 01:15:31
          Hash ID: 49145cb4777f56567c5a240ed97773b3c2665efb
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2021.2) on 2021-10-14-04:41:01
   Version:                2.12.447
   Kernels:                Sextans
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          b32ae86d-30ce-d053-d586-2a33222a3f55
   Sections:               DEBUG_IP_LAYOUT, BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, 
                           CONNECTIVITY, CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u280
   Name:                   xdma
   Version:                201920.3
   Generated Version:      Vivado 2019.2 (SW Build: 2742762)
   Created:                Tue Jan 21 23:21:22 2020
   FPGA Device:            xcu280
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au280:1.0
   Board Part:             xilinx.com:au280:part0:1.0
   Platform VBNV:          xilinx_u280_xdma_201920_3
   Static UUID:            f2b82d53-372f-45a4-bbe9-3d1c980216da
   Feature ROM TimeStamp:  1579649056

Clocks
------
   Name:      clk_out1_pfm_top_clkwiz_hbm_aclk_0
   Index:     0
   Type:      SYSTEM
   Frequency: 392 MHz

   Name:      DATA_CLK
   Index:     1
   Type:      DATA
   Frequency: 231 MHz

   Name:      KERNEL_CLK
   Index:     2
   Type:      KERNEL
   Frequency: 500 MHz

Memory Configuration
--------------------
   Name:         HBM[0]
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x0
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[1]
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x10000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[2]
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x20000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[3]
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x30000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[4]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x40000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[5]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x50000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[6]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x60000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[7]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x70000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[8]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x80000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[9]
   Index:        9
   Type:         MEM_DRAM
   Base Address: 0x90000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[10]
   Index:        10
   Type:         MEM_DRAM
   Base Address: 0xa0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[11]
   Index:        11
   Type:         MEM_DRAM
   Base Address: 0xb0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[12]
   Index:        12
   Type:         MEM_DRAM
   Base Address: 0xc0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[13]
   Index:        13
   Type:         MEM_DRAM
   Base Address: 0xd0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[14]
   Index:        14
   Type:         MEM_DRAM
   Base Address: 0xe0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[15]
   Index:        15
   Type:         MEM_DRAM
   Base Address: 0xf0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[16]
   Index:        16
   Type:         MEM_DRAM
   Base Address: 0x100000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[17]
   Index:        17
   Type:         MEM_DRAM
   Base Address: 0x110000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[18]
   Index:        18
   Type:         MEM_DRAM
   Base Address: 0x120000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[19]
   Index:        19
   Type:         MEM_DRAM
   Base Address: 0x130000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[20]
   Index:        20
   Type:         MEM_DRAM
   Base Address: 0x140000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[21]
   Index:        21
   Type:         MEM_DRAM
   Base Address: 0x150000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[22]
   Index:        22
   Type:         MEM_DRAM
   Base Address: 0x160000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[23]
   Index:        23
   Type:         MEM_DRAM
   Base Address: 0x170000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[24]
   Index:        24
   Type:         MEM_DRAM
   Base Address: 0x180000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[25]
   Index:        25
   Type:         MEM_DRAM
   Base Address: 0x190000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[26]
   Index:        26
   Type:         MEM_DRAM
   Base Address: 0x1a0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[27]
   Index:        27
   Type:         MEM_DRAM
   Base Address: 0x1b0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[28]
   Index:        28
   Type:         MEM_DRAM
   Base Address: 0x1c0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[29]
   Index:        29
   Type:         MEM_DRAM
   Base Address: 0x1d0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[30]
   Index:        30
   Type:         MEM_DRAM
   Base Address: 0x1e0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[31]
   Index:        31
   Type:         MEM_DRAM
   Base Address: 0x1f0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         DDR[0]
   Index:        32
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         DDR[1]
   Index:        33
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        34
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        35
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        36
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        37
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[4]
   Index:        38
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[5]
   Index:        39
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No
==============================================================================
Kernel: Sextans

Definition
----------
   Signature: Sextans (int* edge_list_ptr, ap_uint<512>* edge_list_ch_0, ap_uint<512>* edge_list_ch_1, ap_uint<512>* edge_list_ch_2, ap_uint<512>* edge_list_ch_3, ap_uint<512>* edge_list_ch_4, ap_uint<512>* edge_list_ch_5, ap_uint<512>* edge_list_ch_6, ap_uint<512>* edge_list_ch_7, float_v16* mat_B_ch_0, float_v16* mat_B_ch_1, float_v16* mat_B_ch_2, float_v16* mat_B_ch_3, float_v16* mat_C_ch_in_0, float_v16* mat_C_ch_in_1, float_v16* mat_C_ch_in_2, float_v16* mat_C_ch_in_3, float_v16* mat_C_ch_in_4, float_v16* mat_C_ch_in_5, float_v16* mat_C_ch_in_6, float_v16* mat_C_ch_in_7, float_v16* mat_C_ch_0, float_v16* mat_C_ch_1, float_v16* mat_C_ch_2, float_v16* mat_C_ch_3, float_v16* mat_C_ch_4, float_v16* mat_C_ch_5, float_v16* mat_C_ch_6, float_v16* mat_C_ch_7, const int NUM_ITE, const int NUM_A_LEN, const int M, const int K, const int P_N, const int alpha_u, const int beta_u)

Ports
-----
   Port:          m_axi_edge_list_ptr
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m_axi_edge_list_ch_0
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_edge_list_ch_1
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_edge_list_ch_2
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_edge_list_ch_3
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_edge_list_ch_4
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_edge_list_ch_5
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_edge_list_ch_6
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_edge_list_ch_7
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_mat_B_ch_0
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_mat_B_ch_1
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_mat_B_ch_2
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_mat_B_ch_3
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_mat_C_ch_in_0
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_mat_C_ch_in_1
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_mat_C_ch_in_2
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_mat_C_ch_in_3
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_mat_C_ch_in_4
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_mat_C_ch_in_5
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_mat_C_ch_in_6
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_mat_C_ch_in_7
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_mat_C_ch_0
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_mat_C_ch_1
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_mat_C_ch_2
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_mat_C_ch_3
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_mat_C_ch_4
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_mat_C_ch_5
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_mat_C_ch_6
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_mat_C_ch_7
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          s_axi_control
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        Sextans_1
   Base Address: 0x1800000

   Argument:          edge_list_ptr
   Register Offset:   0x10
   Port:              m_axi_edge_list_ptr
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          edge_list_ch_0
   Register Offset:   0x1c
   Port:              m_axi_edge_list_ch_0
   Memory:            HBM[1] (MEM_DDR4)

   Argument:          edge_list_ch_1
   Register Offset:   0x28
   Port:              m_axi_edge_list_ch_1
   Memory:            HBM[16] (MEM_DRAM)

   Argument:          edge_list_ch_2
   Register Offset:   0x34
   Port:              m_axi_edge_list_ch_2
   Memory:            HBM[17] (MEM_DRAM)

   Argument:          edge_list_ch_3
   Register Offset:   0x40
   Port:              m_axi_edge_list_ch_3
   Memory:            HBM[2] (MEM_DRAM)

   Argument:          edge_list_ch_4
   Register Offset:   0x4c
   Port:              m_axi_edge_list_ch_4
   Memory:            HBM[3] (MEM_DRAM)

   Argument:          edge_list_ch_5
   Register Offset:   0x58
   Port:              m_axi_edge_list_ch_5
   Memory:            HBM[4] (MEM_DRAM)

   Argument:          edge_list_ch_6
   Register Offset:   0x64
   Port:              m_axi_edge_list_ch_6
   Memory:            HBM[5] (MEM_DRAM)

   Argument:          edge_list_ch_7
   Register Offset:   0x70
   Port:              m_axi_edge_list_ch_7
   Memory:            HBM[18] (MEM_DRAM)

   Argument:          mat_B_ch_0
   Register Offset:   0x7c
   Port:              m_axi_mat_B_ch_0
   Memory:            HBM[6] (MEM_DRAM)

   Argument:          mat_B_ch_1
   Register Offset:   0x88
   Port:              m_axi_mat_B_ch_1
   Memory:            HBM[7] (MEM_DRAM)

   Argument:          mat_B_ch_2
   Register Offset:   0x94
   Port:              m_axi_mat_B_ch_2
   Memory:            HBM[8] (MEM_DRAM)

   Argument:          mat_B_ch_3
   Register Offset:   0xa0
   Port:              m_axi_mat_B_ch_3
   Memory:            HBM[9] (MEM_DRAM)

   Argument:          mat_C_ch_in_0
   Register Offset:   0xac
   Port:              m_axi_mat_C_ch_in_0
   Memory:            HBM[13] (MEM_DRAM)

   Argument:          mat_C_ch_in_1
   Register Offset:   0xb8
   Port:              m_axi_mat_C_ch_in_1
   Memory:            HBM[24] (MEM_DRAM)

   Argument:          mat_C_ch_in_2
   Register Offset:   0xc4
   Port:              m_axi_mat_C_ch_in_2
   Memory:            HBM[25] (MEM_DRAM)

   Argument:          mat_C_ch_in_3
   Register Offset:   0xd0
   Port:              m_axi_mat_C_ch_in_3
   Memory:            HBM[26] (MEM_DRAM)

   Argument:          mat_C_ch_in_4
   Register Offset:   0xdc
   Port:              m_axi_mat_C_ch_in_4
   Memory:            HBM[14] (MEM_DRAM)

   Argument:          mat_C_ch_in_5
   Register Offset:   0xe8
   Port:              m_axi_mat_C_ch_in_5
   Memory:            HBM[27] (MEM_DRAM)

   Argument:          mat_C_ch_in_6
   Register Offset:   0xf4
   Port:              m_axi_mat_C_ch_in_6
   Memory:            HBM[15] (MEM_DRAM)

   Argument:          mat_C_ch_in_7
   Register Offset:   0x100
   Port:              m_axi_mat_C_ch_in_7
   Memory:            HBM[28] (MEM_DRAM)

   Argument:          mat_C_ch_0
   Register Offset:   0x10c
   Port:              m_axi_mat_C_ch_0
   Memory:            HBM[10] (MEM_DRAM)

   Argument:          mat_C_ch_1
   Register Offset:   0x118
   Port:              m_axi_mat_C_ch_1
   Memory:            HBM[19] (MEM_DRAM)

   Argument:          mat_C_ch_2
   Register Offset:   0x124
   Port:              m_axi_mat_C_ch_2
   Memory:            HBM[20] (MEM_DRAM)

   Argument:          mat_C_ch_3
   Register Offset:   0x130
   Port:              m_axi_mat_C_ch_3
   Memory:            HBM[21] (MEM_DRAM)

   Argument:          mat_C_ch_4
   Register Offset:   0x13c
   Port:              m_axi_mat_C_ch_4
   Memory:            HBM[11] (MEM_DRAM)

   Argument:          mat_C_ch_5
   Register Offset:   0x148
   Port:              m_axi_mat_C_ch_5
   Memory:            HBM[22] (MEM_DRAM)

   Argument:          mat_C_ch_6
   Register Offset:   0x154
   Port:              m_axi_mat_C_ch_6
   Memory:            HBM[12] (MEM_DRAM)

   Argument:          mat_C_ch_7
   Register Offset:   0x160
   Port:              m_axi_mat_C_ch_7
   Memory:            HBM[23] (MEM_DRAM)

   Argument:          NUM_ITE
   Register Offset:   0x16c
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          NUM_A_LEN
   Register Offset:   0x174
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          M
   Register Offset:   0x17c
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          K
   Register Offset:   0x184
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          P_N
   Register Offset:   0x18c
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          alpha_u
   Register Offset:   0x194
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          beta_u
   Register Offset:   0x19c
   Port:              s_axi_control
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2021.2 - 2021-10-14-04:41:01 (SW BUILD: 3363252)
   Command Line:  v++ --config /expr/Sextans/build/run/run-6/run/link_config.ini --connectivity.nk Sextans:1:Sextans_1 --connectivity.sp Sextans_1.edge_list_ptr:HBM[0] --connectivity.sp Sextans_1.edge_list_ch_0:HBM[1] --connectivity.sp Sextans_1.edge_list_ch_1:HBM[16] --connectivity.sp Sextans_1.edge_list_ch_2:HBM[17] --connectivity.sp Sextans_1.edge_list_ch_3:HBM[2] --connectivity.sp Sextans_1.edge_list_ch_4:HBM[3] --connectivity.sp Sextans_1.edge_list_ch_5:HBM[4] --connectivity.sp Sextans_1.edge_list_ch_6:HBM[5] --connectivity.sp Sextans_1.edge_list_ch_7:HBM[18] --connectivity.sp Sextans_1.mat_B_ch_0:HBM[6] --connectivity.sp Sextans_1.mat_B_ch_1:HBM[7] --connectivity.sp Sextans_1.mat_B_ch_2:HBM[8] --connectivity.sp Sextans_1.mat_B_ch_3:HBM[9] --connectivity.sp Sextans_1.mat_C_ch_0:HBM[10] --connectivity.sp Sextans_1.mat_C_ch_1:HBM[19] --connectivity.sp Sextans_1.mat_C_ch_2:HBM[20] --connectivity.sp Sextans_1.mat_C_ch_3:HBM[21] --connectivity.sp Sextans_1.mat_C_ch_4:HBM[11] --connectivity.sp Sextans_1.mat_C_ch_5:HBM[22] --connectivity.sp Sextans_1.mat_C_ch_6:HBM[12] --connectivity.sp Sextans_1.mat_C_ch_7:HBM[23] --connectivity.sp Sextans_1.mat_C_ch_in_0:HBM[13] --connectivity.sp Sextans_1.mat_C_ch_in_1:HBM[24] --connectivity.sp Sextans_1.mat_C_ch_in_2:HBM[25] --connectivity.sp Sextans_1.mat_C_ch_in_3:HBM[26] --connectivity.sp Sextans_1.mat_C_ch_in_4:HBM[14] --connectivity.sp Sextans_1.mat_C_ch_in_5:HBM[27] --connectivity.sp Sextans_1.mat_C_ch_in_6:HBM[15] --connectivity.sp Sextans_1.mat_C_ch_in_7:HBM[28] --input_files /expr/Sextans/build/run/run-6/Sextans.xo --kernel Sextans --kernel_frequency 300 --link --optimize 3 --output /expr/Sextans/build/run/run-6/vitis_run_hw/Sextans_xilinx_u280_xdma_201920_3.xclbin --platform xilinx_u280_xdma_201920_3 --report_level 2 --save-temps --target hw --temp_dir /expr/Sextans/build/run/run-6/vitis_run_hw/Sextans_xilinx_u280_xdma_201920_3.temp --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=1 --vivado.prop run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore --vivado.prop run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=EarlyBlockPlacement --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=Explore --vivado.prop run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore --vivado.prop run.impl_1.STEPS.OPT_DESIGN.TCL.PRE=/expr/Sextans/build/run/run-6/Sextans_floorplan.tcl --vivado.synth.jobs 8 
   Options:       --config /expr/Sextans/build/run/run-6/run/link_config.ini
                  --connectivity.nk Sextans:1:Sextans_1
                  --connectivity.sp Sextans_1.edge_list_ptr:HBM[0]
                  --connectivity.sp Sextans_1.edge_list_ch_0:HBM[1]
                  --connectivity.sp Sextans_1.edge_list_ch_1:HBM[16]
                  --connectivity.sp Sextans_1.edge_list_ch_2:HBM[17]
                  --connectivity.sp Sextans_1.edge_list_ch_3:HBM[2]
                  --connectivity.sp Sextans_1.edge_list_ch_4:HBM[3]
                  --connectivity.sp Sextans_1.edge_list_ch_5:HBM[4]
                  --connectivity.sp Sextans_1.edge_list_ch_6:HBM[5]
                  --connectivity.sp Sextans_1.edge_list_ch_7:HBM[18]
                  --connectivity.sp Sextans_1.mat_B_ch_0:HBM[6]
                  --connectivity.sp Sextans_1.mat_B_ch_1:HBM[7]
                  --connectivity.sp Sextans_1.mat_B_ch_2:HBM[8]
                  --connectivity.sp Sextans_1.mat_B_ch_3:HBM[9]
                  --connectivity.sp Sextans_1.mat_C_ch_0:HBM[10]
                  --connectivity.sp Sextans_1.mat_C_ch_1:HBM[19]
                  --connectivity.sp Sextans_1.mat_C_ch_2:HBM[20]
                  --connectivity.sp Sextans_1.mat_C_ch_3:HBM[21]
                  --connectivity.sp Sextans_1.mat_C_ch_4:HBM[11]
                  --connectivity.sp Sextans_1.mat_C_ch_5:HBM[22]
                  --connectivity.sp Sextans_1.mat_C_ch_6:HBM[12]
                  --connectivity.sp Sextans_1.mat_C_ch_7:HBM[23]
                  --connectivity.sp Sextans_1.mat_C_ch_in_0:HBM[13]
                  --connectivity.sp Sextans_1.mat_C_ch_in_1:HBM[24]
                  --connectivity.sp Sextans_1.mat_C_ch_in_2:HBM[25]
                  --connectivity.sp Sextans_1.mat_C_ch_in_3:HBM[26]
                  --connectivity.sp Sextans_1.mat_C_ch_in_4:HBM[14]
                  --connectivity.sp Sextans_1.mat_C_ch_in_5:HBM[27]
                  --connectivity.sp Sextans_1.mat_C_ch_in_6:HBM[15]
                  --connectivity.sp Sextans_1.mat_C_ch_in_7:HBM[28]
                  --input_files /expr/Sextans/build/run/run-6/Sextans.xo
                  --kernel Sextans
                  --kernel_frequency 300
                  --link
                  --optimize 3
                  --output /expr/Sextans/build/run/run-6/vitis_run_hw/Sextans_xilinx_u280_xdma_201920_3.xclbin
                  --platform xilinx_u280_xdma_201920_3
                  --report_level 2
                  --save-temps
                  --target hw
                  --temp_dir /expr/Sextans/build/run/run-6/vitis_run_hw/Sextans_xilinx_u280_xdma_201920_3.temp
                  --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=1
                  --vivado.prop run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
                  --vivado.prop run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=EarlyBlockPlacement
                  --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=Explore
                  --vivado.prop run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore
                  --vivado.prop run.impl_1.STEPS.OPT_DESIGN.TCL.PRE=/expr/Sextans/build/run/run-6/Sextans_floorplan.tcl
                  --vivado.synth.jobs 8 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
