
cv01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000860  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08000920  08000920  00010920  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000938  08000938  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08000938  08000938  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000938  08000938  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000938  08000938  00010938  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800093c  0800093c  0001093c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08000940  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000004  08000944  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  08000944  00020020  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000038eb  00000000  00000000  0002006f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001195  00000000  00000000  0002395a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00000f2a  00000000  00000000  00024aef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000228  00000000  00000000  00025a20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000001f4  00000000  00000000  00025c48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0000a147  00000000  00000000  00025e3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000042cc  00000000  00000000  0002ff83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000341d9  00000000  00000000  0003424f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  0000044c  00000000  00000000  00068428  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004b  00000000  00000000  00068874  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000004 	.word	0x20000004
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08000908 	.word	0x08000908

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000008 	.word	0x20000008
 8000104:	08000908 	.word	0x08000908

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000220:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000222:	46c6      	mov	lr, r8
 8000224:	b500      	push	{lr}
 8000226:	b08c      	sub	sp, #48	; 0x30
	LL_EXTI_InitTypeDef EXTI_InitStruct = { 0 };
 8000228:	ac0a      	add	r4, sp, #40	; 0x28
 800022a:	2208      	movs	r2, #8
 800022c:	2100      	movs	r1, #0
 800022e:	0020      	movs	r0, r4
 8000230:	f000 fb3e 	bl	80008b0 <memset>
	LL_GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000234:	2218      	movs	r2, #24
 8000236:	2100      	movs	r1, #0
 8000238:	a804      	add	r0, sp, #16
 800023a:	f000 fb39 	bl	80008b0 <memset>
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 800023e:	4b24      	ldr	r3, [pc, #144]	; (80002d0 <MX_GPIO_Init+0xb0>)
 8000240:	695a      	ldr	r2, [r3, #20]
 8000242:	2180      	movs	r1, #128	; 0x80
 8000244:	0309      	lsls	r1, r1, #12
 8000246:	430a      	orrs	r2, r1
 8000248:	615a      	str	r2, [r3, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 800024a:	695a      	ldr	r2, [r3, #20]
 800024c:	400a      	ands	r2, r1
 800024e:	9203      	str	r2, [sp, #12]
  (void)tmpreg;
 8000250:	9a03      	ldr	r2, [sp, #12]
  SET_BIT(RCC->AHBENR, Periphs);
 8000252:	695a      	ldr	r2, [r3, #20]
 8000254:	2180      	movs	r1, #128	; 0x80
 8000256:	03c9      	lsls	r1, r1, #15
 8000258:	430a      	orrs	r2, r1
 800025a:	615a      	str	r2, [r3, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 800025c:	695a      	ldr	r2, [r3, #20]
 800025e:	400a      	ands	r2, r1
 8000260:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8000262:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHBENR, Periphs);
 8000264:	695a      	ldr	r2, [r3, #20]
 8000266:	2180      	movs	r1, #128	; 0x80
 8000268:	0289      	lsls	r1, r1, #10
 800026a:	430a      	orrs	r2, r1
 800026c:	615a      	str	r2, [r3, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 800026e:	695b      	ldr	r3, [r3, #20]
 8000270:	400b      	ands	r3, r1
 8000272:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8000274:	9b01      	ldr	r3, [sp, #4]
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 8000276:	2790      	movs	r7, #144	; 0x90
 8000278:	05ff      	lsls	r7, r7, #23
 800027a:	2620      	movs	r6, #32
 800027c:	62be      	str	r6, [r7, #40]	; 0x28
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], SYSCFG_EXTICR1_EXTI0 << (Line >> 16), Port << (Line >> 16));
 800027e:	4a15      	ldr	r2, [pc, #84]	; (80002d4 <MX_GPIO_Init+0xb4>)
 8000280:	6953      	ldr	r3, [r2, #20]
 8000282:	21f0      	movs	r1, #240	; 0xf0
 8000284:	438b      	bics	r3, r1
 8000286:	4333      	orrs	r3, r6
 8000288:	6153      	str	r3, [r2, #20]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPDR0), ((Pin * Pin) * Pull));
 800028a:	4b13      	ldr	r3, [pc, #76]	; (80002d8 <MX_GPIO_Init+0xb8>)
 800028c:	68da      	ldr	r2, [r3, #12]
 800028e:	4913      	ldr	r1, [pc, #76]	; (80002dc <MX_GPIO_Init+0xbc>)
 8000290:	400a      	ands	r2, r1
 8000292:	60da      	str	r2, [r3, #12]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODER0), ((Pin * Pin) * Mode));
 8000294:	681a      	ldr	r2, [r3, #0]
 8000296:	400a      	ands	r2, r1
 8000298:	601a      	str	r2, [r3, #0]

	/**/
	LL_GPIO_SetPinMode(B1_GPIO_Port, B1_Pin, LL_GPIO_MODE_INPUT);

	/**/
	EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 800029a:	2380      	movs	r3, #128	; 0x80
 800029c:	019b      	lsls	r3, r3, #6
 800029e:	930a      	str	r3, [sp, #40]	; 0x28
	EXTI_InitStruct.LineCommand = ENABLE;
 80002a0:	2301      	movs	r3, #1
 80002a2:	4698      	mov	r8, r3
 80002a4:	7123      	strb	r3, [r4, #4]
	EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80002a6:	2500      	movs	r5, #0
 80002a8:	7165      	strb	r5, [r4, #5]
	EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80002aa:	3301      	adds	r3, #1
 80002ac:	71a3      	strb	r3, [r4, #6]
	LL_EXTI_Init(&EXTI_InitStruct);
 80002ae:	0020      	movs	r0, r4
 80002b0:	f000 f926 	bl	8000500 <LL_EXTI_Init>

	/**/
	GPIO_InitStruct.Pin = LD2_Pin;
 80002b4:	9604      	str	r6, [sp, #16]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80002b6:	4643      	mov	r3, r8
 80002b8:	9305      	str	r3, [sp, #20]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80002ba:	9506      	str	r5, [sp, #24]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80002bc:	9507      	str	r5, [sp, #28]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80002be:	9508      	str	r5, [sp, #32]
	LL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80002c0:	a904      	add	r1, sp, #16
 80002c2:	0038      	movs	r0, r7
 80002c4:	f000 f980 	bl	80005c8 <LL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 80002c8:	b00c      	add	sp, #48	; 0x30
 80002ca:	bc80      	pop	{r7}
 80002cc:	46b8      	mov	r8, r7
 80002ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002d0:	40021000 	.word	0x40021000
 80002d4:	40010000 	.word	0x40010000
 80002d8:	48000800 	.word	0x48000800
 80002dc:	f3ffffff 	.word	0xf3ffffff

080002e0 <MX_USART2_UART_Init>:
static void MX_USART2_UART_Init(void) {
 80002e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002e2:	b091      	sub	sp, #68	; 0x44
	LL_USART_InitTypeDef USART_InitStruct = { 0 };
 80002e4:	221c      	movs	r2, #28
 80002e6:	2100      	movs	r1, #0
 80002e8:	a809      	add	r0, sp, #36	; 0x24
 80002ea:	f000 fae1 	bl	80008b0 <memset>
	LL_GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80002ee:	2218      	movs	r2, #24
 80002f0:	2100      	movs	r1, #0
 80002f2:	a803      	add	r0, sp, #12
 80002f4:	f000 fadc 	bl	80008b0 <memset>
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80002f8:	4b26      	ldr	r3, [pc, #152]	; (8000394 <MX_USART2_UART_Init+0xb4>)
 80002fa:	69d9      	ldr	r1, [r3, #28]
 80002fc:	2280      	movs	r2, #128	; 0x80
 80002fe:	0292      	lsls	r2, r2, #10
 8000300:	4311      	orrs	r1, r2
 8000302:	61d9      	str	r1, [r3, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000304:	69d9      	ldr	r1, [r3, #28]
 8000306:	4011      	ands	r1, r2
 8000308:	9102      	str	r1, [sp, #8]
  (void)tmpreg;
 800030a:	9902      	ldr	r1, [sp, #8]
  SET_BIT(RCC->AHBENR, Periphs);
 800030c:	6959      	ldr	r1, [r3, #20]
 800030e:	4311      	orrs	r1, r2
 8000310:	6159      	str	r1, [r3, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8000312:	695b      	ldr	r3, [r3, #20]
 8000314:	4013      	ands	r3, r2
 8000316:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8000318:	9b01      	ldr	r3, [sp, #4]
	GPIO_InitStruct.Pin = USART_TX_Pin;
 800031a:	2304      	movs	r3, #4
 800031c:	9303      	str	r3, [sp, #12]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800031e:	2402      	movs	r4, #2
 8000320:	9404      	str	r4, [sp, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8000322:	2501      	movs	r5, #1
 8000324:	9508      	str	r5, [sp, #32]
	LL_GPIO_Init(USART_TX_GPIO_Port, &GPIO_InitStruct);
 8000326:	2790      	movs	r7, #144	; 0x90
 8000328:	05ff      	lsls	r7, r7, #23
 800032a:	a903      	add	r1, sp, #12
 800032c:	0038      	movs	r0, r7
 800032e:	f000 f94b 	bl	80005c8 <LL_GPIO_Init>
	GPIO_InitStruct.Pin = USART_RX_Pin;
 8000332:	2608      	movs	r6, #8
 8000334:	9603      	str	r6, [sp, #12]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000336:	9404      	str	r4, [sp, #16]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000338:	2400      	movs	r4, #0
 800033a:	9405      	str	r4, [sp, #20]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800033c:	9406      	str	r4, [sp, #24]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800033e:	9407      	str	r4, [sp, #28]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8000340:	9508      	str	r5, [sp, #32]
	LL_GPIO_Init(USART_RX_GPIO_Port, &GPIO_InitStruct);
 8000342:	a903      	add	r1, sp, #12
 8000344:	0038      	movs	r0, r7
 8000346:	f000 f93f 	bl	80005c8 <LL_GPIO_Init>
	USART_InitStruct.BaudRate = 38400;
 800034a:	2396      	movs	r3, #150	; 0x96
 800034c:	021b      	lsls	r3, r3, #8
 800034e:	9309      	str	r3, [sp, #36]	; 0x24
	USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8000350:	940a      	str	r4, [sp, #40]	; 0x28
	USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8000352:	940b      	str	r4, [sp, #44]	; 0x2c
	USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000354:	940c      	str	r4, [sp, #48]	; 0x30
	USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8000356:	230c      	movs	r3, #12
 8000358:	930d      	str	r3, [sp, #52]	; 0x34
	USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 800035a:	940e      	str	r4, [sp, #56]	; 0x38
	USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 800035c:	940f      	str	r4, [sp, #60]	; 0x3c
	LL_USART_Init(USART2, &USART_InitStruct);
 800035e:	4c0e      	ldr	r4, [pc, #56]	; (8000398 <MX_USART2_UART_Init+0xb8>)
 8000360:	a909      	add	r1, sp, #36	; 0x24
 8000362:	0020      	movs	r0, r4
 8000364:	f000 fa16 	bl	8000794 <LL_USART_Init>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000368:	f3ef 8210 	mrs	r2, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800036c:	f385 8810 	msr	PRIMASK, r5
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_CTS(USART_TypeDef *USARTx)
{
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_CTSIE);
 8000370:	68a3      	ldr	r3, [r4, #8]
 8000372:	490a      	ldr	r1, [pc, #40]	; (800039c <MX_USART2_UART_Init+0xbc>)
 8000374:	400b      	ands	r3, r1
 8000376:	60a3      	str	r3, [r4, #8]
 8000378:	f382 8810 	msr	PRIMASK, r2
  CLEAR_BIT(USARTx->CR2, USART_CR2_CLKEN);
 800037c:	6863      	ldr	r3, [r4, #4]
 800037e:	4a08      	ldr	r2, [pc, #32]	; (80003a0 <MX_USART2_UART_Init+0xc0>)
 8000380:	4013      	ands	r3, r2
 8000382:	6063      	str	r3, [r4, #4]
  CLEAR_BIT(USARTx->CR3, USART_CR3_HDSEL);
 8000384:	68a3      	ldr	r3, [r4, #8]
 8000386:	43b3      	bics	r3, r6
 8000388:	60a3      	str	r3, [r4, #8]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 800038a:	6823      	ldr	r3, [r4, #0]
 800038c:	432b      	orrs	r3, r5
 800038e:	6023      	str	r3, [r4, #0]
}
 8000390:	b011      	add	sp, #68	; 0x44
 8000392:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000394:	40021000 	.word	0x40021000
 8000398:	40004400 	.word	0x40004400
 800039c:	fffffbff 	.word	0xfffffbff
 80003a0:	fffff7ff 	.word	0xfffff7ff

080003a4 <SystemClock_Config>:
void SystemClock_Config(void) {
 80003a4:	b510      	push	{r4, lr}
  *         @arg @ref LL_FLASH_LATENCY_1
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80003a6:	4a25      	ldr	r2, [pc, #148]	; (800043c <SystemClock_Config+0x98>)
 80003a8:	6813      	ldr	r3, [r2, #0]
 80003aa:	2101      	movs	r1, #1
 80003ac:	438b      	bics	r3, r1
 80003ae:	430b      	orrs	r3, r1
 80003b0:	6013      	str	r3, [r2, #0]
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80003b2:	4b22      	ldr	r3, [pc, #136]	; (800043c <SystemClock_Config+0x98>)
 80003b4:	681b      	ldr	r3, [r3, #0]
	while (LL_FLASH_GetLatency() != LL_FLASH_LATENCY_1) {
 80003b6:	07db      	lsls	r3, r3, #31
 80003b8:	d5fb      	bpl.n	80003b2 <SystemClock_Config+0xe>
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80003ba:	4a21      	ldr	r2, [pc, #132]	; (8000440 <SystemClock_Config+0x9c>)
 80003bc:	6813      	ldr	r3, [r2, #0]
 80003be:	2101      	movs	r1, #1
 80003c0:	430b      	orrs	r3, r1
 80003c2:	6013      	str	r3, [r2, #0]
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 80003c4:	4b1e      	ldr	r3, [pc, #120]	; (8000440 <SystemClock_Config+0x9c>)
 80003c6:	681b      	ldr	r3, [r3, #0]
	while (LL_RCC_HSI_IsReady() != 1) {
 80003c8:	079b      	lsls	r3, r3, #30
 80003ca:	d5fb      	bpl.n	80003c4 <SystemClock_Config+0x20>
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 80003cc:	4b1c      	ldr	r3, [pc, #112]	; (8000440 <SystemClock_Config+0x9c>)
 80003ce:	681a      	ldr	r2, [r3, #0]
 80003d0:	21f8      	movs	r1, #248	; 0xf8
 80003d2:	438a      	bics	r2, r1
 80003d4:	3978      	subs	r1, #120	; 0x78
 80003d6:	430a      	orrs	r2, r1
 80003d8:	601a      	str	r2, [r3, #0]
  *         @arg @ref LL_RCC_PLL_MUL_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul)
{
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL, (Source & RCC_CFGR_PLLSRC) | PLLMul);
 80003da:	6859      	ldr	r1, [r3, #4]
 80003dc:	4a19      	ldr	r2, [pc, #100]	; (8000444 <SystemClock_Config+0xa0>)
 80003de:	4011      	ands	r1, r2
 80003e0:	22a0      	movs	r2, #160	; 0xa0
 80003e2:	0392      	lsls	r2, r2, #14
 80003e4:	430a      	orrs	r2, r1
 80003e6:	605a      	str	r2, [r3, #4]
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV, (Source & RCC_CFGR2_PREDIV));
 80003e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80003ea:	210f      	movs	r1, #15
 80003ec:	438a      	bics	r2, r1
 80003ee:	62da      	str	r2, [r3, #44]	; 0x2c
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80003f0:	6819      	ldr	r1, [r3, #0]
 80003f2:	2280      	movs	r2, #128	; 0x80
 80003f4:	0452      	lsls	r2, r2, #17
 80003f6:	430a      	orrs	r2, r1
 80003f8:	601a      	str	r2, [r3, #0]
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 80003fa:	4b11      	ldr	r3, [pc, #68]	; (8000440 <SystemClock_Config+0x9c>)
 80003fc:	681b      	ldr	r3, [r3, #0]
	while (LL_RCC_PLL_IsReady() != 1) {
 80003fe:	019b      	lsls	r3, r3, #6
 8000400:	d5fb      	bpl.n	80003fa <SystemClock_Config+0x56>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000402:	4b0f      	ldr	r3, [pc, #60]	; (8000440 <SystemClock_Config+0x9c>)
 8000404:	685a      	ldr	r2, [r3, #4]
 8000406:	21f0      	movs	r1, #240	; 0xf0
 8000408:	438a      	bics	r2, r1
 800040a:	605a      	str	r2, [r3, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, Prescaler);
 800040c:	685a      	ldr	r2, [r3, #4]
 800040e:	490e      	ldr	r1, [pc, #56]	; (8000448 <SystemClock_Config+0xa4>)
 8000410:	400a      	ands	r2, r1
 8000412:	605a      	str	r2, [r3, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000414:	685a      	ldr	r2, [r3, #4]
 8000416:	2103      	movs	r1, #3
 8000418:	438a      	bics	r2, r1
 800041a:	3901      	subs	r1, #1
 800041c:	430a      	orrs	r2, r1
 800041e:	605a      	str	r2, [r3, #4]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000420:	4b07      	ldr	r3, [pc, #28]	; (8000440 <SystemClock_Config+0x9c>)
 8000422:	685a      	ldr	r2, [r3, #4]
 8000424:	230c      	movs	r3, #12
 8000426:	4013      	ands	r3, r2
	while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) {
 8000428:	2b08      	cmp	r3, #8
 800042a:	d1f9      	bne.n	8000420 <SystemClock_Config+0x7c>
	LL_Init1msTick(48000000);
 800042c:	4c07      	ldr	r4, [pc, #28]	; (800044c <SystemClock_Config+0xa8>)
 800042e:	0020      	movs	r0, r4
 8000430:	f000 fa14 	bl	800085c <LL_Init1msTick>
	LL_SetSystemCoreClock(48000000);
 8000434:	0020      	movs	r0, r4
 8000436:	f000 fa35 	bl	80008a4 <LL_SetSystemCoreClock>
}
 800043a:	bd10      	pop	{r4, pc}
 800043c:	40022000 	.word	0x40022000
 8000440:	40021000 	.word	0x40021000
 8000444:	ffc2ffff 	.word	0xffc2ffff
 8000448:	fffff8ff 	.word	0xfffff8ff
 800044c:	02dc6c00 	.word	0x02dc6c00

08000450 <main>:
int main(void) {
 8000450:	b530      	push	{r4, r5, lr}
 8000452:	b083      	sub	sp, #12
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000454:	4b11      	ldr	r3, [pc, #68]	; (800049c <main+0x4c>)
 8000456:	6999      	ldr	r1, [r3, #24]
 8000458:	2201      	movs	r2, #1
 800045a:	4311      	orrs	r1, r2
 800045c:	6199      	str	r1, [r3, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800045e:	6999      	ldr	r1, [r3, #24]
 8000460:	400a      	ands	r2, r1
 8000462:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 8000464:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8000466:	69da      	ldr	r2, [r3, #28]
 8000468:	2180      	movs	r1, #128	; 0x80
 800046a:	0549      	lsls	r1, r1, #21
 800046c:	430a      	orrs	r2, r1
 800046e:	61da      	str	r2, [r3, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000470:	69db      	ldr	r3, [r3, #28]
 8000472:	400b      	ands	r3, r1
 8000474:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8000476:	9b00      	ldr	r3, [sp, #0]
	SystemClock_Config();
 8000478:	f7ff ff94 	bl	80003a4 <SystemClock_Config>
	MX_GPIO_Init();
 800047c:	f7ff fed0 	bl	8000220 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8000480:	f7ff ff2e 	bl	80002e0 <MX_USART2_UART_Init>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000484:	2490      	movs	r4, #144	; 0x90
 8000486:	05e4      	lsls	r4, r4, #23
 8000488:	2520      	movs	r5, #32
 800048a:	61a5      	str	r5, [r4, #24]
		LL_mDelay(100);
 800048c:	2064      	movs	r0, #100	; 0x64
 800048e:	f000 f9f5 	bl	800087c <LL_mDelay>
  WRITE_REG(GPIOx->BRR, PinMask);
 8000492:	62a5      	str	r5, [r4, #40]	; 0x28
		LL_mDelay(100);
 8000494:	2064      	movs	r0, #100	; 0x64
 8000496:	f000 f9f1 	bl	800087c <LL_mDelay>
	while (1) {
 800049a:	e7f3      	b.n	8000484 <main+0x34>
 800049c:	40021000 	.word	0x40021000

080004a0 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80004a0:	e7fe      	b.n	80004a0 <NMI_Handler>

080004a2 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004a2:	e7fe      	b.n	80004a2 <HardFault_Handler>

080004a4 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80004a4:	4770      	bx	lr

080004a6 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004a6:	4770      	bx	lr

080004a8 <SysTick_Handler>:
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80004a8:	4770      	bx	lr

080004aa <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80004aa:	4770      	bx	lr

080004ac <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80004ac:	480d      	ldr	r0, [pc, #52]	; (80004e4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80004ae:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004b0:	480d      	ldr	r0, [pc, #52]	; (80004e8 <LoopForever+0x6>)
  ldr r1, =_edata
 80004b2:	490e      	ldr	r1, [pc, #56]	; (80004ec <LoopForever+0xa>)
  ldr r2, =_sidata
 80004b4:	4a0e      	ldr	r2, [pc, #56]	; (80004f0 <LoopForever+0xe>)
  movs r3, #0
 80004b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004b8:	e002      	b.n	80004c0 <LoopCopyDataInit>

080004ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004be:	3304      	adds	r3, #4

080004c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004c4:	d3f9      	bcc.n	80004ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004c6:	4a0b      	ldr	r2, [pc, #44]	; (80004f4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80004c8:	4c0b      	ldr	r4, [pc, #44]	; (80004f8 <LoopForever+0x16>)
  movs r3, #0
 80004ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004cc:	e001      	b.n	80004d2 <LoopFillZerobss>

080004ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004d0:	3204      	adds	r2, #4

080004d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004d4:	d3fb      	bcc.n	80004ce <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80004d6:	f7ff ffe8 	bl	80004aa <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80004da:	f000 f9f1 	bl	80008c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80004de:	f7ff ffb7 	bl	8000450 <main>

080004e2 <LoopForever>:

LoopForever:
    b LoopForever
 80004e2:	e7fe      	b.n	80004e2 <LoopForever>
  ldr   r0, =_estack
 80004e4:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80004e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004ec:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 80004f0:	08000940 	.word	0x08000940
  ldr r2, =_sbss
 80004f4:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 80004f8:	20000020 	.word	0x20000020

080004fc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004fc:	e7fe      	b.n	80004fc <ADC1_IRQHandler>
	...

08000500 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8000500:	b510      	push	{r4, lr}
 8000502:	0003      	movs	r3, r0
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8000504:	7900      	ldrb	r0, [r0, #4]
 8000506:	2800      	cmp	r0, #0
 8000508:	d050      	beq.n	80005ac <LL_EXTI_Init+0xac>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 800050a:	681a      	ldr	r2, [r3, #0]
 800050c:	2a00      	cmp	r2, #0
 800050e:	d057      	beq.n	80005c0 <LL_EXTI_Init+0xc0>
    {
      switch (EXTI_InitStruct->Mode)
 8000510:	7958      	ldrb	r0, [r3, #5]
 8000512:	2801      	cmp	r0, #1
 8000514:	d018      	beq.n	8000548 <LL_EXTI_Init+0x48>
 8000516:	2802      	cmp	r0, #2
 8000518:	d020      	beq.n	800055c <LL_EXTI_Init+0x5c>
 800051a:	2800      	cmp	r0, #0
 800051c:	d00b      	beq.n	8000536 <LL_EXTI_Init+0x36>
 800051e:	2001      	movs	r0, #1
          break;
        default:
          status = ERROR;
          break;
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8000520:	799a      	ldrb	r2, [r3, #6]
 8000522:	2a00      	cmp	r2, #0
 8000524:	d04b      	beq.n	80005be <LL_EXTI_Init+0xbe>
      {
        switch (EXTI_InitStruct->Trigger)
 8000526:	2a02      	cmp	r2, #2
 8000528:	d02c      	beq.n	8000584 <LL_EXTI_Init+0x84>
 800052a:	2a03      	cmp	r2, #3
 800052c:	d034      	beq.n	8000598 <LL_EXTI_Init+0x98>
 800052e:	2a01      	cmp	r2, #1
 8000530:	d01e      	beq.n	8000570 <LL_EXTI_Init+0x70>
 8000532:	2001      	movs	r0, #1
 8000534:	e043      	b.n	80005be <LL_EXTI_Init+0xbe>
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8000536:	4923      	ldr	r1, [pc, #140]	; (80005c4 <LL_EXTI_Init+0xc4>)
 8000538:	684c      	ldr	r4, [r1, #4]
 800053a:	4394      	bics	r4, r2
 800053c:	604c      	str	r4, [r1, #4]
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800053e:	681a      	ldr	r2, [r3, #0]
  SET_BIT(EXTI->IMR, ExtiLine);
 8000540:	680c      	ldr	r4, [r1, #0]
 8000542:	4322      	orrs	r2, r4
 8000544:	600a      	str	r2, [r1, #0]
}
 8000546:	e7eb      	b.n	8000520 <LL_EXTI_Init+0x20>
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8000548:	491e      	ldr	r1, [pc, #120]	; (80005c4 <LL_EXTI_Init+0xc4>)
 800054a:	6808      	ldr	r0, [r1, #0]
 800054c:	4390      	bics	r0, r2
 800054e:	6008      	str	r0, [r1, #0]
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8000550:	681a      	ldr	r2, [r3, #0]
  SET_BIT(EXTI->EMR, ExtiLine);
 8000552:	6848      	ldr	r0, [r1, #4]
 8000554:	4302      	orrs	r2, r0
 8000556:	604a      	str	r2, [r1, #4]
  ErrorStatus status = SUCCESS;
 8000558:	2000      	movs	r0, #0
}
 800055a:	e7e1      	b.n	8000520 <LL_EXTI_Init+0x20>
  SET_BIT(EXTI->IMR, ExtiLine);
 800055c:	4919      	ldr	r1, [pc, #100]	; (80005c4 <LL_EXTI_Init+0xc4>)
 800055e:	6808      	ldr	r0, [r1, #0]
 8000560:	4302      	orrs	r2, r0
 8000562:	600a      	str	r2, [r1, #0]
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8000564:	681a      	ldr	r2, [r3, #0]
  SET_BIT(EXTI->EMR, ExtiLine);
 8000566:	6848      	ldr	r0, [r1, #4]
 8000568:	4302      	orrs	r2, r0
 800056a:	604a      	str	r2, [r1, #4]
  ErrorStatus status = SUCCESS;
 800056c:	2000      	movs	r0, #0
}
 800056e:	e7d7      	b.n	8000520 <LL_EXTI_Init+0x20>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000570:	681c      	ldr	r4, [r3, #0]
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8000572:	4a14      	ldr	r2, [pc, #80]	; (80005c4 <LL_EXTI_Init+0xc4>)
 8000574:	68d1      	ldr	r1, [r2, #12]
 8000576:	43a1      	bics	r1, r4
 8000578:	60d1      	str	r1, [r2, #12]
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800057a:	681b      	ldr	r3, [r3, #0]
  SET_BIT(EXTI->RTSR, ExtiLine);
 800057c:	6891      	ldr	r1, [r2, #8]
 800057e:	430b      	orrs	r3, r1
 8000580:	6093      	str	r3, [r2, #8]
}
 8000582:	e01c      	b.n	80005be <LL_EXTI_Init+0xbe>
            break;
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000584:	681c      	ldr	r4, [r3, #0]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8000586:	4a0f      	ldr	r2, [pc, #60]	; (80005c4 <LL_EXTI_Init+0xc4>)
 8000588:	6891      	ldr	r1, [r2, #8]
 800058a:	43a1      	bics	r1, r4
 800058c:	6091      	str	r1, [r2, #8]
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800058e:	681b      	ldr	r3, [r3, #0]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8000590:	68d1      	ldr	r1, [r2, #12]
 8000592:	430b      	orrs	r3, r1
 8000594:	60d3      	str	r3, [r2, #12]
}
 8000596:	e012      	b.n	80005be <LL_EXTI_Init+0xbe>
            break;
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000598:	6819      	ldr	r1, [r3, #0]
  SET_BIT(EXTI->RTSR, ExtiLine);
 800059a:	4a0a      	ldr	r2, [pc, #40]	; (80005c4 <LL_EXTI_Init+0xc4>)
 800059c:	6894      	ldr	r4, [r2, #8]
 800059e:	4321      	orrs	r1, r4
 80005a0:	6091      	str	r1, [r2, #8]
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80005a2:	681b      	ldr	r3, [r3, #0]
  SET_BIT(EXTI->FTSR, ExtiLine);
 80005a4:	68d1      	ldr	r1, [r2, #12]
 80005a6:	430b      	orrs	r3, r1
 80005a8:	60d3      	str	r3, [r2, #12]
}
 80005aa:	e008      	b.n	80005be <LL_EXTI_Init+0xbe>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80005ac:	681c      	ldr	r4, [r3, #0]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 80005ae:	4a05      	ldr	r2, [pc, #20]	; (80005c4 <LL_EXTI_Init+0xc4>)
 80005b0:	6811      	ldr	r1, [r2, #0]
 80005b2:	43a1      	bics	r1, r4
 80005b4:	6011      	str	r1, [r2, #0]
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80005b6:	6819      	ldr	r1, [r3, #0]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 80005b8:	6853      	ldr	r3, [r2, #4]
 80005ba:	438b      	bics	r3, r1
 80005bc:	6053      	str	r3, [r2, #4]
  }
  return status;
}
 80005be:	bd10      	pop	{r4, pc}
  ErrorStatus status = SUCCESS;
 80005c0:	2000      	movs	r0, #0
 80005c2:	e7fc      	b.n	80005be <LL_EXTI_Init+0xbe>
 80005c4:	40010400 	.word	0x40010400

080005c8 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80005c8:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 80005ca:	2200      	movs	r2, #0

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 80005cc:	e016      	b.n	80005fc <LL_GPIO_Init+0x34>
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80005ce:	690b      	ldr	r3, [r1, #16]
 80005d0:	469c      	mov	ip, r3
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPDR0), ((Pin * Pin) * Pull));
 80005d2:	68c4      	ldr	r4, [r0, #12]
 80005d4:	002b      	movs	r3, r5
 80005d6:	436b      	muls	r3, r5
 80005d8:	005e      	lsls	r6, r3, #1
 80005da:	18f6      	adds	r6, r6, r3
 80005dc:	43f7      	mvns	r7, r6
 80005de:	43b4      	bics	r4, r6
 80005e0:	4666      	mov	r6, ip
 80005e2:	435e      	muls	r6, r3
 80005e4:	4334      	orrs	r4, r6
 80005e6:	60c4      	str	r4, [r0, #12]

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80005e8:	684c      	ldr	r4, [r1, #4]
 80005ea:	2c02      	cmp	r4, #2
 80005ec:	d026      	beq.n	800063c <LL_GPIO_Init+0x74>
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80005ee:	684d      	ldr	r5, [r1, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODER0), ((Pin * Pin) * Mode));
 80005f0:	6804      	ldr	r4, [r0, #0]
 80005f2:	403c      	ands	r4, r7
 80005f4:	436b      	muls	r3, r5
 80005f6:	4323      	orrs	r3, r4
 80005f8:	6003      	str	r3, [r0, #0]
    }
    pinpos++;
 80005fa:	3201      	adds	r2, #1
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 80005fc:	680c      	ldr	r4, [r1, #0]
 80005fe:	0023      	movs	r3, r4
 8000600:	40d3      	lsrs	r3, r2
 8000602:	d03b      	beq.n	800067c <LL_GPIO_Init+0xb4>
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8000604:	2301      	movs	r3, #1
 8000606:	4093      	lsls	r3, r2
 8000608:	0025      	movs	r5, r4
 800060a:	401d      	ands	r5, r3
    if (currentpin != 0x00u)
 800060c:	421c      	tst	r4, r3
 800060e:	d0f4      	beq.n	80005fa <LL_GPIO_Init+0x32>
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8000610:	684b      	ldr	r3, [r1, #4]
 8000612:	3b01      	subs	r3, #1
 8000614:	2b01      	cmp	r3, #1
 8000616:	d8da      	bhi.n	80005ce <LL_GPIO_Init+0x6>
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8000618:	688f      	ldr	r7, [r1, #8]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEEDR0), ((Pin * Pin) * Speed));
 800061a:	6883      	ldr	r3, [r0, #8]
 800061c:	002c      	movs	r4, r5
 800061e:	436c      	muls	r4, r5
 8000620:	0066      	lsls	r6, r4, #1
 8000622:	1936      	adds	r6, r6, r4
 8000624:	43b3      	bics	r3, r6
 8000626:	437c      	muls	r4, r7
 8000628:	4323      	orrs	r3, r4
 800062a:	6083      	str	r3, [r0, #8]
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800062c:	680e      	ldr	r6, [r1, #0]
 800062e:	68cc      	ldr	r4, [r1, #12]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8000630:	6843      	ldr	r3, [r0, #4]
 8000632:	43b3      	bics	r3, r6
 8000634:	4374      	muls	r4, r6
 8000636:	4323      	orrs	r3, r4
 8000638:	6043      	str	r3, [r0, #4]
}
 800063a:	e7c8      	b.n	80005ce <LL_GPIO_Init+0x6>
        if (currentpin < LL_GPIO_PIN_8)
 800063c:	2dff      	cmp	r5, #255	; 0xff
 800063e:	d80d      	bhi.n	800065c <LL_GPIO_Init+0x94>
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8000640:	694c      	ldr	r4, [r1, #20]
 8000642:	46a4      	mov	ip, r4
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 8000644:	6a06      	ldr	r6, [r0, #32]
 8000646:	001c      	movs	r4, r3
 8000648:	436c      	muls	r4, r5
 800064a:	436c      	muls	r4, r5
 800064c:	0125      	lsls	r5, r4, #4
 800064e:	1b2d      	subs	r5, r5, r4
 8000650:	43ae      	bics	r6, r5
 8000652:	4665      	mov	r5, ip
 8000654:	436c      	muls	r4, r5
 8000656:	4334      	orrs	r4, r6
 8000658:	6204      	str	r4, [r0, #32]
}
 800065a:	e7c8      	b.n	80005ee <LL_GPIO_Init+0x26>
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800065c:	694c      	ldr	r4, [r1, #20]
 800065e:	46a4      	mov	ip, r4
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8000660:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8000662:	0a2d      	lsrs	r5, r5, #8
 8000664:	002c      	movs	r4, r5
 8000666:	436c      	muls	r4, r5
 8000668:	436c      	muls	r4, r5
 800066a:	436c      	muls	r4, r5
 800066c:	0125      	lsls	r5, r4, #4
 800066e:	1b2d      	subs	r5, r5, r4
 8000670:	43ae      	bics	r6, r5
 8000672:	4665      	mov	r5, ip
 8000674:	436c      	muls	r4, r5
 8000676:	4334      	orrs	r4, r6
 8000678:	6244      	str	r4, [r0, #36]	; 0x24
}
 800067a:	e7b8      	b.n	80005ee <LL_GPIO_Init+0x26>
  }

  return (SUCCESS);
}
 800067c:	2000      	movs	r0, #0
 800067e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000680 <RCC_GetHCLKClockFreq>:
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8000680:	4b04      	ldr	r3, [pc, #16]	; (8000694 <RCC_GetHCLKClockFreq+0x14>)
 8000682:	685a      	ldr	r2, [r3, #4]
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8000684:	0912      	lsrs	r2, r2, #4
 8000686:	230f      	movs	r3, #15
 8000688:	4013      	ands	r3, r2
 800068a:	4a03      	ldr	r2, [pc, #12]	; (8000698 <RCC_GetHCLKClockFreq+0x18>)
 800068c:	5cd3      	ldrb	r3, [r2, r3]
 800068e:	40d8      	lsrs	r0, r3
}
 8000690:	4770      	bx	lr
 8000692:	46c0      	nop			; (mov r8, r8)
 8000694:	40021000 	.word	0x40021000
 8000698:	08000920 	.word	0x08000920

0800069c <RCC_GetPCLK1ClockFreq>:
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800069c:	4b04      	ldr	r3, [pc, #16]	; (80006b0 <RCC_GetPCLK1ClockFreq+0x14>)
 800069e:	685a      	ldr	r2, [r3, #4]
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80006a0:	0a12      	lsrs	r2, r2, #8
 80006a2:	2307      	movs	r3, #7
 80006a4:	4013      	ands	r3, r2
 80006a6:	4a03      	ldr	r2, [pc, #12]	; (80006b4 <RCC_GetPCLK1ClockFreq+0x18>)
 80006a8:	5cd3      	ldrb	r3, [r2, r3]
 80006aa:	40d8      	lsrs	r0, r3
}
 80006ac:	4770      	bx	lr
 80006ae:	46c0      	nop			; (mov r8, r8)
 80006b0:	40021000 	.word	0x40021000
 80006b4:	08000930 	.word	0x08000930

080006b8 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 80006b8:	b570      	push	{r4, r5, r6, lr}
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 80006ba:	4b0b      	ldr	r3, [pc, #44]	; (80006e8 <RCC_PLL_GetFreqDomain_SYS+0x30>)
 80006bc:	685b      	ldr	r3, [r3, #4]
 80006be:	2280      	movs	r2, #128	; 0x80
 80006c0:	0252      	lsls	r2, r2, #9
 80006c2:	4013      	ands	r3, r2
  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL divider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();

  switch (pllsource)
 80006c4:	4293      	cmp	r3, r2
 80006c6:	d00d      	beq.n	80006e4 <RCC_PLL_GetFreqDomain_SYS+0x2c>
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
    case LL_RCC_PLLSOURCE_HSI:       /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
#else
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 80006c8:	4808      	ldr	r0, [pc, #32]	; (80006ec <RCC_PLL_GetFreqDomain_SYS+0x34>)
  *         @arg @ref LL_RCC_PREDIV_DIV_15
  *         @arg @ref LL_RCC_PREDIV_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV));
 80006ca:	4d07      	ldr	r5, [pc, #28]	; (80006e8 <RCC_PLL_GetFreqDomain_SYS+0x30>)
 80006cc:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 80006ce:	240f      	movs	r4, #15
 80006d0:	4021      	ands	r1, r4
      break;
  }
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator(), LL_RCC_PLL_GetPrediv());
#else
  return __LL_RCC_CALC_PLLCLK_FREQ((pllinputfreq / (LL_RCC_PLL_GetPrediv() + 1U)), LL_RCC_PLL_GetMultiplicator());
 80006d2:	3101      	adds	r1, #1
 80006d4:	f7ff fd18 	bl	8000108 <__udivsi3>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMUL));
 80006d8:	686b      	ldr	r3, [r5, #4]
 80006da:	0c9b      	lsrs	r3, r3, #18
 80006dc:	401c      	ands	r4, r3
 80006de:	3402      	adds	r4, #2
 80006e0:	4360      	muls	r0, r4
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
}
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
      pllinputfreq = HSE_VALUE;
 80006e4:	4802      	ldr	r0, [pc, #8]	; (80006f0 <RCC_PLL_GetFreqDomain_SYS+0x38>)
 80006e6:	e7f0      	b.n	80006ca <RCC_PLL_GetFreqDomain_SYS+0x12>
 80006e8:	40021000 	.word	0x40021000
 80006ec:	003d0900 	.word	0x003d0900
 80006f0:	007a1200 	.word	0x007a1200

080006f4 <RCC_GetSystemClockFreq>:
{
 80006f4:	b510      	push	{r4, lr}
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80006f6:	4b05      	ldr	r3, [pc, #20]	; (800070c <RCC_GetSystemClockFreq+0x18>)
 80006f8:	685a      	ldr	r2, [r3, #4]
 80006fa:	230c      	movs	r3, #12
 80006fc:	4013      	ands	r3, r2
  switch (LL_RCC_GetSysClkSource())
 80006fe:	2b08      	cmp	r3, #8
 8000700:	d001      	beq.n	8000706 <RCC_GetSystemClockFreq+0x12>
      frequency = HSI_VALUE;
 8000702:	4803      	ldr	r0, [pc, #12]	; (8000710 <RCC_GetSystemClockFreq+0x1c>)
}
 8000704:	bd10      	pop	{r4, pc}
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8000706:	f7ff ffd7 	bl	80006b8 <RCC_PLL_GetFreqDomain_SYS>
      break;
 800070a:	e7fb      	b.n	8000704 <RCC_GetSystemClockFreq+0x10>
 800070c:	40021000 	.word	0x40021000
 8000710:	007a1200 	.word	0x007a1200

08000714 <LL_RCC_GetSystemClocksFreq>:
{
 8000714:	b510      	push	{r4, lr}
 8000716:	0004      	movs	r4, r0
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8000718:	f7ff ffec 	bl	80006f4 <RCC_GetSystemClockFreq>
 800071c:	6020      	str	r0, [r4, #0]
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 800071e:	f7ff ffaf 	bl	8000680 <RCC_GetHCLKClockFreq>
 8000722:	6060      	str	r0, [r4, #4]
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8000724:	f7ff ffba 	bl	800069c <RCC_GetPCLK1ClockFreq>
 8000728:	60a0      	str	r0, [r4, #8]
}
 800072a:	bd10      	pop	{r4, pc}

0800072c <LL_RCC_GetUSARTClockFreq>:
{
 800072c:	b510      	push	{r4, lr}
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 800072e:	2800      	cmp	r0, #0
 8000730:	d129      	bne.n	8000786 <LL_RCC_GetUSARTClockFreq+0x5a>
  return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_USART1SW << USARTx)) | (USARTx << 24U));
 8000732:	4b16      	ldr	r3, [pc, #88]	; (800078c <LL_RCC_GetUSARTClockFreq+0x60>)
 8000734:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000736:	2303      	movs	r3, #3
 8000738:	4083      	lsls	r3, r0
 800073a:	4013      	ands	r3, r2
 800073c:	0600      	lsls	r0, r0, #24
 800073e:	4303      	orrs	r3, r0
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8000740:	2b02      	cmp	r3, #2
 8000742:	d016      	beq.n	8000772 <LL_RCC_GetUSARTClockFreq+0x46>
 8000744:	2b03      	cmp	r3, #3
 8000746:	d00b      	beq.n	8000760 <LL_RCC_GetUSARTClockFreq+0x34>
 8000748:	2b01      	cmp	r3, #1
 800074a:	d006      	beq.n	800075a <LL_RCC_GetUSARTClockFreq+0x2e>
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800074c:	f7ff ffd2 	bl	80006f4 <RCC_GetSystemClockFreq>
 8000750:	f7ff ff96 	bl	8000680 <RCC_GetHCLKClockFreq>
 8000754:	f7ff ffa2 	bl	800069c <RCC_GetPCLK1ClockFreq>
        break;
 8000758:	e016      	b.n	8000788 <LL_RCC_GetUSARTClockFreq+0x5c>
        usart_frequency = RCC_GetSystemClockFreq();
 800075a:	f7ff ffcb 	bl	80006f4 <RCC_GetSystemClockFreq>
        break;
 800075e:	e013      	b.n	8000788 <LL_RCC_GetUSARTClockFreq+0x5c>
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8000760:	4b0a      	ldr	r3, [pc, #40]	; (800078c <LL_RCC_GetUSARTClockFreq+0x60>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	2202      	movs	r2, #2
 8000766:	0010      	movs	r0, r2
 8000768:	4018      	ands	r0, r3
        if (LL_RCC_HSI_IsReady())
 800076a:	421a      	tst	r2, r3
 800076c:	d00c      	beq.n	8000788 <LL_RCC_GetUSARTClockFreq+0x5c>
          usart_frequency = HSI_VALUE;
 800076e:	4808      	ldr	r0, [pc, #32]	; (8000790 <LL_RCC_GetUSARTClockFreq+0x64>)
 8000770:	e00a      	b.n	8000788 <LL_RCC_GetUSARTClockFreq+0x5c>
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 8000772:	4b06      	ldr	r3, [pc, #24]	; (800078c <LL_RCC_GetUSARTClockFreq+0x60>)
 8000774:	6a1b      	ldr	r3, [r3, #32]
 8000776:	2202      	movs	r2, #2
 8000778:	0010      	movs	r0, r2
 800077a:	4018      	ands	r0, r3
        if (LL_RCC_LSE_IsReady())
 800077c:	421a      	tst	r2, r3
 800077e:	d003      	beq.n	8000788 <LL_RCC_GetUSARTClockFreq+0x5c>
          usart_frequency = LSE_VALUE;
 8000780:	2080      	movs	r0, #128	; 0x80
 8000782:	0200      	lsls	r0, r0, #8
  return usart_frequency;
 8000784:	e000      	b.n	8000788 <LL_RCC_GetUSARTClockFreq+0x5c>
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8000786:	2000      	movs	r0, #0
}
 8000788:	bd10      	pop	{r4, pc}
 800078a:	46c0      	nop			; (mov r8, r8)
 800078c:	40021000 	.word	0x40021000
 8000790:	007a1200 	.word	0x007a1200

08000794 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8000794:	b530      	push	{r4, r5, lr}
 8000796:	b085      	sub	sp, #20
 8000798:	0004      	movs	r4, r0
 800079a:	000d      	movs	r5, r1
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 800079c:	6803      	ldr	r3, [r0, #0]
 800079e:	07db      	lsls	r3, r3, #31
 80007a0:	d44a      	bmi.n	8000838 <LL_USART_Init+0xa4>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 80007a2:	6803      	ldr	r3, [r0, #0]
 80007a4:	4a27      	ldr	r2, [pc, #156]	; (8000844 <LL_USART_Init+0xb0>)
 80007a6:	401a      	ands	r2, r3
 80007a8:	684b      	ldr	r3, [r1, #4]
 80007aa:	68c9      	ldr	r1, [r1, #12]
 80007ac:	430b      	orrs	r3, r1
 80007ae:	6929      	ldr	r1, [r5, #16]
 80007b0:	430b      	orrs	r3, r1
 80007b2:	69a9      	ldr	r1, [r5, #24]
 80007b4:	430b      	orrs	r3, r1
 80007b6:	4313      	orrs	r3, r2
 80007b8:	6003      	str	r3, [r0, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80007ba:	68ab      	ldr	r3, [r5, #8]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80007bc:	6842      	ldr	r2, [r0, #4]
 80007be:	4922      	ldr	r1, [pc, #136]	; (8000848 <LL_USART_Init+0xb4>)
 80007c0:	400a      	ands	r2, r1
 80007c2:	4313      	orrs	r3, r2
 80007c4:	6043      	str	r3, [r0, #4]
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80007c6:	696b      	ldr	r3, [r5, #20]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80007c8:	6882      	ldr	r2, [r0, #8]
 80007ca:	4920      	ldr	r1, [pc, #128]	; (800084c <LL_USART_Init+0xb8>)
 80007cc:	400a      	ands	r2, r1
 80007ce:	4313      	orrs	r3, r2
 80007d0:	6083      	str	r3, [r0, #8]

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 80007d2:	4b1f      	ldr	r3, [pc, #124]	; (8000850 <LL_USART_Init+0xbc>)
 80007d4:	4298      	cmp	r0, r3
 80007d6:	d004      	beq.n	80007e2 <LL_USART_Init+0x4e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
    }
#if defined(USART2)
    else if (USARTx == USART2)
 80007d8:	4b1e      	ldr	r3, [pc, #120]	; (8000854 <LL_USART_Init+0xc0>)
 80007da:	4298      	cmp	r0, r3
 80007dc:	d00b      	beq.n	80007f6 <LL_USART_Init+0x62>
  ErrorStatus status = ERROR;
 80007de:	2001      	movs	r0, #1
 80007e0:	e02b      	b.n	800083a <LL_USART_Init+0xa6>
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 80007e2:	2000      	movs	r0, #0
 80007e4:	f7ff ffa2 	bl	800072c <LL_RCC_GetUSARTClockFreq>

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80007e8:	2800      	cmp	r0, #0
 80007ea:	d028      	beq.n	800083e <LL_USART_Init+0xaa>
        && (USART_InitStruct->BaudRate != 0U))
 80007ec:	6829      	ldr	r1, [r5, #0]
 80007ee:	2900      	cmp	r1, #0
 80007f0:	d106      	bne.n	8000800 <LL_USART_Init+0x6c>
  ErrorStatus status = ERROR;
 80007f2:	2001      	movs	r0, #1
 80007f4:	e021      	b.n	800083a <LL_USART_Init+0xa6>
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 80007f6:	a801      	add	r0, sp, #4
 80007f8:	f7ff ff8c 	bl	8000714 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 80007fc:	9803      	ldr	r0, [sp, #12]
 80007fe:	e7f3      	b.n	80007e8 <LL_USART_Init+0x54>
    {
      status = SUCCESS;
      LL_USART_SetBaudRate(USARTx,
 8000800:	69aa      	ldr	r2, [r5, #24]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8000802:	2380      	movs	r3, #128	; 0x80
 8000804:	021b      	lsls	r3, r3, #8
 8000806:	429a      	cmp	r2, r3
 8000808:	d008      	beq.n	800081c <LL_USART_Init+0x88>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 800080a:	084b      	lsrs	r3, r1, #1
 800080c:	18c0      	adds	r0, r0, r3
 800080e:	f7ff fc7b 	bl	8000108 <__udivsi3>
 8000812:	0403      	lsls	r3, r0, #16
 8000814:	0c1b      	lsrs	r3, r3, #16
 8000816:	60e3      	str	r3, [r4, #12]
      status = SUCCESS;
 8000818:	2000      	movs	r0, #0
}
 800081a:	e00e      	b.n	800083a <LL_USART_Init+0xa6>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 800081c:	0040      	lsls	r0, r0, #1
 800081e:	084b      	lsrs	r3, r1, #1
 8000820:	18c0      	adds	r0, r0, r3
 8000822:	f7ff fc71 	bl	8000108 <__udivsi3>
    brrtemp = usartdiv & 0xFFF0U;
 8000826:	4b0c      	ldr	r3, [pc, #48]	; (8000858 <LL_USART_Init+0xc4>)
 8000828:	4003      	ands	r3, r0
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800082a:	0400      	lsls	r0, r0, #16
 800082c:	0c40      	lsrs	r0, r0, #17
 800082e:	2207      	movs	r2, #7
 8000830:	4002      	ands	r2, r0
 8000832:	4313      	orrs	r3, r2
    USARTx->BRR = brrtemp;
 8000834:	60e3      	str	r3, [r4, #12]
 8000836:	e7ef      	b.n	8000818 <LL_USART_Init+0x84>
  ErrorStatus status = ERROR;
 8000838:	2001      	movs	r0, #1
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
}
 800083a:	b005      	add	sp, #20
 800083c:	bd30      	pop	{r4, r5, pc}
  ErrorStatus status = ERROR;
 800083e:	2001      	movs	r0, #1
 8000840:	e7fb      	b.n	800083a <LL_USART_Init+0xa6>
 8000842:	46c0      	nop			; (mov r8, r8)
 8000844:	ffff69f3 	.word	0xffff69f3
 8000848:	ffffcfff 	.word	0xffffcfff
 800084c:	fffffcff 	.word	0xfffffcff
 8000850:	40013800 	.word	0x40013800
 8000854:	40004400 	.word	0x40004400
 8000858:	0000fff0 	.word	0x0000fff0

0800085c <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 800085c:	b510      	push	{r4, lr}
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 800085e:	21fa      	movs	r1, #250	; 0xfa
 8000860:	0089      	lsls	r1, r1, #2
 8000862:	f7ff fc51 	bl	8000108 <__udivsi3>
 8000866:	3801      	subs	r0, #1
 8000868:	4b03      	ldr	r3, [pc, #12]	; (8000878 <LL_Init1msTick+0x1c>)
 800086a:	6058      	str	r0, [r3, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 800086c:	2200      	movs	r2, #0
 800086e:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000870:	3205      	adds	r2, #5
 8000872:	601a      	str	r2, [r3, #0]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
}
 8000874:	bd10      	pop	{r4, pc}
 8000876:	46c0      	nop			; (mov r8, r8)
 8000878:	e000e010 	.word	0xe000e010

0800087c <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 800087c:	b082      	sub	sp, #8
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 800087e:	4b08      	ldr	r3, [pc, #32]	; (80008a0 <LL_mDelay+0x24>)
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	9301      	str	r3, [sp, #4]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8000884:	9b01      	ldr	r3, [sp, #4]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 8000886:	1c43      	adds	r3, r0, #1
 8000888:	d000      	beq.n	800088c <LL_mDelay+0x10>
  {
    Delay++;
 800088a:	3001      	adds	r0, #1
  }

  while (Delay)
 800088c:	2800      	cmp	r0, #0
 800088e:	d005      	beq.n	800089c <LL_mDelay+0x20>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8000890:	4b03      	ldr	r3, [pc, #12]	; (80008a0 <LL_mDelay+0x24>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	03db      	lsls	r3, r3, #15
 8000896:	d5f9      	bpl.n	800088c <LL_mDelay+0x10>
    {
      Delay--;
 8000898:	3801      	subs	r0, #1
 800089a:	e7f7      	b.n	800088c <LL_mDelay+0x10>
    }
  }
}
 800089c:	b002      	add	sp, #8
 800089e:	4770      	bx	lr
 80008a0:	e000e010 	.word	0xe000e010

080008a4 <LL_SetSystemCoreClock>:
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 80008a4:	4b01      	ldr	r3, [pc, #4]	; (80008ac <LL_SetSystemCoreClock+0x8>)
 80008a6:	6018      	str	r0, [r3, #0]
}
 80008a8:	4770      	bx	lr
 80008aa:	46c0      	nop			; (mov r8, r8)
 80008ac:	20000000 	.word	0x20000000

080008b0 <memset>:
 80008b0:	0003      	movs	r3, r0
 80008b2:	1882      	adds	r2, r0, r2
 80008b4:	4293      	cmp	r3, r2
 80008b6:	d100      	bne.n	80008ba <memset+0xa>
 80008b8:	4770      	bx	lr
 80008ba:	7019      	strb	r1, [r3, #0]
 80008bc:	3301      	adds	r3, #1
 80008be:	e7f9      	b.n	80008b4 <memset+0x4>

080008c0 <__libc_init_array>:
 80008c0:	b570      	push	{r4, r5, r6, lr}
 80008c2:	2600      	movs	r6, #0
 80008c4:	4c0c      	ldr	r4, [pc, #48]	; (80008f8 <__libc_init_array+0x38>)
 80008c6:	4d0d      	ldr	r5, [pc, #52]	; (80008fc <__libc_init_array+0x3c>)
 80008c8:	1b64      	subs	r4, r4, r5
 80008ca:	10a4      	asrs	r4, r4, #2
 80008cc:	42a6      	cmp	r6, r4
 80008ce:	d109      	bne.n	80008e4 <__libc_init_array+0x24>
 80008d0:	2600      	movs	r6, #0
 80008d2:	f000 f819 	bl	8000908 <_init>
 80008d6:	4c0a      	ldr	r4, [pc, #40]	; (8000900 <__libc_init_array+0x40>)
 80008d8:	4d0a      	ldr	r5, [pc, #40]	; (8000904 <__libc_init_array+0x44>)
 80008da:	1b64      	subs	r4, r4, r5
 80008dc:	10a4      	asrs	r4, r4, #2
 80008de:	42a6      	cmp	r6, r4
 80008e0:	d105      	bne.n	80008ee <__libc_init_array+0x2e>
 80008e2:	bd70      	pop	{r4, r5, r6, pc}
 80008e4:	00b3      	lsls	r3, r6, #2
 80008e6:	58eb      	ldr	r3, [r5, r3]
 80008e8:	4798      	blx	r3
 80008ea:	3601      	adds	r6, #1
 80008ec:	e7ee      	b.n	80008cc <__libc_init_array+0xc>
 80008ee:	00b3      	lsls	r3, r6, #2
 80008f0:	58eb      	ldr	r3, [r5, r3]
 80008f2:	4798      	blx	r3
 80008f4:	3601      	adds	r6, #1
 80008f6:	e7f2      	b.n	80008de <__libc_init_array+0x1e>
 80008f8:	08000938 	.word	0x08000938
 80008fc:	08000938 	.word	0x08000938
 8000900:	0800093c 	.word	0x0800093c
 8000904:	08000938 	.word	0x08000938

08000908 <_init>:
 8000908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800090a:	46c0      	nop			; (mov r8, r8)
 800090c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800090e:	bc08      	pop	{r3}
 8000910:	469e      	mov	lr, r3
 8000912:	4770      	bx	lr

08000914 <_fini>:
 8000914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000916:	46c0      	nop			; (mov r8, r8)
 8000918:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800091a:	bc08      	pop	{r3}
 800091c:	469e      	mov	lr, r3
 800091e:	4770      	bx	lr
