I 000048 55 1162          1514221711684 automat
(_unit VHDL (automat 0 6(automat 0 17))
	(_version vd0)
	(_time 1514221711685 2017.12.25 18:08:31)
	(_source (\./../src/automat.vhd\))
	(_parameters tan)
	(_code d5d2d786d58385c38186918f85d2d1d3d4d2d0d2d1)
	(_ent
		(_time 1514217549715)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_out((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 0 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 0 20(_arch(_uni))))
		(_sig (_int laciek -1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(3)(4)(5))(_sens(2))(_read(3)))))
			(line__45(_arch 1 0 45(_assignment (_alias((LE)(laciek)))(_simpleassign BUF)(_trgt(1))(_sens(5)))))
			(line__47(_arch 2 0 47(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 3 -1)
)
I 000045 55 2090          1514221711843 Core
(_unit VHDL (core 0 6(core 1 24))
	(_version vd0)
	(_time 1514221711844 2017.12.25 18:08:31)
	(_source (\./../src/Core.vhd\(\./../src/Core/Core.vhd\)))
	(_parameters tan)
	(_code 727575732624246472746128757570747774717424)
	(_ent
		(_time 1514120234932)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 14(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 15(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylatch 1 0 16(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 1 25(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 1 26(_arch(_uni(_string \"000"\)))))
		(_sig (_int laciek 2 1 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__30(_arch 0 1 30(_prcs (_trgt(10))(_sens(2)(9)(10)(3))(_dssslsensitivity 2))))
			(line__47(_arch 1 1 47(_prcs (_simple)(_trgt(11)(3))(_sens(9))(_read(11)))))
			(line__65(_arch 2 1 65(_assignment (_alias((Yx)(clka)))(_trgt(5))(_sens(11)))))
			(line__66(_arch 3 1 66(_assignment (_alias((Y)(Ylicznik)))(_trgt(7))(_sens(10)))))
			(line__70(_arch 4 1 70(_prcs (_simple)(_trgt(12))(_sens(10)(4))(_read(2)))))
			(line__78(_arch 5 1 78(_assignment (_alias((Ylatch)(laciek)))(_trgt(8))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 6 -1)
)
I 000056 55 2534          1514221711882 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1514221711883 2017.12.25 18:08:31)
	(_source (\./../src/Core_TB.vhd\(\./../src/Core/Core_TB.vhd\)))
	(_parameters tan)
	(_code a1a6a6f6f6f7f7b7a3a4e7faf4a7a3a7a2a7f7a6a3)
	(_ent
		(_time 1514080966610)
	)
	(_comp
		(Core
			(_object
				(_port (_int LE -1 1 14(_ent (_in))))
				(_port (_int Ylatch 0 1 15(_ent (_inout(_string \"0000"\)))))
				(_port (_int fx -1 1 16(_ent (_in))))
				(_port (_int fautomat -1 1 17(_ent (_in))))
				(_port (_int CLR -1 1 18(_ent (_in))))
				(_port (_int Yx 1 1 19(_ent (_inout(_string \"000"\)))))
				(_port (_int CE -1 1 20(_ent (_inout((i 2))))))
				(_port (_int Yautomat -1 1 21(_ent (_inout))))
				(_port (_int Y 0 1 22(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 1 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 51(_comp Core)
		(_port
			((LE)(LE))
			((Ylatch)(Ylatch))
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((Yx)(Yx))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
			(_port
				((fx)(fx))
				((fautomat)(fautomat))
				((CLR)(CLR))
				((CE)(CE))
				((LE)(LE))
				((Yx)(Yx))
				((Yautomat)(Yautomat))
				((Y)(Y))
				((Ylatch)(Ylatch))
				((CLK)(CLK))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 15(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int fx -1 1 32(_arch(_uni))))
		(_sig (_int fautomat -1 1 33(_arch(_uni))))
		(_sig (_int CLR -1 1 34(_arch(_uni))))
		(_sig (_int CE -1 1 35(_arch(_uni))))
		(_sig (_int Yautomat -1 1 36(_arch(_uni))))
		(_sig (_int CLK -1 1 37(_arch(_uni))))
		(_sig (_int LE -1 1 38(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 40(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 2 1 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 1 41(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Yx 3 1 41(_arch(_uni))))
		(_sig (_int Ylatch 2 1 42(_arch(_uni))))
		(_sig (_int END_SIM -2 1 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 69(_prcs (_wait_for)(_trgt(2)(6)(10)))))
			(CLOCK_CLK(_arch 1 1 90(_prcs (_wait_for)(_trgt(5))(_read(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000053 55 1410          1514221711640 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514221711641 2017.12.25 18:08:31)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code a7a0a0f0a5f0f0b2f3f3b4fda0a0a2a1f2a0a3a1a2)
	(_ent
		(_time 1514221154906)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(6)(7))(_sens(4)(5)(0)(1)(6))(_dssslsensitivity 2))))
			(line__44(_arch 1 0 44(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__45(_arch 2 0 45(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(2))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 3 -1)
)
I 000053 55 1355          1514221711575 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 0 19))
	(_version vd0)
	(_time 1514221711576 2017.12.25 18:08:31)
	(_source (\./../src/Dec_Counters.vhd\))
	(_parameters tan)
	(_code 686f6f68653f3f7d3c667b326f6f6d6e3d6f6c6e6d)
	(_ent
		(_time 1514220979892)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(6))(_sens(3)(4)(5)(0))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__42(_arch 2 0 42(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
V 000054 55 1413          1514221077034 Dec_Counters2
(_unit VHDL (dec_counters2 0 6(dec_counters2 0 20))
	(_version vd0)
	(_time 1514221077035 2017.12.25 17:57:57)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code b5b5b5e1b5e2e2a0e1e1a6efb2b2b0b3e0b2b1b3b0)
	(_ent
		(_time 1514220953179)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(6)(7))(_sens(4)(5)(0)(1)(6))(_dssslsensitivity 2))))
			(line__44(_arch 1 0 44(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__45(_arch 2 0 45(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(2))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters2 3 -1)
)
I 000046 55 1129          1514221711723 latch
(_unit VHDL (latch 0 6(latch 0 18))
	(_version vd0)
	(_time 1514221711724 2017.12.25 18:08:31)
	(_source (\./../src/latch.vhd\))
	(_parameters tan)
	(_code f5f2a5a5f1a3a5e3f4f2edaff7f3f4f2f1f3f6f3fd)
	(_ent
		(_time 1514216315457)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int laciek 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 0 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(4))(_sens(0)(3))(_read(1)))))
			(line__34(_arch 1 0 34(_assignment (_alias((Ylatch)(laciek)))(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 2 -1)
)
I 000056 55 2472          1514221711760 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514221711761 2017.12.25 18:08:31)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code 24237420297375332e73617e7c2276217223202226)
	(_ent
		(_time 1514207303301)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 0 14(_ent (_inout((i 2))))))
				(_port (_int Y1 0 0 17(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 0 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 0 20(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch2 0 0 21(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch3 0 0 22(_ent (_out(_string \"0000"\)))))
				(_port (_int fx -1 0 23(_ent (_in((i 2))))))
				(_port (_int CLK -1 0 24(_ent (_in))))
				(_port (_int CLR -1 0 25(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 53(_comp top)
		(_port
			((GATE)(GATE))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((fx)(fx))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 0 32(_arch(_uni))))
		(_sig (_int CLR -1 0 33(_arch(_uni))))
		(_sig (_int GATE -1 0 34(_arch(_uni))))
		(_sig (_int CLK -1 0 35(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 0 37(_arch(_uni))))
		(_sig (_int Y2 1 0 38(_arch(_uni))))
		(_sig (_int Y3 1 0 39(_arch(_uni))))
		(_sig (_int Ylatch1 1 0 40(_arch(_uni))))
		(_sig (_int Ylatch2 1 0 41(_arch(_uni))))
		(_sig (_int Ylatch3 1 0 42(_arch(_uni))))
		(_sig (_int END_SIM -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 72(_prcs (_wait_for)(_trgt(1)(10)))))
			(fx_CLK(_arch 1 0 98(_prcs (_wait_for)(_trgt(0))(_read(10)))))
			(CLOCK_CLK(_arch 2 0 116(_prcs (_wait_for)(_trgt(3))(_read(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 610 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 115 (core_tb))
	(_version vd0)
	(_time 1514221711890 2017.12.25 18:08:31)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code a1a7a1f6a5f7f6b6a5a0b3fbf5a7f4a7a2a7a9a4f7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
				(_port
					((fx)(fx))
					((fautomat)(fautomat))
					((CLR)(CLR))
					((CE)(CE))
					((LE)(LE))
					((Yx)(Yx))
					((Yautomat)(Yautomat))
					((Y)(Y))
					((Ylatch)(Ylatch))
					((CLK)(CLK))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000046 55 621 0 testbench_for_miernik_czest
(_configuration VHDL (testbench_for_miernik_czest 0 141 (miernik_tb))
	(_version vd0)
	(_time 1514218752037 2017.12.25 17:19:12)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code bdefe8e9ecebeaaab9bcafe7e9bbe8bbbebbb5b8eb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . miernik_czest miernik_czest
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000036 55 612 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 141 (miernik_tb))
	(_version vd0)
	(_time 1514221711765 2017.12.25 18:08:31)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code 24222420257273332025367e7022712227222c2172)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000053 55 1355          1514222199974 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 0 19))
	(_version vd0)
	(_time 1514222199975 2017.12.25 18:16:39)
	(_source (\./../src/Dec_Counters.vhd\))
	(_parameters tan)
	(_code 3e303d3b6e69692b6a302d6439393b386b393a383b)
	(_ent
		(_time 1514220979892)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(6))(_sens(3)(4)(5)(0))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__42(_arch 2 0 42(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
I 000053 55 1410          1514222200042 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514222200043 2017.12.25 18:16:40)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code 7d737e7c2c2a2a6829296e277a7a787b287a797b78)
	(_ent
		(_time 1514221154906)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(6)(7))(_sens(4)(5)(6)(0)(1))(_dssslsensitivity 2))))
			(line__44(_arch 1 0 44(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__45(_arch 2 0 45(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(2))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 3 -1)
)
I 000046 55 1129          1514222200091 latch
(_unit VHDL (latch 0 6(latch 0 18))
	(_version vd0)
	(_time 1514222200092 2017.12.25 18:16:40)
	(_source (\./../src/latch.vhd\))
	(_parameters tan)
	(_code aca2f8fbfefafcbaadabb4f6aeaaadaba8aaafaaa4)
	(_ent
		(_time 1514216315457)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int laciek 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 0 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(4))(_sens(0)(3))(_read(1)))))
			(line__34(_arch 1 0 34(_assignment (_alias((Ylatch)(laciek)))(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 2 -1)
)
I 000056 55 2472          1514222200145 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514222200146 2017.12.25 18:16:40)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code dbd58889808c8accd18c9e8183dd89de8ddcdfddd9)
	(_ent
		(_time 1514207303301)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 0 14(_ent (_inout((i 2))))))
				(_port (_int Y1 0 0 17(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 0 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 0 20(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch2 0 0 21(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch3 0 0 22(_ent (_out(_string \"0000"\)))))
				(_port (_int fx -1 0 23(_ent (_in((i 2))))))
				(_port (_int CLK -1 0 24(_ent (_in))))
				(_port (_int CLR -1 0 25(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 53(_comp top)
		(_port
			((GATE)(GATE))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((fx)(fx))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 0 32(_arch(_uni))))
		(_sig (_int CLR -1 0 33(_arch(_uni))))
		(_sig (_int GATE -1 0 34(_arch(_uni))))
		(_sig (_int CLK -1 0 35(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 0 37(_arch(_uni))))
		(_sig (_int Y2 1 0 38(_arch(_uni))))
		(_sig (_int Y3 1 0 39(_arch(_uni))))
		(_sig (_int Ylatch1 1 0 40(_arch(_uni))))
		(_sig (_int Ylatch2 1 0 41(_arch(_uni))))
		(_sig (_int Ylatch3 1 0 42(_arch(_uni))))
		(_sig (_int END_SIM -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 72(_prcs (_wait_for)(_trgt(1)(10)))))
			(fx_CLK(_arch 1 0 98(_prcs (_wait_for)(_trgt(0))(_read(10)))))
			(CLOCK_CLK(_arch 2 0 116(_prcs (_wait_for)(_trgt(3))(_read(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 612 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 141 (miernik_tb))
	(_version vd0)
	(_time 1514222200157 2017.12.25 18:16:40)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code eae5e9b9bebcbdfdeeebf8b0beecbfece9ece2efbc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000048 55 1162          1514222200204 automat
(_unit VHDL (automat 0 6(automat 0 17))
	(_version vd0)
	(_time 1514222200205 2017.12.25 18:16:40)
	(_source (\./../src/automat.vhd\))
	(_parameters tan)
	(_code 1917101f154f490f4d4a5d43491e1d1f181e1c1e1d)
	(_ent
		(_time 1514217549715)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_out((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 0 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 0 20(_arch(_uni))))
		(_sig (_int laciek -1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(3)(4)(5))(_sens(2))(_read(3)))))
			(line__45(_arch 1 0 45(_assignment (_alias((LE)(laciek)))(_simpleassign BUF)(_trgt(1))(_sens(5)))))
			(line__47(_arch 2 0 47(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 3 -1)
)
I 000044 55 6165          1514222200262 top
(_unit VHDL (top 0 28(top 0 43))
	(_version vd0)
	(_time 1514222200263 2017.12.25 18:16:40)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 5857545b060e0c4f55561e03095f5c5e0e5f585f5c)
	(_ent
		(_time 1514221421090)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 49(_ent (_in))))
				(_port (_int LE -1 0 50(_ent (_out((i 2))))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 66(_ent (_in))))
				(_port (_int GATEIN -1 0 67(_ent (_in((i 2))))))
				(_port (_int fx -1 0 68(_ent (_in))))
				(_port (_int GATEOUT -1 0 69(_ent (_out((i 2))))))
				(_port (_int Y 2 0 70(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 56(_ent (_in))))
				(_port (_int GATEIN -1 0 57(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 58(_ent (_in((i 2))))))
				(_port (_int fx -1 0 59(_ent (_in))))
				(_port (_int GATEOUT -1 0 60(_ent (_out((i 2))))))
				(_port (_int Y 1 0 61(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 75(_ent (_in((i 2))))))
				(_port (_int LE -1 0 76(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 77(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 78(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 94(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 100(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 109(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 119(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 128(_comp latch)
		(_port
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 137(_comp latch)
		(_port
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 146(_comp latch)
		(_port
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int Y1 0 0 37(_ent(_inout))))
		(_port (_int Y2 0 0 38(_ent(_inout))))
		(_port (_int Y3 0 0 39(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 70(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 77(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 84(_arch(_uni))))
		(_sig (_int GATE92 -1 0 85(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 86(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 86(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 88(_arch(_uni))))
		(_prcs
			(line__159(_arch 0 0 159(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(12(4))))))
			(line__160(_arch 1 0 160(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(12(5))))))
			(line__161(_arch 2 0 161(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(12(6))))))
			(line__162(_arch 3 0 162(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(12(7))))))
			(line__163(_arch 4 0 163(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(13(4))))))
			(line__164(_arch 5 0 164(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(13(5))))))
			(line__165(_arch 6 0 165(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(13(6))))))
			(line__166(_arch 7 0 166(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(13(7))))))
			(line__167(_arch 8 0 167(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(14(4))))))
			(line__168(_arch 9 0 168(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(14(5))))))
			(line__169(_arch 10 0 169(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(14(6))))))
			(line__170(_arch 11 0 170(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(14(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000045 55 2090          1514222200323 Core
(_unit VHDL (core 0 6(core 1 24))
	(_version vd0)
	(_time 1514222200324 2017.12.25 18:16:40)
	(_source (\./../src/Core.vhd\(\./../src/Core/Core.vhd\)))
	(_parameters tan)
	(_code 96989d99c6c0c080969085cc9191949093909590c0)
	(_ent
		(_time 1514120234932)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 14(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 15(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylatch 1 0 16(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 1 25(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 1 26(_arch(_uni(_string \"000"\)))))
		(_sig (_int laciek 2 1 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__30(_arch 0 1 30(_prcs (_trgt(10))(_sens(2)(9)(3)(10))(_dssslsensitivity 2))))
			(line__47(_arch 1 1 47(_prcs (_simple)(_trgt(3)(11))(_sens(9))(_read(11)))))
			(line__65(_arch 2 1 65(_assignment (_alias((Yx)(clka)))(_trgt(5))(_sens(11)))))
			(line__66(_arch 3 1 66(_assignment (_alias((Y)(Ylicznik)))(_trgt(7))(_sens(10)))))
			(line__70(_arch 4 1 70(_prcs (_simple)(_trgt(12))(_sens(4)(10))(_read(2)))))
			(line__78(_arch 5 1 78(_assignment (_alias((Ylatch)(laciek)))(_trgt(8))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 6 -1)
)
I 000056 55 2534          1514222200379 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1514222200380 2017.12.25 18:16:40)
	(_source (\./../src/Core_TB.vhd\(\./../src/Core/Core_TB.vhd\)))
	(_parameters tan)
	(_code c5cbce90969393d3c7c0839e90c3c7c3c6c393c2c7)
	(_ent
		(_time 1514080966610)
	)
	(_comp
		(Core
			(_object
				(_port (_int LE -1 1 14(_ent (_in))))
				(_port (_int Ylatch 0 1 15(_ent (_inout(_string \"0000"\)))))
				(_port (_int fx -1 1 16(_ent (_in))))
				(_port (_int fautomat -1 1 17(_ent (_in))))
				(_port (_int CLR -1 1 18(_ent (_in))))
				(_port (_int Yx 1 1 19(_ent (_inout(_string \"000"\)))))
				(_port (_int CE -1 1 20(_ent (_inout((i 2))))))
				(_port (_int Yautomat -1 1 21(_ent (_inout))))
				(_port (_int Y 0 1 22(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 1 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 51(_comp Core)
		(_port
			((LE)(LE))
			((Ylatch)(Ylatch))
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((Yx)(Yx))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
			(_port
				((fx)(fx))
				((fautomat)(fautomat))
				((CLR)(CLR))
				((CE)(CE))
				((LE)(LE))
				((Yx)(Yx))
				((Yautomat)(Yautomat))
				((Y)(Y))
				((Ylatch)(Ylatch))
				((CLK)(CLK))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 15(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int fx -1 1 32(_arch(_uni))))
		(_sig (_int fautomat -1 1 33(_arch(_uni))))
		(_sig (_int CLR -1 1 34(_arch(_uni))))
		(_sig (_int CE -1 1 35(_arch(_uni))))
		(_sig (_int Yautomat -1 1 36(_arch(_uni))))
		(_sig (_int CLK -1 1 37(_arch(_uni))))
		(_sig (_int LE -1 1 38(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 40(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 2 1 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 1 41(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Yx 3 1 41(_arch(_uni))))
		(_sig (_int Ylatch 2 1 42(_arch(_uni))))
		(_sig (_int END_SIM -2 1 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 69(_prcs (_wait_for)(_trgt(2)(6)(10)))))
			(CLOCK_CLK(_arch 1 1 90(_prcs (_wait_for)(_trgt(5))(_read(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 610 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 115 (core_tb))
	(_version vd0)
	(_time 1514222200391 2017.12.25 18:16:40)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code d5dad987d58382c2d1d4c78f81d380d3d6d3ddd083)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
				(_port
					((fx)(fx))
					((fautomat)(fautomat))
					((CLR)(CLR))
					((CE)(CE))
					((LE)(LE))
					((Yx)(Yx))
					((Yautomat)(Yautomat))
					((Y)(Y))
					((Ylatch)(Ylatch))
					((CLK)(CLK))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 6165          1514222204054 top
(_unit VHDL (top 0 28(top 0 43))
	(_version vd0)
	(_time 1514222204055 2017.12.25 18:16:44)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 2c222f28297a783b21226a777d2b282a7a2b2c2b28)
	(_ent
		(_time 1514221421090)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 49(_ent (_in))))
				(_port (_int LE -1 0 50(_ent (_out((i 2))))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 66(_ent (_in))))
				(_port (_int GATEIN -1 0 67(_ent (_in((i 2))))))
				(_port (_int fx -1 0 68(_ent (_in))))
				(_port (_int GATEOUT -1 0 69(_ent (_out((i 2))))))
				(_port (_int Y 2 0 70(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 56(_ent (_in))))
				(_port (_int GATEIN -1 0 57(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 58(_ent (_in((i 2))))))
				(_port (_int fx -1 0 59(_ent (_in))))
				(_port (_int GATEOUT -1 0 60(_ent (_out((i 2))))))
				(_port (_int Y 1 0 61(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 75(_ent (_in((i 2))))))
				(_port (_int LE -1 0 76(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 77(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 78(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 94(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 100(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 109(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 119(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 128(_comp latch)
		(_port
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 137(_comp latch)
		(_port
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 146(_comp latch)
		(_port
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int Y1 0 0 37(_ent(_inout))))
		(_port (_int Y2 0 0 38(_ent(_inout))))
		(_port (_int Y3 0 0 39(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 70(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 77(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 84(_arch(_uni))))
		(_sig (_int GATE92 -1 0 85(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 86(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 86(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 88(_arch(_uni))))
		(_prcs
			(line__159(_arch 0 0 159(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(12(4))))))
			(line__160(_arch 1 0 160(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(12(5))))))
			(line__161(_arch 2 0 161(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(12(6))))))
			(line__162(_arch 3 0 162(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(12(7))))))
			(line__163(_arch 4 0 163(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(13(4))))))
			(line__164(_arch 5 0 164(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(13(5))))))
			(line__165(_arch 6 0 165(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(13(6))))))
			(line__166(_arch 7 0 166(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(13(7))))))
			(line__167(_arch 8 0 167(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(14(4))))))
			(line__168(_arch 9 0 168(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(14(5))))))
			(line__169(_arch 10 0 169(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(14(6))))))
			(line__170(_arch 11 0 170(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(14(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000056 55 2472          1514222241572 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514222241573 2017.12.25 18:17:21)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code b8bce5ecb9efe9afb2effde2e0beeabdeebfbcbeba)
	(_ent
		(_time 1514207303301)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 0 14(_ent (_inout((i 2))))))
				(_port (_int Y1 0 0 17(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 0 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 0 20(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch2 0 0 21(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch3 0 0 22(_ent (_out(_string \"0000"\)))))
				(_port (_int fx -1 0 23(_ent (_in((i 2))))))
				(_port (_int CLK -1 0 24(_ent (_in))))
				(_port (_int CLR -1 0 25(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 53(_comp top)
		(_port
			((GATE)(GATE))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((fx)(fx))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 0 32(_arch(_uni))))
		(_sig (_int CLR -1 0 33(_arch(_uni))))
		(_sig (_int GATE -1 0 34(_arch(_uni))))
		(_sig (_int CLK -1 0 35(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 0 37(_arch(_uni))))
		(_sig (_int Y2 1 0 38(_arch(_uni))))
		(_sig (_int Y3 1 0 39(_arch(_uni))))
		(_sig (_int Ylatch1 1 0 40(_arch(_uni))))
		(_sig (_int Ylatch2 1 0 41(_arch(_uni))))
		(_sig (_int Ylatch3 1 0 42(_arch(_uni))))
		(_sig (_int END_SIM -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 72(_prcs (_wait_for)(_trgt(1)(10)))))
			(fx_CLK(_arch 1 0 98(_prcs (_wait_for)(_trgt(0))(_read(10)))))
			(CLOCK_CLK(_arch 2 0 116(_prcs (_wait_for)(_trgt(3))(_read(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 612 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 141 (miernik_tb))
	(_version vd0)
	(_time 1514222241582 2017.12.25 18:17:21)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code b8bdb5ecb5eeefafbcb9aae2ecbeedbebbbeb0bdee)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 6165          1514222243560 top
(_unit VHDL (top 0 28(top 0 43))
	(_version vd0)
	(_time 1514222243561 2017.12.25 18:17:23)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 787c7d79262e2c6f75763e23297f7c7e2e7f787f7c)
	(_ent
		(_time 1514221421090)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 49(_ent (_in))))
				(_port (_int LE -1 0 50(_ent (_out((i 2))))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 66(_ent (_in))))
				(_port (_int GATEIN -1 0 67(_ent (_in((i 2))))))
				(_port (_int fx -1 0 68(_ent (_in))))
				(_port (_int GATEOUT -1 0 69(_ent (_out((i 2))))))
				(_port (_int Y 2 0 70(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 56(_ent (_in))))
				(_port (_int GATEIN -1 0 57(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 58(_ent (_in((i 2))))))
				(_port (_int fx -1 0 59(_ent (_in))))
				(_port (_int GATEOUT -1 0 60(_ent (_out((i 2))))))
				(_port (_int Y 1 0 61(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 75(_ent (_in((i 2))))))
				(_port (_int LE -1 0 76(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 77(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 78(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 94(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 100(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 109(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 119(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 128(_comp latch)
		(_port
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 137(_comp latch)
		(_port
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 146(_comp latch)
		(_port
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int Y1 0 0 37(_ent(_inout))))
		(_port (_int Y2 0 0 38(_ent(_inout))))
		(_port (_int Y3 0 0 39(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 70(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 77(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 84(_arch(_uni))))
		(_sig (_int GATE92 -1 0 85(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 86(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 86(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 88(_arch(_uni))))
		(_prcs
			(line__159(_arch 0 0 159(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(12(4))))))
			(line__160(_arch 1 0 160(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(12(5))))))
			(line__161(_arch 2 0 161(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(12(6))))))
			(line__162(_arch 3 0 162(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(12(7))))))
			(line__163(_arch 4 0 163(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(13(4))))))
			(line__164(_arch 5 0 164(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(13(5))))))
			(line__165(_arch 6 0 165(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(13(6))))))
			(line__166(_arch 7 0 166(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(13(7))))))
			(line__167(_arch 8 0 167(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(14(4))))))
			(line__168(_arch 9 0 168(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(14(5))))))
			(line__169(_arch 10 0 169(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(14(6))))))
			(line__170(_arch 11 0 170(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(14(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000053 55 1355          1514222288794 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 0 19))
	(_version vd0)
	(_time 1514222288795 2017.12.25 18:18:08)
	(_source (\./../src/Dec_Counters.vhd\))
	(_parameters tan)
	(_code 2b782d2f7c7c7c3e7f2538712c2c2e2d7e2c2f2d2e)
	(_ent
		(_time 1514220979892)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(6))(_sens(3)(4)(5)(0))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__42(_arch 2 0 42(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
I 000053 55 1410          1514222288860 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514222288861 2017.12.25 18:18:08)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code 693a6f69653e3e7c3d3d7a336e6e6c6f3c6e6d6f6c)
	(_ent
		(_time 1514221154906)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(6)(7))(_sens(4)(5)(0)(1)(6))(_dssslsensitivity 2))))
			(line__44(_arch 1 0 44(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__45(_arch 2 0 45(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(2))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 3 -1)
)
I 000046 55 1129          1514222288898 latch
(_unit VHDL (latch 0 6(latch 0 18))
	(_version vd0)
	(_time 1514222288899 2017.12.25 18:18:08)
	(_source (\./../src/latch.vhd\))
	(_parameters tan)
	(_code 98cbc99791cec88e999f80c29a9e999f9c9e9b9e90)
	(_ent
		(_time 1514216315457)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int laciek 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 0 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(4))(_sens(0)(3))(_read(1)))))
			(line__34(_arch 1 0 34(_assignment (_alias((Ylatch)(laciek)))(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 2 -1)
)
I 000056 55 2472          1514222288940 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514222288941 2017.12.25 18:18:08)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code b7e4e1e3b9e0e6a0bde0f2edefb1e5b2e1b0b3b1b5)
	(_ent
		(_time 1514207303301)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 0 14(_ent (_inout((i 2))))))
				(_port (_int Y1 0 0 17(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 0 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 0 20(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch2 0 0 21(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch3 0 0 22(_ent (_out(_string \"0000"\)))))
				(_port (_int fx -1 0 23(_ent (_in((i 2))))))
				(_port (_int CLK -1 0 24(_ent (_in))))
				(_port (_int CLR -1 0 25(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 53(_comp top)
		(_port
			((GATE)(GATE))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((fx)(fx))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 0 32(_arch(_uni))))
		(_sig (_int CLR -1 0 33(_arch(_uni))))
		(_sig (_int GATE -1 0 34(_arch(_uni))))
		(_sig (_int CLK -1 0 35(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 0 37(_arch(_uni))))
		(_sig (_int Y2 1 0 38(_arch(_uni))))
		(_sig (_int Y3 1 0 39(_arch(_uni))))
		(_sig (_int Ylatch1 1 0 40(_arch(_uni))))
		(_sig (_int Ylatch2 1 0 41(_arch(_uni))))
		(_sig (_int Ylatch3 1 0 42(_arch(_uni))))
		(_sig (_int END_SIM -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 72(_prcs (_wait_for)(_trgt(1)(10)))))
			(fx_CLK(_arch 1 0 98(_prcs (_wait_for)(_trgt(0))(_read(10)))))
			(CLOCK_CLK(_arch 2 0 116(_prcs (_wait_for)(_trgt(3))(_read(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 612 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 141 (miernik_tb))
	(_version vd0)
	(_time 1514222288951 2017.12.25 18:18:08)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code c795c192c59190d0c3c6d59d93c192c1c4c1cfc291)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000048 55 1162          1514222288999 automat
(_unit VHDL (automat 0 6(automat 0 17))
	(_version vd0)
	(_time 1514222289000 2017.12.25 18:18:08)
	(_source (\./../src/automat.vhd\))
	(_parameters tan)
	(_code f6a5f5a7f5a0a6e0a2a5b2aca6f1f2f0f7f1f3f1f2)
	(_ent
		(_time 1514217549715)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_out((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 0 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 0 20(_arch(_uni))))
		(_sig (_int laciek -1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(3)(4)(5))(_sens(2))(_read(3)))))
			(line__45(_arch 1 0 45(_assignment (_alias((LE)(laciek)))(_simpleassign BUF)(_trgt(1))(_sens(5)))))
			(line__47(_arch 2 0 47(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 3 -1)
)
I 000044 55 6165          1514222289041 top
(_unit VHDL (top 0 28(top 0 43))
	(_version vd0)
	(_time 1514222289042 2017.12.25 18:18:09)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 2577222176737132282b637e742221237322252221)
	(_ent
		(_time 1514221421090)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 49(_ent (_in))))
				(_port (_int LE -1 0 50(_ent (_out((i 2))))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 66(_ent (_in))))
				(_port (_int GATEIN -1 0 67(_ent (_in((i 2))))))
				(_port (_int fx -1 0 68(_ent (_in))))
				(_port (_int GATEOUT -1 0 69(_ent (_out((i 2))))))
				(_port (_int Y 2 0 70(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 56(_ent (_in))))
				(_port (_int GATEIN -1 0 57(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 58(_ent (_in((i 2))))))
				(_port (_int fx -1 0 59(_ent (_in))))
				(_port (_int GATEOUT -1 0 60(_ent (_out((i 2))))))
				(_port (_int Y 1 0 61(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 75(_ent (_in((i 2))))))
				(_port (_int LE -1 0 76(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 77(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 78(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 94(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 100(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 109(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 119(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 128(_comp latch)
		(_port
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 137(_comp latch)
		(_port
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 146(_comp latch)
		(_port
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int Y1 0 0 37(_ent(_inout))))
		(_port (_int Y2 0 0 38(_ent(_inout))))
		(_port (_int Y3 0 0 39(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 70(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 77(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 84(_arch(_uni))))
		(_sig (_int GATE92 -1 0 85(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 86(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 86(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 88(_arch(_uni))))
		(_prcs
			(line__159(_arch 0 0 159(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(12(4))))))
			(line__160(_arch 1 0 160(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(12(5))))))
			(line__161(_arch 2 0 161(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(12(6))))))
			(line__162(_arch 3 0 162(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(12(7))))))
			(line__163(_arch 4 0 163(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(13(4))))))
			(line__164(_arch 5 0 164(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(13(5))))))
			(line__165(_arch 6 0 165(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(13(6))))))
			(line__166(_arch 7 0 166(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(13(7))))))
			(line__167(_arch 8 0 167(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(14(4))))))
			(line__168(_arch 9 0 168(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(14(5))))))
			(line__169(_arch 10 0 169(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(14(6))))))
			(line__170(_arch 11 0 170(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(14(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000045 55 2090          1514222289085 Core
(_unit VHDL (core 0 6(core 1 24))
	(_version vd0)
	(_time 1514222289086 2017.12.25 18:18:09)
	(_source (\./../src/Core.vhd\(\./../src/Core/Core.vhd\)))
	(_parameters tan)
	(_code 54075457060202425452470e535356525152575202)
	(_ent
		(_time 1514120234932)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 14(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 15(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylatch 1 0 16(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 1 25(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 1 26(_arch(_uni(_string \"000"\)))))
		(_sig (_int laciek 2 1 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__30(_arch 0 1 30(_prcs (_trgt(10))(_sens(2)(9)(3)(10))(_dssslsensitivity 2))))
			(line__47(_arch 1 1 47(_prcs (_simple)(_trgt(3)(11))(_sens(9))(_read(11)))))
			(line__65(_arch 2 1 65(_assignment (_alias((Yx)(clka)))(_trgt(5))(_sens(11)))))
			(line__66(_arch 3 1 66(_assignment (_alias((Y)(Ylicznik)))(_trgt(7))(_sens(10)))))
			(line__70(_arch 4 1 70(_prcs (_simple)(_trgt(12))(_sens(4)(10))(_read(2)))))
			(line__78(_arch 5 1 78(_assignment (_alias((Ylatch)(laciek)))(_trgt(8))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 6 -1)
)
I 000056 55 2534          1514222289123 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1514222289124 2017.12.25 18:18:09)
	(_source (\./../src/Core_TB.vhd\(\./../src/Core/Core_TB.vhd\)))
	(_parameters tan)
	(_code 732073722625256571763528267571757075257471)
	(_ent
		(_time 1514080966610)
	)
	(_comp
		(Core
			(_object
				(_port (_int LE -1 1 14(_ent (_in))))
				(_port (_int Ylatch 0 1 15(_ent (_inout(_string \"0000"\)))))
				(_port (_int fx -1 1 16(_ent (_in))))
				(_port (_int fautomat -1 1 17(_ent (_in))))
				(_port (_int CLR -1 1 18(_ent (_in))))
				(_port (_int Yx 1 1 19(_ent (_inout(_string \"000"\)))))
				(_port (_int CE -1 1 20(_ent (_inout((i 2))))))
				(_port (_int Yautomat -1 1 21(_ent (_inout))))
				(_port (_int Y 0 1 22(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 1 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 51(_comp Core)
		(_port
			((LE)(LE))
			((Ylatch)(Ylatch))
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((Yx)(Yx))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
			(_port
				((fx)(fx))
				((fautomat)(fautomat))
				((CLR)(CLR))
				((CE)(CE))
				((LE)(LE))
				((Yx)(Yx))
				((Yautomat)(Yautomat))
				((Y)(Y))
				((Ylatch)(Ylatch))
				((CLK)(CLK))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 15(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int fx -1 1 32(_arch(_uni))))
		(_sig (_int fautomat -1 1 33(_arch(_uni))))
		(_sig (_int CLR -1 1 34(_arch(_uni))))
		(_sig (_int CE -1 1 35(_arch(_uni))))
		(_sig (_int Yautomat -1 1 36(_arch(_uni))))
		(_sig (_int CLK -1 1 37(_arch(_uni))))
		(_sig (_int LE -1 1 38(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 40(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 2 1 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 1 41(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Yx 3 1 41(_arch(_uni))))
		(_sig (_int Ylatch 2 1 42(_arch(_uni))))
		(_sig (_int END_SIM -2 1 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 69(_prcs (_wait_for)(_trgt(2)(6)(10)))))
			(CLOCK_CLK(_arch 1 1 90(_prcs (_wait_for)(_trgt(5))(_read(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 610 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 115 (core_tb))
	(_version vd0)
	(_time 1514222289135 2017.12.25 18:18:09)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code 83d1848d85d5d494878291d9d785d68580858b86d5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
				(_port
					((fx)(fx))
					((fautomat)(fautomat))
					((CLR)(CLR))
					((CE)(CE))
					((LE)(LE))
					((Yx)(Yx))
					((Yautomat)(Yautomat))
					((Y)(Y))
					((Ylatch)(Ylatch))
					((CLK)(CLK))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 6165          1514222291798 top
(_unit VHDL (top 0 28(top 0 43))
	(_version vd0)
	(_time 1514222291799 2017.12.25 18:18:11)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code e3b1b3b0b6b5b7f4eeeda5b8b2e4e7e5b5e4e3e4e7)
	(_ent
		(_time 1514221421090)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 49(_ent (_in))))
				(_port (_int LE -1 0 50(_ent (_out((i 2))))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 66(_ent (_in))))
				(_port (_int GATEIN -1 0 67(_ent (_in((i 2))))))
				(_port (_int fx -1 0 68(_ent (_in))))
				(_port (_int GATEOUT -1 0 69(_ent (_out((i 2))))))
				(_port (_int Y 2 0 70(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 56(_ent (_in))))
				(_port (_int GATEIN -1 0 57(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 58(_ent (_in((i 2))))))
				(_port (_int fx -1 0 59(_ent (_in))))
				(_port (_int GATEOUT -1 0 60(_ent (_out((i 2))))))
				(_port (_int Y 1 0 61(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 75(_ent (_in((i 2))))))
				(_port (_int LE -1 0 76(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 77(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 78(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 94(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 100(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 109(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 119(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 128(_comp latch)
		(_port
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 137(_comp latch)
		(_port
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 146(_comp latch)
		(_port
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int Y1 0 0 37(_ent(_inout))))
		(_port (_int Y2 0 0 38(_ent(_inout))))
		(_port (_int Y3 0 0 39(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 70(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 77(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 84(_arch(_uni))))
		(_sig (_int GATE92 -1 0 85(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 86(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 86(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 88(_arch(_uni))))
		(_prcs
			(line__159(_arch 0 0 159(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(12(4))))))
			(line__160(_arch 1 0 160(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(12(5))))))
			(line__161(_arch 2 0 161(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(12(6))))))
			(line__162(_arch 3 0 162(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(12(7))))))
			(line__163(_arch 4 0 163(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(13(4))))))
			(line__164(_arch 5 0 164(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(13(5))))))
			(line__165(_arch 6 0 165(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(13(6))))))
			(line__166(_arch 7 0 166(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(13(7))))))
			(line__167(_arch 8 0 167(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(14(4))))))
			(line__168(_arch 9 0 168(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(14(5))))))
			(line__169(_arch 10 0 169(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(14(6))))))
			(line__170(_arch 11 0 170(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(14(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000053 55 1410          1514222425998 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514222425999 2017.12.25 18:20:25)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code 1e4e4b194e49490b4a4a0d4419191b184b191a181b)
	(_ent
		(_time 1514221154906)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(6)(7))(_sens(4)(5)(6)(0)(1))(_dssslsensitivity 2))))
			(line__44(_arch 1 0 44(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__45(_arch 2 0 45(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(2))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 3 -1)
)
I 000044 55 6165          1514222428633 top
(_unit VHDL (top 0 28(top 0 43))
	(_version vd0)
	(_time 1514222428634 2017.12.25 18:20:28)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 6f686f6f6f393b78626129343e686b6939686f686b)
	(_ent
		(_time 1514221421090)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 49(_ent (_in))))
				(_port (_int LE -1 0 50(_ent (_out((i 2))))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 66(_ent (_in))))
				(_port (_int GATEIN -1 0 67(_ent (_in((i 2))))))
				(_port (_int fx -1 0 68(_ent (_in))))
				(_port (_int GATEOUT -1 0 69(_ent (_out((i 2))))))
				(_port (_int Y 2 0 70(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 56(_ent (_in))))
				(_port (_int GATEIN -1 0 57(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 58(_ent (_in((i 2))))))
				(_port (_int fx -1 0 59(_ent (_in))))
				(_port (_int GATEOUT -1 0 60(_ent (_out((i 2))))))
				(_port (_int Y 1 0 61(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 75(_ent (_in((i 2))))))
				(_port (_int LE -1 0 76(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 77(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 78(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 94(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 100(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 109(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 119(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 128(_comp latch)
		(_port
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 137(_comp latch)
		(_port
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 146(_comp latch)
		(_port
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int Y1 0 0 37(_ent(_inout))))
		(_port (_int Y2 0 0 38(_ent(_inout))))
		(_port (_int Y3 0 0 39(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 70(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 77(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 84(_arch(_uni))))
		(_sig (_int GATE92 -1 0 85(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 86(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 86(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 88(_arch(_uni))))
		(_prcs
			(line__159(_arch 0 0 159(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(12(4))))))
			(line__160(_arch 1 0 160(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(12(5))))))
			(line__161(_arch 2 0 161(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(12(6))))))
			(line__162(_arch 3 0 162(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(12(7))))))
			(line__163(_arch 4 0 163(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(13(4))))))
			(line__164(_arch 5 0 164(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(13(5))))))
			(line__165(_arch 6 0 165(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(13(6))))))
			(line__166(_arch 7 0 166(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(13(7))))))
			(line__167(_arch 8 0 167(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(14(4))))))
			(line__168(_arch 9 0 168(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(14(5))))))
			(line__169(_arch 10 0 169(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(14(6))))))
			(line__170(_arch 11 0 170(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(14(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000048 55 1164          1514222583213 automat
(_unit VHDL (automat 0 6(automat 0 17))
	(_version vd0)
	(_time 1514222583214 2017.12.25 18:23:03)
	(_source (\./../src/automat.vhd\))
	(_parameters tan)
	(_code 41414042451711571512051b114645474046444645)
	(_ent
		(_time 1514222583208)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 0 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 0 20(_arch(_uni))))
		(_sig (_int laciek -1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(3)(4)(5))(_sens(2))(_read(3)))))
			(line__45(_arch 1 0 45(_assignment (_alias((LE)(laciek)))(_simpleassign BUF)(_trgt(1))(_sens(5)))))
			(line__47(_arch 2 0 47(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 3 -1)
)
I 000056 55 2597          1514222622857 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514222622858 2017.12.25 18:23:42)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code 19491f1e194e480e134b5c43411f4b1c4f1e1d1f1b)
	(_ent
		(_time 1514207303301)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 0 14(_ent (_inout((i 2))))))
				(_port (_int Y1 0 0 17(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 0 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 0 20(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch2 0 0 21(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch3 0 0 22(_ent (_out(_string \"0000"\)))))
				(_port (_int fx -1 0 23(_ent (_in((i 2))))))
				(_port (_int LE -1 0 24(_ent (_inout((i 2))))))
				(_port (_int CLK -1 0 25(_ent (_in))))
				(_port (_int CLR -1 0 26(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 55(_comp top)
		(_port
			((GATE)(GATE))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_implicit)
			(_port
				((GATE)(GATE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((fx)(fx))
				((LE)(LE))
				((CLK)(CLK))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 0 33(_arch(_uni))))
		(_sig (_int CLR -1 0 34(_arch(_uni))))
		(_sig (_int GATE -1 0 35(_arch(_uni))))
		(_sig (_int CLK -1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 0 38(_arch(_uni))))
		(_sig (_int Y2 1 0 39(_arch(_uni))))
		(_sig (_int Y3 1 0 40(_arch(_uni))))
		(_sig (_int Ylatch1 1 0 41(_arch(_uni))))
		(_sig (_int Ylatch2 1 0 42(_arch(_uni))))
		(_sig (_int Ylatch3 1 0 43(_arch(_uni))))
		(_sig (_int LE -1 0 44(_arch(_uni))))
		(_sig (_int END_SIM -2 0 48(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 75(_prcs (_wait_for)(_trgt(1)(11)))))
			(fx_CLK(_arch 1 0 101(_prcs (_wait_for)(_trgt(0))(_read(11)))))
			(CLOCK_CLK(_arch 2 0 119(_prcs (_wait_for)(_trgt(3))(_read(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000053 55 1355          1514222640148 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 0 19))
	(_version vd0)
	(_time 1514222640149 2017.12.25 18:24:00)
	(_source (\./../src/Dec_Counters.vhd\))
	(_parameters tan)
	(_code aaaffbfdfefdfdbffea4b9f0adadafacffadaeacaf)
	(_ent
		(_time 1514220979892)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(6))(_sens(3)(4)(5)(0))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__42(_arch 2 0 42(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
I 000053 55 1410          1514222640211 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514222640212 2017.12.25 18:24:00)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code e9ecb8bae5bebefcbdbdfab3eeeeecefbceeedefec)
	(_ent
		(_time 1514221154906)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(6)(7))(_sens(4)(5)(0)(1)(6))(_dssslsensitivity 2))))
			(line__44(_arch 1 0 44(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__45(_arch 2 0 45(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(2))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 3 -1)
)
I 000046 55 1129          1514222640265 latch
(_unit VHDL (latch 0 6(latch 0 18))
	(_version vd0)
	(_time 1514222640266 2017.12.25 18:24:00)
	(_source (\./../src/latch.vhd\))
	(_parameters tan)
	(_code 181d1d1f114e480e191f00421a1e191f1c1e1b1e10)
	(_ent
		(_time 1514216315457)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int laciek 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 0 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(4))(_sens(0)(3))(_read(1)))))
			(line__34(_arch 1 0 34(_assignment (_alias((Ylatch)(laciek)))(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 2 -1)
)
I 000056 55 2597          1514222640306 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514222640307 2017.12.25 18:24:00)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code 46434444491117514c14031c1e4014431041424044)
	(_ent
		(_time 1514207303301)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 0 14(_ent (_inout((i 2))))))
				(_port (_int Y1 0 0 17(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 0 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 0 20(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch2 0 0 21(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch3 0 0 22(_ent (_out(_string \"0000"\)))))
				(_port (_int fx -1 0 23(_ent (_in((i 2))))))
				(_port (_int LE -1 0 24(_ent (_inout((i 2))))))
				(_port (_int CLK -1 0 25(_ent (_in))))
				(_port (_int CLR -1 0 26(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 55(_comp top)
		(_port
			((GATE)(GATE))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_implicit)
			(_port
				((GATE)(GATE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((fx)(fx))
				((LE)(LE))
				((CLK)(CLK))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 0 33(_arch(_uni))))
		(_sig (_int CLR -1 0 34(_arch(_uni))))
		(_sig (_int GATE -1 0 35(_arch(_uni))))
		(_sig (_int CLK -1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 0 38(_arch(_uni))))
		(_sig (_int Y2 1 0 39(_arch(_uni))))
		(_sig (_int Y3 1 0 40(_arch(_uni))))
		(_sig (_int Ylatch1 1 0 41(_arch(_uni))))
		(_sig (_int Ylatch2 1 0 42(_arch(_uni))))
		(_sig (_int Ylatch3 1 0 43(_arch(_uni))))
		(_sig (_int LE -1 0 44(_arch(_uni))))
		(_sig (_int END_SIM -2 0 48(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 75(_prcs (_wait_for)(_trgt(1)(11)))))
			(fx_CLK(_arch 1 0 101(_prcs (_wait_for)(_trgt(0))(_read(11)))))
			(CLOCK_CLK(_arch 2 0 119(_prcs (_wait_for)(_trgt(3))(_read(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000048 55 1164          1514222640372 automat
(_unit VHDL (automat 0 6(automat 0 17))
	(_version vd0)
	(_time 1514222640373 2017.12.25 18:24:00)
	(_source (\./../src/automat.vhd\))
	(_parameters tan)
	(_code 8580d28a85d3d593d1d6c1dfd58281838482808281)
	(_ent
		(_time 1514222583207)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 0 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 0 20(_arch(_uni))))
		(_sig (_int laciek -1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(3)(4)(5))(_sens(2))(_read(3)))))
			(line__45(_arch 1 0 45(_assignment (_alias((LE)(laciek)))(_simpleassign BUF)(_trgt(1))(_sens(5)))))
			(line__47(_arch 2 0 47(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 3 -1)
)
I 000044 55 5788          1514222640517 top
(_unit VHDL (top 0 28(top 0 43))
	(_version vd0)
	(_time 1514222640518 2017.12.25 18:24:00)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 12111615464446051e465449431516144415121516)
	(_ent
		(_time 1514221421090)
	)
	(_comp
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 59(_ent (_in))))
				(_port (_int GATEIN -1 0 60(_ent (_in((i 2))))))
				(_port (_int fx -1 0 61(_ent (_in))))
				(_port (_int GATEOUT -1 0 62(_ent (_out((i 2))))))
				(_port (_int Y 2 0 63(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 49(_ent (_in))))
				(_port (_int GATEIN -1 0 50(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 51(_ent (_in((i 2))))))
				(_port (_int fx -1 0 52(_ent (_in))))
				(_port (_int GATEOUT -1 0 53(_ent (_out((i 2))))))
				(_port (_int Y 1 0 54(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 68(_ent (_in((i 2))))))
				(_port (_int LE -1 0 69(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 70(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 71(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U2 0 87(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 96(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 106(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 115(_comp latch)
		(_port
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 124(_comp latch)
		(_port
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 133(_comp latch)
		(_port
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int Y1 0 0 37(_ent(_inout))))
		(_port (_int Y2 0 0 38(_ent(_inout))))
		(_port (_int Y3 0 0 39(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 63(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 70(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 77(_arch(_uni))))
		(_sig (_int GATE92 -1 0 78(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 79(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 79(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 80(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 81(_arch(_uni))))
		(_prcs
			(line__146(_arch 0 0 146(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(12(4))))))
			(line__147(_arch 1 0 147(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(12(5))))))
			(line__148(_arch 2 0 148(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(12(6))))))
			(line__149(_arch 3 0 149(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(12(7))))))
			(line__150(_arch 4 0 150(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(13(4))))))
			(line__151(_arch 5 0 151(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(13(5))))))
			(line__152(_arch 6 0 152(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(13(6))))))
			(line__153(_arch 7 0 153(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(13(7))))))
			(line__154(_arch 8 0 154(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(14(4))))))
			(line__155(_arch 9 0 155(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(14(5))))))
			(line__156(_arch 10 0 156(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(14(6))))))
			(line__157(_arch 11 0 157(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(14(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000045 55 2090          1514222640569 Core
(_unit VHDL (core 0 6(core 1 24))
	(_version vd0)
	(_time 1514222640570 2017.12.25 18:24:00)
	(_source (\./../src/Core.vhd\(\./../src/Core/Core.vhd\)))
	(_parameters tan)
	(_code 50525353060606465056430a575752565556535606)
	(_ent
		(_time 1514120234932)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 14(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 15(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylatch 1 0 16(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 1 25(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 1 26(_arch(_uni(_string \"000"\)))))
		(_sig (_int laciek 2 1 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__30(_arch 0 1 30(_prcs (_trgt(10))(_sens(2)(9)(3)(10))(_dssslsensitivity 2))))
			(line__47(_arch 1 1 47(_prcs (_simple)(_trgt(3)(11))(_sens(9))(_read(11)))))
			(line__65(_arch 2 1 65(_assignment (_alias((Yx)(clka)))(_trgt(5))(_sens(11)))))
			(line__66(_arch 3 1 66(_assignment (_alias((Y)(Ylicznik)))(_trgt(7))(_sens(10)))))
			(line__70(_arch 4 1 70(_prcs (_simple)(_trgt(12))(_sens(4)(10))(_read(2)))))
			(line__78(_arch 5 1 78(_assignment (_alias((Ylatch)(laciek)))(_trgt(8))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 6 -1)
)
I 000056 55 2534          1514222640622 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1514222640623 2017.12.25 18:24:00)
	(_source (\./../src/Core_TB.vhd\(\./../src/Core/Core_TB.vhd\)))
	(_parameters tan)
	(_code 7f7d7c7e7f2929697d7a39242a797d797c7929787d)
	(_ent
		(_time 1514080966610)
	)
	(_comp
		(Core
			(_object
				(_port (_int LE -1 1 14(_ent (_in))))
				(_port (_int Ylatch 0 1 15(_ent (_inout(_string \"0000"\)))))
				(_port (_int fx -1 1 16(_ent (_in))))
				(_port (_int fautomat -1 1 17(_ent (_in))))
				(_port (_int CLR -1 1 18(_ent (_in))))
				(_port (_int Yx 1 1 19(_ent (_inout(_string \"000"\)))))
				(_port (_int CE -1 1 20(_ent (_inout((i 2))))))
				(_port (_int Yautomat -1 1 21(_ent (_inout))))
				(_port (_int Y 0 1 22(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 1 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 51(_comp Core)
		(_port
			((LE)(LE))
			((Ylatch)(Ylatch))
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((Yx)(Yx))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
			(_port
				((fx)(fx))
				((fautomat)(fautomat))
				((CLR)(CLR))
				((CE)(CE))
				((LE)(LE))
				((Yx)(Yx))
				((Yautomat)(Yautomat))
				((Y)(Y))
				((Ylatch)(Ylatch))
				((CLK)(CLK))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 15(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int fx -1 1 32(_arch(_uni))))
		(_sig (_int fautomat -1 1 33(_arch(_uni))))
		(_sig (_int CLR -1 1 34(_arch(_uni))))
		(_sig (_int CE -1 1 35(_arch(_uni))))
		(_sig (_int Yautomat -1 1 36(_arch(_uni))))
		(_sig (_int CLK -1 1 37(_arch(_uni))))
		(_sig (_int LE -1 1 38(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 40(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 2 1 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 1 41(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Yx 3 1 41(_arch(_uni))))
		(_sig (_int Ylatch 2 1 42(_arch(_uni))))
		(_sig (_int END_SIM -2 1 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 69(_prcs (_wait_for)(_trgt(2)(6)(10)))))
			(CLOCK_CLK(_arch 1 1 90(_prcs (_wait_for)(_trgt(5))(_read(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 610 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 115 (core_tb))
	(_version vd0)
	(_time 1514222640633 2017.12.25 18:24:00)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code 8f8c8b81dcd9d8988b8e9dd5db89da898c89878ad9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
				(_port
					((fx)(fx))
					((fautomat)(fautomat))
					((CLR)(CLR))
					((CE)(CE))
					((LE)(LE))
					((Yx)(Yx))
					((Yautomat)(Yautomat))
					((Y)(Y))
					((Ylatch)(Ylatch))
					((CLK)(CLK))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 6270          1514222727303 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514222727304 2017.12.25 18:25:27)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 1e1019191d484a09134c58454f191a1848191e191a)
	(_ent
		(_time 1514222727301)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 140(_comp latch)
		(_port
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 150(_comp latch)
		(_port
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__164(_arch 0 0 164(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__165(_arch 1 0 165(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__166(_arch 2 0 166(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__167(_arch 3 0 167(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__168(_arch 4 0 168(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__169(_arch 5 0 169(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__170(_arch 6 0 170(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__171(_arch 7 0 171(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__172(_arch 8 0 172(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__173(_arch 9 0 173(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__174(_arch 10 0 174(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__175(_arch 11 0 175(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000056 55 2598          1514222730295 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514222730296 2017.12.25 18:25:30)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code c7c8c692c99096d0cd95829d9fc195c291c0c3c1c5)
	(_ent
		(_time 1514207303301)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 0 14(_ent (_inout((i 2))))))
				(_port (_int Y1 0 0 17(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 0 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 0 20(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch2 0 0 21(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch3 0 0 22(_ent (_out(_string \"0000"\)))))
				(_port (_int fx -1 0 23(_ent (_in((i 2))))))
				(_port (_int LE -1 0 24(_ent (_inout((i 2))))))
				(_port (_int CLK -1 0 25(_ent (_in))))
				(_port (_int CLR -1 0 26(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 55(_comp top)
		(_port
			((GATE)(GATE))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 0 33(_arch(_uni))))
		(_sig (_int CLR -1 0 34(_arch(_uni))))
		(_sig (_int GATE -1 0 35(_arch(_uni))))
		(_sig (_int CLK -1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 0 38(_arch(_uni))))
		(_sig (_int Y2 1 0 39(_arch(_uni))))
		(_sig (_int Y3 1 0 40(_arch(_uni))))
		(_sig (_int Ylatch1 1 0 41(_arch(_uni))))
		(_sig (_int Ylatch2 1 0 42(_arch(_uni))))
		(_sig (_int Ylatch3 1 0 43(_arch(_uni))))
		(_sig (_int LE -1 0 44(_arch(_uni))))
		(_sig (_int END_SIM -2 0 48(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 75(_prcs (_wait_for)(_trgt(1)(11)))))
			(fx_CLK(_arch 1 0 101(_prcs (_wait_for)(_trgt(0))(_read(11)))))
			(CLOCK_CLK(_arch 2 0 119(_prcs (_wait_for)(_trgt(3))(_read(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 629 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 144 (miernik_tb))
	(_version vd0)
	(_time 1514222730301 2017.12.25 18:25:30)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code c7c99692c59190d0c3c6d59d93c192c1c4c1cfc291)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000053 55 1355          1514222733577 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 0 19))
	(_version vd0)
	(_time 1514222733578 2017.12.25 18:25:33)
	(_source (\./../src/Dec_Counters.vhd\))
	(_parameters tan)
	(_code 98cfce9795cfcf8dcc968bc29f9f9d9ecd9f9c9e9d)
	(_ent
		(_time 1514220979892)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(6))(_sens(3)(4)(5)(0))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__42(_arch 2 0 42(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
I 000053 55 1410          1514222733644 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514222733645 2017.12.25 18:25:33)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code d7808185d58080c28383c48dd0d0d2d182d0d3d1d2)
	(_ent
		(_time 1514221154906)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(6)(7))(_sens(4)(5)(0)(1)(6))(_dssslsensitivity 2))))
			(line__44(_arch 1 0 44(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__45(_arch 2 0 45(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(2))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 3 -1)
)
I 000046 55 1129          1514222733689 latch
(_unit VHDL (latch 0 6(latch 0 18))
	(_version vd0)
	(_time 1514222733690 2017.12.25 18:25:33)
	(_source (\./../src/latch.vhd\))
	(_parameters tan)
	(_code 055205030153551304021d5f07030402010306030d)
	(_ent
		(_time 1514216315457)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int laciek 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 0 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(4))(_sens(0)(3))(_read(1)))))
			(line__34(_arch 1 0 34(_assignment (_alias((Ylatch)(laciek)))(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 2 -1)
)
I 000056 55 2598          1514222733727 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514222733728 2017.12.25 18:25:33)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code 34633331396365233e66716e6c3266316233303236)
	(_ent
		(_time 1514207303301)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 0 14(_ent (_inout((i 2))))))
				(_port (_int Y1 0 0 17(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 0 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 0 20(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch2 0 0 21(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch3 0 0 22(_ent (_out(_string \"0000"\)))))
				(_port (_int fx -1 0 23(_ent (_in((i 2))))))
				(_port (_int LE -1 0 24(_ent (_inout((i 2))))))
				(_port (_int CLK -1 0 25(_ent (_in))))
				(_port (_int CLR -1 0 26(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 55(_comp top)
		(_port
			((GATE)(GATE))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 0 33(_arch(_uni))))
		(_sig (_int CLR -1 0 34(_arch(_uni))))
		(_sig (_int GATE -1 0 35(_arch(_uni))))
		(_sig (_int CLK -1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 0 38(_arch(_uni))))
		(_sig (_int Y2 1 0 39(_arch(_uni))))
		(_sig (_int Y3 1 0 40(_arch(_uni))))
		(_sig (_int Ylatch1 1 0 41(_arch(_uni))))
		(_sig (_int Ylatch2 1 0 42(_arch(_uni))))
		(_sig (_int Ylatch3 1 0 43(_arch(_uni))))
		(_sig (_int LE -1 0 44(_arch(_uni))))
		(_sig (_int END_SIM -2 0 48(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 75(_prcs (_wait_for)(_trgt(1)(11)))))
			(fx_CLK(_arch 1 0 101(_prcs (_wait_for)(_trgt(0))(_read(11)))))
			(CLOCK_CLK(_arch 2 0 119(_prcs (_wait_for)(_trgt(3))(_read(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 629 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 144 (miernik_tb))
	(_version vd0)
	(_time 1514222733735 2017.12.25 18:25:33)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code 34626331356263233035266e6032613237323c3162)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000048 55 1164          1514222733774 automat
(_unit VHDL (automat 0 6(automat 0 17))
	(_version vd0)
	(_time 1514222733775 2017.12.25 18:25:33)
	(_source (\./../src/automat.vhd\))
	(_parameters tan)
	(_code 633431626535337537302739336467656264666467)
	(_ent
		(_time 1514222583207)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 0 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 0 20(_arch(_uni))))
		(_sig (_int laciek -1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(3)(4)(5))(_sens(2))(_read(3)))))
			(line__45(_arch 1 0 45(_assignment (_alias((LE)(laciek)))(_simpleassign BUF)(_trgt(1))(_sens(5)))))
			(line__47(_arch 2 0 47(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 3 -1)
)
I 000044 55 6270          1514222733820 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514222733821 2017.12.25 18:25:33)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 92c4c59dc6c4c6859fc0d4c9c3959694c495929596)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 140(_comp latch)
		(_port
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 150(_comp latch)
		(_port
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__164(_arch 0 0 164(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__165(_arch 1 0 165(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__166(_arch 2 0 166(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__167(_arch 3 0 167(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__168(_arch 4 0 168(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__169(_arch 5 0 169(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__170(_arch 6 0 170(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__171(_arch 7 0 171(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__172(_arch 8 0 172(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__173(_arch 9 0 173(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__174(_arch 10 0 174(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__175(_arch 11 0 175(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000045 55 2090          1514222733861 Core
(_unit VHDL (core 0 6(core 1 24))
	(_version vd0)
	(_time 1514222733862 2017.12.25 18:25:33)
	(_source (\./../src/Core.vhd\(\./../src/Core/Core.vhd\)))
	(_parameters tan)
	(_code b1e6e1e5e6e7e7a7b1b7a2ebb6b6b3b7b4b7b2b7e7)
	(_ent
		(_time 1514120234932)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 14(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 15(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylatch 1 0 16(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 1 25(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 1 26(_arch(_uni(_string \"000"\)))))
		(_sig (_int laciek 2 1 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__30(_arch 0 1 30(_prcs (_trgt(10))(_sens(2)(9)(3)(10))(_dssslsensitivity 2))))
			(line__47(_arch 1 1 47(_prcs (_simple)(_trgt(3)(11))(_sens(9))(_read(11)))))
			(line__65(_arch 2 1 65(_assignment (_alias((Yx)(clka)))(_trgt(5))(_sens(11)))))
			(line__66(_arch 3 1 66(_assignment (_alias((Y)(Ylicznik)))(_trgt(7))(_sens(10)))))
			(line__70(_arch 4 1 70(_prcs (_simple)(_trgt(12))(_sens(4)(10))(_read(2)))))
			(line__78(_arch 5 1 78(_assignment (_alias((Ylatch)(laciek)))(_trgt(8))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 6 -1)
)
I 000056 55 2534          1514222733904 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1514222733905 2017.12.25 18:25:33)
	(_source (\./../src/Core_TB.vhd\(\./../src/Core/Core_TB.vhd\)))
	(_parameters tan)
	(_code e0b7b0b3b6b6b6f6e2e5a6bbb5e6e2e6e3e6b6e7e2)
	(_ent
		(_time 1514080966610)
	)
	(_comp
		(Core
			(_object
				(_port (_int LE -1 1 14(_ent (_in))))
				(_port (_int Ylatch 0 1 15(_ent (_inout(_string \"0000"\)))))
				(_port (_int fx -1 1 16(_ent (_in))))
				(_port (_int fautomat -1 1 17(_ent (_in))))
				(_port (_int CLR -1 1 18(_ent (_in))))
				(_port (_int Yx 1 1 19(_ent (_inout(_string \"000"\)))))
				(_port (_int CE -1 1 20(_ent (_inout((i 2))))))
				(_port (_int Yautomat -1 1 21(_ent (_inout))))
				(_port (_int Y 0 1 22(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 1 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 51(_comp Core)
		(_port
			((LE)(LE))
			((Ylatch)(Ylatch))
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((Yx)(Yx))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
			(_port
				((fx)(fx))
				((fautomat)(fautomat))
				((CLR)(CLR))
				((CE)(CE))
				((LE)(LE))
				((Yx)(Yx))
				((Yautomat)(Yautomat))
				((Y)(Y))
				((Ylatch)(Ylatch))
				((CLK)(CLK))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 15(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int fx -1 1 32(_arch(_uni))))
		(_sig (_int fautomat -1 1 33(_arch(_uni))))
		(_sig (_int CLR -1 1 34(_arch(_uni))))
		(_sig (_int CE -1 1 35(_arch(_uni))))
		(_sig (_int Yautomat -1 1 36(_arch(_uni))))
		(_sig (_int CLK -1 1 37(_arch(_uni))))
		(_sig (_int LE -1 1 38(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 40(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 2 1 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 1 41(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Yx 3 1 41(_arch(_uni))))
		(_sig (_int Ylatch 2 1 42(_arch(_uni))))
		(_sig (_int END_SIM -2 1 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 69(_prcs (_wait_for)(_trgt(2)(6)(10)))))
			(CLOCK_CLK(_arch 1 1 90(_prcs (_wait_for)(_trgt(5))(_read(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 610 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 115 (core_tb))
	(_version vd0)
	(_time 1514222733911 2017.12.25 18:25:33)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code f0a6a7a0f5a6a7e7f4f1e2aaa4f6a5f6f3f6f8f5a6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
				(_port
					((fx)(fx))
					((fautomat)(fautomat))
					((CLR)(CLR))
					((CE)(CE))
					((LE)(LE))
					((Yx)(Yx))
					((Yautomat)(Yautomat))
					((Y)(Y))
					((Ylatch)(Ylatch))
					((CLK)(CLK))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 6270          1514222767163 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514222767164 2017.12.25 18:26:07)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code d2d78380868486c5df80948983d5d6d484d5d2d5d6)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 140(_comp latch)
		(_port
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 150(_comp latch)
		(_port
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__164(_arch 0 0 164(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__165(_arch 1 0 165(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__166(_arch 2 0 166(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__167(_arch 3 0 167(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__168(_arch 4 0 168(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__169(_arch 5 0 169(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__170(_arch 6 0 170(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__171(_arch 7 0 171(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__172(_arch 8 0 172(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__173(_arch 9 0 173(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__174(_arch 10 0 174(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__175(_arch 11 0 175(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000053 55 1244          1514223167325 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 0 19))
	(_version vd0)
	(_time 1514223167326 2017.12.25 18:32:47)
	(_source (\./../src/Dec_Counters.vhd\))
	(_parameters tan)
	(_code eeece3bdbeb9b9fbbae0fdb4e9e9ebe8bbe9eae8eb)
	(_ent
		(_time 1514220979892)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(1))(_sens(3)(4)(5)(0))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 2 -1)
)
I 000053 55 1299          1514223167411 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514223167412 2017.12.25 18:32:47)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code 4c4e194e1a1b1b5918185f164b4b494a194b484a49)
	(_ent
		(_time 1514221154906)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(2)(6))(_sens(4)(5)(0)(1)(6))(_dssslsensitivity 2))))
			(line__44(_arch 1 0 44(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 2 -1)
)
I 000046 55 1129          1514223167515 latch
(_unit VHDL (latch 0 6(latch 0 18))
	(_version vd0)
	(_time 1514223167516 2017.12.25 18:32:47)
	(_source (\./../src/latch.vhd\))
	(_parameters tan)
	(_code aaa8a8fdfafcfabcabadb2f0a8acabadaeaca9aca2)
	(_ent
		(_time 1514216315457)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int laciek 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 0 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(4))(_sens(0)(3))(_read(1)))))
			(line__34(_arch 1 0 34(_assignment (_alias((Ylatch)(laciek)))(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 2 -1)
)
I 000056 55 2598          1514223167554 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514223167555 2017.12.25 18:32:47)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code d8dadd8ad98f89cfd28a9d8280de8add8edfdcdeda)
	(_ent
		(_time 1514207303301)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 0 14(_ent (_inout((i 2))))))
				(_port (_int Y1 0 0 17(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 0 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 0 20(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch2 0 0 21(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch3 0 0 22(_ent (_out(_string \"0000"\)))))
				(_port (_int fx -1 0 23(_ent (_in((i 2))))))
				(_port (_int LE -1 0 24(_ent (_inout((i 2))))))
				(_port (_int CLK -1 0 25(_ent (_in))))
				(_port (_int CLR -1 0 26(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 55(_comp top)
		(_port
			((GATE)(GATE))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 0 33(_arch(_uni))))
		(_sig (_int CLR -1 0 34(_arch(_uni))))
		(_sig (_int GATE -1 0 35(_arch(_uni))))
		(_sig (_int CLK -1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 0 38(_arch(_uni))))
		(_sig (_int Y2 1 0 39(_arch(_uni))))
		(_sig (_int Y3 1 0 40(_arch(_uni))))
		(_sig (_int Ylatch1 1 0 41(_arch(_uni))))
		(_sig (_int Ylatch2 1 0 42(_arch(_uni))))
		(_sig (_int Ylatch3 1 0 43(_arch(_uni))))
		(_sig (_int LE -1 0 44(_arch(_uni))))
		(_sig (_int END_SIM -2 0 48(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 75(_prcs (_wait_for)(_trgt(1)(11)))))
			(fx_CLK(_arch 1 0 101(_prcs (_wait_for)(_trgt(0))(_read(11)))))
			(CLOCK_CLK(_arch 2 0 119(_prcs (_wait_for)(_trgt(3))(_read(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 629 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 144 (miernik_tb))
	(_version vd0)
	(_time 1514223167562 2017.12.25 18:32:47)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code d8db8d8ad58e8fcfdcd9ca828cde8ddedbded0dd8e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000048 55 1164          1514223167608 automat
(_unit VHDL (automat 0 6(automat 0 17))
	(_version vd0)
	(_time 1514223167609 2017.12.25 18:32:47)
	(_source (\./../src/automat.vhd\))
	(_parameters tan)
	(_code 07055400055157115354435d570003010600020003)
	(_ent
		(_time 1514222583207)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 0 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 0 20(_arch(_uni))))
		(_sig (_int laciek -1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(3)(4)(5))(_sens(2))(_read(3)))))
			(line__45(_arch 1 0 45(_assignment (_alias((LE)(laciek)))(_simpleassign BUF)(_trgt(1))(_sens(5)))))
			(line__47(_arch 2 0 47(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 3 -1)
)
I 000044 55 6321          1514223167647 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514223167648 2017.12.25 18:32:47)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 36356033666062216330706d673132306031363132)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__168(_arch 1 0 168(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__169(_arch 2 0 169(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__170(_arch 3 0 170(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__171(_arch 4 0 171(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__172(_arch 5 0 172(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__173(_arch 6 0 173(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__174(_arch 7 0 174(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__175(_arch 8 0 175(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__176(_arch 9 0 176(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__177(_arch 10 0 177(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__178(_arch 11 0 178(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000045 55 2090          1514223167690 Core
(_unit VHDL (core 0 6(core 1 24))
	(_version vd0)
	(_time 1514223167691 2017.12.25 18:32:47)
	(_source (\./../src/Core.vhd\(\./../src/Core/Core.vhd\)))
	(_parameters tan)
	(_code 55570456060303435553460f525257535053565303)
	(_ent
		(_time 1514120234932)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 14(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 15(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylatch 1 0 16(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 1 25(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 1 26(_arch(_uni(_string \"000"\)))))
		(_sig (_int laciek 2 1 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__30(_arch 0 1 30(_prcs (_trgt(10))(_sens(2)(9)(3)(10))(_dssslsensitivity 2))))
			(line__47(_arch 1 1 47(_prcs (_simple)(_trgt(3)(11))(_sens(9))(_read(11)))))
			(line__65(_arch 2 1 65(_assignment (_alias((Yx)(clka)))(_trgt(5))(_sens(11)))))
			(line__66(_arch 3 1 66(_assignment (_alias((Y)(Ylicznik)))(_trgt(7))(_sens(10)))))
			(line__70(_arch 4 1 70(_prcs (_simple)(_trgt(12))(_sens(4)(10))(_read(2)))))
			(line__78(_arch 5 1 78(_assignment (_alias((Ylatch)(laciek)))(_trgt(8))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 6 -1)
)
I 000056 55 2534          1514223167764 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1514223167765 2017.12.25 18:32:47)
	(_source (\./../src/Core_TB.vhd\(\./../src/Core/Core_TB.vhd\)))
	(_parameters tan)
	(_code a4a6f5f3f6f2f2b2a6a1e2fff1a2a6a2a7a2f2a3a6)
	(_ent
		(_time 1514080966610)
	)
	(_comp
		(Core
			(_object
				(_port (_int LE -1 1 14(_ent (_in))))
				(_port (_int Ylatch 0 1 15(_ent (_inout(_string \"0000"\)))))
				(_port (_int fx -1 1 16(_ent (_in))))
				(_port (_int fautomat -1 1 17(_ent (_in))))
				(_port (_int CLR -1 1 18(_ent (_in))))
				(_port (_int Yx 1 1 19(_ent (_inout(_string \"000"\)))))
				(_port (_int CE -1 1 20(_ent (_inout((i 2))))))
				(_port (_int Yautomat -1 1 21(_ent (_inout))))
				(_port (_int Y 0 1 22(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 1 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 51(_comp Core)
		(_port
			((LE)(LE))
			((Ylatch)(Ylatch))
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((Yx)(Yx))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
			(_port
				((fx)(fx))
				((fautomat)(fautomat))
				((CLR)(CLR))
				((CE)(CE))
				((LE)(LE))
				((Yx)(Yx))
				((Yautomat)(Yautomat))
				((Y)(Y))
				((Ylatch)(Ylatch))
				((CLK)(CLK))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 15(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int fx -1 1 32(_arch(_uni))))
		(_sig (_int fautomat -1 1 33(_arch(_uni))))
		(_sig (_int CLR -1 1 34(_arch(_uni))))
		(_sig (_int CE -1 1 35(_arch(_uni))))
		(_sig (_int Yautomat -1 1 36(_arch(_uni))))
		(_sig (_int CLK -1 1 37(_arch(_uni))))
		(_sig (_int LE -1 1 38(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 40(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 2 1 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 1 41(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Yx 3 1 41(_arch(_uni))))
		(_sig (_int Ylatch 2 1 42(_arch(_uni))))
		(_sig (_int END_SIM -2 1 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 69(_prcs (_wait_for)(_trgt(2)(6)(10)))))
			(CLOCK_CLK(_arch 1 1 90(_prcs (_wait_for)(_trgt(5))(_read(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 610 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 115 (core_tb))
	(_version vd0)
	(_time 1514223167776 2017.12.25 18:32:47)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code b3b0e5e7b5e5e4a4b7b2a1e9e7b5e6b5b0b5bbb6e5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
				(_port
					((fx)(fx))
					((fautomat)(fautomat))
					((CLR)(CLR))
					((CE)(CE))
					((LE)(LE))
					((Yx)(Yx))
					((Yautomat)(Yautomat))
					((Y)(Y))
					((Ylatch)(Ylatch))
					((CLK)(CLK))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 6321          1514223170735 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514223170736 2017.12.25 18:32:50)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 3c3e3f39396a682b693a7a676d3b383a6a3b3c3b38)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__168(_arch 1 0 168(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__169(_arch 2 0 169(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__170(_arch 3 0 170(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__171(_arch 4 0 171(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__172(_arch 5 0 172(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__173(_arch 6 0 173(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__174(_arch 7 0 174(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__175(_arch 8 0 175(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__176(_arch 9 0 176(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__177(_arch 10 0 177(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__178(_arch 11 0 178(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000056 55 2598          1514223293307 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514223293308 2017.12.25 18:34:53)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code 0e0b5c0852595f19045e4b5456085c0b58090a080c)
	(_ent
		(_time 1514207303301)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 0 14(_ent (_inout((i 2))))))
				(_port (_int Y1 0 0 17(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 0 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 0 20(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch2 0 0 21(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch3 0 0 22(_ent (_out(_string \"0000"\)))))
				(_port (_int fx -1 0 23(_ent (_in((i 2))))))
				(_port (_int LE -1 0 24(_ent (_inout((i 2))))))
				(_port (_int CLK -1 0 25(_ent (_in))))
				(_port (_int CLR -1 0 26(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 55(_comp top)
		(_port
			((GATE)(GATE))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 0 33(_arch(_uni))))
		(_sig (_int CLR -1 0 34(_arch(_uni))))
		(_sig (_int GATE -1 0 35(_arch(_uni))))
		(_sig (_int CLK -1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 0 38(_arch(_uni))))
		(_sig (_int Y2 1 0 39(_arch(_uni))))
		(_sig (_int Y3 1 0 40(_arch(_uni))))
		(_sig (_int Ylatch1 1 0 41(_arch(_uni))))
		(_sig (_int Ylatch2 1 0 42(_arch(_uni))))
		(_sig (_int Ylatch3 1 0 43(_arch(_uni))))
		(_sig (_int LE -1 0 44(_arch(_uni))))
		(_sig (_int END_SIM -2 0 48(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 75(_prcs (_wait_for)(_trgt(1)(11)))))
			(fx_CLK(_arch 1 0 103(_prcs (_wait_for)(_trgt(0))(_read(11)))))
			(CLOCK_CLK(_arch 2 0 121(_prcs (_wait_for)(_trgt(3))(_read(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 629 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 146 (miernik_tb))
	(_version vd0)
	(_time 1514223293317 2017.12.25 18:34:53)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code 0e0a0c085e5859190a0f1c545a085b080d08060b58)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 6321          1514223324272 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514223324273 2017.12.25 18:35:24)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 07515501565153105201415c560003015100070003)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__168(_arch 1 0 168(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__169(_arch 2 0 169(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__170(_arch 3 0 170(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__171(_arch 4 0 171(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__172(_arch 5 0 172(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__173(_arch 6 0 173(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__174(_arch 7 0 174(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__175(_arch 8 0 175(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__176(_arch 9 0 176(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__177(_arch 10 0 177(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__178(_arch 11 0 178(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000044 55 6321          1514223425219 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514223425220 2017.12.25 18:37:05)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 51555c52060705460457170a005655570756515655)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__168(_arch 1 0 168(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__169(_arch 2 0 169(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__170(_arch 3 0 170(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__171(_arch 4 0 171(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__172(_arch 5 0 172(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__173(_arch 6 0 173(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__174(_arch 7 0 174(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__175(_arch 8 0 175(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__176(_arch 9 0 176(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__177(_arch 10 0 177(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__178(_arch 11 0 178(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000056 55 2598          1514223432031 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514223432032 2017.12.25 18:37:12)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code edeebabeb0babcfae7bda8b7b5ebbfe8bbeae9ebef)
	(_ent
		(_time 1514207303301)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 0 14(_ent (_inout((i 2))))))
				(_port (_int Y1 0 0 17(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 0 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 0 20(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch2 0 0 21(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch3 0 0 22(_ent (_out(_string \"0000"\)))))
				(_port (_int fx -1 0 23(_ent (_in((i 2))))))
				(_port (_int LE -1 0 24(_ent (_inout((i 2))))))
				(_port (_int CLK -1 0 25(_ent (_in))))
				(_port (_int CLR -1 0 26(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 55(_comp top)
		(_port
			((GATE)(GATE))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 0 33(_arch(_uni))))
		(_sig (_int CLR -1 0 34(_arch(_uni))))
		(_sig (_int GATE -1 0 35(_arch(_uni))))
		(_sig (_int CLK -1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 0 38(_arch(_uni))))
		(_sig (_int Y2 1 0 39(_arch(_uni))))
		(_sig (_int Y3 1 0 40(_arch(_uni))))
		(_sig (_int Ylatch1 1 0 41(_arch(_uni))))
		(_sig (_int Ylatch2 1 0 42(_arch(_uni))))
		(_sig (_int Ylatch3 1 0 43(_arch(_uni))))
		(_sig (_int LE -1 0 44(_arch(_uni))))
		(_sig (_int END_SIM -2 0 48(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 75(_prcs (_wait_for)(_trgt(1)(11)))))
			(fx_CLK(_arch 1 0 103(_prcs (_wait_for)(_trgt(0))(_read(11)))))
			(CLOCK_CLK(_arch 2 0 121(_prcs (_wait_for)(_trgt(3))(_read(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 629 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 146 (miernik_tb))
	(_version vd0)
	(_time 1514223432040 2017.12.25 18:37:12)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code fdfffaadacabaaeaf9fcefa7a9fba8fbfefbf5f8ab)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 2598          1514223477885 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514223477886 2017.12.25 18:37:57)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code 11174216194640061b41544b491743144716151713)
	(_ent
		(_time 1514207303301)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 0 14(_ent (_inout((i 2))))))
				(_port (_int Y1 0 0 17(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 0 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 0 20(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch2 0 0 21(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch3 0 0 22(_ent (_out(_string \"0000"\)))))
				(_port (_int fx -1 0 23(_ent (_in((i 2))))))
				(_port (_int LE -1 0 24(_ent (_inout((i 2))))))
				(_port (_int CLK -1 0 25(_ent (_in))))
				(_port (_int CLR -1 0 26(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 55(_comp top)
		(_port
			((GATE)(GATE))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 0 33(_arch(_uni))))
		(_sig (_int CLR -1 0 34(_arch(_uni))))
		(_sig (_int GATE -1 0 35(_arch(_uni))))
		(_sig (_int CLK -1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 0 38(_arch(_uni))))
		(_sig (_int Y2 1 0 39(_arch(_uni))))
		(_sig (_int Y3 1 0 40(_arch(_uni))))
		(_sig (_int Ylatch1 1 0 41(_arch(_uni))))
		(_sig (_int Ylatch2 1 0 42(_arch(_uni))))
		(_sig (_int Ylatch3 1 0 43(_arch(_uni))))
		(_sig (_int LE -1 0 44(_arch(_uni))))
		(_sig (_int END_SIM -2 0 48(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 75(_prcs (_wait_for)(_trgt(1)(11)))))
			(fx_CLK(_arch 1 0 103(_prcs (_wait_for)(_trgt(0))(_read(11)))))
			(CLOCK_CLK(_arch 2 0 121(_prcs (_wait_for)(_trgt(3))(_read(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 629 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 146 (miernik_tb))
	(_version vd0)
	(_time 1514223477895 2017.12.25 18:37:57)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code 11161216154746061510034b451744171217191447)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 6321          1514223479621 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514223479622 2017.12.25 18:37:59)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code d7d08785868183c082d1918c86d0d3d181d0d7d0d3)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__168(_arch 1 0 168(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__169(_arch 2 0 169(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__170(_arch 3 0 170(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__171(_arch 4 0 171(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__172(_arch 5 0 172(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__173(_arch 6 0 173(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__174(_arch 7 0 174(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__175(_arch 8 0 175(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__176(_arch 9 0 176(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__177(_arch 10 0 177(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__178(_arch 11 0 178(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000056 55 2598          1514223498214 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514223498215 2017.12.25 18:38:18)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code 797a2b78792e286e73293c23217f2b7c2f7e7d7f7b)
	(_ent
		(_time 1514207303301)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 0 14(_ent (_inout((i 2))))))
				(_port (_int Y1 0 0 17(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 0 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 0 20(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch2 0 0 21(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch3 0 0 22(_ent (_out(_string \"0000"\)))))
				(_port (_int fx -1 0 23(_ent (_in((i 2))))))
				(_port (_int LE -1 0 24(_ent (_inout((i 2))))))
				(_port (_int CLK -1 0 25(_ent (_in))))
				(_port (_int CLR -1 0 26(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 55(_comp top)
		(_port
			((GATE)(GATE))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 0 33(_arch(_uni))))
		(_sig (_int CLR -1 0 34(_arch(_uni))))
		(_sig (_int GATE -1 0 35(_arch(_uni))))
		(_sig (_int CLK -1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 0 38(_arch(_uni))))
		(_sig (_int Y2 1 0 39(_arch(_uni))))
		(_sig (_int Y3 1 0 40(_arch(_uni))))
		(_sig (_int Ylatch1 1 0 41(_arch(_uni))))
		(_sig (_int Ylatch2 1 0 42(_arch(_uni))))
		(_sig (_int Ylatch3 1 0 43(_arch(_uni))))
		(_sig (_int LE -1 0 44(_arch(_uni))))
		(_sig (_int END_SIM -2 0 48(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 75(_prcs (_wait_for)(_trgt(1)(11)))))
			(fx_CLK(_arch 1 0 103(_prcs (_wait_for)(_trgt(0))(_read(11)))))
			(CLOCK_CLK(_arch 2 0 121(_prcs (_wait_for)(_trgt(3))(_read(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 629 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 146 (miernik_tb))
	(_version vd0)
	(_time 1514223498224 2017.12.25 18:38:18)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code 888a8a8685dedf9f8c899ad2dc8edd8e8b8e808dde)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 6321          1514223501045 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514223501046 2017.12.25 18:38:21)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 8584808bd6d3d192d083c3ded4828183d382858281)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__168(_arch 1 0 168(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__169(_arch 2 0 169(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__170(_arch 3 0 170(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__171(_arch 4 0 171(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__172(_arch 5 0 172(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__173(_arch 6 0 173(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__174(_arch 7 0 174(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__175(_arch 8 0 175(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__176(_arch 9 0 176(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__177(_arch 10 0 177(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__178(_arch 11 0 178(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000053 55 1244          1514223564727 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 0 19))
	(_version vd0)
	(_time 1514223564728 2017.12.25 18:39:24)
	(_source (\./../src/Dec_Counters.vhd\))
	(_parameters tan)
	(_code 4c4f194e1a1b1b5918425f164b4b494a194b484a49)
	(_ent
		(_time 1514220979892)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(1))(_sens(3)(4)(5)(0))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 2 -1)
)
I 000053 55 1299          1514223564780 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514223564781 2017.12.25 18:39:24)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code 7b782e7a2c2c2c6e2f2f68217c7c7e7d2e7c7f7d7e)
	(_ent
		(_time 1514221154906)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(2)(6))(_sens(4)(5)(0)(1)(6))(_dssslsensitivity 2))))
			(line__44(_arch 1 0 44(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 2 -1)
)
I 000046 55 1129          1514223564854 latch
(_unit VHDL (latch 0 6(latch 0 18))
	(_version vd0)
	(_time 1514223564855 2017.12.25 18:39:24)
	(_source (\./../src/latch.vhd\))
	(_parameters tan)
	(_code c9cacb9cc19f99dfc8ced193cbcfc8cecdcfcacfc1)
	(_ent
		(_time 1514216315457)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int laciek 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 0 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(4))(_sens(0)(3))(_read(1)))))
			(line__34(_arch 1 0 34(_assignment (_alias((Ylatch)(laciek)))(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 2 -1)
)
I 000056 55 2598          1514223564895 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514223564896 2017.12.25 18:39:24)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code f8fbfda8f9afa9eff2a8bda2a0feaafdaefffcfefa)
	(_ent
		(_time 1514207303301)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 0 14(_ent (_inout((i 2))))))
				(_port (_int Y1 0 0 17(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 0 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 0 20(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch2 0 0 21(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch3 0 0 22(_ent (_out(_string \"0000"\)))))
				(_port (_int fx -1 0 23(_ent (_in((i 2))))))
				(_port (_int LE -1 0 24(_ent (_inout((i 2))))))
				(_port (_int CLK -1 0 25(_ent (_in))))
				(_port (_int CLR -1 0 26(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 55(_comp top)
		(_port
			((GATE)(GATE))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 0 33(_arch(_uni))))
		(_sig (_int CLR -1 0 34(_arch(_uni))))
		(_sig (_int GATE -1 0 35(_arch(_uni))))
		(_sig (_int CLK -1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 0 38(_arch(_uni))))
		(_sig (_int Y2 1 0 39(_arch(_uni))))
		(_sig (_int Y3 1 0 40(_arch(_uni))))
		(_sig (_int Ylatch1 1 0 41(_arch(_uni))))
		(_sig (_int Ylatch2 1 0 42(_arch(_uni))))
		(_sig (_int Ylatch3 1 0 43(_arch(_uni))))
		(_sig (_int LE -1 0 44(_arch(_uni))))
		(_sig (_int END_SIM -2 0 48(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 75(_prcs (_wait_for)(_trgt(1)(11)))))
			(fx_CLK(_arch 1 0 103(_prcs (_wait_for)(_trgt(0))(_read(11)))))
			(CLOCK_CLK(_arch 2 0 121(_prcs (_wait_for)(_trgt(3))(_read(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 629 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 146 (miernik_tb))
	(_version vd0)
	(_time 1514223564908 2017.12.25 18:39:24)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code f8faada8f5aeafeffcf9eaa2acfeadfefbfef0fdae)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000048 55 1164          1514223564950 automat
(_unit VHDL (automat 0 6(automat 0 17))
	(_version vd0)
	(_time 1514223564951 2017.12.25 18:39:24)
	(_source (\./../src/automat.vhd\))
	(_parameters tan)
	(_code 27247422257177317374637d772023212620222023)
	(_ent
		(_time 1514222583207)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 0 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 0 20(_arch(_uni))))
		(_sig (_int laciek -1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(3)(4)(5))(_sens(2))(_read(3)))))
			(line__45(_arch 1 0 45(_assignment (_alias((LE)(laciek)))(_simpleassign BUF)(_trgt(1))(_sens(5)))))
			(line__47(_arch 2 0 47(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 3 -1)
)
I 000044 55 6321          1514223564991 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514223564992 2017.12.25 18:39:24)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 56540055060002410350100d075152500051565152)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__168(_arch 1 0 168(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__169(_arch 2 0 169(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__170(_arch 3 0 170(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__171(_arch 4 0 171(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__172(_arch 5 0 172(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__173(_arch 6 0 173(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__174(_arch 7 0 174(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__175(_arch 8 0 175(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__176(_arch 9 0 176(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__177(_arch 10 0 177(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__178(_arch 11 0 178(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000045 55 2090          1514223565032 Core
(_unit VHDL (core 0 6(core 1 24))
	(_version vd0)
	(_time 1514223565033 2017.12.25 18:39:25)
	(_source (\./../src/Core.vhd\(\./../src/Core/Core.vhd\)))
	(_parameters tan)
	(_code 75762474262323637573662f727277737073767323)
	(_ent
		(_time 1514120234932)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 14(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 15(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylatch 1 0 16(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 1 25(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 1 26(_arch(_uni(_string \"000"\)))))
		(_sig (_int laciek 2 1 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__30(_arch 0 1 30(_prcs (_trgt(10))(_sens(2)(9)(3)(10))(_dssslsensitivity 2))))
			(line__47(_arch 1 1 47(_prcs (_simple)(_trgt(3)(11))(_sens(9))(_read(11)))))
			(line__65(_arch 2 1 65(_assignment (_alias((Yx)(clka)))(_trgt(5))(_sens(11)))))
			(line__66(_arch 3 1 66(_assignment (_alias((Y)(Ylicznik)))(_trgt(7))(_sens(10)))))
			(line__70(_arch 4 1 70(_prcs (_simple)(_trgt(12))(_sens(4)(10))(_read(2)))))
			(line__78(_arch 5 1 78(_assignment (_alias((Ylatch)(laciek)))(_trgt(8))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 6 -1)
)
I 000056 55 2534          1514223565100 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1514223565101 2017.12.25 18:39:25)
	(_source (\./../src/Core_TB.vhd\(\./../src/Core/Core_TB.vhd\)))
	(_parameters tan)
	(_code c3c09296969595d5c1c6859896c5c1c5c0c595c4c1)
	(_ent
		(_time 1514080966610)
	)
	(_comp
		(Core
			(_object
				(_port (_int LE -1 1 14(_ent (_in))))
				(_port (_int Ylatch 0 1 15(_ent (_inout(_string \"0000"\)))))
				(_port (_int fx -1 1 16(_ent (_in))))
				(_port (_int fautomat -1 1 17(_ent (_in))))
				(_port (_int CLR -1 1 18(_ent (_in))))
				(_port (_int Yx 1 1 19(_ent (_inout(_string \"000"\)))))
				(_port (_int CE -1 1 20(_ent (_inout((i 2))))))
				(_port (_int Yautomat -1 1 21(_ent (_inout))))
				(_port (_int Y 0 1 22(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 1 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 51(_comp Core)
		(_port
			((LE)(LE))
			((Ylatch)(Ylatch))
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((Yx)(Yx))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
			(_port
				((fx)(fx))
				((fautomat)(fautomat))
				((CLR)(CLR))
				((CE)(CE))
				((LE)(LE))
				((Yx)(Yx))
				((Yautomat)(Yautomat))
				((Y)(Y))
				((Ylatch)(Ylatch))
				((CLK)(CLK))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 15(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int fx -1 1 32(_arch(_uni))))
		(_sig (_int fautomat -1 1 33(_arch(_uni))))
		(_sig (_int CLR -1 1 34(_arch(_uni))))
		(_sig (_int CE -1 1 35(_arch(_uni))))
		(_sig (_int Yautomat -1 1 36(_arch(_uni))))
		(_sig (_int CLK -1 1 37(_arch(_uni))))
		(_sig (_int LE -1 1 38(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 40(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 2 1 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 1 41(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Yx 3 1 41(_arch(_uni))))
		(_sig (_int Ylatch 2 1 42(_arch(_uni))))
		(_sig (_int END_SIM -2 1 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 69(_prcs (_wait_for)(_trgt(2)(6)(10)))))
			(CLOCK_CLK(_arch 1 1 90(_prcs (_wait_for)(_trgt(5))(_read(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 610 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 115 (core_tb))
	(_version vd0)
	(_time 1514223565111 2017.12.25 18:39:25)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code c3c19596c59594d4c7c2d19997c596c5c0c5cbc695)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
				(_port
					((fx)(fx))
					((fautomat)(fautomat))
					((CLR)(CLR))
					((CE)(CE))
					((LE)(LE))
					((Yx)(Yx))
					((Yautomat)(Yautomat))
					((Y)(Y))
					((Ylatch)(Ylatch))
					((CLK)(CLK))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 6321          1514223567257 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514223567258 2017.12.25 18:39:27)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 30313035666664276536766b613734366637303734)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__168(_arch 1 0 168(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__169(_arch 2 0 169(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__170(_arch 3 0 170(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__171(_arch 4 0 171(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__172(_arch 5 0 172(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__173(_arch 6 0 173(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__174(_arch 7 0 174(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__175(_arch 8 0 175(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__176(_arch 9 0 176(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__177(_arch 10 0 177(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__178(_arch 11 0 178(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000053 55 1258          1514223662775 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 0 19))
	(_version vd0)
	(_time 1514223662776 2017.12.25 18:41:02)
	(_source (\./../src/Dec_Counters.vhd\))
	(_parameters tan)
	(_code 4b1946491c1c1c5e1f1f58114c4c4e4d1e4c4f4d4e)
	(_ent
		(_time 1514220979892)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(1))(_sens(3)(4)(5)(0))(_dssslsensitivity 2))))
			(line__44(_arch 1 0 44(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 2 -1)
)
I 000053 55 1299          1514223662838 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514223662839 2017.12.25 18:41:02)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code 8ad88784dedddd9fdede99d08d8d8f8cdf8d8e8c8f)
	(_ent
		(_time 1514221154906)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(2)(6))(_sens(4)(5)(0)(1)(6))(_dssslsensitivity 2))))
			(line__44(_arch 1 0 44(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 2 -1)
)
I 000046 55 1129          1514223662911 latch
(_unit VHDL (latch 0 6(latch 0 18))
	(_version vd0)
	(_time 1514223662912 2017.12.25 18:41:02)
	(_source (\./../src/latch.vhd\))
	(_parameters tan)
	(_code c89a929dc19e98dec9cfd092cacec9cfcccecbcec0)
	(_ent
		(_time 1514216315457)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int laciek 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 0 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(4))(_sens(0)(3))(_read(1)))))
			(line__34(_arch 1 0 34(_assignment (_alias((Ylatch)(laciek)))(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 2 -1)
)
I 000056 55 2598          1514223662954 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514223662955 2017.12.25 18:41:02)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code f7a5aaa7f9a0a6e0fda7b2adaff1a5f2a1f0f3f1f5)
	(_ent
		(_time 1514207303301)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 0 14(_ent (_inout((i 2))))))
				(_port (_int Y1 0 0 17(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 0 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 0 20(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch2 0 0 21(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch3 0 0 22(_ent (_out(_string \"0000"\)))))
				(_port (_int fx -1 0 23(_ent (_in((i 2))))))
				(_port (_int LE -1 0 24(_ent (_inout((i 2))))))
				(_port (_int CLK -1 0 25(_ent (_in))))
				(_port (_int CLR -1 0 26(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 55(_comp top)
		(_port
			((GATE)(GATE))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 0 33(_arch(_uni))))
		(_sig (_int CLR -1 0 34(_arch(_uni))))
		(_sig (_int GATE -1 0 35(_arch(_uni))))
		(_sig (_int CLK -1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 0 38(_arch(_uni))))
		(_sig (_int Y2 1 0 39(_arch(_uni))))
		(_sig (_int Y3 1 0 40(_arch(_uni))))
		(_sig (_int Ylatch1 1 0 41(_arch(_uni))))
		(_sig (_int Ylatch2 1 0 42(_arch(_uni))))
		(_sig (_int Ylatch3 1 0 43(_arch(_uni))))
		(_sig (_int LE -1 0 44(_arch(_uni))))
		(_sig (_int END_SIM -2 0 48(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 75(_prcs (_wait_for)(_trgt(1)(11)))))
			(fx_CLK(_arch 1 0 103(_prcs (_wait_for)(_trgt(0))(_read(11)))))
			(CLOCK_CLK(_arch 2 0 121(_prcs (_wait_for)(_trgt(3))(_read(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 629 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 146 (miernik_tb))
	(_version vd0)
	(_time 1514223662967 2017.12.25 18:41:02)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code 07545201055150100306155d5301520104010f0251)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000048 55 1164          1514223663010 automat
(_unit VHDL (automat 0 6(automat 0 17))
	(_version vd0)
	(_time 1514223663011 2017.12.25 18:41:03)
	(_source (\./../src/automat.vhd\))
	(_parameters tan)
	(_code 36646632356066206265726c663132303731333132)
	(_ent
		(_time 1514222583207)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 0 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 0 20(_arch(_uni))))
		(_sig (_int laciek -1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(3)(4)(5))(_sens(2))(_read(3)))))
			(line__45(_arch 1 0 45(_assignment (_alias((LE)(laciek)))(_simpleassign BUF)(_trgt(1))(_sens(5)))))
			(line__47(_arch 2 0 47(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 3 -1)
)
I 000044 55 6321          1514223663076 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514223663077 2017.12.25 18:41:03)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 74272175262220632172322f257370722273747370)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__168(_arch 1 0 168(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__169(_arch 2 0 169(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__170(_arch 3 0 170(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__171(_arch 4 0 171(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__172(_arch 5 0 172(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__173(_arch 6 0 173(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__174(_arch 7 0 174(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__175(_arch 8 0 175(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__176(_arch 9 0 176(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__177(_arch 10 0 177(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__178(_arch 11 0 178(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000045 55 2090          1514223663115 Core
(_unit VHDL (core 0 6(core 1 24))
	(_version vd0)
	(_time 1514223663116 2017.12.25 18:41:03)
	(_source (\./../src/Core.vhd\(\./../src/Core/Core.vhd\)))
	(_parameters tan)
	(_code a3f1f1f4f6f5f5b5a3a5b0f9a4a4a1a5a6a5a0a5f5)
	(_ent
		(_time 1514120234932)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 14(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 15(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylatch 1 0 16(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 1 25(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 1 26(_arch(_uni(_string \"000"\)))))
		(_sig (_int laciek 2 1 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__30(_arch 0 1 30(_prcs (_trgt(10))(_sens(2)(9)(3)(10))(_dssslsensitivity 2))))
			(line__47(_arch 1 1 47(_prcs (_simple)(_trgt(3)(11))(_sens(9))(_read(11)))))
			(line__65(_arch 2 1 65(_assignment (_alias((Yx)(clka)))(_trgt(5))(_sens(11)))))
			(line__66(_arch 3 1 66(_assignment (_alias((Y)(Ylicznik)))(_trgt(7))(_sens(10)))))
			(line__70(_arch 4 1 70(_prcs (_simple)(_trgt(12))(_sens(4)(10))(_read(2)))))
			(line__78(_arch 5 1 78(_assignment (_alias((Ylatch)(laciek)))(_trgt(8))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 6 -1)
)
I 000056 55 2534          1514223663156 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1514223663157 2017.12.25 18:41:03)
	(_source (\./../src/Core_TB.vhd\(\./../src/Core/Core_TB.vhd\)))
	(_parameters tan)
	(_code c2909097969494d4c0c7849997c4c0c4c1c494c5c0)
	(_ent
		(_time 1514080966610)
	)
	(_comp
		(Core
			(_object
				(_port (_int LE -1 1 14(_ent (_in))))
				(_port (_int Ylatch 0 1 15(_ent (_inout(_string \"0000"\)))))
				(_port (_int fx -1 1 16(_ent (_in))))
				(_port (_int fautomat -1 1 17(_ent (_in))))
				(_port (_int CLR -1 1 18(_ent (_in))))
				(_port (_int Yx 1 1 19(_ent (_inout(_string \"000"\)))))
				(_port (_int CE -1 1 20(_ent (_inout((i 2))))))
				(_port (_int Yautomat -1 1 21(_ent (_inout))))
				(_port (_int Y 0 1 22(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 1 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 51(_comp Core)
		(_port
			((LE)(LE))
			((Ylatch)(Ylatch))
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((Yx)(Yx))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
			(_port
				((fx)(fx))
				((fautomat)(fautomat))
				((CLR)(CLR))
				((CE)(CE))
				((LE)(LE))
				((Yx)(Yx))
				((Yautomat)(Yautomat))
				((Y)(Y))
				((Ylatch)(Ylatch))
				((CLK)(CLK))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 15(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int fx -1 1 32(_arch(_uni))))
		(_sig (_int fautomat -1 1 33(_arch(_uni))))
		(_sig (_int CLR -1 1 34(_arch(_uni))))
		(_sig (_int CE -1 1 35(_arch(_uni))))
		(_sig (_int Yautomat -1 1 36(_arch(_uni))))
		(_sig (_int CLK -1 1 37(_arch(_uni))))
		(_sig (_int LE -1 1 38(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 40(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 2 1 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 1 41(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Yx 3 1 41(_arch(_uni))))
		(_sig (_int Ylatch 2 1 42(_arch(_uni))))
		(_sig (_int END_SIM -2 1 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 69(_prcs (_wait_for)(_trgt(2)(6)(10)))))
			(CLOCK_CLK(_arch 1 1 90(_prcs (_wait_for)(_trgt(5))(_read(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 610 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 115 (core_tb))
	(_version vd0)
	(_time 1514223663167 2017.12.25 18:41:03)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code d2818780d58485c5d6d3c08886d487d4d1d4dad784)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
				(_port
					((fx)(fx))
					((fautomat)(fautomat))
					((CLR)(CLR))
					((CE)(CE))
					((LE)(LE))
					((Yx)(Yx))
					((Yautomat)(Yautomat))
					((Y)(Y))
					((Ylatch)(Ylatch))
					((CLK)(CLK))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000053 55 1313          1514223680894 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514223680895 2017.12.25 18:41:20)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code 090d0d0f055e5e1c5d5a1a530e0e0c0f5c0e0d0f0c)
	(_ent
		(_time 1514221154906)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(6)(2))(_sens(4)(5)(6)(0)(1))(_dssslsensitivity 2))))
			(line__47(_arch 1 0 47(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 2 -1)
)
I 000053 55 1313          1514223689437 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514223689438 2017.12.25 18:41:29)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code 6b696e6b3c3c3c7e3f3878316c6c6e6d3e6c6f6d6e)
	(_ent
		(_time 1514221154906)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(6)(2))(_sens(4)(5)(6)(0)(1))(_dssslsensitivity 2))))
			(line__47(_arch 1 0 47(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 2 -1)
)
I 000044 55 6321          1514223691544 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514223691545 2017.12.25 18:41:31)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code a9aaa4fef6fffdbefcafeff2f8aeadafffaea9aead)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__168(_arch 1 0 168(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__169(_arch 2 0 169(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__170(_arch 3 0 170(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__171(_arch 4 0 171(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__172(_arch 5 0 172(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__173(_arch 6 0 173(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__174(_arch 7 0 174(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__175(_arch 8 0 175(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__176(_arch 9 0 176(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__177(_arch 10 0 177(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__178(_arch 11 0 178(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000053 55 1258          1514223916238 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 0 19))
	(_version vd0)
	(_time 1514223916239 2017.12.25 18:45:16)
	(_source (\./../src/Dec_Counters.vhd\))
	(_parameters tan)
	(_code 580c5b5b550f0f4d0c0c4b025f5f5d5e0d5f5c5e5d)
	(_ent
		(_time 1514220979892)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(1))(_sens(3)(4)(5)(0))(_dssslsensitivity 2))))
			(line__44(_arch 1 0 44(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 2 -1)
)
I 000053 55 1369          1514223934084 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 0 19))
	(_version vd0)
	(_time 1514223934085 2017.12.25 18:45:34)
	(_source (\./../src/Dec_Counters.vhd\))
	(_parameters tan)
	(_code 1c4c4c1b4a4b4b0948480f461b1b191a491b181a19)
	(_ent
		(_time 1514220979892)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(6))(_sens(3)(4)(5)(0))(_dssslsensitivity 2))))
			(line__44(_arch 1 0 44(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__45(_arch 2 0 45(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
I 000053 55 1313          1514223934145 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514223934146 2017.12.25 18:45:34)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code 5a0a0a590e0d0d4f0e0a49005d5d5f5c0f5d5e5c5f)
	(_ent
		(_time 1514221154906)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(2)(6))(_sens(4)(5)(0)(1)(6))(_dssslsensitivity 2))))
			(line__48(_arch 1 0 48(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 2 -1)
)
I 000046 55 1129          1514223934197 latch
(_unit VHDL (latch 0 6(latch 0 18))
	(_version vd0)
	(_time 1514223934198 2017.12.25 18:45:34)
	(_source (\./../src/latch.vhd\))
	(_parameters tan)
	(_code 89d98e8781dfd99f888e91d38b8f888e8d8f8a8f81)
	(_ent
		(_time 1514216315457)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int laciek 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 0 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(4))(_sens(0)(3))(_read(1)))))
			(line__34(_arch 1 0 34(_assignment (_alias((Ylatch)(laciek)))(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 2 -1)
)
I 000056 55 2598          1514223934241 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514223934242 2017.12.25 18:45:34)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code b8e8b8ecb9efe9afb2e8fde2e0beeabdeebfbcbeba)
	(_ent
		(_time 1514207303301)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 0 14(_ent (_inout((i 2))))))
				(_port (_int Y1 0 0 17(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 0 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 0 20(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch2 0 0 21(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch3 0 0 22(_ent (_out(_string \"0000"\)))))
				(_port (_int fx -1 0 23(_ent (_in((i 2))))))
				(_port (_int LE -1 0 24(_ent (_inout((i 2))))))
				(_port (_int CLK -1 0 25(_ent (_in))))
				(_port (_int CLR -1 0 26(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 55(_comp top)
		(_port
			((GATE)(GATE))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 0 33(_arch(_uni))))
		(_sig (_int CLR -1 0 34(_arch(_uni))))
		(_sig (_int GATE -1 0 35(_arch(_uni))))
		(_sig (_int CLK -1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 0 38(_arch(_uni))))
		(_sig (_int Y2 1 0 39(_arch(_uni))))
		(_sig (_int Y3 1 0 40(_arch(_uni))))
		(_sig (_int Ylatch1 1 0 41(_arch(_uni))))
		(_sig (_int Ylatch2 1 0 42(_arch(_uni))))
		(_sig (_int Ylatch3 1 0 43(_arch(_uni))))
		(_sig (_int LE -1 0 44(_arch(_uni))))
		(_sig (_int END_SIM -2 0 48(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 75(_prcs (_wait_for)(_trgt(1)(11)))))
			(fx_CLK(_arch 1 0 103(_prcs (_wait_for)(_trgt(0))(_read(11)))))
			(CLOCK_CLK(_arch 2 0 121(_prcs (_wait_for)(_trgt(3))(_read(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 629 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 146 (miernik_tb))
	(_version vd0)
	(_time 1514223934254 2017.12.25 18:45:34)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code b8e9e8ecb5eeefafbcb9aae2ecbeedbebbbeb0bdee)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000048 55 1164          1514223934293 automat
(_unit VHDL (automat 0 6(automat 0 17))
	(_version vd0)
	(_time 1514223934294 2017.12.25 18:45:34)
	(_source (\./../src/automat.vhd\))
	(_parameters tan)
	(_code e7b7b2b5e5b1b7f1b3b4a3bdb7e0e3e1e6e0e2e0e3)
	(_ent
		(_time 1514222583207)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 0 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 0 20(_arch(_uni))))
		(_sig (_int laciek -1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(3)(4)(5))(_sens(2))(_read(3)))))
			(line__45(_arch 1 0 45(_assignment (_alias((LE)(laciek)))(_simpleassign BUF)(_trgt(1))(_sens(5)))))
			(line__47(_arch 2 0 47(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 3 -1)
)
I 000044 55 6321          1514223934337 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514223934338 2017.12.25 18:45:34)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 16474711464042014310504d471112104011161112)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__168(_arch 1 0 168(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__169(_arch 2 0 169(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__170(_arch 3 0 170(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__171(_arch 4 0 171(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__172(_arch 5 0 172(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__173(_arch 6 0 173(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__174(_arch 7 0 174(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__175(_arch 8 0 175(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__176(_arch 9 0 176(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__177(_arch 10 0 177(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__178(_arch 11 0 178(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000045 55 2090          1514223934376 Core
(_unit VHDL (core 0 6(core 1 24))
	(_version vd0)
	(_time 1514223934377 2017.12.25 18:45:34)
	(_source (\./../src/Core.vhd\(\./../src/Core/Core.vhd\)))
	(_parameters tan)
	(_code 35656330666363233533266f323237333033363363)
	(_ent
		(_time 1514120234932)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 14(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 15(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylatch 1 0 16(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 1 25(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 1 26(_arch(_uni(_string \"000"\)))))
		(_sig (_int laciek 2 1 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__30(_arch 0 1 30(_prcs (_trgt(10))(_sens(2)(9)(3)(10))(_dssslsensitivity 2))))
			(line__47(_arch 1 1 47(_prcs (_simple)(_trgt(3)(11))(_sens(9))(_read(11)))))
			(line__65(_arch 2 1 65(_assignment (_alias((Yx)(clka)))(_trgt(5))(_sens(11)))))
			(line__66(_arch 3 1 66(_assignment (_alias((Y)(Ylicznik)))(_trgt(7))(_sens(10)))))
			(line__70(_arch 4 1 70(_prcs (_simple)(_trgt(12))(_sens(4)(10))(_read(2)))))
			(line__78(_arch 5 1 78(_assignment (_alias((Ylatch)(laciek)))(_trgt(8))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 6 -1)
)
I 000056 55 2534          1514223934421 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1514223934422 2017.12.25 18:45:34)
	(_source (\./../src/Core_TB.vhd\(\./../src/Core/Core_TB.vhd\)))
	(_parameters tan)
	(_code 64343264363232726661223f316266626762326366)
	(_ent
		(_time 1514080966610)
	)
	(_comp
		(Core
			(_object
				(_port (_int LE -1 1 14(_ent (_in))))
				(_port (_int Ylatch 0 1 15(_ent (_inout(_string \"0000"\)))))
				(_port (_int fx -1 1 16(_ent (_in))))
				(_port (_int fautomat -1 1 17(_ent (_in))))
				(_port (_int CLR -1 1 18(_ent (_in))))
				(_port (_int Yx 1 1 19(_ent (_inout(_string \"000"\)))))
				(_port (_int CE -1 1 20(_ent (_inout((i 2))))))
				(_port (_int Yautomat -1 1 21(_ent (_inout))))
				(_port (_int Y 0 1 22(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 1 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 51(_comp Core)
		(_port
			((LE)(LE))
			((Ylatch)(Ylatch))
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((Yx)(Yx))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
			(_port
				((fx)(fx))
				((fautomat)(fautomat))
				((CLR)(CLR))
				((CE)(CE))
				((LE)(LE))
				((Yx)(Yx))
				((Yautomat)(Yautomat))
				((Y)(Y))
				((Ylatch)(Ylatch))
				((CLK)(CLK))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 15(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int fx -1 1 32(_arch(_uni))))
		(_sig (_int fautomat -1 1 33(_arch(_uni))))
		(_sig (_int CLR -1 1 34(_arch(_uni))))
		(_sig (_int CE -1 1 35(_arch(_uni))))
		(_sig (_int Yautomat -1 1 36(_arch(_uni))))
		(_sig (_int CLK -1 1 37(_arch(_uni))))
		(_sig (_int LE -1 1 38(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 40(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 2 1 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 1 41(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Yx 3 1 41(_arch(_uni))))
		(_sig (_int Ylatch 2 1 42(_arch(_uni))))
		(_sig (_int END_SIM -2 1 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 69(_prcs (_wait_for)(_trgt(2)(6)(10)))))
			(CLOCK_CLK(_arch 1 1 90(_prcs (_wait_for)(_trgt(5))(_read(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 610 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 115 (core_tb))
	(_version vd0)
	(_time 1514223934433 2017.12.25 18:45:34)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code 7322227275252464777261292775267570757b7625)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
				(_port
					((fx)(fx))
					((fautomat)(fautomat))
					((CLR)(CLR))
					((CE)(CE))
					((LE)(LE))
					((Yx)(Yx))
					((Yautomat)(Yautomat))
					((Y)(Y))
					((Ylatch)(Ylatch))
					((CLK)(CLK))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 6321          1514223936427 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514223936428 2017.12.25 18:45:36)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 434441411615175416450518124447451544434447)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__168(_arch 1 0 168(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__169(_arch 2 0 169(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__170(_arch 3 0 170(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__171(_arch 4 0 171(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__172(_arch 5 0 172(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__173(_arch 6 0 173(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__174(_arch 7 0 174(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__175(_arch 8 0 175(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__176(_arch 9 0 176(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__177(_arch 10 0 177(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__178(_arch 11 0 178(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000053 55 1369          1514224152483 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 0 19))
	(_version vd0)
	(_time 1514224152484 2017.12.25 18:49:12)
	(_source (\./../src/Dec_Counters.vhd\))
	(_parameters tan)
	(_code 323134373565652766672168353537346735363437)
	(_ent
		(_time 1514220979892)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(6))(_sens(3)(4)(5)(0))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__46(_arch 2 0 46(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
I 000053 55 1313          1514224152558 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514224152559 2017.12.25 18:49:12)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code 8083868e85d7d795d4d093da87878586d587848685)
	(_ent
		(_time 1514221154906)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(6)(2))(_sens(4)(5)(6)(0)(1))(_dssslsensitivity 2))))
			(line__48(_arch 1 0 48(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 2 -1)
)
I 000046 55 1129          1514224152634 latch
(_unit VHDL (latch 0 6(latch 0 18))
	(_version vd0)
	(_time 1514224152635 2017.12.25 18:49:12)
	(_source (\./../src/latch.vhd\))
	(_parameters tan)
	(_code cfcc9e9a98999fd9cec8d795cdc9cec8cbc9ccc9c7)
	(_ent
		(_time 1514216315457)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int laciek 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 0 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(4))(_sens(0)(3))(_read(1)))))
			(line__34(_arch 1 0 34(_assignment (_alias((Ylatch)(laciek)))(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 2 -1)
)
I 000056 55 2598          1514224152674 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514224152675 2017.12.25 18:49:12)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code eeedb8bdb2b9bff9e4beabb4b6e8bcebb8e9eae8ec)
	(_ent
		(_time 1514207303301)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 0 14(_ent (_inout((i 2))))))
				(_port (_int Y1 0 0 17(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 0 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 0 20(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch2 0 0 21(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch3 0 0 22(_ent (_out(_string \"0000"\)))))
				(_port (_int fx -1 0 23(_ent (_in((i 2))))))
				(_port (_int LE -1 0 24(_ent (_inout((i 2))))))
				(_port (_int CLK -1 0 25(_ent (_in))))
				(_port (_int CLR -1 0 26(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 55(_comp top)
		(_port
			((GATE)(GATE))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 0 33(_arch(_uni))))
		(_sig (_int CLR -1 0 34(_arch(_uni))))
		(_sig (_int GATE -1 0 35(_arch(_uni))))
		(_sig (_int CLK -1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 0 38(_arch(_uni))))
		(_sig (_int Y2 1 0 39(_arch(_uni))))
		(_sig (_int Y3 1 0 40(_arch(_uni))))
		(_sig (_int Ylatch1 1 0 41(_arch(_uni))))
		(_sig (_int Ylatch2 1 0 42(_arch(_uni))))
		(_sig (_int Ylatch3 1 0 43(_arch(_uni))))
		(_sig (_int LE -1 0 44(_arch(_uni))))
		(_sig (_int END_SIM -2 0 48(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 75(_prcs (_wait_for)(_trgt(1)(11)))))
			(fx_CLK(_arch 1 0 103(_prcs (_wait_for)(_trgt(0))(_read(11)))))
			(CLOCK_CLK(_arch 2 0 121(_prcs (_wait_for)(_trgt(3))(_read(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 629 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 146 (miernik_tb))
	(_version vd0)
	(_time 1514224152682 2017.12.25 18:49:12)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code fdfffbadacabaaeaf9fcefa7a9fba8fbfefbf5f8ab)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000048 55 1164          1514224152722 automat
(_unit VHDL (automat 0 6(automat 0 17))
	(_version vd0)
	(_time 1514224152723 2017.12.25 18:49:12)
	(_source (\./../src/automat.vhd\))
	(_parameters tan)
	(_code 1d1e1f1b4c4b4d0b494e59474d1a191b1c1a181a19)
	(_ent
		(_time 1514222583207)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 0 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 0 20(_arch(_uni))))
		(_sig (_int laciek -1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(3)(4)(5))(_sens(2))(_read(3)))))
			(line__45(_arch 1 0 45(_assignment (_alias((LE)(laciek)))(_simpleassign BUF)(_trgt(1))(_sens(5)))))
			(line__47(_arch 2 0 47(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 3 -1)
)
I 000044 55 6321          1514224152768 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514224152769 2017.12.25 18:49:12)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 4c4e4b4e491a185b194a0a171d4b484a1a4b4c4b48)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__168(_arch 1 0 168(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__169(_arch 2 0 169(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__170(_arch 3 0 170(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__171(_arch 4 0 171(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__172(_arch 5 0 172(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__173(_arch 6 0 173(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__174(_arch 7 0 174(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__175(_arch 8 0 175(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__176(_arch 9 0 176(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__177(_arch 10 0 177(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__178(_arch 11 0 178(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000045 55 2090          1514224152810 Core
(_unit VHDL (core 0 6(core 1 24))
	(_version vd0)
	(_time 1514224152811 2017.12.25 18:49:12)
	(_source (\./../src/Core.vhd\(\./../src/Core/Core.vhd\)))
	(_parameters tan)
	(_code 7a797a7b7d2c2c6c7a7c69207d7d787c7f7c797c2c)
	(_ent
		(_time 1514120234932)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 14(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 15(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylatch 1 0 16(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 1 25(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 1 26(_arch(_uni(_string \"000"\)))))
		(_sig (_int laciek 2 1 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__30(_arch 0 1 30(_prcs (_trgt(10))(_sens(2)(9)(10)(3))(_dssslsensitivity 2))))
			(line__47(_arch 1 1 47(_prcs (_simple)(_trgt(11)(3))(_sens(9))(_read(11)))))
			(line__65(_arch 2 1 65(_assignment (_alias((Yx)(clka)))(_trgt(5))(_sens(11)))))
			(line__66(_arch 3 1 66(_assignment (_alias((Y)(Ylicznik)))(_trgt(7))(_sens(10)))))
			(line__70(_arch 4 1 70(_prcs (_simple)(_trgt(12))(_sens(10)(4))(_read(2)))))
			(line__78(_arch 5 1 78(_assignment (_alias((Ylatch)(laciek)))(_trgt(8))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 6 -1)
)
I 000056 55 2534          1514224152876 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1514224152877 2017.12.25 18:49:12)
	(_source (\./../src/Core_TB.vhd\(\./../src/Core/Core_TB.vhd\)))
	(_parameters tan)
	(_code b9bab9ede6efefafbbbcffe2ecbfbbbfbabfefbebb)
	(_ent
		(_time 1514080966610)
	)
	(_comp
		(Core
			(_object
				(_port (_int LE -1 1 14(_ent (_in))))
				(_port (_int Ylatch 0 1 15(_ent (_inout(_string \"0000"\)))))
				(_port (_int fx -1 1 16(_ent (_in))))
				(_port (_int fautomat -1 1 17(_ent (_in))))
				(_port (_int CLR -1 1 18(_ent (_in))))
				(_port (_int Yx 1 1 19(_ent (_inout(_string \"000"\)))))
				(_port (_int CE -1 1 20(_ent (_inout((i 2))))))
				(_port (_int Yautomat -1 1 21(_ent (_inout))))
				(_port (_int Y 0 1 22(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 1 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 51(_comp Core)
		(_port
			((LE)(LE))
			((Ylatch)(Ylatch))
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((Yx)(Yx))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
			(_port
				((fx)(fx))
				((fautomat)(fautomat))
				((CLR)(CLR))
				((CE)(CE))
				((LE)(LE))
				((Yx)(Yx))
				((Yautomat)(Yautomat))
				((Y)(Y))
				((Ylatch)(Ylatch))
				((CLK)(CLK))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 15(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int fx -1 1 32(_arch(_uni))))
		(_sig (_int fautomat -1 1 33(_arch(_uni))))
		(_sig (_int CLR -1 1 34(_arch(_uni))))
		(_sig (_int CE -1 1 35(_arch(_uni))))
		(_sig (_int Yautomat -1 1 36(_arch(_uni))))
		(_sig (_int CLK -1 1 37(_arch(_uni))))
		(_sig (_int LE -1 1 38(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 40(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 2 1 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 1 41(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Yx 3 1 41(_arch(_uni))))
		(_sig (_int Ylatch 2 1 42(_arch(_uni))))
		(_sig (_int END_SIM -2 1 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 69(_prcs (_wait_for)(_trgt(2)(6)(10)))))
			(CLOCK_CLK(_arch 1 1 90(_prcs (_wait_for)(_trgt(5))(_read(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 610 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 115 (core_tb))
	(_version vd0)
	(_time 1514224152883 2017.12.25 18:49:12)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code c9cbce9cc59f9edecdc8db939dcf9ccfcacfc1cc9f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
				(_port
					((fx)(fx))
					((fautomat)(fautomat))
					((CLR)(CLR))
					((CE)(CE))
					((LE)(LE))
					((Yx)(Yx))
					((Yautomat)(Yautomat))
					((Y)(Y))
					((Ylatch)(Ylatch))
					((CLK)(CLK))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 6321          1514224155358 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514224155359 2017.12.25 18:49:15)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 6d6f3d6d6f3b397a386b2b363c6a696b3b6a6d6a69)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__168(_arch 1 0 168(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__169(_arch 2 0 169(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__170(_arch 3 0 170(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__171(_arch 4 0 171(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__172(_arch 5 0 172(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__173(_arch 6 0 173(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__174(_arch 7 0 174(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__175(_arch 8 0 175(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__176(_arch 9 0 176(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__177(_arch 10 0 177(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__178(_arch 11 0 178(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000053 55 1336          1514224241013 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514224241014 2017.12.25 18:50:41)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code 06515100055151135256155c010103005301020003)
	(_ent
		(_time 1514221154906)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2)))(_event))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2)))(_event))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(6)(2))(_sens(0)(1)(5)(6))(_dssslsensitivity 3)(_read(4)))))
			(line__48(_arch 1 0 48(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 2 -1)
)
I 000044 55 6321          1514224246315 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514224246316 2017.12.25 18:50:46)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code b6e2b2e2e6e0e2a1e3b0f0ede7b1b2b0e0b1b6b1b2)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__168(_arch 1 0 168(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__169(_arch 2 0 169(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__170(_arch 3 0 170(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__171(_arch 4 0 171(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__172(_arch 5 0 172(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__173(_arch 6 0 173(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__174(_arch 7 0 174(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__175(_arch 8 0 175(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__176(_arch 9 0 176(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__177(_arch 10 0 177(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__178(_arch 11 0 178(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000053 55 1321          1514224413750 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514224413751 2017.12.25 18:53:33)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code c4c69591c59393d19094d79ec3c3c1c291c3c0c2c1)
	(_ent
		(_time 1514221154906)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2)))(_event))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(6)(2))(_sens(4)(5)(6)(0)(1))(_dssslsensitivity 2))))
			(line__48(_arch 1 0 48(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 2 -1)
)
I 000044 55 6321          1514224416029 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514224416030 2017.12.25 18:53:36)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code adafaefaaffbf9baf8abebf6fcaaa9abfbaaadaaa9)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__168(_arch 1 0 168(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__169(_arch 2 0 169(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__170(_arch 3 0 170(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__171(_arch 4 0 171(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__172(_arch 5 0 172(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__173(_arch 6 0 173(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__174(_arch 7 0 174(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__175(_arch 8 0 175(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__176(_arch 9 0 176(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__177(_arch 10 0 177(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__178(_arch 11 0 178(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000053 55 1313          1514224485045 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514224485046 2017.12.25 18:54:45)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code 45454447451212501115561f424240431042414340)
	(_ent
		(_time 1514221154906)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(6)(2))(_sens(4)(5)(6)(0)(1))(_dssslsensitivity 2))))
			(line__48(_arch 1 0 48(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 2 -1)
)
I 000044 55 6321          1514224489555 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514224489556 2017.12.25 18:54:49)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code e8e8eabbb6bebcffbdeeaeb3b9efeceebeefe8efec)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__168(_arch 1 0 168(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__169(_arch 2 0 169(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__170(_arch 3 0 170(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__171(_arch 4 0 171(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__172(_arch 5 0 172(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__173(_arch 6 0 173(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__174(_arch 7 0 174(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__175(_arch 8 0 175(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__176(_arch 9 0 176(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__177(_arch 10 0 177(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__178(_arch 11 0 178(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000044 55 6321          1514224747364 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514224747365 2017.12.25 18:59:07)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code fdfcfcadffaba9eaa8fbbba6acfaf9fbabfafdfaf9)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__168(_arch 1 0 168(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__169(_arch 2 0 169(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__170(_arch 3 0 170(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__171(_arch 4 0 171(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__172(_arch 5 0 172(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__173(_arch 6 0 173(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__174(_arch 7 0 174(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__175(_arch 8 0 175(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__176(_arch 9 0 176(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__177(_arch 10 0 177(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__178(_arch 11 0 178(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000053 55 1414          1514224952676 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 21))
	(_version vd0)
	(_time 1514224952677 2017.12.25 19:02:32)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code fdf3feadacaaaae8a8fbeea7fafaf8fba8faf9fbf8)
	(_ent
		(_time 1514224952671)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int a -2 0 13(_ent(_in((i 0))))))
		(_port (_int CLR -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 22(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 23(_arch(_uni((i 2))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_trgt(7)(2))(_sens(4)(6)(7)(0)(1))(_dssslsensitivity 2))))
			(line__49(_arch 1 0 49(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 2 -1)
)
I 000053 55 1422          1514225078073 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514225078074 2017.12.25 19:04:38)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code cccdc9999a9b9bd999cbdf96cbcbc9ca99cbc8cac9)
	(_ent
		(_time 1514225067430)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 0))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_trgt(6)(8)(2))(_sens(4)(5)(6)(0)(1))(_dssslsensitivity 2))))
			(line__50(_arch 1 0 50(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 2 -1)
)
I 000053 55 1425          1514225113975 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514225113976 2017.12.25 19:05:13)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code 0e5e5f085e59591b5b0b1d5409090b085b090a080b)
	(_ent
		(_time 1514225067430)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 0))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_trgt(6)(8)(2))(_sens(4)(5)(6)(8)(0)(1))(_dssslsensitivity 2))))
			(line__52(_arch 1 0 52(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 2 -1)
)
I 000044 55 6321          1514225116322 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514225116323 2017.12.25 19:05:16)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 36313533666062216330706d673132306031363132)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__168(_arch 1 0 168(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__169(_arch 2 0 169(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__170(_arch 3 0 170(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__171(_arch 4 0 171(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__172(_arch 5 0 172(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__173(_arch 6 0 173(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__174(_arch 7 0 174(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__175(_arch 8 0 175(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__176(_arch 9 0 176(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__177(_arch 10 0 177(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__178(_arch 11 0 178(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000044 55 6321          1514225185528 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514225185529 2017.12.25 19:06:25)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 898f8887d6dfdd9edc8fcfd2d88e8d8fdf8e898e8d)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__168(_arch 1 0 168(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__169(_arch 2 0 169(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__170(_arch 3 0 170(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__171(_arch 4 0 171(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__172(_arch 5 0 172(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__173(_arch 6 0 173(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__174(_arch 7 0 174(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__175(_arch 8 0 175(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__176(_arch 9 0 176(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__177(_arch 10 0 177(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__178(_arch 11 0 178(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000053 55 1425          1514225190871 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514225190872 2017.12.25 19:06:30)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code 696d3c69653e3e7c3c6c7a336e6e6c6f3c6e6d6f6c)
	(_ent
		(_time 1514225067430)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 0))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_trgt(6)(8)(2))(_sens(4)(5)(6)(8)(0)(1))(_dssslsensitivity 2))))
			(line__52(_arch 1 0 52(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 2 -1)
)
I 000044 55 6321          1514225220814 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514225220815 2017.12.25 19:07:00)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 5a5408595d0c0e4d0f5c1c010b5d5e5c0c5d5a5d5e)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__168(_arch 1 0 168(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__169(_arch 2 0 169(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__170(_arch 3 0 170(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__171(_arch 4 0 171(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__172(_arch 5 0 172(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__173(_arch 6 0 173(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__174(_arch 7 0 174(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__175(_arch 8 0 175(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__176(_arch 9 0 176(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__177(_arch 10 0 177(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__178(_arch 11 0 178(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000053 55 1425          1514225222632 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514225222633 2017.12.25 19:07:02)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code 7f287d7e2c28286a2a7a6c2578787a792a787b797a)
	(_ent
		(_time 1514225067430)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 0))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_trgt(6)(8)(2))(_sens(4)(5)(6)(8)(0)(1))(_dssslsensitivity 2))))
			(line__52(_arch 1 0 52(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 2 -1)
)
I 000053 55 1412          1514225413007 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514225413008 2017.12.25 19:10:13)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code 26287722257171337323357c212123207321222023)
	(_ent
		(_time 1514225067430)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(6)(8)(2))(_sens(4)(5))(_read(6)(8)(0)(1)))))
			(line__52(_arch 1 0 52(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 2 -1)
)
I 000044 55 6321          1514225415322 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514225415323 2017.12.25 19:10:15)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 2e202d2a2d787a397b2868757f292a2878292e292a)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__168(_arch 1 0 168(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__169(_arch 2 0 169(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__170(_arch 3 0 170(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__171(_arch 4 0 171(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__172(_arch 5 0 172(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__173(_arch 6 0 173(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__174(_arch 7 0 174(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__175(_arch 8 0 175(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__176(_arch 9 0 176(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__177(_arch 10 0 177(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__178(_arch 11 0 178(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000044 55 6321          1514225431693 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514225431694 2017.12.25 19:10:31)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 25762621767371327023637e742221237322252221)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__168(_arch 1 0 168(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__169(_arch 2 0 169(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__170(_arch 3 0 170(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__171(_arch 4 0 171(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__172(_arch 5 0 172(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__173(_arch 6 0 173(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__174(_arch 7 0 174(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__175(_arch 8 0 175(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__176(_arch 9 0 176(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__177(_arch 10 0 177(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__178(_arch 11 0 178(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000053 55 1409          1514225433886 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514225433887 2017.12.25 19:10:33)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code b1e3e3e5b5e6e6a4e4b4a2ebb6b6b4b7e4b6b5b7b4)
	(_ent
		(_time 1514225067430)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(6)(8)(2))(_sens(4)(5))(_read(6)(0)(1)))))
			(line__52(_arch 1 0 52(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 2 -1)
)
I 000053 55 1398          1514225586869 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514225586870 2017.12.25 19:13:06)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code 494c484b451e1e5c1c4d5a134e4e4c4f1c4e4d4f4c)
	(_ent
		(_time 1514225067430)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(6)(8)(2))(_sens(4)(5))(_read(6)(8)(0)(1)))))
			(line__51(_arch 1 0 51(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 2 -1)
)
I 000044 55 6321          1514225589487 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514225589488 2017.12.25 19:13:09)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 7a7e287b7d2c2e6d2f7c3c212b7d7e7c2c7d7a7d7e)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__168(_arch 1 0 168(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__169(_arch 2 0 169(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__170(_arch 3 0 170(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__171(_arch 4 0 171(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__172(_arch 5 0 172(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__173(_arch 6 0 173(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__174(_arch 7 0 174(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__175(_arch 8 0 175(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__176(_arch 9 0 176(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__177(_arch 10 0 177(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__178(_arch 11 0 178(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000044 55 6321          1514225685542 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514225685543 2017.12.25 19:14:45)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code b9ecbbede6efedaeecbfffe2e8bebdbfefbeb9bebd)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__168(_arch 1 0 168(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__169(_arch 2 0 169(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__170(_arch 3 0 170(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__171(_arch 4 0 171(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__172(_arch 5 0 172(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__173(_arch 6 0 173(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__174(_arch 7 0 174(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__175(_arch 8 0 175(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__176(_arch 9 0 176(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__177(_arch 10 0 177(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__178(_arch 11 0 178(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000053 55 1509          1514225687469 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514225687470 2017.12.25 19:14:47)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code 3b6f6a3e6c6c6c2e6e3f28613c3c3e3d6e3c3f3d3e)
	(_ent
		(_time 1514225067430)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(6)(7)(8))(_sens(4)(5))(_read(6)(8)(0)(1)))))
			(line__51(_arch 1 0 51(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__52(_arch 2 0 52(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(2))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 3 -1)
)
I 000053 55 1509          1514225760759 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514225760760 2017.12.25 19:16:00)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code 8cdedb82dadbdb99d9889fd68b8b898ad98b888a89)
	(_ent
		(_time 1514225067430)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(6)(7)(8))(_sens(4)(5))(_read(6)(8)(0)(1)))))
			(line__51(_arch 1 0 51(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__52(_arch 2 0 52(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(2))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 3 -1)
)
I 000044 55 6321          1514225762536 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514225762537 2017.12.25 19:16:02)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 81d3868fd6d7d596d487c7dad0868587d786818685)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__168(_arch 1 0 168(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__169(_arch 2 0 169(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__170(_arch 3 0 170(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__171(_arch 4 0 171(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__172(_arch 5 0 172(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__173(_arch 6 0 173(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__174(_arch 7 0 174(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__175(_arch 8 0 175(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__176(_arch 9 0 176(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__177(_arch 10 0 177(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__178(_arch 11 0 178(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000053 55 1509          1514225806959 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514225806960 2017.12.25 19:16:46)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code 07080201055050125203145d000002015200030102)
	(_ent
		(_time 1514225067430)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(6)(7)(8))(_sens(4)(5))(_read(6)(8)(0)(1)))))
			(line__51(_arch 1 0 51(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__52(_arch 2 0 52(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(2))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 3 -1)
)
I 000044 55 6321          1514225814210 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514225814211 2017.12.25 19:16:54)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 590f095a060f0d4e0c5f1f02085e5d5f0f5e595e5d)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__168(_arch 1 0 168(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__169(_arch 2 0 169(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__170(_arch 3 0 170(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__171(_arch 4 0 171(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__172(_arch 5 0 172(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__173(_arch 6 0 173(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__174(_arch 7 0 174(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__175(_arch 8 0 175(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__176(_arch 9 0 176(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__177(_arch 10 0 177(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__178(_arch 11 0 178(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000044 55 6321          1514225918979 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514225918980 2017.12.25 19:18:38)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 96959499c6c0c281c390d0cdc7919290c091969192)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__168(_arch 1 0 168(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__169(_arch 2 0 169(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__170(_arch 3 0 170(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__171(_arch 4 0 171(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__172(_arch 5 0 172(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__173(_arch 6 0 173(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__174(_arch 7 0 174(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__175(_arch 8 0 175(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__176(_arch 9 0 176(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__177(_arch 10 0 177(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__178(_arch 11 0 178(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000053 55 1509          1514225920936 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514225920937 2017.12.25 19:18:40)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code 37356632356060226233246d303032316230333132)
	(_ent
		(_time 1514225067430)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(6)(7)(8))(_sens(4)(5))(_read(6)(8)(0)(1)))))
			(line__51(_arch 1 0 51(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__52(_arch 2 0 52(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(2))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 3 -1)
)
I 000044 55 6321          1514226931971 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514226931972 2017.12.25 19:35:31)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 8fdad9818fd9db98da89c9d4de888b89d9888f888b)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__168(_arch 1 0 168(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__169(_arch 2 0 169(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__170(_arch 3 0 170(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__171(_arch 4 0 171(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__172(_arch 5 0 172(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__173(_arch 6 0 173(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__174(_arch 7 0 174(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__175(_arch 8 0 175(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__176(_arch 9 0 176(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__177(_arch 10 0 177(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__178(_arch 11 0 178(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000053 55 1506          1514227064051 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514227064052 2017.12.25 19:37:44)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code 7d292f7c2c2a2a6828796e277a7a787b287a797b78)
	(_ent
		(_time 1514225067430)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(6)(7)(8))(_sens(4)(5))(_read(6)(0)(1)))))
			(line__51(_arch 1 0 51(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__52(_arch 2 0 52(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(2))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 3 -1)
)
I 000044 55 6321          1514227066337 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514227066338 2017.12.25 19:37:46)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 76227a77262022612370302d277172702071767172)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__168(_arch 1 0 168(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__169(_arch 2 0 169(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__170(_arch 3 0 170(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__171(_arch 4 0 171(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__172(_arch 5 0 172(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__173(_arch 6 0 173(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__174(_arch 7 0 174(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__175(_arch 8 0 175(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__176(_arch 9 0 176(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__177(_arch 10 0 177(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__178(_arch 11 0 178(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000044 55 6321          1514227155500 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514227155501 2017.12.25 19:39:15)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code babfbaeebdeceeadefbcfce1ebbdbebcecbdbabdbe)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__168(_arch 1 0 168(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__169(_arch 2 0 169(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__170(_arch 3 0 170(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__171(_arch 4 0 171(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__172(_arch 5 0 172(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__173(_arch 6 0 173(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__174(_arch 7 0 174(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__175(_arch 8 0 175(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__176(_arch 9 0 176(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__177(_arch 10 0 177(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__178(_arch 11 0 178(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000053 55 1506          1514227167743 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514227167744 2017.12.25 19:39:27)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code 9497949b95c3c381c19587ce93939192c193909291)
	(_ent
		(_time 1514225067430)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(6)(7)(8))(_sens(4)(5))(_read(6)(0)(1)))))
			(line__56(_arch 1 0 56(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__57(_arch 2 0 57(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(2))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 3 -1)
)
I 000044 55 6321          1514227169537 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514227169538 2017.12.25 19:39:29)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 999bcf96c6cfcd8ecc9fdfc2c89e9d9fcf9e999e9d)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__168(_arch 1 0 168(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__169(_arch 2 0 169(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__170(_arch 3 0 170(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__171(_arch 4 0 171(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__172(_arch 5 0 172(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__173(_arch 6 0 173(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__174(_arch 7 0 174(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__175(_arch 8 0 175(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__176(_arch 9 0 176(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__177(_arch 10 0 177(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__178(_arch 11 0 178(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000053 55 1506          1514227214725 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514227214726 2017.12.25 19:40:14)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code 1c1a4b1b4a4b4b0949130f461b1b191a491b181a19)
	(_ent
		(_time 1514225067430)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(6)(7)(8))(_sens(4)(5))(_read(6)(0)(1)))))
			(line__58(_arch 1 0 58(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__59(_arch 2 0 59(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(2))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 3 -1)
)
I 000044 55 6321          1514227217044 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514227217045 2017.12.25 19:40:17)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 25232421767371327023637e742221237322252221)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__168(_arch 1 0 168(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__169(_arch 2 0 169(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__170(_arch 3 0 170(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__171(_arch 4 0 171(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__172(_arch 5 0 172(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__173(_arch 6 0 173(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__174(_arch 7 0 174(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__175(_arch 8 0 175(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__176(_arch 9 0 176(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__177(_arch 10 0 177(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__178(_arch 11 0 178(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000053 55 1518          1514227275083 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 0 20))
	(_version vd0)
	(_time 1514227275084 2017.12.25 19:41:15)
	(_source (\./../src/Dec_conter3.vhd\))
	(_parameters tan)
	(_code e4b4e7b7e5b3b3f1b1e2f7bee3e3e1e2b1e3e0e2e1)
	(_ent
		(_time 1514227245468)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_trgt(6)(7)(8))(_sens(4)(5)(6)(0)(1))(_dssslsensitivity 2))))
			(line__49(_arch 1 0 49(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__50(_arch 2 0 50(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(2))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 3 -1)
)
I 000044 55 6321          1514227282353 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514227282354 2017.12.25 19:41:22)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 45434547161311521043031e144241431342454241)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__168(_arch 1 0 168(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__169(_arch 2 0 169(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__170(_arch 3 0 170(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__171(_arch 4 0 171(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__172(_arch 5 0 172(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__173(_arch 6 0 173(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__174(_arch 7 0 174(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__175(_arch 8 0 175(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__176(_arch 9 0 176(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__177(_arch 10 0 177(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__178(_arch 11 0 178(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000053 55 1519          1514227330405 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514227330406 2017.12.25 19:42:10)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code f4a1a6a4f5a3a3e1a1f2e7aef3f3f1f2a1f3f0f2f1)
	(_ent
		(_time 1514225067430)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_trgt(6)(7)(8))(_sens(4)(5)(6)(0)(1))(_dssslsensitivity 2))))
			(line__49(_arch 1 0 49(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__50(_arch 2 0 50(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(2))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 3 -1)
)
I 000044 55 6321          1514227443923 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514227443924 2017.12.25 19:44:03)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 606f3660363634773566263b316764663667606764)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__168(_arch 1 0 168(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__169(_arch 2 0 169(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__170(_arch 3 0 170(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__171(_arch 4 0 171(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__172(_arch 5 0 172(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__173(_arch 6 0 173(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__174(_arch 7 0 174(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__175(_arch 8 0 175(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__176(_arch 9 0 176(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__177(_arch 10 0 177(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__178(_arch 11 0 178(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000053 55 1516          1514227445902 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514227445903 2017.12.25 19:44:05)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code 202f2724257777357470337a272725267527242625)
	(_ent
		(_time 1514225067430)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_trgt(6)(7))(_sens(4)(5)(6)(0)(1))(_dssslsensitivity 2))))
			(line__48(_arch 1 0 48(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__49(_arch 2 0 49(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(2))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 3 -1)
)
I 000053 55 1579          1514227567091 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514227567092 2017.12.25 19:46:07)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code 8484d38a85d3d391d18097de83838182d183808281)
	(_ent
		(_time 1514225067430)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_trgt(6)(7))(_sens(4)(5)(6)(0)(1))(_dssslsensitivity 2))))
			(line__48(_arch 1 0 48(_assignment (_trgt(2))(_sens(6)))))
			(line__51(_arch 2 0 51(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__52(_arch 3 0 52(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(2))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 4 -1)
)
I 000044 55 6321          1514227572733 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514227572734 2017.12.25 19:46:12)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 8c838a8289dad89bd98acad7dd8b888ada8b8c8b88)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__168(_arch 1 0 168(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__169(_arch 2 0 169(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__170(_arch 3 0 170(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__171(_arch 4 0 171(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__172(_arch 5 0 172(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__173(_arch 6 0 173(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__174(_arch 7 0 174(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__175(_arch 8 0 175(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__176(_arch 9 0 176(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__177(_arch 10 0 177(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__178(_arch 11 0 178(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000044 55 6321          1514227601637 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514227601638 2017.12.25 19:46:41)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 77267076262123602271312c267073712170777073)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__168(_arch 1 0 168(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__169(_arch 2 0 169(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__170(_arch 3 0 170(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__171(_arch 4 0 171(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__172(_arch 5 0 172(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__173(_arch 6 0 173(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__174(_arch 7 0 174(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__175(_arch 8 0 175(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__176(_arch 9 0 176(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__177(_arch 10 0 177(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__178(_arch 11 0 178(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000053 55 1579          1514227603995 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514227603996 2017.12.25 19:46:43)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code aefef9f9fef9f9bbfbaabdf4a9a9aba8fba9aaa8ab)
	(_ent
		(_time 1514225067430)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_trgt(6)(7))(_sens(4)(5)(6)(0)(1))(_dssslsensitivity 2))))
			(line__49(_arch 1 0 49(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__50(_arch 2 0 50(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(2))(_sens(7)))))
			(line__51(_arch 3 0 51(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 4 -1)
)
I 000044 55 6321          1514227654333 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514227654334 2017.12.25 19:47:34)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 56025355060002410350100d075152500051565152)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__168(_arch 1 0 168(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__169(_arch 2 0 169(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__170(_arch 3 0 170(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__171(_arch 4 0 171(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__172(_arch 5 0 172(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__173(_arch 6 0 173(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__174(_arch 7 0 174(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__175(_arch 8 0 175(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__176(_arch 9 0 176(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__177(_arch 10 0 177(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__178(_arch 11 0 178(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000053 55 1587          1514227656058 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514227656059 2017.12.25 19:47:36)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code 0c59000a5a5b5b1959081f560b0b090a590b080a09)
	(_ent
		(_time 1514225067430)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\))(_event))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_trgt(6)(7))(_sens(4)(5)(6)(0)(1))(_dssslsensitivity 2))))
			(line__49(_arch 1 0 49(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__50(_arch 2 0 50(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(2))(_sens(7)))))
			(line__51(_arch 3 0 51(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 4 -1)
)
I 000053 55 1518          1514227791513 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 0 20))
	(_version vd0)
	(_time 1514227791514 2017.12.25 19:49:51)
	(_source (\./../src/Dec_conter3.vhd\))
	(_parameters tan)
	(_code 2a78272e7e7d7d3f7e7a39702d2d2f2c7f2d2e2c2f)
	(_ent
		(_time 1514227245468)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_trgt(6)(7)(8))(_sens(4)(5)(6)(0)(1))(_dssslsensitivity 2))))
			(line__48(_arch 1 0 48(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__49(_arch 2 0 49(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(2))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 3 -1)
)
I 000053 55 1468          1514227798351 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514227798352 2017.12.25 19:49:58)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code e5b5e2b6e5b2b2f0b0e3f6bfe2e2e0e3b0e2e1e3e0)
	(_ent
		(_time 1514225067430)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_trgt(6)(7))(_sens(4)(5)(6)(0)(1))(_dssslsensitivity 2))))
			(line__47(_arch 1 0 47(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__49(_arch 2 0 49(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 3 -1)
)
I 000044 55 6321          1514227800513 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514227800514 2017.12.25 19:50:00)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 520305510604064507541409035556540455525556)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__168(_arch 1 0 168(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__169(_arch 2 0 169(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__170(_arch 3 0 170(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__171(_arch 4 0 171(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__172(_arch 5 0 172(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__173(_arch 6 0 173(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__174(_arch 7 0 174(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__175(_arch 8 0 175(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__176(_arch 9 0 176(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__177(_arch 10 0 177(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__178(_arch 11 0 178(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000053 55 1468          1514228023974 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514228023975 2017.12.25 19:53:43)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code 3e3e3f3b6e69692b6a6d2d6439393b386b393a383b)
	(_ent
		(_time 1514225067430)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_trgt(6)(7))(_sens(4)(5)(6)(0)(1))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__47(_arch 2 0 47(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 3 -1)
)
I 000044 55 6321          1514228026380 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514228026381 2017.12.25 19:53:46)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code a5a4f4f2f6f3f1b2f0a3e3fef4a2a1a3f3a2a5a2a1)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__168(_arch 1 0 168(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__169(_arch 2 0 169(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__170(_arch 3 0 170(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__171(_arch 4 0 171(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__172(_arch 5 0 172(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__173(_arch 6 0 173(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__174(_arch 7 0 174(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__175(_arch 8 0 175(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__176(_arch 9 0 176(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__177(_arch 10 0 177(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__178(_arch 11 0 178(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000053 55 1294          1514228169758 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 0 20))
	(_version vd0)
	(_time 1514228169759 2017.12.25 19:56:09)
	(_source (\./../src/Dec_conter3.vhd\))
	(_parameters tan)
	(_code b4bbe5e0b5e3e3a1e0e3a7eeb3b3b1b2e1b3b0b2b1)
	(_ent
		(_time 1514228164654)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 0 22(_arch(_uni((i 1))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(5))(_sens(3)(4)(5)(0)(1))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000053 55 1468          1514228174408 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514228174409 2017.12.25 19:56:14)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code d480d086d58383c18087c78ed3d3d1d281d3d0d2d1)
	(_ent
		(_time 1514225067430)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_trgt(6)(7))(_sens(4)(5)(6)(0)(1))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__47(_arch 2 0 47(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 3 -1)
)
I 000053 55 1369          1514228176996 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 0 19))
	(_version vd0)
	(_time 1514228176997 2017.12.25 19:56:16)
	(_source (\./../src/Dec_Counters.vhd\))
	(_parameters tan)
	(_code f6a2a3a6f5a1a1e3a2a3e5acf1f1f3f0a3f1f2f0f3)
	(_ent
		(_time 1514220979892)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(6))(_sens(3)(4)(5)(0))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__46(_arch 2 0 46(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
I 000053 55 1468          1514228177074 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514228177075 2017.12.25 19:56:17)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code 44101246451313511017571e434341421143404241)
	(_ent
		(_time 1514225067430)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_trgt(6)(7))(_sens(4)(5)(0)(1)(6))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__47(_arch 2 0 47(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 3 -1)
)
I 000046 55 1129          1514228177128 latch
(_unit VHDL (latch 0 6(latch 0 18))
	(_version vd0)
	(_time 1514228177129 2017.12.25 19:56:17)
	(_source (\./../src/latch.vhd\))
	(_parameters tan)
	(_code 732772727125236572746b2971757274777570757b)
	(_ent
		(_time 1514216315457)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int laciek 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 0 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(4))(_sens(0)(3))(_read(1)))))
			(line__34(_arch 1 0 34(_assignment (_alias((Ylatch)(laciek)))(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 2 -1)
)
I 000056 55 2598          1514228177177 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514228177178 2017.12.25 19:56:17)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code b1e5b7e5b9e6e0a6bbe1f4ebe9b7e3b4e7b6b5b7b3)
	(_ent
		(_time 1514207303301)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 0 14(_ent (_inout((i 2))))))
				(_port (_int Y1 0 0 17(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 0 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 0 20(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch2 0 0 21(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch3 0 0 22(_ent (_out(_string \"0000"\)))))
				(_port (_int fx -1 0 23(_ent (_in((i 2))))))
				(_port (_int LE -1 0 24(_ent (_inout((i 2))))))
				(_port (_int CLK -1 0 25(_ent (_in))))
				(_port (_int CLR -1 0 26(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 55(_comp top)
		(_port
			((GATE)(GATE))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 0 33(_arch(_uni))))
		(_sig (_int CLR -1 0 34(_arch(_uni))))
		(_sig (_int GATE -1 0 35(_arch(_uni))))
		(_sig (_int CLK -1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 0 38(_arch(_uni))))
		(_sig (_int Y2 1 0 39(_arch(_uni))))
		(_sig (_int Y3 1 0 40(_arch(_uni))))
		(_sig (_int Ylatch1 1 0 41(_arch(_uni))))
		(_sig (_int Ylatch2 1 0 42(_arch(_uni))))
		(_sig (_int Ylatch3 1 0 43(_arch(_uni))))
		(_sig (_int LE -1 0 44(_arch(_uni))))
		(_sig (_int END_SIM -2 0 48(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 75(_prcs (_wait_for)(_trgt(1)(11)))))
			(fx_CLK(_arch 1 0 103(_prcs (_wait_for)(_trgt(0))(_read(11)))))
			(CLOCK_CLK(_arch 2 0 121(_prcs (_wait_for)(_trgt(3))(_read(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 629 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 146 (miernik_tb))
	(_version vd0)
	(_time 1514228177189 2017.12.25 19:56:17)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code b1e4e7e5b5e7e6a6b5b0a3ebe5b7e4b7b2b7b9b4e7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000048 55 1164          1514228177237 automat
(_unit VHDL (automat 0 6(automat 0 17))
	(_version vd0)
	(_time 1514228177238 2017.12.25 19:56:17)
	(_source (\./../src/automat.vhd\))
	(_parameters tan)
	(_code e0b4b3b2e5b6b0f6b4b3a4bab0e7e4e6e1e7e5e7e4)
	(_ent
		(_time 1514222583207)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 0 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 0 20(_arch(_uni))))
		(_sig (_int laciek -1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(3)(4)(5))(_sens(2))(_read(3)))))
			(line__45(_arch 1 0 45(_assignment (_alias((LE)(laciek)))(_simpleassign BUF)(_trgt(1))(_sens(5)))))
			(line__47(_arch 2 0 47(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 3 -1)
)
I 000044 55 6321          1514228177283 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514228177284 2017.12.25 19:56:17)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 0f5a58090f595b185a0949545e080b0959080f080b)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int GATEOUT -1 0 70(_ent (_out((i 2))))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 76(_ent (_in((i 2))))))
				(_port (_int LE -1 0 77(_ent (_in((i 2))))))
				(_port (_int Ylicznik 3 0 78(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 3 0 79(_ent (_out(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 95(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 102(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 111(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 121(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE92))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 85(_arch(_uni))))
		(_sig (_int GATE92 -1 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 4 0 87(_arch(_uni))))
		(_sig (_int BusOutput2 4 0 88(_arch(_uni))))
		(_sig (_int BusOutput3 4 0 89(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__168(_arch 1 0 168(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__169(_arch 2 0 169(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__170(_arch 3 0 170(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__171(_arch 4 0 171(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__172(_arch 5 0 172(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__173(_arch 6 0 173(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__174(_arch 7 0 174(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__175(_arch 8 0 175(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__176(_arch 9 0 176(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__177(_arch 10 0 177(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__178(_arch 11 0 178(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000053 55 1294          1514228177332 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 0 20))
	(_version vd0)
	(_time 1514228177333 2017.12.25 19:56:17)
	(_source (\./../src/Dec_conter3.vhd\))
	(_parameters tan)
	(_code 3e6a693b6e69692b6a312d6439393b386b393a383b)
	(_ent
		(_time 1514228164654)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 0 22(_arch(_uni((i 1))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(5))(_sens(3)(4)(0)(1)(5))(_dssslsensitivity 2))))
			(line__42(_arch 1 0 42(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000045 55 2090          1514228177391 Core
(_unit VHDL (core 0 6(core 1 24))
	(_version vd0)
	(_time 1514228177392 2017.12.25 19:56:17)
	(_source (\./../src/Core.vhd\(\./../src/Core/Core.vhd\)))
	(_parameters tan)
	(_code 7d292d7c7f2b2b6b7d7b6e277a7a7f7b787b7e7b2b)
	(_ent
		(_time 1514120234932)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 14(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 15(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylatch 1 0 16(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 1 25(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 1 26(_arch(_uni(_string \"000"\)))))
		(_sig (_int laciek 2 1 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__30(_arch 0 1 30(_prcs (_trgt(10))(_sens(2)(9)(3)(10))(_dssslsensitivity 2))))
			(line__47(_arch 1 1 47(_prcs (_simple)(_trgt(3)(11))(_sens(9))(_read(11)))))
			(line__65(_arch 2 1 65(_assignment (_alias((Yx)(clka)))(_trgt(5))(_sens(11)))))
			(line__66(_arch 3 1 66(_assignment (_alias((Y)(Ylicznik)))(_trgt(7))(_sens(10)))))
			(line__70(_arch 4 1 70(_prcs (_simple)(_trgt(12))(_sens(4)(10))(_read(2)))))
			(line__78(_arch 5 1 78(_assignment (_alias((Ylatch)(laciek)))(_trgt(8))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 6 -1)
)
I 000056 55 2534          1514228177452 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1514228177453 2017.12.25 19:56:17)
	(_source (\./../src/Core_TB.vhd\(\./../src/Core/Core_TB.vhd\)))
	(_parameters tan)
	(_code bbefebefbfededadb9befde0eebdb9bdb8bdedbcb9)
	(_ent
		(_time 1514080966610)
	)
	(_comp
		(Core
			(_object
				(_port (_int LE -1 1 14(_ent (_in))))
				(_port (_int Ylatch 0 1 15(_ent (_inout(_string \"0000"\)))))
				(_port (_int fx -1 1 16(_ent (_in))))
				(_port (_int fautomat -1 1 17(_ent (_in))))
				(_port (_int CLR -1 1 18(_ent (_in))))
				(_port (_int Yx 1 1 19(_ent (_inout(_string \"000"\)))))
				(_port (_int CE -1 1 20(_ent (_inout((i 2))))))
				(_port (_int Yautomat -1 1 21(_ent (_inout))))
				(_port (_int Y 0 1 22(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 1 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 51(_comp Core)
		(_port
			((LE)(LE))
			((Ylatch)(Ylatch))
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((Yx)(Yx))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
			(_port
				((fx)(fx))
				((fautomat)(fautomat))
				((CLR)(CLR))
				((CE)(CE))
				((LE)(LE))
				((Yx)(Yx))
				((Yautomat)(Yautomat))
				((Y)(Y))
				((Ylatch)(Ylatch))
				((CLK)(CLK))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 15(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int fx -1 1 32(_arch(_uni))))
		(_sig (_int fautomat -1 1 33(_arch(_uni))))
		(_sig (_int CLR -1 1 34(_arch(_uni))))
		(_sig (_int CE -1 1 35(_arch(_uni))))
		(_sig (_int Yautomat -1 1 36(_arch(_uni))))
		(_sig (_int CLK -1 1 37(_arch(_uni))))
		(_sig (_int LE -1 1 38(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 40(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 2 1 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 1 41(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Yx 3 1 41(_arch(_uni))))
		(_sig (_int Ylatch 2 1 42(_arch(_uni))))
		(_sig (_int END_SIM -2 1 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 69(_prcs (_wait_for)(_trgt(2)(6)(10)))))
			(CLOCK_CLK(_arch 1 1 90(_prcs (_wait_for)(_trgt(5))(_read(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 610 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 115 (core_tb))
	(_version vd0)
	(_time 1514228177463 2017.12.25 19:56:17)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code cb9e9c9e9c9d9cdccfcad9919fcd9ecdc8cdc3ce9d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
				(_port
					((fx)(fx))
					((fautomat)(fautomat))
					((CLR)(CLR))
					((CE)(CE))
					((LE)(LE))
					((Yx)(Yx))
					((Yautomat)(Yautomat))
					((Y)(Y))
					((Ylatch)(Ylatch))
					((CLK)(CLK))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 6856          1514228201182 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514228201183 2017.12.25 19:56:41)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 71777c70262725662776372a207675772776717675)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 76(_ent (_in))))
				(_port (_int GATEIN -1 0 77(_ent (_in((i 2))))))
				(_port (_int fx -1 0 78(_ent (_in))))
				(_port (_int GATEOUT -1 0 79(_ent (_out((i 2))))))
				(_port (_int Y 3 0 80(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 85(_ent (_in((i 2))))))
				(_port (_int LE -1 0 86(_ent (_in((i 2))))))
				(_port (_int Ylicznik 4 0 87(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 4 0 88(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 69(_ent (_in((i 2))))))
				(_port (_int fx -1 0 70(_ent (_in))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 110(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 117(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 126(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 136(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 147(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 158(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 169(_comp Dec_Counter3)
		(_port
			((CLR)(Dangling_Input_Signal))
			((fx)(Dangling_Input_Signal))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 80(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 87(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 93(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 97(_arch(_uni))))
		(_sig (_int GATE92 -1 0 98(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 5 0 99(_arch(_uni))))
		(_sig (_int BusOutput2 5 0 100(_arch(_uni))))
		(_sig (_int BusOutput3 5 0 101(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 104(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__181(_arch 1 0 181(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__182(_arch 2 0 182(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__183(_arch 3 0 183(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__184(_arch 4 0 184(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__185(_arch 5 0 185(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__186(_arch 6 0 186(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__187(_arch 7 0 187(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__188(_arch 8 0 188(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__189(_arch 9 0 189(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__190(_arch 10 0 190(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__191(_arch 11 0 191(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
			(line__196(_arch 12 0 196(_assignment (_trgt(16)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 13 -1)
)
I 000053 55 1369          1514228203478 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 0 19))
	(_version vd0)
	(_time 1514228203479 2017.12.25 19:56:43)
	(_source (\./../src/Dec_Counters.vhd\))
	(_parameters tan)
	(_code 6a6e6c6a3e3d3d7f3e3f79306d6d6f6c3f6d6e6c6f)
	(_ent
		(_time 1514220979892)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(6))(_sens(3)(4)(5)(0))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__46(_arch 2 0 46(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
I 000053 55 1468          1514228203542 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514228203543 2017.12.25 19:56:43)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code a9adaffea5fefebcfdfabaf3aeaeacaffcaeadafac)
	(_ent
		(_time 1514225067430)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_trgt(6)(7))(_sens(4)(5)(0)(1)(6))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__47(_arch 2 0 47(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 3 -1)
)
I 000046 55 1129          1514228203584 latch
(_unit VHDL (latch 0 6(latch 0 18))
	(_version vd0)
	(_time 1514228203585 2017.12.25 19:56:43)
	(_source (\./../src/latch.vhd\))
	(_parameters tan)
	(_code d8dc898ad18e88ced9dfc082daded9dfdcdedbded0)
	(_ent
		(_time 1514216315457)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int laciek 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 0 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(4))(_sens(0)(3))(_read(1)))))
			(line__34(_arch 1 0 34(_assignment (_alias((Ylatch)(laciek)))(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 2 -1)
)
I 000056 55 2598          1514228203622 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514228203623 2017.12.25 19:56:43)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code f7f3a1a7f9a0a6e0fda7b2adaff1a5f2a1f0f3f1f5)
	(_ent
		(_time 1514207303301)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 0 14(_ent (_inout((i 2))))))
				(_port (_int Y1 0 0 17(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 0 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 0 20(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch2 0 0 21(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch3 0 0 22(_ent (_out(_string \"0000"\)))))
				(_port (_int fx -1 0 23(_ent (_in((i 2))))))
				(_port (_int LE -1 0 24(_ent (_inout((i 2))))))
				(_port (_int CLK -1 0 25(_ent (_in))))
				(_port (_int CLR -1 0 26(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 55(_comp top)
		(_port
			((GATE)(GATE))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 0 33(_arch(_uni))))
		(_sig (_int CLR -1 0 34(_arch(_uni))))
		(_sig (_int GATE -1 0 35(_arch(_uni))))
		(_sig (_int CLK -1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 0 38(_arch(_uni))))
		(_sig (_int Y2 1 0 39(_arch(_uni))))
		(_sig (_int Y3 1 0 40(_arch(_uni))))
		(_sig (_int Ylatch1 1 0 41(_arch(_uni))))
		(_sig (_int Ylatch2 1 0 42(_arch(_uni))))
		(_sig (_int Ylatch3 1 0 43(_arch(_uni))))
		(_sig (_int LE -1 0 44(_arch(_uni))))
		(_sig (_int END_SIM -2 0 48(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 75(_prcs (_wait_for)(_trgt(1)(11)))))
			(fx_CLK(_arch 1 0 103(_prcs (_wait_for)(_trgt(0))(_read(11)))))
			(CLOCK_CLK(_arch 2 0 121(_prcs (_wait_for)(_trgt(3))(_read(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 629 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 146 (miernik_tb))
	(_version vd0)
	(_time 1514228203635 2017.12.25 19:56:43)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code 07020001055150100306155d5301520104010f0251)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000048 55 1164          1514228203672 automat
(_unit VHDL (automat 0 6(automat 0 17))
	(_version vd0)
	(_time 1514228203673 2017.12.25 19:56:43)
	(_source (\./../src/automat.vhd\))
	(_parameters tan)
	(_code 26222423257076307275627c762122202721232122)
	(_ent
		(_time 1514222583207)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 0 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 0 20(_arch(_uni))))
		(_sig (_int laciek -1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(3)(4)(5))(_sens(2))(_read(3)))))
			(line__45(_arch 1 0 45(_assignment (_alias((LE)(laciek)))(_simpleassign BUF)(_trgt(1))(_sens(5)))))
			(line__47(_arch 2 0 47(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 3 -1)
)
I 000044 55 6856          1514228203713 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514228203714 2017.12.25 19:56:43)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 55505256060301420352130e045251530352555251)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 76(_ent (_in))))
				(_port (_int GATEIN -1 0 77(_ent (_in((i 2))))))
				(_port (_int fx -1 0 78(_ent (_in))))
				(_port (_int GATEOUT -1 0 79(_ent (_out((i 2))))))
				(_port (_int Y 3 0 80(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 85(_ent (_in((i 2))))))
				(_port (_int LE -1 0 86(_ent (_in((i 2))))))
				(_port (_int Ylicznik 4 0 87(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 4 0 88(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 69(_ent (_in((i 2))))))
				(_port (_int fx -1 0 70(_ent (_in))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 110(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 117(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 126(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 136(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 147(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 158(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 169(_comp Dec_Counter3)
		(_port
			((CLR)(Dangling_Input_Signal))
			((fx)(Dangling_Input_Signal))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 80(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 87(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 93(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 97(_arch(_uni))))
		(_sig (_int GATE92 -1 0 98(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 5 0 99(_arch(_uni))))
		(_sig (_int BusOutput2 5 0 100(_arch(_uni))))
		(_sig (_int BusOutput3 5 0 101(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 104(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__181(_arch 1 0 181(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__182(_arch 2 0 182(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__183(_arch 3 0 183(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__184(_arch 4 0 184(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__185(_arch 5 0 185(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__186(_arch 6 0 186(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__187(_arch 7 0 187(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__188(_arch 8 0 188(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__189(_arch 9 0 189(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__190(_arch 10 0 190(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__191(_arch 11 0 191(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
			(line__196(_arch 12 0 196(_assignment (_trgt(16)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 13 -1)
)
I 000053 55 1294          1514228203767 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 0 20))
	(_version vd0)
	(_time 1514228203768 2017.12.25 19:56:43)
	(_source (\./../src/Dec_conter3.vhd\))
	(_parameters tan)
	(_code 8480838a85d3d391d08b97de83838182d183808281)
	(_ent
		(_time 1514228164654)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 0 22(_arch(_uni((i 1))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(5))(_sens(3)(4)(0)(1)(5))(_dssslsensitivity 2))))
			(line__42(_arch 1 0 42(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000045 55 2090          1514228203812 Core
(_unit VHDL (core 0 6(core 1 24))
	(_version vd0)
	(_time 1514228203813 2017.12.25 19:56:43)
	(_source (\./../src/Core.vhd\(\./../src/Core/Core.vhd\)))
	(_parameters tan)
	(_code b2b6b2e6e6e4e4a4b2b4a1e8b5b5b0b4b7b4b1b4e4)
	(_ent
		(_time 1514120234932)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 14(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 15(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylatch 1 0 16(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 1 25(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 1 26(_arch(_uni(_string \"000"\)))))
		(_sig (_int laciek 2 1 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__30(_arch 0 1 30(_prcs (_trgt(10))(_sens(2)(9)(3)(10))(_dssslsensitivity 2))))
			(line__47(_arch 1 1 47(_prcs (_simple)(_trgt(3)(11))(_sens(9))(_read(11)))))
			(line__65(_arch 2 1 65(_assignment (_alias((Yx)(clka)))(_trgt(5))(_sens(11)))))
			(line__66(_arch 3 1 66(_assignment (_alias((Y)(Ylicznik)))(_trgt(7))(_sens(10)))))
			(line__70(_arch 4 1 70(_prcs (_simple)(_trgt(12))(_sens(4)(10))(_read(2)))))
			(line__78(_arch 5 1 78(_assignment (_alias((Ylatch)(laciek)))(_trgt(8))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 6 -1)
)
I 000056 55 2534          1514228203854 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1514228203855 2017.12.25 19:56:43)
	(_source (\./../src/Core_TB.vhd\(\./../src/Core/Core_TB.vhd\)))
	(_parameters tan)
	(_code e1e5e1b2b6b7b7f7e3e4a7bab4e7e3e7e2e7b7e6e3)
	(_ent
		(_time 1514080966610)
	)
	(_comp
		(Core
			(_object
				(_port (_int LE -1 1 14(_ent (_in))))
				(_port (_int Ylatch 0 1 15(_ent (_inout(_string \"0000"\)))))
				(_port (_int fx -1 1 16(_ent (_in))))
				(_port (_int fautomat -1 1 17(_ent (_in))))
				(_port (_int CLR -1 1 18(_ent (_in))))
				(_port (_int Yx 1 1 19(_ent (_inout(_string \"000"\)))))
				(_port (_int CE -1 1 20(_ent (_inout((i 2))))))
				(_port (_int Yautomat -1 1 21(_ent (_inout))))
				(_port (_int Y 0 1 22(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 1 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 51(_comp Core)
		(_port
			((LE)(LE))
			((Ylatch)(Ylatch))
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((Yx)(Yx))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
			(_port
				((fx)(fx))
				((fautomat)(fautomat))
				((CLR)(CLR))
				((CE)(CE))
				((LE)(LE))
				((Yx)(Yx))
				((Yautomat)(Yautomat))
				((Y)(Y))
				((Ylatch)(Ylatch))
				((CLK)(CLK))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 15(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int fx -1 1 32(_arch(_uni))))
		(_sig (_int fautomat -1 1 33(_arch(_uni))))
		(_sig (_int CLR -1 1 34(_arch(_uni))))
		(_sig (_int CE -1 1 35(_arch(_uni))))
		(_sig (_int Yautomat -1 1 36(_arch(_uni))))
		(_sig (_int CLK -1 1 37(_arch(_uni))))
		(_sig (_int LE -1 1 38(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 40(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 2 1 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 1 41(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Yx 3 1 41(_arch(_uni))))
		(_sig (_int Ylatch 2 1 42(_arch(_uni))))
		(_sig (_int END_SIM -2 1 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 69(_prcs (_wait_for)(_trgt(2)(6)(10)))))
			(CLOCK_CLK(_arch 1 1 90(_prcs (_wait_for)(_trgt(5))(_read(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 610 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 115 (core_tb))
	(_version vd0)
	(_time 1514228203858 2017.12.25 19:56:43)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code e1e4e6b2e5b7b6f6e5e0f3bbb5e7b4e7e2e7e9e4b7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
				(_port
					((fx)(fx))
					((fautomat)(fautomat))
					((CLR)(CLR))
					((CE)(CE))
					((LE)(LE))
					((Yx)(Yx))
					((Yautomat)(Yautomat))
					((Y)(Y))
					((Ylatch)(Ylatch))
					((CLK)(CLK))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 6856          1514228206768 top
(_unit VHDL (top 0 28(top 0 44))
	(_version vd0)
	(_time 1514228206769 2017.12.25 19:56:46)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 3c396e39396a682b6a3b7a676d3b383a6a3b3c3b38)
	(_ent
		(_time 1514222727300)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 50(_ent (_in))))
				(_port (_int GATE -1 0 51(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 52(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 76(_ent (_in))))
				(_port (_int GATEIN -1 0 77(_ent (_in((i 2))))))
				(_port (_int fx -1 0 78(_ent (_in))))
				(_port (_int GATEOUT -1 0 79(_ent (_out((i 2))))))
				(_port (_int Y 3 0 80(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 57(_ent (_in))))
				(_port (_int GATEIN -1 0 58(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 59(_ent (_in((i 2))))))
				(_port (_int fx -1 0 60(_ent (_in))))
				(_port (_int GATEOUT -1 0 61(_ent (_out((i 2))))))
				(_port (_int Y 1 0 62(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 85(_ent (_in((i 2))))))
				(_port (_int LE -1 0 86(_ent (_in((i 2))))))
				(_port (_int Ylicznik 4 0 87(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 4 0 88(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 67(_ent (_in))))
				(_port (_int GATEIN -1 0 68(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 69(_ent (_in((i 2))))))
				(_port (_int fx -1 0 70(_ent (_in))))
				(_port (_int Y 2 0 71(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 110(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 117(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 126(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE92))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 136(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 147(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 158(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 169(_comp Dec_Counter3)
		(_port
			((CLR)(Dangling_Input_Signal))
			((fx)(Dangling_Input_Signal))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int LE -1 0 37(_ent(_inout))))
		(_port (_int Y1 0 0 38(_ent(_inout))))
		(_port (_int Y2 0 0 39(_ent(_inout))))
		(_port (_int Y3 0 0 40(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 71(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 80(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 87(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 93(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 97(_arch(_uni))))
		(_sig (_int GATE92 -1 0 98(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 5 0 99(_arch(_uni))))
		(_sig (_int BusOutput2 5 0 100(_arch(_uni))))
		(_sig (_int BusOutput3 5 0 101(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 104(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__181(_arch 1 0 181(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__182(_arch 2 0 182(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__183(_arch 3 0 183(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__184(_arch 4 0 184(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__185(_arch 5 0 185(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__186(_arch 6 0 186(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__187(_arch 7 0 187(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__188(_arch 8 0 188(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__189(_arch 9 0 189(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__190(_arch 10 0 190(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__191(_arch 11 0 191(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
			(line__196(_arch 12 0 196(_assignment (_trgt(16)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 13 -1)
)
I 000053 55 1470          1514228305648 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514228305649 2017.12.25 19:58:25)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code 86d2838885d1d193d2d595dc81818380d381828083)
	(_ent
		(_time 1514228305643)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_trgt(6)(7))(_sens(4)(5)(6)(0)(1))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__47(_arch 2 0 47(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 3 -1)
)
I 000044 55 6862          1514228361754 top
(_unit VHDL (top 0 28(top 0 45))
	(_version vd0)
	(_time 1514228361755 2017.12.25 19:59:21)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code b4bbe3e0e6e2e0a3e2b3f2efe5b3b0b2e2b3b4b3b0)
	(_ent
		(_time 1514228361752)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 51(_ent (_in))))
				(_port (_int GATE -1 0 52(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 53(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 77(_ent (_in))))
				(_port (_int GATEIN -1 0 78(_ent (_in((i 2))))))
				(_port (_int fx -1 0 79(_ent (_in))))
				(_port (_int GATEOUT -1 0 80(_ent (_out((i 2))))))
				(_port (_int Y 3 0 81(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 58(_ent (_in))))
				(_port (_int GATEIN -1 0 59(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 60(_ent (_in((i 2))))))
				(_port (_int fx -1 0 61(_ent (_in))))
				(_port (_int GATEOUT -1 0 62(_ent (_inout((i 2))))))
				(_port (_int Y 1 0 63(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 86(_ent (_in((i 2))))))
				(_port (_int LE -1 0 87(_ent (_in((i 2))))))
				(_port (_int Ylicznik 4 0 88(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 4 0 89(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 68(_ent (_in))))
				(_port (_int GATEIN -1 0 69(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 70(_ent (_in((i 2))))))
				(_port (_int fx -1 0 71(_ent (_in))))
				(_port (_int Y 2 0 72(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 110(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 117(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 126(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 136(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 147(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 158(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 169(_comp Dec_Counter3)
		(_port
			((CLR)(Dangling_Input_Signal))
			((fx)(Dangling_Input_Signal))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int GATEOUT -1 0 37(_ent(_inout))))
		(_port (_int LE -1 0 38(_ent(_inout))))
		(_port (_int Y1 0 0 39(_ent(_inout))))
		(_port (_int Y2 0 0 40(_ent(_inout))))
		(_port (_int Y3 0 0 41(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 72(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 81(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 88(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 94(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 98(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 5 0 99(_arch(_uni))))
		(_sig (_int BusOutput2 5 0 100(_arch(_uni))))
		(_sig (_int BusOutput3 5 0 101(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 104(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__181(_arch 1 0 181(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__182(_arch 2 0 182(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__183(_arch 3 0 183(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__184(_arch 4 0 184(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__185(_arch 5 0 185(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__186(_arch 6 0 186(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__187(_arch 7 0 187(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__188(_arch 8 0 188(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__189(_arch 9 0 189(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__190(_arch 10 0 190(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__191(_arch 11 0 191(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
			(line__196(_arch 12 0 196(_assignment (_trgt(16)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 13 -1)
)
I 000053 55 1369          1514228366005 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 0 19))
	(_version vd0)
	(_time 1514228366006 2017.12.25 19:59:26)
	(_source (\./../src/Dec_Counters.vhd\))
	(_parameters tan)
	(_code 4e411e4c1e19195b1a1b5d1449494b481b494a484b)
	(_ent
		(_time 1514220979892)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(6))(_sens(3)(4)(5)(0))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__46(_arch 2 0 46(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
I 000053 55 1470          1514228366073 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514228366074 2017.12.25 19:59:26)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code 8c83dc82dadbdb99d8df9fd68b8b898ad98b888a89)
	(_ent
		(_time 1514228305642)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_trgt(6)(7))(_sens(4)(5)(0)(1)(6))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__47(_arch 2 0 47(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 3 -1)
)
I 000046 55 1129          1514228366122 latch
(_unit VHDL (latch 0 6(latch 0 18))
	(_version vd0)
	(_time 1514228366123 2017.12.25 19:59:26)
	(_source (\./../src/latch.vhd\))
	(_parameters tan)
	(_code bbb4bcefe8edebadbabca3e1b9bdbabcbfbdb8bdb3)
	(_ent
		(_time 1514216315457)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int laciek 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 0 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(4))(_sens(0)(3))(_read(1)))))
			(line__34(_arch 1 0 34(_assignment (_alias((Ylatch)(laciek)))(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 2 -1)
)
I 000056 55 2622          1514228366160 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514228366161 2017.12.25 19:59:26)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code dad5da88828d8bcdd08a9f8082dc88df8cdddedcd8)
	(_ent
		(_time 1514207303301)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 0 14(_ent (_inout((i 2))))))
				(_port (_int Y1 0 0 17(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 0 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 0 20(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch2 0 0 21(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch3 0 0 22(_ent (_out(_string \"0000"\)))))
				(_port (_int fx -1 0 23(_ent (_in((i 2))))))
				(_port (_int LE -1 0 24(_ent (_inout((i 2))))))
				(_port (_int CLK -1 0 25(_ent (_in))))
				(_port (_int CLR -1 0 26(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 55(_comp top)
		(_port
			((GATE)(GATE))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((GATEOUT)(_open))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 0 33(_arch(_uni))))
		(_sig (_int CLR -1 0 34(_arch(_uni))))
		(_sig (_int GATE -1 0 35(_arch(_uni))))
		(_sig (_int CLK -1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 0 38(_arch(_uni))))
		(_sig (_int Y2 1 0 39(_arch(_uni))))
		(_sig (_int Y3 1 0 40(_arch(_uni))))
		(_sig (_int Ylatch1 1 0 41(_arch(_uni))))
		(_sig (_int Ylatch2 1 0 42(_arch(_uni))))
		(_sig (_int Ylatch3 1 0 43(_arch(_uni))))
		(_sig (_int LE -1 0 44(_arch(_uni))))
		(_sig (_int END_SIM -2 0 48(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 75(_prcs (_wait_for)(_trgt(1)(11)))))
			(fx_CLK(_arch 1 0 103(_prcs (_wait_for)(_trgt(0))(_read(11)))))
			(CLOCK_CLK(_arch 2 0 121(_prcs (_wait_for)(_trgt(3))(_read(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 654 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 146 (miernik_tb))
	(_version vd0)
	(_time 1514228366172 2017.12.25 19:59:26)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code eae4bab9bebcbdfdeeebf8b0beecbfece9ece2efbc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((GATEOUT)(_open))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000048 55 1164          1514228366213 automat
(_unit VHDL (automat 0 6(automat 0 17))
	(_version vd0)
	(_time 1514228366214 2017.12.25 19:59:26)
	(_source (\./../src/automat.vhd\))
	(_parameters tan)
	(_code 19164d1f154f490f4d4a5d43491e1d1f181e1c1e1d)
	(_ent
		(_time 1514222583207)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 0 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 0 20(_arch(_uni))))
		(_sig (_int laciek -1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(3)(4)(5))(_sens(2))(_read(3)))))
			(line__45(_arch 1 0 45(_assignment (_alias((LE)(laciek)))(_simpleassign BUF)(_trgt(1))(_sens(5)))))
			(line__47(_arch 2 0 47(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 3 -1)
)
I 000044 55 6862          1514228366280 top
(_unit VHDL (top 0 28(top 0 45))
	(_version vd0)
	(_time 1514228366281 2017.12.25 19:59:26)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 57590654060103400150110c065053510150575053)
	(_ent
		(_time 1514228361751)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 51(_ent (_in))))
				(_port (_int GATE -1 0 52(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 53(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 77(_ent (_in))))
				(_port (_int GATEIN -1 0 78(_ent (_in((i 2))))))
				(_port (_int fx -1 0 79(_ent (_in))))
				(_port (_int GATEOUT -1 0 80(_ent (_out((i 2))))))
				(_port (_int Y 3 0 81(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 58(_ent (_in))))
				(_port (_int GATEIN -1 0 59(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 60(_ent (_in((i 2))))))
				(_port (_int fx -1 0 61(_ent (_in))))
				(_port (_int GATEOUT -1 0 62(_ent (_inout((i 2))))))
				(_port (_int Y 1 0 63(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 86(_ent (_in((i 2))))))
				(_port (_int LE -1 0 87(_ent (_in((i 2))))))
				(_port (_int Ylicznik 4 0 88(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 4 0 89(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 68(_ent (_in))))
				(_port (_int GATEIN -1 0 69(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 70(_ent (_in((i 2))))))
				(_port (_int fx -1 0 71(_ent (_in))))
				(_port (_int Y 2 0 72(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 110(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 117(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 126(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 136(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 147(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 158(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 169(_comp Dec_Counter3)
		(_port
			((CLR)(Dangling_Input_Signal))
			((fx)(Dangling_Input_Signal))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int GATEOUT -1 0 37(_ent(_inout))))
		(_port (_int LE -1 0 38(_ent(_inout))))
		(_port (_int Y1 0 0 39(_ent(_inout))))
		(_port (_int Y2 0 0 40(_ent(_inout))))
		(_port (_int Y3 0 0 41(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 72(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 81(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 88(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 94(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 98(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 5 0 99(_arch(_uni))))
		(_sig (_int BusOutput2 5 0 100(_arch(_uni))))
		(_sig (_int BusOutput3 5 0 101(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 104(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__181(_arch 1 0 181(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__182(_arch 2 0 182(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__183(_arch 3 0 183(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__184(_arch 4 0 184(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__185(_arch 5 0 185(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__186(_arch 6 0 186(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__187(_arch 7 0 187(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__188(_arch 8 0 188(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__189(_arch 9 0 189(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__190(_arch 10 0 190(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__191(_arch 11 0 191(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
			(line__196(_arch 12 0 196(_assignment (_trgt(16)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 13 -1)
)
I 000053 55 1294          1514228366318 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 0 20))
	(_version vd0)
	(_time 1514228366319 2017.12.25 19:59:26)
	(_source (\./../src/Dec_conter3.vhd\))
	(_parameters tan)
	(_code 8689d78885d1d193d28995dc81818380d381828083)
	(_ent
		(_time 1514228164654)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 0 22(_arch(_uni((i 1))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(5))(_sens(3)(4)(0)(1)(5))(_dssslsensitivity 2))))
			(line__42(_arch 1 0 42(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000045 55 2090          1514228366367 Core
(_unit VHDL (core 0 6(core 1 24))
	(_version vd0)
	(_time 1514228366368 2017.12.25 19:59:26)
	(_source (\./../src/Core.vhd\(\./../src/Core/Core.vhd\)))
	(_parameters tan)
	(_code b5bae3e1e6e3e3a3b5b3a6efb2b2b7b3b0b3b6b3e3)
	(_ent
		(_time 1514120234932)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 14(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 15(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylatch 1 0 16(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 1 25(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 1 26(_arch(_uni(_string \"000"\)))))
		(_sig (_int laciek 2 1 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__30(_arch 0 1 30(_prcs (_trgt(10))(_sens(2)(9)(3)(10))(_dssslsensitivity 2))))
			(line__47(_arch 1 1 47(_prcs (_simple)(_trgt(3)(11))(_sens(9))(_read(11)))))
			(line__65(_arch 2 1 65(_assignment (_alias((Yx)(clka)))(_trgt(5))(_sens(11)))))
			(line__66(_arch 3 1 66(_assignment (_alias((Y)(Ylicznik)))(_trgt(7))(_sens(10)))))
			(line__70(_arch 4 1 70(_prcs (_simple)(_trgt(12))(_sens(4)(10))(_read(2)))))
			(line__78(_arch 5 1 78(_assignment (_alias((Ylatch)(laciek)))(_trgt(8))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 6 -1)
)
I 000056 55 2534          1514228366416 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1514228366417 2017.12.25 19:59:26)
	(_source (\./../src/Core_TB.vhd\(\./../src/Core/Core_TB.vhd\)))
	(_parameters tan)
	(_code e4ebb2b7b6b2b2f2e6e1a2bfb1e2e6e2e7e2b2e3e6)
	(_ent
		(_time 1514080966610)
	)
	(_comp
		(Core
			(_object
				(_port (_int LE -1 1 14(_ent (_in))))
				(_port (_int Ylatch 0 1 15(_ent (_inout(_string \"0000"\)))))
				(_port (_int fx -1 1 16(_ent (_in))))
				(_port (_int fautomat -1 1 17(_ent (_in))))
				(_port (_int CLR -1 1 18(_ent (_in))))
				(_port (_int Yx 1 1 19(_ent (_inout(_string \"000"\)))))
				(_port (_int CE -1 1 20(_ent (_inout((i 2))))))
				(_port (_int Yautomat -1 1 21(_ent (_inout))))
				(_port (_int Y 0 1 22(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 1 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 51(_comp Core)
		(_port
			((LE)(LE))
			((Ylatch)(Ylatch))
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((Yx)(Yx))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
			(_port
				((fx)(fx))
				((fautomat)(fautomat))
				((CLR)(CLR))
				((CE)(CE))
				((LE)(LE))
				((Yx)(Yx))
				((Yautomat)(Yautomat))
				((Y)(Y))
				((Ylatch)(Ylatch))
				((CLK)(CLK))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 15(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int fx -1 1 32(_arch(_uni))))
		(_sig (_int fautomat -1 1 33(_arch(_uni))))
		(_sig (_int CLR -1 1 34(_arch(_uni))))
		(_sig (_int CE -1 1 35(_arch(_uni))))
		(_sig (_int Yautomat -1 1 36(_arch(_uni))))
		(_sig (_int CLK -1 1 37(_arch(_uni))))
		(_sig (_int LE -1 1 38(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 40(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 2 1 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 1 41(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Yx 3 1 41(_arch(_uni))))
		(_sig (_int Ylatch 2 1 42(_arch(_uni))))
		(_sig (_int END_SIM -2 1 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 69(_prcs (_wait_for)(_trgt(2)(6)(10)))))
			(CLOCK_CLK(_arch 1 1 90(_prcs (_wait_for)(_trgt(5))(_read(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 610 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 115 (core_tb))
	(_version vd0)
	(_time 1514228366420 2017.12.25 19:59:26)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code e4eab5b7e5b2b3f3e0e5f6beb0e2b1e2e7e2ece1b2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
				(_port
					((fx)(fx))
					((fautomat)(fautomat))
					((CLR)(CLR))
					((CE)(CE))
					((LE)(LE))
					((Yx)(Yx))
					((Yautomat)(Yautomat))
					((Y)(Y))
					((Ylatch)(Ylatch))
					((CLK)(CLK))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 6862          1514228379916 top
(_unit VHDL (top 0 28(top 0 45))
	(_version vd0)
	(_time 1514228379917 2017.12.25 19:59:39)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code a0f3a7f7f6f6f4b7f6a7e6fbf1a7a4a6f6a7a0a7a4)
	(_ent
		(_time 1514228361751)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 51(_ent (_in))))
				(_port (_int GATE -1 0 52(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 53(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 77(_ent (_in))))
				(_port (_int GATEIN -1 0 78(_ent (_in((i 2))))))
				(_port (_int fx -1 0 79(_ent (_in))))
				(_port (_int GATEOUT -1 0 80(_ent (_out((i 2))))))
				(_port (_int Y 3 0 81(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 58(_ent (_in))))
				(_port (_int GATEIN -1 0 59(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 60(_ent (_in((i 2))))))
				(_port (_int fx -1 0 61(_ent (_in))))
				(_port (_int GATEOUT -1 0 62(_ent (_inout((i 2))))))
				(_port (_int Y 1 0 63(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 86(_ent (_in((i 2))))))
				(_port (_int LE -1 0 87(_ent (_in((i 2))))))
				(_port (_int Ylicznik 4 0 88(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 4 0 89(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 68(_ent (_in))))
				(_port (_int GATEIN -1 0 69(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 70(_ent (_in((i 2))))))
				(_port (_int fx -1 0 71(_ent (_in))))
				(_port (_int Y 2 0 72(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 110(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 117(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 126(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 136(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 147(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 158(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 169(_comp Dec_Counter3)
		(_port
			((CLR)(Dangling_Input_Signal))
			((fx)(Dangling_Input_Signal))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int GATEOUT -1 0 37(_ent(_inout))))
		(_port (_int LE -1 0 38(_ent(_inout))))
		(_port (_int Y1 0 0 39(_ent(_inout))))
		(_port (_int Y2 0 0 40(_ent(_inout))))
		(_port (_int Y3 0 0 41(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 72(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 81(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 88(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 94(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 98(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 5 0 99(_arch(_uni))))
		(_sig (_int BusOutput2 5 0 100(_arch(_uni))))
		(_sig (_int BusOutput3 5 0 101(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 104(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__181(_arch 1 0 181(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__182(_arch 2 0 182(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__183(_arch 3 0 183(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__184(_arch 4 0 184(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__185(_arch 5 0 185(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__186(_arch 6 0 186(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__187(_arch 7 0 187(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__188(_arch 8 0 188(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__189(_arch 9 0 189(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__190(_arch 10 0 190(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__191(_arch 11 0 191(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
			(line__196(_arch 12 0 196(_assignment (_trgt(16)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 13 -1)
)
I 000053 55 1267          1514228500973 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 0 20))
	(_version vd0)
	(_time 1514228500974 2017.12.25 20:01:40)
	(_source (\./../src/Dec_conter3.vhd\))
	(_parameters tan)
	(_code 86d1d18885d1d193d28695dc81818380d381828083)
	(_ent
		(_time 1514228164654)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in))))
		(_port (_int CLR -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 0 22(_arch(_uni((i 1))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(5)))))
			(line__39(_arch 1 0 39(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000053 55 1369          1514228509612 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 0 19))
	(_version vd0)
	(_time 1514228509613 2017.12.25 20:01:49)
	(_source (\./../src/Dec_Counters.vhd\))
	(_parameters tan)
	(_code 37626632356060226362246d303032316230333132)
	(_ent
		(_time 1514220979892)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(6))(_sens(3)(4)(5)(0))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__46(_arch 2 0 46(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
I 000053 55 1470          1514228509676 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514228509677 2017.12.25 20:01:49)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code 85d0d48b85d2d290d1d696df82828083d082818380)
	(_ent
		(_time 1514228305642)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_trgt(6)(7))(_sens(4)(5)(0)(1)(6))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__47(_arch 2 0 47(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 3 -1)
)
I 000046 55 1129          1514228509719 latch
(_unit VHDL (latch 0 6(latch 0 18))
	(_version vd0)
	(_time 1514228509720 2017.12.25 20:01:49)
	(_source (\./../src/latch.vhd\))
	(_parameters tan)
	(_code a5f0a3f2a1f3f5b3a4a2bdffa7a3a4a2a1a3a6a3ad)
	(_ent
		(_time 1514216315457)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int laciek 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 0 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(4))(_sens(0)(3))(_read(1)))))
			(line__34(_arch 1 0 34(_assignment (_alias((Ylatch)(laciek)))(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 2 -1)
)
I 000056 55 2622          1514228509756 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514228509757 2017.12.25 20:01:49)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code d481d586d98385c3de84918e8cd286d182d3d0d2d6)
	(_ent
		(_time 1514207303301)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 0 14(_ent (_inout((i 2))))))
				(_port (_int Y1 0 0 17(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 0 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 0 20(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch2 0 0 21(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch3 0 0 22(_ent (_out(_string \"0000"\)))))
				(_port (_int fx -1 0 23(_ent (_in((i 2))))))
				(_port (_int LE -1 0 24(_ent (_inout((i 2))))))
				(_port (_int CLK -1 0 25(_ent (_in))))
				(_port (_int CLR -1 0 26(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 55(_comp top)
		(_port
			((GATE)(GATE))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((GATEOUT)(_open))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 0 33(_arch(_uni))))
		(_sig (_int CLR -1 0 34(_arch(_uni))))
		(_sig (_int GATE -1 0 35(_arch(_uni))))
		(_sig (_int CLK -1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 0 38(_arch(_uni))))
		(_sig (_int Y2 1 0 39(_arch(_uni))))
		(_sig (_int Y3 1 0 40(_arch(_uni))))
		(_sig (_int Ylatch1 1 0 41(_arch(_uni))))
		(_sig (_int Ylatch2 1 0 42(_arch(_uni))))
		(_sig (_int Ylatch3 1 0 43(_arch(_uni))))
		(_sig (_int LE -1 0 44(_arch(_uni))))
		(_sig (_int END_SIM -2 0 48(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 75(_prcs (_wait_for)(_trgt(1)(11)))))
			(fx_CLK(_arch 1 0 103(_prcs (_wait_for)(_trgt(0))(_read(11)))))
			(CLOCK_CLK(_arch 2 0 121(_prcs (_wait_for)(_trgt(3))(_read(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 654 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 146 (miernik_tb))
	(_version vd0)
	(_time 1514228509768 2017.12.25 20:01:49)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code d4808586d58283c3d0d5c68e80d281d2d7d2dcd182)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((GATEOUT)(_open))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000048 55 1164          1514228509809 automat
(_unit VHDL (automat 0 6(automat 0 17))
	(_version vd0)
	(_time 1514228509810 2017.12.25 20:01:49)
	(_source (\./../src/automat.vhd\))
	(_parameters tan)
	(_code 025755050554521456514658520506040305070506)
	(_ent
		(_time 1514222583207)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 0 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 0 20(_arch(_uni))))
		(_sig (_int laciek -1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(3)(4)(5))(_sens(2))(_read(3)))))
			(line__45(_arch 1 0 45(_assignment (_alias((LE)(laciek)))(_simpleassign BUF)(_trgt(1))(_sens(5)))))
			(line__47(_arch 2 0 47(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 3 -1)
)
I 000044 55 6862          1514228509851 top
(_unit VHDL (top 0 28(top 0 45))
	(_version vd0)
	(_time 1514228509852 2017.12.25 20:01:49)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 31656334666765266736776a603635376736313635)
	(_ent
		(_time 1514228361751)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 51(_ent (_in))))
				(_port (_int GATE -1 0 52(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 53(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 77(_ent (_in))))
				(_port (_int GATEIN -1 0 78(_ent (_in((i 2))))))
				(_port (_int fx -1 0 79(_ent (_in))))
				(_port (_int GATEOUT -1 0 80(_ent (_out((i 2))))))
				(_port (_int Y 3 0 81(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 58(_ent (_in))))
				(_port (_int GATEIN -1 0 59(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 60(_ent (_in((i 2))))))
				(_port (_int fx -1 0 61(_ent (_in))))
				(_port (_int GATEOUT -1 0 62(_ent (_inout((i 2))))))
				(_port (_int Y 1 0 63(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 86(_ent (_in((i 2))))))
				(_port (_int LE -1 0 87(_ent (_in((i 2))))))
				(_port (_int Ylicznik 4 0 88(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 4 0 89(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 68(_ent (_in))))
				(_port (_int GATEIN -1 0 69(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 70(_ent (_in((i 2))))))
				(_port (_int fx -1 0 71(_ent (_in))))
				(_port (_int Y 2 0 72(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 110(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 117(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 126(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 136(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 147(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 158(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 169(_comp Dec_Counter3)
		(_port
			((CLR)(Dangling_Input_Signal))
			((fx)(Dangling_Input_Signal))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int GATEOUT -1 0 37(_ent(_inout))))
		(_port (_int LE -1 0 38(_ent(_inout))))
		(_port (_int Y1 0 0 39(_ent(_inout))))
		(_port (_int Y2 0 0 40(_ent(_inout))))
		(_port (_int Y3 0 0 41(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 72(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 81(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 88(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 94(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 98(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 5 0 99(_arch(_uni))))
		(_sig (_int BusOutput2 5 0 100(_arch(_uni))))
		(_sig (_int BusOutput3 5 0 101(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 104(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__181(_arch 1 0 181(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__182(_arch 2 0 182(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__183(_arch 3 0 183(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__184(_arch 4 0 184(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__185(_arch 5 0 185(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__186(_arch 6 0 186(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__187(_arch 7 0 187(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__188(_arch 8 0 188(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__189(_arch 9 0 189(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__190(_arch 10 0 190(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__191(_arch 11 0 191(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
			(line__196(_arch 12 0 196(_assignment (_trgt(16)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 13 -1)
)
I 000053 55 1267          1514228509888 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 0 20))
	(_version vd0)
	(_time 1514228509889 2017.12.25 20:01:49)
	(_source (\./../src/Dec_conter3.vhd\))
	(_parameters tan)
	(_code 51040352550606440551420b565654570456555754)
	(_ent
		(_time 1514228164654)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in))))
		(_port (_int CLR -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 0 22(_arch(_uni((i 1))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(5)))))
			(line__39(_arch 1 0 39(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000045 55 2090          1514228509929 Core
(_unit VHDL (core 0 6(core 1 24))
	(_version vd0)
	(_time 1514228509930 2017.12.25 20:01:49)
	(_source (\./../src/Core.vhd\(\./../src/Core/Core.vhd\)))
	(_parameters tan)
	(_code 7f2a2a7e7f2929697f796c2578787d797a797c7929)
	(_ent
		(_time 1514120234932)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 14(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 15(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylatch 1 0 16(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 1 25(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 1 26(_arch(_uni(_string \"000"\)))))
		(_sig (_int laciek 2 1 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__30(_arch 0 1 30(_prcs (_trgt(10))(_sens(2)(9)(3)(10))(_dssslsensitivity 2))))
			(line__47(_arch 1 1 47(_prcs (_simple)(_trgt(3)(11))(_sens(9))(_read(11)))))
			(line__65(_arch 2 1 65(_assignment (_alias((Yx)(clka)))(_trgt(5))(_sens(11)))))
			(line__66(_arch 3 1 66(_assignment (_alias((Y)(Ylicznik)))(_trgt(7))(_sens(10)))))
			(line__70(_arch 4 1 70(_prcs (_simple)(_trgt(12))(_sens(4)(10))(_read(2)))))
			(line__78(_arch 5 1 78(_assignment (_alias((Ylatch)(laciek)))(_trgt(8))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 6 -1)
)
I 000056 55 2534          1514228509976 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1514228509977 2017.12.25 20:01:49)
	(_source (\./../src/Core_TB.vhd\(\./../src/Core/Core_TB.vhd\)))
	(_parameters tan)
	(_code aefbfbf9adf8f8b8acabe8f5fba8aca8ada8f8a9ac)
	(_ent
		(_time 1514080966610)
	)
	(_comp
		(Core
			(_object
				(_port (_int LE -1 1 14(_ent (_in))))
				(_port (_int Ylatch 0 1 15(_ent (_inout(_string \"0000"\)))))
				(_port (_int fx -1 1 16(_ent (_in))))
				(_port (_int fautomat -1 1 17(_ent (_in))))
				(_port (_int CLR -1 1 18(_ent (_in))))
				(_port (_int Yx 1 1 19(_ent (_inout(_string \"000"\)))))
				(_port (_int CE -1 1 20(_ent (_inout((i 2))))))
				(_port (_int Yautomat -1 1 21(_ent (_inout))))
				(_port (_int Y 0 1 22(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 1 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 51(_comp Core)
		(_port
			((LE)(LE))
			((Ylatch)(Ylatch))
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((Yx)(Yx))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
			(_port
				((fx)(fx))
				((fautomat)(fautomat))
				((CLR)(CLR))
				((CE)(CE))
				((LE)(LE))
				((Yx)(Yx))
				((Yautomat)(Yautomat))
				((Y)(Y))
				((Ylatch)(Ylatch))
				((CLK)(CLK))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 15(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int fx -1 1 32(_arch(_uni))))
		(_sig (_int fautomat -1 1 33(_arch(_uni))))
		(_sig (_int CLR -1 1 34(_arch(_uni))))
		(_sig (_int CE -1 1 35(_arch(_uni))))
		(_sig (_int Yautomat -1 1 36(_arch(_uni))))
		(_sig (_int CLK -1 1 37(_arch(_uni))))
		(_sig (_int LE -1 1 38(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 40(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 2 1 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 1 41(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Yx 3 1 41(_arch(_uni))))
		(_sig (_int Ylatch 2 1 42(_arch(_uni))))
		(_sig (_int END_SIM -2 1 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 69(_prcs (_wait_for)(_trgt(2)(6)(10)))))
			(CLOCK_CLK(_arch 1 1 90(_prcs (_wait_for)(_trgt(5))(_read(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 610 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 115 (core_tb))
	(_version vd0)
	(_time 1514228509984 2017.12.25 20:01:49)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code aefafcf9fef8f9b9aaafbcf4faa8fba8ada8a6abf8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
				(_port
					((fx)(fx))
					((fautomat)(fautomat))
					((CLR)(CLR))
					((CE)(CE))
					((LE)(LE))
					((Yx)(Yx))
					((Yautomat)(Yautomat))
					((Y)(Y))
					((Ylatch)(Ylatch))
					((CLK)(CLK))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 6862          1514228511940 top
(_unit VHDL (top 0 28(top 0 45))
	(_version vd0)
	(_time 1514228511941 2017.12.25 20:01:51)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 4f1c4c4d4f191b58194809141e484b4919484f484b)
	(_ent
		(_time 1514228361751)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 51(_ent (_in))))
				(_port (_int GATE -1 0 52(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 53(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 77(_ent (_in))))
				(_port (_int GATEIN -1 0 78(_ent (_in((i 2))))))
				(_port (_int fx -1 0 79(_ent (_in))))
				(_port (_int GATEOUT -1 0 80(_ent (_out((i 2))))))
				(_port (_int Y 3 0 81(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 58(_ent (_in))))
				(_port (_int GATEIN -1 0 59(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 60(_ent (_in((i 2))))))
				(_port (_int fx -1 0 61(_ent (_in))))
				(_port (_int GATEOUT -1 0 62(_ent (_inout((i 2))))))
				(_port (_int Y 1 0 63(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 86(_ent (_in((i 2))))))
				(_port (_int LE -1 0 87(_ent (_in((i 2))))))
				(_port (_int Ylicznik 4 0 88(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 4 0 89(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 68(_ent (_in))))
				(_port (_int GATEIN -1 0 69(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 70(_ent (_in((i 2))))))
				(_port (_int fx -1 0 71(_ent (_in))))
				(_port (_int Y 2 0 72(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 110(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 117(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 126(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 136(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 147(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 158(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 169(_comp Dec_Counter3)
		(_port
			((CLR)(Dangling_Input_Signal))
			((fx)(Dangling_Input_Signal))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int GATEOUT -1 0 37(_ent(_inout))))
		(_port (_int LE -1 0 38(_ent(_inout))))
		(_port (_int Y1 0 0 39(_ent(_inout))))
		(_port (_int Y2 0 0 40(_ent(_inout))))
		(_port (_int Y3 0 0 41(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 72(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 81(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 88(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 94(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 98(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 5 0 99(_arch(_uni))))
		(_sig (_int BusOutput2 5 0 100(_arch(_uni))))
		(_sig (_int BusOutput3 5 0 101(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 104(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__181(_arch 1 0 181(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__182(_arch 2 0 182(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__183(_arch 3 0 183(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__184(_arch 4 0 184(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__185(_arch 5 0 185(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__186(_arch 6 0 186(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__187(_arch 7 0 187(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__188(_arch 8 0 188(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__189(_arch 9 0 189(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__190(_arch 10 0 190(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__191(_arch 11 0 191(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
			(line__196(_arch 12 0 196(_assignment (_trgt(16)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 13 -1)
)
I 000036 55 654 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 146 (miernik_tb))
	(_version vd0)
	(_time 1514228541793 2017.12.25 20:02:21)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code f3f0a5a3f5a5a4e4f7f2e1a9a7f5a6f5f0f5fbf6a5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((GATEOUT)(_open))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 2753          1514228555328 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514228555329 2017.12.25 20:02:35)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code cec09a9b92999fd9c49e8b9496c89ccb98c9cac8cc)
	(_ent
		(_time 1514207303301)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 0 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 0 15(_ent (_inout((i 2))))))
				(_port (_int Y1 0 0 17(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 0 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 0 20(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch2 0 0 21(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch3 0 0 22(_ent (_out(_string \"0000"\)))))
				(_port (_int fx -1 0 23(_ent (_in((i 2))))))
				(_port (_int LE -1 0 24(_ent (_inout((i 2))))))
				(_port (_int CLK -1 0 25(_ent (_in))))
				(_port (_int CLR -1 0 26(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 55(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 0 33(_arch(_uni))))
		(_sig (_int CLR -1 0 34(_arch(_uni))))
		(_sig (_int GATE -1 0 35(_arch(_uni))))
		(_sig (_int CLK -1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 0 38(_arch(_uni))))
		(_sig (_int Y2 1 0 39(_arch(_uni))))
		(_sig (_int Y3 1 0 40(_arch(_uni))))
		(_sig (_int Ylatch1 1 0 41(_arch(_uni))))
		(_sig (_int Ylatch2 1 0 42(_arch(_uni))))
		(_sig (_int Ylatch3 1 0 43(_arch(_uni))))
		(_sig (_int LE -1 0 44(_arch(_uni))))
		(_sig (_int GATEOUT -1 0 45(_arch(_uni))))
		(_sig (_int END_SIM -2 0 48(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 75(_prcs (_wait_for)(_trgt(1)(12)))))
			(fx_CLK(_arch 1 0 103(_prcs (_wait_for)(_trgt(0))(_read(12)))))
			(CLOCK_CLK(_arch 2 0 121(_prcs (_wait_for)(_trgt(3))(_read(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 656 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 146 (miernik_tb))
	(_version vd0)
	(_time 1514228555338 2017.12.25 20:02:35)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code ded1da8c8e8889c9dadfcc848ad88bd8ddd8d6db88)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 2753          1514228556696 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514228556697 2017.12.25 20:02:36)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code 2d237f29707a7c3a277d6877752b7f287b2a292b2f)
	(_ent
		(_time 1514207303301)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 0 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 0 15(_ent (_inout((i 2))))))
				(_port (_int Y1 0 0 17(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 0 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 0 20(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch2 0 0 21(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch3 0 0 22(_ent (_out(_string \"0000"\)))))
				(_port (_int fx -1 0 23(_ent (_in((i 2))))))
				(_port (_int LE -1 0 24(_ent (_inout((i 2))))))
				(_port (_int CLK -1 0 25(_ent (_in))))
				(_port (_int CLR -1 0 26(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 55(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 0 33(_arch(_uni))))
		(_sig (_int CLR -1 0 34(_arch(_uni))))
		(_sig (_int GATE -1 0 35(_arch(_uni))))
		(_sig (_int CLK -1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 0 38(_arch(_uni))))
		(_sig (_int Y2 1 0 39(_arch(_uni))))
		(_sig (_int Y3 1 0 40(_arch(_uni))))
		(_sig (_int Ylatch1 1 0 41(_arch(_uni))))
		(_sig (_int Ylatch2 1 0 42(_arch(_uni))))
		(_sig (_int Ylatch3 1 0 43(_arch(_uni))))
		(_sig (_int LE -1 0 44(_arch(_uni))))
		(_sig (_int GATEOUT -1 0 45(_arch(_uni))))
		(_sig (_int END_SIM -2 0 48(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 75(_prcs (_wait_for)(_trgt(1)(12)))))
			(fx_CLK(_arch 1 0 103(_prcs (_wait_for)(_trgt(0))(_read(12)))))
			(CLOCK_CLK(_arch 2 0 121(_prcs (_wait_for)(_trgt(3))(_read(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 656 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 146 (miernik_tb))
	(_version vd0)
	(_time 1514228556701 2017.12.25 20:02:36)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code 2d222f297c7b7a3a292c3f77792b782b2e2b25287b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 6862          1514228559833 top
(_unit VHDL (top 0 28(top 0 45))
	(_version vd0)
	(_time 1514228559834 2017.12.25 20:02:39)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 727c74732624266524753429237576742475727576)
	(_ent
		(_time 1514228361751)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 51(_ent (_in))))
				(_port (_int GATE -1 0 52(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 53(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 77(_ent (_in))))
				(_port (_int GATEIN -1 0 78(_ent (_in((i 2))))))
				(_port (_int fx -1 0 79(_ent (_in))))
				(_port (_int GATEOUT -1 0 80(_ent (_out((i 2))))))
				(_port (_int Y 3 0 81(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 58(_ent (_in))))
				(_port (_int GATEIN -1 0 59(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 60(_ent (_in((i 2))))))
				(_port (_int fx -1 0 61(_ent (_in))))
				(_port (_int GATEOUT -1 0 62(_ent (_inout((i 2))))))
				(_port (_int Y 1 0 63(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 86(_ent (_in((i 2))))))
				(_port (_int LE -1 0 87(_ent (_in((i 2))))))
				(_port (_int Ylicznik 4 0 88(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 4 0 89(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 68(_ent (_in))))
				(_port (_int GATEIN -1 0 69(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 70(_ent (_in((i 2))))))
				(_port (_int fx -1 0 71(_ent (_in))))
				(_port (_int Y 2 0 72(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 110(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 117(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 126(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 136(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 147(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 158(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 169(_comp Dec_Counter3)
		(_port
			((CLR)(Dangling_Input_Signal))
			((fx)(Dangling_Input_Signal))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int GATEOUT -1 0 37(_ent(_inout))))
		(_port (_int LE -1 0 38(_ent(_inout))))
		(_port (_int Y1 0 0 39(_ent(_inout))))
		(_port (_int Y2 0 0 40(_ent(_inout))))
		(_port (_int Y3 0 0 41(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 72(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 81(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 88(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 94(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 98(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 5 0 99(_arch(_uni))))
		(_sig (_int BusOutput2 5 0 100(_arch(_uni))))
		(_sig (_int BusOutput3 5 0 101(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 104(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__181(_arch 1 0 181(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__182(_arch 2 0 182(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__183(_arch 3 0 183(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__184(_arch 4 0 184(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__185(_arch 5 0 185(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__186(_arch 6 0 186(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__187(_arch 7 0 187(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__188(_arch 8 0 188(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__189(_arch 9 0 189(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__190(_arch 10 0 190(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__191(_arch 11 0 191(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
			(line__196(_arch 12 0 196(_assignment (_trgt(16)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 13 -1)
)
I 000044 55 6862          1514228604256 top
(_unit VHDL (top 0 28(top 0 45))
	(_version vd0)
	(_time 1514228604257 2017.12.25 20:03:24)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code f8fcaaa8a6aeacefaeffbea3a9fffcfeaefff8fffc)
	(_ent
		(_time 1514228361751)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 51(_ent (_in))))
				(_port (_int GATE -1 0 52(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 53(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 77(_ent (_in))))
				(_port (_int GATEIN -1 0 78(_ent (_in((i 2))))))
				(_port (_int fx -1 0 79(_ent (_in))))
				(_port (_int GATEOUT -1 0 80(_ent (_out((i 2))))))
				(_port (_int Y 3 0 81(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 58(_ent (_in))))
				(_port (_int GATEIN -1 0 59(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 60(_ent (_in((i 2))))))
				(_port (_int fx -1 0 61(_ent (_in))))
				(_port (_int GATEOUT -1 0 62(_ent (_inout((i 2))))))
				(_port (_int Y 1 0 63(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 86(_ent (_in((i 2))))))
				(_port (_int LE -1 0 87(_ent (_in((i 2))))))
				(_port (_int Ylicznik 4 0 88(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 4 0 89(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 68(_ent (_in))))
				(_port (_int GATEIN -1 0 69(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 70(_ent (_in((i 2))))))
				(_port (_int fx -1 0 71(_ent (_in))))
				(_port (_int Y 2 0 72(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 110(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 117(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 126(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 136(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 147(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 158(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 169(_comp Dec_Counter3)
		(_port
			((CLR)(Dangling_Input_Signal))
			((fx)(Dangling_Input_Signal))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int GATEOUT -1 0 37(_ent(_inout))))
		(_port (_int LE -1 0 38(_ent(_inout))))
		(_port (_int Y1 0 0 39(_ent(_inout))))
		(_port (_int Y2 0 0 40(_ent(_inout))))
		(_port (_int Y3 0 0 41(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 72(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 81(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 88(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 94(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 98(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 5 0 99(_arch(_uni))))
		(_sig (_int BusOutput2 5 0 100(_arch(_uni))))
		(_sig (_int BusOutput3 5 0 101(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 104(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__181(_arch 1 0 181(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__182(_arch 2 0 182(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__183(_arch 3 0 183(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__184(_arch 4 0 184(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__185(_arch 5 0 185(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__186(_arch 6 0 186(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__187(_arch 7 0 187(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__188(_arch 8 0 188(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__189(_arch 9 0 189(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__190(_arch 10 0 190(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__191(_arch 11 0 191(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
			(line__196(_arch 12 0 196(_assignment (_trgt(16)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 13 -1)
)
I 000053 55 1270          1514228606245 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 0 19))
	(_version vd0)
	(_time 1514228606246 2017.12.25 20:03:26)
	(_source (\./../src/Dec_conter3.vhd\))
	(_parameters tan)
	(_code b8babbecb5efefadecb8abe2bfbfbdbeedbfbcbebd)
	(_ent
		(_time 1514228164654)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in))))
		(_port (_int CLR -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 0 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(5))(_sens(3)(4))(_read(5)(1)))))
			(line__38(_arch 1 0 38(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000053 55 1369          1514228618149 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 0 19))
	(_version vd0)
	(_time 1514228618150 2017.12.25 20:03:38)
	(_source (\./../src/Dec_Counters.vhd\))
	(_parameters tan)
	(_code 3a3b383f6e6d6d2f6e6f29603d3d3f3c6f3d3e3c3f)
	(_ent
		(_time 1514220979892)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(6))(_sens(3)(4)(5)(0))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__46(_arch 2 0 46(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
I 000053 55 1470          1514228618199 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514228618200 2017.12.25 20:03:38)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code 69686b69653e3e7c3d3a7a336e6e6c6f3c6e6d6f6c)
	(_ent
		(_time 1514228305642)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_trgt(6)(7))(_sens(4)(5)(0)(1)(6))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__47(_arch 2 0 47(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 3 -1)
)
I 000046 55 1129          1514228618241 latch
(_unit VHDL (latch 0 6(latch 0 18))
	(_version vd0)
	(_time 1514228618242 2017.12.25 20:03:38)
	(_source (\./../src/latch.vhd\))
	(_parameters tan)
	(_code 9899cd9791cec88e999f80c29a9e999f9c9e9b9e90)
	(_ent
		(_time 1514216315457)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int laciek 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 0 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(4))(_sens(0)(3))(_read(1)))))
			(line__34(_arch 1 0 34(_assignment (_alias((Ylatch)(laciek)))(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 2 -1)
)
I 000056 55 2753          1514228618281 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514228618282 2017.12.25 20:03:38)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code b7b6e5e3b9e0e6a0bde7f2edefb1e5b2e1b0b3b1b5)
	(_ent
		(_time 1514207303301)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 0 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 0 15(_ent (_inout((i 2))))))
				(_port (_int Y1 0 0 17(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 0 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 0 20(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch2 0 0 21(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch3 0 0 22(_ent (_out(_string \"0000"\)))))
				(_port (_int fx -1 0 23(_ent (_in((i 2))))))
				(_port (_int LE -1 0 24(_ent (_inout((i 2))))))
				(_port (_int CLK -1 0 25(_ent (_in))))
				(_port (_int CLR -1 0 26(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 55(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 0 33(_arch(_uni))))
		(_sig (_int CLR -1 0 34(_arch(_uni))))
		(_sig (_int GATE -1 0 35(_arch(_uni))))
		(_sig (_int CLK -1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 0 38(_arch(_uni))))
		(_sig (_int Y2 1 0 39(_arch(_uni))))
		(_sig (_int Y3 1 0 40(_arch(_uni))))
		(_sig (_int Ylatch1 1 0 41(_arch(_uni))))
		(_sig (_int Ylatch2 1 0 42(_arch(_uni))))
		(_sig (_int Ylatch3 1 0 43(_arch(_uni))))
		(_sig (_int LE -1 0 44(_arch(_uni))))
		(_sig (_int GATEOUT -1 0 45(_arch(_uni))))
		(_sig (_int END_SIM -2 0 48(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 75(_prcs (_wait_for)(_trgt(1)(12)))))
			(fx_CLK(_arch 1 0 103(_prcs (_wait_for)(_trgt(0))(_read(12)))))
			(CLOCK_CLK(_arch 2 0 121(_prcs (_wait_for)(_trgt(3))(_read(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 656 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 146 (miernik_tb))
	(_version vd0)
	(_time 1514228618295 2017.12.25 20:03:38)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code c7c7c592c59190d0c3c6d59d93c192c1c4c1cfc291)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000048 55 1164          1514228618333 automat
(_unit VHDL (automat 0 6(automat 0 17))
	(_version vd0)
	(_time 1514228618334 2017.12.25 20:03:38)
	(_source (\./../src/automat.vhd\))
	(_parameters tan)
	(_code f6f7f1a7f5a0a6e0a2a5b2aca6f1f2f0f7f1f3f1f2)
	(_ent
		(_time 1514222583207)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 0 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 0 20(_arch(_uni))))
		(_sig (_int laciek -1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(3)(4)(5))(_sens(2))(_read(3)))))
			(line__45(_arch 1 0 45(_assignment (_alias((LE)(laciek)))(_simpleassign BUF)(_trgt(1))(_sens(5)))))
			(line__47(_arch 2 0 47(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 3 -1)
)
I 000044 55 6862          1514228618376 top
(_unit VHDL (top 0 28(top 0 45))
	(_version vd0)
	(_time 1514228618377 2017.12.25 20:03:38)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 15151612464341024312534e441211134312151211)
	(_ent
		(_time 1514228361751)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 51(_ent (_in))))
				(_port (_int GATE -1 0 52(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 53(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 77(_ent (_in))))
				(_port (_int GATEIN -1 0 78(_ent (_in((i 2))))))
				(_port (_int fx -1 0 79(_ent (_in))))
				(_port (_int GATEOUT -1 0 80(_ent (_out((i 2))))))
				(_port (_int Y 3 0 81(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 58(_ent (_in))))
				(_port (_int GATEIN -1 0 59(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 60(_ent (_in((i 2))))))
				(_port (_int fx -1 0 61(_ent (_in))))
				(_port (_int GATEOUT -1 0 62(_ent (_inout((i 2))))))
				(_port (_int Y 1 0 63(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 86(_ent (_in((i 2))))))
				(_port (_int LE -1 0 87(_ent (_in((i 2))))))
				(_port (_int Ylicznik 4 0 88(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 4 0 89(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 68(_ent (_in))))
				(_port (_int GATEIN -1 0 69(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 70(_ent (_in((i 2))))))
				(_port (_int fx -1 0 71(_ent (_in))))
				(_port (_int Y 2 0 72(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 110(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 117(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 126(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 136(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 147(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 158(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 169(_comp Dec_Counter3)
		(_port
			((CLR)(Dangling_Input_Signal))
			((fx)(Dangling_Input_Signal))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int GATEOUT -1 0 37(_ent(_inout))))
		(_port (_int LE -1 0 38(_ent(_inout))))
		(_port (_int Y1 0 0 39(_ent(_inout))))
		(_port (_int Y2 0 0 40(_ent(_inout))))
		(_port (_int Y3 0 0 41(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 72(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 81(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 88(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 94(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 98(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 5 0 99(_arch(_uni))))
		(_sig (_int BusOutput2 5 0 100(_arch(_uni))))
		(_sig (_int BusOutput3 5 0 101(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 104(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__181(_arch 1 0 181(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__182(_arch 2 0 182(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__183(_arch 3 0 183(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__184(_arch 4 0 184(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__185(_arch 5 0 185(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__186(_arch 6 0 186(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__187(_arch 7 0 187(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__188(_arch 8 0 188(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__189(_arch 9 0 189(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__190(_arch 10 0 190(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__191(_arch 11 0 191(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
			(line__196(_arch 12 0 196(_assignment (_trgt(16)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 13 -1)
)
I 000053 55 1270          1514228618412 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 0 19))
	(_version vd0)
	(_time 1514228618413 2017.12.25 20:03:38)
	(_source (\./../src/Dec_conter3.vhd\))
	(_parameters tan)
	(_code 44454746451313511044571e434341421143404241)
	(_ent
		(_time 1514228164654)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in))))
		(_port (_int CLR -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 0 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(5))(_sens(3)(4))(_read(1)(5)))))
			(line__38(_arch 1 0 38(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000045 55 2090          1514228618452 Core
(_unit VHDL (core 0 6(core 1 24))
	(_version vd0)
	(_time 1514228618453 2017.12.25 20:03:38)
	(_source (\./../src/Core.vhd\(\./../src/Core/Core.vhd\)))
	(_parameters tan)
	(_code 636267633635357563657039646461656665606535)
	(_ent
		(_time 1514120234932)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 14(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 15(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylatch 1 0 16(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 1 25(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 1 26(_arch(_uni(_string \"000"\)))))
		(_sig (_int laciek 2 1 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__30(_arch 0 1 30(_prcs (_trgt(10))(_sens(2)(9)(3)(10))(_dssslsensitivity 2))))
			(line__47(_arch 1 1 47(_prcs (_simple)(_trgt(3)(11))(_sens(9))(_read(11)))))
			(line__65(_arch 2 1 65(_assignment (_alias((Yx)(clka)))(_trgt(5))(_sens(11)))))
			(line__66(_arch 3 1 66(_assignment (_alias((Y)(Ylicznik)))(_trgt(7))(_sens(10)))))
			(line__70(_arch 4 1 70(_prcs (_simple)(_trgt(12))(_sens(4)(10))(_read(2)))))
			(line__78(_arch 5 1 78(_assignment (_alias((Ylatch)(laciek)))(_trgt(8))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 6 -1)
)
I 000056 55 2534          1514228618499 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1514228618500 2017.12.25 20:03:38)
	(_source (\./../src/Core_TB.vhd\(\./../src/Core/Core_TB.vhd\)))
	(_parameters tan)
	(_code 9293969dc6c4c4849097d4c9c79490949194c49590)
	(_ent
		(_time 1514080966610)
	)
	(_comp
		(Core
			(_object
				(_port (_int LE -1 1 14(_ent (_in))))
				(_port (_int Ylatch 0 1 15(_ent (_inout(_string \"0000"\)))))
				(_port (_int fx -1 1 16(_ent (_in))))
				(_port (_int fautomat -1 1 17(_ent (_in))))
				(_port (_int CLR -1 1 18(_ent (_in))))
				(_port (_int Yx 1 1 19(_ent (_inout(_string \"000"\)))))
				(_port (_int CE -1 1 20(_ent (_inout((i 2))))))
				(_port (_int Yautomat -1 1 21(_ent (_inout))))
				(_port (_int Y 0 1 22(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 1 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 51(_comp Core)
		(_port
			((LE)(LE))
			((Ylatch)(Ylatch))
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((Yx)(Yx))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
			(_port
				((fx)(fx))
				((fautomat)(fautomat))
				((CLR)(CLR))
				((CE)(CE))
				((LE)(LE))
				((Yx)(Yx))
				((Yautomat)(Yautomat))
				((Y)(Y))
				((Ylatch)(Ylatch))
				((CLK)(CLK))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 15(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int fx -1 1 32(_arch(_uni))))
		(_sig (_int fautomat -1 1 33(_arch(_uni))))
		(_sig (_int CLR -1 1 34(_arch(_uni))))
		(_sig (_int CE -1 1 35(_arch(_uni))))
		(_sig (_int Yautomat -1 1 36(_arch(_uni))))
		(_sig (_int CLK -1 1 37(_arch(_uni))))
		(_sig (_int LE -1 1 38(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 40(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 2 1 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 1 41(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Yx 3 1 41(_arch(_uni))))
		(_sig (_int Ylatch 2 1 42(_arch(_uni))))
		(_sig (_int END_SIM -2 1 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 69(_prcs (_wait_for)(_trgt(2)(6)(10)))))
			(CLOCK_CLK(_arch 1 1 90(_prcs (_wait_for)(_trgt(5))(_read(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 610 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 115 (core_tb))
	(_version vd0)
	(_time 1514228618503 2017.12.25 20:03:38)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code 9292919d95c4c585969380c8c694c79491949a97c4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
				(_port
					((fx)(fx))
					((fautomat)(fautomat))
					((CLR)(CLR))
					((CE)(CE))
					((LE)(LE))
					((Yx)(Yx))
					((Yautomat)(Yautomat))
					((Y)(Y))
					((Ylatch)(Ylatch))
					((CLK)(CLK))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000053 55 1369          1514228689398 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 0 19))
	(_version vd0)
	(_time 1514228689399 2017.12.25 20:04:49)
	(_source (\./../src/Dec_Counters.vhd\))
	(_parameters tan)
	(_code 8c82db82dadbdb99d8d99fd68b8b898ad98b888a89)
	(_ent
		(_time 1514220979892)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(6))(_sens(3)(4)(5)(0))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__46(_arch 2 0 46(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
V 000053 55 1470          1514228689449 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514228689450 2017.12.25 20:04:49)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code bbb5ecefecececaeefe8a8e1bcbcbebdeebcbfbdbe)
	(_ent
		(_time 1514228305642)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_trgt(6)(7))(_sens(4)(5)(0)(1)(6))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__47(_arch 2 0 47(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 3 -1)
)
V 000046 55 1129          1514228689490 latch
(_unit VHDL (latch 0 6(latch 0 18))
	(_version vd0)
	(_time 1514228689491 2017.12.25 20:04:49)
	(_source (\./../src/latch.vhd\))
	(_parameters tan)
	(_code eae4eab9babcbafcebedf2b0e8ecebedeeece9ece2)
	(_ent
		(_time 1514216315457)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int laciek 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 0 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(4))(_sens(0)(3))(_read(1)))))
			(line__34(_arch 1 0 34(_assignment (_alias((Ylatch)(laciek)))(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 2 -1)
)
V 000056 55 2753          1514228689525 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514228689526 2017.12.25 20:04:49)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code 0907090f095e581e03594c53510f5b0c5f0e0d0f0b)
	(_ent
		(_time 1514207303301)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 0 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 0 15(_ent (_inout((i 2))))))
				(_port (_int Y1 0 0 17(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 0 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 0 20(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch2 0 0 21(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch3 0 0 22(_ent (_out(_string \"0000"\)))))
				(_port (_int fx -1 0 23(_ent (_in((i 2))))))
				(_port (_int LE -1 0 24(_ent (_inout((i 2))))))
				(_port (_int CLK -1 0 25(_ent (_in))))
				(_port (_int CLR -1 0 26(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 55(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 0 33(_arch(_uni))))
		(_sig (_int CLR -1 0 34(_arch(_uni))))
		(_sig (_int GATE -1 0 35(_arch(_uni))))
		(_sig (_int CLK -1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 0 38(_arch(_uni))))
		(_sig (_int Y2 1 0 39(_arch(_uni))))
		(_sig (_int Y3 1 0 40(_arch(_uni))))
		(_sig (_int Ylatch1 1 0 41(_arch(_uni))))
		(_sig (_int Ylatch2 1 0 42(_arch(_uni))))
		(_sig (_int Ylatch3 1 0 43(_arch(_uni))))
		(_sig (_int LE -1 0 44(_arch(_uni))))
		(_sig (_int GATEOUT -1 0 45(_arch(_uni))))
		(_sig (_int END_SIM -2 0 48(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 75(_prcs (_wait_for)(_trgt(1)(12)))))
			(fx_CLK(_arch 1 0 103(_prcs (_wait_for)(_trgt(0))(_read(12)))))
			(CLOCK_CLK(_arch 2 0 121(_prcs (_wait_for)(_trgt(3))(_read(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000036 55 656 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 146 (miernik_tb))
	(_version vd0)
	(_time 1514228689532 2017.12.25 20:04:49)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code 0906590f055f5e1e0d081b535d0f5c0f0a0f010c5f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000048 55 1164          1514228689567 automat
(_unit VHDL (automat 0 6(automat 0 17))
	(_version vd0)
	(_time 1514228689568 2017.12.25 20:04:49)
	(_source (\./../src/automat.vhd\))
	(_parameters tan)
	(_code 28267d2d257e783e7c7b6c72782f2c2e292f2d2f2c)
	(_ent
		(_time 1514222583207)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 0 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 0 20(_arch(_uni))))
		(_sig (_int laciek -1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(3)(4)(5))(_sens(2))(_read(3)))))
			(line__45(_arch 1 0 45(_assignment (_alias((LE)(laciek)))(_simpleassign BUF)(_trgt(1))(_sens(5)))))
			(line__47(_arch 2 0 47(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 3 -1)
)
I 000044 55 6687          1514228689609 top
(_unit VHDL (top 0 28(top 0 45))
	(_version vd0)
	(_time 1514228689610 2017.12.25 20:04:49)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 57580754060103400258110c065053510150575053)
	(_ent
		(_time 1514228361751)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 51(_ent (_in))))
				(_port (_int GATE -1 0 52(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 53(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 77(_ent (_in))))
				(_port (_int GATEIN -1 0 78(_ent (_in((i 2))))))
				(_port (_int fx -1 0 79(_ent (_in))))
				(_port (_int GATEOUT -1 0 80(_ent (_out((i 2))))))
				(_port (_int Y 3 0 81(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 58(_ent (_in))))
				(_port (_int GATEIN -1 0 59(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 60(_ent (_in((i 2))))))
				(_port (_int fx -1 0 61(_ent (_in))))
				(_port (_int GATEOUT -1 0 62(_ent (_inout((i 2))))))
				(_port (_int Y 1 0 63(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 86(_ent (_in((i 2))))))
				(_port (_int LE -1 0 87(_ent (_in((i 2))))))
				(_port (_int Ylicznik 4 0 88(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 4 0 89(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 68(_ent (_in))))
				(_port (_int GATEIN -1 0 69(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 70(_ent (_in((i 2))))))
				(_port (_int fx -1 0 71(_ent (_in))))
				(_port (_int Y 2 0 72(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 104(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 111(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 120(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 163(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int GATEOUT -1 0 37(_ent(_inout))))
		(_port (_int LE -1 0 38(_ent(_inout))))
		(_port (_int Y1 0 0 39(_ent(_inout))))
		(_port (_int Y2 0 0 40(_ent(_inout))))
		(_port (_int Y3 0 0 41(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 72(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 81(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 88(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 95(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 5 0 96(_arch(_uni))))
		(_sig (_int BusOutput2 5 0 97(_arch(_uni))))
		(_sig (_int BusOutput3 5 0 98(_arch(_uni))))
		(_prcs
			(line__176(_arch 0 0 176(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__177(_arch 1 0 177(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__178(_arch 2 0 178(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__179(_arch 3 0 179(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__180(_arch 4 0 180(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__181(_arch 5 0 181(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__182(_arch 6 0 182(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__183(_arch 7 0 183(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__184(_arch 8 0 184(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__185(_arch 9 0 185(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__186(_arch 10 0 186(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__187(_arch 11 0 187(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000053 55 1270          1514228689648 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 0 19))
	(_version vd0)
	(_time 1514228689649 2017.12.25 20:04:49)
	(_source (\./../src/Dec_conter3.vhd\))
	(_parameters tan)
	(_code 8688d68885d1d193d28695dc81818380d381828083)
	(_ent
		(_time 1514228164654)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in))))
		(_port (_int CLR -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 0 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(5))(_sens(3)(4))(_read(1)(5)))))
			(line__38(_arch 1 0 38(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
V 000045 55 2090          1514228689684 Core
(_unit VHDL (core 0 6(core 1 24))
	(_version vd0)
	(_time 1514228689685 2017.12.25 20:04:49)
	(_source (\./../src/Core.vhd\(\./../src/Core/Core.vhd\)))
	(_parameters tan)
	(_code a5abf2f2f6f3f3b3a5a3b6ffa2a2a7a3a0a3a6a3f3)
	(_ent
		(_time 1514120234932)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 14(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 15(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylatch 1 0 16(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 1 25(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 1 26(_arch(_uni(_string \"000"\)))))
		(_sig (_int laciek 2 1 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__30(_arch 0 1 30(_prcs (_trgt(10))(_sens(2)(9)(3)(10))(_dssslsensitivity 2))))
			(line__47(_arch 1 1 47(_prcs (_simple)(_trgt(3)(11))(_sens(9))(_read(11)))))
			(line__65(_arch 2 1 65(_assignment (_alias((Yx)(clka)))(_trgt(5))(_sens(11)))))
			(line__66(_arch 3 1 66(_assignment (_alias((Y)(Ylicznik)))(_trgt(7))(_sens(10)))))
			(line__70(_arch 4 1 70(_prcs (_simple)(_trgt(12))(_sens(4)(10))(_read(2)))))
			(line__78(_arch 5 1 78(_assignment (_alias((Ylatch)(laciek)))(_trgt(8))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 6 -1)
)
V 000056 55 2534          1514228689724 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1514228689725 2017.12.25 20:04:49)
	(_source (\./../src/Core_TB.vhd\(\./../src/Core/Core_TB.vhd\)))
	(_parameters tan)
	(_code d4da8386868282c2d6d1928f81d2d6d2d7d282d3d6)
	(_ent
		(_time 1514080966610)
	)
	(_comp
		(Core
			(_object
				(_port (_int LE -1 1 14(_ent (_in))))
				(_port (_int Ylatch 0 1 15(_ent (_inout(_string \"0000"\)))))
				(_port (_int fx -1 1 16(_ent (_in))))
				(_port (_int fautomat -1 1 17(_ent (_in))))
				(_port (_int CLR -1 1 18(_ent (_in))))
				(_port (_int Yx 1 1 19(_ent (_inout(_string \"000"\)))))
				(_port (_int CE -1 1 20(_ent (_inout((i 2))))))
				(_port (_int Yautomat -1 1 21(_ent (_inout))))
				(_port (_int Y 0 1 22(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 1 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 51(_comp Core)
		(_port
			((LE)(LE))
			((Ylatch)(Ylatch))
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((Yx)(Yx))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
			(_port
				((fx)(fx))
				((fautomat)(fautomat))
				((CLR)(CLR))
				((CE)(CE))
				((LE)(LE))
				((Yx)(Yx))
				((Yautomat)(Yautomat))
				((Y)(Y))
				((Ylatch)(Ylatch))
				((CLK)(CLK))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 15(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int fx -1 1 32(_arch(_uni))))
		(_sig (_int fautomat -1 1 33(_arch(_uni))))
		(_sig (_int CLR -1 1 34(_arch(_uni))))
		(_sig (_int CE -1 1 35(_arch(_uni))))
		(_sig (_int Yautomat -1 1 36(_arch(_uni))))
		(_sig (_int CLK -1 1 37(_arch(_uni))))
		(_sig (_int LE -1 1 38(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 40(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 2 1 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 1 41(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Yx 3 1 41(_arch(_uni))))
		(_sig (_int Ylatch 2 1 42(_arch(_uni))))
		(_sig (_int END_SIM -2 1 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 69(_prcs (_wait_for)(_trgt(2)(6)(10)))))
			(CLOCK_CLK(_arch 1 1 90(_prcs (_wait_for)(_trgt(5))(_read(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000037 55 610 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 115 (core_tb))
	(_version vd0)
	(_time 1514228689728 2017.12.25 20:04:49)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code d4db8486d58283c3d0d5c68e80d281d2d7d2dcd182)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
				(_port
					((fx)(fx))
					((fautomat)(fautomat))
					((CLR)(CLR))
					((CE)(CE))
					((LE)(LE))
					((Yx)(Yx))
					((Yautomat)(Yautomat))
					((Y)(Y))
					((Ylatch)(Ylatch))
					((CLK)(CLK))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 6687          1514228692888 top
(_unit VHDL (top 0 28(top 0 45))
	(_version vd0)
	(_time 1514228692889 2017.12.25 20:04:52)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 29277c2d767f7d3e7c266f72782e2d2f7f2e292e2d)
	(_ent
		(_time 1514228361751)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 51(_ent (_in))))
				(_port (_int GATE -1 0 52(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 53(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 77(_ent (_in))))
				(_port (_int GATEIN -1 0 78(_ent (_in((i 2))))))
				(_port (_int fx -1 0 79(_ent (_in))))
				(_port (_int GATEOUT -1 0 80(_ent (_out((i 2))))))
				(_port (_int Y 3 0 81(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 58(_ent (_in))))
				(_port (_int GATEIN -1 0 59(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 60(_ent (_in((i 2))))))
				(_port (_int fx -1 0 61(_ent (_in))))
				(_port (_int GATEOUT -1 0 62(_ent (_inout((i 2))))))
				(_port (_int Y 1 0 63(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 86(_ent (_in((i 2))))))
				(_port (_int LE -1 0 87(_ent (_in((i 2))))))
				(_port (_int Ylicznik 4 0 88(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 4 0 89(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 68(_ent (_in))))
				(_port (_int GATEIN -1 0 69(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 70(_ent (_in((i 2))))))
				(_port (_int fx -1 0 71(_ent (_in))))
				(_port (_int Y 2 0 72(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 104(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 111(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 120(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 163(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int GATEOUT -1 0 37(_ent(_inout))))
		(_port (_int LE -1 0 38(_ent(_inout))))
		(_port (_int Y1 0 0 39(_ent(_inout))))
		(_port (_int Y2 0 0 40(_ent(_inout))))
		(_port (_int Y3 0 0 41(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 72(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 81(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 88(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 95(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 5 0 96(_arch(_uni))))
		(_sig (_int BusOutput2 5 0 97(_arch(_uni))))
		(_sig (_int BusOutput3 5 0 98(_arch(_uni))))
		(_prcs
			(line__176(_arch 0 0 176(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__177(_arch 1 0 177(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__178(_arch 2 0 178(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__179(_arch 3 0 179(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__180(_arch 4 0 180(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__181(_arch 5 0 181(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__182(_arch 6 0 182(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__183(_arch 7 0 183(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__184(_arch 8 0 184(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__185(_arch 9 0 185(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__186(_arch 10 0 186(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__187(_arch 11 0 187(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000053 55 1278          1514228769689 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 0 19))
	(_version vd0)
	(_time 1514228769690 2017.12.25 20:06:09)
	(_source (\./../src/Dec_conter3.vhd\))
	(_parameters tan)
	(_code 25702721257272307125367f222220237022212320)
	(_ent
		(_time 1514228164654)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2)))(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in))))
		(_port (_int CLR -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 0 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(5))(_sens(3)(4))(_read(5)(1)))))
			(line__38(_arch 1 0 38(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000044 55 6687          1514228782118 top
(_unit VHDL (top 0 28(top 0 45))
	(_version vd0)
	(_time 1514228782119 2017.12.25 20:06:22)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code bbeab9efbfedefaceeb4fde0eabcbfbdedbcbbbcbf)
	(_ent
		(_time 1514228361751)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 51(_ent (_in))))
				(_port (_int GATE -1 0 52(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 53(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 77(_ent (_in))))
				(_port (_int GATEIN -1 0 78(_ent (_in((i 2))))))
				(_port (_int fx -1 0 79(_ent (_in))))
				(_port (_int GATEOUT -1 0 80(_ent (_out((i 2))))))
				(_port (_int Y 3 0 81(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 58(_ent (_in))))
				(_port (_int GATEIN -1 0 59(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 60(_ent (_in((i 2))))))
				(_port (_int fx -1 0 61(_ent (_in))))
				(_port (_int GATEOUT -1 0 62(_ent (_inout((i 2))))))
				(_port (_int Y 1 0 63(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 86(_ent (_in((i 2))))))
				(_port (_int LE -1 0 87(_ent (_in((i 2))))))
				(_port (_int Ylicznik 4 0 88(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 4 0 89(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 68(_ent (_in))))
				(_port (_int GATEIN -1 0 69(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 70(_ent (_in((i 2))))))
				(_port (_int fx -1 0 71(_ent (_in))))
				(_port (_int Y 2 0 72(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 104(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 111(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 120(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 163(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int GATEOUT -1 0 37(_ent(_inout))))
		(_port (_int LE -1 0 38(_ent(_inout))))
		(_port (_int Y1 0 0 39(_ent(_inout))))
		(_port (_int Y2 0 0 40(_ent(_inout))))
		(_port (_int Y3 0 0 41(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 72(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 81(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 88(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 95(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 5 0 96(_arch(_uni))))
		(_sig (_int BusOutput2 5 0 97(_arch(_uni))))
		(_sig (_int BusOutput3 5 0 98(_arch(_uni))))
		(_prcs
			(line__176(_arch 0 0 176(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__177(_arch 1 0 177(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__178(_arch 2 0 178(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__179(_arch 3 0 179(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__180(_arch 4 0 180(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__181(_arch 5 0 181(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__182(_arch 6 0 182(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__183(_arch 7 0 183(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__184(_arch 8 0 184(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__185(_arch 9 0 185(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__186(_arch 10 0 186(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__187(_arch 11 0 187(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000053 55 1267          1514228860335 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 0 19))
	(_version vd0)
	(_time 1514228860336 2017.12.25 20:07:40)
	(_source (\./../src/Dec_conter3.vhd\))
	(_parameters tan)
	(_code 46424a44451111531247551c414143401341424043)
	(_ent
		(_time 1514228164654)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in))))
		(_port (_int CLR -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 0 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(5)))))
			(line__39(_arch 1 0 39(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000044 55 6687          1514228863466 top
(_unit VHDL (top 0 28(top 0 45))
	(_version vd0)
	(_time 1514228863467 2017.12.25 20:07:43)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 7b7f7b7a7f2d2f6c2e743d202a7c7f7d2d7c7b7c7f)
	(_ent
		(_time 1514228361751)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 51(_ent (_in))))
				(_port (_int GATE -1 0 52(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 53(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 77(_ent (_in))))
				(_port (_int GATEIN -1 0 78(_ent (_in((i 2))))))
				(_port (_int fx -1 0 79(_ent (_in))))
				(_port (_int GATEOUT -1 0 80(_ent (_out((i 2))))))
				(_port (_int Y 3 0 81(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 58(_ent (_in))))
				(_port (_int GATEIN -1 0 59(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 60(_ent (_in((i 2))))))
				(_port (_int fx -1 0 61(_ent (_in))))
				(_port (_int GATEOUT -1 0 62(_ent (_inout((i 2))))))
				(_port (_int Y 1 0 63(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 86(_ent (_in((i 2))))))
				(_port (_int LE -1 0 87(_ent (_in((i 2))))))
				(_port (_int Ylicznik 4 0 88(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 4 0 89(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 68(_ent (_in))))
				(_port (_int GATEIN -1 0 69(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 70(_ent (_in((i 2))))))
				(_port (_int fx -1 0 71(_ent (_in))))
				(_port (_int Y 2 0 72(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 104(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 111(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 120(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 163(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int GATEOUT -1 0 37(_ent(_inout))))
		(_port (_int LE -1 0 38(_ent(_inout))))
		(_port (_int Y1 0 0 39(_ent(_inout))))
		(_port (_int Y2 0 0 40(_ent(_inout))))
		(_port (_int Y3 0 0 41(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 72(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 81(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 88(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 95(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 5 0 96(_arch(_uni))))
		(_sig (_int BusOutput2 5 0 97(_arch(_uni))))
		(_sig (_int BusOutput3 5 0 98(_arch(_uni))))
		(_prcs
			(line__176(_arch 0 0 176(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__177(_arch 1 0 177(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__178(_arch 2 0 178(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__179(_arch 3 0 179(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__180(_arch 4 0 180(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__181(_arch 5 0 181(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__182(_arch 6 0 182(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__183(_arch 7 0 183(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__184(_arch 8 0 184(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__185(_arch 9 0 185(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__186(_arch 10 0 186(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__187(_arch 11 0 187(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000053 55 1267          1514228966755 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 0 19))
	(_version vd0)
	(_time 1514228966756 2017.12.25 20:09:26)
	(_source (\./../src/Dec_conter3.vhd\))
	(_parameters tan)
	(_code fca9ffacaaababe9a8a9efa6fbfbf9faa9fbf8faf9)
	(_ent
		(_time 1514228164654)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in))))
		(_port (_int CLR -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 0 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(5)))))
			(line__44(_arch 1 0 44(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018)
		(50463235)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000044 55 6687          1514228969749 top
(_unit VHDL (top 0 28(top 0 45))
	(_version vd0)
	(_time 1514228969750 2017.12.25 20:09:29)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code a4f7a3f3f6f2f0b3f1abe2fff5a3a0a2f2a3a4a3a0)
	(_ent
		(_time 1514228361751)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 51(_ent (_in))))
				(_port (_int GATE -1 0 52(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 53(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 77(_ent (_in))))
				(_port (_int GATEIN -1 0 78(_ent (_in((i 2))))))
				(_port (_int fx -1 0 79(_ent (_in))))
				(_port (_int GATEOUT -1 0 80(_ent (_out((i 2))))))
				(_port (_int Y 3 0 81(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 58(_ent (_in))))
				(_port (_int GATEIN -1 0 59(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 60(_ent (_in((i 2))))))
				(_port (_int fx -1 0 61(_ent (_in))))
				(_port (_int GATEOUT -1 0 62(_ent (_inout((i 2))))))
				(_port (_int Y 1 0 63(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 86(_ent (_in((i 2))))))
				(_port (_int LE -1 0 87(_ent (_in((i 2))))))
				(_port (_int Ylicznik 4 0 88(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 4 0 89(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 68(_ent (_in))))
				(_port (_int GATEIN -1 0 69(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 70(_ent (_in((i 2))))))
				(_port (_int fx -1 0 71(_ent (_in))))
				(_port (_int Y 2 0 72(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 104(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 111(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 120(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 163(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int GATEOUT -1 0 37(_ent(_inout))))
		(_port (_int LE -1 0 38(_ent(_inout))))
		(_port (_int Y1 0 0 39(_ent(_inout))))
		(_port (_int Y2 0 0 40(_ent(_inout))))
		(_port (_int Y3 0 0 41(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 72(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 81(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 88(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 95(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 5 0 96(_arch(_uni))))
		(_sig (_int BusOutput2 5 0 97(_arch(_uni))))
		(_sig (_int BusOutput3 5 0 98(_arch(_uni))))
		(_prcs
			(line__176(_arch 0 0 176(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__177(_arch 1 0 177(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__178(_arch 2 0 178(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__179(_arch 3 0 179(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__180(_arch 4 0 180(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__181(_arch 5 0 181(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__182(_arch 6 0 182(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__183(_arch 7 0 183(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__184(_arch 8 0 184(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__185(_arch 9 0 185(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__186(_arch 10 0 186(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__187(_arch 11 0 187(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
V 000053 55 1270          1514229056072 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 0 19))
	(_version vd0)
	(_time 1514229056073 2017.12.25 20:10:56)
	(_source (\./../src/Dec_conter3.vhd\))
	(_parameters tan)
	(_code dcd8dc8e8a8b8bc9888bcf86dbdbd9da89dbd8dad9)
	(_ent
		(_time 1514228164654)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in))))
		(_port (_int CLR -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 0 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(5)(0)))))
			(line__42(_arch 1 0 42(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
V 000044 55 6687          1514229060115 top
(_unit VHDL (top 0 28(top 0 45))
	(_version vd0)
	(_time 1514229060116 2017.12.25 20:11:00)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code abafabfcaffdffbcfea4edf0faacafadfdacabacaf)
	(_ent
		(_time 1514228361751)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 51(_ent (_in))))
				(_port (_int GATE -1 0 52(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 53(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 77(_ent (_in))))
				(_port (_int GATEIN -1 0 78(_ent (_in((i 2))))))
				(_port (_int fx -1 0 79(_ent (_in))))
				(_port (_int GATEOUT -1 0 80(_ent (_out((i 2))))))
				(_port (_int Y 3 0 81(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 58(_ent (_in))))
				(_port (_int GATEIN -1 0 59(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 60(_ent (_in((i 2))))))
				(_port (_int fx -1 0 61(_ent (_in))))
				(_port (_int GATEOUT -1 0 62(_ent (_inout((i 2))))))
				(_port (_int Y 1 0 63(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 86(_ent (_in((i 2))))))
				(_port (_int LE -1 0 87(_ent (_in((i 2))))))
				(_port (_int Ylicznik 4 0 88(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 4 0 89(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 68(_ent (_in))))
				(_port (_int GATEIN -1 0 69(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 70(_ent (_in((i 2))))))
				(_port (_int fx -1 0 71(_ent (_in))))
				(_port (_int Y 2 0 72(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 104(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 111(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 120(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 163(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int GATEOUT -1 0 37(_ent(_inout))))
		(_port (_int LE -1 0 38(_ent(_inout))))
		(_port (_int Y1 0 0 39(_ent(_inout))))
		(_port (_int Y2 0 0 40(_ent(_inout))))
		(_port (_int Y3 0 0 41(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 72(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 81(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 88(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 95(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 5 0 96(_arch(_uni))))
		(_sig (_int BusOutput2 5 0 97(_arch(_uni))))
		(_sig (_int BusOutput3 5 0 98(_arch(_uni))))
		(_prcs
			(line__176(_arch 0 0 176(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__177(_arch 1 0 177(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__178(_arch 2 0 178(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__179(_arch 3 0 179(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__180(_arch 4 0 180(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__181(_arch 5 0 181(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__182(_arch 6 0 182(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__183(_arch 7 0 183(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__184(_arch 8 0 184(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__185(_arch 9 0 185(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__186(_arch 10 0 186(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__187(_arch 11 0 187(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
V 000053 55 1369          1514295834990 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 0 19))
	(_version vd0)
	(_time 1514295834991 2017.12.26 14:43:54)
	(_source (\./../src/Dec_Counters.vhd\))
	(_parameters tan)
	(_code 06015100055151135253155c010103005301020003)
	(_ent
		(_time 1514295834985)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(6))(_sens(3)(4)(5)(0))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__46(_arch 2 0 46(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
V 000053 55 1470          1514295835052 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1514295835053 2017.12.26 14:43:55)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code 44431346451313511017571e434341421143404241)
	(_ent
		(_time 1514295835033)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_trgt(6)(7))(_sens(4)(5)(0)(1)(6))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__47(_arch 2 0 47(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 3 -1)
)
V 000046 55 1129          1514295835094 latch
(_unit VHDL (latch 0 6(latch 0 18))
	(_version vd0)
	(_time 1514295835095 2017.12.26 14:43:55)
	(_source (\./../src/latch.vhd\))
	(_parameters tan)
	(_code 646364646132347265637c3e66626563606267626c)
	(_ent
		(_time 1514295835089)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int laciek 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 0 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(4))(_sens(0)(3))(_read(1)))))
			(line__34(_arch 1 0 34(_assignment (_alias((Ylatch)(laciek)))(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 2 -1)
)
I 000056 55 2752          1514295835142 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514295835143 2017.12.26 14:43:55)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code 9394949c99c4c28499c3d6c9cb95c196c594979591)
	(_ent
		(_time 1514295835137)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 0 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 0 15(_ent (_inout((i 2))))))
				(_port (_int Y1 0 0 17(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 0 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 0 20(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch2 0 0 21(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch3 0 0 22(_ent (_out(_string \"0000"\)))))
				(_port (_int fx -1 0 23(_ent (_in((i 2))))))
				(_port (_int LE -1 0 24(_ent (_inout((i 2))))))
				(_port (_int CLK -1 0 25(_ent (_in))))
				(_port (_int CLR -1 0 26(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 55(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_implicit)
			(_port
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((fx)(fx))
				((LE)(LE))
				((CLK)(CLK))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 0 33(_arch(_uni))))
		(_sig (_int CLR -1 0 34(_arch(_uni))))
		(_sig (_int GATE -1 0 35(_arch(_uni))))
		(_sig (_int CLK -1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 0 38(_arch(_uni))))
		(_sig (_int Y2 1 0 39(_arch(_uni))))
		(_sig (_int Y3 1 0 40(_arch(_uni))))
		(_sig (_int Ylatch1 1 0 41(_arch(_uni))))
		(_sig (_int Ylatch2 1 0 42(_arch(_uni))))
		(_sig (_int Ylatch3 1 0 43(_arch(_uni))))
		(_sig (_int LE -1 0 44(_arch(_uni))))
		(_sig (_int GATEOUT -1 0 45(_arch(_uni))))
		(_sig (_int END_SIM -2 0 48(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 75(_prcs (_wait_for)(_trgt(1)(12)))))
			(fx_CLK(_arch 1 0 103(_prcs (_wait_for)(_trgt(0))(_read(12)))))
			(CLOCK_CLK(_arch 2 0 121(_prcs (_wait_for)(_trgt(3))(_read(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000048 55 1164          1514295835192 automat
(_unit VHDL (automat 0 6(automat 0 17))
	(_version vd0)
	(_time 1514295835193 2017.12.26 14:43:55)
	(_source (\./../src/automat.vhd\))
	(_parameters tan)
	(_code d1d68382d58781c78582958b81d6d5d7d0d6d4d6d5)
	(_ent
		(_time 1514295835187)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 0 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 0 20(_arch(_uni))))
		(_sig (_int laciek -1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(3)(4)(5))(_sens(2))(_read(3)))))
			(line__45(_arch 1 0 45(_assignment (_alias((LE)(laciek)))(_simpleassign BUF)(_trgt(1))(_sens(5)))))
			(line__47(_arch 2 0 47(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 3 -1)
)
I 000044 55 6677          1514295835240 top
(_unit VHDL (top 0 28(top 0 45))
	(_version vd0)
	(_time 1514295835241 2017.12.26 14:43:55)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 0006500656565417550f465b510704065607000704)
	(_ent
		(_time 1514295835234)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 51(_ent (_in))))
				(_port (_int GATE -1 0 52(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 53(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 77(_ent (_in))))
				(_port (_int GATEIN -1 0 78(_ent (_in((i 2))))))
				(_port (_int fx -1 0 79(_ent (_in))))
				(_port (_int GATEOUT -1 0 80(_ent (_out((i 2))))))
				(_port (_int Y 3 0 81(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 58(_ent (_in))))
				(_port (_int GATEIN -1 0 59(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 60(_ent (_in((i 2))))))
				(_port (_int fx -1 0 61(_ent (_in))))
				(_port (_int GATEOUT -1 0 62(_ent (_inout((i 2))))))
				(_port (_int Y 1 0 63(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 86(_ent (_in((i 2))))))
				(_port (_int LE -1 0 87(_ent (_in((i 2))))))
				(_port (_int Ylicznik 4 0 88(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 4 0 89(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 68(_ent (_in))))
				(_port (_int GATEIN -1 0 69(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 70(_ent (_in((i 2))))))
				(_port (_int fx -1 0 71(_ent (_in))))
				(_port (_int Y 2 0 72(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 104(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 111(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 120(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 163(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_implicit)
			(_port
				((CLR)(CLR))
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((fx)(fx))
				((Y)(Y))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int GATEOUT -1 0 37(_ent(_inout))))
		(_port (_int LE -1 0 38(_ent(_inout))))
		(_port (_int Y1 0 0 39(_ent(_inout))))
		(_port (_int Y2 0 0 40(_ent(_inout))))
		(_port (_int Y3 0 0 41(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 72(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 81(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 88(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 95(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 5 0 96(_arch(_uni))))
		(_sig (_int BusOutput2 5 0 97(_arch(_uni))))
		(_sig (_int BusOutput3 5 0 98(_arch(_uni))))
		(_prcs
			(line__176(_arch 0 0 176(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__177(_arch 1 0 177(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__178(_arch 2 0 178(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__179(_arch 3 0 179(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__180(_arch 4 0 180(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__181(_arch 5 0 181(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__182(_arch 6 0 182(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__183(_arch 7 0 183(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__184(_arch 8 0 184(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__185(_arch 9 0 185(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__186(_arch 10 0 186(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__187(_arch 11 0 187(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
V 000053 55 1270          1514295835284 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 0 19))
	(_version vd0)
	(_time 1514295835285 2017.12.26 14:43:55)
	(_source (\./../src/Dec_conter3.vhd\))
	(_parameters tan)
	(_code 1f184f184c48480a4b100c4518181a194a181b191a)
	(_ent
		(_time 1514295835281)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in))))
		(_port (_int CLR -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 0 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(5)(0)))))
			(line__42(_arch 1 0 42(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
V 000045 55 2069          1514295835334 Core
(_unit VHDL (core 0 6(core 0 24))
	(_version vd0)
	(_time 1514295835335 2017.12.26 14:43:55)
	(_source (\./../src/Core/Core.vhd\))
	(_parameters tan)
	(_code 5e59095d5d0808485e584d0459595c585b585d5808)
	(_ent
		(_time 1514295835331)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 14(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 15(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylatch 1 0 16(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 0 25(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 0 26(_arch(_uni(_string \"000"\)))))
		(_sig (_int laciek 2 0 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(10))(_sens(2)(9)(10)(3))(_dssslsensitivity 2))))
			(line__47(_arch 1 0 47(_prcs (_simple)(_trgt(11)(3))(_sens(9))(_read(11)))))
			(line__65(_arch 2 0 65(_assignment (_alias((Yx)(clka)))(_trgt(5))(_sens(11)))))
			(line__66(_arch 3 0 66(_assignment (_alias((Y)(Ylicznik)))(_trgt(7))(_sens(10)))))
			(line__70(_arch 4 0 70(_prcs (_simple)(_trgt(12))(_sens(10)(4))(_read(2)))))
			(line__78(_arch 5 0 78(_assignment (_alias((Ylatch)(laciek)))(_trgt(8))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 6 -1)
)
V 000056 55 2510          1514295835386 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514295835387 2017.12.26 14:43:55)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code 8d8ada838fdbdb9b8f88cbd6d88b8f8b8e8bdb8a8f)
	(_ent
		(_time 1514295835379)
	)
	(_comp
		(Core
			(_object
				(_port (_int LE -1 0 14(_ent (_in))))
				(_port (_int Ylatch 0 0 15(_ent (_inout(_string \"0000"\)))))
				(_port (_int fx -1 0 16(_ent (_in))))
				(_port (_int fautomat -1 0 17(_ent (_in))))
				(_port (_int CLR -1 0 18(_ent (_in))))
				(_port (_int Yx 1 0 19(_ent (_inout(_string \"000"\)))))
				(_port (_int CE -1 0 20(_ent (_inout((i 2))))))
				(_port (_int Yautomat -1 0 21(_ent (_inout))))
				(_port (_int Y 0 0 22(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 51(_comp Core)
		(_port
			((LE)(LE))
			((Ylatch)(Ylatch))
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((Yx)(Yx))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
			(_port
				((fx)(fx))
				((fautomat)(fautomat))
				((CLR)(CLR))
				((CE)(CE))
				((LE)(LE))
				((Yx)(Yx))
				((Yautomat)(Yautomat))
				((Y)(Y))
				((Ylatch)(Ylatch))
				((CLK)(CLK))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int fx -1 0 32(_arch(_uni))))
		(_sig (_int fautomat -1 0 33(_arch(_uni))))
		(_sig (_int CLR -1 0 34(_arch(_uni))))
		(_sig (_int CE -1 0 35(_arch(_uni))))
		(_sig (_int Yautomat -1 0 36(_arch(_uni))))
		(_sig (_int CLK -1 0 37(_arch(_uni))))
		(_sig (_int LE -1 0 38(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 2 0 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 41(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Yx 3 0 41(_arch(_uni))))
		(_sig (_int Ylatch 2 0 42(_arch(_uni))))
		(_sig (_int END_SIM -2 0 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 69(_prcs (_wait_for)(_trgt(2)(6)(10)))))
			(CLOCK_CLK(_arch 1 0 90(_prcs (_wait_for)(_trgt(5))(_read(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000037 55 610 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 115 (core_tb))
	(_version vd0)
	(_time 1514295835394 2017.12.26 14:43:55)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code 8d8bdd83dcdbda9a898c9fd7d98bd88b8e8b8588db)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
				(_port
					((fx)(fx))
					((fautomat)(fautomat))
					((CLR)(CLR))
					((CE)(CE))
					((LE)(LE))
					((Yx)(Yx))
					((Yautomat)(Yautomat))
					((Y)(Y))
					((Ylatch)(Ylatch))
					((CLK)(CLK))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 6687          1514295835628 top
(_unit VHDL (top 0 28(top 0 45))
	(_version vd0)
	(_time 1514295835629 2017.12.26 14:43:55)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 77712676262123602278312c267073712170777073)
	(_ent
		(_time 1514295835233)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 51(_ent (_in))))
				(_port (_int GATE -1 0 52(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 53(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 77(_ent (_in))))
				(_port (_int GATEIN -1 0 78(_ent (_in((i 2))))))
				(_port (_int fx -1 0 79(_ent (_in))))
				(_port (_int GATEOUT -1 0 80(_ent (_out((i 2))))))
				(_port (_int Y 3 0 81(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 58(_ent (_in))))
				(_port (_int GATEIN -1 0 59(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 60(_ent (_in((i 2))))))
				(_port (_int fx -1 0 61(_ent (_in))))
				(_port (_int GATEOUT -1 0 62(_ent (_inout((i 2))))))
				(_port (_int Y 1 0 63(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 86(_ent (_in((i 2))))))
				(_port (_int LE -1 0 87(_ent (_in((i 2))))))
				(_port (_int Ylicznik 4 0 88(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 4 0 89(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 68(_ent (_in))))
				(_port (_int GATEIN -1 0 69(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 70(_ent (_in((i 2))))))
				(_port (_int fx -1 0 71(_ent (_in))))
				(_port (_int Y 2 0 72(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 104(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 111(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 120(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 163(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int GATEOUT -1 0 37(_ent(_inout))))
		(_port (_int LE -1 0 38(_ent(_inout))))
		(_port (_int Y1 0 0 39(_ent(_inout))))
		(_port (_int Y2 0 0 40(_ent(_inout))))
		(_port (_int Y3 0 0 41(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 72(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 81(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 88(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 95(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 5 0 96(_arch(_uni))))
		(_sig (_int BusOutput2 5 0 97(_arch(_uni))))
		(_sig (_int BusOutput3 5 0 98(_arch(_uni))))
		(_prcs
			(line__176(_arch 0 0 176(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__177(_arch 1 0 177(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__178(_arch 2 0 178(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__179(_arch 3 0 179(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__180(_arch 4 0 180(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__181(_arch 5 0 181(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__182(_arch 6 0 182(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__183(_arch 7 0 183(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__184(_arch 8 0 184(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__185(_arch 9 0 185(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__186(_arch 10 0 186(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__187(_arch 11 0 187(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
V 000056 55 2753          1514295835671 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514295835672 2017.12.26 14:43:55)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code a6a1a7f1a9f1f7b1acf6e3fcfea0f4a3f0a1a2a0a4)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 0 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 0 15(_ent (_inout((i 2))))))
				(_port (_int Y1 0 0 17(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 0 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 0 20(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch2 0 0 21(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch3 0 0 22(_ent (_out(_string \"0000"\)))))
				(_port (_int fx -1 0 23(_ent (_in((i 2))))))
				(_port (_int LE -1 0 24(_ent (_inout((i 2))))))
				(_port (_int CLK -1 0 25(_ent (_in))))
				(_port (_int CLR -1 0 26(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 55(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 0 33(_arch(_uni))))
		(_sig (_int CLR -1 0 34(_arch(_uni))))
		(_sig (_int GATE -1 0 35(_arch(_uni))))
		(_sig (_int CLK -1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 0 38(_arch(_uni))))
		(_sig (_int Y2 1 0 39(_arch(_uni))))
		(_sig (_int Y3 1 0 40(_arch(_uni))))
		(_sig (_int Ylatch1 1 0 41(_arch(_uni))))
		(_sig (_int Ylatch2 1 0 42(_arch(_uni))))
		(_sig (_int Ylatch3 1 0 43(_arch(_uni))))
		(_sig (_int LE -1 0 44(_arch(_uni))))
		(_sig (_int GATEOUT -1 0 45(_arch(_uni))))
		(_sig (_int END_SIM -2 0 48(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 75(_prcs (_wait_for)(_trgt(1)(12)))))
			(fx_CLK(_arch 1 0 103(_prcs (_wait_for)(_trgt(0))(_read(12)))))
			(CLOCK_CLK(_arch 2 0 121(_prcs (_wait_for)(_trgt(3))(_read(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000036 55 656 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 146 (miernik_tb))
	(_version vd0)
	(_time 1514295835679 2017.12.26 14:43:55)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code b5b3e4e1b5e3e2a2b1b4a7efe1b3e0b3b6b3bdb0e3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000044 55 6687          1514295843322 top
(_unit VHDL (top 0 28(top 0 45))
	(_version vd0)
	(_time 1514295843323 2017.12.26 14:44:03)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 8e8ad9808dd8da99db81c8d5df898a88d8898e898a)
	(_ent
		(_time 1514295835233)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 51(_ent (_in))))
				(_port (_int GATE -1 0 52(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 53(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 77(_ent (_in))))
				(_port (_int GATEIN -1 0 78(_ent (_in((i 2))))))
				(_port (_int fx -1 0 79(_ent (_in))))
				(_port (_int GATEOUT -1 0 80(_ent (_out((i 2))))))
				(_port (_int Y 3 0 81(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 58(_ent (_in))))
				(_port (_int GATEIN -1 0 59(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 60(_ent (_in((i 2))))))
				(_port (_int fx -1 0 61(_ent (_in))))
				(_port (_int GATEOUT -1 0 62(_ent (_inout((i 2))))))
				(_port (_int Y 1 0 63(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 86(_ent (_in((i 2))))))
				(_port (_int LE -1 0 87(_ent (_in((i 2))))))
				(_port (_int Ylicznik 4 0 88(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 4 0 89(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 68(_ent (_in))))
				(_port (_int GATEIN -1 0 69(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 70(_ent (_in((i 2))))))
				(_port (_int fx -1 0 71(_ent (_in))))
				(_port (_int Y 2 0 72(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 104(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 111(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 120(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 163(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int GATEOUT -1 0 37(_ent(_inout))))
		(_port (_int LE -1 0 38(_ent(_inout))))
		(_port (_int Y1 0 0 39(_ent(_inout))))
		(_port (_int Y2 0 0 40(_ent(_inout))))
		(_port (_int Y3 0 0 41(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 72(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 81(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 88(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 95(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 5 0 96(_arch(_uni))))
		(_sig (_int BusOutput2 5 0 97(_arch(_uni))))
		(_sig (_int BusOutput3 5 0 98(_arch(_uni))))
		(_prcs
			(line__176(_arch 0 0 176(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__177(_arch 1 0 177(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__178(_arch 2 0 178(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__179(_arch 3 0 179(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__180(_arch 4 0 180(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__181(_arch 5 0 181(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__182(_arch 6 0 182(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__183(_arch 7 0 183(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__184(_arch 8 0 184(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__185(_arch 9 0 185(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__186(_arch 10 0 186(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__187(_arch 11 0 187(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
