{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701591740938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701591740938 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 13:52:20 2023 " "Processing started: Sun Dec 03 13:52:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701591740938 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701591740938 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701591740938 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701591741168 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701591741168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701591747170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701591747170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfile_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile_tb " "Found entity 1: RegisterFile_tb" {  } { { "RegisterFile_tb.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/RegisterFile_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701591747170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701591747170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/RegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701591747170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701591747170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemory_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory_tb " "Found entity 1: DataMemory_tb" {  } { { "DataMemory_tb.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/DataMemory_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701591747170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701591747170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/DataMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701591747170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701591747170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/ALU_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701591747170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701591747170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701591747170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701591747170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/ProgramCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701591747170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701591747170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcadder4.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcadder4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCadder4 " "Found entity 1: PCadder4" {  } { { "PCadder4.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/PCadder4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701591747180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701591747180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/InstructionMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701591747180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701591747180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory_tb " "Found entity 1: InstructionMemory_tb" {  } { { "InstructionMemory_tb.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/InstructionMemory_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701591747180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701591747180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediategenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file immediategenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImmediateGenerator " "Found entity 1: ImmediateGenerator" {  } { { "ImmediateGenerator.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/ImmediateGenerator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701591747180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701591747180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediategenerator_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file immediategenerator_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImmediateGenerator_tb " "Found entity 1: ImmediateGenerator_tb" {  } { { "ImmediateGenerator_tb.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/ImmediateGenerator_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701591747180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701591747180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataextract.sv 1 1 " "Found 1 design units, including 1 entities, in source file dataextract.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataExtract " "Found entity 1: DataExtract" {  } { { "DataExtract.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/DataExtract.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701591747180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701591747180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataextract_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file dataextract_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataExtract_tb " "Found entity 1: DataExtract_tb" {  } { { "DataExtract_tb.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/DataExtract_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701591747180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701591747180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "Mux2.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/Mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701591747180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701591747180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3 " "Found entity 1: Mux3" {  } { { "Mux3.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/Mux3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701591747180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701591747180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressdecorder.sv 1 1 " "Found 1 design units, including 1 entities, in source file addressdecorder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AddressDecorder " "Found entity 1: AddressDecorder" {  } { { "AddressDecorder.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/AddressDecorder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701591747180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701591747180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/DataPath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701591747180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701591747180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath_tb " "Found entity 1: DataPath_tb" {  } { { "DataPath_tb.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/DataPath_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701591747180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701591747180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcadder4_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcadder4_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCadder4_tb " "Found entity 1: PCadder4_tb" {  } { { "PCadder4_tb.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/PCadder4_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701591747180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701591747180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2_tb " "Found entity 1: Mux2_tb" {  } { { "Mux2_tb.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/Mux2_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701591747180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701591747180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3_tb " "Found entity 1: Mux3_tb" {  } { { "Mux3_tb.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/Mux3_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701591747180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701591747180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder32 " "Found entity 1: Adder32" {  } { { "Adder32.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/Adder32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701591747180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701591747180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdigit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdigit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexdigit " "Found entity 1: hexdigit" {  } { { "hexdigit.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/hexdigit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701591747180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701591747180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "try.sv 1 1 " "Found 1 design units, including 1 entities, in source file try.sv" { { "Info" "ISGN_ENTITY_NAME" "1 try " "Found entity 1: try" {  } { { "try.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/try.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701591747180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701591747180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701591747190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701591747190 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "try " "Elaborating entity \"try\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701591747210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath DataPath:dp " "Elaborating entity \"DataPath\" for hierarchy \"DataPath:dp\"" {  } { { "try.sv" "dp" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/try.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701591747210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 DataPath:dp\|Mux2:pcMux " "Elaborating entity \"Mux2\" for hierarchy \"DataPath:dp\|Mux2:pcMux\"" {  } { { "DataPath.sv" "pcMux" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/DataPath.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701591747210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCadder4 DataPath:dp\|PCadder4:pcAdd4 " "Elaborating entity \"PCadder4\" for hierarchy \"DataPath:dp\|PCadder4:pcAdd4\"" {  } { { "DataPath.sv" "pcAdd4" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/DataPath.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701591747210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter DataPath:dp\|ProgramCounter:pc " "Elaborating entity \"ProgramCounter\" for hierarchy \"DataPath:dp\|ProgramCounter:pc\"" {  } { { "DataPath.sv" "pc" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/DataPath.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701591747210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory DataPath:dp\|InstructionMemory:insMem " "Elaborating entity \"InstructionMemory\" for hierarchy \"DataPath:dp\|InstructionMemory:insMem\"" {  } { { "DataPath.sv" "insMem" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/DataPath.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701591747220 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[255..6\] 0 InstructionMemory.sv(8) " "Net \"ins_mem\[255..6\]\" at InstructionMemory.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/InstructionMemory.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701591747230 "|try|DataPath:dp|InstructionMemory:insMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmediateGenerator DataPath:dp\|ImmediateGenerator:immGen " "Elaborating entity \"ImmediateGenerator\" for hierarchy \"DataPath:dp\|ImmediateGenerator:immGen\"" {  } { { "DataPath.sv" "immGen" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/DataPath.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701591747250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder32 DataPath:dp\|Adder32:adder32 " "Elaborating entity \"Adder32\" for hierarchy \"DataPath:dp\|Adder32:adder32\"" {  } { { "DataPath.sv" "adder32" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/DataPath.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701591747250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile DataPath:dp\|RegisterFile:regFile " "Elaborating entity \"RegisterFile\" for hierarchy \"DataPath:dp\|RegisterFile:regFile\"" {  } { { "DataPath.sv" "regFile" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/DataPath.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701591747250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataExtract DataPath:dp\|DataExtract:dataExtStore " "Elaborating entity \"DataExtract\" for hierarchy \"DataPath:dp\|DataExtract:dataExtStore\"" {  } { { "DataPath.sv" "dataExtStore" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/DataPath.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701591747260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU DataPath:dp\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"DataPath:dp\|ALU:alu\"" {  } { { "DataPath.sv" "alu" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/DataPath.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701591747260 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.sv(18) " "Verilog HDL Case Statement warning at ALU.sv(18): incomplete case statement has no default case item" {  } { { "ALU.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/ALU.sv" 18 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701591747260 "|try|DataPath:dp|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataPath:dp\|DataMemory:dataMem " "Elaborating entity \"DataMemory\" for hierarchy \"DataPath:dp\|DataMemory:dataMem\"" {  } { { "DataPath.sv" "dataMem" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/DataPath.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701591747260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3 DataPath:dp\|Mux3:muxWB " "Elaborating entity \"Mux3\" for hierarchy \"DataPath:dp\|Mux3:muxWB\"" {  } { { "DataPath.sv" "muxWB" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/DataPath.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701591747260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddressDecorder DataPath:dp\|AddressDecorder:addrDecode " "Elaborating entity \"AddressDecorder\" for hierarchy \"DataPath:dp\|AddressDecorder:addrDecode\"" {  } { { "DataPath.sv" "addrDecode" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/DataPath.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701591747260 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 5 AddressDecorder.sv(16) " "Verilog HDL assignment warning at AddressDecorder.sv(16): truncated value with size 7 to match size of target (5)" {  } { { "AddressDecorder.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/AddressDecorder.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701591747260 "|try|DataPath:dp|AddressDecorder:addrDecode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller DataPath:dp\|Controller:control " "Elaborating entity \"Controller\" for hierarchy \"DataPath:dp\|Controller:control\"" {  } { { "DataPath.sv" "control" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/DataPath.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701591747260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdigit hexdigit:H2 " "Elaborating entity \"hexdigit\" for hierarchy \"hexdigit:H2\"" {  } { { "try.sv" "H2" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/try.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701591747266 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DataPath:dp\|DataMemory:dataMem\|data_mem " "RAM logic \"DataPath:dp\|DataMemory:dataMem\|data_mem\" is uninferred due to asynchronous read logic" {  } { { "DataMemory.sv" "data_mem" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/DataMemory.sv" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1701591747712 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1701591747712 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "DataPath:dp\|ALU:alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DataPath:dp\|ALU:alu\|Mult0\"" {  } { { "ALU.sv" "Mult0" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/ALU.sv" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701591751279 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701591751279 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataPath:dp\|ALU:alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DataPath:dp\|ALU:alu\|lpm_mult:Mult0\"" {  } { { "ALU.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/ALU.sv" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701591751309 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataPath:dp\|ALU:alu\|lpm_mult:Mult0 " "Instantiated megafunction \"DataPath:dp\|ALU:alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 30 " "Parameter \"LPM_WIDTHA\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701591751309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 30 " "Parameter \"LPM_WIDTHB\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701591751309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 60 " "Parameter \"LPM_WIDTHP\" = \"60\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701591751309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 60 " "Parameter \"LPM_WIDTHR\" = \"60\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701591751309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701591751309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701591751309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701591751309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701591751309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701591751309 ""}  } { { "ALU.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/ALU.sv" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701591751309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_vct.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_vct.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_vct " "Found entity 1: mult_vct" {  } { { "db/mult_vct.tdf" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/db/mult_vct.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701591751330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701591751330 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataPath:dp\|ALU:alu\|lpm_mult:Mult0\|mult_vct:auto_generated\|mac_mult7 " "Synthesized away node \"DataPath:dp\|ALU:alu\|lpm_mult:Mult0\|mult_vct:auto_generated\|mac_mult7\"" {  } { { "db/mult_vct.tdf" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/db/mult_vct.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/ALU.sv" 51 -1 0 } } { "DataPath.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/DataPath.sv" 130 0 0 } } { "try.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/try.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701591751450 "|try|DataPath:dp|ALU:alu|lpm_mult:Mult0|mult_vct:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataPath:dp\|ALU:alu\|lpm_mult:Mult0\|mult_vct:auto_generated\|mac_out8 " "Synthesized away node \"DataPath:dp\|ALU:alu\|lpm_mult:Mult0\|mult_vct:auto_generated\|mac_out8\"" {  } { { "db/mult_vct.tdf" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/db/mult_vct.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/ALU.sv" 51 -1 0 } } { "DataPath.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/DataPath.sv" 130 0 0 } } { "try.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/try.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701591751450 "|try|DataPath:dp|ALU:alu|lpm_mult:Mult0|mult_vct:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1701591751450 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1701591751450 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "68 " "Ignored 68 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "68 " "Ignored 68 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1701591753586 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1701591753586 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataPath:dp\|ALU:alu\|lpm_mult:Mult0\|mult_vct:auto_generated\|w481w\[0\] " "Synthesized away node \"DataPath:dp\|ALU:alu\|lpm_mult:Mult0\|mult_vct:auto_generated\|w481w\[0\]\"" {  } { { "db/mult_vct.tdf" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/db/mult_vct.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/ALU.sv" 51 -1 0 } } { "DataPath.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/DataPath.sv" 130 0 0 } } { "try.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/try.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701591755736 "|try|DataPath:dp|ALU:alu|lpm_mult:Mult0|mult_vct:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataPath:dp\|ALU:alu\|lpm_mult:Mult0\|mult_vct:auto_generated\|mac_mult1 " "Synthesized away node \"DataPath:dp\|ALU:alu\|lpm_mult:Mult0\|mult_vct:auto_generated\|mac_mult1\"" {  } { { "db/mult_vct.tdf" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/db/mult_vct.tdf" 40 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/ALU.sv" 51 -1 0 } } { "DataPath.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/DataPath.sv" 130 0 0 } } { "try.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/try.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701591755736 "|try|DataPath:dp|ALU:alu|lpm_mult:Mult0|mult_vct:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataPath:dp\|ALU:alu\|lpm_mult:Mult0\|mult_vct:auto_generated\|mac_out4 " "Synthesized away node \"DataPath:dp\|ALU:alu\|lpm_mult:Mult0\|mult_vct:auto_generated\|mac_out4\"" {  } { { "db/mult_vct.tdf" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/db/mult_vct.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/ALU.sv" 51 -1 0 } } { "DataPath.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/DataPath.sv" 130 0 0 } } { "try.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/try.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701591755736 "|try|DataPath:dp|ALU:alu|lpm_mult:Mult0|mult_vct:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataPath:dp\|ALU:alu\|lpm_mult:Mult0\|mult_vct:auto_generated\|mac_out6 " "Synthesized away node \"DataPath:dp\|ALU:alu\|lpm_mult:Mult0\|mult_vct:auto_generated\|mac_out6\"" {  } { { "db/mult_vct.tdf" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/db/mult_vct.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/ALU.sv" 51 -1 0 } } { "DataPath.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/DataPath.sv" 130 0 0 } } { "try.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/try.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701591755736 "|try|DataPath:dp|ALU:alu|lpm_mult:Mult0|mult_vct:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataPath:dp\|ALU:alu\|lpm_mult:Mult0\|mult_vct:auto_generated\|mac_mult3 " "Synthesized away node \"DataPath:dp\|ALU:alu\|lpm_mult:Mult0\|mult_vct:auto_generated\|mac_mult3\"" {  } { { "db/mult_vct.tdf" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/db/mult_vct.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/ALU.sv" 51 -1 0 } } { "DataPath.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/DataPath.sv" 130 0 0 } } { "try.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/try.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701591755736 "|try|DataPath:dp|ALU:alu|lpm_mult:Mult0|mult_vct:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataPath:dp\|ALU:alu\|lpm_mult:Mult0\|mult_vct:auto_generated\|mac_mult5 " "Synthesized away node \"DataPath:dp\|ALU:alu\|lpm_mult:Mult0\|mult_vct:auto_generated\|mac_mult5\"" {  } { { "db/mult_vct.tdf" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/db/mult_vct.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/ALU.sv" 51 -1 0 } } { "DataPath.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/DataPath.sv" 130 0 0 } } { "try.sv" "" { Text "D:/Academic/Sem 5/Digital System Design/200537F_DesignFiles/try.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701591755736 "|try|DataPath:dp|ALU:alu|lpm_mult:Mult0|mult_vct:auto_generated|mac_mult5"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1701591755736 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1701591755736 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701591756652 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7096 " "7096 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701591759749 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701591760188 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701591760188 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4717 " "Implemented 4717 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701591760455 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701591760455 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4700 " "Implemented 4700 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701591760455 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701591760455 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701591760476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 13:52:40 2023 " "Processing ended: Sun Dec 03 13:52:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701591760476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701591760476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701591760476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701591760476 ""}
