// Seed: 3851110435
module module_0 (
    input tri id_0,
    output supply1 id_1,
    input tri id_2,
    output tri id_3,
    input wor id_4,
    input supply0 id_5,
    input supply0 id_6,
    input supply0 id_7,
    input supply0 id_8,
    input supply0 id_9,
    input wire id_10
);
  assign id_1 = -1'd0;
  assign module_1.id_17 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd95,
    parameter id_6 = 32'd52
) (
    input tri1 id_0,
    input tri id_1,
    input tri id_2,
    input uwire id_3,
    input tri id_4,
    output tri0 _id_5,
    input tri _id_6
    , id_17,
    output tri id_7,
    output uwire id_8,
    output wand id_9,
    input supply0 id_10,
    output wire id_11,
    output wand id_12,
    input supply0 id_13,
    output tri1 id_14,
    output supply0 id_15
);
  assign id_17 = id_1 ? id_3 && id_3 : -1 > id_3.id_17;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_2,
      id_11,
      id_2,
      id_2,
      id_0,
      id_2,
      id_1,
      id_3,
      id_1
  );
  logic [id_6 : id_5] id_18;
  assign id_15 = 1;
  wire id_19;
endmodule
