$date
     May 02, 2024       18:20:47
$end

$version
 SystemC 2.3.3-Accellera --- Feb 28 2024 09:49:56
$end

$timescale
     1 ns
$end

$scope module SystemC $end
$var wire    1  aaaaa  Clock       $end
$var wire    5  aaaab  reg_in0 [4:0]  $end
$var wire    5  aaaac  reg_in1 [4:0]  $end
$var wire    5  aaaad  reg_wrt [4:0]  $end
$var wire   32  aaaae  WD [31:0]  $end
$var wire    1  aaaaf  WE       $end
$var wire   32  aaaag  out_bank_reg_in_a [31:0]  $end
$var wire   32  aaaah  out_bank_reg_in_b [31:0]  $end
$var wire    3  aaaai  op [2:0]  $end
$var wire    1  aaaaj  zero       $end
$var wire   32  aaaak  result [31:0]  $end
$upscope $end
$enddefinitions  $end

$comment
All initial values are dumped below at time 0 sec = 0 timescale units.
$end

$dumpvars
1aaaaa
b0 aaaab
b0 aaaac
b11 aaaad
b101010 aaaae
1aaaaf
b0 aaaag
b0 aaaah
b0 aaaai
1aaaaj
b0 aaaak
$end

#5
0aaaaa

#10
1aaaaa
b100 aaaad
b10 aaaae

#15
0aaaaa

#20
1aaaaa
b11 aaaab
b100 aaaac

#25
0aaaaa
b101010 aaaag
b10 aaaah
b1 aaaak

#30
1aaaaa
0aaaaf
b101 aaaai
b101100 aaaak

#35
0aaaaa

#40
