#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x149e60a80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x149e74a80 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x149e73c90 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x150050010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x149eb3170_0 .net "in", 31 0, o0x150050010;  0 drivers
v0x149ebc630_0 .var "out", 31 0;
S_0x149ea8ef0 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1500500d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x149ebc6f0_0 .net "clk", 0 0, o0x1500500d0;  0 drivers
o0x150050100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x149ebc790_0 .net "data_address", 31 0, o0x150050100;  0 drivers
o0x150050130 .functor BUFZ 1, C4<z>; HiZ drive
v0x149ebc840_0 .net "data_read", 0 0, o0x150050130;  0 drivers
v0x149ebc8f0_0 .var "data_readdata", 31 0;
o0x150050190 .functor BUFZ 1, C4<z>; HiZ drive
v0x149ebc9a0_0 .net "data_write", 0 0, o0x150050190;  0 drivers
o0x1500501c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x149ebca80_0 .net "data_writedata", 31 0, o0x1500501c0;  0 drivers
S_0x149ea7c80 .scope module, "pc" "pc" 6 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x150050310 .functor BUFZ 1, C4<z>; HiZ drive
v0x149ebcbc0_0 .net "clk", 0 0, o0x150050310;  0 drivers
v0x149ebcc70_0 .var "curr_addr", 31 0;
o0x150050370 .functor BUFZ 1, C4<z>; HiZ drive
v0x149ebcd20_0 .net "enable", 0 0, o0x150050370;  0 drivers
o0x1500503a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x149ebcdd0_0 .net "next_addr", 31 0, o0x1500503a0;  0 drivers
o0x1500503d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x149ebce80_0 .net "reset", 0 0, o0x1500503d0;  0 drivers
E_0x149e93d00 .event posedge, v0x149ebcbc0_0;
S_0x149e99850 .scope module, "sra_tb" "sra_tb" 7 1;
 .timescale 0 0;
v0x149ec9cb0_0 .net "active", 0 0, L_0x149ed25f0;  1 drivers
v0x149ec9d60_0 .var "clk", 0 0;
v0x149ec9e70_0 .var "clk_enable", 0 0;
v0x149ec9f00_0 .net "data_address", 31 0, v0x149ec7a90_0;  1 drivers
v0x149ec9f90_0 .net "data_read", 0 0, L_0x149ed1d50;  1 drivers
v0x149eca020_0 .var "data_readdata", 31 0;
v0x149eca0b0_0 .net "data_write", 0 0, L_0x149ed1700;  1 drivers
v0x149eca140_0 .net "data_writedata", 31 0, v0x149ec0730_0;  1 drivers
v0x149eca210_0 .net "instr_address", 31 0, L_0x149ed2720;  1 drivers
v0x149eca320_0 .var "instr_readdata", 31 0;
v0x149eca3b0_0 .net "register_v0", 31 0, L_0x149ed0170;  1 drivers
v0x149eca480_0 .var "reset", 0 0;
S_0x149ebcfe0 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x149e99850;
 .timescale 0 0;
v0x149ebd1b0_0 .var "expected", 31 0;
v0x149ebd270_0 .var "funct", 5 0;
v0x149ebd320_0 .var "i", 4 0;
v0x149ebd3e0_0 .var "imm", 15 0;
v0x149ebd490_0 .var "imm_instr", 31 0;
v0x149ebd580_0 .var "opcode", 5 0;
v0x149ebd630_0 .var "r_instr", 31 0;
v0x149ebd6e0_0 .var "rd", 4 0;
v0x149ebd790_0 .var "rs", 4 0;
v0x149ebd8a0_0 .var "rt", 4 0;
v0x149ebd950_0 .var "shamt", 4 0;
v0x149ebda00_0 .var "test", 31 0;
E_0x149ea66b0 .event posedge, v0x149ec0aa0_0;
S_0x149ebdab0 .scope module, "dut" "mips_cpu_harvard" 7 125, 8 1 0, S_0x149e99850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x149ecb0e0 .functor OR 1, L_0x149ecad90, L_0x149ecafa0, C4<0>, C4<0>;
L_0x149ecb1d0 .functor BUFZ 1, L_0x149eca880, C4<0>, C4<0>, C4<0>;
L_0x149ecb560 .functor BUFZ 1, L_0x149eca9a0, C4<0>, C4<0>, C4<0>;
L_0x149ecb6b0 .functor AND 1, L_0x149eca880, L_0x149ecb800, C4<1>, C4<1>;
L_0x149ecb9a0 .functor OR 1, L_0x149ecb6b0, L_0x149ecb720, C4<0>, C4<0>;
L_0x149ecbae0 .functor OR 1, L_0x149ecb9a0, L_0x149ecb480, C4<0>, C4<0>;
L_0x149ecbbd0 .functor OR 1, L_0x149ecbae0, L_0x149ecce70, C4<0>, C4<0>;
L_0x149ecbcc0 .functor OR 1, L_0x149ecbbd0, L_0x149ecc950, C4<0>, C4<0>;
L_0x149ecc810 .functor AND 1, L_0x149ecc320, L_0x149ecc440, C4<1>, C4<1>;
L_0x149ecc950 .functor OR 1, L_0x149ecc0c0, L_0x149ecc810, C4<0>, C4<0>;
L_0x149ecce70 .functor AND 1, L_0x149ecc5f0, L_0x149eccae0, C4<1>, C4<1>;
L_0x149ecd3f0 .functor OR 1, L_0x149eccd10, L_0x149ecd0a0, C4<0>, C4<0>;
L_0x149eca630 .functor OR 1, L_0x149ecd780, L_0x149ecda30, C4<0>, C4<0>;
L_0x149ecde10 .functor AND 1, L_0x149ecb380, L_0x149eca630, C4<1>, C4<1>;
L_0x149ecdfa0 .functor OR 1, L_0x149ecdbf0, L_0x149ece0e0, C4<0>, C4<0>;
L_0x149ecdda0 .functor OR 1, L_0x149ecdfa0, L_0x149ece390, C4<0>, C4<0>;
L_0x149ece4f0 .functor AND 1, L_0x149eca880, L_0x149ecdda0, C4<1>, C4<1>;
L_0x149ece1c0 .functor AND 1, L_0x149eca880, L_0x149ece6b0, C4<1>, C4<1>;
L_0x149ecc730 .functor AND 1, L_0x149eca880, L_0x149ece230, C4<1>, C4<1>;
L_0x149ecf100 .functor AND 1, v0x149ec7970_0, v0x149ec99b0_0, C4<1>, C4<1>;
L_0x149ecf170 .functor AND 1, L_0x149ecf100, L_0x149ecbcc0, C4<1>, C4<1>;
L_0x149ecf470 .functor OR 1, L_0x149ecc950, L_0x149ecce70, C4<0>, C4<0>;
L_0x149ed01e0 .functor BUFZ 32, L_0x149ecfe10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x149ed0390 .functor BUFZ 32, L_0x149ed00c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x149ed1030 .functor AND 1, v0x149ec9e70_0, L_0x149ece4f0, C4<1>, C4<1>;
L_0x149ed1170 .functor AND 1, L_0x149ed1030, v0x149ec7970_0, C4<1>, C4<1>;
L_0x149ecfb30 .functor AND 1, L_0x149ed1170, L_0x149ed12c0, C4<1>, C4<1>;
L_0x149ed1690 .functor AND 1, v0x149ec7970_0, v0x149ec99b0_0, C4<1>, C4<1>;
L_0x149ed1700 .functor AND 1, L_0x149ed1690, L_0x149ecbe50, C4<1>, C4<1>;
L_0x149ed13e0 .functor OR 1, L_0x149ed15b0, L_0x149ed18a0, C4<0>, C4<0>;
L_0x149ed1be0 .functor AND 1, L_0x149ed13e0, L_0x149ed14d0, C4<1>, C4<1>;
L_0x149ed1d50 .functor OR 1, L_0x149ecb480, L_0x149ed1be0, C4<0>, C4<0>;
L_0x149ed25f0 .functor BUFZ 1, v0x149ec7970_0, C4<0>, C4<0>, C4<0>;
L_0x149ed2720 .functor BUFZ 32, v0x149ec7a00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x149ec2ae0_0 .net *"_ivl_102", 31 0, L_0x149ecca40;  1 drivers
L_0x1500884d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x149ec2b70_0 .net *"_ivl_105", 25 0, L_0x1500884d8;  1 drivers
L_0x150088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x149ec2c00_0 .net/2u *"_ivl_106", 31 0, L_0x150088520;  1 drivers
v0x149ec2c90_0 .net *"_ivl_108", 0 0, L_0x149ecc5f0;  1 drivers
v0x149ec2d20_0 .net *"_ivl_111", 5 0, L_0x149eccc70;  1 drivers
L_0x150088568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x149ec2dc0_0 .net/2u *"_ivl_112", 5 0, L_0x150088568;  1 drivers
v0x149ec2e70_0 .net *"_ivl_114", 0 0, L_0x149eccae0;  1 drivers
v0x149ec2f10_0 .net *"_ivl_118", 31 0, L_0x149ecd000;  1 drivers
L_0x1500880a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x149ec2fc0_0 .net/2u *"_ivl_12", 5 0, L_0x1500880a0;  1 drivers
L_0x1500885b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x149ec30d0_0 .net *"_ivl_121", 25 0, L_0x1500885b0;  1 drivers
L_0x1500885f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x149ec3180_0 .net/2u *"_ivl_122", 31 0, L_0x1500885f8;  1 drivers
v0x149ec3230_0 .net *"_ivl_124", 0 0, L_0x149eccd10;  1 drivers
v0x149ec32d0_0 .net *"_ivl_126", 31 0, L_0x149ecd1d0;  1 drivers
L_0x150088640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x149ec3380_0 .net *"_ivl_129", 25 0, L_0x150088640;  1 drivers
L_0x150088688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x149ec3430_0 .net/2u *"_ivl_130", 31 0, L_0x150088688;  1 drivers
v0x149ec34e0_0 .net *"_ivl_132", 0 0, L_0x149ecd0a0;  1 drivers
v0x149ec3580_0 .net *"_ivl_136", 31 0, L_0x149ecd4e0;  1 drivers
L_0x1500886d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x149ec3710_0 .net *"_ivl_139", 25 0, L_0x1500886d0;  1 drivers
L_0x150088718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x149ec37a0_0 .net/2u *"_ivl_140", 31 0, L_0x150088718;  1 drivers
v0x149ec3850_0 .net *"_ivl_142", 0 0, L_0x149ecb380;  1 drivers
v0x149ec38f0_0 .net *"_ivl_145", 5 0, L_0x149ecd890;  1 drivers
L_0x150088760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x149ec39a0_0 .net/2u *"_ivl_146", 5 0, L_0x150088760;  1 drivers
v0x149ec3a50_0 .net *"_ivl_148", 0 0, L_0x149ecd780;  1 drivers
v0x149ec3af0_0 .net *"_ivl_151", 5 0, L_0x149ecdb50;  1 drivers
L_0x1500887a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x149ec3ba0_0 .net/2u *"_ivl_152", 5 0, L_0x1500887a8;  1 drivers
v0x149ec3c50_0 .net *"_ivl_154", 0 0, L_0x149ecda30;  1 drivers
v0x149ec3cf0_0 .net *"_ivl_157", 0 0, L_0x149eca630;  1 drivers
L_0x1500880e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x149ec3d90_0 .net/2u *"_ivl_16", 5 0, L_0x1500880e8;  1 drivers
v0x149ec3e40_0 .net *"_ivl_161", 1 0, L_0x149ecdec0;  1 drivers
L_0x1500887f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x149ec3ef0_0 .net/2u *"_ivl_162", 1 0, L_0x1500887f0;  1 drivers
v0x149ec3fa0_0 .net *"_ivl_164", 0 0, L_0x149ecdbf0;  1 drivers
L_0x150088838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x149ec4040_0 .net/2u *"_ivl_166", 5 0, L_0x150088838;  1 drivers
v0x149ec40f0_0 .net *"_ivl_168", 0 0, L_0x149ece0e0;  1 drivers
v0x149ec3620_0 .net *"_ivl_171", 0 0, L_0x149ecdfa0;  1 drivers
L_0x150088880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x149ec4380_0 .net/2u *"_ivl_172", 5 0, L_0x150088880;  1 drivers
v0x149ec4410_0 .net *"_ivl_174", 0 0, L_0x149ece390;  1 drivers
v0x149ec44a0_0 .net *"_ivl_177", 0 0, L_0x149ecdda0;  1 drivers
L_0x1500888c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x149ec4530_0 .net/2u *"_ivl_180", 5 0, L_0x1500888c8;  1 drivers
v0x149ec45d0_0 .net *"_ivl_182", 0 0, L_0x149ece6b0;  1 drivers
L_0x150088910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x149ec4670_0 .net/2u *"_ivl_186", 5 0, L_0x150088910;  1 drivers
v0x149ec4720_0 .net *"_ivl_188", 0 0, L_0x149ece230;  1 drivers
L_0x150088958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x149ec47c0_0 .net/2u *"_ivl_196", 4 0, L_0x150088958;  1 drivers
v0x149ec4870_0 .net *"_ivl_199", 4 0, L_0x149ece7f0;  1 drivers
v0x149ec4920_0 .net *"_ivl_20", 31 0, L_0x149ecabf0;  1 drivers
v0x149ec49d0_0 .net *"_ivl_201", 4 0, L_0x149ecedb0;  1 drivers
v0x149ec4a80_0 .net *"_ivl_202", 4 0, L_0x149ecee50;  1 drivers
v0x149ec4b30_0 .net *"_ivl_207", 0 0, L_0x149ecf100;  1 drivers
v0x149ec4bd0_0 .net *"_ivl_211", 0 0, L_0x149ecf470;  1 drivers
L_0x1500889a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x149ec4c70_0 .net/2u *"_ivl_212", 31 0, L_0x1500889a0;  1 drivers
v0x149ec4d20_0 .net *"_ivl_214", 31 0, L_0x149ecf560;  1 drivers
v0x149ec4dd0_0 .net *"_ivl_216", 31 0, L_0x149eceef0;  1 drivers
v0x149ec4e80_0 .net *"_ivl_218", 31 0, L_0x149ecf800;  1 drivers
v0x149ec4f30_0 .net *"_ivl_220", 31 0, L_0x149ecf6c0;  1 drivers
v0x149ec4fe0_0 .net *"_ivl_229", 0 0, L_0x149ed1030;  1 drivers
L_0x150088130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x149ec5080_0 .net *"_ivl_23", 25 0, L_0x150088130;  1 drivers
v0x149ec5130_0 .net *"_ivl_231", 0 0, L_0x149ed1170;  1 drivers
v0x149ec51d0_0 .net *"_ivl_232", 31 0, L_0x149ed11e0;  1 drivers
L_0x150088ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x149ec5280_0 .net *"_ivl_235", 30 0, L_0x150088ac0;  1 drivers
L_0x150088b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x149ec5330_0 .net/2u *"_ivl_236", 31 0, L_0x150088b08;  1 drivers
v0x149ec53e0_0 .net *"_ivl_238", 0 0, L_0x149ed12c0;  1 drivers
L_0x150088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x149ec5480_0 .net/2u *"_ivl_24", 31 0, L_0x150088178;  1 drivers
v0x149ec5530_0 .net *"_ivl_243", 0 0, L_0x149ed1690;  1 drivers
L_0x150088b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x149ec55d0_0 .net/2u *"_ivl_246", 5 0, L_0x150088b50;  1 drivers
L_0x150088b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x149ec5680_0 .net/2u *"_ivl_250", 5 0, L_0x150088b98;  1 drivers
v0x149ec5730_0 .net *"_ivl_257", 0 0, L_0x149ed14d0;  1 drivers
v0x149ec4190_0 .net *"_ivl_259", 0 0, L_0x149ed1be0;  1 drivers
v0x149ec4230_0 .net *"_ivl_26", 0 0, L_0x149ecad90;  1 drivers
L_0x150088be0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x149ec42d0_0 .net/2u *"_ivl_262", 5 0, L_0x150088be0;  1 drivers
L_0x150088c28 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x149ec57c0_0 .net/2u *"_ivl_266", 5 0, L_0x150088c28;  1 drivers
v0x149ec5870_0 .net *"_ivl_271", 15 0, L_0x149ed2290;  1 drivers
v0x149ec5920_0 .net *"_ivl_272", 17 0, L_0x149ed1e40;  1 drivers
L_0x150088cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x149ec59d0_0 .net *"_ivl_275", 1 0, L_0x150088cb8;  1 drivers
v0x149ec5a80_0 .net *"_ivl_278", 15 0, L_0x149ed2550;  1 drivers
v0x149ec5b30_0 .net *"_ivl_28", 31 0, L_0x149ecaeb0;  1 drivers
L_0x150088d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x149ec5be0_0 .net *"_ivl_280", 1 0, L_0x150088d00;  1 drivers
v0x149ec5c90_0 .net *"_ivl_283", 0 0, L_0x149ed2470;  1 drivers
L_0x150088d48 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x149ec5d40_0 .net/2u *"_ivl_284", 13 0, L_0x150088d48;  1 drivers
L_0x150088d90 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x149ec5df0_0 .net/2u *"_ivl_286", 13 0, L_0x150088d90;  1 drivers
v0x149ec5ea0_0 .net *"_ivl_288", 13 0, L_0x149ed2810;  1 drivers
L_0x1500881c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x149ec5f50_0 .net *"_ivl_31", 25 0, L_0x1500881c0;  1 drivers
L_0x150088208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x149ec6000_0 .net/2u *"_ivl_32", 31 0, L_0x150088208;  1 drivers
v0x149ec60b0_0 .net *"_ivl_34", 0 0, L_0x149ecafa0;  1 drivers
v0x149ec6150_0 .net *"_ivl_4", 31 0, L_0x149eca750;  1 drivers
v0x149ec6200_0 .net *"_ivl_41", 2 0, L_0x149ecb280;  1 drivers
L_0x150088250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x149ec62b0_0 .net/2u *"_ivl_42", 2 0, L_0x150088250;  1 drivers
v0x149ec6360_0 .net *"_ivl_49", 2 0, L_0x149ecb610;  1 drivers
L_0x150088298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x149ec6410_0 .net/2u *"_ivl_50", 2 0, L_0x150088298;  1 drivers
v0x149ec64c0_0 .net *"_ivl_55", 0 0, L_0x149ecb800;  1 drivers
v0x149ec6560_0 .net *"_ivl_57", 0 0, L_0x149ecb6b0;  1 drivers
v0x149ec6600_0 .net *"_ivl_59", 0 0, L_0x149ecb9a0;  1 drivers
v0x149ec66a0_0 .net *"_ivl_61", 0 0, L_0x149ecbae0;  1 drivers
v0x149ec6740_0 .net *"_ivl_63", 0 0, L_0x149ecbbd0;  1 drivers
v0x149ec67e0_0 .net *"_ivl_67", 2 0, L_0x149ecbd90;  1 drivers
L_0x1500882e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x149ec6890_0 .net/2u *"_ivl_68", 2 0, L_0x1500882e0;  1 drivers
L_0x150088010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x149ec6940_0 .net *"_ivl_7", 25 0, L_0x150088010;  1 drivers
v0x149ec69f0_0 .net *"_ivl_72", 31 0, L_0x149ecc020;  1 drivers
L_0x150088328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x149ec6aa0_0 .net *"_ivl_75", 25 0, L_0x150088328;  1 drivers
L_0x150088370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x149ec6b50_0 .net/2u *"_ivl_76", 31 0, L_0x150088370;  1 drivers
v0x149ec6c00_0 .net *"_ivl_78", 0 0, L_0x149ecc0c0;  1 drivers
L_0x150088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x149ec6ca0_0 .net/2u *"_ivl_8", 31 0, L_0x150088058;  1 drivers
v0x149ec6d50_0 .net *"_ivl_80", 31 0, L_0x149ecc280;  1 drivers
L_0x1500883b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x149ec6e00_0 .net *"_ivl_83", 25 0, L_0x1500883b8;  1 drivers
L_0x150088400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x149ec6eb0_0 .net/2u *"_ivl_84", 31 0, L_0x150088400;  1 drivers
v0x149ec6f60_0 .net *"_ivl_86", 0 0, L_0x149ecc320;  1 drivers
v0x149ec7000_0 .net *"_ivl_89", 0 0, L_0x149ecc1e0;  1 drivers
v0x149ec70b0_0 .net *"_ivl_90", 31 0, L_0x149ecc4f0;  1 drivers
L_0x150088448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x149ec7160_0 .net *"_ivl_93", 30 0, L_0x150088448;  1 drivers
L_0x150088490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x149ec7210_0 .net/2u *"_ivl_94", 31 0, L_0x150088490;  1 drivers
v0x149ec72c0_0 .net *"_ivl_96", 0 0, L_0x149ecc440;  1 drivers
v0x149ec7360_0 .net *"_ivl_99", 0 0, L_0x149ecc810;  1 drivers
v0x149ec7400_0 .net "active", 0 0, L_0x149ed25f0;  alias, 1 drivers
v0x149ec74a0_0 .net "alu_op1", 31 0, L_0x149ed01e0;  1 drivers
v0x149ec7540_0 .net "alu_op2", 31 0, L_0x149ed0390;  1 drivers
v0x149ec75e0_0 .net "alui_instr", 0 0, L_0x149ecb720;  1 drivers
v0x149ec7680_0 .net "b_flag", 0 0, v0x149ebe710_0;  1 drivers
v0x149ec7730_0 .net "b_imm", 17 0, L_0x149ed2350;  1 drivers
v0x149ec77c0_0 .net "b_offset", 31 0, L_0x149ed2990;  1 drivers
v0x149ec7850_0 .net "clk", 0 0, v0x149ec9d60_0;  1 drivers
v0x149ec78e0_0 .net "clk_enable", 0 0, v0x149ec9e70_0;  1 drivers
v0x149ec7970_0 .var "cpu_active", 0 0;
v0x149ec7a00_0 .var "curr_addr", 31 0;
v0x149ec7a90_0 .var "data_address", 31 0;
v0x149ec7b30_0 .net "data_read", 0 0, L_0x149ed1d50;  alias, 1 drivers
v0x149ec7bd0_0 .net "data_readdata", 31 0, v0x149eca020_0;  1 drivers
v0x149ec7cb0_0 .net "data_write", 0 0, L_0x149ed1700;  alias, 1 drivers
v0x149ec7d50_0 .net "data_writedata", 31 0, v0x149ec0730_0;  alias, 1 drivers
v0x149ec7df0_0 .var "delay_slot", 31 0;
v0x149ec7e90_0 .net "effective_addr", 31 0, v0x149ebead0_0;  1 drivers
v0x149ec7f30_0 .net "funct_code", 5 0, L_0x149eca6b0;  1 drivers
v0x149ec7fe0_0 .net "hi_out", 31 0, v0x149ec0b30_0;  1 drivers
v0x149ec80a0_0 .net "hl_reg_enable", 0 0, L_0x149ecfb30;  1 drivers
v0x149ec8170_0 .net "instr_address", 31 0, L_0x149ed2720;  alias, 1 drivers
v0x149ec8210_0 .net "instr_opcode", 5 0, L_0x149eca590;  1 drivers
v0x149ec82b0_0 .net "instr_readdata", 31 0, v0x149eca320_0;  1 drivers
v0x149ec8380_0 .net "j_imm", 0 0, L_0x149ecd3f0;  1 drivers
v0x149ec8420_0 .net "j_reg", 0 0, L_0x149ecde10;  1 drivers
v0x149ec84c0_0 .net "link_const", 0 0, L_0x149ecc950;  1 drivers
v0x149ec8560_0 .net "link_reg", 0 0, L_0x149ecce70;  1 drivers
v0x149ec8600_0 .net "lo_out", 31 0, v0x149ec1240_0;  1 drivers
v0x149ec86a0_0 .net "load_data", 31 0, v0x149ebfb80_0;  1 drivers
v0x149ec8750_0 .net "load_instr", 0 0, L_0x149ecb480;  1 drivers
v0x149ec87e0_0 .net "lw", 0 0, L_0x149eca9a0;  1 drivers
v0x149ec8880_0 .net "lwl", 0 0, L_0x149ed17f0;  1 drivers
v0x149ec8920_0 .net "lwr", 0 0, L_0x149ed1980;  1 drivers
v0x149ec89c0_0 .net "mem_to_reg", 0 0, L_0x149ecb560;  1 drivers
v0x149ec8a60_0 .net "mfhi", 0 0, L_0x149ece1c0;  1 drivers
v0x149ec8b00_0 .net "mflo", 0 0, L_0x149ecc730;  1 drivers
v0x149ec8ba0_0 .net "movefrom", 0 0, L_0x149ecb0e0;  1 drivers
v0x149ec8c40_0 .net "muldiv", 0 0, L_0x149ece4f0;  1 drivers
v0x149ec8ce0_0 .var "next_delay_slot", 31 0;
v0x149ec8d90_0 .net "partial_store", 0 0, L_0x149ed13e0;  1 drivers
v0x149ec8e30_0 .net "r_format", 0 0, L_0x149eca880;  1 drivers
v0x149ec8ed0_0 .net "reg_a_read_data", 31 0, L_0x149ecfe10;  1 drivers
v0x149ec8f90_0 .net "reg_a_read_index", 4 0, L_0x149eceb50;  1 drivers
v0x149ec9040_0 .net "reg_b_read_data", 31 0, L_0x149ed00c0;  1 drivers
v0x149ec9110_0 .net "reg_b_read_index", 4 0, L_0x149ece750;  1 drivers
v0x149ec91b0_0 .net "reg_dst", 0 0, L_0x149ecb1d0;  1 drivers
v0x149ec9240_0 .net "reg_write", 0 0, L_0x149ecbcc0;  1 drivers
v0x149ec92e0_0 .net "reg_write_data", 31 0, L_0x149ecfa90;  1 drivers
v0x149ec93a0_0 .net "reg_write_enable", 0 0, L_0x149ecf170;  1 drivers
v0x149ec9450_0 .net "reg_write_index", 4 0, L_0x149ececb0;  1 drivers
v0x149ec9500_0 .net "register_v0", 31 0, L_0x149ed0170;  alias, 1 drivers
v0x149ec95b0_0 .net "reset", 0 0, v0x149eca480_0;  1 drivers
v0x149ec9640_0 .net "result", 31 0, v0x149ebef20_0;  1 drivers
v0x149ec96f0_0 .net "result_hi", 31 0, v0x149ebe8c0_0;  1 drivers
v0x149ec97c0_0 .net "result_lo", 31 0, v0x149ebea20_0;  1 drivers
v0x149ec9890_0 .net "sb", 0 0, L_0x149ed15b0;  1 drivers
v0x149ec9920_0 .net "sh", 0 0, L_0x149ed18a0;  1 drivers
v0x149ec99b0_0 .var "state", 0 0;
v0x149ec9a50_0 .net "store_instr", 0 0, L_0x149ecbe50;  1 drivers
v0x149ec9af0_0 .net "sw", 0 0, L_0x149ecab10;  1 drivers
E_0x149ebd520/0 .event edge, v0x149ebe710_0, v0x149ec7df0_0, v0x149ec77c0_0, v0x149ec8380_0;
E_0x149ebd520/1 .event edge, v0x149ebe970_0, v0x149ec8420_0, v0x149ec1f00_0, v0x149ec7a00_0;
E_0x149ebd520 .event/or E_0x149ebd520/0, E_0x149ebd520/1;
E_0x149ebde40 .event edge, v0x149ec8880_0, v0x149ec8920_0, v0x149ec0430_0, v0x149ebead0_0;
L_0x149eca590 .part v0x149eca320_0, 26, 6;
L_0x149eca6b0 .part v0x149eca320_0, 0, 6;
L_0x149eca750 .concat [ 6 26 0 0], L_0x149eca590, L_0x150088010;
L_0x149eca880 .cmp/eq 32, L_0x149eca750, L_0x150088058;
L_0x149eca9a0 .cmp/eq 6, L_0x149eca590, L_0x1500880a0;
L_0x149ecab10 .cmp/eq 6, L_0x149eca590, L_0x1500880e8;
L_0x149ecabf0 .concat [ 6 26 0 0], L_0x149eca590, L_0x150088130;
L_0x149ecad90 .cmp/eq 32, L_0x149ecabf0, L_0x150088178;
L_0x149ecaeb0 .concat [ 6 26 0 0], L_0x149eca590, L_0x1500881c0;
L_0x149ecafa0 .cmp/eq 32, L_0x149ecaeb0, L_0x150088208;
L_0x149ecb280 .part L_0x149eca590, 3, 3;
L_0x149ecb480 .cmp/eq 3, L_0x149ecb280, L_0x150088250;
L_0x149ecb610 .part L_0x149eca590, 3, 3;
L_0x149ecb720 .cmp/eq 3, L_0x149ecb610, L_0x150088298;
L_0x149ecb800 .reduce/nor L_0x149ece4f0;
L_0x149ecbd90 .part L_0x149eca590, 3, 3;
L_0x149ecbe50 .cmp/eq 3, L_0x149ecbd90, L_0x1500882e0;
L_0x149ecc020 .concat [ 6 26 0 0], L_0x149eca590, L_0x150088328;
L_0x149ecc0c0 .cmp/eq 32, L_0x149ecc020, L_0x150088370;
L_0x149ecc280 .concat [ 6 26 0 0], L_0x149eca590, L_0x1500883b8;
L_0x149ecc320 .cmp/eq 32, L_0x149ecc280, L_0x150088400;
L_0x149ecc1e0 .part v0x149eca320_0, 20, 1;
L_0x149ecc4f0 .concat [ 1 31 0 0], L_0x149ecc1e0, L_0x150088448;
L_0x149ecc440 .cmp/eq 32, L_0x149ecc4f0, L_0x150088490;
L_0x149ecca40 .concat [ 6 26 0 0], L_0x149eca590, L_0x1500884d8;
L_0x149ecc5f0 .cmp/eq 32, L_0x149ecca40, L_0x150088520;
L_0x149eccc70 .part v0x149eca320_0, 0, 6;
L_0x149eccae0 .cmp/eq 6, L_0x149eccc70, L_0x150088568;
L_0x149ecd000 .concat [ 6 26 0 0], L_0x149eca590, L_0x1500885b0;
L_0x149eccd10 .cmp/eq 32, L_0x149ecd000, L_0x1500885f8;
L_0x149ecd1d0 .concat [ 6 26 0 0], L_0x149eca590, L_0x150088640;
L_0x149ecd0a0 .cmp/eq 32, L_0x149ecd1d0, L_0x150088688;
L_0x149ecd4e0 .concat [ 6 26 0 0], L_0x149eca590, L_0x1500886d0;
L_0x149ecb380 .cmp/eq 32, L_0x149ecd4e0, L_0x150088718;
L_0x149ecd890 .part v0x149eca320_0, 0, 6;
L_0x149ecd780 .cmp/eq 6, L_0x149ecd890, L_0x150088760;
L_0x149ecdb50 .part v0x149eca320_0, 0, 6;
L_0x149ecda30 .cmp/eq 6, L_0x149ecdb50, L_0x1500887a8;
L_0x149ecdec0 .part L_0x149eca6b0, 3, 2;
L_0x149ecdbf0 .cmp/eq 2, L_0x149ecdec0, L_0x1500887f0;
L_0x149ece0e0 .cmp/eq 6, L_0x149eca6b0, L_0x150088838;
L_0x149ece390 .cmp/eq 6, L_0x149eca6b0, L_0x150088880;
L_0x149ece6b0 .cmp/eq 6, L_0x149eca6b0, L_0x1500888c8;
L_0x149ece230 .cmp/eq 6, L_0x149eca6b0, L_0x150088910;
L_0x149eceb50 .part v0x149eca320_0, 21, 5;
L_0x149ece750 .part v0x149eca320_0, 16, 5;
L_0x149ece7f0 .part v0x149eca320_0, 11, 5;
L_0x149ecedb0 .part v0x149eca320_0, 16, 5;
L_0x149ecee50 .functor MUXZ 5, L_0x149ecedb0, L_0x149ece7f0, L_0x149ecb1d0, C4<>;
L_0x149ececb0 .functor MUXZ 5, L_0x149ecee50, L_0x150088958, L_0x149ecc950, C4<>;
L_0x149ecf560 .arith/sum 32, v0x149ec7df0_0, L_0x1500889a0;
L_0x149eceef0 .functor MUXZ 32, v0x149ebef20_0, v0x149ebfb80_0, L_0x149ecb560, C4<>;
L_0x149ecf800 .functor MUXZ 32, L_0x149eceef0, v0x149ec1240_0, L_0x149ecc730, C4<>;
L_0x149ecf6c0 .functor MUXZ 32, L_0x149ecf800, v0x149ec0b30_0, L_0x149ece1c0, C4<>;
L_0x149ecfa90 .functor MUXZ 32, L_0x149ecf6c0, L_0x149ecf560, L_0x149ecf470, C4<>;
L_0x149ed11e0 .concat [ 1 31 0 0], v0x149ec99b0_0, L_0x150088ac0;
L_0x149ed12c0 .cmp/eq 32, L_0x149ed11e0, L_0x150088b08;
L_0x149ed15b0 .cmp/eq 6, L_0x149eca590, L_0x150088b50;
L_0x149ed18a0 .cmp/eq 6, L_0x149eca590, L_0x150088b98;
L_0x149ed14d0 .reduce/nor v0x149ec99b0_0;
L_0x149ed17f0 .cmp/eq 6, L_0x149eca590, L_0x150088be0;
L_0x149ed1980 .cmp/eq 6, L_0x149eca590, L_0x150088c28;
L_0x149ed2290 .part v0x149eca320_0, 0, 16;
L_0x149ed1e40 .concat [ 16 2 0 0], L_0x149ed2290, L_0x150088cb8;
L_0x149ed2550 .part L_0x149ed1e40, 0, 16;
L_0x149ed2350 .concat [ 2 16 0 0], L_0x150088d00, L_0x149ed2550;
L_0x149ed2470 .part L_0x149ed2350, 17, 1;
L_0x149ed2810 .functor MUXZ 14, L_0x150088d90, L_0x150088d48, L_0x149ed2470, C4<>;
L_0x149ed2990 .concat [ 18 14 0 0], L_0x149ed2350, L_0x149ed2810;
S_0x149ebde90 .scope module, "cpu_alu" "alu" 8 149, 9 1 0, S_0x149ebdab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x149ebe1e0_0 .net *"_ivl_10", 15 0, L_0x149ed0c70;  1 drivers
L_0x150088a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x149ebe2a0_0 .net/2u *"_ivl_14", 15 0, L_0x150088a78;  1 drivers
v0x149ebe350_0 .net *"_ivl_17", 15 0, L_0x149ed0db0;  1 drivers
v0x149ebe410_0 .net *"_ivl_5", 0 0, L_0x149ecd930;  1 drivers
v0x149ebe4c0_0 .net *"_ivl_6", 15 0, L_0x149ed07c0;  1 drivers
v0x149ebe5b0_0 .net *"_ivl_9", 15 0, L_0x149ed0970;  1 drivers
v0x149ebe660_0 .net "addr_rt", 4 0, L_0x149ed0f90;  1 drivers
v0x149ebe710_0 .var "b_flag", 0 0;
v0x149ebe7b0_0 .net "funct", 5 0, L_0x149ed0520;  1 drivers
v0x149ebe8c0_0 .var "hi", 31 0;
v0x149ebe970_0 .net "instructionword", 31 0, v0x149eca320_0;  alias, 1 drivers
v0x149ebea20_0 .var "lo", 31 0;
v0x149ebead0_0 .var "memaddroffset", 31 0;
v0x149ebeb80_0 .var "multresult", 63 0;
v0x149ebec30_0 .net "op1", 31 0, L_0x149ed01e0;  alias, 1 drivers
v0x149ebece0_0 .net "op2", 31 0, L_0x149ed0390;  alias, 1 drivers
v0x149ebed90_0 .net "opcode", 5 0, L_0x149ed0480;  1 drivers
v0x149ebef20_0 .var "result", 31 0;
v0x149ebefb0_0 .net "shamt", 4 0, L_0x149ed0ef0;  1 drivers
v0x149ebf060_0 .net/s "sign_op1", 31 0, L_0x149ed01e0;  alias, 1 drivers
v0x149ebf120_0 .net/s "sign_op2", 31 0, L_0x149ed0390;  alias, 1 drivers
v0x149ebf1b0_0 .net "simmediatedata", 31 0, L_0x149ed0d10;  1 drivers
v0x149ebf240_0 .net "simmediatedatas", 31 0, L_0x149ed0d10;  alias, 1 drivers
v0x149ebf2d0_0 .net "uimmediatedata", 31 0, L_0x149ed0e50;  1 drivers
v0x149ebf360_0 .net "unsign_op1", 31 0, L_0x149ed01e0;  alias, 1 drivers
v0x149ebf430_0 .net "unsign_op2", 31 0, L_0x149ed0390;  alias, 1 drivers
v0x149ebf510_0 .var "unsigned_result", 31 0;
E_0x149ebe150/0 .event edge, v0x149ebed90_0, v0x149ebe7b0_0, v0x149ebece0_0, v0x149ebefb0_0;
E_0x149ebe150/1 .event edge, v0x149ebec30_0, v0x149ebeb80_0, v0x149ebe660_0, v0x149ebf1b0_0;
E_0x149ebe150/2 .event edge, v0x149ebf2d0_0, v0x149ebf510_0;
E_0x149ebe150 .event/or E_0x149ebe150/0, E_0x149ebe150/1, E_0x149ebe150/2;
L_0x149ed0480 .part v0x149eca320_0, 26, 6;
L_0x149ed0520 .part v0x149eca320_0, 0, 6;
L_0x149ecd930 .part v0x149eca320_0, 15, 1;
LS_0x149ed07c0_0_0 .concat [ 1 1 1 1], L_0x149ecd930, L_0x149ecd930, L_0x149ecd930, L_0x149ecd930;
LS_0x149ed07c0_0_4 .concat [ 1 1 1 1], L_0x149ecd930, L_0x149ecd930, L_0x149ecd930, L_0x149ecd930;
LS_0x149ed07c0_0_8 .concat [ 1 1 1 1], L_0x149ecd930, L_0x149ecd930, L_0x149ecd930, L_0x149ecd930;
LS_0x149ed07c0_0_12 .concat [ 1 1 1 1], L_0x149ecd930, L_0x149ecd930, L_0x149ecd930, L_0x149ecd930;
L_0x149ed07c0 .concat [ 4 4 4 4], LS_0x149ed07c0_0_0, LS_0x149ed07c0_0_4, LS_0x149ed07c0_0_8, LS_0x149ed07c0_0_12;
L_0x149ed0970 .part v0x149eca320_0, 0, 16;
L_0x149ed0c70 .concat [ 16 0 0 0], L_0x149ed0970;
L_0x149ed0d10 .concat [ 16 16 0 0], L_0x149ed0c70, L_0x149ed07c0;
L_0x149ed0db0 .part v0x149eca320_0, 0, 16;
L_0x149ed0e50 .concat [ 16 16 0 0], L_0x149ed0db0, L_0x150088a78;
L_0x149ed0ef0 .part v0x149eca320_0, 6, 5;
L_0x149ed0f90 .part v0x149eca320_0, 16, 5;
S_0x149ebf660 .scope module, "cpu_load_block" "load_block" 8 107, 10 1 0, S_0x149ebdab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /OUTPUT 32 "out_transformed";
v0x149ebf8b0_0 .net "address", 31 0, v0x149ebead0_0;  alias, 1 drivers
v0x149ebf970_0 .net "datafromMem", 31 0, v0x149eca020_0;  alias, 1 drivers
v0x149ebfa10_0 .net "instr_word", 31 0, v0x149eca320_0;  alias, 1 drivers
v0x149ebfae0_0 .net "opcode", 5 0, L_0x149eceab0;  1 drivers
v0x149ebfb80_0 .var "out_transformed", 31 0;
v0x149ebfc70_0 .net "whichbyte", 1 0, L_0x149ecf350;  1 drivers
E_0x149ebf880 .event edge, v0x149ebfae0_0, v0x149ebf970_0, v0x149ebfc70_0, v0x149ebe970_0;
L_0x149eceab0 .part v0x149eca320_0, 26, 6;
L_0x149ecf350 .part v0x149ebead0_0, 0, 2;
S_0x149ebfd60 .scope module, "dut" "store_block" 8 216, 11 1 0, S_0x149ebdab0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x149ec0030_0 .net *"_ivl_1", 1 0, L_0x149ed1a60;  1 drivers
L_0x150088c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149ec00f0_0 .net *"_ivl_5", 0 0, L_0x150088c70;  1 drivers
v0x149ec01a0_0 .net "bytenum", 2 0, L_0x149ed2030;  1 drivers
v0x149ec0260_0 .net "dataword", 31 0, v0x149eca020_0;  alias, 1 drivers
v0x149ec0320_0 .net "eff_addr", 31 0, v0x149ebead0_0;  alias, 1 drivers
v0x149ec0430_0 .net "opcode", 5 0, L_0x149eca590;  alias, 1 drivers
v0x149ec04c0_0 .net "regbyte", 7 0, L_0x149ed2110;  1 drivers
v0x149ec0570_0 .net "reghalfword", 15 0, L_0x149ed21d0;  1 drivers
v0x149ec0620_0 .net "regword", 31 0, L_0x149ed00c0;  alias, 1 drivers
v0x149ec0730_0 .var "storedata", 31 0;
E_0x149ebffd0/0 .event edge, v0x149ec0430_0, v0x149ec0620_0, v0x149ec01a0_0, v0x149ec04c0_0;
E_0x149ebffd0/1 .event edge, v0x149ebf970_0, v0x149ec0570_0;
E_0x149ebffd0 .event/or E_0x149ebffd0/0, E_0x149ebffd0/1;
L_0x149ed1a60 .part v0x149ebead0_0, 0, 2;
L_0x149ed2030 .concat [ 2 1 0 0], L_0x149ed1a60, L_0x150088c70;
L_0x149ed2110 .part L_0x149ed00c0, 0, 8;
L_0x149ed21d0 .part L_0x149ed00c0, 0, 16;
S_0x149ec0860 .scope module, "hi" "hl_reg" 8 176, 12 1 0, S_0x149ebdab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x149ec0aa0_0 .net "clk", 0 0, v0x149ec9d60_0;  alias, 1 drivers
v0x149ec0b30_0 .var "data", 31 0;
v0x149ec0bc0_0 .net "data_in", 31 0, v0x149ebe8c0_0;  alias, 1 drivers
v0x149ec0c90_0 .net "data_out", 31 0, v0x149ec0b30_0;  alias, 1 drivers
v0x149ec0d30_0 .net "enable", 0 0, L_0x149ecfb30;  alias, 1 drivers
v0x149ec0e10_0 .net "reset", 0 0, v0x149eca480_0;  alias, 1 drivers
S_0x149ec0f30 .scope module, "lo" "hl_reg" 8 168, 12 1 0, S_0x149ebdab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x149ec11b0_0 .net "clk", 0 0, v0x149ec9d60_0;  alias, 1 drivers
v0x149ec1240_0 .var "data", 31 0;
v0x149ec12d0_0 .net "data_in", 31 0, v0x149ebea20_0;  alias, 1 drivers
v0x149ec13a0_0 .net "data_out", 31 0, v0x149ec1240_0;  alias, 1 drivers
v0x149ec1440_0 .net "enable", 0 0, L_0x149ecfb30;  alias, 1 drivers
v0x149ec1510_0 .net "reset", 0 0, v0x149eca480_0;  alias, 1 drivers
S_0x149ec1620 .scope module, "register" "regfile" 8 120, 13 1 0, S_0x149ebdab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x149ecfe10 .functor BUFZ 32, L_0x149ecf9a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x149ed00c0 .functor BUFZ 32, L_0x149ecff00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x149ec2280_2 .array/port v0x149ec2280, 2;
L_0x149ed0170 .functor BUFZ 32, v0x149ec2280_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x149ec1950_0 .net *"_ivl_0", 31 0, L_0x149ecf9a0;  1 drivers
v0x149ec1a10_0 .net *"_ivl_10", 6 0, L_0x149ecffa0;  1 drivers
L_0x150088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x149ec1ab0_0 .net *"_ivl_13", 1 0, L_0x150088a30;  1 drivers
v0x149ec1b50_0 .net *"_ivl_2", 6 0, L_0x149ecfcf0;  1 drivers
L_0x1500889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x149ec1c00_0 .net *"_ivl_5", 1 0, L_0x1500889e8;  1 drivers
v0x149ec1cf0_0 .net *"_ivl_8", 31 0, L_0x149ecff00;  1 drivers
v0x149ec1da0_0 .net "r_clk", 0 0, v0x149ec9d60_0;  alias, 1 drivers
v0x149ec1e70_0 .net "r_clk_enable", 0 0, v0x149ec9e70_0;  alias, 1 drivers
v0x149ec1f00_0 .net "read_data1", 31 0, L_0x149ecfe10;  alias, 1 drivers
v0x149ec2010_0 .net "read_data2", 31 0, L_0x149ed00c0;  alias, 1 drivers
v0x149ec20c0_0 .net "read_reg1", 4 0, L_0x149eceb50;  alias, 1 drivers
v0x149ec2150_0 .net "read_reg2", 4 0, L_0x149ece750;  alias, 1 drivers
v0x149ec21e0_0 .net "register_v0", 31 0, L_0x149ed0170;  alias, 1 drivers
v0x149ec2280 .array "registers", 0 31, 31 0;
v0x149ec2620_0 .net "reset", 0 0, v0x149eca480_0;  alias, 1 drivers
v0x149ec26f0_0 .net "write_control", 0 0, L_0x149ecf170;  alias, 1 drivers
v0x149ec2790_0 .net "write_data", 31 0, L_0x149ecfa90;  alias, 1 drivers
v0x149ec2920_0 .net "write_reg", 4 0, L_0x149ececb0;  alias, 1 drivers
L_0x149ecf9a0 .array/port v0x149ec2280, L_0x149ecfcf0;
L_0x149ecfcf0 .concat [ 5 2 0 0], L_0x149eceb50, L_0x1500889e8;
L_0x149ecff00 .array/port v0x149ec2280, L_0x149ecffa0;
L_0x149ecffa0 .concat [ 5 2 0 0], L_0x149ece750, L_0x150088a30;
    .scope S_0x149ea7c80;
T_0 ;
    %wait E_0x149e93d00;
    %load/vec4 v0x149ebce80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x149ebcc70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x149ebcd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x149ebcdd0_0;
    %assign/vec4 v0x149ebcc70_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x149ebf660;
T_1 ;
    %wait E_0x149ebf880;
    %load/vec4 v0x149ebfae0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v0x149ebf970_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x149ebf970_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x149ebf970_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x149ebf970_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x149ebfb80_0, 0, 32;
    %jmp T_1.6;
T_1.1 ;
    %load/vec4 v0x149ebfc70_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %jmp T_1.11;
T_1.7 ;
    %load/vec4 v0x149ebf970_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x149ebf970_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x149ebfb80_0, 0, 32;
    %jmp T_1.11;
T_1.8 ;
    %load/vec4 v0x149ebf970_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x149ebf970_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x149ebfb80_0, 0, 32;
    %jmp T_1.11;
T_1.9 ;
    %load/vec4 v0x149ebf970_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x149ebf970_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x149ebfb80_0, 0, 32;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x149ebf970_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x149ebf970_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x149ebfb80_0, 0, 32;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x149ebfc70_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %jmp T_1.16;
T_1.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x149ebf970_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x149ebfb80_0, 0, 32;
    %jmp T_1.16;
T_1.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x149ebf970_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x149ebfb80_0, 0, 32;
    %jmp T_1.16;
T_1.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x149ebf970_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x149ebfb80_0, 0, 32;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x149ebf970_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x149ebfb80_0, 0, 32;
    %jmp T_1.16;
T_1.16 ;
    %pop/vec4 1;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0x149ebfc70_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %jmp T_1.19;
T_1.17 ;
    %load/vec4 v0x149ebf970_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x149ebf970_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x149ebfb80_0, 0, 32;
    %jmp T_1.19;
T_1.18 ;
    %load/vec4 v0x149ebf970_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x149ebf970_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x149ebfb80_0, 0, 32;
    %jmp T_1.19;
T_1.19 ;
    %pop/vec4 1;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0x149ebfc70_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %jmp T_1.22;
T_1.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x149ebf970_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x149ebfb80_0, 0, 32;
    %jmp T_1.22;
T_1.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x149ebf970_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x149ebfb80_0, 0, 32;
    %jmp T_1.22;
T_1.22 ;
    %pop/vec4 1;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0x149ebfa10_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x149ebfb80_0, 0, 32;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x149ec1620;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149ec2280, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149ec2280, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149ec2280, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149ec2280, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149ec2280, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149ec2280, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149ec2280, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149ec2280, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149ec2280, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149ec2280, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149ec2280, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149ec2280, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149ec2280, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149ec2280, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149ec2280, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149ec2280, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149ec2280, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149ec2280, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149ec2280, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149ec2280, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149ec2280, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149ec2280, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149ec2280, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149ec2280, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149ec2280, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149ec2280, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149ec2280, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149ec2280, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149ec2280, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149ec2280, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149ec2280, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149ec2280, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x149ec1620;
T_3 ;
    %wait E_0x149ea66b0;
    %load/vec4 v0x149ec2620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149ec2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149ec2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149ec2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149ec2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149ec2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149ec2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149ec2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149ec2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149ec2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149ec2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149ec2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149ec2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149ec2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149ec2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149ec2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149ec2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149ec2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149ec2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149ec2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149ec2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149ec2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149ec2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149ec2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149ec2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149ec2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149ec2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149ec2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149ec2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149ec2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149ec2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149ec2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149ec2280, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x149ec1e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x149ec26f0_0;
    %load/vec4 v0x149ec2920_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x149ec2790_0;
    %load/vec4 v0x149ec2920_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149ec2280, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x149ebde90;
T_4 ;
    %wait E_0x149ebe150;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x149ebe710_0, 0, 1;
    %load/vec4 v0x149ebed90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x149ebe7b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.23 ;
    %load/vec4 v0x149ebf120_0;
    %ix/getv 4, v0x149ebefb0_0;
    %shiftl 4;
    %store/vec4 v0x149ebf510_0, 0, 32;
    %jmp T_4.44;
T_4.24 ;
    %load/vec4 v0x149ebf120_0;
    %ix/getv 4, v0x149ebefb0_0;
    %shiftr 4;
    %store/vec4 v0x149ebf510_0, 0, 32;
    %jmp T_4.44;
T_4.25 ;
    %load/vec4 v0x149ebf120_0;
    %ix/getv 4, v0x149ebefb0_0;
    %shiftr/s 4;
    %store/vec4 v0x149ebf510_0, 0, 32;
    %jmp T_4.44;
T_4.26 ;
    %load/vec4 v0x149ebf120_0;
    %load/vec4 v0x149ebf360_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x149ebf510_0, 0, 32;
    %jmp T_4.44;
T_4.27 ;
    %load/vec4 v0x149ebf120_0;
    %load/vec4 v0x149ebf360_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x149ebf510_0, 0, 32;
    %jmp T_4.44;
T_4.28 ;
    %load/vec4 v0x149ebf120_0;
    %load/vec4 v0x149ebf360_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x149ebf510_0, 0, 32;
    %jmp T_4.44;
T_4.29 ;
    %load/vec4 v0x149ebf060_0;
    %pad/s 64;
    %load/vec4 v0x149ebf120_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x149ebeb80_0, 0, 64;
    %load/vec4 v0x149ebeb80_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x149ebe8c0_0, 0, 32;
    %load/vec4 v0x149ebeb80_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x149ebea20_0, 0, 32;
    %jmp T_4.44;
T_4.30 ;
    %load/vec4 v0x149ebf360_0;
    %pad/u 64;
    %load/vec4 v0x149ebf430_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x149ebeb80_0, 0, 64;
    %load/vec4 v0x149ebeb80_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x149ebe8c0_0, 0, 32;
    %load/vec4 v0x149ebeb80_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x149ebea20_0, 0, 32;
    %jmp T_4.44;
T_4.31 ;
    %load/vec4 v0x149ebf060_0;
    %load/vec4 v0x149ebf120_0;
    %mod/s;
    %store/vec4 v0x149ebe8c0_0, 0, 32;
    %load/vec4 v0x149ebf060_0;
    %load/vec4 v0x149ebf120_0;
    %div/s;
    %store/vec4 v0x149ebea20_0, 0, 32;
    %jmp T_4.44;
T_4.32 ;
    %load/vec4 v0x149ebf360_0;
    %load/vec4 v0x149ebf430_0;
    %mod;
    %store/vec4 v0x149ebe8c0_0, 0, 32;
    %load/vec4 v0x149ebf360_0;
    %load/vec4 v0x149ebf430_0;
    %div;
    %store/vec4 v0x149ebea20_0, 0, 32;
    %jmp T_4.44;
T_4.33 ;
    %load/vec4 v0x149ebec30_0;
    %store/vec4 v0x149ebe8c0_0, 0, 32;
    %jmp T_4.44;
T_4.34 ;
    %load/vec4 v0x149ebec30_0;
    %store/vec4 v0x149ebea20_0, 0, 32;
    %jmp T_4.44;
T_4.35 ;
    %load/vec4 v0x149ebf060_0;
    %load/vec4 v0x149ebf120_0;
    %add;
    %store/vec4 v0x149ebf510_0, 0, 32;
    %jmp T_4.44;
T_4.36 ;
    %load/vec4 v0x149ebf360_0;
    %load/vec4 v0x149ebf430_0;
    %add;
    %store/vec4 v0x149ebf510_0, 0, 32;
    %jmp T_4.44;
T_4.37 ;
    %load/vec4 v0x149ebf360_0;
    %load/vec4 v0x149ebf430_0;
    %sub;
    %store/vec4 v0x149ebf510_0, 0, 32;
    %jmp T_4.44;
T_4.38 ;
    %load/vec4 v0x149ebf360_0;
    %load/vec4 v0x149ebf430_0;
    %and;
    %store/vec4 v0x149ebf510_0, 0, 32;
    %jmp T_4.44;
T_4.39 ;
    %load/vec4 v0x149ebf360_0;
    %load/vec4 v0x149ebf430_0;
    %or;
    %store/vec4 v0x149ebf510_0, 0, 32;
    %jmp T_4.44;
T_4.40 ;
    %load/vec4 v0x149ebf360_0;
    %load/vec4 v0x149ebf430_0;
    %xor;
    %store/vec4 v0x149ebf510_0, 0, 32;
    %jmp T_4.44;
T_4.41 ;
    %load/vec4 v0x149ebf360_0;
    %load/vec4 v0x149ebf430_0;
    %or;
    %inv;
    %store/vec4 v0x149ebf510_0, 0, 32;
    %jmp T_4.44;
T_4.42 ;
    %load/vec4 v0x149ebf060_0;
    %load/vec4 v0x149ebf120_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %store/vec4 v0x149ebf510_0, 0, 32;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x149ebf360_0;
    %load/vec4 v0x149ebf430_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.48, 8;
T_4.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.48, 8;
 ; End of false expr.
    %blend;
T_4.48;
    %store/vec4 v0x149ebf510_0, 0, 32;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x149ebe660_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %jmp T_4.53;
T_4.49 ;
    %load/vec4 v0x149ebf060_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x149ebe710_0, 0, 1;
    %jmp T_4.55;
T_4.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x149ebe710_0, 0, 1;
T_4.55 ;
    %jmp T_4.53;
T_4.50 ;
    %load/vec4 v0x149ebf060_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x149ebe710_0, 0, 1;
    %jmp T_4.57;
T_4.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x149ebe710_0, 0, 1;
T_4.57 ;
    %jmp T_4.53;
T_4.51 ;
    %load/vec4 v0x149ebf060_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x149ebe710_0, 0, 1;
    %jmp T_4.59;
T_4.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x149ebe710_0, 0, 1;
T_4.59 ;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v0x149ebf060_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x149ebe710_0, 0, 1;
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x149ebe710_0, 0, 1;
T_4.61 ;
    %jmp T_4.53;
T_4.53 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x149ebf060_0;
    %load/vec4 v0x149ebf120_0;
    %cmp/e;
    %jmp/0xz  T_4.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x149ebe710_0, 0, 1;
    %jmp T_4.63;
T_4.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x149ebe710_0, 0, 1;
T_4.63 ;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x149ebf060_0;
    %load/vec4 v0x149ebece0_0;
    %cmp/ne;
    %jmp/0xz  T_4.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x149ebe710_0, 0, 1;
    %jmp T_4.65;
T_4.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x149ebe710_0, 0, 1;
T_4.65 ;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x149ebf060_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x149ebe710_0, 0, 1;
    %jmp T_4.67;
T_4.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x149ebe710_0, 0, 1;
T_4.67 ;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x149ebf060_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x149ebe710_0, 0, 1;
    %jmp T_4.69;
T_4.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x149ebe710_0, 0, 1;
T_4.69 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x149ebf060_0;
    %load/vec4 v0x149ebf1b0_0;
    %add;
    %store/vec4 v0x149ebf510_0, 0, 32;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x149ebf360_0;
    %load/vec4 v0x149ebf1b0_0;
    %add;
    %store/vec4 v0x149ebf510_0, 0, 32;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x149ebf060_0;
    %load/vec4 v0x149ebf1b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.71, 8;
T_4.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.71, 8;
 ; End of false expr.
    %blend;
T_4.71;
    %store/vec4 v0x149ebf510_0, 0, 32;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x149ebf360_0;
    %load/vec4 v0x149ebf240_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.73, 8;
T_4.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.73, 8;
 ; End of false expr.
    %blend;
T_4.73;
    %store/vec4 v0x149ebf510_0, 0, 32;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x149ebf360_0;
    %load/vec4 v0x149ebf2d0_0;
    %and;
    %store/vec4 v0x149ebf510_0, 0, 32;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x149ebf360_0;
    %load/vec4 v0x149ebf2d0_0;
    %or;
    %store/vec4 v0x149ebf510_0, 0, 32;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x149ebf360_0;
    %load/vec4 v0x149ebf2d0_0;
    %xor;
    %store/vec4 v0x149ebf510_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x149ebf2d0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x149ebf510_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x149ebf060_0;
    %load/vec4 v0x149ebf1b0_0;
    %add;
    %store/vec4 v0x149ebead0_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x149ebf060_0;
    %load/vec4 v0x149ebf1b0_0;
    %add;
    %store/vec4 v0x149ebead0_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x149ebf060_0;
    %load/vec4 v0x149ebf1b0_0;
    %add;
    %store/vec4 v0x149ebead0_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x149ebf060_0;
    %load/vec4 v0x149ebf1b0_0;
    %add;
    %store/vec4 v0x149ebead0_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x149ebf060_0;
    %load/vec4 v0x149ebf1b0_0;
    %add;
    %store/vec4 v0x149ebead0_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x149ebf060_0;
    %load/vec4 v0x149ebf1b0_0;
    %add;
    %store/vec4 v0x149ebead0_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x149ebf060_0;
    %load/vec4 v0x149ebf1b0_0;
    %add;
    %store/vec4 v0x149ebead0_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x149ebf060_0;
    %load/vec4 v0x149ebf1b0_0;
    %add;
    %store/vec4 v0x149ebead0_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x149ebf510_0;
    %store/vec4 v0x149ebef20_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x149ec0f30;
T_5 ;
    %wait E_0x149ea66b0;
    %load/vec4 v0x149ec1510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x149ec1240_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x149ec1440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x149ec12d0_0;
    %assign/vec4 v0x149ec1240_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x149ec0860;
T_6 ;
    %wait E_0x149ea66b0;
    %load/vec4 v0x149ec0e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x149ec0b30_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x149ec0d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x149ec0bc0_0;
    %assign/vec4 v0x149ec0b30_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x149ebfd60;
T_7 ;
    %wait E_0x149ebffd0;
    %load/vec4 v0x149ec0430_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x149ec0620_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x149ec0730_0, 4, 8;
    %load/vec4 v0x149ec0620_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x149ec0730_0, 4, 8;
    %load/vec4 v0x149ec0620_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x149ec0730_0, 4, 8;
    %load/vec4 v0x149ec0620_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x149ec0730_0, 4, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x149ec0430_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x149ec01a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x149ec04c0_0;
    %load/vec4 v0x149ec0260_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x149ec0730_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x149ec0260_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x149ec04c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x149ec0260_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x149ec0730_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x149ec0260_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x149ec04c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x149ec0260_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x149ec0730_0, 0, 32;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x149ec0260_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x149ec04c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x149ec0730_0, 0, 32;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x149ec0430_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x149ec01a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v0x149ec0570_0;
    %load/vec4 v0x149ec0260_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x149ec0730_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x149ec0260_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x149ec0570_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x149ec0730_0, 0, 32;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
T_7.9 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x149ebdab0;
T_8 ;
    %wait E_0x149ebde40;
    %load/vec4 v0x149ec8880_0;
    %flag_set/vec4 8;
    %load/vec4 v0x149ec8920_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_8.0, 9;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x149ec8210_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x149ec7e90_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x149ec7a90_0, 0, 32;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x149ebdab0;
T_9 ;
    %wait E_0x149ebd520;
    %load/vec4 v0x149ec7680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x149ec7df0_0;
    %load/vec4 v0x149ec77c0_0;
    %add;
    %store/vec4 v0x149ec8ce0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x149ec8380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x149ec7df0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x149ec82b0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x149ec8ce0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x149ec8420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x149ec8ed0_0;
    %store/vec4 v0x149ec8ce0_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x149ec7a00_0;
    %addi 4, 0, 32;
    %store/vec4 v0x149ec8ce0_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x149ebdab0;
T_10 ;
    %wait E_0x149ea66b0;
    %load/vec4 v0x149ec78e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x149ec95b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x149ec7a00_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x149ec7df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x149ec7970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x149ec99b0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x149ec7970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x149ec99b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x149ec99b0_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x149ec99b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x149ec99b0_0, 0;
    %load/vec4 v0x149ec7df0_0;
    %assign/vec4 v0x149ec7a00_0, 0;
    %load/vec4 v0x149ec8ce0_0;
    %assign/vec4 v0x149ec7df0_0, 0;
T_10.8 ;
T_10.7 ;
    %load/vec4 v0x149ec7df0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x149ec7970_0, 0;
T_10.10 ;
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x149e99850;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x149ec9d60_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x149ec9d60_0;
    %inv;
    %store/vec4 v0x149ec9d60_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x149e99850;
T_12 ;
    %fork t_1, S_0x149ebcfe0;
    %jmp t_0;
    .scope S_0x149ebcfe0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x149eca480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x149ec9e70_0, 0, 1;
    %wait E_0x149ea66b0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x149eca480_0, 0, 1;
    %wait E_0x149ea66b0;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x149ebd320_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x149eca020_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x149ebd580_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x149ebd790_0, 0, 5;
    %load/vec4 v0x149ebd320_0;
    %store/vec4 v0x149ebd8a0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x149ebd3e0_0, 0, 16;
    %load/vec4 v0x149ebd580_0;
    %load/vec4 v0x149ebd790_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x149ebd8a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x149ebd3e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x149ebd490_0, 0, 32;
    %load/vec4 v0x149ebd490_0;
    %store/vec4 v0x149eca320_0, 0, 32;
    %load/vec4 v0x149eca020_0;
    %load/vec4 v0x149ebd320_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x149eca020_0, 0, 32;
    %wait E_0x149ea66b0;
    %delay 2, 0;
    %load/vec4 v0x149eca0b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 7 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x149ec9f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 7 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x149ebd320_0;
    %addi 1, 0, 5;
    %store/vec4 v0x149ebd320_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x149ebd320_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x149ebd580_0, 0, 6;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x149ebd270_0, 0, 6;
    %pushi/vec4 33, 0, 7;
    %load/vec4 v0x149ebd320_0;
    %pad/u 7;
    %sub;
    %pad/u 5;
    %store/vec4 v0x149ebd950_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x149ebd790_0, 0, 5;
    %load/vec4 v0x149ebd320_0;
    %store/vec4 v0x149ebd8a0_0, 0, 5;
    %load/vec4 v0x149ebd320_0;
    %addi 15, 0, 5;
    %store/vec4 v0x149ebd6e0_0, 0, 5;
    %load/vec4 v0x149ebd580_0;
    %load/vec4 v0x149ebd790_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x149ebd8a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x149ebd6e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x149ebd950_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x149ebd270_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x149ebd630_0, 0, 32;
    %load/vec4 v0x149ebd630_0;
    %store/vec4 v0x149eca320_0, 0, 32;
    %wait E_0x149ea66b0;
    %delay 2, 0;
    %load/vec4 v0x149ebd320_0;
    %addi 1, 0, 5;
    %store/vec4 v0x149ebd320_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x149ebd320_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x149ebda00_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x149ebd580_0, 0, 6;
    %load/vec4 v0x149ebd320_0;
    %addi 15, 0, 5;
    %store/vec4 v0x149ebd790_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x149ebd8a0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x149ebd3e0_0, 0, 16;
    %load/vec4 v0x149ebd580_0;
    %load/vec4 v0x149ebd790_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x149ebd8a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x149ebd3e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x149ebd490_0, 0, 32;
    %load/vec4 v0x149ebd490_0;
    %store/vec4 v0x149eca320_0, 0, 32;
    %wait E_0x149ea66b0;
    %delay 2, 0;
    %load/vec4 v0x149ebda00_0;
    %load/vec4 v0x149ebd320_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x149ebda00_0, 0, 32;
    %load/vec4 v0x149ebda00_0;
    %pushi/vec4 33, 0, 32;
    %load/vec4 v0x149ebd320_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x149ebd1b0_0, 0, 32;
    %load/vec4 v0x149eca3b0_0;
    %load/vec4 v0x149ebd1b0_0;
    %cmp/e;
    %jmp/0xz  T_12.10, 4;
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 7 120 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x149ebd1b0_0, v0x149eca3b0_0 {0 0 0};
T_12.11 ;
    %load/vec4 v0x149ebd320_0;
    %addi 1, 0, 5;
    %store/vec4 v0x149ebd320_0, 0, 5;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x149e99850;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
    "test/tb/sra_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
