/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [12:0] celloutsig_0_4z;
  reg [9:0] celloutsig_0_5z;
  reg [16:0] celloutsig_0_8z;
  wire [10:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = celloutsig_1_3z ? celloutsig_1_3z : celloutsig_1_4z;
  assign celloutsig_1_6z = ~(celloutsig_1_0z[10] & celloutsig_1_1z);
  assign celloutsig_1_1z = ~(in_data[138] & celloutsig_1_0z[9]);
  assign celloutsig_1_5z = ~((celloutsig_1_4z | celloutsig_1_2z[7]) & (celloutsig_1_3z | in_data[146]));
  assign celloutsig_1_9z = ~((celloutsig_1_5z | celloutsig_1_3z) & (celloutsig_1_2z[5] | celloutsig_1_5z));
  assign celloutsig_1_18z = ~((celloutsig_1_7z | in_data[166]) & (celloutsig_1_5z | celloutsig_1_9z));
  assign celloutsig_0_0z = in_data[18] | ~(in_data[86]);
  assign celloutsig_1_19z = celloutsig_1_6z | ~(celloutsig_1_4z);
  assign celloutsig_0_3z = celloutsig_0_0z ^ in_data[2];
  assign celloutsig_0_23z = celloutsig_0_8z[3] ^ celloutsig_0_5z[5];
  assign celloutsig_0_24z = celloutsig_0_2z[2] ^ in_data[19];
  assign celloutsig_1_4z = celloutsig_1_1z ^ celloutsig_1_2z[0];
  assign celloutsig_1_2z = celloutsig_1_0z[10:3] * celloutsig_1_0z[7:0];
  assign celloutsig_0_4z[12:1] = celloutsig_0_0z ? in_data[12:1] : { in_data[38:29], 1'h0, celloutsig_0_3z };
  assign celloutsig_0_2z = celloutsig_0_0z ? { in_data[9:8], celloutsig_0_1z, 1'h1, celloutsig_0_1z } : in_data[17:13];
  assign celloutsig_0_1z = | in_data[19:17];
  assign celloutsig_1_3z = | celloutsig_1_2z[5:1];
  assign celloutsig_1_0z = in_data[123:113] >> in_data[186:176];
  always_latch
    if (!clkin_data[0]) celloutsig_0_5z = 10'h000;
    else if (!celloutsig_1_18z) celloutsig_0_5z = celloutsig_0_4z[10:1];
  always_latch
    if (!clkin_data[32]) celloutsig_0_8z = 17'h00000;
    else if (celloutsig_1_18z) celloutsig_0_8z = { celloutsig_0_4z[10:7], celloutsig_0_4z[12:1], celloutsig_0_1z };
  assign celloutsig_0_4z[0] = celloutsig_0_1z;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
