
*** Running vivado
    with args -log mts_axis_register_slice_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mts_axis_register_slice_0_0.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source mts_axis_register_slice_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1277.406 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.cache/ip 
Command: synth_design -top mts_axis_register_slice_0_0 -part xczu48dr-fsvg1517-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Common 17-86] Your Synthesis license expires in 29 day(s)
INFO: [Device 21-403] Loading part xczu48dr-fsvg1517-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10132
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1735.984 ; gain = 271.637
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mts_axis_register_slice_0_0' [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axis_register_slice_0_0/synth/mts_axis_register_slice_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_26_axis_register_slice' [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ipshared/aca3/hdl/axis_register_slice_v1_1_vl_rfs.v:2837]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (0#1) [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_26_axisc_register_slice' [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ipshared/aca3/hdl/axis_register_slice_v1_1_vl_rfs.v:1935]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_26_axisc_register_slice' (0#1) [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ipshared/aca3/hdl/axis_register_slice_v1_1_vl_rfs.v:1935]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (0#1) [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_26_axis_register_slice' (0#1) [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ipshared/aca3/hdl/axis_register_slice_v1_1_vl_rfs.v:2837]
INFO: [Synth 8-6155] done synthesizing module 'mts_axis_register_slice_0_0' (0#1) [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axis_register_slice_0_0/synth/mts_axis_register_slice_0_0.v:53]
WARNING: [Synth 8-7129] Port ACLK2X in module axis_register_slice_v1_1_26_axisc_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[15] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[14] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[13] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[12] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[11] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[10] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[9] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[8] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[7] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[6] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[5] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[4] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[3] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[2] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[1] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[0] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[15] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[14] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[13] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[12] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[11] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[10] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[9] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[8] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[7] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[6] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[5] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[4] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[3] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[2] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[1] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[0] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TLAST in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TID[0] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDEST[0] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TUSER[0] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 1800.375 ; gain = 336.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 1824.242 ; gain = 359.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 1824.242 ; gain = 359.895
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1824.242 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axis_register_slice_0_0/mts_axis_register_slice_0_0_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1943.371 ; gain = 1.023
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axis_register_slice_0_0/mts_axis_register_slice_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_axis_register_slice_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_axis_register_slice_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axis_register_slice_0_0/mts_axis_register_slice_0_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axis_register_slice_0_0/mts_axis_register_slice_0_0_clocks.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1943.371 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1943.371 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:01:11 . Memory (MB): peak = 1943.371 ; gain = 479.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu48dr-fsvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:01:11 . Memory (MB): peak = 1943.371 ; gain = 479.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_axis_register_slice_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:01:11 . Memory (MB): peak = 1943.371 ; gain = 479.023
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'state_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:01:12 . Memory (MB): peak = 1943.371 ; gain = 479.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input  128 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port aclk2x in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[15] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[14] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[13] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[12] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[11] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[10] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[9] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[8] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[7] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[6] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[5] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[4] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[3] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[2] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[1] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[0] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[15] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[14] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[13] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[12] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[11] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[10] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[9] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[8] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[7] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[6] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[5] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[4] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[3] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[2] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[1] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[0] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tlast in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[0] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tuser[0] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:01:17 . Memory (MB): peak = 1943.371 ; gain = 479.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:52 . Memory (MB): peak = 2321.184 ; gain = 856.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:53 . Memory (MB): peak = 2332.570 ; gain = 868.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:01:53 . Memory (MB): peak = 2342.141 ; gain = 877.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:02:02 . Memory (MB): peak = 2348.941 ; gain = 884.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:02:02 . Memory (MB): peak = 2348.941 ; gain = 884.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:02:02 . Memory (MB): peak = 2348.941 ; gain = 884.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:02:02 . Memory (MB): peak = 2348.941 ; gain = 884.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:02:03 . Memory (MB): peak = 2348.941 ; gain = 884.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:02:03 . Memory (MB): peak = 2348.941 ; gain = 884.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     2|
|3     |LUT3 |     1|
|4     |LUT4 |   131|
|5     |LUT5 |     1|
|6     |LUT6 |     2|
|7     |FDRE |   261|
|8     |FDSE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:02:03 . Memory (MB): peak = 2348.941 ; gain = 884.594
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:01:38 . Memory (MB): peak = 2348.941 ; gain = 765.465
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:02:03 . Memory (MB): peak = 2348.941 ; gain = 884.594
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 2360.953 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2406.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 22817bd1
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 78 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:02:39 . Memory (MB): peak = 2406.395 ; gain = 1128.988
INFO: [Common 17-1381] The checkpoint 'C:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_axis_register_slice_0_0_synth_1/mts_axis_register_slice_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP mts_axis_register_slice_0_0, cache-ID = ff760417dbec79ae
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_axis_register_slice_0_0_synth_1/mts_axis_register_slice_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mts_axis_register_slice_0_0_utilization_synth.rpt -pb mts_axis_register_slice_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 14 07:16:22 2025...
